
NEAR_ANCHOR.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011ae0  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000610  08011ba0  08011ba0  00012ba0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080121b0  080121b0  000143bc  2**0
                  CONTENTS
  4 .ARM          00000000  080121b0  080121b0  000143bc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080121b0  080121b0  000143bc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080121b0  080121b0  000131b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080121b4  080121b4  000131b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000003bc  20000000  080121b8  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000019f8  200003c0  08012574  000143c0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20001db8  08012574  00014db8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  000143bc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001eabc  00000000  00000000  000143e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d6a  00000000  00000000  00032ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001bd8  00000000  00000000  00037c10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001558  00000000  00000000  000397e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00007ea6  00000000  00000000  0003ad40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00024771  00000000  00000000  00042be6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ad153  00000000  00000000  00067357  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001144aa  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007370  00000000  00000000  001144f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  0011b860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 00000103  00000000  00000000  0011b8b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200003c0 	.word	0x200003c0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08011b88 	.word	0x08011b88

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200003c4 	.word	0x200003c4
 8000104:	08011b88 	.word	0x08011b88

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f000 ff69 	bl	8001314 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f000 fea9 	bl	80011a4 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f000 ff5b 	bl	8001314 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f000 ff51 	bl	8001314 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f000 fed3 	bl	800122c <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f000 fec9 	bl	800122c <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dadd>:
 80004a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004aa:	4657      	mov	r7, sl
 80004ac:	464e      	mov	r6, r9
 80004ae:	4645      	mov	r5, r8
 80004b0:	46de      	mov	lr, fp
 80004b2:	b5e0      	push	{r5, r6, r7, lr}
 80004b4:	b083      	sub	sp, #12
 80004b6:	9000      	str	r0, [sp, #0]
 80004b8:	9101      	str	r1, [sp, #4]
 80004ba:	030c      	lsls	r4, r1, #12
 80004bc:	004f      	lsls	r7, r1, #1
 80004be:	0fce      	lsrs	r6, r1, #31
 80004c0:	0a61      	lsrs	r1, r4, #9
 80004c2:	9c00      	ldr	r4, [sp, #0]
 80004c4:	031d      	lsls	r5, r3, #12
 80004c6:	0f64      	lsrs	r4, r4, #29
 80004c8:	430c      	orrs	r4, r1
 80004ca:	9900      	ldr	r1, [sp, #0]
 80004cc:	9200      	str	r2, [sp, #0]
 80004ce:	9301      	str	r3, [sp, #4]
 80004d0:	00c8      	lsls	r0, r1, #3
 80004d2:	0059      	lsls	r1, r3, #1
 80004d4:	0d4b      	lsrs	r3, r1, #21
 80004d6:	4699      	mov	r9, r3
 80004d8:	9a00      	ldr	r2, [sp, #0]
 80004da:	9b01      	ldr	r3, [sp, #4]
 80004dc:	0a6d      	lsrs	r5, r5, #9
 80004de:	0fd9      	lsrs	r1, r3, #31
 80004e0:	0f53      	lsrs	r3, r2, #29
 80004e2:	432b      	orrs	r3, r5
 80004e4:	469a      	mov	sl, r3
 80004e6:	9b00      	ldr	r3, [sp, #0]
 80004e8:	0d7f      	lsrs	r7, r7, #21
 80004ea:	00da      	lsls	r2, r3, #3
 80004ec:	4694      	mov	ip, r2
 80004ee:	464a      	mov	r2, r9
 80004f0:	46b0      	mov	r8, r6
 80004f2:	1aba      	subs	r2, r7, r2
 80004f4:	428e      	cmp	r6, r1
 80004f6:	d100      	bne.n	80004fa <__aeabi_dadd+0x52>
 80004f8:	e0b0      	b.n	800065c <__aeabi_dadd+0x1b4>
 80004fa:	2a00      	cmp	r2, #0
 80004fc:	dc00      	bgt.n	8000500 <__aeabi_dadd+0x58>
 80004fe:	e078      	b.n	80005f2 <__aeabi_dadd+0x14a>
 8000500:	4649      	mov	r1, r9
 8000502:	2900      	cmp	r1, #0
 8000504:	d100      	bne.n	8000508 <__aeabi_dadd+0x60>
 8000506:	e0e9      	b.n	80006dc <__aeabi_dadd+0x234>
 8000508:	49c9      	ldr	r1, [pc, #804]	@ (8000830 <__aeabi_dadd+0x388>)
 800050a:	428f      	cmp	r7, r1
 800050c:	d100      	bne.n	8000510 <__aeabi_dadd+0x68>
 800050e:	e195      	b.n	800083c <__aeabi_dadd+0x394>
 8000510:	2501      	movs	r5, #1
 8000512:	2a38      	cmp	r2, #56	@ 0x38
 8000514:	dc16      	bgt.n	8000544 <__aeabi_dadd+0x9c>
 8000516:	2180      	movs	r1, #128	@ 0x80
 8000518:	4653      	mov	r3, sl
 800051a:	0409      	lsls	r1, r1, #16
 800051c:	430b      	orrs	r3, r1
 800051e:	469a      	mov	sl, r3
 8000520:	2a1f      	cmp	r2, #31
 8000522:	dd00      	ble.n	8000526 <__aeabi_dadd+0x7e>
 8000524:	e1e7      	b.n	80008f6 <__aeabi_dadd+0x44e>
 8000526:	2120      	movs	r1, #32
 8000528:	4655      	mov	r5, sl
 800052a:	1a8b      	subs	r3, r1, r2
 800052c:	4661      	mov	r1, ip
 800052e:	409d      	lsls	r5, r3
 8000530:	40d1      	lsrs	r1, r2
 8000532:	430d      	orrs	r5, r1
 8000534:	4661      	mov	r1, ip
 8000536:	4099      	lsls	r1, r3
 8000538:	1e4b      	subs	r3, r1, #1
 800053a:	4199      	sbcs	r1, r3
 800053c:	4653      	mov	r3, sl
 800053e:	40d3      	lsrs	r3, r2
 8000540:	430d      	orrs	r5, r1
 8000542:	1ae4      	subs	r4, r4, r3
 8000544:	1b45      	subs	r5, r0, r5
 8000546:	42a8      	cmp	r0, r5
 8000548:	4180      	sbcs	r0, r0
 800054a:	4240      	negs	r0, r0
 800054c:	1a24      	subs	r4, r4, r0
 800054e:	0223      	lsls	r3, r4, #8
 8000550:	d400      	bmi.n	8000554 <__aeabi_dadd+0xac>
 8000552:	e10f      	b.n	8000774 <__aeabi_dadd+0x2cc>
 8000554:	0264      	lsls	r4, r4, #9
 8000556:	0a64      	lsrs	r4, r4, #9
 8000558:	2c00      	cmp	r4, #0
 800055a:	d100      	bne.n	800055e <__aeabi_dadd+0xb6>
 800055c:	e139      	b.n	80007d2 <__aeabi_dadd+0x32a>
 800055e:	0020      	movs	r0, r4
 8000560:	f001 fe5e 	bl	8002220 <__clzsi2>
 8000564:	0003      	movs	r3, r0
 8000566:	3b08      	subs	r3, #8
 8000568:	2120      	movs	r1, #32
 800056a:	0028      	movs	r0, r5
 800056c:	1aca      	subs	r2, r1, r3
 800056e:	40d0      	lsrs	r0, r2
 8000570:	409c      	lsls	r4, r3
 8000572:	0002      	movs	r2, r0
 8000574:	409d      	lsls	r5, r3
 8000576:	4322      	orrs	r2, r4
 8000578:	429f      	cmp	r7, r3
 800057a:	dd00      	ble.n	800057e <__aeabi_dadd+0xd6>
 800057c:	e173      	b.n	8000866 <__aeabi_dadd+0x3be>
 800057e:	1bd8      	subs	r0, r3, r7
 8000580:	3001      	adds	r0, #1
 8000582:	1a09      	subs	r1, r1, r0
 8000584:	002c      	movs	r4, r5
 8000586:	408d      	lsls	r5, r1
 8000588:	40c4      	lsrs	r4, r0
 800058a:	1e6b      	subs	r3, r5, #1
 800058c:	419d      	sbcs	r5, r3
 800058e:	0013      	movs	r3, r2
 8000590:	40c2      	lsrs	r2, r0
 8000592:	408b      	lsls	r3, r1
 8000594:	4325      	orrs	r5, r4
 8000596:	2700      	movs	r7, #0
 8000598:	0014      	movs	r4, r2
 800059a:	431d      	orrs	r5, r3
 800059c:	076b      	lsls	r3, r5, #29
 800059e:	d009      	beq.n	80005b4 <__aeabi_dadd+0x10c>
 80005a0:	230f      	movs	r3, #15
 80005a2:	402b      	ands	r3, r5
 80005a4:	2b04      	cmp	r3, #4
 80005a6:	d005      	beq.n	80005b4 <__aeabi_dadd+0x10c>
 80005a8:	1d2b      	adds	r3, r5, #4
 80005aa:	42ab      	cmp	r3, r5
 80005ac:	41ad      	sbcs	r5, r5
 80005ae:	426d      	negs	r5, r5
 80005b0:	1964      	adds	r4, r4, r5
 80005b2:	001d      	movs	r5, r3
 80005b4:	0223      	lsls	r3, r4, #8
 80005b6:	d400      	bmi.n	80005ba <__aeabi_dadd+0x112>
 80005b8:	e12d      	b.n	8000816 <__aeabi_dadd+0x36e>
 80005ba:	4a9d      	ldr	r2, [pc, #628]	@ (8000830 <__aeabi_dadd+0x388>)
 80005bc:	3701      	adds	r7, #1
 80005be:	4297      	cmp	r7, r2
 80005c0:	d100      	bne.n	80005c4 <__aeabi_dadd+0x11c>
 80005c2:	e0d3      	b.n	800076c <__aeabi_dadd+0x2c4>
 80005c4:	4646      	mov	r6, r8
 80005c6:	499b      	ldr	r1, [pc, #620]	@ (8000834 <__aeabi_dadd+0x38c>)
 80005c8:	08ed      	lsrs	r5, r5, #3
 80005ca:	4021      	ands	r1, r4
 80005cc:	074a      	lsls	r2, r1, #29
 80005ce:	432a      	orrs	r2, r5
 80005d0:	057c      	lsls	r4, r7, #21
 80005d2:	024d      	lsls	r5, r1, #9
 80005d4:	0b2d      	lsrs	r5, r5, #12
 80005d6:	0d64      	lsrs	r4, r4, #21
 80005d8:	0524      	lsls	r4, r4, #20
 80005da:	432c      	orrs	r4, r5
 80005dc:	07f6      	lsls	r6, r6, #31
 80005de:	4334      	orrs	r4, r6
 80005e0:	0010      	movs	r0, r2
 80005e2:	0021      	movs	r1, r4
 80005e4:	b003      	add	sp, #12
 80005e6:	bcf0      	pop	{r4, r5, r6, r7}
 80005e8:	46bb      	mov	fp, r7
 80005ea:	46b2      	mov	sl, r6
 80005ec:	46a9      	mov	r9, r5
 80005ee:	46a0      	mov	r8, r4
 80005f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005f2:	2a00      	cmp	r2, #0
 80005f4:	d100      	bne.n	80005f8 <__aeabi_dadd+0x150>
 80005f6:	e084      	b.n	8000702 <__aeabi_dadd+0x25a>
 80005f8:	464a      	mov	r2, r9
 80005fa:	1bd2      	subs	r2, r2, r7
 80005fc:	2f00      	cmp	r7, #0
 80005fe:	d000      	beq.n	8000602 <__aeabi_dadd+0x15a>
 8000600:	e16d      	b.n	80008de <__aeabi_dadd+0x436>
 8000602:	0025      	movs	r5, r4
 8000604:	4305      	orrs	r5, r0
 8000606:	d100      	bne.n	800060a <__aeabi_dadd+0x162>
 8000608:	e127      	b.n	800085a <__aeabi_dadd+0x3b2>
 800060a:	1e56      	subs	r6, r2, #1
 800060c:	2a01      	cmp	r2, #1
 800060e:	d100      	bne.n	8000612 <__aeabi_dadd+0x16a>
 8000610:	e23b      	b.n	8000a8a <__aeabi_dadd+0x5e2>
 8000612:	4d87      	ldr	r5, [pc, #540]	@ (8000830 <__aeabi_dadd+0x388>)
 8000614:	42aa      	cmp	r2, r5
 8000616:	d100      	bne.n	800061a <__aeabi_dadd+0x172>
 8000618:	e26a      	b.n	8000af0 <__aeabi_dadd+0x648>
 800061a:	2501      	movs	r5, #1
 800061c:	2e38      	cmp	r6, #56	@ 0x38
 800061e:	dc12      	bgt.n	8000646 <__aeabi_dadd+0x19e>
 8000620:	0032      	movs	r2, r6
 8000622:	2a1f      	cmp	r2, #31
 8000624:	dd00      	ble.n	8000628 <__aeabi_dadd+0x180>
 8000626:	e1f8      	b.n	8000a1a <__aeabi_dadd+0x572>
 8000628:	2620      	movs	r6, #32
 800062a:	0025      	movs	r5, r4
 800062c:	1ab6      	subs	r6, r6, r2
 800062e:	0007      	movs	r7, r0
 8000630:	4653      	mov	r3, sl
 8000632:	40b0      	lsls	r0, r6
 8000634:	40d4      	lsrs	r4, r2
 8000636:	40b5      	lsls	r5, r6
 8000638:	40d7      	lsrs	r7, r2
 800063a:	1e46      	subs	r6, r0, #1
 800063c:	41b0      	sbcs	r0, r6
 800063e:	1b1b      	subs	r3, r3, r4
 8000640:	469a      	mov	sl, r3
 8000642:	433d      	orrs	r5, r7
 8000644:	4305      	orrs	r5, r0
 8000646:	4662      	mov	r2, ip
 8000648:	1b55      	subs	r5, r2, r5
 800064a:	45ac      	cmp	ip, r5
 800064c:	4192      	sbcs	r2, r2
 800064e:	4653      	mov	r3, sl
 8000650:	4252      	negs	r2, r2
 8000652:	000e      	movs	r6, r1
 8000654:	464f      	mov	r7, r9
 8000656:	4688      	mov	r8, r1
 8000658:	1a9c      	subs	r4, r3, r2
 800065a:	e778      	b.n	800054e <__aeabi_dadd+0xa6>
 800065c:	2a00      	cmp	r2, #0
 800065e:	dc00      	bgt.n	8000662 <__aeabi_dadd+0x1ba>
 8000660:	e08e      	b.n	8000780 <__aeabi_dadd+0x2d8>
 8000662:	4649      	mov	r1, r9
 8000664:	2900      	cmp	r1, #0
 8000666:	d175      	bne.n	8000754 <__aeabi_dadd+0x2ac>
 8000668:	4661      	mov	r1, ip
 800066a:	4653      	mov	r3, sl
 800066c:	4319      	orrs	r1, r3
 800066e:	d100      	bne.n	8000672 <__aeabi_dadd+0x1ca>
 8000670:	e0f6      	b.n	8000860 <__aeabi_dadd+0x3b8>
 8000672:	1e51      	subs	r1, r2, #1
 8000674:	2a01      	cmp	r2, #1
 8000676:	d100      	bne.n	800067a <__aeabi_dadd+0x1d2>
 8000678:	e191      	b.n	800099e <__aeabi_dadd+0x4f6>
 800067a:	4d6d      	ldr	r5, [pc, #436]	@ (8000830 <__aeabi_dadd+0x388>)
 800067c:	42aa      	cmp	r2, r5
 800067e:	d100      	bne.n	8000682 <__aeabi_dadd+0x1da>
 8000680:	e0dc      	b.n	800083c <__aeabi_dadd+0x394>
 8000682:	2501      	movs	r5, #1
 8000684:	2938      	cmp	r1, #56	@ 0x38
 8000686:	dc14      	bgt.n	80006b2 <__aeabi_dadd+0x20a>
 8000688:	000a      	movs	r2, r1
 800068a:	2a1f      	cmp	r2, #31
 800068c:	dd00      	ble.n	8000690 <__aeabi_dadd+0x1e8>
 800068e:	e1a2      	b.n	80009d6 <__aeabi_dadd+0x52e>
 8000690:	2120      	movs	r1, #32
 8000692:	4653      	mov	r3, sl
 8000694:	1a89      	subs	r1, r1, r2
 8000696:	408b      	lsls	r3, r1
 8000698:	001d      	movs	r5, r3
 800069a:	4663      	mov	r3, ip
 800069c:	40d3      	lsrs	r3, r2
 800069e:	431d      	orrs	r5, r3
 80006a0:	4663      	mov	r3, ip
 80006a2:	408b      	lsls	r3, r1
 80006a4:	0019      	movs	r1, r3
 80006a6:	1e4b      	subs	r3, r1, #1
 80006a8:	4199      	sbcs	r1, r3
 80006aa:	4653      	mov	r3, sl
 80006ac:	40d3      	lsrs	r3, r2
 80006ae:	430d      	orrs	r5, r1
 80006b0:	18e4      	adds	r4, r4, r3
 80006b2:	182d      	adds	r5, r5, r0
 80006b4:	4285      	cmp	r5, r0
 80006b6:	4180      	sbcs	r0, r0
 80006b8:	4240      	negs	r0, r0
 80006ba:	1824      	adds	r4, r4, r0
 80006bc:	0223      	lsls	r3, r4, #8
 80006be:	d559      	bpl.n	8000774 <__aeabi_dadd+0x2cc>
 80006c0:	4b5b      	ldr	r3, [pc, #364]	@ (8000830 <__aeabi_dadd+0x388>)
 80006c2:	3701      	adds	r7, #1
 80006c4:	429f      	cmp	r7, r3
 80006c6:	d051      	beq.n	800076c <__aeabi_dadd+0x2c4>
 80006c8:	2101      	movs	r1, #1
 80006ca:	4b5a      	ldr	r3, [pc, #360]	@ (8000834 <__aeabi_dadd+0x38c>)
 80006cc:	086a      	lsrs	r2, r5, #1
 80006ce:	401c      	ands	r4, r3
 80006d0:	4029      	ands	r1, r5
 80006d2:	430a      	orrs	r2, r1
 80006d4:	07e5      	lsls	r5, r4, #31
 80006d6:	4315      	orrs	r5, r2
 80006d8:	0864      	lsrs	r4, r4, #1
 80006da:	e75f      	b.n	800059c <__aeabi_dadd+0xf4>
 80006dc:	4661      	mov	r1, ip
 80006de:	4653      	mov	r3, sl
 80006e0:	4319      	orrs	r1, r3
 80006e2:	d100      	bne.n	80006e6 <__aeabi_dadd+0x23e>
 80006e4:	e0bc      	b.n	8000860 <__aeabi_dadd+0x3b8>
 80006e6:	1e51      	subs	r1, r2, #1
 80006e8:	2a01      	cmp	r2, #1
 80006ea:	d100      	bne.n	80006ee <__aeabi_dadd+0x246>
 80006ec:	e164      	b.n	80009b8 <__aeabi_dadd+0x510>
 80006ee:	4d50      	ldr	r5, [pc, #320]	@ (8000830 <__aeabi_dadd+0x388>)
 80006f0:	42aa      	cmp	r2, r5
 80006f2:	d100      	bne.n	80006f6 <__aeabi_dadd+0x24e>
 80006f4:	e16a      	b.n	80009cc <__aeabi_dadd+0x524>
 80006f6:	2501      	movs	r5, #1
 80006f8:	2938      	cmp	r1, #56	@ 0x38
 80006fa:	dd00      	ble.n	80006fe <__aeabi_dadd+0x256>
 80006fc:	e722      	b.n	8000544 <__aeabi_dadd+0x9c>
 80006fe:	000a      	movs	r2, r1
 8000700:	e70e      	b.n	8000520 <__aeabi_dadd+0x78>
 8000702:	4a4d      	ldr	r2, [pc, #308]	@ (8000838 <__aeabi_dadd+0x390>)
 8000704:	1c7d      	adds	r5, r7, #1
 8000706:	4215      	tst	r5, r2
 8000708:	d000      	beq.n	800070c <__aeabi_dadd+0x264>
 800070a:	e0d0      	b.n	80008ae <__aeabi_dadd+0x406>
 800070c:	0025      	movs	r5, r4
 800070e:	4662      	mov	r2, ip
 8000710:	4653      	mov	r3, sl
 8000712:	4305      	orrs	r5, r0
 8000714:	431a      	orrs	r2, r3
 8000716:	2f00      	cmp	r7, #0
 8000718:	d000      	beq.n	800071c <__aeabi_dadd+0x274>
 800071a:	e137      	b.n	800098c <__aeabi_dadd+0x4e4>
 800071c:	2d00      	cmp	r5, #0
 800071e:	d100      	bne.n	8000722 <__aeabi_dadd+0x27a>
 8000720:	e1a8      	b.n	8000a74 <__aeabi_dadd+0x5cc>
 8000722:	2a00      	cmp	r2, #0
 8000724:	d100      	bne.n	8000728 <__aeabi_dadd+0x280>
 8000726:	e16a      	b.n	80009fe <__aeabi_dadd+0x556>
 8000728:	4663      	mov	r3, ip
 800072a:	1ac5      	subs	r5, r0, r3
 800072c:	4653      	mov	r3, sl
 800072e:	1ae2      	subs	r2, r4, r3
 8000730:	42a8      	cmp	r0, r5
 8000732:	419b      	sbcs	r3, r3
 8000734:	425b      	negs	r3, r3
 8000736:	1ad3      	subs	r3, r2, r3
 8000738:	021a      	lsls	r2, r3, #8
 800073a:	d400      	bmi.n	800073e <__aeabi_dadd+0x296>
 800073c:	e203      	b.n	8000b46 <__aeabi_dadd+0x69e>
 800073e:	4663      	mov	r3, ip
 8000740:	1a1d      	subs	r5, r3, r0
 8000742:	45ac      	cmp	ip, r5
 8000744:	4192      	sbcs	r2, r2
 8000746:	4653      	mov	r3, sl
 8000748:	4252      	negs	r2, r2
 800074a:	1b1c      	subs	r4, r3, r4
 800074c:	000e      	movs	r6, r1
 800074e:	4688      	mov	r8, r1
 8000750:	1aa4      	subs	r4, r4, r2
 8000752:	e723      	b.n	800059c <__aeabi_dadd+0xf4>
 8000754:	4936      	ldr	r1, [pc, #216]	@ (8000830 <__aeabi_dadd+0x388>)
 8000756:	428f      	cmp	r7, r1
 8000758:	d070      	beq.n	800083c <__aeabi_dadd+0x394>
 800075a:	2501      	movs	r5, #1
 800075c:	2a38      	cmp	r2, #56	@ 0x38
 800075e:	dca8      	bgt.n	80006b2 <__aeabi_dadd+0x20a>
 8000760:	2180      	movs	r1, #128	@ 0x80
 8000762:	4653      	mov	r3, sl
 8000764:	0409      	lsls	r1, r1, #16
 8000766:	430b      	orrs	r3, r1
 8000768:	469a      	mov	sl, r3
 800076a:	e78e      	b.n	800068a <__aeabi_dadd+0x1e2>
 800076c:	003c      	movs	r4, r7
 800076e:	2500      	movs	r5, #0
 8000770:	2200      	movs	r2, #0
 8000772:	e731      	b.n	80005d8 <__aeabi_dadd+0x130>
 8000774:	2307      	movs	r3, #7
 8000776:	402b      	ands	r3, r5
 8000778:	2b00      	cmp	r3, #0
 800077a:	d000      	beq.n	800077e <__aeabi_dadd+0x2d6>
 800077c:	e710      	b.n	80005a0 <__aeabi_dadd+0xf8>
 800077e:	e093      	b.n	80008a8 <__aeabi_dadd+0x400>
 8000780:	2a00      	cmp	r2, #0
 8000782:	d074      	beq.n	800086e <__aeabi_dadd+0x3c6>
 8000784:	464a      	mov	r2, r9
 8000786:	1bd2      	subs	r2, r2, r7
 8000788:	2f00      	cmp	r7, #0
 800078a:	d100      	bne.n	800078e <__aeabi_dadd+0x2e6>
 800078c:	e0c7      	b.n	800091e <__aeabi_dadd+0x476>
 800078e:	4928      	ldr	r1, [pc, #160]	@ (8000830 <__aeabi_dadd+0x388>)
 8000790:	4589      	cmp	r9, r1
 8000792:	d100      	bne.n	8000796 <__aeabi_dadd+0x2ee>
 8000794:	e185      	b.n	8000aa2 <__aeabi_dadd+0x5fa>
 8000796:	2501      	movs	r5, #1
 8000798:	2a38      	cmp	r2, #56	@ 0x38
 800079a:	dc12      	bgt.n	80007c2 <__aeabi_dadd+0x31a>
 800079c:	2180      	movs	r1, #128	@ 0x80
 800079e:	0409      	lsls	r1, r1, #16
 80007a0:	430c      	orrs	r4, r1
 80007a2:	2a1f      	cmp	r2, #31
 80007a4:	dd00      	ble.n	80007a8 <__aeabi_dadd+0x300>
 80007a6:	e1ab      	b.n	8000b00 <__aeabi_dadd+0x658>
 80007a8:	2120      	movs	r1, #32
 80007aa:	0025      	movs	r5, r4
 80007ac:	1a89      	subs	r1, r1, r2
 80007ae:	0007      	movs	r7, r0
 80007b0:	4088      	lsls	r0, r1
 80007b2:	408d      	lsls	r5, r1
 80007b4:	40d7      	lsrs	r7, r2
 80007b6:	1e41      	subs	r1, r0, #1
 80007b8:	4188      	sbcs	r0, r1
 80007ba:	40d4      	lsrs	r4, r2
 80007bc:	433d      	orrs	r5, r7
 80007be:	4305      	orrs	r5, r0
 80007c0:	44a2      	add	sl, r4
 80007c2:	4465      	add	r5, ip
 80007c4:	4565      	cmp	r5, ip
 80007c6:	4192      	sbcs	r2, r2
 80007c8:	4252      	negs	r2, r2
 80007ca:	4452      	add	r2, sl
 80007cc:	0014      	movs	r4, r2
 80007ce:	464f      	mov	r7, r9
 80007d0:	e774      	b.n	80006bc <__aeabi_dadd+0x214>
 80007d2:	0028      	movs	r0, r5
 80007d4:	f001 fd24 	bl	8002220 <__clzsi2>
 80007d8:	0003      	movs	r3, r0
 80007da:	3318      	adds	r3, #24
 80007dc:	2b1f      	cmp	r3, #31
 80007de:	dc00      	bgt.n	80007e2 <__aeabi_dadd+0x33a>
 80007e0:	e6c2      	b.n	8000568 <__aeabi_dadd+0xc0>
 80007e2:	002a      	movs	r2, r5
 80007e4:	3808      	subs	r0, #8
 80007e6:	4082      	lsls	r2, r0
 80007e8:	429f      	cmp	r7, r3
 80007ea:	dd00      	ble.n	80007ee <__aeabi_dadd+0x346>
 80007ec:	e0a9      	b.n	8000942 <__aeabi_dadd+0x49a>
 80007ee:	1bdb      	subs	r3, r3, r7
 80007f0:	1c58      	adds	r0, r3, #1
 80007f2:	281f      	cmp	r0, #31
 80007f4:	dc00      	bgt.n	80007f8 <__aeabi_dadd+0x350>
 80007f6:	e1ac      	b.n	8000b52 <__aeabi_dadd+0x6aa>
 80007f8:	0015      	movs	r5, r2
 80007fa:	3b1f      	subs	r3, #31
 80007fc:	40dd      	lsrs	r5, r3
 80007fe:	2820      	cmp	r0, #32
 8000800:	d005      	beq.n	800080e <__aeabi_dadd+0x366>
 8000802:	2340      	movs	r3, #64	@ 0x40
 8000804:	1a1b      	subs	r3, r3, r0
 8000806:	409a      	lsls	r2, r3
 8000808:	1e53      	subs	r3, r2, #1
 800080a:	419a      	sbcs	r2, r3
 800080c:	4315      	orrs	r5, r2
 800080e:	2307      	movs	r3, #7
 8000810:	2700      	movs	r7, #0
 8000812:	402b      	ands	r3, r5
 8000814:	e7b0      	b.n	8000778 <__aeabi_dadd+0x2d0>
 8000816:	08ed      	lsrs	r5, r5, #3
 8000818:	4b05      	ldr	r3, [pc, #20]	@ (8000830 <__aeabi_dadd+0x388>)
 800081a:	0762      	lsls	r2, r4, #29
 800081c:	432a      	orrs	r2, r5
 800081e:	08e4      	lsrs	r4, r4, #3
 8000820:	429f      	cmp	r7, r3
 8000822:	d00f      	beq.n	8000844 <__aeabi_dadd+0x39c>
 8000824:	0324      	lsls	r4, r4, #12
 8000826:	0b25      	lsrs	r5, r4, #12
 8000828:	057c      	lsls	r4, r7, #21
 800082a:	0d64      	lsrs	r4, r4, #21
 800082c:	e6d4      	b.n	80005d8 <__aeabi_dadd+0x130>
 800082e:	46c0      	nop			@ (mov r8, r8)
 8000830:	000007ff 	.word	0x000007ff
 8000834:	ff7fffff 	.word	0xff7fffff
 8000838:	000007fe 	.word	0x000007fe
 800083c:	08c0      	lsrs	r0, r0, #3
 800083e:	0762      	lsls	r2, r4, #29
 8000840:	4302      	orrs	r2, r0
 8000842:	08e4      	lsrs	r4, r4, #3
 8000844:	0013      	movs	r3, r2
 8000846:	4323      	orrs	r3, r4
 8000848:	d100      	bne.n	800084c <__aeabi_dadd+0x3a4>
 800084a:	e186      	b.n	8000b5a <__aeabi_dadd+0x6b2>
 800084c:	2580      	movs	r5, #128	@ 0x80
 800084e:	032d      	lsls	r5, r5, #12
 8000850:	4325      	orrs	r5, r4
 8000852:	032d      	lsls	r5, r5, #12
 8000854:	4cc3      	ldr	r4, [pc, #780]	@ (8000b64 <__aeabi_dadd+0x6bc>)
 8000856:	0b2d      	lsrs	r5, r5, #12
 8000858:	e6be      	b.n	80005d8 <__aeabi_dadd+0x130>
 800085a:	4660      	mov	r0, ip
 800085c:	4654      	mov	r4, sl
 800085e:	000e      	movs	r6, r1
 8000860:	0017      	movs	r7, r2
 8000862:	08c5      	lsrs	r5, r0, #3
 8000864:	e7d8      	b.n	8000818 <__aeabi_dadd+0x370>
 8000866:	4cc0      	ldr	r4, [pc, #768]	@ (8000b68 <__aeabi_dadd+0x6c0>)
 8000868:	1aff      	subs	r7, r7, r3
 800086a:	4014      	ands	r4, r2
 800086c:	e696      	b.n	800059c <__aeabi_dadd+0xf4>
 800086e:	4abf      	ldr	r2, [pc, #764]	@ (8000b6c <__aeabi_dadd+0x6c4>)
 8000870:	1c79      	adds	r1, r7, #1
 8000872:	4211      	tst	r1, r2
 8000874:	d16b      	bne.n	800094e <__aeabi_dadd+0x4a6>
 8000876:	0022      	movs	r2, r4
 8000878:	4302      	orrs	r2, r0
 800087a:	2f00      	cmp	r7, #0
 800087c:	d000      	beq.n	8000880 <__aeabi_dadd+0x3d8>
 800087e:	e0db      	b.n	8000a38 <__aeabi_dadd+0x590>
 8000880:	2a00      	cmp	r2, #0
 8000882:	d100      	bne.n	8000886 <__aeabi_dadd+0x3de>
 8000884:	e12d      	b.n	8000ae2 <__aeabi_dadd+0x63a>
 8000886:	4662      	mov	r2, ip
 8000888:	4653      	mov	r3, sl
 800088a:	431a      	orrs	r2, r3
 800088c:	d100      	bne.n	8000890 <__aeabi_dadd+0x3e8>
 800088e:	e0b6      	b.n	80009fe <__aeabi_dadd+0x556>
 8000890:	4663      	mov	r3, ip
 8000892:	18c5      	adds	r5, r0, r3
 8000894:	4285      	cmp	r5, r0
 8000896:	4180      	sbcs	r0, r0
 8000898:	4454      	add	r4, sl
 800089a:	4240      	negs	r0, r0
 800089c:	1824      	adds	r4, r4, r0
 800089e:	0223      	lsls	r3, r4, #8
 80008a0:	d502      	bpl.n	80008a8 <__aeabi_dadd+0x400>
 80008a2:	000f      	movs	r7, r1
 80008a4:	4bb0      	ldr	r3, [pc, #704]	@ (8000b68 <__aeabi_dadd+0x6c0>)
 80008a6:	401c      	ands	r4, r3
 80008a8:	003a      	movs	r2, r7
 80008aa:	0028      	movs	r0, r5
 80008ac:	e7d8      	b.n	8000860 <__aeabi_dadd+0x3b8>
 80008ae:	4662      	mov	r2, ip
 80008b0:	1a85      	subs	r5, r0, r2
 80008b2:	42a8      	cmp	r0, r5
 80008b4:	4192      	sbcs	r2, r2
 80008b6:	4653      	mov	r3, sl
 80008b8:	4252      	negs	r2, r2
 80008ba:	4691      	mov	r9, r2
 80008bc:	1ae3      	subs	r3, r4, r3
 80008be:	001a      	movs	r2, r3
 80008c0:	464b      	mov	r3, r9
 80008c2:	1ad2      	subs	r2, r2, r3
 80008c4:	0013      	movs	r3, r2
 80008c6:	4691      	mov	r9, r2
 80008c8:	021a      	lsls	r2, r3, #8
 80008ca:	d454      	bmi.n	8000976 <__aeabi_dadd+0x4ce>
 80008cc:	464a      	mov	r2, r9
 80008ce:	464c      	mov	r4, r9
 80008d0:	432a      	orrs	r2, r5
 80008d2:	d000      	beq.n	80008d6 <__aeabi_dadd+0x42e>
 80008d4:	e640      	b.n	8000558 <__aeabi_dadd+0xb0>
 80008d6:	2600      	movs	r6, #0
 80008d8:	2400      	movs	r4, #0
 80008da:	2500      	movs	r5, #0
 80008dc:	e67c      	b.n	80005d8 <__aeabi_dadd+0x130>
 80008de:	4da1      	ldr	r5, [pc, #644]	@ (8000b64 <__aeabi_dadd+0x6bc>)
 80008e0:	45a9      	cmp	r9, r5
 80008e2:	d100      	bne.n	80008e6 <__aeabi_dadd+0x43e>
 80008e4:	e090      	b.n	8000a08 <__aeabi_dadd+0x560>
 80008e6:	2501      	movs	r5, #1
 80008e8:	2a38      	cmp	r2, #56	@ 0x38
 80008ea:	dd00      	ble.n	80008ee <__aeabi_dadd+0x446>
 80008ec:	e6ab      	b.n	8000646 <__aeabi_dadd+0x19e>
 80008ee:	2580      	movs	r5, #128	@ 0x80
 80008f0:	042d      	lsls	r5, r5, #16
 80008f2:	432c      	orrs	r4, r5
 80008f4:	e695      	b.n	8000622 <__aeabi_dadd+0x17a>
 80008f6:	0011      	movs	r1, r2
 80008f8:	4655      	mov	r5, sl
 80008fa:	3920      	subs	r1, #32
 80008fc:	40cd      	lsrs	r5, r1
 80008fe:	46a9      	mov	r9, r5
 8000900:	2a20      	cmp	r2, #32
 8000902:	d006      	beq.n	8000912 <__aeabi_dadd+0x46a>
 8000904:	2140      	movs	r1, #64	@ 0x40
 8000906:	4653      	mov	r3, sl
 8000908:	1a8a      	subs	r2, r1, r2
 800090a:	4093      	lsls	r3, r2
 800090c:	4662      	mov	r2, ip
 800090e:	431a      	orrs	r2, r3
 8000910:	4694      	mov	ip, r2
 8000912:	4665      	mov	r5, ip
 8000914:	1e6b      	subs	r3, r5, #1
 8000916:	419d      	sbcs	r5, r3
 8000918:	464b      	mov	r3, r9
 800091a:	431d      	orrs	r5, r3
 800091c:	e612      	b.n	8000544 <__aeabi_dadd+0x9c>
 800091e:	0021      	movs	r1, r4
 8000920:	4301      	orrs	r1, r0
 8000922:	d100      	bne.n	8000926 <__aeabi_dadd+0x47e>
 8000924:	e0c4      	b.n	8000ab0 <__aeabi_dadd+0x608>
 8000926:	1e51      	subs	r1, r2, #1
 8000928:	2a01      	cmp	r2, #1
 800092a:	d100      	bne.n	800092e <__aeabi_dadd+0x486>
 800092c:	e0fb      	b.n	8000b26 <__aeabi_dadd+0x67e>
 800092e:	4d8d      	ldr	r5, [pc, #564]	@ (8000b64 <__aeabi_dadd+0x6bc>)
 8000930:	42aa      	cmp	r2, r5
 8000932:	d100      	bne.n	8000936 <__aeabi_dadd+0x48e>
 8000934:	e0b5      	b.n	8000aa2 <__aeabi_dadd+0x5fa>
 8000936:	2501      	movs	r5, #1
 8000938:	2938      	cmp	r1, #56	@ 0x38
 800093a:	dd00      	ble.n	800093e <__aeabi_dadd+0x496>
 800093c:	e741      	b.n	80007c2 <__aeabi_dadd+0x31a>
 800093e:	000a      	movs	r2, r1
 8000940:	e72f      	b.n	80007a2 <__aeabi_dadd+0x2fa>
 8000942:	4c89      	ldr	r4, [pc, #548]	@ (8000b68 <__aeabi_dadd+0x6c0>)
 8000944:	1aff      	subs	r7, r7, r3
 8000946:	4014      	ands	r4, r2
 8000948:	0762      	lsls	r2, r4, #29
 800094a:	08e4      	lsrs	r4, r4, #3
 800094c:	e76a      	b.n	8000824 <__aeabi_dadd+0x37c>
 800094e:	4a85      	ldr	r2, [pc, #532]	@ (8000b64 <__aeabi_dadd+0x6bc>)
 8000950:	4291      	cmp	r1, r2
 8000952:	d100      	bne.n	8000956 <__aeabi_dadd+0x4ae>
 8000954:	e0e3      	b.n	8000b1e <__aeabi_dadd+0x676>
 8000956:	4663      	mov	r3, ip
 8000958:	18c2      	adds	r2, r0, r3
 800095a:	4282      	cmp	r2, r0
 800095c:	4180      	sbcs	r0, r0
 800095e:	0023      	movs	r3, r4
 8000960:	4240      	negs	r0, r0
 8000962:	4453      	add	r3, sl
 8000964:	181b      	adds	r3, r3, r0
 8000966:	07dd      	lsls	r5, r3, #31
 8000968:	085c      	lsrs	r4, r3, #1
 800096a:	2307      	movs	r3, #7
 800096c:	0852      	lsrs	r2, r2, #1
 800096e:	4315      	orrs	r5, r2
 8000970:	000f      	movs	r7, r1
 8000972:	402b      	ands	r3, r5
 8000974:	e700      	b.n	8000778 <__aeabi_dadd+0x2d0>
 8000976:	4663      	mov	r3, ip
 8000978:	1a1d      	subs	r5, r3, r0
 800097a:	45ac      	cmp	ip, r5
 800097c:	4192      	sbcs	r2, r2
 800097e:	4653      	mov	r3, sl
 8000980:	4252      	negs	r2, r2
 8000982:	1b1c      	subs	r4, r3, r4
 8000984:	000e      	movs	r6, r1
 8000986:	4688      	mov	r8, r1
 8000988:	1aa4      	subs	r4, r4, r2
 800098a:	e5e5      	b.n	8000558 <__aeabi_dadd+0xb0>
 800098c:	2d00      	cmp	r5, #0
 800098e:	d000      	beq.n	8000992 <__aeabi_dadd+0x4ea>
 8000990:	e091      	b.n	8000ab6 <__aeabi_dadd+0x60e>
 8000992:	2a00      	cmp	r2, #0
 8000994:	d138      	bne.n	8000a08 <__aeabi_dadd+0x560>
 8000996:	2480      	movs	r4, #128	@ 0x80
 8000998:	2600      	movs	r6, #0
 800099a:	0324      	lsls	r4, r4, #12
 800099c:	e756      	b.n	800084c <__aeabi_dadd+0x3a4>
 800099e:	4663      	mov	r3, ip
 80009a0:	18c5      	adds	r5, r0, r3
 80009a2:	4285      	cmp	r5, r0
 80009a4:	4180      	sbcs	r0, r0
 80009a6:	4454      	add	r4, sl
 80009a8:	4240      	negs	r0, r0
 80009aa:	1824      	adds	r4, r4, r0
 80009ac:	2701      	movs	r7, #1
 80009ae:	0223      	lsls	r3, r4, #8
 80009b0:	d400      	bmi.n	80009b4 <__aeabi_dadd+0x50c>
 80009b2:	e6df      	b.n	8000774 <__aeabi_dadd+0x2cc>
 80009b4:	2702      	movs	r7, #2
 80009b6:	e687      	b.n	80006c8 <__aeabi_dadd+0x220>
 80009b8:	4663      	mov	r3, ip
 80009ba:	1ac5      	subs	r5, r0, r3
 80009bc:	42a8      	cmp	r0, r5
 80009be:	4180      	sbcs	r0, r0
 80009c0:	4653      	mov	r3, sl
 80009c2:	4240      	negs	r0, r0
 80009c4:	1ae4      	subs	r4, r4, r3
 80009c6:	2701      	movs	r7, #1
 80009c8:	1a24      	subs	r4, r4, r0
 80009ca:	e5c0      	b.n	800054e <__aeabi_dadd+0xa6>
 80009cc:	0762      	lsls	r2, r4, #29
 80009ce:	08c0      	lsrs	r0, r0, #3
 80009d0:	4302      	orrs	r2, r0
 80009d2:	08e4      	lsrs	r4, r4, #3
 80009d4:	e736      	b.n	8000844 <__aeabi_dadd+0x39c>
 80009d6:	0011      	movs	r1, r2
 80009d8:	4653      	mov	r3, sl
 80009da:	3920      	subs	r1, #32
 80009dc:	40cb      	lsrs	r3, r1
 80009de:	4699      	mov	r9, r3
 80009e0:	2a20      	cmp	r2, #32
 80009e2:	d006      	beq.n	80009f2 <__aeabi_dadd+0x54a>
 80009e4:	2140      	movs	r1, #64	@ 0x40
 80009e6:	4653      	mov	r3, sl
 80009e8:	1a8a      	subs	r2, r1, r2
 80009ea:	4093      	lsls	r3, r2
 80009ec:	4662      	mov	r2, ip
 80009ee:	431a      	orrs	r2, r3
 80009f0:	4694      	mov	ip, r2
 80009f2:	4665      	mov	r5, ip
 80009f4:	1e6b      	subs	r3, r5, #1
 80009f6:	419d      	sbcs	r5, r3
 80009f8:	464b      	mov	r3, r9
 80009fa:	431d      	orrs	r5, r3
 80009fc:	e659      	b.n	80006b2 <__aeabi_dadd+0x20a>
 80009fe:	0762      	lsls	r2, r4, #29
 8000a00:	08c0      	lsrs	r0, r0, #3
 8000a02:	4302      	orrs	r2, r0
 8000a04:	08e4      	lsrs	r4, r4, #3
 8000a06:	e70d      	b.n	8000824 <__aeabi_dadd+0x37c>
 8000a08:	4653      	mov	r3, sl
 8000a0a:	075a      	lsls	r2, r3, #29
 8000a0c:	4663      	mov	r3, ip
 8000a0e:	08d8      	lsrs	r0, r3, #3
 8000a10:	4653      	mov	r3, sl
 8000a12:	000e      	movs	r6, r1
 8000a14:	4302      	orrs	r2, r0
 8000a16:	08dc      	lsrs	r4, r3, #3
 8000a18:	e714      	b.n	8000844 <__aeabi_dadd+0x39c>
 8000a1a:	0015      	movs	r5, r2
 8000a1c:	0026      	movs	r6, r4
 8000a1e:	3d20      	subs	r5, #32
 8000a20:	40ee      	lsrs	r6, r5
 8000a22:	2a20      	cmp	r2, #32
 8000a24:	d003      	beq.n	8000a2e <__aeabi_dadd+0x586>
 8000a26:	2540      	movs	r5, #64	@ 0x40
 8000a28:	1aaa      	subs	r2, r5, r2
 8000a2a:	4094      	lsls	r4, r2
 8000a2c:	4320      	orrs	r0, r4
 8000a2e:	1e42      	subs	r2, r0, #1
 8000a30:	4190      	sbcs	r0, r2
 8000a32:	0005      	movs	r5, r0
 8000a34:	4335      	orrs	r5, r6
 8000a36:	e606      	b.n	8000646 <__aeabi_dadd+0x19e>
 8000a38:	2a00      	cmp	r2, #0
 8000a3a:	d07c      	beq.n	8000b36 <__aeabi_dadd+0x68e>
 8000a3c:	4662      	mov	r2, ip
 8000a3e:	4653      	mov	r3, sl
 8000a40:	08c0      	lsrs	r0, r0, #3
 8000a42:	431a      	orrs	r2, r3
 8000a44:	d100      	bne.n	8000a48 <__aeabi_dadd+0x5a0>
 8000a46:	e6fa      	b.n	800083e <__aeabi_dadd+0x396>
 8000a48:	0762      	lsls	r2, r4, #29
 8000a4a:	4310      	orrs	r0, r2
 8000a4c:	2280      	movs	r2, #128	@ 0x80
 8000a4e:	08e4      	lsrs	r4, r4, #3
 8000a50:	0312      	lsls	r2, r2, #12
 8000a52:	4214      	tst	r4, r2
 8000a54:	d008      	beq.n	8000a68 <__aeabi_dadd+0x5c0>
 8000a56:	08d9      	lsrs	r1, r3, #3
 8000a58:	4211      	tst	r1, r2
 8000a5a:	d105      	bne.n	8000a68 <__aeabi_dadd+0x5c0>
 8000a5c:	4663      	mov	r3, ip
 8000a5e:	08d8      	lsrs	r0, r3, #3
 8000a60:	4653      	mov	r3, sl
 8000a62:	000c      	movs	r4, r1
 8000a64:	075b      	lsls	r3, r3, #29
 8000a66:	4318      	orrs	r0, r3
 8000a68:	0f42      	lsrs	r2, r0, #29
 8000a6a:	00c0      	lsls	r0, r0, #3
 8000a6c:	08c0      	lsrs	r0, r0, #3
 8000a6e:	0752      	lsls	r2, r2, #29
 8000a70:	4302      	orrs	r2, r0
 8000a72:	e6e7      	b.n	8000844 <__aeabi_dadd+0x39c>
 8000a74:	2a00      	cmp	r2, #0
 8000a76:	d100      	bne.n	8000a7a <__aeabi_dadd+0x5d2>
 8000a78:	e72d      	b.n	80008d6 <__aeabi_dadd+0x42e>
 8000a7a:	4663      	mov	r3, ip
 8000a7c:	08d8      	lsrs	r0, r3, #3
 8000a7e:	4653      	mov	r3, sl
 8000a80:	075a      	lsls	r2, r3, #29
 8000a82:	000e      	movs	r6, r1
 8000a84:	4302      	orrs	r2, r0
 8000a86:	08dc      	lsrs	r4, r3, #3
 8000a88:	e6cc      	b.n	8000824 <__aeabi_dadd+0x37c>
 8000a8a:	4663      	mov	r3, ip
 8000a8c:	1a1d      	subs	r5, r3, r0
 8000a8e:	45ac      	cmp	ip, r5
 8000a90:	4192      	sbcs	r2, r2
 8000a92:	4653      	mov	r3, sl
 8000a94:	4252      	negs	r2, r2
 8000a96:	1b1c      	subs	r4, r3, r4
 8000a98:	000e      	movs	r6, r1
 8000a9a:	4688      	mov	r8, r1
 8000a9c:	1aa4      	subs	r4, r4, r2
 8000a9e:	3701      	adds	r7, #1
 8000aa0:	e555      	b.n	800054e <__aeabi_dadd+0xa6>
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	08d9      	lsrs	r1, r3, #3
 8000aa6:	4653      	mov	r3, sl
 8000aa8:	075a      	lsls	r2, r3, #29
 8000aaa:	430a      	orrs	r2, r1
 8000aac:	08dc      	lsrs	r4, r3, #3
 8000aae:	e6c9      	b.n	8000844 <__aeabi_dadd+0x39c>
 8000ab0:	4660      	mov	r0, ip
 8000ab2:	4654      	mov	r4, sl
 8000ab4:	e6d4      	b.n	8000860 <__aeabi_dadd+0x3b8>
 8000ab6:	08c0      	lsrs	r0, r0, #3
 8000ab8:	2a00      	cmp	r2, #0
 8000aba:	d100      	bne.n	8000abe <__aeabi_dadd+0x616>
 8000abc:	e6bf      	b.n	800083e <__aeabi_dadd+0x396>
 8000abe:	0762      	lsls	r2, r4, #29
 8000ac0:	4310      	orrs	r0, r2
 8000ac2:	2280      	movs	r2, #128	@ 0x80
 8000ac4:	08e4      	lsrs	r4, r4, #3
 8000ac6:	0312      	lsls	r2, r2, #12
 8000ac8:	4214      	tst	r4, r2
 8000aca:	d0cd      	beq.n	8000a68 <__aeabi_dadd+0x5c0>
 8000acc:	08dd      	lsrs	r5, r3, #3
 8000ace:	4215      	tst	r5, r2
 8000ad0:	d1ca      	bne.n	8000a68 <__aeabi_dadd+0x5c0>
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	08d8      	lsrs	r0, r3, #3
 8000ad6:	4653      	mov	r3, sl
 8000ad8:	075b      	lsls	r3, r3, #29
 8000ada:	000e      	movs	r6, r1
 8000adc:	002c      	movs	r4, r5
 8000ade:	4318      	orrs	r0, r3
 8000ae0:	e7c2      	b.n	8000a68 <__aeabi_dadd+0x5c0>
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	08d9      	lsrs	r1, r3, #3
 8000ae6:	4653      	mov	r3, sl
 8000ae8:	075a      	lsls	r2, r3, #29
 8000aea:	430a      	orrs	r2, r1
 8000aec:	08dc      	lsrs	r4, r3, #3
 8000aee:	e699      	b.n	8000824 <__aeabi_dadd+0x37c>
 8000af0:	4663      	mov	r3, ip
 8000af2:	08d8      	lsrs	r0, r3, #3
 8000af4:	4653      	mov	r3, sl
 8000af6:	075a      	lsls	r2, r3, #29
 8000af8:	000e      	movs	r6, r1
 8000afa:	4302      	orrs	r2, r0
 8000afc:	08dc      	lsrs	r4, r3, #3
 8000afe:	e6a1      	b.n	8000844 <__aeabi_dadd+0x39c>
 8000b00:	0011      	movs	r1, r2
 8000b02:	0027      	movs	r7, r4
 8000b04:	3920      	subs	r1, #32
 8000b06:	40cf      	lsrs	r7, r1
 8000b08:	2a20      	cmp	r2, #32
 8000b0a:	d003      	beq.n	8000b14 <__aeabi_dadd+0x66c>
 8000b0c:	2140      	movs	r1, #64	@ 0x40
 8000b0e:	1a8a      	subs	r2, r1, r2
 8000b10:	4094      	lsls	r4, r2
 8000b12:	4320      	orrs	r0, r4
 8000b14:	1e42      	subs	r2, r0, #1
 8000b16:	4190      	sbcs	r0, r2
 8000b18:	0005      	movs	r5, r0
 8000b1a:	433d      	orrs	r5, r7
 8000b1c:	e651      	b.n	80007c2 <__aeabi_dadd+0x31a>
 8000b1e:	000c      	movs	r4, r1
 8000b20:	2500      	movs	r5, #0
 8000b22:	2200      	movs	r2, #0
 8000b24:	e558      	b.n	80005d8 <__aeabi_dadd+0x130>
 8000b26:	4460      	add	r0, ip
 8000b28:	4560      	cmp	r0, ip
 8000b2a:	4192      	sbcs	r2, r2
 8000b2c:	4454      	add	r4, sl
 8000b2e:	4252      	negs	r2, r2
 8000b30:	0005      	movs	r5, r0
 8000b32:	18a4      	adds	r4, r4, r2
 8000b34:	e73a      	b.n	80009ac <__aeabi_dadd+0x504>
 8000b36:	4653      	mov	r3, sl
 8000b38:	075a      	lsls	r2, r3, #29
 8000b3a:	4663      	mov	r3, ip
 8000b3c:	08d9      	lsrs	r1, r3, #3
 8000b3e:	4653      	mov	r3, sl
 8000b40:	430a      	orrs	r2, r1
 8000b42:	08dc      	lsrs	r4, r3, #3
 8000b44:	e67e      	b.n	8000844 <__aeabi_dadd+0x39c>
 8000b46:	001a      	movs	r2, r3
 8000b48:	001c      	movs	r4, r3
 8000b4a:	432a      	orrs	r2, r5
 8000b4c:	d000      	beq.n	8000b50 <__aeabi_dadd+0x6a8>
 8000b4e:	e6ab      	b.n	80008a8 <__aeabi_dadd+0x400>
 8000b50:	e6c1      	b.n	80008d6 <__aeabi_dadd+0x42e>
 8000b52:	2120      	movs	r1, #32
 8000b54:	2500      	movs	r5, #0
 8000b56:	1a09      	subs	r1, r1, r0
 8000b58:	e519      	b.n	800058e <__aeabi_dadd+0xe6>
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	2500      	movs	r5, #0
 8000b5e:	4c01      	ldr	r4, [pc, #4]	@ (8000b64 <__aeabi_dadd+0x6bc>)
 8000b60:	e53a      	b.n	80005d8 <__aeabi_dadd+0x130>
 8000b62:	46c0      	nop			@ (mov r8, r8)
 8000b64:	000007ff 	.word	0x000007ff
 8000b68:	ff7fffff 	.word	0xff7fffff
 8000b6c:	000007fe 	.word	0x000007fe

08000b70 <__aeabi_ddiv>:
 8000b70:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b72:	46de      	mov	lr, fp
 8000b74:	4645      	mov	r5, r8
 8000b76:	4657      	mov	r7, sl
 8000b78:	464e      	mov	r6, r9
 8000b7a:	b5e0      	push	{r5, r6, r7, lr}
 8000b7c:	b087      	sub	sp, #28
 8000b7e:	9200      	str	r2, [sp, #0]
 8000b80:	9301      	str	r3, [sp, #4]
 8000b82:	030b      	lsls	r3, r1, #12
 8000b84:	0b1b      	lsrs	r3, r3, #12
 8000b86:	469b      	mov	fp, r3
 8000b88:	0fca      	lsrs	r2, r1, #31
 8000b8a:	004b      	lsls	r3, r1, #1
 8000b8c:	0004      	movs	r4, r0
 8000b8e:	4680      	mov	r8, r0
 8000b90:	0d5b      	lsrs	r3, r3, #21
 8000b92:	9202      	str	r2, [sp, #8]
 8000b94:	d100      	bne.n	8000b98 <__aeabi_ddiv+0x28>
 8000b96:	e16a      	b.n	8000e6e <__aeabi_ddiv+0x2fe>
 8000b98:	4ad4      	ldr	r2, [pc, #848]	@ (8000eec <__aeabi_ddiv+0x37c>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d100      	bne.n	8000ba0 <__aeabi_ddiv+0x30>
 8000b9e:	e18c      	b.n	8000eba <__aeabi_ddiv+0x34a>
 8000ba0:	4659      	mov	r1, fp
 8000ba2:	0f42      	lsrs	r2, r0, #29
 8000ba4:	00c9      	lsls	r1, r1, #3
 8000ba6:	430a      	orrs	r2, r1
 8000ba8:	2180      	movs	r1, #128	@ 0x80
 8000baa:	0409      	lsls	r1, r1, #16
 8000bac:	4311      	orrs	r1, r2
 8000bae:	00c2      	lsls	r2, r0, #3
 8000bb0:	4690      	mov	r8, r2
 8000bb2:	4acf      	ldr	r2, [pc, #828]	@ (8000ef0 <__aeabi_ddiv+0x380>)
 8000bb4:	4689      	mov	r9, r1
 8000bb6:	4692      	mov	sl, r2
 8000bb8:	449a      	add	sl, r3
 8000bba:	2300      	movs	r3, #0
 8000bbc:	2400      	movs	r4, #0
 8000bbe:	9303      	str	r3, [sp, #12]
 8000bc0:	9e00      	ldr	r6, [sp, #0]
 8000bc2:	9f01      	ldr	r7, [sp, #4]
 8000bc4:	033b      	lsls	r3, r7, #12
 8000bc6:	0b1b      	lsrs	r3, r3, #12
 8000bc8:	469b      	mov	fp, r3
 8000bca:	007b      	lsls	r3, r7, #1
 8000bcc:	0030      	movs	r0, r6
 8000bce:	0d5b      	lsrs	r3, r3, #21
 8000bd0:	0ffd      	lsrs	r5, r7, #31
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d100      	bne.n	8000bd8 <__aeabi_ddiv+0x68>
 8000bd6:	e128      	b.n	8000e2a <__aeabi_ddiv+0x2ba>
 8000bd8:	4ac4      	ldr	r2, [pc, #784]	@ (8000eec <__aeabi_ddiv+0x37c>)
 8000bda:	4293      	cmp	r3, r2
 8000bdc:	d100      	bne.n	8000be0 <__aeabi_ddiv+0x70>
 8000bde:	e177      	b.n	8000ed0 <__aeabi_ddiv+0x360>
 8000be0:	4659      	mov	r1, fp
 8000be2:	0f72      	lsrs	r2, r6, #29
 8000be4:	00c9      	lsls	r1, r1, #3
 8000be6:	430a      	orrs	r2, r1
 8000be8:	2180      	movs	r1, #128	@ 0x80
 8000bea:	0409      	lsls	r1, r1, #16
 8000bec:	4311      	orrs	r1, r2
 8000bee:	468b      	mov	fp, r1
 8000bf0:	49bf      	ldr	r1, [pc, #764]	@ (8000ef0 <__aeabi_ddiv+0x380>)
 8000bf2:	00f2      	lsls	r2, r6, #3
 8000bf4:	468c      	mov	ip, r1
 8000bf6:	4651      	mov	r1, sl
 8000bf8:	4463      	add	r3, ip
 8000bfa:	1acb      	subs	r3, r1, r3
 8000bfc:	469a      	mov	sl, r3
 8000bfe:	2300      	movs	r3, #0
 8000c00:	9e02      	ldr	r6, [sp, #8]
 8000c02:	406e      	eors	r6, r5
 8000c04:	2c0f      	cmp	r4, #15
 8000c06:	d827      	bhi.n	8000c58 <__aeabi_ddiv+0xe8>
 8000c08:	49ba      	ldr	r1, [pc, #744]	@ (8000ef4 <__aeabi_ddiv+0x384>)
 8000c0a:	00a4      	lsls	r4, r4, #2
 8000c0c:	5909      	ldr	r1, [r1, r4]
 8000c0e:	468f      	mov	pc, r1
 8000c10:	46cb      	mov	fp, r9
 8000c12:	4642      	mov	r2, r8
 8000c14:	9e02      	ldr	r6, [sp, #8]
 8000c16:	9b03      	ldr	r3, [sp, #12]
 8000c18:	2b02      	cmp	r3, #2
 8000c1a:	d016      	beq.n	8000c4a <__aeabi_ddiv+0xda>
 8000c1c:	2b03      	cmp	r3, #3
 8000c1e:	d100      	bne.n	8000c22 <__aeabi_ddiv+0xb2>
 8000c20:	e2a6      	b.n	8001170 <__aeabi_ddiv+0x600>
 8000c22:	2b01      	cmp	r3, #1
 8000c24:	d000      	beq.n	8000c28 <__aeabi_ddiv+0xb8>
 8000c26:	e0df      	b.n	8000de8 <__aeabi_ddiv+0x278>
 8000c28:	2200      	movs	r2, #0
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	2400      	movs	r4, #0
 8000c2e:	4690      	mov	r8, r2
 8000c30:	051b      	lsls	r3, r3, #20
 8000c32:	4323      	orrs	r3, r4
 8000c34:	07f6      	lsls	r6, r6, #31
 8000c36:	4333      	orrs	r3, r6
 8000c38:	4640      	mov	r0, r8
 8000c3a:	0019      	movs	r1, r3
 8000c3c:	b007      	add	sp, #28
 8000c3e:	bcf0      	pop	{r4, r5, r6, r7}
 8000c40:	46bb      	mov	fp, r7
 8000c42:	46b2      	mov	sl, r6
 8000c44:	46a9      	mov	r9, r5
 8000c46:	46a0      	mov	r8, r4
 8000c48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2400      	movs	r4, #0
 8000c4e:	4690      	mov	r8, r2
 8000c50:	4ba6      	ldr	r3, [pc, #664]	@ (8000eec <__aeabi_ddiv+0x37c>)
 8000c52:	e7ed      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000c54:	002e      	movs	r6, r5
 8000c56:	e7df      	b.n	8000c18 <__aeabi_ddiv+0xa8>
 8000c58:	45cb      	cmp	fp, r9
 8000c5a:	d200      	bcs.n	8000c5e <__aeabi_ddiv+0xee>
 8000c5c:	e1d4      	b.n	8001008 <__aeabi_ddiv+0x498>
 8000c5e:	d100      	bne.n	8000c62 <__aeabi_ddiv+0xf2>
 8000c60:	e1cf      	b.n	8001002 <__aeabi_ddiv+0x492>
 8000c62:	2301      	movs	r3, #1
 8000c64:	425b      	negs	r3, r3
 8000c66:	469c      	mov	ip, r3
 8000c68:	4644      	mov	r4, r8
 8000c6a:	4648      	mov	r0, r9
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	44e2      	add	sl, ip
 8000c70:	465b      	mov	r3, fp
 8000c72:	0e15      	lsrs	r5, r2, #24
 8000c74:	021b      	lsls	r3, r3, #8
 8000c76:	431d      	orrs	r5, r3
 8000c78:	0c19      	lsrs	r1, r3, #16
 8000c7a:	042b      	lsls	r3, r5, #16
 8000c7c:	0212      	lsls	r2, r2, #8
 8000c7e:	9500      	str	r5, [sp, #0]
 8000c80:	0c1d      	lsrs	r5, r3, #16
 8000c82:	4691      	mov	r9, r2
 8000c84:	9102      	str	r1, [sp, #8]
 8000c86:	9503      	str	r5, [sp, #12]
 8000c88:	f7ff fae0 	bl	800024c <__aeabi_uidivmod>
 8000c8c:	0002      	movs	r2, r0
 8000c8e:	436a      	muls	r2, r5
 8000c90:	040b      	lsls	r3, r1, #16
 8000c92:	0c21      	lsrs	r1, r4, #16
 8000c94:	4680      	mov	r8, r0
 8000c96:	4319      	orrs	r1, r3
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	d909      	bls.n	8000cb0 <__aeabi_ddiv+0x140>
 8000c9c:	9d00      	ldr	r5, [sp, #0]
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	46ac      	mov	ip, r5
 8000ca2:	425b      	negs	r3, r3
 8000ca4:	4461      	add	r1, ip
 8000ca6:	469c      	mov	ip, r3
 8000ca8:	44e0      	add	r8, ip
 8000caa:	428d      	cmp	r5, r1
 8000cac:	d800      	bhi.n	8000cb0 <__aeabi_ddiv+0x140>
 8000cae:	e1fb      	b.n	80010a8 <__aeabi_ddiv+0x538>
 8000cb0:	1a88      	subs	r0, r1, r2
 8000cb2:	9902      	ldr	r1, [sp, #8]
 8000cb4:	f7ff faca 	bl	800024c <__aeabi_uidivmod>
 8000cb8:	9a03      	ldr	r2, [sp, #12]
 8000cba:	0424      	lsls	r4, r4, #16
 8000cbc:	4342      	muls	r2, r0
 8000cbe:	0409      	lsls	r1, r1, #16
 8000cc0:	0c24      	lsrs	r4, r4, #16
 8000cc2:	0003      	movs	r3, r0
 8000cc4:	430c      	orrs	r4, r1
 8000cc6:	42a2      	cmp	r2, r4
 8000cc8:	d906      	bls.n	8000cd8 <__aeabi_ddiv+0x168>
 8000cca:	9900      	ldr	r1, [sp, #0]
 8000ccc:	3b01      	subs	r3, #1
 8000cce:	468c      	mov	ip, r1
 8000cd0:	4464      	add	r4, ip
 8000cd2:	42a1      	cmp	r1, r4
 8000cd4:	d800      	bhi.n	8000cd8 <__aeabi_ddiv+0x168>
 8000cd6:	e1e1      	b.n	800109c <__aeabi_ddiv+0x52c>
 8000cd8:	1aa0      	subs	r0, r4, r2
 8000cda:	4642      	mov	r2, r8
 8000cdc:	0412      	lsls	r2, r2, #16
 8000cde:	431a      	orrs	r2, r3
 8000ce0:	4693      	mov	fp, r2
 8000ce2:	464b      	mov	r3, r9
 8000ce4:	4659      	mov	r1, fp
 8000ce6:	0c1b      	lsrs	r3, r3, #16
 8000ce8:	001d      	movs	r5, r3
 8000cea:	9304      	str	r3, [sp, #16]
 8000cec:	040b      	lsls	r3, r1, #16
 8000cee:	4649      	mov	r1, r9
 8000cf0:	0409      	lsls	r1, r1, #16
 8000cf2:	0c09      	lsrs	r1, r1, #16
 8000cf4:	000c      	movs	r4, r1
 8000cf6:	0c1b      	lsrs	r3, r3, #16
 8000cf8:	435c      	muls	r4, r3
 8000cfa:	0c12      	lsrs	r2, r2, #16
 8000cfc:	436b      	muls	r3, r5
 8000cfe:	4688      	mov	r8, r1
 8000d00:	4351      	muls	r1, r2
 8000d02:	436a      	muls	r2, r5
 8000d04:	0c25      	lsrs	r5, r4, #16
 8000d06:	46ac      	mov	ip, r5
 8000d08:	185b      	adds	r3, r3, r1
 8000d0a:	4463      	add	r3, ip
 8000d0c:	4299      	cmp	r1, r3
 8000d0e:	d903      	bls.n	8000d18 <__aeabi_ddiv+0x1a8>
 8000d10:	2180      	movs	r1, #128	@ 0x80
 8000d12:	0249      	lsls	r1, r1, #9
 8000d14:	468c      	mov	ip, r1
 8000d16:	4462      	add	r2, ip
 8000d18:	0c19      	lsrs	r1, r3, #16
 8000d1a:	0424      	lsls	r4, r4, #16
 8000d1c:	041b      	lsls	r3, r3, #16
 8000d1e:	0c24      	lsrs	r4, r4, #16
 8000d20:	188a      	adds	r2, r1, r2
 8000d22:	191c      	adds	r4, r3, r4
 8000d24:	4290      	cmp	r0, r2
 8000d26:	d302      	bcc.n	8000d2e <__aeabi_ddiv+0x1be>
 8000d28:	d116      	bne.n	8000d58 <__aeabi_ddiv+0x1e8>
 8000d2a:	42a7      	cmp	r7, r4
 8000d2c:	d214      	bcs.n	8000d58 <__aeabi_ddiv+0x1e8>
 8000d2e:	465b      	mov	r3, fp
 8000d30:	9d00      	ldr	r5, [sp, #0]
 8000d32:	3b01      	subs	r3, #1
 8000d34:	444f      	add	r7, r9
 8000d36:	9305      	str	r3, [sp, #20]
 8000d38:	454f      	cmp	r7, r9
 8000d3a:	419b      	sbcs	r3, r3
 8000d3c:	46ac      	mov	ip, r5
 8000d3e:	425b      	negs	r3, r3
 8000d40:	4463      	add	r3, ip
 8000d42:	18c0      	adds	r0, r0, r3
 8000d44:	4285      	cmp	r5, r0
 8000d46:	d300      	bcc.n	8000d4a <__aeabi_ddiv+0x1da>
 8000d48:	e1a1      	b.n	800108e <__aeabi_ddiv+0x51e>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	d900      	bls.n	8000d50 <__aeabi_ddiv+0x1e0>
 8000d4e:	e1f6      	b.n	800113e <__aeabi_ddiv+0x5ce>
 8000d50:	d100      	bne.n	8000d54 <__aeabi_ddiv+0x1e4>
 8000d52:	e1f1      	b.n	8001138 <__aeabi_ddiv+0x5c8>
 8000d54:	9b05      	ldr	r3, [sp, #20]
 8000d56:	469b      	mov	fp, r3
 8000d58:	1b3c      	subs	r4, r7, r4
 8000d5a:	42a7      	cmp	r7, r4
 8000d5c:	41bf      	sbcs	r7, r7
 8000d5e:	9d00      	ldr	r5, [sp, #0]
 8000d60:	1a80      	subs	r0, r0, r2
 8000d62:	427f      	negs	r7, r7
 8000d64:	1bc0      	subs	r0, r0, r7
 8000d66:	4285      	cmp	r5, r0
 8000d68:	d100      	bne.n	8000d6c <__aeabi_ddiv+0x1fc>
 8000d6a:	e1d0      	b.n	800110e <__aeabi_ddiv+0x59e>
 8000d6c:	9902      	ldr	r1, [sp, #8]
 8000d6e:	f7ff fa6d 	bl	800024c <__aeabi_uidivmod>
 8000d72:	9a03      	ldr	r2, [sp, #12]
 8000d74:	040b      	lsls	r3, r1, #16
 8000d76:	4342      	muls	r2, r0
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	0007      	movs	r7, r0
 8000d7c:	4319      	orrs	r1, r3
 8000d7e:	428a      	cmp	r2, r1
 8000d80:	d900      	bls.n	8000d84 <__aeabi_ddiv+0x214>
 8000d82:	e178      	b.n	8001076 <__aeabi_ddiv+0x506>
 8000d84:	1a88      	subs	r0, r1, r2
 8000d86:	9902      	ldr	r1, [sp, #8]
 8000d88:	f7ff fa60 	bl	800024c <__aeabi_uidivmod>
 8000d8c:	9a03      	ldr	r2, [sp, #12]
 8000d8e:	0424      	lsls	r4, r4, #16
 8000d90:	4342      	muls	r2, r0
 8000d92:	0409      	lsls	r1, r1, #16
 8000d94:	0c24      	lsrs	r4, r4, #16
 8000d96:	0003      	movs	r3, r0
 8000d98:	430c      	orrs	r4, r1
 8000d9a:	42a2      	cmp	r2, r4
 8000d9c:	d900      	bls.n	8000da0 <__aeabi_ddiv+0x230>
 8000d9e:	e15d      	b.n	800105c <__aeabi_ddiv+0x4ec>
 8000da0:	4641      	mov	r1, r8
 8000da2:	1aa4      	subs	r4, r4, r2
 8000da4:	043a      	lsls	r2, r7, #16
 8000da6:	431a      	orrs	r2, r3
 8000da8:	9d04      	ldr	r5, [sp, #16]
 8000daa:	0413      	lsls	r3, r2, #16
 8000dac:	0c1b      	lsrs	r3, r3, #16
 8000dae:	4359      	muls	r1, r3
 8000db0:	4647      	mov	r7, r8
 8000db2:	436b      	muls	r3, r5
 8000db4:	469c      	mov	ip, r3
 8000db6:	0c10      	lsrs	r0, r2, #16
 8000db8:	4347      	muls	r7, r0
 8000dba:	0c0b      	lsrs	r3, r1, #16
 8000dbc:	44bc      	add	ip, r7
 8000dbe:	4463      	add	r3, ip
 8000dc0:	4368      	muls	r0, r5
 8000dc2:	429f      	cmp	r7, r3
 8000dc4:	d903      	bls.n	8000dce <__aeabi_ddiv+0x25e>
 8000dc6:	2580      	movs	r5, #128	@ 0x80
 8000dc8:	026d      	lsls	r5, r5, #9
 8000dca:	46ac      	mov	ip, r5
 8000dcc:	4460      	add	r0, ip
 8000dce:	0c1f      	lsrs	r7, r3, #16
 8000dd0:	0409      	lsls	r1, r1, #16
 8000dd2:	041b      	lsls	r3, r3, #16
 8000dd4:	0c09      	lsrs	r1, r1, #16
 8000dd6:	183f      	adds	r7, r7, r0
 8000dd8:	185b      	adds	r3, r3, r1
 8000dda:	42bc      	cmp	r4, r7
 8000ddc:	d200      	bcs.n	8000de0 <__aeabi_ddiv+0x270>
 8000dde:	e102      	b.n	8000fe6 <__aeabi_ddiv+0x476>
 8000de0:	d100      	bne.n	8000de4 <__aeabi_ddiv+0x274>
 8000de2:	e0fd      	b.n	8000fe0 <__aeabi_ddiv+0x470>
 8000de4:	2301      	movs	r3, #1
 8000de6:	431a      	orrs	r2, r3
 8000de8:	4b43      	ldr	r3, [pc, #268]	@ (8000ef8 <__aeabi_ddiv+0x388>)
 8000dea:	4453      	add	r3, sl
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	dc00      	bgt.n	8000df2 <__aeabi_ddiv+0x282>
 8000df0:	e0ae      	b.n	8000f50 <__aeabi_ddiv+0x3e0>
 8000df2:	0751      	lsls	r1, r2, #29
 8000df4:	d000      	beq.n	8000df8 <__aeabi_ddiv+0x288>
 8000df6:	e198      	b.n	800112a <__aeabi_ddiv+0x5ba>
 8000df8:	4659      	mov	r1, fp
 8000dfa:	01c9      	lsls	r1, r1, #7
 8000dfc:	d506      	bpl.n	8000e0c <__aeabi_ddiv+0x29c>
 8000dfe:	4659      	mov	r1, fp
 8000e00:	4b3e      	ldr	r3, [pc, #248]	@ (8000efc <__aeabi_ddiv+0x38c>)
 8000e02:	4019      	ands	r1, r3
 8000e04:	2380      	movs	r3, #128	@ 0x80
 8000e06:	468b      	mov	fp, r1
 8000e08:	00db      	lsls	r3, r3, #3
 8000e0a:	4453      	add	r3, sl
 8000e0c:	493c      	ldr	r1, [pc, #240]	@ (8000f00 <__aeabi_ddiv+0x390>)
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	dd00      	ble.n	8000e14 <__aeabi_ddiv+0x2a4>
 8000e12:	e71a      	b.n	8000c4a <__aeabi_ddiv+0xda>
 8000e14:	4659      	mov	r1, fp
 8000e16:	08d2      	lsrs	r2, r2, #3
 8000e18:	0749      	lsls	r1, r1, #29
 8000e1a:	4311      	orrs	r1, r2
 8000e1c:	465a      	mov	r2, fp
 8000e1e:	055b      	lsls	r3, r3, #21
 8000e20:	0254      	lsls	r4, r2, #9
 8000e22:	4688      	mov	r8, r1
 8000e24:	0b24      	lsrs	r4, r4, #12
 8000e26:	0d5b      	lsrs	r3, r3, #21
 8000e28:	e702      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000e2a:	465a      	mov	r2, fp
 8000e2c:	9b00      	ldr	r3, [sp, #0]
 8000e2e:	431a      	orrs	r2, r3
 8000e30:	d100      	bne.n	8000e34 <__aeabi_ddiv+0x2c4>
 8000e32:	e07e      	b.n	8000f32 <__aeabi_ddiv+0x3c2>
 8000e34:	465b      	mov	r3, fp
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d100      	bne.n	8000e3c <__aeabi_ddiv+0x2cc>
 8000e3a:	e100      	b.n	800103e <__aeabi_ddiv+0x4ce>
 8000e3c:	4658      	mov	r0, fp
 8000e3e:	f001 f9ef 	bl	8002220 <__clzsi2>
 8000e42:	0002      	movs	r2, r0
 8000e44:	0003      	movs	r3, r0
 8000e46:	3a0b      	subs	r2, #11
 8000e48:	271d      	movs	r7, #29
 8000e4a:	9e00      	ldr	r6, [sp, #0]
 8000e4c:	1aba      	subs	r2, r7, r2
 8000e4e:	0019      	movs	r1, r3
 8000e50:	4658      	mov	r0, fp
 8000e52:	40d6      	lsrs	r6, r2
 8000e54:	3908      	subs	r1, #8
 8000e56:	4088      	lsls	r0, r1
 8000e58:	0032      	movs	r2, r6
 8000e5a:	4302      	orrs	r2, r0
 8000e5c:	4693      	mov	fp, r2
 8000e5e:	9a00      	ldr	r2, [sp, #0]
 8000e60:	408a      	lsls	r2, r1
 8000e62:	4928      	ldr	r1, [pc, #160]	@ (8000f04 <__aeabi_ddiv+0x394>)
 8000e64:	4453      	add	r3, sl
 8000e66:	468a      	mov	sl, r1
 8000e68:	449a      	add	sl, r3
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	e6c8      	b.n	8000c00 <__aeabi_ddiv+0x90>
 8000e6e:	465b      	mov	r3, fp
 8000e70:	4303      	orrs	r3, r0
 8000e72:	4699      	mov	r9, r3
 8000e74:	d056      	beq.n	8000f24 <__aeabi_ddiv+0x3b4>
 8000e76:	465b      	mov	r3, fp
 8000e78:	2b00      	cmp	r3, #0
 8000e7a:	d100      	bne.n	8000e7e <__aeabi_ddiv+0x30e>
 8000e7c:	e0cd      	b.n	800101a <__aeabi_ddiv+0x4aa>
 8000e7e:	4658      	mov	r0, fp
 8000e80:	f001 f9ce 	bl	8002220 <__clzsi2>
 8000e84:	230b      	movs	r3, #11
 8000e86:	425b      	negs	r3, r3
 8000e88:	469c      	mov	ip, r3
 8000e8a:	0002      	movs	r2, r0
 8000e8c:	4484      	add	ip, r0
 8000e8e:	4666      	mov	r6, ip
 8000e90:	231d      	movs	r3, #29
 8000e92:	1b9b      	subs	r3, r3, r6
 8000e94:	0026      	movs	r6, r4
 8000e96:	0011      	movs	r1, r2
 8000e98:	4658      	mov	r0, fp
 8000e9a:	40de      	lsrs	r6, r3
 8000e9c:	3908      	subs	r1, #8
 8000e9e:	4088      	lsls	r0, r1
 8000ea0:	0033      	movs	r3, r6
 8000ea2:	4303      	orrs	r3, r0
 8000ea4:	4699      	mov	r9, r3
 8000ea6:	0023      	movs	r3, r4
 8000ea8:	408b      	lsls	r3, r1
 8000eaa:	4698      	mov	r8, r3
 8000eac:	4b16      	ldr	r3, [pc, #88]	@ (8000f08 <__aeabi_ddiv+0x398>)
 8000eae:	2400      	movs	r4, #0
 8000eb0:	1a9b      	subs	r3, r3, r2
 8000eb2:	469a      	mov	sl, r3
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	9303      	str	r3, [sp, #12]
 8000eb8:	e682      	b.n	8000bc0 <__aeabi_ddiv+0x50>
 8000eba:	465a      	mov	r2, fp
 8000ebc:	4302      	orrs	r2, r0
 8000ebe:	4691      	mov	r9, r2
 8000ec0:	d12a      	bne.n	8000f18 <__aeabi_ddiv+0x3a8>
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	469a      	mov	sl, r3
 8000ec6:	2302      	movs	r3, #2
 8000ec8:	4690      	mov	r8, r2
 8000eca:	2408      	movs	r4, #8
 8000ecc:	9303      	str	r3, [sp, #12]
 8000ece:	e677      	b.n	8000bc0 <__aeabi_ddiv+0x50>
 8000ed0:	465a      	mov	r2, fp
 8000ed2:	9b00      	ldr	r3, [sp, #0]
 8000ed4:	431a      	orrs	r2, r3
 8000ed6:	4b0d      	ldr	r3, [pc, #52]	@ (8000f0c <__aeabi_ddiv+0x39c>)
 8000ed8:	469c      	mov	ip, r3
 8000eda:	44e2      	add	sl, ip
 8000edc:	2a00      	cmp	r2, #0
 8000ede:	d117      	bne.n	8000f10 <__aeabi_ddiv+0x3a0>
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	431c      	orrs	r4, r3
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	469b      	mov	fp, r3
 8000ee8:	3302      	adds	r3, #2
 8000eea:	e689      	b.n	8000c00 <__aeabi_ddiv+0x90>
 8000eec:	000007ff 	.word	0x000007ff
 8000ef0:	fffffc01 	.word	0xfffffc01
 8000ef4:	08011be8 	.word	0x08011be8
 8000ef8:	000003ff 	.word	0x000003ff
 8000efc:	feffffff 	.word	0xfeffffff
 8000f00:	000007fe 	.word	0x000007fe
 8000f04:	000003f3 	.word	0x000003f3
 8000f08:	fffffc0d 	.word	0xfffffc0d
 8000f0c:	fffff801 	.word	0xfffff801
 8000f10:	2303      	movs	r3, #3
 8000f12:	0032      	movs	r2, r6
 8000f14:	431c      	orrs	r4, r3
 8000f16:	e673      	b.n	8000c00 <__aeabi_ddiv+0x90>
 8000f18:	469a      	mov	sl, r3
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	46d9      	mov	r9, fp
 8000f1e:	240c      	movs	r4, #12
 8000f20:	9303      	str	r3, [sp, #12]
 8000f22:	e64d      	b.n	8000bc0 <__aeabi_ddiv+0x50>
 8000f24:	2300      	movs	r3, #0
 8000f26:	4698      	mov	r8, r3
 8000f28:	469a      	mov	sl, r3
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	2404      	movs	r4, #4
 8000f2e:	9303      	str	r3, [sp, #12]
 8000f30:	e646      	b.n	8000bc0 <__aeabi_ddiv+0x50>
 8000f32:	2301      	movs	r3, #1
 8000f34:	431c      	orrs	r4, r3
 8000f36:	2300      	movs	r3, #0
 8000f38:	469b      	mov	fp, r3
 8000f3a:	3301      	adds	r3, #1
 8000f3c:	e660      	b.n	8000c00 <__aeabi_ddiv+0x90>
 8000f3e:	2300      	movs	r3, #0
 8000f40:	2480      	movs	r4, #128	@ 0x80
 8000f42:	4698      	mov	r8, r3
 8000f44:	2600      	movs	r6, #0
 8000f46:	4b92      	ldr	r3, [pc, #584]	@ (8001190 <__aeabi_ddiv+0x620>)
 8000f48:	0324      	lsls	r4, r4, #12
 8000f4a:	e671      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	4252      	negs	r2, r2
 8000f50:	2101      	movs	r1, #1
 8000f52:	1ac9      	subs	r1, r1, r3
 8000f54:	2938      	cmp	r1, #56	@ 0x38
 8000f56:	dd00      	ble.n	8000f5a <__aeabi_ddiv+0x3ea>
 8000f58:	e666      	b.n	8000c28 <__aeabi_ddiv+0xb8>
 8000f5a:	291f      	cmp	r1, #31
 8000f5c:	dc00      	bgt.n	8000f60 <__aeabi_ddiv+0x3f0>
 8000f5e:	e0ab      	b.n	80010b8 <__aeabi_ddiv+0x548>
 8000f60:	201f      	movs	r0, #31
 8000f62:	4240      	negs	r0, r0
 8000f64:	1ac3      	subs	r3, r0, r3
 8000f66:	4658      	mov	r0, fp
 8000f68:	40d8      	lsrs	r0, r3
 8000f6a:	0003      	movs	r3, r0
 8000f6c:	2920      	cmp	r1, #32
 8000f6e:	d004      	beq.n	8000f7a <__aeabi_ddiv+0x40a>
 8000f70:	4658      	mov	r0, fp
 8000f72:	4988      	ldr	r1, [pc, #544]	@ (8001194 <__aeabi_ddiv+0x624>)
 8000f74:	4451      	add	r1, sl
 8000f76:	4088      	lsls	r0, r1
 8000f78:	4302      	orrs	r2, r0
 8000f7a:	1e51      	subs	r1, r2, #1
 8000f7c:	418a      	sbcs	r2, r1
 8000f7e:	431a      	orrs	r2, r3
 8000f80:	2307      	movs	r3, #7
 8000f82:	0019      	movs	r1, r3
 8000f84:	2400      	movs	r4, #0
 8000f86:	4011      	ands	r1, r2
 8000f88:	4213      	tst	r3, r2
 8000f8a:	d00c      	beq.n	8000fa6 <__aeabi_ddiv+0x436>
 8000f8c:	230f      	movs	r3, #15
 8000f8e:	4013      	ands	r3, r2
 8000f90:	2b04      	cmp	r3, #4
 8000f92:	d100      	bne.n	8000f96 <__aeabi_ddiv+0x426>
 8000f94:	e0f9      	b.n	800118a <__aeabi_ddiv+0x61a>
 8000f96:	1d11      	adds	r1, r2, #4
 8000f98:	4291      	cmp	r1, r2
 8000f9a:	419b      	sbcs	r3, r3
 8000f9c:	000a      	movs	r2, r1
 8000f9e:	425b      	negs	r3, r3
 8000fa0:	0759      	lsls	r1, r3, #29
 8000fa2:	025b      	lsls	r3, r3, #9
 8000fa4:	0b1c      	lsrs	r4, r3, #12
 8000fa6:	08d2      	lsrs	r2, r2, #3
 8000fa8:	430a      	orrs	r2, r1
 8000faa:	4690      	mov	r8, r2
 8000fac:	2300      	movs	r3, #0
 8000fae:	e63f      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000fb0:	2480      	movs	r4, #128	@ 0x80
 8000fb2:	464b      	mov	r3, r9
 8000fb4:	0324      	lsls	r4, r4, #12
 8000fb6:	4223      	tst	r3, r4
 8000fb8:	d009      	beq.n	8000fce <__aeabi_ddiv+0x45e>
 8000fba:	465b      	mov	r3, fp
 8000fbc:	4223      	tst	r3, r4
 8000fbe:	d106      	bne.n	8000fce <__aeabi_ddiv+0x45e>
 8000fc0:	431c      	orrs	r4, r3
 8000fc2:	0324      	lsls	r4, r4, #12
 8000fc4:	002e      	movs	r6, r5
 8000fc6:	4690      	mov	r8, r2
 8000fc8:	4b71      	ldr	r3, [pc, #452]	@ (8001190 <__aeabi_ddiv+0x620>)
 8000fca:	0b24      	lsrs	r4, r4, #12
 8000fcc:	e630      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000fce:	2480      	movs	r4, #128	@ 0x80
 8000fd0:	464b      	mov	r3, r9
 8000fd2:	0324      	lsls	r4, r4, #12
 8000fd4:	431c      	orrs	r4, r3
 8000fd6:	0324      	lsls	r4, r4, #12
 8000fd8:	9e02      	ldr	r6, [sp, #8]
 8000fda:	4b6d      	ldr	r3, [pc, #436]	@ (8001190 <__aeabi_ddiv+0x620>)
 8000fdc:	0b24      	lsrs	r4, r4, #12
 8000fde:	e627      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d100      	bne.n	8000fe6 <__aeabi_ddiv+0x476>
 8000fe4:	e700      	b.n	8000de8 <__aeabi_ddiv+0x278>
 8000fe6:	9800      	ldr	r0, [sp, #0]
 8000fe8:	1e51      	subs	r1, r2, #1
 8000fea:	4684      	mov	ip, r0
 8000fec:	4464      	add	r4, ip
 8000fee:	4284      	cmp	r4, r0
 8000ff0:	d200      	bcs.n	8000ff4 <__aeabi_ddiv+0x484>
 8000ff2:	e084      	b.n	80010fe <__aeabi_ddiv+0x58e>
 8000ff4:	42bc      	cmp	r4, r7
 8000ff6:	d200      	bcs.n	8000ffa <__aeabi_ddiv+0x48a>
 8000ff8:	e0ae      	b.n	8001158 <__aeabi_ddiv+0x5e8>
 8000ffa:	d100      	bne.n	8000ffe <__aeabi_ddiv+0x48e>
 8000ffc:	e0c1      	b.n	8001182 <__aeabi_ddiv+0x612>
 8000ffe:	000a      	movs	r2, r1
 8001000:	e6f0      	b.n	8000de4 <__aeabi_ddiv+0x274>
 8001002:	4542      	cmp	r2, r8
 8001004:	d900      	bls.n	8001008 <__aeabi_ddiv+0x498>
 8001006:	e62c      	b.n	8000c62 <__aeabi_ddiv+0xf2>
 8001008:	464b      	mov	r3, r9
 800100a:	07dc      	lsls	r4, r3, #31
 800100c:	0858      	lsrs	r0, r3, #1
 800100e:	4643      	mov	r3, r8
 8001010:	085b      	lsrs	r3, r3, #1
 8001012:	431c      	orrs	r4, r3
 8001014:	4643      	mov	r3, r8
 8001016:	07df      	lsls	r7, r3, #31
 8001018:	e62a      	b.n	8000c70 <__aeabi_ddiv+0x100>
 800101a:	f001 f901 	bl	8002220 <__clzsi2>
 800101e:	2315      	movs	r3, #21
 8001020:	469c      	mov	ip, r3
 8001022:	4484      	add	ip, r0
 8001024:	0002      	movs	r2, r0
 8001026:	4663      	mov	r3, ip
 8001028:	3220      	adds	r2, #32
 800102a:	2b1c      	cmp	r3, #28
 800102c:	dc00      	bgt.n	8001030 <__aeabi_ddiv+0x4c0>
 800102e:	e72e      	b.n	8000e8e <__aeabi_ddiv+0x31e>
 8001030:	0023      	movs	r3, r4
 8001032:	3808      	subs	r0, #8
 8001034:	4083      	lsls	r3, r0
 8001036:	4699      	mov	r9, r3
 8001038:	2300      	movs	r3, #0
 800103a:	4698      	mov	r8, r3
 800103c:	e736      	b.n	8000eac <__aeabi_ddiv+0x33c>
 800103e:	f001 f8ef 	bl	8002220 <__clzsi2>
 8001042:	0002      	movs	r2, r0
 8001044:	0003      	movs	r3, r0
 8001046:	3215      	adds	r2, #21
 8001048:	3320      	adds	r3, #32
 800104a:	2a1c      	cmp	r2, #28
 800104c:	dc00      	bgt.n	8001050 <__aeabi_ddiv+0x4e0>
 800104e:	e6fb      	b.n	8000e48 <__aeabi_ddiv+0x2d8>
 8001050:	9900      	ldr	r1, [sp, #0]
 8001052:	3808      	subs	r0, #8
 8001054:	4081      	lsls	r1, r0
 8001056:	2200      	movs	r2, #0
 8001058:	468b      	mov	fp, r1
 800105a:	e702      	b.n	8000e62 <__aeabi_ddiv+0x2f2>
 800105c:	9900      	ldr	r1, [sp, #0]
 800105e:	3b01      	subs	r3, #1
 8001060:	468c      	mov	ip, r1
 8001062:	4464      	add	r4, ip
 8001064:	42a1      	cmp	r1, r4
 8001066:	d900      	bls.n	800106a <__aeabi_ddiv+0x4fa>
 8001068:	e69a      	b.n	8000da0 <__aeabi_ddiv+0x230>
 800106a:	42a2      	cmp	r2, r4
 800106c:	d800      	bhi.n	8001070 <__aeabi_ddiv+0x500>
 800106e:	e697      	b.n	8000da0 <__aeabi_ddiv+0x230>
 8001070:	1e83      	subs	r3, r0, #2
 8001072:	4464      	add	r4, ip
 8001074:	e694      	b.n	8000da0 <__aeabi_ddiv+0x230>
 8001076:	46ac      	mov	ip, r5
 8001078:	4461      	add	r1, ip
 800107a:	3f01      	subs	r7, #1
 800107c:	428d      	cmp	r5, r1
 800107e:	d900      	bls.n	8001082 <__aeabi_ddiv+0x512>
 8001080:	e680      	b.n	8000d84 <__aeabi_ddiv+0x214>
 8001082:	428a      	cmp	r2, r1
 8001084:	d800      	bhi.n	8001088 <__aeabi_ddiv+0x518>
 8001086:	e67d      	b.n	8000d84 <__aeabi_ddiv+0x214>
 8001088:	1e87      	subs	r7, r0, #2
 800108a:	4461      	add	r1, ip
 800108c:	e67a      	b.n	8000d84 <__aeabi_ddiv+0x214>
 800108e:	4285      	cmp	r5, r0
 8001090:	d000      	beq.n	8001094 <__aeabi_ddiv+0x524>
 8001092:	e65f      	b.n	8000d54 <__aeabi_ddiv+0x1e4>
 8001094:	45b9      	cmp	r9, r7
 8001096:	d900      	bls.n	800109a <__aeabi_ddiv+0x52a>
 8001098:	e65c      	b.n	8000d54 <__aeabi_ddiv+0x1e4>
 800109a:	e656      	b.n	8000d4a <__aeabi_ddiv+0x1da>
 800109c:	42a2      	cmp	r2, r4
 800109e:	d800      	bhi.n	80010a2 <__aeabi_ddiv+0x532>
 80010a0:	e61a      	b.n	8000cd8 <__aeabi_ddiv+0x168>
 80010a2:	1e83      	subs	r3, r0, #2
 80010a4:	4464      	add	r4, ip
 80010a6:	e617      	b.n	8000cd8 <__aeabi_ddiv+0x168>
 80010a8:	428a      	cmp	r2, r1
 80010aa:	d800      	bhi.n	80010ae <__aeabi_ddiv+0x53e>
 80010ac:	e600      	b.n	8000cb0 <__aeabi_ddiv+0x140>
 80010ae:	46ac      	mov	ip, r5
 80010b0:	1e83      	subs	r3, r0, #2
 80010b2:	4698      	mov	r8, r3
 80010b4:	4461      	add	r1, ip
 80010b6:	e5fb      	b.n	8000cb0 <__aeabi_ddiv+0x140>
 80010b8:	4837      	ldr	r0, [pc, #220]	@ (8001198 <__aeabi_ddiv+0x628>)
 80010ba:	0014      	movs	r4, r2
 80010bc:	4450      	add	r0, sl
 80010be:	4082      	lsls	r2, r0
 80010c0:	465b      	mov	r3, fp
 80010c2:	0017      	movs	r7, r2
 80010c4:	4083      	lsls	r3, r0
 80010c6:	40cc      	lsrs	r4, r1
 80010c8:	1e7a      	subs	r2, r7, #1
 80010ca:	4197      	sbcs	r7, r2
 80010cc:	4323      	orrs	r3, r4
 80010ce:	433b      	orrs	r3, r7
 80010d0:	001a      	movs	r2, r3
 80010d2:	465b      	mov	r3, fp
 80010d4:	40cb      	lsrs	r3, r1
 80010d6:	0751      	lsls	r1, r2, #29
 80010d8:	d009      	beq.n	80010ee <__aeabi_ddiv+0x57e>
 80010da:	210f      	movs	r1, #15
 80010dc:	4011      	ands	r1, r2
 80010de:	2904      	cmp	r1, #4
 80010e0:	d005      	beq.n	80010ee <__aeabi_ddiv+0x57e>
 80010e2:	1d11      	adds	r1, r2, #4
 80010e4:	4291      	cmp	r1, r2
 80010e6:	4192      	sbcs	r2, r2
 80010e8:	4252      	negs	r2, r2
 80010ea:	189b      	adds	r3, r3, r2
 80010ec:	000a      	movs	r2, r1
 80010ee:	0219      	lsls	r1, r3, #8
 80010f0:	d400      	bmi.n	80010f4 <__aeabi_ddiv+0x584>
 80010f2:	e755      	b.n	8000fa0 <__aeabi_ddiv+0x430>
 80010f4:	2200      	movs	r2, #0
 80010f6:	2301      	movs	r3, #1
 80010f8:	2400      	movs	r4, #0
 80010fa:	4690      	mov	r8, r2
 80010fc:	e598      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 80010fe:	000a      	movs	r2, r1
 8001100:	42bc      	cmp	r4, r7
 8001102:	d000      	beq.n	8001106 <__aeabi_ddiv+0x596>
 8001104:	e66e      	b.n	8000de4 <__aeabi_ddiv+0x274>
 8001106:	454b      	cmp	r3, r9
 8001108:	d000      	beq.n	800110c <__aeabi_ddiv+0x59c>
 800110a:	e66b      	b.n	8000de4 <__aeabi_ddiv+0x274>
 800110c:	e66c      	b.n	8000de8 <__aeabi_ddiv+0x278>
 800110e:	4b23      	ldr	r3, [pc, #140]	@ (800119c <__aeabi_ddiv+0x62c>)
 8001110:	4a23      	ldr	r2, [pc, #140]	@ (80011a0 <__aeabi_ddiv+0x630>)
 8001112:	4453      	add	r3, sl
 8001114:	4592      	cmp	sl, r2
 8001116:	da00      	bge.n	800111a <__aeabi_ddiv+0x5aa>
 8001118:	e718      	b.n	8000f4c <__aeabi_ddiv+0x3dc>
 800111a:	2101      	movs	r1, #1
 800111c:	4249      	negs	r1, r1
 800111e:	1d0a      	adds	r2, r1, #4
 8001120:	428a      	cmp	r2, r1
 8001122:	4189      	sbcs	r1, r1
 8001124:	4249      	negs	r1, r1
 8001126:	448b      	add	fp, r1
 8001128:	e666      	b.n	8000df8 <__aeabi_ddiv+0x288>
 800112a:	210f      	movs	r1, #15
 800112c:	4011      	ands	r1, r2
 800112e:	2904      	cmp	r1, #4
 8001130:	d100      	bne.n	8001134 <__aeabi_ddiv+0x5c4>
 8001132:	e661      	b.n	8000df8 <__aeabi_ddiv+0x288>
 8001134:	0011      	movs	r1, r2
 8001136:	e7f2      	b.n	800111e <__aeabi_ddiv+0x5ae>
 8001138:	42bc      	cmp	r4, r7
 800113a:	d800      	bhi.n	800113e <__aeabi_ddiv+0x5ce>
 800113c:	e60a      	b.n	8000d54 <__aeabi_ddiv+0x1e4>
 800113e:	2302      	movs	r3, #2
 8001140:	425b      	negs	r3, r3
 8001142:	469c      	mov	ip, r3
 8001144:	9900      	ldr	r1, [sp, #0]
 8001146:	444f      	add	r7, r9
 8001148:	454f      	cmp	r7, r9
 800114a:	419b      	sbcs	r3, r3
 800114c:	44e3      	add	fp, ip
 800114e:	468c      	mov	ip, r1
 8001150:	425b      	negs	r3, r3
 8001152:	4463      	add	r3, ip
 8001154:	18c0      	adds	r0, r0, r3
 8001156:	e5ff      	b.n	8000d58 <__aeabi_ddiv+0x1e8>
 8001158:	4649      	mov	r1, r9
 800115a:	9d00      	ldr	r5, [sp, #0]
 800115c:	0048      	lsls	r0, r1, #1
 800115e:	4548      	cmp	r0, r9
 8001160:	4189      	sbcs	r1, r1
 8001162:	46ac      	mov	ip, r5
 8001164:	4249      	negs	r1, r1
 8001166:	4461      	add	r1, ip
 8001168:	4681      	mov	r9, r0
 800116a:	3a02      	subs	r2, #2
 800116c:	1864      	adds	r4, r4, r1
 800116e:	e7c7      	b.n	8001100 <__aeabi_ddiv+0x590>
 8001170:	2480      	movs	r4, #128	@ 0x80
 8001172:	465b      	mov	r3, fp
 8001174:	0324      	lsls	r4, r4, #12
 8001176:	431c      	orrs	r4, r3
 8001178:	0324      	lsls	r4, r4, #12
 800117a:	4690      	mov	r8, r2
 800117c:	4b04      	ldr	r3, [pc, #16]	@ (8001190 <__aeabi_ddiv+0x620>)
 800117e:	0b24      	lsrs	r4, r4, #12
 8001180:	e556      	b.n	8000c30 <__aeabi_ddiv+0xc0>
 8001182:	4599      	cmp	r9, r3
 8001184:	d3e8      	bcc.n	8001158 <__aeabi_ddiv+0x5e8>
 8001186:	000a      	movs	r2, r1
 8001188:	e7bd      	b.n	8001106 <__aeabi_ddiv+0x596>
 800118a:	2300      	movs	r3, #0
 800118c:	e708      	b.n	8000fa0 <__aeabi_ddiv+0x430>
 800118e:	46c0      	nop			@ (mov r8, r8)
 8001190:	000007ff 	.word	0x000007ff
 8001194:	0000043e 	.word	0x0000043e
 8001198:	0000041e 	.word	0x0000041e
 800119c:	000003ff 	.word	0x000003ff
 80011a0:	fffffc02 	.word	0xfffffc02

080011a4 <__eqdf2>:
 80011a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011a6:	4657      	mov	r7, sl
 80011a8:	46de      	mov	lr, fp
 80011aa:	464e      	mov	r6, r9
 80011ac:	4645      	mov	r5, r8
 80011ae:	b5e0      	push	{r5, r6, r7, lr}
 80011b0:	000d      	movs	r5, r1
 80011b2:	0004      	movs	r4, r0
 80011b4:	0fe8      	lsrs	r0, r5, #31
 80011b6:	4683      	mov	fp, r0
 80011b8:	0309      	lsls	r1, r1, #12
 80011ba:	0fd8      	lsrs	r0, r3, #31
 80011bc:	0b09      	lsrs	r1, r1, #12
 80011be:	4682      	mov	sl, r0
 80011c0:	4819      	ldr	r0, [pc, #100]	@ (8001228 <__eqdf2+0x84>)
 80011c2:	468c      	mov	ip, r1
 80011c4:	031f      	lsls	r7, r3, #12
 80011c6:	0069      	lsls	r1, r5, #1
 80011c8:	005e      	lsls	r6, r3, #1
 80011ca:	0d49      	lsrs	r1, r1, #21
 80011cc:	0b3f      	lsrs	r7, r7, #12
 80011ce:	0d76      	lsrs	r6, r6, #21
 80011d0:	4281      	cmp	r1, r0
 80011d2:	d018      	beq.n	8001206 <__eqdf2+0x62>
 80011d4:	4286      	cmp	r6, r0
 80011d6:	d00f      	beq.n	80011f8 <__eqdf2+0x54>
 80011d8:	2001      	movs	r0, #1
 80011da:	42b1      	cmp	r1, r6
 80011dc:	d10d      	bne.n	80011fa <__eqdf2+0x56>
 80011de:	45bc      	cmp	ip, r7
 80011e0:	d10b      	bne.n	80011fa <__eqdf2+0x56>
 80011e2:	4294      	cmp	r4, r2
 80011e4:	d109      	bne.n	80011fa <__eqdf2+0x56>
 80011e6:	45d3      	cmp	fp, sl
 80011e8:	d01c      	beq.n	8001224 <__eqdf2+0x80>
 80011ea:	2900      	cmp	r1, #0
 80011ec:	d105      	bne.n	80011fa <__eqdf2+0x56>
 80011ee:	4660      	mov	r0, ip
 80011f0:	4320      	orrs	r0, r4
 80011f2:	1e43      	subs	r3, r0, #1
 80011f4:	4198      	sbcs	r0, r3
 80011f6:	e000      	b.n	80011fa <__eqdf2+0x56>
 80011f8:	2001      	movs	r0, #1
 80011fa:	bcf0      	pop	{r4, r5, r6, r7}
 80011fc:	46bb      	mov	fp, r7
 80011fe:	46b2      	mov	sl, r6
 8001200:	46a9      	mov	r9, r5
 8001202:	46a0      	mov	r8, r4
 8001204:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001206:	2001      	movs	r0, #1
 8001208:	428e      	cmp	r6, r1
 800120a:	d1f6      	bne.n	80011fa <__eqdf2+0x56>
 800120c:	4661      	mov	r1, ip
 800120e:	4339      	orrs	r1, r7
 8001210:	000f      	movs	r7, r1
 8001212:	4317      	orrs	r7, r2
 8001214:	4327      	orrs	r7, r4
 8001216:	d1f0      	bne.n	80011fa <__eqdf2+0x56>
 8001218:	465b      	mov	r3, fp
 800121a:	4652      	mov	r2, sl
 800121c:	1a98      	subs	r0, r3, r2
 800121e:	1e43      	subs	r3, r0, #1
 8001220:	4198      	sbcs	r0, r3
 8001222:	e7ea      	b.n	80011fa <__eqdf2+0x56>
 8001224:	2000      	movs	r0, #0
 8001226:	e7e8      	b.n	80011fa <__eqdf2+0x56>
 8001228:	000007ff 	.word	0x000007ff

0800122c <__gedf2>:
 800122c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800122e:	4657      	mov	r7, sl
 8001230:	464e      	mov	r6, r9
 8001232:	4645      	mov	r5, r8
 8001234:	46de      	mov	lr, fp
 8001236:	b5e0      	push	{r5, r6, r7, lr}
 8001238:	000d      	movs	r5, r1
 800123a:	030f      	lsls	r7, r1, #12
 800123c:	0b39      	lsrs	r1, r7, #12
 800123e:	b083      	sub	sp, #12
 8001240:	0004      	movs	r4, r0
 8001242:	4680      	mov	r8, r0
 8001244:	9101      	str	r1, [sp, #4]
 8001246:	0058      	lsls	r0, r3, #1
 8001248:	0fe9      	lsrs	r1, r5, #31
 800124a:	4f31      	ldr	r7, [pc, #196]	@ (8001310 <__gedf2+0xe4>)
 800124c:	0d40      	lsrs	r0, r0, #21
 800124e:	468c      	mov	ip, r1
 8001250:	006e      	lsls	r6, r5, #1
 8001252:	0319      	lsls	r1, r3, #12
 8001254:	4682      	mov	sl, r0
 8001256:	4691      	mov	r9, r2
 8001258:	0d76      	lsrs	r6, r6, #21
 800125a:	0b09      	lsrs	r1, r1, #12
 800125c:	0fd8      	lsrs	r0, r3, #31
 800125e:	42be      	cmp	r6, r7
 8001260:	d01f      	beq.n	80012a2 <__gedf2+0x76>
 8001262:	45ba      	cmp	sl, r7
 8001264:	d00f      	beq.n	8001286 <__gedf2+0x5a>
 8001266:	2e00      	cmp	r6, #0
 8001268:	d12f      	bne.n	80012ca <__gedf2+0x9e>
 800126a:	4655      	mov	r5, sl
 800126c:	9e01      	ldr	r6, [sp, #4]
 800126e:	4334      	orrs	r4, r6
 8001270:	2d00      	cmp	r5, #0
 8001272:	d127      	bne.n	80012c4 <__gedf2+0x98>
 8001274:	430a      	orrs	r2, r1
 8001276:	d03a      	beq.n	80012ee <__gedf2+0xc2>
 8001278:	2c00      	cmp	r4, #0
 800127a:	d145      	bne.n	8001308 <__gedf2+0xdc>
 800127c:	2800      	cmp	r0, #0
 800127e:	d11a      	bne.n	80012b6 <__gedf2+0x8a>
 8001280:	2001      	movs	r0, #1
 8001282:	4240      	negs	r0, r0
 8001284:	e017      	b.n	80012b6 <__gedf2+0x8a>
 8001286:	4311      	orrs	r1, r2
 8001288:	d13b      	bne.n	8001302 <__gedf2+0xd6>
 800128a:	2e00      	cmp	r6, #0
 800128c:	d102      	bne.n	8001294 <__gedf2+0x68>
 800128e:	9f01      	ldr	r7, [sp, #4]
 8001290:	4327      	orrs	r7, r4
 8001292:	d0f3      	beq.n	800127c <__gedf2+0x50>
 8001294:	4584      	cmp	ip, r0
 8001296:	d109      	bne.n	80012ac <__gedf2+0x80>
 8001298:	4663      	mov	r3, ip
 800129a:	2b00      	cmp	r3, #0
 800129c:	d0f0      	beq.n	8001280 <__gedf2+0x54>
 800129e:	4660      	mov	r0, ip
 80012a0:	e009      	b.n	80012b6 <__gedf2+0x8a>
 80012a2:	9f01      	ldr	r7, [sp, #4]
 80012a4:	4327      	orrs	r7, r4
 80012a6:	d12c      	bne.n	8001302 <__gedf2+0xd6>
 80012a8:	45b2      	cmp	sl, r6
 80012aa:	d024      	beq.n	80012f6 <__gedf2+0xca>
 80012ac:	4663      	mov	r3, ip
 80012ae:	2002      	movs	r0, #2
 80012b0:	3b01      	subs	r3, #1
 80012b2:	4018      	ands	r0, r3
 80012b4:	3801      	subs	r0, #1
 80012b6:	b003      	add	sp, #12
 80012b8:	bcf0      	pop	{r4, r5, r6, r7}
 80012ba:	46bb      	mov	fp, r7
 80012bc:	46b2      	mov	sl, r6
 80012be:	46a9      	mov	r9, r5
 80012c0:	46a0      	mov	r8, r4
 80012c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012c4:	2c00      	cmp	r4, #0
 80012c6:	d0d9      	beq.n	800127c <__gedf2+0x50>
 80012c8:	e7e4      	b.n	8001294 <__gedf2+0x68>
 80012ca:	4654      	mov	r4, sl
 80012cc:	2c00      	cmp	r4, #0
 80012ce:	d0ed      	beq.n	80012ac <__gedf2+0x80>
 80012d0:	4584      	cmp	ip, r0
 80012d2:	d1eb      	bne.n	80012ac <__gedf2+0x80>
 80012d4:	4556      	cmp	r6, sl
 80012d6:	dce9      	bgt.n	80012ac <__gedf2+0x80>
 80012d8:	dbde      	blt.n	8001298 <__gedf2+0x6c>
 80012da:	9b01      	ldr	r3, [sp, #4]
 80012dc:	428b      	cmp	r3, r1
 80012de:	d8e5      	bhi.n	80012ac <__gedf2+0x80>
 80012e0:	d1da      	bne.n	8001298 <__gedf2+0x6c>
 80012e2:	45c8      	cmp	r8, r9
 80012e4:	d8e2      	bhi.n	80012ac <__gedf2+0x80>
 80012e6:	2000      	movs	r0, #0
 80012e8:	45c8      	cmp	r8, r9
 80012ea:	d2e4      	bcs.n	80012b6 <__gedf2+0x8a>
 80012ec:	e7d4      	b.n	8001298 <__gedf2+0x6c>
 80012ee:	2000      	movs	r0, #0
 80012f0:	2c00      	cmp	r4, #0
 80012f2:	d0e0      	beq.n	80012b6 <__gedf2+0x8a>
 80012f4:	e7da      	b.n	80012ac <__gedf2+0x80>
 80012f6:	4311      	orrs	r1, r2
 80012f8:	d103      	bne.n	8001302 <__gedf2+0xd6>
 80012fa:	4584      	cmp	ip, r0
 80012fc:	d1d6      	bne.n	80012ac <__gedf2+0x80>
 80012fe:	2000      	movs	r0, #0
 8001300:	e7d9      	b.n	80012b6 <__gedf2+0x8a>
 8001302:	2002      	movs	r0, #2
 8001304:	4240      	negs	r0, r0
 8001306:	e7d6      	b.n	80012b6 <__gedf2+0x8a>
 8001308:	4584      	cmp	ip, r0
 800130a:	d0e6      	beq.n	80012da <__gedf2+0xae>
 800130c:	e7ce      	b.n	80012ac <__gedf2+0x80>
 800130e:	46c0      	nop			@ (mov r8, r8)
 8001310:	000007ff 	.word	0x000007ff

08001314 <__ledf2>:
 8001314:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001316:	4657      	mov	r7, sl
 8001318:	464e      	mov	r6, r9
 800131a:	4645      	mov	r5, r8
 800131c:	46de      	mov	lr, fp
 800131e:	b5e0      	push	{r5, r6, r7, lr}
 8001320:	000d      	movs	r5, r1
 8001322:	030f      	lsls	r7, r1, #12
 8001324:	0004      	movs	r4, r0
 8001326:	4680      	mov	r8, r0
 8001328:	0fe8      	lsrs	r0, r5, #31
 800132a:	0b39      	lsrs	r1, r7, #12
 800132c:	4684      	mov	ip, r0
 800132e:	b083      	sub	sp, #12
 8001330:	0058      	lsls	r0, r3, #1
 8001332:	4f30      	ldr	r7, [pc, #192]	@ (80013f4 <__ledf2+0xe0>)
 8001334:	0d40      	lsrs	r0, r0, #21
 8001336:	9101      	str	r1, [sp, #4]
 8001338:	031e      	lsls	r6, r3, #12
 800133a:	0069      	lsls	r1, r5, #1
 800133c:	4682      	mov	sl, r0
 800133e:	4691      	mov	r9, r2
 8001340:	0d49      	lsrs	r1, r1, #21
 8001342:	0b36      	lsrs	r6, r6, #12
 8001344:	0fd8      	lsrs	r0, r3, #31
 8001346:	42b9      	cmp	r1, r7
 8001348:	d020      	beq.n	800138c <__ledf2+0x78>
 800134a:	45ba      	cmp	sl, r7
 800134c:	d00f      	beq.n	800136e <__ledf2+0x5a>
 800134e:	2900      	cmp	r1, #0
 8001350:	d12b      	bne.n	80013aa <__ledf2+0x96>
 8001352:	9901      	ldr	r1, [sp, #4]
 8001354:	430c      	orrs	r4, r1
 8001356:	4651      	mov	r1, sl
 8001358:	2900      	cmp	r1, #0
 800135a:	d137      	bne.n	80013cc <__ledf2+0xb8>
 800135c:	4332      	orrs	r2, r6
 800135e:	d038      	beq.n	80013d2 <__ledf2+0xbe>
 8001360:	2c00      	cmp	r4, #0
 8001362:	d144      	bne.n	80013ee <__ledf2+0xda>
 8001364:	2800      	cmp	r0, #0
 8001366:	d119      	bne.n	800139c <__ledf2+0x88>
 8001368:	2001      	movs	r0, #1
 800136a:	4240      	negs	r0, r0
 800136c:	e016      	b.n	800139c <__ledf2+0x88>
 800136e:	4316      	orrs	r6, r2
 8001370:	d113      	bne.n	800139a <__ledf2+0x86>
 8001372:	2900      	cmp	r1, #0
 8001374:	d102      	bne.n	800137c <__ledf2+0x68>
 8001376:	9f01      	ldr	r7, [sp, #4]
 8001378:	4327      	orrs	r7, r4
 800137a:	d0f3      	beq.n	8001364 <__ledf2+0x50>
 800137c:	4584      	cmp	ip, r0
 800137e:	d020      	beq.n	80013c2 <__ledf2+0xae>
 8001380:	4663      	mov	r3, ip
 8001382:	2002      	movs	r0, #2
 8001384:	3b01      	subs	r3, #1
 8001386:	4018      	ands	r0, r3
 8001388:	3801      	subs	r0, #1
 800138a:	e007      	b.n	800139c <__ledf2+0x88>
 800138c:	9f01      	ldr	r7, [sp, #4]
 800138e:	4327      	orrs	r7, r4
 8001390:	d103      	bne.n	800139a <__ledf2+0x86>
 8001392:	458a      	cmp	sl, r1
 8001394:	d1f4      	bne.n	8001380 <__ledf2+0x6c>
 8001396:	4316      	orrs	r6, r2
 8001398:	d01f      	beq.n	80013da <__ledf2+0xc6>
 800139a:	2002      	movs	r0, #2
 800139c:	b003      	add	sp, #12
 800139e:	bcf0      	pop	{r4, r5, r6, r7}
 80013a0:	46bb      	mov	fp, r7
 80013a2:	46b2      	mov	sl, r6
 80013a4:	46a9      	mov	r9, r5
 80013a6:	46a0      	mov	r8, r4
 80013a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80013aa:	4654      	mov	r4, sl
 80013ac:	2c00      	cmp	r4, #0
 80013ae:	d0e7      	beq.n	8001380 <__ledf2+0x6c>
 80013b0:	4584      	cmp	ip, r0
 80013b2:	d1e5      	bne.n	8001380 <__ledf2+0x6c>
 80013b4:	4551      	cmp	r1, sl
 80013b6:	dce3      	bgt.n	8001380 <__ledf2+0x6c>
 80013b8:	db03      	blt.n	80013c2 <__ledf2+0xae>
 80013ba:	9b01      	ldr	r3, [sp, #4]
 80013bc:	42b3      	cmp	r3, r6
 80013be:	d8df      	bhi.n	8001380 <__ledf2+0x6c>
 80013c0:	d00f      	beq.n	80013e2 <__ledf2+0xce>
 80013c2:	4663      	mov	r3, ip
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d0cf      	beq.n	8001368 <__ledf2+0x54>
 80013c8:	4660      	mov	r0, ip
 80013ca:	e7e7      	b.n	800139c <__ledf2+0x88>
 80013cc:	2c00      	cmp	r4, #0
 80013ce:	d0c9      	beq.n	8001364 <__ledf2+0x50>
 80013d0:	e7d4      	b.n	800137c <__ledf2+0x68>
 80013d2:	2000      	movs	r0, #0
 80013d4:	2c00      	cmp	r4, #0
 80013d6:	d0e1      	beq.n	800139c <__ledf2+0x88>
 80013d8:	e7d2      	b.n	8001380 <__ledf2+0x6c>
 80013da:	4584      	cmp	ip, r0
 80013dc:	d1d0      	bne.n	8001380 <__ledf2+0x6c>
 80013de:	2000      	movs	r0, #0
 80013e0:	e7dc      	b.n	800139c <__ledf2+0x88>
 80013e2:	45c8      	cmp	r8, r9
 80013e4:	d8cc      	bhi.n	8001380 <__ledf2+0x6c>
 80013e6:	2000      	movs	r0, #0
 80013e8:	45c8      	cmp	r8, r9
 80013ea:	d2d7      	bcs.n	800139c <__ledf2+0x88>
 80013ec:	e7e9      	b.n	80013c2 <__ledf2+0xae>
 80013ee:	4584      	cmp	ip, r0
 80013f0:	d0e3      	beq.n	80013ba <__ledf2+0xa6>
 80013f2:	e7c5      	b.n	8001380 <__ledf2+0x6c>
 80013f4:	000007ff 	.word	0x000007ff

080013f8 <__aeabi_dmul>:
 80013f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013fa:	4657      	mov	r7, sl
 80013fc:	46de      	mov	lr, fp
 80013fe:	464e      	mov	r6, r9
 8001400:	4645      	mov	r5, r8
 8001402:	b5e0      	push	{r5, r6, r7, lr}
 8001404:	001f      	movs	r7, r3
 8001406:	030b      	lsls	r3, r1, #12
 8001408:	0b1b      	lsrs	r3, r3, #12
 800140a:	0016      	movs	r6, r2
 800140c:	469a      	mov	sl, r3
 800140e:	0fca      	lsrs	r2, r1, #31
 8001410:	004b      	lsls	r3, r1, #1
 8001412:	0004      	movs	r4, r0
 8001414:	4693      	mov	fp, r2
 8001416:	b087      	sub	sp, #28
 8001418:	0d5b      	lsrs	r3, r3, #21
 800141a:	d100      	bne.n	800141e <__aeabi_dmul+0x26>
 800141c:	e0d5      	b.n	80015ca <__aeabi_dmul+0x1d2>
 800141e:	4abb      	ldr	r2, [pc, #748]	@ (800170c <__aeabi_dmul+0x314>)
 8001420:	4293      	cmp	r3, r2
 8001422:	d100      	bne.n	8001426 <__aeabi_dmul+0x2e>
 8001424:	e0f8      	b.n	8001618 <__aeabi_dmul+0x220>
 8001426:	4651      	mov	r1, sl
 8001428:	0f42      	lsrs	r2, r0, #29
 800142a:	00c9      	lsls	r1, r1, #3
 800142c:	430a      	orrs	r2, r1
 800142e:	2180      	movs	r1, #128	@ 0x80
 8001430:	0409      	lsls	r1, r1, #16
 8001432:	4311      	orrs	r1, r2
 8001434:	00c2      	lsls	r2, r0, #3
 8001436:	4691      	mov	r9, r2
 8001438:	4ab5      	ldr	r2, [pc, #724]	@ (8001710 <__aeabi_dmul+0x318>)
 800143a:	468a      	mov	sl, r1
 800143c:	189d      	adds	r5, r3, r2
 800143e:	2300      	movs	r3, #0
 8001440:	4698      	mov	r8, r3
 8001442:	9302      	str	r3, [sp, #8]
 8001444:	033c      	lsls	r4, r7, #12
 8001446:	007b      	lsls	r3, r7, #1
 8001448:	0ffa      	lsrs	r2, r7, #31
 800144a:	0030      	movs	r0, r6
 800144c:	0b24      	lsrs	r4, r4, #12
 800144e:	0d5b      	lsrs	r3, r3, #21
 8001450:	9200      	str	r2, [sp, #0]
 8001452:	d100      	bne.n	8001456 <__aeabi_dmul+0x5e>
 8001454:	e096      	b.n	8001584 <__aeabi_dmul+0x18c>
 8001456:	4aad      	ldr	r2, [pc, #692]	@ (800170c <__aeabi_dmul+0x314>)
 8001458:	4293      	cmp	r3, r2
 800145a:	d031      	beq.n	80014c0 <__aeabi_dmul+0xc8>
 800145c:	0f72      	lsrs	r2, r6, #29
 800145e:	00e4      	lsls	r4, r4, #3
 8001460:	4322      	orrs	r2, r4
 8001462:	2480      	movs	r4, #128	@ 0x80
 8001464:	0424      	lsls	r4, r4, #16
 8001466:	4314      	orrs	r4, r2
 8001468:	4aa9      	ldr	r2, [pc, #676]	@ (8001710 <__aeabi_dmul+0x318>)
 800146a:	00f0      	lsls	r0, r6, #3
 800146c:	4694      	mov	ip, r2
 800146e:	4463      	add	r3, ip
 8001470:	195b      	adds	r3, r3, r5
 8001472:	1c5a      	adds	r2, r3, #1
 8001474:	9201      	str	r2, [sp, #4]
 8001476:	4642      	mov	r2, r8
 8001478:	2600      	movs	r6, #0
 800147a:	2a0a      	cmp	r2, #10
 800147c:	dc42      	bgt.n	8001504 <__aeabi_dmul+0x10c>
 800147e:	465a      	mov	r2, fp
 8001480:	9900      	ldr	r1, [sp, #0]
 8001482:	404a      	eors	r2, r1
 8001484:	4693      	mov	fp, r2
 8001486:	4642      	mov	r2, r8
 8001488:	2a02      	cmp	r2, #2
 800148a:	dc32      	bgt.n	80014f2 <__aeabi_dmul+0xfa>
 800148c:	3a01      	subs	r2, #1
 800148e:	2a01      	cmp	r2, #1
 8001490:	d900      	bls.n	8001494 <__aeabi_dmul+0x9c>
 8001492:	e149      	b.n	8001728 <__aeabi_dmul+0x330>
 8001494:	2e02      	cmp	r6, #2
 8001496:	d100      	bne.n	800149a <__aeabi_dmul+0xa2>
 8001498:	e0ca      	b.n	8001630 <__aeabi_dmul+0x238>
 800149a:	2e01      	cmp	r6, #1
 800149c:	d13d      	bne.n	800151a <__aeabi_dmul+0x122>
 800149e:	2300      	movs	r3, #0
 80014a0:	2400      	movs	r4, #0
 80014a2:	2200      	movs	r2, #0
 80014a4:	0010      	movs	r0, r2
 80014a6:	465a      	mov	r2, fp
 80014a8:	051b      	lsls	r3, r3, #20
 80014aa:	4323      	orrs	r3, r4
 80014ac:	07d2      	lsls	r2, r2, #31
 80014ae:	4313      	orrs	r3, r2
 80014b0:	0019      	movs	r1, r3
 80014b2:	b007      	add	sp, #28
 80014b4:	bcf0      	pop	{r4, r5, r6, r7}
 80014b6:	46bb      	mov	fp, r7
 80014b8:	46b2      	mov	sl, r6
 80014ba:	46a9      	mov	r9, r5
 80014bc:	46a0      	mov	r8, r4
 80014be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014c0:	4b92      	ldr	r3, [pc, #584]	@ (800170c <__aeabi_dmul+0x314>)
 80014c2:	4326      	orrs	r6, r4
 80014c4:	18eb      	adds	r3, r5, r3
 80014c6:	2e00      	cmp	r6, #0
 80014c8:	d100      	bne.n	80014cc <__aeabi_dmul+0xd4>
 80014ca:	e0bb      	b.n	8001644 <__aeabi_dmul+0x24c>
 80014cc:	2203      	movs	r2, #3
 80014ce:	4641      	mov	r1, r8
 80014d0:	4311      	orrs	r1, r2
 80014d2:	465a      	mov	r2, fp
 80014d4:	4688      	mov	r8, r1
 80014d6:	9900      	ldr	r1, [sp, #0]
 80014d8:	404a      	eors	r2, r1
 80014da:	2180      	movs	r1, #128	@ 0x80
 80014dc:	0109      	lsls	r1, r1, #4
 80014de:	468c      	mov	ip, r1
 80014e0:	0029      	movs	r1, r5
 80014e2:	4461      	add	r1, ip
 80014e4:	9101      	str	r1, [sp, #4]
 80014e6:	4641      	mov	r1, r8
 80014e8:	290a      	cmp	r1, #10
 80014ea:	dd00      	ble.n	80014ee <__aeabi_dmul+0xf6>
 80014ec:	e233      	b.n	8001956 <__aeabi_dmul+0x55e>
 80014ee:	4693      	mov	fp, r2
 80014f0:	2603      	movs	r6, #3
 80014f2:	4642      	mov	r2, r8
 80014f4:	2701      	movs	r7, #1
 80014f6:	4097      	lsls	r7, r2
 80014f8:	21a6      	movs	r1, #166	@ 0xa6
 80014fa:	003a      	movs	r2, r7
 80014fc:	00c9      	lsls	r1, r1, #3
 80014fe:	400a      	ands	r2, r1
 8001500:	420f      	tst	r7, r1
 8001502:	d031      	beq.n	8001568 <__aeabi_dmul+0x170>
 8001504:	9e02      	ldr	r6, [sp, #8]
 8001506:	2e02      	cmp	r6, #2
 8001508:	d100      	bne.n	800150c <__aeabi_dmul+0x114>
 800150a:	e235      	b.n	8001978 <__aeabi_dmul+0x580>
 800150c:	2e03      	cmp	r6, #3
 800150e:	d100      	bne.n	8001512 <__aeabi_dmul+0x11a>
 8001510:	e1d2      	b.n	80018b8 <__aeabi_dmul+0x4c0>
 8001512:	4654      	mov	r4, sl
 8001514:	4648      	mov	r0, r9
 8001516:	2e01      	cmp	r6, #1
 8001518:	d0c1      	beq.n	800149e <__aeabi_dmul+0xa6>
 800151a:	9a01      	ldr	r2, [sp, #4]
 800151c:	4b7d      	ldr	r3, [pc, #500]	@ (8001714 <__aeabi_dmul+0x31c>)
 800151e:	4694      	mov	ip, r2
 8001520:	4463      	add	r3, ip
 8001522:	2b00      	cmp	r3, #0
 8001524:	dc00      	bgt.n	8001528 <__aeabi_dmul+0x130>
 8001526:	e0c0      	b.n	80016aa <__aeabi_dmul+0x2b2>
 8001528:	0742      	lsls	r2, r0, #29
 800152a:	d009      	beq.n	8001540 <__aeabi_dmul+0x148>
 800152c:	220f      	movs	r2, #15
 800152e:	4002      	ands	r2, r0
 8001530:	2a04      	cmp	r2, #4
 8001532:	d005      	beq.n	8001540 <__aeabi_dmul+0x148>
 8001534:	1d02      	adds	r2, r0, #4
 8001536:	4282      	cmp	r2, r0
 8001538:	4180      	sbcs	r0, r0
 800153a:	4240      	negs	r0, r0
 800153c:	1824      	adds	r4, r4, r0
 800153e:	0010      	movs	r0, r2
 8001540:	01e2      	lsls	r2, r4, #7
 8001542:	d506      	bpl.n	8001552 <__aeabi_dmul+0x15a>
 8001544:	4b74      	ldr	r3, [pc, #464]	@ (8001718 <__aeabi_dmul+0x320>)
 8001546:	9a01      	ldr	r2, [sp, #4]
 8001548:	401c      	ands	r4, r3
 800154a:	2380      	movs	r3, #128	@ 0x80
 800154c:	4694      	mov	ip, r2
 800154e:	00db      	lsls	r3, r3, #3
 8001550:	4463      	add	r3, ip
 8001552:	4a72      	ldr	r2, [pc, #456]	@ (800171c <__aeabi_dmul+0x324>)
 8001554:	4293      	cmp	r3, r2
 8001556:	dc6b      	bgt.n	8001630 <__aeabi_dmul+0x238>
 8001558:	0762      	lsls	r2, r4, #29
 800155a:	08c0      	lsrs	r0, r0, #3
 800155c:	0264      	lsls	r4, r4, #9
 800155e:	055b      	lsls	r3, r3, #21
 8001560:	4302      	orrs	r2, r0
 8001562:	0b24      	lsrs	r4, r4, #12
 8001564:	0d5b      	lsrs	r3, r3, #21
 8001566:	e79d      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001568:	2190      	movs	r1, #144	@ 0x90
 800156a:	0089      	lsls	r1, r1, #2
 800156c:	420f      	tst	r7, r1
 800156e:	d163      	bne.n	8001638 <__aeabi_dmul+0x240>
 8001570:	2288      	movs	r2, #136	@ 0x88
 8001572:	423a      	tst	r2, r7
 8001574:	d100      	bne.n	8001578 <__aeabi_dmul+0x180>
 8001576:	e0d7      	b.n	8001728 <__aeabi_dmul+0x330>
 8001578:	9b00      	ldr	r3, [sp, #0]
 800157a:	46a2      	mov	sl, r4
 800157c:	469b      	mov	fp, r3
 800157e:	4681      	mov	r9, r0
 8001580:	9602      	str	r6, [sp, #8]
 8001582:	e7bf      	b.n	8001504 <__aeabi_dmul+0x10c>
 8001584:	0023      	movs	r3, r4
 8001586:	4333      	orrs	r3, r6
 8001588:	d100      	bne.n	800158c <__aeabi_dmul+0x194>
 800158a:	e07f      	b.n	800168c <__aeabi_dmul+0x294>
 800158c:	2c00      	cmp	r4, #0
 800158e:	d100      	bne.n	8001592 <__aeabi_dmul+0x19a>
 8001590:	e1ad      	b.n	80018ee <__aeabi_dmul+0x4f6>
 8001592:	0020      	movs	r0, r4
 8001594:	f000 fe44 	bl	8002220 <__clzsi2>
 8001598:	0002      	movs	r2, r0
 800159a:	0003      	movs	r3, r0
 800159c:	3a0b      	subs	r2, #11
 800159e:	201d      	movs	r0, #29
 80015a0:	0019      	movs	r1, r3
 80015a2:	1a82      	subs	r2, r0, r2
 80015a4:	0030      	movs	r0, r6
 80015a6:	3908      	subs	r1, #8
 80015a8:	40d0      	lsrs	r0, r2
 80015aa:	408c      	lsls	r4, r1
 80015ac:	4304      	orrs	r4, r0
 80015ae:	0030      	movs	r0, r6
 80015b0:	4088      	lsls	r0, r1
 80015b2:	4a5b      	ldr	r2, [pc, #364]	@ (8001720 <__aeabi_dmul+0x328>)
 80015b4:	1aeb      	subs	r3, r5, r3
 80015b6:	4694      	mov	ip, r2
 80015b8:	4463      	add	r3, ip
 80015ba:	1c5a      	adds	r2, r3, #1
 80015bc:	9201      	str	r2, [sp, #4]
 80015be:	4642      	mov	r2, r8
 80015c0:	2600      	movs	r6, #0
 80015c2:	2a0a      	cmp	r2, #10
 80015c4:	dc00      	bgt.n	80015c8 <__aeabi_dmul+0x1d0>
 80015c6:	e75a      	b.n	800147e <__aeabi_dmul+0x86>
 80015c8:	e79c      	b.n	8001504 <__aeabi_dmul+0x10c>
 80015ca:	4653      	mov	r3, sl
 80015cc:	4303      	orrs	r3, r0
 80015ce:	4699      	mov	r9, r3
 80015d0:	d054      	beq.n	800167c <__aeabi_dmul+0x284>
 80015d2:	4653      	mov	r3, sl
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d100      	bne.n	80015da <__aeabi_dmul+0x1e2>
 80015d8:	e177      	b.n	80018ca <__aeabi_dmul+0x4d2>
 80015da:	4650      	mov	r0, sl
 80015dc:	f000 fe20 	bl	8002220 <__clzsi2>
 80015e0:	230b      	movs	r3, #11
 80015e2:	425b      	negs	r3, r3
 80015e4:	469c      	mov	ip, r3
 80015e6:	0002      	movs	r2, r0
 80015e8:	4484      	add	ip, r0
 80015ea:	0011      	movs	r1, r2
 80015ec:	4650      	mov	r0, sl
 80015ee:	3908      	subs	r1, #8
 80015f0:	4088      	lsls	r0, r1
 80015f2:	231d      	movs	r3, #29
 80015f4:	4680      	mov	r8, r0
 80015f6:	4660      	mov	r0, ip
 80015f8:	1a1b      	subs	r3, r3, r0
 80015fa:	0020      	movs	r0, r4
 80015fc:	40d8      	lsrs	r0, r3
 80015fe:	0003      	movs	r3, r0
 8001600:	4640      	mov	r0, r8
 8001602:	4303      	orrs	r3, r0
 8001604:	469a      	mov	sl, r3
 8001606:	0023      	movs	r3, r4
 8001608:	408b      	lsls	r3, r1
 800160a:	4699      	mov	r9, r3
 800160c:	2300      	movs	r3, #0
 800160e:	4d44      	ldr	r5, [pc, #272]	@ (8001720 <__aeabi_dmul+0x328>)
 8001610:	4698      	mov	r8, r3
 8001612:	1aad      	subs	r5, r5, r2
 8001614:	9302      	str	r3, [sp, #8]
 8001616:	e715      	b.n	8001444 <__aeabi_dmul+0x4c>
 8001618:	4652      	mov	r2, sl
 800161a:	4302      	orrs	r2, r0
 800161c:	4691      	mov	r9, r2
 800161e:	d126      	bne.n	800166e <__aeabi_dmul+0x276>
 8001620:	2200      	movs	r2, #0
 8001622:	001d      	movs	r5, r3
 8001624:	2302      	movs	r3, #2
 8001626:	4692      	mov	sl, r2
 8001628:	3208      	adds	r2, #8
 800162a:	4690      	mov	r8, r2
 800162c:	9302      	str	r3, [sp, #8]
 800162e:	e709      	b.n	8001444 <__aeabi_dmul+0x4c>
 8001630:	2400      	movs	r4, #0
 8001632:	2200      	movs	r2, #0
 8001634:	4b35      	ldr	r3, [pc, #212]	@ (800170c <__aeabi_dmul+0x314>)
 8001636:	e735      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001638:	2300      	movs	r3, #0
 800163a:	2480      	movs	r4, #128	@ 0x80
 800163c:	469b      	mov	fp, r3
 800163e:	0324      	lsls	r4, r4, #12
 8001640:	4b32      	ldr	r3, [pc, #200]	@ (800170c <__aeabi_dmul+0x314>)
 8001642:	e72f      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001644:	2202      	movs	r2, #2
 8001646:	4641      	mov	r1, r8
 8001648:	4311      	orrs	r1, r2
 800164a:	2280      	movs	r2, #128	@ 0x80
 800164c:	0112      	lsls	r2, r2, #4
 800164e:	4694      	mov	ip, r2
 8001650:	002a      	movs	r2, r5
 8001652:	4462      	add	r2, ip
 8001654:	4688      	mov	r8, r1
 8001656:	9201      	str	r2, [sp, #4]
 8001658:	290a      	cmp	r1, #10
 800165a:	dd00      	ble.n	800165e <__aeabi_dmul+0x266>
 800165c:	e752      	b.n	8001504 <__aeabi_dmul+0x10c>
 800165e:	465a      	mov	r2, fp
 8001660:	2000      	movs	r0, #0
 8001662:	9900      	ldr	r1, [sp, #0]
 8001664:	0004      	movs	r4, r0
 8001666:	404a      	eors	r2, r1
 8001668:	4693      	mov	fp, r2
 800166a:	2602      	movs	r6, #2
 800166c:	e70b      	b.n	8001486 <__aeabi_dmul+0x8e>
 800166e:	220c      	movs	r2, #12
 8001670:	001d      	movs	r5, r3
 8001672:	2303      	movs	r3, #3
 8001674:	4681      	mov	r9, r0
 8001676:	4690      	mov	r8, r2
 8001678:	9302      	str	r3, [sp, #8]
 800167a:	e6e3      	b.n	8001444 <__aeabi_dmul+0x4c>
 800167c:	2300      	movs	r3, #0
 800167e:	469a      	mov	sl, r3
 8001680:	3304      	adds	r3, #4
 8001682:	4698      	mov	r8, r3
 8001684:	3b03      	subs	r3, #3
 8001686:	2500      	movs	r5, #0
 8001688:	9302      	str	r3, [sp, #8]
 800168a:	e6db      	b.n	8001444 <__aeabi_dmul+0x4c>
 800168c:	4642      	mov	r2, r8
 800168e:	3301      	adds	r3, #1
 8001690:	431a      	orrs	r2, r3
 8001692:	002b      	movs	r3, r5
 8001694:	4690      	mov	r8, r2
 8001696:	1c5a      	adds	r2, r3, #1
 8001698:	9201      	str	r2, [sp, #4]
 800169a:	4642      	mov	r2, r8
 800169c:	2400      	movs	r4, #0
 800169e:	2000      	movs	r0, #0
 80016a0:	2601      	movs	r6, #1
 80016a2:	2a0a      	cmp	r2, #10
 80016a4:	dc00      	bgt.n	80016a8 <__aeabi_dmul+0x2b0>
 80016a6:	e6ea      	b.n	800147e <__aeabi_dmul+0x86>
 80016a8:	e72c      	b.n	8001504 <__aeabi_dmul+0x10c>
 80016aa:	2201      	movs	r2, #1
 80016ac:	1ad2      	subs	r2, r2, r3
 80016ae:	2a38      	cmp	r2, #56	@ 0x38
 80016b0:	dd00      	ble.n	80016b4 <__aeabi_dmul+0x2bc>
 80016b2:	e6f4      	b.n	800149e <__aeabi_dmul+0xa6>
 80016b4:	2a1f      	cmp	r2, #31
 80016b6:	dc00      	bgt.n	80016ba <__aeabi_dmul+0x2c2>
 80016b8:	e12a      	b.n	8001910 <__aeabi_dmul+0x518>
 80016ba:	211f      	movs	r1, #31
 80016bc:	4249      	negs	r1, r1
 80016be:	1acb      	subs	r3, r1, r3
 80016c0:	0021      	movs	r1, r4
 80016c2:	40d9      	lsrs	r1, r3
 80016c4:	000b      	movs	r3, r1
 80016c6:	2a20      	cmp	r2, #32
 80016c8:	d005      	beq.n	80016d6 <__aeabi_dmul+0x2de>
 80016ca:	4a16      	ldr	r2, [pc, #88]	@ (8001724 <__aeabi_dmul+0x32c>)
 80016cc:	9d01      	ldr	r5, [sp, #4]
 80016ce:	4694      	mov	ip, r2
 80016d0:	4465      	add	r5, ip
 80016d2:	40ac      	lsls	r4, r5
 80016d4:	4320      	orrs	r0, r4
 80016d6:	1e42      	subs	r2, r0, #1
 80016d8:	4190      	sbcs	r0, r2
 80016da:	4318      	orrs	r0, r3
 80016dc:	2307      	movs	r3, #7
 80016de:	0019      	movs	r1, r3
 80016e0:	2400      	movs	r4, #0
 80016e2:	4001      	ands	r1, r0
 80016e4:	4203      	tst	r3, r0
 80016e6:	d00c      	beq.n	8001702 <__aeabi_dmul+0x30a>
 80016e8:	230f      	movs	r3, #15
 80016ea:	4003      	ands	r3, r0
 80016ec:	2b04      	cmp	r3, #4
 80016ee:	d100      	bne.n	80016f2 <__aeabi_dmul+0x2fa>
 80016f0:	e140      	b.n	8001974 <__aeabi_dmul+0x57c>
 80016f2:	1d03      	adds	r3, r0, #4
 80016f4:	4283      	cmp	r3, r0
 80016f6:	41a4      	sbcs	r4, r4
 80016f8:	0018      	movs	r0, r3
 80016fa:	4264      	negs	r4, r4
 80016fc:	0761      	lsls	r1, r4, #29
 80016fe:	0264      	lsls	r4, r4, #9
 8001700:	0b24      	lsrs	r4, r4, #12
 8001702:	08c2      	lsrs	r2, r0, #3
 8001704:	2300      	movs	r3, #0
 8001706:	430a      	orrs	r2, r1
 8001708:	e6cc      	b.n	80014a4 <__aeabi_dmul+0xac>
 800170a:	46c0      	nop			@ (mov r8, r8)
 800170c:	000007ff 	.word	0x000007ff
 8001710:	fffffc01 	.word	0xfffffc01
 8001714:	000003ff 	.word	0x000003ff
 8001718:	feffffff 	.word	0xfeffffff
 800171c:	000007fe 	.word	0x000007fe
 8001720:	fffffc0d 	.word	0xfffffc0d
 8001724:	0000043e 	.word	0x0000043e
 8001728:	4649      	mov	r1, r9
 800172a:	464a      	mov	r2, r9
 800172c:	0409      	lsls	r1, r1, #16
 800172e:	0c09      	lsrs	r1, r1, #16
 8001730:	000d      	movs	r5, r1
 8001732:	0c16      	lsrs	r6, r2, #16
 8001734:	0c02      	lsrs	r2, r0, #16
 8001736:	0400      	lsls	r0, r0, #16
 8001738:	0c00      	lsrs	r0, r0, #16
 800173a:	4345      	muls	r5, r0
 800173c:	46ac      	mov	ip, r5
 800173e:	0005      	movs	r5, r0
 8001740:	4375      	muls	r5, r6
 8001742:	46a8      	mov	r8, r5
 8001744:	0015      	movs	r5, r2
 8001746:	000f      	movs	r7, r1
 8001748:	4375      	muls	r5, r6
 800174a:	9200      	str	r2, [sp, #0]
 800174c:	9502      	str	r5, [sp, #8]
 800174e:	002a      	movs	r2, r5
 8001750:	9d00      	ldr	r5, [sp, #0]
 8001752:	436f      	muls	r7, r5
 8001754:	4665      	mov	r5, ip
 8001756:	0c2d      	lsrs	r5, r5, #16
 8001758:	46a9      	mov	r9, r5
 800175a:	4447      	add	r7, r8
 800175c:	444f      	add	r7, r9
 800175e:	45b8      	cmp	r8, r7
 8001760:	d905      	bls.n	800176e <__aeabi_dmul+0x376>
 8001762:	0015      	movs	r5, r2
 8001764:	2280      	movs	r2, #128	@ 0x80
 8001766:	0252      	lsls	r2, r2, #9
 8001768:	4690      	mov	r8, r2
 800176a:	4445      	add	r5, r8
 800176c:	9502      	str	r5, [sp, #8]
 800176e:	0c3d      	lsrs	r5, r7, #16
 8001770:	9503      	str	r5, [sp, #12]
 8001772:	4665      	mov	r5, ip
 8001774:	042d      	lsls	r5, r5, #16
 8001776:	043f      	lsls	r7, r7, #16
 8001778:	0c2d      	lsrs	r5, r5, #16
 800177a:	46ac      	mov	ip, r5
 800177c:	003d      	movs	r5, r7
 800177e:	4465      	add	r5, ip
 8001780:	9504      	str	r5, [sp, #16]
 8001782:	0c25      	lsrs	r5, r4, #16
 8001784:	0424      	lsls	r4, r4, #16
 8001786:	0c24      	lsrs	r4, r4, #16
 8001788:	46ac      	mov	ip, r5
 800178a:	0025      	movs	r5, r4
 800178c:	4375      	muls	r5, r6
 800178e:	46a8      	mov	r8, r5
 8001790:	4665      	mov	r5, ip
 8001792:	000f      	movs	r7, r1
 8001794:	4369      	muls	r1, r5
 8001796:	4441      	add	r1, r8
 8001798:	4689      	mov	r9, r1
 800179a:	4367      	muls	r7, r4
 800179c:	0c39      	lsrs	r1, r7, #16
 800179e:	4449      	add	r1, r9
 80017a0:	436e      	muls	r6, r5
 80017a2:	4588      	cmp	r8, r1
 80017a4:	d903      	bls.n	80017ae <__aeabi_dmul+0x3b6>
 80017a6:	2280      	movs	r2, #128	@ 0x80
 80017a8:	0252      	lsls	r2, r2, #9
 80017aa:	4690      	mov	r8, r2
 80017ac:	4446      	add	r6, r8
 80017ae:	0c0d      	lsrs	r5, r1, #16
 80017b0:	46a8      	mov	r8, r5
 80017b2:	0035      	movs	r5, r6
 80017b4:	4445      	add	r5, r8
 80017b6:	9505      	str	r5, [sp, #20]
 80017b8:	9d03      	ldr	r5, [sp, #12]
 80017ba:	043f      	lsls	r7, r7, #16
 80017bc:	46a8      	mov	r8, r5
 80017be:	0c3f      	lsrs	r7, r7, #16
 80017c0:	0409      	lsls	r1, r1, #16
 80017c2:	19c9      	adds	r1, r1, r7
 80017c4:	4488      	add	r8, r1
 80017c6:	4645      	mov	r5, r8
 80017c8:	9503      	str	r5, [sp, #12]
 80017ca:	4655      	mov	r5, sl
 80017cc:	042e      	lsls	r6, r5, #16
 80017ce:	0c36      	lsrs	r6, r6, #16
 80017d0:	0c2f      	lsrs	r7, r5, #16
 80017d2:	0035      	movs	r5, r6
 80017d4:	4345      	muls	r5, r0
 80017d6:	4378      	muls	r0, r7
 80017d8:	4681      	mov	r9, r0
 80017da:	0038      	movs	r0, r7
 80017dc:	46a8      	mov	r8, r5
 80017de:	0c2d      	lsrs	r5, r5, #16
 80017e0:	46aa      	mov	sl, r5
 80017e2:	9a00      	ldr	r2, [sp, #0]
 80017e4:	4350      	muls	r0, r2
 80017e6:	4372      	muls	r2, r6
 80017e8:	444a      	add	r2, r9
 80017ea:	4452      	add	r2, sl
 80017ec:	4591      	cmp	r9, r2
 80017ee:	d903      	bls.n	80017f8 <__aeabi_dmul+0x400>
 80017f0:	2580      	movs	r5, #128	@ 0x80
 80017f2:	026d      	lsls	r5, r5, #9
 80017f4:	46a9      	mov	r9, r5
 80017f6:	4448      	add	r0, r9
 80017f8:	0c15      	lsrs	r5, r2, #16
 80017fa:	46a9      	mov	r9, r5
 80017fc:	4645      	mov	r5, r8
 80017fe:	042d      	lsls	r5, r5, #16
 8001800:	0c2d      	lsrs	r5, r5, #16
 8001802:	46a8      	mov	r8, r5
 8001804:	4665      	mov	r5, ip
 8001806:	437d      	muls	r5, r7
 8001808:	0412      	lsls	r2, r2, #16
 800180a:	4448      	add	r0, r9
 800180c:	4490      	add	r8, r2
 800180e:	46a9      	mov	r9, r5
 8001810:	0032      	movs	r2, r6
 8001812:	4665      	mov	r5, ip
 8001814:	4362      	muls	r2, r4
 8001816:	436e      	muls	r6, r5
 8001818:	437c      	muls	r4, r7
 800181a:	0c17      	lsrs	r7, r2, #16
 800181c:	1936      	adds	r6, r6, r4
 800181e:	19bf      	adds	r7, r7, r6
 8001820:	42bc      	cmp	r4, r7
 8001822:	d903      	bls.n	800182c <__aeabi_dmul+0x434>
 8001824:	2480      	movs	r4, #128	@ 0x80
 8001826:	0264      	lsls	r4, r4, #9
 8001828:	46a4      	mov	ip, r4
 800182a:	44e1      	add	r9, ip
 800182c:	9c02      	ldr	r4, [sp, #8]
 800182e:	9e03      	ldr	r6, [sp, #12]
 8001830:	46a4      	mov	ip, r4
 8001832:	9d05      	ldr	r5, [sp, #20]
 8001834:	4466      	add	r6, ip
 8001836:	428e      	cmp	r6, r1
 8001838:	4189      	sbcs	r1, r1
 800183a:	46ac      	mov	ip, r5
 800183c:	0412      	lsls	r2, r2, #16
 800183e:	043c      	lsls	r4, r7, #16
 8001840:	0c12      	lsrs	r2, r2, #16
 8001842:	18a2      	adds	r2, r4, r2
 8001844:	4462      	add	r2, ip
 8001846:	4249      	negs	r1, r1
 8001848:	1854      	adds	r4, r2, r1
 800184a:	4446      	add	r6, r8
 800184c:	46a4      	mov	ip, r4
 800184e:	4546      	cmp	r6, r8
 8001850:	41a4      	sbcs	r4, r4
 8001852:	4682      	mov	sl, r0
 8001854:	4264      	negs	r4, r4
 8001856:	46a0      	mov	r8, r4
 8001858:	42aa      	cmp	r2, r5
 800185a:	4192      	sbcs	r2, r2
 800185c:	458c      	cmp	ip, r1
 800185e:	4189      	sbcs	r1, r1
 8001860:	44e2      	add	sl, ip
 8001862:	44d0      	add	r8, sl
 8001864:	4249      	negs	r1, r1
 8001866:	4252      	negs	r2, r2
 8001868:	430a      	orrs	r2, r1
 800186a:	45a0      	cmp	r8, r4
 800186c:	41a4      	sbcs	r4, r4
 800186e:	4582      	cmp	sl, r0
 8001870:	4189      	sbcs	r1, r1
 8001872:	4264      	negs	r4, r4
 8001874:	4249      	negs	r1, r1
 8001876:	430c      	orrs	r4, r1
 8001878:	4641      	mov	r1, r8
 800187a:	0c3f      	lsrs	r7, r7, #16
 800187c:	19d2      	adds	r2, r2, r7
 800187e:	1912      	adds	r2, r2, r4
 8001880:	0dcc      	lsrs	r4, r1, #23
 8001882:	9904      	ldr	r1, [sp, #16]
 8001884:	0270      	lsls	r0, r6, #9
 8001886:	4308      	orrs	r0, r1
 8001888:	1e41      	subs	r1, r0, #1
 800188a:	4188      	sbcs	r0, r1
 800188c:	4641      	mov	r1, r8
 800188e:	444a      	add	r2, r9
 8001890:	0df6      	lsrs	r6, r6, #23
 8001892:	0252      	lsls	r2, r2, #9
 8001894:	4330      	orrs	r0, r6
 8001896:	0249      	lsls	r1, r1, #9
 8001898:	4314      	orrs	r4, r2
 800189a:	4308      	orrs	r0, r1
 800189c:	01d2      	lsls	r2, r2, #7
 800189e:	d535      	bpl.n	800190c <__aeabi_dmul+0x514>
 80018a0:	2201      	movs	r2, #1
 80018a2:	0843      	lsrs	r3, r0, #1
 80018a4:	4002      	ands	r2, r0
 80018a6:	4313      	orrs	r3, r2
 80018a8:	07e0      	lsls	r0, r4, #31
 80018aa:	4318      	orrs	r0, r3
 80018ac:	0864      	lsrs	r4, r4, #1
 80018ae:	e634      	b.n	800151a <__aeabi_dmul+0x122>
 80018b0:	9b00      	ldr	r3, [sp, #0]
 80018b2:	46a2      	mov	sl, r4
 80018b4:	469b      	mov	fp, r3
 80018b6:	4681      	mov	r9, r0
 80018b8:	2480      	movs	r4, #128	@ 0x80
 80018ba:	4653      	mov	r3, sl
 80018bc:	0324      	lsls	r4, r4, #12
 80018be:	431c      	orrs	r4, r3
 80018c0:	0324      	lsls	r4, r4, #12
 80018c2:	464a      	mov	r2, r9
 80018c4:	4b2e      	ldr	r3, [pc, #184]	@ (8001980 <__aeabi_dmul+0x588>)
 80018c6:	0b24      	lsrs	r4, r4, #12
 80018c8:	e5ec      	b.n	80014a4 <__aeabi_dmul+0xac>
 80018ca:	f000 fca9 	bl	8002220 <__clzsi2>
 80018ce:	2315      	movs	r3, #21
 80018d0:	469c      	mov	ip, r3
 80018d2:	4484      	add	ip, r0
 80018d4:	0002      	movs	r2, r0
 80018d6:	4663      	mov	r3, ip
 80018d8:	3220      	adds	r2, #32
 80018da:	2b1c      	cmp	r3, #28
 80018dc:	dc00      	bgt.n	80018e0 <__aeabi_dmul+0x4e8>
 80018de:	e684      	b.n	80015ea <__aeabi_dmul+0x1f2>
 80018e0:	2300      	movs	r3, #0
 80018e2:	4699      	mov	r9, r3
 80018e4:	0023      	movs	r3, r4
 80018e6:	3808      	subs	r0, #8
 80018e8:	4083      	lsls	r3, r0
 80018ea:	469a      	mov	sl, r3
 80018ec:	e68e      	b.n	800160c <__aeabi_dmul+0x214>
 80018ee:	f000 fc97 	bl	8002220 <__clzsi2>
 80018f2:	0002      	movs	r2, r0
 80018f4:	0003      	movs	r3, r0
 80018f6:	3215      	adds	r2, #21
 80018f8:	3320      	adds	r3, #32
 80018fa:	2a1c      	cmp	r2, #28
 80018fc:	dc00      	bgt.n	8001900 <__aeabi_dmul+0x508>
 80018fe:	e64e      	b.n	800159e <__aeabi_dmul+0x1a6>
 8001900:	0002      	movs	r2, r0
 8001902:	0034      	movs	r4, r6
 8001904:	3a08      	subs	r2, #8
 8001906:	2000      	movs	r0, #0
 8001908:	4094      	lsls	r4, r2
 800190a:	e652      	b.n	80015b2 <__aeabi_dmul+0x1ba>
 800190c:	9301      	str	r3, [sp, #4]
 800190e:	e604      	b.n	800151a <__aeabi_dmul+0x122>
 8001910:	4b1c      	ldr	r3, [pc, #112]	@ (8001984 <__aeabi_dmul+0x58c>)
 8001912:	0021      	movs	r1, r4
 8001914:	469c      	mov	ip, r3
 8001916:	0003      	movs	r3, r0
 8001918:	9d01      	ldr	r5, [sp, #4]
 800191a:	40d3      	lsrs	r3, r2
 800191c:	4465      	add	r5, ip
 800191e:	40a9      	lsls	r1, r5
 8001920:	4319      	orrs	r1, r3
 8001922:	0003      	movs	r3, r0
 8001924:	40ab      	lsls	r3, r5
 8001926:	1e58      	subs	r0, r3, #1
 8001928:	4183      	sbcs	r3, r0
 800192a:	4319      	orrs	r1, r3
 800192c:	0008      	movs	r0, r1
 800192e:	40d4      	lsrs	r4, r2
 8001930:	074b      	lsls	r3, r1, #29
 8001932:	d009      	beq.n	8001948 <__aeabi_dmul+0x550>
 8001934:	230f      	movs	r3, #15
 8001936:	400b      	ands	r3, r1
 8001938:	2b04      	cmp	r3, #4
 800193a:	d005      	beq.n	8001948 <__aeabi_dmul+0x550>
 800193c:	1d0b      	adds	r3, r1, #4
 800193e:	428b      	cmp	r3, r1
 8001940:	4180      	sbcs	r0, r0
 8001942:	4240      	negs	r0, r0
 8001944:	1824      	adds	r4, r4, r0
 8001946:	0018      	movs	r0, r3
 8001948:	0223      	lsls	r3, r4, #8
 800194a:	d400      	bmi.n	800194e <__aeabi_dmul+0x556>
 800194c:	e6d6      	b.n	80016fc <__aeabi_dmul+0x304>
 800194e:	2301      	movs	r3, #1
 8001950:	2400      	movs	r4, #0
 8001952:	2200      	movs	r2, #0
 8001954:	e5a6      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001956:	290f      	cmp	r1, #15
 8001958:	d1aa      	bne.n	80018b0 <__aeabi_dmul+0x4b8>
 800195a:	2380      	movs	r3, #128	@ 0x80
 800195c:	4652      	mov	r2, sl
 800195e:	031b      	lsls	r3, r3, #12
 8001960:	421a      	tst	r2, r3
 8001962:	d0a9      	beq.n	80018b8 <__aeabi_dmul+0x4c0>
 8001964:	421c      	tst	r4, r3
 8001966:	d1a7      	bne.n	80018b8 <__aeabi_dmul+0x4c0>
 8001968:	431c      	orrs	r4, r3
 800196a:	9b00      	ldr	r3, [sp, #0]
 800196c:	0002      	movs	r2, r0
 800196e:	469b      	mov	fp, r3
 8001970:	4b03      	ldr	r3, [pc, #12]	@ (8001980 <__aeabi_dmul+0x588>)
 8001972:	e597      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001974:	2400      	movs	r4, #0
 8001976:	e6c1      	b.n	80016fc <__aeabi_dmul+0x304>
 8001978:	2400      	movs	r4, #0
 800197a:	4b01      	ldr	r3, [pc, #4]	@ (8001980 <__aeabi_dmul+0x588>)
 800197c:	0022      	movs	r2, r4
 800197e:	e591      	b.n	80014a4 <__aeabi_dmul+0xac>
 8001980:	000007ff 	.word	0x000007ff
 8001984:	0000041e 	.word	0x0000041e

08001988 <__aeabi_dsub>:
 8001988:	b5f0      	push	{r4, r5, r6, r7, lr}
 800198a:	464e      	mov	r6, r9
 800198c:	4645      	mov	r5, r8
 800198e:	46de      	mov	lr, fp
 8001990:	4657      	mov	r7, sl
 8001992:	b5e0      	push	{r5, r6, r7, lr}
 8001994:	b085      	sub	sp, #20
 8001996:	9000      	str	r0, [sp, #0]
 8001998:	9101      	str	r1, [sp, #4]
 800199a:	030c      	lsls	r4, r1, #12
 800199c:	004f      	lsls	r7, r1, #1
 800199e:	0fce      	lsrs	r6, r1, #31
 80019a0:	0a61      	lsrs	r1, r4, #9
 80019a2:	9c00      	ldr	r4, [sp, #0]
 80019a4:	46b0      	mov	r8, r6
 80019a6:	0f64      	lsrs	r4, r4, #29
 80019a8:	430c      	orrs	r4, r1
 80019aa:	9900      	ldr	r1, [sp, #0]
 80019ac:	0d7f      	lsrs	r7, r7, #21
 80019ae:	00c8      	lsls	r0, r1, #3
 80019b0:	0011      	movs	r1, r2
 80019b2:	001a      	movs	r2, r3
 80019b4:	031b      	lsls	r3, r3, #12
 80019b6:	469c      	mov	ip, r3
 80019b8:	9100      	str	r1, [sp, #0]
 80019ba:	9201      	str	r2, [sp, #4]
 80019bc:	0051      	lsls	r1, r2, #1
 80019be:	0d4b      	lsrs	r3, r1, #21
 80019c0:	4699      	mov	r9, r3
 80019c2:	9b01      	ldr	r3, [sp, #4]
 80019c4:	9d00      	ldr	r5, [sp, #0]
 80019c6:	0fd9      	lsrs	r1, r3, #31
 80019c8:	4663      	mov	r3, ip
 80019ca:	0f6a      	lsrs	r2, r5, #29
 80019cc:	0a5b      	lsrs	r3, r3, #9
 80019ce:	4313      	orrs	r3, r2
 80019d0:	00ea      	lsls	r2, r5, #3
 80019d2:	4694      	mov	ip, r2
 80019d4:	4693      	mov	fp, r2
 80019d6:	4ac1      	ldr	r2, [pc, #772]	@ (8001cdc <__aeabi_dsub+0x354>)
 80019d8:	9003      	str	r0, [sp, #12]
 80019da:	9302      	str	r3, [sp, #8]
 80019dc:	4591      	cmp	r9, r2
 80019de:	d100      	bne.n	80019e2 <__aeabi_dsub+0x5a>
 80019e0:	e0cd      	b.n	8001b7e <__aeabi_dsub+0x1f6>
 80019e2:	2501      	movs	r5, #1
 80019e4:	4069      	eors	r1, r5
 80019e6:	464d      	mov	r5, r9
 80019e8:	1b7d      	subs	r5, r7, r5
 80019ea:	46aa      	mov	sl, r5
 80019ec:	428e      	cmp	r6, r1
 80019ee:	d100      	bne.n	80019f2 <__aeabi_dsub+0x6a>
 80019f0:	e080      	b.n	8001af4 <__aeabi_dsub+0x16c>
 80019f2:	2d00      	cmp	r5, #0
 80019f4:	dc00      	bgt.n	80019f8 <__aeabi_dsub+0x70>
 80019f6:	e335      	b.n	8002064 <__aeabi_dsub+0x6dc>
 80019f8:	4649      	mov	r1, r9
 80019fa:	2900      	cmp	r1, #0
 80019fc:	d100      	bne.n	8001a00 <__aeabi_dsub+0x78>
 80019fe:	e0df      	b.n	8001bc0 <__aeabi_dsub+0x238>
 8001a00:	4297      	cmp	r7, r2
 8001a02:	d100      	bne.n	8001a06 <__aeabi_dsub+0x7e>
 8001a04:	e194      	b.n	8001d30 <__aeabi_dsub+0x3a8>
 8001a06:	4652      	mov	r2, sl
 8001a08:	2501      	movs	r5, #1
 8001a0a:	2a38      	cmp	r2, #56	@ 0x38
 8001a0c:	dc19      	bgt.n	8001a42 <__aeabi_dsub+0xba>
 8001a0e:	2280      	movs	r2, #128	@ 0x80
 8001a10:	9b02      	ldr	r3, [sp, #8]
 8001a12:	0412      	lsls	r2, r2, #16
 8001a14:	4313      	orrs	r3, r2
 8001a16:	9302      	str	r3, [sp, #8]
 8001a18:	4652      	mov	r2, sl
 8001a1a:	2a1f      	cmp	r2, #31
 8001a1c:	dd00      	ble.n	8001a20 <__aeabi_dsub+0x98>
 8001a1e:	e1e3      	b.n	8001de8 <__aeabi_dsub+0x460>
 8001a20:	4653      	mov	r3, sl
 8001a22:	2220      	movs	r2, #32
 8001a24:	4661      	mov	r1, ip
 8001a26:	9d02      	ldr	r5, [sp, #8]
 8001a28:	1ad2      	subs	r2, r2, r3
 8001a2a:	4095      	lsls	r5, r2
 8001a2c:	40d9      	lsrs	r1, r3
 8001a2e:	430d      	orrs	r5, r1
 8001a30:	4661      	mov	r1, ip
 8001a32:	4091      	lsls	r1, r2
 8001a34:	000a      	movs	r2, r1
 8001a36:	1e51      	subs	r1, r2, #1
 8001a38:	418a      	sbcs	r2, r1
 8001a3a:	4315      	orrs	r5, r2
 8001a3c:	9a02      	ldr	r2, [sp, #8]
 8001a3e:	40da      	lsrs	r2, r3
 8001a40:	1aa4      	subs	r4, r4, r2
 8001a42:	1b45      	subs	r5, r0, r5
 8001a44:	42a8      	cmp	r0, r5
 8001a46:	4180      	sbcs	r0, r0
 8001a48:	4240      	negs	r0, r0
 8001a4a:	1a24      	subs	r4, r4, r0
 8001a4c:	0223      	lsls	r3, r4, #8
 8001a4e:	d400      	bmi.n	8001a52 <__aeabi_dsub+0xca>
 8001a50:	e13d      	b.n	8001cce <__aeabi_dsub+0x346>
 8001a52:	0264      	lsls	r4, r4, #9
 8001a54:	0a64      	lsrs	r4, r4, #9
 8001a56:	2c00      	cmp	r4, #0
 8001a58:	d100      	bne.n	8001a5c <__aeabi_dsub+0xd4>
 8001a5a:	e147      	b.n	8001cec <__aeabi_dsub+0x364>
 8001a5c:	0020      	movs	r0, r4
 8001a5e:	f000 fbdf 	bl	8002220 <__clzsi2>
 8001a62:	0003      	movs	r3, r0
 8001a64:	3b08      	subs	r3, #8
 8001a66:	2120      	movs	r1, #32
 8001a68:	0028      	movs	r0, r5
 8001a6a:	1aca      	subs	r2, r1, r3
 8001a6c:	40d0      	lsrs	r0, r2
 8001a6e:	409c      	lsls	r4, r3
 8001a70:	0002      	movs	r2, r0
 8001a72:	409d      	lsls	r5, r3
 8001a74:	4322      	orrs	r2, r4
 8001a76:	429f      	cmp	r7, r3
 8001a78:	dd00      	ble.n	8001a7c <__aeabi_dsub+0xf4>
 8001a7a:	e177      	b.n	8001d6c <__aeabi_dsub+0x3e4>
 8001a7c:	1bd8      	subs	r0, r3, r7
 8001a7e:	3001      	adds	r0, #1
 8001a80:	1a09      	subs	r1, r1, r0
 8001a82:	002c      	movs	r4, r5
 8001a84:	408d      	lsls	r5, r1
 8001a86:	40c4      	lsrs	r4, r0
 8001a88:	1e6b      	subs	r3, r5, #1
 8001a8a:	419d      	sbcs	r5, r3
 8001a8c:	0013      	movs	r3, r2
 8001a8e:	40c2      	lsrs	r2, r0
 8001a90:	408b      	lsls	r3, r1
 8001a92:	4325      	orrs	r5, r4
 8001a94:	2700      	movs	r7, #0
 8001a96:	0014      	movs	r4, r2
 8001a98:	431d      	orrs	r5, r3
 8001a9a:	076b      	lsls	r3, r5, #29
 8001a9c:	d009      	beq.n	8001ab2 <__aeabi_dsub+0x12a>
 8001a9e:	230f      	movs	r3, #15
 8001aa0:	402b      	ands	r3, r5
 8001aa2:	2b04      	cmp	r3, #4
 8001aa4:	d005      	beq.n	8001ab2 <__aeabi_dsub+0x12a>
 8001aa6:	1d2b      	adds	r3, r5, #4
 8001aa8:	42ab      	cmp	r3, r5
 8001aaa:	41ad      	sbcs	r5, r5
 8001aac:	426d      	negs	r5, r5
 8001aae:	1964      	adds	r4, r4, r5
 8001ab0:	001d      	movs	r5, r3
 8001ab2:	0223      	lsls	r3, r4, #8
 8001ab4:	d400      	bmi.n	8001ab8 <__aeabi_dsub+0x130>
 8001ab6:	e140      	b.n	8001d3a <__aeabi_dsub+0x3b2>
 8001ab8:	4a88      	ldr	r2, [pc, #544]	@ (8001cdc <__aeabi_dsub+0x354>)
 8001aba:	3701      	adds	r7, #1
 8001abc:	4297      	cmp	r7, r2
 8001abe:	d100      	bne.n	8001ac2 <__aeabi_dsub+0x13a>
 8001ac0:	e101      	b.n	8001cc6 <__aeabi_dsub+0x33e>
 8001ac2:	2601      	movs	r6, #1
 8001ac4:	4643      	mov	r3, r8
 8001ac6:	4986      	ldr	r1, [pc, #536]	@ (8001ce0 <__aeabi_dsub+0x358>)
 8001ac8:	08ed      	lsrs	r5, r5, #3
 8001aca:	4021      	ands	r1, r4
 8001acc:	074a      	lsls	r2, r1, #29
 8001ace:	432a      	orrs	r2, r5
 8001ad0:	057c      	lsls	r4, r7, #21
 8001ad2:	024d      	lsls	r5, r1, #9
 8001ad4:	0b2d      	lsrs	r5, r5, #12
 8001ad6:	0d64      	lsrs	r4, r4, #21
 8001ad8:	401e      	ands	r6, r3
 8001ada:	0524      	lsls	r4, r4, #20
 8001adc:	432c      	orrs	r4, r5
 8001ade:	07f6      	lsls	r6, r6, #31
 8001ae0:	4334      	orrs	r4, r6
 8001ae2:	0010      	movs	r0, r2
 8001ae4:	0021      	movs	r1, r4
 8001ae6:	b005      	add	sp, #20
 8001ae8:	bcf0      	pop	{r4, r5, r6, r7}
 8001aea:	46bb      	mov	fp, r7
 8001aec:	46b2      	mov	sl, r6
 8001aee:	46a9      	mov	r9, r5
 8001af0:	46a0      	mov	r8, r4
 8001af2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001af4:	2d00      	cmp	r5, #0
 8001af6:	dc00      	bgt.n	8001afa <__aeabi_dsub+0x172>
 8001af8:	e2d0      	b.n	800209c <__aeabi_dsub+0x714>
 8001afa:	4649      	mov	r1, r9
 8001afc:	2900      	cmp	r1, #0
 8001afe:	d000      	beq.n	8001b02 <__aeabi_dsub+0x17a>
 8001b00:	e0d4      	b.n	8001cac <__aeabi_dsub+0x324>
 8001b02:	4661      	mov	r1, ip
 8001b04:	9b02      	ldr	r3, [sp, #8]
 8001b06:	4319      	orrs	r1, r3
 8001b08:	d100      	bne.n	8001b0c <__aeabi_dsub+0x184>
 8001b0a:	e12b      	b.n	8001d64 <__aeabi_dsub+0x3dc>
 8001b0c:	1e69      	subs	r1, r5, #1
 8001b0e:	2d01      	cmp	r5, #1
 8001b10:	d100      	bne.n	8001b14 <__aeabi_dsub+0x18c>
 8001b12:	e1d9      	b.n	8001ec8 <__aeabi_dsub+0x540>
 8001b14:	4295      	cmp	r5, r2
 8001b16:	d100      	bne.n	8001b1a <__aeabi_dsub+0x192>
 8001b18:	e10a      	b.n	8001d30 <__aeabi_dsub+0x3a8>
 8001b1a:	2501      	movs	r5, #1
 8001b1c:	2938      	cmp	r1, #56	@ 0x38
 8001b1e:	dc17      	bgt.n	8001b50 <__aeabi_dsub+0x1c8>
 8001b20:	468a      	mov	sl, r1
 8001b22:	4653      	mov	r3, sl
 8001b24:	2b1f      	cmp	r3, #31
 8001b26:	dd00      	ble.n	8001b2a <__aeabi_dsub+0x1a2>
 8001b28:	e1e7      	b.n	8001efa <__aeabi_dsub+0x572>
 8001b2a:	2220      	movs	r2, #32
 8001b2c:	1ad2      	subs	r2, r2, r3
 8001b2e:	9b02      	ldr	r3, [sp, #8]
 8001b30:	4661      	mov	r1, ip
 8001b32:	4093      	lsls	r3, r2
 8001b34:	001d      	movs	r5, r3
 8001b36:	4653      	mov	r3, sl
 8001b38:	40d9      	lsrs	r1, r3
 8001b3a:	4663      	mov	r3, ip
 8001b3c:	4093      	lsls	r3, r2
 8001b3e:	001a      	movs	r2, r3
 8001b40:	430d      	orrs	r5, r1
 8001b42:	1e51      	subs	r1, r2, #1
 8001b44:	418a      	sbcs	r2, r1
 8001b46:	4653      	mov	r3, sl
 8001b48:	4315      	orrs	r5, r2
 8001b4a:	9a02      	ldr	r2, [sp, #8]
 8001b4c:	40da      	lsrs	r2, r3
 8001b4e:	18a4      	adds	r4, r4, r2
 8001b50:	182d      	adds	r5, r5, r0
 8001b52:	4285      	cmp	r5, r0
 8001b54:	4180      	sbcs	r0, r0
 8001b56:	4240      	negs	r0, r0
 8001b58:	1824      	adds	r4, r4, r0
 8001b5a:	0223      	lsls	r3, r4, #8
 8001b5c:	d400      	bmi.n	8001b60 <__aeabi_dsub+0x1d8>
 8001b5e:	e0b6      	b.n	8001cce <__aeabi_dsub+0x346>
 8001b60:	4b5e      	ldr	r3, [pc, #376]	@ (8001cdc <__aeabi_dsub+0x354>)
 8001b62:	3701      	adds	r7, #1
 8001b64:	429f      	cmp	r7, r3
 8001b66:	d100      	bne.n	8001b6a <__aeabi_dsub+0x1e2>
 8001b68:	e0ad      	b.n	8001cc6 <__aeabi_dsub+0x33e>
 8001b6a:	2101      	movs	r1, #1
 8001b6c:	4b5c      	ldr	r3, [pc, #368]	@ (8001ce0 <__aeabi_dsub+0x358>)
 8001b6e:	086a      	lsrs	r2, r5, #1
 8001b70:	401c      	ands	r4, r3
 8001b72:	4029      	ands	r1, r5
 8001b74:	430a      	orrs	r2, r1
 8001b76:	07e5      	lsls	r5, r4, #31
 8001b78:	4315      	orrs	r5, r2
 8001b7a:	0864      	lsrs	r4, r4, #1
 8001b7c:	e78d      	b.n	8001a9a <__aeabi_dsub+0x112>
 8001b7e:	4a59      	ldr	r2, [pc, #356]	@ (8001ce4 <__aeabi_dsub+0x35c>)
 8001b80:	9b02      	ldr	r3, [sp, #8]
 8001b82:	4692      	mov	sl, r2
 8001b84:	4662      	mov	r2, ip
 8001b86:	44ba      	add	sl, r7
 8001b88:	431a      	orrs	r2, r3
 8001b8a:	d02c      	beq.n	8001be6 <__aeabi_dsub+0x25e>
 8001b8c:	428e      	cmp	r6, r1
 8001b8e:	d02e      	beq.n	8001bee <__aeabi_dsub+0x266>
 8001b90:	4652      	mov	r2, sl
 8001b92:	2a00      	cmp	r2, #0
 8001b94:	d060      	beq.n	8001c58 <__aeabi_dsub+0x2d0>
 8001b96:	2f00      	cmp	r7, #0
 8001b98:	d100      	bne.n	8001b9c <__aeabi_dsub+0x214>
 8001b9a:	e0db      	b.n	8001d54 <__aeabi_dsub+0x3cc>
 8001b9c:	4663      	mov	r3, ip
 8001b9e:	000e      	movs	r6, r1
 8001ba0:	9c02      	ldr	r4, [sp, #8]
 8001ba2:	08d8      	lsrs	r0, r3, #3
 8001ba4:	0762      	lsls	r2, r4, #29
 8001ba6:	4302      	orrs	r2, r0
 8001ba8:	08e4      	lsrs	r4, r4, #3
 8001baa:	0013      	movs	r3, r2
 8001bac:	4323      	orrs	r3, r4
 8001bae:	d100      	bne.n	8001bb2 <__aeabi_dsub+0x22a>
 8001bb0:	e254      	b.n	800205c <__aeabi_dsub+0x6d4>
 8001bb2:	2580      	movs	r5, #128	@ 0x80
 8001bb4:	032d      	lsls	r5, r5, #12
 8001bb6:	4325      	orrs	r5, r4
 8001bb8:	032d      	lsls	r5, r5, #12
 8001bba:	4c48      	ldr	r4, [pc, #288]	@ (8001cdc <__aeabi_dsub+0x354>)
 8001bbc:	0b2d      	lsrs	r5, r5, #12
 8001bbe:	e78c      	b.n	8001ada <__aeabi_dsub+0x152>
 8001bc0:	4661      	mov	r1, ip
 8001bc2:	9b02      	ldr	r3, [sp, #8]
 8001bc4:	4319      	orrs	r1, r3
 8001bc6:	d100      	bne.n	8001bca <__aeabi_dsub+0x242>
 8001bc8:	e0cc      	b.n	8001d64 <__aeabi_dsub+0x3dc>
 8001bca:	0029      	movs	r1, r5
 8001bcc:	3901      	subs	r1, #1
 8001bce:	2d01      	cmp	r5, #1
 8001bd0:	d100      	bne.n	8001bd4 <__aeabi_dsub+0x24c>
 8001bd2:	e188      	b.n	8001ee6 <__aeabi_dsub+0x55e>
 8001bd4:	4295      	cmp	r5, r2
 8001bd6:	d100      	bne.n	8001bda <__aeabi_dsub+0x252>
 8001bd8:	e0aa      	b.n	8001d30 <__aeabi_dsub+0x3a8>
 8001bda:	2501      	movs	r5, #1
 8001bdc:	2938      	cmp	r1, #56	@ 0x38
 8001bde:	dd00      	ble.n	8001be2 <__aeabi_dsub+0x25a>
 8001be0:	e72f      	b.n	8001a42 <__aeabi_dsub+0xba>
 8001be2:	468a      	mov	sl, r1
 8001be4:	e718      	b.n	8001a18 <__aeabi_dsub+0x90>
 8001be6:	2201      	movs	r2, #1
 8001be8:	4051      	eors	r1, r2
 8001bea:	428e      	cmp	r6, r1
 8001bec:	d1d0      	bne.n	8001b90 <__aeabi_dsub+0x208>
 8001bee:	4653      	mov	r3, sl
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d100      	bne.n	8001bf6 <__aeabi_dsub+0x26e>
 8001bf4:	e0be      	b.n	8001d74 <__aeabi_dsub+0x3ec>
 8001bf6:	2f00      	cmp	r7, #0
 8001bf8:	d000      	beq.n	8001bfc <__aeabi_dsub+0x274>
 8001bfa:	e138      	b.n	8001e6e <__aeabi_dsub+0x4e6>
 8001bfc:	46ca      	mov	sl, r9
 8001bfe:	0022      	movs	r2, r4
 8001c00:	4302      	orrs	r2, r0
 8001c02:	d100      	bne.n	8001c06 <__aeabi_dsub+0x27e>
 8001c04:	e1e2      	b.n	8001fcc <__aeabi_dsub+0x644>
 8001c06:	4653      	mov	r3, sl
 8001c08:	1e59      	subs	r1, r3, #1
 8001c0a:	2b01      	cmp	r3, #1
 8001c0c:	d100      	bne.n	8001c10 <__aeabi_dsub+0x288>
 8001c0e:	e20d      	b.n	800202c <__aeabi_dsub+0x6a4>
 8001c10:	4a32      	ldr	r2, [pc, #200]	@ (8001cdc <__aeabi_dsub+0x354>)
 8001c12:	4592      	cmp	sl, r2
 8001c14:	d100      	bne.n	8001c18 <__aeabi_dsub+0x290>
 8001c16:	e1d2      	b.n	8001fbe <__aeabi_dsub+0x636>
 8001c18:	2701      	movs	r7, #1
 8001c1a:	2938      	cmp	r1, #56	@ 0x38
 8001c1c:	dc13      	bgt.n	8001c46 <__aeabi_dsub+0x2be>
 8001c1e:	291f      	cmp	r1, #31
 8001c20:	dd00      	ble.n	8001c24 <__aeabi_dsub+0x29c>
 8001c22:	e1ee      	b.n	8002002 <__aeabi_dsub+0x67a>
 8001c24:	2220      	movs	r2, #32
 8001c26:	9b02      	ldr	r3, [sp, #8]
 8001c28:	1a52      	subs	r2, r2, r1
 8001c2a:	0025      	movs	r5, r4
 8001c2c:	0007      	movs	r7, r0
 8001c2e:	469a      	mov	sl, r3
 8001c30:	40cc      	lsrs	r4, r1
 8001c32:	4090      	lsls	r0, r2
 8001c34:	4095      	lsls	r5, r2
 8001c36:	40cf      	lsrs	r7, r1
 8001c38:	44a2      	add	sl, r4
 8001c3a:	1e42      	subs	r2, r0, #1
 8001c3c:	4190      	sbcs	r0, r2
 8001c3e:	4653      	mov	r3, sl
 8001c40:	432f      	orrs	r7, r5
 8001c42:	4307      	orrs	r7, r0
 8001c44:	9302      	str	r3, [sp, #8]
 8001c46:	003d      	movs	r5, r7
 8001c48:	4465      	add	r5, ip
 8001c4a:	4565      	cmp	r5, ip
 8001c4c:	4192      	sbcs	r2, r2
 8001c4e:	9b02      	ldr	r3, [sp, #8]
 8001c50:	4252      	negs	r2, r2
 8001c52:	464f      	mov	r7, r9
 8001c54:	18d4      	adds	r4, r2, r3
 8001c56:	e780      	b.n	8001b5a <__aeabi_dsub+0x1d2>
 8001c58:	4a23      	ldr	r2, [pc, #140]	@ (8001ce8 <__aeabi_dsub+0x360>)
 8001c5a:	1c7d      	adds	r5, r7, #1
 8001c5c:	4215      	tst	r5, r2
 8001c5e:	d000      	beq.n	8001c62 <__aeabi_dsub+0x2da>
 8001c60:	e0aa      	b.n	8001db8 <__aeabi_dsub+0x430>
 8001c62:	4662      	mov	r2, ip
 8001c64:	0025      	movs	r5, r4
 8001c66:	9b02      	ldr	r3, [sp, #8]
 8001c68:	4305      	orrs	r5, r0
 8001c6a:	431a      	orrs	r2, r3
 8001c6c:	2f00      	cmp	r7, #0
 8001c6e:	d000      	beq.n	8001c72 <__aeabi_dsub+0x2ea>
 8001c70:	e0f5      	b.n	8001e5e <__aeabi_dsub+0x4d6>
 8001c72:	2d00      	cmp	r5, #0
 8001c74:	d100      	bne.n	8001c78 <__aeabi_dsub+0x2f0>
 8001c76:	e16b      	b.n	8001f50 <__aeabi_dsub+0x5c8>
 8001c78:	2a00      	cmp	r2, #0
 8001c7a:	d100      	bne.n	8001c7e <__aeabi_dsub+0x2f6>
 8001c7c:	e152      	b.n	8001f24 <__aeabi_dsub+0x59c>
 8001c7e:	4663      	mov	r3, ip
 8001c80:	1ac5      	subs	r5, r0, r3
 8001c82:	9b02      	ldr	r3, [sp, #8]
 8001c84:	1ae2      	subs	r2, r4, r3
 8001c86:	42a8      	cmp	r0, r5
 8001c88:	419b      	sbcs	r3, r3
 8001c8a:	425b      	negs	r3, r3
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	021a      	lsls	r2, r3, #8
 8001c90:	d400      	bmi.n	8001c94 <__aeabi_dsub+0x30c>
 8001c92:	e1d5      	b.n	8002040 <__aeabi_dsub+0x6b8>
 8001c94:	4663      	mov	r3, ip
 8001c96:	1a1d      	subs	r5, r3, r0
 8001c98:	45ac      	cmp	ip, r5
 8001c9a:	4192      	sbcs	r2, r2
 8001c9c:	2601      	movs	r6, #1
 8001c9e:	9b02      	ldr	r3, [sp, #8]
 8001ca0:	4252      	negs	r2, r2
 8001ca2:	1b1c      	subs	r4, r3, r4
 8001ca4:	4688      	mov	r8, r1
 8001ca6:	1aa4      	subs	r4, r4, r2
 8001ca8:	400e      	ands	r6, r1
 8001caa:	e6f6      	b.n	8001a9a <__aeabi_dsub+0x112>
 8001cac:	4297      	cmp	r7, r2
 8001cae:	d03f      	beq.n	8001d30 <__aeabi_dsub+0x3a8>
 8001cb0:	4652      	mov	r2, sl
 8001cb2:	2501      	movs	r5, #1
 8001cb4:	2a38      	cmp	r2, #56	@ 0x38
 8001cb6:	dd00      	ble.n	8001cba <__aeabi_dsub+0x332>
 8001cb8:	e74a      	b.n	8001b50 <__aeabi_dsub+0x1c8>
 8001cba:	2280      	movs	r2, #128	@ 0x80
 8001cbc:	9b02      	ldr	r3, [sp, #8]
 8001cbe:	0412      	lsls	r2, r2, #16
 8001cc0:	4313      	orrs	r3, r2
 8001cc2:	9302      	str	r3, [sp, #8]
 8001cc4:	e72d      	b.n	8001b22 <__aeabi_dsub+0x19a>
 8001cc6:	003c      	movs	r4, r7
 8001cc8:	2500      	movs	r5, #0
 8001cca:	2200      	movs	r2, #0
 8001ccc:	e705      	b.n	8001ada <__aeabi_dsub+0x152>
 8001cce:	2307      	movs	r3, #7
 8001cd0:	402b      	ands	r3, r5
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d000      	beq.n	8001cd8 <__aeabi_dsub+0x350>
 8001cd6:	e6e2      	b.n	8001a9e <__aeabi_dsub+0x116>
 8001cd8:	e06b      	b.n	8001db2 <__aeabi_dsub+0x42a>
 8001cda:	46c0      	nop			@ (mov r8, r8)
 8001cdc:	000007ff 	.word	0x000007ff
 8001ce0:	ff7fffff 	.word	0xff7fffff
 8001ce4:	fffff801 	.word	0xfffff801
 8001ce8:	000007fe 	.word	0x000007fe
 8001cec:	0028      	movs	r0, r5
 8001cee:	f000 fa97 	bl	8002220 <__clzsi2>
 8001cf2:	0003      	movs	r3, r0
 8001cf4:	3318      	adds	r3, #24
 8001cf6:	2b1f      	cmp	r3, #31
 8001cf8:	dc00      	bgt.n	8001cfc <__aeabi_dsub+0x374>
 8001cfa:	e6b4      	b.n	8001a66 <__aeabi_dsub+0xde>
 8001cfc:	002a      	movs	r2, r5
 8001cfe:	3808      	subs	r0, #8
 8001d00:	4082      	lsls	r2, r0
 8001d02:	429f      	cmp	r7, r3
 8001d04:	dd00      	ble.n	8001d08 <__aeabi_dsub+0x380>
 8001d06:	e0b9      	b.n	8001e7c <__aeabi_dsub+0x4f4>
 8001d08:	1bdb      	subs	r3, r3, r7
 8001d0a:	1c58      	adds	r0, r3, #1
 8001d0c:	281f      	cmp	r0, #31
 8001d0e:	dc00      	bgt.n	8001d12 <__aeabi_dsub+0x38a>
 8001d10:	e1a0      	b.n	8002054 <__aeabi_dsub+0x6cc>
 8001d12:	0015      	movs	r5, r2
 8001d14:	3b1f      	subs	r3, #31
 8001d16:	40dd      	lsrs	r5, r3
 8001d18:	2820      	cmp	r0, #32
 8001d1a:	d005      	beq.n	8001d28 <__aeabi_dsub+0x3a0>
 8001d1c:	2340      	movs	r3, #64	@ 0x40
 8001d1e:	1a1b      	subs	r3, r3, r0
 8001d20:	409a      	lsls	r2, r3
 8001d22:	1e53      	subs	r3, r2, #1
 8001d24:	419a      	sbcs	r2, r3
 8001d26:	4315      	orrs	r5, r2
 8001d28:	2307      	movs	r3, #7
 8001d2a:	2700      	movs	r7, #0
 8001d2c:	402b      	ands	r3, r5
 8001d2e:	e7d0      	b.n	8001cd2 <__aeabi_dsub+0x34a>
 8001d30:	08c0      	lsrs	r0, r0, #3
 8001d32:	0762      	lsls	r2, r4, #29
 8001d34:	4302      	orrs	r2, r0
 8001d36:	08e4      	lsrs	r4, r4, #3
 8001d38:	e737      	b.n	8001baa <__aeabi_dsub+0x222>
 8001d3a:	08ea      	lsrs	r2, r5, #3
 8001d3c:	0763      	lsls	r3, r4, #29
 8001d3e:	431a      	orrs	r2, r3
 8001d40:	4bd3      	ldr	r3, [pc, #844]	@ (8002090 <__aeabi_dsub+0x708>)
 8001d42:	08e4      	lsrs	r4, r4, #3
 8001d44:	429f      	cmp	r7, r3
 8001d46:	d100      	bne.n	8001d4a <__aeabi_dsub+0x3c2>
 8001d48:	e72f      	b.n	8001baa <__aeabi_dsub+0x222>
 8001d4a:	0324      	lsls	r4, r4, #12
 8001d4c:	0b25      	lsrs	r5, r4, #12
 8001d4e:	057c      	lsls	r4, r7, #21
 8001d50:	0d64      	lsrs	r4, r4, #21
 8001d52:	e6c2      	b.n	8001ada <__aeabi_dsub+0x152>
 8001d54:	46ca      	mov	sl, r9
 8001d56:	0022      	movs	r2, r4
 8001d58:	4302      	orrs	r2, r0
 8001d5a:	d158      	bne.n	8001e0e <__aeabi_dsub+0x486>
 8001d5c:	4663      	mov	r3, ip
 8001d5e:	000e      	movs	r6, r1
 8001d60:	9c02      	ldr	r4, [sp, #8]
 8001d62:	9303      	str	r3, [sp, #12]
 8001d64:	9b03      	ldr	r3, [sp, #12]
 8001d66:	4657      	mov	r7, sl
 8001d68:	08da      	lsrs	r2, r3, #3
 8001d6a:	e7e7      	b.n	8001d3c <__aeabi_dsub+0x3b4>
 8001d6c:	4cc9      	ldr	r4, [pc, #804]	@ (8002094 <__aeabi_dsub+0x70c>)
 8001d6e:	1aff      	subs	r7, r7, r3
 8001d70:	4014      	ands	r4, r2
 8001d72:	e692      	b.n	8001a9a <__aeabi_dsub+0x112>
 8001d74:	4dc8      	ldr	r5, [pc, #800]	@ (8002098 <__aeabi_dsub+0x710>)
 8001d76:	1c7a      	adds	r2, r7, #1
 8001d78:	422a      	tst	r2, r5
 8001d7a:	d000      	beq.n	8001d7e <__aeabi_dsub+0x3f6>
 8001d7c:	e084      	b.n	8001e88 <__aeabi_dsub+0x500>
 8001d7e:	0022      	movs	r2, r4
 8001d80:	4302      	orrs	r2, r0
 8001d82:	2f00      	cmp	r7, #0
 8001d84:	d000      	beq.n	8001d88 <__aeabi_dsub+0x400>
 8001d86:	e0ef      	b.n	8001f68 <__aeabi_dsub+0x5e0>
 8001d88:	2a00      	cmp	r2, #0
 8001d8a:	d100      	bne.n	8001d8e <__aeabi_dsub+0x406>
 8001d8c:	e0e5      	b.n	8001f5a <__aeabi_dsub+0x5d2>
 8001d8e:	4662      	mov	r2, ip
 8001d90:	9902      	ldr	r1, [sp, #8]
 8001d92:	430a      	orrs	r2, r1
 8001d94:	d100      	bne.n	8001d98 <__aeabi_dsub+0x410>
 8001d96:	e0c5      	b.n	8001f24 <__aeabi_dsub+0x59c>
 8001d98:	4663      	mov	r3, ip
 8001d9a:	18c5      	adds	r5, r0, r3
 8001d9c:	468c      	mov	ip, r1
 8001d9e:	4285      	cmp	r5, r0
 8001da0:	4180      	sbcs	r0, r0
 8001da2:	4464      	add	r4, ip
 8001da4:	4240      	negs	r0, r0
 8001da6:	1824      	adds	r4, r4, r0
 8001da8:	0223      	lsls	r3, r4, #8
 8001daa:	d502      	bpl.n	8001db2 <__aeabi_dsub+0x42a>
 8001dac:	4bb9      	ldr	r3, [pc, #740]	@ (8002094 <__aeabi_dsub+0x70c>)
 8001dae:	3701      	adds	r7, #1
 8001db0:	401c      	ands	r4, r3
 8001db2:	46ba      	mov	sl, r7
 8001db4:	9503      	str	r5, [sp, #12]
 8001db6:	e7d5      	b.n	8001d64 <__aeabi_dsub+0x3dc>
 8001db8:	4662      	mov	r2, ip
 8001dba:	1a85      	subs	r5, r0, r2
 8001dbc:	42a8      	cmp	r0, r5
 8001dbe:	4192      	sbcs	r2, r2
 8001dc0:	4252      	negs	r2, r2
 8001dc2:	4691      	mov	r9, r2
 8001dc4:	9b02      	ldr	r3, [sp, #8]
 8001dc6:	1ae3      	subs	r3, r4, r3
 8001dc8:	001a      	movs	r2, r3
 8001dca:	464b      	mov	r3, r9
 8001dcc:	1ad2      	subs	r2, r2, r3
 8001dce:	0013      	movs	r3, r2
 8001dd0:	4691      	mov	r9, r2
 8001dd2:	021a      	lsls	r2, r3, #8
 8001dd4:	d46c      	bmi.n	8001eb0 <__aeabi_dsub+0x528>
 8001dd6:	464a      	mov	r2, r9
 8001dd8:	464c      	mov	r4, r9
 8001dda:	432a      	orrs	r2, r5
 8001ddc:	d000      	beq.n	8001de0 <__aeabi_dsub+0x458>
 8001dde:	e63a      	b.n	8001a56 <__aeabi_dsub+0xce>
 8001de0:	2600      	movs	r6, #0
 8001de2:	2400      	movs	r4, #0
 8001de4:	2500      	movs	r5, #0
 8001de6:	e678      	b.n	8001ada <__aeabi_dsub+0x152>
 8001de8:	9902      	ldr	r1, [sp, #8]
 8001dea:	4653      	mov	r3, sl
 8001dec:	000d      	movs	r5, r1
 8001dee:	3a20      	subs	r2, #32
 8001df0:	40d5      	lsrs	r5, r2
 8001df2:	2b20      	cmp	r3, #32
 8001df4:	d006      	beq.n	8001e04 <__aeabi_dsub+0x47c>
 8001df6:	2240      	movs	r2, #64	@ 0x40
 8001df8:	1ad2      	subs	r2, r2, r3
 8001dfa:	000b      	movs	r3, r1
 8001dfc:	4093      	lsls	r3, r2
 8001dfe:	4662      	mov	r2, ip
 8001e00:	431a      	orrs	r2, r3
 8001e02:	4693      	mov	fp, r2
 8001e04:	465b      	mov	r3, fp
 8001e06:	1e5a      	subs	r2, r3, #1
 8001e08:	4193      	sbcs	r3, r2
 8001e0a:	431d      	orrs	r5, r3
 8001e0c:	e619      	b.n	8001a42 <__aeabi_dsub+0xba>
 8001e0e:	4653      	mov	r3, sl
 8001e10:	1e5a      	subs	r2, r3, #1
 8001e12:	2b01      	cmp	r3, #1
 8001e14:	d100      	bne.n	8001e18 <__aeabi_dsub+0x490>
 8001e16:	e0c6      	b.n	8001fa6 <__aeabi_dsub+0x61e>
 8001e18:	4e9d      	ldr	r6, [pc, #628]	@ (8002090 <__aeabi_dsub+0x708>)
 8001e1a:	45b2      	cmp	sl, r6
 8001e1c:	d100      	bne.n	8001e20 <__aeabi_dsub+0x498>
 8001e1e:	e6bd      	b.n	8001b9c <__aeabi_dsub+0x214>
 8001e20:	4688      	mov	r8, r1
 8001e22:	000e      	movs	r6, r1
 8001e24:	2501      	movs	r5, #1
 8001e26:	2a38      	cmp	r2, #56	@ 0x38
 8001e28:	dc10      	bgt.n	8001e4c <__aeabi_dsub+0x4c4>
 8001e2a:	2a1f      	cmp	r2, #31
 8001e2c:	dc7f      	bgt.n	8001f2e <__aeabi_dsub+0x5a6>
 8001e2e:	2120      	movs	r1, #32
 8001e30:	0025      	movs	r5, r4
 8001e32:	1a89      	subs	r1, r1, r2
 8001e34:	0007      	movs	r7, r0
 8001e36:	4088      	lsls	r0, r1
 8001e38:	408d      	lsls	r5, r1
 8001e3a:	40d7      	lsrs	r7, r2
 8001e3c:	40d4      	lsrs	r4, r2
 8001e3e:	1e41      	subs	r1, r0, #1
 8001e40:	4188      	sbcs	r0, r1
 8001e42:	9b02      	ldr	r3, [sp, #8]
 8001e44:	433d      	orrs	r5, r7
 8001e46:	1b1b      	subs	r3, r3, r4
 8001e48:	4305      	orrs	r5, r0
 8001e4a:	9302      	str	r3, [sp, #8]
 8001e4c:	4662      	mov	r2, ip
 8001e4e:	1b55      	subs	r5, r2, r5
 8001e50:	45ac      	cmp	ip, r5
 8001e52:	4192      	sbcs	r2, r2
 8001e54:	9b02      	ldr	r3, [sp, #8]
 8001e56:	4252      	negs	r2, r2
 8001e58:	464f      	mov	r7, r9
 8001e5a:	1a9c      	subs	r4, r3, r2
 8001e5c:	e5f6      	b.n	8001a4c <__aeabi_dsub+0xc4>
 8001e5e:	2d00      	cmp	r5, #0
 8001e60:	d000      	beq.n	8001e64 <__aeabi_dsub+0x4dc>
 8001e62:	e0b7      	b.n	8001fd4 <__aeabi_dsub+0x64c>
 8001e64:	2a00      	cmp	r2, #0
 8001e66:	d100      	bne.n	8001e6a <__aeabi_dsub+0x4e2>
 8001e68:	e0f0      	b.n	800204c <__aeabi_dsub+0x6c4>
 8001e6a:	2601      	movs	r6, #1
 8001e6c:	400e      	ands	r6, r1
 8001e6e:	4663      	mov	r3, ip
 8001e70:	9802      	ldr	r0, [sp, #8]
 8001e72:	08d9      	lsrs	r1, r3, #3
 8001e74:	0742      	lsls	r2, r0, #29
 8001e76:	430a      	orrs	r2, r1
 8001e78:	08c4      	lsrs	r4, r0, #3
 8001e7a:	e696      	b.n	8001baa <__aeabi_dsub+0x222>
 8001e7c:	4c85      	ldr	r4, [pc, #532]	@ (8002094 <__aeabi_dsub+0x70c>)
 8001e7e:	1aff      	subs	r7, r7, r3
 8001e80:	4014      	ands	r4, r2
 8001e82:	0762      	lsls	r2, r4, #29
 8001e84:	08e4      	lsrs	r4, r4, #3
 8001e86:	e760      	b.n	8001d4a <__aeabi_dsub+0x3c2>
 8001e88:	4981      	ldr	r1, [pc, #516]	@ (8002090 <__aeabi_dsub+0x708>)
 8001e8a:	428a      	cmp	r2, r1
 8001e8c:	d100      	bne.n	8001e90 <__aeabi_dsub+0x508>
 8001e8e:	e0c9      	b.n	8002024 <__aeabi_dsub+0x69c>
 8001e90:	4663      	mov	r3, ip
 8001e92:	18c1      	adds	r1, r0, r3
 8001e94:	4281      	cmp	r1, r0
 8001e96:	4180      	sbcs	r0, r0
 8001e98:	9b02      	ldr	r3, [sp, #8]
 8001e9a:	4240      	negs	r0, r0
 8001e9c:	18e3      	adds	r3, r4, r3
 8001e9e:	181b      	adds	r3, r3, r0
 8001ea0:	07dd      	lsls	r5, r3, #31
 8001ea2:	085c      	lsrs	r4, r3, #1
 8001ea4:	2307      	movs	r3, #7
 8001ea6:	0849      	lsrs	r1, r1, #1
 8001ea8:	430d      	orrs	r5, r1
 8001eaa:	0017      	movs	r7, r2
 8001eac:	402b      	ands	r3, r5
 8001eae:	e710      	b.n	8001cd2 <__aeabi_dsub+0x34a>
 8001eb0:	4663      	mov	r3, ip
 8001eb2:	1a1d      	subs	r5, r3, r0
 8001eb4:	45ac      	cmp	ip, r5
 8001eb6:	4192      	sbcs	r2, r2
 8001eb8:	2601      	movs	r6, #1
 8001eba:	9b02      	ldr	r3, [sp, #8]
 8001ebc:	4252      	negs	r2, r2
 8001ebe:	1b1c      	subs	r4, r3, r4
 8001ec0:	4688      	mov	r8, r1
 8001ec2:	1aa4      	subs	r4, r4, r2
 8001ec4:	400e      	ands	r6, r1
 8001ec6:	e5c6      	b.n	8001a56 <__aeabi_dsub+0xce>
 8001ec8:	4663      	mov	r3, ip
 8001eca:	18c5      	adds	r5, r0, r3
 8001ecc:	9b02      	ldr	r3, [sp, #8]
 8001ece:	4285      	cmp	r5, r0
 8001ed0:	4180      	sbcs	r0, r0
 8001ed2:	469c      	mov	ip, r3
 8001ed4:	4240      	negs	r0, r0
 8001ed6:	4464      	add	r4, ip
 8001ed8:	1824      	adds	r4, r4, r0
 8001eda:	2701      	movs	r7, #1
 8001edc:	0223      	lsls	r3, r4, #8
 8001ede:	d400      	bmi.n	8001ee2 <__aeabi_dsub+0x55a>
 8001ee0:	e6f5      	b.n	8001cce <__aeabi_dsub+0x346>
 8001ee2:	2702      	movs	r7, #2
 8001ee4:	e641      	b.n	8001b6a <__aeabi_dsub+0x1e2>
 8001ee6:	4663      	mov	r3, ip
 8001ee8:	1ac5      	subs	r5, r0, r3
 8001eea:	42a8      	cmp	r0, r5
 8001eec:	4180      	sbcs	r0, r0
 8001eee:	9b02      	ldr	r3, [sp, #8]
 8001ef0:	4240      	negs	r0, r0
 8001ef2:	1ae4      	subs	r4, r4, r3
 8001ef4:	2701      	movs	r7, #1
 8001ef6:	1a24      	subs	r4, r4, r0
 8001ef8:	e5a8      	b.n	8001a4c <__aeabi_dsub+0xc4>
 8001efa:	9d02      	ldr	r5, [sp, #8]
 8001efc:	4652      	mov	r2, sl
 8001efe:	002b      	movs	r3, r5
 8001f00:	3a20      	subs	r2, #32
 8001f02:	40d3      	lsrs	r3, r2
 8001f04:	0019      	movs	r1, r3
 8001f06:	4653      	mov	r3, sl
 8001f08:	2b20      	cmp	r3, #32
 8001f0a:	d006      	beq.n	8001f1a <__aeabi_dsub+0x592>
 8001f0c:	2240      	movs	r2, #64	@ 0x40
 8001f0e:	1ad2      	subs	r2, r2, r3
 8001f10:	002b      	movs	r3, r5
 8001f12:	4093      	lsls	r3, r2
 8001f14:	4662      	mov	r2, ip
 8001f16:	431a      	orrs	r2, r3
 8001f18:	4693      	mov	fp, r2
 8001f1a:	465d      	mov	r5, fp
 8001f1c:	1e6b      	subs	r3, r5, #1
 8001f1e:	419d      	sbcs	r5, r3
 8001f20:	430d      	orrs	r5, r1
 8001f22:	e615      	b.n	8001b50 <__aeabi_dsub+0x1c8>
 8001f24:	0762      	lsls	r2, r4, #29
 8001f26:	08c0      	lsrs	r0, r0, #3
 8001f28:	4302      	orrs	r2, r0
 8001f2a:	08e4      	lsrs	r4, r4, #3
 8001f2c:	e70d      	b.n	8001d4a <__aeabi_dsub+0x3c2>
 8001f2e:	0011      	movs	r1, r2
 8001f30:	0027      	movs	r7, r4
 8001f32:	3920      	subs	r1, #32
 8001f34:	40cf      	lsrs	r7, r1
 8001f36:	2a20      	cmp	r2, #32
 8001f38:	d005      	beq.n	8001f46 <__aeabi_dsub+0x5be>
 8001f3a:	2140      	movs	r1, #64	@ 0x40
 8001f3c:	1a8a      	subs	r2, r1, r2
 8001f3e:	4094      	lsls	r4, r2
 8001f40:	0025      	movs	r5, r4
 8001f42:	4305      	orrs	r5, r0
 8001f44:	9503      	str	r5, [sp, #12]
 8001f46:	9d03      	ldr	r5, [sp, #12]
 8001f48:	1e6a      	subs	r2, r5, #1
 8001f4a:	4195      	sbcs	r5, r2
 8001f4c:	433d      	orrs	r5, r7
 8001f4e:	e77d      	b.n	8001e4c <__aeabi_dsub+0x4c4>
 8001f50:	2a00      	cmp	r2, #0
 8001f52:	d100      	bne.n	8001f56 <__aeabi_dsub+0x5ce>
 8001f54:	e744      	b.n	8001de0 <__aeabi_dsub+0x458>
 8001f56:	2601      	movs	r6, #1
 8001f58:	400e      	ands	r6, r1
 8001f5a:	4663      	mov	r3, ip
 8001f5c:	08d9      	lsrs	r1, r3, #3
 8001f5e:	9b02      	ldr	r3, [sp, #8]
 8001f60:	075a      	lsls	r2, r3, #29
 8001f62:	430a      	orrs	r2, r1
 8001f64:	08dc      	lsrs	r4, r3, #3
 8001f66:	e6f0      	b.n	8001d4a <__aeabi_dsub+0x3c2>
 8001f68:	2a00      	cmp	r2, #0
 8001f6a:	d028      	beq.n	8001fbe <__aeabi_dsub+0x636>
 8001f6c:	4662      	mov	r2, ip
 8001f6e:	9f02      	ldr	r7, [sp, #8]
 8001f70:	08c0      	lsrs	r0, r0, #3
 8001f72:	433a      	orrs	r2, r7
 8001f74:	d100      	bne.n	8001f78 <__aeabi_dsub+0x5f0>
 8001f76:	e6dc      	b.n	8001d32 <__aeabi_dsub+0x3aa>
 8001f78:	0762      	lsls	r2, r4, #29
 8001f7a:	4310      	orrs	r0, r2
 8001f7c:	2280      	movs	r2, #128	@ 0x80
 8001f7e:	08e4      	lsrs	r4, r4, #3
 8001f80:	0312      	lsls	r2, r2, #12
 8001f82:	4214      	tst	r4, r2
 8001f84:	d009      	beq.n	8001f9a <__aeabi_dsub+0x612>
 8001f86:	08fd      	lsrs	r5, r7, #3
 8001f88:	4215      	tst	r5, r2
 8001f8a:	d106      	bne.n	8001f9a <__aeabi_dsub+0x612>
 8001f8c:	4663      	mov	r3, ip
 8001f8e:	2601      	movs	r6, #1
 8001f90:	002c      	movs	r4, r5
 8001f92:	08d8      	lsrs	r0, r3, #3
 8001f94:	077b      	lsls	r3, r7, #29
 8001f96:	4318      	orrs	r0, r3
 8001f98:	400e      	ands	r6, r1
 8001f9a:	0f42      	lsrs	r2, r0, #29
 8001f9c:	00c0      	lsls	r0, r0, #3
 8001f9e:	08c0      	lsrs	r0, r0, #3
 8001fa0:	0752      	lsls	r2, r2, #29
 8001fa2:	4302      	orrs	r2, r0
 8001fa4:	e601      	b.n	8001baa <__aeabi_dsub+0x222>
 8001fa6:	4663      	mov	r3, ip
 8001fa8:	1a1d      	subs	r5, r3, r0
 8001faa:	45ac      	cmp	ip, r5
 8001fac:	4192      	sbcs	r2, r2
 8001fae:	9b02      	ldr	r3, [sp, #8]
 8001fb0:	4252      	negs	r2, r2
 8001fb2:	1b1c      	subs	r4, r3, r4
 8001fb4:	000e      	movs	r6, r1
 8001fb6:	4688      	mov	r8, r1
 8001fb8:	2701      	movs	r7, #1
 8001fba:	1aa4      	subs	r4, r4, r2
 8001fbc:	e546      	b.n	8001a4c <__aeabi_dsub+0xc4>
 8001fbe:	4663      	mov	r3, ip
 8001fc0:	08d9      	lsrs	r1, r3, #3
 8001fc2:	9b02      	ldr	r3, [sp, #8]
 8001fc4:	075a      	lsls	r2, r3, #29
 8001fc6:	430a      	orrs	r2, r1
 8001fc8:	08dc      	lsrs	r4, r3, #3
 8001fca:	e5ee      	b.n	8001baa <__aeabi_dsub+0x222>
 8001fcc:	4663      	mov	r3, ip
 8001fce:	9c02      	ldr	r4, [sp, #8]
 8001fd0:	9303      	str	r3, [sp, #12]
 8001fd2:	e6c7      	b.n	8001d64 <__aeabi_dsub+0x3dc>
 8001fd4:	08c0      	lsrs	r0, r0, #3
 8001fd6:	2a00      	cmp	r2, #0
 8001fd8:	d100      	bne.n	8001fdc <__aeabi_dsub+0x654>
 8001fda:	e6aa      	b.n	8001d32 <__aeabi_dsub+0x3aa>
 8001fdc:	0762      	lsls	r2, r4, #29
 8001fde:	4310      	orrs	r0, r2
 8001fe0:	2280      	movs	r2, #128	@ 0x80
 8001fe2:	08e4      	lsrs	r4, r4, #3
 8001fe4:	0312      	lsls	r2, r2, #12
 8001fe6:	4214      	tst	r4, r2
 8001fe8:	d0d7      	beq.n	8001f9a <__aeabi_dsub+0x612>
 8001fea:	9f02      	ldr	r7, [sp, #8]
 8001fec:	08fd      	lsrs	r5, r7, #3
 8001fee:	4215      	tst	r5, r2
 8001ff0:	d1d3      	bne.n	8001f9a <__aeabi_dsub+0x612>
 8001ff2:	4663      	mov	r3, ip
 8001ff4:	2601      	movs	r6, #1
 8001ff6:	08d8      	lsrs	r0, r3, #3
 8001ff8:	077b      	lsls	r3, r7, #29
 8001ffa:	002c      	movs	r4, r5
 8001ffc:	4318      	orrs	r0, r3
 8001ffe:	400e      	ands	r6, r1
 8002000:	e7cb      	b.n	8001f9a <__aeabi_dsub+0x612>
 8002002:	000a      	movs	r2, r1
 8002004:	0027      	movs	r7, r4
 8002006:	3a20      	subs	r2, #32
 8002008:	40d7      	lsrs	r7, r2
 800200a:	2920      	cmp	r1, #32
 800200c:	d005      	beq.n	800201a <__aeabi_dsub+0x692>
 800200e:	2240      	movs	r2, #64	@ 0x40
 8002010:	1a52      	subs	r2, r2, r1
 8002012:	4094      	lsls	r4, r2
 8002014:	0025      	movs	r5, r4
 8002016:	4305      	orrs	r5, r0
 8002018:	9503      	str	r5, [sp, #12]
 800201a:	9d03      	ldr	r5, [sp, #12]
 800201c:	1e6a      	subs	r2, r5, #1
 800201e:	4195      	sbcs	r5, r2
 8002020:	432f      	orrs	r7, r5
 8002022:	e610      	b.n	8001c46 <__aeabi_dsub+0x2be>
 8002024:	0014      	movs	r4, r2
 8002026:	2500      	movs	r5, #0
 8002028:	2200      	movs	r2, #0
 800202a:	e556      	b.n	8001ada <__aeabi_dsub+0x152>
 800202c:	9b02      	ldr	r3, [sp, #8]
 800202e:	4460      	add	r0, ip
 8002030:	4699      	mov	r9, r3
 8002032:	4560      	cmp	r0, ip
 8002034:	4192      	sbcs	r2, r2
 8002036:	444c      	add	r4, r9
 8002038:	4252      	negs	r2, r2
 800203a:	0005      	movs	r5, r0
 800203c:	18a4      	adds	r4, r4, r2
 800203e:	e74c      	b.n	8001eda <__aeabi_dsub+0x552>
 8002040:	001a      	movs	r2, r3
 8002042:	001c      	movs	r4, r3
 8002044:	432a      	orrs	r2, r5
 8002046:	d000      	beq.n	800204a <__aeabi_dsub+0x6c2>
 8002048:	e6b3      	b.n	8001db2 <__aeabi_dsub+0x42a>
 800204a:	e6c9      	b.n	8001de0 <__aeabi_dsub+0x458>
 800204c:	2480      	movs	r4, #128	@ 0x80
 800204e:	2600      	movs	r6, #0
 8002050:	0324      	lsls	r4, r4, #12
 8002052:	e5ae      	b.n	8001bb2 <__aeabi_dsub+0x22a>
 8002054:	2120      	movs	r1, #32
 8002056:	2500      	movs	r5, #0
 8002058:	1a09      	subs	r1, r1, r0
 800205a:	e517      	b.n	8001a8c <__aeabi_dsub+0x104>
 800205c:	2200      	movs	r2, #0
 800205e:	2500      	movs	r5, #0
 8002060:	4c0b      	ldr	r4, [pc, #44]	@ (8002090 <__aeabi_dsub+0x708>)
 8002062:	e53a      	b.n	8001ada <__aeabi_dsub+0x152>
 8002064:	2d00      	cmp	r5, #0
 8002066:	d100      	bne.n	800206a <__aeabi_dsub+0x6e2>
 8002068:	e5f6      	b.n	8001c58 <__aeabi_dsub+0x2d0>
 800206a:	464b      	mov	r3, r9
 800206c:	1bda      	subs	r2, r3, r7
 800206e:	4692      	mov	sl, r2
 8002070:	2f00      	cmp	r7, #0
 8002072:	d100      	bne.n	8002076 <__aeabi_dsub+0x6ee>
 8002074:	e66f      	b.n	8001d56 <__aeabi_dsub+0x3ce>
 8002076:	2a38      	cmp	r2, #56	@ 0x38
 8002078:	dc05      	bgt.n	8002086 <__aeabi_dsub+0x6fe>
 800207a:	2680      	movs	r6, #128	@ 0x80
 800207c:	0436      	lsls	r6, r6, #16
 800207e:	4334      	orrs	r4, r6
 8002080:	4688      	mov	r8, r1
 8002082:	000e      	movs	r6, r1
 8002084:	e6d1      	b.n	8001e2a <__aeabi_dsub+0x4a2>
 8002086:	4688      	mov	r8, r1
 8002088:	000e      	movs	r6, r1
 800208a:	2501      	movs	r5, #1
 800208c:	e6de      	b.n	8001e4c <__aeabi_dsub+0x4c4>
 800208e:	46c0      	nop			@ (mov r8, r8)
 8002090:	000007ff 	.word	0x000007ff
 8002094:	ff7fffff 	.word	0xff7fffff
 8002098:	000007fe 	.word	0x000007fe
 800209c:	2d00      	cmp	r5, #0
 800209e:	d100      	bne.n	80020a2 <__aeabi_dsub+0x71a>
 80020a0:	e668      	b.n	8001d74 <__aeabi_dsub+0x3ec>
 80020a2:	464b      	mov	r3, r9
 80020a4:	1bd9      	subs	r1, r3, r7
 80020a6:	2f00      	cmp	r7, #0
 80020a8:	d101      	bne.n	80020ae <__aeabi_dsub+0x726>
 80020aa:	468a      	mov	sl, r1
 80020ac:	e5a7      	b.n	8001bfe <__aeabi_dsub+0x276>
 80020ae:	2701      	movs	r7, #1
 80020b0:	2938      	cmp	r1, #56	@ 0x38
 80020b2:	dd00      	ble.n	80020b6 <__aeabi_dsub+0x72e>
 80020b4:	e5c7      	b.n	8001c46 <__aeabi_dsub+0x2be>
 80020b6:	2280      	movs	r2, #128	@ 0x80
 80020b8:	0412      	lsls	r2, r2, #16
 80020ba:	4314      	orrs	r4, r2
 80020bc:	e5af      	b.n	8001c1e <__aeabi_dsub+0x296>
 80020be:	46c0      	nop			@ (mov r8, r8)

080020c0 <__aeabi_dcmpun>:
 80020c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80020c2:	46c6      	mov	lr, r8
 80020c4:	031e      	lsls	r6, r3, #12
 80020c6:	0b36      	lsrs	r6, r6, #12
 80020c8:	46b0      	mov	r8, r6
 80020ca:	4e0d      	ldr	r6, [pc, #52]	@ (8002100 <__aeabi_dcmpun+0x40>)
 80020cc:	030c      	lsls	r4, r1, #12
 80020ce:	004d      	lsls	r5, r1, #1
 80020d0:	005f      	lsls	r7, r3, #1
 80020d2:	b500      	push	{lr}
 80020d4:	0b24      	lsrs	r4, r4, #12
 80020d6:	0d6d      	lsrs	r5, r5, #21
 80020d8:	0d7f      	lsrs	r7, r7, #21
 80020da:	42b5      	cmp	r5, r6
 80020dc:	d00b      	beq.n	80020f6 <__aeabi_dcmpun+0x36>
 80020de:	4908      	ldr	r1, [pc, #32]	@ (8002100 <__aeabi_dcmpun+0x40>)
 80020e0:	2000      	movs	r0, #0
 80020e2:	428f      	cmp	r7, r1
 80020e4:	d104      	bne.n	80020f0 <__aeabi_dcmpun+0x30>
 80020e6:	4646      	mov	r6, r8
 80020e8:	4316      	orrs	r6, r2
 80020ea:	0030      	movs	r0, r6
 80020ec:	1e43      	subs	r3, r0, #1
 80020ee:	4198      	sbcs	r0, r3
 80020f0:	bc80      	pop	{r7}
 80020f2:	46b8      	mov	r8, r7
 80020f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80020f6:	4304      	orrs	r4, r0
 80020f8:	2001      	movs	r0, #1
 80020fa:	2c00      	cmp	r4, #0
 80020fc:	d1f8      	bne.n	80020f0 <__aeabi_dcmpun+0x30>
 80020fe:	e7ee      	b.n	80020de <__aeabi_dcmpun+0x1e>
 8002100:	000007ff 	.word	0x000007ff

08002104 <__aeabi_d2iz>:
 8002104:	000b      	movs	r3, r1
 8002106:	0002      	movs	r2, r0
 8002108:	b570      	push	{r4, r5, r6, lr}
 800210a:	4d16      	ldr	r5, [pc, #88]	@ (8002164 <__aeabi_d2iz+0x60>)
 800210c:	030c      	lsls	r4, r1, #12
 800210e:	b082      	sub	sp, #8
 8002110:	0049      	lsls	r1, r1, #1
 8002112:	2000      	movs	r0, #0
 8002114:	9200      	str	r2, [sp, #0]
 8002116:	9301      	str	r3, [sp, #4]
 8002118:	0b24      	lsrs	r4, r4, #12
 800211a:	0d49      	lsrs	r1, r1, #21
 800211c:	0fde      	lsrs	r6, r3, #31
 800211e:	42a9      	cmp	r1, r5
 8002120:	dd04      	ble.n	800212c <__aeabi_d2iz+0x28>
 8002122:	4811      	ldr	r0, [pc, #68]	@ (8002168 <__aeabi_d2iz+0x64>)
 8002124:	4281      	cmp	r1, r0
 8002126:	dd03      	ble.n	8002130 <__aeabi_d2iz+0x2c>
 8002128:	4b10      	ldr	r3, [pc, #64]	@ (800216c <__aeabi_d2iz+0x68>)
 800212a:	18f0      	adds	r0, r6, r3
 800212c:	b002      	add	sp, #8
 800212e:	bd70      	pop	{r4, r5, r6, pc}
 8002130:	2080      	movs	r0, #128	@ 0x80
 8002132:	0340      	lsls	r0, r0, #13
 8002134:	4320      	orrs	r0, r4
 8002136:	4c0e      	ldr	r4, [pc, #56]	@ (8002170 <__aeabi_d2iz+0x6c>)
 8002138:	1a64      	subs	r4, r4, r1
 800213a:	2c1f      	cmp	r4, #31
 800213c:	dd08      	ble.n	8002150 <__aeabi_d2iz+0x4c>
 800213e:	4b0d      	ldr	r3, [pc, #52]	@ (8002174 <__aeabi_d2iz+0x70>)
 8002140:	1a5b      	subs	r3, r3, r1
 8002142:	40d8      	lsrs	r0, r3
 8002144:	0003      	movs	r3, r0
 8002146:	4258      	negs	r0, r3
 8002148:	2e00      	cmp	r6, #0
 800214a:	d1ef      	bne.n	800212c <__aeabi_d2iz+0x28>
 800214c:	0018      	movs	r0, r3
 800214e:	e7ed      	b.n	800212c <__aeabi_d2iz+0x28>
 8002150:	4b09      	ldr	r3, [pc, #36]	@ (8002178 <__aeabi_d2iz+0x74>)
 8002152:	9a00      	ldr	r2, [sp, #0]
 8002154:	469c      	mov	ip, r3
 8002156:	0003      	movs	r3, r0
 8002158:	4461      	add	r1, ip
 800215a:	408b      	lsls	r3, r1
 800215c:	40e2      	lsrs	r2, r4
 800215e:	4313      	orrs	r3, r2
 8002160:	e7f1      	b.n	8002146 <__aeabi_d2iz+0x42>
 8002162:	46c0      	nop			@ (mov r8, r8)
 8002164:	000003fe 	.word	0x000003fe
 8002168:	0000041d 	.word	0x0000041d
 800216c:	7fffffff 	.word	0x7fffffff
 8002170:	00000433 	.word	0x00000433
 8002174:	00000413 	.word	0x00000413
 8002178:	fffffbed 	.word	0xfffffbed

0800217c <__aeabi_i2d>:
 800217c:	b570      	push	{r4, r5, r6, lr}
 800217e:	2800      	cmp	r0, #0
 8002180:	d016      	beq.n	80021b0 <__aeabi_i2d+0x34>
 8002182:	17c3      	asrs	r3, r0, #31
 8002184:	18c5      	adds	r5, r0, r3
 8002186:	405d      	eors	r5, r3
 8002188:	0fc4      	lsrs	r4, r0, #31
 800218a:	0028      	movs	r0, r5
 800218c:	f000 f848 	bl	8002220 <__clzsi2>
 8002190:	4b10      	ldr	r3, [pc, #64]	@ (80021d4 <__aeabi_i2d+0x58>)
 8002192:	1a1b      	subs	r3, r3, r0
 8002194:	055b      	lsls	r3, r3, #21
 8002196:	0d5b      	lsrs	r3, r3, #21
 8002198:	280a      	cmp	r0, #10
 800219a:	dc14      	bgt.n	80021c6 <__aeabi_i2d+0x4a>
 800219c:	0002      	movs	r2, r0
 800219e:	002e      	movs	r6, r5
 80021a0:	3215      	adds	r2, #21
 80021a2:	4096      	lsls	r6, r2
 80021a4:	220b      	movs	r2, #11
 80021a6:	1a12      	subs	r2, r2, r0
 80021a8:	40d5      	lsrs	r5, r2
 80021aa:	032d      	lsls	r5, r5, #12
 80021ac:	0b2d      	lsrs	r5, r5, #12
 80021ae:	e003      	b.n	80021b8 <__aeabi_i2d+0x3c>
 80021b0:	2400      	movs	r4, #0
 80021b2:	2300      	movs	r3, #0
 80021b4:	2500      	movs	r5, #0
 80021b6:	2600      	movs	r6, #0
 80021b8:	051b      	lsls	r3, r3, #20
 80021ba:	432b      	orrs	r3, r5
 80021bc:	07e4      	lsls	r4, r4, #31
 80021be:	4323      	orrs	r3, r4
 80021c0:	0030      	movs	r0, r6
 80021c2:	0019      	movs	r1, r3
 80021c4:	bd70      	pop	{r4, r5, r6, pc}
 80021c6:	380b      	subs	r0, #11
 80021c8:	4085      	lsls	r5, r0
 80021ca:	032d      	lsls	r5, r5, #12
 80021cc:	2600      	movs	r6, #0
 80021ce:	0b2d      	lsrs	r5, r5, #12
 80021d0:	e7f2      	b.n	80021b8 <__aeabi_i2d+0x3c>
 80021d2:	46c0      	nop			@ (mov r8, r8)
 80021d4:	0000041e 	.word	0x0000041e

080021d8 <__aeabi_ui2d>:
 80021d8:	b510      	push	{r4, lr}
 80021da:	1e04      	subs	r4, r0, #0
 80021dc:	d010      	beq.n	8002200 <__aeabi_ui2d+0x28>
 80021de:	f000 f81f 	bl	8002220 <__clzsi2>
 80021e2:	4b0e      	ldr	r3, [pc, #56]	@ (800221c <__aeabi_ui2d+0x44>)
 80021e4:	1a1b      	subs	r3, r3, r0
 80021e6:	055b      	lsls	r3, r3, #21
 80021e8:	0d5b      	lsrs	r3, r3, #21
 80021ea:	280a      	cmp	r0, #10
 80021ec:	dc0f      	bgt.n	800220e <__aeabi_ui2d+0x36>
 80021ee:	220b      	movs	r2, #11
 80021f0:	0021      	movs	r1, r4
 80021f2:	1a12      	subs	r2, r2, r0
 80021f4:	40d1      	lsrs	r1, r2
 80021f6:	3015      	adds	r0, #21
 80021f8:	030a      	lsls	r2, r1, #12
 80021fa:	4084      	lsls	r4, r0
 80021fc:	0b12      	lsrs	r2, r2, #12
 80021fe:	e001      	b.n	8002204 <__aeabi_ui2d+0x2c>
 8002200:	2300      	movs	r3, #0
 8002202:	2200      	movs	r2, #0
 8002204:	051b      	lsls	r3, r3, #20
 8002206:	4313      	orrs	r3, r2
 8002208:	0020      	movs	r0, r4
 800220a:	0019      	movs	r1, r3
 800220c:	bd10      	pop	{r4, pc}
 800220e:	0022      	movs	r2, r4
 8002210:	380b      	subs	r0, #11
 8002212:	4082      	lsls	r2, r0
 8002214:	0312      	lsls	r2, r2, #12
 8002216:	2400      	movs	r4, #0
 8002218:	0b12      	lsrs	r2, r2, #12
 800221a:	e7f3      	b.n	8002204 <__aeabi_ui2d+0x2c>
 800221c:	0000041e 	.word	0x0000041e

08002220 <__clzsi2>:
 8002220:	211c      	movs	r1, #28
 8002222:	2301      	movs	r3, #1
 8002224:	041b      	lsls	r3, r3, #16
 8002226:	4298      	cmp	r0, r3
 8002228:	d301      	bcc.n	800222e <__clzsi2+0xe>
 800222a:	0c00      	lsrs	r0, r0, #16
 800222c:	3910      	subs	r1, #16
 800222e:	0a1b      	lsrs	r3, r3, #8
 8002230:	4298      	cmp	r0, r3
 8002232:	d301      	bcc.n	8002238 <__clzsi2+0x18>
 8002234:	0a00      	lsrs	r0, r0, #8
 8002236:	3908      	subs	r1, #8
 8002238:	091b      	lsrs	r3, r3, #4
 800223a:	4298      	cmp	r0, r3
 800223c:	d301      	bcc.n	8002242 <__clzsi2+0x22>
 800223e:	0900      	lsrs	r0, r0, #4
 8002240:	3904      	subs	r1, #4
 8002242:	a202      	add	r2, pc, #8	@ (adr r2, 800224c <__clzsi2+0x2c>)
 8002244:	5c10      	ldrb	r0, [r2, r0]
 8002246:	1840      	adds	r0, r0, r1
 8002248:	4770      	bx	lr
 800224a:	46c0      	nop			@ (mov r8, r8)
 800224c:	02020304 	.word	0x02020304
 8002250:	01010101 	.word	0x01010101
	...

0800225c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002260:	f001 f8c2 	bl	80033e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002264:	f000 f840 	bl	80022e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002268:	f000 fa2e 	bl	80026c8 <MX_GPIO_Init>
  MX_DMA_Init();
 800226c:	f000 fa0e 	bl	800268c <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002270:	f000 f9d8 	bl	8002624 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8002274:	f000 f904 	bl	8002480 <MX_SPI1_Init>
  MX_ADC_Init();
 8002278:	f000 f8a6 	bl	80023c8 <MX_ADC_Init>
  MX_SPI2_Init();
 800227c:	f000 f93e 	bl	80024fc <MX_SPI2_Init>
  MX_USB_DEVICE_Init();
 8002280:	f00a ffb2 	bl	800d1e8 <MX_USB_DEVICE_Init>
  MX_TIM3_Init();
 8002284:	f000 f978 	bl	8002578 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  // Startup sequence for LoRa module
  HAL_GPIO_WritePin(E5_NRST_GPIO_Port, E5_NRST_Pin, GPIO_PIN_SET);
 8002288:	2390      	movs	r3, #144	@ 0x90
 800228a:	05db      	lsls	r3, r3, #23
 800228c:	2201      	movs	r2, #1
 800228e:	2101      	movs	r1, #1
 8002290:	0018      	movs	r0, r3
 8002292:	f002 f83a 	bl	800430a <HAL_GPIO_WritePin>
  HAL_Delay(2000);
 8002296:	23fa      	movs	r3, #250	@ 0xfa
 8002298:	00db      	lsls	r3, r3, #3
 800229a:	0018      	movs	r0, r3
 800229c:	f001 f908 	bl	80034b0 <HAL_Delay>
  HAL_GPIO_WritePin(E5_NRST_GPIO_Port, E5_NRST_Pin, GPIO_PIN_RESET);
 80022a0:	2390      	movs	r3, #144	@ 0x90
 80022a2:	05db      	lsls	r3, r3, #23
 80022a4:	2200      	movs	r2, #0
 80022a6:	2101      	movs	r1, #1
 80022a8:	0018      	movs	r0, r3
 80022aa:	f002 f82e 	bl	800430a <HAL_GPIO_WritePin>
  HAL_Delay(100);
 80022ae:	2064      	movs	r0, #100	@ 0x64
 80022b0:	f001 f8fe 	bl	80034b0 <HAL_Delay>
  HAL_GPIO_WritePin(E5_NRST_GPIO_Port, E5_NRST_Pin, GPIO_PIN_SET);
 80022b4:	2390      	movs	r3, #144	@ 0x90
 80022b6:	05db      	lsls	r3, r3, #23
 80022b8:	2201      	movs	r2, #1
 80022ba:	2101      	movs	r1, #1
 80022bc:	0018      	movs	r0, r3
 80022be:	f002 f824 	bl	800430a <HAL_GPIO_WritePin>
  HAL_Delay(100);
 80022c2:	2064      	movs	r0, #100	@ 0x64
 80022c4:	f001 f8f4 	bl	80034b0 <HAL_Delay>

  // LoRa command reception callback
  HAL_UARTEx_ReceiveToIdle_DMA(&huart1, uart_rx_buf, UART_RX_BUF_SIZE);
 80022c8:	2380      	movs	r3, #128	@ 0x80
 80022ca:	00da      	lsls	r2, r3, #3
 80022cc:	4904      	ldr	r1, [pc, #16]	@ (80022e0 <main+0x84>)
 80022ce:	4b05      	ldr	r3, [pc, #20]	@ (80022e4 <main+0x88>)
 80022d0:	0018      	movs	r0, r3
 80022d2:	f007 f91f 	bl	8009514 <HAL_UARTEx_ReceiveToIdle_DMA>
//  }

//  CDC_Transmit_FS("JOIN SUCCESS\r\n", 14);

  #ifdef FLASH_TAG
    tag_main();
 80022d6:	f000 fe1f 	bl	8002f18 <tag_main>
//  HAL_Delay(100);
//  send_at_msg("AT+TEST=RFCFG,915,SF8,500,12,15,14,ON,OFF,OFF\r\n");
//  HAL_Delay(100);
//  send_at_msg("AT+TEST=RXLRPKT\r\n");

  while (1)
 80022da:	46c0      	nop			@ (mov r8, r8)
 80022dc:	e7fd      	b.n	80022da <main+0x7e>
 80022de:	46c0      	nop			@ (mov r8, r8)
 80022e0:	20000628 	.word	0x20000628
 80022e4:	2000052c 	.word	0x2000052c

080022e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022e8:	b590      	push	{r4, r7, lr}
 80022ea:	b099      	sub	sp, #100	@ 0x64
 80022ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022ee:	242c      	movs	r4, #44	@ 0x2c
 80022f0:	193b      	adds	r3, r7, r4
 80022f2:	0018      	movs	r0, r3
 80022f4:	2334      	movs	r3, #52	@ 0x34
 80022f6:	001a      	movs	r2, r3
 80022f8:	2100      	movs	r1, #0
 80022fa:	f00d fc7b 	bl	800fbf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022fe:	231c      	movs	r3, #28
 8002300:	18fb      	adds	r3, r7, r3
 8002302:	0018      	movs	r0, r3
 8002304:	2310      	movs	r3, #16
 8002306:	001a      	movs	r2, r3
 8002308:	2100      	movs	r1, #0
 800230a:	f00d fc73 	bl	800fbf4 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800230e:	003b      	movs	r3, r7
 8002310:	0018      	movs	r0, r3
 8002312:	231c      	movs	r3, #28
 8002314:	001a      	movs	r2, r3
 8002316:	2100      	movs	r1, #0
 8002318:	f00d fc6c 	bl	800fbf4 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14
 800231c:	0021      	movs	r1, r4
 800231e:	187b      	adds	r3, r7, r1
 8002320:	2232      	movs	r2, #50	@ 0x32
 8002322:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002324:	187b      	adds	r3, r7, r1
 8002326:	2201      	movs	r2, #1
 8002328:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800232a:	187b      	adds	r3, r7, r1
 800232c:	2201      	movs	r2, #1
 800232e:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8002330:	187b      	adds	r3, r7, r1
 8002332:	2201      	movs	r2, #1
 8002334:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002336:	187b      	adds	r3, r7, r1
 8002338:	2210      	movs	r2, #16
 800233a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800233c:	187b      	adds	r3, r7, r1
 800233e:	2210      	movs	r2, #16
 8002340:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002342:	187b      	adds	r3, r7, r1
 8002344:	2202      	movs	r2, #2
 8002346:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002348:	187b      	adds	r3, r7, r1
 800234a:	2280      	movs	r2, #128	@ 0x80
 800234c:	0212      	lsls	r2, r2, #8
 800234e:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002350:	187b      	adds	r3, r7, r1
 8002352:	22e0      	movs	r2, #224	@ 0xe0
 8002354:	0352      	lsls	r2, r2, #13
 8002356:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 8002358:	187b      	adds	r3, r7, r1
 800235a:	2201      	movs	r2, #1
 800235c:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800235e:	187b      	adds	r3, r7, r1
 8002360:	0018      	movs	r0, r3
 8002362:	f003 fe4d 	bl	8006000 <HAL_RCC_OscConfig>
 8002366:	1e03      	subs	r3, r0, #0
 8002368:	d001      	beq.n	800236e <SystemClock_Config+0x86>
  {
    Error_Handler();
 800236a:	f000 fae1 	bl	8002930 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800236e:	211c      	movs	r1, #28
 8002370:	187b      	adds	r3, r7, r1
 8002372:	2207      	movs	r2, #7
 8002374:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002376:	187b      	adds	r3, r7, r1
 8002378:	2202      	movs	r2, #2
 800237a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800237c:	187b      	adds	r3, r7, r1
 800237e:	2200      	movs	r2, #0
 8002380:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002382:	187b      	adds	r3, r7, r1
 8002384:	2200      	movs	r2, #0
 8002386:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8002388:	187b      	adds	r3, r7, r1
 800238a:	2101      	movs	r1, #1
 800238c:	0018      	movs	r0, r3
 800238e:	f004 f9bd 	bl	800670c <HAL_RCC_ClockConfig>
 8002392:	1e03      	subs	r3, r0, #0
 8002394:	d001      	beq.n	800239a <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8002396:	f000 facb 	bl	8002930 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART1;
 800239a:	003b      	movs	r3, r7
 800239c:	4a09      	ldr	r2, [pc, #36]	@ (80023c4 <SystemClock_Config+0xdc>)
 800239e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80023a0:	003b      	movs	r3, r7
 80023a2:	2200      	movs	r2, #0
 80023a4:	609a      	str	r2, [r3, #8]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80023a6:	003b      	movs	r3, r7
 80023a8:	2200      	movs	r2, #0
 80023aa:	619a      	str	r2, [r3, #24]

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80023ac:	003b      	movs	r3, r7
 80023ae:	0018      	movs	r0, r3
 80023b0:	f004 fb18 	bl	80069e4 <HAL_RCCEx_PeriphCLKConfig>
 80023b4:	1e03      	subs	r3, r0, #0
 80023b6:	d001      	beq.n	80023bc <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80023b8:	f000 faba 	bl	8002930 <Error_Handler>
  }
}
 80023bc:	46c0      	nop			@ (mov r8, r8)
 80023be:	46bd      	mov	sp, r7
 80023c0:	b019      	add	sp, #100	@ 0x64
 80023c2:	bd90      	pop	{r4, r7, pc}
 80023c4:	00020001 	.word	0x00020001

080023c8 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80023ce:	1d3b      	adds	r3, r7, #4
 80023d0:	0018      	movs	r0, r3
 80023d2:	230c      	movs	r3, #12
 80023d4:	001a      	movs	r2, r3
 80023d6:	2100      	movs	r1, #0
 80023d8:	f00d fc0c 	bl	800fbf4 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80023dc:	4b26      	ldr	r3, [pc, #152]	@ (8002478 <MX_ADC_Init+0xb0>)
 80023de:	4a27      	ldr	r2, [pc, #156]	@ (800247c <MX_ADC_Init+0xb4>)
 80023e0:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80023e2:	4b25      	ldr	r3, [pc, #148]	@ (8002478 <MX_ADC_Init+0xb0>)
 80023e4:	2200      	movs	r2, #0
 80023e6:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80023e8:	4b23      	ldr	r3, [pc, #140]	@ (8002478 <MX_ADC_Init+0xb0>)
 80023ea:	2200      	movs	r2, #0
 80023ec:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80023ee:	4b22      	ldr	r3, [pc, #136]	@ (8002478 <MX_ADC_Init+0xb0>)
 80023f0:	2200      	movs	r2, #0
 80023f2:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80023f4:	4b20      	ldr	r3, [pc, #128]	@ (8002478 <MX_ADC_Init+0xb0>)
 80023f6:	2201      	movs	r2, #1
 80023f8:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80023fa:	4b1f      	ldr	r3, [pc, #124]	@ (8002478 <MX_ADC_Init+0xb0>)
 80023fc:	2204      	movs	r2, #4
 80023fe:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8002400:	4b1d      	ldr	r3, [pc, #116]	@ (8002478 <MX_ADC_Init+0xb0>)
 8002402:	2200      	movs	r2, #0
 8002404:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8002406:	4b1c      	ldr	r3, [pc, #112]	@ (8002478 <MX_ADC_Init+0xb0>)
 8002408:	2200      	movs	r2, #0
 800240a:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 800240c:	4b1a      	ldr	r3, [pc, #104]	@ (8002478 <MX_ADC_Init+0xb0>)
 800240e:	2200      	movs	r2, #0
 8002410:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8002412:	4b19      	ldr	r3, [pc, #100]	@ (8002478 <MX_ADC_Init+0xb0>)
 8002414:	2200      	movs	r2, #0
 8002416:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002418:	4b17      	ldr	r3, [pc, #92]	@ (8002478 <MX_ADC_Init+0xb0>)
 800241a:	22c2      	movs	r2, #194	@ 0xc2
 800241c:	32ff      	adds	r2, #255	@ 0xff
 800241e:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002420:	4b15      	ldr	r3, [pc, #84]	@ (8002478 <MX_ADC_Init+0xb0>)
 8002422:	2200      	movs	r2, #0
 8002424:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 8002426:	4b14      	ldr	r3, [pc, #80]	@ (8002478 <MX_ADC_Init+0xb0>)
 8002428:	2224      	movs	r2, #36	@ 0x24
 800242a:	2100      	movs	r1, #0
 800242c:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800242e:	4b12      	ldr	r3, [pc, #72]	@ (8002478 <MX_ADC_Init+0xb0>)
 8002430:	2201      	movs	r2, #1
 8002432:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8002434:	4b10      	ldr	r3, [pc, #64]	@ (8002478 <MX_ADC_Init+0xb0>)
 8002436:	0018      	movs	r0, r3
 8002438:	f001 f85e 	bl	80034f8 <HAL_ADC_Init>
 800243c:	1e03      	subs	r3, r0, #0
 800243e:	d001      	beq.n	8002444 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8002440:	f000 fa76 	bl	8002930 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002444:	1d3b      	adds	r3, r7, #4
 8002446:	2208      	movs	r2, #8
 8002448:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800244a:	1d3b      	adds	r3, r7, #4
 800244c:	2280      	movs	r2, #128	@ 0x80
 800244e:	0152      	lsls	r2, r2, #5
 8002450:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002452:	1d3b      	adds	r3, r7, #4
 8002454:	2280      	movs	r2, #128	@ 0x80
 8002456:	0552      	lsls	r2, r2, #21
 8002458:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800245a:	1d3a      	adds	r2, r7, #4
 800245c:	4b06      	ldr	r3, [pc, #24]	@ (8002478 <MX_ADC_Init+0xb0>)
 800245e:	0011      	movs	r1, r2
 8002460:	0018      	movs	r0, r3
 8002462:	f001 f989 	bl	8003778 <HAL_ADC_ConfigChannel>
 8002466:	1e03      	subs	r3, r0, #0
 8002468:	d001      	beq.n	800246e <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 800246a:	f000 fa61 	bl	8002930 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800246e:	46c0      	nop			@ (mov r8, r8)
 8002470:	46bd      	mov	sp, r7
 8002472:	b004      	add	sp, #16
 8002474:	bd80      	pop	{r7, pc}
 8002476:	46c0      	nop			@ (mov r8, r8)
 8002478:	200003dc 	.word	0x200003dc
 800247c:	40012400 	.word	0x40012400

08002480 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002484:	4b1b      	ldr	r3, [pc, #108]	@ (80024f4 <MX_SPI1_Init+0x74>)
 8002486:	4a1c      	ldr	r2, [pc, #112]	@ (80024f8 <MX_SPI1_Init+0x78>)
 8002488:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800248a:	4b1a      	ldr	r3, [pc, #104]	@ (80024f4 <MX_SPI1_Init+0x74>)
 800248c:	2282      	movs	r2, #130	@ 0x82
 800248e:	0052      	lsls	r2, r2, #1
 8002490:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002492:	4b18      	ldr	r3, [pc, #96]	@ (80024f4 <MX_SPI1_Init+0x74>)
 8002494:	2200      	movs	r2, #0
 8002496:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002498:	4b16      	ldr	r3, [pc, #88]	@ (80024f4 <MX_SPI1_Init+0x74>)
 800249a:	22e0      	movs	r2, #224	@ 0xe0
 800249c:	00d2      	lsls	r2, r2, #3
 800249e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80024a0:	4b14      	ldr	r3, [pc, #80]	@ (80024f4 <MX_SPI1_Init+0x74>)
 80024a2:	2200      	movs	r2, #0
 80024a4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80024a6:	4b13      	ldr	r3, [pc, #76]	@ (80024f4 <MX_SPI1_Init+0x74>)
 80024a8:	2200      	movs	r2, #0
 80024aa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80024ac:	4b11      	ldr	r3, [pc, #68]	@ (80024f4 <MX_SPI1_Init+0x74>)
 80024ae:	2280      	movs	r2, #128	@ 0x80
 80024b0:	0092      	lsls	r2, r2, #2
 80024b2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80024b4:	4b0f      	ldr	r3, [pc, #60]	@ (80024f4 <MX_SPI1_Init+0x74>)
 80024b6:	2200      	movs	r2, #0
 80024b8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80024ba:	4b0e      	ldr	r3, [pc, #56]	@ (80024f4 <MX_SPI1_Init+0x74>)
 80024bc:	2200      	movs	r2, #0
 80024be:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80024c0:	4b0c      	ldr	r3, [pc, #48]	@ (80024f4 <MX_SPI1_Init+0x74>)
 80024c2:	2200      	movs	r2, #0
 80024c4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80024c6:	4b0b      	ldr	r3, [pc, #44]	@ (80024f4 <MX_SPI1_Init+0x74>)
 80024c8:	2200      	movs	r2, #0
 80024ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80024cc:	4b09      	ldr	r3, [pc, #36]	@ (80024f4 <MX_SPI1_Init+0x74>)
 80024ce:	2207      	movs	r2, #7
 80024d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80024d2:	4b08      	ldr	r3, [pc, #32]	@ (80024f4 <MX_SPI1_Init+0x74>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80024d8:	4b06      	ldr	r3, [pc, #24]	@ (80024f4 <MX_SPI1_Init+0x74>)
 80024da:	2208      	movs	r2, #8
 80024dc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80024de:	4b05      	ldr	r3, [pc, #20]	@ (80024f4 <MX_SPI1_Init+0x74>)
 80024e0:	0018      	movs	r0, r3
 80024e2:	f004 fb7d 	bl	8006be0 <HAL_SPI_Init>
 80024e6:	1e03      	subs	r3, r0, #0
 80024e8:	d001      	beq.n	80024ee <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80024ea:	f000 fa21 	bl	8002930 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80024ee:	46c0      	nop			@ (mov r8, r8)
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	2000041c 	.word	0x2000041c
 80024f8:	40013000 	.word	0x40013000

080024fc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002500:	4b1b      	ldr	r3, [pc, #108]	@ (8002570 <MX_SPI2_Init+0x74>)
 8002502:	4a1c      	ldr	r2, [pc, #112]	@ (8002574 <MX_SPI2_Init+0x78>)
 8002504:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002506:	4b1a      	ldr	r3, [pc, #104]	@ (8002570 <MX_SPI2_Init+0x74>)
 8002508:	2282      	movs	r2, #130	@ 0x82
 800250a:	0052      	lsls	r2, r2, #1
 800250c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800250e:	4b18      	ldr	r3, [pc, #96]	@ (8002570 <MX_SPI2_Init+0x74>)
 8002510:	2200      	movs	r2, #0
 8002512:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8002514:	4b16      	ldr	r3, [pc, #88]	@ (8002570 <MX_SPI2_Init+0x74>)
 8002516:	22c0      	movs	r2, #192	@ 0xc0
 8002518:	0092      	lsls	r2, r2, #2
 800251a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800251c:	4b14      	ldr	r3, [pc, #80]	@ (8002570 <MX_SPI2_Init+0x74>)
 800251e:	2200      	movs	r2, #0
 8002520:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002522:	4b13      	ldr	r3, [pc, #76]	@ (8002570 <MX_SPI2_Init+0x74>)
 8002524:	2200      	movs	r2, #0
 8002526:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002528:	4b11      	ldr	r3, [pc, #68]	@ (8002570 <MX_SPI2_Init+0x74>)
 800252a:	2280      	movs	r2, #128	@ 0x80
 800252c:	02d2      	lsls	r2, r2, #11
 800252e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002530:	4b0f      	ldr	r3, [pc, #60]	@ (8002570 <MX_SPI2_Init+0x74>)
 8002532:	2200      	movs	r2, #0
 8002534:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002536:	4b0e      	ldr	r3, [pc, #56]	@ (8002570 <MX_SPI2_Init+0x74>)
 8002538:	2200      	movs	r2, #0
 800253a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800253c:	4b0c      	ldr	r3, [pc, #48]	@ (8002570 <MX_SPI2_Init+0x74>)
 800253e:	2200      	movs	r2, #0
 8002540:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002542:	4b0b      	ldr	r3, [pc, #44]	@ (8002570 <MX_SPI2_Init+0x74>)
 8002544:	2200      	movs	r2, #0
 8002546:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002548:	4b09      	ldr	r3, [pc, #36]	@ (8002570 <MX_SPI2_Init+0x74>)
 800254a:	2207      	movs	r2, #7
 800254c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800254e:	4b08      	ldr	r3, [pc, #32]	@ (8002570 <MX_SPI2_Init+0x74>)
 8002550:	2200      	movs	r2, #0
 8002552:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002554:	4b06      	ldr	r3, [pc, #24]	@ (8002570 <MX_SPI2_Init+0x74>)
 8002556:	2208      	movs	r2, #8
 8002558:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800255a:	4b05      	ldr	r3, [pc, #20]	@ (8002570 <MX_SPI2_Init+0x74>)
 800255c:	0018      	movs	r0, r3
 800255e:	f004 fb3f 	bl	8006be0 <HAL_SPI_Init>
 8002562:	1e03      	subs	r3, r0, #0
 8002564:	d001      	beq.n	800256a <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002566:	f000 f9e3 	bl	8002930 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800256a:	46c0      	nop			@ (mov r8, r8)
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	20000480 	.word	0x20000480
 8002574:	40003800 	.word	0x40003800

08002578 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b086      	sub	sp, #24
 800257c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800257e:	2308      	movs	r3, #8
 8002580:	18fb      	adds	r3, r7, r3
 8002582:	0018      	movs	r0, r3
 8002584:	2310      	movs	r3, #16
 8002586:	001a      	movs	r2, r3
 8002588:	2100      	movs	r1, #0
 800258a:	f00d fb33 	bl	800fbf4 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800258e:	003b      	movs	r3, r7
 8002590:	0018      	movs	r0, r3
 8002592:	2308      	movs	r3, #8
 8002594:	001a      	movs	r2, r3
 8002596:	2100      	movs	r1, #0
 8002598:	f00d fb2c 	bl	800fbf4 <memset>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800259c:	4b1f      	ldr	r3, [pc, #124]	@ (800261c <MX_TIM3_Init+0xa4>)
 800259e:	4a20      	ldr	r2, [pc, #128]	@ (8002620 <MX_TIM3_Init+0xa8>)
 80025a0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 500-1;
 80025a2:	4b1e      	ldr	r3, [pc, #120]	@ (800261c <MX_TIM3_Init+0xa4>)
 80025a4:	22f4      	movs	r2, #244	@ 0xf4
 80025a6:	32ff      	adds	r2, #255	@ 0xff
 80025a8:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025aa:	4b1c      	ldr	r3, [pc, #112]	@ (800261c <MX_TIM3_Init+0xa4>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 360-1;
 80025b0:	4b1a      	ldr	r3, [pc, #104]	@ (800261c <MX_TIM3_Init+0xa4>)
 80025b2:	2268      	movs	r2, #104	@ 0x68
 80025b4:	32ff      	adds	r2, #255	@ 0xff
 80025b6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025b8:	4b18      	ldr	r3, [pc, #96]	@ (800261c <MX_TIM3_Init+0xa4>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025be:	4b17      	ldr	r3, [pc, #92]	@ (800261c <MX_TIM3_Init+0xa4>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80025c4:	4b15      	ldr	r3, [pc, #84]	@ (800261c <MX_TIM3_Init+0xa4>)
 80025c6:	0018      	movs	r0, r3
 80025c8:	f005 fa36 	bl	8007a38 <HAL_TIM_Base_Init>
 80025cc:	1e03      	subs	r3, r0, #0
 80025ce:	d001      	beq.n	80025d4 <MX_TIM3_Init+0x5c>
  {
    Error_Handler();
 80025d0:	f000 f9ae 	bl	8002930 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025d4:	2108      	movs	r1, #8
 80025d6:	187b      	adds	r3, r7, r1
 80025d8:	2280      	movs	r2, #128	@ 0x80
 80025da:	0152      	lsls	r2, r2, #5
 80025dc:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80025de:	187a      	adds	r2, r7, r1
 80025e0:	4b0e      	ldr	r3, [pc, #56]	@ (800261c <MX_TIM3_Init+0xa4>)
 80025e2:	0011      	movs	r1, r2
 80025e4:	0018      	movs	r0, r3
 80025e6:	f005 fb65 	bl	8007cb4 <HAL_TIM_ConfigClockSource>
 80025ea:	1e03      	subs	r3, r0, #0
 80025ec:	d001      	beq.n	80025f2 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 80025ee:	f000 f99f 	bl	8002930 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025f2:	003b      	movs	r3, r7
 80025f4:	2200      	movs	r2, #0
 80025f6:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025f8:	003b      	movs	r3, r7
 80025fa:	2200      	movs	r2, #0
 80025fc:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80025fe:	003a      	movs	r2, r7
 8002600:	4b06      	ldr	r3, [pc, #24]	@ (800261c <MX_TIM3_Init+0xa4>)
 8002602:	0011      	movs	r1, r2
 8002604:	0018      	movs	r0, r3
 8002606:	f005 fd79 	bl	80080fc <HAL_TIMEx_MasterConfigSynchronization>
 800260a:	1e03      	subs	r3, r0, #0
 800260c:	d001      	beq.n	8002612 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800260e:	f000 f98f 	bl	8002930 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002612:	46c0      	nop			@ (mov r8, r8)
 8002614:	46bd      	mov	sp, r7
 8002616:	b006      	add	sp, #24
 8002618:	bd80      	pop	{r7, pc}
 800261a:	46c0      	nop			@ (mov r8, r8)
 800261c:	200004e4 	.word	0x200004e4
 8002620:	40000400 	.word	0x40000400

08002624 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002628:	4b16      	ldr	r3, [pc, #88]	@ (8002684 <MX_USART1_UART_Init+0x60>)
 800262a:	4a17      	ldr	r2, [pc, #92]	@ (8002688 <MX_USART1_UART_Init+0x64>)
 800262c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800262e:	4b15      	ldr	r3, [pc, #84]	@ (8002684 <MX_USART1_UART_Init+0x60>)
 8002630:	2296      	movs	r2, #150	@ 0x96
 8002632:	0192      	lsls	r2, r2, #6
 8002634:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002636:	4b13      	ldr	r3, [pc, #76]	@ (8002684 <MX_USART1_UART_Init+0x60>)
 8002638:	2200      	movs	r2, #0
 800263a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800263c:	4b11      	ldr	r3, [pc, #68]	@ (8002684 <MX_USART1_UART_Init+0x60>)
 800263e:	2200      	movs	r2, #0
 8002640:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002642:	4b10      	ldr	r3, [pc, #64]	@ (8002684 <MX_USART1_UART_Init+0x60>)
 8002644:	2200      	movs	r2, #0
 8002646:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002648:	4b0e      	ldr	r3, [pc, #56]	@ (8002684 <MX_USART1_UART_Init+0x60>)
 800264a:	220c      	movs	r2, #12
 800264c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800264e:	4b0d      	ldr	r3, [pc, #52]	@ (8002684 <MX_USART1_UART_Init+0x60>)
 8002650:	2200      	movs	r2, #0
 8002652:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002654:	4b0b      	ldr	r3, [pc, #44]	@ (8002684 <MX_USART1_UART_Init+0x60>)
 8002656:	2200      	movs	r2, #0
 8002658:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800265a:	4b0a      	ldr	r3, [pc, #40]	@ (8002684 <MX_USART1_UART_Init+0x60>)
 800265c:	2200      	movs	r2, #0
 800265e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 8002660:	4b08      	ldr	r3, [pc, #32]	@ (8002684 <MX_USART1_UART_Init+0x60>)
 8002662:	2210      	movs	r2, #16
 8002664:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8002666:	4b07      	ldr	r3, [pc, #28]	@ (8002684 <MX_USART1_UART_Init+0x60>)
 8002668:	2280      	movs	r2, #128	@ 0x80
 800266a:	0152      	lsls	r2, r2, #5
 800266c:	639a      	str	r2, [r3, #56]	@ 0x38
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800266e:	4b05      	ldr	r3, [pc, #20]	@ (8002684 <MX_USART1_UART_Init+0x60>)
 8002670:	0018      	movs	r0, r3
 8002672:	f005 fdb1 	bl	80081d8 <HAL_UART_Init>
 8002676:	1e03      	subs	r3, r0, #0
 8002678:	d001      	beq.n	800267e <MX_USART1_UART_Init+0x5a>
  {
    Error_Handler();
 800267a:	f000 f959 	bl	8002930 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800267e:	46c0      	nop			@ (mov r8, r8)
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}
 8002684:	2000052c 	.word	0x2000052c
 8002688:	40013800 	.word	0x40013800

0800268c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b082      	sub	sp, #8
 8002690:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002692:	4b0c      	ldr	r3, [pc, #48]	@ (80026c4 <MX_DMA_Init+0x38>)
 8002694:	695a      	ldr	r2, [r3, #20]
 8002696:	4b0b      	ldr	r3, [pc, #44]	@ (80026c4 <MX_DMA_Init+0x38>)
 8002698:	2101      	movs	r1, #1
 800269a:	430a      	orrs	r2, r1
 800269c:	615a      	str	r2, [r3, #20]
 800269e:	4b09      	ldr	r3, [pc, #36]	@ (80026c4 <MX_DMA_Init+0x38>)
 80026a0:	695b      	ldr	r3, [r3, #20]
 80026a2:	2201      	movs	r2, #1
 80026a4:	4013      	ands	r3, r2
 80026a6:	607b      	str	r3, [r7, #4]
 80026a8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80026aa:	2200      	movs	r2, #0
 80026ac:	2100      	movs	r1, #0
 80026ae:	200a      	movs	r0, #10
 80026b0:	f001 fa3e 	bl	8003b30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80026b4:	200a      	movs	r0, #10
 80026b6:	f001 fa50 	bl	8003b5a <HAL_NVIC_EnableIRQ>

}
 80026ba:	46c0      	nop			@ (mov r8, r8)
 80026bc:	46bd      	mov	sp, r7
 80026be:	b002      	add	sp, #8
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	46c0      	nop			@ (mov r8, r8)
 80026c4:	40021000 	.word	0x40021000

080026c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80026c8:	b590      	push	{r4, r7, lr}
 80026ca:	b089      	sub	sp, #36	@ 0x24
 80026cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026ce:	240c      	movs	r4, #12
 80026d0:	193b      	adds	r3, r7, r4
 80026d2:	0018      	movs	r0, r3
 80026d4:	2314      	movs	r3, #20
 80026d6:	001a      	movs	r2, r3
 80026d8:	2100      	movs	r1, #0
 80026da:	f00d fa8b 	bl	800fbf4 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80026de:	4b5b      	ldr	r3, [pc, #364]	@ (800284c <MX_GPIO_Init+0x184>)
 80026e0:	695a      	ldr	r2, [r3, #20]
 80026e2:	4b5a      	ldr	r3, [pc, #360]	@ (800284c <MX_GPIO_Init+0x184>)
 80026e4:	2180      	movs	r1, #128	@ 0x80
 80026e6:	03c9      	lsls	r1, r1, #15
 80026e8:	430a      	orrs	r2, r1
 80026ea:	615a      	str	r2, [r3, #20]
 80026ec:	4b57      	ldr	r3, [pc, #348]	@ (800284c <MX_GPIO_Init+0x184>)
 80026ee:	695a      	ldr	r2, [r3, #20]
 80026f0:	2380      	movs	r3, #128	@ 0x80
 80026f2:	03db      	lsls	r3, r3, #15
 80026f4:	4013      	ands	r3, r2
 80026f6:	60bb      	str	r3, [r7, #8]
 80026f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80026fa:	4b54      	ldr	r3, [pc, #336]	@ (800284c <MX_GPIO_Init+0x184>)
 80026fc:	695a      	ldr	r2, [r3, #20]
 80026fe:	4b53      	ldr	r3, [pc, #332]	@ (800284c <MX_GPIO_Init+0x184>)
 8002700:	2180      	movs	r1, #128	@ 0x80
 8002702:	0289      	lsls	r1, r1, #10
 8002704:	430a      	orrs	r2, r1
 8002706:	615a      	str	r2, [r3, #20]
 8002708:	4b50      	ldr	r3, [pc, #320]	@ (800284c <MX_GPIO_Init+0x184>)
 800270a:	695a      	ldr	r2, [r3, #20]
 800270c:	2380      	movs	r3, #128	@ 0x80
 800270e:	029b      	lsls	r3, r3, #10
 8002710:	4013      	ands	r3, r2
 8002712:	607b      	str	r3, [r7, #4]
 8002714:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002716:	4b4d      	ldr	r3, [pc, #308]	@ (800284c <MX_GPIO_Init+0x184>)
 8002718:	695a      	ldr	r2, [r3, #20]
 800271a:	4b4c      	ldr	r3, [pc, #304]	@ (800284c <MX_GPIO_Init+0x184>)
 800271c:	2180      	movs	r1, #128	@ 0x80
 800271e:	02c9      	lsls	r1, r1, #11
 8002720:	430a      	orrs	r2, r1
 8002722:	615a      	str	r2, [r3, #20]
 8002724:	4b49      	ldr	r3, [pc, #292]	@ (800284c <MX_GPIO_Init+0x184>)
 8002726:	695a      	ldr	r2, [r3, #20]
 8002728:	2380      	movs	r3, #128	@ 0x80
 800272a:	02db      	lsls	r3, r3, #11
 800272c:	4013      	ands	r3, r2
 800272e:	603b      	str	r3, [r7, #0]
 8002730:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, E5_NRST_Pin|DW_NSS_Pin, GPIO_PIN_RESET);
 8002732:	2390      	movs	r3, #144	@ 0x90
 8002734:	05db      	lsls	r3, r3, #23
 8002736:	2200      	movs	r2, #0
 8002738:	2111      	movs	r1, #17
 800273a:	0018      	movs	r0, r3
 800273c:	f001 fde5 	bl	800430a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SCREEN_EN_Pin|SD_CS_Pin|WAKE_Pin|TFT_DC_Pin
 8002740:	4943      	ldr	r1, [pc, #268]	@ (8002850 <MX_GPIO_Init+0x188>)
 8002742:	4b44      	ldr	r3, [pc, #272]	@ (8002854 <MX_GPIO_Init+0x18c>)
 8002744:	2200      	movs	r2, #0
 8002746:	0018      	movs	r0, r3
 8002748:	f001 fddf 	bl	800430a <HAL_GPIO_WritePin>
                          |TFT_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : E5_NRST_Pin */
  GPIO_InitStruct.Pin = E5_NRST_Pin;
 800274c:	193b      	adds	r3, r7, r4
 800274e:	2201      	movs	r2, #1
 8002750:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002752:	193b      	adds	r3, r7, r4
 8002754:	2201      	movs	r2, #1
 8002756:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002758:	193b      	adds	r3, r7, r4
 800275a:	2200      	movs	r2, #0
 800275c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800275e:	193b      	adds	r3, r7, r4
 8002760:	2200      	movs	r2, #0
 8002762:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(E5_NRST_GPIO_Port, &GPIO_InitStruct);
 8002764:	193a      	adds	r2, r7, r4
 8002766:	2390      	movs	r3, #144	@ 0x90
 8002768:	05db      	lsls	r3, r3, #23
 800276a:	0011      	movs	r1, r2
 800276c:	0018      	movs	r0, r3
 800276e:	f001 fc37 	bl	8003fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DW_RESET_Pin */
  GPIO_InitStruct.Pin = DW_RESET_Pin;
 8002772:	193b      	adds	r3, r7, r4
 8002774:	2204      	movs	r2, #4
 8002776:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002778:	193b      	adds	r3, r7, r4
 800277a:	2288      	movs	r2, #136	@ 0x88
 800277c:	0352      	lsls	r2, r2, #13
 800277e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002780:	193b      	adds	r3, r7, r4
 8002782:	2200      	movs	r2, #0
 8002784:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 8002786:	193a      	adds	r2, r7, r4
 8002788:	2390      	movs	r3, #144	@ 0x90
 800278a:	05db      	lsls	r3, r3, #23
 800278c:	0011      	movs	r1, r2
 800278e:	0018      	movs	r0, r3
 8002790:	f001 fc26 	bl	8003fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DW_NSS_Pin */
  GPIO_InitStruct.Pin = DW_NSS_Pin;
 8002794:	193b      	adds	r3, r7, r4
 8002796:	2210      	movs	r2, #16
 8002798:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800279a:	193b      	adds	r3, r7, r4
 800279c:	2201      	movs	r2, #1
 800279e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a0:	193b      	adds	r3, r7, r4
 80027a2:	2200      	movs	r2, #0
 80027a4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80027a6:	193b      	adds	r3, r7, r4
 80027a8:	2203      	movs	r2, #3
 80027aa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DW_NSS_GPIO_Port, &GPIO_InitStruct);
 80027ac:	193a      	adds	r2, r7, r4
 80027ae:	2390      	movs	r3, #144	@ 0x90
 80027b0:	05db      	lsls	r3, r3, #23
 80027b2:	0011      	movs	r1, r2
 80027b4:	0018      	movs	r0, r3
 80027b6:	f001 fc13 	bl	8003fe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : SCREEN_EN_Pin SD_CS_Pin WAKE_Pin TFT_DC_Pin
                           TFT_RST_Pin */
  GPIO_InitStruct.Pin = SCREEN_EN_Pin|SD_CS_Pin|WAKE_Pin|TFT_DC_Pin
 80027ba:	193b      	adds	r3, r7, r4
 80027bc:	4a24      	ldr	r2, [pc, #144]	@ (8002850 <MX_GPIO_Init+0x188>)
 80027be:	601a      	str	r2, [r3, #0]
                          |TFT_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027c0:	193b      	adds	r3, r7, r4
 80027c2:	2201      	movs	r2, #1
 80027c4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c6:	193b      	adds	r3, r7, r4
 80027c8:	2200      	movs	r2, #0
 80027ca:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027cc:	193b      	adds	r3, r7, r4
 80027ce:	2200      	movs	r2, #0
 80027d0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027d2:	193b      	adds	r3, r7, r4
 80027d4:	4a1f      	ldr	r2, [pc, #124]	@ (8002854 <MX_GPIO_Init+0x18c>)
 80027d6:	0019      	movs	r1, r3
 80027d8:	0010      	movs	r0, r2
 80027da:	f001 fc01 	bl	8003fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_DISP_Pin */
  GPIO_InitStruct.Pin = BTN_DISP_Pin;
 80027de:	0021      	movs	r1, r4
 80027e0:	187b      	adds	r3, r7, r1
 80027e2:	2280      	movs	r2, #128	@ 0x80
 80027e4:	0192      	lsls	r2, r2, #6
 80027e6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80027e8:	000c      	movs	r4, r1
 80027ea:	193b      	adds	r3, r7, r4
 80027ec:	2200      	movs	r2, #0
 80027ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f0:	193b      	adds	r3, r7, r4
 80027f2:	2200      	movs	r2, #0
 80027f4:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BTN_DISP_GPIO_Port, &GPIO_InitStruct);
 80027f6:	193b      	adds	r3, r7, r4
 80027f8:	4a16      	ldr	r2, [pc, #88]	@ (8002854 <MX_GPIO_Init+0x18c>)
 80027fa:	0019      	movs	r1, r3
 80027fc:	0010      	movs	r0, r2
 80027fe:	f001 fbef 	bl	8003fe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : DW_IRQn_Pin */
  GPIO_InitStruct.Pin = DW_IRQn_Pin;
 8002802:	0021      	movs	r1, r4
 8002804:	187b      	adds	r3, r7, r1
 8002806:	2220      	movs	r2, #32
 8002808:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800280a:	187b      	adds	r3, r7, r1
 800280c:	2288      	movs	r2, #136	@ 0x88
 800280e:	0352      	lsls	r2, r2, #13
 8002810:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002812:	187b      	adds	r3, r7, r1
 8002814:	2202      	movs	r2, #2
 8002816:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DW_IRQn_GPIO_Port, &GPIO_InitStruct);
 8002818:	187b      	adds	r3, r7, r1
 800281a:	4a0e      	ldr	r2, [pc, #56]	@ (8002854 <MX_GPIO_Init+0x18c>)
 800281c:	0019      	movs	r1, r3
 800281e:	0010      	movs	r0, r2
 8002820:	f001 fbde 	bl	8003fe0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 0, 0);
 8002824:	2200      	movs	r2, #0
 8002826:	2100      	movs	r1, #0
 8002828:	2006      	movs	r0, #6
 800282a:	f001 f981 	bl	8003b30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 800282e:	2006      	movs	r0, #6
 8002830:	f001 f993 	bl	8003b5a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_15_IRQn, 0, 0);
 8002834:	2200      	movs	r2, #0
 8002836:	2100      	movs	r1, #0
 8002838:	2007      	movs	r0, #7
 800283a:	f001 f979 	bl	8003b30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_15_IRQn);
 800283e:	2007      	movs	r0, #7
 8002840:	f001 f98b 	bl	8003b5a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002844:	46c0      	nop			@ (mov r8, r8)
 8002846:	46bd      	mov	sp, r7
 8002848:	b009      	add	sp, #36	@ 0x24
 800284a:	bd90      	pop	{r4, r7, pc}
 800284c:	40021000 	.word	0x40021000
 8002850:	00000b44 	.word	0x00000b44
 8002854:	48000400 	.word	0x48000400

08002858 <HAL_UARTEx_RxEventCallback>:

/* USER CODE BEGIN 4 */

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t offset)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b084      	sub	sp, #16
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
 8002860:	000a      	movs	r2, r1
 8002862:	1cbb      	adds	r3, r7, #2
 8002864:	801a      	strh	r2, [r3, #0]

	static uint16_t last_offset = 0;

	// Ignore if called twice (which will happen on every half buffer)
	if (offset != last_offset) {
 8002866:	4b2d      	ldr	r3, [pc, #180]	@ (800291c <HAL_UARTEx_RxEventCallback+0xc4>)
 8002868:	881b      	ldrh	r3, [r3, #0]
 800286a:	1cba      	adds	r2, r7, #2
 800286c:	8812      	ldrh	r2, [r2, #0]
 800286e:	429a      	cmp	r2, r3
 8002870:	d050      	beq.n	8002914 <HAL_UARTEx_RxEventCallback+0xbc>

		// If wrap around reset last_size
		if (offset < last_offset)
 8002872:	4b2a      	ldr	r3, [pc, #168]	@ (800291c <HAL_UARTEx_RxEventCallback+0xc4>)
 8002874:	881b      	ldrh	r3, [r3, #0]
 8002876:	1cba      	adds	r2, r7, #2
 8002878:	8812      	ldrh	r2, [r2, #0]
 800287a:	429a      	cmp	r2, r3
 800287c:	d202      	bcs.n	8002884 <HAL_UARTEx_RxEventCallback+0x2c>
			last_offset = 0;
 800287e:	4b27      	ldr	r3, [pc, #156]	@ (800291c <HAL_UARTEx_RxEventCallback+0xc4>)
 8002880:	2200      	movs	r2, #0
 8002882:	801a      	strh	r2, [r3, #0]

    CDC_Transmit_FS(uart_rx_buf + last_offset, offset - last_offset);
 8002884:	4b25      	ldr	r3, [pc, #148]	@ (800291c <HAL_UARTEx_RxEventCallback+0xc4>)
 8002886:	881b      	ldrh	r3, [r3, #0]
 8002888:	001a      	movs	r2, r3
 800288a:	4b25      	ldr	r3, [pc, #148]	@ (8002920 <HAL_UARTEx_RxEventCallback+0xc8>)
 800288c:	18d0      	adds	r0, r2, r3
 800288e:	1cbb      	adds	r3, r7, #2
 8002890:	881b      	ldrh	r3, [r3, #0]
 8002892:	4a22      	ldr	r2, [pc, #136]	@ (800291c <HAL_UARTEx_RxEventCallback+0xc4>)
 8002894:	8812      	ldrh	r2, [r2, #0]
 8002896:	1a9b      	subs	r3, r3, r2
 8002898:	0019      	movs	r1, r3
 800289a:	f00a fd29 	bl	800d2f0 <CDC_Transmit_FS>
    
    static uint16_t response_offset = 0;
    
    for(uint16_t i = last_offset; i < offset; i++)
 800289e:	230e      	movs	r3, #14
 80028a0:	18fb      	adds	r3, r7, r3
 80028a2:	4a1e      	ldr	r2, [pc, #120]	@ (800291c <HAL_UARTEx_RxEventCallback+0xc4>)
 80028a4:	8812      	ldrh	r2, [r2, #0]
 80028a6:	801a      	strh	r2, [r3, #0]
 80028a8:	e029      	b.n	80028fe <HAL_UARTEx_RxEventCallback+0xa6>
    {
      if(uart_rx_buf[i] == '+')
 80028aa:	210e      	movs	r1, #14
 80028ac:	187b      	adds	r3, r7, r1
 80028ae:	881b      	ldrh	r3, [r3, #0]
 80028b0:	4a1b      	ldr	r2, [pc, #108]	@ (8002920 <HAL_UARTEx_RxEventCallback+0xc8>)
 80028b2:	5cd3      	ldrb	r3, [r2, r3]
 80028b4:	2b2b      	cmp	r3, #43	@ 0x2b
 80028b6:	d11c      	bne.n	80028f2 <HAL_UARTEx_RxEventCallback+0x9a>
      {
        response_offset = i;
 80028b8:	4b1a      	ldr	r3, [pc, #104]	@ (8002924 <HAL_UARTEx_RxEventCallback+0xcc>)
 80028ba:	187a      	adds	r2, r7, r1
 80028bc:	8812      	ldrh	r2, [r2, #0]
 80028be:	801a      	strh	r2, [r3, #0]
        if (offset < response_offset)
 80028c0:	4b18      	ldr	r3, [pc, #96]	@ (8002924 <HAL_UARTEx_RxEventCallback+0xcc>)
 80028c2:	881b      	ldrh	r3, [r3, #0]
 80028c4:	1cba      	adds	r2, r7, #2
 80028c6:	8812      	ldrh	r2, [r2, #0]
 80028c8:	429a      	cmp	r2, r3
 80028ca:	d202      	bcs.n	80028d2 <HAL_UARTEx_RxEventCallback+0x7a>
          response_offset = 0;
 80028cc:	4b15      	ldr	r3, [pc, #84]	@ (8002924 <HAL_UARTEx_RxEventCallback+0xcc>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	801a      	strh	r2, [r3, #0]
        if(memcmp(uart_rx_buf + response_offset, joined_msg, sizeof(joined_msg) - 1) == 0)
 80028d2:	4b14      	ldr	r3, [pc, #80]	@ (8002924 <HAL_UARTEx_RxEventCallback+0xcc>)
 80028d4:	881b      	ldrh	r3, [r3, #0]
 80028d6:	001a      	movs	r2, r3
 80028d8:	4b11      	ldr	r3, [pc, #68]	@ (8002920 <HAL_UARTEx_RxEventCallback+0xc8>)
 80028da:	18d3      	adds	r3, r2, r3
 80028dc:	4912      	ldr	r1, [pc, #72]	@ (8002928 <HAL_UARTEx_RxEventCallback+0xd0>)
 80028de:	2215      	movs	r2, #21
 80028e0:	0018      	movs	r0, r3
 80028e2:	f00d f979 	bl	800fbd8 <memcmp>
 80028e6:	1e03      	subs	r3, r0, #0
 80028e8:	d103      	bne.n	80028f2 <HAL_UARTEx_RxEventCallback+0x9a>
        {
          joined = 1;
 80028ea:	4b10      	ldr	r3, [pc, #64]	@ (800292c <HAL_UARTEx_RxEventCallback+0xd4>)
 80028ec:	2201      	movs	r2, #1
 80028ee:	701a      	strb	r2, [r3, #0]
          break;
 80028f0:	e00c      	b.n	800290c <HAL_UARTEx_RxEventCallback+0xb4>
    for(uint16_t i = last_offset; i < offset; i++)
 80028f2:	210e      	movs	r1, #14
 80028f4:	187b      	adds	r3, r7, r1
 80028f6:	881a      	ldrh	r2, [r3, #0]
 80028f8:	187b      	adds	r3, r7, r1
 80028fa:	3201      	adds	r2, #1
 80028fc:	801a      	strh	r2, [r3, #0]
 80028fe:	230e      	movs	r3, #14
 8002900:	18fa      	adds	r2, r7, r3
 8002902:	1cbb      	adds	r3, r7, #2
 8002904:	8812      	ldrh	r2, [r2, #0]
 8002906:	881b      	ldrh	r3, [r3, #0]
 8002908:	429a      	cmp	r2, r3
 800290a:	d3ce      	bcc.n	80028aa <HAL_UARTEx_RxEventCallback+0x52>
        }
      }
    }

    last_offset = offset;
 800290c:	4b03      	ldr	r3, [pc, #12]	@ (800291c <HAL_UARTEx_RxEventCallback+0xc4>)
 800290e:	1cba      	adds	r2, r7, #2
 8002910:	8812      	ldrh	r2, [r2, #0]
 8002912:	801a      	strh	r2, [r3, #0]


	}

}
 8002914:	46c0      	nop			@ (mov r8, r8)
 8002916:	46bd      	mov	sp, r7
 8002918:	b004      	add	sp, #16
 800291a:	bd80      	pop	{r7, pc}
 800291c:	20000a2a 	.word	0x20000a2a
 8002920:	20000628 	.word	0x20000628
 8002924:	20000a2c 	.word	0x20000a2c
 8002928:	20000000 	.word	0x20000000
 800292c:	20000a28 	.word	0x20000a28

08002930 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002934:	b672      	cpsid	i
}
 8002936:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002938:	46c0      	nop			@ (mov r8, r8)
 800293a:	e7fd      	b.n	8002938 <Error_Handler+0x8>

0800293c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b082      	sub	sp, #8
 8002940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002942:	4b13      	ldr	r3, [pc, #76]	@ (8002990 <HAL_MspInit+0x54>)
 8002944:	699a      	ldr	r2, [r3, #24]
 8002946:	4b12      	ldr	r3, [pc, #72]	@ (8002990 <HAL_MspInit+0x54>)
 8002948:	2101      	movs	r1, #1
 800294a:	430a      	orrs	r2, r1
 800294c:	619a      	str	r2, [r3, #24]
 800294e:	4b10      	ldr	r3, [pc, #64]	@ (8002990 <HAL_MspInit+0x54>)
 8002950:	699b      	ldr	r3, [r3, #24]
 8002952:	2201      	movs	r2, #1
 8002954:	4013      	ands	r3, r2
 8002956:	607b      	str	r3, [r7, #4]
 8002958:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800295a:	4b0d      	ldr	r3, [pc, #52]	@ (8002990 <HAL_MspInit+0x54>)
 800295c:	69da      	ldr	r2, [r3, #28]
 800295e:	4b0c      	ldr	r3, [pc, #48]	@ (8002990 <HAL_MspInit+0x54>)
 8002960:	2180      	movs	r1, #128	@ 0x80
 8002962:	0549      	lsls	r1, r1, #21
 8002964:	430a      	orrs	r2, r1
 8002966:	61da      	str	r2, [r3, #28]
 8002968:	4b09      	ldr	r3, [pc, #36]	@ (8002990 <HAL_MspInit+0x54>)
 800296a:	69da      	ldr	r2, [r3, #28]
 800296c:	2380      	movs	r3, #128	@ 0x80
 800296e:	055b      	lsls	r3, r3, #21
 8002970:	4013      	ands	r3, r2
 8002972:	603b      	str	r3, [r7, #0]
 8002974:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_CRS_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_CRS_IRQn, 0, 0);
 8002976:	2200      	movs	r2, #0
 8002978:	2100      	movs	r1, #0
 800297a:	2004      	movs	r0, #4
 800297c:	f001 f8d8 	bl	8003b30 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_CRS_IRQn);
 8002980:	2004      	movs	r0, #4
 8002982:	f001 f8ea 	bl	8003b5a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002986:	46c0      	nop			@ (mov r8, r8)
 8002988:	46bd      	mov	sp, r7
 800298a:	b002      	add	sp, #8
 800298c:	bd80      	pop	{r7, pc}
 800298e:	46c0      	nop			@ (mov r8, r8)
 8002990:	40021000 	.word	0x40021000

08002994 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002994:	b590      	push	{r4, r7, lr}
 8002996:	b08b      	sub	sp, #44	@ 0x2c
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800299c:	2414      	movs	r4, #20
 800299e:	193b      	adds	r3, r7, r4
 80029a0:	0018      	movs	r0, r3
 80029a2:	2314      	movs	r3, #20
 80029a4:	001a      	movs	r2, r3
 80029a6:	2100      	movs	r1, #0
 80029a8:	f00d f924 	bl	800fbf4 <memset>
  if(hadc->Instance==ADC1)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a18      	ldr	r2, [pc, #96]	@ (8002a14 <HAL_ADC_MspInit+0x80>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d12a      	bne.n	8002a0c <HAL_ADC_MspInit+0x78>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80029b6:	4b18      	ldr	r3, [pc, #96]	@ (8002a18 <HAL_ADC_MspInit+0x84>)
 80029b8:	699a      	ldr	r2, [r3, #24]
 80029ba:	4b17      	ldr	r3, [pc, #92]	@ (8002a18 <HAL_ADC_MspInit+0x84>)
 80029bc:	2180      	movs	r1, #128	@ 0x80
 80029be:	0089      	lsls	r1, r1, #2
 80029c0:	430a      	orrs	r2, r1
 80029c2:	619a      	str	r2, [r3, #24]
 80029c4:	4b14      	ldr	r3, [pc, #80]	@ (8002a18 <HAL_ADC_MspInit+0x84>)
 80029c6:	699a      	ldr	r2, [r3, #24]
 80029c8:	2380      	movs	r3, #128	@ 0x80
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	4013      	ands	r3, r2
 80029ce:	613b      	str	r3, [r7, #16]
 80029d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029d2:	4b11      	ldr	r3, [pc, #68]	@ (8002a18 <HAL_ADC_MspInit+0x84>)
 80029d4:	695a      	ldr	r2, [r3, #20]
 80029d6:	4b10      	ldr	r3, [pc, #64]	@ (8002a18 <HAL_ADC_MspInit+0x84>)
 80029d8:	2180      	movs	r1, #128	@ 0x80
 80029da:	02c9      	lsls	r1, r1, #11
 80029dc:	430a      	orrs	r2, r1
 80029de:	615a      	str	r2, [r3, #20]
 80029e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002a18 <HAL_ADC_MspInit+0x84>)
 80029e2:	695a      	ldr	r2, [r3, #20]
 80029e4:	2380      	movs	r3, #128	@ 0x80
 80029e6:	02db      	lsls	r3, r3, #11
 80029e8:	4013      	ands	r3, r2
 80029ea:	60fb      	str	r3, [r7, #12]
 80029ec:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PB0     ------> ADC_IN8
    */
    GPIO_InitStruct.Pin = VBATT_ADC_Pin;
 80029ee:	193b      	adds	r3, r7, r4
 80029f0:	2201      	movs	r2, #1
 80029f2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80029f4:	193b      	adds	r3, r7, r4
 80029f6:	2203      	movs	r2, #3
 80029f8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029fa:	193b      	adds	r3, r7, r4
 80029fc:	2200      	movs	r2, #0
 80029fe:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(VBATT_ADC_GPIO_Port, &GPIO_InitStruct);
 8002a00:	193b      	adds	r3, r7, r4
 8002a02:	4a06      	ldr	r2, [pc, #24]	@ (8002a1c <HAL_ADC_MspInit+0x88>)
 8002a04:	0019      	movs	r1, r3
 8002a06:	0010      	movs	r0, r2
 8002a08:	f001 faea 	bl	8003fe0 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002a0c:	46c0      	nop			@ (mov r8, r8)
 8002a0e:	46bd      	mov	sp, r7
 8002a10:	b00b      	add	sp, #44	@ 0x2c
 8002a12:	bd90      	pop	{r4, r7, pc}
 8002a14:	40012400 	.word	0x40012400
 8002a18:	40021000 	.word	0x40021000
 8002a1c:	48000400 	.word	0x48000400

08002a20 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002a20:	b590      	push	{r4, r7, lr}
 8002a22:	b08d      	sub	sp, #52	@ 0x34
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a28:	241c      	movs	r4, #28
 8002a2a:	193b      	adds	r3, r7, r4
 8002a2c:	0018      	movs	r0, r3
 8002a2e:	2314      	movs	r3, #20
 8002a30:	001a      	movs	r2, r3
 8002a32:	2100      	movs	r1, #0
 8002a34:	f00d f8de 	bl	800fbf4 <memset>
  if(hspi->Instance==SPI1)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a45      	ldr	r2, [pc, #276]	@ (8002b54 <HAL_SPI_MspInit+0x134>)
 8002a3e:	4293      	cmp	r3, r2
 8002a40:	d133      	bne.n	8002aaa <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002a42:	4b45      	ldr	r3, [pc, #276]	@ (8002b58 <HAL_SPI_MspInit+0x138>)
 8002a44:	699a      	ldr	r2, [r3, #24]
 8002a46:	4b44      	ldr	r3, [pc, #272]	@ (8002b58 <HAL_SPI_MspInit+0x138>)
 8002a48:	2180      	movs	r1, #128	@ 0x80
 8002a4a:	0149      	lsls	r1, r1, #5
 8002a4c:	430a      	orrs	r2, r1
 8002a4e:	619a      	str	r2, [r3, #24]
 8002a50:	4b41      	ldr	r3, [pc, #260]	@ (8002b58 <HAL_SPI_MspInit+0x138>)
 8002a52:	699a      	ldr	r2, [r3, #24]
 8002a54:	2380      	movs	r3, #128	@ 0x80
 8002a56:	015b      	lsls	r3, r3, #5
 8002a58:	4013      	ands	r3, r2
 8002a5a:	61bb      	str	r3, [r7, #24]
 8002a5c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a5e:	4b3e      	ldr	r3, [pc, #248]	@ (8002b58 <HAL_SPI_MspInit+0x138>)
 8002a60:	695a      	ldr	r2, [r3, #20]
 8002a62:	4b3d      	ldr	r3, [pc, #244]	@ (8002b58 <HAL_SPI_MspInit+0x138>)
 8002a64:	2180      	movs	r1, #128	@ 0x80
 8002a66:	0289      	lsls	r1, r1, #10
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	615a      	str	r2, [r3, #20]
 8002a6c:	4b3a      	ldr	r3, [pc, #232]	@ (8002b58 <HAL_SPI_MspInit+0x138>)
 8002a6e:	695a      	ldr	r2, [r3, #20]
 8002a70:	2380      	movs	r3, #128	@ 0x80
 8002a72:	029b      	lsls	r3, r3, #10
 8002a74:	4013      	ands	r3, r2
 8002a76:	617b      	str	r3, [r7, #20]
 8002a78:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = DW_SCK_Pin|DW_MISO_Pin|DW_MOSI_Pin;
 8002a7a:	0021      	movs	r1, r4
 8002a7c:	187b      	adds	r3, r7, r1
 8002a7e:	22e0      	movs	r2, #224	@ 0xe0
 8002a80:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a82:	187b      	adds	r3, r7, r1
 8002a84:	2202      	movs	r2, #2
 8002a86:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a88:	187b      	adds	r3, r7, r1
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002a8e:	187b      	adds	r3, r7, r1
 8002a90:	2203      	movs	r2, #3
 8002a92:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8002a94:	187b      	adds	r3, r7, r1
 8002a96:	2200      	movs	r2, #0
 8002a98:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a9a:	187a      	adds	r2, r7, r1
 8002a9c:	2390      	movs	r3, #144	@ 0x90
 8002a9e:	05db      	lsls	r3, r3, #23
 8002aa0:	0011      	movs	r1, r2
 8002aa2:	0018      	movs	r0, r3
 8002aa4:	f001 fa9c 	bl	8003fe0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002aa8:	e04f      	b.n	8002b4a <HAL_SPI_MspInit+0x12a>
  else if(hspi->Instance==SPI2)
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	4a2b      	ldr	r2, [pc, #172]	@ (8002b5c <HAL_SPI_MspInit+0x13c>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d14a      	bne.n	8002b4a <HAL_SPI_MspInit+0x12a>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002ab4:	4b28      	ldr	r3, [pc, #160]	@ (8002b58 <HAL_SPI_MspInit+0x138>)
 8002ab6:	69da      	ldr	r2, [r3, #28]
 8002ab8:	4b27      	ldr	r3, [pc, #156]	@ (8002b58 <HAL_SPI_MspInit+0x138>)
 8002aba:	2180      	movs	r1, #128	@ 0x80
 8002abc:	01c9      	lsls	r1, r1, #7
 8002abe:	430a      	orrs	r2, r1
 8002ac0:	61da      	str	r2, [r3, #28]
 8002ac2:	4b25      	ldr	r3, [pc, #148]	@ (8002b58 <HAL_SPI_MspInit+0x138>)
 8002ac4:	69da      	ldr	r2, [r3, #28]
 8002ac6:	2380      	movs	r3, #128	@ 0x80
 8002ac8:	01db      	lsls	r3, r3, #7
 8002aca:	4013      	ands	r3, r2
 8002acc:	613b      	str	r3, [r7, #16]
 8002ace:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ad0:	4b21      	ldr	r3, [pc, #132]	@ (8002b58 <HAL_SPI_MspInit+0x138>)
 8002ad2:	695a      	ldr	r2, [r3, #20]
 8002ad4:	4b20      	ldr	r3, [pc, #128]	@ (8002b58 <HAL_SPI_MspInit+0x138>)
 8002ad6:	2180      	movs	r1, #128	@ 0x80
 8002ad8:	02c9      	lsls	r1, r1, #11
 8002ada:	430a      	orrs	r2, r1
 8002adc:	615a      	str	r2, [r3, #20]
 8002ade:	4b1e      	ldr	r3, [pc, #120]	@ (8002b58 <HAL_SPI_MspInit+0x138>)
 8002ae0:	695a      	ldr	r2, [r3, #20]
 8002ae2:	2380      	movs	r3, #128	@ 0x80
 8002ae4:	02db      	lsls	r3, r3, #11
 8002ae6:	4013      	ands	r3, r2
 8002ae8:	60fb      	str	r3, [r7, #12]
 8002aea:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002aec:	211c      	movs	r1, #28
 8002aee:	187b      	adds	r3, r7, r1
 8002af0:	2280      	movs	r2, #128	@ 0x80
 8002af2:	00d2      	lsls	r2, r2, #3
 8002af4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002af6:	000c      	movs	r4, r1
 8002af8:	193b      	adds	r3, r7, r4
 8002afa:	2202      	movs	r2, #2
 8002afc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002afe:	193b      	adds	r3, r7, r4
 8002b00:	2200      	movs	r2, #0
 8002b02:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b04:	193b      	adds	r3, r7, r4
 8002b06:	2203      	movs	r2, #3
 8002b08:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002b0a:	193b      	adds	r3, r7, r4
 8002b0c:	2205      	movs	r2, #5
 8002b0e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b10:	193b      	adds	r3, r7, r4
 8002b12:	4a13      	ldr	r2, [pc, #76]	@ (8002b60 <HAL_SPI_MspInit+0x140>)
 8002b14:	0019      	movs	r1, r3
 8002b16:	0010      	movs	r0, r2
 8002b18:	f001 fa62 	bl	8003fe0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = TFT_CS_Pin|GPIO_PIN_14|GPIO_PIN_15;
 8002b1c:	0021      	movs	r1, r4
 8002b1e:	187b      	adds	r3, r7, r1
 8002b20:	22d0      	movs	r2, #208	@ 0xd0
 8002b22:	0212      	lsls	r2, r2, #8
 8002b24:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b26:	187b      	adds	r3, r7, r1
 8002b28:	2202      	movs	r2, #2
 8002b2a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b2c:	187b      	adds	r3, r7, r1
 8002b2e:	2200      	movs	r2, #0
 8002b30:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002b32:	187b      	adds	r3, r7, r1
 8002b34:	2203      	movs	r2, #3
 8002b36:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 8002b38:	187b      	adds	r3, r7, r1
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b3e:	187b      	adds	r3, r7, r1
 8002b40:	4a07      	ldr	r2, [pc, #28]	@ (8002b60 <HAL_SPI_MspInit+0x140>)
 8002b42:	0019      	movs	r1, r3
 8002b44:	0010      	movs	r0, r2
 8002b46:	f001 fa4b 	bl	8003fe0 <HAL_GPIO_Init>
}
 8002b4a:	46c0      	nop			@ (mov r8, r8)
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	b00d      	add	sp, #52	@ 0x34
 8002b50:	bd90      	pop	{r4, r7, pc}
 8002b52:	46c0      	nop			@ (mov r8, r8)
 8002b54:	40013000 	.word	0x40013000
 8002b58:	40021000 	.word	0x40021000
 8002b5c:	40003800 	.word	0x40003800
 8002b60:	48000400 	.word	0x48000400

08002b64 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a0d      	ldr	r2, [pc, #52]	@ (8002ba8 <HAL_TIM_Base_MspInit+0x44>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d113      	bne.n	8002b9e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002b76:	4b0d      	ldr	r3, [pc, #52]	@ (8002bac <HAL_TIM_Base_MspInit+0x48>)
 8002b78:	69da      	ldr	r2, [r3, #28]
 8002b7a:	4b0c      	ldr	r3, [pc, #48]	@ (8002bac <HAL_TIM_Base_MspInit+0x48>)
 8002b7c:	2102      	movs	r1, #2
 8002b7e:	430a      	orrs	r2, r1
 8002b80:	61da      	str	r2, [r3, #28]
 8002b82:	4b0a      	ldr	r3, [pc, #40]	@ (8002bac <HAL_TIM_Base_MspInit+0x48>)
 8002b84:	69db      	ldr	r3, [r3, #28]
 8002b86:	2202      	movs	r2, #2
 8002b88:	4013      	ands	r3, r2
 8002b8a:	60fb      	str	r3, [r7, #12]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002b8e:	2200      	movs	r2, #0
 8002b90:	2100      	movs	r1, #0
 8002b92:	2010      	movs	r0, #16
 8002b94:	f000 ffcc 	bl	8003b30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002b98:	2010      	movs	r0, #16
 8002b9a:	f000 ffde 	bl	8003b5a <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002b9e:	46c0      	nop			@ (mov r8, r8)
 8002ba0:	46bd      	mov	sp, r7
 8002ba2:	b004      	add	sp, #16
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	46c0      	nop			@ (mov r8, r8)
 8002ba8:	40000400 	.word	0x40000400
 8002bac:	40021000 	.word	0x40021000

08002bb0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002bb0:	b590      	push	{r4, r7, lr}
 8002bb2:	b08b      	sub	sp, #44	@ 0x2c
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bb8:	2414      	movs	r4, #20
 8002bba:	193b      	adds	r3, r7, r4
 8002bbc:	0018      	movs	r0, r3
 8002bbe:	2314      	movs	r3, #20
 8002bc0:	001a      	movs	r2, r3
 8002bc2:	2100      	movs	r1, #0
 8002bc4:	f00d f816 	bl	800fbf4 <memset>
  if(huart->Instance==USART1)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	4a34      	ldr	r2, [pc, #208]	@ (8002ca0 <HAL_UART_MspInit+0xf0>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d161      	bne.n	8002c96 <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002bd2:	4b34      	ldr	r3, [pc, #208]	@ (8002ca4 <HAL_UART_MspInit+0xf4>)
 8002bd4:	699a      	ldr	r2, [r3, #24]
 8002bd6:	4b33      	ldr	r3, [pc, #204]	@ (8002ca4 <HAL_UART_MspInit+0xf4>)
 8002bd8:	2180      	movs	r1, #128	@ 0x80
 8002bda:	01c9      	lsls	r1, r1, #7
 8002bdc:	430a      	orrs	r2, r1
 8002bde:	619a      	str	r2, [r3, #24]
 8002be0:	4b30      	ldr	r3, [pc, #192]	@ (8002ca4 <HAL_UART_MspInit+0xf4>)
 8002be2:	699a      	ldr	r2, [r3, #24]
 8002be4:	2380      	movs	r3, #128	@ 0x80
 8002be6:	01db      	lsls	r3, r3, #7
 8002be8:	4013      	ands	r3, r2
 8002bea:	613b      	str	r3, [r7, #16]
 8002bec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bee:	4b2d      	ldr	r3, [pc, #180]	@ (8002ca4 <HAL_UART_MspInit+0xf4>)
 8002bf0:	695a      	ldr	r2, [r3, #20]
 8002bf2:	4b2c      	ldr	r3, [pc, #176]	@ (8002ca4 <HAL_UART_MspInit+0xf4>)
 8002bf4:	2180      	movs	r1, #128	@ 0x80
 8002bf6:	0289      	lsls	r1, r1, #10
 8002bf8:	430a      	orrs	r2, r1
 8002bfa:	615a      	str	r2, [r3, #20]
 8002bfc:	4b29      	ldr	r3, [pc, #164]	@ (8002ca4 <HAL_UART_MspInit+0xf4>)
 8002bfe:	695a      	ldr	r2, [r3, #20]
 8002c00:	2380      	movs	r3, #128	@ 0x80
 8002c02:	029b      	lsls	r3, r3, #10
 8002c04:	4013      	ands	r3, r2
 8002c06:	60fb      	str	r3, [r7, #12]
 8002c08:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002c0a:	193b      	adds	r3, r7, r4
 8002c0c:	22c0      	movs	r2, #192	@ 0xc0
 8002c0e:	00d2      	lsls	r2, r2, #3
 8002c10:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c12:	0021      	movs	r1, r4
 8002c14:	187b      	adds	r3, r7, r1
 8002c16:	2202      	movs	r2, #2
 8002c18:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c1a:	187b      	adds	r3, r7, r1
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002c20:	187b      	adds	r3, r7, r1
 8002c22:	2203      	movs	r2, #3
 8002c24:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002c26:	187b      	adds	r3, r7, r1
 8002c28:	2201      	movs	r2, #1
 8002c2a:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c2c:	187a      	adds	r2, r7, r1
 8002c2e:	2390      	movs	r3, #144	@ 0x90
 8002c30:	05db      	lsls	r3, r3, #23
 8002c32:	0011      	movs	r1, r2
 8002c34:	0018      	movs	r0, r3
 8002c36:	f001 f9d3 	bl	8003fe0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 8002c3a:	4b1b      	ldr	r3, [pc, #108]	@ (8002ca8 <HAL_UART_MspInit+0xf8>)
 8002c3c:	4a1b      	ldr	r2, [pc, #108]	@ (8002cac <HAL_UART_MspInit+0xfc>)
 8002c3e:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c40:	4b19      	ldr	r3, [pc, #100]	@ (8002ca8 <HAL_UART_MspInit+0xf8>)
 8002c42:	2200      	movs	r2, #0
 8002c44:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c46:	4b18      	ldr	r3, [pc, #96]	@ (8002ca8 <HAL_UART_MspInit+0xf8>)
 8002c48:	2200      	movs	r2, #0
 8002c4a:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002c4c:	4b16      	ldr	r3, [pc, #88]	@ (8002ca8 <HAL_UART_MspInit+0xf8>)
 8002c4e:	2280      	movs	r2, #128	@ 0x80
 8002c50:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c52:	4b15      	ldr	r3, [pc, #84]	@ (8002ca8 <HAL_UART_MspInit+0xf8>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c58:	4b13      	ldr	r3, [pc, #76]	@ (8002ca8 <HAL_UART_MspInit+0xf8>)
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8002c5e:	4b12      	ldr	r3, [pc, #72]	@ (8002ca8 <HAL_UART_MspInit+0xf8>)
 8002c60:	2220      	movs	r2, #32
 8002c62:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002c64:	4b10      	ldr	r3, [pc, #64]	@ (8002ca8 <HAL_UART_MspInit+0xf8>)
 8002c66:	2200      	movs	r2, #0
 8002c68:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002c6a:	4b0f      	ldr	r3, [pc, #60]	@ (8002ca8 <HAL_UART_MspInit+0xf8>)
 8002c6c:	0018      	movs	r0, r3
 8002c6e:	f000 ffa1 	bl	8003bb4 <HAL_DMA_Init>
 8002c72:	1e03      	subs	r3, r0, #0
 8002c74:	d001      	beq.n	8002c7a <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8002c76:	f7ff fe5b 	bl	8002930 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	4a0a      	ldr	r2, [pc, #40]	@ (8002ca8 <HAL_UART_MspInit+0xf8>)
 8002c7e:	675a      	str	r2, [r3, #116]	@ 0x74
 8002c80:	4b09      	ldr	r3, [pc, #36]	@ (8002ca8 <HAL_UART_MspInit+0xf8>)
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	625a      	str	r2, [r3, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002c86:	2200      	movs	r2, #0
 8002c88:	2100      	movs	r1, #0
 8002c8a:	201b      	movs	r0, #27
 8002c8c:	f000 ff50 	bl	8003b30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002c90:	201b      	movs	r0, #27
 8002c92:	f000 ff62 	bl	8003b5a <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8002c96:	46c0      	nop			@ (mov r8, r8)
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	b00b      	add	sp, #44	@ 0x2c
 8002c9c:	bd90      	pop	{r4, r7, pc}
 8002c9e:	46c0      	nop			@ (mov r8, r8)
 8002ca0:	40013800 	.word	0x40013800
 8002ca4:	40021000 	.word	0x40021000
 8002ca8:	200005e4 	.word	0x200005e4
 8002cac:	40020030 	.word	0x40020030

08002cb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002cb4:	46c0      	nop			@ (mov r8, r8)
 8002cb6:	e7fd      	b.n	8002cb4 <NMI_Handler+0x4>

08002cb8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002cbc:	46c0      	nop			@ (mov r8, r8)
 8002cbe:	e7fd      	b.n	8002cbc <HardFault_Handler+0x4>

08002cc0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002cc4:	46c0      	nop			@ (mov r8, r8)
 8002cc6:	46bd      	mov	sp, r7
 8002cc8:	bd80      	pop	{r7, pc}

08002cca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002cca:	b580      	push	{r7, lr}
 8002ccc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002cce:	46c0      	nop			@ (mov r8, r8)
 8002cd0:	46bd      	mov	sp, r7
 8002cd2:	bd80      	pop	{r7, pc}

08002cd4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002cd8:	f000 fbce 	bl	8003478 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002cdc:	46c0      	nop			@ (mov r8, r8)
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}

08002ce2 <RCC_CRS_IRQHandler>:

/**
  * @brief This function handles RCC and CRS global interrupts.
  */
void RCC_CRS_IRQHandler(void)
{
 8002ce2:	b580      	push	{r7, lr}
 8002ce4:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_CRS_IRQn 0 */
  /* USER CODE BEGIN RCC_CRS_IRQn 1 */

  /* USER CODE END RCC_CRS_IRQn 1 */
}
 8002ce6:	46c0      	nop			@ (mov r8, r8)
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}

08002cec <EXTI2_3_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 and 3 interrupts.
  */
void EXTI2_3_IRQHandler(void)
{
 8002cec:	b580      	push	{r7, lr}
 8002cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_3_IRQn 0 */

  /* USER CODE END EXTI2_3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DW_RESET_Pin);
 8002cf0:	2004      	movs	r0, #4
 8002cf2:	f001 fb27 	bl	8004344 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_3_IRQn 1 */

  /* USER CODE END EXTI2_3_IRQn 1 */
}
 8002cf6:	46c0      	nop			@ (mov r8, r8)
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd80      	pop	{r7, pc}

08002cfc <EXTI4_15_IRQHandler>:

/**
  * @brief This function handles EXTI line 4 to 15 interrupts.
  */
void EXTI4_15_IRQHandler(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_15_IRQn 0 */

  /* USER CODE END EXTI4_15_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DW_IRQn_Pin);
 8002d00:	2020      	movs	r0, #32
 8002d02:	f001 fb1f 	bl	8004344 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_15_IRQn 1 */

  /* USER CODE END EXTI4_15_IRQn 1 */
}
 8002d06:	46c0      	nop			@ (mov r8, r8)
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}

08002d0c <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002d10:	4b03      	ldr	r3, [pc, #12]	@ (8002d20 <DMA1_Channel2_3_IRQHandler+0x14>)
 8002d12:	0018      	movs	r0, r3
 8002d14:	f001 f879 	bl	8003e0a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8002d18:	46c0      	nop			@ (mov r8, r8)
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	46c0      	nop			@ (mov r8, r8)
 8002d20:	200005e4 	.word	0x200005e4

08002d24 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002d24:	b580      	push	{r7, lr}
 8002d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002d28:	4b03      	ldr	r3, [pc, #12]	@ (8002d38 <TIM3_IRQHandler+0x14>)
 8002d2a:	0018      	movs	r0, r3
 8002d2c:	f004 fed4 	bl	8007ad8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002d30:	46c0      	nop			@ (mov r8, r8)
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	46c0      	nop			@ (mov r8, r8)
 8002d38:	200004e4 	.word	0x200004e4

08002d3c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	af00      	add	r7, sp, #0
  //   __HAL_UART_CLEAR_IDLEFLAG(&huart1);
  //   UART1_IdleCallback();
  // }

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002d40:	4b03      	ldr	r3, [pc, #12]	@ (8002d50 <USART1_IRQHandler+0x14>)
 8002d42:	0018      	movs	r0, r3
 8002d44:	f005 faae 	bl	80082a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002d48:	46c0      	nop			@ (mov r8, r8)
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	46c0      	nop			@ (mov r8, r8)
 8002d50:	2000052c 	.word	0x2000052c

08002d54 <USB_IRQHandler>:

/**
  * @brief This function handles USB global interrupt / USB wake-up interrupt through EXTI line 18.
  */
void USB_IRQHandler(void)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_IRQn 0 */

  /* USER CODE END USB_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8002d58:	4b03      	ldr	r3, [pc, #12]	@ (8002d68 <USB_IRQHandler+0x14>)
 8002d5a:	0018      	movs	r0, r3
 8002d5c:	f001 fc28 	bl	80045b0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_IRQn 1 */

  /* USER CODE END USB_IRQn 1 */
}
 8002d60:	46c0      	nop			@ (mov r8, r8)
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	46c0      	nop			@ (mov r8, r8)
 8002d68:	20001734 	.word	0x20001734

08002d6c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
  return 1;
 8002d70:	2301      	movs	r3, #1
}
 8002d72:	0018      	movs	r0, r3
 8002d74:	46bd      	mov	sp, r7
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <_kill>:

int _kill(int pid, int sig)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b082      	sub	sp, #8
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	6078      	str	r0, [r7, #4]
 8002d80:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002d82:	f00c ff91 	bl	800fca8 <__errno>
 8002d86:	0003      	movs	r3, r0
 8002d88:	2216      	movs	r2, #22
 8002d8a:	601a      	str	r2, [r3, #0]
  return -1;
 8002d8c:	2301      	movs	r3, #1
 8002d8e:	425b      	negs	r3, r3
}
 8002d90:	0018      	movs	r0, r3
 8002d92:	46bd      	mov	sp, r7
 8002d94:	b002      	add	sp, #8
 8002d96:	bd80      	pop	{r7, pc}

08002d98 <_exit>:

void _exit (int status)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002da0:	2301      	movs	r3, #1
 8002da2:	425a      	negs	r2, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	0011      	movs	r1, r2
 8002da8:	0018      	movs	r0, r3
 8002daa:	f7ff ffe5 	bl	8002d78 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002dae:	46c0      	nop			@ (mov r8, r8)
 8002db0:	e7fd      	b.n	8002dae <_exit+0x16>

08002db2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002db2:	b580      	push	{r7, lr}
 8002db4:	b086      	sub	sp, #24
 8002db6:	af00      	add	r7, sp, #0
 8002db8:	60f8      	str	r0, [r7, #12]
 8002dba:	60b9      	str	r1, [r7, #8]
 8002dbc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	617b      	str	r3, [r7, #20]
 8002dc2:	e00a      	b.n	8002dda <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002dc4:	e000      	b.n	8002dc8 <_read+0x16>
 8002dc6:	bf00      	nop
 8002dc8:	0001      	movs	r1, r0
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	1c5a      	adds	r2, r3, #1
 8002dce:	60ba      	str	r2, [r7, #8]
 8002dd0:	b2ca      	uxtb	r2, r1
 8002dd2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	617b      	str	r3, [r7, #20]
 8002dda:	697a      	ldr	r2, [r7, #20]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	429a      	cmp	r2, r3
 8002de0:	dbf0      	blt.n	8002dc4 <_read+0x12>
  }

  return len;
 8002de2:	687b      	ldr	r3, [r7, #4]
}
 8002de4:	0018      	movs	r0, r3
 8002de6:	46bd      	mov	sp, r7
 8002de8:	b006      	add	sp, #24
 8002dea:	bd80      	pop	{r7, pc}

08002dec <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b086      	sub	sp, #24
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002df8:	2300      	movs	r3, #0
 8002dfa:	617b      	str	r3, [r7, #20]
 8002dfc:	e009      	b.n	8002e12 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	1c5a      	adds	r2, r3, #1
 8002e02:	60ba      	str	r2, [r7, #8]
 8002e04:	781b      	ldrb	r3, [r3, #0]
 8002e06:	0018      	movs	r0, r3
 8002e08:	e000      	b.n	8002e0c <_write+0x20>
 8002e0a:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	3301      	adds	r3, #1
 8002e10:	617b      	str	r3, [r7, #20]
 8002e12:	697a      	ldr	r2, [r7, #20]
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	dbf1      	blt.n	8002dfe <_write+0x12>
  }
  return len;
 8002e1a:	687b      	ldr	r3, [r7, #4]
}
 8002e1c:	0018      	movs	r0, r3
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	b006      	add	sp, #24
 8002e22:	bd80      	pop	{r7, pc}

08002e24 <_close>:

int _close(int file)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002e2c:	2301      	movs	r3, #1
 8002e2e:	425b      	negs	r3, r3
}
 8002e30:	0018      	movs	r0, r3
 8002e32:	46bd      	mov	sp, r7
 8002e34:	b002      	add	sp, #8
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b082      	sub	sp, #8
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	6078      	str	r0, [r7, #4]
 8002e40:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	2280      	movs	r2, #128	@ 0x80
 8002e46:	0192      	lsls	r2, r2, #6
 8002e48:	605a      	str	r2, [r3, #4]
  return 0;
 8002e4a:	2300      	movs	r3, #0
}
 8002e4c:	0018      	movs	r0, r3
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	b002      	add	sp, #8
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <_isatty>:

int _isatty(int file)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002e5c:	2301      	movs	r3, #1
}
 8002e5e:	0018      	movs	r0, r3
 8002e60:	46bd      	mov	sp, r7
 8002e62:	b002      	add	sp, #8
 8002e64:	bd80      	pop	{r7, pc}

08002e66 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002e66:	b580      	push	{r7, lr}
 8002e68:	b084      	sub	sp, #16
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	60f8      	str	r0, [r7, #12]
 8002e6e:	60b9      	str	r1, [r7, #8]
 8002e70:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002e72:	2300      	movs	r3, #0
}
 8002e74:	0018      	movs	r0, r3
 8002e76:	46bd      	mov	sp, r7
 8002e78:	b004      	add	sp, #16
 8002e7a:	bd80      	pop	{r7, pc}

08002e7c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002e84:	4a14      	ldr	r2, [pc, #80]	@ (8002ed8 <_sbrk+0x5c>)
 8002e86:	4b15      	ldr	r3, [pc, #84]	@ (8002edc <_sbrk+0x60>)
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002e90:	4b13      	ldr	r3, [pc, #76]	@ (8002ee0 <_sbrk+0x64>)
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d102      	bne.n	8002e9e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002e98:	4b11      	ldr	r3, [pc, #68]	@ (8002ee0 <_sbrk+0x64>)
 8002e9a:	4a12      	ldr	r2, [pc, #72]	@ (8002ee4 <_sbrk+0x68>)
 8002e9c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002e9e:	4b10      	ldr	r3, [pc, #64]	@ (8002ee0 <_sbrk+0x64>)
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	18d3      	adds	r3, r2, r3
 8002ea6:	693a      	ldr	r2, [r7, #16]
 8002ea8:	429a      	cmp	r2, r3
 8002eaa:	d207      	bcs.n	8002ebc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002eac:	f00c fefc 	bl	800fca8 <__errno>
 8002eb0:	0003      	movs	r3, r0
 8002eb2:	220c      	movs	r2, #12
 8002eb4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	425b      	negs	r3, r3
 8002eba:	e009      	b.n	8002ed0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002ebc:	4b08      	ldr	r3, [pc, #32]	@ (8002ee0 <_sbrk+0x64>)
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002ec2:	4b07      	ldr	r3, [pc, #28]	@ (8002ee0 <_sbrk+0x64>)
 8002ec4:	681a      	ldr	r2, [r3, #0]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	18d2      	adds	r2, r2, r3
 8002eca:	4b05      	ldr	r3, [pc, #20]	@ (8002ee0 <_sbrk+0x64>)
 8002ecc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8002ece:	68fb      	ldr	r3, [r7, #12]
}
 8002ed0:	0018      	movs	r0, r3
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	b006      	add	sp, #24
 8002ed6:	bd80      	pop	{r7, pc}
 8002ed8:	20004000 	.word	0x20004000
 8002edc:	00000400 	.word	0x00000400
 8002ee0:	20000a30 	.word	0x20000a30
 8002ee4:	20001db8 	.word	0x20001db8

08002ee8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8002eec:	46c0      	nop			@ (mov r8, r8)
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
	...

08002ef4 <get_anchor_id>:

uint8_t total_anchors = sizeof(anchor_addresses) / 2; // How many anchors in environment
uint8_t total_tags = sizeof(tag_addresses) / 2;       // How many tags in environment

uint8_t * get_anchor_id(uint8_t idx)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	0002      	movs	r2, r0
 8002efc:	1dfb      	adds	r3, r7, #7
 8002efe:	701a      	strb	r2, [r3, #0]
    return anchor_addresses + (idx * 2);
 8002f00:	1dfb      	adds	r3, r7, #7
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	005b      	lsls	r3, r3, #1
 8002f06:	001a      	movs	r2, r3
 8002f08:	4b02      	ldr	r3, [pc, #8]	@ (8002f14 <get_anchor_id+0x20>)
 8002f0a:	18d3      	adds	r3, r2, r3
}
 8002f0c:	0018      	movs	r0, r3
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	b002      	add	sp, #8
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	2000001c 	.word	0x2000001c

08002f18 <tag_main>:
 * @return none
 */

int tag_main(void)

{
 8002f18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f1a:	b08b      	sub	sp, #44	@ 0x2c
 8002f1c:	af00      	add	r7, sp, #0

    memcpy((tx_poll_msg) + TX_POLL_MSG_TAG_ID_IDX, tag_id, 2);
 8002f1e:	48b5      	ldr	r0, [pc, #724]	@ (80031f4 <tag_main+0x2dc>)
 8002f20:	4bb5      	ldr	r3, [pc, #724]	@ (80031f8 <tag_main+0x2e0>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	2202      	movs	r2, #2
 8002f26:	0019      	movs	r1, r3
 8002f28:	f00c fef6 	bl	800fd18 <memcpy>
    memcpy((rx_resp_msg) + RX_RESP_MSG_TAG_ID_IDX, tag_id, 2);
 8002f2c:	48b3      	ldr	r0, [pc, #716]	@ (80031fc <tag_main+0x2e4>)
 8002f2e:	4bb2      	ldr	r3, [pc, #712]	@ (80031f8 <tag_main+0x2e0>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	2202      	movs	r2, #2
 8002f34:	0019      	movs	r1, r3
 8002f36:	f00c feef 	bl	800fd18 <memcpy>
    memcpy((tx_final_msg) + TX_FINAL_MSG_TAG_ID_IDX, tag_id, 2);
 8002f3a:	48b1      	ldr	r0, [pc, #708]	@ (8003200 <tag_main+0x2e8>)
 8002f3c:	4bae      	ldr	r3, [pc, #696]	@ (80031f8 <tag_main+0x2e0>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	2202      	movs	r2, #2
 8002f42:	0019      	movs	r1, r3
 8002f44:	f00c fee8 	bl	800fd18 <memcpy>
    // lcd_display_str(APP_NAME);

    /* Reset and initialise DW1000.
     * For initialisation, DW1000 clocks must be temporarily set to crystal speed. After initialisation SPI rate can be increased for optimum
     * performance. */
    reset_DW1000(); /* Target specific drive of RSTn line into DW1000 low for a period. */
 8002f48:	f00c f804 	bl	800ef54 <reset_DW1000>
    port_set_dw1000_slowrate();
 8002f4c:	f00c f86e 	bl	800f02c <port_set_dw1000_slowrate>
    if (dwt_initialise(DWT_LOADUCODE) == DWT_ERROR)
 8002f50:	2001      	movs	r0, #1
 8002f52:	f00a fe87 	bl	800dc64 <dwt_initialise>
 8002f56:	0003      	movs	r3, r0
 8002f58:	3301      	adds	r3, #1
 8002f5a:	d101      	bne.n	8002f60 <tag_main+0x48>
    {
        // lcd_display_str("INIT FAILED");
        while (1)
 8002f5c:	46c0      	nop			@ (mov r8, r8)
 8002f5e:	e7fd      	b.n	8002f5c <tag_main+0x44>
        {
        };
    }
    port_set_dw1000_fastrate();
 8002f60:	f00c f872 	bl	800f048 <port_set_dw1000_fastrate>

    /* Configure DW1000. See NOTE 7 below. */
    dwt_configure(&config);
 8002f64:	4ba7      	ldr	r3, [pc, #668]	@ (8003204 <tag_main+0x2ec>)
 8002f66:	0018      	movs	r0, r3
 8002f68:	f00a fff0 	bl	800df4c <dwt_configure>

    /* Apply TX config */
    dwt_configuretxrf(&tx_config);
 8002f6c:	4ba6      	ldr	r3, [pc, #664]	@ (8003208 <tag_main+0x2f0>)
 8002f6e:	0018      	movs	r0, r3
 8002f70:	f00a ffd6 	bl	800df20 <dwt_configuretxrf>

    dwt_setdblrxbuffmode(0);
 8002f74:	2000      	movs	r0, #0
 8002f76:	f00b fc17 	bl	800e7a8 <dwt_setdblrxbuffmode>

    /* Apply default antenna delay value. See NOTE 1 below. */
    dwt_setrxantennadelay(RX_ANT_DLY);
 8002f7a:	4ba4      	ldr	r3, [pc, #656]	@ (800320c <tag_main+0x2f4>)
 8002f7c:	0018      	movs	r0, r3
 8002f7e:	f00b f989 	bl	800e294 <dwt_setrxantennadelay>
    dwt_settxantennadelay(TX_ANT_DLY);
 8002f82:	4ba2      	ldr	r3, [pc, #648]	@ (800320c <tag_main+0x2f4>)
 8002f84:	0018      	movs	r0, r3
 8002f86:	f00b f999 	bl	800e2bc <dwt_settxantennadelay>

    /* Set expected response's delay and timeout. See NOTE 4, 5 and 6 below.
     * As this example only handles one incoming frame with always the same delay and timeout, those values can be set here once for all. */
    dwt_setrxaftertxdelay(POLL_TX_TO_RESP_RX_DLY_UUS);
 8002f8a:	2396      	movs	r3, #150	@ 0x96
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	0018      	movs	r0, r3
 8002f90:	f00b fc3c 	bl	800e80c <dwt_setrxaftertxdelay>
    dwt_setrxtimeout(RESP_RX_TIMEOUT_UUS);
 8002f94:	23af      	movs	r3, #175	@ 0xaf
 8002f96:	011b      	lsls	r3, r3, #4
 8002f98:	0018      	movs	r0, r3
 8002f9a:	f00b fe09 	bl	800ebb0 <dwt_setrxtimeout>

    /* Loop forever initiating ranging exchanges. */
    while (1)
    {

        dwt_rxenable(DWT_START_RX_IMMEDIATE);
 8002f9e:	2000      	movs	r0, #0
 8002fa0:	f00b fdbe 	bl	800eb20 <dwt_rxenable>
        
        /* We should listen to the airwaves before transmitting the first poll to not interfere with other tags */
        while (!((status_reg = dwt_read32bitreg(SYS_STATUS_ID)) & (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR)))
 8002fa4:	46c0      	nop			@ (mov r8, r8)
 8002fa6:	2100      	movs	r1, #0
 8002fa8:	200f      	movs	r0, #15
 8002faa:	f00b fad7 	bl	800e55c <dwt_read32bitoffsetreg>
 8002fae:	0002      	movs	r2, r0
 8002fb0:	4b97      	ldr	r3, [pc, #604]	@ (8003210 <tag_main+0x2f8>)
 8002fb2:	601a      	str	r2, [r3, #0]
 8002fb4:	4b96      	ldr	r3, [pc, #600]	@ (8003210 <tag_main+0x2f8>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a96      	ldr	r2, [pc, #600]	@ (8003214 <tag_main+0x2fc>)
 8002fba:	4013      	ands	r3, r2
 8002fbc:	d0f3      	beq.n	8002fa6 <tag_main+0x8e>
        {
        };

        if (status_reg & SYS_STATUS_RXFCG)
 8002fbe:	4b94      	ldr	r3, [pc, #592]	@ (8003210 <tag_main+0x2f8>)
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	2380      	movs	r3, #128	@ 0x80
 8002fc4:	01db      	lsls	r3, r3, #7
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	d003      	beq.n	8002fd2 <tag_main+0xba>
        {
            HAL_Delay(10);
 8002fca:	200a      	movs	r0, #10
 8002fcc:	f000 fa70 	bl	80034b0 <HAL_Delay>
            continue;
 8002fd0:	e10f      	b.n	80031f2 <tag_main+0x2da>
        }
                
        memcpy(tx_poll_msg + TX_POLL_MSG_ANCHOR_ID_IDX, get_anchor_id(current_anchor), 2);
 8002fd2:	4e91      	ldr	r6, [pc, #580]	@ (8003218 <tag_main+0x300>)
 8002fd4:	4b91      	ldr	r3, [pc, #580]	@ (800321c <tag_main+0x304>)
 8002fd6:	781b      	ldrb	r3, [r3, #0]
 8002fd8:	0018      	movs	r0, r3
 8002fda:	f7ff ff8b 	bl	8002ef4 <get_anchor_id>
 8002fde:	0003      	movs	r3, r0
 8002fe0:	2202      	movs	r2, #2
 8002fe2:	0019      	movs	r1, r3
 8002fe4:	0030      	movs	r0, r6
 8002fe6:	f00c fe97 	bl	800fd18 <memcpy>
        memcpy(rx_resp_msg + RX_RESP_MSG_ANCHOR_ID_IDX, get_anchor_id(current_anchor), 2);
 8002fea:	4e8d      	ldr	r6, [pc, #564]	@ (8003220 <tag_main+0x308>)
 8002fec:	4b8b      	ldr	r3, [pc, #556]	@ (800321c <tag_main+0x304>)
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	0018      	movs	r0, r3
 8002ff2:	f7ff ff7f 	bl	8002ef4 <get_anchor_id>
 8002ff6:	0003      	movs	r3, r0
 8002ff8:	2202      	movs	r2, #2
 8002ffa:	0019      	movs	r1, r3
 8002ffc:	0030      	movs	r0, r6
 8002ffe:	f00c fe8b 	bl	800fd18 <memcpy>
        memcpy(tx_final_msg + TX_FINAL_MSG_ANCHOR_ID_IDX, get_anchor_id(current_anchor), 2);
 8003002:	4e88      	ldr	r6, [pc, #544]	@ (8003224 <tag_main+0x30c>)
 8003004:	4b85      	ldr	r3, [pc, #532]	@ (800321c <tag_main+0x304>)
 8003006:	781b      	ldrb	r3, [r3, #0]
 8003008:	0018      	movs	r0, r3
 800300a:	f7ff ff73 	bl	8002ef4 <get_anchor_id>
 800300e:	0003      	movs	r3, r0
 8003010:	2202      	movs	r2, #2
 8003012:	0019      	movs	r1, r3
 8003014:	0030      	movs	r0, r6
 8003016:	f00c fe7f 	bl	800fd18 <memcpy>

        current_anchor = (current_anchor + 1) % total_anchors;
 800301a:	4b80      	ldr	r3, [pc, #512]	@ (800321c <tag_main+0x304>)
 800301c:	781b      	ldrb	r3, [r3, #0]
 800301e:	1c5a      	adds	r2, r3, #1
 8003020:	4b81      	ldr	r3, [pc, #516]	@ (8003228 <tag_main+0x310>)
 8003022:	781b      	ldrb	r3, [r3, #0]
 8003024:	0019      	movs	r1, r3
 8003026:	0010      	movs	r0, r2
 8003028:	f7fd f9fa 	bl	8000420 <__aeabi_idivmod>
 800302c:	000b      	movs	r3, r1
 800302e:	b2da      	uxtb	r2, r3
 8003030:	4b7a      	ldr	r3, [pc, #488]	@ (800321c <tag_main+0x304>)
 8003032:	701a      	strb	r2, [r3, #0]

        /* Write frame data to DW1000 and prepare transmission. See NOTE 8 below. */
        tx_poll_msg[ALL_MSG_SN_IDX] = frame_seq_nb;
 8003034:	4b7d      	ldr	r3, [pc, #500]	@ (800322c <tag_main+0x314>)
 8003036:	781a      	ldrb	r2, [r3, #0]
 8003038:	4b7d      	ldr	r3, [pc, #500]	@ (8003230 <tag_main+0x318>)
 800303a:	709a      	strb	r2, [r3, #2]
        dwt_writetxdata(sizeof(tx_poll_msg), tx_poll_msg, 0); /* Zero offset in TX buffer. */
 800303c:	4b7c      	ldr	r3, [pc, #496]	@ (8003230 <tag_main+0x318>)
 800303e:	2200      	movs	r2, #0
 8003040:	0019      	movs	r1, r3
 8003042:	200c      	movs	r0, #12
 8003044:	f00b f94b 	bl	800e2de <dwt_writetxdata>
        dwt_writetxfctrl(sizeof(tx_poll_msg), 0, 1);          /* Zero offset in TX buffer, ranging. */
 8003048:	2201      	movs	r2, #1
 800304a:	2100      	movs	r1, #0
 800304c:	200c      	movs	r0, #12
 800304e:	f00b f96f 	bl	800e330 <dwt_writetxfctrl>

        /* Start transmission, indicating that a response is expected so that reception is enabled automatically after the frame is sent and the delay
         * set by dwt_setrxaftertxdelay() has elapsed. */
        dwt_starttx(DWT_START_TX_IMMEDIATE | DWT_RESPONSE_EXPECTED);
 8003052:	2002      	movs	r0, #2
 8003054:	f00b fcb4 	bl	800e9c0 <dwt_starttx>

        /* We assume that the transmission is achieved correctly, poll for reception of a frame or error/timeout. See NOTE 9 below. */
        while (!((status_reg = dwt_read32bitreg(SYS_STATUS_ID)) & (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR)))
 8003058:	46c0      	nop			@ (mov r8, r8)
 800305a:	2100      	movs	r1, #0
 800305c:	200f      	movs	r0, #15
 800305e:	f00b fa7d 	bl	800e55c <dwt_read32bitoffsetreg>
 8003062:	0002      	movs	r2, r0
 8003064:	4b6a      	ldr	r3, [pc, #424]	@ (8003210 <tag_main+0x2f8>)
 8003066:	601a      	str	r2, [r3, #0]
 8003068:	4b69      	ldr	r3, [pc, #420]	@ (8003210 <tag_main+0x2f8>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a69      	ldr	r2, [pc, #420]	@ (8003214 <tag_main+0x2fc>)
 800306e:	4013      	ands	r3, r2
 8003070:	d0f3      	beq.n	800305a <tag_main+0x142>

        // uint32_t status_reg_error = status_reg & (SYS_STATUS_RXFCG | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
        // CDC_Transmit_FS((uint8_t*) status_reg_error, sizeof(status_reg_error));

        /* Increment frame sequence number after transmission of the poll message (modulo 256). */
        frame_seq_nb++;
 8003072:	4b6e      	ldr	r3, [pc, #440]	@ (800322c <tag_main+0x314>)
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	3301      	adds	r3, #1
 8003078:	b2da      	uxtb	r2, r3
 800307a:	4b6c      	ldr	r3, [pc, #432]	@ (800322c <tag_main+0x314>)
 800307c:	701a      	strb	r2, [r3, #0]

        if (status_reg & SYS_STATUS_RXFCG)
 800307e:	4b64      	ldr	r3, [pc, #400]	@ (8003210 <tag_main+0x2f8>)
 8003080:	681a      	ldr	r2, [r3, #0]
 8003082:	2380      	movs	r3, #128	@ 0x80
 8003084:	01db      	lsls	r3, r3, #7
 8003086:	4013      	ands	r3, r2
 8003088:	d100      	bne.n	800308c <tag_main+0x174>
 800308a:	e0a7      	b.n	80031dc <tag_main+0x2c4>
        {
            uint32 frame_len;

            /* A frame has been received, read it into the local buffer. */
            frame_len = dwt_read32bitreg(RX_FINFO_ID) & RX_FINFO_RXFLEN_MASK;
 800308c:	2100      	movs	r1, #0
 800308e:	2010      	movs	r0, #16
 8003090:	f00b fa64 	bl	800e55c <dwt_read32bitoffsetreg>
 8003094:	0003      	movs	r3, r0
 8003096:	227f      	movs	r2, #127	@ 0x7f
 8003098:	4013      	ands	r3, r2
 800309a:	627b      	str	r3, [r7, #36]	@ 0x24
            if (frame_len <= RX_BUF_LEN)
 800309c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800309e:	2b14      	cmp	r3, #20
 80030a0:	d806      	bhi.n	80030b0 <tag_main+0x198>
            {
                dwt_readrxdata(rx_buffer, frame_len, 0);
 80030a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a4:	b299      	uxth	r1, r3
 80030a6:	4b63      	ldr	r3, [pc, #396]	@ (8003234 <tag_main+0x31c>)
 80030a8:	2200      	movs	r2, #0
 80030aa:	0018      	movs	r0, r3
 80030ac:	f00b f964 	bl	800e378 <dwt_readrxdata>
            }

            CDC_Transmit_FS(rx_buffer, sizeof(rx_buffer));
 80030b0:	4b60      	ldr	r3, [pc, #384]	@ (8003234 <tag_main+0x31c>)
 80030b2:	2114      	movs	r1, #20
 80030b4:	0018      	movs	r0, r3
 80030b6:	f00a f91b 	bl	800d2f0 <CDC_Transmit_FS>

            /* Clear good RX frame event and TX frame sent in the DW1000 status register. */
            dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_RXFCG | SYS_STATUS_TXFRS);
 80030ba:	2381      	movs	r3, #129	@ 0x81
 80030bc:	01db      	lsls	r3, r3, #7
 80030be:	001a      	movs	r2, r3
 80030c0:	2100      	movs	r1, #0
 80030c2:	200f      	movs	r0, #15
 80030c4:	f00b fadb 	bl	800e67e <dwt_write32bitoffsetreg>

            /* Check that the frame is the expected response from the companion "DS TWR responder" example.
             * As the sequence number field of the frame is not relevant, it is cleared to simplify the validation of the frame. */
            rx_buffer[ALL_MSG_SN_IDX] = 0;
 80030c8:	4b5a      	ldr	r3, [pc, #360]	@ (8003234 <tag_main+0x31c>)
 80030ca:	2200      	movs	r2, #0
 80030cc:	709a      	strb	r2, [r3, #2]
            if (memcmp(rx_buffer, rx_resp_msg, ALL_MSG_COMMON_LEN) == 0)
 80030ce:	495a      	ldr	r1, [pc, #360]	@ (8003238 <tag_main+0x320>)
 80030d0:	4b58      	ldr	r3, [pc, #352]	@ (8003234 <tag_main+0x31c>)
 80030d2:	220a      	movs	r2, #10
 80030d4:	0018      	movs	r0, r3
 80030d6:	f00c fd7f 	bl	800fbd8 <memcmp>
 80030da:	1e03      	subs	r3, r0, #0
 80030dc:	d000      	beq.n	80030e0 <tag_main+0x1c8>
 80030de:	e085      	b.n	80031ec <tag_main+0x2d4>
            {
                uint32 final_tx_time;
                int ret;

                /* Retrieve poll transmission and response reception timestamp. */
                poll_tx_ts = get_tx_timestamp_u64();
 80030e0:	f000 f8be 	bl	8003260 <get_tx_timestamp_u64>
 80030e4:	0002      	movs	r2, r0
 80030e6:	000b      	movs	r3, r1
 80030e8:	4954      	ldr	r1, [pc, #336]	@ (800323c <tag_main+0x324>)
 80030ea:	600a      	str	r2, [r1, #0]
 80030ec:	604b      	str	r3, [r1, #4]
                resp_rx_ts = get_rx_timestamp_u64();
 80030ee:	f000 f8f1 	bl	80032d4 <get_rx_timestamp_u64>
 80030f2:	0002      	movs	r2, r0
 80030f4:	000b      	movs	r3, r1
 80030f6:	4952      	ldr	r1, [pc, #328]	@ (8003240 <tag_main+0x328>)
 80030f8:	600a      	str	r2, [r1, #0]
 80030fa:	604b      	str	r3, [r1, #4]

                /* Compute final message transmission time. See NOTE 10 below. */
                final_tx_time = (resp_rx_ts + (RESP_RX_TO_FINAL_TX_DLY_UUS * UUS_TO_DWT_TIME)) >> 8;
 80030fc:	4b50      	ldr	r3, [pc, #320]	@ (8003240 <tag_main+0x328>)
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	685b      	ldr	r3, [r3, #4]
 8003102:	4850      	ldr	r0, [pc, #320]	@ (8003244 <tag_main+0x32c>)
 8003104:	2100      	movs	r1, #0
 8003106:	1812      	adds	r2, r2, r0
 8003108:	414b      	adcs	r3, r1
 800310a:	0619      	lsls	r1, r3, #24
 800310c:	0a14      	lsrs	r4, r2, #8
 800310e:	430c      	orrs	r4, r1
 8003110:	0a1d      	lsrs	r5, r3, #8
 8003112:	0023      	movs	r3, r4
 8003114:	623b      	str	r3, [r7, #32]
                dwt_setdelayedtrxtime(final_tx_time);
 8003116:	6a3b      	ldr	r3, [r7, #32]
 8003118:	0018      	movs	r0, r3
 800311a:	f00b fc42 	bl	800e9a2 <dwt_setdelayedtrxtime>

                /* Final TX timestamp is the transmission time we programmed plus the TX antenna delay. */
                final_tx_ts = (((uint64)(final_tx_time & 0xFFFFFFFEUL)) << 8) + TX_ANT_DLY;
 800311e:	6a3b      	ldr	r3, [r7, #32]
 8003120:	613b      	str	r3, [r7, #16]
 8003122:	2300      	movs	r3, #0
 8003124:	617b      	str	r3, [r7, #20]
 8003126:	693a      	ldr	r2, [r7, #16]
 8003128:	697b      	ldr	r3, [r7, #20]
 800312a:	0011      	movs	r1, r2
 800312c:	0e09      	lsrs	r1, r1, #24
 800312e:	60f9      	str	r1, [r7, #12]
 8003130:	0013      	movs	r3, r2
 8003132:	021b      	lsls	r3, r3, #8
 8003134:	60bb      	str	r3, [r7, #8]
 8003136:	68b9      	ldr	r1, [r7, #8]
 8003138:	68fa      	ldr	r2, [r7, #12]
 800313a:	000b      	movs	r3, r1
 800313c:	0a5b      	lsrs	r3, r3, #9
 800313e:	025b      	lsls	r3, r3, #9
 8003140:	603b      	str	r3, [r7, #0]
 8003142:	23ff      	movs	r3, #255	@ 0xff
 8003144:	401a      	ands	r2, r3
 8003146:	607a      	str	r2, [r7, #4]
 8003148:	4a30      	ldr	r2, [pc, #192]	@ (800320c <tag_main+0x2f4>)
 800314a:	2300      	movs	r3, #0
 800314c:	6838      	ldr	r0, [r7, #0]
 800314e:	6879      	ldr	r1, [r7, #4]
 8003150:	1812      	adds	r2, r2, r0
 8003152:	414b      	adcs	r3, r1
 8003154:	493c      	ldr	r1, [pc, #240]	@ (8003248 <tag_main+0x330>)
 8003156:	600a      	str	r2, [r1, #0]
 8003158:	604b      	str	r3, [r1, #4]

                /* Write all timestamps in the final message. See NOTE 11 below. */
                final_msg_set_ts(&tx_final_msg[FINAL_MSG_POLL_TX_TS_IDX], poll_tx_ts);
 800315a:	4b38      	ldr	r3, [pc, #224]	@ (800323c <tag_main+0x324>)
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	493a      	ldr	r1, [pc, #232]	@ (800324c <tag_main+0x334>)
 8003162:	0008      	movs	r0, r1
 8003164:	f000 f8f0 	bl	8003348 <final_msg_set_ts>
                final_msg_set_ts(&tx_final_msg[FINAL_MSG_RESP_RX_TS_IDX], resp_rx_ts);
 8003168:	4b35      	ldr	r3, [pc, #212]	@ (8003240 <tag_main+0x328>)
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	685b      	ldr	r3, [r3, #4]
 800316e:	4938      	ldr	r1, [pc, #224]	@ (8003250 <tag_main+0x338>)
 8003170:	0008      	movs	r0, r1
 8003172:	f000 f8e9 	bl	8003348 <final_msg_set_ts>
                final_msg_set_ts(&tx_final_msg[FINAL_MSG_FINAL_TX_TS_IDX], final_tx_ts);
 8003176:	4b34      	ldr	r3, [pc, #208]	@ (8003248 <tag_main+0x330>)
 8003178:	681a      	ldr	r2, [r3, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	4935      	ldr	r1, [pc, #212]	@ (8003254 <tag_main+0x33c>)
 800317e:	0008      	movs	r0, r1
 8003180:	f000 f8e2 	bl	8003348 <final_msg_set_ts>

                /* Write and send final message. See NOTE 8 below. */
                tx_final_msg[ALL_MSG_SN_IDX] = frame_seq_nb;
 8003184:	4b29      	ldr	r3, [pc, #164]	@ (800322c <tag_main+0x314>)
 8003186:	781a      	ldrb	r2, [r3, #0]
 8003188:	4b33      	ldr	r3, [pc, #204]	@ (8003258 <tag_main+0x340>)
 800318a:	709a      	strb	r2, [r3, #2]
                dwt_writetxdata(sizeof(tx_final_msg), tx_final_msg, 0); /* Zero offset in TX buffer. */
 800318c:	4b32      	ldr	r3, [pc, #200]	@ (8003258 <tag_main+0x340>)
 800318e:	2200      	movs	r2, #0
 8003190:	0019      	movs	r1, r3
 8003192:	2018      	movs	r0, #24
 8003194:	f00b f8a3 	bl	800e2de <dwt_writetxdata>
                dwt_writetxfctrl(sizeof(tx_final_msg), 0, 1);           /* Zero offset in TX buffer, ranging. */
 8003198:	2201      	movs	r2, #1
 800319a:	2100      	movs	r1, #0
 800319c:	2018      	movs	r0, #24
 800319e:	f00b f8c7 	bl	800e330 <dwt_writetxfctrl>
                ret = dwt_starttx(DWT_START_TX_DELAYED);
 80031a2:	2001      	movs	r0, #1
 80031a4:	f00b fc0c 	bl	800e9c0 <dwt_starttx>
 80031a8:	0003      	movs	r3, r0
 80031aa:	61fb      	str	r3, [r7, #28]

                /* If dwt_starttx() returns an error, abandon this ranging exchange and proceed to the next one. See NOTE 12 below. */
                if (ret == DWT_SUCCESS)
 80031ac:	69fb      	ldr	r3, [r7, #28]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d11c      	bne.n	80031ec <tag_main+0x2d4>
                {
                    /* Poll DW1000 until TX frame sent event set. See NOTE 9 below. */
                    while (!(dwt_read32bitreg(SYS_STATUS_ID) & SYS_STATUS_TXFRS))
 80031b2:	46c0      	nop			@ (mov r8, r8)
 80031b4:	2100      	movs	r1, #0
 80031b6:	200f      	movs	r0, #15
 80031b8:	f00b f9d0 	bl	800e55c <dwt_read32bitoffsetreg>
 80031bc:	0003      	movs	r3, r0
 80031be:	2280      	movs	r2, #128	@ 0x80
 80031c0:	4013      	ands	r3, r2
 80031c2:	d0f7      	beq.n	80031b4 <tag_main+0x29c>
                    {
                    };

                    /* Clear TXFRS event. */
                    dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_TXFRS);
 80031c4:	2280      	movs	r2, #128	@ 0x80
 80031c6:	2100      	movs	r1, #0
 80031c8:	200f      	movs	r0, #15
 80031ca:	f00b fa58 	bl	800e67e <dwt_write32bitoffsetreg>

                    /* Increment frame sequence number after transmission of the final message (modulo 256). */
                    frame_seq_nb++;
 80031ce:	4b17      	ldr	r3, [pc, #92]	@ (800322c <tag_main+0x314>)
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	3301      	adds	r3, #1
 80031d4:	b2da      	uxtb	r2, r3
 80031d6:	4b15      	ldr	r3, [pc, #84]	@ (800322c <tag_main+0x314>)
 80031d8:	701a      	strb	r2, [r3, #0]
 80031da:	e007      	b.n	80031ec <tag_main+0x2d4>
            }
        }
        else
        {
            /* Clear RX error/timeout events in the DW1000 status register. */
            dwt_write32bitreg(SYS_STATUS_ID, SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
 80031dc:	4b1f      	ldr	r3, [pc, #124]	@ (800325c <tag_main+0x344>)
 80031de:	001a      	movs	r2, r3
 80031e0:	2100      	movs	r1, #0
 80031e2:	200f      	movs	r0, #15
 80031e4:	f00b fa4b 	bl	800e67e <dwt_write32bitoffsetreg>

            /* Reset RX to properly reinitialise LDE operation. */
            dwt_rxreset();
 80031e8:	f00b fd32 	bl	800ec50 <dwt_rxreset>
        }

        /* Execute a delay between ranging exchanges. */
        Sleep(RNG_DELAY_MS);
 80031ec:	2000      	movs	r0, #0
 80031ee:	f00b fe8a 	bl	800ef06 <Sleep>
        dwt_rxenable(DWT_START_RX_IMMEDIATE);
 80031f2:	e6d4      	b.n	8002f9e <tag_main+0x86>
 80031f4:	2000004b 	.word	0x2000004b
 80031f8:	20000040 	.word	0x20000040
 80031fc:	20000055 	.word	0x20000055
 8003200:	20000067 	.word	0x20000067
 8003204:	2000002c 	.word	0x2000002c
 8003208:	20000038 	.word	0x20000038
 800320c:	00004031 	.word	0x00004031
 8003210:	20000a4c 	.word	0x20000a4c
 8003214:	2427d000 	.word	0x2427d000
 8003218:	20000049 	.word	0x20000049
 800321c:	20000a34 	.word	0x20000a34
 8003220:	20000057 	.word	0x20000057
 8003224:	20000065 	.word	0x20000065
 8003228:	20000028 	.word	0x20000028
 800322c:	20000a35 	.word	0x20000a35
 8003230:	20000044 	.word	0x20000044
 8003234:	20000a38 	.word	0x20000a38
 8003238:	20000050 	.word	0x20000050
 800323c:	20000a50 	.word	0x20000a50
 8003240:	20000a58 	.word	0x20000a58
 8003244:	09c40000 	.word	0x09c40000
 8003248:	20000a60 	.word	0x20000a60
 800324c:	2000006a 	.word	0x2000006a
 8003250:	2000006e 	.word	0x2000006e
 8003254:	20000072 	.word	0x20000072
 8003258:	20000060 	.word	0x20000060
 800325c:	24279000 	.word	0x24279000

08003260 <get_tx_timestamp_u64>:
 * @param  none
 *
 * @return  64-bit value of the read time-stamp.
 */
static uint64 get_tx_timestamp_u64(void)
{
 8003260:	b5b0      	push	{r4, r5, r7, lr}
 8003262:	b08a      	sub	sp, #40	@ 0x28
 8003264:	af00      	add	r7, sp, #0
    uint8 ts_tab[5];
    uint64 ts = 0;
 8003266:	2200      	movs	r2, #0
 8003268:	2300      	movs	r3, #0
 800326a:	623a      	str	r2, [r7, #32]
 800326c:	627b      	str	r3, [r7, #36]	@ 0x24
    int i;
    dwt_readtxtimestamp(ts_tab);
 800326e:	2314      	movs	r3, #20
 8003270:	18fb      	adds	r3, r7, r3
 8003272:	0018      	movs	r0, r3
 8003274:	f00b f899 	bl	800e3aa <dwt_readtxtimestamp>
    for (i = 4; i >= 0; i--)
 8003278:	2304      	movs	r3, #4
 800327a:	61fb      	str	r3, [r7, #28]
 800327c:	e020      	b.n	80032c0 <get_tx_timestamp_u64+0x60>
    {
        ts <<= 8;
 800327e:	6a3b      	ldr	r3, [r7, #32]
 8003280:	0e1b      	lsrs	r3, r3, #24
 8003282:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003284:	0215      	lsls	r5, r2, #8
 8003286:	431d      	orrs	r5, r3
 8003288:	6a3b      	ldr	r3, [r7, #32]
 800328a:	021c      	lsls	r4, r3, #8
 800328c:	623c      	str	r4, [r7, #32]
 800328e:	627d      	str	r5, [r7, #36]	@ 0x24
        ts |= ts_tab[i];
 8003290:	2314      	movs	r3, #20
 8003292:	18fa      	adds	r2, r7, r3
 8003294:	69fb      	ldr	r3, [r7, #28]
 8003296:	18d3      	adds	r3, r2, r3
 8003298:	781b      	ldrb	r3, [r3, #0]
 800329a:	60bb      	str	r3, [r7, #8]
 800329c:	2300      	movs	r3, #0
 800329e:	60fb      	str	r3, [r7, #12]
 80032a0:	6a3b      	ldr	r3, [r7, #32]
 80032a2:	68b9      	ldr	r1, [r7, #8]
 80032a4:	68fa      	ldr	r2, [r7, #12]
 80032a6:	0008      	movs	r0, r1
 80032a8:	4318      	orrs	r0, r3
 80032aa:	6038      	str	r0, [r7, #0]
 80032ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ae:	431a      	orrs	r2, r3
 80032b0:	607a      	str	r2, [r7, #4]
 80032b2:	683a      	ldr	r2, [r7, #0]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	623a      	str	r2, [r7, #32]
 80032b8:	627b      	str	r3, [r7, #36]	@ 0x24
    for (i = 4; i >= 0; i--)
 80032ba:	69fb      	ldr	r3, [r7, #28]
 80032bc:	3b01      	subs	r3, #1
 80032be:	61fb      	str	r3, [r7, #28]
 80032c0:	69fb      	ldr	r3, [r7, #28]
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	dadb      	bge.n	800327e <get_tx_timestamp_u64+0x1e>
    }
    return ts;
 80032c6:	6a3a      	ldr	r2, [r7, #32]
 80032c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80032ca:	0010      	movs	r0, r2
 80032cc:	0019      	movs	r1, r3
 80032ce:	46bd      	mov	sp, r7
 80032d0:	b00a      	add	sp, #40	@ 0x28
 80032d2:	bdb0      	pop	{r4, r5, r7, pc}

080032d4 <get_rx_timestamp_u64>:
 * @param  none
 *
 * @return  64-bit value of the read time-stamp.
 */
static uint64 get_rx_timestamp_u64(void)
{
 80032d4:	b5b0      	push	{r4, r5, r7, lr}
 80032d6:	b08a      	sub	sp, #40	@ 0x28
 80032d8:	af00      	add	r7, sp, #0
    uint8 ts_tab[5];
    uint64 ts = 0;
 80032da:	2200      	movs	r2, #0
 80032dc:	2300      	movs	r3, #0
 80032de:	623a      	str	r2, [r7, #32]
 80032e0:	627b      	str	r3, [r7, #36]	@ 0x24
    int i;
    dwt_readrxtimestamp(ts_tab);
 80032e2:	2314      	movs	r3, #20
 80032e4:	18fb      	adds	r3, r7, r3
 80032e6:	0018      	movs	r0, r3
 80032e8:	f00b f86d 	bl	800e3c6 <dwt_readrxtimestamp>
    for (i = 4; i >= 0; i--)
 80032ec:	2304      	movs	r3, #4
 80032ee:	61fb      	str	r3, [r7, #28]
 80032f0:	e020      	b.n	8003334 <get_rx_timestamp_u64+0x60>
    {
        ts <<= 8;
 80032f2:	6a3b      	ldr	r3, [r7, #32]
 80032f4:	0e1b      	lsrs	r3, r3, #24
 80032f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032f8:	0215      	lsls	r5, r2, #8
 80032fa:	431d      	orrs	r5, r3
 80032fc:	6a3b      	ldr	r3, [r7, #32]
 80032fe:	021c      	lsls	r4, r3, #8
 8003300:	623c      	str	r4, [r7, #32]
 8003302:	627d      	str	r5, [r7, #36]	@ 0x24
        ts |= ts_tab[i];
 8003304:	2314      	movs	r3, #20
 8003306:	18fa      	adds	r2, r7, r3
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	18d3      	adds	r3, r2, r3
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	60bb      	str	r3, [r7, #8]
 8003310:	2300      	movs	r3, #0
 8003312:	60fb      	str	r3, [r7, #12]
 8003314:	6a3b      	ldr	r3, [r7, #32]
 8003316:	68b9      	ldr	r1, [r7, #8]
 8003318:	68fa      	ldr	r2, [r7, #12]
 800331a:	0008      	movs	r0, r1
 800331c:	4318      	orrs	r0, r3
 800331e:	6038      	str	r0, [r7, #0]
 8003320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003322:	431a      	orrs	r2, r3
 8003324:	607a      	str	r2, [r7, #4]
 8003326:	683a      	ldr	r2, [r7, #0]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	623a      	str	r2, [r7, #32]
 800332c:	627b      	str	r3, [r7, #36]	@ 0x24
    for (i = 4; i >= 0; i--)
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	3b01      	subs	r3, #1
 8003332:	61fb      	str	r3, [r7, #28]
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	2b00      	cmp	r3, #0
 8003338:	dadb      	bge.n	80032f2 <get_rx_timestamp_u64+0x1e>
    }
    return ts;
 800333a:	6a3a      	ldr	r2, [r7, #32]
 800333c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800333e:	0010      	movs	r0, r2
 8003340:	0019      	movs	r1, r3
 8003342:	46bd      	mov	sp, r7
 8003344:	b00a      	add	sp, #40	@ 0x28
 8003346:	bdb0      	pop	{r4, r5, r7, pc}

08003348 <final_msg_set_ts>:
 *         ts  timestamp value
 *
 * @return none
 */
static void final_msg_set_ts(uint8 *ts_field, uint64 ts)
{
 8003348:	b5b0      	push	{r4, r5, r7, lr}
 800334a:	b086      	sub	sp, #24
 800334c:	af00      	add	r7, sp, #0
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	603a      	str	r2, [r7, #0]
 8003352:	607b      	str	r3, [r7, #4]
    int i;
    for (i = 0; i < FINAL_MSG_TS_LEN; i++)
 8003354:	2300      	movs	r3, #0
 8003356:	617b      	str	r3, [r7, #20]
 8003358:	e013      	b.n	8003382 <final_msg_set_ts+0x3a>
    {
        ts_field[i] = (uint8)ts;
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	68fa      	ldr	r2, [r7, #12]
 800335e:	18d1      	adds	r1, r2, r3
 8003360:	683a      	ldr	r2, [r7, #0]
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	1c13      	adds	r3, r2, #0
 8003366:	b2db      	uxtb	r3, r3
 8003368:	700b      	strb	r3, [r1, #0]
        ts >>= 8;
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	061b      	lsls	r3, r3, #24
 800336e:	683a      	ldr	r2, [r7, #0]
 8003370:	0a14      	lsrs	r4, r2, #8
 8003372:	431c      	orrs	r4, r3
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	0a1d      	lsrs	r5, r3, #8
 8003378:	603c      	str	r4, [r7, #0]
 800337a:	607d      	str	r5, [r7, #4]
    for (i = 0; i < FINAL_MSG_TS_LEN; i++)
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	3301      	adds	r3, #1
 8003380:	617b      	str	r3, [r7, #20]
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	2b03      	cmp	r3, #3
 8003386:	dde8      	ble.n	800335a <final_msg_set_ts+0x12>
    }
}
 8003388:	46c0      	nop			@ (mov r8, r8)
 800338a:	46c0      	nop			@ (mov r8, r8)
 800338c:	46bd      	mov	sp, r7
 800338e:	b006      	add	sp, #24
 8003390:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003394 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003394:	480d      	ldr	r0, [pc, #52]	@ (80033cc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003396:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003398:	f7ff fda6 	bl	8002ee8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800339c:	480c      	ldr	r0, [pc, #48]	@ (80033d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800339e:	490d      	ldr	r1, [pc, #52]	@ (80033d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80033a0:	4a0d      	ldr	r2, [pc, #52]	@ (80033d8 <LoopForever+0xe>)
  movs r3, #0
 80033a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033a4:	e002      	b.n	80033ac <LoopCopyDataInit>

080033a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033aa:	3304      	adds	r3, #4

080033ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033b0:	d3f9      	bcc.n	80033a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033b2:	4a0a      	ldr	r2, [pc, #40]	@ (80033dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80033b4:	4c0a      	ldr	r4, [pc, #40]	@ (80033e0 <LoopForever+0x16>)
  movs r3, #0
 80033b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033b8:	e001      	b.n	80033be <LoopFillZerobss>

080033ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033bc:	3204      	adds	r2, #4

080033be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033c0:	d3fb      	bcc.n	80033ba <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80033c2:	f00c fc77 	bl	800fcb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80033c6:	f7fe ff49 	bl	800225c <main>

080033ca <LoopForever>:

LoopForever:
    b LoopForever
 80033ca:	e7fe      	b.n	80033ca <LoopForever>
  ldr   r0, =_estack
 80033cc:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80033d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80033d4:	200003bc 	.word	0x200003bc
  ldr r2, =_sidata
 80033d8:	080121b8 	.word	0x080121b8
  ldr r2, =_sbss
 80033dc:	200003c0 	.word	0x200003c0
  ldr r4, =_ebss
 80033e0:	20001db8 	.word	0x20001db8

080033e4 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80033e4:	e7fe      	b.n	80033e4 <ADC1_COMP_IRQHandler>
	...

080033e8 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80033ec:	4b07      	ldr	r3, [pc, #28]	@ (800340c <HAL_Init+0x24>)
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	4b06      	ldr	r3, [pc, #24]	@ (800340c <HAL_Init+0x24>)
 80033f2:	2110      	movs	r1, #16
 80033f4:	430a      	orrs	r2, r1
 80033f6:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 80033f8:	2003      	movs	r0, #3
 80033fa:	f000 f809 	bl	8003410 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80033fe:	f7ff fa9d 	bl	800293c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003402:	2300      	movs	r3, #0
}
 8003404:	0018      	movs	r0, r3
 8003406:	46bd      	mov	sp, r7
 8003408:	bd80      	pop	{r7, pc}
 800340a:	46c0      	nop			@ (mov r8, r8)
 800340c:	40022000 	.word	0x40022000

08003410 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003410:	b590      	push	{r4, r7, lr}
 8003412:	b083      	sub	sp, #12
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003418:	4b14      	ldr	r3, [pc, #80]	@ (800346c <HAL_InitTick+0x5c>)
 800341a:	681c      	ldr	r4, [r3, #0]
 800341c:	4b14      	ldr	r3, [pc, #80]	@ (8003470 <HAL_InitTick+0x60>)
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	0019      	movs	r1, r3
 8003422:	23fa      	movs	r3, #250	@ 0xfa
 8003424:	0098      	lsls	r0, r3, #2
 8003426:	f7fc fe8b 	bl	8000140 <__udivsi3>
 800342a:	0003      	movs	r3, r0
 800342c:	0019      	movs	r1, r3
 800342e:	0020      	movs	r0, r4
 8003430:	f7fc fe86 	bl	8000140 <__udivsi3>
 8003434:	0003      	movs	r3, r0
 8003436:	0018      	movs	r0, r3
 8003438:	f000 fbaf 	bl	8003b9a <HAL_SYSTICK_Config>
 800343c:	1e03      	subs	r3, r0, #0
 800343e:	d001      	beq.n	8003444 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e00f      	b.n	8003464 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	2b03      	cmp	r3, #3
 8003448:	d80b      	bhi.n	8003462 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800344a:	6879      	ldr	r1, [r7, #4]
 800344c:	2301      	movs	r3, #1
 800344e:	425b      	negs	r3, r3
 8003450:	2200      	movs	r2, #0
 8003452:	0018      	movs	r0, r3
 8003454:	f000 fb6c 	bl	8003b30 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003458:	4b06      	ldr	r3, [pc, #24]	@ (8003474 <HAL_InitTick+0x64>)
 800345a:	687a      	ldr	r2, [r7, #4]
 800345c:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800345e:	2300      	movs	r3, #0
 8003460:	e000      	b.n	8003464 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
}
 8003464:	0018      	movs	r0, r3
 8003466:	46bd      	mov	sp, r7
 8003468:	b003      	add	sp, #12
 800346a:	bd90      	pop	{r4, r7, pc}
 800346c:	20000018 	.word	0x20000018
 8003470:	2000007c 	.word	0x2000007c
 8003474:	20000078 	.word	0x20000078

08003478 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800347c:	4b05      	ldr	r3, [pc, #20]	@ (8003494 <HAL_IncTick+0x1c>)
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	001a      	movs	r2, r3
 8003482:	4b05      	ldr	r3, [pc, #20]	@ (8003498 <HAL_IncTick+0x20>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	18d2      	adds	r2, r2, r3
 8003488:	4b03      	ldr	r3, [pc, #12]	@ (8003498 <HAL_IncTick+0x20>)
 800348a:	601a      	str	r2, [r3, #0]
}
 800348c:	46c0      	nop			@ (mov r8, r8)
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}
 8003492:	46c0      	nop			@ (mov r8, r8)
 8003494:	2000007c 	.word	0x2000007c
 8003498:	20000a68 	.word	0x20000a68

0800349c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	af00      	add	r7, sp, #0
  return uwTick;
 80034a0:	4b02      	ldr	r3, [pc, #8]	@ (80034ac <HAL_GetTick+0x10>)
 80034a2:	681b      	ldr	r3, [r3, #0]
}
 80034a4:	0018      	movs	r0, r3
 80034a6:	46bd      	mov	sp, r7
 80034a8:	bd80      	pop	{r7, pc}
 80034aa:	46c0      	nop			@ (mov r8, r8)
 80034ac:	20000a68 	.word	0x20000a68

080034b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b084      	sub	sp, #16
 80034b4:	af00      	add	r7, sp, #0
 80034b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80034b8:	f7ff fff0 	bl	800349c <HAL_GetTick>
 80034bc:	0003      	movs	r3, r0
 80034be:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	3301      	adds	r3, #1
 80034c8:	d005      	beq.n	80034d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80034ca:	4b0a      	ldr	r3, [pc, #40]	@ (80034f4 <HAL_Delay+0x44>)
 80034cc:	781b      	ldrb	r3, [r3, #0]
 80034ce:	001a      	movs	r2, r3
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	189b      	adds	r3, r3, r2
 80034d4:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80034d6:	46c0      	nop			@ (mov r8, r8)
 80034d8:	f7ff ffe0 	bl	800349c <HAL_GetTick>
 80034dc:	0002      	movs	r2, r0
 80034de:	68bb      	ldr	r3, [r7, #8]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	68fa      	ldr	r2, [r7, #12]
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d8f7      	bhi.n	80034d8 <HAL_Delay+0x28>
  {
  }
}
 80034e8:	46c0      	nop			@ (mov r8, r8)
 80034ea:	46c0      	nop			@ (mov r8, r8)
 80034ec:	46bd      	mov	sp, r7
 80034ee:	b004      	add	sp, #16
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	46c0      	nop			@ (mov r8, r8)
 80034f4:	2000007c 	.word	0x2000007c

080034f8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b084      	sub	sp, #16
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003500:	230f      	movs	r3, #15
 8003502:	18fb      	adds	r3, r7, r3
 8003504:	2200      	movs	r2, #0
 8003506:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8003508:	2300      	movs	r3, #0
 800350a:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d101      	bne.n	8003516 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e125      	b.n	8003762 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800351a:	2b00      	cmp	r3, #0
 800351c:	d10a      	bne.n	8003534 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2200      	movs	r2, #0
 8003522:	63da      	str	r2, [r3, #60]	@ 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	2234      	movs	r2, #52	@ 0x34
 8003528:	2100      	movs	r1, #0
 800352a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	0018      	movs	r0, r3
 8003530:	f7ff fa30 	bl	8002994 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003538:	2210      	movs	r2, #16
 800353a:	4013      	ands	r3, r2
 800353c:	d000      	beq.n	8003540 <HAL_ADC_Init+0x48>
 800353e:	e103      	b.n	8003748 <HAL_ADC_Init+0x250>
 8003540:	230f      	movs	r3, #15
 8003542:	18fb      	adds	r3, r7, r3
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	2b00      	cmp	r3, #0
 8003548:	d000      	beq.n	800354c <HAL_ADC_Init+0x54>
 800354a:	e0fd      	b.n	8003748 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	2204      	movs	r2, #4
 8003554:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8003556:	d000      	beq.n	800355a <HAL_ADC_Init+0x62>
 8003558:	e0f6      	b.n	8003748 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800355e:	4a83      	ldr	r2, [pc, #524]	@ (800376c <HAL_ADC_Init+0x274>)
 8003560:	4013      	ands	r3, r2
 8003562:	2202      	movs	r2, #2
 8003564:	431a      	orrs	r2, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	2203      	movs	r2, #3
 8003572:	4013      	ands	r3, r2
 8003574:	2b01      	cmp	r3, #1
 8003576:	d112      	bne.n	800359e <HAL_ADC_Init+0xa6>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	2201      	movs	r2, #1
 8003580:	4013      	ands	r3, r2
 8003582:	2b01      	cmp	r3, #1
 8003584:	d009      	beq.n	800359a <HAL_ADC_Init+0xa2>
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	68da      	ldr	r2, [r3, #12]
 800358c:	2380      	movs	r3, #128	@ 0x80
 800358e:	021b      	lsls	r3, r3, #8
 8003590:	401a      	ands	r2, r3
 8003592:	2380      	movs	r3, #128	@ 0x80
 8003594:	021b      	lsls	r3, r3, #8
 8003596:	429a      	cmp	r2, r3
 8003598:	d101      	bne.n	800359e <HAL_ADC_Init+0xa6>
 800359a:	2301      	movs	r3, #1
 800359c:	e000      	b.n	80035a0 <HAL_ADC_Init+0xa8>
 800359e:	2300      	movs	r3, #0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d116      	bne.n	80035d2 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	68db      	ldr	r3, [r3, #12]
 80035aa:	2218      	movs	r2, #24
 80035ac:	4393      	bics	r3, r2
 80035ae:	0019      	movs	r1, r3
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	689a      	ldr	r2, [r3, #8]
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	430a      	orrs	r2, r1
 80035ba:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	691b      	ldr	r3, [r3, #16]
 80035c2:	009b      	lsls	r3, r3, #2
 80035c4:	0899      	lsrs	r1, r3, #2
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	685a      	ldr	r2, [r3, #4]
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	430a      	orrs	r2, r1
 80035d0:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	68da      	ldr	r2, [r3, #12]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4964      	ldr	r1, [pc, #400]	@ (8003770 <HAL_ADC_Init+0x278>)
 80035de:	400a      	ands	r2, r1
 80035e0:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	7e1b      	ldrb	r3, [r3, #24]
 80035e6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	7e5b      	ldrb	r3, [r3, #25]
 80035ec:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80035ee:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	7e9b      	ldrb	r3, [r3, #26]
 80035f4:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80035f6:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d002      	beq.n	8003606 <HAL_ADC_Init+0x10e>
 8003600:	2380      	movs	r3, #128	@ 0x80
 8003602:	015b      	lsls	r3, r3, #5
 8003604:	e000      	b.n	8003608 <HAL_ADC_Init+0x110>
 8003606:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8003608:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 800360e:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	691b      	ldr	r3, [r3, #16]
 8003614:	2b02      	cmp	r3, #2
 8003616:	d101      	bne.n	800361c <HAL_ADC_Init+0x124>
 8003618:	2304      	movs	r3, #4
 800361a:	e000      	b.n	800361e <HAL_ADC_Init+0x126>
 800361c:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 800361e:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	2124      	movs	r1, #36	@ 0x24
 8003624:	5c5b      	ldrb	r3, [r3, r1]
 8003626:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8003628:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800362a:	68ba      	ldr	r2, [r7, #8]
 800362c:	4313      	orrs	r3, r2
 800362e:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	7edb      	ldrb	r3, [r3, #27]
 8003634:	2b01      	cmp	r3, #1
 8003636:	d115      	bne.n	8003664 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	7e9b      	ldrb	r3, [r3, #26]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d105      	bne.n	800364c <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	2280      	movs	r2, #128	@ 0x80
 8003644:	0252      	lsls	r2, r2, #9
 8003646:	4313      	orrs	r3, r2
 8003648:	60bb      	str	r3, [r7, #8]
 800364a:	e00b      	b.n	8003664 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003650:	2220      	movs	r2, #32
 8003652:	431a      	orrs	r2, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	639a      	str	r2, [r3, #56]	@ 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800365c:	2201      	movs	r2, #1
 800365e:	431a      	orrs	r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	69da      	ldr	r2, [r3, #28]
 8003668:	23c2      	movs	r3, #194	@ 0xc2
 800366a:	33ff      	adds	r3, #255	@ 0xff
 800366c:	429a      	cmp	r2, r3
 800366e:	d007      	beq.n	8003680 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8003678:	4313      	orrs	r3, r2
 800367a:	68ba      	ldr	r2, [r7, #8]
 800367c:	4313      	orrs	r3, r2
 800367e:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	68d9      	ldr	r1, [r3, #12]
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	68ba      	ldr	r2, [r7, #8]
 800368c:	430a      	orrs	r2, r1
 800368e:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003694:	2380      	movs	r3, #128	@ 0x80
 8003696:	055b      	lsls	r3, r3, #21
 8003698:	429a      	cmp	r2, r3
 800369a:	d01b      	beq.n	80036d4 <HAL_ADC_Init+0x1dc>
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036a0:	2b01      	cmp	r3, #1
 80036a2:	d017      	beq.n	80036d4 <HAL_ADC_Init+0x1dc>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036a8:	2b02      	cmp	r3, #2
 80036aa:	d013      	beq.n	80036d4 <HAL_ADC_Init+0x1dc>
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036b0:	2b03      	cmp	r3, #3
 80036b2:	d00f      	beq.n	80036d4 <HAL_ADC_Init+0x1dc>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036b8:	2b04      	cmp	r3, #4
 80036ba:	d00b      	beq.n	80036d4 <HAL_ADC_Init+0x1dc>
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c0:	2b05      	cmp	r3, #5
 80036c2:	d007      	beq.n	80036d4 <HAL_ADC_Init+0x1dc>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036c8:	2b06      	cmp	r3, #6
 80036ca:	d003      	beq.n	80036d4 <HAL_ADC_Init+0x1dc>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036d0:	2b07      	cmp	r3, #7
 80036d2:	d112      	bne.n	80036fa <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	695a      	ldr	r2, [r3, #20]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2107      	movs	r1, #7
 80036e0:	438a      	bics	r2, r1
 80036e2:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	6959      	ldr	r1, [r3, #20]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ee:	2207      	movs	r2, #7
 80036f0:	401a      	ands	r2, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	430a      	orrs	r2, r1
 80036f8:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	68db      	ldr	r3, [r3, #12]
 8003700:	4a1c      	ldr	r2, [pc, #112]	@ (8003774 <HAL_ADC_Init+0x27c>)
 8003702:	4013      	ands	r3, r2
 8003704:	68ba      	ldr	r2, [r7, #8]
 8003706:	429a      	cmp	r2, r3
 8003708:	d10b      	bne.n	8003722 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2200      	movs	r2, #0
 800370e:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003714:	2203      	movs	r2, #3
 8003716:	4393      	bics	r3, r2
 8003718:	2201      	movs	r2, #1
 800371a:	431a      	orrs	r2, r3
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	639a      	str	r2, [r3, #56]	@ 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003720:	e01c      	b.n	800375c <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003726:	2212      	movs	r2, #18
 8003728:	4393      	bics	r3, r2
 800372a:	2210      	movs	r2, #16
 800372c:	431a      	orrs	r2, r3
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	639a      	str	r2, [r3, #56]	@ 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003736:	2201      	movs	r2, #1
 8003738:	431a      	orrs	r2, r3
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	63da      	str	r2, [r3, #60]	@ 0x3c
      
      tmp_hal_status = HAL_ERROR;
 800373e:	230f      	movs	r3, #15
 8003740:	18fb      	adds	r3, r7, r3
 8003742:	2201      	movs	r2, #1
 8003744:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8003746:	e009      	b.n	800375c <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800374c:	2210      	movs	r2, #16
 800374e:	431a      	orrs	r2, r3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	639a      	str	r2, [r3, #56]	@ 0x38
        
    tmp_hal_status = HAL_ERROR;
 8003754:	230f      	movs	r3, #15
 8003756:	18fb      	adds	r3, r7, r3
 8003758:	2201      	movs	r2, #1
 800375a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800375c:	230f      	movs	r3, #15
 800375e:	18fb      	adds	r3, r7, r3
 8003760:	781b      	ldrb	r3, [r3, #0]
}
 8003762:	0018      	movs	r0, r3
 8003764:	46bd      	mov	sp, r7
 8003766:	b004      	add	sp, #16
 8003768:	bd80      	pop	{r7, pc}
 800376a:	46c0      	nop			@ (mov r8, r8)
 800376c:	fffffefd 	.word	0xfffffefd
 8003770:	fffe0219 	.word	0xfffe0219
 8003774:	833fffe7 	.word	0x833fffe7

08003778 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b084      	sub	sp, #16
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003782:	230f      	movs	r3, #15
 8003784:	18fb      	adds	r3, r7, r3
 8003786:	2200      	movs	r2, #0
 8003788:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800378a:	2300      	movs	r3, #0
 800378c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003792:	2380      	movs	r3, #128	@ 0x80
 8003794:	055b      	lsls	r3, r3, #21
 8003796:	429a      	cmp	r2, r3
 8003798:	d011      	beq.n	80037be <HAL_ADC_ConfigChannel+0x46>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d00d      	beq.n	80037be <HAL_ADC_ConfigChannel+0x46>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d009      	beq.n	80037be <HAL_ADC_ConfigChannel+0x46>
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ae:	2b03      	cmp	r3, #3
 80037b0:	d005      	beq.n	80037be <HAL_ADC_ConfigChannel+0x46>
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b6:	2b04      	cmp	r3, #4
 80037b8:	d001      	beq.n	80037be <HAL_ADC_ConfigChannel+0x46>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	2234      	movs	r2, #52	@ 0x34
 80037c2:	5c9b      	ldrb	r3, [r3, r2]
 80037c4:	2b01      	cmp	r3, #1
 80037c6:	d101      	bne.n	80037cc <HAL_ADC_ConfigChannel+0x54>
 80037c8:	2302      	movs	r3, #2
 80037ca:	e0d0      	b.n	800396e <HAL_ADC_ConfigChannel+0x1f6>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2234      	movs	r2, #52	@ 0x34
 80037d0:	2101      	movs	r1, #1
 80037d2:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	2204      	movs	r2, #4
 80037dc:	4013      	ands	r3, r2
 80037de:	d000      	beq.n	80037e2 <HAL_ADC_ConfigChannel+0x6a>
 80037e0:	e0b4      	b.n	800394c <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	685b      	ldr	r3, [r3, #4]
 80037e6:	4a64      	ldr	r2, [pc, #400]	@ (8003978 <HAL_ADC_ConfigChannel+0x200>)
 80037e8:	4293      	cmp	r3, r2
 80037ea:	d100      	bne.n	80037ee <HAL_ADC_ConfigChannel+0x76>
 80037ec:	e082      	b.n	80038f4 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	2201      	movs	r2, #1
 80037fa:	409a      	lsls	r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	430a      	orrs	r2, r1
 8003802:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003808:	2380      	movs	r3, #128	@ 0x80
 800380a:	055b      	lsls	r3, r3, #21
 800380c:	429a      	cmp	r2, r3
 800380e:	d037      	beq.n	8003880 <HAL_ADC_ConfigChannel+0x108>
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003814:	2b01      	cmp	r3, #1
 8003816:	d033      	beq.n	8003880 <HAL_ADC_ConfigChannel+0x108>
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800381c:	2b02      	cmp	r3, #2
 800381e:	d02f      	beq.n	8003880 <HAL_ADC_ConfigChannel+0x108>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003824:	2b03      	cmp	r3, #3
 8003826:	d02b      	beq.n	8003880 <HAL_ADC_ConfigChannel+0x108>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800382c:	2b04      	cmp	r3, #4
 800382e:	d027      	beq.n	8003880 <HAL_ADC_ConfigChannel+0x108>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003834:	2b05      	cmp	r3, #5
 8003836:	d023      	beq.n	8003880 <HAL_ADC_ConfigChannel+0x108>
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800383c:	2b06      	cmp	r3, #6
 800383e:	d01f      	beq.n	8003880 <HAL_ADC_ConfigChannel+0x108>
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003844:	2b07      	cmp	r3, #7
 8003846:	d01b      	beq.n	8003880 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	689a      	ldr	r2, [r3, #8]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	695b      	ldr	r3, [r3, #20]
 8003852:	2107      	movs	r1, #7
 8003854:	400b      	ands	r3, r1
 8003856:	429a      	cmp	r2, r3
 8003858:	d012      	beq.n	8003880 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	695a      	ldr	r2, [r3, #20]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2107      	movs	r1, #7
 8003866:	438a      	bics	r2, r1
 8003868:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	6959      	ldr	r1, [r3, #20]
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	2207      	movs	r2, #7
 8003876:	401a      	ands	r2, r3
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	430a      	orrs	r2, r1
 800387e:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	2b10      	cmp	r3, #16
 8003886:	d007      	beq.n	8003898 <HAL_ADC_ConfigChannel+0x120>
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	2b11      	cmp	r3, #17
 800388e:	d003      	beq.n	8003898 <HAL_ADC_ConfigChannel+0x120>
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	2b12      	cmp	r3, #18
 8003896:	d163      	bne.n	8003960 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003898:	4b38      	ldr	r3, [pc, #224]	@ (800397c <HAL_ADC_ConfigChannel+0x204>)
 800389a:	6819      	ldr	r1, [r3, #0]
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2b10      	cmp	r3, #16
 80038a2:	d009      	beq.n	80038b8 <HAL_ADC_ConfigChannel+0x140>
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	2b11      	cmp	r3, #17
 80038aa:	d102      	bne.n	80038b2 <HAL_ADC_ConfigChannel+0x13a>
 80038ac:	2380      	movs	r3, #128	@ 0x80
 80038ae:	03db      	lsls	r3, r3, #15
 80038b0:	e004      	b.n	80038bc <HAL_ADC_ConfigChannel+0x144>
 80038b2:	2380      	movs	r3, #128	@ 0x80
 80038b4:	045b      	lsls	r3, r3, #17
 80038b6:	e001      	b.n	80038bc <HAL_ADC_ConfigChannel+0x144>
 80038b8:	2380      	movs	r3, #128	@ 0x80
 80038ba:	041b      	lsls	r3, r3, #16
 80038bc:	4a2f      	ldr	r2, [pc, #188]	@ (800397c <HAL_ADC_ConfigChannel+0x204>)
 80038be:	430b      	orrs	r3, r1
 80038c0:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	2b10      	cmp	r3, #16
 80038c8:	d14a      	bne.n	8003960 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80038ca:	4b2d      	ldr	r3, [pc, #180]	@ (8003980 <HAL_ADC_ConfigChannel+0x208>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	492d      	ldr	r1, [pc, #180]	@ (8003984 <HAL_ADC_ConfigChannel+0x20c>)
 80038d0:	0018      	movs	r0, r3
 80038d2:	f7fc fc35 	bl	8000140 <__udivsi3>
 80038d6:	0003      	movs	r3, r0
 80038d8:	001a      	movs	r2, r3
 80038da:	0013      	movs	r3, r2
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	189b      	adds	r3, r3, r2
 80038e0:	005b      	lsls	r3, r3, #1
 80038e2:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80038e4:	e002      	b.n	80038ec <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 80038e6:	68bb      	ldr	r3, [r7, #8]
 80038e8:	3b01      	subs	r3, #1
 80038ea:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 80038ec:	68bb      	ldr	r3, [r7, #8]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d1f9      	bne.n	80038e6 <HAL_ADC_ConfigChannel+0x16e>
 80038f2:	e035      	b.n	8003960 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80038fa:	683b      	ldr	r3, [r7, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	2101      	movs	r1, #1
 8003900:	4099      	lsls	r1, r3
 8003902:	000b      	movs	r3, r1
 8003904:	43d9      	mvns	r1, r3
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	400a      	ands	r2, r1
 800390c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	2b10      	cmp	r3, #16
 8003914:	d007      	beq.n	8003926 <HAL_ADC_ConfigChannel+0x1ae>
 8003916:	683b      	ldr	r3, [r7, #0]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	2b11      	cmp	r3, #17
 800391c:	d003      	beq.n	8003926 <HAL_ADC_ConfigChannel+0x1ae>
 800391e:	683b      	ldr	r3, [r7, #0]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2b12      	cmp	r3, #18
 8003924:	d11c      	bne.n	8003960 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8003926:	4b15      	ldr	r3, [pc, #84]	@ (800397c <HAL_ADC_ConfigChannel+0x204>)
 8003928:	6819      	ldr	r1, [r3, #0]
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	2b10      	cmp	r3, #16
 8003930:	d007      	beq.n	8003942 <HAL_ADC_ConfigChannel+0x1ca>
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	2b11      	cmp	r3, #17
 8003938:	d101      	bne.n	800393e <HAL_ADC_ConfigChannel+0x1c6>
 800393a:	4b13      	ldr	r3, [pc, #76]	@ (8003988 <HAL_ADC_ConfigChannel+0x210>)
 800393c:	e002      	b.n	8003944 <HAL_ADC_ConfigChannel+0x1cc>
 800393e:	4b13      	ldr	r3, [pc, #76]	@ (800398c <HAL_ADC_ConfigChannel+0x214>)
 8003940:	e000      	b.n	8003944 <HAL_ADC_ConfigChannel+0x1cc>
 8003942:	4b13      	ldr	r3, [pc, #76]	@ (8003990 <HAL_ADC_ConfigChannel+0x218>)
 8003944:	4a0d      	ldr	r2, [pc, #52]	@ (800397c <HAL_ADC_ConfigChannel+0x204>)
 8003946:	400b      	ands	r3, r1
 8003948:	6013      	str	r3, [r2, #0]
 800394a:	e009      	b.n	8003960 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003950:	2220      	movs	r2, #32
 8003952:	431a      	orrs	r2, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	639a      	str	r2, [r3, #56]	@ 0x38
    
    tmp_hal_status = HAL_ERROR;
 8003958:	230f      	movs	r3, #15
 800395a:	18fb      	adds	r3, r7, r3
 800395c:	2201      	movs	r2, #1
 800395e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2234      	movs	r2, #52	@ 0x34
 8003964:	2100      	movs	r1, #0
 8003966:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8003968:	230f      	movs	r3, #15
 800396a:	18fb      	adds	r3, r7, r3
 800396c:	781b      	ldrb	r3, [r3, #0]
}
 800396e:	0018      	movs	r0, r3
 8003970:	46bd      	mov	sp, r7
 8003972:	b004      	add	sp, #16
 8003974:	bd80      	pop	{r7, pc}
 8003976:	46c0      	nop			@ (mov r8, r8)
 8003978:	00001001 	.word	0x00001001
 800397c:	40012708 	.word	0x40012708
 8003980:	20000018 	.word	0x20000018
 8003984:	000f4240 	.word	0x000f4240
 8003988:	ffbfffff 	.word	0xffbfffff
 800398c:	feffffff 	.word	0xfeffffff
 8003990:	ff7fffff 	.word	0xff7fffff

08003994 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003994:	b580      	push	{r7, lr}
 8003996:	b082      	sub	sp, #8
 8003998:	af00      	add	r7, sp, #0
 800399a:	0002      	movs	r2, r0
 800399c:	1dfb      	adds	r3, r7, #7
 800399e:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80039a0:	1dfb      	adds	r3, r7, #7
 80039a2:	781b      	ldrb	r3, [r3, #0]
 80039a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80039a6:	d809      	bhi.n	80039bc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039a8:	1dfb      	adds	r3, r7, #7
 80039aa:	781b      	ldrb	r3, [r3, #0]
 80039ac:	001a      	movs	r2, r3
 80039ae:	231f      	movs	r3, #31
 80039b0:	401a      	ands	r2, r3
 80039b2:	4b04      	ldr	r3, [pc, #16]	@ (80039c4 <__NVIC_EnableIRQ+0x30>)
 80039b4:	2101      	movs	r1, #1
 80039b6:	4091      	lsls	r1, r2
 80039b8:	000a      	movs	r2, r1
 80039ba:	601a      	str	r2, [r3, #0]
  }
}
 80039bc:	46c0      	nop			@ (mov r8, r8)
 80039be:	46bd      	mov	sp, r7
 80039c0:	b002      	add	sp, #8
 80039c2:	bd80      	pop	{r7, pc}
 80039c4:	e000e100 	.word	0xe000e100

080039c8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	0002      	movs	r2, r0
 80039d0:	1dfb      	adds	r3, r7, #7
 80039d2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80039d4:	1dfb      	adds	r3, r7, #7
 80039d6:	781b      	ldrb	r3, [r3, #0]
 80039d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80039da:	d810      	bhi.n	80039fe <__NVIC_DisableIRQ+0x36>
  {
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039dc:	1dfb      	adds	r3, r7, #7
 80039de:	781b      	ldrb	r3, [r3, #0]
 80039e0:	001a      	movs	r2, r3
 80039e2:	231f      	movs	r3, #31
 80039e4:	4013      	ands	r3, r2
 80039e6:	4908      	ldr	r1, [pc, #32]	@ (8003a08 <__NVIC_DisableIRQ+0x40>)
 80039e8:	2201      	movs	r2, #1
 80039ea:	409a      	lsls	r2, r3
 80039ec:	0013      	movs	r3, r2
 80039ee:	2280      	movs	r2, #128	@ 0x80
 80039f0:	508b      	str	r3, [r1, r2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80039f2:	f3bf 8f4f 	dsb	sy
}
 80039f6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 80039f8:	f3bf 8f6f 	isb	sy
}
 80039fc:	46c0      	nop			@ (mov r8, r8)
    __DSB();
    __ISB();
  }
}
 80039fe:	46c0      	nop			@ (mov r8, r8)
 8003a00:	46bd      	mov	sp, r7
 8003a02:	b002      	add	sp, #8
 8003a04:	bd80      	pop	{r7, pc}
 8003a06:	46c0      	nop			@ (mov r8, r8)
 8003a08:	e000e100 	.word	0xe000e100

08003a0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003a0c:	b590      	push	{r4, r7, lr}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	0002      	movs	r2, r0
 8003a14:	6039      	str	r1, [r7, #0]
 8003a16:	1dfb      	adds	r3, r7, #7
 8003a18:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003a1a:	1dfb      	adds	r3, r7, #7
 8003a1c:	781b      	ldrb	r3, [r3, #0]
 8003a1e:	2b7f      	cmp	r3, #127	@ 0x7f
 8003a20:	d828      	bhi.n	8003a74 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003a22:	4a2f      	ldr	r2, [pc, #188]	@ (8003ae0 <__NVIC_SetPriority+0xd4>)
 8003a24:	1dfb      	adds	r3, r7, #7
 8003a26:	781b      	ldrb	r3, [r3, #0]
 8003a28:	b25b      	sxtb	r3, r3
 8003a2a:	089b      	lsrs	r3, r3, #2
 8003a2c:	33c0      	adds	r3, #192	@ 0xc0
 8003a2e:	009b      	lsls	r3, r3, #2
 8003a30:	589b      	ldr	r3, [r3, r2]
 8003a32:	1dfa      	adds	r2, r7, #7
 8003a34:	7812      	ldrb	r2, [r2, #0]
 8003a36:	0011      	movs	r1, r2
 8003a38:	2203      	movs	r2, #3
 8003a3a:	400a      	ands	r2, r1
 8003a3c:	00d2      	lsls	r2, r2, #3
 8003a3e:	21ff      	movs	r1, #255	@ 0xff
 8003a40:	4091      	lsls	r1, r2
 8003a42:	000a      	movs	r2, r1
 8003a44:	43d2      	mvns	r2, r2
 8003a46:	401a      	ands	r2, r3
 8003a48:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003a4a:	683b      	ldr	r3, [r7, #0]
 8003a4c:	019b      	lsls	r3, r3, #6
 8003a4e:	22ff      	movs	r2, #255	@ 0xff
 8003a50:	401a      	ands	r2, r3
 8003a52:	1dfb      	adds	r3, r7, #7
 8003a54:	781b      	ldrb	r3, [r3, #0]
 8003a56:	0018      	movs	r0, r3
 8003a58:	2303      	movs	r3, #3
 8003a5a:	4003      	ands	r3, r0
 8003a5c:	00db      	lsls	r3, r3, #3
 8003a5e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003a60:	481f      	ldr	r0, [pc, #124]	@ (8003ae0 <__NVIC_SetPriority+0xd4>)
 8003a62:	1dfb      	adds	r3, r7, #7
 8003a64:	781b      	ldrb	r3, [r3, #0]
 8003a66:	b25b      	sxtb	r3, r3
 8003a68:	089b      	lsrs	r3, r3, #2
 8003a6a:	430a      	orrs	r2, r1
 8003a6c:	33c0      	adds	r3, #192	@ 0xc0
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8003a72:	e031      	b.n	8003ad8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003a74:	4a1b      	ldr	r2, [pc, #108]	@ (8003ae4 <__NVIC_SetPriority+0xd8>)
 8003a76:	1dfb      	adds	r3, r7, #7
 8003a78:	781b      	ldrb	r3, [r3, #0]
 8003a7a:	0019      	movs	r1, r3
 8003a7c:	230f      	movs	r3, #15
 8003a7e:	400b      	ands	r3, r1
 8003a80:	3b08      	subs	r3, #8
 8003a82:	089b      	lsrs	r3, r3, #2
 8003a84:	3306      	adds	r3, #6
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	18d3      	adds	r3, r2, r3
 8003a8a:	3304      	adds	r3, #4
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	1dfa      	adds	r2, r7, #7
 8003a90:	7812      	ldrb	r2, [r2, #0]
 8003a92:	0011      	movs	r1, r2
 8003a94:	2203      	movs	r2, #3
 8003a96:	400a      	ands	r2, r1
 8003a98:	00d2      	lsls	r2, r2, #3
 8003a9a:	21ff      	movs	r1, #255	@ 0xff
 8003a9c:	4091      	lsls	r1, r2
 8003a9e:	000a      	movs	r2, r1
 8003aa0:	43d2      	mvns	r2, r2
 8003aa2:	401a      	ands	r2, r3
 8003aa4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	019b      	lsls	r3, r3, #6
 8003aaa:	22ff      	movs	r2, #255	@ 0xff
 8003aac:	401a      	ands	r2, r3
 8003aae:	1dfb      	adds	r3, r7, #7
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	0018      	movs	r0, r3
 8003ab4:	2303      	movs	r3, #3
 8003ab6:	4003      	ands	r3, r0
 8003ab8:	00db      	lsls	r3, r3, #3
 8003aba:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003abc:	4809      	ldr	r0, [pc, #36]	@ (8003ae4 <__NVIC_SetPriority+0xd8>)
 8003abe:	1dfb      	adds	r3, r7, #7
 8003ac0:	781b      	ldrb	r3, [r3, #0]
 8003ac2:	001c      	movs	r4, r3
 8003ac4:	230f      	movs	r3, #15
 8003ac6:	4023      	ands	r3, r4
 8003ac8:	3b08      	subs	r3, #8
 8003aca:	089b      	lsrs	r3, r3, #2
 8003acc:	430a      	orrs	r2, r1
 8003ace:	3306      	adds	r3, #6
 8003ad0:	009b      	lsls	r3, r3, #2
 8003ad2:	18c3      	adds	r3, r0, r3
 8003ad4:	3304      	adds	r3, #4
 8003ad6:	601a      	str	r2, [r3, #0]
}
 8003ad8:	46c0      	nop			@ (mov r8, r8)
 8003ada:	46bd      	mov	sp, r7
 8003adc:	b003      	add	sp, #12
 8003ade:	bd90      	pop	{r4, r7, pc}
 8003ae0:	e000e100 	.word	0xe000e100
 8003ae4:	e000ed00 	.word	0xe000ed00

08003ae8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b082      	sub	sp, #8
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	1e5a      	subs	r2, r3, #1
 8003af4:	2380      	movs	r3, #128	@ 0x80
 8003af6:	045b      	lsls	r3, r3, #17
 8003af8:	429a      	cmp	r2, r3
 8003afa:	d301      	bcc.n	8003b00 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003afc:	2301      	movs	r3, #1
 8003afe:	e010      	b.n	8003b22 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003b00:	4b0a      	ldr	r3, [pc, #40]	@ (8003b2c <SysTick_Config+0x44>)
 8003b02:	687a      	ldr	r2, [r7, #4]
 8003b04:	3a01      	subs	r2, #1
 8003b06:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003b08:	2301      	movs	r3, #1
 8003b0a:	425b      	negs	r3, r3
 8003b0c:	2103      	movs	r1, #3
 8003b0e:	0018      	movs	r0, r3
 8003b10:	f7ff ff7c 	bl	8003a0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003b14:	4b05      	ldr	r3, [pc, #20]	@ (8003b2c <SysTick_Config+0x44>)
 8003b16:	2200      	movs	r2, #0
 8003b18:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003b1a:	4b04      	ldr	r3, [pc, #16]	@ (8003b2c <SysTick_Config+0x44>)
 8003b1c:	2207      	movs	r2, #7
 8003b1e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003b20:	2300      	movs	r3, #0
}
 8003b22:	0018      	movs	r0, r3
 8003b24:	46bd      	mov	sp, r7
 8003b26:	b002      	add	sp, #8
 8003b28:	bd80      	pop	{r7, pc}
 8003b2a:	46c0      	nop			@ (mov r8, r8)
 8003b2c:	e000e010 	.word	0xe000e010

08003b30 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b084      	sub	sp, #16
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	60b9      	str	r1, [r7, #8]
 8003b38:	607a      	str	r2, [r7, #4]
 8003b3a:	210f      	movs	r1, #15
 8003b3c:	187b      	adds	r3, r7, r1
 8003b3e:	1c02      	adds	r2, r0, #0
 8003b40:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003b42:	68ba      	ldr	r2, [r7, #8]
 8003b44:	187b      	adds	r3, r7, r1
 8003b46:	781b      	ldrb	r3, [r3, #0]
 8003b48:	b25b      	sxtb	r3, r3
 8003b4a:	0011      	movs	r1, r2
 8003b4c:	0018      	movs	r0, r3
 8003b4e:	f7ff ff5d 	bl	8003a0c <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
}
 8003b52:	46c0      	nop			@ (mov r8, r8)
 8003b54:	46bd      	mov	sp, r7
 8003b56:	b004      	add	sp, #16
 8003b58:	bd80      	pop	{r7, pc}

08003b5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b5a:	b580      	push	{r7, lr}
 8003b5c:	b082      	sub	sp, #8
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	0002      	movs	r2, r0
 8003b62:	1dfb      	adds	r3, r7, #7
 8003b64:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b66:	1dfb      	adds	r3, r7, #7
 8003b68:	781b      	ldrb	r3, [r3, #0]
 8003b6a:	b25b      	sxtb	r3, r3
 8003b6c:	0018      	movs	r0, r3
 8003b6e:	f7ff ff11 	bl	8003994 <__NVIC_EnableIRQ>
}
 8003b72:	46c0      	nop			@ (mov r8, r8)
 8003b74:	46bd      	mov	sp, r7
 8003b76:	b002      	add	sp, #8
 8003b78:	bd80      	pop	{r7, pc}

08003b7a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003b7a:	b580      	push	{r7, lr}
 8003b7c:	b082      	sub	sp, #8
 8003b7e:	af00      	add	r7, sp, #0
 8003b80:	0002      	movs	r2, r0
 8003b82:	1dfb      	adds	r3, r7, #7
 8003b84:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003b86:	1dfb      	adds	r3, r7, #7
 8003b88:	781b      	ldrb	r3, [r3, #0]
 8003b8a:	b25b      	sxtb	r3, r3
 8003b8c:	0018      	movs	r0, r3
 8003b8e:	f7ff ff1b 	bl	80039c8 <__NVIC_DisableIRQ>
}
 8003b92:	46c0      	nop			@ (mov r8, r8)
 8003b94:	46bd      	mov	sp, r7
 8003b96:	b002      	add	sp, #8
 8003b98:	bd80      	pop	{r7, pc}

08003b9a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b9a:	b580      	push	{r7, lr}
 8003b9c:	b082      	sub	sp, #8
 8003b9e:	af00      	add	r7, sp, #0
 8003ba0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	0018      	movs	r0, r3
 8003ba6:	f7ff ff9f 	bl	8003ae8 <SysTick_Config>
 8003baa:	0003      	movs	r3, r0
}
 8003bac:	0018      	movs	r0, r3
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	b002      	add	sp, #8
 8003bb2:	bd80      	pop	{r7, pc}

08003bb4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b084      	sub	sp, #16
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003bbc:	2300      	movs	r3, #0
 8003bbe:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d101      	bne.n	8003bca <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e036      	b.n	8003c38 <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	2221      	movs	r2, #33	@ 0x21
 8003bce:	2102      	movs	r1, #2
 8003bd0:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	4a18      	ldr	r2, [pc, #96]	@ (8003c40 <HAL_DMA_Init+0x8c>)
 8003bde:	4013      	ands	r3, r2
 8003be0:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003bea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bf6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	695b      	ldr	r3, [r3, #20]
 8003bfc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c02:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	69db      	ldr	r3, [r3, #28]
 8003c08:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003c0a:	68fa      	ldr	r2, [r7, #12]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	68fa      	ldr	r2, [r7, #12]
 8003c16:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	0018      	movs	r0, r3
 8003c1c:	f000 f9c4 	bl	8003fa8 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	2200      	movs	r2, #0
 8003c24:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2221      	movs	r2, #33	@ 0x21
 8003c2a:	2101      	movs	r1, #1
 8003c2c:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2220      	movs	r2, #32
 8003c32:	2100      	movs	r1, #0
 8003c34:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003c36:	2300      	movs	r3, #0
}
 8003c38:	0018      	movs	r0, r3
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	b004      	add	sp, #16
 8003c3e:	bd80      	pop	{r7, pc}
 8003c40:	ffffc00f 	.word	0xffffc00f

08003c44 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c44:	b580      	push	{r7, lr}
 8003c46:	b086      	sub	sp, #24
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]
 8003c50:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003c52:	2317      	movs	r3, #23
 8003c54:	18fb      	adds	r3, r7, r3
 8003c56:	2200      	movs	r2, #0
 8003c58:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	2220      	movs	r2, #32
 8003c5e:	5c9b      	ldrb	r3, [r3, r2]
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d101      	bne.n	8003c68 <HAL_DMA_Start_IT+0x24>
 8003c64:	2302      	movs	r3, #2
 8003c66:	e04f      	b.n	8003d08 <HAL_DMA_Start_IT+0xc4>
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2220      	movs	r2, #32
 8003c6c:	2101      	movs	r1, #1
 8003c6e:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2221      	movs	r2, #33	@ 0x21
 8003c74:	5c9b      	ldrb	r3, [r3, r2]
 8003c76:	b2db      	uxtb	r3, r3
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d13a      	bne.n	8003cf2 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2221      	movs	r2, #33	@ 0x21
 8003c80:	2102      	movs	r1, #2
 8003c82:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2200      	movs	r2, #0
 8003c88:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681a      	ldr	r2, [r3, #0]
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	2101      	movs	r1, #1
 8003c96:	438a      	bics	r2, r1
 8003c98:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	687a      	ldr	r2, [r7, #4]
 8003c9e:	68b9      	ldr	r1, [r7, #8]
 8003ca0:	68f8      	ldr	r0, [r7, #12]
 8003ca2:	f000 f954 	bl	8003f4e <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d008      	beq.n	8003cc0 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	210e      	movs	r1, #14
 8003cba:	430a      	orrs	r2, r1
 8003cbc:	601a      	str	r2, [r3, #0]
 8003cbe:	e00f      	b.n	8003ce0 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	681a      	ldr	r2, [r3, #0]
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	210a      	movs	r1, #10
 8003ccc:	430a      	orrs	r2, r1
 8003cce:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	2104      	movs	r1, #4
 8003cdc:	438a      	bics	r2, r1
 8003cde:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	2101      	movs	r1, #1
 8003cec:	430a      	orrs	r2, r1
 8003cee:	601a      	str	r2, [r3, #0]
 8003cf0:	e007      	b.n	8003d02 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2220      	movs	r2, #32
 8003cf6:	2100      	movs	r1, #0
 8003cf8:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003cfa:	2317      	movs	r3, #23
 8003cfc:	18fb      	adds	r3, r7, r3
 8003cfe:	2202      	movs	r2, #2
 8003d00:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8003d02:	2317      	movs	r3, #23
 8003d04:	18fb      	adds	r3, r7, r3
 8003d06:	781b      	ldrb	r3, [r3, #0]
}
 8003d08:	0018      	movs	r0, r3
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	b006      	add	sp, #24
 8003d0e:	bd80      	pop	{r7, pc}

08003d10 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	b082      	sub	sp, #8
 8003d14:	af00      	add	r7, sp, #0
 8003d16:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2221      	movs	r2, #33	@ 0x21
 8003d1c:	5c9b      	ldrb	r3, [r3, r2]
 8003d1e:	b2db      	uxtb	r3, r3
 8003d20:	2b02      	cmp	r3, #2
 8003d22:	d008      	beq.n	8003d36 <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2204      	movs	r2, #4
 8003d28:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2220      	movs	r2, #32
 8003d2e:	2100      	movs	r1, #0
 8003d30:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8003d32:	2301      	movs	r3, #1
 8003d34:	e020      	b.n	8003d78 <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	681a      	ldr	r2, [r3, #0]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	210e      	movs	r1, #14
 8003d42:	438a      	bics	r2, r1
 8003d44:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	681a      	ldr	r2, [r3, #0]
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	2101      	movs	r1, #1
 8003d52:	438a      	bics	r2, r1
 8003d54:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d5e:	2101      	movs	r1, #1
 8003d60:	4091      	lsls	r1, r2
 8003d62:	000a      	movs	r2, r1
 8003d64:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2221      	movs	r2, #33	@ 0x21
 8003d6a:	2101      	movs	r1, #1
 8003d6c:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	2220      	movs	r2, #32
 8003d72:	2100      	movs	r1, #0
 8003d74:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d76:	2300      	movs	r3, #0
}
 8003d78:	0018      	movs	r0, r3
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	b002      	add	sp, #8
 8003d7e:	bd80      	pop	{r7, pc}

08003d80 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	b084      	sub	sp, #16
 8003d84:	af00      	add	r7, sp, #0
 8003d86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d88:	210f      	movs	r1, #15
 8003d8a:	187b      	adds	r3, r7, r1
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2221      	movs	r2, #33	@ 0x21
 8003d94:	5c9b      	ldrb	r3, [r3, r2]
 8003d96:	b2db      	uxtb	r3, r3
 8003d98:	2b02      	cmp	r3, #2
 8003d9a:	d006      	beq.n	8003daa <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2204      	movs	r2, #4
 8003da0:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8003da2:	187b      	adds	r3, r7, r1
 8003da4:	2201      	movs	r2, #1
 8003da6:	701a      	strb	r2, [r3, #0]
 8003da8:	e028      	b.n	8003dfc <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	681a      	ldr	r2, [r3, #0]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	210e      	movs	r1, #14
 8003db6:	438a      	bics	r2, r1
 8003db8:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	2101      	movs	r1, #1
 8003dc6:	438a      	bics	r2, r1
 8003dc8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dd2:	2101      	movs	r1, #1
 8003dd4:	4091      	lsls	r1, r2
 8003dd6:	000a      	movs	r2, r1
 8003dd8:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2221      	movs	r2, #33	@ 0x21
 8003dde:	2101      	movs	r1, #1
 8003de0:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	2220      	movs	r2, #32
 8003de6:	2100      	movs	r1, #0
 8003de8:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d004      	beq.n	8003dfc <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003df6:	687a      	ldr	r2, [r7, #4]
 8003df8:	0010      	movs	r0, r2
 8003dfa:	4798      	blx	r3
    }
  }
  return status;
 8003dfc:	230f      	movs	r3, #15
 8003dfe:	18fb      	adds	r3, r7, r3
 8003e00:	781b      	ldrb	r3, [r3, #0]
}
 8003e02:	0018      	movs	r0, r3
 8003e04:	46bd      	mov	sp, r7
 8003e06:	b004      	add	sp, #16
 8003e08:	bd80      	pop	{r7, pc}

08003e0a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003e0a:	b580      	push	{r7, lr}
 8003e0c:	b084      	sub	sp, #16
 8003e0e:	af00      	add	r7, sp, #0
 8003e10:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e26:	2204      	movs	r2, #4
 8003e28:	409a      	lsls	r2, r3
 8003e2a:	0013      	movs	r3, r2
 8003e2c:	68fa      	ldr	r2, [r7, #12]
 8003e2e:	4013      	ands	r3, r2
 8003e30:	d024      	beq.n	8003e7c <HAL_DMA_IRQHandler+0x72>
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	2204      	movs	r2, #4
 8003e36:	4013      	ands	r3, r2
 8003e38:	d020      	beq.n	8003e7c <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2220      	movs	r2, #32
 8003e42:	4013      	ands	r3, r2
 8003e44:	d107      	bne.n	8003e56 <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	2104      	movs	r1, #4
 8003e52:	438a      	bics	r2, r1
 8003e54:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e5e:	2104      	movs	r1, #4
 8003e60:	4091      	lsls	r1, r2
 8003e62:	000a      	movs	r2, r1
 8003e64:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d100      	bne.n	8003e70 <HAL_DMA_IRQHandler+0x66>
 8003e6e:	e06a      	b.n	8003f46 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e74:	687a      	ldr	r2, [r7, #4]
 8003e76:	0010      	movs	r0, r2
 8003e78:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003e7a:	e064      	b.n	8003f46 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e80:	2202      	movs	r2, #2
 8003e82:	409a      	lsls	r2, r3
 8003e84:	0013      	movs	r3, r2
 8003e86:	68fa      	ldr	r2, [r7, #12]
 8003e88:	4013      	ands	r3, r2
 8003e8a:	d02b      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0xda>
 8003e8c:	68bb      	ldr	r3, [r7, #8]
 8003e8e:	2202      	movs	r2, #2
 8003e90:	4013      	ands	r3, r2
 8003e92:	d027      	beq.n	8003ee4 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	2220      	movs	r2, #32
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	d10b      	bne.n	8003eb8 <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681a      	ldr	r2, [r3, #0]
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	210a      	movs	r1, #10
 8003eac:	438a      	bics	r2, r1
 8003eae:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2221      	movs	r2, #33	@ 0x21
 8003eb4:	2101      	movs	r1, #1
 8003eb6:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ec0:	2102      	movs	r1, #2
 8003ec2:	4091      	lsls	r1, r2
 8003ec4:	000a      	movs	r2, r1
 8003ec6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2220      	movs	r2, #32
 8003ecc:	2100      	movs	r1, #0
 8003ece:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d036      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003edc:	687a      	ldr	r2, [r7, #4]
 8003ede:	0010      	movs	r0, r2
 8003ee0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003ee2:	e030      	b.n	8003f46 <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ee8:	2208      	movs	r2, #8
 8003eea:	409a      	lsls	r2, r3
 8003eec:	0013      	movs	r3, r2
 8003eee:	68fa      	ldr	r2, [r7, #12]
 8003ef0:	4013      	ands	r3, r2
 8003ef2:	d028      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x13c>
 8003ef4:	68bb      	ldr	r3, [r7, #8]
 8003ef6:	2208      	movs	r2, #8
 8003ef8:	4013      	ands	r3, r2
 8003efa:	d024      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	210e      	movs	r1, #14
 8003f08:	438a      	bics	r2, r1
 8003f0a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f14:	2101      	movs	r1, #1
 8003f16:	4091      	lsls	r1, r2
 8003f18:	000a      	movs	r2, r1
 8003f1a:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2221      	movs	r2, #33	@ 0x21
 8003f26:	2101      	movs	r1, #1
 8003f28:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2220      	movs	r2, #32
 8003f2e:	2100      	movs	r1, #0
 8003f30:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d005      	beq.n	8003f46 <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f3e:	687a      	ldr	r2, [r7, #4]
 8003f40:	0010      	movs	r0, r2
 8003f42:	4798      	blx	r3
    }
  }
}
 8003f44:	e7ff      	b.n	8003f46 <HAL_DMA_IRQHandler+0x13c>
 8003f46:	46c0      	nop			@ (mov r8, r8)
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	b004      	add	sp, #16
 8003f4c:	bd80      	pop	{r7, pc}

08003f4e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f4e:	b580      	push	{r7, lr}
 8003f50:	b084      	sub	sp, #16
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	60f8      	str	r0, [r7, #12]
 8003f56:	60b9      	str	r1, [r7, #8]
 8003f58:	607a      	str	r2, [r7, #4]
 8003f5a:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f64:	2101      	movs	r1, #1
 8003f66:	4091      	lsls	r1, r2
 8003f68:	000a      	movs	r2, r1
 8003f6a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	683a      	ldr	r2, [r7, #0]
 8003f72:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	685b      	ldr	r3, [r3, #4]
 8003f78:	2b10      	cmp	r3, #16
 8003f7a:	d108      	bne.n	8003f8e <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	687a      	ldr	r2, [r7, #4]
 8003f82:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	68ba      	ldr	r2, [r7, #8]
 8003f8a:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003f8c:	e007      	b.n	8003f9e <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	68ba      	ldr	r2, [r7, #8]
 8003f94:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	60da      	str	r2, [r3, #12]
}
 8003f9e:	46c0      	nop			@ (mov r8, r8)
 8003fa0:	46bd      	mov	sp, r7
 8003fa2:	b004      	add	sp, #16
 8003fa4:	bd80      	pop	{r7, pc}
	...

08003fa8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	b082      	sub	sp, #8
 8003fac:	af00      	add	r7, sp, #0
 8003fae:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	4a08      	ldr	r2, [pc, #32]	@ (8003fd8 <DMA_CalcBaseAndBitshift+0x30>)
 8003fb6:	4694      	mov	ip, r2
 8003fb8:	4463      	add	r3, ip
 8003fba:	2114      	movs	r1, #20
 8003fbc:	0018      	movs	r0, r3
 8003fbe:	f7fc f8bf 	bl	8000140 <__udivsi3>
 8003fc2:	0003      	movs	r3, r0
 8003fc4:	009a      	lsls	r2, r3, #2
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a03      	ldr	r2, [pc, #12]	@ (8003fdc <DMA_CalcBaseAndBitshift+0x34>)
 8003fce:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif
}
 8003fd0:	46c0      	nop			@ (mov r8, r8)
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	b002      	add	sp, #8
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	bffdfff8 	.word	0xbffdfff8
 8003fdc:	40020000 	.word	0x40020000

08003fe0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b086      	sub	sp, #24
 8003fe4:	af00      	add	r7, sp, #0
 8003fe6:	6078      	str	r0, [r7, #4]
 8003fe8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003fea:	2300      	movs	r3, #0
 8003fec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fee:	e155      	b.n	800429c <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	2101      	movs	r1, #1
 8003ff6:	697a      	ldr	r2, [r7, #20]
 8003ff8:	4091      	lsls	r1, r2
 8003ffa:	000a      	movs	r2, r1
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d100      	bne.n	8004008 <HAL_GPIO_Init+0x28>
 8004006:	e146      	b.n	8004296 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	2203      	movs	r2, #3
 800400e:	4013      	ands	r3, r2
 8004010:	2b01      	cmp	r3, #1
 8004012:	d005      	beq.n	8004020 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	2203      	movs	r2, #3
 800401a:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800401c:	2b02      	cmp	r3, #2
 800401e:	d130      	bne.n	8004082 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	689b      	ldr	r3, [r3, #8]
 8004024:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8004026:	697b      	ldr	r3, [r7, #20]
 8004028:	005b      	lsls	r3, r3, #1
 800402a:	2203      	movs	r2, #3
 800402c:	409a      	lsls	r2, r3
 800402e:	0013      	movs	r3, r2
 8004030:	43da      	mvns	r2, r3
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	4013      	ands	r3, r2
 8004036:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	68da      	ldr	r2, [r3, #12]
 800403c:	697b      	ldr	r3, [r7, #20]
 800403e:	005b      	lsls	r3, r3, #1
 8004040:	409a      	lsls	r2, r3
 8004042:	0013      	movs	r3, r2
 8004044:	693a      	ldr	r2, [r7, #16]
 8004046:	4313      	orrs	r3, r2
 8004048:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	693a      	ldr	r2, [r7, #16]
 800404e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	685b      	ldr	r3, [r3, #4]
 8004054:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004056:	2201      	movs	r2, #1
 8004058:	697b      	ldr	r3, [r7, #20]
 800405a:	409a      	lsls	r2, r3
 800405c:	0013      	movs	r3, r2
 800405e:	43da      	mvns	r2, r3
 8004060:	693b      	ldr	r3, [r7, #16]
 8004062:	4013      	ands	r3, r2
 8004064:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004066:	683b      	ldr	r3, [r7, #0]
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	091b      	lsrs	r3, r3, #4
 800406c:	2201      	movs	r2, #1
 800406e:	401a      	ands	r2, r3
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	409a      	lsls	r2, r3
 8004074:	0013      	movs	r3, r2
 8004076:	693a      	ldr	r2, [r7, #16]
 8004078:	4313      	orrs	r3, r2
 800407a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	693a      	ldr	r2, [r7, #16]
 8004080:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	2203      	movs	r2, #3
 8004088:	4013      	ands	r3, r2
 800408a:	2b03      	cmp	r3, #3
 800408c:	d017      	beq.n	80040be <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	68db      	ldr	r3, [r3, #12]
 8004092:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	005b      	lsls	r3, r3, #1
 8004098:	2203      	movs	r2, #3
 800409a:	409a      	lsls	r2, r3
 800409c:	0013      	movs	r3, r2
 800409e:	43da      	mvns	r2, r3
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	4013      	ands	r3, r2
 80040a4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80040a6:	683b      	ldr	r3, [r7, #0]
 80040a8:	689a      	ldr	r2, [r3, #8]
 80040aa:	697b      	ldr	r3, [r7, #20]
 80040ac:	005b      	lsls	r3, r3, #1
 80040ae:	409a      	lsls	r2, r3
 80040b0:	0013      	movs	r3, r2
 80040b2:	693a      	ldr	r2, [r7, #16]
 80040b4:	4313      	orrs	r3, r2
 80040b6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	693a      	ldr	r2, [r7, #16]
 80040bc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	685b      	ldr	r3, [r3, #4]
 80040c2:	2203      	movs	r2, #3
 80040c4:	4013      	ands	r3, r2
 80040c6:	2b02      	cmp	r3, #2
 80040c8:	d123      	bne.n	8004112 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80040ca:	697b      	ldr	r3, [r7, #20]
 80040cc:	08da      	lsrs	r2, r3, #3
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	3208      	adds	r2, #8
 80040d2:	0092      	lsls	r2, r2, #2
 80040d4:	58d3      	ldr	r3, [r2, r3]
 80040d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	2207      	movs	r2, #7
 80040dc:	4013      	ands	r3, r2
 80040de:	009b      	lsls	r3, r3, #2
 80040e0:	220f      	movs	r2, #15
 80040e2:	409a      	lsls	r2, r3
 80040e4:	0013      	movs	r3, r2
 80040e6:	43da      	mvns	r2, r3
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	4013      	ands	r3, r2
 80040ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80040ee:	683b      	ldr	r3, [r7, #0]
 80040f0:	691a      	ldr	r2, [r3, #16]
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	2107      	movs	r1, #7
 80040f6:	400b      	ands	r3, r1
 80040f8:	009b      	lsls	r3, r3, #2
 80040fa:	409a      	lsls	r2, r3
 80040fc:	0013      	movs	r3, r2
 80040fe:	693a      	ldr	r2, [r7, #16]
 8004100:	4313      	orrs	r3, r2
 8004102:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004104:	697b      	ldr	r3, [r7, #20]
 8004106:	08da      	lsrs	r2, r3, #3
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	3208      	adds	r2, #8
 800410c:	0092      	lsls	r2, r2, #2
 800410e:	6939      	ldr	r1, [r7, #16]
 8004110:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8004118:	697b      	ldr	r3, [r7, #20]
 800411a:	005b      	lsls	r3, r3, #1
 800411c:	2203      	movs	r2, #3
 800411e:	409a      	lsls	r2, r3
 8004120:	0013      	movs	r3, r2
 8004122:	43da      	mvns	r2, r3
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	4013      	ands	r3, r2
 8004128:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	2203      	movs	r2, #3
 8004130:	401a      	ands	r2, r3
 8004132:	697b      	ldr	r3, [r7, #20]
 8004134:	005b      	lsls	r3, r3, #1
 8004136:	409a      	lsls	r2, r3
 8004138:	0013      	movs	r3, r2
 800413a:	693a      	ldr	r2, [r7, #16]
 800413c:	4313      	orrs	r3, r2
 800413e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	693a      	ldr	r2, [r7, #16]
 8004144:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004146:	683b      	ldr	r3, [r7, #0]
 8004148:	685a      	ldr	r2, [r3, #4]
 800414a:	23c0      	movs	r3, #192	@ 0xc0
 800414c:	029b      	lsls	r3, r3, #10
 800414e:	4013      	ands	r3, r2
 8004150:	d100      	bne.n	8004154 <HAL_GPIO_Init+0x174>
 8004152:	e0a0      	b.n	8004296 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004154:	4b57      	ldr	r3, [pc, #348]	@ (80042b4 <HAL_GPIO_Init+0x2d4>)
 8004156:	699a      	ldr	r2, [r3, #24]
 8004158:	4b56      	ldr	r3, [pc, #344]	@ (80042b4 <HAL_GPIO_Init+0x2d4>)
 800415a:	2101      	movs	r1, #1
 800415c:	430a      	orrs	r2, r1
 800415e:	619a      	str	r2, [r3, #24]
 8004160:	4b54      	ldr	r3, [pc, #336]	@ (80042b4 <HAL_GPIO_Init+0x2d4>)
 8004162:	699b      	ldr	r3, [r3, #24]
 8004164:	2201      	movs	r2, #1
 8004166:	4013      	ands	r3, r2
 8004168:	60bb      	str	r3, [r7, #8]
 800416a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800416c:	4a52      	ldr	r2, [pc, #328]	@ (80042b8 <HAL_GPIO_Init+0x2d8>)
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	089b      	lsrs	r3, r3, #2
 8004172:	3302      	adds	r3, #2
 8004174:	009b      	lsls	r3, r3, #2
 8004176:	589b      	ldr	r3, [r3, r2]
 8004178:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	2203      	movs	r2, #3
 800417e:	4013      	ands	r3, r2
 8004180:	009b      	lsls	r3, r3, #2
 8004182:	220f      	movs	r2, #15
 8004184:	409a      	lsls	r2, r3
 8004186:	0013      	movs	r3, r2
 8004188:	43da      	mvns	r2, r3
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	4013      	ands	r3, r2
 800418e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004190:	687a      	ldr	r2, [r7, #4]
 8004192:	2390      	movs	r3, #144	@ 0x90
 8004194:	05db      	lsls	r3, r3, #23
 8004196:	429a      	cmp	r2, r3
 8004198:	d019      	beq.n	80041ce <HAL_GPIO_Init+0x1ee>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	4a47      	ldr	r2, [pc, #284]	@ (80042bc <HAL_GPIO_Init+0x2dc>)
 800419e:	4293      	cmp	r3, r2
 80041a0:	d013      	beq.n	80041ca <HAL_GPIO_Init+0x1ea>
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a46      	ldr	r2, [pc, #280]	@ (80042c0 <HAL_GPIO_Init+0x2e0>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d00d      	beq.n	80041c6 <HAL_GPIO_Init+0x1e6>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	4a45      	ldr	r2, [pc, #276]	@ (80042c4 <HAL_GPIO_Init+0x2e4>)
 80041ae:	4293      	cmp	r3, r2
 80041b0:	d007      	beq.n	80041c2 <HAL_GPIO_Init+0x1e2>
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4a44      	ldr	r2, [pc, #272]	@ (80042c8 <HAL_GPIO_Init+0x2e8>)
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d101      	bne.n	80041be <HAL_GPIO_Init+0x1de>
 80041ba:	2304      	movs	r3, #4
 80041bc:	e008      	b.n	80041d0 <HAL_GPIO_Init+0x1f0>
 80041be:	2305      	movs	r3, #5
 80041c0:	e006      	b.n	80041d0 <HAL_GPIO_Init+0x1f0>
 80041c2:	2303      	movs	r3, #3
 80041c4:	e004      	b.n	80041d0 <HAL_GPIO_Init+0x1f0>
 80041c6:	2302      	movs	r3, #2
 80041c8:	e002      	b.n	80041d0 <HAL_GPIO_Init+0x1f0>
 80041ca:	2301      	movs	r3, #1
 80041cc:	e000      	b.n	80041d0 <HAL_GPIO_Init+0x1f0>
 80041ce:	2300      	movs	r3, #0
 80041d0:	697a      	ldr	r2, [r7, #20]
 80041d2:	2103      	movs	r1, #3
 80041d4:	400a      	ands	r2, r1
 80041d6:	0092      	lsls	r2, r2, #2
 80041d8:	4093      	lsls	r3, r2
 80041da:	693a      	ldr	r2, [r7, #16]
 80041dc:	4313      	orrs	r3, r2
 80041de:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80041e0:	4935      	ldr	r1, [pc, #212]	@ (80042b8 <HAL_GPIO_Init+0x2d8>)
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	089b      	lsrs	r3, r3, #2
 80041e6:	3302      	adds	r3, #2
 80041e8:	009b      	lsls	r3, r3, #2
 80041ea:	693a      	ldr	r2, [r7, #16]
 80041ec:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80041ee:	4b37      	ldr	r3, [pc, #220]	@ (80042cc <HAL_GPIO_Init+0x2ec>)
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	43da      	mvns	r2, r3
 80041f8:	693b      	ldr	r3, [r7, #16]
 80041fa:	4013      	ands	r3, r2
 80041fc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	685a      	ldr	r2, [r3, #4]
 8004202:	2380      	movs	r3, #128	@ 0x80
 8004204:	035b      	lsls	r3, r3, #13
 8004206:	4013      	ands	r3, r2
 8004208:	d003      	beq.n	8004212 <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 800420a:	693a      	ldr	r2, [r7, #16]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	4313      	orrs	r3, r2
 8004210:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004212:	4b2e      	ldr	r3, [pc, #184]	@ (80042cc <HAL_GPIO_Init+0x2ec>)
 8004214:	693a      	ldr	r2, [r7, #16]
 8004216:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004218:	4b2c      	ldr	r3, [pc, #176]	@ (80042cc <HAL_GPIO_Init+0x2ec>)
 800421a:	68db      	ldr	r3, [r3, #12]
 800421c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	43da      	mvns	r2, r3
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	4013      	ands	r3, r2
 8004226:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	685a      	ldr	r2, [r3, #4]
 800422c:	2380      	movs	r3, #128	@ 0x80
 800422e:	039b      	lsls	r3, r3, #14
 8004230:	4013      	ands	r3, r2
 8004232:	d003      	beq.n	800423c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8004234:	693a      	ldr	r2, [r7, #16]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	4313      	orrs	r3, r2
 800423a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800423c:	4b23      	ldr	r3, [pc, #140]	@ (80042cc <HAL_GPIO_Init+0x2ec>)
 800423e:	693a      	ldr	r2, [r7, #16]
 8004240:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 8004242:	4b22      	ldr	r3, [pc, #136]	@ (80042cc <HAL_GPIO_Init+0x2ec>)
 8004244:	685b      	ldr	r3, [r3, #4]
 8004246:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	43da      	mvns	r2, r3
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	4013      	ands	r3, r2
 8004250:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	685a      	ldr	r2, [r3, #4]
 8004256:	2380      	movs	r3, #128	@ 0x80
 8004258:	029b      	lsls	r3, r3, #10
 800425a:	4013      	ands	r3, r2
 800425c:	d003      	beq.n	8004266 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800425e:	693a      	ldr	r2, [r7, #16]
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	4313      	orrs	r3, r2
 8004264:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8004266:	4b19      	ldr	r3, [pc, #100]	@ (80042cc <HAL_GPIO_Init+0x2ec>)
 8004268:	693a      	ldr	r2, [r7, #16]
 800426a:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 800426c:	4b17      	ldr	r3, [pc, #92]	@ (80042cc <HAL_GPIO_Init+0x2ec>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	43da      	mvns	r2, r3
 8004276:	693b      	ldr	r3, [r7, #16]
 8004278:	4013      	ands	r3, r2
 800427a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	685a      	ldr	r2, [r3, #4]
 8004280:	2380      	movs	r3, #128	@ 0x80
 8004282:	025b      	lsls	r3, r3, #9
 8004284:	4013      	ands	r3, r2
 8004286:	d003      	beq.n	8004290 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8004288:	693a      	ldr	r2, [r7, #16]
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	4313      	orrs	r3, r2
 800428e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8004290:	4b0e      	ldr	r3, [pc, #56]	@ (80042cc <HAL_GPIO_Init+0x2ec>)
 8004292:	693a      	ldr	r2, [r7, #16]
 8004294:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	3301      	adds	r3, #1
 800429a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	681a      	ldr	r2, [r3, #0]
 80042a0:	697b      	ldr	r3, [r7, #20]
 80042a2:	40da      	lsrs	r2, r3
 80042a4:	1e13      	subs	r3, r2, #0
 80042a6:	d000      	beq.n	80042aa <HAL_GPIO_Init+0x2ca>
 80042a8:	e6a2      	b.n	8003ff0 <HAL_GPIO_Init+0x10>
  } 
}
 80042aa:	46c0      	nop			@ (mov r8, r8)
 80042ac:	46c0      	nop			@ (mov r8, r8)
 80042ae:	46bd      	mov	sp, r7
 80042b0:	b006      	add	sp, #24
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	40021000 	.word	0x40021000
 80042b8:	40010000 	.word	0x40010000
 80042bc:	48000400 	.word	0x48000400
 80042c0:	48000800 	.word	0x48000800
 80042c4:	48000c00 	.word	0x48000c00
 80042c8:	48001000 	.word	0x48001000
 80042cc:	40010400 	.word	0x40010400

080042d0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80042d0:	b580      	push	{r7, lr}
 80042d2:	b084      	sub	sp, #16
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	6078      	str	r0, [r7, #4]
 80042d8:	000a      	movs	r2, r1
 80042da:	1cbb      	adds	r3, r7, #2
 80042dc:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	691b      	ldr	r3, [r3, #16]
 80042e2:	1cba      	adds	r2, r7, #2
 80042e4:	8812      	ldrh	r2, [r2, #0]
 80042e6:	4013      	ands	r3, r2
 80042e8:	d004      	beq.n	80042f4 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 80042ea:	230f      	movs	r3, #15
 80042ec:	18fb      	adds	r3, r7, r3
 80042ee:	2201      	movs	r2, #1
 80042f0:	701a      	strb	r2, [r3, #0]
 80042f2:	e003      	b.n	80042fc <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80042f4:	230f      	movs	r3, #15
 80042f6:	18fb      	adds	r3, r7, r3
 80042f8:	2200      	movs	r2, #0
 80042fa:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 80042fc:	230f      	movs	r3, #15
 80042fe:	18fb      	adds	r3, r7, r3
 8004300:	781b      	ldrb	r3, [r3, #0]
  }
 8004302:	0018      	movs	r0, r3
 8004304:	46bd      	mov	sp, r7
 8004306:	b004      	add	sp, #16
 8004308:	bd80      	pop	{r7, pc}

0800430a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800430a:	b580      	push	{r7, lr}
 800430c:	b082      	sub	sp, #8
 800430e:	af00      	add	r7, sp, #0
 8004310:	6078      	str	r0, [r7, #4]
 8004312:	0008      	movs	r0, r1
 8004314:	0011      	movs	r1, r2
 8004316:	1cbb      	adds	r3, r7, #2
 8004318:	1c02      	adds	r2, r0, #0
 800431a:	801a      	strh	r2, [r3, #0]
 800431c:	1c7b      	adds	r3, r7, #1
 800431e:	1c0a      	adds	r2, r1, #0
 8004320:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004322:	1c7b      	adds	r3, r7, #1
 8004324:	781b      	ldrb	r3, [r3, #0]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d004      	beq.n	8004334 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800432a:	1cbb      	adds	r3, r7, #2
 800432c:	881a      	ldrh	r2, [r3, #0]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004332:	e003      	b.n	800433c <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004334:	1cbb      	adds	r3, r7, #2
 8004336:	881a      	ldrh	r2, [r3, #0]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800433c:	46c0      	nop			@ (mov r8, r8)
 800433e:	46bd      	mov	sp, r7
 8004340:	b002      	add	sp, #8
 8004342:	bd80      	pop	{r7, pc}

08004344 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b082      	sub	sp, #8
 8004348:	af00      	add	r7, sp, #0
 800434a:	0002      	movs	r2, r0
 800434c:	1dbb      	adds	r3, r7, #6
 800434e:	801a      	strh	r2, [r3, #0]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004350:	4b09      	ldr	r3, [pc, #36]	@ (8004378 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 8004352:	695b      	ldr	r3, [r3, #20]
 8004354:	1dba      	adds	r2, r7, #6
 8004356:	8812      	ldrh	r2, [r2, #0]
 8004358:	4013      	ands	r3, r2
 800435a:	d008      	beq.n	800436e <HAL_GPIO_EXTI_IRQHandler+0x2a>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800435c:	4b06      	ldr	r3, [pc, #24]	@ (8004378 <HAL_GPIO_EXTI_IRQHandler+0x34>)
 800435e:	1dba      	adds	r2, r7, #6
 8004360:	8812      	ldrh	r2, [r2, #0]
 8004362:	615a      	str	r2, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004364:	1dbb      	adds	r3, r7, #6
 8004366:	881b      	ldrh	r3, [r3, #0]
 8004368:	0018      	movs	r0, r3
 800436a:	f00a fe7b 	bl	800f064 <HAL_GPIO_EXTI_Callback>
  }
}
 800436e:	46c0      	nop			@ (mov r8, r8)
 8004370:	46bd      	mov	sp, r7
 8004372:	b002      	add	sp, #8
 8004374:	bd80      	pop	{r7, pc}
 8004376:	46c0      	nop			@ (mov r8, r8)
 8004378:	40010400 	.word	0x40010400

0800437c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800437c:	b590      	push	{r4, r7, lr}
 800437e:	b085      	sub	sp, #20
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d101      	bne.n	800438e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800438a:	2301      	movs	r3, #1
 800438c:	e0e4      	b.n	8004558 <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	4a73      	ldr	r2, [pc, #460]	@ (8004560 <HAL_PCD_Init+0x1e4>)
 8004392:	5c9b      	ldrb	r3, [r3, r2]
 8004394:	b2db      	uxtb	r3, r3
 8004396:	2b00      	cmp	r3, #0
 8004398:	d108      	bne.n	80043ac <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800439a:	687a      	ldr	r2, [r7, #4]
 800439c:	23a4      	movs	r3, #164	@ 0xa4
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	2100      	movs	r1, #0
 80043a2:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	0018      	movs	r0, r3
 80043a8:	f009 f900 	bl	800d5ac <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	4a6c      	ldr	r2, [pc, #432]	@ (8004560 <HAL_PCD_Init+0x1e4>)
 80043b0:	2103      	movs	r1, #3
 80043b2:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	0018      	movs	r0, r3
 80043ba:	f005 f929 	bl	8009610 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80043be:	230f      	movs	r3, #15
 80043c0:	18fb      	adds	r3, r7, r3
 80043c2:	2200      	movs	r2, #0
 80043c4:	701a      	strb	r2, [r3, #0]
 80043c6:	e047      	b.n	8004458 <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80043c8:	200f      	movs	r0, #15
 80043ca:	183b      	adds	r3, r7, r0
 80043cc:	781a      	ldrb	r2, [r3, #0]
 80043ce:	6879      	ldr	r1, [r7, #4]
 80043d0:	0013      	movs	r3, r2
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	189b      	adds	r3, r3, r2
 80043d6:	00db      	lsls	r3, r3, #3
 80043d8:	18cb      	adds	r3, r1, r3
 80043da:	3311      	adds	r3, #17
 80043dc:	2201      	movs	r2, #1
 80043de:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80043e0:	183b      	adds	r3, r7, r0
 80043e2:	781a      	ldrb	r2, [r3, #0]
 80043e4:	6879      	ldr	r1, [r7, #4]
 80043e6:	0013      	movs	r3, r2
 80043e8:	009b      	lsls	r3, r3, #2
 80043ea:	189b      	adds	r3, r3, r2
 80043ec:	00db      	lsls	r3, r3, #3
 80043ee:	18cb      	adds	r3, r1, r3
 80043f0:	3310      	adds	r3, #16
 80043f2:	183a      	adds	r2, r7, r0
 80043f4:	7812      	ldrb	r2, [r2, #0]
 80043f6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80043f8:	183b      	adds	r3, r7, r0
 80043fa:	781a      	ldrb	r2, [r3, #0]
 80043fc:	6879      	ldr	r1, [r7, #4]
 80043fe:	0013      	movs	r3, r2
 8004400:	009b      	lsls	r3, r3, #2
 8004402:	189b      	adds	r3, r3, r2
 8004404:	00db      	lsls	r3, r3, #3
 8004406:	18cb      	adds	r3, r1, r3
 8004408:	3313      	adds	r3, #19
 800440a:	2200      	movs	r2, #0
 800440c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800440e:	183b      	adds	r3, r7, r0
 8004410:	781a      	ldrb	r2, [r3, #0]
 8004412:	6879      	ldr	r1, [r7, #4]
 8004414:	0013      	movs	r3, r2
 8004416:	009b      	lsls	r3, r3, #2
 8004418:	189b      	adds	r3, r3, r2
 800441a:	00db      	lsls	r3, r3, #3
 800441c:	18cb      	adds	r3, r1, r3
 800441e:	3320      	adds	r3, #32
 8004420:	2200      	movs	r2, #0
 8004422:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004424:	183b      	adds	r3, r7, r0
 8004426:	781a      	ldrb	r2, [r3, #0]
 8004428:	6879      	ldr	r1, [r7, #4]
 800442a:	0013      	movs	r3, r2
 800442c:	009b      	lsls	r3, r3, #2
 800442e:	189b      	adds	r3, r3, r2
 8004430:	00db      	lsls	r3, r3, #3
 8004432:	18cb      	adds	r3, r1, r3
 8004434:	3324      	adds	r3, #36	@ 0x24
 8004436:	2200      	movs	r2, #0
 8004438:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800443a:	183b      	adds	r3, r7, r0
 800443c:	781b      	ldrb	r3, [r3, #0]
 800443e:	6879      	ldr	r1, [r7, #4]
 8004440:	1c5a      	adds	r2, r3, #1
 8004442:	0013      	movs	r3, r2
 8004444:	009b      	lsls	r3, r3, #2
 8004446:	189b      	adds	r3, r3, r2
 8004448:	00db      	lsls	r3, r3, #3
 800444a:	2200      	movs	r2, #0
 800444c:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800444e:	183b      	adds	r3, r7, r0
 8004450:	781a      	ldrb	r2, [r3, #0]
 8004452:	183b      	adds	r3, r7, r0
 8004454:	3201      	adds	r2, #1
 8004456:	701a      	strb	r2, [r3, #0]
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	791b      	ldrb	r3, [r3, #4]
 800445c:	210f      	movs	r1, #15
 800445e:	187a      	adds	r2, r7, r1
 8004460:	7812      	ldrb	r2, [r2, #0]
 8004462:	429a      	cmp	r2, r3
 8004464:	d3b0      	bcc.n	80043c8 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004466:	187b      	adds	r3, r7, r1
 8004468:	2200      	movs	r2, #0
 800446a:	701a      	strb	r2, [r3, #0]
 800446c:	e056      	b.n	800451c <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800446e:	240f      	movs	r4, #15
 8004470:	193b      	adds	r3, r7, r4
 8004472:	781a      	ldrb	r2, [r3, #0]
 8004474:	6878      	ldr	r0, [r7, #4]
 8004476:	2352      	movs	r3, #82	@ 0x52
 8004478:	33ff      	adds	r3, #255	@ 0xff
 800447a:	0019      	movs	r1, r3
 800447c:	0013      	movs	r3, r2
 800447e:	009b      	lsls	r3, r3, #2
 8004480:	189b      	adds	r3, r3, r2
 8004482:	00db      	lsls	r3, r3, #3
 8004484:	18c3      	adds	r3, r0, r3
 8004486:	185b      	adds	r3, r3, r1
 8004488:	2200      	movs	r2, #0
 800448a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800448c:	193b      	adds	r3, r7, r4
 800448e:	781a      	ldrb	r2, [r3, #0]
 8004490:	6878      	ldr	r0, [r7, #4]
 8004492:	23a8      	movs	r3, #168	@ 0xa8
 8004494:	0059      	lsls	r1, r3, #1
 8004496:	0013      	movs	r3, r2
 8004498:	009b      	lsls	r3, r3, #2
 800449a:	189b      	adds	r3, r3, r2
 800449c:	00db      	lsls	r3, r3, #3
 800449e:	18c3      	adds	r3, r0, r3
 80044a0:	185b      	adds	r3, r3, r1
 80044a2:	193a      	adds	r2, r7, r4
 80044a4:	7812      	ldrb	r2, [r2, #0]
 80044a6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80044a8:	193b      	adds	r3, r7, r4
 80044aa:	781a      	ldrb	r2, [r3, #0]
 80044ac:	6878      	ldr	r0, [r7, #4]
 80044ae:	2354      	movs	r3, #84	@ 0x54
 80044b0:	33ff      	adds	r3, #255	@ 0xff
 80044b2:	0019      	movs	r1, r3
 80044b4:	0013      	movs	r3, r2
 80044b6:	009b      	lsls	r3, r3, #2
 80044b8:	189b      	adds	r3, r3, r2
 80044ba:	00db      	lsls	r3, r3, #3
 80044bc:	18c3      	adds	r3, r0, r3
 80044be:	185b      	adds	r3, r3, r1
 80044c0:	2200      	movs	r2, #0
 80044c2:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80044c4:	193b      	adds	r3, r7, r4
 80044c6:	781a      	ldrb	r2, [r3, #0]
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	23b0      	movs	r3, #176	@ 0xb0
 80044cc:	0059      	lsls	r1, r3, #1
 80044ce:	0013      	movs	r3, r2
 80044d0:	009b      	lsls	r3, r3, #2
 80044d2:	189b      	adds	r3, r3, r2
 80044d4:	00db      	lsls	r3, r3, #3
 80044d6:	18c3      	adds	r3, r0, r3
 80044d8:	185b      	adds	r3, r3, r1
 80044da:	2200      	movs	r2, #0
 80044dc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80044de:	193b      	adds	r3, r7, r4
 80044e0:	781a      	ldrb	r2, [r3, #0]
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	23b2      	movs	r3, #178	@ 0xb2
 80044e6:	0059      	lsls	r1, r3, #1
 80044e8:	0013      	movs	r3, r2
 80044ea:	009b      	lsls	r3, r3, #2
 80044ec:	189b      	adds	r3, r3, r2
 80044ee:	00db      	lsls	r3, r3, #3
 80044f0:	18c3      	adds	r3, r0, r3
 80044f2:	185b      	adds	r3, r3, r1
 80044f4:	2200      	movs	r2, #0
 80044f6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80044f8:	193b      	adds	r3, r7, r4
 80044fa:	781a      	ldrb	r2, [r3, #0]
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	23b4      	movs	r3, #180	@ 0xb4
 8004500:	0059      	lsls	r1, r3, #1
 8004502:	0013      	movs	r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	189b      	adds	r3, r3, r2
 8004508:	00db      	lsls	r3, r3, #3
 800450a:	18c3      	adds	r3, r0, r3
 800450c:	185b      	adds	r3, r3, r1
 800450e:	2200      	movs	r2, #0
 8004510:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004512:	193b      	adds	r3, r7, r4
 8004514:	781a      	ldrb	r2, [r3, #0]
 8004516:	193b      	adds	r3, r7, r4
 8004518:	3201      	adds	r2, #1
 800451a:	701a      	strb	r2, [r3, #0]
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	791b      	ldrb	r3, [r3, #4]
 8004520:	220f      	movs	r2, #15
 8004522:	18ba      	adds	r2, r7, r2
 8004524:	7812      	ldrb	r2, [r2, #0]
 8004526:	429a      	cmp	r2, r3
 8004528:	d3a1      	bcc.n	800446e <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6818      	ldr	r0, [r3, #0]
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	6859      	ldr	r1, [r3, #4]
 8004532:	689a      	ldr	r2, [r3, #8]
 8004534:	f005 f886 	bl	8009644 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	4a07      	ldr	r2, [pc, #28]	@ (8004560 <HAL_PCD_Init+0x1e4>)
 8004542:	2101      	movs	r1, #1
 8004544:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	7a9b      	ldrb	r3, [r3, #10]
 800454a:	2b01      	cmp	r3, #1
 800454c:	d103      	bne.n	8004556 <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	0018      	movs	r0, r3
 8004552:	f001 fd1f 	bl	8005f94 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8004556:	2300      	movs	r3, #0
}
 8004558:	0018      	movs	r0, r3
 800455a:	46bd      	mov	sp, r7
 800455c:	b005      	add	sp, #20
 800455e:	bd90      	pop	{r4, r7, pc}
 8004560:	00000291 	.word	0x00000291

08004564 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	b082      	sub	sp, #8
 8004568:	af00      	add	r7, sp, #0
 800456a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800456c:	687a      	ldr	r2, [r7, #4]
 800456e:	23a4      	movs	r3, #164	@ 0xa4
 8004570:	009b      	lsls	r3, r3, #2
 8004572:	5cd3      	ldrb	r3, [r2, r3]
 8004574:	2b01      	cmp	r3, #1
 8004576:	d101      	bne.n	800457c <HAL_PCD_Start+0x18>
 8004578:	2302      	movs	r3, #2
 800457a:	e014      	b.n	80045a6 <HAL_PCD_Start+0x42>
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	23a4      	movs	r3, #164	@ 0xa4
 8004580:	009b      	lsls	r3, r3, #2
 8004582:	2101      	movs	r1, #1
 8004584:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	0018      	movs	r0, r3
 800458c:	f005 f82a 	bl	80095e4 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	0018      	movs	r0, r3
 8004596:	f007 f81f 	bl	800b5d8 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800459a:	687a      	ldr	r2, [r7, #4]
 800459c:	23a4      	movs	r3, #164	@ 0xa4
 800459e:	009b      	lsls	r3, r3, #2
 80045a0:	2100      	movs	r1, #0
 80045a2:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80045a4:	2300      	movs	r3, #0
}
 80045a6:	0018      	movs	r0, r3
 80045a8:	46bd      	mov	sp, r7
 80045aa:	b002      	add	sp, #8
 80045ac:	bd80      	pop	{r7, pc}
	...

080045b0 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b084      	sub	sp, #16
 80045b4:	af00      	add	r7, sp, #0
 80045b6:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	0018      	movs	r0, r3
 80045be:	f007 f821 	bl	800b604 <USB_ReadInterrupts>
 80045c2:	0003      	movs	r3, r0
 80045c4:	60fb      	str	r3, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80045c6:	68fa      	ldr	r2, [r7, #12]
 80045c8:	2380      	movs	r3, #128	@ 0x80
 80045ca:	021b      	lsls	r3, r3, #8
 80045cc:	4013      	ands	r3, r2
 80045ce:	d004      	beq.n	80045da <HAL_PCD_IRQHandler+0x2a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	0018      	movs	r0, r3
 80045d4:	f000 fb60 	bl	8004c98 <PCD_EP_ISR_Handler>

    return;
 80045d8:	e11d      	b.n	8004816 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 80045da:	68fa      	ldr	r2, [r7, #12]
 80045dc:	2380      	movs	r3, #128	@ 0x80
 80045de:	00db      	lsls	r3, r3, #3
 80045e0:	4013      	ands	r3, r2
 80045e2:	d015      	beq.n	8004610 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2244      	movs	r2, #68	@ 0x44
 80045ea:	5a9b      	ldrh	r3, [r3, r2]
 80045ec:	b29a      	uxth	r2, r3
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	498a      	ldr	r1, [pc, #552]	@ (800481c <HAL_PCD_IRQHandler+0x26c>)
 80045f4:	400a      	ands	r2, r1
 80045f6:	b291      	uxth	r1, r2
 80045f8:	2244      	movs	r2, #68	@ 0x44
 80045fa:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	0018      	movs	r0, r3
 8004600:	f009 f85f 	bl	800d6c2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2100      	movs	r1, #0
 8004608:	0018      	movs	r0, r3
 800460a:	f000 f915 	bl	8004838 <HAL_PCD_SetAddress>

    return;
 800460e:	e102      	b.n	8004816 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8004610:	68fa      	ldr	r2, [r7, #12]
 8004612:	2380      	movs	r3, #128	@ 0x80
 8004614:	01db      	lsls	r3, r3, #7
 8004616:	4013      	ands	r3, r2
 8004618:	d00c      	beq.n	8004634 <HAL_PCD_IRQHandler+0x84>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	2244      	movs	r2, #68	@ 0x44
 8004620:	5a9b      	ldrh	r3, [r3, r2]
 8004622:	b29a      	uxth	r2, r3
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	497d      	ldr	r1, [pc, #500]	@ (8004820 <HAL_PCD_IRQHandler+0x270>)
 800462a:	400a      	ands	r2, r1
 800462c:	b291      	uxth	r1, r2
 800462e:	2244      	movs	r2, #68	@ 0x44
 8004630:	5299      	strh	r1, [r3, r2]

    return;
 8004632:	e0f0      	b.n	8004816 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8004634:	68fa      	ldr	r2, [r7, #12]
 8004636:	2380      	movs	r3, #128	@ 0x80
 8004638:	019b      	lsls	r3, r3, #6
 800463a:	4013      	ands	r3, r2
 800463c:	d00c      	beq.n	8004658 <HAL_PCD_IRQHandler+0xa8>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	2244      	movs	r2, #68	@ 0x44
 8004644:	5a9b      	ldrh	r3, [r3, r2]
 8004646:	b29a      	uxth	r2, r3
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4975      	ldr	r1, [pc, #468]	@ (8004824 <HAL_PCD_IRQHandler+0x274>)
 800464e:	400a      	ands	r2, r1
 8004650:	b291      	uxth	r1, r2
 8004652:	2244      	movs	r2, #68	@ 0x44
 8004654:	5299      	strh	r1, [r3, r2]

    return;
 8004656:	e0de      	b.n	8004816 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8004658:	68fa      	ldr	r2, [r7, #12]
 800465a:	2380      	movs	r3, #128	@ 0x80
 800465c:	015b      	lsls	r3, r3, #5
 800465e:	4013      	ands	r3, r2
 8004660:	d038      	beq.n	80046d4 <HAL_PCD_IRQHandler+0x124>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	2240      	movs	r2, #64	@ 0x40
 8004668:	5a9b      	ldrh	r3, [r3, r2]
 800466a:	b29a      	uxth	r2, r3
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	2104      	movs	r1, #4
 8004672:	438a      	bics	r2, r1
 8004674:	b291      	uxth	r1, r2
 8004676:	2240      	movs	r2, #64	@ 0x40
 8004678:	5299      	strh	r1, [r3, r2]
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	2240      	movs	r2, #64	@ 0x40
 8004680:	5a9b      	ldrh	r3, [r3, r2]
 8004682:	b29a      	uxth	r2, r3
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	2108      	movs	r1, #8
 800468a:	438a      	bics	r2, r1
 800468c:	b291      	uxth	r1, r2
 800468e:	2240      	movs	r2, #64	@ 0x40
 8004690:	5299      	strh	r1, [r3, r2]

    if (hpcd->LPM_State == LPM_L1)
 8004692:	687a      	ldr	r2, [r7, #4]
 8004694:	23b2      	movs	r3, #178	@ 0xb2
 8004696:	009b      	lsls	r3, r3, #2
 8004698:	5cd3      	ldrb	r3, [r2, r3]
 800469a:	2b01      	cmp	r3, #1
 800469c:	d109      	bne.n	80046b2 <HAL_PCD_IRQHandler+0x102>
    {
      hpcd->LPM_State = LPM_L0;
 800469e:	687a      	ldr	r2, [r7, #4]
 80046a0:	23b2      	movs	r3, #178	@ 0xb2
 80046a2:	009b      	lsls	r3, r3, #2
 80046a4:	2100      	movs	r1, #0
 80046a6:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2100      	movs	r1, #0
 80046ac:	0018      	movs	r0, r3
 80046ae:	f001 fc9b 	bl	8005fe8 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	0018      	movs	r0, r3
 80046b6:	f009 f845 	bl	800d744 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	2244      	movs	r2, #68	@ 0x44
 80046c0:	5a9b      	ldrh	r3, [r3, r2]
 80046c2:	b29a      	uxth	r2, r3
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	4957      	ldr	r1, [pc, #348]	@ (8004828 <HAL_PCD_IRQHandler+0x278>)
 80046ca:	400a      	ands	r2, r1
 80046cc:	b291      	uxth	r1, r2
 80046ce:	2244      	movs	r2, #68	@ 0x44
 80046d0:	5299      	strh	r1, [r3, r2]

    return;
 80046d2:	e0a0      	b.n	8004816 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 80046d4:	68fa      	ldr	r2, [r7, #12]
 80046d6:	2380      	movs	r3, #128	@ 0x80
 80046d8:	011b      	lsls	r3, r3, #4
 80046da:	4013      	ands	r3, r2
 80046dc:	d028      	beq.n	8004730 <HAL_PCD_IRQHandler+0x180>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2240      	movs	r2, #64	@ 0x40
 80046e4:	5a9b      	ldrh	r3, [r3, r2]
 80046e6:	b29a      	uxth	r2, r3
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	2108      	movs	r1, #8
 80046ee:	430a      	orrs	r2, r1
 80046f0:	b291      	uxth	r1, r2
 80046f2:	2240      	movs	r2, #64	@ 0x40
 80046f4:	5299      	strh	r1, [r3, r2]

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	2244      	movs	r2, #68	@ 0x44
 80046fc:	5a9b      	ldrh	r3, [r3, r2]
 80046fe:	b29a      	uxth	r2, r3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	4949      	ldr	r1, [pc, #292]	@ (800482c <HAL_PCD_IRQHandler+0x27c>)
 8004706:	400a      	ands	r2, r1
 8004708:	b291      	uxth	r1, r2
 800470a:	2244      	movs	r2, #68	@ 0x44
 800470c:	5299      	strh	r1, [r3, r2]

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	2240      	movs	r2, #64	@ 0x40
 8004714:	5a9b      	ldrh	r3, [r3, r2]
 8004716:	b29a      	uxth	r2, r3
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2104      	movs	r1, #4
 800471e:	430a      	orrs	r2, r1
 8004720:	b291      	uxth	r1, r2
 8004722:	2240      	movs	r2, #64	@ 0x40
 8004724:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	0018      	movs	r0, r3
 800472a:	f008 ffef 	bl	800d70c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800472e:	e072      	b.n	8004816 <HAL_PCD_IRQHandler+0x266>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2280      	movs	r2, #128	@ 0x80
 8004734:	4013      	ands	r3, r2
 8004736:	d046      	beq.n	80047c6 <HAL_PCD_IRQHandler+0x216>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	2244      	movs	r2, #68	@ 0x44
 800473e:	5a9b      	ldrh	r3, [r3, r2]
 8004740:	b29a      	uxth	r2, r3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	2180      	movs	r1, #128	@ 0x80
 8004748:	438a      	bics	r2, r1
 800474a:	b291      	uxth	r1, r2
 800474c:	2244      	movs	r2, #68	@ 0x44
 800474e:	5299      	strh	r1, [r3, r2]
    if (hpcd->LPM_State == LPM_L0)
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	23b2      	movs	r3, #178	@ 0xb2
 8004754:	009b      	lsls	r3, r3, #2
 8004756:	5cd3      	ldrb	r3, [r2, r3]
 8004758:	2b00      	cmp	r3, #0
 800475a:	d12f      	bne.n	80047bc <HAL_PCD_IRQHandler+0x20c>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	2240      	movs	r2, #64	@ 0x40
 8004762:	5a9b      	ldrh	r3, [r3, r2]
 8004764:	b29a      	uxth	r2, r3
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	2104      	movs	r1, #4
 800476c:	430a      	orrs	r2, r1
 800476e:	b291      	uxth	r1, r2
 8004770:	2240      	movs	r2, #64	@ 0x40
 8004772:	5299      	strh	r1, [r3, r2]
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	2240      	movs	r2, #64	@ 0x40
 800477a:	5a9b      	ldrh	r3, [r3, r2]
 800477c:	b29a      	uxth	r2, r3
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	2108      	movs	r1, #8
 8004784:	430a      	orrs	r2, r1
 8004786:	b291      	uxth	r1, r2
 8004788:	2240      	movs	r2, #64	@ 0x40
 800478a:	5299      	strh	r1, [r3, r2]

      hpcd->LPM_State = LPM_L1;
 800478c:	687a      	ldr	r2, [r7, #4]
 800478e:	23b2      	movs	r3, #178	@ 0xb2
 8004790:	009b      	lsls	r3, r3, #2
 8004792:	2101      	movs	r1, #1
 8004794:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	2254      	movs	r2, #84	@ 0x54
 800479c:	5a9b      	ldrh	r3, [r3, r2]
 800479e:	b29b      	uxth	r3, r3
 80047a0:	089b      	lsrs	r3, r3, #2
 80047a2:	223c      	movs	r2, #60	@ 0x3c
 80047a4:	4013      	ands	r3, r2
 80047a6:	0019      	movs	r1, r3
 80047a8:	687a      	ldr	r2, [r7, #4]
 80047aa:	23b3      	movs	r3, #179	@ 0xb3
 80047ac:	009b      	lsls	r3, r3, #2
 80047ae:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2101      	movs	r1, #1
 80047b4:	0018      	movs	r0, r3
 80047b6:	f001 fc17 	bl	8005fe8 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80047ba:	e02c      	b.n	8004816 <HAL_PCD_IRQHandler+0x266>
      HAL_PCD_SuspendCallback(hpcd);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	0018      	movs	r0, r3
 80047c0:	f008 ffa4 	bl	800d70c <HAL_PCD_SuspendCallback>
    return;
 80047c4:	e027      	b.n	8004816 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80047c6:	68fa      	ldr	r2, [r7, #12]
 80047c8:	2380      	movs	r3, #128	@ 0x80
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	4013      	ands	r3, r2
 80047ce:	d010      	beq.n	80047f2 <HAL_PCD_IRQHandler+0x242>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2244      	movs	r2, #68	@ 0x44
 80047d6:	5a9b      	ldrh	r3, [r3, r2]
 80047d8:	b29a      	uxth	r2, r3
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	4914      	ldr	r1, [pc, #80]	@ (8004830 <HAL_PCD_IRQHandler+0x280>)
 80047e0:	400a      	ands	r2, r1
 80047e2:	b291      	uxth	r1, r2
 80047e4:	2244      	movs	r2, #68	@ 0x44
 80047e6:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	0018      	movs	r0, r3
 80047ec:	f008 ff5a 	bl	800d6a4 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80047f0:	e011      	b.n	8004816 <HAL_PCD_IRQHandler+0x266>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80047f2:	68fa      	ldr	r2, [r7, #12]
 80047f4:	2380      	movs	r3, #128	@ 0x80
 80047f6:	005b      	lsls	r3, r3, #1
 80047f8:	4013      	ands	r3, r2
 80047fa:	d00c      	beq.n	8004816 <HAL_PCD_IRQHandler+0x266>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	2244      	movs	r2, #68	@ 0x44
 8004802:	5a9b      	ldrh	r3, [r3, r2]
 8004804:	b29a      	uxth	r2, r3
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	490a      	ldr	r1, [pc, #40]	@ (8004834 <HAL_PCD_IRQHandler+0x284>)
 800480c:	400a      	ands	r2, r1
 800480e:	b291      	uxth	r1, r2
 8004810:	2244      	movs	r2, #68	@ 0x44
 8004812:	5299      	strh	r1, [r3, r2]

    return;
 8004814:	46c0      	nop			@ (mov r8, r8)
  }
}
 8004816:	46bd      	mov	sp, r7
 8004818:	b004      	add	sp, #16
 800481a:	bd80      	pop	{r7, pc}
 800481c:	fffffbff 	.word	0xfffffbff
 8004820:	ffffbfff 	.word	0xffffbfff
 8004824:	ffffdfff 	.word	0xffffdfff
 8004828:	ffffefff 	.word	0xffffefff
 800482c:	fffff7ff 	.word	0xfffff7ff
 8004830:	fffffdff 	.word	0xfffffdff
 8004834:	fffffeff 	.word	0xfffffeff

08004838 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004838:	b580      	push	{r7, lr}
 800483a:	b082      	sub	sp, #8
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
 8004840:	000a      	movs	r2, r1
 8004842:	1cfb      	adds	r3, r7, #3
 8004844:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8004846:	687a      	ldr	r2, [r7, #4]
 8004848:	23a4      	movs	r3, #164	@ 0xa4
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	5cd3      	ldrb	r3, [r2, r3]
 800484e:	2b01      	cmp	r3, #1
 8004850:	d101      	bne.n	8004856 <HAL_PCD_SetAddress+0x1e>
 8004852:	2302      	movs	r3, #2
 8004854:	e016      	b.n	8004884 <HAL_PCD_SetAddress+0x4c>
 8004856:	687a      	ldr	r2, [r7, #4]
 8004858:	23a4      	movs	r3, #164	@ 0xa4
 800485a:	009b      	lsls	r3, r3, #2
 800485c:	2101      	movs	r1, #1
 800485e:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	1cfa      	adds	r2, r7, #3
 8004864:	7812      	ldrb	r2, [r2, #0]
 8004866:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681a      	ldr	r2, [r3, #0]
 800486c:	1cfb      	adds	r3, r7, #3
 800486e:	781b      	ldrb	r3, [r3, #0]
 8004870:	0019      	movs	r1, r3
 8004872:	0010      	movs	r0, r2
 8004874:	f006 fe9c 	bl	800b5b0 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004878:	687a      	ldr	r2, [r7, #4]
 800487a:	23a4      	movs	r3, #164	@ 0xa4
 800487c:	009b      	lsls	r3, r3, #2
 800487e:	2100      	movs	r1, #0
 8004880:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8004882:	2300      	movs	r3, #0
}
 8004884:	0018      	movs	r0, r3
 8004886:	46bd      	mov	sp, r7
 8004888:	b002      	add	sp, #8
 800488a:	bd80      	pop	{r7, pc}

0800488c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800488c:	b590      	push	{r4, r7, lr}
 800488e:	b085      	sub	sp, #20
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
 8004894:	000c      	movs	r4, r1
 8004896:	0010      	movs	r0, r2
 8004898:	0019      	movs	r1, r3
 800489a:	1cfb      	adds	r3, r7, #3
 800489c:	1c22      	adds	r2, r4, #0
 800489e:	701a      	strb	r2, [r3, #0]
 80048a0:	003b      	movs	r3, r7
 80048a2:	1c02      	adds	r2, r0, #0
 80048a4:	801a      	strh	r2, [r3, #0]
 80048a6:	1cbb      	adds	r3, r7, #2
 80048a8:	1c0a      	adds	r2, r1, #0
 80048aa:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef  ret = HAL_OK;
 80048ac:	230b      	movs	r3, #11
 80048ae:	18fb      	adds	r3, r7, r3
 80048b0:	2200      	movs	r2, #0
 80048b2:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80048b4:	1cfb      	adds	r3, r7, #3
 80048b6:	781b      	ldrb	r3, [r3, #0]
 80048b8:	b25b      	sxtb	r3, r3
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	da0f      	bge.n	80048de <HAL_PCD_EP_Open+0x52>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048be:	1cfb      	adds	r3, r7, #3
 80048c0:	781b      	ldrb	r3, [r3, #0]
 80048c2:	2207      	movs	r2, #7
 80048c4:	401a      	ands	r2, r3
 80048c6:	0013      	movs	r3, r2
 80048c8:	009b      	lsls	r3, r3, #2
 80048ca:	189b      	adds	r3, r3, r2
 80048cc:	00db      	lsls	r3, r3, #3
 80048ce:	3310      	adds	r3, #16
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	18d3      	adds	r3, r2, r3
 80048d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2201      	movs	r2, #1
 80048da:	705a      	strb	r2, [r3, #1]
 80048dc:	e00f      	b.n	80048fe <HAL_PCD_EP_Open+0x72>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80048de:	1cfb      	adds	r3, r7, #3
 80048e0:	781b      	ldrb	r3, [r3, #0]
 80048e2:	2207      	movs	r2, #7
 80048e4:	401a      	ands	r2, r3
 80048e6:	0013      	movs	r3, r2
 80048e8:	009b      	lsls	r3, r3, #2
 80048ea:	189b      	adds	r3, r3, r2
 80048ec:	00db      	lsls	r3, r3, #3
 80048ee:	3351      	adds	r3, #81	@ 0x51
 80048f0:	33ff      	adds	r3, #255	@ 0xff
 80048f2:	687a      	ldr	r2, [r7, #4]
 80048f4:	18d3      	adds	r3, r2, r3
 80048f6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2200      	movs	r2, #0
 80048fc:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80048fe:	1cfb      	adds	r3, r7, #3
 8004900:	781b      	ldrb	r3, [r3, #0]
 8004902:	2207      	movs	r2, #7
 8004904:	4013      	ands	r3, r2
 8004906:	b2da      	uxtb	r2, r3
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800490c:	003b      	movs	r3, r7
 800490e:	881a      	ldrh	r2, [r3, #0]
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	1cba      	adds	r2, r7, #2
 8004918:	7812      	ldrb	r2, [r2, #0]
 800491a:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800491c:	1cbb      	adds	r3, r7, #2
 800491e:	781b      	ldrb	r3, [r3, #0]
 8004920:	2b02      	cmp	r3, #2
 8004922:	d102      	bne.n	800492a <HAL_PCD_EP_Open+0x9e>
  {
    ep->data_pid_start = 0U;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2200      	movs	r2, #0
 8004928:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	23a4      	movs	r3, #164	@ 0xa4
 800492e:	009b      	lsls	r3, r3, #2
 8004930:	5cd3      	ldrb	r3, [r2, r3]
 8004932:	2b01      	cmp	r3, #1
 8004934:	d101      	bne.n	800493a <HAL_PCD_EP_Open+0xae>
 8004936:	2302      	movs	r3, #2
 8004938:	e013      	b.n	8004962 <HAL_PCD_EP_Open+0xd6>
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	23a4      	movs	r3, #164	@ 0xa4
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	2101      	movs	r1, #1
 8004942:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	68fa      	ldr	r2, [r7, #12]
 800494a:	0011      	movs	r1, r2
 800494c:	0018      	movs	r0, r3
 800494e:	f004 fe95 	bl	800967c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004952:	687a      	ldr	r2, [r7, #4]
 8004954:	23a4      	movs	r3, #164	@ 0xa4
 8004956:	009b      	lsls	r3, r3, #2
 8004958:	2100      	movs	r1, #0
 800495a:	54d1      	strb	r1, [r2, r3]

  return ret;
 800495c:	230b      	movs	r3, #11
 800495e:	18fb      	adds	r3, r7, r3
 8004960:	781b      	ldrb	r3, [r3, #0]
}
 8004962:	0018      	movs	r0, r3
 8004964:	46bd      	mov	sp, r7
 8004966:	b005      	add	sp, #20
 8004968:	bd90      	pop	{r4, r7, pc}

0800496a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800496a:	b580      	push	{r7, lr}
 800496c:	b084      	sub	sp, #16
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
 8004972:	000a      	movs	r2, r1
 8004974:	1cfb      	adds	r3, r7, #3
 8004976:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004978:	1cfb      	adds	r3, r7, #3
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	b25b      	sxtb	r3, r3
 800497e:	2b00      	cmp	r3, #0
 8004980:	da0f      	bge.n	80049a2 <HAL_PCD_EP_Close+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004982:	1cfb      	adds	r3, r7, #3
 8004984:	781b      	ldrb	r3, [r3, #0]
 8004986:	2207      	movs	r2, #7
 8004988:	401a      	ands	r2, r3
 800498a:	0013      	movs	r3, r2
 800498c:	009b      	lsls	r3, r3, #2
 800498e:	189b      	adds	r3, r3, r2
 8004990:	00db      	lsls	r3, r3, #3
 8004992:	3310      	adds	r3, #16
 8004994:	687a      	ldr	r2, [r7, #4]
 8004996:	18d3      	adds	r3, r2, r3
 8004998:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	2201      	movs	r2, #1
 800499e:	705a      	strb	r2, [r3, #1]
 80049a0:	e00f      	b.n	80049c2 <HAL_PCD_EP_Close+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80049a2:	1cfb      	adds	r3, r7, #3
 80049a4:	781b      	ldrb	r3, [r3, #0]
 80049a6:	2207      	movs	r2, #7
 80049a8:	401a      	ands	r2, r3
 80049aa:	0013      	movs	r3, r2
 80049ac:	009b      	lsls	r3, r3, #2
 80049ae:	189b      	adds	r3, r3, r2
 80049b0:	00db      	lsls	r3, r3, #3
 80049b2:	3351      	adds	r3, #81	@ 0x51
 80049b4:	33ff      	adds	r3, #255	@ 0xff
 80049b6:	687a      	ldr	r2, [r7, #4]
 80049b8:	18d3      	adds	r3, r2, r3
 80049ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	2200      	movs	r2, #0
 80049c0:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80049c2:	1cfb      	adds	r3, r7, #3
 80049c4:	781b      	ldrb	r3, [r3, #0]
 80049c6:	2207      	movs	r2, #7
 80049c8:	4013      	ands	r3, r2
 80049ca:	b2da      	uxtb	r2, r3
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80049d0:	687a      	ldr	r2, [r7, #4]
 80049d2:	23a4      	movs	r3, #164	@ 0xa4
 80049d4:	009b      	lsls	r3, r3, #2
 80049d6:	5cd3      	ldrb	r3, [r2, r3]
 80049d8:	2b01      	cmp	r3, #1
 80049da:	d101      	bne.n	80049e0 <HAL_PCD_EP_Close+0x76>
 80049dc:	2302      	movs	r3, #2
 80049de:	e011      	b.n	8004a04 <HAL_PCD_EP_Close+0x9a>
 80049e0:	687a      	ldr	r2, [r7, #4]
 80049e2:	23a4      	movs	r3, #164	@ 0xa4
 80049e4:	009b      	lsls	r3, r3, #2
 80049e6:	2101      	movs	r1, #1
 80049e8:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	0011      	movs	r1, r2
 80049f2:	0018      	movs	r0, r3
 80049f4:	f005 f9ea 	bl	8009dcc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	23a4      	movs	r3, #164	@ 0xa4
 80049fc:	009b      	lsls	r3, r3, #2
 80049fe:	2100      	movs	r1, #0
 8004a00:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8004a02:	2300      	movs	r3, #0
}
 8004a04:	0018      	movs	r0, r3
 8004a06:	46bd      	mov	sp, r7
 8004a08:	b004      	add	sp, #16
 8004a0a:	bd80      	pop	{r7, pc}

08004a0c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b086      	sub	sp, #24
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	60f8      	str	r0, [r7, #12]
 8004a14:	607a      	str	r2, [r7, #4]
 8004a16:	603b      	str	r3, [r7, #0]
 8004a18:	200b      	movs	r0, #11
 8004a1a:	183b      	adds	r3, r7, r0
 8004a1c:	1c0a      	adds	r2, r1, #0
 8004a1e:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a20:	0001      	movs	r1, r0
 8004a22:	187b      	adds	r3, r7, r1
 8004a24:	781b      	ldrb	r3, [r3, #0]
 8004a26:	2207      	movs	r2, #7
 8004a28:	401a      	ands	r2, r3
 8004a2a:	0013      	movs	r3, r2
 8004a2c:	009b      	lsls	r3, r3, #2
 8004a2e:	189b      	adds	r3, r3, r2
 8004a30:	00db      	lsls	r3, r3, #3
 8004a32:	3351      	adds	r3, #81	@ 0x51
 8004a34:	33ff      	adds	r3, #255	@ 0xff
 8004a36:	68fa      	ldr	r2, [r7, #12]
 8004a38:	18d3      	adds	r3, r2, r3
 8004a3a:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	683a      	ldr	r2, [r7, #0]
 8004a46:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	2200      	movs	r2, #0
 8004a52:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a54:	187b      	adds	r3, r7, r1
 8004a56:	781b      	ldrb	r3, [r3, #0]
 8004a58:	2207      	movs	r2, #7
 8004a5a:	4013      	ands	r3, r2
 8004a5c:	b2da      	uxtb	r2, r3
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	697a      	ldr	r2, [r7, #20]
 8004a68:	0011      	movs	r1, r2
 8004a6a:	0018      	movs	r0, r3
 8004a6c:	f005 fb6e 	bl	800a14c <USB_EPStartXfer>

  return HAL_OK;
 8004a70:	2300      	movs	r3, #0
}
 8004a72:	0018      	movs	r0, r3
 8004a74:	46bd      	mov	sp, r7
 8004a76:	b006      	add	sp, #24
 8004a78:	bd80      	pop	{r7, pc}

08004a7a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8004a7a:	b580      	push	{r7, lr}
 8004a7c:	b082      	sub	sp, #8
 8004a7e:	af00      	add	r7, sp, #0
 8004a80:	6078      	str	r0, [r7, #4]
 8004a82:	000a      	movs	r2, r1
 8004a84:	1cfb      	adds	r3, r7, #3
 8004a86:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004a88:	1cfb      	adds	r3, r7, #3
 8004a8a:	781b      	ldrb	r3, [r3, #0]
 8004a8c:	2207      	movs	r2, #7
 8004a8e:	401a      	ands	r2, r3
 8004a90:	6878      	ldr	r0, [r7, #4]
 8004a92:	23b6      	movs	r3, #182	@ 0xb6
 8004a94:	0059      	lsls	r1, r3, #1
 8004a96:	0013      	movs	r3, r2
 8004a98:	009b      	lsls	r3, r3, #2
 8004a9a:	189b      	adds	r3, r3, r2
 8004a9c:	00db      	lsls	r3, r3, #3
 8004a9e:	18c3      	adds	r3, r0, r3
 8004aa0:	185b      	adds	r3, r3, r1
 8004aa2:	681b      	ldr	r3, [r3, #0]
}
 8004aa4:	0018      	movs	r0, r3
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	b002      	add	sp, #8
 8004aaa:	bd80      	pop	{r7, pc}

08004aac <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b086      	sub	sp, #24
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	60f8      	str	r0, [r7, #12]
 8004ab4:	607a      	str	r2, [r7, #4]
 8004ab6:	603b      	str	r3, [r7, #0]
 8004ab8:	200b      	movs	r0, #11
 8004aba:	183b      	adds	r3, r7, r0
 8004abc:	1c0a      	adds	r2, r1, #0
 8004abe:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ac0:	183b      	adds	r3, r7, r0
 8004ac2:	781b      	ldrb	r3, [r3, #0]
 8004ac4:	2207      	movs	r2, #7
 8004ac6:	401a      	ands	r2, r3
 8004ac8:	0013      	movs	r3, r2
 8004aca:	009b      	lsls	r3, r3, #2
 8004acc:	189b      	adds	r3, r3, r2
 8004ace:	00db      	lsls	r3, r3, #3
 8004ad0:	3310      	adds	r3, #16
 8004ad2:	68fa      	ldr	r2, [r7, #12]
 8004ad4:	18d3      	adds	r3, r2, r3
 8004ad6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004ad8:	697b      	ldr	r3, [r7, #20]
 8004ada:	687a      	ldr	r2, [r7, #4]
 8004adc:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004ade:	697b      	ldr	r3, [r7, #20]
 8004ae0:	683a      	ldr	r2, [r7, #0]
 8004ae2:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8004ae4:	697b      	ldr	r3, [r7, #20]
 8004ae6:	2224      	movs	r2, #36	@ 0x24
 8004ae8:	2101      	movs	r1, #1
 8004aea:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	683a      	ldr	r2, [r7, #0]
 8004af0:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	2200      	movs	r2, #0
 8004af6:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8004af8:	697b      	ldr	r3, [r7, #20]
 8004afa:	2201      	movs	r2, #1
 8004afc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004afe:	183b      	adds	r3, r7, r0
 8004b00:	781b      	ldrb	r3, [r3, #0]
 8004b02:	2207      	movs	r2, #7
 8004b04:	4013      	ands	r3, r2
 8004b06:	b2da      	uxtb	r2, r3
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	697a      	ldr	r2, [r7, #20]
 8004b12:	0011      	movs	r1, r2
 8004b14:	0018      	movs	r0, r3
 8004b16:	f005 fb19 	bl	800a14c <USB_EPStartXfer>

  return HAL_OK;
 8004b1a:	2300      	movs	r3, #0
}
 8004b1c:	0018      	movs	r0, r3
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	b006      	add	sp, #24
 8004b22:	bd80      	pop	{r7, pc}

08004b24 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b084      	sub	sp, #16
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
 8004b2c:	000a      	movs	r2, r1
 8004b2e:	1cfb      	adds	r3, r7, #3
 8004b30:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004b32:	1cfb      	adds	r3, r7, #3
 8004b34:	781b      	ldrb	r3, [r3, #0]
 8004b36:	2207      	movs	r2, #7
 8004b38:	4013      	ands	r3, r2
 8004b3a:	687a      	ldr	r2, [r7, #4]
 8004b3c:	7912      	ldrb	r2, [r2, #4]
 8004b3e:	4293      	cmp	r3, r2
 8004b40:	d901      	bls.n	8004b46 <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e046      	b.n	8004bd4 <HAL_PCD_EP_SetStall+0xb0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004b46:	1cfb      	adds	r3, r7, #3
 8004b48:	781b      	ldrb	r3, [r3, #0]
 8004b4a:	b25b      	sxtb	r3, r3
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	da0f      	bge.n	8004b70 <HAL_PCD_EP_SetStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b50:	1cfb      	adds	r3, r7, #3
 8004b52:	781b      	ldrb	r3, [r3, #0]
 8004b54:	2207      	movs	r2, #7
 8004b56:	401a      	ands	r2, r3
 8004b58:	0013      	movs	r3, r2
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	189b      	adds	r3, r3, r2
 8004b5e:	00db      	lsls	r3, r3, #3
 8004b60:	3310      	adds	r3, #16
 8004b62:	687a      	ldr	r2, [r7, #4]
 8004b64:	18d3      	adds	r3, r2, r3
 8004b66:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	705a      	strb	r2, [r3, #1]
 8004b6e:	e00d      	b.n	8004b8c <HAL_PCD_EP_SetStall+0x68>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004b70:	1cfb      	adds	r3, r7, #3
 8004b72:	781a      	ldrb	r2, [r3, #0]
 8004b74:	0013      	movs	r3, r2
 8004b76:	009b      	lsls	r3, r3, #2
 8004b78:	189b      	adds	r3, r3, r2
 8004b7a:	00db      	lsls	r3, r3, #3
 8004b7c:	3351      	adds	r3, #81	@ 0x51
 8004b7e:	33ff      	adds	r3, #255	@ 0xff
 8004b80:	687a      	ldr	r2, [r7, #4]
 8004b82:	18d3      	adds	r3, r2, r3
 8004b84:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b92:	1cfb      	adds	r3, r7, #3
 8004b94:	781b      	ldrb	r3, [r3, #0]
 8004b96:	2207      	movs	r2, #7
 8004b98:	4013      	ands	r3, r2
 8004b9a:	b2da      	uxtb	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004ba0:	687a      	ldr	r2, [r7, #4]
 8004ba2:	23a4      	movs	r3, #164	@ 0xa4
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	5cd3      	ldrb	r3, [r2, r3]
 8004ba8:	2b01      	cmp	r3, #1
 8004baa:	d101      	bne.n	8004bb0 <HAL_PCD_EP_SetStall+0x8c>
 8004bac:	2302      	movs	r3, #2
 8004bae:	e011      	b.n	8004bd4 <HAL_PCD_EP_SetStall+0xb0>
 8004bb0:	687a      	ldr	r2, [r7, #4]
 8004bb2:	23a4      	movs	r3, #164	@ 0xa4
 8004bb4:	009b      	lsls	r3, r3, #2
 8004bb6:	2101      	movs	r1, #1
 8004bb8:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	68fa      	ldr	r2, [r7, #12]
 8004bc0:	0011      	movs	r1, r2
 8004bc2:	0018      	movs	r0, r3
 8004bc4:	f006 fbf2 	bl	800b3ac <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8004bc8:	687a      	ldr	r2, [r7, #4]
 8004bca:	23a4      	movs	r3, #164	@ 0xa4
 8004bcc:	009b      	lsls	r3, r3, #2
 8004bce:	2100      	movs	r1, #0
 8004bd0:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8004bd2:	2300      	movs	r3, #0
}
 8004bd4:	0018      	movs	r0, r3
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	b004      	add	sp, #16
 8004bda:	bd80      	pop	{r7, pc}

08004bdc <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b084      	sub	sp, #16
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	6078      	str	r0, [r7, #4]
 8004be4:	000a      	movs	r2, r1
 8004be6:	1cfb      	adds	r3, r7, #3
 8004be8:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004bea:	1cfb      	adds	r3, r7, #3
 8004bec:	781b      	ldrb	r3, [r3, #0]
 8004bee:	220f      	movs	r2, #15
 8004bf0:	4013      	ands	r3, r2
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	7912      	ldrb	r2, [r2, #4]
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d901      	bls.n	8004bfe <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 8004bfa:	2301      	movs	r3, #1
 8004bfc:	e048      	b.n	8004c90 <HAL_PCD_EP_ClrStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004bfe:	1cfb      	adds	r3, r7, #3
 8004c00:	781b      	ldrb	r3, [r3, #0]
 8004c02:	b25b      	sxtb	r3, r3
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	da0f      	bge.n	8004c28 <HAL_PCD_EP_ClrStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c08:	1cfb      	adds	r3, r7, #3
 8004c0a:	781b      	ldrb	r3, [r3, #0]
 8004c0c:	2207      	movs	r2, #7
 8004c0e:	401a      	ands	r2, r3
 8004c10:	0013      	movs	r3, r2
 8004c12:	009b      	lsls	r3, r3, #2
 8004c14:	189b      	adds	r3, r3, r2
 8004c16:	00db      	lsls	r3, r3, #3
 8004c18:	3310      	adds	r3, #16
 8004c1a:	687a      	ldr	r2, [r7, #4]
 8004c1c:	18d3      	adds	r3, r2, r3
 8004c1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2201      	movs	r2, #1
 8004c24:	705a      	strb	r2, [r3, #1]
 8004c26:	e00f      	b.n	8004c48 <HAL_PCD_EP_ClrStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c28:	1cfb      	adds	r3, r7, #3
 8004c2a:	781b      	ldrb	r3, [r3, #0]
 8004c2c:	2207      	movs	r2, #7
 8004c2e:	401a      	ands	r2, r3
 8004c30:	0013      	movs	r3, r2
 8004c32:	009b      	lsls	r3, r3, #2
 8004c34:	189b      	adds	r3, r3, r2
 8004c36:	00db      	lsls	r3, r3, #3
 8004c38:	3351      	adds	r3, #81	@ 0x51
 8004c3a:	33ff      	adds	r3, #255	@ 0xff
 8004c3c:	687a      	ldr	r2, [r7, #4]
 8004c3e:	18d3      	adds	r3, r2, r3
 8004c40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2200      	movs	r2, #0
 8004c46:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c4e:	1cfb      	adds	r3, r7, #3
 8004c50:	781b      	ldrb	r3, [r3, #0]
 8004c52:	2207      	movs	r2, #7
 8004c54:	4013      	ands	r3, r2
 8004c56:	b2da      	uxtb	r2, r3
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004c5c:	687a      	ldr	r2, [r7, #4]
 8004c5e:	23a4      	movs	r3, #164	@ 0xa4
 8004c60:	009b      	lsls	r3, r3, #2
 8004c62:	5cd3      	ldrb	r3, [r2, r3]
 8004c64:	2b01      	cmp	r3, #1
 8004c66:	d101      	bne.n	8004c6c <HAL_PCD_EP_ClrStall+0x90>
 8004c68:	2302      	movs	r3, #2
 8004c6a:	e011      	b.n	8004c90 <HAL_PCD_EP_ClrStall+0xb4>
 8004c6c:	687a      	ldr	r2, [r7, #4]
 8004c6e:	23a4      	movs	r3, #164	@ 0xa4
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	2101      	movs	r1, #1
 8004c74:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	68fa      	ldr	r2, [r7, #12]
 8004c7c:	0011      	movs	r1, r2
 8004c7e:	0018      	movs	r0, r3
 8004c80:	f006 fbe4 	bl	800b44c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004c84:	687a      	ldr	r2, [r7, #4]
 8004c86:	23a4      	movs	r3, #164	@ 0xa4
 8004c88:	009b      	lsls	r3, r3, #2
 8004c8a:	2100      	movs	r1, #0
 8004c8c:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8004c8e:	2300      	movs	r3, #0
}
 8004c90:	0018      	movs	r0, r3
 8004c92:	46bd      	mov	sp, r7
 8004c94:	b004      	add	sp, #16
 8004c96:	bd80      	pop	{r7, pc}

08004c98 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8004c98:	b5b0      	push	{r4, r5, r7, lr}
 8004c9a:	b096      	sub	sp, #88	@ 0x58
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004ca0:	f000 fbea 	bl	8005478 <PCD_EP_ISR_Handler+0x7e0>
  {
    wIstr = hpcd->Instance->ISTR;
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681a      	ldr	r2, [r3, #0]
 8004ca8:	2048      	movs	r0, #72	@ 0x48
 8004caa:	183b      	adds	r3, r7, r0
 8004cac:	2144      	movs	r1, #68	@ 0x44
 8004cae:	5a52      	ldrh	r2, [r2, r1]
 8004cb0:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8004cb2:	183b      	adds	r3, r7, r0
 8004cb4:	881b      	ldrh	r3, [r3, #0]
 8004cb6:	b2da      	uxtb	r2, r3
 8004cb8:	244f      	movs	r4, #79	@ 0x4f
 8004cba:	193b      	adds	r3, r7, r4
 8004cbc:	210f      	movs	r1, #15
 8004cbe:	400a      	ands	r2, r1
 8004cc0:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 8004cc2:	193b      	adds	r3, r7, r4
 8004cc4:	781b      	ldrb	r3, [r3, #0]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d000      	beq.n	8004ccc <PCD_EP_ISR_Handler+0x34>
 8004cca:	e18d      	b.n	8004fe8 <PCD_EP_ISR_Handler+0x350>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8004ccc:	183b      	adds	r3, r7, r0
 8004cce:	881b      	ldrh	r3, [r3, #0]
 8004cd0:	2210      	movs	r2, #16
 8004cd2:	4013      	ands	r3, r2
 8004cd4:	d152      	bne.n	8004d7c <PCD_EP_ISR_Handler+0xe4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	881b      	ldrh	r3, [r3, #0]
 8004cdc:	b29a      	uxth	r2, r3
 8004cde:	200e      	movs	r0, #14
 8004ce0:	183b      	adds	r3, r7, r0
 8004ce2:	49ba      	ldr	r1, [pc, #744]	@ (8004fcc <PCD_EP_ISR_Handler+0x334>)
 8004ce4:	400a      	ands	r2, r1
 8004ce6:	801a      	strh	r2, [r3, #0]
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	183a      	adds	r2, r7, r0
 8004cee:	8812      	ldrh	r2, [r2, #0]
 8004cf0:	49b7      	ldr	r1, [pc, #732]	@ (8004fd0 <PCD_EP_ISR_Handler+0x338>)
 8004cf2:	430a      	orrs	r2, r1
 8004cf4:	b292      	uxth	r2, r2
 8004cf6:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	3310      	adds	r3, #16
 8004cfc:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	2250      	movs	r2, #80	@ 0x50
 8004d04:	5a9b      	ldrh	r3, [r3, r2]
 8004d06:	b29b      	uxth	r3, r3
 8004d08:	001a      	movs	r2, r3
 8004d0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d0c:	781b      	ldrb	r3, [r3, #0]
 8004d0e:	00db      	lsls	r3, r3, #3
 8004d10:	18d2      	adds	r2, r2, r3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	18d3      	adds	r3, r2, r3
 8004d18:	4aae      	ldr	r2, [pc, #696]	@ (8004fd4 <PCD_EP_ISR_Handler+0x33c>)
 8004d1a:	4694      	mov	ip, r2
 8004d1c:	4463      	add	r3, ip
 8004d1e:	881b      	ldrh	r3, [r3, #0]
 8004d20:	059b      	lsls	r3, r3, #22
 8004d22:	0d9a      	lsrs	r2, r3, #22
 8004d24:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d26:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004d28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d2a:	695a      	ldr	r2, [r3, #20]
 8004d2c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d2e:	69db      	ldr	r3, [r3, #28]
 8004d30:	18d2      	adds	r2, r2, r3
 8004d32:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d34:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2100      	movs	r1, #0
 8004d3a:	0018      	movs	r0, r3
 8004d3c:	f008 fc94 	bl	800d668 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	7b1b      	ldrb	r3, [r3, #12]
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d101      	bne.n	8004d4e <PCD_EP_ISR_Handler+0xb6>
 8004d4a:	f000 fb95 	bl	8005478 <PCD_EP_ISR_Handler+0x7e0>
 8004d4e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d50:	699b      	ldr	r3, [r3, #24]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d001      	beq.n	8004d5a <PCD_EP_ISR_Handler+0xc2>
 8004d56:	f000 fb8f 	bl	8005478 <PCD_EP_ISR_Handler+0x7e0>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	7b1b      	ldrb	r3, [r3, #12]
 8004d5e:	b2db      	uxtb	r3, r3
 8004d60:	2280      	movs	r2, #128	@ 0x80
 8004d62:	4252      	negs	r2, r2
 8004d64:	4313      	orrs	r3, r2
 8004d66:	b2da      	uxtb	r2, r3
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	0011      	movs	r1, r2
 8004d6e:	224c      	movs	r2, #76	@ 0x4c
 8004d70:	5299      	strh	r1, [r3, r2]
          hpcd->USB_Address = 0U;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	731a      	strb	r2, [r3, #12]
 8004d78:	f000 fb7e 	bl	8005478 <PCD_EP_ISR_Handler+0x7e0>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	3351      	adds	r3, #81	@ 0x51
 8004d80:	33ff      	adds	r3, #255	@ 0xff
 8004d82:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681a      	ldr	r2, [r3, #0]
 8004d88:	214c      	movs	r1, #76	@ 0x4c
 8004d8a:	187b      	adds	r3, r7, r1
 8004d8c:	8812      	ldrh	r2, [r2, #0]
 8004d8e:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004d90:	187b      	adds	r3, r7, r1
 8004d92:	881a      	ldrh	r2, [r3, #0]
 8004d94:	2380      	movs	r3, #128	@ 0x80
 8004d96:	011b      	lsls	r3, r3, #4
 8004d98:	4013      	ands	r3, r2
 8004d9a:	d037      	beq.n	8004e0c <PCD_EP_ISR_Handler+0x174>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	2250      	movs	r2, #80	@ 0x50
 8004da2:	5a9b      	ldrh	r3, [r3, r2]
 8004da4:	b29b      	uxth	r3, r3
 8004da6:	001a      	movs	r2, r3
 8004da8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004daa:	781b      	ldrb	r3, [r3, #0]
 8004dac:	00db      	lsls	r3, r3, #3
 8004dae:	18d2      	adds	r2, r2, r3
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	18d3      	adds	r3, r2, r3
 8004db6:	4a88      	ldr	r2, [pc, #544]	@ (8004fd8 <PCD_EP_ISR_Handler+0x340>)
 8004db8:	4694      	mov	ip, r2
 8004dba:	4463      	add	r3, ip
 8004dbc:	881b      	ldrh	r3, [r3, #0]
 8004dbe:	059b      	lsls	r3, r3, #22
 8004dc0:	0d9a      	lsrs	r2, r3, #22
 8004dc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004dc4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6818      	ldr	r0, [r3, #0]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	22a6      	movs	r2, #166	@ 0xa6
 8004dce:	0092      	lsls	r2, r2, #2
 8004dd0:	1899      	adds	r1, r3, r2
 8004dd2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004dd4:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004dd6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004dd8:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004dda:	b29b      	uxth	r3, r3
 8004ddc:	f006 fc69 	bl	800b6b2 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	881b      	ldrh	r3, [r3, #0]
 8004de6:	b29a      	uxth	r2, r3
 8004de8:	2010      	movs	r0, #16
 8004dea:	183b      	adds	r3, r7, r0
 8004dec:	497b      	ldr	r1, [pc, #492]	@ (8004fdc <PCD_EP_ISR_Handler+0x344>)
 8004dee:	400a      	ands	r2, r1
 8004df0:	801a      	strh	r2, [r3, #0]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	183a      	adds	r2, r7, r0
 8004df8:	8812      	ldrh	r2, [r2, #0]
 8004dfa:	2180      	movs	r1, #128	@ 0x80
 8004dfc:	430a      	orrs	r2, r1
 8004dfe:	b292      	uxth	r2, r2
 8004e00:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	0018      	movs	r0, r3
 8004e06:	f008 fbf9 	bl	800d5fc <HAL_PCD_SetupStageCallback>
 8004e0a:	e335      	b.n	8005478 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004e0c:	234c      	movs	r3, #76	@ 0x4c
 8004e0e:	18fb      	adds	r3, r7, r3
 8004e10:	2200      	movs	r2, #0
 8004e12:	5e9b      	ldrsh	r3, [r3, r2]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	db00      	blt.n	8004e1a <PCD_EP_ISR_Handler+0x182>
 8004e18:	e32e      	b.n	8005478 <PCD_EP_ISR_Handler+0x7e0>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	881b      	ldrh	r3, [r3, #0]
 8004e20:	b29a      	uxth	r2, r3
 8004e22:	201e      	movs	r0, #30
 8004e24:	183b      	adds	r3, r7, r0
 8004e26:	496d      	ldr	r1, [pc, #436]	@ (8004fdc <PCD_EP_ISR_Handler+0x344>)
 8004e28:	400a      	ands	r2, r1
 8004e2a:	801a      	strh	r2, [r3, #0]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	183a      	adds	r2, r7, r0
 8004e32:	8812      	ldrh	r2, [r2, #0]
 8004e34:	2180      	movs	r1, #128	@ 0x80
 8004e36:	430a      	orrs	r2, r1
 8004e38:	b292      	uxth	r2, r2
 8004e3a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	2250      	movs	r2, #80	@ 0x50
 8004e42:	5a9b      	ldrh	r3, [r3, r2]
 8004e44:	b29b      	uxth	r3, r3
 8004e46:	001a      	movs	r2, r3
 8004e48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e4a:	781b      	ldrb	r3, [r3, #0]
 8004e4c:	00db      	lsls	r3, r3, #3
 8004e4e:	18d2      	adds	r2, r2, r3
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	18d3      	adds	r3, r2, r3
 8004e56:	4a60      	ldr	r2, [pc, #384]	@ (8004fd8 <PCD_EP_ISR_Handler+0x340>)
 8004e58:	4694      	mov	ip, r2
 8004e5a:	4463      	add	r3, ip
 8004e5c:	881b      	ldrh	r3, [r3, #0]
 8004e5e:	059b      	lsls	r3, r3, #22
 8004e60:	0d9a      	lsrs	r2, r3, #22
 8004e62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e64:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004e66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e68:	69db      	ldr	r3, [r3, #28]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d01a      	beq.n	8004ea4 <PCD_EP_ISR_Handler+0x20c>
 8004e6e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e70:	695b      	ldr	r3, [r3, #20]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d016      	beq.n	8004ea4 <PCD_EP_ISR_Handler+0x20c>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6818      	ldr	r0, [r3, #0]
 8004e7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e7c:	6959      	ldr	r1, [r3, #20]
 8004e7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e80:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8004e82:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e84:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004e86:	b29b      	uxth	r3, r3
 8004e88:	f006 fc13 	bl	800b6b2 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8004e8c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e8e:	695a      	ldr	r2, [r3, #20]
 8004e90:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e92:	69db      	ldr	r3, [r3, #28]
 8004e94:	18d2      	adds	r2, r2, r3
 8004e96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004e98:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2100      	movs	r1, #0
 8004e9e:	0018      	movs	r0, r3
 8004ea0:	f008 fbc1 	bl	800d626 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681a      	ldr	r2, [r3, #0]
 8004ea8:	214c      	movs	r1, #76	@ 0x4c
 8004eaa:	187b      	adds	r3, r7, r1
 8004eac:	8812      	ldrh	r2, [r2, #0]
 8004eae:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8004eb0:	187b      	adds	r3, r7, r1
 8004eb2:	881a      	ldrh	r2, [r3, #0]
 8004eb4:	2380      	movs	r3, #128	@ 0x80
 8004eb6:	011b      	lsls	r3, r3, #4
 8004eb8:	4013      	ands	r3, r2
 8004eba:	d000      	beq.n	8004ebe <PCD_EP_ISR_Handler+0x226>
 8004ebc:	e2dc      	b.n	8005478 <PCD_EP_ISR_Handler+0x7e0>
 8004ebe:	187b      	adds	r3, r7, r1
 8004ec0:	881a      	ldrh	r2, [r3, #0]
 8004ec2:	23c0      	movs	r3, #192	@ 0xc0
 8004ec4:	019b      	lsls	r3, r3, #6
 8004ec6:	401a      	ands	r2, r3
 8004ec8:	23c0      	movs	r3, #192	@ 0xc0
 8004eca:	019b      	lsls	r3, r3, #6
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d100      	bne.n	8004ed2 <PCD_EP_ISR_Handler+0x23a>
 8004ed0:	e2d2      	b.n	8005478 <PCD_EP_ISR_Handler+0x7e0>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	61bb      	str	r3, [r7, #24]
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	2250      	movs	r2, #80	@ 0x50
 8004ede:	5a9b      	ldrh	r3, [r3, r2]
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	001a      	movs	r2, r3
 8004ee4:	69bb      	ldr	r3, [r7, #24]
 8004ee6:	189b      	adds	r3, r3, r2
 8004ee8:	61bb      	str	r3, [r7, #24]
 8004eea:	69bb      	ldr	r3, [r7, #24]
 8004eec:	4a3a      	ldr	r2, [pc, #232]	@ (8004fd8 <PCD_EP_ISR_Handler+0x340>)
 8004eee:	4694      	mov	ip, r2
 8004ef0:	4463      	add	r3, ip
 8004ef2:	617b      	str	r3, [r7, #20]
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	881b      	ldrh	r3, [r3, #0]
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	059b      	lsls	r3, r3, #22
 8004efc:	0d9b      	lsrs	r3, r3, #22
 8004efe:	b29a      	uxth	r2, r3
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	801a      	strh	r2, [r3, #0]
 8004f04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f06:	691b      	ldr	r3, [r3, #16]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d108      	bne.n	8004f1e <PCD_EP_ISR_Handler+0x286>
 8004f0c:	697b      	ldr	r3, [r7, #20]
 8004f0e:	881b      	ldrh	r3, [r3, #0]
 8004f10:	b29b      	uxth	r3, r3
 8004f12:	4a2f      	ldr	r2, [pc, #188]	@ (8004fd0 <PCD_EP_ISR_Handler+0x338>)
 8004f14:	4313      	orrs	r3, r2
 8004f16:	b29a      	uxth	r2, r3
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	801a      	strh	r2, [r3, #0]
 8004f1c:	e035      	b.n	8004f8a <PCD_EP_ISR_Handler+0x2f2>
 8004f1e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f20:	691b      	ldr	r3, [r3, #16]
 8004f22:	2b3e      	cmp	r3, #62	@ 0x3e
 8004f24:	d817      	bhi.n	8004f56 <PCD_EP_ISR_Handler+0x2be>
 8004f26:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f28:	691b      	ldr	r3, [r3, #16]
 8004f2a:	085b      	lsrs	r3, r3, #1
 8004f2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f2e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f30:	691b      	ldr	r3, [r3, #16]
 8004f32:	2201      	movs	r2, #1
 8004f34:	4013      	ands	r3, r2
 8004f36:	d002      	beq.n	8004f3e <PCD_EP_ISR_Handler+0x2a6>
 8004f38:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f3a:	3301      	adds	r3, #1
 8004f3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f3e:	697b      	ldr	r3, [r7, #20]
 8004f40:	881b      	ldrh	r3, [r3, #0]
 8004f42:	b29a      	uxth	r2, r3
 8004f44:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f46:	b29b      	uxth	r3, r3
 8004f48:	029b      	lsls	r3, r3, #10
 8004f4a:	b29b      	uxth	r3, r3
 8004f4c:	4313      	orrs	r3, r2
 8004f4e:	b29a      	uxth	r2, r3
 8004f50:	697b      	ldr	r3, [r7, #20]
 8004f52:	801a      	strh	r2, [r3, #0]
 8004f54:	e019      	b.n	8004f8a <PCD_EP_ISR_Handler+0x2f2>
 8004f56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f58:	691b      	ldr	r3, [r3, #16]
 8004f5a:	095b      	lsrs	r3, r3, #5
 8004f5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f5e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	221f      	movs	r2, #31
 8004f64:	4013      	ands	r3, r2
 8004f66:	d102      	bne.n	8004f6e <PCD_EP_ISR_Handler+0x2d6>
 8004f68:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f6a:	3b01      	subs	r3, #1
 8004f6c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	881b      	ldrh	r3, [r3, #0]
 8004f72:	b29a      	uxth	r2, r3
 8004f74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f76:	b29b      	uxth	r3, r3
 8004f78:	029b      	lsls	r3, r3, #10
 8004f7a:	b29b      	uxth	r3, r3
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	4a13      	ldr	r2, [pc, #76]	@ (8004fd0 <PCD_EP_ISR_Handler+0x338>)
 8004f82:	4313      	orrs	r3, r2
 8004f84:	b29a      	uxth	r2, r3
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	881b      	ldrh	r3, [r3, #0]
 8004f90:	b29a      	uxth	r2, r3
 8004f92:	2012      	movs	r0, #18
 8004f94:	183b      	adds	r3, r7, r0
 8004f96:	4912      	ldr	r1, [pc, #72]	@ (8004fe0 <PCD_EP_ISR_Handler+0x348>)
 8004f98:	400a      	ands	r2, r1
 8004f9a:	801a      	strh	r2, [r3, #0]
 8004f9c:	183b      	adds	r3, r7, r0
 8004f9e:	183a      	adds	r2, r7, r0
 8004fa0:	8812      	ldrh	r2, [r2, #0]
 8004fa2:	2180      	movs	r1, #128	@ 0x80
 8004fa4:	0149      	lsls	r1, r1, #5
 8004fa6:	404a      	eors	r2, r1
 8004fa8:	801a      	strh	r2, [r3, #0]
 8004faa:	183b      	adds	r3, r7, r0
 8004fac:	183a      	adds	r2, r7, r0
 8004fae:	8812      	ldrh	r2, [r2, #0]
 8004fb0:	2180      	movs	r1, #128	@ 0x80
 8004fb2:	0189      	lsls	r1, r1, #6
 8004fb4:	404a      	eors	r2, r1
 8004fb6:	801a      	strh	r2, [r3, #0]
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	183a      	adds	r2, r7, r0
 8004fbe:	8812      	ldrh	r2, [r2, #0]
 8004fc0:	4908      	ldr	r1, [pc, #32]	@ (8004fe4 <PCD_EP_ISR_Handler+0x34c>)
 8004fc2:	430a      	orrs	r2, r1
 8004fc4:	b292      	uxth	r2, r2
 8004fc6:	801a      	strh	r2, [r3, #0]
 8004fc8:	e256      	b.n	8005478 <PCD_EP_ISR_Handler+0x7e0>
 8004fca:	46c0      	nop			@ (mov r8, r8)
 8004fcc:	ffff8f0f 	.word	0xffff8f0f
 8004fd0:	ffff8000 	.word	0xffff8000
 8004fd4:	00000402 	.word	0x00000402
 8004fd8:	00000406 	.word	0x00000406
 8004fdc:	00000f8f 	.word	0x00000f8f
 8004fe0:	ffffbf8f 	.word	0xffffbf8f
 8004fe4:	ffff8080 	.word	0xffff8080
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	001a      	movs	r2, r3
 8004fee:	204f      	movs	r0, #79	@ 0x4f
 8004ff0:	183b      	adds	r3, r7, r0
 8004ff2:	781b      	ldrb	r3, [r3, #0]
 8004ff4:	009b      	lsls	r3, r3, #2
 8004ff6:	18d2      	adds	r2, r2, r3
 8004ff8:	214c      	movs	r1, #76	@ 0x4c
 8004ffa:	187b      	adds	r3, r7, r1
 8004ffc:	8812      	ldrh	r2, [r2, #0]
 8004ffe:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8005000:	187b      	adds	r3, r7, r1
 8005002:	2200      	movs	r2, #0
 8005004:	5e9b      	ldrsh	r3, [r3, r2]
 8005006:	2b00      	cmp	r3, #0
 8005008:	db00      	blt.n	800500c <PCD_EP_ISR_Handler+0x374>
 800500a:	e0fa      	b.n	8005202 <PCD_EP_ISR_Handler+0x56a>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	001a      	movs	r2, r3
 8005012:	183b      	adds	r3, r7, r0
 8005014:	781b      	ldrb	r3, [r3, #0]
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	18d3      	adds	r3, r2, r3
 800501a:	881b      	ldrh	r3, [r3, #0]
 800501c:	b29a      	uxth	r2, r3
 800501e:	244a      	movs	r4, #74	@ 0x4a
 8005020:	193b      	adds	r3, r7, r4
 8005022:	49d1      	ldr	r1, [pc, #836]	@ (8005368 <PCD_EP_ISR_Handler+0x6d0>)
 8005024:	400a      	ands	r2, r1
 8005026:	801a      	strh	r2, [r3, #0]
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	001a      	movs	r2, r3
 800502e:	183b      	adds	r3, r7, r0
 8005030:	781b      	ldrb	r3, [r3, #0]
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	18d3      	adds	r3, r2, r3
 8005036:	193a      	adds	r2, r7, r4
 8005038:	8812      	ldrh	r2, [r2, #0]
 800503a:	2180      	movs	r1, #128	@ 0x80
 800503c:	430a      	orrs	r2, r1
 800503e:	b292      	uxth	r2, r2
 8005040:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8005042:	183b      	adds	r3, r7, r0
 8005044:	781a      	ldrb	r2, [r3, #0]
 8005046:	0013      	movs	r3, r2
 8005048:	009b      	lsls	r3, r3, #2
 800504a:	189b      	adds	r3, r3, r2
 800504c:	00db      	lsls	r3, r3, #3
 800504e:	3351      	adds	r3, #81	@ 0x51
 8005050:	33ff      	adds	r3, #255	@ 0xff
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	18d3      	adds	r3, r2, r3
 8005056:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8005058:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800505a:	7b1b      	ldrb	r3, [r3, #12]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d125      	bne.n	80050ac <PCD_EP_ISR_Handler+0x414>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	2250      	movs	r2, #80	@ 0x50
 8005066:	5a9b      	ldrh	r3, [r3, r2]
 8005068:	b29b      	uxth	r3, r3
 800506a:	001a      	movs	r2, r3
 800506c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800506e:	781b      	ldrb	r3, [r3, #0]
 8005070:	00db      	lsls	r3, r3, #3
 8005072:	18d2      	adds	r2, r2, r3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	18d3      	adds	r3, r2, r3
 800507a:	4abc      	ldr	r2, [pc, #752]	@ (800536c <PCD_EP_ISR_Handler+0x6d4>)
 800507c:	4694      	mov	ip, r2
 800507e:	4463      	add	r3, ip
 8005080:	881a      	ldrh	r2, [r3, #0]
 8005082:	2450      	movs	r4, #80	@ 0x50
 8005084:	193b      	adds	r3, r7, r4
 8005086:	0592      	lsls	r2, r2, #22
 8005088:	0d92      	lsrs	r2, r2, #22
 800508a:	801a      	strh	r2, [r3, #0]

          if (count != 0U)
 800508c:	193b      	adds	r3, r7, r4
 800508e:	881b      	ldrh	r3, [r3, #0]
 8005090:	2b00      	cmp	r3, #0
 8005092:	d100      	bne.n	8005096 <PCD_EP_ISR_Handler+0x3fe>
 8005094:	e08d      	b.n	80051b2 <PCD_EP_ISR_Handler+0x51a>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6818      	ldr	r0, [r3, #0]
 800509a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800509c:	6959      	ldr	r1, [r3, #20]
 800509e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050a0:	88da      	ldrh	r2, [r3, #6]
 80050a2:	193b      	adds	r3, r7, r4
 80050a4:	881b      	ldrh	r3, [r3, #0]
 80050a6:	f006 fb04 	bl	800b6b2 <USB_ReadPMA>
 80050aa:	e082      	b.n	80051b2 <PCD_EP_ISR_Handler+0x51a>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 80050ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050ae:	78db      	ldrb	r3, [r3, #3]
 80050b0:	2b02      	cmp	r3, #2
 80050b2:	d10c      	bne.n	80050ce <PCD_EP_ISR_Handler+0x436>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 80050b4:	2350      	movs	r3, #80	@ 0x50
 80050b6:	18fc      	adds	r4, r7, r3
 80050b8:	234c      	movs	r3, #76	@ 0x4c
 80050ba:	18fb      	adds	r3, r7, r3
 80050bc:	881a      	ldrh	r2, [r3, #0]
 80050be:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	0018      	movs	r0, r3
 80050c4:	f000 f9ec 	bl	80054a0 <HAL_PCD_EP_DB_Receive>
 80050c8:	0003      	movs	r3, r0
 80050ca:	8023      	strh	r3, [r4, #0]
 80050cc:	e071      	b.n	80051b2 <PCD_EP_ISR_Handler+0x51a>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	001a      	movs	r2, r3
 80050d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050d6:	781b      	ldrb	r3, [r3, #0]
 80050d8:	009b      	lsls	r3, r3, #2
 80050da:	18d3      	adds	r3, r2, r3
 80050dc:	881b      	ldrh	r3, [r3, #0]
 80050de:	b29a      	uxth	r2, r3
 80050e0:	2052      	movs	r0, #82	@ 0x52
 80050e2:	183b      	adds	r3, r7, r0
 80050e4:	49a2      	ldr	r1, [pc, #648]	@ (8005370 <PCD_EP_ISR_Handler+0x6d8>)
 80050e6:	400a      	ands	r2, r1
 80050e8:	801a      	strh	r2, [r3, #0]
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	001a      	movs	r2, r3
 80050f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80050f2:	781b      	ldrb	r3, [r3, #0]
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	18d3      	adds	r3, r2, r3
 80050f8:	183a      	adds	r2, r7, r0
 80050fa:	8812      	ldrh	r2, [r2, #0]
 80050fc:	499d      	ldr	r1, [pc, #628]	@ (8005374 <PCD_EP_ISR_Handler+0x6dc>)
 80050fe:	430a      	orrs	r2, r1
 8005100:	b292      	uxth	r2, r2
 8005102:	801a      	strh	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	001a      	movs	r2, r3
 800510a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800510c:	781b      	ldrb	r3, [r3, #0]
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	18d3      	adds	r3, r2, r3
 8005112:	881b      	ldrh	r3, [r3, #0]
 8005114:	b29b      	uxth	r3, r3
 8005116:	001a      	movs	r2, r3
 8005118:	2380      	movs	r3, #128	@ 0x80
 800511a:	01db      	lsls	r3, r3, #7
 800511c:	4013      	ands	r3, r2
 800511e:	d024      	beq.n	800516a <PCD_EP_ISR_Handler+0x4d2>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	2250      	movs	r2, #80	@ 0x50
 8005126:	5a9b      	ldrh	r3, [r3, r2]
 8005128:	b29b      	uxth	r3, r3
 800512a:	001a      	movs	r2, r3
 800512c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800512e:	781b      	ldrb	r3, [r3, #0]
 8005130:	00db      	lsls	r3, r3, #3
 8005132:	18d2      	adds	r2, r2, r3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	18d3      	adds	r3, r2, r3
 800513a:	4a8f      	ldr	r2, [pc, #572]	@ (8005378 <PCD_EP_ISR_Handler+0x6e0>)
 800513c:	4694      	mov	ip, r2
 800513e:	4463      	add	r3, ip
 8005140:	881a      	ldrh	r2, [r3, #0]
 8005142:	2450      	movs	r4, #80	@ 0x50
 8005144:	193b      	adds	r3, r7, r4
 8005146:	0592      	lsls	r2, r2, #22
 8005148:	0d92      	lsrs	r2, r2, #22
 800514a:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 800514c:	193b      	adds	r3, r7, r4
 800514e:	881b      	ldrh	r3, [r3, #0]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d02e      	beq.n	80051b2 <PCD_EP_ISR_Handler+0x51a>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6818      	ldr	r0, [r3, #0]
 8005158:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800515a:	6959      	ldr	r1, [r3, #20]
 800515c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800515e:	891a      	ldrh	r2, [r3, #8]
 8005160:	193b      	adds	r3, r7, r4
 8005162:	881b      	ldrh	r3, [r3, #0]
 8005164:	f006 faa5 	bl	800b6b2 <USB_ReadPMA>
 8005168:	e023      	b.n	80051b2 <PCD_EP_ISR_Handler+0x51a>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	2250      	movs	r2, #80	@ 0x50
 8005170:	5a9b      	ldrh	r3, [r3, r2]
 8005172:	b29b      	uxth	r3, r3
 8005174:	001a      	movs	r2, r3
 8005176:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005178:	781b      	ldrb	r3, [r3, #0]
 800517a:	00db      	lsls	r3, r3, #3
 800517c:	18d2      	adds	r2, r2, r3
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	18d3      	adds	r3, r2, r3
 8005184:	4a79      	ldr	r2, [pc, #484]	@ (800536c <PCD_EP_ISR_Handler+0x6d4>)
 8005186:	4694      	mov	ip, r2
 8005188:	4463      	add	r3, ip
 800518a:	881a      	ldrh	r2, [r3, #0]
 800518c:	2450      	movs	r4, #80	@ 0x50
 800518e:	193b      	adds	r3, r7, r4
 8005190:	0592      	lsls	r2, r2, #22
 8005192:	0d92      	lsrs	r2, r2, #22
 8005194:	801a      	strh	r2, [r3, #0]

              if (count != 0U)
 8005196:	193b      	adds	r3, r7, r4
 8005198:	881b      	ldrh	r3, [r3, #0]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d009      	beq.n	80051b2 <PCD_EP_ISR_Handler+0x51a>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	6818      	ldr	r0, [r3, #0]
 80051a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051a4:	6959      	ldr	r1, [r3, #20]
 80051a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051a8:	895a      	ldrh	r2, [r3, #10]
 80051aa:	193b      	adds	r3, r7, r4
 80051ac:	881b      	ldrh	r3, [r3, #0]
 80051ae:	f006 fa80 	bl	800b6b2 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80051b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051b4:	69da      	ldr	r2, [r3, #28]
 80051b6:	2150      	movs	r1, #80	@ 0x50
 80051b8:	187b      	adds	r3, r7, r1
 80051ba:	881b      	ldrh	r3, [r3, #0]
 80051bc:	18d2      	adds	r2, r2, r3
 80051be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051c0:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 80051c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051c4:	695a      	ldr	r2, [r3, #20]
 80051c6:	187b      	adds	r3, r7, r1
 80051c8:	881b      	ldrh	r3, [r3, #0]
 80051ca:	18d2      	adds	r2, r2, r3
 80051cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051ce:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 80051d0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051d2:	699b      	ldr	r3, [r3, #24]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d005      	beq.n	80051e4 <PCD_EP_ISR_Handler+0x54c>
 80051d8:	187b      	adds	r3, r7, r1
 80051da:	881a      	ldrh	r2, [r3, #0]
 80051dc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051de:	691b      	ldr	r3, [r3, #16]
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d207      	bcs.n	80051f4 <PCD_EP_ISR_Handler+0x55c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80051e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80051e6:	781a      	ldrb	r2, [r3, #0]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	0011      	movs	r1, r2
 80051ec:	0018      	movs	r0, r3
 80051ee:	f008 fa1a 	bl	800d626 <HAL_PCD_DataOutStageCallback>
 80051f2:	e006      	b.n	8005202 <PCD_EP_ISR_Handler+0x56a>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80051fa:	0011      	movs	r1, r2
 80051fc:	0018      	movs	r0, r3
 80051fe:	f004 ffa5 	bl	800a14c <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8005202:	244c      	movs	r4, #76	@ 0x4c
 8005204:	193b      	adds	r3, r7, r4
 8005206:	881b      	ldrh	r3, [r3, #0]
 8005208:	2280      	movs	r2, #128	@ 0x80
 800520a:	4013      	ands	r3, r2
 800520c:	d100      	bne.n	8005210 <PCD_EP_ISR_Handler+0x578>
 800520e:	e133      	b.n	8005478 <PCD_EP_ISR_Handler+0x7e0>
      {
        ep = &hpcd->IN_ep[epindex];
 8005210:	204f      	movs	r0, #79	@ 0x4f
 8005212:	183b      	adds	r3, r7, r0
 8005214:	781a      	ldrb	r2, [r3, #0]
 8005216:	0013      	movs	r3, r2
 8005218:	009b      	lsls	r3, r3, #2
 800521a:	189b      	adds	r3, r3, r2
 800521c:	00db      	lsls	r3, r3, #3
 800521e:	3310      	adds	r3, #16
 8005220:	687a      	ldr	r2, [r7, #4]
 8005222:	18d3      	adds	r3, r2, r3
 8005224:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	001a      	movs	r2, r3
 800522c:	183b      	adds	r3, r7, r0
 800522e:	781b      	ldrb	r3, [r3, #0]
 8005230:	009b      	lsls	r3, r3, #2
 8005232:	18d3      	adds	r3, r2, r3
 8005234:	881b      	ldrh	r3, [r3, #0]
 8005236:	b29a      	uxth	r2, r3
 8005238:	2542      	movs	r5, #66	@ 0x42
 800523a:	197b      	adds	r3, r7, r5
 800523c:	494f      	ldr	r1, [pc, #316]	@ (800537c <PCD_EP_ISR_Handler+0x6e4>)
 800523e:	400a      	ands	r2, r1
 8005240:	801a      	strh	r2, [r3, #0]
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	001a      	movs	r2, r3
 8005248:	183b      	adds	r3, r7, r0
 800524a:	781b      	ldrb	r3, [r3, #0]
 800524c:	009b      	lsls	r3, r3, #2
 800524e:	18d3      	adds	r3, r2, r3
 8005250:	197a      	adds	r2, r7, r5
 8005252:	8812      	ldrh	r2, [r2, #0]
 8005254:	494a      	ldr	r1, [pc, #296]	@ (8005380 <PCD_EP_ISR_Handler+0x6e8>)
 8005256:	430a      	orrs	r2, r1
 8005258:	b292      	uxth	r2, r2
 800525a:	801a      	strh	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 800525c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800525e:	78db      	ldrb	r3, [r3, #3]
 8005260:	2b01      	cmp	r3, #1
 8005262:	d000      	beq.n	8005266 <PCD_EP_ISR_Handler+0x5ce>
 8005264:	e0af      	b.n	80053c6 <PCD_EP_ISR_Handler+0x72e>
        {
          ep->xfer_len = 0U;
 8005266:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005268:	2200      	movs	r2, #0
 800526a:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 800526c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800526e:	7b1b      	ldrb	r3, [r3, #12]
 8005270:	2b00      	cmp	r3, #0
 8005272:	d100      	bne.n	8005276 <PCD_EP_ISR_Handler+0x5de>
 8005274:	e09f      	b.n	80053b6 <PCD_EP_ISR_Handler+0x71e>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005276:	193b      	adds	r3, r7, r4
 8005278:	881b      	ldrh	r3, [r3, #0]
 800527a:	2240      	movs	r2, #64	@ 0x40
 800527c:	4013      	ands	r3, r2
 800527e:	d046      	beq.n	800530e <PCD_EP_ISR_Handler+0x676>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005280:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005282:	785b      	ldrb	r3, [r3, #1]
 8005284:	2b00      	cmp	r3, #0
 8005286:	d125      	bne.n	80052d4 <PCD_EP_ISR_Handler+0x63c>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	627b      	str	r3, [r7, #36]	@ 0x24
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	2250      	movs	r2, #80	@ 0x50
 8005294:	5a9b      	ldrh	r3, [r3, r2]
 8005296:	b29b      	uxth	r3, r3
 8005298:	001a      	movs	r2, r3
 800529a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529c:	189b      	adds	r3, r3, r2
 800529e:	627b      	str	r3, [r7, #36]	@ 0x24
 80052a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052a2:	781b      	ldrb	r3, [r3, #0]
 80052a4:	00da      	lsls	r2, r3, #3
 80052a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a8:	18d3      	adds	r3, r2, r3
 80052aa:	4a33      	ldr	r2, [pc, #204]	@ (8005378 <PCD_EP_ISR_Handler+0x6e0>)
 80052ac:	4694      	mov	ip, r2
 80052ae:	4463      	add	r3, ip
 80052b0:	623b      	str	r3, [r7, #32]
 80052b2:	6a3b      	ldr	r3, [r7, #32]
 80052b4:	881b      	ldrh	r3, [r3, #0]
 80052b6:	b29b      	uxth	r3, r3
 80052b8:	059b      	lsls	r3, r3, #22
 80052ba:	0d9b      	lsrs	r3, r3, #22
 80052bc:	b29a      	uxth	r2, r3
 80052be:	6a3b      	ldr	r3, [r7, #32]
 80052c0:	801a      	strh	r2, [r3, #0]
 80052c2:	6a3b      	ldr	r3, [r7, #32]
 80052c4:	881b      	ldrh	r3, [r3, #0]
 80052c6:	b29b      	uxth	r3, r3
 80052c8:	4a2d      	ldr	r2, [pc, #180]	@ (8005380 <PCD_EP_ISR_Handler+0x6e8>)
 80052ca:	4313      	orrs	r3, r2
 80052cc:	b29a      	uxth	r2, r3
 80052ce:	6a3b      	ldr	r3, [r7, #32]
 80052d0:	801a      	strh	r2, [r3, #0]
 80052d2:	e070      	b.n	80053b6 <PCD_EP_ISR_Handler+0x71e>
 80052d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052d6:	785b      	ldrb	r3, [r3, #1]
 80052d8:	2b01      	cmp	r3, #1
 80052da:	d16c      	bne.n	80053b6 <PCD_EP_ISR_Handler+0x71e>
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	2250      	movs	r2, #80	@ 0x50
 80052e8:	5a9b      	ldrh	r3, [r3, r2]
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	001a      	movs	r2, r3
 80052ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052f0:	189b      	adds	r3, r3, r2
 80052f2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80052f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80052f6:	781b      	ldrb	r3, [r3, #0]
 80052f8:	00da      	lsls	r2, r3, #3
 80052fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052fc:	18d3      	adds	r3, r2, r3
 80052fe:	4a1e      	ldr	r2, [pc, #120]	@ (8005378 <PCD_EP_ISR_Handler+0x6e0>)
 8005300:	4694      	mov	ip, r2
 8005302:	4463      	add	r3, ip
 8005304:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005308:	2200      	movs	r2, #0
 800530a:	801a      	strh	r2, [r3, #0]
 800530c:	e053      	b.n	80053b6 <PCD_EP_ISR_Handler+0x71e>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005314:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005316:	785b      	ldrb	r3, [r3, #1]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d133      	bne.n	8005384 <PCD_EP_ISR_Handler+0x6ec>
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	637b      	str	r3, [r7, #52]	@ 0x34
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	2250      	movs	r2, #80	@ 0x50
 8005328:	5a9b      	ldrh	r3, [r3, r2]
 800532a:	b29b      	uxth	r3, r3
 800532c:	001a      	movs	r2, r3
 800532e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005330:	189b      	adds	r3, r3, r2
 8005332:	637b      	str	r3, [r7, #52]	@ 0x34
 8005334:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005336:	781b      	ldrb	r3, [r3, #0]
 8005338:	00da      	lsls	r2, r3, #3
 800533a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800533c:	18d3      	adds	r3, r2, r3
 800533e:	4a0b      	ldr	r2, [pc, #44]	@ (800536c <PCD_EP_ISR_Handler+0x6d4>)
 8005340:	4694      	mov	ip, r2
 8005342:	4463      	add	r3, ip
 8005344:	633b      	str	r3, [r7, #48]	@ 0x30
 8005346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005348:	881b      	ldrh	r3, [r3, #0]
 800534a:	b29b      	uxth	r3, r3
 800534c:	059b      	lsls	r3, r3, #22
 800534e:	0d9b      	lsrs	r3, r3, #22
 8005350:	b29a      	uxth	r2, r3
 8005352:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005354:	801a      	strh	r2, [r3, #0]
 8005356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005358:	881b      	ldrh	r3, [r3, #0]
 800535a:	b29b      	uxth	r3, r3
 800535c:	4a08      	ldr	r2, [pc, #32]	@ (8005380 <PCD_EP_ISR_Handler+0x6e8>)
 800535e:	4313      	orrs	r3, r2
 8005360:	b29a      	uxth	r2, r3
 8005362:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005364:	801a      	strh	r2, [r3, #0]
 8005366:	e026      	b.n	80053b6 <PCD_EP_ISR_Handler+0x71e>
 8005368:	00000f8f 	.word	0x00000f8f
 800536c:	00000406 	.word	0x00000406
 8005370:	ffff8f8f 	.word	0xffff8f8f
 8005374:	ffff80c0 	.word	0xffff80c0
 8005378:	00000402 	.word	0x00000402
 800537c:	ffff8f0f 	.word	0xffff8f0f
 8005380:	ffff8000 	.word	0xffff8000
 8005384:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005386:	785b      	ldrb	r3, [r3, #1]
 8005388:	2b01      	cmp	r3, #1
 800538a:	d114      	bne.n	80053b6 <PCD_EP_ISR_Handler+0x71e>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	2250      	movs	r2, #80	@ 0x50
 8005392:	5a9b      	ldrh	r3, [r3, r2]
 8005394:	b29b      	uxth	r3, r3
 8005396:	001a      	movs	r2, r3
 8005398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800539a:	189b      	adds	r3, r3, r2
 800539c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800539e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053a0:	781b      	ldrb	r3, [r3, #0]
 80053a2:	00da      	lsls	r2, r3, #3
 80053a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80053a6:	18d3      	adds	r3, r2, r3
 80053a8:	4a3b      	ldr	r2, [pc, #236]	@ (8005498 <PCD_EP_ISR_Handler+0x800>)
 80053aa:	4694      	mov	ip, r2
 80053ac:	4463      	add	r3, ip
 80053ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 80053b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053b2:	2200      	movs	r2, #0
 80053b4:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80053b6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053b8:	781a      	ldrb	r2, [r3, #0]
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	0011      	movs	r1, r2
 80053be:	0018      	movs	r0, r3
 80053c0:	f008 f952 	bl	800d668 <HAL_PCD_DataInStageCallback>
 80053c4:	e058      	b.n	8005478 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80053c6:	234c      	movs	r3, #76	@ 0x4c
 80053c8:	18fb      	adds	r3, r7, r3
 80053ca:	881a      	ldrh	r2, [r3, #0]
 80053cc:	2380      	movs	r3, #128	@ 0x80
 80053ce:	005b      	lsls	r3, r3, #1
 80053d0:	4013      	ands	r3, r2
 80053d2:	d149      	bne.n	8005468 <PCD_EP_ISR_Handler+0x7d0>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	2250      	movs	r2, #80	@ 0x50
 80053da:	5a9b      	ldrh	r3, [r3, r2]
 80053dc:	b29b      	uxth	r3, r3
 80053de:	001a      	movs	r2, r3
 80053e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053e2:	781b      	ldrb	r3, [r3, #0]
 80053e4:	00db      	lsls	r3, r3, #3
 80053e6:	18d2      	adds	r2, r2, r3
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	18d3      	adds	r3, r2, r3
 80053ee:	4a2b      	ldr	r2, [pc, #172]	@ (800549c <PCD_EP_ISR_Handler+0x804>)
 80053f0:	4694      	mov	ip, r2
 80053f2:	4463      	add	r3, ip
 80053f4:	881a      	ldrh	r2, [r3, #0]
 80053f6:	2140      	movs	r1, #64	@ 0x40
 80053f8:	187b      	adds	r3, r7, r1
 80053fa:	0592      	lsls	r2, r2, #22
 80053fc:	0d92      	lsrs	r2, r2, #22
 80053fe:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 8005400:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005402:	699a      	ldr	r2, [r3, #24]
 8005404:	187b      	adds	r3, r7, r1
 8005406:	881b      	ldrh	r3, [r3, #0]
 8005408:	429a      	cmp	r2, r3
 800540a:	d907      	bls.n	800541c <PCD_EP_ISR_Handler+0x784>
            {
              ep->xfer_len -= TxPctSize;
 800540c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800540e:	699a      	ldr	r2, [r3, #24]
 8005410:	187b      	adds	r3, r7, r1
 8005412:	881b      	ldrh	r3, [r3, #0]
 8005414:	1ad2      	subs	r2, r2, r3
 8005416:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005418:	619a      	str	r2, [r3, #24]
 800541a:	e002      	b.n	8005422 <PCD_EP_ISR_Handler+0x78a>
            }
            else
            {
              ep->xfer_len = 0U;
 800541c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800541e:	2200      	movs	r2, #0
 8005420:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8005422:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005424:	699b      	ldr	r3, [r3, #24]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d107      	bne.n	800543a <PCD_EP_ISR_Handler+0x7a2>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800542a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800542c:	781a      	ldrb	r2, [r3, #0]
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	0011      	movs	r1, r2
 8005432:	0018      	movs	r0, r3
 8005434:	f008 f918 	bl	800d668 <HAL_PCD_DataInStageCallback>
 8005438:	e01e      	b.n	8005478 <PCD_EP_ISR_Handler+0x7e0>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800543a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800543c:	695a      	ldr	r2, [r3, #20]
 800543e:	2140      	movs	r1, #64	@ 0x40
 8005440:	187b      	adds	r3, r7, r1
 8005442:	881b      	ldrh	r3, [r3, #0]
 8005444:	18d2      	adds	r2, r2, r3
 8005446:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005448:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 800544a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800544c:	69da      	ldr	r2, [r3, #28]
 800544e:	187b      	adds	r3, r7, r1
 8005450:	881b      	ldrh	r3, [r3, #0]
 8005452:	18d2      	adds	r2, r2, r3
 8005454:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005456:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800545e:	0011      	movs	r1, r2
 8005460:	0018      	movs	r0, r3
 8005462:	f004 fe73 	bl	800a14c <USB_EPStartXfer>
 8005466:	e007      	b.n	8005478 <PCD_EP_ISR_Handler+0x7e0>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8005468:	234c      	movs	r3, #76	@ 0x4c
 800546a:	18fb      	adds	r3, r7, r3
 800546c:	881a      	ldrh	r2, [r3, #0]
 800546e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	0018      	movs	r0, r3
 8005474:	f000 f930 	bl	80056d8 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	2244      	movs	r2, #68	@ 0x44
 800547e:	5a9b      	ldrh	r3, [r3, r2]
 8005480:	b29b      	uxth	r3, r3
 8005482:	b21b      	sxth	r3, r3
 8005484:	2b00      	cmp	r3, #0
 8005486:	da01      	bge.n	800548c <PCD_EP_ISR_Handler+0x7f4>
 8005488:	f7ff fc0c 	bl	8004ca4 <PCD_EP_ISR_Handler+0xc>
        }
      }
    }
  }

  return HAL_OK;
 800548c:	2300      	movs	r3, #0
}
 800548e:	0018      	movs	r0, r3
 8005490:	46bd      	mov	sp, r7
 8005492:	b016      	add	sp, #88	@ 0x58
 8005494:	bdb0      	pop	{r4, r5, r7, pc}
 8005496:	46c0      	nop			@ (mov r8, r8)
 8005498:	00000406 	.word	0x00000406
 800549c:	00000402 	.word	0x00000402

080054a0 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80054a0:	b590      	push	{r4, r7, lr}
 80054a2:	b089      	sub	sp, #36	@ 0x24
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	60f8      	str	r0, [r7, #12]
 80054a8:	60b9      	str	r1, [r7, #8]
 80054aa:	1dbb      	adds	r3, r7, #6
 80054ac:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80054ae:	1dbb      	adds	r3, r7, #6
 80054b0:	881a      	ldrh	r2, [r3, #0]
 80054b2:	2380      	movs	r3, #128	@ 0x80
 80054b4:	01db      	lsls	r3, r3, #7
 80054b6:	4013      	ands	r3, r2
 80054b8:	d100      	bne.n	80054bc <HAL_PCD_EP_DB_Receive+0x1c>
 80054ba:	e07d      	b.n	80055b8 <HAL_PCD_EP_DB_Receive+0x118>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	2250      	movs	r2, #80	@ 0x50
 80054c2:	5a9b      	ldrh	r3, [r3, r2]
 80054c4:	b29b      	uxth	r3, r3
 80054c6:	001a      	movs	r2, r3
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	781b      	ldrb	r3, [r3, #0]
 80054cc:	00db      	lsls	r3, r3, #3
 80054ce:	18d2      	adds	r2, r2, r3
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	18d3      	adds	r3, r2, r3
 80054d6:	4a7a      	ldr	r2, [pc, #488]	@ (80056c0 <HAL_PCD_EP_DB_Receive+0x220>)
 80054d8:	4694      	mov	ip, r2
 80054da:	4463      	add	r3, ip
 80054dc:	881a      	ldrh	r2, [r3, #0]
 80054de:	211a      	movs	r1, #26
 80054e0:	187b      	adds	r3, r7, r1
 80054e2:	0592      	lsls	r2, r2, #22
 80054e4:	0d92      	lsrs	r2, r2, #22
 80054e6:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	699a      	ldr	r2, [r3, #24]
 80054ec:	187b      	adds	r3, r7, r1
 80054ee:	881b      	ldrh	r3, [r3, #0]
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d307      	bcc.n	8005504 <HAL_PCD_EP_DB_Receive+0x64>
    {
      ep->xfer_len -= count;
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	699a      	ldr	r2, [r3, #24]
 80054f8:	187b      	adds	r3, r7, r1
 80054fa:	881b      	ldrh	r3, [r3, #0]
 80054fc:	1ad2      	subs	r2, r2, r3
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	619a      	str	r2, [r3, #24]
 8005502:	e002      	b.n	800550a <HAL_PCD_EP_DB_Receive+0x6a>
    }
    else
    {
      ep->xfer_len = 0U;
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	2200      	movs	r2, #0
 8005508:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800550a:	68bb      	ldr	r3, [r7, #8]
 800550c:	699b      	ldr	r3, [r3, #24]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d121      	bne.n	8005556 <HAL_PCD_EP_DB_Receive+0xb6>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	001a      	movs	r2, r3
 8005518:	68bb      	ldr	r3, [r7, #8]
 800551a:	781b      	ldrb	r3, [r3, #0]
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	18d3      	adds	r3, r2, r3
 8005520:	881b      	ldrh	r3, [r3, #0]
 8005522:	b29a      	uxth	r2, r3
 8005524:	2018      	movs	r0, #24
 8005526:	183b      	adds	r3, r7, r0
 8005528:	4966      	ldr	r1, [pc, #408]	@ (80056c4 <HAL_PCD_EP_DB_Receive+0x224>)
 800552a:	400a      	ands	r2, r1
 800552c:	801a      	strh	r2, [r3, #0]
 800552e:	183b      	adds	r3, r7, r0
 8005530:	183a      	adds	r2, r7, r0
 8005532:	8812      	ldrh	r2, [r2, #0]
 8005534:	2180      	movs	r1, #128	@ 0x80
 8005536:	0189      	lsls	r1, r1, #6
 8005538:	404a      	eors	r2, r1
 800553a:	801a      	strh	r2, [r3, #0]
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	001a      	movs	r2, r3
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	781b      	ldrb	r3, [r3, #0]
 8005546:	009b      	lsls	r3, r3, #2
 8005548:	18d3      	adds	r3, r2, r3
 800554a:	183a      	adds	r2, r7, r0
 800554c:	8812      	ldrh	r2, [r2, #0]
 800554e:	495e      	ldr	r1, [pc, #376]	@ (80056c8 <HAL_PCD_EP_DB_Receive+0x228>)
 8005550:	430a      	orrs	r2, r1
 8005552:	b292      	uxth	r2, r2
 8005554:	801a      	strh	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8005556:	1dbb      	adds	r3, r7, #6
 8005558:	881b      	ldrh	r3, [r3, #0]
 800555a:	2240      	movs	r2, #64	@ 0x40
 800555c:	4013      	ands	r3, r2
 800555e:	d01a      	beq.n	8005596 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	001a      	movs	r2, r3
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	781b      	ldrb	r3, [r3, #0]
 800556a:	009b      	lsls	r3, r3, #2
 800556c:	18d3      	adds	r3, r2, r3
 800556e:	881b      	ldrh	r3, [r3, #0]
 8005570:	b29a      	uxth	r2, r3
 8005572:	2016      	movs	r0, #22
 8005574:	183b      	adds	r3, r7, r0
 8005576:	4955      	ldr	r1, [pc, #340]	@ (80056cc <HAL_PCD_EP_DB_Receive+0x22c>)
 8005578:	400a      	ands	r2, r1
 800557a:	801a      	strh	r2, [r3, #0]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	001a      	movs	r2, r3
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	781b      	ldrb	r3, [r3, #0]
 8005586:	009b      	lsls	r3, r3, #2
 8005588:	18d3      	adds	r3, r2, r3
 800558a:	183a      	adds	r2, r7, r0
 800558c:	8812      	ldrh	r2, [r2, #0]
 800558e:	4950      	ldr	r1, [pc, #320]	@ (80056d0 <HAL_PCD_EP_DB_Receive+0x230>)
 8005590:	430a      	orrs	r2, r1
 8005592:	b292      	uxth	r2, r2
 8005594:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 8005596:	241a      	movs	r4, #26
 8005598:	193b      	adds	r3, r7, r4
 800559a:	881b      	ldrh	r3, [r3, #0]
 800559c:	2b00      	cmp	r3, #0
 800559e:	d100      	bne.n	80055a2 <HAL_PCD_EP_DB_Receive+0x102>
 80055a0:	e086      	b.n	80056b0 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	6818      	ldr	r0, [r3, #0]
 80055a6:	68bb      	ldr	r3, [r7, #8]
 80055a8:	6959      	ldr	r1, [r3, #20]
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	891a      	ldrh	r2, [r3, #8]
 80055ae:	193b      	adds	r3, r7, r4
 80055b0:	881b      	ldrh	r3, [r3, #0]
 80055b2:	f006 f87e 	bl	800b6b2 <USB_ReadPMA>
 80055b6:	e07b      	b.n	80056b0 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	2250      	movs	r2, #80	@ 0x50
 80055be:	5a9b      	ldrh	r3, [r3, r2]
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	001a      	movs	r2, r3
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	781b      	ldrb	r3, [r3, #0]
 80055c8:	00db      	lsls	r3, r3, #3
 80055ca:	18d2      	adds	r2, r2, r3
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	18d3      	adds	r3, r2, r3
 80055d2:	4a40      	ldr	r2, [pc, #256]	@ (80056d4 <HAL_PCD_EP_DB_Receive+0x234>)
 80055d4:	4694      	mov	ip, r2
 80055d6:	4463      	add	r3, ip
 80055d8:	881a      	ldrh	r2, [r3, #0]
 80055da:	211a      	movs	r1, #26
 80055dc:	187b      	adds	r3, r7, r1
 80055de:	0592      	lsls	r2, r2, #22
 80055e0:	0d92      	lsrs	r2, r2, #22
 80055e2:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= count)
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	699a      	ldr	r2, [r3, #24]
 80055e8:	187b      	adds	r3, r7, r1
 80055ea:	881b      	ldrh	r3, [r3, #0]
 80055ec:	429a      	cmp	r2, r3
 80055ee:	d307      	bcc.n	8005600 <HAL_PCD_EP_DB_Receive+0x160>
    {
      ep->xfer_len -= count;
 80055f0:	68bb      	ldr	r3, [r7, #8]
 80055f2:	699a      	ldr	r2, [r3, #24]
 80055f4:	187b      	adds	r3, r7, r1
 80055f6:	881b      	ldrh	r3, [r3, #0]
 80055f8:	1ad2      	subs	r2, r2, r3
 80055fa:	68bb      	ldr	r3, [r7, #8]
 80055fc:	619a      	str	r2, [r3, #24]
 80055fe:	e002      	b.n	8005606 <HAL_PCD_EP_DB_Receive+0x166>
    }
    else
    {
      ep->xfer_len = 0U;
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	2200      	movs	r2, #0
 8005604:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	699b      	ldr	r3, [r3, #24]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d121      	bne.n	8005652 <HAL_PCD_EP_DB_Receive+0x1b2>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	001a      	movs	r2, r3
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	781b      	ldrb	r3, [r3, #0]
 8005618:	009b      	lsls	r3, r3, #2
 800561a:	18d3      	adds	r3, r2, r3
 800561c:	881b      	ldrh	r3, [r3, #0]
 800561e:	b29a      	uxth	r2, r3
 8005620:	201e      	movs	r0, #30
 8005622:	183b      	adds	r3, r7, r0
 8005624:	4927      	ldr	r1, [pc, #156]	@ (80056c4 <HAL_PCD_EP_DB_Receive+0x224>)
 8005626:	400a      	ands	r2, r1
 8005628:	801a      	strh	r2, [r3, #0]
 800562a:	183b      	adds	r3, r7, r0
 800562c:	183a      	adds	r2, r7, r0
 800562e:	8812      	ldrh	r2, [r2, #0]
 8005630:	2180      	movs	r1, #128	@ 0x80
 8005632:	0189      	lsls	r1, r1, #6
 8005634:	404a      	eors	r2, r1
 8005636:	801a      	strh	r2, [r3, #0]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	001a      	movs	r2, r3
 800563e:	68bb      	ldr	r3, [r7, #8]
 8005640:	781b      	ldrb	r3, [r3, #0]
 8005642:	009b      	lsls	r3, r3, #2
 8005644:	18d3      	adds	r3, r2, r3
 8005646:	183a      	adds	r2, r7, r0
 8005648:	8812      	ldrh	r2, [r2, #0]
 800564a:	491f      	ldr	r1, [pc, #124]	@ (80056c8 <HAL_PCD_EP_DB_Receive+0x228>)
 800564c:	430a      	orrs	r2, r1
 800564e:	b292      	uxth	r2, r2
 8005650:	801a      	strh	r2, [r3, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8005652:	1dbb      	adds	r3, r7, #6
 8005654:	881b      	ldrh	r3, [r3, #0]
 8005656:	2240      	movs	r2, #64	@ 0x40
 8005658:	4013      	ands	r3, r2
 800565a:	d11a      	bne.n	8005692 <HAL_PCD_EP_DB_Receive+0x1f2>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	001a      	movs	r2, r3
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	781b      	ldrb	r3, [r3, #0]
 8005666:	009b      	lsls	r3, r3, #2
 8005668:	18d3      	adds	r3, r2, r3
 800566a:	881b      	ldrh	r3, [r3, #0]
 800566c:	b29a      	uxth	r2, r3
 800566e:	201c      	movs	r0, #28
 8005670:	183b      	adds	r3, r7, r0
 8005672:	4916      	ldr	r1, [pc, #88]	@ (80056cc <HAL_PCD_EP_DB_Receive+0x22c>)
 8005674:	400a      	ands	r2, r1
 8005676:	801a      	strh	r2, [r3, #0]
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	001a      	movs	r2, r3
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	781b      	ldrb	r3, [r3, #0]
 8005682:	009b      	lsls	r3, r3, #2
 8005684:	18d3      	adds	r3, r2, r3
 8005686:	183a      	adds	r2, r7, r0
 8005688:	8812      	ldrh	r2, [r2, #0]
 800568a:	4911      	ldr	r1, [pc, #68]	@ (80056d0 <HAL_PCD_EP_DB_Receive+0x230>)
 800568c:	430a      	orrs	r2, r1
 800568e:	b292      	uxth	r2, r2
 8005690:	801a      	strh	r2, [r3, #0]
    }

    if (count != 0U)
 8005692:	241a      	movs	r4, #26
 8005694:	193b      	adds	r3, r7, r4
 8005696:	881b      	ldrh	r3, [r3, #0]
 8005698:	2b00      	cmp	r3, #0
 800569a:	d009      	beq.n	80056b0 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	6818      	ldr	r0, [r3, #0]
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	6959      	ldr	r1, [r3, #20]
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	895a      	ldrh	r2, [r3, #10]
 80056a8:	193b      	adds	r3, r7, r4
 80056aa:	881b      	ldrh	r3, [r3, #0]
 80056ac:	f006 f801 	bl	800b6b2 <USB_ReadPMA>
    }
  }

  return count;
 80056b0:	231a      	movs	r3, #26
 80056b2:	18fb      	adds	r3, r7, r3
 80056b4:	881b      	ldrh	r3, [r3, #0]
}
 80056b6:	0018      	movs	r0, r3
 80056b8:	46bd      	mov	sp, r7
 80056ba:	b009      	add	sp, #36	@ 0x24
 80056bc:	bd90      	pop	{r4, r7, pc}
 80056be:	46c0      	nop			@ (mov r8, r8)
 80056c0:	00000402 	.word	0x00000402
 80056c4:	ffffbf8f 	.word	0xffffbf8f
 80056c8:	ffff8080 	.word	0xffff8080
 80056cc:	ffff8f8f 	.word	0xffff8f8f
 80056d0:	ffff80c0 	.word	0xffff80c0
 80056d4:	00000406 	.word	0x00000406

080056d8 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b0a4      	sub	sp, #144	@ 0x90
 80056dc:	af00      	add	r7, sp, #0
 80056de:	60f8      	str	r0, [r7, #12]
 80056e0:	60b9      	str	r1, [r7, #8]
 80056e2:	1dbb      	adds	r3, r7, #6
 80056e4:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80056e6:	1dbb      	adds	r3, r7, #6
 80056e8:	881b      	ldrh	r3, [r3, #0]
 80056ea:	2240      	movs	r2, #64	@ 0x40
 80056ec:	4013      	ands	r3, r2
 80056ee:	d100      	bne.n	80056f2 <HAL_PCD_EP_DB_Transmit+0x1a>
 80056f0:	e1e4      	b.n	8005abc <HAL_PCD_EP_DB_Transmit+0x3e4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	2250      	movs	r2, #80	@ 0x50
 80056f8:	5a9b      	ldrh	r3, [r3, r2]
 80056fa:	b29b      	uxth	r3, r3
 80056fc:	001a      	movs	r2, r3
 80056fe:	68bb      	ldr	r3, [r7, #8]
 8005700:	781b      	ldrb	r3, [r3, #0]
 8005702:	00db      	lsls	r3, r3, #3
 8005704:	18d2      	adds	r2, r2, r3
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	18d3      	adds	r3, r2, r3
 800570c:	4ad0      	ldr	r2, [pc, #832]	@ (8005a50 <HAL_PCD_EP_DB_Transmit+0x378>)
 800570e:	4694      	mov	ip, r2
 8005710:	4463      	add	r3, ip
 8005712:	881a      	ldrh	r2, [r3, #0]
 8005714:	2188      	movs	r1, #136	@ 0x88
 8005716:	187b      	adds	r3, r7, r1
 8005718:	0592      	lsls	r2, r2, #22
 800571a:	0d92      	lsrs	r2, r2, #22
 800571c:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len > TxPctSize)
 800571e:	68bb      	ldr	r3, [r7, #8]
 8005720:	699a      	ldr	r2, [r3, #24]
 8005722:	187b      	adds	r3, r7, r1
 8005724:	881b      	ldrh	r3, [r3, #0]
 8005726:	429a      	cmp	r2, r3
 8005728:	d907      	bls.n	800573a <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxPctSize;
 800572a:	68bb      	ldr	r3, [r7, #8]
 800572c:	699a      	ldr	r2, [r3, #24]
 800572e:	187b      	adds	r3, r7, r1
 8005730:	881b      	ldrh	r3, [r3, #0]
 8005732:	1ad2      	subs	r2, r2, r3
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	619a      	str	r2, [r3, #24]
 8005738:	e002      	b.n	8005740 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 800573a:	68bb      	ldr	r3, [r7, #8]
 800573c:	2200      	movs	r2, #0
 800573e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	699b      	ldr	r3, [r3, #24]
 8005744:	2b00      	cmp	r3, #0
 8005746:	d000      	beq.n	800574a <HAL_PCD_EP_DB_Transmit+0x72>
 8005748:	e0b5      	b.n	80058b6 <HAL_PCD_EP_DB_Transmit+0x1de>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800574a:	68bb      	ldr	r3, [r7, #8]
 800574c:	785b      	ldrb	r3, [r3, #1]
 800574e:	2b00      	cmp	r3, #0
 8005750:	d125      	bne.n	800579e <HAL_PCD_EP_DB_Transmit+0xc6>
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	2250      	movs	r2, #80	@ 0x50
 800575e:	5a9b      	ldrh	r3, [r3, r2]
 8005760:	b29b      	uxth	r3, r3
 8005762:	001a      	movs	r2, r3
 8005764:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005766:	189b      	adds	r3, r3, r2
 8005768:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800576a:	68bb      	ldr	r3, [r7, #8]
 800576c:	781b      	ldrb	r3, [r3, #0]
 800576e:	00da      	lsls	r2, r3, #3
 8005770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005772:	18d3      	adds	r3, r2, r3
 8005774:	4ab6      	ldr	r2, [pc, #728]	@ (8005a50 <HAL_PCD_EP_DB_Transmit+0x378>)
 8005776:	4694      	mov	ip, r2
 8005778:	4463      	add	r3, ip
 800577a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800577c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800577e:	881b      	ldrh	r3, [r3, #0]
 8005780:	b29b      	uxth	r3, r3
 8005782:	059b      	lsls	r3, r3, #22
 8005784:	0d9b      	lsrs	r3, r3, #22
 8005786:	b29a      	uxth	r2, r3
 8005788:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800578a:	801a      	strh	r2, [r3, #0]
 800578c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800578e:	881b      	ldrh	r3, [r3, #0]
 8005790:	b29b      	uxth	r3, r3
 8005792:	4ab0      	ldr	r2, [pc, #704]	@ (8005a54 <HAL_PCD_EP_DB_Transmit+0x37c>)
 8005794:	4313      	orrs	r3, r2
 8005796:	b29a      	uxth	r2, r3
 8005798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800579a:	801a      	strh	r2, [r3, #0]
 800579c:	e01b      	b.n	80057d6 <HAL_PCD_EP_DB_Transmit+0xfe>
 800579e:	68bb      	ldr	r3, [r7, #8]
 80057a0:	785b      	ldrb	r3, [r3, #1]
 80057a2:	2b01      	cmp	r3, #1
 80057a4:	d117      	bne.n	80057d6 <HAL_PCD_EP_DB_Transmit+0xfe>
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	2250      	movs	r2, #80	@ 0x50
 80057b2:	5a9b      	ldrh	r3, [r3, r2]
 80057b4:	b29b      	uxth	r3, r3
 80057b6:	001a      	movs	r2, r3
 80057b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057ba:	189b      	adds	r3, r3, r2
 80057bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	781b      	ldrb	r3, [r3, #0]
 80057c2:	00da      	lsls	r2, r3, #3
 80057c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057c6:	18d3      	adds	r3, r2, r3
 80057c8:	4aa1      	ldr	r2, [pc, #644]	@ (8005a50 <HAL_PCD_EP_DB_Transmit+0x378>)
 80057ca:	4694      	mov	ip, r2
 80057cc:	4463      	add	r3, ip
 80057ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80057d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d2:	2200      	movs	r2, #0
 80057d4:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	627b      	str	r3, [r7, #36]	@ 0x24
 80057dc:	68bb      	ldr	r3, [r7, #8]
 80057de:	785b      	ldrb	r3, [r3, #1]
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d125      	bne.n	8005830 <HAL_PCD_EP_DB_Transmit+0x158>
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	61fb      	str	r3, [r7, #28]
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	2250      	movs	r2, #80	@ 0x50
 80057f0:	5a9b      	ldrh	r3, [r3, r2]
 80057f2:	b29b      	uxth	r3, r3
 80057f4:	001a      	movs	r2, r3
 80057f6:	69fb      	ldr	r3, [r7, #28]
 80057f8:	189b      	adds	r3, r3, r2
 80057fa:	61fb      	str	r3, [r7, #28]
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	781b      	ldrb	r3, [r3, #0]
 8005800:	00da      	lsls	r2, r3, #3
 8005802:	69fb      	ldr	r3, [r7, #28]
 8005804:	18d3      	adds	r3, r2, r3
 8005806:	4a94      	ldr	r2, [pc, #592]	@ (8005a58 <HAL_PCD_EP_DB_Transmit+0x380>)
 8005808:	4694      	mov	ip, r2
 800580a:	4463      	add	r3, ip
 800580c:	61bb      	str	r3, [r7, #24]
 800580e:	69bb      	ldr	r3, [r7, #24]
 8005810:	881b      	ldrh	r3, [r3, #0]
 8005812:	b29b      	uxth	r3, r3
 8005814:	059b      	lsls	r3, r3, #22
 8005816:	0d9b      	lsrs	r3, r3, #22
 8005818:	b29a      	uxth	r2, r3
 800581a:	69bb      	ldr	r3, [r7, #24]
 800581c:	801a      	strh	r2, [r3, #0]
 800581e:	69bb      	ldr	r3, [r7, #24]
 8005820:	881b      	ldrh	r3, [r3, #0]
 8005822:	b29b      	uxth	r3, r3
 8005824:	4a8b      	ldr	r2, [pc, #556]	@ (8005a54 <HAL_PCD_EP_DB_Transmit+0x37c>)
 8005826:	4313      	orrs	r3, r2
 8005828:	b29a      	uxth	r2, r3
 800582a:	69bb      	ldr	r3, [r7, #24]
 800582c:	801a      	strh	r2, [r3, #0]
 800582e:	e018      	b.n	8005862 <HAL_PCD_EP_DB_Transmit+0x18a>
 8005830:	68bb      	ldr	r3, [r7, #8]
 8005832:	785b      	ldrb	r3, [r3, #1]
 8005834:	2b01      	cmp	r3, #1
 8005836:	d114      	bne.n	8005862 <HAL_PCD_EP_DB_Transmit+0x18a>
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	2250      	movs	r2, #80	@ 0x50
 800583e:	5a9b      	ldrh	r3, [r3, r2]
 8005840:	b29b      	uxth	r3, r3
 8005842:	001a      	movs	r2, r3
 8005844:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005846:	189b      	adds	r3, r3, r2
 8005848:	627b      	str	r3, [r7, #36]	@ 0x24
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	781b      	ldrb	r3, [r3, #0]
 800584e:	00da      	lsls	r2, r3, #3
 8005850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005852:	18d3      	adds	r3, r2, r3
 8005854:	4a80      	ldr	r2, [pc, #512]	@ (8005a58 <HAL_PCD_EP_DB_Transmit+0x380>)
 8005856:	4694      	mov	ip, r2
 8005858:	4463      	add	r3, ip
 800585a:	623b      	str	r3, [r7, #32]
 800585c:	6a3b      	ldr	r3, [r7, #32]
 800585e:	2200      	movs	r2, #0
 8005860:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005862:	68bb      	ldr	r3, [r7, #8]
 8005864:	781a      	ldrb	r2, [r3, #0]
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	0011      	movs	r1, r2
 800586a:	0018      	movs	r0, r3
 800586c:	f007 fefc 	bl	800d668 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8005870:	1dbb      	adds	r3, r7, #6
 8005872:	881a      	ldrh	r2, [r3, #0]
 8005874:	2380      	movs	r3, #128	@ 0x80
 8005876:	01db      	lsls	r3, r3, #7
 8005878:	4013      	ands	r3, r2
 800587a:	d100      	bne.n	800587e <HAL_PCD_EP_DB_Transmit+0x1a6>
 800587c:	e308      	b.n	8005e90 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	001a      	movs	r2, r3
 8005884:	68bb      	ldr	r3, [r7, #8]
 8005886:	781b      	ldrb	r3, [r3, #0]
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	18d3      	adds	r3, r2, r3
 800588c:	881b      	ldrh	r3, [r3, #0]
 800588e:	b29a      	uxth	r2, r3
 8005890:	2016      	movs	r0, #22
 8005892:	183b      	adds	r3, r7, r0
 8005894:	4971      	ldr	r1, [pc, #452]	@ (8005a5c <HAL_PCD_EP_DB_Transmit+0x384>)
 8005896:	400a      	ands	r2, r1
 8005898:	801a      	strh	r2, [r3, #0]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	001a      	movs	r2, r3
 80058a0:	68bb      	ldr	r3, [r7, #8]
 80058a2:	781b      	ldrb	r3, [r3, #0]
 80058a4:	009b      	lsls	r3, r3, #2
 80058a6:	18d3      	adds	r3, r2, r3
 80058a8:	183a      	adds	r2, r7, r0
 80058aa:	8812      	ldrh	r2, [r2, #0]
 80058ac:	496c      	ldr	r1, [pc, #432]	@ (8005a60 <HAL_PCD_EP_DB_Transmit+0x388>)
 80058ae:	430a      	orrs	r2, r1
 80058b0:	b292      	uxth	r2, r2
 80058b2:	801a      	strh	r2, [r3, #0]
 80058b4:	e2ec      	b.n	8005e90 <HAL_PCD_EP_DB_Transmit+0x7b8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80058b6:	1dbb      	adds	r3, r7, #6
 80058b8:	881a      	ldrh	r2, [r3, #0]
 80058ba:	2380      	movs	r3, #128	@ 0x80
 80058bc:	01db      	lsls	r3, r3, #7
 80058be:	4013      	ands	r3, r2
 80058c0:	d01a      	beq.n	80058f8 <HAL_PCD_EP_DB_Transmit+0x220>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	001a      	movs	r2, r3
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	781b      	ldrb	r3, [r3, #0]
 80058cc:	009b      	lsls	r3, r3, #2
 80058ce:	18d3      	adds	r3, r2, r3
 80058d0:	881b      	ldrh	r3, [r3, #0]
 80058d2:	b29a      	uxth	r2, r3
 80058d4:	208a      	movs	r0, #138	@ 0x8a
 80058d6:	183b      	adds	r3, r7, r0
 80058d8:	4960      	ldr	r1, [pc, #384]	@ (8005a5c <HAL_PCD_EP_DB_Transmit+0x384>)
 80058da:	400a      	ands	r2, r1
 80058dc:	801a      	strh	r2, [r3, #0]
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	001a      	movs	r2, r3
 80058e4:	68bb      	ldr	r3, [r7, #8]
 80058e6:	781b      	ldrb	r3, [r3, #0]
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	18d3      	adds	r3, r2, r3
 80058ec:	183a      	adds	r2, r7, r0
 80058ee:	8812      	ldrh	r2, [r2, #0]
 80058f0:	495b      	ldr	r1, [pc, #364]	@ (8005a60 <HAL_PCD_EP_DB_Transmit+0x388>)
 80058f2:	430a      	orrs	r2, r1
 80058f4:	b292      	uxth	r2, r2
 80058f6:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	2224      	movs	r2, #36	@ 0x24
 80058fc:	5c9b      	ldrb	r3, [r3, r2]
 80058fe:	2b01      	cmp	r3, #1
 8005900:	d000      	beq.n	8005904 <HAL_PCD_EP_DB_Transmit+0x22c>
 8005902:	e2c5      	b.n	8005e90 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        ep->xfer_buff += TxPctSize;
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	695a      	ldr	r2, [r3, #20]
 8005908:	2188      	movs	r1, #136	@ 0x88
 800590a:	187b      	adds	r3, r7, r1
 800590c:	881b      	ldrh	r3, [r3, #0]
 800590e:	18d2      	adds	r2, r2, r3
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8005914:	68bb      	ldr	r3, [r7, #8]
 8005916:	69da      	ldr	r2, [r3, #28]
 8005918:	187b      	adds	r3, r7, r1
 800591a:	881b      	ldrh	r3, [r3, #0]
 800591c:	18d2      	adds	r2, r2, r3
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005922:	68bb      	ldr	r3, [r7, #8]
 8005924:	6a1a      	ldr	r2, [r3, #32]
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	691b      	ldr	r3, [r3, #16]
 800592a:	429a      	cmp	r2, r3
 800592c:	d30c      	bcc.n	8005948 <HAL_PCD_EP_DB_Transmit+0x270>
        {
          len = ep->maxpacket;
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	691b      	ldr	r3, [r3, #16]
 8005932:	218c      	movs	r1, #140	@ 0x8c
 8005934:	187a      	adds	r2, r7, r1
 8005936:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db -= len;
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	6a1a      	ldr	r2, [r3, #32]
 800593c:	187b      	adds	r3, r7, r1
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	1ad2      	subs	r2, r2, r3
 8005942:	68bb      	ldr	r3, [r7, #8]
 8005944:	621a      	str	r2, [r3, #32]
 8005946:	e01a      	b.n	800597e <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	6a1b      	ldr	r3, [r3, #32]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d10a      	bne.n	8005966 <HAL_PCD_EP_DB_Transmit+0x28e>
        {
          len = TxPctSize;
 8005950:	2388      	movs	r3, #136	@ 0x88
 8005952:	18fb      	adds	r3, r7, r3
 8005954:	881b      	ldrh	r3, [r3, #0]
 8005956:	228c      	movs	r2, #140	@ 0x8c
 8005958:	18ba      	adds	r2, r7, r2
 800595a:	6013      	str	r3, [r2, #0]
          ep->xfer_fill_db = 0U;
 800595c:	68bb      	ldr	r3, [r7, #8]
 800595e:	2224      	movs	r2, #36	@ 0x24
 8005960:	2100      	movs	r1, #0
 8005962:	5499      	strb	r1, [r3, r2]
 8005964:	e00b      	b.n	800597e <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	2224      	movs	r2, #36	@ 0x24
 800596a:	2100      	movs	r1, #0
 800596c:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 800596e:	68bb      	ldr	r3, [r7, #8]
 8005970:	6a1b      	ldr	r3, [r3, #32]
 8005972:	228c      	movs	r2, #140	@ 0x8c
 8005974:	18ba      	adds	r2, r7, r2
 8005976:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db = 0U;
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	2200      	movs	r2, #0
 800597c:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	785b      	ldrb	r3, [r3, #1]
 8005982:	2b00      	cmp	r3, #0
 8005984:	d000      	beq.n	8005988 <HAL_PCD_EP_DB_Transmit+0x2b0>
 8005986:	e06d      	b.n	8005a64 <HAL_PCD_EP_DB_Transmit+0x38c>
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	2250      	movs	r2, #80	@ 0x50
 8005994:	5a9b      	ldrh	r3, [r3, r2]
 8005996:	b29b      	uxth	r3, r3
 8005998:	001a      	movs	r2, r3
 800599a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800599c:	189b      	adds	r3, r3, r2
 800599e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80059a0:	68bb      	ldr	r3, [r7, #8]
 80059a2:	781b      	ldrb	r3, [r3, #0]
 80059a4:	00da      	lsls	r2, r3, #3
 80059a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80059a8:	18d3      	adds	r3, r2, r3
 80059aa:	4a29      	ldr	r2, [pc, #164]	@ (8005a50 <HAL_PCD_EP_DB_Transmit+0x378>)
 80059ac:	4694      	mov	ip, r2
 80059ae:	4463      	add	r3, ip
 80059b0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80059b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059b4:	881b      	ldrh	r3, [r3, #0]
 80059b6:	b29b      	uxth	r3, r3
 80059b8:	059b      	lsls	r3, r3, #22
 80059ba:	0d9b      	lsrs	r3, r3, #22
 80059bc:	b29a      	uxth	r2, r3
 80059be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059c0:	801a      	strh	r2, [r3, #0]
 80059c2:	238c      	movs	r3, #140	@ 0x8c
 80059c4:	18fb      	adds	r3, r7, r3
 80059c6:	681b      	ldr	r3, [r3, #0]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d108      	bne.n	80059de <HAL_PCD_EP_DB_Transmit+0x306>
 80059cc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059ce:	881b      	ldrh	r3, [r3, #0]
 80059d0:	b29b      	uxth	r3, r3
 80059d2:	4a20      	ldr	r2, [pc, #128]	@ (8005a54 <HAL_PCD_EP_DB_Transmit+0x37c>)
 80059d4:	4313      	orrs	r3, r2
 80059d6:	b29a      	uxth	r2, r3
 80059d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059da:	801a      	strh	r2, [r3, #0]
 80059dc:	e061      	b.n	8005aa2 <HAL_PCD_EP_DB_Transmit+0x3ca>
 80059de:	228c      	movs	r2, #140	@ 0x8c
 80059e0:	18bb      	adds	r3, r7, r2
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	2b3e      	cmp	r3, #62	@ 0x3e
 80059e6:	d817      	bhi.n	8005a18 <HAL_PCD_EP_DB_Transmit+0x340>
 80059e8:	18bb      	adds	r3, r7, r2
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	085b      	lsrs	r3, r3, #1
 80059ee:	64bb      	str	r3, [r7, #72]	@ 0x48
 80059f0:	18bb      	adds	r3, r7, r2
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	2201      	movs	r2, #1
 80059f6:	4013      	ands	r3, r2
 80059f8:	d002      	beq.n	8005a00 <HAL_PCD_EP_DB_Transmit+0x328>
 80059fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80059fc:	3301      	adds	r3, #1
 80059fe:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a02:	881b      	ldrh	r3, [r3, #0]
 8005a04:	b29a      	uxth	r2, r3
 8005a06:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a08:	b29b      	uxth	r3, r3
 8005a0a:	029b      	lsls	r3, r3, #10
 8005a0c:	b29b      	uxth	r3, r3
 8005a0e:	4313      	orrs	r3, r2
 8005a10:	b29a      	uxth	r2, r3
 8005a12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a14:	801a      	strh	r2, [r3, #0]
 8005a16:	e044      	b.n	8005aa2 <HAL_PCD_EP_DB_Transmit+0x3ca>
 8005a18:	228c      	movs	r2, #140	@ 0x8c
 8005a1a:	18bb      	adds	r3, r7, r2
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	095b      	lsrs	r3, r3, #5
 8005a20:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a22:	18bb      	adds	r3, r7, r2
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	221f      	movs	r2, #31
 8005a28:	4013      	ands	r3, r2
 8005a2a:	d102      	bne.n	8005a32 <HAL_PCD_EP_DB_Transmit+0x35a>
 8005a2c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a2e:	3b01      	subs	r3, #1
 8005a30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005a32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a34:	881b      	ldrh	r3, [r3, #0]
 8005a36:	b29a      	uxth	r2, r3
 8005a38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005a3a:	b29b      	uxth	r3, r3
 8005a3c:	029b      	lsls	r3, r3, #10
 8005a3e:	b29b      	uxth	r3, r3
 8005a40:	4313      	orrs	r3, r2
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	4a03      	ldr	r2, [pc, #12]	@ (8005a54 <HAL_PCD_EP_DB_Transmit+0x37c>)
 8005a46:	4313      	orrs	r3, r2
 8005a48:	b29a      	uxth	r2, r3
 8005a4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a4c:	801a      	strh	r2, [r3, #0]
 8005a4e:	e028      	b.n	8005aa2 <HAL_PCD_EP_DB_Transmit+0x3ca>
 8005a50:	00000402 	.word	0x00000402
 8005a54:	ffff8000 	.word	0xffff8000
 8005a58:	00000406 	.word	0x00000406
 8005a5c:	ffff8f8f 	.word	0xffff8f8f
 8005a60:	ffffc080 	.word	0xffffc080
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	785b      	ldrb	r3, [r3, #1]
 8005a68:	2b01      	cmp	r3, #1
 8005a6a:	d11a      	bne.n	8005aa2 <HAL_PCD_EP_DB_Transmit+0x3ca>
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	2250      	movs	r2, #80	@ 0x50
 8005a78:	5a9b      	ldrh	r3, [r3, r2]
 8005a7a:	b29b      	uxth	r3, r3
 8005a7c:	001a      	movs	r2, r3
 8005a7e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a80:	189b      	adds	r3, r3, r2
 8005a82:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a84:	68bb      	ldr	r3, [r7, #8]
 8005a86:	781b      	ldrb	r3, [r3, #0]
 8005a88:	00da      	lsls	r2, r3, #3
 8005a8a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005a8c:	18d3      	adds	r3, r2, r3
 8005a8e:	4ad9      	ldr	r2, [pc, #868]	@ (8005df4 <HAL_PCD_EP_DB_Transmit+0x71c>)
 8005a90:	4694      	mov	ip, r2
 8005a92:	4463      	add	r3, ip
 8005a94:	643b      	str	r3, [r7, #64]	@ 0x40
 8005a96:	238c      	movs	r3, #140	@ 0x8c
 8005a98:	18fb      	adds	r3, r7, r3
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	b29a      	uxth	r2, r3
 8005a9e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005aa0:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	6818      	ldr	r0, [r3, #0]
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	6959      	ldr	r1, [r3, #20]
 8005aaa:	68bb      	ldr	r3, [r7, #8]
 8005aac:	891a      	ldrh	r2, [r3, #8]
 8005aae:	238c      	movs	r3, #140	@ 0x8c
 8005ab0:	18fb      	adds	r3, r7, r3
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	b29b      	uxth	r3, r3
 8005ab6:	f005 fdb3 	bl	800b620 <USB_WritePMA>
 8005aba:	e1e9      	b.n	8005e90 <HAL_PCD_EP_DB_Transmit+0x7b8>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	2250      	movs	r2, #80	@ 0x50
 8005ac2:	5a9b      	ldrh	r3, [r3, r2]
 8005ac4:	b29b      	uxth	r3, r3
 8005ac6:	001a      	movs	r2, r3
 8005ac8:	68bb      	ldr	r3, [r7, #8]
 8005aca:	781b      	ldrb	r3, [r3, #0]
 8005acc:	00db      	lsls	r3, r3, #3
 8005ace:	18d2      	adds	r2, r2, r3
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	18d3      	adds	r3, r2, r3
 8005ad6:	4ac8      	ldr	r2, [pc, #800]	@ (8005df8 <HAL_PCD_EP_DB_Transmit+0x720>)
 8005ad8:	4694      	mov	ip, r2
 8005ada:	4463      	add	r3, ip
 8005adc:	881a      	ldrh	r2, [r3, #0]
 8005ade:	2188      	movs	r1, #136	@ 0x88
 8005ae0:	187b      	adds	r3, r7, r1
 8005ae2:	0592      	lsls	r2, r2, #22
 8005ae4:	0d92      	lsrs	r2, r2, #22
 8005ae6:	801a      	strh	r2, [r3, #0]

    if (ep->xfer_len >= TxPctSize)
 8005ae8:	68bb      	ldr	r3, [r7, #8]
 8005aea:	699a      	ldr	r2, [r3, #24]
 8005aec:	187b      	adds	r3, r7, r1
 8005aee:	881b      	ldrh	r3, [r3, #0]
 8005af0:	429a      	cmp	r2, r3
 8005af2:	d307      	bcc.n	8005b04 <HAL_PCD_EP_DB_Transmit+0x42c>
    {
      ep->xfer_len -= TxPctSize;
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	699a      	ldr	r2, [r3, #24]
 8005af8:	187b      	adds	r3, r7, r1
 8005afa:	881b      	ldrh	r3, [r3, #0]
 8005afc:	1ad2      	subs	r2, r2, r3
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	619a      	str	r2, [r3, #24]
 8005b02:	e002      	b.n	8005b0a <HAL_PCD_EP_DB_Transmit+0x432>
    }
    else
    {
      ep->xfer_len = 0U;
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	2200      	movs	r2, #0
 8005b08:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	699b      	ldr	r3, [r3, #24]
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d000      	beq.n	8005b14 <HAL_PCD_EP_DB_Transmit+0x43c>
 8005b12:	e0bb      	b.n	8005c8c <HAL_PCD_EP_DB_Transmit+0x5b4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	785b      	ldrb	r3, [r3, #1]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d125      	bne.n	8005b68 <HAL_PCD_EP_DB_Transmit+0x490>
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	2250      	movs	r2, #80	@ 0x50
 8005b28:	5a9b      	ldrh	r3, [r3, r2]
 8005b2a:	b29b      	uxth	r3, r3
 8005b2c:	001a      	movs	r2, r3
 8005b2e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005b30:	189b      	adds	r3, r3, r2
 8005b32:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8005b34:	68bb      	ldr	r3, [r7, #8]
 8005b36:	781b      	ldrb	r3, [r3, #0]
 8005b38:	00da      	lsls	r2, r3, #3
 8005b3a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005b3c:	18d3      	adds	r3, r2, r3
 8005b3e:	4aad      	ldr	r2, [pc, #692]	@ (8005df4 <HAL_PCD_EP_DB_Transmit+0x71c>)
 8005b40:	4694      	mov	ip, r2
 8005b42:	4463      	add	r3, ip
 8005b44:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005b46:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b48:	881b      	ldrh	r3, [r3, #0]
 8005b4a:	b29b      	uxth	r3, r3
 8005b4c:	059b      	lsls	r3, r3, #22
 8005b4e:	0d9b      	lsrs	r3, r3, #22
 8005b50:	b29a      	uxth	r2, r3
 8005b52:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b54:	801a      	strh	r2, [r3, #0]
 8005b56:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b58:	881b      	ldrh	r3, [r3, #0]
 8005b5a:	b29b      	uxth	r3, r3
 8005b5c:	4aa7      	ldr	r2, [pc, #668]	@ (8005dfc <HAL_PCD_EP_DB_Transmit+0x724>)
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	b29a      	uxth	r2, r3
 8005b62:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005b64:	801a      	strh	r2, [r3, #0]
 8005b66:	e01b      	b.n	8005ba0 <HAL_PCD_EP_DB_Transmit+0x4c8>
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	785b      	ldrb	r3, [r3, #1]
 8005b6c:	2b01      	cmp	r3, #1
 8005b6e:	d117      	bne.n	8005ba0 <HAL_PCD_EP_DB_Transmit+0x4c8>
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	667b      	str	r3, [r7, #100]	@ 0x64
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	2250      	movs	r2, #80	@ 0x50
 8005b7c:	5a9b      	ldrh	r3, [r3, r2]
 8005b7e:	b29b      	uxth	r3, r3
 8005b80:	001a      	movs	r2, r3
 8005b82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b84:	189b      	adds	r3, r3, r2
 8005b86:	667b      	str	r3, [r7, #100]	@ 0x64
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	781b      	ldrb	r3, [r3, #0]
 8005b8c:	00da      	lsls	r2, r3, #3
 8005b8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005b90:	18d3      	adds	r3, r2, r3
 8005b92:	4a98      	ldr	r2, [pc, #608]	@ (8005df4 <HAL_PCD_EP_DB_Transmit+0x71c>)
 8005b94:	4694      	mov	ip, r2
 8005b96:	4463      	add	r3, ip
 8005b98:	663b      	str	r3, [r7, #96]	@ 0x60
 8005b9a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	677b      	str	r3, [r7, #116]	@ 0x74
 8005ba6:	68bb      	ldr	r3, [r7, #8]
 8005ba8:	785b      	ldrb	r3, [r3, #1]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d12b      	bne.n	8005c06 <HAL_PCD_EP_DB_Transmit+0x52e>
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	2250      	movs	r2, #80	@ 0x50
 8005bba:	5a9b      	ldrh	r3, [r3, r2]
 8005bbc:	b29b      	uxth	r3, r3
 8005bbe:	001a      	movs	r2, r3
 8005bc0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005bc2:	189b      	adds	r3, r3, r2
 8005bc4:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005bc6:	68bb      	ldr	r3, [r7, #8]
 8005bc8:	781b      	ldrb	r3, [r3, #0]
 8005bca:	00da      	lsls	r2, r3, #3
 8005bcc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005bce:	18d3      	adds	r3, r2, r3
 8005bd0:	4a89      	ldr	r2, [pc, #548]	@ (8005df8 <HAL_PCD_EP_DB_Transmit+0x720>)
 8005bd2:	4694      	mov	ip, r2
 8005bd4:	4463      	add	r3, ip
 8005bd6:	2184      	movs	r1, #132	@ 0x84
 8005bd8:	187a      	adds	r2, r7, r1
 8005bda:	6013      	str	r3, [r2, #0]
 8005bdc:	187b      	adds	r3, r7, r1
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	881b      	ldrh	r3, [r3, #0]
 8005be2:	b29b      	uxth	r3, r3
 8005be4:	059b      	lsls	r3, r3, #22
 8005be6:	0d9b      	lsrs	r3, r3, #22
 8005be8:	b29a      	uxth	r2, r3
 8005bea:	187b      	adds	r3, r7, r1
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	801a      	strh	r2, [r3, #0]
 8005bf0:	187b      	adds	r3, r7, r1
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	881b      	ldrh	r3, [r3, #0]
 8005bf6:	b29b      	uxth	r3, r3
 8005bf8:	4a80      	ldr	r2, [pc, #512]	@ (8005dfc <HAL_PCD_EP_DB_Transmit+0x724>)
 8005bfa:	4313      	orrs	r3, r2
 8005bfc:	b29a      	uxth	r2, r3
 8005bfe:	187b      	adds	r3, r7, r1
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	801a      	strh	r2, [r3, #0]
 8005c04:	e018      	b.n	8005c38 <HAL_PCD_EP_DB_Transmit+0x560>
 8005c06:	68bb      	ldr	r3, [r7, #8]
 8005c08:	785b      	ldrb	r3, [r3, #1]
 8005c0a:	2b01      	cmp	r3, #1
 8005c0c:	d114      	bne.n	8005c38 <HAL_PCD_EP_DB_Transmit+0x560>
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	2250      	movs	r2, #80	@ 0x50
 8005c14:	5a9b      	ldrh	r3, [r3, r2]
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	001a      	movs	r2, r3
 8005c1a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c1c:	189b      	adds	r3, r3, r2
 8005c1e:	677b      	str	r3, [r7, #116]	@ 0x74
 8005c20:	68bb      	ldr	r3, [r7, #8]
 8005c22:	781b      	ldrb	r3, [r3, #0]
 8005c24:	00da      	lsls	r2, r3, #3
 8005c26:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005c28:	18d3      	adds	r3, r2, r3
 8005c2a:	4a73      	ldr	r2, [pc, #460]	@ (8005df8 <HAL_PCD_EP_DB_Transmit+0x720>)
 8005c2c:	4694      	mov	ip, r2
 8005c2e:	4463      	add	r3, ip
 8005c30:	673b      	str	r3, [r7, #112]	@ 0x70
 8005c32:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005c34:	2200      	movs	r2, #0
 8005c36:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	781a      	ldrb	r2, [r3, #0]
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	0011      	movs	r1, r2
 8005c40:	0018      	movs	r0, r3
 8005c42:	f007 fd11 	bl	800d668 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005c46:	1dbb      	adds	r3, r7, #6
 8005c48:	881a      	ldrh	r2, [r3, #0]
 8005c4a:	2380      	movs	r3, #128	@ 0x80
 8005c4c:	01db      	lsls	r3, r3, #7
 8005c4e:	4013      	ands	r3, r2
 8005c50:	d000      	beq.n	8005c54 <HAL_PCD_EP_DB_Transmit+0x57c>
 8005c52:	e11d      	b.n	8005e90 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	001a      	movs	r2, r3
 8005c5a:	68bb      	ldr	r3, [r7, #8]
 8005c5c:	781b      	ldrb	r3, [r3, #0]
 8005c5e:	009b      	lsls	r3, r3, #2
 8005c60:	18d3      	adds	r3, r2, r3
 8005c62:	881b      	ldrh	r3, [r3, #0]
 8005c64:	b29a      	uxth	r2, r3
 8005c66:	2082      	movs	r0, #130	@ 0x82
 8005c68:	183b      	adds	r3, r7, r0
 8005c6a:	4965      	ldr	r1, [pc, #404]	@ (8005e00 <HAL_PCD_EP_DB_Transmit+0x728>)
 8005c6c:	400a      	ands	r2, r1
 8005c6e:	801a      	strh	r2, [r3, #0]
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	001a      	movs	r2, r3
 8005c76:	68bb      	ldr	r3, [r7, #8]
 8005c78:	781b      	ldrb	r3, [r3, #0]
 8005c7a:	009b      	lsls	r3, r3, #2
 8005c7c:	18d3      	adds	r3, r2, r3
 8005c7e:	183a      	adds	r2, r7, r0
 8005c80:	8812      	ldrh	r2, [r2, #0]
 8005c82:	4960      	ldr	r1, [pc, #384]	@ (8005e04 <HAL_PCD_EP_DB_Transmit+0x72c>)
 8005c84:	430a      	orrs	r2, r1
 8005c86:	b292      	uxth	r2, r2
 8005c88:	801a      	strh	r2, [r3, #0]
 8005c8a:	e101      	b.n	8005e90 <HAL_PCD_EP_DB_Transmit+0x7b8>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8005c8c:	1dbb      	adds	r3, r7, #6
 8005c8e:	881a      	ldrh	r2, [r3, #0]
 8005c90:	2380      	movs	r3, #128	@ 0x80
 8005c92:	01db      	lsls	r3, r3, #7
 8005c94:	4013      	ands	r3, r2
 8005c96:	d11a      	bne.n	8005cce <HAL_PCD_EP_DB_Transmit+0x5f6>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	001a      	movs	r2, r3
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	781b      	ldrb	r3, [r3, #0]
 8005ca2:	009b      	lsls	r3, r3, #2
 8005ca4:	18d3      	adds	r3, r2, r3
 8005ca6:	881b      	ldrh	r3, [r3, #0]
 8005ca8:	b29a      	uxth	r2, r3
 8005caa:	204e      	movs	r0, #78	@ 0x4e
 8005cac:	183b      	adds	r3, r7, r0
 8005cae:	4954      	ldr	r1, [pc, #336]	@ (8005e00 <HAL_PCD_EP_DB_Transmit+0x728>)
 8005cb0:	400a      	ands	r2, r1
 8005cb2:	801a      	strh	r2, [r3, #0]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	001a      	movs	r2, r3
 8005cba:	68bb      	ldr	r3, [r7, #8]
 8005cbc:	781b      	ldrb	r3, [r3, #0]
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	18d3      	adds	r3, r2, r3
 8005cc2:	183a      	adds	r2, r7, r0
 8005cc4:	8812      	ldrh	r2, [r2, #0]
 8005cc6:	494f      	ldr	r1, [pc, #316]	@ (8005e04 <HAL_PCD_EP_DB_Transmit+0x72c>)
 8005cc8:	430a      	orrs	r2, r1
 8005cca:	b292      	uxth	r2, r2
 8005ccc:	801a      	strh	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8005cce:	68bb      	ldr	r3, [r7, #8]
 8005cd0:	2224      	movs	r2, #36	@ 0x24
 8005cd2:	5c9b      	ldrb	r3, [r3, r2]
 8005cd4:	2b01      	cmp	r3, #1
 8005cd6:	d000      	beq.n	8005cda <HAL_PCD_EP_DB_Transmit+0x602>
 8005cd8:	e0da      	b.n	8005e90 <HAL_PCD_EP_DB_Transmit+0x7b8>
      {
        ep->xfer_buff += TxPctSize;
 8005cda:	68bb      	ldr	r3, [r7, #8]
 8005cdc:	695a      	ldr	r2, [r3, #20]
 8005cde:	2188      	movs	r1, #136	@ 0x88
 8005ce0:	187b      	adds	r3, r7, r1
 8005ce2:	881b      	ldrh	r3, [r3, #0]
 8005ce4:	18d2      	adds	r2, r2, r3
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	69da      	ldr	r2, [r3, #28]
 8005cee:	187b      	adds	r3, r7, r1
 8005cf0:	881b      	ldrh	r3, [r3, #0]
 8005cf2:	18d2      	adds	r2, r2, r3
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	6a1a      	ldr	r2, [r3, #32]
 8005cfc:	68bb      	ldr	r3, [r7, #8]
 8005cfe:	691b      	ldr	r3, [r3, #16]
 8005d00:	429a      	cmp	r2, r3
 8005d02:	d30c      	bcc.n	8005d1e <HAL_PCD_EP_DB_Transmit+0x646>
        {
          len = ep->maxpacket;
 8005d04:	68bb      	ldr	r3, [r7, #8]
 8005d06:	691b      	ldr	r3, [r3, #16]
 8005d08:	218c      	movs	r1, #140	@ 0x8c
 8005d0a:	187a      	adds	r2, r7, r1
 8005d0c:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db -= len;
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	6a1a      	ldr	r2, [r3, #32]
 8005d12:	187b      	adds	r3, r7, r1
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	1ad2      	subs	r2, r2, r3
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	621a      	str	r2, [r3, #32]
 8005d1c:	e01a      	b.n	8005d54 <HAL_PCD_EP_DB_Transmit+0x67c>
        }
        else if (ep->xfer_len_db == 0U)
 8005d1e:	68bb      	ldr	r3, [r7, #8]
 8005d20:	6a1b      	ldr	r3, [r3, #32]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d10a      	bne.n	8005d3c <HAL_PCD_EP_DB_Transmit+0x664>
        {
          len = TxPctSize;
 8005d26:	2388      	movs	r3, #136	@ 0x88
 8005d28:	18fb      	adds	r3, r7, r3
 8005d2a:	881b      	ldrh	r3, [r3, #0]
 8005d2c:	228c      	movs	r2, #140	@ 0x8c
 8005d2e:	18ba      	adds	r2, r7, r2
 8005d30:	6013      	str	r3, [r2, #0]
          ep->xfer_fill_db = 0U;
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	2224      	movs	r2, #36	@ 0x24
 8005d36:	2100      	movs	r1, #0
 8005d38:	5499      	strb	r1, [r3, r2]
 8005d3a:	e00b      	b.n	8005d54 <HAL_PCD_EP_DB_Transmit+0x67c>
        }
        else
        {
          len = ep->xfer_len_db;
 8005d3c:	68bb      	ldr	r3, [r7, #8]
 8005d3e:	6a1b      	ldr	r3, [r3, #32]
 8005d40:	228c      	movs	r2, #140	@ 0x8c
 8005d42:	18ba      	adds	r2, r7, r2
 8005d44:	6013      	str	r3, [r2, #0]
          ep->xfer_len_db = 0U;
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8005d4c:	68bb      	ldr	r3, [r7, #8]
 8005d4e:	2224      	movs	r2, #36	@ 0x24
 8005d50:	2100      	movs	r1, #0
 8005d52:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	657b      	str	r3, [r7, #84]	@ 0x54
 8005d5a:	68bb      	ldr	r3, [r7, #8]
 8005d5c:	785b      	ldrb	r3, [r3, #1]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d000      	beq.n	8005d64 <HAL_PCD_EP_DB_Transmit+0x68c>
 8005d62:	e06d      	b.n	8005e40 <HAL_PCD_EP_DB_Transmit+0x768>
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	2250      	movs	r2, #80	@ 0x50
 8005d70:	5a9b      	ldrh	r3, [r3, r2]
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	001a      	movs	r2, r3
 8005d76:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d78:	189b      	adds	r3, r3, r2
 8005d7a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005d7c:	68bb      	ldr	r3, [r7, #8]
 8005d7e:	781b      	ldrb	r3, [r3, #0]
 8005d80:	00da      	lsls	r2, r3, #3
 8005d82:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005d84:	18d3      	adds	r3, r2, r3
 8005d86:	4a1c      	ldr	r2, [pc, #112]	@ (8005df8 <HAL_PCD_EP_DB_Transmit+0x720>)
 8005d88:	4694      	mov	ip, r2
 8005d8a:	4463      	add	r3, ip
 8005d8c:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005d8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005d90:	881b      	ldrh	r3, [r3, #0]
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	059b      	lsls	r3, r3, #22
 8005d96:	0d9b      	lsrs	r3, r3, #22
 8005d98:	b29a      	uxth	r2, r3
 8005d9a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005d9c:	801a      	strh	r2, [r3, #0]
 8005d9e:	238c      	movs	r3, #140	@ 0x8c
 8005da0:	18fb      	adds	r3, r7, r3
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d108      	bne.n	8005dba <HAL_PCD_EP_DB_Transmit+0x6e2>
 8005da8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005daa:	881b      	ldrh	r3, [r3, #0]
 8005dac:	b29b      	uxth	r3, r3
 8005dae:	4a13      	ldr	r2, [pc, #76]	@ (8005dfc <HAL_PCD_EP_DB_Transmit+0x724>)
 8005db0:	4313      	orrs	r3, r2
 8005db2:	b29a      	uxth	r2, r3
 8005db4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005db6:	801a      	strh	r2, [r3, #0]
 8005db8:	e05e      	b.n	8005e78 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8005dba:	228c      	movs	r2, #140	@ 0x8c
 8005dbc:	18bb      	adds	r3, r7, r2
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	2b3e      	cmp	r3, #62	@ 0x3e
 8005dc2:	d821      	bhi.n	8005e08 <HAL_PCD_EP_DB_Transmit+0x730>
 8005dc4:	18bb      	adds	r3, r7, r2
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	085b      	lsrs	r3, r3, #1
 8005dca:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005dcc:	18bb      	adds	r3, r7, r2
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	4013      	ands	r3, r2
 8005dd4:	d002      	beq.n	8005ddc <HAL_PCD_EP_DB_Transmit+0x704>
 8005dd6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005dd8:	3301      	adds	r3, #1
 8005dda:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005ddc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005dde:	881b      	ldrh	r3, [r3, #0]
 8005de0:	b29a      	uxth	r2, r3
 8005de2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005de4:	b29b      	uxth	r3, r3
 8005de6:	029b      	lsls	r3, r3, #10
 8005de8:	b29b      	uxth	r3, r3
 8005dea:	4313      	orrs	r3, r2
 8005dec:	b29a      	uxth	r2, r3
 8005dee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005df0:	801a      	strh	r2, [r3, #0]
 8005df2:	e041      	b.n	8005e78 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8005df4:	00000402 	.word	0x00000402
 8005df8:	00000406 	.word	0x00000406
 8005dfc:	ffff8000 	.word	0xffff8000
 8005e00:	ffff8f8f 	.word	0xffff8f8f
 8005e04:	ffffc080 	.word	0xffffc080
 8005e08:	228c      	movs	r2, #140	@ 0x8c
 8005e0a:	18bb      	adds	r3, r7, r2
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	095b      	lsrs	r3, r3, #5
 8005e10:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e12:	18bb      	adds	r3, r7, r2
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	221f      	movs	r2, #31
 8005e18:	4013      	ands	r3, r2
 8005e1a:	d102      	bne.n	8005e22 <HAL_PCD_EP_DB_Transmit+0x74a>
 8005e1c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005e1e:	3b01      	subs	r3, #1
 8005e20:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005e22:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005e24:	881b      	ldrh	r3, [r3, #0]
 8005e26:	b29a      	uxth	r2, r3
 8005e28:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005e2a:	b29b      	uxth	r3, r3
 8005e2c:	029b      	lsls	r3, r3, #10
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	4313      	orrs	r3, r2
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	4a2c      	ldr	r2, [pc, #176]	@ (8005ee8 <HAL_PCD_EP_DB_Transmit+0x810>)
 8005e36:	4313      	orrs	r3, r2
 8005e38:	b29a      	uxth	r2, r3
 8005e3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005e3c:	801a      	strh	r2, [r3, #0]
 8005e3e:	e01b      	b.n	8005e78 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8005e40:	68bb      	ldr	r3, [r7, #8]
 8005e42:	785b      	ldrb	r3, [r3, #1]
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	d117      	bne.n	8005e78 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	2250      	movs	r2, #80	@ 0x50
 8005e4e:	5a9b      	ldrh	r3, [r3, r2]
 8005e50:	b29b      	uxth	r3, r3
 8005e52:	001a      	movs	r2, r3
 8005e54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e56:	189b      	adds	r3, r3, r2
 8005e58:	657b      	str	r3, [r7, #84]	@ 0x54
 8005e5a:	68bb      	ldr	r3, [r7, #8]
 8005e5c:	781b      	ldrb	r3, [r3, #0]
 8005e5e:	00da      	lsls	r2, r3, #3
 8005e60:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005e62:	18d3      	adds	r3, r2, r3
 8005e64:	4a21      	ldr	r2, [pc, #132]	@ (8005eec <HAL_PCD_EP_DB_Transmit+0x814>)
 8005e66:	4694      	mov	ip, r2
 8005e68:	4463      	add	r3, ip
 8005e6a:	653b      	str	r3, [r7, #80]	@ 0x50
 8005e6c:	238c      	movs	r3, #140	@ 0x8c
 8005e6e:	18fb      	adds	r3, r7, r3
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	b29a      	uxth	r2, r3
 8005e74:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005e76:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	6818      	ldr	r0, [r3, #0]
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	6959      	ldr	r1, [r3, #20]
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	895a      	ldrh	r2, [r3, #10]
 8005e84:	238c      	movs	r3, #140	@ 0x8c
 8005e86:	18fb      	adds	r3, r7, r3
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	f005 fbc8 	bl	800b620 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	001a      	movs	r2, r3
 8005e96:	68bb      	ldr	r3, [r7, #8]
 8005e98:	781b      	ldrb	r3, [r3, #0]
 8005e9a:	009b      	lsls	r3, r3, #2
 8005e9c:	18d3      	adds	r3, r2, r3
 8005e9e:	881b      	ldrh	r3, [r3, #0]
 8005ea0:	b29a      	uxth	r2, r3
 8005ea2:	2014      	movs	r0, #20
 8005ea4:	183b      	adds	r3, r7, r0
 8005ea6:	4912      	ldr	r1, [pc, #72]	@ (8005ef0 <HAL_PCD_EP_DB_Transmit+0x818>)
 8005ea8:	400a      	ands	r2, r1
 8005eaa:	801a      	strh	r2, [r3, #0]
 8005eac:	183b      	adds	r3, r7, r0
 8005eae:	183a      	adds	r2, r7, r0
 8005eb0:	8812      	ldrh	r2, [r2, #0]
 8005eb2:	2110      	movs	r1, #16
 8005eb4:	404a      	eors	r2, r1
 8005eb6:	801a      	strh	r2, [r3, #0]
 8005eb8:	183b      	adds	r3, r7, r0
 8005eba:	183a      	adds	r2, r7, r0
 8005ebc:	8812      	ldrh	r2, [r2, #0]
 8005ebe:	2120      	movs	r1, #32
 8005ec0:	404a      	eors	r2, r1
 8005ec2:	801a      	strh	r2, [r3, #0]
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	001a      	movs	r2, r3
 8005eca:	68bb      	ldr	r3, [r7, #8]
 8005ecc:	781b      	ldrb	r3, [r3, #0]
 8005ece:	009b      	lsls	r3, r3, #2
 8005ed0:	18d3      	adds	r3, r2, r3
 8005ed2:	183a      	adds	r2, r7, r0
 8005ed4:	8812      	ldrh	r2, [r2, #0]
 8005ed6:	4907      	ldr	r1, [pc, #28]	@ (8005ef4 <HAL_PCD_EP_DB_Transmit+0x81c>)
 8005ed8:	430a      	orrs	r2, r1
 8005eda:	b292      	uxth	r2, r2
 8005edc:	801a      	strh	r2, [r3, #0]

  return HAL_OK;
 8005ede:	2300      	movs	r3, #0
}
 8005ee0:	0018      	movs	r0, r3
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	b024      	add	sp, #144	@ 0x90
 8005ee6:	bd80      	pop	{r7, pc}
 8005ee8:	ffff8000 	.word	0xffff8000
 8005eec:	00000406 	.word	0x00000406
 8005ef0:	ffff8fbf 	.word	0xffff8fbf
 8005ef4:	ffff8080 	.word	0xffff8080

08005ef8 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8005ef8:	b590      	push	{r4, r7, lr}
 8005efa:	b087      	sub	sp, #28
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	60f8      	str	r0, [r7, #12]
 8005f00:	0008      	movs	r0, r1
 8005f02:	0011      	movs	r1, r2
 8005f04:	607b      	str	r3, [r7, #4]
 8005f06:	240a      	movs	r4, #10
 8005f08:	193b      	adds	r3, r7, r4
 8005f0a:	1c02      	adds	r2, r0, #0
 8005f0c:	801a      	strh	r2, [r3, #0]
 8005f0e:	2308      	movs	r3, #8
 8005f10:	18fb      	adds	r3, r7, r3
 8005f12:	1c0a      	adds	r2, r1, #0
 8005f14:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8005f16:	0021      	movs	r1, r4
 8005f18:	187b      	adds	r3, r7, r1
 8005f1a:	881b      	ldrh	r3, [r3, #0]
 8005f1c:	2280      	movs	r2, #128	@ 0x80
 8005f1e:	4013      	ands	r3, r2
 8005f20:	b29b      	uxth	r3, r3
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d00c      	beq.n	8005f40 <HAL_PCDEx_PMAConfig+0x48>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005f26:	187b      	adds	r3, r7, r1
 8005f28:	881b      	ldrh	r3, [r3, #0]
 8005f2a:	2207      	movs	r2, #7
 8005f2c:	401a      	ands	r2, r3
 8005f2e:	0013      	movs	r3, r2
 8005f30:	009b      	lsls	r3, r3, #2
 8005f32:	189b      	adds	r3, r3, r2
 8005f34:	00db      	lsls	r3, r3, #3
 8005f36:	3310      	adds	r3, #16
 8005f38:	68fa      	ldr	r2, [r7, #12]
 8005f3a:	18d3      	adds	r3, r2, r3
 8005f3c:	617b      	str	r3, [r7, #20]
 8005f3e:	e00b      	b.n	8005f58 <HAL_PCDEx_PMAConfig+0x60>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005f40:	230a      	movs	r3, #10
 8005f42:	18fb      	adds	r3, r7, r3
 8005f44:	881a      	ldrh	r2, [r3, #0]
 8005f46:	0013      	movs	r3, r2
 8005f48:	009b      	lsls	r3, r3, #2
 8005f4a:	189b      	adds	r3, r3, r2
 8005f4c:	00db      	lsls	r3, r3, #3
 8005f4e:	3351      	adds	r3, #81	@ 0x51
 8005f50:	33ff      	adds	r3, #255	@ 0xff
 8005f52:	68fa      	ldr	r2, [r7, #12]
 8005f54:	18d3      	adds	r3, r2, r3
 8005f56:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8005f58:	2308      	movs	r3, #8
 8005f5a:	18fb      	adds	r3, r7, r3
 8005f5c:	881b      	ldrh	r3, [r3, #0]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d107      	bne.n	8005f72 <HAL_PCDEx_PMAConfig+0x7a>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8005f62:	697b      	ldr	r3, [r7, #20]
 8005f64:	2200      	movs	r2, #0
 8005f66:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	b29a      	uxth	r2, r3
 8005f6c:	697b      	ldr	r3, [r7, #20]
 8005f6e:	80da      	strh	r2, [r3, #6]
 8005f70:	e00b      	b.n	8005f8a <HAL_PCDEx_PMAConfig+0x92>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8005f72:	697b      	ldr	r3, [r7, #20]
 8005f74:	2201      	movs	r2, #1
 8005f76:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	b29a      	uxth	r2, r3
 8005f7c:	697b      	ldr	r3, [r7, #20]
 8005f7e:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	0c1b      	lsrs	r3, r3, #16
 8005f84:	b29a      	uxth	r2, r3
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8005f8a:	2300      	movs	r3, #0
}
 8005f8c:	0018      	movs	r0, r3
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	b007      	add	sp, #28
 8005f92:	bd90      	pop	{r4, r7, pc}

08005f94 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8005f94:	b580      	push	{r7, lr}
 8005f96:	b084      	sub	sp, #16
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8005fa2:	687a      	ldr	r2, [r7, #4]
 8005fa4:	23b4      	movs	r3, #180	@ 0xb4
 8005fa6:	009b      	lsls	r3, r3, #2
 8005fa8:	2101      	movs	r1, #1
 8005faa:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8005fac:	687a      	ldr	r2, [r7, #4]
 8005fae:	23b2      	movs	r3, #178	@ 0xb2
 8005fb0:	009b      	lsls	r3, r3, #2
 8005fb2:	2100      	movs	r1, #0
 8005fb4:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	2254      	movs	r2, #84	@ 0x54
 8005fba:	5a9b      	ldrh	r3, [r3, r2]
 8005fbc:	b29b      	uxth	r3, r3
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	b299      	uxth	r1, r3
 8005fc4:	68fb      	ldr	r3, [r7, #12]
 8005fc6:	2254      	movs	r2, #84	@ 0x54
 8005fc8:	5299      	strh	r1, [r3, r2]
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2254      	movs	r2, #84	@ 0x54
 8005fce:	5a9b      	ldrh	r3, [r3, r2]
 8005fd0:	b29b      	uxth	r3, r3
 8005fd2:	2202      	movs	r2, #2
 8005fd4:	4313      	orrs	r3, r2
 8005fd6:	b299      	uxth	r1, r3
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2254      	movs	r2, #84	@ 0x54
 8005fdc:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8005fde:	2300      	movs	r3, #0
}
 8005fe0:	0018      	movs	r0, r3
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	b004      	add	sp, #16
 8005fe6:	bd80      	pop	{r7, pc}

08005fe8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b082      	sub	sp, #8
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
 8005ff0:	000a      	movs	r2, r1
 8005ff2:	1cfb      	adds	r3, r7, #3
 8005ff4:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005ff6:	46c0      	nop			@ (mov r8, r8)
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	b002      	add	sp, #8
 8005ffc:	bd80      	pop	{r7, pc}
	...

08006000 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b088      	sub	sp, #32
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2b00      	cmp	r3, #0
 800600c:	d102      	bne.n	8006014 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800600e:	2301      	movs	r3, #1
 8006010:	f000 fb76 	bl	8006700 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	2201      	movs	r2, #1
 800601a:	4013      	ands	r3, r2
 800601c:	d100      	bne.n	8006020 <HAL_RCC_OscConfig+0x20>
 800601e:	e08e      	b.n	800613e <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8006020:	4bc5      	ldr	r3, [pc, #788]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 8006022:	685b      	ldr	r3, [r3, #4]
 8006024:	220c      	movs	r2, #12
 8006026:	4013      	ands	r3, r2
 8006028:	2b04      	cmp	r3, #4
 800602a:	d00e      	beq.n	800604a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800602c:	4bc2      	ldr	r3, [pc, #776]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 800602e:	685b      	ldr	r3, [r3, #4]
 8006030:	220c      	movs	r2, #12
 8006032:	4013      	ands	r3, r2
 8006034:	2b08      	cmp	r3, #8
 8006036:	d117      	bne.n	8006068 <HAL_RCC_OscConfig+0x68>
 8006038:	4bbf      	ldr	r3, [pc, #764]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 800603a:	685a      	ldr	r2, [r3, #4]
 800603c:	23c0      	movs	r3, #192	@ 0xc0
 800603e:	025b      	lsls	r3, r3, #9
 8006040:	401a      	ands	r2, r3
 8006042:	2380      	movs	r3, #128	@ 0x80
 8006044:	025b      	lsls	r3, r3, #9
 8006046:	429a      	cmp	r2, r3
 8006048:	d10e      	bne.n	8006068 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800604a:	4bbb      	ldr	r3, [pc, #748]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	2380      	movs	r3, #128	@ 0x80
 8006050:	029b      	lsls	r3, r3, #10
 8006052:	4013      	ands	r3, r2
 8006054:	d100      	bne.n	8006058 <HAL_RCC_OscConfig+0x58>
 8006056:	e071      	b.n	800613c <HAL_RCC_OscConfig+0x13c>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	2b00      	cmp	r3, #0
 800605e:	d000      	beq.n	8006062 <HAL_RCC_OscConfig+0x62>
 8006060:	e06c      	b.n	800613c <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8006062:	2301      	movs	r3, #1
 8006064:	f000 fb4c 	bl	8006700 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	2b01      	cmp	r3, #1
 800606e:	d107      	bne.n	8006080 <HAL_RCC_OscConfig+0x80>
 8006070:	4bb1      	ldr	r3, [pc, #708]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 8006072:	681a      	ldr	r2, [r3, #0]
 8006074:	4bb0      	ldr	r3, [pc, #704]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 8006076:	2180      	movs	r1, #128	@ 0x80
 8006078:	0249      	lsls	r1, r1, #9
 800607a:	430a      	orrs	r2, r1
 800607c:	601a      	str	r2, [r3, #0]
 800607e:	e02f      	b.n	80060e0 <HAL_RCC_OscConfig+0xe0>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	2b00      	cmp	r3, #0
 8006086:	d10c      	bne.n	80060a2 <HAL_RCC_OscConfig+0xa2>
 8006088:	4bab      	ldr	r3, [pc, #684]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 800608a:	681a      	ldr	r2, [r3, #0]
 800608c:	4baa      	ldr	r3, [pc, #680]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 800608e:	49ab      	ldr	r1, [pc, #684]	@ (800633c <HAL_RCC_OscConfig+0x33c>)
 8006090:	400a      	ands	r2, r1
 8006092:	601a      	str	r2, [r3, #0]
 8006094:	4ba8      	ldr	r3, [pc, #672]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 8006096:	681a      	ldr	r2, [r3, #0]
 8006098:	4ba7      	ldr	r3, [pc, #668]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 800609a:	49a9      	ldr	r1, [pc, #676]	@ (8006340 <HAL_RCC_OscConfig+0x340>)
 800609c:	400a      	ands	r2, r1
 800609e:	601a      	str	r2, [r3, #0]
 80060a0:	e01e      	b.n	80060e0 <HAL_RCC_OscConfig+0xe0>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	685b      	ldr	r3, [r3, #4]
 80060a6:	2b05      	cmp	r3, #5
 80060a8:	d10e      	bne.n	80060c8 <HAL_RCC_OscConfig+0xc8>
 80060aa:	4ba3      	ldr	r3, [pc, #652]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	4ba2      	ldr	r3, [pc, #648]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 80060b0:	2180      	movs	r1, #128	@ 0x80
 80060b2:	02c9      	lsls	r1, r1, #11
 80060b4:	430a      	orrs	r2, r1
 80060b6:	601a      	str	r2, [r3, #0]
 80060b8:	4b9f      	ldr	r3, [pc, #636]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 80060ba:	681a      	ldr	r2, [r3, #0]
 80060bc:	4b9e      	ldr	r3, [pc, #632]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 80060be:	2180      	movs	r1, #128	@ 0x80
 80060c0:	0249      	lsls	r1, r1, #9
 80060c2:	430a      	orrs	r2, r1
 80060c4:	601a      	str	r2, [r3, #0]
 80060c6:	e00b      	b.n	80060e0 <HAL_RCC_OscConfig+0xe0>
 80060c8:	4b9b      	ldr	r3, [pc, #620]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 80060ca:	681a      	ldr	r2, [r3, #0]
 80060cc:	4b9a      	ldr	r3, [pc, #616]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 80060ce:	499b      	ldr	r1, [pc, #620]	@ (800633c <HAL_RCC_OscConfig+0x33c>)
 80060d0:	400a      	ands	r2, r1
 80060d2:	601a      	str	r2, [r3, #0]
 80060d4:	4b98      	ldr	r3, [pc, #608]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 80060d6:	681a      	ldr	r2, [r3, #0]
 80060d8:	4b97      	ldr	r3, [pc, #604]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 80060da:	4999      	ldr	r1, [pc, #612]	@ (8006340 <HAL_RCC_OscConfig+0x340>)
 80060dc:	400a      	ands	r2, r1
 80060de:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	685b      	ldr	r3, [r3, #4]
 80060e4:	2b00      	cmp	r3, #0
 80060e6:	d014      	beq.n	8006112 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060e8:	f7fd f9d8 	bl	800349c <HAL_GetTick>
 80060ec:	0003      	movs	r3, r0
 80060ee:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80060f0:	e008      	b.n	8006104 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80060f2:	f7fd f9d3 	bl	800349c <HAL_GetTick>
 80060f6:	0002      	movs	r2, r0
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	1ad3      	subs	r3, r2, r3
 80060fc:	2b64      	cmp	r3, #100	@ 0x64
 80060fe:	d901      	bls.n	8006104 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8006100:	2303      	movs	r3, #3
 8006102:	e2fd      	b.n	8006700 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006104:	4b8c      	ldr	r3, [pc, #560]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 8006106:	681a      	ldr	r2, [r3, #0]
 8006108:	2380      	movs	r3, #128	@ 0x80
 800610a:	029b      	lsls	r3, r3, #10
 800610c:	4013      	ands	r3, r2
 800610e:	d0f0      	beq.n	80060f2 <HAL_RCC_OscConfig+0xf2>
 8006110:	e015      	b.n	800613e <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006112:	f7fd f9c3 	bl	800349c <HAL_GetTick>
 8006116:	0003      	movs	r3, r0
 8006118:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800611a:	e008      	b.n	800612e <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800611c:	f7fd f9be 	bl	800349c <HAL_GetTick>
 8006120:	0002      	movs	r2, r0
 8006122:	69bb      	ldr	r3, [r7, #24]
 8006124:	1ad3      	subs	r3, r2, r3
 8006126:	2b64      	cmp	r3, #100	@ 0x64
 8006128:	d901      	bls.n	800612e <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800612a:	2303      	movs	r3, #3
 800612c:	e2e8      	b.n	8006700 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800612e:	4b82      	ldr	r3, [pc, #520]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 8006130:	681a      	ldr	r2, [r3, #0]
 8006132:	2380      	movs	r3, #128	@ 0x80
 8006134:	029b      	lsls	r3, r3, #10
 8006136:	4013      	ands	r3, r2
 8006138:	d1f0      	bne.n	800611c <HAL_RCC_OscConfig+0x11c>
 800613a:	e000      	b.n	800613e <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800613c:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	2202      	movs	r2, #2
 8006144:	4013      	ands	r3, r2
 8006146:	d100      	bne.n	800614a <HAL_RCC_OscConfig+0x14a>
 8006148:	e06c      	b.n	8006224 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800614a:	4b7b      	ldr	r3, [pc, #492]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 800614c:	685b      	ldr	r3, [r3, #4]
 800614e:	220c      	movs	r2, #12
 8006150:	4013      	ands	r3, r2
 8006152:	d00e      	beq.n	8006172 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8006154:	4b78      	ldr	r3, [pc, #480]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 8006156:	685b      	ldr	r3, [r3, #4]
 8006158:	220c      	movs	r2, #12
 800615a:	4013      	ands	r3, r2
 800615c:	2b08      	cmp	r3, #8
 800615e:	d11f      	bne.n	80061a0 <HAL_RCC_OscConfig+0x1a0>
 8006160:	4b75      	ldr	r3, [pc, #468]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 8006162:	685a      	ldr	r2, [r3, #4]
 8006164:	23c0      	movs	r3, #192	@ 0xc0
 8006166:	025b      	lsls	r3, r3, #9
 8006168:	401a      	ands	r2, r3
 800616a:	2380      	movs	r3, #128	@ 0x80
 800616c:	021b      	lsls	r3, r3, #8
 800616e:	429a      	cmp	r2, r3
 8006170:	d116      	bne.n	80061a0 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006172:	4b71      	ldr	r3, [pc, #452]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	2202      	movs	r2, #2
 8006178:	4013      	ands	r3, r2
 800617a:	d005      	beq.n	8006188 <HAL_RCC_OscConfig+0x188>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	68db      	ldr	r3, [r3, #12]
 8006180:	2b01      	cmp	r3, #1
 8006182:	d001      	beq.n	8006188 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8006184:	2301      	movs	r3, #1
 8006186:	e2bb      	b.n	8006700 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006188:	4b6b      	ldr	r3, [pc, #428]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	22f8      	movs	r2, #248	@ 0xf8
 800618e:	4393      	bics	r3, r2
 8006190:	0019      	movs	r1, r3
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	691b      	ldr	r3, [r3, #16]
 8006196:	00da      	lsls	r2, r3, #3
 8006198:	4b67      	ldr	r3, [pc, #412]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 800619a:	430a      	orrs	r2, r1
 800619c:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800619e:	e041      	b.n	8006224 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	68db      	ldr	r3, [r3, #12]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d024      	beq.n	80061f2 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80061a8:	4b63      	ldr	r3, [pc, #396]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 80061aa:	681a      	ldr	r2, [r3, #0]
 80061ac:	4b62      	ldr	r3, [pc, #392]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 80061ae:	2101      	movs	r1, #1
 80061b0:	430a      	orrs	r2, r1
 80061b2:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061b4:	f7fd f972 	bl	800349c <HAL_GetTick>
 80061b8:	0003      	movs	r3, r0
 80061ba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061bc:	e008      	b.n	80061d0 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80061be:	f7fd f96d 	bl	800349c <HAL_GetTick>
 80061c2:	0002      	movs	r2, r0
 80061c4:	69bb      	ldr	r3, [r7, #24]
 80061c6:	1ad3      	subs	r3, r2, r3
 80061c8:	2b02      	cmp	r3, #2
 80061ca:	d901      	bls.n	80061d0 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80061cc:	2303      	movs	r3, #3
 80061ce:	e297      	b.n	8006700 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80061d0:	4b59      	ldr	r3, [pc, #356]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	2202      	movs	r2, #2
 80061d6:	4013      	ands	r3, r2
 80061d8:	d0f1      	beq.n	80061be <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80061da:	4b57      	ldr	r3, [pc, #348]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	22f8      	movs	r2, #248	@ 0xf8
 80061e0:	4393      	bics	r3, r2
 80061e2:	0019      	movs	r1, r3
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	691b      	ldr	r3, [r3, #16]
 80061e8:	00da      	lsls	r2, r3, #3
 80061ea:	4b53      	ldr	r3, [pc, #332]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 80061ec:	430a      	orrs	r2, r1
 80061ee:	601a      	str	r2, [r3, #0]
 80061f0:	e018      	b.n	8006224 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80061f2:	4b51      	ldr	r3, [pc, #324]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 80061f4:	681a      	ldr	r2, [r3, #0]
 80061f6:	4b50      	ldr	r3, [pc, #320]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 80061f8:	2101      	movs	r1, #1
 80061fa:	438a      	bics	r2, r1
 80061fc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80061fe:	f7fd f94d 	bl	800349c <HAL_GetTick>
 8006202:	0003      	movs	r3, r0
 8006204:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006206:	e008      	b.n	800621a <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006208:	f7fd f948 	bl	800349c <HAL_GetTick>
 800620c:	0002      	movs	r2, r0
 800620e:	69bb      	ldr	r3, [r7, #24]
 8006210:	1ad3      	subs	r3, r2, r3
 8006212:	2b02      	cmp	r3, #2
 8006214:	d901      	bls.n	800621a <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 8006216:	2303      	movs	r3, #3
 8006218:	e272      	b.n	8006700 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800621a:	4b47      	ldr	r3, [pc, #284]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	2202      	movs	r2, #2
 8006220:	4013      	ands	r3, r2
 8006222:	d1f1      	bne.n	8006208 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	2208      	movs	r2, #8
 800622a:	4013      	ands	r3, r2
 800622c:	d036      	beq.n	800629c <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	69db      	ldr	r3, [r3, #28]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d019      	beq.n	800626a <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006236:	4b40      	ldr	r3, [pc, #256]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 8006238:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800623a:	4b3f      	ldr	r3, [pc, #252]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 800623c:	2101      	movs	r1, #1
 800623e:	430a      	orrs	r2, r1
 8006240:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006242:	f7fd f92b 	bl	800349c <HAL_GetTick>
 8006246:	0003      	movs	r3, r0
 8006248:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800624a:	e008      	b.n	800625e <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800624c:	f7fd f926 	bl	800349c <HAL_GetTick>
 8006250:	0002      	movs	r2, r0
 8006252:	69bb      	ldr	r3, [r7, #24]
 8006254:	1ad3      	subs	r3, r2, r3
 8006256:	2b02      	cmp	r3, #2
 8006258:	d901      	bls.n	800625e <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800625a:	2303      	movs	r3, #3
 800625c:	e250      	b.n	8006700 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800625e:	4b36      	ldr	r3, [pc, #216]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 8006260:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006262:	2202      	movs	r2, #2
 8006264:	4013      	ands	r3, r2
 8006266:	d0f1      	beq.n	800624c <HAL_RCC_OscConfig+0x24c>
 8006268:	e018      	b.n	800629c <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800626a:	4b33      	ldr	r3, [pc, #204]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 800626c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800626e:	4b32      	ldr	r3, [pc, #200]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 8006270:	2101      	movs	r1, #1
 8006272:	438a      	bics	r2, r1
 8006274:	625a      	str	r2, [r3, #36]	@ 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006276:	f7fd f911 	bl	800349c <HAL_GetTick>
 800627a:	0003      	movs	r3, r0
 800627c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800627e:	e008      	b.n	8006292 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006280:	f7fd f90c 	bl	800349c <HAL_GetTick>
 8006284:	0002      	movs	r2, r0
 8006286:	69bb      	ldr	r3, [r7, #24]
 8006288:	1ad3      	subs	r3, r2, r3
 800628a:	2b02      	cmp	r3, #2
 800628c:	d901      	bls.n	8006292 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800628e:	2303      	movs	r3, #3
 8006290:	e236      	b.n	8006700 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006292:	4b29      	ldr	r3, [pc, #164]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 8006294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006296:	2202      	movs	r2, #2
 8006298:	4013      	ands	r3, r2
 800629a:	d1f1      	bne.n	8006280 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	2204      	movs	r2, #4
 80062a2:	4013      	ands	r3, r2
 80062a4:	d100      	bne.n	80062a8 <HAL_RCC_OscConfig+0x2a8>
 80062a6:	e0b5      	b.n	8006414 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 80062a8:	201f      	movs	r0, #31
 80062aa:	183b      	adds	r3, r7, r0
 80062ac:	2200      	movs	r2, #0
 80062ae:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80062b0:	4b21      	ldr	r3, [pc, #132]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 80062b2:	69da      	ldr	r2, [r3, #28]
 80062b4:	2380      	movs	r3, #128	@ 0x80
 80062b6:	055b      	lsls	r3, r3, #21
 80062b8:	4013      	ands	r3, r2
 80062ba:	d110      	bne.n	80062de <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062bc:	4b1e      	ldr	r3, [pc, #120]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 80062be:	69da      	ldr	r2, [r3, #28]
 80062c0:	4b1d      	ldr	r3, [pc, #116]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 80062c2:	2180      	movs	r1, #128	@ 0x80
 80062c4:	0549      	lsls	r1, r1, #21
 80062c6:	430a      	orrs	r2, r1
 80062c8:	61da      	str	r2, [r3, #28]
 80062ca:	4b1b      	ldr	r3, [pc, #108]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 80062cc:	69da      	ldr	r2, [r3, #28]
 80062ce:	2380      	movs	r3, #128	@ 0x80
 80062d0:	055b      	lsls	r3, r3, #21
 80062d2:	4013      	ands	r3, r2
 80062d4:	60fb      	str	r3, [r7, #12]
 80062d6:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80062d8:	183b      	adds	r3, r7, r0
 80062da:	2201      	movs	r2, #1
 80062dc:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80062de:	4b19      	ldr	r3, [pc, #100]	@ (8006344 <HAL_RCC_OscConfig+0x344>)
 80062e0:	681a      	ldr	r2, [r3, #0]
 80062e2:	2380      	movs	r3, #128	@ 0x80
 80062e4:	005b      	lsls	r3, r3, #1
 80062e6:	4013      	ands	r3, r2
 80062e8:	d11a      	bne.n	8006320 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80062ea:	4b16      	ldr	r3, [pc, #88]	@ (8006344 <HAL_RCC_OscConfig+0x344>)
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	4b15      	ldr	r3, [pc, #84]	@ (8006344 <HAL_RCC_OscConfig+0x344>)
 80062f0:	2180      	movs	r1, #128	@ 0x80
 80062f2:	0049      	lsls	r1, r1, #1
 80062f4:	430a      	orrs	r2, r1
 80062f6:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80062f8:	f7fd f8d0 	bl	800349c <HAL_GetTick>
 80062fc:	0003      	movs	r3, r0
 80062fe:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006300:	e008      	b.n	8006314 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006302:	f7fd f8cb 	bl	800349c <HAL_GetTick>
 8006306:	0002      	movs	r2, r0
 8006308:	69bb      	ldr	r3, [r7, #24]
 800630a:	1ad3      	subs	r3, r2, r3
 800630c:	2b64      	cmp	r3, #100	@ 0x64
 800630e:	d901      	bls.n	8006314 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 8006310:	2303      	movs	r3, #3
 8006312:	e1f5      	b.n	8006700 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006314:	4b0b      	ldr	r3, [pc, #44]	@ (8006344 <HAL_RCC_OscConfig+0x344>)
 8006316:	681a      	ldr	r2, [r3, #0]
 8006318:	2380      	movs	r3, #128	@ 0x80
 800631a:	005b      	lsls	r3, r3, #1
 800631c:	4013      	ands	r3, r2
 800631e:	d0f0      	beq.n	8006302 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	689b      	ldr	r3, [r3, #8]
 8006324:	2b01      	cmp	r3, #1
 8006326:	d10f      	bne.n	8006348 <HAL_RCC_OscConfig+0x348>
 8006328:	4b03      	ldr	r3, [pc, #12]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 800632a:	6a1a      	ldr	r2, [r3, #32]
 800632c:	4b02      	ldr	r3, [pc, #8]	@ (8006338 <HAL_RCC_OscConfig+0x338>)
 800632e:	2101      	movs	r1, #1
 8006330:	430a      	orrs	r2, r1
 8006332:	621a      	str	r2, [r3, #32]
 8006334:	e036      	b.n	80063a4 <HAL_RCC_OscConfig+0x3a4>
 8006336:	46c0      	nop			@ (mov r8, r8)
 8006338:	40021000 	.word	0x40021000
 800633c:	fffeffff 	.word	0xfffeffff
 8006340:	fffbffff 	.word	0xfffbffff
 8006344:	40007000 	.word	0x40007000
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	689b      	ldr	r3, [r3, #8]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d10c      	bne.n	800636a <HAL_RCC_OscConfig+0x36a>
 8006350:	4bca      	ldr	r3, [pc, #808]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006352:	6a1a      	ldr	r2, [r3, #32]
 8006354:	4bc9      	ldr	r3, [pc, #804]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006356:	2101      	movs	r1, #1
 8006358:	438a      	bics	r2, r1
 800635a:	621a      	str	r2, [r3, #32]
 800635c:	4bc7      	ldr	r3, [pc, #796]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 800635e:	6a1a      	ldr	r2, [r3, #32]
 8006360:	4bc6      	ldr	r3, [pc, #792]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006362:	2104      	movs	r1, #4
 8006364:	438a      	bics	r2, r1
 8006366:	621a      	str	r2, [r3, #32]
 8006368:	e01c      	b.n	80063a4 <HAL_RCC_OscConfig+0x3a4>
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	2b05      	cmp	r3, #5
 8006370:	d10c      	bne.n	800638c <HAL_RCC_OscConfig+0x38c>
 8006372:	4bc2      	ldr	r3, [pc, #776]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006374:	6a1a      	ldr	r2, [r3, #32]
 8006376:	4bc1      	ldr	r3, [pc, #772]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006378:	2104      	movs	r1, #4
 800637a:	430a      	orrs	r2, r1
 800637c:	621a      	str	r2, [r3, #32]
 800637e:	4bbf      	ldr	r3, [pc, #764]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006380:	6a1a      	ldr	r2, [r3, #32]
 8006382:	4bbe      	ldr	r3, [pc, #760]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006384:	2101      	movs	r1, #1
 8006386:	430a      	orrs	r2, r1
 8006388:	621a      	str	r2, [r3, #32]
 800638a:	e00b      	b.n	80063a4 <HAL_RCC_OscConfig+0x3a4>
 800638c:	4bbb      	ldr	r3, [pc, #748]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 800638e:	6a1a      	ldr	r2, [r3, #32]
 8006390:	4bba      	ldr	r3, [pc, #744]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006392:	2101      	movs	r1, #1
 8006394:	438a      	bics	r2, r1
 8006396:	621a      	str	r2, [r3, #32]
 8006398:	4bb8      	ldr	r3, [pc, #736]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 800639a:	6a1a      	ldr	r2, [r3, #32]
 800639c:	4bb7      	ldr	r3, [pc, #732]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 800639e:	2104      	movs	r1, #4
 80063a0:	438a      	bics	r2, r1
 80063a2:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	689b      	ldr	r3, [r3, #8]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d014      	beq.n	80063d6 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80063ac:	f7fd f876 	bl	800349c <HAL_GetTick>
 80063b0:	0003      	movs	r3, r0
 80063b2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063b4:	e009      	b.n	80063ca <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80063b6:	f7fd f871 	bl	800349c <HAL_GetTick>
 80063ba:	0002      	movs	r2, r0
 80063bc:	69bb      	ldr	r3, [r7, #24]
 80063be:	1ad3      	subs	r3, r2, r3
 80063c0:	4aaf      	ldr	r2, [pc, #700]	@ (8006680 <HAL_RCC_OscConfig+0x680>)
 80063c2:	4293      	cmp	r3, r2
 80063c4:	d901      	bls.n	80063ca <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80063c6:	2303      	movs	r3, #3
 80063c8:	e19a      	b.n	8006700 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80063ca:	4bac      	ldr	r3, [pc, #688]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 80063cc:	6a1b      	ldr	r3, [r3, #32]
 80063ce:	2202      	movs	r2, #2
 80063d0:	4013      	ands	r3, r2
 80063d2:	d0f0      	beq.n	80063b6 <HAL_RCC_OscConfig+0x3b6>
 80063d4:	e013      	b.n	80063fe <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80063d6:	f7fd f861 	bl	800349c <HAL_GetTick>
 80063da:	0003      	movs	r3, r0
 80063dc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80063de:	e009      	b.n	80063f4 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80063e0:	f7fd f85c 	bl	800349c <HAL_GetTick>
 80063e4:	0002      	movs	r2, r0
 80063e6:	69bb      	ldr	r3, [r7, #24]
 80063e8:	1ad3      	subs	r3, r2, r3
 80063ea:	4aa5      	ldr	r2, [pc, #660]	@ (8006680 <HAL_RCC_OscConfig+0x680>)
 80063ec:	4293      	cmp	r3, r2
 80063ee:	d901      	bls.n	80063f4 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80063f0:	2303      	movs	r3, #3
 80063f2:	e185      	b.n	8006700 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80063f4:	4ba1      	ldr	r3, [pc, #644]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 80063f6:	6a1b      	ldr	r3, [r3, #32]
 80063f8:	2202      	movs	r2, #2
 80063fa:	4013      	ands	r3, r2
 80063fc:	d1f0      	bne.n	80063e0 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80063fe:	231f      	movs	r3, #31
 8006400:	18fb      	adds	r3, r7, r3
 8006402:	781b      	ldrb	r3, [r3, #0]
 8006404:	2b01      	cmp	r3, #1
 8006406:	d105      	bne.n	8006414 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006408:	4b9c      	ldr	r3, [pc, #624]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 800640a:	69da      	ldr	r2, [r3, #28]
 800640c:	4b9b      	ldr	r3, [pc, #620]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 800640e:	499d      	ldr	r1, [pc, #628]	@ (8006684 <HAL_RCC_OscConfig+0x684>)
 8006410:	400a      	ands	r2, r1
 8006412:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	2210      	movs	r2, #16
 800641a:	4013      	ands	r3, r2
 800641c:	d063      	beq.n	80064e6 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	695b      	ldr	r3, [r3, #20]
 8006422:	2b01      	cmp	r3, #1
 8006424:	d12a      	bne.n	800647c <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8006426:	4b95      	ldr	r3, [pc, #596]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006428:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800642a:	4b94      	ldr	r3, [pc, #592]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 800642c:	2104      	movs	r1, #4
 800642e:	430a      	orrs	r2, r1
 8006430:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8006432:	4b92      	ldr	r3, [pc, #584]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006434:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006436:	4b91      	ldr	r3, [pc, #580]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006438:	2101      	movs	r1, #1
 800643a:	430a      	orrs	r2, r1
 800643c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800643e:	f7fd f82d 	bl	800349c <HAL_GetTick>
 8006442:	0003      	movs	r3, r0
 8006444:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8006446:	e008      	b.n	800645a <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8006448:	f7fd f828 	bl	800349c <HAL_GetTick>
 800644c:	0002      	movs	r2, r0
 800644e:	69bb      	ldr	r3, [r7, #24]
 8006450:	1ad3      	subs	r3, r2, r3
 8006452:	2b02      	cmp	r3, #2
 8006454:	d901      	bls.n	800645a <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8006456:	2303      	movs	r3, #3
 8006458:	e152      	b.n	8006700 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800645a:	4b88      	ldr	r3, [pc, #544]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 800645c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800645e:	2202      	movs	r2, #2
 8006460:	4013      	ands	r3, r2
 8006462:	d0f1      	beq.n	8006448 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8006464:	4b85      	ldr	r3, [pc, #532]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006466:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006468:	22f8      	movs	r2, #248	@ 0xf8
 800646a:	4393      	bics	r3, r2
 800646c:	0019      	movs	r1, r3
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	699b      	ldr	r3, [r3, #24]
 8006472:	00da      	lsls	r2, r3, #3
 8006474:	4b81      	ldr	r3, [pc, #516]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006476:	430a      	orrs	r2, r1
 8006478:	635a      	str	r2, [r3, #52]	@ 0x34
 800647a:	e034      	b.n	80064e6 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	695b      	ldr	r3, [r3, #20]
 8006480:	3305      	adds	r3, #5
 8006482:	d111      	bne.n	80064a8 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8006484:	4b7d      	ldr	r3, [pc, #500]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006486:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006488:	4b7c      	ldr	r3, [pc, #496]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 800648a:	2104      	movs	r1, #4
 800648c:	438a      	bics	r2, r1
 800648e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8006490:	4b7a      	ldr	r3, [pc, #488]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006492:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006494:	22f8      	movs	r2, #248	@ 0xf8
 8006496:	4393      	bics	r3, r2
 8006498:	0019      	movs	r1, r3
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	699b      	ldr	r3, [r3, #24]
 800649e:	00da      	lsls	r2, r3, #3
 80064a0:	4b76      	ldr	r3, [pc, #472]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 80064a2:	430a      	orrs	r2, r1
 80064a4:	635a      	str	r2, [r3, #52]	@ 0x34
 80064a6:	e01e      	b.n	80064e6 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80064a8:	4b74      	ldr	r3, [pc, #464]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 80064aa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80064ac:	4b73      	ldr	r3, [pc, #460]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 80064ae:	2104      	movs	r1, #4
 80064b0:	430a      	orrs	r2, r1
 80064b2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 80064b4:	4b71      	ldr	r3, [pc, #452]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 80064b6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80064b8:	4b70      	ldr	r3, [pc, #448]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 80064ba:	2101      	movs	r1, #1
 80064bc:	438a      	bics	r2, r1
 80064be:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80064c0:	f7fc ffec 	bl	800349c <HAL_GetTick>
 80064c4:	0003      	movs	r3, r0
 80064c6:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80064c8:	e008      	b.n	80064dc <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80064ca:	f7fc ffe7 	bl	800349c <HAL_GetTick>
 80064ce:	0002      	movs	r2, r0
 80064d0:	69bb      	ldr	r3, [r7, #24]
 80064d2:	1ad3      	subs	r3, r2, r3
 80064d4:	2b02      	cmp	r3, #2
 80064d6:	d901      	bls.n	80064dc <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80064d8:	2303      	movs	r3, #3
 80064da:	e111      	b.n	8006700 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80064dc:	4b67      	ldr	r3, [pc, #412]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 80064de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80064e0:	2202      	movs	r2, #2
 80064e2:	4013      	ands	r3, r2
 80064e4:	d1f1      	bne.n	80064ca <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	2220      	movs	r2, #32
 80064ec:	4013      	ands	r3, r2
 80064ee:	d05c      	beq.n	80065aa <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80064f0:	4b62      	ldr	r3, [pc, #392]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	220c      	movs	r2, #12
 80064f6:	4013      	ands	r3, r2
 80064f8:	2b0c      	cmp	r3, #12
 80064fa:	d00e      	beq.n	800651a <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80064fc:	4b5f      	ldr	r3, [pc, #380]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	220c      	movs	r2, #12
 8006502:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8006504:	2b08      	cmp	r3, #8
 8006506:	d114      	bne.n	8006532 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8006508:	4b5c      	ldr	r3, [pc, #368]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 800650a:	685a      	ldr	r2, [r3, #4]
 800650c:	23c0      	movs	r3, #192	@ 0xc0
 800650e:	025b      	lsls	r3, r3, #9
 8006510:	401a      	ands	r2, r3
 8006512:	23c0      	movs	r3, #192	@ 0xc0
 8006514:	025b      	lsls	r3, r3, #9
 8006516:	429a      	cmp	r2, r3
 8006518:	d10b      	bne.n	8006532 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800651a:	4b58      	ldr	r3, [pc, #352]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 800651c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800651e:	2380      	movs	r3, #128	@ 0x80
 8006520:	029b      	lsls	r3, r3, #10
 8006522:	4013      	ands	r3, r2
 8006524:	d040      	beq.n	80065a8 <HAL_RCC_OscConfig+0x5a8>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6a1b      	ldr	r3, [r3, #32]
 800652a:	2b01      	cmp	r3, #1
 800652c:	d03c      	beq.n	80065a8 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800652e:	2301      	movs	r3, #1
 8006530:	e0e6      	b.n	8006700 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6a1b      	ldr	r3, [r3, #32]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d01b      	beq.n	8006572 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800653a:	4b50      	ldr	r3, [pc, #320]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 800653c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800653e:	4b4f      	ldr	r3, [pc, #316]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006540:	2180      	movs	r1, #128	@ 0x80
 8006542:	0249      	lsls	r1, r1, #9
 8006544:	430a      	orrs	r2, r1
 8006546:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006548:	f7fc ffa8 	bl	800349c <HAL_GetTick>
 800654c:	0003      	movs	r3, r0
 800654e:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8006550:	e008      	b.n	8006564 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006552:	f7fc ffa3 	bl	800349c <HAL_GetTick>
 8006556:	0002      	movs	r2, r0
 8006558:	69bb      	ldr	r3, [r7, #24]
 800655a:	1ad3      	subs	r3, r2, r3
 800655c:	2b02      	cmp	r3, #2
 800655e:	d901      	bls.n	8006564 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8006560:	2303      	movs	r3, #3
 8006562:	e0cd      	b.n	8006700 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8006564:	4b45      	ldr	r3, [pc, #276]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006566:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006568:	2380      	movs	r3, #128	@ 0x80
 800656a:	029b      	lsls	r3, r3, #10
 800656c:	4013      	ands	r3, r2
 800656e:	d0f0      	beq.n	8006552 <HAL_RCC_OscConfig+0x552>
 8006570:	e01b      	b.n	80065aa <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8006572:	4b42      	ldr	r3, [pc, #264]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006574:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006576:	4b41      	ldr	r3, [pc, #260]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006578:	4943      	ldr	r1, [pc, #268]	@ (8006688 <HAL_RCC_OscConfig+0x688>)
 800657a:	400a      	ands	r2, r1
 800657c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800657e:	f7fc ff8d 	bl	800349c <HAL_GetTick>
 8006582:	0003      	movs	r3, r0
 8006584:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8006586:	e008      	b.n	800659a <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006588:	f7fc ff88 	bl	800349c <HAL_GetTick>
 800658c:	0002      	movs	r2, r0
 800658e:	69bb      	ldr	r3, [r7, #24]
 8006590:	1ad3      	subs	r3, r2, r3
 8006592:	2b02      	cmp	r3, #2
 8006594:	d901      	bls.n	800659a <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8006596:	2303      	movs	r3, #3
 8006598:	e0b2      	b.n	8006700 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800659a:	4b38      	ldr	r3, [pc, #224]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 800659c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800659e:	2380      	movs	r3, #128	@ 0x80
 80065a0:	029b      	lsls	r3, r3, #10
 80065a2:	4013      	ands	r3, r2
 80065a4:	d1f0      	bne.n	8006588 <HAL_RCC_OscConfig+0x588>
 80065a6:	e000      	b.n	80065aa <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80065a8:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d100      	bne.n	80065b4 <HAL_RCC_OscConfig+0x5b4>
 80065b2:	e0a4      	b.n	80066fe <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80065b4:	4b31      	ldr	r3, [pc, #196]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 80065b6:	685b      	ldr	r3, [r3, #4]
 80065b8:	220c      	movs	r2, #12
 80065ba:	4013      	ands	r3, r2
 80065bc:	2b08      	cmp	r3, #8
 80065be:	d100      	bne.n	80065c2 <HAL_RCC_OscConfig+0x5c2>
 80065c0:	e078      	b.n	80066b4 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065c6:	2b02      	cmp	r3, #2
 80065c8:	d14c      	bne.n	8006664 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065ca:	4b2c      	ldr	r3, [pc, #176]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 80065cc:	681a      	ldr	r2, [r3, #0]
 80065ce:	4b2b      	ldr	r3, [pc, #172]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 80065d0:	492e      	ldr	r1, [pc, #184]	@ (800668c <HAL_RCC_OscConfig+0x68c>)
 80065d2:	400a      	ands	r2, r1
 80065d4:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80065d6:	f7fc ff61 	bl	800349c <HAL_GetTick>
 80065da:	0003      	movs	r3, r0
 80065dc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80065de:	e008      	b.n	80065f2 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80065e0:	f7fc ff5c 	bl	800349c <HAL_GetTick>
 80065e4:	0002      	movs	r2, r0
 80065e6:	69bb      	ldr	r3, [r7, #24]
 80065e8:	1ad3      	subs	r3, r2, r3
 80065ea:	2b02      	cmp	r3, #2
 80065ec:	d901      	bls.n	80065f2 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80065ee:	2303      	movs	r3, #3
 80065f0:	e086      	b.n	8006700 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80065f2:	4b22      	ldr	r3, [pc, #136]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 80065f4:	681a      	ldr	r2, [r3, #0]
 80065f6:	2380      	movs	r3, #128	@ 0x80
 80065f8:	049b      	lsls	r3, r3, #18
 80065fa:	4013      	ands	r3, r2
 80065fc:	d1f0      	bne.n	80065e0 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80065fe:	4b1f      	ldr	r3, [pc, #124]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006600:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006602:	220f      	movs	r2, #15
 8006604:	4393      	bics	r3, r2
 8006606:	0019      	movs	r1, r3
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800660c:	4b1b      	ldr	r3, [pc, #108]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 800660e:	430a      	orrs	r2, r1
 8006610:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006612:	4b1a      	ldr	r3, [pc, #104]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	4a1e      	ldr	r2, [pc, #120]	@ (8006690 <HAL_RCC_OscConfig+0x690>)
 8006618:	4013      	ands	r3, r2
 800661a:	0019      	movs	r1, r3
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006624:	431a      	orrs	r2, r3
 8006626:	4b15      	ldr	r3, [pc, #84]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006628:	430a      	orrs	r2, r1
 800662a:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800662c:	4b13      	ldr	r3, [pc, #76]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	4b12      	ldr	r3, [pc, #72]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006632:	2180      	movs	r1, #128	@ 0x80
 8006634:	0449      	lsls	r1, r1, #17
 8006636:	430a      	orrs	r2, r1
 8006638:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800663a:	f7fc ff2f 	bl	800349c <HAL_GetTick>
 800663e:	0003      	movs	r3, r0
 8006640:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006642:	e008      	b.n	8006656 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006644:	f7fc ff2a 	bl	800349c <HAL_GetTick>
 8006648:	0002      	movs	r2, r0
 800664a:	69bb      	ldr	r3, [r7, #24]
 800664c:	1ad3      	subs	r3, r2, r3
 800664e:	2b02      	cmp	r3, #2
 8006650:	d901      	bls.n	8006656 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8006652:	2303      	movs	r3, #3
 8006654:	e054      	b.n	8006700 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8006656:	4b09      	ldr	r3, [pc, #36]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006658:	681a      	ldr	r2, [r3, #0]
 800665a:	2380      	movs	r3, #128	@ 0x80
 800665c:	049b      	lsls	r3, r3, #18
 800665e:	4013      	ands	r3, r2
 8006660:	d0f0      	beq.n	8006644 <HAL_RCC_OscConfig+0x644>
 8006662:	e04c      	b.n	80066fe <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006664:	4b05      	ldr	r3, [pc, #20]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 8006666:	681a      	ldr	r2, [r3, #0]
 8006668:	4b04      	ldr	r3, [pc, #16]	@ (800667c <HAL_RCC_OscConfig+0x67c>)
 800666a:	4908      	ldr	r1, [pc, #32]	@ (800668c <HAL_RCC_OscConfig+0x68c>)
 800666c:	400a      	ands	r2, r1
 800666e:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006670:	f7fc ff14 	bl	800349c <HAL_GetTick>
 8006674:	0003      	movs	r3, r0
 8006676:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006678:	e015      	b.n	80066a6 <HAL_RCC_OscConfig+0x6a6>
 800667a:	46c0      	nop			@ (mov r8, r8)
 800667c:	40021000 	.word	0x40021000
 8006680:	00001388 	.word	0x00001388
 8006684:	efffffff 	.word	0xefffffff
 8006688:	fffeffff 	.word	0xfffeffff
 800668c:	feffffff 	.word	0xfeffffff
 8006690:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006694:	f7fc ff02 	bl	800349c <HAL_GetTick>
 8006698:	0002      	movs	r2, r0
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	2b02      	cmp	r3, #2
 80066a0:	d901      	bls.n	80066a6 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 80066a2:	2303      	movs	r3, #3
 80066a4:	e02c      	b.n	8006700 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80066a6:	4b18      	ldr	r3, [pc, #96]	@ (8006708 <HAL_RCC_OscConfig+0x708>)
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	2380      	movs	r3, #128	@ 0x80
 80066ac:	049b      	lsls	r3, r3, #18
 80066ae:	4013      	ands	r3, r2
 80066b0:	d1f0      	bne.n	8006694 <HAL_RCC_OscConfig+0x694>
 80066b2:	e024      	b.n	80066fe <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d101      	bne.n	80066c0 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80066bc:	2301      	movs	r3, #1
 80066be:	e01f      	b.n	8006700 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80066c0:	4b11      	ldr	r3, [pc, #68]	@ (8006708 <HAL_RCC_OscConfig+0x708>)
 80066c2:	685b      	ldr	r3, [r3, #4]
 80066c4:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80066c6:	4b10      	ldr	r3, [pc, #64]	@ (8006708 <HAL_RCC_OscConfig+0x708>)
 80066c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066ca:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80066cc:	697a      	ldr	r2, [r7, #20]
 80066ce:	23c0      	movs	r3, #192	@ 0xc0
 80066d0:	025b      	lsls	r3, r3, #9
 80066d2:	401a      	ands	r2, r3
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066d8:	429a      	cmp	r2, r3
 80066da:	d10e      	bne.n	80066fa <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80066dc:	693b      	ldr	r3, [r7, #16]
 80066de:	220f      	movs	r2, #15
 80066e0:	401a      	ands	r2, r3
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80066e6:	429a      	cmp	r2, r3
 80066e8:	d107      	bne.n	80066fa <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80066ea:	697a      	ldr	r2, [r7, #20]
 80066ec:	23f0      	movs	r3, #240	@ 0xf0
 80066ee:	039b      	lsls	r3, r3, #14
 80066f0:	401a      	ands	r2, r3
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80066f6:	429a      	cmp	r2, r3
 80066f8:	d001      	beq.n	80066fe <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	e000      	b.n	8006700 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80066fe:	2300      	movs	r3, #0
}
 8006700:	0018      	movs	r0, r3
 8006702:	46bd      	mov	sp, r7
 8006704:	b008      	add	sp, #32
 8006706:	bd80      	pop	{r7, pc}
 8006708:	40021000 	.word	0x40021000

0800670c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800670c:	b580      	push	{r7, lr}
 800670e:	b084      	sub	sp, #16
 8006710:	af00      	add	r7, sp, #0
 8006712:	6078      	str	r0, [r7, #4]
 8006714:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d101      	bne.n	8006720 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800671c:	2301      	movs	r3, #1
 800671e:	e0bf      	b.n	80068a0 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006720:	4b61      	ldr	r3, [pc, #388]	@ (80068a8 <HAL_RCC_ClockConfig+0x19c>)
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	2201      	movs	r2, #1
 8006726:	4013      	ands	r3, r2
 8006728:	683a      	ldr	r2, [r7, #0]
 800672a:	429a      	cmp	r2, r3
 800672c:	d911      	bls.n	8006752 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800672e:	4b5e      	ldr	r3, [pc, #376]	@ (80068a8 <HAL_RCC_ClockConfig+0x19c>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	2201      	movs	r2, #1
 8006734:	4393      	bics	r3, r2
 8006736:	0019      	movs	r1, r3
 8006738:	4b5b      	ldr	r3, [pc, #364]	@ (80068a8 <HAL_RCC_ClockConfig+0x19c>)
 800673a:	683a      	ldr	r2, [r7, #0]
 800673c:	430a      	orrs	r2, r1
 800673e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006740:	4b59      	ldr	r3, [pc, #356]	@ (80068a8 <HAL_RCC_ClockConfig+0x19c>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	2201      	movs	r2, #1
 8006746:	4013      	ands	r3, r2
 8006748:	683a      	ldr	r2, [r7, #0]
 800674a:	429a      	cmp	r2, r3
 800674c:	d001      	beq.n	8006752 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	e0a6      	b.n	80068a0 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	2202      	movs	r2, #2
 8006758:	4013      	ands	r3, r2
 800675a:	d015      	beq.n	8006788 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	681b      	ldr	r3, [r3, #0]
 8006760:	2204      	movs	r2, #4
 8006762:	4013      	ands	r3, r2
 8006764:	d006      	beq.n	8006774 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8006766:	4b51      	ldr	r3, [pc, #324]	@ (80068ac <HAL_RCC_ClockConfig+0x1a0>)
 8006768:	685a      	ldr	r2, [r3, #4]
 800676a:	4b50      	ldr	r3, [pc, #320]	@ (80068ac <HAL_RCC_ClockConfig+0x1a0>)
 800676c:	21e0      	movs	r1, #224	@ 0xe0
 800676e:	00c9      	lsls	r1, r1, #3
 8006770:	430a      	orrs	r2, r1
 8006772:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006774:	4b4d      	ldr	r3, [pc, #308]	@ (80068ac <HAL_RCC_ClockConfig+0x1a0>)
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	22f0      	movs	r2, #240	@ 0xf0
 800677a:	4393      	bics	r3, r2
 800677c:	0019      	movs	r1, r3
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	689a      	ldr	r2, [r3, #8]
 8006782:	4b4a      	ldr	r3, [pc, #296]	@ (80068ac <HAL_RCC_ClockConfig+0x1a0>)
 8006784:	430a      	orrs	r2, r1
 8006786:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	2201      	movs	r2, #1
 800678e:	4013      	ands	r3, r2
 8006790:	d04c      	beq.n	800682c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	2b01      	cmp	r3, #1
 8006798:	d107      	bne.n	80067aa <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800679a:	4b44      	ldr	r3, [pc, #272]	@ (80068ac <HAL_RCC_ClockConfig+0x1a0>)
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	2380      	movs	r3, #128	@ 0x80
 80067a0:	029b      	lsls	r3, r3, #10
 80067a2:	4013      	ands	r3, r2
 80067a4:	d120      	bne.n	80067e8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80067a6:	2301      	movs	r3, #1
 80067a8:	e07a      	b.n	80068a0 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	685b      	ldr	r3, [r3, #4]
 80067ae:	2b02      	cmp	r3, #2
 80067b0:	d107      	bne.n	80067c2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80067b2:	4b3e      	ldr	r3, [pc, #248]	@ (80068ac <HAL_RCC_ClockConfig+0x1a0>)
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	2380      	movs	r3, #128	@ 0x80
 80067b8:	049b      	lsls	r3, r3, #18
 80067ba:	4013      	ands	r3, r2
 80067bc:	d114      	bne.n	80067e8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80067be:	2301      	movs	r3, #1
 80067c0:	e06e      	b.n	80068a0 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	685b      	ldr	r3, [r3, #4]
 80067c6:	2b03      	cmp	r3, #3
 80067c8:	d107      	bne.n	80067da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80067ca:	4b38      	ldr	r3, [pc, #224]	@ (80068ac <HAL_RCC_ClockConfig+0x1a0>)
 80067cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80067ce:	2380      	movs	r3, #128	@ 0x80
 80067d0:	029b      	lsls	r3, r3, #10
 80067d2:	4013      	ands	r3, r2
 80067d4:	d108      	bne.n	80067e8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80067d6:	2301      	movs	r3, #1
 80067d8:	e062      	b.n	80068a0 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80067da:	4b34      	ldr	r3, [pc, #208]	@ (80068ac <HAL_RCC_ClockConfig+0x1a0>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	2202      	movs	r2, #2
 80067e0:	4013      	ands	r3, r2
 80067e2:	d101      	bne.n	80067e8 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80067e4:	2301      	movs	r3, #1
 80067e6:	e05b      	b.n	80068a0 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80067e8:	4b30      	ldr	r3, [pc, #192]	@ (80068ac <HAL_RCC_ClockConfig+0x1a0>)
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	2203      	movs	r2, #3
 80067ee:	4393      	bics	r3, r2
 80067f0:	0019      	movs	r1, r3
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	685a      	ldr	r2, [r3, #4]
 80067f6:	4b2d      	ldr	r3, [pc, #180]	@ (80068ac <HAL_RCC_ClockConfig+0x1a0>)
 80067f8:	430a      	orrs	r2, r1
 80067fa:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80067fc:	f7fc fe4e 	bl	800349c <HAL_GetTick>
 8006800:	0003      	movs	r3, r0
 8006802:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006804:	e009      	b.n	800681a <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006806:	f7fc fe49 	bl	800349c <HAL_GetTick>
 800680a:	0002      	movs	r2, r0
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	1ad3      	subs	r3, r2, r3
 8006810:	4a27      	ldr	r2, [pc, #156]	@ (80068b0 <HAL_RCC_ClockConfig+0x1a4>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d901      	bls.n	800681a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006816:	2303      	movs	r3, #3
 8006818:	e042      	b.n	80068a0 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800681a:	4b24      	ldr	r3, [pc, #144]	@ (80068ac <HAL_RCC_ClockConfig+0x1a0>)
 800681c:	685b      	ldr	r3, [r3, #4]
 800681e:	220c      	movs	r2, #12
 8006820:	401a      	ands	r2, r3
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	685b      	ldr	r3, [r3, #4]
 8006826:	009b      	lsls	r3, r3, #2
 8006828:	429a      	cmp	r2, r3
 800682a:	d1ec      	bne.n	8006806 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800682c:	4b1e      	ldr	r3, [pc, #120]	@ (80068a8 <HAL_RCC_ClockConfig+0x19c>)
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	2201      	movs	r2, #1
 8006832:	4013      	ands	r3, r2
 8006834:	683a      	ldr	r2, [r7, #0]
 8006836:	429a      	cmp	r2, r3
 8006838:	d211      	bcs.n	800685e <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800683a:	4b1b      	ldr	r3, [pc, #108]	@ (80068a8 <HAL_RCC_ClockConfig+0x19c>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	2201      	movs	r2, #1
 8006840:	4393      	bics	r3, r2
 8006842:	0019      	movs	r1, r3
 8006844:	4b18      	ldr	r3, [pc, #96]	@ (80068a8 <HAL_RCC_ClockConfig+0x19c>)
 8006846:	683a      	ldr	r2, [r7, #0]
 8006848:	430a      	orrs	r2, r1
 800684a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800684c:	4b16      	ldr	r3, [pc, #88]	@ (80068a8 <HAL_RCC_ClockConfig+0x19c>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	2201      	movs	r2, #1
 8006852:	4013      	ands	r3, r2
 8006854:	683a      	ldr	r2, [r7, #0]
 8006856:	429a      	cmp	r2, r3
 8006858:	d001      	beq.n	800685e <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 800685a:	2301      	movs	r3, #1
 800685c:	e020      	b.n	80068a0 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	2204      	movs	r2, #4
 8006864:	4013      	ands	r3, r2
 8006866:	d009      	beq.n	800687c <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8006868:	4b10      	ldr	r3, [pc, #64]	@ (80068ac <HAL_RCC_ClockConfig+0x1a0>)
 800686a:	685b      	ldr	r3, [r3, #4]
 800686c:	4a11      	ldr	r2, [pc, #68]	@ (80068b4 <HAL_RCC_ClockConfig+0x1a8>)
 800686e:	4013      	ands	r3, r2
 8006870:	0019      	movs	r1, r3
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	68da      	ldr	r2, [r3, #12]
 8006876:	4b0d      	ldr	r3, [pc, #52]	@ (80068ac <HAL_RCC_ClockConfig+0x1a0>)
 8006878:	430a      	orrs	r2, r1
 800687a:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800687c:	f000 f820 	bl	80068c0 <HAL_RCC_GetSysClockFreq>
 8006880:	0001      	movs	r1, r0
 8006882:	4b0a      	ldr	r3, [pc, #40]	@ (80068ac <HAL_RCC_ClockConfig+0x1a0>)
 8006884:	685b      	ldr	r3, [r3, #4]
 8006886:	091b      	lsrs	r3, r3, #4
 8006888:	220f      	movs	r2, #15
 800688a:	4013      	ands	r3, r2
 800688c:	4a0a      	ldr	r2, [pc, #40]	@ (80068b8 <HAL_RCC_ClockConfig+0x1ac>)
 800688e:	5cd3      	ldrb	r3, [r2, r3]
 8006890:	000a      	movs	r2, r1
 8006892:	40da      	lsrs	r2, r3
 8006894:	4b09      	ldr	r3, [pc, #36]	@ (80068bc <HAL_RCC_ClockConfig+0x1b0>)
 8006896:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8006898:	2003      	movs	r0, #3
 800689a:	f7fc fdb9 	bl	8003410 <HAL_InitTick>
  
  return HAL_OK;
 800689e:	2300      	movs	r3, #0
}
 80068a0:	0018      	movs	r0, r3
 80068a2:	46bd      	mov	sp, r7
 80068a4:	b004      	add	sp, #16
 80068a6:	bd80      	pop	{r7, pc}
 80068a8:	40022000 	.word	0x40022000
 80068ac:	40021000 	.word	0x40021000
 80068b0:	00001388 	.word	0x00001388
 80068b4:	fffff8ff 	.word	0xfffff8ff
 80068b8:	08011c28 	.word	0x08011c28
 80068bc:	20000018 	.word	0x20000018

080068c0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80068c0:	b580      	push	{r7, lr}
 80068c2:	b086      	sub	sp, #24
 80068c4:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80068c6:	2300      	movs	r3, #0
 80068c8:	60fb      	str	r3, [r7, #12]
 80068ca:	2300      	movs	r3, #0
 80068cc:	60bb      	str	r3, [r7, #8]
 80068ce:	2300      	movs	r3, #0
 80068d0:	617b      	str	r3, [r7, #20]
 80068d2:	2300      	movs	r3, #0
 80068d4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80068d6:	2300      	movs	r3, #0
 80068d8:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80068da:	4b2d      	ldr	r3, [pc, #180]	@ (8006990 <HAL_RCC_GetSysClockFreq+0xd0>)
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	220c      	movs	r2, #12
 80068e4:	4013      	ands	r3, r2
 80068e6:	2b0c      	cmp	r3, #12
 80068e8:	d046      	beq.n	8006978 <HAL_RCC_GetSysClockFreq+0xb8>
 80068ea:	d848      	bhi.n	800697e <HAL_RCC_GetSysClockFreq+0xbe>
 80068ec:	2b04      	cmp	r3, #4
 80068ee:	d002      	beq.n	80068f6 <HAL_RCC_GetSysClockFreq+0x36>
 80068f0:	2b08      	cmp	r3, #8
 80068f2:	d003      	beq.n	80068fc <HAL_RCC_GetSysClockFreq+0x3c>
 80068f4:	e043      	b.n	800697e <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80068f6:	4b27      	ldr	r3, [pc, #156]	@ (8006994 <HAL_RCC_GetSysClockFreq+0xd4>)
 80068f8:	613b      	str	r3, [r7, #16]
      break;
 80068fa:	e043      	b.n	8006984 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80068fc:	68fb      	ldr	r3, [r7, #12]
 80068fe:	0c9b      	lsrs	r3, r3, #18
 8006900:	220f      	movs	r2, #15
 8006902:	4013      	ands	r3, r2
 8006904:	4a24      	ldr	r2, [pc, #144]	@ (8006998 <HAL_RCC_GetSysClockFreq+0xd8>)
 8006906:	5cd3      	ldrb	r3, [r2, r3]
 8006908:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 800690a:	4b21      	ldr	r3, [pc, #132]	@ (8006990 <HAL_RCC_GetSysClockFreq+0xd0>)
 800690c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800690e:	220f      	movs	r2, #15
 8006910:	4013      	ands	r3, r2
 8006912:	4a22      	ldr	r2, [pc, #136]	@ (800699c <HAL_RCC_GetSysClockFreq+0xdc>)
 8006914:	5cd3      	ldrb	r3, [r2, r3]
 8006916:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8006918:	68fa      	ldr	r2, [r7, #12]
 800691a:	23c0      	movs	r3, #192	@ 0xc0
 800691c:	025b      	lsls	r3, r3, #9
 800691e:	401a      	ands	r2, r3
 8006920:	2380      	movs	r3, #128	@ 0x80
 8006922:	025b      	lsls	r3, r3, #9
 8006924:	429a      	cmp	r2, r3
 8006926:	d109      	bne.n	800693c <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006928:	68b9      	ldr	r1, [r7, #8]
 800692a:	481a      	ldr	r0, [pc, #104]	@ (8006994 <HAL_RCC_GetSysClockFreq+0xd4>)
 800692c:	f7f9 fc08 	bl	8000140 <__udivsi3>
 8006930:	0003      	movs	r3, r0
 8006932:	001a      	movs	r2, r3
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	4353      	muls	r3, r2
 8006938:	617b      	str	r3, [r7, #20]
 800693a:	e01a      	b.n	8006972 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 800693c:	68fa      	ldr	r2, [r7, #12]
 800693e:	23c0      	movs	r3, #192	@ 0xc0
 8006940:	025b      	lsls	r3, r3, #9
 8006942:	401a      	ands	r2, r3
 8006944:	23c0      	movs	r3, #192	@ 0xc0
 8006946:	025b      	lsls	r3, r3, #9
 8006948:	429a      	cmp	r2, r3
 800694a:	d109      	bne.n	8006960 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800694c:	68b9      	ldr	r1, [r7, #8]
 800694e:	4814      	ldr	r0, [pc, #80]	@ (80069a0 <HAL_RCC_GetSysClockFreq+0xe0>)
 8006950:	f7f9 fbf6 	bl	8000140 <__udivsi3>
 8006954:	0003      	movs	r3, r0
 8006956:	001a      	movs	r2, r3
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	4353      	muls	r3, r2
 800695c:	617b      	str	r3, [r7, #20]
 800695e:	e008      	b.n	8006972 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8006960:	68b9      	ldr	r1, [r7, #8]
 8006962:	480c      	ldr	r0, [pc, #48]	@ (8006994 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006964:	f7f9 fbec 	bl	8000140 <__udivsi3>
 8006968:	0003      	movs	r3, r0
 800696a:	001a      	movs	r2, r3
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	4353      	muls	r3, r2
 8006970:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8006972:	697b      	ldr	r3, [r7, #20]
 8006974:	613b      	str	r3, [r7, #16]
      break;
 8006976:	e005      	b.n	8006984 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8006978:	4b09      	ldr	r3, [pc, #36]	@ (80069a0 <HAL_RCC_GetSysClockFreq+0xe0>)
 800697a:	613b      	str	r3, [r7, #16]
      break;
 800697c:	e002      	b.n	8006984 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800697e:	4b05      	ldr	r3, [pc, #20]	@ (8006994 <HAL_RCC_GetSysClockFreq+0xd4>)
 8006980:	613b      	str	r3, [r7, #16]
      break;
 8006982:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8006984:	693b      	ldr	r3, [r7, #16]
}
 8006986:	0018      	movs	r0, r3
 8006988:	46bd      	mov	sp, r7
 800698a:	b006      	add	sp, #24
 800698c:	bd80      	pop	{r7, pc}
 800698e:	46c0      	nop			@ (mov r8, r8)
 8006990:	40021000 	.word	0x40021000
 8006994:	007a1200 	.word	0x007a1200
 8006998:	08011c40 	.word	0x08011c40
 800699c:	08011c50 	.word	0x08011c50
 80069a0:	02dc6c00 	.word	0x02dc6c00

080069a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80069a4:	b580      	push	{r7, lr}
 80069a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80069a8:	4b02      	ldr	r3, [pc, #8]	@ (80069b4 <HAL_RCC_GetHCLKFreq+0x10>)
 80069aa:	681b      	ldr	r3, [r3, #0]
}
 80069ac:	0018      	movs	r0, r3
 80069ae:	46bd      	mov	sp, r7
 80069b0:	bd80      	pop	{r7, pc}
 80069b2:	46c0      	nop			@ (mov r8, r8)
 80069b4:	20000018 	.word	0x20000018

080069b8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069b8:	b580      	push	{r7, lr}
 80069ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 80069bc:	f7ff fff2 	bl	80069a4 <HAL_RCC_GetHCLKFreq>
 80069c0:	0001      	movs	r1, r0
 80069c2:	4b06      	ldr	r3, [pc, #24]	@ (80069dc <HAL_RCC_GetPCLK1Freq+0x24>)
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	0a1b      	lsrs	r3, r3, #8
 80069c8:	2207      	movs	r2, #7
 80069ca:	4013      	ands	r3, r2
 80069cc:	4a04      	ldr	r2, [pc, #16]	@ (80069e0 <HAL_RCC_GetPCLK1Freq+0x28>)
 80069ce:	5cd3      	ldrb	r3, [r2, r3]
 80069d0:	40d9      	lsrs	r1, r3
 80069d2:	000b      	movs	r3, r1
}    
 80069d4:	0018      	movs	r0, r3
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd80      	pop	{r7, pc}
 80069da:	46c0      	nop			@ (mov r8, r8)
 80069dc:	40021000 	.word	0x40021000
 80069e0:	08011c38 	.word	0x08011c38

080069e4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b086      	sub	sp, #24
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80069ec:	2300      	movs	r3, #0
 80069ee:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80069f0:	2300      	movs	r3, #0
 80069f2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681a      	ldr	r2, [r3, #0]
 80069f8:	2380      	movs	r3, #128	@ 0x80
 80069fa:	025b      	lsls	r3, r3, #9
 80069fc:	4013      	ands	r3, r2
 80069fe:	d100      	bne.n	8006a02 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8006a00:	e08e      	b.n	8006b20 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8006a02:	2017      	movs	r0, #23
 8006a04:	183b      	adds	r3, r7, r0
 8006a06:	2200      	movs	r2, #0
 8006a08:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a0a:	4b6e      	ldr	r3, [pc, #440]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006a0c:	69da      	ldr	r2, [r3, #28]
 8006a0e:	2380      	movs	r3, #128	@ 0x80
 8006a10:	055b      	lsls	r3, r3, #21
 8006a12:	4013      	ands	r3, r2
 8006a14:	d110      	bne.n	8006a38 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006a16:	4b6b      	ldr	r3, [pc, #428]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006a18:	69da      	ldr	r2, [r3, #28]
 8006a1a:	4b6a      	ldr	r3, [pc, #424]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006a1c:	2180      	movs	r1, #128	@ 0x80
 8006a1e:	0549      	lsls	r1, r1, #21
 8006a20:	430a      	orrs	r2, r1
 8006a22:	61da      	str	r2, [r3, #28]
 8006a24:	4b67      	ldr	r3, [pc, #412]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006a26:	69da      	ldr	r2, [r3, #28]
 8006a28:	2380      	movs	r3, #128	@ 0x80
 8006a2a:	055b      	lsls	r3, r3, #21
 8006a2c:	4013      	ands	r3, r2
 8006a2e:	60bb      	str	r3, [r7, #8]
 8006a30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006a32:	183b      	adds	r3, r7, r0
 8006a34:	2201      	movs	r2, #1
 8006a36:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a38:	4b63      	ldr	r3, [pc, #396]	@ (8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8006a3a:	681a      	ldr	r2, [r3, #0]
 8006a3c:	2380      	movs	r3, #128	@ 0x80
 8006a3e:	005b      	lsls	r3, r3, #1
 8006a40:	4013      	ands	r3, r2
 8006a42:	d11a      	bne.n	8006a7a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006a44:	4b60      	ldr	r3, [pc, #384]	@ (8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	4b5f      	ldr	r3, [pc, #380]	@ (8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8006a4a:	2180      	movs	r1, #128	@ 0x80
 8006a4c:	0049      	lsls	r1, r1, #1
 8006a4e:	430a      	orrs	r2, r1
 8006a50:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006a52:	f7fc fd23 	bl	800349c <HAL_GetTick>
 8006a56:	0003      	movs	r3, r0
 8006a58:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a5a:	e008      	b.n	8006a6e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006a5c:	f7fc fd1e 	bl	800349c <HAL_GetTick>
 8006a60:	0002      	movs	r2, r0
 8006a62:	693b      	ldr	r3, [r7, #16]
 8006a64:	1ad3      	subs	r3, r2, r3
 8006a66:	2b64      	cmp	r3, #100	@ 0x64
 8006a68:	d901      	bls.n	8006a6e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8006a6a:	2303      	movs	r3, #3
 8006a6c:	e0a6      	b.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006a6e:	4b56      	ldr	r3, [pc, #344]	@ (8006bc8 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8006a70:	681a      	ldr	r2, [r3, #0]
 8006a72:	2380      	movs	r3, #128	@ 0x80
 8006a74:	005b      	lsls	r3, r3, #1
 8006a76:	4013      	ands	r3, r2
 8006a78:	d0f0      	beq.n	8006a5c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006a7a:	4b52      	ldr	r3, [pc, #328]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006a7c:	6a1a      	ldr	r2, [r3, #32]
 8006a7e:	23c0      	movs	r3, #192	@ 0xc0
 8006a80:	009b      	lsls	r3, r3, #2
 8006a82:	4013      	ands	r3, r2
 8006a84:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d034      	beq.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	685a      	ldr	r2, [r3, #4]
 8006a90:	23c0      	movs	r3, #192	@ 0xc0
 8006a92:	009b      	lsls	r3, r3, #2
 8006a94:	4013      	ands	r3, r2
 8006a96:	68fa      	ldr	r2, [r7, #12]
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d02c      	beq.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006a9c:	4b49      	ldr	r3, [pc, #292]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006a9e:	6a1b      	ldr	r3, [r3, #32]
 8006aa0:	4a4a      	ldr	r2, [pc, #296]	@ (8006bcc <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8006aa2:	4013      	ands	r3, r2
 8006aa4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006aa6:	4b47      	ldr	r3, [pc, #284]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006aa8:	6a1a      	ldr	r2, [r3, #32]
 8006aaa:	4b46      	ldr	r3, [pc, #280]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006aac:	2180      	movs	r1, #128	@ 0x80
 8006aae:	0249      	lsls	r1, r1, #9
 8006ab0:	430a      	orrs	r2, r1
 8006ab2:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006ab4:	4b43      	ldr	r3, [pc, #268]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006ab6:	6a1a      	ldr	r2, [r3, #32]
 8006ab8:	4b42      	ldr	r3, [pc, #264]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006aba:	4945      	ldr	r1, [pc, #276]	@ (8006bd0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8006abc:	400a      	ands	r2, r1
 8006abe:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006ac0:	4b40      	ldr	r3, [pc, #256]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006ac2:	68fa      	ldr	r2, [r7, #12]
 8006ac4:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	2201      	movs	r2, #1
 8006aca:	4013      	ands	r3, r2
 8006acc:	d013      	beq.n	8006af6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ace:	f7fc fce5 	bl	800349c <HAL_GetTick>
 8006ad2:	0003      	movs	r3, r0
 8006ad4:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006ad6:	e009      	b.n	8006aec <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ad8:	f7fc fce0 	bl	800349c <HAL_GetTick>
 8006adc:	0002      	movs	r2, r0
 8006ade:	693b      	ldr	r3, [r7, #16]
 8006ae0:	1ad3      	subs	r3, r2, r3
 8006ae2:	4a3c      	ldr	r2, [pc, #240]	@ (8006bd4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d901      	bls.n	8006aec <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8006ae8:	2303      	movs	r3, #3
 8006aea:	e067      	b.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006aec:	4b35      	ldr	r3, [pc, #212]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006aee:	6a1b      	ldr	r3, [r3, #32]
 8006af0:	2202      	movs	r2, #2
 8006af2:	4013      	ands	r3, r2
 8006af4:	d0f0      	beq.n	8006ad8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006af6:	4b33      	ldr	r3, [pc, #204]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006af8:	6a1b      	ldr	r3, [r3, #32]
 8006afa:	4a34      	ldr	r2, [pc, #208]	@ (8006bcc <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8006afc:	4013      	ands	r3, r2
 8006afe:	0019      	movs	r1, r3
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	685a      	ldr	r2, [r3, #4]
 8006b04:	4b2f      	ldr	r3, [pc, #188]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006b06:	430a      	orrs	r2, r1
 8006b08:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8006b0a:	2317      	movs	r3, #23
 8006b0c:	18fb      	adds	r3, r7, r3
 8006b0e:	781b      	ldrb	r3, [r3, #0]
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	d105      	bne.n	8006b20 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006b14:	4b2b      	ldr	r3, [pc, #172]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006b16:	69da      	ldr	r2, [r3, #28]
 8006b18:	4b2a      	ldr	r3, [pc, #168]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006b1a:	492f      	ldr	r1, [pc, #188]	@ (8006bd8 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8006b1c:	400a      	ands	r2, r1
 8006b1e:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	2201      	movs	r2, #1
 8006b26:	4013      	ands	r3, r2
 8006b28:	d009      	beq.n	8006b3e <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006b2a:	4b26      	ldr	r3, [pc, #152]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b2e:	2203      	movs	r2, #3
 8006b30:	4393      	bics	r3, r2
 8006b32:	0019      	movs	r1, r3
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	689a      	ldr	r2, [r3, #8]
 8006b38:	4b22      	ldr	r3, [pc, #136]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006b3a:	430a      	orrs	r2, r1
 8006b3c:	631a      	str	r2, [r3, #48]	@ 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2202      	movs	r2, #2
 8006b44:	4013      	ands	r3, r2
 8006b46:	d009      	beq.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006b48:	4b1e      	ldr	r3, [pc, #120]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006b4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b4c:	4a23      	ldr	r2, [pc, #140]	@ (8006bdc <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8006b4e:	4013      	ands	r3, r2
 8006b50:	0019      	movs	r1, r3
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	68da      	ldr	r2, [r3, #12]
 8006b56:	4b1b      	ldr	r3, [pc, #108]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006b58:	430a      	orrs	r2, r1
 8006b5a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	2220      	movs	r2, #32
 8006b62:	4013      	ands	r3, r2
 8006b64:	d009      	beq.n	8006b7a <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006b66:	4b17      	ldr	r3, [pc, #92]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b6a:	2210      	movs	r2, #16
 8006b6c:	4393      	bics	r3, r2
 8006b6e:	0019      	movs	r1, r3
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	691a      	ldr	r2, [r3, #16]
 8006b74:	4b13      	ldr	r3, [pc, #76]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006b76:	430a      	orrs	r2, r1
 8006b78:	631a      	str	r2, [r3, #48]	@ 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681a      	ldr	r2, [r3, #0]
 8006b7e:	2380      	movs	r3, #128	@ 0x80
 8006b80:	029b      	lsls	r3, r3, #10
 8006b82:	4013      	ands	r3, r2
 8006b84:	d009      	beq.n	8006b9a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006b86:	4b0f      	ldr	r3, [pc, #60]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006b88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006b8a:	2280      	movs	r2, #128	@ 0x80
 8006b8c:	4393      	bics	r3, r2
 8006b8e:	0019      	movs	r1, r3
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	699a      	ldr	r2, [r3, #24]
 8006b94:	4b0b      	ldr	r3, [pc, #44]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006b96:	430a      	orrs	r2, r1
 8006b98:	631a      	str	r2, [r3, #48]	@ 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681a      	ldr	r2, [r3, #0]
 8006b9e:	2380      	movs	r3, #128	@ 0x80
 8006ba0:	00db      	lsls	r3, r3, #3
 8006ba2:	4013      	ands	r3, r2
 8006ba4:	d009      	beq.n	8006bba <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006ba6:	4b07      	ldr	r3, [pc, #28]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006baa:	2240      	movs	r2, #64	@ 0x40
 8006bac:	4393      	bics	r3, r2
 8006bae:	0019      	movs	r1, r3
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	695a      	ldr	r2, [r3, #20]
 8006bb4:	4b03      	ldr	r3, [pc, #12]	@ (8006bc4 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8006bb6:	430a      	orrs	r2, r1
 8006bb8:	631a      	str	r2, [r3, #48]	@ 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8006bba:	2300      	movs	r3, #0
}
 8006bbc:	0018      	movs	r0, r3
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	b006      	add	sp, #24
 8006bc2:	bd80      	pop	{r7, pc}
 8006bc4:	40021000 	.word	0x40021000
 8006bc8:	40007000 	.word	0x40007000
 8006bcc:	fffffcff 	.word	0xfffffcff
 8006bd0:	fffeffff 	.word	0xfffeffff
 8006bd4:	00001388 	.word	0x00001388
 8006bd8:	efffffff 	.word	0xefffffff
 8006bdc:	fffcffff 	.word	0xfffcffff

08006be0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006be0:	b580      	push	{r7, lr}
 8006be2:	b084      	sub	sp, #16
 8006be4:	af00      	add	r7, sp, #0
 8006be6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	2b00      	cmp	r3, #0
 8006bec:	d101      	bne.n	8006bf2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006bee:	2301      	movs	r3, #1
 8006bf0:	e0a8      	b.n	8006d44 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d109      	bne.n	8006c0e <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	685a      	ldr	r2, [r3, #4]
 8006bfe:	2382      	movs	r3, #130	@ 0x82
 8006c00:	005b      	lsls	r3, r3, #1
 8006c02:	429a      	cmp	r2, r3
 8006c04:	d009      	beq.n	8006c1a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	2200      	movs	r2, #0
 8006c0a:	61da      	str	r2, [r3, #28]
 8006c0c:	e005      	b.n	8006c1a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	2200      	movs	r2, #0
 8006c12:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	2200      	movs	r2, #0
 8006c18:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	225d      	movs	r2, #93	@ 0x5d
 8006c24:	5c9b      	ldrb	r3, [r3, r2]
 8006c26:	b2db      	uxtb	r3, r3
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d107      	bne.n	8006c3c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	225c      	movs	r2, #92	@ 0x5c
 8006c30:	2100      	movs	r1, #0
 8006c32:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	0018      	movs	r0, r3
 8006c38:	f7fb fef2 	bl	8002a20 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	225d      	movs	r2, #93	@ 0x5d
 8006c40:	2102      	movs	r1, #2
 8006c42:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	681a      	ldr	r2, [r3, #0]
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	2140      	movs	r1, #64	@ 0x40
 8006c50:	438a      	bics	r2, r1
 8006c52:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	68da      	ldr	r2, [r3, #12]
 8006c58:	23e0      	movs	r3, #224	@ 0xe0
 8006c5a:	00db      	lsls	r3, r3, #3
 8006c5c:	429a      	cmp	r2, r3
 8006c5e:	d902      	bls.n	8006c66 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006c60:	2300      	movs	r3, #0
 8006c62:	60fb      	str	r3, [r7, #12]
 8006c64:	e002      	b.n	8006c6c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006c66:	2380      	movs	r3, #128	@ 0x80
 8006c68:	015b      	lsls	r3, r3, #5
 8006c6a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	68da      	ldr	r2, [r3, #12]
 8006c70:	23f0      	movs	r3, #240	@ 0xf0
 8006c72:	011b      	lsls	r3, r3, #4
 8006c74:	429a      	cmp	r2, r3
 8006c76:	d008      	beq.n	8006c8a <HAL_SPI_Init+0xaa>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	68da      	ldr	r2, [r3, #12]
 8006c7c:	23e0      	movs	r3, #224	@ 0xe0
 8006c7e:	00db      	lsls	r3, r3, #3
 8006c80:	429a      	cmp	r2, r3
 8006c82:	d002      	beq.n	8006c8a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	2200      	movs	r2, #0
 8006c88:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	685a      	ldr	r2, [r3, #4]
 8006c8e:	2382      	movs	r3, #130	@ 0x82
 8006c90:	005b      	lsls	r3, r3, #1
 8006c92:	401a      	ands	r2, r3
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	6899      	ldr	r1, [r3, #8]
 8006c98:	2384      	movs	r3, #132	@ 0x84
 8006c9a:	021b      	lsls	r3, r3, #8
 8006c9c:	400b      	ands	r3, r1
 8006c9e:	431a      	orrs	r2, r3
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	691b      	ldr	r3, [r3, #16]
 8006ca4:	2102      	movs	r1, #2
 8006ca6:	400b      	ands	r3, r1
 8006ca8:	431a      	orrs	r2, r3
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	695b      	ldr	r3, [r3, #20]
 8006cae:	2101      	movs	r1, #1
 8006cb0:	400b      	ands	r3, r1
 8006cb2:	431a      	orrs	r2, r3
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6999      	ldr	r1, [r3, #24]
 8006cb8:	2380      	movs	r3, #128	@ 0x80
 8006cba:	009b      	lsls	r3, r3, #2
 8006cbc:	400b      	ands	r3, r1
 8006cbe:	431a      	orrs	r2, r3
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	69db      	ldr	r3, [r3, #28]
 8006cc4:	2138      	movs	r1, #56	@ 0x38
 8006cc6:	400b      	ands	r3, r1
 8006cc8:	431a      	orrs	r2, r3
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6a1b      	ldr	r3, [r3, #32]
 8006cce:	2180      	movs	r1, #128	@ 0x80
 8006cd0:	400b      	ands	r3, r1
 8006cd2:	431a      	orrs	r2, r3
 8006cd4:	0011      	movs	r1, r2
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006cda:	2380      	movs	r3, #128	@ 0x80
 8006cdc:	019b      	lsls	r3, r3, #6
 8006cde:	401a      	ands	r2, r3
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	430a      	orrs	r2, r1
 8006ce6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	699b      	ldr	r3, [r3, #24]
 8006cec:	0c1b      	lsrs	r3, r3, #16
 8006cee:	2204      	movs	r2, #4
 8006cf0:	401a      	ands	r2, r3
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006cf6:	2110      	movs	r1, #16
 8006cf8:	400b      	ands	r3, r1
 8006cfa:	431a      	orrs	r2, r3
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d00:	2108      	movs	r1, #8
 8006d02:	400b      	ands	r3, r1
 8006d04:	431a      	orrs	r2, r3
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	68d9      	ldr	r1, [r3, #12]
 8006d0a:	23f0      	movs	r3, #240	@ 0xf0
 8006d0c:	011b      	lsls	r3, r3, #4
 8006d0e:	400b      	ands	r3, r1
 8006d10:	431a      	orrs	r2, r3
 8006d12:	0011      	movs	r1, r2
 8006d14:	68fa      	ldr	r2, [r7, #12]
 8006d16:	2380      	movs	r3, #128	@ 0x80
 8006d18:	015b      	lsls	r3, r3, #5
 8006d1a:	401a      	ands	r2, r3
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	430a      	orrs	r2, r1
 8006d22:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	69da      	ldr	r2, [r3, #28]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4907      	ldr	r1, [pc, #28]	@ (8006d4c <HAL_SPI_Init+0x16c>)
 8006d30:	400a      	ands	r2, r1
 8006d32:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	2200      	movs	r2, #0
 8006d38:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	225d      	movs	r2, #93	@ 0x5d
 8006d3e:	2101      	movs	r1, #1
 8006d40:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006d42:	2300      	movs	r3, #0
}
 8006d44:	0018      	movs	r0, r3
 8006d46:	46bd      	mov	sp, r7
 8006d48:	b004      	add	sp, #16
 8006d4a:	bd80      	pop	{r7, pc}
 8006d4c:	fffff7ff 	.word	0xfffff7ff

08006d50 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b088      	sub	sp, #32
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	60f8      	str	r0, [r7, #12]
 8006d58:	60b9      	str	r1, [r7, #8]
 8006d5a:	603b      	str	r3, [r7, #0]
 8006d5c:	1dbb      	adds	r3, r7, #6
 8006d5e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006d60:	231f      	movs	r3, #31
 8006d62:	18fb      	adds	r3, r7, r3
 8006d64:	2200      	movs	r2, #0
 8006d66:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	225c      	movs	r2, #92	@ 0x5c
 8006d6c:	5c9b      	ldrb	r3, [r3, r2]
 8006d6e:	2b01      	cmp	r3, #1
 8006d70:	d101      	bne.n	8006d76 <HAL_SPI_Transmit+0x26>
 8006d72:	2302      	movs	r3, #2
 8006d74:	e147      	b.n	8007006 <HAL_SPI_Transmit+0x2b6>
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	225c      	movs	r2, #92	@ 0x5c
 8006d7a:	2101      	movs	r1, #1
 8006d7c:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006d7e:	f7fc fb8d 	bl	800349c <HAL_GetTick>
 8006d82:	0003      	movs	r3, r0
 8006d84:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006d86:	2316      	movs	r3, #22
 8006d88:	18fb      	adds	r3, r7, r3
 8006d8a:	1dba      	adds	r2, r7, #6
 8006d8c:	8812      	ldrh	r2, [r2, #0]
 8006d8e:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	225d      	movs	r2, #93	@ 0x5d
 8006d94:	5c9b      	ldrb	r3, [r3, r2]
 8006d96:	b2db      	uxtb	r3, r3
 8006d98:	2b01      	cmp	r3, #1
 8006d9a:	d004      	beq.n	8006da6 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8006d9c:	231f      	movs	r3, #31
 8006d9e:	18fb      	adds	r3, r7, r3
 8006da0:	2202      	movs	r2, #2
 8006da2:	701a      	strb	r2, [r3, #0]
    goto error;
 8006da4:	e128      	b.n	8006ff8 <HAL_SPI_Transmit+0x2a8>
  }

  if ((pData == NULL) || (Size == 0U))
 8006da6:	68bb      	ldr	r3, [r7, #8]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d003      	beq.n	8006db4 <HAL_SPI_Transmit+0x64>
 8006dac:	1dbb      	adds	r3, r7, #6
 8006dae:	881b      	ldrh	r3, [r3, #0]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d104      	bne.n	8006dbe <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8006db4:	231f      	movs	r3, #31
 8006db6:	18fb      	adds	r3, r7, r3
 8006db8:	2201      	movs	r2, #1
 8006dba:	701a      	strb	r2, [r3, #0]
    goto error;
 8006dbc:	e11c      	b.n	8006ff8 <HAL_SPI_Transmit+0x2a8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	225d      	movs	r2, #93	@ 0x5d
 8006dc2:	2103      	movs	r1, #3
 8006dc4:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	68ba      	ldr	r2, [r7, #8]
 8006dd0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	1dba      	adds	r2, r7, #6
 8006dd6:	8812      	ldrh	r2, [r2, #0]
 8006dd8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	1dba      	adds	r2, r7, #6
 8006dde:	8812      	ldrh	r2, [r2, #0]
 8006de0:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	2200      	movs	r2, #0
 8006de6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8006de8:	68fb      	ldr	r3, [r7, #12]
 8006dea:	2244      	movs	r2, #68	@ 0x44
 8006dec:	2100      	movs	r1, #0
 8006dee:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	2246      	movs	r2, #70	@ 0x46
 8006df4:	2100      	movs	r1, #0
 8006df6:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2200      	movs	r2, #0
 8006e02:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	689a      	ldr	r2, [r3, #8]
 8006e08:	2380      	movs	r3, #128	@ 0x80
 8006e0a:	021b      	lsls	r3, r3, #8
 8006e0c:	429a      	cmp	r2, r3
 8006e0e:	d110      	bne.n	8006e32 <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006e10:	68fb      	ldr	r3, [r7, #12]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	681a      	ldr	r2, [r3, #0]
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	2140      	movs	r1, #64	@ 0x40
 8006e1c:	438a      	bics	r2, r1
 8006e1e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	681b      	ldr	r3, [r3, #0]
 8006e24:	681a      	ldr	r2, [r3, #0]
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	2180      	movs	r1, #128	@ 0x80
 8006e2c:	01c9      	lsls	r1, r1, #7
 8006e2e:	430a      	orrs	r2, r1
 8006e30:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	2240      	movs	r2, #64	@ 0x40
 8006e3a:	4013      	ands	r3, r2
 8006e3c:	2b40      	cmp	r3, #64	@ 0x40
 8006e3e:	d007      	beq.n	8006e50 <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	681a      	ldr	r2, [r3, #0]
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	2140      	movs	r1, #64	@ 0x40
 8006e4c:	430a      	orrs	r2, r1
 8006e4e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	68da      	ldr	r2, [r3, #12]
 8006e54:	23e0      	movs	r3, #224	@ 0xe0
 8006e56:	00db      	lsls	r3, r3, #3
 8006e58:	429a      	cmp	r2, r3
 8006e5a:	d952      	bls.n	8006f02 <HAL_SPI_Transmit+0x1b2>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	2b00      	cmp	r3, #0
 8006e62:	d004      	beq.n	8006e6e <HAL_SPI_Transmit+0x11e>
 8006e64:	2316      	movs	r3, #22
 8006e66:	18fb      	adds	r3, r7, r3
 8006e68:	881b      	ldrh	r3, [r3, #0]
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d143      	bne.n	8006ef6 <HAL_SPI_Transmit+0x1a6>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e72:	881a      	ldrh	r2, [r3, #0]
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e7e:	1c9a      	adds	r2, r3, #2
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006e88:	b29b      	uxth	r3, r3
 8006e8a:	3b01      	subs	r3, #1
 8006e8c:	b29a      	uxth	r2, r3
 8006e8e:	68fb      	ldr	r3, [r7, #12]
 8006e90:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006e92:	e030      	b.n	8006ef6 <HAL_SPI_Transmit+0x1a6>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	689b      	ldr	r3, [r3, #8]
 8006e9a:	2202      	movs	r2, #2
 8006e9c:	4013      	ands	r3, r2
 8006e9e:	2b02      	cmp	r3, #2
 8006ea0:	d112      	bne.n	8006ec8 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ea6:	881a      	ldrh	r2, [r3, #0]
 8006ea8:	68fb      	ldr	r3, [r7, #12]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006eb2:	1c9a      	adds	r2, r3, #2
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006ebc:	b29b      	uxth	r3, r3
 8006ebe:	3b01      	subs	r3, #1
 8006ec0:	b29a      	uxth	r2, r3
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006ec6:	e016      	b.n	8006ef6 <HAL_SPI_Transmit+0x1a6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ec8:	f7fc fae8 	bl	800349c <HAL_GetTick>
 8006ecc:	0002      	movs	r2, r0
 8006ece:	69bb      	ldr	r3, [r7, #24]
 8006ed0:	1ad3      	subs	r3, r2, r3
 8006ed2:	683a      	ldr	r2, [r7, #0]
 8006ed4:	429a      	cmp	r2, r3
 8006ed6:	d802      	bhi.n	8006ede <HAL_SPI_Transmit+0x18e>
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	3301      	adds	r3, #1
 8006edc:	d102      	bne.n	8006ee4 <HAL_SPI_Transmit+0x194>
 8006ede:	683b      	ldr	r3, [r7, #0]
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d108      	bne.n	8006ef6 <HAL_SPI_Transmit+0x1a6>
        {
          errorcode = HAL_TIMEOUT;
 8006ee4:	231f      	movs	r3, #31
 8006ee6:	18fb      	adds	r3, r7, r3
 8006ee8:	2203      	movs	r2, #3
 8006eea:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	225d      	movs	r2, #93	@ 0x5d
 8006ef0:	2101      	movs	r1, #1
 8006ef2:	5499      	strb	r1, [r3, r2]
          goto error;
 8006ef4:	e080      	b.n	8006ff8 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006efa:	b29b      	uxth	r3, r3
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d1c9      	bne.n	8006e94 <HAL_SPI_Transmit+0x144>
 8006f00:	e053      	b.n	8006faa <HAL_SPI_Transmit+0x25a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	685b      	ldr	r3, [r3, #4]
 8006f06:	2b00      	cmp	r3, #0
 8006f08:	d004      	beq.n	8006f14 <HAL_SPI_Transmit+0x1c4>
 8006f0a:	2316      	movs	r3, #22
 8006f0c:	18fb      	adds	r3, r7, r3
 8006f0e:	881b      	ldrh	r3, [r3, #0]
 8006f10:	2b01      	cmp	r3, #1
 8006f12:	d145      	bne.n	8006fa0 <HAL_SPI_Transmit+0x250>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f18:	68fb      	ldr	r3, [r7, #12]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	330c      	adds	r3, #12
 8006f1e:	7812      	ldrb	r2, [r2, #0]
 8006f20:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f26:	1c5a      	adds	r2, r3, #1
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	3b01      	subs	r3, #1
 8006f34:	b29a      	uxth	r2, r3
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    while (hspi->TxXferCount > 0U)
 8006f3a:	e031      	b.n	8006fa0 <HAL_SPI_Transmit+0x250>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	2202      	movs	r2, #2
 8006f44:	4013      	ands	r3, r2
 8006f46:	2b02      	cmp	r3, #2
 8006f48:	d113      	bne.n	8006f72 <HAL_SPI_Transmit+0x222>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	330c      	adds	r3, #12
 8006f54:	7812      	ldrb	r2, [r2, #0]
 8006f56:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006f5c:	1c5a      	adds	r2, r3, #1
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006f66:	b29b      	uxth	r3, r3
 8006f68:	3b01      	subs	r3, #1
 8006f6a:	b29a      	uxth	r2, r3
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006f70:	e016      	b.n	8006fa0 <HAL_SPI_Transmit+0x250>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006f72:	f7fc fa93 	bl	800349c <HAL_GetTick>
 8006f76:	0002      	movs	r2, r0
 8006f78:	69bb      	ldr	r3, [r7, #24]
 8006f7a:	1ad3      	subs	r3, r2, r3
 8006f7c:	683a      	ldr	r2, [r7, #0]
 8006f7e:	429a      	cmp	r2, r3
 8006f80:	d802      	bhi.n	8006f88 <HAL_SPI_Transmit+0x238>
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	3301      	adds	r3, #1
 8006f86:	d102      	bne.n	8006f8e <HAL_SPI_Transmit+0x23e>
 8006f88:	683b      	ldr	r3, [r7, #0]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d108      	bne.n	8006fa0 <HAL_SPI_Transmit+0x250>
        {
          errorcode = HAL_TIMEOUT;
 8006f8e:	231f      	movs	r3, #31
 8006f90:	18fb      	adds	r3, r7, r3
 8006f92:	2203      	movs	r2, #3
 8006f94:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	225d      	movs	r2, #93	@ 0x5d
 8006f9a:	2101      	movs	r1, #1
 8006f9c:	5499      	strb	r1, [r3, r2]
          goto error;
 8006f9e:	e02b      	b.n	8006ff8 <HAL_SPI_Transmit+0x2a8>
    while (hspi->TxXferCount > 0U)
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006fa4:	b29b      	uxth	r3, r3
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d1c8      	bne.n	8006f3c <HAL_SPI_Transmit+0x1ec>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006faa:	69ba      	ldr	r2, [r7, #24]
 8006fac:	6839      	ldr	r1, [r7, #0]
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	0018      	movs	r0, r3
 8006fb2:	f000 fcfb 	bl	80079ac <SPI_EndRxTxTransaction>
 8006fb6:	1e03      	subs	r3, r0, #0
 8006fb8:	d002      	beq.n	8006fc0 <HAL_SPI_Transmit+0x270>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2220      	movs	r2, #32
 8006fbe:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	689b      	ldr	r3, [r3, #8]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d10a      	bne.n	8006fde <HAL_SPI_Transmit+0x28e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006fc8:	2300      	movs	r3, #0
 8006fca:	613b      	str	r3, [r7, #16]
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	68db      	ldr	r3, [r3, #12]
 8006fd2:	613b      	str	r3, [r7, #16]
 8006fd4:	68fb      	ldr	r3, [r7, #12]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	689b      	ldr	r3, [r3, #8]
 8006fda:	613b      	str	r3, [r7, #16]
 8006fdc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d004      	beq.n	8006ff0 <HAL_SPI_Transmit+0x2a0>
  {
    errorcode = HAL_ERROR;
 8006fe6:	231f      	movs	r3, #31
 8006fe8:	18fb      	adds	r3, r7, r3
 8006fea:	2201      	movs	r2, #1
 8006fec:	701a      	strb	r2, [r3, #0]
 8006fee:	e003      	b.n	8006ff8 <HAL_SPI_Transmit+0x2a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	225d      	movs	r2, #93	@ 0x5d
 8006ff4:	2101      	movs	r1, #1
 8006ff6:	5499      	strb	r1, [r3, r2]
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	225c      	movs	r2, #92	@ 0x5c
 8006ffc:	2100      	movs	r1, #0
 8006ffe:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8007000:	231f      	movs	r3, #31
 8007002:	18fb      	adds	r3, r7, r3
 8007004:	781b      	ldrb	r3, [r3, #0]
}
 8007006:	0018      	movs	r0, r3
 8007008:	46bd      	mov	sp, r7
 800700a:	b008      	add	sp, #32
 800700c:	bd80      	pop	{r7, pc}
	...

08007010 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007010:	b590      	push	{r4, r7, lr}
 8007012:	b089      	sub	sp, #36	@ 0x24
 8007014:	af02      	add	r7, sp, #8
 8007016:	60f8      	str	r0, [r7, #12]
 8007018:	60b9      	str	r1, [r7, #8]
 800701a:	603b      	str	r3, [r7, #0]
 800701c:	1dbb      	adds	r3, r7, #6
 800701e:	801a      	strh	r2, [r3, #0]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8007020:	2117      	movs	r1, #23
 8007022:	187b      	adds	r3, r7, r1
 8007024:	2200      	movs	r2, #0
 8007026:	701a      	strb	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	225d      	movs	r2, #93	@ 0x5d
 800702c:	5c9b      	ldrb	r3, [r3, r2]
 800702e:	b2db      	uxtb	r3, r3
 8007030:	2b01      	cmp	r3, #1
 8007032:	d003      	beq.n	800703c <HAL_SPI_Receive+0x2c>
  {
    errorcode = HAL_BUSY;
 8007034:	187b      	adds	r3, r7, r1
 8007036:	2202      	movs	r2, #2
 8007038:	701a      	strb	r2, [r3, #0]
    goto error;
 800703a:	e12b      	b.n	8007294 <HAL_SPI_Receive+0x284>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	685a      	ldr	r2, [r3, #4]
 8007040:	2382      	movs	r3, #130	@ 0x82
 8007042:	005b      	lsls	r3, r3, #1
 8007044:	429a      	cmp	r2, r3
 8007046:	d113      	bne.n	8007070 <HAL_SPI_Receive+0x60>
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	689b      	ldr	r3, [r3, #8]
 800704c:	2b00      	cmp	r3, #0
 800704e:	d10f      	bne.n	8007070 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	225d      	movs	r2, #93	@ 0x5d
 8007054:	2104      	movs	r1, #4
 8007056:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8007058:	1dbb      	adds	r3, r7, #6
 800705a:	881c      	ldrh	r4, [r3, #0]
 800705c:	68ba      	ldr	r2, [r7, #8]
 800705e:	68b9      	ldr	r1, [r7, #8]
 8007060:	68f8      	ldr	r0, [r7, #12]
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	9300      	str	r3, [sp, #0]
 8007066:	0023      	movs	r3, r4
 8007068:	f000 f924 	bl	80072b4 <HAL_SPI_TransmitReceive>
 800706c:	0003      	movs	r3, r0
 800706e:	e118      	b.n	80072a2 <HAL_SPI_Receive+0x292>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007070:	68fb      	ldr	r3, [r7, #12]
 8007072:	225c      	movs	r2, #92	@ 0x5c
 8007074:	5c9b      	ldrb	r3, [r3, r2]
 8007076:	2b01      	cmp	r3, #1
 8007078:	d101      	bne.n	800707e <HAL_SPI_Receive+0x6e>
 800707a:	2302      	movs	r3, #2
 800707c:	e111      	b.n	80072a2 <HAL_SPI_Receive+0x292>
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	225c      	movs	r2, #92	@ 0x5c
 8007082:	2101      	movs	r1, #1
 8007084:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007086:	f7fc fa09 	bl	800349c <HAL_GetTick>
 800708a:	0003      	movs	r3, r0
 800708c:	613b      	str	r3, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d003      	beq.n	800709c <HAL_SPI_Receive+0x8c>
 8007094:	1dbb      	adds	r3, r7, #6
 8007096:	881b      	ldrh	r3, [r3, #0]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d104      	bne.n	80070a6 <HAL_SPI_Receive+0x96>
  {
    errorcode = HAL_ERROR;
 800709c:	2317      	movs	r3, #23
 800709e:	18fb      	adds	r3, r7, r3
 80070a0:	2201      	movs	r2, #1
 80070a2:	701a      	strb	r2, [r3, #0]
    goto error;
 80070a4:	e0f6      	b.n	8007294 <HAL_SPI_Receive+0x284>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	225d      	movs	r2, #93	@ 0x5d
 80070aa:	2104      	movs	r1, #4
 80070ac:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	2200      	movs	r2, #0
 80070b2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	68ba      	ldr	r2, [r7, #8]
 80070b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	1dba      	adds	r2, r7, #6
 80070be:	2144      	movs	r1, #68	@ 0x44
 80070c0:	8812      	ldrh	r2, [r2, #0]
 80070c2:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	1dba      	adds	r2, r7, #6
 80070c8:	2146      	movs	r1, #70	@ 0x46
 80070ca:	8812      	ldrh	r2, [r2, #0]
 80070cc:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	2200      	movs	r2, #0
 80070d2:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2200      	movs	r2, #0
 80070d8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	2200      	movs	r2, #0
 80070de:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	2200      	movs	r2, #0
 80070e4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	2200      	movs	r2, #0
 80070ea:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	68da      	ldr	r2, [r3, #12]
 80070f0:	23e0      	movs	r3, #224	@ 0xe0
 80070f2:	00db      	lsls	r3, r3, #3
 80070f4:	429a      	cmp	r2, r3
 80070f6:	d908      	bls.n	800710a <HAL_SPI_Receive+0xfa>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	685a      	ldr	r2, [r3, #4]
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	496a      	ldr	r1, [pc, #424]	@ (80072ac <HAL_SPI_Receive+0x29c>)
 8007104:	400a      	ands	r2, r1
 8007106:	605a      	str	r2, [r3, #4]
 8007108:	e008      	b.n	800711c <HAL_SPI_Receive+0x10c>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	685a      	ldr	r2, [r3, #4]
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	2180      	movs	r1, #128	@ 0x80
 8007116:	0149      	lsls	r1, r1, #5
 8007118:	430a      	orrs	r2, r1
 800711a:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	689a      	ldr	r2, [r3, #8]
 8007120:	2380      	movs	r3, #128	@ 0x80
 8007122:	021b      	lsls	r3, r3, #8
 8007124:	429a      	cmp	r2, r3
 8007126:	d10f      	bne.n	8007148 <HAL_SPI_Receive+0x138>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	681a      	ldr	r2, [r3, #0]
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	2140      	movs	r1, #64	@ 0x40
 8007134:	438a      	bics	r2, r1
 8007136:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	681a      	ldr	r2, [r3, #0]
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	495b      	ldr	r1, [pc, #364]	@ (80072b0 <HAL_SPI_Receive+0x2a0>)
 8007144:	400a      	ands	r2, r1
 8007146:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	2240      	movs	r2, #64	@ 0x40
 8007150:	4013      	ands	r3, r2
 8007152:	2b40      	cmp	r3, #64	@ 0x40
 8007154:	d007      	beq.n	8007166 <HAL_SPI_Receive+0x156>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	681a      	ldr	r2, [r3, #0]
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	2140      	movs	r1, #64	@ 0x40
 8007162:	430a      	orrs	r2, r1
 8007164:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8007166:	68fb      	ldr	r3, [r7, #12]
 8007168:	68da      	ldr	r2, [r3, #12]
 800716a:	23e0      	movs	r3, #224	@ 0xe0
 800716c:	00db      	lsls	r3, r3, #3
 800716e:	429a      	cmp	r2, r3
 8007170:	d900      	bls.n	8007174 <HAL_SPI_Receive+0x164>
 8007172:	e071      	b.n	8007258 <HAL_SPI_Receive+0x248>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8007174:	e035      	b.n	80071e2 <HAL_SPI_Receive+0x1d2>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	689b      	ldr	r3, [r3, #8]
 800717c:	2201      	movs	r2, #1
 800717e:	4013      	ands	r3, r2
 8007180:	2b01      	cmp	r3, #1
 8007182:	d117      	bne.n	80071b4 <HAL_SPI_Receive+0x1a4>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	330c      	adds	r3, #12
 800718a:	001a      	movs	r2, r3
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007190:	7812      	ldrb	r2, [r2, #0]
 8007192:	b2d2      	uxtb	r2, r2
 8007194:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800719a:	1c5a      	adds	r2, r3, #1
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2246      	movs	r2, #70	@ 0x46
 80071a4:	5a9b      	ldrh	r3, [r3, r2]
 80071a6:	b29b      	uxth	r3, r3
 80071a8:	3b01      	subs	r3, #1
 80071aa:	b299      	uxth	r1, r3
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2246      	movs	r2, #70	@ 0x46
 80071b0:	5299      	strh	r1, [r3, r2]
 80071b2:	e016      	b.n	80071e2 <HAL_SPI_Receive+0x1d2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80071b4:	f7fc f972 	bl	800349c <HAL_GetTick>
 80071b8:	0002      	movs	r2, r0
 80071ba:	693b      	ldr	r3, [r7, #16]
 80071bc:	1ad3      	subs	r3, r2, r3
 80071be:	683a      	ldr	r2, [r7, #0]
 80071c0:	429a      	cmp	r2, r3
 80071c2:	d802      	bhi.n	80071ca <HAL_SPI_Receive+0x1ba>
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	3301      	adds	r3, #1
 80071c8:	d102      	bne.n	80071d0 <HAL_SPI_Receive+0x1c0>
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d108      	bne.n	80071e2 <HAL_SPI_Receive+0x1d2>
        {
          errorcode = HAL_TIMEOUT;
 80071d0:	2317      	movs	r3, #23
 80071d2:	18fb      	adds	r3, r7, r3
 80071d4:	2203      	movs	r2, #3
 80071d6:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	225d      	movs	r2, #93	@ 0x5d
 80071dc:	2101      	movs	r1, #1
 80071de:	5499      	strb	r1, [r3, r2]
          goto error;
 80071e0:	e058      	b.n	8007294 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	2246      	movs	r2, #70	@ 0x46
 80071e6:	5a9b      	ldrh	r3, [r3, r2]
 80071e8:	b29b      	uxth	r3, r3
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d1c3      	bne.n	8007176 <HAL_SPI_Receive+0x166>
 80071ee:	e039      	b.n	8007264 <HAL_SPI_Receive+0x254>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80071f0:	68fb      	ldr	r3, [r7, #12]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	689b      	ldr	r3, [r3, #8]
 80071f6:	2201      	movs	r2, #1
 80071f8:	4013      	ands	r3, r2
 80071fa:	2b01      	cmp	r3, #1
 80071fc:	d115      	bne.n	800722a <HAL_SPI_Receive+0x21a>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	68da      	ldr	r2, [r3, #12]
 8007204:	68fb      	ldr	r3, [r7, #12]
 8007206:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007208:	b292      	uxth	r2, r2
 800720a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007210:	1c9a      	adds	r2, r3, #2
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	2246      	movs	r2, #70	@ 0x46
 800721a:	5a9b      	ldrh	r3, [r3, r2]
 800721c:	b29b      	uxth	r3, r3
 800721e:	3b01      	subs	r3, #1
 8007220:	b299      	uxth	r1, r3
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	2246      	movs	r2, #70	@ 0x46
 8007226:	5299      	strh	r1, [r3, r2]
 8007228:	e016      	b.n	8007258 <HAL_SPI_Receive+0x248>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800722a:	f7fc f937 	bl	800349c <HAL_GetTick>
 800722e:	0002      	movs	r2, r0
 8007230:	693b      	ldr	r3, [r7, #16]
 8007232:	1ad3      	subs	r3, r2, r3
 8007234:	683a      	ldr	r2, [r7, #0]
 8007236:	429a      	cmp	r2, r3
 8007238:	d802      	bhi.n	8007240 <HAL_SPI_Receive+0x230>
 800723a:	683b      	ldr	r3, [r7, #0]
 800723c:	3301      	adds	r3, #1
 800723e:	d102      	bne.n	8007246 <HAL_SPI_Receive+0x236>
 8007240:	683b      	ldr	r3, [r7, #0]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d108      	bne.n	8007258 <HAL_SPI_Receive+0x248>
        {
          errorcode = HAL_TIMEOUT;
 8007246:	2317      	movs	r3, #23
 8007248:	18fb      	adds	r3, r7, r3
 800724a:	2203      	movs	r2, #3
 800724c:	701a      	strb	r2, [r3, #0]
          hspi->State = HAL_SPI_STATE_READY;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	225d      	movs	r2, #93	@ 0x5d
 8007252:	2101      	movs	r1, #1
 8007254:	5499      	strb	r1, [r3, r2]
          goto error;
 8007256:	e01d      	b.n	8007294 <HAL_SPI_Receive+0x284>
    while (hspi->RxXferCount > 0U)
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	2246      	movs	r2, #70	@ 0x46
 800725c:	5a9b      	ldrh	r3, [r3, r2]
 800725e:	b29b      	uxth	r3, r3
 8007260:	2b00      	cmp	r3, #0
 8007262:	d1c5      	bne.n	80071f0 <HAL_SPI_Receive+0x1e0>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007264:	693a      	ldr	r2, [r7, #16]
 8007266:	6839      	ldr	r1, [r7, #0]
 8007268:	68fb      	ldr	r3, [r7, #12]
 800726a:	0018      	movs	r0, r3
 800726c:	f000 fb40 	bl	80078f0 <SPI_EndRxTransaction>
 8007270:	1e03      	subs	r3, r0, #0
 8007272:	d002      	beq.n	800727a <HAL_SPI_Receive+0x26a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	2220      	movs	r2, #32
 8007278:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800727e:	2b00      	cmp	r3, #0
 8007280:	d004      	beq.n	800728c <HAL_SPI_Receive+0x27c>
  {
    errorcode = HAL_ERROR;
 8007282:	2317      	movs	r3, #23
 8007284:	18fb      	adds	r3, r7, r3
 8007286:	2201      	movs	r2, #1
 8007288:	701a      	strb	r2, [r3, #0]
 800728a:	e003      	b.n	8007294 <HAL_SPI_Receive+0x284>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	225d      	movs	r2, #93	@ 0x5d
 8007290:	2101      	movs	r1, #1
 8007292:	5499      	strb	r1, [r3, r2]
  }

error :
  __HAL_UNLOCK(hspi);
 8007294:	68fb      	ldr	r3, [r7, #12]
 8007296:	225c      	movs	r2, #92	@ 0x5c
 8007298:	2100      	movs	r1, #0
 800729a:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800729c:	2317      	movs	r3, #23
 800729e:	18fb      	adds	r3, r7, r3
 80072a0:	781b      	ldrb	r3, [r3, #0]
}
 80072a2:	0018      	movs	r0, r3
 80072a4:	46bd      	mov	sp, r7
 80072a6:	b007      	add	sp, #28
 80072a8:	bd90      	pop	{r4, r7, pc}
 80072aa:	46c0      	nop			@ (mov r8, r8)
 80072ac:	ffffefff 	.word	0xffffefff
 80072b0:	ffffbfff 	.word	0xffffbfff

080072b4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80072b4:	b580      	push	{r7, lr}
 80072b6:	b08a      	sub	sp, #40	@ 0x28
 80072b8:	af00      	add	r7, sp, #0
 80072ba:	60f8      	str	r0, [r7, #12]
 80072bc:	60b9      	str	r1, [r7, #8]
 80072be:	607a      	str	r2, [r7, #4]
 80072c0:	001a      	movs	r2, r3
 80072c2:	1cbb      	adds	r3, r7, #2
 80072c4:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80072c6:	2301      	movs	r3, #1
 80072c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80072ca:	2323      	movs	r3, #35	@ 0x23
 80072cc:	18fb      	adds	r3, r7, r3
 80072ce:	2200      	movs	r2, #0
 80072d0:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	225c      	movs	r2, #92	@ 0x5c
 80072d6:	5c9b      	ldrb	r3, [r3, r2]
 80072d8:	2b01      	cmp	r3, #1
 80072da:	d101      	bne.n	80072e0 <HAL_SPI_TransmitReceive+0x2c>
 80072dc:	2302      	movs	r3, #2
 80072de:	e1c4      	b.n	800766a <HAL_SPI_TransmitReceive+0x3b6>
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	225c      	movs	r2, #92	@ 0x5c
 80072e4:	2101      	movs	r1, #1
 80072e6:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80072e8:	f7fc f8d8 	bl	800349c <HAL_GetTick>
 80072ec:	0003      	movs	r3, r0
 80072ee:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80072f0:	201b      	movs	r0, #27
 80072f2:	183b      	adds	r3, r7, r0
 80072f4:	68fa      	ldr	r2, [r7, #12]
 80072f6:	215d      	movs	r1, #93	@ 0x5d
 80072f8:	5c52      	ldrb	r2, [r2, r1]
 80072fa:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	685b      	ldr	r3, [r3, #4]
 8007300:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8007302:	2312      	movs	r3, #18
 8007304:	18fb      	adds	r3, r7, r3
 8007306:	1cba      	adds	r2, r7, #2
 8007308:	8812      	ldrh	r2, [r2, #0]
 800730a:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800730c:	183b      	adds	r3, r7, r0
 800730e:	781b      	ldrb	r3, [r3, #0]
 8007310:	2b01      	cmp	r3, #1
 8007312:	d011      	beq.n	8007338 <HAL_SPI_TransmitReceive+0x84>
 8007314:	697a      	ldr	r2, [r7, #20]
 8007316:	2382      	movs	r3, #130	@ 0x82
 8007318:	005b      	lsls	r3, r3, #1
 800731a:	429a      	cmp	r2, r3
 800731c:	d107      	bne.n	800732e <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	689b      	ldr	r3, [r3, #8]
 8007322:	2b00      	cmp	r3, #0
 8007324:	d103      	bne.n	800732e <HAL_SPI_TransmitReceive+0x7a>
 8007326:	183b      	adds	r3, r7, r0
 8007328:	781b      	ldrb	r3, [r3, #0]
 800732a:	2b04      	cmp	r3, #4
 800732c:	d004      	beq.n	8007338 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800732e:	2323      	movs	r3, #35	@ 0x23
 8007330:	18fb      	adds	r3, r7, r3
 8007332:	2202      	movs	r2, #2
 8007334:	701a      	strb	r2, [r3, #0]
    goto error;
 8007336:	e191      	b.n	800765c <HAL_SPI_TransmitReceive+0x3a8>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d006      	beq.n	800734c <HAL_SPI_TransmitReceive+0x98>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	2b00      	cmp	r3, #0
 8007342:	d003      	beq.n	800734c <HAL_SPI_TransmitReceive+0x98>
 8007344:	1cbb      	adds	r3, r7, #2
 8007346:	881b      	ldrh	r3, [r3, #0]
 8007348:	2b00      	cmp	r3, #0
 800734a:	d104      	bne.n	8007356 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 800734c:	2323      	movs	r3, #35	@ 0x23
 800734e:	18fb      	adds	r3, r7, r3
 8007350:	2201      	movs	r2, #1
 8007352:	701a      	strb	r2, [r3, #0]
    goto error;
 8007354:	e182      	b.n	800765c <HAL_SPI_TransmitReceive+0x3a8>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007356:	68fb      	ldr	r3, [r7, #12]
 8007358:	225d      	movs	r2, #93	@ 0x5d
 800735a:	5c9b      	ldrb	r3, [r3, r2]
 800735c:	b2db      	uxtb	r3, r3
 800735e:	2b04      	cmp	r3, #4
 8007360:	d003      	beq.n	800736a <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	225d      	movs	r2, #93	@ 0x5d
 8007366:	2105      	movs	r1, #5
 8007368:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	2200      	movs	r2, #0
 800736e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	687a      	ldr	r2, [r7, #4]
 8007374:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	1cba      	adds	r2, r7, #2
 800737a:	2146      	movs	r1, #70	@ 0x46
 800737c:	8812      	ldrh	r2, [r2, #0]
 800737e:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	1cba      	adds	r2, r7, #2
 8007384:	2144      	movs	r1, #68	@ 0x44
 8007386:	8812      	ldrh	r2, [r2, #0]
 8007388:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	68ba      	ldr	r2, [r7, #8]
 800738e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	1cba      	adds	r2, r7, #2
 8007394:	8812      	ldrh	r2, [r2, #0]
 8007396:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	1cba      	adds	r2, r7, #2
 800739c:	8812      	ldrh	r2, [r2, #0]
 800739e:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	2200      	movs	r2, #0
 80073a4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2200      	movs	r2, #0
 80073aa:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	68da      	ldr	r2, [r3, #12]
 80073b0:	23e0      	movs	r3, #224	@ 0xe0
 80073b2:	00db      	lsls	r3, r3, #3
 80073b4:	429a      	cmp	r2, r3
 80073b6:	d908      	bls.n	80073ca <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	685a      	ldr	r2, [r3, #4]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	49ac      	ldr	r1, [pc, #688]	@ (8007674 <HAL_SPI_TransmitReceive+0x3c0>)
 80073c4:	400a      	ands	r2, r1
 80073c6:	605a      	str	r2, [r3, #4]
 80073c8:	e008      	b.n	80073dc <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	685a      	ldr	r2, [r3, #4]
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	2180      	movs	r1, #128	@ 0x80
 80073d6:	0149      	lsls	r1, r1, #5
 80073d8:	430a      	orrs	r2, r1
 80073da:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	2240      	movs	r2, #64	@ 0x40
 80073e4:	4013      	ands	r3, r2
 80073e6:	2b40      	cmp	r3, #64	@ 0x40
 80073e8:	d007      	beq.n	80073fa <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	681a      	ldr	r2, [r3, #0]
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	2140      	movs	r1, #64	@ 0x40
 80073f6:	430a      	orrs	r2, r1
 80073f8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	68da      	ldr	r2, [r3, #12]
 80073fe:	23e0      	movs	r3, #224	@ 0xe0
 8007400:	00db      	lsls	r3, r3, #3
 8007402:	429a      	cmp	r2, r3
 8007404:	d800      	bhi.n	8007408 <HAL_SPI_TransmitReceive+0x154>
 8007406:	e083      	b.n	8007510 <HAL_SPI_TransmitReceive+0x25c>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	685b      	ldr	r3, [r3, #4]
 800740c:	2b00      	cmp	r3, #0
 800740e:	d005      	beq.n	800741c <HAL_SPI_TransmitReceive+0x168>
 8007410:	2312      	movs	r3, #18
 8007412:	18fb      	adds	r3, r7, r3
 8007414:	881b      	ldrh	r3, [r3, #0]
 8007416:	2b01      	cmp	r3, #1
 8007418:	d000      	beq.n	800741c <HAL_SPI_TransmitReceive+0x168>
 800741a:	e06d      	b.n	80074f8 <HAL_SPI_TransmitReceive+0x244>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007420:	881a      	ldrh	r2, [r3, #0]
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800742c:	1c9a      	adds	r2, r3, #2
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007436:	b29b      	uxth	r3, r3
 8007438:	3b01      	subs	r3, #1
 800743a:	b29a      	uxth	r2, r3
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007440:	e05a      	b.n	80074f8 <HAL_SPI_TransmitReceive+0x244>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	689b      	ldr	r3, [r3, #8]
 8007448:	2202      	movs	r2, #2
 800744a:	4013      	ands	r3, r2
 800744c:	2b02      	cmp	r3, #2
 800744e:	d11b      	bne.n	8007488 <HAL_SPI_TransmitReceive+0x1d4>
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007454:	b29b      	uxth	r3, r3
 8007456:	2b00      	cmp	r3, #0
 8007458:	d016      	beq.n	8007488 <HAL_SPI_TransmitReceive+0x1d4>
 800745a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800745c:	2b01      	cmp	r3, #1
 800745e:	d113      	bne.n	8007488 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007464:	881a      	ldrh	r2, [r3, #0]
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007470:	1c9a      	adds	r2, r3, #2
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800747a:	b29b      	uxth	r3, r3
 800747c:	3b01      	subs	r3, #1
 800747e:	b29a      	uxth	r2, r3
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007484:	2300      	movs	r3, #0
 8007486:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	689b      	ldr	r3, [r3, #8]
 800748e:	2201      	movs	r2, #1
 8007490:	4013      	ands	r3, r2
 8007492:	2b01      	cmp	r3, #1
 8007494:	d11c      	bne.n	80074d0 <HAL_SPI_TransmitReceive+0x21c>
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	2246      	movs	r2, #70	@ 0x46
 800749a:	5a9b      	ldrh	r3, [r3, r2]
 800749c:	b29b      	uxth	r3, r3
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d016      	beq.n	80074d0 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	68da      	ldr	r2, [r3, #12]
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074ac:	b292      	uxth	r2, r2
 80074ae:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074b4:	1c9a      	adds	r2, r3, #2
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	2246      	movs	r2, #70	@ 0x46
 80074be:	5a9b      	ldrh	r3, [r3, r2]
 80074c0:	b29b      	uxth	r3, r3
 80074c2:	3b01      	subs	r3, #1
 80074c4:	b299      	uxth	r1, r3
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	2246      	movs	r2, #70	@ 0x46
 80074ca:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80074cc:	2301      	movs	r3, #1
 80074ce:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80074d0:	f7fb ffe4 	bl	800349c <HAL_GetTick>
 80074d4:	0002      	movs	r2, r0
 80074d6:	69fb      	ldr	r3, [r7, #28]
 80074d8:	1ad3      	subs	r3, r2, r3
 80074da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80074dc:	429a      	cmp	r2, r3
 80074de:	d80b      	bhi.n	80074f8 <HAL_SPI_TransmitReceive+0x244>
 80074e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074e2:	3301      	adds	r3, #1
 80074e4:	d008      	beq.n	80074f8 <HAL_SPI_TransmitReceive+0x244>
      {
        errorcode = HAL_TIMEOUT;
 80074e6:	2323      	movs	r3, #35	@ 0x23
 80074e8:	18fb      	adds	r3, r7, r3
 80074ea:	2203      	movs	r2, #3
 80074ec:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	225d      	movs	r2, #93	@ 0x5d
 80074f2:	2101      	movs	r1, #1
 80074f4:	5499      	strb	r1, [r3, r2]
        goto error;
 80074f6:	e0b1      	b.n	800765c <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80074fc:	b29b      	uxth	r3, r3
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d19f      	bne.n	8007442 <HAL_SPI_TransmitReceive+0x18e>
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	2246      	movs	r2, #70	@ 0x46
 8007506:	5a9b      	ldrh	r3, [r3, r2]
 8007508:	b29b      	uxth	r3, r3
 800750a:	2b00      	cmp	r3, #0
 800750c:	d199      	bne.n	8007442 <HAL_SPI_TransmitReceive+0x18e>
 800750e:	e089      	b.n	8007624 <HAL_SPI_TransmitReceive+0x370>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	685b      	ldr	r3, [r3, #4]
 8007514:	2b00      	cmp	r3, #0
 8007516:	d005      	beq.n	8007524 <HAL_SPI_TransmitReceive+0x270>
 8007518:	2312      	movs	r3, #18
 800751a:	18fb      	adds	r3, r7, r3
 800751c:	881b      	ldrh	r3, [r3, #0]
 800751e:	2b01      	cmp	r3, #1
 8007520:	d000      	beq.n	8007524 <HAL_SPI_TransmitReceive+0x270>
 8007522:	e074      	b.n	800760e <HAL_SPI_TransmitReceive+0x35a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	330c      	adds	r3, #12
 800752e:	7812      	ldrb	r2, [r2, #0]
 8007530:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007536:	1c5a      	adds	r2, r3, #1
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007540:	b29b      	uxth	r3, r3
 8007542:	3b01      	subs	r3, #1
 8007544:	b29a      	uxth	r2, r3
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800754a:	e060      	b.n	800760e <HAL_SPI_TransmitReceive+0x35a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	689b      	ldr	r3, [r3, #8]
 8007552:	2202      	movs	r2, #2
 8007554:	4013      	ands	r3, r2
 8007556:	2b02      	cmp	r3, #2
 8007558:	d11c      	bne.n	8007594 <HAL_SPI_TransmitReceive+0x2e0>
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800755e:	b29b      	uxth	r3, r3
 8007560:	2b00      	cmp	r3, #0
 8007562:	d017      	beq.n	8007594 <HAL_SPI_TransmitReceive+0x2e0>
 8007564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007566:	2b01      	cmp	r3, #1
 8007568:	d114      	bne.n	8007594 <HAL_SPI_TransmitReceive+0x2e0>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	330c      	adds	r3, #12
 8007574:	7812      	ldrb	r2, [r2, #0]
 8007576:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800757c:	1c5a      	adds	r2, r3, #1
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007582:	68fb      	ldr	r3, [r7, #12]
 8007584:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007586:	b29b      	uxth	r3, r3
 8007588:	3b01      	subs	r3, #1
 800758a:	b29a      	uxth	r2, r3
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007590:	2300      	movs	r3, #0
 8007592:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	689b      	ldr	r3, [r3, #8]
 800759a:	2201      	movs	r2, #1
 800759c:	4013      	ands	r3, r2
 800759e:	2b01      	cmp	r3, #1
 80075a0:	d11e      	bne.n	80075e0 <HAL_SPI_TransmitReceive+0x32c>
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	2246      	movs	r2, #70	@ 0x46
 80075a6:	5a9b      	ldrh	r3, [r3, r2]
 80075a8:	b29b      	uxth	r3, r3
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d018      	beq.n	80075e0 <HAL_SPI_TransmitReceive+0x32c>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	330c      	adds	r3, #12
 80075b4:	001a      	movs	r2, r3
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075ba:	7812      	ldrb	r2, [r2, #0]
 80075bc:	b2d2      	uxtb	r2, r2
 80075be:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075c4:	1c5a      	adds	r2, r3, #1
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	2246      	movs	r2, #70	@ 0x46
 80075ce:	5a9b      	ldrh	r3, [r3, r2]
 80075d0:	b29b      	uxth	r3, r3
 80075d2:	3b01      	subs	r3, #1
 80075d4:	b299      	uxth	r1, r3
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	2246      	movs	r2, #70	@ 0x46
 80075da:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80075dc:	2301      	movs	r3, #1
 80075de:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80075e0:	f7fb ff5c 	bl	800349c <HAL_GetTick>
 80075e4:	0002      	movs	r2, r0
 80075e6:	69fb      	ldr	r3, [r7, #28]
 80075e8:	1ad3      	subs	r3, r2, r3
 80075ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075ec:	429a      	cmp	r2, r3
 80075ee:	d802      	bhi.n	80075f6 <HAL_SPI_TransmitReceive+0x342>
 80075f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075f2:	3301      	adds	r3, #1
 80075f4:	d102      	bne.n	80075fc <HAL_SPI_TransmitReceive+0x348>
 80075f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d108      	bne.n	800760e <HAL_SPI_TransmitReceive+0x35a>
      {
        errorcode = HAL_TIMEOUT;
 80075fc:	2323      	movs	r3, #35	@ 0x23
 80075fe:	18fb      	adds	r3, r7, r3
 8007600:	2203      	movs	r2, #3
 8007602:	701a      	strb	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	225d      	movs	r2, #93	@ 0x5d
 8007608:	2101      	movs	r1, #1
 800760a:	5499      	strb	r1, [r3, r2]
        goto error;
 800760c:	e026      	b.n	800765c <HAL_SPI_TransmitReceive+0x3a8>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007612:	b29b      	uxth	r3, r3
 8007614:	2b00      	cmp	r3, #0
 8007616:	d199      	bne.n	800754c <HAL_SPI_TransmitReceive+0x298>
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	2246      	movs	r2, #70	@ 0x46
 800761c:	5a9b      	ldrh	r3, [r3, r2]
 800761e:	b29b      	uxth	r3, r3
 8007620:	2b00      	cmp	r3, #0
 8007622:	d193      	bne.n	800754c <HAL_SPI_TransmitReceive+0x298>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007624:	69fa      	ldr	r2, [r7, #28]
 8007626:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	0018      	movs	r0, r3
 800762c:	f000 f9be 	bl	80079ac <SPI_EndRxTxTransaction>
 8007630:	1e03      	subs	r3, r0, #0
 8007632:	d006      	beq.n	8007642 <HAL_SPI_TransmitReceive+0x38e>
  {
    errorcode = HAL_ERROR;
 8007634:	2323      	movs	r3, #35	@ 0x23
 8007636:	18fb      	adds	r3, r7, r3
 8007638:	2201      	movs	r2, #1
 800763a:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	2220      	movs	r2, #32
 8007640:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007646:	2b00      	cmp	r3, #0
 8007648:	d004      	beq.n	8007654 <HAL_SPI_TransmitReceive+0x3a0>
  {
    errorcode = HAL_ERROR;
 800764a:	2323      	movs	r3, #35	@ 0x23
 800764c:	18fb      	adds	r3, r7, r3
 800764e:	2201      	movs	r2, #1
 8007650:	701a      	strb	r2, [r3, #0]
 8007652:	e003      	b.n	800765c <HAL_SPI_TransmitReceive+0x3a8>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	225d      	movs	r2, #93	@ 0x5d
 8007658:	2101      	movs	r1, #1
 800765a:	5499      	strb	r1, [r3, r2]
  }
  
error :
  __HAL_UNLOCK(hspi);
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	225c      	movs	r2, #92	@ 0x5c
 8007660:	2100      	movs	r1, #0
 8007662:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8007664:	2323      	movs	r3, #35	@ 0x23
 8007666:	18fb      	adds	r3, r7, r3
 8007668:	781b      	ldrb	r3, [r3, #0]
}
 800766a:	0018      	movs	r0, r3
 800766c:	46bd      	mov	sp, r7
 800766e:	b00a      	add	sp, #40	@ 0x28
 8007670:	bd80      	pop	{r7, pc}
 8007672:	46c0      	nop			@ (mov r8, r8)
 8007674:	ffffefff 	.word	0xffffefff

08007678 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007678:	b580      	push	{r7, lr}
 800767a:	b082      	sub	sp, #8
 800767c:	af00      	add	r7, sp, #0
 800767e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	225d      	movs	r2, #93	@ 0x5d
 8007684:	5c9b      	ldrb	r3, [r3, r2]
 8007686:	b2db      	uxtb	r3, r3
}
 8007688:	0018      	movs	r0, r3
 800768a:	46bd      	mov	sp, r7
 800768c:	b002      	add	sp, #8
 800768e:	bd80      	pop	{r7, pc}

08007690 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b088      	sub	sp, #32
 8007694:	af00      	add	r7, sp, #0
 8007696:	60f8      	str	r0, [r7, #12]
 8007698:	60b9      	str	r1, [r7, #8]
 800769a:	603b      	str	r3, [r7, #0]
 800769c:	1dfb      	adds	r3, r7, #7
 800769e:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80076a0:	f7fb fefc 	bl	800349c <HAL_GetTick>
 80076a4:	0002      	movs	r2, r0
 80076a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076a8:	1a9b      	subs	r3, r3, r2
 80076aa:	683a      	ldr	r2, [r7, #0]
 80076ac:	18d3      	adds	r3, r2, r3
 80076ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80076b0:	f7fb fef4 	bl	800349c <HAL_GetTick>
 80076b4:	0003      	movs	r3, r0
 80076b6:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80076b8:	4b3a      	ldr	r3, [pc, #232]	@ (80077a4 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	015b      	lsls	r3, r3, #5
 80076be:	0d1b      	lsrs	r3, r3, #20
 80076c0:	69fa      	ldr	r2, [r7, #28]
 80076c2:	4353      	muls	r3, r2
 80076c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80076c6:	e058      	b.n	800777a <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	3301      	adds	r3, #1
 80076cc:	d055      	beq.n	800777a <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80076ce:	f7fb fee5 	bl	800349c <HAL_GetTick>
 80076d2:	0002      	movs	r2, r0
 80076d4:	69bb      	ldr	r3, [r7, #24]
 80076d6:	1ad3      	subs	r3, r2, r3
 80076d8:	69fa      	ldr	r2, [r7, #28]
 80076da:	429a      	cmp	r2, r3
 80076dc:	d902      	bls.n	80076e4 <SPI_WaitFlagStateUntilTimeout+0x54>
 80076de:	69fb      	ldr	r3, [r7, #28]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d142      	bne.n	800776a <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	685a      	ldr	r2, [r3, #4]
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	21e0      	movs	r1, #224	@ 0xe0
 80076f0:	438a      	bics	r2, r1
 80076f2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	685a      	ldr	r2, [r3, #4]
 80076f8:	2382      	movs	r3, #130	@ 0x82
 80076fa:	005b      	lsls	r3, r3, #1
 80076fc:	429a      	cmp	r2, r3
 80076fe:	d113      	bne.n	8007728 <SPI_WaitFlagStateUntilTimeout+0x98>
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	689a      	ldr	r2, [r3, #8]
 8007704:	2380      	movs	r3, #128	@ 0x80
 8007706:	021b      	lsls	r3, r3, #8
 8007708:	429a      	cmp	r2, r3
 800770a:	d005      	beq.n	8007718 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	689a      	ldr	r2, [r3, #8]
 8007710:	2380      	movs	r3, #128	@ 0x80
 8007712:	00db      	lsls	r3, r3, #3
 8007714:	429a      	cmp	r2, r3
 8007716:	d107      	bne.n	8007728 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	681a      	ldr	r2, [r3, #0]
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	2140      	movs	r1, #64	@ 0x40
 8007724:	438a      	bics	r2, r1
 8007726:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800772c:	2380      	movs	r3, #128	@ 0x80
 800772e:	019b      	lsls	r3, r3, #6
 8007730:	429a      	cmp	r2, r3
 8007732:	d110      	bne.n	8007756 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	491a      	ldr	r1, [pc, #104]	@ (80077a8 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8007740:	400a      	ands	r2, r1
 8007742:	601a      	str	r2, [r3, #0]
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	681a      	ldr	r2, [r3, #0]
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	2180      	movs	r1, #128	@ 0x80
 8007750:	0189      	lsls	r1, r1, #6
 8007752:	430a      	orrs	r2, r1
 8007754:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	225d      	movs	r2, #93	@ 0x5d
 800775a:	2101      	movs	r1, #1
 800775c:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	225c      	movs	r2, #92	@ 0x5c
 8007762:	2100      	movs	r1, #0
 8007764:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007766:	2303      	movs	r3, #3
 8007768:	e017      	b.n	800779a <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800776a:	697b      	ldr	r3, [r7, #20]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d101      	bne.n	8007774 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8007770:	2300      	movs	r3, #0
 8007772:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	3b01      	subs	r3, #1
 8007778:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	689b      	ldr	r3, [r3, #8]
 8007780:	68ba      	ldr	r2, [r7, #8]
 8007782:	4013      	ands	r3, r2
 8007784:	68ba      	ldr	r2, [r7, #8]
 8007786:	1ad3      	subs	r3, r2, r3
 8007788:	425a      	negs	r2, r3
 800778a:	4153      	adcs	r3, r2
 800778c:	b2db      	uxtb	r3, r3
 800778e:	001a      	movs	r2, r3
 8007790:	1dfb      	adds	r3, r7, #7
 8007792:	781b      	ldrb	r3, [r3, #0]
 8007794:	429a      	cmp	r2, r3
 8007796:	d197      	bne.n	80076c8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007798:	2300      	movs	r3, #0
}
 800779a:	0018      	movs	r0, r3
 800779c:	46bd      	mov	sp, r7
 800779e:	b008      	add	sp, #32
 80077a0:	bd80      	pop	{r7, pc}
 80077a2:	46c0      	nop			@ (mov r8, r8)
 80077a4:	20000018 	.word	0x20000018
 80077a8:	ffffdfff 	.word	0xffffdfff

080077ac <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b08a      	sub	sp, #40	@ 0x28
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	60f8      	str	r0, [r7, #12]
 80077b4:	60b9      	str	r1, [r7, #8]
 80077b6:	607a      	str	r2, [r7, #4]
 80077b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80077ba:	2317      	movs	r3, #23
 80077bc:	18fb      	adds	r3, r7, r3
 80077be:	2200      	movs	r2, #0
 80077c0:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80077c2:	f7fb fe6b 	bl	800349c <HAL_GetTick>
 80077c6:	0002      	movs	r2, r0
 80077c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ca:	1a9b      	subs	r3, r3, r2
 80077cc:	683a      	ldr	r2, [r7, #0]
 80077ce:	18d3      	adds	r3, r2, r3
 80077d0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80077d2:	f7fb fe63 	bl	800349c <HAL_GetTick>
 80077d6:	0003      	movs	r3, r0
 80077d8:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	330c      	adds	r3, #12
 80077e0:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80077e2:	4b41      	ldr	r3, [pc, #260]	@ (80078e8 <SPI_WaitFifoStateUntilTimeout+0x13c>)
 80077e4:	681a      	ldr	r2, [r3, #0]
 80077e6:	0013      	movs	r3, r2
 80077e8:	009b      	lsls	r3, r3, #2
 80077ea:	189b      	adds	r3, r3, r2
 80077ec:	00da      	lsls	r2, r3, #3
 80077ee:	1ad3      	subs	r3, r2, r3
 80077f0:	0d1b      	lsrs	r3, r3, #20
 80077f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80077f4:	4353      	muls	r3, r2
 80077f6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80077f8:	e068      	b.n	80078cc <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80077fa:	68ba      	ldr	r2, [r7, #8]
 80077fc:	23c0      	movs	r3, #192	@ 0xc0
 80077fe:	00db      	lsls	r3, r3, #3
 8007800:	429a      	cmp	r2, r3
 8007802:	d10a      	bne.n	800781a <SPI_WaitFifoStateUntilTimeout+0x6e>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2b00      	cmp	r3, #0
 8007808:	d107      	bne.n	800781a <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800780a:	69fb      	ldr	r3, [r7, #28]
 800780c:	781b      	ldrb	r3, [r3, #0]
 800780e:	b2da      	uxtb	r2, r3
 8007810:	2117      	movs	r1, #23
 8007812:	187b      	adds	r3, r7, r1
 8007814:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8007816:	187b      	adds	r3, r7, r1
 8007818:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	3301      	adds	r3, #1
 800781e:	d055      	beq.n	80078cc <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007820:	f7fb fe3c 	bl	800349c <HAL_GetTick>
 8007824:	0002      	movs	r2, r0
 8007826:	6a3b      	ldr	r3, [r7, #32]
 8007828:	1ad3      	subs	r3, r2, r3
 800782a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800782c:	429a      	cmp	r2, r3
 800782e:	d902      	bls.n	8007836 <SPI_WaitFifoStateUntilTimeout+0x8a>
 8007830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007832:	2b00      	cmp	r3, #0
 8007834:	d142      	bne.n	80078bc <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007836:	68fb      	ldr	r3, [r7, #12]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	685a      	ldr	r2, [r3, #4]
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	21e0      	movs	r1, #224	@ 0xe0
 8007842:	438a      	bics	r2, r1
 8007844:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	685a      	ldr	r2, [r3, #4]
 800784a:	2382      	movs	r3, #130	@ 0x82
 800784c:	005b      	lsls	r3, r3, #1
 800784e:	429a      	cmp	r2, r3
 8007850:	d113      	bne.n	800787a <SPI_WaitFifoStateUntilTimeout+0xce>
 8007852:	68fb      	ldr	r3, [r7, #12]
 8007854:	689a      	ldr	r2, [r3, #8]
 8007856:	2380      	movs	r3, #128	@ 0x80
 8007858:	021b      	lsls	r3, r3, #8
 800785a:	429a      	cmp	r2, r3
 800785c:	d005      	beq.n	800786a <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	689a      	ldr	r2, [r3, #8]
 8007862:	2380      	movs	r3, #128	@ 0x80
 8007864:	00db      	lsls	r3, r3, #3
 8007866:	429a      	cmp	r2, r3
 8007868:	d107      	bne.n	800787a <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	681a      	ldr	r2, [r3, #0]
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	2140      	movs	r1, #64	@ 0x40
 8007876:	438a      	bics	r2, r1
 8007878:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800787a:	68fb      	ldr	r3, [r7, #12]
 800787c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800787e:	2380      	movs	r3, #128	@ 0x80
 8007880:	019b      	lsls	r3, r3, #6
 8007882:	429a      	cmp	r2, r3
 8007884:	d110      	bne.n	80078a8 <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	681a      	ldr	r2, [r3, #0]
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4916      	ldr	r1, [pc, #88]	@ (80078ec <SPI_WaitFifoStateUntilTimeout+0x140>)
 8007892:	400a      	ands	r2, r1
 8007894:	601a      	str	r2, [r3, #0]
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	681a      	ldr	r2, [r3, #0]
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	2180      	movs	r1, #128	@ 0x80
 80078a2:	0189      	lsls	r1, r1, #6
 80078a4:	430a      	orrs	r2, r1
 80078a6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	225d      	movs	r2, #93	@ 0x5d
 80078ac:	2101      	movs	r1, #1
 80078ae:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	225c      	movs	r2, #92	@ 0x5c
 80078b4:	2100      	movs	r1, #0
 80078b6:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80078b8:	2303      	movs	r3, #3
 80078ba:	e010      	b.n	80078de <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80078bc:	69bb      	ldr	r3, [r7, #24]
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d101      	bne.n	80078c6 <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80078c2:	2300      	movs	r3, #0
 80078c4:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 80078c6:	69bb      	ldr	r3, [r7, #24]
 80078c8:	3b01      	subs	r3, #1
 80078ca:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	689b      	ldr	r3, [r3, #8]
 80078d2:	68ba      	ldr	r2, [r7, #8]
 80078d4:	4013      	ands	r3, r2
 80078d6:	687a      	ldr	r2, [r7, #4]
 80078d8:	429a      	cmp	r2, r3
 80078da:	d18e      	bne.n	80077fa <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 80078dc:	2300      	movs	r3, #0
}
 80078de:	0018      	movs	r0, r3
 80078e0:	46bd      	mov	sp, r7
 80078e2:	b00a      	add	sp, #40	@ 0x28
 80078e4:	bd80      	pop	{r7, pc}
 80078e6:	46c0      	nop			@ (mov r8, r8)
 80078e8:	20000018 	.word	0x20000018
 80078ec:	ffffdfff 	.word	0xffffdfff

080078f0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b086      	sub	sp, #24
 80078f4:	af02      	add	r7, sp, #8
 80078f6:	60f8      	str	r0, [r7, #12]
 80078f8:	60b9      	str	r1, [r7, #8]
 80078fa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	685a      	ldr	r2, [r3, #4]
 8007900:	2382      	movs	r3, #130	@ 0x82
 8007902:	005b      	lsls	r3, r3, #1
 8007904:	429a      	cmp	r2, r3
 8007906:	d113      	bne.n	8007930 <SPI_EndRxTransaction+0x40>
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	689a      	ldr	r2, [r3, #8]
 800790c:	2380      	movs	r3, #128	@ 0x80
 800790e:	021b      	lsls	r3, r3, #8
 8007910:	429a      	cmp	r2, r3
 8007912:	d005      	beq.n	8007920 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	689a      	ldr	r2, [r3, #8]
 8007918:	2380      	movs	r3, #128	@ 0x80
 800791a:	00db      	lsls	r3, r3, #3
 800791c:	429a      	cmp	r2, r3
 800791e:	d107      	bne.n	8007930 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	681b      	ldr	r3, [r3, #0]
 8007924:	681a      	ldr	r2, [r3, #0]
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	2140      	movs	r1, #64	@ 0x40
 800792c:	438a      	bics	r2, r1
 800792e:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007930:	68ba      	ldr	r2, [r7, #8]
 8007932:	68f8      	ldr	r0, [r7, #12]
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	9300      	str	r3, [sp, #0]
 8007938:	0013      	movs	r3, r2
 800793a:	2200      	movs	r2, #0
 800793c:	2180      	movs	r1, #128	@ 0x80
 800793e:	f7ff fea7 	bl	8007690 <SPI_WaitFlagStateUntilTimeout>
 8007942:	1e03      	subs	r3, r0, #0
 8007944:	d007      	beq.n	8007956 <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007946:	68fb      	ldr	r3, [r7, #12]
 8007948:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800794a:	2220      	movs	r2, #32
 800794c:	431a      	orrs	r2, r3
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007952:	2303      	movs	r3, #3
 8007954:	e026      	b.n	80079a4 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	685a      	ldr	r2, [r3, #4]
 800795a:	2382      	movs	r3, #130	@ 0x82
 800795c:	005b      	lsls	r3, r3, #1
 800795e:	429a      	cmp	r2, r3
 8007960:	d11f      	bne.n	80079a2 <SPI_EndRxTransaction+0xb2>
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	689a      	ldr	r2, [r3, #8]
 8007966:	2380      	movs	r3, #128	@ 0x80
 8007968:	021b      	lsls	r3, r3, #8
 800796a:	429a      	cmp	r2, r3
 800796c:	d005      	beq.n	800797a <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	689a      	ldr	r2, [r3, #8]
 8007972:	2380      	movs	r3, #128	@ 0x80
 8007974:	00db      	lsls	r3, r3, #3
 8007976:	429a      	cmp	r2, r3
 8007978:	d113      	bne.n	80079a2 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800797a:	68ba      	ldr	r2, [r7, #8]
 800797c:	23c0      	movs	r3, #192	@ 0xc0
 800797e:	00d9      	lsls	r1, r3, #3
 8007980:	68f8      	ldr	r0, [r7, #12]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	9300      	str	r3, [sp, #0]
 8007986:	0013      	movs	r3, r2
 8007988:	2200      	movs	r2, #0
 800798a:	f7ff ff0f 	bl	80077ac <SPI_WaitFifoStateUntilTimeout>
 800798e:	1e03      	subs	r3, r0, #0
 8007990:	d007      	beq.n	80079a2 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007992:	68fb      	ldr	r3, [r7, #12]
 8007994:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007996:	2220      	movs	r2, #32
 8007998:	431a      	orrs	r2, r3
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800799e:	2303      	movs	r3, #3
 80079a0:	e000      	b.n	80079a4 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 80079a2:	2300      	movs	r3, #0
}
 80079a4:	0018      	movs	r0, r3
 80079a6:	46bd      	mov	sp, r7
 80079a8:	b004      	add	sp, #16
 80079aa:	bd80      	pop	{r7, pc}

080079ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b086      	sub	sp, #24
 80079b0:	af02      	add	r7, sp, #8
 80079b2:	60f8      	str	r0, [r7, #12]
 80079b4:	60b9      	str	r1, [r7, #8]
 80079b6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80079b8:	68ba      	ldr	r2, [r7, #8]
 80079ba:	23c0      	movs	r3, #192	@ 0xc0
 80079bc:	0159      	lsls	r1, r3, #5
 80079be:	68f8      	ldr	r0, [r7, #12]
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	9300      	str	r3, [sp, #0]
 80079c4:	0013      	movs	r3, r2
 80079c6:	2200      	movs	r2, #0
 80079c8:	f7ff fef0 	bl	80077ac <SPI_WaitFifoStateUntilTimeout>
 80079cc:	1e03      	subs	r3, r0, #0
 80079ce:	d007      	beq.n	80079e0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079d4:	2220      	movs	r2, #32
 80079d6:	431a      	orrs	r2, r3
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80079dc:	2303      	movs	r3, #3
 80079de:	e027      	b.n	8007a30 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80079e0:	68ba      	ldr	r2, [r7, #8]
 80079e2:	68f8      	ldr	r0, [r7, #12]
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	9300      	str	r3, [sp, #0]
 80079e8:	0013      	movs	r3, r2
 80079ea:	2200      	movs	r2, #0
 80079ec:	2180      	movs	r1, #128	@ 0x80
 80079ee:	f7ff fe4f 	bl	8007690 <SPI_WaitFlagStateUntilTimeout>
 80079f2:	1e03      	subs	r3, r0, #0
 80079f4:	d007      	beq.n	8007a06 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80079f6:	68fb      	ldr	r3, [r7, #12]
 80079f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80079fa:	2220      	movs	r2, #32
 80079fc:	431a      	orrs	r2, r3
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007a02:	2303      	movs	r3, #3
 8007a04:	e014      	b.n	8007a30 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007a06:	68ba      	ldr	r2, [r7, #8]
 8007a08:	23c0      	movs	r3, #192	@ 0xc0
 8007a0a:	00d9      	lsls	r1, r3, #3
 8007a0c:	68f8      	ldr	r0, [r7, #12]
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	9300      	str	r3, [sp, #0]
 8007a12:	0013      	movs	r3, r2
 8007a14:	2200      	movs	r2, #0
 8007a16:	f7ff fec9 	bl	80077ac <SPI_WaitFifoStateUntilTimeout>
 8007a1a:	1e03      	subs	r3, r0, #0
 8007a1c:	d007      	beq.n	8007a2e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007a1e:	68fb      	ldr	r3, [r7, #12]
 8007a20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007a22:	2220      	movs	r2, #32
 8007a24:	431a      	orrs	r2, r3
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007a2a:	2303      	movs	r3, #3
 8007a2c:	e000      	b.n	8007a30 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007a2e:	2300      	movs	r3, #0
}
 8007a30:	0018      	movs	r0, r3
 8007a32:	46bd      	mov	sp, r7
 8007a34:	b004      	add	sp, #16
 8007a36:	bd80      	pop	{r7, pc}

08007a38 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b082      	sub	sp, #8
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d101      	bne.n	8007a4a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007a46:	2301      	movs	r3, #1
 8007a48:	e042      	b.n	8007ad0 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	223d      	movs	r2, #61	@ 0x3d
 8007a4e:	5c9b      	ldrb	r3, [r3, r2]
 8007a50:	b2db      	uxtb	r3, r3
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d107      	bne.n	8007a66 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	223c      	movs	r2, #60	@ 0x3c
 8007a5a:	2100      	movs	r1, #0
 8007a5c:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	0018      	movs	r0, r3
 8007a62:	f7fb f87f 	bl	8002b64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	223d      	movs	r2, #61	@ 0x3d
 8007a6a:	2102      	movs	r1, #2
 8007a6c:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	681a      	ldr	r2, [r3, #0]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	3304      	adds	r3, #4
 8007a76:	0019      	movs	r1, r3
 8007a78:	0010      	movs	r0, r2
 8007a7a:	f000 fa17 	bl	8007eac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	2246      	movs	r2, #70	@ 0x46
 8007a82:	2101      	movs	r1, #1
 8007a84:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	223e      	movs	r2, #62	@ 0x3e
 8007a8a:	2101      	movs	r1, #1
 8007a8c:	5499      	strb	r1, [r3, r2]
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	223f      	movs	r2, #63	@ 0x3f
 8007a92:	2101      	movs	r1, #1
 8007a94:	5499      	strb	r1, [r3, r2]
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2240      	movs	r2, #64	@ 0x40
 8007a9a:	2101      	movs	r1, #1
 8007a9c:	5499      	strb	r1, [r3, r2]
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2241      	movs	r2, #65	@ 0x41
 8007aa2:	2101      	movs	r1, #1
 8007aa4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	2242      	movs	r2, #66	@ 0x42
 8007aaa:	2101      	movs	r1, #1
 8007aac:	5499      	strb	r1, [r3, r2]
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	2243      	movs	r2, #67	@ 0x43
 8007ab2:	2101      	movs	r1, #1
 8007ab4:	5499      	strb	r1, [r3, r2]
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	2244      	movs	r2, #68	@ 0x44
 8007aba:	2101      	movs	r1, #1
 8007abc:	5499      	strb	r1, [r3, r2]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2245      	movs	r2, #69	@ 0x45
 8007ac2:	2101      	movs	r1, #1
 8007ac4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	223d      	movs	r2, #61	@ 0x3d
 8007aca:	2101      	movs	r1, #1
 8007acc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007ace:	2300      	movs	r3, #0
}
 8007ad0:	0018      	movs	r0, r3
 8007ad2:	46bd      	mov	sp, r7
 8007ad4:	b002      	add	sp, #8
 8007ad6:	bd80      	pop	{r7, pc}

08007ad8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007ad8:	b580      	push	{r7, lr}
 8007ada:	b084      	sub	sp, #16
 8007adc:	af00      	add	r7, sp, #0
 8007ade:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	68db      	ldr	r3, [r3, #12]
 8007ae6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	691b      	ldr	r3, [r3, #16]
 8007aee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007af0:	68bb      	ldr	r3, [r7, #8]
 8007af2:	2202      	movs	r2, #2
 8007af4:	4013      	ands	r3, r2
 8007af6:	d021      	beq.n	8007b3c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	2202      	movs	r2, #2
 8007afc:	4013      	ands	r3, r2
 8007afe:	d01d      	beq.n	8007b3c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	2203      	movs	r2, #3
 8007b06:	4252      	negs	r2, r2
 8007b08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	699b      	ldr	r3, [r3, #24]
 8007b16:	2203      	movs	r2, #3
 8007b18:	4013      	ands	r3, r2
 8007b1a:	d004      	beq.n	8007b26 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	0018      	movs	r0, r3
 8007b20:	f000 f9ac 	bl	8007e7c <HAL_TIM_IC_CaptureCallback>
 8007b24:	e007      	b.n	8007b36 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	0018      	movs	r0, r3
 8007b2a:	f000 f99f 	bl	8007e6c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	0018      	movs	r0, r3
 8007b32:	f000 f9ab 	bl	8007e8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8007b3c:	68bb      	ldr	r3, [r7, #8]
 8007b3e:	2204      	movs	r2, #4
 8007b40:	4013      	ands	r3, r2
 8007b42:	d022      	beq.n	8007b8a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	2204      	movs	r2, #4
 8007b48:	4013      	ands	r3, r2
 8007b4a:	d01e      	beq.n	8007b8a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	2205      	movs	r2, #5
 8007b52:	4252      	negs	r2, r2
 8007b54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	2202      	movs	r2, #2
 8007b5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	699a      	ldr	r2, [r3, #24]
 8007b62:	23c0      	movs	r3, #192	@ 0xc0
 8007b64:	009b      	lsls	r3, r3, #2
 8007b66:	4013      	ands	r3, r2
 8007b68:	d004      	beq.n	8007b74 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	0018      	movs	r0, r3
 8007b6e:	f000 f985 	bl	8007e7c <HAL_TIM_IC_CaptureCallback>
 8007b72:	e007      	b.n	8007b84 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	0018      	movs	r0, r3
 8007b78:	f000 f978 	bl	8007e6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	0018      	movs	r0, r3
 8007b80:	f000 f984 	bl	8007e8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2200      	movs	r2, #0
 8007b88:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8007b8a:	68bb      	ldr	r3, [r7, #8]
 8007b8c:	2208      	movs	r2, #8
 8007b8e:	4013      	ands	r3, r2
 8007b90:	d021      	beq.n	8007bd6 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	2208      	movs	r2, #8
 8007b96:	4013      	ands	r3, r2
 8007b98:	d01d      	beq.n	8007bd6 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	2209      	movs	r2, #9
 8007ba0:	4252      	negs	r2, r2
 8007ba2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	2204      	movs	r2, #4
 8007ba8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	69db      	ldr	r3, [r3, #28]
 8007bb0:	2203      	movs	r2, #3
 8007bb2:	4013      	ands	r3, r2
 8007bb4:	d004      	beq.n	8007bc0 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	0018      	movs	r0, r3
 8007bba:	f000 f95f 	bl	8007e7c <HAL_TIM_IC_CaptureCallback>
 8007bbe:	e007      	b.n	8007bd0 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	0018      	movs	r0, r3
 8007bc4:	f000 f952 	bl	8007e6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	0018      	movs	r0, r3
 8007bcc:	f000 f95e 	bl	8007e8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007bd6:	68bb      	ldr	r3, [r7, #8]
 8007bd8:	2210      	movs	r2, #16
 8007bda:	4013      	ands	r3, r2
 8007bdc:	d022      	beq.n	8007c24 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2210      	movs	r2, #16
 8007be2:	4013      	ands	r3, r2
 8007be4:	d01e      	beq.n	8007c24 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	2211      	movs	r2, #17
 8007bec:	4252      	negs	r2, r2
 8007bee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	2208      	movs	r2, #8
 8007bf4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	69da      	ldr	r2, [r3, #28]
 8007bfc:	23c0      	movs	r3, #192	@ 0xc0
 8007bfe:	009b      	lsls	r3, r3, #2
 8007c00:	4013      	ands	r3, r2
 8007c02:	d004      	beq.n	8007c0e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	0018      	movs	r0, r3
 8007c08:	f000 f938 	bl	8007e7c <HAL_TIM_IC_CaptureCallback>
 8007c0c:	e007      	b.n	8007c1e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	0018      	movs	r0, r3
 8007c12:	f000 f92b 	bl	8007e6c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	0018      	movs	r0, r3
 8007c1a:	f000 f937 	bl	8007e8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	2200      	movs	r2, #0
 8007c22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	2201      	movs	r2, #1
 8007c28:	4013      	ands	r3, r2
 8007c2a:	d00c      	beq.n	8007c46 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	2201      	movs	r2, #1
 8007c30:	4013      	ands	r3, r2
 8007c32:	d008      	beq.n	8007c46 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	2202      	movs	r2, #2
 8007c3a:	4252      	negs	r2, r2
 8007c3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	0018      	movs	r0, r3
 8007c42:	f000 f90b 	bl	8007e5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8007c46:	68bb      	ldr	r3, [r7, #8]
 8007c48:	2280      	movs	r2, #128	@ 0x80
 8007c4a:	4013      	ands	r3, r2
 8007c4c:	d00c      	beq.n	8007c68 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	2280      	movs	r2, #128	@ 0x80
 8007c52:	4013      	ands	r3, r2
 8007c54:	d008      	beq.n	8007c68 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	2281      	movs	r2, #129	@ 0x81
 8007c5c:	4252      	negs	r2, r2
 8007c5e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	0018      	movs	r0, r3
 8007c64:	f000 fab0 	bl	80081c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8007c68:	68bb      	ldr	r3, [r7, #8]
 8007c6a:	2240      	movs	r2, #64	@ 0x40
 8007c6c:	4013      	ands	r3, r2
 8007c6e:	d00c      	beq.n	8007c8a <HAL_TIM_IRQHandler+0x1b2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	2240      	movs	r2, #64	@ 0x40
 8007c74:	4013      	ands	r3, r2
 8007c76:	d008      	beq.n	8007c8a <HAL_TIM_IRQHandler+0x1b2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	2241      	movs	r2, #65	@ 0x41
 8007c7e:	4252      	negs	r2, r2
 8007c80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	0018      	movs	r0, r3
 8007c86:	f000 f909 	bl	8007e9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	2220      	movs	r2, #32
 8007c8e:	4013      	ands	r3, r2
 8007c90:	d00c      	beq.n	8007cac <HAL_TIM_IRQHandler+0x1d4>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	2220      	movs	r2, #32
 8007c96:	4013      	ands	r3, r2
 8007c98:	d008      	beq.n	8007cac <HAL_TIM_IRQHandler+0x1d4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	2221      	movs	r2, #33	@ 0x21
 8007ca0:	4252      	negs	r2, r2
 8007ca2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	0018      	movs	r0, r3
 8007ca8:	f000 fa86 	bl	80081b8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007cac:	46c0      	nop			@ (mov r8, r8)
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	b004      	add	sp, #16
 8007cb2:	bd80      	pop	{r7, pc}

08007cb4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b084      	sub	sp, #16
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
 8007cbc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007cbe:	230f      	movs	r3, #15
 8007cc0:	18fb      	adds	r3, r7, r3
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	223c      	movs	r2, #60	@ 0x3c
 8007cca:	5c9b      	ldrb	r3, [r3, r2]
 8007ccc:	2b01      	cmp	r3, #1
 8007cce:	d101      	bne.n	8007cd4 <HAL_TIM_ConfigClockSource+0x20>
 8007cd0:	2302      	movs	r3, #2
 8007cd2:	e0bc      	b.n	8007e4e <HAL_TIM_ConfigClockSource+0x19a>
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	223c      	movs	r2, #60	@ 0x3c
 8007cd8:	2101      	movs	r1, #1
 8007cda:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	223d      	movs	r2, #61	@ 0x3d
 8007ce0:	2102      	movs	r1, #2
 8007ce2:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	689b      	ldr	r3, [r3, #8]
 8007cea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	2277      	movs	r2, #119	@ 0x77
 8007cf0:	4393      	bics	r3, r2
 8007cf2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	4a58      	ldr	r2, [pc, #352]	@ (8007e58 <HAL_TIM_ConfigClockSource+0x1a4>)
 8007cf8:	4013      	ands	r3, r2
 8007cfa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	68ba      	ldr	r2, [r7, #8]
 8007d02:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	2280      	movs	r2, #128	@ 0x80
 8007d0a:	0192      	lsls	r2, r2, #6
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d040      	beq.n	8007d92 <HAL_TIM_ConfigClockSource+0xde>
 8007d10:	2280      	movs	r2, #128	@ 0x80
 8007d12:	0192      	lsls	r2, r2, #6
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d900      	bls.n	8007d1a <HAL_TIM_ConfigClockSource+0x66>
 8007d18:	e088      	b.n	8007e2c <HAL_TIM_ConfigClockSource+0x178>
 8007d1a:	2280      	movs	r2, #128	@ 0x80
 8007d1c:	0152      	lsls	r2, r2, #5
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d100      	bne.n	8007d24 <HAL_TIM_ConfigClockSource+0x70>
 8007d22:	e088      	b.n	8007e36 <HAL_TIM_ConfigClockSource+0x182>
 8007d24:	2280      	movs	r2, #128	@ 0x80
 8007d26:	0152      	lsls	r2, r2, #5
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d900      	bls.n	8007d2e <HAL_TIM_ConfigClockSource+0x7a>
 8007d2c:	e07e      	b.n	8007e2c <HAL_TIM_ConfigClockSource+0x178>
 8007d2e:	2b70      	cmp	r3, #112	@ 0x70
 8007d30:	d018      	beq.n	8007d64 <HAL_TIM_ConfigClockSource+0xb0>
 8007d32:	d900      	bls.n	8007d36 <HAL_TIM_ConfigClockSource+0x82>
 8007d34:	e07a      	b.n	8007e2c <HAL_TIM_ConfigClockSource+0x178>
 8007d36:	2b60      	cmp	r3, #96	@ 0x60
 8007d38:	d04f      	beq.n	8007dda <HAL_TIM_ConfigClockSource+0x126>
 8007d3a:	d900      	bls.n	8007d3e <HAL_TIM_ConfigClockSource+0x8a>
 8007d3c:	e076      	b.n	8007e2c <HAL_TIM_ConfigClockSource+0x178>
 8007d3e:	2b50      	cmp	r3, #80	@ 0x50
 8007d40:	d03b      	beq.n	8007dba <HAL_TIM_ConfigClockSource+0x106>
 8007d42:	d900      	bls.n	8007d46 <HAL_TIM_ConfigClockSource+0x92>
 8007d44:	e072      	b.n	8007e2c <HAL_TIM_ConfigClockSource+0x178>
 8007d46:	2b40      	cmp	r3, #64	@ 0x40
 8007d48:	d057      	beq.n	8007dfa <HAL_TIM_ConfigClockSource+0x146>
 8007d4a:	d900      	bls.n	8007d4e <HAL_TIM_ConfigClockSource+0x9a>
 8007d4c:	e06e      	b.n	8007e2c <HAL_TIM_ConfigClockSource+0x178>
 8007d4e:	2b30      	cmp	r3, #48	@ 0x30
 8007d50:	d063      	beq.n	8007e1a <HAL_TIM_ConfigClockSource+0x166>
 8007d52:	d86b      	bhi.n	8007e2c <HAL_TIM_ConfigClockSource+0x178>
 8007d54:	2b20      	cmp	r3, #32
 8007d56:	d060      	beq.n	8007e1a <HAL_TIM_ConfigClockSource+0x166>
 8007d58:	d868      	bhi.n	8007e2c <HAL_TIM_ConfigClockSource+0x178>
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d05d      	beq.n	8007e1a <HAL_TIM_ConfigClockSource+0x166>
 8007d5e:	2b10      	cmp	r3, #16
 8007d60:	d05b      	beq.n	8007e1a <HAL_TIM_ConfigClockSource+0x166>
 8007d62:	e063      	b.n	8007e2c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007d70:	683b      	ldr	r3, [r7, #0]
 8007d72:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007d74:	f000 f9a2 	bl	80080bc <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	689b      	ldr	r3, [r3, #8]
 8007d7e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	2277      	movs	r2, #119	@ 0x77
 8007d84:	4313      	orrs	r3, r2
 8007d86:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	68ba      	ldr	r2, [r7, #8]
 8007d8e:	609a      	str	r2, [r3, #8]
      break;
 8007d90:	e052      	b.n	8007e38 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007d96:	683b      	ldr	r3, [r7, #0]
 8007d98:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007d9e:	683b      	ldr	r3, [r7, #0]
 8007da0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007da2:	f000 f98b 	bl	80080bc <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	689a      	ldr	r2, [r3, #8]
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	2180      	movs	r1, #128	@ 0x80
 8007db2:	01c9      	lsls	r1, r1, #7
 8007db4:	430a      	orrs	r2, r1
 8007db6:	609a      	str	r2, [r3, #8]
      break;
 8007db8:	e03e      	b.n	8007e38 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007dc6:	001a      	movs	r2, r3
 8007dc8:	f000 f8fe 	bl	8007fc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	2150      	movs	r1, #80	@ 0x50
 8007dd2:	0018      	movs	r0, r3
 8007dd4:	f000 f958 	bl	8008088 <TIM_ITRx_SetConfig>
      break;
 8007dd8:	e02e      	b.n	8007e38 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007de6:	001a      	movs	r2, r3
 8007de8:	f000 f91c 	bl	8008024 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	2160      	movs	r1, #96	@ 0x60
 8007df2:	0018      	movs	r0, r3
 8007df4:	f000 f948 	bl	8008088 <TIM_ITRx_SetConfig>
      break;
 8007df8:	e01e      	b.n	8007e38 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007e02:	683b      	ldr	r3, [r7, #0]
 8007e04:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007e06:	001a      	movs	r2, r3
 8007e08:	f000 f8de 	bl	8007fc8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	2140      	movs	r1, #64	@ 0x40
 8007e12:	0018      	movs	r0, r3
 8007e14:	f000 f938 	bl	8008088 <TIM_ITRx_SetConfig>
      break;
 8007e18:	e00e      	b.n	8007e38 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681a      	ldr	r2, [r3, #0]
 8007e1e:	683b      	ldr	r3, [r7, #0]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	0019      	movs	r1, r3
 8007e24:	0010      	movs	r0, r2
 8007e26:	f000 f92f 	bl	8008088 <TIM_ITRx_SetConfig>
      break;
 8007e2a:	e005      	b.n	8007e38 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 8007e2c:	230f      	movs	r3, #15
 8007e2e:	18fb      	adds	r3, r7, r3
 8007e30:	2201      	movs	r2, #1
 8007e32:	701a      	strb	r2, [r3, #0]
      break;
 8007e34:	e000      	b.n	8007e38 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8007e36:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	223d      	movs	r2, #61	@ 0x3d
 8007e3c:	2101      	movs	r1, #1
 8007e3e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	223c      	movs	r2, #60	@ 0x3c
 8007e44:	2100      	movs	r1, #0
 8007e46:	5499      	strb	r1, [r3, r2]

  return status;
 8007e48:	230f      	movs	r3, #15
 8007e4a:	18fb      	adds	r3, r7, r3
 8007e4c:	781b      	ldrb	r3, [r3, #0]
}
 8007e4e:	0018      	movs	r0, r3
 8007e50:	46bd      	mov	sp, r7
 8007e52:	b004      	add	sp, #16
 8007e54:	bd80      	pop	{r7, pc}
 8007e56:	46c0      	nop			@ (mov r8, r8)
 8007e58:	ffff00ff 	.word	0xffff00ff

08007e5c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b082      	sub	sp, #8
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007e64:	46c0      	nop			@ (mov r8, r8)
 8007e66:	46bd      	mov	sp, r7
 8007e68:	b002      	add	sp, #8
 8007e6a:	bd80      	pop	{r7, pc}

08007e6c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b082      	sub	sp, #8
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007e74:	46c0      	nop			@ (mov r8, r8)
 8007e76:	46bd      	mov	sp, r7
 8007e78:	b002      	add	sp, #8
 8007e7a:	bd80      	pop	{r7, pc}

08007e7c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b082      	sub	sp, #8
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007e84:	46c0      	nop			@ (mov r8, r8)
 8007e86:	46bd      	mov	sp, r7
 8007e88:	b002      	add	sp, #8
 8007e8a:	bd80      	pop	{r7, pc}

08007e8c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007e8c:	b580      	push	{r7, lr}
 8007e8e:	b082      	sub	sp, #8
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007e94:	46c0      	nop			@ (mov r8, r8)
 8007e96:	46bd      	mov	sp, r7
 8007e98:	b002      	add	sp, #8
 8007e9a:	bd80      	pop	{r7, pc}

08007e9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007e9c:	b580      	push	{r7, lr}
 8007e9e:	b082      	sub	sp, #8
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ea4:	46c0      	nop			@ (mov r8, r8)
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	b002      	add	sp, #8
 8007eaa:	bd80      	pop	{r7, pc}

08007eac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b084      	sub	sp, #16
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	6078      	str	r0, [r7, #4]
 8007eb4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	4a3b      	ldr	r2, [pc, #236]	@ (8007fac <TIM_Base_SetConfig+0x100>)
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d008      	beq.n	8007ed6 <TIM_Base_SetConfig+0x2a>
 8007ec4:	687a      	ldr	r2, [r7, #4]
 8007ec6:	2380      	movs	r3, #128	@ 0x80
 8007ec8:	05db      	lsls	r3, r3, #23
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	d003      	beq.n	8007ed6 <TIM_Base_SetConfig+0x2a>
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	4a37      	ldr	r2, [pc, #220]	@ (8007fb0 <TIM_Base_SetConfig+0x104>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d108      	bne.n	8007ee8 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ed6:	68fb      	ldr	r3, [r7, #12]
 8007ed8:	2270      	movs	r2, #112	@ 0x70
 8007eda:	4393      	bics	r3, r2
 8007edc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ede:	683b      	ldr	r3, [r7, #0]
 8007ee0:	685b      	ldr	r3, [r3, #4]
 8007ee2:	68fa      	ldr	r2, [r7, #12]
 8007ee4:	4313      	orrs	r3, r2
 8007ee6:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	4a30      	ldr	r2, [pc, #192]	@ (8007fac <TIM_Base_SetConfig+0x100>)
 8007eec:	4293      	cmp	r3, r2
 8007eee:	d018      	beq.n	8007f22 <TIM_Base_SetConfig+0x76>
 8007ef0:	687a      	ldr	r2, [r7, #4]
 8007ef2:	2380      	movs	r3, #128	@ 0x80
 8007ef4:	05db      	lsls	r3, r3, #23
 8007ef6:	429a      	cmp	r2, r3
 8007ef8:	d013      	beq.n	8007f22 <TIM_Base_SetConfig+0x76>
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	4a2c      	ldr	r2, [pc, #176]	@ (8007fb0 <TIM_Base_SetConfig+0x104>)
 8007efe:	4293      	cmp	r3, r2
 8007f00:	d00f      	beq.n	8007f22 <TIM_Base_SetConfig+0x76>
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	4a2b      	ldr	r2, [pc, #172]	@ (8007fb4 <TIM_Base_SetConfig+0x108>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d00b      	beq.n	8007f22 <TIM_Base_SetConfig+0x76>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	4a2a      	ldr	r2, [pc, #168]	@ (8007fb8 <TIM_Base_SetConfig+0x10c>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d007      	beq.n	8007f22 <TIM_Base_SetConfig+0x76>
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	4a29      	ldr	r2, [pc, #164]	@ (8007fbc <TIM_Base_SetConfig+0x110>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d003      	beq.n	8007f22 <TIM_Base_SetConfig+0x76>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	4a28      	ldr	r2, [pc, #160]	@ (8007fc0 <TIM_Base_SetConfig+0x114>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d108      	bne.n	8007f34 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	4a27      	ldr	r2, [pc, #156]	@ (8007fc4 <TIM_Base_SetConfig+0x118>)
 8007f26:	4013      	ands	r3, r2
 8007f28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	68db      	ldr	r3, [r3, #12]
 8007f2e:	68fa      	ldr	r2, [r7, #12]
 8007f30:	4313      	orrs	r3, r2
 8007f32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	2280      	movs	r2, #128	@ 0x80
 8007f38:	4393      	bics	r3, r2
 8007f3a:	001a      	movs	r2, r3
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	695b      	ldr	r3, [r3, #20]
 8007f40:	4313      	orrs	r3, r2
 8007f42:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	68fa      	ldr	r2, [r7, #12]
 8007f48:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007f4a:	683b      	ldr	r3, [r7, #0]
 8007f4c:	689a      	ldr	r2, [r3, #8]
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007f52:	683b      	ldr	r3, [r7, #0]
 8007f54:	681a      	ldr	r2, [r3, #0]
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	4a13      	ldr	r2, [pc, #76]	@ (8007fac <TIM_Base_SetConfig+0x100>)
 8007f5e:	4293      	cmp	r3, r2
 8007f60:	d00b      	beq.n	8007f7a <TIM_Base_SetConfig+0xce>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	4a14      	ldr	r2, [pc, #80]	@ (8007fb8 <TIM_Base_SetConfig+0x10c>)
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d007      	beq.n	8007f7a <TIM_Base_SetConfig+0xce>
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	4a13      	ldr	r2, [pc, #76]	@ (8007fbc <TIM_Base_SetConfig+0x110>)
 8007f6e:	4293      	cmp	r3, r2
 8007f70:	d003      	beq.n	8007f7a <TIM_Base_SetConfig+0xce>
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	4a12      	ldr	r2, [pc, #72]	@ (8007fc0 <TIM_Base_SetConfig+0x114>)
 8007f76:	4293      	cmp	r3, r2
 8007f78:	d103      	bne.n	8007f82 <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007f7a:	683b      	ldr	r3, [r7, #0]
 8007f7c:	691a      	ldr	r2, [r3, #16]
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	2201      	movs	r2, #1
 8007f86:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	691b      	ldr	r3, [r3, #16]
 8007f8c:	2201      	movs	r2, #1
 8007f8e:	4013      	ands	r3, r2
 8007f90:	2b01      	cmp	r3, #1
 8007f92:	d106      	bne.n	8007fa2 <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	691b      	ldr	r3, [r3, #16]
 8007f98:	2201      	movs	r2, #1
 8007f9a:	4393      	bics	r3, r2
 8007f9c:	001a      	movs	r2, r3
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	611a      	str	r2, [r3, #16]
  }
}
 8007fa2:	46c0      	nop			@ (mov r8, r8)
 8007fa4:	46bd      	mov	sp, r7
 8007fa6:	b004      	add	sp, #16
 8007fa8:	bd80      	pop	{r7, pc}
 8007faa:	46c0      	nop			@ (mov r8, r8)
 8007fac:	40012c00 	.word	0x40012c00
 8007fb0:	40000400 	.word	0x40000400
 8007fb4:	40002000 	.word	0x40002000
 8007fb8:	40014000 	.word	0x40014000
 8007fbc:	40014400 	.word	0x40014400
 8007fc0:	40014800 	.word	0x40014800
 8007fc4:	fffffcff 	.word	0xfffffcff

08007fc8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007fc8:	b580      	push	{r7, lr}
 8007fca:	b086      	sub	sp, #24
 8007fcc:	af00      	add	r7, sp, #0
 8007fce:	60f8      	str	r0, [r7, #12]
 8007fd0:	60b9      	str	r1, [r7, #8]
 8007fd2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	6a1b      	ldr	r3, [r3, #32]
 8007fd8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	6a1b      	ldr	r3, [r3, #32]
 8007fde:	2201      	movs	r2, #1
 8007fe0:	4393      	bics	r3, r2
 8007fe2:	001a      	movs	r2, r3
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	699b      	ldr	r3, [r3, #24]
 8007fec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007fee:	693b      	ldr	r3, [r7, #16]
 8007ff0:	22f0      	movs	r2, #240	@ 0xf0
 8007ff2:	4393      	bics	r3, r2
 8007ff4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	011b      	lsls	r3, r3, #4
 8007ffa:	693a      	ldr	r2, [r7, #16]
 8007ffc:	4313      	orrs	r3, r2
 8007ffe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	220a      	movs	r2, #10
 8008004:	4393      	bics	r3, r2
 8008006:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008008:	697a      	ldr	r2, [r7, #20]
 800800a:	68bb      	ldr	r3, [r7, #8]
 800800c:	4313      	orrs	r3, r2
 800800e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	693a      	ldr	r2, [r7, #16]
 8008014:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	697a      	ldr	r2, [r7, #20]
 800801a:	621a      	str	r2, [r3, #32]
}
 800801c:	46c0      	nop			@ (mov r8, r8)
 800801e:	46bd      	mov	sp, r7
 8008020:	b006      	add	sp, #24
 8008022:	bd80      	pop	{r7, pc}

08008024 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008024:	b580      	push	{r7, lr}
 8008026:	b086      	sub	sp, #24
 8008028:	af00      	add	r7, sp, #0
 800802a:	60f8      	str	r0, [r7, #12]
 800802c:	60b9      	str	r1, [r7, #8]
 800802e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	6a1b      	ldr	r3, [r3, #32]
 8008034:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	6a1b      	ldr	r3, [r3, #32]
 800803a:	2210      	movs	r2, #16
 800803c:	4393      	bics	r3, r2
 800803e:	001a      	movs	r2, r3
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	699b      	ldr	r3, [r3, #24]
 8008048:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800804a:	693b      	ldr	r3, [r7, #16]
 800804c:	4a0d      	ldr	r2, [pc, #52]	@ (8008084 <TIM_TI2_ConfigInputStage+0x60>)
 800804e:	4013      	ands	r3, r2
 8008050:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	031b      	lsls	r3, r3, #12
 8008056:	693a      	ldr	r2, [r7, #16]
 8008058:	4313      	orrs	r3, r2
 800805a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800805c:	697b      	ldr	r3, [r7, #20]
 800805e:	22a0      	movs	r2, #160	@ 0xa0
 8008060:	4393      	bics	r3, r2
 8008062:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008064:	68bb      	ldr	r3, [r7, #8]
 8008066:	011b      	lsls	r3, r3, #4
 8008068:	697a      	ldr	r2, [r7, #20]
 800806a:	4313      	orrs	r3, r2
 800806c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	693a      	ldr	r2, [r7, #16]
 8008072:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	697a      	ldr	r2, [r7, #20]
 8008078:	621a      	str	r2, [r3, #32]
}
 800807a:	46c0      	nop			@ (mov r8, r8)
 800807c:	46bd      	mov	sp, r7
 800807e:	b006      	add	sp, #24
 8008080:	bd80      	pop	{r7, pc}
 8008082:	46c0      	nop			@ (mov r8, r8)
 8008084:	ffff0fff 	.word	0xffff0fff

08008088 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008088:	b580      	push	{r7, lr}
 800808a:	b084      	sub	sp, #16
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
 8008090:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	689b      	ldr	r3, [r3, #8]
 8008096:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	2270      	movs	r2, #112	@ 0x70
 800809c:	4393      	bics	r3, r2
 800809e:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80080a0:	683a      	ldr	r2, [r7, #0]
 80080a2:	68fb      	ldr	r3, [r7, #12]
 80080a4:	4313      	orrs	r3, r2
 80080a6:	2207      	movs	r2, #7
 80080a8:	4313      	orrs	r3, r2
 80080aa:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	68fa      	ldr	r2, [r7, #12]
 80080b0:	609a      	str	r2, [r3, #8]
}
 80080b2:	46c0      	nop			@ (mov r8, r8)
 80080b4:	46bd      	mov	sp, r7
 80080b6:	b004      	add	sp, #16
 80080b8:	bd80      	pop	{r7, pc}
	...

080080bc <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b086      	sub	sp, #24
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	60f8      	str	r0, [r7, #12]
 80080c4:	60b9      	str	r1, [r7, #8]
 80080c6:	607a      	str	r2, [r7, #4]
 80080c8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	689b      	ldr	r3, [r3, #8]
 80080ce:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80080d0:	697b      	ldr	r3, [r7, #20]
 80080d2:	4a09      	ldr	r2, [pc, #36]	@ (80080f8 <TIM_ETR_SetConfig+0x3c>)
 80080d4:	4013      	ands	r3, r2
 80080d6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	021a      	lsls	r2, r3, #8
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	431a      	orrs	r2, r3
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	4313      	orrs	r3, r2
 80080e4:	697a      	ldr	r2, [r7, #20]
 80080e6:	4313      	orrs	r3, r2
 80080e8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	697a      	ldr	r2, [r7, #20]
 80080ee:	609a      	str	r2, [r3, #8]
}
 80080f0:	46c0      	nop			@ (mov r8, r8)
 80080f2:	46bd      	mov	sp, r7
 80080f4:	b006      	add	sp, #24
 80080f6:	bd80      	pop	{r7, pc}
 80080f8:	ffff00ff 	.word	0xffff00ff

080080fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b084      	sub	sp, #16
 8008100:	af00      	add	r7, sp, #0
 8008102:	6078      	str	r0, [r7, #4]
 8008104:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	223c      	movs	r2, #60	@ 0x3c
 800810a:	5c9b      	ldrb	r3, [r3, r2]
 800810c:	2b01      	cmp	r3, #1
 800810e:	d101      	bne.n	8008114 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008110:	2302      	movs	r3, #2
 8008112:	e047      	b.n	80081a4 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	223c      	movs	r2, #60	@ 0x3c
 8008118:	2101      	movs	r1, #1
 800811a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	223d      	movs	r2, #61	@ 0x3d
 8008120:	2102      	movs	r1, #2
 8008122:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	689b      	ldr	r3, [r3, #8]
 8008132:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	2270      	movs	r2, #112	@ 0x70
 8008138:	4393      	bics	r3, r2
 800813a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800813c:	683b      	ldr	r3, [r7, #0]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	68fa      	ldr	r2, [r7, #12]
 8008142:	4313      	orrs	r3, r2
 8008144:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	68fa      	ldr	r2, [r7, #12]
 800814c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	4a16      	ldr	r2, [pc, #88]	@ (80081ac <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8008154:	4293      	cmp	r3, r2
 8008156:	d00f      	beq.n	8008178 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681a      	ldr	r2, [r3, #0]
 800815c:	2380      	movs	r3, #128	@ 0x80
 800815e:	05db      	lsls	r3, r3, #23
 8008160:	429a      	cmp	r2, r3
 8008162:	d009      	beq.n	8008178 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	4a11      	ldr	r2, [pc, #68]	@ (80081b0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d004      	beq.n	8008178 <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	4a10      	ldr	r2, [pc, #64]	@ (80081b4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8008174:	4293      	cmp	r3, r2
 8008176:	d10c      	bne.n	8008192 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008178:	68bb      	ldr	r3, [r7, #8]
 800817a:	2280      	movs	r2, #128	@ 0x80
 800817c:	4393      	bics	r3, r2
 800817e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	68ba      	ldr	r2, [r7, #8]
 8008186:	4313      	orrs	r3, r2
 8008188:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	68ba      	ldr	r2, [r7, #8]
 8008190:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	223d      	movs	r2, #61	@ 0x3d
 8008196:	2101      	movs	r1, #1
 8008198:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	223c      	movs	r2, #60	@ 0x3c
 800819e:	2100      	movs	r1, #0
 80081a0:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80081a2:	2300      	movs	r3, #0
}
 80081a4:	0018      	movs	r0, r3
 80081a6:	46bd      	mov	sp, r7
 80081a8:	b004      	add	sp, #16
 80081aa:	bd80      	pop	{r7, pc}
 80081ac:	40012c00 	.word	0x40012c00
 80081b0:	40000400 	.word	0x40000400
 80081b4:	40014000 	.word	0x40014000

080081b8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b082      	sub	sp, #8
 80081bc:	af00      	add	r7, sp, #0
 80081be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80081c0:	46c0      	nop			@ (mov r8, r8)
 80081c2:	46bd      	mov	sp, r7
 80081c4:	b002      	add	sp, #8
 80081c6:	bd80      	pop	{r7, pc}

080081c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b082      	sub	sp, #8
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80081d0:	46c0      	nop			@ (mov r8, r8)
 80081d2:	46bd      	mov	sp, r7
 80081d4:	b002      	add	sp, #8
 80081d6:	bd80      	pop	{r7, pc}

080081d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b082      	sub	sp, #8
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d101      	bne.n	80081ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80081e6:	2301      	movs	r3, #1
 80081e8:	e053      	b.n	8008292 <HAL_UART_Init+0xba>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d116      	bne.n	8008220 <HAL_UART_Init+0x48>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2278      	movs	r2, #120	@ 0x78
 80081f6:	2100      	movs	r1, #0
 80081f8:	5499      	strb	r1, [r3, r2]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    UART_InitCallbacksToDefault(huart);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	0018      	movs	r0, r3
 80081fe:	f000 fb7b 	bl	80088f8 <UART_InitCallbacksToDefault>

    if (huart->MspInitCallback == NULL)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	22b0      	movs	r2, #176	@ 0xb0
 8008206:	589b      	ldr	r3, [r3, r2]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d103      	bne.n	8008214 <HAL_UART_Init+0x3c>
    {
      huart->MspInitCallback = HAL_UART_MspInit;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	21b0      	movs	r1, #176	@ 0xb0
 8008210:	4a22      	ldr	r2, [pc, #136]	@ (800829c <HAL_UART_Init+0xc4>)
 8008212:	505a      	str	r2, [r3, r1]
    }

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	22b0      	movs	r2, #176	@ 0xb0
 8008218:	589b      	ldr	r3, [r3, r2]
 800821a:	687a      	ldr	r2, [r7, #4]
 800821c:	0010      	movs	r0, r2
 800821e:	4798      	blx	r3
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	2224      	movs	r2, #36	@ 0x24
 8008224:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	681a      	ldr	r2, [r3, #0]
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	2101      	movs	r1, #1
 8008232:	438a      	bics	r2, r1
 8008234:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800823a:	2b00      	cmp	r3, #0
 800823c:	d003      	beq.n	8008246 <HAL_UART_Init+0x6e>
  {
    UART_AdvFeatureConfig(huart);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	0018      	movs	r0, r3
 8008242:	f000 fd25 	bl	8008c90 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	0018      	movs	r0, r3
 800824a:	f000 fb99 	bl	8008980 <UART_SetConfig>
 800824e:	0003      	movs	r3, r0
 8008250:	2b01      	cmp	r3, #1
 8008252:	d101      	bne.n	8008258 <HAL_UART_Init+0x80>
  {
    return HAL_ERROR;
 8008254:	2301      	movs	r3, #1
 8008256:	e01c      	b.n	8008292 <HAL_UART_Init+0xba>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	681b      	ldr	r3, [r3, #0]
 800825c:	685a      	ldr	r2, [r3, #4]
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	490f      	ldr	r1, [pc, #60]	@ (80082a0 <HAL_UART_Init+0xc8>)
 8008264:	400a      	ands	r2, r1
 8008266:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	689a      	ldr	r2, [r3, #8]
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	212a      	movs	r1, #42	@ 0x2a
 8008274:	438a      	bics	r2, r1
 8008276:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	681a      	ldr	r2, [r3, #0]
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	681b      	ldr	r3, [r3, #0]
 8008282:	2101      	movs	r1, #1
 8008284:	430a      	orrs	r2, r1
 8008286:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	0018      	movs	r0, r3
 800828c:	f000 fdb4 	bl	8008df8 <UART_CheckIdleState>
 8008290:	0003      	movs	r3, r0
}
 8008292:	0018      	movs	r0, r3
 8008294:	46bd      	mov	sp, r7
 8008296:	b002      	add	sp, #8
 8008298:	bd80      	pop	{r7, pc}
 800829a:	46c0      	nop			@ (mov r8, r8)
 800829c:	08002bb1 	.word	0x08002bb1
 80082a0:	ffffb7ff 	.word	0xffffb7ff

080082a4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80082a4:	b590      	push	{r4, r7, lr}
 80082a6:	b0ab      	sub	sp, #172	@ 0xac
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	69db      	ldr	r3, [r3, #28]
 80082b2:	22a4      	movs	r2, #164	@ 0xa4
 80082b4:	18b9      	adds	r1, r7, r2
 80082b6:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	681b      	ldr	r3, [r3, #0]
 80082be:	20a0      	movs	r0, #160	@ 0xa0
 80082c0:	1839      	adds	r1, r7, r0
 80082c2:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	689b      	ldr	r3, [r3, #8]
 80082ca:	219c      	movs	r1, #156	@ 0x9c
 80082cc:	1879      	adds	r1, r7, r1
 80082ce:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80082d0:	0011      	movs	r1, r2
 80082d2:	18bb      	adds	r3, r7, r2
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	4a9c      	ldr	r2, [pc, #624]	@ (8008548 <HAL_UART_IRQHandler+0x2a4>)
 80082d8:	4013      	ands	r3, r2
 80082da:	2298      	movs	r2, #152	@ 0x98
 80082dc:	18bc      	adds	r4, r7, r2
 80082de:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80082e0:	18bb      	adds	r3, r7, r2
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d114      	bne.n	8008312 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80082e8:	187b      	adds	r3, r7, r1
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	2220      	movs	r2, #32
 80082ee:	4013      	ands	r3, r2
 80082f0:	d00f      	beq.n	8008312 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80082f2:	183b      	adds	r3, r7, r0
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	2220      	movs	r2, #32
 80082f8:	4013      	ands	r3, r2
 80082fa:	d00a      	beq.n	8008312 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008300:	2b00      	cmp	r3, #0
 8008302:	d100      	bne.n	8008306 <HAL_UART_IRQHandler+0x62>
 8008304:	e2a8      	b.n	8008858 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800830a:	687a      	ldr	r2, [r7, #4]
 800830c:	0010      	movs	r0, r2
 800830e:	4798      	blx	r3
      }
      return;
 8008310:	e2a2      	b.n	8008858 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008312:	2398      	movs	r3, #152	@ 0x98
 8008314:	18fb      	adds	r3, r7, r3
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	2b00      	cmp	r3, #0
 800831a:	d100      	bne.n	800831e <HAL_UART_IRQHandler+0x7a>
 800831c:	e11a      	b.n	8008554 <HAL_UART_IRQHandler+0x2b0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800831e:	239c      	movs	r3, #156	@ 0x9c
 8008320:	18fb      	adds	r3, r7, r3
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	2201      	movs	r2, #1
 8008326:	4013      	ands	r3, r2
 8008328:	d106      	bne.n	8008338 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800832a:	23a0      	movs	r3, #160	@ 0xa0
 800832c:	18fb      	adds	r3, r7, r3
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	4a86      	ldr	r2, [pc, #536]	@ (800854c <HAL_UART_IRQHandler+0x2a8>)
 8008332:	4013      	ands	r3, r2
 8008334:	d100      	bne.n	8008338 <HAL_UART_IRQHandler+0x94>
 8008336:	e10d      	b.n	8008554 <HAL_UART_IRQHandler+0x2b0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008338:	23a4      	movs	r3, #164	@ 0xa4
 800833a:	18fb      	adds	r3, r7, r3
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	2201      	movs	r2, #1
 8008340:	4013      	ands	r3, r2
 8008342:	d012      	beq.n	800836a <HAL_UART_IRQHandler+0xc6>
 8008344:	23a0      	movs	r3, #160	@ 0xa0
 8008346:	18fb      	adds	r3, r7, r3
 8008348:	681a      	ldr	r2, [r3, #0]
 800834a:	2380      	movs	r3, #128	@ 0x80
 800834c:	005b      	lsls	r3, r3, #1
 800834e:	4013      	ands	r3, r2
 8008350:	d00b      	beq.n	800836a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	2201      	movs	r2, #1
 8008358:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2284      	movs	r2, #132	@ 0x84
 800835e:	589b      	ldr	r3, [r3, r2]
 8008360:	2201      	movs	r2, #1
 8008362:	431a      	orrs	r2, r3
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2184      	movs	r1, #132	@ 0x84
 8008368:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800836a:	23a4      	movs	r3, #164	@ 0xa4
 800836c:	18fb      	adds	r3, r7, r3
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	2202      	movs	r2, #2
 8008372:	4013      	ands	r3, r2
 8008374:	d011      	beq.n	800839a <HAL_UART_IRQHandler+0xf6>
 8008376:	239c      	movs	r3, #156	@ 0x9c
 8008378:	18fb      	adds	r3, r7, r3
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	2201      	movs	r2, #1
 800837e:	4013      	ands	r3, r2
 8008380:	d00b      	beq.n	800839a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	2202      	movs	r2, #2
 8008388:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	2284      	movs	r2, #132	@ 0x84
 800838e:	589b      	ldr	r3, [r3, r2]
 8008390:	2204      	movs	r2, #4
 8008392:	431a      	orrs	r2, r3
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2184      	movs	r1, #132	@ 0x84
 8008398:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800839a:	23a4      	movs	r3, #164	@ 0xa4
 800839c:	18fb      	adds	r3, r7, r3
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	2204      	movs	r2, #4
 80083a2:	4013      	ands	r3, r2
 80083a4:	d011      	beq.n	80083ca <HAL_UART_IRQHandler+0x126>
 80083a6:	239c      	movs	r3, #156	@ 0x9c
 80083a8:	18fb      	adds	r3, r7, r3
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	2201      	movs	r2, #1
 80083ae:	4013      	ands	r3, r2
 80083b0:	d00b      	beq.n	80083ca <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	2204      	movs	r2, #4
 80083b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	2284      	movs	r2, #132	@ 0x84
 80083be:	589b      	ldr	r3, [r3, r2]
 80083c0:	2202      	movs	r2, #2
 80083c2:	431a      	orrs	r2, r3
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	2184      	movs	r1, #132	@ 0x84
 80083c8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80083ca:	23a4      	movs	r3, #164	@ 0xa4
 80083cc:	18fb      	adds	r3, r7, r3
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	2208      	movs	r2, #8
 80083d2:	4013      	ands	r3, r2
 80083d4:	d017      	beq.n	8008406 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80083d6:	23a0      	movs	r3, #160	@ 0xa0
 80083d8:	18fb      	adds	r3, r7, r3
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	2220      	movs	r2, #32
 80083de:	4013      	ands	r3, r2
 80083e0:	d105      	bne.n	80083ee <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80083e2:	239c      	movs	r3, #156	@ 0x9c
 80083e4:	18fb      	adds	r3, r7, r3
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	2201      	movs	r2, #1
 80083ea:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80083ec:	d00b      	beq.n	8008406 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	2208      	movs	r2, #8
 80083f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2284      	movs	r2, #132	@ 0x84
 80083fa:	589b      	ldr	r3, [r3, r2]
 80083fc:	2208      	movs	r2, #8
 80083fe:	431a      	orrs	r2, r3
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	2184      	movs	r1, #132	@ 0x84
 8008404:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008406:	23a4      	movs	r3, #164	@ 0xa4
 8008408:	18fb      	adds	r3, r7, r3
 800840a:	681a      	ldr	r2, [r3, #0]
 800840c:	2380      	movs	r3, #128	@ 0x80
 800840e:	011b      	lsls	r3, r3, #4
 8008410:	4013      	ands	r3, r2
 8008412:	d013      	beq.n	800843c <HAL_UART_IRQHandler+0x198>
 8008414:	23a0      	movs	r3, #160	@ 0xa0
 8008416:	18fb      	adds	r3, r7, r3
 8008418:	681a      	ldr	r2, [r3, #0]
 800841a:	2380      	movs	r3, #128	@ 0x80
 800841c:	04db      	lsls	r3, r3, #19
 800841e:	4013      	ands	r3, r2
 8008420:	d00c      	beq.n	800843c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	2280      	movs	r2, #128	@ 0x80
 8008428:	0112      	lsls	r2, r2, #4
 800842a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	2284      	movs	r2, #132	@ 0x84
 8008430:	589b      	ldr	r3, [r3, r2]
 8008432:	2220      	movs	r2, #32
 8008434:	431a      	orrs	r2, r3
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2184      	movs	r1, #132	@ 0x84
 800843a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	2284      	movs	r2, #132	@ 0x84
 8008440:	589b      	ldr	r3, [r3, r2]
 8008442:	2b00      	cmp	r3, #0
 8008444:	d100      	bne.n	8008448 <HAL_UART_IRQHandler+0x1a4>
 8008446:	e209      	b.n	800885c <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008448:	23a4      	movs	r3, #164	@ 0xa4
 800844a:	18fb      	adds	r3, r7, r3
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	2220      	movs	r2, #32
 8008450:	4013      	ands	r3, r2
 8008452:	d00e      	beq.n	8008472 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008454:	23a0      	movs	r3, #160	@ 0xa0
 8008456:	18fb      	adds	r3, r7, r3
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	2220      	movs	r2, #32
 800845c:	4013      	ands	r3, r2
 800845e:	d008      	beq.n	8008472 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008464:	2b00      	cmp	r3, #0
 8008466:	d004      	beq.n	8008472 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800846c:	687a      	ldr	r2, [r7, #4]
 800846e:	0010      	movs	r0, r2
 8008470:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	2284      	movs	r2, #132	@ 0x84
 8008476:	589b      	ldr	r3, [r3, r2]
 8008478:	2194      	movs	r1, #148	@ 0x94
 800847a:	187a      	adds	r2, r7, r1
 800847c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	689b      	ldr	r3, [r3, #8]
 8008484:	2240      	movs	r2, #64	@ 0x40
 8008486:	4013      	ands	r3, r2
 8008488:	2b40      	cmp	r3, #64	@ 0x40
 800848a:	d004      	beq.n	8008496 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800848c:	187b      	adds	r3, r7, r1
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	2228      	movs	r2, #40	@ 0x28
 8008492:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008494:	d04b      	beq.n	800852e <HAL_UART_IRQHandler+0x28a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	0018      	movs	r0, r3
 800849a:	f000 fe89 	bl	80091b0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	689b      	ldr	r3, [r3, #8]
 80084a4:	2240      	movs	r2, #64	@ 0x40
 80084a6:	4013      	ands	r3, r2
 80084a8:	2b40      	cmp	r3, #64	@ 0x40
 80084aa:	d139      	bne.n	8008520 <HAL_UART_IRQHandler+0x27c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80084ac:	f3ef 8310 	mrs	r3, PRIMASK
 80084b0:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80084b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80084b4:	2090      	movs	r0, #144	@ 0x90
 80084b6:	183a      	adds	r2, r7, r0
 80084b8:	6013      	str	r3, [r2, #0]
 80084ba:	2301      	movs	r3, #1
 80084bc:	667b      	str	r3, [r7, #100]	@ 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084be:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80084c0:	f383 8810 	msr	PRIMASK, r3
}
 80084c4:	46c0      	nop			@ (mov r8, r8)
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	689a      	ldr	r2, [r3, #8]
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	2140      	movs	r1, #64	@ 0x40
 80084d2:	438a      	bics	r2, r1
 80084d4:	609a      	str	r2, [r3, #8]
 80084d6:	183b      	adds	r3, r7, r0
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80084de:	f383 8810 	msr	PRIMASK, r3
}
 80084e2:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d012      	beq.n	8008512 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084f0:	4a17      	ldr	r2, [pc, #92]	@ (8008550 <HAL_UART_IRQHandler+0x2ac>)
 80084f2:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80084f8:	0018      	movs	r0, r3
 80084fa:	f7fb fc41 	bl	8003d80 <HAL_DMA_Abort_IT>
 80084fe:	1e03      	subs	r3, r0, #0
 8008500:	d020      	beq.n	8008544 <HAL_UART_IRQHandler+0x2a0>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008506:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800850c:	0018      	movs	r0, r3
 800850e:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008510:	e018      	b.n	8008544 <HAL_UART_IRQHandler+0x2a0>
          else
          {
            /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	2298      	movs	r2, #152	@ 0x98
 8008516:	589b      	ldr	r3, [r3, r2]
 8008518:	687a      	ldr	r2, [r7, #4]
 800851a:	0010      	movs	r0, r2
 800851c:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800851e:	e011      	b.n	8008544 <HAL_UART_IRQHandler+0x2a0>
        else
        {
          /* Call user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2298      	movs	r2, #152	@ 0x98
 8008524:	589b      	ldr	r3, [r3, r2]
 8008526:	687a      	ldr	r2, [r7, #4]
 8008528:	0010      	movs	r0, r2
 800852a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800852c:	e00a      	b.n	8008544 <HAL_UART_IRQHandler+0x2a0>
      {
        /* Non Blocking error : transfer could go on.
           Error is notified to user through user error callback */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	2298      	movs	r2, #152	@ 0x98
 8008532:	589b      	ldr	r3, [r3, r2]
 8008534:	687a      	ldr	r2, [r7, #4]
 8008536:	0010      	movs	r0, r2
 8008538:	4798      	blx	r3
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2284      	movs	r2, #132	@ 0x84
 800853e:	2100      	movs	r1, #0
 8008540:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8008542:	e18b      	b.n	800885c <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008544:	46c0      	nop			@ (mov r8, r8)
    return;
 8008546:	e189      	b.n	800885c <HAL_UART_IRQHandler+0x5b8>
 8008548:	0000080f 	.word	0x0000080f
 800854c:	04000120 	.word	0x04000120
 8008550:	08009479 	.word	0x08009479

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008558:	2b01      	cmp	r3, #1
 800855a:	d000      	beq.n	800855e <HAL_UART_IRQHandler+0x2ba>
 800855c:	e13b      	b.n	80087d6 <HAL_UART_IRQHandler+0x532>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800855e:	23a4      	movs	r3, #164	@ 0xa4
 8008560:	18fb      	adds	r3, r7, r3
 8008562:	681b      	ldr	r3, [r3, #0]
 8008564:	2210      	movs	r2, #16
 8008566:	4013      	ands	r3, r2
 8008568:	d100      	bne.n	800856c <HAL_UART_IRQHandler+0x2c8>
 800856a:	e134      	b.n	80087d6 <HAL_UART_IRQHandler+0x532>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800856c:	23a0      	movs	r3, #160	@ 0xa0
 800856e:	18fb      	adds	r3, r7, r3
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	2210      	movs	r2, #16
 8008574:	4013      	ands	r3, r2
 8008576:	d100      	bne.n	800857a <HAL_UART_IRQHandler+0x2d6>
 8008578:	e12d      	b.n	80087d6 <HAL_UART_IRQHandler+0x532>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	2210      	movs	r2, #16
 8008580:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	689b      	ldr	r3, [r3, #8]
 8008588:	2240      	movs	r2, #64	@ 0x40
 800858a:	4013      	ands	r3, r2
 800858c:	2b40      	cmp	r3, #64	@ 0x40
 800858e:	d000      	beq.n	8008592 <HAL_UART_IRQHandler+0x2ee>
 8008590:	e0a0      	b.n	80086d4 <HAL_UART_IRQHandler+0x430>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	685a      	ldr	r2, [r3, #4]
 800859a:	217e      	movs	r1, #126	@ 0x7e
 800859c:	187b      	adds	r3, r7, r1
 800859e:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80085a0:	187b      	adds	r3, r7, r1
 80085a2:	881b      	ldrh	r3, [r3, #0]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d100      	bne.n	80085aa <HAL_UART_IRQHandler+0x306>
 80085a8:	e15a      	b.n	8008860 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2258      	movs	r2, #88	@ 0x58
 80085ae:	5a9b      	ldrh	r3, [r3, r2]
 80085b0:	187a      	adds	r2, r7, r1
 80085b2:	8812      	ldrh	r2, [r2, #0]
 80085b4:	429a      	cmp	r2, r3
 80085b6:	d300      	bcc.n	80085ba <HAL_UART_IRQHandler+0x316>
 80085b8:	e152      	b.n	8008860 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	187a      	adds	r2, r7, r1
 80085be:	215a      	movs	r1, #90	@ 0x5a
 80085c0:	8812      	ldrh	r2, [r2, #0]
 80085c2:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085c8:	699b      	ldr	r3, [r3, #24]
 80085ca:	2b20      	cmp	r3, #32
 80085cc:	d06f      	beq.n	80086ae <HAL_UART_IRQHandler+0x40a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80085ce:	f3ef 8310 	mrs	r3, PRIMASK
 80085d2:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 80085d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80085d6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80085d8:	2301      	movs	r3, #1
 80085da:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80085de:	f383 8810 	msr	PRIMASK, r3
}
 80085e2:	46c0      	nop			@ (mov r8, r8)
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	681a      	ldr	r2, [r3, #0]
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	49a0      	ldr	r1, [pc, #640]	@ (8008870 <HAL_UART_IRQHandler+0x5cc>)
 80085f0:	400a      	ands	r2, r1
 80085f2:	601a      	str	r2, [r3, #0]
 80085f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80085f6:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80085f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085fa:	f383 8810 	msr	PRIMASK, r3
}
 80085fe:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008600:	f3ef 8310 	mrs	r3, PRIMASK
 8008604:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 8008606:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008608:	677b      	str	r3, [r7, #116]	@ 0x74
 800860a:	2301      	movs	r3, #1
 800860c:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800860e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008610:	f383 8810 	msr	PRIMASK, r3
}
 8008614:	46c0      	nop			@ (mov r8, r8)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	689a      	ldr	r2, [r3, #8]
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	2101      	movs	r1, #1
 8008622:	438a      	bics	r2, r1
 8008624:	609a      	str	r2, [r3, #8]
 8008626:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008628:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800862a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800862c:	f383 8810 	msr	PRIMASK, r3
}
 8008630:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008632:	f3ef 8310 	mrs	r3, PRIMASK
 8008636:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 8008638:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800863a:	673b      	str	r3, [r7, #112]	@ 0x70
 800863c:	2301      	movs	r3, #1
 800863e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008640:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008642:	f383 8810 	msr	PRIMASK, r3
}
 8008646:	46c0      	nop			@ (mov r8, r8)
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	689a      	ldr	r2, [r3, #8]
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	2140      	movs	r1, #64	@ 0x40
 8008654:	438a      	bics	r2, r1
 8008656:	609a      	str	r2, [r3, #8]
 8008658:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800865a:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800865c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800865e:	f383 8810 	msr	PRIMASK, r3
}
 8008662:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	2280      	movs	r2, #128	@ 0x80
 8008668:	2120      	movs	r1, #32
 800866a:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2200      	movs	r2, #0
 8008670:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008672:	f3ef 8310 	mrs	r3, PRIMASK
 8008676:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 8008678:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800867a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800867c:	2301      	movs	r3, #1
 800867e:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008680:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008682:	f383 8810 	msr	PRIMASK, r3
}
 8008686:	46c0      	nop			@ (mov r8, r8)
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	681a      	ldr	r2, [r3, #0]
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	2110      	movs	r1, #16
 8008694:	438a      	bics	r2, r1
 8008696:	601a      	str	r2, [r3, #0]
 8008698:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800869a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800869c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800869e:	f383 8810 	msr	PRIMASK, r3
}
 80086a2:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80086a8:	0018      	movs	r0, r3
 80086aa:	f7fb fb31 	bl	8003d10 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	2202      	movs	r2, #2
 80086b2:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	22ac      	movs	r2, #172	@ 0xac
 80086b8:	589b      	ldr	r3, [r3, r2]
 80086ba:	687a      	ldr	r2, [r7, #4]
 80086bc:	2158      	movs	r1, #88	@ 0x58
 80086be:	5a51      	ldrh	r1, [r2, r1]
 80086c0:	687a      	ldr	r2, [r7, #4]
 80086c2:	205a      	movs	r0, #90	@ 0x5a
 80086c4:	5a12      	ldrh	r2, [r2, r0]
 80086c6:	b292      	uxth	r2, r2
 80086c8:	1a8a      	subs	r2, r1, r2
 80086ca:	b291      	uxth	r1, r2
 80086cc:	687a      	ldr	r2, [r7, #4]
 80086ce:	0010      	movs	r0, r2
 80086d0:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80086d2:	e0c5      	b.n	8008860 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2258      	movs	r2, #88	@ 0x58
 80086d8:	5a99      	ldrh	r1, [r3, r2]
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	225a      	movs	r2, #90	@ 0x5a
 80086de:	5a9b      	ldrh	r3, [r3, r2]
 80086e0:	b29a      	uxth	r2, r3
 80086e2:	208e      	movs	r0, #142	@ 0x8e
 80086e4:	183b      	adds	r3, r7, r0
 80086e6:	1a8a      	subs	r2, r1, r2
 80086e8:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	225a      	movs	r2, #90	@ 0x5a
 80086ee:	5a9b      	ldrh	r3, [r3, r2]
 80086f0:	b29b      	uxth	r3, r3
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d100      	bne.n	80086f8 <HAL_UART_IRQHandler+0x454>
 80086f6:	e0b5      	b.n	8008864 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80086f8:	183b      	adds	r3, r7, r0
 80086fa:	881b      	ldrh	r3, [r3, #0]
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d100      	bne.n	8008702 <HAL_UART_IRQHandler+0x45e>
 8008700:	e0b0      	b.n	8008864 <HAL_UART_IRQHandler+0x5c0>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008702:	f3ef 8310 	mrs	r3, PRIMASK
 8008706:	60fb      	str	r3, [r7, #12]
  return(result);
 8008708:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800870a:	2488      	movs	r4, #136	@ 0x88
 800870c:	193a      	adds	r2, r7, r4
 800870e:	6013      	str	r3, [r2, #0]
 8008710:	2301      	movs	r3, #1
 8008712:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008714:	693b      	ldr	r3, [r7, #16]
 8008716:	f383 8810 	msr	PRIMASK, r3
}
 800871a:	46c0      	nop			@ (mov r8, r8)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	681a      	ldr	r2, [r3, #0]
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4953      	ldr	r1, [pc, #332]	@ (8008874 <HAL_UART_IRQHandler+0x5d0>)
 8008728:	400a      	ands	r2, r1
 800872a:	601a      	str	r2, [r3, #0]
 800872c:	193b      	adds	r3, r7, r4
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008732:	697b      	ldr	r3, [r7, #20]
 8008734:	f383 8810 	msr	PRIMASK, r3
}
 8008738:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800873a:	f3ef 8310 	mrs	r3, PRIMASK
 800873e:	61bb      	str	r3, [r7, #24]
  return(result);
 8008740:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008742:	2484      	movs	r4, #132	@ 0x84
 8008744:	193a      	adds	r2, r7, r4
 8008746:	6013      	str	r3, [r2, #0]
 8008748:	2301      	movs	r3, #1
 800874a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800874c:	69fb      	ldr	r3, [r7, #28]
 800874e:	f383 8810 	msr	PRIMASK, r3
}
 8008752:	46c0      	nop			@ (mov r8, r8)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	689a      	ldr	r2, [r3, #8]
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	681b      	ldr	r3, [r3, #0]
 800875e:	2101      	movs	r1, #1
 8008760:	438a      	bics	r2, r1
 8008762:	609a      	str	r2, [r3, #8]
 8008764:	193b      	adds	r3, r7, r4
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800876a:	6a3b      	ldr	r3, [r7, #32]
 800876c:	f383 8810 	msr	PRIMASK, r3
}
 8008770:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	2280      	movs	r2, #128	@ 0x80
 8008776:	2120      	movs	r1, #32
 8008778:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2200      	movs	r2, #0
 800877e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	2200      	movs	r2, #0
 8008784:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008786:	f3ef 8310 	mrs	r3, PRIMASK
 800878a:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800878c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800878e:	2480      	movs	r4, #128	@ 0x80
 8008790:	193a      	adds	r2, r7, r4
 8008792:	6013      	str	r3, [r2, #0]
 8008794:	2301      	movs	r3, #1
 8008796:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800879a:	f383 8810 	msr	PRIMASK, r3
}
 800879e:	46c0      	nop			@ (mov r8, r8)
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	681a      	ldr	r2, [r3, #0]
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	2110      	movs	r1, #16
 80087ac:	438a      	bics	r2, r1
 80087ae:	601a      	str	r2, [r3, #0]
 80087b0:	193b      	adds	r3, r7, r4
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087b8:	f383 8810 	msr	PRIMASK, r3
}
 80087bc:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2202      	movs	r2, #2
 80087c2:	665a      	str	r2, [r3, #100]	@ 0x64

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
 80087c4:	687b      	ldr	r3, [r7, #4]
 80087c6:	22ac      	movs	r2, #172	@ 0xac
 80087c8:	589b      	ldr	r3, [r3, r2]
 80087ca:	183a      	adds	r2, r7, r0
 80087cc:	8811      	ldrh	r1, [r2, #0]
 80087ce:	687a      	ldr	r2, [r7, #4]
 80087d0:	0010      	movs	r0, r2
 80087d2:	4798      	blx	r3
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80087d4:	e046      	b.n	8008864 <HAL_UART_IRQHandler+0x5c0>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80087d6:	23a4      	movs	r3, #164	@ 0xa4
 80087d8:	18fb      	adds	r3, r7, r3
 80087da:	681a      	ldr	r2, [r3, #0]
 80087dc:	2380      	movs	r3, #128	@ 0x80
 80087de:	035b      	lsls	r3, r3, #13
 80087e0:	4013      	ands	r3, r2
 80087e2:	d012      	beq.n	800880a <HAL_UART_IRQHandler+0x566>
 80087e4:	239c      	movs	r3, #156	@ 0x9c
 80087e6:	18fb      	adds	r3, r7, r3
 80087e8:	681a      	ldr	r2, [r3, #0]
 80087ea:	2380      	movs	r3, #128	@ 0x80
 80087ec:	03db      	lsls	r3, r3, #15
 80087ee:	4013      	ands	r3, r2
 80087f0:	d00b      	beq.n	800880a <HAL_UART_IRQHandler+0x566>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	2280      	movs	r2, #128	@ 0x80
 80087f8:	0352      	lsls	r2, r2, #13
 80087fa:	621a      	str	r2, [r3, #32]
    /* UART Rx state is not reset as a reception process might be ongoing.
       If UART handle state fields need to be reset to READY, this could be done in Wakeup callback */

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	22a8      	movs	r2, #168	@ 0xa8
 8008800:	589b      	ldr	r3, [r3, r2]
 8008802:	687a      	ldr	r2, [r7, #4]
 8008804:	0010      	movs	r0, r2
 8008806:	4798      	blx	r3
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008808:	e02f      	b.n	800886a <HAL_UART_IRQHandler+0x5c6>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800880a:	23a4      	movs	r3, #164	@ 0xa4
 800880c:	18fb      	adds	r3, r7, r3
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	2280      	movs	r2, #128	@ 0x80
 8008812:	4013      	ands	r3, r2
 8008814:	d00f      	beq.n	8008836 <HAL_UART_IRQHandler+0x592>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008816:	23a0      	movs	r3, #160	@ 0xa0
 8008818:	18fb      	adds	r3, r7, r3
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	2280      	movs	r2, #128	@ 0x80
 800881e:	4013      	ands	r3, r2
 8008820:	d009      	beq.n	8008836 <HAL_UART_IRQHandler+0x592>
  {
    if (huart->TxISR != NULL)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008826:	2b00      	cmp	r3, #0
 8008828:	d01e      	beq.n	8008868 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800882e:	687a      	ldr	r2, [r7, #4]
 8008830:	0010      	movs	r0, r2
 8008832:	4798      	blx	r3
    }
    return;
 8008834:	e018      	b.n	8008868 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008836:	23a4      	movs	r3, #164	@ 0xa4
 8008838:	18fb      	adds	r3, r7, r3
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	2240      	movs	r2, #64	@ 0x40
 800883e:	4013      	ands	r3, r2
 8008840:	d013      	beq.n	800886a <HAL_UART_IRQHandler+0x5c6>
 8008842:	23a0      	movs	r3, #160	@ 0xa0
 8008844:	18fb      	adds	r3, r7, r3
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	2240      	movs	r2, #64	@ 0x40
 800884a:	4013      	ands	r3, r2
 800884c:	d00d      	beq.n	800886a <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	0018      	movs	r0, r3
 8008852:	f000 fe2a 	bl	80094aa <UART_EndTransmit_IT>
    return;
 8008856:	e008      	b.n	800886a <HAL_UART_IRQHandler+0x5c6>
      return;
 8008858:	46c0      	nop			@ (mov r8, r8)
 800885a:	e006      	b.n	800886a <HAL_UART_IRQHandler+0x5c6>
    return;
 800885c:	46c0      	nop			@ (mov r8, r8)
 800885e:	e004      	b.n	800886a <HAL_UART_IRQHandler+0x5c6>
      return;
 8008860:	46c0      	nop			@ (mov r8, r8)
 8008862:	e002      	b.n	800886a <HAL_UART_IRQHandler+0x5c6>
      return;
 8008864:	46c0      	nop			@ (mov r8, r8)
 8008866:	e000      	b.n	800886a <HAL_UART_IRQHandler+0x5c6>
    return;
 8008868:	46c0      	nop			@ (mov r8, r8)
  }

}
 800886a:	46bd      	mov	sp, r7
 800886c:	b02b      	add	sp, #172	@ 0xac
 800886e:	bd90      	pop	{r4, r7, pc}
 8008870:	fffffeff 	.word	0xfffffeff
 8008874:	fffffedf 	.word	0xfffffedf

08008878 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008878:	b580      	push	{r7, lr}
 800887a:	b082      	sub	sp, #8
 800887c:	af00      	add	r7, sp, #0
 800887e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008880:	46c0      	nop			@ (mov r8, r8)
 8008882:	46bd      	mov	sp, r7
 8008884:	b002      	add	sp, #8
 8008886:	bd80      	pop	{r7, pc}

08008888 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008888:	b580      	push	{r7, lr}
 800888a:	b082      	sub	sp, #8
 800888c:	af00      	add	r7, sp, #0
 800888e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8008890:	46c0      	nop			@ (mov r8, r8)
 8008892:	46bd      	mov	sp, r7
 8008894:	b002      	add	sp, #8
 8008896:	bd80      	pop	{r7, pc}

08008898 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b082      	sub	sp, #8
 800889c:	af00      	add	r7, sp, #0
 800889e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80088a0:	46c0      	nop			@ (mov r8, r8)
 80088a2:	46bd      	mov	sp, r7
 80088a4:	b002      	add	sp, #8
 80088a6:	bd80      	pop	{r7, pc}

080088a8 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80088a8:	b580      	push	{r7, lr}
 80088aa:	b082      	sub	sp, #8
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80088b0:	46c0      	nop			@ (mov r8, r8)
 80088b2:	46bd      	mov	sp, r7
 80088b4:	b002      	add	sp, #8
 80088b6:	bd80      	pop	{r7, pc}

080088b8 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80088b8:	b580      	push	{r7, lr}
 80088ba:	b082      	sub	sp, #8
 80088bc:	af00      	add	r7, sp, #0
 80088be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80088c0:	46c0      	nop			@ (mov r8, r8)
 80088c2:	46bd      	mov	sp, r7
 80088c4:	b002      	add	sp, #8
 80088c6:	bd80      	pop	{r7, pc}

080088c8 <HAL_UART_AbortCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortCpltCallback(UART_HandleTypeDef *huart)
{
 80088c8:	b580      	push	{r7, lr}
 80088ca:	b082      	sub	sp, #8
 80088cc:	af00      	add	r7, sp, #0
 80088ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortCpltCallback can be implemented in the user file.
   */
}
 80088d0:	46c0      	nop			@ (mov r8, r8)
 80088d2:	46bd      	mov	sp, r7
 80088d4:	b002      	add	sp, #8
 80088d6:	bd80      	pop	{r7, pc}

080088d8 <HAL_UART_AbortTransmitCpltCallback>:
  * @brief  UART Abort Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortTransmitCpltCallback(UART_HandleTypeDef *huart)
{
 80088d8:	b580      	push	{r7, lr}
 80088da:	b082      	sub	sp, #8
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortTransmitCpltCallback can be implemented in the user file.
   */
}
 80088e0:	46c0      	nop			@ (mov r8, r8)
 80088e2:	46bd      	mov	sp, r7
 80088e4:	b002      	add	sp, #8
 80088e6:	bd80      	pop	{r7, pc}

080088e8 <HAL_UART_AbortReceiveCpltCallback>:
  * @brief  UART Abort Receive Complete callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_AbortReceiveCpltCallback(UART_HandleTypeDef *huart)
{
 80088e8:	b580      	push	{r7, lr}
 80088ea:	b082      	sub	sp, #8
 80088ec:	af00      	add	r7, sp, #0
 80088ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_AbortReceiveCpltCallback can be implemented in the user file.
   */
}
 80088f0:	46c0      	nop			@ (mov r8, r8)
 80088f2:	46bd      	mov	sp, r7
 80088f4:	b002      	add	sp, #8
 80088f6:	bd80      	pop	{r7, pc}

080088f8 <UART_InitCallbacksToDefault>:
  * @param  huart UART handle.
  * @retval none
  */
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
void UART_InitCallbacksToDefault(UART_HandleTypeDef *huart)
{
 80088f8:	b580      	push	{r7, lr}
 80088fa:	b082      	sub	sp, #8
 80088fc:	af00      	add	r7, sp, #0
 80088fe:	6078      	str	r0, [r7, #4]
  /* Init the UART Callback settings */
  huart->TxHalfCpltCallback        = HAL_UART_TxHalfCpltCallback;        /* Legacy weak TxHalfCpltCallback        */
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	2188      	movs	r1, #136	@ 0x88
 8008904:	4a14      	ldr	r2, [pc, #80]	@ (8008958 <UART_InitCallbacksToDefault+0x60>)
 8008906:	505a      	str	r2, [r3, r1]
  huart->TxCpltCallback            = HAL_UART_TxCpltCallback;            /* Legacy weak TxCpltCallback            */
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	218c      	movs	r1, #140	@ 0x8c
 800890c:	4a13      	ldr	r2, [pc, #76]	@ (800895c <UART_InitCallbacksToDefault+0x64>)
 800890e:	505a      	str	r2, [r3, r1]
  huart->RxHalfCpltCallback        = HAL_UART_RxHalfCpltCallback;        /* Legacy weak RxHalfCpltCallback        */
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2190      	movs	r1, #144	@ 0x90
 8008914:	4a12      	ldr	r2, [pc, #72]	@ (8008960 <UART_InitCallbacksToDefault+0x68>)
 8008916:	505a      	str	r2, [r3, r1]
  huart->RxCpltCallback            = HAL_UART_RxCpltCallback;            /* Legacy weak RxCpltCallback            */
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	2194      	movs	r1, #148	@ 0x94
 800891c:	4a11      	ldr	r2, [pc, #68]	@ (8008964 <UART_InitCallbacksToDefault+0x6c>)
 800891e:	505a      	str	r2, [r3, r1]
  huart->ErrorCallback             = HAL_UART_ErrorCallback;             /* Legacy weak ErrorCallback             */
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	2198      	movs	r1, #152	@ 0x98
 8008924:	4a10      	ldr	r2, [pc, #64]	@ (8008968 <UART_InitCallbacksToDefault+0x70>)
 8008926:	505a      	str	r2, [r3, r1]
  huart->AbortCpltCallback         = HAL_UART_AbortCpltCallback;         /* Legacy weak AbortCpltCallback         */
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	219c      	movs	r1, #156	@ 0x9c
 800892c:	4a0f      	ldr	r2, [pc, #60]	@ (800896c <UART_InitCallbacksToDefault+0x74>)
 800892e:	505a      	str	r2, [r3, r1]
  huart->AbortTransmitCpltCallback = HAL_UART_AbortTransmitCpltCallback; /* Legacy weak AbortTransmitCpltCallback */
 8008930:	687b      	ldr	r3, [r7, #4]
 8008932:	21a0      	movs	r1, #160	@ 0xa0
 8008934:	4a0e      	ldr	r2, [pc, #56]	@ (8008970 <UART_InitCallbacksToDefault+0x78>)
 8008936:	505a      	str	r2, [r3, r1]
  huart->AbortReceiveCpltCallback  = HAL_UART_AbortReceiveCpltCallback;  /* Legacy weak AbortReceiveCpltCallback  */
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	21a4      	movs	r1, #164	@ 0xa4
 800893c:	4a0d      	ldr	r2, [pc, #52]	@ (8008974 <UART_InitCallbacksToDefault+0x7c>)
 800893e:	505a      	str	r2, [r3, r1]
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)
  huart->WakeupCallback            = HAL_UARTEx_WakeupCallback;          /* Legacy weak WakeupCallback            */
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	21a8      	movs	r1, #168	@ 0xa8
 8008944:	4a0c      	ldr	r2, [pc, #48]	@ (8008978 <UART_InitCallbacksToDefault+0x80>)
 8008946:	505a      	str	r2, [r3, r1]
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */
  huart->RxEventCallback           = HAL_UARTEx_RxEventCallback;         /* Legacy weak RxEventCallback           */
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	21ac      	movs	r1, #172	@ 0xac
 800894c:	4a0b      	ldr	r2, [pc, #44]	@ (800897c <UART_InitCallbacksToDefault+0x84>)
 800894e:	505a      	str	r2, [r3, r1]

}
 8008950:	46c0      	nop			@ (mov r8, r8)
 8008952:	46bd      	mov	sp, r7
 8008954:	b002      	add	sp, #8
 8008956:	bd80      	pop	{r7, pc}
 8008958:	08008889 	.word	0x08008889
 800895c:	08008879 	.word	0x08008879
 8008960:	080088a9 	.word	0x080088a9
 8008964:	08008899 	.word	0x08008899
 8008968:	080088b9 	.word	0x080088b9
 800896c:	080088c9 	.word	0x080088c9
 8008970:	080088d9 	.word	0x080088d9
 8008974:	080088e9 	.word	0x080088e9
 8008978:	08009505 	.word	0x08009505
 800897c:	08002859 	.word	0x08002859

08008980 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b088      	sub	sp, #32
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008988:	231e      	movs	r3, #30
 800898a:	18fb      	adds	r3, r7, r3
 800898c:	2200      	movs	r2, #0
 800898e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	689a      	ldr	r2, [r3, #8]
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	691b      	ldr	r3, [r3, #16]
 8008998:	431a      	orrs	r2, r3
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	695b      	ldr	r3, [r3, #20]
 800899e:	431a      	orrs	r2, r3
 80089a0:	687b      	ldr	r3, [r7, #4]
 80089a2:	69db      	ldr	r3, [r3, #28]
 80089a4:	4313      	orrs	r3, r2
 80089a6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	4aaf      	ldr	r2, [pc, #700]	@ (8008c6c <UART_SetConfig+0x2ec>)
 80089b0:	4013      	ands	r3, r2
 80089b2:	0019      	movs	r1, r3
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	697a      	ldr	r2, [r7, #20]
 80089ba:	430a      	orrs	r2, r1
 80089bc:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	685b      	ldr	r3, [r3, #4]
 80089c4:	4aaa      	ldr	r2, [pc, #680]	@ (8008c70 <UART_SetConfig+0x2f0>)
 80089c6:	4013      	ands	r3, r2
 80089c8:	0019      	movs	r1, r3
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	68da      	ldr	r2, [r3, #12]
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	430a      	orrs	r2, r1
 80089d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	699b      	ldr	r3, [r3, #24]
 80089da:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	6a1b      	ldr	r3, [r3, #32]
 80089e0:	697a      	ldr	r2, [r7, #20]
 80089e2:	4313      	orrs	r3, r2
 80089e4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	681b      	ldr	r3, [r3, #0]
 80089ea:	689b      	ldr	r3, [r3, #8]
 80089ec:	4aa1      	ldr	r2, [pc, #644]	@ (8008c74 <UART_SetConfig+0x2f4>)
 80089ee:	4013      	ands	r3, r2
 80089f0:	0019      	movs	r1, r3
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	697a      	ldr	r2, [r7, #20]
 80089f8:	430a      	orrs	r2, r1
 80089fa:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4a9d      	ldr	r2, [pc, #628]	@ (8008c78 <UART_SetConfig+0x2f8>)
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d127      	bne.n	8008a56 <UART_SetConfig+0xd6>
 8008a06:	4b9d      	ldr	r3, [pc, #628]	@ (8008c7c <UART_SetConfig+0x2fc>)
 8008a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a0a:	2203      	movs	r2, #3
 8008a0c:	4013      	ands	r3, r2
 8008a0e:	2b03      	cmp	r3, #3
 8008a10:	d00d      	beq.n	8008a2e <UART_SetConfig+0xae>
 8008a12:	d81b      	bhi.n	8008a4c <UART_SetConfig+0xcc>
 8008a14:	2b02      	cmp	r3, #2
 8008a16:	d014      	beq.n	8008a42 <UART_SetConfig+0xc2>
 8008a18:	d818      	bhi.n	8008a4c <UART_SetConfig+0xcc>
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d002      	beq.n	8008a24 <UART_SetConfig+0xa4>
 8008a1e:	2b01      	cmp	r3, #1
 8008a20:	d00a      	beq.n	8008a38 <UART_SetConfig+0xb8>
 8008a22:	e013      	b.n	8008a4c <UART_SetConfig+0xcc>
 8008a24:	231f      	movs	r3, #31
 8008a26:	18fb      	adds	r3, r7, r3
 8008a28:	2200      	movs	r2, #0
 8008a2a:	701a      	strb	r2, [r3, #0]
 8008a2c:	e065      	b.n	8008afa <UART_SetConfig+0x17a>
 8008a2e:	231f      	movs	r3, #31
 8008a30:	18fb      	adds	r3, r7, r3
 8008a32:	2202      	movs	r2, #2
 8008a34:	701a      	strb	r2, [r3, #0]
 8008a36:	e060      	b.n	8008afa <UART_SetConfig+0x17a>
 8008a38:	231f      	movs	r3, #31
 8008a3a:	18fb      	adds	r3, r7, r3
 8008a3c:	2204      	movs	r2, #4
 8008a3e:	701a      	strb	r2, [r3, #0]
 8008a40:	e05b      	b.n	8008afa <UART_SetConfig+0x17a>
 8008a42:	231f      	movs	r3, #31
 8008a44:	18fb      	adds	r3, r7, r3
 8008a46:	2208      	movs	r2, #8
 8008a48:	701a      	strb	r2, [r3, #0]
 8008a4a:	e056      	b.n	8008afa <UART_SetConfig+0x17a>
 8008a4c:	231f      	movs	r3, #31
 8008a4e:	18fb      	adds	r3, r7, r3
 8008a50:	2210      	movs	r2, #16
 8008a52:	701a      	strb	r2, [r3, #0]
 8008a54:	e051      	b.n	8008afa <UART_SetConfig+0x17a>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	4a89      	ldr	r2, [pc, #548]	@ (8008c80 <UART_SetConfig+0x300>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d134      	bne.n	8008aca <UART_SetConfig+0x14a>
 8008a60:	4b86      	ldr	r3, [pc, #536]	@ (8008c7c <UART_SetConfig+0x2fc>)
 8008a62:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008a64:	23c0      	movs	r3, #192	@ 0xc0
 8008a66:	029b      	lsls	r3, r3, #10
 8008a68:	4013      	ands	r3, r2
 8008a6a:	22c0      	movs	r2, #192	@ 0xc0
 8008a6c:	0292      	lsls	r2, r2, #10
 8008a6e:	4293      	cmp	r3, r2
 8008a70:	d017      	beq.n	8008aa2 <UART_SetConfig+0x122>
 8008a72:	22c0      	movs	r2, #192	@ 0xc0
 8008a74:	0292      	lsls	r2, r2, #10
 8008a76:	4293      	cmp	r3, r2
 8008a78:	d822      	bhi.n	8008ac0 <UART_SetConfig+0x140>
 8008a7a:	2280      	movs	r2, #128	@ 0x80
 8008a7c:	0292      	lsls	r2, r2, #10
 8008a7e:	4293      	cmp	r3, r2
 8008a80:	d019      	beq.n	8008ab6 <UART_SetConfig+0x136>
 8008a82:	2280      	movs	r2, #128	@ 0x80
 8008a84:	0292      	lsls	r2, r2, #10
 8008a86:	4293      	cmp	r3, r2
 8008a88:	d81a      	bhi.n	8008ac0 <UART_SetConfig+0x140>
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d004      	beq.n	8008a98 <UART_SetConfig+0x118>
 8008a8e:	2280      	movs	r2, #128	@ 0x80
 8008a90:	0252      	lsls	r2, r2, #9
 8008a92:	4293      	cmp	r3, r2
 8008a94:	d00a      	beq.n	8008aac <UART_SetConfig+0x12c>
 8008a96:	e013      	b.n	8008ac0 <UART_SetConfig+0x140>
 8008a98:	231f      	movs	r3, #31
 8008a9a:	18fb      	adds	r3, r7, r3
 8008a9c:	2200      	movs	r2, #0
 8008a9e:	701a      	strb	r2, [r3, #0]
 8008aa0:	e02b      	b.n	8008afa <UART_SetConfig+0x17a>
 8008aa2:	231f      	movs	r3, #31
 8008aa4:	18fb      	adds	r3, r7, r3
 8008aa6:	2202      	movs	r2, #2
 8008aa8:	701a      	strb	r2, [r3, #0]
 8008aaa:	e026      	b.n	8008afa <UART_SetConfig+0x17a>
 8008aac:	231f      	movs	r3, #31
 8008aae:	18fb      	adds	r3, r7, r3
 8008ab0:	2204      	movs	r2, #4
 8008ab2:	701a      	strb	r2, [r3, #0]
 8008ab4:	e021      	b.n	8008afa <UART_SetConfig+0x17a>
 8008ab6:	231f      	movs	r3, #31
 8008ab8:	18fb      	adds	r3, r7, r3
 8008aba:	2208      	movs	r2, #8
 8008abc:	701a      	strb	r2, [r3, #0]
 8008abe:	e01c      	b.n	8008afa <UART_SetConfig+0x17a>
 8008ac0:	231f      	movs	r3, #31
 8008ac2:	18fb      	adds	r3, r7, r3
 8008ac4:	2210      	movs	r2, #16
 8008ac6:	701a      	strb	r2, [r3, #0]
 8008ac8:	e017      	b.n	8008afa <UART_SetConfig+0x17a>
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	4a6d      	ldr	r2, [pc, #436]	@ (8008c84 <UART_SetConfig+0x304>)
 8008ad0:	4293      	cmp	r3, r2
 8008ad2:	d104      	bne.n	8008ade <UART_SetConfig+0x15e>
 8008ad4:	231f      	movs	r3, #31
 8008ad6:	18fb      	adds	r3, r7, r3
 8008ad8:	2200      	movs	r2, #0
 8008ada:	701a      	strb	r2, [r3, #0]
 8008adc:	e00d      	b.n	8008afa <UART_SetConfig+0x17a>
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	4a69      	ldr	r2, [pc, #420]	@ (8008c88 <UART_SetConfig+0x308>)
 8008ae4:	4293      	cmp	r3, r2
 8008ae6:	d104      	bne.n	8008af2 <UART_SetConfig+0x172>
 8008ae8:	231f      	movs	r3, #31
 8008aea:	18fb      	adds	r3, r7, r3
 8008aec:	2200      	movs	r2, #0
 8008aee:	701a      	strb	r2, [r3, #0]
 8008af0:	e003      	b.n	8008afa <UART_SetConfig+0x17a>
 8008af2:	231f      	movs	r3, #31
 8008af4:	18fb      	adds	r3, r7, r3
 8008af6:	2210      	movs	r2, #16
 8008af8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	69da      	ldr	r2, [r3, #28]
 8008afe:	2380      	movs	r3, #128	@ 0x80
 8008b00:	021b      	lsls	r3, r3, #8
 8008b02:	429a      	cmp	r2, r3
 8008b04:	d15c      	bne.n	8008bc0 <UART_SetConfig+0x240>
  {
    switch (clocksource)
 8008b06:	231f      	movs	r3, #31
 8008b08:	18fb      	adds	r3, r7, r3
 8008b0a:	781b      	ldrb	r3, [r3, #0]
 8008b0c:	2b08      	cmp	r3, #8
 8008b0e:	d015      	beq.n	8008b3c <UART_SetConfig+0x1bc>
 8008b10:	dc18      	bgt.n	8008b44 <UART_SetConfig+0x1c4>
 8008b12:	2b04      	cmp	r3, #4
 8008b14:	d00d      	beq.n	8008b32 <UART_SetConfig+0x1b2>
 8008b16:	dc15      	bgt.n	8008b44 <UART_SetConfig+0x1c4>
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	d002      	beq.n	8008b22 <UART_SetConfig+0x1a2>
 8008b1c:	2b02      	cmp	r3, #2
 8008b1e:	d005      	beq.n	8008b2c <UART_SetConfig+0x1ac>
 8008b20:	e010      	b.n	8008b44 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b22:	f7fd ff49 	bl	80069b8 <HAL_RCC_GetPCLK1Freq>
 8008b26:	0003      	movs	r3, r0
 8008b28:	61bb      	str	r3, [r7, #24]
        break;
 8008b2a:	e012      	b.n	8008b52 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b2c:	4b57      	ldr	r3, [pc, #348]	@ (8008c8c <UART_SetConfig+0x30c>)
 8008b2e:	61bb      	str	r3, [r7, #24]
        break;
 8008b30:	e00f      	b.n	8008b52 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b32:	f7fd fec5 	bl	80068c0 <HAL_RCC_GetSysClockFreq>
 8008b36:	0003      	movs	r3, r0
 8008b38:	61bb      	str	r3, [r7, #24]
        break;
 8008b3a:	e00a      	b.n	8008b52 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b3c:	2380      	movs	r3, #128	@ 0x80
 8008b3e:	021b      	lsls	r3, r3, #8
 8008b40:	61bb      	str	r3, [r7, #24]
        break;
 8008b42:	e006      	b.n	8008b52 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8008b44:	2300      	movs	r3, #0
 8008b46:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008b48:	231e      	movs	r3, #30
 8008b4a:	18fb      	adds	r3, r7, r3
 8008b4c:	2201      	movs	r2, #1
 8008b4e:	701a      	strb	r2, [r3, #0]
        break;
 8008b50:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008b52:	69bb      	ldr	r3, [r7, #24]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d100      	bne.n	8008b5a <UART_SetConfig+0x1da>
 8008b58:	e07a      	b.n	8008c50 <UART_SetConfig+0x2d0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008b5a:	69bb      	ldr	r3, [r7, #24]
 8008b5c:	005a      	lsls	r2, r3, #1
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	685b      	ldr	r3, [r3, #4]
 8008b62:	085b      	lsrs	r3, r3, #1
 8008b64:	18d2      	adds	r2, r2, r3
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	685b      	ldr	r3, [r3, #4]
 8008b6a:	0019      	movs	r1, r3
 8008b6c:	0010      	movs	r0, r2
 8008b6e:	f7f7 fae7 	bl	8000140 <__udivsi3>
 8008b72:	0003      	movs	r3, r0
 8008b74:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b76:	693b      	ldr	r3, [r7, #16]
 8008b78:	2b0f      	cmp	r3, #15
 8008b7a:	d91c      	bls.n	8008bb6 <UART_SetConfig+0x236>
 8008b7c:	693a      	ldr	r2, [r7, #16]
 8008b7e:	2380      	movs	r3, #128	@ 0x80
 8008b80:	025b      	lsls	r3, r3, #9
 8008b82:	429a      	cmp	r2, r3
 8008b84:	d217      	bcs.n	8008bb6 <UART_SetConfig+0x236>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008b86:	693b      	ldr	r3, [r7, #16]
 8008b88:	b29a      	uxth	r2, r3
 8008b8a:	200e      	movs	r0, #14
 8008b8c:	183b      	adds	r3, r7, r0
 8008b8e:	210f      	movs	r1, #15
 8008b90:	438a      	bics	r2, r1
 8008b92:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008b94:	693b      	ldr	r3, [r7, #16]
 8008b96:	085b      	lsrs	r3, r3, #1
 8008b98:	b29b      	uxth	r3, r3
 8008b9a:	2207      	movs	r2, #7
 8008b9c:	4013      	ands	r3, r2
 8008b9e:	b299      	uxth	r1, r3
 8008ba0:	183b      	adds	r3, r7, r0
 8008ba2:	183a      	adds	r2, r7, r0
 8008ba4:	8812      	ldrh	r2, [r2, #0]
 8008ba6:	430a      	orrs	r2, r1
 8008ba8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	183a      	adds	r2, r7, r0
 8008bb0:	8812      	ldrh	r2, [r2, #0]
 8008bb2:	60da      	str	r2, [r3, #12]
 8008bb4:	e04c      	b.n	8008c50 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8008bb6:	231e      	movs	r3, #30
 8008bb8:	18fb      	adds	r3, r7, r3
 8008bba:	2201      	movs	r2, #1
 8008bbc:	701a      	strb	r2, [r3, #0]
 8008bbe:	e047      	b.n	8008c50 <UART_SetConfig+0x2d0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008bc0:	231f      	movs	r3, #31
 8008bc2:	18fb      	adds	r3, r7, r3
 8008bc4:	781b      	ldrb	r3, [r3, #0]
 8008bc6:	2b08      	cmp	r3, #8
 8008bc8:	d015      	beq.n	8008bf6 <UART_SetConfig+0x276>
 8008bca:	dc18      	bgt.n	8008bfe <UART_SetConfig+0x27e>
 8008bcc:	2b04      	cmp	r3, #4
 8008bce:	d00d      	beq.n	8008bec <UART_SetConfig+0x26c>
 8008bd0:	dc15      	bgt.n	8008bfe <UART_SetConfig+0x27e>
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d002      	beq.n	8008bdc <UART_SetConfig+0x25c>
 8008bd6:	2b02      	cmp	r3, #2
 8008bd8:	d005      	beq.n	8008be6 <UART_SetConfig+0x266>
 8008bda:	e010      	b.n	8008bfe <UART_SetConfig+0x27e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008bdc:	f7fd feec 	bl	80069b8 <HAL_RCC_GetPCLK1Freq>
 8008be0:	0003      	movs	r3, r0
 8008be2:	61bb      	str	r3, [r7, #24]
        break;
 8008be4:	e012      	b.n	8008c0c <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008be6:	4b29      	ldr	r3, [pc, #164]	@ (8008c8c <UART_SetConfig+0x30c>)
 8008be8:	61bb      	str	r3, [r7, #24]
        break;
 8008bea:	e00f      	b.n	8008c0c <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008bec:	f7fd fe68 	bl	80068c0 <HAL_RCC_GetSysClockFreq>
 8008bf0:	0003      	movs	r3, r0
 8008bf2:	61bb      	str	r3, [r7, #24]
        break;
 8008bf4:	e00a      	b.n	8008c0c <UART_SetConfig+0x28c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008bf6:	2380      	movs	r3, #128	@ 0x80
 8008bf8:	021b      	lsls	r3, r3, #8
 8008bfa:	61bb      	str	r3, [r7, #24]
        break;
 8008bfc:	e006      	b.n	8008c0c <UART_SetConfig+0x28c>
      default:
        pclk = 0U;
 8008bfe:	2300      	movs	r3, #0
 8008c00:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008c02:	231e      	movs	r3, #30
 8008c04:	18fb      	adds	r3, r7, r3
 8008c06:	2201      	movs	r2, #1
 8008c08:	701a      	strb	r2, [r3, #0]
        break;
 8008c0a:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8008c0c:	69bb      	ldr	r3, [r7, #24]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d01e      	beq.n	8008c50 <UART_SetConfig+0x2d0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	685b      	ldr	r3, [r3, #4]
 8008c16:	085a      	lsrs	r2, r3, #1
 8008c18:	69bb      	ldr	r3, [r7, #24]
 8008c1a:	18d2      	adds	r2, r2, r3
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	685b      	ldr	r3, [r3, #4]
 8008c20:	0019      	movs	r1, r3
 8008c22:	0010      	movs	r0, r2
 8008c24:	f7f7 fa8c 	bl	8000140 <__udivsi3>
 8008c28:	0003      	movs	r3, r0
 8008c2a:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008c2c:	693b      	ldr	r3, [r7, #16]
 8008c2e:	2b0f      	cmp	r3, #15
 8008c30:	d90a      	bls.n	8008c48 <UART_SetConfig+0x2c8>
 8008c32:	693a      	ldr	r2, [r7, #16]
 8008c34:	2380      	movs	r3, #128	@ 0x80
 8008c36:	025b      	lsls	r3, r3, #9
 8008c38:	429a      	cmp	r2, r3
 8008c3a:	d205      	bcs.n	8008c48 <UART_SetConfig+0x2c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008c3c:	693b      	ldr	r3, [r7, #16]
 8008c3e:	b29a      	uxth	r2, r3
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	60da      	str	r2, [r3, #12]
 8008c46:	e003      	b.n	8008c50 <UART_SetConfig+0x2d0>
      }
      else
      {
        ret = HAL_ERROR;
 8008c48:	231e      	movs	r3, #30
 8008c4a:	18fb      	adds	r3, r7, r3
 8008c4c:	2201      	movs	r2, #1
 8008c4e:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	2200      	movs	r2, #0
 8008c54:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	2200      	movs	r2, #0
 8008c5a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008c5c:	231e      	movs	r3, #30
 8008c5e:	18fb      	adds	r3, r7, r3
 8008c60:	781b      	ldrb	r3, [r3, #0]
}
 8008c62:	0018      	movs	r0, r3
 8008c64:	46bd      	mov	sp, r7
 8008c66:	b008      	add	sp, #32
 8008c68:	bd80      	pop	{r7, pc}
 8008c6a:	46c0      	nop			@ (mov r8, r8)
 8008c6c:	efff69f3 	.word	0xefff69f3
 8008c70:	ffffcfff 	.word	0xffffcfff
 8008c74:	fffff4ff 	.word	0xfffff4ff
 8008c78:	40013800 	.word	0x40013800
 8008c7c:	40021000 	.word	0x40021000
 8008c80:	40004400 	.word	0x40004400
 8008c84:	40004800 	.word	0x40004800
 8008c88:	40004c00 	.word	0x40004c00
 8008c8c:	007a1200 	.word	0x007a1200

08008c90 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008c90:	b580      	push	{r7, lr}
 8008c92:	b082      	sub	sp, #8
 8008c94:	af00      	add	r7, sp, #0
 8008c96:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c9c:	2208      	movs	r2, #8
 8008c9e:	4013      	ands	r3, r2
 8008ca0:	d00b      	beq.n	8008cba <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	685b      	ldr	r3, [r3, #4]
 8008ca8:	4a4a      	ldr	r2, [pc, #296]	@ (8008dd4 <UART_AdvFeatureConfig+0x144>)
 8008caa:	4013      	ands	r3, r2
 8008cac:	0019      	movs	r1, r3
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	430a      	orrs	r2, r1
 8008cb8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cbe:	2201      	movs	r2, #1
 8008cc0:	4013      	ands	r3, r2
 8008cc2:	d00b      	beq.n	8008cdc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	685b      	ldr	r3, [r3, #4]
 8008cca:	4a43      	ldr	r2, [pc, #268]	@ (8008dd8 <UART_AdvFeatureConfig+0x148>)
 8008ccc:	4013      	ands	r3, r2
 8008cce:	0019      	movs	r1, r3
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	430a      	orrs	r2, r1
 8008cda:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ce0:	2202      	movs	r2, #2
 8008ce2:	4013      	ands	r3, r2
 8008ce4:	d00b      	beq.n	8008cfe <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	685b      	ldr	r3, [r3, #4]
 8008cec:	4a3b      	ldr	r2, [pc, #236]	@ (8008ddc <UART_AdvFeatureConfig+0x14c>)
 8008cee:	4013      	ands	r3, r2
 8008cf0:	0019      	movs	r1, r3
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	430a      	orrs	r2, r1
 8008cfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d02:	2204      	movs	r2, #4
 8008d04:	4013      	ands	r3, r2
 8008d06:	d00b      	beq.n	8008d20 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	685b      	ldr	r3, [r3, #4]
 8008d0e:	4a34      	ldr	r2, [pc, #208]	@ (8008de0 <UART_AdvFeatureConfig+0x150>)
 8008d10:	4013      	ands	r3, r2
 8008d12:	0019      	movs	r1, r3
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	430a      	orrs	r2, r1
 8008d1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d24:	2210      	movs	r2, #16
 8008d26:	4013      	ands	r3, r2
 8008d28:	d00b      	beq.n	8008d42 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	689b      	ldr	r3, [r3, #8]
 8008d30:	4a2c      	ldr	r2, [pc, #176]	@ (8008de4 <UART_AdvFeatureConfig+0x154>)
 8008d32:	4013      	ands	r3, r2
 8008d34:	0019      	movs	r1, r3
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	430a      	orrs	r2, r1
 8008d40:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d46:	2220      	movs	r2, #32
 8008d48:	4013      	ands	r3, r2
 8008d4a:	d00b      	beq.n	8008d64 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	689b      	ldr	r3, [r3, #8]
 8008d52:	4a25      	ldr	r2, [pc, #148]	@ (8008de8 <UART_AdvFeatureConfig+0x158>)
 8008d54:	4013      	ands	r3, r2
 8008d56:	0019      	movs	r1, r3
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	430a      	orrs	r2, r1
 8008d62:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d68:	2240      	movs	r2, #64	@ 0x40
 8008d6a:	4013      	ands	r3, r2
 8008d6c:	d01d      	beq.n	8008daa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	4a1d      	ldr	r2, [pc, #116]	@ (8008dec <UART_AdvFeatureConfig+0x15c>)
 8008d76:	4013      	ands	r3, r2
 8008d78:	0019      	movs	r1, r3
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	430a      	orrs	r2, r1
 8008d84:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008d8a:	2380      	movs	r3, #128	@ 0x80
 8008d8c:	035b      	lsls	r3, r3, #13
 8008d8e:	429a      	cmp	r2, r3
 8008d90:	d10b      	bne.n	8008daa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	685b      	ldr	r3, [r3, #4]
 8008d98:	4a15      	ldr	r2, [pc, #84]	@ (8008df0 <UART_AdvFeatureConfig+0x160>)
 8008d9a:	4013      	ands	r3, r2
 8008d9c:	0019      	movs	r1, r3
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	430a      	orrs	r2, r1
 8008da8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dae:	2280      	movs	r2, #128	@ 0x80
 8008db0:	4013      	ands	r3, r2
 8008db2:	d00b      	beq.n	8008dcc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	681b      	ldr	r3, [r3, #0]
 8008db8:	685b      	ldr	r3, [r3, #4]
 8008dba:	4a0e      	ldr	r2, [pc, #56]	@ (8008df4 <UART_AdvFeatureConfig+0x164>)
 8008dbc:	4013      	ands	r3, r2
 8008dbe:	0019      	movs	r1, r3
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	430a      	orrs	r2, r1
 8008dca:	605a      	str	r2, [r3, #4]
  }
}
 8008dcc:	46c0      	nop			@ (mov r8, r8)
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	b002      	add	sp, #8
 8008dd2:	bd80      	pop	{r7, pc}
 8008dd4:	ffff7fff 	.word	0xffff7fff
 8008dd8:	fffdffff 	.word	0xfffdffff
 8008ddc:	fffeffff 	.word	0xfffeffff
 8008de0:	fffbffff 	.word	0xfffbffff
 8008de4:	ffffefff 	.word	0xffffefff
 8008de8:	ffffdfff 	.word	0xffffdfff
 8008dec:	ffefffff 	.word	0xffefffff
 8008df0:	ff9fffff 	.word	0xff9fffff
 8008df4:	fff7ffff 	.word	0xfff7ffff

08008df8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b092      	sub	sp, #72	@ 0x48
 8008dfc:	af02      	add	r7, sp, #8
 8008dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	2284      	movs	r2, #132	@ 0x84
 8008e04:	2100      	movs	r1, #0
 8008e06:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008e08:	f7fa fb48 	bl	800349c <HAL_GetTick>
 8008e0c:	0003      	movs	r3, r0
 8008e0e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	2208      	movs	r2, #8
 8008e18:	4013      	ands	r3, r2
 8008e1a:	2b08      	cmp	r3, #8
 8008e1c:	d12c      	bne.n	8008e78 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e20:	2280      	movs	r2, #128	@ 0x80
 8008e22:	0391      	lsls	r1, r2, #14
 8008e24:	6878      	ldr	r0, [r7, #4]
 8008e26:	4a46      	ldr	r2, [pc, #280]	@ (8008f40 <UART_CheckIdleState+0x148>)
 8008e28:	9200      	str	r2, [sp, #0]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	f000 f88c 	bl	8008f48 <UART_WaitOnFlagUntilTimeout>
 8008e30:	1e03      	subs	r3, r0, #0
 8008e32:	d021      	beq.n	8008e78 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e34:	f3ef 8310 	mrs	r3, PRIMASK
 8008e38:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8008e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8008e3c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008e3e:	2301      	movs	r3, #1
 8008e40:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e44:	f383 8810 	msr	PRIMASK, r3
}
 8008e48:	46c0      	nop			@ (mov r8, r8)
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	681a      	ldr	r2, [r3, #0]
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	2180      	movs	r1, #128	@ 0x80
 8008e56:	438a      	bics	r2, r1
 8008e58:	601a      	str	r2, [r3, #0]
 8008e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008e5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e60:	f383 8810 	msr	PRIMASK, r3
}
 8008e64:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2220      	movs	r2, #32
 8008e6a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	2278      	movs	r2, #120	@ 0x78
 8008e70:	2100      	movs	r1, #0
 8008e72:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e74:	2303      	movs	r3, #3
 8008e76:	e05f      	b.n	8008f38 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	681b      	ldr	r3, [r3, #0]
 8008e7e:	2204      	movs	r2, #4
 8008e80:	4013      	ands	r3, r2
 8008e82:	2b04      	cmp	r3, #4
 8008e84:	d146      	bne.n	8008f14 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008e88:	2280      	movs	r2, #128	@ 0x80
 8008e8a:	03d1      	lsls	r1, r2, #15
 8008e8c:	6878      	ldr	r0, [r7, #4]
 8008e8e:	4a2c      	ldr	r2, [pc, #176]	@ (8008f40 <UART_CheckIdleState+0x148>)
 8008e90:	9200      	str	r2, [sp, #0]
 8008e92:	2200      	movs	r2, #0
 8008e94:	f000 f858 	bl	8008f48 <UART_WaitOnFlagUntilTimeout>
 8008e98:	1e03      	subs	r3, r0, #0
 8008e9a:	d03b      	beq.n	8008f14 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008e9c:	f3ef 8310 	mrs	r3, PRIMASK
 8008ea0:	60fb      	str	r3, [r7, #12]
  return(result);
 8008ea2:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008ea4:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ea6:	2301      	movs	r3, #1
 8008ea8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008eaa:	693b      	ldr	r3, [r7, #16]
 8008eac:	f383 8810 	msr	PRIMASK, r3
}
 8008eb0:	46c0      	nop			@ (mov r8, r8)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	681a      	ldr	r2, [r3, #0]
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	681b      	ldr	r3, [r3, #0]
 8008ebc:	4921      	ldr	r1, [pc, #132]	@ (8008f44 <UART_CheckIdleState+0x14c>)
 8008ebe:	400a      	ands	r2, r1
 8008ec0:	601a      	str	r2, [r3, #0]
 8008ec2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008ec4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ec6:	697b      	ldr	r3, [r7, #20]
 8008ec8:	f383 8810 	msr	PRIMASK, r3
}
 8008ecc:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008ece:	f3ef 8310 	mrs	r3, PRIMASK
 8008ed2:	61bb      	str	r3, [r7, #24]
  return(result);
 8008ed4:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ed6:	633b      	str	r3, [r7, #48]	@ 0x30
 8008ed8:	2301      	movs	r3, #1
 8008eda:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008edc:	69fb      	ldr	r3, [r7, #28]
 8008ede:	f383 8810 	msr	PRIMASK, r3
}
 8008ee2:	46c0      	nop			@ (mov r8, r8)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	689a      	ldr	r2, [r3, #8]
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	2101      	movs	r1, #1
 8008ef0:	438a      	bics	r2, r1
 8008ef2:	609a      	str	r2, [r3, #8]
 8008ef4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ef6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008ef8:	6a3b      	ldr	r3, [r7, #32]
 8008efa:	f383 8810 	msr	PRIMASK, r3
}
 8008efe:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	2280      	movs	r2, #128	@ 0x80
 8008f04:	2120      	movs	r1, #32
 8008f06:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2278      	movs	r2, #120	@ 0x78
 8008f0c:	2100      	movs	r1, #0
 8008f0e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008f10:	2303      	movs	r3, #3
 8008f12:	e011      	b.n	8008f38 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	2220      	movs	r2, #32
 8008f18:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	2280      	movs	r2, #128	@ 0x80
 8008f1e:	2120      	movs	r1, #32
 8008f20:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	2200      	movs	r2, #0
 8008f26:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	2278      	movs	r2, #120	@ 0x78
 8008f32:	2100      	movs	r1, #0
 8008f34:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008f36:	2300      	movs	r3, #0
}
 8008f38:	0018      	movs	r0, r3
 8008f3a:	46bd      	mov	sp, r7
 8008f3c:	b010      	add	sp, #64	@ 0x40
 8008f3e:	bd80      	pop	{r7, pc}
 8008f40:	01ffffff 	.word	0x01ffffff
 8008f44:	fffffedf 	.word	0xfffffedf

08008f48 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b084      	sub	sp, #16
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	60f8      	str	r0, [r7, #12]
 8008f50:	60b9      	str	r1, [r7, #8]
 8008f52:	603b      	str	r3, [r7, #0]
 8008f54:	1dfb      	adds	r3, r7, #7
 8008f56:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f58:	e051      	b.n	8008ffe <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f5a:	69bb      	ldr	r3, [r7, #24]
 8008f5c:	3301      	adds	r3, #1
 8008f5e:	d04e      	beq.n	8008ffe <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f60:	f7fa fa9c 	bl	800349c <HAL_GetTick>
 8008f64:	0002      	movs	r2, r0
 8008f66:	683b      	ldr	r3, [r7, #0]
 8008f68:	1ad3      	subs	r3, r2, r3
 8008f6a:	69ba      	ldr	r2, [r7, #24]
 8008f6c:	429a      	cmp	r2, r3
 8008f6e:	d302      	bcc.n	8008f76 <UART_WaitOnFlagUntilTimeout+0x2e>
 8008f70:	69bb      	ldr	r3, [r7, #24]
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d101      	bne.n	8008f7a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8008f76:	2303      	movs	r3, #3
 8008f78:	e051      	b.n	800901e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	2204      	movs	r2, #4
 8008f82:	4013      	ands	r3, r2
 8008f84:	d03b      	beq.n	8008ffe <UART_WaitOnFlagUntilTimeout+0xb6>
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	2b80      	cmp	r3, #128	@ 0x80
 8008f8a:	d038      	beq.n	8008ffe <UART_WaitOnFlagUntilTimeout+0xb6>
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	2b40      	cmp	r3, #64	@ 0x40
 8008f90:	d035      	beq.n	8008ffe <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	681b      	ldr	r3, [r3, #0]
 8008f96:	69db      	ldr	r3, [r3, #28]
 8008f98:	2208      	movs	r2, #8
 8008f9a:	4013      	ands	r3, r2
 8008f9c:	2b08      	cmp	r3, #8
 8008f9e:	d111      	bne.n	8008fc4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	2208      	movs	r2, #8
 8008fa6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	0018      	movs	r0, r3
 8008fac:	f000 f900 	bl	80091b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	2284      	movs	r2, #132	@ 0x84
 8008fb4:	2108      	movs	r1, #8
 8008fb6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	2278      	movs	r2, #120	@ 0x78
 8008fbc:	2100      	movs	r1, #0
 8008fbe:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8008fc0:	2301      	movs	r3, #1
 8008fc2:	e02c      	b.n	800901e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	69da      	ldr	r2, [r3, #28]
 8008fca:	2380      	movs	r3, #128	@ 0x80
 8008fcc:	011b      	lsls	r3, r3, #4
 8008fce:	401a      	ands	r2, r3
 8008fd0:	2380      	movs	r3, #128	@ 0x80
 8008fd2:	011b      	lsls	r3, r3, #4
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	d112      	bne.n	8008ffe <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	2280      	movs	r2, #128	@ 0x80
 8008fde:	0112      	lsls	r2, r2, #4
 8008fe0:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	0018      	movs	r0, r3
 8008fe6:	f000 f8e3 	bl	80091b0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	2284      	movs	r2, #132	@ 0x84
 8008fee:	2120      	movs	r1, #32
 8008ff0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	2278      	movs	r2, #120	@ 0x78
 8008ff6:	2100      	movs	r1, #0
 8008ff8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8008ffa:	2303      	movs	r3, #3
 8008ffc:	e00f      	b.n	800901e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	69db      	ldr	r3, [r3, #28]
 8009004:	68ba      	ldr	r2, [r7, #8]
 8009006:	4013      	ands	r3, r2
 8009008:	68ba      	ldr	r2, [r7, #8]
 800900a:	1ad3      	subs	r3, r2, r3
 800900c:	425a      	negs	r2, r3
 800900e:	4153      	adcs	r3, r2
 8009010:	b2db      	uxtb	r3, r3
 8009012:	001a      	movs	r2, r3
 8009014:	1dfb      	adds	r3, r7, #7
 8009016:	781b      	ldrb	r3, [r3, #0]
 8009018:	429a      	cmp	r2, r3
 800901a:	d09e      	beq.n	8008f5a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800901c:	2300      	movs	r3, #0
}
 800901e:	0018      	movs	r0, r3
 8009020:	46bd      	mov	sp, r7
 8009022:	b004      	add	sp, #16
 8009024:	bd80      	pop	{r7, pc}
	...

08009028 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b090      	sub	sp, #64	@ 0x40
 800902c:	af00      	add	r7, sp, #0
 800902e:	60f8      	str	r0, [r7, #12]
 8009030:	60b9      	str	r1, [r7, #8]
 8009032:	1dbb      	adds	r3, r7, #6
 8009034:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr = pData;
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	68ba      	ldr	r2, [r7, #8]
 800903a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	1dba      	adds	r2, r7, #6
 8009040:	2158      	movs	r1, #88	@ 0x58
 8009042:	8812      	ldrh	r2, [r2, #0]
 8009044:	525a      	strh	r2, [r3, r1]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	2284      	movs	r2, #132	@ 0x84
 800904a:	2100      	movs	r1, #0
 800904c:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	2280      	movs	r2, #128	@ 0x80
 8009052:	2122      	movs	r1, #34	@ 0x22
 8009054:	5099      	str	r1, [r3, r2]

  if (huart->hdmarx != NULL)
 8009056:	68fb      	ldr	r3, [r7, #12]
 8009058:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800905a:	2b00      	cmp	r3, #0
 800905c:	d028      	beq.n	80090b0 <UART_Start_Receive_DMA+0x88>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009062:	4a3e      	ldr	r2, [pc, #248]	@ (800915c <UART_Start_Receive_DMA+0x134>)
 8009064:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800906a:	4a3d      	ldr	r2, [pc, #244]	@ (8009160 <UART_Start_Receive_DMA+0x138>)
 800906c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009072:	4a3c      	ldr	r2, [pc, #240]	@ (8009164 <UART_Start_Receive_DMA+0x13c>)
 8009074:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800907a:	2200      	movs	r2, #0
 800907c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	3324      	adds	r3, #36	@ 0x24
 8009088:	0019      	movs	r1, r3
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800908e:	001a      	movs	r2, r3
 8009090:	1dbb      	adds	r3, r7, #6
 8009092:	881b      	ldrh	r3, [r3, #0]
 8009094:	f7fa fdd6 	bl	8003c44 <HAL_DMA_Start_IT>
 8009098:	1e03      	subs	r3, r0, #0
 800909a:	d009      	beq.n	80090b0 <UART_Start_Receive_DMA+0x88>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	2284      	movs	r2, #132	@ 0x84
 80090a0:	2110      	movs	r1, #16
 80090a2:	5099      	str	r1, [r3, r2]

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	2280      	movs	r2, #128	@ 0x80
 80090a8:	2120      	movs	r1, #32
 80090aa:	5099      	str	r1, [r3, r2]

      return HAL_ERROR;
 80090ac:	2301      	movs	r3, #1
 80090ae:	e050      	b.n	8009152 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	691b      	ldr	r3, [r3, #16]
 80090b4:	2b00      	cmp	r3, #0
 80090b6:	d019      	beq.n	80090ec <UART_Start_Receive_DMA+0xc4>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090b8:	f3ef 8310 	mrs	r3, PRIMASK
 80090bc:	62bb      	str	r3, [r7, #40]	@ 0x28
  return(result);
 80090be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80090c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80090c2:	2301      	movs	r3, #1
 80090c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090c8:	f383 8810 	msr	PRIMASK, r3
}
 80090cc:	46c0      	nop			@ (mov r8, r8)
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	681a      	ldr	r2, [r3, #0]
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	681b      	ldr	r3, [r3, #0]
 80090d8:	2180      	movs	r1, #128	@ 0x80
 80090da:	0049      	lsls	r1, r1, #1
 80090dc:	430a      	orrs	r2, r1
 80090de:	601a      	str	r2, [r3, #0]
 80090e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090e2:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090e6:	f383 8810 	msr	PRIMASK, r3
}
 80090ea:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80090ec:	f3ef 8310 	mrs	r3, PRIMASK
 80090f0:	613b      	str	r3, [r7, #16]
  return(result);
 80090f2:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090f4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80090f6:	2301      	movs	r3, #1
 80090f8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80090fa:	697b      	ldr	r3, [r7, #20]
 80090fc:	f383 8810 	msr	PRIMASK, r3
}
 8009100:	46c0      	nop			@ (mov r8, r8)
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	689a      	ldr	r2, [r3, #8]
 8009108:	68fb      	ldr	r3, [r7, #12]
 800910a:	681b      	ldr	r3, [r3, #0]
 800910c:	2101      	movs	r1, #1
 800910e:	430a      	orrs	r2, r1
 8009110:	609a      	str	r2, [r3, #8]
 8009112:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009114:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009116:	69bb      	ldr	r3, [r7, #24]
 8009118:	f383 8810 	msr	PRIMASK, r3
}
 800911c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800911e:	f3ef 8310 	mrs	r3, PRIMASK
 8009122:	61fb      	str	r3, [r7, #28]
  return(result);
 8009124:	69fb      	ldr	r3, [r7, #28]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009126:	637b      	str	r3, [r7, #52]	@ 0x34
 8009128:	2301      	movs	r3, #1
 800912a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800912c:	6a3b      	ldr	r3, [r7, #32]
 800912e:	f383 8810 	msr	PRIMASK, r3
}
 8009132:	46c0      	nop			@ (mov r8, r8)
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	689a      	ldr	r2, [r3, #8]
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	2140      	movs	r1, #64	@ 0x40
 8009140:	430a      	orrs	r2, r1
 8009142:	609a      	str	r2, [r3, #8]
 8009144:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009146:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800914a:	f383 8810 	msr	PRIMASK, r3
}
 800914e:	46c0      	nop			@ (mov r8, r8)

  return HAL_OK;
 8009150:	2300      	movs	r3, #0
}
 8009152:	0018      	movs	r0, r3
 8009154:	46bd      	mov	sp, r7
 8009156:	b010      	add	sp, #64	@ 0x40
 8009158:	bd80      	pop	{r7, pc}
 800915a:	46c0      	nop			@ (mov r8, r8)
 800915c:	08009279 	.word	0x08009279
 8009160:	080093a9 	.word	0x080093a9
 8009164:	080093f1 	.word	0x080093f1

08009168 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009168:	b580      	push	{r7, lr}
 800916a:	b086      	sub	sp, #24
 800916c:	af00      	add	r7, sp, #0
 800916e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009170:	f3ef 8310 	mrs	r3, PRIMASK
 8009174:	60bb      	str	r3, [r7, #8]
  return(result);
 8009176:	68bb      	ldr	r3, [r7, #8]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009178:	617b      	str	r3, [r7, #20]
 800917a:	2301      	movs	r3, #1
 800917c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	f383 8810 	msr	PRIMASK, r3
}
 8009184:	46c0      	nop			@ (mov r8, r8)
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	681a      	ldr	r2, [r3, #0]
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	21c0      	movs	r1, #192	@ 0xc0
 8009192:	438a      	bics	r2, r1
 8009194:	601a      	str	r2, [r3, #0]
 8009196:	697b      	ldr	r3, [r7, #20]
 8009198:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800919a:	693b      	ldr	r3, [r7, #16]
 800919c:	f383 8810 	msr	PRIMASK, r3
}
 80091a0:	46c0      	nop			@ (mov r8, r8)

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	2220      	movs	r2, #32
 80091a6:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80091a8:	46c0      	nop			@ (mov r8, r8)
 80091aa:	46bd      	mov	sp, r7
 80091ac:	b006      	add	sp, #24
 80091ae:	bd80      	pop	{r7, pc}

080091b0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b08e      	sub	sp, #56	@ 0x38
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80091b8:	f3ef 8310 	mrs	r3, PRIMASK
 80091bc:	617b      	str	r3, [r7, #20]
  return(result);
 80091be:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80091c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80091c2:	2301      	movs	r3, #1
 80091c4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091c6:	69bb      	ldr	r3, [r7, #24]
 80091c8:	f383 8810 	msr	PRIMASK, r3
}
 80091cc:	46c0      	nop			@ (mov r8, r8)
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	681a      	ldr	r2, [r3, #0]
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	4926      	ldr	r1, [pc, #152]	@ (8009274 <UART_EndRxTransfer+0xc4>)
 80091da:	400a      	ands	r2, r1
 80091dc:	601a      	str	r2, [r3, #0]
 80091de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80091e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091e2:	69fb      	ldr	r3, [r7, #28]
 80091e4:	f383 8810 	msr	PRIMASK, r3
}
 80091e8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80091ea:	f3ef 8310 	mrs	r3, PRIMASK
 80091ee:	623b      	str	r3, [r7, #32]
  return(result);
 80091f0:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80091f4:	2301      	movs	r3, #1
 80091f6:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80091f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091fa:	f383 8810 	msr	PRIMASK, r3
}
 80091fe:	46c0      	nop			@ (mov r8, r8)
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	689a      	ldr	r2, [r3, #8]
 8009206:	687b      	ldr	r3, [r7, #4]
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	2101      	movs	r1, #1
 800920c:	438a      	bics	r2, r1
 800920e:	609a      	str	r2, [r3, #8]
 8009210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009212:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009214:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009216:	f383 8810 	msr	PRIMASK, r3
}
 800921a:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009220:	2b01      	cmp	r3, #1
 8009222:	d118      	bne.n	8009256 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009224:	f3ef 8310 	mrs	r3, PRIMASK
 8009228:	60bb      	str	r3, [r7, #8]
  return(result);
 800922a:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800922c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800922e:	2301      	movs	r3, #1
 8009230:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	f383 8810 	msr	PRIMASK, r3
}
 8009238:	46c0      	nop			@ (mov r8, r8)
 800923a:	687b      	ldr	r3, [r7, #4]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	681a      	ldr	r2, [r3, #0]
 8009240:	687b      	ldr	r3, [r7, #4]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	2110      	movs	r1, #16
 8009246:	438a      	bics	r2, r1
 8009248:	601a      	str	r2, [r3, #0]
 800924a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800924c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800924e:	693b      	ldr	r3, [r7, #16]
 8009250:	f383 8810 	msr	PRIMASK, r3
}
 8009254:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	2280      	movs	r2, #128	@ 0x80
 800925a:	2120      	movs	r1, #32
 800925c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	2200      	movs	r2, #0
 8009262:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	2200      	movs	r2, #0
 8009268:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800926a:	46c0      	nop			@ (mov r8, r8)
 800926c:	46bd      	mov	sp, r7
 800926e:	b00e      	add	sp, #56	@ 0x38
 8009270:	bd80      	pop	{r7, pc}
 8009272:	46c0      	nop			@ (mov r8, r8)
 8009274:	fffffedf 	.word	0xfffffedf

08009278 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009278:	b580      	push	{r7, lr}
 800927a:	b094      	sub	sp, #80	@ 0x50
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009284:	64fb      	str	r3, [r7, #76]	@ 0x4c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	699b      	ldr	r3, [r3, #24]
 800928a:	2b20      	cmp	r3, #32
 800928c:	d06f      	beq.n	800936e <UART_DMAReceiveCplt+0xf6>
  {
    huart->RxXferCount = 0U;
 800928e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009290:	225a      	movs	r2, #90	@ 0x5a
 8009292:	2100      	movs	r1, #0
 8009294:	5299      	strh	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009296:	f3ef 8310 	mrs	r3, PRIMASK
 800929a:	61bb      	str	r3, [r7, #24]
  return(result);
 800929c:	69bb      	ldr	r3, [r7, #24]

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800929e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80092a0:	2301      	movs	r3, #1
 80092a2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092a4:	69fb      	ldr	r3, [r7, #28]
 80092a6:	f383 8810 	msr	PRIMASK, r3
}
 80092aa:	46c0      	nop			@ (mov r8, r8)
 80092ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	681a      	ldr	r2, [r3, #0]
 80092b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	493b      	ldr	r1, [pc, #236]	@ (80093a4 <UART_DMAReceiveCplt+0x12c>)
 80092b8:	400a      	ands	r2, r1
 80092ba:	601a      	str	r2, [r3, #0]
 80092bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80092be:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092c0:	6a3b      	ldr	r3, [r7, #32]
 80092c2:	f383 8810 	msr	PRIMASK, r3
}
 80092c6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80092c8:	f3ef 8310 	mrs	r3, PRIMASK
 80092cc:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80092ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80092d2:	2301      	movs	r3, #1
 80092d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092d8:	f383 8810 	msr	PRIMASK, r3
}
 80092dc:	46c0      	nop			@ (mov r8, r8)
 80092de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	689a      	ldr	r2, [r3, #8]
 80092e4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	2101      	movs	r1, #1
 80092ea:	438a      	bics	r2, r1
 80092ec:	609a      	str	r2, [r3, #8]
 80092ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80092f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80092f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092f4:	f383 8810 	msr	PRIMASK, r3
}
 80092f8:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80092fa:	f3ef 8310 	mrs	r3, PRIMASK
 80092fe:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8009300:	6b3b      	ldr	r3, [r7, #48]	@ 0x30

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009302:	643b      	str	r3, [r7, #64]	@ 0x40
 8009304:	2301      	movs	r3, #1
 8009306:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009308:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800930a:	f383 8810 	msr	PRIMASK, r3
}
 800930e:	46c0      	nop			@ (mov r8, r8)
 8009310:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	689a      	ldr	r2, [r3, #8]
 8009316:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	2140      	movs	r1, #64	@ 0x40
 800931c:	438a      	bics	r2, r1
 800931e:	609a      	str	r2, [r3, #8]
 8009320:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009322:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009326:	f383 8810 	msr	PRIMASK, r3
}
 800932a:	46c0      	nop			@ (mov r8, r8)

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800932c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800932e:	2280      	movs	r2, #128	@ 0x80
 8009330:	2120      	movs	r1, #32
 8009332:	5099      	str	r1, [r3, r2]

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009334:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009336:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009338:	2b01      	cmp	r3, #1
 800933a:	d118      	bne.n	800936e <UART_DMAReceiveCplt+0xf6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800933c:	f3ef 8310 	mrs	r3, PRIMASK
 8009340:	60fb      	str	r3, [r7, #12]
  return(result);
 8009342:	68fb      	ldr	r3, [r7, #12]
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009344:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009346:	2301      	movs	r3, #1
 8009348:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800934a:	693b      	ldr	r3, [r7, #16]
 800934c:	f383 8810 	msr	PRIMASK, r3
}
 8009350:	46c0      	nop			@ (mov r8, r8)
 8009352:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	681a      	ldr	r2, [r3, #0]
 8009358:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	2110      	movs	r1, #16
 800935e:	438a      	bics	r2, r1
 8009360:	601a      	str	r2, [r3, #0]
 8009362:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009364:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009366:	697b      	ldr	r3, [r7, #20]
 8009368:	f383 8810 	msr	PRIMASK, r3
}
 800936c:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800936e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009370:	2200      	movs	r2, #0
 8009372:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009374:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009376:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009378:	2b01      	cmp	r3, #1
 800937a:	d109      	bne.n	8009390 <UART_DMAReceiveCplt+0x118>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
 800937c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800937e:	22ac      	movs	r2, #172	@ 0xac
 8009380:	589b      	ldr	r3, [r3, r2]
 8009382:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009384:	2158      	movs	r1, #88	@ 0x58
 8009386:	5a51      	ldrh	r1, [r2, r1]
 8009388:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800938a:	0010      	movs	r0, r2
 800938c:	4798      	blx	r3
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800938e:	e005      	b.n	800939c <UART_DMAReceiveCplt+0x124>
    huart->RxCpltCallback(huart);
 8009390:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009392:	2294      	movs	r2, #148	@ 0x94
 8009394:	589b      	ldr	r3, [r3, r2]
 8009396:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009398:	0010      	movs	r0, r2
 800939a:	4798      	blx	r3
}
 800939c:	46c0      	nop			@ (mov r8, r8)
 800939e:	46bd      	mov	sp, r7
 80093a0:	b014      	add	sp, #80	@ 0x50
 80093a2:	bd80      	pop	{r7, pc}
 80093a4:	fffffeff 	.word	0xfffffeff

080093a8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b084      	sub	sp, #16
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093b4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	2201      	movs	r2, #1
 80093ba:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093c0:	2b01      	cmp	r3, #1
 80093c2:	d10b      	bne.n	80093dc <UART_DMARxHalfCplt+0x34>
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	22ac      	movs	r2, #172	@ 0xac
 80093c8:	589b      	ldr	r3, [r3, r2]
 80093ca:	68fa      	ldr	r2, [r7, #12]
 80093cc:	2158      	movs	r1, #88	@ 0x58
 80093ce:	5a52      	ldrh	r2, [r2, r1]
 80093d0:	0852      	lsrs	r2, r2, #1
 80093d2:	b291      	uxth	r1, r2
 80093d4:	68fa      	ldr	r2, [r7, #12]
 80093d6:	0010      	movs	r0, r2
 80093d8:	4798      	blx	r3
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80093da:	e005      	b.n	80093e8 <UART_DMARxHalfCplt+0x40>
    huart->RxHalfCpltCallback(huart);
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	2290      	movs	r2, #144	@ 0x90
 80093e0:	589b      	ldr	r3, [r3, r2]
 80093e2:	68fa      	ldr	r2, [r7, #12]
 80093e4:	0010      	movs	r0, r2
 80093e6:	4798      	blx	r3
}
 80093e8:	46c0      	nop			@ (mov r8, r8)
 80093ea:	46bd      	mov	sp, r7
 80093ec:	b004      	add	sp, #16
 80093ee:	bd80      	pop	{r7, pc}

080093f0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b086      	sub	sp, #24
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80093fc:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80093fe:	697b      	ldr	r3, [r7, #20]
 8009400:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009402:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009404:	697b      	ldr	r3, [r7, #20]
 8009406:	2280      	movs	r2, #128	@ 0x80
 8009408:	589b      	ldr	r3, [r3, r2]
 800940a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800940c:	697b      	ldr	r3, [r7, #20]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	689b      	ldr	r3, [r3, #8]
 8009412:	2280      	movs	r2, #128	@ 0x80
 8009414:	4013      	ands	r3, r2
 8009416:	2b80      	cmp	r3, #128	@ 0x80
 8009418:	d10a      	bne.n	8009430 <UART_DMAError+0x40>
 800941a:	693b      	ldr	r3, [r7, #16]
 800941c:	2b21      	cmp	r3, #33	@ 0x21
 800941e:	d107      	bne.n	8009430 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009420:	697b      	ldr	r3, [r7, #20]
 8009422:	2252      	movs	r2, #82	@ 0x52
 8009424:	2100      	movs	r1, #0
 8009426:	5299      	strh	r1, [r3, r2]
    UART_EndTxTransfer(huart);
 8009428:	697b      	ldr	r3, [r7, #20]
 800942a:	0018      	movs	r0, r3
 800942c:	f7ff fe9c 	bl	8009168 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009430:	697b      	ldr	r3, [r7, #20]
 8009432:	681b      	ldr	r3, [r3, #0]
 8009434:	689b      	ldr	r3, [r3, #8]
 8009436:	2240      	movs	r2, #64	@ 0x40
 8009438:	4013      	ands	r3, r2
 800943a:	2b40      	cmp	r3, #64	@ 0x40
 800943c:	d10a      	bne.n	8009454 <UART_DMAError+0x64>
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	2b22      	cmp	r3, #34	@ 0x22
 8009442:	d107      	bne.n	8009454 <UART_DMAError+0x64>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009444:	697b      	ldr	r3, [r7, #20]
 8009446:	225a      	movs	r2, #90	@ 0x5a
 8009448:	2100      	movs	r1, #0
 800944a:	5299      	strh	r1, [r3, r2]
    UART_EndRxTransfer(huart);
 800944c:	697b      	ldr	r3, [r7, #20]
 800944e:	0018      	movs	r0, r3
 8009450:	f7ff feae 	bl	80091b0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009454:	697b      	ldr	r3, [r7, #20]
 8009456:	2284      	movs	r2, #132	@ 0x84
 8009458:	589b      	ldr	r3, [r3, r2]
 800945a:	2210      	movs	r2, #16
 800945c:	431a      	orrs	r2, r3
 800945e:	697b      	ldr	r3, [r7, #20]
 8009460:	2184      	movs	r1, #132	@ 0x84
 8009462:	505a      	str	r2, [r3, r1]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009464:	697b      	ldr	r3, [r7, #20]
 8009466:	2298      	movs	r2, #152	@ 0x98
 8009468:	589b      	ldr	r3, [r3, r2]
 800946a:	697a      	ldr	r2, [r7, #20]
 800946c:	0010      	movs	r0, r2
 800946e:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009470:	46c0      	nop			@ (mov r8, r8)
 8009472:	46bd      	mov	sp, r7
 8009474:	b006      	add	sp, #24
 8009476:	bd80      	pop	{r7, pc}

08009478 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009478:	b580      	push	{r7, lr}
 800947a:	b084      	sub	sp, #16
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009484:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	225a      	movs	r2, #90	@ 0x5a
 800948a:	2100      	movs	r1, #0
 800948c:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	2252      	movs	r2, #82	@ 0x52
 8009492:	2100      	movs	r1, #0
 8009494:	5299      	strh	r1, [r3, r2]

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	2298      	movs	r2, #152	@ 0x98
 800949a:	589b      	ldr	r3, [r3, r2]
 800949c:	68fa      	ldr	r2, [r7, #12]
 800949e:	0010      	movs	r0, r2
 80094a0:	4798      	blx	r3
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80094a2:	46c0      	nop			@ (mov r8, r8)
 80094a4:	46bd      	mov	sp, r7
 80094a6:	b004      	add	sp, #16
 80094a8:	bd80      	pop	{r7, pc}

080094aa <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80094aa:	b580      	push	{r7, lr}
 80094ac:	b086      	sub	sp, #24
 80094ae:	af00      	add	r7, sp, #0
 80094b0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80094b2:	f3ef 8310 	mrs	r3, PRIMASK
 80094b6:	60bb      	str	r3, [r7, #8]
  return(result);
 80094b8:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80094ba:	617b      	str	r3, [r7, #20]
 80094bc:	2301      	movs	r3, #1
 80094be:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	f383 8810 	msr	PRIMASK, r3
}
 80094c6:	46c0      	nop			@ (mov r8, r8)
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	681b      	ldr	r3, [r3, #0]
 80094cc:	681a      	ldr	r2, [r3, #0]
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	2140      	movs	r1, #64	@ 0x40
 80094d4:	438a      	bics	r2, r1
 80094d6:	601a      	str	r2, [r3, #0]
 80094d8:	697b      	ldr	r3, [r7, #20]
 80094da:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80094dc:	693b      	ldr	r3, [r7, #16]
 80094de:	f383 8810 	msr	PRIMASK, r3
}
 80094e2:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2220      	movs	r2, #32
 80094e8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	2200      	movs	r2, #0
 80094ee:	66da      	str	r2, [r3, #108]	@ 0x6c

#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	228c      	movs	r2, #140	@ 0x8c
 80094f4:	589b      	ldr	r3, [r3, r2]
 80094f6:	687a      	ldr	r2, [r7, #4]
 80094f8:	0010      	movs	r0, r2
 80094fa:	4798      	blx	r3
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80094fc:	46c0      	nop			@ (mov r8, r8)
 80094fe:	46bd      	mov	sp, r7
 8009500:	b006      	add	sp, #24
 8009502:	bd80      	pop	{r7, pc}

08009504 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009504:	b580      	push	{r7, lr}
 8009506:	b082      	sub	sp, #8
 8009508:	af00      	add	r7, sp, #0
 800950a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800950c:	46c0      	nop			@ (mov r8, r8)
 800950e:	46bd      	mov	sp, r7
 8009510:	b002      	add	sp, #8
 8009512:	bd80      	pop	{r7, pc}

08009514 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009514:	b5b0      	push	{r4, r5, r7, lr}
 8009516:	b08a      	sub	sp, #40	@ 0x28
 8009518:	af00      	add	r7, sp, #0
 800951a:	60f8      	str	r0, [r7, #12]
 800951c:	60b9      	str	r1, [r7, #8]
 800951e:	1dbb      	adds	r3, r7, #6
 8009520:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	2280      	movs	r2, #128	@ 0x80
 8009526:	589b      	ldr	r3, [r3, r2]
 8009528:	2b20      	cmp	r3, #32
 800952a:	d156      	bne.n	80095da <HAL_UARTEx_ReceiveToIdle_DMA+0xc6>
  {
    if ((pData == NULL) || (Size == 0U))
 800952c:	68bb      	ldr	r3, [r7, #8]
 800952e:	2b00      	cmp	r3, #0
 8009530:	d003      	beq.n	800953a <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8009532:	1dbb      	adds	r3, r7, #6
 8009534:	881b      	ldrh	r3, [r3, #0]
 8009536:	2b00      	cmp	r3, #0
 8009538:	d101      	bne.n	800953e <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 800953a:	2301      	movs	r3, #1
 800953c:	e04e      	b.n	80095dc <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a uint16_t frontier, as data copy from RDR will be
       handled by DMA from a uint16_t frontier. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	689a      	ldr	r2, [r3, #8]
 8009542:	2380      	movs	r3, #128	@ 0x80
 8009544:	015b      	lsls	r3, r3, #5
 8009546:	429a      	cmp	r2, r3
 8009548:	d109      	bne.n	800955e <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
 800954a:	68fb      	ldr	r3, [r7, #12]
 800954c:	691b      	ldr	r3, [r3, #16]
 800954e:	2b00      	cmp	r3, #0
 8009550:	d105      	bne.n	800955e <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	2201      	movs	r2, #1
 8009556:	4013      	ands	r3, r2
 8009558:	d001      	beq.n	800955e <HAL_UARTEx_ReceiveToIdle_DMA+0x4a>
      {
        return  HAL_ERROR;
 800955a:	2301      	movs	r3, #1
 800955c:	e03e      	b.n	80095dc <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
      }
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	2201      	movs	r2, #1
 8009562:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	2200      	movs	r2, #0
 8009568:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800956a:	2527      	movs	r5, #39	@ 0x27
 800956c:	197c      	adds	r4, r7, r5
 800956e:	1dbb      	adds	r3, r7, #6
 8009570:	881a      	ldrh	r2, [r3, #0]
 8009572:	68b9      	ldr	r1, [r7, #8]
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	0018      	movs	r0, r3
 8009578:	f7ff fd56 	bl	8009028 <UART_Start_Receive_DMA>
 800957c:	0003      	movs	r3, r0
 800957e:	7023      	strb	r3, [r4, #0]

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8009580:	197b      	adds	r3, r7, r5
 8009582:	781b      	ldrb	r3, [r3, #0]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d124      	bne.n	80095d2 <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800958c:	2b01      	cmp	r3, #1
 800958e:	d11c      	bne.n	80095ca <HAL_UARTEx_ReceiveToIdle_DMA+0xb6>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	2210      	movs	r2, #16
 8009596:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009598:	f3ef 8310 	mrs	r3, PRIMASK
 800959c:	617b      	str	r3, [r7, #20]
  return(result);
 800959e:	697b      	ldr	r3, [r7, #20]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095a0:	623b      	str	r3, [r7, #32]
 80095a2:	2301      	movs	r3, #1
 80095a4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80095a6:	69bb      	ldr	r3, [r7, #24]
 80095a8:	f383 8810 	msr	PRIMASK, r3
}
 80095ac:	46c0      	nop			@ (mov r8, r8)
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	681a      	ldr	r2, [r3, #0]
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	2110      	movs	r1, #16
 80095ba:	430a      	orrs	r2, r1
 80095bc:	601a      	str	r2, [r3, #0]
 80095be:	6a3b      	ldr	r3, [r7, #32]
 80095c0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80095c2:	69fb      	ldr	r3, [r7, #28]
 80095c4:	f383 8810 	msr	PRIMASK, r3
}
 80095c8:	e003      	b.n	80095d2 <HAL_UARTEx_ReceiveToIdle_DMA+0xbe>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80095ca:	2327      	movs	r3, #39	@ 0x27
 80095cc:	18fb      	adds	r3, r7, r3
 80095ce:	2201      	movs	r2, #1
 80095d0:	701a      	strb	r2, [r3, #0]
      }
    }

    return status;
 80095d2:	2327      	movs	r3, #39	@ 0x27
 80095d4:	18fb      	adds	r3, r7, r3
 80095d6:	781b      	ldrb	r3, [r3, #0]
 80095d8:	e000      	b.n	80095dc <HAL_UARTEx_ReceiveToIdle_DMA+0xc8>
  }
  else
  {
    return HAL_BUSY;
 80095da:	2302      	movs	r3, #2
  }
}
 80095dc:	0018      	movs	r0, r3
 80095de:	46bd      	mov	sp, r7
 80095e0:	b00a      	add	sp, #40	@ 0x28
 80095e2:	bdb0      	pop	{r4, r5, r7, pc}

080095e4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80095e4:	b580      	push	{r7, lr}
 80095e6:	b084      	sub	sp, #16
 80095e8:	af00      	add	r7, sp, #0
 80095ea:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	2244      	movs	r2, #68	@ 0x44
 80095f0:	2100      	movs	r1, #0
 80095f2:	5299      	strh	r1, [r3, r2]

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80095f4:	4b05      	ldr	r3, [pc, #20]	@ (800960c <USB_EnableGlobalInt+0x28>)
 80095f6:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	b299      	uxth	r1, r3
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	2240      	movs	r2, #64	@ 0x40
 8009600:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8009602:	2300      	movs	r3, #0
}
 8009604:	0018      	movs	r0, r3
 8009606:	46bd      	mov	sp, r7
 8009608:	b004      	add	sp, #16
 800960a:	bd80      	pop	{r7, pc}
 800960c:	0000bf80 	.word	0x0000bf80

08009610 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b084      	sub	sp, #16
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8009618:	4b09      	ldr	r3, [pc, #36]	@ (8009640 <USB_DisableGlobalInt+0x30>)
 800961a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2240      	movs	r2, #64	@ 0x40
 8009620:	5a9b      	ldrh	r3, [r3, r2]
 8009622:	b29b      	uxth	r3, r3
 8009624:	68fa      	ldr	r2, [r7, #12]
 8009626:	b292      	uxth	r2, r2
 8009628:	43d2      	mvns	r2, r2
 800962a:	b292      	uxth	r2, r2
 800962c:	4013      	ands	r3, r2
 800962e:	b299      	uxth	r1, r3
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	2240      	movs	r2, #64	@ 0x40
 8009634:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8009636:	2300      	movs	r3, #0
}
 8009638:	0018      	movs	r0, r3
 800963a:	46bd      	mov	sp, r7
 800963c:	b004      	add	sp, #16
 800963e:	bd80      	pop	{r7, pc}
 8009640:	0000bf80 	.word	0x0000bf80

08009644 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8009644:	b580      	push	{r7, lr}
 8009646:	b084      	sub	sp, #16
 8009648:	af00      	add	r7, sp, #0
 800964a:	60f8      	str	r0, [r7, #12]
 800964c:	1d3b      	adds	r3, r7, #4
 800964e:	6019      	str	r1, [r3, #0]
 8009650:	605a      	str	r2, [r3, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	2240      	movs	r2, #64	@ 0x40
 8009656:	2101      	movs	r1, #1
 8009658:	5299      	strh	r1, [r3, r2]

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	2240      	movs	r2, #64	@ 0x40
 800965e:	2100      	movs	r1, #0
 8009660:	5299      	strh	r1, [r3, r2]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	2244      	movs	r2, #68	@ 0x44
 8009666:	2100      	movs	r1, #0
 8009668:	5299      	strh	r1, [r3, r2]

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	2250      	movs	r2, #80	@ 0x50
 800966e:	2100      	movs	r1, #0
 8009670:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 8009672:	2300      	movs	r3, #0
}
 8009674:	0018      	movs	r0, r3
 8009676:	46bd      	mov	sp, r7
 8009678:	b004      	add	sp, #16
 800967a:	bd80      	pop	{r7, pc}

0800967c <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b09c      	sub	sp, #112	@ 0x70
 8009680:	af00      	add	r7, sp, #0
 8009682:	6078      	str	r0, [r7, #4]
 8009684:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8009686:	236f      	movs	r3, #111	@ 0x6f
 8009688:	18fb      	adds	r3, r7, r3
 800968a:	2200      	movs	r2, #0
 800968c:	701a      	strb	r2, [r3, #0]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800968e:	687a      	ldr	r2, [r7, #4]
 8009690:	683b      	ldr	r3, [r7, #0]
 8009692:	781b      	ldrb	r3, [r3, #0]
 8009694:	009b      	lsls	r3, r3, #2
 8009696:	18d3      	adds	r3, r2, r3
 8009698:	881b      	ldrh	r3, [r3, #0]
 800969a:	b29a      	uxth	r2, r3
 800969c:	236c      	movs	r3, #108	@ 0x6c
 800969e:	18fb      	adds	r3, r7, r3
 80096a0:	49a1      	ldr	r1, [pc, #644]	@ (8009928 <USB_ActivateEndpoint+0x2ac>)
 80096a2:	400a      	ands	r2, r1
 80096a4:	801a      	strh	r2, [r3, #0]

  /* initialize Endpoint */
  switch (ep->type)
 80096a6:	683b      	ldr	r3, [r7, #0]
 80096a8:	78db      	ldrb	r3, [r3, #3]
 80096aa:	2b03      	cmp	r3, #3
 80096ac:	d017      	beq.n	80096de <USB_ActivateEndpoint+0x62>
 80096ae:	dc28      	bgt.n	8009702 <USB_ActivateEndpoint+0x86>
 80096b0:	2b02      	cmp	r3, #2
 80096b2:	d00e      	beq.n	80096d2 <USB_ActivateEndpoint+0x56>
 80096b4:	dc25      	bgt.n	8009702 <USB_ActivateEndpoint+0x86>
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d002      	beq.n	80096c0 <USB_ActivateEndpoint+0x44>
 80096ba:	2b01      	cmp	r3, #1
 80096bc:	d018      	beq.n	80096f0 <USB_ActivateEndpoint+0x74>
 80096be:	e020      	b.n	8009702 <USB_ActivateEndpoint+0x86>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80096c0:	226c      	movs	r2, #108	@ 0x6c
 80096c2:	18bb      	adds	r3, r7, r2
 80096c4:	18ba      	adds	r2, r7, r2
 80096c6:	8812      	ldrh	r2, [r2, #0]
 80096c8:	2180      	movs	r1, #128	@ 0x80
 80096ca:	0089      	lsls	r1, r1, #2
 80096cc:	430a      	orrs	r2, r1
 80096ce:	801a      	strh	r2, [r3, #0]
      break;
 80096d0:	e01c      	b.n	800970c <USB_ActivateEndpoint+0x90>

    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
 80096d2:	226c      	movs	r2, #108	@ 0x6c
 80096d4:	18bb      	adds	r3, r7, r2
 80096d6:	18ba      	adds	r2, r7, r2
 80096d8:	8812      	ldrh	r2, [r2, #0]
 80096da:	801a      	strh	r2, [r3, #0]
      break;
 80096dc:	e016      	b.n	800970c <USB_ActivateEndpoint+0x90>

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80096de:	226c      	movs	r2, #108	@ 0x6c
 80096e0:	18bb      	adds	r3, r7, r2
 80096e2:	18ba      	adds	r2, r7, r2
 80096e4:	8812      	ldrh	r2, [r2, #0]
 80096e6:	21c0      	movs	r1, #192	@ 0xc0
 80096e8:	00c9      	lsls	r1, r1, #3
 80096ea:	430a      	orrs	r2, r1
 80096ec:	801a      	strh	r2, [r3, #0]
      break;
 80096ee:	e00d      	b.n	800970c <USB_ActivateEndpoint+0x90>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80096f0:	226c      	movs	r2, #108	@ 0x6c
 80096f2:	18bb      	adds	r3, r7, r2
 80096f4:	18ba      	adds	r2, r7, r2
 80096f6:	8812      	ldrh	r2, [r2, #0]
 80096f8:	2180      	movs	r1, #128	@ 0x80
 80096fa:	00c9      	lsls	r1, r1, #3
 80096fc:	430a      	orrs	r2, r1
 80096fe:	801a      	strh	r2, [r3, #0]
      break;
 8009700:	e004      	b.n	800970c <USB_ActivateEndpoint+0x90>

    default:
      ret = HAL_ERROR;
 8009702:	236f      	movs	r3, #111	@ 0x6f
 8009704:	18fb      	adds	r3, r7, r3
 8009706:	2201      	movs	r2, #1
 8009708:	701a      	strb	r2, [r3, #0]
      break;
 800970a:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800970c:	687a      	ldr	r2, [r7, #4]
 800970e:	683b      	ldr	r3, [r7, #0]
 8009710:	781b      	ldrb	r3, [r3, #0]
 8009712:	009b      	lsls	r3, r3, #2
 8009714:	18d3      	adds	r3, r2, r3
 8009716:	226c      	movs	r2, #108	@ 0x6c
 8009718:	18ba      	adds	r2, r7, r2
 800971a:	8812      	ldrh	r2, [r2, #0]
 800971c:	4983      	ldr	r1, [pc, #524]	@ (800992c <USB_ActivateEndpoint+0x2b0>)
 800971e:	430a      	orrs	r2, r1
 8009720:	b292      	uxth	r2, r2
 8009722:	801a      	strh	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8009724:	687a      	ldr	r2, [r7, #4]
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	781b      	ldrb	r3, [r3, #0]
 800972a:	009b      	lsls	r3, r3, #2
 800972c:	18d3      	adds	r3, r2, r3
 800972e:	881b      	ldrh	r3, [r3, #0]
 8009730:	b29b      	uxth	r3, r3
 8009732:	b21b      	sxth	r3, r3
 8009734:	4a7e      	ldr	r2, [pc, #504]	@ (8009930 <USB_ActivateEndpoint+0x2b4>)
 8009736:	4013      	ands	r3, r2
 8009738:	b21a      	sxth	r2, r3
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	781b      	ldrb	r3, [r3, #0]
 800973e:	b21b      	sxth	r3, r3
 8009740:	4313      	orrs	r3, r2
 8009742:	b21a      	sxth	r2, r3
 8009744:	2166      	movs	r1, #102	@ 0x66
 8009746:	187b      	adds	r3, r7, r1
 8009748:	801a      	strh	r2, [r3, #0]
 800974a:	687a      	ldr	r2, [r7, #4]
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	781b      	ldrb	r3, [r3, #0]
 8009750:	009b      	lsls	r3, r3, #2
 8009752:	18d3      	adds	r3, r2, r3
 8009754:	187a      	adds	r2, r7, r1
 8009756:	8812      	ldrh	r2, [r2, #0]
 8009758:	4974      	ldr	r1, [pc, #464]	@ (800992c <USB_ActivateEndpoint+0x2b0>)
 800975a:	430a      	orrs	r2, r1
 800975c:	b292      	uxth	r2, r2
 800975e:	801a      	strh	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 8009760:	683b      	ldr	r3, [r7, #0]
 8009762:	7b1b      	ldrb	r3, [r3, #12]
 8009764:	2b00      	cmp	r3, #0
 8009766:	d000      	beq.n	800976a <USB_ActivateEndpoint+0xee>
 8009768:	e177      	b.n	8009a5a <USB_ActivateEndpoint+0x3de>
  {
    if (ep->is_in != 0U)
 800976a:	683b      	ldr	r3, [r7, #0]
 800976c:	785b      	ldrb	r3, [r3, #1]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d100      	bne.n	8009774 <USB_ActivateEndpoint+0xf8>
 8009772:	e07a      	b.n	800986a <USB_ActivateEndpoint+0x1ee>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	61bb      	str	r3, [r7, #24]
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2250      	movs	r2, #80	@ 0x50
 800977c:	5a9b      	ldrh	r3, [r3, r2]
 800977e:	b29b      	uxth	r3, r3
 8009780:	001a      	movs	r2, r3
 8009782:	69bb      	ldr	r3, [r7, #24]
 8009784:	189b      	adds	r3, r3, r2
 8009786:	61bb      	str	r3, [r7, #24]
 8009788:	683b      	ldr	r3, [r7, #0]
 800978a:	781b      	ldrb	r3, [r3, #0]
 800978c:	00da      	lsls	r2, r3, #3
 800978e:	69bb      	ldr	r3, [r7, #24]
 8009790:	18d3      	adds	r3, r2, r3
 8009792:	2280      	movs	r2, #128	@ 0x80
 8009794:	00d2      	lsls	r2, r2, #3
 8009796:	4694      	mov	ip, r2
 8009798:	4463      	add	r3, ip
 800979a:	617b      	str	r3, [r7, #20]
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	88db      	ldrh	r3, [r3, #6]
 80097a0:	085b      	lsrs	r3, r3, #1
 80097a2:	b29b      	uxth	r3, r3
 80097a4:	18db      	adds	r3, r3, r3
 80097a6:	b29a      	uxth	r2, r3
 80097a8:	697b      	ldr	r3, [r7, #20]
 80097aa:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80097ac:	687a      	ldr	r2, [r7, #4]
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	781b      	ldrb	r3, [r3, #0]
 80097b2:	009b      	lsls	r3, r3, #2
 80097b4:	18d2      	adds	r2, r2, r3
 80097b6:	2112      	movs	r1, #18
 80097b8:	187b      	adds	r3, r7, r1
 80097ba:	8812      	ldrh	r2, [r2, #0]
 80097bc:	801a      	strh	r2, [r3, #0]
 80097be:	187b      	adds	r3, r7, r1
 80097c0:	881b      	ldrh	r3, [r3, #0]
 80097c2:	2240      	movs	r2, #64	@ 0x40
 80097c4:	4013      	ands	r3, r2
 80097c6:	d016      	beq.n	80097f6 <USB_ActivateEndpoint+0x17a>
 80097c8:	687a      	ldr	r2, [r7, #4]
 80097ca:	683b      	ldr	r3, [r7, #0]
 80097cc:	781b      	ldrb	r3, [r3, #0]
 80097ce:	009b      	lsls	r3, r3, #2
 80097d0:	18d3      	adds	r3, r2, r3
 80097d2:	881b      	ldrh	r3, [r3, #0]
 80097d4:	b29a      	uxth	r2, r3
 80097d6:	2010      	movs	r0, #16
 80097d8:	183b      	adds	r3, r7, r0
 80097da:	4955      	ldr	r1, [pc, #340]	@ (8009930 <USB_ActivateEndpoint+0x2b4>)
 80097dc:	400a      	ands	r2, r1
 80097de:	801a      	strh	r2, [r3, #0]
 80097e0:	687a      	ldr	r2, [r7, #4]
 80097e2:	683b      	ldr	r3, [r7, #0]
 80097e4:	781b      	ldrb	r3, [r3, #0]
 80097e6:	009b      	lsls	r3, r3, #2
 80097e8:	18d3      	adds	r3, r2, r3
 80097ea:	183a      	adds	r2, r7, r0
 80097ec:	8812      	ldrh	r2, [r2, #0]
 80097ee:	4951      	ldr	r1, [pc, #324]	@ (8009934 <USB_ActivateEndpoint+0x2b8>)
 80097f0:	430a      	orrs	r2, r1
 80097f2:	b292      	uxth	r2, r2
 80097f4:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	78db      	ldrb	r3, [r3, #3]
 80097fa:	2b01      	cmp	r3, #1
 80097fc:	d01d      	beq.n	800983a <USB_ActivateEndpoint+0x1be>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80097fe:	687a      	ldr	r2, [r7, #4]
 8009800:	683b      	ldr	r3, [r7, #0]
 8009802:	781b      	ldrb	r3, [r3, #0]
 8009804:	009b      	lsls	r3, r3, #2
 8009806:	18d3      	adds	r3, r2, r3
 8009808:	881b      	ldrh	r3, [r3, #0]
 800980a:	b29a      	uxth	r2, r3
 800980c:	200c      	movs	r0, #12
 800980e:	183b      	adds	r3, r7, r0
 8009810:	4949      	ldr	r1, [pc, #292]	@ (8009938 <USB_ActivateEndpoint+0x2bc>)
 8009812:	400a      	ands	r2, r1
 8009814:	801a      	strh	r2, [r3, #0]
 8009816:	183b      	adds	r3, r7, r0
 8009818:	183a      	adds	r2, r7, r0
 800981a:	8812      	ldrh	r2, [r2, #0]
 800981c:	2120      	movs	r1, #32
 800981e:	404a      	eors	r2, r1
 8009820:	801a      	strh	r2, [r3, #0]
 8009822:	687a      	ldr	r2, [r7, #4]
 8009824:	683b      	ldr	r3, [r7, #0]
 8009826:	781b      	ldrb	r3, [r3, #0]
 8009828:	009b      	lsls	r3, r3, #2
 800982a:	18d3      	adds	r3, r2, r3
 800982c:	183a      	adds	r2, r7, r0
 800982e:	8812      	ldrh	r2, [r2, #0]
 8009830:	493e      	ldr	r1, [pc, #248]	@ (800992c <USB_ActivateEndpoint+0x2b0>)
 8009832:	430a      	orrs	r2, r1
 8009834:	b292      	uxth	r2, r2
 8009836:	801a      	strh	r2, [r3, #0]
 8009838:	e2b5      	b.n	8009da6 <USB_ActivateEndpoint+0x72a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800983a:	687a      	ldr	r2, [r7, #4]
 800983c:	683b      	ldr	r3, [r7, #0]
 800983e:	781b      	ldrb	r3, [r3, #0]
 8009840:	009b      	lsls	r3, r3, #2
 8009842:	18d3      	adds	r3, r2, r3
 8009844:	881b      	ldrh	r3, [r3, #0]
 8009846:	b29a      	uxth	r2, r3
 8009848:	200e      	movs	r0, #14
 800984a:	183b      	adds	r3, r7, r0
 800984c:	493a      	ldr	r1, [pc, #232]	@ (8009938 <USB_ActivateEndpoint+0x2bc>)
 800984e:	400a      	ands	r2, r1
 8009850:	801a      	strh	r2, [r3, #0]
 8009852:	687a      	ldr	r2, [r7, #4]
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	781b      	ldrb	r3, [r3, #0]
 8009858:	009b      	lsls	r3, r3, #2
 800985a:	18d3      	adds	r3, r2, r3
 800985c:	183a      	adds	r2, r7, r0
 800985e:	8812      	ldrh	r2, [r2, #0]
 8009860:	4932      	ldr	r1, [pc, #200]	@ (800992c <USB_ActivateEndpoint+0x2b0>)
 8009862:	430a      	orrs	r2, r1
 8009864:	b292      	uxth	r2, r2
 8009866:	801a      	strh	r2, [r3, #0]
 8009868:	e29d      	b.n	8009da6 <USB_ActivateEndpoint+0x72a>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800986a:	687b      	ldr	r3, [r7, #4]
 800986c:	633b      	str	r3, [r7, #48]	@ 0x30
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	2250      	movs	r2, #80	@ 0x50
 8009872:	5a9b      	ldrh	r3, [r3, r2]
 8009874:	b29b      	uxth	r3, r3
 8009876:	001a      	movs	r2, r3
 8009878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800987a:	189b      	adds	r3, r3, r2
 800987c:	633b      	str	r3, [r7, #48]	@ 0x30
 800987e:	683b      	ldr	r3, [r7, #0]
 8009880:	781b      	ldrb	r3, [r3, #0]
 8009882:	00da      	lsls	r2, r3, #3
 8009884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009886:	18d3      	adds	r3, r2, r3
 8009888:	4a2c      	ldr	r2, [pc, #176]	@ (800993c <USB_ActivateEndpoint+0x2c0>)
 800988a:	4694      	mov	ip, r2
 800988c:	4463      	add	r3, ip
 800988e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009890:	683b      	ldr	r3, [r7, #0]
 8009892:	88db      	ldrh	r3, [r3, #6]
 8009894:	085b      	lsrs	r3, r3, #1
 8009896:	b29b      	uxth	r3, r3
 8009898:	18db      	adds	r3, r3, r3
 800989a:	b29a      	uxth	r2, r3
 800989c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800989e:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	2250      	movs	r2, #80	@ 0x50
 80098a8:	5a9b      	ldrh	r3, [r3, r2]
 80098aa:	b29b      	uxth	r3, r3
 80098ac:	001a      	movs	r2, r3
 80098ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098b0:	189b      	adds	r3, r3, r2
 80098b2:	62bb      	str	r3, [r7, #40]	@ 0x28
 80098b4:	683b      	ldr	r3, [r7, #0]
 80098b6:	781b      	ldrb	r3, [r3, #0]
 80098b8:	00da      	lsls	r2, r3, #3
 80098ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098bc:	18d3      	adds	r3, r2, r3
 80098be:	4a20      	ldr	r2, [pc, #128]	@ (8009940 <USB_ActivateEndpoint+0x2c4>)
 80098c0:	4694      	mov	ip, r2
 80098c2:	4463      	add	r3, ip
 80098c4:	627b      	str	r3, [r7, #36]	@ 0x24
 80098c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098c8:	881b      	ldrh	r3, [r3, #0]
 80098ca:	b29b      	uxth	r3, r3
 80098cc:	059b      	lsls	r3, r3, #22
 80098ce:	0d9b      	lsrs	r3, r3, #22
 80098d0:	b29a      	uxth	r2, r3
 80098d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098d4:	801a      	strh	r2, [r3, #0]
 80098d6:	683b      	ldr	r3, [r7, #0]
 80098d8:	691b      	ldr	r3, [r3, #16]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d108      	bne.n	80098f0 <USB_ActivateEndpoint+0x274>
 80098de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098e0:	881b      	ldrh	r3, [r3, #0]
 80098e2:	b29b      	uxth	r3, r3
 80098e4:	4a17      	ldr	r2, [pc, #92]	@ (8009944 <USB_ActivateEndpoint+0x2c8>)
 80098e6:	4313      	orrs	r3, r2
 80098e8:	b29a      	uxth	r2, r3
 80098ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098ec:	801a      	strh	r2, [r3, #0]
 80098ee:	e045      	b.n	800997c <USB_ActivateEndpoint+0x300>
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	691b      	ldr	r3, [r3, #16]
 80098f4:	2b3e      	cmp	r3, #62	@ 0x3e
 80098f6:	d827      	bhi.n	8009948 <USB_ActivateEndpoint+0x2cc>
 80098f8:	683b      	ldr	r3, [r7, #0]
 80098fa:	691b      	ldr	r3, [r3, #16]
 80098fc:	085b      	lsrs	r3, r3, #1
 80098fe:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	691b      	ldr	r3, [r3, #16]
 8009904:	2201      	movs	r2, #1
 8009906:	4013      	ands	r3, r2
 8009908:	d002      	beq.n	8009910 <USB_ActivateEndpoint+0x294>
 800990a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800990c:	3301      	adds	r3, #1
 800990e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009910:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009912:	881b      	ldrh	r3, [r3, #0]
 8009914:	b29a      	uxth	r2, r3
 8009916:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009918:	b29b      	uxth	r3, r3
 800991a:	029b      	lsls	r3, r3, #10
 800991c:	b29b      	uxth	r3, r3
 800991e:	4313      	orrs	r3, r2
 8009920:	b29a      	uxth	r2, r3
 8009922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009924:	801a      	strh	r2, [r3, #0]
 8009926:	e029      	b.n	800997c <USB_ActivateEndpoint+0x300>
 8009928:	ffff898f 	.word	0xffff898f
 800992c:	ffff8080 	.word	0xffff8080
 8009930:	ffff8f8f 	.word	0xffff8f8f
 8009934:	ffff80c0 	.word	0xffff80c0
 8009938:	ffff8fbf 	.word	0xffff8fbf
 800993c:	00000404 	.word	0x00000404
 8009940:	00000406 	.word	0x00000406
 8009944:	ffff8000 	.word	0xffff8000
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	691b      	ldr	r3, [r3, #16]
 800994c:	095b      	lsrs	r3, r3, #5
 800994e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009950:	683b      	ldr	r3, [r7, #0]
 8009952:	691b      	ldr	r3, [r3, #16]
 8009954:	221f      	movs	r2, #31
 8009956:	4013      	ands	r3, r2
 8009958:	d102      	bne.n	8009960 <USB_ActivateEndpoint+0x2e4>
 800995a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800995c:	3b01      	subs	r3, #1
 800995e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009960:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009962:	881b      	ldrh	r3, [r3, #0]
 8009964:	b29a      	uxth	r2, r3
 8009966:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009968:	b29b      	uxth	r3, r3
 800996a:	029b      	lsls	r3, r3, #10
 800996c:	b29b      	uxth	r3, r3
 800996e:	4313      	orrs	r3, r2
 8009970:	b29b      	uxth	r3, r3
 8009972:	4ab5      	ldr	r2, [pc, #724]	@ (8009c48 <USB_ActivateEndpoint+0x5cc>)
 8009974:	4313      	orrs	r3, r2
 8009976:	b29a      	uxth	r2, r3
 8009978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800997a:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800997c:	687a      	ldr	r2, [r7, #4]
 800997e:	683b      	ldr	r3, [r7, #0]
 8009980:	781b      	ldrb	r3, [r3, #0]
 8009982:	009b      	lsls	r3, r3, #2
 8009984:	18d2      	adds	r2, r2, r3
 8009986:	2122      	movs	r1, #34	@ 0x22
 8009988:	187b      	adds	r3, r7, r1
 800998a:	8812      	ldrh	r2, [r2, #0]
 800998c:	801a      	strh	r2, [r3, #0]
 800998e:	187b      	adds	r3, r7, r1
 8009990:	881a      	ldrh	r2, [r3, #0]
 8009992:	2380      	movs	r3, #128	@ 0x80
 8009994:	01db      	lsls	r3, r3, #7
 8009996:	4013      	ands	r3, r2
 8009998:	d016      	beq.n	80099c8 <USB_ActivateEndpoint+0x34c>
 800999a:	687a      	ldr	r2, [r7, #4]
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	781b      	ldrb	r3, [r3, #0]
 80099a0:	009b      	lsls	r3, r3, #2
 80099a2:	18d3      	adds	r3, r2, r3
 80099a4:	881b      	ldrh	r3, [r3, #0]
 80099a6:	b29a      	uxth	r2, r3
 80099a8:	2020      	movs	r0, #32
 80099aa:	183b      	adds	r3, r7, r0
 80099ac:	49a7      	ldr	r1, [pc, #668]	@ (8009c4c <USB_ActivateEndpoint+0x5d0>)
 80099ae:	400a      	ands	r2, r1
 80099b0:	801a      	strh	r2, [r3, #0]
 80099b2:	687a      	ldr	r2, [r7, #4]
 80099b4:	683b      	ldr	r3, [r7, #0]
 80099b6:	781b      	ldrb	r3, [r3, #0]
 80099b8:	009b      	lsls	r3, r3, #2
 80099ba:	18d3      	adds	r3, r2, r3
 80099bc:	183a      	adds	r2, r7, r0
 80099be:	8812      	ldrh	r2, [r2, #0]
 80099c0:	49a3      	ldr	r1, [pc, #652]	@ (8009c50 <USB_ActivateEndpoint+0x5d4>)
 80099c2:	430a      	orrs	r2, r1
 80099c4:	b292      	uxth	r2, r2
 80099c6:	801a      	strh	r2, [r3, #0]

      if (ep->num == 0U)
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	781b      	ldrb	r3, [r3, #0]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d125      	bne.n	8009a1c <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80099d0:	687a      	ldr	r2, [r7, #4]
 80099d2:	683b      	ldr	r3, [r7, #0]
 80099d4:	781b      	ldrb	r3, [r3, #0]
 80099d6:	009b      	lsls	r3, r3, #2
 80099d8:	18d3      	adds	r3, r2, r3
 80099da:	881b      	ldrh	r3, [r3, #0]
 80099dc:	b29a      	uxth	r2, r3
 80099de:	201c      	movs	r0, #28
 80099e0:	183b      	adds	r3, r7, r0
 80099e2:	499c      	ldr	r1, [pc, #624]	@ (8009c54 <USB_ActivateEndpoint+0x5d8>)
 80099e4:	400a      	ands	r2, r1
 80099e6:	801a      	strh	r2, [r3, #0]
 80099e8:	183b      	adds	r3, r7, r0
 80099ea:	183a      	adds	r2, r7, r0
 80099ec:	8812      	ldrh	r2, [r2, #0]
 80099ee:	2180      	movs	r1, #128	@ 0x80
 80099f0:	0149      	lsls	r1, r1, #5
 80099f2:	404a      	eors	r2, r1
 80099f4:	801a      	strh	r2, [r3, #0]
 80099f6:	183b      	adds	r3, r7, r0
 80099f8:	183a      	adds	r2, r7, r0
 80099fa:	8812      	ldrh	r2, [r2, #0]
 80099fc:	2180      	movs	r1, #128	@ 0x80
 80099fe:	0189      	lsls	r1, r1, #6
 8009a00:	404a      	eors	r2, r1
 8009a02:	801a      	strh	r2, [r3, #0]
 8009a04:	687a      	ldr	r2, [r7, #4]
 8009a06:	683b      	ldr	r3, [r7, #0]
 8009a08:	781b      	ldrb	r3, [r3, #0]
 8009a0a:	009b      	lsls	r3, r3, #2
 8009a0c:	18d3      	adds	r3, r2, r3
 8009a0e:	183a      	adds	r2, r7, r0
 8009a10:	8812      	ldrh	r2, [r2, #0]
 8009a12:	4991      	ldr	r1, [pc, #580]	@ (8009c58 <USB_ActivateEndpoint+0x5dc>)
 8009a14:	430a      	orrs	r2, r1
 8009a16:	b292      	uxth	r2, r2
 8009a18:	801a      	strh	r2, [r3, #0]
 8009a1a:	e1c4      	b.n	8009da6 <USB_ActivateEndpoint+0x72a>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8009a1c:	687a      	ldr	r2, [r7, #4]
 8009a1e:	683b      	ldr	r3, [r7, #0]
 8009a20:	781b      	ldrb	r3, [r3, #0]
 8009a22:	009b      	lsls	r3, r3, #2
 8009a24:	18d3      	adds	r3, r2, r3
 8009a26:	881b      	ldrh	r3, [r3, #0]
 8009a28:	b29a      	uxth	r2, r3
 8009a2a:	201e      	movs	r0, #30
 8009a2c:	183b      	adds	r3, r7, r0
 8009a2e:	4989      	ldr	r1, [pc, #548]	@ (8009c54 <USB_ActivateEndpoint+0x5d8>)
 8009a30:	400a      	ands	r2, r1
 8009a32:	801a      	strh	r2, [r3, #0]
 8009a34:	183b      	adds	r3, r7, r0
 8009a36:	183a      	adds	r2, r7, r0
 8009a38:	8812      	ldrh	r2, [r2, #0]
 8009a3a:	2180      	movs	r1, #128	@ 0x80
 8009a3c:	0189      	lsls	r1, r1, #6
 8009a3e:	404a      	eors	r2, r1
 8009a40:	801a      	strh	r2, [r3, #0]
 8009a42:	687a      	ldr	r2, [r7, #4]
 8009a44:	683b      	ldr	r3, [r7, #0]
 8009a46:	781b      	ldrb	r3, [r3, #0]
 8009a48:	009b      	lsls	r3, r3, #2
 8009a4a:	18d3      	adds	r3, r2, r3
 8009a4c:	183a      	adds	r2, r7, r0
 8009a4e:	8812      	ldrh	r2, [r2, #0]
 8009a50:	4981      	ldr	r1, [pc, #516]	@ (8009c58 <USB_ActivateEndpoint+0x5dc>)
 8009a52:	430a      	orrs	r2, r1
 8009a54:	b292      	uxth	r2, r2
 8009a56:	801a      	strh	r2, [r3, #0]
 8009a58:	e1a5      	b.n	8009da6 <USB_ActivateEndpoint+0x72a>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 8009a5a:	683b      	ldr	r3, [r7, #0]
 8009a5c:	78db      	ldrb	r3, [r3, #3]
 8009a5e:	2b02      	cmp	r3, #2
 8009a60:	d117      	bne.n	8009a92 <USB_ActivateEndpoint+0x416>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009a62:	687a      	ldr	r2, [r7, #4]
 8009a64:	683b      	ldr	r3, [r7, #0]
 8009a66:	781b      	ldrb	r3, [r3, #0]
 8009a68:	009b      	lsls	r3, r3, #2
 8009a6a:	18d3      	adds	r3, r2, r3
 8009a6c:	881b      	ldrh	r3, [r3, #0]
 8009a6e:	b29a      	uxth	r2, r3
 8009a70:	2062      	movs	r0, #98	@ 0x62
 8009a72:	183b      	adds	r3, r7, r0
 8009a74:	4975      	ldr	r1, [pc, #468]	@ (8009c4c <USB_ActivateEndpoint+0x5d0>)
 8009a76:	400a      	ands	r2, r1
 8009a78:	801a      	strh	r2, [r3, #0]
 8009a7a:	687a      	ldr	r2, [r7, #4]
 8009a7c:	683b      	ldr	r3, [r7, #0]
 8009a7e:	781b      	ldrb	r3, [r3, #0]
 8009a80:	009b      	lsls	r3, r3, #2
 8009a82:	18d3      	adds	r3, r2, r3
 8009a84:	183a      	adds	r2, r7, r0
 8009a86:	8812      	ldrh	r2, [r2, #0]
 8009a88:	4974      	ldr	r1, [pc, #464]	@ (8009c5c <USB_ActivateEndpoint+0x5e0>)
 8009a8a:	430a      	orrs	r2, r1
 8009a8c:	b292      	uxth	r2, r2
 8009a8e:	801a      	strh	r2, [r3, #0]
 8009a90:	e016      	b.n	8009ac0 <USB_ActivateEndpoint+0x444>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 8009a92:	687a      	ldr	r2, [r7, #4]
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	781b      	ldrb	r3, [r3, #0]
 8009a98:	009b      	lsls	r3, r3, #2
 8009a9a:	18d3      	adds	r3, r2, r3
 8009a9c:	881b      	ldrh	r3, [r3, #0]
 8009a9e:	b29a      	uxth	r2, r3
 8009aa0:	2064      	movs	r0, #100	@ 0x64
 8009aa2:	183b      	adds	r3, r7, r0
 8009aa4:	496e      	ldr	r1, [pc, #440]	@ (8009c60 <USB_ActivateEndpoint+0x5e4>)
 8009aa6:	400a      	ands	r2, r1
 8009aa8:	801a      	strh	r2, [r3, #0]
 8009aaa:	687a      	ldr	r2, [r7, #4]
 8009aac:	683b      	ldr	r3, [r7, #0]
 8009aae:	781b      	ldrb	r3, [r3, #0]
 8009ab0:	009b      	lsls	r3, r3, #2
 8009ab2:	18d3      	adds	r3, r2, r3
 8009ab4:	183a      	adds	r2, r7, r0
 8009ab6:	8812      	ldrh	r2, [r2, #0]
 8009ab8:	4967      	ldr	r1, [pc, #412]	@ (8009c58 <USB_ActivateEndpoint+0x5dc>)
 8009aba:	430a      	orrs	r2, r1
 8009abc:	b292      	uxth	r2, r2
 8009abe:	801a      	strh	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2250      	movs	r2, #80	@ 0x50
 8009ac8:	5a9b      	ldrh	r3, [r3, r2]
 8009aca:	b29b      	uxth	r3, r3
 8009acc:	001a      	movs	r2, r3
 8009ace:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009ad0:	189b      	adds	r3, r3, r2
 8009ad2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	781b      	ldrb	r3, [r3, #0]
 8009ad8:	00da      	lsls	r2, r3, #3
 8009ada:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009adc:	18d3      	adds	r3, r2, r3
 8009ade:	2280      	movs	r2, #128	@ 0x80
 8009ae0:	00d2      	lsls	r2, r2, #3
 8009ae2:	4694      	mov	ip, r2
 8009ae4:	4463      	add	r3, ip
 8009ae6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009ae8:	683b      	ldr	r3, [r7, #0]
 8009aea:	891b      	ldrh	r3, [r3, #8]
 8009aec:	085b      	lsrs	r3, r3, #1
 8009aee:	b29b      	uxth	r3, r3
 8009af0:	18db      	adds	r3, r3, r3
 8009af2:	b29a      	uxth	r2, r3
 8009af4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009af6:	801a      	strh	r2, [r3, #0]
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	657b      	str	r3, [r7, #84]	@ 0x54
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	2250      	movs	r2, #80	@ 0x50
 8009b00:	5a9b      	ldrh	r3, [r3, r2]
 8009b02:	b29b      	uxth	r3, r3
 8009b04:	001a      	movs	r2, r3
 8009b06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b08:	189b      	adds	r3, r3, r2
 8009b0a:	657b      	str	r3, [r7, #84]	@ 0x54
 8009b0c:	683b      	ldr	r3, [r7, #0]
 8009b0e:	781b      	ldrb	r3, [r3, #0]
 8009b10:	00da      	lsls	r2, r3, #3
 8009b12:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009b14:	18d3      	adds	r3, r2, r3
 8009b16:	4a53      	ldr	r2, [pc, #332]	@ (8009c64 <USB_ActivateEndpoint+0x5e8>)
 8009b18:	4694      	mov	ip, r2
 8009b1a:	4463      	add	r3, ip
 8009b1c:	653b      	str	r3, [r7, #80]	@ 0x50
 8009b1e:	683b      	ldr	r3, [r7, #0]
 8009b20:	895b      	ldrh	r3, [r3, #10]
 8009b22:	085b      	lsrs	r3, r3, #1
 8009b24:	b29b      	uxth	r3, r3
 8009b26:	18db      	adds	r3, r3, r3
 8009b28:	b29a      	uxth	r2, r3
 8009b2a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009b2c:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8009b2e:	683b      	ldr	r3, [r7, #0]
 8009b30:	785b      	ldrb	r3, [r3, #1]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d000      	beq.n	8009b38 <USB_ActivateEndpoint+0x4bc>
 8009b36:	e09b      	b.n	8009c70 <USB_ActivateEndpoint+0x5f4>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009b38:	687a      	ldr	r2, [r7, #4]
 8009b3a:	683b      	ldr	r3, [r7, #0]
 8009b3c:	781b      	ldrb	r3, [r3, #0]
 8009b3e:	009b      	lsls	r3, r3, #2
 8009b40:	18d2      	adds	r2, r2, r3
 8009b42:	2140      	movs	r1, #64	@ 0x40
 8009b44:	187b      	adds	r3, r7, r1
 8009b46:	8812      	ldrh	r2, [r2, #0]
 8009b48:	801a      	strh	r2, [r3, #0]
 8009b4a:	187b      	adds	r3, r7, r1
 8009b4c:	881a      	ldrh	r2, [r3, #0]
 8009b4e:	2380      	movs	r3, #128	@ 0x80
 8009b50:	01db      	lsls	r3, r3, #7
 8009b52:	4013      	ands	r3, r2
 8009b54:	d016      	beq.n	8009b84 <USB_ActivateEndpoint+0x508>
 8009b56:	687a      	ldr	r2, [r7, #4]
 8009b58:	683b      	ldr	r3, [r7, #0]
 8009b5a:	781b      	ldrb	r3, [r3, #0]
 8009b5c:	009b      	lsls	r3, r3, #2
 8009b5e:	18d3      	adds	r3, r2, r3
 8009b60:	881b      	ldrh	r3, [r3, #0]
 8009b62:	b29a      	uxth	r2, r3
 8009b64:	203e      	movs	r0, #62	@ 0x3e
 8009b66:	183b      	adds	r3, r7, r0
 8009b68:	4938      	ldr	r1, [pc, #224]	@ (8009c4c <USB_ActivateEndpoint+0x5d0>)
 8009b6a:	400a      	ands	r2, r1
 8009b6c:	801a      	strh	r2, [r3, #0]
 8009b6e:	687a      	ldr	r2, [r7, #4]
 8009b70:	683b      	ldr	r3, [r7, #0]
 8009b72:	781b      	ldrb	r3, [r3, #0]
 8009b74:	009b      	lsls	r3, r3, #2
 8009b76:	18d3      	adds	r3, r2, r3
 8009b78:	183a      	adds	r2, r7, r0
 8009b7a:	8812      	ldrh	r2, [r2, #0]
 8009b7c:	4934      	ldr	r1, [pc, #208]	@ (8009c50 <USB_ActivateEndpoint+0x5d4>)
 8009b7e:	430a      	orrs	r2, r1
 8009b80:	b292      	uxth	r2, r2
 8009b82:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009b84:	687a      	ldr	r2, [r7, #4]
 8009b86:	683b      	ldr	r3, [r7, #0]
 8009b88:	781b      	ldrb	r3, [r3, #0]
 8009b8a:	009b      	lsls	r3, r3, #2
 8009b8c:	18d2      	adds	r2, r2, r3
 8009b8e:	213c      	movs	r1, #60	@ 0x3c
 8009b90:	187b      	adds	r3, r7, r1
 8009b92:	8812      	ldrh	r2, [r2, #0]
 8009b94:	801a      	strh	r2, [r3, #0]
 8009b96:	187b      	adds	r3, r7, r1
 8009b98:	881b      	ldrh	r3, [r3, #0]
 8009b9a:	2240      	movs	r2, #64	@ 0x40
 8009b9c:	4013      	ands	r3, r2
 8009b9e:	d016      	beq.n	8009bce <USB_ActivateEndpoint+0x552>
 8009ba0:	687a      	ldr	r2, [r7, #4]
 8009ba2:	683b      	ldr	r3, [r7, #0]
 8009ba4:	781b      	ldrb	r3, [r3, #0]
 8009ba6:	009b      	lsls	r3, r3, #2
 8009ba8:	18d3      	adds	r3, r2, r3
 8009baa:	881b      	ldrh	r3, [r3, #0]
 8009bac:	b29a      	uxth	r2, r3
 8009bae:	203a      	movs	r0, #58	@ 0x3a
 8009bb0:	183b      	adds	r3, r7, r0
 8009bb2:	4926      	ldr	r1, [pc, #152]	@ (8009c4c <USB_ActivateEndpoint+0x5d0>)
 8009bb4:	400a      	ands	r2, r1
 8009bb6:	801a      	strh	r2, [r3, #0]
 8009bb8:	687a      	ldr	r2, [r7, #4]
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	781b      	ldrb	r3, [r3, #0]
 8009bbe:	009b      	lsls	r3, r3, #2
 8009bc0:	18d3      	adds	r3, r2, r3
 8009bc2:	183a      	adds	r2, r7, r0
 8009bc4:	8812      	ldrh	r2, [r2, #0]
 8009bc6:	4928      	ldr	r1, [pc, #160]	@ (8009c68 <USB_ActivateEndpoint+0x5ec>)
 8009bc8:	430a      	orrs	r2, r1
 8009bca:	b292      	uxth	r2, r2
 8009bcc:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009bce:	687a      	ldr	r2, [r7, #4]
 8009bd0:	683b      	ldr	r3, [r7, #0]
 8009bd2:	781b      	ldrb	r3, [r3, #0]
 8009bd4:	009b      	lsls	r3, r3, #2
 8009bd6:	18d3      	adds	r3, r2, r3
 8009bd8:	881b      	ldrh	r3, [r3, #0]
 8009bda:	b29a      	uxth	r2, r3
 8009bdc:	2038      	movs	r0, #56	@ 0x38
 8009bde:	183b      	adds	r3, r7, r0
 8009be0:	491c      	ldr	r1, [pc, #112]	@ (8009c54 <USB_ActivateEndpoint+0x5d8>)
 8009be2:	400a      	ands	r2, r1
 8009be4:	801a      	strh	r2, [r3, #0]
 8009be6:	183b      	adds	r3, r7, r0
 8009be8:	183a      	adds	r2, r7, r0
 8009bea:	8812      	ldrh	r2, [r2, #0]
 8009bec:	2180      	movs	r1, #128	@ 0x80
 8009bee:	0149      	lsls	r1, r1, #5
 8009bf0:	404a      	eors	r2, r1
 8009bf2:	801a      	strh	r2, [r3, #0]
 8009bf4:	183b      	adds	r3, r7, r0
 8009bf6:	183a      	adds	r2, r7, r0
 8009bf8:	8812      	ldrh	r2, [r2, #0]
 8009bfa:	2180      	movs	r1, #128	@ 0x80
 8009bfc:	0189      	lsls	r1, r1, #6
 8009bfe:	404a      	eors	r2, r1
 8009c00:	801a      	strh	r2, [r3, #0]
 8009c02:	687a      	ldr	r2, [r7, #4]
 8009c04:	683b      	ldr	r3, [r7, #0]
 8009c06:	781b      	ldrb	r3, [r3, #0]
 8009c08:	009b      	lsls	r3, r3, #2
 8009c0a:	18d3      	adds	r3, r2, r3
 8009c0c:	183a      	adds	r2, r7, r0
 8009c0e:	8812      	ldrh	r2, [r2, #0]
 8009c10:	4911      	ldr	r1, [pc, #68]	@ (8009c58 <USB_ActivateEndpoint+0x5dc>)
 8009c12:	430a      	orrs	r2, r1
 8009c14:	b292      	uxth	r2, r2
 8009c16:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009c18:	687a      	ldr	r2, [r7, #4]
 8009c1a:	683b      	ldr	r3, [r7, #0]
 8009c1c:	781b      	ldrb	r3, [r3, #0]
 8009c1e:	009b      	lsls	r3, r3, #2
 8009c20:	18d3      	adds	r3, r2, r3
 8009c22:	881b      	ldrh	r3, [r3, #0]
 8009c24:	b29a      	uxth	r2, r3
 8009c26:	2036      	movs	r0, #54	@ 0x36
 8009c28:	183b      	adds	r3, r7, r0
 8009c2a:	4910      	ldr	r1, [pc, #64]	@ (8009c6c <USB_ActivateEndpoint+0x5f0>)
 8009c2c:	400a      	ands	r2, r1
 8009c2e:	801a      	strh	r2, [r3, #0]
 8009c30:	687a      	ldr	r2, [r7, #4]
 8009c32:	683b      	ldr	r3, [r7, #0]
 8009c34:	781b      	ldrb	r3, [r3, #0]
 8009c36:	009b      	lsls	r3, r3, #2
 8009c38:	18d3      	adds	r3, r2, r3
 8009c3a:	183a      	adds	r2, r7, r0
 8009c3c:	8812      	ldrh	r2, [r2, #0]
 8009c3e:	4906      	ldr	r1, [pc, #24]	@ (8009c58 <USB_ActivateEndpoint+0x5dc>)
 8009c40:	430a      	orrs	r2, r1
 8009c42:	b292      	uxth	r2, r2
 8009c44:	801a      	strh	r2, [r3, #0]
 8009c46:	e0ae      	b.n	8009da6 <USB_ActivateEndpoint+0x72a>
 8009c48:	ffff8000 	.word	0xffff8000
 8009c4c:	ffff8f8f 	.word	0xffff8f8f
 8009c50:	ffffc080 	.word	0xffffc080
 8009c54:	ffffbf8f 	.word	0xffffbf8f
 8009c58:	ffff8080 	.word	0xffff8080
 8009c5c:	ffff8180 	.word	0xffff8180
 8009c60:	ffff8e8f 	.word	0xffff8e8f
 8009c64:	00000404 	.word	0x00000404
 8009c68:	ffff80c0 	.word	0xffff80c0
 8009c6c:	ffff8fbf 	.word	0xffff8fbf
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009c70:	687a      	ldr	r2, [r7, #4]
 8009c72:	683b      	ldr	r3, [r7, #0]
 8009c74:	781b      	ldrb	r3, [r3, #0]
 8009c76:	009b      	lsls	r3, r3, #2
 8009c78:	18d2      	adds	r2, r2, r3
 8009c7a:	214e      	movs	r1, #78	@ 0x4e
 8009c7c:	187b      	adds	r3, r7, r1
 8009c7e:	8812      	ldrh	r2, [r2, #0]
 8009c80:	801a      	strh	r2, [r3, #0]
 8009c82:	187b      	adds	r3, r7, r1
 8009c84:	881a      	ldrh	r2, [r3, #0]
 8009c86:	2380      	movs	r3, #128	@ 0x80
 8009c88:	01db      	lsls	r3, r3, #7
 8009c8a:	4013      	ands	r3, r2
 8009c8c:	d016      	beq.n	8009cbc <USB_ActivateEndpoint+0x640>
 8009c8e:	687a      	ldr	r2, [r7, #4]
 8009c90:	683b      	ldr	r3, [r7, #0]
 8009c92:	781b      	ldrb	r3, [r3, #0]
 8009c94:	009b      	lsls	r3, r3, #2
 8009c96:	18d3      	adds	r3, r2, r3
 8009c98:	881b      	ldrh	r3, [r3, #0]
 8009c9a:	b29a      	uxth	r2, r3
 8009c9c:	204c      	movs	r0, #76	@ 0x4c
 8009c9e:	183b      	adds	r3, r7, r0
 8009ca0:	4944      	ldr	r1, [pc, #272]	@ (8009db4 <USB_ActivateEndpoint+0x738>)
 8009ca2:	400a      	ands	r2, r1
 8009ca4:	801a      	strh	r2, [r3, #0]
 8009ca6:	687a      	ldr	r2, [r7, #4]
 8009ca8:	683b      	ldr	r3, [r7, #0]
 8009caa:	781b      	ldrb	r3, [r3, #0]
 8009cac:	009b      	lsls	r3, r3, #2
 8009cae:	18d3      	adds	r3, r2, r3
 8009cb0:	183a      	adds	r2, r7, r0
 8009cb2:	8812      	ldrh	r2, [r2, #0]
 8009cb4:	4940      	ldr	r1, [pc, #256]	@ (8009db8 <USB_ActivateEndpoint+0x73c>)
 8009cb6:	430a      	orrs	r2, r1
 8009cb8:	b292      	uxth	r2, r2
 8009cba:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009cbc:	687a      	ldr	r2, [r7, #4]
 8009cbe:	683b      	ldr	r3, [r7, #0]
 8009cc0:	781b      	ldrb	r3, [r3, #0]
 8009cc2:	009b      	lsls	r3, r3, #2
 8009cc4:	18d2      	adds	r2, r2, r3
 8009cc6:	214a      	movs	r1, #74	@ 0x4a
 8009cc8:	187b      	adds	r3, r7, r1
 8009cca:	8812      	ldrh	r2, [r2, #0]
 8009ccc:	801a      	strh	r2, [r3, #0]
 8009cce:	187b      	adds	r3, r7, r1
 8009cd0:	881b      	ldrh	r3, [r3, #0]
 8009cd2:	2240      	movs	r2, #64	@ 0x40
 8009cd4:	4013      	ands	r3, r2
 8009cd6:	d016      	beq.n	8009d06 <USB_ActivateEndpoint+0x68a>
 8009cd8:	687a      	ldr	r2, [r7, #4]
 8009cda:	683b      	ldr	r3, [r7, #0]
 8009cdc:	781b      	ldrb	r3, [r3, #0]
 8009cde:	009b      	lsls	r3, r3, #2
 8009ce0:	18d3      	adds	r3, r2, r3
 8009ce2:	881b      	ldrh	r3, [r3, #0]
 8009ce4:	b29a      	uxth	r2, r3
 8009ce6:	2048      	movs	r0, #72	@ 0x48
 8009ce8:	183b      	adds	r3, r7, r0
 8009cea:	4932      	ldr	r1, [pc, #200]	@ (8009db4 <USB_ActivateEndpoint+0x738>)
 8009cec:	400a      	ands	r2, r1
 8009cee:	801a      	strh	r2, [r3, #0]
 8009cf0:	687a      	ldr	r2, [r7, #4]
 8009cf2:	683b      	ldr	r3, [r7, #0]
 8009cf4:	781b      	ldrb	r3, [r3, #0]
 8009cf6:	009b      	lsls	r3, r3, #2
 8009cf8:	18d3      	adds	r3, r2, r3
 8009cfa:	183a      	adds	r2, r7, r0
 8009cfc:	8812      	ldrh	r2, [r2, #0]
 8009cfe:	492f      	ldr	r1, [pc, #188]	@ (8009dbc <USB_ActivateEndpoint+0x740>)
 8009d00:	430a      	orrs	r2, r1
 8009d02:	b292      	uxth	r2, r2
 8009d04:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009d06:	683b      	ldr	r3, [r7, #0]
 8009d08:	78db      	ldrb	r3, [r3, #3]
 8009d0a:	2b01      	cmp	r3, #1
 8009d0c:	d01d      	beq.n	8009d4a <USB_ActivateEndpoint+0x6ce>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009d0e:	687a      	ldr	r2, [r7, #4]
 8009d10:	683b      	ldr	r3, [r7, #0]
 8009d12:	781b      	ldrb	r3, [r3, #0]
 8009d14:	009b      	lsls	r3, r3, #2
 8009d16:	18d3      	adds	r3, r2, r3
 8009d18:	881b      	ldrh	r3, [r3, #0]
 8009d1a:	b29a      	uxth	r2, r3
 8009d1c:	2044      	movs	r0, #68	@ 0x44
 8009d1e:	183b      	adds	r3, r7, r0
 8009d20:	4927      	ldr	r1, [pc, #156]	@ (8009dc0 <USB_ActivateEndpoint+0x744>)
 8009d22:	400a      	ands	r2, r1
 8009d24:	801a      	strh	r2, [r3, #0]
 8009d26:	183b      	adds	r3, r7, r0
 8009d28:	183a      	adds	r2, r7, r0
 8009d2a:	8812      	ldrh	r2, [r2, #0]
 8009d2c:	2120      	movs	r1, #32
 8009d2e:	404a      	eors	r2, r1
 8009d30:	801a      	strh	r2, [r3, #0]
 8009d32:	687a      	ldr	r2, [r7, #4]
 8009d34:	683b      	ldr	r3, [r7, #0]
 8009d36:	781b      	ldrb	r3, [r3, #0]
 8009d38:	009b      	lsls	r3, r3, #2
 8009d3a:	18d3      	adds	r3, r2, r3
 8009d3c:	183a      	adds	r2, r7, r0
 8009d3e:	8812      	ldrh	r2, [r2, #0]
 8009d40:	4920      	ldr	r1, [pc, #128]	@ (8009dc4 <USB_ActivateEndpoint+0x748>)
 8009d42:	430a      	orrs	r2, r1
 8009d44:	b292      	uxth	r2, r2
 8009d46:	801a      	strh	r2, [r3, #0]
 8009d48:	e016      	b.n	8009d78 <USB_ActivateEndpoint+0x6fc>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009d4a:	687a      	ldr	r2, [r7, #4]
 8009d4c:	683b      	ldr	r3, [r7, #0]
 8009d4e:	781b      	ldrb	r3, [r3, #0]
 8009d50:	009b      	lsls	r3, r3, #2
 8009d52:	18d3      	adds	r3, r2, r3
 8009d54:	881b      	ldrh	r3, [r3, #0]
 8009d56:	b29a      	uxth	r2, r3
 8009d58:	2046      	movs	r0, #70	@ 0x46
 8009d5a:	183b      	adds	r3, r7, r0
 8009d5c:	4918      	ldr	r1, [pc, #96]	@ (8009dc0 <USB_ActivateEndpoint+0x744>)
 8009d5e:	400a      	ands	r2, r1
 8009d60:	801a      	strh	r2, [r3, #0]
 8009d62:	687a      	ldr	r2, [r7, #4]
 8009d64:	683b      	ldr	r3, [r7, #0]
 8009d66:	781b      	ldrb	r3, [r3, #0]
 8009d68:	009b      	lsls	r3, r3, #2
 8009d6a:	18d3      	adds	r3, r2, r3
 8009d6c:	183a      	adds	r2, r7, r0
 8009d6e:	8812      	ldrh	r2, [r2, #0]
 8009d70:	4914      	ldr	r1, [pc, #80]	@ (8009dc4 <USB_ActivateEndpoint+0x748>)
 8009d72:	430a      	orrs	r2, r1
 8009d74:	b292      	uxth	r2, r2
 8009d76:	801a      	strh	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009d78:	687a      	ldr	r2, [r7, #4]
 8009d7a:	683b      	ldr	r3, [r7, #0]
 8009d7c:	781b      	ldrb	r3, [r3, #0]
 8009d7e:	009b      	lsls	r3, r3, #2
 8009d80:	18d3      	adds	r3, r2, r3
 8009d82:	881b      	ldrh	r3, [r3, #0]
 8009d84:	b29a      	uxth	r2, r3
 8009d86:	2042      	movs	r0, #66	@ 0x42
 8009d88:	183b      	adds	r3, r7, r0
 8009d8a:	490f      	ldr	r1, [pc, #60]	@ (8009dc8 <USB_ActivateEndpoint+0x74c>)
 8009d8c:	400a      	ands	r2, r1
 8009d8e:	801a      	strh	r2, [r3, #0]
 8009d90:	687a      	ldr	r2, [r7, #4]
 8009d92:	683b      	ldr	r3, [r7, #0]
 8009d94:	781b      	ldrb	r3, [r3, #0]
 8009d96:	009b      	lsls	r3, r3, #2
 8009d98:	18d3      	adds	r3, r2, r3
 8009d9a:	183a      	adds	r2, r7, r0
 8009d9c:	8812      	ldrh	r2, [r2, #0]
 8009d9e:	4909      	ldr	r1, [pc, #36]	@ (8009dc4 <USB_ActivateEndpoint+0x748>)
 8009da0:	430a      	orrs	r2, r1
 8009da2:	b292      	uxth	r2, r2
 8009da4:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8009da6:	236f      	movs	r3, #111	@ 0x6f
 8009da8:	18fb      	adds	r3, r7, r3
 8009daa:	781b      	ldrb	r3, [r3, #0]
}
 8009dac:	0018      	movs	r0, r3
 8009dae:	46bd      	mov	sp, r7
 8009db0:	b01c      	add	sp, #112	@ 0x70
 8009db2:	bd80      	pop	{r7, pc}
 8009db4:	ffff8f8f 	.word	0xffff8f8f
 8009db8:	ffffc080 	.word	0xffffc080
 8009dbc:	ffff80c0 	.word	0xffff80c0
 8009dc0:	ffff8fbf 	.word	0xffff8fbf
 8009dc4:	ffff8080 	.word	0xffff8080
 8009dc8:	ffffbf8f 	.word	0xffffbf8f

08009dcc <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b08c      	sub	sp, #48	@ 0x30
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
 8009dd4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009dd6:	683b      	ldr	r3, [r7, #0]
 8009dd8:	7b1b      	ldrb	r3, [r3, #12]
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d000      	beq.n	8009de0 <USB_DeactivateEndpoint+0x14>
 8009dde:	e07e      	b.n	8009ede <USB_DeactivateEndpoint+0x112>
  {
    if (ep->is_in != 0U)
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	785b      	ldrb	r3, [r3, #1]
 8009de4:	2b00      	cmp	r3, #0
 8009de6:	d03c      	beq.n	8009e62 <USB_DeactivateEndpoint+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009de8:	687a      	ldr	r2, [r7, #4]
 8009dea:	683b      	ldr	r3, [r7, #0]
 8009dec:	781b      	ldrb	r3, [r3, #0]
 8009dee:	009b      	lsls	r3, r3, #2
 8009df0:	18d2      	adds	r2, r2, r3
 8009df2:	210c      	movs	r1, #12
 8009df4:	187b      	adds	r3, r7, r1
 8009df6:	8812      	ldrh	r2, [r2, #0]
 8009df8:	801a      	strh	r2, [r3, #0]
 8009dfa:	187b      	adds	r3, r7, r1
 8009dfc:	881b      	ldrh	r3, [r3, #0]
 8009dfe:	2240      	movs	r2, #64	@ 0x40
 8009e00:	4013      	ands	r3, r2
 8009e02:	d016      	beq.n	8009e32 <USB_DeactivateEndpoint+0x66>
 8009e04:	687a      	ldr	r2, [r7, #4]
 8009e06:	683b      	ldr	r3, [r7, #0]
 8009e08:	781b      	ldrb	r3, [r3, #0]
 8009e0a:	009b      	lsls	r3, r3, #2
 8009e0c:	18d3      	adds	r3, r2, r3
 8009e0e:	881b      	ldrh	r3, [r3, #0]
 8009e10:	b29a      	uxth	r2, r3
 8009e12:	200a      	movs	r0, #10
 8009e14:	183b      	adds	r3, r7, r0
 8009e16:	49c7      	ldr	r1, [pc, #796]	@ (800a134 <USB_DeactivateEndpoint+0x368>)
 8009e18:	400a      	ands	r2, r1
 8009e1a:	801a      	strh	r2, [r3, #0]
 8009e1c:	687a      	ldr	r2, [r7, #4]
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	781b      	ldrb	r3, [r3, #0]
 8009e22:	009b      	lsls	r3, r3, #2
 8009e24:	18d3      	adds	r3, r2, r3
 8009e26:	183a      	adds	r2, r7, r0
 8009e28:	8812      	ldrh	r2, [r2, #0]
 8009e2a:	49c3      	ldr	r1, [pc, #780]	@ (800a138 <USB_DeactivateEndpoint+0x36c>)
 8009e2c:	430a      	orrs	r2, r1
 8009e2e:	b292      	uxth	r2, r2
 8009e30:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009e32:	687a      	ldr	r2, [r7, #4]
 8009e34:	683b      	ldr	r3, [r7, #0]
 8009e36:	781b      	ldrb	r3, [r3, #0]
 8009e38:	009b      	lsls	r3, r3, #2
 8009e3a:	18d3      	adds	r3, r2, r3
 8009e3c:	881b      	ldrh	r3, [r3, #0]
 8009e3e:	b29a      	uxth	r2, r3
 8009e40:	2008      	movs	r0, #8
 8009e42:	183b      	adds	r3, r7, r0
 8009e44:	49bd      	ldr	r1, [pc, #756]	@ (800a13c <USB_DeactivateEndpoint+0x370>)
 8009e46:	400a      	ands	r2, r1
 8009e48:	801a      	strh	r2, [r3, #0]
 8009e4a:	687a      	ldr	r2, [r7, #4]
 8009e4c:	683b      	ldr	r3, [r7, #0]
 8009e4e:	781b      	ldrb	r3, [r3, #0]
 8009e50:	009b      	lsls	r3, r3, #2
 8009e52:	18d3      	adds	r3, r2, r3
 8009e54:	183a      	adds	r2, r7, r0
 8009e56:	8812      	ldrh	r2, [r2, #0]
 8009e58:	49b9      	ldr	r1, [pc, #740]	@ (800a140 <USB_DeactivateEndpoint+0x374>)
 8009e5a:	430a      	orrs	r2, r1
 8009e5c:	b292      	uxth	r2, r2
 8009e5e:	801a      	strh	r2, [r3, #0]
 8009e60:	e163      	b.n	800a12a <USB_DeactivateEndpoint+0x35e>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009e62:	687a      	ldr	r2, [r7, #4]
 8009e64:	683b      	ldr	r3, [r7, #0]
 8009e66:	781b      	ldrb	r3, [r3, #0]
 8009e68:	009b      	lsls	r3, r3, #2
 8009e6a:	18d2      	adds	r2, r2, r3
 8009e6c:	2112      	movs	r1, #18
 8009e6e:	187b      	adds	r3, r7, r1
 8009e70:	8812      	ldrh	r2, [r2, #0]
 8009e72:	801a      	strh	r2, [r3, #0]
 8009e74:	187b      	adds	r3, r7, r1
 8009e76:	881a      	ldrh	r2, [r3, #0]
 8009e78:	2380      	movs	r3, #128	@ 0x80
 8009e7a:	01db      	lsls	r3, r3, #7
 8009e7c:	4013      	ands	r3, r2
 8009e7e:	d016      	beq.n	8009eae <USB_DeactivateEndpoint+0xe2>
 8009e80:	687a      	ldr	r2, [r7, #4]
 8009e82:	683b      	ldr	r3, [r7, #0]
 8009e84:	781b      	ldrb	r3, [r3, #0]
 8009e86:	009b      	lsls	r3, r3, #2
 8009e88:	18d3      	adds	r3, r2, r3
 8009e8a:	881b      	ldrh	r3, [r3, #0]
 8009e8c:	b29a      	uxth	r2, r3
 8009e8e:	2010      	movs	r0, #16
 8009e90:	183b      	adds	r3, r7, r0
 8009e92:	49a8      	ldr	r1, [pc, #672]	@ (800a134 <USB_DeactivateEndpoint+0x368>)
 8009e94:	400a      	ands	r2, r1
 8009e96:	801a      	strh	r2, [r3, #0]
 8009e98:	687a      	ldr	r2, [r7, #4]
 8009e9a:	683b      	ldr	r3, [r7, #0]
 8009e9c:	781b      	ldrb	r3, [r3, #0]
 8009e9e:	009b      	lsls	r3, r3, #2
 8009ea0:	18d3      	adds	r3, r2, r3
 8009ea2:	183a      	adds	r2, r7, r0
 8009ea4:	8812      	ldrh	r2, [r2, #0]
 8009ea6:	49a7      	ldr	r1, [pc, #668]	@ (800a144 <USB_DeactivateEndpoint+0x378>)
 8009ea8:	430a      	orrs	r2, r1
 8009eaa:	b292      	uxth	r2, r2
 8009eac:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009eae:	687a      	ldr	r2, [r7, #4]
 8009eb0:	683b      	ldr	r3, [r7, #0]
 8009eb2:	781b      	ldrb	r3, [r3, #0]
 8009eb4:	009b      	lsls	r3, r3, #2
 8009eb6:	18d3      	adds	r3, r2, r3
 8009eb8:	881b      	ldrh	r3, [r3, #0]
 8009eba:	b29a      	uxth	r2, r3
 8009ebc:	200e      	movs	r0, #14
 8009ebe:	183b      	adds	r3, r7, r0
 8009ec0:	49a1      	ldr	r1, [pc, #644]	@ (800a148 <USB_DeactivateEndpoint+0x37c>)
 8009ec2:	400a      	ands	r2, r1
 8009ec4:	801a      	strh	r2, [r3, #0]
 8009ec6:	687a      	ldr	r2, [r7, #4]
 8009ec8:	683b      	ldr	r3, [r7, #0]
 8009eca:	781b      	ldrb	r3, [r3, #0]
 8009ecc:	009b      	lsls	r3, r3, #2
 8009ece:	18d3      	adds	r3, r2, r3
 8009ed0:	183a      	adds	r2, r7, r0
 8009ed2:	8812      	ldrh	r2, [r2, #0]
 8009ed4:	499a      	ldr	r1, [pc, #616]	@ (800a140 <USB_DeactivateEndpoint+0x374>)
 8009ed6:	430a      	orrs	r2, r1
 8009ed8:	b292      	uxth	r2, r2
 8009eda:	801a      	strh	r2, [r3, #0]
 8009edc:	e125      	b.n	800a12a <USB_DeactivateEndpoint+0x35e>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	785b      	ldrb	r3, [r3, #1]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d000      	beq.n	8009ee8 <USB_DeactivateEndpoint+0x11c>
 8009ee6:	e090      	b.n	800a00a <USB_DeactivateEndpoint+0x23e>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009ee8:	687a      	ldr	r2, [r7, #4]
 8009eea:	683b      	ldr	r3, [r7, #0]
 8009eec:	781b      	ldrb	r3, [r3, #0]
 8009eee:	009b      	lsls	r3, r3, #2
 8009ef0:	18d2      	adds	r2, r2, r3
 8009ef2:	2120      	movs	r1, #32
 8009ef4:	187b      	adds	r3, r7, r1
 8009ef6:	8812      	ldrh	r2, [r2, #0]
 8009ef8:	801a      	strh	r2, [r3, #0]
 8009efa:	187b      	adds	r3, r7, r1
 8009efc:	881a      	ldrh	r2, [r3, #0]
 8009efe:	2380      	movs	r3, #128	@ 0x80
 8009f00:	01db      	lsls	r3, r3, #7
 8009f02:	4013      	ands	r3, r2
 8009f04:	d016      	beq.n	8009f34 <USB_DeactivateEndpoint+0x168>
 8009f06:	687a      	ldr	r2, [r7, #4]
 8009f08:	683b      	ldr	r3, [r7, #0]
 8009f0a:	781b      	ldrb	r3, [r3, #0]
 8009f0c:	009b      	lsls	r3, r3, #2
 8009f0e:	18d3      	adds	r3, r2, r3
 8009f10:	881b      	ldrh	r3, [r3, #0]
 8009f12:	b29a      	uxth	r2, r3
 8009f14:	201e      	movs	r0, #30
 8009f16:	183b      	adds	r3, r7, r0
 8009f18:	4986      	ldr	r1, [pc, #536]	@ (800a134 <USB_DeactivateEndpoint+0x368>)
 8009f1a:	400a      	ands	r2, r1
 8009f1c:	801a      	strh	r2, [r3, #0]
 8009f1e:	687a      	ldr	r2, [r7, #4]
 8009f20:	683b      	ldr	r3, [r7, #0]
 8009f22:	781b      	ldrb	r3, [r3, #0]
 8009f24:	009b      	lsls	r3, r3, #2
 8009f26:	18d3      	adds	r3, r2, r3
 8009f28:	183a      	adds	r2, r7, r0
 8009f2a:	8812      	ldrh	r2, [r2, #0]
 8009f2c:	4985      	ldr	r1, [pc, #532]	@ (800a144 <USB_DeactivateEndpoint+0x378>)
 8009f2e:	430a      	orrs	r2, r1
 8009f30:	b292      	uxth	r2, r2
 8009f32:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009f34:	687a      	ldr	r2, [r7, #4]
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	781b      	ldrb	r3, [r3, #0]
 8009f3a:	009b      	lsls	r3, r3, #2
 8009f3c:	18d2      	adds	r2, r2, r3
 8009f3e:	211c      	movs	r1, #28
 8009f40:	187b      	adds	r3, r7, r1
 8009f42:	8812      	ldrh	r2, [r2, #0]
 8009f44:	801a      	strh	r2, [r3, #0]
 8009f46:	187b      	adds	r3, r7, r1
 8009f48:	881b      	ldrh	r3, [r3, #0]
 8009f4a:	2240      	movs	r2, #64	@ 0x40
 8009f4c:	4013      	ands	r3, r2
 8009f4e:	d016      	beq.n	8009f7e <USB_DeactivateEndpoint+0x1b2>
 8009f50:	687a      	ldr	r2, [r7, #4]
 8009f52:	683b      	ldr	r3, [r7, #0]
 8009f54:	781b      	ldrb	r3, [r3, #0]
 8009f56:	009b      	lsls	r3, r3, #2
 8009f58:	18d3      	adds	r3, r2, r3
 8009f5a:	881b      	ldrh	r3, [r3, #0]
 8009f5c:	b29a      	uxth	r2, r3
 8009f5e:	201a      	movs	r0, #26
 8009f60:	183b      	adds	r3, r7, r0
 8009f62:	4974      	ldr	r1, [pc, #464]	@ (800a134 <USB_DeactivateEndpoint+0x368>)
 8009f64:	400a      	ands	r2, r1
 8009f66:	801a      	strh	r2, [r3, #0]
 8009f68:	687a      	ldr	r2, [r7, #4]
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	781b      	ldrb	r3, [r3, #0]
 8009f6e:	009b      	lsls	r3, r3, #2
 8009f70:	18d3      	adds	r3, r2, r3
 8009f72:	183a      	adds	r2, r7, r0
 8009f74:	8812      	ldrh	r2, [r2, #0]
 8009f76:	4970      	ldr	r1, [pc, #448]	@ (800a138 <USB_DeactivateEndpoint+0x36c>)
 8009f78:	430a      	orrs	r2, r1
 8009f7a:	b292      	uxth	r2, r2
 8009f7c:	801a      	strh	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8009f7e:	687a      	ldr	r2, [r7, #4]
 8009f80:	683b      	ldr	r3, [r7, #0]
 8009f82:	781b      	ldrb	r3, [r3, #0]
 8009f84:	009b      	lsls	r3, r3, #2
 8009f86:	18d3      	adds	r3, r2, r3
 8009f88:	881b      	ldrh	r3, [r3, #0]
 8009f8a:	b29a      	uxth	r2, r3
 8009f8c:	2018      	movs	r0, #24
 8009f8e:	183b      	adds	r3, r7, r0
 8009f90:	4968      	ldr	r1, [pc, #416]	@ (800a134 <USB_DeactivateEndpoint+0x368>)
 8009f92:	400a      	ands	r2, r1
 8009f94:	801a      	strh	r2, [r3, #0]
 8009f96:	687a      	ldr	r2, [r7, #4]
 8009f98:	683b      	ldr	r3, [r7, #0]
 8009f9a:	781b      	ldrb	r3, [r3, #0]
 8009f9c:	009b      	lsls	r3, r3, #2
 8009f9e:	18d3      	adds	r3, r2, r3
 8009fa0:	183a      	adds	r2, r7, r0
 8009fa2:	8812      	ldrh	r2, [r2, #0]
 8009fa4:	4964      	ldr	r1, [pc, #400]	@ (800a138 <USB_DeactivateEndpoint+0x36c>)
 8009fa6:	430a      	orrs	r2, r1
 8009fa8:	b292      	uxth	r2, r2
 8009faa:	801a      	strh	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009fac:	687a      	ldr	r2, [r7, #4]
 8009fae:	683b      	ldr	r3, [r7, #0]
 8009fb0:	781b      	ldrb	r3, [r3, #0]
 8009fb2:	009b      	lsls	r3, r3, #2
 8009fb4:	18d3      	adds	r3, r2, r3
 8009fb6:	881b      	ldrh	r3, [r3, #0]
 8009fb8:	b29a      	uxth	r2, r3
 8009fba:	2016      	movs	r0, #22
 8009fbc:	183b      	adds	r3, r7, r0
 8009fbe:	4962      	ldr	r1, [pc, #392]	@ (800a148 <USB_DeactivateEndpoint+0x37c>)
 8009fc0:	400a      	ands	r2, r1
 8009fc2:	801a      	strh	r2, [r3, #0]
 8009fc4:	687a      	ldr	r2, [r7, #4]
 8009fc6:	683b      	ldr	r3, [r7, #0]
 8009fc8:	781b      	ldrb	r3, [r3, #0]
 8009fca:	009b      	lsls	r3, r3, #2
 8009fcc:	18d3      	adds	r3, r2, r3
 8009fce:	183a      	adds	r2, r7, r0
 8009fd0:	8812      	ldrh	r2, [r2, #0]
 8009fd2:	495b      	ldr	r1, [pc, #364]	@ (800a140 <USB_DeactivateEndpoint+0x374>)
 8009fd4:	430a      	orrs	r2, r1
 8009fd6:	b292      	uxth	r2, r2
 8009fd8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009fda:	687a      	ldr	r2, [r7, #4]
 8009fdc:	683b      	ldr	r3, [r7, #0]
 8009fde:	781b      	ldrb	r3, [r3, #0]
 8009fe0:	009b      	lsls	r3, r3, #2
 8009fe2:	18d3      	adds	r3, r2, r3
 8009fe4:	881b      	ldrh	r3, [r3, #0]
 8009fe6:	b29a      	uxth	r2, r3
 8009fe8:	2014      	movs	r0, #20
 8009fea:	183b      	adds	r3, r7, r0
 8009fec:	4953      	ldr	r1, [pc, #332]	@ (800a13c <USB_DeactivateEndpoint+0x370>)
 8009fee:	400a      	ands	r2, r1
 8009ff0:	801a      	strh	r2, [r3, #0]
 8009ff2:	687a      	ldr	r2, [r7, #4]
 8009ff4:	683b      	ldr	r3, [r7, #0]
 8009ff6:	781b      	ldrb	r3, [r3, #0]
 8009ff8:	009b      	lsls	r3, r3, #2
 8009ffa:	18d3      	adds	r3, r2, r3
 8009ffc:	183a      	adds	r2, r7, r0
 8009ffe:	8812      	ldrh	r2, [r2, #0]
 800a000:	494f      	ldr	r1, [pc, #316]	@ (800a140 <USB_DeactivateEndpoint+0x374>)
 800a002:	430a      	orrs	r2, r1
 800a004:	b292      	uxth	r2, r2
 800a006:	801a      	strh	r2, [r3, #0]
 800a008:	e08f      	b.n	800a12a <USB_DeactivateEndpoint+0x35e>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800a00a:	687a      	ldr	r2, [r7, #4]
 800a00c:	683b      	ldr	r3, [r7, #0]
 800a00e:	781b      	ldrb	r3, [r3, #0]
 800a010:	009b      	lsls	r3, r3, #2
 800a012:	18d2      	adds	r2, r2, r3
 800a014:	212e      	movs	r1, #46	@ 0x2e
 800a016:	187b      	adds	r3, r7, r1
 800a018:	8812      	ldrh	r2, [r2, #0]
 800a01a:	801a      	strh	r2, [r3, #0]
 800a01c:	187b      	adds	r3, r7, r1
 800a01e:	881a      	ldrh	r2, [r3, #0]
 800a020:	2380      	movs	r3, #128	@ 0x80
 800a022:	01db      	lsls	r3, r3, #7
 800a024:	4013      	ands	r3, r2
 800a026:	d016      	beq.n	800a056 <USB_DeactivateEndpoint+0x28a>
 800a028:	687a      	ldr	r2, [r7, #4]
 800a02a:	683b      	ldr	r3, [r7, #0]
 800a02c:	781b      	ldrb	r3, [r3, #0]
 800a02e:	009b      	lsls	r3, r3, #2
 800a030:	18d3      	adds	r3, r2, r3
 800a032:	881b      	ldrh	r3, [r3, #0]
 800a034:	b29a      	uxth	r2, r3
 800a036:	202c      	movs	r0, #44	@ 0x2c
 800a038:	183b      	adds	r3, r7, r0
 800a03a:	493e      	ldr	r1, [pc, #248]	@ (800a134 <USB_DeactivateEndpoint+0x368>)
 800a03c:	400a      	ands	r2, r1
 800a03e:	801a      	strh	r2, [r3, #0]
 800a040:	687a      	ldr	r2, [r7, #4]
 800a042:	683b      	ldr	r3, [r7, #0]
 800a044:	781b      	ldrb	r3, [r3, #0]
 800a046:	009b      	lsls	r3, r3, #2
 800a048:	18d3      	adds	r3, r2, r3
 800a04a:	183a      	adds	r2, r7, r0
 800a04c:	8812      	ldrh	r2, [r2, #0]
 800a04e:	493d      	ldr	r1, [pc, #244]	@ (800a144 <USB_DeactivateEndpoint+0x378>)
 800a050:	430a      	orrs	r2, r1
 800a052:	b292      	uxth	r2, r2
 800a054:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800a056:	687a      	ldr	r2, [r7, #4]
 800a058:	683b      	ldr	r3, [r7, #0]
 800a05a:	781b      	ldrb	r3, [r3, #0]
 800a05c:	009b      	lsls	r3, r3, #2
 800a05e:	18d2      	adds	r2, r2, r3
 800a060:	212a      	movs	r1, #42	@ 0x2a
 800a062:	187b      	adds	r3, r7, r1
 800a064:	8812      	ldrh	r2, [r2, #0]
 800a066:	801a      	strh	r2, [r3, #0]
 800a068:	187b      	adds	r3, r7, r1
 800a06a:	881b      	ldrh	r3, [r3, #0]
 800a06c:	2240      	movs	r2, #64	@ 0x40
 800a06e:	4013      	ands	r3, r2
 800a070:	d016      	beq.n	800a0a0 <USB_DeactivateEndpoint+0x2d4>
 800a072:	687a      	ldr	r2, [r7, #4]
 800a074:	683b      	ldr	r3, [r7, #0]
 800a076:	781b      	ldrb	r3, [r3, #0]
 800a078:	009b      	lsls	r3, r3, #2
 800a07a:	18d3      	adds	r3, r2, r3
 800a07c:	881b      	ldrh	r3, [r3, #0]
 800a07e:	b29a      	uxth	r2, r3
 800a080:	2028      	movs	r0, #40	@ 0x28
 800a082:	183b      	adds	r3, r7, r0
 800a084:	492b      	ldr	r1, [pc, #172]	@ (800a134 <USB_DeactivateEndpoint+0x368>)
 800a086:	400a      	ands	r2, r1
 800a088:	801a      	strh	r2, [r3, #0]
 800a08a:	687a      	ldr	r2, [r7, #4]
 800a08c:	683b      	ldr	r3, [r7, #0]
 800a08e:	781b      	ldrb	r3, [r3, #0]
 800a090:	009b      	lsls	r3, r3, #2
 800a092:	18d3      	adds	r3, r2, r3
 800a094:	183a      	adds	r2, r7, r0
 800a096:	8812      	ldrh	r2, [r2, #0]
 800a098:	4927      	ldr	r1, [pc, #156]	@ (800a138 <USB_DeactivateEndpoint+0x36c>)
 800a09a:	430a      	orrs	r2, r1
 800a09c:	b292      	uxth	r2, r2
 800a09e:	801a      	strh	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800a0a0:	687a      	ldr	r2, [r7, #4]
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	781b      	ldrb	r3, [r3, #0]
 800a0a6:	009b      	lsls	r3, r3, #2
 800a0a8:	18d3      	adds	r3, r2, r3
 800a0aa:	881b      	ldrh	r3, [r3, #0]
 800a0ac:	b29a      	uxth	r2, r3
 800a0ae:	2026      	movs	r0, #38	@ 0x26
 800a0b0:	183b      	adds	r3, r7, r0
 800a0b2:	4920      	ldr	r1, [pc, #128]	@ (800a134 <USB_DeactivateEndpoint+0x368>)
 800a0b4:	400a      	ands	r2, r1
 800a0b6:	801a      	strh	r2, [r3, #0]
 800a0b8:	687a      	ldr	r2, [r7, #4]
 800a0ba:	683b      	ldr	r3, [r7, #0]
 800a0bc:	781b      	ldrb	r3, [r3, #0]
 800a0be:	009b      	lsls	r3, r3, #2
 800a0c0:	18d3      	adds	r3, r2, r3
 800a0c2:	183a      	adds	r2, r7, r0
 800a0c4:	8812      	ldrh	r2, [r2, #0]
 800a0c6:	491f      	ldr	r1, [pc, #124]	@ (800a144 <USB_DeactivateEndpoint+0x378>)
 800a0c8:	430a      	orrs	r2, r1
 800a0ca:	b292      	uxth	r2, r2
 800a0cc:	801a      	strh	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800a0ce:	687a      	ldr	r2, [r7, #4]
 800a0d0:	683b      	ldr	r3, [r7, #0]
 800a0d2:	781b      	ldrb	r3, [r3, #0]
 800a0d4:	009b      	lsls	r3, r3, #2
 800a0d6:	18d3      	adds	r3, r2, r3
 800a0d8:	881b      	ldrh	r3, [r3, #0]
 800a0da:	b29a      	uxth	r2, r3
 800a0dc:	2024      	movs	r0, #36	@ 0x24
 800a0de:	183b      	adds	r3, r7, r0
 800a0e0:	4916      	ldr	r1, [pc, #88]	@ (800a13c <USB_DeactivateEndpoint+0x370>)
 800a0e2:	400a      	ands	r2, r1
 800a0e4:	801a      	strh	r2, [r3, #0]
 800a0e6:	687a      	ldr	r2, [r7, #4]
 800a0e8:	683b      	ldr	r3, [r7, #0]
 800a0ea:	781b      	ldrb	r3, [r3, #0]
 800a0ec:	009b      	lsls	r3, r3, #2
 800a0ee:	18d3      	adds	r3, r2, r3
 800a0f0:	183a      	adds	r2, r7, r0
 800a0f2:	8812      	ldrh	r2, [r2, #0]
 800a0f4:	4912      	ldr	r1, [pc, #72]	@ (800a140 <USB_DeactivateEndpoint+0x374>)
 800a0f6:	430a      	orrs	r2, r1
 800a0f8:	b292      	uxth	r2, r2
 800a0fa:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800a0fc:	687a      	ldr	r2, [r7, #4]
 800a0fe:	683b      	ldr	r3, [r7, #0]
 800a100:	781b      	ldrb	r3, [r3, #0]
 800a102:	009b      	lsls	r3, r3, #2
 800a104:	18d3      	adds	r3, r2, r3
 800a106:	881b      	ldrh	r3, [r3, #0]
 800a108:	b29a      	uxth	r2, r3
 800a10a:	2022      	movs	r0, #34	@ 0x22
 800a10c:	183b      	adds	r3, r7, r0
 800a10e:	490e      	ldr	r1, [pc, #56]	@ (800a148 <USB_DeactivateEndpoint+0x37c>)
 800a110:	400a      	ands	r2, r1
 800a112:	801a      	strh	r2, [r3, #0]
 800a114:	687a      	ldr	r2, [r7, #4]
 800a116:	683b      	ldr	r3, [r7, #0]
 800a118:	781b      	ldrb	r3, [r3, #0]
 800a11a:	009b      	lsls	r3, r3, #2
 800a11c:	18d3      	adds	r3, r2, r3
 800a11e:	183a      	adds	r2, r7, r0
 800a120:	8812      	ldrh	r2, [r2, #0]
 800a122:	4907      	ldr	r1, [pc, #28]	@ (800a140 <USB_DeactivateEndpoint+0x374>)
 800a124:	430a      	orrs	r2, r1
 800a126:	b292      	uxth	r2, r2
 800a128:	801a      	strh	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800a12a:	2300      	movs	r3, #0
}
 800a12c:	0018      	movs	r0, r3
 800a12e:	46bd      	mov	sp, r7
 800a130:	b00c      	add	sp, #48	@ 0x30
 800a132:	bd80      	pop	{r7, pc}
 800a134:	ffff8f8f 	.word	0xffff8f8f
 800a138:	ffff80c0 	.word	0xffff80c0
 800a13c:	ffff8fbf 	.word	0xffff8fbf
 800a140:	ffff8080 	.word	0xffff8080
 800a144:	ffffc080 	.word	0xffffc080
 800a148:	ffffbf8f 	.word	0xffffbf8f

0800a14c <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800a14c:	b590      	push	{r4, r7, lr}
 800a14e:	b0c3      	sub	sp, #268	@ 0x10c
 800a150:	af00      	add	r7, sp, #0
 800a152:	6078      	str	r0, [r7, #4]
 800a154:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a156:	683b      	ldr	r3, [r7, #0]
 800a158:	785b      	ldrb	r3, [r3, #1]
 800a15a:	2b01      	cmp	r3, #1
 800a15c:	d001      	beq.n	800a162 <USB_EPStartXfer+0x16>
 800a15e:	f000 fd2d 	bl	800abbc <USB_EPStartXfer+0xa70>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800a162:	683b      	ldr	r3, [r7, #0]
 800a164:	699a      	ldr	r2, [r3, #24]
 800a166:	683b      	ldr	r3, [r7, #0]
 800a168:	691b      	ldr	r3, [r3, #16]
 800a16a:	429a      	cmp	r2, r3
 800a16c:	d905      	bls.n	800a17a <USB_EPStartXfer+0x2e>
    {
      len = ep->maxpacket;
 800a16e:	683b      	ldr	r3, [r7, #0]
 800a170:	691b      	ldr	r3, [r3, #16]
 800a172:	1d7a      	adds	r2, r7, #5
 800a174:	32ff      	adds	r2, #255	@ 0xff
 800a176:	6013      	str	r3, [r2, #0]
 800a178:	e004      	b.n	800a184 <USB_EPStartXfer+0x38>
    }
    else
    {
      len = ep->xfer_len;
 800a17a:	683b      	ldr	r3, [r7, #0]
 800a17c:	699b      	ldr	r3, [r3, #24]
 800a17e:	1d7a      	adds	r2, r7, #5
 800a180:	32ff      	adds	r2, #255	@ 0xff
 800a182:	6013      	str	r3, [r2, #0]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800a184:	683b      	ldr	r3, [r7, #0]
 800a186:	7b1b      	ldrb	r3, [r3, #12]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d125      	bne.n	800a1d8 <USB_EPStartXfer+0x8c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800a18c:	683b      	ldr	r3, [r7, #0]
 800a18e:	6959      	ldr	r1, [r3, #20]
 800a190:	683b      	ldr	r3, [r7, #0]
 800a192:	88da      	ldrh	r2, [r3, #6]
 800a194:	1d7b      	adds	r3, r7, #5
 800a196:	33ff      	adds	r3, #255	@ 0xff
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	b29b      	uxth	r3, r3
 800a19c:	6878      	ldr	r0, [r7, #4]
 800a19e:	f001 fa3f 	bl	800b620 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	613b      	str	r3, [r7, #16]
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	2250      	movs	r2, #80	@ 0x50
 800a1aa:	5a9b      	ldrh	r3, [r3, r2]
 800a1ac:	b29b      	uxth	r3, r3
 800a1ae:	001a      	movs	r2, r3
 800a1b0:	693b      	ldr	r3, [r7, #16]
 800a1b2:	189b      	adds	r3, r3, r2
 800a1b4:	613b      	str	r3, [r7, #16]
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	781b      	ldrb	r3, [r3, #0]
 800a1ba:	00da      	lsls	r2, r3, #3
 800a1bc:	693b      	ldr	r3, [r7, #16]
 800a1be:	18d3      	adds	r3, r2, r3
 800a1c0:	4ad7      	ldr	r2, [pc, #860]	@ (800a520 <USB_EPStartXfer+0x3d4>)
 800a1c2:	4694      	mov	ip, r2
 800a1c4:	4463      	add	r3, ip
 800a1c6:	60fb      	str	r3, [r7, #12]
 800a1c8:	1d7b      	adds	r3, r7, #5
 800a1ca:	33ff      	adds	r3, #255	@ 0xff
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	b29a      	uxth	r2, r3
 800a1d0:	68fb      	ldr	r3, [r7, #12]
 800a1d2:	801a      	strh	r2, [r3, #0]
 800a1d4:	f000 fccd 	bl	800ab72 <USB_EPStartXfer+0xa26>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800a1d8:	683b      	ldr	r3, [r7, #0]
 800a1da:	78db      	ldrb	r3, [r3, #3]
 800a1dc:	2b02      	cmp	r3, #2
 800a1de:	d000      	beq.n	800a1e2 <USB_EPStartXfer+0x96>
 800a1e0:	e362      	b.n	800a8a8 <USB_EPStartXfer+0x75c>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800a1e2:	683b      	ldr	r3, [r7, #0]
 800a1e4:	6a1a      	ldr	r2, [r3, #32]
 800a1e6:	683b      	ldr	r3, [r7, #0]
 800a1e8:	691b      	ldr	r3, [r3, #16]
 800a1ea:	429a      	cmp	r2, r3
 800a1ec:	d800      	bhi.n	800a1f0 <USB_EPStartXfer+0xa4>
 800a1ee:	e309      	b.n	800a804 <USB_EPStartXfer+0x6b8>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800a1f0:	687a      	ldr	r2, [r7, #4]
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	781b      	ldrb	r3, [r3, #0]
 800a1f6:	009b      	lsls	r3, r3, #2
 800a1f8:	18d3      	adds	r3, r2, r3
 800a1fa:	881b      	ldrh	r3, [r3, #0]
 800a1fc:	b29a      	uxth	r2, r3
 800a1fe:	2056      	movs	r0, #86	@ 0x56
 800a200:	183b      	adds	r3, r7, r0
 800a202:	49c8      	ldr	r1, [pc, #800]	@ (800a524 <USB_EPStartXfer+0x3d8>)
 800a204:	400a      	ands	r2, r1
 800a206:	801a      	strh	r2, [r3, #0]
 800a208:	687a      	ldr	r2, [r7, #4]
 800a20a:	683b      	ldr	r3, [r7, #0]
 800a20c:	781b      	ldrb	r3, [r3, #0]
 800a20e:	009b      	lsls	r3, r3, #2
 800a210:	18d3      	adds	r3, r2, r3
 800a212:	183a      	adds	r2, r7, r0
 800a214:	8812      	ldrh	r2, [r2, #0]
 800a216:	49c4      	ldr	r1, [pc, #784]	@ (800a528 <USB_EPStartXfer+0x3dc>)
 800a218:	430a      	orrs	r2, r1
 800a21a:	b292      	uxth	r2, r2
 800a21c:	801a      	strh	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	6a1a      	ldr	r2, [r3, #32]
 800a222:	1d7b      	adds	r3, r7, #5
 800a224:	33ff      	adds	r3, #255	@ 0xff
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	1ad2      	subs	r2, r2, r3
 800a22a:	683b      	ldr	r3, [r7, #0]
 800a22c:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a22e:	687a      	ldr	r2, [r7, #4]
 800a230:	683b      	ldr	r3, [r7, #0]
 800a232:	781b      	ldrb	r3, [r3, #0]
 800a234:	009b      	lsls	r3, r3, #2
 800a236:	18d3      	adds	r3, r2, r3
 800a238:	881b      	ldrh	r3, [r3, #0]
 800a23a:	b29b      	uxth	r3, r3
 800a23c:	001a      	movs	r2, r3
 800a23e:	2340      	movs	r3, #64	@ 0x40
 800a240:	4013      	ands	r3, r2
 800a242:	d100      	bne.n	800a246 <USB_EPStartXfer+0xfa>
 800a244:	e176      	b.n	800a534 <USB_EPStartXfer+0x3e8>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	633b      	str	r3, [r7, #48]	@ 0x30
 800a24a:	683b      	ldr	r3, [r7, #0]
 800a24c:	785b      	ldrb	r3, [r3, #1]
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d000      	beq.n	800a254 <USB_EPStartXfer+0x108>
 800a252:	e074      	b.n	800a33e <USB_EPStartXfer+0x1f2>
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	2250      	movs	r2, #80	@ 0x50
 800a25c:	5a9b      	ldrh	r3, [r3, r2]
 800a25e:	b29b      	uxth	r3, r3
 800a260:	001a      	movs	r2, r3
 800a262:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a264:	189b      	adds	r3, r3, r2
 800a266:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	781b      	ldrb	r3, [r3, #0]
 800a26c:	00da      	lsls	r2, r3, #3
 800a26e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a270:	18d3      	adds	r3, r2, r3
 800a272:	4aae      	ldr	r2, [pc, #696]	@ (800a52c <USB_EPStartXfer+0x3e0>)
 800a274:	4694      	mov	ip, r2
 800a276:	4463      	add	r3, ip
 800a278:	627b      	str	r3, [r7, #36]	@ 0x24
 800a27a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a27c:	881b      	ldrh	r3, [r3, #0]
 800a27e:	b29b      	uxth	r3, r3
 800a280:	059b      	lsls	r3, r3, #22
 800a282:	0d9b      	lsrs	r3, r3, #22
 800a284:	b29a      	uxth	r2, r3
 800a286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a288:	801a      	strh	r2, [r3, #0]
 800a28a:	1d7b      	adds	r3, r7, #5
 800a28c:	33ff      	adds	r3, #255	@ 0xff
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	2b00      	cmp	r3, #0
 800a292:	d108      	bne.n	800a2a6 <USB_EPStartXfer+0x15a>
 800a294:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a296:	881b      	ldrh	r3, [r3, #0]
 800a298:	b29b      	uxth	r3, r3
 800a29a:	4aa5      	ldr	r2, [pc, #660]	@ (800a530 <USB_EPStartXfer+0x3e4>)
 800a29c:	4313      	orrs	r3, r2
 800a29e:	b29a      	uxth	r2, r3
 800a2a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2a2:	801a      	strh	r2, [r3, #0]
 800a2a4:	e066      	b.n	800a374 <USB_EPStartXfer+0x228>
 800a2a6:	1d7b      	adds	r3, r7, #5
 800a2a8:	33ff      	adds	r3, #255	@ 0xff
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	2b3e      	cmp	r3, #62	@ 0x3e
 800a2ae:	d821      	bhi.n	800a2f4 <USB_EPStartXfer+0x1a8>
 800a2b0:	1d7b      	adds	r3, r7, #5
 800a2b2:	33ff      	adds	r3, #255	@ 0xff
 800a2b4:	681b      	ldr	r3, [r3, #0]
 800a2b6:	085b      	lsrs	r3, r3, #1
 800a2b8:	1c7a      	adds	r2, r7, #1
 800a2ba:	32ff      	adds	r2, #255	@ 0xff
 800a2bc:	6013      	str	r3, [r2, #0]
 800a2be:	1d7b      	adds	r3, r7, #5
 800a2c0:	33ff      	adds	r3, #255	@ 0xff
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	2201      	movs	r2, #1
 800a2c6:	4013      	ands	r3, r2
 800a2c8:	d006      	beq.n	800a2d8 <USB_EPStartXfer+0x18c>
 800a2ca:	1c7b      	adds	r3, r7, #1
 800a2cc:	33ff      	adds	r3, #255	@ 0xff
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	3301      	adds	r3, #1
 800a2d2:	1c7a      	adds	r2, r7, #1
 800a2d4:	32ff      	adds	r2, #255	@ 0xff
 800a2d6:	6013      	str	r3, [r2, #0]
 800a2d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2da:	881b      	ldrh	r3, [r3, #0]
 800a2dc:	b29a      	uxth	r2, r3
 800a2de:	1c7b      	adds	r3, r7, #1
 800a2e0:	33ff      	adds	r3, #255	@ 0xff
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	b29b      	uxth	r3, r3
 800a2e6:	029b      	lsls	r3, r3, #10
 800a2e8:	b29b      	uxth	r3, r3
 800a2ea:	4313      	orrs	r3, r2
 800a2ec:	b29a      	uxth	r2, r3
 800a2ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2f0:	801a      	strh	r2, [r3, #0]
 800a2f2:	e03f      	b.n	800a374 <USB_EPStartXfer+0x228>
 800a2f4:	1d7b      	adds	r3, r7, #5
 800a2f6:	33ff      	adds	r3, #255	@ 0xff
 800a2f8:	681b      	ldr	r3, [r3, #0]
 800a2fa:	095b      	lsrs	r3, r3, #5
 800a2fc:	1c7a      	adds	r2, r7, #1
 800a2fe:	32ff      	adds	r2, #255	@ 0xff
 800a300:	6013      	str	r3, [r2, #0]
 800a302:	1d7b      	adds	r3, r7, #5
 800a304:	33ff      	adds	r3, #255	@ 0xff
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	221f      	movs	r2, #31
 800a30a:	4013      	ands	r3, r2
 800a30c:	d106      	bne.n	800a31c <USB_EPStartXfer+0x1d0>
 800a30e:	1c7b      	adds	r3, r7, #1
 800a310:	33ff      	adds	r3, #255	@ 0xff
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	3b01      	subs	r3, #1
 800a316:	1c7a      	adds	r2, r7, #1
 800a318:	32ff      	adds	r2, #255	@ 0xff
 800a31a:	6013      	str	r3, [r2, #0]
 800a31c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a31e:	881b      	ldrh	r3, [r3, #0]
 800a320:	b29a      	uxth	r2, r3
 800a322:	1c7b      	adds	r3, r7, #1
 800a324:	33ff      	adds	r3, #255	@ 0xff
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	b29b      	uxth	r3, r3
 800a32a:	029b      	lsls	r3, r3, #10
 800a32c:	b29b      	uxth	r3, r3
 800a32e:	4313      	orrs	r3, r2
 800a330:	b29b      	uxth	r3, r3
 800a332:	4a7f      	ldr	r2, [pc, #508]	@ (800a530 <USB_EPStartXfer+0x3e4>)
 800a334:	4313      	orrs	r3, r2
 800a336:	b29a      	uxth	r2, r3
 800a338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a33a:	801a      	strh	r2, [r3, #0]
 800a33c:	e01a      	b.n	800a374 <USB_EPStartXfer+0x228>
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	785b      	ldrb	r3, [r3, #1]
 800a342:	2b01      	cmp	r3, #1
 800a344:	d116      	bne.n	800a374 <USB_EPStartXfer+0x228>
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	2250      	movs	r2, #80	@ 0x50
 800a34a:	5a9b      	ldrh	r3, [r3, r2]
 800a34c:	b29b      	uxth	r3, r3
 800a34e:	001a      	movs	r2, r3
 800a350:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a352:	189b      	adds	r3, r3, r2
 800a354:	633b      	str	r3, [r7, #48]	@ 0x30
 800a356:	683b      	ldr	r3, [r7, #0]
 800a358:	781b      	ldrb	r3, [r3, #0]
 800a35a:	00da      	lsls	r2, r3, #3
 800a35c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a35e:	18d3      	adds	r3, r2, r3
 800a360:	4a72      	ldr	r2, [pc, #456]	@ (800a52c <USB_EPStartXfer+0x3e0>)
 800a362:	4694      	mov	ip, r2
 800a364:	4463      	add	r3, ip
 800a366:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a368:	1d7b      	adds	r3, r7, #5
 800a36a:	33ff      	adds	r3, #255	@ 0xff
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	b29a      	uxth	r2, r3
 800a370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a372:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a374:	2076      	movs	r0, #118	@ 0x76
 800a376:	183b      	adds	r3, r7, r0
 800a378:	683a      	ldr	r2, [r7, #0]
 800a37a:	8952      	ldrh	r2, [r2, #10]
 800a37c:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a37e:	683b      	ldr	r3, [r7, #0]
 800a380:	6959      	ldr	r1, [r3, #20]
 800a382:	1d7b      	adds	r3, r7, #5
 800a384:	33ff      	adds	r3, #255	@ 0xff
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	b29c      	uxth	r4, r3
 800a38a:	183b      	adds	r3, r7, r0
 800a38c:	881a      	ldrh	r2, [r3, #0]
 800a38e:	6878      	ldr	r0, [r7, #4]
 800a390:	0023      	movs	r3, r4
 800a392:	f001 f945 	bl	800b620 <USB_WritePMA>
            ep->xfer_buff += len;
 800a396:	683b      	ldr	r3, [r7, #0]
 800a398:	695a      	ldr	r2, [r3, #20]
 800a39a:	1d7b      	adds	r3, r7, #5
 800a39c:	33ff      	adds	r3, #255	@ 0xff
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	18d2      	adds	r2, r2, r3
 800a3a2:	683b      	ldr	r3, [r7, #0]
 800a3a4:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	6a1a      	ldr	r2, [r3, #32]
 800a3aa:	683b      	ldr	r3, [r7, #0]
 800a3ac:	691b      	ldr	r3, [r3, #16]
 800a3ae:	429a      	cmp	r2, r3
 800a3b0:	d908      	bls.n	800a3c4 <USB_EPStartXfer+0x278>
            {
              ep->xfer_len_db -= len;
 800a3b2:	683b      	ldr	r3, [r7, #0]
 800a3b4:	6a1a      	ldr	r2, [r3, #32]
 800a3b6:	1d7b      	adds	r3, r7, #5
 800a3b8:	33ff      	adds	r3, #255	@ 0xff
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	1ad2      	subs	r2, r2, r3
 800a3be:	683b      	ldr	r3, [r7, #0]
 800a3c0:	621a      	str	r2, [r3, #32]
 800a3c2:	e007      	b.n	800a3d4 <USB_EPStartXfer+0x288>
            }
            else
            {
              len = ep->xfer_len_db;
 800a3c4:	683b      	ldr	r3, [r7, #0]
 800a3c6:	6a1b      	ldr	r3, [r3, #32]
 800a3c8:	1d7a      	adds	r2, r7, #5
 800a3ca:	32ff      	adds	r2, #255	@ 0xff
 800a3cc:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 800a3ce:	683b      	ldr	r3, [r7, #0]
 800a3d0:	2200      	movs	r2, #0
 800a3d2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a3d4:	683b      	ldr	r3, [r7, #0]
 800a3d6:	785b      	ldrb	r3, [r3, #1]
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d000      	beq.n	800a3de <USB_EPStartXfer+0x292>
 800a3dc:	e070      	b.n	800a4c0 <USB_EPStartXfer+0x374>
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	61bb      	str	r3, [r7, #24]
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	2250      	movs	r2, #80	@ 0x50
 800a3e6:	5a9b      	ldrh	r3, [r3, r2]
 800a3e8:	b29b      	uxth	r3, r3
 800a3ea:	001a      	movs	r2, r3
 800a3ec:	69bb      	ldr	r3, [r7, #24]
 800a3ee:	189b      	adds	r3, r3, r2
 800a3f0:	61bb      	str	r3, [r7, #24]
 800a3f2:	683b      	ldr	r3, [r7, #0]
 800a3f4:	781b      	ldrb	r3, [r3, #0]
 800a3f6:	00da      	lsls	r2, r3, #3
 800a3f8:	69bb      	ldr	r3, [r7, #24]
 800a3fa:	18d3      	adds	r3, r2, r3
 800a3fc:	4a48      	ldr	r2, [pc, #288]	@ (800a520 <USB_EPStartXfer+0x3d4>)
 800a3fe:	4694      	mov	ip, r2
 800a400:	4463      	add	r3, ip
 800a402:	617b      	str	r3, [r7, #20]
 800a404:	697b      	ldr	r3, [r7, #20]
 800a406:	881b      	ldrh	r3, [r3, #0]
 800a408:	b29b      	uxth	r3, r3
 800a40a:	059b      	lsls	r3, r3, #22
 800a40c:	0d9b      	lsrs	r3, r3, #22
 800a40e:	b29a      	uxth	r2, r3
 800a410:	697b      	ldr	r3, [r7, #20]
 800a412:	801a      	strh	r2, [r3, #0]
 800a414:	1d7b      	adds	r3, r7, #5
 800a416:	33ff      	adds	r3, #255	@ 0xff
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d108      	bne.n	800a430 <USB_EPStartXfer+0x2e4>
 800a41e:	697b      	ldr	r3, [r7, #20]
 800a420:	881b      	ldrh	r3, [r3, #0]
 800a422:	b29b      	uxth	r3, r3
 800a424:	4a42      	ldr	r2, [pc, #264]	@ (800a530 <USB_EPStartXfer+0x3e4>)
 800a426:	4313      	orrs	r3, r2
 800a428:	b29a      	uxth	r2, r3
 800a42a:	697b      	ldr	r3, [r7, #20]
 800a42c:	801a      	strh	r2, [r3, #0]
 800a42e:	e064      	b.n	800a4fa <USB_EPStartXfer+0x3ae>
 800a430:	1d7b      	adds	r3, r7, #5
 800a432:	33ff      	adds	r3, #255	@ 0xff
 800a434:	681b      	ldr	r3, [r3, #0]
 800a436:	2b3e      	cmp	r3, #62	@ 0x3e
 800a438:	d81f      	bhi.n	800a47a <USB_EPStartXfer+0x32e>
 800a43a:	1d7b      	adds	r3, r7, #5
 800a43c:	33ff      	adds	r3, #255	@ 0xff
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	085b      	lsrs	r3, r3, #1
 800a442:	21fc      	movs	r1, #252	@ 0xfc
 800a444:	187a      	adds	r2, r7, r1
 800a446:	6013      	str	r3, [r2, #0]
 800a448:	1d7b      	adds	r3, r7, #5
 800a44a:	33ff      	adds	r3, #255	@ 0xff
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	2201      	movs	r2, #1
 800a450:	4013      	ands	r3, r2
 800a452:	d004      	beq.n	800a45e <USB_EPStartXfer+0x312>
 800a454:	187b      	adds	r3, r7, r1
 800a456:	681b      	ldr	r3, [r3, #0]
 800a458:	3301      	adds	r3, #1
 800a45a:	187a      	adds	r2, r7, r1
 800a45c:	6013      	str	r3, [r2, #0]
 800a45e:	697b      	ldr	r3, [r7, #20]
 800a460:	881b      	ldrh	r3, [r3, #0]
 800a462:	b29a      	uxth	r2, r3
 800a464:	23fc      	movs	r3, #252	@ 0xfc
 800a466:	18fb      	adds	r3, r7, r3
 800a468:	681b      	ldr	r3, [r3, #0]
 800a46a:	b29b      	uxth	r3, r3
 800a46c:	029b      	lsls	r3, r3, #10
 800a46e:	b29b      	uxth	r3, r3
 800a470:	4313      	orrs	r3, r2
 800a472:	b29a      	uxth	r2, r3
 800a474:	697b      	ldr	r3, [r7, #20]
 800a476:	801a      	strh	r2, [r3, #0]
 800a478:	e03f      	b.n	800a4fa <USB_EPStartXfer+0x3ae>
 800a47a:	1d7b      	adds	r3, r7, #5
 800a47c:	33ff      	adds	r3, #255	@ 0xff
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	095b      	lsrs	r3, r3, #5
 800a482:	21fc      	movs	r1, #252	@ 0xfc
 800a484:	187a      	adds	r2, r7, r1
 800a486:	6013      	str	r3, [r2, #0]
 800a488:	1d7b      	adds	r3, r7, #5
 800a48a:	33ff      	adds	r3, #255	@ 0xff
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	221f      	movs	r2, #31
 800a490:	4013      	ands	r3, r2
 800a492:	d104      	bne.n	800a49e <USB_EPStartXfer+0x352>
 800a494:	187b      	adds	r3, r7, r1
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	3b01      	subs	r3, #1
 800a49a:	187a      	adds	r2, r7, r1
 800a49c:	6013      	str	r3, [r2, #0]
 800a49e:	697b      	ldr	r3, [r7, #20]
 800a4a0:	881b      	ldrh	r3, [r3, #0]
 800a4a2:	b29a      	uxth	r2, r3
 800a4a4:	23fc      	movs	r3, #252	@ 0xfc
 800a4a6:	18fb      	adds	r3, r7, r3
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	b29b      	uxth	r3, r3
 800a4ac:	029b      	lsls	r3, r3, #10
 800a4ae:	b29b      	uxth	r3, r3
 800a4b0:	4313      	orrs	r3, r2
 800a4b2:	b29b      	uxth	r3, r3
 800a4b4:	4a1e      	ldr	r2, [pc, #120]	@ (800a530 <USB_EPStartXfer+0x3e4>)
 800a4b6:	4313      	orrs	r3, r2
 800a4b8:	b29a      	uxth	r2, r3
 800a4ba:	697b      	ldr	r3, [r7, #20]
 800a4bc:	801a      	strh	r2, [r3, #0]
 800a4be:	e01c      	b.n	800a4fa <USB_EPStartXfer+0x3ae>
 800a4c0:	683b      	ldr	r3, [r7, #0]
 800a4c2:	785b      	ldrb	r3, [r3, #1]
 800a4c4:	2b01      	cmp	r3, #1
 800a4c6:	d118      	bne.n	800a4fa <USB_EPStartXfer+0x3ae>
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	623b      	str	r3, [r7, #32]
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	2250      	movs	r2, #80	@ 0x50
 800a4d0:	5a9b      	ldrh	r3, [r3, r2]
 800a4d2:	b29b      	uxth	r3, r3
 800a4d4:	001a      	movs	r2, r3
 800a4d6:	6a3b      	ldr	r3, [r7, #32]
 800a4d8:	189b      	adds	r3, r3, r2
 800a4da:	623b      	str	r3, [r7, #32]
 800a4dc:	683b      	ldr	r3, [r7, #0]
 800a4de:	781b      	ldrb	r3, [r3, #0]
 800a4e0:	00da      	lsls	r2, r3, #3
 800a4e2:	6a3b      	ldr	r3, [r7, #32]
 800a4e4:	18d3      	adds	r3, r2, r3
 800a4e6:	4a0e      	ldr	r2, [pc, #56]	@ (800a520 <USB_EPStartXfer+0x3d4>)
 800a4e8:	4694      	mov	ip, r2
 800a4ea:	4463      	add	r3, ip
 800a4ec:	61fb      	str	r3, [r7, #28]
 800a4ee:	1d7b      	adds	r3, r7, #5
 800a4f0:	33ff      	adds	r3, #255	@ 0xff
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	b29a      	uxth	r2, r3
 800a4f6:	69fb      	ldr	r3, [r7, #28]
 800a4f8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a4fa:	2076      	movs	r0, #118	@ 0x76
 800a4fc:	183b      	adds	r3, r7, r0
 800a4fe:	683a      	ldr	r2, [r7, #0]
 800a500:	8912      	ldrh	r2, [r2, #8]
 800a502:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a504:	683b      	ldr	r3, [r7, #0]
 800a506:	6959      	ldr	r1, [r3, #20]
 800a508:	1d7b      	adds	r3, r7, #5
 800a50a:	33ff      	adds	r3, #255	@ 0xff
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	b29c      	uxth	r4, r3
 800a510:	183b      	adds	r3, r7, r0
 800a512:	881a      	ldrh	r2, [r3, #0]
 800a514:	6878      	ldr	r0, [r7, #4]
 800a516:	0023      	movs	r3, r4
 800a518:	f001 f882 	bl	800b620 <USB_WritePMA>
 800a51c:	e329      	b.n	800ab72 <USB_EPStartXfer+0xa26>
 800a51e:	46c0      	nop			@ (mov r8, r8)
 800a520:	00000402 	.word	0x00000402
 800a524:	ffff8f8f 	.word	0xffff8f8f
 800a528:	ffff8180 	.word	0xffff8180
 800a52c:	00000406 	.word	0x00000406
 800a530:	ffff8000 	.word	0xffff8000
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800a534:	683b      	ldr	r3, [r7, #0]
 800a536:	785b      	ldrb	r3, [r3, #1]
 800a538:	2b00      	cmp	r3, #0
 800a53a:	d000      	beq.n	800a53e <USB_EPStartXfer+0x3f2>
 800a53c:	e070      	b.n	800a620 <USB_EPStartXfer+0x4d4>
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	2250      	movs	r2, #80	@ 0x50
 800a546:	5a9b      	ldrh	r3, [r3, r2]
 800a548:	b29b      	uxth	r3, r3
 800a54a:	001a      	movs	r2, r3
 800a54c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a54e:	189b      	adds	r3, r3, r2
 800a550:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a552:	683b      	ldr	r3, [r7, #0]
 800a554:	781b      	ldrb	r3, [r3, #0]
 800a556:	00da      	lsls	r2, r3, #3
 800a558:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a55a:	18d3      	adds	r3, r2, r3
 800a55c:	4acd      	ldr	r2, [pc, #820]	@ (800a894 <USB_EPStartXfer+0x748>)
 800a55e:	4694      	mov	ip, r2
 800a560:	4463      	add	r3, ip
 800a562:	647b      	str	r3, [r7, #68]	@ 0x44
 800a564:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a566:	881b      	ldrh	r3, [r3, #0]
 800a568:	b29b      	uxth	r3, r3
 800a56a:	059b      	lsls	r3, r3, #22
 800a56c:	0d9b      	lsrs	r3, r3, #22
 800a56e:	b29a      	uxth	r2, r3
 800a570:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a572:	801a      	strh	r2, [r3, #0]
 800a574:	1d7b      	adds	r3, r7, #5
 800a576:	33ff      	adds	r3, #255	@ 0xff
 800a578:	681b      	ldr	r3, [r3, #0]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d108      	bne.n	800a590 <USB_EPStartXfer+0x444>
 800a57e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a580:	881b      	ldrh	r3, [r3, #0]
 800a582:	b29b      	uxth	r3, r3
 800a584:	4ac4      	ldr	r2, [pc, #784]	@ (800a898 <USB_EPStartXfer+0x74c>)
 800a586:	4313      	orrs	r3, r2
 800a588:	b29a      	uxth	r2, r3
 800a58a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a58c:	801a      	strh	r2, [r3, #0]
 800a58e:	e064      	b.n	800a65a <USB_EPStartXfer+0x50e>
 800a590:	1d7b      	adds	r3, r7, #5
 800a592:	33ff      	adds	r3, #255	@ 0xff
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	2b3e      	cmp	r3, #62	@ 0x3e
 800a598:	d81f      	bhi.n	800a5da <USB_EPStartXfer+0x48e>
 800a59a:	1d7b      	adds	r3, r7, #5
 800a59c:	33ff      	adds	r3, #255	@ 0xff
 800a59e:	681b      	ldr	r3, [r3, #0]
 800a5a0:	085b      	lsrs	r3, r3, #1
 800a5a2:	21f8      	movs	r1, #248	@ 0xf8
 800a5a4:	187a      	adds	r2, r7, r1
 800a5a6:	6013      	str	r3, [r2, #0]
 800a5a8:	1d7b      	adds	r3, r7, #5
 800a5aa:	33ff      	adds	r3, #255	@ 0xff
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	2201      	movs	r2, #1
 800a5b0:	4013      	ands	r3, r2
 800a5b2:	d004      	beq.n	800a5be <USB_EPStartXfer+0x472>
 800a5b4:	187b      	adds	r3, r7, r1
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	3301      	adds	r3, #1
 800a5ba:	187a      	adds	r2, r7, r1
 800a5bc:	6013      	str	r3, [r2, #0]
 800a5be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a5c0:	881b      	ldrh	r3, [r3, #0]
 800a5c2:	b29a      	uxth	r2, r3
 800a5c4:	23f8      	movs	r3, #248	@ 0xf8
 800a5c6:	18fb      	adds	r3, r7, r3
 800a5c8:	681b      	ldr	r3, [r3, #0]
 800a5ca:	b29b      	uxth	r3, r3
 800a5cc:	029b      	lsls	r3, r3, #10
 800a5ce:	b29b      	uxth	r3, r3
 800a5d0:	4313      	orrs	r3, r2
 800a5d2:	b29a      	uxth	r2, r3
 800a5d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a5d6:	801a      	strh	r2, [r3, #0]
 800a5d8:	e03f      	b.n	800a65a <USB_EPStartXfer+0x50e>
 800a5da:	1d7b      	adds	r3, r7, #5
 800a5dc:	33ff      	adds	r3, #255	@ 0xff
 800a5de:	681b      	ldr	r3, [r3, #0]
 800a5e0:	095b      	lsrs	r3, r3, #5
 800a5e2:	21f8      	movs	r1, #248	@ 0xf8
 800a5e4:	187a      	adds	r2, r7, r1
 800a5e6:	6013      	str	r3, [r2, #0]
 800a5e8:	1d7b      	adds	r3, r7, #5
 800a5ea:	33ff      	adds	r3, #255	@ 0xff
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	221f      	movs	r2, #31
 800a5f0:	4013      	ands	r3, r2
 800a5f2:	d104      	bne.n	800a5fe <USB_EPStartXfer+0x4b2>
 800a5f4:	187b      	adds	r3, r7, r1
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	3b01      	subs	r3, #1
 800a5fa:	187a      	adds	r2, r7, r1
 800a5fc:	6013      	str	r3, [r2, #0]
 800a5fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a600:	881b      	ldrh	r3, [r3, #0]
 800a602:	b29a      	uxth	r2, r3
 800a604:	23f8      	movs	r3, #248	@ 0xf8
 800a606:	18fb      	adds	r3, r7, r3
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	b29b      	uxth	r3, r3
 800a60c:	029b      	lsls	r3, r3, #10
 800a60e:	b29b      	uxth	r3, r3
 800a610:	4313      	orrs	r3, r2
 800a612:	b29b      	uxth	r3, r3
 800a614:	4aa0      	ldr	r2, [pc, #640]	@ (800a898 <USB_EPStartXfer+0x74c>)
 800a616:	4313      	orrs	r3, r2
 800a618:	b29a      	uxth	r2, r3
 800a61a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a61c:	801a      	strh	r2, [r3, #0]
 800a61e:	e01c      	b.n	800a65a <USB_EPStartXfer+0x50e>
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	785b      	ldrb	r3, [r3, #1]
 800a624:	2b01      	cmp	r3, #1
 800a626:	d118      	bne.n	800a65a <USB_EPStartXfer+0x50e>
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	2250      	movs	r2, #80	@ 0x50
 800a630:	5a9b      	ldrh	r3, [r3, r2]
 800a632:	b29b      	uxth	r3, r3
 800a634:	001a      	movs	r2, r3
 800a636:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a638:	189b      	adds	r3, r3, r2
 800a63a:	653b      	str	r3, [r7, #80]	@ 0x50
 800a63c:	683b      	ldr	r3, [r7, #0]
 800a63e:	781b      	ldrb	r3, [r3, #0]
 800a640:	00da      	lsls	r2, r3, #3
 800a642:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a644:	18d3      	adds	r3, r2, r3
 800a646:	4a93      	ldr	r2, [pc, #588]	@ (800a894 <USB_EPStartXfer+0x748>)
 800a648:	4694      	mov	ip, r2
 800a64a:	4463      	add	r3, ip
 800a64c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a64e:	1d7b      	adds	r3, r7, #5
 800a650:	33ff      	adds	r3, #255	@ 0xff
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	b29a      	uxth	r2, r3
 800a656:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a658:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800a65a:	2076      	movs	r0, #118	@ 0x76
 800a65c:	183b      	adds	r3, r7, r0
 800a65e:	683a      	ldr	r2, [r7, #0]
 800a660:	8912      	ldrh	r2, [r2, #8]
 800a662:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a664:	683b      	ldr	r3, [r7, #0]
 800a666:	6959      	ldr	r1, [r3, #20]
 800a668:	1d7b      	adds	r3, r7, #5
 800a66a:	33ff      	adds	r3, #255	@ 0xff
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	b29c      	uxth	r4, r3
 800a670:	183b      	adds	r3, r7, r0
 800a672:	881a      	ldrh	r2, [r3, #0]
 800a674:	6878      	ldr	r0, [r7, #4]
 800a676:	0023      	movs	r3, r4
 800a678:	f000 ffd2 	bl	800b620 <USB_WritePMA>
            ep->xfer_buff += len;
 800a67c:	683b      	ldr	r3, [r7, #0]
 800a67e:	695a      	ldr	r2, [r3, #20]
 800a680:	1d7b      	adds	r3, r7, #5
 800a682:	33ff      	adds	r3, #255	@ 0xff
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	18d2      	adds	r2, r2, r3
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800a68c:	683b      	ldr	r3, [r7, #0]
 800a68e:	6a1a      	ldr	r2, [r3, #32]
 800a690:	683b      	ldr	r3, [r7, #0]
 800a692:	691b      	ldr	r3, [r3, #16]
 800a694:	429a      	cmp	r2, r3
 800a696:	d908      	bls.n	800a6aa <USB_EPStartXfer+0x55e>
            {
              ep->xfer_len_db -= len;
 800a698:	683b      	ldr	r3, [r7, #0]
 800a69a:	6a1a      	ldr	r2, [r3, #32]
 800a69c:	1d7b      	adds	r3, r7, #5
 800a69e:	33ff      	adds	r3, #255	@ 0xff
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	1ad2      	subs	r2, r2, r3
 800a6a4:	683b      	ldr	r3, [r7, #0]
 800a6a6:	621a      	str	r2, [r3, #32]
 800a6a8:	e007      	b.n	800a6ba <USB_EPStartXfer+0x56e>
            }
            else
            {
              len = ep->xfer_len_db;
 800a6aa:	683b      	ldr	r3, [r7, #0]
 800a6ac:	6a1b      	ldr	r3, [r3, #32]
 800a6ae:	1d7a      	adds	r2, r7, #5
 800a6b0:	32ff      	adds	r2, #255	@ 0xff
 800a6b2:	6013      	str	r3, [r2, #0]
              ep->xfer_len_db = 0U;
 800a6b4:	683b      	ldr	r3, [r7, #0]
 800a6b6:	2200      	movs	r2, #0
 800a6b8:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	643b      	str	r3, [r7, #64]	@ 0x40
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	785b      	ldrb	r3, [r3, #1]
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d000      	beq.n	800a6c8 <USB_EPStartXfer+0x57c>
 800a6c6:	e070      	b.n	800a7aa <USB_EPStartXfer+0x65e>
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2250      	movs	r2, #80	@ 0x50
 800a6d0:	5a9b      	ldrh	r3, [r3, r2]
 800a6d2:	b29b      	uxth	r3, r3
 800a6d4:	001a      	movs	r2, r3
 800a6d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6d8:	189b      	adds	r3, r3, r2
 800a6da:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a6dc:	683b      	ldr	r3, [r7, #0]
 800a6de:	781b      	ldrb	r3, [r3, #0]
 800a6e0:	00da      	lsls	r2, r3, #3
 800a6e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a6e4:	18d3      	adds	r3, r2, r3
 800a6e6:	4a6d      	ldr	r2, [pc, #436]	@ (800a89c <USB_EPStartXfer+0x750>)
 800a6e8:	4694      	mov	ip, r2
 800a6ea:	4463      	add	r3, ip
 800a6ec:	637b      	str	r3, [r7, #52]	@ 0x34
 800a6ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6f0:	881b      	ldrh	r3, [r3, #0]
 800a6f2:	b29b      	uxth	r3, r3
 800a6f4:	059b      	lsls	r3, r3, #22
 800a6f6:	0d9b      	lsrs	r3, r3, #22
 800a6f8:	b29a      	uxth	r2, r3
 800a6fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a6fc:	801a      	strh	r2, [r3, #0]
 800a6fe:	1d7b      	adds	r3, r7, #5
 800a700:	33ff      	adds	r3, #255	@ 0xff
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d108      	bne.n	800a71a <USB_EPStartXfer+0x5ce>
 800a708:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a70a:	881b      	ldrh	r3, [r3, #0]
 800a70c:	b29b      	uxth	r3, r3
 800a70e:	4a62      	ldr	r2, [pc, #392]	@ (800a898 <USB_EPStartXfer+0x74c>)
 800a710:	4313      	orrs	r3, r2
 800a712:	b29a      	uxth	r2, r3
 800a714:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a716:	801a      	strh	r2, [r3, #0]
 800a718:	e062      	b.n	800a7e0 <USB_EPStartXfer+0x694>
 800a71a:	1d7b      	adds	r3, r7, #5
 800a71c:	33ff      	adds	r3, #255	@ 0xff
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	2b3e      	cmp	r3, #62	@ 0x3e
 800a722:	d81f      	bhi.n	800a764 <USB_EPStartXfer+0x618>
 800a724:	1d7b      	adds	r3, r7, #5
 800a726:	33ff      	adds	r3, #255	@ 0xff
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	085b      	lsrs	r3, r3, #1
 800a72c:	21f4      	movs	r1, #244	@ 0xf4
 800a72e:	187a      	adds	r2, r7, r1
 800a730:	6013      	str	r3, [r2, #0]
 800a732:	1d7b      	adds	r3, r7, #5
 800a734:	33ff      	adds	r3, #255	@ 0xff
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	2201      	movs	r2, #1
 800a73a:	4013      	ands	r3, r2
 800a73c:	d004      	beq.n	800a748 <USB_EPStartXfer+0x5fc>
 800a73e:	187b      	adds	r3, r7, r1
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	3301      	adds	r3, #1
 800a744:	187a      	adds	r2, r7, r1
 800a746:	6013      	str	r3, [r2, #0]
 800a748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a74a:	881b      	ldrh	r3, [r3, #0]
 800a74c:	b29a      	uxth	r2, r3
 800a74e:	23f4      	movs	r3, #244	@ 0xf4
 800a750:	18fb      	adds	r3, r7, r3
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	b29b      	uxth	r3, r3
 800a756:	029b      	lsls	r3, r3, #10
 800a758:	b29b      	uxth	r3, r3
 800a75a:	4313      	orrs	r3, r2
 800a75c:	b29a      	uxth	r2, r3
 800a75e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a760:	801a      	strh	r2, [r3, #0]
 800a762:	e03d      	b.n	800a7e0 <USB_EPStartXfer+0x694>
 800a764:	1d7b      	adds	r3, r7, #5
 800a766:	33ff      	adds	r3, #255	@ 0xff
 800a768:	681b      	ldr	r3, [r3, #0]
 800a76a:	095b      	lsrs	r3, r3, #5
 800a76c:	21f4      	movs	r1, #244	@ 0xf4
 800a76e:	187a      	adds	r2, r7, r1
 800a770:	6013      	str	r3, [r2, #0]
 800a772:	1d7b      	adds	r3, r7, #5
 800a774:	33ff      	adds	r3, #255	@ 0xff
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	221f      	movs	r2, #31
 800a77a:	4013      	ands	r3, r2
 800a77c:	d104      	bne.n	800a788 <USB_EPStartXfer+0x63c>
 800a77e:	187b      	adds	r3, r7, r1
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	3b01      	subs	r3, #1
 800a784:	187a      	adds	r2, r7, r1
 800a786:	6013      	str	r3, [r2, #0]
 800a788:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a78a:	881b      	ldrh	r3, [r3, #0]
 800a78c:	b29a      	uxth	r2, r3
 800a78e:	23f4      	movs	r3, #244	@ 0xf4
 800a790:	18fb      	adds	r3, r7, r3
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	b29b      	uxth	r3, r3
 800a796:	029b      	lsls	r3, r3, #10
 800a798:	b29b      	uxth	r3, r3
 800a79a:	4313      	orrs	r3, r2
 800a79c:	b29b      	uxth	r3, r3
 800a79e:	4a3e      	ldr	r2, [pc, #248]	@ (800a898 <USB_EPStartXfer+0x74c>)
 800a7a0:	4313      	orrs	r3, r2
 800a7a2:	b29a      	uxth	r2, r3
 800a7a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a7a6:	801a      	strh	r2, [r3, #0]
 800a7a8:	e01a      	b.n	800a7e0 <USB_EPStartXfer+0x694>
 800a7aa:	683b      	ldr	r3, [r7, #0]
 800a7ac:	785b      	ldrb	r3, [r3, #1]
 800a7ae:	2b01      	cmp	r3, #1
 800a7b0:	d116      	bne.n	800a7e0 <USB_EPStartXfer+0x694>
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	2250      	movs	r2, #80	@ 0x50
 800a7b6:	5a9b      	ldrh	r3, [r3, r2]
 800a7b8:	b29b      	uxth	r3, r3
 800a7ba:	001a      	movs	r2, r3
 800a7bc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7be:	189b      	adds	r3, r3, r2
 800a7c0:	643b      	str	r3, [r7, #64]	@ 0x40
 800a7c2:	683b      	ldr	r3, [r7, #0]
 800a7c4:	781b      	ldrb	r3, [r3, #0]
 800a7c6:	00da      	lsls	r2, r3, #3
 800a7c8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a7ca:	18d3      	adds	r3, r2, r3
 800a7cc:	4a33      	ldr	r2, [pc, #204]	@ (800a89c <USB_EPStartXfer+0x750>)
 800a7ce:	4694      	mov	ip, r2
 800a7d0:	4463      	add	r3, ip
 800a7d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a7d4:	1d7b      	adds	r3, r7, #5
 800a7d6:	33ff      	adds	r3, #255	@ 0xff
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	b29a      	uxth	r2, r3
 800a7dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a7de:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800a7e0:	2076      	movs	r0, #118	@ 0x76
 800a7e2:	183b      	adds	r3, r7, r0
 800a7e4:	683a      	ldr	r2, [r7, #0]
 800a7e6:	8952      	ldrh	r2, [r2, #10]
 800a7e8:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a7ea:	683b      	ldr	r3, [r7, #0]
 800a7ec:	6959      	ldr	r1, [r3, #20]
 800a7ee:	1d7b      	adds	r3, r7, #5
 800a7f0:	33ff      	adds	r3, #255	@ 0xff
 800a7f2:	681b      	ldr	r3, [r3, #0]
 800a7f4:	b29c      	uxth	r4, r3
 800a7f6:	183b      	adds	r3, r7, r0
 800a7f8:	881a      	ldrh	r2, [r3, #0]
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	0023      	movs	r3, r4
 800a7fe:	f000 ff0f 	bl	800b620 <USB_WritePMA>
 800a802:	e1b6      	b.n	800ab72 <USB_EPStartXfer+0xa26>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800a804:	683b      	ldr	r3, [r7, #0]
 800a806:	6a1b      	ldr	r3, [r3, #32]
 800a808:	1d7a      	adds	r2, r7, #5
 800a80a:	32ff      	adds	r2, #255	@ 0xff
 800a80c:	6013      	str	r3, [r2, #0]

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800a80e:	687a      	ldr	r2, [r7, #4]
 800a810:	683b      	ldr	r3, [r7, #0]
 800a812:	781b      	ldrb	r3, [r3, #0]
 800a814:	009b      	lsls	r3, r3, #2
 800a816:	18d3      	adds	r3, r2, r3
 800a818:	881b      	ldrh	r3, [r3, #0]
 800a81a:	b29a      	uxth	r2, r3
 800a81c:	2062      	movs	r0, #98	@ 0x62
 800a81e:	183b      	adds	r3, r7, r0
 800a820:	491f      	ldr	r1, [pc, #124]	@ (800a8a0 <USB_EPStartXfer+0x754>)
 800a822:	400a      	ands	r2, r1
 800a824:	801a      	strh	r2, [r3, #0]
 800a826:	687a      	ldr	r2, [r7, #4]
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	781b      	ldrb	r3, [r3, #0]
 800a82c:	009b      	lsls	r3, r3, #2
 800a82e:	18d3      	adds	r3, r2, r3
 800a830:	183a      	adds	r2, r7, r0
 800a832:	8812      	ldrh	r2, [r2, #0]
 800a834:	491b      	ldr	r1, [pc, #108]	@ (800a8a4 <USB_EPStartXfer+0x758>)
 800a836:	430a      	orrs	r2, r1
 800a838:	b292      	uxth	r2, r2
 800a83a:	801a      	strh	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	2250      	movs	r2, #80	@ 0x50
 800a844:	5a9b      	ldrh	r3, [r3, r2]
 800a846:	b29b      	uxth	r3, r3
 800a848:	001a      	movs	r2, r3
 800a84a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a84c:	189b      	adds	r3, r3, r2
 800a84e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	781b      	ldrb	r3, [r3, #0]
 800a854:	00da      	lsls	r2, r3, #3
 800a856:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a858:	18d3      	adds	r3, r2, r3
 800a85a:	4a0e      	ldr	r2, [pc, #56]	@ (800a894 <USB_EPStartXfer+0x748>)
 800a85c:	4694      	mov	ip, r2
 800a85e:	4463      	add	r3, ip
 800a860:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a862:	1d7b      	adds	r3, r7, #5
 800a864:	33ff      	adds	r3, #255	@ 0xff
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	b29a      	uxth	r2, r3
 800a86a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800a86c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800a86e:	2076      	movs	r0, #118	@ 0x76
 800a870:	183b      	adds	r3, r7, r0
 800a872:	683a      	ldr	r2, [r7, #0]
 800a874:	8912      	ldrh	r2, [r2, #8]
 800a876:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	6959      	ldr	r1, [r3, #20]
 800a87c:	1d7b      	adds	r3, r7, #5
 800a87e:	33ff      	adds	r3, #255	@ 0xff
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	b29c      	uxth	r4, r3
 800a884:	183b      	adds	r3, r7, r0
 800a886:	881a      	ldrh	r2, [r3, #0]
 800a888:	6878      	ldr	r0, [r7, #4]
 800a88a:	0023      	movs	r3, r4
 800a88c:	f000 fec8 	bl	800b620 <USB_WritePMA>
 800a890:	e16f      	b.n	800ab72 <USB_EPStartXfer+0xa26>
 800a892:	46c0      	nop			@ (mov r8, r8)
 800a894:	00000402 	.word	0x00000402
 800a898:	ffff8000 	.word	0xffff8000
 800a89c:	00000406 	.word	0x00000406
 800a8a0:	ffff8e8f 	.word	0xffff8e8f
 800a8a4:	ffff8080 	.word	0xffff8080
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800a8a8:	683b      	ldr	r3, [r7, #0]
 800a8aa:	6a1a      	ldr	r2, [r3, #32]
 800a8ac:	1d7b      	adds	r3, r7, #5
 800a8ae:	33ff      	adds	r3, #255	@ 0xff
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	1ad2      	subs	r2, r2, r3
 800a8b4:	683b      	ldr	r3, [r7, #0]
 800a8b6:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800a8b8:	687a      	ldr	r2, [r7, #4]
 800a8ba:	683b      	ldr	r3, [r7, #0]
 800a8bc:	781b      	ldrb	r3, [r3, #0]
 800a8be:	009b      	lsls	r3, r3, #2
 800a8c0:	18d3      	adds	r3, r2, r3
 800a8c2:	881b      	ldrh	r3, [r3, #0]
 800a8c4:	b29b      	uxth	r3, r3
 800a8c6:	001a      	movs	r2, r3
 800a8c8:	2340      	movs	r3, #64	@ 0x40
 800a8ca:	4013      	ands	r3, r2
 800a8cc:	d100      	bne.n	800a8d0 <USB_EPStartXfer+0x784>
 800a8ce:	e0a4      	b.n	800aa1a <USB_EPStartXfer+0x8ce>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	673b      	str	r3, [r7, #112]	@ 0x70
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	785b      	ldrb	r3, [r3, #1]
 800a8d8:	2b00      	cmp	r3, #0
 800a8da:	d000      	beq.n	800a8de <USB_EPStartXfer+0x792>
 800a8dc:	e070      	b.n	800a9c0 <USB_EPStartXfer+0x874>
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a8e2:	687b      	ldr	r3, [r7, #4]
 800a8e4:	2250      	movs	r2, #80	@ 0x50
 800a8e6:	5a9b      	ldrh	r3, [r3, r2]
 800a8e8:	b29b      	uxth	r3, r3
 800a8ea:	001a      	movs	r2, r3
 800a8ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a8ee:	189b      	adds	r3, r3, r2
 800a8f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a8f2:	683b      	ldr	r3, [r7, #0]
 800a8f4:	781b      	ldrb	r3, [r3, #0]
 800a8f6:	00da      	lsls	r2, r3, #3
 800a8f8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a8fa:	18d3      	adds	r3, r2, r3
 800a8fc:	4ada      	ldr	r2, [pc, #872]	@ (800ac68 <USB_EPStartXfer+0xb1c>)
 800a8fe:	4694      	mov	ip, r2
 800a900:	4463      	add	r3, ip
 800a902:	667b      	str	r3, [r7, #100]	@ 0x64
 800a904:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a906:	881b      	ldrh	r3, [r3, #0]
 800a908:	b29b      	uxth	r3, r3
 800a90a:	059b      	lsls	r3, r3, #22
 800a90c:	0d9b      	lsrs	r3, r3, #22
 800a90e:	b29a      	uxth	r2, r3
 800a910:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a912:	801a      	strh	r2, [r3, #0]
 800a914:	1d7b      	adds	r3, r7, #5
 800a916:	33ff      	adds	r3, #255	@ 0xff
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	2b00      	cmp	r3, #0
 800a91c:	d108      	bne.n	800a930 <USB_EPStartXfer+0x7e4>
 800a91e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a920:	881b      	ldrh	r3, [r3, #0]
 800a922:	b29b      	uxth	r3, r3
 800a924:	4ad1      	ldr	r2, [pc, #836]	@ (800ac6c <USB_EPStartXfer+0xb20>)
 800a926:	4313      	orrs	r3, r2
 800a928:	b29a      	uxth	r2, r3
 800a92a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a92c:	801a      	strh	r2, [r3, #0]
 800a92e:	e062      	b.n	800a9f6 <USB_EPStartXfer+0x8aa>
 800a930:	1d7b      	adds	r3, r7, #5
 800a932:	33ff      	adds	r3, #255	@ 0xff
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	2b3e      	cmp	r3, #62	@ 0x3e
 800a938:	d81f      	bhi.n	800a97a <USB_EPStartXfer+0x82e>
 800a93a:	1d7b      	adds	r3, r7, #5
 800a93c:	33ff      	adds	r3, #255	@ 0xff
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	085b      	lsrs	r3, r3, #1
 800a942:	21f0      	movs	r1, #240	@ 0xf0
 800a944:	187a      	adds	r2, r7, r1
 800a946:	6013      	str	r3, [r2, #0]
 800a948:	1d7b      	adds	r3, r7, #5
 800a94a:	33ff      	adds	r3, #255	@ 0xff
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	2201      	movs	r2, #1
 800a950:	4013      	ands	r3, r2
 800a952:	d004      	beq.n	800a95e <USB_EPStartXfer+0x812>
 800a954:	187b      	adds	r3, r7, r1
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	3301      	adds	r3, #1
 800a95a:	187a      	adds	r2, r7, r1
 800a95c:	6013      	str	r3, [r2, #0]
 800a95e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a960:	881b      	ldrh	r3, [r3, #0]
 800a962:	b29a      	uxth	r2, r3
 800a964:	23f0      	movs	r3, #240	@ 0xf0
 800a966:	18fb      	adds	r3, r7, r3
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	b29b      	uxth	r3, r3
 800a96c:	029b      	lsls	r3, r3, #10
 800a96e:	b29b      	uxth	r3, r3
 800a970:	4313      	orrs	r3, r2
 800a972:	b29a      	uxth	r2, r3
 800a974:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a976:	801a      	strh	r2, [r3, #0]
 800a978:	e03d      	b.n	800a9f6 <USB_EPStartXfer+0x8aa>
 800a97a:	1d7b      	adds	r3, r7, #5
 800a97c:	33ff      	adds	r3, #255	@ 0xff
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	095b      	lsrs	r3, r3, #5
 800a982:	21f0      	movs	r1, #240	@ 0xf0
 800a984:	187a      	adds	r2, r7, r1
 800a986:	6013      	str	r3, [r2, #0]
 800a988:	1d7b      	adds	r3, r7, #5
 800a98a:	33ff      	adds	r3, #255	@ 0xff
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	221f      	movs	r2, #31
 800a990:	4013      	ands	r3, r2
 800a992:	d104      	bne.n	800a99e <USB_EPStartXfer+0x852>
 800a994:	187b      	adds	r3, r7, r1
 800a996:	681b      	ldr	r3, [r3, #0]
 800a998:	3b01      	subs	r3, #1
 800a99a:	187a      	adds	r2, r7, r1
 800a99c:	6013      	str	r3, [r2, #0]
 800a99e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a9a0:	881b      	ldrh	r3, [r3, #0]
 800a9a2:	b29a      	uxth	r2, r3
 800a9a4:	23f0      	movs	r3, #240	@ 0xf0
 800a9a6:	18fb      	adds	r3, r7, r3
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	b29b      	uxth	r3, r3
 800a9ac:	029b      	lsls	r3, r3, #10
 800a9ae:	b29b      	uxth	r3, r3
 800a9b0:	4313      	orrs	r3, r2
 800a9b2:	b29b      	uxth	r3, r3
 800a9b4:	4aad      	ldr	r2, [pc, #692]	@ (800ac6c <USB_EPStartXfer+0xb20>)
 800a9b6:	4313      	orrs	r3, r2
 800a9b8:	b29a      	uxth	r2, r3
 800a9ba:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a9bc:	801a      	strh	r2, [r3, #0]
 800a9be:	e01a      	b.n	800a9f6 <USB_EPStartXfer+0x8aa>
 800a9c0:	683b      	ldr	r3, [r7, #0]
 800a9c2:	785b      	ldrb	r3, [r3, #1]
 800a9c4:	2b01      	cmp	r3, #1
 800a9c6:	d116      	bne.n	800a9f6 <USB_EPStartXfer+0x8aa>
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	2250      	movs	r2, #80	@ 0x50
 800a9cc:	5a9b      	ldrh	r3, [r3, r2]
 800a9ce:	b29b      	uxth	r3, r3
 800a9d0:	001a      	movs	r2, r3
 800a9d2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a9d4:	189b      	adds	r3, r3, r2
 800a9d6:	673b      	str	r3, [r7, #112]	@ 0x70
 800a9d8:	683b      	ldr	r3, [r7, #0]
 800a9da:	781b      	ldrb	r3, [r3, #0]
 800a9dc:	00da      	lsls	r2, r3, #3
 800a9de:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800a9e0:	18d3      	adds	r3, r2, r3
 800a9e2:	4aa1      	ldr	r2, [pc, #644]	@ (800ac68 <USB_EPStartXfer+0xb1c>)
 800a9e4:	4694      	mov	ip, r2
 800a9e6:	4463      	add	r3, ip
 800a9e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800a9ea:	1d7b      	adds	r3, r7, #5
 800a9ec:	33ff      	adds	r3, #255	@ 0xff
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	b29a      	uxth	r2, r3
 800a9f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a9f4:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800a9f6:	2076      	movs	r0, #118	@ 0x76
 800a9f8:	183b      	adds	r3, r7, r0
 800a9fa:	683a      	ldr	r2, [r7, #0]
 800a9fc:	8952      	ldrh	r2, [r2, #10]
 800a9fe:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800aa00:	683b      	ldr	r3, [r7, #0]
 800aa02:	6959      	ldr	r1, [r3, #20]
 800aa04:	1d7b      	adds	r3, r7, #5
 800aa06:	33ff      	adds	r3, #255	@ 0xff
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	b29c      	uxth	r4, r3
 800aa0c:	183b      	adds	r3, r7, r0
 800aa0e:	881a      	ldrh	r2, [r3, #0]
 800aa10:	6878      	ldr	r0, [r7, #4]
 800aa12:	0023      	movs	r3, r4
 800aa14:	f000 fe04 	bl	800b620 <USB_WritePMA>
 800aa18:	e0ab      	b.n	800ab72 <USB_EPStartXfer+0xa26>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800aa1a:	683b      	ldr	r3, [r7, #0]
 800aa1c:	785b      	ldrb	r3, [r3, #1]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d000      	beq.n	800aa24 <USB_EPStartXfer+0x8d8>
 800aa22:	e070      	b.n	800ab06 <USB_EPStartXfer+0x9ba>
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	2250      	movs	r2, #80	@ 0x50
 800aa2c:	5a9b      	ldrh	r3, [r3, r2]
 800aa2e:	b29b      	uxth	r3, r3
 800aa30:	001a      	movs	r2, r3
 800aa32:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800aa34:	189b      	adds	r3, r3, r2
 800aa36:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800aa38:	683b      	ldr	r3, [r7, #0]
 800aa3a:	781b      	ldrb	r3, [r3, #0]
 800aa3c:	00da      	lsls	r2, r3, #3
 800aa3e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800aa40:	18d3      	adds	r3, r2, r3
 800aa42:	4a8b      	ldr	r2, [pc, #556]	@ (800ac70 <USB_EPStartXfer+0xb24>)
 800aa44:	4694      	mov	ip, r2
 800aa46:	4463      	add	r3, ip
 800aa48:	67bb      	str	r3, [r7, #120]	@ 0x78
 800aa4a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aa4c:	881b      	ldrh	r3, [r3, #0]
 800aa4e:	b29b      	uxth	r3, r3
 800aa50:	059b      	lsls	r3, r3, #22
 800aa52:	0d9b      	lsrs	r3, r3, #22
 800aa54:	b29a      	uxth	r2, r3
 800aa56:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aa58:	801a      	strh	r2, [r3, #0]
 800aa5a:	1d7b      	adds	r3, r7, #5
 800aa5c:	33ff      	adds	r3, #255	@ 0xff
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	2b00      	cmp	r3, #0
 800aa62:	d108      	bne.n	800aa76 <USB_EPStartXfer+0x92a>
 800aa64:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aa66:	881b      	ldrh	r3, [r3, #0]
 800aa68:	b29b      	uxth	r3, r3
 800aa6a:	4a80      	ldr	r2, [pc, #512]	@ (800ac6c <USB_EPStartXfer+0xb20>)
 800aa6c:	4313      	orrs	r3, r2
 800aa6e:	b29a      	uxth	r2, r3
 800aa70:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aa72:	801a      	strh	r2, [r3, #0]
 800aa74:	e06c      	b.n	800ab50 <USB_EPStartXfer+0xa04>
 800aa76:	1d7b      	adds	r3, r7, #5
 800aa78:	33ff      	adds	r3, #255	@ 0xff
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	2b3e      	cmp	r3, #62	@ 0x3e
 800aa7e:	d81f      	bhi.n	800aac0 <USB_EPStartXfer+0x974>
 800aa80:	1d7b      	adds	r3, r7, #5
 800aa82:	33ff      	adds	r3, #255	@ 0xff
 800aa84:	681b      	ldr	r3, [r3, #0]
 800aa86:	085b      	lsrs	r3, r3, #1
 800aa88:	21ec      	movs	r1, #236	@ 0xec
 800aa8a:	187a      	adds	r2, r7, r1
 800aa8c:	6013      	str	r3, [r2, #0]
 800aa8e:	1d7b      	adds	r3, r7, #5
 800aa90:	33ff      	adds	r3, #255	@ 0xff
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	2201      	movs	r2, #1
 800aa96:	4013      	ands	r3, r2
 800aa98:	d004      	beq.n	800aaa4 <USB_EPStartXfer+0x958>
 800aa9a:	187b      	adds	r3, r7, r1
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	3301      	adds	r3, #1
 800aaa0:	187a      	adds	r2, r7, r1
 800aaa2:	6013      	str	r3, [r2, #0]
 800aaa4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aaa6:	881b      	ldrh	r3, [r3, #0]
 800aaa8:	b29a      	uxth	r2, r3
 800aaaa:	23ec      	movs	r3, #236	@ 0xec
 800aaac:	18fb      	adds	r3, r7, r3
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	b29b      	uxth	r3, r3
 800aab2:	029b      	lsls	r3, r3, #10
 800aab4:	b29b      	uxth	r3, r3
 800aab6:	4313      	orrs	r3, r2
 800aab8:	b29a      	uxth	r2, r3
 800aaba:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aabc:	801a      	strh	r2, [r3, #0]
 800aabe:	e047      	b.n	800ab50 <USB_EPStartXfer+0xa04>
 800aac0:	1d7b      	adds	r3, r7, #5
 800aac2:	33ff      	adds	r3, #255	@ 0xff
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	095b      	lsrs	r3, r3, #5
 800aac8:	21ec      	movs	r1, #236	@ 0xec
 800aaca:	187a      	adds	r2, r7, r1
 800aacc:	6013      	str	r3, [r2, #0]
 800aace:	1d7b      	adds	r3, r7, #5
 800aad0:	33ff      	adds	r3, #255	@ 0xff
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	221f      	movs	r2, #31
 800aad6:	4013      	ands	r3, r2
 800aad8:	d104      	bne.n	800aae4 <USB_EPStartXfer+0x998>
 800aada:	187b      	adds	r3, r7, r1
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	3b01      	subs	r3, #1
 800aae0:	187a      	adds	r2, r7, r1
 800aae2:	6013      	str	r3, [r2, #0]
 800aae4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800aae6:	881b      	ldrh	r3, [r3, #0]
 800aae8:	b29a      	uxth	r2, r3
 800aaea:	23ec      	movs	r3, #236	@ 0xec
 800aaec:	18fb      	adds	r3, r7, r3
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	b29b      	uxth	r3, r3
 800aaf2:	029b      	lsls	r3, r3, #10
 800aaf4:	b29b      	uxth	r3, r3
 800aaf6:	4313      	orrs	r3, r2
 800aaf8:	b29b      	uxth	r3, r3
 800aafa:	4a5c      	ldr	r2, [pc, #368]	@ (800ac6c <USB_EPStartXfer+0xb20>)
 800aafc:	4313      	orrs	r3, r2
 800aafe:	b29a      	uxth	r2, r3
 800ab00:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ab02:	801a      	strh	r2, [r3, #0]
 800ab04:	e024      	b.n	800ab50 <USB_EPStartXfer+0xa04>
 800ab06:	683b      	ldr	r3, [r7, #0]
 800ab08:	785b      	ldrb	r3, [r3, #1]
 800ab0a:	2b01      	cmp	r3, #1
 800ab0c:	d120      	bne.n	800ab50 <USB_EPStartXfer+0xa04>
 800ab0e:	687b      	ldr	r3, [r7, #4]
 800ab10:	2184      	movs	r1, #132	@ 0x84
 800ab12:	187a      	adds	r2, r7, r1
 800ab14:	6013      	str	r3, [r2, #0]
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	2250      	movs	r2, #80	@ 0x50
 800ab1a:	5a9b      	ldrh	r3, [r3, r2]
 800ab1c:	b29b      	uxth	r3, r3
 800ab1e:	001a      	movs	r2, r3
 800ab20:	187b      	adds	r3, r7, r1
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	189b      	adds	r3, r3, r2
 800ab26:	187a      	adds	r2, r7, r1
 800ab28:	6013      	str	r3, [r2, #0]
 800ab2a:	683b      	ldr	r3, [r7, #0]
 800ab2c:	781b      	ldrb	r3, [r3, #0]
 800ab2e:	00da      	lsls	r2, r3, #3
 800ab30:	187b      	adds	r3, r7, r1
 800ab32:	681b      	ldr	r3, [r3, #0]
 800ab34:	18d3      	adds	r3, r2, r3
 800ab36:	4a4e      	ldr	r2, [pc, #312]	@ (800ac70 <USB_EPStartXfer+0xb24>)
 800ab38:	4694      	mov	ip, r2
 800ab3a:	4463      	add	r3, ip
 800ab3c:	2180      	movs	r1, #128	@ 0x80
 800ab3e:	187a      	adds	r2, r7, r1
 800ab40:	6013      	str	r3, [r2, #0]
 800ab42:	1d7b      	adds	r3, r7, #5
 800ab44:	33ff      	adds	r3, #255	@ 0xff
 800ab46:	681b      	ldr	r3, [r3, #0]
 800ab48:	b29a      	uxth	r2, r3
 800ab4a:	187b      	adds	r3, r7, r1
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800ab50:	2076      	movs	r0, #118	@ 0x76
 800ab52:	183b      	adds	r3, r7, r0
 800ab54:	683a      	ldr	r2, [r7, #0]
 800ab56:	8912      	ldrh	r2, [r2, #8]
 800ab58:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	6959      	ldr	r1, [r3, #20]
 800ab5e:	1d7b      	adds	r3, r7, #5
 800ab60:	33ff      	adds	r3, #255	@ 0xff
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	b29c      	uxth	r4, r3
 800ab66:	183b      	adds	r3, r7, r0
 800ab68:	881a      	ldrh	r2, [r3, #0]
 800ab6a:	6878      	ldr	r0, [r7, #4]
 800ab6c:	0023      	movs	r3, r4
 800ab6e:	f000 fd57 	bl	800b620 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800ab72:	687a      	ldr	r2, [r7, #4]
 800ab74:	683b      	ldr	r3, [r7, #0]
 800ab76:	781b      	ldrb	r3, [r3, #0]
 800ab78:	009b      	lsls	r3, r3, #2
 800ab7a:	18d3      	adds	r3, r2, r3
 800ab7c:	881b      	ldrh	r3, [r3, #0]
 800ab7e:	b29a      	uxth	r2, r3
 800ab80:	200a      	movs	r0, #10
 800ab82:	183b      	adds	r3, r7, r0
 800ab84:	493b      	ldr	r1, [pc, #236]	@ (800ac74 <USB_EPStartXfer+0xb28>)
 800ab86:	400a      	ands	r2, r1
 800ab88:	801a      	strh	r2, [r3, #0]
 800ab8a:	183b      	adds	r3, r7, r0
 800ab8c:	183a      	adds	r2, r7, r0
 800ab8e:	8812      	ldrh	r2, [r2, #0]
 800ab90:	2110      	movs	r1, #16
 800ab92:	404a      	eors	r2, r1
 800ab94:	801a      	strh	r2, [r3, #0]
 800ab96:	183b      	adds	r3, r7, r0
 800ab98:	183a      	adds	r2, r7, r0
 800ab9a:	8812      	ldrh	r2, [r2, #0]
 800ab9c:	2120      	movs	r1, #32
 800ab9e:	404a      	eors	r2, r1
 800aba0:	801a      	strh	r2, [r3, #0]
 800aba2:	687a      	ldr	r2, [r7, #4]
 800aba4:	683b      	ldr	r3, [r7, #0]
 800aba6:	781b      	ldrb	r3, [r3, #0]
 800aba8:	009b      	lsls	r3, r3, #2
 800abaa:	18d3      	adds	r3, r2, r3
 800abac:	183a      	adds	r2, r7, r0
 800abae:	8812      	ldrh	r2, [r2, #0]
 800abb0:	4931      	ldr	r1, [pc, #196]	@ (800ac78 <USB_EPStartXfer+0xb2c>)
 800abb2:	430a      	orrs	r2, r1
 800abb4:	b292      	uxth	r2, r2
 800abb6:	801a      	strh	r2, [r3, #0]
 800abb8:	f000 fbe9 	bl	800b38e <USB_EPStartXfer+0x1242>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800abbc:	683b      	ldr	r3, [r7, #0]
 800abbe:	7b1b      	ldrb	r3, [r3, #12]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d000      	beq.n	800abc6 <USB_EPStartXfer+0xa7a>
 800abc4:	e0a8      	b.n	800ad18 <USB_EPStartXfer+0xbcc>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800abc6:	683b      	ldr	r3, [r7, #0]
 800abc8:	699a      	ldr	r2, [r3, #24]
 800abca:	683b      	ldr	r3, [r7, #0]
 800abcc:	691b      	ldr	r3, [r3, #16]
 800abce:	429a      	cmp	r2, r3
 800abd0:	d90d      	bls.n	800abee <USB_EPStartXfer+0xaa2>
      {
        len = ep->maxpacket;
 800abd2:	683b      	ldr	r3, [r7, #0]
 800abd4:	691b      	ldr	r3, [r3, #16]
 800abd6:	1d7a      	adds	r2, r7, #5
 800abd8:	32ff      	adds	r2, #255	@ 0xff
 800abda:	6013      	str	r3, [r2, #0]
        ep->xfer_len -= len;
 800abdc:	683b      	ldr	r3, [r7, #0]
 800abde:	699a      	ldr	r2, [r3, #24]
 800abe0:	1d7b      	adds	r3, r7, #5
 800abe2:	33ff      	adds	r3, #255	@ 0xff
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	1ad2      	subs	r2, r2, r3
 800abe8:	683b      	ldr	r3, [r7, #0]
 800abea:	619a      	str	r2, [r3, #24]
 800abec:	e007      	b.n	800abfe <USB_EPStartXfer+0xab2>
      }
      else
      {
        len = ep->xfer_len;
 800abee:	683b      	ldr	r3, [r7, #0]
 800abf0:	699b      	ldr	r3, [r3, #24]
 800abf2:	1d7a      	adds	r2, r7, #5
 800abf4:	32ff      	adds	r2, #255	@ 0xff
 800abf6:	6013      	str	r3, [r2, #0]
        ep->xfer_len = 0U;
 800abf8:	683b      	ldr	r3, [r7, #0]
 800abfa:	2200      	movs	r2, #0
 800abfc:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	2190      	movs	r1, #144	@ 0x90
 800ac02:	187a      	adds	r2, r7, r1
 800ac04:	6013      	str	r3, [r2, #0]
 800ac06:	687b      	ldr	r3, [r7, #4]
 800ac08:	2250      	movs	r2, #80	@ 0x50
 800ac0a:	5a9b      	ldrh	r3, [r3, r2]
 800ac0c:	b29b      	uxth	r3, r3
 800ac0e:	001a      	movs	r2, r3
 800ac10:	187b      	adds	r3, r7, r1
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	189b      	adds	r3, r3, r2
 800ac16:	187a      	adds	r2, r7, r1
 800ac18:	6013      	str	r3, [r2, #0]
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	781b      	ldrb	r3, [r3, #0]
 800ac1e:	00da      	lsls	r2, r3, #3
 800ac20:	187b      	adds	r3, r7, r1
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	18d3      	adds	r3, r2, r3
 800ac26:	4a10      	ldr	r2, [pc, #64]	@ (800ac68 <USB_EPStartXfer+0xb1c>)
 800ac28:	4694      	mov	ip, r2
 800ac2a:	4463      	add	r3, ip
 800ac2c:	218c      	movs	r1, #140	@ 0x8c
 800ac2e:	187a      	adds	r2, r7, r1
 800ac30:	6013      	str	r3, [r2, #0]
 800ac32:	187b      	adds	r3, r7, r1
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	881b      	ldrh	r3, [r3, #0]
 800ac38:	b29b      	uxth	r3, r3
 800ac3a:	059b      	lsls	r3, r3, #22
 800ac3c:	0d9b      	lsrs	r3, r3, #22
 800ac3e:	b29a      	uxth	r2, r3
 800ac40:	187b      	adds	r3, r7, r1
 800ac42:	681b      	ldr	r3, [r3, #0]
 800ac44:	801a      	strh	r2, [r3, #0]
 800ac46:	1d7b      	adds	r3, r7, #5
 800ac48:	33ff      	adds	r3, #255	@ 0xff
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d115      	bne.n	800ac7c <USB_EPStartXfer+0xb30>
 800ac50:	187b      	adds	r3, r7, r1
 800ac52:	681b      	ldr	r3, [r3, #0]
 800ac54:	881b      	ldrh	r3, [r3, #0]
 800ac56:	b29b      	uxth	r3, r3
 800ac58:	4a04      	ldr	r2, [pc, #16]	@ (800ac6c <USB_EPStartXfer+0xb20>)
 800ac5a:	4313      	orrs	r3, r2
 800ac5c:	b29a      	uxth	r2, r3
 800ac5e:	187b      	adds	r3, r7, r1
 800ac60:	681b      	ldr	r3, [r3, #0]
 800ac62:	801a      	strh	r2, [r3, #0]
 800ac64:	e36e      	b.n	800b344 <USB_EPStartXfer+0x11f8>
 800ac66:	46c0      	nop			@ (mov r8, r8)
 800ac68:	00000406 	.word	0x00000406
 800ac6c:	ffff8000 	.word	0xffff8000
 800ac70:	00000402 	.word	0x00000402
 800ac74:	ffff8fbf 	.word	0xffff8fbf
 800ac78:	ffff8080 	.word	0xffff8080
 800ac7c:	1d7b      	adds	r3, r7, #5
 800ac7e:	33ff      	adds	r3, #255	@ 0xff
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	2b3e      	cmp	r3, #62	@ 0x3e
 800ac84:	d822      	bhi.n	800accc <USB_EPStartXfer+0xb80>
 800ac86:	1d7b      	adds	r3, r7, #5
 800ac88:	33ff      	adds	r3, #255	@ 0xff
 800ac8a:	681b      	ldr	r3, [r3, #0]
 800ac8c:	085b      	lsrs	r3, r3, #1
 800ac8e:	21e8      	movs	r1, #232	@ 0xe8
 800ac90:	187a      	adds	r2, r7, r1
 800ac92:	6013      	str	r3, [r2, #0]
 800ac94:	1d7b      	adds	r3, r7, #5
 800ac96:	33ff      	adds	r3, #255	@ 0xff
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	2201      	movs	r2, #1
 800ac9c:	4013      	ands	r3, r2
 800ac9e:	d004      	beq.n	800acaa <USB_EPStartXfer+0xb5e>
 800aca0:	187b      	adds	r3, r7, r1
 800aca2:	681b      	ldr	r3, [r3, #0]
 800aca4:	3301      	adds	r3, #1
 800aca6:	187a      	adds	r2, r7, r1
 800aca8:	6013      	str	r3, [r2, #0]
 800acaa:	218c      	movs	r1, #140	@ 0x8c
 800acac:	187b      	adds	r3, r7, r1
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	881b      	ldrh	r3, [r3, #0]
 800acb2:	b29a      	uxth	r2, r3
 800acb4:	23e8      	movs	r3, #232	@ 0xe8
 800acb6:	18fb      	adds	r3, r7, r3
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	b29b      	uxth	r3, r3
 800acbc:	029b      	lsls	r3, r3, #10
 800acbe:	b29b      	uxth	r3, r3
 800acc0:	4313      	orrs	r3, r2
 800acc2:	b29a      	uxth	r2, r3
 800acc4:	187b      	adds	r3, r7, r1
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	801a      	strh	r2, [r3, #0]
 800acca:	e33b      	b.n	800b344 <USB_EPStartXfer+0x11f8>
 800accc:	1d7b      	adds	r3, r7, #5
 800acce:	33ff      	adds	r3, #255	@ 0xff
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	095b      	lsrs	r3, r3, #5
 800acd4:	21e8      	movs	r1, #232	@ 0xe8
 800acd6:	187a      	adds	r2, r7, r1
 800acd8:	6013      	str	r3, [r2, #0]
 800acda:	1d7b      	adds	r3, r7, #5
 800acdc:	33ff      	adds	r3, #255	@ 0xff
 800acde:	681b      	ldr	r3, [r3, #0]
 800ace0:	221f      	movs	r2, #31
 800ace2:	4013      	ands	r3, r2
 800ace4:	d104      	bne.n	800acf0 <USB_EPStartXfer+0xba4>
 800ace6:	187b      	adds	r3, r7, r1
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	3b01      	subs	r3, #1
 800acec:	187a      	adds	r2, r7, r1
 800acee:	6013      	str	r3, [r2, #0]
 800acf0:	218c      	movs	r1, #140	@ 0x8c
 800acf2:	187b      	adds	r3, r7, r1
 800acf4:	681b      	ldr	r3, [r3, #0]
 800acf6:	881b      	ldrh	r3, [r3, #0]
 800acf8:	b29a      	uxth	r2, r3
 800acfa:	23e8      	movs	r3, #232	@ 0xe8
 800acfc:	18fb      	adds	r3, r7, r3
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	b29b      	uxth	r3, r3
 800ad02:	029b      	lsls	r3, r3, #10
 800ad04:	b29b      	uxth	r3, r3
 800ad06:	4313      	orrs	r3, r2
 800ad08:	b29b      	uxth	r3, r3
 800ad0a:	4ad7      	ldr	r2, [pc, #860]	@ (800b068 <USB_EPStartXfer+0xf1c>)
 800ad0c:	4313      	orrs	r3, r2
 800ad0e:	b29a      	uxth	r2, r3
 800ad10:	187b      	adds	r3, r7, r1
 800ad12:	681b      	ldr	r3, [r3, #0]
 800ad14:	801a      	strh	r2, [r3, #0]
 800ad16:	e315      	b.n	800b344 <USB_EPStartXfer+0x11f8>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	78db      	ldrb	r3, [r3, #3]
 800ad1c:	2b02      	cmp	r3, #2
 800ad1e:	d000      	beq.n	800ad22 <USB_EPStartXfer+0xbd6>
 800ad20:	e189      	b.n	800b036 <USB_EPStartXfer+0xeea>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800ad22:	683b      	ldr	r3, [r7, #0]
 800ad24:	785b      	ldrb	r3, [r3, #1]
 800ad26:	2b00      	cmp	r3, #0
 800ad28:	d000      	beq.n	800ad2c <USB_EPStartXfer+0xbe0>
 800ad2a:	e07b      	b.n	800ae24 <USB_EPStartXfer+0xcd8>
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	21ac      	movs	r1, #172	@ 0xac
 800ad30:	187a      	adds	r2, r7, r1
 800ad32:	6013      	str	r3, [r2, #0]
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	2250      	movs	r2, #80	@ 0x50
 800ad38:	5a9b      	ldrh	r3, [r3, r2]
 800ad3a:	b29b      	uxth	r3, r3
 800ad3c:	001a      	movs	r2, r3
 800ad3e:	187b      	adds	r3, r7, r1
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	189b      	adds	r3, r3, r2
 800ad44:	187a      	adds	r2, r7, r1
 800ad46:	6013      	str	r3, [r2, #0]
 800ad48:	683b      	ldr	r3, [r7, #0]
 800ad4a:	781b      	ldrb	r3, [r3, #0]
 800ad4c:	00da      	lsls	r2, r3, #3
 800ad4e:	187b      	adds	r3, r7, r1
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	18d3      	adds	r3, r2, r3
 800ad54:	4ac5      	ldr	r2, [pc, #788]	@ (800b06c <USB_EPStartXfer+0xf20>)
 800ad56:	4694      	mov	ip, r2
 800ad58:	4463      	add	r3, ip
 800ad5a:	21a8      	movs	r1, #168	@ 0xa8
 800ad5c:	187a      	adds	r2, r7, r1
 800ad5e:	6013      	str	r3, [r2, #0]
 800ad60:	187b      	adds	r3, r7, r1
 800ad62:	681b      	ldr	r3, [r3, #0]
 800ad64:	881b      	ldrh	r3, [r3, #0]
 800ad66:	b29b      	uxth	r3, r3
 800ad68:	059b      	lsls	r3, r3, #22
 800ad6a:	0d9b      	lsrs	r3, r3, #22
 800ad6c:	b29a      	uxth	r2, r3
 800ad6e:	187b      	adds	r3, r7, r1
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	801a      	strh	r2, [r3, #0]
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	691b      	ldr	r3, [r3, #16]
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d10a      	bne.n	800ad92 <USB_EPStartXfer+0xc46>
 800ad7c:	187b      	adds	r3, r7, r1
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	881b      	ldrh	r3, [r3, #0]
 800ad82:	b29b      	uxth	r3, r3
 800ad84:	4ab8      	ldr	r2, [pc, #736]	@ (800b068 <USB_EPStartXfer+0xf1c>)
 800ad86:	4313      	orrs	r3, r2
 800ad88:	b29a      	uxth	r2, r3
 800ad8a:	187b      	adds	r3, r7, r1
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	801a      	strh	r2, [r3, #0]
 800ad90:	e06c      	b.n	800ae6c <USB_EPStartXfer+0xd20>
 800ad92:	683b      	ldr	r3, [r7, #0]
 800ad94:	691b      	ldr	r3, [r3, #16]
 800ad96:	2b3e      	cmp	r3, #62	@ 0x3e
 800ad98:	d820      	bhi.n	800addc <USB_EPStartXfer+0xc90>
 800ad9a:	683b      	ldr	r3, [r7, #0]
 800ad9c:	691b      	ldr	r3, [r3, #16]
 800ad9e:	085b      	lsrs	r3, r3, #1
 800ada0:	21e4      	movs	r1, #228	@ 0xe4
 800ada2:	187a      	adds	r2, r7, r1
 800ada4:	6013      	str	r3, [r2, #0]
 800ada6:	683b      	ldr	r3, [r7, #0]
 800ada8:	691b      	ldr	r3, [r3, #16]
 800adaa:	2201      	movs	r2, #1
 800adac:	4013      	ands	r3, r2
 800adae:	d004      	beq.n	800adba <USB_EPStartXfer+0xc6e>
 800adb0:	187b      	adds	r3, r7, r1
 800adb2:	681b      	ldr	r3, [r3, #0]
 800adb4:	3301      	adds	r3, #1
 800adb6:	187a      	adds	r2, r7, r1
 800adb8:	6013      	str	r3, [r2, #0]
 800adba:	21a8      	movs	r1, #168	@ 0xa8
 800adbc:	187b      	adds	r3, r7, r1
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	881b      	ldrh	r3, [r3, #0]
 800adc2:	b29a      	uxth	r2, r3
 800adc4:	23e4      	movs	r3, #228	@ 0xe4
 800adc6:	18fb      	adds	r3, r7, r3
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	b29b      	uxth	r3, r3
 800adcc:	029b      	lsls	r3, r3, #10
 800adce:	b29b      	uxth	r3, r3
 800add0:	4313      	orrs	r3, r2
 800add2:	b29a      	uxth	r2, r3
 800add4:	187b      	adds	r3, r7, r1
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	801a      	strh	r2, [r3, #0]
 800adda:	e047      	b.n	800ae6c <USB_EPStartXfer+0xd20>
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	691b      	ldr	r3, [r3, #16]
 800ade0:	095b      	lsrs	r3, r3, #5
 800ade2:	21e4      	movs	r1, #228	@ 0xe4
 800ade4:	187a      	adds	r2, r7, r1
 800ade6:	6013      	str	r3, [r2, #0]
 800ade8:	683b      	ldr	r3, [r7, #0]
 800adea:	691b      	ldr	r3, [r3, #16]
 800adec:	221f      	movs	r2, #31
 800adee:	4013      	ands	r3, r2
 800adf0:	d104      	bne.n	800adfc <USB_EPStartXfer+0xcb0>
 800adf2:	187b      	adds	r3, r7, r1
 800adf4:	681b      	ldr	r3, [r3, #0]
 800adf6:	3b01      	subs	r3, #1
 800adf8:	187a      	adds	r2, r7, r1
 800adfa:	6013      	str	r3, [r2, #0]
 800adfc:	21a8      	movs	r1, #168	@ 0xa8
 800adfe:	187b      	adds	r3, r7, r1
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	881b      	ldrh	r3, [r3, #0]
 800ae04:	b29a      	uxth	r2, r3
 800ae06:	23e4      	movs	r3, #228	@ 0xe4
 800ae08:	18fb      	adds	r3, r7, r3
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	b29b      	uxth	r3, r3
 800ae0e:	029b      	lsls	r3, r3, #10
 800ae10:	b29b      	uxth	r3, r3
 800ae12:	4313      	orrs	r3, r2
 800ae14:	b29b      	uxth	r3, r3
 800ae16:	4a94      	ldr	r2, [pc, #592]	@ (800b068 <USB_EPStartXfer+0xf1c>)
 800ae18:	4313      	orrs	r3, r2
 800ae1a:	b29a      	uxth	r2, r3
 800ae1c:	187b      	adds	r3, r7, r1
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	801a      	strh	r2, [r3, #0]
 800ae22:	e023      	b.n	800ae6c <USB_EPStartXfer+0xd20>
 800ae24:	683b      	ldr	r3, [r7, #0]
 800ae26:	785b      	ldrb	r3, [r3, #1]
 800ae28:	2b01      	cmp	r3, #1
 800ae2a:	d11f      	bne.n	800ae6c <USB_EPStartXfer+0xd20>
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	21b4      	movs	r1, #180	@ 0xb4
 800ae30:	187a      	adds	r2, r7, r1
 800ae32:	6013      	str	r3, [r2, #0]
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	2250      	movs	r2, #80	@ 0x50
 800ae38:	5a9b      	ldrh	r3, [r3, r2]
 800ae3a:	b29b      	uxth	r3, r3
 800ae3c:	001a      	movs	r2, r3
 800ae3e:	187b      	adds	r3, r7, r1
 800ae40:	681b      	ldr	r3, [r3, #0]
 800ae42:	189b      	adds	r3, r3, r2
 800ae44:	187a      	adds	r2, r7, r1
 800ae46:	6013      	str	r3, [r2, #0]
 800ae48:	683b      	ldr	r3, [r7, #0]
 800ae4a:	781b      	ldrb	r3, [r3, #0]
 800ae4c:	00da      	lsls	r2, r3, #3
 800ae4e:	187b      	adds	r3, r7, r1
 800ae50:	681b      	ldr	r3, [r3, #0]
 800ae52:	18d3      	adds	r3, r2, r3
 800ae54:	4a85      	ldr	r2, [pc, #532]	@ (800b06c <USB_EPStartXfer+0xf20>)
 800ae56:	4694      	mov	ip, r2
 800ae58:	4463      	add	r3, ip
 800ae5a:	21b0      	movs	r1, #176	@ 0xb0
 800ae5c:	187a      	adds	r2, r7, r1
 800ae5e:	6013      	str	r3, [r2, #0]
 800ae60:	683b      	ldr	r3, [r7, #0]
 800ae62:	691b      	ldr	r3, [r3, #16]
 800ae64:	b29a      	uxth	r2, r3
 800ae66:	187b      	adds	r3, r7, r1
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	801a      	strh	r2, [r3, #0]
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	22a4      	movs	r2, #164	@ 0xa4
 800ae70:	18ba      	adds	r2, r7, r2
 800ae72:	6013      	str	r3, [r2, #0]
 800ae74:	683b      	ldr	r3, [r7, #0]
 800ae76:	785b      	ldrb	r3, [r3, #1]
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d000      	beq.n	800ae7e <USB_EPStartXfer+0xd32>
 800ae7c:	e07b      	b.n	800af76 <USB_EPStartXfer+0xe2a>
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	219c      	movs	r1, #156	@ 0x9c
 800ae82:	187a      	adds	r2, r7, r1
 800ae84:	6013      	str	r3, [r2, #0]
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	2250      	movs	r2, #80	@ 0x50
 800ae8a:	5a9b      	ldrh	r3, [r3, r2]
 800ae8c:	b29b      	uxth	r3, r3
 800ae8e:	001a      	movs	r2, r3
 800ae90:	187b      	adds	r3, r7, r1
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	189b      	adds	r3, r3, r2
 800ae96:	187a      	adds	r2, r7, r1
 800ae98:	6013      	str	r3, [r2, #0]
 800ae9a:	683b      	ldr	r3, [r7, #0]
 800ae9c:	781b      	ldrb	r3, [r3, #0]
 800ae9e:	00da      	lsls	r2, r3, #3
 800aea0:	187b      	adds	r3, r7, r1
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	18d3      	adds	r3, r2, r3
 800aea6:	4a72      	ldr	r2, [pc, #456]	@ (800b070 <USB_EPStartXfer+0xf24>)
 800aea8:	4694      	mov	ip, r2
 800aeaa:	4463      	add	r3, ip
 800aeac:	2198      	movs	r1, #152	@ 0x98
 800aeae:	187a      	adds	r2, r7, r1
 800aeb0:	6013      	str	r3, [r2, #0]
 800aeb2:	187b      	adds	r3, r7, r1
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	881b      	ldrh	r3, [r3, #0]
 800aeb8:	b29b      	uxth	r3, r3
 800aeba:	059b      	lsls	r3, r3, #22
 800aebc:	0d9b      	lsrs	r3, r3, #22
 800aebe:	b29a      	uxth	r2, r3
 800aec0:	187b      	adds	r3, r7, r1
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	801a      	strh	r2, [r3, #0]
 800aec6:	683b      	ldr	r3, [r7, #0]
 800aec8:	691b      	ldr	r3, [r3, #16]
 800aeca:	2b00      	cmp	r3, #0
 800aecc:	d10a      	bne.n	800aee4 <USB_EPStartXfer+0xd98>
 800aece:	187b      	adds	r3, r7, r1
 800aed0:	681b      	ldr	r3, [r3, #0]
 800aed2:	881b      	ldrh	r3, [r3, #0]
 800aed4:	b29b      	uxth	r3, r3
 800aed6:	4a64      	ldr	r2, [pc, #400]	@ (800b068 <USB_EPStartXfer+0xf1c>)
 800aed8:	4313      	orrs	r3, r2
 800aeda:	b29a      	uxth	r2, r3
 800aedc:	187b      	adds	r3, r7, r1
 800aede:	681b      	ldr	r3, [r3, #0]
 800aee0:	801a      	strh	r2, [r3, #0]
 800aee2:	e069      	b.n	800afb8 <USB_EPStartXfer+0xe6c>
 800aee4:	683b      	ldr	r3, [r7, #0]
 800aee6:	691b      	ldr	r3, [r3, #16]
 800aee8:	2b3e      	cmp	r3, #62	@ 0x3e
 800aeea:	d820      	bhi.n	800af2e <USB_EPStartXfer+0xde2>
 800aeec:	683b      	ldr	r3, [r7, #0]
 800aeee:	691b      	ldr	r3, [r3, #16]
 800aef0:	085b      	lsrs	r3, r3, #1
 800aef2:	21e0      	movs	r1, #224	@ 0xe0
 800aef4:	187a      	adds	r2, r7, r1
 800aef6:	6013      	str	r3, [r2, #0]
 800aef8:	683b      	ldr	r3, [r7, #0]
 800aefa:	691b      	ldr	r3, [r3, #16]
 800aefc:	2201      	movs	r2, #1
 800aefe:	4013      	ands	r3, r2
 800af00:	d004      	beq.n	800af0c <USB_EPStartXfer+0xdc0>
 800af02:	187b      	adds	r3, r7, r1
 800af04:	681b      	ldr	r3, [r3, #0]
 800af06:	3301      	adds	r3, #1
 800af08:	187a      	adds	r2, r7, r1
 800af0a:	6013      	str	r3, [r2, #0]
 800af0c:	2198      	movs	r1, #152	@ 0x98
 800af0e:	187b      	adds	r3, r7, r1
 800af10:	681b      	ldr	r3, [r3, #0]
 800af12:	881b      	ldrh	r3, [r3, #0]
 800af14:	b29a      	uxth	r2, r3
 800af16:	23e0      	movs	r3, #224	@ 0xe0
 800af18:	18fb      	adds	r3, r7, r3
 800af1a:	681b      	ldr	r3, [r3, #0]
 800af1c:	b29b      	uxth	r3, r3
 800af1e:	029b      	lsls	r3, r3, #10
 800af20:	b29b      	uxth	r3, r3
 800af22:	4313      	orrs	r3, r2
 800af24:	b29a      	uxth	r2, r3
 800af26:	187b      	adds	r3, r7, r1
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	801a      	strh	r2, [r3, #0]
 800af2c:	e044      	b.n	800afb8 <USB_EPStartXfer+0xe6c>
 800af2e:	683b      	ldr	r3, [r7, #0]
 800af30:	691b      	ldr	r3, [r3, #16]
 800af32:	095b      	lsrs	r3, r3, #5
 800af34:	21e0      	movs	r1, #224	@ 0xe0
 800af36:	187a      	adds	r2, r7, r1
 800af38:	6013      	str	r3, [r2, #0]
 800af3a:	683b      	ldr	r3, [r7, #0]
 800af3c:	691b      	ldr	r3, [r3, #16]
 800af3e:	221f      	movs	r2, #31
 800af40:	4013      	ands	r3, r2
 800af42:	d104      	bne.n	800af4e <USB_EPStartXfer+0xe02>
 800af44:	187b      	adds	r3, r7, r1
 800af46:	681b      	ldr	r3, [r3, #0]
 800af48:	3b01      	subs	r3, #1
 800af4a:	187a      	adds	r2, r7, r1
 800af4c:	6013      	str	r3, [r2, #0]
 800af4e:	2198      	movs	r1, #152	@ 0x98
 800af50:	187b      	adds	r3, r7, r1
 800af52:	681b      	ldr	r3, [r3, #0]
 800af54:	881b      	ldrh	r3, [r3, #0]
 800af56:	b29a      	uxth	r2, r3
 800af58:	23e0      	movs	r3, #224	@ 0xe0
 800af5a:	18fb      	adds	r3, r7, r3
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	b29b      	uxth	r3, r3
 800af60:	029b      	lsls	r3, r3, #10
 800af62:	b29b      	uxth	r3, r3
 800af64:	4313      	orrs	r3, r2
 800af66:	b29b      	uxth	r3, r3
 800af68:	4a3f      	ldr	r2, [pc, #252]	@ (800b068 <USB_EPStartXfer+0xf1c>)
 800af6a:	4313      	orrs	r3, r2
 800af6c:	b29a      	uxth	r2, r3
 800af6e:	187b      	adds	r3, r7, r1
 800af70:	681b      	ldr	r3, [r3, #0]
 800af72:	801a      	strh	r2, [r3, #0]
 800af74:	e020      	b.n	800afb8 <USB_EPStartXfer+0xe6c>
 800af76:	683b      	ldr	r3, [r7, #0]
 800af78:	785b      	ldrb	r3, [r3, #1]
 800af7a:	2b01      	cmp	r3, #1
 800af7c:	d11c      	bne.n	800afb8 <USB_EPStartXfer+0xe6c>
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	2250      	movs	r2, #80	@ 0x50
 800af82:	5a9b      	ldrh	r3, [r3, r2]
 800af84:	b29b      	uxth	r3, r3
 800af86:	001a      	movs	r2, r3
 800af88:	21a4      	movs	r1, #164	@ 0xa4
 800af8a:	187b      	adds	r3, r7, r1
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	189b      	adds	r3, r3, r2
 800af90:	187a      	adds	r2, r7, r1
 800af92:	6013      	str	r3, [r2, #0]
 800af94:	683b      	ldr	r3, [r7, #0]
 800af96:	781b      	ldrb	r3, [r3, #0]
 800af98:	00da      	lsls	r2, r3, #3
 800af9a:	187b      	adds	r3, r7, r1
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	18d3      	adds	r3, r2, r3
 800afa0:	4a33      	ldr	r2, [pc, #204]	@ (800b070 <USB_EPStartXfer+0xf24>)
 800afa2:	4694      	mov	ip, r2
 800afa4:	4463      	add	r3, ip
 800afa6:	21a0      	movs	r1, #160	@ 0xa0
 800afa8:	187a      	adds	r2, r7, r1
 800afaa:	6013      	str	r3, [r2, #0]
 800afac:	683b      	ldr	r3, [r7, #0]
 800afae:	691b      	ldr	r3, [r3, #16]
 800afb0:	b29a      	uxth	r2, r3
 800afb2:	187b      	adds	r3, r7, r1
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800afb8:	683b      	ldr	r3, [r7, #0]
 800afba:	69db      	ldr	r3, [r3, #28]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d100      	bne.n	800afc2 <USB_EPStartXfer+0xe76>
 800afc0:	e1c0      	b.n	800b344 <USB_EPStartXfer+0x11f8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800afc2:	687a      	ldr	r2, [r7, #4]
 800afc4:	683b      	ldr	r3, [r7, #0]
 800afc6:	781b      	ldrb	r3, [r3, #0]
 800afc8:	009b      	lsls	r3, r3, #2
 800afca:	18d2      	adds	r2, r2, r3
 800afcc:	2196      	movs	r1, #150	@ 0x96
 800afce:	187b      	adds	r3, r7, r1
 800afd0:	8812      	ldrh	r2, [r2, #0]
 800afd2:	801a      	strh	r2, [r3, #0]

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800afd4:	187b      	adds	r3, r7, r1
 800afd6:	881a      	ldrh	r2, [r3, #0]
 800afd8:	2380      	movs	r3, #128	@ 0x80
 800afda:	01db      	lsls	r3, r3, #7
 800afdc:	4013      	ands	r3, r2
 800afde:	d004      	beq.n	800afea <USB_EPStartXfer+0xe9e>
 800afe0:	187b      	adds	r3, r7, r1
 800afe2:	881b      	ldrh	r3, [r3, #0]
 800afe4:	2240      	movs	r2, #64	@ 0x40
 800afe6:	4013      	ands	r3, r2
 800afe8:	d10d      	bne.n	800b006 <USB_EPStartXfer+0xeba>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800afea:	2196      	movs	r1, #150	@ 0x96
 800afec:	187b      	adds	r3, r7, r1
 800afee:	881a      	ldrh	r2, [r3, #0]
 800aff0:	2380      	movs	r3, #128	@ 0x80
 800aff2:	01db      	lsls	r3, r3, #7
 800aff4:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800aff6:	d000      	beq.n	800affa <USB_EPStartXfer+0xeae>
 800aff8:	e1a4      	b.n	800b344 <USB_EPStartXfer+0x11f8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800affa:	187b      	adds	r3, r7, r1
 800affc:	881b      	ldrh	r3, [r3, #0]
 800affe:	2240      	movs	r2, #64	@ 0x40
 800b000:	4013      	ands	r3, r2
 800b002:	d000      	beq.n	800b006 <USB_EPStartXfer+0xeba>
 800b004:	e19e      	b.n	800b344 <USB_EPStartXfer+0x11f8>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800b006:	687a      	ldr	r2, [r7, #4]
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	781b      	ldrb	r3, [r3, #0]
 800b00c:	009b      	lsls	r3, r3, #2
 800b00e:	18d3      	adds	r3, r2, r3
 800b010:	881b      	ldrh	r3, [r3, #0]
 800b012:	b29a      	uxth	r2, r3
 800b014:	2094      	movs	r0, #148	@ 0x94
 800b016:	183b      	adds	r3, r7, r0
 800b018:	4916      	ldr	r1, [pc, #88]	@ (800b074 <USB_EPStartXfer+0xf28>)
 800b01a:	400a      	ands	r2, r1
 800b01c:	801a      	strh	r2, [r3, #0]
 800b01e:	687a      	ldr	r2, [r7, #4]
 800b020:	683b      	ldr	r3, [r7, #0]
 800b022:	781b      	ldrb	r3, [r3, #0]
 800b024:	009b      	lsls	r3, r3, #2
 800b026:	18d3      	adds	r3, r2, r3
 800b028:	183a      	adds	r2, r7, r0
 800b02a:	8812      	ldrh	r2, [r2, #0]
 800b02c:	4912      	ldr	r1, [pc, #72]	@ (800b078 <USB_EPStartXfer+0xf2c>)
 800b02e:	430a      	orrs	r2, r1
 800b030:	b292      	uxth	r2, r2
 800b032:	801a      	strh	r2, [r3, #0]
 800b034:	e186      	b.n	800b344 <USB_EPStartXfer+0x11f8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	78db      	ldrb	r3, [r3, #3]
 800b03a:	2b01      	cmp	r3, #1
 800b03c:	d000      	beq.n	800b040 <USB_EPStartXfer+0xef4>
 800b03e:	e17f      	b.n	800b340 <USB_EPStartXfer+0x11f4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800b040:	683b      	ldr	r3, [r7, #0]
 800b042:	699a      	ldr	r2, [r3, #24]
 800b044:	683b      	ldr	r3, [r7, #0]
 800b046:	691b      	ldr	r3, [r3, #16]
 800b048:	429a      	cmp	r2, r3
 800b04a:	d917      	bls.n	800b07c <USB_EPStartXfer+0xf30>
        {
          len = ep->maxpacket;
 800b04c:	683b      	ldr	r3, [r7, #0]
 800b04e:	691b      	ldr	r3, [r3, #16]
 800b050:	1d7a      	adds	r2, r7, #5
 800b052:	32ff      	adds	r2, #255	@ 0xff
 800b054:	6013      	str	r3, [r2, #0]
          ep->xfer_len -= len;
 800b056:	683b      	ldr	r3, [r7, #0]
 800b058:	699a      	ldr	r2, [r3, #24]
 800b05a:	1d7b      	adds	r3, r7, #5
 800b05c:	33ff      	adds	r3, #255	@ 0xff
 800b05e:	681b      	ldr	r3, [r3, #0]
 800b060:	1ad2      	subs	r2, r2, r3
 800b062:	683b      	ldr	r3, [r7, #0]
 800b064:	619a      	str	r2, [r3, #24]
 800b066:	e011      	b.n	800b08c <USB_EPStartXfer+0xf40>
 800b068:	ffff8000 	.word	0xffff8000
 800b06c:	00000402 	.word	0x00000402
 800b070:	00000406 	.word	0x00000406
 800b074:	ffff8f8f 	.word	0xffff8f8f
 800b078:	ffff80c0 	.word	0xffff80c0
        }
        else
        {
          len = ep->xfer_len;
 800b07c:	683b      	ldr	r3, [r7, #0]
 800b07e:	699b      	ldr	r3, [r3, #24]
 800b080:	1d7a      	adds	r2, r7, #5
 800b082:	32ff      	adds	r2, #255	@ 0xff
 800b084:	6013      	str	r3, [r2, #0]
          ep->xfer_len = 0U;
 800b086:	683b      	ldr	r3, [r7, #0]
 800b088:	2200      	movs	r2, #0
 800b08a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	785b      	ldrb	r3, [r3, #1]
 800b090:	2b00      	cmp	r3, #0
 800b092:	d000      	beq.n	800b096 <USB_EPStartXfer+0xf4a>
 800b094:	e081      	b.n	800b19a <USB_EPStartXfer+0x104e>
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	21cc      	movs	r1, #204	@ 0xcc
 800b09a:	187a      	adds	r2, r7, r1
 800b09c:	6013      	str	r3, [r2, #0]
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	2250      	movs	r2, #80	@ 0x50
 800b0a2:	5a9b      	ldrh	r3, [r3, r2]
 800b0a4:	b29b      	uxth	r3, r3
 800b0a6:	001a      	movs	r2, r3
 800b0a8:	187b      	adds	r3, r7, r1
 800b0aa:	681b      	ldr	r3, [r3, #0]
 800b0ac:	189b      	adds	r3, r3, r2
 800b0ae:	187a      	adds	r2, r7, r1
 800b0b0:	6013      	str	r3, [r2, #0]
 800b0b2:	683b      	ldr	r3, [r7, #0]
 800b0b4:	781b      	ldrb	r3, [r3, #0]
 800b0b6:	00da      	lsls	r2, r3, #3
 800b0b8:	187b      	adds	r3, r7, r1
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	18d3      	adds	r3, r2, r3
 800b0be:	4ab6      	ldr	r2, [pc, #728]	@ (800b398 <USB_EPStartXfer+0x124c>)
 800b0c0:	4694      	mov	ip, r2
 800b0c2:	4463      	add	r3, ip
 800b0c4:	21c8      	movs	r1, #200	@ 0xc8
 800b0c6:	187a      	adds	r2, r7, r1
 800b0c8:	6013      	str	r3, [r2, #0]
 800b0ca:	187b      	adds	r3, r7, r1
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	881b      	ldrh	r3, [r3, #0]
 800b0d0:	b29b      	uxth	r3, r3
 800b0d2:	059b      	lsls	r3, r3, #22
 800b0d4:	0d9b      	lsrs	r3, r3, #22
 800b0d6:	b29a      	uxth	r2, r3
 800b0d8:	187b      	adds	r3, r7, r1
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	801a      	strh	r2, [r3, #0]
 800b0de:	1d7b      	adds	r3, r7, #5
 800b0e0:	33ff      	adds	r3, #255	@ 0xff
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d10a      	bne.n	800b0fe <USB_EPStartXfer+0xfb2>
 800b0e8:	187b      	adds	r3, r7, r1
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	881b      	ldrh	r3, [r3, #0]
 800b0ee:	b29b      	uxth	r3, r3
 800b0f0:	4aaa      	ldr	r2, [pc, #680]	@ (800b39c <USB_EPStartXfer+0x1250>)
 800b0f2:	4313      	orrs	r3, r2
 800b0f4:	b29a      	uxth	r2, r3
 800b0f6:	187b      	adds	r3, r7, r1
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	801a      	strh	r2, [r3, #0]
 800b0fc:	e072      	b.n	800b1e4 <USB_EPStartXfer+0x1098>
 800b0fe:	1d7b      	adds	r3, r7, #5
 800b100:	33ff      	adds	r3, #255	@ 0xff
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	2b3e      	cmp	r3, #62	@ 0x3e
 800b106:	d822      	bhi.n	800b14e <USB_EPStartXfer+0x1002>
 800b108:	1d7b      	adds	r3, r7, #5
 800b10a:	33ff      	adds	r3, #255	@ 0xff
 800b10c:	681b      	ldr	r3, [r3, #0]
 800b10e:	085b      	lsrs	r3, r3, #1
 800b110:	21dc      	movs	r1, #220	@ 0xdc
 800b112:	187a      	adds	r2, r7, r1
 800b114:	6013      	str	r3, [r2, #0]
 800b116:	1d7b      	adds	r3, r7, #5
 800b118:	33ff      	adds	r3, #255	@ 0xff
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	2201      	movs	r2, #1
 800b11e:	4013      	ands	r3, r2
 800b120:	d004      	beq.n	800b12c <USB_EPStartXfer+0xfe0>
 800b122:	187b      	adds	r3, r7, r1
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	3301      	adds	r3, #1
 800b128:	187a      	adds	r2, r7, r1
 800b12a:	6013      	str	r3, [r2, #0]
 800b12c:	21c8      	movs	r1, #200	@ 0xc8
 800b12e:	187b      	adds	r3, r7, r1
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	881b      	ldrh	r3, [r3, #0]
 800b134:	b29a      	uxth	r2, r3
 800b136:	23dc      	movs	r3, #220	@ 0xdc
 800b138:	18fb      	adds	r3, r7, r3
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	b29b      	uxth	r3, r3
 800b13e:	029b      	lsls	r3, r3, #10
 800b140:	b29b      	uxth	r3, r3
 800b142:	4313      	orrs	r3, r2
 800b144:	b29a      	uxth	r2, r3
 800b146:	187b      	adds	r3, r7, r1
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	801a      	strh	r2, [r3, #0]
 800b14c:	e04a      	b.n	800b1e4 <USB_EPStartXfer+0x1098>
 800b14e:	1d7b      	adds	r3, r7, #5
 800b150:	33ff      	adds	r3, #255	@ 0xff
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	095b      	lsrs	r3, r3, #5
 800b156:	21dc      	movs	r1, #220	@ 0xdc
 800b158:	187a      	adds	r2, r7, r1
 800b15a:	6013      	str	r3, [r2, #0]
 800b15c:	1d7b      	adds	r3, r7, #5
 800b15e:	33ff      	adds	r3, #255	@ 0xff
 800b160:	681b      	ldr	r3, [r3, #0]
 800b162:	221f      	movs	r2, #31
 800b164:	4013      	ands	r3, r2
 800b166:	d104      	bne.n	800b172 <USB_EPStartXfer+0x1026>
 800b168:	187b      	adds	r3, r7, r1
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	3b01      	subs	r3, #1
 800b16e:	187a      	adds	r2, r7, r1
 800b170:	6013      	str	r3, [r2, #0]
 800b172:	21c8      	movs	r1, #200	@ 0xc8
 800b174:	187b      	adds	r3, r7, r1
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	881b      	ldrh	r3, [r3, #0]
 800b17a:	b29a      	uxth	r2, r3
 800b17c:	23dc      	movs	r3, #220	@ 0xdc
 800b17e:	18fb      	adds	r3, r7, r3
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	b29b      	uxth	r3, r3
 800b184:	029b      	lsls	r3, r3, #10
 800b186:	b29b      	uxth	r3, r3
 800b188:	4313      	orrs	r3, r2
 800b18a:	b29b      	uxth	r3, r3
 800b18c:	4a83      	ldr	r2, [pc, #524]	@ (800b39c <USB_EPStartXfer+0x1250>)
 800b18e:	4313      	orrs	r3, r2
 800b190:	b29a      	uxth	r2, r3
 800b192:	187b      	adds	r3, r7, r1
 800b194:	681b      	ldr	r3, [r3, #0]
 800b196:	801a      	strh	r2, [r3, #0]
 800b198:	e024      	b.n	800b1e4 <USB_EPStartXfer+0x1098>
 800b19a:	683b      	ldr	r3, [r7, #0]
 800b19c:	785b      	ldrb	r3, [r3, #1]
 800b19e:	2b01      	cmp	r3, #1
 800b1a0:	d120      	bne.n	800b1e4 <USB_EPStartXfer+0x1098>
 800b1a2:	687b      	ldr	r3, [r7, #4]
 800b1a4:	21d4      	movs	r1, #212	@ 0xd4
 800b1a6:	187a      	adds	r2, r7, r1
 800b1a8:	6013      	str	r3, [r2, #0]
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	2250      	movs	r2, #80	@ 0x50
 800b1ae:	5a9b      	ldrh	r3, [r3, r2]
 800b1b0:	b29b      	uxth	r3, r3
 800b1b2:	001a      	movs	r2, r3
 800b1b4:	187b      	adds	r3, r7, r1
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	189b      	adds	r3, r3, r2
 800b1ba:	187a      	adds	r2, r7, r1
 800b1bc:	6013      	str	r3, [r2, #0]
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	781b      	ldrb	r3, [r3, #0]
 800b1c2:	00da      	lsls	r2, r3, #3
 800b1c4:	187b      	adds	r3, r7, r1
 800b1c6:	681b      	ldr	r3, [r3, #0]
 800b1c8:	18d3      	adds	r3, r2, r3
 800b1ca:	4a73      	ldr	r2, [pc, #460]	@ (800b398 <USB_EPStartXfer+0x124c>)
 800b1cc:	4694      	mov	ip, r2
 800b1ce:	4463      	add	r3, ip
 800b1d0:	21d0      	movs	r1, #208	@ 0xd0
 800b1d2:	187a      	adds	r2, r7, r1
 800b1d4:	6013      	str	r3, [r2, #0]
 800b1d6:	1d7b      	adds	r3, r7, #5
 800b1d8:	33ff      	adds	r3, #255	@ 0xff
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	b29a      	uxth	r2, r3
 800b1de:	187b      	adds	r3, r7, r1
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	801a      	strh	r2, [r3, #0]
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	22c4      	movs	r2, #196	@ 0xc4
 800b1e8:	18ba      	adds	r2, r7, r2
 800b1ea:	6013      	str	r3, [r2, #0]
 800b1ec:	683b      	ldr	r3, [r7, #0]
 800b1ee:	785b      	ldrb	r3, [r3, #1]
 800b1f0:	2b00      	cmp	r3, #0
 800b1f2:	d000      	beq.n	800b1f6 <USB_EPStartXfer+0x10aa>
 800b1f4:	e081      	b.n	800b2fa <USB_EPStartXfer+0x11ae>
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	21bc      	movs	r1, #188	@ 0xbc
 800b1fa:	187a      	adds	r2, r7, r1
 800b1fc:	6013      	str	r3, [r2, #0]
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	2250      	movs	r2, #80	@ 0x50
 800b202:	5a9b      	ldrh	r3, [r3, r2]
 800b204:	b29b      	uxth	r3, r3
 800b206:	001a      	movs	r2, r3
 800b208:	187b      	adds	r3, r7, r1
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	189b      	adds	r3, r3, r2
 800b20e:	187a      	adds	r2, r7, r1
 800b210:	6013      	str	r3, [r2, #0]
 800b212:	683b      	ldr	r3, [r7, #0]
 800b214:	781b      	ldrb	r3, [r3, #0]
 800b216:	00da      	lsls	r2, r3, #3
 800b218:	187b      	adds	r3, r7, r1
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	18d3      	adds	r3, r2, r3
 800b21e:	4a60      	ldr	r2, [pc, #384]	@ (800b3a0 <USB_EPStartXfer+0x1254>)
 800b220:	4694      	mov	ip, r2
 800b222:	4463      	add	r3, ip
 800b224:	21b8      	movs	r1, #184	@ 0xb8
 800b226:	187a      	adds	r2, r7, r1
 800b228:	6013      	str	r3, [r2, #0]
 800b22a:	187b      	adds	r3, r7, r1
 800b22c:	681b      	ldr	r3, [r3, #0]
 800b22e:	881b      	ldrh	r3, [r3, #0]
 800b230:	b29b      	uxth	r3, r3
 800b232:	059b      	lsls	r3, r3, #22
 800b234:	0d9b      	lsrs	r3, r3, #22
 800b236:	b29a      	uxth	r2, r3
 800b238:	187b      	adds	r3, r7, r1
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	801a      	strh	r2, [r3, #0]
 800b23e:	1d7b      	adds	r3, r7, #5
 800b240:	33ff      	adds	r3, #255	@ 0xff
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	2b00      	cmp	r3, #0
 800b246:	d10a      	bne.n	800b25e <USB_EPStartXfer+0x1112>
 800b248:	187b      	adds	r3, r7, r1
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	881b      	ldrh	r3, [r3, #0]
 800b24e:	b29b      	uxth	r3, r3
 800b250:	4a52      	ldr	r2, [pc, #328]	@ (800b39c <USB_EPStartXfer+0x1250>)
 800b252:	4313      	orrs	r3, r2
 800b254:	b29a      	uxth	r2, r3
 800b256:	187b      	adds	r3, r7, r1
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	801a      	strh	r2, [r3, #0]
 800b25c:	e072      	b.n	800b344 <USB_EPStartXfer+0x11f8>
 800b25e:	1d7b      	adds	r3, r7, #5
 800b260:	33ff      	adds	r3, #255	@ 0xff
 800b262:	681b      	ldr	r3, [r3, #0]
 800b264:	2b3e      	cmp	r3, #62	@ 0x3e
 800b266:	d822      	bhi.n	800b2ae <USB_EPStartXfer+0x1162>
 800b268:	1d7b      	adds	r3, r7, #5
 800b26a:	33ff      	adds	r3, #255	@ 0xff
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	085b      	lsrs	r3, r3, #1
 800b270:	21d8      	movs	r1, #216	@ 0xd8
 800b272:	187a      	adds	r2, r7, r1
 800b274:	6013      	str	r3, [r2, #0]
 800b276:	1d7b      	adds	r3, r7, #5
 800b278:	33ff      	adds	r3, #255	@ 0xff
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	2201      	movs	r2, #1
 800b27e:	4013      	ands	r3, r2
 800b280:	d004      	beq.n	800b28c <USB_EPStartXfer+0x1140>
 800b282:	187b      	adds	r3, r7, r1
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	3301      	adds	r3, #1
 800b288:	187a      	adds	r2, r7, r1
 800b28a:	6013      	str	r3, [r2, #0]
 800b28c:	21b8      	movs	r1, #184	@ 0xb8
 800b28e:	187b      	adds	r3, r7, r1
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	881b      	ldrh	r3, [r3, #0]
 800b294:	b29a      	uxth	r2, r3
 800b296:	23d8      	movs	r3, #216	@ 0xd8
 800b298:	18fb      	adds	r3, r7, r3
 800b29a:	681b      	ldr	r3, [r3, #0]
 800b29c:	b29b      	uxth	r3, r3
 800b29e:	029b      	lsls	r3, r3, #10
 800b2a0:	b29b      	uxth	r3, r3
 800b2a2:	4313      	orrs	r3, r2
 800b2a4:	b29a      	uxth	r2, r3
 800b2a6:	187b      	adds	r3, r7, r1
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	801a      	strh	r2, [r3, #0]
 800b2ac:	e04a      	b.n	800b344 <USB_EPStartXfer+0x11f8>
 800b2ae:	1d7b      	adds	r3, r7, #5
 800b2b0:	33ff      	adds	r3, #255	@ 0xff
 800b2b2:	681b      	ldr	r3, [r3, #0]
 800b2b4:	095b      	lsrs	r3, r3, #5
 800b2b6:	21d8      	movs	r1, #216	@ 0xd8
 800b2b8:	187a      	adds	r2, r7, r1
 800b2ba:	6013      	str	r3, [r2, #0]
 800b2bc:	1d7b      	adds	r3, r7, #5
 800b2be:	33ff      	adds	r3, #255	@ 0xff
 800b2c0:	681b      	ldr	r3, [r3, #0]
 800b2c2:	221f      	movs	r2, #31
 800b2c4:	4013      	ands	r3, r2
 800b2c6:	d104      	bne.n	800b2d2 <USB_EPStartXfer+0x1186>
 800b2c8:	187b      	adds	r3, r7, r1
 800b2ca:	681b      	ldr	r3, [r3, #0]
 800b2cc:	3b01      	subs	r3, #1
 800b2ce:	187a      	adds	r2, r7, r1
 800b2d0:	6013      	str	r3, [r2, #0]
 800b2d2:	21b8      	movs	r1, #184	@ 0xb8
 800b2d4:	187b      	adds	r3, r7, r1
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	881b      	ldrh	r3, [r3, #0]
 800b2da:	b29a      	uxth	r2, r3
 800b2dc:	23d8      	movs	r3, #216	@ 0xd8
 800b2de:	18fb      	adds	r3, r7, r3
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	b29b      	uxth	r3, r3
 800b2e4:	029b      	lsls	r3, r3, #10
 800b2e6:	b29b      	uxth	r3, r3
 800b2e8:	4313      	orrs	r3, r2
 800b2ea:	b29b      	uxth	r3, r3
 800b2ec:	4a2b      	ldr	r2, [pc, #172]	@ (800b39c <USB_EPStartXfer+0x1250>)
 800b2ee:	4313      	orrs	r3, r2
 800b2f0:	b29a      	uxth	r2, r3
 800b2f2:	187b      	adds	r3, r7, r1
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	801a      	strh	r2, [r3, #0]
 800b2f8:	e024      	b.n	800b344 <USB_EPStartXfer+0x11f8>
 800b2fa:	683b      	ldr	r3, [r7, #0]
 800b2fc:	785b      	ldrb	r3, [r3, #1]
 800b2fe:	2b01      	cmp	r3, #1
 800b300:	d120      	bne.n	800b344 <USB_EPStartXfer+0x11f8>
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	2250      	movs	r2, #80	@ 0x50
 800b306:	5a9b      	ldrh	r3, [r3, r2]
 800b308:	b29b      	uxth	r3, r3
 800b30a:	001a      	movs	r2, r3
 800b30c:	21c4      	movs	r1, #196	@ 0xc4
 800b30e:	187b      	adds	r3, r7, r1
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	189b      	adds	r3, r3, r2
 800b314:	187a      	adds	r2, r7, r1
 800b316:	6013      	str	r3, [r2, #0]
 800b318:	683b      	ldr	r3, [r7, #0]
 800b31a:	781b      	ldrb	r3, [r3, #0]
 800b31c:	00da      	lsls	r2, r3, #3
 800b31e:	187b      	adds	r3, r7, r1
 800b320:	681b      	ldr	r3, [r3, #0]
 800b322:	18d3      	adds	r3, r2, r3
 800b324:	4a1e      	ldr	r2, [pc, #120]	@ (800b3a0 <USB_EPStartXfer+0x1254>)
 800b326:	4694      	mov	ip, r2
 800b328:	4463      	add	r3, ip
 800b32a:	21c0      	movs	r1, #192	@ 0xc0
 800b32c:	187a      	adds	r2, r7, r1
 800b32e:	6013      	str	r3, [r2, #0]
 800b330:	1d7b      	adds	r3, r7, #5
 800b332:	33ff      	adds	r3, #255	@ 0xff
 800b334:	681b      	ldr	r3, [r3, #0]
 800b336:	b29a      	uxth	r2, r3
 800b338:	187b      	adds	r3, r7, r1
 800b33a:	681b      	ldr	r3, [r3, #0]
 800b33c:	801a      	strh	r2, [r3, #0]
 800b33e:	e001      	b.n	800b344 <USB_EPStartXfer+0x11f8>
      }
      else
      {
        return HAL_ERROR;
 800b340:	2301      	movs	r3, #1
 800b342:	e025      	b.n	800b390 <USB_EPStartXfer+0x1244>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b344:	687a      	ldr	r2, [r7, #4]
 800b346:	683b      	ldr	r3, [r7, #0]
 800b348:	781b      	ldrb	r3, [r3, #0]
 800b34a:	009b      	lsls	r3, r3, #2
 800b34c:	18d3      	adds	r3, r2, r3
 800b34e:	881b      	ldrh	r3, [r3, #0]
 800b350:	b29a      	uxth	r2, r3
 800b352:	208a      	movs	r0, #138	@ 0x8a
 800b354:	183b      	adds	r3, r7, r0
 800b356:	4913      	ldr	r1, [pc, #76]	@ (800b3a4 <USB_EPStartXfer+0x1258>)
 800b358:	400a      	ands	r2, r1
 800b35a:	801a      	strh	r2, [r3, #0]
 800b35c:	183b      	adds	r3, r7, r0
 800b35e:	183a      	adds	r2, r7, r0
 800b360:	8812      	ldrh	r2, [r2, #0]
 800b362:	2180      	movs	r1, #128	@ 0x80
 800b364:	0149      	lsls	r1, r1, #5
 800b366:	404a      	eors	r2, r1
 800b368:	801a      	strh	r2, [r3, #0]
 800b36a:	183b      	adds	r3, r7, r0
 800b36c:	183a      	adds	r2, r7, r0
 800b36e:	8812      	ldrh	r2, [r2, #0]
 800b370:	2180      	movs	r1, #128	@ 0x80
 800b372:	0189      	lsls	r1, r1, #6
 800b374:	404a      	eors	r2, r1
 800b376:	801a      	strh	r2, [r3, #0]
 800b378:	687a      	ldr	r2, [r7, #4]
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	781b      	ldrb	r3, [r3, #0]
 800b37e:	009b      	lsls	r3, r3, #2
 800b380:	18d3      	adds	r3, r2, r3
 800b382:	183a      	adds	r2, r7, r0
 800b384:	8812      	ldrh	r2, [r2, #0]
 800b386:	4908      	ldr	r1, [pc, #32]	@ (800b3a8 <USB_EPStartXfer+0x125c>)
 800b388:	430a      	orrs	r2, r1
 800b38a:	b292      	uxth	r2, r2
 800b38c:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 800b38e:	2300      	movs	r3, #0
}
 800b390:	0018      	movs	r0, r3
 800b392:	46bd      	mov	sp, r7
 800b394:	b043      	add	sp, #268	@ 0x10c
 800b396:	bd90      	pop	{r4, r7, pc}
 800b398:	00000402 	.word	0x00000402
 800b39c:	ffff8000 	.word	0xffff8000
 800b3a0:	00000406 	.word	0x00000406
 800b3a4:	ffffbf8f 	.word	0xffffbf8f
 800b3a8:	ffff8080 	.word	0xffff8080

0800b3ac <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b3ac:	b580      	push	{r7, lr}
 800b3ae:	b084      	sub	sp, #16
 800b3b0:	af00      	add	r7, sp, #0
 800b3b2:	6078      	str	r0, [r7, #4]
 800b3b4:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800b3b6:	683b      	ldr	r3, [r7, #0]
 800b3b8:	785b      	ldrb	r3, [r3, #1]
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d01d      	beq.n	800b3fa <USB_EPSetStall+0x4e>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800b3be:	687a      	ldr	r2, [r7, #4]
 800b3c0:	683b      	ldr	r3, [r7, #0]
 800b3c2:	781b      	ldrb	r3, [r3, #0]
 800b3c4:	009b      	lsls	r3, r3, #2
 800b3c6:	18d3      	adds	r3, r2, r3
 800b3c8:	881b      	ldrh	r3, [r3, #0]
 800b3ca:	b29a      	uxth	r2, r3
 800b3cc:	200c      	movs	r0, #12
 800b3ce:	183b      	adds	r3, r7, r0
 800b3d0:	491b      	ldr	r1, [pc, #108]	@ (800b440 <USB_EPSetStall+0x94>)
 800b3d2:	400a      	ands	r2, r1
 800b3d4:	801a      	strh	r2, [r3, #0]
 800b3d6:	183b      	adds	r3, r7, r0
 800b3d8:	183a      	adds	r2, r7, r0
 800b3da:	8812      	ldrh	r2, [r2, #0]
 800b3dc:	2110      	movs	r1, #16
 800b3de:	404a      	eors	r2, r1
 800b3e0:	801a      	strh	r2, [r3, #0]
 800b3e2:	687a      	ldr	r2, [r7, #4]
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	781b      	ldrb	r3, [r3, #0]
 800b3e8:	009b      	lsls	r3, r3, #2
 800b3ea:	18d3      	adds	r3, r2, r3
 800b3ec:	183a      	adds	r2, r7, r0
 800b3ee:	8812      	ldrh	r2, [r2, #0]
 800b3f0:	4914      	ldr	r1, [pc, #80]	@ (800b444 <USB_EPSetStall+0x98>)
 800b3f2:	430a      	orrs	r2, r1
 800b3f4:	b292      	uxth	r2, r2
 800b3f6:	801a      	strh	r2, [r3, #0]
 800b3f8:	e01d      	b.n	800b436 <USB_EPSetStall+0x8a>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800b3fa:	687a      	ldr	r2, [r7, #4]
 800b3fc:	683b      	ldr	r3, [r7, #0]
 800b3fe:	781b      	ldrb	r3, [r3, #0]
 800b400:	009b      	lsls	r3, r3, #2
 800b402:	18d3      	adds	r3, r2, r3
 800b404:	881b      	ldrh	r3, [r3, #0]
 800b406:	b29a      	uxth	r2, r3
 800b408:	200e      	movs	r0, #14
 800b40a:	183b      	adds	r3, r7, r0
 800b40c:	490e      	ldr	r1, [pc, #56]	@ (800b448 <USB_EPSetStall+0x9c>)
 800b40e:	400a      	ands	r2, r1
 800b410:	801a      	strh	r2, [r3, #0]
 800b412:	183b      	adds	r3, r7, r0
 800b414:	183a      	adds	r2, r7, r0
 800b416:	8812      	ldrh	r2, [r2, #0]
 800b418:	2180      	movs	r1, #128	@ 0x80
 800b41a:	0149      	lsls	r1, r1, #5
 800b41c:	404a      	eors	r2, r1
 800b41e:	801a      	strh	r2, [r3, #0]
 800b420:	687a      	ldr	r2, [r7, #4]
 800b422:	683b      	ldr	r3, [r7, #0]
 800b424:	781b      	ldrb	r3, [r3, #0]
 800b426:	009b      	lsls	r3, r3, #2
 800b428:	18d3      	adds	r3, r2, r3
 800b42a:	183a      	adds	r2, r7, r0
 800b42c:	8812      	ldrh	r2, [r2, #0]
 800b42e:	4905      	ldr	r1, [pc, #20]	@ (800b444 <USB_EPSetStall+0x98>)
 800b430:	430a      	orrs	r2, r1
 800b432:	b292      	uxth	r2, r2
 800b434:	801a      	strh	r2, [r3, #0]
  }

  return HAL_OK;
 800b436:	2300      	movs	r3, #0
}
 800b438:	0018      	movs	r0, r3
 800b43a:	46bd      	mov	sp, r7
 800b43c:	b004      	add	sp, #16
 800b43e:	bd80      	pop	{r7, pc}
 800b440:	ffff8fbf 	.word	0xffff8fbf
 800b444:	ffff8080 	.word	0xffff8080
 800b448:	ffffbf8f 	.word	0xffffbf8f

0800b44c <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b086      	sub	sp, #24
 800b450:	af00      	add	r7, sp, #0
 800b452:	6078      	str	r0, [r7, #4]
 800b454:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800b456:	683b      	ldr	r3, [r7, #0]
 800b458:	7b1b      	ldrb	r3, [r3, #12]
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d000      	beq.n	800b460 <USB_EPClearStall+0x14>
 800b45e:	e095      	b.n	800b58c <USB_EPClearStall+0x140>
  {
    if (ep->is_in != 0U)
 800b460:	683b      	ldr	r3, [r7, #0]
 800b462:	785b      	ldrb	r3, [r3, #1]
 800b464:	2b00      	cmp	r3, #0
 800b466:	d046      	beq.n	800b4f6 <USB_EPClearStall+0xaa>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800b468:	687a      	ldr	r2, [r7, #4]
 800b46a:	683b      	ldr	r3, [r7, #0]
 800b46c:	781b      	ldrb	r3, [r3, #0]
 800b46e:	009b      	lsls	r3, r3, #2
 800b470:	18d2      	adds	r2, r2, r3
 800b472:	2110      	movs	r1, #16
 800b474:	187b      	adds	r3, r7, r1
 800b476:	8812      	ldrh	r2, [r2, #0]
 800b478:	801a      	strh	r2, [r3, #0]
 800b47a:	187b      	adds	r3, r7, r1
 800b47c:	881b      	ldrh	r3, [r3, #0]
 800b47e:	2240      	movs	r2, #64	@ 0x40
 800b480:	4013      	ands	r3, r2
 800b482:	d016      	beq.n	800b4b2 <USB_EPClearStall+0x66>
 800b484:	687a      	ldr	r2, [r7, #4]
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	781b      	ldrb	r3, [r3, #0]
 800b48a:	009b      	lsls	r3, r3, #2
 800b48c:	18d3      	adds	r3, r2, r3
 800b48e:	881b      	ldrh	r3, [r3, #0]
 800b490:	b29a      	uxth	r2, r3
 800b492:	200e      	movs	r0, #14
 800b494:	183b      	adds	r3, r7, r0
 800b496:	4940      	ldr	r1, [pc, #256]	@ (800b598 <USB_EPClearStall+0x14c>)
 800b498:	400a      	ands	r2, r1
 800b49a:	801a      	strh	r2, [r3, #0]
 800b49c:	687a      	ldr	r2, [r7, #4]
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	781b      	ldrb	r3, [r3, #0]
 800b4a2:	009b      	lsls	r3, r3, #2
 800b4a4:	18d3      	adds	r3, r2, r3
 800b4a6:	183a      	adds	r2, r7, r0
 800b4a8:	8812      	ldrh	r2, [r2, #0]
 800b4aa:	493c      	ldr	r1, [pc, #240]	@ (800b59c <USB_EPClearStall+0x150>)
 800b4ac:	430a      	orrs	r2, r1
 800b4ae:	b292      	uxth	r2, r2
 800b4b0:	801a      	strh	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 800b4b2:	683b      	ldr	r3, [r7, #0]
 800b4b4:	78db      	ldrb	r3, [r3, #3]
 800b4b6:	2b01      	cmp	r3, #1
 800b4b8:	d068      	beq.n	800b58c <USB_EPClearStall+0x140>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800b4ba:	687a      	ldr	r2, [r7, #4]
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	781b      	ldrb	r3, [r3, #0]
 800b4c0:	009b      	lsls	r3, r3, #2
 800b4c2:	18d3      	adds	r3, r2, r3
 800b4c4:	881b      	ldrh	r3, [r3, #0]
 800b4c6:	b29a      	uxth	r2, r3
 800b4c8:	200c      	movs	r0, #12
 800b4ca:	183b      	adds	r3, r7, r0
 800b4cc:	4934      	ldr	r1, [pc, #208]	@ (800b5a0 <USB_EPClearStall+0x154>)
 800b4ce:	400a      	ands	r2, r1
 800b4d0:	801a      	strh	r2, [r3, #0]
 800b4d2:	183b      	adds	r3, r7, r0
 800b4d4:	183a      	adds	r2, r7, r0
 800b4d6:	8812      	ldrh	r2, [r2, #0]
 800b4d8:	2120      	movs	r1, #32
 800b4da:	404a      	eors	r2, r1
 800b4dc:	801a      	strh	r2, [r3, #0]
 800b4de:	687a      	ldr	r2, [r7, #4]
 800b4e0:	683b      	ldr	r3, [r7, #0]
 800b4e2:	781b      	ldrb	r3, [r3, #0]
 800b4e4:	009b      	lsls	r3, r3, #2
 800b4e6:	18d3      	adds	r3, r2, r3
 800b4e8:	183a      	adds	r2, r7, r0
 800b4ea:	8812      	ldrh	r2, [r2, #0]
 800b4ec:	492d      	ldr	r1, [pc, #180]	@ (800b5a4 <USB_EPClearStall+0x158>)
 800b4ee:	430a      	orrs	r2, r1
 800b4f0:	b292      	uxth	r2, r2
 800b4f2:	801a      	strh	r2, [r3, #0]
 800b4f4:	e04a      	b.n	800b58c <USB_EPClearStall+0x140>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800b4f6:	687a      	ldr	r2, [r7, #4]
 800b4f8:	683b      	ldr	r3, [r7, #0]
 800b4fa:	781b      	ldrb	r3, [r3, #0]
 800b4fc:	009b      	lsls	r3, r3, #2
 800b4fe:	18d2      	adds	r2, r2, r3
 800b500:	2116      	movs	r1, #22
 800b502:	187b      	adds	r3, r7, r1
 800b504:	8812      	ldrh	r2, [r2, #0]
 800b506:	801a      	strh	r2, [r3, #0]
 800b508:	187b      	adds	r3, r7, r1
 800b50a:	881a      	ldrh	r2, [r3, #0]
 800b50c:	2380      	movs	r3, #128	@ 0x80
 800b50e:	01db      	lsls	r3, r3, #7
 800b510:	4013      	ands	r3, r2
 800b512:	d016      	beq.n	800b542 <USB_EPClearStall+0xf6>
 800b514:	687a      	ldr	r2, [r7, #4]
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	781b      	ldrb	r3, [r3, #0]
 800b51a:	009b      	lsls	r3, r3, #2
 800b51c:	18d3      	adds	r3, r2, r3
 800b51e:	881b      	ldrh	r3, [r3, #0]
 800b520:	b29a      	uxth	r2, r3
 800b522:	2014      	movs	r0, #20
 800b524:	183b      	adds	r3, r7, r0
 800b526:	491c      	ldr	r1, [pc, #112]	@ (800b598 <USB_EPClearStall+0x14c>)
 800b528:	400a      	ands	r2, r1
 800b52a:	801a      	strh	r2, [r3, #0]
 800b52c:	687a      	ldr	r2, [r7, #4]
 800b52e:	683b      	ldr	r3, [r7, #0]
 800b530:	781b      	ldrb	r3, [r3, #0]
 800b532:	009b      	lsls	r3, r3, #2
 800b534:	18d3      	adds	r3, r2, r3
 800b536:	183a      	adds	r2, r7, r0
 800b538:	8812      	ldrh	r2, [r2, #0]
 800b53a:	491b      	ldr	r1, [pc, #108]	@ (800b5a8 <USB_EPClearStall+0x15c>)
 800b53c:	430a      	orrs	r2, r1
 800b53e:	b292      	uxth	r2, r2
 800b540:	801a      	strh	r2, [r3, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800b542:	687a      	ldr	r2, [r7, #4]
 800b544:	683b      	ldr	r3, [r7, #0]
 800b546:	781b      	ldrb	r3, [r3, #0]
 800b548:	009b      	lsls	r3, r3, #2
 800b54a:	18d3      	adds	r3, r2, r3
 800b54c:	881b      	ldrh	r3, [r3, #0]
 800b54e:	b29a      	uxth	r2, r3
 800b550:	2012      	movs	r0, #18
 800b552:	183b      	adds	r3, r7, r0
 800b554:	4915      	ldr	r1, [pc, #84]	@ (800b5ac <USB_EPClearStall+0x160>)
 800b556:	400a      	ands	r2, r1
 800b558:	801a      	strh	r2, [r3, #0]
 800b55a:	183b      	adds	r3, r7, r0
 800b55c:	183a      	adds	r2, r7, r0
 800b55e:	8812      	ldrh	r2, [r2, #0]
 800b560:	2180      	movs	r1, #128	@ 0x80
 800b562:	0149      	lsls	r1, r1, #5
 800b564:	404a      	eors	r2, r1
 800b566:	801a      	strh	r2, [r3, #0]
 800b568:	183b      	adds	r3, r7, r0
 800b56a:	183a      	adds	r2, r7, r0
 800b56c:	8812      	ldrh	r2, [r2, #0]
 800b56e:	2180      	movs	r1, #128	@ 0x80
 800b570:	0189      	lsls	r1, r1, #6
 800b572:	404a      	eors	r2, r1
 800b574:	801a      	strh	r2, [r3, #0]
 800b576:	687a      	ldr	r2, [r7, #4]
 800b578:	683b      	ldr	r3, [r7, #0]
 800b57a:	781b      	ldrb	r3, [r3, #0]
 800b57c:	009b      	lsls	r3, r3, #2
 800b57e:	18d3      	adds	r3, r2, r3
 800b580:	183a      	adds	r2, r7, r0
 800b582:	8812      	ldrh	r2, [r2, #0]
 800b584:	4907      	ldr	r1, [pc, #28]	@ (800b5a4 <USB_EPClearStall+0x158>)
 800b586:	430a      	orrs	r2, r1
 800b588:	b292      	uxth	r2, r2
 800b58a:	801a      	strh	r2, [r3, #0]
    }
  }

  return HAL_OK;
 800b58c:	2300      	movs	r3, #0
}
 800b58e:	0018      	movs	r0, r3
 800b590:	46bd      	mov	sp, r7
 800b592:	b006      	add	sp, #24
 800b594:	bd80      	pop	{r7, pc}
 800b596:	46c0      	nop			@ (mov r8, r8)
 800b598:	ffff8f8f 	.word	0xffff8f8f
 800b59c:	ffff80c0 	.word	0xffff80c0
 800b5a0:	ffff8fbf 	.word	0xffff8fbf
 800b5a4:	ffff8080 	.word	0xffff8080
 800b5a8:	ffffc080 	.word	0xffffc080
 800b5ac:	ffffbf8f 	.word	0xffffbf8f

0800b5b0 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800b5b0:	b580      	push	{r7, lr}
 800b5b2:	b082      	sub	sp, #8
 800b5b4:	af00      	add	r7, sp, #0
 800b5b6:	6078      	str	r0, [r7, #4]
 800b5b8:	000a      	movs	r2, r1
 800b5ba:	1cfb      	adds	r3, r7, #3
 800b5bc:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 800b5be:	1cfb      	adds	r3, r7, #3
 800b5c0:	781b      	ldrb	r3, [r3, #0]
 800b5c2:	2b00      	cmp	r3, #0
 800b5c4:	d103      	bne.n	800b5ce <USB_SetDevAddress+0x1e>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	224c      	movs	r2, #76	@ 0x4c
 800b5ca:	2180      	movs	r1, #128	@ 0x80
 800b5cc:	5299      	strh	r1, [r3, r2]
  }

  return HAL_OK;
 800b5ce:	2300      	movs	r3, #0
}
 800b5d0:	0018      	movs	r0, r3
 800b5d2:	46bd      	mov	sp, r7
 800b5d4:	b002      	add	sp, #8
 800b5d6:	bd80      	pop	{r7, pc}

0800b5d8 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800b5d8:	b580      	push	{r7, lr}
 800b5da:	b082      	sub	sp, #8
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	2258      	movs	r2, #88	@ 0x58
 800b5e4:	5a9b      	ldrh	r3, [r3, r2]
 800b5e6:	b29b      	uxth	r3, r3
 800b5e8:	4a05      	ldr	r2, [pc, #20]	@ (800b600 <USB_DevConnect+0x28>)
 800b5ea:	4313      	orrs	r3, r2
 800b5ec:	b299      	uxth	r1, r3
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	2258      	movs	r2, #88	@ 0x58
 800b5f2:	5299      	strh	r1, [r3, r2]

  return HAL_OK;
 800b5f4:	2300      	movs	r3, #0
}
 800b5f6:	0018      	movs	r0, r3
 800b5f8:	46bd      	mov	sp, r7
 800b5fa:	b002      	add	sp, #8
 800b5fc:	bd80      	pop	{r7, pc}
 800b5fe:	46c0      	nop			@ (mov r8, r8)
 800b600:	ffff8000 	.word	0xffff8000

0800b604 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800b604:	b580      	push	{r7, lr}
 800b606:	b084      	sub	sp, #16
 800b608:	af00      	add	r7, sp, #0
 800b60a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	2244      	movs	r2, #68	@ 0x44
 800b610:	5a9b      	ldrh	r3, [r3, r2]
 800b612:	b29b      	uxth	r3, r3
 800b614:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800b616:	68fb      	ldr	r3, [r7, #12]
}
 800b618:	0018      	movs	r0, r3
 800b61a:	46bd      	mov	sp, r7
 800b61c:	b004      	add	sp, #16
 800b61e:	bd80      	pop	{r7, pc}

0800b620 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b620:	b580      	push	{r7, lr}
 800b622:	b08a      	sub	sp, #40	@ 0x28
 800b624:	af00      	add	r7, sp, #0
 800b626:	60f8      	str	r0, [r7, #12]
 800b628:	60b9      	str	r1, [r7, #8]
 800b62a:	0019      	movs	r1, r3
 800b62c:	1dbb      	adds	r3, r7, #6
 800b62e:	801a      	strh	r2, [r3, #0]
 800b630:	1d3b      	adds	r3, r7, #4
 800b632:	1c0a      	adds	r2, r1, #0
 800b634:	801a      	strh	r2, [r3, #0]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800b636:	1d3b      	adds	r3, r7, #4
 800b638:	881b      	ldrh	r3, [r3, #0]
 800b63a:	3301      	adds	r3, #1
 800b63c:	085b      	lsrs	r3, r3, #1
 800b63e:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800b644:	68bb      	ldr	r3, [r7, #8]
 800b646:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b648:	1dbb      	adds	r3, r7, #6
 800b64a:	881a      	ldrh	r2, [r3, #0]
 800b64c:	697b      	ldr	r3, [r7, #20]
 800b64e:	18d3      	adds	r3, r2, r3
 800b650:	2280      	movs	r2, #128	@ 0x80
 800b652:	00d2      	lsls	r2, r2, #3
 800b654:	4694      	mov	ip, r2
 800b656:	4463      	add	r3, ip
 800b658:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800b65a:	69bb      	ldr	r3, [r7, #24]
 800b65c:	627b      	str	r3, [r7, #36]	@ 0x24
 800b65e:	e020      	b.n	800b6a2 <USB_WritePMA+0x82>
  {
    WrVal = pBuf[0];
 800b660:	69fb      	ldr	r3, [r7, #28]
 800b662:	781a      	ldrb	r2, [r3, #0]
 800b664:	2112      	movs	r1, #18
 800b666:	187b      	adds	r3, r7, r1
 800b668:	801a      	strh	r2, [r3, #0]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800b66a:	69fb      	ldr	r3, [r7, #28]
 800b66c:	3301      	adds	r3, #1
 800b66e:	781b      	ldrb	r3, [r3, #0]
 800b670:	021b      	lsls	r3, r3, #8
 800b672:	b21a      	sxth	r2, r3
 800b674:	187b      	adds	r3, r7, r1
 800b676:	2000      	movs	r0, #0
 800b678:	5e1b      	ldrsh	r3, [r3, r0]
 800b67a:	4313      	orrs	r3, r2
 800b67c:	b21a      	sxth	r2, r3
 800b67e:	187b      	adds	r3, r7, r1
 800b680:	801a      	strh	r2, [r3, #0]
    *pdwVal = (WrVal & 0xFFFFU);
 800b682:	6a3b      	ldr	r3, [r7, #32]
 800b684:	187a      	adds	r2, r7, r1
 800b686:	8812      	ldrh	r2, [r2, #0]
 800b688:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800b68a:	6a3b      	ldr	r3, [r7, #32]
 800b68c:	3302      	adds	r3, #2
 800b68e:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800b690:	69fb      	ldr	r3, [r7, #28]
 800b692:	3301      	adds	r3, #1
 800b694:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800b696:	69fb      	ldr	r3, [r7, #28]
 800b698:	3301      	adds	r3, #1
 800b69a:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800b69c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b69e:	3b01      	subs	r3, #1
 800b6a0:	627b      	str	r3, [r7, #36]	@ 0x24
 800b6a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b6a4:	2b00      	cmp	r3, #0
 800b6a6:	d1db      	bne.n	800b660 <USB_WritePMA+0x40>
  }
}
 800b6a8:	46c0      	nop			@ (mov r8, r8)
 800b6aa:	46c0      	nop			@ (mov r8, r8)
 800b6ac:	46bd      	mov	sp, r7
 800b6ae:	b00a      	add	sp, #40	@ 0x28
 800b6b0:	bd80      	pop	{r7, pc}

0800b6b2 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800b6b2:	b580      	push	{r7, lr}
 800b6b4:	b08a      	sub	sp, #40	@ 0x28
 800b6b6:	af00      	add	r7, sp, #0
 800b6b8:	60f8      	str	r0, [r7, #12]
 800b6ba:	60b9      	str	r1, [r7, #8]
 800b6bc:	0019      	movs	r1, r3
 800b6be:	1dbb      	adds	r3, r7, #6
 800b6c0:	801a      	strh	r2, [r3, #0]
 800b6c2:	1d3b      	adds	r3, r7, #4
 800b6c4:	1c0a      	adds	r2, r1, #0
 800b6c6:	801a      	strh	r2, [r3, #0]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800b6c8:	1d3b      	adds	r3, r7, #4
 800b6ca:	881b      	ldrh	r3, [r3, #0]
 800b6cc:	085b      	lsrs	r3, r3, #1
 800b6ce:	b29b      	uxth	r3, r3
 800b6d0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800b6d6:	68bb      	ldr	r3, [r7, #8]
 800b6d8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800b6da:	1dbb      	adds	r3, r7, #6
 800b6dc:	881a      	ldrh	r2, [r3, #0]
 800b6de:	697b      	ldr	r3, [r7, #20]
 800b6e0:	18d3      	adds	r3, r2, r3
 800b6e2:	2280      	movs	r2, #128	@ 0x80
 800b6e4:	00d2      	lsls	r2, r2, #3
 800b6e6:	4694      	mov	ip, r2
 800b6e8:	4463      	add	r3, ip
 800b6ea:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800b6ec:	69bb      	ldr	r3, [r7, #24]
 800b6ee:	627b      	str	r3, [r7, #36]	@ 0x24
 800b6f0:	e018      	b.n	800b724 <USB_ReadPMA+0x72>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800b6f2:	6a3b      	ldr	r3, [r7, #32]
 800b6f4:	881b      	ldrh	r3, [r3, #0]
 800b6f6:	b29b      	uxth	r3, r3
 800b6f8:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800b6fa:	6a3b      	ldr	r3, [r7, #32]
 800b6fc:	3302      	adds	r3, #2
 800b6fe:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800b700:	693b      	ldr	r3, [r7, #16]
 800b702:	b2da      	uxtb	r2, r3
 800b704:	69fb      	ldr	r3, [r7, #28]
 800b706:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800b708:	69fb      	ldr	r3, [r7, #28]
 800b70a:	3301      	adds	r3, #1
 800b70c:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800b70e:	693b      	ldr	r3, [r7, #16]
 800b710:	0a1b      	lsrs	r3, r3, #8
 800b712:	b2da      	uxtb	r2, r3
 800b714:	69fb      	ldr	r3, [r7, #28]
 800b716:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800b718:	69fb      	ldr	r3, [r7, #28]
 800b71a:	3301      	adds	r3, #1
 800b71c:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800b71e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b720:	3b01      	subs	r3, #1
 800b722:	627b      	str	r3, [r7, #36]	@ 0x24
 800b724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b726:	2b00      	cmp	r3, #0
 800b728:	d1e3      	bne.n	800b6f2 <USB_ReadPMA+0x40>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800b72a:	1d3b      	adds	r3, r7, #4
 800b72c:	881b      	ldrh	r3, [r3, #0]
 800b72e:	2201      	movs	r2, #1
 800b730:	4013      	ands	r3, r2
 800b732:	b29b      	uxth	r3, r3
 800b734:	2b00      	cmp	r3, #0
 800b736:	d007      	beq.n	800b748 <USB_ReadPMA+0x96>
  {
    RdVal = *pdwVal;
 800b738:	6a3b      	ldr	r3, [r7, #32]
 800b73a:	881b      	ldrh	r3, [r3, #0]
 800b73c:	b29b      	uxth	r3, r3
 800b73e:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800b740:	693b      	ldr	r3, [r7, #16]
 800b742:	b2da      	uxtb	r2, r3
 800b744:	69fb      	ldr	r3, [r7, #28]
 800b746:	701a      	strb	r2, [r3, #0]
  }
}
 800b748:	46c0      	nop			@ (mov r8, r8)
 800b74a:	46bd      	mov	sp, r7
 800b74c:	b00a      	add	sp, #40	@ 0x28
 800b74e:	bd80      	pop	{r7, pc}

0800b750 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b750:	b580      	push	{r7, lr}
 800b752:	b084      	sub	sp, #16
 800b754:	af00      	add	r7, sp, #0
 800b756:	6078      	str	r0, [r7, #4]
 800b758:	000a      	movs	r2, r1
 800b75a:	1cfb      	adds	r3, r7, #3
 800b75c:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 800b75e:	230f      	movs	r3, #15
 800b760:	18fb      	adds	r3, r7, r3
 800b762:	2200      	movs	r2, #0
 800b764:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	7c1b      	ldrb	r3, [r3, #16]
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d116      	bne.n	800b79c <USBD_CDC_Init+0x4c>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b76e:	2380      	movs	r3, #128	@ 0x80
 800b770:	009b      	lsls	r3, r3, #2
 800b772:	6878      	ldr	r0, [r7, #4]
 800b774:	2202      	movs	r2, #2
 800b776:	2181      	movs	r1, #129	@ 0x81
 800b778:	f002 f88b 	bl	800d892 <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	2201      	movs	r2, #1
 800b780:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b782:	2380      	movs	r3, #128	@ 0x80
 800b784:	009b      	lsls	r3, r3, #2
 800b786:	6878      	ldr	r0, [r7, #4]
 800b788:	2202      	movs	r2, #2
 800b78a:	2101      	movs	r1, #1
 800b78c:	f002 f881 	bl	800d892 <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b790:	687a      	ldr	r2, [r7, #4]
 800b792:	23b6      	movs	r3, #182	@ 0xb6
 800b794:	005b      	lsls	r3, r3, #1
 800b796:	2101      	movs	r1, #1
 800b798:	50d1      	str	r1, [r2, r3]
 800b79a:	e013      	b.n	800b7c4 <USBD_CDC_Init+0x74>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800b79c:	6878      	ldr	r0, [r7, #4]
 800b79e:	2340      	movs	r3, #64	@ 0x40
 800b7a0:	2202      	movs	r2, #2
 800b7a2:	2181      	movs	r1, #129	@ 0x81
 800b7a4:	f002 f875 	bl	800d892 <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	2201      	movs	r2, #1
 800b7ac:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800b7ae:	6878      	ldr	r0, [r7, #4]
 800b7b0:	2340      	movs	r3, #64	@ 0x40
 800b7b2:	2202      	movs	r2, #2
 800b7b4:	2101      	movs	r1, #1
 800b7b6:	f002 f86c 	bl	800d892 <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800b7ba:	687a      	ldr	r2, [r7, #4]
 800b7bc:	23b6      	movs	r3, #182	@ 0xb6
 800b7be:	005b      	lsls	r3, r3, #1
 800b7c0:	2101      	movs	r1, #1
 800b7c2:	50d1      	str	r1, [r2, r3]
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b7c4:	6878      	ldr	r0, [r7, #4]
 800b7c6:	2308      	movs	r3, #8
 800b7c8:	2203      	movs	r2, #3
 800b7ca:	2182      	movs	r1, #130	@ 0x82
 800b7cc:	f002 f861 	bl	800d892 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	2201      	movs	r2, #1
 800b7d4:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800b7d6:	2387      	movs	r3, #135	@ 0x87
 800b7d8:	009b      	lsls	r3, r3, #2
 800b7da:	0018      	movs	r0, r3
 800b7dc:	f002 f9f0 	bl	800dbc0 <USBD_static_malloc>
 800b7e0:	0001      	movs	r1, r0
 800b7e2:	687a      	ldr	r2, [r7, #4]
 800b7e4:	23ae      	movs	r3, #174	@ 0xae
 800b7e6:	009b      	lsls	r3, r3, #2
 800b7e8:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData == NULL)
 800b7ea:	687a      	ldr	r2, [r7, #4]
 800b7ec:	23ae      	movs	r3, #174	@ 0xae
 800b7ee:	009b      	lsls	r3, r3, #2
 800b7f0:	58d3      	ldr	r3, [r2, r3]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d104      	bne.n	800b800 <USBD_CDC_Init+0xb0>
  {
    ret = 1U;
 800b7f6:	230f      	movs	r3, #15
 800b7f8:	18fb      	adds	r3, r7, r3
 800b7fa:	2201      	movs	r2, #1
 800b7fc:	701a      	strb	r2, [r3, #0]
 800b7fe:	e02c      	b.n	800b85a <USBD_CDC_Init+0x10a>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b800:	687a      	ldr	r2, [r7, #4]
 800b802:	23ae      	movs	r3, #174	@ 0xae
 800b804:	009b      	lsls	r3, r3, #2
 800b806:	58d3      	ldr	r3, [r2, r3]
 800b808:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800b80a:	687a      	ldr	r2, [r7, #4]
 800b80c:	23af      	movs	r3, #175	@ 0xaf
 800b80e:	009b      	lsls	r3, r3, #2
 800b810:	58d3      	ldr	r3, [r2, r3]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800b816:	68ba      	ldr	r2, [r7, #8]
 800b818:	2385      	movs	r3, #133	@ 0x85
 800b81a:	009b      	lsls	r3, r3, #2
 800b81c:	2100      	movs	r1, #0
 800b81e:	50d1      	str	r1, [r2, r3]
    hcdc->RxState = 0U;
 800b820:	68ba      	ldr	r2, [r7, #8]
 800b822:	2386      	movs	r3, #134	@ 0x86
 800b824:	009b      	lsls	r3, r3, #2
 800b826:	2100      	movs	r1, #0
 800b828:	50d1      	str	r1, [r2, r3]

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	7c1b      	ldrb	r3, [r3, #16]
 800b82e:	2b00      	cmp	r3, #0
 800b830:	d10a      	bne.n	800b848 <USBD_CDC_Init+0xf8>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b832:	68ba      	ldr	r2, [r7, #8]
 800b834:	2381      	movs	r3, #129	@ 0x81
 800b836:	009b      	lsls	r3, r3, #2
 800b838:	58d2      	ldr	r2, [r2, r3]
 800b83a:	2380      	movs	r3, #128	@ 0x80
 800b83c:	009b      	lsls	r3, r3, #2
 800b83e:	6878      	ldr	r0, [r7, #4]
 800b840:	2101      	movs	r1, #1
 800b842:	f002 f970 	bl	800db26 <USBD_LL_PrepareReceive>
 800b846:	e008      	b.n	800b85a <USBD_CDC_Init+0x10a>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800b848:	68ba      	ldr	r2, [r7, #8]
 800b84a:	2381      	movs	r3, #129	@ 0x81
 800b84c:	009b      	lsls	r3, r3, #2
 800b84e:	58d2      	ldr	r2, [r2, r3]
 800b850:	6878      	ldr	r0, [r7, #4]
 800b852:	2340      	movs	r3, #64	@ 0x40
 800b854:	2101      	movs	r1, #1
 800b856:	f002 f966 	bl	800db26 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800b85a:	230f      	movs	r3, #15
 800b85c:	18fb      	adds	r3, r7, r3
 800b85e:	781b      	ldrb	r3, [r3, #0]
}
 800b860:	0018      	movs	r0, r3
 800b862:	46bd      	mov	sp, r7
 800b864:	b004      	add	sp, #16
 800b866:	bd80      	pop	{r7, pc}

0800b868 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b868:	b580      	push	{r7, lr}
 800b86a:	b084      	sub	sp, #16
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	6078      	str	r0, [r7, #4]
 800b870:	000a      	movs	r2, r1
 800b872:	1cfb      	adds	r3, r7, #3
 800b874:	701a      	strb	r2, [r3, #0]
  uint8_t ret = 0U;
 800b876:	230f      	movs	r3, #15
 800b878:	18fb      	adds	r3, r7, r3
 800b87a:	2200      	movs	r2, #0
 800b87c:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2181      	movs	r1, #129	@ 0x81
 800b882:	0018      	movs	r0, r3
 800b884:	f002 f83c 	bl	800d900 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	2200      	movs	r2, #0
 800b88c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	2101      	movs	r1, #1
 800b892:	0018      	movs	r0, r3
 800b894:	f002 f834 	bl	800d900 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800b898:	687a      	ldr	r2, [r7, #4]
 800b89a:	23b6      	movs	r3, #182	@ 0xb6
 800b89c:	005b      	lsls	r3, r3, #1
 800b89e:	2100      	movs	r1, #0
 800b8a0:	50d1      	str	r1, [r2, r3]

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	2182      	movs	r1, #130	@ 0x82
 800b8a6:	0018      	movs	r0, r3
 800b8a8:	f002 f82a 	bl	800d900 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	2200      	movs	r2, #0
 800b8b0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800b8b2:	687a      	ldr	r2, [r7, #4]
 800b8b4:	23ae      	movs	r3, #174	@ 0xae
 800b8b6:	009b      	lsls	r3, r3, #2
 800b8b8:	58d3      	ldr	r3, [r2, r3]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d011      	beq.n	800b8e2 <USBD_CDC_DeInit+0x7a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800b8be:	687a      	ldr	r2, [r7, #4]
 800b8c0:	23af      	movs	r3, #175	@ 0xaf
 800b8c2:	009b      	lsls	r3, r3, #2
 800b8c4:	58d3      	ldr	r3, [r2, r3]
 800b8c6:	685b      	ldr	r3, [r3, #4]
 800b8c8:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800b8ca:	687a      	ldr	r2, [r7, #4]
 800b8cc:	23ae      	movs	r3, #174	@ 0xae
 800b8ce:	009b      	lsls	r3, r3, #2
 800b8d0:	58d3      	ldr	r3, [r2, r3]
 800b8d2:	0018      	movs	r0, r3
 800b8d4:	f002 f980 	bl	800dbd8 <USBD_static_free>
    pdev->pClassData = NULL;
 800b8d8:	687a      	ldr	r2, [r7, #4]
 800b8da:	23ae      	movs	r3, #174	@ 0xae
 800b8dc:	009b      	lsls	r3, r3, #2
 800b8de:	2100      	movs	r1, #0
 800b8e0:	50d1      	str	r1, [r2, r3]
  }

  return ret;
 800b8e2:	230f      	movs	r3, #15
 800b8e4:	18fb      	adds	r3, r7, r3
 800b8e6:	781b      	ldrb	r3, [r3, #0]
}
 800b8e8:	0018      	movs	r0, r3
 800b8ea:	46bd      	mov	sp, r7
 800b8ec:	b004      	add	sp, #16
 800b8ee:	bd80      	pop	{r7, pc}

0800b8f0 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800b8f0:	b580      	push	{r7, lr}
 800b8f2:	b086      	sub	sp, #24
 800b8f4:	af00      	add	r7, sp, #0
 800b8f6:	6078      	str	r0, [r7, #4]
 800b8f8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800b8fa:	687a      	ldr	r2, [r7, #4]
 800b8fc:	23ae      	movs	r3, #174	@ 0xae
 800b8fe:	009b      	lsls	r3, r3, #2
 800b900:	58d3      	ldr	r3, [r2, r3]
 800b902:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800b904:	230f      	movs	r3, #15
 800b906:	18fb      	adds	r3, r7, r3
 800b908:	2200      	movs	r2, #0
 800b90a:	701a      	strb	r2, [r3, #0]
  uint16_t status_info = 0U;
 800b90c:	230c      	movs	r3, #12
 800b90e:	18fb      	adds	r3, r7, r3
 800b910:	2200      	movs	r2, #0
 800b912:	801a      	strh	r2, [r3, #0]
  uint8_t ret = USBD_OK;
 800b914:	2317      	movs	r3, #23
 800b916:	18fb      	adds	r3, r7, r3
 800b918:	2200      	movs	r2, #0
 800b91a:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b91c:	683b      	ldr	r3, [r7, #0]
 800b91e:	781b      	ldrb	r3, [r3, #0]
 800b920:	001a      	movs	r2, r3
 800b922:	2360      	movs	r3, #96	@ 0x60
 800b924:	4013      	ands	r3, r2
 800b926:	d03d      	beq.n	800b9a4 <USBD_CDC_Setup+0xb4>
 800b928:	2b20      	cmp	r3, #32
 800b92a:	d000      	beq.n	800b92e <USBD_CDC_Setup+0x3e>
 800b92c:	e094      	b.n	800ba58 <USBD_CDC_Setup+0x168>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 800b92e:	683b      	ldr	r3, [r7, #0]
 800b930:	88db      	ldrh	r3, [r3, #6]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d02b      	beq.n	800b98e <USBD_CDC_Setup+0x9e>
      {
        if (req->bmRequest & 0x80U)
 800b936:	683b      	ldr	r3, [r7, #0]
 800b938:	781b      	ldrb	r3, [r3, #0]
 800b93a:	b25b      	sxtb	r3, r3
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	da12      	bge.n	800b966 <USBD_CDC_Setup+0x76>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b940:	687a      	ldr	r2, [r7, #4]
 800b942:	23af      	movs	r3, #175	@ 0xaf
 800b944:	009b      	lsls	r3, r3, #2
 800b946:	58d3      	ldr	r3, [r2, r3]
 800b948:	689b      	ldr	r3, [r3, #8]
 800b94a:	683a      	ldr	r2, [r7, #0]
 800b94c:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 800b94e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b950:	683a      	ldr	r2, [r7, #0]
 800b952:	88d2      	ldrh	r2, [r2, #6]
 800b954:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800b956:	6939      	ldr	r1, [r7, #16]
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	88da      	ldrh	r2, [r3, #6]
 800b95c:	687b      	ldr	r3, [r7, #4]
 800b95e:	0018      	movs	r0, r3
 800b960:	f001 fbaf 	bl	800d0c2 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800b964:	e083      	b.n	800ba6e <USBD_CDC_Setup+0x17e>
          hcdc->CmdOpCode = req->bRequest;
 800b966:	683b      	ldr	r3, [r7, #0]
 800b968:	7859      	ldrb	r1, [r3, #1]
 800b96a:	693a      	ldr	r2, [r7, #16]
 800b96c:	2380      	movs	r3, #128	@ 0x80
 800b96e:	009b      	lsls	r3, r3, #2
 800b970:	54d1      	strb	r1, [r2, r3]
          hcdc->CmdLength = (uint8_t)req->wLength;
 800b972:	683b      	ldr	r3, [r7, #0]
 800b974:	88db      	ldrh	r3, [r3, #6]
 800b976:	b2d9      	uxtb	r1, r3
 800b978:	693b      	ldr	r3, [r7, #16]
 800b97a:	4a40      	ldr	r2, [pc, #256]	@ (800ba7c <USBD_CDC_Setup+0x18c>)
 800b97c:	5499      	strb	r1, [r3, r2]
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800b97e:	6939      	ldr	r1, [r7, #16]
 800b980:	683b      	ldr	r3, [r7, #0]
 800b982:	88da      	ldrh	r2, [r3, #6]
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	0018      	movs	r0, r3
 800b988:	f001 fbce 	bl	800d128 <USBD_CtlPrepareRx>
      break;
 800b98c:	e06f      	b.n	800ba6e <USBD_CDC_Setup+0x17e>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800b98e:	687a      	ldr	r2, [r7, #4]
 800b990:	23af      	movs	r3, #175	@ 0xaf
 800b992:	009b      	lsls	r3, r3, #2
 800b994:	58d3      	ldr	r3, [r2, r3]
 800b996:	689b      	ldr	r3, [r3, #8]
 800b998:	683a      	ldr	r2, [r7, #0]
 800b99a:	7850      	ldrb	r0, [r2, #1]
 800b99c:	6839      	ldr	r1, [r7, #0]
 800b99e:	2200      	movs	r2, #0
 800b9a0:	4798      	blx	r3
      break;
 800b9a2:	e064      	b.n	800ba6e <USBD_CDC_Setup+0x17e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b9a4:	683b      	ldr	r3, [r7, #0]
 800b9a6:	785b      	ldrb	r3, [r3, #1]
 800b9a8:	2b0b      	cmp	r3, #11
 800b9aa:	d037      	beq.n	800ba1c <USBD_CDC_Setup+0x12c>
 800b9ac:	dc47      	bgt.n	800ba3e <USBD_CDC_Setup+0x14e>
 800b9ae:	2b00      	cmp	r3, #0
 800b9b0:	d002      	beq.n	800b9b8 <USBD_CDC_Setup+0xc8>
 800b9b2:	2b0a      	cmp	r3, #10
 800b9b4:	d019      	beq.n	800b9ea <USBD_CDC_Setup+0xfa>
 800b9b6:	e042      	b.n	800ba3e <USBD_CDC_Setup+0x14e>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b9b8:	687a      	ldr	r2, [r7, #4]
 800b9ba:	23a7      	movs	r3, #167	@ 0xa7
 800b9bc:	009b      	lsls	r3, r3, #2
 800b9be:	5cd3      	ldrb	r3, [r2, r3]
 800b9c0:	2b03      	cmp	r3, #3
 800b9c2:	d107      	bne.n	800b9d4 <USBD_CDC_Setup+0xe4>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 800b9c4:	230c      	movs	r3, #12
 800b9c6:	18f9      	adds	r1, r7, r3
 800b9c8:	687b      	ldr	r3, [r7, #4]
 800b9ca:	2202      	movs	r2, #2
 800b9cc:	0018      	movs	r0, r3
 800b9ce:	f001 fb78 	bl	800d0c2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b9d2:	e040      	b.n	800ba56 <USBD_CDC_Setup+0x166>
            USBD_CtlError(pdev, req);
 800b9d4:	683a      	ldr	r2, [r7, #0]
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	0011      	movs	r1, r2
 800b9da:	0018      	movs	r0, r3
 800b9dc:	f001 faf3 	bl	800cfc6 <USBD_CtlError>
            ret = USBD_FAIL;
 800b9e0:	2317      	movs	r3, #23
 800b9e2:	18fb      	adds	r3, r7, r3
 800b9e4:	2202      	movs	r2, #2
 800b9e6:	701a      	strb	r2, [r3, #0]
          break;
 800b9e8:	e035      	b.n	800ba56 <USBD_CDC_Setup+0x166>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b9ea:	687a      	ldr	r2, [r7, #4]
 800b9ec:	23a7      	movs	r3, #167	@ 0xa7
 800b9ee:	009b      	lsls	r3, r3, #2
 800b9f0:	5cd3      	ldrb	r3, [r2, r3]
 800b9f2:	2b03      	cmp	r3, #3
 800b9f4:	d107      	bne.n	800ba06 <USBD_CDC_Setup+0x116>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 800b9f6:	230f      	movs	r3, #15
 800b9f8:	18f9      	adds	r1, r7, r3
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	2201      	movs	r2, #1
 800b9fe:	0018      	movs	r0, r3
 800ba00:	f001 fb5f 	bl	800d0c2 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ba04:	e027      	b.n	800ba56 <USBD_CDC_Setup+0x166>
            USBD_CtlError(pdev, req);
 800ba06:	683a      	ldr	r2, [r7, #0]
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	0011      	movs	r1, r2
 800ba0c:	0018      	movs	r0, r3
 800ba0e:	f001 fada 	bl	800cfc6 <USBD_CtlError>
            ret = USBD_FAIL;
 800ba12:	2317      	movs	r3, #23
 800ba14:	18fb      	adds	r3, r7, r3
 800ba16:	2202      	movs	r2, #2
 800ba18:	701a      	strb	r2, [r3, #0]
          break;
 800ba1a:	e01c      	b.n	800ba56 <USBD_CDC_Setup+0x166>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800ba1c:	687a      	ldr	r2, [r7, #4]
 800ba1e:	23a7      	movs	r3, #167	@ 0xa7
 800ba20:	009b      	lsls	r3, r3, #2
 800ba22:	5cd3      	ldrb	r3, [r2, r3]
 800ba24:	2b03      	cmp	r3, #3
 800ba26:	d015      	beq.n	800ba54 <USBD_CDC_Setup+0x164>
          {
            USBD_CtlError(pdev, req);
 800ba28:	683a      	ldr	r2, [r7, #0]
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	0011      	movs	r1, r2
 800ba2e:	0018      	movs	r0, r3
 800ba30:	f001 fac9 	bl	800cfc6 <USBD_CtlError>
            ret = USBD_FAIL;
 800ba34:	2317      	movs	r3, #23
 800ba36:	18fb      	adds	r3, r7, r3
 800ba38:	2202      	movs	r2, #2
 800ba3a:	701a      	strb	r2, [r3, #0]
          }
          break;
 800ba3c:	e00a      	b.n	800ba54 <USBD_CDC_Setup+0x164>

        default:
          USBD_CtlError(pdev, req);
 800ba3e:	683a      	ldr	r2, [r7, #0]
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	0011      	movs	r1, r2
 800ba44:	0018      	movs	r0, r3
 800ba46:	f001 fabe 	bl	800cfc6 <USBD_CtlError>
          ret = USBD_FAIL;
 800ba4a:	2317      	movs	r3, #23
 800ba4c:	18fb      	adds	r3, r7, r3
 800ba4e:	2202      	movs	r2, #2
 800ba50:	701a      	strb	r2, [r3, #0]
          break;
 800ba52:	e000      	b.n	800ba56 <USBD_CDC_Setup+0x166>
          break;
 800ba54:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800ba56:	e00a      	b.n	800ba6e <USBD_CDC_Setup+0x17e>

    default:
      USBD_CtlError(pdev, req);
 800ba58:	683a      	ldr	r2, [r7, #0]
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	0011      	movs	r1, r2
 800ba5e:	0018      	movs	r0, r3
 800ba60:	f001 fab1 	bl	800cfc6 <USBD_CtlError>
      ret = USBD_FAIL;
 800ba64:	2317      	movs	r3, #23
 800ba66:	18fb      	adds	r3, r7, r3
 800ba68:	2202      	movs	r2, #2
 800ba6a:	701a      	strb	r2, [r3, #0]
      break;
 800ba6c:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800ba6e:	2317      	movs	r3, #23
 800ba70:	18fb      	adds	r3, r7, r3
 800ba72:	781b      	ldrb	r3, [r3, #0]
}
 800ba74:	0018      	movs	r0, r3
 800ba76:	46bd      	mov	sp, r7
 800ba78:	b006      	add	sp, #24
 800ba7a:	bd80      	pop	{r7, pc}
 800ba7c:	00000201 	.word	0x00000201

0800ba80 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b084      	sub	sp, #16
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
 800ba88:	000a      	movs	r2, r1
 800ba8a:	1cfb      	adds	r3, r7, #3
 800ba8c:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ba8e:	687a      	ldr	r2, [r7, #4]
 800ba90:	23ae      	movs	r3, #174	@ 0xae
 800ba92:	009b      	lsls	r3, r3, #2
 800ba94:	58d3      	ldr	r3, [r2, r3]
 800ba96:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800ba98:	687a      	ldr	r2, [r7, #4]
 800ba9a:	23b0      	movs	r3, #176	@ 0xb0
 800ba9c:	009b      	lsls	r3, r3, #2
 800ba9e:	58d3      	ldr	r3, [r2, r3]
 800baa0:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800baa2:	687a      	ldr	r2, [r7, #4]
 800baa4:	23ae      	movs	r3, #174	@ 0xae
 800baa6:	009b      	lsls	r3, r3, #2
 800baa8:	58d3      	ldr	r3, [r2, r3]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d03e      	beq.n	800bb2c <USBD_CDC_DataIn+0xac>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800baae:	1cfb      	adds	r3, r7, #3
 800bab0:	781a      	ldrb	r2, [r3, #0]
 800bab2:	6879      	ldr	r1, [r7, #4]
 800bab4:	0013      	movs	r3, r2
 800bab6:	009b      	lsls	r3, r3, #2
 800bab8:	189b      	adds	r3, r3, r2
 800baba:	009b      	lsls	r3, r3, #2
 800babc:	18cb      	adds	r3, r1, r3
 800babe:	331c      	adds	r3, #28
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d02b      	beq.n	800bb1e <USBD_CDC_DataIn+0x9e>
 800bac6:	1cfb      	adds	r3, r7, #3
 800bac8:	781a      	ldrb	r2, [r3, #0]
 800baca:	6879      	ldr	r1, [r7, #4]
 800bacc:	0013      	movs	r3, r2
 800bace:	009b      	lsls	r3, r3, #2
 800bad0:	189b      	adds	r3, r3, r2
 800bad2:	009b      	lsls	r3, r3, #2
 800bad4:	18cb      	adds	r3, r1, r3
 800bad6:	331c      	adds	r3, #28
 800bad8:	6818      	ldr	r0, [r3, #0]
 800bada:	1cfb      	adds	r3, r7, #3
 800badc:	781a      	ldrb	r2, [r3, #0]
 800bade:	68b9      	ldr	r1, [r7, #8]
 800bae0:	0013      	movs	r3, r2
 800bae2:	009b      	lsls	r3, r3, #2
 800bae4:	189b      	adds	r3, r3, r2
 800bae6:	00db      	lsls	r3, r3, #3
 800bae8:	18cb      	adds	r3, r1, r3
 800baea:	3320      	adds	r3, #32
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	0019      	movs	r1, r3
 800baf0:	f7f4 fbac 	bl	800024c <__aeabi_uidivmod>
 800baf4:	1e0b      	subs	r3, r1, #0
 800baf6:	d112      	bne.n	800bb1e <USBD_CDC_DataIn+0x9e>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800baf8:	1cfb      	adds	r3, r7, #3
 800bafa:	781a      	ldrb	r2, [r3, #0]
 800bafc:	6879      	ldr	r1, [r7, #4]
 800bafe:	0013      	movs	r3, r2
 800bb00:	009b      	lsls	r3, r3, #2
 800bb02:	189b      	adds	r3, r3, r2
 800bb04:	009b      	lsls	r3, r3, #2
 800bb06:	18cb      	adds	r3, r1, r3
 800bb08:	331c      	adds	r3, #28
 800bb0a:	2200      	movs	r2, #0
 800bb0c:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800bb0e:	1cfb      	adds	r3, r7, #3
 800bb10:	7819      	ldrb	r1, [r3, #0]
 800bb12:	6878      	ldr	r0, [r7, #4]
 800bb14:	2300      	movs	r3, #0
 800bb16:	2200      	movs	r2, #0
 800bb18:	f001 ffce 	bl	800dab8 <USBD_LL_Transmit>
 800bb1c:	e004      	b.n	800bb28 <USBD_CDC_DataIn+0xa8>
    }
    else
    {
      hcdc->TxState = 0U;
 800bb1e:	68fa      	ldr	r2, [r7, #12]
 800bb20:	2385      	movs	r3, #133	@ 0x85
 800bb22:	009b      	lsls	r3, r3, #2
 800bb24:	2100      	movs	r1, #0
 800bb26:	50d1      	str	r1, [r2, r3]
    }
    return USBD_OK;
 800bb28:	2300      	movs	r3, #0
 800bb2a:	e000      	b.n	800bb2e <USBD_CDC_DataIn+0xae>
  }
  else
  {
    return USBD_FAIL;
 800bb2c:	2302      	movs	r3, #2
  }
}
 800bb2e:	0018      	movs	r0, r3
 800bb30:	46bd      	mov	sp, r7
 800bb32:	b004      	add	sp, #16
 800bb34:	bd80      	pop	{r7, pc}

0800bb36 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bb36:	b580      	push	{r7, lr}
 800bb38:	b084      	sub	sp, #16
 800bb3a:	af00      	add	r7, sp, #0
 800bb3c:	6078      	str	r0, [r7, #4]
 800bb3e:	000a      	movs	r2, r1
 800bb40:	1cfb      	adds	r3, r7, #3
 800bb42:	701a      	strb	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bb44:	687a      	ldr	r2, [r7, #4]
 800bb46:	23ae      	movs	r3, #174	@ 0xae
 800bb48:	009b      	lsls	r3, r3, #2
 800bb4a:	58d3      	ldr	r3, [r2, r3]
 800bb4c:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800bb4e:	1cfb      	adds	r3, r7, #3
 800bb50:	781a      	ldrb	r2, [r3, #0]
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	0011      	movs	r1, r2
 800bb56:	0018      	movs	r0, r3
 800bb58:	f002 f81c 	bl	800db94 <USBD_LL_GetRxDataSize>
 800bb5c:	0001      	movs	r1, r0
 800bb5e:	68fa      	ldr	r2, [r7, #12]
 800bb60:	2383      	movs	r3, #131	@ 0x83
 800bb62:	009b      	lsls	r3, r3, #2
 800bb64:	50d1      	str	r1, [r2, r3]

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800bb66:	687a      	ldr	r2, [r7, #4]
 800bb68:	23ae      	movs	r3, #174	@ 0xae
 800bb6a:	009b      	lsls	r3, r3, #2
 800bb6c:	58d3      	ldr	r3, [r2, r3]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d011      	beq.n	800bb96 <USBD_CDC_DataOut+0x60>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800bb72:	687a      	ldr	r2, [r7, #4]
 800bb74:	23af      	movs	r3, #175	@ 0xaf
 800bb76:	009b      	lsls	r3, r3, #2
 800bb78:	58d3      	ldr	r3, [r2, r3]
 800bb7a:	68da      	ldr	r2, [r3, #12]
 800bb7c:	68f9      	ldr	r1, [r7, #12]
 800bb7e:	2381      	movs	r3, #129	@ 0x81
 800bb80:	009b      	lsls	r3, r3, #2
 800bb82:	58c8      	ldr	r0, [r1, r3]
 800bb84:	68fb      	ldr	r3, [r7, #12]
 800bb86:	2183      	movs	r1, #131	@ 0x83
 800bb88:	0089      	lsls	r1, r1, #2
 800bb8a:	468c      	mov	ip, r1
 800bb8c:	4463      	add	r3, ip
 800bb8e:	0019      	movs	r1, r3
 800bb90:	4790      	blx	r2

    return USBD_OK;
 800bb92:	2300      	movs	r3, #0
 800bb94:	e000      	b.n	800bb98 <USBD_CDC_DataOut+0x62>
  }
  else
  {
    return USBD_FAIL;
 800bb96:	2302      	movs	r3, #2
  }
}
 800bb98:	0018      	movs	r0, r3
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	b004      	add	sp, #16
 800bb9e:	bd80      	pop	{r7, pc}

0800bba0 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800bba0:	b590      	push	{r4, r7, lr}
 800bba2:	b085      	sub	sp, #20
 800bba4:	af00      	add	r7, sp, #0
 800bba6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bba8:	687a      	ldr	r2, [r7, #4]
 800bbaa:	23ae      	movs	r3, #174	@ 0xae
 800bbac:	009b      	lsls	r3, r3, #2
 800bbae:	58d3      	ldr	r3, [r2, r3]
 800bbb0:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800bbb2:	687a      	ldr	r2, [r7, #4]
 800bbb4:	23af      	movs	r3, #175	@ 0xaf
 800bbb6:	009b      	lsls	r3, r3, #2
 800bbb8:	58d3      	ldr	r3, [r2, r3]
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d018      	beq.n	800bbf0 <USBD_CDC_EP0_RxReady+0x50>
 800bbbe:	68fa      	ldr	r2, [r7, #12]
 800bbc0:	2380      	movs	r3, #128	@ 0x80
 800bbc2:	009b      	lsls	r3, r3, #2
 800bbc4:	5cd3      	ldrb	r3, [r2, r3]
 800bbc6:	2bff      	cmp	r3, #255	@ 0xff
 800bbc8:	d012      	beq.n	800bbf0 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bbca:	687a      	ldr	r2, [r7, #4]
 800bbcc:	23af      	movs	r3, #175	@ 0xaf
 800bbce:	009b      	lsls	r3, r3, #2
 800bbd0:	58d3      	ldr	r3, [r2, r3]
 800bbd2:	689b      	ldr	r3, [r3, #8]
 800bbd4:	68f9      	ldr	r1, [r7, #12]
 800bbd6:	2280      	movs	r2, #128	@ 0x80
 800bbd8:	0092      	lsls	r2, r2, #2
 800bbda:	5c88      	ldrb	r0, [r1, r2]
                                                      (uint8_t *)(void *)hcdc->data,
 800bbdc:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800bbde:	68fa      	ldr	r2, [r7, #12]
 800bbe0:	4c06      	ldr	r4, [pc, #24]	@ (800bbfc <USBD_CDC_EP0_RxReady+0x5c>)
 800bbe2:	5d12      	ldrb	r2, [r2, r4]
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bbe4:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800bbe6:	68fa      	ldr	r2, [r7, #12]
 800bbe8:	2380      	movs	r3, #128	@ 0x80
 800bbea:	009b      	lsls	r3, r3, #2
 800bbec:	21ff      	movs	r1, #255	@ 0xff
 800bbee:	54d1      	strb	r1, [r2, r3]

  }
  return USBD_OK;
 800bbf0:	2300      	movs	r3, #0
}
 800bbf2:	0018      	movs	r0, r3
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	b005      	add	sp, #20
 800bbf8:	bd90      	pop	{r4, r7, pc}
 800bbfa:	46c0      	nop			@ (mov r8, r8)
 800bbfc:	00000201 	.word	0x00000201

0800bc00 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800bc00:	b580      	push	{r7, lr}
 800bc02:	b082      	sub	sp, #8
 800bc04:	af00      	add	r7, sp, #0
 800bc06:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 800bc08:	687b      	ldr	r3, [r7, #4]
 800bc0a:	2243      	movs	r2, #67	@ 0x43
 800bc0c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800bc0e:	4b02      	ldr	r3, [pc, #8]	@ (800bc18 <USBD_CDC_GetFSCfgDesc+0x18>)
}
 800bc10:	0018      	movs	r0, r3
 800bc12:	46bd      	mov	sp, r7
 800bc14:	b002      	add	sp, #8
 800bc16:	bd80      	pop	{r7, pc}
 800bc18:	20000108 	.word	0x20000108

0800bc1c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800bc1c:	b580      	push	{r7, lr}
 800bc1e:	b082      	sub	sp, #8
 800bc20:	af00      	add	r7, sp, #0
 800bc22:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	2243      	movs	r2, #67	@ 0x43
 800bc28:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800bc2a:	4b02      	ldr	r3, [pc, #8]	@ (800bc34 <USBD_CDC_GetHSCfgDesc+0x18>)
}
 800bc2c:	0018      	movs	r0, r3
 800bc2e:	46bd      	mov	sp, r7
 800bc30:	b002      	add	sp, #8
 800bc32:	bd80      	pop	{r7, pc}
 800bc34:	200000c4 	.word	0x200000c4

0800bc38 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b082      	sub	sp, #8
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	2243      	movs	r2, #67	@ 0x43
 800bc44:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800bc46:	4b02      	ldr	r3, [pc, #8]	@ (800bc50 <USBD_CDC_GetOtherSpeedCfgDesc+0x18>)
}
 800bc48:	0018      	movs	r0, r3
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	b002      	add	sp, #8
 800bc4e:	bd80      	pop	{r7, pc}
 800bc50:	2000014c 	.word	0x2000014c

0800bc54 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800bc54:	b580      	push	{r7, lr}
 800bc56:	b082      	sub	sp, #8
 800bc58:	af00      	add	r7, sp, #0
 800bc5a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	220a      	movs	r2, #10
 800bc60:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800bc62:	4b02      	ldr	r3, [pc, #8]	@ (800bc6c <USBD_CDC_GetDeviceQualifierDescriptor+0x18>)
}
 800bc64:	0018      	movs	r0, r3
 800bc66:	46bd      	mov	sp, r7
 800bc68:	b002      	add	sp, #8
 800bc6a:	bd80      	pop	{r7, pc}
 800bc6c:	20000080 	.word	0x20000080

0800bc70 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b084      	sub	sp, #16
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	6078      	str	r0, [r7, #4]
 800bc78:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800bc7a:	200f      	movs	r0, #15
 800bc7c:	183b      	adds	r3, r7, r0
 800bc7e:	2202      	movs	r2, #2
 800bc80:	701a      	strb	r2, [r3, #0]

  if (fops != NULL)
 800bc82:	683b      	ldr	r3, [r7, #0]
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d007      	beq.n	800bc98 <USBD_CDC_RegisterInterface+0x28>
  {
    pdev->pUserData = fops;
 800bc88:	687a      	ldr	r2, [r7, #4]
 800bc8a:	23af      	movs	r3, #175	@ 0xaf
 800bc8c:	009b      	lsls	r3, r3, #2
 800bc8e:	6839      	ldr	r1, [r7, #0]
 800bc90:	50d1      	str	r1, [r2, r3]
    ret = USBD_OK;
 800bc92:	183b      	adds	r3, r7, r0
 800bc94:	2200      	movs	r2, #0
 800bc96:	701a      	strb	r2, [r3, #0]
  }

  return ret;
 800bc98:	230f      	movs	r3, #15
 800bc9a:	18fb      	adds	r3, r7, r3
 800bc9c:	781b      	ldrb	r3, [r3, #0]
}
 800bc9e:	0018      	movs	r0, r3
 800bca0:	46bd      	mov	sp, r7
 800bca2:	b004      	add	sp, #16
 800bca4:	bd80      	pop	{r7, pc}

0800bca6 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 800bca6:	b580      	push	{r7, lr}
 800bca8:	b086      	sub	sp, #24
 800bcaa:	af00      	add	r7, sp, #0
 800bcac:	60f8      	str	r0, [r7, #12]
 800bcae:	60b9      	str	r1, [r7, #8]
 800bcb0:	1dbb      	adds	r3, r7, #6
 800bcb2:	801a      	strh	r2, [r3, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bcb4:	68fa      	ldr	r2, [r7, #12]
 800bcb6:	23ae      	movs	r3, #174	@ 0xae
 800bcb8:	009b      	lsls	r3, r3, #2
 800bcba:	58d3      	ldr	r3, [r2, r3]
 800bcbc:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800bcbe:	697a      	ldr	r2, [r7, #20]
 800bcc0:	2382      	movs	r3, #130	@ 0x82
 800bcc2:	009b      	lsls	r3, r3, #2
 800bcc4:	68b9      	ldr	r1, [r7, #8]
 800bcc6:	50d1      	str	r1, [r2, r3]
  hcdc->TxLength = length;
 800bcc8:	1dbb      	adds	r3, r7, #6
 800bcca:	8819      	ldrh	r1, [r3, #0]
 800bccc:	697a      	ldr	r2, [r7, #20]
 800bcce:	2384      	movs	r3, #132	@ 0x84
 800bcd0:	009b      	lsls	r3, r3, #2
 800bcd2:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800bcd4:	2300      	movs	r3, #0
}
 800bcd6:	0018      	movs	r0, r3
 800bcd8:	46bd      	mov	sp, r7
 800bcda:	b006      	add	sp, #24
 800bcdc:	bd80      	pop	{r7, pc}

0800bcde <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800bcde:	b580      	push	{r7, lr}
 800bce0:	b084      	sub	sp, #16
 800bce2:	af00      	add	r7, sp, #0
 800bce4:	6078      	str	r0, [r7, #4]
 800bce6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bce8:	687a      	ldr	r2, [r7, #4]
 800bcea:	23ae      	movs	r3, #174	@ 0xae
 800bcec:	009b      	lsls	r3, r3, #2
 800bcee:	58d3      	ldr	r3, [r2, r3]
 800bcf0:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800bcf2:	68fa      	ldr	r2, [r7, #12]
 800bcf4:	2381      	movs	r3, #129	@ 0x81
 800bcf6:	009b      	lsls	r3, r3, #2
 800bcf8:	6839      	ldr	r1, [r7, #0]
 800bcfa:	50d1      	str	r1, [r2, r3]

  return USBD_OK;
 800bcfc:	2300      	movs	r3, #0
}
 800bcfe:	0018      	movs	r0, r3
 800bd00:	46bd      	mov	sp, r7
 800bd02:	b004      	add	sp, #16
 800bd04:	bd80      	pop	{r7, pc}

0800bd06 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800bd06:	b580      	push	{r7, lr}
 800bd08:	b084      	sub	sp, #16
 800bd0a:	af00      	add	r7, sp, #0
 800bd0c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bd0e:	687a      	ldr	r2, [r7, #4]
 800bd10:	23ae      	movs	r3, #174	@ 0xae
 800bd12:	009b      	lsls	r3, r3, #2
 800bd14:	58d3      	ldr	r3, [r2, r3]
 800bd16:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 800bd18:	687a      	ldr	r2, [r7, #4]
 800bd1a:	23ae      	movs	r3, #174	@ 0xae
 800bd1c:	009b      	lsls	r3, r3, #2
 800bd1e:	58d3      	ldr	r3, [r2, r3]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d022      	beq.n	800bd6a <USBD_CDC_TransmitPacket+0x64>
  {
    if (hcdc->TxState == 0U)
 800bd24:	68fa      	ldr	r2, [r7, #12]
 800bd26:	2385      	movs	r3, #133	@ 0x85
 800bd28:	009b      	lsls	r3, r3, #2
 800bd2a:	58d3      	ldr	r3, [r2, r3]
 800bd2c:	2b00      	cmp	r3, #0
 800bd2e:	d11a      	bne.n	800bd66 <USBD_CDC_TransmitPacket+0x60>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800bd30:	68fa      	ldr	r2, [r7, #12]
 800bd32:	2385      	movs	r3, #133	@ 0x85
 800bd34:	009b      	lsls	r3, r3, #2
 800bd36:	2101      	movs	r1, #1
 800bd38:	50d1      	str	r1, [r2, r3]

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800bd3a:	68fa      	ldr	r2, [r7, #12]
 800bd3c:	2384      	movs	r3, #132	@ 0x84
 800bd3e:	009b      	lsls	r3, r3, #2
 800bd40:	58d2      	ldr	r2, [r2, r3]
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800bd46:	68fa      	ldr	r2, [r7, #12]
 800bd48:	2382      	movs	r3, #130	@ 0x82
 800bd4a:	009b      	lsls	r3, r3, #2
 800bd4c:	58d1      	ldr	r1, [r2, r3]
                       (uint16_t)hcdc->TxLength);
 800bd4e:	68fa      	ldr	r2, [r7, #12]
 800bd50:	2384      	movs	r3, #132	@ 0x84
 800bd52:	009b      	lsls	r3, r3, #2
 800bd54:	58d3      	ldr	r3, [r2, r3]
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800bd56:	b29b      	uxth	r3, r3
 800bd58:	6878      	ldr	r0, [r7, #4]
 800bd5a:	000a      	movs	r2, r1
 800bd5c:	2181      	movs	r1, #129	@ 0x81
 800bd5e:	f001 feab 	bl	800dab8 <USBD_LL_Transmit>

      return USBD_OK;
 800bd62:	2300      	movs	r3, #0
 800bd64:	e002      	b.n	800bd6c <USBD_CDC_TransmitPacket+0x66>
    }
    else
    {
      return USBD_BUSY;
 800bd66:	2301      	movs	r3, #1
 800bd68:	e000      	b.n	800bd6c <USBD_CDC_TransmitPacket+0x66>
    }
  }
  else
  {
    return USBD_FAIL;
 800bd6a:	2302      	movs	r3, #2
  }
}
 800bd6c:	0018      	movs	r0, r3
 800bd6e:	46bd      	mov	sp, r7
 800bd70:	b004      	add	sp, #16
 800bd72:	bd80      	pop	{r7, pc}

0800bd74 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800bd74:	b580      	push	{r7, lr}
 800bd76:	b084      	sub	sp, #16
 800bd78:	af00      	add	r7, sp, #0
 800bd7a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800bd7c:	687a      	ldr	r2, [r7, #4]
 800bd7e:	23ae      	movs	r3, #174	@ 0xae
 800bd80:	009b      	lsls	r3, r3, #2
 800bd82:	58d3      	ldr	r3, [r2, r3]
 800bd84:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800bd86:	687a      	ldr	r2, [r7, #4]
 800bd88:	23ae      	movs	r3, #174	@ 0xae
 800bd8a:	009b      	lsls	r3, r3, #2
 800bd8c:	58d3      	ldr	r3, [r2, r3]
 800bd8e:	2b00      	cmp	r3, #0
 800bd90:	d019      	beq.n	800bdc6 <USBD_CDC_ReceivePacket+0x52>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	7c1b      	ldrb	r3, [r3, #16]
 800bd96:	2b00      	cmp	r3, #0
 800bd98:	d10a      	bne.n	800bdb0 <USBD_CDC_ReceivePacket+0x3c>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800bd9a:	68fa      	ldr	r2, [r7, #12]
 800bd9c:	2381      	movs	r3, #129	@ 0x81
 800bd9e:	009b      	lsls	r3, r3, #2
 800bda0:	58d2      	ldr	r2, [r2, r3]
 800bda2:	2380      	movs	r3, #128	@ 0x80
 800bda4:	009b      	lsls	r3, r3, #2
 800bda6:	6878      	ldr	r0, [r7, #4]
 800bda8:	2101      	movs	r1, #1
 800bdaa:	f001 febc 	bl	800db26 <USBD_LL_PrepareReceive>
 800bdae:	e008      	b.n	800bdc2 <USBD_CDC_ReceivePacket+0x4e>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800bdb0:	68fa      	ldr	r2, [r7, #12]
 800bdb2:	2381      	movs	r3, #129	@ 0x81
 800bdb4:	009b      	lsls	r3, r3, #2
 800bdb6:	58d2      	ldr	r2, [r2, r3]
 800bdb8:	6878      	ldr	r0, [r7, #4]
 800bdba:	2340      	movs	r3, #64	@ 0x40
 800bdbc:	2101      	movs	r1, #1
 800bdbe:	f001 feb2 	bl	800db26 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800bdc2:	2300      	movs	r3, #0
 800bdc4:	e000      	b.n	800bdc8 <USBD_CDC_ReceivePacket+0x54>
  }
  else
  {
    return USBD_FAIL;
 800bdc6:	2302      	movs	r3, #2
  }
}
 800bdc8:	0018      	movs	r0, r3
 800bdca:	46bd      	mov	sp, r7
 800bdcc:	b004      	add	sp, #16
 800bdce:	bd80      	pop	{r7, pc}

0800bdd0 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800bdd0:	b580      	push	{r7, lr}
 800bdd2:	b084      	sub	sp, #16
 800bdd4:	af00      	add	r7, sp, #0
 800bdd6:	60f8      	str	r0, [r7, #12]
 800bdd8:	60b9      	str	r1, [r7, #8]
 800bdda:	1dfb      	adds	r3, r7, #7
 800bddc:	701a      	strb	r2, [r3, #0]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800bdde:	68fb      	ldr	r3, [r7, #12]
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	d101      	bne.n	800bde8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800bde4:	2302      	movs	r3, #2
 800bde6:	e020      	b.n	800be2a <USBD_Init+0x5a>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800bde8:	68fa      	ldr	r2, [r7, #12]
 800bdea:	23ad      	movs	r3, #173	@ 0xad
 800bdec:	009b      	lsls	r3, r3, #2
 800bdee:	58d3      	ldr	r3, [r2, r3]
 800bdf0:	2b00      	cmp	r3, #0
 800bdf2:	d004      	beq.n	800bdfe <USBD_Init+0x2e>
  {
    pdev->pClass = NULL;
 800bdf4:	68fa      	ldr	r2, [r7, #12]
 800bdf6:	23ad      	movs	r3, #173	@ 0xad
 800bdf8:	009b      	lsls	r3, r3, #2
 800bdfa:	2100      	movs	r1, #0
 800bdfc:	50d1      	str	r1, [r2, r3]
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800bdfe:	68bb      	ldr	r3, [r7, #8]
 800be00:	2b00      	cmp	r3, #0
 800be02:	d004      	beq.n	800be0e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800be04:	68fa      	ldr	r2, [r7, #12]
 800be06:	23ac      	movs	r3, #172	@ 0xac
 800be08:	009b      	lsls	r3, r3, #2
 800be0a:	68b9      	ldr	r1, [r7, #8]
 800be0c:	50d1      	str	r1, [r2, r3]
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800be0e:	68fa      	ldr	r2, [r7, #12]
 800be10:	23a7      	movs	r3, #167	@ 0xa7
 800be12:	009b      	lsls	r3, r3, #2
 800be14:	2101      	movs	r1, #1
 800be16:	54d1      	strb	r1, [r2, r3]
  pdev->id = id;
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	1dfa      	adds	r2, r7, #7
 800be1c:	7812      	ldrb	r2, [r2, #0]
 800be1e:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	0018      	movs	r0, r3
 800be24:	f001 fcac 	bl	800d780 <USBD_LL_Init>

  return USBD_OK;
 800be28:	2300      	movs	r3, #0
}
 800be2a:	0018      	movs	r0, r3
 800be2c:	46bd      	mov	sp, r7
 800be2e:	b004      	add	sp, #16
 800be30:	bd80      	pop	{r7, pc}

0800be32 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800be32:	b580      	push	{r7, lr}
 800be34:	b084      	sub	sp, #16
 800be36:	af00      	add	r7, sp, #0
 800be38:	6078      	str	r0, [r7, #4]
 800be3a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800be3c:	200f      	movs	r0, #15
 800be3e:	183b      	adds	r3, r7, r0
 800be40:	2200      	movs	r2, #0
 800be42:	701a      	strb	r2, [r3, #0]
  if (pclass != NULL)
 800be44:	683b      	ldr	r3, [r7, #0]
 800be46:	2b00      	cmp	r3, #0
 800be48:	d008      	beq.n	800be5c <USBD_RegisterClass+0x2a>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800be4a:	687a      	ldr	r2, [r7, #4]
 800be4c:	23ad      	movs	r3, #173	@ 0xad
 800be4e:	009b      	lsls	r3, r3, #2
 800be50:	6839      	ldr	r1, [r7, #0]
 800be52:	50d1      	str	r1, [r2, r3]
    status = USBD_OK;
 800be54:	183b      	adds	r3, r7, r0
 800be56:	2200      	movs	r2, #0
 800be58:	701a      	strb	r2, [r3, #0]
 800be5a:	e003      	b.n	800be64 <USBD_RegisterClass+0x32>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800be5c:	230f      	movs	r3, #15
 800be5e:	18fb      	adds	r3, r7, r3
 800be60:	2202      	movs	r2, #2
 800be62:	701a      	strb	r2, [r3, #0]
  }

  return status;
 800be64:	230f      	movs	r3, #15
 800be66:	18fb      	adds	r3, r7, r3
 800be68:	781b      	ldrb	r3, [r3, #0]
}
 800be6a:	0018      	movs	r0, r3
 800be6c:	46bd      	mov	sp, r7
 800be6e:	b004      	add	sp, #16
 800be70:	bd80      	pop	{r7, pc}

0800be72 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800be72:	b580      	push	{r7, lr}
 800be74:	b082      	sub	sp, #8
 800be76:	af00      	add	r7, sp, #0
 800be78:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	0018      	movs	r0, r3
 800be7e:	f001 fce3 	bl	800d848 <USBD_LL_Start>

  return USBD_OK;
 800be82:	2300      	movs	r3, #0
}
 800be84:	0018      	movs	r0, r3
 800be86:	46bd      	mov	sp, r7
 800be88:	b002      	add	sp, #8
 800be8a:	bd80      	pop	{r7, pc}

0800be8c <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b082      	sub	sp, #8
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800be94:	2300      	movs	r3, #0
}
 800be96:	0018      	movs	r0, r3
 800be98:	46bd      	mov	sp, r7
 800be9a:	b002      	add	sp, #8
 800be9c:	bd80      	pop	{r7, pc}

0800be9e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800be9e:	b590      	push	{r4, r7, lr}
 800bea0:	b085      	sub	sp, #20
 800bea2:	af00      	add	r7, sp, #0
 800bea4:	6078      	str	r0, [r7, #4]
 800bea6:	000a      	movs	r2, r1
 800bea8:	1cfb      	adds	r3, r7, #3
 800beaa:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800beac:	240f      	movs	r4, #15
 800beae:	193b      	adds	r3, r7, r4
 800beb0:	2202      	movs	r2, #2
 800beb2:	701a      	strb	r2, [r3, #0]

  if (pdev->pClass != NULL)
 800beb4:	687a      	ldr	r2, [r7, #4]
 800beb6:	23ad      	movs	r3, #173	@ 0xad
 800beb8:	009b      	lsls	r3, r3, #2
 800beba:	58d3      	ldr	r3, [r2, r3]
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d00e      	beq.n	800bede <USBD_SetClassConfig+0x40>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800bec0:	687a      	ldr	r2, [r7, #4]
 800bec2:	23ad      	movs	r3, #173	@ 0xad
 800bec4:	009b      	lsls	r3, r3, #2
 800bec6:	58d3      	ldr	r3, [r2, r3]
 800bec8:	681b      	ldr	r3, [r3, #0]
 800beca:	1cfa      	adds	r2, r7, #3
 800becc:	7811      	ldrb	r1, [r2, #0]
 800bece:	687a      	ldr	r2, [r7, #4]
 800bed0:	0010      	movs	r0, r2
 800bed2:	4798      	blx	r3
 800bed4:	1e03      	subs	r3, r0, #0
 800bed6:	d102      	bne.n	800bede <USBD_SetClassConfig+0x40>
    {
      ret = USBD_OK;
 800bed8:	193b      	adds	r3, r7, r4
 800beda:	2200      	movs	r2, #0
 800bedc:	701a      	strb	r2, [r3, #0]
    }
  }

  return ret;
 800bede:	230f      	movs	r3, #15
 800bee0:	18fb      	adds	r3, r7, r3
 800bee2:	781b      	ldrb	r3, [r3, #0]
}
 800bee4:	0018      	movs	r0, r3
 800bee6:	46bd      	mov	sp, r7
 800bee8:	b005      	add	sp, #20
 800beea:	bd90      	pop	{r4, r7, pc}

0800beec <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800beec:	b580      	push	{r7, lr}
 800beee:	b082      	sub	sp, #8
 800bef0:	af00      	add	r7, sp, #0
 800bef2:	6078      	str	r0, [r7, #4]
 800bef4:	000a      	movs	r2, r1
 800bef6:	1cfb      	adds	r3, r7, #3
 800bef8:	701a      	strb	r2, [r3, #0]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800befa:	687a      	ldr	r2, [r7, #4]
 800befc:	23ad      	movs	r3, #173	@ 0xad
 800befe:	009b      	lsls	r3, r3, #2
 800bf00:	58d3      	ldr	r3, [r2, r3]
 800bf02:	685b      	ldr	r3, [r3, #4]
 800bf04:	1cfa      	adds	r2, r7, #3
 800bf06:	7811      	ldrb	r1, [r2, #0]
 800bf08:	687a      	ldr	r2, [r7, #4]
 800bf0a:	0010      	movs	r0, r2
 800bf0c:	4798      	blx	r3

  return USBD_OK;
 800bf0e:	2300      	movs	r3, #0
}
 800bf10:	0018      	movs	r0, r3
 800bf12:	46bd      	mov	sp, r7
 800bf14:	b002      	add	sp, #8
 800bf16:	bd80      	pop	{r7, pc}

0800bf18 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800bf18:	b580      	push	{r7, lr}
 800bf1a:	b082      	sub	sp, #8
 800bf1c:	af00      	add	r7, sp, #0
 800bf1e:	6078      	str	r0, [r7, #4]
 800bf20:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	22aa      	movs	r2, #170	@ 0xaa
 800bf26:	0092      	lsls	r2, r2, #2
 800bf28:	4694      	mov	ip, r2
 800bf2a:	4463      	add	r3, ip
 800bf2c:	683a      	ldr	r2, [r7, #0]
 800bf2e:	0011      	movs	r1, r2
 800bf30:	0018      	movs	r0, r3
 800bf32:	f001 f810 	bl	800cf56 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800bf36:	687a      	ldr	r2, [r7, #4]
 800bf38:	23a5      	movs	r3, #165	@ 0xa5
 800bf3a:	009b      	lsls	r3, r3, #2
 800bf3c:	2101      	movs	r1, #1
 800bf3e:	50d1      	str	r1, [r2, r3]

  pdev->ep0_data_len = pdev->request.wLength;
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	4a23      	ldr	r2, [pc, #140]	@ (800bfd0 <USBD_LL_SetupStage+0xb8>)
 800bf44:	5a9b      	ldrh	r3, [r3, r2]
 800bf46:	0019      	movs	r1, r3
 800bf48:	687a      	ldr	r2, [r7, #4]
 800bf4a:	23a6      	movs	r3, #166	@ 0xa6
 800bf4c:	009b      	lsls	r3, r3, #2
 800bf4e:	50d1      	str	r1, [r2, r3]

  switch (pdev->request.bmRequest & 0x1FU)
 800bf50:	687a      	ldr	r2, [r7, #4]
 800bf52:	23aa      	movs	r3, #170	@ 0xaa
 800bf54:	009b      	lsls	r3, r3, #2
 800bf56:	5cd3      	ldrb	r3, [r2, r3]
 800bf58:	001a      	movs	r2, r3
 800bf5a:	231f      	movs	r3, #31
 800bf5c:	4013      	ands	r3, r2
 800bf5e:	2b02      	cmp	r3, #2
 800bf60:	d019      	beq.n	800bf96 <USBD_LL_SetupStage+0x7e>
 800bf62:	d822      	bhi.n	800bfaa <USBD_LL_SetupStage+0x92>
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d002      	beq.n	800bf6e <USBD_LL_SetupStage+0x56>
 800bf68:	2b01      	cmp	r3, #1
 800bf6a:	d00a      	beq.n	800bf82 <USBD_LL_SetupStage+0x6a>
 800bf6c:	e01d      	b.n	800bfaa <USBD_LL_SetupStage+0x92>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	22aa      	movs	r2, #170	@ 0xaa
 800bf72:	0092      	lsls	r2, r2, #2
 800bf74:	189a      	adds	r2, r3, r2
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	0011      	movs	r1, r2
 800bf7a:	0018      	movs	r0, r3
 800bf7c:	f000 fa10 	bl	800c3a0 <USBD_StdDevReq>
      break;
 800bf80:	e020      	b.n	800bfc4 <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	22aa      	movs	r2, #170	@ 0xaa
 800bf86:	0092      	lsls	r2, r2, #2
 800bf88:	189a      	adds	r2, r3, r2
 800bf8a:	687b      	ldr	r3, [r7, #4]
 800bf8c:	0011      	movs	r1, r2
 800bf8e:	0018      	movs	r0, r3
 800bf90:	f000 fa78 	bl	800c484 <USBD_StdItfReq>
      break;
 800bf94:	e016      	b.n	800bfc4 <USBD_LL_SetupStage+0xac>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800bf96:	687b      	ldr	r3, [r7, #4]
 800bf98:	22aa      	movs	r2, #170	@ 0xaa
 800bf9a:	0092      	lsls	r2, r2, #2
 800bf9c:	189a      	adds	r2, r3, r2
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	0011      	movs	r1, r2
 800bfa2:	0018      	movs	r0, r3
 800bfa4:	f000 fac5 	bl	800c532 <USBD_StdEPReq>
      break;
 800bfa8:	e00c      	b.n	800bfc4 <USBD_LL_SetupStage+0xac>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800bfaa:	687a      	ldr	r2, [r7, #4]
 800bfac:	23aa      	movs	r3, #170	@ 0xaa
 800bfae:	009b      	lsls	r3, r3, #2
 800bfb0:	5cd3      	ldrb	r3, [r2, r3]
 800bfb2:	227f      	movs	r2, #127	@ 0x7f
 800bfb4:	4393      	bics	r3, r2
 800bfb6:	b2da      	uxtb	r2, r3
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	0011      	movs	r1, r2
 800bfbc:	0018      	movs	r0, r3
 800bfbe:	f001 fcca 	bl	800d956 <USBD_LL_StallEP>
      break;
 800bfc2:	46c0      	nop			@ (mov r8, r8)
  }

  return USBD_OK;
 800bfc4:	2300      	movs	r3, #0
}
 800bfc6:	0018      	movs	r0, r3
 800bfc8:	46bd      	mov	sp, r7
 800bfca:	b002      	add	sp, #8
 800bfcc:	bd80      	pop	{r7, pc}
 800bfce:	46c0      	nop			@ (mov r8, r8)
 800bfd0:	000002ae 	.word	0x000002ae

0800bfd4 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800bfd4:	b580      	push	{r7, lr}
 800bfd6:	b086      	sub	sp, #24
 800bfd8:	af00      	add	r7, sp, #0
 800bfda:	60f8      	str	r0, [r7, #12]
 800bfdc:	607a      	str	r2, [r7, #4]
 800bfde:	200b      	movs	r0, #11
 800bfe0:	183b      	adds	r3, r7, r0
 800bfe2:	1c0a      	adds	r2, r1, #0
 800bfe4:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800bfe6:	183b      	adds	r3, r7, r0
 800bfe8:	781b      	ldrb	r3, [r3, #0]
 800bfea:	2b00      	cmp	r3, #0
 800bfec:	d154      	bne.n	800c098 <USBD_LL_DataOutStage+0xc4>
  {
    pep = &pdev->ep_out[0];
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	3355      	adds	r3, #85	@ 0x55
 800bff2:	33ff      	adds	r3, #255	@ 0xff
 800bff4:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800bff6:	68fa      	ldr	r2, [r7, #12]
 800bff8:	23a5      	movs	r3, #165	@ 0xa5
 800bffa:	009b      	lsls	r3, r3, #2
 800bffc:	58d3      	ldr	r3, [r2, r3]
 800bffe:	2b03      	cmp	r3, #3
 800c000:	d139      	bne.n	800c076 <USBD_LL_DataOutStage+0xa2>
    {
      if (pep->rem_length > pep->maxpacket)
 800c002:	697b      	ldr	r3, [r7, #20]
 800c004:	68da      	ldr	r2, [r3, #12]
 800c006:	697b      	ldr	r3, [r7, #20]
 800c008:	691b      	ldr	r3, [r3, #16]
 800c00a:	429a      	cmp	r2, r3
 800c00c:	d919      	bls.n	800c042 <USBD_LL_DataOutStage+0x6e>
      {
        pep->rem_length -= pep->maxpacket;
 800c00e:	697b      	ldr	r3, [r7, #20]
 800c010:	68da      	ldr	r2, [r3, #12]
 800c012:	697b      	ldr	r3, [r7, #20]
 800c014:	691b      	ldr	r3, [r3, #16]
 800c016:	1ad2      	subs	r2, r2, r3
 800c018:	697b      	ldr	r3, [r7, #20]
 800c01a:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c01c:	697b      	ldr	r3, [r7, #20]
 800c01e:	68da      	ldr	r2, [r3, #12]
 800c020:	697b      	ldr	r3, [r7, #20]
 800c022:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800c024:	429a      	cmp	r2, r3
 800c026:	d203      	bcs.n	800c030 <USBD_LL_DataOutStage+0x5c>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c028:	697b      	ldr	r3, [r7, #20]
 800c02a:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800c02c:	b29b      	uxth	r3, r3
 800c02e:	e002      	b.n	800c036 <USBD_LL_DataOutStage+0x62>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c030:	697b      	ldr	r3, [r7, #20]
 800c032:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800c034:	b29b      	uxth	r3, r3
 800c036:	6879      	ldr	r1, [r7, #4]
 800c038:	68f8      	ldr	r0, [r7, #12]
 800c03a:	001a      	movs	r2, r3
 800c03c:	f001 f898 	bl	800d170 <USBD_CtlContinueRx>
 800c040:	e045      	b.n	800c0ce <USBD_LL_DataOutStage+0xfa>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800c042:	68fa      	ldr	r2, [r7, #12]
 800c044:	23ad      	movs	r3, #173	@ 0xad
 800c046:	009b      	lsls	r3, r3, #2
 800c048:	58d3      	ldr	r3, [r2, r3]
 800c04a:	691b      	ldr	r3, [r3, #16]
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d00d      	beq.n	800c06c <USBD_LL_DataOutStage+0x98>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c050:	68fa      	ldr	r2, [r7, #12]
 800c052:	23a7      	movs	r3, #167	@ 0xa7
 800c054:	009b      	lsls	r3, r3, #2
 800c056:	5cd3      	ldrb	r3, [r2, r3]
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800c058:	2b03      	cmp	r3, #3
 800c05a:	d107      	bne.n	800c06c <USBD_LL_DataOutStage+0x98>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800c05c:	68fa      	ldr	r2, [r7, #12]
 800c05e:	23ad      	movs	r3, #173	@ 0xad
 800c060:	009b      	lsls	r3, r3, #2
 800c062:	58d3      	ldr	r3, [r2, r3]
 800c064:	691b      	ldr	r3, [r3, #16]
 800c066:	68fa      	ldr	r2, [r7, #12]
 800c068:	0010      	movs	r0, r2
 800c06a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	0018      	movs	r0, r3
 800c070:	f001 f891 	bl	800d196 <USBD_CtlSendStatus>
 800c074:	e02b      	b.n	800c0ce <USBD_LL_DataOutStage+0xfa>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800c076:	68fa      	ldr	r2, [r7, #12]
 800c078:	23a5      	movs	r3, #165	@ 0xa5
 800c07a:	009b      	lsls	r3, r3, #2
 800c07c:	58d3      	ldr	r3, [r2, r3]
 800c07e:	2b05      	cmp	r3, #5
 800c080:	d125      	bne.n	800c0ce <USBD_LL_DataOutStage+0xfa>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800c082:	68fa      	ldr	r2, [r7, #12]
 800c084:	23a5      	movs	r3, #165	@ 0xa5
 800c086:	009b      	lsls	r3, r3, #2
 800c088:	2100      	movs	r1, #0
 800c08a:	50d1      	str	r1, [r2, r3]
        USBD_LL_StallEP(pdev, 0U);
 800c08c:	68fb      	ldr	r3, [r7, #12]
 800c08e:	2100      	movs	r1, #0
 800c090:	0018      	movs	r0, r3
 800c092:	f001 fc60 	bl	800d956 <USBD_LL_StallEP>
 800c096:	e01a      	b.n	800c0ce <USBD_LL_DataOutStage+0xfa>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800c098:	68fa      	ldr	r2, [r7, #12]
 800c09a:	23ad      	movs	r3, #173	@ 0xad
 800c09c:	009b      	lsls	r3, r3, #2
 800c09e:	58d3      	ldr	r3, [r2, r3]
 800c0a0:	699b      	ldr	r3, [r3, #24]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d011      	beq.n	800c0ca <USBD_LL_DataOutStage+0xf6>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c0a6:	68fa      	ldr	r2, [r7, #12]
 800c0a8:	23a7      	movs	r3, #167	@ 0xa7
 800c0aa:	009b      	lsls	r3, r3, #2
 800c0ac:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataOut != NULL) &&
 800c0ae:	2b03      	cmp	r3, #3
 800c0b0:	d10b      	bne.n	800c0ca <USBD_LL_DataOutStage+0xf6>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800c0b2:	68fa      	ldr	r2, [r7, #12]
 800c0b4:	23ad      	movs	r3, #173	@ 0xad
 800c0b6:	009b      	lsls	r3, r3, #2
 800c0b8:	58d3      	ldr	r3, [r2, r3]
 800c0ba:	699b      	ldr	r3, [r3, #24]
 800c0bc:	220b      	movs	r2, #11
 800c0be:	18ba      	adds	r2, r7, r2
 800c0c0:	7811      	ldrb	r1, [r2, #0]
 800c0c2:	68fa      	ldr	r2, [r7, #12]
 800c0c4:	0010      	movs	r0, r2
 800c0c6:	4798      	blx	r3
 800c0c8:	e001      	b.n	800c0ce <USBD_LL_DataOutStage+0xfa>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800c0ca:	2302      	movs	r3, #2
 800c0cc:	e000      	b.n	800c0d0 <USBD_LL_DataOutStage+0xfc>
  }

  return USBD_OK;
 800c0ce:	2300      	movs	r3, #0
}
 800c0d0:	0018      	movs	r0, r3
 800c0d2:	46bd      	mov	sp, r7
 800c0d4:	b006      	add	sp, #24
 800c0d6:	bd80      	pop	{r7, pc}

0800c0d8 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c0d8:	b580      	push	{r7, lr}
 800c0da:	b086      	sub	sp, #24
 800c0dc:	af00      	add	r7, sp, #0
 800c0de:	60f8      	str	r0, [r7, #12]
 800c0e0:	607a      	str	r2, [r7, #4]
 800c0e2:	200b      	movs	r0, #11
 800c0e4:	183b      	adds	r3, r7, r0
 800c0e6:	1c0a      	adds	r2, r1, #0
 800c0e8:	701a      	strb	r2, [r3, #0]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800c0ea:	183b      	adds	r3, r7, r0
 800c0ec:	781b      	ldrb	r3, [r3, #0]
 800c0ee:	2b00      	cmp	r3, #0
 800c0f0:	d000      	beq.n	800c0f4 <USBD_LL_DataInStage+0x1c>
 800c0f2:	e08e      	b.n	800c212 <USBD_LL_DataInStage+0x13a>
  {
    pep = &pdev->ep_in[0];
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	3314      	adds	r3, #20
 800c0f8:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c0fa:	68fa      	ldr	r2, [r7, #12]
 800c0fc:	23a5      	movs	r3, #165	@ 0xa5
 800c0fe:	009b      	lsls	r3, r3, #2
 800c100:	58d3      	ldr	r3, [r2, r3]
 800c102:	2b02      	cmp	r3, #2
 800c104:	d164      	bne.n	800c1d0 <USBD_LL_DataInStage+0xf8>
    {
      if (pep->rem_length > pep->maxpacket)
 800c106:	697b      	ldr	r3, [r7, #20]
 800c108:	68da      	ldr	r2, [r3, #12]
 800c10a:	697b      	ldr	r3, [r7, #20]
 800c10c:	691b      	ldr	r3, [r3, #16]
 800c10e:	429a      	cmp	r2, r3
 800c110:	d915      	bls.n	800c13e <USBD_LL_DataInStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800c112:	697b      	ldr	r3, [r7, #20]
 800c114:	68da      	ldr	r2, [r3, #12]
 800c116:	697b      	ldr	r3, [r7, #20]
 800c118:	691b      	ldr	r3, [r3, #16]
 800c11a:	1ad2      	subs	r2, r2, r3
 800c11c:	697b      	ldr	r3, [r7, #20]
 800c11e:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800c120:	697b      	ldr	r3, [r7, #20]
 800c122:	68db      	ldr	r3, [r3, #12]
 800c124:	b29a      	uxth	r2, r3
 800c126:	6879      	ldr	r1, [r7, #4]
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	0018      	movs	r0, r3
 800c12c:	f000 ffe9 	bl	800d102 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c130:	68f8      	ldr	r0, [r7, #12]
 800c132:	2300      	movs	r3, #0
 800c134:	2200      	movs	r2, #0
 800c136:	2100      	movs	r1, #0
 800c138:	f001 fcf5 	bl	800db26 <USBD_LL_PrepareReceive>
 800c13c:	e059      	b.n	800c1f2 <USBD_LL_DataInStage+0x11a>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800c13e:	697b      	ldr	r3, [r7, #20]
 800c140:	689a      	ldr	r2, [r3, #8]
 800c142:	697b      	ldr	r3, [r7, #20]
 800c144:	691b      	ldr	r3, [r3, #16]
 800c146:	0019      	movs	r1, r3
 800c148:	0010      	movs	r0, r2
 800c14a:	f7f4 f87f 	bl	800024c <__aeabi_uidivmod>
 800c14e:	1e0b      	subs	r3, r1, #0
 800c150:	d11f      	bne.n	800c192 <USBD_LL_DataInStage+0xba>
            (pep->total_length >= pep->maxpacket) &&
 800c152:	697b      	ldr	r3, [r7, #20]
 800c154:	689a      	ldr	r2, [r3, #8]
 800c156:	697b      	ldr	r3, [r7, #20]
 800c158:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800c15a:	429a      	cmp	r2, r3
 800c15c:	d319      	bcc.n	800c192 <USBD_LL_DataInStage+0xba>
            (pep->total_length < pdev->ep0_data_len))
 800c15e:	697b      	ldr	r3, [r7, #20]
 800c160:	689a      	ldr	r2, [r3, #8]
 800c162:	68f9      	ldr	r1, [r7, #12]
 800c164:	23a6      	movs	r3, #166	@ 0xa6
 800c166:	009b      	lsls	r3, r3, #2
 800c168:	58cb      	ldr	r3, [r1, r3]
            (pep->total_length >= pep->maxpacket) &&
 800c16a:	429a      	cmp	r2, r3
 800c16c:	d211      	bcs.n	800c192 <USBD_LL_DataInStage+0xba>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	2200      	movs	r2, #0
 800c172:	2100      	movs	r1, #0
 800c174:	0018      	movs	r0, r3
 800c176:	f000 ffc4 	bl	800d102 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c17a:	68fa      	ldr	r2, [r7, #12]
 800c17c:	23a6      	movs	r3, #166	@ 0xa6
 800c17e:	009b      	lsls	r3, r3, #2
 800c180:	2100      	movs	r1, #0
 800c182:	50d1      	str	r1, [r2, r3]

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c184:	68f8      	ldr	r0, [r7, #12]
 800c186:	2300      	movs	r3, #0
 800c188:	2200      	movs	r2, #0
 800c18a:	2100      	movs	r1, #0
 800c18c:	f001 fccb 	bl	800db26 <USBD_LL_PrepareReceive>
 800c190:	e02f      	b.n	800c1f2 <USBD_LL_DataInStage+0x11a>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800c192:	68fa      	ldr	r2, [r7, #12]
 800c194:	23ad      	movs	r3, #173	@ 0xad
 800c196:	009b      	lsls	r3, r3, #2
 800c198:	58d3      	ldr	r3, [r2, r3]
 800c19a:	68db      	ldr	r3, [r3, #12]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d00d      	beq.n	800c1bc <USBD_LL_DataInStage+0xe4>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c1a0:	68fa      	ldr	r2, [r7, #12]
 800c1a2:	23a7      	movs	r3, #167	@ 0xa7
 800c1a4:	009b      	lsls	r3, r3, #2
 800c1a6:	5cd3      	ldrb	r3, [r2, r3]
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800c1a8:	2b03      	cmp	r3, #3
 800c1aa:	d107      	bne.n	800c1bc <USBD_LL_DataInStage+0xe4>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800c1ac:	68fa      	ldr	r2, [r7, #12]
 800c1ae:	23ad      	movs	r3, #173	@ 0xad
 800c1b0:	009b      	lsls	r3, r3, #2
 800c1b2:	58d3      	ldr	r3, [r2, r3]
 800c1b4:	68db      	ldr	r3, [r3, #12]
 800c1b6:	68fa      	ldr	r2, [r7, #12]
 800c1b8:	0010      	movs	r0, r2
 800c1ba:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	2180      	movs	r1, #128	@ 0x80
 800c1c0:	0018      	movs	r0, r3
 800c1c2:	f001 fbc8 	bl	800d956 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800c1c6:	68fb      	ldr	r3, [r7, #12]
 800c1c8:	0018      	movs	r0, r3
 800c1ca:	f000 fff8 	bl	800d1be <USBD_CtlReceiveStatus>
 800c1ce:	e010      	b.n	800c1f2 <USBD_LL_DataInStage+0x11a>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800c1d0:	68fa      	ldr	r2, [r7, #12]
 800c1d2:	23a5      	movs	r3, #165	@ 0xa5
 800c1d4:	009b      	lsls	r3, r3, #2
 800c1d6:	58d3      	ldr	r3, [r2, r3]
 800c1d8:	2b04      	cmp	r3, #4
 800c1da:	d005      	beq.n	800c1e8 <USBD_LL_DataInStage+0x110>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800c1dc:	68fa      	ldr	r2, [r7, #12]
 800c1de:	23a5      	movs	r3, #165	@ 0xa5
 800c1e0:	009b      	lsls	r3, r3, #2
 800c1e2:	58d3      	ldr	r3, [r2, r3]
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800c1e4:	2b00      	cmp	r3, #0
 800c1e6:	d104      	bne.n	800c1f2 <USBD_LL_DataInStage+0x11a>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	2180      	movs	r1, #128	@ 0x80
 800c1ec:	0018      	movs	r0, r3
 800c1ee:	f001 fbb2 	bl	800d956 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800c1f2:	68fa      	ldr	r2, [r7, #12]
 800c1f4:	23a8      	movs	r3, #168	@ 0xa8
 800c1f6:	009b      	lsls	r3, r3, #2
 800c1f8:	5cd3      	ldrb	r3, [r2, r3]
 800c1fa:	2b01      	cmp	r3, #1
 800c1fc:	d124      	bne.n	800c248 <USBD_LL_DataInStage+0x170>
    {
      USBD_RunTestMode(pdev);
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	0018      	movs	r0, r3
 800c202:	f7ff fe43 	bl	800be8c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c206:	68fa      	ldr	r2, [r7, #12]
 800c208:	23a8      	movs	r3, #168	@ 0xa8
 800c20a:	009b      	lsls	r3, r3, #2
 800c20c:	2100      	movs	r1, #0
 800c20e:	54d1      	strb	r1, [r2, r3]
 800c210:	e01a      	b.n	800c248 <USBD_LL_DataInStage+0x170>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800c212:	68fa      	ldr	r2, [r7, #12]
 800c214:	23ad      	movs	r3, #173	@ 0xad
 800c216:	009b      	lsls	r3, r3, #2
 800c218:	58d3      	ldr	r3, [r2, r3]
 800c21a:	695b      	ldr	r3, [r3, #20]
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d011      	beq.n	800c244 <USBD_LL_DataInStage+0x16c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c220:	68fa      	ldr	r2, [r7, #12]
 800c222:	23a7      	movs	r3, #167	@ 0xa7
 800c224:	009b      	lsls	r3, r3, #2
 800c226:	5cd3      	ldrb	r3, [r2, r3]
  else if ((pdev->pClass->DataIn != NULL) &&
 800c228:	2b03      	cmp	r3, #3
 800c22a:	d10b      	bne.n	800c244 <USBD_LL_DataInStage+0x16c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800c22c:	68fa      	ldr	r2, [r7, #12]
 800c22e:	23ad      	movs	r3, #173	@ 0xad
 800c230:	009b      	lsls	r3, r3, #2
 800c232:	58d3      	ldr	r3, [r2, r3]
 800c234:	695b      	ldr	r3, [r3, #20]
 800c236:	220b      	movs	r2, #11
 800c238:	18ba      	adds	r2, r7, r2
 800c23a:	7811      	ldrb	r1, [r2, #0]
 800c23c:	68fa      	ldr	r2, [r7, #12]
 800c23e:	0010      	movs	r0, r2
 800c240:	4798      	blx	r3
 800c242:	e001      	b.n	800c248 <USBD_LL_DataInStage+0x170>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800c244:	2302      	movs	r3, #2
 800c246:	e000      	b.n	800c24a <USBD_LL_DataInStage+0x172>
  }

  return USBD_OK;
 800c248:	2300      	movs	r3, #0
}
 800c24a:	0018      	movs	r0, r3
 800c24c:	46bd      	mov	sp, r7
 800c24e:	b006      	add	sp, #24
 800c250:	bd80      	pop	{r7, pc}

0800c252 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c252:	b580      	push	{r7, lr}
 800c254:	b082      	sub	sp, #8
 800c256:	af00      	add	r7, sp, #0
 800c258:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c25a:	6878      	ldr	r0, [r7, #4]
 800c25c:	2340      	movs	r3, #64	@ 0x40
 800c25e:	2200      	movs	r2, #0
 800c260:	2100      	movs	r1, #0
 800c262:	f001 fb16 	bl	800d892 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c266:	687a      	ldr	r2, [r7, #4]
 800c268:	23ac      	movs	r3, #172	@ 0xac
 800c26a:	005b      	lsls	r3, r3, #1
 800c26c:	2101      	movs	r1, #1
 800c26e:	50d1      	str	r1, [r2, r3]

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c270:	687a      	ldr	r2, [r7, #4]
 800c272:	23b2      	movs	r3, #178	@ 0xb2
 800c274:	005b      	lsls	r3, r3, #1
 800c276:	2140      	movs	r1, #64	@ 0x40
 800c278:	50d1      	str	r1, [r2, r3]

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c27a:	6878      	ldr	r0, [r7, #4]
 800c27c:	2340      	movs	r3, #64	@ 0x40
 800c27e:	2200      	movs	r2, #0
 800c280:	2180      	movs	r1, #128	@ 0x80
 800c282:	f001 fb06 	bl	800d892 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	2201      	movs	r2, #1
 800c28a:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	2240      	movs	r2, #64	@ 0x40
 800c290:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c292:	687a      	ldr	r2, [r7, #4]
 800c294:	23a7      	movs	r3, #167	@ 0xa7
 800c296:	009b      	lsls	r3, r3, #2
 800c298:	2101      	movs	r1, #1
 800c29a:	54d1      	strb	r1, [r2, r3]
  pdev->ep0_state = USBD_EP0_IDLE;
 800c29c:	687a      	ldr	r2, [r7, #4]
 800c29e:	23a5      	movs	r3, #165	@ 0xa5
 800c2a0:	009b      	lsls	r3, r3, #2
 800c2a2:	2100      	movs	r1, #0
 800c2a4:	50d1      	str	r1, [r2, r3]
  pdev->dev_config = 0U;
 800c2a6:	687b      	ldr	r3, [r7, #4]
 800c2a8:	2200      	movs	r2, #0
 800c2aa:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c2ac:	687a      	ldr	r2, [r7, #4]
 800c2ae:	23a9      	movs	r3, #169	@ 0xa9
 800c2b0:	009b      	lsls	r3, r3, #2
 800c2b2:	2100      	movs	r1, #0
 800c2b4:	50d1      	str	r1, [r2, r3]

  if (pdev->pClassData)
 800c2b6:	687a      	ldr	r2, [r7, #4]
 800c2b8:	23ae      	movs	r3, #174	@ 0xae
 800c2ba:	009b      	lsls	r3, r3, #2
 800c2bc:	58d3      	ldr	r3, [r2, r3]
 800c2be:	2b00      	cmp	r3, #0
 800c2c0:	d00a      	beq.n	800c2d8 <USBD_LL_Reset+0x86>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c2c2:	687a      	ldr	r2, [r7, #4]
 800c2c4:	23ad      	movs	r3, #173	@ 0xad
 800c2c6:	009b      	lsls	r3, r3, #2
 800c2c8:	58d3      	ldr	r3, [r2, r3]
 800c2ca:	685a      	ldr	r2, [r3, #4]
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	685b      	ldr	r3, [r3, #4]
 800c2d0:	b2d9      	uxtb	r1, r3
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	0018      	movs	r0, r3
 800c2d6:	4790      	blx	r2
  }

  return USBD_OK;
 800c2d8:	2300      	movs	r3, #0
}
 800c2da:	0018      	movs	r0, r3
 800c2dc:	46bd      	mov	sp, r7
 800c2de:	b002      	add	sp, #8
 800c2e0:	bd80      	pop	{r7, pc}

0800c2e2 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c2e2:	b580      	push	{r7, lr}
 800c2e4:	b082      	sub	sp, #8
 800c2e6:	af00      	add	r7, sp, #0
 800c2e8:	6078      	str	r0, [r7, #4]
 800c2ea:	000a      	movs	r2, r1
 800c2ec:	1cfb      	adds	r3, r7, #3
 800c2ee:	701a      	strb	r2, [r3, #0]
  pdev->dev_speed = speed;
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	1cfa      	adds	r2, r7, #3
 800c2f4:	7812      	ldrb	r2, [r2, #0]
 800c2f6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c2f8:	2300      	movs	r3, #0
}
 800c2fa:	0018      	movs	r0, r3
 800c2fc:	46bd      	mov	sp, r7
 800c2fe:	b002      	add	sp, #8
 800c300:	bd80      	pop	{r7, pc}
	...

0800c304 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c304:	b580      	push	{r7, lr}
 800c306:	b082      	sub	sp, #8
 800c308:	af00      	add	r7, sp, #0
 800c30a:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800c30c:	687a      	ldr	r2, [r7, #4]
 800c30e:	23a7      	movs	r3, #167	@ 0xa7
 800c310:	009b      	lsls	r3, r3, #2
 800c312:	5cd1      	ldrb	r1, [r2, r3]
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	4a06      	ldr	r2, [pc, #24]	@ (800c330 <USBD_LL_Suspend+0x2c>)
 800c318:	5499      	strb	r1, [r3, r2]
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800c31a:	687a      	ldr	r2, [r7, #4]
 800c31c:	23a7      	movs	r3, #167	@ 0xa7
 800c31e:	009b      	lsls	r3, r3, #2
 800c320:	2104      	movs	r1, #4
 800c322:	54d1      	strb	r1, [r2, r3]

  return USBD_OK;
 800c324:	2300      	movs	r3, #0
}
 800c326:	0018      	movs	r0, r3
 800c328:	46bd      	mov	sp, r7
 800c32a:	b002      	add	sp, #8
 800c32c:	bd80      	pop	{r7, pc}
 800c32e:	46c0      	nop			@ (mov r8, r8)
 800c330:	0000029d 	.word	0x0000029d

0800c334 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c334:	b580      	push	{r7, lr}
 800c336:	b082      	sub	sp, #8
 800c338:	af00      	add	r7, sp, #0
 800c33a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c33c:	687a      	ldr	r2, [r7, #4]
 800c33e:	23a7      	movs	r3, #167	@ 0xa7
 800c340:	009b      	lsls	r3, r3, #2
 800c342:	5cd3      	ldrb	r3, [r2, r3]
 800c344:	2b04      	cmp	r3, #4
 800c346:	d106      	bne.n	800c356 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	4a05      	ldr	r2, [pc, #20]	@ (800c360 <USBD_LL_Resume+0x2c>)
 800c34c:	5c99      	ldrb	r1, [r3, r2]
 800c34e:	687a      	ldr	r2, [r7, #4]
 800c350:	23a7      	movs	r3, #167	@ 0xa7
 800c352:	009b      	lsls	r3, r3, #2
 800c354:	54d1      	strb	r1, [r2, r3]
  }

  return USBD_OK;
 800c356:	2300      	movs	r3, #0
}
 800c358:	0018      	movs	r0, r3
 800c35a:	46bd      	mov	sp, r7
 800c35c:	b002      	add	sp, #8
 800c35e:	bd80      	pop	{r7, pc}
 800c360:	0000029d 	.word	0x0000029d

0800c364 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800c364:	b580      	push	{r7, lr}
 800c366:	b082      	sub	sp, #8
 800c368:	af00      	add	r7, sp, #0
 800c36a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c36c:	687a      	ldr	r2, [r7, #4]
 800c36e:	23a7      	movs	r3, #167	@ 0xa7
 800c370:	009b      	lsls	r3, r3, #2
 800c372:	5cd3      	ldrb	r3, [r2, r3]
 800c374:	2b03      	cmp	r3, #3
 800c376:	d10e      	bne.n	800c396 <USBD_LL_SOF+0x32>
  {
    if (pdev->pClass->SOF != NULL)
 800c378:	687a      	ldr	r2, [r7, #4]
 800c37a:	23ad      	movs	r3, #173	@ 0xad
 800c37c:	009b      	lsls	r3, r3, #2
 800c37e:	58d3      	ldr	r3, [r2, r3]
 800c380:	69db      	ldr	r3, [r3, #28]
 800c382:	2b00      	cmp	r3, #0
 800c384:	d007      	beq.n	800c396 <USBD_LL_SOF+0x32>
    {
      pdev->pClass->SOF(pdev);
 800c386:	687a      	ldr	r2, [r7, #4]
 800c388:	23ad      	movs	r3, #173	@ 0xad
 800c38a:	009b      	lsls	r3, r3, #2
 800c38c:	58d3      	ldr	r3, [r2, r3]
 800c38e:	69db      	ldr	r3, [r3, #28]
 800c390:	687a      	ldr	r2, [r7, #4]
 800c392:	0010      	movs	r0, r2
 800c394:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c396:	2300      	movs	r3, #0
}
 800c398:	0018      	movs	r0, r3
 800c39a:	46bd      	mov	sp, r7
 800c39c:	b002      	add	sp, #8
 800c39e:	bd80      	pop	{r7, pc}

0800c3a0 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800c3a0:	b580      	push	{r7, lr}
 800c3a2:	b084      	sub	sp, #16
 800c3a4:	af00      	add	r7, sp, #0
 800c3a6:	6078      	str	r0, [r7, #4]
 800c3a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c3aa:	230f      	movs	r3, #15
 800c3ac:	18fb      	adds	r3, r7, r3
 800c3ae:	2200      	movs	r2, #0
 800c3b0:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c3b2:	683b      	ldr	r3, [r7, #0]
 800c3b4:	781b      	ldrb	r3, [r3, #0]
 800c3b6:	001a      	movs	r2, r3
 800c3b8:	2360      	movs	r3, #96	@ 0x60
 800c3ba:	4013      	ands	r3, r2
 800c3bc:	2b40      	cmp	r3, #64	@ 0x40
 800c3be:	d004      	beq.n	800c3ca <USBD_StdDevReq+0x2a>
 800c3c0:	d84f      	bhi.n	800c462 <USBD_StdDevReq+0xc2>
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d00b      	beq.n	800c3de <USBD_StdDevReq+0x3e>
 800c3c6:	2b20      	cmp	r3, #32
 800c3c8:	d14b      	bne.n	800c462 <USBD_StdDevReq+0xc2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800c3ca:	687a      	ldr	r2, [r7, #4]
 800c3cc:	23ad      	movs	r3, #173	@ 0xad
 800c3ce:	009b      	lsls	r3, r3, #2
 800c3d0:	58d3      	ldr	r3, [r2, r3]
 800c3d2:	689b      	ldr	r3, [r3, #8]
 800c3d4:	6839      	ldr	r1, [r7, #0]
 800c3d6:	687a      	ldr	r2, [r7, #4]
 800c3d8:	0010      	movs	r0, r2
 800c3da:	4798      	blx	r3
      break;
 800c3dc:	e048      	b.n	800c470 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c3de:	683b      	ldr	r3, [r7, #0]
 800c3e0:	785b      	ldrb	r3, [r3, #1]
 800c3e2:	2b09      	cmp	r3, #9
 800c3e4:	d835      	bhi.n	800c452 <USBD_StdDevReq+0xb2>
 800c3e6:	009a      	lsls	r2, r3, #2
 800c3e8:	4b25      	ldr	r3, [pc, #148]	@ (800c480 <USBD_StdDevReq+0xe0>)
 800c3ea:	18d3      	adds	r3, r2, r3
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	469f      	mov	pc, r3
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c3f0:	683a      	ldr	r2, [r7, #0]
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	0011      	movs	r1, r2
 800c3f6:	0018      	movs	r0, r3
 800c3f8:	f000 fa52 	bl	800c8a0 <USBD_GetDescriptor>
          break;
 800c3fc:	e030      	b.n	800c460 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c3fe:	683a      	ldr	r2, [r7, #0]
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	0011      	movs	r1, r2
 800c404:	0018      	movs	r0, r3
 800c406:	f000 fbfd 	bl	800cc04 <USBD_SetAddress>
          break;
 800c40a:	e029      	b.n	800c460 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800c40c:	683a      	ldr	r2, [r7, #0]
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	0011      	movs	r1, r2
 800c412:	0018      	movs	r0, r3
 800c414:	f000 fc4a 	bl	800ccac <USBD_SetConfig>
          break;
 800c418:	e022      	b.n	800c460 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c41a:	683a      	ldr	r2, [r7, #0]
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	0011      	movs	r1, r2
 800c420:	0018      	movs	r0, r3
 800c422:	f000 fce7 	bl	800cdf4 <USBD_GetConfig>
          break;
 800c426:	e01b      	b.n	800c460 <USBD_StdDevReq+0xc0>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c428:	683a      	ldr	r2, [r7, #0]
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	0011      	movs	r1, r2
 800c42e:	0018      	movs	r0, r3
 800c430:	f000 fd1b 	bl	800ce6a <USBD_GetStatus>
          break;
 800c434:	e014      	b.n	800c460 <USBD_StdDevReq+0xc0>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c436:	683a      	ldr	r2, [r7, #0]
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	0011      	movs	r1, r2
 800c43c:	0018      	movs	r0, r3
 800c43e:	f000 fd4e 	bl	800cede <USBD_SetFeature>
          break;
 800c442:	e00d      	b.n	800c460 <USBD_StdDevReq+0xc0>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c444:	683a      	ldr	r2, [r7, #0]
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	0011      	movs	r1, r2
 800c44a:	0018      	movs	r0, r3
 800c44c:	f000 fd5d 	bl	800cf0a <USBD_ClrFeature>
          break;
 800c450:	e006      	b.n	800c460 <USBD_StdDevReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800c452:	683a      	ldr	r2, [r7, #0]
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	0011      	movs	r1, r2
 800c458:	0018      	movs	r0, r3
 800c45a:	f000 fdb4 	bl	800cfc6 <USBD_CtlError>
          break;
 800c45e:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800c460:	e006      	b.n	800c470 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800c462:	683a      	ldr	r2, [r7, #0]
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	0011      	movs	r1, r2
 800c468:	0018      	movs	r0, r3
 800c46a:	f000 fdac 	bl	800cfc6 <USBD_CtlError>
      break;
 800c46e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800c470:	230f      	movs	r3, #15
 800c472:	18fb      	adds	r3, r7, r3
 800c474:	781b      	ldrb	r3, [r3, #0]
}
 800c476:	0018      	movs	r0, r3
 800c478:	46bd      	mov	sp, r7
 800c47a:	b004      	add	sp, #16
 800c47c:	bd80      	pop	{r7, pc}
 800c47e:	46c0      	nop			@ (mov r8, r8)
 800c480:	08011c60 	.word	0x08011c60

0800c484 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800c484:	b5b0      	push	{r4, r5, r7, lr}
 800c486:	b084      	sub	sp, #16
 800c488:	af00      	add	r7, sp, #0
 800c48a:	6078      	str	r0, [r7, #4]
 800c48c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c48e:	230f      	movs	r3, #15
 800c490:	18fb      	adds	r3, r7, r3
 800c492:	2200      	movs	r2, #0
 800c494:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c496:	683b      	ldr	r3, [r7, #0]
 800c498:	781b      	ldrb	r3, [r3, #0]
 800c49a:	001a      	movs	r2, r3
 800c49c:	2360      	movs	r3, #96	@ 0x60
 800c49e:	4013      	ands	r3, r2
 800c4a0:	2b40      	cmp	r3, #64	@ 0x40
 800c4a2:	d004      	beq.n	800c4ae <USBD_StdItfReq+0x2a>
 800c4a4:	d839      	bhi.n	800c51a <USBD_StdItfReq+0x96>
 800c4a6:	2b00      	cmp	r3, #0
 800c4a8:	d001      	beq.n	800c4ae <USBD_StdItfReq+0x2a>
 800c4aa:	2b20      	cmp	r3, #32
 800c4ac:	d135      	bne.n	800c51a <USBD_StdItfReq+0x96>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c4ae:	687a      	ldr	r2, [r7, #4]
 800c4b0:	23a7      	movs	r3, #167	@ 0xa7
 800c4b2:	009b      	lsls	r3, r3, #2
 800c4b4:	5cd3      	ldrb	r3, [r2, r3]
 800c4b6:	3b01      	subs	r3, #1
 800c4b8:	2b02      	cmp	r3, #2
 800c4ba:	d825      	bhi.n	800c508 <USBD_StdItfReq+0x84>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c4bc:	683b      	ldr	r3, [r7, #0]
 800c4be:	889b      	ldrh	r3, [r3, #4]
 800c4c0:	b2db      	uxtb	r3, r3
 800c4c2:	2b01      	cmp	r3, #1
 800c4c4:	d819      	bhi.n	800c4fa <USBD_StdItfReq+0x76>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c4c6:	687a      	ldr	r2, [r7, #4]
 800c4c8:	23ad      	movs	r3, #173	@ 0xad
 800c4ca:	009b      	lsls	r3, r3, #2
 800c4cc:	58d3      	ldr	r3, [r2, r3]
 800c4ce:	689b      	ldr	r3, [r3, #8]
 800c4d0:	250f      	movs	r5, #15
 800c4d2:	197c      	adds	r4, r7, r5
 800c4d4:	6839      	ldr	r1, [r7, #0]
 800c4d6:	687a      	ldr	r2, [r7, #4]
 800c4d8:	0010      	movs	r0, r2
 800c4da:	4798      	blx	r3
 800c4dc:	0003      	movs	r3, r0
 800c4de:	7023      	strb	r3, [r4, #0]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c4e0:	683b      	ldr	r3, [r7, #0]
 800c4e2:	88db      	ldrh	r3, [r3, #6]
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d116      	bne.n	800c516 <USBD_StdItfReq+0x92>
 800c4e8:	197b      	adds	r3, r7, r5
 800c4ea:	781b      	ldrb	r3, [r3, #0]
 800c4ec:	2b00      	cmp	r3, #0
 800c4ee:	d112      	bne.n	800c516 <USBD_StdItfReq+0x92>
            {
              USBD_CtlSendStatus(pdev);
 800c4f0:	687b      	ldr	r3, [r7, #4]
 800c4f2:	0018      	movs	r0, r3
 800c4f4:	f000 fe4f 	bl	800d196 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c4f8:	e00d      	b.n	800c516 <USBD_StdItfReq+0x92>
            USBD_CtlError(pdev, req);
 800c4fa:	683a      	ldr	r2, [r7, #0]
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	0011      	movs	r1, r2
 800c500:	0018      	movs	r0, r3
 800c502:	f000 fd60 	bl	800cfc6 <USBD_CtlError>
          break;
 800c506:	e006      	b.n	800c516 <USBD_StdItfReq+0x92>

        default:
          USBD_CtlError(pdev, req);
 800c508:	683a      	ldr	r2, [r7, #0]
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	0011      	movs	r1, r2
 800c50e:	0018      	movs	r0, r3
 800c510:	f000 fd59 	bl	800cfc6 <USBD_CtlError>
          break;
 800c514:	e000      	b.n	800c518 <USBD_StdItfReq+0x94>
          break;
 800c516:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800c518:	e006      	b.n	800c528 <USBD_StdItfReq+0xa4>

    default:
      USBD_CtlError(pdev, req);
 800c51a:	683a      	ldr	r2, [r7, #0]
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	0011      	movs	r1, r2
 800c520:	0018      	movs	r0, r3
 800c522:	f000 fd50 	bl	800cfc6 <USBD_CtlError>
      break;
 800c526:	46c0      	nop			@ (mov r8, r8)
  }

  return USBD_OK;
 800c528:	2300      	movs	r3, #0
}
 800c52a:	0018      	movs	r0, r3
 800c52c:	46bd      	mov	sp, r7
 800c52e:	b004      	add	sp, #16
 800c530:	bdb0      	pop	{r4, r5, r7, pc}

0800c532 <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800c532:	b5b0      	push	{r4, r5, r7, lr}
 800c534:	b084      	sub	sp, #16
 800c536:	af00      	add	r7, sp, #0
 800c538:	6078      	str	r0, [r7, #4]
 800c53a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800c53c:	230f      	movs	r3, #15
 800c53e:	18fb      	adds	r3, r7, r3
 800c540:	2200      	movs	r2, #0
 800c542:	701a      	strb	r2, [r3, #0]
  ep_addr  = LOBYTE(req->wIndex);
 800c544:	683b      	ldr	r3, [r7, #0]
 800c546:	889a      	ldrh	r2, [r3, #4]
 800c548:	230e      	movs	r3, #14
 800c54a:	18fb      	adds	r3, r7, r3
 800c54c:	701a      	strb	r2, [r3, #0]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	781b      	ldrb	r3, [r3, #0]
 800c552:	001a      	movs	r2, r3
 800c554:	2360      	movs	r3, #96	@ 0x60
 800c556:	4013      	ands	r3, r2
 800c558:	2b40      	cmp	r3, #64	@ 0x40
 800c55a:	d006      	beq.n	800c56a <USBD_StdEPReq+0x38>
 800c55c:	d900      	bls.n	800c560 <USBD_StdEPReq+0x2e>
 800c55e:	e190      	b.n	800c882 <USBD_StdEPReq+0x350>
 800c560:	2b00      	cmp	r3, #0
 800c562:	d00c      	beq.n	800c57e <USBD_StdEPReq+0x4c>
 800c564:	2b20      	cmp	r3, #32
 800c566:	d000      	beq.n	800c56a <USBD_StdEPReq+0x38>
 800c568:	e18b      	b.n	800c882 <USBD_StdEPReq+0x350>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800c56a:	687a      	ldr	r2, [r7, #4]
 800c56c:	23ad      	movs	r3, #173	@ 0xad
 800c56e:	009b      	lsls	r3, r3, #2
 800c570:	58d3      	ldr	r3, [r2, r3]
 800c572:	689b      	ldr	r3, [r3, #8]
 800c574:	6839      	ldr	r1, [r7, #0]
 800c576:	687a      	ldr	r2, [r7, #4]
 800c578:	0010      	movs	r0, r2
 800c57a:	4798      	blx	r3
      break;
 800c57c:	e188      	b.n	800c890 <USBD_StdEPReq+0x35e>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800c57e:	683b      	ldr	r3, [r7, #0]
 800c580:	781b      	ldrb	r3, [r3, #0]
 800c582:	001a      	movs	r2, r3
 800c584:	2360      	movs	r3, #96	@ 0x60
 800c586:	4013      	ands	r3, r2
 800c588:	2b20      	cmp	r3, #32
 800c58a:	d10f      	bne.n	800c5ac <USBD_StdEPReq+0x7a>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800c58c:	687a      	ldr	r2, [r7, #4]
 800c58e:	23ad      	movs	r3, #173	@ 0xad
 800c590:	009b      	lsls	r3, r3, #2
 800c592:	58d3      	ldr	r3, [r2, r3]
 800c594:	689b      	ldr	r3, [r3, #8]
 800c596:	250f      	movs	r5, #15
 800c598:	197c      	adds	r4, r7, r5
 800c59a:	6839      	ldr	r1, [r7, #0]
 800c59c:	687a      	ldr	r2, [r7, #4]
 800c59e:	0010      	movs	r0, r2
 800c5a0:	4798      	blx	r3
 800c5a2:	0003      	movs	r3, r0
 800c5a4:	7023      	strb	r3, [r4, #0]

        return ret;
 800c5a6:	197b      	adds	r3, r7, r5
 800c5a8:	781b      	ldrb	r3, [r3, #0]
 800c5aa:	e174      	b.n	800c896 <USBD_StdEPReq+0x364>
      }

      switch (req->bRequest)
 800c5ac:	683b      	ldr	r3, [r7, #0]
 800c5ae:	785b      	ldrb	r3, [r3, #1]
 800c5b0:	2b03      	cmp	r3, #3
 800c5b2:	d007      	beq.n	800c5c4 <USBD_StdEPReq+0x92>
 800c5b4:	dd00      	ble.n	800c5b8 <USBD_StdEPReq+0x86>
 800c5b6:	e15c      	b.n	800c872 <USBD_StdEPReq+0x340>
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d100      	bne.n	800c5be <USBD_StdEPReq+0x8c>
 800c5bc:	e092      	b.n	800c6e4 <USBD_StdEPReq+0x1b2>
 800c5be:	2b01      	cmp	r3, #1
 800c5c0:	d04b      	beq.n	800c65a <USBD_StdEPReq+0x128>
 800c5c2:	e156      	b.n	800c872 <USBD_StdEPReq+0x340>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c5c4:	687a      	ldr	r2, [r7, #4]
 800c5c6:	23a7      	movs	r3, #167	@ 0xa7
 800c5c8:	009b      	lsls	r3, r3, #2
 800c5ca:	5cd3      	ldrb	r3, [r2, r3]
 800c5cc:	2b02      	cmp	r3, #2
 800c5ce:	d002      	beq.n	800c5d6 <USBD_StdEPReq+0xa4>
 800c5d0:	2b03      	cmp	r3, #3
 800c5d2:	d01d      	beq.n	800c610 <USBD_StdEPReq+0xde>
 800c5d4:	e039      	b.n	800c64a <USBD_StdEPReq+0x118>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c5d6:	220e      	movs	r2, #14
 800c5d8:	18bb      	adds	r3, r7, r2
 800c5da:	781b      	ldrb	r3, [r3, #0]
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d010      	beq.n	800c602 <USBD_StdEPReq+0xd0>
 800c5e0:	18bb      	adds	r3, r7, r2
 800c5e2:	781b      	ldrb	r3, [r3, #0]
 800c5e4:	2b80      	cmp	r3, #128	@ 0x80
 800c5e6:	d00c      	beq.n	800c602 <USBD_StdEPReq+0xd0>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800c5e8:	18bb      	adds	r3, r7, r2
 800c5ea:	781a      	ldrb	r2, [r3, #0]
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	0011      	movs	r1, r2
 800c5f0:	0018      	movs	r0, r3
 800c5f2:	f001 f9b0 	bl	800d956 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	2180      	movs	r1, #128	@ 0x80
 800c5fa:	0018      	movs	r0, r3
 800c5fc:	f001 f9ab 	bl	800d956 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c600:	e02a      	b.n	800c658 <USBD_StdEPReq+0x126>
                USBD_CtlError(pdev, req);
 800c602:	683a      	ldr	r2, [r7, #0]
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	0011      	movs	r1, r2
 800c608:	0018      	movs	r0, r3
 800c60a:	f000 fcdc 	bl	800cfc6 <USBD_CtlError>
              break;
 800c60e:	e023      	b.n	800c658 <USBD_StdEPReq+0x126>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c610:	683b      	ldr	r3, [r7, #0]
 800c612:	885b      	ldrh	r3, [r3, #2]
 800c614:	2b00      	cmp	r3, #0
 800c616:	d113      	bne.n	800c640 <USBD_StdEPReq+0x10e>
              {
                if ((ep_addr != 0x00U) &&
 800c618:	220e      	movs	r2, #14
 800c61a:	18bb      	adds	r3, r7, r2
 800c61c:	781b      	ldrb	r3, [r3, #0]
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d00e      	beq.n	800c640 <USBD_StdEPReq+0x10e>
 800c622:	18bb      	adds	r3, r7, r2
 800c624:	781b      	ldrb	r3, [r3, #0]
 800c626:	2b80      	cmp	r3, #128	@ 0x80
 800c628:	d00a      	beq.n	800c640 <USBD_StdEPReq+0x10e>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c62a:	683b      	ldr	r3, [r7, #0]
 800c62c:	88db      	ldrh	r3, [r3, #6]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d106      	bne.n	800c640 <USBD_StdEPReq+0x10e>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800c632:	18bb      	adds	r3, r7, r2
 800c634:	781a      	ldrb	r2, [r3, #0]
 800c636:	687b      	ldr	r3, [r7, #4]
 800c638:	0011      	movs	r1, r2
 800c63a:	0018      	movs	r0, r3
 800c63c:	f001 f98b 	bl	800d956 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	0018      	movs	r0, r3
 800c644:	f000 fda7 	bl	800d196 <USBD_CtlSendStatus>

              break;
 800c648:	e006      	b.n	800c658 <USBD_StdEPReq+0x126>

            default:
              USBD_CtlError(pdev, req);
 800c64a:	683a      	ldr	r2, [r7, #0]
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	0011      	movs	r1, r2
 800c650:	0018      	movs	r0, r3
 800c652:	f000 fcb8 	bl	800cfc6 <USBD_CtlError>
              break;
 800c656:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800c658:	e112      	b.n	800c880 <USBD_StdEPReq+0x34e>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c65a:	687a      	ldr	r2, [r7, #4]
 800c65c:	23a7      	movs	r3, #167	@ 0xa7
 800c65e:	009b      	lsls	r3, r3, #2
 800c660:	5cd3      	ldrb	r3, [r2, r3]
 800c662:	2b02      	cmp	r3, #2
 800c664:	d002      	beq.n	800c66c <USBD_StdEPReq+0x13a>
 800c666:	2b03      	cmp	r3, #3
 800c668:	d01d      	beq.n	800c6a6 <USBD_StdEPReq+0x174>
 800c66a:	e032      	b.n	800c6d2 <USBD_StdEPReq+0x1a0>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c66c:	220e      	movs	r2, #14
 800c66e:	18bb      	adds	r3, r7, r2
 800c670:	781b      	ldrb	r3, [r3, #0]
 800c672:	2b00      	cmp	r3, #0
 800c674:	d010      	beq.n	800c698 <USBD_StdEPReq+0x166>
 800c676:	18bb      	adds	r3, r7, r2
 800c678:	781b      	ldrb	r3, [r3, #0]
 800c67a:	2b80      	cmp	r3, #128	@ 0x80
 800c67c:	d00c      	beq.n	800c698 <USBD_StdEPReq+0x166>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800c67e:	18bb      	adds	r3, r7, r2
 800c680:	781a      	ldrb	r2, [r3, #0]
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	0011      	movs	r1, r2
 800c686:	0018      	movs	r0, r3
 800c688:	f001 f965 	bl	800d956 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	2180      	movs	r1, #128	@ 0x80
 800c690:	0018      	movs	r0, r3
 800c692:	f001 f960 	bl	800d956 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c696:	e024      	b.n	800c6e2 <USBD_StdEPReq+0x1b0>
                USBD_CtlError(pdev, req);
 800c698:	683a      	ldr	r2, [r7, #0]
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	0011      	movs	r1, r2
 800c69e:	0018      	movs	r0, r3
 800c6a0:	f000 fc91 	bl	800cfc6 <USBD_CtlError>
              break;
 800c6a4:	e01d      	b.n	800c6e2 <USBD_StdEPReq+0x1b0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c6a6:	683b      	ldr	r3, [r7, #0]
 800c6a8:	885b      	ldrh	r3, [r3, #2]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d118      	bne.n	800c6e0 <USBD_StdEPReq+0x1ae>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c6ae:	210e      	movs	r1, #14
 800c6b0:	187b      	adds	r3, r7, r1
 800c6b2:	781b      	ldrb	r3, [r3, #0]
 800c6b4:	227f      	movs	r2, #127	@ 0x7f
 800c6b6:	4013      	ands	r3, r2
 800c6b8:	d006      	beq.n	800c6c8 <USBD_StdEPReq+0x196>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800c6ba:	187b      	adds	r3, r7, r1
 800c6bc:	781a      	ldrb	r2, [r3, #0]
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	0011      	movs	r1, r2
 800c6c2:	0018      	movs	r0, r3
 800c6c4:	f001 f972 	bl	800d9ac <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	0018      	movs	r0, r3
 800c6cc:	f000 fd63 	bl	800d196 <USBD_CtlSendStatus>
              }
              break;
 800c6d0:	e006      	b.n	800c6e0 <USBD_StdEPReq+0x1ae>

            default:
              USBD_CtlError(pdev, req);
 800c6d2:	683a      	ldr	r2, [r7, #0]
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	0011      	movs	r1, r2
 800c6d8:	0018      	movs	r0, r3
 800c6da:	f000 fc74 	bl	800cfc6 <USBD_CtlError>
              break;
 800c6de:	e000      	b.n	800c6e2 <USBD_StdEPReq+0x1b0>
              break;
 800c6e0:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800c6e2:	e0cd      	b.n	800c880 <USBD_StdEPReq+0x34e>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c6e4:	687a      	ldr	r2, [r7, #4]
 800c6e6:	23a7      	movs	r3, #167	@ 0xa7
 800c6e8:	009b      	lsls	r3, r3, #2
 800c6ea:	5cd3      	ldrb	r3, [r2, r3]
 800c6ec:	2b02      	cmp	r3, #2
 800c6ee:	d002      	beq.n	800c6f6 <USBD_StdEPReq+0x1c4>
 800c6f0:	2b03      	cmp	r3, #3
 800c6f2:	d03c      	beq.n	800c76e <USBD_StdEPReq+0x23c>
 800c6f4:	e0b5      	b.n	800c862 <USBD_StdEPReq+0x330>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c6f6:	220e      	movs	r2, #14
 800c6f8:	18bb      	adds	r3, r7, r2
 800c6fa:	781b      	ldrb	r3, [r3, #0]
 800c6fc:	2b00      	cmp	r3, #0
 800c6fe:	d00a      	beq.n	800c716 <USBD_StdEPReq+0x1e4>
 800c700:	18bb      	adds	r3, r7, r2
 800c702:	781b      	ldrb	r3, [r3, #0]
 800c704:	2b80      	cmp	r3, #128	@ 0x80
 800c706:	d006      	beq.n	800c716 <USBD_StdEPReq+0x1e4>
              {
                USBD_CtlError(pdev, req);
 800c708:	683a      	ldr	r2, [r7, #0]
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	0011      	movs	r1, r2
 800c70e:	0018      	movs	r0, r3
 800c710:	f000 fc59 	bl	800cfc6 <USBD_CtlError>
                break;
 800c714:	e0ac      	b.n	800c870 <USBD_StdEPReq+0x33e>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c716:	220e      	movs	r2, #14
 800c718:	18bb      	adds	r3, r7, r2
 800c71a:	781b      	ldrb	r3, [r3, #0]
 800c71c:	b25b      	sxtb	r3, r3
 800c71e:	2b00      	cmp	r3, #0
 800c720:	da0c      	bge.n	800c73c <USBD_StdEPReq+0x20a>
 800c722:	18bb      	adds	r3, r7, r2
 800c724:	781b      	ldrb	r3, [r3, #0]
 800c726:	227f      	movs	r2, #127	@ 0x7f
 800c728:	401a      	ands	r2, r3
 800c72a:	0013      	movs	r3, r2
 800c72c:	009b      	lsls	r3, r3, #2
 800c72e:	189b      	adds	r3, r3, r2
 800c730:	009b      	lsls	r3, r3, #2
 800c732:	3310      	adds	r3, #16
 800c734:	687a      	ldr	r2, [r7, #4]
 800c736:	18d3      	adds	r3, r2, r3
 800c738:	3304      	adds	r3, #4
 800c73a:	e00d      	b.n	800c758 <USBD_StdEPReq+0x226>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c73c:	230e      	movs	r3, #14
 800c73e:	18fb      	adds	r3, r7, r3
 800c740:	781b      	ldrb	r3, [r3, #0]
 800c742:	227f      	movs	r2, #127	@ 0x7f
 800c744:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c746:	0013      	movs	r3, r2
 800c748:	009b      	lsls	r3, r3, #2
 800c74a:	189b      	adds	r3, r3, r2
 800c74c:	009b      	lsls	r3, r3, #2
 800c74e:	3351      	adds	r3, #81	@ 0x51
 800c750:	33ff      	adds	r3, #255	@ 0xff
 800c752:	687a      	ldr	r2, [r7, #4]
 800c754:	18d3      	adds	r3, r2, r3
 800c756:	3304      	adds	r3, #4
 800c758:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c75a:	68bb      	ldr	r3, [r7, #8]
 800c75c:	2200      	movs	r2, #0
 800c75e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800c760:	68b9      	ldr	r1, [r7, #8]
 800c762:	687b      	ldr	r3, [r7, #4]
 800c764:	2202      	movs	r2, #2
 800c766:	0018      	movs	r0, r3
 800c768:	f000 fcab 	bl	800d0c2 <USBD_CtlSendData>
              break;
 800c76c:	e080      	b.n	800c870 <USBD_StdEPReq+0x33e>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c76e:	220e      	movs	r2, #14
 800c770:	18bb      	adds	r3, r7, r2
 800c772:	781b      	ldrb	r3, [r3, #0]
 800c774:	b25b      	sxtb	r3, r3
 800c776:	2b00      	cmp	r3, #0
 800c778:	da14      	bge.n	800c7a4 <USBD_StdEPReq+0x272>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c77a:	18bb      	adds	r3, r7, r2
 800c77c:	781b      	ldrb	r3, [r3, #0]
 800c77e:	220f      	movs	r2, #15
 800c780:	401a      	ands	r2, r3
 800c782:	6879      	ldr	r1, [r7, #4]
 800c784:	0013      	movs	r3, r2
 800c786:	009b      	lsls	r3, r3, #2
 800c788:	189b      	adds	r3, r3, r2
 800c78a:	009b      	lsls	r3, r3, #2
 800c78c:	18cb      	adds	r3, r1, r3
 800c78e:	3318      	adds	r3, #24
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	2b00      	cmp	r3, #0
 800c794:	d11e      	bne.n	800c7d4 <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 800c796:	683a      	ldr	r2, [r7, #0]
 800c798:	687b      	ldr	r3, [r7, #4]
 800c79a:	0011      	movs	r1, r2
 800c79c:	0018      	movs	r0, r3
 800c79e:	f000 fc12 	bl	800cfc6 <USBD_CtlError>
                  break;
 800c7a2:	e065      	b.n	800c870 <USBD_StdEPReq+0x33e>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c7a4:	230e      	movs	r3, #14
 800c7a6:	18fb      	adds	r3, r7, r3
 800c7a8:	781b      	ldrb	r3, [r3, #0]
 800c7aa:	220f      	movs	r2, #15
 800c7ac:	401a      	ands	r2, r3
 800c7ae:	6878      	ldr	r0, [r7, #4]
 800c7b0:	23ac      	movs	r3, #172	@ 0xac
 800c7b2:	0059      	lsls	r1, r3, #1
 800c7b4:	0013      	movs	r3, r2
 800c7b6:	009b      	lsls	r3, r3, #2
 800c7b8:	189b      	adds	r3, r3, r2
 800c7ba:	009b      	lsls	r3, r3, #2
 800c7bc:	18c3      	adds	r3, r0, r3
 800c7be:	185b      	adds	r3, r3, r1
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d106      	bne.n	800c7d4 <USBD_StdEPReq+0x2a2>
                {
                  USBD_CtlError(pdev, req);
 800c7c6:	683a      	ldr	r2, [r7, #0]
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	0011      	movs	r1, r2
 800c7cc:	0018      	movs	r0, r3
 800c7ce:	f000 fbfa 	bl	800cfc6 <USBD_CtlError>
                  break;
 800c7d2:	e04d      	b.n	800c870 <USBD_StdEPReq+0x33e>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c7d4:	220e      	movs	r2, #14
 800c7d6:	18bb      	adds	r3, r7, r2
 800c7d8:	781b      	ldrb	r3, [r3, #0]
 800c7da:	b25b      	sxtb	r3, r3
 800c7dc:	2b00      	cmp	r3, #0
 800c7de:	da0c      	bge.n	800c7fa <USBD_StdEPReq+0x2c8>
 800c7e0:	18bb      	adds	r3, r7, r2
 800c7e2:	781b      	ldrb	r3, [r3, #0]
 800c7e4:	227f      	movs	r2, #127	@ 0x7f
 800c7e6:	401a      	ands	r2, r3
 800c7e8:	0013      	movs	r3, r2
 800c7ea:	009b      	lsls	r3, r3, #2
 800c7ec:	189b      	adds	r3, r3, r2
 800c7ee:	009b      	lsls	r3, r3, #2
 800c7f0:	3310      	adds	r3, #16
 800c7f2:	687a      	ldr	r2, [r7, #4]
 800c7f4:	18d3      	adds	r3, r2, r3
 800c7f6:	3304      	adds	r3, #4
 800c7f8:	e00d      	b.n	800c816 <USBD_StdEPReq+0x2e4>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c7fa:	230e      	movs	r3, #14
 800c7fc:	18fb      	adds	r3, r7, r3
 800c7fe:	781b      	ldrb	r3, [r3, #0]
 800c800:	227f      	movs	r2, #127	@ 0x7f
 800c802:	401a      	ands	r2, r3
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c804:	0013      	movs	r3, r2
 800c806:	009b      	lsls	r3, r3, #2
 800c808:	189b      	adds	r3, r3, r2
 800c80a:	009b      	lsls	r3, r3, #2
 800c80c:	3351      	adds	r3, #81	@ 0x51
 800c80e:	33ff      	adds	r3, #255	@ 0xff
 800c810:	687a      	ldr	r2, [r7, #4]
 800c812:	18d3      	adds	r3, r2, r3
 800c814:	3304      	adds	r3, #4
 800c816:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c818:	220e      	movs	r2, #14
 800c81a:	18bb      	adds	r3, r7, r2
 800c81c:	781b      	ldrb	r3, [r3, #0]
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d003      	beq.n	800c82a <USBD_StdEPReq+0x2f8>
 800c822:	18bb      	adds	r3, r7, r2
 800c824:	781b      	ldrb	r3, [r3, #0]
 800c826:	2b80      	cmp	r3, #128	@ 0x80
 800c828:	d103      	bne.n	800c832 <USBD_StdEPReq+0x300>
              {
                pep->status = 0x0000U;
 800c82a:	68bb      	ldr	r3, [r7, #8]
 800c82c:	2200      	movs	r2, #0
 800c82e:	601a      	str	r2, [r3, #0]
 800c830:	e010      	b.n	800c854 <USBD_StdEPReq+0x322>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800c832:	230e      	movs	r3, #14
 800c834:	18fb      	adds	r3, r7, r3
 800c836:	781a      	ldrb	r2, [r3, #0]
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	0011      	movs	r1, r2
 800c83c:	0018      	movs	r0, r3
 800c83e:	f001 f8e0 	bl	800da02 <USBD_LL_IsStallEP>
 800c842:	1e03      	subs	r3, r0, #0
 800c844:	d003      	beq.n	800c84e <USBD_StdEPReq+0x31c>
              {
                pep->status = 0x0001U;
 800c846:	68bb      	ldr	r3, [r7, #8]
 800c848:	2201      	movs	r2, #1
 800c84a:	601a      	str	r2, [r3, #0]
 800c84c:	e002      	b.n	800c854 <USBD_StdEPReq+0x322>
              }
              else
              {
                pep->status = 0x0000U;
 800c84e:	68bb      	ldr	r3, [r7, #8]
 800c850:	2200      	movs	r2, #0
 800c852:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800c854:	68b9      	ldr	r1, [r7, #8]
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	2202      	movs	r2, #2
 800c85a:	0018      	movs	r0, r3
 800c85c:	f000 fc31 	bl	800d0c2 <USBD_CtlSendData>
              break;
 800c860:	e006      	b.n	800c870 <USBD_StdEPReq+0x33e>

            default:
              USBD_CtlError(pdev, req);
 800c862:	683a      	ldr	r2, [r7, #0]
 800c864:	687b      	ldr	r3, [r7, #4]
 800c866:	0011      	movs	r1, r2
 800c868:	0018      	movs	r0, r3
 800c86a:	f000 fbac 	bl	800cfc6 <USBD_CtlError>
              break;
 800c86e:	46c0      	nop			@ (mov r8, r8)
          }
          break;
 800c870:	e006      	b.n	800c880 <USBD_StdEPReq+0x34e>

        default:
          USBD_CtlError(pdev, req);
 800c872:	683a      	ldr	r2, [r7, #0]
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	0011      	movs	r1, r2
 800c878:	0018      	movs	r0, r3
 800c87a:	f000 fba4 	bl	800cfc6 <USBD_CtlError>
          break;
 800c87e:	46c0      	nop			@ (mov r8, r8)
      }
      break;
 800c880:	e006      	b.n	800c890 <USBD_StdEPReq+0x35e>

    default:
      USBD_CtlError(pdev, req);
 800c882:	683a      	ldr	r2, [r7, #0]
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	0011      	movs	r1, r2
 800c888:	0018      	movs	r0, r3
 800c88a:	f000 fb9c 	bl	800cfc6 <USBD_CtlError>
      break;
 800c88e:	46c0      	nop			@ (mov r8, r8)
  }

  return ret;
 800c890:	230f      	movs	r3, #15
 800c892:	18fb      	adds	r3, r7, r3
 800c894:	781b      	ldrb	r3, [r3, #0]
}
 800c896:	0018      	movs	r0, r3
 800c898:	46bd      	mov	sp, r7
 800c89a:	b004      	add	sp, #16
 800c89c:	bdb0      	pop	{r4, r5, r7, pc}
	...

0800c8a0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800c8a0:	b580      	push	{r7, lr}
 800c8a2:	b084      	sub	sp, #16
 800c8a4:	af00      	add	r7, sp, #0
 800c8a6:	6078      	str	r0, [r7, #4]
 800c8a8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c8aa:	2308      	movs	r3, #8
 800c8ac:	18fb      	adds	r3, r7, r3
 800c8ae:	2200      	movs	r2, #0
 800c8b0:	801a      	strh	r2, [r3, #0]
  uint8_t *pbuf = NULL;
 800c8b2:	2300      	movs	r3, #0
 800c8b4:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c8b6:	230b      	movs	r3, #11
 800c8b8:	18fb      	adds	r3, r7, r3
 800c8ba:	2200      	movs	r2, #0
 800c8bc:	701a      	strb	r2, [r3, #0]

  switch (req->wValue >> 8)
 800c8be:	683b      	ldr	r3, [r7, #0]
 800c8c0:	885b      	ldrh	r3, [r3, #2]
 800c8c2:	0a1b      	lsrs	r3, r3, #8
 800c8c4:	b29b      	uxth	r3, r3
 800c8c6:	2b07      	cmp	r3, #7
 800c8c8:	d900      	bls.n	800c8cc <USBD_GetDescriptor+0x2c>
 800c8ca:	e159      	b.n	800cb80 <USBD_GetDescriptor+0x2e0>
 800c8cc:	009a      	lsls	r2, r3, #2
 800c8ce:	4bcb      	ldr	r3, [pc, #812]	@ (800cbfc <USBD_GetDescriptor+0x35c>)
 800c8d0:	18d3      	adds	r3, r2, r3
 800c8d2:	681b      	ldr	r3, [r3, #0]
 800c8d4:	469f      	mov	pc, r3
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c8d6:	687a      	ldr	r2, [r7, #4]
 800c8d8:	23ac      	movs	r3, #172	@ 0xac
 800c8da:	009b      	lsls	r3, r3, #2
 800c8dc:	58d3      	ldr	r3, [r2, r3]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	687a      	ldr	r2, [r7, #4]
 800c8e2:	7c12      	ldrb	r2, [r2, #16]
 800c8e4:	2108      	movs	r1, #8
 800c8e6:	1879      	adds	r1, r7, r1
 800c8e8:	0010      	movs	r0, r2
 800c8ea:	4798      	blx	r3
 800c8ec:	0003      	movs	r3, r0
 800c8ee:	60fb      	str	r3, [r7, #12]
      break;
 800c8f0:	e153      	b.n	800cb9a <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c8f2:	687b      	ldr	r3, [r7, #4]
 800c8f4:	7c1b      	ldrb	r3, [r3, #16]
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d10f      	bne.n	800c91a <USBD_GetDescriptor+0x7a>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800c8fa:	687a      	ldr	r2, [r7, #4]
 800c8fc:	23ad      	movs	r3, #173	@ 0xad
 800c8fe:	009b      	lsls	r3, r3, #2
 800c900:	58d3      	ldr	r3, [r2, r3]
 800c902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c904:	2208      	movs	r2, #8
 800c906:	18ba      	adds	r2, r7, r2
 800c908:	0010      	movs	r0, r2
 800c90a:	4798      	blx	r3
 800c90c:	0003      	movs	r3, r0
 800c90e:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	3301      	adds	r3, #1
 800c914:	2202      	movs	r2, #2
 800c916:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c918:	e13f      	b.n	800cb9a <USBD_GetDescriptor+0x2fa>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800c91a:	687a      	ldr	r2, [r7, #4]
 800c91c:	23ad      	movs	r3, #173	@ 0xad
 800c91e:	009b      	lsls	r3, r3, #2
 800c920:	58d3      	ldr	r3, [r2, r3]
 800c922:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c924:	2208      	movs	r2, #8
 800c926:	18ba      	adds	r2, r7, r2
 800c928:	0010      	movs	r0, r2
 800c92a:	4798      	blx	r3
 800c92c:	0003      	movs	r3, r0
 800c92e:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c930:	68fb      	ldr	r3, [r7, #12]
 800c932:	3301      	adds	r3, #1
 800c934:	2202      	movs	r2, #2
 800c936:	701a      	strb	r2, [r3, #0]
      break;
 800c938:	e12f      	b.n	800cb9a <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c93a:	683b      	ldr	r3, [r7, #0]
 800c93c:	885b      	ldrh	r3, [r3, #2]
 800c93e:	b2db      	uxtb	r3, r3
 800c940:	2b05      	cmp	r3, #5
 800c942:	d900      	bls.n	800c946 <USBD_GetDescriptor+0xa6>
 800c944:	e0d0      	b.n	800cae8 <USBD_GetDescriptor+0x248>
 800c946:	009a      	lsls	r2, r3, #2
 800c948:	4bad      	ldr	r3, [pc, #692]	@ (800cc00 <USBD_GetDescriptor+0x360>)
 800c94a:	18d3      	adds	r3, r2, r3
 800c94c:	681b      	ldr	r3, [r3, #0]
 800c94e:	469f      	mov	pc, r3
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c950:	687a      	ldr	r2, [r7, #4]
 800c952:	23ac      	movs	r3, #172	@ 0xac
 800c954:	009b      	lsls	r3, r3, #2
 800c956:	58d3      	ldr	r3, [r2, r3]
 800c958:	685b      	ldr	r3, [r3, #4]
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d00d      	beq.n	800c97a <USBD_GetDescriptor+0xda>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c95e:	687a      	ldr	r2, [r7, #4]
 800c960:	23ac      	movs	r3, #172	@ 0xac
 800c962:	009b      	lsls	r3, r3, #2
 800c964:	58d3      	ldr	r3, [r2, r3]
 800c966:	685b      	ldr	r3, [r3, #4]
 800c968:	687a      	ldr	r2, [r7, #4]
 800c96a:	7c12      	ldrb	r2, [r2, #16]
 800c96c:	2108      	movs	r1, #8
 800c96e:	1879      	adds	r1, r7, r1
 800c970:	0010      	movs	r0, r2
 800c972:	4798      	blx	r3
 800c974:	0003      	movs	r3, r0
 800c976:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c978:	e0c3      	b.n	800cb02 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800c97a:	683a      	ldr	r2, [r7, #0]
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	0011      	movs	r1, r2
 800c980:	0018      	movs	r0, r3
 800c982:	f000 fb20 	bl	800cfc6 <USBD_CtlError>
            err++;
 800c986:	210b      	movs	r1, #11
 800c988:	187b      	adds	r3, r7, r1
 800c98a:	781a      	ldrb	r2, [r3, #0]
 800c98c:	187b      	adds	r3, r7, r1
 800c98e:	3201      	adds	r2, #1
 800c990:	701a      	strb	r2, [r3, #0]
          break;
 800c992:	e0b6      	b.n	800cb02 <USBD_GetDescriptor+0x262>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c994:	687a      	ldr	r2, [r7, #4]
 800c996:	23ac      	movs	r3, #172	@ 0xac
 800c998:	009b      	lsls	r3, r3, #2
 800c99a:	58d3      	ldr	r3, [r2, r3]
 800c99c:	689b      	ldr	r3, [r3, #8]
 800c99e:	2b00      	cmp	r3, #0
 800c9a0:	d00d      	beq.n	800c9be <USBD_GetDescriptor+0x11e>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c9a2:	687a      	ldr	r2, [r7, #4]
 800c9a4:	23ac      	movs	r3, #172	@ 0xac
 800c9a6:	009b      	lsls	r3, r3, #2
 800c9a8:	58d3      	ldr	r3, [r2, r3]
 800c9aa:	689b      	ldr	r3, [r3, #8]
 800c9ac:	687a      	ldr	r2, [r7, #4]
 800c9ae:	7c12      	ldrb	r2, [r2, #16]
 800c9b0:	2108      	movs	r1, #8
 800c9b2:	1879      	adds	r1, r7, r1
 800c9b4:	0010      	movs	r0, r2
 800c9b6:	4798      	blx	r3
 800c9b8:	0003      	movs	r3, r0
 800c9ba:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c9bc:	e0a1      	b.n	800cb02 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800c9be:	683a      	ldr	r2, [r7, #0]
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	0011      	movs	r1, r2
 800c9c4:	0018      	movs	r0, r3
 800c9c6:	f000 fafe 	bl	800cfc6 <USBD_CtlError>
            err++;
 800c9ca:	210b      	movs	r1, #11
 800c9cc:	187b      	adds	r3, r7, r1
 800c9ce:	781a      	ldrb	r2, [r3, #0]
 800c9d0:	187b      	adds	r3, r7, r1
 800c9d2:	3201      	adds	r2, #1
 800c9d4:	701a      	strb	r2, [r3, #0]
          break;
 800c9d6:	e094      	b.n	800cb02 <USBD_GetDescriptor+0x262>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c9d8:	687a      	ldr	r2, [r7, #4]
 800c9da:	23ac      	movs	r3, #172	@ 0xac
 800c9dc:	009b      	lsls	r3, r3, #2
 800c9de:	58d3      	ldr	r3, [r2, r3]
 800c9e0:	68db      	ldr	r3, [r3, #12]
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	d00d      	beq.n	800ca02 <USBD_GetDescriptor+0x162>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c9e6:	687a      	ldr	r2, [r7, #4]
 800c9e8:	23ac      	movs	r3, #172	@ 0xac
 800c9ea:	009b      	lsls	r3, r3, #2
 800c9ec:	58d3      	ldr	r3, [r2, r3]
 800c9ee:	68db      	ldr	r3, [r3, #12]
 800c9f0:	687a      	ldr	r2, [r7, #4]
 800c9f2:	7c12      	ldrb	r2, [r2, #16]
 800c9f4:	2108      	movs	r1, #8
 800c9f6:	1879      	adds	r1, r7, r1
 800c9f8:	0010      	movs	r0, r2
 800c9fa:	4798      	blx	r3
 800c9fc:	0003      	movs	r3, r0
 800c9fe:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ca00:	e07f      	b.n	800cb02 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800ca02:	683a      	ldr	r2, [r7, #0]
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	0011      	movs	r1, r2
 800ca08:	0018      	movs	r0, r3
 800ca0a:	f000 fadc 	bl	800cfc6 <USBD_CtlError>
            err++;
 800ca0e:	210b      	movs	r1, #11
 800ca10:	187b      	adds	r3, r7, r1
 800ca12:	781a      	ldrb	r2, [r3, #0]
 800ca14:	187b      	adds	r3, r7, r1
 800ca16:	3201      	adds	r2, #1
 800ca18:	701a      	strb	r2, [r3, #0]
          break;
 800ca1a:	e072      	b.n	800cb02 <USBD_GetDescriptor+0x262>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ca1c:	687a      	ldr	r2, [r7, #4]
 800ca1e:	23ac      	movs	r3, #172	@ 0xac
 800ca20:	009b      	lsls	r3, r3, #2
 800ca22:	58d3      	ldr	r3, [r2, r3]
 800ca24:	691b      	ldr	r3, [r3, #16]
 800ca26:	2b00      	cmp	r3, #0
 800ca28:	d00d      	beq.n	800ca46 <USBD_GetDescriptor+0x1a6>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ca2a:	687a      	ldr	r2, [r7, #4]
 800ca2c:	23ac      	movs	r3, #172	@ 0xac
 800ca2e:	009b      	lsls	r3, r3, #2
 800ca30:	58d3      	ldr	r3, [r2, r3]
 800ca32:	691b      	ldr	r3, [r3, #16]
 800ca34:	687a      	ldr	r2, [r7, #4]
 800ca36:	7c12      	ldrb	r2, [r2, #16]
 800ca38:	2108      	movs	r1, #8
 800ca3a:	1879      	adds	r1, r7, r1
 800ca3c:	0010      	movs	r0, r2
 800ca3e:	4798      	blx	r3
 800ca40:	0003      	movs	r3, r0
 800ca42:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ca44:	e05d      	b.n	800cb02 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800ca46:	683a      	ldr	r2, [r7, #0]
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	0011      	movs	r1, r2
 800ca4c:	0018      	movs	r0, r3
 800ca4e:	f000 faba 	bl	800cfc6 <USBD_CtlError>
            err++;
 800ca52:	210b      	movs	r1, #11
 800ca54:	187b      	adds	r3, r7, r1
 800ca56:	781a      	ldrb	r2, [r3, #0]
 800ca58:	187b      	adds	r3, r7, r1
 800ca5a:	3201      	adds	r2, #1
 800ca5c:	701a      	strb	r2, [r3, #0]
          break;
 800ca5e:	e050      	b.n	800cb02 <USBD_GetDescriptor+0x262>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ca60:	687a      	ldr	r2, [r7, #4]
 800ca62:	23ac      	movs	r3, #172	@ 0xac
 800ca64:	009b      	lsls	r3, r3, #2
 800ca66:	58d3      	ldr	r3, [r2, r3]
 800ca68:	695b      	ldr	r3, [r3, #20]
 800ca6a:	2b00      	cmp	r3, #0
 800ca6c:	d00d      	beq.n	800ca8a <USBD_GetDescriptor+0x1ea>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ca6e:	687a      	ldr	r2, [r7, #4]
 800ca70:	23ac      	movs	r3, #172	@ 0xac
 800ca72:	009b      	lsls	r3, r3, #2
 800ca74:	58d3      	ldr	r3, [r2, r3]
 800ca76:	695b      	ldr	r3, [r3, #20]
 800ca78:	687a      	ldr	r2, [r7, #4]
 800ca7a:	7c12      	ldrb	r2, [r2, #16]
 800ca7c:	2108      	movs	r1, #8
 800ca7e:	1879      	adds	r1, r7, r1
 800ca80:	0010      	movs	r0, r2
 800ca82:	4798      	blx	r3
 800ca84:	0003      	movs	r3, r0
 800ca86:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ca88:	e03b      	b.n	800cb02 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800ca8a:	683a      	ldr	r2, [r7, #0]
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	0011      	movs	r1, r2
 800ca90:	0018      	movs	r0, r3
 800ca92:	f000 fa98 	bl	800cfc6 <USBD_CtlError>
            err++;
 800ca96:	210b      	movs	r1, #11
 800ca98:	187b      	adds	r3, r7, r1
 800ca9a:	781a      	ldrb	r2, [r3, #0]
 800ca9c:	187b      	adds	r3, r7, r1
 800ca9e:	3201      	adds	r2, #1
 800caa0:	701a      	strb	r2, [r3, #0]
          break;
 800caa2:	e02e      	b.n	800cb02 <USBD_GetDescriptor+0x262>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800caa4:	687a      	ldr	r2, [r7, #4]
 800caa6:	23ac      	movs	r3, #172	@ 0xac
 800caa8:	009b      	lsls	r3, r3, #2
 800caaa:	58d3      	ldr	r3, [r2, r3]
 800caac:	699b      	ldr	r3, [r3, #24]
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d00d      	beq.n	800cace <USBD_GetDescriptor+0x22e>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800cab2:	687a      	ldr	r2, [r7, #4]
 800cab4:	23ac      	movs	r3, #172	@ 0xac
 800cab6:	009b      	lsls	r3, r3, #2
 800cab8:	58d3      	ldr	r3, [r2, r3]
 800caba:	699b      	ldr	r3, [r3, #24]
 800cabc:	687a      	ldr	r2, [r7, #4]
 800cabe:	7c12      	ldrb	r2, [r2, #16]
 800cac0:	2108      	movs	r1, #8
 800cac2:	1879      	adds	r1, r7, r1
 800cac4:	0010      	movs	r0, r2
 800cac6:	4798      	blx	r3
 800cac8:	0003      	movs	r3, r0
 800caca:	60fb      	str	r3, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800cacc:	e019      	b.n	800cb02 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
 800cace:	683a      	ldr	r2, [r7, #0]
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	0011      	movs	r1, r2
 800cad4:	0018      	movs	r0, r3
 800cad6:	f000 fa76 	bl	800cfc6 <USBD_CtlError>
            err++;
 800cada:	210b      	movs	r1, #11
 800cadc:	187b      	adds	r3, r7, r1
 800cade:	781a      	ldrb	r2, [r3, #0]
 800cae0:	187b      	adds	r3, r7, r1
 800cae2:	3201      	adds	r2, #1
 800cae4:	701a      	strb	r2, [r3, #0]
          break;
 800cae6:	e00c      	b.n	800cb02 <USBD_GetDescriptor+0x262>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800cae8:	683a      	ldr	r2, [r7, #0]
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	0011      	movs	r1, r2
 800caee:	0018      	movs	r0, r3
 800caf0:	f000 fa69 	bl	800cfc6 <USBD_CtlError>
          err++;
 800caf4:	210b      	movs	r1, #11
 800caf6:	187b      	adds	r3, r7, r1
 800caf8:	781a      	ldrb	r2, [r3, #0]
 800cafa:	187b      	adds	r3, r7, r1
 800cafc:	3201      	adds	r2, #1
 800cafe:	701a      	strb	r2, [r3, #0]
#endif
      }
      break;
 800cb00:	e04b      	b.n	800cb9a <USBD_GetDescriptor+0x2fa>
 800cb02:	e04a      	b.n	800cb9a <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	7c1b      	ldrb	r3, [r3, #16]
 800cb08:	2b00      	cmp	r3, #0
 800cb0a:	d10b      	bne.n	800cb24 <USBD_GetDescriptor+0x284>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800cb0c:	687a      	ldr	r2, [r7, #4]
 800cb0e:	23ad      	movs	r3, #173	@ 0xad
 800cb10:	009b      	lsls	r3, r3, #2
 800cb12:	58d3      	ldr	r3, [r2, r3]
 800cb14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cb16:	2208      	movs	r2, #8
 800cb18:	18ba      	adds	r2, r7, r2
 800cb1a:	0010      	movs	r0, r2
 800cb1c:	4798      	blx	r3
 800cb1e:	0003      	movs	r3, r0
 800cb20:	60fb      	str	r3, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cb22:	e03a      	b.n	800cb9a <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 800cb24:	683a      	ldr	r2, [r7, #0]
 800cb26:	687b      	ldr	r3, [r7, #4]
 800cb28:	0011      	movs	r1, r2
 800cb2a:	0018      	movs	r0, r3
 800cb2c:	f000 fa4b 	bl	800cfc6 <USBD_CtlError>
        err++;
 800cb30:	210b      	movs	r1, #11
 800cb32:	187b      	adds	r3, r7, r1
 800cb34:	781a      	ldrb	r2, [r3, #0]
 800cb36:	187b      	adds	r3, r7, r1
 800cb38:	3201      	adds	r2, #1
 800cb3a:	701a      	strb	r2, [r3, #0]
      break;
 800cb3c:	e02d      	b.n	800cb9a <USBD_GetDescriptor+0x2fa>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	7c1b      	ldrb	r3, [r3, #16]
 800cb42:	2b00      	cmp	r3, #0
 800cb44:	d10f      	bne.n	800cb66 <USBD_GetDescriptor+0x2c6>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800cb46:	687a      	ldr	r2, [r7, #4]
 800cb48:	23ad      	movs	r3, #173	@ 0xad
 800cb4a:	009b      	lsls	r3, r3, #2
 800cb4c:	58d3      	ldr	r3, [r2, r3]
 800cb4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cb50:	2208      	movs	r2, #8
 800cb52:	18ba      	adds	r2, r7, r2
 800cb54:	0010      	movs	r0, r2
 800cb56:	4798      	blx	r3
 800cb58:	0003      	movs	r3, r0
 800cb5a:	60fb      	str	r3, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	3301      	adds	r3, #1
 800cb60:	2207      	movs	r2, #7
 800cb62:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800cb64:	e019      	b.n	800cb9a <USBD_GetDescriptor+0x2fa>
        USBD_CtlError(pdev, req);
 800cb66:	683a      	ldr	r2, [r7, #0]
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	0011      	movs	r1, r2
 800cb6c:	0018      	movs	r0, r3
 800cb6e:	f000 fa2a 	bl	800cfc6 <USBD_CtlError>
        err++;
 800cb72:	210b      	movs	r1, #11
 800cb74:	187b      	adds	r3, r7, r1
 800cb76:	781a      	ldrb	r2, [r3, #0]
 800cb78:	187b      	adds	r3, r7, r1
 800cb7a:	3201      	adds	r2, #1
 800cb7c:	701a      	strb	r2, [r3, #0]
      break;
 800cb7e:	e00c      	b.n	800cb9a <USBD_GetDescriptor+0x2fa>

    default:
      USBD_CtlError(pdev, req);
 800cb80:	683a      	ldr	r2, [r7, #0]
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	0011      	movs	r1, r2
 800cb86:	0018      	movs	r0, r3
 800cb88:	f000 fa1d 	bl	800cfc6 <USBD_CtlError>
      err++;
 800cb8c:	210b      	movs	r1, #11
 800cb8e:	187b      	adds	r3, r7, r1
 800cb90:	781a      	ldrb	r2, [r3, #0]
 800cb92:	187b      	adds	r3, r7, r1
 800cb94:	3201      	adds	r2, #1
 800cb96:	701a      	strb	r2, [r3, #0]
      break;
 800cb98:	46c0      	nop			@ (mov r8, r8)
  }

  if (err != 0U)
 800cb9a:	230b      	movs	r3, #11
 800cb9c:	18fb      	adds	r3, r7, r3
 800cb9e:	781b      	ldrb	r3, [r3, #0]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d127      	bne.n	800cbf4 <USBD_GetDescriptor+0x354>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800cba4:	2108      	movs	r1, #8
 800cba6:	187b      	adds	r3, r7, r1
 800cba8:	881b      	ldrh	r3, [r3, #0]
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d019      	beq.n	800cbe2 <USBD_GetDescriptor+0x342>
 800cbae:	683b      	ldr	r3, [r7, #0]
 800cbb0:	88db      	ldrh	r3, [r3, #6]
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	d015      	beq.n	800cbe2 <USBD_GetDescriptor+0x342>
    {
      len = MIN(len, req->wLength);
 800cbb6:	683b      	ldr	r3, [r7, #0]
 800cbb8:	88da      	ldrh	r2, [r3, #6]
 800cbba:	187b      	adds	r3, r7, r1
 800cbbc:	881b      	ldrh	r3, [r3, #0]
 800cbbe:	1c18      	adds	r0, r3, #0
 800cbc0:	1c11      	adds	r1, r2, #0
 800cbc2:	b28a      	uxth	r2, r1
 800cbc4:	b283      	uxth	r3, r0
 800cbc6:	429a      	cmp	r2, r3
 800cbc8:	d900      	bls.n	800cbcc <USBD_GetDescriptor+0x32c>
 800cbca:	1c01      	adds	r1, r0, #0
 800cbcc:	b28a      	uxth	r2, r1
 800cbce:	2108      	movs	r1, #8
 800cbd0:	187b      	adds	r3, r7, r1
 800cbd2:	801a      	strh	r2, [r3, #0]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800cbd4:	187b      	adds	r3, r7, r1
 800cbd6:	881a      	ldrh	r2, [r3, #0]
 800cbd8:	68f9      	ldr	r1, [r7, #12]
 800cbda:	687b      	ldr	r3, [r7, #4]
 800cbdc:	0018      	movs	r0, r3
 800cbde:	f000 fa70 	bl	800d0c2 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800cbe2:	683b      	ldr	r3, [r7, #0]
 800cbe4:	88db      	ldrh	r3, [r3, #6]
 800cbe6:	2b00      	cmp	r3, #0
 800cbe8:	d105      	bne.n	800cbf6 <USBD_GetDescriptor+0x356>
    {
      (void)USBD_CtlSendStatus(pdev);
 800cbea:	687b      	ldr	r3, [r7, #4]
 800cbec:	0018      	movs	r0, r3
 800cbee:	f000 fad2 	bl	800d196 <USBD_CtlSendStatus>
 800cbf2:	e000      	b.n	800cbf6 <USBD_GetDescriptor+0x356>
    return;
 800cbf4:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 800cbf6:	46bd      	mov	sp, r7
 800cbf8:	b004      	add	sp, #16
 800cbfa:	bd80      	pop	{r7, pc}
 800cbfc:	08011c88 	.word	0x08011c88
 800cc00:	08011ca8 	.word	0x08011ca8

0800cc04 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800cc04:	b590      	push	{r4, r7, lr}
 800cc06:	b085      	sub	sp, #20
 800cc08:	af00      	add	r7, sp, #0
 800cc0a:	6078      	str	r0, [r7, #4]
 800cc0c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800cc0e:	683b      	ldr	r3, [r7, #0]
 800cc10:	889b      	ldrh	r3, [r3, #4]
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d13d      	bne.n	800cc92 <USBD_SetAddress+0x8e>
 800cc16:	683b      	ldr	r3, [r7, #0]
 800cc18:	88db      	ldrh	r3, [r3, #6]
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d139      	bne.n	800cc92 <USBD_SetAddress+0x8e>
 800cc1e:	683b      	ldr	r3, [r7, #0]
 800cc20:	885b      	ldrh	r3, [r3, #2]
 800cc22:	2b7f      	cmp	r3, #127	@ 0x7f
 800cc24:	d835      	bhi.n	800cc92 <USBD_SetAddress+0x8e>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800cc26:	683b      	ldr	r3, [r7, #0]
 800cc28:	885b      	ldrh	r3, [r3, #2]
 800cc2a:	b2da      	uxtb	r2, r3
 800cc2c:	230f      	movs	r3, #15
 800cc2e:	18fb      	adds	r3, r7, r3
 800cc30:	217f      	movs	r1, #127	@ 0x7f
 800cc32:	400a      	ands	r2, r1
 800cc34:	701a      	strb	r2, [r3, #0]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc36:	687a      	ldr	r2, [r7, #4]
 800cc38:	23a7      	movs	r3, #167	@ 0xa7
 800cc3a:	009b      	lsls	r3, r3, #2
 800cc3c:	5cd3      	ldrb	r3, [r2, r3]
 800cc3e:	2b03      	cmp	r3, #3
 800cc40:	d106      	bne.n	800cc50 <USBD_SetAddress+0x4c>
    {
      USBD_CtlError(pdev, req);
 800cc42:	683a      	ldr	r2, [r7, #0]
 800cc44:	687b      	ldr	r3, [r7, #4]
 800cc46:	0011      	movs	r1, r2
 800cc48:	0018      	movs	r0, r3
 800cc4a:	f000 f9bc 	bl	800cfc6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc4e:	e027      	b.n	800cca0 <USBD_SetAddress+0x9c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	240f      	movs	r4, #15
 800cc54:	193a      	adds	r2, r7, r4
 800cc56:	4914      	ldr	r1, [pc, #80]	@ (800cca8 <USBD_SetAddress+0xa4>)
 800cc58:	7812      	ldrb	r2, [r2, #0]
 800cc5a:	545a      	strb	r2, [r3, r1]
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800cc5c:	193b      	adds	r3, r7, r4
 800cc5e:	781a      	ldrb	r2, [r3, #0]
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	0011      	movs	r1, r2
 800cc64:	0018      	movs	r0, r3
 800cc66:	f000 fefc 	bl	800da62 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800cc6a:	687b      	ldr	r3, [r7, #4]
 800cc6c:	0018      	movs	r0, r3
 800cc6e:	f000 fa92 	bl	800d196 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800cc72:	193b      	adds	r3, r7, r4
 800cc74:	781b      	ldrb	r3, [r3, #0]
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d005      	beq.n	800cc86 <USBD_SetAddress+0x82>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cc7a:	687a      	ldr	r2, [r7, #4]
 800cc7c:	23a7      	movs	r3, #167	@ 0xa7
 800cc7e:	009b      	lsls	r3, r3, #2
 800cc80:	2102      	movs	r1, #2
 800cc82:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc84:	e00c      	b.n	800cca0 <USBD_SetAddress+0x9c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800cc86:	687a      	ldr	r2, [r7, #4]
 800cc88:	23a7      	movs	r3, #167	@ 0xa7
 800cc8a:	009b      	lsls	r3, r3, #2
 800cc8c:	2101      	movs	r1, #1
 800cc8e:	54d1      	strb	r1, [r2, r3]
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cc90:	e006      	b.n	800cca0 <USBD_SetAddress+0x9c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800cc92:	683a      	ldr	r2, [r7, #0]
 800cc94:	687b      	ldr	r3, [r7, #4]
 800cc96:	0011      	movs	r1, r2
 800cc98:	0018      	movs	r0, r3
 800cc9a:	f000 f994 	bl	800cfc6 <USBD_CtlError>
  }
}
 800cc9e:	46c0      	nop			@ (mov r8, r8)
 800cca0:	46c0      	nop			@ (mov r8, r8)
 800cca2:	46bd      	mov	sp, r7
 800cca4:	b005      	add	sp, #20
 800cca6:	bd90      	pop	{r4, r7, pc}
 800cca8:	0000029e 	.word	0x0000029e

0800ccac <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ccac:	b580      	push	{r7, lr}
 800ccae:	b082      	sub	sp, #8
 800ccb0:	af00      	add	r7, sp, #0
 800ccb2:	6078      	str	r0, [r7, #4]
 800ccb4:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ccb6:	683b      	ldr	r3, [r7, #0]
 800ccb8:	885b      	ldrh	r3, [r3, #2]
 800ccba:	b2da      	uxtb	r2, r3
 800ccbc:	4b4c      	ldr	r3, [pc, #304]	@ (800cdf0 <USBD_SetConfig+0x144>)
 800ccbe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ccc0:	4b4b      	ldr	r3, [pc, #300]	@ (800cdf0 <USBD_SetConfig+0x144>)
 800ccc2:	781b      	ldrb	r3, [r3, #0]
 800ccc4:	2b01      	cmp	r3, #1
 800ccc6:	d906      	bls.n	800ccd6 <USBD_SetConfig+0x2a>
  {
    USBD_CtlError(pdev, req);
 800ccc8:	683a      	ldr	r2, [r7, #0]
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	0011      	movs	r1, r2
 800ccce:	0018      	movs	r0, r3
 800ccd0:	f000 f979 	bl	800cfc6 <USBD_CtlError>
 800ccd4:	e088      	b.n	800cde8 <USBD_SetConfig+0x13c>
  }
  else
  {
    switch (pdev->dev_state)
 800ccd6:	687a      	ldr	r2, [r7, #4]
 800ccd8:	23a7      	movs	r3, #167	@ 0xa7
 800ccda:	009b      	lsls	r3, r3, #2
 800ccdc:	5cd3      	ldrb	r3, [r2, r3]
 800ccde:	2b02      	cmp	r3, #2
 800cce0:	d002      	beq.n	800cce8 <USBD_SetConfig+0x3c>
 800cce2:	2b03      	cmp	r3, #3
 800cce4:	d029      	beq.n	800cd3a <USBD_SetConfig+0x8e>
 800cce6:	e071      	b.n	800cdcc <USBD_SetConfig+0x120>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800cce8:	4b41      	ldr	r3, [pc, #260]	@ (800cdf0 <USBD_SetConfig+0x144>)
 800ccea:	781b      	ldrb	r3, [r3, #0]
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d01f      	beq.n	800cd30 <USBD_SetConfig+0x84>
        {
          pdev->dev_config = cfgidx;
 800ccf0:	4b3f      	ldr	r3, [pc, #252]	@ (800cdf0 <USBD_SetConfig+0x144>)
 800ccf2:	781b      	ldrb	r3, [r3, #0]
 800ccf4:	001a      	movs	r2, r3
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ccfa:	687a      	ldr	r2, [r7, #4]
 800ccfc:	23a7      	movs	r3, #167	@ 0xa7
 800ccfe:	009b      	lsls	r3, r3, #2
 800cd00:	2103      	movs	r1, #3
 800cd02:	54d1      	strb	r1, [r2, r3]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800cd04:	4b3a      	ldr	r3, [pc, #232]	@ (800cdf0 <USBD_SetConfig+0x144>)
 800cd06:	781a      	ldrb	r2, [r3, #0]
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	0011      	movs	r1, r2
 800cd0c:	0018      	movs	r0, r3
 800cd0e:	f7ff f8c6 	bl	800be9e <USBD_SetClassConfig>
 800cd12:	0003      	movs	r3, r0
 800cd14:	2b02      	cmp	r3, #2
 800cd16:	d106      	bne.n	800cd26 <USBD_SetConfig+0x7a>
          {
            USBD_CtlError(pdev, req);
 800cd18:	683a      	ldr	r2, [r7, #0]
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	0011      	movs	r1, r2
 800cd1e:	0018      	movs	r0, r3
 800cd20:	f000 f951 	bl	800cfc6 <USBD_CtlError>
            return;
 800cd24:	e060      	b.n	800cde8 <USBD_SetConfig+0x13c>
          }
          USBD_CtlSendStatus(pdev);
 800cd26:	687b      	ldr	r3, [r7, #4]
 800cd28:	0018      	movs	r0, r3
 800cd2a:	f000 fa34 	bl	800d196 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800cd2e:	e05b      	b.n	800cde8 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800cd30:	687b      	ldr	r3, [r7, #4]
 800cd32:	0018      	movs	r0, r3
 800cd34:	f000 fa2f 	bl	800d196 <USBD_CtlSendStatus>
        break;
 800cd38:	e056      	b.n	800cde8 <USBD_SetConfig+0x13c>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800cd3a:	4b2d      	ldr	r3, [pc, #180]	@ (800cdf0 <USBD_SetConfig+0x144>)
 800cd3c:	781b      	ldrb	r3, [r3, #0]
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d115      	bne.n	800cd6e <USBD_SetConfig+0xc2>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800cd42:	687a      	ldr	r2, [r7, #4]
 800cd44:	23a7      	movs	r3, #167	@ 0xa7
 800cd46:	009b      	lsls	r3, r3, #2
 800cd48:	2102      	movs	r1, #2
 800cd4a:	54d1      	strb	r1, [r2, r3]
          pdev->dev_config = cfgidx;
 800cd4c:	4b28      	ldr	r3, [pc, #160]	@ (800cdf0 <USBD_SetConfig+0x144>)
 800cd4e:	781b      	ldrb	r3, [r3, #0]
 800cd50:	001a      	movs	r2, r3
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800cd56:	4b26      	ldr	r3, [pc, #152]	@ (800cdf0 <USBD_SetConfig+0x144>)
 800cd58:	781a      	ldrb	r2, [r3, #0]
 800cd5a:	687b      	ldr	r3, [r7, #4]
 800cd5c:	0011      	movs	r1, r2
 800cd5e:	0018      	movs	r0, r3
 800cd60:	f7ff f8c4 	bl	800beec <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	0018      	movs	r0, r3
 800cd68:	f000 fa15 	bl	800d196 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800cd6c:	e03c      	b.n	800cde8 <USBD_SetConfig+0x13c>
        else if (cfgidx != pdev->dev_config)
 800cd6e:	4b20      	ldr	r3, [pc, #128]	@ (800cdf0 <USBD_SetConfig+0x144>)
 800cd70:	781b      	ldrb	r3, [r3, #0]
 800cd72:	001a      	movs	r2, r3
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	685b      	ldr	r3, [r3, #4]
 800cd78:	429a      	cmp	r2, r3
 800cd7a:	d022      	beq.n	800cdc2 <USBD_SetConfig+0x116>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	685b      	ldr	r3, [r3, #4]
 800cd80:	b2da      	uxtb	r2, r3
 800cd82:	687b      	ldr	r3, [r7, #4]
 800cd84:	0011      	movs	r1, r2
 800cd86:	0018      	movs	r0, r3
 800cd88:	f7ff f8b0 	bl	800beec <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800cd8c:	4b18      	ldr	r3, [pc, #96]	@ (800cdf0 <USBD_SetConfig+0x144>)
 800cd8e:	781b      	ldrb	r3, [r3, #0]
 800cd90:	001a      	movs	r2, r3
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800cd96:	4b16      	ldr	r3, [pc, #88]	@ (800cdf0 <USBD_SetConfig+0x144>)
 800cd98:	781a      	ldrb	r2, [r3, #0]
 800cd9a:	687b      	ldr	r3, [r7, #4]
 800cd9c:	0011      	movs	r1, r2
 800cd9e:	0018      	movs	r0, r3
 800cda0:	f7ff f87d 	bl	800be9e <USBD_SetClassConfig>
 800cda4:	0003      	movs	r3, r0
 800cda6:	2b02      	cmp	r3, #2
 800cda8:	d106      	bne.n	800cdb8 <USBD_SetConfig+0x10c>
            USBD_CtlError(pdev, req);
 800cdaa:	683a      	ldr	r2, [r7, #0]
 800cdac:	687b      	ldr	r3, [r7, #4]
 800cdae:	0011      	movs	r1, r2
 800cdb0:	0018      	movs	r0, r3
 800cdb2:	f000 f908 	bl	800cfc6 <USBD_CtlError>
            return;
 800cdb6:	e017      	b.n	800cde8 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	0018      	movs	r0, r3
 800cdbc:	f000 f9eb 	bl	800d196 <USBD_CtlSendStatus>
        break;
 800cdc0:	e012      	b.n	800cde8 <USBD_SetConfig+0x13c>
          USBD_CtlSendStatus(pdev);
 800cdc2:	687b      	ldr	r3, [r7, #4]
 800cdc4:	0018      	movs	r0, r3
 800cdc6:	f000 f9e6 	bl	800d196 <USBD_CtlSendStatus>
        break;
 800cdca:	e00d      	b.n	800cde8 <USBD_SetConfig+0x13c>

      default:
        USBD_CtlError(pdev, req);
 800cdcc:	683a      	ldr	r2, [r7, #0]
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	0011      	movs	r1, r2
 800cdd2:	0018      	movs	r0, r3
 800cdd4:	f000 f8f7 	bl	800cfc6 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800cdd8:	4b05      	ldr	r3, [pc, #20]	@ (800cdf0 <USBD_SetConfig+0x144>)
 800cdda:	781a      	ldrb	r2, [r3, #0]
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	0011      	movs	r1, r2
 800cde0:	0018      	movs	r0, r3
 800cde2:	f7ff f883 	bl	800beec <USBD_ClrClassConfig>
        break;
 800cde6:	46c0      	nop			@ (mov r8, r8)
    }
  }
}
 800cde8:	46bd      	mov	sp, r7
 800cdea:	b002      	add	sp, #8
 800cdec:	bd80      	pop	{r7, pc}
 800cdee:	46c0      	nop			@ (mov r8, r8)
 800cdf0:	20000a6c 	.word	0x20000a6c

0800cdf4 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cdf4:	b580      	push	{r7, lr}
 800cdf6:	b082      	sub	sp, #8
 800cdf8:	af00      	add	r7, sp, #0
 800cdfa:	6078      	str	r0, [r7, #4]
 800cdfc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800cdfe:	683b      	ldr	r3, [r7, #0]
 800ce00:	88db      	ldrh	r3, [r3, #6]
 800ce02:	2b01      	cmp	r3, #1
 800ce04:	d006      	beq.n	800ce14 <USBD_GetConfig+0x20>
  {
    USBD_CtlError(pdev, req);
 800ce06:	683a      	ldr	r2, [r7, #0]
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	0011      	movs	r1, r2
 800ce0c:	0018      	movs	r0, r3
 800ce0e:	f000 f8da 	bl	800cfc6 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ce12:	e026      	b.n	800ce62 <USBD_GetConfig+0x6e>
    switch (pdev->dev_state)
 800ce14:	687a      	ldr	r2, [r7, #4]
 800ce16:	23a7      	movs	r3, #167	@ 0xa7
 800ce18:	009b      	lsls	r3, r3, #2
 800ce1a:	5cd3      	ldrb	r3, [r2, r3]
 800ce1c:	2b02      	cmp	r3, #2
 800ce1e:	dc02      	bgt.n	800ce26 <USBD_GetConfig+0x32>
 800ce20:	2b00      	cmp	r3, #0
 800ce22:	dc03      	bgt.n	800ce2c <USBD_GetConfig+0x38>
 800ce24:	e016      	b.n	800ce54 <USBD_GetConfig+0x60>
 800ce26:	2b03      	cmp	r3, #3
 800ce28:	d00c      	beq.n	800ce44 <USBD_GetConfig+0x50>
 800ce2a:	e013      	b.n	800ce54 <USBD_GetConfig+0x60>
        pdev->dev_default_config = 0U;
 800ce2c:	687b      	ldr	r3, [r7, #4]
 800ce2e:	2200      	movs	r2, #0
 800ce30:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	3308      	adds	r3, #8
 800ce36:	0019      	movs	r1, r3
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	2201      	movs	r2, #1
 800ce3c:	0018      	movs	r0, r3
 800ce3e:	f000 f940 	bl	800d0c2 <USBD_CtlSendData>
        break;
 800ce42:	e00e      	b.n	800ce62 <USBD_GetConfig+0x6e>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	1d19      	adds	r1, r3, #4
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	2201      	movs	r2, #1
 800ce4c:	0018      	movs	r0, r3
 800ce4e:	f000 f938 	bl	800d0c2 <USBD_CtlSendData>
        break;
 800ce52:	e006      	b.n	800ce62 <USBD_GetConfig+0x6e>
        USBD_CtlError(pdev, req);
 800ce54:	683a      	ldr	r2, [r7, #0]
 800ce56:	687b      	ldr	r3, [r7, #4]
 800ce58:	0011      	movs	r1, r2
 800ce5a:	0018      	movs	r0, r3
 800ce5c:	f000 f8b3 	bl	800cfc6 <USBD_CtlError>
        break;
 800ce60:	46c0      	nop			@ (mov r8, r8)
}
 800ce62:	46c0      	nop			@ (mov r8, r8)
 800ce64:	46bd      	mov	sp, r7
 800ce66:	b002      	add	sp, #8
 800ce68:	bd80      	pop	{r7, pc}

0800ce6a <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce6a:	b580      	push	{r7, lr}
 800ce6c:	b082      	sub	sp, #8
 800ce6e:	af00      	add	r7, sp, #0
 800ce70:	6078      	str	r0, [r7, #4]
 800ce72:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ce74:	687a      	ldr	r2, [r7, #4]
 800ce76:	23a7      	movs	r3, #167	@ 0xa7
 800ce78:	009b      	lsls	r3, r3, #2
 800ce7a:	5cd3      	ldrb	r3, [r2, r3]
 800ce7c:	3b01      	subs	r3, #1
 800ce7e:	2b02      	cmp	r3, #2
 800ce80:	d822      	bhi.n	800cec8 <USBD_GetStatus+0x5e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ce82:	683b      	ldr	r3, [r7, #0]
 800ce84:	88db      	ldrh	r3, [r3, #6]
 800ce86:	2b02      	cmp	r3, #2
 800ce88:	d006      	beq.n	800ce98 <USBD_GetStatus+0x2e>
      {
        USBD_CtlError(pdev, req);
 800ce8a:	683a      	ldr	r2, [r7, #0]
 800ce8c:	687b      	ldr	r3, [r7, #4]
 800ce8e:	0011      	movs	r1, r2
 800ce90:	0018      	movs	r0, r3
 800ce92:	f000 f898 	bl	800cfc6 <USBD_CtlError>
        break;
 800ce96:	e01e      	b.n	800ced6 <USBD_GetStatus+0x6c>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ce98:	687b      	ldr	r3, [r7, #4]
 800ce9a:	2201      	movs	r2, #1
 800ce9c:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800ce9e:	687a      	ldr	r2, [r7, #4]
 800cea0:	23a9      	movs	r3, #169	@ 0xa9
 800cea2:	009b      	lsls	r3, r3, #2
 800cea4:	58d3      	ldr	r3, [r2, r3]
 800cea6:	2b00      	cmp	r3, #0
 800cea8:	d005      	beq.n	800ceb6 <USBD_GetStatus+0x4c>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	68db      	ldr	r3, [r3, #12]
 800ceae:	2202      	movs	r2, #2
 800ceb0:	431a      	orrs	r2, r3
 800ceb2:	687b      	ldr	r3, [r7, #4]
 800ceb4:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800ceb6:	687b      	ldr	r3, [r7, #4]
 800ceb8:	330c      	adds	r3, #12
 800ceba:	0019      	movs	r1, r3
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	2202      	movs	r2, #2
 800cec0:	0018      	movs	r0, r3
 800cec2:	f000 f8fe 	bl	800d0c2 <USBD_CtlSendData>
      break;
 800cec6:	e006      	b.n	800ced6 <USBD_GetStatus+0x6c>

    default:
      USBD_CtlError(pdev, req);
 800cec8:	683a      	ldr	r2, [r7, #0]
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	0011      	movs	r1, r2
 800cece:	0018      	movs	r0, r3
 800ced0:	f000 f879 	bl	800cfc6 <USBD_CtlError>
      break;
 800ced4:	46c0      	nop			@ (mov r8, r8)
  }
}
 800ced6:	46c0      	nop			@ (mov r8, r8)
 800ced8:	46bd      	mov	sp, r7
 800ceda:	b002      	add	sp, #8
 800cedc:	bd80      	pop	{r7, pc}

0800cede <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800cede:	b580      	push	{r7, lr}
 800cee0:	b082      	sub	sp, #8
 800cee2:	af00      	add	r7, sp, #0
 800cee4:	6078      	str	r0, [r7, #4]
 800cee6:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cee8:	683b      	ldr	r3, [r7, #0]
 800ceea:	885b      	ldrh	r3, [r3, #2]
 800ceec:	2b01      	cmp	r3, #1
 800ceee:	d108      	bne.n	800cf02 <USBD_SetFeature+0x24>
  {
    pdev->dev_remote_wakeup = 1U;
 800cef0:	687a      	ldr	r2, [r7, #4]
 800cef2:	23a9      	movs	r3, #169	@ 0xa9
 800cef4:	009b      	lsls	r3, r3, #2
 800cef6:	2101      	movs	r1, #1
 800cef8:	50d1      	str	r1, [r2, r3]
    USBD_CtlSendStatus(pdev);
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	0018      	movs	r0, r3
 800cefe:	f000 f94a 	bl	800d196 <USBD_CtlSendStatus>
  }
}
 800cf02:	46c0      	nop			@ (mov r8, r8)
 800cf04:	46bd      	mov	sp, r7
 800cf06:	b002      	add	sp, #8
 800cf08:	bd80      	pop	{r7, pc}

0800cf0a <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800cf0a:	b580      	push	{r7, lr}
 800cf0c:	b082      	sub	sp, #8
 800cf0e:	af00      	add	r7, sp, #0
 800cf10:	6078      	str	r0, [r7, #4]
 800cf12:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cf14:	687a      	ldr	r2, [r7, #4]
 800cf16:	23a7      	movs	r3, #167	@ 0xa7
 800cf18:	009b      	lsls	r3, r3, #2
 800cf1a:	5cd3      	ldrb	r3, [r2, r3]
 800cf1c:	3b01      	subs	r3, #1
 800cf1e:	2b02      	cmp	r3, #2
 800cf20:	d80d      	bhi.n	800cf3e <USBD_ClrFeature+0x34>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cf22:	683b      	ldr	r3, [r7, #0]
 800cf24:	885b      	ldrh	r3, [r3, #2]
 800cf26:	2b01      	cmp	r3, #1
 800cf28:	d110      	bne.n	800cf4c <USBD_ClrFeature+0x42>
      {
        pdev->dev_remote_wakeup = 0U;
 800cf2a:	687a      	ldr	r2, [r7, #4]
 800cf2c:	23a9      	movs	r3, #169	@ 0xa9
 800cf2e:	009b      	lsls	r3, r3, #2
 800cf30:	2100      	movs	r1, #0
 800cf32:	50d1      	str	r1, [r2, r3]
        USBD_CtlSendStatus(pdev);
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	0018      	movs	r0, r3
 800cf38:	f000 f92d 	bl	800d196 <USBD_CtlSendStatus>
      }
      break;
 800cf3c:	e006      	b.n	800cf4c <USBD_ClrFeature+0x42>

    default:
      USBD_CtlError(pdev, req);
 800cf3e:	683a      	ldr	r2, [r7, #0]
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	0011      	movs	r1, r2
 800cf44:	0018      	movs	r0, r3
 800cf46:	f000 f83e 	bl	800cfc6 <USBD_CtlError>
      break;
 800cf4a:	e000      	b.n	800cf4e <USBD_ClrFeature+0x44>
      break;
 800cf4c:	46c0      	nop			@ (mov r8, r8)
  }
}
 800cf4e:	46c0      	nop			@ (mov r8, r8)
 800cf50:	46bd      	mov	sp, r7
 800cf52:	b002      	add	sp, #8
 800cf54:	bd80      	pop	{r7, pc}

0800cf56 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800cf56:	b580      	push	{r7, lr}
 800cf58:	b082      	sub	sp, #8
 800cf5a:	af00      	add	r7, sp, #0
 800cf5c:	6078      	str	r0, [r7, #4]
 800cf5e:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800cf60:	683b      	ldr	r3, [r7, #0]
 800cf62:	781a      	ldrb	r2, [r3, #0]
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	785a      	ldrb	r2, [r3, #1]
 800cf6c:	687b      	ldr	r3, [r7, #4]
 800cf6e:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800cf70:	683b      	ldr	r3, [r7, #0]
 800cf72:	3302      	adds	r3, #2
 800cf74:	781b      	ldrb	r3, [r3, #0]
 800cf76:	001a      	movs	r2, r3
 800cf78:	683b      	ldr	r3, [r7, #0]
 800cf7a:	3303      	adds	r3, #3
 800cf7c:	781b      	ldrb	r3, [r3, #0]
 800cf7e:	021b      	lsls	r3, r3, #8
 800cf80:	b29b      	uxth	r3, r3
 800cf82:	18d3      	adds	r3, r2, r3
 800cf84:	b29a      	uxth	r2, r3
 800cf86:	687b      	ldr	r3, [r7, #4]
 800cf88:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800cf8a:	683b      	ldr	r3, [r7, #0]
 800cf8c:	3304      	adds	r3, #4
 800cf8e:	781b      	ldrb	r3, [r3, #0]
 800cf90:	001a      	movs	r2, r3
 800cf92:	683b      	ldr	r3, [r7, #0]
 800cf94:	3305      	adds	r3, #5
 800cf96:	781b      	ldrb	r3, [r3, #0]
 800cf98:	021b      	lsls	r3, r3, #8
 800cf9a:	b29b      	uxth	r3, r3
 800cf9c:	18d3      	adds	r3, r2, r3
 800cf9e:	b29a      	uxth	r2, r3
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800cfa4:	683b      	ldr	r3, [r7, #0]
 800cfa6:	3306      	adds	r3, #6
 800cfa8:	781b      	ldrb	r3, [r3, #0]
 800cfaa:	001a      	movs	r2, r3
 800cfac:	683b      	ldr	r3, [r7, #0]
 800cfae:	3307      	adds	r3, #7
 800cfb0:	781b      	ldrb	r3, [r3, #0]
 800cfb2:	021b      	lsls	r3, r3, #8
 800cfb4:	b29b      	uxth	r3, r3
 800cfb6:	18d3      	adds	r3, r2, r3
 800cfb8:	b29a      	uxth	r2, r3
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	80da      	strh	r2, [r3, #6]

}
 800cfbe:	46c0      	nop			@ (mov r8, r8)
 800cfc0:	46bd      	mov	sp, r7
 800cfc2:	b002      	add	sp, #8
 800cfc4:	bd80      	pop	{r7, pc}

0800cfc6 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800cfc6:	b580      	push	{r7, lr}
 800cfc8:	b082      	sub	sp, #8
 800cfca:	af00      	add	r7, sp, #0
 800cfcc:	6078      	str	r0, [r7, #4]
 800cfce:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	2180      	movs	r1, #128	@ 0x80
 800cfd4:	0018      	movs	r0, r3
 800cfd6:	f000 fcbe 	bl	800d956 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	2100      	movs	r1, #0
 800cfde:	0018      	movs	r0, r3
 800cfe0:	f000 fcb9 	bl	800d956 <USBD_LL_StallEP>
}
 800cfe4:	46c0      	nop			@ (mov r8, r8)
 800cfe6:	46bd      	mov	sp, r7
 800cfe8:	b002      	add	sp, #8
 800cfea:	bd80      	pop	{r7, pc}

0800cfec <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800cfec:	b590      	push	{r4, r7, lr}
 800cfee:	b087      	sub	sp, #28
 800cff0:	af00      	add	r7, sp, #0
 800cff2:	60f8      	str	r0, [r7, #12]
 800cff4:	60b9      	str	r1, [r7, #8]
 800cff6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800cff8:	2417      	movs	r4, #23
 800cffa:	193b      	adds	r3, r7, r4
 800cffc:	2200      	movs	r2, #0
 800cffe:	701a      	strb	r2, [r3, #0]

  if (desc != NULL)
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	2b00      	cmp	r3, #0
 800d004:	d03c      	beq.n	800d080 <USBD_GetString+0x94>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800d006:	68fb      	ldr	r3, [r7, #12]
 800d008:	0018      	movs	r0, r3
 800d00a:	f000 f83d 	bl	800d088 <USBD_GetLen>
 800d00e:	0003      	movs	r3, r0
 800d010:	3301      	adds	r3, #1
 800d012:	b29b      	uxth	r3, r3
 800d014:	18db      	adds	r3, r3, r3
 800d016:	b29a      	uxth	r2, r3
 800d018:	687b      	ldr	r3, [r7, #4]
 800d01a:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800d01c:	193b      	adds	r3, r7, r4
 800d01e:	781b      	ldrb	r3, [r3, #0]
 800d020:	193a      	adds	r2, r7, r4
 800d022:	1c59      	adds	r1, r3, #1
 800d024:	7011      	strb	r1, [r2, #0]
 800d026:	001a      	movs	r2, r3
 800d028:	68bb      	ldr	r3, [r7, #8]
 800d02a:	189b      	adds	r3, r3, r2
 800d02c:	687a      	ldr	r2, [r7, #4]
 800d02e:	7812      	ldrb	r2, [r2, #0]
 800d030:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800d032:	193b      	adds	r3, r7, r4
 800d034:	781b      	ldrb	r3, [r3, #0]
 800d036:	193a      	adds	r2, r7, r4
 800d038:	1c59      	adds	r1, r3, #1
 800d03a:	7011      	strb	r1, [r2, #0]
 800d03c:	001a      	movs	r2, r3
 800d03e:	68bb      	ldr	r3, [r7, #8]
 800d040:	189b      	adds	r3, r3, r2
 800d042:	2203      	movs	r2, #3
 800d044:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800d046:	e017      	b.n	800d078 <USBD_GetString+0x8c>
    {
      unicode[idx++] = *desc++;
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	1c5a      	adds	r2, r3, #1
 800d04c:	60fa      	str	r2, [r7, #12]
 800d04e:	2417      	movs	r4, #23
 800d050:	193a      	adds	r2, r7, r4
 800d052:	7812      	ldrb	r2, [r2, #0]
 800d054:	1939      	adds	r1, r7, r4
 800d056:	1c50      	adds	r0, r2, #1
 800d058:	7008      	strb	r0, [r1, #0]
 800d05a:	0011      	movs	r1, r2
 800d05c:	68ba      	ldr	r2, [r7, #8]
 800d05e:	1852      	adds	r2, r2, r1
 800d060:	781b      	ldrb	r3, [r3, #0]
 800d062:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800d064:	193b      	adds	r3, r7, r4
 800d066:	781b      	ldrb	r3, [r3, #0]
 800d068:	193a      	adds	r2, r7, r4
 800d06a:	1c59      	adds	r1, r3, #1
 800d06c:	7011      	strb	r1, [r2, #0]
 800d06e:	001a      	movs	r2, r3
 800d070:	68bb      	ldr	r3, [r7, #8]
 800d072:	189b      	adds	r3, r3, r2
 800d074:	2200      	movs	r2, #0
 800d076:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800d078:	68fb      	ldr	r3, [r7, #12]
 800d07a:	781b      	ldrb	r3, [r3, #0]
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	d1e3      	bne.n	800d048 <USBD_GetString+0x5c>
    }
  }
}
 800d080:	46c0      	nop			@ (mov r8, r8)
 800d082:	46bd      	mov	sp, r7
 800d084:	b007      	add	sp, #28
 800d086:	bd90      	pop	{r4, r7, pc}

0800d088 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d088:	b580      	push	{r7, lr}
 800d08a:	b084      	sub	sp, #16
 800d08c:	af00      	add	r7, sp, #0
 800d08e:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d090:	230f      	movs	r3, #15
 800d092:	18fb      	adds	r3, r7, r3
 800d094:	2200      	movs	r2, #0
 800d096:	701a      	strb	r2, [r3, #0]

  while (*buf != '\0')
 800d098:	e008      	b.n	800d0ac <USBD_GetLen+0x24>
  {
    len++;
 800d09a:	210f      	movs	r1, #15
 800d09c:	187b      	adds	r3, r7, r1
 800d09e:	781a      	ldrb	r2, [r3, #0]
 800d0a0:	187b      	adds	r3, r7, r1
 800d0a2:	3201      	adds	r2, #1
 800d0a4:	701a      	strb	r2, [r3, #0]
    buf++;
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	3301      	adds	r3, #1
 800d0aa:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	781b      	ldrb	r3, [r3, #0]
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d1f2      	bne.n	800d09a <USBD_GetLen+0x12>
  }

  return len;
 800d0b4:	230f      	movs	r3, #15
 800d0b6:	18fb      	adds	r3, r7, r3
 800d0b8:	781b      	ldrb	r3, [r3, #0]
}
 800d0ba:	0018      	movs	r0, r3
 800d0bc:	46bd      	mov	sp, r7
 800d0be:	b004      	add	sp, #16
 800d0c0:	bd80      	pop	{r7, pc}

0800d0c2 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800d0c2:	b580      	push	{r7, lr}
 800d0c4:	b084      	sub	sp, #16
 800d0c6:	af00      	add	r7, sp, #0
 800d0c8:	60f8      	str	r0, [r7, #12]
 800d0ca:	60b9      	str	r1, [r7, #8]
 800d0cc:	1dbb      	adds	r3, r7, #6
 800d0ce:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d0d0:	68fa      	ldr	r2, [r7, #12]
 800d0d2:	23a5      	movs	r3, #165	@ 0xa5
 800d0d4:	009b      	lsls	r3, r3, #2
 800d0d6:	2102      	movs	r1, #2
 800d0d8:	50d1      	str	r1, [r2, r3]
  pdev->ep_in[0].total_length = len;
 800d0da:	1dbb      	adds	r3, r7, #6
 800d0dc:	881a      	ldrh	r2, [r3, #0]
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800d0e2:	1dbb      	adds	r3, r7, #6
 800d0e4:	881a      	ldrh	r2, [r3, #0]
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d0ea:	1dbb      	adds	r3, r7, #6
 800d0ec:	881b      	ldrh	r3, [r3, #0]
 800d0ee:	68ba      	ldr	r2, [r7, #8]
 800d0f0:	68f8      	ldr	r0, [r7, #12]
 800d0f2:	2100      	movs	r1, #0
 800d0f4:	f000 fce0 	bl	800dab8 <USBD_LL_Transmit>

  return USBD_OK;
 800d0f8:	2300      	movs	r3, #0
}
 800d0fa:	0018      	movs	r0, r3
 800d0fc:	46bd      	mov	sp, r7
 800d0fe:	b004      	add	sp, #16
 800d100:	bd80      	pop	{r7, pc}

0800d102 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800d102:	b580      	push	{r7, lr}
 800d104:	b084      	sub	sp, #16
 800d106:	af00      	add	r7, sp, #0
 800d108:	60f8      	str	r0, [r7, #12]
 800d10a:	60b9      	str	r1, [r7, #8]
 800d10c:	1dbb      	adds	r3, r7, #6
 800d10e:	801a      	strh	r2, [r3, #0]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d110:	1dbb      	adds	r3, r7, #6
 800d112:	881b      	ldrh	r3, [r3, #0]
 800d114:	68ba      	ldr	r2, [r7, #8]
 800d116:	68f8      	ldr	r0, [r7, #12]
 800d118:	2100      	movs	r1, #0
 800d11a:	f000 fccd 	bl	800dab8 <USBD_LL_Transmit>

  return USBD_OK;
 800d11e:	2300      	movs	r3, #0
}
 800d120:	0018      	movs	r0, r3
 800d122:	46bd      	mov	sp, r7
 800d124:	b004      	add	sp, #16
 800d126:	bd80      	pop	{r7, pc}

0800d128 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800d128:	b580      	push	{r7, lr}
 800d12a:	b084      	sub	sp, #16
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	60f8      	str	r0, [r7, #12]
 800d130:	60b9      	str	r1, [r7, #8]
 800d132:	1dbb      	adds	r3, r7, #6
 800d134:	801a      	strh	r2, [r3, #0]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d136:	68fa      	ldr	r2, [r7, #12]
 800d138:	23a5      	movs	r3, #165	@ 0xa5
 800d13a:	009b      	lsls	r3, r3, #2
 800d13c:	2103      	movs	r1, #3
 800d13e:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].total_length = len;
 800d140:	1dbb      	adds	r3, r7, #6
 800d142:	8819      	ldrh	r1, [r3, #0]
 800d144:	68fa      	ldr	r2, [r7, #12]
 800d146:	23ae      	movs	r3, #174	@ 0xae
 800d148:	005b      	lsls	r3, r3, #1
 800d14a:	50d1      	str	r1, [r2, r3]
  pdev->ep_out[0].rem_length   = len;
 800d14c:	1dbb      	adds	r3, r7, #6
 800d14e:	8819      	ldrh	r1, [r3, #0]
 800d150:	68fa      	ldr	r2, [r7, #12]
 800d152:	23b0      	movs	r3, #176	@ 0xb0
 800d154:	005b      	lsls	r3, r3, #1
 800d156:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d158:	1dbb      	adds	r3, r7, #6
 800d15a:	881b      	ldrh	r3, [r3, #0]
 800d15c:	68ba      	ldr	r2, [r7, #8]
 800d15e:	68f8      	ldr	r0, [r7, #12]
 800d160:	2100      	movs	r1, #0
 800d162:	f000 fce0 	bl	800db26 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d166:	2300      	movs	r3, #0
}
 800d168:	0018      	movs	r0, r3
 800d16a:	46bd      	mov	sp, r7
 800d16c:	b004      	add	sp, #16
 800d16e:	bd80      	pop	{r7, pc}

0800d170 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800d170:	b580      	push	{r7, lr}
 800d172:	b084      	sub	sp, #16
 800d174:	af00      	add	r7, sp, #0
 800d176:	60f8      	str	r0, [r7, #12]
 800d178:	60b9      	str	r1, [r7, #8]
 800d17a:	1dbb      	adds	r3, r7, #6
 800d17c:	801a      	strh	r2, [r3, #0]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d17e:	1dbb      	adds	r3, r7, #6
 800d180:	881b      	ldrh	r3, [r3, #0]
 800d182:	68ba      	ldr	r2, [r7, #8]
 800d184:	68f8      	ldr	r0, [r7, #12]
 800d186:	2100      	movs	r1, #0
 800d188:	f000 fccd 	bl	800db26 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d18c:	2300      	movs	r3, #0
}
 800d18e:	0018      	movs	r0, r3
 800d190:	46bd      	mov	sp, r7
 800d192:	b004      	add	sp, #16
 800d194:	bd80      	pop	{r7, pc}

0800d196 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800d196:	b580      	push	{r7, lr}
 800d198:	b082      	sub	sp, #8
 800d19a:	af00      	add	r7, sp, #0
 800d19c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d19e:	687a      	ldr	r2, [r7, #4]
 800d1a0:	23a5      	movs	r3, #165	@ 0xa5
 800d1a2:	009b      	lsls	r3, r3, #2
 800d1a4:	2104      	movs	r1, #4
 800d1a6:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d1a8:	6878      	ldr	r0, [r7, #4]
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	2200      	movs	r2, #0
 800d1ae:	2100      	movs	r1, #0
 800d1b0:	f000 fc82 	bl	800dab8 <USBD_LL_Transmit>

  return USBD_OK;
 800d1b4:	2300      	movs	r3, #0
}
 800d1b6:	0018      	movs	r0, r3
 800d1b8:	46bd      	mov	sp, r7
 800d1ba:	b002      	add	sp, #8
 800d1bc:	bd80      	pop	{r7, pc}

0800d1be <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800d1be:	b580      	push	{r7, lr}
 800d1c0:	b082      	sub	sp, #8
 800d1c2:	af00      	add	r7, sp, #0
 800d1c4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d1c6:	687a      	ldr	r2, [r7, #4]
 800d1c8:	23a5      	movs	r3, #165	@ 0xa5
 800d1ca:	009b      	lsls	r3, r3, #2
 800d1cc:	2105      	movs	r1, #5
 800d1ce:	50d1      	str	r1, [r2, r3]

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800d1d0:	6878      	ldr	r0, [r7, #4]
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	2200      	movs	r2, #0
 800d1d6:	2100      	movs	r1, #0
 800d1d8:	f000 fca5 	bl	800db26 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d1dc:	2300      	movs	r3, #0
}
 800d1de:	0018      	movs	r0, r3
 800d1e0:	46bd      	mov	sp, r7
 800d1e2:	b002      	add	sp, #8
 800d1e4:	bd80      	pop	{r7, pc}
	...

0800d1e8 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d1e8:	b580      	push	{r7, lr}
 800d1ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d1ec:	4914      	ldr	r1, [pc, #80]	@ (800d240 <MX_USB_DEVICE_Init+0x58>)
 800d1ee:	4b15      	ldr	r3, [pc, #84]	@ (800d244 <MX_USB_DEVICE_Init+0x5c>)
 800d1f0:	2200      	movs	r2, #0
 800d1f2:	0018      	movs	r0, r3
 800d1f4:	f7fe fdec 	bl	800bdd0 <USBD_Init>
 800d1f8:	1e03      	subs	r3, r0, #0
 800d1fa:	d001      	beq.n	800d200 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d1fc:	f7f5 fb98 	bl	8002930 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d200:	4a11      	ldr	r2, [pc, #68]	@ (800d248 <MX_USB_DEVICE_Init+0x60>)
 800d202:	4b10      	ldr	r3, [pc, #64]	@ (800d244 <MX_USB_DEVICE_Init+0x5c>)
 800d204:	0011      	movs	r1, r2
 800d206:	0018      	movs	r0, r3
 800d208:	f7fe fe13 	bl	800be32 <USBD_RegisterClass>
 800d20c:	1e03      	subs	r3, r0, #0
 800d20e:	d001      	beq.n	800d214 <MX_USB_DEVICE_Init+0x2c>
  {
    Error_Handler();
 800d210:	f7f5 fb8e 	bl	8002930 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d214:	4a0d      	ldr	r2, [pc, #52]	@ (800d24c <MX_USB_DEVICE_Init+0x64>)
 800d216:	4b0b      	ldr	r3, [pc, #44]	@ (800d244 <MX_USB_DEVICE_Init+0x5c>)
 800d218:	0011      	movs	r1, r2
 800d21a:	0018      	movs	r0, r3
 800d21c:	f7fe fd28 	bl	800bc70 <USBD_CDC_RegisterInterface>
 800d220:	1e03      	subs	r3, r0, #0
 800d222:	d001      	beq.n	800d228 <MX_USB_DEVICE_Init+0x40>
  {
    Error_Handler();
 800d224:	f7f5 fb84 	bl	8002930 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d228:	4b06      	ldr	r3, [pc, #24]	@ (800d244 <MX_USB_DEVICE_Init+0x5c>)
 800d22a:	0018      	movs	r0, r3
 800d22c:	f7fe fe21 	bl	800be72 <USBD_Start>
 800d230:	1e03      	subs	r3, r0, #0
 800d232:	d001      	beq.n	800d238 <MX_USB_DEVICE_Init+0x50>
  {
    Error_Handler();
 800d234:	f7f5 fb7c 	bl	8002930 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d238:	46c0      	nop			@ (mov r8, r8)
 800d23a:	46bd      	mov	sp, r7
 800d23c:	bd80      	pop	{r7, pc}
 800d23e:	46c0      	nop			@ (mov r8, r8)
 800d240:	200001a0 	.word	0x200001a0
 800d244:	20000a70 	.word	0x20000a70
 800d248:	2000008c 	.word	0x2000008c
 800d24c:	20000190 	.word	0x20000190

0800d250 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d250:	b580      	push	{r7, lr}
 800d252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d254:	4907      	ldr	r1, [pc, #28]	@ (800d274 <CDC_Init_FS+0x24>)
 800d256:	4b08      	ldr	r3, [pc, #32]	@ (800d278 <CDC_Init_FS+0x28>)
 800d258:	2200      	movs	r2, #0
 800d25a:	0018      	movs	r0, r3
 800d25c:	f7fe fd23 	bl	800bca6 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d260:	4a06      	ldr	r2, [pc, #24]	@ (800d27c <CDC_Init_FS+0x2c>)
 800d262:	4b05      	ldr	r3, [pc, #20]	@ (800d278 <CDC_Init_FS+0x28>)
 800d264:	0011      	movs	r1, r2
 800d266:	0018      	movs	r0, r3
 800d268:	f7fe fd39 	bl	800bcde <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d26c:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d26e:	0018      	movs	r0, r3
 800d270:	46bd      	mov	sp, r7
 800d272:	bd80      	pop	{r7, pc}
 800d274:	20001134 	.word	0x20001134
 800d278:	20000a70 	.word	0x20000a70
 800d27c:	20000d34 	.word	0x20000d34

0800d280 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d280:	b580      	push	{r7, lr}
 800d282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d284:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d286:	0018      	movs	r0, r3
 800d288:	46bd      	mov	sp, r7
 800d28a:	bd80      	pop	{r7, pc}

0800d28c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d28c:	b580      	push	{r7, lr}
 800d28e:	b082      	sub	sp, #8
 800d290:	af00      	add	r7, sp, #0
 800d292:	6039      	str	r1, [r7, #0]
 800d294:	0011      	movs	r1, r2
 800d296:	1dfb      	adds	r3, r7, #7
 800d298:	1c02      	adds	r2, r0, #0
 800d29a:	701a      	strb	r2, [r3, #0]
 800d29c:	1d3b      	adds	r3, r7, #4
 800d29e:	1c0a      	adds	r2, r1, #0
 800d2a0:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800d2a2:	1dfb      	adds	r3, r7, #7
 800d2a4:	781b      	ldrb	r3, [r3, #0]
 800d2a6:	2b23      	cmp	r3, #35	@ 0x23
 800d2a8:	d804      	bhi.n	800d2b4 <CDC_Control_FS+0x28>
 800d2aa:	009a      	lsls	r2, r3, #2
 800d2ac:	4b04      	ldr	r3, [pc, #16]	@ (800d2c0 <CDC_Control_FS+0x34>)
 800d2ae:	18d3      	adds	r3, r2, r3
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	469f      	mov	pc, r3
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d2b4:	46c0      	nop			@ (mov r8, r8)
  }

  return (USBD_OK);
 800d2b6:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d2b8:	0018      	movs	r0, r3
 800d2ba:	46bd      	mov	sp, r7
 800d2bc:	b002      	add	sp, #8
 800d2be:	bd80      	pop	{r7, pc}
 800d2c0:	08011cc0 	.word	0x08011cc0

0800d2c4 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d2c4:	b580      	push	{r7, lr}
 800d2c6:	b082      	sub	sp, #8
 800d2c8:	af00      	add	r7, sp, #0
 800d2ca:	6078      	str	r0, [r7, #4]
 800d2cc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d2ce:	687a      	ldr	r2, [r7, #4]
 800d2d0:	4b06      	ldr	r3, [pc, #24]	@ (800d2ec <CDC_Receive_FS+0x28>)
 800d2d2:	0011      	movs	r1, r2
 800d2d4:	0018      	movs	r0, r3
 800d2d6:	f7fe fd02 	bl	800bcde <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d2da:	4b04      	ldr	r3, [pc, #16]	@ (800d2ec <CDC_Receive_FS+0x28>)
 800d2dc:	0018      	movs	r0, r3
 800d2de:	f7fe fd49 	bl	800bd74 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d2e2:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d2e4:	0018      	movs	r0, r3
 800d2e6:	46bd      	mov	sp, r7
 800d2e8:	b002      	add	sp, #8
 800d2ea:	bd80      	pop	{r7, pc}
 800d2ec:	20000a70 	.word	0x20000a70

0800d2f0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d2f0:	b5b0      	push	{r4, r5, r7, lr}
 800d2f2:	b084      	sub	sp, #16
 800d2f4:	af00      	add	r7, sp, #0
 800d2f6:	6078      	str	r0, [r7, #4]
 800d2f8:	000a      	movs	r2, r1
 800d2fa:	1cbb      	adds	r3, r7, #2
 800d2fc:	801a      	strh	r2, [r3, #0]
  uint8_t result = USBD_OK;
 800d2fe:	230f      	movs	r3, #15
 800d300:	18fb      	adds	r3, r7, r3
 800d302:	2200      	movs	r2, #0
 800d304:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d306:	4a11      	ldr	r2, [pc, #68]	@ (800d34c <CDC_Transmit_FS+0x5c>)
 800d308:	23ae      	movs	r3, #174	@ 0xae
 800d30a:	009b      	lsls	r3, r3, #2
 800d30c:	58d3      	ldr	r3, [r2, r3]
 800d30e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d310:	68ba      	ldr	r2, [r7, #8]
 800d312:	2385      	movs	r3, #133	@ 0x85
 800d314:	009b      	lsls	r3, r3, #2
 800d316:	58d3      	ldr	r3, [r2, r3]
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d001      	beq.n	800d320 <CDC_Transmit_FS+0x30>
    return USBD_BUSY;
 800d31c:	2301      	movs	r3, #1
 800d31e:	e010      	b.n	800d342 <CDC_Transmit_FS+0x52>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d320:	1cbb      	adds	r3, r7, #2
 800d322:	881a      	ldrh	r2, [r3, #0]
 800d324:	6879      	ldr	r1, [r7, #4]
 800d326:	4b09      	ldr	r3, [pc, #36]	@ (800d34c <CDC_Transmit_FS+0x5c>)
 800d328:	0018      	movs	r0, r3
 800d32a:	f7fe fcbc 	bl	800bca6 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d32e:	250f      	movs	r5, #15
 800d330:	197c      	adds	r4, r7, r5
 800d332:	4b06      	ldr	r3, [pc, #24]	@ (800d34c <CDC_Transmit_FS+0x5c>)
 800d334:	0018      	movs	r0, r3
 800d336:	f7fe fce6 	bl	800bd06 <USBD_CDC_TransmitPacket>
 800d33a:	0003      	movs	r3, r0
 800d33c:	7023      	strb	r3, [r4, #0]
  /* USER CODE END 7 */
  return result;
 800d33e:	197b      	adds	r3, r7, r5
 800d340:	781b      	ldrb	r3, [r3, #0]
}
 800d342:	0018      	movs	r0, r3
 800d344:	46bd      	mov	sp, r7
 800d346:	b004      	add	sp, #16
 800d348:	bdb0      	pop	{r4, r5, r7, pc}
 800d34a:	46c0      	nop			@ (mov r8, r8)
 800d34c:	20000a70 	.word	0x20000a70

0800d350 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d350:	b580      	push	{r7, lr}
 800d352:	b082      	sub	sp, #8
 800d354:	af00      	add	r7, sp, #0
 800d356:	0002      	movs	r2, r0
 800d358:	6039      	str	r1, [r7, #0]
 800d35a:	1dfb      	adds	r3, r7, #7
 800d35c:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800d35e:	683b      	ldr	r3, [r7, #0]
 800d360:	2212      	movs	r2, #18
 800d362:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800d364:	4b02      	ldr	r3, [pc, #8]	@ (800d370 <USBD_FS_DeviceDescriptor+0x20>)
}
 800d366:	0018      	movs	r0, r3
 800d368:	46bd      	mov	sp, r7
 800d36a:	b002      	add	sp, #8
 800d36c:	bd80      	pop	{r7, pc}
 800d36e:	46c0      	nop			@ (mov r8, r8)
 800d370:	200001bc 	.word	0x200001bc

0800d374 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d374:	b580      	push	{r7, lr}
 800d376:	b082      	sub	sp, #8
 800d378:	af00      	add	r7, sp, #0
 800d37a:	0002      	movs	r2, r0
 800d37c:	6039      	str	r1, [r7, #0]
 800d37e:	1dfb      	adds	r3, r7, #7
 800d380:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d382:	683b      	ldr	r3, [r7, #0]
 800d384:	2204      	movs	r2, #4
 800d386:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d388:	4b02      	ldr	r3, [pc, #8]	@ (800d394 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800d38a:	0018      	movs	r0, r3
 800d38c:	46bd      	mov	sp, r7
 800d38e:	b002      	add	sp, #8
 800d390:	bd80      	pop	{r7, pc}
 800d392:	46c0      	nop			@ (mov r8, r8)
 800d394:	200001d0 	.word	0x200001d0

0800d398 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d398:	b580      	push	{r7, lr}
 800d39a:	b082      	sub	sp, #8
 800d39c:	af00      	add	r7, sp, #0
 800d39e:	0002      	movs	r2, r0
 800d3a0:	6039      	str	r1, [r7, #0]
 800d3a2:	1dfb      	adds	r3, r7, #7
 800d3a4:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800d3a6:	1dfb      	adds	r3, r7, #7
 800d3a8:	781b      	ldrb	r3, [r3, #0]
 800d3aa:	2b00      	cmp	r3, #0
 800d3ac:	d106      	bne.n	800d3bc <USBD_FS_ProductStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d3ae:	683a      	ldr	r2, [r7, #0]
 800d3b0:	4908      	ldr	r1, [pc, #32]	@ (800d3d4 <USBD_FS_ProductStrDescriptor+0x3c>)
 800d3b2:	4b09      	ldr	r3, [pc, #36]	@ (800d3d8 <USBD_FS_ProductStrDescriptor+0x40>)
 800d3b4:	0018      	movs	r0, r3
 800d3b6:	f7ff fe19 	bl	800cfec <USBD_GetString>
 800d3ba:	e005      	b.n	800d3c8 <USBD_FS_ProductStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d3bc:	683a      	ldr	r2, [r7, #0]
 800d3be:	4905      	ldr	r1, [pc, #20]	@ (800d3d4 <USBD_FS_ProductStrDescriptor+0x3c>)
 800d3c0:	4b05      	ldr	r3, [pc, #20]	@ (800d3d8 <USBD_FS_ProductStrDescriptor+0x40>)
 800d3c2:	0018      	movs	r0, r3
 800d3c4:	f7ff fe12 	bl	800cfec <USBD_GetString>
  }
  return USBD_StrDesc;
 800d3c8:	4b02      	ldr	r3, [pc, #8]	@ (800d3d4 <USBD_FS_ProductStrDescriptor+0x3c>)
}
 800d3ca:	0018      	movs	r0, r3
 800d3cc:	46bd      	mov	sp, r7
 800d3ce:	b002      	add	sp, #8
 800d3d0:	bd80      	pop	{r7, pc}
 800d3d2:	46c0      	nop			@ (mov r8, r8)
 800d3d4:	20001534 	.word	0x20001534
 800d3d8:	08011ba0 	.word	0x08011ba0

0800d3dc <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d3dc:	b580      	push	{r7, lr}
 800d3de:	b082      	sub	sp, #8
 800d3e0:	af00      	add	r7, sp, #0
 800d3e2:	0002      	movs	r2, r0
 800d3e4:	6039      	str	r1, [r7, #0]
 800d3e6:	1dfb      	adds	r3, r7, #7
 800d3e8:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d3ea:	683a      	ldr	r2, [r7, #0]
 800d3ec:	4904      	ldr	r1, [pc, #16]	@ (800d400 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d3ee:	4b05      	ldr	r3, [pc, #20]	@ (800d404 <USBD_FS_ManufacturerStrDescriptor+0x28>)
 800d3f0:	0018      	movs	r0, r3
 800d3f2:	f7ff fdfb 	bl	800cfec <USBD_GetString>
  return USBD_StrDesc;
 800d3f6:	4b02      	ldr	r3, [pc, #8]	@ (800d400 <USBD_FS_ManufacturerStrDescriptor+0x24>)
}
 800d3f8:	0018      	movs	r0, r3
 800d3fa:	46bd      	mov	sp, r7
 800d3fc:	b002      	add	sp, #8
 800d3fe:	bd80      	pop	{r7, pc}
 800d400:	20001534 	.word	0x20001534
 800d404:	08011bb8 	.word	0x08011bb8

0800d408 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d408:	b580      	push	{r7, lr}
 800d40a:	b082      	sub	sp, #8
 800d40c:	af00      	add	r7, sp, #0
 800d40e:	0002      	movs	r2, r0
 800d410:	6039      	str	r1, [r7, #0]
 800d412:	1dfb      	adds	r3, r7, #7
 800d414:	701a      	strb	r2, [r3, #0]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d416:	683b      	ldr	r3, [r7, #0]
 800d418:	221a      	movs	r2, #26
 800d41a:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d41c:	f000 f84c 	bl	800d4b8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d420:	4b02      	ldr	r3, [pc, #8]	@ (800d42c <USBD_FS_SerialStrDescriptor+0x24>)
}
 800d422:	0018      	movs	r0, r3
 800d424:	46bd      	mov	sp, r7
 800d426:	b002      	add	sp, #8
 800d428:	bd80      	pop	{r7, pc}
 800d42a:	46c0      	nop			@ (mov r8, r8)
 800d42c:	200001d4 	.word	0x200001d4

0800d430 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d430:	b580      	push	{r7, lr}
 800d432:	b082      	sub	sp, #8
 800d434:	af00      	add	r7, sp, #0
 800d436:	0002      	movs	r2, r0
 800d438:	6039      	str	r1, [r7, #0]
 800d43a:	1dfb      	adds	r3, r7, #7
 800d43c:	701a      	strb	r2, [r3, #0]
  if(speed == USBD_SPEED_HIGH)
 800d43e:	1dfb      	adds	r3, r7, #7
 800d440:	781b      	ldrb	r3, [r3, #0]
 800d442:	2b00      	cmp	r3, #0
 800d444:	d106      	bne.n	800d454 <USBD_FS_ConfigStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d446:	683a      	ldr	r2, [r7, #0]
 800d448:	4908      	ldr	r1, [pc, #32]	@ (800d46c <USBD_FS_ConfigStrDescriptor+0x3c>)
 800d44a:	4b09      	ldr	r3, [pc, #36]	@ (800d470 <USBD_FS_ConfigStrDescriptor+0x40>)
 800d44c:	0018      	movs	r0, r3
 800d44e:	f7ff fdcd 	bl	800cfec <USBD_GetString>
 800d452:	e005      	b.n	800d460 <USBD_FS_ConfigStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d454:	683a      	ldr	r2, [r7, #0]
 800d456:	4905      	ldr	r1, [pc, #20]	@ (800d46c <USBD_FS_ConfigStrDescriptor+0x3c>)
 800d458:	4b05      	ldr	r3, [pc, #20]	@ (800d470 <USBD_FS_ConfigStrDescriptor+0x40>)
 800d45a:	0018      	movs	r0, r3
 800d45c:	f7ff fdc6 	bl	800cfec <USBD_GetString>
  }
  return USBD_StrDesc;
 800d460:	4b02      	ldr	r3, [pc, #8]	@ (800d46c <USBD_FS_ConfigStrDescriptor+0x3c>)
}
 800d462:	0018      	movs	r0, r3
 800d464:	46bd      	mov	sp, r7
 800d466:	b002      	add	sp, #8
 800d468:	bd80      	pop	{r7, pc}
 800d46a:	46c0      	nop			@ (mov r8, r8)
 800d46c:	20001534 	.word	0x20001534
 800d470:	08011bcc 	.word	0x08011bcc

0800d474 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d474:	b580      	push	{r7, lr}
 800d476:	b082      	sub	sp, #8
 800d478:	af00      	add	r7, sp, #0
 800d47a:	0002      	movs	r2, r0
 800d47c:	6039      	str	r1, [r7, #0]
 800d47e:	1dfb      	adds	r3, r7, #7
 800d480:	701a      	strb	r2, [r3, #0]
  if(speed == 0)
 800d482:	1dfb      	adds	r3, r7, #7
 800d484:	781b      	ldrb	r3, [r3, #0]
 800d486:	2b00      	cmp	r3, #0
 800d488:	d106      	bne.n	800d498 <USBD_FS_InterfaceStrDescriptor+0x24>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d48a:	683a      	ldr	r2, [r7, #0]
 800d48c:	4908      	ldr	r1, [pc, #32]	@ (800d4b0 <USBD_FS_InterfaceStrDescriptor+0x3c>)
 800d48e:	4b09      	ldr	r3, [pc, #36]	@ (800d4b4 <USBD_FS_InterfaceStrDescriptor+0x40>)
 800d490:	0018      	movs	r0, r3
 800d492:	f7ff fdab 	bl	800cfec <USBD_GetString>
 800d496:	e005      	b.n	800d4a4 <USBD_FS_InterfaceStrDescriptor+0x30>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d498:	683a      	ldr	r2, [r7, #0]
 800d49a:	4905      	ldr	r1, [pc, #20]	@ (800d4b0 <USBD_FS_InterfaceStrDescriptor+0x3c>)
 800d49c:	4b05      	ldr	r3, [pc, #20]	@ (800d4b4 <USBD_FS_InterfaceStrDescriptor+0x40>)
 800d49e:	0018      	movs	r0, r3
 800d4a0:	f7ff fda4 	bl	800cfec <USBD_GetString>
  }
  return USBD_StrDesc;
 800d4a4:	4b02      	ldr	r3, [pc, #8]	@ (800d4b0 <USBD_FS_InterfaceStrDescriptor+0x3c>)
}
 800d4a6:	0018      	movs	r0, r3
 800d4a8:	46bd      	mov	sp, r7
 800d4aa:	b002      	add	sp, #8
 800d4ac:	bd80      	pop	{r7, pc}
 800d4ae:	46c0      	nop			@ (mov r8, r8)
 800d4b0:	20001534 	.word	0x20001534
 800d4b4:	08011bd8 	.word	0x08011bd8

0800d4b8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d4b8:	b580      	push	{r7, lr}
 800d4ba:	b084      	sub	sp, #16
 800d4bc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d4be:	4b10      	ldr	r3, [pc, #64]	@ (800d500 <Get_SerialNum+0x48>)
 800d4c0:	681b      	ldr	r3, [r3, #0]
 800d4c2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d4c4:	4b0f      	ldr	r3, [pc, #60]	@ (800d504 <Get_SerialNum+0x4c>)
 800d4c6:	681b      	ldr	r3, [r3, #0]
 800d4c8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d4ca:	4b0f      	ldr	r3, [pc, #60]	@ (800d508 <Get_SerialNum+0x50>)
 800d4cc:	681b      	ldr	r3, [r3, #0]
 800d4ce:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d4d0:	68fa      	ldr	r2, [r7, #12]
 800d4d2:	687b      	ldr	r3, [r7, #4]
 800d4d4:	18d3      	adds	r3, r2, r3
 800d4d6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d00b      	beq.n	800d4f6 <Get_SerialNum+0x3e>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d4de:	490b      	ldr	r1, [pc, #44]	@ (800d50c <Get_SerialNum+0x54>)
 800d4e0:	68fb      	ldr	r3, [r7, #12]
 800d4e2:	2208      	movs	r2, #8
 800d4e4:	0018      	movs	r0, r3
 800d4e6:	f000 f815 	bl	800d514 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d4ea:	4909      	ldr	r1, [pc, #36]	@ (800d510 <Get_SerialNum+0x58>)
 800d4ec:	68bb      	ldr	r3, [r7, #8]
 800d4ee:	2204      	movs	r2, #4
 800d4f0:	0018      	movs	r0, r3
 800d4f2:	f000 f80f 	bl	800d514 <IntToUnicode>
  }
}
 800d4f6:	46c0      	nop			@ (mov r8, r8)
 800d4f8:	46bd      	mov	sp, r7
 800d4fa:	b004      	add	sp, #16
 800d4fc:	bd80      	pop	{r7, pc}
 800d4fe:	46c0      	nop			@ (mov r8, r8)
 800d500:	1ffff7ac 	.word	0x1ffff7ac
 800d504:	1ffff7b0 	.word	0x1ffff7b0
 800d508:	1ffff7b4 	.word	0x1ffff7b4
 800d50c:	200001d6 	.word	0x200001d6
 800d510:	200001e6 	.word	0x200001e6

0800d514 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d514:	b580      	push	{r7, lr}
 800d516:	b086      	sub	sp, #24
 800d518:	af00      	add	r7, sp, #0
 800d51a:	60f8      	str	r0, [r7, #12]
 800d51c:	60b9      	str	r1, [r7, #8]
 800d51e:	1dfb      	adds	r3, r7, #7
 800d520:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0;
 800d522:	2117      	movs	r1, #23
 800d524:	187b      	adds	r3, r7, r1
 800d526:	2200      	movs	r2, #0
 800d528:	701a      	strb	r2, [r3, #0]

  for (idx = 0; idx < len; idx++)
 800d52a:	187b      	adds	r3, r7, r1
 800d52c:	2200      	movs	r2, #0
 800d52e:	701a      	strb	r2, [r3, #0]
 800d530:	e02f      	b.n	800d592 <IntToUnicode+0x7e>
  {
    if (((value >> 28)) < 0xA)
 800d532:	68fb      	ldr	r3, [r7, #12]
 800d534:	0f1b      	lsrs	r3, r3, #28
 800d536:	2b09      	cmp	r3, #9
 800d538:	d80d      	bhi.n	800d556 <IntToUnicode+0x42>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	0f1b      	lsrs	r3, r3, #28
 800d53e:	b2da      	uxtb	r2, r3
 800d540:	2317      	movs	r3, #23
 800d542:	18fb      	adds	r3, r7, r3
 800d544:	781b      	ldrb	r3, [r3, #0]
 800d546:	005b      	lsls	r3, r3, #1
 800d548:	0019      	movs	r1, r3
 800d54a:	68bb      	ldr	r3, [r7, #8]
 800d54c:	185b      	adds	r3, r3, r1
 800d54e:	3230      	adds	r2, #48	@ 0x30
 800d550:	b2d2      	uxtb	r2, r2
 800d552:	701a      	strb	r2, [r3, #0]
 800d554:	e00c      	b.n	800d570 <IntToUnicode+0x5c>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	0f1b      	lsrs	r3, r3, #28
 800d55a:	b2da      	uxtb	r2, r3
 800d55c:	2317      	movs	r3, #23
 800d55e:	18fb      	adds	r3, r7, r3
 800d560:	781b      	ldrb	r3, [r3, #0]
 800d562:	005b      	lsls	r3, r3, #1
 800d564:	0019      	movs	r1, r3
 800d566:	68bb      	ldr	r3, [r7, #8]
 800d568:	185b      	adds	r3, r3, r1
 800d56a:	3237      	adds	r2, #55	@ 0x37
 800d56c:	b2d2      	uxtb	r2, r2
 800d56e:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d570:	68fb      	ldr	r3, [r7, #12]
 800d572:	011b      	lsls	r3, r3, #4
 800d574:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d576:	2117      	movs	r1, #23
 800d578:	187b      	adds	r3, r7, r1
 800d57a:	781b      	ldrb	r3, [r3, #0]
 800d57c:	005b      	lsls	r3, r3, #1
 800d57e:	3301      	adds	r3, #1
 800d580:	68ba      	ldr	r2, [r7, #8]
 800d582:	18d3      	adds	r3, r2, r3
 800d584:	2200      	movs	r2, #0
 800d586:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d588:	187b      	adds	r3, r7, r1
 800d58a:	781a      	ldrb	r2, [r3, #0]
 800d58c:	187b      	adds	r3, r7, r1
 800d58e:	3201      	adds	r2, #1
 800d590:	701a      	strb	r2, [r3, #0]
 800d592:	2317      	movs	r3, #23
 800d594:	18fa      	adds	r2, r7, r3
 800d596:	1dfb      	adds	r3, r7, #7
 800d598:	7812      	ldrb	r2, [r2, #0]
 800d59a:	781b      	ldrb	r3, [r3, #0]
 800d59c:	429a      	cmp	r2, r3
 800d59e:	d3c8      	bcc.n	800d532 <IntToUnicode+0x1e>
  }
}
 800d5a0:	46c0      	nop			@ (mov r8, r8)
 800d5a2:	46c0      	nop			@ (mov r8, r8)
 800d5a4:	46bd      	mov	sp, r7
 800d5a6:	b006      	add	sp, #24
 800d5a8:	bd80      	pop	{r7, pc}
	...

0800d5ac <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d5ac:	b580      	push	{r7, lr}
 800d5ae:	b084      	sub	sp, #16
 800d5b0:	af00      	add	r7, sp, #0
 800d5b2:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	4a0e      	ldr	r2, [pc, #56]	@ (800d5f4 <HAL_PCD_MspInit+0x48>)
 800d5ba:	4293      	cmp	r3, r2
 800d5bc:	d115      	bne.n	800d5ea <HAL_PCD_MspInit+0x3e>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800d5be:	4b0e      	ldr	r3, [pc, #56]	@ (800d5f8 <HAL_PCD_MspInit+0x4c>)
 800d5c0:	69da      	ldr	r2, [r3, #28]
 800d5c2:	4b0d      	ldr	r3, [pc, #52]	@ (800d5f8 <HAL_PCD_MspInit+0x4c>)
 800d5c4:	2180      	movs	r1, #128	@ 0x80
 800d5c6:	0409      	lsls	r1, r1, #16
 800d5c8:	430a      	orrs	r2, r1
 800d5ca:	61da      	str	r2, [r3, #28]
 800d5cc:	4b0a      	ldr	r3, [pc, #40]	@ (800d5f8 <HAL_PCD_MspInit+0x4c>)
 800d5ce:	69da      	ldr	r2, [r3, #28]
 800d5d0:	2380      	movs	r3, #128	@ 0x80
 800d5d2:	041b      	lsls	r3, r3, #16
 800d5d4:	4013      	ands	r3, r2
 800d5d6:	60fb      	str	r3, [r7, #12]
 800d5d8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_IRQn, 0, 0);
 800d5da:	2200      	movs	r2, #0
 800d5dc:	2100      	movs	r1, #0
 800d5de:	201f      	movs	r0, #31
 800d5e0:	f7f6 faa6 	bl	8003b30 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_IRQn);
 800d5e4:	201f      	movs	r0, #31
 800d5e6:	f7f6 fab8 	bl	8003b5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800d5ea:	46c0      	nop			@ (mov r8, r8)
 800d5ec:	46bd      	mov	sp, r7
 800d5ee:	b004      	add	sp, #16
 800d5f0:	bd80      	pop	{r7, pc}
 800d5f2:	46c0      	nop			@ (mov r8, r8)
 800d5f4:	40005c00 	.word	0x40005c00
 800d5f8:	40021000 	.word	0x40021000

0800d5fc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d5fc:	b580      	push	{r7, lr}
 800d5fe:	b082      	sub	sp, #8
 800d600:	af00      	add	r7, sp, #0
 800d602:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d604:	687a      	ldr	r2, [r7, #4]
 800d606:	23b6      	movs	r3, #182	@ 0xb6
 800d608:	009b      	lsls	r3, r3, #2
 800d60a:	58d2      	ldr	r2, [r2, r3]
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	21a6      	movs	r1, #166	@ 0xa6
 800d610:	0089      	lsls	r1, r1, #2
 800d612:	468c      	mov	ip, r1
 800d614:	4463      	add	r3, ip
 800d616:	0019      	movs	r1, r3
 800d618:	0010      	movs	r0, r2
 800d61a:	f7fe fc7d 	bl	800bf18 <USBD_LL_SetupStage>
}
 800d61e:	46c0      	nop			@ (mov r8, r8)
 800d620:	46bd      	mov	sp, r7
 800d622:	b002      	add	sp, #8
 800d624:	bd80      	pop	{r7, pc}

0800d626 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d626:	b590      	push	{r4, r7, lr}
 800d628:	b083      	sub	sp, #12
 800d62a:	af00      	add	r7, sp, #0
 800d62c:	6078      	str	r0, [r7, #4]
 800d62e:	000a      	movs	r2, r1
 800d630:	1cfb      	adds	r3, r7, #3
 800d632:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d634:	687a      	ldr	r2, [r7, #4]
 800d636:	23b6      	movs	r3, #182	@ 0xb6
 800d638:	009b      	lsls	r3, r3, #2
 800d63a:	58d4      	ldr	r4, [r2, r3]
 800d63c:	1cfb      	adds	r3, r7, #3
 800d63e:	781a      	ldrb	r2, [r3, #0]
 800d640:	6878      	ldr	r0, [r7, #4]
 800d642:	23b2      	movs	r3, #178	@ 0xb2
 800d644:	0059      	lsls	r1, r3, #1
 800d646:	0013      	movs	r3, r2
 800d648:	009b      	lsls	r3, r3, #2
 800d64a:	189b      	adds	r3, r3, r2
 800d64c:	00db      	lsls	r3, r3, #3
 800d64e:	18c3      	adds	r3, r0, r3
 800d650:	185b      	adds	r3, r3, r1
 800d652:	681a      	ldr	r2, [r3, #0]
 800d654:	1cfb      	adds	r3, r7, #3
 800d656:	781b      	ldrb	r3, [r3, #0]
 800d658:	0019      	movs	r1, r3
 800d65a:	0020      	movs	r0, r4
 800d65c:	f7fe fcba 	bl	800bfd4 <USBD_LL_DataOutStage>
}
 800d660:	46c0      	nop			@ (mov r8, r8)
 800d662:	46bd      	mov	sp, r7
 800d664:	b003      	add	sp, #12
 800d666:	bd90      	pop	{r4, r7, pc}

0800d668 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d668:	b580      	push	{r7, lr}
 800d66a:	b082      	sub	sp, #8
 800d66c:	af00      	add	r7, sp, #0
 800d66e:	6078      	str	r0, [r7, #4]
 800d670:	000a      	movs	r2, r1
 800d672:	1cfb      	adds	r3, r7, #3
 800d674:	701a      	strb	r2, [r3, #0]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d676:	687a      	ldr	r2, [r7, #4]
 800d678:	23b6      	movs	r3, #182	@ 0xb6
 800d67a:	009b      	lsls	r3, r3, #2
 800d67c:	58d0      	ldr	r0, [r2, r3]
 800d67e:	1cfb      	adds	r3, r7, #3
 800d680:	781a      	ldrb	r2, [r3, #0]
 800d682:	6879      	ldr	r1, [r7, #4]
 800d684:	0013      	movs	r3, r2
 800d686:	009b      	lsls	r3, r3, #2
 800d688:	189b      	adds	r3, r3, r2
 800d68a:	00db      	lsls	r3, r3, #3
 800d68c:	18cb      	adds	r3, r1, r3
 800d68e:	3324      	adds	r3, #36	@ 0x24
 800d690:	681a      	ldr	r2, [r3, #0]
 800d692:	1cfb      	adds	r3, r7, #3
 800d694:	781b      	ldrb	r3, [r3, #0]
 800d696:	0019      	movs	r1, r3
 800d698:	f7fe fd1e 	bl	800c0d8 <USBD_LL_DataInStage>
}
 800d69c:	46c0      	nop			@ (mov r8, r8)
 800d69e:	46bd      	mov	sp, r7
 800d6a0:	b002      	add	sp, #8
 800d6a2:	bd80      	pop	{r7, pc}

0800d6a4 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d6a4:	b580      	push	{r7, lr}
 800d6a6:	b082      	sub	sp, #8
 800d6a8:	af00      	add	r7, sp, #0
 800d6aa:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d6ac:	687a      	ldr	r2, [r7, #4]
 800d6ae:	23b6      	movs	r3, #182	@ 0xb6
 800d6b0:	009b      	lsls	r3, r3, #2
 800d6b2:	58d3      	ldr	r3, [r2, r3]
 800d6b4:	0018      	movs	r0, r3
 800d6b6:	f7fe fe55 	bl	800c364 <USBD_LL_SOF>
}
 800d6ba:	46c0      	nop			@ (mov r8, r8)
 800d6bc:	46bd      	mov	sp, r7
 800d6be:	b002      	add	sp, #8
 800d6c0:	bd80      	pop	{r7, pc}

0800d6c2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d6c2:	b580      	push	{r7, lr}
 800d6c4:	b084      	sub	sp, #16
 800d6c6:	af00      	add	r7, sp, #0
 800d6c8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d6ca:	230f      	movs	r3, #15
 800d6cc:	18fb      	adds	r3, r7, r3
 800d6ce:	2201      	movs	r2, #1
 800d6d0:	701a      	strb	r2, [r3, #0]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	795b      	ldrb	r3, [r3, #5]
 800d6d6:	2b02      	cmp	r3, #2
 800d6d8:	d001      	beq.n	800d6de <HAL_PCD_ResetCallback+0x1c>
  {
    Error_Handler();
 800d6da:	f7f5 f929 	bl	8002930 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d6de:	687a      	ldr	r2, [r7, #4]
 800d6e0:	23b6      	movs	r3, #182	@ 0xb6
 800d6e2:	009b      	lsls	r3, r3, #2
 800d6e4:	58d2      	ldr	r2, [r2, r3]
 800d6e6:	230f      	movs	r3, #15
 800d6e8:	18fb      	adds	r3, r7, r3
 800d6ea:	781b      	ldrb	r3, [r3, #0]
 800d6ec:	0019      	movs	r1, r3
 800d6ee:	0010      	movs	r0, r2
 800d6f0:	f7fe fdf7 	bl	800c2e2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d6f4:	687a      	ldr	r2, [r7, #4]
 800d6f6:	23b6      	movs	r3, #182	@ 0xb6
 800d6f8:	009b      	lsls	r3, r3, #2
 800d6fa:	58d3      	ldr	r3, [r2, r3]
 800d6fc:	0018      	movs	r0, r3
 800d6fe:	f7fe fda8 	bl	800c252 <USBD_LL_Reset>
}
 800d702:	46c0      	nop			@ (mov r8, r8)
 800d704:	46bd      	mov	sp, r7
 800d706:	b004      	add	sp, #16
 800d708:	bd80      	pop	{r7, pc}
	...

0800d70c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d70c:	b580      	push	{r7, lr}
 800d70e:	b082      	sub	sp, #8
 800d710:	af00      	add	r7, sp, #0
 800d712:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d714:	687a      	ldr	r2, [r7, #4]
 800d716:	23b6      	movs	r3, #182	@ 0xb6
 800d718:	009b      	lsls	r3, r3, #2
 800d71a:	58d3      	ldr	r3, [r2, r3]
 800d71c:	0018      	movs	r0, r3
 800d71e:	f7fe fdf1 	bl	800c304 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	7a5b      	ldrb	r3, [r3, #9]
 800d726:	2b00      	cmp	r3, #0
 800d728:	d005      	beq.n	800d736 <HAL_PCD_SuspendCallback+0x2a>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d72a:	4b05      	ldr	r3, [pc, #20]	@ (800d740 <HAL_PCD_SuspendCallback+0x34>)
 800d72c:	691a      	ldr	r2, [r3, #16]
 800d72e:	4b04      	ldr	r3, [pc, #16]	@ (800d740 <HAL_PCD_SuspendCallback+0x34>)
 800d730:	2106      	movs	r1, #6
 800d732:	430a      	orrs	r2, r1
 800d734:	611a      	str	r2, [r3, #16]
  }
  /* USER CODE END 2 */
}
 800d736:	46c0      	nop			@ (mov r8, r8)
 800d738:	46bd      	mov	sp, r7
 800d73a:	b002      	add	sp, #8
 800d73c:	bd80      	pop	{r7, pc}
 800d73e:	46c0      	nop			@ (mov r8, r8)
 800d740:	e000ed00 	.word	0xe000ed00

0800d744 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d744:	b580      	push	{r7, lr}
 800d746:	b082      	sub	sp, #8
 800d748:	af00      	add	r7, sp, #0
 800d74a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800d74c:	687b      	ldr	r3, [r7, #4]
 800d74e:	7a5b      	ldrb	r3, [r3, #9]
 800d750:	2b00      	cmp	r3, #0
 800d752:	d007      	beq.n	800d764 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d754:	4b09      	ldr	r3, [pc, #36]	@ (800d77c <HAL_PCD_ResumeCallback+0x38>)
 800d756:	691a      	ldr	r2, [r3, #16]
 800d758:	4b08      	ldr	r3, [pc, #32]	@ (800d77c <HAL_PCD_ResumeCallback+0x38>)
 800d75a:	2106      	movs	r1, #6
 800d75c:	438a      	bics	r2, r1
 800d75e:	611a      	str	r2, [r3, #16]
    SystemClockConfig_Resume();
 800d760:	f000 fa42 	bl	800dbe8 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d764:	687a      	ldr	r2, [r7, #4]
 800d766:	23b6      	movs	r3, #182	@ 0xb6
 800d768:	009b      	lsls	r3, r3, #2
 800d76a:	58d3      	ldr	r3, [r2, r3]
 800d76c:	0018      	movs	r0, r3
 800d76e:	f7fe fde1 	bl	800c334 <USBD_LL_Resume>
}
 800d772:	46c0      	nop			@ (mov r8, r8)
 800d774:	46bd      	mov	sp, r7
 800d776:	b002      	add	sp, #8
 800d778:	bd80      	pop	{r7, pc}
 800d77a:	46c0      	nop			@ (mov r8, r8)
 800d77c:	e000ed00 	.word	0xe000ed00

0800d780 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d780:	b580      	push	{r7, lr}
 800d782:	b082      	sub	sp, #8
 800d784:	af00      	add	r7, sp, #0
 800d786:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800d788:	4a2d      	ldr	r2, [pc, #180]	@ (800d840 <USBD_LL_Init+0xc0>)
 800d78a:	23b6      	movs	r3, #182	@ 0xb6
 800d78c:	009b      	lsls	r3, r3, #2
 800d78e:	6879      	ldr	r1, [r7, #4]
 800d790:	50d1      	str	r1, [r2, r3]
  pdev->pData = &hpcd_USB_FS;
 800d792:	687a      	ldr	r2, [r7, #4]
 800d794:	23b0      	movs	r3, #176	@ 0xb0
 800d796:	009b      	lsls	r3, r3, #2
 800d798:	4929      	ldr	r1, [pc, #164]	@ (800d840 <USBD_LL_Init+0xc0>)
 800d79a:	50d1      	str	r1, [r2, r3]

  hpcd_USB_FS.Instance = USB;
 800d79c:	4b28      	ldr	r3, [pc, #160]	@ (800d840 <USBD_LL_Init+0xc0>)
 800d79e:	4a29      	ldr	r2, [pc, #164]	@ (800d844 <USBD_LL_Init+0xc4>)
 800d7a0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800d7a2:	4b27      	ldr	r3, [pc, #156]	@ (800d840 <USBD_LL_Init+0xc0>)
 800d7a4:	2208      	movs	r2, #8
 800d7a6:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800d7a8:	4b25      	ldr	r3, [pc, #148]	@ (800d840 <USBD_LL_Init+0xc0>)
 800d7aa:	2202      	movs	r2, #2
 800d7ac:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d7ae:	4b24      	ldr	r3, [pc, #144]	@ (800d840 <USBD_LL_Init+0xc0>)
 800d7b0:	2202      	movs	r2, #2
 800d7b2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800d7b4:	4b22      	ldr	r3, [pc, #136]	@ (800d840 <USBD_LL_Init+0xc0>)
 800d7b6:	2200      	movs	r2, #0
 800d7b8:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800d7ba:	4b21      	ldr	r3, [pc, #132]	@ (800d840 <USBD_LL_Init+0xc0>)
 800d7bc:	2200      	movs	r2, #0
 800d7be:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800d7c0:	4b1f      	ldr	r3, [pc, #124]	@ (800d840 <USBD_LL_Init+0xc0>)
 800d7c2:	2200      	movs	r2, #0
 800d7c4:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800d7c6:	4b1e      	ldr	r3, [pc, #120]	@ (800d840 <USBD_LL_Init+0xc0>)
 800d7c8:	0018      	movs	r0, r3
 800d7ca:	f7f6 fdd7 	bl	800437c <HAL_PCD_Init>
 800d7ce:	1e03      	subs	r3, r0, #0
 800d7d0:	d001      	beq.n	800d7d6 <USBD_LL_Init+0x56>
  {
    Error_Handler( );
 800d7d2:	f7f5 f8ad 	bl	8002930 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800d7d6:	687a      	ldr	r2, [r7, #4]
 800d7d8:	23b0      	movs	r3, #176	@ 0xb0
 800d7da:	009b      	lsls	r3, r3, #2
 800d7dc:	58d0      	ldr	r0, [r2, r3]
 800d7de:	2318      	movs	r3, #24
 800d7e0:	2200      	movs	r2, #0
 800d7e2:	2100      	movs	r1, #0
 800d7e4:	f7f8 fb88 	bl	8005ef8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800d7e8:	687a      	ldr	r2, [r7, #4]
 800d7ea:	23b0      	movs	r3, #176	@ 0xb0
 800d7ec:	009b      	lsls	r3, r3, #2
 800d7ee:	58d0      	ldr	r0, [r2, r3]
 800d7f0:	2358      	movs	r3, #88	@ 0x58
 800d7f2:	2200      	movs	r2, #0
 800d7f4:	2180      	movs	r1, #128	@ 0x80
 800d7f6:	f7f8 fb7f 	bl	8005ef8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800d7fa:	687a      	ldr	r2, [r7, #4]
 800d7fc:	23b0      	movs	r3, #176	@ 0xb0
 800d7fe:	009b      	lsls	r3, r3, #2
 800d800:	58d0      	ldr	r0, [r2, r3]
 800d802:	23c0      	movs	r3, #192	@ 0xc0
 800d804:	2200      	movs	r2, #0
 800d806:	2181      	movs	r1, #129	@ 0x81
 800d808:	f7f8 fb76 	bl	8005ef8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800d80c:	687a      	ldr	r2, [r7, #4]
 800d80e:	23b0      	movs	r3, #176	@ 0xb0
 800d810:	009b      	lsls	r3, r3, #2
 800d812:	58d0      	ldr	r0, [r2, r3]
 800d814:	2388      	movs	r3, #136	@ 0x88
 800d816:	005b      	lsls	r3, r3, #1
 800d818:	2200      	movs	r2, #0
 800d81a:	2101      	movs	r1, #1
 800d81c:	f7f8 fb6c 	bl	8005ef8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800d820:	687a      	ldr	r2, [r7, #4]
 800d822:	23b0      	movs	r3, #176	@ 0xb0
 800d824:	009b      	lsls	r3, r3, #2
 800d826:	58d0      	ldr	r0, [r2, r3]
 800d828:	2380      	movs	r3, #128	@ 0x80
 800d82a:	005b      	lsls	r3, r3, #1
 800d82c:	2200      	movs	r2, #0
 800d82e:	2182      	movs	r1, #130	@ 0x82
 800d830:	f7f8 fb62 	bl	8005ef8 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800d834:	2300      	movs	r3, #0
}
 800d836:	0018      	movs	r0, r3
 800d838:	46bd      	mov	sp, r7
 800d83a:	b002      	add	sp, #8
 800d83c:	bd80      	pop	{r7, pc}
 800d83e:	46c0      	nop			@ (mov r8, r8)
 800d840:	20001734 	.word	0x20001734
 800d844:	40005c00 	.word	0x40005c00

0800d848 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d848:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d84a:	b085      	sub	sp, #20
 800d84c:	af00      	add	r7, sp, #0
 800d84e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d850:	210f      	movs	r1, #15
 800d852:	187b      	adds	r3, r7, r1
 800d854:	2200      	movs	r2, #0
 800d856:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d858:	260e      	movs	r6, #14
 800d85a:	19bb      	adds	r3, r7, r6
 800d85c:	2200      	movs	r2, #0
 800d85e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d860:	687a      	ldr	r2, [r7, #4]
 800d862:	23b0      	movs	r3, #176	@ 0xb0
 800d864:	009b      	lsls	r3, r3, #2
 800d866:	58d3      	ldr	r3, [r2, r3]
 800d868:	000d      	movs	r5, r1
 800d86a:	187c      	adds	r4, r7, r1
 800d86c:	0018      	movs	r0, r3
 800d86e:	f7f6 fe79 	bl	8004564 <HAL_PCD_Start>
 800d872:	0003      	movs	r3, r0
 800d874:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d876:	19bc      	adds	r4, r7, r6
 800d878:	197b      	adds	r3, r7, r5
 800d87a:	781b      	ldrb	r3, [r3, #0]
 800d87c:	0018      	movs	r0, r3
 800d87e:	f000 f9ba 	bl	800dbf6 <USBD_Get_USB_Status>
 800d882:	0003      	movs	r3, r0
 800d884:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800d886:	19bb      	adds	r3, r7, r6
 800d888:	781b      	ldrb	r3, [r3, #0]
}
 800d88a:	0018      	movs	r0, r3
 800d88c:	46bd      	mov	sp, r7
 800d88e:	b005      	add	sp, #20
 800d890:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d892 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d892:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d894:	b085      	sub	sp, #20
 800d896:	af00      	add	r7, sp, #0
 800d898:	6078      	str	r0, [r7, #4]
 800d89a:	000c      	movs	r4, r1
 800d89c:	0010      	movs	r0, r2
 800d89e:	0019      	movs	r1, r3
 800d8a0:	1cfb      	adds	r3, r7, #3
 800d8a2:	1c22      	adds	r2, r4, #0
 800d8a4:	701a      	strb	r2, [r3, #0]
 800d8a6:	1cbb      	adds	r3, r7, #2
 800d8a8:	1c02      	adds	r2, r0, #0
 800d8aa:	701a      	strb	r2, [r3, #0]
 800d8ac:	003b      	movs	r3, r7
 800d8ae:	1c0a      	adds	r2, r1, #0
 800d8b0:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d8b2:	260f      	movs	r6, #15
 800d8b4:	19bb      	adds	r3, r7, r6
 800d8b6:	2200      	movs	r2, #0
 800d8b8:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d8ba:	250e      	movs	r5, #14
 800d8bc:	197b      	adds	r3, r7, r5
 800d8be:	2200      	movs	r2, #0
 800d8c0:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d8c2:	687a      	ldr	r2, [r7, #4]
 800d8c4:	23b0      	movs	r3, #176	@ 0xb0
 800d8c6:	009b      	lsls	r3, r3, #2
 800d8c8:	58d0      	ldr	r0, [r2, r3]
 800d8ca:	19bc      	adds	r4, r7, r6
 800d8cc:	1cbb      	adds	r3, r7, #2
 800d8ce:	781d      	ldrb	r5, [r3, #0]
 800d8d0:	003b      	movs	r3, r7
 800d8d2:	881a      	ldrh	r2, [r3, #0]
 800d8d4:	1cfb      	adds	r3, r7, #3
 800d8d6:	7819      	ldrb	r1, [r3, #0]
 800d8d8:	002b      	movs	r3, r5
 800d8da:	f7f6 ffd7 	bl	800488c <HAL_PCD_EP_Open>
 800d8de:	0003      	movs	r3, r0
 800d8e0:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d8e2:	250e      	movs	r5, #14
 800d8e4:	197c      	adds	r4, r7, r5
 800d8e6:	19bb      	adds	r3, r7, r6
 800d8e8:	781b      	ldrb	r3, [r3, #0]
 800d8ea:	0018      	movs	r0, r3
 800d8ec:	f000 f983 	bl	800dbf6 <USBD_Get_USB_Status>
 800d8f0:	0003      	movs	r3, r0
 800d8f2:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800d8f4:	197b      	adds	r3, r7, r5
 800d8f6:	781b      	ldrb	r3, [r3, #0]
}
 800d8f8:	0018      	movs	r0, r3
 800d8fa:	46bd      	mov	sp, r7
 800d8fc:	b005      	add	sp, #20
 800d8fe:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d900 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d900:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d902:	b085      	sub	sp, #20
 800d904:	af00      	add	r7, sp, #0
 800d906:	6078      	str	r0, [r7, #4]
 800d908:	000a      	movs	r2, r1
 800d90a:	1cfb      	adds	r3, r7, #3
 800d90c:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d90e:	210f      	movs	r1, #15
 800d910:	187b      	adds	r3, r7, r1
 800d912:	2200      	movs	r2, #0
 800d914:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d916:	260e      	movs	r6, #14
 800d918:	19bb      	adds	r3, r7, r6
 800d91a:	2200      	movs	r2, #0
 800d91c:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d91e:	687a      	ldr	r2, [r7, #4]
 800d920:	23b0      	movs	r3, #176	@ 0xb0
 800d922:	009b      	lsls	r3, r3, #2
 800d924:	58d2      	ldr	r2, [r2, r3]
 800d926:	000d      	movs	r5, r1
 800d928:	187c      	adds	r4, r7, r1
 800d92a:	1cfb      	adds	r3, r7, #3
 800d92c:	781b      	ldrb	r3, [r3, #0]
 800d92e:	0019      	movs	r1, r3
 800d930:	0010      	movs	r0, r2
 800d932:	f7f7 f81a 	bl	800496a <HAL_PCD_EP_Close>
 800d936:	0003      	movs	r3, r0
 800d938:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d93a:	19bc      	adds	r4, r7, r6
 800d93c:	197b      	adds	r3, r7, r5
 800d93e:	781b      	ldrb	r3, [r3, #0]
 800d940:	0018      	movs	r0, r3
 800d942:	f000 f958 	bl	800dbf6 <USBD_Get_USB_Status>
 800d946:	0003      	movs	r3, r0
 800d948:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800d94a:	19bb      	adds	r3, r7, r6
 800d94c:	781b      	ldrb	r3, [r3, #0]
}
 800d94e:	0018      	movs	r0, r3
 800d950:	46bd      	mov	sp, r7
 800d952:	b005      	add	sp, #20
 800d954:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d956 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d956:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d958:	b085      	sub	sp, #20
 800d95a:	af00      	add	r7, sp, #0
 800d95c:	6078      	str	r0, [r7, #4]
 800d95e:	000a      	movs	r2, r1
 800d960:	1cfb      	adds	r3, r7, #3
 800d962:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d964:	210f      	movs	r1, #15
 800d966:	187b      	adds	r3, r7, r1
 800d968:	2200      	movs	r2, #0
 800d96a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d96c:	260e      	movs	r6, #14
 800d96e:	19bb      	adds	r3, r7, r6
 800d970:	2200      	movs	r2, #0
 800d972:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d974:	687a      	ldr	r2, [r7, #4]
 800d976:	23b0      	movs	r3, #176	@ 0xb0
 800d978:	009b      	lsls	r3, r3, #2
 800d97a:	58d2      	ldr	r2, [r2, r3]
 800d97c:	000d      	movs	r5, r1
 800d97e:	187c      	adds	r4, r7, r1
 800d980:	1cfb      	adds	r3, r7, #3
 800d982:	781b      	ldrb	r3, [r3, #0]
 800d984:	0019      	movs	r1, r3
 800d986:	0010      	movs	r0, r2
 800d988:	f7f7 f8cc 	bl	8004b24 <HAL_PCD_EP_SetStall>
 800d98c:	0003      	movs	r3, r0
 800d98e:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d990:	19bc      	adds	r4, r7, r6
 800d992:	197b      	adds	r3, r7, r5
 800d994:	781b      	ldrb	r3, [r3, #0]
 800d996:	0018      	movs	r0, r3
 800d998:	f000 f92d 	bl	800dbf6 <USBD_Get_USB_Status>
 800d99c:	0003      	movs	r3, r0
 800d99e:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800d9a0:	19bb      	adds	r3, r7, r6
 800d9a2:	781b      	ldrb	r3, [r3, #0]
}
 800d9a4:	0018      	movs	r0, r3
 800d9a6:	46bd      	mov	sp, r7
 800d9a8:	b005      	add	sp, #20
 800d9aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800d9ac <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d9ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d9ae:	b085      	sub	sp, #20
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	6078      	str	r0, [r7, #4]
 800d9b4:	000a      	movs	r2, r1
 800d9b6:	1cfb      	adds	r3, r7, #3
 800d9b8:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d9ba:	210f      	movs	r1, #15
 800d9bc:	187b      	adds	r3, r7, r1
 800d9be:	2200      	movs	r2, #0
 800d9c0:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d9c2:	260e      	movs	r6, #14
 800d9c4:	19bb      	adds	r3, r7, r6
 800d9c6:	2200      	movs	r2, #0
 800d9c8:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d9ca:	687a      	ldr	r2, [r7, #4]
 800d9cc:	23b0      	movs	r3, #176	@ 0xb0
 800d9ce:	009b      	lsls	r3, r3, #2
 800d9d0:	58d2      	ldr	r2, [r2, r3]
 800d9d2:	000d      	movs	r5, r1
 800d9d4:	187c      	adds	r4, r7, r1
 800d9d6:	1cfb      	adds	r3, r7, #3
 800d9d8:	781b      	ldrb	r3, [r3, #0]
 800d9da:	0019      	movs	r1, r3
 800d9dc:	0010      	movs	r0, r2
 800d9de:	f7f7 f8fd 	bl	8004bdc <HAL_PCD_EP_ClrStall>
 800d9e2:	0003      	movs	r3, r0
 800d9e4:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d9e6:	19bc      	adds	r4, r7, r6
 800d9e8:	197b      	adds	r3, r7, r5
 800d9ea:	781b      	ldrb	r3, [r3, #0]
 800d9ec:	0018      	movs	r0, r3
 800d9ee:	f000 f902 	bl	800dbf6 <USBD_Get_USB_Status>
 800d9f2:	0003      	movs	r3, r0
 800d9f4:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800d9f6:	19bb      	adds	r3, r7, r6
 800d9f8:	781b      	ldrb	r3, [r3, #0]
}
 800d9fa:	0018      	movs	r0, r3
 800d9fc:	46bd      	mov	sp, r7
 800d9fe:	b005      	add	sp, #20
 800da00:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800da02 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800da02:	b580      	push	{r7, lr}
 800da04:	b084      	sub	sp, #16
 800da06:	af00      	add	r7, sp, #0
 800da08:	6078      	str	r0, [r7, #4]
 800da0a:	000a      	movs	r2, r1
 800da0c:	1cfb      	adds	r3, r7, #3
 800da0e:	701a      	strb	r2, [r3, #0]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800da10:	687a      	ldr	r2, [r7, #4]
 800da12:	23b0      	movs	r3, #176	@ 0xb0
 800da14:	009b      	lsls	r3, r3, #2
 800da16:	58d3      	ldr	r3, [r2, r3]
 800da18:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800da1a:	1cfb      	adds	r3, r7, #3
 800da1c:	781b      	ldrb	r3, [r3, #0]
 800da1e:	b25b      	sxtb	r3, r3
 800da20:	2b00      	cmp	r3, #0
 800da22:	da0c      	bge.n	800da3e <USBD_LL_IsStallEP+0x3c>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800da24:	1cfb      	adds	r3, r7, #3
 800da26:	781b      	ldrb	r3, [r3, #0]
 800da28:	227f      	movs	r2, #127	@ 0x7f
 800da2a:	401a      	ands	r2, r3
 800da2c:	68f9      	ldr	r1, [r7, #12]
 800da2e:	0013      	movs	r3, r2
 800da30:	009b      	lsls	r3, r3, #2
 800da32:	189b      	adds	r3, r3, r2
 800da34:	00db      	lsls	r3, r3, #3
 800da36:	18cb      	adds	r3, r1, r3
 800da38:	3312      	adds	r3, #18
 800da3a:	781b      	ldrb	r3, [r3, #0]
 800da3c:	e00d      	b.n	800da5a <USBD_LL_IsStallEP+0x58>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800da3e:	1cfb      	adds	r3, r7, #3
 800da40:	781b      	ldrb	r3, [r3, #0]
 800da42:	227f      	movs	r2, #127	@ 0x7f
 800da44:	401a      	ands	r2, r3
 800da46:	68f8      	ldr	r0, [r7, #12]
 800da48:	23a9      	movs	r3, #169	@ 0xa9
 800da4a:	0059      	lsls	r1, r3, #1
 800da4c:	0013      	movs	r3, r2
 800da4e:	009b      	lsls	r3, r3, #2
 800da50:	189b      	adds	r3, r3, r2
 800da52:	00db      	lsls	r3, r3, #3
 800da54:	18c3      	adds	r3, r0, r3
 800da56:	185b      	adds	r3, r3, r1
 800da58:	781b      	ldrb	r3, [r3, #0]
  }
}
 800da5a:	0018      	movs	r0, r3
 800da5c:	46bd      	mov	sp, r7
 800da5e:	b004      	add	sp, #16
 800da60:	bd80      	pop	{r7, pc}

0800da62 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800da62:	b5f0      	push	{r4, r5, r6, r7, lr}
 800da64:	b085      	sub	sp, #20
 800da66:	af00      	add	r7, sp, #0
 800da68:	6078      	str	r0, [r7, #4]
 800da6a:	000a      	movs	r2, r1
 800da6c:	1cfb      	adds	r3, r7, #3
 800da6e:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da70:	210f      	movs	r1, #15
 800da72:	187b      	adds	r3, r7, r1
 800da74:	2200      	movs	r2, #0
 800da76:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da78:	260e      	movs	r6, #14
 800da7a:	19bb      	adds	r3, r7, r6
 800da7c:	2200      	movs	r2, #0
 800da7e:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800da80:	687a      	ldr	r2, [r7, #4]
 800da82:	23b0      	movs	r3, #176	@ 0xb0
 800da84:	009b      	lsls	r3, r3, #2
 800da86:	58d2      	ldr	r2, [r2, r3]
 800da88:	000d      	movs	r5, r1
 800da8a:	187c      	adds	r4, r7, r1
 800da8c:	1cfb      	adds	r3, r7, #3
 800da8e:	781b      	ldrb	r3, [r3, #0]
 800da90:	0019      	movs	r1, r3
 800da92:	0010      	movs	r0, r2
 800da94:	f7f6 fed0 	bl	8004838 <HAL_PCD_SetAddress>
 800da98:	0003      	movs	r3, r0
 800da9a:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800da9c:	19bc      	adds	r4, r7, r6
 800da9e:	197b      	adds	r3, r7, r5
 800daa0:	781b      	ldrb	r3, [r3, #0]
 800daa2:	0018      	movs	r0, r3
 800daa4:	f000 f8a7 	bl	800dbf6 <USBD_Get_USB_Status>
 800daa8:	0003      	movs	r3, r0
 800daaa:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800daac:	19bb      	adds	r3, r7, r6
 800daae:	781b      	ldrb	r3, [r3, #0]
}
 800dab0:	0018      	movs	r0, r3
 800dab2:	46bd      	mov	sp, r7
 800dab4:	b005      	add	sp, #20
 800dab6:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800dab8 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800dab8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800daba:	b087      	sub	sp, #28
 800dabc:	af00      	add	r7, sp, #0
 800dabe:	60f8      	str	r0, [r7, #12]
 800dac0:	0008      	movs	r0, r1
 800dac2:	607a      	str	r2, [r7, #4]
 800dac4:	0019      	movs	r1, r3
 800dac6:	230b      	movs	r3, #11
 800dac8:	18fb      	adds	r3, r7, r3
 800daca:	1c02      	adds	r2, r0, #0
 800dacc:	701a      	strb	r2, [r3, #0]
 800dace:	2408      	movs	r4, #8
 800dad0:	193b      	adds	r3, r7, r4
 800dad2:	1c0a      	adds	r2, r1, #0
 800dad4:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dad6:	2117      	movs	r1, #23
 800dad8:	187b      	adds	r3, r7, r1
 800dada:	2200      	movs	r2, #0
 800dadc:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dade:	2516      	movs	r5, #22
 800dae0:	197b      	adds	r3, r7, r5
 800dae2:	2200      	movs	r2, #0
 800dae4:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800dae6:	68fa      	ldr	r2, [r7, #12]
 800dae8:	23b0      	movs	r3, #176	@ 0xb0
 800daea:	009b      	lsls	r3, r3, #2
 800daec:	58d0      	ldr	r0, [r2, r3]
 800daee:	193b      	adds	r3, r7, r4
 800daf0:	881d      	ldrh	r5, [r3, #0]
 800daf2:	000e      	movs	r6, r1
 800daf4:	187c      	adds	r4, r7, r1
 800daf6:	687a      	ldr	r2, [r7, #4]
 800daf8:	230b      	movs	r3, #11
 800dafa:	18fb      	adds	r3, r7, r3
 800dafc:	7819      	ldrb	r1, [r3, #0]
 800dafe:	002b      	movs	r3, r5
 800db00:	f7f6 ffd4 	bl	8004aac <HAL_PCD_EP_Transmit>
 800db04:	0003      	movs	r3, r0
 800db06:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db08:	2516      	movs	r5, #22
 800db0a:	197c      	adds	r4, r7, r5
 800db0c:	19bb      	adds	r3, r7, r6
 800db0e:	781b      	ldrb	r3, [r3, #0]
 800db10:	0018      	movs	r0, r3
 800db12:	f000 f870 	bl	800dbf6 <USBD_Get_USB_Status>
 800db16:	0003      	movs	r3, r0
 800db18:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800db1a:	197b      	adds	r3, r7, r5
 800db1c:	781b      	ldrb	r3, [r3, #0]
}
 800db1e:	0018      	movs	r0, r3
 800db20:	46bd      	mov	sp, r7
 800db22:	b007      	add	sp, #28
 800db24:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800db26 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800db26:	b5f0      	push	{r4, r5, r6, r7, lr}
 800db28:	b087      	sub	sp, #28
 800db2a:	af00      	add	r7, sp, #0
 800db2c:	60f8      	str	r0, [r7, #12]
 800db2e:	0008      	movs	r0, r1
 800db30:	607a      	str	r2, [r7, #4]
 800db32:	0019      	movs	r1, r3
 800db34:	230b      	movs	r3, #11
 800db36:	18fb      	adds	r3, r7, r3
 800db38:	1c02      	adds	r2, r0, #0
 800db3a:	701a      	strb	r2, [r3, #0]
 800db3c:	2408      	movs	r4, #8
 800db3e:	193b      	adds	r3, r7, r4
 800db40:	1c0a      	adds	r2, r1, #0
 800db42:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db44:	2117      	movs	r1, #23
 800db46:	187b      	adds	r3, r7, r1
 800db48:	2200      	movs	r2, #0
 800db4a:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db4c:	2516      	movs	r5, #22
 800db4e:	197b      	adds	r3, r7, r5
 800db50:	2200      	movs	r2, #0
 800db52:	701a      	strb	r2, [r3, #0]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800db54:	68fa      	ldr	r2, [r7, #12]
 800db56:	23b0      	movs	r3, #176	@ 0xb0
 800db58:	009b      	lsls	r3, r3, #2
 800db5a:	58d0      	ldr	r0, [r2, r3]
 800db5c:	193b      	adds	r3, r7, r4
 800db5e:	881d      	ldrh	r5, [r3, #0]
 800db60:	000e      	movs	r6, r1
 800db62:	187c      	adds	r4, r7, r1
 800db64:	687a      	ldr	r2, [r7, #4]
 800db66:	230b      	movs	r3, #11
 800db68:	18fb      	adds	r3, r7, r3
 800db6a:	7819      	ldrb	r1, [r3, #0]
 800db6c:	002b      	movs	r3, r5
 800db6e:	f7f6 ff4d 	bl	8004a0c <HAL_PCD_EP_Receive>
 800db72:	0003      	movs	r3, r0
 800db74:	7023      	strb	r3, [r4, #0]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db76:	2516      	movs	r5, #22
 800db78:	197c      	adds	r4, r7, r5
 800db7a:	19bb      	adds	r3, r7, r6
 800db7c:	781b      	ldrb	r3, [r3, #0]
 800db7e:	0018      	movs	r0, r3
 800db80:	f000 f839 	bl	800dbf6 <USBD_Get_USB_Status>
 800db84:	0003      	movs	r3, r0
 800db86:	7023      	strb	r3, [r4, #0]

  return usb_status;
 800db88:	197b      	adds	r3, r7, r5
 800db8a:	781b      	ldrb	r3, [r3, #0]
}
 800db8c:	0018      	movs	r0, r3
 800db8e:	46bd      	mov	sp, r7
 800db90:	b007      	add	sp, #28
 800db92:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800db94 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db94:	b580      	push	{r7, lr}
 800db96:	b082      	sub	sp, #8
 800db98:	af00      	add	r7, sp, #0
 800db9a:	6078      	str	r0, [r7, #4]
 800db9c:	000a      	movs	r2, r1
 800db9e:	1cfb      	adds	r3, r7, #3
 800dba0:	701a      	strb	r2, [r3, #0]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800dba2:	687a      	ldr	r2, [r7, #4]
 800dba4:	23b0      	movs	r3, #176	@ 0xb0
 800dba6:	009b      	lsls	r3, r3, #2
 800dba8:	58d2      	ldr	r2, [r2, r3]
 800dbaa:	1cfb      	adds	r3, r7, #3
 800dbac:	781b      	ldrb	r3, [r3, #0]
 800dbae:	0019      	movs	r1, r3
 800dbb0:	0010      	movs	r0, r2
 800dbb2:	f7f6 ff62 	bl	8004a7a <HAL_PCD_EP_GetRxCount>
 800dbb6:	0003      	movs	r3, r0
}
 800dbb8:	0018      	movs	r0, r3
 800dbba:	46bd      	mov	sp, r7
 800dbbc:	b002      	add	sp, #8
 800dbbe:	bd80      	pop	{r7, pc}

0800dbc0 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800dbc0:	b580      	push	{r7, lr}
 800dbc2:	b082      	sub	sp, #8
 800dbc4:	af00      	add	r7, sp, #0
 800dbc6:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800dbc8:	4b02      	ldr	r3, [pc, #8]	@ (800dbd4 <USBD_static_malloc+0x14>)
}
 800dbca:	0018      	movs	r0, r3
 800dbcc:	46bd      	mov	sp, r7
 800dbce:	b002      	add	sp, #8
 800dbd0:	bd80      	pop	{r7, pc}
 800dbd2:	46c0      	nop			@ (mov r8, r8)
 800dbd4:	20001a10 	.word	0x20001a10

0800dbd8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800dbd8:	b580      	push	{r7, lr}
 800dbda:	b082      	sub	sp, #8
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	6078      	str	r0, [r7, #4]

}
 800dbe0:	46c0      	nop			@ (mov r8, r8)
 800dbe2:	46bd      	mov	sp, r7
 800dbe4:	b002      	add	sp, #8
 800dbe6:	bd80      	pop	{r7, pc}

0800dbe8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB Resume CallBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800dbe8:	b580      	push	{r7, lr}
 800dbea:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800dbec:	f7f4 fb7c 	bl	80022e8 <SystemClock_Config>
}
 800dbf0:	46c0      	nop			@ (mov r8, r8)
 800dbf2:	46bd      	mov	sp, r7
 800dbf4:	bd80      	pop	{r7, pc}

0800dbf6 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800dbf6:	b580      	push	{r7, lr}
 800dbf8:	b084      	sub	sp, #16
 800dbfa:	af00      	add	r7, sp, #0
 800dbfc:	0002      	movs	r2, r0
 800dbfe:	1dfb      	adds	r3, r7, #7
 800dc00:	701a      	strb	r2, [r3, #0]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc02:	230f      	movs	r3, #15
 800dc04:	18fb      	adds	r3, r7, r3
 800dc06:	2200      	movs	r2, #0
 800dc08:	701a      	strb	r2, [r3, #0]

  switch (hal_status)
 800dc0a:	1dfb      	adds	r3, r7, #7
 800dc0c:	781b      	ldrb	r3, [r3, #0]
 800dc0e:	2b03      	cmp	r3, #3
 800dc10:	d017      	beq.n	800dc42 <USBD_Get_USB_Status+0x4c>
 800dc12:	dc1b      	bgt.n	800dc4c <USBD_Get_USB_Status+0x56>
 800dc14:	2b02      	cmp	r3, #2
 800dc16:	d00f      	beq.n	800dc38 <USBD_Get_USB_Status+0x42>
 800dc18:	dc18      	bgt.n	800dc4c <USBD_Get_USB_Status+0x56>
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d002      	beq.n	800dc24 <USBD_Get_USB_Status+0x2e>
 800dc1e:	2b01      	cmp	r3, #1
 800dc20:	d005      	beq.n	800dc2e <USBD_Get_USB_Status+0x38>
 800dc22:	e013      	b.n	800dc4c <USBD_Get_USB_Status+0x56>
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800dc24:	230f      	movs	r3, #15
 800dc26:	18fb      	adds	r3, r7, r3
 800dc28:	2200      	movs	r2, #0
 800dc2a:	701a      	strb	r2, [r3, #0]
    break;
 800dc2c:	e013      	b.n	800dc56 <USBD_Get_USB_Status+0x60>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800dc2e:	230f      	movs	r3, #15
 800dc30:	18fb      	adds	r3, r7, r3
 800dc32:	2202      	movs	r2, #2
 800dc34:	701a      	strb	r2, [r3, #0]
    break;
 800dc36:	e00e      	b.n	800dc56 <USBD_Get_USB_Status+0x60>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800dc38:	230f      	movs	r3, #15
 800dc3a:	18fb      	adds	r3, r7, r3
 800dc3c:	2201      	movs	r2, #1
 800dc3e:	701a      	strb	r2, [r3, #0]
    break;
 800dc40:	e009      	b.n	800dc56 <USBD_Get_USB_Status+0x60>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800dc42:	230f      	movs	r3, #15
 800dc44:	18fb      	adds	r3, r7, r3
 800dc46:	2202      	movs	r2, #2
 800dc48:	701a      	strb	r2, [r3, #0]
    break;
 800dc4a:	e004      	b.n	800dc56 <USBD_Get_USB_Status+0x60>
    default :
      usb_status = USBD_FAIL;
 800dc4c:	230f      	movs	r3, #15
 800dc4e:	18fb      	adds	r3, r7, r3
 800dc50:	2202      	movs	r2, #2
 800dc52:	701a      	strb	r2, [r3, #0]
    break;
 800dc54:	46c0      	nop			@ (mov r8, r8)
  }
  return usb_status;
 800dc56:	230f      	movs	r3, #15
 800dc58:	18fb      	adds	r3, r7, r3
 800dc5a:	781b      	ldrb	r3, [r3, #0]
}
 800dc5c:	0018      	movs	r0, r3
 800dc5e:	46bd      	mov	sp, r7
 800dc60:	b004      	add	sp, #16
 800dc62:	bd80      	pop	{r7, pc}

0800dc64 <dwt_initialise>:
#define VBAT_ADDRESS   (0x08)
#define VTEMP_ADDRESS  (0x09)
#define XTRIM_ADDRESS  (0x1E)

int dwt_initialise(int config)
{
 800dc64:	b5b0      	push	{r4, r5, r7, lr}
 800dc66:	b086      	sub	sp, #24
 800dc68:	af00      	add	r7, sp, #0
 800dc6a:	6078      	str	r0, [r7, #4]
    uint16 otp_xtaltrim_and_rev = 0;
 800dc6c:	2316      	movs	r3, #22
 800dc6e:	18fb      	adds	r3, r7, r3
 800dc70:	2200      	movs	r2, #0
 800dc72:	801a      	strh	r2, [r3, #0]
    uint32 ldo_tune = 0;
 800dc74:	2300      	movs	r3, #0
 800dc76:	613b      	str	r3, [r7, #16]

    pdw1000local->dblbuffon = 0; // - set to 0 - meaning double buffer mode is off by default
 800dc78:	4ba0      	ldr	r3, [pc, #640]	@ (800defc <dwt_initialise+0x298>)
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	2200      	movs	r2, #0
 800dc7e:	751a      	strb	r2, [r3, #20]
    pdw1000local->wait4resp = 0; // - set to 0 - meaning wait for response not active
 800dc80:	4b9e      	ldr	r3, [pc, #632]	@ (800defc <dwt_initialise+0x298>)
 800dc82:	681b      	ldr	r3, [r3, #0]
 800dc84:	2200      	movs	r2, #0
 800dc86:	755a      	strb	r2, [r3, #21]
    pdw1000local->sleep_mode = 0; // - set to 0 - meaning sleep mode has not been configured
 800dc88:	4b9c      	ldr	r3, [pc, #624]	@ (800defc <dwt_initialise+0x298>)
 800dc8a:	681b      	ldr	r3, [r3, #0]
 800dc8c:	2200      	movs	r2, #0
 800dc8e:	82da      	strh	r2, [r3, #22]

    pdw1000local->cbTxDone = NULL;
 800dc90:	4b9a      	ldr	r3, [pc, #616]	@ (800defc <dwt_initialise+0x298>)
 800dc92:	681b      	ldr	r3, [r3, #0]
 800dc94:	2200      	movs	r2, #0
 800dc96:	629a      	str	r2, [r3, #40]	@ 0x28
    pdw1000local->cbRxOk = NULL;
 800dc98:	4b98      	ldr	r3, [pc, #608]	@ (800defc <dwt_initialise+0x298>)
 800dc9a:	681b      	ldr	r3, [r3, #0]
 800dc9c:	2200      	movs	r2, #0
 800dc9e:	62da      	str	r2, [r3, #44]	@ 0x2c
    pdw1000local->cbRxTo = NULL;
 800dca0:	4b96      	ldr	r3, [pc, #600]	@ (800defc <dwt_initialise+0x298>)
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	2200      	movs	r2, #0
 800dca6:	631a      	str	r2, [r3, #48]	@ 0x30
    pdw1000local->cbRxErr = NULL;
 800dca8:	4b94      	ldr	r3, [pc, #592]	@ (800defc <dwt_initialise+0x298>)
 800dcaa:	681b      	ldr	r3, [r3, #0]
 800dcac:	2200      	movs	r2, #0
 800dcae:	635a      	str	r2, [r3, #52]	@ 0x34
#if DWT_API_ERROR_CHECK
    pdw1000local->otp_mask = config ; // Save the READ_OTP config mask
#endif

    // Read and validate device ID, return -1 if not recognised
    if (DWT_DEVICE_ID != dwt_readdevid()) // MP IC ONLY (i.e. DW1000) FOR THIS CODE
 800dcb0:	f000 f92c 	bl	800df0c <dwt_readdevid>
 800dcb4:	0003      	movs	r3, r0
 800dcb6:	4a92      	ldr	r2, [pc, #584]	@ (800df00 <dwt_initialise+0x29c>)
 800dcb8:	4293      	cmp	r3, r2
 800dcba:	d002      	beq.n	800dcc2 <dwt_initialise+0x5e>
    {
        return DWT_ERROR ;
 800dcbc:	2301      	movs	r3, #1
 800dcbe:	425b      	negs	r3, r3
 800dcc0:	e118      	b.n	800def4 <dwt_initialise+0x290>
    }

    if(!(DWT_DW_WAKE_UP & config)) // Don't reset the device if DWT_DW_WAKE_UP bit is set, e.g. when calling this API after wake up
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	2202      	movs	r2, #2
 800dcc6:	4013      	ands	r3, r2
 800dcc8:	d101      	bne.n	800dcce <dwt_initialise+0x6a>
    {
        dwt_softreset(); // Make sure the device is completely reset before starting initialisation
 800dcca:	f000 ffd1 	bl	800ec70 <dwt_softreset>
    }

    if(!((DWT_DW_WAKE_UP & config) && ((DWT_READ_OTP_TMP | DWT_READ_OTP_BAT | DWT_READ_OTP_LID | DWT_READ_OTP_PID | DWT_DW_WUP_RD_OTPREV)& config)))
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	2202      	movs	r2, #2
 800dcd2:	4013      	ands	r3, r2
 800dcd4:	d003      	beq.n	800dcde <dwt_initialise+0x7a>
 800dcd6:	687b      	ldr	r3, [r7, #4]
 800dcd8:	22f8      	movs	r2, #248	@ 0xf8
 800dcda:	4013      	ands	r3, r2
 800dcdc:	d102      	bne.n	800dce4 <dwt_initialise+0x80>
    {
        _dwt_enableclocks(FORCE_SYS_XTI); // NOTE: set system clock to XTI - this is necessary to make sure the values read by _dwt_otpread are reliable
 800dcde:	2000      	movs	r0, #0
 800dce0:	f000 fdb2 	bl	800e848 <_dwt_enableclocks>
    }                                  // when not reading from OTP, clocks don't need to change.

    // Configure the CPLL lock detect
    dwt_write8bitoffsetreg(EXT_SYNC_ID, EC_CTRL_OFFSET, EC_CTRL_PLLLCK);
 800dce4:	2204      	movs	r2, #4
 800dce6:	2100      	movs	r1, #0
 800dce8:	2024      	movs	r0, #36	@ 0x24
 800dcea:	f000 fc95 	bl	800e618 <dwt_write8bitoffsetreg>

    // When DW1000 IC is initialised from power up, then the LDO value should be kicked from OTP, otherwise if this API is called after
    // DW1000 IC has been woken up (DWT_DW_WAKE_UP bit is set) this can be skipped as LDO would have already been automatically
    // kicked/loaded on wake up
    if(!(DWT_DW_WAKE_UP & config))
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	2202      	movs	r2, #2
 800dcf2:	4013      	ands	r3, r2
 800dcf4:	d118      	bne.n	800dd28 <dwt_initialise+0xc4>
    {
        // Load LDO tune from OTP and kick it if there is a value actually programmed.
        ldo_tune = _dwt_otpread(LDOTUNE_ADDRESS);
 800dcf6:	2004      	movs	r0, #4
 800dcf8:	f000 fce8 	bl	800e6cc <_dwt_otpread>
 800dcfc:	0003      	movs	r3, r0
 800dcfe:	613b      	str	r3, [r7, #16]
        if((ldo_tune & 0xFF) != 0)
 800dd00:	693b      	ldr	r3, [r7, #16]
 800dd02:	22ff      	movs	r2, #255	@ 0xff
 800dd04:	4013      	ands	r3, r2
 800dd06:	d021      	beq.n	800dd4c <dwt_initialise+0xe8>
        {
            // Kick LDO tune
            dwt_write8bitoffsetreg(OTP_IF_ID, OTP_SF, OTP_SF_LDO_KICK); // Set load LDO kick bit
 800dd08:	2202      	movs	r2, #2
 800dd0a:	2112      	movs	r1, #18
 800dd0c:	202d      	movs	r0, #45	@ 0x2d
 800dd0e:	f000 fc83 	bl	800e618 <dwt_write8bitoffsetreg>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO; // LDO tune must be kicked at wake-up
 800dd12:	4b7a      	ldr	r3, [pc, #488]	@ (800defc <dwt_initialise+0x298>)
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	8ada      	ldrh	r2, [r3, #22]
 800dd18:	4b78      	ldr	r3, [pc, #480]	@ (800defc <dwt_initialise+0x298>)
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	2180      	movs	r1, #128	@ 0x80
 800dd1e:	0149      	lsls	r1, r1, #5
 800dd20:	430a      	orrs	r2, r1
 800dd22:	b292      	uxth	r2, r2
 800dd24:	82da      	strh	r2, [r3, #22]
 800dd26:	e011      	b.n	800dd4c <dwt_initialise+0xe8>
        }
    }
    else
    {   //if LDOTUNE reg contains value different from default it means it was kicked from OTP and thus set AON_WCFG_ONW_LLDO.
        if(dwt_read32bitoffsetreg(RF_CONF_ID, LDOTUNE) != LDOTUNE_DEFAULT)
 800dd28:	2130      	movs	r1, #48	@ 0x30
 800dd2a:	2028      	movs	r0, #40	@ 0x28
 800dd2c:	f000 fc16 	bl	800e55c <dwt_read32bitoffsetreg>
 800dd30:	0003      	movs	r3, r0
 800dd32:	4a74      	ldr	r2, [pc, #464]	@ (800df04 <dwt_initialise+0x2a0>)
 800dd34:	4293      	cmp	r3, r2
 800dd36:	d009      	beq.n	800dd4c <dwt_initialise+0xe8>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDO;
 800dd38:	4b70      	ldr	r3, [pc, #448]	@ (800defc <dwt_initialise+0x298>)
 800dd3a:	681b      	ldr	r3, [r3, #0]
 800dd3c:	8ada      	ldrh	r2, [r3, #22]
 800dd3e:	4b6f      	ldr	r3, [pc, #444]	@ (800defc <dwt_initialise+0x298>)
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	2180      	movs	r1, #128	@ 0x80
 800dd44:	0149      	lsls	r1, r1, #5
 800dd46:	430a      	orrs	r2, r1
 800dd48:	b292      	uxth	r2, r2
 800dd4a:	82da      	strh	r2, [r3, #22]
    }

    if((!(DWT_DW_WAKE_UP & config)) || ((DWT_DW_WAKE_UP & config) && (DWT_DW_WUP_RD_OTPREV & config)))
 800dd4c:	687b      	ldr	r3, [r7, #4]
 800dd4e:	2202      	movs	r2, #2
 800dd50:	4013      	ands	r3, r2
 800dd52:	d007      	beq.n	800dd64 <dwt_initialise+0x100>
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	2202      	movs	r2, #2
 800dd58:	4013      	ands	r3, r2
 800dd5a:	d013      	beq.n	800dd84 <dwt_initialise+0x120>
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	2208      	movs	r2, #8
 800dd60:	4013      	ands	r3, r2
 800dd62:	d00f      	beq.n	800dd84 <dwt_initialise+0x120>
    {
        // Read OTP revision number
        otp_xtaltrim_and_rev = _dwt_otpread(XTRIM_ADDRESS) & 0xffff;        // Read 32 bit value, XTAL trim val is in low octet-0 (5 bits)
 800dd64:	201e      	movs	r0, #30
 800dd66:	f000 fcb1 	bl	800e6cc <_dwt_otpread>
 800dd6a:	0002      	movs	r2, r0
 800dd6c:	2116      	movs	r1, #22
 800dd6e:	187b      	adds	r3, r7, r1
 800dd70:	801a      	strh	r2, [r3, #0]
        pdw1000local->otprev = (otp_xtaltrim_and_rev >> 8) & 0xff;          // OTP revision is the next byte
 800dd72:	187b      	adds	r3, r7, r1
 800dd74:	881b      	ldrh	r3, [r3, #0]
 800dd76:	0a1b      	lsrs	r3, r3, #8
 800dd78:	b29a      	uxth	r2, r3
 800dd7a:	4b60      	ldr	r3, [pc, #384]	@ (800defc <dwt_initialise+0x298>)
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	b2d2      	uxtb	r2, r2
 800dd80:	72da      	strb	r2, [r3, #11]
 800dd82:	e003      	b.n	800dd8c <dwt_initialise+0x128>
    }
    else
        pdw1000local->otprev = 0; // If OTP valuse are not used, if this API is called after DW1000 IC has been woken up
 800dd84:	4b5d      	ldr	r3, [pc, #372]	@ (800defc <dwt_initialise+0x298>)
 800dd86:	681b      	ldr	r3, [r3, #0]
 800dd88:	2200      	movs	r2, #0
 800dd8a:	72da      	strb	r2, [r3, #11]
                                  // (DWT_DW_WAKE_UP bit is set), set otprev to 0

    if(!(DWT_DW_WAKE_UP & config))
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	2202      	movs	r2, #2
 800dd90:	4013      	ands	r3, r2
 800dd92:	d10f      	bne.n	800ddb4 <dwt_initialise+0x150>
    {
        // XTAL trim value is set in OTP for DW1000 module and EVK/TREK boards but that might not be the case in a custom design
        if ((otp_xtaltrim_and_rev & 0x1F) == 0) // A value of 0 means that the crystal has not been trimmed
 800dd94:	2116      	movs	r1, #22
 800dd96:	187b      	adds	r3, r7, r1
 800dd98:	881b      	ldrh	r3, [r3, #0]
 800dd9a:	221f      	movs	r2, #31
 800dd9c:	4013      	ands	r3, r2
 800dd9e:	d102      	bne.n	800dda6 <dwt_initialise+0x142>
        {
            otp_xtaltrim_and_rev = FS_XTALT_MIDRANGE ; // Set to mid-range if no calibration value inside
 800dda0:	187b      	adds	r3, r7, r1
 800dda2:	2210      	movs	r2, #16
 800dda4:	801a      	strh	r2, [r3, #0]
        }
        // Configure XTAL trim
        dwt_setxtaltrim((uint8)otp_xtaltrim_and_rev);
 800dda6:	2316      	movs	r3, #22
 800dda8:	18fb      	adds	r3, r7, r3
 800ddaa:	881b      	ldrh	r3, [r3, #0]
 800ddac:	b2db      	uxtb	r3, r3
 800ddae:	0018      	movs	r0, r3
 800ddb0:	f000 ff84 	bl	800ecbc <dwt_setxtaltrim>
    }

    if(DWT_READ_OTP_PID & config)
 800ddb4:	687b      	ldr	r3, [r7, #4]
 800ddb6:	2210      	movs	r2, #16
 800ddb8:	4013      	ands	r3, r2
 800ddba:	d007      	beq.n	800ddcc <dwt_initialise+0x168>
    {
        // Load Part from OTP
        pdw1000local->partID = _dwt_otpread(PARTID_ADDRESS);
 800ddbc:	4b4f      	ldr	r3, [pc, #316]	@ (800defc <dwt_initialise+0x298>)
 800ddbe:	681c      	ldr	r4, [r3, #0]
 800ddc0:	2006      	movs	r0, #6
 800ddc2:	f000 fc83 	bl	800e6cc <_dwt_otpread>
 800ddc6:	0003      	movs	r3, r0
 800ddc8:	6023      	str	r3, [r4, #0]
 800ddca:	e003      	b.n	800ddd4 <dwt_initialise+0x170>
    }
    else
    {
        pdw1000local->partID = 0;
 800ddcc:	4b4b      	ldr	r3, [pc, #300]	@ (800defc <dwt_initialise+0x298>)
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	2200      	movs	r2, #0
 800ddd2:	601a      	str	r2, [r3, #0]
    }

    if(DWT_READ_OTP_LID & config)
 800ddd4:	687b      	ldr	r3, [r7, #4]
 800ddd6:	2220      	movs	r2, #32
 800ddd8:	4013      	ands	r3, r2
 800ddda:	d007      	beq.n	800ddec <dwt_initialise+0x188>
    {
        // Load Lot ID from OTP
        pdw1000local->lotID = _dwt_otpread(LOTID_ADDRESS);
 800dddc:	4b47      	ldr	r3, [pc, #284]	@ (800defc <dwt_initialise+0x298>)
 800ddde:	681c      	ldr	r4, [r3, #0]
 800dde0:	2007      	movs	r0, #7
 800dde2:	f000 fc73 	bl	800e6cc <_dwt_otpread>
 800dde6:	0003      	movs	r3, r0
 800dde8:	6063      	str	r3, [r4, #4]
 800ddea:	e003      	b.n	800ddf4 <dwt_initialise+0x190>
    }
    else
    {
        pdw1000local->lotID = 0;
 800ddec:	4b43      	ldr	r3, [pc, #268]	@ (800defc <dwt_initialise+0x298>)
 800ddee:	681b      	ldr	r3, [r3, #0]
 800ddf0:	2200      	movs	r2, #0
 800ddf2:	605a      	str	r2, [r3, #4]
    }

    if(DWT_READ_OTP_BAT & config)
 800ddf4:	687b      	ldr	r3, [r7, #4]
 800ddf6:	2240      	movs	r2, #64	@ 0x40
 800ddf8:	4013      	ands	r3, r2
 800ddfa:	d008      	beq.n	800de0e <dwt_initialise+0x1aa>
    {
        // Load VBAT from OTP
        pdw1000local->vBatP = _dwt_otpread(VBAT_ADDRESS) & 0xff;
 800ddfc:	2008      	movs	r0, #8
 800ddfe:	f000 fc65 	bl	800e6cc <_dwt_otpread>
 800de02:	0002      	movs	r2, r0
 800de04:	4b3d      	ldr	r3, [pc, #244]	@ (800defc <dwt_initialise+0x298>)
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	b2d2      	uxtb	r2, r2
 800de0a:	721a      	strb	r2, [r3, #8]
 800de0c:	e003      	b.n	800de16 <dwt_initialise+0x1b2>
    }
    else
    {
        pdw1000local->vBatP = 0;
 800de0e:	4b3b      	ldr	r3, [pc, #236]	@ (800defc <dwt_initialise+0x298>)
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	2200      	movs	r2, #0
 800de14:	721a      	strb	r2, [r3, #8]
    }

    if(DWT_READ_OTP_TMP & config)
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	2280      	movs	r2, #128	@ 0x80
 800de1a:	4013      	ands	r3, r2
 800de1c:	d008      	beq.n	800de30 <dwt_initialise+0x1cc>
    {
        // Load TEMP from OTP
        pdw1000local->tempP = _dwt_otpread(VTEMP_ADDRESS) & 0xff;
 800de1e:	2009      	movs	r0, #9
 800de20:	f000 fc54 	bl	800e6cc <_dwt_otpread>
 800de24:	0002      	movs	r2, r0
 800de26:	4b35      	ldr	r3, [pc, #212]	@ (800defc <dwt_initialise+0x298>)
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	b2d2      	uxtb	r2, r2
 800de2c:	725a      	strb	r2, [r3, #9]
 800de2e:	e003      	b.n	800de38 <dwt_initialise+0x1d4>
    }
    else
    {
        pdw1000local->tempP = 0;
 800de30:	4b32      	ldr	r3, [pc, #200]	@ (800defc <dwt_initialise+0x298>)
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	2200      	movs	r2, #0
 800de36:	725a      	strb	r2, [r3, #9]
    }

    // Load leading edge detect code (LDE/microcode)
    if(!(DWT_DW_WAKE_UP & config))
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	2202      	movs	r2, #2
 800de3c:	4013      	ands	r3, r2
 800de3e:	d127      	bne.n	800de90 <dwt_initialise+0x22c>
    {
        if(DWT_LOADUCODE & config)
 800de40:	687b      	ldr	r3, [r7, #4]
 800de42:	2201      	movs	r2, #1
 800de44:	4013      	ands	r3, r2
 800de46:	d00c      	beq.n	800de62 <dwt_initialise+0x1fe>
        {
            _dwt_loaducodefromrom();
 800de48:	f000 fc98 	bl	800e77c <_dwt_loaducodefromrom>
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE; // microcode must be loaded at wake-up if loaded on initialisation
 800de4c:	4b2b      	ldr	r3, [pc, #172]	@ (800defc <dwt_initialise+0x298>)
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	8ada      	ldrh	r2, [r3, #22]
 800de52:	4b2a      	ldr	r3, [pc, #168]	@ (800defc <dwt_initialise+0x298>)
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	2180      	movs	r1, #128	@ 0x80
 800de58:	0109      	lsls	r1, r1, #4
 800de5a:	430a      	orrs	r2, r1
 800de5c:	b292      	uxth	r2, r2
 800de5e:	82da      	strh	r2, [r3, #22]
 800de60:	e024      	b.n	800deac <dwt_initialise+0x248>
        }
        else // Should disable the LDERUN bit enable if LDE has not been loaded
        {
            uint16 rega = dwt_read16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1) ;
 800de62:	250e      	movs	r5, #14
 800de64:	197c      	adds	r4, r7, r5
 800de66:	2105      	movs	r1, #5
 800de68:	2036      	movs	r0, #54	@ 0x36
 800de6a:	f000 fb9e 	bl	800e5aa <dwt_read16bitoffsetreg>
 800de6e:	0003      	movs	r3, r0
 800de70:	8023      	strh	r3, [r4, #0]
            rega &= 0xFDFF ; // Clear LDERUN bit
 800de72:	0028      	movs	r0, r5
 800de74:	183b      	adds	r3, r7, r0
 800de76:	183a      	adds	r2, r7, r0
 800de78:	8812      	ldrh	r2, [r2, #0]
 800de7a:	4923      	ldr	r1, [pc, #140]	@ (800df08 <dwt_initialise+0x2a4>)
 800de7c:	400a      	ands	r2, r1
 800de7e:	801a      	strh	r2, [r3, #0]
            dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET+1, rega) ;
 800de80:	183b      	adds	r3, r7, r0
 800de82:	881b      	ldrh	r3, [r3, #0]
 800de84:	001a      	movs	r2, r3
 800de86:	2105      	movs	r1, #5
 800de88:	2036      	movs	r0, #54	@ 0x36
 800de8a:	f000 fbd8 	bl	800e63e <dwt_write16bitoffsetreg>
 800de8e:	e00d      	b.n	800deac <dwt_initialise+0x248>
        }
    }
    else //if DWT_DW_WUP_NO_UCODE is set then assume that the UCODE was loaded from ROM (i.e. DWT_LOADUCODE was set on power up),
    {     //thus set AON_WCFG_ONW_LLDE, otherwise don't set the AON_WCFG_ONW_LLDE bit in the sleep_mode configuration
        if((DWT_DW_WUP_NO_UCODE & config) == 0)
 800de90:	687b      	ldr	r3, [r7, #4]
 800de92:	2204      	movs	r2, #4
 800de94:	4013      	ands	r3, r2
 800de96:	d109      	bne.n	800deac <dwt_initialise+0x248>
        {
            pdw1000local->sleep_mode |= AON_WCFG_ONW_LLDE;
 800de98:	4b18      	ldr	r3, [pc, #96]	@ (800defc <dwt_initialise+0x298>)
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	8ada      	ldrh	r2, [r3, #22]
 800de9e:	4b17      	ldr	r3, [pc, #92]	@ (800defc <dwt_initialise+0x298>)
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	2180      	movs	r1, #128	@ 0x80
 800dea4:	0109      	lsls	r1, r1, #4
 800dea6:	430a      	orrs	r2, r1
 800dea8:	b292      	uxth	r2, r2
 800deaa:	82da      	strh	r2, [r3, #22]
        }
    }

    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 800deac:	2001      	movs	r0, #1
 800deae:	f000 fccb 	bl	800e848 <_dwt_enableclocks>

    // The 3 bits in AON CFG1 register must be cleared to ensure proper operation of the DW1000 in DEEPSLEEP mode.
    dwt_write8bitoffsetreg(AON_ID, AON_CFG1_OFFSET, 0x00);
 800deb2:	2200      	movs	r2, #0
 800deb4:	210a      	movs	r1, #10
 800deb6:	202c      	movs	r0, #44	@ 0x2c
 800deb8:	f000 fbae 	bl	800e618 <dwt_write8bitoffsetreg>

    // Read system register / store local copy
    pdw1000local->sysCFGreg = dwt_read32bitreg(SYS_CFG_ID) ; // Read sysconfig register
 800debc:	4b0f      	ldr	r3, [pc, #60]	@ (800defc <dwt_initialise+0x298>)
 800debe:	681c      	ldr	r4, [r3, #0]
 800dec0:	2100      	movs	r1, #0
 800dec2:	2004      	movs	r0, #4
 800dec4:	f000 fb4a 	bl	800e55c <dwt_read32bitoffsetreg>
 800dec8:	0003      	movs	r3, r0
 800deca:	6123      	str	r3, [r4, #16]
    pdw1000local->longFrames = (pdw1000local->sysCFGreg & SYS_CFG_PHR_MODE_11) >> SYS_CFG_PHR_MODE_SHFT ; //configure longFrames
 800decc:	4b0b      	ldr	r3, [pc, #44]	@ (800defc <dwt_initialise+0x298>)
 800dece:	681b      	ldr	r3, [r3, #0]
 800ded0:	691b      	ldr	r3, [r3, #16]
 800ded2:	0c1b      	lsrs	r3, r3, #16
 800ded4:	b2da      	uxtb	r2, r3
 800ded6:	4b09      	ldr	r3, [pc, #36]	@ (800defc <dwt_initialise+0x298>)
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	2103      	movs	r1, #3
 800dedc:	400a      	ands	r2, r1
 800dede:	b2d2      	uxtb	r2, r2
 800dee0:	729a      	strb	r2, [r3, #10]

    pdw1000local->txFCTRL = dwt_read32bitreg(TX_FCTRL_ID) ;
 800dee2:	4b06      	ldr	r3, [pc, #24]	@ (800defc <dwt_initialise+0x298>)
 800dee4:	681c      	ldr	r4, [r3, #0]
 800dee6:	2100      	movs	r1, #0
 800dee8:	2008      	movs	r0, #8
 800deea:	f000 fb37 	bl	800e55c <dwt_read32bitoffsetreg>
 800deee:	0003      	movs	r3, r0
 800def0:	60e3      	str	r3, [r4, #12]

    return DWT_SUCCESS ;
 800def2:	2300      	movs	r3, #0

} // end dwt_initialise()
 800def4:	0018      	movs	r0, r3
 800def6:	46bd      	mov	sp, r7
 800def8:	b006      	add	sp, #24
 800defa:	bdb0      	pop	{r4, r5, r7, pc}
 800defc:	200001f0 	.word	0x200001f0
 800df00:	deca0130 	.word	0xdeca0130
 800df04:	88888888 	.word	0x88888888
 800df08:	fffffdff 	.word	0xfffffdff

0800df0c <dwt_readdevid>:
 * output parameters
 *
 * returns the read value which for DW1000 is 0xDECA0130
 */
uint32 dwt_readdevid(void)
{
 800df0c:	b580      	push	{r7, lr}
 800df0e:	af00      	add	r7, sp, #0
    return dwt_read32bitoffsetreg(DEV_ID_ID,0);
 800df10:	2100      	movs	r1, #0
 800df12:	2000      	movs	r0, #0
 800df14:	f000 fb22 	bl	800e55c <dwt_read32bitoffsetreg>
 800df18:	0003      	movs	r3, r0
}
 800df1a:	0018      	movs	r0, r3
 800df1c:	46bd      	mov	sp, r7
 800df1e:	bd80      	pop	{r7, pc}

0800df20 <dwt_configuretxrf>:
 * output parameters
 *
 * no return value
 */
void dwt_configuretxrf(dwt_txconfig_t *config)
{
 800df20:	b580      	push	{r7, lr}
 800df22:	b082      	sub	sp, #8
 800df24:	af00      	add	r7, sp, #0
 800df26:	6078      	str	r0, [r7, #4]

    // Configure RF TX PG_DELAY
    dwt_write8bitoffsetreg(TX_CAL_ID, TC_PGDELAY_OFFSET, config->PGdly);
 800df28:	687b      	ldr	r3, [r7, #4]
 800df2a:	781b      	ldrb	r3, [r3, #0]
 800df2c:	001a      	movs	r2, r3
 800df2e:	210b      	movs	r1, #11
 800df30:	202a      	movs	r0, #42	@ 0x2a
 800df32:	f000 fb71 	bl	800e618 <dwt_write8bitoffsetreg>

    // Configure TX power
    dwt_write32bitreg(TX_POWER_ID, config->power);
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	685b      	ldr	r3, [r3, #4]
 800df3a:	001a      	movs	r2, r3
 800df3c:	2100      	movs	r1, #0
 800df3e:	201e      	movs	r0, #30
 800df40:	f000 fb9d 	bl	800e67e <dwt_write32bitoffsetreg>

}
 800df44:	46c0      	nop			@ (mov r8, r8)
 800df46:	46bd      	mov	sp, r7
 800df48:	b002      	add	sp, #8
 800df4a:	bd80      	pop	{r7, pc}

0800df4c <dwt_configure>:
 * output parameters
 *
 * no return value
 */
void dwt_configure(dwt_config_t *config)
{
 800df4c:	b5b0      	push	{r4, r5, r7, lr}
 800df4e:	b086      	sub	sp, #24
 800df50:	af00      	add	r7, sp, #0
 800df52:	6078      	str	r0, [r7, #4]
    uint8 nsSfd_result  = 0;
 800df54:	2317      	movs	r3, #23
 800df56:	18fb      	adds	r3, r7, r3
 800df58:	2200      	movs	r2, #0
 800df5a:	701a      	strb	r2, [r3, #0]
    uint8 useDWnsSFD = 0;
 800df5c:	2316      	movs	r3, #22
 800df5e:	18fb      	adds	r3, r7, r3
 800df60:	2200      	movs	r2, #0
 800df62:	701a      	strb	r2, [r3, #0]
    uint8 chan = config->chan ;
 800df64:	2013      	movs	r0, #19
 800df66:	183b      	adds	r3, r7, r0
 800df68:	687a      	ldr	r2, [r7, #4]
 800df6a:	7812      	ldrb	r2, [r2, #0]
 800df6c:	701a      	strb	r2, [r3, #0]
    uint32 regval ;
    uint16 reg16 = lde_replicaCoeff[config->rxCode];
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	795b      	ldrb	r3, [r3, #5]
 800df72:	0019      	movs	r1, r3
 800df74:	2314      	movs	r3, #20
 800df76:	18fb      	adds	r3, r7, r3
 800df78:	4ab6      	ldr	r2, [pc, #728]	@ (800e254 <dwt_configure+0x308>)
 800df7a:	0049      	lsls	r1, r1, #1
 800df7c:	5a8a      	ldrh	r2, [r1, r2]
 800df7e:	801a      	strh	r2, [r3, #0]
    uint8 prfIndex = config->prf - DWT_PRF_16M;
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	785a      	ldrb	r2, [r3, #1]
 800df84:	2312      	movs	r3, #18
 800df86:	18fb      	adds	r3, r7, r3
 800df88:	3a01      	subs	r2, #1
 800df8a:	701a      	strb	r2, [r3, #0]
    uint8 bw = ((chan == 4) || (chan == 7)) ? 1 : 0 ; // Select wide or narrow band
 800df8c:	183b      	adds	r3, r7, r0
 800df8e:	781b      	ldrb	r3, [r3, #0]
 800df90:	2b04      	cmp	r3, #4
 800df92:	d003      	beq.n	800df9c <dwt_configure+0x50>
 800df94:	183b      	adds	r3, r7, r0
 800df96:	781b      	ldrb	r3, [r3, #0]
 800df98:	2b07      	cmp	r3, #7
 800df9a:	d101      	bne.n	800dfa0 <dwt_configure+0x54>
 800df9c:	2201      	movs	r2, #1
 800df9e:	e000      	b.n	800dfa2 <dwt_configure+0x56>
 800dfa0:	2200      	movs	r2, #0
 800dfa2:	2311      	movs	r3, #17
 800dfa4:	18fb      	adds	r3, r7, r3
 800dfa6:	701a      	strb	r2, [r3, #0]
           || (config->txPreambLength == DWT_PLEN_2048) || (config->txPreambLength == DWT_PLEN_4096));
    assert((config->phrMode == DWT_PHRMODE_STD) || (config->phrMode == DWT_PHRMODE_EXT));
#endif

    // For 110 kbps we need a special setup
    if(DWT_BR_110K == config->dataRate)
 800dfa8:	687b      	ldr	r3, [r7, #4]
 800dfaa:	79db      	ldrb	r3, [r3, #7]
 800dfac:	2b00      	cmp	r3, #0
 800dfae:	d10f      	bne.n	800dfd0 <dwt_configure+0x84>
    {
        pdw1000local->sysCFGreg |= SYS_CFG_RXM110K ;
 800dfb0:	4ba9      	ldr	r3, [pc, #676]	@ (800e258 <dwt_configure+0x30c>)
 800dfb2:	681b      	ldr	r3, [r3, #0]
 800dfb4:	691a      	ldr	r2, [r3, #16]
 800dfb6:	4ba8      	ldr	r3, [pc, #672]	@ (800e258 <dwt_configure+0x30c>)
 800dfb8:	681b      	ldr	r3, [r3, #0]
 800dfba:	2180      	movs	r1, #128	@ 0x80
 800dfbc:	03c9      	lsls	r1, r1, #15
 800dfbe:	430a      	orrs	r2, r1
 800dfc0:	611a      	str	r2, [r3, #16]
        reg16 >>= 3; // lde_replicaCoeff must be divided by 8
 800dfc2:	2214      	movs	r2, #20
 800dfc4:	18bb      	adds	r3, r7, r2
 800dfc6:	18ba      	adds	r2, r7, r2
 800dfc8:	8812      	ldrh	r2, [r2, #0]
 800dfca:	08d2      	lsrs	r2, r2, #3
 800dfcc:	801a      	strh	r2, [r3, #0]
 800dfce:	e007      	b.n	800dfe0 <dwt_configure+0x94>
    }
    else
    {
        pdw1000local->sysCFGreg &= (~SYS_CFG_RXM110K) ;
 800dfd0:	4ba1      	ldr	r3, [pc, #644]	@ (800e258 <dwt_configure+0x30c>)
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	691a      	ldr	r2, [r3, #16]
 800dfd6:	4ba0      	ldr	r3, [pc, #640]	@ (800e258 <dwt_configure+0x30c>)
 800dfd8:	681b      	ldr	r3, [r3, #0]
 800dfda:	49a0      	ldr	r1, [pc, #640]	@ (800e25c <dwt_configure+0x310>)
 800dfdc:	400a      	ands	r2, r1
 800dfde:	611a      	str	r2, [r3, #16]
    }

    pdw1000local->longFrames = config->phrMode ;
 800dfe0:	4b9d      	ldr	r3, [pc, #628]	@ (800e258 <dwt_configure+0x30c>)
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	687a      	ldr	r2, [r7, #4]
 800dfe6:	7a12      	ldrb	r2, [r2, #8]
 800dfe8:	729a      	strb	r2, [r3, #10]

    pdw1000local->sysCFGreg &= ~SYS_CFG_PHR_MODE_11;
 800dfea:	4b9b      	ldr	r3, [pc, #620]	@ (800e258 <dwt_configure+0x30c>)
 800dfec:	681b      	ldr	r3, [r3, #0]
 800dfee:	691a      	ldr	r2, [r3, #16]
 800dff0:	4b99      	ldr	r3, [pc, #612]	@ (800e258 <dwt_configure+0x30c>)
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	499a      	ldr	r1, [pc, #616]	@ (800e260 <dwt_configure+0x314>)
 800dff6:	400a      	ands	r2, r1
 800dff8:	611a      	str	r2, [r3, #16]
    pdw1000local->sysCFGreg |= (SYS_CFG_PHR_MODE_11 & ((uint32)config->phrMode << SYS_CFG_PHR_MODE_SHFT));
 800dffa:	4b97      	ldr	r3, [pc, #604]	@ (800e258 <dwt_configure+0x30c>)
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	6919      	ldr	r1, [r3, #16]
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	7a1b      	ldrb	r3, [r3, #8]
 800e004:	041a      	lsls	r2, r3, #16
 800e006:	23c0      	movs	r3, #192	@ 0xc0
 800e008:	029b      	lsls	r3, r3, #10
 800e00a:	401a      	ands	r2, r3
 800e00c:	4b92      	ldr	r3, [pc, #584]	@ (800e258 <dwt_configure+0x30c>)
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	430a      	orrs	r2, r1
 800e012:	611a      	str	r2, [r3, #16]

    dwt_write32bitreg(SYS_CFG_ID,pdw1000local->sysCFGreg) ;
 800e014:	4b90      	ldr	r3, [pc, #576]	@ (800e258 <dwt_configure+0x30c>)
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	691b      	ldr	r3, [r3, #16]
 800e01a:	001a      	movs	r2, r3
 800e01c:	2100      	movs	r1, #0
 800e01e:	2004      	movs	r0, #4
 800e020:	f000 fb2d 	bl	800e67e <dwt_write32bitoffsetreg>
    // Set the lde_replicaCoeff
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_REPC_OFFSET, reg16) ;
 800e024:	2314      	movs	r3, #20
 800e026:	18fb      	adds	r3, r7, r3
 800e028:	881b      	ldrh	r3, [r3, #0]
 800e02a:	498e      	ldr	r1, [pc, #568]	@ (800e264 <dwt_configure+0x318>)
 800e02c:	001a      	movs	r2, r3
 800e02e:	202e      	movs	r0, #46	@ 0x2e
 800e030:	f000 fb05 	bl	800e63e <dwt_write16bitoffsetreg>

    _dwt_configlde(prfIndex);
 800e034:	2512      	movs	r5, #18
 800e036:	197b      	adds	r3, r7, r5
 800e038:	781b      	ldrb	r3, [r3, #0]
 800e03a:	0018      	movs	r0, r3
 800e03c:	f000 fb78 	bl	800e730 <_dwt_configlde>

    // Configure PLL2/RF PLL block CFG/TUNE (for a given channel)
    dwt_write32bitoffsetreg(FS_CTRL_ID, FS_PLLCFG_OFFSET, fs_pll_cfg[chan_idx[chan]]);
 800e040:	2413      	movs	r4, #19
 800e042:	193b      	adds	r3, r7, r4
 800e044:	781b      	ldrb	r3, [r3, #0]
 800e046:	4a88      	ldr	r2, [pc, #544]	@ (800e268 <dwt_configure+0x31c>)
 800e048:	5cd3      	ldrb	r3, [r2, r3]
 800e04a:	001a      	movs	r2, r3
 800e04c:	4b87      	ldr	r3, [pc, #540]	@ (800e26c <dwt_configure+0x320>)
 800e04e:	0092      	lsls	r2, r2, #2
 800e050:	58d3      	ldr	r3, [r2, r3]
 800e052:	001a      	movs	r2, r3
 800e054:	2107      	movs	r1, #7
 800e056:	202b      	movs	r0, #43	@ 0x2b
 800e058:	f000 fb11 	bl	800e67e <dwt_write32bitoffsetreg>
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_PLLTUNE_OFFSET, fs_pll_tune[chan_idx[chan]]);
 800e05c:	193b      	adds	r3, r7, r4
 800e05e:	781b      	ldrb	r3, [r3, #0]
 800e060:	4a81      	ldr	r2, [pc, #516]	@ (800e268 <dwt_configure+0x31c>)
 800e062:	5cd3      	ldrb	r3, [r2, r3]
 800e064:	001a      	movs	r2, r3
 800e066:	4b82      	ldr	r3, [pc, #520]	@ (800e270 <dwt_configure+0x324>)
 800e068:	5c9b      	ldrb	r3, [r3, r2]
 800e06a:	001a      	movs	r2, r3
 800e06c:	210b      	movs	r1, #11
 800e06e:	202b      	movs	r0, #43	@ 0x2b
 800e070:	f000 fad2 	bl	800e618 <dwt_write8bitoffsetreg>

    // Configure RF RX blocks (for specified channel/bandwidth)
    dwt_write8bitoffsetreg(RF_CONF_ID, RF_RXCTRLH_OFFSET, rx_config[bw]);
 800e074:	2311      	movs	r3, #17
 800e076:	18fb      	adds	r3, r7, r3
 800e078:	781b      	ldrb	r3, [r3, #0]
 800e07a:	4a7e      	ldr	r2, [pc, #504]	@ (800e274 <dwt_configure+0x328>)
 800e07c:	5cd3      	ldrb	r3, [r2, r3]
 800e07e:	001a      	movs	r2, r3
 800e080:	210b      	movs	r1, #11
 800e082:	2028      	movs	r0, #40	@ 0x28
 800e084:	f000 fac8 	bl	800e618 <dwt_write8bitoffsetreg>

    // Configure RF TX blocks (for specified channel and PRF)
    // Configure RF TX control
    dwt_write32bitoffsetreg(RF_CONF_ID, RF_TXCTRL_OFFSET, tx_config[chan_idx[chan]]);
 800e088:	193b      	adds	r3, r7, r4
 800e08a:	781b      	ldrb	r3, [r3, #0]
 800e08c:	4a76      	ldr	r2, [pc, #472]	@ (800e268 <dwt_configure+0x31c>)
 800e08e:	5cd3      	ldrb	r3, [r2, r3]
 800e090:	001a      	movs	r2, r3
 800e092:	4b79      	ldr	r3, [pc, #484]	@ (800e278 <dwt_configure+0x32c>)
 800e094:	0092      	lsls	r2, r2, #2
 800e096:	58d3      	ldr	r3, [r2, r3]
 800e098:	001a      	movs	r2, r3
 800e09a:	210c      	movs	r1, #12
 800e09c:	2028      	movs	r0, #40	@ 0x28
 800e09e:	f000 faee 	bl	800e67e <dwt_write32bitoffsetreg>

    // Configure the baseband parameters (for specified PRF, bit rate, PAC, and SFD settings)
    // DTUNE0
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE0b_OFFSET, sftsh[config->dataRate][config->nsSFD]);
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	79db      	ldrb	r3, [r3, #7]
 800e0a6:	001a      	movs	r2, r3
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	799b      	ldrb	r3, [r3, #6]
 800e0ac:	0019      	movs	r1, r3
 800e0ae:	4b73      	ldr	r3, [pc, #460]	@ (800e27c <dwt_configure+0x330>)
 800e0b0:	0052      	lsls	r2, r2, #1
 800e0b2:	1852      	adds	r2, r2, r1
 800e0b4:	0052      	lsls	r2, r2, #1
 800e0b6:	5ad3      	ldrh	r3, [r2, r3]
 800e0b8:	001a      	movs	r2, r3
 800e0ba:	2102      	movs	r1, #2
 800e0bc:	2027      	movs	r0, #39	@ 0x27
 800e0be:	f000 fabe 	bl	800e63e <dwt_write16bitoffsetreg>

    // DTUNE1
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1a_OFFSET, dtune1[prfIndex]);
 800e0c2:	197b      	adds	r3, r7, r5
 800e0c4:	781a      	ldrb	r2, [r3, #0]
 800e0c6:	4b6e      	ldr	r3, [pc, #440]	@ (800e280 <dwt_configure+0x334>)
 800e0c8:	0052      	lsls	r2, r2, #1
 800e0ca:	5ad3      	ldrh	r3, [r2, r3]
 800e0cc:	001a      	movs	r2, r3
 800e0ce:	2104      	movs	r1, #4
 800e0d0:	2027      	movs	r0, #39	@ 0x27
 800e0d2:	f000 fab4 	bl	800e63e <dwt_write16bitoffsetreg>

    if(config->dataRate == DWT_BR_110K)
 800e0d6:	687b      	ldr	r3, [r7, #4]
 800e0d8:	79db      	ldrb	r3, [r3, #7]
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d105      	bne.n	800e0ea <dwt_configure+0x19e>
    {
        dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_110K);
 800e0de:	2264      	movs	r2, #100	@ 0x64
 800e0e0:	2106      	movs	r1, #6
 800e0e2:	2027      	movs	r0, #39	@ 0x27
 800e0e4:	f000 faab 	bl	800e63e <dwt_write16bitoffsetreg>
 800e0e8:	e018      	b.n	800e11c <dwt_configure+0x1d0>
    }
    else
    {
        if(config->txPreambLength == DWT_PLEN_64)
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	789b      	ldrb	r3, [r3, #2]
 800e0ee:	2b04      	cmp	r3, #4
 800e0f0:	d10a      	bne.n	800e108 <dwt_configure+0x1bc>
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_6M8_PRE64);
 800e0f2:	2210      	movs	r2, #16
 800e0f4:	2106      	movs	r1, #6
 800e0f6:	2027      	movs	r0, #39	@ 0x27
 800e0f8:	f000 faa1 	bl	800e63e <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE64);
 800e0fc:	2210      	movs	r2, #16
 800e0fe:	2126      	movs	r1, #38	@ 0x26
 800e100:	2027      	movs	r0, #39	@ 0x27
 800e102:	f000 fa89 	bl	800e618 <dwt_write8bitoffsetreg>
 800e106:	e009      	b.n	800e11c <dwt_configure+0x1d0>
        }
        else
        {
            dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_TUNE1b_OFFSET, DRX_TUNE1b_850K_6M8);
 800e108:	2220      	movs	r2, #32
 800e10a:	2106      	movs	r1, #6
 800e10c:	2027      	movs	r0, #39	@ 0x27
 800e10e:	f000 fa96 	bl	800e63e <dwt_write16bitoffsetreg>
            dwt_write8bitoffsetreg(DRX_CONF_ID, DRX_TUNE4H_OFFSET, DRX_TUNE4H_PRE128PLUS);
 800e112:	2228      	movs	r2, #40	@ 0x28
 800e114:	2126      	movs	r1, #38	@ 0x26
 800e116:	2027      	movs	r0, #39	@ 0x27
 800e118:	f000 fa7e 	bl	800e618 <dwt_write8bitoffsetreg>
        }
    }

    // DTUNE2
    dwt_write32bitoffsetreg(DRX_CONF_ID, DRX_TUNE2_OFFSET, digital_bb_config[prfIndex][config->rxPAC]);
 800e11c:	2312      	movs	r3, #18
 800e11e:	18fb      	adds	r3, r7, r3
 800e120:	781a      	ldrb	r2, [r3, #0]
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	78db      	ldrb	r3, [r3, #3]
 800e126:	0019      	movs	r1, r3
 800e128:	4b56      	ldr	r3, [pc, #344]	@ (800e284 <dwt_configure+0x338>)
 800e12a:	0092      	lsls	r2, r2, #2
 800e12c:	1852      	adds	r2, r2, r1
 800e12e:	0092      	lsls	r2, r2, #2
 800e130:	58d3      	ldr	r3, [r2, r3]
 800e132:	001a      	movs	r2, r3
 800e134:	2108      	movs	r1, #8
 800e136:	2027      	movs	r0, #39	@ 0x27
 800e138:	f000 faa1 	bl	800e67e <dwt_write32bitoffsetreg>

    // DTUNE3 (SFD timeout)
    // Don't allow 0 - SFD timeout will always be enabled
    if(config->sfdTO == 0)
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	895b      	ldrh	r3, [r3, #10]
 800e140:	2b00      	cmp	r3, #0
 800e142:	d102      	bne.n	800e14a <dwt_configure+0x1fe>
    {
        config->sfdTO = DWT_SFDTOC_DEF;
 800e144:	687b      	ldr	r3, [r7, #4]
 800e146:	4a50      	ldr	r2, [pc, #320]	@ (800e288 <dwt_configure+0x33c>)
 800e148:	815a      	strh	r2, [r3, #10]
    }
    dwt_write16bitoffsetreg(DRX_CONF_ID, DRX_SFDTOC_OFFSET, config->sfdTO);
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	895b      	ldrh	r3, [r3, #10]
 800e14e:	001a      	movs	r2, r3
 800e150:	2120      	movs	r1, #32
 800e152:	2027      	movs	r0, #39	@ 0x27
 800e154:	f000 fa73 	bl	800e63e <dwt_write16bitoffsetreg>

    // Configure AGC parameters
    dwt_write32bitoffsetreg( AGC_CFG_STS_ID, 0xC, agc_config.lo32);
 800e158:	4b4c      	ldr	r3, [pc, #304]	@ (800e28c <dwt_configure+0x340>)
 800e15a:	681b      	ldr	r3, [r3, #0]
 800e15c:	001a      	movs	r2, r3
 800e15e:	210c      	movs	r1, #12
 800e160:	2023      	movs	r0, #35	@ 0x23
 800e162:	f000 fa8c 	bl	800e67e <dwt_write32bitoffsetreg>
    dwt_write16bitoffsetreg( AGC_CFG_STS_ID, 0x4, agc_config.target[prfIndex]);
 800e166:	2312      	movs	r3, #18
 800e168:	18fb      	adds	r3, r7, r3
 800e16a:	781b      	ldrb	r3, [r3, #0]
 800e16c:	4a47      	ldr	r2, [pc, #284]	@ (800e28c <dwt_configure+0x340>)
 800e16e:	005b      	lsls	r3, r3, #1
 800e170:	18d3      	adds	r3, r2, r3
 800e172:	3304      	adds	r3, #4
 800e174:	881b      	ldrh	r3, [r3, #0]
 800e176:	001a      	movs	r2, r3
 800e178:	2104      	movs	r1, #4
 800e17a:	2023      	movs	r0, #35	@ 0x23
 800e17c:	f000 fa5f 	bl	800e63e <dwt_write16bitoffsetreg>

    // Set (non-standard) user SFD for improved performance,
    if(config->nsSFD)
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	799b      	ldrb	r3, [r3, #6]
 800e184:	2b00      	cmp	r3, #0
 800e186:	d011      	beq.n	800e1ac <dwt_configure+0x260>
    {
        // Write non standard (DW) SFD length
        dwt_write8bitoffsetreg(USR_SFD_ID, 0x00, dwnsSFDlen[config->dataRate]);
 800e188:	687b      	ldr	r3, [r7, #4]
 800e18a:	79db      	ldrb	r3, [r3, #7]
 800e18c:	001a      	movs	r2, r3
 800e18e:	4b40      	ldr	r3, [pc, #256]	@ (800e290 <dwt_configure+0x344>)
 800e190:	5c9b      	ldrb	r3, [r3, r2]
 800e192:	001a      	movs	r2, r3
 800e194:	2100      	movs	r1, #0
 800e196:	2021      	movs	r0, #33	@ 0x21
 800e198:	f000 fa3e 	bl	800e618 <dwt_write8bitoffsetreg>
        nsSfd_result = 3 ;
 800e19c:	2317      	movs	r3, #23
 800e19e:	18fb      	adds	r3, r7, r3
 800e1a0:	2203      	movs	r2, #3
 800e1a2:	701a      	strb	r2, [r3, #0]
        useDWnsSFD = 1 ;
 800e1a4:	2316      	movs	r3, #22
 800e1a6:	18fb      	adds	r3, r7, r3
 800e1a8:	2201      	movs	r2, #1
 800e1aa:	701a      	strb	r2, [r3, #0]
    }
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 800e1ac:	2113      	movs	r1, #19
 800e1ae:	187b      	adds	r3, r7, r1
 800e1b0:	781b      	ldrb	r3, [r3, #0]
 800e1b2:	220f      	movs	r2, #15
 800e1b4:	401a      	ands	r2, r3
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 800e1b6:	187b      	adds	r3, r7, r1
 800e1b8:	781b      	ldrb	r3, [r3, #0]
 800e1ba:	011b      	lsls	r3, r3, #4
 800e1bc:	21ff      	movs	r1, #255	@ 0xff
 800e1be:	400b      	ands	r3, r1
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 800e1c0:	431a      	orrs	r2, r3
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	785b      	ldrb	r3, [r3, #1]
 800e1c6:	0499      	lsls	r1, r3, #18
 800e1c8:	23c0      	movs	r3, #192	@ 0xc0
 800e1ca:	031b      	lsls	r3, r3, #12
 800e1cc:	400b      	ands	r3, r1
              (CHAN_CTRL_RX_CHAN_MASK & (chan << CHAN_CTRL_RX_CHAN_SHIFT)) | // Receive Channel
 800e1ce:	431a      	orrs	r2, r3
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 800e1d0:	2317      	movs	r3, #23
 800e1d2:	18fb      	adds	r3, r7, r3
 800e1d4:	781b      	ldrb	r3, [r3, #0]
 800e1d6:	0519      	lsls	r1, r3, #20
 800e1d8:	23c0      	movs	r3, #192	@ 0xc0
 800e1da:	039b      	lsls	r3, r3, #14
 800e1dc:	400b      	ands	r3, r1
              (CHAN_CTRL_RXFPRF_MASK & ((uint32)config->prf << CHAN_CTRL_RXFPRF_SHIFT)) | // RX PRF
 800e1de:	431a      	orrs	r2, r3
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 800e1e0:	2316      	movs	r3, #22
 800e1e2:	18fb      	adds	r3, r7, r3
 800e1e4:	781b      	ldrb	r3, [r3, #0]
 800e1e6:	0459      	lsls	r1, r3, #17
 800e1e8:	2380      	movs	r3, #128	@ 0x80
 800e1ea:	029b      	lsls	r3, r3, #10
 800e1ec:	400b      	ands	r3, r1
              ((CHAN_CTRL_TNSSFD|CHAN_CTRL_RNSSFD) & ((uint32)nsSfd_result << CHAN_CTRL_TNSSFD_SHIFT)) | // nsSFD enable RX&TX
 800e1ee:	431a      	orrs	r2, r3
              (CHAN_CTRL_TX_PCOD_MASK & ((uint32)config->txCode << CHAN_CTRL_TX_PCOD_SHIFT)) | // TX Preamble Code
 800e1f0:	687b      	ldr	r3, [r7, #4]
 800e1f2:	791b      	ldrb	r3, [r3, #4]
 800e1f4:	0599      	lsls	r1, r3, #22
 800e1f6:	23f8      	movs	r3, #248	@ 0xf8
 800e1f8:	04db      	lsls	r3, r3, #19
 800e1fa:	400b      	ands	r3, r1
              (CHAN_CTRL_DWSFD & ((uint32)useDWnsSFD << CHAN_CTRL_DWSFD_SHIFT)) | // Use DW nsSFD
 800e1fc:	431a      	orrs	r2, r3
              (CHAN_CTRL_RX_PCOD_MASK & ((uint32)config->rxCode << CHAN_CTRL_RX_PCOD_SHIFT)) ; // RX Preamble Code
 800e1fe:	687b      	ldr	r3, [r7, #4]
 800e200:	795b      	ldrb	r3, [r3, #5]
 800e202:	06db      	lsls	r3, r3, #27
    regval =  (CHAN_CTRL_TX_CHAN_MASK & (chan << CHAN_CTRL_TX_CHAN_SHIFT)) | // Transmit Channel
 800e204:	4313      	orrs	r3, r2
 800e206:	60fb      	str	r3, [r7, #12]

    dwt_write32bitreg(CHAN_CTRL_ID,regval) ;
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	001a      	movs	r2, r3
 800e20c:	2100      	movs	r1, #0
 800e20e:	201f      	movs	r0, #31
 800e210:	f000 fa35 	bl	800e67e <dwt_write32bitoffsetreg>

    // Set up TX Preamble Size, PRF and Data Rate
    pdw1000local->txFCTRL = ((uint32)(config->txPreambLength | config->prf) << TX_FCTRL_TXPRF_SHFT) | ((uint32)config->dataRate << TX_FCTRL_TXBR_SHFT);
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	789a      	ldrb	r2, [r3, #2]
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	785b      	ldrb	r3, [r3, #1]
 800e21c:	4313      	orrs	r3, r2
 800e21e:	b2db      	uxtb	r3, r3
 800e220:	0419      	lsls	r1, r3, #16
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	79db      	ldrb	r3, [r3, #7]
 800e226:	035a      	lsls	r2, r3, #13
 800e228:	4b0b      	ldr	r3, [pc, #44]	@ (800e258 <dwt_configure+0x30c>)
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	430a      	orrs	r2, r1
 800e22e:	60da      	str	r2, [r3, #12]
    dwt_write32bitreg(TX_FCTRL_ID, pdw1000local->txFCTRL);
 800e230:	4b09      	ldr	r3, [pc, #36]	@ (800e258 <dwt_configure+0x30c>)
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	68db      	ldr	r3, [r3, #12]
 800e236:	001a      	movs	r2, r3
 800e238:	2100      	movs	r1, #0
 800e23a:	2008      	movs	r0, #8
 800e23c:	f000 fa1f 	bl	800e67e <dwt_write32bitoffsetreg>

    // The SFD transmit pattern is initialised by the DW1000 upon a user TX request, but (due to an IC issue) it is not done for an auto-ACK TX. The
    // SYS_CTRL write below works around this issue, by simultaneously initiating and aborting a transmission, which correctly initialises the SFD
    // after its configuration or reconfiguration.
    // This issue is not documented at the time of writing this code. It should be in next release of DW1000 User Manual (v2.09, from July 2016).
    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_TXSTRT | SYS_CTRL_TRXOFF); // Request TX start and TRX off at the same time
 800e240:	2242      	movs	r2, #66	@ 0x42
 800e242:	2100      	movs	r1, #0
 800e244:	200d      	movs	r0, #13
 800e246:	f000 f9e7 	bl	800e618 <dwt_write8bitoffsetreg>
} // end dwt_configure()
 800e24a:	46c0      	nop			@ (mov r8, r8)
 800e24c:	46bd      	mov	sp, r7
 800e24e:	b006      	add	sp, #24
 800e250:	bdb0      	pop	{r4, r5, r7, pc}
 800e252:	46c0      	nop			@ (mov r8, r8)
 800e254:	08011e0c 	.word	0x08011e0c
 800e258:	200001f0 	.word	0x200001f0
 800e25c:	ffbfffff 	.word	0xffbfffff
 800e260:	fffcffff 	.word	0xfffcffff
 800e264:	00002804 	.word	0x00002804
 800e268:	08011d8c 	.word	0x08011d8c
 800e26c:	08011dac 	.word	0x08011dac
 800e270:	08011dc4 	.word	0x08011dc4
 800e274:	08011dcc 	.word	0x08011dcc
 800e278:	08011d94 	.word	0x08011d94
 800e27c:	08011ddc 	.word	0x08011ddc
 800e280:	08011de8 	.word	0x08011de8
 800e284:	08011dec 	.word	0x08011dec
 800e288:	00001041 	.word	0x00001041
 800e28c:	08011dd0 	.word	0x08011dd0
 800e290:	08011dd8 	.word	0x08011dd8

0800e294 <dwt_setrxantennadelay>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxantennadelay(uint16 rxDelay)
{
 800e294:	b580      	push	{r7, lr}
 800e296:	b082      	sub	sp, #8
 800e298:	af00      	add	r7, sp, #0
 800e29a:	0002      	movs	r2, r0
 800e29c:	1dbb      	adds	r3, r7, #6
 800e29e:	801a      	strh	r2, [r3, #0]
    // Set the RX antenna delay for auto TX timestamp adjustment
    dwt_write16bitoffsetreg(LDE_IF_ID, LDE_RXANTD_OFFSET, rxDelay);
 800e2a0:	1dbb      	adds	r3, r7, #6
 800e2a2:	881b      	ldrh	r3, [r3, #0]
 800e2a4:	4904      	ldr	r1, [pc, #16]	@ (800e2b8 <dwt_setrxantennadelay+0x24>)
 800e2a6:	001a      	movs	r2, r3
 800e2a8:	202e      	movs	r0, #46	@ 0x2e
 800e2aa:	f000 f9c8 	bl	800e63e <dwt_write16bitoffsetreg>
}
 800e2ae:	46c0      	nop			@ (mov r8, r8)
 800e2b0:	46bd      	mov	sp, r7
 800e2b2:	b002      	add	sp, #8
 800e2b4:	bd80      	pop	{r7, pc}
 800e2b6:	46c0      	nop			@ (mov r8, r8)
 800e2b8:	00001804 	.word	0x00001804

0800e2bc <dwt_settxantennadelay>:
 * output parameters
 *
 * no return value
 */
void dwt_settxantennadelay(uint16 txDelay)
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b082      	sub	sp, #8
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	0002      	movs	r2, r0
 800e2c4:	1dbb      	adds	r3, r7, #6
 800e2c6:	801a      	strh	r2, [r3, #0]
    // Set the TX antenna delay for auto TX timestamp adjustment
    dwt_write16bitoffsetreg(TX_ANTD_ID, TX_ANTD_OFFSET, txDelay);
 800e2c8:	1dbb      	adds	r3, r7, #6
 800e2ca:	881b      	ldrh	r3, [r3, #0]
 800e2cc:	001a      	movs	r2, r3
 800e2ce:	2100      	movs	r1, #0
 800e2d0:	2018      	movs	r0, #24
 800e2d2:	f000 f9b4 	bl	800e63e <dwt_write16bitoffsetreg>
}
 800e2d6:	46c0      	nop			@ (mov r8, r8)
 800e2d8:	46bd      	mov	sp, r7
 800e2da:	b002      	add	sp, #8
 800e2dc:	bd80      	pop	{r7, pc}

0800e2de <dwt_writetxdata>:
 * output parameters
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error
 */
int dwt_writetxdata(uint16 txFrameLength, uint8 *txFrameBytes, uint16 txBufferOffset)
{
 800e2de:	b580      	push	{r7, lr}
 800e2e0:	b082      	sub	sp, #8
 800e2e2:	af00      	add	r7, sp, #0
 800e2e4:	6039      	str	r1, [r7, #0]
 800e2e6:	0011      	movs	r1, r2
 800e2e8:	1dbb      	adds	r3, r7, #6
 800e2ea:	1c02      	adds	r2, r0, #0
 800e2ec:	801a      	strh	r2, [r3, #0]
 800e2ee:	1d3b      	adds	r3, r7, #4
 800e2f0:	1c0a      	adds	r2, r1, #0
 800e2f2:	801a      	strh	r2, [r3, #0]
    assert(txFrameLength >= 2);
    assert((pdw1000local->longFrames && (txFrameLength <= 1023)) || (txFrameLength <= 127));
    assert((txBufferOffset + txFrameLength) <= 1024);
#endif

    if ((txBufferOffset + txFrameLength) <= 1024)
 800e2f4:	1d3b      	adds	r3, r7, #4
 800e2f6:	881a      	ldrh	r2, [r3, #0]
 800e2f8:	1dbb      	adds	r3, r7, #6
 800e2fa:	881b      	ldrh	r3, [r3, #0]
 800e2fc:	18d2      	adds	r2, r2, r3
 800e2fe:	2380      	movs	r3, #128	@ 0x80
 800e300:	00db      	lsls	r3, r3, #3
 800e302:	429a      	cmp	r2, r3
 800e304:	dc0d      	bgt.n	800e322 <dwt_writetxdata+0x44>
    {
        // Write the data to the IC TX buffer, (-2 bytes for auto generated CRC)
        dwt_writetodevice( TX_BUFFER_ID, txBufferOffset, txFrameLength-2, txFrameBytes);
 800e306:	1dbb      	adds	r3, r7, #6
 800e308:	881b      	ldrh	r3, [r3, #0]
 800e30a:	3b02      	subs	r3, #2
 800e30c:	0018      	movs	r0, r3
 800e30e:	683a      	ldr	r2, [r7, #0]
 800e310:	1d3b      	adds	r3, r7, #4
 800e312:	8819      	ldrh	r1, [r3, #0]
 800e314:	0013      	movs	r3, r2
 800e316:	0002      	movs	r2, r0
 800e318:	2009      	movs	r0, #9
 800e31a:	f000 f862 	bl	800e3e2 <dwt_writetodevice>
        return DWT_SUCCESS;
 800e31e:	2300      	movs	r3, #0
 800e320:	e001      	b.n	800e326 <dwt_writetxdata+0x48>
    }
    else
    {
        return DWT_ERROR;
 800e322:	2301      	movs	r3, #1
 800e324:	425b      	negs	r3, r3
    }
} // end dwt_writetxdata()
 800e326:	0018      	movs	r0, r3
 800e328:	46bd      	mov	sp, r7
 800e32a:	b002      	add	sp, #8
 800e32c:	bd80      	pop	{r7, pc}
	...

0800e330 <dwt_writetxfctrl>:
 * output parameters
 *
 * no return value
 */
void dwt_writetxfctrl(uint16 txFrameLength, uint16 txBufferOffset, int ranging)
{
 800e330:	b580      	push	{r7, lr}
 800e332:	b084      	sub	sp, #16
 800e334:	af00      	add	r7, sp, #0
 800e336:	603a      	str	r2, [r7, #0]
 800e338:	1dbb      	adds	r3, r7, #6
 800e33a:	1c02      	adds	r2, r0, #0
 800e33c:	801a      	strh	r2, [r3, #0]
 800e33e:	1d3b      	adds	r3, r7, #4
 800e340:	1c0a      	adds	r2, r1, #0
 800e342:	801a      	strh	r2, [r3, #0]
    assert((ranging == 0) || (ranging == 1))
#endif

    // Write the frame length to the TX frame control register
    // pdw1000local->txFCTRL has kept configured bit rate information
    uint32 reg32 = pdw1000local->txFCTRL | txFrameLength | ((uint32)txBufferOffset << TX_FCTRL_TXBOFFS_SHFT) | ((uint32)ranging << TX_FCTRL_TR_SHFT);
 800e344:	4b0b      	ldr	r3, [pc, #44]	@ (800e374 <dwt_writetxfctrl+0x44>)
 800e346:	681b      	ldr	r3, [r3, #0]
 800e348:	68da      	ldr	r2, [r3, #12]
 800e34a:	1dbb      	adds	r3, r7, #6
 800e34c:	881b      	ldrh	r3, [r3, #0]
 800e34e:	431a      	orrs	r2, r3
 800e350:	1d3b      	adds	r3, r7, #4
 800e352:	881b      	ldrh	r3, [r3, #0]
 800e354:	059b      	lsls	r3, r3, #22
 800e356:	431a      	orrs	r2, r3
 800e358:	683b      	ldr	r3, [r7, #0]
 800e35a:	03db      	lsls	r3, r3, #15
 800e35c:	4313      	orrs	r3, r2
 800e35e:	60fb      	str	r3, [r7, #12]
    dwt_write32bitreg(TX_FCTRL_ID, reg32);
 800e360:	68fb      	ldr	r3, [r7, #12]
 800e362:	001a      	movs	r2, r3
 800e364:	2100      	movs	r1, #0
 800e366:	2008      	movs	r0, #8
 800e368:	f000 f989 	bl	800e67e <dwt_write32bitoffsetreg>
} // end dwt_writetxfctrl()
 800e36c:	46c0      	nop			@ (mov r8, r8)
 800e36e:	46bd      	mov	sp, r7
 800e370:	b004      	add	sp, #16
 800e372:	bd80      	pop	{r7, pc}
 800e374:	200001f0 	.word	0x200001f0

0800e378 <dwt_readrxdata>:
 * output parameters
 *
 * no return value
 */
void dwt_readrxdata(uint8 *buffer, uint16 length, uint16 rxBufferOffset)
{
 800e378:	b580      	push	{r7, lr}
 800e37a:	b082      	sub	sp, #8
 800e37c:	af00      	add	r7, sp, #0
 800e37e:	6078      	str	r0, [r7, #4]
 800e380:	0008      	movs	r0, r1
 800e382:	0011      	movs	r1, r2
 800e384:	1cbb      	adds	r3, r7, #2
 800e386:	1c02      	adds	r2, r0, #0
 800e388:	801a      	strh	r2, [r3, #0]
 800e38a:	003b      	movs	r3, r7
 800e38c:	1c0a      	adds	r2, r1, #0
 800e38e:	801a      	strh	r2, [r3, #0]
    dwt_readfromdevice(RX_BUFFER_ID,rxBufferOffset,length,buffer) ;
 800e390:	1cbb      	adds	r3, r7, #2
 800e392:	881a      	ldrh	r2, [r3, #0]
 800e394:	6878      	ldr	r0, [r7, #4]
 800e396:	003b      	movs	r3, r7
 800e398:	8819      	ldrh	r1, [r3, #0]
 800e39a:	0003      	movs	r3, r0
 800e39c:	2011      	movs	r0, #17
 800e39e:	f000 f881 	bl	800e4a4 <dwt_readfromdevice>
}
 800e3a2:	46c0      	nop			@ (mov r8, r8)
 800e3a4:	46bd      	mov	sp, r7
 800e3a6:	b002      	add	sp, #8
 800e3a8:	bd80      	pop	{r7, pc}

0800e3aa <dwt_readtxtimestamp>:
 * output parameters - the timestamp buffer will contain the value after the function call
 *
 * no return value
 */
void dwt_readtxtimestamp(uint8 * timestamp)
{
 800e3aa:	b580      	push	{r7, lr}
 800e3ac:	b082      	sub	sp, #8
 800e3ae:	af00      	add	r7, sp, #0
 800e3b0:	6078      	str	r0, [r7, #4]
    dwt_readfromdevice(TX_TIME_ID, TX_TIME_TX_STAMP_OFFSET, TX_TIME_TX_STAMP_LEN, timestamp) ; // Read bytes directly into buffer
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	2205      	movs	r2, #5
 800e3b6:	2100      	movs	r1, #0
 800e3b8:	2017      	movs	r0, #23
 800e3ba:	f000 f873 	bl	800e4a4 <dwt_readfromdevice>
}
 800e3be:	46c0      	nop			@ (mov r8, r8)
 800e3c0:	46bd      	mov	sp, r7
 800e3c2:	b002      	add	sp, #8
 800e3c4:	bd80      	pop	{r7, pc}

0800e3c6 <dwt_readrxtimestamp>:
 * output parameters - the timestamp buffer will contain the value after the function call
 *
 * no return value
 */
void dwt_readrxtimestamp(uint8 * timestamp)
{
 800e3c6:	b580      	push	{r7, lr}
 800e3c8:	b082      	sub	sp, #8
 800e3ca:	af00      	add	r7, sp, #0
 800e3cc:	6078      	str	r0, [r7, #4]
    dwt_readfromdevice(RX_TIME_ID, RX_TIME_RX_STAMP_OFFSET, RX_TIME_RX_STAMP_LEN, timestamp) ; // Get the adjusted time of arrival
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	2205      	movs	r2, #5
 800e3d2:	2100      	movs	r1, #0
 800e3d4:	2015      	movs	r0, #21
 800e3d6:	f000 f865 	bl	800e4a4 <dwt_readfromdevice>
}
 800e3da:	46c0      	nop			@ (mov r8, r8)
 800e3dc:	46bd      	mov	sp, r7
 800e3de:	b002      	add	sp, #8
 800e3e0:	bd80      	pop	{r7, pc}

0800e3e2 <dwt_writetodevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    const uint8   *buffer
)
{
 800e3e2:	b590      	push	{r4, r7, lr}
 800e3e4:	b087      	sub	sp, #28
 800e3e6:	af00      	add	r7, sp, #0
 800e3e8:	60ba      	str	r2, [r7, #8]
 800e3ea:	607b      	str	r3, [r7, #4]
 800e3ec:	240e      	movs	r4, #14
 800e3ee:	193b      	adds	r3, r7, r4
 800e3f0:	1c02      	adds	r2, r0, #0
 800e3f2:	801a      	strh	r2, [r3, #0]
 800e3f4:	200c      	movs	r0, #12
 800e3f6:	183b      	adds	r3, r7, r0
 800e3f8:	1c0a      	adds	r2, r1, #0
 800e3fa:	801a      	strh	r2, [r3, #0]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 800e3fc:	2300      	movs	r3, #0
 800e3fe:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting WRITE operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 800e400:	183b      	adds	r3, r7, r0
 800e402:	881b      	ldrh	r3, [r3, #0]
 800e404:	2b00      	cmp	r3, #0
 800e406:	d10d      	bne.n	800e424 <dwt_writetodevice+0x42>
    {
        header[cnt++] = 0x80 | recordNumber ; // Bit-7 is WRITE operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 800e408:	193b      	adds	r3, r7, r4
 800e40a:	881b      	ldrh	r3, [r3, #0]
 800e40c:	b2da      	uxtb	r2, r3
 800e40e:	697b      	ldr	r3, [r7, #20]
 800e410:	1c59      	adds	r1, r3, #1
 800e412:	6179      	str	r1, [r7, #20]
 800e414:	2180      	movs	r1, #128	@ 0x80
 800e416:	4249      	negs	r1, r1
 800e418:	430a      	orrs	r2, r1
 800e41a:	b2d1      	uxtb	r1, r2
 800e41c:	2210      	movs	r2, #16
 800e41e:	18ba      	adds	r2, r7, r2
 800e420:	54d1      	strb	r1, [r2, r3]
 800e422:	e033      	b.n	800e48c <dwt_writetodevice+0xaa>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = 0xC0 | recordNumber ; // Bit-7 is WRITE operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800e424:	230e      	movs	r3, #14
 800e426:	18fb      	adds	r3, r7, r3
 800e428:	881b      	ldrh	r3, [r3, #0]
 800e42a:	b2da      	uxtb	r2, r3
 800e42c:	697b      	ldr	r3, [r7, #20]
 800e42e:	1c59      	adds	r1, r3, #1
 800e430:	6179      	str	r1, [r7, #20]
 800e432:	2140      	movs	r1, #64	@ 0x40
 800e434:	4249      	negs	r1, r1
 800e436:	430a      	orrs	r2, r1
 800e438:	b2d1      	uxtb	r1, r2
 800e43a:	2010      	movs	r0, #16
 800e43c:	183a      	adds	r2, r7, r0
 800e43e:	54d1      	strb	r1, [r2, r3]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 800e440:	210c      	movs	r1, #12
 800e442:	187b      	adds	r3, r7, r1
 800e444:	881b      	ldrh	r3, [r3, #0]
 800e446:	2b7f      	cmp	r3, #127	@ 0x7f
 800e448:	d808      	bhi.n	800e45c <dwt_writetodevice+0x7a>
        {
            header[cnt++] = (uint8)index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800e44a:	697b      	ldr	r3, [r7, #20]
 800e44c:	1c5a      	adds	r2, r3, #1
 800e44e:	617a      	str	r2, [r7, #20]
 800e450:	187a      	adds	r2, r7, r1
 800e452:	8812      	ldrh	r2, [r2, #0]
 800e454:	b2d1      	uxtb	r1, r2
 800e456:	183a      	adds	r2, r7, r0
 800e458:	54d1      	strb	r1, [r2, r3]
 800e45a:	e017      	b.n	800e48c <dwt_writetodevice+0xaa>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 800e45c:	200c      	movs	r0, #12
 800e45e:	183b      	adds	r3, r7, r0
 800e460:	881b      	ldrh	r3, [r3, #0]
 800e462:	b2da      	uxtb	r2, r3
 800e464:	697b      	ldr	r3, [r7, #20]
 800e466:	1c59      	adds	r1, r3, #1
 800e468:	6179      	str	r1, [r7, #20]
 800e46a:	2180      	movs	r1, #128	@ 0x80
 800e46c:	4249      	negs	r1, r1
 800e46e:	430a      	orrs	r2, r1
 800e470:	b2d1      	uxtb	r1, r2
 800e472:	2410      	movs	r4, #16
 800e474:	193a      	adds	r2, r7, r4
 800e476:	54d1      	strb	r1, [r2, r3]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 800e478:	183b      	adds	r3, r7, r0
 800e47a:	881b      	ldrh	r3, [r3, #0]
 800e47c:	09db      	lsrs	r3, r3, #7
 800e47e:	b299      	uxth	r1, r3
 800e480:	697b      	ldr	r3, [r7, #20]
 800e482:	1c5a      	adds	r2, r3, #1
 800e484:	617a      	str	r2, [r7, #20]
 800e486:	b2c9      	uxtb	r1, r1
 800e488:	193a      	adds	r2, r7, r4
 800e48a:	54d1      	strb	r1, [r2, r3]
        }
    }

    // Write it to the SPI
    writetospi(cnt,header,length,buffer);
 800e48c:	697b      	ldr	r3, [r7, #20]
 800e48e:	b298      	uxth	r0, r3
 800e490:	687b      	ldr	r3, [r7, #4]
 800e492:	68ba      	ldr	r2, [r7, #8]
 800e494:	2110      	movs	r1, #16
 800e496:	1879      	adds	r1, r7, r1
 800e498:	f000 fc58 	bl	800ed4c <writetospi>
} // end dwt_writetodevice()
 800e49c:	46c0      	nop			@ (mov r8, r8)
 800e49e:	46bd      	mov	sp, r7
 800e4a0:	b007      	add	sp, #28
 800e4a2:	bd90      	pop	{r4, r7, pc}

0800e4a4 <dwt_readfromdevice>:
    uint16  recordNumber,
    uint16  index,
    uint32        length,
    uint8         *buffer
)
{
 800e4a4:	b590      	push	{r4, r7, lr}
 800e4a6:	b087      	sub	sp, #28
 800e4a8:	af00      	add	r7, sp, #0
 800e4aa:	60ba      	str	r2, [r7, #8]
 800e4ac:	607b      	str	r3, [r7, #4]
 800e4ae:	240e      	movs	r4, #14
 800e4b0:	193b      	adds	r3, r7, r4
 800e4b2:	1c02      	adds	r2, r0, #0
 800e4b4:	801a      	strh	r2, [r3, #0]
 800e4b6:	200c      	movs	r0, #12
 800e4b8:	183b      	adds	r3, r7, r0
 800e4ba:	1c0a      	adds	r2, r1, #0
 800e4bc:	801a      	strh	r2, [r3, #0]
    uint8 header[3] ; // Buffer to compose header in
    int   cnt = 0; // Counter for length of header
 800e4be:	2300      	movs	r3, #0
 800e4c0:	617b      	str	r3, [r7, #20]
#ifdef DWT_API_ERROR_CHECK
    assert(recordNumber <= 0x3F); // Record number is limited to 6-bits.
#endif

    // Write message header selecting READ operation and addresses as appropriate (this is one to three bytes long)
    if (index == 0) // For index of 0, no sub-index is required
 800e4c2:	183b      	adds	r3, r7, r0
 800e4c4:	881b      	ldrh	r3, [r3, #0]
 800e4c6:	2b00      	cmp	r3, #0
 800e4c8:	d109      	bne.n	800e4de <dwt_readfromdevice+0x3a>
    {
        header[cnt++] = (uint8) recordNumber ; // Bit-7 zero is READ operation, bit-6 zero=NO sub-addressing, bits 5-0 is reg file id
 800e4ca:	697b      	ldr	r3, [r7, #20]
 800e4cc:	1c5a      	adds	r2, r3, #1
 800e4ce:	617a      	str	r2, [r7, #20]
 800e4d0:	193a      	adds	r2, r7, r4
 800e4d2:	8812      	ldrh	r2, [r2, #0]
 800e4d4:	b2d1      	uxtb	r1, r2
 800e4d6:	2210      	movs	r2, #16
 800e4d8:	18ba      	adds	r2, r7, r2
 800e4da:	54d1      	strb	r1, [r2, r3]
 800e4dc:	e032      	b.n	800e544 <dwt_readfromdevice+0xa0>
    else
    {
#ifdef DWT_API_ERROR_CHECK
        assert((index <= 0x7FFF) && ((index + length) <= 0x7FFF)); // Index and sub-addressable area are limited to 15-bits.
#endif
        header[cnt++] = (uint8)(0x40 | recordNumber) ; // Bit-7 zero is READ operation, bit-6 one=sub-address follows, bits 5-0 is reg file id
 800e4de:	230e      	movs	r3, #14
 800e4e0:	18fb      	adds	r3, r7, r3
 800e4e2:	881b      	ldrh	r3, [r3, #0]
 800e4e4:	b2da      	uxtb	r2, r3
 800e4e6:	697b      	ldr	r3, [r7, #20]
 800e4e8:	1c59      	adds	r1, r3, #1
 800e4ea:	6179      	str	r1, [r7, #20]
 800e4ec:	2140      	movs	r1, #64	@ 0x40
 800e4ee:	430a      	orrs	r2, r1
 800e4f0:	b2d1      	uxtb	r1, r2
 800e4f2:	2010      	movs	r0, #16
 800e4f4:	183a      	adds	r2, r7, r0
 800e4f6:	54d1      	strb	r1, [r2, r3]

        if (index <= 127) // For non-zero index < 127, just a single sub-index byte is required
 800e4f8:	210c      	movs	r1, #12
 800e4fa:	187b      	adds	r3, r7, r1
 800e4fc:	881b      	ldrh	r3, [r3, #0]
 800e4fe:	2b7f      	cmp	r3, #127	@ 0x7f
 800e500:	d808      	bhi.n	800e514 <dwt_readfromdevice+0x70>
        {
            header[cnt++] = (uint8) index ; // Bit-7 zero means no extension, bits 6-0 is index.
 800e502:	697b      	ldr	r3, [r7, #20]
 800e504:	1c5a      	adds	r2, r3, #1
 800e506:	617a      	str	r2, [r7, #20]
 800e508:	187a      	adds	r2, r7, r1
 800e50a:	8812      	ldrh	r2, [r2, #0]
 800e50c:	b2d1      	uxtb	r1, r2
 800e50e:	183a      	adds	r2, r7, r0
 800e510:	54d1      	strb	r1, [r2, r3]
 800e512:	e017      	b.n	800e544 <dwt_readfromdevice+0xa0>
        }
        else
        {
            header[cnt++] = 0x80 | (uint8)(index) ; // Bit-7 one means extended index, bits 6-0 is low seven bits of index.
 800e514:	200c      	movs	r0, #12
 800e516:	183b      	adds	r3, r7, r0
 800e518:	881b      	ldrh	r3, [r3, #0]
 800e51a:	b2da      	uxtb	r2, r3
 800e51c:	697b      	ldr	r3, [r7, #20]
 800e51e:	1c59      	adds	r1, r3, #1
 800e520:	6179      	str	r1, [r7, #20]
 800e522:	2180      	movs	r1, #128	@ 0x80
 800e524:	4249      	negs	r1, r1
 800e526:	430a      	orrs	r2, r1
 800e528:	b2d1      	uxtb	r1, r2
 800e52a:	2410      	movs	r4, #16
 800e52c:	193a      	adds	r2, r7, r4
 800e52e:	54d1      	strb	r1, [r2, r3]
            header[cnt++] =  (uint8) (index >> 7) ; // 8-bit value = high eight bits of index.
 800e530:	183b      	adds	r3, r7, r0
 800e532:	881b      	ldrh	r3, [r3, #0]
 800e534:	09db      	lsrs	r3, r3, #7
 800e536:	b299      	uxth	r1, r3
 800e538:	697b      	ldr	r3, [r7, #20]
 800e53a:	1c5a      	adds	r2, r3, #1
 800e53c:	617a      	str	r2, [r7, #20]
 800e53e:	b2c9      	uxtb	r1, r1
 800e540:	193a      	adds	r2, r7, r4
 800e542:	54d1      	strb	r1, [r2, r3]
        }
    }

    // Do the read from the SPI
    readfromspi(cnt, header, length, buffer);  // result is stored in the buffer
 800e544:	697b      	ldr	r3, [r7, #20]
 800e546:	b298      	uxth	r0, r3
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	68ba      	ldr	r2, [r7, #8]
 800e54c:	2110      	movs	r1, #16
 800e54e:	1879      	adds	r1, r7, r1
 800e550:	f000 fc34 	bl	800edbc <readfromspi>
} // end dwt_readfromdevice()
 800e554:	46c0      	nop			@ (mov r8, r8)
 800e556:	46bd      	mov	sp, r7
 800e558:	b007      	add	sp, #28
 800e55a:	bd90      	pop	{r4, r7, pc}

0800e55c <dwt_read32bitoffsetreg>:
 * output parameters
 *
 * returns 32 bit register value
 */
uint32 dwt_read32bitoffsetreg(int regFileID, int regOffset)
{
 800e55c:	b580      	push	{r7, lr}
 800e55e:	b086      	sub	sp, #24
 800e560:	af00      	add	r7, sp, #0
 800e562:	6078      	str	r0, [r7, #4]
 800e564:	6039      	str	r1, [r7, #0]
    uint32  regval = 0 ;
 800e566:	2300      	movs	r3, #0
 800e568:	617b      	str	r3, [r7, #20]
    int     j ;
    uint8   buffer[4] ;

    dwt_readfromdevice(regFileID,regOffset,4,buffer); // Read 4 bytes (32-bits) register into buffer
 800e56a:	687b      	ldr	r3, [r7, #4]
 800e56c:	b298      	uxth	r0, r3
 800e56e:	683b      	ldr	r3, [r7, #0]
 800e570:	b299      	uxth	r1, r3
 800e572:	230c      	movs	r3, #12
 800e574:	18fb      	adds	r3, r7, r3
 800e576:	2204      	movs	r2, #4
 800e578:	f7ff ff94 	bl	800e4a4 <dwt_readfromdevice>

    for (j = 3 ; j >= 0 ; j --)
 800e57c:	2303      	movs	r3, #3
 800e57e:	613b      	str	r3, [r7, #16]
 800e580:	e00b      	b.n	800e59a <dwt_read32bitoffsetreg+0x3e>
    {
        regval = (regval << 8) + buffer[j] ;
 800e582:	697b      	ldr	r3, [r7, #20]
 800e584:	021b      	lsls	r3, r3, #8
 800e586:	220c      	movs	r2, #12
 800e588:	18b9      	adds	r1, r7, r2
 800e58a:	693a      	ldr	r2, [r7, #16]
 800e58c:	188a      	adds	r2, r1, r2
 800e58e:	7812      	ldrb	r2, [r2, #0]
 800e590:	189b      	adds	r3, r3, r2
 800e592:	617b      	str	r3, [r7, #20]
    for (j = 3 ; j >= 0 ; j --)
 800e594:	693b      	ldr	r3, [r7, #16]
 800e596:	3b01      	subs	r3, #1
 800e598:	613b      	str	r3, [r7, #16]
 800e59a:	693b      	ldr	r3, [r7, #16]
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	daf0      	bge.n	800e582 <dwt_read32bitoffsetreg+0x26>
    }
    return regval ;
 800e5a0:	697b      	ldr	r3, [r7, #20]

} // end dwt_read32bitoffsetreg()
 800e5a2:	0018      	movs	r0, r3
 800e5a4:	46bd      	mov	sp, r7
 800e5a6:	b006      	add	sp, #24
 800e5a8:	bd80      	pop	{r7, pc}

0800e5aa <dwt_read16bitoffsetreg>:
 * output parameters
 *
 * returns 16 bit register value
 */
uint16 dwt_read16bitoffsetreg(int regFileID, int regOffset)
{
 800e5aa:	b5b0      	push	{r4, r5, r7, lr}
 800e5ac:	b084      	sub	sp, #16
 800e5ae:	af00      	add	r7, sp, #0
 800e5b0:	6078      	str	r0, [r7, #4]
 800e5b2:	6039      	str	r1, [r7, #0]
    uint16  regval = 0 ;
 800e5b4:	240e      	movs	r4, #14
 800e5b6:	193b      	adds	r3, r7, r4
 800e5b8:	2200      	movs	r2, #0
 800e5ba:	801a      	strh	r2, [r3, #0]
    uint8   buffer[2] ;

    dwt_readfromdevice(regFileID,regOffset,2,buffer); // Read 2 bytes (16-bits) register into buffer
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	b298      	uxth	r0, r3
 800e5c0:	683b      	ldr	r3, [r7, #0]
 800e5c2:	b299      	uxth	r1, r3
 800e5c4:	250c      	movs	r5, #12
 800e5c6:	197b      	adds	r3, r7, r5
 800e5c8:	2202      	movs	r2, #2
 800e5ca:	f7ff ff6b 	bl	800e4a4 <dwt_readfromdevice>

    regval = ((uint16)buffer[1] << 8) + buffer[0] ;
 800e5ce:	0029      	movs	r1, r5
 800e5d0:	187b      	adds	r3, r7, r1
 800e5d2:	785b      	ldrb	r3, [r3, #1]
 800e5d4:	021b      	lsls	r3, r3, #8
 800e5d6:	b29a      	uxth	r2, r3
 800e5d8:	187b      	adds	r3, r7, r1
 800e5da:	781b      	ldrb	r3, [r3, #0]
 800e5dc:	0019      	movs	r1, r3
 800e5de:	193b      	adds	r3, r7, r4
 800e5e0:	1852      	adds	r2, r2, r1
 800e5e2:	801a      	strh	r2, [r3, #0]
    return regval ;
 800e5e4:	193b      	adds	r3, r7, r4
 800e5e6:	881b      	ldrh	r3, [r3, #0]

} // end dwt_read16bitoffsetreg()
 800e5e8:	0018      	movs	r0, r3
 800e5ea:	46bd      	mov	sp, r7
 800e5ec:	b004      	add	sp, #16
 800e5ee:	bdb0      	pop	{r4, r5, r7, pc}

0800e5f0 <dwt_read8bitoffsetreg>:
 * output parameters
 *
 * returns 8-bit register value
 */
uint8 dwt_read8bitoffsetreg(int regFileID, int regOffset)
{
 800e5f0:	b590      	push	{r4, r7, lr}
 800e5f2:	b085      	sub	sp, #20
 800e5f4:	af00      	add	r7, sp, #0
 800e5f6:	6078      	str	r0, [r7, #4]
 800e5f8:	6039      	str	r1, [r7, #0]
    uint8 regval;

    dwt_readfromdevice(regFileID, regOffset, 1, &regval);
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	b298      	uxth	r0, r3
 800e5fe:	683b      	ldr	r3, [r7, #0]
 800e600:	b299      	uxth	r1, r3
 800e602:	240f      	movs	r4, #15
 800e604:	193b      	adds	r3, r7, r4
 800e606:	2201      	movs	r2, #1
 800e608:	f7ff ff4c 	bl	800e4a4 <dwt_readfromdevice>

    return regval ;
 800e60c:	193b      	adds	r3, r7, r4
 800e60e:	781b      	ldrb	r3, [r3, #0]
}
 800e610:	0018      	movs	r0, r3
 800e612:	46bd      	mov	sp, r7
 800e614:	b005      	add	sp, #20
 800e616:	bd90      	pop	{r4, r7, pc}

0800e618 <dwt_write8bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write8bitoffsetreg(int regFileID, int regOffset, uint8 regval)
{
 800e618:	b580      	push	{r7, lr}
 800e61a:	b084      	sub	sp, #16
 800e61c:	af00      	add	r7, sp, #0
 800e61e:	60f8      	str	r0, [r7, #12]
 800e620:	60b9      	str	r1, [r7, #8]
 800e622:	1dfb      	adds	r3, r7, #7
 800e624:	701a      	strb	r2, [r3, #0]
    dwt_writetodevice(regFileID, regOffset, 1, &regval);
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	b298      	uxth	r0, r3
 800e62a:	68bb      	ldr	r3, [r7, #8]
 800e62c:	b299      	uxth	r1, r3
 800e62e:	1dfb      	adds	r3, r7, #7
 800e630:	2201      	movs	r2, #1
 800e632:	f7ff fed6 	bl	800e3e2 <dwt_writetodevice>
}
 800e636:	46c0      	nop			@ (mov r8, r8)
 800e638:	46bd      	mov	sp, r7
 800e63a:	b004      	add	sp, #16
 800e63c:	bd80      	pop	{r7, pc}

0800e63e <dwt_write16bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write16bitoffsetreg(int regFileID, int regOffset, uint16 regval)
{
 800e63e:	b590      	push	{r4, r7, lr}
 800e640:	b087      	sub	sp, #28
 800e642:	af00      	add	r7, sp, #0
 800e644:	60f8      	str	r0, [r7, #12]
 800e646:	60b9      	str	r1, [r7, #8]
 800e648:	1dbb      	adds	r3, r7, #6
 800e64a:	801a      	strh	r2, [r3, #0]
    uint8   buffer[2] ;

    buffer[0] = regval & 0xFF;
 800e64c:	1dbb      	adds	r3, r7, #6
 800e64e:	881b      	ldrh	r3, [r3, #0]
 800e650:	b2da      	uxtb	r2, r3
 800e652:	2414      	movs	r4, #20
 800e654:	193b      	adds	r3, r7, r4
 800e656:	701a      	strb	r2, [r3, #0]
    buffer[1] = regval >> 8 ;
 800e658:	1dbb      	adds	r3, r7, #6
 800e65a:	881b      	ldrh	r3, [r3, #0]
 800e65c:	0a1b      	lsrs	r3, r3, #8
 800e65e:	b29b      	uxth	r3, r3
 800e660:	b2da      	uxtb	r2, r3
 800e662:	193b      	adds	r3, r7, r4
 800e664:	705a      	strb	r2, [r3, #1]

    dwt_writetodevice(regFileID,regOffset,2,buffer);
 800e666:	68fb      	ldr	r3, [r7, #12]
 800e668:	b298      	uxth	r0, r3
 800e66a:	68bb      	ldr	r3, [r7, #8]
 800e66c:	b299      	uxth	r1, r3
 800e66e:	193b      	adds	r3, r7, r4
 800e670:	2202      	movs	r2, #2
 800e672:	f7ff feb6 	bl	800e3e2 <dwt_writetodevice>
} // end dwt_write16bitoffsetreg()
 800e676:	46c0      	nop			@ (mov r8, r8)
 800e678:	46bd      	mov	sp, r7
 800e67a:	b007      	add	sp, #28
 800e67c:	bd90      	pop	{r4, r7, pc}

0800e67e <dwt_write32bitoffsetreg>:
 * output parameters
 *
 * no return value
 */
void dwt_write32bitoffsetreg(int regFileID, int regOffset, uint32 regval)
{
 800e67e:	b580      	push	{r7, lr}
 800e680:	b086      	sub	sp, #24
 800e682:	af00      	add	r7, sp, #0
 800e684:	60f8      	str	r0, [r7, #12]
 800e686:	60b9      	str	r1, [r7, #8]
 800e688:	607a      	str	r2, [r7, #4]
    int     j ;
    uint8   buffer[4] ;

    for ( j = 0 ; j < 4 ; j++ )
 800e68a:	2300      	movs	r3, #0
 800e68c:	617b      	str	r3, [r7, #20]
 800e68e:	e00d      	b.n	800e6ac <dwt_write32bitoffsetreg+0x2e>
    {
        buffer[j] = regval & 0xff ;
 800e690:	687b      	ldr	r3, [r7, #4]
 800e692:	b2d9      	uxtb	r1, r3
 800e694:	2310      	movs	r3, #16
 800e696:	18fa      	adds	r2, r7, r3
 800e698:	697b      	ldr	r3, [r7, #20]
 800e69a:	18d3      	adds	r3, r2, r3
 800e69c:	1c0a      	adds	r2, r1, #0
 800e69e:	701a      	strb	r2, [r3, #0]
        regval >>= 8 ;
 800e6a0:	687b      	ldr	r3, [r7, #4]
 800e6a2:	0a1b      	lsrs	r3, r3, #8
 800e6a4:	607b      	str	r3, [r7, #4]
    for ( j = 0 ; j < 4 ; j++ )
 800e6a6:	697b      	ldr	r3, [r7, #20]
 800e6a8:	3301      	adds	r3, #1
 800e6aa:	617b      	str	r3, [r7, #20]
 800e6ac:	697b      	ldr	r3, [r7, #20]
 800e6ae:	2b03      	cmp	r3, #3
 800e6b0:	ddee      	ble.n	800e690 <dwt_write32bitoffsetreg+0x12>
    }

    dwt_writetodevice(regFileID,regOffset,4,buffer);
 800e6b2:	68fb      	ldr	r3, [r7, #12]
 800e6b4:	b298      	uxth	r0, r3
 800e6b6:	68bb      	ldr	r3, [r7, #8]
 800e6b8:	b299      	uxth	r1, r3
 800e6ba:	2310      	movs	r3, #16
 800e6bc:	18fb      	adds	r3, r7, r3
 800e6be:	2204      	movs	r2, #4
 800e6c0:	f7ff fe8f 	bl	800e3e2 <dwt_writetodevice>
} // end dwt_write32bitoffsetreg()
 800e6c4:	46c0      	nop			@ (mov r8, r8)
 800e6c6:	46bd      	mov	sp, r7
 800e6c8:	b006      	add	sp, #24
 800e6ca:	bd80      	pop	{r7, pc}

0800e6cc <_dwt_otpread>:
 * output parameters
 *
 * returns the 32bit of read data
 */
uint32 _dwt_otpread(uint16 address)
{
 800e6cc:	b580      	push	{r7, lr}
 800e6ce:	b084      	sub	sp, #16
 800e6d0:	af00      	add	r7, sp, #0
 800e6d2:	0002      	movs	r2, r0
 800e6d4:	1dbb      	adds	r3, r7, #6
 800e6d6:	801a      	strh	r2, [r3, #0]
    uint32 ret_data;

    // Write the address
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_ADDR, address);
 800e6d8:	1dbb      	adds	r3, r7, #6
 800e6da:	881b      	ldrh	r3, [r3, #0]
 800e6dc:	001a      	movs	r2, r3
 800e6de:	2104      	movs	r1, #4
 800e6e0:	202d      	movs	r0, #45	@ 0x2d
 800e6e2:	f7ff ffac 	bl	800e63e <dwt_write16bitoffsetreg>

    // Perform OTP Read - Manual read mode has to be set
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_OTPREAD | OTP_CTRL_OTPRDEN);
 800e6e6:	2203      	movs	r2, #3
 800e6e8:	2106      	movs	r1, #6
 800e6ea:	202d      	movs	r0, #45	@ 0x2d
 800e6ec:	f7ff ff94 	bl	800e618 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(OTP_IF_ID, OTP_CTRL, 0x00); // OTPREAD is self clearing but OTPRDEN is not
 800e6f0:	2200      	movs	r2, #0
 800e6f2:	2106      	movs	r1, #6
 800e6f4:	202d      	movs	r0, #45	@ 0x2d
 800e6f6:	f7ff ff8f 	bl	800e618 <dwt_write8bitoffsetreg>

    // Read read data, available 40ns after rising edge of OTP_READ
    ret_data = dwt_read32bitoffsetreg(OTP_IF_ID, OTP_RDAT);
 800e6fa:	210a      	movs	r1, #10
 800e6fc:	202d      	movs	r0, #45	@ 0x2d
 800e6fe:	f7ff ff2d 	bl	800e55c <dwt_read32bitoffsetreg>
 800e702:	0003      	movs	r3, r0
 800e704:	60fb      	str	r3, [r7, #12]

    // Return the 32bit of read data
    return ret_data;
 800e706:	68fb      	ldr	r3, [r7, #12]
}
 800e708:	0018      	movs	r0, r3
 800e70a:	46bd      	mov	sp, r7
 800e70c:	b004      	add	sp, #16
 800e70e:	bd80      	pop	{r7, pc}

0800e710 <_dwt_aonarrayupload>:
 * output parameters
 *
 * no return value
 */
void _dwt_aonarrayupload(void)
{
 800e710:	b580      	push	{r7, lr}
 800e712:	af00      	add	r7, sp, #0
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, 0x00); // Clear the register
 800e714:	2200      	movs	r2, #0
 800e716:	2102      	movs	r1, #2
 800e718:	202c      	movs	r0, #44	@ 0x2c
 800e71a:	f7ff ff7d 	bl	800e618 <dwt_write8bitoffsetreg>
    dwt_write8bitoffsetreg(AON_ID, AON_CTRL_OFFSET, AON_CTRL_SAVE);
 800e71e:	2202      	movs	r2, #2
 800e720:	2102      	movs	r1, #2
 800e722:	202c      	movs	r0, #44	@ 0x2c
 800e724:	f7ff ff78 	bl	800e618 <dwt_write8bitoffsetreg>
}
 800e728:	46c0      	nop			@ (mov r8, r8)
 800e72a:	46bd      	mov	sp, r7
 800e72c:	bd80      	pop	{r7, pc}
	...

0800e730 <_dwt_configlde>:
 * output parameters
 *
 * no return value
 */
void _dwt_configlde(int prfIndex)
{
 800e730:	b580      	push	{r7, lr}
 800e732:	b082      	sub	sp, #8
 800e734:	af00      	add	r7, sp, #0
 800e736:	6078      	str	r0, [r7, #4]
    dwt_write8bitoffsetreg(LDE_IF_ID, LDE_CFG1_OFFSET, LDE_PARAM1); // 8-bit configuration register
 800e738:	4b0c      	ldr	r3, [pc, #48]	@ (800e76c <_dwt_configlde+0x3c>)
 800e73a:	226d      	movs	r2, #109	@ 0x6d
 800e73c:	0019      	movs	r1, r3
 800e73e:	202e      	movs	r0, #46	@ 0x2e
 800e740:	f7ff ff6a 	bl	800e618 <dwt_write8bitoffsetreg>

    if(prfIndex)
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	2b00      	cmp	r3, #0
 800e748:	d006      	beq.n	800e758 <_dwt_configlde+0x28>
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_64); // 16-bit LDE configuration tuning register
 800e74a:	4a09      	ldr	r2, [pc, #36]	@ (800e770 <_dwt_configlde+0x40>)
 800e74c:	4b09      	ldr	r3, [pc, #36]	@ (800e774 <_dwt_configlde+0x44>)
 800e74e:	0019      	movs	r1, r3
 800e750:	202e      	movs	r0, #46	@ 0x2e
 800e752:	f7ff ff74 	bl	800e63e <dwt_write16bitoffsetreg>
    }
    else
    {
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
    }
}
 800e756:	e005      	b.n	800e764 <_dwt_configlde+0x34>
        dwt_write16bitoffsetreg( LDE_IF_ID, LDE_CFG2_OFFSET, (uint16) LDE_PARAM3_16);
 800e758:	4a07      	ldr	r2, [pc, #28]	@ (800e778 <_dwt_configlde+0x48>)
 800e75a:	4b06      	ldr	r3, [pc, #24]	@ (800e774 <_dwt_configlde+0x44>)
 800e75c:	0019      	movs	r1, r3
 800e75e:	202e      	movs	r0, #46	@ 0x2e
 800e760:	f7ff ff6d 	bl	800e63e <dwt_write16bitoffsetreg>
}
 800e764:	46c0      	nop			@ (mov r8, r8)
 800e766:	46bd      	mov	sp, r7
 800e768:	b002      	add	sp, #8
 800e76a:	bd80      	pop	{r7, pc}
 800e76c:	00000806 	.word	0x00000806
 800e770:	00000607 	.word	0x00000607
 800e774:	00001806 	.word	0x00001806
 800e778:	00001607 	.word	0x00001607

0800e77c <_dwt_loaducodefromrom>:
 * output parameters
 *
 * no return value
 */
void _dwt_loaducodefromrom(void)
{
 800e77c:	b580      	push	{r7, lr}
 800e77e:	af00      	add	r7, sp, #0
    // Set up clocks
    _dwt_enableclocks(FORCE_LDE);
 800e780:	200e      	movs	r0, #14
 800e782:	f000 f861 	bl	800e848 <_dwt_enableclocks>

    // Kick off the LDE load
    dwt_write16bitoffsetreg(OTP_IF_ID, OTP_CTRL, OTP_CTRL_LDELOAD); // Set load LDE kick bit
 800e786:	2380      	movs	r3, #128	@ 0x80
 800e788:	021b      	lsls	r3, r3, #8
 800e78a:	001a      	movs	r2, r3
 800e78c:	2106      	movs	r1, #6
 800e78e:	202d      	movs	r0, #45	@ 0x2d
 800e790:	f7ff ff55 	bl	800e63e <dwt_write16bitoffsetreg>

    deca_sleep(1); // Allow time for code to upload (should take up to 120 us)
 800e794:	2001      	movs	r0, #1
 800e796:	f000 facc 	bl	800ed32 <deca_sleep>

    // Default clocks (ENABLE_ALL_SEQ)
    _dwt_enableclocks(ENABLE_ALL_SEQ); // Enable clocks for sequencing
 800e79a:	2001      	movs	r0, #1
 800e79c:	f000 f854 	bl	800e848 <_dwt_enableclocks>
}
 800e7a0:	46c0      	nop			@ (mov r8, r8)
 800e7a2:	46bd      	mov	sp, r7
 800e7a4:	bd80      	pop	{r7, pc}
	...

0800e7a8 <dwt_setdblrxbuffmode>:
 * output parameters
 *
 * no return value
 */
void dwt_setdblrxbuffmode(int enable)
{
 800e7a8:	b580      	push	{r7, lr}
 800e7aa:	b082      	sub	sp, #8
 800e7ac:	af00      	add	r7, sp, #0
 800e7ae:	6078      	str	r0, [r7, #4]
    if(enable)
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d00c      	beq.n	800e7d0 <dwt_setdblrxbuffmode+0x28>
    {
        // Enable double RX buffer mode
        pdw1000local->sysCFGreg &= ~SYS_CFG_DIS_DRXB;
 800e7b6:	4b13      	ldr	r3, [pc, #76]	@ (800e804 <dwt_setdblrxbuffmode+0x5c>)
 800e7b8:	681b      	ldr	r3, [r3, #0]
 800e7ba:	691a      	ldr	r2, [r3, #16]
 800e7bc:	4b11      	ldr	r3, [pc, #68]	@ (800e804 <dwt_setdblrxbuffmode+0x5c>)
 800e7be:	681b      	ldr	r3, [r3, #0]
 800e7c0:	4911      	ldr	r1, [pc, #68]	@ (800e808 <dwt_setdblrxbuffmode+0x60>)
 800e7c2:	400a      	ands	r2, r1
 800e7c4:	611a      	str	r2, [r3, #16]
        pdw1000local->dblbuffon = 1;
 800e7c6:	4b0f      	ldr	r3, [pc, #60]	@ (800e804 <dwt_setdblrxbuffmode+0x5c>)
 800e7c8:	681b      	ldr	r3, [r3, #0]
 800e7ca:	2201      	movs	r2, #1
 800e7cc:	751a      	strb	r2, [r3, #20]
 800e7ce:	e00c      	b.n	800e7ea <dwt_setdblrxbuffmode+0x42>
    }
    else
    {
        // Disable double RX buffer mode
        pdw1000local->sysCFGreg |= SYS_CFG_DIS_DRXB;
 800e7d0:	4b0c      	ldr	r3, [pc, #48]	@ (800e804 <dwt_setdblrxbuffmode+0x5c>)
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	691a      	ldr	r2, [r3, #16]
 800e7d6:	4b0b      	ldr	r3, [pc, #44]	@ (800e804 <dwt_setdblrxbuffmode+0x5c>)
 800e7d8:	681b      	ldr	r3, [r3, #0]
 800e7da:	2180      	movs	r1, #128	@ 0x80
 800e7dc:	0149      	lsls	r1, r1, #5
 800e7de:	430a      	orrs	r2, r1
 800e7e0:	611a      	str	r2, [r3, #16]
        pdw1000local->dblbuffon = 0;
 800e7e2:	4b08      	ldr	r3, [pc, #32]	@ (800e804 <dwt_setdblrxbuffmode+0x5c>)
 800e7e4:	681b      	ldr	r3, [r3, #0]
 800e7e6:	2200      	movs	r2, #0
 800e7e8:	751a      	strb	r2, [r3, #20]
    }

    dwt_write32bitreg(SYS_CFG_ID,pdw1000local->sysCFGreg) ;
 800e7ea:	4b06      	ldr	r3, [pc, #24]	@ (800e804 <dwt_setdblrxbuffmode+0x5c>)
 800e7ec:	681b      	ldr	r3, [r3, #0]
 800e7ee:	691b      	ldr	r3, [r3, #16]
 800e7f0:	001a      	movs	r2, r3
 800e7f2:	2100      	movs	r1, #0
 800e7f4:	2004      	movs	r0, #4
 800e7f6:	f7ff ff42 	bl	800e67e <dwt_write32bitoffsetreg>
}
 800e7fa:	46c0      	nop			@ (mov r8, r8)
 800e7fc:	46bd      	mov	sp, r7
 800e7fe:	b002      	add	sp, #8
 800e800:	bd80      	pop	{r7, pc}
 800e802:	46c0      	nop			@ (mov r8, r8)
 800e804:	200001f0 	.word	0x200001f0
 800e808:	ffffefff 	.word	0xffffefff

0800e80c <dwt_setrxaftertxdelay>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxaftertxdelay(uint32 rxDelayTime)
{
 800e80c:	b580      	push	{r7, lr}
 800e80e:	b084      	sub	sp, #16
 800e810:	af00      	add	r7, sp, #0
 800e812:	6078      	str	r0, [r7, #4]
    uint32 val = dwt_read32bitreg(ACK_RESP_T_ID) ; // Read ACK_RESP_T_ID register
 800e814:	2100      	movs	r1, #0
 800e816:	201a      	movs	r0, #26
 800e818:	f7ff fea0 	bl	800e55c <dwt_read32bitoffsetreg>
 800e81c:	0003      	movs	r3, r0
 800e81e:	60fb      	str	r3, [r7, #12]

    val &= ~(ACK_RESP_T_W4R_TIM_MASK) ; // Clear the timer (19:0)
 800e820:	68fb      	ldr	r3, [r7, #12]
 800e822:	0d1b      	lsrs	r3, r3, #20
 800e824:	051b      	lsls	r3, r3, #20
 800e826:	60fb      	str	r3, [r7, #12]

    val |= (rxDelayTime & ACK_RESP_T_W4R_TIM_MASK) ; // In UWB microseconds (e.g. turn the receiver on 20uus after TX)
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	031b      	lsls	r3, r3, #12
 800e82c:	0b1b      	lsrs	r3, r3, #12
 800e82e:	68fa      	ldr	r2, [r7, #12]
 800e830:	4313      	orrs	r3, r2
 800e832:	60fb      	str	r3, [r7, #12]

    dwt_write32bitreg(ACK_RESP_T_ID, val) ;
 800e834:	68fb      	ldr	r3, [r7, #12]
 800e836:	001a      	movs	r2, r3
 800e838:	2100      	movs	r1, #0
 800e83a:	201a      	movs	r0, #26
 800e83c:	f7ff ff1f 	bl	800e67e <dwt_write32bitoffsetreg>
}
 800e840:	46c0      	nop			@ (mov r8, r8)
 800e842:	46bd      	mov	sp, r7
 800e844:	b004      	add	sp, #16
 800e846:	bd80      	pop	{r7, pc}

0800e848 <_dwt_enableclocks>:
 * output parameters none
 *
 * no return value
 */
void _dwt_enableclocks(int clocks)
{
 800e848:	b590      	push	{r4, r7, lr}
 800e84a:	b085      	sub	sp, #20
 800e84c:	af00      	add	r7, sp, #0
 800e84e:	6078      	str	r0, [r7, #4]
    uint8 reg[2];

    dwt_readfromdevice(PMSC_ID, PMSC_CTRL0_OFFSET, 2, reg);
 800e850:	230c      	movs	r3, #12
 800e852:	18fb      	adds	r3, r7, r3
 800e854:	2202      	movs	r2, #2
 800e856:	2100      	movs	r1, #0
 800e858:	2036      	movs	r0, #54	@ 0x36
 800e85a:	f7ff fe23 	bl	800e4a4 <dwt_readfromdevice>
    switch(clocks)
 800e85e:	687b      	ldr	r3, [r7, #4]
 800e860:	2b0e      	cmp	r3, #14
 800e862:	d900      	bls.n	800e866 <_dwt_enableclocks+0x1e>
 800e864:	e07b      	b.n	800e95e <_dwt_enableclocks+0x116>
 800e866:	687b      	ldr	r3, [r7, #4]
 800e868:	009a      	lsls	r2, r3, #2
 800e86a:	4b46      	ldr	r3, [pc, #280]	@ (800e984 <_dwt_enableclocks+0x13c>)
 800e86c:	18d3      	adds	r3, r2, r3
 800e86e:	681b      	ldr	r3, [r3, #0]
 800e870:	469f      	mov	pc, r3
    {
        case ENABLE_ALL_SEQ:
        {
            reg[0] = 0x00 ;
 800e872:	210c      	movs	r1, #12
 800e874:	187b      	adds	r3, r7, r1
 800e876:	2200      	movs	r2, #0
 800e878:	701a      	strb	r2, [r3, #0]
            reg[1] = reg[1] & 0xfe;
 800e87a:	187b      	adds	r3, r7, r1
 800e87c:	785b      	ldrb	r3, [r3, #1]
 800e87e:	2201      	movs	r2, #1
 800e880:	4393      	bics	r3, r2
 800e882:	b2da      	uxtb	r2, r3
 800e884:	187b      	adds	r3, r7, r1
 800e886:	705a      	strb	r2, [r3, #1]
        }
        break;
 800e888:	e06a      	b.n	800e960 <_dwt_enableclocks+0x118>
        case FORCE_SYS_XTI:
        {
            // System and RX
            reg[0] = 0x01 | (reg[0] & 0xfc);
 800e88a:	210c      	movs	r1, #12
 800e88c:	187b      	adds	r3, r7, r1
 800e88e:	781b      	ldrb	r3, [r3, #0]
 800e890:	b25b      	sxtb	r3, r3
 800e892:	2203      	movs	r2, #3
 800e894:	4393      	bics	r3, r2
 800e896:	b25b      	sxtb	r3, r3
 800e898:	2201      	movs	r2, #1
 800e89a:	4313      	orrs	r3, r2
 800e89c:	b25b      	sxtb	r3, r3
 800e89e:	b2da      	uxtb	r2, r3
 800e8a0:	187b      	adds	r3, r7, r1
 800e8a2:	701a      	strb	r2, [r3, #0]
        }
        break;
 800e8a4:	e05c      	b.n	800e960 <_dwt_enableclocks+0x118>
        case FORCE_SYS_PLL:
        {
            // System
            reg[0] = 0x02 | (reg[0] & 0xfc);
 800e8a6:	210c      	movs	r1, #12
 800e8a8:	187b      	adds	r3, r7, r1
 800e8aa:	781b      	ldrb	r3, [r3, #0]
 800e8ac:	b25b      	sxtb	r3, r3
 800e8ae:	2203      	movs	r2, #3
 800e8b0:	4393      	bics	r3, r2
 800e8b2:	b25b      	sxtb	r3, r3
 800e8b4:	2202      	movs	r2, #2
 800e8b6:	4313      	orrs	r3, r2
 800e8b8:	b25b      	sxtb	r3, r3
 800e8ba:	b2da      	uxtb	r2, r3
 800e8bc:	187b      	adds	r3, r7, r1
 800e8be:	701a      	strb	r2, [r3, #0]
        }
        break;
 800e8c0:	e04e      	b.n	800e960 <_dwt_enableclocks+0x118>
        case READ_ACC_ON:
        {
            reg[0] = 0x48 | (reg[0] & 0xb3);
 800e8c2:	210c      	movs	r1, #12
 800e8c4:	187b      	adds	r3, r7, r1
 800e8c6:	781b      	ldrb	r3, [r3, #0]
 800e8c8:	b25b      	sxtb	r3, r3
 800e8ca:	224c      	movs	r2, #76	@ 0x4c
 800e8cc:	4393      	bics	r3, r2
 800e8ce:	b25b      	sxtb	r3, r3
 800e8d0:	2248      	movs	r2, #72	@ 0x48
 800e8d2:	4313      	orrs	r3, r2
 800e8d4:	b25b      	sxtb	r3, r3
 800e8d6:	b2da      	uxtb	r2, r3
 800e8d8:	187b      	adds	r3, r7, r1
 800e8da:	701a      	strb	r2, [r3, #0]
            reg[1] = 0x80 | reg[1];
 800e8dc:	187b      	adds	r3, r7, r1
 800e8de:	785b      	ldrb	r3, [r3, #1]
 800e8e0:	2280      	movs	r2, #128	@ 0x80
 800e8e2:	4252      	negs	r2, r2
 800e8e4:	4313      	orrs	r3, r2
 800e8e6:	b2da      	uxtb	r2, r3
 800e8e8:	187b      	adds	r3, r7, r1
 800e8ea:	705a      	strb	r2, [r3, #1]
        }
        break;
 800e8ec:	e038      	b.n	800e960 <_dwt_enableclocks+0x118>
        case READ_ACC_OFF:
        {
            reg[0] = reg[0] & 0xb3;
 800e8ee:	210c      	movs	r1, #12
 800e8f0:	187b      	adds	r3, r7, r1
 800e8f2:	781b      	ldrb	r3, [r3, #0]
 800e8f4:	224c      	movs	r2, #76	@ 0x4c
 800e8f6:	4393      	bics	r3, r2
 800e8f8:	b2da      	uxtb	r2, r3
 800e8fa:	187b      	adds	r3, r7, r1
 800e8fc:	701a      	strb	r2, [r3, #0]
            reg[1] = 0x7f & reg[1];
 800e8fe:	187b      	adds	r3, r7, r1
 800e900:	785b      	ldrb	r3, [r3, #1]
 800e902:	227f      	movs	r2, #127	@ 0x7f
 800e904:	4013      	ands	r3, r2
 800e906:	b2da      	uxtb	r2, r3
 800e908:	187b      	adds	r3, r7, r1
 800e90a:	705a      	strb	r2, [r3, #1]
        }
        break;
 800e90c:	e028      	b.n	800e960 <_dwt_enableclocks+0x118>
        case FORCE_OTP_ON:
        {
            reg[1] = 0x02 | reg[1];
 800e90e:	210c      	movs	r1, #12
 800e910:	187b      	adds	r3, r7, r1
 800e912:	785b      	ldrb	r3, [r3, #1]
 800e914:	2202      	movs	r2, #2
 800e916:	4313      	orrs	r3, r2
 800e918:	b2da      	uxtb	r2, r3
 800e91a:	187b      	adds	r3, r7, r1
 800e91c:	705a      	strb	r2, [r3, #1]
        }
        break;
 800e91e:	e01f      	b.n	800e960 <_dwt_enableclocks+0x118>
        case FORCE_OTP_OFF:
        {
            reg[1] = reg[1] & 0xfd;
 800e920:	210c      	movs	r1, #12
 800e922:	187b      	adds	r3, r7, r1
 800e924:	785b      	ldrb	r3, [r3, #1]
 800e926:	2202      	movs	r2, #2
 800e928:	4393      	bics	r3, r2
 800e92a:	b2da      	uxtb	r2, r3
 800e92c:	187b      	adds	r3, r7, r1
 800e92e:	705a      	strb	r2, [r3, #1]
        }
        break;
 800e930:	e016      	b.n	800e960 <_dwt_enableclocks+0x118>
        case FORCE_TX_PLL:
        {
            reg[0] = 0x20 | (reg[0] & 0xcf);
 800e932:	210c      	movs	r1, #12
 800e934:	187b      	adds	r3, r7, r1
 800e936:	781b      	ldrb	r3, [r3, #0]
 800e938:	b25b      	sxtb	r3, r3
 800e93a:	2230      	movs	r2, #48	@ 0x30
 800e93c:	4393      	bics	r3, r2
 800e93e:	b25b      	sxtb	r3, r3
 800e940:	2220      	movs	r2, #32
 800e942:	4313      	orrs	r3, r2
 800e944:	b25b      	sxtb	r3, r3
 800e946:	b2da      	uxtb	r2, r3
 800e948:	187b      	adds	r3, r7, r1
 800e94a:	701a      	strb	r2, [r3, #0]
        }
        break;
 800e94c:	e008      	b.n	800e960 <_dwt_enableclocks+0x118>
        case FORCE_LDE:
        {
            reg[0] = 0x01;
 800e94e:	210c      	movs	r1, #12
 800e950:	187b      	adds	r3, r7, r1
 800e952:	2201      	movs	r2, #1
 800e954:	701a      	strb	r2, [r3, #0]
            reg[1] = 0x03;
 800e956:	187b      	adds	r3, r7, r1
 800e958:	2203      	movs	r2, #3
 800e95a:	705a      	strb	r2, [r3, #1]
        }
        break;
 800e95c:	e000      	b.n	800e960 <_dwt_enableclocks+0x118>
        default:
        break;
 800e95e:	46c0      	nop			@ (mov r8, r8)
    }


    // Need to write lower byte separately before setting the higher byte(s)
    dwt_writetodevice(PMSC_ID, PMSC_CTRL0_OFFSET, 1, &reg[0]);
 800e960:	240c      	movs	r4, #12
 800e962:	193b      	adds	r3, r7, r4
 800e964:	2201      	movs	r2, #1
 800e966:	2100      	movs	r1, #0
 800e968:	2036      	movs	r0, #54	@ 0x36
 800e96a:	f7ff fd3a 	bl	800e3e2 <dwt_writetodevice>
    dwt_writetodevice(PMSC_ID, 0x1, 1, &reg[1]);
 800e96e:	193b      	adds	r3, r7, r4
 800e970:	3301      	adds	r3, #1
 800e972:	2201      	movs	r2, #1
 800e974:	2101      	movs	r1, #1
 800e976:	2036      	movs	r0, #54	@ 0x36
 800e978:	f7ff fd33 	bl	800e3e2 <dwt_writetodevice>

} // end _dwt_enableclocks()
 800e97c:	46c0      	nop			@ (mov r8, r8)
 800e97e:	46bd      	mov	sp, r7
 800e980:	b005      	add	sp, #20
 800e982:	bd90      	pop	{r4, r7, pc}
 800e984:	08011d50 	.word	0x08011d50

0800e988 <_dwt_disablesequencing>:
 * output parameters none
 *
 * no return value
 */
void _dwt_disablesequencing(void) // Disable sequencing and go to state "INIT"
{
 800e988:	b580      	push	{r7, lr}
 800e98a:	af00      	add	r7, sp, #0
    _dwt_enableclocks(FORCE_SYS_XTI); // Set system clock to XTI
 800e98c:	2000      	movs	r0, #0
 800e98e:	f7ff ff5b 	bl	800e848 <_dwt_enableclocks>

    dwt_write16bitoffsetreg(PMSC_ID, PMSC_CTRL1_OFFSET, PMSC_CTRL1_PKTSEQ_DISABLE); // Disable PMSC ctrl of RF and RX clk blocks
 800e992:	2200      	movs	r2, #0
 800e994:	2104      	movs	r1, #4
 800e996:	2036      	movs	r0, #54	@ 0x36
 800e998:	f7ff fe51 	bl	800e63e <dwt_write16bitoffsetreg>
}
 800e99c:	46c0      	nop			@ (mov r8, r8)
 800e99e:	46bd      	mov	sp, r7
 800e9a0:	bd80      	pop	{r7, pc}

0800e9a2 <dwt_setdelayedtrxtime>:
 * output parameters none
 *
 * no return value
 */
void dwt_setdelayedtrxtime(uint32 starttime)
{
 800e9a2:	b580      	push	{r7, lr}
 800e9a4:	b082      	sub	sp, #8
 800e9a6:	af00      	add	r7, sp, #0
 800e9a8:	6078      	str	r0, [r7, #4]
    dwt_write32bitoffsetreg(DX_TIME_ID, 1, starttime); // Write at offset 1 as the lower 9 bits of this register are ignored
 800e9aa:	687b      	ldr	r3, [r7, #4]
 800e9ac:	001a      	movs	r2, r3
 800e9ae:	2101      	movs	r1, #1
 800e9b0:	200a      	movs	r0, #10
 800e9b2:	f7ff fe64 	bl	800e67e <dwt_write32bitoffsetreg>

} // end dwt_setdelayedtrxtime()
 800e9b6:	46c0      	nop			@ (mov r8, r8)
 800e9b8:	46bd      	mov	sp, r7
 800e9ba:	b002      	add	sp, #8
 800e9bc:	bd80      	pop	{r7, pc}
	...

0800e9c0 <dwt_starttx>:
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed transmission will be cancelled if the delayed time has passed)
 */

int dwt_starttx(uint8 mode)
{
 800e9c0:	b5b0      	push	{r4, r5, r7, lr}
 800e9c2:	b084      	sub	sp, #16
 800e9c4:	af00      	add	r7, sp, #0
 800e9c6:	0002      	movs	r2, r0
 800e9c8:	1dfb      	adds	r3, r7, #7
 800e9ca:	701a      	strb	r2, [r3, #0]
    int retval = DWT_SUCCESS ;
 800e9cc:	2300      	movs	r3, #0
 800e9ce:	60fb      	str	r3, [r7, #12]
    uint8 temp  = 0x00;
 800e9d0:	210b      	movs	r1, #11
 800e9d2:	187b      	adds	r3, r7, r1
 800e9d4:	2200      	movs	r2, #0
 800e9d6:	701a      	strb	r2, [r3, #0]
    uint16 checkTxOK = 0 ;
 800e9d8:	2308      	movs	r3, #8
 800e9da:	18fb      	adds	r3, r7, r3
 800e9dc:	2200      	movs	r2, #0
 800e9de:	801a      	strh	r2, [r3, #0]

    if(mode & DWT_RESPONSE_EXPECTED)
 800e9e0:	1dfb      	adds	r3, r7, #7
 800e9e2:	781b      	ldrb	r3, [r3, #0]
 800e9e4:	2202      	movs	r2, #2
 800e9e6:	4013      	ands	r3, r2
 800e9e8:	d006      	beq.n	800e9f8 <dwt_starttx+0x38>
    {
        temp = (uint8)SYS_CTRL_WAIT4RESP ; // Set wait4response bit
 800e9ea:	187b      	adds	r3, r7, r1
 800e9ec:	2280      	movs	r2, #128	@ 0x80
 800e9ee:	701a      	strb	r2, [r3, #0]
        pdw1000local->wait4resp = 1;
 800e9f0:	4b21      	ldr	r3, [pc, #132]	@ (800ea78 <dwt_starttx+0xb8>)
 800e9f2:	681b      	ldr	r3, [r3, #0]
 800e9f4:	2201      	movs	r2, #1
 800e9f6:	755a      	strb	r2, [r3, #21]
    }

    if (mode & DWT_START_TX_DELAYED)
 800e9f8:	1dfb      	adds	r3, r7, #7
 800e9fa:	781b      	ldrb	r3, [r3, #0]
 800e9fc:	2201      	movs	r2, #1
 800e9fe:	4013      	ands	r3, r2
 800ea00:	d027      	beq.n	800ea52 <dwt_starttx+0x92>
    {
        // Both SYS_CTRL_TXSTRT and SYS_CTRL_TXDLYS to correctly enable TX
        temp |= (uint8)(SYS_CTRL_TXDLYS | SYS_CTRL_TXSTRT) ;
 800ea02:	200b      	movs	r0, #11
 800ea04:	183b      	adds	r3, r7, r0
 800ea06:	183a      	adds	r2, r7, r0
 800ea08:	7812      	ldrb	r2, [r2, #0]
 800ea0a:	2106      	movs	r1, #6
 800ea0c:	430a      	orrs	r2, r1
 800ea0e:	701a      	strb	r2, [r3, #0]
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 800ea10:	183b      	adds	r3, r7, r0
 800ea12:	781b      	ldrb	r3, [r3, #0]
 800ea14:	001a      	movs	r2, r3
 800ea16:	2100      	movs	r1, #0
 800ea18:	200d      	movs	r0, #13
 800ea1a:	f7ff fdfd 	bl	800e618 <dwt_write8bitoffsetreg>
        checkTxOK = dwt_read16bitoffsetreg(SYS_STATUS_ID, 3); // Read at offset 3 to get the upper 2 bytes out of 5
 800ea1e:	2508      	movs	r5, #8
 800ea20:	197c      	adds	r4, r7, r5
 800ea22:	2103      	movs	r1, #3
 800ea24:	200f      	movs	r0, #15
 800ea26:	f7ff fdc0 	bl	800e5aa <dwt_read16bitoffsetreg>
 800ea2a:	0003      	movs	r3, r0
 800ea2c:	8023      	strh	r3, [r4, #0]
        if ((checkTxOK & SYS_STATUS_TXERR) == 0) // Transmit Delayed Send set over Half a Period away or Power Up error (there is enough time to send but not to power up individual blocks).
 800ea2e:	197b      	adds	r3, r7, r5
 800ea30:	881a      	ldrh	r2, [r3, #0]
 800ea32:	2381      	movs	r3, #129	@ 0x81
 800ea34:	00db      	lsls	r3, r3, #3
 800ea36:	4013      	ands	r3, r2
 800ea38:	d102      	bne.n	800ea40 <dwt_starttx+0x80>
        {
            retval = DWT_SUCCESS ; // All okay
 800ea3a:	2300      	movs	r3, #0
 800ea3c:	60fb      	str	r3, [r7, #12]
 800ea3e:	e016      	b.n	800ea6e <dwt_starttx+0xae>
        }
        else
        {
            // If HPDWARN or TXPUTE are set this indicates that the TXDLYS was set too late for the specified DX_TIME.
            // remedial action is to cancel delayed send and report error
            dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF);
 800ea40:	2240      	movs	r2, #64	@ 0x40
 800ea42:	2100      	movs	r1, #0
 800ea44:	200d      	movs	r0, #13
 800ea46:	f7ff fde7 	bl	800e618 <dwt_write8bitoffsetreg>
            retval = DWT_ERROR ; // Failed !
 800ea4a:	2301      	movs	r3, #1
 800ea4c:	425b      	negs	r3, r3
 800ea4e:	60fb      	str	r3, [r7, #12]
 800ea50:	e00d      	b.n	800ea6e <dwt_starttx+0xae>
        }
    }
    else
    {
        temp |= (uint8)SYS_CTRL_TXSTRT ;
 800ea52:	200b      	movs	r0, #11
 800ea54:	183b      	adds	r3, r7, r0
 800ea56:	183a      	adds	r2, r7, r0
 800ea58:	7812      	ldrb	r2, [r2, #0]
 800ea5a:	2102      	movs	r1, #2
 800ea5c:	430a      	orrs	r2, r1
 800ea5e:	701a      	strb	r2, [r3, #0]
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 800ea60:	183b      	adds	r3, r7, r0
 800ea62:	781b      	ldrb	r3, [r3, #0]
 800ea64:	001a      	movs	r2, r3
 800ea66:	2100      	movs	r1, #0
 800ea68:	200d      	movs	r0, #13
 800ea6a:	f7ff fdd5 	bl	800e618 <dwt_write8bitoffsetreg>
    }

    return retval;
 800ea6e:	68fb      	ldr	r3, [r7, #12]

} // end dwt_starttx()
 800ea70:	0018      	movs	r0, r3
 800ea72:	46bd      	mov	sp, r7
 800ea74:	b004      	add	sp, #16
 800ea76:	bdb0      	pop	{r4, r5, r7, pc}
 800ea78:	200001f0 	.word	0x200001f0

0800ea7c <dwt_forcetrxoff>:
 * output parameters
 *
 * no return value
 */
void dwt_forcetrxoff(void)
{
 800ea7c:	b580      	push	{r7, lr}
 800ea7e:	b082      	sub	sp, #8
 800ea80:	af00      	add	r7, sp, #0
    decaIrqStatus_t stat ;
    uint32 mask;

    mask = dwt_read32bitreg(SYS_MASK_ID) ; // Read set interrupt mask
 800ea82:	2100      	movs	r1, #0
 800ea84:	200e      	movs	r0, #14
 800ea86:	f7ff fd69 	bl	800e55c <dwt_read32bitoffsetreg>
 800ea8a:	0003      	movs	r3, r0
 800ea8c:	607b      	str	r3, [r7, #4]

    // Need to beware of interrupts occurring in the middle of following read modify write cycle
    // We can disable the radio, but before the status is cleared an interrupt can be set (e.g. the
    // event has just happened before the radio was disabled)
    // thus we need to disable interrupt during this operation
    stat = decamutexon() ;
 800ea8e:	f000 f932 	bl	800ecf6 <decamutexon>
 800ea92:	0003      	movs	r3, r0
 800ea94:	603b      	str	r3, [r7, #0]

    dwt_write32bitreg(SYS_MASK_ID, 0) ; // Clear interrupt mask - so we don't get any unwanted events
 800ea96:	2200      	movs	r2, #0
 800ea98:	2100      	movs	r1, #0
 800ea9a:	200e      	movs	r0, #14
 800ea9c:	f7ff fdef 	bl	800e67e <dwt_write32bitoffsetreg>

    dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, (uint8)SYS_CTRL_TRXOFF) ; // Disable the radio
 800eaa0:	2240      	movs	r2, #64	@ 0x40
 800eaa2:	2100      	movs	r1, #0
 800eaa4:	200d      	movs	r0, #13
 800eaa6:	f7ff fdb7 	bl	800e618 <dwt_write8bitoffsetreg>

    // Forcing Transceiver off - so we do not want to see any new events that may have happened
    dwt_write32bitreg(SYS_STATUS_ID, (SYS_STATUS_ALL_TX | SYS_STATUS_ALL_RX_ERR | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_GOOD));
 800eaaa:	4b0d      	ldr	r3, [pc, #52]	@ (800eae0 <dwt_forcetrxoff+0x64>)
 800eaac:	001a      	movs	r2, r3
 800eaae:	2100      	movs	r1, #0
 800eab0:	200f      	movs	r0, #15
 800eab2:	f7ff fde4 	bl	800e67e <dwt_write32bitoffsetreg>

    dwt_syncrxbufptrs();
 800eab6:	f000 f817 	bl	800eae8 <dwt_syncrxbufptrs>

    dwt_write32bitreg(SYS_MASK_ID, mask) ; // Set interrupt mask to what it was
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	001a      	movs	r2, r3
 800eabe:	2100      	movs	r1, #0
 800eac0:	200e      	movs	r0, #14
 800eac2:	f7ff fddc 	bl	800e67e <dwt_write32bitoffsetreg>

    // Enable/restore interrupts again...
    decamutexoff(stat) ;
 800eac6:	683b      	ldr	r3, [r7, #0]
 800eac8:	0018      	movs	r0, r3
 800eaca:	f000 f925 	bl	800ed18 <decamutexoff>
    pdw1000local->wait4resp = 0;
 800eace:	4b05      	ldr	r3, [pc, #20]	@ (800eae4 <dwt_forcetrxoff+0x68>)
 800ead0:	681b      	ldr	r3, [r3, #0]
 800ead2:	2200      	movs	r2, #0
 800ead4:	755a      	strb	r2, [r3, #21]

} // end deviceforcetrxoff()
 800ead6:	46c0      	nop			@ (mov r8, r8)
 800ead8:	46bd      	mov	sp, r7
 800eada:	b002      	add	sp, #8
 800eadc:	bd80      	pop	{r7, pc}
 800eade:	46c0      	nop			@ (mov r8, r8)
 800eae0:	2427fff8 	.word	0x2427fff8
 800eae4:	200001f0 	.word	0x200001f0

0800eae8 <dwt_syncrxbufptrs>:
 * output parameters
 *
 * no return value
 */
void dwt_syncrxbufptrs(void)
{
 800eae8:	b590      	push	{r4, r7, lr}
 800eaea:	b083      	sub	sp, #12
 800eaec:	af00      	add	r7, sp, #0
    uint8  buff ;
    // Need to make sure that the host/IC buffer pointers are aligned before starting RX
    buff = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
 800eaee:	1dfc      	adds	r4, r7, #7
 800eaf0:	2103      	movs	r1, #3
 800eaf2:	200f      	movs	r0, #15
 800eaf4:	f7ff fd7c 	bl	800e5f0 <dwt_read8bitoffsetreg>
 800eaf8:	0003      	movs	r3, r0
 800eafa:	7023      	strb	r3, [r4, #0]

    if((buff & (SYS_STATUS_ICRBP >> 24)) !=     // IC side Receive Buffer Pointer
 800eafc:	1dfb      	adds	r3, r7, #7
 800eafe:	781a      	ldrb	r2, [r3, #0]
       ((buff & (SYS_STATUS_HSRBP>>24)) << 1) ) // Host Side Receive Buffer Pointer
 800eb00:	1dfb      	adds	r3, r7, #7
 800eb02:	781b      	ldrb	r3, [r3, #0]
 800eb04:	005b      	lsls	r3, r3, #1
    if((buff & (SYS_STATUS_ICRBP >> 24)) !=     // IC side Receive Buffer Pointer
 800eb06:	4053      	eors	r3, r2
 800eb08:	2280      	movs	r2, #128	@ 0x80
 800eb0a:	4013      	ands	r3, r2
 800eb0c:	d004      	beq.n	800eb18 <dwt_syncrxbufptrs+0x30>
    {
        dwt_write8bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_HRBT_OFFSET , 0x01) ; // We need to swap RX buffer status reg (write one to toggle internally)
 800eb0e:	2201      	movs	r2, #1
 800eb10:	2103      	movs	r1, #3
 800eb12:	200d      	movs	r0, #13
 800eb14:	f7ff fd80 	bl	800e618 <dwt_write8bitoffsetreg>
    }
}
 800eb18:	46c0      	nop			@ (mov r8, r8)
 800eb1a:	46bd      	mov	sp, r7
 800eb1c:	b003      	add	sp, #12
 800eb1e:	bd90      	pop	{r4, r7, pc}

0800eb20 <dwt_rxenable>:
 *                                               performing manual RX re-enabling in double buffering mode
 *
 * returns DWT_SUCCESS for success, or DWT_ERROR for error (e.g. a delayed receive enable will be too far in the future if delayed time has passed)
 */
int dwt_rxenable(int mode)
{
 800eb20:	b5b0      	push	{r4, r5, r7, lr}
 800eb22:	b084      	sub	sp, #16
 800eb24:	af00      	add	r7, sp, #0
 800eb26:	6078      	str	r0, [r7, #4]
    uint16 temp ;
    uint8 temp1 ;

    if ((mode & DWT_NO_SYNC_PTRS) == 0)
 800eb28:	687b      	ldr	r3, [r7, #4]
 800eb2a:	2204      	movs	r2, #4
 800eb2c:	4013      	ands	r3, r2
 800eb2e:	d101      	bne.n	800eb34 <dwt_rxenable+0x14>
    {
        dwt_syncrxbufptrs();
 800eb30:	f7ff ffda 	bl	800eae8 <dwt_syncrxbufptrs>
    }

    temp = (uint16)SYS_CTRL_RXENAB ;
 800eb34:	210e      	movs	r1, #14
 800eb36:	187b      	adds	r3, r7, r1
 800eb38:	2280      	movs	r2, #128	@ 0x80
 800eb3a:	0052      	lsls	r2, r2, #1
 800eb3c:	801a      	strh	r2, [r3, #0]

    if (mode & DWT_START_RX_DELAYED)
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	2201      	movs	r2, #1
 800eb42:	4013      	ands	r3, r2
 800eb44:	d006      	beq.n	800eb54 <dwt_rxenable+0x34>
    {
        temp |= (uint16)SYS_CTRL_RXDLYE ;
 800eb46:	187b      	adds	r3, r7, r1
 800eb48:	187a      	adds	r2, r7, r1
 800eb4a:	8812      	ldrh	r2, [r2, #0]
 800eb4c:	2180      	movs	r1, #128	@ 0x80
 800eb4e:	0089      	lsls	r1, r1, #2
 800eb50:	430a      	orrs	r2, r1
 800eb52:	801a      	strh	r2, [r3, #0]
    }

    dwt_write16bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, temp);
 800eb54:	230e      	movs	r3, #14
 800eb56:	18fb      	adds	r3, r7, r3
 800eb58:	881b      	ldrh	r3, [r3, #0]
 800eb5a:	001a      	movs	r2, r3
 800eb5c:	2100      	movs	r1, #0
 800eb5e:	200d      	movs	r0, #13
 800eb60:	f7ff fd6d 	bl	800e63e <dwt_write16bitoffsetreg>

    if (mode & DWT_START_RX_DELAYED) // check for errors
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	2201      	movs	r2, #1
 800eb68:	4013      	ands	r3, r2
 800eb6a:	d01c      	beq.n	800eba6 <dwt_rxenable+0x86>
    {
        temp1 = dwt_read8bitoffsetreg(SYS_STATUS_ID, 3); // Read 1 byte at offset 3 to get the 4th byte out of 5
 800eb6c:	250d      	movs	r5, #13
 800eb6e:	197c      	adds	r4, r7, r5
 800eb70:	2103      	movs	r1, #3
 800eb72:	200f      	movs	r0, #15
 800eb74:	f7ff fd3c 	bl	800e5f0 <dwt_read8bitoffsetreg>
 800eb78:	0003      	movs	r3, r0
 800eb7a:	7023      	strb	r3, [r4, #0]
        if ((temp1 & (SYS_STATUS_HPDWARN >> 24)) != 0) // if delay has passed do immediate RX on unless DWT_IDLE_ON_DLY_ERR is true
 800eb7c:	197b      	adds	r3, r7, r5
 800eb7e:	781b      	ldrb	r3, [r3, #0]
 800eb80:	2208      	movs	r2, #8
 800eb82:	4013      	ands	r3, r2
 800eb84:	d00f      	beq.n	800eba6 <dwt_rxenable+0x86>
        {
            dwt_forcetrxoff(); // turn the delayed receive off
 800eb86:	f7ff ff79 	bl	800ea7c <dwt_forcetrxoff>

            if((mode & DWT_IDLE_ON_DLY_ERR) == 0) // if DWT_IDLE_ON_DLY_ERR not set then re-enable receiver
 800eb8a:	687b      	ldr	r3, [r7, #4]
 800eb8c:	2202      	movs	r2, #2
 800eb8e:	4013      	ands	r3, r2
 800eb90:	d106      	bne.n	800eba0 <dwt_rxenable+0x80>
            {
                dwt_write16bitoffsetreg(SYS_CTRL_ID, SYS_CTRL_OFFSET, SYS_CTRL_RXENAB);
 800eb92:	2380      	movs	r3, #128	@ 0x80
 800eb94:	005b      	lsls	r3, r3, #1
 800eb96:	001a      	movs	r2, r3
 800eb98:	2100      	movs	r1, #0
 800eb9a:	200d      	movs	r0, #13
 800eb9c:	f7ff fd4f 	bl	800e63e <dwt_write16bitoffsetreg>
            }
            return DWT_ERROR; // return warning indication
 800eba0:	2301      	movs	r3, #1
 800eba2:	425b      	negs	r3, r3
 800eba4:	e000      	b.n	800eba8 <dwt_rxenable+0x88>
        }
    }

    return DWT_SUCCESS;
 800eba6:	2300      	movs	r3, #0
} // end dwt_rxenable()
 800eba8:	0018      	movs	r0, r3
 800ebaa:	46bd      	mov	sp, r7
 800ebac:	b004      	add	sp, #16
 800ebae:	bdb0      	pop	{r4, r5, r7, pc}

0800ebb0 <dwt_setrxtimeout>:
 * output parameters
 *
 * no return value
 */
void dwt_setrxtimeout(uint16 time)
{
 800ebb0:	b5b0      	push	{r4, r5, r7, lr}
 800ebb2:	b084      	sub	sp, #16
 800ebb4:	af00      	add	r7, sp, #0
 800ebb6:	0002      	movs	r2, r0
 800ebb8:	1dbb      	adds	r3, r7, #6
 800ebba:	801a      	strh	r2, [r3, #0]
    uint8 temp ;

    temp = dwt_read8bitoffsetreg(SYS_CFG_ID, 3); // Read at offset 3 to get the upper byte only
 800ebbc:	250f      	movs	r5, #15
 800ebbe:	197c      	adds	r4, r7, r5
 800ebc0:	2103      	movs	r1, #3
 800ebc2:	2004      	movs	r0, #4
 800ebc4:	f7ff fd14 	bl	800e5f0 <dwt_read8bitoffsetreg>
 800ebc8:	0003      	movs	r3, r0
 800ebca:	7023      	strb	r3, [r4, #0]

    if(time > 0)
 800ebcc:	1dbb      	adds	r3, r7, #6
 800ebce:	881b      	ldrh	r3, [r3, #0]
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d01e      	beq.n	800ec12 <dwt_setrxtimeout+0x62>
    {
        dwt_write16bitoffsetreg(RX_FWTO_ID, RX_FWTO_OFFSET, time) ;
 800ebd4:	1dbb      	adds	r3, r7, #6
 800ebd6:	881b      	ldrh	r3, [r3, #0]
 800ebd8:	001a      	movs	r2, r3
 800ebda:	2100      	movs	r1, #0
 800ebdc:	200c      	movs	r0, #12
 800ebde:	f7ff fd2e 	bl	800e63e <dwt_write16bitoffsetreg>

        temp |= (uint8)(SYS_CFG_RXWTOE>>24); // Shift RXWTOE mask as we read the upper byte only
 800ebe2:	0028      	movs	r0, r5
 800ebe4:	183b      	adds	r3, r7, r0
 800ebe6:	183a      	adds	r2, r7, r0
 800ebe8:	7812      	ldrb	r2, [r2, #0]
 800ebea:	2110      	movs	r1, #16
 800ebec:	430a      	orrs	r2, r1
 800ebee:	701a      	strb	r2, [r3, #0]
        // OR in 32bit value (1 bit set), I know this is in high byte.
        pdw1000local->sysCFGreg |= SYS_CFG_RXWTOE;
 800ebf0:	4b15      	ldr	r3, [pc, #84]	@ (800ec48 <dwt_setrxtimeout+0x98>)
 800ebf2:	681b      	ldr	r3, [r3, #0]
 800ebf4:	691a      	ldr	r2, [r3, #16]
 800ebf6:	4b14      	ldr	r3, [pc, #80]	@ (800ec48 <dwt_setrxtimeout+0x98>)
 800ebf8:	681b      	ldr	r3, [r3, #0]
 800ebfa:	2180      	movs	r1, #128	@ 0x80
 800ebfc:	0549      	lsls	r1, r1, #21
 800ebfe:	430a      	orrs	r2, r1
 800ec00:	611a      	str	r2, [r3, #16]

        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
 800ec02:	183b      	adds	r3, r7, r0
 800ec04:	781b      	ldrb	r3, [r3, #0]
 800ec06:	001a      	movs	r2, r3
 800ec08:	2103      	movs	r1, #3
 800ec0a:	2004      	movs	r0, #4
 800ec0c:	f7ff fd04 	bl	800e618 <dwt_write8bitoffsetreg>
        pdw1000local->sysCFGreg &= ~(SYS_CFG_RXWTOE);

        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
    }

} // end dwt_setrxtimeout()
 800ec10:	e015      	b.n	800ec3e <dwt_setrxtimeout+0x8e>
        temp &= ~((uint8)(SYS_CFG_RXWTOE>>24)); // Shift RXWTOE mask as we read the upper byte only
 800ec12:	200f      	movs	r0, #15
 800ec14:	183b      	adds	r3, r7, r0
 800ec16:	183a      	adds	r2, r7, r0
 800ec18:	7812      	ldrb	r2, [r2, #0]
 800ec1a:	2110      	movs	r1, #16
 800ec1c:	438a      	bics	r2, r1
 800ec1e:	701a      	strb	r2, [r3, #0]
        pdw1000local->sysCFGreg &= ~(SYS_CFG_RXWTOE);
 800ec20:	4b09      	ldr	r3, [pc, #36]	@ (800ec48 <dwt_setrxtimeout+0x98>)
 800ec22:	681b      	ldr	r3, [r3, #0]
 800ec24:	691a      	ldr	r2, [r3, #16]
 800ec26:	4b08      	ldr	r3, [pc, #32]	@ (800ec48 <dwt_setrxtimeout+0x98>)
 800ec28:	681b      	ldr	r3, [r3, #0]
 800ec2a:	4908      	ldr	r1, [pc, #32]	@ (800ec4c <dwt_setrxtimeout+0x9c>)
 800ec2c:	400a      	ands	r2, r1
 800ec2e:	611a      	str	r2, [r3, #16]
        dwt_write8bitoffsetreg(SYS_CFG_ID, 3, temp); // Write at offset 3 to write the upper byte only
 800ec30:	183b      	adds	r3, r7, r0
 800ec32:	781b      	ldrb	r3, [r3, #0]
 800ec34:	001a      	movs	r2, r3
 800ec36:	2103      	movs	r1, #3
 800ec38:	2004      	movs	r0, #4
 800ec3a:	f7ff fced 	bl	800e618 <dwt_write8bitoffsetreg>
} // end dwt_setrxtimeout()
 800ec3e:	46c0      	nop			@ (mov r8, r8)
 800ec40:	46bd      	mov	sp, r7
 800ec42:	b004      	add	sp, #16
 800ec44:	bdb0      	pop	{r4, r5, r7, pc}
 800ec46:	46c0      	nop			@ (mov r8, r8)
 800ec48:	200001f0 	.word	0x200001f0
 800ec4c:	efffffff 	.word	0xefffffff

0800ec50 <dwt_rxreset>:
 * output parameters
 *
 * no return value
 */
void dwt_rxreset(void)
{
 800ec50:	b580      	push	{r7, lr}
 800ec52:	af00      	add	r7, sp, #0
    // Set RX reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_RX);
 800ec54:	22e0      	movs	r2, #224	@ 0xe0
 800ec56:	2103      	movs	r1, #3
 800ec58:	2036      	movs	r0, #54	@ 0x36
 800ec5a:	f7ff fcdd 	bl	800e618 <dwt_write8bitoffsetreg>

    // Clear RX reset
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 800ec5e:	22f0      	movs	r2, #240	@ 0xf0
 800ec60:	2103      	movs	r1, #3
 800ec62:	2036      	movs	r0, #54	@ 0x36
 800ec64:	f7ff fcd8 	bl	800e618 <dwt_write8bitoffsetreg>
}
 800ec68:	46c0      	nop			@ (mov r8, r8)
 800ec6a:	46bd      	mov	sp, r7
 800ec6c:	bd80      	pop	{r7, pc}
	...

0800ec70 <dwt_softreset>:
 * output parameters
 *
 * no return value
 */
void dwt_softreset(void)
{
 800ec70:	b580      	push	{r7, lr}
 800ec72:	af00      	add	r7, sp, #0
    _dwt_disablesequencing();
 800ec74:	f7ff fe88 	bl	800e988 <_dwt_disablesequencing>

    // Clear any AON auto download bits (as reset will trigger AON download)
    dwt_write16bitoffsetreg(AON_ID, AON_WCFG_OFFSET, 0x00);
 800ec78:	2200      	movs	r2, #0
 800ec7a:	2100      	movs	r1, #0
 800ec7c:	202c      	movs	r0, #44	@ 0x2c
 800ec7e:	f7ff fcde 	bl	800e63e <dwt_write16bitoffsetreg>
    // Clear the wake-up configuration
    dwt_write8bitoffsetreg(AON_ID, AON_CFG0_OFFSET, 0x00);
 800ec82:	2200      	movs	r2, #0
 800ec84:	2106      	movs	r1, #6
 800ec86:	202c      	movs	r0, #44	@ 0x2c
 800ec88:	f7ff fcc6 	bl	800e618 <dwt_write8bitoffsetreg>
    // Upload the new configuration
    _dwt_aonarrayupload();
 800ec8c:	f7ff fd40 	bl	800e710 <_dwt_aonarrayupload>

    // Reset HIF, TX, RX and PMSC (set the reset bits)
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_ALL);
 800ec90:	2200      	movs	r2, #0
 800ec92:	2103      	movs	r1, #3
 800ec94:	2036      	movs	r0, #54	@ 0x36
 800ec96:	f7ff fcbf 	bl	800e618 <dwt_write8bitoffsetreg>

    // DW1000 needs a 10us sleep to let clk PLL lock after reset - the PLL will automatically lock after the reset
    // Could also have polled the PLL lock flag, but then the SPI needs to be < 3MHz !! So a simple delay is easier
    deca_sleep(1);
 800ec9a:	2001      	movs	r0, #1
 800ec9c:	f000 f849 	bl	800ed32 <deca_sleep>

    // Clear the reset bits
    dwt_write8bitoffsetreg(PMSC_ID, PMSC_CTRL0_SOFTRESET_OFFSET, PMSC_CTRL0_RESET_CLEAR);
 800eca0:	22f0      	movs	r2, #240	@ 0xf0
 800eca2:	2103      	movs	r1, #3
 800eca4:	2036      	movs	r0, #54	@ 0x36
 800eca6:	f7ff fcb7 	bl	800e618 <dwt_write8bitoffsetreg>

    pdw1000local->wait4resp = 0;
 800ecaa:	4b03      	ldr	r3, [pc, #12]	@ (800ecb8 <dwt_softreset+0x48>)
 800ecac:	681b      	ldr	r3, [r3, #0]
 800ecae:	2200      	movs	r2, #0
 800ecb0:	755a      	strb	r2, [r3, #21]
}
 800ecb2:	46c0      	nop			@ (mov r8, r8)
 800ecb4:	46bd      	mov	sp, r7
 800ecb6:	bd80      	pop	{r7, pc}
 800ecb8:	200001f0 	.word	0x200001f0

0800ecbc <dwt_setxtaltrim>:
 * output parameters
 *
 * no return value
 */
void dwt_setxtaltrim(uint8 value)
{
 800ecbc:	b580      	push	{r7, lr}
 800ecbe:	b084      	sub	sp, #16
 800ecc0:	af00      	add	r7, sp, #0
 800ecc2:	0002      	movs	r2, r0
 800ecc4:	1dfb      	adds	r3, r7, #7
 800ecc6:	701a      	strb	r2, [r3, #0]
    // The 3 MSb in this 8-bit register must be kept to 0b011 to avoid any malfunction.
    uint8 reg_val = (3 << 5) | (value & FS_XTALT_MASK);
 800ecc8:	1dfb      	adds	r3, r7, #7
 800ecca:	781b      	ldrb	r3, [r3, #0]
 800eccc:	b25b      	sxtb	r3, r3
 800ecce:	221f      	movs	r2, #31
 800ecd0:	4013      	ands	r3, r2
 800ecd2:	b25b      	sxtb	r3, r3
 800ecd4:	2260      	movs	r2, #96	@ 0x60
 800ecd6:	4313      	orrs	r3, r2
 800ecd8:	b25a      	sxtb	r2, r3
 800ecda:	210f      	movs	r1, #15
 800ecdc:	187b      	adds	r3, r7, r1
 800ecde:	701a      	strb	r2, [r3, #0]
    dwt_write8bitoffsetreg(FS_CTRL_ID, FS_XTALT_OFFSET, reg_val);
 800ece0:	187b      	adds	r3, r7, r1
 800ece2:	781b      	ldrb	r3, [r3, #0]
 800ece4:	001a      	movs	r2, r3
 800ece6:	210e      	movs	r1, #14
 800ece8:	202b      	movs	r0, #43	@ 0x2b
 800ecea:	f7ff fc95 	bl	800e618 <dwt_write8bitoffsetreg>
}
 800ecee:	46c0      	nop			@ (mov r8, r8)
 800ecf0:	46bd      	mov	sp, r7
 800ecf2:	b004      	add	sp, #16
 800ecf4:	bd80      	pop	{r7, pc}

0800ecf6 <decamutexon>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
decaIrqStatus_t decamutexon(void)           
{
 800ecf6:	b580      	push	{r7, lr}
 800ecf8:	b082      	sub	sp, #8
 800ecfa:	af00      	add	r7, sp, #0
	decaIrqStatus_t s = port_GetEXT_IRQStatus();
 800ecfc:	f000 f9e2 	bl	800f0c4 <port_GetEXT_IRQStatus>
 800ed00:	0003      	movs	r3, r0
 800ed02:	607b      	str	r3, [r7, #4]

	if(s) {
 800ed04:	687b      	ldr	r3, [r7, #4]
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d001      	beq.n	800ed0e <decamutexon+0x18>
		port_DisableEXT_IRQ(); //disable the external interrupt line
 800ed0a:	f000 f9cb 	bl	800f0a4 <port_DisableEXT_IRQ>
	}
	return s ;   // return state before disable, value is used to re-enable in decamutexoff call
 800ed0e:	687b      	ldr	r3, [r7, #4]
}
 800ed10:	0018      	movs	r0, r3
 800ed12:	46bd      	mov	sp, r7
 800ed14:	b002      	add	sp, #8
 800ed16:	bd80      	pop	{r7, pc}

0800ed18 <decamutexoff>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
void decamutexoff(decaIrqStatus_t s)        // put a function here that re-enables the interrupt at the end of the critical section
{
 800ed18:	b580      	push	{r7, lr}
 800ed1a:	b082      	sub	sp, #8
 800ed1c:	af00      	add	r7, sp, #0
 800ed1e:	6078      	str	r0, [r7, #4]
	if(s) { //need to check the port state as we can't use level sensitive interrupt on the STM ARM
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	2b00      	cmp	r3, #0
 800ed24:	d001      	beq.n	800ed2a <decamutexoff+0x12>
		port_EnableEXT_IRQ();
 800ed26:	f000 f9c5 	bl	800f0b4 <port_EnableEXT_IRQ>
	}
}
 800ed2a:	46c0      	nop			@ (mov r8, r8)
 800ed2c:	46bd      	mov	sp, r7
 800ed2e:	b002      	add	sp, #8
 800ed30:	bd80      	pop	{r7, pc}

0800ed32 <deca_sleep>:
#include "sleep.h"
#include "port.h"

/* Wrapper function to be used by decadriver. Declared in deca_device_api.h */
__INLINE void deca_sleep(unsigned int time_ms)
{
 800ed32:	b580      	push	{r7, lr}
 800ed34:	b082      	sub	sp, #8
 800ed36:	af00      	add	r7, sp, #0
 800ed38:	6078      	str	r0, [r7, #4]
	Sleep(time_ms);
 800ed3a:	687b      	ldr	r3, [r7, #4]
 800ed3c:	0018      	movs	r0, r3
 800ed3e:	f000 f8e2 	bl	800ef06 <Sleep>
}
 800ed42:	46c0      	nop			@ (mov r8, r8)
 800ed44:	46bd      	mov	sp, r7
 800ed46:	b002      	add	sp, #8
 800ed48:	bd80      	pop	{r7, pc}
	...

0800ed4c <writetospi>:
#pragma GCC optimize ("O3")
int writetospi(uint16_t headerLength,
               const    uint8_t *headerBuffer,
               uint32_t bodyLength,
               const    uint8_t *bodyBuffer)
{
 800ed4c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ed4e:	46d6      	mov	lr, sl
 800ed50:	4646      	mov	r6, r8
 800ed52:	464f      	mov	r7, r9
 800ed54:	b5c0      	push	{r6, r7, lr}
 800ed56:	4682      	mov	sl, r0
 800ed58:	4689      	mov	r9, r1
 800ed5a:	0015      	movs	r5, r2
 800ed5c:	4698      	mov	r8, r3
    decaIrqStatus_t  stat ;
    stat = decamutexon() ;
 800ed5e:	f7ff ffca 	bl	800ecf6 <decamutexon>
 800ed62:	0006      	movs	r6, r0

    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 800ed64:	4c14      	ldr	r4, [pc, #80]	@ (800edb8 <writetospi+0x6c>)
 800ed66:	0020      	movs	r0, r4
 800ed68:	f7f8 fc86 	bl	8007678 <HAL_SPI_GetState>
 800ed6c:	2801      	cmp	r0, #1
 800ed6e:	d1fa      	bne.n	800ed66 <writetospi+0x1a>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low */
 800ed70:	308f      	adds	r0, #143	@ 0x8f
 800ed72:	2200      	movs	r2, #0
 800ed74:	2110      	movs	r1, #16
 800ed76:	05c0      	lsls	r0, r0, #23
 800ed78:	f7f5 fac7 	bl	800430a <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(&hspi1, (uint8_t *)&headerBuffer[0], headerLength, HAL_MAX_DELAY);    /* Send header in polling mode */
 800ed7c:	2301      	movs	r3, #1
 800ed7e:	4652      	mov	r2, sl
 800ed80:	4649      	mov	r1, r9
 800ed82:	0020      	movs	r0, r4
 800ed84:	425b      	negs	r3, r3
 800ed86:	f7f7 ffe3 	bl	8006d50 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t *)&bodyBuffer[0], bodyLength, HAL_MAX_DELAY);        /* Send data in polling mode */
 800ed8a:	2301      	movs	r3, #1
 800ed8c:	4641      	mov	r1, r8
 800ed8e:	b2aa      	uxth	r2, r5
 800ed90:	425b      	negs	r3, r3
 800ed92:	0020      	movs	r0, r4
 800ed94:	f7f7 ffdc 	bl	8006d50 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high */
 800ed98:	2090      	movs	r0, #144	@ 0x90
 800ed9a:	2201      	movs	r2, #1
 800ed9c:	2110      	movs	r1, #16
 800ed9e:	05c0      	lsls	r0, r0, #23
 800eda0:	f7f5 fab3 	bl	800430a <HAL_GPIO_WritePin>

    decamutexoff(stat);
 800eda4:	0030      	movs	r0, r6
 800eda6:	f7ff ffb7 	bl	800ed18 <decamutexoff>

    return 0;
} // end writetospi()
 800edaa:	2000      	movs	r0, #0
 800edac:	bce0      	pop	{r5, r6, r7}
 800edae:	46ba      	mov	sl, r7
 800edb0:	46b1      	mov	r9, r6
 800edb2:	46a8      	mov	r8, r5
 800edb4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800edb6:	46c0      	nop			@ (mov r8, r8)
 800edb8:	2000041c 	.word	0x2000041c

0800edbc <readfromspi>:
#pragma GCC optimize ("O3")
int readfromspi(uint16_t headerLength,
                const uint8_t *headerBuffer,
                uint32_t readlength,
                uint8_t *readBuffer)
{
 800edbc:	b570      	push	{r4, r5, r6, lr}
 800edbe:	46de      	mov	lr, fp
 800edc0:	4656      	mov	r6, sl
 800edc2:	464d      	mov	r5, r9
 800edc4:	4644      	mov	r4, r8
 800edc6:	b570      	push	{r4, r5, r6, lr}
 800edc8:	4688      	mov	r8, r1
 800edca:	0006      	movs	r6, r0
 800edcc:	4691      	mov	r9, r2
 800edce:	469b      	mov	fp, r3
    int i;
    decaIrqStatus_t  stat ;
    stat = decamutexon() ;
 800edd0:	f7ff ff91 	bl	800ecf6 <decamutexon>
 800edd4:	4682      	mov	sl, r0

    /* Blocking: Check whether previous transfer has been finished */
    while (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 800edd6:	4d18      	ldr	r5, [pc, #96]	@ (800ee38 <readfromspi+0x7c>)
 800edd8:	0028      	movs	r0, r5
 800edda:	f7f8 fc4d 	bl	8007678 <HAL_SPI_GetState>
 800edde:	2801      	cmp	r0, #1
 800ede0:	d1fa      	bne.n	800edd8 <readfromspi+0x1c>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET); /**< Put chip select line low */
 800ede2:	308f      	adds	r0, #143	@ 0x8f
 800ede4:	2200      	movs	r2, #0
 800ede6:	2110      	movs	r1, #16
 800ede8:	05c0      	lsls	r0, r0, #23
 800edea:	f7f5 fa8e 	bl	800430a <HAL_GPIO_WritePin>

    /* Send header */
    for(i=0; i<headerLength; i++)
 800edee:	2e00      	cmp	r6, #0
 800edf0:	d00b      	beq.n	800ee0a <readfromspi+0x4e>
 800edf2:	2400      	movs	r4, #0
    {
        HAL_SPI_Transmit(&hspi1, &headerBuffer[i], 1, HAL_MAX_DELAY); //No timeout
 800edf4:	4642      	mov	r2, r8
 800edf6:	2301      	movs	r3, #1
 800edf8:	1911      	adds	r1, r2, r4
 800edfa:	0028      	movs	r0, r5
    for(i=0; i<headerLength; i++)
 800edfc:	3401      	adds	r4, #1
        HAL_SPI_Transmit(&hspi1, &headerBuffer[i], 1, HAL_MAX_DELAY); //No timeout
 800edfe:	2201      	movs	r2, #1
 800ee00:	425b      	negs	r3, r3
 800ee02:	f7f7 ffa5 	bl	8006d50 <HAL_SPI_Transmit>
    for(i=0; i<headerLength; i++)
 800ee06:	42b4      	cmp	r4, r6
 800ee08:	dbf4      	blt.n	800edf4 <readfromspi+0x38>
    //     }

    //     (*readBuffer++) = hspi1.Instance->DR;  //copy data read form (MISO)
    // }

    HAL_SPI_Receive(&hspi1, readBuffer, readlength, 100);
 800ee0a:	464b      	mov	r3, r9
 800ee0c:	4659      	mov	r1, fp
 800ee0e:	0028      	movs	r0, r5
 800ee10:	b29a      	uxth	r2, r3
 800ee12:	2364      	movs	r3, #100	@ 0x64
 800ee14:	f7f8 f8fc 	bl	8007010 <HAL_SPI_Receive>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_SET); /**< Put chip select line high */
 800ee18:	2090      	movs	r0, #144	@ 0x90
 800ee1a:	2201      	movs	r2, #1
 800ee1c:	2110      	movs	r1, #16
 800ee1e:	05c0      	lsls	r0, r0, #23
 800ee20:	f7f5 fa73 	bl	800430a <HAL_GPIO_WritePin>

    decamutexoff(stat);
 800ee24:	4650      	mov	r0, sl
 800ee26:	f7ff ff77 	bl	800ed18 <decamutexoff>

    return 0;
} // end readfromspi()
 800ee2a:	2000      	movs	r0, #0
 800ee2c:	bc78      	pop	{r3, r4, r5, r6}
 800ee2e:	46b3      	mov	fp, r6
 800ee30:	46aa      	mov	sl, r5
 800ee32:	46a1      	mov	r9, r4
 800ee34:	4698      	mov	r8, r3
 800ee36:	bd70      	pop	{r4, r5, r6, pc}
 800ee38:	2000041c 	.word	0x2000041c

0800ee3c <__NVIC_EnableIRQ>:
{
 800ee3c:	b580      	push	{r7, lr}
 800ee3e:	b082      	sub	sp, #8
 800ee40:	af00      	add	r7, sp, #0
 800ee42:	0002      	movs	r2, r0
 800ee44:	1dfb      	adds	r3, r7, #7
 800ee46:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800ee48:	1dfb      	adds	r3, r7, #7
 800ee4a:	781b      	ldrb	r3, [r3, #0]
 800ee4c:	2b7f      	cmp	r3, #127	@ 0x7f
 800ee4e:	d809      	bhi.n	800ee64 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ee50:	1dfb      	adds	r3, r7, #7
 800ee52:	781b      	ldrb	r3, [r3, #0]
 800ee54:	001a      	movs	r2, r3
 800ee56:	231f      	movs	r3, #31
 800ee58:	401a      	ands	r2, r3
 800ee5a:	4b04      	ldr	r3, [pc, #16]	@ (800ee6c <__NVIC_EnableIRQ+0x30>)
 800ee5c:	2101      	movs	r1, #1
 800ee5e:	4091      	lsls	r1, r2
 800ee60:	000a      	movs	r2, r1
 800ee62:	601a      	str	r2, [r3, #0]
}
 800ee64:	46c0      	nop			@ (mov r8, r8)
 800ee66:	46bd      	mov	sp, r7
 800ee68:	b002      	add	sp, #8
 800ee6a:	bd80      	pop	{r7, pc}
 800ee6c:	e000e100 	.word	0xe000e100

0800ee70 <__NVIC_DisableIRQ>:
{
 800ee70:	b580      	push	{r7, lr}
 800ee72:	b082      	sub	sp, #8
 800ee74:	af00      	add	r7, sp, #0
 800ee76:	0002      	movs	r2, r0
 800ee78:	1dfb      	adds	r3, r7, #7
 800ee7a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800ee7c:	1dfb      	adds	r3, r7, #7
 800ee7e:	781b      	ldrb	r3, [r3, #0]
 800ee80:	2b7f      	cmp	r3, #127	@ 0x7f
 800ee82:	d810      	bhi.n	800eea6 <__NVIC_DisableIRQ+0x36>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ee84:	1dfb      	adds	r3, r7, #7
 800ee86:	781b      	ldrb	r3, [r3, #0]
 800ee88:	001a      	movs	r2, r3
 800ee8a:	231f      	movs	r3, #31
 800ee8c:	4013      	ands	r3, r2
 800ee8e:	4908      	ldr	r1, [pc, #32]	@ (800eeb0 <__NVIC_DisableIRQ+0x40>)
 800ee90:	2201      	movs	r2, #1
 800ee92:	409a      	lsls	r2, r3
 800ee94:	0013      	movs	r3, r2
 800ee96:	2280      	movs	r2, #128	@ 0x80
 800ee98:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 800ee9a:	f3bf 8f4f 	dsb	sy
}
 800ee9e:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 800eea0:	f3bf 8f6f 	isb	sy
}
 800eea4:	46c0      	nop			@ (mov r8, r8)
}
 800eea6:	46c0      	nop			@ (mov r8, r8)
 800eea8:	46bd      	mov	sp, r7
 800eeaa:	b002      	add	sp, #8
 800eeac:	bd80      	pop	{r7, pc}
 800eeae:	46c0      	nop			@ (mov r8, r8)
 800eeb0:	e000e100 	.word	0xe000e100

0800eeb4 <usleep>:
/* @fn    usleep
 * @brief precise usleep() delay
 * */
#pragma GCC optimize ("O0")
int usleep(useconds_t usec)
{
 800eeb4:	b580      	push	{r7, lr}
 800eeb6:	b084      	sub	sp, #16
 800eeb8:	af00      	add	r7, sp, #0
 800eeba:	6078      	str	r0, [r7, #4]
    int i,j;
#pragma GCC ivdep
    for(i=0;i<usec;i++)
 800eebc:	2300      	movs	r3, #0
 800eebe:	60fb      	str	r3, [r7, #12]
 800eec0:	e014      	b.n	800eeec <usleep+0x38>
    {
#pragma GCC ivdep
        for(j=0;j<2;j++)
 800eec2:	2300      	movs	r3, #0
 800eec4:	60bb      	str	r3, [r7, #8]
 800eec6:	e004      	b.n	800eed2 <usleep+0x1e>
        {
            __NOP();
 800eec8:	46c0      	nop			@ (mov r8, r8)
            __NOP();
 800eeca:	46c0      	nop			@ (mov r8, r8)
        for(j=0;j<2;j++)
 800eecc:	68bb      	ldr	r3, [r7, #8]
 800eece:	3301      	adds	r3, #1
 800eed0:	60bb      	str	r3, [r7, #8]
 800eed2:	68bb      	ldr	r3, [r7, #8]
 800eed4:	2201      	movs	r2, #1
 800eed6:	0fd8      	lsrs	r0, r3, #31
 800eed8:	17d1      	asrs	r1, r2, #31
 800eeda:	429a      	cmp	r2, r3
 800eedc:	4148      	adcs	r0, r1
 800eede:	0003      	movs	r3, r0
 800eee0:	b2db      	uxtb	r3, r3
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	d1f0      	bne.n	800eec8 <usleep+0x14>
    for(i=0;i<usec;i++)
 800eee6:	68fb      	ldr	r3, [r7, #12]
 800eee8:	3301      	adds	r3, #1
 800eeea:	60fb      	str	r3, [r7, #12]
 800eeec:	68fa      	ldr	r2, [r7, #12]
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	429a      	cmp	r2, r3
 800eef2:	419b      	sbcs	r3, r3
 800eef4:	425b      	negs	r3, r3
 800eef6:	b2db      	uxtb	r3, r3
 800eef8:	2b00      	cmp	r3, #0
 800eefa:	d1e2      	bne.n	800eec2 <usleep+0xe>
        }
    }
    return 0;
 800eefc:	2300      	movs	r3, #0
}
 800eefe:	0018      	movs	r0, r3
 800ef00:	46bd      	mov	sp, r7
 800ef02:	b004      	add	sp, #16
 800ef04:	bd80      	pop	{r7, pc}

0800ef06 <Sleep>:
/* @fn    Sleep
 * @brief Sleep delay in ms using SysTick timer
 * */
__INLINE void
Sleep(uint32_t x)
{
 800ef06:	b580      	push	{r7, lr}
 800ef08:	b082      	sub	sp, #8
 800ef0a:	af00      	add	r7, sp, #0
 800ef0c:	6078      	str	r0, [r7, #4]
    HAL_Delay(x);
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	0018      	movs	r0, r3
 800ef12:	f7f4 facd 	bl	80034b0 <HAL_Delay>
}
 800ef16:	46c0      	nop			@ (mov r8, r8)
 800ef18:	46bd      	mov	sp, r7
 800ef1a:	b002      	add	sp, #8
 800ef1c:	bd80      	pop	{r7, pc}
	...

0800ef20 <EXTI_GetITEnStatus>:
  *   This parameter can be:
  *     @arg EXTI_Linex: External interrupt line x where x(0..19)
  * @retval The "enable" state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITEnStatus(uint32_t x)
{
 800ef20:	b580      	push	{r7, lr}
 800ef22:	b082      	sub	sp, #8
 800ef24:	af00      	add	r7, sp, #0
 800ef26:	6078      	str	r0, [r7, #4]
    return ((NVIC->ISER[(((uint32_t)x) >> 5UL)] &\
 800ef28:	4a09      	ldr	r2, [pc, #36]	@ (800ef50 <EXTI_GetITEnStatus+0x30>)
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	095b      	lsrs	r3, r3, #5
 800ef2e:	009b      	lsls	r3, r3, #2
 800ef30:	589a      	ldr	r2, [r3, r2]
            (uint32_t)(1UL << (((uint32_t)x) & 0x1FUL)) ) == (uint32_t)RESET)?(RESET):(SET);
 800ef32:	687b      	ldr	r3, [r7, #4]
 800ef34:	211f      	movs	r1, #31
 800ef36:	400b      	ands	r3, r1
 800ef38:	40da      	lsrs	r2, r3
 800ef3a:	0013      	movs	r3, r2
 800ef3c:	2201      	movs	r2, #1
 800ef3e:	4013      	ands	r3, r2
 800ef40:	1e5a      	subs	r2, r3, #1
 800ef42:	4193      	sbcs	r3, r2
 800ef44:	b2db      	uxtb	r3, r3
}
 800ef46:	0018      	movs	r0, r3
 800ef48:	46bd      	mov	sp, r7
 800ef4a:	b002      	add	sp, #8
 800ef4c:	bd80      	pop	{r7, pc}
 800ef4e:	46c0      	nop			@ (mov r8, r8)
 800ef50:	e000e100 	.word	0xe000e100

0800ef54 <reset_DW1000>:
 *          In general it is output, but it also can be used to reset the digital
 *          part of DW1000 by driving this pin low.
 *          Note, the DW_RESET pin should not be driven high externally.
 * */
void reset_DW1000(void)
{
 800ef54:	b580      	push	{r7, lr}
 800ef56:	b086      	sub	sp, #24
 800ef58:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef    GPIO_InitStruct;

    // Enable GPIO used for DW1000 reset as open collector output
    GPIO_InitStruct.Pin = DW_RESET_Pin;
 800ef5a:	1d3b      	adds	r3, r7, #4
 800ef5c:	2204      	movs	r2, #4
 800ef5e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800ef60:	1d3b      	adds	r3, r7, #4
 800ef62:	2211      	movs	r2, #17
 800ef64:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ef66:	1d3b      	adds	r3, r7, #4
 800ef68:	2200      	movs	r2, #0
 800ef6a:	60da      	str	r2, [r3, #12]
    HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 800ef6c:	1d3a      	adds	r2, r7, #4
 800ef6e:	2390      	movs	r3, #144	@ 0x90
 800ef70:	05db      	lsls	r3, r3, #23
 800ef72:	0011      	movs	r1, r2
 800ef74:	0018      	movs	r0, r3
 800ef76:	f7f5 f833 	bl	8003fe0 <HAL_GPIO_Init>

    //drive the RSTn pin low
    HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_RESET);
 800ef7a:	2390      	movs	r3, #144	@ 0x90
 800ef7c:	05db      	lsls	r3, r3, #23
 800ef7e:	2200      	movs	r2, #0
 800ef80:	2104      	movs	r1, #4
 800ef82:	0018      	movs	r0, r3
 800ef84:	f7f5 f9c1 	bl	800430a <HAL_GPIO_WritePin>

    usleep(1);
 800ef88:	2001      	movs	r0, #1
 800ef8a:	f7ff ff93 	bl	800eeb4 <usleep>

    //put the pin back to output open-drain (not active)
    setup_DW1000RSTnIRQ(0);
 800ef8e:	2000      	movs	r0, #0
 800ef90:	f000 f807 	bl	800efa2 <setup_DW1000RSTnIRQ>



    Sleep(2);
 800ef94:	2002      	movs	r0, #2
 800ef96:	f7ff ffb6 	bl	800ef06 <Sleep>
}
 800ef9a:	46c0      	nop			@ (mov r8, r8)
 800ef9c:	46bd      	mov	sp, r7
 800ef9e:	b006      	add	sp, #24
 800efa0:	bd80      	pop	{r7, pc}

0800efa2 <setup_DW1000RSTnIRQ>:
 * @brief   setup the DW_RESET pin mode
 *          0 - output Open collector mode
 *          !0 - input mode with connected EXTI2 IRQ
 * */
void setup_DW1000RSTnIRQ(int enable)
{
 800efa2:	b580      	push	{r7, lr}
 800efa4:	b088      	sub	sp, #32
 800efa6:	af00      	add	r7, sp, #0
 800efa8:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct;

    if(enable)
 800efaa:	687b      	ldr	r3, [r7, #4]
 800efac:	2b00      	cmp	r3, #0
 800efae:	d01a      	beq.n	800efe6 <setup_DW1000RSTnIRQ+0x44>
    {
        // Enable GPIO used as DECA RESET for interrupt
        GPIO_InitStruct.Pin = DW_RESET_Pin;
 800efb0:	210c      	movs	r1, #12
 800efb2:	187b      	adds	r3, r7, r1
 800efb4:	2204      	movs	r2, #4
 800efb6:	601a      	str	r2, [r3, #0]
        GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800efb8:	187b      	adds	r3, r7, r1
 800efba:	2288      	movs	r2, #136	@ 0x88
 800efbc:	0352      	lsls	r2, r2, #13
 800efbe:	605a      	str	r2, [r3, #4]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 800efc0:	187b      	adds	r3, r7, r1
 800efc2:	2200      	movs	r2, #0
 800efc4:	609a      	str	r2, [r3, #8]
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 800efc6:	187a      	adds	r2, r7, r1
 800efc8:	2390      	movs	r3, #144	@ 0x90
 800efca:	05db      	lsls	r3, r3, #23
 800efcc:	0011      	movs	r1, r2
 800efce:	0018      	movs	r0, r3
 800efd0:	f7f5 f806 	bl	8003fe0 <HAL_GPIO_Init>

        HAL_NVIC_EnableIRQ(EXTI2_IRQn);     //pin #0 -> EXTI #0
 800efd4:	2006      	movs	r0, #6
 800efd6:	f7f4 fdc0 	bl	8003b5a <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(EXTI2_IRQn, 5, 0);
 800efda:	2200      	movs	r2, #0
 800efdc:	2105      	movs	r1, #5
 800efde:	2006      	movs	r0, #6
 800efe0:	f7f4 fda6 	bl	8003b30 <HAL_NVIC_SetPriority>
        GPIO_InitStruct.Pull = GPIO_NOPULL;
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
        HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_SET);
    }
}
 800efe4:	e01d      	b.n	800f022 <setup_DW1000RSTnIRQ+0x80>
        HAL_NVIC_DisableIRQ(EXTI2_IRQn);    //pin #0 -> EXTI #0
 800efe6:	2006      	movs	r0, #6
 800efe8:	f7f4 fdc7 	bl	8003b7a <HAL_NVIC_DisableIRQ>
        GPIO_InitStruct.Pin = DW_RESET_Pin;
 800efec:	210c      	movs	r1, #12
 800efee:	187b      	adds	r3, r7, r1
 800eff0:	2204      	movs	r2, #4
 800eff2:	601a      	str	r2, [r3, #0]
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800eff4:	187b      	adds	r3, r7, r1
 800eff6:	2211      	movs	r2, #17
 800eff8:	605a      	str	r2, [r3, #4]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 800effa:	187b      	adds	r3, r7, r1
 800effc:	2200      	movs	r2, #0
 800effe:	609a      	str	r2, [r3, #8]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800f000:	187b      	adds	r3, r7, r1
 800f002:	2203      	movs	r2, #3
 800f004:	60da      	str	r2, [r3, #12]
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 800f006:	187a      	adds	r2, r7, r1
 800f008:	2390      	movs	r3, #144	@ 0x90
 800f00a:	05db      	lsls	r3, r3, #23
 800f00c:	0011      	movs	r1, r2
 800f00e:	0018      	movs	r0, r3
 800f010:	f7f4 ffe6 	bl	8003fe0 <HAL_GPIO_Init>
        HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_SET);
 800f014:	2390      	movs	r3, #144	@ 0x90
 800f016:	05db      	lsls	r3, r3, #23
 800f018:	2201      	movs	r2, #1
 800f01a:	2104      	movs	r1, #4
 800f01c:	0018      	movs	r0, r3
 800f01e:	f7f5 f974 	bl	800430a <HAL_GPIO_WritePin>
}
 800f022:	46c0      	nop			@ (mov r8, r8)
 800f024:	46bd      	mov	sp, r7
 800f026:	b008      	add	sp, #32
 800f028:	bd80      	pop	{r7, pc}
	...

0800f02c <port_set_dw1000_slowrate>:
/* @fn      port_set_dw1000_slowrate
 * @brief   set 2.25MHz
 *          note: hspi1 is clocked from 72MHz
 * */
void port_set_dw1000_slowrate(void)
{
 800f02c:	b580      	push	{r7, lr}
 800f02e:	af00      	add	r7, sp, #0
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800f030:	4b04      	ldr	r3, [pc, #16]	@ (800f044 <port_set_dw1000_slowrate+0x18>)
 800f032:	2218      	movs	r2, #24
 800f034:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi1);
 800f036:	4b03      	ldr	r3, [pc, #12]	@ (800f044 <port_set_dw1000_slowrate+0x18>)
 800f038:	0018      	movs	r0, r3
 800f03a:	f7f7 fdd1 	bl	8006be0 <HAL_SPI_Init>
}
 800f03e:	46c0      	nop			@ (mov r8, r8)
 800f040:	46bd      	mov	sp, r7
 800f042:	bd80      	pop	{r7, pc}
 800f044:	2000041c 	.word	0x2000041c

0800f048 <port_set_dw1000_fastrate>:
/* @fn      port_set_dw1000_fastrate
 * @brief   set 18MHz
 *          note: hspi1 is clocked from 72MHz
 * */
void port_set_dw1000_fastrate(void)
{
 800f048:	b580      	push	{r7, lr}
 800f04a:	af00      	add	r7, sp, #0
    hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800f04c:	4b04      	ldr	r3, [pc, #16]	@ (800f060 <port_set_dw1000_fastrate+0x18>)
 800f04e:	2200      	movs	r2, #0
 800f050:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(&hspi1);
 800f052:	4b03      	ldr	r3, [pc, #12]	@ (800f060 <port_set_dw1000_fastrate+0x18>)
 800f054:	0018      	movs	r0, r3
 800f056:	f7f7 fdc3 	bl	8006be0 <HAL_SPI_Init>
}
 800f05a:	46c0      	nop			@ (mov r8, r8)
 800f05c:	46bd      	mov	sp, r7
 800f05e:	bd80      	pop	{r7, pc}
 800f060:	2000041c 	.word	0x2000041c

0800f064 <HAL_GPIO_EXTI_Callback>:
/* @fn      HAL_GPIO_EXTI_Callback
 * @brief   IRQ HAL call-back for all EXTI configured lines
 *          i.e. DW_RESET_Pin and DW_IRQn_Pin
 * */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800f064:	b580      	push	{r7, lr}
 800f066:	b082      	sub	sp, #8
 800f068:	af00      	add	r7, sp, #0
 800f06a:	0002      	movs	r2, r0
 800f06c:	1dbb      	adds	r3, r7, #6
 800f06e:	801a      	strh	r2, [r3, #0]
    if (GPIO_Pin == DW_IRQn_Pin)
 800f070:	1dbb      	adds	r3, r7, #6
 800f072:	881b      	ldrh	r3, [r3, #0]
 800f074:	2b20      	cmp	r3, #32
 800f076:	d101      	bne.n	800f07c <HAL_GPIO_EXTI_Callback+0x18>
    {
        process_deca_irq();
 800f078:	f000 f804 	bl	800f084 <process_deca_irq>
    }
}
 800f07c:	46c0      	nop			@ (mov r8, r8)
 800f07e:	46bd      	mov	sp, r7
 800f080:	b002      	add	sp, #8
 800f082:	bd80      	pop	{r7, pc}

0800f084 <process_deca_irq>:
 * @brief   main call-back for processing of DW1000 IRQ
 *          it re-enters the IRQ routing and processes all events.
 *          After processing of all events, DW1000 will clear the IRQ line.
 * */
__INLINE void process_deca_irq(void)
{
 800f084:	b580      	push	{r7, lr}
 800f086:	af00      	add	r7, sp, #0
    while(port_CheckEXT_IRQ() != 0)
 800f088:	e002      	b.n	800f090 <process_deca_irq+0xc>
    {

        port_deca_isr();
 800f08a:	4b05      	ldr	r3, [pc, #20]	@ (800f0a0 <process_deca_irq+0x1c>)
 800f08c:	681b      	ldr	r3, [r3, #0]
 800f08e:	4798      	blx	r3
    while(port_CheckEXT_IRQ() != 0)
 800f090:	f000 f822 	bl	800f0d8 <port_CheckEXT_IRQ>
 800f094:	1e03      	subs	r3, r0, #0
 800f096:	d1f8      	bne.n	800f08a <process_deca_irq+0x6>

    } //while DW1000 IRQ line active
}
 800f098:	46c0      	nop			@ (mov r8, r8)
 800f09a:	46c0      	nop			@ (mov r8, r8)
 800f09c:	46bd      	mov	sp, r7
 800f09e:	bd80      	pop	{r7, pc}
 800f0a0:	20001c68 	.word	0x20001c68

0800f0a4 <port_DisableEXT_IRQ>:
/* @fn      port_DisableEXT_IRQ
 * @brief   wrapper to disable DW_IRQ pin IRQ
 *          in current implementation it disables all IRQ from lines 5:9
 * */
__INLINE void port_DisableEXT_IRQ(void)
{
 800f0a4:	b580      	push	{r7, lr}
 800f0a6:	af00      	add	r7, sp, #0
    NVIC_DisableIRQ(DECAIRQ_EXTI_IRQn);
 800f0a8:	2007      	movs	r0, #7
 800f0aa:	f7ff fee1 	bl	800ee70 <__NVIC_DisableIRQ>
}
 800f0ae:	46c0      	nop			@ (mov r8, r8)
 800f0b0:	46bd      	mov	sp, r7
 800f0b2:	bd80      	pop	{r7, pc}

0800f0b4 <port_EnableEXT_IRQ>:
/* @fn      port_EnableEXT_IRQ
 * @brief   wrapper to enable DW_IRQ pin IRQ
 *          in current implementation it enables all IRQ from lines 5:9
 * */
__INLINE void port_EnableEXT_IRQ(void)
{
 800f0b4:	b580      	push	{r7, lr}
 800f0b6:	af00      	add	r7, sp, #0
    NVIC_EnableIRQ(DECAIRQ_EXTI_IRQn);
 800f0b8:	2007      	movs	r0, #7
 800f0ba:	f7ff febf 	bl	800ee3c <__NVIC_EnableIRQ>
}
 800f0be:	46c0      	nop			@ (mov r8, r8)
 800f0c0:	46bd      	mov	sp, r7
 800f0c2:	bd80      	pop	{r7, pc}

0800f0c4 <port_GetEXT_IRQStatus>:

/* @fn      port_GetEXT_IRQStatus
 * @brief   wrapper to read a DW_IRQ pin IRQ status
 * */
__INLINE uint32_t port_GetEXT_IRQStatus(void)
{
 800f0c4:	b580      	push	{r7, lr}
 800f0c6:	af00      	add	r7, sp, #0
    return EXTI_GetITEnStatus(DECAIRQ_EXTI_IRQn);
 800f0c8:	2007      	movs	r0, #7
 800f0ca:	f7ff ff29 	bl	800ef20 <EXTI_GetITEnStatus>
 800f0ce:	0003      	movs	r3, r0
}
 800f0d0:	0018      	movs	r0, r3
 800f0d2:	46bd      	mov	sp, r7
 800f0d4:	bd80      	pop	{r7, pc}
	...

0800f0d8 <port_CheckEXT_IRQ>:

/* @fn      port_CheckEXT_IRQ
 * @brief   wrapper to read DW_IRQ input pin state
 * */
__INLINE uint32_t port_CheckEXT_IRQ(void)
{
 800f0d8:	b580      	push	{r7, lr}
 800f0da:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(DECAIRQ_GPIO, DW_IRQn_Pin);
 800f0dc:	4b04      	ldr	r3, [pc, #16]	@ (800f0f0 <port_CheckEXT_IRQ+0x18>)
 800f0de:	2120      	movs	r1, #32
 800f0e0:	0018      	movs	r0, r3
 800f0e2:	f7f5 f8f5 	bl	80042d0 <HAL_GPIO_ReadPin>
 800f0e6:	0003      	movs	r3, r0
}
 800f0e8:	0018      	movs	r0, r3
 800f0ea:	46bd      	mov	sp, r7
 800f0ec:	bd80      	pop	{r7, pc}
 800f0ee:	46c0      	nop			@ (mov r8, r8)
 800f0f0:	48000400 	.word	0x48000400

0800f0f4 <__cvt>:
 800f0f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f0f6:	001f      	movs	r7, r3
 800f0f8:	2300      	movs	r3, #0
 800f0fa:	0016      	movs	r6, r2
 800f0fc:	b08b      	sub	sp, #44	@ 0x2c
 800f0fe:	429f      	cmp	r7, r3
 800f100:	da04      	bge.n	800f10c <__cvt+0x18>
 800f102:	2180      	movs	r1, #128	@ 0x80
 800f104:	0609      	lsls	r1, r1, #24
 800f106:	187b      	adds	r3, r7, r1
 800f108:	001f      	movs	r7, r3
 800f10a:	232d      	movs	r3, #45	@ 0x2d
 800f10c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f10e:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 800f110:	7013      	strb	r3, [r2, #0]
 800f112:	2320      	movs	r3, #32
 800f114:	2203      	movs	r2, #3
 800f116:	439d      	bics	r5, r3
 800f118:	2d46      	cmp	r5, #70	@ 0x46
 800f11a:	d007      	beq.n	800f12c <__cvt+0x38>
 800f11c:	002b      	movs	r3, r5
 800f11e:	3b45      	subs	r3, #69	@ 0x45
 800f120:	4259      	negs	r1, r3
 800f122:	414b      	adcs	r3, r1
 800f124:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800f126:	3a01      	subs	r2, #1
 800f128:	18cb      	adds	r3, r1, r3
 800f12a:	9310      	str	r3, [sp, #64]	@ 0x40
 800f12c:	ab09      	add	r3, sp, #36	@ 0x24
 800f12e:	9304      	str	r3, [sp, #16]
 800f130:	ab08      	add	r3, sp, #32
 800f132:	9303      	str	r3, [sp, #12]
 800f134:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f136:	9200      	str	r2, [sp, #0]
 800f138:	9302      	str	r3, [sp, #8]
 800f13a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f13c:	0032      	movs	r2, r6
 800f13e:	9301      	str	r3, [sp, #4]
 800f140:	003b      	movs	r3, r7
 800f142:	f000 fe81 	bl	800fe48 <_dtoa_r>
 800f146:	0004      	movs	r4, r0
 800f148:	2d47      	cmp	r5, #71	@ 0x47
 800f14a:	d11b      	bne.n	800f184 <__cvt+0x90>
 800f14c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f14e:	07db      	lsls	r3, r3, #31
 800f150:	d511      	bpl.n	800f176 <__cvt+0x82>
 800f152:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f154:	18c3      	adds	r3, r0, r3
 800f156:	9307      	str	r3, [sp, #28]
 800f158:	2200      	movs	r2, #0
 800f15a:	2300      	movs	r3, #0
 800f15c:	0030      	movs	r0, r6
 800f15e:	0039      	movs	r1, r7
 800f160:	f7f1 f974 	bl	800044c <__aeabi_dcmpeq>
 800f164:	2800      	cmp	r0, #0
 800f166:	d001      	beq.n	800f16c <__cvt+0x78>
 800f168:	9b07      	ldr	r3, [sp, #28]
 800f16a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f16c:	2230      	movs	r2, #48	@ 0x30
 800f16e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f170:	9907      	ldr	r1, [sp, #28]
 800f172:	428b      	cmp	r3, r1
 800f174:	d320      	bcc.n	800f1b8 <__cvt+0xc4>
 800f176:	0020      	movs	r0, r4
 800f178:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f17a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800f17c:	1b1b      	subs	r3, r3, r4
 800f17e:	6013      	str	r3, [r2, #0]
 800f180:	b00b      	add	sp, #44	@ 0x2c
 800f182:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f184:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f186:	18c3      	adds	r3, r0, r3
 800f188:	9307      	str	r3, [sp, #28]
 800f18a:	2d46      	cmp	r5, #70	@ 0x46
 800f18c:	d1e4      	bne.n	800f158 <__cvt+0x64>
 800f18e:	7803      	ldrb	r3, [r0, #0]
 800f190:	2b30      	cmp	r3, #48	@ 0x30
 800f192:	d10c      	bne.n	800f1ae <__cvt+0xba>
 800f194:	2200      	movs	r2, #0
 800f196:	2300      	movs	r3, #0
 800f198:	0030      	movs	r0, r6
 800f19a:	0039      	movs	r1, r7
 800f19c:	f7f1 f956 	bl	800044c <__aeabi_dcmpeq>
 800f1a0:	2800      	cmp	r0, #0
 800f1a2:	d104      	bne.n	800f1ae <__cvt+0xba>
 800f1a4:	2301      	movs	r3, #1
 800f1a6:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800f1a8:	1a9b      	subs	r3, r3, r2
 800f1aa:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800f1ac:	6013      	str	r3, [r2, #0]
 800f1ae:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f1b0:	9a07      	ldr	r2, [sp, #28]
 800f1b2:	681b      	ldr	r3, [r3, #0]
 800f1b4:	18d3      	adds	r3, r2, r3
 800f1b6:	e7ce      	b.n	800f156 <__cvt+0x62>
 800f1b8:	1c59      	adds	r1, r3, #1
 800f1ba:	9109      	str	r1, [sp, #36]	@ 0x24
 800f1bc:	701a      	strb	r2, [r3, #0]
 800f1be:	e7d6      	b.n	800f16e <__cvt+0x7a>

0800f1c0 <__exponent>:
 800f1c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f1c2:	232b      	movs	r3, #43	@ 0x2b
 800f1c4:	0005      	movs	r5, r0
 800f1c6:	000c      	movs	r4, r1
 800f1c8:	b085      	sub	sp, #20
 800f1ca:	7002      	strb	r2, [r0, #0]
 800f1cc:	2900      	cmp	r1, #0
 800f1ce:	da01      	bge.n	800f1d4 <__exponent+0x14>
 800f1d0:	424c      	negs	r4, r1
 800f1d2:	3302      	adds	r3, #2
 800f1d4:	706b      	strb	r3, [r5, #1]
 800f1d6:	2c09      	cmp	r4, #9
 800f1d8:	dd2c      	ble.n	800f234 <__exponent+0x74>
 800f1da:	ab02      	add	r3, sp, #8
 800f1dc:	1dde      	adds	r6, r3, #7
 800f1de:	0020      	movs	r0, r4
 800f1e0:	210a      	movs	r1, #10
 800f1e2:	f7f1 f91d 	bl	8000420 <__aeabi_idivmod>
 800f1e6:	0037      	movs	r7, r6
 800f1e8:	3130      	adds	r1, #48	@ 0x30
 800f1ea:	3e01      	subs	r6, #1
 800f1ec:	0020      	movs	r0, r4
 800f1ee:	7031      	strb	r1, [r6, #0]
 800f1f0:	210a      	movs	r1, #10
 800f1f2:	9401      	str	r4, [sp, #4]
 800f1f4:	f7f1 f82e 	bl	8000254 <__divsi3>
 800f1f8:	9b01      	ldr	r3, [sp, #4]
 800f1fa:	0004      	movs	r4, r0
 800f1fc:	2b63      	cmp	r3, #99	@ 0x63
 800f1fe:	dcee      	bgt.n	800f1de <__exponent+0x1e>
 800f200:	1eba      	subs	r2, r7, #2
 800f202:	1ca8      	adds	r0, r5, #2
 800f204:	0001      	movs	r1, r0
 800f206:	0013      	movs	r3, r2
 800f208:	3430      	adds	r4, #48	@ 0x30
 800f20a:	7014      	strb	r4, [r2, #0]
 800f20c:	ac02      	add	r4, sp, #8
 800f20e:	3407      	adds	r4, #7
 800f210:	429c      	cmp	r4, r3
 800f212:	d80a      	bhi.n	800f22a <__exponent+0x6a>
 800f214:	2300      	movs	r3, #0
 800f216:	42a2      	cmp	r2, r4
 800f218:	d803      	bhi.n	800f222 <__exponent+0x62>
 800f21a:	3309      	adds	r3, #9
 800f21c:	aa02      	add	r2, sp, #8
 800f21e:	189b      	adds	r3, r3, r2
 800f220:	1bdb      	subs	r3, r3, r7
 800f222:	18c0      	adds	r0, r0, r3
 800f224:	1b40      	subs	r0, r0, r5
 800f226:	b005      	add	sp, #20
 800f228:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f22a:	781c      	ldrb	r4, [r3, #0]
 800f22c:	3301      	adds	r3, #1
 800f22e:	700c      	strb	r4, [r1, #0]
 800f230:	3101      	adds	r1, #1
 800f232:	e7eb      	b.n	800f20c <__exponent+0x4c>
 800f234:	2330      	movs	r3, #48	@ 0x30
 800f236:	18e4      	adds	r4, r4, r3
 800f238:	70ab      	strb	r3, [r5, #2]
 800f23a:	1d28      	adds	r0, r5, #4
 800f23c:	70ec      	strb	r4, [r5, #3]
 800f23e:	e7f1      	b.n	800f224 <__exponent+0x64>

0800f240 <_printf_float>:
 800f240:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f242:	b097      	sub	sp, #92	@ 0x5c
 800f244:	000d      	movs	r5, r1
 800f246:	920a      	str	r2, [sp, #40]	@ 0x28
 800f248:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800f24a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f24c:	9009      	str	r0, [sp, #36]	@ 0x24
 800f24e:	f000 fcd9 	bl	800fc04 <_localeconv_r>
 800f252:	6803      	ldr	r3, [r0, #0]
 800f254:	0018      	movs	r0, r3
 800f256:	930d      	str	r3, [sp, #52]	@ 0x34
 800f258:	f7f0 ff56 	bl	8000108 <strlen>
 800f25c:	2300      	movs	r3, #0
 800f25e:	900f      	str	r0, [sp, #60]	@ 0x3c
 800f260:	9314      	str	r3, [sp, #80]	@ 0x50
 800f262:	7e2b      	ldrb	r3, [r5, #24]
 800f264:	2207      	movs	r2, #7
 800f266:	930c      	str	r3, [sp, #48]	@ 0x30
 800f268:	682b      	ldr	r3, [r5, #0]
 800f26a:	930e      	str	r3, [sp, #56]	@ 0x38
 800f26c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800f26e:	6823      	ldr	r3, [r4, #0]
 800f270:	05c9      	lsls	r1, r1, #23
 800f272:	d545      	bpl.n	800f300 <_printf_float+0xc0>
 800f274:	189b      	adds	r3, r3, r2
 800f276:	4393      	bics	r3, r2
 800f278:	001a      	movs	r2, r3
 800f27a:	3208      	adds	r2, #8
 800f27c:	6022      	str	r2, [r4, #0]
 800f27e:	2201      	movs	r2, #1
 800f280:	681e      	ldr	r6, [r3, #0]
 800f282:	685f      	ldr	r7, [r3, #4]
 800f284:	007b      	lsls	r3, r7, #1
 800f286:	085b      	lsrs	r3, r3, #1
 800f288:	9311      	str	r3, [sp, #68]	@ 0x44
 800f28a:	9610      	str	r6, [sp, #64]	@ 0x40
 800f28c:	64ae      	str	r6, [r5, #72]	@ 0x48
 800f28e:	64ef      	str	r7, [r5, #76]	@ 0x4c
 800f290:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800f292:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800f294:	4ba7      	ldr	r3, [pc, #668]	@ (800f534 <_printf_float+0x2f4>)
 800f296:	4252      	negs	r2, r2
 800f298:	f7f2 ff12 	bl	80020c0 <__aeabi_dcmpun>
 800f29c:	2800      	cmp	r0, #0
 800f29e:	d131      	bne.n	800f304 <_printf_float+0xc4>
 800f2a0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 800f2a2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800f2a4:	2201      	movs	r2, #1
 800f2a6:	4ba3      	ldr	r3, [pc, #652]	@ (800f534 <_printf_float+0x2f4>)
 800f2a8:	4252      	negs	r2, r2
 800f2aa:	f7f1 f8df 	bl	800046c <__aeabi_dcmple>
 800f2ae:	2800      	cmp	r0, #0
 800f2b0:	d128      	bne.n	800f304 <_printf_float+0xc4>
 800f2b2:	2200      	movs	r2, #0
 800f2b4:	2300      	movs	r3, #0
 800f2b6:	0030      	movs	r0, r6
 800f2b8:	0039      	movs	r1, r7
 800f2ba:	f7f1 f8cd 	bl	8000458 <__aeabi_dcmplt>
 800f2be:	2800      	cmp	r0, #0
 800f2c0:	d003      	beq.n	800f2ca <_printf_float+0x8a>
 800f2c2:	002b      	movs	r3, r5
 800f2c4:	222d      	movs	r2, #45	@ 0x2d
 800f2c6:	3343      	adds	r3, #67	@ 0x43
 800f2c8:	701a      	strb	r2, [r3, #0]
 800f2ca:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f2cc:	4f9a      	ldr	r7, [pc, #616]	@ (800f538 <_printf_float+0x2f8>)
 800f2ce:	2b47      	cmp	r3, #71	@ 0x47
 800f2d0:	d900      	bls.n	800f2d4 <_printf_float+0x94>
 800f2d2:	4f9a      	ldr	r7, [pc, #616]	@ (800f53c <_printf_float+0x2fc>)
 800f2d4:	2303      	movs	r3, #3
 800f2d6:	2400      	movs	r4, #0
 800f2d8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f2da:	612b      	str	r3, [r5, #16]
 800f2dc:	3301      	adds	r3, #1
 800f2de:	439a      	bics	r2, r3
 800f2e0:	602a      	str	r2, [r5, #0]
 800f2e2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800f2e4:	0029      	movs	r1, r5
 800f2e6:	9300      	str	r3, [sp, #0]
 800f2e8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f2ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800f2ec:	aa15      	add	r2, sp, #84	@ 0x54
 800f2ee:	f000 f9e5 	bl	800f6bc <_printf_common>
 800f2f2:	3001      	adds	r0, #1
 800f2f4:	d000      	beq.n	800f2f8 <_printf_float+0xb8>
 800f2f6:	e09f      	b.n	800f438 <_printf_float+0x1f8>
 800f2f8:	2001      	movs	r0, #1
 800f2fa:	4240      	negs	r0, r0
 800f2fc:	b017      	add	sp, #92	@ 0x5c
 800f2fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f300:	3307      	adds	r3, #7
 800f302:	e7b8      	b.n	800f276 <_printf_float+0x36>
 800f304:	0032      	movs	r2, r6
 800f306:	003b      	movs	r3, r7
 800f308:	0030      	movs	r0, r6
 800f30a:	0039      	movs	r1, r7
 800f30c:	f7f2 fed8 	bl	80020c0 <__aeabi_dcmpun>
 800f310:	2800      	cmp	r0, #0
 800f312:	d00b      	beq.n	800f32c <_printf_float+0xec>
 800f314:	2f00      	cmp	r7, #0
 800f316:	da03      	bge.n	800f320 <_printf_float+0xe0>
 800f318:	002b      	movs	r3, r5
 800f31a:	222d      	movs	r2, #45	@ 0x2d
 800f31c:	3343      	adds	r3, #67	@ 0x43
 800f31e:	701a      	strb	r2, [r3, #0]
 800f320:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f322:	4f87      	ldr	r7, [pc, #540]	@ (800f540 <_printf_float+0x300>)
 800f324:	2b47      	cmp	r3, #71	@ 0x47
 800f326:	d9d5      	bls.n	800f2d4 <_printf_float+0x94>
 800f328:	4f86      	ldr	r7, [pc, #536]	@ (800f544 <_printf_float+0x304>)
 800f32a:	e7d3      	b.n	800f2d4 <_printf_float+0x94>
 800f32c:	2220      	movs	r2, #32
 800f32e:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 800f330:	686b      	ldr	r3, [r5, #4]
 800f332:	4394      	bics	r4, r2
 800f334:	1c5a      	adds	r2, r3, #1
 800f336:	d146      	bne.n	800f3c6 <_printf_float+0x186>
 800f338:	3307      	adds	r3, #7
 800f33a:	606b      	str	r3, [r5, #4]
 800f33c:	2380      	movs	r3, #128	@ 0x80
 800f33e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f340:	00db      	lsls	r3, r3, #3
 800f342:	4313      	orrs	r3, r2
 800f344:	2200      	movs	r2, #0
 800f346:	602b      	str	r3, [r5, #0]
 800f348:	9206      	str	r2, [sp, #24]
 800f34a:	aa14      	add	r2, sp, #80	@ 0x50
 800f34c:	9205      	str	r2, [sp, #20]
 800f34e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f350:	a90a      	add	r1, sp, #40	@ 0x28
 800f352:	9204      	str	r2, [sp, #16]
 800f354:	aa13      	add	r2, sp, #76	@ 0x4c
 800f356:	9203      	str	r2, [sp, #12]
 800f358:	2223      	movs	r2, #35	@ 0x23
 800f35a:	1852      	adds	r2, r2, r1
 800f35c:	9202      	str	r2, [sp, #8]
 800f35e:	9301      	str	r3, [sp, #4]
 800f360:	686b      	ldr	r3, [r5, #4]
 800f362:	0032      	movs	r2, r6
 800f364:	9300      	str	r3, [sp, #0]
 800f366:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f368:	003b      	movs	r3, r7
 800f36a:	f7ff fec3 	bl	800f0f4 <__cvt>
 800f36e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800f370:	0007      	movs	r7, r0
 800f372:	2c47      	cmp	r4, #71	@ 0x47
 800f374:	d12d      	bne.n	800f3d2 <_printf_float+0x192>
 800f376:	1cd3      	adds	r3, r2, #3
 800f378:	db02      	blt.n	800f380 <_printf_float+0x140>
 800f37a:	686b      	ldr	r3, [r5, #4]
 800f37c:	429a      	cmp	r2, r3
 800f37e:	dd48      	ble.n	800f412 <_printf_float+0x1d2>
 800f380:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f382:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800f384:	3b02      	subs	r3, #2
 800f386:	b2db      	uxtb	r3, r3
 800f388:	930c      	str	r3, [sp, #48]	@ 0x30
 800f38a:	0028      	movs	r0, r5
 800f38c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f38e:	3901      	subs	r1, #1
 800f390:	3050      	adds	r0, #80	@ 0x50
 800f392:	9113      	str	r1, [sp, #76]	@ 0x4c
 800f394:	f7ff ff14 	bl	800f1c0 <__exponent>
 800f398:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800f39a:	0004      	movs	r4, r0
 800f39c:	1813      	adds	r3, r2, r0
 800f39e:	612b      	str	r3, [r5, #16]
 800f3a0:	2a01      	cmp	r2, #1
 800f3a2:	dc02      	bgt.n	800f3aa <_printf_float+0x16a>
 800f3a4:	682a      	ldr	r2, [r5, #0]
 800f3a6:	07d2      	lsls	r2, r2, #31
 800f3a8:	d501      	bpl.n	800f3ae <_printf_float+0x16e>
 800f3aa:	3301      	adds	r3, #1
 800f3ac:	612b      	str	r3, [r5, #16]
 800f3ae:	2323      	movs	r3, #35	@ 0x23
 800f3b0:	aa0a      	add	r2, sp, #40	@ 0x28
 800f3b2:	189b      	adds	r3, r3, r2
 800f3b4:	781b      	ldrb	r3, [r3, #0]
 800f3b6:	2b00      	cmp	r3, #0
 800f3b8:	d100      	bne.n	800f3bc <_printf_float+0x17c>
 800f3ba:	e792      	b.n	800f2e2 <_printf_float+0xa2>
 800f3bc:	002b      	movs	r3, r5
 800f3be:	222d      	movs	r2, #45	@ 0x2d
 800f3c0:	3343      	adds	r3, #67	@ 0x43
 800f3c2:	701a      	strb	r2, [r3, #0]
 800f3c4:	e78d      	b.n	800f2e2 <_printf_float+0xa2>
 800f3c6:	2c47      	cmp	r4, #71	@ 0x47
 800f3c8:	d1b8      	bne.n	800f33c <_printf_float+0xfc>
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d1b6      	bne.n	800f33c <_printf_float+0xfc>
 800f3ce:	3301      	adds	r3, #1
 800f3d0:	e7b3      	b.n	800f33a <_printf_float+0xfa>
 800f3d2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f3d4:	0011      	movs	r1, r2
 800f3d6:	2b65      	cmp	r3, #101	@ 0x65
 800f3d8:	d9d7      	bls.n	800f38a <_printf_float+0x14a>
 800f3da:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f3dc:	2b66      	cmp	r3, #102	@ 0x66
 800f3de:	d11a      	bne.n	800f416 <_printf_float+0x1d6>
 800f3e0:	686b      	ldr	r3, [r5, #4]
 800f3e2:	2a00      	cmp	r2, #0
 800f3e4:	dd09      	ble.n	800f3fa <_printf_float+0x1ba>
 800f3e6:	612a      	str	r2, [r5, #16]
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d102      	bne.n	800f3f2 <_printf_float+0x1b2>
 800f3ec:	6829      	ldr	r1, [r5, #0]
 800f3ee:	07c9      	lsls	r1, r1, #31
 800f3f0:	d50b      	bpl.n	800f40a <_printf_float+0x1ca>
 800f3f2:	3301      	adds	r3, #1
 800f3f4:	189b      	adds	r3, r3, r2
 800f3f6:	612b      	str	r3, [r5, #16]
 800f3f8:	e007      	b.n	800f40a <_printf_float+0x1ca>
 800f3fa:	2b00      	cmp	r3, #0
 800f3fc:	d103      	bne.n	800f406 <_printf_float+0x1c6>
 800f3fe:	2201      	movs	r2, #1
 800f400:	6829      	ldr	r1, [r5, #0]
 800f402:	4211      	tst	r1, r2
 800f404:	d000      	beq.n	800f408 <_printf_float+0x1c8>
 800f406:	1c9a      	adds	r2, r3, #2
 800f408:	612a      	str	r2, [r5, #16]
 800f40a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f40c:	2400      	movs	r4, #0
 800f40e:	65ab      	str	r3, [r5, #88]	@ 0x58
 800f410:	e7cd      	b.n	800f3ae <_printf_float+0x16e>
 800f412:	2367      	movs	r3, #103	@ 0x67
 800f414:	930c      	str	r3, [sp, #48]	@ 0x30
 800f416:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800f418:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f41a:	4299      	cmp	r1, r3
 800f41c:	db06      	blt.n	800f42c <_printf_float+0x1ec>
 800f41e:	682b      	ldr	r3, [r5, #0]
 800f420:	6129      	str	r1, [r5, #16]
 800f422:	07db      	lsls	r3, r3, #31
 800f424:	d5f1      	bpl.n	800f40a <_printf_float+0x1ca>
 800f426:	3101      	adds	r1, #1
 800f428:	6129      	str	r1, [r5, #16]
 800f42a:	e7ee      	b.n	800f40a <_printf_float+0x1ca>
 800f42c:	2201      	movs	r2, #1
 800f42e:	2900      	cmp	r1, #0
 800f430:	dce0      	bgt.n	800f3f4 <_printf_float+0x1b4>
 800f432:	1892      	adds	r2, r2, r2
 800f434:	1a52      	subs	r2, r2, r1
 800f436:	e7dd      	b.n	800f3f4 <_printf_float+0x1b4>
 800f438:	682a      	ldr	r2, [r5, #0]
 800f43a:	0553      	lsls	r3, r2, #21
 800f43c:	d408      	bmi.n	800f450 <_printf_float+0x210>
 800f43e:	692b      	ldr	r3, [r5, #16]
 800f440:	003a      	movs	r2, r7
 800f442:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f444:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f446:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800f448:	47a0      	blx	r4
 800f44a:	3001      	adds	r0, #1
 800f44c:	d129      	bne.n	800f4a2 <_printf_float+0x262>
 800f44e:	e753      	b.n	800f2f8 <_printf_float+0xb8>
 800f450:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f452:	2b65      	cmp	r3, #101	@ 0x65
 800f454:	d800      	bhi.n	800f458 <_printf_float+0x218>
 800f456:	e0da      	b.n	800f60e <_printf_float+0x3ce>
 800f458:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800f45a:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800f45c:	2200      	movs	r2, #0
 800f45e:	2300      	movs	r3, #0
 800f460:	f7f0 fff4 	bl	800044c <__aeabi_dcmpeq>
 800f464:	2800      	cmp	r0, #0
 800f466:	d033      	beq.n	800f4d0 <_printf_float+0x290>
 800f468:	2301      	movs	r3, #1
 800f46a:	4a37      	ldr	r2, [pc, #220]	@ (800f548 <_printf_float+0x308>)
 800f46c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f46e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f470:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800f472:	47a0      	blx	r4
 800f474:	3001      	adds	r0, #1
 800f476:	d100      	bne.n	800f47a <_printf_float+0x23a>
 800f478:	e73e      	b.n	800f2f8 <_printf_float+0xb8>
 800f47a:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800f47c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f47e:	42b3      	cmp	r3, r6
 800f480:	db02      	blt.n	800f488 <_printf_float+0x248>
 800f482:	682b      	ldr	r3, [r5, #0]
 800f484:	07db      	lsls	r3, r3, #31
 800f486:	d50c      	bpl.n	800f4a2 <_printf_float+0x262>
 800f488:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800f48a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f48c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f48e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f490:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f492:	47a0      	blx	r4
 800f494:	2400      	movs	r4, #0
 800f496:	3001      	adds	r0, #1
 800f498:	d100      	bne.n	800f49c <_printf_float+0x25c>
 800f49a:	e72d      	b.n	800f2f8 <_printf_float+0xb8>
 800f49c:	1e73      	subs	r3, r6, #1
 800f49e:	42a3      	cmp	r3, r4
 800f4a0:	dc0a      	bgt.n	800f4b8 <_printf_float+0x278>
 800f4a2:	682b      	ldr	r3, [r5, #0]
 800f4a4:	079b      	lsls	r3, r3, #30
 800f4a6:	d500      	bpl.n	800f4aa <_printf_float+0x26a>
 800f4a8:	e105      	b.n	800f6b6 <_printf_float+0x476>
 800f4aa:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f4ac:	68e8      	ldr	r0, [r5, #12]
 800f4ae:	4298      	cmp	r0, r3
 800f4b0:	db00      	blt.n	800f4b4 <_printf_float+0x274>
 800f4b2:	e723      	b.n	800f2fc <_printf_float+0xbc>
 800f4b4:	0018      	movs	r0, r3
 800f4b6:	e721      	b.n	800f2fc <_printf_float+0xbc>
 800f4b8:	002a      	movs	r2, r5
 800f4ba:	2301      	movs	r3, #1
 800f4bc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f4be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f4c0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800f4c2:	321a      	adds	r2, #26
 800f4c4:	47b8      	blx	r7
 800f4c6:	3001      	adds	r0, #1
 800f4c8:	d100      	bne.n	800f4cc <_printf_float+0x28c>
 800f4ca:	e715      	b.n	800f2f8 <_printf_float+0xb8>
 800f4cc:	3401      	adds	r4, #1
 800f4ce:	e7e5      	b.n	800f49c <_printf_float+0x25c>
 800f4d0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	dc3a      	bgt.n	800f54c <_printf_float+0x30c>
 800f4d6:	2301      	movs	r3, #1
 800f4d8:	4a1b      	ldr	r2, [pc, #108]	@ (800f548 <_printf_float+0x308>)
 800f4da:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f4dc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f4de:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800f4e0:	47a0      	blx	r4
 800f4e2:	3001      	adds	r0, #1
 800f4e4:	d100      	bne.n	800f4e8 <_printf_float+0x2a8>
 800f4e6:	e707      	b.n	800f2f8 <_printf_float+0xb8>
 800f4e8:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800f4ea:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f4ec:	4333      	orrs	r3, r6
 800f4ee:	d102      	bne.n	800f4f6 <_printf_float+0x2b6>
 800f4f0:	682b      	ldr	r3, [r5, #0]
 800f4f2:	07db      	lsls	r3, r3, #31
 800f4f4:	d5d5      	bpl.n	800f4a2 <_printf_float+0x262>
 800f4f6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f4f8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f4fa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f4fc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f4fe:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800f500:	47a0      	blx	r4
 800f502:	2300      	movs	r3, #0
 800f504:	3001      	adds	r0, #1
 800f506:	d100      	bne.n	800f50a <_printf_float+0x2ca>
 800f508:	e6f6      	b.n	800f2f8 <_printf_float+0xb8>
 800f50a:	930c      	str	r3, [sp, #48]	@ 0x30
 800f50c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f50e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f510:	425b      	negs	r3, r3
 800f512:	4293      	cmp	r3, r2
 800f514:	dc01      	bgt.n	800f51a <_printf_float+0x2da>
 800f516:	0033      	movs	r3, r6
 800f518:	e792      	b.n	800f440 <_printf_float+0x200>
 800f51a:	002a      	movs	r2, r5
 800f51c:	2301      	movs	r3, #1
 800f51e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f520:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f522:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800f524:	321a      	adds	r2, #26
 800f526:	47a0      	blx	r4
 800f528:	3001      	adds	r0, #1
 800f52a:	d100      	bne.n	800f52e <_printf_float+0x2ee>
 800f52c:	e6e4      	b.n	800f2f8 <_printf_float+0xb8>
 800f52e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f530:	3301      	adds	r3, #1
 800f532:	e7ea      	b.n	800f50a <_printf_float+0x2ca>
 800f534:	7fefffff 	.word	0x7fefffff
 800f538:	08011e3e 	.word	0x08011e3e
 800f53c:	08011e42 	.word	0x08011e42
 800f540:	08011e46 	.word	0x08011e46
 800f544:	08011e4a 	.word	0x08011e4a
 800f548:	08011e4e 	.word	0x08011e4e
 800f54c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f54e:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800f550:	930c      	str	r3, [sp, #48]	@ 0x30
 800f552:	429e      	cmp	r6, r3
 800f554:	dd00      	ble.n	800f558 <_printf_float+0x318>
 800f556:	001e      	movs	r6, r3
 800f558:	2e00      	cmp	r6, #0
 800f55a:	dc31      	bgt.n	800f5c0 <_printf_float+0x380>
 800f55c:	43f3      	mvns	r3, r6
 800f55e:	2400      	movs	r4, #0
 800f560:	17db      	asrs	r3, r3, #31
 800f562:	4033      	ands	r3, r6
 800f564:	930e      	str	r3, [sp, #56]	@ 0x38
 800f566:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800f568:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f56a:	1af3      	subs	r3, r6, r3
 800f56c:	42a3      	cmp	r3, r4
 800f56e:	dc30      	bgt.n	800f5d2 <_printf_float+0x392>
 800f570:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f572:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f574:	429a      	cmp	r2, r3
 800f576:	dc38      	bgt.n	800f5ea <_printf_float+0x3aa>
 800f578:	682b      	ldr	r3, [r5, #0]
 800f57a:	07db      	lsls	r3, r3, #31
 800f57c:	d435      	bmi.n	800f5ea <_printf_float+0x3aa>
 800f57e:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 800f580:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f582:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f584:	1b9b      	subs	r3, r3, r6
 800f586:	1b14      	subs	r4, r2, r4
 800f588:	429c      	cmp	r4, r3
 800f58a:	dd00      	ble.n	800f58e <_printf_float+0x34e>
 800f58c:	001c      	movs	r4, r3
 800f58e:	2c00      	cmp	r4, #0
 800f590:	dc34      	bgt.n	800f5fc <_printf_float+0x3bc>
 800f592:	43e3      	mvns	r3, r4
 800f594:	2600      	movs	r6, #0
 800f596:	17db      	asrs	r3, r3, #31
 800f598:	401c      	ands	r4, r3
 800f59a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800f59c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f59e:	1ad3      	subs	r3, r2, r3
 800f5a0:	1b1b      	subs	r3, r3, r4
 800f5a2:	42b3      	cmp	r3, r6
 800f5a4:	dc00      	bgt.n	800f5a8 <_printf_float+0x368>
 800f5a6:	e77c      	b.n	800f4a2 <_printf_float+0x262>
 800f5a8:	002a      	movs	r2, r5
 800f5aa:	2301      	movs	r3, #1
 800f5ac:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f5ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f5b0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800f5b2:	321a      	adds	r2, #26
 800f5b4:	47b8      	blx	r7
 800f5b6:	3001      	adds	r0, #1
 800f5b8:	d100      	bne.n	800f5bc <_printf_float+0x37c>
 800f5ba:	e69d      	b.n	800f2f8 <_printf_float+0xb8>
 800f5bc:	3601      	adds	r6, #1
 800f5be:	e7ec      	b.n	800f59a <_printf_float+0x35a>
 800f5c0:	0033      	movs	r3, r6
 800f5c2:	003a      	movs	r2, r7
 800f5c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f5c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f5c8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800f5ca:	47a0      	blx	r4
 800f5cc:	3001      	adds	r0, #1
 800f5ce:	d1c5      	bne.n	800f55c <_printf_float+0x31c>
 800f5d0:	e692      	b.n	800f2f8 <_printf_float+0xb8>
 800f5d2:	002a      	movs	r2, r5
 800f5d4:	2301      	movs	r3, #1
 800f5d6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f5d8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f5da:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800f5dc:	321a      	adds	r2, #26
 800f5de:	47b0      	blx	r6
 800f5e0:	3001      	adds	r0, #1
 800f5e2:	d100      	bne.n	800f5e6 <_printf_float+0x3a6>
 800f5e4:	e688      	b.n	800f2f8 <_printf_float+0xb8>
 800f5e6:	3401      	adds	r4, #1
 800f5e8:	e7bd      	b.n	800f566 <_printf_float+0x326>
 800f5ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f5ec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f5ee:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f5f0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f5f2:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800f5f4:	47a0      	blx	r4
 800f5f6:	3001      	adds	r0, #1
 800f5f8:	d1c1      	bne.n	800f57e <_printf_float+0x33e>
 800f5fa:	e67d      	b.n	800f2f8 <_printf_float+0xb8>
 800f5fc:	19ba      	adds	r2, r7, r6
 800f5fe:	0023      	movs	r3, r4
 800f600:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f602:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f604:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800f606:	47b0      	blx	r6
 800f608:	3001      	adds	r0, #1
 800f60a:	d1c2      	bne.n	800f592 <_printf_float+0x352>
 800f60c:	e674      	b.n	800f2f8 <_printf_float+0xb8>
 800f60e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f610:	930c      	str	r3, [sp, #48]	@ 0x30
 800f612:	2b01      	cmp	r3, #1
 800f614:	dc02      	bgt.n	800f61c <_printf_float+0x3dc>
 800f616:	2301      	movs	r3, #1
 800f618:	421a      	tst	r2, r3
 800f61a:	d039      	beq.n	800f690 <_printf_float+0x450>
 800f61c:	2301      	movs	r3, #1
 800f61e:	003a      	movs	r2, r7
 800f620:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f622:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f624:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800f626:	47b0      	blx	r6
 800f628:	3001      	adds	r0, #1
 800f62a:	d100      	bne.n	800f62e <_printf_float+0x3ee>
 800f62c:	e664      	b.n	800f2f8 <_printf_float+0xb8>
 800f62e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f630:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f632:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f634:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f636:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800f638:	47b0      	blx	r6
 800f63a:	3001      	adds	r0, #1
 800f63c:	d100      	bne.n	800f640 <_printf_float+0x400>
 800f63e:	e65b      	b.n	800f2f8 <_printf_float+0xb8>
 800f640:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800f642:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800f644:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f646:	2200      	movs	r2, #0
 800f648:	3b01      	subs	r3, #1
 800f64a:	930c      	str	r3, [sp, #48]	@ 0x30
 800f64c:	2300      	movs	r3, #0
 800f64e:	f7f0 fefd 	bl	800044c <__aeabi_dcmpeq>
 800f652:	2800      	cmp	r0, #0
 800f654:	d11a      	bne.n	800f68c <_printf_float+0x44c>
 800f656:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f658:	1c7a      	adds	r2, r7, #1
 800f65a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f65c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f65e:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800f660:	47b0      	blx	r6
 800f662:	3001      	adds	r0, #1
 800f664:	d10e      	bne.n	800f684 <_printf_float+0x444>
 800f666:	e647      	b.n	800f2f8 <_printf_float+0xb8>
 800f668:	002a      	movs	r2, r5
 800f66a:	2301      	movs	r3, #1
 800f66c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f66e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f670:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800f672:	321a      	adds	r2, #26
 800f674:	47b8      	blx	r7
 800f676:	3001      	adds	r0, #1
 800f678:	d100      	bne.n	800f67c <_printf_float+0x43c>
 800f67a:	e63d      	b.n	800f2f8 <_printf_float+0xb8>
 800f67c:	3601      	adds	r6, #1
 800f67e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f680:	429e      	cmp	r6, r3
 800f682:	dbf1      	blt.n	800f668 <_printf_float+0x428>
 800f684:	002a      	movs	r2, r5
 800f686:	0023      	movs	r3, r4
 800f688:	3250      	adds	r2, #80	@ 0x50
 800f68a:	e6da      	b.n	800f442 <_printf_float+0x202>
 800f68c:	2600      	movs	r6, #0
 800f68e:	e7f6      	b.n	800f67e <_printf_float+0x43e>
 800f690:	003a      	movs	r2, r7
 800f692:	e7e2      	b.n	800f65a <_printf_float+0x41a>
 800f694:	002a      	movs	r2, r5
 800f696:	2301      	movs	r3, #1
 800f698:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800f69a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f69c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800f69e:	3219      	adds	r2, #25
 800f6a0:	47b0      	blx	r6
 800f6a2:	3001      	adds	r0, #1
 800f6a4:	d100      	bne.n	800f6a8 <_printf_float+0x468>
 800f6a6:	e627      	b.n	800f2f8 <_printf_float+0xb8>
 800f6a8:	3401      	adds	r4, #1
 800f6aa:	68eb      	ldr	r3, [r5, #12]
 800f6ac:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800f6ae:	1a9b      	subs	r3, r3, r2
 800f6b0:	42a3      	cmp	r3, r4
 800f6b2:	dcef      	bgt.n	800f694 <_printf_float+0x454>
 800f6b4:	e6f9      	b.n	800f4aa <_printf_float+0x26a>
 800f6b6:	2400      	movs	r4, #0
 800f6b8:	e7f7      	b.n	800f6aa <_printf_float+0x46a>
 800f6ba:	46c0      	nop			@ (mov r8, r8)

0800f6bc <_printf_common>:
 800f6bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f6be:	0016      	movs	r6, r2
 800f6c0:	9301      	str	r3, [sp, #4]
 800f6c2:	688a      	ldr	r2, [r1, #8]
 800f6c4:	690b      	ldr	r3, [r1, #16]
 800f6c6:	000c      	movs	r4, r1
 800f6c8:	9000      	str	r0, [sp, #0]
 800f6ca:	4293      	cmp	r3, r2
 800f6cc:	da00      	bge.n	800f6d0 <_printf_common+0x14>
 800f6ce:	0013      	movs	r3, r2
 800f6d0:	0022      	movs	r2, r4
 800f6d2:	6033      	str	r3, [r6, #0]
 800f6d4:	3243      	adds	r2, #67	@ 0x43
 800f6d6:	7812      	ldrb	r2, [r2, #0]
 800f6d8:	2a00      	cmp	r2, #0
 800f6da:	d001      	beq.n	800f6e0 <_printf_common+0x24>
 800f6dc:	3301      	adds	r3, #1
 800f6de:	6033      	str	r3, [r6, #0]
 800f6e0:	6823      	ldr	r3, [r4, #0]
 800f6e2:	069b      	lsls	r3, r3, #26
 800f6e4:	d502      	bpl.n	800f6ec <_printf_common+0x30>
 800f6e6:	6833      	ldr	r3, [r6, #0]
 800f6e8:	3302      	adds	r3, #2
 800f6ea:	6033      	str	r3, [r6, #0]
 800f6ec:	6822      	ldr	r2, [r4, #0]
 800f6ee:	2306      	movs	r3, #6
 800f6f0:	0015      	movs	r5, r2
 800f6f2:	401d      	ands	r5, r3
 800f6f4:	421a      	tst	r2, r3
 800f6f6:	d027      	beq.n	800f748 <_printf_common+0x8c>
 800f6f8:	0023      	movs	r3, r4
 800f6fa:	3343      	adds	r3, #67	@ 0x43
 800f6fc:	781b      	ldrb	r3, [r3, #0]
 800f6fe:	1e5a      	subs	r2, r3, #1
 800f700:	4193      	sbcs	r3, r2
 800f702:	6822      	ldr	r2, [r4, #0]
 800f704:	0692      	lsls	r2, r2, #26
 800f706:	d430      	bmi.n	800f76a <_printf_common+0xae>
 800f708:	0022      	movs	r2, r4
 800f70a:	9901      	ldr	r1, [sp, #4]
 800f70c:	9800      	ldr	r0, [sp, #0]
 800f70e:	9d08      	ldr	r5, [sp, #32]
 800f710:	3243      	adds	r2, #67	@ 0x43
 800f712:	47a8      	blx	r5
 800f714:	3001      	adds	r0, #1
 800f716:	d025      	beq.n	800f764 <_printf_common+0xa8>
 800f718:	2206      	movs	r2, #6
 800f71a:	6823      	ldr	r3, [r4, #0]
 800f71c:	2500      	movs	r5, #0
 800f71e:	4013      	ands	r3, r2
 800f720:	2b04      	cmp	r3, #4
 800f722:	d105      	bne.n	800f730 <_printf_common+0x74>
 800f724:	6833      	ldr	r3, [r6, #0]
 800f726:	68e5      	ldr	r5, [r4, #12]
 800f728:	1aed      	subs	r5, r5, r3
 800f72a:	43eb      	mvns	r3, r5
 800f72c:	17db      	asrs	r3, r3, #31
 800f72e:	401d      	ands	r5, r3
 800f730:	68a3      	ldr	r3, [r4, #8]
 800f732:	6922      	ldr	r2, [r4, #16]
 800f734:	4293      	cmp	r3, r2
 800f736:	dd01      	ble.n	800f73c <_printf_common+0x80>
 800f738:	1a9b      	subs	r3, r3, r2
 800f73a:	18ed      	adds	r5, r5, r3
 800f73c:	2600      	movs	r6, #0
 800f73e:	42b5      	cmp	r5, r6
 800f740:	d120      	bne.n	800f784 <_printf_common+0xc8>
 800f742:	2000      	movs	r0, #0
 800f744:	e010      	b.n	800f768 <_printf_common+0xac>
 800f746:	3501      	adds	r5, #1
 800f748:	68e3      	ldr	r3, [r4, #12]
 800f74a:	6832      	ldr	r2, [r6, #0]
 800f74c:	1a9b      	subs	r3, r3, r2
 800f74e:	42ab      	cmp	r3, r5
 800f750:	ddd2      	ble.n	800f6f8 <_printf_common+0x3c>
 800f752:	0022      	movs	r2, r4
 800f754:	2301      	movs	r3, #1
 800f756:	9901      	ldr	r1, [sp, #4]
 800f758:	9800      	ldr	r0, [sp, #0]
 800f75a:	9f08      	ldr	r7, [sp, #32]
 800f75c:	3219      	adds	r2, #25
 800f75e:	47b8      	blx	r7
 800f760:	3001      	adds	r0, #1
 800f762:	d1f0      	bne.n	800f746 <_printf_common+0x8a>
 800f764:	2001      	movs	r0, #1
 800f766:	4240      	negs	r0, r0
 800f768:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800f76a:	2030      	movs	r0, #48	@ 0x30
 800f76c:	18e1      	adds	r1, r4, r3
 800f76e:	3143      	adds	r1, #67	@ 0x43
 800f770:	7008      	strb	r0, [r1, #0]
 800f772:	0021      	movs	r1, r4
 800f774:	1c5a      	adds	r2, r3, #1
 800f776:	3145      	adds	r1, #69	@ 0x45
 800f778:	7809      	ldrb	r1, [r1, #0]
 800f77a:	18a2      	adds	r2, r4, r2
 800f77c:	3243      	adds	r2, #67	@ 0x43
 800f77e:	3302      	adds	r3, #2
 800f780:	7011      	strb	r1, [r2, #0]
 800f782:	e7c1      	b.n	800f708 <_printf_common+0x4c>
 800f784:	0022      	movs	r2, r4
 800f786:	2301      	movs	r3, #1
 800f788:	9901      	ldr	r1, [sp, #4]
 800f78a:	9800      	ldr	r0, [sp, #0]
 800f78c:	9f08      	ldr	r7, [sp, #32]
 800f78e:	321a      	adds	r2, #26
 800f790:	47b8      	blx	r7
 800f792:	3001      	adds	r0, #1
 800f794:	d0e6      	beq.n	800f764 <_printf_common+0xa8>
 800f796:	3601      	adds	r6, #1
 800f798:	e7d1      	b.n	800f73e <_printf_common+0x82>
	...

0800f79c <_printf_i>:
 800f79c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f79e:	b08b      	sub	sp, #44	@ 0x2c
 800f7a0:	9206      	str	r2, [sp, #24]
 800f7a2:	000a      	movs	r2, r1
 800f7a4:	3243      	adds	r2, #67	@ 0x43
 800f7a6:	9307      	str	r3, [sp, #28]
 800f7a8:	9005      	str	r0, [sp, #20]
 800f7aa:	9203      	str	r2, [sp, #12]
 800f7ac:	7e0a      	ldrb	r2, [r1, #24]
 800f7ae:	000c      	movs	r4, r1
 800f7b0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f7b2:	2a78      	cmp	r2, #120	@ 0x78
 800f7b4:	d809      	bhi.n	800f7ca <_printf_i+0x2e>
 800f7b6:	2a62      	cmp	r2, #98	@ 0x62
 800f7b8:	d80b      	bhi.n	800f7d2 <_printf_i+0x36>
 800f7ba:	2a00      	cmp	r2, #0
 800f7bc:	d100      	bne.n	800f7c0 <_printf_i+0x24>
 800f7be:	e0bc      	b.n	800f93a <_printf_i+0x19e>
 800f7c0:	497b      	ldr	r1, [pc, #492]	@ (800f9b0 <_printf_i+0x214>)
 800f7c2:	9104      	str	r1, [sp, #16]
 800f7c4:	2a58      	cmp	r2, #88	@ 0x58
 800f7c6:	d100      	bne.n	800f7ca <_printf_i+0x2e>
 800f7c8:	e090      	b.n	800f8ec <_printf_i+0x150>
 800f7ca:	0025      	movs	r5, r4
 800f7cc:	3542      	adds	r5, #66	@ 0x42
 800f7ce:	702a      	strb	r2, [r5, #0]
 800f7d0:	e022      	b.n	800f818 <_printf_i+0x7c>
 800f7d2:	0010      	movs	r0, r2
 800f7d4:	3863      	subs	r0, #99	@ 0x63
 800f7d6:	2815      	cmp	r0, #21
 800f7d8:	d8f7      	bhi.n	800f7ca <_printf_i+0x2e>
 800f7da:	f7f0 fca7 	bl	800012c <__gnu_thumb1_case_shi>
 800f7de:	0016      	.short	0x0016
 800f7e0:	fff6001f 	.word	0xfff6001f
 800f7e4:	fff6fff6 	.word	0xfff6fff6
 800f7e8:	001ffff6 	.word	0x001ffff6
 800f7ec:	fff6fff6 	.word	0xfff6fff6
 800f7f0:	fff6fff6 	.word	0xfff6fff6
 800f7f4:	003600a1 	.word	0x003600a1
 800f7f8:	fff60080 	.word	0xfff60080
 800f7fc:	00b2fff6 	.word	0x00b2fff6
 800f800:	0036fff6 	.word	0x0036fff6
 800f804:	fff6fff6 	.word	0xfff6fff6
 800f808:	0084      	.short	0x0084
 800f80a:	0025      	movs	r5, r4
 800f80c:	681a      	ldr	r2, [r3, #0]
 800f80e:	3542      	adds	r5, #66	@ 0x42
 800f810:	1d11      	adds	r1, r2, #4
 800f812:	6019      	str	r1, [r3, #0]
 800f814:	6813      	ldr	r3, [r2, #0]
 800f816:	702b      	strb	r3, [r5, #0]
 800f818:	2301      	movs	r3, #1
 800f81a:	e0a0      	b.n	800f95e <_printf_i+0x1c2>
 800f81c:	6818      	ldr	r0, [r3, #0]
 800f81e:	6809      	ldr	r1, [r1, #0]
 800f820:	1d02      	adds	r2, r0, #4
 800f822:	060d      	lsls	r5, r1, #24
 800f824:	d50b      	bpl.n	800f83e <_printf_i+0xa2>
 800f826:	6806      	ldr	r6, [r0, #0]
 800f828:	601a      	str	r2, [r3, #0]
 800f82a:	2e00      	cmp	r6, #0
 800f82c:	da03      	bge.n	800f836 <_printf_i+0x9a>
 800f82e:	232d      	movs	r3, #45	@ 0x2d
 800f830:	9a03      	ldr	r2, [sp, #12]
 800f832:	4276      	negs	r6, r6
 800f834:	7013      	strb	r3, [r2, #0]
 800f836:	4b5e      	ldr	r3, [pc, #376]	@ (800f9b0 <_printf_i+0x214>)
 800f838:	270a      	movs	r7, #10
 800f83a:	9304      	str	r3, [sp, #16]
 800f83c:	e018      	b.n	800f870 <_printf_i+0xd4>
 800f83e:	6806      	ldr	r6, [r0, #0]
 800f840:	601a      	str	r2, [r3, #0]
 800f842:	0649      	lsls	r1, r1, #25
 800f844:	d5f1      	bpl.n	800f82a <_printf_i+0x8e>
 800f846:	b236      	sxth	r6, r6
 800f848:	e7ef      	b.n	800f82a <_printf_i+0x8e>
 800f84a:	6808      	ldr	r0, [r1, #0]
 800f84c:	6819      	ldr	r1, [r3, #0]
 800f84e:	c940      	ldmia	r1!, {r6}
 800f850:	0605      	lsls	r5, r0, #24
 800f852:	d402      	bmi.n	800f85a <_printf_i+0xbe>
 800f854:	0640      	lsls	r0, r0, #25
 800f856:	d500      	bpl.n	800f85a <_printf_i+0xbe>
 800f858:	b2b6      	uxth	r6, r6
 800f85a:	6019      	str	r1, [r3, #0]
 800f85c:	4b54      	ldr	r3, [pc, #336]	@ (800f9b0 <_printf_i+0x214>)
 800f85e:	270a      	movs	r7, #10
 800f860:	9304      	str	r3, [sp, #16]
 800f862:	2a6f      	cmp	r2, #111	@ 0x6f
 800f864:	d100      	bne.n	800f868 <_printf_i+0xcc>
 800f866:	3f02      	subs	r7, #2
 800f868:	0023      	movs	r3, r4
 800f86a:	2200      	movs	r2, #0
 800f86c:	3343      	adds	r3, #67	@ 0x43
 800f86e:	701a      	strb	r2, [r3, #0]
 800f870:	6863      	ldr	r3, [r4, #4]
 800f872:	60a3      	str	r3, [r4, #8]
 800f874:	2b00      	cmp	r3, #0
 800f876:	db03      	blt.n	800f880 <_printf_i+0xe4>
 800f878:	2104      	movs	r1, #4
 800f87a:	6822      	ldr	r2, [r4, #0]
 800f87c:	438a      	bics	r2, r1
 800f87e:	6022      	str	r2, [r4, #0]
 800f880:	2e00      	cmp	r6, #0
 800f882:	d102      	bne.n	800f88a <_printf_i+0xee>
 800f884:	9d03      	ldr	r5, [sp, #12]
 800f886:	2b00      	cmp	r3, #0
 800f888:	d00c      	beq.n	800f8a4 <_printf_i+0x108>
 800f88a:	9d03      	ldr	r5, [sp, #12]
 800f88c:	0030      	movs	r0, r6
 800f88e:	0039      	movs	r1, r7
 800f890:	f7f0 fcdc 	bl	800024c <__aeabi_uidivmod>
 800f894:	9b04      	ldr	r3, [sp, #16]
 800f896:	3d01      	subs	r5, #1
 800f898:	5c5b      	ldrb	r3, [r3, r1]
 800f89a:	702b      	strb	r3, [r5, #0]
 800f89c:	0033      	movs	r3, r6
 800f89e:	0006      	movs	r6, r0
 800f8a0:	429f      	cmp	r7, r3
 800f8a2:	d9f3      	bls.n	800f88c <_printf_i+0xf0>
 800f8a4:	2f08      	cmp	r7, #8
 800f8a6:	d109      	bne.n	800f8bc <_printf_i+0x120>
 800f8a8:	6823      	ldr	r3, [r4, #0]
 800f8aa:	07db      	lsls	r3, r3, #31
 800f8ac:	d506      	bpl.n	800f8bc <_printf_i+0x120>
 800f8ae:	6862      	ldr	r2, [r4, #4]
 800f8b0:	6923      	ldr	r3, [r4, #16]
 800f8b2:	429a      	cmp	r2, r3
 800f8b4:	dc02      	bgt.n	800f8bc <_printf_i+0x120>
 800f8b6:	2330      	movs	r3, #48	@ 0x30
 800f8b8:	3d01      	subs	r5, #1
 800f8ba:	702b      	strb	r3, [r5, #0]
 800f8bc:	9b03      	ldr	r3, [sp, #12]
 800f8be:	1b5b      	subs	r3, r3, r5
 800f8c0:	6123      	str	r3, [r4, #16]
 800f8c2:	9b07      	ldr	r3, [sp, #28]
 800f8c4:	0021      	movs	r1, r4
 800f8c6:	9300      	str	r3, [sp, #0]
 800f8c8:	9805      	ldr	r0, [sp, #20]
 800f8ca:	9b06      	ldr	r3, [sp, #24]
 800f8cc:	aa09      	add	r2, sp, #36	@ 0x24
 800f8ce:	f7ff fef5 	bl	800f6bc <_printf_common>
 800f8d2:	3001      	adds	r0, #1
 800f8d4:	d148      	bne.n	800f968 <_printf_i+0x1cc>
 800f8d6:	2001      	movs	r0, #1
 800f8d8:	4240      	negs	r0, r0
 800f8da:	b00b      	add	sp, #44	@ 0x2c
 800f8dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f8de:	2220      	movs	r2, #32
 800f8e0:	6809      	ldr	r1, [r1, #0]
 800f8e2:	430a      	orrs	r2, r1
 800f8e4:	6022      	str	r2, [r4, #0]
 800f8e6:	2278      	movs	r2, #120	@ 0x78
 800f8e8:	4932      	ldr	r1, [pc, #200]	@ (800f9b4 <_printf_i+0x218>)
 800f8ea:	9104      	str	r1, [sp, #16]
 800f8ec:	0021      	movs	r1, r4
 800f8ee:	3145      	adds	r1, #69	@ 0x45
 800f8f0:	700a      	strb	r2, [r1, #0]
 800f8f2:	6819      	ldr	r1, [r3, #0]
 800f8f4:	6822      	ldr	r2, [r4, #0]
 800f8f6:	c940      	ldmia	r1!, {r6}
 800f8f8:	0610      	lsls	r0, r2, #24
 800f8fa:	d402      	bmi.n	800f902 <_printf_i+0x166>
 800f8fc:	0650      	lsls	r0, r2, #25
 800f8fe:	d500      	bpl.n	800f902 <_printf_i+0x166>
 800f900:	b2b6      	uxth	r6, r6
 800f902:	6019      	str	r1, [r3, #0]
 800f904:	07d3      	lsls	r3, r2, #31
 800f906:	d502      	bpl.n	800f90e <_printf_i+0x172>
 800f908:	2320      	movs	r3, #32
 800f90a:	4313      	orrs	r3, r2
 800f90c:	6023      	str	r3, [r4, #0]
 800f90e:	2e00      	cmp	r6, #0
 800f910:	d001      	beq.n	800f916 <_printf_i+0x17a>
 800f912:	2710      	movs	r7, #16
 800f914:	e7a8      	b.n	800f868 <_printf_i+0xcc>
 800f916:	2220      	movs	r2, #32
 800f918:	6823      	ldr	r3, [r4, #0]
 800f91a:	4393      	bics	r3, r2
 800f91c:	6023      	str	r3, [r4, #0]
 800f91e:	e7f8      	b.n	800f912 <_printf_i+0x176>
 800f920:	681a      	ldr	r2, [r3, #0]
 800f922:	680d      	ldr	r5, [r1, #0]
 800f924:	1d10      	adds	r0, r2, #4
 800f926:	6949      	ldr	r1, [r1, #20]
 800f928:	6018      	str	r0, [r3, #0]
 800f92a:	6813      	ldr	r3, [r2, #0]
 800f92c:	062e      	lsls	r6, r5, #24
 800f92e:	d501      	bpl.n	800f934 <_printf_i+0x198>
 800f930:	6019      	str	r1, [r3, #0]
 800f932:	e002      	b.n	800f93a <_printf_i+0x19e>
 800f934:	066d      	lsls	r5, r5, #25
 800f936:	d5fb      	bpl.n	800f930 <_printf_i+0x194>
 800f938:	8019      	strh	r1, [r3, #0]
 800f93a:	2300      	movs	r3, #0
 800f93c:	9d03      	ldr	r5, [sp, #12]
 800f93e:	6123      	str	r3, [r4, #16]
 800f940:	e7bf      	b.n	800f8c2 <_printf_i+0x126>
 800f942:	681a      	ldr	r2, [r3, #0]
 800f944:	1d11      	adds	r1, r2, #4
 800f946:	6019      	str	r1, [r3, #0]
 800f948:	6815      	ldr	r5, [r2, #0]
 800f94a:	2100      	movs	r1, #0
 800f94c:	0028      	movs	r0, r5
 800f94e:	6862      	ldr	r2, [r4, #4]
 800f950:	f000 f9d7 	bl	800fd02 <memchr>
 800f954:	2800      	cmp	r0, #0
 800f956:	d001      	beq.n	800f95c <_printf_i+0x1c0>
 800f958:	1b40      	subs	r0, r0, r5
 800f95a:	6060      	str	r0, [r4, #4]
 800f95c:	6863      	ldr	r3, [r4, #4]
 800f95e:	6123      	str	r3, [r4, #16]
 800f960:	2300      	movs	r3, #0
 800f962:	9a03      	ldr	r2, [sp, #12]
 800f964:	7013      	strb	r3, [r2, #0]
 800f966:	e7ac      	b.n	800f8c2 <_printf_i+0x126>
 800f968:	002a      	movs	r2, r5
 800f96a:	6923      	ldr	r3, [r4, #16]
 800f96c:	9906      	ldr	r1, [sp, #24]
 800f96e:	9805      	ldr	r0, [sp, #20]
 800f970:	9d07      	ldr	r5, [sp, #28]
 800f972:	47a8      	blx	r5
 800f974:	3001      	adds	r0, #1
 800f976:	d0ae      	beq.n	800f8d6 <_printf_i+0x13a>
 800f978:	6823      	ldr	r3, [r4, #0]
 800f97a:	079b      	lsls	r3, r3, #30
 800f97c:	d415      	bmi.n	800f9aa <_printf_i+0x20e>
 800f97e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f980:	68e0      	ldr	r0, [r4, #12]
 800f982:	4298      	cmp	r0, r3
 800f984:	daa9      	bge.n	800f8da <_printf_i+0x13e>
 800f986:	0018      	movs	r0, r3
 800f988:	e7a7      	b.n	800f8da <_printf_i+0x13e>
 800f98a:	0022      	movs	r2, r4
 800f98c:	2301      	movs	r3, #1
 800f98e:	9906      	ldr	r1, [sp, #24]
 800f990:	9805      	ldr	r0, [sp, #20]
 800f992:	9e07      	ldr	r6, [sp, #28]
 800f994:	3219      	adds	r2, #25
 800f996:	47b0      	blx	r6
 800f998:	3001      	adds	r0, #1
 800f99a:	d09c      	beq.n	800f8d6 <_printf_i+0x13a>
 800f99c:	3501      	adds	r5, #1
 800f99e:	68e3      	ldr	r3, [r4, #12]
 800f9a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f9a2:	1a9b      	subs	r3, r3, r2
 800f9a4:	42ab      	cmp	r3, r5
 800f9a6:	dcf0      	bgt.n	800f98a <_printf_i+0x1ee>
 800f9a8:	e7e9      	b.n	800f97e <_printf_i+0x1e2>
 800f9aa:	2500      	movs	r5, #0
 800f9ac:	e7f7      	b.n	800f99e <_printf_i+0x202>
 800f9ae:	46c0      	nop			@ (mov r8, r8)
 800f9b0:	08011e50 	.word	0x08011e50
 800f9b4:	08011e61 	.word	0x08011e61

0800f9b8 <std>:
 800f9b8:	2300      	movs	r3, #0
 800f9ba:	b510      	push	{r4, lr}
 800f9bc:	0004      	movs	r4, r0
 800f9be:	6003      	str	r3, [r0, #0]
 800f9c0:	6043      	str	r3, [r0, #4]
 800f9c2:	6083      	str	r3, [r0, #8]
 800f9c4:	8181      	strh	r1, [r0, #12]
 800f9c6:	6643      	str	r3, [r0, #100]	@ 0x64
 800f9c8:	81c2      	strh	r2, [r0, #14]
 800f9ca:	6103      	str	r3, [r0, #16]
 800f9cc:	6143      	str	r3, [r0, #20]
 800f9ce:	6183      	str	r3, [r0, #24]
 800f9d0:	0019      	movs	r1, r3
 800f9d2:	2208      	movs	r2, #8
 800f9d4:	305c      	adds	r0, #92	@ 0x5c
 800f9d6:	f000 f90d 	bl	800fbf4 <memset>
 800f9da:	4b0b      	ldr	r3, [pc, #44]	@ (800fa08 <std+0x50>)
 800f9dc:	6224      	str	r4, [r4, #32]
 800f9de:	6263      	str	r3, [r4, #36]	@ 0x24
 800f9e0:	4b0a      	ldr	r3, [pc, #40]	@ (800fa0c <std+0x54>)
 800f9e2:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f9e4:	4b0a      	ldr	r3, [pc, #40]	@ (800fa10 <std+0x58>)
 800f9e6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f9e8:	4b0a      	ldr	r3, [pc, #40]	@ (800fa14 <std+0x5c>)
 800f9ea:	6323      	str	r3, [r4, #48]	@ 0x30
 800f9ec:	4b0a      	ldr	r3, [pc, #40]	@ (800fa18 <std+0x60>)
 800f9ee:	429c      	cmp	r4, r3
 800f9f0:	d005      	beq.n	800f9fe <std+0x46>
 800f9f2:	4b0a      	ldr	r3, [pc, #40]	@ (800fa1c <std+0x64>)
 800f9f4:	429c      	cmp	r4, r3
 800f9f6:	d002      	beq.n	800f9fe <std+0x46>
 800f9f8:	4b09      	ldr	r3, [pc, #36]	@ (800fa20 <std+0x68>)
 800f9fa:	429c      	cmp	r4, r3
 800f9fc:	d103      	bne.n	800fa06 <std+0x4e>
 800f9fe:	0020      	movs	r0, r4
 800fa00:	3058      	adds	r0, #88	@ 0x58
 800fa02:	f000 f97b 	bl	800fcfc <__retarget_lock_init_recursive>
 800fa06:	bd10      	pop	{r4, pc}
 800fa08:	0800fb41 	.word	0x0800fb41
 800fa0c:	0800fb69 	.word	0x0800fb69
 800fa10:	0800fba1 	.word	0x0800fba1
 800fa14:	0800fbcd 	.word	0x0800fbcd
 800fa18:	20001c6c 	.word	0x20001c6c
 800fa1c:	20001cd4 	.word	0x20001cd4
 800fa20:	20001d3c 	.word	0x20001d3c

0800fa24 <stdio_exit_handler>:
 800fa24:	b510      	push	{r4, lr}
 800fa26:	4a03      	ldr	r2, [pc, #12]	@ (800fa34 <stdio_exit_handler+0x10>)
 800fa28:	4903      	ldr	r1, [pc, #12]	@ (800fa38 <stdio_exit_handler+0x14>)
 800fa2a:	4804      	ldr	r0, [pc, #16]	@ (800fa3c <stdio_exit_handler+0x18>)
 800fa2c:	f000 f86c 	bl	800fb08 <_fwalk_sglue>
 800fa30:	bd10      	pop	{r4, pc}
 800fa32:	46c0      	nop			@ (mov r8, r8)
 800fa34:	200001f4 	.word	0x200001f4
 800fa38:	08011491 	.word	0x08011491
 800fa3c:	20000204 	.word	0x20000204

0800fa40 <cleanup_stdio>:
 800fa40:	6841      	ldr	r1, [r0, #4]
 800fa42:	4b0b      	ldr	r3, [pc, #44]	@ (800fa70 <cleanup_stdio+0x30>)
 800fa44:	b510      	push	{r4, lr}
 800fa46:	0004      	movs	r4, r0
 800fa48:	4299      	cmp	r1, r3
 800fa4a:	d001      	beq.n	800fa50 <cleanup_stdio+0x10>
 800fa4c:	f001 fd20 	bl	8011490 <_fflush_r>
 800fa50:	68a1      	ldr	r1, [r4, #8]
 800fa52:	4b08      	ldr	r3, [pc, #32]	@ (800fa74 <cleanup_stdio+0x34>)
 800fa54:	4299      	cmp	r1, r3
 800fa56:	d002      	beq.n	800fa5e <cleanup_stdio+0x1e>
 800fa58:	0020      	movs	r0, r4
 800fa5a:	f001 fd19 	bl	8011490 <_fflush_r>
 800fa5e:	68e1      	ldr	r1, [r4, #12]
 800fa60:	4b05      	ldr	r3, [pc, #20]	@ (800fa78 <cleanup_stdio+0x38>)
 800fa62:	4299      	cmp	r1, r3
 800fa64:	d002      	beq.n	800fa6c <cleanup_stdio+0x2c>
 800fa66:	0020      	movs	r0, r4
 800fa68:	f001 fd12 	bl	8011490 <_fflush_r>
 800fa6c:	bd10      	pop	{r4, pc}
 800fa6e:	46c0      	nop			@ (mov r8, r8)
 800fa70:	20001c6c 	.word	0x20001c6c
 800fa74:	20001cd4 	.word	0x20001cd4
 800fa78:	20001d3c 	.word	0x20001d3c

0800fa7c <global_stdio_init.part.0>:
 800fa7c:	b510      	push	{r4, lr}
 800fa7e:	4b09      	ldr	r3, [pc, #36]	@ (800faa4 <global_stdio_init.part.0+0x28>)
 800fa80:	4a09      	ldr	r2, [pc, #36]	@ (800faa8 <global_stdio_init.part.0+0x2c>)
 800fa82:	2104      	movs	r1, #4
 800fa84:	601a      	str	r2, [r3, #0]
 800fa86:	4809      	ldr	r0, [pc, #36]	@ (800faac <global_stdio_init.part.0+0x30>)
 800fa88:	2200      	movs	r2, #0
 800fa8a:	f7ff ff95 	bl	800f9b8 <std>
 800fa8e:	2201      	movs	r2, #1
 800fa90:	2109      	movs	r1, #9
 800fa92:	4807      	ldr	r0, [pc, #28]	@ (800fab0 <global_stdio_init.part.0+0x34>)
 800fa94:	f7ff ff90 	bl	800f9b8 <std>
 800fa98:	2202      	movs	r2, #2
 800fa9a:	2112      	movs	r1, #18
 800fa9c:	4805      	ldr	r0, [pc, #20]	@ (800fab4 <global_stdio_init.part.0+0x38>)
 800fa9e:	f7ff ff8b 	bl	800f9b8 <std>
 800faa2:	bd10      	pop	{r4, pc}
 800faa4:	20001da4 	.word	0x20001da4
 800faa8:	0800fa25 	.word	0x0800fa25
 800faac:	20001c6c 	.word	0x20001c6c
 800fab0:	20001cd4 	.word	0x20001cd4
 800fab4:	20001d3c 	.word	0x20001d3c

0800fab8 <__sfp_lock_acquire>:
 800fab8:	b510      	push	{r4, lr}
 800faba:	4802      	ldr	r0, [pc, #8]	@ (800fac4 <__sfp_lock_acquire+0xc>)
 800fabc:	f000 f91f 	bl	800fcfe <__retarget_lock_acquire_recursive>
 800fac0:	bd10      	pop	{r4, pc}
 800fac2:	46c0      	nop			@ (mov r8, r8)
 800fac4:	20001dad 	.word	0x20001dad

0800fac8 <__sfp_lock_release>:
 800fac8:	b510      	push	{r4, lr}
 800faca:	4802      	ldr	r0, [pc, #8]	@ (800fad4 <__sfp_lock_release+0xc>)
 800facc:	f000 f918 	bl	800fd00 <__retarget_lock_release_recursive>
 800fad0:	bd10      	pop	{r4, pc}
 800fad2:	46c0      	nop			@ (mov r8, r8)
 800fad4:	20001dad 	.word	0x20001dad

0800fad8 <__sinit>:
 800fad8:	b510      	push	{r4, lr}
 800fada:	0004      	movs	r4, r0
 800fadc:	f7ff ffec 	bl	800fab8 <__sfp_lock_acquire>
 800fae0:	6a23      	ldr	r3, [r4, #32]
 800fae2:	2b00      	cmp	r3, #0
 800fae4:	d002      	beq.n	800faec <__sinit+0x14>
 800fae6:	f7ff ffef 	bl	800fac8 <__sfp_lock_release>
 800faea:	bd10      	pop	{r4, pc}
 800faec:	4b04      	ldr	r3, [pc, #16]	@ (800fb00 <__sinit+0x28>)
 800faee:	6223      	str	r3, [r4, #32]
 800faf0:	4b04      	ldr	r3, [pc, #16]	@ (800fb04 <__sinit+0x2c>)
 800faf2:	681b      	ldr	r3, [r3, #0]
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	d1f6      	bne.n	800fae6 <__sinit+0xe>
 800faf8:	f7ff ffc0 	bl	800fa7c <global_stdio_init.part.0>
 800fafc:	e7f3      	b.n	800fae6 <__sinit+0xe>
 800fafe:	46c0      	nop			@ (mov r8, r8)
 800fb00:	0800fa41 	.word	0x0800fa41
 800fb04:	20001da4 	.word	0x20001da4

0800fb08 <_fwalk_sglue>:
 800fb08:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fb0a:	0014      	movs	r4, r2
 800fb0c:	2600      	movs	r6, #0
 800fb0e:	9000      	str	r0, [sp, #0]
 800fb10:	9101      	str	r1, [sp, #4]
 800fb12:	68a5      	ldr	r5, [r4, #8]
 800fb14:	6867      	ldr	r7, [r4, #4]
 800fb16:	3f01      	subs	r7, #1
 800fb18:	d504      	bpl.n	800fb24 <_fwalk_sglue+0x1c>
 800fb1a:	6824      	ldr	r4, [r4, #0]
 800fb1c:	2c00      	cmp	r4, #0
 800fb1e:	d1f8      	bne.n	800fb12 <_fwalk_sglue+0xa>
 800fb20:	0030      	movs	r0, r6
 800fb22:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800fb24:	89ab      	ldrh	r3, [r5, #12]
 800fb26:	2b01      	cmp	r3, #1
 800fb28:	d908      	bls.n	800fb3c <_fwalk_sglue+0x34>
 800fb2a:	220e      	movs	r2, #14
 800fb2c:	5eab      	ldrsh	r3, [r5, r2]
 800fb2e:	3301      	adds	r3, #1
 800fb30:	d004      	beq.n	800fb3c <_fwalk_sglue+0x34>
 800fb32:	0029      	movs	r1, r5
 800fb34:	9800      	ldr	r0, [sp, #0]
 800fb36:	9b01      	ldr	r3, [sp, #4]
 800fb38:	4798      	blx	r3
 800fb3a:	4306      	orrs	r6, r0
 800fb3c:	3568      	adds	r5, #104	@ 0x68
 800fb3e:	e7ea      	b.n	800fb16 <_fwalk_sglue+0xe>

0800fb40 <__sread>:
 800fb40:	b570      	push	{r4, r5, r6, lr}
 800fb42:	000c      	movs	r4, r1
 800fb44:	250e      	movs	r5, #14
 800fb46:	5f49      	ldrsh	r1, [r1, r5]
 800fb48:	f000 f886 	bl	800fc58 <_read_r>
 800fb4c:	2800      	cmp	r0, #0
 800fb4e:	db03      	blt.n	800fb58 <__sread+0x18>
 800fb50:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 800fb52:	181b      	adds	r3, r3, r0
 800fb54:	6563      	str	r3, [r4, #84]	@ 0x54
 800fb56:	bd70      	pop	{r4, r5, r6, pc}
 800fb58:	89a3      	ldrh	r3, [r4, #12]
 800fb5a:	4a02      	ldr	r2, [pc, #8]	@ (800fb64 <__sread+0x24>)
 800fb5c:	4013      	ands	r3, r2
 800fb5e:	81a3      	strh	r3, [r4, #12]
 800fb60:	e7f9      	b.n	800fb56 <__sread+0x16>
 800fb62:	46c0      	nop			@ (mov r8, r8)
 800fb64:	ffffefff 	.word	0xffffefff

0800fb68 <__swrite>:
 800fb68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fb6a:	001f      	movs	r7, r3
 800fb6c:	898b      	ldrh	r3, [r1, #12]
 800fb6e:	0005      	movs	r5, r0
 800fb70:	000c      	movs	r4, r1
 800fb72:	0016      	movs	r6, r2
 800fb74:	05db      	lsls	r3, r3, #23
 800fb76:	d505      	bpl.n	800fb84 <__swrite+0x1c>
 800fb78:	230e      	movs	r3, #14
 800fb7a:	5ec9      	ldrsh	r1, [r1, r3]
 800fb7c:	2200      	movs	r2, #0
 800fb7e:	2302      	movs	r3, #2
 800fb80:	f000 f856 	bl	800fc30 <_lseek_r>
 800fb84:	89a3      	ldrh	r3, [r4, #12]
 800fb86:	4a05      	ldr	r2, [pc, #20]	@ (800fb9c <__swrite+0x34>)
 800fb88:	0028      	movs	r0, r5
 800fb8a:	4013      	ands	r3, r2
 800fb8c:	81a3      	strh	r3, [r4, #12]
 800fb8e:	0032      	movs	r2, r6
 800fb90:	230e      	movs	r3, #14
 800fb92:	5ee1      	ldrsh	r1, [r4, r3]
 800fb94:	003b      	movs	r3, r7
 800fb96:	f000 f873 	bl	800fc80 <_write_r>
 800fb9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fb9c:	ffffefff 	.word	0xffffefff

0800fba0 <__sseek>:
 800fba0:	b570      	push	{r4, r5, r6, lr}
 800fba2:	000c      	movs	r4, r1
 800fba4:	250e      	movs	r5, #14
 800fba6:	5f49      	ldrsh	r1, [r1, r5]
 800fba8:	f000 f842 	bl	800fc30 <_lseek_r>
 800fbac:	89a3      	ldrh	r3, [r4, #12]
 800fbae:	1c42      	adds	r2, r0, #1
 800fbb0:	d103      	bne.n	800fbba <__sseek+0x1a>
 800fbb2:	4a05      	ldr	r2, [pc, #20]	@ (800fbc8 <__sseek+0x28>)
 800fbb4:	4013      	ands	r3, r2
 800fbb6:	81a3      	strh	r3, [r4, #12]
 800fbb8:	bd70      	pop	{r4, r5, r6, pc}
 800fbba:	2280      	movs	r2, #128	@ 0x80
 800fbbc:	0152      	lsls	r2, r2, #5
 800fbbe:	4313      	orrs	r3, r2
 800fbc0:	81a3      	strh	r3, [r4, #12]
 800fbc2:	6560      	str	r0, [r4, #84]	@ 0x54
 800fbc4:	e7f8      	b.n	800fbb8 <__sseek+0x18>
 800fbc6:	46c0      	nop			@ (mov r8, r8)
 800fbc8:	ffffefff 	.word	0xffffefff

0800fbcc <__sclose>:
 800fbcc:	b510      	push	{r4, lr}
 800fbce:	230e      	movs	r3, #14
 800fbd0:	5ec9      	ldrsh	r1, [r1, r3]
 800fbd2:	f000 f81b 	bl	800fc0c <_close_r>
 800fbd6:	bd10      	pop	{r4, pc}

0800fbd8 <memcmp>:
 800fbd8:	b530      	push	{r4, r5, lr}
 800fbda:	2400      	movs	r4, #0
 800fbdc:	3901      	subs	r1, #1
 800fbde:	42a2      	cmp	r2, r4
 800fbe0:	d101      	bne.n	800fbe6 <memcmp+0xe>
 800fbe2:	2000      	movs	r0, #0
 800fbe4:	e005      	b.n	800fbf2 <memcmp+0x1a>
 800fbe6:	5d03      	ldrb	r3, [r0, r4]
 800fbe8:	3401      	adds	r4, #1
 800fbea:	5d0d      	ldrb	r5, [r1, r4]
 800fbec:	42ab      	cmp	r3, r5
 800fbee:	d0f6      	beq.n	800fbde <memcmp+0x6>
 800fbf0:	1b58      	subs	r0, r3, r5
 800fbf2:	bd30      	pop	{r4, r5, pc}

0800fbf4 <memset>:
 800fbf4:	0003      	movs	r3, r0
 800fbf6:	1882      	adds	r2, r0, r2
 800fbf8:	4293      	cmp	r3, r2
 800fbfa:	d100      	bne.n	800fbfe <memset+0xa>
 800fbfc:	4770      	bx	lr
 800fbfe:	7019      	strb	r1, [r3, #0]
 800fc00:	3301      	adds	r3, #1
 800fc02:	e7f9      	b.n	800fbf8 <memset+0x4>

0800fc04 <_localeconv_r>:
 800fc04:	4800      	ldr	r0, [pc, #0]	@ (800fc08 <_localeconv_r+0x4>)
 800fc06:	4770      	bx	lr
 800fc08:	20000340 	.word	0x20000340

0800fc0c <_close_r>:
 800fc0c:	2300      	movs	r3, #0
 800fc0e:	b570      	push	{r4, r5, r6, lr}
 800fc10:	4d06      	ldr	r5, [pc, #24]	@ (800fc2c <_close_r+0x20>)
 800fc12:	0004      	movs	r4, r0
 800fc14:	0008      	movs	r0, r1
 800fc16:	602b      	str	r3, [r5, #0]
 800fc18:	f7f3 f904 	bl	8002e24 <_close>
 800fc1c:	1c43      	adds	r3, r0, #1
 800fc1e:	d103      	bne.n	800fc28 <_close_r+0x1c>
 800fc20:	682b      	ldr	r3, [r5, #0]
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	d000      	beq.n	800fc28 <_close_r+0x1c>
 800fc26:	6023      	str	r3, [r4, #0]
 800fc28:	bd70      	pop	{r4, r5, r6, pc}
 800fc2a:	46c0      	nop			@ (mov r8, r8)
 800fc2c:	20001da8 	.word	0x20001da8

0800fc30 <_lseek_r>:
 800fc30:	b570      	push	{r4, r5, r6, lr}
 800fc32:	0004      	movs	r4, r0
 800fc34:	0008      	movs	r0, r1
 800fc36:	0011      	movs	r1, r2
 800fc38:	001a      	movs	r2, r3
 800fc3a:	2300      	movs	r3, #0
 800fc3c:	4d05      	ldr	r5, [pc, #20]	@ (800fc54 <_lseek_r+0x24>)
 800fc3e:	602b      	str	r3, [r5, #0]
 800fc40:	f7f3 f911 	bl	8002e66 <_lseek>
 800fc44:	1c43      	adds	r3, r0, #1
 800fc46:	d103      	bne.n	800fc50 <_lseek_r+0x20>
 800fc48:	682b      	ldr	r3, [r5, #0]
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	d000      	beq.n	800fc50 <_lseek_r+0x20>
 800fc4e:	6023      	str	r3, [r4, #0]
 800fc50:	bd70      	pop	{r4, r5, r6, pc}
 800fc52:	46c0      	nop			@ (mov r8, r8)
 800fc54:	20001da8 	.word	0x20001da8

0800fc58 <_read_r>:
 800fc58:	b570      	push	{r4, r5, r6, lr}
 800fc5a:	0004      	movs	r4, r0
 800fc5c:	0008      	movs	r0, r1
 800fc5e:	0011      	movs	r1, r2
 800fc60:	001a      	movs	r2, r3
 800fc62:	2300      	movs	r3, #0
 800fc64:	4d05      	ldr	r5, [pc, #20]	@ (800fc7c <_read_r+0x24>)
 800fc66:	602b      	str	r3, [r5, #0]
 800fc68:	f7f3 f8a3 	bl	8002db2 <_read>
 800fc6c:	1c43      	adds	r3, r0, #1
 800fc6e:	d103      	bne.n	800fc78 <_read_r+0x20>
 800fc70:	682b      	ldr	r3, [r5, #0]
 800fc72:	2b00      	cmp	r3, #0
 800fc74:	d000      	beq.n	800fc78 <_read_r+0x20>
 800fc76:	6023      	str	r3, [r4, #0]
 800fc78:	bd70      	pop	{r4, r5, r6, pc}
 800fc7a:	46c0      	nop			@ (mov r8, r8)
 800fc7c:	20001da8 	.word	0x20001da8

0800fc80 <_write_r>:
 800fc80:	b570      	push	{r4, r5, r6, lr}
 800fc82:	0004      	movs	r4, r0
 800fc84:	0008      	movs	r0, r1
 800fc86:	0011      	movs	r1, r2
 800fc88:	001a      	movs	r2, r3
 800fc8a:	2300      	movs	r3, #0
 800fc8c:	4d05      	ldr	r5, [pc, #20]	@ (800fca4 <_write_r+0x24>)
 800fc8e:	602b      	str	r3, [r5, #0]
 800fc90:	f7f3 f8ac 	bl	8002dec <_write>
 800fc94:	1c43      	adds	r3, r0, #1
 800fc96:	d103      	bne.n	800fca0 <_write_r+0x20>
 800fc98:	682b      	ldr	r3, [r5, #0]
 800fc9a:	2b00      	cmp	r3, #0
 800fc9c:	d000      	beq.n	800fca0 <_write_r+0x20>
 800fc9e:	6023      	str	r3, [r4, #0]
 800fca0:	bd70      	pop	{r4, r5, r6, pc}
 800fca2:	46c0      	nop			@ (mov r8, r8)
 800fca4:	20001da8 	.word	0x20001da8

0800fca8 <__errno>:
 800fca8:	4b01      	ldr	r3, [pc, #4]	@ (800fcb0 <__errno+0x8>)
 800fcaa:	6818      	ldr	r0, [r3, #0]
 800fcac:	4770      	bx	lr
 800fcae:	46c0      	nop			@ (mov r8, r8)
 800fcb0:	20000200 	.word	0x20000200

0800fcb4 <__libc_init_array>:
 800fcb4:	b570      	push	{r4, r5, r6, lr}
 800fcb6:	2600      	movs	r6, #0
 800fcb8:	4c0c      	ldr	r4, [pc, #48]	@ (800fcec <__libc_init_array+0x38>)
 800fcba:	4d0d      	ldr	r5, [pc, #52]	@ (800fcf0 <__libc_init_array+0x3c>)
 800fcbc:	1b64      	subs	r4, r4, r5
 800fcbe:	10a4      	asrs	r4, r4, #2
 800fcc0:	42a6      	cmp	r6, r4
 800fcc2:	d109      	bne.n	800fcd8 <__libc_init_array+0x24>
 800fcc4:	2600      	movs	r6, #0
 800fcc6:	f001 ff5f 	bl	8011b88 <_init>
 800fcca:	4c0a      	ldr	r4, [pc, #40]	@ (800fcf4 <__libc_init_array+0x40>)
 800fccc:	4d0a      	ldr	r5, [pc, #40]	@ (800fcf8 <__libc_init_array+0x44>)
 800fcce:	1b64      	subs	r4, r4, r5
 800fcd0:	10a4      	asrs	r4, r4, #2
 800fcd2:	42a6      	cmp	r6, r4
 800fcd4:	d105      	bne.n	800fce2 <__libc_init_array+0x2e>
 800fcd6:	bd70      	pop	{r4, r5, r6, pc}
 800fcd8:	00b3      	lsls	r3, r6, #2
 800fcda:	58eb      	ldr	r3, [r5, r3]
 800fcdc:	4798      	blx	r3
 800fcde:	3601      	adds	r6, #1
 800fce0:	e7ee      	b.n	800fcc0 <__libc_init_array+0xc>
 800fce2:	00b3      	lsls	r3, r6, #2
 800fce4:	58eb      	ldr	r3, [r5, r3]
 800fce6:	4798      	blx	r3
 800fce8:	3601      	adds	r6, #1
 800fcea:	e7f2      	b.n	800fcd2 <__libc_init_array+0x1e>
 800fcec:	080121b0 	.word	0x080121b0
 800fcf0:	080121b0 	.word	0x080121b0
 800fcf4:	080121b4 	.word	0x080121b4
 800fcf8:	080121b0 	.word	0x080121b0

0800fcfc <__retarget_lock_init_recursive>:
 800fcfc:	4770      	bx	lr

0800fcfe <__retarget_lock_acquire_recursive>:
 800fcfe:	4770      	bx	lr

0800fd00 <__retarget_lock_release_recursive>:
 800fd00:	4770      	bx	lr

0800fd02 <memchr>:
 800fd02:	b2c9      	uxtb	r1, r1
 800fd04:	1882      	adds	r2, r0, r2
 800fd06:	4290      	cmp	r0, r2
 800fd08:	d101      	bne.n	800fd0e <memchr+0xc>
 800fd0a:	2000      	movs	r0, #0
 800fd0c:	4770      	bx	lr
 800fd0e:	7803      	ldrb	r3, [r0, #0]
 800fd10:	428b      	cmp	r3, r1
 800fd12:	d0fb      	beq.n	800fd0c <memchr+0xa>
 800fd14:	3001      	adds	r0, #1
 800fd16:	e7f6      	b.n	800fd06 <memchr+0x4>

0800fd18 <memcpy>:
 800fd18:	2300      	movs	r3, #0
 800fd1a:	b510      	push	{r4, lr}
 800fd1c:	429a      	cmp	r2, r3
 800fd1e:	d100      	bne.n	800fd22 <memcpy+0xa>
 800fd20:	bd10      	pop	{r4, pc}
 800fd22:	5ccc      	ldrb	r4, [r1, r3]
 800fd24:	54c4      	strb	r4, [r0, r3]
 800fd26:	3301      	adds	r3, #1
 800fd28:	e7f8      	b.n	800fd1c <memcpy+0x4>

0800fd2a <quorem>:
 800fd2a:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fd2c:	6902      	ldr	r2, [r0, #16]
 800fd2e:	690f      	ldr	r7, [r1, #16]
 800fd30:	b087      	sub	sp, #28
 800fd32:	0006      	movs	r6, r0
 800fd34:	000b      	movs	r3, r1
 800fd36:	2000      	movs	r0, #0
 800fd38:	9102      	str	r1, [sp, #8]
 800fd3a:	42ba      	cmp	r2, r7
 800fd3c:	db6d      	blt.n	800fe1a <quorem+0xf0>
 800fd3e:	3f01      	subs	r7, #1
 800fd40:	00bc      	lsls	r4, r7, #2
 800fd42:	3314      	adds	r3, #20
 800fd44:	9305      	str	r3, [sp, #20]
 800fd46:	191b      	adds	r3, r3, r4
 800fd48:	9303      	str	r3, [sp, #12]
 800fd4a:	0033      	movs	r3, r6
 800fd4c:	3314      	adds	r3, #20
 800fd4e:	191c      	adds	r4, r3, r4
 800fd50:	9301      	str	r3, [sp, #4]
 800fd52:	6823      	ldr	r3, [r4, #0]
 800fd54:	9304      	str	r3, [sp, #16]
 800fd56:	9b03      	ldr	r3, [sp, #12]
 800fd58:	9804      	ldr	r0, [sp, #16]
 800fd5a:	681d      	ldr	r5, [r3, #0]
 800fd5c:	3501      	adds	r5, #1
 800fd5e:	0029      	movs	r1, r5
 800fd60:	f7f0 f9ee 	bl	8000140 <__udivsi3>
 800fd64:	9b04      	ldr	r3, [sp, #16]
 800fd66:	9000      	str	r0, [sp, #0]
 800fd68:	42ab      	cmp	r3, r5
 800fd6a:	d32b      	bcc.n	800fdc4 <quorem+0x9a>
 800fd6c:	9b05      	ldr	r3, [sp, #20]
 800fd6e:	9d01      	ldr	r5, [sp, #4]
 800fd70:	469c      	mov	ip, r3
 800fd72:	2300      	movs	r3, #0
 800fd74:	9305      	str	r3, [sp, #20]
 800fd76:	9304      	str	r3, [sp, #16]
 800fd78:	4662      	mov	r2, ip
 800fd7a:	ca08      	ldmia	r2!, {r3}
 800fd7c:	6828      	ldr	r0, [r5, #0]
 800fd7e:	4694      	mov	ip, r2
 800fd80:	9a00      	ldr	r2, [sp, #0]
 800fd82:	b299      	uxth	r1, r3
 800fd84:	4351      	muls	r1, r2
 800fd86:	9a05      	ldr	r2, [sp, #20]
 800fd88:	0c1b      	lsrs	r3, r3, #16
 800fd8a:	1889      	adds	r1, r1, r2
 800fd8c:	9a00      	ldr	r2, [sp, #0]
 800fd8e:	4353      	muls	r3, r2
 800fd90:	0c0a      	lsrs	r2, r1, #16
 800fd92:	189b      	adds	r3, r3, r2
 800fd94:	0c1a      	lsrs	r2, r3, #16
 800fd96:	b289      	uxth	r1, r1
 800fd98:	9205      	str	r2, [sp, #20]
 800fd9a:	b282      	uxth	r2, r0
 800fd9c:	1a52      	subs	r2, r2, r1
 800fd9e:	9904      	ldr	r1, [sp, #16]
 800fda0:	0c00      	lsrs	r0, r0, #16
 800fda2:	1852      	adds	r2, r2, r1
 800fda4:	b29b      	uxth	r3, r3
 800fda6:	1411      	asrs	r1, r2, #16
 800fda8:	1ac3      	subs	r3, r0, r3
 800fdaa:	185b      	adds	r3, r3, r1
 800fdac:	1419      	asrs	r1, r3, #16
 800fdae:	b292      	uxth	r2, r2
 800fdb0:	041b      	lsls	r3, r3, #16
 800fdb2:	431a      	orrs	r2, r3
 800fdb4:	9b03      	ldr	r3, [sp, #12]
 800fdb6:	9104      	str	r1, [sp, #16]
 800fdb8:	c504      	stmia	r5!, {r2}
 800fdba:	4563      	cmp	r3, ip
 800fdbc:	d2dc      	bcs.n	800fd78 <quorem+0x4e>
 800fdbe:	6823      	ldr	r3, [r4, #0]
 800fdc0:	2b00      	cmp	r3, #0
 800fdc2:	d030      	beq.n	800fe26 <quorem+0xfc>
 800fdc4:	0030      	movs	r0, r6
 800fdc6:	9902      	ldr	r1, [sp, #8]
 800fdc8:	f001 f9c6 	bl	8011158 <__mcmp>
 800fdcc:	2800      	cmp	r0, #0
 800fdce:	db23      	blt.n	800fe18 <quorem+0xee>
 800fdd0:	0034      	movs	r4, r6
 800fdd2:	2500      	movs	r5, #0
 800fdd4:	9902      	ldr	r1, [sp, #8]
 800fdd6:	3414      	adds	r4, #20
 800fdd8:	3114      	adds	r1, #20
 800fdda:	6823      	ldr	r3, [r4, #0]
 800fddc:	c901      	ldmia	r1!, {r0}
 800fdde:	9302      	str	r3, [sp, #8]
 800fde0:	466b      	mov	r3, sp
 800fde2:	891b      	ldrh	r3, [r3, #8]
 800fde4:	b282      	uxth	r2, r0
 800fde6:	1a9a      	subs	r2, r3, r2
 800fde8:	9b02      	ldr	r3, [sp, #8]
 800fdea:	1952      	adds	r2, r2, r5
 800fdec:	0c00      	lsrs	r0, r0, #16
 800fdee:	0c1b      	lsrs	r3, r3, #16
 800fdf0:	1a1b      	subs	r3, r3, r0
 800fdf2:	1410      	asrs	r0, r2, #16
 800fdf4:	181b      	adds	r3, r3, r0
 800fdf6:	141d      	asrs	r5, r3, #16
 800fdf8:	b292      	uxth	r2, r2
 800fdfa:	041b      	lsls	r3, r3, #16
 800fdfc:	431a      	orrs	r2, r3
 800fdfe:	9b03      	ldr	r3, [sp, #12]
 800fe00:	c404      	stmia	r4!, {r2}
 800fe02:	428b      	cmp	r3, r1
 800fe04:	d2e9      	bcs.n	800fdda <quorem+0xb0>
 800fe06:	9a01      	ldr	r2, [sp, #4]
 800fe08:	00bb      	lsls	r3, r7, #2
 800fe0a:	18d3      	adds	r3, r2, r3
 800fe0c:	681a      	ldr	r2, [r3, #0]
 800fe0e:	2a00      	cmp	r2, #0
 800fe10:	d013      	beq.n	800fe3a <quorem+0x110>
 800fe12:	9b00      	ldr	r3, [sp, #0]
 800fe14:	3301      	adds	r3, #1
 800fe16:	9300      	str	r3, [sp, #0]
 800fe18:	9800      	ldr	r0, [sp, #0]
 800fe1a:	b007      	add	sp, #28
 800fe1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fe1e:	6823      	ldr	r3, [r4, #0]
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	d104      	bne.n	800fe2e <quorem+0x104>
 800fe24:	3f01      	subs	r7, #1
 800fe26:	9b01      	ldr	r3, [sp, #4]
 800fe28:	3c04      	subs	r4, #4
 800fe2a:	42a3      	cmp	r3, r4
 800fe2c:	d3f7      	bcc.n	800fe1e <quorem+0xf4>
 800fe2e:	6137      	str	r7, [r6, #16]
 800fe30:	e7c8      	b.n	800fdc4 <quorem+0x9a>
 800fe32:	681a      	ldr	r2, [r3, #0]
 800fe34:	2a00      	cmp	r2, #0
 800fe36:	d104      	bne.n	800fe42 <quorem+0x118>
 800fe38:	3f01      	subs	r7, #1
 800fe3a:	9a01      	ldr	r2, [sp, #4]
 800fe3c:	3b04      	subs	r3, #4
 800fe3e:	429a      	cmp	r2, r3
 800fe40:	d3f7      	bcc.n	800fe32 <quorem+0x108>
 800fe42:	6137      	str	r7, [r6, #16]
 800fe44:	e7e5      	b.n	800fe12 <quorem+0xe8>
	...

0800fe48 <_dtoa_r>:
 800fe48:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fe4a:	0014      	movs	r4, r2
 800fe4c:	001d      	movs	r5, r3
 800fe4e:	69c6      	ldr	r6, [r0, #28]
 800fe50:	b09d      	sub	sp, #116	@ 0x74
 800fe52:	940a      	str	r4, [sp, #40]	@ 0x28
 800fe54:	950b      	str	r5, [sp, #44]	@ 0x2c
 800fe56:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800fe58:	9003      	str	r0, [sp, #12]
 800fe5a:	2e00      	cmp	r6, #0
 800fe5c:	d10f      	bne.n	800fe7e <_dtoa_r+0x36>
 800fe5e:	2010      	movs	r0, #16
 800fe60:	f000 fe30 	bl	8010ac4 <malloc>
 800fe64:	9b03      	ldr	r3, [sp, #12]
 800fe66:	1e02      	subs	r2, r0, #0
 800fe68:	61d8      	str	r0, [r3, #28]
 800fe6a:	d104      	bne.n	800fe76 <_dtoa_r+0x2e>
 800fe6c:	21ef      	movs	r1, #239	@ 0xef
 800fe6e:	4bc7      	ldr	r3, [pc, #796]	@ (801018c <_dtoa_r+0x344>)
 800fe70:	48c7      	ldr	r0, [pc, #796]	@ (8010190 <_dtoa_r+0x348>)
 800fe72:	f001 fb4b 	bl	801150c <__assert_func>
 800fe76:	6046      	str	r6, [r0, #4]
 800fe78:	6086      	str	r6, [r0, #8]
 800fe7a:	6006      	str	r6, [r0, #0]
 800fe7c:	60c6      	str	r6, [r0, #12]
 800fe7e:	9b03      	ldr	r3, [sp, #12]
 800fe80:	69db      	ldr	r3, [r3, #28]
 800fe82:	6819      	ldr	r1, [r3, #0]
 800fe84:	2900      	cmp	r1, #0
 800fe86:	d00b      	beq.n	800fea0 <_dtoa_r+0x58>
 800fe88:	685a      	ldr	r2, [r3, #4]
 800fe8a:	2301      	movs	r3, #1
 800fe8c:	4093      	lsls	r3, r2
 800fe8e:	604a      	str	r2, [r1, #4]
 800fe90:	608b      	str	r3, [r1, #8]
 800fe92:	9803      	ldr	r0, [sp, #12]
 800fe94:	f000 ff16 	bl	8010cc4 <_Bfree>
 800fe98:	2200      	movs	r2, #0
 800fe9a:	9b03      	ldr	r3, [sp, #12]
 800fe9c:	69db      	ldr	r3, [r3, #28]
 800fe9e:	601a      	str	r2, [r3, #0]
 800fea0:	2d00      	cmp	r5, #0
 800fea2:	da1e      	bge.n	800fee2 <_dtoa_r+0x9a>
 800fea4:	2301      	movs	r3, #1
 800fea6:	603b      	str	r3, [r7, #0]
 800fea8:	006b      	lsls	r3, r5, #1
 800feaa:	085b      	lsrs	r3, r3, #1
 800feac:	930b      	str	r3, [sp, #44]	@ 0x2c
 800feae:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 800feb0:	4bb8      	ldr	r3, [pc, #736]	@ (8010194 <_dtoa_r+0x34c>)
 800feb2:	4ab8      	ldr	r2, [pc, #736]	@ (8010194 <_dtoa_r+0x34c>)
 800feb4:	403b      	ands	r3, r7
 800feb6:	4293      	cmp	r3, r2
 800feb8:	d116      	bne.n	800fee8 <_dtoa_r+0xa0>
 800feba:	4bb7      	ldr	r3, [pc, #732]	@ (8010198 <_dtoa_r+0x350>)
 800febc:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800febe:	6013      	str	r3, [r2, #0]
 800fec0:	033b      	lsls	r3, r7, #12
 800fec2:	0b1b      	lsrs	r3, r3, #12
 800fec4:	4323      	orrs	r3, r4
 800fec6:	d101      	bne.n	800fecc <_dtoa_r+0x84>
 800fec8:	f000 fd83 	bl	80109d2 <_dtoa_r+0xb8a>
 800fecc:	4bb3      	ldr	r3, [pc, #716]	@ (801019c <_dtoa_r+0x354>)
 800fece:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800fed0:	9308      	str	r3, [sp, #32]
 800fed2:	2a00      	cmp	r2, #0
 800fed4:	d002      	beq.n	800fedc <_dtoa_r+0x94>
 800fed6:	4bb2      	ldr	r3, [pc, #712]	@ (80101a0 <_dtoa_r+0x358>)
 800fed8:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800feda:	6013      	str	r3, [r2, #0]
 800fedc:	9808      	ldr	r0, [sp, #32]
 800fede:	b01d      	add	sp, #116	@ 0x74
 800fee0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fee2:	2300      	movs	r3, #0
 800fee4:	603b      	str	r3, [r7, #0]
 800fee6:	e7e2      	b.n	800feae <_dtoa_r+0x66>
 800fee8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800feea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800feec:	9212      	str	r2, [sp, #72]	@ 0x48
 800feee:	9313      	str	r3, [sp, #76]	@ 0x4c
 800fef0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800fef2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800fef4:	2200      	movs	r2, #0
 800fef6:	2300      	movs	r3, #0
 800fef8:	f7f0 faa8 	bl	800044c <__aeabi_dcmpeq>
 800fefc:	1e06      	subs	r6, r0, #0
 800fefe:	d00b      	beq.n	800ff18 <_dtoa_r+0xd0>
 800ff00:	2301      	movs	r3, #1
 800ff02:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800ff04:	6013      	str	r3, [r2, #0]
 800ff06:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d002      	beq.n	800ff12 <_dtoa_r+0xca>
 800ff0c:	4ba5      	ldr	r3, [pc, #660]	@ (80101a4 <_dtoa_r+0x35c>)
 800ff0e:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 800ff10:	6013      	str	r3, [r2, #0]
 800ff12:	4ba5      	ldr	r3, [pc, #660]	@ (80101a8 <_dtoa_r+0x360>)
 800ff14:	9308      	str	r3, [sp, #32]
 800ff16:	e7e1      	b.n	800fedc <_dtoa_r+0x94>
 800ff18:	ab1a      	add	r3, sp, #104	@ 0x68
 800ff1a:	9301      	str	r3, [sp, #4]
 800ff1c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800ff1e:	9300      	str	r3, [sp, #0]
 800ff20:	9803      	ldr	r0, [sp, #12]
 800ff22:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800ff24:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ff26:	f001 f9cd 	bl	80112c4 <__d2b>
 800ff2a:	007a      	lsls	r2, r7, #1
 800ff2c:	9005      	str	r0, [sp, #20]
 800ff2e:	0d52      	lsrs	r2, r2, #21
 800ff30:	d100      	bne.n	800ff34 <_dtoa_r+0xec>
 800ff32:	e07b      	b.n	801002c <_dtoa_r+0x1e4>
 800ff34:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ff36:	9618      	str	r6, [sp, #96]	@ 0x60
 800ff38:	0319      	lsls	r1, r3, #12
 800ff3a:	4b9c      	ldr	r3, [pc, #624]	@ (80101ac <_dtoa_r+0x364>)
 800ff3c:	0b09      	lsrs	r1, r1, #12
 800ff3e:	430b      	orrs	r3, r1
 800ff40:	499b      	ldr	r1, [pc, #620]	@ (80101b0 <_dtoa_r+0x368>)
 800ff42:	1857      	adds	r7, r2, r1
 800ff44:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800ff46:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ff48:	0019      	movs	r1, r3
 800ff4a:	2200      	movs	r2, #0
 800ff4c:	4b99      	ldr	r3, [pc, #612]	@ (80101b4 <_dtoa_r+0x36c>)
 800ff4e:	f7f1 fd1b 	bl	8001988 <__aeabi_dsub>
 800ff52:	4a99      	ldr	r2, [pc, #612]	@ (80101b8 <_dtoa_r+0x370>)
 800ff54:	4b99      	ldr	r3, [pc, #612]	@ (80101bc <_dtoa_r+0x374>)
 800ff56:	f7f1 fa4f 	bl	80013f8 <__aeabi_dmul>
 800ff5a:	4a99      	ldr	r2, [pc, #612]	@ (80101c0 <_dtoa_r+0x378>)
 800ff5c:	4b99      	ldr	r3, [pc, #612]	@ (80101c4 <_dtoa_r+0x37c>)
 800ff5e:	f7f0 faa3 	bl	80004a8 <__aeabi_dadd>
 800ff62:	0004      	movs	r4, r0
 800ff64:	0038      	movs	r0, r7
 800ff66:	000d      	movs	r5, r1
 800ff68:	f7f2 f908 	bl	800217c <__aeabi_i2d>
 800ff6c:	4a96      	ldr	r2, [pc, #600]	@ (80101c8 <_dtoa_r+0x380>)
 800ff6e:	4b97      	ldr	r3, [pc, #604]	@ (80101cc <_dtoa_r+0x384>)
 800ff70:	f7f1 fa42 	bl	80013f8 <__aeabi_dmul>
 800ff74:	0002      	movs	r2, r0
 800ff76:	000b      	movs	r3, r1
 800ff78:	0020      	movs	r0, r4
 800ff7a:	0029      	movs	r1, r5
 800ff7c:	f7f0 fa94 	bl	80004a8 <__aeabi_dadd>
 800ff80:	0004      	movs	r4, r0
 800ff82:	000d      	movs	r5, r1
 800ff84:	f7f2 f8be 	bl	8002104 <__aeabi_d2iz>
 800ff88:	2200      	movs	r2, #0
 800ff8a:	9004      	str	r0, [sp, #16]
 800ff8c:	2300      	movs	r3, #0
 800ff8e:	0020      	movs	r0, r4
 800ff90:	0029      	movs	r1, r5
 800ff92:	f7f0 fa61 	bl	8000458 <__aeabi_dcmplt>
 800ff96:	2800      	cmp	r0, #0
 800ff98:	d00b      	beq.n	800ffb2 <_dtoa_r+0x16a>
 800ff9a:	9804      	ldr	r0, [sp, #16]
 800ff9c:	f7f2 f8ee 	bl	800217c <__aeabi_i2d>
 800ffa0:	002b      	movs	r3, r5
 800ffa2:	0022      	movs	r2, r4
 800ffa4:	f7f0 fa52 	bl	800044c <__aeabi_dcmpeq>
 800ffa8:	4243      	negs	r3, r0
 800ffaa:	4158      	adcs	r0, r3
 800ffac:	9b04      	ldr	r3, [sp, #16]
 800ffae:	1a1b      	subs	r3, r3, r0
 800ffb0:	9304      	str	r3, [sp, #16]
 800ffb2:	2301      	movs	r3, #1
 800ffb4:	9315      	str	r3, [sp, #84]	@ 0x54
 800ffb6:	9b04      	ldr	r3, [sp, #16]
 800ffb8:	2b16      	cmp	r3, #22
 800ffba:	d810      	bhi.n	800ffde <_dtoa_r+0x196>
 800ffbc:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800ffbe:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800ffc0:	9a04      	ldr	r2, [sp, #16]
 800ffc2:	4b83      	ldr	r3, [pc, #524]	@ (80101d0 <_dtoa_r+0x388>)
 800ffc4:	00d2      	lsls	r2, r2, #3
 800ffc6:	189b      	adds	r3, r3, r2
 800ffc8:	681a      	ldr	r2, [r3, #0]
 800ffca:	685b      	ldr	r3, [r3, #4]
 800ffcc:	f7f0 fa44 	bl	8000458 <__aeabi_dcmplt>
 800ffd0:	2800      	cmp	r0, #0
 800ffd2:	d047      	beq.n	8010064 <_dtoa_r+0x21c>
 800ffd4:	9b04      	ldr	r3, [sp, #16]
 800ffd6:	3b01      	subs	r3, #1
 800ffd8:	9304      	str	r3, [sp, #16]
 800ffda:	2300      	movs	r3, #0
 800ffdc:	9315      	str	r3, [sp, #84]	@ 0x54
 800ffde:	2200      	movs	r2, #0
 800ffe0:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800ffe2:	9206      	str	r2, [sp, #24]
 800ffe4:	1bdb      	subs	r3, r3, r7
 800ffe6:	1e5a      	subs	r2, r3, #1
 800ffe8:	d53e      	bpl.n	8010068 <_dtoa_r+0x220>
 800ffea:	2201      	movs	r2, #1
 800ffec:	1ad3      	subs	r3, r2, r3
 800ffee:	9306      	str	r3, [sp, #24]
 800fff0:	2300      	movs	r3, #0
 800fff2:	930d      	str	r3, [sp, #52]	@ 0x34
 800fff4:	9b04      	ldr	r3, [sp, #16]
 800fff6:	2b00      	cmp	r3, #0
 800fff8:	db38      	blt.n	801006c <_dtoa_r+0x224>
 800fffa:	9a04      	ldr	r2, [sp, #16]
 800fffc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fffe:	4694      	mov	ip, r2
 8010000:	4463      	add	r3, ip
 8010002:	930d      	str	r3, [sp, #52]	@ 0x34
 8010004:	2300      	movs	r3, #0
 8010006:	9214      	str	r2, [sp, #80]	@ 0x50
 8010008:	930f      	str	r3, [sp, #60]	@ 0x3c
 801000a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 801000c:	2401      	movs	r4, #1
 801000e:	2b09      	cmp	r3, #9
 8010010:	d867      	bhi.n	80100e2 <_dtoa_r+0x29a>
 8010012:	2b05      	cmp	r3, #5
 8010014:	dd02      	ble.n	801001c <_dtoa_r+0x1d4>
 8010016:	2400      	movs	r4, #0
 8010018:	3b04      	subs	r3, #4
 801001a:	9322      	str	r3, [sp, #136]	@ 0x88
 801001c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 801001e:	1e98      	subs	r0, r3, #2
 8010020:	2803      	cmp	r0, #3
 8010022:	d867      	bhi.n	80100f4 <_dtoa_r+0x2ac>
 8010024:	f7f0 f878 	bl	8000118 <__gnu_thumb1_case_uqi>
 8010028:	5b383a2b 	.word	0x5b383a2b
 801002c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 801002e:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8010030:	18f6      	adds	r6, r6, r3
 8010032:	4b68      	ldr	r3, [pc, #416]	@ (80101d4 <_dtoa_r+0x38c>)
 8010034:	18f2      	adds	r2, r6, r3
 8010036:	2a20      	cmp	r2, #32
 8010038:	dd0f      	ble.n	801005a <_dtoa_r+0x212>
 801003a:	2340      	movs	r3, #64	@ 0x40
 801003c:	1a9b      	subs	r3, r3, r2
 801003e:	409f      	lsls	r7, r3
 8010040:	4b65      	ldr	r3, [pc, #404]	@ (80101d8 <_dtoa_r+0x390>)
 8010042:	0038      	movs	r0, r7
 8010044:	18f3      	adds	r3, r6, r3
 8010046:	40dc      	lsrs	r4, r3
 8010048:	4320      	orrs	r0, r4
 801004a:	f7f2 f8c5 	bl	80021d8 <__aeabi_ui2d>
 801004e:	2201      	movs	r2, #1
 8010050:	4b62      	ldr	r3, [pc, #392]	@ (80101dc <_dtoa_r+0x394>)
 8010052:	1e77      	subs	r7, r6, #1
 8010054:	18cb      	adds	r3, r1, r3
 8010056:	9218      	str	r2, [sp, #96]	@ 0x60
 8010058:	e776      	b.n	800ff48 <_dtoa_r+0x100>
 801005a:	2320      	movs	r3, #32
 801005c:	0020      	movs	r0, r4
 801005e:	1a9b      	subs	r3, r3, r2
 8010060:	4098      	lsls	r0, r3
 8010062:	e7f2      	b.n	801004a <_dtoa_r+0x202>
 8010064:	9015      	str	r0, [sp, #84]	@ 0x54
 8010066:	e7ba      	b.n	800ffde <_dtoa_r+0x196>
 8010068:	920d      	str	r2, [sp, #52]	@ 0x34
 801006a:	e7c3      	b.n	800fff4 <_dtoa_r+0x1ac>
 801006c:	9b06      	ldr	r3, [sp, #24]
 801006e:	9a04      	ldr	r2, [sp, #16]
 8010070:	1a9b      	subs	r3, r3, r2
 8010072:	9306      	str	r3, [sp, #24]
 8010074:	4253      	negs	r3, r2
 8010076:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010078:	2300      	movs	r3, #0
 801007a:	9314      	str	r3, [sp, #80]	@ 0x50
 801007c:	e7c5      	b.n	801000a <_dtoa_r+0x1c2>
 801007e:	2300      	movs	r3, #0
 8010080:	9310      	str	r3, [sp, #64]	@ 0x40
 8010082:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010084:	930e      	str	r3, [sp, #56]	@ 0x38
 8010086:	9309      	str	r3, [sp, #36]	@ 0x24
 8010088:	2b00      	cmp	r3, #0
 801008a:	dc13      	bgt.n	80100b4 <_dtoa_r+0x26c>
 801008c:	2301      	movs	r3, #1
 801008e:	001a      	movs	r2, r3
 8010090:	930e      	str	r3, [sp, #56]	@ 0x38
 8010092:	9309      	str	r3, [sp, #36]	@ 0x24
 8010094:	9223      	str	r2, [sp, #140]	@ 0x8c
 8010096:	e00d      	b.n	80100b4 <_dtoa_r+0x26c>
 8010098:	2301      	movs	r3, #1
 801009a:	e7f1      	b.n	8010080 <_dtoa_r+0x238>
 801009c:	2300      	movs	r3, #0
 801009e:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80100a0:	9310      	str	r3, [sp, #64]	@ 0x40
 80100a2:	4694      	mov	ip, r2
 80100a4:	9b04      	ldr	r3, [sp, #16]
 80100a6:	4463      	add	r3, ip
 80100a8:	930e      	str	r3, [sp, #56]	@ 0x38
 80100aa:	3301      	adds	r3, #1
 80100ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	dc00      	bgt.n	80100b4 <_dtoa_r+0x26c>
 80100b2:	2301      	movs	r3, #1
 80100b4:	9a03      	ldr	r2, [sp, #12]
 80100b6:	2100      	movs	r1, #0
 80100b8:	69d0      	ldr	r0, [r2, #28]
 80100ba:	2204      	movs	r2, #4
 80100bc:	0015      	movs	r5, r2
 80100be:	3514      	adds	r5, #20
 80100c0:	429d      	cmp	r5, r3
 80100c2:	d91b      	bls.n	80100fc <_dtoa_r+0x2b4>
 80100c4:	6041      	str	r1, [r0, #4]
 80100c6:	9803      	ldr	r0, [sp, #12]
 80100c8:	f000 fdb8 	bl	8010c3c <_Balloc>
 80100cc:	9008      	str	r0, [sp, #32]
 80100ce:	2800      	cmp	r0, #0
 80100d0:	d117      	bne.n	8010102 <_dtoa_r+0x2ba>
 80100d2:	21b0      	movs	r1, #176	@ 0xb0
 80100d4:	4b42      	ldr	r3, [pc, #264]	@ (80101e0 <_dtoa_r+0x398>)
 80100d6:	482e      	ldr	r0, [pc, #184]	@ (8010190 <_dtoa_r+0x348>)
 80100d8:	9a08      	ldr	r2, [sp, #32]
 80100da:	31ff      	adds	r1, #255	@ 0xff
 80100dc:	e6c9      	b.n	800fe72 <_dtoa_r+0x2a>
 80100de:	2301      	movs	r3, #1
 80100e0:	e7dd      	b.n	801009e <_dtoa_r+0x256>
 80100e2:	2300      	movs	r3, #0
 80100e4:	9410      	str	r4, [sp, #64]	@ 0x40
 80100e6:	9322      	str	r3, [sp, #136]	@ 0x88
 80100e8:	3b01      	subs	r3, #1
 80100ea:	930e      	str	r3, [sp, #56]	@ 0x38
 80100ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80100ee:	2200      	movs	r2, #0
 80100f0:	3313      	adds	r3, #19
 80100f2:	e7cf      	b.n	8010094 <_dtoa_r+0x24c>
 80100f4:	2301      	movs	r3, #1
 80100f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80100f8:	3b02      	subs	r3, #2
 80100fa:	e7f6      	b.n	80100ea <_dtoa_r+0x2a2>
 80100fc:	3101      	adds	r1, #1
 80100fe:	0052      	lsls	r2, r2, #1
 8010100:	e7dc      	b.n	80100bc <_dtoa_r+0x274>
 8010102:	9b03      	ldr	r3, [sp, #12]
 8010104:	9a08      	ldr	r2, [sp, #32]
 8010106:	69db      	ldr	r3, [r3, #28]
 8010108:	601a      	str	r2, [r3, #0]
 801010a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801010c:	2b0e      	cmp	r3, #14
 801010e:	d900      	bls.n	8010112 <_dtoa_r+0x2ca>
 8010110:	e0d9      	b.n	80102c6 <_dtoa_r+0x47e>
 8010112:	2c00      	cmp	r4, #0
 8010114:	d100      	bne.n	8010118 <_dtoa_r+0x2d0>
 8010116:	e0d6      	b.n	80102c6 <_dtoa_r+0x47e>
 8010118:	9b04      	ldr	r3, [sp, #16]
 801011a:	2b00      	cmp	r3, #0
 801011c:	dd64      	ble.n	80101e8 <_dtoa_r+0x3a0>
 801011e:	210f      	movs	r1, #15
 8010120:	9a04      	ldr	r2, [sp, #16]
 8010122:	4b2b      	ldr	r3, [pc, #172]	@ (80101d0 <_dtoa_r+0x388>)
 8010124:	400a      	ands	r2, r1
 8010126:	00d2      	lsls	r2, r2, #3
 8010128:	189b      	adds	r3, r3, r2
 801012a:	681e      	ldr	r6, [r3, #0]
 801012c:	685f      	ldr	r7, [r3, #4]
 801012e:	9b04      	ldr	r3, [sp, #16]
 8010130:	2402      	movs	r4, #2
 8010132:	111d      	asrs	r5, r3, #4
 8010134:	05db      	lsls	r3, r3, #23
 8010136:	d50a      	bpl.n	801014e <_dtoa_r+0x306>
 8010138:	4b2a      	ldr	r3, [pc, #168]	@ (80101e4 <_dtoa_r+0x39c>)
 801013a:	400d      	ands	r5, r1
 801013c:	6a1a      	ldr	r2, [r3, #32]
 801013e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010140:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8010142:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8010144:	f7f0 fd14 	bl	8000b70 <__aeabi_ddiv>
 8010148:	900a      	str	r0, [sp, #40]	@ 0x28
 801014a:	910b      	str	r1, [sp, #44]	@ 0x2c
 801014c:	3401      	adds	r4, #1
 801014e:	4b25      	ldr	r3, [pc, #148]	@ (80101e4 <_dtoa_r+0x39c>)
 8010150:	930c      	str	r3, [sp, #48]	@ 0x30
 8010152:	2d00      	cmp	r5, #0
 8010154:	d108      	bne.n	8010168 <_dtoa_r+0x320>
 8010156:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8010158:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801015a:	0032      	movs	r2, r6
 801015c:	003b      	movs	r3, r7
 801015e:	f7f0 fd07 	bl	8000b70 <__aeabi_ddiv>
 8010162:	900a      	str	r0, [sp, #40]	@ 0x28
 8010164:	910b      	str	r1, [sp, #44]	@ 0x2c
 8010166:	e05a      	b.n	801021e <_dtoa_r+0x3d6>
 8010168:	2301      	movs	r3, #1
 801016a:	421d      	tst	r5, r3
 801016c:	d009      	beq.n	8010182 <_dtoa_r+0x33a>
 801016e:	18e4      	adds	r4, r4, r3
 8010170:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010172:	0030      	movs	r0, r6
 8010174:	681a      	ldr	r2, [r3, #0]
 8010176:	685b      	ldr	r3, [r3, #4]
 8010178:	0039      	movs	r1, r7
 801017a:	f7f1 f93d 	bl	80013f8 <__aeabi_dmul>
 801017e:	0006      	movs	r6, r0
 8010180:	000f      	movs	r7, r1
 8010182:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010184:	106d      	asrs	r5, r5, #1
 8010186:	3308      	adds	r3, #8
 8010188:	e7e2      	b.n	8010150 <_dtoa_r+0x308>
 801018a:	46c0      	nop			@ (mov r8, r8)
 801018c:	08011e7f 	.word	0x08011e7f
 8010190:	08011e96 	.word	0x08011e96
 8010194:	7ff00000 	.word	0x7ff00000
 8010198:	0000270f 	.word	0x0000270f
 801019c:	08011e7b 	.word	0x08011e7b
 80101a0:	08011e7e 	.word	0x08011e7e
 80101a4:	08011e4f 	.word	0x08011e4f
 80101a8:	08011e4e 	.word	0x08011e4e
 80101ac:	3ff00000 	.word	0x3ff00000
 80101b0:	fffffc01 	.word	0xfffffc01
 80101b4:	3ff80000 	.word	0x3ff80000
 80101b8:	636f4361 	.word	0x636f4361
 80101bc:	3fd287a7 	.word	0x3fd287a7
 80101c0:	8b60c8b3 	.word	0x8b60c8b3
 80101c4:	3fc68a28 	.word	0x3fc68a28
 80101c8:	509f79fb 	.word	0x509f79fb
 80101cc:	3fd34413 	.word	0x3fd34413
 80101d0:	08011f90 	.word	0x08011f90
 80101d4:	00000432 	.word	0x00000432
 80101d8:	00000412 	.word	0x00000412
 80101dc:	fe100000 	.word	0xfe100000
 80101e0:	08011eee 	.word	0x08011eee
 80101e4:	08011f68 	.word	0x08011f68
 80101e8:	9b04      	ldr	r3, [sp, #16]
 80101ea:	2402      	movs	r4, #2
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d016      	beq.n	801021e <_dtoa_r+0x3d6>
 80101f0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80101f2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80101f4:	220f      	movs	r2, #15
 80101f6:	425d      	negs	r5, r3
 80101f8:	402a      	ands	r2, r5
 80101fa:	4bd7      	ldr	r3, [pc, #860]	@ (8010558 <_dtoa_r+0x710>)
 80101fc:	00d2      	lsls	r2, r2, #3
 80101fe:	189b      	adds	r3, r3, r2
 8010200:	681a      	ldr	r2, [r3, #0]
 8010202:	685b      	ldr	r3, [r3, #4]
 8010204:	f7f1 f8f8 	bl	80013f8 <__aeabi_dmul>
 8010208:	2701      	movs	r7, #1
 801020a:	2300      	movs	r3, #0
 801020c:	900a      	str	r0, [sp, #40]	@ 0x28
 801020e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8010210:	4ed2      	ldr	r6, [pc, #840]	@ (801055c <_dtoa_r+0x714>)
 8010212:	112d      	asrs	r5, r5, #4
 8010214:	2d00      	cmp	r5, #0
 8010216:	d000      	beq.n	801021a <_dtoa_r+0x3d2>
 8010218:	e0ba      	b.n	8010390 <_dtoa_r+0x548>
 801021a:	2b00      	cmp	r3, #0
 801021c:	d1a1      	bne.n	8010162 <_dtoa_r+0x31a>
 801021e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8010220:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8010222:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8010224:	2b00      	cmp	r3, #0
 8010226:	d100      	bne.n	801022a <_dtoa_r+0x3e2>
 8010228:	e0bd      	b.n	80103a6 <_dtoa_r+0x55e>
 801022a:	2200      	movs	r2, #0
 801022c:	0030      	movs	r0, r6
 801022e:	0039      	movs	r1, r7
 8010230:	4bcb      	ldr	r3, [pc, #812]	@ (8010560 <_dtoa_r+0x718>)
 8010232:	f7f0 f911 	bl	8000458 <__aeabi_dcmplt>
 8010236:	2800      	cmp	r0, #0
 8010238:	d100      	bne.n	801023c <_dtoa_r+0x3f4>
 801023a:	e0b4      	b.n	80103a6 <_dtoa_r+0x55e>
 801023c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801023e:	2b00      	cmp	r3, #0
 8010240:	d100      	bne.n	8010244 <_dtoa_r+0x3fc>
 8010242:	e0b0      	b.n	80103a6 <_dtoa_r+0x55e>
 8010244:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010246:	2b00      	cmp	r3, #0
 8010248:	dd39      	ble.n	80102be <_dtoa_r+0x476>
 801024a:	9b04      	ldr	r3, [sp, #16]
 801024c:	2200      	movs	r2, #0
 801024e:	3b01      	subs	r3, #1
 8010250:	930c      	str	r3, [sp, #48]	@ 0x30
 8010252:	0030      	movs	r0, r6
 8010254:	4bc3      	ldr	r3, [pc, #780]	@ (8010564 <_dtoa_r+0x71c>)
 8010256:	0039      	movs	r1, r7
 8010258:	f7f1 f8ce 	bl	80013f8 <__aeabi_dmul>
 801025c:	900a      	str	r0, [sp, #40]	@ 0x28
 801025e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8010260:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010262:	3401      	adds	r4, #1
 8010264:	0020      	movs	r0, r4
 8010266:	9311      	str	r3, [sp, #68]	@ 0x44
 8010268:	f7f1 ff88 	bl	800217c <__aeabi_i2d>
 801026c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801026e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010270:	f7f1 f8c2 	bl	80013f8 <__aeabi_dmul>
 8010274:	4bbc      	ldr	r3, [pc, #752]	@ (8010568 <_dtoa_r+0x720>)
 8010276:	2200      	movs	r2, #0
 8010278:	f7f0 f916 	bl	80004a8 <__aeabi_dadd>
 801027c:	4bbb      	ldr	r3, [pc, #748]	@ (801056c <_dtoa_r+0x724>)
 801027e:	0006      	movs	r6, r0
 8010280:	18cf      	adds	r7, r1, r3
 8010282:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010284:	2b00      	cmp	r3, #0
 8010286:	d000      	beq.n	801028a <_dtoa_r+0x442>
 8010288:	e091      	b.n	80103ae <_dtoa_r+0x566>
 801028a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801028c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801028e:	2200      	movs	r2, #0
 8010290:	4bb7      	ldr	r3, [pc, #732]	@ (8010570 <_dtoa_r+0x728>)
 8010292:	f7f1 fb79 	bl	8001988 <__aeabi_dsub>
 8010296:	0032      	movs	r2, r6
 8010298:	003b      	movs	r3, r7
 801029a:	0004      	movs	r4, r0
 801029c:	000d      	movs	r5, r1
 801029e:	f7f0 f8ef 	bl	8000480 <__aeabi_dcmpgt>
 80102a2:	2800      	cmp	r0, #0
 80102a4:	d000      	beq.n	80102a8 <_dtoa_r+0x460>
 80102a6:	e29d      	b.n	80107e4 <_dtoa_r+0x99c>
 80102a8:	2180      	movs	r1, #128	@ 0x80
 80102aa:	0609      	lsls	r1, r1, #24
 80102ac:	187b      	adds	r3, r7, r1
 80102ae:	0032      	movs	r2, r6
 80102b0:	0020      	movs	r0, r4
 80102b2:	0029      	movs	r1, r5
 80102b4:	f7f0 f8d0 	bl	8000458 <__aeabi_dcmplt>
 80102b8:	2800      	cmp	r0, #0
 80102ba:	d000      	beq.n	80102be <_dtoa_r+0x476>
 80102bc:	e130      	b.n	8010520 <_dtoa_r+0x6d8>
 80102be:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80102c0:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 80102c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80102c4:	940b      	str	r4, [sp, #44]	@ 0x2c
 80102c6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80102c8:	2b00      	cmp	r3, #0
 80102ca:	da00      	bge.n	80102ce <_dtoa_r+0x486>
 80102cc:	e177      	b.n	80105be <_dtoa_r+0x776>
 80102ce:	9a04      	ldr	r2, [sp, #16]
 80102d0:	2a0e      	cmp	r2, #14
 80102d2:	dd00      	ble.n	80102d6 <_dtoa_r+0x48e>
 80102d4:	e173      	b.n	80105be <_dtoa_r+0x776>
 80102d6:	4ba0      	ldr	r3, [pc, #640]	@ (8010558 <_dtoa_r+0x710>)
 80102d8:	00d2      	lsls	r2, r2, #3
 80102da:	189b      	adds	r3, r3, r2
 80102dc:	685c      	ldr	r4, [r3, #4]
 80102de:	681b      	ldr	r3, [r3, #0]
 80102e0:	9306      	str	r3, [sp, #24]
 80102e2:	9407      	str	r4, [sp, #28]
 80102e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	da03      	bge.n	80102f2 <_dtoa_r+0x4aa>
 80102ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80102ec:	2b00      	cmp	r3, #0
 80102ee:	dc00      	bgt.n	80102f2 <_dtoa_r+0x4aa>
 80102f0:	e106      	b.n	8010500 <_dtoa_r+0x6b8>
 80102f2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80102f4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80102f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80102f8:	9d08      	ldr	r5, [sp, #32]
 80102fa:	3b01      	subs	r3, #1
 80102fc:	195b      	adds	r3, r3, r5
 80102fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8010300:	9a06      	ldr	r2, [sp, #24]
 8010302:	9b07      	ldr	r3, [sp, #28]
 8010304:	0030      	movs	r0, r6
 8010306:	0039      	movs	r1, r7
 8010308:	f7f0 fc32 	bl	8000b70 <__aeabi_ddiv>
 801030c:	f7f1 fefa 	bl	8002104 <__aeabi_d2iz>
 8010310:	9009      	str	r0, [sp, #36]	@ 0x24
 8010312:	f7f1 ff33 	bl	800217c <__aeabi_i2d>
 8010316:	9a06      	ldr	r2, [sp, #24]
 8010318:	9b07      	ldr	r3, [sp, #28]
 801031a:	f7f1 f86d 	bl	80013f8 <__aeabi_dmul>
 801031e:	0002      	movs	r2, r0
 8010320:	000b      	movs	r3, r1
 8010322:	0030      	movs	r0, r6
 8010324:	0039      	movs	r1, r7
 8010326:	f7f1 fb2f 	bl	8001988 <__aeabi_dsub>
 801032a:	002b      	movs	r3, r5
 801032c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801032e:	3501      	adds	r5, #1
 8010330:	3230      	adds	r2, #48	@ 0x30
 8010332:	701a      	strb	r2, [r3, #0]
 8010334:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010336:	002c      	movs	r4, r5
 8010338:	429a      	cmp	r2, r3
 801033a:	d000      	beq.n	801033e <_dtoa_r+0x4f6>
 801033c:	e131      	b.n	80105a2 <_dtoa_r+0x75a>
 801033e:	0002      	movs	r2, r0
 8010340:	000b      	movs	r3, r1
 8010342:	f7f0 f8b1 	bl	80004a8 <__aeabi_dadd>
 8010346:	9a06      	ldr	r2, [sp, #24]
 8010348:	9b07      	ldr	r3, [sp, #28]
 801034a:	0006      	movs	r6, r0
 801034c:	000f      	movs	r7, r1
 801034e:	f7f0 f897 	bl	8000480 <__aeabi_dcmpgt>
 8010352:	2800      	cmp	r0, #0
 8010354:	d000      	beq.n	8010358 <_dtoa_r+0x510>
 8010356:	e10f      	b.n	8010578 <_dtoa_r+0x730>
 8010358:	9a06      	ldr	r2, [sp, #24]
 801035a:	9b07      	ldr	r3, [sp, #28]
 801035c:	0030      	movs	r0, r6
 801035e:	0039      	movs	r1, r7
 8010360:	f7f0 f874 	bl	800044c <__aeabi_dcmpeq>
 8010364:	2800      	cmp	r0, #0
 8010366:	d003      	beq.n	8010370 <_dtoa_r+0x528>
 8010368:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801036a:	07dd      	lsls	r5, r3, #31
 801036c:	d500      	bpl.n	8010370 <_dtoa_r+0x528>
 801036e:	e103      	b.n	8010578 <_dtoa_r+0x730>
 8010370:	9905      	ldr	r1, [sp, #20]
 8010372:	9803      	ldr	r0, [sp, #12]
 8010374:	f000 fca6 	bl	8010cc4 <_Bfree>
 8010378:	2300      	movs	r3, #0
 801037a:	7023      	strb	r3, [r4, #0]
 801037c:	9b04      	ldr	r3, [sp, #16]
 801037e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8010380:	3301      	adds	r3, #1
 8010382:	6013      	str	r3, [r2, #0]
 8010384:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8010386:	2b00      	cmp	r3, #0
 8010388:	d100      	bne.n	801038c <_dtoa_r+0x544>
 801038a:	e5a7      	b.n	800fedc <_dtoa_r+0x94>
 801038c:	601c      	str	r4, [r3, #0]
 801038e:	e5a5      	b.n	800fedc <_dtoa_r+0x94>
 8010390:	423d      	tst	r5, r7
 8010392:	d005      	beq.n	80103a0 <_dtoa_r+0x558>
 8010394:	6832      	ldr	r2, [r6, #0]
 8010396:	6873      	ldr	r3, [r6, #4]
 8010398:	f7f1 f82e 	bl	80013f8 <__aeabi_dmul>
 801039c:	003b      	movs	r3, r7
 801039e:	3401      	adds	r4, #1
 80103a0:	106d      	asrs	r5, r5, #1
 80103a2:	3608      	adds	r6, #8
 80103a4:	e736      	b.n	8010214 <_dtoa_r+0x3cc>
 80103a6:	9b04      	ldr	r3, [sp, #16]
 80103a8:	930c      	str	r3, [sp, #48]	@ 0x30
 80103aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80103ac:	e75a      	b.n	8010264 <_dtoa_r+0x41c>
 80103ae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80103b0:	4b69      	ldr	r3, [pc, #420]	@ (8010558 <_dtoa_r+0x710>)
 80103b2:	3a01      	subs	r2, #1
 80103b4:	00d2      	lsls	r2, r2, #3
 80103b6:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80103b8:	189b      	adds	r3, r3, r2
 80103ba:	681a      	ldr	r2, [r3, #0]
 80103bc:	685b      	ldr	r3, [r3, #4]
 80103be:	2900      	cmp	r1, #0
 80103c0:	d04c      	beq.n	801045c <_dtoa_r+0x614>
 80103c2:	2000      	movs	r0, #0
 80103c4:	496b      	ldr	r1, [pc, #428]	@ (8010574 <_dtoa_r+0x72c>)
 80103c6:	f7f0 fbd3 	bl	8000b70 <__aeabi_ddiv>
 80103ca:	0032      	movs	r2, r6
 80103cc:	003b      	movs	r3, r7
 80103ce:	f7f1 fadb 	bl	8001988 <__aeabi_dsub>
 80103d2:	9a08      	ldr	r2, [sp, #32]
 80103d4:	0006      	movs	r6, r0
 80103d6:	4694      	mov	ip, r2
 80103d8:	000f      	movs	r7, r1
 80103da:	9b08      	ldr	r3, [sp, #32]
 80103dc:	9316      	str	r3, [sp, #88]	@ 0x58
 80103de:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80103e0:	4463      	add	r3, ip
 80103e2:	9311      	str	r3, [sp, #68]	@ 0x44
 80103e4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80103e6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80103e8:	f7f1 fe8c 	bl	8002104 <__aeabi_d2iz>
 80103ec:	0005      	movs	r5, r0
 80103ee:	f7f1 fec5 	bl	800217c <__aeabi_i2d>
 80103f2:	0002      	movs	r2, r0
 80103f4:	000b      	movs	r3, r1
 80103f6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80103f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80103fa:	f7f1 fac5 	bl	8001988 <__aeabi_dsub>
 80103fe:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8010400:	3530      	adds	r5, #48	@ 0x30
 8010402:	1c5c      	adds	r4, r3, #1
 8010404:	701d      	strb	r5, [r3, #0]
 8010406:	0032      	movs	r2, r6
 8010408:	003b      	movs	r3, r7
 801040a:	900a      	str	r0, [sp, #40]	@ 0x28
 801040c:	910b      	str	r1, [sp, #44]	@ 0x2c
 801040e:	f7f0 f823 	bl	8000458 <__aeabi_dcmplt>
 8010412:	2800      	cmp	r0, #0
 8010414:	d16a      	bne.n	80104ec <_dtoa_r+0x6a4>
 8010416:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010418:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801041a:	2000      	movs	r0, #0
 801041c:	4950      	ldr	r1, [pc, #320]	@ (8010560 <_dtoa_r+0x718>)
 801041e:	f7f1 fab3 	bl	8001988 <__aeabi_dsub>
 8010422:	0032      	movs	r2, r6
 8010424:	003b      	movs	r3, r7
 8010426:	f7f0 f817 	bl	8000458 <__aeabi_dcmplt>
 801042a:	2800      	cmp	r0, #0
 801042c:	d000      	beq.n	8010430 <_dtoa_r+0x5e8>
 801042e:	e0a5      	b.n	801057c <_dtoa_r+0x734>
 8010430:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010432:	42a3      	cmp	r3, r4
 8010434:	d100      	bne.n	8010438 <_dtoa_r+0x5f0>
 8010436:	e742      	b.n	80102be <_dtoa_r+0x476>
 8010438:	2200      	movs	r2, #0
 801043a:	0030      	movs	r0, r6
 801043c:	0039      	movs	r1, r7
 801043e:	4b49      	ldr	r3, [pc, #292]	@ (8010564 <_dtoa_r+0x71c>)
 8010440:	f7f0 ffda 	bl	80013f8 <__aeabi_dmul>
 8010444:	2200      	movs	r2, #0
 8010446:	0006      	movs	r6, r0
 8010448:	000f      	movs	r7, r1
 801044a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801044c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801044e:	4b45      	ldr	r3, [pc, #276]	@ (8010564 <_dtoa_r+0x71c>)
 8010450:	f7f0 ffd2 	bl	80013f8 <__aeabi_dmul>
 8010454:	9416      	str	r4, [sp, #88]	@ 0x58
 8010456:	900a      	str	r0, [sp, #40]	@ 0x28
 8010458:	910b      	str	r1, [sp, #44]	@ 0x2c
 801045a:	e7c3      	b.n	80103e4 <_dtoa_r+0x59c>
 801045c:	0030      	movs	r0, r6
 801045e:	0039      	movs	r1, r7
 8010460:	f7f0 ffca 	bl	80013f8 <__aeabi_dmul>
 8010464:	9d08      	ldr	r5, [sp, #32]
 8010466:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010468:	002b      	movs	r3, r5
 801046a:	4694      	mov	ip, r2
 801046c:	9016      	str	r0, [sp, #88]	@ 0x58
 801046e:	9117      	str	r1, [sp, #92]	@ 0x5c
 8010470:	4463      	add	r3, ip
 8010472:	9319      	str	r3, [sp, #100]	@ 0x64
 8010474:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8010476:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010478:	f7f1 fe44 	bl	8002104 <__aeabi_d2iz>
 801047c:	0004      	movs	r4, r0
 801047e:	f7f1 fe7d 	bl	800217c <__aeabi_i2d>
 8010482:	000b      	movs	r3, r1
 8010484:	0002      	movs	r2, r0
 8010486:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8010488:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801048a:	f7f1 fa7d 	bl	8001988 <__aeabi_dsub>
 801048e:	3430      	adds	r4, #48	@ 0x30
 8010490:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010492:	702c      	strb	r4, [r5, #0]
 8010494:	3501      	adds	r5, #1
 8010496:	0006      	movs	r6, r0
 8010498:	000f      	movs	r7, r1
 801049a:	42ab      	cmp	r3, r5
 801049c:	d129      	bne.n	80104f2 <_dtoa_r+0x6aa>
 801049e:	9816      	ldr	r0, [sp, #88]	@ 0x58
 80104a0:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 80104a2:	9b08      	ldr	r3, [sp, #32]
 80104a4:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 80104a6:	469c      	mov	ip, r3
 80104a8:	2200      	movs	r2, #0
 80104aa:	4b32      	ldr	r3, [pc, #200]	@ (8010574 <_dtoa_r+0x72c>)
 80104ac:	4464      	add	r4, ip
 80104ae:	f7ef fffb 	bl	80004a8 <__aeabi_dadd>
 80104b2:	0002      	movs	r2, r0
 80104b4:	000b      	movs	r3, r1
 80104b6:	0030      	movs	r0, r6
 80104b8:	0039      	movs	r1, r7
 80104ba:	f7ef ffe1 	bl	8000480 <__aeabi_dcmpgt>
 80104be:	2800      	cmp	r0, #0
 80104c0:	d15c      	bne.n	801057c <_dtoa_r+0x734>
 80104c2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80104c4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80104c6:	2000      	movs	r0, #0
 80104c8:	492a      	ldr	r1, [pc, #168]	@ (8010574 <_dtoa_r+0x72c>)
 80104ca:	f7f1 fa5d 	bl	8001988 <__aeabi_dsub>
 80104ce:	0002      	movs	r2, r0
 80104d0:	000b      	movs	r3, r1
 80104d2:	0030      	movs	r0, r6
 80104d4:	0039      	movs	r1, r7
 80104d6:	f7ef ffbf 	bl	8000458 <__aeabi_dcmplt>
 80104da:	2800      	cmp	r0, #0
 80104dc:	d100      	bne.n	80104e0 <_dtoa_r+0x698>
 80104de:	e6ee      	b.n	80102be <_dtoa_r+0x476>
 80104e0:	0023      	movs	r3, r4
 80104e2:	3c01      	subs	r4, #1
 80104e4:	7822      	ldrb	r2, [r4, #0]
 80104e6:	2a30      	cmp	r2, #48	@ 0x30
 80104e8:	d0fa      	beq.n	80104e0 <_dtoa_r+0x698>
 80104ea:	001c      	movs	r4, r3
 80104ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80104ee:	9304      	str	r3, [sp, #16]
 80104f0:	e73e      	b.n	8010370 <_dtoa_r+0x528>
 80104f2:	2200      	movs	r2, #0
 80104f4:	4b1b      	ldr	r3, [pc, #108]	@ (8010564 <_dtoa_r+0x71c>)
 80104f6:	f7f0 ff7f 	bl	80013f8 <__aeabi_dmul>
 80104fa:	900a      	str	r0, [sp, #40]	@ 0x28
 80104fc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80104fe:	e7b9      	b.n	8010474 <_dtoa_r+0x62c>
 8010500:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010502:	2b00      	cmp	r3, #0
 8010504:	d10c      	bne.n	8010520 <_dtoa_r+0x6d8>
 8010506:	9806      	ldr	r0, [sp, #24]
 8010508:	9907      	ldr	r1, [sp, #28]
 801050a:	2200      	movs	r2, #0
 801050c:	4b18      	ldr	r3, [pc, #96]	@ (8010570 <_dtoa_r+0x728>)
 801050e:	f7f0 ff73 	bl	80013f8 <__aeabi_dmul>
 8010512:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010514:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010516:	f7ef ffbd 	bl	8000494 <__aeabi_dcmpge>
 801051a:	2800      	cmp	r0, #0
 801051c:	d100      	bne.n	8010520 <_dtoa_r+0x6d8>
 801051e:	e164      	b.n	80107ea <_dtoa_r+0x9a2>
 8010520:	2600      	movs	r6, #0
 8010522:	0037      	movs	r7, r6
 8010524:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8010526:	9c08      	ldr	r4, [sp, #32]
 8010528:	43db      	mvns	r3, r3
 801052a:	930c      	str	r3, [sp, #48]	@ 0x30
 801052c:	2300      	movs	r3, #0
 801052e:	9304      	str	r3, [sp, #16]
 8010530:	0031      	movs	r1, r6
 8010532:	9803      	ldr	r0, [sp, #12]
 8010534:	f000 fbc6 	bl	8010cc4 <_Bfree>
 8010538:	2f00      	cmp	r7, #0
 801053a:	d0d7      	beq.n	80104ec <_dtoa_r+0x6a4>
 801053c:	9b04      	ldr	r3, [sp, #16]
 801053e:	2b00      	cmp	r3, #0
 8010540:	d005      	beq.n	801054e <_dtoa_r+0x706>
 8010542:	42bb      	cmp	r3, r7
 8010544:	d003      	beq.n	801054e <_dtoa_r+0x706>
 8010546:	0019      	movs	r1, r3
 8010548:	9803      	ldr	r0, [sp, #12]
 801054a:	f000 fbbb 	bl	8010cc4 <_Bfree>
 801054e:	0039      	movs	r1, r7
 8010550:	9803      	ldr	r0, [sp, #12]
 8010552:	f000 fbb7 	bl	8010cc4 <_Bfree>
 8010556:	e7c9      	b.n	80104ec <_dtoa_r+0x6a4>
 8010558:	08011f90 	.word	0x08011f90
 801055c:	08011f68 	.word	0x08011f68
 8010560:	3ff00000 	.word	0x3ff00000
 8010564:	40240000 	.word	0x40240000
 8010568:	401c0000 	.word	0x401c0000
 801056c:	fcc00000 	.word	0xfcc00000
 8010570:	40140000 	.word	0x40140000
 8010574:	3fe00000 	.word	0x3fe00000
 8010578:	9b04      	ldr	r3, [sp, #16]
 801057a:	930c      	str	r3, [sp, #48]	@ 0x30
 801057c:	0023      	movs	r3, r4
 801057e:	001c      	movs	r4, r3
 8010580:	3b01      	subs	r3, #1
 8010582:	781a      	ldrb	r2, [r3, #0]
 8010584:	2a39      	cmp	r2, #57	@ 0x39
 8010586:	d108      	bne.n	801059a <_dtoa_r+0x752>
 8010588:	9a08      	ldr	r2, [sp, #32]
 801058a:	429a      	cmp	r2, r3
 801058c:	d1f7      	bne.n	801057e <_dtoa_r+0x736>
 801058e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8010590:	9908      	ldr	r1, [sp, #32]
 8010592:	3201      	adds	r2, #1
 8010594:	920c      	str	r2, [sp, #48]	@ 0x30
 8010596:	2230      	movs	r2, #48	@ 0x30
 8010598:	700a      	strb	r2, [r1, #0]
 801059a:	781a      	ldrb	r2, [r3, #0]
 801059c:	3201      	adds	r2, #1
 801059e:	701a      	strb	r2, [r3, #0]
 80105a0:	e7a4      	b.n	80104ec <_dtoa_r+0x6a4>
 80105a2:	2200      	movs	r2, #0
 80105a4:	4bc6      	ldr	r3, [pc, #792]	@ (80108c0 <_dtoa_r+0xa78>)
 80105a6:	f7f0 ff27 	bl	80013f8 <__aeabi_dmul>
 80105aa:	2200      	movs	r2, #0
 80105ac:	2300      	movs	r3, #0
 80105ae:	0006      	movs	r6, r0
 80105b0:	000f      	movs	r7, r1
 80105b2:	f7ef ff4b 	bl	800044c <__aeabi_dcmpeq>
 80105b6:	2800      	cmp	r0, #0
 80105b8:	d100      	bne.n	80105bc <_dtoa_r+0x774>
 80105ba:	e6a1      	b.n	8010300 <_dtoa_r+0x4b8>
 80105bc:	e6d8      	b.n	8010370 <_dtoa_r+0x528>
 80105be:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 80105c0:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 80105c2:	9c06      	ldr	r4, [sp, #24]
 80105c4:	2f00      	cmp	r7, #0
 80105c6:	d014      	beq.n	80105f2 <_dtoa_r+0x7aa>
 80105c8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80105ca:	2a01      	cmp	r2, #1
 80105cc:	dd00      	ble.n	80105d0 <_dtoa_r+0x788>
 80105ce:	e0c8      	b.n	8010762 <_dtoa_r+0x91a>
 80105d0:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80105d2:	2a00      	cmp	r2, #0
 80105d4:	d100      	bne.n	80105d8 <_dtoa_r+0x790>
 80105d6:	e0be      	b.n	8010756 <_dtoa_r+0x90e>
 80105d8:	4aba      	ldr	r2, [pc, #744]	@ (80108c4 <_dtoa_r+0xa7c>)
 80105da:	189b      	adds	r3, r3, r2
 80105dc:	9a06      	ldr	r2, [sp, #24]
 80105de:	2101      	movs	r1, #1
 80105e0:	18d2      	adds	r2, r2, r3
 80105e2:	9206      	str	r2, [sp, #24]
 80105e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80105e6:	9803      	ldr	r0, [sp, #12]
 80105e8:	18d3      	adds	r3, r2, r3
 80105ea:	930d      	str	r3, [sp, #52]	@ 0x34
 80105ec:	f000 fc22 	bl	8010e34 <__i2b>
 80105f0:	0007      	movs	r7, r0
 80105f2:	2c00      	cmp	r4, #0
 80105f4:	d00e      	beq.n	8010614 <_dtoa_r+0x7cc>
 80105f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	dd0b      	ble.n	8010614 <_dtoa_r+0x7cc>
 80105fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80105fe:	0023      	movs	r3, r4
 8010600:	4294      	cmp	r4, r2
 8010602:	dd00      	ble.n	8010606 <_dtoa_r+0x7be>
 8010604:	0013      	movs	r3, r2
 8010606:	9a06      	ldr	r2, [sp, #24]
 8010608:	1ae4      	subs	r4, r4, r3
 801060a:	1ad2      	subs	r2, r2, r3
 801060c:	9206      	str	r2, [sp, #24]
 801060e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8010610:	1ad3      	subs	r3, r2, r3
 8010612:	930d      	str	r3, [sp, #52]	@ 0x34
 8010614:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010616:	2b00      	cmp	r3, #0
 8010618:	d01f      	beq.n	801065a <_dtoa_r+0x812>
 801061a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801061c:	2b00      	cmp	r3, #0
 801061e:	d100      	bne.n	8010622 <_dtoa_r+0x7da>
 8010620:	e0b5      	b.n	801078e <_dtoa_r+0x946>
 8010622:	2d00      	cmp	r5, #0
 8010624:	d010      	beq.n	8010648 <_dtoa_r+0x800>
 8010626:	0039      	movs	r1, r7
 8010628:	002a      	movs	r2, r5
 801062a:	9803      	ldr	r0, [sp, #12]
 801062c:	f000 fccc 	bl	8010fc8 <__pow5mult>
 8010630:	9a05      	ldr	r2, [sp, #20]
 8010632:	0001      	movs	r1, r0
 8010634:	0007      	movs	r7, r0
 8010636:	9803      	ldr	r0, [sp, #12]
 8010638:	f000 fc14 	bl	8010e64 <__multiply>
 801063c:	0006      	movs	r6, r0
 801063e:	9905      	ldr	r1, [sp, #20]
 8010640:	9803      	ldr	r0, [sp, #12]
 8010642:	f000 fb3f 	bl	8010cc4 <_Bfree>
 8010646:	9605      	str	r6, [sp, #20]
 8010648:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801064a:	1b5a      	subs	r2, r3, r5
 801064c:	42ab      	cmp	r3, r5
 801064e:	d004      	beq.n	801065a <_dtoa_r+0x812>
 8010650:	9905      	ldr	r1, [sp, #20]
 8010652:	9803      	ldr	r0, [sp, #12]
 8010654:	f000 fcb8 	bl	8010fc8 <__pow5mult>
 8010658:	9005      	str	r0, [sp, #20]
 801065a:	2101      	movs	r1, #1
 801065c:	9803      	ldr	r0, [sp, #12]
 801065e:	f000 fbe9 	bl	8010e34 <__i2b>
 8010662:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010664:	0006      	movs	r6, r0
 8010666:	2b00      	cmp	r3, #0
 8010668:	d100      	bne.n	801066c <_dtoa_r+0x824>
 801066a:	e1bc      	b.n	80109e6 <_dtoa_r+0xb9e>
 801066c:	001a      	movs	r2, r3
 801066e:	0001      	movs	r1, r0
 8010670:	9803      	ldr	r0, [sp, #12]
 8010672:	f000 fca9 	bl	8010fc8 <__pow5mult>
 8010676:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8010678:	0006      	movs	r6, r0
 801067a:	2500      	movs	r5, #0
 801067c:	2b01      	cmp	r3, #1
 801067e:	dc16      	bgt.n	80106ae <_dtoa_r+0x866>
 8010680:	2500      	movs	r5, #0
 8010682:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010684:	42ab      	cmp	r3, r5
 8010686:	d10e      	bne.n	80106a6 <_dtoa_r+0x85e>
 8010688:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801068a:	031b      	lsls	r3, r3, #12
 801068c:	42ab      	cmp	r3, r5
 801068e:	d10a      	bne.n	80106a6 <_dtoa_r+0x85e>
 8010690:	4b8d      	ldr	r3, [pc, #564]	@ (80108c8 <_dtoa_r+0xa80>)
 8010692:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8010694:	4213      	tst	r3, r2
 8010696:	d006      	beq.n	80106a6 <_dtoa_r+0x85e>
 8010698:	9b06      	ldr	r3, [sp, #24]
 801069a:	3501      	adds	r5, #1
 801069c:	3301      	adds	r3, #1
 801069e:	9306      	str	r3, [sp, #24]
 80106a0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80106a2:	3301      	adds	r3, #1
 80106a4:	930d      	str	r3, [sp, #52]	@ 0x34
 80106a6:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80106a8:	2001      	movs	r0, #1
 80106aa:	2b00      	cmp	r3, #0
 80106ac:	d008      	beq.n	80106c0 <_dtoa_r+0x878>
 80106ae:	6933      	ldr	r3, [r6, #16]
 80106b0:	3303      	adds	r3, #3
 80106b2:	009b      	lsls	r3, r3, #2
 80106b4:	18f3      	adds	r3, r6, r3
 80106b6:	6858      	ldr	r0, [r3, #4]
 80106b8:	f000 fb6c 	bl	8010d94 <__hi0bits>
 80106bc:	2320      	movs	r3, #32
 80106be:	1a18      	subs	r0, r3, r0
 80106c0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80106c2:	1818      	adds	r0, r3, r0
 80106c4:	0002      	movs	r2, r0
 80106c6:	231f      	movs	r3, #31
 80106c8:	401a      	ands	r2, r3
 80106ca:	4218      	tst	r0, r3
 80106cc:	d065      	beq.n	801079a <_dtoa_r+0x952>
 80106ce:	3301      	adds	r3, #1
 80106d0:	1a9b      	subs	r3, r3, r2
 80106d2:	2b04      	cmp	r3, #4
 80106d4:	dd5d      	ble.n	8010792 <_dtoa_r+0x94a>
 80106d6:	231c      	movs	r3, #28
 80106d8:	1a9b      	subs	r3, r3, r2
 80106da:	9a06      	ldr	r2, [sp, #24]
 80106dc:	18e4      	adds	r4, r4, r3
 80106de:	18d2      	adds	r2, r2, r3
 80106e0:	9206      	str	r2, [sp, #24]
 80106e2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80106e4:	18d3      	adds	r3, r2, r3
 80106e6:	930d      	str	r3, [sp, #52]	@ 0x34
 80106e8:	9b06      	ldr	r3, [sp, #24]
 80106ea:	2b00      	cmp	r3, #0
 80106ec:	dd05      	ble.n	80106fa <_dtoa_r+0x8b2>
 80106ee:	001a      	movs	r2, r3
 80106f0:	9905      	ldr	r1, [sp, #20]
 80106f2:	9803      	ldr	r0, [sp, #12]
 80106f4:	f000 fcc4 	bl	8011080 <__lshift>
 80106f8:	9005      	str	r0, [sp, #20]
 80106fa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80106fc:	2b00      	cmp	r3, #0
 80106fe:	dd05      	ble.n	801070c <_dtoa_r+0x8c4>
 8010700:	0031      	movs	r1, r6
 8010702:	001a      	movs	r2, r3
 8010704:	9803      	ldr	r0, [sp, #12]
 8010706:	f000 fcbb 	bl	8011080 <__lshift>
 801070a:	0006      	movs	r6, r0
 801070c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801070e:	2b00      	cmp	r3, #0
 8010710:	d045      	beq.n	801079e <_dtoa_r+0x956>
 8010712:	0031      	movs	r1, r6
 8010714:	9805      	ldr	r0, [sp, #20]
 8010716:	f000 fd1f 	bl	8011158 <__mcmp>
 801071a:	2800      	cmp	r0, #0
 801071c:	da3f      	bge.n	801079e <_dtoa_r+0x956>
 801071e:	9b04      	ldr	r3, [sp, #16]
 8010720:	220a      	movs	r2, #10
 8010722:	3b01      	subs	r3, #1
 8010724:	930c      	str	r3, [sp, #48]	@ 0x30
 8010726:	9905      	ldr	r1, [sp, #20]
 8010728:	2300      	movs	r3, #0
 801072a:	9803      	ldr	r0, [sp, #12]
 801072c:	f000 faee 	bl	8010d0c <__multadd>
 8010730:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010732:	9005      	str	r0, [sp, #20]
 8010734:	2b00      	cmp	r3, #0
 8010736:	d100      	bne.n	801073a <_dtoa_r+0x8f2>
 8010738:	e15c      	b.n	80109f4 <_dtoa_r+0xbac>
 801073a:	2300      	movs	r3, #0
 801073c:	0039      	movs	r1, r7
 801073e:	220a      	movs	r2, #10
 8010740:	9803      	ldr	r0, [sp, #12]
 8010742:	f000 fae3 	bl	8010d0c <__multadd>
 8010746:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010748:	0007      	movs	r7, r0
 801074a:	2b00      	cmp	r3, #0
 801074c:	dc55      	bgt.n	80107fa <_dtoa_r+0x9b2>
 801074e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8010750:	2b02      	cmp	r3, #2
 8010752:	dc2d      	bgt.n	80107b0 <_dtoa_r+0x968>
 8010754:	e051      	b.n	80107fa <_dtoa_r+0x9b2>
 8010756:	2336      	movs	r3, #54	@ 0x36
 8010758:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801075a:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 801075c:	9c06      	ldr	r4, [sp, #24]
 801075e:	1a9b      	subs	r3, r3, r2
 8010760:	e73c      	b.n	80105dc <_dtoa_r+0x794>
 8010762:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010764:	1e5d      	subs	r5, r3, #1
 8010766:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010768:	42ab      	cmp	r3, r5
 801076a:	db08      	blt.n	801077e <_dtoa_r+0x936>
 801076c:	1b5d      	subs	r5, r3, r5
 801076e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010770:	9c06      	ldr	r4, [sp, #24]
 8010772:	2b00      	cmp	r3, #0
 8010774:	db00      	blt.n	8010778 <_dtoa_r+0x930>
 8010776:	e731      	b.n	80105dc <_dtoa_r+0x794>
 8010778:	1ae4      	subs	r4, r4, r3
 801077a:	2300      	movs	r3, #0
 801077c:	e72e      	b.n	80105dc <_dtoa_r+0x794>
 801077e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010780:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8010782:	1aeb      	subs	r3, r5, r3
 8010784:	18d3      	adds	r3, r2, r3
 8010786:	950f      	str	r5, [sp, #60]	@ 0x3c
 8010788:	9314      	str	r3, [sp, #80]	@ 0x50
 801078a:	2500      	movs	r5, #0
 801078c:	e7ef      	b.n	801076e <_dtoa_r+0x926>
 801078e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8010790:	e75e      	b.n	8010650 <_dtoa_r+0x808>
 8010792:	2b04      	cmp	r3, #4
 8010794:	d0a8      	beq.n	80106e8 <_dtoa_r+0x8a0>
 8010796:	331c      	adds	r3, #28
 8010798:	e79f      	b.n	80106da <_dtoa_r+0x892>
 801079a:	0013      	movs	r3, r2
 801079c:	e7fb      	b.n	8010796 <_dtoa_r+0x94e>
 801079e:	9b04      	ldr	r3, [sp, #16]
 80107a0:	930c      	str	r3, [sp, #48]	@ 0x30
 80107a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80107a4:	930e      	str	r3, [sp, #56]	@ 0x38
 80107a6:	2b00      	cmp	r3, #0
 80107a8:	dc23      	bgt.n	80107f2 <_dtoa_r+0x9aa>
 80107aa:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80107ac:	2b02      	cmp	r3, #2
 80107ae:	dd20      	ble.n	80107f2 <_dtoa_r+0x9aa>
 80107b0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	d000      	beq.n	80107b8 <_dtoa_r+0x970>
 80107b6:	e6b5      	b.n	8010524 <_dtoa_r+0x6dc>
 80107b8:	0031      	movs	r1, r6
 80107ba:	2205      	movs	r2, #5
 80107bc:	9803      	ldr	r0, [sp, #12]
 80107be:	f000 faa5 	bl	8010d0c <__multadd>
 80107c2:	0006      	movs	r6, r0
 80107c4:	0001      	movs	r1, r0
 80107c6:	9805      	ldr	r0, [sp, #20]
 80107c8:	f000 fcc6 	bl	8011158 <__mcmp>
 80107cc:	2800      	cmp	r0, #0
 80107ce:	dc00      	bgt.n	80107d2 <_dtoa_r+0x98a>
 80107d0:	e6a8      	b.n	8010524 <_dtoa_r+0x6dc>
 80107d2:	9b08      	ldr	r3, [sp, #32]
 80107d4:	9a08      	ldr	r2, [sp, #32]
 80107d6:	1c5c      	adds	r4, r3, #1
 80107d8:	2331      	movs	r3, #49	@ 0x31
 80107da:	7013      	strb	r3, [r2, #0]
 80107dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80107de:	3301      	adds	r3, #1
 80107e0:	930c      	str	r3, [sp, #48]	@ 0x30
 80107e2:	e6a3      	b.n	801052c <_dtoa_r+0x6e4>
 80107e4:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 80107e6:	0037      	movs	r7, r6
 80107e8:	e7f3      	b.n	80107d2 <_dtoa_r+0x98a>
 80107ea:	9b04      	ldr	r3, [sp, #16]
 80107ec:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 80107ee:	930c      	str	r3, [sp, #48]	@ 0x30
 80107f0:	e7f9      	b.n	80107e6 <_dtoa_r+0x99e>
 80107f2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80107f4:	2b00      	cmp	r3, #0
 80107f6:	d100      	bne.n	80107fa <_dtoa_r+0x9b2>
 80107f8:	e100      	b.n	80109fc <_dtoa_r+0xbb4>
 80107fa:	2c00      	cmp	r4, #0
 80107fc:	dd05      	ble.n	801080a <_dtoa_r+0x9c2>
 80107fe:	0039      	movs	r1, r7
 8010800:	0022      	movs	r2, r4
 8010802:	9803      	ldr	r0, [sp, #12]
 8010804:	f000 fc3c 	bl	8011080 <__lshift>
 8010808:	0007      	movs	r7, r0
 801080a:	0038      	movs	r0, r7
 801080c:	2d00      	cmp	r5, #0
 801080e:	d018      	beq.n	8010842 <_dtoa_r+0x9fa>
 8010810:	6879      	ldr	r1, [r7, #4]
 8010812:	9803      	ldr	r0, [sp, #12]
 8010814:	f000 fa12 	bl	8010c3c <_Balloc>
 8010818:	1e04      	subs	r4, r0, #0
 801081a:	d105      	bne.n	8010828 <_dtoa_r+0x9e0>
 801081c:	0022      	movs	r2, r4
 801081e:	4b2b      	ldr	r3, [pc, #172]	@ (80108cc <_dtoa_r+0xa84>)
 8010820:	482b      	ldr	r0, [pc, #172]	@ (80108d0 <_dtoa_r+0xa88>)
 8010822:	492c      	ldr	r1, [pc, #176]	@ (80108d4 <_dtoa_r+0xa8c>)
 8010824:	f7ff fb25 	bl	800fe72 <_dtoa_r+0x2a>
 8010828:	0039      	movs	r1, r7
 801082a:	693a      	ldr	r2, [r7, #16]
 801082c:	310c      	adds	r1, #12
 801082e:	3202      	adds	r2, #2
 8010830:	0092      	lsls	r2, r2, #2
 8010832:	300c      	adds	r0, #12
 8010834:	f7ff fa70 	bl	800fd18 <memcpy>
 8010838:	2201      	movs	r2, #1
 801083a:	0021      	movs	r1, r4
 801083c:	9803      	ldr	r0, [sp, #12]
 801083e:	f000 fc1f 	bl	8011080 <__lshift>
 8010842:	9b08      	ldr	r3, [sp, #32]
 8010844:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010846:	9306      	str	r3, [sp, #24]
 8010848:	3b01      	subs	r3, #1
 801084a:	189b      	adds	r3, r3, r2
 801084c:	2201      	movs	r2, #1
 801084e:	9704      	str	r7, [sp, #16]
 8010850:	0007      	movs	r7, r0
 8010852:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010854:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010856:	4013      	ands	r3, r2
 8010858:	930e      	str	r3, [sp, #56]	@ 0x38
 801085a:	0031      	movs	r1, r6
 801085c:	9805      	ldr	r0, [sp, #20]
 801085e:	f7ff fa64 	bl	800fd2a <quorem>
 8010862:	9904      	ldr	r1, [sp, #16]
 8010864:	0005      	movs	r5, r0
 8010866:	900a      	str	r0, [sp, #40]	@ 0x28
 8010868:	9805      	ldr	r0, [sp, #20]
 801086a:	f000 fc75 	bl	8011158 <__mcmp>
 801086e:	003a      	movs	r2, r7
 8010870:	900d      	str	r0, [sp, #52]	@ 0x34
 8010872:	0031      	movs	r1, r6
 8010874:	9803      	ldr	r0, [sp, #12]
 8010876:	f000 fc8b 	bl	8011190 <__mdiff>
 801087a:	2201      	movs	r2, #1
 801087c:	68c3      	ldr	r3, [r0, #12]
 801087e:	0004      	movs	r4, r0
 8010880:	3530      	adds	r5, #48	@ 0x30
 8010882:	9209      	str	r2, [sp, #36]	@ 0x24
 8010884:	2b00      	cmp	r3, #0
 8010886:	d104      	bne.n	8010892 <_dtoa_r+0xa4a>
 8010888:	0001      	movs	r1, r0
 801088a:	9805      	ldr	r0, [sp, #20]
 801088c:	f000 fc64 	bl	8011158 <__mcmp>
 8010890:	9009      	str	r0, [sp, #36]	@ 0x24
 8010892:	0021      	movs	r1, r4
 8010894:	9803      	ldr	r0, [sp, #12]
 8010896:	f000 fa15 	bl	8010cc4 <_Bfree>
 801089a:	9b06      	ldr	r3, [sp, #24]
 801089c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801089e:	1c5c      	adds	r4, r3, #1
 80108a0:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80108a2:	4313      	orrs	r3, r2
 80108a4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80108a6:	4313      	orrs	r3, r2
 80108a8:	d116      	bne.n	80108d8 <_dtoa_r+0xa90>
 80108aa:	2d39      	cmp	r5, #57	@ 0x39
 80108ac:	d02f      	beq.n	801090e <_dtoa_r+0xac6>
 80108ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	dd01      	ble.n	80108b8 <_dtoa_r+0xa70>
 80108b4:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80108b6:	3531      	adds	r5, #49	@ 0x31
 80108b8:	9b06      	ldr	r3, [sp, #24]
 80108ba:	701d      	strb	r5, [r3, #0]
 80108bc:	e638      	b.n	8010530 <_dtoa_r+0x6e8>
 80108be:	46c0      	nop			@ (mov r8, r8)
 80108c0:	40240000 	.word	0x40240000
 80108c4:	00000433 	.word	0x00000433
 80108c8:	7ff00000 	.word	0x7ff00000
 80108cc:	08011eee 	.word	0x08011eee
 80108d0:	08011e96 	.word	0x08011e96
 80108d4:	000002ef 	.word	0x000002ef
 80108d8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80108da:	2b00      	cmp	r3, #0
 80108dc:	db04      	blt.n	80108e8 <_dtoa_r+0xaa0>
 80108de:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80108e0:	4313      	orrs	r3, r2
 80108e2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80108e4:	4313      	orrs	r3, r2
 80108e6:	d11e      	bne.n	8010926 <_dtoa_r+0xade>
 80108e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108ea:	2b00      	cmp	r3, #0
 80108ec:	dde4      	ble.n	80108b8 <_dtoa_r+0xa70>
 80108ee:	9905      	ldr	r1, [sp, #20]
 80108f0:	2201      	movs	r2, #1
 80108f2:	9803      	ldr	r0, [sp, #12]
 80108f4:	f000 fbc4 	bl	8011080 <__lshift>
 80108f8:	0031      	movs	r1, r6
 80108fa:	9005      	str	r0, [sp, #20]
 80108fc:	f000 fc2c 	bl	8011158 <__mcmp>
 8010900:	2800      	cmp	r0, #0
 8010902:	dc02      	bgt.n	801090a <_dtoa_r+0xac2>
 8010904:	d1d8      	bne.n	80108b8 <_dtoa_r+0xa70>
 8010906:	07eb      	lsls	r3, r5, #31
 8010908:	d5d6      	bpl.n	80108b8 <_dtoa_r+0xa70>
 801090a:	2d39      	cmp	r5, #57	@ 0x39
 801090c:	d1d2      	bne.n	80108b4 <_dtoa_r+0xa6c>
 801090e:	2339      	movs	r3, #57	@ 0x39
 8010910:	9a06      	ldr	r2, [sp, #24]
 8010912:	7013      	strb	r3, [r2, #0]
 8010914:	0023      	movs	r3, r4
 8010916:	001c      	movs	r4, r3
 8010918:	3b01      	subs	r3, #1
 801091a:	781a      	ldrb	r2, [r3, #0]
 801091c:	2a39      	cmp	r2, #57	@ 0x39
 801091e:	d04f      	beq.n	80109c0 <_dtoa_r+0xb78>
 8010920:	3201      	adds	r2, #1
 8010922:	701a      	strb	r2, [r3, #0]
 8010924:	e604      	b.n	8010530 <_dtoa_r+0x6e8>
 8010926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010928:	2b00      	cmp	r3, #0
 801092a:	dd03      	ble.n	8010934 <_dtoa_r+0xaec>
 801092c:	2d39      	cmp	r5, #57	@ 0x39
 801092e:	d0ee      	beq.n	801090e <_dtoa_r+0xac6>
 8010930:	3501      	adds	r5, #1
 8010932:	e7c1      	b.n	80108b8 <_dtoa_r+0xa70>
 8010934:	9b06      	ldr	r3, [sp, #24]
 8010936:	9a06      	ldr	r2, [sp, #24]
 8010938:	701d      	strb	r5, [r3, #0]
 801093a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801093c:	4293      	cmp	r3, r2
 801093e:	d02a      	beq.n	8010996 <_dtoa_r+0xb4e>
 8010940:	2300      	movs	r3, #0
 8010942:	220a      	movs	r2, #10
 8010944:	9905      	ldr	r1, [sp, #20]
 8010946:	9803      	ldr	r0, [sp, #12]
 8010948:	f000 f9e0 	bl	8010d0c <__multadd>
 801094c:	9b04      	ldr	r3, [sp, #16]
 801094e:	9005      	str	r0, [sp, #20]
 8010950:	42bb      	cmp	r3, r7
 8010952:	d109      	bne.n	8010968 <_dtoa_r+0xb20>
 8010954:	2300      	movs	r3, #0
 8010956:	220a      	movs	r2, #10
 8010958:	9904      	ldr	r1, [sp, #16]
 801095a:	9803      	ldr	r0, [sp, #12]
 801095c:	f000 f9d6 	bl	8010d0c <__multadd>
 8010960:	9004      	str	r0, [sp, #16]
 8010962:	0007      	movs	r7, r0
 8010964:	9406      	str	r4, [sp, #24]
 8010966:	e778      	b.n	801085a <_dtoa_r+0xa12>
 8010968:	9904      	ldr	r1, [sp, #16]
 801096a:	2300      	movs	r3, #0
 801096c:	220a      	movs	r2, #10
 801096e:	9803      	ldr	r0, [sp, #12]
 8010970:	f000 f9cc 	bl	8010d0c <__multadd>
 8010974:	2300      	movs	r3, #0
 8010976:	9004      	str	r0, [sp, #16]
 8010978:	220a      	movs	r2, #10
 801097a:	0039      	movs	r1, r7
 801097c:	9803      	ldr	r0, [sp, #12]
 801097e:	f000 f9c5 	bl	8010d0c <__multadd>
 8010982:	e7ee      	b.n	8010962 <_dtoa_r+0xb1a>
 8010984:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010986:	2401      	movs	r4, #1
 8010988:	2b00      	cmp	r3, #0
 801098a:	dd00      	ble.n	801098e <_dtoa_r+0xb46>
 801098c:	001c      	movs	r4, r3
 801098e:	9b08      	ldr	r3, [sp, #32]
 8010990:	191c      	adds	r4, r3, r4
 8010992:	2300      	movs	r3, #0
 8010994:	9304      	str	r3, [sp, #16]
 8010996:	9905      	ldr	r1, [sp, #20]
 8010998:	2201      	movs	r2, #1
 801099a:	9803      	ldr	r0, [sp, #12]
 801099c:	f000 fb70 	bl	8011080 <__lshift>
 80109a0:	0031      	movs	r1, r6
 80109a2:	9005      	str	r0, [sp, #20]
 80109a4:	f000 fbd8 	bl	8011158 <__mcmp>
 80109a8:	2800      	cmp	r0, #0
 80109aa:	dcb3      	bgt.n	8010914 <_dtoa_r+0xacc>
 80109ac:	d101      	bne.n	80109b2 <_dtoa_r+0xb6a>
 80109ae:	07ed      	lsls	r5, r5, #31
 80109b0:	d4b0      	bmi.n	8010914 <_dtoa_r+0xacc>
 80109b2:	0023      	movs	r3, r4
 80109b4:	001c      	movs	r4, r3
 80109b6:	3b01      	subs	r3, #1
 80109b8:	781a      	ldrb	r2, [r3, #0]
 80109ba:	2a30      	cmp	r2, #48	@ 0x30
 80109bc:	d0fa      	beq.n	80109b4 <_dtoa_r+0xb6c>
 80109be:	e5b7      	b.n	8010530 <_dtoa_r+0x6e8>
 80109c0:	9a08      	ldr	r2, [sp, #32]
 80109c2:	429a      	cmp	r2, r3
 80109c4:	d1a7      	bne.n	8010916 <_dtoa_r+0xace>
 80109c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80109c8:	3301      	adds	r3, #1
 80109ca:	930c      	str	r3, [sp, #48]	@ 0x30
 80109cc:	2331      	movs	r3, #49	@ 0x31
 80109ce:	7013      	strb	r3, [r2, #0]
 80109d0:	e5ae      	b.n	8010530 <_dtoa_r+0x6e8>
 80109d2:	4b15      	ldr	r3, [pc, #84]	@ (8010a28 <_dtoa_r+0xbe0>)
 80109d4:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80109d6:	9308      	str	r3, [sp, #32]
 80109d8:	4b14      	ldr	r3, [pc, #80]	@ (8010a2c <_dtoa_r+0xbe4>)
 80109da:	2a00      	cmp	r2, #0
 80109dc:	d001      	beq.n	80109e2 <_dtoa_r+0xb9a>
 80109de:	f7ff fa7b 	bl	800fed8 <_dtoa_r+0x90>
 80109e2:	f7ff fa7b 	bl	800fedc <_dtoa_r+0x94>
 80109e6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80109e8:	2b01      	cmp	r3, #1
 80109ea:	dc00      	bgt.n	80109ee <_dtoa_r+0xba6>
 80109ec:	e648      	b.n	8010680 <_dtoa_r+0x838>
 80109ee:	2001      	movs	r0, #1
 80109f0:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80109f2:	e665      	b.n	80106c0 <_dtoa_r+0x878>
 80109f4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	dc00      	bgt.n	80109fc <_dtoa_r+0xbb4>
 80109fa:	e6d6      	b.n	80107aa <_dtoa_r+0x962>
 80109fc:	2400      	movs	r4, #0
 80109fe:	0031      	movs	r1, r6
 8010a00:	9805      	ldr	r0, [sp, #20]
 8010a02:	f7ff f992 	bl	800fd2a <quorem>
 8010a06:	9b08      	ldr	r3, [sp, #32]
 8010a08:	3030      	adds	r0, #48	@ 0x30
 8010a0a:	5518      	strb	r0, [r3, r4]
 8010a0c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010a0e:	3401      	adds	r4, #1
 8010a10:	0005      	movs	r5, r0
 8010a12:	429c      	cmp	r4, r3
 8010a14:	dab6      	bge.n	8010984 <_dtoa_r+0xb3c>
 8010a16:	2300      	movs	r3, #0
 8010a18:	220a      	movs	r2, #10
 8010a1a:	9905      	ldr	r1, [sp, #20]
 8010a1c:	9803      	ldr	r0, [sp, #12]
 8010a1e:	f000 f975 	bl	8010d0c <__multadd>
 8010a22:	9005      	str	r0, [sp, #20]
 8010a24:	e7eb      	b.n	80109fe <_dtoa_r+0xbb6>
 8010a26:	46c0      	nop			@ (mov r8, r8)
 8010a28:	08011e72 	.word	0x08011e72
 8010a2c:	08011e7a 	.word	0x08011e7a

08010a30 <_free_r>:
 8010a30:	b570      	push	{r4, r5, r6, lr}
 8010a32:	0005      	movs	r5, r0
 8010a34:	1e0c      	subs	r4, r1, #0
 8010a36:	d010      	beq.n	8010a5a <_free_r+0x2a>
 8010a38:	3c04      	subs	r4, #4
 8010a3a:	6823      	ldr	r3, [r4, #0]
 8010a3c:	2b00      	cmp	r3, #0
 8010a3e:	da00      	bge.n	8010a42 <_free_r+0x12>
 8010a40:	18e4      	adds	r4, r4, r3
 8010a42:	0028      	movs	r0, r5
 8010a44:	f000 f8ea 	bl	8010c1c <__malloc_lock>
 8010a48:	4a1d      	ldr	r2, [pc, #116]	@ (8010ac0 <_free_r+0x90>)
 8010a4a:	6813      	ldr	r3, [r2, #0]
 8010a4c:	2b00      	cmp	r3, #0
 8010a4e:	d105      	bne.n	8010a5c <_free_r+0x2c>
 8010a50:	6063      	str	r3, [r4, #4]
 8010a52:	6014      	str	r4, [r2, #0]
 8010a54:	0028      	movs	r0, r5
 8010a56:	f000 f8e9 	bl	8010c2c <__malloc_unlock>
 8010a5a:	bd70      	pop	{r4, r5, r6, pc}
 8010a5c:	42a3      	cmp	r3, r4
 8010a5e:	d908      	bls.n	8010a72 <_free_r+0x42>
 8010a60:	6820      	ldr	r0, [r4, #0]
 8010a62:	1821      	adds	r1, r4, r0
 8010a64:	428b      	cmp	r3, r1
 8010a66:	d1f3      	bne.n	8010a50 <_free_r+0x20>
 8010a68:	6819      	ldr	r1, [r3, #0]
 8010a6a:	685b      	ldr	r3, [r3, #4]
 8010a6c:	1809      	adds	r1, r1, r0
 8010a6e:	6021      	str	r1, [r4, #0]
 8010a70:	e7ee      	b.n	8010a50 <_free_r+0x20>
 8010a72:	001a      	movs	r2, r3
 8010a74:	685b      	ldr	r3, [r3, #4]
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	d001      	beq.n	8010a7e <_free_r+0x4e>
 8010a7a:	42a3      	cmp	r3, r4
 8010a7c:	d9f9      	bls.n	8010a72 <_free_r+0x42>
 8010a7e:	6811      	ldr	r1, [r2, #0]
 8010a80:	1850      	adds	r0, r2, r1
 8010a82:	42a0      	cmp	r0, r4
 8010a84:	d10b      	bne.n	8010a9e <_free_r+0x6e>
 8010a86:	6820      	ldr	r0, [r4, #0]
 8010a88:	1809      	adds	r1, r1, r0
 8010a8a:	1850      	adds	r0, r2, r1
 8010a8c:	6011      	str	r1, [r2, #0]
 8010a8e:	4283      	cmp	r3, r0
 8010a90:	d1e0      	bne.n	8010a54 <_free_r+0x24>
 8010a92:	6818      	ldr	r0, [r3, #0]
 8010a94:	685b      	ldr	r3, [r3, #4]
 8010a96:	1841      	adds	r1, r0, r1
 8010a98:	6011      	str	r1, [r2, #0]
 8010a9a:	6053      	str	r3, [r2, #4]
 8010a9c:	e7da      	b.n	8010a54 <_free_r+0x24>
 8010a9e:	42a0      	cmp	r0, r4
 8010aa0:	d902      	bls.n	8010aa8 <_free_r+0x78>
 8010aa2:	230c      	movs	r3, #12
 8010aa4:	602b      	str	r3, [r5, #0]
 8010aa6:	e7d5      	b.n	8010a54 <_free_r+0x24>
 8010aa8:	6820      	ldr	r0, [r4, #0]
 8010aaa:	1821      	adds	r1, r4, r0
 8010aac:	428b      	cmp	r3, r1
 8010aae:	d103      	bne.n	8010ab8 <_free_r+0x88>
 8010ab0:	6819      	ldr	r1, [r3, #0]
 8010ab2:	685b      	ldr	r3, [r3, #4]
 8010ab4:	1809      	adds	r1, r1, r0
 8010ab6:	6021      	str	r1, [r4, #0]
 8010ab8:	6063      	str	r3, [r4, #4]
 8010aba:	6054      	str	r4, [r2, #4]
 8010abc:	e7ca      	b.n	8010a54 <_free_r+0x24>
 8010abe:	46c0      	nop			@ (mov r8, r8)
 8010ac0:	20001db4 	.word	0x20001db4

08010ac4 <malloc>:
 8010ac4:	b510      	push	{r4, lr}
 8010ac6:	4b03      	ldr	r3, [pc, #12]	@ (8010ad4 <malloc+0x10>)
 8010ac8:	0001      	movs	r1, r0
 8010aca:	6818      	ldr	r0, [r3, #0]
 8010acc:	f000 f826 	bl	8010b1c <_malloc_r>
 8010ad0:	bd10      	pop	{r4, pc}
 8010ad2:	46c0      	nop			@ (mov r8, r8)
 8010ad4:	20000200 	.word	0x20000200

08010ad8 <sbrk_aligned>:
 8010ad8:	b570      	push	{r4, r5, r6, lr}
 8010ada:	4e0f      	ldr	r6, [pc, #60]	@ (8010b18 <sbrk_aligned+0x40>)
 8010adc:	000d      	movs	r5, r1
 8010ade:	6831      	ldr	r1, [r6, #0]
 8010ae0:	0004      	movs	r4, r0
 8010ae2:	2900      	cmp	r1, #0
 8010ae4:	d102      	bne.n	8010aec <sbrk_aligned+0x14>
 8010ae6:	f000 fcff 	bl	80114e8 <_sbrk_r>
 8010aea:	6030      	str	r0, [r6, #0]
 8010aec:	0029      	movs	r1, r5
 8010aee:	0020      	movs	r0, r4
 8010af0:	f000 fcfa 	bl	80114e8 <_sbrk_r>
 8010af4:	1c43      	adds	r3, r0, #1
 8010af6:	d103      	bne.n	8010b00 <sbrk_aligned+0x28>
 8010af8:	2501      	movs	r5, #1
 8010afa:	426d      	negs	r5, r5
 8010afc:	0028      	movs	r0, r5
 8010afe:	bd70      	pop	{r4, r5, r6, pc}
 8010b00:	2303      	movs	r3, #3
 8010b02:	1cc5      	adds	r5, r0, #3
 8010b04:	439d      	bics	r5, r3
 8010b06:	42a8      	cmp	r0, r5
 8010b08:	d0f8      	beq.n	8010afc <sbrk_aligned+0x24>
 8010b0a:	1a29      	subs	r1, r5, r0
 8010b0c:	0020      	movs	r0, r4
 8010b0e:	f000 fceb 	bl	80114e8 <_sbrk_r>
 8010b12:	3001      	adds	r0, #1
 8010b14:	d1f2      	bne.n	8010afc <sbrk_aligned+0x24>
 8010b16:	e7ef      	b.n	8010af8 <sbrk_aligned+0x20>
 8010b18:	20001db0 	.word	0x20001db0

08010b1c <_malloc_r>:
 8010b1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010b1e:	2203      	movs	r2, #3
 8010b20:	1ccb      	adds	r3, r1, #3
 8010b22:	4393      	bics	r3, r2
 8010b24:	3308      	adds	r3, #8
 8010b26:	0005      	movs	r5, r0
 8010b28:	001f      	movs	r7, r3
 8010b2a:	2b0c      	cmp	r3, #12
 8010b2c:	d234      	bcs.n	8010b98 <_malloc_r+0x7c>
 8010b2e:	270c      	movs	r7, #12
 8010b30:	42b9      	cmp	r1, r7
 8010b32:	d833      	bhi.n	8010b9c <_malloc_r+0x80>
 8010b34:	0028      	movs	r0, r5
 8010b36:	f000 f871 	bl	8010c1c <__malloc_lock>
 8010b3a:	4e37      	ldr	r6, [pc, #220]	@ (8010c18 <_malloc_r+0xfc>)
 8010b3c:	6833      	ldr	r3, [r6, #0]
 8010b3e:	001c      	movs	r4, r3
 8010b40:	2c00      	cmp	r4, #0
 8010b42:	d12f      	bne.n	8010ba4 <_malloc_r+0x88>
 8010b44:	0039      	movs	r1, r7
 8010b46:	0028      	movs	r0, r5
 8010b48:	f7ff ffc6 	bl	8010ad8 <sbrk_aligned>
 8010b4c:	0004      	movs	r4, r0
 8010b4e:	1c43      	adds	r3, r0, #1
 8010b50:	d15f      	bne.n	8010c12 <_malloc_r+0xf6>
 8010b52:	6834      	ldr	r4, [r6, #0]
 8010b54:	9400      	str	r4, [sp, #0]
 8010b56:	9b00      	ldr	r3, [sp, #0]
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	d14a      	bne.n	8010bf2 <_malloc_r+0xd6>
 8010b5c:	2c00      	cmp	r4, #0
 8010b5e:	d052      	beq.n	8010c06 <_malloc_r+0xea>
 8010b60:	6823      	ldr	r3, [r4, #0]
 8010b62:	0028      	movs	r0, r5
 8010b64:	18e3      	adds	r3, r4, r3
 8010b66:	9900      	ldr	r1, [sp, #0]
 8010b68:	9301      	str	r3, [sp, #4]
 8010b6a:	f000 fcbd 	bl	80114e8 <_sbrk_r>
 8010b6e:	9b01      	ldr	r3, [sp, #4]
 8010b70:	4283      	cmp	r3, r0
 8010b72:	d148      	bne.n	8010c06 <_malloc_r+0xea>
 8010b74:	6823      	ldr	r3, [r4, #0]
 8010b76:	0028      	movs	r0, r5
 8010b78:	1aff      	subs	r7, r7, r3
 8010b7a:	0039      	movs	r1, r7
 8010b7c:	f7ff ffac 	bl	8010ad8 <sbrk_aligned>
 8010b80:	3001      	adds	r0, #1
 8010b82:	d040      	beq.n	8010c06 <_malloc_r+0xea>
 8010b84:	6823      	ldr	r3, [r4, #0]
 8010b86:	19db      	adds	r3, r3, r7
 8010b88:	6023      	str	r3, [r4, #0]
 8010b8a:	6833      	ldr	r3, [r6, #0]
 8010b8c:	685a      	ldr	r2, [r3, #4]
 8010b8e:	2a00      	cmp	r2, #0
 8010b90:	d133      	bne.n	8010bfa <_malloc_r+0xde>
 8010b92:	9b00      	ldr	r3, [sp, #0]
 8010b94:	6033      	str	r3, [r6, #0]
 8010b96:	e019      	b.n	8010bcc <_malloc_r+0xb0>
 8010b98:	2b00      	cmp	r3, #0
 8010b9a:	dac9      	bge.n	8010b30 <_malloc_r+0x14>
 8010b9c:	230c      	movs	r3, #12
 8010b9e:	602b      	str	r3, [r5, #0]
 8010ba0:	2000      	movs	r0, #0
 8010ba2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010ba4:	6821      	ldr	r1, [r4, #0]
 8010ba6:	1bc9      	subs	r1, r1, r7
 8010ba8:	d420      	bmi.n	8010bec <_malloc_r+0xd0>
 8010baa:	290b      	cmp	r1, #11
 8010bac:	d90a      	bls.n	8010bc4 <_malloc_r+0xa8>
 8010bae:	19e2      	adds	r2, r4, r7
 8010bb0:	6027      	str	r7, [r4, #0]
 8010bb2:	42a3      	cmp	r3, r4
 8010bb4:	d104      	bne.n	8010bc0 <_malloc_r+0xa4>
 8010bb6:	6032      	str	r2, [r6, #0]
 8010bb8:	6863      	ldr	r3, [r4, #4]
 8010bba:	6011      	str	r1, [r2, #0]
 8010bbc:	6053      	str	r3, [r2, #4]
 8010bbe:	e005      	b.n	8010bcc <_malloc_r+0xb0>
 8010bc0:	605a      	str	r2, [r3, #4]
 8010bc2:	e7f9      	b.n	8010bb8 <_malloc_r+0x9c>
 8010bc4:	6862      	ldr	r2, [r4, #4]
 8010bc6:	42a3      	cmp	r3, r4
 8010bc8:	d10e      	bne.n	8010be8 <_malloc_r+0xcc>
 8010bca:	6032      	str	r2, [r6, #0]
 8010bcc:	0028      	movs	r0, r5
 8010bce:	f000 f82d 	bl	8010c2c <__malloc_unlock>
 8010bd2:	0020      	movs	r0, r4
 8010bd4:	2207      	movs	r2, #7
 8010bd6:	300b      	adds	r0, #11
 8010bd8:	1d23      	adds	r3, r4, #4
 8010bda:	4390      	bics	r0, r2
 8010bdc:	1ac2      	subs	r2, r0, r3
 8010bde:	4298      	cmp	r0, r3
 8010be0:	d0df      	beq.n	8010ba2 <_malloc_r+0x86>
 8010be2:	1a1b      	subs	r3, r3, r0
 8010be4:	50a3      	str	r3, [r4, r2]
 8010be6:	e7dc      	b.n	8010ba2 <_malloc_r+0x86>
 8010be8:	605a      	str	r2, [r3, #4]
 8010bea:	e7ef      	b.n	8010bcc <_malloc_r+0xb0>
 8010bec:	0023      	movs	r3, r4
 8010bee:	6864      	ldr	r4, [r4, #4]
 8010bf0:	e7a6      	b.n	8010b40 <_malloc_r+0x24>
 8010bf2:	9c00      	ldr	r4, [sp, #0]
 8010bf4:	6863      	ldr	r3, [r4, #4]
 8010bf6:	9300      	str	r3, [sp, #0]
 8010bf8:	e7ad      	b.n	8010b56 <_malloc_r+0x3a>
 8010bfa:	001a      	movs	r2, r3
 8010bfc:	685b      	ldr	r3, [r3, #4]
 8010bfe:	42a3      	cmp	r3, r4
 8010c00:	d1fb      	bne.n	8010bfa <_malloc_r+0xde>
 8010c02:	2300      	movs	r3, #0
 8010c04:	e7da      	b.n	8010bbc <_malloc_r+0xa0>
 8010c06:	230c      	movs	r3, #12
 8010c08:	0028      	movs	r0, r5
 8010c0a:	602b      	str	r3, [r5, #0]
 8010c0c:	f000 f80e 	bl	8010c2c <__malloc_unlock>
 8010c10:	e7c6      	b.n	8010ba0 <_malloc_r+0x84>
 8010c12:	6007      	str	r7, [r0, #0]
 8010c14:	e7da      	b.n	8010bcc <_malloc_r+0xb0>
 8010c16:	46c0      	nop			@ (mov r8, r8)
 8010c18:	20001db4 	.word	0x20001db4

08010c1c <__malloc_lock>:
 8010c1c:	b510      	push	{r4, lr}
 8010c1e:	4802      	ldr	r0, [pc, #8]	@ (8010c28 <__malloc_lock+0xc>)
 8010c20:	f7ff f86d 	bl	800fcfe <__retarget_lock_acquire_recursive>
 8010c24:	bd10      	pop	{r4, pc}
 8010c26:	46c0      	nop			@ (mov r8, r8)
 8010c28:	20001dac 	.word	0x20001dac

08010c2c <__malloc_unlock>:
 8010c2c:	b510      	push	{r4, lr}
 8010c2e:	4802      	ldr	r0, [pc, #8]	@ (8010c38 <__malloc_unlock+0xc>)
 8010c30:	f7ff f866 	bl	800fd00 <__retarget_lock_release_recursive>
 8010c34:	bd10      	pop	{r4, pc}
 8010c36:	46c0      	nop			@ (mov r8, r8)
 8010c38:	20001dac 	.word	0x20001dac

08010c3c <_Balloc>:
 8010c3c:	b570      	push	{r4, r5, r6, lr}
 8010c3e:	69c5      	ldr	r5, [r0, #28]
 8010c40:	0006      	movs	r6, r0
 8010c42:	000c      	movs	r4, r1
 8010c44:	2d00      	cmp	r5, #0
 8010c46:	d10e      	bne.n	8010c66 <_Balloc+0x2a>
 8010c48:	2010      	movs	r0, #16
 8010c4a:	f7ff ff3b 	bl	8010ac4 <malloc>
 8010c4e:	1e02      	subs	r2, r0, #0
 8010c50:	61f0      	str	r0, [r6, #28]
 8010c52:	d104      	bne.n	8010c5e <_Balloc+0x22>
 8010c54:	216b      	movs	r1, #107	@ 0x6b
 8010c56:	4b19      	ldr	r3, [pc, #100]	@ (8010cbc <_Balloc+0x80>)
 8010c58:	4819      	ldr	r0, [pc, #100]	@ (8010cc0 <_Balloc+0x84>)
 8010c5a:	f000 fc57 	bl	801150c <__assert_func>
 8010c5e:	6045      	str	r5, [r0, #4]
 8010c60:	6085      	str	r5, [r0, #8]
 8010c62:	6005      	str	r5, [r0, #0]
 8010c64:	60c5      	str	r5, [r0, #12]
 8010c66:	69f5      	ldr	r5, [r6, #28]
 8010c68:	68eb      	ldr	r3, [r5, #12]
 8010c6a:	2b00      	cmp	r3, #0
 8010c6c:	d013      	beq.n	8010c96 <_Balloc+0x5a>
 8010c6e:	69f3      	ldr	r3, [r6, #28]
 8010c70:	00a2      	lsls	r2, r4, #2
 8010c72:	68db      	ldr	r3, [r3, #12]
 8010c74:	189b      	adds	r3, r3, r2
 8010c76:	6818      	ldr	r0, [r3, #0]
 8010c78:	2800      	cmp	r0, #0
 8010c7a:	d118      	bne.n	8010cae <_Balloc+0x72>
 8010c7c:	2101      	movs	r1, #1
 8010c7e:	000d      	movs	r5, r1
 8010c80:	40a5      	lsls	r5, r4
 8010c82:	1d6a      	adds	r2, r5, #5
 8010c84:	0030      	movs	r0, r6
 8010c86:	0092      	lsls	r2, r2, #2
 8010c88:	f000 fc5e 	bl	8011548 <_calloc_r>
 8010c8c:	2800      	cmp	r0, #0
 8010c8e:	d00c      	beq.n	8010caa <_Balloc+0x6e>
 8010c90:	6044      	str	r4, [r0, #4]
 8010c92:	6085      	str	r5, [r0, #8]
 8010c94:	e00d      	b.n	8010cb2 <_Balloc+0x76>
 8010c96:	2221      	movs	r2, #33	@ 0x21
 8010c98:	2104      	movs	r1, #4
 8010c9a:	0030      	movs	r0, r6
 8010c9c:	f000 fc54 	bl	8011548 <_calloc_r>
 8010ca0:	69f3      	ldr	r3, [r6, #28]
 8010ca2:	60e8      	str	r0, [r5, #12]
 8010ca4:	68db      	ldr	r3, [r3, #12]
 8010ca6:	2b00      	cmp	r3, #0
 8010ca8:	d1e1      	bne.n	8010c6e <_Balloc+0x32>
 8010caa:	2000      	movs	r0, #0
 8010cac:	bd70      	pop	{r4, r5, r6, pc}
 8010cae:	6802      	ldr	r2, [r0, #0]
 8010cb0:	601a      	str	r2, [r3, #0]
 8010cb2:	2300      	movs	r3, #0
 8010cb4:	6103      	str	r3, [r0, #16]
 8010cb6:	60c3      	str	r3, [r0, #12]
 8010cb8:	e7f8      	b.n	8010cac <_Balloc+0x70>
 8010cba:	46c0      	nop			@ (mov r8, r8)
 8010cbc:	08011e7f 	.word	0x08011e7f
 8010cc0:	08011eff 	.word	0x08011eff

08010cc4 <_Bfree>:
 8010cc4:	b570      	push	{r4, r5, r6, lr}
 8010cc6:	69c6      	ldr	r6, [r0, #28]
 8010cc8:	0005      	movs	r5, r0
 8010cca:	000c      	movs	r4, r1
 8010ccc:	2e00      	cmp	r6, #0
 8010cce:	d10e      	bne.n	8010cee <_Bfree+0x2a>
 8010cd0:	2010      	movs	r0, #16
 8010cd2:	f7ff fef7 	bl	8010ac4 <malloc>
 8010cd6:	1e02      	subs	r2, r0, #0
 8010cd8:	61e8      	str	r0, [r5, #28]
 8010cda:	d104      	bne.n	8010ce6 <_Bfree+0x22>
 8010cdc:	218f      	movs	r1, #143	@ 0x8f
 8010cde:	4b09      	ldr	r3, [pc, #36]	@ (8010d04 <_Bfree+0x40>)
 8010ce0:	4809      	ldr	r0, [pc, #36]	@ (8010d08 <_Bfree+0x44>)
 8010ce2:	f000 fc13 	bl	801150c <__assert_func>
 8010ce6:	6046      	str	r6, [r0, #4]
 8010ce8:	6086      	str	r6, [r0, #8]
 8010cea:	6006      	str	r6, [r0, #0]
 8010cec:	60c6      	str	r6, [r0, #12]
 8010cee:	2c00      	cmp	r4, #0
 8010cf0:	d007      	beq.n	8010d02 <_Bfree+0x3e>
 8010cf2:	69eb      	ldr	r3, [r5, #28]
 8010cf4:	6862      	ldr	r2, [r4, #4]
 8010cf6:	68db      	ldr	r3, [r3, #12]
 8010cf8:	0092      	lsls	r2, r2, #2
 8010cfa:	189b      	adds	r3, r3, r2
 8010cfc:	681a      	ldr	r2, [r3, #0]
 8010cfe:	6022      	str	r2, [r4, #0]
 8010d00:	601c      	str	r4, [r3, #0]
 8010d02:	bd70      	pop	{r4, r5, r6, pc}
 8010d04:	08011e7f 	.word	0x08011e7f
 8010d08:	08011eff 	.word	0x08011eff

08010d0c <__multadd>:
 8010d0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010d0e:	000f      	movs	r7, r1
 8010d10:	9001      	str	r0, [sp, #4]
 8010d12:	000c      	movs	r4, r1
 8010d14:	001e      	movs	r6, r3
 8010d16:	2000      	movs	r0, #0
 8010d18:	690d      	ldr	r5, [r1, #16]
 8010d1a:	3714      	adds	r7, #20
 8010d1c:	683b      	ldr	r3, [r7, #0]
 8010d1e:	3001      	adds	r0, #1
 8010d20:	b299      	uxth	r1, r3
 8010d22:	4351      	muls	r1, r2
 8010d24:	0c1b      	lsrs	r3, r3, #16
 8010d26:	4353      	muls	r3, r2
 8010d28:	1989      	adds	r1, r1, r6
 8010d2a:	0c0e      	lsrs	r6, r1, #16
 8010d2c:	199b      	adds	r3, r3, r6
 8010d2e:	0c1e      	lsrs	r6, r3, #16
 8010d30:	b289      	uxth	r1, r1
 8010d32:	041b      	lsls	r3, r3, #16
 8010d34:	185b      	adds	r3, r3, r1
 8010d36:	c708      	stmia	r7!, {r3}
 8010d38:	4285      	cmp	r5, r0
 8010d3a:	dcef      	bgt.n	8010d1c <__multadd+0x10>
 8010d3c:	2e00      	cmp	r6, #0
 8010d3e:	d022      	beq.n	8010d86 <__multadd+0x7a>
 8010d40:	68a3      	ldr	r3, [r4, #8]
 8010d42:	42ab      	cmp	r3, r5
 8010d44:	dc19      	bgt.n	8010d7a <__multadd+0x6e>
 8010d46:	6861      	ldr	r1, [r4, #4]
 8010d48:	9801      	ldr	r0, [sp, #4]
 8010d4a:	3101      	adds	r1, #1
 8010d4c:	f7ff ff76 	bl	8010c3c <_Balloc>
 8010d50:	1e07      	subs	r7, r0, #0
 8010d52:	d105      	bne.n	8010d60 <__multadd+0x54>
 8010d54:	003a      	movs	r2, r7
 8010d56:	21ba      	movs	r1, #186	@ 0xba
 8010d58:	4b0c      	ldr	r3, [pc, #48]	@ (8010d8c <__multadd+0x80>)
 8010d5a:	480d      	ldr	r0, [pc, #52]	@ (8010d90 <__multadd+0x84>)
 8010d5c:	f000 fbd6 	bl	801150c <__assert_func>
 8010d60:	0021      	movs	r1, r4
 8010d62:	6922      	ldr	r2, [r4, #16]
 8010d64:	310c      	adds	r1, #12
 8010d66:	3202      	adds	r2, #2
 8010d68:	0092      	lsls	r2, r2, #2
 8010d6a:	300c      	adds	r0, #12
 8010d6c:	f7fe ffd4 	bl	800fd18 <memcpy>
 8010d70:	0021      	movs	r1, r4
 8010d72:	9801      	ldr	r0, [sp, #4]
 8010d74:	f7ff ffa6 	bl	8010cc4 <_Bfree>
 8010d78:	003c      	movs	r4, r7
 8010d7a:	1d2b      	adds	r3, r5, #4
 8010d7c:	009b      	lsls	r3, r3, #2
 8010d7e:	18e3      	adds	r3, r4, r3
 8010d80:	3501      	adds	r5, #1
 8010d82:	605e      	str	r6, [r3, #4]
 8010d84:	6125      	str	r5, [r4, #16]
 8010d86:	0020      	movs	r0, r4
 8010d88:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8010d8a:	46c0      	nop			@ (mov r8, r8)
 8010d8c:	08011eee 	.word	0x08011eee
 8010d90:	08011eff 	.word	0x08011eff

08010d94 <__hi0bits>:
 8010d94:	2280      	movs	r2, #128	@ 0x80
 8010d96:	0003      	movs	r3, r0
 8010d98:	0252      	lsls	r2, r2, #9
 8010d9a:	2000      	movs	r0, #0
 8010d9c:	4293      	cmp	r3, r2
 8010d9e:	d201      	bcs.n	8010da4 <__hi0bits+0x10>
 8010da0:	041b      	lsls	r3, r3, #16
 8010da2:	3010      	adds	r0, #16
 8010da4:	2280      	movs	r2, #128	@ 0x80
 8010da6:	0452      	lsls	r2, r2, #17
 8010da8:	4293      	cmp	r3, r2
 8010daa:	d201      	bcs.n	8010db0 <__hi0bits+0x1c>
 8010dac:	3008      	adds	r0, #8
 8010dae:	021b      	lsls	r3, r3, #8
 8010db0:	2280      	movs	r2, #128	@ 0x80
 8010db2:	0552      	lsls	r2, r2, #21
 8010db4:	4293      	cmp	r3, r2
 8010db6:	d201      	bcs.n	8010dbc <__hi0bits+0x28>
 8010db8:	3004      	adds	r0, #4
 8010dba:	011b      	lsls	r3, r3, #4
 8010dbc:	2280      	movs	r2, #128	@ 0x80
 8010dbe:	05d2      	lsls	r2, r2, #23
 8010dc0:	4293      	cmp	r3, r2
 8010dc2:	d201      	bcs.n	8010dc8 <__hi0bits+0x34>
 8010dc4:	3002      	adds	r0, #2
 8010dc6:	009b      	lsls	r3, r3, #2
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	db03      	blt.n	8010dd4 <__hi0bits+0x40>
 8010dcc:	3001      	adds	r0, #1
 8010dce:	4213      	tst	r3, r2
 8010dd0:	d100      	bne.n	8010dd4 <__hi0bits+0x40>
 8010dd2:	2020      	movs	r0, #32
 8010dd4:	4770      	bx	lr

08010dd6 <__lo0bits>:
 8010dd6:	6803      	ldr	r3, [r0, #0]
 8010dd8:	0001      	movs	r1, r0
 8010dda:	2207      	movs	r2, #7
 8010ddc:	0018      	movs	r0, r3
 8010dde:	4010      	ands	r0, r2
 8010de0:	4213      	tst	r3, r2
 8010de2:	d00d      	beq.n	8010e00 <__lo0bits+0x2a>
 8010de4:	3a06      	subs	r2, #6
 8010de6:	2000      	movs	r0, #0
 8010de8:	4213      	tst	r3, r2
 8010dea:	d105      	bne.n	8010df8 <__lo0bits+0x22>
 8010dec:	3002      	adds	r0, #2
 8010dee:	4203      	tst	r3, r0
 8010df0:	d003      	beq.n	8010dfa <__lo0bits+0x24>
 8010df2:	40d3      	lsrs	r3, r2
 8010df4:	0010      	movs	r0, r2
 8010df6:	600b      	str	r3, [r1, #0]
 8010df8:	4770      	bx	lr
 8010dfa:	089b      	lsrs	r3, r3, #2
 8010dfc:	600b      	str	r3, [r1, #0]
 8010dfe:	e7fb      	b.n	8010df8 <__lo0bits+0x22>
 8010e00:	b29a      	uxth	r2, r3
 8010e02:	2a00      	cmp	r2, #0
 8010e04:	d101      	bne.n	8010e0a <__lo0bits+0x34>
 8010e06:	2010      	movs	r0, #16
 8010e08:	0c1b      	lsrs	r3, r3, #16
 8010e0a:	b2da      	uxtb	r2, r3
 8010e0c:	2a00      	cmp	r2, #0
 8010e0e:	d101      	bne.n	8010e14 <__lo0bits+0x3e>
 8010e10:	3008      	adds	r0, #8
 8010e12:	0a1b      	lsrs	r3, r3, #8
 8010e14:	071a      	lsls	r2, r3, #28
 8010e16:	d101      	bne.n	8010e1c <__lo0bits+0x46>
 8010e18:	3004      	adds	r0, #4
 8010e1a:	091b      	lsrs	r3, r3, #4
 8010e1c:	079a      	lsls	r2, r3, #30
 8010e1e:	d101      	bne.n	8010e24 <__lo0bits+0x4e>
 8010e20:	3002      	adds	r0, #2
 8010e22:	089b      	lsrs	r3, r3, #2
 8010e24:	07da      	lsls	r2, r3, #31
 8010e26:	d4e9      	bmi.n	8010dfc <__lo0bits+0x26>
 8010e28:	3001      	adds	r0, #1
 8010e2a:	085b      	lsrs	r3, r3, #1
 8010e2c:	d1e6      	bne.n	8010dfc <__lo0bits+0x26>
 8010e2e:	2020      	movs	r0, #32
 8010e30:	e7e2      	b.n	8010df8 <__lo0bits+0x22>
	...

08010e34 <__i2b>:
 8010e34:	b510      	push	{r4, lr}
 8010e36:	000c      	movs	r4, r1
 8010e38:	2101      	movs	r1, #1
 8010e3a:	f7ff feff 	bl	8010c3c <_Balloc>
 8010e3e:	2800      	cmp	r0, #0
 8010e40:	d107      	bne.n	8010e52 <__i2b+0x1e>
 8010e42:	2146      	movs	r1, #70	@ 0x46
 8010e44:	4c05      	ldr	r4, [pc, #20]	@ (8010e5c <__i2b+0x28>)
 8010e46:	0002      	movs	r2, r0
 8010e48:	4b05      	ldr	r3, [pc, #20]	@ (8010e60 <__i2b+0x2c>)
 8010e4a:	0020      	movs	r0, r4
 8010e4c:	31ff      	adds	r1, #255	@ 0xff
 8010e4e:	f000 fb5d 	bl	801150c <__assert_func>
 8010e52:	2301      	movs	r3, #1
 8010e54:	6144      	str	r4, [r0, #20]
 8010e56:	6103      	str	r3, [r0, #16]
 8010e58:	bd10      	pop	{r4, pc}
 8010e5a:	46c0      	nop			@ (mov r8, r8)
 8010e5c:	08011eff 	.word	0x08011eff
 8010e60:	08011eee 	.word	0x08011eee

08010e64 <__multiply>:
 8010e64:	b5f0      	push	{r4, r5, r6, r7, lr}
 8010e66:	0014      	movs	r4, r2
 8010e68:	690a      	ldr	r2, [r1, #16]
 8010e6a:	6923      	ldr	r3, [r4, #16]
 8010e6c:	000d      	movs	r5, r1
 8010e6e:	b08b      	sub	sp, #44	@ 0x2c
 8010e70:	429a      	cmp	r2, r3
 8010e72:	db02      	blt.n	8010e7a <__multiply+0x16>
 8010e74:	0023      	movs	r3, r4
 8010e76:	000c      	movs	r4, r1
 8010e78:	001d      	movs	r5, r3
 8010e7a:	6927      	ldr	r7, [r4, #16]
 8010e7c:	692e      	ldr	r6, [r5, #16]
 8010e7e:	6861      	ldr	r1, [r4, #4]
 8010e80:	19bb      	adds	r3, r7, r6
 8010e82:	9303      	str	r3, [sp, #12]
 8010e84:	68a3      	ldr	r3, [r4, #8]
 8010e86:	19ba      	adds	r2, r7, r6
 8010e88:	4293      	cmp	r3, r2
 8010e8a:	da00      	bge.n	8010e8e <__multiply+0x2a>
 8010e8c:	3101      	adds	r1, #1
 8010e8e:	f7ff fed5 	bl	8010c3c <_Balloc>
 8010e92:	9002      	str	r0, [sp, #8]
 8010e94:	2800      	cmp	r0, #0
 8010e96:	d106      	bne.n	8010ea6 <__multiply+0x42>
 8010e98:	21b1      	movs	r1, #177	@ 0xb1
 8010e9a:	4b49      	ldr	r3, [pc, #292]	@ (8010fc0 <__multiply+0x15c>)
 8010e9c:	4849      	ldr	r0, [pc, #292]	@ (8010fc4 <__multiply+0x160>)
 8010e9e:	9a02      	ldr	r2, [sp, #8]
 8010ea0:	0049      	lsls	r1, r1, #1
 8010ea2:	f000 fb33 	bl	801150c <__assert_func>
 8010ea6:	9b02      	ldr	r3, [sp, #8]
 8010ea8:	2200      	movs	r2, #0
 8010eaa:	3314      	adds	r3, #20
 8010eac:	469c      	mov	ip, r3
 8010eae:	19bb      	adds	r3, r7, r6
 8010eb0:	009b      	lsls	r3, r3, #2
 8010eb2:	4463      	add	r3, ip
 8010eb4:	9304      	str	r3, [sp, #16]
 8010eb6:	4663      	mov	r3, ip
 8010eb8:	9904      	ldr	r1, [sp, #16]
 8010eba:	428b      	cmp	r3, r1
 8010ebc:	d32a      	bcc.n	8010f14 <__multiply+0xb0>
 8010ebe:	0023      	movs	r3, r4
 8010ec0:	00bf      	lsls	r7, r7, #2
 8010ec2:	3314      	adds	r3, #20
 8010ec4:	3514      	adds	r5, #20
 8010ec6:	9308      	str	r3, [sp, #32]
 8010ec8:	00b6      	lsls	r6, r6, #2
 8010eca:	19db      	adds	r3, r3, r7
 8010ecc:	9305      	str	r3, [sp, #20]
 8010ece:	19ab      	adds	r3, r5, r6
 8010ed0:	9309      	str	r3, [sp, #36]	@ 0x24
 8010ed2:	2304      	movs	r3, #4
 8010ed4:	9306      	str	r3, [sp, #24]
 8010ed6:	0023      	movs	r3, r4
 8010ed8:	9a05      	ldr	r2, [sp, #20]
 8010eda:	3315      	adds	r3, #21
 8010edc:	9501      	str	r5, [sp, #4]
 8010ede:	429a      	cmp	r2, r3
 8010ee0:	d305      	bcc.n	8010eee <__multiply+0x8a>
 8010ee2:	1b13      	subs	r3, r2, r4
 8010ee4:	3b15      	subs	r3, #21
 8010ee6:	089b      	lsrs	r3, r3, #2
 8010ee8:	3301      	adds	r3, #1
 8010eea:	009b      	lsls	r3, r3, #2
 8010eec:	9306      	str	r3, [sp, #24]
 8010eee:	9b01      	ldr	r3, [sp, #4]
 8010ef0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010ef2:	4293      	cmp	r3, r2
 8010ef4:	d310      	bcc.n	8010f18 <__multiply+0xb4>
 8010ef6:	9b03      	ldr	r3, [sp, #12]
 8010ef8:	2b00      	cmp	r3, #0
 8010efa:	dd05      	ble.n	8010f08 <__multiply+0xa4>
 8010efc:	9b04      	ldr	r3, [sp, #16]
 8010efe:	3b04      	subs	r3, #4
 8010f00:	9304      	str	r3, [sp, #16]
 8010f02:	681b      	ldr	r3, [r3, #0]
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	d056      	beq.n	8010fb6 <__multiply+0x152>
 8010f08:	9b02      	ldr	r3, [sp, #8]
 8010f0a:	9a03      	ldr	r2, [sp, #12]
 8010f0c:	0018      	movs	r0, r3
 8010f0e:	611a      	str	r2, [r3, #16]
 8010f10:	b00b      	add	sp, #44	@ 0x2c
 8010f12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010f14:	c304      	stmia	r3!, {r2}
 8010f16:	e7cf      	b.n	8010eb8 <__multiply+0x54>
 8010f18:	9b01      	ldr	r3, [sp, #4]
 8010f1a:	6818      	ldr	r0, [r3, #0]
 8010f1c:	b280      	uxth	r0, r0
 8010f1e:	2800      	cmp	r0, #0
 8010f20:	d01e      	beq.n	8010f60 <__multiply+0xfc>
 8010f22:	4667      	mov	r7, ip
 8010f24:	2500      	movs	r5, #0
 8010f26:	9e08      	ldr	r6, [sp, #32]
 8010f28:	ce02      	ldmia	r6!, {r1}
 8010f2a:	683b      	ldr	r3, [r7, #0]
 8010f2c:	9307      	str	r3, [sp, #28]
 8010f2e:	b28b      	uxth	r3, r1
 8010f30:	4343      	muls	r3, r0
 8010f32:	001a      	movs	r2, r3
 8010f34:	466b      	mov	r3, sp
 8010f36:	0c09      	lsrs	r1, r1, #16
 8010f38:	8b9b      	ldrh	r3, [r3, #28]
 8010f3a:	4341      	muls	r1, r0
 8010f3c:	18d3      	adds	r3, r2, r3
 8010f3e:	9a07      	ldr	r2, [sp, #28]
 8010f40:	195b      	adds	r3, r3, r5
 8010f42:	0c12      	lsrs	r2, r2, #16
 8010f44:	1889      	adds	r1, r1, r2
 8010f46:	0c1a      	lsrs	r2, r3, #16
 8010f48:	188a      	adds	r2, r1, r2
 8010f4a:	b29b      	uxth	r3, r3
 8010f4c:	0c15      	lsrs	r5, r2, #16
 8010f4e:	0412      	lsls	r2, r2, #16
 8010f50:	431a      	orrs	r2, r3
 8010f52:	9b05      	ldr	r3, [sp, #20]
 8010f54:	c704      	stmia	r7!, {r2}
 8010f56:	42b3      	cmp	r3, r6
 8010f58:	d8e6      	bhi.n	8010f28 <__multiply+0xc4>
 8010f5a:	4663      	mov	r3, ip
 8010f5c:	9a06      	ldr	r2, [sp, #24]
 8010f5e:	509d      	str	r5, [r3, r2]
 8010f60:	9b01      	ldr	r3, [sp, #4]
 8010f62:	6818      	ldr	r0, [r3, #0]
 8010f64:	0c00      	lsrs	r0, r0, #16
 8010f66:	d020      	beq.n	8010faa <__multiply+0x146>
 8010f68:	4663      	mov	r3, ip
 8010f6a:	0025      	movs	r5, r4
 8010f6c:	4661      	mov	r1, ip
 8010f6e:	2700      	movs	r7, #0
 8010f70:	681b      	ldr	r3, [r3, #0]
 8010f72:	3514      	adds	r5, #20
 8010f74:	682a      	ldr	r2, [r5, #0]
 8010f76:	680e      	ldr	r6, [r1, #0]
 8010f78:	b292      	uxth	r2, r2
 8010f7a:	4342      	muls	r2, r0
 8010f7c:	0c36      	lsrs	r6, r6, #16
 8010f7e:	1992      	adds	r2, r2, r6
 8010f80:	19d2      	adds	r2, r2, r7
 8010f82:	0416      	lsls	r6, r2, #16
 8010f84:	b29b      	uxth	r3, r3
 8010f86:	431e      	orrs	r6, r3
 8010f88:	600e      	str	r6, [r1, #0]
 8010f8a:	cd40      	ldmia	r5!, {r6}
 8010f8c:	684b      	ldr	r3, [r1, #4]
 8010f8e:	0c36      	lsrs	r6, r6, #16
 8010f90:	4346      	muls	r6, r0
 8010f92:	b29b      	uxth	r3, r3
 8010f94:	0c12      	lsrs	r2, r2, #16
 8010f96:	18f3      	adds	r3, r6, r3
 8010f98:	189b      	adds	r3, r3, r2
 8010f9a:	9a05      	ldr	r2, [sp, #20]
 8010f9c:	0c1f      	lsrs	r7, r3, #16
 8010f9e:	3104      	adds	r1, #4
 8010fa0:	42aa      	cmp	r2, r5
 8010fa2:	d8e7      	bhi.n	8010f74 <__multiply+0x110>
 8010fa4:	4662      	mov	r2, ip
 8010fa6:	9906      	ldr	r1, [sp, #24]
 8010fa8:	5053      	str	r3, [r2, r1]
 8010faa:	9b01      	ldr	r3, [sp, #4]
 8010fac:	3304      	adds	r3, #4
 8010fae:	9301      	str	r3, [sp, #4]
 8010fb0:	2304      	movs	r3, #4
 8010fb2:	449c      	add	ip, r3
 8010fb4:	e79b      	b.n	8010eee <__multiply+0x8a>
 8010fb6:	9b03      	ldr	r3, [sp, #12]
 8010fb8:	3b01      	subs	r3, #1
 8010fba:	9303      	str	r3, [sp, #12]
 8010fbc:	e79b      	b.n	8010ef6 <__multiply+0x92>
 8010fbe:	46c0      	nop			@ (mov r8, r8)
 8010fc0:	08011eee 	.word	0x08011eee
 8010fc4:	08011eff 	.word	0x08011eff

08010fc8 <__pow5mult>:
 8010fc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010fca:	2303      	movs	r3, #3
 8010fcc:	0015      	movs	r5, r2
 8010fce:	0007      	movs	r7, r0
 8010fd0:	000e      	movs	r6, r1
 8010fd2:	401a      	ands	r2, r3
 8010fd4:	421d      	tst	r5, r3
 8010fd6:	d008      	beq.n	8010fea <__pow5mult+0x22>
 8010fd8:	4925      	ldr	r1, [pc, #148]	@ (8011070 <__pow5mult+0xa8>)
 8010fda:	3a01      	subs	r2, #1
 8010fdc:	0092      	lsls	r2, r2, #2
 8010fde:	5852      	ldr	r2, [r2, r1]
 8010fe0:	2300      	movs	r3, #0
 8010fe2:	0031      	movs	r1, r6
 8010fe4:	f7ff fe92 	bl	8010d0c <__multadd>
 8010fe8:	0006      	movs	r6, r0
 8010fea:	10ad      	asrs	r5, r5, #2
 8010fec:	d03d      	beq.n	801106a <__pow5mult+0xa2>
 8010fee:	69fc      	ldr	r4, [r7, #28]
 8010ff0:	2c00      	cmp	r4, #0
 8010ff2:	d10f      	bne.n	8011014 <__pow5mult+0x4c>
 8010ff4:	2010      	movs	r0, #16
 8010ff6:	f7ff fd65 	bl	8010ac4 <malloc>
 8010ffa:	1e02      	subs	r2, r0, #0
 8010ffc:	61f8      	str	r0, [r7, #28]
 8010ffe:	d105      	bne.n	801100c <__pow5mult+0x44>
 8011000:	21b4      	movs	r1, #180	@ 0xb4
 8011002:	4b1c      	ldr	r3, [pc, #112]	@ (8011074 <__pow5mult+0xac>)
 8011004:	481c      	ldr	r0, [pc, #112]	@ (8011078 <__pow5mult+0xb0>)
 8011006:	31ff      	adds	r1, #255	@ 0xff
 8011008:	f000 fa80 	bl	801150c <__assert_func>
 801100c:	6044      	str	r4, [r0, #4]
 801100e:	6084      	str	r4, [r0, #8]
 8011010:	6004      	str	r4, [r0, #0]
 8011012:	60c4      	str	r4, [r0, #12]
 8011014:	69fb      	ldr	r3, [r7, #28]
 8011016:	689c      	ldr	r4, [r3, #8]
 8011018:	9301      	str	r3, [sp, #4]
 801101a:	2c00      	cmp	r4, #0
 801101c:	d108      	bne.n	8011030 <__pow5mult+0x68>
 801101e:	0038      	movs	r0, r7
 8011020:	4916      	ldr	r1, [pc, #88]	@ (801107c <__pow5mult+0xb4>)
 8011022:	f7ff ff07 	bl	8010e34 <__i2b>
 8011026:	9b01      	ldr	r3, [sp, #4]
 8011028:	0004      	movs	r4, r0
 801102a:	6098      	str	r0, [r3, #8]
 801102c:	2300      	movs	r3, #0
 801102e:	6003      	str	r3, [r0, #0]
 8011030:	2301      	movs	r3, #1
 8011032:	421d      	tst	r5, r3
 8011034:	d00a      	beq.n	801104c <__pow5mult+0x84>
 8011036:	0031      	movs	r1, r6
 8011038:	0022      	movs	r2, r4
 801103a:	0038      	movs	r0, r7
 801103c:	f7ff ff12 	bl	8010e64 <__multiply>
 8011040:	0031      	movs	r1, r6
 8011042:	9001      	str	r0, [sp, #4]
 8011044:	0038      	movs	r0, r7
 8011046:	f7ff fe3d 	bl	8010cc4 <_Bfree>
 801104a:	9e01      	ldr	r6, [sp, #4]
 801104c:	106d      	asrs	r5, r5, #1
 801104e:	d00c      	beq.n	801106a <__pow5mult+0xa2>
 8011050:	6820      	ldr	r0, [r4, #0]
 8011052:	2800      	cmp	r0, #0
 8011054:	d107      	bne.n	8011066 <__pow5mult+0x9e>
 8011056:	0022      	movs	r2, r4
 8011058:	0021      	movs	r1, r4
 801105a:	0038      	movs	r0, r7
 801105c:	f7ff ff02 	bl	8010e64 <__multiply>
 8011060:	2300      	movs	r3, #0
 8011062:	6020      	str	r0, [r4, #0]
 8011064:	6003      	str	r3, [r0, #0]
 8011066:	0004      	movs	r4, r0
 8011068:	e7e2      	b.n	8011030 <__pow5mult+0x68>
 801106a:	0030      	movs	r0, r6
 801106c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801106e:	46c0      	nop			@ (mov r8, r8)
 8011070:	08011f58 	.word	0x08011f58
 8011074:	08011e7f 	.word	0x08011e7f
 8011078:	08011eff 	.word	0x08011eff
 801107c:	00000271 	.word	0x00000271

08011080 <__lshift>:
 8011080:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011082:	000c      	movs	r4, r1
 8011084:	0016      	movs	r6, r2
 8011086:	6923      	ldr	r3, [r4, #16]
 8011088:	1157      	asrs	r7, r2, #5
 801108a:	b085      	sub	sp, #20
 801108c:	18fb      	adds	r3, r7, r3
 801108e:	9301      	str	r3, [sp, #4]
 8011090:	3301      	adds	r3, #1
 8011092:	9300      	str	r3, [sp, #0]
 8011094:	6849      	ldr	r1, [r1, #4]
 8011096:	68a3      	ldr	r3, [r4, #8]
 8011098:	9002      	str	r0, [sp, #8]
 801109a:	9a00      	ldr	r2, [sp, #0]
 801109c:	4293      	cmp	r3, r2
 801109e:	db10      	blt.n	80110c2 <__lshift+0x42>
 80110a0:	9802      	ldr	r0, [sp, #8]
 80110a2:	f7ff fdcb 	bl	8010c3c <_Balloc>
 80110a6:	2300      	movs	r3, #0
 80110a8:	0001      	movs	r1, r0
 80110aa:	0005      	movs	r5, r0
 80110ac:	001a      	movs	r2, r3
 80110ae:	3114      	adds	r1, #20
 80110b0:	4298      	cmp	r0, r3
 80110b2:	d10c      	bne.n	80110ce <__lshift+0x4e>
 80110b4:	21ef      	movs	r1, #239	@ 0xef
 80110b6:	002a      	movs	r2, r5
 80110b8:	4b25      	ldr	r3, [pc, #148]	@ (8011150 <__lshift+0xd0>)
 80110ba:	4826      	ldr	r0, [pc, #152]	@ (8011154 <__lshift+0xd4>)
 80110bc:	0049      	lsls	r1, r1, #1
 80110be:	f000 fa25 	bl	801150c <__assert_func>
 80110c2:	3101      	adds	r1, #1
 80110c4:	005b      	lsls	r3, r3, #1
 80110c6:	e7e8      	b.n	801109a <__lshift+0x1a>
 80110c8:	0098      	lsls	r0, r3, #2
 80110ca:	500a      	str	r2, [r1, r0]
 80110cc:	3301      	adds	r3, #1
 80110ce:	42bb      	cmp	r3, r7
 80110d0:	dbfa      	blt.n	80110c8 <__lshift+0x48>
 80110d2:	43fb      	mvns	r3, r7
 80110d4:	17db      	asrs	r3, r3, #31
 80110d6:	401f      	ands	r7, r3
 80110d8:	00bf      	lsls	r7, r7, #2
 80110da:	0023      	movs	r3, r4
 80110dc:	201f      	movs	r0, #31
 80110de:	19c9      	adds	r1, r1, r7
 80110e0:	0037      	movs	r7, r6
 80110e2:	6922      	ldr	r2, [r4, #16]
 80110e4:	3314      	adds	r3, #20
 80110e6:	0092      	lsls	r2, r2, #2
 80110e8:	189a      	adds	r2, r3, r2
 80110ea:	4007      	ands	r7, r0
 80110ec:	4206      	tst	r6, r0
 80110ee:	d029      	beq.n	8011144 <__lshift+0xc4>
 80110f0:	3001      	adds	r0, #1
 80110f2:	1bc0      	subs	r0, r0, r7
 80110f4:	9003      	str	r0, [sp, #12]
 80110f6:	468c      	mov	ip, r1
 80110f8:	2000      	movs	r0, #0
 80110fa:	681e      	ldr	r6, [r3, #0]
 80110fc:	40be      	lsls	r6, r7
 80110fe:	4306      	orrs	r6, r0
 8011100:	4660      	mov	r0, ip
 8011102:	c040      	stmia	r0!, {r6}
 8011104:	4684      	mov	ip, r0
 8011106:	9e03      	ldr	r6, [sp, #12]
 8011108:	cb01      	ldmia	r3!, {r0}
 801110a:	40f0      	lsrs	r0, r6
 801110c:	429a      	cmp	r2, r3
 801110e:	d8f4      	bhi.n	80110fa <__lshift+0x7a>
 8011110:	0026      	movs	r6, r4
 8011112:	3615      	adds	r6, #21
 8011114:	2304      	movs	r3, #4
 8011116:	42b2      	cmp	r2, r6
 8011118:	d304      	bcc.n	8011124 <__lshift+0xa4>
 801111a:	1b13      	subs	r3, r2, r4
 801111c:	3b15      	subs	r3, #21
 801111e:	089b      	lsrs	r3, r3, #2
 8011120:	3301      	adds	r3, #1
 8011122:	009b      	lsls	r3, r3, #2
 8011124:	50c8      	str	r0, [r1, r3]
 8011126:	2800      	cmp	r0, #0
 8011128:	d002      	beq.n	8011130 <__lshift+0xb0>
 801112a:	9b01      	ldr	r3, [sp, #4]
 801112c:	3302      	adds	r3, #2
 801112e:	9300      	str	r3, [sp, #0]
 8011130:	9b00      	ldr	r3, [sp, #0]
 8011132:	9802      	ldr	r0, [sp, #8]
 8011134:	3b01      	subs	r3, #1
 8011136:	0021      	movs	r1, r4
 8011138:	612b      	str	r3, [r5, #16]
 801113a:	f7ff fdc3 	bl	8010cc4 <_Bfree>
 801113e:	0028      	movs	r0, r5
 8011140:	b005      	add	sp, #20
 8011142:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011144:	cb01      	ldmia	r3!, {r0}
 8011146:	c101      	stmia	r1!, {r0}
 8011148:	429a      	cmp	r2, r3
 801114a:	d8fb      	bhi.n	8011144 <__lshift+0xc4>
 801114c:	e7f0      	b.n	8011130 <__lshift+0xb0>
 801114e:	46c0      	nop			@ (mov r8, r8)
 8011150:	08011eee 	.word	0x08011eee
 8011154:	08011eff 	.word	0x08011eff

08011158 <__mcmp>:
 8011158:	b530      	push	{r4, r5, lr}
 801115a:	690b      	ldr	r3, [r1, #16]
 801115c:	6904      	ldr	r4, [r0, #16]
 801115e:	0002      	movs	r2, r0
 8011160:	1ae0      	subs	r0, r4, r3
 8011162:	429c      	cmp	r4, r3
 8011164:	d10f      	bne.n	8011186 <__mcmp+0x2e>
 8011166:	3214      	adds	r2, #20
 8011168:	009b      	lsls	r3, r3, #2
 801116a:	3114      	adds	r1, #20
 801116c:	0014      	movs	r4, r2
 801116e:	18c9      	adds	r1, r1, r3
 8011170:	18d2      	adds	r2, r2, r3
 8011172:	3a04      	subs	r2, #4
 8011174:	3904      	subs	r1, #4
 8011176:	6815      	ldr	r5, [r2, #0]
 8011178:	680b      	ldr	r3, [r1, #0]
 801117a:	429d      	cmp	r5, r3
 801117c:	d004      	beq.n	8011188 <__mcmp+0x30>
 801117e:	2001      	movs	r0, #1
 8011180:	429d      	cmp	r5, r3
 8011182:	d200      	bcs.n	8011186 <__mcmp+0x2e>
 8011184:	3802      	subs	r0, #2
 8011186:	bd30      	pop	{r4, r5, pc}
 8011188:	4294      	cmp	r4, r2
 801118a:	d3f2      	bcc.n	8011172 <__mcmp+0x1a>
 801118c:	e7fb      	b.n	8011186 <__mcmp+0x2e>
	...

08011190 <__mdiff>:
 8011190:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011192:	000c      	movs	r4, r1
 8011194:	b087      	sub	sp, #28
 8011196:	9000      	str	r0, [sp, #0]
 8011198:	0011      	movs	r1, r2
 801119a:	0020      	movs	r0, r4
 801119c:	0017      	movs	r7, r2
 801119e:	f7ff ffdb 	bl	8011158 <__mcmp>
 80111a2:	1e05      	subs	r5, r0, #0
 80111a4:	d110      	bne.n	80111c8 <__mdiff+0x38>
 80111a6:	0001      	movs	r1, r0
 80111a8:	9800      	ldr	r0, [sp, #0]
 80111aa:	f7ff fd47 	bl	8010c3c <_Balloc>
 80111ae:	1e02      	subs	r2, r0, #0
 80111b0:	d104      	bne.n	80111bc <__mdiff+0x2c>
 80111b2:	4b40      	ldr	r3, [pc, #256]	@ (80112b4 <__mdiff+0x124>)
 80111b4:	4840      	ldr	r0, [pc, #256]	@ (80112b8 <__mdiff+0x128>)
 80111b6:	4941      	ldr	r1, [pc, #260]	@ (80112bc <__mdiff+0x12c>)
 80111b8:	f000 f9a8 	bl	801150c <__assert_func>
 80111bc:	2301      	movs	r3, #1
 80111be:	6145      	str	r5, [r0, #20]
 80111c0:	6103      	str	r3, [r0, #16]
 80111c2:	0010      	movs	r0, r2
 80111c4:	b007      	add	sp, #28
 80111c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80111c8:	2600      	movs	r6, #0
 80111ca:	42b0      	cmp	r0, r6
 80111cc:	da03      	bge.n	80111d6 <__mdiff+0x46>
 80111ce:	0023      	movs	r3, r4
 80111d0:	003c      	movs	r4, r7
 80111d2:	001f      	movs	r7, r3
 80111d4:	3601      	adds	r6, #1
 80111d6:	6861      	ldr	r1, [r4, #4]
 80111d8:	9800      	ldr	r0, [sp, #0]
 80111da:	f7ff fd2f 	bl	8010c3c <_Balloc>
 80111de:	1e02      	subs	r2, r0, #0
 80111e0:	d103      	bne.n	80111ea <__mdiff+0x5a>
 80111e2:	4b34      	ldr	r3, [pc, #208]	@ (80112b4 <__mdiff+0x124>)
 80111e4:	4834      	ldr	r0, [pc, #208]	@ (80112b8 <__mdiff+0x128>)
 80111e6:	4936      	ldr	r1, [pc, #216]	@ (80112c0 <__mdiff+0x130>)
 80111e8:	e7e6      	b.n	80111b8 <__mdiff+0x28>
 80111ea:	6923      	ldr	r3, [r4, #16]
 80111ec:	3414      	adds	r4, #20
 80111ee:	9300      	str	r3, [sp, #0]
 80111f0:	009b      	lsls	r3, r3, #2
 80111f2:	18e3      	adds	r3, r4, r3
 80111f4:	0021      	movs	r1, r4
 80111f6:	9401      	str	r4, [sp, #4]
 80111f8:	003c      	movs	r4, r7
 80111fa:	9302      	str	r3, [sp, #8]
 80111fc:	693b      	ldr	r3, [r7, #16]
 80111fe:	3414      	adds	r4, #20
 8011200:	009b      	lsls	r3, r3, #2
 8011202:	18e3      	adds	r3, r4, r3
 8011204:	9303      	str	r3, [sp, #12]
 8011206:	0003      	movs	r3, r0
 8011208:	60c6      	str	r6, [r0, #12]
 801120a:	468c      	mov	ip, r1
 801120c:	2000      	movs	r0, #0
 801120e:	3314      	adds	r3, #20
 8011210:	9304      	str	r3, [sp, #16]
 8011212:	9305      	str	r3, [sp, #20]
 8011214:	4663      	mov	r3, ip
 8011216:	cb20      	ldmia	r3!, {r5}
 8011218:	b2a9      	uxth	r1, r5
 801121a:	000e      	movs	r6, r1
 801121c:	469c      	mov	ip, r3
 801121e:	cc08      	ldmia	r4!, {r3}
 8011220:	0c2d      	lsrs	r5, r5, #16
 8011222:	b299      	uxth	r1, r3
 8011224:	1a71      	subs	r1, r6, r1
 8011226:	1809      	adds	r1, r1, r0
 8011228:	0c1b      	lsrs	r3, r3, #16
 801122a:	1408      	asrs	r0, r1, #16
 801122c:	1aeb      	subs	r3, r5, r3
 801122e:	181b      	adds	r3, r3, r0
 8011230:	1418      	asrs	r0, r3, #16
 8011232:	b289      	uxth	r1, r1
 8011234:	041b      	lsls	r3, r3, #16
 8011236:	4319      	orrs	r1, r3
 8011238:	9b05      	ldr	r3, [sp, #20]
 801123a:	c302      	stmia	r3!, {r1}
 801123c:	9305      	str	r3, [sp, #20]
 801123e:	9b03      	ldr	r3, [sp, #12]
 8011240:	42a3      	cmp	r3, r4
 8011242:	d8e7      	bhi.n	8011214 <__mdiff+0x84>
 8011244:	0039      	movs	r1, r7
 8011246:	9c03      	ldr	r4, [sp, #12]
 8011248:	3115      	adds	r1, #21
 801124a:	2304      	movs	r3, #4
 801124c:	428c      	cmp	r4, r1
 801124e:	d304      	bcc.n	801125a <__mdiff+0xca>
 8011250:	1be3      	subs	r3, r4, r7
 8011252:	3b15      	subs	r3, #21
 8011254:	089b      	lsrs	r3, r3, #2
 8011256:	3301      	adds	r3, #1
 8011258:	009b      	lsls	r3, r3, #2
 801125a:	9901      	ldr	r1, [sp, #4]
 801125c:	18cd      	adds	r5, r1, r3
 801125e:	9904      	ldr	r1, [sp, #16]
 8011260:	002e      	movs	r6, r5
 8011262:	18cb      	adds	r3, r1, r3
 8011264:	001f      	movs	r7, r3
 8011266:	9902      	ldr	r1, [sp, #8]
 8011268:	428e      	cmp	r6, r1
 801126a:	d311      	bcc.n	8011290 <__mdiff+0x100>
 801126c:	9c02      	ldr	r4, [sp, #8]
 801126e:	1ee9      	subs	r1, r5, #3
 8011270:	2000      	movs	r0, #0
 8011272:	428c      	cmp	r4, r1
 8011274:	d304      	bcc.n	8011280 <__mdiff+0xf0>
 8011276:	0021      	movs	r1, r4
 8011278:	3103      	adds	r1, #3
 801127a:	1b49      	subs	r1, r1, r5
 801127c:	0889      	lsrs	r1, r1, #2
 801127e:	0088      	lsls	r0, r1, #2
 8011280:	181b      	adds	r3, r3, r0
 8011282:	3b04      	subs	r3, #4
 8011284:	6819      	ldr	r1, [r3, #0]
 8011286:	2900      	cmp	r1, #0
 8011288:	d010      	beq.n	80112ac <__mdiff+0x11c>
 801128a:	9b00      	ldr	r3, [sp, #0]
 801128c:	6113      	str	r3, [r2, #16]
 801128e:	e798      	b.n	80111c2 <__mdiff+0x32>
 8011290:	4684      	mov	ip, r0
 8011292:	ce02      	ldmia	r6!, {r1}
 8011294:	b288      	uxth	r0, r1
 8011296:	4460      	add	r0, ip
 8011298:	1400      	asrs	r0, r0, #16
 801129a:	0c0c      	lsrs	r4, r1, #16
 801129c:	1904      	adds	r4, r0, r4
 801129e:	4461      	add	r1, ip
 80112a0:	1420      	asrs	r0, r4, #16
 80112a2:	b289      	uxth	r1, r1
 80112a4:	0424      	lsls	r4, r4, #16
 80112a6:	4321      	orrs	r1, r4
 80112a8:	c702      	stmia	r7!, {r1}
 80112aa:	e7dc      	b.n	8011266 <__mdiff+0xd6>
 80112ac:	9900      	ldr	r1, [sp, #0]
 80112ae:	3901      	subs	r1, #1
 80112b0:	9100      	str	r1, [sp, #0]
 80112b2:	e7e6      	b.n	8011282 <__mdiff+0xf2>
 80112b4:	08011eee 	.word	0x08011eee
 80112b8:	08011eff 	.word	0x08011eff
 80112bc:	00000237 	.word	0x00000237
 80112c0:	00000245 	.word	0x00000245

080112c4 <__d2b>:
 80112c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80112c6:	2101      	movs	r1, #1
 80112c8:	0016      	movs	r6, r2
 80112ca:	001f      	movs	r7, r3
 80112cc:	f7ff fcb6 	bl	8010c3c <_Balloc>
 80112d0:	1e04      	subs	r4, r0, #0
 80112d2:	d105      	bne.n	80112e0 <__d2b+0x1c>
 80112d4:	0022      	movs	r2, r4
 80112d6:	4b25      	ldr	r3, [pc, #148]	@ (801136c <__d2b+0xa8>)
 80112d8:	4825      	ldr	r0, [pc, #148]	@ (8011370 <__d2b+0xac>)
 80112da:	4926      	ldr	r1, [pc, #152]	@ (8011374 <__d2b+0xb0>)
 80112dc:	f000 f916 	bl	801150c <__assert_func>
 80112e0:	033b      	lsls	r3, r7, #12
 80112e2:	007d      	lsls	r5, r7, #1
 80112e4:	0b1b      	lsrs	r3, r3, #12
 80112e6:	0d6d      	lsrs	r5, r5, #21
 80112e8:	d002      	beq.n	80112f0 <__d2b+0x2c>
 80112ea:	2280      	movs	r2, #128	@ 0x80
 80112ec:	0352      	lsls	r2, r2, #13
 80112ee:	4313      	orrs	r3, r2
 80112f0:	9301      	str	r3, [sp, #4]
 80112f2:	2e00      	cmp	r6, #0
 80112f4:	d025      	beq.n	8011342 <__d2b+0x7e>
 80112f6:	4668      	mov	r0, sp
 80112f8:	9600      	str	r6, [sp, #0]
 80112fa:	f7ff fd6c 	bl	8010dd6 <__lo0bits>
 80112fe:	9b01      	ldr	r3, [sp, #4]
 8011300:	9900      	ldr	r1, [sp, #0]
 8011302:	2800      	cmp	r0, #0
 8011304:	d01b      	beq.n	801133e <__d2b+0x7a>
 8011306:	2220      	movs	r2, #32
 8011308:	001e      	movs	r6, r3
 801130a:	1a12      	subs	r2, r2, r0
 801130c:	4096      	lsls	r6, r2
 801130e:	0032      	movs	r2, r6
 8011310:	40c3      	lsrs	r3, r0
 8011312:	430a      	orrs	r2, r1
 8011314:	6162      	str	r2, [r4, #20]
 8011316:	9301      	str	r3, [sp, #4]
 8011318:	9e01      	ldr	r6, [sp, #4]
 801131a:	61a6      	str	r6, [r4, #24]
 801131c:	1e73      	subs	r3, r6, #1
 801131e:	419e      	sbcs	r6, r3
 8011320:	3601      	adds	r6, #1
 8011322:	6126      	str	r6, [r4, #16]
 8011324:	2d00      	cmp	r5, #0
 8011326:	d014      	beq.n	8011352 <__d2b+0x8e>
 8011328:	2635      	movs	r6, #53	@ 0x35
 801132a:	4b13      	ldr	r3, [pc, #76]	@ (8011378 <__d2b+0xb4>)
 801132c:	18ed      	adds	r5, r5, r3
 801132e:	9b08      	ldr	r3, [sp, #32]
 8011330:	182d      	adds	r5, r5, r0
 8011332:	601d      	str	r5, [r3, #0]
 8011334:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011336:	1a36      	subs	r6, r6, r0
 8011338:	601e      	str	r6, [r3, #0]
 801133a:	0020      	movs	r0, r4
 801133c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 801133e:	6161      	str	r1, [r4, #20]
 8011340:	e7ea      	b.n	8011318 <__d2b+0x54>
 8011342:	a801      	add	r0, sp, #4
 8011344:	f7ff fd47 	bl	8010dd6 <__lo0bits>
 8011348:	9b01      	ldr	r3, [sp, #4]
 801134a:	2601      	movs	r6, #1
 801134c:	6163      	str	r3, [r4, #20]
 801134e:	3020      	adds	r0, #32
 8011350:	e7e7      	b.n	8011322 <__d2b+0x5e>
 8011352:	4b0a      	ldr	r3, [pc, #40]	@ (801137c <__d2b+0xb8>)
 8011354:	18c0      	adds	r0, r0, r3
 8011356:	9b08      	ldr	r3, [sp, #32]
 8011358:	6018      	str	r0, [r3, #0]
 801135a:	4b09      	ldr	r3, [pc, #36]	@ (8011380 <__d2b+0xbc>)
 801135c:	18f3      	adds	r3, r6, r3
 801135e:	009b      	lsls	r3, r3, #2
 8011360:	18e3      	adds	r3, r4, r3
 8011362:	6958      	ldr	r0, [r3, #20]
 8011364:	f7ff fd16 	bl	8010d94 <__hi0bits>
 8011368:	0176      	lsls	r6, r6, #5
 801136a:	e7e3      	b.n	8011334 <__d2b+0x70>
 801136c:	08011eee 	.word	0x08011eee
 8011370:	08011eff 	.word	0x08011eff
 8011374:	0000030f 	.word	0x0000030f
 8011378:	fffffbcd 	.word	0xfffffbcd
 801137c:	fffffbce 	.word	0xfffffbce
 8011380:	3fffffff 	.word	0x3fffffff

08011384 <__sflush_r>:
 8011384:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011386:	220c      	movs	r2, #12
 8011388:	5e8b      	ldrsh	r3, [r1, r2]
 801138a:	0005      	movs	r5, r0
 801138c:	000c      	movs	r4, r1
 801138e:	071a      	lsls	r2, r3, #28
 8011390:	d456      	bmi.n	8011440 <__sflush_r+0xbc>
 8011392:	684a      	ldr	r2, [r1, #4]
 8011394:	2a00      	cmp	r2, #0
 8011396:	dc02      	bgt.n	801139e <__sflush_r+0x1a>
 8011398:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 801139a:	2a00      	cmp	r2, #0
 801139c:	dd4e      	ble.n	801143c <__sflush_r+0xb8>
 801139e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80113a0:	2f00      	cmp	r7, #0
 80113a2:	d04b      	beq.n	801143c <__sflush_r+0xb8>
 80113a4:	2200      	movs	r2, #0
 80113a6:	2080      	movs	r0, #128	@ 0x80
 80113a8:	682e      	ldr	r6, [r5, #0]
 80113aa:	602a      	str	r2, [r5, #0]
 80113ac:	001a      	movs	r2, r3
 80113ae:	0140      	lsls	r0, r0, #5
 80113b0:	6a21      	ldr	r1, [r4, #32]
 80113b2:	4002      	ands	r2, r0
 80113b4:	4203      	tst	r3, r0
 80113b6:	d033      	beq.n	8011420 <__sflush_r+0x9c>
 80113b8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80113ba:	89a3      	ldrh	r3, [r4, #12]
 80113bc:	075b      	lsls	r3, r3, #29
 80113be:	d506      	bpl.n	80113ce <__sflush_r+0x4a>
 80113c0:	6863      	ldr	r3, [r4, #4]
 80113c2:	1ad2      	subs	r2, r2, r3
 80113c4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	d001      	beq.n	80113ce <__sflush_r+0x4a>
 80113ca:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80113cc:	1ad2      	subs	r2, r2, r3
 80113ce:	2300      	movs	r3, #0
 80113d0:	0028      	movs	r0, r5
 80113d2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 80113d4:	6a21      	ldr	r1, [r4, #32]
 80113d6:	47b8      	blx	r7
 80113d8:	89a2      	ldrh	r2, [r4, #12]
 80113da:	1c43      	adds	r3, r0, #1
 80113dc:	d106      	bne.n	80113ec <__sflush_r+0x68>
 80113de:	6829      	ldr	r1, [r5, #0]
 80113e0:	291d      	cmp	r1, #29
 80113e2:	d846      	bhi.n	8011472 <__sflush_r+0xee>
 80113e4:	4b29      	ldr	r3, [pc, #164]	@ (801148c <__sflush_r+0x108>)
 80113e6:	410b      	asrs	r3, r1
 80113e8:	07db      	lsls	r3, r3, #31
 80113ea:	d442      	bmi.n	8011472 <__sflush_r+0xee>
 80113ec:	2300      	movs	r3, #0
 80113ee:	6063      	str	r3, [r4, #4]
 80113f0:	6923      	ldr	r3, [r4, #16]
 80113f2:	6023      	str	r3, [r4, #0]
 80113f4:	04d2      	lsls	r2, r2, #19
 80113f6:	d505      	bpl.n	8011404 <__sflush_r+0x80>
 80113f8:	1c43      	adds	r3, r0, #1
 80113fa:	d102      	bne.n	8011402 <__sflush_r+0x7e>
 80113fc:	682b      	ldr	r3, [r5, #0]
 80113fe:	2b00      	cmp	r3, #0
 8011400:	d100      	bne.n	8011404 <__sflush_r+0x80>
 8011402:	6560      	str	r0, [r4, #84]	@ 0x54
 8011404:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011406:	602e      	str	r6, [r5, #0]
 8011408:	2900      	cmp	r1, #0
 801140a:	d017      	beq.n	801143c <__sflush_r+0xb8>
 801140c:	0023      	movs	r3, r4
 801140e:	3344      	adds	r3, #68	@ 0x44
 8011410:	4299      	cmp	r1, r3
 8011412:	d002      	beq.n	801141a <__sflush_r+0x96>
 8011414:	0028      	movs	r0, r5
 8011416:	f7ff fb0b 	bl	8010a30 <_free_r>
 801141a:	2300      	movs	r3, #0
 801141c:	6363      	str	r3, [r4, #52]	@ 0x34
 801141e:	e00d      	b.n	801143c <__sflush_r+0xb8>
 8011420:	2301      	movs	r3, #1
 8011422:	0028      	movs	r0, r5
 8011424:	47b8      	blx	r7
 8011426:	0002      	movs	r2, r0
 8011428:	1c43      	adds	r3, r0, #1
 801142a:	d1c6      	bne.n	80113ba <__sflush_r+0x36>
 801142c:	682b      	ldr	r3, [r5, #0]
 801142e:	2b00      	cmp	r3, #0
 8011430:	d0c3      	beq.n	80113ba <__sflush_r+0x36>
 8011432:	2b1d      	cmp	r3, #29
 8011434:	d001      	beq.n	801143a <__sflush_r+0xb6>
 8011436:	2b16      	cmp	r3, #22
 8011438:	d11a      	bne.n	8011470 <__sflush_r+0xec>
 801143a:	602e      	str	r6, [r5, #0]
 801143c:	2000      	movs	r0, #0
 801143e:	e01e      	b.n	801147e <__sflush_r+0xfa>
 8011440:	690e      	ldr	r6, [r1, #16]
 8011442:	2e00      	cmp	r6, #0
 8011444:	d0fa      	beq.n	801143c <__sflush_r+0xb8>
 8011446:	680f      	ldr	r7, [r1, #0]
 8011448:	600e      	str	r6, [r1, #0]
 801144a:	1bba      	subs	r2, r7, r6
 801144c:	9201      	str	r2, [sp, #4]
 801144e:	2200      	movs	r2, #0
 8011450:	079b      	lsls	r3, r3, #30
 8011452:	d100      	bne.n	8011456 <__sflush_r+0xd2>
 8011454:	694a      	ldr	r2, [r1, #20]
 8011456:	60a2      	str	r2, [r4, #8]
 8011458:	9b01      	ldr	r3, [sp, #4]
 801145a:	2b00      	cmp	r3, #0
 801145c:	ddee      	ble.n	801143c <__sflush_r+0xb8>
 801145e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8011460:	0032      	movs	r2, r6
 8011462:	001f      	movs	r7, r3
 8011464:	0028      	movs	r0, r5
 8011466:	9b01      	ldr	r3, [sp, #4]
 8011468:	6a21      	ldr	r1, [r4, #32]
 801146a:	47b8      	blx	r7
 801146c:	2800      	cmp	r0, #0
 801146e:	dc07      	bgt.n	8011480 <__sflush_r+0xfc>
 8011470:	89a2      	ldrh	r2, [r4, #12]
 8011472:	2340      	movs	r3, #64	@ 0x40
 8011474:	2001      	movs	r0, #1
 8011476:	4313      	orrs	r3, r2
 8011478:	b21b      	sxth	r3, r3
 801147a:	81a3      	strh	r3, [r4, #12]
 801147c:	4240      	negs	r0, r0
 801147e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8011480:	9b01      	ldr	r3, [sp, #4]
 8011482:	1836      	adds	r6, r6, r0
 8011484:	1a1b      	subs	r3, r3, r0
 8011486:	9301      	str	r3, [sp, #4]
 8011488:	e7e6      	b.n	8011458 <__sflush_r+0xd4>
 801148a:	46c0      	nop			@ (mov r8, r8)
 801148c:	dfbffffe 	.word	0xdfbffffe

08011490 <_fflush_r>:
 8011490:	690b      	ldr	r3, [r1, #16]
 8011492:	b570      	push	{r4, r5, r6, lr}
 8011494:	0005      	movs	r5, r0
 8011496:	000c      	movs	r4, r1
 8011498:	2b00      	cmp	r3, #0
 801149a:	d102      	bne.n	80114a2 <_fflush_r+0x12>
 801149c:	2500      	movs	r5, #0
 801149e:	0028      	movs	r0, r5
 80114a0:	bd70      	pop	{r4, r5, r6, pc}
 80114a2:	2800      	cmp	r0, #0
 80114a4:	d004      	beq.n	80114b0 <_fflush_r+0x20>
 80114a6:	6a03      	ldr	r3, [r0, #32]
 80114a8:	2b00      	cmp	r3, #0
 80114aa:	d101      	bne.n	80114b0 <_fflush_r+0x20>
 80114ac:	f7fe fb14 	bl	800fad8 <__sinit>
 80114b0:	220c      	movs	r2, #12
 80114b2:	5ea3      	ldrsh	r3, [r4, r2]
 80114b4:	2b00      	cmp	r3, #0
 80114b6:	d0f1      	beq.n	801149c <_fflush_r+0xc>
 80114b8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80114ba:	07d2      	lsls	r2, r2, #31
 80114bc:	d404      	bmi.n	80114c8 <_fflush_r+0x38>
 80114be:	059b      	lsls	r3, r3, #22
 80114c0:	d402      	bmi.n	80114c8 <_fflush_r+0x38>
 80114c2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80114c4:	f7fe fc1b 	bl	800fcfe <__retarget_lock_acquire_recursive>
 80114c8:	0028      	movs	r0, r5
 80114ca:	0021      	movs	r1, r4
 80114cc:	f7ff ff5a 	bl	8011384 <__sflush_r>
 80114d0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80114d2:	0005      	movs	r5, r0
 80114d4:	07db      	lsls	r3, r3, #31
 80114d6:	d4e2      	bmi.n	801149e <_fflush_r+0xe>
 80114d8:	89a3      	ldrh	r3, [r4, #12]
 80114da:	059b      	lsls	r3, r3, #22
 80114dc:	d4df      	bmi.n	801149e <_fflush_r+0xe>
 80114de:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80114e0:	f7fe fc0e 	bl	800fd00 <__retarget_lock_release_recursive>
 80114e4:	e7db      	b.n	801149e <_fflush_r+0xe>
	...

080114e8 <_sbrk_r>:
 80114e8:	2300      	movs	r3, #0
 80114ea:	b570      	push	{r4, r5, r6, lr}
 80114ec:	4d06      	ldr	r5, [pc, #24]	@ (8011508 <_sbrk_r+0x20>)
 80114ee:	0004      	movs	r4, r0
 80114f0:	0008      	movs	r0, r1
 80114f2:	602b      	str	r3, [r5, #0]
 80114f4:	f7f1 fcc2 	bl	8002e7c <_sbrk>
 80114f8:	1c43      	adds	r3, r0, #1
 80114fa:	d103      	bne.n	8011504 <_sbrk_r+0x1c>
 80114fc:	682b      	ldr	r3, [r5, #0]
 80114fe:	2b00      	cmp	r3, #0
 8011500:	d000      	beq.n	8011504 <_sbrk_r+0x1c>
 8011502:	6023      	str	r3, [r4, #0]
 8011504:	bd70      	pop	{r4, r5, r6, pc}
 8011506:	46c0      	nop			@ (mov r8, r8)
 8011508:	20001da8 	.word	0x20001da8

0801150c <__assert_func>:
 801150c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 801150e:	0014      	movs	r4, r2
 8011510:	001a      	movs	r2, r3
 8011512:	4b09      	ldr	r3, [pc, #36]	@ (8011538 <__assert_func+0x2c>)
 8011514:	0005      	movs	r5, r0
 8011516:	681b      	ldr	r3, [r3, #0]
 8011518:	000e      	movs	r6, r1
 801151a:	68d8      	ldr	r0, [r3, #12]
 801151c:	4b07      	ldr	r3, [pc, #28]	@ (801153c <__assert_func+0x30>)
 801151e:	2c00      	cmp	r4, #0
 8011520:	d101      	bne.n	8011526 <__assert_func+0x1a>
 8011522:	4b07      	ldr	r3, [pc, #28]	@ (8011540 <__assert_func+0x34>)
 8011524:	001c      	movs	r4, r3
 8011526:	4907      	ldr	r1, [pc, #28]	@ (8011544 <__assert_func+0x38>)
 8011528:	9301      	str	r3, [sp, #4]
 801152a:	9402      	str	r4, [sp, #8]
 801152c:	002b      	movs	r3, r5
 801152e:	9600      	str	r6, [sp, #0]
 8011530:	f000 f856 	bl	80115e0 <fiprintf>
 8011534:	f000 f864 	bl	8011600 <abort>
 8011538:	20000200 	.word	0x20000200
 801153c:	08012062 	.word	0x08012062
 8011540:	0801209d 	.word	0x0801209d
 8011544:	0801206f 	.word	0x0801206f

08011548 <_calloc_r>:
 8011548:	b570      	push	{r4, r5, r6, lr}
 801154a:	0c0b      	lsrs	r3, r1, #16
 801154c:	0c15      	lsrs	r5, r2, #16
 801154e:	2b00      	cmp	r3, #0
 8011550:	d11e      	bne.n	8011590 <_calloc_r+0x48>
 8011552:	2d00      	cmp	r5, #0
 8011554:	d10c      	bne.n	8011570 <_calloc_r+0x28>
 8011556:	b289      	uxth	r1, r1
 8011558:	b294      	uxth	r4, r2
 801155a:	434c      	muls	r4, r1
 801155c:	0021      	movs	r1, r4
 801155e:	f7ff fadd 	bl	8010b1c <_malloc_r>
 8011562:	1e05      	subs	r5, r0, #0
 8011564:	d01a      	beq.n	801159c <_calloc_r+0x54>
 8011566:	0022      	movs	r2, r4
 8011568:	2100      	movs	r1, #0
 801156a:	f7fe fb43 	bl	800fbf4 <memset>
 801156e:	e016      	b.n	801159e <_calloc_r+0x56>
 8011570:	1c2b      	adds	r3, r5, #0
 8011572:	1c0c      	adds	r4, r1, #0
 8011574:	b289      	uxth	r1, r1
 8011576:	b292      	uxth	r2, r2
 8011578:	434a      	muls	r2, r1
 801157a:	b29b      	uxth	r3, r3
 801157c:	b2a1      	uxth	r1, r4
 801157e:	4359      	muls	r1, r3
 8011580:	0c14      	lsrs	r4, r2, #16
 8011582:	190c      	adds	r4, r1, r4
 8011584:	0c23      	lsrs	r3, r4, #16
 8011586:	d107      	bne.n	8011598 <_calloc_r+0x50>
 8011588:	0424      	lsls	r4, r4, #16
 801158a:	b292      	uxth	r2, r2
 801158c:	4314      	orrs	r4, r2
 801158e:	e7e5      	b.n	801155c <_calloc_r+0x14>
 8011590:	2d00      	cmp	r5, #0
 8011592:	d101      	bne.n	8011598 <_calloc_r+0x50>
 8011594:	1c14      	adds	r4, r2, #0
 8011596:	e7ed      	b.n	8011574 <_calloc_r+0x2c>
 8011598:	230c      	movs	r3, #12
 801159a:	6003      	str	r3, [r0, #0]
 801159c:	2500      	movs	r5, #0
 801159e:	0028      	movs	r0, r5
 80115a0:	bd70      	pop	{r4, r5, r6, pc}

080115a2 <__ascii_mbtowc>:
 80115a2:	b082      	sub	sp, #8
 80115a4:	2900      	cmp	r1, #0
 80115a6:	d100      	bne.n	80115aa <__ascii_mbtowc+0x8>
 80115a8:	a901      	add	r1, sp, #4
 80115aa:	1e10      	subs	r0, r2, #0
 80115ac:	d006      	beq.n	80115bc <__ascii_mbtowc+0x1a>
 80115ae:	2b00      	cmp	r3, #0
 80115b0:	d006      	beq.n	80115c0 <__ascii_mbtowc+0x1e>
 80115b2:	7813      	ldrb	r3, [r2, #0]
 80115b4:	600b      	str	r3, [r1, #0]
 80115b6:	7810      	ldrb	r0, [r2, #0]
 80115b8:	1e43      	subs	r3, r0, #1
 80115ba:	4198      	sbcs	r0, r3
 80115bc:	b002      	add	sp, #8
 80115be:	4770      	bx	lr
 80115c0:	2002      	movs	r0, #2
 80115c2:	4240      	negs	r0, r0
 80115c4:	e7fa      	b.n	80115bc <__ascii_mbtowc+0x1a>

080115c6 <__ascii_wctomb>:
 80115c6:	0003      	movs	r3, r0
 80115c8:	1e08      	subs	r0, r1, #0
 80115ca:	d005      	beq.n	80115d8 <__ascii_wctomb+0x12>
 80115cc:	2aff      	cmp	r2, #255	@ 0xff
 80115ce:	d904      	bls.n	80115da <__ascii_wctomb+0x14>
 80115d0:	228a      	movs	r2, #138	@ 0x8a
 80115d2:	2001      	movs	r0, #1
 80115d4:	601a      	str	r2, [r3, #0]
 80115d6:	4240      	negs	r0, r0
 80115d8:	4770      	bx	lr
 80115da:	2001      	movs	r0, #1
 80115dc:	700a      	strb	r2, [r1, #0]
 80115de:	e7fb      	b.n	80115d8 <__ascii_wctomb+0x12>

080115e0 <fiprintf>:
 80115e0:	b40e      	push	{r1, r2, r3}
 80115e2:	b517      	push	{r0, r1, r2, r4, lr}
 80115e4:	4c05      	ldr	r4, [pc, #20]	@ (80115fc <fiprintf+0x1c>)
 80115e6:	ab05      	add	r3, sp, #20
 80115e8:	cb04      	ldmia	r3!, {r2}
 80115ea:	0001      	movs	r1, r0
 80115ec:	6820      	ldr	r0, [r4, #0]
 80115ee:	9301      	str	r3, [sp, #4]
 80115f0:	f000 f834 	bl	801165c <_vfiprintf_r>
 80115f4:	bc1e      	pop	{r1, r2, r3, r4}
 80115f6:	bc08      	pop	{r3}
 80115f8:	b003      	add	sp, #12
 80115fa:	4718      	bx	r3
 80115fc:	20000200 	.word	0x20000200

08011600 <abort>:
 8011600:	2006      	movs	r0, #6
 8011602:	b510      	push	{r4, lr}
 8011604:	f000 fa10 	bl	8011a28 <raise>
 8011608:	2001      	movs	r0, #1
 801160a:	f7f1 fbc5 	bl	8002d98 <_exit>

0801160e <__sfputc_r>:
 801160e:	6893      	ldr	r3, [r2, #8]
 8011610:	b510      	push	{r4, lr}
 8011612:	3b01      	subs	r3, #1
 8011614:	6093      	str	r3, [r2, #8]
 8011616:	2b00      	cmp	r3, #0
 8011618:	da04      	bge.n	8011624 <__sfputc_r+0x16>
 801161a:	6994      	ldr	r4, [r2, #24]
 801161c:	42a3      	cmp	r3, r4
 801161e:	db07      	blt.n	8011630 <__sfputc_r+0x22>
 8011620:	290a      	cmp	r1, #10
 8011622:	d005      	beq.n	8011630 <__sfputc_r+0x22>
 8011624:	6813      	ldr	r3, [r2, #0]
 8011626:	1c58      	adds	r0, r3, #1
 8011628:	6010      	str	r0, [r2, #0]
 801162a:	7019      	strb	r1, [r3, #0]
 801162c:	0008      	movs	r0, r1
 801162e:	bd10      	pop	{r4, pc}
 8011630:	f000 f930 	bl	8011894 <__swbuf_r>
 8011634:	0001      	movs	r1, r0
 8011636:	e7f9      	b.n	801162c <__sfputc_r+0x1e>

08011638 <__sfputs_r>:
 8011638:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801163a:	0006      	movs	r6, r0
 801163c:	000f      	movs	r7, r1
 801163e:	0014      	movs	r4, r2
 8011640:	18d5      	adds	r5, r2, r3
 8011642:	42ac      	cmp	r4, r5
 8011644:	d101      	bne.n	801164a <__sfputs_r+0x12>
 8011646:	2000      	movs	r0, #0
 8011648:	e007      	b.n	801165a <__sfputs_r+0x22>
 801164a:	7821      	ldrb	r1, [r4, #0]
 801164c:	003a      	movs	r2, r7
 801164e:	0030      	movs	r0, r6
 8011650:	f7ff ffdd 	bl	801160e <__sfputc_r>
 8011654:	3401      	adds	r4, #1
 8011656:	1c43      	adds	r3, r0, #1
 8011658:	d1f3      	bne.n	8011642 <__sfputs_r+0xa>
 801165a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801165c <_vfiprintf_r>:
 801165c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801165e:	b0a1      	sub	sp, #132	@ 0x84
 8011660:	000f      	movs	r7, r1
 8011662:	0015      	movs	r5, r2
 8011664:	001e      	movs	r6, r3
 8011666:	9003      	str	r0, [sp, #12]
 8011668:	2800      	cmp	r0, #0
 801166a:	d004      	beq.n	8011676 <_vfiprintf_r+0x1a>
 801166c:	6a03      	ldr	r3, [r0, #32]
 801166e:	2b00      	cmp	r3, #0
 8011670:	d101      	bne.n	8011676 <_vfiprintf_r+0x1a>
 8011672:	f7fe fa31 	bl	800fad8 <__sinit>
 8011676:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011678:	07db      	lsls	r3, r3, #31
 801167a:	d405      	bmi.n	8011688 <_vfiprintf_r+0x2c>
 801167c:	89bb      	ldrh	r3, [r7, #12]
 801167e:	059b      	lsls	r3, r3, #22
 8011680:	d402      	bmi.n	8011688 <_vfiprintf_r+0x2c>
 8011682:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8011684:	f7fe fb3b 	bl	800fcfe <__retarget_lock_acquire_recursive>
 8011688:	89bb      	ldrh	r3, [r7, #12]
 801168a:	071b      	lsls	r3, r3, #28
 801168c:	d502      	bpl.n	8011694 <_vfiprintf_r+0x38>
 801168e:	693b      	ldr	r3, [r7, #16]
 8011690:	2b00      	cmp	r3, #0
 8011692:	d113      	bne.n	80116bc <_vfiprintf_r+0x60>
 8011694:	0039      	movs	r1, r7
 8011696:	9803      	ldr	r0, [sp, #12]
 8011698:	f000 f93e 	bl	8011918 <__swsetup_r>
 801169c:	2800      	cmp	r0, #0
 801169e:	d00d      	beq.n	80116bc <_vfiprintf_r+0x60>
 80116a0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80116a2:	07db      	lsls	r3, r3, #31
 80116a4:	d503      	bpl.n	80116ae <_vfiprintf_r+0x52>
 80116a6:	2001      	movs	r0, #1
 80116a8:	4240      	negs	r0, r0
 80116aa:	b021      	add	sp, #132	@ 0x84
 80116ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80116ae:	89bb      	ldrh	r3, [r7, #12]
 80116b0:	059b      	lsls	r3, r3, #22
 80116b2:	d4f8      	bmi.n	80116a6 <_vfiprintf_r+0x4a>
 80116b4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80116b6:	f7fe fb23 	bl	800fd00 <__retarget_lock_release_recursive>
 80116ba:	e7f4      	b.n	80116a6 <_vfiprintf_r+0x4a>
 80116bc:	2300      	movs	r3, #0
 80116be:	ac08      	add	r4, sp, #32
 80116c0:	6163      	str	r3, [r4, #20]
 80116c2:	3320      	adds	r3, #32
 80116c4:	7663      	strb	r3, [r4, #25]
 80116c6:	3310      	adds	r3, #16
 80116c8:	76a3      	strb	r3, [r4, #26]
 80116ca:	9607      	str	r6, [sp, #28]
 80116cc:	002e      	movs	r6, r5
 80116ce:	7833      	ldrb	r3, [r6, #0]
 80116d0:	2b00      	cmp	r3, #0
 80116d2:	d001      	beq.n	80116d8 <_vfiprintf_r+0x7c>
 80116d4:	2b25      	cmp	r3, #37	@ 0x25
 80116d6:	d148      	bne.n	801176a <_vfiprintf_r+0x10e>
 80116d8:	1b73      	subs	r3, r6, r5
 80116da:	9305      	str	r3, [sp, #20]
 80116dc:	42ae      	cmp	r6, r5
 80116de:	d00b      	beq.n	80116f8 <_vfiprintf_r+0x9c>
 80116e0:	002a      	movs	r2, r5
 80116e2:	0039      	movs	r1, r7
 80116e4:	9803      	ldr	r0, [sp, #12]
 80116e6:	f7ff ffa7 	bl	8011638 <__sfputs_r>
 80116ea:	3001      	adds	r0, #1
 80116ec:	d100      	bne.n	80116f0 <_vfiprintf_r+0x94>
 80116ee:	e0ae      	b.n	801184e <_vfiprintf_r+0x1f2>
 80116f0:	6963      	ldr	r3, [r4, #20]
 80116f2:	9a05      	ldr	r2, [sp, #20]
 80116f4:	189b      	adds	r3, r3, r2
 80116f6:	6163      	str	r3, [r4, #20]
 80116f8:	7833      	ldrb	r3, [r6, #0]
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	d100      	bne.n	8011700 <_vfiprintf_r+0xa4>
 80116fe:	e0a6      	b.n	801184e <_vfiprintf_r+0x1f2>
 8011700:	2201      	movs	r2, #1
 8011702:	2300      	movs	r3, #0
 8011704:	4252      	negs	r2, r2
 8011706:	6062      	str	r2, [r4, #4]
 8011708:	a904      	add	r1, sp, #16
 801170a:	3254      	adds	r2, #84	@ 0x54
 801170c:	1852      	adds	r2, r2, r1
 801170e:	1c75      	adds	r5, r6, #1
 8011710:	6023      	str	r3, [r4, #0]
 8011712:	60e3      	str	r3, [r4, #12]
 8011714:	60a3      	str	r3, [r4, #8]
 8011716:	7013      	strb	r3, [r2, #0]
 8011718:	65a3      	str	r3, [r4, #88]	@ 0x58
 801171a:	4b59      	ldr	r3, [pc, #356]	@ (8011880 <_vfiprintf_r+0x224>)
 801171c:	2205      	movs	r2, #5
 801171e:	0018      	movs	r0, r3
 8011720:	7829      	ldrb	r1, [r5, #0]
 8011722:	9305      	str	r3, [sp, #20]
 8011724:	f7fe faed 	bl	800fd02 <memchr>
 8011728:	1c6e      	adds	r6, r5, #1
 801172a:	2800      	cmp	r0, #0
 801172c:	d11f      	bne.n	801176e <_vfiprintf_r+0x112>
 801172e:	6822      	ldr	r2, [r4, #0]
 8011730:	06d3      	lsls	r3, r2, #27
 8011732:	d504      	bpl.n	801173e <_vfiprintf_r+0xe2>
 8011734:	2353      	movs	r3, #83	@ 0x53
 8011736:	a904      	add	r1, sp, #16
 8011738:	185b      	adds	r3, r3, r1
 801173a:	2120      	movs	r1, #32
 801173c:	7019      	strb	r1, [r3, #0]
 801173e:	0713      	lsls	r3, r2, #28
 8011740:	d504      	bpl.n	801174c <_vfiprintf_r+0xf0>
 8011742:	2353      	movs	r3, #83	@ 0x53
 8011744:	a904      	add	r1, sp, #16
 8011746:	185b      	adds	r3, r3, r1
 8011748:	212b      	movs	r1, #43	@ 0x2b
 801174a:	7019      	strb	r1, [r3, #0]
 801174c:	782b      	ldrb	r3, [r5, #0]
 801174e:	2b2a      	cmp	r3, #42	@ 0x2a
 8011750:	d016      	beq.n	8011780 <_vfiprintf_r+0x124>
 8011752:	002e      	movs	r6, r5
 8011754:	2100      	movs	r1, #0
 8011756:	200a      	movs	r0, #10
 8011758:	68e3      	ldr	r3, [r4, #12]
 801175a:	7832      	ldrb	r2, [r6, #0]
 801175c:	1c75      	adds	r5, r6, #1
 801175e:	3a30      	subs	r2, #48	@ 0x30
 8011760:	2a09      	cmp	r2, #9
 8011762:	d950      	bls.n	8011806 <_vfiprintf_r+0x1aa>
 8011764:	2900      	cmp	r1, #0
 8011766:	d111      	bne.n	801178c <_vfiprintf_r+0x130>
 8011768:	e017      	b.n	801179a <_vfiprintf_r+0x13e>
 801176a:	3601      	adds	r6, #1
 801176c:	e7af      	b.n	80116ce <_vfiprintf_r+0x72>
 801176e:	9b05      	ldr	r3, [sp, #20]
 8011770:	6822      	ldr	r2, [r4, #0]
 8011772:	1ac0      	subs	r0, r0, r3
 8011774:	2301      	movs	r3, #1
 8011776:	4083      	lsls	r3, r0
 8011778:	4313      	orrs	r3, r2
 801177a:	0035      	movs	r5, r6
 801177c:	6023      	str	r3, [r4, #0]
 801177e:	e7cc      	b.n	801171a <_vfiprintf_r+0xbe>
 8011780:	9b07      	ldr	r3, [sp, #28]
 8011782:	1d19      	adds	r1, r3, #4
 8011784:	681b      	ldr	r3, [r3, #0]
 8011786:	9107      	str	r1, [sp, #28]
 8011788:	2b00      	cmp	r3, #0
 801178a:	db01      	blt.n	8011790 <_vfiprintf_r+0x134>
 801178c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801178e:	e004      	b.n	801179a <_vfiprintf_r+0x13e>
 8011790:	425b      	negs	r3, r3
 8011792:	60e3      	str	r3, [r4, #12]
 8011794:	2302      	movs	r3, #2
 8011796:	4313      	orrs	r3, r2
 8011798:	6023      	str	r3, [r4, #0]
 801179a:	7833      	ldrb	r3, [r6, #0]
 801179c:	2b2e      	cmp	r3, #46	@ 0x2e
 801179e:	d10c      	bne.n	80117ba <_vfiprintf_r+0x15e>
 80117a0:	7873      	ldrb	r3, [r6, #1]
 80117a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80117a4:	d134      	bne.n	8011810 <_vfiprintf_r+0x1b4>
 80117a6:	9b07      	ldr	r3, [sp, #28]
 80117a8:	3602      	adds	r6, #2
 80117aa:	1d1a      	adds	r2, r3, #4
 80117ac:	681b      	ldr	r3, [r3, #0]
 80117ae:	9207      	str	r2, [sp, #28]
 80117b0:	2b00      	cmp	r3, #0
 80117b2:	da01      	bge.n	80117b8 <_vfiprintf_r+0x15c>
 80117b4:	2301      	movs	r3, #1
 80117b6:	425b      	negs	r3, r3
 80117b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80117ba:	4d32      	ldr	r5, [pc, #200]	@ (8011884 <_vfiprintf_r+0x228>)
 80117bc:	2203      	movs	r2, #3
 80117be:	0028      	movs	r0, r5
 80117c0:	7831      	ldrb	r1, [r6, #0]
 80117c2:	f7fe fa9e 	bl	800fd02 <memchr>
 80117c6:	2800      	cmp	r0, #0
 80117c8:	d006      	beq.n	80117d8 <_vfiprintf_r+0x17c>
 80117ca:	2340      	movs	r3, #64	@ 0x40
 80117cc:	1b40      	subs	r0, r0, r5
 80117ce:	4083      	lsls	r3, r0
 80117d0:	6822      	ldr	r2, [r4, #0]
 80117d2:	3601      	adds	r6, #1
 80117d4:	4313      	orrs	r3, r2
 80117d6:	6023      	str	r3, [r4, #0]
 80117d8:	7831      	ldrb	r1, [r6, #0]
 80117da:	2206      	movs	r2, #6
 80117dc:	482a      	ldr	r0, [pc, #168]	@ (8011888 <_vfiprintf_r+0x22c>)
 80117de:	1c75      	adds	r5, r6, #1
 80117e0:	7621      	strb	r1, [r4, #24]
 80117e2:	f7fe fa8e 	bl	800fd02 <memchr>
 80117e6:	2800      	cmp	r0, #0
 80117e8:	d040      	beq.n	801186c <_vfiprintf_r+0x210>
 80117ea:	4b28      	ldr	r3, [pc, #160]	@ (801188c <_vfiprintf_r+0x230>)
 80117ec:	2b00      	cmp	r3, #0
 80117ee:	d122      	bne.n	8011836 <_vfiprintf_r+0x1da>
 80117f0:	2207      	movs	r2, #7
 80117f2:	9b07      	ldr	r3, [sp, #28]
 80117f4:	3307      	adds	r3, #7
 80117f6:	4393      	bics	r3, r2
 80117f8:	3308      	adds	r3, #8
 80117fa:	9307      	str	r3, [sp, #28]
 80117fc:	6963      	ldr	r3, [r4, #20]
 80117fe:	9a04      	ldr	r2, [sp, #16]
 8011800:	189b      	adds	r3, r3, r2
 8011802:	6163      	str	r3, [r4, #20]
 8011804:	e762      	b.n	80116cc <_vfiprintf_r+0x70>
 8011806:	4343      	muls	r3, r0
 8011808:	002e      	movs	r6, r5
 801180a:	2101      	movs	r1, #1
 801180c:	189b      	adds	r3, r3, r2
 801180e:	e7a4      	b.n	801175a <_vfiprintf_r+0xfe>
 8011810:	2300      	movs	r3, #0
 8011812:	200a      	movs	r0, #10
 8011814:	0019      	movs	r1, r3
 8011816:	3601      	adds	r6, #1
 8011818:	6063      	str	r3, [r4, #4]
 801181a:	7832      	ldrb	r2, [r6, #0]
 801181c:	1c75      	adds	r5, r6, #1
 801181e:	3a30      	subs	r2, #48	@ 0x30
 8011820:	2a09      	cmp	r2, #9
 8011822:	d903      	bls.n	801182c <_vfiprintf_r+0x1d0>
 8011824:	2b00      	cmp	r3, #0
 8011826:	d0c8      	beq.n	80117ba <_vfiprintf_r+0x15e>
 8011828:	9109      	str	r1, [sp, #36]	@ 0x24
 801182a:	e7c6      	b.n	80117ba <_vfiprintf_r+0x15e>
 801182c:	4341      	muls	r1, r0
 801182e:	002e      	movs	r6, r5
 8011830:	2301      	movs	r3, #1
 8011832:	1889      	adds	r1, r1, r2
 8011834:	e7f1      	b.n	801181a <_vfiprintf_r+0x1be>
 8011836:	aa07      	add	r2, sp, #28
 8011838:	9200      	str	r2, [sp, #0]
 801183a:	0021      	movs	r1, r4
 801183c:	003a      	movs	r2, r7
 801183e:	4b14      	ldr	r3, [pc, #80]	@ (8011890 <_vfiprintf_r+0x234>)
 8011840:	9803      	ldr	r0, [sp, #12]
 8011842:	f7fd fcfd 	bl	800f240 <_printf_float>
 8011846:	9004      	str	r0, [sp, #16]
 8011848:	9b04      	ldr	r3, [sp, #16]
 801184a:	3301      	adds	r3, #1
 801184c:	d1d6      	bne.n	80117fc <_vfiprintf_r+0x1a0>
 801184e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8011850:	07db      	lsls	r3, r3, #31
 8011852:	d405      	bmi.n	8011860 <_vfiprintf_r+0x204>
 8011854:	89bb      	ldrh	r3, [r7, #12]
 8011856:	059b      	lsls	r3, r3, #22
 8011858:	d402      	bmi.n	8011860 <_vfiprintf_r+0x204>
 801185a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801185c:	f7fe fa50 	bl	800fd00 <__retarget_lock_release_recursive>
 8011860:	89bb      	ldrh	r3, [r7, #12]
 8011862:	065b      	lsls	r3, r3, #25
 8011864:	d500      	bpl.n	8011868 <_vfiprintf_r+0x20c>
 8011866:	e71e      	b.n	80116a6 <_vfiprintf_r+0x4a>
 8011868:	980d      	ldr	r0, [sp, #52]	@ 0x34
 801186a:	e71e      	b.n	80116aa <_vfiprintf_r+0x4e>
 801186c:	aa07      	add	r2, sp, #28
 801186e:	9200      	str	r2, [sp, #0]
 8011870:	0021      	movs	r1, r4
 8011872:	003a      	movs	r2, r7
 8011874:	4b06      	ldr	r3, [pc, #24]	@ (8011890 <_vfiprintf_r+0x234>)
 8011876:	9803      	ldr	r0, [sp, #12]
 8011878:	f7fd ff90 	bl	800f79c <_printf_i>
 801187c:	e7e3      	b.n	8011846 <_vfiprintf_r+0x1ea>
 801187e:	46c0      	nop			@ (mov r8, r8)
 8011880:	0801219f 	.word	0x0801219f
 8011884:	080121a5 	.word	0x080121a5
 8011888:	080121a9 	.word	0x080121a9
 801188c:	0800f241 	.word	0x0800f241
 8011890:	08011639 	.word	0x08011639

08011894 <__swbuf_r>:
 8011894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011896:	0006      	movs	r6, r0
 8011898:	000d      	movs	r5, r1
 801189a:	0014      	movs	r4, r2
 801189c:	2800      	cmp	r0, #0
 801189e:	d004      	beq.n	80118aa <__swbuf_r+0x16>
 80118a0:	6a03      	ldr	r3, [r0, #32]
 80118a2:	2b00      	cmp	r3, #0
 80118a4:	d101      	bne.n	80118aa <__swbuf_r+0x16>
 80118a6:	f7fe f917 	bl	800fad8 <__sinit>
 80118aa:	69a3      	ldr	r3, [r4, #24]
 80118ac:	60a3      	str	r3, [r4, #8]
 80118ae:	89a3      	ldrh	r3, [r4, #12]
 80118b0:	071b      	lsls	r3, r3, #28
 80118b2:	d502      	bpl.n	80118ba <__swbuf_r+0x26>
 80118b4:	6923      	ldr	r3, [r4, #16]
 80118b6:	2b00      	cmp	r3, #0
 80118b8:	d109      	bne.n	80118ce <__swbuf_r+0x3a>
 80118ba:	0021      	movs	r1, r4
 80118bc:	0030      	movs	r0, r6
 80118be:	f000 f82b 	bl	8011918 <__swsetup_r>
 80118c2:	2800      	cmp	r0, #0
 80118c4:	d003      	beq.n	80118ce <__swbuf_r+0x3a>
 80118c6:	2501      	movs	r5, #1
 80118c8:	426d      	negs	r5, r5
 80118ca:	0028      	movs	r0, r5
 80118cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80118ce:	6923      	ldr	r3, [r4, #16]
 80118d0:	6820      	ldr	r0, [r4, #0]
 80118d2:	b2ef      	uxtb	r7, r5
 80118d4:	1ac0      	subs	r0, r0, r3
 80118d6:	6963      	ldr	r3, [r4, #20]
 80118d8:	b2ed      	uxtb	r5, r5
 80118da:	4283      	cmp	r3, r0
 80118dc:	dc05      	bgt.n	80118ea <__swbuf_r+0x56>
 80118de:	0021      	movs	r1, r4
 80118e0:	0030      	movs	r0, r6
 80118e2:	f7ff fdd5 	bl	8011490 <_fflush_r>
 80118e6:	2800      	cmp	r0, #0
 80118e8:	d1ed      	bne.n	80118c6 <__swbuf_r+0x32>
 80118ea:	68a3      	ldr	r3, [r4, #8]
 80118ec:	3001      	adds	r0, #1
 80118ee:	3b01      	subs	r3, #1
 80118f0:	60a3      	str	r3, [r4, #8]
 80118f2:	6823      	ldr	r3, [r4, #0]
 80118f4:	1c5a      	adds	r2, r3, #1
 80118f6:	6022      	str	r2, [r4, #0]
 80118f8:	701f      	strb	r7, [r3, #0]
 80118fa:	6963      	ldr	r3, [r4, #20]
 80118fc:	4283      	cmp	r3, r0
 80118fe:	d004      	beq.n	801190a <__swbuf_r+0x76>
 8011900:	89a3      	ldrh	r3, [r4, #12]
 8011902:	07db      	lsls	r3, r3, #31
 8011904:	d5e1      	bpl.n	80118ca <__swbuf_r+0x36>
 8011906:	2d0a      	cmp	r5, #10
 8011908:	d1df      	bne.n	80118ca <__swbuf_r+0x36>
 801190a:	0021      	movs	r1, r4
 801190c:	0030      	movs	r0, r6
 801190e:	f7ff fdbf 	bl	8011490 <_fflush_r>
 8011912:	2800      	cmp	r0, #0
 8011914:	d0d9      	beq.n	80118ca <__swbuf_r+0x36>
 8011916:	e7d6      	b.n	80118c6 <__swbuf_r+0x32>

08011918 <__swsetup_r>:
 8011918:	4b2d      	ldr	r3, [pc, #180]	@ (80119d0 <__swsetup_r+0xb8>)
 801191a:	b570      	push	{r4, r5, r6, lr}
 801191c:	0005      	movs	r5, r0
 801191e:	6818      	ldr	r0, [r3, #0]
 8011920:	000c      	movs	r4, r1
 8011922:	2800      	cmp	r0, #0
 8011924:	d004      	beq.n	8011930 <__swsetup_r+0x18>
 8011926:	6a03      	ldr	r3, [r0, #32]
 8011928:	2b00      	cmp	r3, #0
 801192a:	d101      	bne.n	8011930 <__swsetup_r+0x18>
 801192c:	f7fe f8d4 	bl	800fad8 <__sinit>
 8011930:	230c      	movs	r3, #12
 8011932:	5ee2      	ldrsh	r2, [r4, r3]
 8011934:	0713      	lsls	r3, r2, #28
 8011936:	d423      	bmi.n	8011980 <__swsetup_r+0x68>
 8011938:	06d3      	lsls	r3, r2, #27
 801193a:	d407      	bmi.n	801194c <__swsetup_r+0x34>
 801193c:	2309      	movs	r3, #9
 801193e:	602b      	str	r3, [r5, #0]
 8011940:	2340      	movs	r3, #64	@ 0x40
 8011942:	2001      	movs	r0, #1
 8011944:	4313      	orrs	r3, r2
 8011946:	81a3      	strh	r3, [r4, #12]
 8011948:	4240      	negs	r0, r0
 801194a:	e03a      	b.n	80119c2 <__swsetup_r+0xaa>
 801194c:	0752      	lsls	r2, r2, #29
 801194e:	d513      	bpl.n	8011978 <__swsetup_r+0x60>
 8011950:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011952:	2900      	cmp	r1, #0
 8011954:	d008      	beq.n	8011968 <__swsetup_r+0x50>
 8011956:	0023      	movs	r3, r4
 8011958:	3344      	adds	r3, #68	@ 0x44
 801195a:	4299      	cmp	r1, r3
 801195c:	d002      	beq.n	8011964 <__swsetup_r+0x4c>
 801195e:	0028      	movs	r0, r5
 8011960:	f7ff f866 	bl	8010a30 <_free_r>
 8011964:	2300      	movs	r3, #0
 8011966:	6363      	str	r3, [r4, #52]	@ 0x34
 8011968:	2224      	movs	r2, #36	@ 0x24
 801196a:	89a3      	ldrh	r3, [r4, #12]
 801196c:	4393      	bics	r3, r2
 801196e:	81a3      	strh	r3, [r4, #12]
 8011970:	2300      	movs	r3, #0
 8011972:	6063      	str	r3, [r4, #4]
 8011974:	6923      	ldr	r3, [r4, #16]
 8011976:	6023      	str	r3, [r4, #0]
 8011978:	2308      	movs	r3, #8
 801197a:	89a2      	ldrh	r2, [r4, #12]
 801197c:	4313      	orrs	r3, r2
 801197e:	81a3      	strh	r3, [r4, #12]
 8011980:	6923      	ldr	r3, [r4, #16]
 8011982:	2b00      	cmp	r3, #0
 8011984:	d10b      	bne.n	801199e <__swsetup_r+0x86>
 8011986:	21a0      	movs	r1, #160	@ 0xa0
 8011988:	2280      	movs	r2, #128	@ 0x80
 801198a:	89a3      	ldrh	r3, [r4, #12]
 801198c:	0089      	lsls	r1, r1, #2
 801198e:	0092      	lsls	r2, r2, #2
 8011990:	400b      	ands	r3, r1
 8011992:	4293      	cmp	r3, r2
 8011994:	d003      	beq.n	801199e <__swsetup_r+0x86>
 8011996:	0021      	movs	r1, r4
 8011998:	0028      	movs	r0, r5
 801199a:	f000 f88f 	bl	8011abc <__smakebuf_r>
 801199e:	230c      	movs	r3, #12
 80119a0:	5ee2      	ldrsh	r2, [r4, r3]
 80119a2:	2101      	movs	r1, #1
 80119a4:	0013      	movs	r3, r2
 80119a6:	400b      	ands	r3, r1
 80119a8:	420a      	tst	r2, r1
 80119aa:	d00b      	beq.n	80119c4 <__swsetup_r+0xac>
 80119ac:	2300      	movs	r3, #0
 80119ae:	60a3      	str	r3, [r4, #8]
 80119b0:	6963      	ldr	r3, [r4, #20]
 80119b2:	425b      	negs	r3, r3
 80119b4:	61a3      	str	r3, [r4, #24]
 80119b6:	2000      	movs	r0, #0
 80119b8:	6923      	ldr	r3, [r4, #16]
 80119ba:	4283      	cmp	r3, r0
 80119bc:	d101      	bne.n	80119c2 <__swsetup_r+0xaa>
 80119be:	0613      	lsls	r3, r2, #24
 80119c0:	d4be      	bmi.n	8011940 <__swsetup_r+0x28>
 80119c2:	bd70      	pop	{r4, r5, r6, pc}
 80119c4:	0791      	lsls	r1, r2, #30
 80119c6:	d400      	bmi.n	80119ca <__swsetup_r+0xb2>
 80119c8:	6963      	ldr	r3, [r4, #20]
 80119ca:	60a3      	str	r3, [r4, #8]
 80119cc:	e7f3      	b.n	80119b6 <__swsetup_r+0x9e>
 80119ce:	46c0      	nop			@ (mov r8, r8)
 80119d0:	20000200 	.word	0x20000200

080119d4 <_raise_r>:
 80119d4:	b570      	push	{r4, r5, r6, lr}
 80119d6:	0004      	movs	r4, r0
 80119d8:	000d      	movs	r5, r1
 80119da:	291f      	cmp	r1, #31
 80119dc:	d904      	bls.n	80119e8 <_raise_r+0x14>
 80119de:	2316      	movs	r3, #22
 80119e0:	6003      	str	r3, [r0, #0]
 80119e2:	2001      	movs	r0, #1
 80119e4:	4240      	negs	r0, r0
 80119e6:	bd70      	pop	{r4, r5, r6, pc}
 80119e8:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	d004      	beq.n	80119f8 <_raise_r+0x24>
 80119ee:	008a      	lsls	r2, r1, #2
 80119f0:	189b      	adds	r3, r3, r2
 80119f2:	681a      	ldr	r2, [r3, #0]
 80119f4:	2a00      	cmp	r2, #0
 80119f6:	d108      	bne.n	8011a0a <_raise_r+0x36>
 80119f8:	0020      	movs	r0, r4
 80119fa:	f000 f831 	bl	8011a60 <_getpid_r>
 80119fe:	002a      	movs	r2, r5
 8011a00:	0001      	movs	r1, r0
 8011a02:	0020      	movs	r0, r4
 8011a04:	f000 f81a 	bl	8011a3c <_kill_r>
 8011a08:	e7ed      	b.n	80119e6 <_raise_r+0x12>
 8011a0a:	2a01      	cmp	r2, #1
 8011a0c:	d009      	beq.n	8011a22 <_raise_r+0x4e>
 8011a0e:	1c51      	adds	r1, r2, #1
 8011a10:	d103      	bne.n	8011a1a <_raise_r+0x46>
 8011a12:	2316      	movs	r3, #22
 8011a14:	6003      	str	r3, [r0, #0]
 8011a16:	2001      	movs	r0, #1
 8011a18:	e7e5      	b.n	80119e6 <_raise_r+0x12>
 8011a1a:	2100      	movs	r1, #0
 8011a1c:	0028      	movs	r0, r5
 8011a1e:	6019      	str	r1, [r3, #0]
 8011a20:	4790      	blx	r2
 8011a22:	2000      	movs	r0, #0
 8011a24:	e7df      	b.n	80119e6 <_raise_r+0x12>
	...

08011a28 <raise>:
 8011a28:	b510      	push	{r4, lr}
 8011a2a:	4b03      	ldr	r3, [pc, #12]	@ (8011a38 <raise+0x10>)
 8011a2c:	0001      	movs	r1, r0
 8011a2e:	6818      	ldr	r0, [r3, #0]
 8011a30:	f7ff ffd0 	bl	80119d4 <_raise_r>
 8011a34:	bd10      	pop	{r4, pc}
 8011a36:	46c0      	nop			@ (mov r8, r8)
 8011a38:	20000200 	.word	0x20000200

08011a3c <_kill_r>:
 8011a3c:	2300      	movs	r3, #0
 8011a3e:	b570      	push	{r4, r5, r6, lr}
 8011a40:	4d06      	ldr	r5, [pc, #24]	@ (8011a5c <_kill_r+0x20>)
 8011a42:	0004      	movs	r4, r0
 8011a44:	0008      	movs	r0, r1
 8011a46:	0011      	movs	r1, r2
 8011a48:	602b      	str	r3, [r5, #0]
 8011a4a:	f7f1 f995 	bl	8002d78 <_kill>
 8011a4e:	1c43      	adds	r3, r0, #1
 8011a50:	d103      	bne.n	8011a5a <_kill_r+0x1e>
 8011a52:	682b      	ldr	r3, [r5, #0]
 8011a54:	2b00      	cmp	r3, #0
 8011a56:	d000      	beq.n	8011a5a <_kill_r+0x1e>
 8011a58:	6023      	str	r3, [r4, #0]
 8011a5a:	bd70      	pop	{r4, r5, r6, pc}
 8011a5c:	20001da8 	.word	0x20001da8

08011a60 <_getpid_r>:
 8011a60:	b510      	push	{r4, lr}
 8011a62:	f7f1 f983 	bl	8002d6c <_getpid>
 8011a66:	bd10      	pop	{r4, pc}

08011a68 <__swhatbuf_r>:
 8011a68:	b570      	push	{r4, r5, r6, lr}
 8011a6a:	000e      	movs	r6, r1
 8011a6c:	001d      	movs	r5, r3
 8011a6e:	230e      	movs	r3, #14
 8011a70:	5ec9      	ldrsh	r1, [r1, r3]
 8011a72:	0014      	movs	r4, r2
 8011a74:	b096      	sub	sp, #88	@ 0x58
 8011a76:	2900      	cmp	r1, #0
 8011a78:	da0c      	bge.n	8011a94 <__swhatbuf_r+0x2c>
 8011a7a:	89b2      	ldrh	r2, [r6, #12]
 8011a7c:	2380      	movs	r3, #128	@ 0x80
 8011a7e:	0011      	movs	r1, r2
 8011a80:	4019      	ands	r1, r3
 8011a82:	421a      	tst	r2, r3
 8011a84:	d114      	bne.n	8011ab0 <__swhatbuf_r+0x48>
 8011a86:	2380      	movs	r3, #128	@ 0x80
 8011a88:	00db      	lsls	r3, r3, #3
 8011a8a:	2000      	movs	r0, #0
 8011a8c:	6029      	str	r1, [r5, #0]
 8011a8e:	6023      	str	r3, [r4, #0]
 8011a90:	b016      	add	sp, #88	@ 0x58
 8011a92:	bd70      	pop	{r4, r5, r6, pc}
 8011a94:	466a      	mov	r2, sp
 8011a96:	f000 f853 	bl	8011b40 <_fstat_r>
 8011a9a:	2800      	cmp	r0, #0
 8011a9c:	dbed      	blt.n	8011a7a <__swhatbuf_r+0x12>
 8011a9e:	23f0      	movs	r3, #240	@ 0xf0
 8011aa0:	9901      	ldr	r1, [sp, #4]
 8011aa2:	021b      	lsls	r3, r3, #8
 8011aa4:	4019      	ands	r1, r3
 8011aa6:	4b04      	ldr	r3, [pc, #16]	@ (8011ab8 <__swhatbuf_r+0x50>)
 8011aa8:	18c9      	adds	r1, r1, r3
 8011aaa:	424b      	negs	r3, r1
 8011aac:	4159      	adcs	r1, r3
 8011aae:	e7ea      	b.n	8011a86 <__swhatbuf_r+0x1e>
 8011ab0:	2100      	movs	r1, #0
 8011ab2:	2340      	movs	r3, #64	@ 0x40
 8011ab4:	e7e9      	b.n	8011a8a <__swhatbuf_r+0x22>
 8011ab6:	46c0      	nop			@ (mov r8, r8)
 8011ab8:	ffffe000 	.word	0xffffe000

08011abc <__smakebuf_r>:
 8011abc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8011abe:	2602      	movs	r6, #2
 8011ac0:	898b      	ldrh	r3, [r1, #12]
 8011ac2:	0005      	movs	r5, r0
 8011ac4:	000c      	movs	r4, r1
 8011ac6:	b085      	sub	sp, #20
 8011ac8:	4233      	tst	r3, r6
 8011aca:	d007      	beq.n	8011adc <__smakebuf_r+0x20>
 8011acc:	0023      	movs	r3, r4
 8011ace:	3347      	adds	r3, #71	@ 0x47
 8011ad0:	6023      	str	r3, [r4, #0]
 8011ad2:	6123      	str	r3, [r4, #16]
 8011ad4:	2301      	movs	r3, #1
 8011ad6:	6163      	str	r3, [r4, #20]
 8011ad8:	b005      	add	sp, #20
 8011ada:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011adc:	ab03      	add	r3, sp, #12
 8011ade:	aa02      	add	r2, sp, #8
 8011ae0:	f7ff ffc2 	bl	8011a68 <__swhatbuf_r>
 8011ae4:	9f02      	ldr	r7, [sp, #8]
 8011ae6:	9001      	str	r0, [sp, #4]
 8011ae8:	0039      	movs	r1, r7
 8011aea:	0028      	movs	r0, r5
 8011aec:	f7ff f816 	bl	8010b1c <_malloc_r>
 8011af0:	2800      	cmp	r0, #0
 8011af2:	d108      	bne.n	8011b06 <__smakebuf_r+0x4a>
 8011af4:	220c      	movs	r2, #12
 8011af6:	5ea3      	ldrsh	r3, [r4, r2]
 8011af8:	059a      	lsls	r2, r3, #22
 8011afa:	d4ed      	bmi.n	8011ad8 <__smakebuf_r+0x1c>
 8011afc:	2203      	movs	r2, #3
 8011afe:	4393      	bics	r3, r2
 8011b00:	431e      	orrs	r6, r3
 8011b02:	81a6      	strh	r6, [r4, #12]
 8011b04:	e7e2      	b.n	8011acc <__smakebuf_r+0x10>
 8011b06:	2380      	movs	r3, #128	@ 0x80
 8011b08:	89a2      	ldrh	r2, [r4, #12]
 8011b0a:	6020      	str	r0, [r4, #0]
 8011b0c:	4313      	orrs	r3, r2
 8011b0e:	81a3      	strh	r3, [r4, #12]
 8011b10:	9b03      	ldr	r3, [sp, #12]
 8011b12:	6120      	str	r0, [r4, #16]
 8011b14:	6167      	str	r7, [r4, #20]
 8011b16:	2b00      	cmp	r3, #0
 8011b18:	d00c      	beq.n	8011b34 <__smakebuf_r+0x78>
 8011b1a:	0028      	movs	r0, r5
 8011b1c:	230e      	movs	r3, #14
 8011b1e:	5ee1      	ldrsh	r1, [r4, r3]
 8011b20:	f000 f820 	bl	8011b64 <_isatty_r>
 8011b24:	2800      	cmp	r0, #0
 8011b26:	d005      	beq.n	8011b34 <__smakebuf_r+0x78>
 8011b28:	2303      	movs	r3, #3
 8011b2a:	89a2      	ldrh	r2, [r4, #12]
 8011b2c:	439a      	bics	r2, r3
 8011b2e:	3b02      	subs	r3, #2
 8011b30:	4313      	orrs	r3, r2
 8011b32:	81a3      	strh	r3, [r4, #12]
 8011b34:	89a3      	ldrh	r3, [r4, #12]
 8011b36:	9a01      	ldr	r2, [sp, #4]
 8011b38:	4313      	orrs	r3, r2
 8011b3a:	81a3      	strh	r3, [r4, #12]
 8011b3c:	e7cc      	b.n	8011ad8 <__smakebuf_r+0x1c>
	...

08011b40 <_fstat_r>:
 8011b40:	2300      	movs	r3, #0
 8011b42:	b570      	push	{r4, r5, r6, lr}
 8011b44:	4d06      	ldr	r5, [pc, #24]	@ (8011b60 <_fstat_r+0x20>)
 8011b46:	0004      	movs	r4, r0
 8011b48:	0008      	movs	r0, r1
 8011b4a:	0011      	movs	r1, r2
 8011b4c:	602b      	str	r3, [r5, #0]
 8011b4e:	f7f1 f973 	bl	8002e38 <_fstat>
 8011b52:	1c43      	adds	r3, r0, #1
 8011b54:	d103      	bne.n	8011b5e <_fstat_r+0x1e>
 8011b56:	682b      	ldr	r3, [r5, #0]
 8011b58:	2b00      	cmp	r3, #0
 8011b5a:	d000      	beq.n	8011b5e <_fstat_r+0x1e>
 8011b5c:	6023      	str	r3, [r4, #0]
 8011b5e:	bd70      	pop	{r4, r5, r6, pc}
 8011b60:	20001da8 	.word	0x20001da8

08011b64 <_isatty_r>:
 8011b64:	2300      	movs	r3, #0
 8011b66:	b570      	push	{r4, r5, r6, lr}
 8011b68:	4d06      	ldr	r5, [pc, #24]	@ (8011b84 <_isatty_r+0x20>)
 8011b6a:	0004      	movs	r4, r0
 8011b6c:	0008      	movs	r0, r1
 8011b6e:	602b      	str	r3, [r5, #0]
 8011b70:	f7f1 f970 	bl	8002e54 <_isatty>
 8011b74:	1c43      	adds	r3, r0, #1
 8011b76:	d103      	bne.n	8011b80 <_isatty_r+0x1c>
 8011b78:	682b      	ldr	r3, [r5, #0]
 8011b7a:	2b00      	cmp	r3, #0
 8011b7c:	d000      	beq.n	8011b80 <_isatty_r+0x1c>
 8011b7e:	6023      	str	r3, [r4, #0]
 8011b80:	bd70      	pop	{r4, r5, r6, pc}
 8011b82:	46c0      	nop			@ (mov r8, r8)
 8011b84:	20001da8 	.word	0x20001da8

08011b88 <_init>:
 8011b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b8a:	46c0      	nop			@ (mov r8, r8)
 8011b8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011b8e:	bc08      	pop	{r3}
 8011b90:	469e      	mov	lr, r3
 8011b92:	4770      	bx	lr

08011b94 <_fini>:
 8011b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011b96:	46c0      	nop			@ (mov r8, r8)
 8011b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011b9a:	bc08      	pop	{r3}
 8011b9c:	469e      	mov	lr, r3
 8011b9e:	4770      	bx	lr
