
.\rom_0x08003000.elf:     file format elf32-littlearm
.\rom_0x08003000.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x08003000

Program Header:
0x70000001 off    0x0000d960 vaddr 0x0800d960 paddr 0x0800d960 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00000000 vaddr 0x08000000 paddr 0x08000000 align 2**15
         filesz 0x0000eeb0 memsz 0x0000eeb0 flags r-x
    LOAD off    0x00010000 vaddr 0x20000000 paddr 0x0800eeb0 align 2**15
         filesz 0x00000588 memsz 0x000005f4 flags rw-
private flags = 5000202: [Version5 EABI] [soft-float ABI] [has entry point]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a960  08003000  08003000  00003000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0800d960  0800d960  0000d960  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .rodata       00001548  0800d968  0800d968  0000d968  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000588  20000000  0800eeb0  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          0000006c  20000588  0800f438  00010588  2**2
                  ALLOC
  5 .debug_info   00006f90  00000000  00000000  00010588  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001659  00000000  00000000  00017518  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_aranges 000001e0  00000000  00000000  00018b78  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000020d7  00000000  00000000  00018d58  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000f10  00000000  00000000  0001ae2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .comment      00000030  00000000  00000000  0001bd3f  2**0
                  CONTENTS, READONLY
 11 .ARM.attributes 00000031  00000000  00000000  0001bd6f  2**0
                  CONTENTS, READONLY
 12 .debug_frame  000010dc  00000000  00000000  0001bda0  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    0000227f  00000000  00000000  0001ce7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000023f8  00000000  00000000  0001f0fb  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
08003000 l    d  .text	00000000 .text
0800d960 l    d  .ARM.exidx	00000000 .ARM.exidx
0800d968 l    d  .rodata	00000000 .rodata
20000000 l    d  .data	00000000 .data
20000588 l    d  .bss	00000000 .bss
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 crt0.o
20004fff l       *ABS*	00000000 RAM_END
20004c00 l       *ABS*	00000000 PSP_BASE
20004c00 l       *ABS*	00000000 MSP_LIMIT
20005000 l       *ABS*	00000000 MSP_BASE
00000400 l       *ABS*	00000000 MSP_SIZE
00000000 l    df *ABS*	00000000 clock.c
00000000 l    df *ABS*	00000000 core_cm3.c
00000000 l    df *ABS*	00000000 graphics.c
0800d968 l       .rodata	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 jog_key.c
00000000 l    df *ABS*	00000000 key.c
00000000 l    df *ABS*	00000000 led.c
00000000 l    df *ABS*	00000000 main.c
0800e970 l       .rodata	00000000 .LANCHOR0
0800e970 l     O .rodata	0000000c color
00000000 l    df *ABS*	00000000 runtime.c
20000588 l       .bss	00000000 .LANCHOR0
20000588 l     O .bss	00000004 heap.4838
00000000 l    df *ABS*	00000000 stm32f10x_it.c
08003e9c l     F .text	00000038 Stack_Dump
08003ed4 l     F .text	000000f2 Fault_Report
2000058c l       .bss	00000000 .LANCHOR1
0800e97c l       .rodata	00000000 .LANCHOR0
0800e97c l     O .rodata	00000020 Stack_reg
0800e99c l     O .rodata	00000020 EXTI9_5_LUT.4915
0800e9bc l     O .rodata	00000010 EXTI15_10_LUT.4919
00000000 l    df *ABS*	00000000 systick.c
00000000 l    df *ABS*	00000000 timer.c
00000000 l    df *ABS*	00000000 uart.c
00000000 l    df *ABS*	00000000 asm_fuction.o
00000000 l    df *ABS*	00000000 lcd.c
200005a0 l       .bss	00000000 .LANCHOR0
00000000 l    df *ABS*	00000000 atoi.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strtol.c
00000000 l    df *ABS*	00000000 vsprintf.c
00000000 l    df *ABS*	00000000 impure.c
2000000c l     O .data	000000f0 impure_data
00000000 l    df *ABS*	00000000 vfprintf.c
0800ead4 l       .rodata	00000000 .LANCHOR0
0800ead4 l     O .rodata	00000010 blanks.6752
0800eae4 l     O .rodata	00000010 zeroes.6753
00000000 l    df *ABS*	00000000 dtoa.c
08008dd0 l     F .text	0000014a quorem
00000000 l    df *ABS*	00000000 locale.c
200000fc l       .data	00000000 .LANCHOR0
200000fc l     O .data	00000020 lc_ctype_charset
20000120 l     O .data	00000020 lc_message_charset
20000140 l     O .data	00000038 lconv
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
20000178 l       .data	00000000 .LANCHOR0
200005bc l       .bss	00000000 .LANCHOR1
00000000 l    df *ABS*	00000000 memchr-stub.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 mprec.c
0800eaf8 l       .rodata	00000000 .LANCHOR0
0800eaf8 l     O .rodata	0000000c p05.5301
00000000 l    df *ABS*	00000000 s_fpclassify.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 vfprintf.c
0800ec20 l       .rodata	00000000 .LANCHOR0
0800ec20 l     O .rodata	00000010 blanks.6696
0800ec30 l     O .rodata	00000010 zeroes.6697
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 _udivsi3.o
0800c6d0 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _arm_muldivdf3.o
00000000 l    df *ABS*	00000000 _arm_cmpdf2.o
00000000 l    df *ABS*	00000000 _arm_fixdfsi.o
00000000 l    df *ABS*	00000000 _arm_fixunsdfsi.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 bpabi.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 
080031e8 g     F .text	00000006 __set_PRIMASK
0800ae70 g     F .text	00000034 _mprec_log10
0800aeec g     F .text	0000005e __any_on
0800ebd0 g     O .rodata	00000028 __mprec_tinytens
0800d1b4 g     F .text	00000012 .hidden __aeabi_dcmple
0800c5dc g     F .text	0000001a cleanup_glue
0800d2dc g     F .text	00000030 .hidden __gnu_uldivmod_helper
08003b5c g     F .text	00000026 Key_Poll_Init
0800d0f0 g     F .text	0000007a .hidden __cmpdf2
0800d0f0 g     F .text	0000007a .hidden __eqdf2
20000000 g     O .data	00000002 BACK_COLOR
0800d30c g     F .text	00000352 .hidden __divdi3
0800cc60 g     F .text	0000005a .hidden __floatdidf
08007900 g     F .text	0000001a vsprintf
08003ffc g     F .text	0000007a HardFault_Handler
08009ea8 g     F .text	00000052 _setlocale_r
0800d970 g     O .rodata	00001000 eng8x16
080039b8 g     F .text	00000034 Jog_Get_Pressed
0800a610 g     F .text	00000002 __malloc_unlock
08004da0 g     F .text	0000005e Lcd_Write_RAM_Prepare
20000594 g     O .bss	00000004 USART1_rx_data
080031f0 g     F .text	00000006 __get_FAULTMASK
08004144 g     F .text	00000006 SysTick_Handler
08003210 g     F .text	00000004 __REV
0800c080 g     F .text	000000ce memmove
0800495c g     F .text	00000062 Lcd_Reset
0800413c g     F .text	00000006 PendSV_Handler
08004134 g     F .text	00000006 NMI_Handler
0800a614 g     F .text	0000006c _Balloc
08004190 g     F .text	00000032 EXTI3_IRQHandler
0800d0e0 g     F .text	0000008a .hidden __gtdf2
0800324c g     F .text	00000006 __STREXW
08003234 g     F .text	00000006 __LDREXW
200005f0 g     O .bss	00000004 errno
0800d17c g     F .text	00000010 .hidden __aeabi_cdcmple
200005ac g     O .bss	00000002 POINT_COLOR
08003cc4 g     F .text	00000166 Main
080049c0 g     F .text	00000052 Lcd_WR_REG
0800a564 g     F .text	000000a6 memcpy
0800d16c g     F .text	00000020 .hidden __aeabi_cdrcmple
08003c80 g     F .text	0000001c LED_Display
080055f4 g     F .text	00000006 Lcd_Clr_Screen
0800791c g     F .text	000014b4 _svfprintf_r
0800cbf0 g     F .text	00000022 .hidden __floatsidf
0800d0e8 g     F .text	00000082 .hidden __ltdf2
08004a14 g     F .text	00000052 Lcd_WR_DATA
08003cb0 g     F .text	00000012 LED_All_Off
0800d280 g     F .text	00000000 .hidden __aeabi_uldivmod
0800af4c g     F .text	00000050 __fpclassifyd
0800ae10 g     F .text	0000005e __ratio
0800321c g     F .text	00000006 __RBIT
20000000 g       .data	00000000 __RW_BASE__
08009f44 g     F .text	00000010 malloc
0800c6d0 g     F .text	0000025c .hidden __udivsi3
0800eb08 g     O .rodata	000000c8 __mprec_tens
08004110 g     F .text	00000024 UsageFault_Handler
080031f8 g     F .text	00000006 __set_FAULTMASK
08009efc g     F .text	0000000a __locale_charset
0800d240 g     F .text	00000040 .hidden __fixunsdfsi
200005bc g     O .bss	00000004 __malloc_top_pad
2000011c g     O .data	00000004 __mb_cur_max
0800cbd0 g     F .text	0000001e .hidden __aeabi_ui2d
08009f20 g     F .text	00000008 _localeconv_r
08003450 g     F .text	0000022c Lcd_Puts
0800a870 g     F .text	00000012 __i2b
08005164 g     F .text	000000b8 Lcd_Fill
0800c94c g     F .text	00000000 .hidden __aeabi_drsub
0800af9c g     F .text	00000026 _sbrk_r
08003c50 g     F .text	0000002e LED_Init
0800d1a0 g     F .text	00000012 .hidden __aeabi_dcmplt
08003148 g     F .text	00000068 Clock_Init
200005e8 g     O .bss	00000004 __malloc_max_sbrked_mem
0800cc14 g     F .text	0000003a .hidden __extendsfdf2
0800cf10 g     F .text	000001d0 .hidden __aeabi_ddiv
0800c958 g     F .text	00000276 .hidden __adddf3
20000588 g       .data	00000000 __RW_LIMIT__
08004580 g     F .text	00000060 Uart1_Printf
0800aca8 g     F .text	000000ac __b2d
0800ccbc g     F .text	00000254 .hidden __aeabi_dmul
08003200 g     F .text	00000006 __get_CONTROL
0800ead0 g     O .rodata	00000004 _global_impure_ptr
0800c1f0 g     F .text	000003ea _realloc_r
080038d4 g     F .text	0000007c Jog_Poll_Init
0800d660 g     F .text	00000300 .hidden __udivdi3
0800ebf8 g     O .rodata	00000028 __mprec_bigtens
0800a744 g     F .text	00000098 __s2b
0800cbd0 g     F .text	0000001e .hidden __floatunsidf
08003e2c g     F .text	00000044 _sbrk
0800ab34 g     F .text	00000042 __mcmp
080045e0 g     F .text	00000016 Uart1_Get_Pressed
08007344 g     F .text	000003c0 Lcd_Put_Pixel
080078b0 g     F .text	0000001a strtol
08004768 g     F .text	00000042 Uart1_RX_Interrupt_Enable
080031b0 g     F .text	00000008 __get_PSP
08003bc4 g     F .text	0000008a Key_ISR_Enable
080031b8 g     F .text	00000006 __set_PSP
0800c5f8 g     F .text	000000d6 _reclaim_reent
0800a7dc g     F .text	0000003c __hi0bits
0800d1f0 g     F .text	0000004e .hidden __fixdfsi
080055fc g     F .text	000000b8 Lcd_Draw_Box
08004a68 g     F .text	00000336 Lcd_Set_Display_Mode
08004154 g     F .text	00000022 TIM4_IRQHandler
0800c958 g     F .text	00000276 .hidden __aeabi_dadd
0800d0e8 g     F .text	00000082 .hidden __ledf2
0800a9c4 g     F .text	000000b8 __pow5mult
0800cc50 g     F .text	0000006a .hidden __aeabi_ul2d
200005b8 g     O .bss	00000004 __nlocale_changed
00000000  w      *UND*	00000000 __sf_fake_stderr
080047b0 g     F .text	00000000 _HardFault_Handler
080030ec g     F .text	00000000 __start
08003224 g     F .text	00000008 __LDREXB
0800483c g     F .text	000000a2 Lcd_Write_Reg
0800770c g     F .text	00000008 _atoi_r
0800d1dc g     F .text	00000012 .hidden __aeabi_dcmpgt
0800a4d4 g     F .text	00000090 memchr
0800bee8 g     F .text	00000198 _free_r
08009f08 g     F .text	0000000c __locale_mb_cur_max
08003a64 g     F .text	000000f8 Jog_ISR_Enable
08004e00 g     F .text	00000364 Lcd_Set_Windows
0800d1c8 g     F .text	00000012 .hidden __aeabi_dcmpge
080031e0 g     F .text	00000006 __get_PRIMASK
200005b4 g     O .bss	00000004 __mlocale_changed
0800c954 g     F .text	0000027a .hidden __aeabi_dsub
20000580 g     O .data	00000004 __malloc_sbrk_base
00000588 g       *ABS*	00000000 __RW_SIZE__
0800cc50 g     F .text	0000006a .hidden __floatundidf
0800aa7c g     F .text	000000b6 __lshift
080047c2 g     F .text	00000000 _MemManage_Handler
0800b200 g     F .text	00000104 __ssprint_r
08004208 g     F .text	00000046 EXTI15_10_IRQHandler
0800367c g     F .text	00000256 Lcd_Printf
20000590 g     O .bss	00000004 USART1_rx_ready
0800eeb0 g       *ABS*	00000000 __RW_LOAD_ADDR__
08003218 g     F .text	00000004 __REVSH
0800a884 g     F .text	00000140 __multiply
200005c0 g     O .bss	00000028 __malloc_current_mallinfo
0800ad54 g     F .text	000000ba __d2b
08003b98 g     F .text	00000014 Key_Wait_Key_Released
080048e0 g     F .text	0000007a Lcd_Write_Data_16Bit
0800cbf0 g     F .text	00000022 .hidden __aeabi_i2d
08003000 g       .text	00000000 __RO_BASE__
0800c948  w    F .text	00000002 .hidden __aeabi_ldiv0
080041c4 g     F .text	00000044 EXTI9_5_IRQHandler
0800cf10 g     F .text	000001d0 .hidden __divdf3
0800aea4 g     F .text	00000046 __copybits
20000178 g     O .data	00000408 __malloc_av_
0800ccbc g     F .text	00000254 .hidden __muldf3
0800a60c g     F .text	00000002 __malloc_lock
0800bde0 g     F .text	00000062 _calloc_r
080047d4 g     F .text	00000000 _BusFault_Handler
08004298 g     F .text	000000f4 TIM2_Delay
00000000  w      *UND*	00000000 __sf_fake_stdin
0800c150 g     F .text	0000009e memset
08004078 g     F .text	0000004c MemManage_Handler
200005ec g     O .bss	00000004 __malloc_max_total_mem
200005f0 g       .bss	00000000 __ZI_LIMIT__
08003e70 g     F .text	0000002c System_Init
0800c6d0 g     F .text	00000000 .hidden __aeabi_uidiv
0800414c g     F .text	00000006 SVC_Handler
08004250 g     F .text	00000048 SysTick_OS_Tick
080039ec g     F .text	0000003c Jog_Wait_Key_Pressed
08003254 g     F .text	000001fa Lcd_Eng_Putch
08007774 g     F .text	0000013c _strtol_r
08003208 g     F .text	00000006 __set_CONTROL
08008f1c g     F .text	00000f8a _dtoa_r
08009f64 g     F .text	0000056e _malloc_r
0800cc60 g     F .text	0000005a .hidden __aeabi_l2d
0800453c g     F .text	00000042 Uart1_Send_String
08004500 g     F .text	0000003a Uart1_Send_Byte
08003b84 g     F .text	00000012 Key_Get_Pressed
08003c9c g     F .text	00000012 LED_All_On
20000598 g     O .bss	00000004 Jog_key_in
0800be44 g     F .text	000000a2 _malloc_trim_r
0800afc4 g     F .text	00000000 strcmp
080031c0 g     F .text	00000008 __get_MSP
0800eeb0 g       .rodata	00000000 __RO_LIMIT__
0800d0f0 g     F .text	0000007a .hidden __nedf2
200005b0 g     O .bss	00000004 _PathLocale
200005a0 g     O .bss	0000000c lcddev
0800521c g     F .text	00000342 Lcd_Set_Cursor
080078cc g     F .text	00000032 _vsprintf_r
08009f28 g     F .text	00000012 setlocale
08003214 g     F .text	00000004 __REV16
20000008 g     O .data	00000004 _impure_ptr
08009f1c g     F .text	00000004 __locale_cjk_lang
2000058c g     O .bss	00000004 TIM4_expired
0800b304 g     F .text	00000adc _svfiprintf_r
0000006c g       *ABS*	00000000 __ZI_SIZE__
080031c8 g     F .text	00000006 __set_MSP
0800ac64 g     F .text	00000042 __ulp
08003950 g     F .text	00000066 Jog_Get_Pressed_Calm
080056b4 g     F .text	00001c8e Lcd_Init
080047f8 g     F .text	00000042 Lcd_GPIO_Init
0800d240 g     F .text	00000040 .hidden __aeabi_d2uiz
20000588 g       .bss	00000000 __ZI_BASE__
08009f3c g     F .text	00000008 localeconv
0800c92c g     F .text	0000001a .hidden __aeabi_uidivmod
080031d8 g     F .text	00000006 __set_BASEPRI
0800d18c g     F .text	00000012 .hidden __aeabi_dcmpeq
08003bac g     F .text	00000016 Key_Wait_Key_Pressed
08004448 g     F .text	000000b8 Uart1_Init
20000584 g     O .data	00000004 __malloc_trim_threshold
08009f14 g     F .text	00000008 __locale_msgcharset
08003244 g     F .text	00000008 __STREXH
0800ab78 g     F .text	000000ea __mdiff
0800d1f0 g     F .text	0000004e .hidden __aeabi_d2iz
20000004 g     O .data	00000004 __ctype_ptr__
0800322c g     F .text	00000008 __LDREXH
00000000  w      *UND*	00000000 __sf_fake_stdout
08007704 g     F .text	00000008 atoi
0800e9cc g     O .rodata	00000101 _ctype_
0800c948  w    F .text	00000002 .hidden __aeabi_idiv0
08004610 g     F .text	0000009c Uart1_Get_String
08005560 g     F .text	00000094 Lcd_Draw_Back_Color
080040c4 g     F .text	0000004c BusFault_Handler
08004178 g     F .text	00000016 USART1_IRQHandler
08007714 g     F .text	0000005e strlen
0800438c g     F .text	000000b6 TIM4_Repeat_Interrupt_Enable
080047e6 g     F .text	00000000 _UsageFault_Handler
080031d0 g     F .text	00000006 __get_BASEPRI
0800d17c g     F .text	00000010 .hidden __aeabi_cdcmpeq
0800d0e0 g     F .text	0000008a .hidden __gedf2
080045f8 g     F .text	00000018 Uart1_Get_Char
0800d2ac g     F .text	00000030 .hidden __gnu_ldivmod_helper
0800cc14 g     F .text	0000003a .hidden __aeabi_f2d
08003a28 g     F .text	0000003c Jog_Wait_Key_Released
0800323c g     F .text	00000008 __STREXB
0800c954 g     F .text	0000027a .hidden __subdf3
0800a818 g     F .text	00000056 __lo0bits
2000059c g     O .bss	00000004 Jog_key
08003fc8 g     F .text	00000032 Invalid_ISR
080046ac g     F .text	000000ba Uart1_Get_Int_Num
08009f54 g     F .text	00000010 free
0800a6b8 g     F .text	0000008c __multadd
0800a680 g     F .text	00000036 _Bfree



Disassembly of section .text:

08003000 <__RO_BASE__>:
 8003000:	20005000 	andcs	r5, r0, r0
 8003004:	080030ed 	stmdaeq	r0, {r0, r2, r3, r5, r6, r7, ip, sp}
 8003008:	08004135 	stmdaeq	r0, {r0, r2, r4, r5, r8, lr}
 800300c:	080047b1 	stmdaeq	r0, {r0, r4, r5, r7, r8, r9, sl, lr}
 8003010:	080047c3 	stmdaeq	r0, {r0, r1, r6, r7, r8, r9, sl, lr}
 8003014:	080047d5 	stmdaeq	r0, {r0, r2, r4, r6, r7, r8, r9, sl, lr}
 8003018:	080047e7 	stmdaeq	r0, {r0, r1, r2, r5, r6, r7, r8, r9, sl, lr}
 800301c:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003020:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003024:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003028:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 800302c:	0800414d 	stmdaeq	r0, {r0, r2, r3, r6, r8, lr}
 8003030:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003034:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003038:	0800413d 	stmdaeq	r0, {r0, r2, r3, r4, r5, r8, lr}
 800303c:	08004145 	stmdaeq	r0, {r0, r2, r6, r8, lr}
 8003040:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003044:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003048:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 800304c:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003050:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003054:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003058:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 800305c:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003060:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003064:	08004191 	stmdaeq	r0, {r0, r4, r7, r8, lr}
 8003068:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 800306c:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003070:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003074:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003078:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 800307c:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003080:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003084:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003088:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 800308c:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003090:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003094:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 8003098:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 800309c:	080041c5 	stmdaeq	r0, {r0, r2, r6, r7, r8, lr}
 80030a0:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 80030a4:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 80030a8:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 80030ac:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 80030b0:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 80030b4:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 80030b8:	08004155 	stmdaeq	r0, {r0, r2, r4, r6, r8, lr}
 80030bc:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 80030c0:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 80030c4:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 80030c8:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 80030cc:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 80030d0:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 80030d4:	08004179 	stmdaeq	r0, {r0, r3, r4, r5, r6, r8, lr}
 80030d8:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 80030dc:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 80030e0:	08004209 	stmdaeq	r0, {r0, r3, r9, lr}
 80030e4:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}
 80030e8:	08003fc9 	stmdaeq	r0, {r0, r3, r6, r7, r8, r9, sl, fp, ip, sp}

080030ec <__start>:
	.extern __RO_LIMIT__
	.extern __RW_BASE__
	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__RO_LIMIT__
 80030ec:	4810      	ldr	r0, [pc, #64]	; (8003130 <__start+0x44>)
	ldr		r1, =__RW_BASE__
 80030ee:	4911      	ldr	r1, [pc, #68]	; (8003134 <__start+0x48>)
	ldr		r3, =__ZI_BASE__
 80030f0:	4b11      	ldr	r3, [pc, #68]	; (8003138 <__start+0x4c>)

	cmp		r0, r1
 80030f2:	4288      	cmp	r0, r1
	beq		2f
 80030f4:	d006      	beq.n	8003104 <__start+0x18>

1:
	cmp		r1, r3
 80030f6:	4299      	cmp	r1, r3
	ittt	lo
 80030f8:	bf3e      	ittt	cc
	ldrlo	r2, [r0], #4
 80030fa:	f850 2b04 	ldrcc.w	r2, [r0], #4
	strlo	r2, [r1], #4
 80030fe:	f841 2b04 	strcc.w	r2, [r1], #4
	blo		1b
 8003102:	e7f8      	bcc.n	80030f6 <__start+0xa>

2:
	ldr		r1, =__ZI_LIMIT__
 8003104:	490d      	ldr	r1, [pc, #52]	; (800313c <__start+0x50>)
	mov		r2, #0x0
 8003106:	f04f 0200 	mov.w	r2, #0
3:
	cmp		r3, r1
 800310a:	428b      	cmp	r3, r1
	itt		lo
 800310c:	bf3c      	itt	cc
	strlo	r2, [r3], #4
 800310e:	f843 2b04 	strcc.w	r2, [r3], #4
	blo		3b
 8003112:	e7fa      	bcc.n	800310a <__start+0x1e>
	.equ PSP_BASE,	(MSP_LIMIT)
	.equ MSP_BASE,	(RAM_END + 1)
	.equ MSP_SIZE,	(1*1024)
	.equ MSP_LIMIT,	(MSP_BASE - MSP_SIZE)

	bl 		Clock_Init
 8003114:	f000 f818 	bl	8003148 <Clock_Init>
	bl		System_Init
 8003118:	f000 feaa 	bl	8003e70 <System_Init>

	ldr		r0, =PSP_BASE
 800311c:	4808      	ldr	r0, [pc, #32]	; (8003140 <__start+0x54>)
	msr		psp, r0
 800311e:	f380 8809 	msr	PSP, r0
	ldr		r0, =(0x1<<1)|(0x0<<0)
 8003122:	4808      	ldr	r0, [pc, #32]	; (8003144 <__start+0x58>)
	msr		control, r0
 8003124:	f380 8814 	msr	CONTROL, r0

	bl		Main
 8003128:	f000 fdcc 	bl	8003cc4 <Main>

	b		.
 800312c:	e7fe      	b.n	800312c <__start+0x40>
 800312e:	eeb00000 	cdp	0, 11, cr0, cr0, cr0, {0}
	.extern __RO_LIMIT__
	.extern __RW_BASE__
	.extern __ZI_BASE__
	.extern __ZI_LIMIT__

	ldr		r0, =__RO_LIMIT__
 8003132:	00000800 	andeq	r0, r0, r0, lsl #16
	ldr		r1, =__RW_BASE__
 8003136:	05882000 	streq	r2, [r8]
	ldr		r3, =__ZI_BASE__
 800313a:	05f02000 	ldrbeq	r2, [r0, #0]!
	ldrlo	r2, [r0], #4
	strlo	r2, [r1], #4
	blo		1b

2:
	ldr		r1, =__ZI_LIMIT__
 800313e:	4c002000 	stcmi	0, cr2, [r0], {-0}
	.equ MSP_LIMIT,	(MSP_BASE - MSP_SIZE)

	bl 		Clock_Init
	bl		System_Init

	ldr		r0, =PSP_BASE
 8003142:	00022000 	andeq	r2, r2, r0
	...

08003148 <Clock_Init>:
#include "device_driver.h"

void Clock_Init(void)
{
	RCC->CR = 0x1;
 8003148:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800314c:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003150:	2201      	movs	r2, #1
 8003152:	601a      	str	r2, [r3, #0]

	Macro_Set_Bit(RCC->CR, 16);
 8003154:	681a      	ldr	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 17));
 8003156:	4619      	mov	r1, r3

void Clock_Init(void)
{
	RCC->CR = 0x1;

	Macro_Set_Bit(RCC->CR, 16);
 8003158:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800315c:	601a      	str	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 17));
 800315e:	680a      	ldr	r2, [r1, #0]
 8003160:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003164:	0390      	lsls	r0, r2, #14
 8003166:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800316a:	d5f8      	bpl.n	800315e <Clock_Init+0x16>

	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);
 800316c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003170:	f2c0 021d 	movt	r2, #29
 8003174:	605a      	str	r2, [r3, #4]

	Macro_Set_Bit(RCC->CR, 24);
 8003176:	681a      	ldr	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 25));
 8003178:	4619      	mov	r1, r3
	Macro_Set_Bit(RCC->CR, 16);
	while(!Macro_Check_Bit_Set(RCC->CR, 17));

	RCC->CFGR = ((9-2)<<18)|(0<<17)|(1<<16)|(0<<11)|(4<<8)|(0<<4)|(0<<0);

	Macro_Set_Bit(RCC->CR, 24);
 800317a:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800317e:	601a      	str	r2, [r3, #0]
	while(!Macro_Check_Bit_Set(RCC->CR, 25));
 8003180:	680a      	ldr	r2, [r1, #0]
 8003182:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003186:	0192      	lsls	r2, r2, #6
 8003188:	f2c4 0302 	movt	r3, #16386	; 0x4002
 800318c:	d5f8      	bpl.n	8003180 <Clock_Init+0x38>

	Macro_Write_Block(FLASH->ACR, 0x3, 0x2, 0);
 800318e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003192:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003196:	6811      	ldr	r1, [r2, #0]
 8003198:	f021 0103 	bic.w	r1, r1, #3
 800319c:	f041 0102 	orr.w	r1, r1, #2
 80031a0:	6011      	str	r1, [r2, #0]
	Macro_Write_Block(RCC->CFGR, 0x3, 0x2, 0);
 80031a2:	685a      	ldr	r2, [r3, #4]
 80031a4:	f022 0203 	bic.w	r2, r2, #3
 80031a8:	f042 0202 	orr.w	r2, r2, #2
 80031ac:	605a      	str	r2, [r3, #4]
 80031ae:	4770      	bx	lr

080031b0 <__get_PSP>:
uint32_t __get_PSP(void) __attribute__( ( naked ) );
uint32_t __get_PSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, psp\n\t" 
 80031b0:	f3ef 8009 	mrs	r0, PSP
 80031b4:	4600      	mov	r0, r0
 80031b6:	4770      	bx	lr

080031b8 <__set_PSP>:
 * (process stack pointer) Cortex processor register
 */
void __set_PSP(uint32_t topOfProcStack) __attribute__( ( naked ) );
void __set_PSP(uint32_t topOfProcStack)
{
  __ASM volatile ("MSR psp, %0\n\t"
 80031b8:	f380 8809 	msr	PSP, r0
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop

080031c0 <__get_MSP>:
uint32_t __get_MSP(void) __attribute__( ( naked ) );
uint32_t __get_MSP(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, msp\n\t" 
 80031c0:	f3ef 8008 	mrs	r0, MSP
 80031c4:	4600      	mov	r0, r0
 80031c6:	4770      	bx	lr

080031c8 <__set_MSP>:
 * (main stack pointer) Cortex processor register
 */
void __set_MSP(uint32_t topOfMainStack) __attribute__( ( naked ) );
void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0\n\t"
 80031c8:	f380 8808 	msr	MSP, r0
 80031cc:	4770      	bx	lr
 80031ce:	bf00      	nop

080031d0 <__get_BASEPRI>:
 */
uint32_t __get_BASEPRI(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, basepri_max" : "=r" (result) );
 80031d0:	f3ef 8012 	mrs	r0, BASEPRI_MAX
  return(result);
}
 80031d4:	4770      	bx	lr
 80031d6:	bf00      	nop

080031d8 <__set_BASEPRI>:
 *
 * Set the base priority register
 */
void __set_BASEPRI(uint32_t value)
{
  __ASM volatile ("MSR basepri, %0" : : "r" (value) );
 80031d8:	f380 8811 	msr	BASEPRI, r0
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop

080031e0 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80031e0:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop

080031e8 <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
 80031e8:	f380 8810 	msr	PRIMASK, r0
 80031ec:	4770      	bx	lr
 80031ee:	bf00      	nop

080031f0 <__get_FAULTMASK>:
 */
uint32_t __get_FAULTMASK(void)
{
  uint32_t result=0;
  
  __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 80031f0:	f3ef 8013 	mrs	r0, FAULTMASK
  return(result);
}
 80031f4:	4770      	bx	lr
 80031f6:	bf00      	nop

080031f8 <__set_FAULTMASK>:
 *
 * Set the fault mask register
 */
void __set_FAULTMASK(uint32_t faultMask)
{
  __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) );
 80031f8:	f380 8813 	msr	FAULTMASK, r0
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop

08003200 <__get_CONTROL>:
 */
uint32_t __get_CONTROL(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, control" : "=r" (result) );
 8003200:	f3ef 8014 	mrs	r0, CONTROL
  return(result);
}
 8003204:	4770      	bx	lr
 8003206:	bf00      	nop

08003208 <__set_CONTROL>:
 *
 * Set the control register
 */
void __set_CONTROL(uint32_t control)
{
  __ASM volatile ("MSR control, %0" : : "r" (control) );
 8003208:	f380 8814 	msr	CONTROL, r0
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop

08003210 <__REV>:
 */
uint32_t __REV(uint32_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev %0, %1" : "=r" (result) : "r" (value) );
 8003210:	ba00      	rev	r0, r0
  return(result);
}
 8003212:	4770      	bx	lr

08003214 <__REV16>:
 */
uint32_t __REV16(uint16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("rev16 %0, %1" : "=r" (result) : "r" (value) );
 8003214:	ba40      	rev16	r0, r0
  return(result);
}
 8003216:	4770      	bx	lr

08003218 <__REVSH>:
 */
int32_t __REVSH(int16_t value)
{
  uint32_t result=0;
  
  __ASM volatile ("revsh %0, %1" : "=r" (result) : "r" (value) );
 8003218:	bac0      	revsh	r0, r0
  return(result);
}
 800321a:	4770      	bx	lr

0800321c <__RBIT>:
 */
uint32_t __RBIT(uint32_t value)
{
  uint32_t result=0;
  
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800321c:	fa90 f0a0 	rbit	r0, r0
   return(result);
}
 8003220:	4770      	bx	lr
 8003222:	bf00      	nop

08003224 <__LDREXB>:
 */
uint8_t __LDREXB(uint8_t *addr)
{
    uint8_t result=0;
  
   __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) );
 8003224:	e8d0 0f4f 	ldrexb	r0, [r0]
   return(result);
}
 8003228:	b2c0      	uxtb	r0, r0
 800322a:	4770      	bx	lr

0800322c <__LDREXH>:
 */
uint16_t __LDREXH(uint16_t *addr)
{
    uint16_t result=0;
  
   __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) );
 800322c:	e8d0 0f5f 	ldrexh	r0, [r0]
   return(result);
}
 8003230:	b280      	uxth	r0, r0
 8003232:	4770      	bx	lr

08003234 <__LDREXW>:
 */
uint32_t __LDREXW(uint32_t *addr)
{
    uint32_t result=0;
  
   __ASM volatile ("ldrex %0, [%1]" : "=r" (result) : "r" (addr) );
 8003234:	e850 0f00 	ldrex	r0, [r0]
   return(result);
}
 8003238:	4770      	bx	lr
 800323a:	bf00      	nop

0800323c <__STREXB>:
 */
uint32_t __STREXB(uint8_t value, uint8_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexb %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 800323c:	e8c1 0f43 	strexb	r3, r0, [r1]
 8003240:	4618      	mov	r0, r3
   return(result);
}
 8003242:	4770      	bx	lr

08003244 <__STREXH>:
 */
uint32_t __STREXH(uint16_t value, uint16_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strexh %0, %2, [%1]" : "=&r" (result) : "r" (addr), "r" (value) );
 8003244:	e8c1 0f53 	strexh	r3, r0, [r1]
 8003248:	4618      	mov	r0, r3
   return(result);
}
 800324a:	4770      	bx	lr

0800324c <__STREXW>:
 */
uint32_t __STREXW(uint32_t value, uint32_t *addr)
{
   uint32_t result=0;
  
   __ASM volatile ("strex %0, %2, [%1]" : "=r" (result) : "r" (addr), "r" (value) );
 800324c:	e841 0000 	strex	r0, r0, [r1]
   return(result);
}
 8003250:	4770      	bx	lr
 8003252:	bf00      	nop

08003254 <Lcd_Eng_Putch>:

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
 8003254:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	unsigned offset,loop;
	unsigned char xs,ys;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};     
 8003258:	f64d 1468 	movw	r4, #55656	; 0xd968
 800325c:	f6c0 0400 	movt	r4, #2048	; 0x800

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
 8003260:	b093      	sub	sp, #76	; 0x4c
 8003262:	4680      	mov	r8, r0
 8003264:	4689      	mov	r9, r1
	unsigned offset,loop;
	unsigned char xs,ys;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};     
 8003266:	6820      	ldr	r0, [r4, #0]
 8003268:	6861      	ldr	r1, [r4, #4]
 800326a:	ae08      	add	r6, sp, #32
 800326c:	c603      	stmia	r6!, {r0, r1}

#define COPY(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)=*(A+loop);
#define OR(A,B) 	for(loop=0;loop<32;loop++) *(B+loop)|=*(A+loop);

void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
 800326e:	9d1c      	ldr	r5, [sp, #112]	; 0x70
 8003270:	4694      	mov	ip, r2
 8003272:	eb04 1505 	add.w	r5, r4, r5, lsl #4
 8003276:	f855 0f08 	ldr.w	r0, [r5, #8]!
 800327a:	469a      	mov	sl, r3
 800327c:	6869      	ldr	r1, [r5, #4]
 800327e:	68aa      	ldr	r2, [r5, #8]
 8003280:	68eb      	ldr	r3, [r5, #12]
 8003282:	ac0a      	add	r4, sp, #40	; 0x28
 8003284:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003286:	9f1d      	ldr	r7, [sp, #116]	; 0x74
 8003288:	6928      	ldr	r0, [r5, #16]
 800328a:	6969      	ldr	r1, [r5, #20]
 800328c:	69aa      	ldr	r2, [r5, #24]
 800328e:	69eb      	ldr	r3, [r5, #28]
 8003290:	9e1e      	ldr	r6, [sp, #120]	; 0x78
 8003292:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003294:	1e78      	subs	r0, r7, #1
 8003296:	4242      	negs	r2, r0
 8003298:	4142      	adcs	r2, r0
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
				else if( (zx==2)&&(zy==1) )
 800329a:	1ebc      	subs	r4, r7, #2
 800329c:	4267      	negs	r7, r4
 800329e:	4167      	adcs	r7, r4
 80032a0:	1e75      	subs	r5, r6, #1
 80032a2:	4269      	negs	r1, r5
 80032a4:	4169      	adcs	r1, r5
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 80032a6:	3e02      	subs	r6, #2
 80032a8:	4273      	negs	r3, r6
 80032aa:	4173      	adcs	r3, r6
 80032ac:	fa1f f989 	uxth.w	r9, r9
 80032b0:	f8cd 901c 	str.w	r9, [sp, #28]
 80032b4:	fa1f f888 	uxth.w	r8, r8
 80032b8:	ea02 0601 	and.w	r6, r2, r1
 80032bc:	401a      	ands	r2, r3
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
 80032be:	403b      	ands	r3, r7
 80032c0:	f8cd 800c 	str.w	r8, [sp, #12]
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
				else if( (zx==2)&&(zy==1) )
 80032c4:	4039      	ands	r1, r7
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
 80032c6:	9306      	str	r3, [sp, #24]
 80032c8:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80032cc:	2300      	movs	r3, #0
					Lcd_Put_Pixel(x+xs,y+2*ys,bkcolor);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,bkcolor);
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,bkcolor);
 80032ce:	fa1f fa8a 	uxth.w	sl, sl
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,color);
 80032d2:	fa1f f98c 	uxth.w	r9, ip
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
				else if( (zx==2)&&(zy==1) )
 80032d6:	9101      	str	r1, [sp, #4]
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 80032d8:	9204      	str	r2, [sp, #16]
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
 80032da:	9302      	str	r3, [sp, #8]
 80032dc:	9a02      	ldr	r2, [sp, #8]
 80032de:	9f07      	ldr	r7, [sp, #28]
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
 80032e0:	f108 0301 	add.w	r3, r8, #1
 80032e4:	b29b      	uxth	r3, r3
 80032e6:	4417      	add	r7, r2
 80032e8:	b2bf      	uxth	r7, r7
 80032ea:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80032ee:	9305      	str	r3, [sp, #20]
 80032f0:	ab0a      	add	r3, sp, #40	; 0x28
 80032f2:	5c9d      	ldrb	r5, [r3, r2]
 80032f4:	463b      	mov	r3, r7
 80032f6:	2400      	movs	r4, #0
 80032f8:	465f      	mov	r7, fp
 80032fa:	469b      	mov	fp, r3
 80032fc:	e010      	b.n	8003320 <Lcd_Eng_Putch+0xcc>
		for(xs=0;xs<8;xs++)
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
 80032fe:	2e00      	cmp	r6, #0
 8003300:	d152      	bne.n	80033a8 <Lcd_Eng_Putch+0x154>
				else if( (zx==2)&&(zy==1) )
 8003302:	9b01      	ldr	r3, [sp, #4]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d157      	bne.n	80033b8 <Lcd_Eng_Putch+0x164>
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 8003308:	9b04      	ldr	r3, [sp, #16]
 800330a:	2b00      	cmp	r3, #0
 800330c:	d177      	bne.n	80033fe <Lcd_Eng_Putch+0x1aa>
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
 800330e:	9b06      	ldr	r3, [sp, #24]
 8003310:	2b00      	cmp	r3, #0
 8003312:	f040 8088 	bne.w	8003426 <Lcd_Eng_Putch+0x1d2>
 8003316:	3401      	adds	r4, #1
 8003318:	1cbb      	adds	r3, r7, #2
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
 800331a:	2c08      	cmp	r4, #8
 800331c:	b29f      	uxth	r7, r3
 800331e:	d02f      	beq.n	8003380 <Lcd_Eng_Putch+0x12c>
		{
			if(temp[ys]&bitmask[xs])
 8003320:	ab08      	add	r3, sp, #32
 8003322:	5d1a      	ldrb	r2, [r3, r4]
 8003324:	4215      	tst	r5, r2
 8003326:	d1ea      	bne.n	80032fe <Lcd_Eng_Putch+0xaa>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,color);
				}
			} 
			else
			{
				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,bkcolor);
 8003328:	2e00      	cmp	r6, #0
 800332a:	d135      	bne.n	8003398 <Lcd_Eng_Putch+0x144>
				else if( (zx==2)&&(zy==1) )
 800332c:	9b01      	ldr	r3, [sp, #4]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d14e      	bne.n	80033d0 <Lcd_Eng_Putch+0x17c>
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,bkcolor);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,bkcolor);
				}
				else if( (zx==1)&&(zy==2) )
 8003332:	9b04      	ldr	r3, [sp, #16]
 8003334:	2b00      	cmp	r3, #0
 8003336:	d157      	bne.n	80033e8 <Lcd_Eng_Putch+0x194>
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,bkcolor);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,bkcolor);
				}
				else if( (zx==2)&&(zy==2) )
 8003338:	9b06      	ldr	r3, [sp, #24]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d0eb      	beq.n	8003316 <Lcd_Eng_Putch+0xc2>
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,bkcolor);
 800333e:	4638      	mov	r0, r7
 8003340:	9905      	ldr	r1, [sp, #20]
 8003342:	4652      	mov	r2, sl
 8003344:	f003 fffe 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys,bkcolor);
 8003348:	f107 0c01 	add.w	ip, r7, #1
 800334c:	fa1f fc8c 	uxth.w	ip, ip
 8003350:	4660      	mov	r0, ip
 8003352:	4641      	mov	r1, r8
 8003354:	4652      	mov	r2, sl
 8003356:	f8cd c000 	str.w	ip, [sp]
 800335a:	f003 fff3 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs,y+2*ys,bkcolor);
 800335e:	4638      	mov	r0, r7
 8003360:	4641      	mov	r1, r8
 8003362:	4652      	mov	r2, sl
 8003364:	f003 ffee 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,bkcolor);
 8003368:	f8dd c000 	ldr.w	ip, [sp]
 800336c:	9905      	ldr	r1, [sp, #20]
 800336e:	4660      	mov	r0, ip
 8003370:	4652      	mov	r2, sl
 8003372:	3401      	adds	r4, #1
 8003374:	f003 ffe6 	bl	8007344 <Lcd_Put_Pixel>
 8003378:	1cbb      	adds	r3, r7, #2
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
 800337a:	2c08      	cmp	r4, #8
 800337c:	b29f      	uxth	r7, r3
 800337e:	d1cf      	bne.n	8003320 <Lcd_Eng_Putch+0xcc>
 8003380:	9b02      	ldr	r3, [sp, #8]
 8003382:	f108 0802 	add.w	r8, r8, #2
 8003386:	3301      	adds	r3, #1
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};     

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
 8003388:	2b10      	cmp	r3, #16
 800338a:	9302      	str	r3, [sp, #8]
 800338c:	fa1f f888 	uxth.w	r8, r8
 8003390:	d1a4      	bne.n	80032dc <Lcd_Eng_Putch+0x88>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,bkcolor);
				}   	
			}
		}
	}
}
 8003392:	b013      	add	sp, #76	; 0x4c
 8003394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003398:	9803      	ldr	r0, [sp, #12]
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,color);
				}
			} 
			else
			{
				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,bkcolor);
 800339a:	4659      	mov	r1, fp
 800339c:	4420      	add	r0, r4
 800339e:	b280      	uxth	r0, r0
 80033a0:	4652      	mov	r2, sl
 80033a2:	f003 ffcf 	bl	8007344 <Lcd_Put_Pixel>
 80033a6:	e7b6      	b.n	8003316 <Lcd_Eng_Putch+0xc2>
 80033a8:	9803      	ldr	r0, [sp, #12]
		for(xs=0;xs<8;xs++)
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
 80033aa:	4659      	mov	r1, fp
 80033ac:	4420      	add	r0, r4
 80033ae:	b280      	uxth	r0, r0
 80033b0:	464a      	mov	r2, r9
 80033b2:	f003 ffc7 	bl	8007344 <Lcd_Put_Pixel>
 80033b6:	e7ae      	b.n	8003316 <Lcd_Eng_Putch+0xc2>
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
 80033b8:	4638      	mov	r0, r7
 80033ba:	4659      	mov	r1, fp
 80033bc:	464a      	mov	r2, r9
 80033be:	f003 ffc1 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
 80033c2:	1c78      	adds	r0, r7, #1
 80033c4:	b280      	uxth	r0, r0
 80033c6:	4659      	mov	r1, fp
 80033c8:	464a      	mov	r2, r9
 80033ca:	f003 ffbb 	bl	8007344 <Lcd_Put_Pixel>
 80033ce:	e7a2      	b.n	8003316 <Lcd_Eng_Putch+0xc2>
			else
			{
				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,bkcolor);
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,bkcolor);
 80033d0:	4638      	mov	r0, r7
 80033d2:	4659      	mov	r1, fp
 80033d4:	4652      	mov	r2, sl
 80033d6:	f003 ffb5 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+ys,bkcolor);
 80033da:	1c78      	adds	r0, r7, #1
 80033dc:	b280      	uxth	r0, r0
 80033de:	4659      	mov	r1, fp
 80033e0:	4652      	mov	r2, sl
 80033e2:	f003 ffaf 	bl	8007344 <Lcd_Put_Pixel>
 80033e6:	e796      	b.n	8003316 <Lcd_Eng_Putch+0xc2>
 80033e8:	f8dd c00c 	ldr.w	ip, [sp, #12]
				}
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,bkcolor);
 80033ec:	4641      	mov	r1, r8
 80033ee:	44a4      	add	ip, r4
 80033f0:	fa1f fc8c 	uxth.w	ip, ip
 80033f4:	4660      	mov	r0, ip
 80033f6:	4652      	mov	r2, sl
 80033f8:	f8cd c000 	str.w	ip, [sp]
 80033fc:	e7b2      	b.n	8003364 <Lcd_Eng_Putch+0x110>
 80033fe:	f8dd c00c 	ldr.w	ip, [sp, #12]
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
 8003402:	4641      	mov	r1, r8
 8003404:	44a4      	add	ip, r4
 8003406:	fa1f fc8c 	uxth.w	ip, ip
 800340a:	4660      	mov	r0, ip
 800340c:	464a      	mov	r2, r9
 800340e:	f8cd c000 	str.w	ip, [sp]
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,color);
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys,color);
					Lcd_Put_Pixel(x+2*xs,y+2*ys,color);
 8003412:	f003 ff97 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,color);
 8003416:	f8dd c000 	ldr.w	ip, [sp]
 800341a:	9905      	ldr	r1, [sp, #20]
 800341c:	4660      	mov	r0, ip
 800341e:	464a      	mov	r2, r9
 8003420:	f003 ff90 	bl	8007344 <Lcd_Put_Pixel>
 8003424:	e777      	b.n	8003316 <Lcd_Eng_Putch+0xc2>
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,color);
 8003426:	4638      	mov	r0, r7
 8003428:	9905      	ldr	r1, [sp, #20]
 800342a:	464a      	mov	r2, r9
 800342c:	f003 ff8a 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys,color);
 8003430:	f107 0c01 	add.w	ip, r7, #1
 8003434:	fa1f fc8c 	uxth.w	ip, ip
 8003438:	4660      	mov	r0, ip
 800343a:	4641      	mov	r1, r8
 800343c:	464a      	mov	r2, r9
 800343e:	f8cd c000 	str.w	ip, [sp]
 8003442:	f003 ff7f 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs,y+2*ys,color);
 8003446:	4638      	mov	r0, r7
 8003448:	4641      	mov	r1, r8
 800344a:	464a      	mov	r2, r9
 800344c:	e7e1      	b.n	8003412 <Lcd_Eng_Putch+0x1be>
 800344e:	bf00      	nop

08003450 <Lcd_Puts>:
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, const char *str, int zx, int zy)
{
 8003450:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003454:	b097      	sub	sp, #92	; 0x5c
 8003456:	9c20      	ldr	r4, [sp, #128]	; 0x80
 8003458:	9009      	str	r0, [sp, #36]	; 0x24
     unsigned data;
   
     while(*str)
 800345a:	7825      	ldrb	r5, [r4, #0]
		}
	}
}

void Lcd_Puts(int x, int y, int color, int bkcolor, const char *str, int zx, int zy)
{
 800345c:	9821      	ldr	r0, [sp, #132]	; 0x84
 800345e:	9f22      	ldr	r7, [sp, #136]	; 0x88
     unsigned data;
   
     while(*str)
 8003460:	2d00      	cmp	r5, #0
 8003462:	f000 80ad 	beq.w	80035c0 <Lcd_Puts+0x170>
 8003466:	f1b0 0901 	subs.w	r9, r0, #1
 800346a:	f1d9 0b00 	rsbs	fp, r9, #0
 800346e:	eb5b 0b09 	adcs.w	fp, fp, r9
 8003472:	f1b7 0a01 	subs.w	sl, r7, #1
 8003476:	f1da 0800 	rsbs	r8, sl, #0
 800347a:	eb58 080a 	adcs.w	r8, r8, sl
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 800347e:	1ebe      	subs	r6, r7, #2
 8003480:	4277      	negs	r7, r6
 8003482:	4177      	adcs	r7, r6
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
				else if( (zx==2)&&(zy==1) )
 8003484:	f1b0 0902 	subs.w	r9, r0, #2
 8003488:	f1d9 0c00 	rsbs	ip, r9, #0
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,color);
 800348c:	fa1f fa82 	uxth.w	sl, r2
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 8003490:	ea0b 0207 	and.w	r2, fp, r7
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
				else if( (zx==2)&&(zy==1) )
 8003494:	eb5c 0c09 	adcs.w	ip, ip, r9
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 8003498:	9204      	str	r2, [sp, #16]
 800349a:	f64d 1268 	movw	r2, #55656	; 0xd968
 800349e:	b289      	uxth	r1, r1
					Lcd_Put_Pixel(x+xs,y+2*ys,bkcolor);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,bkcolor);
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,bkcolor);
 80034a0:	fa1f f983 	uxth.w	r9, r3
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
 80034a4:	ea0c 0707 	and.w	r7, ip, r7
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
				else if( (zx==2)&&(zy==1) )
 80034a8:	ea0c 0308 	and.w	r3, ip, r8
 80034ac:	00c0      	lsls	r0, r0, #3
 80034ae:	f6c0 0200 	movt	r2, #2048	; 0x800
 80034b2:	940a      	str	r4, [sp, #40]	; 0x28
 80034b4:	9107      	str	r1, [sp, #28]
 80034b6:	ea0b 0608 	and.w	r6, fp, r8
 80034ba:	9301      	str	r3, [sp, #4]
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
 80034bc:	9706      	str	r7, [sp, #24]
 80034be:	900b      	str	r0, [sp, #44]	; 0x2c
 80034c0:	9208      	str	r2, [sp, #32]
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char xs,ys;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};     
 80034c2:	9b08      	ldr	r3, [sp, #32]
 80034c4:	ac0e      	add	r4, sp, #56	; 0x38
 80034c6:	6818      	ldr	r0, [r3, #0]
 80034c8:	6859      	ldr	r1, [r3, #4]
 80034ca:	eb03 1505 	add.w	r5, r3, r5, lsl #4
 80034ce:	ab0c      	add	r3, sp, #48	; 0x30
 80034d0:	c303      	stmia	r3!, {r0, r1}
 80034d2:	f855 0f08 	ldr.w	r0, [r5, #8]!
 80034d6:	f8dd 801c 	ldr.w	r8, [sp, #28]
 80034da:	6869      	ldr	r1, [r5, #4]
 80034dc:	68aa      	ldr	r2, [r5, #8]
 80034de:	68eb      	ldr	r3, [r5, #12]
 80034e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80034e2:	69eb      	ldr	r3, [r5, #28]
 80034e4:	6928      	ldr	r0, [r5, #16]
 80034e6:	6969      	ldr	r1, [r5, #20]
 80034e8:	69aa      	ldr	r2, [r5, #24]
 80034ea:	2500      	movs	r5, #0
 80034ec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80034ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80034f0:	9502      	str	r5, [sp, #8]
 80034f2:	b29b      	uxth	r3, r3
 80034f4:	9303      	str	r3, [sp, #12]
 80034f6:	9f07      	ldr	r7, [sp, #28]
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
 80034f8:	f108 0301 	add.w	r3, r8, #1
 80034fc:	442f      	add	r7, r5
 80034fe:	b29b      	uxth	r3, r3
 8003500:	b2bf      	uxth	r7, r7
 8003502:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8003506:	9305      	str	r3, [sp, #20]
 8003508:	aa0e      	add	r2, sp, #56	; 0x38
 800350a:	463b      	mov	r3, r7
 800350c:	5d55      	ldrb	r5, [r2, r5]
 800350e:	465f      	mov	r7, fp
 8003510:	2400      	movs	r4, #0
 8003512:	469b      	mov	fp, r3
 8003514:	e011      	b.n	800353a <Lcd_Puts+0xea>
		for(xs=0;xs<8;xs++)
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
 8003516:	2e00      	cmp	r6, #0
 8003518:	d15d      	bne.n	80035d6 <Lcd_Puts+0x186>
				else if( (zx==2)&&(zy==1) )
 800351a:	9a01      	ldr	r2, [sp, #4]
 800351c:	2a00      	cmp	r2, #0
 800351e:	d162      	bne.n	80035e6 <Lcd_Puts+0x196>
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 8003520:	9b04      	ldr	r3, [sp, #16]
 8003522:	2b00      	cmp	r3, #0
 8003524:	f040 8082 	bne.w	800362c <Lcd_Puts+0x1dc>
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
 8003528:	9a06      	ldr	r2, [sp, #24]
 800352a:	2a00      	cmp	r2, #0
 800352c:	f040 8092 	bne.w	8003654 <Lcd_Puts+0x204>
 8003530:	3401      	adds	r4, #1
 8003532:	1cbb      	adds	r3, r7, #2
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
 8003534:	2c08      	cmp	r4, #8
 8003536:	b29f      	uxth	r7, r3
 8003538:	d02f      	beq.n	800359a <Lcd_Puts+0x14a>
		{
			if(temp[ys]&bitmask[xs])
 800353a:	ab0c      	add	r3, sp, #48	; 0x30
 800353c:	5d1a      	ldrb	r2, [r3, r4]
 800353e:	4215      	tst	r5, r2
 8003540:	d1e9      	bne.n	8003516 <Lcd_Puts+0xc6>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,color);
				}
			} 
			else
			{
				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,bkcolor);
 8003542:	2e00      	cmp	r6, #0
 8003544:	d13f      	bne.n	80035c6 <Lcd_Puts+0x176>
				else if( (zx==2)&&(zy==1) )
 8003546:	9b01      	ldr	r3, [sp, #4]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d158      	bne.n	80035fe <Lcd_Puts+0x1ae>
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,bkcolor);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,bkcolor);
				}
				else if( (zx==1)&&(zy==2) )
 800354c:	9a04      	ldr	r2, [sp, #16]
 800354e:	2a00      	cmp	r2, #0
 8003550:	d161      	bne.n	8003616 <Lcd_Puts+0x1c6>
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,bkcolor);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,bkcolor);
				}
				else if( (zx==2)&&(zy==2) )
 8003552:	9b06      	ldr	r3, [sp, #24]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d0eb      	beq.n	8003530 <Lcd_Puts+0xe0>
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,bkcolor);
 8003558:	4638      	mov	r0, r7
 800355a:	9905      	ldr	r1, [sp, #20]
 800355c:	464a      	mov	r2, r9
 800355e:	f003 fef1 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys,bkcolor);
 8003562:	f107 0c01 	add.w	ip, r7, #1
 8003566:	fa1f fc8c 	uxth.w	ip, ip
 800356a:	4660      	mov	r0, ip
 800356c:	4641      	mov	r1, r8
 800356e:	464a      	mov	r2, r9
 8003570:	f8cd c000 	str.w	ip, [sp]
 8003574:	f003 fee6 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs,y+2*ys,bkcolor);
 8003578:	4638      	mov	r0, r7
 800357a:	4641      	mov	r1, r8
 800357c:	464a      	mov	r2, r9
 800357e:	f003 fee1 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,bkcolor);
 8003582:	f8dd c000 	ldr.w	ip, [sp]
 8003586:	9905      	ldr	r1, [sp, #20]
 8003588:	4660      	mov	r0, ip
 800358a:	464a      	mov	r2, r9
 800358c:	3401      	adds	r4, #1
 800358e:	f003 fed9 	bl	8007344 <Lcd_Put_Pixel>
 8003592:	1cbb      	adds	r3, r7, #2
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
 8003594:	2c08      	cmp	r4, #8
 8003596:	b29f      	uxth	r7, r3
 8003598:	d1cf      	bne.n	800353a <Lcd_Puts+0xea>
 800359a:	9d02      	ldr	r5, [sp, #8]
 800359c:	f108 0802 	add.w	r8, r8, #2
 80035a0:	3501      	adds	r5, #1
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};     

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
 80035a2:	2d10      	cmp	r5, #16
 80035a4:	9502      	str	r5, [sp, #8]
 80035a6:	fa1f f888 	uxth.w	r8, r8
 80035aa:	d1a4      	bne.n	80034f6 <Lcd_Puts+0xa6>

void Lcd_Puts(int x, int y, int color, int bkcolor, const char *str, int zx, int zy)
{
     unsigned data;
   
     while(*str)
 80035ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
     {
        data=*str++;
		Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
		x+=zx*ENG_FONT_X;
 80035ae:	9a09      	ldr	r2, [sp, #36]	; 0x24

void Lcd_Puts(int x, int y, int color, int bkcolor, const char *str, int zx, int zy)
{
     unsigned data;
   
     while(*str)
 80035b0:	f813 5f01 	ldrb.w	r5, [r3, #1]!
 80035b4:	930a      	str	r3, [sp, #40]	; 0x28
     {
        data=*str++;
		Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
		x+=zx*ENG_FONT_X;
 80035b6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80035b8:	441a      	add	r2, r3
 80035ba:	9209      	str	r2, [sp, #36]	; 0x24

void Lcd_Puts(int x, int y, int color, int bkcolor, const char *str, int zx, int zy)
{
     unsigned data;
   
     while(*str)
 80035bc:	2d00      	cmp	r5, #0
 80035be:	d180      	bne.n	80034c2 <Lcd_Puts+0x72>
     {
        data=*str++;
		Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
		x+=zx*ENG_FONT_X;
     } 
} 
 80035c0:	b017      	add	sp, #92	; 0x5c
 80035c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035c6:	9803      	ldr	r0, [sp, #12]
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,color);
				}
			} 
			else
			{
				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,bkcolor);
 80035c8:	4659      	mov	r1, fp
 80035ca:	4420      	add	r0, r4
 80035cc:	b280      	uxth	r0, r0
 80035ce:	464a      	mov	r2, r9
 80035d0:	f003 feb8 	bl	8007344 <Lcd_Put_Pixel>
 80035d4:	e7ac      	b.n	8003530 <Lcd_Puts+0xe0>
 80035d6:	9803      	ldr	r0, [sp, #12]
		for(xs=0;xs<8;xs++)
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
 80035d8:	4659      	mov	r1, fp
 80035da:	4420      	add	r0, r4
 80035dc:	b280      	uxth	r0, r0
 80035de:	4652      	mov	r2, sl
 80035e0:	f003 feb0 	bl	8007344 <Lcd_Put_Pixel>
 80035e4:	e7a4      	b.n	8003530 <Lcd_Puts+0xe0>
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
 80035e6:	4638      	mov	r0, r7
 80035e8:	4659      	mov	r1, fp
 80035ea:	4652      	mov	r2, sl
 80035ec:	f003 feaa 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
 80035f0:	1c78      	adds	r0, r7, #1
 80035f2:	b280      	uxth	r0, r0
 80035f4:	4659      	mov	r1, fp
 80035f6:	4652      	mov	r2, sl
 80035f8:	f003 fea4 	bl	8007344 <Lcd_Put_Pixel>
 80035fc:	e798      	b.n	8003530 <Lcd_Puts+0xe0>
			else
			{
				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,bkcolor);
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,bkcolor);
 80035fe:	4638      	mov	r0, r7
 8003600:	4659      	mov	r1, fp
 8003602:	464a      	mov	r2, r9
 8003604:	f003 fe9e 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+ys,bkcolor);
 8003608:	1c78      	adds	r0, r7, #1
 800360a:	b280      	uxth	r0, r0
 800360c:	4659      	mov	r1, fp
 800360e:	464a      	mov	r2, r9
 8003610:	f003 fe98 	bl	8007344 <Lcd_Put_Pixel>
 8003614:	e78c      	b.n	8003530 <Lcd_Puts+0xe0>
 8003616:	f8dd c00c 	ldr.w	ip, [sp, #12]
				}
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,bkcolor);
 800361a:	4641      	mov	r1, r8
 800361c:	44a4      	add	ip, r4
 800361e:	fa1f fc8c 	uxth.w	ip, ip
 8003622:	4660      	mov	r0, ip
 8003624:	464a      	mov	r2, r9
 8003626:	f8cd c000 	str.w	ip, [sp]
 800362a:	e7a8      	b.n	800357e <Lcd_Puts+0x12e>
 800362c:	f8dd c00c 	ldr.w	ip, [sp, #12]
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
 8003630:	4641      	mov	r1, r8
 8003632:	44a4      	add	ip, r4
 8003634:	fa1f fc8c 	uxth.w	ip, ip
 8003638:	4660      	mov	r0, ip
 800363a:	4652      	mov	r2, sl
 800363c:	f8cd c000 	str.w	ip, [sp]
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,color);
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys,color);
					Lcd_Put_Pixel(x+2*xs,y+2*ys,color);
 8003640:	f003 fe80 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,color);
 8003644:	f8dd c000 	ldr.w	ip, [sp]
 8003648:	9905      	ldr	r1, [sp, #20]
 800364a:	4660      	mov	r0, ip
 800364c:	4652      	mov	r2, sl
 800364e:	f003 fe79 	bl	8007344 <Lcd_Put_Pixel>
 8003652:	e76d      	b.n	8003530 <Lcd_Puts+0xe0>
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,color);
 8003654:	4638      	mov	r0, r7
 8003656:	9905      	ldr	r1, [sp, #20]
 8003658:	4652      	mov	r2, sl
 800365a:	f003 fe73 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys,color);
 800365e:	f107 0c01 	add.w	ip, r7, #1
 8003662:	fa1f fc8c 	uxth.w	ip, ip
 8003666:	4660      	mov	r0, ip
 8003668:	4641      	mov	r1, r8
 800366a:	4652      	mov	r2, sl
 800366c:	f8cd c000 	str.w	ip, [sp]
 8003670:	f003 fe68 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs,y+2*ys,color);
 8003674:	4638      	mov	r0, r7
 8003676:	4641      	mov	r1, r8
 8003678:	4652      	mov	r2, sl
 800367a:	e7e1      	b.n	8003640 <Lcd_Puts+0x1f0>

0800367c <Lcd_Printf>:
		x+=zx*ENG_FONT_X;
     } 
} 

void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, const char *fmt,...)
{
 800367c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003680:	b0db      	sub	sp, #364	; 0x16c
	va_list ap;
	char string[256];

	va_start(ap,fmt);
 8003682:	ac67      	add	r4, sp, #412	; 0x19c
		x+=zx*ENG_FONT_X;
     } 
} 

void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, const char *fmt,...)
{
 8003684:	900b      	str	r0, [sp, #44]	; 0x2c
 8003686:	4689      	mov	r9, r1
 8003688:	4690      	mov	r8, r2
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
 800368a:	a81a      	add	r0, sp, #104	; 0x68
 800368c:	4622      	mov	r2, r4
 800368e:	9966      	ldr	r1, [sp, #408]	; 0x198
void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, const char *fmt,...)
{
	va_list ap;
	char string[256];

	va_start(ap,fmt);
 8003690:	940f      	str	r4, [sp, #60]	; 0x3c
		x+=zx*ENG_FONT_X;
     } 
} 

void Lcd_Printf(int x, int y, int color, int bkcolor, int zx, int zy, const char *fmt,...)
{
 8003692:	469a      	mov	sl, r3
 8003694:	f8dd b190 	ldr.w	fp, [sp, #400]	; 0x190
 8003698:	9c65      	ldr	r4, [sp, #404]	; 0x194
	va_list ap;
	char string[256];

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
 800369a:	f004 f931 	bl	8007900 <vsprintf>

void Lcd_Puts(int x, int y, int color, int bkcolor, const char *str, int zx, int zy)
{
     unsigned data;
   
     while(*str)
 800369e:	f89d 5068 	ldrb.w	r5, [sp, #104]	; 0x68
 80036a2:	2d00      	cmp	r5, #0
 80036a4:	f000 80b5 	beq.w	8003812 <Lcd_Printf+0x196>
 80036a8:	f1bb 0301 	subs.w	r3, fp, #1
 80036ac:	f1d3 0c00 	rsbs	ip, r3, #0
 80036b0:	eb5c 0c03 	adcs.w	ip, ip, r3
 80036b4:	1e62      	subs	r2, r4, #1
 80036b6:	4257      	negs	r7, r2
 80036b8:	4157      	adcs	r7, r2
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 80036ba:	1ea1      	subs	r1, r4, #2
 80036bc:	4248      	negs	r0, r1
 80036be:	4148      	adcs	r0, r1
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
				else if( (zx==2)&&(zy==1) )
 80036c0:	f1bb 0602 	subs.w	r6, fp, #2
 80036c4:	4274      	negs	r4, r6
 80036c6:	ab1a      	add	r3, sp, #104	; 0x68
 80036c8:	4174      	adcs	r4, r6
					Lcd_Put_Pixel(x+xs,y+2*ys,bkcolor);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,bkcolor);
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,bkcolor);
 80036ca:	fa1f fa8a 	uxth.w	sl, sl
 80036ce:	930c      	str	r3, [sp, #48]	; 0x30
 80036d0:	f64d 1368 	movw	r3, #55656	; 0xd968
 80036d4:	fa1f f989 	uxth.w	r9, r9
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 80036d8:	ea0c 0200 	and.w	r2, ip, r0
					Lcd_Put_Pixel(x+xs,y+2*ys,bkcolor);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,bkcolor);
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,bkcolor);
 80036dc:	f8cd a00c 	str.w	sl, [sp, #12]
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
 80036e0:	4020      	ands	r0, r4
 80036e2:	ea0c 0a07 	and.w	sl, ip, r7
 80036e6:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
				else if( (zx==2)&&(zy==1) )
 80036ea:	4027      	ands	r7, r4
 80036ec:	f6c0 0300 	movt	r3, #2048	; 0x800
 80036f0:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80036f4:	9702      	str	r7, [sp, #8]
 80036f6:	ae10      	add	r6, sp, #64	; 0x40
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,color);
 80036f8:	fa1f f988 	uxth.w	r9, r8
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 80036fc:	9206      	str	r2, [sp, #24]
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
 80036fe:	9008      	str	r0, [sp, #32]
 8003700:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 8003704:	930a      	str	r3, [sp, #40]	; 0x28
 8003706:	4657      	mov	r7, sl
void Lcd_Eng_Putch(int x,int y,int color,int bkcolor,int data, int zx, int zy)
{
	unsigned offset,loop;
	unsigned char xs,ys;
	unsigned char temp[32];
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};     
 8003708:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800370a:	4633      	mov	r3, r6
 800370c:	6810      	ldr	r0, [r2, #0]
 800370e:	6851      	ldr	r1, [r2, #4]
 8003710:	eb02 1505 	add.w	r5, r2, r5, lsl #4
 8003714:	c303      	stmia	r3!, {r0, r1}
 8003716:	f855 0f08 	ldr.w	r0, [r5, #8]!
 800371a:	ac12      	add	r4, sp, #72	; 0x48
 800371c:	6869      	ldr	r1, [r5, #4]
 800371e:	68aa      	ldr	r2, [r5, #8]
 8003720:	68eb      	ldr	r3, [r5, #12]
 8003722:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8003726:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003728:	69eb      	ldr	r3, [r5, #28]
 800372a:	6928      	ldr	r0, [r5, #16]
 800372c:	6969      	ldr	r1, [r5, #20]
 800372e:	69aa      	ldr	r2, [r5, #24]
 8003730:	2500      	movs	r5, #0
 8003732:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003734:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003736:	9504      	str	r5, [sp, #16]
 8003738:	b29b      	uxth	r3, r3
 800373a:	9305      	str	r3, [sp, #20]
 800373c:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
 8003740:	f10a 0301 	add.w	r3, sl, #1
 8003744:	44a8      	add	r8, r5
 8003746:	b29b      	uxth	r3, r3
 8003748:	fa1f f888 	uxth.w	r8, r8
 800374c:	f8dd b014 	ldr.w	fp, [sp, #20]
 8003750:	9307      	str	r3, [sp, #28]
 8003752:	aa12      	add	r2, sp, #72	; 0x48
 8003754:	4643      	mov	r3, r8
 8003756:	5d55      	ldrb	r5, [r2, r5]
 8003758:	46d8      	mov	r8, fp
 800375a:	2400      	movs	r4, #0
 800375c:	469b      	mov	fp, r3
 800375e:	e013      	b.n	8003788 <Lcd_Printf+0x10c>
		for(xs=0;xs<8;xs++)
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
 8003760:	2f00      	cmp	r7, #0
 8003762:	d161      	bne.n	8003828 <Lcd_Printf+0x1ac>
				else if( (zx==2)&&(zy==1) )
 8003764:	9a02      	ldr	r2, [sp, #8]
 8003766:	2a00      	cmp	r2, #0
 8003768:	d166      	bne.n	8003838 <Lcd_Printf+0x1bc>
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
 800376a:	9b06      	ldr	r3, [sp, #24]
 800376c:	2b00      	cmp	r3, #0
 800376e:	f040 8088 	bne.w	8003882 <Lcd_Printf+0x206>
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
 8003772:	9a08      	ldr	r2, [sp, #32]
 8003774:	2a00      	cmp	r2, #0
 8003776:	f040 8098 	bne.w	80038aa <Lcd_Printf+0x22e>
 800377a:	3401      	adds	r4, #1
 800377c:	f108 0302 	add.w	r3, r8, #2
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
 8003780:	2c08      	cmp	r4, #8
 8003782:	fa1f f883 	uxth.w	r8, r3
 8003786:	d030      	beq.n	80037ea <Lcd_Printf+0x16e>
		{
			if(temp[ys]&bitmask[xs])
 8003788:	5d32      	ldrb	r2, [r6, r4]
 800378a:	4215      	tst	r5, r2
 800378c:	d1e8      	bne.n	8003760 <Lcd_Printf+0xe4>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,color);
				}
			} 
			else
			{
				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,bkcolor);
 800378e:	2f00      	cmp	r7, #0
 8003790:	d142      	bne.n	8003818 <Lcd_Printf+0x19c>
				else if( (zx==2)&&(zy==1) )
 8003792:	9b02      	ldr	r3, [sp, #8]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d15c      	bne.n	8003852 <Lcd_Printf+0x1d6>
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,bkcolor);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,bkcolor);
				}
				else if( (zx==1)&&(zy==2) )
 8003798:	9a06      	ldr	r2, [sp, #24]
 800379a:	2a00      	cmp	r2, #0
 800379c:	d166      	bne.n	800386c <Lcd_Printf+0x1f0>
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,bkcolor);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,bkcolor);
				}
				else if( (zx==2)&&(zy==2) )
 800379e:	9b08      	ldr	r3, [sp, #32]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d0ea      	beq.n	800377a <Lcd_Printf+0xfe>
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,bkcolor);
 80037a4:	4640      	mov	r0, r8
 80037a6:	9907      	ldr	r1, [sp, #28]
 80037a8:	9a03      	ldr	r2, [sp, #12]
 80037aa:	f003 fdcb 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys,bkcolor);
 80037ae:	f108 0c01 	add.w	ip, r8, #1
 80037b2:	fa1f fc8c 	uxth.w	ip, ip
 80037b6:	4660      	mov	r0, ip
 80037b8:	4651      	mov	r1, sl
 80037ba:	9a03      	ldr	r2, [sp, #12]
 80037bc:	f8cd c004 	str.w	ip, [sp, #4]
 80037c0:	f003 fdc0 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs,y+2*ys,bkcolor);
 80037c4:	9a03      	ldr	r2, [sp, #12]
 80037c6:	4640      	mov	r0, r8
 80037c8:	4651      	mov	r1, sl
 80037ca:	f003 fdbb 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,bkcolor);
 80037ce:	f8dd c004 	ldr.w	ip, [sp, #4]
 80037d2:	9907      	ldr	r1, [sp, #28]
 80037d4:	4660      	mov	r0, ip
 80037d6:	9a03      	ldr	r2, [sp, #12]
 80037d8:	3401      	adds	r4, #1
 80037da:	f003 fdb3 	bl	8007344 <Lcd_Put_Pixel>
 80037de:	f108 0302 	add.w	r3, r8, #2
	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
	{
		for(xs=0;xs<8;xs++)
 80037e2:	2c08      	cmp	r4, #8
 80037e4:	fa1f f883 	uxth.w	r8, r3
 80037e8:	d1ce      	bne.n	8003788 <Lcd_Printf+0x10c>
 80037ea:	9d04      	ldr	r5, [sp, #16]
 80037ec:	f10a 0a02 	add.w	sl, sl, #2
 80037f0:	3501      	adds	r5, #1
	unsigned char bitmask[]={128,64,32,16,8,4,2,1};     

	offset=(unsigned)(data*16);
	COPY(eng8x16+offset,temp);

	for(ys=0;ys<16;ys++)
 80037f2:	2d10      	cmp	r5, #16
 80037f4:	9504      	str	r5, [sp, #16]
 80037f6:	fa1f fa8a 	uxth.w	sl, sl
 80037fa:	d19f      	bne.n	800373c <Lcd_Printf+0xc0>

void Lcd_Puts(int x, int y, int color, int bkcolor, const char *str, int zx, int zy)
{
     unsigned data;
   
     while(*str)
 80037fc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
     {
        data=*str++;
		Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
		x+=zx*ENG_FONT_X;
 80037fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c

void Lcd_Puts(int x, int y, int color, int bkcolor, const char *str, int zx, int zy)
{
     unsigned data;
   
     while(*str)
 8003800:	f813 5f01 	ldrb.w	r5, [r3, #1]!
 8003804:	930c      	str	r3, [sp, #48]	; 0x30
     {
        data=*str++;
		Lcd_Eng_Putch(x, y, color, bkcolor, (int)data, zx, zy);
		x+=zx*ENG_FONT_X;
 8003806:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003808:	441a      	add	r2, r3
 800380a:	920b      	str	r2, [sp, #44]	; 0x2c

void Lcd_Puts(int x, int y, int color, int bkcolor, const char *str, int zx, int zy)
{
     unsigned data;
   
     while(*str)
 800380c:	2d00      	cmp	r5, #0
 800380e:	f47f af7b 	bne.w	8003708 <Lcd_Printf+0x8c>

	va_start(ap,fmt);
	vsprintf(string,fmt,ap);
	Lcd_Puts(x, y, color, bkcolor, string, zx, zy);
	va_end(ap);
}
 8003812:	b05b      	add	sp, #364	; 0x16c
 8003814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003818:	9805      	ldr	r0, [sp, #20]
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,color);
				}
			} 
			else
			{
				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,bkcolor);
 800381a:	4659      	mov	r1, fp
 800381c:	4420      	add	r0, r4
 800381e:	b280      	uxth	r0, r0
 8003820:	9a03      	ldr	r2, [sp, #12]
 8003822:	f003 fd8f 	bl	8007344 <Lcd_Put_Pixel>
 8003826:	e7a8      	b.n	800377a <Lcd_Printf+0xfe>
 8003828:	9805      	ldr	r0, [sp, #20]
		for(xs=0;xs<8;xs++)
		{
			if(temp[ys]&bitmask[xs])
			{

				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,color);
 800382a:	4659      	mov	r1, fp
 800382c:	4420      	add	r0, r4
 800382e:	b280      	uxth	r0, r0
 8003830:	464a      	mov	r2, r9
 8003832:	f003 fd87 	bl	8007344 <Lcd_Put_Pixel>
 8003836:	e7a0      	b.n	800377a <Lcd_Printf+0xfe>
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
 8003838:	4640      	mov	r0, r8
 800383a:	4659      	mov	r1, fp
 800383c:	464a      	mov	r2, r9
 800383e:	f003 fd81 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
 8003842:	f108 0001 	add.w	r0, r8, #1
 8003846:	b280      	uxth	r0, r0
 8003848:	4659      	mov	r1, fp
 800384a:	464a      	mov	r2, r9
 800384c:	f003 fd7a 	bl	8007344 <Lcd_Put_Pixel>
 8003850:	e793      	b.n	800377a <Lcd_Printf+0xfe>
			else
			{
				if( (zx==1)&&(zy==1) ) Lcd_Put_Pixel(x+xs,y+ys,bkcolor);
				else if( (zx==2)&&(zy==1) )
				{
					Lcd_Put_Pixel(x+2*xs,y+ys,bkcolor);
 8003852:	4640      	mov	r0, r8
 8003854:	4659      	mov	r1, fp
 8003856:	9a03      	ldr	r2, [sp, #12]
 8003858:	f003 fd74 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+ys,bkcolor);
 800385c:	f108 0001 	add.w	r0, r8, #1
 8003860:	b280      	uxth	r0, r0
 8003862:	4659      	mov	r1, fp
 8003864:	9a03      	ldr	r2, [sp, #12]
 8003866:	f003 fd6d 	bl	8007344 <Lcd_Put_Pixel>
 800386a:	e786      	b.n	800377a <Lcd_Printf+0xfe>
 800386c:	f8dd c014 	ldr.w	ip, [sp, #20]
				}
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,bkcolor);
 8003870:	4651      	mov	r1, sl
 8003872:	44a4      	add	ip, r4
 8003874:	fa1f fc8c 	uxth.w	ip, ip
 8003878:	4660      	mov	r0, ip
 800387a:	9a03      	ldr	r2, [sp, #12]
 800387c:	f8cd c004 	str.w	ip, [sp, #4]
 8003880:	e7a3      	b.n	80037ca <Lcd_Printf+0x14e>
 8003882:	f8dd c014 	ldr.w	ip, [sp, #20]
					Lcd_Put_Pixel(x+2*xs,y+ys,color);
					Lcd_Put_Pixel(x+2*xs+1,y+ys,color);
				}
				else if( (zx==1)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
 8003886:	4651      	mov	r1, sl
 8003888:	44a4      	add	ip, r4
 800388a:	fa1f fc8c 	uxth.w	ip, ip
 800388e:	4660      	mov	r0, ip
 8003890:	464a      	mov	r2, r9
 8003892:	f8cd c004 	str.w	ip, [sp, #4]
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,color);
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys,color);
					Lcd_Put_Pixel(x+2*xs,y+2*ys,color);
 8003896:	f003 fd55 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys+1,color);
 800389a:	f8dd c004 	ldr.w	ip, [sp, #4]
 800389e:	9907      	ldr	r1, [sp, #28]
 80038a0:	4660      	mov	r0, ip
 80038a2:	464a      	mov	r2, r9
 80038a4:	f003 fd4e 	bl	8007344 <Lcd_Put_Pixel>
 80038a8:	e767      	b.n	800377a <Lcd_Printf+0xfe>
					Lcd_Put_Pixel(x+xs,y+2*ys,color);
					Lcd_Put_Pixel(x+xs,y+2*ys+1,color);
				}
				else if( (zx==2)&&(zy==2) )
				{
					Lcd_Put_Pixel(x+2*xs,y+2*ys+1,color);
 80038aa:	4640      	mov	r0, r8
 80038ac:	9907      	ldr	r1, [sp, #28]
 80038ae:	464a      	mov	r2, r9
 80038b0:	f003 fd48 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs+1,y+2*ys,color);
 80038b4:	f108 0c01 	add.w	ip, r8, #1
 80038b8:	fa1f fc8c 	uxth.w	ip, ip
 80038bc:	4660      	mov	r0, ip
 80038be:	4651      	mov	r1, sl
 80038c0:	464a      	mov	r2, r9
 80038c2:	f8cd c004 	str.w	ip, [sp, #4]
 80038c6:	f003 fd3d 	bl	8007344 <Lcd_Put_Pixel>
					Lcd_Put_Pixel(x+2*xs,y+2*ys,color);
 80038ca:	4640      	mov	r0, r8
 80038cc:	4651      	mov	r1, sl
 80038ce:	464a      	mov	r2, r9
 80038d0:	e7e1      	b.n	8003896 <Lcd_Printf+0x21a>
 80038d2:	bf00      	nop

080038d4 <Jog_Poll_Init>:
// PB6
// PB7

void Jog_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 0); // AFIO Clock Enable
 80038d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80038d8:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80038dc:	6999      	ldr	r1, [r3, #24]
	Macro_Set_Area(RCC->APB2ENR, 0x3, 2); // PA, PB Clock Enable

	Macro_Write_Block(AFIO->MAPR, 0x7, 0x4, 24); // JTAG Pin Free
 80038de:	2200      	movs	r2, #0
// PB6
// PB7

void Jog_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 0); // AFIO Clock Enable
 80038e0:	f041 0101 	orr.w	r1, r1, #1
 80038e4:	6199      	str	r1, [r3, #24]
	Macro_Set_Area(RCC->APB2ENR, 0x3, 2); // PA, PB Clock Enable
 80038e6:	6999      	ldr	r1, [r3, #24]

	Macro_Write_Block(AFIO->MAPR, 0x7, 0x4, 24); // JTAG Pin Free
 80038e8:	f2c4 0201 	movt	r2, #16385	; 0x4001
// PB7

void Jog_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 0); // AFIO Clock Enable
	Macro_Set_Area(RCC->APB2ENR, 0x3, 2); // PA, PB Clock Enable
 80038ec:	f041 010c 	orr.w	r1, r1, #12
 80038f0:	6199      	str	r1, [r3, #24]

	Macro_Write_Block(AFIO->MAPR, 0x7, 0x4, 24); // JTAG Pin Free
 80038f2:	6851      	ldr	r1, [r2, #4]

	Macro_Write_Block(GPIOB->CRL, 0xf, 0x8, 12); // B3 => input pullup
 80038f4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
void Jog_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 0); // AFIO Clock Enable
	Macro_Set_Area(RCC->APB2ENR, 0x3, 2); // PA, PB Clock Enable

	Macro_Write_Block(AFIO->MAPR, 0x7, 0x4, 24); // JTAG Pin Free
 80038f8:	f021 61e0 	bic.w	r1, r1, #117440512	; 0x7000000
 80038fc:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
 8003900:	6051      	str	r1, [r2, #4]

	Macro_Write_Block(GPIOB->CRL, 0xf, 0x8, 12); // B3 => input pullup
 8003902:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003906:	6819      	ldr	r1, [r3, #0]
	Macro_Set_Bit(GPIOB->ODR, 3);

	Macro_Write_Block(GPIOB->CRL, 0xfff, 0x888, 20); // B5,6,7 => input pullup
	Macro_Set_Area(GPIOB->ODR, 0x7, 5);

	Macro_Write_Block(GPIOA->CRH, 0xff, 0x88, 20); // A13,14 => input pullup
 8003908:	f44f 6200 	mov.w	r2, #2048	; 0x800
	Macro_Set_Bit(RCC->APB2ENR, 0); // AFIO Clock Enable
	Macro_Set_Area(RCC->APB2ENR, 0x3, 2); // PA, PB Clock Enable

	Macro_Write_Block(AFIO->MAPR, 0x7, 0x4, 24); // JTAG Pin Free

	Macro_Write_Block(GPIOB->CRL, 0xf, 0x8, 12); // B3 => input pullup
 800390c:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
 8003910:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8003914:	6019      	str	r1, [r3, #0]
	Macro_Set_Bit(GPIOB->ODR, 3);
 8003916:	68d9      	ldr	r1, [r3, #12]

	Macro_Write_Block(GPIOB->CRL, 0xfff, 0x888, 20); // B5,6,7 => input pullup
	Macro_Set_Area(GPIOB->ODR, 0x7, 5);

	Macro_Write_Block(GPIOA->CRH, 0xff, 0x88, 20); // A13,14 => input pullup
 8003918:	f2c4 0201 	movt	r2, #16385	; 0x4001
	Macro_Set_Area(RCC->APB2ENR, 0x3, 2); // PA, PB Clock Enable

	Macro_Write_Block(AFIO->MAPR, 0x7, 0x4, 24); // JTAG Pin Free

	Macro_Write_Block(GPIOB->CRL, 0xf, 0x8, 12); // B3 => input pullup
	Macro_Set_Bit(GPIOB->ODR, 3);
 800391c:	f041 0108 	orr.w	r1, r1, #8
 8003920:	60d9      	str	r1, [r3, #12]

	Macro_Write_Block(GPIOB->CRL, 0xfff, 0x888, 20); // B5,6,7 => input pullup
 8003922:	6819      	ldr	r1, [r3, #0]
 8003924:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8003928:	f041 4108 	orr.w	r1, r1, #2281701376	; 0x88000000
 800392c:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8003930:	6019      	str	r1, [r3, #0]
	Macro_Set_Area(GPIOB->ODR, 0x7, 5);
 8003932:	68d9      	ldr	r1, [r3, #12]
 8003934:	f041 01e0 	orr.w	r1, r1, #224	; 0xe0
 8003938:	60d9      	str	r1, [r3, #12]

	Macro_Write_Block(GPIOA->CRH, 0xff, 0x88, 20); // A13,14 => input pullup
 800393a:	6853      	ldr	r3, [r2, #4]
 800393c:	f023 637f 	bic.w	r3, r3, #267386880	; 0xff00000
 8003940:	f043 6308 	orr.w	r3, r3, #142606336	; 0x8800000
 8003944:	6053      	str	r3, [r2, #4]
	Macro_Set_Area(GPIOA->ODR, 0x3, 13);
 8003946:	68d3      	ldr	r3, [r2, #12]
 8003948:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 800394c:	60d3      	str	r3, [r2, #12]
 800394e:	4770      	bx	lr

08003950 <Jog_Get_Pressed_Calm>:

	return key;
}

int Jog_Get_Pressed_Calm(void)
{
 8003950:	b470      	push	{r4, r5, r6}
{
    // bit pattern : 543210 10RLDU

	int key = 0;
	
    key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003952:	f44f 6240 	mov.w	r2, #3072	; 0xc00
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003956:	f44f 6600 	mov.w	r6, #2048	; 0x800
{
    // bit pattern : 543210 10RLDU

	int key = 0;
	
    key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 800395a:	f2c4 0201 	movt	r2, #16385	; 0x4001
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 800395e:	f2c4 0601 	movt	r6, #16385	; 0x4001
{
    // bit pattern : 543210 10RLDU

	int key = 0;
	
    key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003962:	6893      	ldr	r3, [r2, #8]
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003964:	6890      	ldr	r0, [r2, #8]
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003966:	68b1      	ldr	r1, [r6, #8]
    // bit pattern : 543210 10RLDU

	int key = 0;
	
    key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003968:	43c0      	mvns	r0, r0
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 800396a:	43c9      	mvns	r1, r1
 800396c:	f3c1 3141 	ubfx	r1, r1, #13, #2
{
    // bit pattern : 543210 10RLDU

	int key = 0;
	
    key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003970:	f083 0308 	eor.w	r3, r3, #8
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003974:	f3c0 1042 	ubfx	r0, r0, #5, #3
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003978:	0109      	lsls	r1, r1, #4
{
    // bit pattern : 543210 10RLDU

	int key = 0;
	
    key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 800397a:	f3c3 03c0 	ubfx	r3, r3, #3, #1
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 800397e:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003982:	4318      	orrs	r0, r3
 8003984:	f242 7310 	movw	r3, #10000	; 0x2710
{
    // bit pattern : 543210 10RLDU

	int key = 0;
	
    key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003988:	6894      	ldr	r4, [r2, #8]
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 800398a:	6891      	ldr	r1, [r2, #8]
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 800398c:	68b5      	ldr	r5, [r6, #8]
    // bit pattern : 543210 10RLDU

	int key = 0;
	
    key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 800398e:	43c9      	mvns	r1, r1
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003990:	43ed      	mvns	r5, r5
 8003992:	f3c5 3541 	ubfx	r5, r5, #13, #2
{
    // bit pattern : 543210 10RLDU

	int key = 0;
	
    key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003996:	f084 0408 	eor.w	r4, r4, #8
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 800399a:	f3c1 1142 	ubfx	r1, r1, #5, #3
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 800399e:	012d      	lsls	r5, r5, #4
{
    // bit pattern : 543210 10RLDU

	int key = 0;
	
    key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 80039a0:	f3c4 04c0 	ubfx	r4, r4, #3, #1
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 80039a4:	ea45 0141 	orr.w	r1, r5, r1, lsl #1
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 80039a8:	4321      	orrs	r1, r4
	{
		k = Key_Check_Input();

		for(i=0; i<N; i++)
		{
			if(k != Key_Check_Input())
 80039aa:	4288      	cmp	r0, r1
 80039ac:	d1d9      	bne.n	8003962 <Jog_Get_Pressed_Calm+0x12>

	for(;;)
	{
		k = Key_Check_Input();

		for(i=0; i<N; i++)
 80039ae:	3b01      	subs	r3, #1
 80039b0:	d1ea      	bne.n	8003988 <Jog_Get_Pressed_Calm+0x38>

		if(i == N) break;
	}

	return k;
}
 80039b2:	bc70      	pop	{r4, r5, r6}
 80039b4:	4770      	bx	lr
 80039b6:	bf00      	nop

080039b8 <Jog_Get_Pressed>:

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 80039b8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 80039bc:	f44f 6200 	mov.w	r2, #2048	; 0x800

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 80039c0:	f2c4 0301 	movt	r3, #16385	; 0x4001
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 80039c4:	f2c4 0201 	movt	r2, #16385	; 0x4001

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 80039c8:	6899      	ldr	r1, [r3, #8]
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 80039ca:	6898      	ldr	r0, [r3, #8]
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 80039cc:	6892      	ldr	r2, [r2, #8]
int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 80039ce:	43c0      	mvns	r0, r0
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 80039d0:	43d2      	mvns	r2, r2
 80039d2:	f3c2 3241 	ubfx	r2, r2, #13, #2

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 80039d6:	f081 0308 	eor.w	r3, r1, #8
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 80039da:	0112      	lsls	r2, r2, #4
int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 80039dc:	f3c0 1042 	ubfx	r0, r0, #5, #3

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 80039e0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 80039e4:	ea42 0040 	orr.w	r0, r2, r0, lsl #1
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
	return key;
}
 80039e8:	4318      	orrs	r0, r3
 80039ea:	4770      	bx	lr

080039ec <Jog_Wait_Key_Pressed>:

int Jog_Wait_Key_Pressed(void)
{
 80039ec:	b410      	push	{r4}

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 80039ee:	f44f 6240 	mov.w	r2, #3072	; 0xc00
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 80039f2:	f44f 6400 	mov.w	r4, #2048	; 0x800

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 80039f6:	f2c4 0201 	movt	r2, #16385	; 0x4001
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 80039fa:	f2c4 0401 	movt	r4, #16385	; 0x4001

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 80039fe:	6893      	ldr	r3, [r2, #8]
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003a00:	6890      	ldr	r0, [r2, #8]
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a02:	68a1      	ldr	r1, [r4, #8]
int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003a04:	43c0      	mvns	r0, r0
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a06:	43c9      	mvns	r1, r1
 8003a08:	f3c1 3141 	ubfx	r1, r1, #13, #2

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003a0c:	f083 0308 	eor.w	r3, r3, #8
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003a10:	f3c0 1042 	ubfx	r0, r0, #5, #3
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a14:	0109      	lsls	r1, r1, #4

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003a16:	f3c3 03c0 	ubfx	r3, r3, #3, #1
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003a1a:	ea41 0040 	orr.w	r0, r1, r0, lsl #1
}

int Jog_Wait_Key_Pressed(void)
{
	int key = 0;
	while(!(key = Jog_Get_Pressed()));
 8003a1e:	4318      	orrs	r0, r3
 8003a20:	d0ed      	beq.n	80039fe <Jog_Wait_Key_Pressed+0x12>
	return key;
}
 8003a22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003a26:	4770      	bx	lr

08003a28 <Jog_Wait_Key_Released>:

void Jog_Wait_Key_Released(void)
{
 8003a28:	b410      	push	{r4}

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003a2a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a2e:	f44f 6400 	mov.w	r4, #2048	; 0x800

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003a32:	f2c4 0301 	movt	r3, #16385	; 0x4001
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a36:	f2c4 0401 	movt	r4, #16385	; 0x4001

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003a3a:	689a      	ldr	r2, [r3, #8]
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003a3c:	6898      	ldr	r0, [r3, #8]
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a3e:	68a1      	ldr	r1, [r4, #8]
int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003a40:	43c0      	mvns	r0, r0
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a42:	43c9      	mvns	r1, r1
 8003a44:	f3c1 3141 	ubfx	r1, r1, #13, #2

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003a48:	f082 0208 	eor.w	r2, r2, #8
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003a4c:	f3c0 1042 	ubfx	r0, r0, #5, #3
	key |= (Macro_Extract_Area(~GPIOA->IDR, 0x3, 13) << 4);
 8003a50:	0109      	lsls	r1, r1, #4

int Jog_Get_Pressed(void)
{
    // bit pattern : 543210 10RLDU
	int key = 0;
	key = Macro_Check_Bit_Clear(GPIOB->IDR, 3);
 8003a52:	f3c2 02c0 	ubfx	r2, r2, #3, #1
	key |= (Macro_Extract_Area(~GPIOB->IDR, 0x7, 5) << 1);
 8003a56:	ea41 0140 	orr.w	r1, r1, r0, lsl #1
	return key;
}

void Jog_Wait_Key_Released(void)
{
	while(Jog_Get_Pressed());
 8003a5a:	430a      	orrs	r2, r1
 8003a5c:	d1ed      	bne.n	8003a3a <Jog_Wait_Key_Released+0x12>
}
 8003a5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003a62:	4770      	bx	lr

08003a64 <Jog_ISR_Enable>:

void Jog_ISR_Enable(int en)
{
 8003a64:	b470      	push	{r4, r5, r6}
    if(en)
 8003a66:	b9f0      	cbnz	r0, 8003aa6 <Jog_ISR_Enable+0x42>
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8003a68:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8003a6c:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003a70:	f44f 7400 	mov.w	r4, #512	; 0x200
 8003a74:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8003a78:	f44f 7180 	mov.w	r1, #256	; 0x100
    else
    {
    	NVIC_EnableIRQ(EXTI3_IRQn);
    	NVIC_EnableIRQ(EXTI9_5_IRQn);
    	NVIC_EnableIRQ(EXTI15_10_IRQn);
    	Macro_Clear_Bit(RCC->APB2ENR,3);
 8003a7c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003a80:	6014      	str	r4, [r2, #0]
 8003a82:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003a86:	6010      	str	r0, [r2, #0]
 8003a88:	6051      	str	r1, [r2, #4]
 8003a8a:	699a      	ldr	r2, [r3, #24]
 8003a8c:	f022 0208 	bic.w	r2, r2, #8
 8003a90:	619a      	str	r2, [r3, #24]
		Macro_Clear_Bit(RCC->APB2ENR,2);
 8003a92:	699a      	ldr	r2, [r3, #24]
 8003a94:	f022 0204 	bic.w	r2, r2, #4
 8003a98:	619a      	str	r2, [r3, #24]
		Macro_Clear_Bit(RCC->APB2ENR,0);
 8003a9a:	699a      	ldr	r2, [r3, #24]
 8003a9c:	f022 0201 	bic.w	r2, r2, #1
 8003aa0:	619a      	str	r2, [r3, #24]
    }
}
 8003aa2:	bc70      	pop	{r4, r5, r6}
 8003aa4:	4770      	bx	lr

void Jog_ISR_Enable(int en)
{
    if(en)
    {
        Macro_Set_Bit(RCC->APB2ENR,3);
 8003aa6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003aaa:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003aae:	6993      	ldr	r3, [r2, #24]
        Macro_Set_Bit(RCC->APB2ENR,2);
        Macro_Set_Bit(RCC->APB2ENR,0);

        Macro_Write_Block(AFIO->EXTICR[0],0xf,0x1,12);		// EXTI3 -> PORTB
 8003ab0:	2100      	movs	r1, #0

void Jog_ISR_Enable(int en)
{
    if(en)
    {
        Macro_Set_Bit(RCC->APB2ENR,3);
 8003ab2:	f043 0308 	orr.w	r3, r3, #8
 8003ab6:	6193      	str	r3, [r2, #24]
        Macro_Set_Bit(RCC->APB2ENR,2);
 8003ab8:	6993      	ldr	r3, [r2, #24]
        Macro_Set_Bit(RCC->APB2ENR,0);

        Macro_Write_Block(AFIO->EXTICR[0],0xf,0x1,12);		// EXTI3 -> PORTB
 8003aba:	f2c4 0101 	movt	r1, #16385	; 0x4001
void Jog_ISR_Enable(int en)
{
    if(en)
    {
        Macro_Set_Bit(RCC->APB2ENR,3);
        Macro_Set_Bit(RCC->APB2ENR,2);
 8003abe:	f043 0304 	orr.w	r3, r3, #4
 8003ac2:	6193      	str	r3, [r2, #24]
        Macro_Set_Bit(RCC->APB2ENR,0);
 8003ac4:	6990      	ldr	r0, [r2, #24]

        Macro_Write_Block(AFIO->EXTICR[0],0xf,0x1,12);		// EXTI3 -> PORTB
        Macro_Write_Block(AFIO->EXTICR[1],0xfff,0x111,4);	// EXTI5,6,7 -> PORTB
        Macro_Write_Block(AFIO->EXTICR[3],0xff,0x00,4);		// EXTI13,14 -> PORTA

        Macro_Set_Area(EXTI->FTSR,0x3,13);
 8003ac6:	f44f 6380 	mov.w	r3, #1024	; 0x400
{
    if(en)
    {
        Macro_Set_Bit(RCC->APB2ENR,3);
        Macro_Set_Bit(RCC->APB2ENR,2);
        Macro_Set_Bit(RCC->APB2ENR,0);
 8003aca:	f040 0001 	orr.w	r0, r0, #1
 8003ace:	6190      	str	r0, [r2, #24]

        Macro_Write_Block(AFIO->EXTICR[0],0xf,0x1,12);		// EXTI3 -> PORTB
 8003ad0:	688a      	ldr	r2, [r1, #8]
        Macro_Write_Block(AFIO->EXTICR[1],0xfff,0x111,4);	// EXTI5,6,7 -> PORTB
        Macro_Write_Block(AFIO->EXTICR[3],0xff,0x00,4);		// EXTI13,14 -> PORTA

        Macro_Set_Area(EXTI->FTSR,0x3,13);
 8003ad2:	f2c4 0301 	movt	r3, #16385	; 0x4001
    {
        Macro_Set_Bit(RCC->APB2ENR,3);
        Macro_Set_Bit(RCC->APB2ENR,2);
        Macro_Set_Bit(RCC->APB2ENR,0);

        Macro_Write_Block(AFIO->EXTICR[0],0xf,0x1,12);		// EXTI3 -> PORTB
 8003ad6:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
 8003ada:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003ade:	608a      	str	r2, [r1, #8]
        Macro_Write_Block(AFIO->EXTICR[1],0xfff,0x111,4);	// EXTI5,6,7 -> PORTB
 8003ae0:	68c8      	ldr	r0, [r1, #12]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8003ae2:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8003ae6:	f420 407f 	bic.w	r0, r0, #65280	; 0xff00
 8003aea:	f020 00f0 	bic.w	r0, r0, #240	; 0xf0
 8003aee:	f440 5088 	orr.w	r0, r0, #4352	; 0x1100
 8003af2:	f040 0010 	orr.w	r0, r0, #16
 8003af6:	60c8      	str	r0, [r1, #12]
        Macro_Write_Block(AFIO->EXTICR[3],0xff,0x00,4);		// EXTI13,14 -> PORTA
 8003af8:	6948      	ldr	r0, [r1, #20]
 8003afa:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003afe:	f420 607f 	bic.w	r0, r0, #4080	; 0xff0
 8003b02:	6148      	str	r0, [r1, #20]

        Macro_Set_Area(EXTI->FTSR,0x3,13);
 8003b04:	68d9      	ldr	r1, [r3, #12]
 8003b06:	f44f 7400 	mov.w	r4, #512	; 0x200
 8003b0a:	f441 41c0 	orr.w	r1, r1, #24576	; 0x6000
 8003b0e:	60d9      	str	r1, [r3, #12]
        Macro_Set_Area(EXTI->FTSR,0x7,5);
 8003b10:	68d9      	ldr	r1, [r3, #12]
        Macro_Set_Bit(EXTI->FTSR,3);

        EXTI->PR = (0x1<<3)|(0x7<<5)|(0x3<<13);
 8003b12:	f246 05e8 	movw	r5, #24808	; 0x60e8
        Macro_Write_Block(AFIO->EXTICR[0],0xf,0x1,12);		// EXTI3 -> PORTB
        Macro_Write_Block(AFIO->EXTICR[1],0xfff,0x111,4);	// EXTI5,6,7 -> PORTB
        Macro_Write_Block(AFIO->EXTICR[3],0xff,0x00,4);		// EXTI13,14 -> PORTA

        Macro_Set_Area(EXTI->FTSR,0x3,13);
        Macro_Set_Area(EXTI->FTSR,0x7,5);
 8003b16:	f041 01e0 	orr.w	r1, r1, #224	; 0xe0
 8003b1a:	60d9      	str	r1, [r3, #12]
        Macro_Set_Bit(EXTI->FTSR,3);
 8003b1c:	68de      	ldr	r6, [r3, #12]
 8003b1e:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8003b22:	f046 0608 	orr.w	r6, r6, #8
 8003b26:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003b2a:	60de      	str	r6, [r3, #12]

        EXTI->PR = (0x1<<3)|(0x7<<5)|(0x3<<13);
 8003b2c:	615d      	str	r5, [r3, #20]
 8003b2e:	f8c2 4180 	str.w	r4, [r2, #384]	; 0x180
 8003b32:	f8c2 0180 	str.w	r0, [r2, #384]	; 0x180
 8003b36:	f8c2 1184 	str.w	r1, [r2, #388]	; 0x184

        NVIC_ClearPendingIRQ(EXTI3_IRQn);
        NVIC_ClearPendingIRQ(EXTI9_5_IRQn);
        NVIC_ClearPendingIRQ(EXTI15_10_IRQn);

        Macro_Set_Area(EXTI->IMR,0x7,5);
 8003b3a:	681d      	ldr	r5, [r3, #0]
 8003b3c:	f045 05e0 	orr.w	r5, r5, #224	; 0xe0
 8003b40:	601d      	str	r5, [r3, #0]
        Macro_Set_Area(EXTI->IMR,0x3,13);
 8003b42:	681d      	ldr	r5, [r3, #0]
 8003b44:	f445 45c0 	orr.w	r5, r5, #24576	; 0x6000
 8003b48:	601d      	str	r5, [r3, #0]
        Macro_Set_Bit(EXTI->IMR,3);
 8003b4a:	681d      	ldr	r5, [r3, #0]
 8003b4c:	f045 0508 	orr.w	r5, r5, #8
 8003b50:	601d      	str	r5, [r3, #0]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8003b52:	6014      	str	r4, [r2, #0]
 8003b54:	6010      	str	r0, [r2, #0]
 8003b56:	6051      	str	r1, [r2, #4]
    	NVIC_EnableIRQ(EXTI15_10_IRQn);
    	Macro_Clear_Bit(RCC->APB2ENR,3);
		Macro_Clear_Bit(RCC->APB2ENR,2);
		Macro_Clear_Bit(RCC->APB2ENR,0);
    }
}
 8003b58:	bc70      	pop	{r4, r5, r6}
 8003b5a:	4770      	bx	lr

08003b5c <Key_Poll_Init>:
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003b5c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003b60:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003b64:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 8003b66:	f44f 6340 	mov.w	r3, #3072	; 0xc00
#include "device_driver.h"

void Key_Poll_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003b6a:	f041 0108 	orr.w	r1, r1, #8
 8003b6e:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
 8003b70:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003b74:	681a      	ldr	r2, [r3, #0]
 8003b76:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 8003b7a:	f042 4288 	orr.w	r2, r2, #1140850688	; 0x44000000
 8003b7e:	601a      	str	r2, [r3, #0]
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop

08003b84 <Key_Get_Pressed>:
}

int Key_Get_Pressed(void)
{
	return Macro_Extract_Area(~GPIOB->IDR,0x3,6);
 8003b84:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003b88:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003b8c:	6898      	ldr	r0, [r3, #8]
 8003b8e:	43c0      	mvns	r0, r0
}
 8003b90:	f3c0 1081 	ubfx	r0, r0, #6, #2
 8003b94:	4770      	bx	lr
 8003b96:	bf00      	nop

08003b98 <Key_Wait_Key_Released>:
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
}

int Key_Get_Pressed(void)
{
	return Macro_Extract_Area(~GPIOB->IDR,0x3,6);
 8003b98:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8003b9c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003ba0:	6893      	ldr	r3, [r2, #8]
 8003ba2:	43db      	mvns	r3, r3
}

void Key_Wait_Key_Released(void)
{
	while(Key_Get_Pressed());
 8003ba4:	f013 0fc0 	tst.w	r3, #192	; 0xc0
 8003ba8:	d1fa      	bne.n	8003ba0 <Key_Wait_Key_Released+0x8>
}
 8003baa:	4770      	bx	lr

08003bac <Key_Wait_Key_Pressed>:
	Macro_Write_Block(GPIOB->CRL, 0xff, 0x44, 24);
}

int Key_Get_Pressed(void)
{
	return Macro_Extract_Area(~GPIOB->IDR,0x3,6);
 8003bac:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003bb0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003bb4:	6898      	ldr	r0, [r3, #8]
 8003bb6:	43c0      	mvns	r0, r0
 8003bb8:	f3c0 1081 	ubfx	r0, r0, #6, #2
	int k;

	do
	{
		k = Key_Get_Pressed();
	}while(!k);
 8003bbc:	2800      	cmp	r0, #0
 8003bbe:	d0f9      	beq.n	8003bb4 <Key_Wait_Key_Pressed+0x8>

	return k;
}
 8003bc0:	4770      	bx	lr
 8003bc2:	bf00      	nop

08003bc4 <Key_ISR_Enable>:

void Key_ISR_Enable(int en)
{
 8003bc4:	b410      	push	{r4}
	if(en)
 8003bc6:	b950      	cbnz	r0, 8003bde <Key_ISR_Enable+0x1a>
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8003bc8:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8003bcc:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003bd0:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8003bd4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

	else
	{
		NVIC_DisableIRQ((IRQn_Type)23);
	}
}
 8003bd8:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003bdc:	4770      	bx	lr

void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
 8003bde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003be2:	f2c4 0302 	movt	r3, #16386	; 0x4002
 8003be6:	699a      	ldr	r2, [r3, #24]
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 8003be8:	f44f 6140 	mov.w	r1, #3072	; 0xc00

void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
 8003bec:	f042 0208 	orr.w	r2, r2, #8
 8003bf0:	619a      	str	r2, [r3, #24]
		Macro_Set_Bit(RCC->APB2ENR,0);
 8003bf2:	699a      	ldr	r2, [r3, #24]

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 8003bf4:	f2c4 0101 	movt	r1, #16385	; 0x4001
void Key_ISR_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);
 8003bf8:	f042 0201 	orr.w	r2, r2, #1
 8003bfc:	619a      	str	r2, [r3, #24]

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 8003bfe:	680b      	ldr	r3, [r1, #0]
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
 8003c00:	2200      	movs	r2, #0
	if(en)
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
 8003c02:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003c06:	f043 4388 	orr.w	r3, r3, #1140850688	; 0x44000000
 8003c0a:	600b      	str	r3, [r1, #0]
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
 8003c0c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8003c10:	68d1      	ldr	r1, [r2, #12]
		Macro_Write_Block(EXTI->FTSR,0x3,0x3,6);
 8003c12:	f44f 6380 	mov.w	r3, #1024	; 0x400
	{
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
 8003c16:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 8003c1a:	f441 5188 	orr.w	r1, r1, #4352	; 0x1100
 8003c1e:	60d1      	str	r1, [r2, #12]
		Macro_Write_Block(EXTI->FTSR,0x3,0x3,6);
 8003c20:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003c24:	68d9      	ldr	r1, [r3, #12]
		Macro_Write_Block(EXTI->IMR,0x3,0x3,6);

		EXTI->PR = (0x3<<6);
 8003c26:	20c0      	movs	r0, #192	; 0xc0
		Macro_Set_Bit(RCC->APB2ENR,3);
		Macro_Set_Bit(RCC->APB2ENR,0);

		Macro_Write_Block(GPIOB->CRL,0xff,0x44,24);
		Macro_Write_Block(AFIO->EXTICR[1],0xff,0x11,8);
		Macro_Write_Block(EXTI->FTSR,0x3,0x3,6);
 8003c28:	f041 01c0 	orr.w	r1, r1, #192	; 0xc0
 8003c2c:	60d9      	str	r1, [r3, #12]
		Macro_Write_Block(EXTI->IMR,0x3,0x3,6);
 8003c2e:	681c      	ldr	r4, [r3, #0]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8003c30:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8003c34:	4304      	orrs	r4, r0
 8003c36:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8003c3a:	f44f 0100 	mov.w	r1, #8388608	; 0x800000
 8003c3e:	601c      	str	r4, [r3, #0]

		EXTI->PR = (0x3<<6);
 8003c40:	6158      	str	r0, [r3, #20]
 8003c42:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8003c46:	6011      	str	r1, [r2, #0]

	else
	{
		NVIC_DisableIRQ((IRQn_Type)23);
	}
}
 8003c48:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop

08003c50 <LED_Init>:
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003c50:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003c54:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8003c58:	6991      	ldr	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0x66, 0);
 8003c5a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
#include "device_driver.h"

void LED_Init(void)
{
	Macro_Set_Bit(RCC->APB2ENR, 3);
 8003c5e:	f041 0108 	orr.w	r1, r1, #8
 8003c62:	6191      	str	r1, [r2, #24]
	Macro_Write_Block(GPIOB->CRH, 0xff, 0x66, 0);
 8003c64:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003c68:	685a      	ldr	r2, [r3, #4]
 8003c6a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003c6e:	f042 0266 	orr.w	r2, r2, #102	; 0x66
 8003c72:	605a      	str	r2, [r3, #4]
	Macro_Set_Area(GPIOB->ODR, 0x3, 8);
 8003c74:	68da      	ldr	r2, [r3, #12]
 8003c76:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8003c7a:	60da      	str	r2, [r3, #12]
 8003c7c:	4770      	bx	lr
 8003c7e:	bf00      	nop

08003c80 <LED_Display>:
}

void LED_Display(unsigned int num)
{
	Macro_Write_Block(GPIOB->ODR, 0x3, (~num & 3), 8);
 8003c80:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003c84:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003c88:	68da      	ldr	r2, [r3, #12]
 8003c8a:	43c0      	mvns	r0, r0
 8003c8c:	f000 0003 	and.w	r0, r0, #3
 8003c90:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003c94:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8003c98:	60da      	str	r2, [r3, #12]
 8003c9a:	4770      	bx	lr

08003c9c <LED_All_On>:
}

void LED_All_On(void)
{
	Macro_Clear_Area(GPIOB->ODR, 0x3, 8);
 8003c9c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003ca0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003ca4:	68da      	ldr	r2, [r3, #12]
 8003ca6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8003caa:	60da      	str	r2, [r3, #12]
 8003cac:	4770      	bx	lr
 8003cae:	bf00      	nop

08003cb0 <LED_All_Off>:
}

void LED_All_Off(void)
{
	Macro_Set_Area(GPIOB->ODR, 0x3, 8);
 8003cb0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003cb4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8003cb8:	68da      	ldr	r2, [r3, #12]
 8003cba:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8003cbe:	60da      	str	r2, [r3, #12]
 8003cc0:	4770      	bx	lr
 8003cc2:	bf00      	nop

08003cc4 <Main>:
extern volatile int TIM4_expired;
extern volatile int Jog_key_in;
extern volatile int Jog_key;

void Main(void)
{
 8003cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	Uart_Printf("Game Project\n");
 8003cc8:	f64e 4040 	movw	r0, #60480	; 0xec40
extern volatile int TIM4_expired;
extern volatile int Jog_key_in;
extern volatile int Jog_key;

void Main(void)
{
 8003ccc:	b089      	sub	sp, #36	; 0x24
	Uart_Printf("Game Project\n");
 8003cce:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003cd2:	f000 fc55 	bl	8004580 <Uart1_Printf>

	Lcd_Init();
 8003cd6:	f001 fced 	bl	80056b4 <Lcd_Init>
	Jog_Poll_Init();
 8003cda:	f7ff fdfb 	bl	80038d4 <Jog_Poll_Init>
	Jog_ISR_Enable(1);
 8003cde:	2001      	movs	r0, #1
 8003ce0:	f7ff fec0 	bl	8003a64 <Jog_ISR_Enable>
	Uart1_RX_Interrupt_Enable(1);
 8003ce4:	2001      	movs	r0, #1
 8003ce6:	f000 fd3f 	bl	8004768 <Uart1_RX_Interrupt_Enable>
	Lcd_Clr_Screen();
 8003cea:	f001 fc83 	bl	80055f4 <Lcd_Clr_Screen>
	int frog_pos_x = (LCDW / 2) - 5, frog_pos_y = Y_MAX - 10;
	int car_pos_x = 0, car_pos_y = (LCDH / 2) - 5;
	int car_color = 1;
	int tick_count = 0;

	TIM4_Repeat_Interrupt_Enable(1, TIMER_PERIOD*10);
 8003cee:	2001      	movs	r0, #1
 8003cf0:	2164      	movs	r1, #100	; 0x64
 8003cf2:	f000 fb4b 	bl	800438c <TIM4_Repeat_Interrupt_Enable>

	Lcd_Printf(0,0,BLUE,WHITE,1,1,"Hello %d", 100);
 8003cf6:	f64e 4350 	movw	r3, #60496	; 0xec50
 8003cfa:	2601      	movs	r6, #1
 8003cfc:	2000      	movs	r0, #0
 8003cfe:	f6c0 0300 	movt	r3, #2048	; 0x800
 8003d02:	2264      	movs	r2, #100	; 0x64
 8003d04:	4601      	mov	r1, r0
 8003d06:	9302      	str	r3, [sp, #8]
 8003d08:	9600      	str	r6, [sp, #0]
 8003d0a:	9601      	str	r6, [sp, #4]
 8003d0c:	9203      	str	r2, [sp, #12]
 8003d0e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003d12:	221f      	movs	r2, #31
 8003d14:	f7ff fcb2 	bl	800367c <Lcd_Printf>

	Lcd_Draw_Box(frog_pos_x, frog_pos_y, 10, 10, color[0]);
 8003d18:	f44f 4478 	mov.w	r4, #63488	; 0xf800
 8003d1c:	220a      	movs	r2, #10
 8003d1e:	4613      	mov	r3, r2
 8003d20:	9400      	str	r4, [sp, #0]
 8003d22:	209b      	movs	r0, #155	; 0x9b
 8003d24:	21e5      	movs	r1, #229	; 0xe5
 8003d26:	f001 fc69 	bl	80055fc <Lcd_Draw_Box>
	Lcd_Draw_Box(car_pos_x, car_pos_y, 20, 20, color[0]);
 8003d2a:	2214      	movs	r2, #20
 8003d2c:	4613      	mov	r3, r2
 8003d2e:	9400      	str	r4, [sp, #0]
 8003d30:	2173      	movs	r1, #115	; 0x73
 8003d32:	2000      	movs	r0, #0
 8003d34:	f001 fc62 	bl	80055fc <Lcd_Draw_Box>
 8003d38:	f240 5a98 	movw	sl, #1432	; 0x598
 8003d3c:	f64e 4168 	movw	r1, #60520	; 0xec68
			Jog_key_in = 0;
		}

		if(TIM4_expired) 
		{
			tick_count = (tick_count + 1) % 10;
 8003d40:	f246 6267 	movw	r2, #26215	; 0x6667

			if(tick_count == 0) 
			{
				Lcd_Draw_Box(car_pos_x, car_pos_y, 20, 20, color[car_color]);
				car_color = (car_color + 1) % (sizeof(color)/sizeof(color[0]));
 8003d44:	f64a 23ab 	movw	r3, #43691	; 0xaaab
 8003d48:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 8003d4c:	f240 559c 	movw	r5, #1436	; 0x59c
 8003d50:	f64e 1970 	movw	r9, #59760	; 0xe970
 8003d54:	f240 548c 	movw	r4, #1420	; 0x58c
 8003d58:	f6c0 0100 	movt	r1, #2048	; 0x800
			Jog_key_in = 0;
		}

		if(TIM4_expired) 
		{
			tick_count = (tick_count + 1) % 10;
 8003d5c:	f2c6 6266 	movt	r2, #26214	; 0x6666

			if(tick_count == 0) 
			{
				Lcd_Draw_Box(car_pos_x, car_pos_y, 20, 20, color[car_color]);
				car_color = (car_color + 1) % (sizeof(color)/sizeof(color[0]));
 8003d60:	f6ca 23aa 	movt	r3, #43690	; 0xaaaa
	Uart1_RX_Interrupt_Enable(1);
	Lcd_Clr_Screen();

	int frog_pos_x = (LCDW / 2) - 5, frog_pos_y = Y_MAX - 10;
	int car_pos_x = 0, car_pos_y = (LCDH / 2) - 5;
	int car_color = 1;
 8003d64:	9606      	str	r6, [sp, #24]
	Lcd_Draw_Box(frog_pos_x, frog_pos_y, 10, 10, color[0]);
	Lcd_Draw_Box(car_pos_x, car_pos_y, 20, 20, color[0]);

	for(;;)
	{
		if(Jog_key_in) 
 8003d66:	46d3      	mov	fp, sl
 8003d68:	f2c2 0500 	movt	r5, #8192	; 0x2000
 8003d6c:	9104      	str	r1, [sp, #16]
 8003d6e:	f6c0 0900 	movt	r9, #2048	; 0x800
 8003d72:	f2c2 0400 	movt	r4, #8192	; 0x2000
			Jog_key_in = 0;
		}

		if(TIM4_expired) 
		{
			tick_count = (tick_count + 1) % 10;
 8003d76:	9205      	str	r2, [sp, #20]

			if(tick_count == 0) 
			{
				Lcd_Draw_Box(car_pos_x, car_pos_y, 20, 20, color[car_color]);
				car_color = (car_color + 1) % (sizeof(color)/sizeof(color[0]));
 8003d78:	9307      	str	r3, [sp, #28]
	Lcd_Clr_Screen();

	int frog_pos_x = (LCDW / 2) - 5, frog_pos_y = Y_MAX - 10;
	int car_pos_x = 0, car_pos_y = (LCDH / 2) - 5;
	int car_color = 1;
	int tick_count = 0;
 8003d7a:	2700      	movs	r7, #0
	for(;;)
	{
		if(Jog_key_in) 
		{
			Uart_Printf("KEY = %d\n", Jog_key);
			Lcd_Printf(200,0,RED,BLACK,2,2,"KEY = %d", Jog_key);
 8003d7c:	2602      	movs	r6, #2
 8003d7e:	4653      	mov	r3, sl
 8003d80:	f04f 0800 	mov.w	r8, #0
 8003d84:	46ba      	mov	sl, r7
 8003d86:	461f      	mov	r7, r3
 8003d88:	e001      	b.n	8003d8e <Main+0xca>
			Lcd_Draw_Box(frog_pos_x, frog_pos_y, 10, 10, color[Jog_key]);
			Jog_key_in = 0;
		}

		if(TIM4_expired) 
 8003d8a:	6823      	ldr	r3, [r4, #0]
 8003d8c:	bb2b      	cbnz	r3, 8003dda <Main+0x116>
	Lcd_Draw_Box(frog_pos_x, frog_pos_y, 10, 10, color[0]);
	Lcd_Draw_Box(car_pos_x, car_pos_y, 20, 20, color[0]);

	for(;;)
	{
		if(Jog_key_in) 
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d0fa      	beq.n	8003d8a <Main+0xc6>
		{
			Uart_Printf("KEY = %d\n", Jog_key);
 8003d94:	f64e 405c 	movw	r0, #60508	; 0xec5c
 8003d98:	6829      	ldr	r1, [r5, #0]
 8003d9a:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003d9e:	f000 fbef 	bl	8004580 <Uart1_Printf>
			Lcd_Printf(200,0,RED,BLACK,2,2,"KEY = %d", Jog_key);
 8003da2:	682b      	ldr	r3, [r5, #0]
 8003da4:	9a04      	ldr	r2, [sp, #16]
 8003da6:	2100      	movs	r1, #0
 8003da8:	9202      	str	r2, [sp, #8]
 8003daa:	9303      	str	r3, [sp, #12]
 8003dac:	20c8      	movs	r0, #200	; 0xc8
 8003dae:	460b      	mov	r3, r1
 8003db0:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8003db4:	9600      	str	r6, [sp, #0]
 8003db6:	9601      	str	r6, [sp, #4]
 8003db8:	f7ff fc60 	bl	800367c <Lcd_Printf>
			Lcd_Draw_Box(frog_pos_x, frog_pos_y, 10, 10, color[Jog_key]);
 8003dbc:	682b      	ldr	r3, [r5, #0]
 8003dbe:	220a      	movs	r2, #10
 8003dc0:	f839 1013 	ldrh.w	r1, [r9, r3, lsl #1]
 8003dc4:	209b      	movs	r0, #155	; 0x9b
 8003dc6:	4613      	mov	r3, r2
 8003dc8:	9100      	str	r1, [sp, #0]
 8003dca:	21e5      	movs	r1, #229	; 0xe5
 8003dcc:	f001 fc16 	bl	80055fc <Lcd_Draw_Box>
			Jog_key_in = 0;
 8003dd0:	f8cb 8000 	str.w	r8, [fp]
		}

		if(TIM4_expired) 
 8003dd4:	6823      	ldr	r3, [r4, #0]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d0d9      	beq.n	8003d8e <Main+0xca>
 8003dda:	463b      	mov	r3, r7
		{
			tick_count = (tick_count + 1) % 10;
 8003ddc:	9905      	ldr	r1, [sp, #20]
 8003dde:	4657      	mov	r7, sl
 8003de0:	469a      	mov	sl, r3
 8003de2:	1c7b      	adds	r3, r7, #1
 8003de4:	fb81 1703 	smull	r1, r7, r1, r3
 8003de8:	17da      	asrs	r2, r3, #31
 8003dea:	ebc2 07a7 	rsb	r7, r2, r7, asr #2
 8003dee:	eb07 0787 	add.w	r7, r7, r7, lsl #2

			if(tick_count == 0) 
 8003df2:	ebb3 0747 	subs.w	r7, r3, r7, lsl #1
 8003df6:	d002      	beq.n	8003dfe <Main+0x13a>
			{
				Lcd_Draw_Box(car_pos_x, car_pos_y, 20, 20, color[car_color]);
				car_color = (car_color + 1) % (sizeof(color)/sizeof(color[0]));
			}
			
			TIM4_expired = 0;
 8003df8:	2300      	movs	r3, #0
 8003dfa:	6023      	str	r3, [r4, #0]
 8003dfc:	e7bf      	b.n	8003d7e <Main+0xba>
		{
			tick_count = (tick_count + 1) % 10;

			if(tick_count == 0) 
			{
				Lcd_Draw_Box(car_pos_x, car_pos_y, 20, 20, color[car_color]);
 8003dfe:	9a06      	ldr	r2, [sp, #24]
 8003e00:	2173      	movs	r1, #115	; 0x73
 8003e02:	f839 3012 	ldrh.w	r3, [r9, r2, lsl #1]
 8003e06:	2214      	movs	r2, #20
 8003e08:	9300      	str	r3, [sp, #0]
 8003e0a:	4638      	mov	r0, r7
 8003e0c:	4613      	mov	r3, r2
 8003e0e:	f001 fbf5 	bl	80055fc <Lcd_Draw_Box>
				car_color = (car_color + 1) % (sizeof(color)/sizeof(color[0]));
 8003e12:	9906      	ldr	r1, [sp, #24]
 8003e14:	1c4b      	adds	r3, r1, #1
 8003e16:	9907      	ldr	r1, [sp, #28]
 8003e18:	fba1 1203 	umull	r1, r2, r1, r3
 8003e1c:	0892      	lsrs	r2, r2, #2
 8003e1e:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 8003e22:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
 8003e26:	9206      	str	r2, [sp, #24]
 8003e28:	e7e6      	b.n	8003df8 <Main+0x134>
 8003e2a:	bf00      	nop

08003e2c <_sbrk>:
#include "device_driver.h"

char * _sbrk(int inc)
{
 8003e2c:	b410      	push	{r4}
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 8003e2e:	f240 5388 	movw	r3, #1416	; 0x588
 8003e32:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8003e36:	6819      	ldr	r1, [r3, #0]
#include "device_driver.h"

char * _sbrk(int inc)
{
 8003e38:	4602      	mov	r2, r0
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 8003e3a:	b181      	cbz	r1, 8003e5e <_sbrk+0x32>
 8003e3c:	4c0b      	ldr	r4, [pc, #44]	; (8003e6c <_sbrk+0x40>)
 8003e3e:	4608      	mov	r0, r1
 8003e40:	f024 0107 	bic.w	r1, r4, #7

	prevHeap = heap;
	nextHeap = (char *)((((unsigned int)heap + inc) + 0x7) & ~0x7);
 8003e44:	3207      	adds	r2, #7
 8003e46:	4402      	add	r2, r0
 8003e48:	f022 0207 	bic.w	r2, r2, #7

	if((unsigned int)nextHeap >= HEAP_LIMIT) return (char *)0;
 8003e4c:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 8003e50:	428a      	cmp	r2, r1

	heap = nextHeap;
 8003e52:	bf34      	ite	cc
 8003e54:	601a      	strcc	r2, [r3, #0]
	if(heap == (char *)0) heap = (char *)HEAP_BASE;

	prevHeap = heap;
	nextHeap = (char *)((((unsigned int)heap + inc) + 0x7) & ~0x7);

	if((unsigned int)nextHeap >= HEAP_LIMIT) return (char *)0;
 8003e56:	2000      	movcs	r0, #0

	heap = nextHeap;
	return prevHeap;
}
 8003e58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003e5c:	4770      	bx	lr
	static char * heap = (char *)0;

	char * prevHeap;
	char * nextHeap;

	if(heap == (char *)0) heap = (char *)HEAP_BASE;
 8003e5e:	4903      	ldr	r1, [pc, #12]	; (8003e6c <_sbrk+0x40>)
 8003e60:	f021 0107 	bic.w	r1, r1, #7
 8003e64:	6019      	str	r1, [r3, #0]
 8003e66:	4608      	mov	r0, r1
 8003e68:	e7ec      	b.n	8003e44 <_sbrk+0x18>
 8003e6a:	bf00      	nop
 8003e6c:	200005f7 	strdcs	r0, [r0], -r7

08003e70 <System_Init>:
	heap = nextHeap;
	return prevHeap;
}

void System_Init(void)
{
 8003e70:	b508      	push	{r3, lr}
	LED_Init();
 8003e72:	f7ff feed 	bl	8003c50 <LED_Init>
	Key_Poll_Init();
 8003e76:	f7ff fe71 	bl	8003b5c <Key_Poll_Init>
	Uart1_Init(115200);
 8003e7a:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8003e7e:	f000 fae3 	bl	8004448 <Uart1_Init>

	SCB->VTOR = 0x08003000;
 8003e82:	f44f 436d 	mov.w	r3, #60672	; 0xed00
 8003e86:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8003e8a:	f2ce 0300 	movt	r3, #57344	; 0xe000
 8003e8e:	f6c0 0200 	movt	r2, #2048	; 0x800
	SCB->SHCSR = 7<<16;
 8003e92:	f44f 21e0 	mov.w	r1, #458752	; 0x70000
{
	LED_Init();
	Key_Poll_Init();
	Uart1_Init(115200);

	SCB->VTOR = 0x08003000;
 8003e96:	609a      	str	r2, [r3, #8]
	SCB->SHCSR = 7<<16;
 8003e98:	6259      	str	r1, [r3, #36]	; 0x24
 8003e9a:	bd08      	pop	{r3, pc}

08003e9c <Stack_Dump>:
}

static char * const Stack_reg[] = {"R0","R1","R2","R3","R12","LR","RA","xPSR"};

static void Stack_Dump(const char * stack, unsigned int * sp)
{
 8003e9c:	b5f0      	push	{r4, r5, r6, r7, lr}
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	4d0b      	ldr	r5, [pc, #44]	; (8003ed0 <Stack_Dump+0x34>)
}

static char * const Stack_reg[] = {"R0","R1","R2","R3","R12","LR","RA","xPSR"};

static void Stack_Dump(const char * stack, unsigned int * sp)
{
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	4606      	mov	r6, r0
 8003ea6:	460f      	mov	r7, r1
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 8003ea8:	461c      	mov	r4, r3
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
 8003eaa:	f857 2023 	ldr.w	r2, [r7, r3, lsl #2]
 8003eae:	f64e 4074 	movw	r0, #60532	; 0xec74
 8003eb2:	f855 3f04 	ldr.w	r3, [r5, #4]!
 8003eb6:	9200      	str	r2, [sp, #0]
 8003eb8:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003ebc:	4622      	mov	r2, r4
 8003ebe:	4631      	mov	r1, r6

static void Stack_Dump(const char * stack, unsigned int * sp)
{
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 8003ec0:	3401      	adds	r4, #1
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
 8003ec2:	f000 fb5d 	bl	8004580 <Uart1_Printf>

static void Stack_Dump(const char * stack, unsigned int * sp)
{
	int i;

	for(i=0; i<(sizeof(Stack_reg)/sizeof(Stack_reg[0])); i++)
 8003ec6:	2c08      	cmp	r4, #8
 8003ec8:	4623      	mov	r3, r4
 8003eca:	d1ee      	bne.n	8003eaa <Stack_Dump+0xe>
	{
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
	}
}
 8003ecc:	b003      	add	sp, #12
 8003ece:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003ed0:	0800e978 	stmdaeq	r0, {r3, r4, r5, r6, r8, fp, sp, lr, pc}

08003ed4 <Fault_Report>:

static void Fault_Report(unsigned int lr, unsigned int * msp, unsigned int * psp, unsigned int psr)
{
 8003ed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003ed8:	4605      	mov	r5, r0
	Uart1_Printf("LR(EXC_RETURN)=0x%.8X\n", lr);
 8003eda:	f64e 4088 	movw	r0, #60552	; 0xec88
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
	}
}

static void Fault_Report(unsigned int lr, unsigned int * msp, unsigned int * psp, unsigned int psr)
{
 8003ede:	460e      	mov	r6, r1
	Uart1_Printf("LR(EXC_RETURN)=0x%.8X\n", lr);
 8003ee0:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003ee4:	4629      	mov	r1, r5
		Uart1_Printf("%s[%d],%s=0x%.8X\n", stack, i, Stack_reg[i], sp[i]);
	}
}

static void Fault_Report(unsigned int lr, unsigned int * msp, unsigned int * psp, unsigned int psr)
{
 8003ee6:	4698      	mov	r8, r3
 8003ee8:	4617      	mov	r7, r2
	Uart1_Printf("LR(EXC_RETURN)=0x%.8X\n", lr);
 8003eea:	f000 fb49 	bl	8004580 <Uart1_Printf>
	Uart1_Printf("MSP=0x%.8X\n", msp);
 8003eee:	f64e 40a0 	movw	r0, #60576	; 0xeca0
 8003ef2:	4631      	mov	r1, r6
 8003ef4:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003ef8:	f000 fb42 	bl	8004580 <Uart1_Printf>
	Uart1_Printf("PSP=0x%.8X\n", psp);
 8003efc:	f64e 40ac 	movw	r0, #60588	; 0xecac
 8003f00:	4639      	mov	r1, r7
 8003f02:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003f06:	f000 fb3b 	bl	8004580 <Uart1_Printf>
	Uart1_Printf("PSR=0x%.8X\n", psr);
 8003f0a:	f64e 40b8 	movw	r0, #60600	; 0xecb8
 8003f0e:	4641      	mov	r1, r8
 8003f10:	f6c0 0000 	movt	r0, #2048	; 0x800

	Uart1_Printf("SHCSR: 0x%.8X\n", SCB->SHCSR);
 8003f14:	f44f 446d 	mov.w	r4, #60672	; 0xed00
static void Fault_Report(unsigned int lr, unsigned int * msp, unsigned int * psp, unsigned int psr)
{
	Uart1_Printf("LR(EXC_RETURN)=0x%.8X\n", lr);
	Uart1_Printf("MSP=0x%.8X\n", msp);
	Uart1_Printf("PSP=0x%.8X\n", psp);
	Uart1_Printf("PSR=0x%.8X\n", psr);
 8003f18:	f000 fb32 	bl	8004580 <Uart1_Printf>

	Uart1_Printf("SHCSR: 0x%.8X\n", SCB->SHCSR);
 8003f1c:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003f20:	f64e 40c4 	movw	r0, #60612	; 0xecc4
 8003f24:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8003f26:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003f2a:	f000 fb29 	bl	8004580 <Uart1_Printf>
	Uart1_Printf("ICSR: 0x%.8X\n", SCB->ICSR);
 8003f2e:	f64e 40d4 	movw	r0, #60628	; 0xecd4
 8003f32:	6861      	ldr	r1, [r4, #4]
 8003f34:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003f38:	f000 fb22 	bl	8004580 <Uart1_Printf>
	Uart1_Printf("CFSR: 0x%.8X\n", SCB->CFSR);
 8003f3c:	f64e 40e4 	movw	r0, #60644	; 0xece4
 8003f40:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003f44:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8003f46:	f000 fb1b 	bl	8004580 <Uart1_Printf>

	switch((lr & (0xF<<28))|(lr & 0xF))
 8003f4a:	230f      	movs	r3, #15
 8003f4c:	f2cf 0300 	movt	r3, #61440	; 0xf000
 8003f50:	2009      	movs	r0, #9
 8003f52:	402b      	ands	r3, r5
 8003f54:	f2cf 0000 	movt	r0, #61440	; 0xf000
 8003f58:	4283      	cmp	r3, r0
 8003f5a:	d02f      	beq.n	8003fbc <Fault_Report+0xe8>
 8003f5c:	220d      	movs	r2, #13
 8003f5e:	f2cf 0200 	movt	r2, #61440	; 0xf000
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d01c      	beq.n	8003fa0 <Fault_Report+0xcc>
 8003f66:	2201      	movs	r2, #1
 8003f68:	f2cf 0200 	movt	r2, #61440	; 0xf000
 8003f6c:	4293      	cmp	r3, r2
 8003f6e:	d009      	beq.n	8003f84 <Fault_Report+0xb0>
	{
		case 0xF0000001: Uart1_Printf("Handler(MSP)\n"); Stack_Dump("MSP", msp); break;
		case 0xF0000009: Uart1_Printf("Thread(MSP)\n"); Stack_Dump("MSP", msp); break;
		case 0xF000000d: Uart1_Printf("Thread(PSP)\n"); Stack_Dump("PSP", psp); break;
		default: Uart1_Printf("Invalid exception return value => %#.8X\n", lr & 0xf); break;
 8003f70:	f64e 502c 	movw	r0, #60716	; 0xed2c
 8003f74:	f005 010f 	and.w	r1, r5, #15
 8003f78:	f6c0 0000 	movt	r0, #2048	; 0x800
	}
}
 8003f7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	switch((lr & (0xF<<28))|(lr & 0xF))
	{
		case 0xF0000001: Uart1_Printf("Handler(MSP)\n"); Stack_Dump("MSP", msp); break;
		case 0xF0000009: Uart1_Printf("Thread(MSP)\n"); Stack_Dump("MSP", msp); break;
		case 0xF000000d: Uart1_Printf("Thread(PSP)\n"); Stack_Dump("PSP", psp); break;
		default: Uart1_Printf("Invalid exception return value => %#.8X\n", lr & 0xf); break;
 8003f80:	f000 bafe 	b.w	8004580 <Uart1_Printf>
	Uart1_Printf("ICSR: 0x%.8X\n", SCB->ICSR);
	Uart1_Printf("CFSR: 0x%.8X\n", SCB->CFSR);

	switch((lr & (0xF<<28))|(lr & 0xF))
	{
		case 0xF0000001: Uart1_Printf("Handler(MSP)\n"); Stack_Dump("MSP", msp); break;
 8003f84:	f64e 40f4 	movw	r0, #60660	; 0xecf4
 8003f88:	f6c0 0000 	movt	r0, #2048	; 0x800
		case 0xF0000009: Uart1_Printf("Thread(MSP)\n"); Stack_Dump("MSP", msp); break;
 8003f8c:	f000 faf8 	bl	8004580 <Uart1_Printf>
 8003f90:	f64e 5004 	movw	r0, #60676	; 0xed04
 8003f94:	4631      	mov	r1, r6
 8003f96:	f6c0 0000 	movt	r0, #2048	; 0x800
		case 0xF000000d: Uart1_Printf("Thread(PSP)\n"); Stack_Dump("PSP", psp); break;
		default: Uart1_Printf("Invalid exception return value => %#.8X\n", lr & 0xf); break;
	}
}
 8003f9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
	Uart1_Printf("CFSR: 0x%.8X\n", SCB->CFSR);

	switch((lr & (0xF<<28))|(lr & 0xF))
	{
		case 0xF0000001: Uart1_Printf("Handler(MSP)\n"); Stack_Dump("MSP", msp); break;
		case 0xF0000009: Uart1_Printf("Thread(MSP)\n"); Stack_Dump("MSP", msp); break;
 8003f9e:	e77d      	b.n	8003e9c <Stack_Dump>
		case 0xF000000d: Uart1_Printf("Thread(PSP)\n"); Stack_Dump("PSP", psp); break;
 8003fa0:	f64e 5018 	movw	r0, #60696	; 0xed18
 8003fa4:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003fa8:	f000 faea 	bl	8004580 <Uart1_Printf>
 8003fac:	f64e 5028 	movw	r0, #60712	; 0xed28
 8003fb0:	4639      	mov	r1, r7
 8003fb2:	f6c0 0000 	movt	r0, #2048	; 0x800
		default: Uart1_Printf("Invalid exception return value => %#.8X\n", lr & 0xf); break;
	}
}
 8003fb6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}

	switch((lr & (0xF<<28))|(lr & 0xF))
	{
		case 0xF0000001: Uart1_Printf("Handler(MSP)\n"); Stack_Dump("MSP", msp); break;
		case 0xF0000009: Uart1_Printf("Thread(MSP)\n"); Stack_Dump("MSP", msp); break;
		case 0xF000000d: Uart1_Printf("Thread(PSP)\n"); Stack_Dump("PSP", psp); break;
 8003fba:	e76f      	b.n	8003e9c <Stack_Dump>
	Uart1_Printf("CFSR: 0x%.8X\n", SCB->CFSR);

	switch((lr & (0xF<<28))|(lr & 0xF))
	{
		case 0xF0000001: Uart1_Printf("Handler(MSP)\n"); Stack_Dump("MSP", msp); break;
		case 0xF0000009: Uart1_Printf("Thread(MSP)\n"); Stack_Dump("MSP", msp); break;
 8003fbc:	f64e 5008 	movw	r0, #60680	; 0xed08
 8003fc0:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003fc4:	e7e2      	b.n	8003f8c <Fault_Report+0xb8>
 8003fc6:	bf00      	nop

08003fc8 <Invalid_ISR>:
#include "device_driver.h"

void Invalid_ISR(void)
{
 8003fc8:	b508      	push	{r3, lr}
	Uart1_Printf("Invalid_Exception: %d!\n", Macro_Extract_Area(SCB->ICSR, 0x1ff, 0));
 8003fca:	f44f 446d 	mov.w	r4, #60672	; 0xed00
 8003fce:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8003fd2:	6861      	ldr	r1, [r4, #4]
 8003fd4:	f64e 5058 	movw	r0, #60760	; 0xed58
 8003fd8:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003fdc:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003fe0:	f000 face 	bl	8004580 <Uart1_Printf>
	Uart1_Printf("Invalid_ISR: %d!\n", Macro_Extract_Area(SCB->ICSR, 0x1ff, 0) - 16);
 8003fe4:	6861      	ldr	r1, [r4, #4]
 8003fe6:	f64e 5070 	movw	r0, #60784	; 0xed70
 8003fea:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003fee:	3910      	subs	r1, #16
 8003ff0:	f6c0 0000 	movt	r0, #2048	; 0x800
 8003ff4:	f000 fac4 	bl	8004580 <Uart1_Printf>
 8003ff8:	e7fe      	b.n	8003ff8 <Invalid_ISR+0x30>
 8003ffa:	bf00      	nop

08003ffc <HardFault_Handler>:
		default: Uart1_Printf("Invalid exception return value => %#.8X\n", lr & 0xf); break;
	}
}

void HardFault_Handler(unsigned int lr, unsigned int * msp, unsigned int * psp, unsigned int psr)
{
 8003ffc:	4605      	mov	r5, r0
	Uart1_Printf("Hard Fault!\n");
 8003ffe:	f64e 5084 	movw	r0, #60804	; 0xed84
		default: Uart1_Printf("Invalid exception return value => %#.8X\n", lr & 0xf); break;
	}
}

void HardFault_Handler(unsigned int lr, unsigned int * msp, unsigned int * psp, unsigned int psr)
{
 8004002:	b580      	push	{r7, lr}
 8004004:	4688      	mov	r8, r1
 8004006:	4617      	mov	r7, r2
 8004008:	461e      	mov	r6, r3
	Uart1_Printf("Hard Fault!\n");
 800400a:	f6c0 0000 	movt	r0, #2048	; 0x800
 800400e:	f000 fab7 	bl	8004580 <Uart1_Printf>
	Fault_Report(lr, msp, psp, psr);
	Uart1_Printf("HFSR: 0x%.8X\n", SCB->HFSR);
 8004012:	f44f 446d 	mov.w	r4, #60672	; 0xed00
}

void HardFault_Handler(unsigned int lr, unsigned int * msp, unsigned int * psp, unsigned int psr)
{
	Uart1_Printf("Hard Fault!\n");
	Fault_Report(lr, msp, psp, psr);
 8004016:	463a      	mov	r2, r7
 8004018:	4633      	mov	r3, r6
 800401a:	4628      	mov	r0, r5
 800401c:	4641      	mov	r1, r8
 800401e:	f7ff ff59 	bl	8003ed4 <Fault_Report>
	Uart1_Printf("HFSR: 0x%.8X\n", SCB->HFSR);
 8004022:	f2ce 0400 	movt	r4, #57344	; 0xe000
 8004026:	f64e 5094 	movw	r0, #60820	; 0xed94
 800402a:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800402c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004030:	f000 faa6 	bl	8004580 <Uart1_Printf>
	Uart1_Printf("BFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 15));
 8004034:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004036:	f64e 50a4 	movw	r0, #60836	; 0xeda4
 800403a:	f3c1 31c0 	ubfx	r1, r1, #15, #1
 800403e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004042:	f000 fa9d 	bl	8004580 <Uart1_Printf>
	Uart1_Printf("BFAR: 0x%.8X\n", SCB->BFAR);
 8004046:	f64e 50b8 	movw	r0, #60856	; 0xedb8
 800404a:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800404c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004050:	f000 fa96 	bl	8004580 <Uart1_Printf>
	Uart1_Printf("MMFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 7));
 8004054:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8004056:	f64e 50c8 	movw	r0, #60872	; 0xedc8
 800405a:	f3c1 11c0 	ubfx	r1, r1, #7, #1
 800405e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004062:	f000 fa8d 	bl	8004580 <Uart1_Printf>
	Uart1_Printf("MMFAR: 0x%.8X\n", SCB->MMFAR);
 8004066:	f64e 50dc 	movw	r0, #60892	; 0xeddc
 800406a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800406c:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004070:	f000 fa86 	bl	8004580 <Uart1_Printf>
 8004074:	e7fe      	b.n	8004074 <HardFault_Handler+0x78>
 8004076:	bf00      	nop

08004078 <MemManage_Handler>:
	for(;;);
}

void MemManage_Handler(unsigned int lr, unsigned int * msp, unsigned int * psp, unsigned int psr)
{
 8004078:	4605      	mov	r5, r0
	Uart1_Printf("Memory Management Fault!\n");
 800407a:	f64e 50ec 	movw	r0, #60908	; 0xedec
	Uart1_Printf("MMFAR: 0x%.8X\n", SCB->MMFAR);
	for(;;);
}

void MemManage_Handler(unsigned int lr, unsigned int * msp, unsigned int * psp, unsigned int psr)
{
 800407e:	b580      	push	{r7, lr}
 8004080:	4688      	mov	r8, r1
 8004082:	4617      	mov	r7, r2
 8004084:	461e      	mov	r6, r3
	Uart1_Printf("Memory Management Fault!\n");
 8004086:	f6c0 0000 	movt	r0, #2048	; 0x800
	Fault_Report(lr, msp, psp, psr);
	Uart1_Printf("MMFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 7));
 800408a:	f44f 446d 	mov.w	r4, #60672	; 0xed00
	for(;;);
}

void MemManage_Handler(unsigned int lr, unsigned int * msp, unsigned int * psp, unsigned int psr)
{
	Uart1_Printf("Memory Management Fault!\n");
 800408e:	f000 fa77 	bl	8004580 <Uart1_Printf>
	Fault_Report(lr, msp, psp, psr);
	Uart1_Printf("MMFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 7));
 8004092:	f2ce 0400 	movt	r4, #57344	; 0xe000
}

void MemManage_Handler(unsigned int lr, unsigned int * msp, unsigned int * psp, unsigned int psr)
{
	Uart1_Printf("Memory Management Fault!\n");
	Fault_Report(lr, msp, psp, psr);
 8004096:	4628      	mov	r0, r5
 8004098:	4641      	mov	r1, r8
 800409a:	463a      	mov	r2, r7
 800409c:	4633      	mov	r3, r6
 800409e:	f7ff ff19 	bl	8003ed4 <Fault_Report>
	Uart1_Printf("MMFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 7));
 80040a2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80040a4:	f64e 50c8 	movw	r0, #60872	; 0xedc8
 80040a8:	f3c1 11c0 	ubfx	r1, r1, #7, #1
 80040ac:	f6c0 0000 	movt	r0, #2048	; 0x800
 80040b0:	f000 fa66 	bl	8004580 <Uart1_Printf>
	Uart1_Printf("MMFAR: 0x%.8X\n", SCB->MMFAR);
 80040b4:	f64e 50dc 	movw	r0, #60892	; 0xeddc
 80040b8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80040ba:	f6c0 0000 	movt	r0, #2048	; 0x800
 80040be:	f000 fa5f 	bl	8004580 <Uart1_Printf>
 80040c2:	e7fe      	b.n	80040c2 <MemManage_Handler+0x4a>

080040c4 <BusFault_Handler>:
	for(;;);
}

void BusFault_Handler(unsigned int lr, unsigned int * msp, unsigned int * psp, unsigned int psr)
{
 80040c4:	4605      	mov	r5, r0
	Uart1_Printf("Bus Fault!\n");
 80040c6:	f64e 6008 	movw	r0, #60936	; 0xee08
	Uart1_Printf("MMFAR: 0x%.8X\n", SCB->MMFAR);
	for(;;);
}

void BusFault_Handler(unsigned int lr, unsigned int * msp, unsigned int * psp, unsigned int psr)
{
 80040ca:	b580      	push	{r7, lr}
 80040cc:	4688      	mov	r8, r1
 80040ce:	4617      	mov	r7, r2
 80040d0:	461e      	mov	r6, r3
	Uart1_Printf("Bus Fault!\n");
 80040d2:	f6c0 0000 	movt	r0, #2048	; 0x800
	Fault_Report(lr, msp, psp, psr);
	Uart1_Printf("BFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 15));
 80040d6:	f44f 446d 	mov.w	r4, #60672	; 0xed00
	for(;;);
}

void BusFault_Handler(unsigned int lr, unsigned int * msp, unsigned int * psp, unsigned int psr)
{
	Uart1_Printf("Bus Fault!\n");
 80040da:	f000 fa51 	bl	8004580 <Uart1_Printf>
	Fault_Report(lr, msp, psp, psr);
	Uart1_Printf("BFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 15));
 80040de:	f2ce 0400 	movt	r4, #57344	; 0xe000
}

void BusFault_Handler(unsigned int lr, unsigned int * msp, unsigned int * psp, unsigned int psr)
{
	Uart1_Printf("Bus Fault!\n");
	Fault_Report(lr, msp, psp, psr);
 80040e2:	4628      	mov	r0, r5
 80040e4:	4641      	mov	r1, r8
 80040e6:	463a      	mov	r2, r7
 80040e8:	4633      	mov	r3, r6
 80040ea:	f7ff fef3 	bl	8003ed4 <Fault_Report>
	Uart1_Printf("BFAR Valid => %d\n", Macro_Check_Bit_Set(SCB->CFSR, 15));
 80040ee:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80040f0:	f64e 50a4 	movw	r0, #60836	; 0xeda4
 80040f4:	f3c1 31c0 	ubfx	r1, r1, #15, #1
 80040f8:	f6c0 0000 	movt	r0, #2048	; 0x800
 80040fc:	f000 fa40 	bl	8004580 <Uart1_Printf>
	Uart1_Printf("BFAR: 0x%.8X\n", SCB->BFAR);
 8004100:	f64e 50b8 	movw	r0, #60856	; 0xedb8
 8004104:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004106:	f6c0 0000 	movt	r0, #2048	; 0x800
 800410a:	f000 fa39 	bl	8004580 <Uart1_Printf>
 800410e:	e7fe      	b.n	800410e <BusFault_Handler+0x4a>

08004110 <UsageFault_Handler>:
	for(;;);
}

void UsageFault_Handler(unsigned int lr, unsigned int * msp, unsigned int * psp, unsigned int psr)
{
 8004110:	4604      	mov	r4, r0
	Uart1_Printf("Usage Fault!\n");
 8004112:	f64e 6014 	movw	r0, #60948	; 0xee14
	Uart1_Printf("BFAR: 0x%.8X\n", SCB->BFAR);
	for(;;);
}

void UsageFault_Handler(unsigned int lr, unsigned int * msp, unsigned int * psp, unsigned int psr)
{
 8004116:	b580      	push	{r7, lr}
 8004118:	4616      	mov	r6, r2
 800411a:	460f      	mov	r7, r1
 800411c:	461d      	mov	r5, r3
	Uart1_Printf("Usage Fault!\n");
 800411e:	f6c0 0000 	movt	r0, #2048	; 0x800
 8004122:	f000 fa2d 	bl	8004580 <Uart1_Printf>
	Fault_Report(lr, msp, psp, psr);
 8004126:	4620      	mov	r0, r4
 8004128:	4639      	mov	r1, r7
 800412a:	4632      	mov	r2, r6
 800412c:	462b      	mov	r3, r5
 800412e:	f7ff fed1 	bl	8003ed4 <Fault_Report>
 8004132:	e7fe      	b.n	8004132 <UsageFault_Handler+0x22>

08004134 <NMI_Handler>:
	for(;;);
}

void NMI_Handler(void)
{
 8004134:	b508      	push	{r3, lr}
	Invalid_ISR();
 8004136:	f7ff ff47 	bl	8003fc8 <Invalid_ISR>
 800413a:	bf00      	nop

0800413c <PendSV_Handler>:
}

void PendSV_Handler(void)
{
 800413c:	b508      	push	{r3, lr}
	Invalid_ISR();
 800413e:	f7ff ff43 	bl	8003fc8 <Invalid_ISR>
 8004142:	bf00      	nop

08004144 <SysTick_Handler>:
}

void SysTick_Handler(void)
{
 8004144:	b508      	push	{r3, lr}
	Invalid_ISR();
 8004146:	f7ff ff3f 	bl	8003fc8 <Invalid_ISR>
 800414a:	bf00      	nop

0800414c <SVC_Handler>:
}

void SVC_Handler(void)
{
 800414c:	b508      	push	{r3, lr}
	Invalid_ISR();
 800414e:	f7ff ff3b 	bl	8003fc8 <Invalid_ISR>
 8004152:	bf00      	nop

08004154 <TIM4_IRQHandler>:

volatile int TIM4_expired = 0;

void TIM4_IRQHandler(void)
{
	TIM4_expired = 1;
 8004154:	f240 538c 	movw	r3, #1420	; 0x58c
 8004158:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800415c:	2101      	movs	r1, #1
	Macro_Clear_Bit(TIM4->SR, 0);
 800415e:	f44f 6200 	mov.w	r2, #2048	; 0x800

volatile int TIM4_expired = 0;

void TIM4_IRQHandler(void)
{
	TIM4_expired = 1;
 8004162:	6019      	str	r1, [r3, #0]
	Macro_Clear_Bit(TIM4->SR, 0);
 8004164:	f2c4 0200 	movt	r2, #16384	; 0x4000
 8004168:	8a13      	ldrh	r3, [r2, #16]
 800416a:	f023 0301 	bic.w	r3, r3, #1
 800416e:	041b      	lsls	r3, r3, #16
 8004170:	0c1b      	lsrs	r3, r3, #16
 8004172:	8213      	strh	r3, [r2, #16]
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop

08004178 <USART1_IRQHandler>:

volatile int USART1_rx_ready = 0;
volatile int USART1_rx_data;

void USART1_IRQHandler(void)
{
 8004178:	b510      	push	{r4, lr}
	USART1_rx_ready = 1;
 800417a:	f240 548c 	movw	r4, #1420	; 0x58c
 800417e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8004182:	2301      	movs	r3, #1
 8004184:	6063      	str	r3, [r4, #4]
	USART1_rx_data = Uart1_Get_Pressed();
 8004186:	f000 fa2b 	bl	80045e0 <Uart1_Get_Pressed>
 800418a:	60a0      	str	r0, [r4, #8]
 800418c:	bd10      	pop	{r4, pc}
 800418e:	bf00      	nop

08004190 <EXTI3_IRQHandler>:

volatile int Jog_key_in = 0;
volatile int Jog_key = 0;

void EXTI3_IRQHandler(void)
{
 8004190:	b470      	push	{r4, r5, r6}
	// UP
	Jog_key_in = 1;
 8004192:	f240 538c 	movw	r3, #1420	; 0x58c
	Jog_key = 0;
	EXTI->PR = 0x1<<3;
 8004196:	f44f 6180 	mov.w	r1, #1024	; 0x400
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 800419a:	f44f 4261 	mov.w	r2, #57600	; 0xe100
volatile int Jog_key = 0;

void EXTI3_IRQHandler(void)
{
	// UP
	Jog_key_in = 1;
 800419e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 80041a2:	2601      	movs	r6, #1
	Jog_key = 0;
 80041a4:	2500      	movs	r5, #0
	EXTI->PR = 0x1<<3;
 80041a6:	2408      	movs	r4, #8
 80041a8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80041ac:	f2ce 0200 	movt	r2, #57344	; 0xe000
 80041b0:	f44f 7000 	mov.w	r0, #512	; 0x200
volatile int Jog_key = 0;

void EXTI3_IRQHandler(void)
{
	// UP
	Jog_key_in = 1;
 80041b4:	60de      	str	r6, [r3, #12]
	Jog_key = 0;
 80041b6:	611d      	str	r5, [r3, #16]
	EXTI->PR = 0x1<<3;
 80041b8:	614c      	str	r4, [r1, #20]
 80041ba:	f8c2 0180 	str.w	r0, [r2, #384]	; 0x180
	NVIC_ClearPendingIRQ(EXTI3_IRQn);
}
 80041be:	bc70      	pop	{r4, r5, r6}
 80041c0:	4770      	bx	lr
 80041c2:	bf00      	nop

080041c4 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 80041c4:	b470      	push	{r4, r5, r6}
	// RLD
	static int EXTI9_5_LUT[8] = {0,1,2,0,3,0,0,0};
	Jog_key = EXTI9_5_LUT[Macro_Extract_Area(EXTI->PR,0x7,5)];
 80041c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80041ca:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80041ce:	6951      	ldr	r1, [r2, #20]
 80041d0:	f64e 137c 	movw	r3, #59772	; 0xe97c
 80041d4:	f3c1 1142 	ubfx	r1, r1, #5, #3
 80041d8:	f6c0 0300 	movt	r3, #2048	; 0x800
 80041dc:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 80041e0:	6a1e      	ldr	r6, [r3, #32]
 80041e2:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 80041e6:	f240 538c 	movw	r3, #1420	; 0x58c
 80041ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
	Jog_key_in = 1;
 80041ee:	2501      	movs	r5, #1
	EXTI->PR = 0x7<<5;
 80041f0:	24e0      	movs	r4, #224	; 0xe0
 80041f2:	f2ce 0100 	movt	r1, #57344	; 0xe000
 80041f6:	f44f 0000 	mov.w	r0, #8388608	; 0x800000

void EXTI9_5_IRQHandler(void)
{
	// RLD
	static int EXTI9_5_LUT[8] = {0,1,2,0,3,0,0,0};
	Jog_key = EXTI9_5_LUT[Macro_Extract_Area(EXTI->PR,0x7,5)];
 80041fa:	611e      	str	r6, [r3, #16]
	Jog_key_in = 1;
 80041fc:	60dd      	str	r5, [r3, #12]
	EXTI->PR = 0x7<<5;
 80041fe:	6154      	str	r4, [r2, #20]
 8004200:	f8c1 0180 	str.w	r0, [r1, #384]	; 0x180
	NVIC_ClearPendingIRQ(EXTI9_5_IRQn);
}
 8004204:	bc70      	pop	{r4, r5, r6}
 8004206:	4770      	bx	lr

08004208 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8004208:	b470      	push	{r4, r5, r6}
	// 10
	static int EXTI15_10_LUT[4] = {0,4,5,0};
	Jog_key = EXTI15_10_LUT[Macro_Extract_Area(EXTI->PR, 0x3, 13)];
 800420a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800420e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004212:	6951      	ldr	r1, [r2, #20]
 8004214:	f64e 137c 	movw	r3, #59772	; 0xe97c
 8004218:	f3c1 3141 	ubfx	r1, r1, #13, #2
 800421c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8004220:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 8004224:	6c1e      	ldr	r6, [r3, #64]	; 0x40
 8004226:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 800422a:	f240 538c 	movw	r3, #1420	; 0x58c
 800422e:	f2c2 0300 	movt	r3, #8192	; 0x2000
	Jog_key_in = 1;	
 8004232:	2501      	movs	r5, #1
	EXTI->PR = 0x3<<13;
 8004234:	f44f 44c0 	mov.w	r4, #24576	; 0x6000
 8004238:	f2ce 0100 	movt	r1, #57344	; 0xe000
 800423c:	f44f 7080 	mov.w	r0, #256	; 0x100

void EXTI15_10_IRQHandler(void)
{
	// 10
	static int EXTI15_10_LUT[4] = {0,4,5,0};
	Jog_key = EXTI15_10_LUT[Macro_Extract_Area(EXTI->PR, 0x3, 13)];
 8004240:	611e      	str	r6, [r3, #16]
	Jog_key_in = 1;	
 8004242:	60dd      	str	r5, [r3, #12]
	EXTI->PR = 0x3<<13;
 8004244:	6154      	str	r4, [r2, #20]
 8004246:	f8c1 0184 	str.w	r0, [r1, #388]	; 0x184
	NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
}
 800424a:	bc70      	pop	{r4, r5, r6}
 800424c:	4770      	bx	lr
 800424e:	bf00      	nop

08004250 <SysTick_OS_Tick>:
#include "device_driver.h"

void SysTick_OS_Tick(unsigned int msec)
{
 8004250:	b510      	push	{r4, lr}
  SysTick->CTRL = (0<<2)+(1<<1)+(0<<0);
 8004252:	f24e 0410 	movw	r4, #57360	; 0xe010
 8004256:	f2ce 0400 	movt	r4, #57344	; 0xe000
 800425a:	2302      	movs	r3, #2
 800425c:	6023      	str	r3, [r4, #0]
  SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 800425e:	f008 fcb7 	bl	800cbd0 <__aeabi_ui2d>
 8004262:	a30b      	add	r3, pc, #44	; (adr r3, 8004290 <SysTick_OS_Tick+0x40>)
 8004264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004268:	f008 fd28 	bl	800ccbc <__aeabi_dmul>
 800426c:	2300      	movs	r3, #0
 800426e:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8004272:	2200      	movs	r2, #0
 8004274:	f008 fb70 	bl	800c958 <__adddf3>
 8004278:	f008 ffe2 	bl	800d240 <__aeabi_d2uiz>
  SysTick->VAL = 0;
 800427c:	2300      	movs	r3, #0
#include "device_driver.h"

void SysTick_OS_Tick(unsigned int msec)
{
  SysTick->CTRL = (0<<2)+(1<<1)+(0<<0);
  SysTick->LOAD = (unsigned int)((HCLK/(8.*1000.))*msec+0.5);
 800427e:	6060      	str	r0, [r4, #4]
  SysTick->VAL = 0;
 8004280:	60a3      	str	r3, [r4, #8]
  Macro_Set_Bit(SysTick->CTRL, 0);
 8004282:	6823      	ldr	r3, [r4, #0]
 8004284:	f043 0301 	orr.w	r3, r3, #1
 8004288:	6023      	str	r3, [r4, #0]
 800428a:	bd10      	pop	{r4, pc}
 800428c:	f3af 8000 	nop.w
 8004290:	00000000 	andeq	r0, r0, r0
 8004294:	40c19400 	sbcmi	r9, r1, r0, lsl #8

08004298 <TIM2_Delay>:
#define TIM2_FREQ			(1000000/TIM2_TICK) 	// Hz
#define TIME2_PLS_OF_1ms	(1000/TIM2_TICK)
#define TIM2_MAX			(0xffffu)

void TIM2_Delay(int time)
{
 8004298:	b470      	push	{r4, r5, r6}
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 800429a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800429e:	f2c4 0302 	movt	r3, #16386	; 0x4002
 80042a2:	69de      	ldr	r6, [r3, #28]

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 80042a4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	TIM2->CR1 = (1<<4)|(1<<3);
 80042a8:	2418      	movs	r4, #24
	TIM2->ARR = 0xffff;
 80042aa:	f64f 71ff 	movw	r1, #65535	; 0xffff
void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 80042ae:	f046 0601 	orr.w	r6, r6, #1

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 80042b2:	f240 559f 	movw	r5, #1439	; 0x59f
void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;

	Macro_Set_Bit(RCC->APB1ENR, 0);
 80042b6:	61de      	str	r6, [r3, #28]

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
 80042b8:	8515      	strh	r5, [r2, #40]	; 0x28
	TIM2->CR1 = (1<<4)|(1<<3);
 80042ba:	8014      	strh	r4, [r2, #0]
	TIM2->ARR = 0xffff;
 80042bc:	8591      	strh	r1, [r2, #44]	; 0x2c
#define TIM2_MAX			(0xffffu)

void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;
 80042be:	2132      	movs	r1, #50	; 0x32
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 80042c0:	8a93      	ldrh	r3, [r2, #20]
#define TIM2_MAX			(0xffffu)

void TIM2_Delay(int time)
{
	int i;
	unsigned int t = TIME2_PLS_OF_1ms * time;
 80042c2:	fb01 f000 	mul.w	r0, r1, r0
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 80042c6:	b29b      	uxth	r3, r3
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffff); i++)
 80042c8:	f248 0401 	movw	r4, #32769	; 0x8001
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 80042cc:	f043 0301 	orr.w	r3, r3, #1
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffff); i++)
 80042d0:	f2c8 0400 	movt	r4, #32768	; 0x8000
	Macro_Set_Bit(RCC->APB1ENR, 0);

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 80042d4:	8293      	strh	r3, [r2, #20]
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffff); i++)
 80042d6:	fba4 1400 	umull	r1, r4, r4, r0

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);
 80042da:	8993      	ldrh	r3, [r2, #12]

	for(i=0; i<(t/0xffff); i++)
 80042dc:	0be4      	lsrs	r4, r4, #15

	TIM2->PSC = (unsigned int)(TIMXCLK/(double)TIM2_FREQ + 0.5)-1;
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);
 80042de:	b29b      	uxth	r3, r3
 80042e0:	f043 0301 	orr.w	r3, r3, #1
 80042e4:	8193      	strh	r3, [r2, #12]

	for(i=0; i<(t/0xffff); i++)
 80042e6:	bf18      	it	ne
 80042e8:	2100      	movne	r1, #0
 80042ea:	d015      	beq.n	8004318 <TIM2_Delay+0x80>
	{
		Macro_Set_Bit(TIM2->EGR,0);
 80042ec:	8a93      	ldrh	r3, [r2, #20]
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	f043 0301 	orr.w	r3, r3, #1
 80042f4:	8293      	strh	r3, [r2, #20]
		Macro_Clear_Bit(TIM2->SR, 0);
 80042f6:	8a13      	ldrh	r3, [r2, #16]
 80042f8:	f023 0301 	bic.w	r3, r3, #1
 80042fc:	041b      	lsls	r3, r3, #16
 80042fe:	0c1b      	lsrs	r3, r3, #16
 8004300:	8213      	strh	r3, [r2, #16]
		Macro_Set_Bit(TIM2->CR1, 0);
 8004302:	8813      	ldrh	r3, [r2, #0]
 8004304:	b29b      	uxth	r3, r3
 8004306:	f043 0301 	orr.w	r3, r3, #1
 800430a:	8013      	strh	r3, [r2, #0]
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
 800430c:	8a13      	ldrh	r3, [r2, #16]
 800430e:	07dd      	lsls	r5, r3, #31
 8004310:	d5fc      	bpl.n	800430c <TIM2_Delay+0x74>
	TIM2->CR1 = (1<<4)|(1<<3);
	TIM2->ARR = 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Set_Bit(TIM2->DIER, 0);

	for(i=0; i<(t/0xffff); i++)
 8004312:	3101      	adds	r1, #1
 8004314:	42a1      	cmp	r1, r4
 8004316:	d1e9      	bne.n	80042ec <TIM2_Delay+0x54>
		Macro_Clear_Bit(TIM2->SR, 0);
		Macro_Set_Bit(TIM2->CR1, 0);
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
	}

	TIM2->ARR = t % 0xffff;
 8004318:	f248 0301 	movw	r3, #32769	; 0x8001
 800431c:	f2c8 0300 	movt	r3, #32768	; 0x8000
 8004320:	fba3 2300 	umull	r2, r3, r3, r0
 8004324:	0bdb      	lsrs	r3, r3, #15
 8004326:	ebc3 4303 	rsb	r3, r3, r3, lsl #16
 800432a:	1ac2      	subs	r2, r0, r3
 800432c:	b292      	uxth	r2, r2
 800432e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004332:	859a      	strh	r2, [r3, #44]	; 0x2c
	Macro_Set_Bit(TIM2->EGR,0);
 8004334:	8a9a      	ldrh	r2, [r3, #20]
	Macro_Clear_Bit(TIM2->SR, 0);
	Macro_Set_Bit(TIM2->CR1, 0);
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));
 8004336:	4619      	mov	r1, r3
		Macro_Set_Bit(TIM2->CR1, 0);
		while(Macro_Check_Bit_Clear(TIM2->SR, 0));
	}

	TIM2->ARR = t % 0xffff;
	Macro_Set_Bit(TIM2->EGR,0);
 8004338:	b292      	uxth	r2, r2
 800433a:	f042 0201 	orr.w	r2, r2, #1
 800433e:	829a      	strh	r2, [r3, #20]
	Macro_Clear_Bit(TIM2->SR, 0);
 8004340:	8a1a      	ldrh	r2, [r3, #16]
 8004342:	f022 0201 	bic.w	r2, r2, #1
 8004346:	0412      	lsls	r2, r2, #16
 8004348:	0c12      	lsrs	r2, r2, #16
 800434a:	821a      	strh	r2, [r3, #16]
	Macro_Set_Bit(TIM2->CR1, 0);
 800434c:	881a      	ldrh	r2, [r3, #0]
 800434e:	b292      	uxth	r2, r2
 8004350:	f042 0201 	orr.w	r2, r2, #1
 8004354:	801a      	strh	r2, [r3, #0]
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));
 8004356:	8a0b      	ldrh	r3, [r1, #16]
 8004358:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800435c:	07db      	lsls	r3, r3, #31
 800435e:	d5fa      	bpl.n	8004356 <TIM2_Delay+0xbe>

	Macro_Clear_Bit(TIM2->CR1, 0);
 8004360:	8813      	ldrh	r3, [r2, #0]
	Macro_Clear_Bit(TIM2->DIER, 0);
	Macro_Clear_Bit(RCC->APB1ENR, 0);
 8004362:	f44f 5180 	mov.w	r1, #4096	; 0x1000
	Macro_Set_Bit(TIM2->EGR,0);
	Macro_Clear_Bit(TIM2->SR, 0);
	Macro_Set_Bit(TIM2->CR1, 0);
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));

	Macro_Clear_Bit(TIM2->CR1, 0);
 8004366:	f023 0301 	bic.w	r3, r3, #1
 800436a:	041b      	lsls	r3, r3, #16
 800436c:	0c1b      	lsrs	r3, r3, #16
 800436e:	8013      	strh	r3, [r2, #0]
	Macro_Clear_Bit(TIM2->DIER, 0);
 8004370:	8993      	ldrh	r3, [r2, #12]
	Macro_Clear_Bit(RCC->APB1ENR, 0);
 8004372:	f2c4 0102 	movt	r1, #16386	; 0x4002
	Macro_Clear_Bit(TIM2->SR, 0);
	Macro_Set_Bit(TIM2->CR1, 0);
	while (Macro_Check_Bit_Clear(TIM2->SR, 0));

	Macro_Clear_Bit(TIM2->CR1, 0);
	Macro_Clear_Bit(TIM2->DIER, 0);
 8004376:	f023 0301 	bic.w	r3, r3, #1
 800437a:	041b      	lsls	r3, r3, #16
 800437c:	0c1b      	lsrs	r3, r3, #16
 800437e:	8193      	strh	r3, [r2, #12]
	Macro_Clear_Bit(RCC->APB1ENR, 0);
 8004380:	69cb      	ldr	r3, [r1, #28]
 8004382:	f023 0301 	bic.w	r3, r3, #1
 8004386:	61cb      	str	r3, [r1, #28]
}
 8004388:	bc70      	pop	{r4, r5, r6}
 800438a:	4770      	bx	lr

0800438c <TIM4_Repeat_Interrupt_Enable>:
#define TIM4_FREQ 	  (1000000/TIM4_TICK) 			// Hz
#define TIME4_PLS_OF_1ms  (1000/TIM4_TICK)
#define TIM4_MAX	  (0xffffu)

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
 800438c:	b430      	push	{r4, r5}
  if(en)
 800438e:	bb08      	cbnz	r0, 80043d4 <TIM4_Repeat_Interrupt_Enable+0x48>
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8004390:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8004394:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004398:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  }

  else
  {
    NVIC_DisableIRQ((IRQn_Type)30);
    Macro_Clear_Bit(TIM4->CR1, 0);
 800439c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80043a0:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
 80043a4:	f2c4 0300 	movt	r3, #16384	; 0x4000
 80043a8:	881a      	ldrh	r2, [r3, #0]
    Macro_Clear_Bit(TIM4->DIER, 0);
    Macro_Clear_Bit(RCC->APB1ENR, 2);
 80043aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  }

  else
  {
    NVIC_DisableIRQ((IRQn_Type)30);
    Macro_Clear_Bit(TIM4->CR1, 0);
 80043ae:	f022 0201 	bic.w	r2, r2, #1
 80043b2:	0412      	lsls	r2, r2, #16
 80043b4:	0c12      	lsrs	r2, r2, #16
 80043b6:	801a      	strh	r2, [r3, #0]
    Macro_Clear_Bit(TIM4->DIER, 0);
 80043b8:	899a      	ldrh	r2, [r3, #12]
    Macro_Clear_Bit(RCC->APB1ENR, 2);
 80043ba:	f2c4 0102 	movt	r1, #16386	; 0x4002

  else
  {
    NVIC_DisableIRQ((IRQn_Type)30);
    Macro_Clear_Bit(TIM4->CR1, 0);
    Macro_Clear_Bit(TIM4->DIER, 0);
 80043be:	f022 0201 	bic.w	r2, r2, #1
 80043c2:	0412      	lsls	r2, r2, #16
 80043c4:	0c12      	lsrs	r2, r2, #16
 80043c6:	819a      	strh	r2, [r3, #12]
    Macro_Clear_Bit(RCC->APB1ENR, 2);
 80043c8:	69cb      	ldr	r3, [r1, #28]
 80043ca:	f023 0304 	bic.w	r3, r3, #4
 80043ce:	61cb      	str	r3, [r1, #28]
  }
}
 80043d0:	bc30      	pop	{r4, r5}
 80043d2:	4770      	bx	lr

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
  if(en)
  {
    Macro_Set_Bit(RCC->APB1ENR, 2);
 80043d4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80043d8:	f2c4 0202 	movt	r2, #16386	; 0x4002

    TIM4->CR1 = (1<<4)+(0<<3)+(0<<0);
    TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
    TIM4->ARR = TIME4_PLS_OF_1ms * time;
 80043dc:	eb01 0181 	add.w	r1, r1, r1, lsl #2

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
  if(en)
  {
    Macro_Set_Bit(RCC->APB1ENR, 2);
 80043e0:	69d5      	ldr	r5, [r2, #28]

    TIM4->CR1 = (1<<4)+(0<<3)+(0<<0);
    TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
    TIM4->ARR = TIME4_PLS_OF_1ms * time;
 80043e2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80043e6:	0049      	lsls	r1, r1, #1
{
  if(en)
  {
    Macro_Set_Bit(RCC->APB1ENR, 2);

    TIM4->CR1 = (1<<4)+(0<<3)+(0<<0);
 80043e8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80043ec:	f2c4 0300 	movt	r3, #16384	; 0x4000
    TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
    TIM4->ARR = TIME4_PLS_OF_1ms * time;
 80043f0:	b289      	uxth	r1, r1

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
  if(en)
  {
    Macro_Set_Bit(RCC->APB1ENR, 2);
 80043f2:	f045 0504 	orr.w	r5, r5, #4

    TIM4->CR1 = (1<<4)+(0<<3)+(0<<0);
 80043f6:	2410      	movs	r4, #16
    TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 80043f8:	f240 509f 	movw	r0, #1439	; 0x59f

void TIM4_Repeat_Interrupt_Enable(int en, int time)
{
  if(en)
  {
    Macro_Set_Bit(RCC->APB1ENR, 2);
 80043fc:	61d5      	str	r5, [r2, #28]

    TIM4->CR1 = (1<<4)+(0<<3)+(0<<0);
 80043fe:	801c      	strh	r4, [r3, #0]
    TIM4->PSC = (unsigned int)(TIMXCLK/(double)TIM4_FREQ + 0.5)-1;
 8004400:	8518      	strh	r0, [r3, #40]	; 0x28
    TIM4->ARR = TIME4_PLS_OF_1ms * time;
 8004402:	8599      	strh	r1, [r3, #44]	; 0x2c

    Macro_Set_Bit(TIM4->EGR,0);
 8004404:	8a99      	ldrh	r1, [r3, #20]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8004406:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 800440a:	b289      	uxth	r1, r1
 800440c:	f041 0101 	orr.w	r1, r1, #1
 8004410:	8299      	strh	r1, [r3, #20]
    Macro_Set_Bit(TIM4->SR, 0);
 8004412:	8a18      	ldrh	r0, [r3, #16]
 8004414:	f2ce 0200 	movt	r2, #57344	; 0xe000
 8004418:	b280      	uxth	r0, r0
 800441a:	f040 0001 	orr.w	r0, r0, #1
 800441e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004422:	8218      	strh	r0, [r3, #16]
 8004424:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
    NVIC_ClearPendingIRQ((IRQn_Type)30);
    Macro_Set_Bit(TIM4->DIER, 0);
 8004428:	8998      	ldrh	r0, [r3, #12]
 800442a:	b280      	uxth	r0, r0
 800442c:	f040 0001 	orr.w	r0, r0, #1
 8004430:	8198      	strh	r0, [r3, #12]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 8004432:	6011      	str	r1, [r2, #0]
    NVIC_EnableIRQ((IRQn_Type)30);
    Macro_Set_Bit(TIM4->CR1, 0);
 8004434:	881a      	ldrh	r2, [r3, #0]
 8004436:	b292      	uxth	r2, r2
 8004438:	f042 0201 	orr.w	r2, r2, #1
 800443c:	801a      	strh	r2, [r3, #0]
    NVIC_DisableIRQ((IRQn_Type)30);
    Macro_Clear_Bit(TIM4->CR1, 0);
    Macro_Clear_Bit(TIM4->DIER, 0);
    Macro_Clear_Bit(RCC->APB1ENR, 2);
  }
}
 800443e:	bc30      	pop	{r4, r5}
 8004440:	4770      	bx	lr
 8004442:	bf00      	nop
 8004444:	0000      	movs	r0, r0
	...

08004448 <Uart1_Init>:
#include <string.h>
#include <stdlib.h>
#include <ctype.h>

void Uart1_Init(int baud)
{
 8004448:	b570      	push	{r4, r5, r6, lr}
  double div;
  unsigned int mant;
  unsigned int frac;
  
  Macro_Set_Bit(RCC->APB2ENR, 2);
 800444a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800444e:	f2c4 0202 	movt	r2, #16386	; 0x4002
 8004452:	6991      	ldr	r1, [r2, #24]
  Macro_Set_Bit(RCC->APB2ENR, 14);
  Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8004454:	f44f 6300 	mov.w	r3, #2048	; 0x800
{
  double div;
  unsigned int mant;
  unsigned int frac;
  
  Macro_Set_Bit(RCC->APB2ENR, 2);
 8004458:	f041 0104 	orr.w	r1, r1, #4
 800445c:	6191      	str	r1, [r2, #24]
  Macro_Set_Bit(RCC->APB2ENR, 14);
 800445e:	6991      	ldr	r1, [r2, #24]
  Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 8004460:	f2c4 0301 	movt	r3, #16385	; 0x4001
  double div;
  unsigned int mant;
  unsigned int frac;
  
  Macro_Set_Bit(RCC->APB2ENR, 2);
  Macro_Set_Bit(RCC->APB2ENR, 14);
 8004464:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 8004468:	6191      	str	r1, [r2, #24]
  Macro_Write_Block(GPIOA->CRH, 0xff, 0x8a, 4);
 800446a:	685a      	ldr	r2, [r3, #4]
 800446c:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
 8004470:	f442 620a 	orr.w	r2, r2, #2208	; 0x8a0
 8004474:	605a      	str	r2, [r3, #4]
  Macro_Set_Bit(GPIOA->ODR, 10);
 8004476:	68da      	ldr	r2, [r3, #12]
 8004478:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800447c:	60da      	str	r2, [r3, #12]
  
  div = PCLK2/(16. * baud);
 800447e:	f008 fbb7 	bl	800cbf0 <__aeabi_i2d>
 8004482:	2300      	movs	r3, #0
 8004484:	2200      	movs	r2, #0
 8004486:	f2c4 0330 	movt	r3, #16432	; 0x4030
 800448a:	f008 fc17 	bl	800ccbc <__aeabi_dmul>
 800448e:	4602      	mov	r2, r0
 8004490:	460b      	mov	r3, r1
 8004492:	a119      	add	r1, pc, #100	; (adr r1, 80044f8 <Uart1_Init+0xb0>)
 8004494:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004498:	f008 fd3a 	bl	800cf10 <__aeabi_ddiv>
 800449c:	460d      	mov	r5, r1
 800449e:	4604      	mov	r4, r0
  mant = (int)div;
 80044a0:	f008 fea6 	bl	800d1f0 <__aeabi_d2iz>
 80044a4:	4606      	mov	r6, r0
  frac = (int)((div - mant) * 16. + 0.5);
 80044a6:	f008 fb93 	bl	800cbd0 <__aeabi_ui2d>
 80044aa:	4602      	mov	r2, r0
 80044ac:	460b      	mov	r3, r1
 80044ae:	4620      	mov	r0, r4
 80044b0:	4629      	mov	r1, r5
 80044b2:	f008 fa4f 	bl	800c954 <__aeabi_dsub>
 80044b6:	2300      	movs	r3, #0
 80044b8:	2200      	movs	r2, #0
 80044ba:	f2c4 0330 	movt	r3, #16432	; 0x4030
 80044be:	f008 fbfd 	bl	800ccbc <__aeabi_dmul>
 80044c2:	2300      	movs	r3, #0
 80044c4:	2200      	movs	r2, #0
 80044c6:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 80044ca:	f008 fa45 	bl	800c958 <__adddf3>
 80044ce:	f008 fe8f 	bl	800d1f0 <__aeabi_d2iz>
  mant += frac >> 4;
 80044d2:	eb06 1610 	add.w	r6, r6, r0, lsr #4
  frac &= 0xf;
 80044d6:	f000 000f 	and.w	r0, r0, #15

  USART1->BRR = (mant<<4)+(frac<<0);
 80044da:	eb00 1006 	add.w	r0, r0, r6, lsl #4
 80044de:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80044e2:	f2c4 0301 	movt	r3, #16385	; 0x4001
  USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
  USART1->CR2 = 0<<12;
 80044e6:	2200      	movs	r2, #0
  mant = (int)div;
  frac = (int)((div - mant) * 16. + 0.5);
  mant += frac >> 4;
  frac &= 0xf;

  USART1->BRR = (mant<<4)+(frac<<0);
 80044e8:	b280      	uxth	r0, r0
  USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
 80044ea:	f242 010c 	movw	r1, #8204	; 0x200c
  mant = (int)div;
  frac = (int)((div - mant) * 16. + 0.5);
  mant += frac >> 4;
  frac &= 0xf;

  USART1->BRR = (mant<<4)+(frac<<0);
 80044ee:	8118      	strh	r0, [r3, #8]
  USART1->CR1 = (1<<13)|(0<<12)|(0<<10)|(1<<3)|(1<<2);
 80044f0:	8199      	strh	r1, [r3, #12]
  USART1->CR2 = 0<<12;
 80044f2:	821a      	strh	r2, [r3, #16]
  USART1->CR3 = 0;
 80044f4:	829a      	strh	r2, [r3, #20]
 80044f6:	bd70      	pop	{r4, r5, r6, pc}
 80044f8:	00000000 	andeq	r0, r0, r0
 80044fc:	41912a88 	orrsmi	r2, r1, r8, lsl #21

08004500 <Uart1_Send_Byte>:
}

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
 8004500:	280a      	cmp	r0, #10
 8004502:	d00c      	beq.n	800451e <Uart1_Send_Byte+0x1e>
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
    USART1->DR = 0x0d;
  }
  
  while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004504:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8004508:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800450c:	880a      	ldrh	r2, [r1, #0]
 800450e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8004512:	0612      	lsls	r2, r2, #24
 8004514:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004518:	d5f8      	bpl.n	800450c <Uart1_Send_Byte+0xc>
  USART1->DR = data;
 800451a:	8098      	strh	r0, [r3, #4]
 800451c:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
 800451e:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8004522:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004526:	880a      	ldrh	r2, [r1, #0]
 8004528:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800452c:	0612      	lsls	r2, r2, #24
 800452e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004532:	d5f8      	bpl.n	8004526 <Uart1_Send_Byte+0x26>
    USART1->DR = 0x0d;
 8004534:	220d      	movs	r2, #13
 8004536:	809a      	strh	r2, [r3, #4]
 8004538:	e7e4      	b.n	8004504 <Uart1_Send_Byte+0x4>
 800453a:	bf00      	nop

0800453c <Uart1_Send_String>:
  while(Macro_Check_Bit_Clear(USART1->SR, 7));
  USART1->DR = data;
}

void Uart1_Send_String(char *pt)
{
 800453c:	b430      	push	{r4, r5}
  while(*pt!=0)
 800453e:	7804      	ldrb	r4, [r0, #0]
 8004540:	b194      	cbz	r4, 8004568 <Uart1_Send_String+0x2c>

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004542:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 8004546:	f2c4 0101 	movt	r1, #16385	; 0x4001
    USART1->DR = 0x0d;
 800454a:	250d      	movs	r5, #13
  USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
 800454c:	2c0a      	cmp	r4, #10
 800454e:	d00d      	beq.n	800456c <Uart1_Send_String+0x30>
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
    USART1->DR = 0x0d;
  }
  
  while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004550:	880a      	ldrh	r2, [r1, #0]
 8004552:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8004556:	0612      	lsls	r2, r2, #24
 8004558:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800455c:	d5f8      	bpl.n	8004550 <Uart1_Send_String+0x14>
  USART1->DR = data;
 800455e:	809c      	strh	r4, [r3, #4]
}

void Uart1_Send_String(char *pt)
{
  while(*pt!=0)
 8004560:	f810 4f01 	ldrb.w	r4, [r0, #1]!
 8004564:	2c00      	cmp	r4, #0
 8004566:	d1f1      	bne.n	800454c <Uart1_Send_String+0x10>
  {
    Uart1_Send_Byte(*pt++);
  }
}
 8004568:	bc30      	pop	{r4, r5}
 800456a:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
 800456c:	880a      	ldrh	r2, [r1, #0]
 800456e:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8004572:	0612      	lsls	r2, r2, #24
 8004574:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004578:	d5f8      	bpl.n	800456c <Uart1_Send_String+0x30>
    USART1->DR = 0x0d;
 800457a:	809d      	strh	r5, [r3, #4]
 800457c:	e7e8      	b.n	8004550 <Uart1_Send_String+0x14>
 800457e:	bf00      	nop

08004580 <Uart1_Printf>:
    Uart1_Send_Byte(*pt++);
  }
}

void Uart1_Printf(char *fmt,...)
{
 8004580:	b40f      	push	{r0, r1, r2, r3}
 8004582:	b530      	push	{r4, r5, lr}
 8004584:	b0c3      	sub	sp, #268	; 0x10c
 8004586:	ab46      	add	r3, sp, #280	; 0x118
 8004588:	f853 1b04 	ldr.w	r1, [r3], #4
  va_list ap;
  char string[256];
  
  va_start(ap,fmt);
  vsprintf(string,fmt,ap);
 800458c:	a802      	add	r0, sp, #8
 800458e:	461a      	mov	r2, r3
void Uart1_Printf(char *fmt,...)
{
  va_list ap;
  char string[256];
  
  va_start(ap,fmt);
 8004590:	9301      	str	r3, [sp, #4]
  vsprintf(string,fmt,ap);
 8004592:	f003 f9b5 	bl	8007900 <vsprintf>
  USART1->DR = data;
}

void Uart1_Send_String(char *pt)
{
  while(*pt!=0)
 8004596:	f89d 0008 	ldrb.w	r0, [sp, #8]
 800459a:	b198      	cbz	r0, 80045c4 <Uart1_Printf+0x44>

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
 800459c:	f44f 5160 	mov.w	r1, #14336	; 0x3800
 80045a0:	ac02      	add	r4, sp, #8
 80045a2:	f2c4 0101 	movt	r1, #16385	; 0x4001
    USART1->DR = 0x0d;
 80045a6:	250d      	movs	r5, #13
  USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
 80045a8:	280a      	cmp	r0, #10
 80045aa:	d010      	beq.n	80045ce <Uart1_Printf+0x4e>
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
    USART1->DR = 0x0d;
  }
  
  while(Macro_Check_Bit_Clear(USART1->SR, 7));
 80045ac:	880a      	ldrh	r2, [r1, #0]
 80045ae:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80045b2:	0612      	lsls	r2, r2, #24
 80045b4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80045b8:	d5f8      	bpl.n	80045ac <Uart1_Printf+0x2c>
  USART1->DR = data;
 80045ba:	8098      	strh	r0, [r3, #4]
}

void Uart1_Send_String(char *pt)
{
  while(*pt!=0)
 80045bc:	f814 0f01 	ldrb.w	r0, [r4, #1]!
 80045c0:	2800      	cmp	r0, #0
 80045c2:	d1f1      	bne.n	80045a8 <Uart1_Printf+0x28>
  
  va_start(ap,fmt);
  vsprintf(string,fmt,ap);
  Uart1_Send_String(string);
  va_end(ap);
}
 80045c4:	b043      	add	sp, #268	; 0x10c
 80045c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80045ca:	b004      	add	sp, #16
 80045cc:	4770      	bx	lr

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
 80045ce:	880a      	ldrh	r2, [r1, #0]
 80045d0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80045d4:	0612      	lsls	r2, r2, #24
 80045d6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80045da:	d5f8      	bpl.n	80045ce <Uart1_Printf+0x4e>
    USART1->DR = 0x0d;
 80045dc:	809d      	strh	r5, [r3, #4]
 80045de:	e7e5      	b.n	80045ac <Uart1_Printf+0x2c>

080045e0 <Uart1_Get_Pressed>:
  va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 80045e0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 80045e4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80045e8:	8818      	ldrh	r0, [r3, #0]
 80045ea:	f3c0 1040 	ubfx	r0, r0, #5, #1
 80045ee:	b108      	cbz	r0, 80045f4 <Uart1_Get_Pressed+0x14>
	{
		return (char)USART1->DR;
 80045f0:	8898      	ldrh	r0, [r3, #4]
 80045f2:	b2c0      	uxtb	r0, r0
	}
	else
	{
		return (char)0;
	}
}
 80045f4:	4770      	bx	lr
 80045f6:	bf00      	nop

080045f8 <Uart1_Get_Char>:
  va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 80045f8:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 80045fc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004600:	8813      	ldrh	r3, [r2, #0]
 8004602:	0699      	lsls	r1, r3, #26
 8004604:	d5fc      	bpl.n	8004600 <Uart1_Get_Char+0x8>
	{
		return (char)USART1->DR;
 8004606:	8890      	ldrh	r0, [r2, #4]
 8004608:	b2c0      	uxtb	r0, r0
	char rx;

	do
	{
		rx = Uart1_Get_Pressed();
	}while(!rx);
 800460a:	2800      	cmp	r0, #0
 800460c:	d0f8      	beq.n	8004600 <Uart1_Get_Char+0x8>

	return rx;
}
 800460e:	4770      	bx	lr

08004610 <Uart1_Get_String>:

void Uart1_Get_String(char *string)
{
 8004610:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 8004612:	f44f 5460 	mov.w	r4, #14336	; 0x3800

	return rx;
}

void Uart1_Get_String(char *string)
{
 8004616:	4607      	mov	r7, r0
	char *string2 = string;
	char c;

	while((c = Uart1_Get_Char())!='\r')
 8004618:	4606      	mov	r6, r0
  va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 800461a:	f2c4 0401 	movt	r4, #16385	; 0x4001
void Uart1_Send_Byte(char data)
{
  if(data=='\n')
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
    USART1->DR = 0x0d;
 800461e:	250d      	movs	r5, #13
  va_end(ap);
}

char Uart1_Get_Pressed(void)
{
	if(Macro_Check_Bit_Set(USART1->SR, 5))
 8004620:	8823      	ldrh	r3, [r4, #0]
 8004622:	069b      	lsls	r3, r3, #26
 8004624:	d5fc      	bpl.n	8004620 <Uart1_Get_String+0x10>
	{
		return (char)USART1->DR;
 8004626:	88a3      	ldrh	r3, [r4, #4]
 8004628:	b2db      	uxtb	r3, r3
	char rx;

	do
	{
		rx = Uart1_Get_Pressed();
	}while(!rx);
 800462a:	2b00      	cmp	r3, #0
 800462c:	d0f8      	beq.n	8004620 <Uart1_Get_String+0x10>
void Uart1_Get_String(char *string)
{
	char *string2 = string;
	char c;

	while((c = Uart1_Get_Char())!='\r')
 800462e:	2b0d      	cmp	r3, #13
 8004630:	d023      	beq.n	800467a <Uart1_Get_String+0x6a>
	{
		if(c=='\b')
 8004632:	2b08      	cmp	r3, #8
 8004634:	d109      	bne.n	800464a <Uart1_Get_String+0x3a>
		{
			if((int)string2 < (int)string)
 8004636:	42b7      	cmp	r7, r6
 8004638:	daf2      	bge.n	8004620 <Uart1_Get_String+0x10>
			{
				Uart1_Printf("\b \b");
 800463a:	f64e 6048 	movw	r0, #61000	; 0xee48
 800463e:	f6c0 0000 	movt	r0, #2048	; 0x800
				string--;
 8004642:	3e01      	subs	r6, #1
	{
		if(c=='\b')
		{
			if((int)string2 < (int)string)
			{
				Uart1_Printf("\b \b");
 8004644:	f7ff ff9c 	bl	8004580 <Uart1_Printf>
 8004648:	e7ea      	b.n	8004620 <Uart1_Get_String+0x10>
  USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
 800464a:	2b0a      	cmp	r3, #10
			}
		}

		else
		{
			*string++ = c;
 800464c:	7033      	strb	r3, [r6, #0]
 800464e:	f106 0601 	add.w	r6, r6, #1
  USART1->CR3 = 0;
}

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
 8004652:	d009      	beq.n	8004668 <Uart1_Get_String+0x58>
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
    USART1->DR = 0x0d;
  }
  
  while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004654:	8821      	ldrh	r1, [r4, #0]
 8004656:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800465a:	0609      	lsls	r1, r1, #24
 800465c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004660:	d5f8      	bpl.n	8004654 <Uart1_Get_String+0x44>
  USART1->DR = data;
 8004662:	b29b      	uxth	r3, r3
 8004664:	8093      	strh	r3, [r2, #4]
 8004666:	e7db      	b.n	8004620 <Uart1_Get_String+0x10>

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004668:	8821      	ldrh	r1, [r4, #0]
 800466a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800466e:	0608      	lsls	r0, r1, #24
 8004670:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004674:	d5f8      	bpl.n	8004668 <Uart1_Get_String+0x58>
    USART1->DR = 0x0d;
 8004676:	8095      	strh	r5, [r2, #4]
 8004678:	e7ec      	b.n	8004654 <Uart1_Get_String+0x44>
			*string++ = c;
			Uart1_Send_Byte(c);
		}
	}

	*string='\0';
 800467a:	2300      	movs	r3, #0

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
 800467c:	f44f 5160 	mov.w	r1, #14336	; 0x3800
			*string++ = c;
			Uart1_Send_Byte(c);
		}
	}

	*string='\0';
 8004680:	7033      	strb	r3, [r6, #0]

void Uart1_Send_Byte(char data)
{
  if(data=='\n')
  {
    while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004682:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004686:	880a      	ldrh	r2, [r1, #0]
 8004688:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 800468c:	0614      	lsls	r4, r2, #24
 800468e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004692:	d5f8      	bpl.n	8004686 <Uart1_Get_String+0x76>
    USART1->DR = 0x0d;
 8004694:	220d      	movs	r2, #13
 8004696:	809a      	strh	r2, [r3, #4]
  }
  
  while(Macro_Check_Bit_Clear(USART1->SR, 7));
 8004698:	8819      	ldrh	r1, [r3, #0]
 800469a:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800469e:	0608      	lsls	r0, r1, #24
 80046a0:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80046a4:	d5f8      	bpl.n	8004698 <Uart1_Get_String+0x88>
  USART1->DR = data;
 80046a6:	230a      	movs	r3, #10
 80046a8:	8093      	strh	r3, [r2, #4]
 80046aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080046ac <Uart1_Get_Int_Num>:
	*string='\0';
	Uart1_Send_Byte('\n');
}

int Uart1_Get_Int_Num(void)
{
 80046ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046ae:	b089      	sub	sp, #36	; 0x24
	int minus    = 0;
	int result   = 0;
	int lastIndex;
	int i;

	Uart1_Get_String(string);
 80046b0:	4668      	mov	r0, sp
 80046b2:	f7ff ffad 	bl	8004610 <Uart1_Get_String>

	if(string[0]=='-')
 80046b6:	f89d 3000 	ldrb.w	r3, [sp]
 80046ba:	2b2d      	cmp	r3, #45	; 0x2d
	{
		minus = 1;
		string++;
 80046bc:	bf03      	ittte	eq
 80046be:	ad08      	addeq	r5, sp, #32
 80046c0:	f815 3d1f 	ldrbeq.w	r3, [r5, #-31]!

	Uart1_Get_String(string);

	if(string[0]=='-')
	{
		minus = 1;
 80046c4:	2601      	moveq	r6, #1
}

int Uart1_Get_Int_Num(void)
{
	char str[30];
	char *string = str;
 80046c6:	466d      	movne	r5, sp
	int base     = 10;
	int minus    = 0;
 80046c8:	bf18      	it	ne
 80046ca:	2600      	movne	r6, #0
	{
		minus = 1;
		string++;
	}

	if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
 80046cc:	2b30      	cmp	r3, #48	; 0x30
 80046ce:	d037      	beq.n	8004740 <Uart1_Get_Int_Num+0x94>

int Uart1_Get_Int_Num(void)
{
	char str[30];
	char *string = str;
	int base     = 10;
 80046d0:	240a      	movs	r4, #10
	{
		base    = 16;
		string += 2;
	}

	lastIndex = strlen(string) - 1;
 80046d2:	4628      	mov	r0, r5
 80046d4:	f003 f81e 	bl	8007714 <strlen>
 80046d8:	3801      	subs	r0, #1

	if(lastIndex<0) return -1;
 80046da:	2800      	cmp	r0, #0
	{
		base    = 16;
		string += 2;
	}

	lastIndex = strlen(string) - 1;
 80046dc:	4607      	mov	r7, r0

	if(lastIndex<0) return -1;
 80046de:	db3f      	blt.n	8004760 <Uart1_Get_Int_Num+0xb4>

	if(string[lastIndex]=='h' || string[lastIndex]=='H' )
 80046e0:	5c2b      	ldrb	r3, [r5, r0]
 80046e2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80046e6:	2b48      	cmp	r3, #72	; 0x48
 80046e8:	d024      	beq.n	8004734 <Uart1_Get_Int_Num+0x88>
		base = 16;
		string[lastIndex] = 0;
		lastIndex--;
	}

	if(base==10)
 80046ea:	2c0a      	cmp	r4, #10
 80046ec:	d031      	beq.n	8004752 <Uart1_Get_Int_Num+0xa6>
 80046ee:	f240 0204 	movw	r2, #4
 80046f2:	f2c2 0200 	movt	r2, #8192	; 0x2000
		string++;
	}

	if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
	{
		base    = 16;
 80046f6:	2300      	movs	r3, #0
 80046f8:	f8d2 c000 	ldr.w	ip, [r2]
 80046fc:	461c      	mov	r4, r3

	else
	{
		for(i=0;i<=lastIndex;i++)
		{
			if(isalpha((int)string[i]))
 80046fe:	5cea      	ldrb	r2, [r5, r3]
 8004700:	eb0c 0102 	add.w	r1, ip, r2
 8004704:	7849      	ldrb	r1, [r1, #1]
				else result = (result<<4) + string[i] - 'a' + 10;
			}

			else
			{
				result = (result<<4) + string[i] - '0';
 8004706:	eb02 1004 	add.w	r0, r2, r4, lsl #4

	else
	{
		for(i=0;i<=lastIndex;i++)
		{
			if(isalpha((int)string[i]))
 800470a:	f011 0103 	ands.w	r1, r1, #3
				else result = (result<<4) + string[i] - 'a' + 10;
			}

			else
			{
				result = (result<<4) + string[i] - '0';
 800470e:	bf08      	it	eq
 8004710:	f1a0 0430 	subeq.w	r4, r0, #48	; 0x30

	else
	{
		for(i=0;i<=lastIndex;i++)
		{
			if(isalpha((int)string[i]))
 8004714:	d006      	beq.n	8004724 <Uart1_Get_Int_Num+0x78>
			{
				if(isupper((int)string[i])) result = (result<<4) + string[i] - 'A' + 10;
 8004716:	2901      	cmp	r1, #1
 8004718:	bf0b      	itete	eq
 800471a:	4604      	moveq	r4, r0
				else result = (result<<4) + string[i] - 'a' + 10;
 800471c:	eb02 1404 	addne.w	r4, r2, r4, lsl #4
	{
		for(i=0;i<=lastIndex;i++)
		{
			if(isalpha((int)string[i]))
			{
				if(isupper((int)string[i])) result = (result<<4) + string[i] - 'A' + 10;
 8004720:	3c37      	subeq	r4, #55	; 0x37
				else result = (result<<4) + string[i] - 'a' + 10;
 8004722:	3c57      	subne	r4, #87	; 0x57
		result = minus ? (-1*result):result;
	}

	else
	{
		for(i=0;i<=lastIndex;i++)
 8004724:	3301      	adds	r3, #1
 8004726:	429f      	cmp	r7, r3
 8004728:	dae9      	bge.n	80046fe <Uart1_Get_Int_Num+0x52>
			{
				result = (result<<4) + string[i] - '0';
			}
		}

		result = minus ? (-1*result):result;
 800472a:	4260      	negs	r0, r4
 800472c:	b906      	cbnz	r6, 8004730 <Uart1_Get_Int_Num+0x84>
 800472e:	4620      	mov	r0, r4
	}

	return result;
}
 8004730:	b009      	add	sp, #36	; 0x24
 8004732:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if(lastIndex<0) return -1;

	if(string[lastIndex]=='h' || string[lastIndex]=='H' )
	{
		base = 16;
		string[lastIndex] = 0;
 8004734:	2400      	movs	r4, #0
 8004736:	542c      	strb	r4, [r5, r0]
		result = minus ? (-1*result):result;
	}

	else
	{
		for(i=0;i<=lastIndex;i++)
 8004738:	1e47      	subs	r7, r0, #1
 800473a:	2800      	cmp	r0, #0
 800473c:	d1d7      	bne.n	80046ee <Uart1_Get_Int_Num+0x42>
 800473e:	e7f4      	b.n	800472a <Uart1_Get_Int_Num+0x7e>
	{
		minus = 1;
		string++;
	}

	if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
 8004740:	786b      	ldrb	r3, [r5, #1]
 8004742:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004746:	2b58      	cmp	r3, #88	; 0x58
	{
		base    = 16;
		string += 2;
 8004748:	bf04      	itt	eq
 800474a:	3502      	addeq	r5, #2
		string++;
	}

	if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
	{
		base    = 16;
 800474c:	2410      	moveq	r4, #16
	{
		minus = 1;
		string++;
	}

	if(string[0]=='0' && (string[1]=='x' || string[1]=='X'))
 800474e:	d0c0      	beq.n	80046d2 <Uart1_Get_Int_Num+0x26>
 8004750:	e7be      	b.n	80046d0 <Uart1_Get_Int_Num+0x24>
		lastIndex--;
	}

	if(base==10)
	{
		result = atoi(string);
 8004752:	4628      	mov	r0, r5
 8004754:	f002 ffd6 	bl	8007704 <atoi>
		result = minus ? (-1*result):result;
 8004758:	2e00      	cmp	r6, #0
 800475a:	d0e9      	beq.n	8004730 <Uart1_Get_Int_Num+0x84>
 800475c:	4240      	negs	r0, r0
 800475e:	e7e7      	b.n	8004730 <Uart1_Get_Int_Num+0x84>
		string += 2;
	}

	lastIndex = strlen(string) - 1;

	if(lastIndex<0) return -1;
 8004760:	f04f 30ff 	mov.w	r0, #4294967295
 8004764:	e7e4      	b.n	8004730 <Uart1_Get_Int_Num+0x84>
 8004766:	bf00      	nop

08004768 <Uart1_RX_Interrupt_Enable>:

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(USART1->CR1, 5);
 8004768:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 800476c:	f2c4 0201 	movt	r2, #16385	; 0x4001
	return result;
}

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
 8004770:	b968      	cbnz	r0, 800478e <Uart1_RX_Interrupt_Enable+0x26>
		NVIC_EnableIRQ((IRQn_Type)37);
	}

	else
	{
		Macro_Clear_Bit(USART1->CR1, 5);
 8004772:	8993      	ldrh	r3, [r2, #12]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
 8004774:	f44f 4161 	mov.w	r1, #57600	; 0xe100
 8004778:	f023 0320 	bic.w	r3, r3, #32
 800477c:	041b      	lsls	r3, r3, #16
 800477e:	0c1b      	lsrs	r3, r3, #16
 8004780:	f2ce 0100 	movt	r1, #57344	; 0xe000
 8004784:	2020      	movs	r0, #32
 8004786:	8193      	strh	r3, [r2, #12]
 8004788:	f8c1 0084 	str.w	r0, [r1, #132]	; 0x84
 800478c:	4770      	bx	lr

void Uart1_RX_Interrupt_Enable(int en)
{
	if(en)
	{
		Macro_Set_Bit(USART1->CR1, 5);
 800478e:	8990      	ldrh	r0, [r2, #12]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
 8004790:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8004794:	b280      	uxth	r0, r0
 8004796:	f2ce 0300 	movt	r3, #57344	; 0xe000
 800479a:	2120      	movs	r1, #32
 800479c:	f040 0020 	orr.w	r0, r0, #32
 80047a0:	8190      	strh	r0, [r2, #12]
 80047a2:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 80047a6:	6059      	str	r1, [r3, #4]
 80047a8:	4770      	bx	lr
 80047aa:	bf00      	nop
 80047ac:	f3af 8000 	nop.w

080047b0 <_HardFault_Handler>:

    .global _HardFault_Handler
  	.type 	_HardFault_Handler, %function
_HardFault_Handler:

	MOV	r0, lr
 80047b0:	4670      	mov	r0, lr
	MRS	r1, msp
 80047b2:	f3ef 8108 	mrs	r1, MSP
	MRS	r2, psp
 80047b6:	f3ef 8209 	mrs	r2, PSP
	MRS	r3, psr
 80047ba:	f3ef 8303 	mrs	r3, PSR

	bl		HardFault_Handler
 80047be:	f7ff fc1d 	bl	8003ffc <HardFault_Handler>

080047c2 <_MemManage_Handler>:

    .global _MemManage_Handler
  	.type 	_MemManage_Handler, %function
_MemManage_Handler:

	MOV	r0, lr
 80047c2:	4670      	mov	r0, lr
	MRS	r1, msp
 80047c4:	f3ef 8108 	mrs	r1, MSP
	MRS	r2, psp
 80047c8:	f3ef 8209 	mrs	r2, PSP
	MRS	r3, psr
 80047cc:	f3ef 8303 	mrs	r3, PSR

	bl		MemManage_Handler
 80047d0:	f7ff fc52 	bl	8004078 <MemManage_Handler>

080047d4 <_BusFault_Handler>:

    .global _BusFault_Handler
  	.type 	_BusFault_Handler, %function
_BusFault_Handler:

	MOV	r0, lr
 80047d4:	4670      	mov	r0, lr
	MRS	r1, msp
 80047d6:	f3ef 8108 	mrs	r1, MSP
	MRS	r2, psp
 80047da:	f3ef 8209 	mrs	r2, PSP
	MRS	r3, psr
 80047de:	f3ef 8303 	mrs	r3, PSR

	bl		BusFault_Handler
 80047e2:	f7ff fc6f 	bl	80040c4 <BusFault_Handler>

080047e6 <_UsageFault_Handler>:

    .global _UsageFault_Handler
  	.type 	_UsageFault_Handler, %function
_UsageFault_Handler:

	MOV	r0, lr
 80047e6:	4670      	mov	r0, lr
	MRS	r1, msp
 80047e8:	f3ef 8108 	mrs	r1, MSP
	MRS	r2, psp
 80047ec:	f3ef 8209 	mrs	r2, PSP
	MRS	r3, psr
 80047f0:	f3ef 8303 	mrs	r3, PSR

	bl		UsageFault_Handler
 80047f4:	f7ff fc8c 	bl	8004110 <UsageFault_Handler>

080047f8 <Lcd_GPIO_Init>:
 80047f8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80047fc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004800:	6811      	ldr	r1, [r2, #0]
 8004802:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004806:	f421 2170 	bic.w	r1, r1, #983040	; 0xf0000
 800480a:	f441 3140 	orr.w	r1, r1, #196608	; 0x30000
 800480e:	6011      	str	r1, [r2, #0]
 8004810:	6851      	ldr	r1, [r2, #4]
 8004812:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004816:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
 800481a:	f441 5140 	orr.w	r1, r1, #12288	; 0x3000
 800481e:	6051      	str	r1, [r2, #4]
 8004820:	681a      	ldr	r2, [r3, #0]
 8004822:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8004826:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 800482a:	601a      	str	r2, [r3, #0]
 800482c:	685a      	ldr	r2, [r3, #4]
 800482e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8004832:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8004836:	605a      	str	r2, [r3, #4]
 8004838:	4770      	bx	lr
 800483a:	bf00      	nop

0800483c <Lcd_Write_Reg>:
 800483c:	b410      	push	{r4}
 800483e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004842:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004846:	68dc      	ldr	r4, [r3, #12]
 8004848:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 800484c:	f024 0410 	bic.w	r4, r4, #16
 8004850:	60dc      	str	r4, [r3, #12]
 8004852:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004856:	68d4      	ldr	r4, [r2, #12]
 8004858:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800485c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004860:	f424 7400 	bic.w	r4, r4, #512	; 0x200
 8004864:	60d4      	str	r4, [r2, #12]
 8004866:	461a      	mov	r2, r3
 8004868:	8198      	strh	r0, [r3, #12]
 800486a:	8913      	ldrh	r3, [r2, #8]
 800486c:	079b      	lsls	r3, r3, #30
 800486e:	d5fc      	bpl.n	800486a <Lcd_Write_Reg+0x2e>
 8004870:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8004874:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004878:	8902      	ldrh	r2, [r0, #8]
 800487a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800487e:	0614      	lsls	r4, r2, #24
 8004880:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004884:	d4f8      	bmi.n	8004878 <Lcd_Write_Reg+0x3c>
 8004886:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800488a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800488e:	68d4      	ldr	r4, [r2, #12]
 8004890:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8004894:	f044 0410 	orr.w	r4, r4, #16
 8004898:	60d4      	str	r4, [r2, #12]
 800489a:	68d4      	ldr	r4, [r2, #12]
 800489c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80048a0:	f024 0410 	bic.w	r4, r4, #16
 80048a4:	60d4      	str	r4, [r2, #12]
 80048a6:	68c2      	ldr	r2, [r0, #12]
 80048a8:	b2c9      	uxtb	r1, r1
 80048aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048ae:	60c2      	str	r2, [r0, #12]
 80048b0:	461a      	mov	r2, r3
 80048b2:	8199      	strh	r1, [r3, #12]
 80048b4:	8913      	ldrh	r3, [r2, #8]
 80048b6:	0799      	lsls	r1, r3, #30
 80048b8:	d5fc      	bpl.n	80048b4 <Lcd_Write_Reg+0x78>
 80048ba:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80048be:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80048c2:	8913      	ldrh	r3, [r2, #8]
 80048c4:	061b      	lsls	r3, r3, #24
 80048c6:	d4fc      	bmi.n	80048c2 <Lcd_Write_Reg+0x86>
 80048c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80048cc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80048d0:	68da      	ldr	r2, [r3, #12]
 80048d2:	f042 0210 	orr.w	r2, r2, #16
 80048d6:	60da      	str	r2, [r3, #12]
 80048d8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop

080048e0 <Lcd_Write_Data_16Bit>:
 80048e0:	b410      	push	{r4}
 80048e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80048e6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80048ea:	68d1      	ldr	r1, [r2, #12]
 80048ec:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80048f0:	f021 0110 	bic.w	r1, r1, #16
 80048f4:	60d1      	str	r1, [r2, #12]
 80048f6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80048fa:	68da      	ldr	r2, [r3, #12]
 80048fc:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004900:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004904:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004908:	0a04      	lsrs	r4, r0, #8
 800490a:	60da      	str	r2, [r3, #12]
 800490c:	460a      	mov	r2, r1
 800490e:	818c      	strh	r4, [r1, #12]
 8004910:	8913      	ldrh	r3, [r2, #8]
 8004912:	079b      	lsls	r3, r3, #30
 8004914:	d5fc      	bpl.n	8004910 <Lcd_Write_Data_16Bit+0x30>
 8004916:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800491a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800491e:	890a      	ldrh	r2, [r1, #8]
 8004920:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004924:	0614      	lsls	r4, r2, #24
 8004926:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800492a:	d4f8      	bmi.n	800491e <Lcd_Write_Data_16Bit+0x3e>
 800492c:	b2c0      	uxtb	r0, r0
 800492e:	8198      	strh	r0, [r3, #12]
 8004930:	891a      	ldrh	r2, [r3, #8]
 8004932:	0790      	lsls	r0, r2, #30
 8004934:	d5fc      	bpl.n	8004930 <Lcd_Write_Data_16Bit+0x50>
 8004936:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 800493a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800493e:	8913      	ldrh	r3, [r2, #8]
 8004940:	0619      	lsls	r1, r3, #24
 8004942:	d4fc      	bmi.n	800493e <Lcd_Write_Data_16Bit+0x5e>
 8004944:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004948:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800494c:	68da      	ldr	r2, [r3, #12]
 800494e:	f042 0210 	orr.w	r2, r2, #16
 8004952:	60da      	str	r2, [r3, #12]
 8004954:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004958:	4770      	bx	lr
 800495a:	bf00      	nop

0800495c <Lcd_Reset>:
 800495c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004960:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004964:	68d9      	ldr	r1, [r3, #12]
 8004966:	b082      	sub	sp, #8
 8004968:	2200      	movs	r2, #0
 800496a:	f021 0110 	bic.w	r1, r1, #16
 800496e:	60d9      	str	r1, [r3, #12]
 8004970:	9200      	str	r2, [sp, #0]
 8004972:	9b00      	ldr	r3, [sp, #0]
 8004974:	f643 72ff 	movw	r2, #16383	; 0x3fff
 8004978:	f2c0 0206 	movt	r2, #6
 800497c:	4293      	cmp	r3, r2
 800497e:	dc05      	bgt.n	800498c <Lcd_Reset+0x30>
 8004980:	9b00      	ldr	r3, [sp, #0]
 8004982:	3301      	adds	r3, #1
 8004984:	9300      	str	r3, [sp, #0]
 8004986:	9b00      	ldr	r3, [sp, #0]
 8004988:	4293      	cmp	r3, r2
 800498a:	ddf9      	ble.n	8004980 <Lcd_Reset+0x24>
 800498c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8004990:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004994:	68d9      	ldr	r1, [r3, #12]
 8004996:	2200      	movs	r2, #0
 8004998:	f041 0110 	orr.w	r1, r1, #16
 800499c:	60d9      	str	r1, [r3, #12]
 800499e:	9201      	str	r2, [sp, #4]
 80049a0:	9b01      	ldr	r3, [sp, #4]
 80049a2:	f641 72ff 	movw	r2, #8191	; 0x1fff
 80049a6:	f2c0 0203 	movt	r2, #3
 80049aa:	4293      	cmp	r3, r2
 80049ac:	dc05      	bgt.n	80049ba <Lcd_Reset+0x5e>
 80049ae:	9b01      	ldr	r3, [sp, #4]
 80049b0:	3301      	adds	r3, #1
 80049b2:	9301      	str	r3, [sp, #4]
 80049b4:	9b01      	ldr	r3, [sp, #4]
 80049b6:	4293      	cmp	r3, r2
 80049b8:	ddf9      	ble.n	80049ae <Lcd_Reset+0x52>
 80049ba:	b002      	add	sp, #8
 80049bc:	4770      	bx	lr
 80049be:	bf00      	nop

080049c0 <Lcd_WR_REG>:
 80049c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80049c4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80049c8:	68d9      	ldr	r1, [r3, #12]
 80049ca:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80049ce:	f021 0110 	bic.w	r1, r1, #16
 80049d2:	60d9      	str	r1, [r3, #12]
 80049d4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80049d8:	68d1      	ldr	r1, [r2, #12]
 80049da:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80049de:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80049e2:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 80049e6:	60d1      	str	r1, [r2, #12]
 80049e8:	461a      	mov	r2, r3
 80049ea:	8198      	strh	r0, [r3, #12]
 80049ec:	8913      	ldrh	r3, [r2, #8]
 80049ee:	0798      	lsls	r0, r3, #30
 80049f0:	d5fc      	bpl.n	80049ec <Lcd_WR_REG+0x2c>
 80049f2:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80049f6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80049fa:	8913      	ldrh	r3, [r2, #8]
 80049fc:	0619      	lsls	r1, r3, #24
 80049fe:	d4fc      	bmi.n	80049fa <Lcd_WR_REG+0x3a>
 8004a00:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004a04:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004a08:	68da      	ldr	r2, [r3, #12]
 8004a0a:	f042 0210 	orr.w	r2, r2, #16
 8004a0e:	60da      	str	r2, [r3, #12]
 8004a10:	4770      	bx	lr
 8004a12:	bf00      	nop

08004a14 <Lcd_WR_DATA>:
 8004a14:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004a18:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004a1c:	68d9      	ldr	r1, [r3, #12]
 8004a1e:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8004a22:	f021 0110 	bic.w	r1, r1, #16
 8004a26:	60d9      	str	r1, [r3, #12]
 8004a28:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004a2c:	68d1      	ldr	r1, [r2, #12]
 8004a2e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004a32:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004a36:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8004a3a:	60d1      	str	r1, [r2, #12]
 8004a3c:	461a      	mov	r2, r3
 8004a3e:	8198      	strh	r0, [r3, #12]
 8004a40:	8913      	ldrh	r3, [r2, #8]
 8004a42:	0799      	lsls	r1, r3, #30
 8004a44:	d5fc      	bpl.n	8004a40 <Lcd_WR_DATA+0x2c>
 8004a46:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004a4a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004a4e:	8913      	ldrh	r3, [r2, #8]
 8004a50:	061b      	lsls	r3, r3, #24
 8004a52:	d4fc      	bmi.n	8004a4e <Lcd_WR_DATA+0x3a>
 8004a54:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004a58:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004a5c:	68da      	ldr	r2, [r3, #12]
 8004a5e:	f042 0210 	orr.w	r2, r2, #16
 8004a62:	60da      	str	r2, [r3, #12]
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop

08004a68 <Lcd_Set_Display_Mode>:
 8004a68:	f240 53a0 	movw	r3, #1440	; 0x5a0
 8004a6c:	b410      	push	{r4}
 8004a6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8004a72:	242a      	movs	r4, #42	; 0x2a
 8004a74:	212b      	movs	r1, #43	; 0x2b
 8004a76:	222c      	movs	r2, #44	; 0x2c
 8004a78:	7118      	strb	r0, [r3, #4]
 8004a7a:	811c      	strh	r4, [r3, #8]
 8004a7c:	8159      	strh	r1, [r3, #10]
 8004a7e:	80da      	strh	r2, [r3, #6]
 8004a80:	2804      	cmp	r0, #4
 8004a82:	d859      	bhi.n	8004b38 <Lcd_Set_Display_Mode+0xd0>
 8004a84:	e8df f010 	tbh	[pc, r0, lsl #1]
 8004a88:	00f3005b 	rscseq	r0, r3, fp, asr r0
 8004a8c:	013f00a7 	teqeq	pc, r7, lsr #1
 8004a90:	f44f0005 	vst4.8	{d16-d19}, [pc], r5
 8004a94:	70a0      	strb	r0, [r4, #2]
 8004a96:	22f0      	movs	r2, #240	; 0xf0
 8004a98:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004a9c:	805a      	strh	r2, [r3, #2]
 8004a9e:	8018      	strh	r0, [r3, #0]
 8004aa0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004aa4:	68cb      	ldr	r3, [r1, #12]
 8004aa6:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8004aaa:	f023 0310 	bic.w	r3, r3, #16
 8004aae:	60cb      	str	r3, [r1, #12]
 8004ab0:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004ab4:	68d0      	ldr	r0, [r2, #12]
 8004ab6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004aba:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004abe:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 8004ac2:	2136      	movs	r1, #54	; 0x36
 8004ac4:	60d0      	str	r0, [r2, #12]
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	8199      	strh	r1, [r3, #12]
 8004aca:	8913      	ldrh	r3, [r2, #8]
 8004acc:	0799      	lsls	r1, r3, #30
 8004ace:	d5fc      	bpl.n	8004aca <Lcd_Set_Display_Mode+0x62>
 8004ad0:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004ad4:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004ad8:	890a      	ldrh	r2, [r1, #8]
 8004ada:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004ade:	0612      	lsls	r2, r2, #24
 8004ae0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004ae4:	d4f8      	bmi.n	8004ad8 <Lcd_Set_Display_Mode+0x70>
 8004ae6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004aea:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004aee:	68d0      	ldr	r0, [r2, #12]
 8004af0:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8004af4:	f040 0010 	orr.w	r0, r0, #16
 8004af8:	60d0      	str	r0, [r2, #12]
 8004afa:	68d0      	ldr	r0, [r2, #12]
 8004afc:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004b00:	f020 0010 	bic.w	r0, r0, #16
 8004b04:	60d0      	str	r0, [r2, #12]
 8004b06:	68ca      	ldr	r2, [r1, #12]
 8004b08:	20e8      	movs	r0, #232	; 0xe8
 8004b0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b0e:	60ca      	str	r2, [r1, #12]
 8004b10:	461a      	mov	r2, r3
 8004b12:	8198      	strh	r0, [r3, #12]
 8004b14:	8913      	ldrh	r3, [r2, #8]
 8004b16:	079c      	lsls	r4, r3, #30
 8004b18:	d5fc      	bpl.n	8004b14 <Lcd_Set_Display_Mode+0xac>
 8004b1a:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004b1e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004b22:	8913      	ldrh	r3, [r2, #8]
 8004b24:	0618      	lsls	r0, r3, #24
 8004b26:	d4fc      	bmi.n	8004b22 <Lcd_Set_Display_Mode+0xba>
 8004b28:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004b2c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004b30:	68da      	ldr	r2, [r3, #12]
 8004b32:	f042 0210 	orr.w	r2, r2, #16
 8004b36:	60da      	str	r2, [r3, #12]
 8004b38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b3c:	4770      	bx	lr
 8004b3e:	20f0      	movs	r0, #240	; 0xf0
 8004b40:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004b44:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004b48:	805a      	strh	r2, [r3, #2]
 8004b4a:	8018      	strh	r0, [r3, #0]
 8004b4c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004b50:	68cb      	ldr	r3, [r1, #12]
 8004b52:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8004b56:	f023 0310 	bic.w	r3, r3, #16
 8004b5a:	60cb      	str	r3, [r1, #12]
 8004b5c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004b60:	68d0      	ldr	r0, [r2, #12]
 8004b62:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004b66:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004b6a:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 8004b6e:	2136      	movs	r1, #54	; 0x36
 8004b70:	60d0      	str	r0, [r2, #12]
 8004b72:	461a      	mov	r2, r3
 8004b74:	8199      	strh	r1, [r3, #12]
 8004b76:	8913      	ldrh	r3, [r2, #8]
 8004b78:	0799      	lsls	r1, r3, #30
 8004b7a:	d5fc      	bpl.n	8004b76 <Lcd_Set_Display_Mode+0x10e>
 8004b7c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004b80:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004b84:	890a      	ldrh	r2, [r1, #8]
 8004b86:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004b8a:	0612      	lsls	r2, r2, #24
 8004b8c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004b90:	d4f8      	bmi.n	8004b84 <Lcd_Set_Display_Mode+0x11c>
 8004b92:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004b96:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004b9a:	68d0      	ldr	r0, [r2, #12]
 8004b9c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8004ba0:	f040 0010 	orr.w	r0, r0, #16
 8004ba4:	60d0      	str	r0, [r2, #12]
 8004ba6:	68d0      	ldr	r0, [r2, #12]
 8004ba8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004bac:	f020 0010 	bic.w	r0, r0, #16
 8004bb0:	60d0      	str	r0, [r2, #12]
 8004bb2:	68ca      	ldr	r2, [r1, #12]
 8004bb4:	2008      	movs	r0, #8
 8004bb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004bba:	60ca      	str	r2, [r1, #12]
 8004bbc:	461a      	mov	r2, r3
 8004bbe:	8198      	strh	r0, [r3, #12]
 8004bc0:	8913      	ldrh	r3, [r2, #8]
 8004bc2:	079c      	lsls	r4, r3, #30
 8004bc4:	d5fc      	bpl.n	8004bc0 <Lcd_Set_Display_Mode+0x158>
 8004bc6:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004bca:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004bce:	8913      	ldrh	r3, [r2, #8]
 8004bd0:	0618      	lsls	r0, r3, #24
 8004bd2:	d4fc      	bmi.n	8004bce <Lcd_Set_Display_Mode+0x166>
 8004bd4:	e7a8      	b.n	8004b28 <Lcd_Set_Display_Mode+0xc0>
 8004bd6:	20f0      	movs	r0, #240	; 0xf0
 8004bd8:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8004bdc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004be0:	805a      	strh	r2, [r3, #2]
 8004be2:	8018      	strh	r0, [r3, #0]
 8004be4:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004be8:	68cb      	ldr	r3, [r1, #12]
 8004bea:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8004bee:	f023 0310 	bic.w	r3, r3, #16
 8004bf2:	60cb      	str	r3, [r1, #12]
 8004bf4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004bf8:	68d0      	ldr	r0, [r2, #12]
 8004bfa:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004bfe:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004c02:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 8004c06:	2136      	movs	r1, #54	; 0x36
 8004c08:	60d0      	str	r0, [r2, #12]
 8004c0a:	461a      	mov	r2, r3
 8004c0c:	8199      	strh	r1, [r3, #12]
 8004c0e:	8913      	ldrh	r3, [r2, #8]
 8004c10:	0799      	lsls	r1, r3, #30
 8004c12:	d5fc      	bpl.n	8004c0e <Lcd_Set_Display_Mode+0x1a6>
 8004c14:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004c18:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004c1c:	890a      	ldrh	r2, [r1, #8]
 8004c1e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004c22:	0612      	lsls	r2, r2, #24
 8004c24:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004c28:	d4f8      	bmi.n	8004c1c <Lcd_Set_Display_Mode+0x1b4>
 8004c2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004c2e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004c32:	68d0      	ldr	r0, [r2, #12]
 8004c34:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8004c38:	f040 0010 	orr.w	r0, r0, #16
 8004c3c:	60d0      	str	r0, [r2, #12]
 8004c3e:	68d0      	ldr	r0, [r2, #12]
 8004c40:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004c44:	f020 0010 	bic.w	r0, r0, #16
 8004c48:	60d0      	str	r0, [r2, #12]
 8004c4a:	68ca      	ldr	r2, [r1, #12]
 8004c4c:	20c8      	movs	r0, #200	; 0xc8
 8004c4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c52:	60ca      	str	r2, [r1, #12]
 8004c54:	461a      	mov	r2, r3
 8004c56:	8198      	strh	r0, [r3, #12]
 8004c58:	8913      	ldrh	r3, [r2, #8]
 8004c5a:	079c      	lsls	r4, r3, #30
 8004c5c:	d5fc      	bpl.n	8004c58 <Lcd_Set_Display_Mode+0x1f0>
 8004c5e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004c62:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004c66:	8913      	ldrh	r3, [r2, #8]
 8004c68:	0618      	lsls	r0, r3, #24
 8004c6a:	d4fc      	bmi.n	8004c66 <Lcd_Set_Display_Mode+0x1fe>
 8004c6c:	e75c      	b.n	8004b28 <Lcd_Set_Display_Mode+0xc0>
 8004c6e:	f44f 70a0 	mov.w	r0, #320	; 0x140
 8004c72:	22f0      	movs	r2, #240	; 0xf0
 8004c74:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004c78:	805a      	strh	r2, [r3, #2]
 8004c7a:	8018      	strh	r0, [r3, #0]
 8004c7c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004c80:	68cb      	ldr	r3, [r1, #12]
 8004c82:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8004c86:	f023 0310 	bic.w	r3, r3, #16
 8004c8a:	60cb      	str	r3, [r1, #12]
 8004c8c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004c90:	68d0      	ldr	r0, [r2, #12]
 8004c92:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004c96:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004c9a:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 8004c9e:	2136      	movs	r1, #54	; 0x36
 8004ca0:	60d0      	str	r0, [r2, #12]
 8004ca2:	461a      	mov	r2, r3
 8004ca4:	8199      	strh	r1, [r3, #12]
 8004ca6:	8913      	ldrh	r3, [r2, #8]
 8004ca8:	0799      	lsls	r1, r3, #30
 8004caa:	d5fc      	bpl.n	8004ca6 <Lcd_Set_Display_Mode+0x23e>
 8004cac:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004cb0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004cb4:	890a      	ldrh	r2, [r1, #8]
 8004cb6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004cba:	0612      	lsls	r2, r2, #24
 8004cbc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004cc0:	d4f8      	bmi.n	8004cb4 <Lcd_Set_Display_Mode+0x24c>
 8004cc2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004cc6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004cca:	68d0      	ldr	r0, [r2, #12]
 8004ccc:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8004cd0:	f040 0010 	orr.w	r0, r0, #16
 8004cd4:	60d0      	str	r0, [r2, #12]
 8004cd6:	68d0      	ldr	r0, [r2, #12]
 8004cd8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004cdc:	f020 0010 	bic.w	r0, r0, #16
 8004ce0:	60d0      	str	r0, [r2, #12]
 8004ce2:	68ca      	ldr	r2, [r1, #12]
 8004ce4:	2068      	movs	r0, #104	; 0x68
 8004ce6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cea:	60ca      	str	r2, [r1, #12]
 8004cec:	461a      	mov	r2, r3
 8004cee:	8198      	strh	r0, [r3, #12]
 8004cf0:	8913      	ldrh	r3, [r2, #8]
 8004cf2:	079c      	lsls	r4, r3, #30
 8004cf4:	d5fc      	bpl.n	8004cf0 <Lcd_Set_Display_Mode+0x288>
 8004cf6:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004cfa:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004cfe:	8913      	ldrh	r3, [r2, #8]
 8004d00:	0618      	lsls	r0, r3, #24
 8004d02:	d4fc      	bmi.n	8004cfe <Lcd_Set_Display_Mode+0x296>
 8004d04:	e710      	b.n	8004b28 <Lcd_Set_Display_Mode+0xc0>
 8004d06:	f44f 70a0 	mov.w	r0, #320	; 0x140
 8004d0a:	22f0      	movs	r2, #240	; 0xf0
 8004d0c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004d10:	805a      	strh	r2, [r3, #2]
 8004d12:	8018      	strh	r0, [r3, #0]
 8004d14:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004d18:	68cb      	ldr	r3, [r1, #12]
 8004d1a:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8004d1e:	f023 0310 	bic.w	r3, r3, #16
 8004d22:	60cb      	str	r3, [r1, #12]
 8004d24:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004d28:	68d0      	ldr	r0, [r2, #12]
 8004d2a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004d2e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004d32:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 8004d36:	2136      	movs	r1, #54	; 0x36
 8004d38:	60d0      	str	r0, [r2, #12]
 8004d3a:	461a      	mov	r2, r3
 8004d3c:	8199      	strh	r1, [r3, #12]
 8004d3e:	8913      	ldrh	r3, [r2, #8]
 8004d40:	0799      	lsls	r1, r3, #30
 8004d42:	d5fc      	bpl.n	8004d3e <Lcd_Set_Display_Mode+0x2d6>
 8004d44:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8004d48:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004d4c:	890a      	ldrh	r2, [r1, #8]
 8004d4e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004d52:	0612      	lsls	r2, r2, #24
 8004d54:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004d58:	d4f8      	bmi.n	8004d4c <Lcd_Set_Display_Mode+0x2e4>
 8004d5a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004d5e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004d62:	68d0      	ldr	r0, [r2, #12]
 8004d64:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8004d68:	f040 0010 	orr.w	r0, r0, #16
 8004d6c:	60d0      	str	r0, [r2, #12]
 8004d6e:	68d0      	ldr	r0, [r2, #12]
 8004d70:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8004d74:	f020 0010 	bic.w	r0, r0, #16
 8004d78:	60d0      	str	r0, [r2, #12]
 8004d7a:	68ca      	ldr	r2, [r1, #12]
 8004d7c:	20a8      	movs	r0, #168	; 0xa8
 8004d7e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d82:	60ca      	str	r2, [r1, #12]
 8004d84:	461a      	mov	r2, r3
 8004d86:	8198      	strh	r0, [r3, #12]
 8004d88:	8913      	ldrh	r3, [r2, #8]
 8004d8a:	079c      	lsls	r4, r3, #30
 8004d8c:	d5fc      	bpl.n	8004d88 <Lcd_Set_Display_Mode+0x320>
 8004d8e:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004d92:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004d96:	8913      	ldrh	r3, [r2, #8]
 8004d98:	0618      	lsls	r0, r3, #24
 8004d9a:	d4fc      	bmi.n	8004d96 <Lcd_Set_Display_Mode+0x32e>
 8004d9c:	e6c4      	b.n	8004b28 <Lcd_Set_Display_Mode+0xc0>
 8004d9e:	bf00      	nop

08004da0 <Lcd_Write_RAM_Prepare>:
 8004da0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004da4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004da8:	68d8      	ldr	r0, [r3, #12]
 8004daa:	f240 51a0 	movw	r1, #1440	; 0x5a0
 8004dae:	f020 0010 	bic.w	r0, r0, #16
 8004db2:	f2c2 0100 	movt	r1, #8192	; 0x2000
 8004db6:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8004dba:	88c9      	ldrh	r1, [r1, #6]
 8004dbc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004dc0:	60d8      	str	r0, [r3, #12]
 8004dc2:	68d0      	ldr	r0, [r2, #12]
 8004dc4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8004dc8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004dcc:	b2c9      	uxtb	r1, r1
 8004dce:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 8004dd2:	60d0      	str	r0, [r2, #12]
 8004dd4:	461a      	mov	r2, r3
 8004dd6:	8199      	strh	r1, [r3, #12]
 8004dd8:	8913      	ldrh	r3, [r2, #8]
 8004dda:	079b      	lsls	r3, r3, #30
 8004ddc:	d5fc      	bpl.n	8004dd8 <Lcd_Write_RAM_Prepare+0x38>
 8004dde:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004de2:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004de6:	8913      	ldrh	r3, [r2, #8]
 8004de8:	0618      	lsls	r0, r3, #24
 8004dea:	d4fc      	bmi.n	8004de6 <Lcd_Write_RAM_Prepare+0x46>
 8004dec:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8004df0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8004df4:	68da      	ldr	r2, [r3, #12]
 8004df6:	f042 0210 	orr.w	r2, r2, #16
 8004dfa:	60da      	str	r2, [r3, #12]
 8004dfc:	4770      	bx	lr
 8004dfe:	bf00      	nop

08004e00 <Lcd_Set_Windows>:
 8004e00:	b4f0      	push	{r4, r5, r6, r7}
 8004e02:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8004e06:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8004e0a:	68ee      	ldr	r6, [r5, #12]
 8004e0c:	f240 54a0 	movw	r4, #1440	; 0x5a0
 8004e10:	f026 0c10 	bic.w	ip, r6, #16
 8004e14:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8004e18:	f44f 6640 	mov.w	r6, #3072	; 0xc00
 8004e1c:	8927      	ldrh	r7, [r4, #8]
 8004e1e:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004e22:	f8c5 c00c 	str.w	ip, [r5, #12]
 8004e26:	f8d6 c00c 	ldr.w	ip, [r6, #12]
 8004e2a:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 8004e2e:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8004e32:	b2ff      	uxtb	r7, r7
 8004e34:	f42c 7c00 	bic.w	ip, ip, #512	; 0x200
 8004e38:	f8c6 c00c 	str.w	ip, [r6, #12]
 8004e3c:	462e      	mov	r6, r5
 8004e3e:	81af      	strh	r7, [r5, #12]
 8004e40:	8935      	ldrh	r5, [r6, #8]
 8004e42:	07af      	lsls	r7, r5, #30
 8004e44:	d5fc      	bpl.n	8004e40 <Lcd_Set_Windows+0x40>
 8004e46:	f44f 5740 	mov.w	r7, #12288	; 0x3000
 8004e4a:	f2c4 0701 	movt	r7, #16385	; 0x4001
 8004e4e:	893e      	ldrh	r6, [r7, #8]
 8004e50:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 8004e54:	0636      	lsls	r6, r6, #24
 8004e56:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8004e5a:	d4f8      	bmi.n	8004e4e <Lcd_Set_Windows+0x4e>
 8004e5c:	f44f 6600 	mov.w	r6, #2048	; 0x800
 8004e60:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004e64:	f8d6 c00c 	ldr.w	ip, [r6, #12]
 8004e68:	f44f 6740 	mov.w	r7, #3072	; 0xc00
 8004e6c:	f04c 0c10 	orr.w	ip, ip, #16
 8004e70:	f8c6 c00c 	str.w	ip, [r6, #12]
 8004e74:	f8d6 c00c 	ldr.w	ip, [r6, #12]
 8004e78:	f2c4 0701 	movt	r7, #16385	; 0x4001
 8004e7c:	f02c 0c10 	bic.w	ip, ip, #16
 8004e80:	f8c6 c00c 	str.w	ip, [r6, #12]
 8004e84:	68fe      	ldr	r6, [r7, #12]
 8004e86:	ea4f 2c10 	mov.w	ip, r0, lsr #8
 8004e8a:	f446 7600 	orr.w	r6, r6, #512	; 0x200
 8004e8e:	60fe      	str	r6, [r7, #12]
 8004e90:	462e      	mov	r6, r5
 8004e92:	f8a5 c00c 	strh.w	ip, [r5, #12]
 8004e96:	8935      	ldrh	r5, [r6, #8]
 8004e98:	07af      	lsls	r7, r5, #30
 8004e9a:	d5fc      	bpl.n	8004e96 <Lcd_Set_Windows+0x96>
 8004e9c:	f44f 5740 	mov.w	r7, #12288	; 0x3000
 8004ea0:	f2c4 0701 	movt	r7, #16385	; 0x4001
 8004ea4:	893e      	ldrh	r6, [r7, #8]
 8004ea6:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 8004eaa:	0636      	lsls	r6, r6, #24
 8004eac:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8004eb0:	d4f8      	bmi.n	8004ea4 <Lcd_Set_Windows+0xa4>
 8004eb2:	f44f 6600 	mov.w	r6, #2048	; 0x800
 8004eb6:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004eba:	f8d6 c00c 	ldr.w	ip, [r6, #12]
 8004ebe:	f44f 6740 	mov.w	r7, #3072	; 0xc00
 8004ec2:	f04c 0c10 	orr.w	ip, ip, #16
 8004ec6:	f8c6 c00c 	str.w	ip, [r6, #12]
 8004eca:	f8d6 c00c 	ldr.w	ip, [r6, #12]
 8004ece:	f2c4 0701 	movt	r7, #16385	; 0x4001
 8004ed2:	f02c 0c10 	bic.w	ip, ip, #16
 8004ed6:	f8c6 c00c 	str.w	ip, [r6, #12]
 8004eda:	68fe      	ldr	r6, [r7, #12]
 8004edc:	b2c0      	uxtb	r0, r0
 8004ede:	f446 7600 	orr.w	r6, r6, #512	; 0x200
 8004ee2:	60fe      	str	r6, [r7, #12]
 8004ee4:	462e      	mov	r6, r5
 8004ee6:	81a8      	strh	r0, [r5, #12]
 8004ee8:	8930      	ldrh	r0, [r6, #8]
 8004eea:	0780      	lsls	r0, r0, #30
 8004eec:	d5fc      	bpl.n	8004ee8 <Lcd_Set_Windows+0xe8>
 8004eee:	f44f 5640 	mov.w	r6, #12288	; 0x3000
 8004ef2:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004ef6:	8935      	ldrh	r5, [r6, #8]
 8004ef8:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8004efc:	062f      	lsls	r7, r5, #24
 8004efe:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004f02:	d4f8      	bmi.n	8004ef6 <Lcd_Set_Windows+0xf6>
 8004f04:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8004f08:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8004f0c:	68ef      	ldr	r7, [r5, #12]
 8004f0e:	f44f 6640 	mov.w	r6, #3072	; 0xc00
 8004f12:	f047 0710 	orr.w	r7, r7, #16
 8004f16:	60ef      	str	r7, [r5, #12]
 8004f18:	68ef      	ldr	r7, [r5, #12]
 8004f1a:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004f1e:	f027 0710 	bic.w	r7, r7, #16
 8004f22:	60ef      	str	r7, [r5, #12]
 8004f24:	68f5      	ldr	r5, [r6, #12]
 8004f26:	0a17      	lsrs	r7, r2, #8
 8004f28:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 8004f2c:	60f5      	str	r5, [r6, #12]
 8004f2e:	4605      	mov	r5, r0
 8004f30:	8187      	strh	r7, [r0, #12]
 8004f32:	8928      	ldrh	r0, [r5, #8]
 8004f34:	0786      	lsls	r6, r0, #30
 8004f36:	d5fc      	bpl.n	8004f32 <Lcd_Set_Windows+0x132>
 8004f38:	f44f 5640 	mov.w	r6, #12288	; 0x3000
 8004f3c:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004f40:	8935      	ldrh	r5, [r6, #8]
 8004f42:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8004f46:	062d      	lsls	r5, r5, #24
 8004f48:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004f4c:	d4f8      	bmi.n	8004f40 <Lcd_Set_Windows+0x140>
 8004f4e:	f44f 6500 	mov.w	r5, #2048	; 0x800
 8004f52:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8004f56:	68ef      	ldr	r7, [r5, #12]
 8004f58:	f44f 6640 	mov.w	r6, #3072	; 0xc00
 8004f5c:	f047 0710 	orr.w	r7, r7, #16
 8004f60:	60ef      	str	r7, [r5, #12]
 8004f62:	68ef      	ldr	r7, [r5, #12]
 8004f64:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8004f68:	f027 0710 	bic.w	r7, r7, #16
 8004f6c:	60ef      	str	r7, [r5, #12]
 8004f6e:	68f5      	ldr	r5, [r6, #12]
 8004f70:	b2d2      	uxtb	r2, r2
 8004f72:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 8004f76:	60f5      	str	r5, [r6, #12]
 8004f78:	4605      	mov	r5, r0
 8004f7a:	8182      	strh	r2, [r0, #12]
 8004f7c:	892a      	ldrh	r2, [r5, #8]
 8004f7e:	0797      	lsls	r7, r2, #30
 8004f80:	d5fc      	bpl.n	8004f7c <Lcd_Set_Windows+0x17c>
 8004f82:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 8004f86:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8004f8a:	8928      	ldrh	r0, [r5, #8]
 8004f8c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004f90:	0606      	lsls	r6, r0, #24
 8004f92:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004f96:	d4f8      	bmi.n	8004f8a <Lcd_Set_Windows+0x18a>
 8004f98:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004f9c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004fa0:	68c6      	ldr	r6, [r0, #12]
 8004fa2:	f44f 6540 	mov.w	r5, #3072	; 0xc00
 8004fa6:	f046 0610 	orr.w	r6, r6, #16
 8004faa:	60c6      	str	r6, [r0, #12]
 8004fac:	68c7      	ldr	r7, [r0, #12]
 8004fae:	8966      	ldrh	r6, [r4, #10]
 8004fb0:	f027 0710 	bic.w	r7, r7, #16
 8004fb4:	60c7      	str	r7, [r0, #12]
 8004fb6:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8004fba:	68e8      	ldr	r0, [r5, #12]
 8004fbc:	b2f6      	uxtb	r6, r6
 8004fbe:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 8004fc2:	60e8      	str	r0, [r5, #12]
 8004fc4:	4610      	mov	r0, r2
 8004fc6:	8196      	strh	r6, [r2, #12]
 8004fc8:	8902      	ldrh	r2, [r0, #8]
 8004fca:	0795      	lsls	r5, r2, #30
 8004fcc:	d5fc      	bpl.n	8004fc8 <Lcd_Set_Windows+0x1c8>
 8004fce:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 8004fd2:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8004fd6:	8928      	ldrh	r0, [r5, #8]
 8004fd8:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8004fdc:	0600      	lsls	r0, r0, #24
 8004fde:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8004fe2:	d4f8      	bmi.n	8004fd6 <Lcd_Set_Windows+0x1d6>
 8004fe4:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8004fe8:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8004fec:	68c6      	ldr	r6, [r0, #12]
 8004fee:	f44f 6540 	mov.w	r5, #3072	; 0xc00
 8004ff2:	f046 0610 	orr.w	r6, r6, #16
 8004ff6:	60c6      	str	r6, [r0, #12]
 8004ff8:	68c6      	ldr	r6, [r0, #12]
 8004ffa:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8004ffe:	f026 0610 	bic.w	r6, r6, #16
 8005002:	60c6      	str	r6, [r0, #12]
 8005004:	68e8      	ldr	r0, [r5, #12]
 8005006:	0a0e      	lsrs	r6, r1, #8
 8005008:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 800500c:	60e8      	str	r0, [r5, #12]
 800500e:	4610      	mov	r0, r2
 8005010:	8196      	strh	r6, [r2, #12]
 8005012:	8902      	ldrh	r2, [r0, #8]
 8005014:	0797      	lsls	r7, r2, #30
 8005016:	d5fc      	bpl.n	8005012 <Lcd_Set_Windows+0x212>
 8005018:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 800501c:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8005020:	8928      	ldrh	r0, [r5, #8]
 8005022:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8005026:	0606      	lsls	r6, r0, #24
 8005028:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800502c:	d4f8      	bmi.n	8005020 <Lcd_Set_Windows+0x220>
 800502e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005032:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8005036:	68c6      	ldr	r6, [r0, #12]
 8005038:	f44f 6540 	mov.w	r5, #3072	; 0xc00
 800503c:	f046 0610 	orr.w	r6, r6, #16
 8005040:	60c6      	str	r6, [r0, #12]
 8005042:	68c6      	ldr	r6, [r0, #12]
 8005044:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8005048:	f026 0610 	bic.w	r6, r6, #16
 800504c:	60c6      	str	r6, [r0, #12]
 800504e:	68e8      	ldr	r0, [r5, #12]
 8005050:	b2c9      	uxtb	r1, r1
 8005052:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 8005056:	60e8      	str	r0, [r5, #12]
 8005058:	4610      	mov	r0, r2
 800505a:	8191      	strh	r1, [r2, #12]
 800505c:	8902      	ldrh	r2, [r0, #8]
 800505e:	0795      	lsls	r5, r2, #30
 8005060:	d5fc      	bpl.n	800505c <Lcd_Set_Windows+0x25c>
 8005062:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8005066:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800506a:	8901      	ldrh	r1, [r0, #8]
 800506c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8005070:	0609      	lsls	r1, r1, #24
 8005072:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005076:	d4f8      	bmi.n	800506a <Lcd_Set_Windows+0x26a>
 8005078:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800507c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005080:	68cd      	ldr	r5, [r1, #12]
 8005082:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8005086:	f045 0510 	orr.w	r5, r5, #16
 800508a:	60cd      	str	r5, [r1, #12]
 800508c:	68cd      	ldr	r5, [r1, #12]
 800508e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8005092:	f025 0510 	bic.w	r5, r5, #16
 8005096:	60cd      	str	r5, [r1, #12]
 8005098:	68c1      	ldr	r1, [r0, #12]
 800509a:	0a1d      	lsrs	r5, r3, #8
 800509c:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80050a0:	60c1      	str	r1, [r0, #12]
 80050a2:	4611      	mov	r1, r2
 80050a4:	8195      	strh	r5, [r2, #12]
 80050a6:	890a      	ldrh	r2, [r1, #8]
 80050a8:	0792      	lsls	r2, r2, #30
 80050aa:	d5fc      	bpl.n	80050a6 <Lcd_Set_Windows+0x2a6>
 80050ac:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 80050b0:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80050b4:	8901      	ldrh	r1, [r0, #8]
 80050b6:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80050ba:	060f      	lsls	r7, r1, #24
 80050bc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80050c0:	d4f8      	bmi.n	80050b4 <Lcd_Set_Windows+0x2b4>
 80050c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80050c6:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80050ca:	68cd      	ldr	r5, [r1, #12]
 80050cc:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80050d0:	f045 0510 	orr.w	r5, r5, #16
 80050d4:	60cd      	str	r5, [r1, #12]
 80050d6:	68cd      	ldr	r5, [r1, #12]
 80050d8:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80050dc:	f025 0510 	bic.w	r5, r5, #16
 80050e0:	60cd      	str	r5, [r1, #12]
 80050e2:	68c1      	ldr	r1, [r0, #12]
 80050e4:	b2db      	uxtb	r3, r3
 80050e6:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80050ea:	60c1      	str	r1, [r0, #12]
 80050ec:	4611      	mov	r1, r2
 80050ee:	8193      	strh	r3, [r2, #12]
 80050f0:	890b      	ldrh	r3, [r1, #8]
 80050f2:	079e      	lsls	r6, r3, #30
 80050f4:	d5fc      	bpl.n	80050f0 <Lcd_Set_Windows+0x2f0>
 80050f6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80050fa:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80050fe:	890a      	ldrh	r2, [r1, #8]
 8005100:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005104:	0615      	lsls	r5, r2, #24
 8005106:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800510a:	d4f8      	bmi.n	80050fe <Lcd_Set_Windows+0x2fe>
 800510c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005110:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005114:	68d0      	ldr	r0, [r2, #12]
 8005116:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800511a:	f040 0010 	orr.w	r0, r0, #16
 800511e:	60d0      	str	r0, [r2, #12]
 8005120:	68d5      	ldr	r5, [r2, #12]
 8005122:	88e0      	ldrh	r0, [r4, #6]
 8005124:	f025 0410 	bic.w	r4, r5, #16
 8005128:	60d4      	str	r4, [r2, #12]
 800512a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800512e:	68ca      	ldr	r2, [r1, #12]
 8005130:	b2c0      	uxtb	r0, r0
 8005132:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005136:	60ca      	str	r2, [r1, #12]
 8005138:	461a      	mov	r2, r3
 800513a:	8198      	strh	r0, [r3, #12]
 800513c:	8913      	ldrh	r3, [r2, #8]
 800513e:	0798      	lsls	r0, r3, #30
 8005140:	d5fc      	bpl.n	800513c <Lcd_Set_Windows+0x33c>
 8005142:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8005146:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800514a:	8913      	ldrh	r3, [r2, #8]
 800514c:	0619      	lsls	r1, r3, #24
 800514e:	d4fc      	bmi.n	800514a <Lcd_Set_Windows+0x34a>
 8005150:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005154:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005158:	68da      	ldr	r2, [r3, #12]
 800515a:	f042 0210 	orr.w	r2, r2, #16
 800515e:	60da      	str	r2, [r3, #12]
 8005160:	bcf0      	pop	{r4, r5, r6, r7}
 8005162:	4770      	bx	lr

08005164 <Lcd_Fill>:
 8005164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005168:	1a5e      	subs	r6, r3, r1
 800516a:	3601      	adds	r6, #1
 800516c:	1a15      	subs	r5, r2, r0
 800516e:	b2b6      	uxth	r6, r6
 8005170:	3501      	adds	r5, #1
 8005172:	b2ad      	uxth	r5, r5
 8005174:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 8005178:	f7ff fe42 	bl	8004e00 <Lcd_Set_Windows>
 800517c:	2e00      	cmp	r6, #0
 800517e:	d03d      	beq.n	80051fc <Lcd_Fill+0x98>
 8005180:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005184:	f44f 6740 	mov.w	r7, #3072	; 0xc00
 8005188:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800518c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8005190:	f2c4 0701 	movt	r7, #16385	; 0x4001
 8005194:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005198:	ea4f 2814 	mov.w	r8, r4, lsr #8
 800519c:	fa5f fc84 	uxtb.w	ip, r4
 80051a0:	f04f 0900 	mov.w	r9, #0
 80051a4:	b325      	cbz	r5, 80051f0 <Lcd_Fill+0x8c>
 80051a6:	2400      	movs	r4, #0
 80051a8:	68c2      	ldr	r2, [r0, #12]
 80051aa:	f022 0210 	bic.w	r2, r2, #16
 80051ae:	60c2      	str	r2, [r0, #12]
 80051b0:	68fa      	ldr	r2, [r7, #12]
 80051b2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051b6:	60fa      	str	r2, [r7, #12]
 80051b8:	f8a3 800c 	strh.w	r8, [r3, #12]
 80051bc:	891a      	ldrh	r2, [r3, #8]
 80051be:	0792      	lsls	r2, r2, #30
 80051c0:	d5fc      	bpl.n	80051bc <Lcd_Fill+0x58>
 80051c2:	8919      	ldrh	r1, [r3, #8]
 80051c4:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80051c8:	0609      	lsls	r1, r1, #24
 80051ca:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80051ce:	d4f8      	bmi.n	80051c2 <Lcd_Fill+0x5e>
 80051d0:	f8a2 c00c 	strh.w	ip, [r2, #12]
 80051d4:	891a      	ldrh	r2, [r3, #8]
 80051d6:	0791      	lsls	r1, r2, #30
 80051d8:	d5fc      	bpl.n	80051d4 <Lcd_Fill+0x70>
 80051da:	891a      	ldrh	r2, [r3, #8]
 80051dc:	0612      	lsls	r2, r2, #24
 80051de:	d4fc      	bmi.n	80051da <Lcd_Fill+0x76>
 80051e0:	68c2      	ldr	r2, [r0, #12]
 80051e2:	3401      	adds	r4, #1
 80051e4:	b2a4      	uxth	r4, r4
 80051e6:	f042 0210 	orr.w	r2, r2, #16
 80051ea:	42a5      	cmp	r5, r4
 80051ec:	60c2      	str	r2, [r0, #12]
 80051ee:	d1db      	bne.n	80051a8 <Lcd_Fill+0x44>
 80051f0:	f109 0901 	add.w	r9, r9, #1
 80051f4:	fa1f f989 	uxth.w	r9, r9
 80051f8:	454e      	cmp	r6, r9
 80051fa:	d1d3      	bne.n	80051a4 <Lcd_Fill+0x40>
 80051fc:	f240 53a0 	movw	r3, #1440	; 0x5a0
 8005200:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8005204:	881a      	ldrh	r2, [r3, #0]
 8005206:	885b      	ldrh	r3, [r3, #2]
 8005208:	3a01      	subs	r2, #1
 800520a:	3b01      	subs	r3, #1
 800520c:	2000      	movs	r0, #0
 800520e:	b292      	uxth	r2, r2
 8005210:	b29b      	uxth	r3, r3
 8005212:	4601      	mov	r1, r0
 8005214:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005218:	f7ff bdf2 	b.w	8004e00 <Lcd_Set_Windows>

0800521c <Lcd_Set_Cursor>:
 800521c:	b4f0      	push	{r4, r5, r6, r7}
 800521e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8005222:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005226:	68de      	ldr	r6, [r3, #12]
 8005228:	f240 52a0 	movw	r2, #1440	; 0x5a0
 800522c:	f026 0610 	bic.w	r6, r6, #16
 8005230:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8005234:	f44f 6440 	mov.w	r4, #3072	; 0xc00
 8005238:	8915      	ldrh	r5, [r2, #8]
 800523a:	f2c4 0401 	movt	r4, #16385	; 0x4001
 800523e:	60de      	str	r6, [r3, #12]
 8005240:	68e6      	ldr	r6, [r4, #12]
 8005242:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005246:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800524a:	b2ed      	uxtb	r5, r5
 800524c:	f426 7600 	bic.w	r6, r6, #512	; 0x200
 8005250:	60e6      	str	r6, [r4, #12]
 8005252:	461c      	mov	r4, r3
 8005254:	819d      	strh	r5, [r3, #12]
 8005256:	8923      	ldrh	r3, [r4, #8]
 8005258:	079d      	lsls	r5, r3, #30
 800525a:	d5fc      	bpl.n	8005256 <Lcd_Set_Cursor+0x3a>
 800525c:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 8005260:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8005264:	892c      	ldrh	r4, [r5, #8]
 8005266:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800526a:	0624      	lsls	r4, r4, #24
 800526c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005270:	d4f8      	bmi.n	8005264 <Lcd_Set_Cursor+0x48>
 8005272:	f44f 6400 	mov.w	r4, #2048	; 0x800
 8005276:	f2c4 0401 	movt	r4, #16385	; 0x4001
 800527a:	68e6      	ldr	r6, [r4, #12]
 800527c:	f44f 6540 	mov.w	r5, #3072	; 0xc00
 8005280:	f046 0610 	orr.w	r6, r6, #16
 8005284:	60e6      	str	r6, [r4, #12]
 8005286:	68e6      	ldr	r6, [r4, #12]
 8005288:	f2c4 0501 	movt	r5, #16385	; 0x4001
 800528c:	f026 0610 	bic.w	r6, r6, #16
 8005290:	60e6      	str	r6, [r4, #12]
 8005292:	68ec      	ldr	r4, [r5, #12]
 8005294:	0a06      	lsrs	r6, r0, #8
 8005296:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 800529a:	60ec      	str	r4, [r5, #12]
 800529c:	461c      	mov	r4, r3
 800529e:	819e      	strh	r6, [r3, #12]
 80052a0:	8923      	ldrh	r3, [r4, #8]
 80052a2:	079b      	lsls	r3, r3, #30
 80052a4:	d5fc      	bpl.n	80052a0 <Lcd_Set_Cursor+0x84>
 80052a6:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 80052aa:	f2c4 0501 	movt	r5, #16385	; 0x4001
 80052ae:	892c      	ldrh	r4, [r5, #8]
 80052b0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80052b4:	0627      	lsls	r7, r4, #24
 80052b6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80052ba:	d4f8      	bmi.n	80052ae <Lcd_Set_Cursor+0x92>
 80052bc:	f44f 6400 	mov.w	r4, #2048	; 0x800
 80052c0:	f2c4 0401 	movt	r4, #16385	; 0x4001
 80052c4:	68e7      	ldr	r7, [r4, #12]
 80052c6:	f44f 6540 	mov.w	r5, #3072	; 0xc00
 80052ca:	f047 0710 	orr.w	r7, r7, #16
 80052ce:	60e7      	str	r7, [r4, #12]
 80052d0:	68e7      	ldr	r7, [r4, #12]
 80052d2:	f2c4 0501 	movt	r5, #16385	; 0x4001
 80052d6:	f027 0710 	bic.w	r7, r7, #16
 80052da:	60e7      	str	r7, [r4, #12]
 80052dc:	68ec      	ldr	r4, [r5, #12]
 80052de:	b2c0      	uxtb	r0, r0
 80052e0:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 80052e4:	60ec      	str	r4, [r5, #12]
 80052e6:	461c      	mov	r4, r3
 80052e8:	8198      	strh	r0, [r3, #12]
 80052ea:	8923      	ldrh	r3, [r4, #8]
 80052ec:	079d      	lsls	r5, r3, #30
 80052ee:	d5fc      	bpl.n	80052ea <Lcd_Set_Cursor+0xce>
 80052f0:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 80052f4:	f2c4 0501 	movt	r5, #16385	; 0x4001
 80052f8:	892c      	ldrh	r4, [r5, #8]
 80052fa:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80052fe:	0624      	lsls	r4, r4, #24
 8005300:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005304:	d4f8      	bmi.n	80052f8 <Lcd_Set_Cursor+0xdc>
 8005306:	f44f 6400 	mov.w	r4, #2048	; 0x800
 800530a:	f2c4 0401 	movt	r4, #16385	; 0x4001
 800530e:	68e7      	ldr	r7, [r4, #12]
 8005310:	f44f 6540 	mov.w	r5, #3072	; 0xc00
 8005314:	f047 0710 	orr.w	r7, r7, #16
 8005318:	60e7      	str	r7, [r4, #12]
 800531a:	68e7      	ldr	r7, [r4, #12]
 800531c:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8005320:	f027 0710 	bic.w	r7, r7, #16
 8005324:	60e7      	str	r7, [r4, #12]
 8005326:	68ef      	ldr	r7, [r5, #12]
 8005328:	461c      	mov	r4, r3
 800532a:	f447 7700 	orr.w	r7, r7, #512	; 0x200
 800532e:	60ef      	str	r7, [r5, #12]
 8005330:	819e      	strh	r6, [r3, #12]
 8005332:	8923      	ldrh	r3, [r4, #8]
 8005334:	079b      	lsls	r3, r3, #30
 8005336:	d5fc      	bpl.n	8005332 <Lcd_Set_Cursor+0x116>
 8005338:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 800533c:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8005340:	892c      	ldrh	r4, [r5, #8]
 8005342:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005346:	0627      	lsls	r7, r4, #24
 8005348:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800534c:	d4f8      	bmi.n	8005340 <Lcd_Set_Cursor+0x124>
 800534e:	f44f 6400 	mov.w	r4, #2048	; 0x800
 8005352:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8005356:	68e6      	ldr	r6, [r4, #12]
 8005358:	f44f 6540 	mov.w	r5, #3072	; 0xc00
 800535c:	f046 0610 	orr.w	r6, r6, #16
 8005360:	60e6      	str	r6, [r4, #12]
 8005362:	68e6      	ldr	r6, [r4, #12]
 8005364:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8005368:	f026 0610 	bic.w	r6, r6, #16
 800536c:	60e6      	str	r6, [r4, #12]
 800536e:	68ee      	ldr	r6, [r5, #12]
 8005370:	461c      	mov	r4, r3
 8005372:	f446 7600 	orr.w	r6, r6, #512	; 0x200
 8005376:	60ee      	str	r6, [r5, #12]
 8005378:	8198      	strh	r0, [r3, #12]
 800537a:	8923      	ldrh	r3, [r4, #8]
 800537c:	079e      	lsls	r6, r3, #30
 800537e:	d5fc      	bpl.n	800537a <Lcd_Set_Cursor+0x15e>
 8005380:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 8005384:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8005388:	8920      	ldrh	r0, [r4, #8]
 800538a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800538e:	0605      	lsls	r5, r0, #24
 8005390:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005394:	d4f8      	bmi.n	8005388 <Lcd_Set_Cursor+0x16c>
 8005396:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800539a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800539e:	68c5      	ldr	r5, [r0, #12]
 80053a0:	f44f 6440 	mov.w	r4, #3072	; 0xc00
 80053a4:	f045 0510 	orr.w	r5, r5, #16
 80053a8:	60c5      	str	r5, [r0, #12]
 80053aa:	68c6      	ldr	r6, [r0, #12]
 80053ac:	8955      	ldrh	r5, [r2, #10]
 80053ae:	f026 0610 	bic.w	r6, r6, #16
 80053b2:	60c6      	str	r6, [r0, #12]
 80053b4:	f2c4 0401 	movt	r4, #16385	; 0x4001
 80053b8:	68e0      	ldr	r0, [r4, #12]
 80053ba:	b2ed      	uxtb	r5, r5
 80053bc:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 80053c0:	60e0      	str	r0, [r4, #12]
 80053c2:	4618      	mov	r0, r3
 80053c4:	819d      	strh	r5, [r3, #12]
 80053c6:	8903      	ldrh	r3, [r0, #8]
 80053c8:	079c      	lsls	r4, r3, #30
 80053ca:	d5fc      	bpl.n	80053c6 <Lcd_Set_Cursor+0x1aa>
 80053cc:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 80053d0:	f2c4 0401 	movt	r4, #16385	; 0x4001
 80053d4:	8920      	ldrh	r0, [r4, #8]
 80053d6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80053da:	0600      	lsls	r0, r0, #24
 80053dc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80053e0:	d4f8      	bmi.n	80053d4 <Lcd_Set_Cursor+0x1b8>
 80053e2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80053e6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80053ea:	68c5      	ldr	r5, [r0, #12]
 80053ec:	f44f 6440 	mov.w	r4, #3072	; 0xc00
 80053f0:	f045 0510 	orr.w	r5, r5, #16
 80053f4:	60c5      	str	r5, [r0, #12]
 80053f6:	68c5      	ldr	r5, [r0, #12]
 80053f8:	f2c4 0401 	movt	r4, #16385	; 0x4001
 80053fc:	f025 0510 	bic.w	r5, r5, #16
 8005400:	60c5      	str	r5, [r0, #12]
 8005402:	68e0      	ldr	r0, [r4, #12]
 8005404:	0a0d      	lsrs	r5, r1, #8
 8005406:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 800540a:	60e0      	str	r0, [r4, #12]
 800540c:	4618      	mov	r0, r3
 800540e:	819d      	strh	r5, [r3, #12]
 8005410:	8903      	ldrh	r3, [r0, #8]
 8005412:	079f      	lsls	r7, r3, #30
 8005414:	d5fc      	bpl.n	8005410 <Lcd_Set_Cursor+0x1f4>
 8005416:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 800541a:	f2c4 0401 	movt	r4, #16385	; 0x4001
 800541e:	8920      	ldrh	r0, [r4, #8]
 8005420:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005424:	0606      	lsls	r6, r0, #24
 8005426:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800542a:	d4f8      	bmi.n	800541e <Lcd_Set_Cursor+0x202>
 800542c:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8005430:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8005434:	68c6      	ldr	r6, [r0, #12]
 8005436:	f44f 6440 	mov.w	r4, #3072	; 0xc00
 800543a:	f046 0610 	orr.w	r6, r6, #16
 800543e:	60c6      	str	r6, [r0, #12]
 8005440:	68c6      	ldr	r6, [r0, #12]
 8005442:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8005446:	f026 0610 	bic.w	r6, r6, #16
 800544a:	60c6      	str	r6, [r0, #12]
 800544c:	68e0      	ldr	r0, [r4, #12]
 800544e:	b2c9      	uxtb	r1, r1
 8005450:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 8005454:	60e0      	str	r0, [r4, #12]
 8005456:	4618      	mov	r0, r3
 8005458:	8199      	strh	r1, [r3, #12]
 800545a:	8903      	ldrh	r3, [r0, #8]
 800545c:	079c      	lsls	r4, r3, #30
 800545e:	d5fc      	bpl.n	800545a <Lcd_Set_Cursor+0x23e>
 8005460:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 8005464:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8005468:	8920      	ldrh	r0, [r4, #8]
 800546a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800546e:	0600      	lsls	r0, r0, #24
 8005470:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005474:	d4f8      	bmi.n	8005468 <Lcd_Set_Cursor+0x24c>
 8005476:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800547a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800547e:	68c6      	ldr	r6, [r0, #12]
 8005480:	f44f 6440 	mov.w	r4, #3072	; 0xc00
 8005484:	f046 0610 	orr.w	r6, r6, #16
 8005488:	60c6      	str	r6, [r0, #12]
 800548a:	68c6      	ldr	r6, [r0, #12]
 800548c:	f2c4 0401 	movt	r4, #16385	; 0x4001
 8005490:	f026 0610 	bic.w	r6, r6, #16
 8005494:	60c6      	str	r6, [r0, #12]
 8005496:	68e6      	ldr	r6, [r4, #12]
 8005498:	4618      	mov	r0, r3
 800549a:	f446 7600 	orr.w	r6, r6, #512	; 0x200
 800549e:	60e6      	str	r6, [r4, #12]
 80054a0:	819d      	strh	r5, [r3, #12]
 80054a2:	8903      	ldrh	r3, [r0, #8]
 80054a4:	079f      	lsls	r7, r3, #30
 80054a6:	d5fc      	bpl.n	80054a2 <Lcd_Set_Cursor+0x286>
 80054a8:	f44f 5440 	mov.w	r4, #12288	; 0x3000
 80054ac:	f2c4 0401 	movt	r4, #16385	; 0x4001
 80054b0:	8920      	ldrh	r0, [r4, #8]
 80054b2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80054b6:	0606      	lsls	r6, r0, #24
 80054b8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80054bc:	d4f8      	bmi.n	80054b0 <Lcd_Set_Cursor+0x294>
 80054be:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80054c2:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80054c6:	68c5      	ldr	r5, [r0, #12]
 80054c8:	f44f 6440 	mov.w	r4, #3072	; 0xc00
 80054cc:	f045 0510 	orr.w	r5, r5, #16
 80054d0:	60c5      	str	r5, [r0, #12]
 80054d2:	68c5      	ldr	r5, [r0, #12]
 80054d4:	f2c4 0401 	movt	r4, #16385	; 0x4001
 80054d8:	f025 0510 	bic.w	r5, r5, #16
 80054dc:	60c5      	str	r5, [r0, #12]
 80054de:	68e5      	ldr	r5, [r4, #12]
 80054e0:	4618      	mov	r0, r3
 80054e2:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 80054e6:	60e5      	str	r5, [r4, #12]
 80054e8:	8199      	strh	r1, [r3, #12]
 80054ea:	8903      	ldrh	r3, [r0, #8]
 80054ec:	079d      	lsls	r5, r3, #30
 80054ee:	d5fc      	bpl.n	80054ea <Lcd_Set_Cursor+0x2ce>
 80054f0:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 80054f4:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80054f8:	8901      	ldrh	r1, [r0, #8]
 80054fa:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80054fe:	060c      	lsls	r4, r1, #24
 8005500:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005504:	d4f8      	bmi.n	80054f8 <Lcd_Set_Cursor+0x2dc>
 8005506:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800550a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800550e:	68cc      	ldr	r4, [r1, #12]
 8005510:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8005514:	f044 0410 	orr.w	r4, r4, #16
 8005518:	60cc      	str	r4, [r1, #12]
 800551a:	68cd      	ldr	r5, [r1, #12]
 800551c:	88d4      	ldrh	r4, [r2, #6]
 800551e:	f025 0210 	bic.w	r2, r5, #16
 8005522:	60ca      	str	r2, [r1, #12]
 8005524:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8005528:	68c2      	ldr	r2, [r0, #12]
 800552a:	b2e1      	uxtb	r1, r4
 800552c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005530:	60c2      	str	r2, [r0, #12]
 8005532:	461a      	mov	r2, r3
 8005534:	8199      	strh	r1, [r3, #12]
 8005536:	8913      	ldrh	r3, [r2, #8]
 8005538:	0798      	lsls	r0, r3, #30
 800553a:	d5fc      	bpl.n	8005536 <Lcd_Set_Cursor+0x31a>
 800553c:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8005540:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005544:	8913      	ldrh	r3, [r2, #8]
 8005546:	0619      	lsls	r1, r3, #24
 8005548:	d4fc      	bmi.n	8005544 <Lcd_Set_Cursor+0x328>
 800554a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800554e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005552:	68da      	ldr	r2, [r3, #12]
 8005554:	f042 0210 	orr.w	r2, r2, #16
 8005558:	60da      	str	r2, [r3, #12]
 800555a:	bcf0      	pop	{r4, r5, r6, r7}
 800555c:	4770      	bx	lr
 800555e:	bf00      	nop

08005560 <Lcd_Draw_Back_Color>:
 8005560:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005562:	f240 57a0 	movw	r7, #1440	; 0x5a0
 8005566:	f2c2 0700 	movt	r7, #8192	; 0x2000
 800556a:	883a      	ldrh	r2, [r7, #0]
 800556c:	887b      	ldrh	r3, [r7, #2]
 800556e:	4605      	mov	r5, r0
 8005570:	3a01      	subs	r2, #1
 8005572:	2000      	movs	r0, #0
 8005574:	3b01      	subs	r3, #1
 8005576:	4601      	mov	r1, r0
 8005578:	b292      	uxth	r2, r2
 800557a:	b29b      	uxth	r3, r3
 800557c:	f7ff fc40 	bl	8004e00 <Lcd_Set_Windows>
 8005580:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005584:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005588:	68d1      	ldr	r1, [r2, #12]
 800558a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800558e:	f021 0110 	bic.w	r1, r1, #16
 8005592:	60d1      	str	r1, [r2, #12]
 8005594:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005598:	68da      	ldr	r2, [r3, #12]
 800559a:	0a2e      	lsrs	r6, r5, #8
 800559c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80055a0:	60da      	str	r2, [r3, #12]
 80055a2:	887b      	ldrh	r3, [r7, #2]
 80055a4:	883c      	ldrh	r4, [r7, #0]
 80055a6:	b2ed      	uxtb	r5, r5
 80055a8:	fb04 f403 	mul.w	r4, r4, r3
 80055ac:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80055b0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80055b4:	2000      	movs	r0, #0
 80055b6:	b1a4      	cbz	r4, 80055e2 <Lcd_Draw_Back_Color+0x82>
 80055b8:	819e      	strh	r6, [r3, #12]
 80055ba:	891a      	ldrh	r2, [r3, #8]
 80055bc:	0797      	lsls	r7, r2, #30
 80055be:	d5fc      	bpl.n	80055ba <Lcd_Draw_Back_Color+0x5a>
 80055c0:	8919      	ldrh	r1, [r3, #8]
 80055c2:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80055c6:	0609      	lsls	r1, r1, #24
 80055c8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80055cc:	d4f8      	bmi.n	80055c0 <Lcd_Draw_Back_Color+0x60>
 80055ce:	8195      	strh	r5, [r2, #12]
 80055d0:	891a      	ldrh	r2, [r3, #8]
 80055d2:	0792      	lsls	r2, r2, #30
 80055d4:	d5fc      	bpl.n	80055d0 <Lcd_Draw_Back_Color+0x70>
 80055d6:	891a      	ldrh	r2, [r3, #8]
 80055d8:	0617      	lsls	r7, r2, #24
 80055da:	d4fc      	bmi.n	80055d6 <Lcd_Draw_Back_Color+0x76>
 80055dc:	3001      	adds	r0, #1
 80055de:	42a0      	cmp	r0, r4
 80055e0:	d1ea      	bne.n	80055b8 <Lcd_Draw_Back_Color+0x58>
 80055e2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80055e6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80055ea:	68da      	ldr	r2, [r3, #12]
 80055ec:	f042 0210 	orr.w	r2, r2, #16
 80055f0:	60da      	str	r2, [r3, #12]
 80055f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080055f4 <Lcd_Clr_Screen>:
 80055f4:	2000      	movs	r0, #0
 80055f6:	f7ff bfb3 	b.w	8005560 <Lcd_Draw_Back_Color>
 80055fa:	bf00      	nop

080055fc <Lcd_Draw_Box>:
 80055fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005600:	440b      	add	r3, r1
 8005602:	1e5f      	subs	r7, r3, #1
 8005604:	2fef      	cmp	r7, #239	; 0xef
 8005606:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 800560a:	bfc8      	it	gt
 800560c:	22ef      	movgt	r2, #239	; 0xef
 800560e:	460c      	mov	r4, r1
 8005610:	4680      	mov	r8, r0
 8005612:	ea4f 2516 	mov.w	r5, r6, lsr #8
 8005616:	bfc8      	it	gt
 8005618:	4691      	movgt	r9, r2
 800561a:	dc09      	bgt.n	8005630 <Lcd_Draw_Box+0x34>
 800561c:	4402      	add	r2, r0
 800561e:	f102 39ff 	add.w	r9, r2, #4294967295
 8005622:	f240 133f 	movw	r3, #319	; 0x13f
 8005626:	4599      	cmp	r9, r3
 8005628:	bfa8      	it	ge
 800562a:	4699      	movge	r9, r3
 800562c:	fa1f f289 	uxth.w	r2, r9
 8005630:	fa1f f088 	uxth.w	r0, r8
 8005634:	b2a1      	uxth	r1, r4
 8005636:	b2bb      	uxth	r3, r7
 8005638:	f7ff fbe2 	bl	8004e00 <Lcd_Set_Windows>
 800563c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005640:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005644:	68d1      	ldr	r1, [r2, #12]
 8005646:	1b3c      	subs	r4, r7, r4
 8005648:	f021 0110 	bic.w	r1, r1, #16
 800564c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005650:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005654:	60d1      	str	r1, [r2, #12]
 8005656:	3401      	adds	r4, #1
 8005658:	ebc8 0809 	rsb	r8, r8, r9
 800565c:	68da      	ldr	r2, [r3, #12]
 800565e:	fb08 4404 	mla	r4, r8, r4, r4
 8005662:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005666:	60da      	str	r2, [r3, #12]
 8005668:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800566c:	b2f6      	uxtb	r6, r6
 800566e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005672:	2000      	movs	r0, #0
 8005674:	b1a4      	cbz	r4, 80056a0 <Lcd_Draw_Box+0xa4>
 8005676:	819d      	strh	r5, [r3, #12]
 8005678:	891a      	ldrh	r2, [r3, #8]
 800567a:	0792      	lsls	r2, r2, #30
 800567c:	d5fc      	bpl.n	8005678 <Lcd_Draw_Box+0x7c>
 800567e:	8919      	ldrh	r1, [r3, #8]
 8005680:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8005684:	060f      	lsls	r7, r1, #24
 8005686:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800568a:	d4f8      	bmi.n	800567e <Lcd_Draw_Box+0x82>
 800568c:	8196      	strh	r6, [r2, #12]
 800568e:	891a      	ldrh	r2, [r3, #8]
 8005690:	0791      	lsls	r1, r2, #30
 8005692:	d5fc      	bpl.n	800568e <Lcd_Draw_Box+0x92>
 8005694:	891a      	ldrh	r2, [r3, #8]
 8005696:	0612      	lsls	r2, r2, #24
 8005698:	d4fc      	bmi.n	8005694 <Lcd_Draw_Box+0x98>
 800569a:	3001      	adds	r0, #1
 800569c:	42a0      	cmp	r0, r4
 800569e:	d1ea      	bne.n	8005676 <Lcd_Draw_Box+0x7a>
 80056a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80056a4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80056a8:	68da      	ldr	r2, [r3, #12]
 80056aa:	f042 0210 	orr.w	r2, r2, #16
 80056ae:	60da      	str	r2, [r3, #12]
 80056b0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

080056b4 <Lcd_Init>:
 80056b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80056b6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80056ba:	f2c4 0202 	movt	r2, #16386	; 0x4002
 80056be:	6991      	ldr	r1, [r2, #24]
 80056c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80056c4:	f041 0104 	orr.w	r1, r1, #4
 80056c8:	6191      	str	r1, [r2, #24]
 80056ca:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80056ce:	6819      	ldr	r1, [r3, #0]
 80056d0:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 80056d4:	b289      	uxth	r1, r1
 80056d6:	f041 4134 	orr.w	r1, r1, #3019898880	; 0xb4000000
 80056da:	f441 0133 	orr.w	r1, r1, #11730944	; 0xb30000
 80056de:	6019      	str	r1, [r3, #0]
 80056e0:	68d9      	ldr	r1, [r3, #12]
 80056e2:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80056e6:	f041 0110 	orr.w	r1, r1, #16
 80056ea:	60d9      	str	r1, [r3, #12]
 80056ec:	6994      	ldr	r4, [r2, #24]
 80056ee:	f44f 7141 	mov.w	r1, #772	; 0x304
 80056f2:	f444 5480 	orr.w	r4, r4, #4096	; 0x1000
 80056f6:	6194      	str	r4, [r2, #24]
 80056f8:	8001      	strh	r1, [r0, #0]
 80056fa:	8802      	ldrh	r2, [r0, #0]
 80056fc:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005700:	b292      	uxth	r2, r2
 8005702:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005706:	8002      	strh	r2, [r0, #0]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800570e:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
 8005712:	f442 3240 	orr.w	r2, r2, #196608	; 0x30000
 8005716:	601a      	str	r2, [r3, #0]
 8005718:	685a      	ldr	r2, [r3, #4]
 800571a:	b085      	sub	sp, #20
 800571c:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
 8005720:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8005724:	605a      	str	r2, [r3, #4]
 8005726:	680c      	ldr	r4, [r1, #0]
 8005728:	2000      	movs	r0, #0
 800572a:	f424 2470 	bic.w	r4, r4, #983040	; 0xf0000
 800572e:	f444 3440 	orr.w	r4, r4, #196608	; 0x30000
 8005732:	600c      	str	r4, [r1, #0]
 8005734:	684c      	ldr	r4, [r1, #4]
 8005736:	f643 72ff 	movw	r2, #16383	; 0x3fff
 800573a:	f024 04f0 	bic.w	r4, r4, #240	; 0xf0
 800573e:	f044 0430 	orr.w	r4, r4, #48	; 0x30
 8005742:	604c      	str	r4, [r1, #4]
 8005744:	68dc      	ldr	r4, [r3, #12]
 8005746:	f2c0 0206 	movt	r2, #6
 800574a:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
 800574e:	60dc      	str	r4, [r3, #12]
 8005750:	68cb      	ldr	r3, [r1, #12]
 8005752:	f023 0310 	bic.w	r3, r3, #16
 8005756:	60cb      	str	r3, [r1, #12]
 8005758:	9003      	str	r0, [sp, #12]
 800575a:	9b03      	ldr	r3, [sp, #12]
 800575c:	4293      	cmp	r3, r2
 800575e:	dc05      	bgt.n	800576c <Lcd_Init+0xb8>
 8005760:	9b03      	ldr	r3, [sp, #12]
 8005762:	3301      	adds	r3, #1
 8005764:	9303      	str	r3, [sp, #12]
 8005766:	9b03      	ldr	r3, [sp, #12]
 8005768:	4293      	cmp	r3, r2
 800576a:	ddf9      	ble.n	8005760 <Lcd_Init+0xac>
 800576c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8005770:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005774:	68d9      	ldr	r1, [r3, #12]
 8005776:	2200      	movs	r2, #0
 8005778:	f041 0110 	orr.w	r1, r1, #16
 800577c:	60d9      	str	r1, [r3, #12]
 800577e:	9202      	str	r2, [sp, #8]
 8005780:	9b02      	ldr	r3, [sp, #8]
 8005782:	f641 72ff 	movw	r2, #8191	; 0x1fff
 8005786:	f2c0 0203 	movt	r2, #3
 800578a:	4293      	cmp	r3, r2
 800578c:	dc05      	bgt.n	800579a <Lcd_Init+0xe6>
 800578e:	9b02      	ldr	r3, [sp, #8]
 8005790:	3301      	adds	r3, #1
 8005792:	9302      	str	r3, [sp, #8]
 8005794:	9b02      	ldr	r3, [sp, #8]
 8005796:	4293      	cmp	r3, r2
 8005798:	ddf9      	ble.n	800578e <Lcd_Init+0xda>
 800579a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800579e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80057a2:	68d9      	ldr	r1, [r3, #12]
 80057a4:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80057a8:	f021 0110 	bic.w	r1, r1, #16
 80057ac:	60d9      	str	r1, [r3, #12]
 80057ae:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80057b2:	68d0      	ldr	r0, [r2, #12]
 80057b4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80057b8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80057bc:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 80057c0:	21cf      	movs	r1, #207	; 0xcf
 80057c2:	60d0      	str	r0, [r2, #12]
 80057c4:	461a      	mov	r2, r3
 80057c6:	8199      	strh	r1, [r3, #12]
 80057c8:	8913      	ldrh	r3, [r2, #8]
 80057ca:	079c      	lsls	r4, r3, #30
 80057cc:	d5fc      	bpl.n	80057c8 <Lcd_Init+0x114>
 80057ce:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80057d2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80057d6:	890a      	ldrh	r2, [r1, #8]
 80057d8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80057dc:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80057e0:	b292      	uxth	r2, r2
 80057e2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80057e6:	2a00      	cmp	r2, #0
 80057e8:	d1f5      	bne.n	80057d6 <Lcd_Init+0x122>
 80057ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80057ee:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80057f2:	68cc      	ldr	r4, [r1, #12]
 80057f4:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80057f8:	f044 0410 	orr.w	r4, r4, #16
 80057fc:	60cc      	str	r4, [r1, #12]
 80057fe:	68cc      	ldr	r4, [r1, #12]
 8005800:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8005804:	f024 0410 	bic.w	r4, r4, #16
 8005808:	60cc      	str	r4, [r1, #12]
 800580a:	68c4      	ldr	r4, [r0, #12]
 800580c:	4619      	mov	r1, r3
 800580e:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8005812:	60c4      	str	r4, [r0, #12]
 8005814:	819a      	strh	r2, [r3, #12]
 8005816:	890b      	ldrh	r3, [r1, #8]
 8005818:	0798      	lsls	r0, r3, #30
 800581a:	d5fc      	bpl.n	8005816 <Lcd_Init+0x162>
 800581c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005820:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005824:	890a      	ldrh	r2, [r1, #8]
 8005826:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800582a:	0612      	lsls	r2, r2, #24
 800582c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005830:	d4f8      	bmi.n	8005824 <Lcd_Init+0x170>
 8005832:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005836:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800583a:	68d0      	ldr	r0, [r2, #12]
 800583c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005840:	f040 0010 	orr.w	r0, r0, #16
 8005844:	60d0      	str	r0, [r2, #12]
 8005846:	68d0      	ldr	r0, [r2, #12]
 8005848:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800584c:	f020 0010 	bic.w	r0, r0, #16
 8005850:	60d0      	str	r0, [r2, #12]
 8005852:	68ca      	ldr	r2, [r1, #12]
 8005854:	20d9      	movs	r0, #217	; 0xd9
 8005856:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800585a:	60ca      	str	r2, [r1, #12]
 800585c:	461a      	mov	r2, r3
 800585e:	8198      	strh	r0, [r3, #12]
 8005860:	8913      	ldrh	r3, [r2, #8]
 8005862:	079b      	lsls	r3, r3, #30
 8005864:	d5fc      	bpl.n	8005860 <Lcd_Init+0x1ac>
 8005866:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800586a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800586e:	890a      	ldrh	r2, [r1, #8]
 8005870:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005874:	0617      	lsls	r7, r2, #24
 8005876:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800587a:	d4f8      	bmi.n	800586e <Lcd_Init+0x1ba>
 800587c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005880:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005884:	68d0      	ldr	r0, [r2, #12]
 8005886:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800588a:	f040 0010 	orr.w	r0, r0, #16
 800588e:	60d0      	str	r0, [r2, #12]
 8005890:	68d0      	ldr	r0, [r2, #12]
 8005892:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005896:	f020 0010 	bic.w	r0, r0, #16
 800589a:	60d0      	str	r0, [r2, #12]
 800589c:	68ca      	ldr	r2, [r1, #12]
 800589e:	2030      	movs	r0, #48	; 0x30
 80058a0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80058a4:	60ca      	str	r2, [r1, #12]
 80058a6:	461a      	mov	r2, r3
 80058a8:	8198      	strh	r0, [r3, #12]
 80058aa:	8913      	ldrh	r3, [r2, #8]
 80058ac:	079e      	lsls	r6, r3, #30
 80058ae:	d5fc      	bpl.n	80058aa <Lcd_Init+0x1f6>
 80058b0:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80058b4:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80058b8:	890a      	ldrh	r2, [r1, #8]
 80058ba:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80058be:	0615      	lsls	r5, r2, #24
 80058c0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80058c4:	d4f8      	bmi.n	80058b8 <Lcd_Init+0x204>
 80058c6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80058ca:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80058ce:	68d0      	ldr	r0, [r2, #12]
 80058d0:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80058d4:	f040 0010 	orr.w	r0, r0, #16
 80058d8:	60d0      	str	r0, [r2, #12]
 80058da:	68d0      	ldr	r0, [r2, #12]
 80058dc:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80058e0:	f020 0010 	bic.w	r0, r0, #16
 80058e4:	60d0      	str	r0, [r2, #12]
 80058e6:	68ca      	ldr	r2, [r1, #12]
 80058e8:	20ed      	movs	r0, #237	; 0xed
 80058ea:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80058ee:	60ca      	str	r2, [r1, #12]
 80058f0:	461a      	mov	r2, r3
 80058f2:	8198      	strh	r0, [r3, #12]
 80058f4:	8913      	ldrh	r3, [r2, #8]
 80058f6:	079c      	lsls	r4, r3, #30
 80058f8:	d5fc      	bpl.n	80058f4 <Lcd_Init+0x240>
 80058fa:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80058fe:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005902:	890a      	ldrh	r2, [r1, #8]
 8005904:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005908:	0610      	lsls	r0, r2, #24
 800590a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800590e:	d4f8      	bmi.n	8005902 <Lcd_Init+0x24e>
 8005910:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005914:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005918:	68d0      	ldr	r0, [r2, #12]
 800591a:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800591e:	f040 0010 	orr.w	r0, r0, #16
 8005922:	60d0      	str	r0, [r2, #12]
 8005924:	68d0      	ldr	r0, [r2, #12]
 8005926:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800592a:	f020 0010 	bic.w	r0, r0, #16
 800592e:	60d0      	str	r0, [r2, #12]
 8005930:	68ca      	ldr	r2, [r1, #12]
 8005932:	2064      	movs	r0, #100	; 0x64
 8005934:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005938:	60ca      	str	r2, [r1, #12]
 800593a:	461a      	mov	r2, r3
 800593c:	8198      	strh	r0, [r3, #12]
 800593e:	8913      	ldrh	r3, [r2, #8]
 8005940:	0799      	lsls	r1, r3, #30
 8005942:	d5fc      	bpl.n	800593e <Lcd_Init+0x28a>
 8005944:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005948:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800594c:	890a      	ldrh	r2, [r1, #8]
 800594e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005952:	0612      	lsls	r2, r2, #24
 8005954:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005958:	d4f8      	bmi.n	800594c <Lcd_Init+0x298>
 800595a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800595e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005962:	68d0      	ldr	r0, [r2, #12]
 8005964:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005968:	f040 0010 	orr.w	r0, r0, #16
 800596c:	60d0      	str	r0, [r2, #12]
 800596e:	68d0      	ldr	r0, [r2, #12]
 8005970:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005974:	f020 0010 	bic.w	r0, r0, #16
 8005978:	60d0      	str	r0, [r2, #12]
 800597a:	68ca      	ldr	r2, [r1, #12]
 800597c:	2003      	movs	r0, #3
 800597e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005982:	60ca      	str	r2, [r1, #12]
 8005984:	461a      	mov	r2, r3
 8005986:	8198      	strh	r0, [r3, #12]
 8005988:	8913      	ldrh	r3, [r2, #8]
 800598a:	079b      	lsls	r3, r3, #30
 800598c:	d5fc      	bpl.n	8005988 <Lcd_Init+0x2d4>
 800598e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005992:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005996:	890a      	ldrh	r2, [r1, #8]
 8005998:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800599c:	0617      	lsls	r7, r2, #24
 800599e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80059a2:	d4f8      	bmi.n	8005996 <Lcd_Init+0x2e2>
 80059a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80059a8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80059ac:	68d0      	ldr	r0, [r2, #12]
 80059ae:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80059b2:	f040 0010 	orr.w	r0, r0, #16
 80059b6:	60d0      	str	r0, [r2, #12]
 80059b8:	68d0      	ldr	r0, [r2, #12]
 80059ba:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80059be:	f020 0010 	bic.w	r0, r0, #16
 80059c2:	60d0      	str	r0, [r2, #12]
 80059c4:	68ca      	ldr	r2, [r1, #12]
 80059c6:	2012      	movs	r0, #18
 80059c8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059cc:	60ca      	str	r2, [r1, #12]
 80059ce:	461a      	mov	r2, r3
 80059d0:	8198      	strh	r0, [r3, #12]
 80059d2:	8913      	ldrh	r3, [r2, #8]
 80059d4:	079e      	lsls	r6, r3, #30
 80059d6:	d5fc      	bpl.n	80059d2 <Lcd_Init+0x31e>
 80059d8:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80059dc:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80059e0:	890a      	ldrh	r2, [r1, #8]
 80059e2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80059e6:	0615      	lsls	r5, r2, #24
 80059e8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80059ec:	d4f8      	bmi.n	80059e0 <Lcd_Init+0x32c>
 80059ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80059f2:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80059f6:	68d0      	ldr	r0, [r2, #12]
 80059f8:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80059fc:	f040 0010 	orr.w	r0, r0, #16
 8005a00:	60d0      	str	r0, [r2, #12]
 8005a02:	68d0      	ldr	r0, [r2, #12]
 8005a04:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005a08:	f020 0010 	bic.w	r0, r0, #16
 8005a0c:	60d0      	str	r0, [r2, #12]
 8005a0e:	68ca      	ldr	r2, [r1, #12]
 8005a10:	2081      	movs	r0, #129	; 0x81
 8005a12:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a16:	60ca      	str	r2, [r1, #12]
 8005a18:	461a      	mov	r2, r3
 8005a1a:	8198      	strh	r0, [r3, #12]
 8005a1c:	8913      	ldrh	r3, [r2, #8]
 8005a1e:	079c      	lsls	r4, r3, #30
 8005a20:	d5fc      	bpl.n	8005a1c <Lcd_Init+0x368>
 8005a22:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005a26:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005a2a:	890a      	ldrh	r2, [r1, #8]
 8005a2c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005a30:	0610      	lsls	r0, r2, #24
 8005a32:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005a36:	d4f8      	bmi.n	8005a2a <Lcd_Init+0x376>
 8005a38:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a3c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005a40:	68d0      	ldr	r0, [r2, #12]
 8005a42:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005a46:	f040 0010 	orr.w	r0, r0, #16
 8005a4a:	60d0      	str	r0, [r2, #12]
 8005a4c:	68d0      	ldr	r0, [r2, #12]
 8005a4e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005a52:	f020 0010 	bic.w	r0, r0, #16
 8005a56:	60d0      	str	r0, [r2, #12]
 8005a58:	68ca      	ldr	r2, [r1, #12]
 8005a5a:	20e8      	movs	r0, #232	; 0xe8
 8005a5c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005a60:	60ca      	str	r2, [r1, #12]
 8005a62:	461a      	mov	r2, r3
 8005a64:	8198      	strh	r0, [r3, #12]
 8005a66:	8913      	ldrh	r3, [r2, #8]
 8005a68:	0799      	lsls	r1, r3, #30
 8005a6a:	d5fc      	bpl.n	8005a66 <Lcd_Init+0x3b2>
 8005a6c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005a70:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005a74:	890a      	ldrh	r2, [r1, #8]
 8005a76:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005a7a:	0612      	lsls	r2, r2, #24
 8005a7c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005a80:	d4f8      	bmi.n	8005a74 <Lcd_Init+0x3c0>
 8005a82:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a86:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005a8a:	68d0      	ldr	r0, [r2, #12]
 8005a8c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005a90:	f040 0010 	orr.w	r0, r0, #16
 8005a94:	60d0      	str	r0, [r2, #12]
 8005a96:	68d0      	ldr	r0, [r2, #12]
 8005a98:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005a9c:	f020 0010 	bic.w	r0, r0, #16
 8005aa0:	60d0      	str	r0, [r2, #12]
 8005aa2:	68ca      	ldr	r2, [r1, #12]
 8005aa4:	2085      	movs	r0, #133	; 0x85
 8005aa6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005aaa:	60ca      	str	r2, [r1, #12]
 8005aac:	461a      	mov	r2, r3
 8005aae:	8198      	strh	r0, [r3, #12]
 8005ab0:	8913      	ldrh	r3, [r2, #8]
 8005ab2:	079b      	lsls	r3, r3, #30
 8005ab4:	d5fc      	bpl.n	8005ab0 <Lcd_Init+0x3fc>
 8005ab6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005aba:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005abe:	890a      	ldrh	r2, [r1, #8]
 8005ac0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005ac4:	0617      	lsls	r7, r2, #24
 8005ac6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005aca:	d4f8      	bmi.n	8005abe <Lcd_Init+0x40a>
 8005acc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ad0:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005ad4:	68d0      	ldr	r0, [r2, #12]
 8005ad6:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005ada:	f040 0010 	orr.w	r0, r0, #16
 8005ade:	60d0      	str	r0, [r2, #12]
 8005ae0:	68d0      	ldr	r0, [r2, #12]
 8005ae2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005ae6:	f020 0010 	bic.w	r0, r0, #16
 8005aea:	60d0      	str	r0, [r2, #12]
 8005aec:	68ca      	ldr	r2, [r1, #12]
 8005aee:	2010      	movs	r0, #16
 8005af0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005af4:	60ca      	str	r2, [r1, #12]
 8005af6:	461a      	mov	r2, r3
 8005af8:	8198      	strh	r0, [r3, #12]
 8005afa:	8913      	ldrh	r3, [r2, #8]
 8005afc:	079e      	lsls	r6, r3, #30
 8005afe:	d5fc      	bpl.n	8005afa <Lcd_Init+0x446>
 8005b00:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005b04:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005b08:	890a      	ldrh	r2, [r1, #8]
 8005b0a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005b0e:	0615      	lsls	r5, r2, #24
 8005b10:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005b14:	d4f8      	bmi.n	8005b08 <Lcd_Init+0x454>
 8005b16:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b1a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005b1e:	68d0      	ldr	r0, [r2, #12]
 8005b20:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005b24:	f040 0010 	orr.w	r0, r0, #16
 8005b28:	60d0      	str	r0, [r2, #12]
 8005b2a:	68d0      	ldr	r0, [r2, #12]
 8005b2c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005b30:	f020 0010 	bic.w	r0, r0, #16
 8005b34:	60d0      	str	r0, [r2, #12]
 8005b36:	68ca      	ldr	r2, [r1, #12]
 8005b38:	207a      	movs	r0, #122	; 0x7a
 8005b3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b3e:	60ca      	str	r2, [r1, #12]
 8005b40:	461a      	mov	r2, r3
 8005b42:	8198      	strh	r0, [r3, #12]
 8005b44:	8913      	ldrh	r3, [r2, #8]
 8005b46:	079c      	lsls	r4, r3, #30
 8005b48:	d5fc      	bpl.n	8005b44 <Lcd_Init+0x490>
 8005b4a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005b4e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005b52:	890a      	ldrh	r2, [r1, #8]
 8005b54:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005b58:	0610      	lsls	r0, r2, #24
 8005b5a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005b5e:	d4f8      	bmi.n	8005b52 <Lcd_Init+0x49e>
 8005b60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b64:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005b68:	68d0      	ldr	r0, [r2, #12]
 8005b6a:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005b6e:	f040 0010 	orr.w	r0, r0, #16
 8005b72:	60d0      	str	r0, [r2, #12]
 8005b74:	68d0      	ldr	r0, [r2, #12]
 8005b76:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005b7a:	f020 0010 	bic.w	r0, r0, #16
 8005b7e:	60d0      	str	r0, [r2, #12]
 8005b80:	68ca      	ldr	r2, [r1, #12]
 8005b82:	20cb      	movs	r0, #203	; 0xcb
 8005b84:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005b88:	60ca      	str	r2, [r1, #12]
 8005b8a:	461a      	mov	r2, r3
 8005b8c:	8198      	strh	r0, [r3, #12]
 8005b8e:	8913      	ldrh	r3, [r2, #8]
 8005b90:	0799      	lsls	r1, r3, #30
 8005b92:	d5fc      	bpl.n	8005b8e <Lcd_Init+0x4da>
 8005b94:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005b98:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005b9c:	890a      	ldrh	r2, [r1, #8]
 8005b9e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005ba2:	0612      	lsls	r2, r2, #24
 8005ba4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005ba8:	d4f8      	bmi.n	8005b9c <Lcd_Init+0x4e8>
 8005baa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005bae:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005bb2:	68d0      	ldr	r0, [r2, #12]
 8005bb4:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005bb8:	f040 0010 	orr.w	r0, r0, #16
 8005bbc:	60d0      	str	r0, [r2, #12]
 8005bbe:	68d0      	ldr	r0, [r2, #12]
 8005bc0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005bc4:	f020 0010 	bic.w	r0, r0, #16
 8005bc8:	60d0      	str	r0, [r2, #12]
 8005bca:	68ca      	ldr	r2, [r1, #12]
 8005bcc:	2039      	movs	r0, #57	; 0x39
 8005bce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005bd2:	60ca      	str	r2, [r1, #12]
 8005bd4:	461a      	mov	r2, r3
 8005bd6:	8198      	strh	r0, [r3, #12]
 8005bd8:	8913      	ldrh	r3, [r2, #8]
 8005bda:	079f      	lsls	r7, r3, #30
 8005bdc:	d5fc      	bpl.n	8005bd8 <Lcd_Init+0x524>
 8005bde:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005be2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005be6:	890a      	ldrh	r2, [r1, #8]
 8005be8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005bec:	0616      	lsls	r6, r2, #24
 8005bee:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005bf2:	d4f8      	bmi.n	8005be6 <Lcd_Init+0x532>
 8005bf4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005bf8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005bfc:	68d0      	ldr	r0, [r2, #12]
 8005bfe:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005c02:	f040 0010 	orr.w	r0, r0, #16
 8005c06:	60d0      	str	r0, [r2, #12]
 8005c08:	68d0      	ldr	r0, [r2, #12]
 8005c0a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005c0e:	f020 0010 	bic.w	r0, r0, #16
 8005c12:	60d0      	str	r0, [r2, #12]
 8005c14:	68ca      	ldr	r2, [r1, #12]
 8005c16:	202c      	movs	r0, #44	; 0x2c
 8005c18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c1c:	60ca      	str	r2, [r1, #12]
 8005c1e:	461a      	mov	r2, r3
 8005c20:	8198      	strh	r0, [r3, #12]
 8005c22:	8913      	ldrh	r3, [r2, #8]
 8005c24:	079d      	lsls	r5, r3, #30
 8005c26:	d5fc      	bpl.n	8005c22 <Lcd_Init+0x56e>
 8005c28:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005c2c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005c30:	890a      	ldrh	r2, [r1, #8]
 8005c32:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005c36:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8005c3a:	b292      	uxth	r2, r2
 8005c3c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005c40:	2a00      	cmp	r2, #0
 8005c42:	d1f5      	bne.n	8005c30 <Lcd_Init+0x57c>
 8005c44:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005c48:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005c4c:	68cc      	ldr	r4, [r1, #12]
 8005c4e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8005c52:	f044 0410 	orr.w	r4, r4, #16
 8005c56:	60cc      	str	r4, [r1, #12]
 8005c58:	68cc      	ldr	r4, [r1, #12]
 8005c5a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8005c5e:	f024 0410 	bic.w	r4, r4, #16
 8005c62:	60cc      	str	r4, [r1, #12]
 8005c64:	68c4      	ldr	r4, [r0, #12]
 8005c66:	4619      	mov	r1, r3
 8005c68:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8005c6c:	60c4      	str	r4, [r0, #12]
 8005c6e:	819a      	strh	r2, [r3, #12]
 8005c70:	890b      	ldrh	r3, [r1, #8]
 8005c72:	079c      	lsls	r4, r3, #30
 8005c74:	d5fc      	bpl.n	8005c70 <Lcd_Init+0x5bc>
 8005c76:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005c7a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005c7e:	890a      	ldrh	r2, [r1, #8]
 8005c80:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005c84:	0610      	lsls	r0, r2, #24
 8005c86:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005c8a:	d4f8      	bmi.n	8005c7e <Lcd_Init+0x5ca>
 8005c8c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c90:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005c94:	68d0      	ldr	r0, [r2, #12]
 8005c96:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005c9a:	f040 0010 	orr.w	r0, r0, #16
 8005c9e:	60d0      	str	r0, [r2, #12]
 8005ca0:	68d0      	ldr	r0, [r2, #12]
 8005ca2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005ca6:	f020 0010 	bic.w	r0, r0, #16
 8005caa:	60d0      	str	r0, [r2, #12]
 8005cac:	68ca      	ldr	r2, [r1, #12]
 8005cae:	2034      	movs	r0, #52	; 0x34
 8005cb0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cb4:	60ca      	str	r2, [r1, #12]
 8005cb6:	461a      	mov	r2, r3
 8005cb8:	8198      	strh	r0, [r3, #12]
 8005cba:	8913      	ldrh	r3, [r2, #8]
 8005cbc:	0799      	lsls	r1, r3, #30
 8005cbe:	d5fc      	bpl.n	8005cba <Lcd_Init+0x606>
 8005cc0:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005cc4:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005cc8:	890a      	ldrh	r2, [r1, #8]
 8005cca:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005cce:	0612      	lsls	r2, r2, #24
 8005cd0:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005cd4:	d4f8      	bmi.n	8005cc8 <Lcd_Init+0x614>
 8005cd6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005cda:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005cde:	68d0      	ldr	r0, [r2, #12]
 8005ce0:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005ce4:	f040 0010 	orr.w	r0, r0, #16
 8005ce8:	60d0      	str	r0, [r2, #12]
 8005cea:	68d0      	ldr	r0, [r2, #12]
 8005cec:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005cf0:	f020 0010 	bic.w	r0, r0, #16
 8005cf4:	60d0      	str	r0, [r2, #12]
 8005cf6:	68ca      	ldr	r2, [r1, #12]
 8005cf8:	2002      	movs	r0, #2
 8005cfa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005cfe:	60ca      	str	r2, [r1, #12]
 8005d00:	461a      	mov	r2, r3
 8005d02:	8198      	strh	r0, [r3, #12]
 8005d04:	8913      	ldrh	r3, [r2, #8]
 8005d06:	079b      	lsls	r3, r3, #30
 8005d08:	d5fc      	bpl.n	8005d04 <Lcd_Init+0x650>
 8005d0a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005d0e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005d12:	890a      	ldrh	r2, [r1, #8]
 8005d14:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005d18:	0617      	lsls	r7, r2, #24
 8005d1a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005d1e:	d4f8      	bmi.n	8005d12 <Lcd_Init+0x65e>
 8005d20:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005d24:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005d28:	68d0      	ldr	r0, [r2, #12]
 8005d2a:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005d2e:	f040 0010 	orr.w	r0, r0, #16
 8005d32:	60d0      	str	r0, [r2, #12]
 8005d34:	68d0      	ldr	r0, [r2, #12]
 8005d36:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005d3a:	f020 0010 	bic.w	r0, r0, #16
 8005d3e:	60d0      	str	r0, [r2, #12]
 8005d40:	68ca      	ldr	r2, [r1, #12]
 8005d42:	20f7      	movs	r0, #247	; 0xf7
 8005d44:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005d48:	60ca      	str	r2, [r1, #12]
 8005d4a:	461a      	mov	r2, r3
 8005d4c:	8198      	strh	r0, [r3, #12]
 8005d4e:	8913      	ldrh	r3, [r2, #8]
 8005d50:	079e      	lsls	r6, r3, #30
 8005d52:	d5fc      	bpl.n	8005d4e <Lcd_Init+0x69a>
 8005d54:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005d58:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005d5c:	890a      	ldrh	r2, [r1, #8]
 8005d5e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005d62:	0615      	lsls	r5, r2, #24
 8005d64:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005d68:	d4f8      	bmi.n	8005d5c <Lcd_Init+0x6a8>
 8005d6a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005d6e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005d72:	68d0      	ldr	r0, [r2, #12]
 8005d74:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005d78:	f040 0010 	orr.w	r0, r0, #16
 8005d7c:	60d0      	str	r0, [r2, #12]
 8005d7e:	68d0      	ldr	r0, [r2, #12]
 8005d80:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005d84:	f020 0010 	bic.w	r0, r0, #16
 8005d88:	60d0      	str	r0, [r2, #12]
 8005d8a:	68ca      	ldr	r2, [r1, #12]
 8005d8c:	2020      	movs	r0, #32
 8005d8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005d92:	60ca      	str	r2, [r1, #12]
 8005d94:	461a      	mov	r2, r3
 8005d96:	8198      	strh	r0, [r3, #12]
 8005d98:	8913      	ldrh	r3, [r2, #8]
 8005d9a:	079c      	lsls	r4, r3, #30
 8005d9c:	d5fc      	bpl.n	8005d98 <Lcd_Init+0x6e4>
 8005d9e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005da2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005da6:	890a      	ldrh	r2, [r1, #8]
 8005da8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005dac:	0610      	lsls	r0, r2, #24
 8005dae:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005db2:	d4f8      	bmi.n	8005da6 <Lcd_Init+0x6f2>
 8005db4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005db8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005dbc:	68d0      	ldr	r0, [r2, #12]
 8005dbe:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005dc2:	f040 0010 	orr.w	r0, r0, #16
 8005dc6:	60d0      	str	r0, [r2, #12]
 8005dc8:	68d0      	ldr	r0, [r2, #12]
 8005dca:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005dce:	f020 0010 	bic.w	r0, r0, #16
 8005dd2:	60d0      	str	r0, [r2, #12]
 8005dd4:	68ca      	ldr	r2, [r1, #12]
 8005dd6:	20ea      	movs	r0, #234	; 0xea
 8005dd8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005ddc:	60ca      	str	r2, [r1, #12]
 8005dde:	461a      	mov	r2, r3
 8005de0:	8198      	strh	r0, [r3, #12]
 8005de2:	8913      	ldrh	r3, [r2, #8]
 8005de4:	0799      	lsls	r1, r3, #30
 8005de6:	d5fc      	bpl.n	8005de2 <Lcd_Init+0x72e>
 8005de8:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005dec:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005df0:	890a      	ldrh	r2, [r1, #8]
 8005df2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005df6:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8005dfa:	b292      	uxth	r2, r2
 8005dfc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005e00:	2a00      	cmp	r2, #0
 8005e02:	d1f5      	bne.n	8005df0 <Lcd_Init+0x73c>
 8005e04:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005e08:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005e0c:	68cc      	ldr	r4, [r1, #12]
 8005e0e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8005e12:	f044 0410 	orr.w	r4, r4, #16
 8005e16:	60cc      	str	r4, [r1, #12]
 8005e18:	68cc      	ldr	r4, [r1, #12]
 8005e1a:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8005e1e:	f024 0410 	bic.w	r4, r4, #16
 8005e22:	60cc      	str	r4, [r1, #12]
 8005e24:	68c4      	ldr	r4, [r0, #12]
 8005e26:	4619      	mov	r1, r3
 8005e28:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8005e2c:	60c4      	str	r4, [r0, #12]
 8005e2e:	819a      	strh	r2, [r3, #12]
 8005e30:	890b      	ldrh	r3, [r1, #8]
 8005e32:	079a      	lsls	r2, r3, #30
 8005e34:	d5fc      	bpl.n	8005e30 <Lcd_Init+0x77c>
 8005e36:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005e3a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005e3e:	890a      	ldrh	r2, [r1, #8]
 8005e40:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005e44:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8005e48:	b292      	uxth	r2, r2
 8005e4a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005e4e:	2a00      	cmp	r2, #0
 8005e50:	d1f5      	bne.n	8005e3e <Lcd_Init+0x78a>
 8005e52:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005e56:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005e5a:	68cc      	ldr	r4, [r1, #12]
 8005e5c:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8005e60:	f044 0410 	orr.w	r4, r4, #16
 8005e64:	60cc      	str	r4, [r1, #12]
 8005e66:	68cc      	ldr	r4, [r1, #12]
 8005e68:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8005e6c:	f024 0410 	bic.w	r4, r4, #16
 8005e70:	60cc      	str	r4, [r1, #12]
 8005e72:	68c4      	ldr	r4, [r0, #12]
 8005e74:	4619      	mov	r1, r3
 8005e76:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8005e7a:	60c4      	str	r4, [r0, #12]
 8005e7c:	819a      	strh	r2, [r3, #12]
 8005e7e:	890b      	ldrh	r3, [r1, #8]
 8005e80:	079b      	lsls	r3, r3, #30
 8005e82:	d5fc      	bpl.n	8005e7e <Lcd_Init+0x7ca>
 8005e84:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005e88:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005e8c:	890a      	ldrh	r2, [r1, #8]
 8005e8e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005e92:	0617      	lsls	r7, r2, #24
 8005e94:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005e98:	d4f8      	bmi.n	8005e8c <Lcd_Init+0x7d8>
 8005e9a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005e9e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005ea2:	68d0      	ldr	r0, [r2, #12]
 8005ea4:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005ea8:	f040 0010 	orr.w	r0, r0, #16
 8005eac:	60d0      	str	r0, [r2, #12]
 8005eae:	68d0      	ldr	r0, [r2, #12]
 8005eb0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005eb4:	f020 0010 	bic.w	r0, r0, #16
 8005eb8:	60d0      	str	r0, [r2, #12]
 8005eba:	68ca      	ldr	r2, [r1, #12]
 8005ebc:	20c0      	movs	r0, #192	; 0xc0
 8005ebe:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005ec2:	60ca      	str	r2, [r1, #12]
 8005ec4:	461a      	mov	r2, r3
 8005ec6:	8198      	strh	r0, [r3, #12]
 8005ec8:	8913      	ldrh	r3, [r2, #8]
 8005eca:	079e      	lsls	r6, r3, #30
 8005ecc:	d5fc      	bpl.n	8005ec8 <Lcd_Init+0x814>
 8005ece:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005ed2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005ed6:	890a      	ldrh	r2, [r1, #8]
 8005ed8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005edc:	0615      	lsls	r5, r2, #24
 8005ede:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005ee2:	d4f8      	bmi.n	8005ed6 <Lcd_Init+0x822>
 8005ee4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ee8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005eec:	68d0      	ldr	r0, [r2, #12]
 8005eee:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005ef2:	f040 0010 	orr.w	r0, r0, #16
 8005ef6:	60d0      	str	r0, [r2, #12]
 8005ef8:	68d0      	ldr	r0, [r2, #12]
 8005efa:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005efe:	f020 0010 	bic.w	r0, r0, #16
 8005f02:	60d0      	str	r0, [r2, #12]
 8005f04:	68ca      	ldr	r2, [r1, #12]
 8005f06:	201b      	movs	r0, #27
 8005f08:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f0c:	60ca      	str	r2, [r1, #12]
 8005f0e:	461a      	mov	r2, r3
 8005f10:	8198      	strh	r0, [r3, #12]
 8005f12:	8913      	ldrh	r3, [r2, #8]
 8005f14:	079c      	lsls	r4, r3, #30
 8005f16:	d5fc      	bpl.n	8005f12 <Lcd_Init+0x85e>
 8005f18:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005f1c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005f20:	890a      	ldrh	r2, [r1, #8]
 8005f22:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005f26:	0610      	lsls	r0, r2, #24
 8005f28:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005f2c:	d4f8      	bmi.n	8005f20 <Lcd_Init+0x86c>
 8005f2e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f32:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005f36:	68d0      	ldr	r0, [r2, #12]
 8005f38:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005f3c:	f040 0010 	orr.w	r0, r0, #16
 8005f40:	60d0      	str	r0, [r2, #12]
 8005f42:	68d0      	ldr	r0, [r2, #12]
 8005f44:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005f48:	f020 0010 	bic.w	r0, r0, #16
 8005f4c:	60d0      	str	r0, [r2, #12]
 8005f4e:	68ca      	ldr	r2, [r1, #12]
 8005f50:	20c1      	movs	r0, #193	; 0xc1
 8005f52:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005f56:	60ca      	str	r2, [r1, #12]
 8005f58:	461a      	mov	r2, r3
 8005f5a:	8198      	strh	r0, [r3, #12]
 8005f5c:	8913      	ldrh	r3, [r2, #8]
 8005f5e:	0799      	lsls	r1, r3, #30
 8005f60:	d5fc      	bpl.n	8005f5c <Lcd_Init+0x8a8>
 8005f62:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005f66:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005f6a:	890a      	ldrh	r2, [r1, #8]
 8005f6c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005f70:	0612      	lsls	r2, r2, #24
 8005f72:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005f76:	d4f8      	bmi.n	8005f6a <Lcd_Init+0x8b6>
 8005f78:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f7c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005f80:	68d0      	ldr	r0, [r2, #12]
 8005f82:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005f86:	f040 0010 	orr.w	r0, r0, #16
 8005f8a:	60d0      	str	r0, [r2, #12]
 8005f8c:	68d0      	ldr	r0, [r2, #12]
 8005f8e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005f92:	f020 0010 	bic.w	r0, r0, #16
 8005f96:	60d0      	str	r0, [r2, #12]
 8005f98:	68ca      	ldr	r2, [r1, #12]
 8005f9a:	2012      	movs	r0, #18
 8005f9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005fa0:	60ca      	str	r2, [r1, #12]
 8005fa2:	461a      	mov	r2, r3
 8005fa4:	8198      	strh	r0, [r3, #12]
 8005fa6:	8913      	ldrh	r3, [r2, #8]
 8005fa8:	079b      	lsls	r3, r3, #30
 8005faa:	d5fc      	bpl.n	8005fa6 <Lcd_Init+0x8f2>
 8005fac:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005fb0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005fb4:	890a      	ldrh	r2, [r1, #8]
 8005fb6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8005fba:	0617      	lsls	r7, r2, #24
 8005fbc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8005fc0:	d4f8      	bmi.n	8005fb4 <Lcd_Init+0x900>
 8005fc2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005fc6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8005fca:	68d0      	ldr	r0, [r2, #12]
 8005fcc:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8005fd0:	f040 0010 	orr.w	r0, r0, #16
 8005fd4:	60d0      	str	r0, [r2, #12]
 8005fd6:	68d0      	ldr	r0, [r2, #12]
 8005fd8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005fdc:	f020 0010 	bic.w	r0, r0, #16
 8005fe0:	60d0      	str	r0, [r2, #12]
 8005fe2:	68ca      	ldr	r2, [r1, #12]
 8005fe4:	20c5      	movs	r0, #197	; 0xc5
 8005fe6:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005fea:	60ca      	str	r2, [r1, #12]
 8005fec:	461a      	mov	r2, r3
 8005fee:	8198      	strh	r0, [r3, #12]
 8005ff0:	8913      	ldrh	r3, [r2, #8]
 8005ff2:	079e      	lsls	r6, r3, #30
 8005ff4:	d5fc      	bpl.n	8005ff0 <Lcd_Init+0x93c>
 8005ff6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8005ffa:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8005ffe:	890a      	ldrh	r2, [r1, #8]
 8006000:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006004:	0615      	lsls	r5, r2, #24
 8006006:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800600a:	d4f8      	bmi.n	8005ffe <Lcd_Init+0x94a>
 800600c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006010:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006014:	68d0      	ldr	r0, [r2, #12]
 8006016:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800601a:	f040 0010 	orr.w	r0, r0, #16
 800601e:	60d0      	str	r0, [r2, #12]
 8006020:	68d0      	ldr	r0, [r2, #12]
 8006022:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006026:	f020 0010 	bic.w	r0, r0, #16
 800602a:	60d0      	str	r0, [r2, #12]
 800602c:	68ca      	ldr	r2, [r1, #12]
 800602e:	2008      	movs	r0, #8
 8006030:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006034:	60ca      	str	r2, [r1, #12]
 8006036:	461a      	mov	r2, r3
 8006038:	8198      	strh	r0, [r3, #12]
 800603a:	8913      	ldrh	r3, [r2, #8]
 800603c:	079c      	lsls	r4, r3, #30
 800603e:	d5fc      	bpl.n	800603a <Lcd_Init+0x986>
 8006040:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006044:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006048:	890a      	ldrh	r2, [r1, #8]
 800604a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800604e:	0610      	lsls	r0, r2, #24
 8006050:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006054:	d4f8      	bmi.n	8006048 <Lcd_Init+0x994>
 8006056:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800605a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800605e:	68d0      	ldr	r0, [r2, #12]
 8006060:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006064:	f040 0010 	orr.w	r0, r0, #16
 8006068:	60d0      	str	r0, [r2, #12]
 800606a:	68d0      	ldr	r0, [r2, #12]
 800606c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006070:	f020 0010 	bic.w	r0, r0, #16
 8006074:	60d0      	str	r0, [r2, #12]
 8006076:	68ca      	ldr	r2, [r1, #12]
 8006078:	2026      	movs	r0, #38	; 0x26
 800607a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800607e:	60ca      	str	r2, [r1, #12]
 8006080:	461a      	mov	r2, r3
 8006082:	8198      	strh	r0, [r3, #12]
 8006084:	8913      	ldrh	r3, [r2, #8]
 8006086:	0799      	lsls	r1, r3, #30
 8006088:	d5fc      	bpl.n	8006084 <Lcd_Init+0x9d0>
 800608a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800608e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006092:	890a      	ldrh	r2, [r1, #8]
 8006094:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006098:	0612      	lsls	r2, r2, #24
 800609a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800609e:	d4f8      	bmi.n	8006092 <Lcd_Init+0x9de>
 80060a0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80060a4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80060a8:	68d0      	ldr	r0, [r2, #12]
 80060aa:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80060ae:	f040 0010 	orr.w	r0, r0, #16
 80060b2:	60d0      	str	r0, [r2, #12]
 80060b4:	68d0      	ldr	r0, [r2, #12]
 80060b6:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80060ba:	f020 0010 	bic.w	r0, r0, #16
 80060be:	60d0      	str	r0, [r2, #12]
 80060c0:	68ca      	ldr	r2, [r1, #12]
 80060c2:	20c7      	movs	r0, #199	; 0xc7
 80060c4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80060c8:	60ca      	str	r2, [r1, #12]
 80060ca:	461a      	mov	r2, r3
 80060cc:	8198      	strh	r0, [r3, #12]
 80060ce:	8913      	ldrh	r3, [r2, #8]
 80060d0:	079b      	lsls	r3, r3, #30
 80060d2:	d5fc      	bpl.n	80060ce <Lcd_Init+0xa1a>
 80060d4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80060d8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80060dc:	890a      	ldrh	r2, [r1, #8]
 80060de:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80060e2:	0617      	lsls	r7, r2, #24
 80060e4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80060e8:	d4f8      	bmi.n	80060dc <Lcd_Init+0xa28>
 80060ea:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80060ee:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80060f2:	68d0      	ldr	r0, [r2, #12]
 80060f4:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80060f8:	f040 0010 	orr.w	r0, r0, #16
 80060fc:	60d0      	str	r0, [r2, #12]
 80060fe:	68d0      	ldr	r0, [r2, #12]
 8006100:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006104:	f020 0010 	bic.w	r0, r0, #16
 8006108:	60d0      	str	r0, [r2, #12]
 800610a:	68ca      	ldr	r2, [r1, #12]
 800610c:	20b7      	movs	r0, #183	; 0xb7
 800610e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006112:	60ca      	str	r2, [r1, #12]
 8006114:	461a      	mov	r2, r3
 8006116:	8198      	strh	r0, [r3, #12]
 8006118:	8913      	ldrh	r3, [r2, #8]
 800611a:	079e      	lsls	r6, r3, #30
 800611c:	d5fc      	bpl.n	8006118 <Lcd_Init+0xa64>
 800611e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006122:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006126:	890a      	ldrh	r2, [r1, #8]
 8006128:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800612c:	0615      	lsls	r5, r2, #24
 800612e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006132:	d4f8      	bmi.n	8006126 <Lcd_Init+0xa72>
 8006134:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006138:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800613c:	68d0      	ldr	r0, [r2, #12]
 800613e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006142:	f040 0010 	orr.w	r0, r0, #16
 8006146:	60d0      	str	r0, [r2, #12]
 8006148:	68d0      	ldr	r0, [r2, #12]
 800614a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800614e:	f020 0010 	bic.w	r0, r0, #16
 8006152:	60d0      	str	r0, [r2, #12]
 8006154:	68ca      	ldr	r2, [r1, #12]
 8006156:	2036      	movs	r0, #54	; 0x36
 8006158:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800615c:	60ca      	str	r2, [r1, #12]
 800615e:	461a      	mov	r2, r3
 8006160:	8198      	strh	r0, [r3, #12]
 8006162:	8913      	ldrh	r3, [r2, #8]
 8006164:	079c      	lsls	r4, r3, #30
 8006166:	d5fc      	bpl.n	8006162 <Lcd_Init+0xaae>
 8006168:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800616c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006170:	890a      	ldrh	r2, [r1, #8]
 8006172:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006176:	0610      	lsls	r0, r2, #24
 8006178:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800617c:	d4f8      	bmi.n	8006170 <Lcd_Init+0xabc>
 800617e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006182:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006186:	68d0      	ldr	r0, [r2, #12]
 8006188:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800618c:	f040 0010 	orr.w	r0, r0, #16
 8006190:	60d0      	str	r0, [r2, #12]
 8006192:	68d0      	ldr	r0, [r2, #12]
 8006194:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006198:	f020 0010 	bic.w	r0, r0, #16
 800619c:	60d0      	str	r0, [r2, #12]
 800619e:	68ca      	ldr	r2, [r1, #12]
 80061a0:	2008      	movs	r0, #8
 80061a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80061a6:	60ca      	str	r2, [r1, #12]
 80061a8:	461a      	mov	r2, r3
 80061aa:	8198      	strh	r0, [r3, #12]
 80061ac:	8913      	ldrh	r3, [r2, #8]
 80061ae:	0799      	lsls	r1, r3, #30
 80061b0:	d5fc      	bpl.n	80061ac <Lcd_Init+0xaf8>
 80061b2:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80061b6:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80061ba:	890a      	ldrh	r2, [r1, #8]
 80061bc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80061c0:	0612      	lsls	r2, r2, #24
 80061c2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80061c6:	d4f8      	bmi.n	80061ba <Lcd_Init+0xb06>
 80061c8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80061cc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80061d0:	68d0      	ldr	r0, [r2, #12]
 80061d2:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80061d6:	f040 0010 	orr.w	r0, r0, #16
 80061da:	60d0      	str	r0, [r2, #12]
 80061dc:	68d0      	ldr	r0, [r2, #12]
 80061de:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80061e2:	f020 0010 	bic.w	r0, r0, #16
 80061e6:	60d0      	str	r0, [r2, #12]
 80061e8:	68ca      	ldr	r2, [r1, #12]
 80061ea:	203a      	movs	r0, #58	; 0x3a
 80061ec:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80061f0:	60ca      	str	r2, [r1, #12]
 80061f2:	461a      	mov	r2, r3
 80061f4:	8198      	strh	r0, [r3, #12]
 80061f6:	8913      	ldrh	r3, [r2, #8]
 80061f8:	079b      	lsls	r3, r3, #30
 80061fa:	d5fc      	bpl.n	80061f6 <Lcd_Init+0xb42>
 80061fc:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006200:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006204:	890a      	ldrh	r2, [r1, #8]
 8006206:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800620a:	0617      	lsls	r7, r2, #24
 800620c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006210:	d4f8      	bmi.n	8006204 <Lcd_Init+0xb50>
 8006212:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006216:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800621a:	68d0      	ldr	r0, [r2, #12]
 800621c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006220:	f040 0010 	orr.w	r0, r0, #16
 8006224:	60d0      	str	r0, [r2, #12]
 8006226:	68d0      	ldr	r0, [r2, #12]
 8006228:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800622c:	f020 0010 	bic.w	r0, r0, #16
 8006230:	60d0      	str	r0, [r2, #12]
 8006232:	68ca      	ldr	r2, [r1, #12]
 8006234:	2055      	movs	r0, #85	; 0x55
 8006236:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800623a:	60ca      	str	r2, [r1, #12]
 800623c:	461a      	mov	r2, r3
 800623e:	8198      	strh	r0, [r3, #12]
 8006240:	8913      	ldrh	r3, [r2, #8]
 8006242:	079e      	lsls	r6, r3, #30
 8006244:	d5fc      	bpl.n	8006240 <Lcd_Init+0xb8c>
 8006246:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800624a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800624e:	890a      	ldrh	r2, [r1, #8]
 8006250:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006254:	0615      	lsls	r5, r2, #24
 8006256:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800625a:	d4f8      	bmi.n	800624e <Lcd_Init+0xb9a>
 800625c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006260:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006264:	68d0      	ldr	r0, [r2, #12]
 8006266:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800626a:	f040 0010 	orr.w	r0, r0, #16
 800626e:	60d0      	str	r0, [r2, #12]
 8006270:	68d0      	ldr	r0, [r2, #12]
 8006272:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006276:	f020 0010 	bic.w	r0, r0, #16
 800627a:	60d0      	str	r0, [r2, #12]
 800627c:	68ca      	ldr	r2, [r1, #12]
 800627e:	20b1      	movs	r0, #177	; 0xb1
 8006280:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006284:	60ca      	str	r2, [r1, #12]
 8006286:	461a      	mov	r2, r3
 8006288:	8198      	strh	r0, [r3, #12]
 800628a:	8913      	ldrh	r3, [r2, #8]
 800628c:	079c      	lsls	r4, r3, #30
 800628e:	d5fc      	bpl.n	800628a <Lcd_Init+0xbd6>
 8006290:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006294:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006298:	890a      	ldrh	r2, [r1, #8]
 800629a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800629e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80062a2:	b292      	uxth	r2, r2
 80062a4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80062a8:	2a00      	cmp	r2, #0
 80062aa:	d1f5      	bne.n	8006298 <Lcd_Init+0xbe4>
 80062ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80062b0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80062b4:	68cc      	ldr	r4, [r1, #12]
 80062b6:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80062ba:	f044 0410 	orr.w	r4, r4, #16
 80062be:	60cc      	str	r4, [r1, #12]
 80062c0:	68cc      	ldr	r4, [r1, #12]
 80062c2:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80062c6:	f024 0410 	bic.w	r4, r4, #16
 80062ca:	60cc      	str	r4, [r1, #12]
 80062cc:	68c4      	ldr	r4, [r0, #12]
 80062ce:	4619      	mov	r1, r3
 80062d0:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 80062d4:	60c4      	str	r4, [r0, #12]
 80062d6:	819a      	strh	r2, [r3, #12]
 80062d8:	890b      	ldrh	r3, [r1, #8]
 80062da:	0798      	lsls	r0, r3, #30
 80062dc:	d5fc      	bpl.n	80062d8 <Lcd_Init+0xc24>
 80062de:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80062e2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80062e6:	890a      	ldrh	r2, [r1, #8]
 80062e8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80062ec:	0612      	lsls	r2, r2, #24
 80062ee:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80062f2:	d4f8      	bmi.n	80062e6 <Lcd_Init+0xc32>
 80062f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80062f8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80062fc:	68d0      	ldr	r0, [r2, #12]
 80062fe:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006302:	f040 0010 	orr.w	r0, r0, #16
 8006306:	60d0      	str	r0, [r2, #12]
 8006308:	68d0      	ldr	r0, [r2, #12]
 800630a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800630e:	f020 0010 	bic.w	r0, r0, #16
 8006312:	60d0      	str	r0, [r2, #12]
 8006314:	68ca      	ldr	r2, [r1, #12]
 8006316:	201a      	movs	r0, #26
 8006318:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800631c:	60ca      	str	r2, [r1, #12]
 800631e:	461a      	mov	r2, r3
 8006320:	8198      	strh	r0, [r3, #12]
 8006322:	8913      	ldrh	r3, [r2, #8]
 8006324:	079b      	lsls	r3, r3, #30
 8006326:	d5fc      	bpl.n	8006322 <Lcd_Init+0xc6e>
 8006328:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800632c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006330:	890a      	ldrh	r2, [r1, #8]
 8006332:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006336:	0617      	lsls	r7, r2, #24
 8006338:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800633c:	d4f8      	bmi.n	8006330 <Lcd_Init+0xc7c>
 800633e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006342:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006346:	68d0      	ldr	r0, [r2, #12]
 8006348:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800634c:	f040 0010 	orr.w	r0, r0, #16
 8006350:	60d0      	str	r0, [r2, #12]
 8006352:	68d0      	ldr	r0, [r2, #12]
 8006354:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006358:	f020 0010 	bic.w	r0, r0, #16
 800635c:	60d0      	str	r0, [r2, #12]
 800635e:	68ca      	ldr	r2, [r1, #12]
 8006360:	20b6      	movs	r0, #182	; 0xb6
 8006362:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006366:	60ca      	str	r2, [r1, #12]
 8006368:	461a      	mov	r2, r3
 800636a:	8198      	strh	r0, [r3, #12]
 800636c:	8913      	ldrh	r3, [r2, #8]
 800636e:	079e      	lsls	r6, r3, #30
 8006370:	d5fc      	bpl.n	800636c <Lcd_Init+0xcb8>
 8006372:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006376:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800637a:	890a      	ldrh	r2, [r1, #8]
 800637c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006380:	0615      	lsls	r5, r2, #24
 8006382:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006386:	d4f8      	bmi.n	800637a <Lcd_Init+0xcc6>
 8006388:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800638c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006390:	68d0      	ldr	r0, [r2, #12]
 8006392:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006396:	f040 0010 	orr.w	r0, r0, #16
 800639a:	60d0      	str	r0, [r2, #12]
 800639c:	68d0      	ldr	r0, [r2, #12]
 800639e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80063a2:	f020 0010 	bic.w	r0, r0, #16
 80063a6:	60d0      	str	r0, [r2, #12]
 80063a8:	68ca      	ldr	r2, [r1, #12]
 80063aa:	200a      	movs	r0, #10
 80063ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063b0:	60ca      	str	r2, [r1, #12]
 80063b2:	461a      	mov	r2, r3
 80063b4:	8198      	strh	r0, [r3, #12]
 80063b6:	8913      	ldrh	r3, [r2, #8]
 80063b8:	079c      	lsls	r4, r3, #30
 80063ba:	d5fc      	bpl.n	80063b6 <Lcd_Init+0xd02>
 80063bc:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80063c0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80063c4:	890a      	ldrh	r2, [r1, #8]
 80063c6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80063ca:	0610      	lsls	r0, r2, #24
 80063cc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80063d0:	d4f8      	bmi.n	80063c4 <Lcd_Init+0xd10>
 80063d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80063d6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80063da:	68d0      	ldr	r0, [r2, #12]
 80063dc:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80063e0:	f040 0010 	orr.w	r0, r0, #16
 80063e4:	60d0      	str	r0, [r2, #12]
 80063e6:	68d0      	ldr	r0, [r2, #12]
 80063e8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80063ec:	f020 0010 	bic.w	r0, r0, #16
 80063f0:	60d0      	str	r0, [r2, #12]
 80063f2:	68ca      	ldr	r2, [r1, #12]
 80063f4:	20a2      	movs	r0, #162	; 0xa2
 80063f6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80063fa:	60ca      	str	r2, [r1, #12]
 80063fc:	461a      	mov	r2, r3
 80063fe:	8198      	strh	r0, [r3, #12]
 8006400:	8913      	ldrh	r3, [r2, #8]
 8006402:	0799      	lsls	r1, r3, #30
 8006404:	d5fc      	bpl.n	8006400 <Lcd_Init+0xd4c>
 8006406:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800640a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800640e:	890a      	ldrh	r2, [r1, #8]
 8006410:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006414:	0612      	lsls	r2, r2, #24
 8006416:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800641a:	d4f8      	bmi.n	800640e <Lcd_Init+0xd5a>
 800641c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006420:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006424:	68d0      	ldr	r0, [r2, #12]
 8006426:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800642a:	f040 0010 	orr.w	r0, r0, #16
 800642e:	60d0      	str	r0, [r2, #12]
 8006430:	68d0      	ldr	r0, [r2, #12]
 8006432:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006436:	f020 0010 	bic.w	r0, r0, #16
 800643a:	60d0      	str	r0, [r2, #12]
 800643c:	68ca      	ldr	r2, [r1, #12]
 800643e:	20f2      	movs	r0, #242	; 0xf2
 8006440:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006444:	60ca      	str	r2, [r1, #12]
 8006446:	461a      	mov	r2, r3
 8006448:	8198      	strh	r0, [r3, #12]
 800644a:	8913      	ldrh	r3, [r2, #8]
 800644c:	079f      	lsls	r7, r3, #30
 800644e:	d5fc      	bpl.n	800644a <Lcd_Init+0xd96>
 8006450:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006454:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006458:	890a      	ldrh	r2, [r1, #8]
 800645a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800645e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8006462:	b292      	uxth	r2, r2
 8006464:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006468:	2a00      	cmp	r2, #0
 800646a:	d1f5      	bne.n	8006458 <Lcd_Init+0xda4>
 800646c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006470:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006474:	68cc      	ldr	r4, [r1, #12]
 8006476:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800647a:	f044 0410 	orr.w	r4, r4, #16
 800647e:	60cc      	str	r4, [r1, #12]
 8006480:	68cc      	ldr	r4, [r1, #12]
 8006482:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8006486:	f024 0410 	bic.w	r4, r4, #16
 800648a:	60cc      	str	r4, [r1, #12]
 800648c:	68c4      	ldr	r4, [r0, #12]
 800648e:	4619      	mov	r1, r3
 8006490:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8006494:	60c4      	str	r4, [r0, #12]
 8006496:	819a      	strh	r2, [r3, #12]
 8006498:	890b      	ldrh	r3, [r1, #8]
 800649a:	079e      	lsls	r6, r3, #30
 800649c:	d5fc      	bpl.n	8006498 <Lcd_Init+0xde4>
 800649e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80064a2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80064a6:	890a      	ldrh	r2, [r1, #8]
 80064a8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80064ac:	0615      	lsls	r5, r2, #24
 80064ae:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80064b2:	d4f8      	bmi.n	80064a6 <Lcd_Init+0xdf2>
 80064b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80064b8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80064bc:	68d0      	ldr	r0, [r2, #12]
 80064be:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80064c2:	f040 0010 	orr.w	r0, r0, #16
 80064c6:	60d0      	str	r0, [r2, #12]
 80064c8:	68d0      	ldr	r0, [r2, #12]
 80064ca:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80064ce:	f020 0010 	bic.w	r0, r0, #16
 80064d2:	60d0      	str	r0, [r2, #12]
 80064d4:	68ca      	ldr	r2, [r1, #12]
 80064d6:	2026      	movs	r0, #38	; 0x26
 80064d8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80064dc:	60ca      	str	r2, [r1, #12]
 80064de:	461a      	mov	r2, r3
 80064e0:	8198      	strh	r0, [r3, #12]
 80064e2:	8913      	ldrh	r3, [r2, #8]
 80064e4:	079c      	lsls	r4, r3, #30
 80064e6:	d5fc      	bpl.n	80064e2 <Lcd_Init+0xe2e>
 80064e8:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80064ec:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80064f0:	890a      	ldrh	r2, [r1, #8]
 80064f2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80064f6:	0610      	lsls	r0, r2, #24
 80064f8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80064fc:	d4f8      	bmi.n	80064f0 <Lcd_Init+0xe3c>
 80064fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006502:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006506:	68d0      	ldr	r0, [r2, #12]
 8006508:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800650c:	f040 0010 	orr.w	r0, r0, #16
 8006510:	60d0      	str	r0, [r2, #12]
 8006512:	68d0      	ldr	r0, [r2, #12]
 8006514:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006518:	f020 0010 	bic.w	r0, r0, #16
 800651c:	60d0      	str	r0, [r2, #12]
 800651e:	68ca      	ldr	r2, [r1, #12]
 8006520:	2001      	movs	r0, #1
 8006522:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006526:	60ca      	str	r2, [r1, #12]
 8006528:	461a      	mov	r2, r3
 800652a:	8198      	strh	r0, [r3, #12]
 800652c:	8913      	ldrh	r3, [r2, #8]
 800652e:	0799      	lsls	r1, r3, #30
 8006530:	d5fc      	bpl.n	800652c <Lcd_Init+0xe78>
 8006532:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006536:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800653a:	890a      	ldrh	r2, [r1, #8]
 800653c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006540:	0612      	lsls	r2, r2, #24
 8006542:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006546:	d4f8      	bmi.n	800653a <Lcd_Init+0xe86>
 8006548:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800654c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006550:	68d0      	ldr	r0, [r2, #12]
 8006552:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006556:	f040 0010 	orr.w	r0, r0, #16
 800655a:	60d0      	str	r0, [r2, #12]
 800655c:	68d0      	ldr	r0, [r2, #12]
 800655e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006562:	f020 0010 	bic.w	r0, r0, #16
 8006566:	60d0      	str	r0, [r2, #12]
 8006568:	68ca      	ldr	r2, [r1, #12]
 800656a:	20e0      	movs	r0, #224	; 0xe0
 800656c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006570:	60ca      	str	r2, [r1, #12]
 8006572:	461a      	mov	r2, r3
 8006574:	8198      	strh	r0, [r3, #12]
 8006576:	8913      	ldrh	r3, [r2, #8]
 8006578:	079b      	lsls	r3, r3, #30
 800657a:	d5fc      	bpl.n	8006576 <Lcd_Init+0xec2>
 800657c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006580:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006584:	890a      	ldrh	r2, [r1, #8]
 8006586:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800658a:	0617      	lsls	r7, r2, #24
 800658c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006590:	d4f8      	bmi.n	8006584 <Lcd_Init+0xed0>
 8006592:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006596:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800659a:	68d0      	ldr	r0, [r2, #12]
 800659c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80065a0:	f040 0010 	orr.w	r0, r0, #16
 80065a4:	60d0      	str	r0, [r2, #12]
 80065a6:	68d0      	ldr	r0, [r2, #12]
 80065a8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80065ac:	f020 0010 	bic.w	r0, r0, #16
 80065b0:	60d0      	str	r0, [r2, #12]
 80065b2:	68ca      	ldr	r2, [r1, #12]
 80065b4:	200f      	movs	r0, #15
 80065b6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065ba:	60ca      	str	r2, [r1, #12]
 80065bc:	461a      	mov	r2, r3
 80065be:	8198      	strh	r0, [r3, #12]
 80065c0:	8913      	ldrh	r3, [r2, #8]
 80065c2:	079e      	lsls	r6, r3, #30
 80065c4:	d5fc      	bpl.n	80065c0 <Lcd_Init+0xf0c>
 80065c6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80065ca:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80065ce:	890a      	ldrh	r2, [r1, #8]
 80065d0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80065d4:	0615      	lsls	r5, r2, #24
 80065d6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80065da:	d4f8      	bmi.n	80065ce <Lcd_Init+0xf1a>
 80065dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80065e0:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80065e4:	68d0      	ldr	r0, [r2, #12]
 80065e6:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80065ea:	f040 0010 	orr.w	r0, r0, #16
 80065ee:	60d0      	str	r0, [r2, #12]
 80065f0:	68d0      	ldr	r0, [r2, #12]
 80065f2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80065f6:	f020 0010 	bic.w	r0, r0, #16
 80065fa:	60d0      	str	r0, [r2, #12]
 80065fc:	68ca      	ldr	r2, [r1, #12]
 80065fe:	201d      	movs	r0, #29
 8006600:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006604:	60ca      	str	r2, [r1, #12]
 8006606:	461a      	mov	r2, r3
 8006608:	8198      	strh	r0, [r3, #12]
 800660a:	8913      	ldrh	r3, [r2, #8]
 800660c:	079c      	lsls	r4, r3, #30
 800660e:	d5fc      	bpl.n	800660a <Lcd_Init+0xf56>
 8006610:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006614:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006618:	890a      	ldrh	r2, [r1, #8]
 800661a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800661e:	0610      	lsls	r0, r2, #24
 8006620:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006624:	d4f8      	bmi.n	8006618 <Lcd_Init+0xf64>
 8006626:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800662a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800662e:	68d0      	ldr	r0, [r2, #12]
 8006630:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006634:	f040 0010 	orr.w	r0, r0, #16
 8006638:	60d0      	str	r0, [r2, #12]
 800663a:	68d0      	ldr	r0, [r2, #12]
 800663c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006640:	f020 0010 	bic.w	r0, r0, #16
 8006644:	60d0      	str	r0, [r2, #12]
 8006646:	68ca      	ldr	r2, [r1, #12]
 8006648:	201a      	movs	r0, #26
 800664a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800664e:	60ca      	str	r2, [r1, #12]
 8006650:	461a      	mov	r2, r3
 8006652:	8198      	strh	r0, [r3, #12]
 8006654:	8913      	ldrh	r3, [r2, #8]
 8006656:	0799      	lsls	r1, r3, #30
 8006658:	d5fc      	bpl.n	8006654 <Lcd_Init+0xfa0>
 800665a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800665e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006662:	890a      	ldrh	r2, [r1, #8]
 8006664:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006668:	0612      	lsls	r2, r2, #24
 800666a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800666e:	d4f8      	bmi.n	8006662 <Lcd_Init+0xfae>
 8006670:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006674:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006678:	68d0      	ldr	r0, [r2, #12]
 800667a:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800667e:	f040 0010 	orr.w	r0, r0, #16
 8006682:	60d0      	str	r0, [r2, #12]
 8006684:	68d0      	ldr	r0, [r2, #12]
 8006686:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800668a:	f020 0010 	bic.w	r0, r0, #16
 800668e:	60d0      	str	r0, [r2, #12]
 8006690:	68ca      	ldr	r2, [r1, #12]
 8006692:	200a      	movs	r0, #10
 8006694:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006698:	60ca      	str	r2, [r1, #12]
 800669a:	461a      	mov	r2, r3
 800669c:	8198      	strh	r0, [r3, #12]
 800669e:	8913      	ldrh	r3, [r2, #8]
 80066a0:	079b      	lsls	r3, r3, #30
 80066a2:	d5fc      	bpl.n	800669e <Lcd_Init+0xfea>
 80066a4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80066a8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80066ac:	890a      	ldrh	r2, [r1, #8]
 80066ae:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80066b2:	0617      	lsls	r7, r2, #24
 80066b4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80066b8:	d4f8      	bmi.n	80066ac <Lcd_Init+0xff8>
 80066ba:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80066be:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80066c2:	68d0      	ldr	r0, [r2, #12]
 80066c4:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80066c8:	f040 0010 	orr.w	r0, r0, #16
 80066cc:	60d0      	str	r0, [r2, #12]
 80066ce:	68d0      	ldr	r0, [r2, #12]
 80066d0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80066d4:	f020 0010 	bic.w	r0, r0, #16
 80066d8:	60d0      	str	r0, [r2, #12]
 80066da:	68ca      	ldr	r2, [r1, #12]
 80066dc:	200d      	movs	r0, #13
 80066de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80066e2:	60ca      	str	r2, [r1, #12]
 80066e4:	461a      	mov	r2, r3
 80066e6:	8198      	strh	r0, [r3, #12]
 80066e8:	8913      	ldrh	r3, [r2, #8]
 80066ea:	079e      	lsls	r6, r3, #30
 80066ec:	d5fc      	bpl.n	80066e8 <Lcd_Init+0x1034>
 80066ee:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80066f2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80066f6:	890a      	ldrh	r2, [r1, #8]
 80066f8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80066fc:	0615      	lsls	r5, r2, #24
 80066fe:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006702:	d4f8      	bmi.n	80066f6 <Lcd_Init+0x1042>
 8006704:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006708:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800670c:	68d0      	ldr	r0, [r2, #12]
 800670e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006712:	f040 0010 	orr.w	r0, r0, #16
 8006716:	60d0      	str	r0, [r2, #12]
 8006718:	68d0      	ldr	r0, [r2, #12]
 800671a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800671e:	f020 0010 	bic.w	r0, r0, #16
 8006722:	60d0      	str	r0, [r2, #12]
 8006724:	68ca      	ldr	r2, [r1, #12]
 8006726:	2007      	movs	r0, #7
 8006728:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800672c:	60ca      	str	r2, [r1, #12]
 800672e:	461a      	mov	r2, r3
 8006730:	8198      	strh	r0, [r3, #12]
 8006732:	8913      	ldrh	r3, [r2, #8]
 8006734:	079c      	lsls	r4, r3, #30
 8006736:	d5fc      	bpl.n	8006732 <Lcd_Init+0x107e>
 8006738:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800673c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006740:	890a      	ldrh	r2, [r1, #8]
 8006742:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006746:	0610      	lsls	r0, r2, #24
 8006748:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800674c:	d4f8      	bmi.n	8006740 <Lcd_Init+0x108c>
 800674e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006752:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006756:	68d0      	ldr	r0, [r2, #12]
 8006758:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800675c:	f040 0010 	orr.w	r0, r0, #16
 8006760:	60d0      	str	r0, [r2, #12]
 8006762:	68d0      	ldr	r0, [r2, #12]
 8006764:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006768:	f020 0010 	bic.w	r0, r0, #16
 800676c:	60d0      	str	r0, [r2, #12]
 800676e:	68ca      	ldr	r2, [r1, #12]
 8006770:	2049      	movs	r0, #73	; 0x49
 8006772:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006776:	60ca      	str	r2, [r1, #12]
 8006778:	461a      	mov	r2, r3
 800677a:	8198      	strh	r0, [r3, #12]
 800677c:	8913      	ldrh	r3, [r2, #8]
 800677e:	0799      	lsls	r1, r3, #30
 8006780:	d5fc      	bpl.n	800677c <Lcd_Init+0x10c8>
 8006782:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006786:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800678a:	890a      	ldrh	r2, [r1, #8]
 800678c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006790:	0612      	lsls	r2, r2, #24
 8006792:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006796:	d4f8      	bmi.n	800678a <Lcd_Init+0x10d6>
 8006798:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800679c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80067a0:	68d0      	ldr	r0, [r2, #12]
 80067a2:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80067a6:	f040 0010 	orr.w	r0, r0, #16
 80067aa:	60d0      	str	r0, [r2, #12]
 80067ac:	68d0      	ldr	r0, [r2, #12]
 80067ae:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80067b2:	f020 0010 	bic.w	r0, r0, #16
 80067b6:	60d0      	str	r0, [r2, #12]
 80067b8:	68ca      	ldr	r2, [r1, #12]
 80067ba:	2066      	movs	r0, #102	; 0x66
 80067bc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80067c0:	60ca      	str	r2, [r1, #12]
 80067c2:	461a      	mov	r2, r3
 80067c4:	8198      	strh	r0, [r3, #12]
 80067c6:	8913      	ldrh	r3, [r2, #8]
 80067c8:	079b      	lsls	r3, r3, #30
 80067ca:	d5fc      	bpl.n	80067c6 <Lcd_Init+0x1112>
 80067cc:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80067d0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80067d4:	890a      	ldrh	r2, [r1, #8]
 80067d6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80067da:	0617      	lsls	r7, r2, #24
 80067dc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80067e0:	d4f8      	bmi.n	80067d4 <Lcd_Init+0x1120>
 80067e2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80067e6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80067ea:	68d0      	ldr	r0, [r2, #12]
 80067ec:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80067f0:	f040 0010 	orr.w	r0, r0, #16
 80067f4:	60d0      	str	r0, [r2, #12]
 80067f6:	68d0      	ldr	r0, [r2, #12]
 80067f8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80067fc:	f020 0010 	bic.w	r0, r0, #16
 8006800:	60d0      	str	r0, [r2, #12]
 8006802:	68ca      	ldr	r2, [r1, #12]
 8006804:	203b      	movs	r0, #59	; 0x3b
 8006806:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800680a:	60ca      	str	r2, [r1, #12]
 800680c:	461a      	mov	r2, r3
 800680e:	8198      	strh	r0, [r3, #12]
 8006810:	8913      	ldrh	r3, [r2, #8]
 8006812:	079e      	lsls	r6, r3, #30
 8006814:	d5fc      	bpl.n	8006810 <Lcd_Init+0x115c>
 8006816:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800681a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800681e:	890a      	ldrh	r2, [r1, #8]
 8006820:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006824:	0615      	lsls	r5, r2, #24
 8006826:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800682a:	d4f8      	bmi.n	800681e <Lcd_Init+0x116a>
 800682c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006830:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006834:	68d0      	ldr	r0, [r2, #12]
 8006836:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 800683a:	f040 0010 	orr.w	r0, r0, #16
 800683e:	60d0      	str	r0, [r2, #12]
 8006840:	68d0      	ldr	r0, [r2, #12]
 8006842:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006846:	f020 0010 	bic.w	r0, r0, #16
 800684a:	60d0      	str	r0, [r2, #12]
 800684c:	68ca      	ldr	r2, [r1, #12]
 800684e:	2007      	movs	r0, #7
 8006850:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006854:	60ca      	str	r2, [r1, #12]
 8006856:	461a      	mov	r2, r3
 8006858:	8198      	strh	r0, [r3, #12]
 800685a:	8913      	ldrh	r3, [r2, #8]
 800685c:	079c      	lsls	r4, r3, #30
 800685e:	d5fc      	bpl.n	800685a <Lcd_Init+0x11a6>
 8006860:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006864:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006868:	890a      	ldrh	r2, [r1, #8]
 800686a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800686e:	0610      	lsls	r0, r2, #24
 8006870:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006874:	d4f8      	bmi.n	8006868 <Lcd_Init+0x11b4>
 8006876:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800687a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800687e:	68d0      	ldr	r0, [r2, #12]
 8006880:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006884:	f040 0010 	orr.w	r0, r0, #16
 8006888:	60d0      	str	r0, [r2, #12]
 800688a:	68d0      	ldr	r0, [r2, #12]
 800688c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006890:	f020 0010 	bic.w	r0, r0, #16
 8006894:	60d0      	str	r0, [r2, #12]
 8006896:	68ca      	ldr	r2, [r1, #12]
 8006898:	2011      	movs	r0, #17
 800689a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800689e:	60ca      	str	r2, [r1, #12]
 80068a0:	461a      	mov	r2, r3
 80068a2:	8198      	strh	r0, [r3, #12]
 80068a4:	8913      	ldrh	r3, [r2, #8]
 80068a6:	0799      	lsls	r1, r3, #30
 80068a8:	d5fc      	bpl.n	80068a4 <Lcd_Init+0x11f0>
 80068aa:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80068ae:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80068b2:	890a      	ldrh	r2, [r1, #8]
 80068b4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80068b8:	0612      	lsls	r2, r2, #24
 80068ba:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80068be:	d4f8      	bmi.n	80068b2 <Lcd_Init+0x11fe>
 80068c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80068c4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80068c8:	68d0      	ldr	r0, [r2, #12]
 80068ca:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80068ce:	f040 0010 	orr.w	r0, r0, #16
 80068d2:	60d0      	str	r0, [r2, #12]
 80068d4:	68d0      	ldr	r0, [r2, #12]
 80068d6:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80068da:	f020 0010 	bic.w	r0, r0, #16
 80068de:	60d0      	str	r0, [r2, #12]
 80068e0:	68ca      	ldr	r2, [r1, #12]
 80068e2:	2001      	movs	r0, #1
 80068e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80068e8:	60ca      	str	r2, [r1, #12]
 80068ea:	461a      	mov	r2, r3
 80068ec:	8198      	strh	r0, [r3, #12]
 80068ee:	8913      	ldrh	r3, [r2, #8]
 80068f0:	079b      	lsls	r3, r3, #30
 80068f2:	d5fc      	bpl.n	80068ee <Lcd_Init+0x123a>
 80068f4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80068f8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80068fc:	890a      	ldrh	r2, [r1, #8]
 80068fe:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006902:	0617      	lsls	r7, r2, #24
 8006904:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006908:	d4f8      	bmi.n	80068fc <Lcd_Init+0x1248>
 800690a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800690e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006912:	68d0      	ldr	r0, [r2, #12]
 8006914:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006918:	f040 0010 	orr.w	r0, r0, #16
 800691c:	60d0      	str	r0, [r2, #12]
 800691e:	68d0      	ldr	r0, [r2, #12]
 8006920:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006924:	f020 0010 	bic.w	r0, r0, #16
 8006928:	60d0      	str	r0, [r2, #12]
 800692a:	68ca      	ldr	r2, [r1, #12]
 800692c:	2009      	movs	r0, #9
 800692e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006932:	60ca      	str	r2, [r1, #12]
 8006934:	461a      	mov	r2, r3
 8006936:	8198      	strh	r0, [r3, #12]
 8006938:	8913      	ldrh	r3, [r2, #8]
 800693a:	079e      	lsls	r6, r3, #30
 800693c:	d5fc      	bpl.n	8006938 <Lcd_Init+0x1284>
 800693e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006942:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006946:	890a      	ldrh	r2, [r1, #8]
 8006948:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800694c:	0615      	lsls	r5, r2, #24
 800694e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006952:	d4f8      	bmi.n	8006946 <Lcd_Init+0x1292>
 8006954:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006958:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800695c:	68d0      	ldr	r0, [r2, #12]
 800695e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006962:	f040 0010 	orr.w	r0, r0, #16
 8006966:	60d0      	str	r0, [r2, #12]
 8006968:	68d0      	ldr	r0, [r2, #12]
 800696a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800696e:	f020 0010 	bic.w	r0, r0, #16
 8006972:	60d0      	str	r0, [r2, #12]
 8006974:	68ca      	ldr	r2, [r1, #12]
 8006976:	2005      	movs	r0, #5
 8006978:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800697c:	60ca      	str	r2, [r1, #12]
 800697e:	461a      	mov	r2, r3
 8006980:	8198      	strh	r0, [r3, #12]
 8006982:	8913      	ldrh	r3, [r2, #8]
 8006984:	079c      	lsls	r4, r3, #30
 8006986:	d5fc      	bpl.n	8006982 <Lcd_Init+0x12ce>
 8006988:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800698c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006990:	890a      	ldrh	r2, [r1, #8]
 8006992:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006996:	0610      	lsls	r0, r2, #24
 8006998:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800699c:	d4f8      	bmi.n	8006990 <Lcd_Init+0x12dc>
 800699e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80069a2:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80069a6:	68d0      	ldr	r0, [r2, #12]
 80069a8:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80069ac:	f040 0010 	orr.w	r0, r0, #16
 80069b0:	60d0      	str	r0, [r2, #12]
 80069b2:	68d0      	ldr	r0, [r2, #12]
 80069b4:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80069b8:	f020 0010 	bic.w	r0, r0, #16
 80069bc:	60d0      	str	r0, [r2, #12]
 80069be:	68ca      	ldr	r2, [r1, #12]
 80069c0:	2004      	movs	r0, #4
 80069c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80069c6:	60ca      	str	r2, [r1, #12]
 80069c8:	461a      	mov	r2, r3
 80069ca:	8198      	strh	r0, [r3, #12]
 80069cc:	8913      	ldrh	r3, [r2, #8]
 80069ce:	0799      	lsls	r1, r3, #30
 80069d0:	d5fc      	bpl.n	80069cc <Lcd_Init+0x1318>
 80069d2:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80069d6:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80069da:	890a      	ldrh	r2, [r1, #8]
 80069dc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80069e0:	0612      	lsls	r2, r2, #24
 80069e2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80069e6:	d4f8      	bmi.n	80069da <Lcd_Init+0x1326>
 80069e8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80069ec:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80069f0:	68d0      	ldr	r0, [r2, #12]
 80069f2:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80069f6:	f040 0010 	orr.w	r0, r0, #16
 80069fa:	60d0      	str	r0, [r2, #12]
 80069fc:	68d0      	ldr	r0, [r2, #12]
 80069fe:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006a02:	f020 0010 	bic.w	r0, r0, #16
 8006a06:	60d0      	str	r0, [r2, #12]
 8006a08:	68ca      	ldr	r2, [r1, #12]
 8006a0a:	20e1      	movs	r0, #225	; 0xe1
 8006a0c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006a10:	60ca      	str	r2, [r1, #12]
 8006a12:	461a      	mov	r2, r3
 8006a14:	8198      	strh	r0, [r3, #12]
 8006a16:	8913      	ldrh	r3, [r2, #8]
 8006a18:	079f      	lsls	r7, r3, #30
 8006a1a:	d5fc      	bpl.n	8006a16 <Lcd_Init+0x1362>
 8006a1c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006a20:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006a24:	890a      	ldrh	r2, [r1, #8]
 8006a26:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006a2a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8006a2e:	b292      	uxth	r2, r2
 8006a30:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006a34:	2a00      	cmp	r2, #0
 8006a36:	d1f5      	bne.n	8006a24 <Lcd_Init+0x1370>
 8006a38:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006a3c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006a40:	68cc      	ldr	r4, [r1, #12]
 8006a42:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8006a46:	f044 0410 	orr.w	r4, r4, #16
 8006a4a:	60cc      	str	r4, [r1, #12]
 8006a4c:	68cc      	ldr	r4, [r1, #12]
 8006a4e:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8006a52:	f024 0410 	bic.w	r4, r4, #16
 8006a56:	60cc      	str	r4, [r1, #12]
 8006a58:	68c4      	ldr	r4, [r0, #12]
 8006a5a:	4619      	mov	r1, r3
 8006a5c:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8006a60:	60c4      	str	r4, [r0, #12]
 8006a62:	819a      	strh	r2, [r3, #12]
 8006a64:	890b      	ldrh	r3, [r1, #8]
 8006a66:	079e      	lsls	r6, r3, #30
 8006a68:	d5fc      	bpl.n	8006a64 <Lcd_Init+0x13b0>
 8006a6a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006a6e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006a72:	890a      	ldrh	r2, [r1, #8]
 8006a74:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006a78:	0615      	lsls	r5, r2, #24
 8006a7a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006a7e:	d4f8      	bmi.n	8006a72 <Lcd_Init+0x13be>
 8006a80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006a84:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006a88:	68d0      	ldr	r0, [r2, #12]
 8006a8a:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006a8e:	f040 0010 	orr.w	r0, r0, #16
 8006a92:	60d0      	str	r0, [r2, #12]
 8006a94:	68d0      	ldr	r0, [r2, #12]
 8006a96:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006a9a:	f020 0010 	bic.w	r0, r0, #16
 8006a9e:	60d0      	str	r0, [r2, #12]
 8006aa0:	68ca      	ldr	r2, [r1, #12]
 8006aa2:	2018      	movs	r0, #24
 8006aa4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006aa8:	60ca      	str	r2, [r1, #12]
 8006aaa:	461a      	mov	r2, r3
 8006aac:	8198      	strh	r0, [r3, #12]
 8006aae:	8913      	ldrh	r3, [r2, #8]
 8006ab0:	079c      	lsls	r4, r3, #30
 8006ab2:	d5fc      	bpl.n	8006aae <Lcd_Init+0x13fa>
 8006ab4:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006ab8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006abc:	890a      	ldrh	r2, [r1, #8]
 8006abe:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006ac2:	0610      	lsls	r0, r2, #24
 8006ac4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006ac8:	d4f8      	bmi.n	8006abc <Lcd_Init+0x1408>
 8006aca:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006ace:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006ad2:	68d0      	ldr	r0, [r2, #12]
 8006ad4:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006ad8:	f040 0010 	orr.w	r0, r0, #16
 8006adc:	60d0      	str	r0, [r2, #12]
 8006ade:	68d0      	ldr	r0, [r2, #12]
 8006ae0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006ae4:	f020 0010 	bic.w	r0, r0, #16
 8006ae8:	60d0      	str	r0, [r2, #12]
 8006aea:	68ca      	ldr	r2, [r1, #12]
 8006aec:	201d      	movs	r0, #29
 8006aee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006af2:	60ca      	str	r2, [r1, #12]
 8006af4:	461a      	mov	r2, r3
 8006af6:	8198      	strh	r0, [r3, #12]
 8006af8:	8913      	ldrh	r3, [r2, #8]
 8006afa:	0799      	lsls	r1, r3, #30
 8006afc:	d5fc      	bpl.n	8006af8 <Lcd_Init+0x1444>
 8006afe:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006b02:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006b06:	890a      	ldrh	r2, [r1, #8]
 8006b08:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006b0c:	0612      	lsls	r2, r2, #24
 8006b0e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006b12:	d4f8      	bmi.n	8006b06 <Lcd_Init+0x1452>
 8006b14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006b18:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006b1c:	68d0      	ldr	r0, [r2, #12]
 8006b1e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006b22:	f040 0010 	orr.w	r0, r0, #16
 8006b26:	60d0      	str	r0, [r2, #12]
 8006b28:	68d0      	ldr	r0, [r2, #12]
 8006b2a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006b2e:	f020 0010 	bic.w	r0, r0, #16
 8006b32:	60d0      	str	r0, [r2, #12]
 8006b34:	68ca      	ldr	r2, [r1, #12]
 8006b36:	2002      	movs	r0, #2
 8006b38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b3c:	60ca      	str	r2, [r1, #12]
 8006b3e:	461a      	mov	r2, r3
 8006b40:	8198      	strh	r0, [r3, #12]
 8006b42:	8913      	ldrh	r3, [r2, #8]
 8006b44:	079b      	lsls	r3, r3, #30
 8006b46:	d5fc      	bpl.n	8006b42 <Lcd_Init+0x148e>
 8006b48:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006b4c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006b50:	890a      	ldrh	r2, [r1, #8]
 8006b52:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006b56:	0617      	lsls	r7, r2, #24
 8006b58:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006b5c:	d4f8      	bmi.n	8006b50 <Lcd_Init+0x149c>
 8006b5e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006b62:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006b66:	68d0      	ldr	r0, [r2, #12]
 8006b68:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006b6c:	f040 0010 	orr.w	r0, r0, #16
 8006b70:	60d0      	str	r0, [r2, #12]
 8006b72:	68d0      	ldr	r0, [r2, #12]
 8006b74:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006b78:	f020 0010 	bic.w	r0, r0, #16
 8006b7c:	60d0      	str	r0, [r2, #12]
 8006b7e:	68ca      	ldr	r2, [r1, #12]
 8006b80:	200f      	movs	r0, #15
 8006b82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006b86:	60ca      	str	r2, [r1, #12]
 8006b88:	461a      	mov	r2, r3
 8006b8a:	8198      	strh	r0, [r3, #12]
 8006b8c:	8913      	ldrh	r3, [r2, #8]
 8006b8e:	079e      	lsls	r6, r3, #30
 8006b90:	d5fc      	bpl.n	8006b8c <Lcd_Init+0x14d8>
 8006b92:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006b96:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006b9a:	890a      	ldrh	r2, [r1, #8]
 8006b9c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006ba0:	0615      	lsls	r5, r2, #24
 8006ba2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006ba6:	d4f8      	bmi.n	8006b9a <Lcd_Init+0x14e6>
 8006ba8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006bac:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006bb0:	68d0      	ldr	r0, [r2, #12]
 8006bb2:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006bb6:	f040 0010 	orr.w	r0, r0, #16
 8006bba:	60d0      	str	r0, [r2, #12]
 8006bbc:	68d0      	ldr	r0, [r2, #12]
 8006bbe:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006bc2:	f020 0010 	bic.w	r0, r0, #16
 8006bc6:	60d0      	str	r0, [r2, #12]
 8006bc8:	68ca      	ldr	r2, [r1, #12]
 8006bca:	2004      	movs	r0, #4
 8006bcc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006bd0:	60ca      	str	r2, [r1, #12]
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	8198      	strh	r0, [r3, #12]
 8006bd6:	8913      	ldrh	r3, [r2, #8]
 8006bd8:	079c      	lsls	r4, r3, #30
 8006bda:	d5fc      	bpl.n	8006bd6 <Lcd_Init+0x1522>
 8006bdc:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006be0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006be4:	890a      	ldrh	r2, [r1, #8]
 8006be6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006bea:	0610      	lsls	r0, r2, #24
 8006bec:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006bf0:	d4f8      	bmi.n	8006be4 <Lcd_Init+0x1530>
 8006bf2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006bf6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006bfa:	68d0      	ldr	r0, [r2, #12]
 8006bfc:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006c00:	f040 0010 	orr.w	r0, r0, #16
 8006c04:	60d0      	str	r0, [r2, #12]
 8006c06:	68d0      	ldr	r0, [r2, #12]
 8006c08:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006c0c:	f020 0010 	bic.w	r0, r0, #16
 8006c10:	60d0      	str	r0, [r2, #12]
 8006c12:	68ca      	ldr	r2, [r1, #12]
 8006c14:	2036      	movs	r0, #54	; 0x36
 8006c16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c1a:	60ca      	str	r2, [r1, #12]
 8006c1c:	461a      	mov	r2, r3
 8006c1e:	8198      	strh	r0, [r3, #12]
 8006c20:	8913      	ldrh	r3, [r2, #8]
 8006c22:	0799      	lsls	r1, r3, #30
 8006c24:	d5fc      	bpl.n	8006c20 <Lcd_Init+0x156c>
 8006c26:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006c2a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006c2e:	890a      	ldrh	r2, [r1, #8]
 8006c30:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006c34:	0612      	lsls	r2, r2, #24
 8006c36:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006c3a:	d4f8      	bmi.n	8006c2e <Lcd_Init+0x157a>
 8006c3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006c40:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006c44:	68d0      	ldr	r0, [r2, #12]
 8006c46:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006c4a:	f040 0010 	orr.w	r0, r0, #16
 8006c4e:	60d0      	str	r0, [r2, #12]
 8006c50:	68d0      	ldr	r0, [r2, #12]
 8006c52:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006c56:	f020 0010 	bic.w	r0, r0, #16
 8006c5a:	60d0      	str	r0, [r2, #12]
 8006c5c:	68ca      	ldr	r2, [r1, #12]
 8006c5e:	2013      	movs	r0, #19
 8006c60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006c64:	60ca      	str	r2, [r1, #12]
 8006c66:	461a      	mov	r2, r3
 8006c68:	8198      	strh	r0, [r3, #12]
 8006c6a:	8913      	ldrh	r3, [r2, #8]
 8006c6c:	079b      	lsls	r3, r3, #30
 8006c6e:	d5fc      	bpl.n	8006c6a <Lcd_Init+0x15b6>
 8006c70:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006c74:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006c78:	890a      	ldrh	r2, [r1, #8]
 8006c7a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006c7e:	0617      	lsls	r7, r2, #24
 8006c80:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006c84:	d4f8      	bmi.n	8006c78 <Lcd_Init+0x15c4>
 8006c86:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006c8a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006c8e:	68d0      	ldr	r0, [r2, #12]
 8006c90:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006c94:	f040 0010 	orr.w	r0, r0, #16
 8006c98:	60d0      	str	r0, [r2, #12]
 8006c9a:	68d0      	ldr	r0, [r2, #12]
 8006c9c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006ca0:	f020 0010 	bic.w	r0, r0, #16
 8006ca4:	60d0      	str	r0, [r2, #12]
 8006ca6:	68ca      	ldr	r2, [r1, #12]
 8006ca8:	204c      	movs	r0, #76	; 0x4c
 8006caa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cae:	60ca      	str	r2, [r1, #12]
 8006cb0:	461a      	mov	r2, r3
 8006cb2:	8198      	strh	r0, [r3, #12]
 8006cb4:	8913      	ldrh	r3, [r2, #8]
 8006cb6:	079e      	lsls	r6, r3, #30
 8006cb8:	d5fc      	bpl.n	8006cb4 <Lcd_Init+0x1600>
 8006cba:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006cbe:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006cc2:	890a      	ldrh	r2, [r1, #8]
 8006cc4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006cc8:	0615      	lsls	r5, r2, #24
 8006cca:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006cce:	d4f8      	bmi.n	8006cc2 <Lcd_Init+0x160e>
 8006cd0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006cd4:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006cd8:	68d0      	ldr	r0, [r2, #12]
 8006cda:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006cde:	f040 0010 	orr.w	r0, r0, #16
 8006ce2:	60d0      	str	r0, [r2, #12]
 8006ce4:	68d0      	ldr	r0, [r2, #12]
 8006ce6:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006cea:	f020 0010 	bic.w	r0, r0, #16
 8006cee:	60d0      	str	r0, [r2, #12]
 8006cf0:	68ca      	ldr	r2, [r1, #12]
 8006cf2:	2007      	movs	r0, #7
 8006cf4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006cf8:	60ca      	str	r2, [r1, #12]
 8006cfa:	461a      	mov	r2, r3
 8006cfc:	8198      	strh	r0, [r3, #12]
 8006cfe:	8913      	ldrh	r3, [r2, #8]
 8006d00:	079c      	lsls	r4, r3, #30
 8006d02:	d5fc      	bpl.n	8006cfe <Lcd_Init+0x164a>
 8006d04:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006d08:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006d0c:	890a      	ldrh	r2, [r1, #8]
 8006d0e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006d12:	0610      	lsls	r0, r2, #24
 8006d14:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006d18:	d4f8      	bmi.n	8006d0c <Lcd_Init+0x1658>
 8006d1a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006d1e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006d22:	68d0      	ldr	r0, [r2, #12]
 8006d24:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006d28:	f040 0010 	orr.w	r0, r0, #16
 8006d2c:	60d0      	str	r0, [r2, #12]
 8006d2e:	68d0      	ldr	r0, [r2, #12]
 8006d30:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006d34:	f020 0010 	bic.w	r0, r0, #16
 8006d38:	60d0      	str	r0, [r2, #12]
 8006d3a:	68ca      	ldr	r2, [r1, #12]
 8006d3c:	2013      	movs	r0, #19
 8006d3e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d42:	60ca      	str	r2, [r1, #12]
 8006d44:	461a      	mov	r2, r3
 8006d46:	8198      	strh	r0, [r3, #12]
 8006d48:	8913      	ldrh	r3, [r2, #8]
 8006d4a:	0799      	lsls	r1, r3, #30
 8006d4c:	d5fc      	bpl.n	8006d48 <Lcd_Init+0x1694>
 8006d4e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006d52:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006d56:	890a      	ldrh	r2, [r1, #8]
 8006d58:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006d5c:	0612      	lsls	r2, r2, #24
 8006d5e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006d62:	d4f8      	bmi.n	8006d56 <Lcd_Init+0x16a2>
 8006d64:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006d68:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006d6c:	68d0      	ldr	r0, [r2, #12]
 8006d6e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006d72:	f040 0010 	orr.w	r0, r0, #16
 8006d76:	60d0      	str	r0, [r2, #12]
 8006d78:	68d0      	ldr	r0, [r2, #12]
 8006d7a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006d7e:	f020 0010 	bic.w	r0, r0, #16
 8006d82:	60d0      	str	r0, [r2, #12]
 8006d84:	68ca      	ldr	r2, [r1, #12]
 8006d86:	200f      	movs	r0, #15
 8006d88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006d8c:	60ca      	str	r2, [r1, #12]
 8006d8e:	461a      	mov	r2, r3
 8006d90:	8198      	strh	r0, [r3, #12]
 8006d92:	8913      	ldrh	r3, [r2, #8]
 8006d94:	079b      	lsls	r3, r3, #30
 8006d96:	d5fc      	bpl.n	8006d92 <Lcd_Init+0x16de>
 8006d98:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006d9c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006da0:	890a      	ldrh	r2, [r1, #8]
 8006da2:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006da6:	0617      	lsls	r7, r2, #24
 8006da8:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006dac:	d4f8      	bmi.n	8006da0 <Lcd_Init+0x16ec>
 8006dae:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006db2:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006db6:	68d0      	ldr	r0, [r2, #12]
 8006db8:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006dbc:	f040 0010 	orr.w	r0, r0, #16
 8006dc0:	60d0      	str	r0, [r2, #12]
 8006dc2:	68d0      	ldr	r0, [r2, #12]
 8006dc4:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006dc8:	f020 0010 	bic.w	r0, r0, #16
 8006dcc:	60d0      	str	r0, [r2, #12]
 8006dce:	68ca      	ldr	r2, [r1, #12]
 8006dd0:	202e      	movs	r0, #46	; 0x2e
 8006dd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006dd6:	60ca      	str	r2, [r1, #12]
 8006dd8:	461a      	mov	r2, r3
 8006dda:	8198      	strh	r0, [r3, #12]
 8006ddc:	8913      	ldrh	r3, [r2, #8]
 8006dde:	079e      	lsls	r6, r3, #30
 8006de0:	d5fc      	bpl.n	8006ddc <Lcd_Init+0x1728>
 8006de2:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006de6:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006dea:	890a      	ldrh	r2, [r1, #8]
 8006dec:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006df0:	0615      	lsls	r5, r2, #24
 8006df2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006df6:	d4f8      	bmi.n	8006dea <Lcd_Init+0x1736>
 8006df8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006dfc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006e00:	68d0      	ldr	r0, [r2, #12]
 8006e02:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006e06:	f040 0010 	orr.w	r0, r0, #16
 8006e0a:	60d0      	str	r0, [r2, #12]
 8006e0c:	68d0      	ldr	r0, [r2, #12]
 8006e0e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006e12:	f020 0010 	bic.w	r0, r0, #16
 8006e16:	60d0      	str	r0, [r2, #12]
 8006e18:	68ca      	ldr	r2, [r1, #12]
 8006e1a:	202f      	movs	r0, #47	; 0x2f
 8006e1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e20:	60ca      	str	r2, [r1, #12]
 8006e22:	461a      	mov	r2, r3
 8006e24:	8198      	strh	r0, [r3, #12]
 8006e26:	8913      	ldrh	r3, [r2, #8]
 8006e28:	079c      	lsls	r4, r3, #30
 8006e2a:	d5fc      	bpl.n	8006e26 <Lcd_Init+0x1772>
 8006e2c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006e30:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006e34:	890a      	ldrh	r2, [r1, #8]
 8006e36:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006e3a:	0610      	lsls	r0, r2, #24
 8006e3c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006e40:	d4f8      	bmi.n	8006e34 <Lcd_Init+0x1780>
 8006e42:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006e46:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006e4a:	68d0      	ldr	r0, [r2, #12]
 8006e4c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006e50:	f040 0010 	orr.w	r0, r0, #16
 8006e54:	60d0      	str	r0, [r2, #12]
 8006e56:	68d0      	ldr	r0, [r2, #12]
 8006e58:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006e5c:	f020 0010 	bic.w	r0, r0, #16
 8006e60:	60d0      	str	r0, [r2, #12]
 8006e62:	68ca      	ldr	r2, [r1, #12]
 8006e64:	2005      	movs	r0, #5
 8006e66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006e6a:	60ca      	str	r2, [r1, #12]
 8006e6c:	461a      	mov	r2, r3
 8006e6e:	8198      	strh	r0, [r3, #12]
 8006e70:	8913      	ldrh	r3, [r2, #8]
 8006e72:	0799      	lsls	r1, r3, #30
 8006e74:	d5fc      	bpl.n	8006e70 <Lcd_Init+0x17bc>
 8006e76:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006e7a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006e7e:	890a      	ldrh	r2, [r1, #8]
 8006e80:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006e84:	0612      	lsls	r2, r2, #24
 8006e86:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006e8a:	d4f8      	bmi.n	8006e7e <Lcd_Init+0x17ca>
 8006e8c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006e90:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006e94:	68d0      	ldr	r0, [r2, #12]
 8006e96:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006e9a:	f040 0010 	orr.w	r0, r0, #16
 8006e9e:	60d0      	str	r0, [r2, #12]
 8006ea0:	68d0      	ldr	r0, [r2, #12]
 8006ea2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006ea6:	f020 0010 	bic.w	r0, r0, #16
 8006eaa:	60d0      	str	r0, [r2, #12]
 8006eac:	68ca      	ldr	r2, [r1, #12]
 8006eae:	202b      	movs	r0, #43	; 0x2b
 8006eb0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006eb4:	60ca      	str	r2, [r1, #12]
 8006eb6:	461a      	mov	r2, r3
 8006eb8:	8198      	strh	r0, [r3, #12]
 8006eba:	8913      	ldrh	r3, [r2, #8]
 8006ebc:	079b      	lsls	r3, r3, #30
 8006ebe:	d5fc      	bpl.n	8006eba <Lcd_Init+0x1806>
 8006ec0:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006ec4:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006ec8:	890a      	ldrh	r2, [r1, #8]
 8006eca:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006ece:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8006ed2:	b292      	uxth	r2, r2
 8006ed4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006ed8:	2a00      	cmp	r2, #0
 8006eda:	d1f5      	bne.n	8006ec8 <Lcd_Init+0x1814>
 8006edc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006ee0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006ee4:	68cc      	ldr	r4, [r1, #12]
 8006ee6:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8006eea:	f044 0410 	orr.w	r4, r4, #16
 8006eee:	60cc      	str	r4, [r1, #12]
 8006ef0:	68cc      	ldr	r4, [r1, #12]
 8006ef2:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8006ef6:	f024 0410 	bic.w	r4, r4, #16
 8006efa:	60cc      	str	r4, [r1, #12]
 8006efc:	68c4      	ldr	r4, [r0, #12]
 8006efe:	4619      	mov	r1, r3
 8006f00:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8006f04:	60c4      	str	r4, [r0, #12]
 8006f06:	819a      	strh	r2, [r3, #12]
 8006f08:	890b      	ldrh	r3, [r1, #8]
 8006f0a:	079f      	lsls	r7, r3, #30
 8006f0c:	d5fc      	bpl.n	8006f08 <Lcd_Init+0x1854>
 8006f0e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006f12:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006f16:	890a      	ldrh	r2, [r1, #8]
 8006f18:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006f1c:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8006f20:	b292      	uxth	r2, r2
 8006f22:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006f26:	2a00      	cmp	r2, #0
 8006f28:	d1f5      	bne.n	8006f16 <Lcd_Init+0x1862>
 8006f2a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8006f2e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006f32:	68cc      	ldr	r4, [r1, #12]
 8006f34:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8006f38:	f044 0410 	orr.w	r4, r4, #16
 8006f3c:	60cc      	str	r4, [r1, #12]
 8006f3e:	68cc      	ldr	r4, [r1, #12]
 8006f40:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8006f44:	f024 0410 	bic.w	r4, r4, #16
 8006f48:	60cc      	str	r4, [r1, #12]
 8006f4a:	68c4      	ldr	r4, [r0, #12]
 8006f4c:	4619      	mov	r1, r3
 8006f4e:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8006f52:	60c4      	str	r4, [r0, #12]
 8006f54:	819a      	strh	r2, [r3, #12]
 8006f56:	890b      	ldrh	r3, [r1, #8]
 8006f58:	079e      	lsls	r6, r3, #30
 8006f5a:	d5fc      	bpl.n	8006f56 <Lcd_Init+0x18a2>
 8006f5c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006f60:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006f64:	890a      	ldrh	r2, [r1, #8]
 8006f66:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006f6a:	0615      	lsls	r5, r2, #24
 8006f6c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006f70:	d4f8      	bmi.n	8006f64 <Lcd_Init+0x18b0>
 8006f72:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006f76:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006f7a:	68d0      	ldr	r0, [r2, #12]
 8006f7c:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006f80:	f040 0010 	orr.w	r0, r0, #16
 8006f84:	60d0      	str	r0, [r2, #12]
 8006f86:	68d0      	ldr	r0, [r2, #12]
 8006f88:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006f8c:	f020 0010 	bic.w	r0, r0, #16
 8006f90:	60d0      	str	r0, [r2, #12]
 8006f92:	68ca      	ldr	r2, [r1, #12]
 8006f94:	2001      	movs	r0, #1
 8006f96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006f9a:	60ca      	str	r2, [r1, #12]
 8006f9c:	461a      	mov	r2, r3
 8006f9e:	8198      	strh	r0, [r3, #12]
 8006fa0:	8913      	ldrh	r3, [r2, #8]
 8006fa2:	079c      	lsls	r4, r3, #30
 8006fa4:	d5fc      	bpl.n	8006fa0 <Lcd_Init+0x18ec>
 8006fa6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006faa:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006fae:	890a      	ldrh	r2, [r1, #8]
 8006fb0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006fb4:	0610      	lsls	r0, r2, #24
 8006fb6:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8006fba:	d4f8      	bmi.n	8006fae <Lcd_Init+0x18fa>
 8006fbc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006fc0:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8006fc4:	68d0      	ldr	r0, [r2, #12]
 8006fc6:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8006fca:	f040 0010 	orr.w	r0, r0, #16
 8006fce:	60d0      	str	r0, [r2, #12]
 8006fd0:	68d0      	ldr	r0, [r2, #12]
 8006fd2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006fd6:	f020 0010 	bic.w	r0, r0, #16
 8006fda:	60d0      	str	r0, [r2, #12]
 8006fdc:	68ca      	ldr	r2, [r1, #12]
 8006fde:	203f      	movs	r0, #63	; 0x3f
 8006fe0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006fe4:	60ca      	str	r2, [r1, #12]
 8006fe6:	461a      	mov	r2, r3
 8006fe8:	8198      	strh	r0, [r3, #12]
 8006fea:	8913      	ldrh	r3, [r2, #8]
 8006fec:	0799      	lsls	r1, r3, #30
 8006fee:	d5fc      	bpl.n	8006fea <Lcd_Init+0x1936>
 8006ff0:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8006ff4:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8006ff8:	890a      	ldrh	r2, [r1, #8]
 8006ffa:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8006ffe:	0612      	lsls	r2, r2, #24
 8007000:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007004:	d4f8      	bmi.n	8006ff8 <Lcd_Init+0x1944>
 8007006:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800700a:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800700e:	68d0      	ldr	r0, [r2, #12]
 8007010:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8007014:	f040 0010 	orr.w	r0, r0, #16
 8007018:	60d0      	str	r0, [r2, #12]
 800701a:	68d0      	ldr	r0, [r2, #12]
 800701c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8007020:	f020 0010 	bic.w	r0, r0, #16
 8007024:	60d0      	str	r0, [r2, #12]
 8007026:	68ca      	ldr	r2, [r1, #12]
 8007028:	202a      	movs	r0, #42	; 0x2a
 800702a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800702e:	60ca      	str	r2, [r1, #12]
 8007030:	461a      	mov	r2, r3
 8007032:	8198      	strh	r0, [r3, #12]
 8007034:	8913      	ldrh	r3, [r2, #8]
 8007036:	079f      	lsls	r7, r3, #30
 8007038:	d5fc      	bpl.n	8007034 <Lcd_Init+0x1980>
 800703a:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800703e:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8007042:	890a      	ldrh	r2, [r1, #8]
 8007044:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8007048:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800704c:	b292      	uxth	r2, r2
 800704e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007052:	2a00      	cmp	r2, #0
 8007054:	d1f5      	bne.n	8007042 <Lcd_Init+0x198e>
 8007056:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800705a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800705e:	68cc      	ldr	r4, [r1, #12]
 8007060:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8007064:	f044 0410 	orr.w	r4, r4, #16
 8007068:	60cc      	str	r4, [r1, #12]
 800706a:	68cc      	ldr	r4, [r1, #12]
 800706c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8007070:	f024 0410 	bic.w	r4, r4, #16
 8007074:	60cc      	str	r4, [r1, #12]
 8007076:	68c4      	ldr	r4, [r0, #12]
 8007078:	4619      	mov	r1, r3
 800707a:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 800707e:	60c4      	str	r4, [r0, #12]
 8007080:	819a      	strh	r2, [r3, #12]
 8007082:	890b      	ldrh	r3, [r1, #8]
 8007084:	079e      	lsls	r6, r3, #30
 8007086:	d5fc      	bpl.n	8007082 <Lcd_Init+0x19ce>
 8007088:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 800708c:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8007090:	890a      	ldrh	r2, [r1, #8]
 8007092:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8007096:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800709a:	b292      	uxth	r2, r2
 800709c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80070a0:	2a00      	cmp	r2, #0
 80070a2:	d1f5      	bne.n	8007090 <Lcd_Init+0x19dc>
 80070a4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80070a8:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80070ac:	68cc      	ldr	r4, [r1, #12]
 80070ae:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 80070b2:	f044 0410 	orr.w	r4, r4, #16
 80070b6:	60cc      	str	r4, [r1, #12]
 80070b8:	68cc      	ldr	r4, [r1, #12]
 80070ba:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80070be:	f024 0410 	bic.w	r4, r4, #16
 80070c2:	60cc      	str	r4, [r1, #12]
 80070c4:	68c4      	ldr	r4, [r0, #12]
 80070c6:	4619      	mov	r1, r3
 80070c8:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 80070cc:	60c4      	str	r4, [r0, #12]
 80070ce:	819a      	strh	r2, [r3, #12]
 80070d0:	890b      	ldrh	r3, [r1, #8]
 80070d2:	079d      	lsls	r5, r3, #30
 80070d4:	d5fc      	bpl.n	80070d0 <Lcd_Init+0x1a1c>
 80070d6:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80070da:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80070de:	890a      	ldrh	r2, [r1, #8]
 80070e0:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80070e4:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80070e8:	b292      	uxth	r2, r2
 80070ea:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80070ee:	2a00      	cmp	r2, #0
 80070f0:	d1f5      	bne.n	80070de <Lcd_Init+0x1a2a>
 80070f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80070f6:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80070fa:	68cc      	ldr	r4, [r1, #12]
 80070fc:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8007100:	f044 0410 	orr.w	r4, r4, #16
 8007104:	60cc      	str	r4, [r1, #12]
 8007106:	68cc      	ldr	r4, [r1, #12]
 8007108:	f2c4 0001 	movt	r0, #16385	; 0x4001
 800710c:	f024 0410 	bic.w	r4, r4, #16
 8007110:	60cc      	str	r4, [r1, #12]
 8007112:	68c4      	ldr	r4, [r0, #12]
 8007114:	4619      	mov	r1, r3
 8007116:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 800711a:	60c4      	str	r4, [r0, #12]
 800711c:	819a      	strh	r2, [r3, #12]
 800711e:	890b      	ldrh	r3, [r1, #8]
 8007120:	079c      	lsls	r4, r3, #30
 8007122:	d5fc      	bpl.n	800711e <Lcd_Init+0x1a6a>
 8007124:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8007128:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800712c:	890a      	ldrh	r2, [r1, #8]
 800712e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8007132:	0610      	lsls	r0, r2, #24
 8007134:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007138:	d4f8      	bmi.n	800712c <Lcd_Init+0x1a78>
 800713a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800713e:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8007142:	68d0      	ldr	r0, [r2, #12]
 8007144:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8007148:	f040 0010 	orr.w	r0, r0, #16
 800714c:	60d0      	str	r0, [r2, #12]
 800714e:	68d0      	ldr	r0, [r2, #12]
 8007150:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8007154:	f020 0010 	bic.w	r0, r0, #16
 8007158:	60d0      	str	r0, [r2, #12]
 800715a:	68ca      	ldr	r2, [r1, #12]
 800715c:	20ef      	movs	r0, #239	; 0xef
 800715e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007162:	60ca      	str	r2, [r1, #12]
 8007164:	461a      	mov	r2, r3
 8007166:	8198      	strh	r0, [r3, #12]
 8007168:	8913      	ldrh	r3, [r2, #8]
 800716a:	0799      	lsls	r1, r3, #30
 800716c:	d5fc      	bpl.n	8007168 <Lcd_Init+0x1ab4>
 800716e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8007172:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8007176:	890a      	ldrh	r2, [r1, #8]
 8007178:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800717c:	0612      	lsls	r2, r2, #24
 800717e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007182:	d4f8      	bmi.n	8007176 <Lcd_Init+0x1ac2>
 8007184:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007188:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800718c:	68d0      	ldr	r0, [r2, #12]
 800718e:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 8007192:	f040 0010 	orr.w	r0, r0, #16
 8007196:	60d0      	str	r0, [r2, #12]
 8007198:	68d0      	ldr	r0, [r2, #12]
 800719a:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800719e:	f020 0010 	bic.w	r0, r0, #16
 80071a2:	60d0      	str	r0, [r2, #12]
 80071a4:	68ca      	ldr	r2, [r1, #12]
 80071a6:	2011      	movs	r0, #17
 80071a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80071ac:	60ca      	str	r2, [r1, #12]
 80071ae:	461a      	mov	r2, r3
 80071b0:	8198      	strh	r0, [r3, #12]
 80071b2:	8913      	ldrh	r3, [r2, #8]
 80071b4:	079f      	lsls	r7, r3, #30
 80071b6:	d5fc      	bpl.n	80071b2 <Lcd_Init+0x1afe>
 80071b8:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80071bc:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80071c0:	8913      	ldrh	r3, [r2, #8]
 80071c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80071c6:	b29b      	uxth	r3, r3
 80071c8:	2b00      	cmp	r3, #0
 80071ca:	d1f9      	bne.n	80071c0 <Lcd_Init+0x1b0c>
 80071cc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80071d0:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80071d4:	68c8      	ldr	r0, [r1, #12]
 80071d6:	f647 72ff 	movw	r2, #32767	; 0x7fff
 80071da:	f040 0010 	orr.w	r0, r0, #16
 80071de:	60c8      	str	r0, [r1, #12]
 80071e0:	9300      	str	r3, [sp, #0]
 80071e2:	9b00      	ldr	r3, [sp, #0]
 80071e4:	f2c0 0207 	movt	r2, #7
 80071e8:	4293      	cmp	r3, r2
 80071ea:	dc05      	bgt.n	80071f8 <Lcd_Init+0x1b44>
 80071ec:	9b00      	ldr	r3, [sp, #0]
 80071ee:	3301      	adds	r3, #1
 80071f0:	9300      	str	r3, [sp, #0]
 80071f2:	9b00      	ldr	r3, [sp, #0]
 80071f4:	4293      	cmp	r3, r2
 80071f6:	ddf9      	ble.n	80071ec <Lcd_Init+0x1b38>
 80071f8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80071fc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007200:	68d9      	ldr	r1, [r3, #12]
 8007202:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8007206:	f021 0110 	bic.w	r1, r1, #16
 800720a:	60d9      	str	r1, [r3, #12]
 800720c:	f2c4 0201 	movt	r2, #16385	; 0x4001
 8007210:	68d0      	ldr	r0, [r2, #12]
 8007212:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8007216:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800721a:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 800721e:	2129      	movs	r1, #41	; 0x29
 8007220:	60d0      	str	r0, [r2, #12]
 8007222:	461a      	mov	r2, r3
 8007224:	8199      	strh	r1, [r3, #12]
 8007226:	8913      	ldrh	r3, [r2, #8]
 8007228:	079e      	lsls	r6, r3, #30
 800722a:	d5fc      	bpl.n	8007226 <Lcd_Init+0x1b72>
 800722c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8007230:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8007234:	890a      	ldrh	r2, [r1, #8]
 8007236:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800723a:	0615      	lsls	r5, r2, #24
 800723c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007240:	d4f8      	bmi.n	8007234 <Lcd_Init+0x1b80>
 8007242:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007246:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800724a:	68c8      	ldr	r0, [r1, #12]
 800724c:	f240 52a0 	movw	r2, #1440	; 0x5a0
 8007250:	f2c2 0200 	movt	r2, #8192	; 0x2000
 8007254:	f040 0c10 	orr.w	ip, r0, #16
 8007258:	f04f 0e03 	mov.w	lr, #3
 800725c:	20f0      	movs	r0, #240	; 0xf0
 800725e:	272a      	movs	r7, #42	; 0x2a
 8007260:	262b      	movs	r6, #43	; 0x2b
 8007262:	252c      	movs	r5, #44	; 0x2c
 8007264:	f44f 74a0 	mov.w	r4, #320	; 0x140
 8007268:	f8c1 c00c 	str.w	ip, [r1, #12]
 800726c:	f882 e004 	strb.w	lr, [r2, #4]
 8007270:	8117      	strh	r7, [r2, #8]
 8007272:	8156      	strh	r6, [r2, #10]
 8007274:	80d5      	strh	r5, [r2, #6]
 8007276:	8014      	strh	r4, [r2, #0]
 8007278:	8050      	strh	r0, [r2, #2]
 800727a:	68c8      	ldr	r0, [r1, #12]
 800727c:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8007280:	f020 0010 	bic.w	r0, r0, #16
 8007284:	60c8      	str	r0, [r1, #12]
 8007286:	f2c4 0201 	movt	r2, #16385	; 0x4001
 800728a:	68d0      	ldr	r0, [r2, #12]
 800728c:	2136      	movs	r1, #54	; 0x36
 800728e:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 8007292:	60d0      	str	r0, [r2, #12]
 8007294:	461a      	mov	r2, r3
 8007296:	8199      	strh	r1, [r3, #12]
 8007298:	8913      	ldrh	r3, [r2, #8]
 800729a:	079c      	lsls	r4, r3, #30
 800729c:	d5fc      	bpl.n	8007298 <Lcd_Init+0x1be4>
 800729e:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80072a2:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80072a6:	890a      	ldrh	r2, [r1, #8]
 80072a8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80072ac:	0610      	lsls	r0, r2, #24
 80072ae:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80072b2:	d4f8      	bmi.n	80072a6 <Lcd_Init+0x1bf2>
 80072b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80072b8:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80072bc:	68d0      	ldr	r0, [r2, #12]
 80072be:	f44f 6140 	mov.w	r1, #3072	; 0xc00
 80072c2:	f040 0010 	orr.w	r0, r0, #16
 80072c6:	60d0      	str	r0, [r2, #12]
 80072c8:	68d0      	ldr	r0, [r2, #12]
 80072ca:	f2c4 0101 	movt	r1, #16385	; 0x4001
 80072ce:	f020 0010 	bic.w	r0, r0, #16
 80072d2:	60d0      	str	r0, [r2, #12]
 80072d4:	68ca      	ldr	r2, [r1, #12]
 80072d6:	20a8      	movs	r0, #168	; 0xa8
 80072d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072dc:	60ca      	str	r2, [r1, #12]
 80072de:	461a      	mov	r2, r3
 80072e0:	8198      	strh	r0, [r3, #12]
 80072e2:	8913      	ldrh	r3, [r2, #8]
 80072e4:	0799      	lsls	r1, r3, #30
 80072e6:	d5fc      	bpl.n	80072e2 <Lcd_Init+0x1c2e>
 80072e8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80072ec:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80072f0:	891c      	ldrh	r4, [r3, #8]
 80072f2:	f004 0480 	and.w	r4, r4, #128	; 0x80
 80072f6:	b2a4      	uxth	r4, r4
 80072f8:	2c00      	cmp	r4, #0
 80072fa:	d1f9      	bne.n	80072f0 <Lcd_Init+0x1c3c>
 80072fc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007300:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007304:	68da      	ldr	r2, [r3, #12]
 8007306:	4620      	mov	r0, r4
 8007308:	f042 0210 	orr.w	r2, r2, #16
 800730c:	60da      	str	r2, [r3, #12]
 800730e:	f7fe f927 	bl	8005560 <Lcd_Draw_Back_Color>
 8007312:	9401      	str	r4, [sp, #4]
 8007314:	9b01      	ldr	r3, [sp, #4]
 8007316:	f64b 72ff 	movw	r2, #49151	; 0xbfff
 800731a:	f2c0 0212 	movt	r2, #18
 800731e:	4293      	cmp	r3, r2
 8007320:	dc05      	bgt.n	800732e <Lcd_Init+0x1c7a>
 8007322:	9b01      	ldr	r3, [sp, #4]
 8007324:	3301      	adds	r3, #1
 8007326:	9301      	str	r3, [sp, #4]
 8007328:	9b01      	ldr	r3, [sp, #4]
 800732a:	4293      	cmp	r3, r2
 800732c:	ddf9      	ble.n	8007322 <Lcd_Init+0x1c6e>
 800732e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007332:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007336:	68da      	ldr	r2, [r3, #12]
 8007338:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800733c:	60da      	str	r2, [r3, #12]
 800733e:	b005      	add	sp, #20
 8007340:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007342:	bf00      	nop

08007344 <Lcd_Put_Pixel>:
 8007344:	b4f0      	push	{r4, r5, r6, r7}
 8007346:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800734a:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800734e:	68df      	ldr	r7, [r3, #12]
 8007350:	f240 54a0 	movw	r4, #1440	; 0x5a0
 8007354:	f027 0710 	bic.w	r7, r7, #16
 8007358:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800735c:	f44f 6540 	mov.w	r5, #3072	; 0xc00
 8007360:	8926      	ldrh	r6, [r4, #8]
 8007362:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8007366:	60df      	str	r7, [r3, #12]
 8007368:	68ef      	ldr	r7, [r5, #12]
 800736a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800736e:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007372:	b2f6      	uxtb	r6, r6
 8007374:	f427 7700 	bic.w	r7, r7, #512	; 0x200
 8007378:	60ef      	str	r7, [r5, #12]
 800737a:	461d      	mov	r5, r3
 800737c:	819e      	strh	r6, [r3, #12]
 800737e:	892b      	ldrh	r3, [r5, #8]
 8007380:	079b      	lsls	r3, r3, #30
 8007382:	d5fc      	bpl.n	800737e <Lcd_Put_Pixel+0x3a>
 8007384:	f44f 5640 	mov.w	r6, #12288	; 0x3000
 8007388:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800738c:	8935      	ldrh	r5, [r6, #8]
 800738e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8007392:	062f      	lsls	r7, r5, #24
 8007394:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007398:	d4f8      	bmi.n	800738c <Lcd_Put_Pixel+0x48>
 800739a:	f44f 6500 	mov.w	r5, #2048	; 0x800
 800739e:	f2c4 0501 	movt	r5, #16385	; 0x4001
 80073a2:	68ef      	ldr	r7, [r5, #12]
 80073a4:	f44f 6640 	mov.w	r6, #3072	; 0xc00
 80073a8:	f047 0710 	orr.w	r7, r7, #16
 80073ac:	60ef      	str	r7, [r5, #12]
 80073ae:	68ef      	ldr	r7, [r5, #12]
 80073b0:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80073b4:	f027 0710 	bic.w	r7, r7, #16
 80073b8:	60ef      	str	r7, [r5, #12]
 80073ba:	68f5      	ldr	r5, [r6, #12]
 80073bc:	0a07      	lsrs	r7, r0, #8
 80073be:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 80073c2:	60f5      	str	r5, [r6, #12]
 80073c4:	461d      	mov	r5, r3
 80073c6:	819f      	strh	r7, [r3, #12]
 80073c8:	892b      	ldrh	r3, [r5, #8]
 80073ca:	079e      	lsls	r6, r3, #30
 80073cc:	d5fc      	bpl.n	80073c8 <Lcd_Put_Pixel+0x84>
 80073ce:	f44f 5640 	mov.w	r6, #12288	; 0x3000
 80073d2:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80073d6:	8935      	ldrh	r5, [r6, #8]
 80073d8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80073dc:	062d      	lsls	r5, r5, #24
 80073de:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80073e2:	d4f8      	bmi.n	80073d6 <Lcd_Put_Pixel+0x92>
 80073e4:	f44f 6500 	mov.w	r5, #2048	; 0x800
 80073e8:	f2c4 0501 	movt	r5, #16385	; 0x4001
 80073ec:	f8d5 c00c 	ldr.w	ip, [r5, #12]
 80073f0:	f44f 6640 	mov.w	r6, #3072	; 0xc00
 80073f4:	f04c 0c10 	orr.w	ip, ip, #16
 80073f8:	f8c5 c00c 	str.w	ip, [r5, #12]
 80073fc:	f8d5 c00c 	ldr.w	ip, [r5, #12]
 8007400:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8007404:	f02c 0c10 	bic.w	ip, ip, #16
 8007408:	f8c5 c00c 	str.w	ip, [r5, #12]
 800740c:	68f5      	ldr	r5, [r6, #12]
 800740e:	b2c0      	uxtb	r0, r0
 8007410:	f445 7500 	orr.w	r5, r5, #512	; 0x200
 8007414:	60f5      	str	r5, [r6, #12]
 8007416:	461d      	mov	r5, r3
 8007418:	8198      	strh	r0, [r3, #12]
 800741a:	892b      	ldrh	r3, [r5, #8]
 800741c:	079e      	lsls	r6, r3, #30
 800741e:	d5fc      	bpl.n	800741a <Lcd_Put_Pixel+0xd6>
 8007420:	f44f 5640 	mov.w	r6, #12288	; 0x3000
 8007424:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8007428:	8935      	ldrh	r5, [r6, #8]
 800742a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800742e:	062d      	lsls	r5, r5, #24
 8007430:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007434:	d4f8      	bmi.n	8007428 <Lcd_Put_Pixel+0xe4>
 8007436:	f44f 6500 	mov.w	r5, #2048	; 0x800
 800743a:	f2c4 0501 	movt	r5, #16385	; 0x4001
 800743e:	f8d5 c00c 	ldr.w	ip, [r5, #12]
 8007442:	f44f 6640 	mov.w	r6, #3072	; 0xc00
 8007446:	f04c 0c10 	orr.w	ip, ip, #16
 800744a:	f8c5 c00c 	str.w	ip, [r5, #12]
 800744e:	f8d5 c00c 	ldr.w	ip, [r5, #12]
 8007452:	f2c4 0601 	movt	r6, #16385	; 0x4001
 8007456:	f02c 0c10 	bic.w	ip, ip, #16
 800745a:	f8c5 c00c 	str.w	ip, [r5, #12]
 800745e:	f8d6 c00c 	ldr.w	ip, [r6, #12]
 8007462:	461d      	mov	r5, r3
 8007464:	f44c 7c00 	orr.w	ip, ip, #512	; 0x200
 8007468:	f8c6 c00c 	str.w	ip, [r6, #12]
 800746c:	819f      	strh	r7, [r3, #12]
 800746e:	892b      	ldrh	r3, [r5, #8]
 8007470:	079e      	lsls	r6, r3, #30
 8007472:	d5fc      	bpl.n	800746e <Lcd_Put_Pixel+0x12a>
 8007474:	f44f 5640 	mov.w	r6, #12288	; 0x3000
 8007478:	f2c4 0601 	movt	r6, #16385	; 0x4001
 800747c:	8935      	ldrh	r5, [r6, #8]
 800747e:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8007482:	062d      	lsls	r5, r5, #24
 8007484:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007488:	d4f8      	bmi.n	800747c <Lcd_Put_Pixel+0x138>
 800748a:	f44f 6500 	mov.w	r5, #2048	; 0x800
 800748e:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8007492:	68ef      	ldr	r7, [r5, #12]
 8007494:	f44f 6640 	mov.w	r6, #3072	; 0xc00
 8007498:	f047 0710 	orr.w	r7, r7, #16
 800749c:	60ef      	str	r7, [r5, #12]
 800749e:	68ef      	ldr	r7, [r5, #12]
 80074a0:	f2c4 0601 	movt	r6, #16385	; 0x4001
 80074a4:	f027 0710 	bic.w	r7, r7, #16
 80074a8:	60ef      	str	r7, [r5, #12]
 80074aa:	68f7      	ldr	r7, [r6, #12]
 80074ac:	461d      	mov	r5, r3
 80074ae:	f447 7700 	orr.w	r7, r7, #512	; 0x200
 80074b2:	60f7      	str	r7, [r6, #12]
 80074b4:	8198      	strh	r0, [r3, #12]
 80074b6:	892b      	ldrh	r3, [r5, #8]
 80074b8:	079f      	lsls	r7, r3, #30
 80074ba:	d5fc      	bpl.n	80074b6 <Lcd_Put_Pixel+0x172>
 80074bc:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 80074c0:	f2c4 0501 	movt	r5, #16385	; 0x4001
 80074c4:	8928      	ldrh	r0, [r5, #8]
 80074c6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80074ca:	0606      	lsls	r6, r0, #24
 80074cc:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80074d0:	d4f8      	bmi.n	80074c4 <Lcd_Put_Pixel+0x180>
 80074d2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80074d6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80074da:	68c6      	ldr	r6, [r0, #12]
 80074dc:	f44f 6540 	mov.w	r5, #3072	; 0xc00
 80074e0:	f046 0610 	orr.w	r6, r6, #16
 80074e4:	60c6      	str	r6, [r0, #12]
 80074e6:	68c7      	ldr	r7, [r0, #12]
 80074e8:	8966      	ldrh	r6, [r4, #10]
 80074ea:	f027 0710 	bic.w	r7, r7, #16
 80074ee:	60c7      	str	r7, [r0, #12]
 80074f0:	f2c4 0501 	movt	r5, #16385	; 0x4001
 80074f4:	68e8      	ldr	r0, [r5, #12]
 80074f6:	b2f6      	uxtb	r6, r6
 80074f8:	f420 7000 	bic.w	r0, r0, #512	; 0x200
 80074fc:	60e8      	str	r0, [r5, #12]
 80074fe:	4618      	mov	r0, r3
 8007500:	819e      	strh	r6, [r3, #12]
 8007502:	8903      	ldrh	r3, [r0, #8]
 8007504:	079d      	lsls	r5, r3, #30
 8007506:	d5fc      	bpl.n	8007502 <Lcd_Put_Pixel+0x1be>
 8007508:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 800750c:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8007510:	8928      	ldrh	r0, [r5, #8]
 8007512:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8007516:	0600      	lsls	r0, r0, #24
 8007518:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800751c:	d4f8      	bmi.n	8007510 <Lcd_Put_Pixel+0x1cc>
 800751e:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007522:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8007526:	68c6      	ldr	r6, [r0, #12]
 8007528:	f44f 6540 	mov.w	r5, #3072	; 0xc00
 800752c:	f046 0610 	orr.w	r6, r6, #16
 8007530:	60c6      	str	r6, [r0, #12]
 8007532:	68c6      	ldr	r6, [r0, #12]
 8007534:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8007538:	f026 0610 	bic.w	r6, r6, #16
 800753c:	60c6      	str	r6, [r0, #12]
 800753e:	68e8      	ldr	r0, [r5, #12]
 8007540:	0a0e      	lsrs	r6, r1, #8
 8007542:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 8007546:	60e8      	str	r0, [r5, #12]
 8007548:	4618      	mov	r0, r3
 800754a:	819e      	strh	r6, [r3, #12]
 800754c:	8903      	ldrh	r3, [r0, #8]
 800754e:	079b      	lsls	r3, r3, #30
 8007550:	d5fc      	bpl.n	800754c <Lcd_Put_Pixel+0x208>
 8007552:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 8007556:	f2c4 0501 	movt	r5, #16385	; 0x4001
 800755a:	8928      	ldrh	r0, [r5, #8]
 800755c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8007560:	0607      	lsls	r7, r0, #24
 8007562:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007566:	d4f8      	bmi.n	800755a <Lcd_Put_Pixel+0x216>
 8007568:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800756c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8007570:	68c7      	ldr	r7, [r0, #12]
 8007572:	f44f 6540 	mov.w	r5, #3072	; 0xc00
 8007576:	f047 0710 	orr.w	r7, r7, #16
 800757a:	60c7      	str	r7, [r0, #12]
 800757c:	68c7      	ldr	r7, [r0, #12]
 800757e:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8007582:	f027 0710 	bic.w	r7, r7, #16
 8007586:	60c7      	str	r7, [r0, #12]
 8007588:	68e8      	ldr	r0, [r5, #12]
 800758a:	b2c9      	uxtb	r1, r1
 800758c:	f440 7000 	orr.w	r0, r0, #512	; 0x200
 8007590:	60e8      	str	r0, [r5, #12]
 8007592:	4618      	mov	r0, r3
 8007594:	8199      	strh	r1, [r3, #12]
 8007596:	8903      	ldrh	r3, [r0, #8]
 8007598:	079d      	lsls	r5, r3, #30
 800759a:	d5fc      	bpl.n	8007596 <Lcd_Put_Pixel+0x252>
 800759c:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 80075a0:	f2c4 0501 	movt	r5, #16385	; 0x4001
 80075a4:	8928      	ldrh	r0, [r5, #8]
 80075a6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80075aa:	0600      	lsls	r0, r0, #24
 80075ac:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80075b0:	d4f8      	bmi.n	80075a4 <Lcd_Put_Pixel+0x260>
 80075b2:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80075b6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80075ba:	68c7      	ldr	r7, [r0, #12]
 80075bc:	f44f 6540 	mov.w	r5, #3072	; 0xc00
 80075c0:	f047 0710 	orr.w	r7, r7, #16
 80075c4:	60c7      	str	r7, [r0, #12]
 80075c6:	68c7      	ldr	r7, [r0, #12]
 80075c8:	f2c4 0501 	movt	r5, #16385	; 0x4001
 80075cc:	f027 0710 	bic.w	r7, r7, #16
 80075d0:	60c7      	str	r7, [r0, #12]
 80075d2:	68ef      	ldr	r7, [r5, #12]
 80075d4:	4618      	mov	r0, r3
 80075d6:	f447 7700 	orr.w	r7, r7, #512	; 0x200
 80075da:	60ef      	str	r7, [r5, #12]
 80075dc:	819e      	strh	r6, [r3, #12]
 80075de:	8903      	ldrh	r3, [r0, #8]
 80075e0:	079b      	lsls	r3, r3, #30
 80075e2:	d5fc      	bpl.n	80075de <Lcd_Put_Pixel+0x29a>
 80075e4:	f44f 5540 	mov.w	r5, #12288	; 0x3000
 80075e8:	f2c4 0501 	movt	r5, #16385	; 0x4001
 80075ec:	8928      	ldrh	r0, [r5, #8]
 80075ee:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80075f2:	0607      	lsls	r7, r0, #24
 80075f4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80075f8:	d4f8      	bmi.n	80075ec <Lcd_Put_Pixel+0x2a8>
 80075fa:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80075fe:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8007602:	68c6      	ldr	r6, [r0, #12]
 8007604:	f44f 6540 	mov.w	r5, #3072	; 0xc00
 8007608:	f046 0610 	orr.w	r6, r6, #16
 800760c:	60c6      	str	r6, [r0, #12]
 800760e:	68c6      	ldr	r6, [r0, #12]
 8007610:	f2c4 0501 	movt	r5, #16385	; 0x4001
 8007614:	f026 0610 	bic.w	r6, r6, #16
 8007618:	60c6      	str	r6, [r0, #12]
 800761a:	68ee      	ldr	r6, [r5, #12]
 800761c:	4618      	mov	r0, r3
 800761e:	f446 7600 	orr.w	r6, r6, #512	; 0x200
 8007622:	60ee      	str	r6, [r5, #12]
 8007624:	8199      	strh	r1, [r3, #12]
 8007626:	8903      	ldrh	r3, [r0, #8]
 8007628:	079e      	lsls	r6, r3, #30
 800762a:	d5fc      	bpl.n	8007626 <Lcd_Put_Pixel+0x2e2>
 800762c:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 8007630:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8007634:	8901      	ldrh	r1, [r0, #8]
 8007636:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800763a:	060d      	lsls	r5, r1, #24
 800763c:	f2c4 0301 	movt	r3, #16385	; 0x4001
 8007640:	d4f8      	bmi.n	8007634 <Lcd_Put_Pixel+0x2f0>
 8007642:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007646:	f2c4 0101 	movt	r1, #16385	; 0x4001
 800764a:	68cd      	ldr	r5, [r1, #12]
 800764c:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8007650:	f045 0510 	orr.w	r5, r5, #16
 8007654:	60cd      	str	r5, [r1, #12]
 8007656:	68cd      	ldr	r5, [r1, #12]
 8007658:	88e4      	ldrh	r4, [r4, #6]
 800765a:	f025 0510 	bic.w	r5, r5, #16
 800765e:	60cd      	str	r5, [r1, #12]
 8007660:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8007664:	68c1      	ldr	r1, [r0, #12]
 8007666:	b2e4      	uxtb	r4, r4
 8007668:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 800766c:	60c1      	str	r1, [r0, #12]
 800766e:	4619      	mov	r1, r3
 8007670:	819c      	strh	r4, [r3, #12]
 8007672:	890b      	ldrh	r3, [r1, #8]
 8007674:	0798      	lsls	r0, r3, #30
 8007676:	d5fc      	bpl.n	8007672 <Lcd_Put_Pixel+0x32e>
 8007678:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 800767c:	f2c4 0001 	movt	r0, #16385	; 0x4001
 8007680:	8901      	ldrh	r1, [r0, #8]
 8007682:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8007686:	0609      	lsls	r1, r1, #24
 8007688:	f2c4 0301 	movt	r3, #16385	; 0x4001
 800768c:	d4f8      	bmi.n	8007680 <Lcd_Put_Pixel+0x33c>
 800768e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8007692:	f2c4 0101 	movt	r1, #16385	; 0x4001
 8007696:	68cc      	ldr	r4, [r1, #12]
 8007698:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800769c:	f044 0410 	orr.w	r4, r4, #16
 80076a0:	60cc      	str	r4, [r1, #12]
 80076a2:	68cc      	ldr	r4, [r1, #12]
 80076a4:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80076a8:	f024 0410 	bic.w	r4, r4, #16
 80076ac:	60cc      	str	r4, [r1, #12]
 80076ae:	68c1      	ldr	r1, [r0, #12]
 80076b0:	0a14      	lsrs	r4, r2, #8
 80076b2:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80076b6:	60c1      	str	r1, [r0, #12]
 80076b8:	4619      	mov	r1, r3
 80076ba:	819c      	strh	r4, [r3, #12]
 80076bc:	890b      	ldrh	r3, [r1, #8]
 80076be:	079b      	lsls	r3, r3, #30
 80076c0:	d5fc      	bpl.n	80076bc <Lcd_Put_Pixel+0x378>
 80076c2:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 80076c6:	f2c4 0001 	movt	r0, #16385	; 0x4001
 80076ca:	8901      	ldrh	r1, [r0, #8]
 80076cc:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80076d0:	060f      	lsls	r7, r1, #24
 80076d2:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80076d6:	d4f8      	bmi.n	80076ca <Lcd_Put_Pixel+0x386>
 80076d8:	b2d2      	uxtb	r2, r2
 80076da:	819a      	strh	r2, [r3, #12]
 80076dc:	891a      	ldrh	r2, [r3, #8]
 80076de:	0796      	lsls	r6, r2, #30
 80076e0:	d5fc      	bpl.n	80076dc <Lcd_Put_Pixel+0x398>
 80076e2:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 80076e6:	f2c4 0201 	movt	r2, #16385	; 0x4001
 80076ea:	8913      	ldrh	r3, [r2, #8]
 80076ec:	061d      	lsls	r5, r3, #24
 80076ee:	d4fc      	bmi.n	80076ea <Lcd_Put_Pixel+0x3a6>
 80076f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80076f4:	f2c4 0301 	movt	r3, #16385	; 0x4001
 80076f8:	68da      	ldr	r2, [r3, #12]
 80076fa:	f042 0210 	orr.w	r2, r2, #16
 80076fe:	60da      	str	r2, [r3, #12]
 8007700:	bcf0      	pop	{r4, r5, r6, r7}
 8007702:	4770      	bx	lr

08007704 <atoi>:
 8007704:	2100      	movs	r1, #0
 8007706:	220a      	movs	r2, #10
 8007708:	f000 b8d2 	b.w	80078b0 <strtol>

0800770c <_atoi_r>:
 800770c:	2200      	movs	r2, #0
 800770e:	230a      	movs	r3, #10
 8007710:	f000 b830 	b.w	8007774 <_strtol_r>

08007714 <strlen>:
 8007714:	f020 0103 	bic.w	r1, r0, #3
 8007718:	f010 0003 	ands.w	r0, r0, #3
 800771c:	f1c0 0000 	rsb	r0, r0, #0
 8007720:	f851 3b04 	ldr.w	r3, [r1], #4
 8007724:	f100 0c04 	add.w	ip, r0, #4
 8007728:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800772c:	f06f 0200 	mvn.w	r2, #0
 8007730:	bf1c      	itt	ne
 8007732:	fa22 f20c 	lsrne.w	r2, r2, ip
 8007736:	4313      	orrne	r3, r2
 8007738:	f04f 0c01 	mov.w	ip, #1
 800773c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
 8007740:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
 8007744:	eba3 020c 	sub.w	r2, r3, ip
 8007748:	ea22 0203 	bic.w	r2, r2, r3
 800774c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
 8007750:	bf04      	itt	eq
 8007752:	f851 3b04 	ldreq.w	r3, [r1], #4
 8007756:	3004      	addeq	r0, #4
 8007758:	d0f4      	beq.n	8007744 <strlen+0x30>
 800775a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800775e:	bf1f      	itttt	ne
 8007760:	3001      	addne	r0, #1
 8007762:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
 8007766:	3001      	addne	r0, #1
 8007768:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
 800776c:	bf18      	it	ne
 800776e:	3001      	addne	r0, #1
 8007770:	4770      	bx	lr
 8007772:	bf00      	nop

08007774 <_strtol_r>:
 8007774:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007778:	f240 0404 	movw	r4, #4
 800777c:	b085      	sub	sp, #20
 800777e:	f2c2 0400 	movt	r4, #8192	; 0x2000
 8007782:	468c      	mov	ip, r1
 8007784:	4699      	mov	r9, r3
 8007786:	9003      	str	r0, [sp, #12]
 8007788:	4608      	mov	r0, r1
 800778a:	f8d4 8000 	ldr.w	r8, [r4]
 800778e:	e000      	b.n	8007792 <_strtol_r+0x1e>
 8007790:	4620      	mov	r0, r4
 8007792:	4604      	mov	r4, r0
 8007794:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007798:	eb08 0305 	add.w	r3, r8, r5
 800779c:	7859      	ldrb	r1, [r3, #1]
 800779e:	f001 0108 	and.w	r1, r1, #8
 80077a2:	f001 03ff 	and.w	r3, r1, #255	; 0xff
 80077a6:	2900      	cmp	r1, #0
 80077a8:	d1f2      	bne.n	8007790 <_strtol_r+0x1c>
 80077aa:	2d2d      	cmp	r5, #45	; 0x2d
 80077ac:	d076      	beq.n	800789c <_strtol_r+0x128>
 80077ae:	2d2b      	cmp	r5, #43	; 0x2b
 80077b0:	bf04      	itt	eq
 80077b2:	1c84      	addeq	r4, r0, #2
 80077b4:	7845      	ldrbeq	r5, [r0, #1]
 80077b6:	f039 0110 	bics.w	r1, r9, #16
 80077ba:	d112      	bne.n	80077e2 <_strtol_r+0x6e>
 80077bc:	f1d9 0101 	rsbs	r1, r9, #1
 80077c0:	bf38      	it	cc
 80077c2:	2100      	movcc	r1, #0
 80077c4:	2d30      	cmp	r5, #48	; 0x30
 80077c6:	d004      	beq.n	80077d2 <_strtol_r+0x5e>
 80077c8:	b159      	cbz	r1, 80077e2 <_strtol_r+0x6e>
 80077ca:	f04f 090a 	mov.w	r9, #10
 80077ce:	46cb      	mov	fp, r9
 80077d0:	e008      	b.n	80077e4 <_strtol_r+0x70>
 80077d2:	7820      	ldrb	r0, [r4, #0]
 80077d4:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80077d8:	2858      	cmp	r0, #88	; 0x58
 80077da:	d063      	beq.n	80078a4 <_strtol_r+0x130>
 80077dc:	b109      	cbz	r1, 80077e2 <_strtol_r+0x6e>
 80077de:	f04f 0908 	mov.w	r9, #8
 80077e2:	46cb      	mov	fp, r9
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	4659      	mov	r1, fp
 80077e8:	bf0c      	ite	eq
 80077ea:	f06f 4600 	mvneq.w	r6, #2147483648	; 0x80000000
 80077ee:	f04f 4600 	movne.w	r6, #2147483648	; 0x80000000
 80077f2:	9200      	str	r2, [sp, #0]
 80077f4:	4630      	mov	r0, r6
 80077f6:	9302      	str	r3, [sp, #8]
 80077f8:	f8cd c004 	str.w	ip, [sp, #4]
 80077fc:	f005 f896 	bl	800c92c <__aeabi_uidivmod>
 8007800:	2700      	movs	r7, #0
 8007802:	4630      	mov	r0, r6
 8007804:	468a      	mov	sl, r1
 8007806:	4659      	mov	r1, fp
 8007808:	f004 ff62 	bl	800c6d0 <__aeabi_uidiv>
 800780c:	4639      	mov	r1, r7
 800780e:	9b02      	ldr	r3, [sp, #8]
 8007810:	e89d 1004 	ldmia.w	sp, {r2, ip}
 8007814:	e00c      	b.n	8007830 <_strtol_r+0xbc>
 8007816:	4555      	cmp	r5, sl
 8007818:	bfd4      	ite	le
 800781a:	2600      	movle	r6, #0
 800781c:	2601      	movgt	r6, #1
 800781e:	4281      	cmp	r1, r0
 8007820:	bf18      	it	ne
 8007822:	2600      	movne	r6, #0
 8007824:	b9ee      	cbnz	r6, 8007862 <_strtol_r+0xee>
 8007826:	fb0b 5101 	mla	r1, fp, r1, r5
 800782a:	2701      	movs	r7, #1
 800782c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007830:	eb08 0605 	add.w	r6, r8, r5
 8007834:	7876      	ldrb	r6, [r6, #1]
 8007836:	f016 0f04 	tst.w	r6, #4
 800783a:	bf18      	it	ne
 800783c:	3d30      	subne	r5, #48	; 0x30
 800783e:	d107      	bne.n	8007850 <_strtol_r+0xdc>
 8007840:	f016 0603 	ands.w	r6, r6, #3
 8007844:	d010      	beq.n	8007868 <_strtol_r+0xf4>
 8007846:	2e01      	cmp	r6, #1
 8007848:	bf14      	ite	ne
 800784a:	2657      	movne	r6, #87	; 0x57
 800784c:	2637      	moveq	r6, #55	; 0x37
 800784e:	1bad      	subs	r5, r5, r6
 8007850:	45a9      	cmp	r9, r5
 8007852:	dd09      	ble.n	8007868 <_strtol_r+0xf4>
 8007854:	4281      	cmp	r1, r0
 8007856:	bf94      	ite	ls
 8007858:	2600      	movls	r6, #0
 800785a:	2601      	movhi	r6, #1
 800785c:	ea56 77d7 	orrs.w	r7, r6, r7, lsr #31
 8007860:	d0d9      	beq.n	8007816 <_strtol_r+0xa2>
 8007862:	f04f 37ff 	mov.w	r7, #4294967295
 8007866:	e7e1      	b.n	800782c <_strtol_r+0xb8>
 8007868:	1c78      	adds	r0, r7, #1
 800786a:	d008      	beq.n	800787e <_strtol_r+0x10a>
 800786c:	b9a3      	cbnz	r3, 8007898 <_strtol_r+0x124>
 800786e:	4608      	mov	r0, r1
 8007870:	b112      	cbz	r2, 8007878 <_strtol_r+0x104>
 8007872:	b97f      	cbnz	r7, 8007894 <_strtol_r+0x120>
 8007874:	4664      	mov	r4, ip
 8007876:	6014      	str	r4, [r2, #0]
 8007878:	b005      	add	sp, #20
 800787a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800787e:	9903      	ldr	r1, [sp, #12]
 8007880:	2b00      	cmp	r3, #0
 8007882:	bf0c      	ite	eq
 8007884:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8007888:	f04f 4000 	movne.w	r0, #2147483648	; 0x80000000
 800788c:	2322      	movs	r3, #34	; 0x22
 800788e:	600b      	str	r3, [r1, #0]
 8007890:	2a00      	cmp	r2, #0
 8007892:	d0f1      	beq.n	8007878 <_strtol_r+0x104>
 8007894:	3c01      	subs	r4, #1
 8007896:	e7ee      	b.n	8007876 <_strtol_r+0x102>
 8007898:	4249      	negs	r1, r1
 800789a:	e7e8      	b.n	800786e <_strtol_r+0xfa>
 800789c:	1c84      	adds	r4, r0, #2
 800789e:	7845      	ldrb	r5, [r0, #1]
 80078a0:	2301      	movs	r3, #1
 80078a2:	e788      	b.n	80077b6 <_strtol_r+0x42>
 80078a4:	f04f 0910 	mov.w	r9, #16
 80078a8:	7865      	ldrb	r5, [r4, #1]
 80078aa:	46cb      	mov	fp, r9
 80078ac:	3402      	adds	r4, #2
 80078ae:	e799      	b.n	80077e4 <_strtol_r+0x70>

080078b0 <strtol>:
 80078b0:	b430      	push	{r4, r5}
 80078b2:	f240 0408 	movw	r4, #8
 80078b6:	f2c2 0400 	movt	r4, #8192	; 0x2000
 80078ba:	460d      	mov	r5, r1
 80078bc:	4613      	mov	r3, r2
 80078be:	4601      	mov	r1, r0
 80078c0:	462a      	mov	r2, r5
 80078c2:	6820      	ldr	r0, [r4, #0]
 80078c4:	bc30      	pop	{r4, r5}
 80078c6:	f7ff bf55 	b.w	8007774 <_strtol_r>
 80078ca:	bf00      	nop

080078cc <_vsprintf_r>:
 80078cc:	b530      	push	{r4, r5, lr}
 80078ce:	b09b      	sub	sp, #108	; 0x6c
 80078d0:	460c      	mov	r4, r1
 80078d2:	4669      	mov	r1, sp
 80078d4:	9400      	str	r4, [sp, #0]
 80078d6:	f44f 7502 	mov.w	r5, #520	; 0x208
 80078da:	9404      	str	r4, [sp, #16]
 80078dc:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 80078e0:	f8ad 500c 	strh.w	r5, [sp, #12]
 80078e4:	f64f 75ff 	movw	r5, #65535	; 0xffff
 80078e8:	9402      	str	r4, [sp, #8]
 80078ea:	9405      	str	r4, [sp, #20]
 80078ec:	f8ad 500e 	strh.w	r5, [sp, #14]
 80078f0:	f000 f814 	bl	800791c <_svfprintf_r>
 80078f4:	9b00      	ldr	r3, [sp, #0]
 80078f6:	2200      	movs	r2, #0
 80078f8:	701a      	strb	r2, [r3, #0]
 80078fa:	b01b      	add	sp, #108	; 0x6c
 80078fc:	bd30      	pop	{r4, r5, pc}
 80078fe:	bf00      	nop

08007900 <vsprintf>:
 8007900:	b430      	push	{r4, r5}
 8007902:	f240 0408 	movw	r4, #8
 8007906:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800790a:	460d      	mov	r5, r1
 800790c:	4613      	mov	r3, r2
 800790e:	4601      	mov	r1, r0
 8007910:	462a      	mov	r2, r5
 8007912:	6820      	ldr	r0, [r4, #0]
 8007914:	bc30      	pop	{r4, r5}
 8007916:	f7ff bfd9 	b.w	80078cc <_vsprintf_r>
 800791a:	bf00      	nop

0800791c <_svfprintf_r>:
 800791c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007920:	b0c9      	sub	sp, #292	; 0x124
 8007922:	4691      	mov	r9, r2
 8007924:	9314      	str	r3, [sp, #80]	; 0x50
 8007926:	910b      	str	r1, [sp, #44]	; 0x2c
 8007928:	900e      	str	r0, [sp, #56]	; 0x38
 800792a:	f002 faf9 	bl	8009f20 <_localeconv_r>
 800792e:	6800      	ldr	r0, [r0, #0]
 8007930:	901a      	str	r0, [sp, #104]	; 0x68
 8007932:	f7ff feef 	bl	8007714 <strlen>
 8007936:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007938:	89a3      	ldrh	r3, [r4, #12]
 800793a:	901d      	str	r0, [sp, #116]	; 0x74
 800793c:	0618      	lsls	r0, r3, #24
 800793e:	d503      	bpl.n	8007948 <_svfprintf_r+0x2c>
 8007940:	6923      	ldr	r3, [r4, #16]
 8007942:	2b00      	cmp	r3, #0
 8007944:	f001 8079 	beq.w	8008a3a <_svfprintf_r+0x111e>
 8007948:	f64e 25d4 	movw	r5, #60116	; 0xead4
 800794c:	ac38      	add	r4, sp, #224	; 0xe0
 800794e:	f6c0 0500 	movt	r5, #2048	; 0x800
 8007952:	9515      	str	r5, [sp, #84]	; 0x54
 8007954:	f10d 05df 	add.w	r5, sp, #223	; 0xdf
 8007958:	9508      	str	r5, [sp, #32]
 800795a:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800795c:	af38      	add	r7, sp, #224	; 0xe0
 800795e:	9409      	str	r4, [sp, #36]	; 0x24
 8007960:	f64e 6490 	movw	r4, #61072	; 0xee90
 8007964:	f105 0610 	add.w	r6, r5, #16
 8007968:	9d08      	ldr	r5, [sp, #32]
 800796a:	2300      	movs	r3, #0
 800796c:	f6c0 0400 	movt	r4, #2048	; 0x800
 8007970:	9311      	str	r3, [sp, #68]	; 0x44
 8007972:	9417      	str	r4, [sp, #92]	; 0x5c
 8007974:	1b7c      	subs	r4, r7, r5
 8007976:	931b      	str	r3, [sp, #108]	; 0x6c
 8007978:	931c      	str	r3, [sp, #112]	; 0x70
 800797a:	9319      	str	r3, [sp, #100]	; 0x64
 800797c:	931e      	str	r3, [sp, #120]	; 0x78
 800797e:	9312      	str	r3, [sp, #72]	; 0x48
 8007980:	9421      	str	r4, [sp, #132]	; 0x84
 8007982:	932d      	str	r3, [sp, #180]	; 0xb4
 8007984:	932c      	str	r3, [sp, #176]	; 0xb0
 8007986:	972b      	str	r7, [sp, #172]	; 0xac
 8007988:	f899 3000 	ldrb.w	r3, [r9]
 800798c:	2b25      	cmp	r3, #37	; 0x25
 800798e:	bf18      	it	ne
 8007990:	2b00      	cmpne	r3, #0
 8007992:	f000 80b3 	beq.w	8007afc <_svfprintf_r+0x1e0>
 8007996:	f109 0201 	add.w	r2, r9, #1
 800799a:	4614      	mov	r4, r2
 800799c:	3201      	adds	r2, #1
 800799e:	7823      	ldrb	r3, [r4, #0]
 80079a0:	2b25      	cmp	r3, #37	; 0x25
 80079a2:	bf18      	it	ne
 80079a4:	2b00      	cmpne	r3, #0
 80079a6:	d1f8      	bne.n	800799a <_svfprintf_r+0x7e>
 80079a8:	ebb4 0509 	subs.w	r5, r4, r9
 80079ac:	d00f      	beq.n	80079ce <_svfprintf_r+0xb2>
 80079ae:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80079b0:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80079b2:	3301      	adds	r3, #1
 80079b4:	f8c7 9000 	str.w	r9, [r7]
 80079b8:	2b07      	cmp	r3, #7
 80079ba:	607d      	str	r5, [r7, #4]
 80079bc:	442a      	add	r2, r5
 80079be:	932c      	str	r3, [sp, #176]	; 0xb0
 80079c0:	922d      	str	r2, [sp, #180]	; 0xb4
 80079c2:	bfd8      	it	le
 80079c4:	3708      	addle	r7, #8
 80079c6:	dc7f      	bgt.n	8007ac8 <_svfprintf_r+0x1ac>
 80079c8:	9812      	ldr	r0, [sp, #72]	; 0x48
 80079ca:	4428      	add	r0, r5
 80079cc:	9012      	str	r0, [sp, #72]	; 0x48
 80079ce:	7823      	ldrb	r3, [r4, #0]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	f000 8081 	beq.w	8007ad8 <_svfprintf_r+0x1bc>
 80079d6:	2300      	movs	r3, #0
 80079d8:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 80079dc:	461a      	mov	r2, r3
 80079de:	9313      	str	r3, [sp, #76]	; 0x4c
 80079e0:	930a      	str	r3, [sp, #40]	; 0x28
 80079e2:	f104 0901 	add.w	r9, r4, #1
 80079e6:	7863      	ldrb	r3, [r4, #1]
 80079e8:	f04f 34ff 	mov.w	r4, #4294967295
 80079ec:	940c      	str	r4, [sp, #48]	; 0x30
 80079ee:	f109 0901 	add.w	r9, r9, #1
 80079f2:	f1a3 0120 	sub.w	r1, r3, #32
 80079f6:	2958      	cmp	r1, #88	; 0x58
 80079f8:	f200 840a 	bhi.w	8008210 <_svfprintf_r+0x8f4>
 80079fc:	e8df f011 	tbh	[pc, r1, lsl #1]
 8007a00:	0408038e 	streq	r0, [r8], #-910	; 0xfffffc72
 8007a04:	03950408 	orrseq	r0, r5, #8, 8	; 0x8000000
 8007a08:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8007a0c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8007a10:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8007a14:	0348039c 	movteq	r0, #33692	; 0x839c
 8007a18:	005d0408 	subseq	r0, sp, r8, lsl #8
 8007a1c:	04080235 	streq	r0, [r8], #-565	; 0xfffffdcb
 8007a20:	03f603ef 	mvnseq	r0, #-1140850685	; 0xbc000003
 8007a24:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 8007a28:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 8007a2c:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 8007a30:	03f603f6 	mvnseq	r0, #-671088637	; 0xd8000003
 8007a34:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8007a38:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8007a3c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8007a40:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8007a44:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8007a48:	0290026e 	addseq	r0, r0, #-536870906	; 0xe0000006
 8007a4c:	02900408 	addseq	r0, r0, #8, 8	; 0x8000000
 8007a50:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8007a54:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8007a58:	040802cd 	streq	r0, [r8], #-717	; 0xfffffd33
 8007a5c:	02d40408 	sbcseq	r0, r4, #8, 8	; 0x8000000
 8007a60:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8007a64:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8007a68:	02550408 	subseq	r0, r5, #8, 8	; 0x8000000
 8007a6c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8007a70:	040803bc 	streq	r0, [r8], #-956	; 0xfffffc44
 8007a74:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8007a78:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8007a7c:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8007a80:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8007a84:	03a80408 			; <UNDEFINED> instruction: 0x03a80408
 8007a88:	029003d7 	addseq	r0, r0, #1543503875	; 0x5c000003
 8007a8c:	02900290 	addseq	r0, r0, #144, 4
 8007a90:	03d70387 	bicseq	r0, r7, #469762050	; 0x1c000002
 8007a94:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8007a98:	0408034c 	streq	r0, [r8], #-844	; 0xfffffcb4
 8007a9c:	0224035e 	eoreq	r0, r4, #2013265921	; 0x78000001
 8007aa0:	02f00370 	rscseq	r0, r0, #112, 6	; 0xc0000001
 8007aa4:	02f70408 	rscseq	r0, r7, #8, 8	; 0x8000000
 8007aa8:	00800408 	addeq	r0, r0, r8, lsl #8
 8007aac:	04080408 	streq	r0, [r8], #-1032	; 0xfffffbf8
 8007ab0:	9c130320 	ldcls	3, cr0, [r3], {32}
 8007ab4:	9314      	str	r3, [sp, #80]	; 0x50
 8007ab6:	4264      	negs	r4, r4
 8007ab8:	9413      	str	r4, [sp, #76]	; 0x4c
 8007aba:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007abc:	f045 0504 	orr.w	r5, r5, #4
 8007ac0:	950a      	str	r5, [sp, #40]	; 0x28
 8007ac2:	f899 3000 	ldrb.w	r3, [r9]
 8007ac6:	e792      	b.n	80079ee <_svfprintf_r+0xd2>
 8007ac8:	980e      	ldr	r0, [sp, #56]	; 0x38
 8007aca:	aa2b      	add	r2, sp, #172	; 0xac
 8007acc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007ace:	f003 fb97 	bl	800b200 <__ssprint_r>
 8007ad2:	b940      	cbnz	r0, 8007ae6 <_svfprintf_r+0x1ca>
 8007ad4:	af38      	add	r7, sp, #224	; 0xe0
 8007ad6:	e777      	b.n	80079c8 <_svfprintf_r+0xac>
 8007ad8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 8007ada:	b123      	cbz	r3, 8007ae6 <_svfprintf_r+0x1ca>
 8007adc:	980e      	ldr	r0, [sp, #56]	; 0x38
 8007ade:	aa2b      	add	r2, sp, #172	; 0xac
 8007ae0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007ae2:	f003 fb8d 	bl	800b200 <__ssprint_r>
 8007ae6:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007ae8:	9812      	ldr	r0, [sp, #72]	; 0x48
 8007aea:	89a3      	ldrh	r3, [r4, #12]
 8007aec:	f013 0f40 	tst.w	r3, #64	; 0x40
 8007af0:	bf18      	it	ne
 8007af2:	f04f 30ff 	movne.w	r0, #4294967295
 8007af6:	b049      	add	sp, #292	; 0x124
 8007af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007afc:	464c      	mov	r4, r9
 8007afe:	e766      	b.n	80079ce <_svfprintf_r+0xb2>
 8007b00:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007b02:	9316      	str	r3, [sp, #88]	; 0x58
 8007b04:	06a3      	lsls	r3, r4, #26
 8007b06:	f140 81d9 	bpl.w	8007ebc <_svfprintf_r+0x5a0>
 8007b0a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	1dea      	adds	r2, r5, #7
 8007b10:	f022 0207 	bic.w	r2, r2, #7
 8007b14:	f102 0408 	add.w	r4, r2, #8
 8007b18:	9414      	str	r4, [sp, #80]	; 0x50
 8007b1a:	e9d2 4500 	ldrd	r4, r5, [r2]
 8007b1e:	f04f 0a00 	mov.w	sl, #0
 8007b22:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 8007b26:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007b28:	2800      	cmp	r0, #0
 8007b2a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007b2c:	bfa2      	ittt	ge
 8007b2e:	990a      	ldrge	r1, [sp, #40]	; 0x28
 8007b30:	f021 0180 	bicge.w	r1, r1, #128	; 0x80
 8007b34:	910a      	strge	r1, [sp, #40]	; 0x28
 8007b36:	ea54 0205 	orrs.w	r2, r4, r5
 8007b3a:	bf0c      	ite	eq
 8007b3c:	2200      	moveq	r2, #0
 8007b3e:	2201      	movne	r2, #1
 8007b40:	2800      	cmp	r0, #0
 8007b42:	bf18      	it	ne
 8007b44:	f042 0201 	orrne.w	r2, r2, #1
 8007b48:	2a00      	cmp	r2, #0
 8007b4a:	f000 83e5 	beq.w	8008318 <_svfprintf_r+0x9fc>
 8007b4e:	2b01      	cmp	r3, #1
 8007b50:	f000 8509 	beq.w	8008566 <_svfprintf_r+0xc4a>
 8007b54:	2b02      	cmp	r3, #2
 8007b56:	f10d 02df 	add.w	r2, sp, #223	; 0xdf
 8007b5a:	f040 8159 	bne.w	8007e10 <_svfprintf_r+0x4f4>
 8007b5e:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
 8007b62:	f004 010f 	and.w	r1, r4, #15
 8007b66:	0923      	lsrs	r3, r4, #4
 8007b68:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 8007b6c:	0928      	lsrs	r0, r5, #4
 8007b6e:	f81c 1001 	ldrb.w	r1, [ip, r1]
 8007b72:	461c      	mov	r4, r3
 8007b74:	4605      	mov	r5, r0
 8007b76:	4690      	mov	r8, r2
 8007b78:	ea54 0005 	orrs.w	r0, r4, r5
 8007b7c:	f102 32ff 	add.w	r2, r2, #4294967295
 8007b80:	f888 1000 	strb.w	r1, [r8]
 8007b84:	d1ed      	bne.n	8007b62 <_svfprintf_r+0x246>
 8007b86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b88:	ebc8 0303 	rsb	r3, r8, r3
 8007b8c:	9310      	str	r3, [sp, #64]	; 0x40
 8007b8e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8007b90:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007b92:	42a5      	cmp	r5, r4
 8007b94:	bfb8      	it	lt
 8007b96:	4625      	movlt	r5, r4
 8007b98:	2400      	movs	r4, #0
 8007b9a:	950d      	str	r5, [sp, #52]	; 0x34
 8007b9c:	9418      	str	r4, [sp, #96]	; 0x60
 8007b9e:	f1ba 0f00 	cmp.w	sl, #0
 8007ba2:	d002      	beq.n	8007baa <_svfprintf_r+0x28e>
 8007ba4:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8007ba6:	3501      	adds	r5, #1
 8007ba8:	950d      	str	r5, [sp, #52]	; 0x34
 8007baa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bac:	f013 0302 	ands.w	r3, r3, #2
 8007bb0:	930f      	str	r3, [sp, #60]	; 0x3c
 8007bb2:	bf1e      	ittt	ne
 8007bb4:	9c0d      	ldrne	r4, [sp, #52]	; 0x34
 8007bb6:	3402      	addne	r4, #2
 8007bb8:	940d      	strne	r4, [sp, #52]	; 0x34
 8007bba:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007bbc:	f014 0584 	ands.w	r5, r4, #132	; 0x84
 8007bc0:	f040 8346 	bne.w	8008250 <_svfprintf_r+0x934>
 8007bc4:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 8007bc6:	980d      	ldr	r0, [sp, #52]	; 0x34
 8007bc8:	ebc0 0b04 	rsb	fp, r0, r4
 8007bcc:	f1bb 0f00 	cmp.w	fp, #0
 8007bd0:	f340 833e 	ble.w	8008250 <_svfprintf_r+0x934>
 8007bd4:	f1bb 0f10 	cmp.w	fp, #16
 8007bd8:	f64e 2ad4 	movw	sl, #60116	; 0xead4
 8007bdc:	992d      	ldr	r1, [sp, #180]	; 0xb4
 8007bde:	bfdc      	itt	le
 8007be0:	f6c0 0a00 	movtle	sl, #2048	; 0x800
 8007be4:	9a2c      	ldrle	r2, [sp, #176]	; 0xb0
 8007be6:	dd32      	ble.n	8007c4e <_svfprintf_r+0x332>
 8007be8:	f6c0 0a00 	movt	sl, #2048	; 0x800
 8007bec:	f8cd 807c 	str.w	r8, [sp, #124]	; 0x7c
 8007bf0:	9520      	str	r5, [sp, #128]	; 0x80
 8007bf2:	46d8      	mov	r8, fp
 8007bf4:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8007bf6:	46d3      	mov	fp, sl
 8007bf8:	2410      	movs	r4, #16
 8007bfa:	46ca      	mov	sl, r9
 8007bfc:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8007bfe:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8007c02:	e004      	b.n	8007c0e <_svfprintf_r+0x2f2>
 8007c04:	f1a8 0810 	sub.w	r8, r8, #16
 8007c08:	f1b8 0f10 	cmp.w	r8, #16
 8007c0c:	dd19      	ble.n	8007c42 <_svfprintf_r+0x326>
 8007c0e:	3201      	adds	r2, #1
 8007c10:	3110      	adds	r1, #16
 8007c12:	2a07      	cmp	r2, #7
 8007c14:	603d      	str	r5, [r7, #0]
 8007c16:	607c      	str	r4, [r7, #4]
 8007c18:	f107 0708 	add.w	r7, r7, #8
 8007c1c:	922c      	str	r2, [sp, #176]	; 0xb0
 8007c1e:	912d      	str	r1, [sp, #180]	; 0xb4
 8007c20:	ddf0      	ble.n	8007c04 <_svfprintf_r+0x2e8>
 8007c22:	980e      	ldr	r0, [sp, #56]	; 0x38
 8007c24:	4649      	mov	r1, r9
 8007c26:	aa2b      	add	r2, sp, #172	; 0xac
 8007c28:	af38      	add	r7, sp, #224	; 0xe0
 8007c2a:	f003 fae9 	bl	800b200 <__ssprint_r>
 8007c2e:	2800      	cmp	r0, #0
 8007c30:	f47f af59 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 8007c34:	f1a8 0810 	sub.w	r8, r8, #16
 8007c38:	992d      	ldr	r1, [sp, #180]	; 0xb4
 8007c3a:	f1b8 0f10 	cmp.w	r8, #16
 8007c3e:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 8007c40:	dce5      	bgt.n	8007c0e <_svfprintf_r+0x2f2>
 8007c42:	46d1      	mov	r9, sl
 8007c44:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007c46:	46da      	mov	sl, fp
 8007c48:	46c3      	mov	fp, r8
 8007c4a:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 8007c4e:	3201      	adds	r2, #1
 8007c50:	eb0b 0401 	add.w	r4, fp, r1
 8007c54:	2a07      	cmp	r2, #7
 8007c56:	922c      	str	r2, [sp, #176]	; 0xb0
 8007c58:	942d      	str	r4, [sp, #180]	; 0xb4
 8007c5a:	e887 0c00 	stmia.w	r7, {sl, fp}
 8007c5e:	f300 82ec 	bgt.w	800823a <_svfprintf_r+0x91e>
 8007c62:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8007c66:	3708      	adds	r7, #8
 8007c68:	f1ba 0f00 	cmp.w	sl, #0
 8007c6c:	d00e      	beq.n	8007c8c <_svfprintf_r+0x370>
 8007c6e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8007c70:	f10d 028f 	add.w	r2, sp, #143	; 0x8f
 8007c74:	3401      	adds	r4, #1
 8007c76:	603a      	str	r2, [r7, #0]
 8007c78:	3301      	adds	r3, #1
 8007c7a:	2201      	movs	r2, #1
 8007c7c:	2b07      	cmp	r3, #7
 8007c7e:	607a      	str	r2, [r7, #4]
 8007c80:	942d      	str	r4, [sp, #180]	; 0xb4
 8007c82:	bfd8      	it	le
 8007c84:	3708      	addle	r7, #8
 8007c86:	932c      	str	r3, [sp, #176]	; 0xb0
 8007c88:	f300 8402 	bgt.w	8008490 <_svfprintf_r+0xb74>
 8007c8c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007c8e:	b16b      	cbz	r3, 8007cac <_svfprintf_r+0x390>
 8007c90:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8007c92:	aa24      	add	r2, sp, #144	; 0x90
 8007c94:	3402      	adds	r4, #2
 8007c96:	603a      	str	r2, [r7, #0]
 8007c98:	3301      	adds	r3, #1
 8007c9a:	2202      	movs	r2, #2
 8007c9c:	2b07      	cmp	r3, #7
 8007c9e:	607a      	str	r2, [r7, #4]
 8007ca0:	942d      	str	r4, [sp, #180]	; 0xb4
 8007ca2:	bfd8      	it	le
 8007ca4:	3708      	addle	r7, #8
 8007ca6:	932c      	str	r3, [sp, #176]	; 0xb0
 8007ca8:	f300 83fe 	bgt.w	80084a8 <_svfprintf_r+0xb8c>
 8007cac:	2d80      	cmp	r5, #128	; 0x80
 8007cae:	f000 8346 	beq.w	800833e <_svfprintf_r+0xa22>
 8007cb2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007cb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007cb6:	ebc3 0a05 	rsb	sl, r3, r5
 8007cba:	f1ba 0f00 	cmp.w	sl, #0
 8007cbe:	dd43      	ble.n	8007d48 <_svfprintf_r+0x42c>
 8007cc0:	f1ba 0f10 	cmp.w	sl, #16
 8007cc4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8007cc6:	bfdc      	itt	le
 8007cc8:	4d94      	ldrle	r5, [pc, #592]	; (8007f1c <_svfprintf_r+0x600>)
 8007cca:	950f      	strle	r5, [sp, #60]	; 0x3c
 8007ccc:	dd27      	ble.n	8007d1e <_svfprintf_r+0x402>
 8007cce:	4893      	ldr	r0, [pc, #588]	; (8007f1c <_svfprintf_r+0x600>)
 8007cd0:	4622      	mov	r2, r4
 8007cd2:	2510      	movs	r5, #16
 8007cd4:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8007cd8:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8007cda:	900f      	str	r0, [sp, #60]	; 0x3c
 8007cdc:	e004      	b.n	8007ce8 <_svfprintf_r+0x3cc>
 8007cde:	f1aa 0a10 	sub.w	sl, sl, #16
 8007ce2:	f1ba 0f10 	cmp.w	sl, #16
 8007ce6:	dd19      	ble.n	8007d1c <_svfprintf_r+0x400>
 8007ce8:	3301      	adds	r3, #1
 8007cea:	3210      	adds	r2, #16
 8007cec:	2b07      	cmp	r3, #7
 8007cee:	603e      	str	r6, [r7, #0]
 8007cf0:	607d      	str	r5, [r7, #4]
 8007cf2:	f107 0708 	add.w	r7, r7, #8
 8007cf6:	932c      	str	r3, [sp, #176]	; 0xb0
 8007cf8:	922d      	str	r2, [sp, #180]	; 0xb4
 8007cfa:	ddf0      	ble.n	8007cde <_svfprintf_r+0x3c2>
 8007cfc:	4658      	mov	r0, fp
 8007cfe:	4621      	mov	r1, r4
 8007d00:	aa2b      	add	r2, sp, #172	; 0xac
 8007d02:	af38      	add	r7, sp, #224	; 0xe0
 8007d04:	f003 fa7c 	bl	800b200 <__ssprint_r>
 8007d08:	2800      	cmp	r0, #0
 8007d0a:	f47f aeec 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 8007d0e:	f1aa 0a10 	sub.w	sl, sl, #16
 8007d12:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8007d14:	f1ba 0f10 	cmp.w	sl, #16
 8007d18:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8007d1a:	dce5      	bgt.n	8007ce8 <_svfprintf_r+0x3cc>
 8007d1c:	4614      	mov	r4, r2
 8007d1e:	3301      	adds	r3, #1
 8007d20:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007d22:	2b07      	cmp	r3, #7
 8007d24:	4454      	add	r4, sl
 8007d26:	932c      	str	r3, [sp, #176]	; 0xb0
 8007d28:	e887 0420 	stmia.w	r7, {r5, sl}
 8007d2c:	bfd8      	it	le
 8007d2e:	3708      	addle	r7, #8
 8007d30:	942d      	str	r4, [sp, #180]	; 0xb4
 8007d32:	dd09      	ble.n	8007d48 <_svfprintf_r+0x42c>
 8007d34:	980e      	ldr	r0, [sp, #56]	; 0x38
 8007d36:	aa2b      	add	r2, sp, #172	; 0xac
 8007d38:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d3a:	f003 fa61 	bl	800b200 <__ssprint_r>
 8007d3e:	2800      	cmp	r0, #0
 8007d40:	f47f aed1 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 8007d44:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8007d46:	af38      	add	r7, sp, #224	; 0xe0
 8007d48:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007d4a:	05eb      	lsls	r3, r5, #23
 8007d4c:	f100 8282 	bmi.w	8008254 <_svfprintf_r+0x938>
 8007d50:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8007d52:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8007d54:	3301      	adds	r3, #1
 8007d56:	f8c7 8000 	str.w	r8, [r7]
 8007d5a:	2b07      	cmp	r3, #7
 8007d5c:	442c      	add	r4, r5
 8007d5e:	607d      	str	r5, [r7, #4]
 8007d60:	942d      	str	r4, [sp, #180]	; 0xb4
 8007d62:	932c      	str	r3, [sp, #176]	; 0xb0
 8007d64:	f300 837a 	bgt.w	800845c <_svfprintf_r+0xb40>
 8007d68:	3708      	adds	r7, #8
 8007d6a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007d6c:	076b      	lsls	r3, r5, #29
 8007d6e:	d540      	bpl.n	8007df2 <_svfprintf_r+0x4d6>
 8007d70:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8007d72:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007d74:	1a45      	subs	r5, r0, r1
 8007d76:	2d00      	cmp	r5, #0
 8007d78:	dd3b      	ble.n	8007df2 <_svfprintf_r+0x4d6>
 8007d7a:	2d10      	cmp	r5, #16
 8007d7c:	f64e 2ad4 	movw	sl, #60116	; 0xead4
 8007d80:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8007d82:	f6c0 0a00 	movt	sl, #2048	; 0x800
 8007d86:	dd22      	ble.n	8007dce <_svfprintf_r+0x4b2>
 8007d88:	4622      	mov	r2, r4
 8007d8a:	f04f 0810 	mov.w	r8, #16
 8007d8e:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 8007d92:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8007d94:	e002      	b.n	8007d9c <_svfprintf_r+0x480>
 8007d96:	3d10      	subs	r5, #16
 8007d98:	2d10      	cmp	r5, #16
 8007d9a:	dd17      	ble.n	8007dcc <_svfprintf_r+0x4b0>
 8007d9c:	3301      	adds	r3, #1
 8007d9e:	3210      	adds	r2, #16
 8007da0:	2b07      	cmp	r3, #7
 8007da2:	e887 0110 	stmia.w	r7, {r4, r8}
 8007da6:	932c      	str	r3, [sp, #176]	; 0xb0
 8007da8:	f107 0708 	add.w	r7, r7, #8
 8007dac:	922d      	str	r2, [sp, #180]	; 0xb4
 8007dae:	ddf2      	ble.n	8007d96 <_svfprintf_r+0x47a>
 8007db0:	4658      	mov	r0, fp
 8007db2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007db4:	aa2b      	add	r2, sp, #172	; 0xac
 8007db6:	af38      	add	r7, sp, #224	; 0xe0
 8007db8:	f003 fa22 	bl	800b200 <__ssprint_r>
 8007dbc:	2800      	cmp	r0, #0
 8007dbe:	f47f ae92 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 8007dc2:	3d10      	subs	r5, #16
 8007dc4:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8007dc6:	2d10      	cmp	r5, #16
 8007dc8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8007dca:	dce7      	bgt.n	8007d9c <_svfprintf_r+0x480>
 8007dcc:	4614      	mov	r4, r2
 8007dce:	3301      	adds	r3, #1
 8007dd0:	442c      	add	r4, r5
 8007dd2:	2b07      	cmp	r3, #7
 8007dd4:	932c      	str	r3, [sp, #176]	; 0xb0
 8007dd6:	942d      	str	r4, [sp, #180]	; 0xb4
 8007dd8:	f8c7 a000 	str.w	sl, [r7]
 8007ddc:	607d      	str	r5, [r7, #4]
 8007dde:	dd08      	ble.n	8007df2 <_svfprintf_r+0x4d6>
 8007de0:	980e      	ldr	r0, [sp, #56]	; 0x38
 8007de2:	aa2b      	add	r2, sp, #172	; 0xac
 8007de4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007de6:	f003 fa0b 	bl	800b200 <__ssprint_r>
 8007dea:	2800      	cmp	r0, #0
 8007dec:	f47f ae7b 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 8007df0:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8007df2:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8007df4:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007df6:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8007df8:	4281      	cmp	r1, r0
 8007dfa:	bfac      	ite	ge
 8007dfc:	186d      	addge	r5, r5, r1
 8007dfe:	182d      	addlt	r5, r5, r0
 8007e00:	9512      	str	r5, [sp, #72]	; 0x48
 8007e02:	2c00      	cmp	r4, #0
 8007e04:	f040 8335 	bne.w	8008472 <_svfprintf_r+0xb56>
 8007e08:	2300      	movs	r3, #0
 8007e0a:	af38      	add	r7, sp, #224	; 0xe0
 8007e0c:	932c      	str	r3, [sp, #176]	; 0xb0
 8007e0e:	e5bb      	b.n	8007988 <_svfprintf_r+0x6c>
 8007e10:	08e3      	lsrs	r3, r4, #3
 8007e12:	08e9      	lsrs	r1, r5, #3
 8007e14:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 8007e18:	4690      	mov	r8, r2
 8007e1a:	460d      	mov	r5, r1
 8007e1c:	f004 0207 	and.w	r2, r4, #7
 8007e20:	461c      	mov	r4, r3
 8007e22:	f102 0330 	add.w	r3, r2, #48	; 0x30
 8007e26:	ea54 0105 	orrs.w	r1, r4, r5
 8007e2a:	f108 32ff 	add.w	r2, r8, #4294967295
 8007e2e:	f888 3000 	strb.w	r3, [r8]
 8007e32:	d1ed      	bne.n	8007e10 <_svfprintf_r+0x4f4>
 8007e34:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007e36:	4641      	mov	r1, r8
 8007e38:	07e0      	lsls	r0, r4, #31
 8007e3a:	f100 84f5 	bmi.w	8008828 <_svfprintf_r+0xf0c>
 8007e3e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8007e40:	ebc8 0505 	rsb	r5, r8, r5
 8007e44:	9510      	str	r5, [sp, #64]	; 0x40
 8007e46:	e6a2      	b.n	8007b8e <_svfprintf_r+0x272>
 8007e48:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007e4a:	9316      	str	r3, [sp, #88]	; 0x58
 8007e4c:	f015 0320 	ands.w	r3, r5, #32
 8007e50:	f000 80b4 	beq.w	8007fbc <_svfprintf_r+0x6a0>
 8007e54:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8007e56:	2300      	movs	r3, #0
 8007e58:	1de2      	adds	r2, r4, #7
 8007e5a:	f022 0207 	bic.w	r2, r2, #7
 8007e5e:	f102 0508 	add.w	r5, r2, #8
 8007e62:	9514      	str	r5, [sp, #80]	; 0x50
 8007e64:	e9d2 4500 	ldrd	r4, r5, [r2]
 8007e68:	e659      	b.n	8007b1e <_svfprintf_r+0x202>
 8007e6a:	f899 3000 	ldrb.w	r3, [r9]
 8007e6e:	f109 0401 	add.w	r4, r9, #1
 8007e72:	2b2a      	cmp	r3, #42	; 0x2a
 8007e74:	f000 8791 	beq.w	8008d9a <_svfprintf_r+0x147e>
 8007e78:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8007e7c:	2909      	cmp	r1, #9
 8007e7e:	bf82      	ittt	hi
 8007e80:	46a1      	movhi	r9, r4
 8007e82:	2400      	movhi	r4, #0
 8007e84:	940c      	strhi	r4, [sp, #48]	; 0x30
 8007e86:	f63f adb4 	bhi.w	80079f2 <_svfprintf_r+0xd6>
 8007e8a:	2000      	movs	r0, #0
 8007e8c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8007e90:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007e94:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 8007e98:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8007e9c:	2909      	cmp	r1, #9
 8007e9e:	d9f5      	bls.n	8007e8c <_svfprintf_r+0x570>
 8007ea0:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
 8007ea4:	46a1      	mov	r9, r4
 8007ea6:	900c      	str	r0, [sp, #48]	; 0x30
 8007ea8:	e5a3      	b.n	80079f2 <_svfprintf_r+0xd6>
 8007eaa:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007eac:	9316      	str	r3, [sp, #88]	; 0x58
 8007eae:	f045 0510 	orr.w	r5, r5, #16
 8007eb2:	950a      	str	r5, [sp, #40]	; 0x28
 8007eb4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007eb6:	06a3      	lsls	r3, r4, #26
 8007eb8:	f53f ae27 	bmi.w	8007b0a <_svfprintf_r+0x1ee>
 8007ebc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007ebe:	06ed      	lsls	r5, r5, #27
 8007ec0:	f100 83c4 	bmi.w	800864c <_svfprintf_r+0xd30>
 8007ec4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007ec6:	0664      	lsls	r4, r4, #25
 8007ec8:	f140 83c0 	bpl.w	800864c <_svfprintf_r+0xd30>
 8007ecc:	9814      	ldr	r0, [sp, #80]	; 0x50
 8007ece:	2500      	movs	r5, #0
 8007ed0:	2301      	movs	r3, #1
 8007ed2:	3004      	adds	r0, #4
 8007ed4:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8007ed8:	9014      	str	r0, [sp, #80]	; 0x50
 8007eda:	e620      	b.n	8007b1e <_svfprintf_r+0x202>
 8007edc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007ede:	9316      	str	r3, [sp, #88]	; 0x58
 8007ee0:	f044 0410 	orr.w	r4, r4, #16
 8007ee4:	940a      	str	r4, [sp, #40]	; 0x28
 8007ee6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007ee8:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8007eec:	06a9      	lsls	r1, r5, #26
 8007eee:	f140 8165 	bpl.w	80081bc <_svfprintf_r+0x8a0>
 8007ef2:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8007ef4:	1de3      	adds	r3, r4, #7
 8007ef6:	f023 0307 	bic.w	r3, r3, #7
 8007efa:	f103 0508 	add.w	r5, r3, #8
 8007efe:	9514      	str	r5, [sp, #80]	; 0x50
 8007f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f04:	4614      	mov	r4, r2
 8007f06:	461d      	mov	r5, r3
 8007f08:	2a00      	cmp	r2, #0
 8007f0a:	f173 0000 	sbcs.w	r0, r3, #0
 8007f0e:	f2c0 83bb 	blt.w	8008688 <_svfprintf_r+0xd6c>
 8007f12:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8007f16:	2301      	movs	r3, #1
 8007f18:	e605      	b.n	8007b26 <_svfprintf_r+0x20a>
 8007f1a:	bf00      	nop
 8007f1c:	0800eae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp, sp, lr, pc}
 8007f20:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007f22:	9316      	str	r3, [sp, #88]	; 0x58
 8007f24:	0725      	lsls	r5, r4, #28
 8007f26:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8007f2a:	f140 84ab 	bpl.w	8008884 <_svfprintf_r+0xf68>
 8007f2e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8007f30:	1deb      	adds	r3, r5, #7
 8007f32:	f023 0307 	bic.w	r3, r3, #7
 8007f36:	f103 0408 	add.w	r4, r3, #8
 8007f3a:	9414      	str	r4, [sp, #80]	; 0x50
 8007f3c:	681d      	ldr	r5, [r3, #0]
 8007f3e:	951b      	str	r5, [sp, #108]	; 0x6c
 8007f40:	685b      	ldr	r3, [r3, #4]
 8007f42:	931c      	str	r3, [sp, #112]	; 0x70
 8007f44:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8007f46:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007f48:	f003 f800 	bl	800af4c <__fpclassifyd>
 8007f4c:	2801      	cmp	r0, #1
 8007f4e:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8007f50:	f040 8478 	bne.w	8008844 <_svfprintf_r+0xf28>
 8007f54:	2200      	movs	r2, #0
 8007f56:	2300      	movs	r3, #0
 8007f58:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007f5a:	f005 f921 	bl	800d1a0 <__aeabi_dcmplt>
 8007f5e:	2800      	cmp	r0, #0
 8007f60:	f040 864a 	bne.w	8008bf8 <_svfprintf_r+0x12dc>
 8007f64:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8007f68:	2503      	movs	r5, #3
 8007f6a:	2400      	movs	r4, #0
 8007f6c:	f64e 6854 	movw	r8, #61012	; 0xee54
 8007f70:	f64e 6350 	movw	r3, #61008	; 0xee50
 8007f74:	950d      	str	r5, [sp, #52]	; 0x34
 8007f76:	f6c0 0800 	movt	r8, #2048	; 0x800
 8007f7a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007f7c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8007f80:	940c      	str	r4, [sp, #48]	; 0x30
 8007f82:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8007f84:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8007f88:	950a      	str	r5, [sp, #40]	; 0x28
 8007f8a:	2503      	movs	r5, #3
 8007f8c:	2c47      	cmp	r4, #71	; 0x47
 8007f8e:	bfd8      	it	le
 8007f90:	4698      	movle	r8, r3
 8007f92:	9510      	str	r5, [sp, #64]	; 0x40
 8007f94:	2400      	movs	r4, #0
 8007f96:	9418      	str	r4, [sp, #96]	; 0x60
 8007f98:	e601      	b.n	8007b9e <_svfprintf_r+0x282>
 8007f9a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007f9c:	f045 0508 	orr.w	r5, r5, #8
 8007fa0:	950a      	str	r5, [sp, #40]	; 0x28
 8007fa2:	f899 3000 	ldrb.w	r3, [r9]
 8007fa6:	e522      	b.n	80079ee <_svfprintf_r+0xd2>
 8007fa8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007faa:	9316      	str	r3, [sp, #88]	; 0x58
 8007fac:	f044 0410 	orr.w	r4, r4, #16
 8007fb0:	940a      	str	r4, [sp, #40]	; 0x28
 8007fb2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007fb4:	f015 0320 	ands.w	r3, r5, #32
 8007fb8:	f47f af4c 	bne.w	8007e54 <_svfprintf_r+0x538>
 8007fbc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007fbe:	f014 0210 	ands.w	r2, r4, #16
 8007fc2:	f040 834c 	bne.w	800865e <_svfprintf_r+0xd42>
 8007fc6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007fc8:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 8007fcc:	f000 8347 	beq.w	800865e <_svfprintf_r+0xd42>
 8007fd0:	9814      	ldr	r0, [sp, #80]	; 0x50
 8007fd2:	4613      	mov	r3, r2
 8007fd4:	2500      	movs	r5, #0
 8007fd6:	3004      	adds	r0, #4
 8007fd8:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 8007fdc:	9014      	str	r0, [sp, #80]	; 0x50
 8007fde:	e59e      	b.n	8007b1e <_svfprintf_r+0x202>
 8007fe0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007fe2:	f045 0520 	orr.w	r5, r5, #32
 8007fe6:	950a      	str	r5, [sp, #40]	; 0x28
 8007fe8:	f899 3000 	ldrb.w	r3, [r9]
 8007fec:	e4ff      	b.n	80079ee <_svfprintf_r+0xd2>
 8007fee:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8007ff0:	2500      	movs	r5, #0
 8007ff2:	9316      	str	r3, [sp, #88]	; 0x58
 8007ff4:	3404      	adds	r4, #4
 8007ff6:	f88d 508f 	strb.w	r5, [sp, #143]	; 0x8f
 8007ffa:	f854 8c04 	ldr.w	r8, [r4, #-4]
 8007ffe:	f1b8 0f00 	cmp.w	r8, #0
 8008002:	f000 85d9 	beq.w	8008bb8 <_svfprintf_r+0x129c>
 8008006:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008008:	2800      	cmp	r0, #0
 800800a:	4640      	mov	r0, r8
 800800c:	f2c0 85ab 	blt.w	8008b66 <_svfprintf_r+0x124a>
 8008010:	4629      	mov	r1, r5
 8008012:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008014:	f002 fa5e 	bl	800a4d4 <memchr>
 8008018:	2800      	cmp	r0, #0
 800801a:	f000 85ff 	beq.w	8008c1c <_svfprintf_r+0x1300>
 800801e:	9414      	str	r4, [sp, #80]	; 0x50
 8008020:	ebc8 0000 	rsb	r0, r8, r0
 8008024:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008026:	950c      	str	r5, [sp, #48]	; 0x30
 8008028:	42a0      	cmp	r0, r4
 800802a:	bfb8      	it	lt
 800802c:	4604      	movlt	r4, r0
 800802e:	9410      	str	r4, [sp, #64]	; 0x40
 8008030:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
 8008034:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008036:	950d      	str	r5, [sp, #52]	; 0x34
 8008038:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 800803c:	9418      	str	r4, [sp, #96]	; 0x60
 800803e:	e5ae      	b.n	8007b9e <_svfprintf_r+0x282>
 8008040:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008042:	f64e 6474 	movw	r4, #61044	; 0xee74
 8008046:	f6c0 0400 	movt	r4, #2048	; 0x800
 800804a:	9316      	str	r3, [sp, #88]	; 0x58
 800804c:	06a8      	lsls	r0, r5, #26
 800804e:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8008052:	9419      	str	r4, [sp, #100]	; 0x64
 8008054:	f140 809c 	bpl.w	8008190 <_svfprintf_r+0x874>
 8008058:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800805a:	1de3      	adds	r3, r4, #7
 800805c:	f023 0307 	bic.w	r3, r3, #7
 8008060:	f103 0508 	add.w	r5, r3, #8
 8008064:	9514      	str	r5, [sp, #80]	; 0x50
 8008066:	e9d3 4500 	ldrd	r4, r5, [r3]
 800806a:	980a      	ldr	r0, [sp, #40]	; 0x28
 800806c:	07c3      	lsls	r3, r0, #31
 800806e:	f140 8227 	bpl.w	80084c0 <_svfprintf_r+0xba4>
 8008072:	ea54 0105 	orrs.w	r1, r4, r5
 8008076:	f000 8223 	beq.w	80084c0 <_svfprintf_r+0xba4>
 800807a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800807c:	2330      	movs	r3, #48	; 0x30
 800807e:	f040 0002 	orr.w	r0, r0, #2
 8008082:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8008086:	900a      	str	r0, [sp, #40]	; 0x28
 8008088:	2302      	movs	r3, #2
 800808a:	f88d 2091 	strb.w	r2, [sp, #145]	; 0x91
 800808e:	e546      	b.n	8007b1e <_svfprintf_r+0x202>
 8008090:	f899 3000 	ldrb.w	r3, [r9]
 8008094:	222b      	movs	r2, #43	; 0x2b
 8008096:	e4aa      	b.n	80079ee <_svfprintf_r+0xd2>
 8008098:	f899 3000 	ldrb.w	r3, [r9]
 800809c:	4649      	mov	r1, r9
 800809e:	2b6c      	cmp	r3, #108	; 0x6c
 80080a0:	bf05      	ittet	eq
 80080a2:	f109 0901 	addeq.w	r9, r9, #1
 80080a6:	9d0a      	ldreq	r5, [sp, #40]	; 0x28
 80080a8:	9c0a      	ldrne	r4, [sp, #40]	; 0x28
 80080aa:	f045 0520 	orreq.w	r5, r5, #32
 80080ae:	bf0b      	itete	eq
 80080b0:	784b      	ldrbeq	r3, [r1, #1]
 80080b2:	f044 0410 	orrne.w	r4, r4, #16
 80080b6:	950a      	streq	r5, [sp, #40]	; 0x28
 80080b8:	940a      	strne	r4, [sp, #40]	; 0x28
 80080ba:	e498      	b.n	80079ee <_svfprintf_r+0xd2>
 80080bc:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80080be:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 80080c2:	06a9      	lsls	r1, r5, #26
 80080c4:	f140 83eb 	bpl.w	800889e <_svfprintf_r+0xf82>
 80080c8:	9c14      	ldr	r4, [sp, #80]	; 0x50
 80080ca:	6821      	ldr	r1, [r4, #0]
 80080cc:	9c12      	ldr	r4, [sp, #72]	; 0x48
 80080ce:	4622      	mov	r2, r4
 80080d0:	17e5      	asrs	r5, r4, #31
 80080d2:	462b      	mov	r3, r5
 80080d4:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80080d6:	e9c1 2300 	strd	r2, r3, [r1]
 80080da:	3504      	adds	r5, #4
 80080dc:	9514      	str	r5, [sp, #80]	; 0x50
 80080de:	e453      	b.n	8007988 <_svfprintf_r+0x6c>
 80080e0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80080e2:	f64e 6074 	movw	r0, #61044	; 0xee74
 80080e6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80080e8:	2378      	movs	r3, #120	; 0x78
 80080ea:	f6c0 0000 	movt	r0, #2048	; 0x800
 80080ee:	f88d 3091 	strb.w	r3, [sp, #145]	; 0x91
 80080f2:	f045 0502 	orr.w	r5, r5, #2
 80080f6:	9316      	str	r3, [sp, #88]	; 0x58
 80080f8:	950a      	str	r5, [sp, #40]	; 0x28
 80080fa:	2330      	movs	r3, #48	; 0x30
 80080fc:	1d15      	adds	r5, r2, #4
 80080fe:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8008102:	9514      	str	r5, [sp, #80]	; 0x50
 8008104:	2302      	movs	r3, #2
 8008106:	6814      	ldr	r4, [r2, #0]
 8008108:	2500      	movs	r5, #0
 800810a:	9019      	str	r0, [sp, #100]	; 0x64
 800810c:	e507      	b.n	8007b1e <_svfprintf_r+0x202>
 800810e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008110:	f044 0440 	orr.w	r4, r4, #64	; 0x40
 8008114:	940a      	str	r4, [sp, #40]	; 0x28
 8008116:	f899 3000 	ldrb.w	r3, [r9]
 800811a:	e468      	b.n	80079ee <_svfprintf_r+0xd2>
 800811c:	f899 3000 	ldrb.w	r3, [r9]
 8008120:	2a00      	cmp	r2, #0
 8008122:	f47f ac64 	bne.w	80079ee <_svfprintf_r+0xd2>
 8008126:	2220      	movs	r2, #32
 8008128:	e461      	b.n	80079ee <_svfprintf_r+0xd2>
 800812a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800812c:	f045 0501 	orr.w	r5, r5, #1
 8008130:	950a      	str	r5, [sp, #40]	; 0x28
 8008132:	f899 3000 	ldrb.w	r3, [r9]
 8008136:	e45a      	b.n	80079ee <_svfprintf_r+0xd2>
 8008138:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800813a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800813c:	6824      	ldr	r4, [r4, #0]
 800813e:	1d2b      	adds	r3, r5, #4
 8008140:	2c00      	cmp	r4, #0
 8008142:	9413      	str	r4, [sp, #76]	; 0x4c
 8008144:	f6ff acb5 	blt.w	8007ab2 <_svfprintf_r+0x196>
 8008148:	9314      	str	r3, [sp, #80]	; 0x50
 800814a:	f899 3000 	ldrb.w	r3, [r9]
 800814e:	e44e      	b.n	80079ee <_svfprintf_r+0xd2>
 8008150:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008152:	2401      	movs	r4, #1
 8008154:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8008156:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800815a:	9316      	str	r3, [sp, #88]	; 0x58
 800815c:	2300      	movs	r3, #0
 800815e:	6812      	ldr	r2, [r2, #0]
 8008160:	3504      	adds	r5, #4
 8008162:	469a      	mov	sl, r3
 8008164:	940d      	str	r4, [sp, #52]	; 0x34
 8008166:	9514      	str	r5, [sp, #80]	; 0x50
 8008168:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 800816c:	930c      	str	r3, [sp, #48]	; 0x30
 800816e:	9318      	str	r3, [sp, #96]	; 0x60
 8008170:	9410      	str	r4, [sp, #64]	; 0x40
 8008172:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
 8008176:	e518      	b.n	8007baa <_svfprintf_r+0x28e>
 8008178:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800817a:	f64e 6460 	movw	r4, #61024	; 0xee60
 800817e:	f6c0 0400 	movt	r4, #2048	; 0x800
 8008182:	9316      	str	r3, [sp, #88]	; 0x58
 8008184:	06a8      	lsls	r0, r5, #26
 8008186:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 800818a:	9419      	str	r4, [sp, #100]	; 0x64
 800818c:	f53f af64 	bmi.w	8008058 <_svfprintf_r+0x73c>
 8008190:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008192:	06e1      	lsls	r1, r4, #27
 8008194:	f100 8253 	bmi.w	800863e <_svfprintf_r+0xd22>
 8008198:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800819a:	0662      	lsls	r2, r4, #25
 800819c:	f140 824f 	bpl.w	800863e <_svfprintf_r+0xd22>
 80081a0:	9814      	ldr	r0, [sp, #80]	; 0x50
 80081a2:	2500      	movs	r5, #0
 80081a4:	3004      	adds	r0, #4
 80081a6:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 80081aa:	9014      	str	r0, [sp, #80]	; 0x50
 80081ac:	e75d      	b.n	800806a <_svfprintf_r+0x74e>
 80081ae:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80081b0:	9316      	str	r3, [sp, #88]	; 0x58
 80081b2:	06a9      	lsls	r1, r5, #26
 80081b4:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 80081b8:	f53f ae9b 	bmi.w	8007ef2 <_svfprintf_r+0x5d6>
 80081bc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80081be:	06e2      	lsls	r2, r4, #27
 80081c0:	f100 8255 	bmi.w	800866e <_svfprintf_r+0xd52>
 80081c4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80081c6:	0663      	lsls	r3, r4, #25
 80081c8:	f140 8251 	bpl.w	800866e <_svfprintf_r+0xd52>
 80081cc:	9814      	ldr	r0, [sp, #80]	; 0x50
 80081ce:	3004      	adds	r0, #4
 80081d0:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 80081d4:	9014      	str	r0, [sp, #80]	; 0x50
 80081d6:	4622      	mov	r2, r4
 80081d8:	17e5      	asrs	r5, r4, #31
 80081da:	462b      	mov	r3, r5
 80081dc:	e694      	b.n	8007f08 <_svfprintf_r+0x5ec>
 80081de:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80081e0:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 80081e4:	950a      	str	r5, [sp, #40]	; 0x28
 80081e6:	f899 3000 	ldrb.w	r3, [r9]
 80081ea:	e400      	b.n	80079ee <_svfprintf_r+0xd2>
 80081ec:	2400      	movs	r4, #0
 80081ee:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80081f2:	4620      	mov	r0, r4
 80081f4:	9413      	str	r4, [sp, #76]	; 0x4c
 80081f6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 80081fa:	f819 3b01 	ldrb.w	r3, [r9], #1
 80081fe:	eb01 0040 	add.w	r0, r1, r0, lsl #1
 8008202:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8008206:	2909      	cmp	r1, #9
 8008208:	d9f5      	bls.n	80081f6 <_svfprintf_r+0x8da>
 800820a:	9013      	str	r0, [sp, #76]	; 0x4c
 800820c:	f7ff bbf1 	b.w	80079f2 <_svfprintf_r+0xd6>
 8008210:	9316      	str	r3, [sp, #88]	; 0x58
 8008212:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
 8008216:	2b00      	cmp	r3, #0
 8008218:	f43f ac5e 	beq.w	8007ad8 <_svfprintf_r+0x1bc>
 800821c:	9c16      	ldr	r4, [sp, #88]	; 0x58
 800821e:	2300      	movs	r3, #0
 8008220:	2501      	movs	r5, #1
 8008222:	469a      	mov	sl, r3
 8008224:	950d      	str	r5, [sp, #52]	; 0x34
 8008226:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 800822a:	f88d 40b8 	strb.w	r4, [sp, #184]	; 0xb8
 800822e:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
 8008232:	930c      	str	r3, [sp, #48]	; 0x30
 8008234:	9318      	str	r3, [sp, #96]	; 0x60
 8008236:	9510      	str	r5, [sp, #64]	; 0x40
 8008238:	e4b7      	b.n	8007baa <_svfprintf_r+0x28e>
 800823a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800823c:	aa2b      	add	r2, sp, #172	; 0xac
 800823e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008240:	f002 ffde 	bl	800b200 <__ssprint_r>
 8008244:	2800      	cmp	r0, #0
 8008246:	f47f ac4e 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 800824a:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 800824e:	af38      	add	r7, sp, #224	; 0xe0
 8008250:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8008252:	e509      	b.n	8007c68 <_svfprintf_r+0x34c>
 8008254:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8008256:	2d65      	cmp	r5, #101	; 0x65
 8008258:	f340 80b9 	ble.w	80083ce <_svfprintf_r+0xab2>
 800825c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800825e:	2200      	movs	r2, #0
 8008260:	2300      	movs	r3, #0
 8008262:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008264:	f004 ff92 	bl	800d18c <__aeabi_dcmpeq>
 8008268:	2800      	cmp	r0, #0
 800826a:	f000 812c 	beq.w	80084c6 <_svfprintf_r+0xbaa>
 800826e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8008270:	2201      	movs	r2, #1
 8008272:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8008274:	3401      	adds	r4, #1
 8008276:	4413      	add	r3, r2
 8008278:	607a      	str	r2, [r7, #4]
 800827a:	2b07      	cmp	r3, #7
 800827c:	942d      	str	r4, [sp, #180]	; 0xb4
 800827e:	603d      	str	r5, [r7, #0]
 8008280:	bfd8      	it	le
 8008282:	3708      	addle	r7, #8
 8008284:	932c      	str	r3, [sp, #176]	; 0xb0
 8008286:	f300 8316 	bgt.w	80088b6 <_svfprintf_r+0xf9a>
 800828a:	9b25      	ldr	r3, [sp, #148]	; 0x94
 800828c:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800828e:	42ab      	cmp	r3, r5
 8008290:	db03      	blt.n	800829a <_svfprintf_r+0x97e>
 8008292:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008294:	07ed      	lsls	r5, r5, #31
 8008296:	f57f ad68 	bpl.w	8007d6a <_svfprintf_r+0x44e>
 800829a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800829c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800829e:	442c      	add	r4, r5
 80082a0:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80082a2:	3301      	adds	r3, #1
 80082a4:	942d      	str	r4, [sp, #180]	; 0xb4
 80082a6:	2b07      	cmp	r3, #7
 80082a8:	932c      	str	r3, [sp, #176]	; 0xb0
 80082aa:	603d      	str	r5, [r7, #0]
 80082ac:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80082ae:	607d      	str	r5, [r7, #4]
 80082b0:	bfd8      	it	le
 80082b2:	3708      	addle	r7, #8
 80082b4:	f300 835e 	bgt.w	8008974 <_svfprintf_r+0x1058>
 80082b8:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80082ba:	f105 38ff 	add.w	r8, r5, #4294967295
 80082be:	f1b8 0f00 	cmp.w	r8, #0
 80082c2:	f77f ad52 	ble.w	8007d6a <_svfprintf_r+0x44e>
 80082c6:	f1b8 0f10 	cmp.w	r8, #16
 80082ca:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80082cc:	f340 81aa 	ble.w	8008624 <_svfprintf_r+0xd08>
 80082d0:	4dac      	ldr	r5, [pc, #688]	; (8008584 <_svfprintf_r+0xc68>)
 80082d2:	f04f 0a10 	mov.w	sl, #16
 80082d6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 80082da:	950f      	str	r5, [sp, #60]	; 0x3c
 80082dc:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80082de:	e005      	b.n	80082ec <_svfprintf_r+0x9d0>
 80082e0:	f1a8 0810 	sub.w	r8, r8, #16
 80082e4:	f1b8 0f10 	cmp.w	r8, #16
 80082e8:	f340 819e 	ble.w	8008628 <_svfprintf_r+0xd0c>
 80082ec:	3301      	adds	r3, #1
 80082ee:	3410      	adds	r4, #16
 80082f0:	2b07      	cmp	r3, #7
 80082f2:	e887 0440 	stmia.w	r7, {r6, sl}
 80082f6:	932c      	str	r3, [sp, #176]	; 0xb0
 80082f8:	f107 0708 	add.w	r7, r7, #8
 80082fc:	942d      	str	r4, [sp, #180]	; 0xb4
 80082fe:	ddef      	ble.n	80082e0 <_svfprintf_r+0x9c4>
 8008300:	4628      	mov	r0, r5
 8008302:	4659      	mov	r1, fp
 8008304:	aa2b      	add	r2, sp, #172	; 0xac
 8008306:	af38      	add	r7, sp, #224	; 0xe0
 8008308:	f002 ff7a 	bl	800b200 <__ssprint_r>
 800830c:	2800      	cmp	r0, #0
 800830e:	f47f abea 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 8008312:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8008314:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8008316:	e7e3      	b.n	80082e0 <_svfprintf_r+0x9c4>
 8008318:	2b00      	cmp	r3, #0
 800831a:	f040 80b4 	bne.w	8008486 <_svfprintf_r+0xb6a>
 800831e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008320:	07e2      	lsls	r2, r4, #31
 8008322:	bf5c      	itt	pl
 8008324:	9310      	strpl	r3, [sp, #64]	; 0x40
 8008326:	f10d 08e0 	addpl.w	r8, sp, #224	; 0xe0
 800832a:	f57f ac30 	bpl.w	8007b8e <_svfprintf_r+0x272>
 800832e:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8008330:	2330      	movs	r3, #48	; 0x30
 8008332:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 8008336:	f88d 30df 	strb.w	r3, [sp, #223]	; 0xdf
 800833a:	9510      	str	r5, [sp, #64]	; 0x40
 800833c:	e427      	b.n	8007b8e <_svfprintf_r+0x272>
 800833e:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8008340:	990d      	ldr	r1, [sp, #52]	; 0x34
 8008342:	1a45      	subs	r5, r0, r1
 8008344:	2d00      	cmp	r5, #0
 8008346:	f77f acb4 	ble.w	8007cb2 <_svfprintf_r+0x396>
 800834a:	2d10      	cmp	r5, #16
 800834c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800834e:	bfdc      	itt	le
 8008350:	4a8c      	ldrle	r2, [pc, #560]	; (8008584 <_svfprintf_r+0xc68>)
 8008352:	920f      	strle	r2, [sp, #60]	; 0x3c
 8008354:	dd24      	ble.n	80083a0 <_svfprintf_r+0xa84>
 8008356:	488b      	ldr	r0, [pc, #556]	; (8008584 <_svfprintf_r+0xc68>)
 8008358:	4622      	mov	r2, r4
 800835a:	f04f 0b10 	mov.w	fp, #16
 800835e:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 8008362:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008364:	900f      	str	r0, [sp, #60]	; 0x3c
 8008366:	e002      	b.n	800836e <_svfprintf_r+0xa52>
 8008368:	3d10      	subs	r5, #16
 800836a:	2d10      	cmp	r5, #16
 800836c:	dd17      	ble.n	800839e <_svfprintf_r+0xa82>
 800836e:	3301      	adds	r3, #1
 8008370:	3210      	adds	r2, #16
 8008372:	2b07      	cmp	r3, #7
 8008374:	e887 0840 	stmia.w	r7, {r6, fp}
 8008378:	932c      	str	r3, [sp, #176]	; 0xb0
 800837a:	f107 0708 	add.w	r7, r7, #8
 800837e:	922d      	str	r2, [sp, #180]	; 0xb4
 8008380:	ddf2      	ble.n	8008368 <_svfprintf_r+0xa4c>
 8008382:	4650      	mov	r0, sl
 8008384:	4621      	mov	r1, r4
 8008386:	aa2b      	add	r2, sp, #172	; 0xac
 8008388:	af38      	add	r7, sp, #224	; 0xe0
 800838a:	f002 ff39 	bl	800b200 <__ssprint_r>
 800838e:	2800      	cmp	r0, #0
 8008390:	f47f aba9 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 8008394:	3d10      	subs	r5, #16
 8008396:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8008398:	2d10      	cmp	r5, #16
 800839a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800839c:	dce7      	bgt.n	800836e <_svfprintf_r+0xa52>
 800839e:	4614      	mov	r4, r2
 80083a0:	3301      	adds	r3, #1
 80083a2:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80083a4:	2b07      	cmp	r3, #7
 80083a6:	442c      	add	r4, r5
 80083a8:	932c      	str	r3, [sp, #176]	; 0xb0
 80083aa:	e887 0022 	stmia.w	r7, {r1, r5}
 80083ae:	bfd8      	it	le
 80083b0:	3708      	addle	r7, #8
 80083b2:	942d      	str	r4, [sp, #180]	; 0xb4
 80083b4:	f77f ac7d 	ble.w	8007cb2 <_svfprintf_r+0x396>
 80083b8:	980e      	ldr	r0, [sp, #56]	; 0x38
 80083ba:	aa2b      	add	r2, sp, #172	; 0xac
 80083bc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80083be:	f002 ff1f 	bl	800b200 <__ssprint_r>
 80083c2:	2800      	cmp	r0, #0
 80083c4:	f47f ab8f 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 80083c8:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80083ca:	af38      	add	r7, sp, #224	; 0xe0
 80083cc:	e471      	b.n	8007cb2 <_svfprintf_r+0x396>
 80083ce:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80083d0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80083d2:	2d01      	cmp	r5, #1
 80083d4:	f340 81e2 	ble.w	800879c <_svfprintf_r+0xe80>
 80083d8:	2101      	movs	r1, #1
 80083da:	1c62      	adds	r2, r4, #1
 80083dc:	440b      	add	r3, r1
 80083de:	f8c7 8000 	str.w	r8, [r7]
 80083e2:	2b07      	cmp	r3, #7
 80083e4:	6079      	str	r1, [r7, #4]
 80083e6:	922d      	str	r2, [sp, #180]	; 0xb4
 80083e8:	bfd8      	it	le
 80083ea:	3708      	addle	r7, #8
 80083ec:	932c      	str	r3, [sp, #176]	; 0xb0
 80083ee:	f300 81f4 	bgt.w	80087da <_svfprintf_r+0xebe>
 80083f2:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 80083f4:	1c5c      	adds	r4, r3, #1
 80083f6:	f8dd a074 	ldr.w	sl, [sp, #116]	; 0x74
 80083fa:	2c07      	cmp	r4, #7
 80083fc:	942c      	str	r4, [sp, #176]	; 0xb0
 80083fe:	603d      	str	r5, [r7, #0]
 8008400:	4492      	add	sl, r2
 8008402:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8008404:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8008408:	607d      	str	r5, [r7, #4]
 800840a:	bfd8      	it	le
 800840c:	3708      	addle	r7, #8
 800840e:	f300 81d7 	bgt.w	80087c0 <_svfprintf_r+0xea4>
 8008412:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8008414:	2200      	movs	r2, #0
 8008416:	2300      	movs	r3, #0
 8008418:	991c      	ldr	r1, [sp, #112]	; 0x70
 800841a:	f004 feb7 	bl	800d18c <__aeabi_dcmpeq>
 800841e:	2800      	cmp	r0, #0
 8008420:	f040 80b2 	bne.w	8008588 <_svfprintf_r+0xc6c>
 8008424:	3401      	adds	r4, #1
 8008426:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8008428:	2c07      	cmp	r4, #7
 800842a:	f108 0201 	add.w	r2, r8, #1
 800842e:	f105 33ff 	add.w	r3, r5, #4294967295
 8008432:	942c      	str	r4, [sp, #176]	; 0xb0
 8008434:	449a      	add	sl, r3
 8008436:	603a      	str	r2, [r7, #0]
 8008438:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 800843c:	607b      	str	r3, [r7, #4]
 800843e:	f300 80e4 	bgt.w	800860a <_svfprintf_r+0xcee>
 8008442:	3708      	adds	r7, #8
 8008444:	1c63      	adds	r3, r4, #1
 8008446:	9d1e      	ldr	r5, [sp, #120]	; 0x78
 8008448:	9c1e      	ldr	r4, [sp, #120]	; 0x78
 800844a:	2b07      	cmp	r3, #7
 800844c:	aa27      	add	r2, sp, #156	; 0x9c
 800844e:	932c      	str	r3, [sp, #176]	; 0xb0
 8008450:	4454      	add	r4, sl
 8008452:	e887 0024 	stmia.w	r7, {r2, r5}
 8008456:	942d      	str	r4, [sp, #180]	; 0xb4
 8008458:	f77f ac86 	ble.w	8007d68 <_svfprintf_r+0x44c>
 800845c:	980e      	ldr	r0, [sp, #56]	; 0x38
 800845e:	aa2b      	add	r2, sp, #172	; 0xac
 8008460:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008462:	f002 fecd 	bl	800b200 <__ssprint_r>
 8008466:	2800      	cmp	r0, #0
 8008468:	f47f ab3d 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 800846c:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800846e:	af38      	add	r7, sp, #224	; 0xe0
 8008470:	e47b      	b.n	8007d6a <_svfprintf_r+0x44e>
 8008472:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008474:	aa2b      	add	r2, sp, #172	; 0xac
 8008476:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008478:	f002 fec2 	bl	800b200 <__ssprint_r>
 800847c:	2800      	cmp	r0, #0
 800847e:	f43f acc3 	beq.w	8007e08 <_svfprintf_r+0x4ec>
 8008482:	f7ff bb30 	b.w	8007ae6 <_svfprintf_r+0x1ca>
 8008486:	9210      	str	r2, [sp, #64]	; 0x40
 8008488:	f10d 08e0 	add.w	r8, sp, #224	; 0xe0
 800848c:	f7ff bb7f 	b.w	8007b8e <_svfprintf_r+0x272>
 8008490:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008492:	aa2b      	add	r2, sp, #172	; 0xac
 8008494:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008496:	f002 feb3 	bl	800b200 <__ssprint_r>
 800849a:	2800      	cmp	r0, #0
 800849c:	f47f ab23 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 80084a0:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80084a2:	af38      	add	r7, sp, #224	; 0xe0
 80084a4:	f7ff bbf2 	b.w	8007c8c <_svfprintf_r+0x370>
 80084a8:	980e      	ldr	r0, [sp, #56]	; 0x38
 80084aa:	aa2b      	add	r2, sp, #172	; 0xac
 80084ac:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80084ae:	f002 fea7 	bl	800b200 <__ssprint_r>
 80084b2:	2800      	cmp	r0, #0
 80084b4:	f47f ab17 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 80084b8:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80084ba:	af38      	add	r7, sp, #224	; 0xe0
 80084bc:	f7ff bbf6 	b.w	8007cac <_svfprintf_r+0x390>
 80084c0:	2302      	movs	r3, #2
 80084c2:	f7ff bb2c 	b.w	8007b1e <_svfprintf_r+0x202>
 80084c6:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	f340 81ff 	ble.w	80088cc <_svfprintf_r+0xfb0>
 80084ce:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80084d0:	9818      	ldr	r0, [sp, #96]	; 0x60
 80084d2:	9911      	ldr	r1, [sp, #68]	; 0x44
 80084d4:	4285      	cmp	r5, r0
 80084d6:	bfa8      	it	ge
 80084d8:	4605      	movge	r5, r0
 80084da:	2d00      	cmp	r5, #0
 80084dc:	4441      	add	r1, r8
 80084de:	910c      	str	r1, [sp, #48]	; 0x30
 80084e0:	dd0c      	ble.n	80084fc <_svfprintf_r+0xbe0>
 80084e2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80084e4:	442c      	add	r4, r5
 80084e6:	f8c7 8000 	str.w	r8, [r7]
 80084ea:	3301      	adds	r3, #1
 80084ec:	607d      	str	r5, [r7, #4]
 80084ee:	2b07      	cmp	r3, #7
 80084f0:	942d      	str	r4, [sp, #180]	; 0xb4
 80084f2:	932c      	str	r3, [sp, #176]	; 0xb0
 80084f4:	bfd8      	it	le
 80084f6:	3708      	addle	r7, #8
 80084f8:	f300 8343 	bgt.w	8008b82 <_svfprintf_r+0x1266>
 80084fc:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80084fe:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8008502:	ebc5 0a02 	rsb	sl, r5, r2
 8008506:	f1ba 0f00 	cmp.w	sl, #0
 800850a:	f340 80dd 	ble.w	80086c8 <_svfprintf_r+0xdac>
 800850e:	f1ba 0f10 	cmp.w	sl, #16
 8008512:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8008514:	bfdc      	itt	le
 8008516:	4d1b      	ldrle	r5, [pc, #108]	; (8008584 <_svfprintf_r+0xc68>)
 8008518:	950f      	strle	r5, [sp, #60]	; 0x3c
 800851a:	f340 80c0 	ble.w	800869e <_svfprintf_r+0xd82>
 800851e:	4d19      	ldr	r5, [pc, #100]	; (8008584 <_svfprintf_r+0xc68>)
 8008520:	4622      	mov	r2, r4
 8008522:	f04f 0b10 	mov.w	fp, #16
 8008526:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008528:	950f      	str	r5, [sp, #60]	; 0x3c
 800852a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800852c:	e005      	b.n	800853a <_svfprintf_r+0xc1e>
 800852e:	f1aa 0a10 	sub.w	sl, sl, #16
 8008532:	f1ba 0f10 	cmp.w	sl, #16
 8008536:	f340 80b1 	ble.w	800869c <_svfprintf_r+0xd80>
 800853a:	3301      	adds	r3, #1
 800853c:	3210      	adds	r2, #16
 800853e:	2b07      	cmp	r3, #7
 8008540:	e887 0840 	stmia.w	r7, {r6, fp}
 8008544:	932c      	str	r3, [sp, #176]	; 0xb0
 8008546:	f107 0708 	add.w	r7, r7, #8
 800854a:	922d      	str	r2, [sp, #180]	; 0xb4
 800854c:	ddef      	ble.n	800852e <_svfprintf_r+0xc12>
 800854e:	4628      	mov	r0, r5
 8008550:	4621      	mov	r1, r4
 8008552:	aa2b      	add	r2, sp, #172	; 0xac
 8008554:	af38      	add	r7, sp, #224	; 0xe0
 8008556:	f002 fe53 	bl	800b200 <__ssprint_r>
 800855a:	2800      	cmp	r0, #0
 800855c:	f47f aac3 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 8008560:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8008562:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8008564:	e7e3      	b.n	800852e <_svfprintf_r+0xc12>
 8008566:	2d00      	cmp	r5, #0
 8008568:	bf08      	it	eq
 800856a:	2c0a      	cmpeq	r4, #10
 800856c:	f080 8141 	bcs.w	80087f2 <_svfprintf_r+0xed6>
 8008570:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8008572:	3430      	adds	r4, #48	; 0x30
 8008574:	f10d 08df 	add.w	r8, sp, #223	; 0xdf
 8008578:	f88d 40df 	strb.w	r4, [sp, #223]	; 0xdf
 800857c:	9510      	str	r5, [sp, #64]	; 0x40
 800857e:	f7ff bb06 	b.w	8007b8e <_svfprintf_r+0x272>
 8008582:	bf00      	nop
 8008584:	0800eae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp, sp, lr, pc}
 8008588:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800858a:	f105 38ff 	add.w	r8, r5, #4294967295
 800858e:	f1b8 0f00 	cmp.w	r8, #0
 8008592:	f77f af57 	ble.w	8008444 <_svfprintf_r+0xb28>
 8008596:	f1b8 0f10 	cmp.w	r8, #16
 800859a:	bfdc      	itt	le
 800859c:	4ba8      	ldrle	r3, [pc, #672]	; (8008840 <_svfprintf_r+0xf24>)
 800859e:	930f      	strle	r3, [sp, #60]	; 0x3c
 80085a0:	dd28      	ble.n	80085f4 <_svfprintf_r+0xcd8>
 80085a2:	4da7      	ldr	r5, [pc, #668]	; (8008840 <_svfprintf_r+0xf24>)
 80085a4:	4653      	mov	r3, sl
 80085a6:	f04f 0b10 	mov.w	fp, #16
 80085aa:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
 80085ae:	950f      	str	r5, [sp, #60]	; 0x3c
 80085b0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 80085b2:	e004      	b.n	80085be <_svfprintf_r+0xca2>
 80085b4:	f1a8 0810 	sub.w	r8, r8, #16
 80085b8:	f1b8 0f10 	cmp.w	r8, #16
 80085bc:	dd19      	ble.n	80085f2 <_svfprintf_r+0xcd6>
 80085be:	3401      	adds	r4, #1
 80085c0:	3310      	adds	r3, #16
 80085c2:	2c07      	cmp	r4, #7
 80085c4:	e887 0840 	stmia.w	r7, {r6, fp}
 80085c8:	942c      	str	r4, [sp, #176]	; 0xb0
 80085ca:	f107 0708 	add.w	r7, r7, #8
 80085ce:	932d      	str	r3, [sp, #180]	; 0xb4
 80085d0:	ddf0      	ble.n	80085b4 <_svfprintf_r+0xc98>
 80085d2:	4628      	mov	r0, r5
 80085d4:	4651      	mov	r1, sl
 80085d6:	aa2b      	add	r2, sp, #172	; 0xac
 80085d8:	af38      	add	r7, sp, #224	; 0xe0
 80085da:	f002 fe11 	bl	800b200 <__ssprint_r>
 80085de:	2800      	cmp	r0, #0
 80085e0:	f47f aa81 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 80085e4:	f1a8 0810 	sub.w	r8, r8, #16
 80085e8:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 80085ea:	f1b8 0f10 	cmp.w	r8, #16
 80085ee:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 80085f0:	dce5      	bgt.n	80085be <_svfprintf_r+0xca2>
 80085f2:	469a      	mov	sl, r3
 80085f4:	3401      	adds	r4, #1
 80085f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80085f8:	2c07      	cmp	r4, #7
 80085fa:	44c2      	add	sl, r8
 80085fc:	942c      	str	r4, [sp, #176]	; 0xb0
 80085fe:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 8008602:	e887 0108 	stmia.w	r7, {r3, r8}
 8008606:	f77f af1c 	ble.w	8008442 <_svfprintf_r+0xb26>
 800860a:	980e      	ldr	r0, [sp, #56]	; 0x38
 800860c:	aa2b      	add	r2, sp, #172	; 0xac
 800860e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008610:	f002 fdf6 	bl	800b200 <__ssprint_r>
 8008614:	2800      	cmp	r0, #0
 8008616:	f47f aa66 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 800861a:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 800861e:	af38      	add	r7, sp, #224	; 0xe0
 8008620:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 8008622:	e70f      	b.n	8008444 <_svfprintf_r+0xb28>
 8008624:	4d86      	ldr	r5, [pc, #536]	; (8008840 <_svfprintf_r+0xf24>)
 8008626:	950f      	str	r5, [sp, #60]	; 0x3c
 8008628:	3301      	adds	r3, #1
 800862a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800862c:	2b07      	cmp	r3, #7
 800862e:	4444      	add	r4, r8
 8008630:	932c      	str	r3, [sp, #176]	; 0xb0
 8008632:	942d      	str	r4, [sp, #180]	; 0xb4
 8008634:	e887 0120 	stmia.w	r7, {r5, r8}
 8008638:	f77f ab96 	ble.w	8007d68 <_svfprintf_r+0x44c>
 800863c:	e70e      	b.n	800845c <_svfprintf_r+0xb40>
 800863e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8008640:	3504      	adds	r5, #4
 8008642:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008646:	9514      	str	r5, [sp, #80]	; 0x50
 8008648:	2500      	movs	r5, #0
 800864a:	e50e      	b.n	800806a <_svfprintf_r+0x74e>
 800864c:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800864e:	2301      	movs	r3, #1
 8008650:	3504      	adds	r5, #4
 8008652:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008656:	9514      	str	r5, [sp, #80]	; 0x50
 8008658:	2500      	movs	r5, #0
 800865a:	f7ff ba60 	b.w	8007b1e <_svfprintf_r+0x202>
 800865e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8008660:	3504      	adds	r5, #4
 8008662:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008666:	9514      	str	r5, [sp, #80]	; 0x50
 8008668:	2500      	movs	r5, #0
 800866a:	f7ff ba58 	b.w	8007b1e <_svfprintf_r+0x202>
 800866e:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8008670:	3504      	adds	r5, #4
 8008672:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008676:	9514      	str	r5, [sp, #80]	; 0x50
 8008678:	4622      	mov	r2, r4
 800867a:	17e5      	asrs	r5, r4, #31
 800867c:	462b      	mov	r3, r5
 800867e:	2a00      	cmp	r2, #0
 8008680:	f173 0000 	sbcs.w	r0, r3, #0
 8008684:	f6bf ac45 	bge.w	8007f12 <_svfprintf_r+0x5f6>
 8008688:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 800868c:	4264      	negs	r4, r4
 800868e:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 8008692:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 8008696:	2301      	movs	r3, #1
 8008698:	f7ff ba45 	b.w	8007b26 <_svfprintf_r+0x20a>
 800869c:	4614      	mov	r4, r2
 800869e:	3301      	adds	r3, #1
 80086a0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80086a2:	2b07      	cmp	r3, #7
 80086a4:	4454      	add	r4, sl
 80086a6:	932c      	str	r3, [sp, #176]	; 0xb0
 80086a8:	e887 0420 	stmia.w	r7, {r5, sl}
 80086ac:	bfd8      	it	le
 80086ae:	3708      	addle	r7, #8
 80086b0:	942d      	str	r4, [sp, #180]	; 0xb4
 80086b2:	dd09      	ble.n	80086c8 <_svfprintf_r+0xdac>
 80086b4:	980e      	ldr	r0, [sp, #56]	; 0x38
 80086b6:	aa2b      	add	r2, sp, #172	; 0xac
 80086b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80086ba:	f002 fda1 	bl	800b200 <__ssprint_r>
 80086be:	2800      	cmp	r0, #0
 80086c0:	f47f aa11 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 80086c4:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80086c6:	af38      	add	r7, sp, #224	; 0xe0
 80086c8:	9d18      	ldr	r5, [sp, #96]	; 0x60
 80086ca:	9b25      	ldr	r3, [sp, #148]	; 0x94
 80086cc:	44a8      	add	r8, r5
 80086ce:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80086d0:	42ab      	cmp	r3, r5
 80086d2:	db49      	blt.n	8008768 <_svfprintf_r+0xe4c>
 80086d4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80086d6:	07e9      	lsls	r1, r5, #31
 80086d8:	d446      	bmi.n	8008768 <_svfprintf_r+0xe4c>
 80086da:	980c      	ldr	r0, [sp, #48]	; 0x30
 80086dc:	9911      	ldr	r1, [sp, #68]	; 0x44
 80086de:	ebc8 0500 	rsb	r5, r8, r0
 80086e2:	1acb      	subs	r3, r1, r3
 80086e4:	42ab      	cmp	r3, r5
 80086e6:	bfb8      	it	lt
 80086e8:	461d      	movlt	r5, r3
 80086ea:	2d00      	cmp	r5, #0
 80086ec:	dd0c      	ble.n	8008708 <_svfprintf_r+0xdec>
 80086ee:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 80086f0:	442c      	add	r4, r5
 80086f2:	f8c7 8000 	str.w	r8, [r7]
 80086f6:	3201      	adds	r2, #1
 80086f8:	607d      	str	r5, [r7, #4]
 80086fa:	2a07      	cmp	r2, #7
 80086fc:	942d      	str	r4, [sp, #180]	; 0xb4
 80086fe:	922c      	str	r2, [sp, #176]	; 0xb0
 8008700:	bfd8      	it	le
 8008702:	3708      	addle	r7, #8
 8008704:	f300 824a 	bgt.w	8008b9c <_svfprintf_r+0x1280>
 8008708:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 800870c:	ebc5 0803 	rsb	r8, r5, r3
 8008710:	f1b8 0f00 	cmp.w	r8, #0
 8008714:	f77f ab29 	ble.w	8007d6a <_svfprintf_r+0x44e>
 8008718:	f1b8 0f10 	cmp.w	r8, #16
 800871c:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 800871e:	dd81      	ble.n	8008624 <_svfprintf_r+0xd08>
 8008720:	4d47      	ldr	r5, [pc, #284]	; (8008840 <_svfprintf_r+0xf24>)
 8008722:	f04f 0a10 	mov.w	sl, #16
 8008726:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 800872a:	950f      	str	r5, [sp, #60]	; 0x3c
 800872c:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800872e:	e005      	b.n	800873c <_svfprintf_r+0xe20>
 8008730:	f1a8 0810 	sub.w	r8, r8, #16
 8008734:	f1b8 0f10 	cmp.w	r8, #16
 8008738:	f77f af76 	ble.w	8008628 <_svfprintf_r+0xd0c>
 800873c:	3301      	adds	r3, #1
 800873e:	3410      	adds	r4, #16
 8008740:	2b07      	cmp	r3, #7
 8008742:	e887 0440 	stmia.w	r7, {r6, sl}
 8008746:	932c      	str	r3, [sp, #176]	; 0xb0
 8008748:	f107 0708 	add.w	r7, r7, #8
 800874c:	942d      	str	r4, [sp, #180]	; 0xb4
 800874e:	ddef      	ble.n	8008730 <_svfprintf_r+0xe14>
 8008750:	4628      	mov	r0, r5
 8008752:	4659      	mov	r1, fp
 8008754:	aa2b      	add	r2, sp, #172	; 0xac
 8008756:	af38      	add	r7, sp, #224	; 0xe0
 8008758:	f002 fd52 	bl	800b200 <__ssprint_r>
 800875c:	2800      	cmp	r0, #0
 800875e:	f47f a9c2 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 8008762:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8008764:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8008766:	e7e3      	b.n	8008730 <_svfprintf_r+0xe14>
 8008768:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800876a:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 800876c:	442c      	add	r4, r5
 800876e:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 8008770:	3201      	adds	r2, #1
 8008772:	942d      	str	r4, [sp, #180]	; 0xb4
 8008774:	2a07      	cmp	r2, #7
 8008776:	922c      	str	r2, [sp, #176]	; 0xb0
 8008778:	603d      	str	r5, [r7, #0]
 800877a:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 800877c:	607d      	str	r5, [r7, #4]
 800877e:	bfd8      	it	le
 8008780:	3708      	addle	r7, #8
 8008782:	ddaa      	ble.n	80086da <_svfprintf_r+0xdbe>
 8008784:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008786:	aa2b      	add	r2, sp, #172	; 0xac
 8008788:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800878a:	f002 fd39 	bl	800b200 <__ssprint_r>
 800878e:	2800      	cmp	r0, #0
 8008790:	f47f a9a9 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 8008794:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8008796:	af38      	add	r7, sp, #224	; 0xe0
 8008798:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 800879a:	e79e      	b.n	80086da <_svfprintf_r+0xdbe>
 800879c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800879e:	07ea      	lsls	r2, r5, #31
 80087a0:	f53f ae1a 	bmi.w	80083d8 <_svfprintf_r+0xabc>
 80087a4:	2201      	movs	r2, #1
 80087a6:	f104 0a01 	add.w	sl, r4, #1
 80087aa:	189c      	adds	r4, r3, r2
 80087ac:	f8c7 8000 	str.w	r8, [r7]
 80087b0:	2c07      	cmp	r4, #7
 80087b2:	f8cd a0b4 	str.w	sl, [sp, #180]	; 0xb4
 80087b6:	942c      	str	r4, [sp, #176]	; 0xb0
 80087b8:	607a      	str	r2, [r7, #4]
 80087ba:	f77f ae42 	ble.w	8008442 <_svfprintf_r+0xb26>
 80087be:	e724      	b.n	800860a <_svfprintf_r+0xcee>
 80087c0:	980e      	ldr	r0, [sp, #56]	; 0x38
 80087c2:	aa2b      	add	r2, sp, #172	; 0xac
 80087c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80087c6:	f002 fd1b 	bl	800b200 <__ssprint_r>
 80087ca:	2800      	cmp	r0, #0
 80087cc:	f47f a98b 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 80087d0:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 80087d4:	af38      	add	r7, sp, #224	; 0xe0
 80087d6:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
 80087d8:	e61b      	b.n	8008412 <_svfprintf_r+0xaf6>
 80087da:	980e      	ldr	r0, [sp, #56]	; 0x38
 80087dc:	aa2b      	add	r2, sp, #172	; 0xac
 80087de:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80087e0:	f002 fd0e 	bl	800b200 <__ssprint_r>
 80087e4:	2800      	cmp	r0, #0
 80087e6:	f47f a97e 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 80087ea:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 80087ec:	af38      	add	r7, sp, #224	; 0xe0
 80087ee:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80087f0:	e5ff      	b.n	80083f2 <_svfprintf_r+0xad6>
 80087f2:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
 80087f6:	4620      	mov	r0, r4
 80087f8:	4629      	mov	r1, r5
 80087fa:	220a      	movs	r2, #10
 80087fc:	2300      	movs	r3, #0
 80087fe:	f004 fd3f 	bl	800d280 <__aeabi_uldivmod>
 8008802:	46d8      	mov	r8, fp
 8008804:	4620      	mov	r0, r4
 8008806:	4629      	mov	r1, r5
 8008808:	2300      	movs	r3, #0
 800880a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800880e:	3230      	adds	r2, #48	; 0x30
 8008810:	f888 2000 	strb.w	r2, [r8]
 8008814:	220a      	movs	r2, #10
 8008816:	f004 fd33 	bl	800d280 <__aeabi_uldivmod>
 800881a:	4604      	mov	r4, r0
 800881c:	460d      	mov	r5, r1
 800881e:	ea54 0005 	orrs.w	r0, r4, r5
 8008822:	d1e8      	bne.n	80087f6 <_svfprintf_r+0xeda>
 8008824:	f7ff b9af 	b.w	8007b86 <_svfprintf_r+0x26a>
 8008828:	2b30      	cmp	r3, #48	; 0x30
 800882a:	f43f a9ac 	beq.w	8007b86 <_svfprintf_r+0x26a>
 800882e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8008830:	2330      	movs	r3, #48	; 0x30
 8008832:	4690      	mov	r8, r2
 8008834:	f801 3c01 	strb.w	r3, [r1, #-1]
 8008838:	1aa4      	subs	r4, r4, r2
 800883a:	9410      	str	r4, [sp, #64]	; 0x40
 800883c:	f7ff b9a7 	b.w	8007b8e <_svfprintf_r+0x272>
 8008840:	0800eae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp, sp, lr, pc}
 8008844:	991c      	ldr	r1, [sp, #112]	; 0x70
 8008846:	f002 fb81 	bl	800af4c <__fpclassifyd>
 800884a:	2800      	cmp	r0, #0
 800884c:	f040 80ab 	bne.w	80089a6 <_svfprintf_r+0x108a>
 8008850:	2503      	movs	r5, #3
 8008852:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008854:	f64e 685c 	movw	r8, #61020	; 0xee5c
 8008858:	f64e 6358 	movw	r3, #61016	; 0xee58
 800885c:	950d      	str	r5, [sp, #52]	; 0x34
 800885e:	f6c0 0800 	movt	r8, #2048	; 0x800
 8008862:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8008864:	f6c0 0300 	movt	r3, #2048	; 0x800
 8008868:	f024 0480 	bic.w	r4, r4, #128	; 0x80
 800886c:	900c      	str	r0, [sp, #48]	; 0x30
 800886e:	940a      	str	r4, [sp, #40]	; 0x28
 8008870:	2d47      	cmp	r5, #71	; 0x47
 8008872:	bfd8      	it	le
 8008874:	4698      	movle	r8, r3
 8008876:	2403      	movs	r4, #3
 8008878:	9018      	str	r0, [sp, #96]	; 0x60
 800887a:	9410      	str	r4, [sp, #64]	; 0x40
 800887c:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8008880:	f7ff b98d 	b.w	8007b9e <_svfprintf_r+0x282>
 8008884:	9c14      	ldr	r4, [sp, #80]	; 0x50
 8008886:	1de3      	adds	r3, r4, #7
 8008888:	f023 0307 	bic.w	r3, r3, #7
 800888c:	f103 0508 	add.w	r5, r3, #8
 8008890:	9514      	str	r5, [sp, #80]	; 0x50
 8008892:	681c      	ldr	r4, [r3, #0]
 8008894:	941b      	str	r4, [sp, #108]	; 0x6c
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	931c      	str	r3, [sp, #112]	; 0x70
 800889a:	f7ff bb53 	b.w	8007f44 <_svfprintf_r+0x628>
 800889e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80088a0:	06e2      	lsls	r2, r4, #27
 80088a2:	d572      	bpl.n	800898a <_svfprintf_r+0x106e>
 80088a4:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80088a6:	9c12      	ldr	r4, [sp, #72]	; 0x48
 80088a8:	3504      	adds	r5, #4
 80088aa:	f855 3c04 	ldr.w	r3, [r5, #-4]
 80088ae:	9514      	str	r5, [sp, #80]	; 0x50
 80088b0:	601c      	str	r4, [r3, #0]
 80088b2:	f7ff b869 	b.w	8007988 <_svfprintf_r+0x6c>
 80088b6:	980e      	ldr	r0, [sp, #56]	; 0x38
 80088b8:	aa2b      	add	r2, sp, #172	; 0xac
 80088ba:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80088bc:	f002 fca0 	bl	800b200 <__ssprint_r>
 80088c0:	2800      	cmp	r0, #0
 80088c2:	f47f a910 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 80088c6:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 80088c8:	af38      	add	r7, sp, #224	; 0xe0
 80088ca:	e4de      	b.n	800828a <_svfprintf_r+0x96e>
 80088cc:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
 80088ce:	2101      	movs	r1, #1
 80088d0:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 80088d2:	3401      	adds	r4, #1
 80088d4:	440a      	add	r2, r1
 80088d6:	942d      	str	r4, [sp, #180]	; 0xb4
 80088d8:	2a07      	cmp	r2, #7
 80088da:	922c      	str	r2, [sp, #176]	; 0xb0
 80088dc:	603d      	str	r5, [r7, #0]
 80088de:	6079      	str	r1, [r7, #4]
 80088e0:	f300 8112 	bgt.w	8008b08 <_svfprintf_r+0x11ec>
 80088e4:	3708      	adds	r7, #8
 80088e6:	4619      	mov	r1, r3
 80088e8:	b929      	cbnz	r1, 80088f6 <_svfprintf_r+0xfda>
 80088ea:	9d11      	ldr	r5, [sp, #68]	; 0x44
 80088ec:	b91d      	cbnz	r5, 80088f6 <_svfprintf_r+0xfda>
 80088ee:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80088f0:	07e8      	lsls	r0, r5, #31
 80088f2:	f57f aa3a 	bpl.w	8007d6a <_svfprintf_r+0x44e>
 80088f6:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 80088f8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80088fa:	3301      	adds	r3, #1
 80088fc:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 80088fe:	4422      	add	r2, r4
 8008900:	9c1a      	ldr	r4, [sp, #104]	; 0x68
 8008902:	2b07      	cmp	r3, #7
 8008904:	922d      	str	r2, [sp, #180]	; 0xb4
 8008906:	607d      	str	r5, [r7, #4]
 8008908:	603c      	str	r4, [r7, #0]
 800890a:	bfd8      	it	le
 800890c:	3708      	addle	r7, #8
 800890e:	932c      	str	r3, [sp, #176]	; 0xb0
 8008910:	f300 81ba 	bgt.w	8008c88 <_svfprintf_r+0x136c>
 8008914:	f1c1 0a00 	rsb	sl, r1, #0
 8008918:	f1ba 0f00 	cmp.w	sl, #0
 800891c:	f340 8116 	ble.w	8008b4c <_svfprintf_r+0x1230>
 8008920:	f1ba 0f10 	cmp.w	sl, #16
 8008924:	bfdc      	itt	le
 8008926:	4c9c      	ldrle	r4, [pc, #624]	; (8008b98 <_svfprintf_r+0x127c>)
 8008928:	940f      	strle	r4, [sp, #60]	; 0x3c
 800892a:	f340 80f9 	ble.w	8008b20 <_svfprintf_r+0x1204>
 800892e:	4d9a      	ldr	r5, [pc, #616]	; (8008b98 <_svfprintf_r+0x127c>)
 8008930:	2410      	movs	r4, #16
 8008932:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
 8008936:	950f      	str	r5, [sp, #60]	; 0x3c
 8008938:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800893a:	e005      	b.n	8008948 <_svfprintf_r+0x102c>
 800893c:	f1aa 0a10 	sub.w	sl, sl, #16
 8008940:	f1ba 0f10 	cmp.w	sl, #16
 8008944:	f340 80ec 	ble.w	8008b20 <_svfprintf_r+0x1204>
 8008948:	3301      	adds	r3, #1
 800894a:	3210      	adds	r2, #16
 800894c:	2b07      	cmp	r3, #7
 800894e:	603e      	str	r6, [r7, #0]
 8008950:	607c      	str	r4, [r7, #4]
 8008952:	f107 0708 	add.w	r7, r7, #8
 8008956:	932c      	str	r3, [sp, #176]	; 0xb0
 8008958:	922d      	str	r2, [sp, #180]	; 0xb4
 800895a:	ddef      	ble.n	800893c <_svfprintf_r+0x1020>
 800895c:	4628      	mov	r0, r5
 800895e:	4659      	mov	r1, fp
 8008960:	aa2b      	add	r2, sp, #172	; 0xac
 8008962:	af38      	add	r7, sp, #224	; 0xe0
 8008964:	f002 fc4c 	bl	800b200 <__ssprint_r>
 8008968:	2800      	cmp	r0, #0
 800896a:	f47f a8bc 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 800896e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8008970:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8008972:	e7e3      	b.n	800893c <_svfprintf_r+0x1020>
 8008974:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008976:	aa2b      	add	r2, sp, #172	; 0xac
 8008978:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800897a:	f002 fc41 	bl	800b200 <__ssprint_r>
 800897e:	2800      	cmp	r0, #0
 8008980:	f47f a8b1 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 8008984:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8008986:	af38      	add	r7, sp, #224	; 0xe0
 8008988:	e496      	b.n	80082b8 <_svfprintf_r+0x99c>
 800898a:	9c14      	ldr	r4, [sp, #80]	; 0x50
 800898c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800898e:	3404      	adds	r4, #4
 8008990:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8008994:	f015 0f40 	tst.w	r5, #64	; 0x40
 8008998:	9d12      	ldr	r5, [sp, #72]	; 0x48
 800899a:	9414      	str	r4, [sp, #80]	; 0x50
 800899c:	bf14      	ite	ne
 800899e:	801d      	strhne	r5, [r3, #0]
 80089a0:	601d      	streq	r5, [r3, #0]
 80089a2:	f7fe bff1 	b.w	8007988 <_svfprintf_r+0x6c>
 80089a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80089a8:	9c16      	ldr	r4, [sp, #88]	; 0x58
 80089aa:	3501      	adds	r5, #1
 80089ac:	f024 0520 	bic.w	r5, r4, #32
 80089b0:	bf04      	itt	eq
 80089b2:	2406      	moveq	r4, #6
 80089b4:	940c      	streq	r4, [sp, #48]	; 0x30
 80089b6:	d006      	beq.n	80089c6 <_svfprintf_r+0x10aa>
 80089b8:	2d47      	cmp	r5, #71	; 0x47
 80089ba:	d104      	bne.n	80089c6 <_svfprintf_r+0x10aa>
 80089bc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80089be:	2c00      	cmp	r4, #0
 80089c0:	bf08      	it	eq
 80089c2:	2401      	moveq	r4, #1
 80089c4:	940c      	str	r4, [sp, #48]	; 0x30
 80089c6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80089c8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80089ca:	2b00      	cmp	r3, #0
 80089cc:	f444 7480 	orr.w	r4, r4, #256	; 0x100
 80089d0:	940f      	str	r4, [sp, #60]	; 0x3c
 80089d2:	bfbd      	ittte	lt
 80089d4:	461c      	movlt	r4, r3
 80089d6:	f04f 0b2d 	movlt.w	fp, #45	; 0x2d
 80089da:	f104 4a00 	addlt.w	sl, r4, #2147483648	; 0x80000000
 80089de:	f8dd a070 	ldrge.w	sl, [sp, #112]	; 0x70
 80089e2:	bfa8      	it	ge
 80089e4:	f04f 0b00 	movge.w	fp, #0
 80089e8:	f1b5 0446 	subs.w	r4, r5, #70	; 0x46
 80089ec:	4261      	negs	r1, r4
 80089ee:	4161      	adcs	r1, r4
 80089f0:	2900      	cmp	r1, #0
 80089f2:	d030      	beq.n	8008a56 <_svfprintf_r+0x113a>
 80089f4:	2003      	movs	r0, #3
 80089f6:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80089f8:	4653      	mov	r3, sl
 80089fa:	9000      	str	r0, [sp, #0]
 80089fc:	a825      	add	r0, sp, #148	; 0x94
 80089fe:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008a00:	9002      	str	r0, [sp, #8]
 8008a02:	a826      	add	r0, sp, #152	; 0x98
 8008a04:	9401      	str	r4, [sp, #4]
 8008a06:	9003      	str	r0, [sp, #12]
 8008a08:	a829      	add	r0, sp, #164	; 0xa4
 8008a0a:	9004      	str	r0, [sp, #16]
 8008a0c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008a0e:	9107      	str	r1, [sp, #28]
 8008a10:	f000 fa84 	bl	8008f1c <_dtoa_r>
 8008a14:	2d47      	cmp	r5, #71	; 0x47
 8008a16:	9907      	ldr	r1, [sp, #28]
 8008a18:	4680      	mov	r8, r0
 8008a1a:	d103      	bne.n	8008a24 <_svfprintf_r+0x1108>
 8008a1c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008a1e:	07e0      	lsls	r0, r4, #31
 8008a20:	f140 80f0 	bpl.w	8008c04 <_svfprintf_r+0x12e8>
 8008a24:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008a26:	4444      	add	r4, r8
 8008a28:	b351      	cbz	r1, 8008a80 <_svfprintf_r+0x1164>
 8008a2a:	f898 3000 	ldrb.w	r3, [r8]
 8008a2e:	2b30      	cmp	r3, #48	; 0x30
 8008a30:	f000 8184 	beq.w	8008d3c <_svfprintf_r+0x1420>
 8008a34:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8008a36:	441c      	add	r4, r3
 8008a38:	e022      	b.n	8008a80 <_svfprintf_r+0x1164>
 8008a3a:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008a3c:	2140      	movs	r1, #64	; 0x40
 8008a3e:	f001 fa91 	bl	8009f64 <_malloc_r>
 8008a42:	6020      	str	r0, [r4, #0]
 8008a44:	6120      	str	r0, [r4, #16]
 8008a46:	2800      	cmp	r0, #0
 8008a48:	f000 81b6 	beq.w	8008db8 <_svfprintf_r+0x149c>
 8008a4c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8008a4e:	2340      	movs	r3, #64	; 0x40
 8008a50:	6163      	str	r3, [r4, #20]
 8008a52:	f7fe bf79 	b.w	8007948 <_svfprintf_r+0x2c>
 8008a56:	2d45      	cmp	r5, #69	; 0x45
 8008a58:	f040 8131 	bne.w	8008cbe <_svfprintf_r+0x13a2>
 8008a5c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008a5e:	2102      	movs	r1, #2
 8008a60:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008a62:	4653      	mov	r3, sl
 8008a64:	1c44      	adds	r4, r0, #1
 8008a66:	9100      	str	r1, [sp, #0]
 8008a68:	9401      	str	r4, [sp, #4]
 8008a6a:	a925      	add	r1, sp, #148	; 0x94
 8008a6c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008a6e:	9102      	str	r1, [sp, #8]
 8008a70:	a926      	add	r1, sp, #152	; 0x98
 8008a72:	9103      	str	r1, [sp, #12]
 8008a74:	a929      	add	r1, sp, #164	; 0xa4
 8008a76:	9104      	str	r1, [sp, #16]
 8008a78:	f000 fa50 	bl	8008f1c <_dtoa_r>
 8008a7c:	4680      	mov	r8, r0
 8008a7e:	4404      	add	r4, r0
 8008a80:	2300      	movs	r3, #0
 8008a82:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8008a84:	2200      	movs	r2, #0
 8008a86:	4651      	mov	r1, sl
 8008a88:	f004 fb80 	bl	800d18c <__aeabi_dcmpeq>
 8008a8c:	4623      	mov	r3, r4
 8008a8e:	b948      	cbnz	r0, 8008aa4 <_svfprintf_r+0x1188>
 8008a90:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8008a92:	429c      	cmp	r4, r3
 8008a94:	d906      	bls.n	8008aa4 <_svfprintf_r+0x1188>
 8008a96:	2130      	movs	r1, #48	; 0x30
 8008a98:	1c5a      	adds	r2, r3, #1
 8008a9a:	9229      	str	r2, [sp, #164]	; 0xa4
 8008a9c:	7019      	strb	r1, [r3, #0]
 8008a9e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8008aa0:	429c      	cmp	r4, r3
 8008aa2:	d8f9      	bhi.n	8008a98 <_svfprintf_r+0x117c>
 8008aa4:	2d47      	cmp	r5, #71	; 0x47
 8008aa6:	ebc8 0303 	rsb	r3, r8, r3
 8008aaa:	9311      	str	r3, [sp, #68]	; 0x44
 8008aac:	f000 80ae 	beq.w	8008c0c <_svfprintf_r+0x12f0>
 8008ab0:	9c16      	ldr	r4, [sp, #88]	; 0x58
 8008ab2:	2c65      	cmp	r4, #101	; 0x65
 8008ab4:	f340 818a 	ble.w	8008dcc <_svfprintf_r+0x14b0>
 8008ab8:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8008aba:	2d66      	cmp	r5, #102	; 0x66
 8008abc:	f000 8101 	beq.w	8008cc2 <_svfprintf_r+0x13a6>
 8008ac0:	9c25      	ldr	r4, [sp, #148]	; 0x94
 8008ac2:	9418      	str	r4, [sp, #96]	; 0x60
 8008ac4:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8008ac6:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8008ac8:	42ac      	cmp	r4, r5
 8008aca:	f2c0 80ea 	blt.w	8008ca2 <_svfprintf_r+0x1386>
 8008ace:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008ad0:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8008ad2:	07e0      	lsls	r0, r4, #31
 8008ad4:	bf4b      	itete	mi
 8008ad6:	3501      	addmi	r5, #1
 8008ad8:	ea25 73e5 	bicpl.w	r3, r5, r5, asr #31
 8008adc:	ea25 73e5 	bicmi.w	r3, r5, r5, asr #31
 8008ae0:	2467      	movpl	r4, #103	; 0x67
 8008ae2:	bf4d      	iteet	mi
 8008ae4:	2467      	movmi	r4, #103	; 0x67
 8008ae6:	9510      	strpl	r5, [sp, #64]	; 0x40
 8008ae8:	9416      	strpl	r4, [sp, #88]	; 0x58
 8008aea:	9510      	strmi	r5, [sp, #64]	; 0x40
 8008aec:	bf48      	it	mi
 8008aee:	9416      	strmi	r4, [sp, #88]	; 0x58
 8008af0:	f1bb 0f00 	cmp.w	fp, #0
 8008af4:	d175      	bne.n	8008be2 <_svfprintf_r+0x12c6>
 8008af6:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8008af8:	930d      	str	r3, [sp, #52]	; 0x34
 8008afa:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8008afe:	940a      	str	r4, [sp, #40]	; 0x28
 8008b00:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8008b04:	f7ff b84b 	b.w	8007b9e <_svfprintf_r+0x282>
 8008b08:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008b0a:	aa2b      	add	r2, sp, #172	; 0xac
 8008b0c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008b0e:	f002 fb77 	bl	800b200 <__ssprint_r>
 8008b12:	2800      	cmp	r0, #0
 8008b14:	f47e afe7 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 8008b18:	9925      	ldr	r1, [sp, #148]	; 0x94
 8008b1a:	af38      	add	r7, sp, #224	; 0xe0
 8008b1c:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8008b1e:	e6e3      	b.n	80088e8 <_svfprintf_r+0xfcc>
 8008b20:	3301      	adds	r3, #1
 8008b22:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 8008b24:	2b07      	cmp	r3, #7
 8008b26:	4452      	add	r2, sl
 8008b28:	932c      	str	r3, [sp, #176]	; 0xb0
 8008b2a:	e887 0410 	stmia.w	r7, {r4, sl}
 8008b2e:	bfd8      	it	le
 8008b30:	3708      	addle	r7, #8
 8008b32:	922d      	str	r2, [sp, #180]	; 0xb4
 8008b34:	dd0a      	ble.n	8008b4c <_svfprintf_r+0x1230>
 8008b36:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008b38:	aa2b      	add	r2, sp, #172	; 0xac
 8008b3a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008b3c:	f002 fb60 	bl	800b200 <__ssprint_r>
 8008b40:	2800      	cmp	r0, #0
 8008b42:	f47e afd0 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 8008b46:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8008b48:	af38      	add	r7, sp, #224	; 0xe0
 8008b4a:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8008b4c:	3301      	adds	r3, #1
 8008b4e:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8008b50:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8008b52:	2b07      	cmp	r3, #7
 8008b54:	932c      	str	r3, [sp, #176]	; 0xb0
 8008b56:	4414      	add	r4, r2
 8008b58:	f8c7 8000 	str.w	r8, [r7]
 8008b5c:	942d      	str	r4, [sp, #180]	; 0xb4
 8008b5e:	607d      	str	r5, [r7, #4]
 8008b60:	f77f a902 	ble.w	8007d68 <_svfprintf_r+0x44c>
 8008b64:	e47a      	b.n	800845c <_svfprintf_r+0xb40>
 8008b66:	950c      	str	r5, [sp, #48]	; 0x30
 8008b68:	f7fe fdd4 	bl	8007714 <strlen>
 8008b6c:	9414      	str	r4, [sp, #80]	; 0x50
 8008b6e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008b70:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8008b74:	9418      	str	r4, [sp, #96]	; 0x60
 8008b76:	ea20 75e0 	bic.w	r5, r0, r0, asr #31
 8008b7a:	9010      	str	r0, [sp, #64]	; 0x40
 8008b7c:	950d      	str	r5, [sp, #52]	; 0x34
 8008b7e:	f7ff b80e 	b.w	8007b9e <_svfprintf_r+0x282>
 8008b82:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008b84:	aa2b      	add	r2, sp, #172	; 0xac
 8008b86:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008b88:	f002 fb3a 	bl	800b200 <__ssprint_r>
 8008b8c:	2800      	cmp	r0, #0
 8008b8e:	f47e afaa 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 8008b92:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8008b94:	af38      	add	r7, sp, #224	; 0xe0
 8008b96:	e4b1      	b.n	80084fc <_svfprintf_r+0xbe0>
 8008b98:	0800eae4 	stmdaeq	r0, {r2, r5, r6, r7, r9, fp, sp, lr, pc}
 8008b9c:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008b9e:	aa2b      	add	r2, sp, #172	; 0xac
 8008ba0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008ba2:	f002 fb2d 	bl	800b200 <__ssprint_r>
 8008ba6:	2800      	cmp	r0, #0
 8008ba8:	f47e af9d 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 8008bac:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8008bae:	af38      	add	r7, sp, #224	; 0xe0
 8008bb0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008bb2:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
 8008bb4:	1ad3      	subs	r3, r2, r3
 8008bb6:	e5a7      	b.n	8008708 <_svfprintf_r+0xdec>
 8008bb8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008bba:	46c2      	mov	sl, r8
 8008bbc:	f64e 6888 	movw	r8, #61064	; 0xee88
 8008bc0:	9414      	str	r4, [sp, #80]	; 0x50
 8008bc2:	2d06      	cmp	r5, #6
 8008bc4:	bf28      	it	cs
 8008bc6:	2506      	movcs	r5, #6
 8008bc8:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8008bcc:	9510      	str	r5, [sp, #64]	; 0x40
 8008bce:	4654      	mov	r4, sl
 8008bd0:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8008bd4:	f8cd a060 	str.w	sl, [sp, #96]	; 0x60
 8008bd8:	950d      	str	r5, [sp, #52]	; 0x34
 8008bda:	f6c0 0800 	movt	r8, #2048	; 0x800
 8008bde:	f7fe bfde 	b.w	8007b9e <_svfprintf_r+0x282>
 8008be2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008be4:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8008be8:	2400      	movs	r4, #0
 8008bea:	930d      	str	r3, [sp, #52]	; 0x34
 8008bec:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 8008bf0:	950a      	str	r5, [sp, #40]	; 0x28
 8008bf2:	940c      	str	r4, [sp, #48]	; 0x30
 8008bf4:	f7fe bfd6 	b.w	8007ba4 <_svfprintf_r+0x288>
 8008bf8:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
 8008bfc:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
 8008c00:	f7ff b9b2 	b.w	8007f68 <_svfprintf_r+0x64c>
 8008c04:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 8008c06:	ebc8 0303 	rsb	r3, r8, r3
 8008c0a:	9311      	str	r3, [sp, #68]	; 0x44
 8008c0c:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8008c0e:	1cda      	adds	r2, r3, #3
 8008c10:	db11      	blt.n	8008c36 <_svfprintf_r+0x131a>
 8008c12:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008c14:	429c      	cmp	r4, r3
 8008c16:	db0e      	blt.n	8008c36 <_svfprintf_r+0x131a>
 8008c18:	9318      	str	r3, [sp, #96]	; 0x60
 8008c1a:	e753      	b.n	8008ac4 <_svfprintf_r+0x11a8>
 8008c1c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008c1e:	9414      	str	r4, [sp, #80]	; 0x50
 8008c20:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
 8008c24:	950d      	str	r5, [sp, #52]	; 0x34
 8008c26:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008c28:	9018      	str	r0, [sp, #96]	; 0x60
 8008c2a:	900c      	str	r0, [sp, #48]	; 0x30
 8008c2c:	9510      	str	r5, [sp, #64]	; 0x40
 8008c2e:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
 8008c32:	f7fe bfb4 	b.w	8007b9e <_svfprintf_r+0x282>
 8008c36:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8008c38:	3d02      	subs	r5, #2
 8008c3a:	9516      	str	r5, [sp, #88]	; 0x58
 8008c3c:	3b01      	subs	r3, #1
 8008c3e:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	9325      	str	r3, [sp, #148]	; 0x94
 8008c44:	bfba      	itte	lt
 8008c46:	425b      	neglt	r3, r3
 8008c48:	222d      	movlt	r2, #45	; 0x2d
 8008c4a:	222b      	movge	r2, #43	; 0x2b
 8008c4c:	2b09      	cmp	r3, #9
 8008c4e:	f88d 509c 	strb.w	r5, [sp, #156]	; 0x9c
 8008c52:	f88d 209d 	strb.w	r2, [sp, #157]	; 0x9d
 8008c56:	dc43      	bgt.n	8008ce0 <_svfprintf_r+0x13c4>
 8008c58:	3330      	adds	r3, #48	; 0x30
 8008c5a:	f88d 309f 	strb.w	r3, [sp, #159]	; 0x9f
 8008c5e:	2330      	movs	r3, #48	; 0x30
 8008c60:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
 8008c64:	ab28      	add	r3, sp, #160	; 0xa0
 8008c66:	9d11      	ldr	r5, [sp, #68]	; 0x44
 8008c68:	aa27      	add	r2, sp, #156	; 0x9c
 8008c6a:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8008c6c:	1a9a      	subs	r2, r3, r2
 8008c6e:	2d01      	cmp	r5, #1
 8008c70:	921e      	str	r2, [sp, #120]	; 0x78
 8008c72:	4414      	add	r4, r2
 8008c74:	9410      	str	r4, [sp, #64]	; 0x40
 8008c76:	dd78      	ble.n	8008d6a <_svfprintf_r+0x144e>
 8008c78:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008c7a:	2400      	movs	r4, #0
 8008c7c:	9418      	str	r4, [sp, #96]	; 0x60
 8008c7e:	3301      	adds	r3, #1
 8008c80:	9310      	str	r3, [sp, #64]	; 0x40
 8008c82:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008c86:	e733      	b.n	8008af0 <_svfprintf_r+0x11d4>
 8008c88:	980e      	ldr	r0, [sp, #56]	; 0x38
 8008c8a:	aa2b      	add	r2, sp, #172	; 0xac
 8008c8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008c8e:	f002 fab7 	bl	800b200 <__ssprint_r>
 8008c92:	2800      	cmp	r0, #0
 8008c94:	f47e af27 	bne.w	8007ae6 <_svfprintf_r+0x1ca>
 8008c98:	9925      	ldr	r1, [sp, #148]	; 0x94
 8008c9a:	af38      	add	r7, sp, #224	; 0xe0
 8008c9c:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 8008c9e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
 8008ca0:	e638      	b.n	8008914 <_svfprintf_r+0xff8>
 8008ca2:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8008ca4:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8008ca6:	2d00      	cmp	r5, #0
 8008ca8:	bfd4      	ite	le
 8008caa:	f1c5 0302 	rsble	r3, r5, #2
 8008cae:	2301      	movgt	r3, #1
 8008cb0:	441c      	add	r4, r3
 8008cb2:	2567      	movs	r5, #103	; 0x67
 8008cb4:	9410      	str	r4, [sp, #64]	; 0x40
 8008cb6:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 8008cba:	9516      	str	r5, [sp, #88]	; 0x58
 8008cbc:	e718      	b.n	8008af0 <_svfprintf_r+0x11d4>
 8008cbe:	2002      	movs	r0, #2
 8008cc0:	e699      	b.n	80089f6 <_svfprintf_r+0x10da>
 8008cc2:	9d25      	ldr	r5, [sp, #148]	; 0x94
 8008cc4:	2d00      	cmp	r5, #0
 8008cc6:	9518      	str	r5, [sp, #96]	; 0x60
 8008cc8:	dd58      	ble.n	8008d7c <_svfprintf_r+0x1460>
 8008cca:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 8008ccc:	2c00      	cmp	r4, #0
 8008cce:	d144      	bne.n	8008d5a <_svfprintf_r+0x143e>
 8008cd0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8008cd2:	07ed      	lsls	r5, r5, #31
 8008cd4:	d441      	bmi.n	8008d5a <_svfprintf_r+0x143e>
 8008cd6:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8008cd8:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 8008cdc:	9410      	str	r4, [sp, #64]	; 0x40
 8008cde:	e707      	b.n	8008af0 <_svfprintf_r+0x11d4>
 8008ce0:	f246 6167 	movw	r1, #26215	; 0x6667
 8008ce4:	f10d 05aa 	add.w	r5, sp, #170	; 0xaa
 8008ce8:	f2c6 6166 	movt	r1, #26214	; 0x6666
 8008cec:	fb81 2003 	smull	r2, r0, r1, r3
 8008cf0:	17da      	asrs	r2, r3, #31
 8008cf2:	462c      	mov	r4, r5
 8008cf4:	3d01      	subs	r5, #1
 8008cf6:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
 8008cfa:	eb02 0082 	add.w	r0, r2, r2, lsl #2
 8008cfe:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
 8008d02:	4613      	mov	r3, r2
 8008d04:	2b09      	cmp	r3, #9
 8008d06:	f100 0230 	add.w	r2, r0, #48	; 0x30
 8008d0a:	7022      	strb	r2, [r4, #0]
 8008d0c:	dcee      	bgt.n	8008cec <_svfprintf_r+0x13d0>
 8008d0e:	f10d 00ab 	add.w	r0, sp, #171	; 0xab
 8008d12:	3330      	adds	r3, #48	; 0x30
 8008d14:	42a8      	cmp	r0, r5
 8008d16:	b2da      	uxtb	r2, r3
 8008d18:	f804 2c01 	strb.w	r2, [r4, #-1]
 8008d1c:	d953      	bls.n	8008dc6 <_svfprintf_r+0x14aa>
 8008d1e:	f10d 019d 	add.w	r1, sp, #157	; 0x9d
 8008d22:	4623      	mov	r3, r4
 8008d24:	e001      	b.n	8008d2a <_svfprintf_r+0x140e>
 8008d26:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d2a:	4283      	cmp	r3, r0
 8008d2c:	f801 2f01 	strb.w	r2, [r1, #1]!
 8008d30:	d1f9      	bne.n	8008d26 <_svfprintf_r+0x140a>
 8008d32:	ad48      	add	r5, sp, #288	; 0x120
 8008d34:	ebc4 0345 	rsb	r3, r4, r5, lsl #1
 8008d38:	3bf6      	subs	r3, #246	; 0xf6
 8008d3a:	e794      	b.n	8008c66 <_svfprintf_r+0x134a>
 8008d3c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8008d3e:	2200      	movs	r2, #0
 8008d40:	2300      	movs	r3, #0
 8008d42:	4651      	mov	r1, sl
 8008d44:	f004 fa22 	bl	800d18c <__aeabi_dcmpeq>
 8008d48:	2800      	cmp	r0, #0
 8008d4a:	f47f ae73 	bne.w	8008a34 <_svfprintf_r+0x1118>
 8008d4e:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008d50:	f1c0 0301 	rsb	r3, r0, #1
 8008d54:	9325      	str	r3, [sp, #148]	; 0x94
 8008d56:	441c      	add	r4, r3
 8008d58:	e692      	b.n	8008a80 <_svfprintf_r+0x1164>
 8008d5a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008d5c:	9c18      	ldr	r4, [sp, #96]	; 0x60
 8008d5e:	1c6b      	adds	r3, r5, #1
 8008d60:	441c      	add	r4, r3
 8008d62:	9410      	str	r4, [sp, #64]	; 0x40
 8008d64:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
 8008d68:	e6c2      	b.n	8008af0 <_svfprintf_r+0x11d4>
 8008d6a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008d6c:	f014 0301 	ands.w	r3, r4, #1
 8008d70:	d182      	bne.n	8008c78 <_svfprintf_r+0x135c>
 8008d72:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8008d74:	9318      	str	r3, [sp, #96]	; 0x60
 8008d76:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 8008d7a:	e6b9      	b.n	8008af0 <_svfprintf_r+0x11d4>
 8008d7c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008d7e:	b935      	cbnz	r5, 8008d8e <_svfprintf_r+0x1472>
 8008d80:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008d82:	07e4      	lsls	r4, r4, #31
 8008d84:	bf5c      	itt	pl
 8008d86:	2301      	movpl	r3, #1
 8008d88:	9310      	strpl	r3, [sp, #64]	; 0x40
 8008d8a:	f57f aeb1 	bpl.w	8008af0 <_svfprintf_r+0x11d4>
 8008d8e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008d90:	3502      	adds	r5, #2
 8008d92:	9510      	str	r5, [sp, #64]	; 0x40
 8008d94:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
 8008d98:	e6aa      	b.n	8008af0 <_svfprintf_r+0x11d4>
 8008d9a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8008d9c:	f899 3001 	ldrb.w	r3, [r9, #1]
 8008da0:	46a1      	mov	r9, r4
 8008da2:	682d      	ldr	r5, [r5, #0]
 8008da4:	950c      	str	r5, [sp, #48]	; 0x30
 8008da6:	9d14      	ldr	r5, [sp, #80]	; 0x50
 8008da8:	1d29      	adds	r1, r5, #4
 8008daa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008dac:	9114      	str	r1, [sp, #80]	; 0x50
 8008dae:	2d00      	cmp	r5, #0
 8008db0:	f6be ae1d 	bge.w	80079ee <_svfprintf_r+0xd2>
 8008db4:	f7fe be18 	b.w	80079e8 <_svfprintf_r+0xcc>
 8008db8:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8008dba:	230c      	movs	r3, #12
 8008dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8008dc0:	602b      	str	r3, [r5, #0]
 8008dc2:	f7fe be98 	b.w	8007af6 <_svfprintf_r+0x1da>
 8008dc6:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
 8008dca:	e74c      	b.n	8008c66 <_svfprintf_r+0x134a>
 8008dcc:	9b25      	ldr	r3, [sp, #148]	; 0x94
 8008dce:	e735      	b.n	8008c3c <_svfprintf_r+0x1320>

08008dd0 <quorem>:
 8008dd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dd4:	468c      	mov	ip, r1
 8008dd6:	6903      	ldr	r3, [r0, #16]
 8008dd8:	4683      	mov	fp, r0
 8008dda:	690d      	ldr	r5, [r1, #16]
 8008ddc:	b085      	sub	sp, #20
 8008dde:	429d      	cmp	r5, r3
 8008de0:	bfc8      	it	gt
 8008de2:	2000      	movgt	r0, #0
 8008de4:	f300 8096 	bgt.w	8008f14 <quorem+0x144>
 8008de8:	3d01      	subs	r5, #1
 8008dea:	f101 0414 	add.w	r4, r1, #20
 8008dee:	f10b 0a14 	add.w	sl, fp, #20
 8008df2:	f854 1025 	ldr.w	r1, [r4, r5, lsl #2]
 8008df6:	00aa      	lsls	r2, r5, #2
 8008df8:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 8008dfc:	4691      	mov	r9, r2
 8008dfe:	3101      	adds	r1, #1
 8008e00:	9202      	str	r2, [sp, #8]
 8008e02:	f8cd c004 	str.w	ip, [sp, #4]
 8008e06:	4452      	add	r2, sl
 8008e08:	9203      	str	r2, [sp, #12]
 8008e0a:	f003 fc61 	bl	800c6d0 <__aeabi_uidiv>
 8008e0e:	44a1      	add	r9, r4
 8008e10:	f8dd c004 	ldr.w	ip, [sp, #4]
 8008e14:	4680      	mov	r8, r0
 8008e16:	2800      	cmp	r0, #0
 8008e18:	d041      	beq.n	8008e9e <quorem+0xce>
 8008e1a:	2100      	movs	r1, #0
 8008e1c:	4622      	mov	r2, r4
 8008e1e:	4608      	mov	r0, r1
 8008e20:	4653      	mov	r3, sl
 8008e22:	460f      	mov	r7, r1
 8008e24:	f852 1b04 	ldr.w	r1, [r2], #4
 8008e28:	681e      	ldr	r6, [r3, #0]
 8008e2a:	4591      	cmp	r9, r2
 8008e2c:	fa1f fe81 	uxth.w	lr, r1
 8008e30:	ea4f 4111 	mov.w	r1, r1, lsr #16
 8008e34:	fb0e 7708 	mla	r7, lr, r8, r7
 8008e38:	fa1f fe86 	uxth.w	lr, r6
 8008e3c:	fb01 f108 	mul.w	r1, r1, r8
 8008e40:	eb01 4117 	add.w	r1, r1, r7, lsr #16
 8008e44:	b2bf      	uxth	r7, r7
 8008e46:	ebc7 0000 	rsb	r0, r7, r0
 8008e4a:	4486      	add	lr, r0
 8008e4c:	b288      	uxth	r0, r1
 8008e4e:	ebc0 4016 	rsb	r0, r0, r6, lsr #16
 8008e52:	ea4f 4711 	mov.w	r7, r1, lsr #16
 8008e56:	eb00 402e 	add.w	r0, r0, lr, asr #16
 8008e5a:	fa1f fe8e 	uxth.w	lr, lr
 8008e5e:	ea4e 4100 	orr.w	r1, lr, r0, lsl #16
 8008e62:	ea4f 4020 	mov.w	r0, r0, asr #16
 8008e66:	f843 1b04 	str.w	r1, [r3], #4
 8008e6a:	d2db      	bcs.n	8008e24 <quorem+0x54>
 8008e6c:	9a02      	ldr	r2, [sp, #8]
 8008e6e:	f85a 3002 	ldr.w	r3, [sl, r2]
 8008e72:	b9a3      	cbnz	r3, 8008e9e <quorem+0xce>
 8008e74:	9a03      	ldr	r2, [sp, #12]
 8008e76:	1f13      	subs	r3, r2, #4
 8008e78:	459a      	cmp	sl, r3
 8008e7a:	d20e      	bcs.n	8008e9a <quorem+0xca>
 8008e7c:	f852 3c04 	ldr.w	r3, [r2, #-4]
 8008e80:	b95b      	cbnz	r3, 8008e9a <quorem+0xca>
 8008e82:	f1a2 0308 	sub.w	r3, r2, #8
 8008e86:	e001      	b.n	8008e8c <quorem+0xbc>
 8008e88:	6812      	ldr	r2, [r2, #0]
 8008e8a:	b932      	cbnz	r2, 8008e9a <quorem+0xca>
 8008e8c:	459a      	cmp	sl, r3
 8008e8e:	461a      	mov	r2, r3
 8008e90:	f105 35ff 	add.w	r5, r5, #4294967295
 8008e94:	f1a3 0304 	sub.w	r3, r3, #4
 8008e98:	d3f6      	bcc.n	8008e88 <quorem+0xb8>
 8008e9a:	f8cb 5010 	str.w	r5, [fp, #16]
 8008e9e:	4661      	mov	r1, ip
 8008ea0:	4658      	mov	r0, fp
 8008ea2:	f001 fe47 	bl	800ab34 <__mcmp>
 8008ea6:	2800      	cmp	r0, #0
 8008ea8:	db33      	blt.n	8008f12 <quorem+0x142>
 8008eaa:	f108 0801 	add.w	r8, r8, #1
 8008eae:	4653      	mov	r3, sl
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	f854 6b04 	ldr.w	r6, [r4], #4
 8008eb6:	6818      	ldr	r0, [r3, #0]
 8008eb8:	45a1      	cmp	r9, r4
 8008eba:	b2b1      	uxth	r1, r6
 8008ebc:	ea4f 4616 	mov.w	r6, r6, lsr #16
 8008ec0:	ebc1 0202 	rsb	r2, r1, r2
 8008ec4:	b287      	uxth	r7, r0
 8008ec6:	eb02 0107 	add.w	r1, r2, r7
 8008eca:	ebc6 4210 	rsb	r2, r6, r0, lsr #16
 8008ece:	eb02 4221 	add.w	r2, r2, r1, asr #16
 8008ed2:	b289      	uxth	r1, r1
 8008ed4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008ed8:	ea4f 4222 	mov.w	r2, r2, asr #16
 8008edc:	f843 1b04 	str.w	r1, [r3], #4
 8008ee0:	d2e7      	bcs.n	8008eb2 <quorem+0xe2>
 8008ee2:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
 8008ee6:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
 8008eea:	b992      	cbnz	r2, 8008f12 <quorem+0x142>
 8008eec:	1f1a      	subs	r2, r3, #4
 8008eee:	4592      	cmp	sl, r2
 8008ef0:	d20d      	bcs.n	8008f0e <quorem+0x13e>
 8008ef2:	f853 2c04 	ldr.w	r2, [r3, #-4]
 8008ef6:	b952      	cbnz	r2, 8008f0e <quorem+0x13e>
 8008ef8:	3b08      	subs	r3, #8
 8008efa:	e001      	b.n	8008f00 <quorem+0x130>
 8008efc:	6812      	ldr	r2, [r2, #0]
 8008efe:	b932      	cbnz	r2, 8008f0e <quorem+0x13e>
 8008f00:	459a      	cmp	sl, r3
 8008f02:	461a      	mov	r2, r3
 8008f04:	f105 35ff 	add.w	r5, r5, #4294967295
 8008f08:	f1a3 0304 	sub.w	r3, r3, #4
 8008f0c:	d3f6      	bcc.n	8008efc <quorem+0x12c>
 8008f0e:	f8cb 5010 	str.w	r5, [fp, #16]
 8008f12:	4640      	mov	r0, r8
 8008f14:	b005      	add	sp, #20
 8008f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f1a:	bf00      	nop

08008f1c <_dtoa_r>:
 8008f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f20:	b09b      	sub	sp, #108	; 0x6c
 8008f22:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008f24:	4604      	mov	r4, r0
 8008f26:	4692      	mov	sl, r2
 8008f28:	469b      	mov	fp, r3
 8008f2a:	9d27      	ldr	r5, [sp, #156]	; 0x9c
 8008f2c:	2e00      	cmp	r6, #0
 8008f2e:	f000 82bb 	beq.w	80094a8 <_dtoa_r+0x58c>
 8008f32:	6833      	ldr	r3, [r6, #0]
 8008f34:	b153      	cbz	r3, 8008f4c <_dtoa_r+0x30>
 8008f36:	6872      	ldr	r2, [r6, #4]
 8008f38:	2601      	movs	r6, #1
 8008f3a:	4619      	mov	r1, r3
 8008f3c:	4096      	lsls	r6, r2
 8008f3e:	609e      	str	r6, [r3, #8]
 8008f40:	605a      	str	r2, [r3, #4]
 8008f42:	f001 fb9d 	bl	800a680 <_Bfree>
 8008f46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008f48:	2200      	movs	r2, #0
 8008f4a:	601a      	str	r2, [r3, #0]
 8008f4c:	f1bb 0f00 	cmp.w	fp, #0
 8008f50:	bfb4      	ite	lt
 8008f52:	2301      	movlt	r3, #1
 8008f54:	2300      	movge	r3, #0
 8008f56:	602b      	str	r3, [r5, #0]
 8008f58:	f04f 0300 	mov.w	r3, #0
 8008f5c:	bfb4      	ite	lt
 8008f5e:	f02b 4900 	biclt.w	r9, fp, #2147483648	; 0x80000000
 8008f62:	46d9      	movge	r9, fp
 8008f64:	461a      	mov	r2, r3
 8008f66:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 8008f6a:	f6c7 72f0 	movt	r2, #32752	; 0x7ff0
 8008f6e:	ea09 0303 	and.w	r3, r9, r3
 8008f72:	bfb8      	it	lt
 8008f74:	46cb      	movlt	fp, r9
 8008f76:	4293      	cmp	r3, r2
 8008f78:	d014      	beq.n	8008fa4 <_dtoa_r+0x88>
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	2300      	movs	r3, #0
 8008f7e:	4650      	mov	r0, sl
 8008f80:	4659      	mov	r1, fp
 8008f82:	f004 f903 	bl	800d18c <__aeabi_dcmpeq>
 8008f86:	4680      	mov	r8, r0
 8008f88:	b328      	cbz	r0, 8008fd6 <_dtoa_r+0xba>
 8008f8a:	9e26      	ldr	r6, [sp, #152]	; 0x98
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	6033      	str	r3, [r6, #0]
 8008f90:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8008f92:	2e00      	cmp	r6, #0
 8008f94:	f000 80dc 	beq.w	8009150 <_dtoa_r+0x234>
 8008f98:	4baf      	ldr	r3, [pc, #700]	; (8009258 <_dtoa_r+0x33c>)
 8008f9a:	1e58      	subs	r0, r3, #1
 8008f9c:	6033      	str	r3, [r6, #0]
 8008f9e:	b01b      	add	sp, #108	; 0x6c
 8008fa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fa4:	9e26      	ldr	r6, [sp, #152]	; 0x98
 8008fa6:	f64e 60a0 	movw	r0, #61088	; 0xeea0
 8008faa:	f242 730f 	movw	r3, #9999	; 0x270f
 8008fae:	f6c0 0000 	movt	r0, #2048	; 0x800
 8008fb2:	6033      	str	r3, [r6, #0]
 8008fb4:	f1ba 0f00 	cmp.w	sl, #0
 8008fb8:	f000 80aa 	beq.w	8009110 <_dtoa_r+0x1f4>
 8008fbc:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8008fbe:	2e00      	cmp	r6, #0
 8008fc0:	d0ed      	beq.n	8008f9e <_dtoa_r+0x82>
 8008fc2:	78c3      	ldrb	r3, [r0, #3]
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	f040 80b2 	bne.w	800912e <_dtoa_r+0x212>
 8008fca:	1cc3      	adds	r3, r0, #3
 8008fcc:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8008fce:	6033      	str	r3, [r6, #0]
 8008fd0:	b01b      	add	sp, #108	; 0x6c
 8008fd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fd6:	aa19      	add	r2, sp, #100	; 0x64
 8008fd8:	ab18      	add	r3, sp, #96	; 0x60
 8008fda:	9200      	str	r2, [sp, #0]
 8008fdc:	4620      	mov	r0, r4
 8008fde:	9301      	str	r3, [sp, #4]
 8008fe0:	4652      	mov	r2, sl
 8008fe2:	465b      	mov	r3, fp
 8008fe4:	f001 feb6 	bl	800ad54 <__d2b>
 8008fe8:	ea5f 5519 	movs.w	r5, r9, lsr #20
 8008fec:	900b      	str	r0, [sp, #44]	; 0x2c
 8008fee:	f040 80a1 	bne.w	8009134 <_dtoa_r+0x218>
 8008ff2:	9f18      	ldr	r7, [sp, #96]	; 0x60
 8008ff4:	f46f 6382 	mvn.w	r3, #1040	; 0x410
 8008ff8:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8008ffa:	443d      	add	r5, r7
 8008ffc:	429d      	cmp	r5, r3
 8008ffe:	f2c0 8278 	blt.w	80094f2 <_dtoa_r+0x5d6>
 8009002:	f64f 430e 	movw	r3, #64526	; 0xfc0e
 8009006:	f205 4212 	addw	r2, r5, #1042	; 0x412
 800900a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
 800900e:	fa2a f202 	lsr.w	r2, sl, r2
 8009012:	1b5b      	subs	r3, r3, r5
 8009014:	fa09 f003 	lsl.w	r0, r9, r3
 8009018:	4310      	orrs	r0, r2
 800901a:	f003 fdd9 	bl	800cbd0 <__aeabi_ui2d>
 800901e:	3d01      	subs	r5, #1
 8009020:	46b8      	mov	r8, r7
 8009022:	2601      	movs	r6, #1
 8009024:	9615      	str	r6, [sp, #84]	; 0x54
 8009026:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800902a:	2300      	movs	r3, #0
 800902c:	2200      	movs	r2, #0
 800902e:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
 8009032:	f003 fc8f 	bl	800c954 <__aeabi_dsub>
 8009036:	a382      	add	r3, pc, #520	; (adr r3, 8009240 <_dtoa_r+0x324>)
 8009038:	e9d3 2300 	ldrd	r2, r3, [r3]
 800903c:	f003 fe3e 	bl	800ccbc <__aeabi_dmul>
 8009040:	a381      	add	r3, pc, #516	; (adr r3, 8009248 <_dtoa_r+0x32c>)
 8009042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009046:	f003 fc87 	bl	800c958 <__adddf3>
 800904a:	4606      	mov	r6, r0
 800904c:	4628      	mov	r0, r5
 800904e:	460f      	mov	r7, r1
 8009050:	f003 fdce 	bl	800cbf0 <__aeabi_i2d>
 8009054:	a37e      	add	r3, pc, #504	; (adr r3, 8009250 <_dtoa_r+0x334>)
 8009056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800905a:	f003 fe2f 	bl	800ccbc <__aeabi_dmul>
 800905e:	4602      	mov	r2, r0
 8009060:	460b      	mov	r3, r1
 8009062:	4630      	mov	r0, r6
 8009064:	4639      	mov	r1, r7
 8009066:	f003 fc77 	bl	800c958 <__adddf3>
 800906a:	4606      	mov	r6, r0
 800906c:	460f      	mov	r7, r1
 800906e:	f004 f8bf 	bl	800d1f0 <__aeabi_d2iz>
 8009072:	4639      	mov	r1, r7
 8009074:	2200      	movs	r2, #0
 8009076:	2300      	movs	r3, #0
 8009078:	9004      	str	r0, [sp, #16]
 800907a:	4630      	mov	r0, r6
 800907c:	f004 f890 	bl	800d1a0 <__aeabi_dcmplt>
 8009080:	2800      	cmp	r0, #0
 8009082:	f040 8226 	bne.w	80094d2 <_dtoa_r+0x5b6>
 8009086:	9e04      	ldr	r6, [sp, #16]
 8009088:	2e16      	cmp	r6, #22
 800908a:	bf84      	itt	hi
 800908c:	2601      	movhi	r6, #1
 800908e:	960f      	strhi	r6, [sp, #60]	; 0x3c
 8009090:	d812      	bhi.n	80090b8 <_dtoa_r+0x19c>
 8009092:	f64e 3108 	movw	r1, #60168	; 0xeb08
 8009096:	4652      	mov	r2, sl
 8009098:	f6c0 0100 	movt	r1, #2048	; 0x800
 800909c:	465b      	mov	r3, fp
 800909e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80090a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80090a6:	f004 f899 	bl	800d1dc <__aeabi_dcmpgt>
 80090aa:	2800      	cmp	r0, #0
 80090ac:	f000 821f 	beq.w	80094ee <_dtoa_r+0x5d2>
 80090b0:	3e01      	subs	r6, #1
 80090b2:	9604      	str	r6, [sp, #16]
 80090b4:	2600      	movs	r6, #0
 80090b6:	960f      	str	r6, [sp, #60]	; 0x3c
 80090b8:	ebc5 0508 	rsb	r5, r5, r8
 80090bc:	3d01      	subs	r5, #1
 80090be:	9506      	str	r5, [sp, #24]
 80090c0:	bf49      	itett	mi
 80090c2:	426e      	negmi	r6, r5
 80090c4:	2600      	movpl	r6, #0
 80090c6:	960a      	strmi	r6, [sp, #40]	; 0x28
 80090c8:	2600      	movmi	r6, #0
 80090ca:	bf54      	ite	pl
 80090cc:	960a      	strpl	r6, [sp, #40]	; 0x28
 80090ce:	9606      	strmi	r6, [sp, #24]
 80090d0:	9e04      	ldr	r6, [sp, #16]
 80090d2:	2e00      	cmp	r6, #0
 80090d4:	f2c0 81f1 	blt.w	80094ba <_dtoa_r+0x59e>
 80090d8:	f8dd e018 	ldr.w	lr, [sp, #24]
 80090dc:	960e      	str	r6, [sp, #56]	; 0x38
 80090de:	44b6      	add	lr, r6
 80090e0:	2600      	movs	r6, #0
 80090e2:	f8cd e018 	str.w	lr, [sp, #24]
 80090e6:	960c      	str	r6, [sp, #48]	; 0x30
 80090e8:	9e24      	ldr	r6, [sp, #144]	; 0x90
 80090ea:	2e09      	cmp	r6, #9
 80090ec:	d835      	bhi.n	800915a <_dtoa_r+0x23e>
 80090ee:	2e05      	cmp	r6, #5
 80090f0:	bfc4      	itt	gt
 80090f2:	3e04      	subgt	r6, #4
 80090f4:	9624      	strgt	r6, [sp, #144]	; 0x90
 80090f6:	9e24      	ldr	r6, [sp, #144]	; 0x90
 80090f8:	bfcc      	ite	gt
 80090fa:	2500      	movgt	r5, #0
 80090fc:	2501      	movle	r5, #1
 80090fe:	1eb3      	subs	r3, r6, #2
 8009100:	2b03      	cmp	r3, #3
 8009102:	d82c      	bhi.n	800915e <_dtoa_r+0x242>
 8009104:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009108:	02290361 	eoreq	r0, r9, #-2080374783	; 0x84000001
 800910c:	058d0370 	streq	r0, [sp, #880]	; 0x370
 8009110:	f64e 6294 	movw	r2, #61076	; 0xee94
 8009114:	f64e 63a0 	movw	r3, #61088	; 0xeea0
 8009118:	f3c9 0013 	ubfx	r0, r9, #0, #20
 800911c:	f6c0 0200 	movt	r2, #2048	; 0x800
 8009120:	f6c0 0300 	movt	r3, #2048	; 0x800
 8009124:	2800      	cmp	r0, #0
 8009126:	bf0c      	ite	eq
 8009128:	4610      	moveq	r0, r2
 800912a:	4618      	movne	r0, r3
 800912c:	e746      	b.n	8008fbc <_dtoa_r+0xa0>
 800912e:	f100 0308 	add.w	r3, r0, #8
 8009132:	e74b      	b.n	8008fcc <_dtoa_r+0xb0>
 8009134:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009138:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 800913c:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8009140:	4650      	mov	r0, sl
 8009142:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009146:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800914a:	f443 1140 	orr.w	r1, r3, #3145728	; 0x300000
 800914e:	e76c      	b.n	800902a <_dtoa_r+0x10e>
 8009150:	f64e 6090 	movw	r0, #61072	; 0xee90
 8009154:	f6c0 0000 	movt	r0, #2048	; 0x800
 8009158:	e721      	b.n	8008f9e <_dtoa_r+0x82>
 800915a:	2600      	movs	r6, #0
 800915c:	9624      	str	r6, [sp, #144]	; 0x90
 800915e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009160:	2300      	movs	r3, #0
 8009162:	4619      	mov	r1, r3
 8009164:	4620      	mov	r0, r4
 8009166:	f04f 36ff 	mov.w	r6, #4294967295
 800916a:	9325      	str	r3, [sp, #148]	; 0x94
 800916c:	606b      	str	r3, [r5, #4]
 800916e:	9609      	str	r6, [sp, #36]	; 0x24
 8009170:	9614      	str	r6, [sp, #80]	; 0x50
 8009172:	f001 fa4f 	bl	800a614 <_Balloc>
 8009176:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009178:	2601      	movs	r6, #1
 800917a:	960d      	str	r6, [sp, #52]	; 0x34
 800917c:	6028      	str	r0, [r5, #0]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	9308      	str	r3, [sp, #32]
 8009182:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009184:	2b00      	cmp	r3, #0
 8009186:	f2c0 80c7 	blt.w	8009318 <_dtoa_r+0x3fc>
 800918a:	9e04      	ldr	r6, [sp, #16]
 800918c:	2e0e      	cmp	r6, #14
 800918e:	f300 80c3 	bgt.w	8009318 <_dtoa_r+0x3fc>
 8009192:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 8009196:	f64e 3308 	movw	r3, #60168	; 0xeb08
 800919a:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800919c:	f6c0 0300 	movt	r3, #2048	; 0x800
 80091a0:	ea4f 72de 	mov.w	r2, lr, lsr #31
 80091a4:	2e00      	cmp	r6, #0
 80091a6:	bfcc      	ite	gt
 80091a8:	2200      	movgt	r2, #0
 80091aa:	f002 0201 	andle.w	r2, r2, #1
 80091ae:	9e04      	ldr	r6, [sp, #16]
 80091b0:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80091b4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80091b8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80091bc:	2a00      	cmp	r2, #0
 80091be:	f040 846e 	bne.w	8009a9e <_dtoa_r+0xb82>
 80091c2:	4602      	mov	r2, r0
 80091c4:	460b      	mov	r3, r1
 80091c6:	4650      	mov	r0, sl
 80091c8:	4659      	mov	r1, fp
 80091ca:	f003 fea1 	bl	800cf10 <__aeabi_ddiv>
 80091ce:	9e08      	ldr	r6, [sp, #32]
 80091d0:	f004 f80e 	bl	800d1f0 <__aeabi_d2iz>
 80091d4:	1c75      	adds	r5, r6, #1
 80091d6:	4680      	mov	r8, r0
 80091d8:	f003 fd0a 	bl	800cbf0 <__aeabi_i2d>
 80091dc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80091e0:	f003 fd6c 	bl	800ccbc <__aeabi_dmul>
 80091e4:	4602      	mov	r2, r0
 80091e6:	460b      	mov	r3, r1
 80091e8:	4650      	mov	r0, sl
 80091ea:	4659      	mov	r1, fp
 80091ec:	f003 fbb2 	bl	800c954 <__aeabi_dsub>
 80091f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091f2:	f8dd e020 	ldr.w	lr, [sp, #32]
 80091f6:	f108 0330 	add.w	r3, r8, #48	; 0x30
 80091fa:	2a01      	cmp	r2, #1
 80091fc:	f88e 3000 	strb.w	r3, [lr]
 8009200:	4606      	mov	r6, r0
 8009202:	460f      	mov	r7, r1
 8009204:	d05b      	beq.n	80092be <_dtoa_r+0x3a2>
 8009206:	2300      	movs	r3, #0
 8009208:	2200      	movs	r2, #0
 800920a:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800920e:	f003 fd55 	bl	800ccbc <__aeabi_dmul>
 8009212:	2200      	movs	r2, #0
 8009214:	2300      	movs	r3, #0
 8009216:	4606      	mov	r6, r0
 8009218:	460f      	mov	r7, r1
 800921a:	f003 ffb7 	bl	800d18c <__aeabi_dcmpeq>
 800921e:	2800      	cmp	r0, #0
 8009220:	f040 8519 	bne.w	8009c56 <_dtoa_r+0xd3a>
 8009224:	f8dd a020 	ldr.w	sl, [sp, #32]
 8009228:	9809      	ldr	r0, [sp, #36]	; 0x24
 800922a:	9908      	ldr	r1, [sp, #32]
 800922c:	4482      	add	sl, r0
 800922e:	f8cd a00c 	str.w	sl, [sp, #12]
 8009232:	f101 0902 	add.w	r9, r1, #2
 8009236:	e9dd ab06 	ldrd	sl, fp, [sp, #24]
 800923a:	e01a      	b.n	8009272 <_dtoa_r+0x356>
 800923c:	f3af 8000 	nop.w
 8009240:	636f4361 	cmnvs	pc, #-2080374783	; 0x84000001
 8009244:	3fd287a7 	svccc	0x00d287a7
 8009248:	8b60c8b3 	blhi	983b51c <__RW_LOAD_ADDR__+0x182c66c>
 800924c:	3fc68a28 	svccc	0x00c68a28
 8009250:	509f79fb 			; <UNDEFINED> instruction: 0x509f79fb
 8009254:	3fd34413 	svccc	0x00d34413
 8009258:	0800ee91 	stmdaeq	r0, {r0, r4, r7, r9, sl, fp, sp, lr, pc}
 800925c:	f003 fd2e 	bl	800ccbc <__aeabi_dmul>
 8009260:	2200      	movs	r2, #0
 8009262:	2300      	movs	r3, #0
 8009264:	4606      	mov	r6, r0
 8009266:	460f      	mov	r7, r1
 8009268:	f003 ff90 	bl	800d18c <__aeabi_dcmpeq>
 800926c:	2800      	cmp	r0, #0
 800926e:	f040 84f2 	bne.w	8009c56 <_dtoa_r+0xd3a>
 8009272:	4652      	mov	r2, sl
 8009274:	465b      	mov	r3, fp
 8009276:	4630      	mov	r0, r6
 8009278:	4639      	mov	r1, r7
 800927a:	f003 fe49 	bl	800cf10 <__aeabi_ddiv>
 800927e:	464d      	mov	r5, r9
 8009280:	f003 ffb6 	bl	800d1f0 <__aeabi_d2iz>
 8009284:	4680      	mov	r8, r0
 8009286:	f003 fcb3 	bl	800cbf0 <__aeabi_i2d>
 800928a:	4652      	mov	r2, sl
 800928c:	465b      	mov	r3, fp
 800928e:	f003 fd15 	bl	800ccbc <__aeabi_dmul>
 8009292:	4602      	mov	r2, r0
 8009294:	460b      	mov	r3, r1
 8009296:	4630      	mov	r0, r6
 8009298:	4639      	mov	r1, r7
 800929a:	f003 fb5b 	bl	800c954 <__aeabi_dsub>
 800929e:	f108 0e30 	add.w	lr, r8, #48	; 0x30
 80092a2:	f809 ec01 	strb.w	lr, [r9, #-1]
 80092a6:	2300      	movs	r3, #0
 80092a8:	f8dd e00c 	ldr.w	lr, [sp, #12]
 80092ac:	2200      	movs	r2, #0
 80092ae:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80092b2:	45f1      	cmp	r9, lr
 80092b4:	f109 0901 	add.w	r9, r9, #1
 80092b8:	4606      	mov	r6, r0
 80092ba:	460f      	mov	r7, r1
 80092bc:	d1ce      	bne.n	800925c <_dtoa_r+0x340>
 80092be:	4632      	mov	r2, r6
 80092c0:	463b      	mov	r3, r7
 80092c2:	4630      	mov	r0, r6
 80092c4:	4639      	mov	r1, r7
 80092c6:	f003 fb47 	bl	800c958 <__adddf3>
 80092ca:	4606      	mov	r6, r0
 80092cc:	460f      	mov	r7, r1
 80092ce:	4632      	mov	r2, r6
 80092d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80092d4:	463b      	mov	r3, r7
 80092d6:	f003 ff63 	bl	800d1a0 <__aeabi_dcmplt>
 80092da:	2800      	cmp	r0, #0
 80092dc:	f000 8570 	beq.w	8009dc0 <_dtoa_r+0xea4>
 80092e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80092e4:	9e04      	ldr	r6, [sp, #16]
 80092e6:	462a      	mov	r2, r5
 80092e8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
 80092ec:	9508      	str	r5, [sp, #32]
 80092ee:	9616      	str	r6, [sp, #88]	; 0x58
 80092f0:	e005      	b.n	80092fe <_dtoa_r+0x3e2>
 80092f2:	454b      	cmp	r3, r9
 80092f4:	f000 84b8 	beq.w	8009c68 <_dtoa_r+0xd4c>
 80092f8:	f813 8c01 	ldrb.w	r8, [r3, #-1]
 80092fc:	461a      	mov	r2, r3
 80092fe:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8009302:	f102 33ff 	add.w	r3, r2, #4294967295
 8009306:	d0f4      	beq.n	80092f2 <_dtoa_r+0x3d6>
 8009308:	9e16      	ldr	r6, [sp, #88]	; 0x58
 800930a:	9208      	str	r2, [sp, #32]
 800930c:	f108 0201 	add.w	r2, r8, #1
 8009310:	9604      	str	r6, [sp, #16]
 8009312:	b2d2      	uxtb	r2, r2
 8009314:	701a      	strb	r2, [r3, #0]
 8009316:	e0b1      	b.n	800947c <_dtoa_r+0x560>
 8009318:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 800931a:	2e00      	cmp	r6, #0
 800931c:	f040 80f1 	bne.w	8009502 <_dtoa_r+0x5e6>
 8009320:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009322:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009324:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 8009328:	9806      	ldr	r0, [sp, #24]
 800932a:	2800      	cmp	r0, #0
 800932c:	bfc8      	it	gt
 800932e:	2d00      	cmpgt	r5, #0
 8009330:	dd09      	ble.n	8009346 <_dtoa_r+0x42a>
 8009332:	4603      	mov	r3, r0
 8009334:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009336:	42ab      	cmp	r3, r5
 8009338:	bfa8      	it	ge
 800933a:	462b      	movge	r3, r5
 800933c:	1aed      	subs	r5, r5, r3
 800933e:	1ac9      	subs	r1, r1, r3
 8009340:	1ac0      	subs	r0, r0, r3
 8009342:	910a      	str	r1, [sp, #40]	; 0x28
 8009344:	9006      	str	r0, [sp, #24]
 8009346:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009348:	2a00      	cmp	r2, #0
 800934a:	dd1c      	ble.n	8009386 <_dtoa_r+0x46a>
 800934c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800934e:	2b00      	cmp	r3, #0
 8009350:	f000 8479 	beq.w	8009c46 <_dtoa_r+0xd2a>
 8009354:	2e00      	cmp	r6, #0
 8009356:	dd10      	ble.n	800937a <_dtoa_r+0x45e>
 8009358:	4641      	mov	r1, r8
 800935a:	4632      	mov	r2, r6
 800935c:	4620      	mov	r0, r4
 800935e:	f001 fb31 	bl	800a9c4 <__pow5mult>
 8009362:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009364:	4680      	mov	r8, r0
 8009366:	4620      	mov	r0, r4
 8009368:	4641      	mov	r1, r8
 800936a:	f001 fa8b 	bl	800a884 <__multiply>
 800936e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009370:	4607      	mov	r7, r0
 8009372:	4620      	mov	r0, r4
 8009374:	f001 f984 	bl	800a680 <_Bfree>
 8009378:	970b      	str	r7, [sp, #44]	; 0x2c
 800937a:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 800937e:	ebbe 0206 	subs.w	r2, lr, r6
 8009382:	f040 84a7 	bne.w	8009cd4 <_dtoa_r+0xdb8>
 8009386:	4620      	mov	r0, r4
 8009388:	2101      	movs	r1, #1
 800938a:	f001 fa71 	bl	800a870 <__i2b>
 800938e:	4606      	mov	r6, r0
 8009390:	980e      	ldr	r0, [sp, #56]	; 0x38
 8009392:	2800      	cmp	r0, #0
 8009394:	dd05      	ble.n	80093a2 <_dtoa_r+0x486>
 8009396:	4631      	mov	r1, r6
 8009398:	4620      	mov	r0, r4
 800939a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800939c:	f001 fb12 	bl	800a9c4 <__pow5mult>
 80093a0:	4606      	mov	r6, r0
 80093a2:	9924      	ldr	r1, [sp, #144]	; 0x90
 80093a4:	2901      	cmp	r1, #1
 80093a6:	f340 8390 	ble.w	8009aca <_dtoa_r+0xbae>
 80093aa:	2700      	movs	r7, #0
 80093ac:	980e      	ldr	r0, [sp, #56]	; 0x38
 80093ae:	2800      	cmp	r0, #0
 80093b0:	f040 836c 	bne.w	8009a8c <_dtoa_r+0xb70>
 80093b4:	2001      	movs	r0, #1
 80093b6:	9b06      	ldr	r3, [sp, #24]
 80093b8:	4403      	add	r3, r0
 80093ba:	f013 031f 	ands.w	r3, r3, #31
 80093be:	f000 8293 	beq.w	80098e8 <_dtoa_r+0x9cc>
 80093c2:	f1c3 0220 	rsb	r2, r3, #32
 80093c6:	2a04      	cmp	r2, #4
 80093c8:	f340 8568 	ble.w	8009e9c <_dtoa_r+0xf80>
 80093cc:	f1c3 031c 	rsb	r3, r3, #28
 80093d0:	990a      	ldr	r1, [sp, #40]	; 0x28
 80093d2:	9a06      	ldr	r2, [sp, #24]
 80093d4:	441d      	add	r5, r3
 80093d6:	4419      	add	r1, r3
 80093d8:	910a      	str	r1, [sp, #40]	; 0x28
 80093da:	441a      	add	r2, r3
 80093dc:	9206      	str	r2, [sp, #24]
 80093de:	990a      	ldr	r1, [sp, #40]	; 0x28
 80093e0:	2900      	cmp	r1, #0
 80093e2:	dd05      	ble.n	80093f0 <_dtoa_r+0x4d4>
 80093e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80093e6:	4620      	mov	r0, r4
 80093e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80093ea:	f001 fb47 	bl	800aa7c <__lshift>
 80093ee:	900b      	str	r0, [sp, #44]	; 0x2c
 80093f0:	9a06      	ldr	r2, [sp, #24]
 80093f2:	2a00      	cmp	r2, #0
 80093f4:	dd04      	ble.n	8009400 <_dtoa_r+0x4e4>
 80093f6:	4631      	mov	r1, r6
 80093f8:	4620      	mov	r0, r4
 80093fa:	f001 fb3f 	bl	800aa7c <__lshift>
 80093fe:	4606      	mov	r6, r0
 8009400:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009402:	2b00      	cmp	r3, #0
 8009404:	f040 8321 	bne.w	8009a4a <_dtoa_r+0xb2e>
 8009408:	9824      	ldr	r0, [sp, #144]	; 0x90
 800940a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800940c:	2802      	cmp	r0, #2
 800940e:	bfd4      	ite	le
 8009410:	2300      	movle	r3, #0
 8009412:	2301      	movgt	r3, #1
 8009414:	2900      	cmp	r1, #0
 8009416:	bfc8      	it	gt
 8009418:	2300      	movgt	r3, #0
 800941a:	2b00      	cmp	r3, #0
 800941c:	f000 821a 	beq.w	8009854 <_dtoa_r+0x938>
 8009420:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009422:	2800      	cmp	r0, #0
 8009424:	f040 820f 	bne.w	8009846 <_dtoa_r+0x92a>
 8009428:	4631      	mov	r1, r6
 800942a:	4603      	mov	r3, r0
 800942c:	2205      	movs	r2, #5
 800942e:	4620      	mov	r0, r4
 8009430:	f001 f942 	bl	800a6b8 <__multadd>
 8009434:	4606      	mov	r6, r0
 8009436:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8009438:	4631      	mov	r1, r6
 800943a:	f001 fb7b 	bl	800ab34 <__mcmp>
 800943e:	2800      	cmp	r0, #0
 8009440:	f340 8201 	ble.w	8009846 <_dtoa_r+0x92a>
 8009444:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009448:	2500      	movs	r5, #0
 800944a:	9a04      	ldr	r2, [sp, #16]
 800944c:	2331      	movs	r3, #49	; 0x31
 800944e:	3201      	adds	r2, #1
 8009450:	f889 3000 	strb.w	r3, [r9]
 8009454:	9204      	str	r2, [sp, #16]
 8009456:	f109 0301 	add.w	r3, r9, #1
 800945a:	9308      	str	r3, [sp, #32]
 800945c:	4631      	mov	r1, r6
 800945e:	4620      	mov	r0, r4
 8009460:	f001 f90e 	bl	800a680 <_Bfree>
 8009464:	f1b8 0f00 	cmp.w	r8, #0
 8009468:	d008      	beq.n	800947c <_dtoa_r+0x560>
 800946a:	4545      	cmp	r5, r8
 800946c:	bf18      	it	ne
 800946e:	2d00      	cmpne	r5, #0
 8009470:	f040 824a 	bne.w	8009908 <_dtoa_r+0x9ec>
 8009474:	4641      	mov	r1, r8
 8009476:	4620      	mov	r0, r4
 8009478:	f001 f902 	bl	800a680 <_Bfree>
 800947c:	4620      	mov	r0, r4
 800947e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009480:	f001 f8fe 	bl	800a680 <_Bfree>
 8009484:	9e04      	ldr	r6, [sp, #16]
 8009486:	2200      	movs	r2, #0
 8009488:	4648      	mov	r0, r9
 800948a:	1c73      	adds	r3, r6, #1
 800948c:	9e08      	ldr	r6, [sp, #32]
 800948e:	7032      	strb	r2, [r6, #0]
 8009490:	9e26      	ldr	r6, [sp, #152]	; 0x98
 8009492:	6033      	str	r3, [r6, #0]
 8009494:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8009496:	2e00      	cmp	r6, #0
 8009498:	f43f ad81 	beq.w	8008f9e <_dtoa_r+0x82>
 800949c:	9808      	ldr	r0, [sp, #32]
 800949e:	6030      	str	r0, [r6, #0]
 80094a0:	4648      	mov	r0, r9
 80094a2:	b01b      	add	sp, #108	; 0x6c
 80094a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094a8:	2010      	movs	r0, #16
 80094aa:	f000 fd4b 	bl	8009f44 <malloc>
 80094ae:	6260      	str	r0, [r4, #36]	; 0x24
 80094b0:	6046      	str	r6, [r0, #4]
 80094b2:	6086      	str	r6, [r0, #8]
 80094b4:	6006      	str	r6, [r0, #0]
 80094b6:	60c6      	str	r6, [r0, #12]
 80094b8:	e548      	b.n	8008f4c <_dtoa_r+0x30>
 80094ba:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80094bc:	f8dd e010 	ldr.w	lr, [sp, #16]
 80094c0:	ebce 0606 	rsb	r6, lr, r6
 80094c4:	960a      	str	r6, [sp, #40]	; 0x28
 80094c6:	f1ce 0600 	rsb	r6, lr, #0
 80094ca:	960c      	str	r6, [sp, #48]	; 0x30
 80094cc:	2600      	movs	r6, #0
 80094ce:	960e      	str	r6, [sp, #56]	; 0x38
 80094d0:	e60a      	b.n	80090e8 <_dtoa_r+0x1cc>
 80094d2:	9804      	ldr	r0, [sp, #16]
 80094d4:	f003 fb8c 	bl	800cbf0 <__aeabi_i2d>
 80094d8:	4632      	mov	r2, r6
 80094da:	463b      	mov	r3, r7
 80094dc:	f003 fe56 	bl	800d18c <__aeabi_dcmpeq>
 80094e0:	2800      	cmp	r0, #0
 80094e2:	f47f add0 	bne.w	8009086 <_dtoa_r+0x16a>
 80094e6:	9e04      	ldr	r6, [sp, #16]
 80094e8:	3e01      	subs	r6, #1
 80094ea:	9604      	str	r6, [sp, #16]
 80094ec:	e5cb      	b.n	8009086 <_dtoa_r+0x16a>
 80094ee:	900f      	str	r0, [sp, #60]	; 0x3c
 80094f0:	e5e2      	b.n	80090b8 <_dtoa_r+0x19c>
 80094f2:	f64f 30ee 	movw	r0, #64494	; 0xfbee
 80094f6:	f6cf 70ff 	movt	r0, #65535	; 0xffff
 80094fa:	1b40      	subs	r0, r0, r5
 80094fc:	fa0a f000 	lsl.w	r0, sl, r0
 8009500:	e58b      	b.n	800901a <_dtoa_r+0xfe>
 8009502:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8009504:	2e01      	cmp	r6, #1
 8009506:	f340 8415 	ble.w	8009d34 <_dtoa_r+0xe18>
 800950a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800950c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800950e:	1e46      	subs	r6, r0, #1
 8009510:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009512:	42b1      	cmp	r1, r6
 8009514:	bfaf      	iteee	ge
 8009516:	ebc6 0601 	rsbge	r6, r6, r1
 800951a:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 800951c:	960c      	strlt	r6, [sp, #48]	; 0x30
 800951e:	ebc2 0306 	rsblt	r3, r2, r6
 8009522:	bfbf      	itttt	lt
 8009524:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8009526:	18f6      	addlt	r6, r6, r3
 8009528:	960e      	strlt	r6, [sp, #56]	; 0x38
 800952a:	2600      	movlt	r6, #0
 800952c:	2800      	cmp	r0, #0
 800952e:	bfb9      	ittee	lt
 8009530:	2300      	movlt	r3, #0
 8009532:	990a      	ldrlt	r1, [sp, #40]	; 0x28
 8009534:	9d0a      	ldrge	r5, [sp, #40]	; 0x28
 8009536:	9b09      	ldrge	r3, [sp, #36]	; 0x24
 8009538:	bfb8      	it	lt
 800953a:	ebc0 0501 	rsblt	r5, r0, r1
 800953e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009540:	4620      	mov	r0, r4
 8009542:	f8dd e018 	ldr.w	lr, [sp, #24]
 8009546:	2101      	movs	r1, #1
 8009548:	441a      	add	r2, r3
 800954a:	920a      	str	r2, [sp, #40]	; 0x28
 800954c:	449e      	add	lr, r3
 800954e:	f8cd e018 	str.w	lr, [sp, #24]
 8009552:	f001 f98d 	bl	800a870 <__i2b>
 8009556:	4680      	mov	r8, r0
 8009558:	e6e6      	b.n	8009328 <_dtoa_r+0x40c>
 800955a:	2600      	movs	r6, #0
 800955c:	960d      	str	r6, [sp, #52]	; 0x34
 800955e:	9e04      	ldr	r6, [sp, #16]
 8009560:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
 8009564:	44b6      	add	lr, r6
 8009566:	f8cd e050 	str.w	lr, [sp, #80]	; 0x50
 800956a:	f10e 0601 	add.w	r6, lr, #1
 800956e:	9609      	str	r6, [sp, #36]	; 0x24
 8009570:	2e00      	cmp	r6, #0
 8009572:	f340 8359 	ble.w	8009c28 <_dtoa_r+0xd0c>
 8009576:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009578:	2e0e      	cmp	r6, #14
 800957a:	bf8c      	ite	hi
 800957c:	2500      	movhi	r5, #0
 800957e:	f005 0501 	andls.w	r5, r5, #1
 8009582:	4637      	mov	r7, r6
 8009584:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009586:	2f17      	cmp	r7, #23
 8009588:	f04f 0100 	mov.w	r1, #0
 800958c:	6071      	str	r1, [r6, #4]
 800958e:	d909      	bls.n	80095a4 <_dtoa_r+0x688>
 8009590:	2201      	movs	r2, #1
 8009592:	2304      	movs	r3, #4
 8009594:	005b      	lsls	r3, r3, #1
 8009596:	4611      	mov	r1, r2
 8009598:	f103 0014 	add.w	r0, r3, #20
 800959c:	3201      	adds	r2, #1
 800959e:	42b8      	cmp	r0, r7
 80095a0:	d9f8      	bls.n	8009594 <_dtoa_r+0x678>
 80095a2:	6071      	str	r1, [r6, #4]
 80095a4:	4620      	mov	r0, r4
 80095a6:	f001 f835 	bl	800a614 <_Balloc>
 80095aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80095ac:	6030      	str	r0, [r6, #0]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	9308      	str	r3, [sp, #32]
 80095b2:	2d00      	cmp	r5, #0
 80095b4:	f43f ade5 	beq.w	8009182 <_dtoa_r+0x266>
 80095b8:	9e04      	ldr	r6, [sp, #16]
 80095ba:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
 80095be:	2e00      	cmp	r6, #0
 80095c0:	f340 81ab 	ble.w	800991a <_dtoa_r+0x9fe>
 80095c4:	f006 020f 	and.w	r2, r6, #15
 80095c8:	f64e 3308 	movw	r3, #60168	; 0xeb08
 80095cc:	1135      	asrs	r5, r6, #4
 80095ce:	f6c0 0300 	movt	r3, #2048	; 0x800
 80095d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80095d6:	06e9      	lsls	r1, r5, #27
 80095d8:	e9d3 6700 	ldrd	r6, r7, [r3]
 80095dc:	f140 818f 	bpl.w	80098fe <_dtoa_r+0x9e2>
 80095e0:	f64e 33f8 	movw	r3, #60408	; 0xebf8
 80095e4:	4650      	mov	r0, sl
 80095e6:	f6c0 0300 	movt	r3, #2048	; 0x800
 80095ea:	4659      	mov	r1, fp
 80095ec:	f005 050f 	and.w	r5, r5, #15
 80095f0:	f04f 0803 	mov.w	r8, #3
 80095f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80095f8:	f003 fc8a 	bl	800cf10 <__aeabi_ddiv>
 80095fc:	4682      	mov	sl, r0
 80095fe:	468b      	mov	fp, r1
 8009600:	b19d      	cbz	r5, 800962a <_dtoa_r+0x70e>
 8009602:	f64e 39f8 	movw	r9, #60408	; 0xebf8
 8009606:	f6c0 0900 	movt	r9, #2048	; 0x800
 800960a:	07ea      	lsls	r2, r5, #31
 800960c:	4630      	mov	r0, r6
 800960e:	4639      	mov	r1, r7
 8009610:	d507      	bpl.n	8009622 <_dtoa_r+0x706>
 8009612:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009616:	f108 0801 	add.w	r8, r8, #1
 800961a:	f003 fb4f 	bl	800ccbc <__aeabi_dmul>
 800961e:	4606      	mov	r6, r0
 8009620:	460f      	mov	r7, r1
 8009622:	106d      	asrs	r5, r5, #1
 8009624:	f109 0908 	add.w	r9, r9, #8
 8009628:	d1ef      	bne.n	800960a <_dtoa_r+0x6ee>
 800962a:	4632      	mov	r2, r6
 800962c:	463b      	mov	r3, r7
 800962e:	4650      	mov	r0, sl
 8009630:	4659      	mov	r1, fp
 8009632:	f003 fc6d 	bl	800cf10 <__aeabi_ddiv>
 8009636:	4606      	mov	r6, r0
 8009638:	460f      	mov	r7, r1
 800963a:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800963c:	b150      	cbz	r0, 8009654 <_dtoa_r+0x738>
 800963e:	2300      	movs	r3, #0
 8009640:	4630      	mov	r0, r6
 8009642:	4639      	mov	r1, r7
 8009644:	2200      	movs	r2, #0
 8009646:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
 800964a:	f003 fda9 	bl	800d1a0 <__aeabi_dcmplt>
 800964e:	2800      	cmp	r0, #0
 8009650:	f040 8315 	bne.w	8009c7e <_dtoa_r+0xd62>
 8009654:	4640      	mov	r0, r8
 8009656:	f003 facb 	bl	800cbf0 <__aeabi_i2d>
 800965a:	4632      	mov	r2, r6
 800965c:	463b      	mov	r3, r7
 800965e:	f003 fb2d 	bl	800ccbc <__aeabi_dmul>
 8009662:	2300      	movs	r3, #0
 8009664:	2200      	movs	r2, #0
 8009666:	f2c4 031c 	movt	r3, #16412	; 0x401c
 800966a:	f003 f975 	bl	800c958 <__adddf3>
 800966e:	4680      	mov	r8, r0
 8009670:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009672:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8009676:	2800      	cmp	r0, #0
 8009678:	f000 80c9 	beq.w	800980e <_dtoa_r+0x8f2>
 800967c:	9904      	ldr	r1, [sp, #16]
 800967e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
 8009682:	9116      	str	r1, [sp, #88]	; 0x58
 8009684:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009686:	2a00      	cmp	r2, #0
 8009688:	f000 8179 	beq.w	800997e <_dtoa_r+0xa62>
 800968c:	f64e 3308 	movw	r3, #60168	; 0xeb08
 8009690:	9a08      	ldr	r2, [sp, #32]
 8009692:	f6c0 0300 	movt	r3, #2048	; 0x800
 8009696:	2100      	movs	r1, #0
 8009698:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
 800969c:	2000      	movs	r0, #0
 800969e:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 80096a2:	1c55      	adds	r5, r2, #1
 80096a4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80096a8:	f8cd c008 	str.w	ip, [sp, #8]
 80096ac:	f003 fc30 	bl	800cf10 <__aeabi_ddiv>
 80096b0:	4642      	mov	r2, r8
 80096b2:	464b      	mov	r3, r9
 80096b4:	f003 f94e 	bl	800c954 <__aeabi_dsub>
 80096b8:	4682      	mov	sl, r0
 80096ba:	468b      	mov	fp, r1
 80096bc:	4630      	mov	r0, r6
 80096be:	4639      	mov	r1, r7
 80096c0:	f003 fd96 	bl	800d1f0 <__aeabi_d2iz>
 80096c4:	4680      	mov	r8, r0
 80096c6:	f003 fa93 	bl	800cbf0 <__aeabi_i2d>
 80096ca:	f108 0830 	add.w	r8, r8, #48	; 0x30
 80096ce:	fa5f f888 	uxtb.w	r8, r8
 80096d2:	4602      	mov	r2, r0
 80096d4:	460b      	mov	r3, r1
 80096d6:	4630      	mov	r0, r6
 80096d8:	4639      	mov	r1, r7
 80096da:	f003 f93b 	bl	800c954 <__aeabi_dsub>
 80096de:	f8dd e020 	ldr.w	lr, [sp, #32]
 80096e2:	f88e 8000 	strb.w	r8, [lr]
 80096e6:	4606      	mov	r6, r0
 80096e8:	460f      	mov	r7, r1
 80096ea:	4650      	mov	r0, sl
 80096ec:	4659      	mov	r1, fp
 80096ee:	4632      	mov	r2, r6
 80096f0:	463b      	mov	r3, r7
 80096f2:	f003 fd73 	bl	800d1dc <__aeabi_dcmpgt>
 80096f6:	2800      	cmp	r0, #0
 80096f8:	f040 83c2 	bne.w	8009e80 <_dtoa_r+0xf64>
 80096fc:	2100      	movs	r1, #0
 80096fe:	4632      	mov	r2, r6
 8009700:	463b      	mov	r3, r7
 8009702:	2000      	movs	r0, #0
 8009704:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8009708:	f003 f924 	bl	800c954 <__aeabi_dsub>
 800970c:	4602      	mov	r2, r0
 800970e:	460b      	mov	r3, r1
 8009710:	4650      	mov	r0, sl
 8009712:	4659      	mov	r1, fp
 8009714:	f003 fd62 	bl	800d1dc <__aeabi_dcmpgt>
 8009718:	f8dd c008 	ldr.w	ip, [sp, #8]
 800971c:	2800      	cmp	r0, #0
 800971e:	f040 8314 	bne.w	8009d4a <_dtoa_r+0xe2e>
 8009722:	f1bc 0f01 	cmp.w	ip, #1
 8009726:	f340 80f5 	ble.w	8009914 <_dtoa_r+0x9f8>
 800972a:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800972e:	9417      	str	r4, [sp, #92]	; 0x5c
 8009730:	44e1      	add	r9, ip
 8009732:	f8cd 9040 	str.w	r9, [sp, #64]	; 0x40
 8009736:	46a9      	mov	r9, r5
 8009738:	e010      	b.n	800975c <_dtoa_r+0x840>
 800973a:	2100      	movs	r1, #0
 800973c:	2000      	movs	r0, #0
 800973e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 8009742:	f003 f907 	bl	800c954 <__aeabi_dsub>
 8009746:	4652      	mov	r2, sl
 8009748:	465b      	mov	r3, fp
 800974a:	f003 fd29 	bl	800d1a0 <__aeabi_dcmplt>
 800974e:	2800      	cmp	r0, #0
 8009750:	f040 82f9 	bne.w	8009d46 <_dtoa_r+0xe2a>
 8009754:	9810      	ldr	r0, [sp, #64]	; 0x40
 8009756:	4581      	cmp	r9, r0
 8009758:	f000 80db 	beq.w	8009912 <_dtoa_r+0x9f6>
 800975c:	2300      	movs	r3, #0
 800975e:	4650      	mov	r0, sl
 8009760:	4659      	mov	r1, fp
 8009762:	2200      	movs	r2, #0
 8009764:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8009768:	f003 faa8 	bl	800ccbc <__aeabi_dmul>
 800976c:	2300      	movs	r3, #0
 800976e:	2200      	movs	r2, #0
 8009770:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8009774:	4682      	mov	sl, r0
 8009776:	468b      	mov	fp, r1
 8009778:	4630      	mov	r0, r6
 800977a:	4639      	mov	r1, r7
 800977c:	f003 fa9e 	bl	800ccbc <__aeabi_dmul>
 8009780:	460d      	mov	r5, r1
 8009782:	4604      	mov	r4, r0
 8009784:	f003 fd34 	bl	800d1f0 <__aeabi_d2iz>
 8009788:	4680      	mov	r8, r0
 800978a:	f003 fa31 	bl	800cbf0 <__aeabi_i2d>
 800978e:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8009792:	fa5f f888 	uxtb.w	r8, r8
 8009796:	4602      	mov	r2, r0
 8009798:	460b      	mov	r3, r1
 800979a:	4620      	mov	r0, r4
 800979c:	4629      	mov	r1, r5
 800979e:	f003 f8d9 	bl	800c954 <__aeabi_dsub>
 80097a2:	4652      	mov	r2, sl
 80097a4:	465b      	mov	r3, fp
 80097a6:	f809 8b01 	strb.w	r8, [r9], #1
 80097aa:	4606      	mov	r6, r0
 80097ac:	460f      	mov	r7, r1
 80097ae:	f003 fcf7 	bl	800d1a0 <__aeabi_dcmplt>
 80097b2:	4632      	mov	r2, r6
 80097b4:	463b      	mov	r3, r7
 80097b6:	2800      	cmp	r0, #0
 80097b8:	d0bf      	beq.n	800973a <_dtoa_r+0x81e>
 80097ba:	9e16      	ldr	r6, [sp, #88]	; 0x58
 80097bc:	464d      	mov	r5, r9
 80097be:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 80097c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80097c4:	9604      	str	r6, [sp, #16]
 80097c6:	9508      	str	r5, [sp, #32]
 80097c8:	e658      	b.n	800947c <_dtoa_r+0x560>
 80097ca:	2600      	movs	r6, #0
 80097cc:	960d      	str	r6, [sp, #52]	; 0x34
 80097ce:	9825      	ldr	r0, [sp, #148]	; 0x94
 80097d0:	2800      	cmp	r0, #0
 80097d2:	f340 8233 	ble.w	8009c3c <_dtoa_r+0xd20>
 80097d6:	280e      	cmp	r0, #14
 80097d8:	bf8c      	ite	hi
 80097da:	2500      	movhi	r5, #0
 80097dc:	f005 0501 	andls.w	r5, r5, #1
 80097e0:	4607      	mov	r7, r0
 80097e2:	9014      	str	r0, [sp, #80]	; 0x50
 80097e4:	9009      	str	r0, [sp, #36]	; 0x24
 80097e6:	e6cd      	b.n	8009584 <_dtoa_r+0x668>
 80097e8:	2601      	movs	r6, #1
 80097ea:	960d      	str	r6, [sp, #52]	; 0x34
 80097ec:	e7ef      	b.n	80097ce <_dtoa_r+0x8b2>
 80097ee:	4640      	mov	r0, r8
 80097f0:	f003 f9fe 	bl	800cbf0 <__aeabi_i2d>
 80097f4:	4632      	mov	r2, r6
 80097f6:	463b      	mov	r3, r7
 80097f8:	f003 fa60 	bl	800ccbc <__aeabi_dmul>
 80097fc:	2300      	movs	r3, #0
 80097fe:	2200      	movs	r2, #0
 8009800:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8009804:	f003 f8a8 	bl	800c958 <__adddf3>
 8009808:	4680      	mov	r8, r0
 800980a:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 800980e:	2300      	movs	r3, #0
 8009810:	4630      	mov	r0, r6
 8009812:	2200      	movs	r2, #0
 8009814:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8009818:	4639      	mov	r1, r7
 800981a:	f003 f89b 	bl	800c954 <__aeabi_dsub>
 800981e:	4642      	mov	r2, r8
 8009820:	464b      	mov	r3, r9
 8009822:	4682      	mov	sl, r0
 8009824:	468b      	mov	fp, r1
 8009826:	f003 fcd9 	bl	800d1dc <__aeabi_dcmpgt>
 800982a:	4606      	mov	r6, r0
 800982c:	2800      	cmp	r0, #0
 800982e:	f040 80a3 	bne.w	8009978 <_dtoa_r+0xa5c>
 8009832:	4642      	mov	r2, r8
 8009834:	4650      	mov	r0, sl
 8009836:	4659      	mov	r1, fp
 8009838:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800983c:	f003 fcb0 	bl	800d1a0 <__aeabi_dcmplt>
 8009840:	2800      	cmp	r0, #0
 8009842:	d067      	beq.n	8009914 <_dtoa_r+0x9f8>
 8009844:	46b0      	mov	r8, r6
 8009846:	9925      	ldr	r1, [sp, #148]	; 0x94
 8009848:	2500      	movs	r5, #0
 800984a:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800984e:	43c9      	mvns	r1, r1
 8009850:	9104      	str	r1, [sp, #16]
 8009852:	e603      	b.n	800945c <_dtoa_r+0x540>
 8009854:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009856:	2800      	cmp	r0, #0
 8009858:	f040 8164 	bne.w	8009b24 <_dtoa_r+0xc08>
 800985c:	2500      	movs	r5, #0
 800985e:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
 8009862:	f8dd b020 	ldr.w	fp, [sp, #32]
 8009866:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 800986a:	e002      	b.n	8009872 <_dtoa_r+0x956>
 800986c:	f000 ff24 	bl	800a6b8 <__multadd>
 8009870:	4681      	mov	r9, r0
 8009872:	4631      	mov	r1, r6
 8009874:	4648      	mov	r0, r9
 8009876:	f7ff faab 	bl	8008dd0 <quorem>
 800987a:	4649      	mov	r1, r9
 800987c:	220a      	movs	r2, #10
 800987e:	2300      	movs	r3, #0
 8009880:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8009884:	f80b 7005 	strb.w	r7, [fp, r5]
 8009888:	3501      	adds	r5, #1
 800988a:	4620      	mov	r0, r4
 800988c:	4555      	cmp	r5, sl
 800988e:	dbed      	blt.n	800986c <_dtoa_r+0x950>
 8009890:	f8dd b020 	ldr.w	fp, [sp, #32]
 8009894:	461d      	mov	r5, r3
 8009896:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009898:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
 800989c:	2801      	cmp	r0, #1
 800989e:	bfac      	ite	ge
 80098a0:	4483      	addge	fp, r0
 80098a2:	f10b 0b01 	addlt.w	fp, fp, #1
 80098a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80098a8:	2201      	movs	r2, #1
 80098aa:	4620      	mov	r0, r4
 80098ac:	f001 f8e6 	bl	800aa7c <__lshift>
 80098b0:	4631      	mov	r1, r6
 80098b2:	900b      	str	r0, [sp, #44]	; 0x2c
 80098b4:	f001 f93e 	bl	800ab34 <__mcmp>
 80098b8:	2800      	cmp	r0, #0
 80098ba:	f340 826f 	ble.w	8009d9c <_dtoa_r+0xe80>
 80098be:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
 80098c2:	9908      	ldr	r1, [sp, #32]
 80098c4:	e005      	b.n	80098d2 <_dtoa_r+0x9b6>
 80098c6:	428b      	cmp	r3, r1
 80098c8:	f000 8228 	beq.w	8009d1c <_dtoa_r+0xe00>
 80098cc:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 80098d0:	469b      	mov	fp, r3
 80098d2:	2a39      	cmp	r2, #57	; 0x39
 80098d4:	f10b 33ff 	add.w	r3, fp, #4294967295
 80098d8:	d0f5      	beq.n	80098c6 <_dtoa_r+0x9aa>
 80098da:	3201      	adds	r2, #1
 80098dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80098e0:	701a      	strb	r2, [r3, #0]
 80098e2:	f8cd b020 	str.w	fp, [sp, #32]
 80098e6:	e5b9      	b.n	800945c <_dtoa_r+0x540>
 80098e8:	231c      	movs	r3, #28
 80098ea:	f8dd e028 	ldr.w	lr, [sp, #40]	; 0x28
 80098ee:	441d      	add	r5, r3
 80098f0:	9806      	ldr	r0, [sp, #24]
 80098f2:	449e      	add	lr, r3
 80098f4:	f8cd e028 	str.w	lr, [sp, #40]	; 0x28
 80098f8:	4418      	add	r0, r3
 80098fa:	9006      	str	r0, [sp, #24]
 80098fc:	e56f      	b.n	80093de <_dtoa_r+0x4c2>
 80098fe:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 8009902:	f04f 0802 	mov.w	r8, #2
 8009906:	e67b      	b.n	8009600 <_dtoa_r+0x6e4>
 8009908:	4629      	mov	r1, r5
 800990a:	4620      	mov	r0, r4
 800990c:	f000 feb8 	bl	800a680 <_Bfree>
 8009910:	e5b0      	b.n	8009474 <_dtoa_r+0x558>
 8009912:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8009914:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
 8009918:	e433      	b.n	8009182 <_dtoa_r+0x266>
 800991a:	9e04      	ldr	r6, [sp, #16]
 800991c:	4275      	negs	r5, r6
 800991e:	2d00      	cmp	r5, #0
 8009920:	f000 819d 	beq.w	8009c5e <_dtoa_r+0xd42>
 8009924:	f005 020f 	and.w	r2, r5, #15
 8009928:	f64e 3308 	movw	r3, #60168	; 0xeb08
 800992c:	f6c0 0300 	movt	r3, #2048	; 0x800
 8009930:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8009934:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009938:	e9d3 2300 	ldrd	r2, r3, [r3]
 800993c:	f003 f9be 	bl	800ccbc <__aeabi_dmul>
 8009940:	112d      	asrs	r5, r5, #4
 8009942:	4606      	mov	r6, r0
 8009944:	460f      	mov	r7, r1
 8009946:	f000 8297 	beq.w	8009e78 <_dtoa_r+0xf5c>
 800994a:	f64e 39f8 	movw	r9, #60408	; 0xebf8
 800994e:	f04f 0802 	mov.w	r8, #2
 8009952:	f6c0 0900 	movt	r9, #2048	; 0x800
 8009956:	07eb      	lsls	r3, r5, #31
 8009958:	4630      	mov	r0, r6
 800995a:	4639      	mov	r1, r7
 800995c:	d507      	bpl.n	800996e <_dtoa_r+0xa52>
 800995e:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009962:	f108 0801 	add.w	r8, r8, #1
 8009966:	f003 f9a9 	bl	800ccbc <__aeabi_dmul>
 800996a:	4606      	mov	r6, r0
 800996c:	460f      	mov	r7, r1
 800996e:	106d      	asrs	r5, r5, #1
 8009970:	f109 0908 	add.w	r9, r9, #8
 8009974:	d1ef      	bne.n	8009956 <_dtoa_r+0xa3a>
 8009976:	e660      	b.n	800963a <_dtoa_r+0x71e>
 8009978:	2600      	movs	r6, #0
 800997a:	46b0      	mov	r8, r6
 800997c:	e562      	b.n	8009444 <_dtoa_r+0x528>
 800997e:	f10c 3bff 	add.w	fp, ip, #4294967295
 8009982:	f64e 3108 	movw	r1, #60168	; 0xeb08
 8009986:	f6c0 0100 	movt	r1, #2048	; 0x800
 800998a:	9808      	ldr	r0, [sp, #32]
 800998c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8009990:	4642      	mov	r2, r8
 8009992:	464b      	mov	r3, r9
 8009994:	f100 0a01 	add.w	sl, r0, #1
 8009998:	e9d1 0100 	ldrd	r0, r1, [r1]
 800999c:	f8cd c008 	str.w	ip, [sp, #8]
 80099a0:	f003 f98c 	bl	800ccbc <__aeabi_dmul>
 80099a4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80099a8:	4639      	mov	r1, r7
 80099aa:	4630      	mov	r0, r6
 80099ac:	f003 fc20 	bl	800d1f0 <__aeabi_d2iz>
 80099b0:	4605      	mov	r5, r0
 80099b2:	f003 f91d 	bl	800cbf0 <__aeabi_i2d>
 80099b6:	3530      	adds	r5, #48	; 0x30
 80099b8:	4602      	mov	r2, r0
 80099ba:	460b      	mov	r3, r1
 80099bc:	4630      	mov	r0, r6
 80099be:	4639      	mov	r1, r7
 80099c0:	f002 ffc8 	bl	800c954 <__aeabi_dsub>
 80099c4:	460f      	mov	r7, r1
 80099c6:	9908      	ldr	r1, [sp, #32]
 80099c8:	4606      	mov	r6, r0
 80099ca:	700d      	strb	r5, [r1, #0]
 80099cc:	f8dd c008 	ldr.w	ip, [sp, #8]
 80099d0:	f1bc 0f01 	cmp.w	ip, #1
 80099d4:	d022      	beq.n	8009a1c <_dtoa_r+0xb00>
 80099d6:	9a08      	ldr	r2, [sp, #32]
 80099d8:	4630      	mov	r0, r6
 80099da:	4639      	mov	r1, r7
 80099dc:	f102 39ff 	add.w	r9, r2, #4294967295
 80099e0:	4615      	mov	r5, r2
 80099e2:	44e1      	add	r9, ip
 80099e4:	2300      	movs	r3, #0
 80099e6:	2200      	movs	r2, #0
 80099e8:	f2c4 0324 	movt	r3, #16420	; 0x4024
 80099ec:	f003 f966 	bl	800ccbc <__aeabi_dmul>
 80099f0:	460f      	mov	r7, r1
 80099f2:	4606      	mov	r6, r0
 80099f4:	f003 fbfc 	bl	800d1f0 <__aeabi_d2iz>
 80099f8:	4680      	mov	r8, r0
 80099fa:	f003 f8f9 	bl	800cbf0 <__aeabi_i2d>
 80099fe:	f108 0830 	add.w	r8, r8, #48	; 0x30
 8009a02:	4602      	mov	r2, r0
 8009a04:	460b      	mov	r3, r1
 8009a06:	4630      	mov	r0, r6
 8009a08:	4639      	mov	r1, r7
 8009a0a:	f002 ffa3 	bl	800c954 <__aeabi_dsub>
 8009a0e:	f805 8f01 	strb.w	r8, [r5, #1]!
 8009a12:	454d      	cmp	r5, r9
 8009a14:	d1e6      	bne.n	80099e4 <_dtoa_r+0xac8>
 8009a16:	4606      	mov	r6, r0
 8009a18:	460f      	mov	r7, r1
 8009a1a:	44da      	add	sl, fp
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	2200      	movs	r2, #0
 8009a20:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
 8009a24:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009a28:	f002 ff96 	bl	800c958 <__adddf3>
 8009a2c:	4632      	mov	r2, r6
 8009a2e:	463b      	mov	r3, r7
 8009a30:	f003 fbb6 	bl	800d1a0 <__aeabi_dcmplt>
 8009a34:	2800      	cmp	r0, #0
 8009a36:	f000 8154 	beq.w	8009ce2 <_dtoa_r+0xdc6>
 8009a3a:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009a3e:	4652      	mov	r2, sl
 8009a40:	f81a 8c01 	ldrb.w	r8, [sl, #-1]
 8009a44:	f8cd a020 	str.w	sl, [sp, #32]
 8009a48:	e459      	b.n	80092fe <_dtoa_r+0x3e2>
 8009a4a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8009a4c:	4631      	mov	r1, r6
 8009a4e:	f001 f871 	bl	800ab34 <__mcmp>
 8009a52:	2800      	cmp	r0, #0
 8009a54:	f6bf acd8 	bge.w	8009408 <_dtoa_r+0x4ec>
 8009a58:	f8dd e010 	ldr.w	lr, [sp, #16]
 8009a5c:	4620      	mov	r0, r4
 8009a5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009a60:	220a      	movs	r2, #10
 8009a62:	2300      	movs	r3, #0
 8009a64:	f10e 3eff 	add.w	lr, lr, #4294967295
 8009a68:	f8cd e010 	str.w	lr, [sp, #16]
 8009a6c:	f000 fe24 	bl	800a6b8 <__multadd>
 8009a70:	900b      	str	r0, [sp, #44]	; 0x2c
 8009a72:	980d      	ldr	r0, [sp, #52]	; 0x34
 8009a74:	2800      	cmp	r0, #0
 8009a76:	d141      	bne.n	8009afc <_dtoa_r+0xbe0>
 8009a78:	9914      	ldr	r1, [sp, #80]	; 0x50
 8009a7a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009a7c:	2900      	cmp	r1, #0
 8009a7e:	dc03      	bgt.n	8009a88 <_dtoa_r+0xb6c>
 8009a80:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8009a82:	2a02      	cmp	r2, #2
 8009a84:	f300 8207 	bgt.w	8009e96 <_dtoa_r+0xf7a>
 8009a88:	9309      	str	r3, [sp, #36]	; 0x24
 8009a8a:	e6e7      	b.n	800985c <_dtoa_r+0x940>
 8009a8c:	6933      	ldr	r3, [r6, #16]
 8009a8e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009a92:	6918      	ldr	r0, [r3, #16]
 8009a94:	f000 fea2 	bl	800a7dc <__hi0bits>
 8009a98:	f1c0 0020 	rsb	r0, r0, #32
 8009a9c:	e48b      	b.n	80093b6 <_dtoa_r+0x49a>
 8009a9e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009aa0:	2e00      	cmp	r6, #0
 8009aa2:	f040 818b 	bne.w	8009dbc <_dtoa_r+0xea0>
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	f2c4 0314 	movt	r3, #16404	; 0x4014
 8009aae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009ab2:	f003 f903 	bl	800ccbc <__aeabi_dmul>
 8009ab6:	4652      	mov	r2, sl
 8009ab8:	465b      	mov	r3, fp
 8009aba:	f003 fb85 	bl	800d1c8 <__aeabi_dcmpge>
 8009abe:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8009ac0:	46b0      	mov	r8, r6
 8009ac2:	2800      	cmp	r0, #0
 8009ac4:	f47f aebf 	bne.w	8009846 <_dtoa_r+0x92a>
 8009ac8:	e4bc      	b.n	8009444 <_dtoa_r+0x528>
 8009aca:	f1ba 0f00 	cmp.w	sl, #0
 8009ace:	f47f ac6c 	bne.w	80093aa <_dtoa_r+0x48e>
 8009ad2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009ad6:	4657      	mov	r7, sl
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	f47f ac67 	bne.w	80093ac <_dtoa_r+0x490>
 8009ade:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 8009ae2:	0d3f      	lsrs	r7, r7, #20
 8009ae4:	053f      	lsls	r7, r7, #20
 8009ae6:	2f00      	cmp	r7, #0
 8009ae8:	f43f ac60 	beq.w	80093ac <_dtoa_r+0x490>
 8009aec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009aee:	2701      	movs	r7, #1
 8009af0:	9b06      	ldr	r3, [sp, #24]
 8009af2:	3201      	adds	r2, #1
 8009af4:	920a      	str	r2, [sp, #40]	; 0x28
 8009af6:	3301      	adds	r3, #1
 8009af8:	9306      	str	r3, [sp, #24]
 8009afa:	e457      	b.n	80093ac <_dtoa_r+0x490>
 8009afc:	2300      	movs	r3, #0
 8009afe:	4641      	mov	r1, r8
 8009b00:	220a      	movs	r2, #10
 8009b02:	4620      	mov	r0, r4
 8009b04:	f000 fdd8 	bl	800a6b8 <__multadd>
 8009b08:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009b0a:	9924      	ldr	r1, [sp, #144]	; 0x90
 8009b0c:	2a00      	cmp	r2, #0
 8009b0e:	bfcc      	ite	gt
 8009b10:	2300      	movgt	r3, #0
 8009b12:	2301      	movle	r3, #1
 8009b14:	2902      	cmp	r1, #2
 8009b16:	bfd8      	it	le
 8009b18:	2300      	movle	r3, #0
 8009b1a:	4680      	mov	r8, r0
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	f040 81b6 	bne.w	8009e8e <_dtoa_r+0xf72>
 8009b22:	9209      	str	r2, [sp, #36]	; 0x24
 8009b24:	2d00      	cmp	r5, #0
 8009b26:	dd05      	ble.n	8009b34 <_dtoa_r+0xc18>
 8009b28:	4641      	mov	r1, r8
 8009b2a:	462a      	mov	r2, r5
 8009b2c:	4620      	mov	r0, r4
 8009b2e:	f000 ffa5 	bl	800aa7c <__lshift>
 8009b32:	4680      	mov	r8, r0
 8009b34:	46c4      	mov	ip, r8
 8009b36:	2f00      	cmp	r7, #0
 8009b38:	f040 8153 	bne.w	8009de2 <_dtoa_r+0xec6>
 8009b3c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009b3e:	f00a 0301 	and.w	r3, sl, #1
 8009b42:	9a08      	ldr	r2, [sp, #32]
 8009b44:	4637      	mov	r7, r6
 8009b46:	9808      	ldr	r0, [sp, #32]
 8009b48:	46e1      	mov	r9, ip
 8009b4a:	440a      	add	r2, r1
 8009b4c:	9309      	str	r3, [sp, #36]	; 0x24
 8009b4e:	920a      	str	r2, [sp, #40]	; 0x28
 8009b50:	1c45      	adds	r5, r0, #1
 8009b52:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8009b54:	e00a      	b.n	8009b6c <_dtoa_r+0xc50>
 8009b56:	f000 fdaf 	bl	800a6b8 <__multadd>
 8009b5a:	4649      	mov	r1, r9
 8009b5c:	220a      	movs	r2, #10
 8009b5e:	2300      	movs	r3, #0
 8009b60:	4680      	mov	r8, r0
 8009b62:	4620      	mov	r0, r4
 8009b64:	f000 fda8 	bl	800a6b8 <__multadd>
 8009b68:	4681      	mov	r9, r0
 8009b6a:	3501      	adds	r5, #1
 8009b6c:	4639      	mov	r1, r7
 8009b6e:	4630      	mov	r0, r6
 8009b70:	f7ff f92e 	bl	8008dd0 <quorem>
 8009b74:	4641      	mov	r1, r8
 8009b76:	4682      	mov	sl, r0
 8009b78:	4630      	mov	r0, r6
 8009b7a:	f000 ffdb 	bl	800ab34 <__mcmp>
 8009b7e:	464a      	mov	r2, r9
 8009b80:	4639      	mov	r1, r7
 8009b82:	4683      	mov	fp, r0
 8009b84:	4620      	mov	r0, r4
 8009b86:	f000 fff7 	bl	800ab78 <__mdiff>
 8009b8a:	f10a 0230 	add.w	r2, sl, #48	; 0x30
 8009b8e:	9205      	str	r2, [sp, #20]
 8009b90:	f105 3eff 	add.w	lr, r5, #4294967295
 8009b94:	f8cd e018 	str.w	lr, [sp, #24]
 8009b98:	68c2      	ldr	r2, [r0, #12]
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	2a00      	cmp	r2, #0
 8009b9e:	d13e      	bne.n	8009c1e <_dtoa_r+0xd02>
 8009ba0:	4619      	mov	r1, r3
 8009ba2:	4630      	mov	r0, r6
 8009ba4:	9302      	str	r3, [sp, #8]
 8009ba6:	f000 ffc5 	bl	800ab34 <__mcmp>
 8009baa:	9b02      	ldr	r3, [sp, #8]
 8009bac:	4602      	mov	r2, r0
 8009bae:	4620      	mov	r0, r4
 8009bb0:	4619      	mov	r1, r3
 8009bb2:	9202      	str	r2, [sp, #8]
 8009bb4:	f000 fd64 	bl	800a680 <_Bfree>
 8009bb8:	9a02      	ldr	r2, [sp, #8]
 8009bba:	9824      	ldr	r0, [sp, #144]	; 0x90
 8009bbc:	4310      	orrs	r0, r2
 8009bbe:	d103      	bne.n	8009bc8 <_dtoa_r+0xcac>
 8009bc0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009bc2:	2900      	cmp	r1, #0
 8009bc4:	f000 814a 	beq.w	8009e5c <_dtoa_r+0xf40>
 8009bc8:	f1bb 0f00 	cmp.w	fp, #0
 8009bcc:	f2c0 80c3 	blt.w	8009d56 <_dtoa_r+0xe3a>
 8009bd0:	9924      	ldr	r1, [sp, #144]	; 0x90
 8009bd2:	ea5b 0101 	orrs.w	r1, fp, r1
 8009bd6:	d103      	bne.n	8009be0 <_dtoa_r+0xcc4>
 8009bd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	f000 80bb 	beq.w	8009d56 <_dtoa_r+0xe3a>
 8009be0:	2a00      	cmp	r2, #0
 8009be2:	f300 811b 	bgt.w	8009e1c <_dtoa_r+0xf00>
 8009be6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009be8:	46ab      	mov	fp, r5
 8009bea:	9a05      	ldr	r2, [sp, #20]
 8009bec:	429d      	cmp	r5, r3
 8009bee:	f805 2c01 	strb.w	r2, [r5, #-1]
 8009bf2:	f000 8124 	beq.w	8009e3e <_dtoa_r+0xf22>
 8009bf6:	4631      	mov	r1, r6
 8009bf8:	220a      	movs	r2, #10
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	4620      	mov	r0, r4
 8009bfe:	f000 fd5b 	bl	800a6b8 <__multadd>
 8009c02:	45c8      	cmp	r8, r9
 8009c04:	4641      	mov	r1, r8
 8009c06:	f04f 020a 	mov.w	r2, #10
 8009c0a:	f04f 0300 	mov.w	r3, #0
 8009c0e:	4606      	mov	r6, r0
 8009c10:	4620      	mov	r0, r4
 8009c12:	d1a0      	bne.n	8009b56 <_dtoa_r+0xc3a>
 8009c14:	f000 fd50 	bl	800a6b8 <__multadd>
 8009c18:	4680      	mov	r8, r0
 8009c1a:	4681      	mov	r9, r0
 8009c1c:	e7a5      	b.n	8009b6a <_dtoa_r+0xc4e>
 8009c1e:	2201      	movs	r2, #1
 8009c20:	e7c5      	b.n	8009bae <_dtoa_r+0xc92>
 8009c22:	2601      	movs	r6, #1
 8009c24:	960d      	str	r6, [sp, #52]	; 0x34
 8009c26:	e49a      	b.n	800955e <_dtoa_r+0x642>
 8009c28:	2e0e      	cmp	r6, #14
 8009c2a:	bf8c      	ite	hi
 8009c2c:	2200      	movhi	r2, #0
 8009c2e:	2201      	movls	r2, #1
 8009c30:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009c32:	2300      	movs	r3, #0
 8009c34:	4015      	ands	r5, r2
 8009c36:	4619      	mov	r1, r3
 8009c38:	6073      	str	r3, [r6, #4]
 8009c3a:	e4b3      	b.n	80095a4 <_dtoa_r+0x688>
 8009c3c:	2201      	movs	r2, #1
 8009c3e:	9225      	str	r2, [sp, #148]	; 0x94
 8009c40:	9214      	str	r2, [sp, #80]	; 0x50
 8009c42:	9209      	str	r2, [sp, #36]	; 0x24
 8009c44:	e7f4      	b.n	8009c30 <_dtoa_r+0xd14>
 8009c46:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009c48:	4620      	mov	r0, r4
 8009c4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009c4c:	f000 feba 	bl	800a9c4 <__pow5mult>
 8009c50:	900b      	str	r0, [sp, #44]	; 0x2c
 8009c52:	f7ff bb98 	b.w	8009386 <_dtoa_r+0x46a>
 8009c56:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009c5a:	9508      	str	r5, [sp, #32]
 8009c5c:	e40e      	b.n	800947c <_dtoa_r+0x560>
 8009c5e:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8009c62:	f04f 0802 	mov.w	r8, #2
 8009c66:	e4e8      	b.n	800963a <_dtoa_r+0x71e>
 8009c68:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8009c6a:	2130      	movs	r1, #48	; 0x30
 8009c6c:	9208      	str	r2, [sp, #32]
 8009c6e:	2231      	movs	r2, #49	; 0x31
 8009c70:	3601      	adds	r6, #1
 8009c72:	f889 1000 	strb.w	r1, [r9]
 8009c76:	9604      	str	r6, [sp, #16]
 8009c78:	701a      	strb	r2, [r3, #0]
 8009c7a:	f7ff bbff 	b.w	800947c <_dtoa_r+0x560>
 8009c7e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009c80:	2900      	cmp	r1, #0
 8009c82:	f43f adb4 	beq.w	80097ee <_dtoa_r+0x8d2>
 8009c86:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009c88:	2a00      	cmp	r2, #0
 8009c8a:	f77f ae43 	ble.w	8009914 <_dtoa_r+0x9f8>
 8009c8e:	2300      	movs	r3, #0
 8009c90:	2200      	movs	r2, #0
 8009c92:	4630      	mov	r0, r6
 8009c94:	4639      	mov	r1, r7
 8009c96:	f2c4 0324 	movt	r3, #16420	; 0x4024
 8009c9a:	f003 f80f 	bl	800ccbc <__aeabi_dmul>
 8009c9e:	9b04      	ldr	r3, [sp, #16]
 8009ca0:	3b01      	subs	r3, #1
 8009ca2:	9316      	str	r3, [sp, #88]	; 0x58
 8009ca4:	4606      	mov	r6, r0
 8009ca6:	f108 0001 	add.w	r0, r8, #1
 8009caa:	460f      	mov	r7, r1
 8009cac:	f002 ffa0 	bl	800cbf0 <__aeabi_i2d>
 8009cb0:	4602      	mov	r2, r0
 8009cb2:	460b      	mov	r3, r1
 8009cb4:	4630      	mov	r0, r6
 8009cb6:	4639      	mov	r1, r7
 8009cb8:	f003 f800 	bl	800ccbc <__aeabi_dmul>
 8009cbc:	2300      	movs	r3, #0
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	f2c4 031c 	movt	r3, #16412	; 0x401c
 8009cc4:	f002 fe48 	bl	800c958 <__adddf3>
 8009cc8:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
 8009ccc:	4680      	mov	r8, r0
 8009cce:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8009cd2:	e4d7      	b.n	8009684 <_dtoa_r+0x768>
 8009cd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009cd6:	4620      	mov	r0, r4
 8009cd8:	f000 fe74 	bl	800a9c4 <__pow5mult>
 8009cdc:	900b      	str	r0, [sp, #44]	; 0x2c
 8009cde:	f7ff bb52 	b.w	8009386 <_dtoa_r+0x46a>
 8009ce2:	2100      	movs	r1, #0
 8009ce4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009ce8:	2000      	movs	r0, #0
 8009cea:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
 8009cee:	f002 fe31 	bl	800c954 <__aeabi_dsub>
 8009cf2:	4632      	mov	r2, r6
 8009cf4:	463b      	mov	r3, r7
 8009cf6:	f003 fa71 	bl	800d1dc <__aeabi_dcmpgt>
 8009cfa:	2800      	cmp	r0, #0
 8009cfc:	f43f ae0a 	beq.w	8009914 <_dtoa_r+0x9f8>
 8009d00:	4653      	mov	r3, sl
 8009d02:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009d06:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8009d0a:	2a30      	cmp	r2, #48	; 0x30
 8009d0c:	d0f8      	beq.n	8009d00 <_dtoa_r+0xde4>
 8009d0e:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8009d10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009d14:	9308      	str	r3, [sp, #32]
 8009d16:	9604      	str	r6, [sp, #16]
 8009d18:	f7ff bbb0 	b.w	800947c <_dtoa_r+0x560>
 8009d1c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009d20:	2331      	movs	r3, #49	; 0x31
 8009d22:	9904      	ldr	r1, [sp, #16]
 8009d24:	f8cd b020 	str.w	fp, [sp, #32]
 8009d28:	3101      	adds	r1, #1
 8009d2a:	f889 3000 	strb.w	r3, [r9]
 8009d2e:	9104      	str	r1, [sp, #16]
 8009d30:	f7ff bb94 	b.w	800945c <_dtoa_r+0x540>
 8009d34:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8009d36:	2e00      	cmp	r6, #0
 8009d38:	d069      	beq.n	8009e0e <_dtoa_r+0xef2>
 8009d3a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009d3e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009d40:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009d42:	f7ff bbfc 	b.w	800953e <_dtoa_r+0x622>
 8009d46:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 8009d48:	464d      	mov	r5, r9
 8009d4a:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009d4e:	462a      	mov	r2, r5
 8009d50:	9508      	str	r5, [sp, #32]
 8009d52:	f7ff bad4 	b.w	80092fe <_dtoa_r+0x3e2>
 8009d56:	2a00      	cmp	r2, #0
 8009d58:	960b      	str	r6, [sp, #44]	; 0x2c
 8009d5a:	46cc      	mov	ip, r9
 8009d5c:	463e      	mov	r6, r7
 8009d5e:	9f05      	ldr	r7, [sp, #20]
 8009d60:	dd12      	ble.n	8009d88 <_dtoa_r+0xe6c>
 8009d62:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009d64:	2201      	movs	r2, #1
 8009d66:	4620      	mov	r0, r4
 8009d68:	f8cd 9008 	str.w	r9, [sp, #8]
 8009d6c:	f000 fe86 	bl	800aa7c <__lshift>
 8009d70:	4631      	mov	r1, r6
 8009d72:	900b      	str	r0, [sp, #44]	; 0x2c
 8009d74:	f000 fede 	bl	800ab34 <__mcmp>
 8009d78:	f8dd c008 	ldr.w	ip, [sp, #8]
 8009d7c:	2800      	cmp	r0, #0
 8009d7e:	dd77      	ble.n	8009e70 <_dtoa_r+0xf54>
 8009d80:	2f39      	cmp	r7, #57	; 0x39
 8009d82:	d062      	beq.n	8009e4a <_dtoa_r+0xf2e>
 8009d84:	f10a 0731 	add.w	r7, sl, #49	; 0x31
 8009d88:	9b06      	ldr	r3, [sp, #24]
 8009d8a:	4645      	mov	r5, r8
 8009d8c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009d90:	46e0      	mov	r8, ip
 8009d92:	1c58      	adds	r0, r3, #1
 8009d94:	701f      	strb	r7, [r3, #0]
 8009d96:	9008      	str	r0, [sp, #32]
 8009d98:	f7ff bb60 	b.w	800945c <_dtoa_r+0x540>
 8009d9c:	d102      	bne.n	8009da4 <_dtoa_r+0xe88>
 8009d9e:	07fb      	lsls	r3, r7, #31
 8009da0:	f53f ad8d 	bmi.w	80098be <_dtoa_r+0x9a2>
 8009da4:	465b      	mov	r3, fp
 8009da6:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009daa:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 8009dae:	2a30      	cmp	r2, #48	; 0x30
 8009db0:	d0f8      	beq.n	8009da4 <_dtoa_r+0xe88>
 8009db2:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009db6:	9308      	str	r3, [sp, #32]
 8009db8:	f7ff bb50 	b.w	800945c <_dtoa_r+0x540>
 8009dbc:	2600      	movs	r6, #0
 8009dbe:	e541      	b.n	8009844 <_dtoa_r+0x928>
 8009dc0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009dc4:	4632      	mov	r2, r6
 8009dc6:	463b      	mov	r3, r7
 8009dc8:	f003 f9e0 	bl	800d18c <__aeabi_dcmpeq>
 8009dcc:	2800      	cmp	r0, #0
 8009dce:	f43f af42 	beq.w	8009c56 <_dtoa_r+0xd3a>
 8009dd2:	f018 0f01 	tst.w	r8, #1
 8009dd6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009dda:	f43f af3e 	beq.w	8009c5a <_dtoa_r+0xd3e>
 8009dde:	f7ff ba81 	b.w	80092e4 <_dtoa_r+0x3c8>
 8009de2:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009de6:	4620      	mov	r0, r4
 8009de8:	f000 fc14 	bl	800a614 <_Balloc>
 8009dec:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8009df0:	f108 010c 	add.w	r1, r8, #12
 8009df4:	1c9a      	adds	r2, r3, #2
 8009df6:	0092      	lsls	r2, r2, #2
 8009df8:	4605      	mov	r5, r0
 8009dfa:	300c      	adds	r0, #12
 8009dfc:	f000 fbb2 	bl	800a564 <memcpy>
 8009e00:	4620      	mov	r0, r4
 8009e02:	4629      	mov	r1, r5
 8009e04:	2201      	movs	r2, #1
 8009e06:	f000 fe39 	bl	800aa7c <__lshift>
 8009e0a:	4684      	mov	ip, r0
 8009e0c:	e696      	b.n	8009b3c <_dtoa_r+0xc20>
 8009e0e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8009e10:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8009e12:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8009e14:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009e18:	f7ff bb91 	b.w	800953e <_dtoa_r+0x622>
 8009e1c:	960b      	str	r6, [sp, #44]	; 0x2c
 8009e1e:	463e      	mov	r6, r7
 8009e20:	9f05      	ldr	r7, [sp, #20]
 8009e22:	46cc      	mov	ip, r9
 8009e24:	2f39      	cmp	r7, #57	; 0x39
 8009e26:	d010      	beq.n	8009e4a <_dtoa_r+0xf2e>
 8009e28:	9b06      	ldr	r3, [sp, #24]
 8009e2a:	3701      	adds	r7, #1
 8009e2c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009e30:	4645      	mov	r5, r8
 8009e32:	1c58      	adds	r0, r3, #1
 8009e34:	46e0      	mov	r8, ip
 8009e36:	701f      	strb	r7, [r3, #0]
 8009e38:	9008      	str	r0, [sp, #32]
 8009e3a:	f7ff bb0f 	b.w	800945c <_dtoa_r+0x540>
 8009e3e:	960b      	str	r6, [sp, #44]	; 0x2c
 8009e40:	4645      	mov	r5, r8
 8009e42:	463e      	mov	r6, r7
 8009e44:	46c8      	mov	r8, r9
 8009e46:	9f05      	ldr	r7, [sp, #20]
 8009e48:	e52d      	b.n	80098a6 <_dtoa_r+0x98a>
 8009e4a:	9b06      	ldr	r3, [sp, #24]
 8009e4c:	2239      	movs	r2, #57	; 0x39
 8009e4e:	4645      	mov	r5, r8
 8009e50:	9908      	ldr	r1, [sp, #32]
 8009e52:	46e0      	mov	r8, ip
 8009e54:	f103 0b01 	add.w	fp, r3, #1
 8009e58:	701a      	strb	r2, [r3, #0]
 8009e5a:	e53a      	b.n	80098d2 <_dtoa_r+0x9b6>
 8009e5c:	960b      	str	r6, [sp, #44]	; 0x2c
 8009e5e:	463e      	mov	r6, r7
 8009e60:	9f05      	ldr	r7, [sp, #20]
 8009e62:	46cc      	mov	ip, r9
 8009e64:	2f39      	cmp	r7, #57	; 0x39
 8009e66:	d0f0      	beq.n	8009e4a <_dtoa_r+0xf2e>
 8009e68:	f1bb 0f00 	cmp.w	fp, #0
 8009e6c:	dc8a      	bgt.n	8009d84 <_dtoa_r+0xe68>
 8009e6e:	e78b      	b.n	8009d88 <_dtoa_r+0xe6c>
 8009e70:	d18a      	bne.n	8009d88 <_dtoa_r+0xe6c>
 8009e72:	07fa      	lsls	r2, r7, #31
 8009e74:	d588      	bpl.n	8009d88 <_dtoa_r+0xe6c>
 8009e76:	e783      	b.n	8009d80 <_dtoa_r+0xe64>
 8009e78:	f04f 0802 	mov.w	r8, #2
 8009e7c:	f7ff bbdd 	b.w	800963a <_dtoa_r+0x71e>
 8009e80:	9e16      	ldr	r6, [sp, #88]	; 0x58
 8009e82:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8009e86:	9508      	str	r5, [sp, #32]
 8009e88:	9604      	str	r6, [sp, #16]
 8009e8a:	f7ff baf7 	b.w	800947c <_dtoa_r+0x560>
 8009e8e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009e90:	9209      	str	r2, [sp, #36]	; 0x24
 8009e92:	f7ff bac5 	b.w	8009420 <_dtoa_r+0x504>
 8009e96:	9309      	str	r3, [sp, #36]	; 0x24
 8009e98:	f7ff bac2 	b.w	8009420 <_dtoa_r+0x504>
 8009e9c:	f43f aa9f 	beq.w	80093de <_dtoa_r+0x4c2>
 8009ea0:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 8009ea4:	e521      	b.n	80098ea <_dtoa_r+0x9ce>
 8009ea6:	bf00      	nop

08009ea8 <_setlocale_r>:
 8009ea8:	b510      	push	{r4, lr}
 8009eaa:	4614      	mov	r4, r2
 8009eac:	b13a      	cbz	r2, 8009ebe <_setlocale_r+0x16>
 8009eae:	f64e 61a4 	movw	r1, #61092	; 0xeea4
 8009eb2:	4610      	mov	r0, r2
 8009eb4:	f6c0 0100 	movt	r1, #2048	; 0x800
 8009eb8:	f001 f884 	bl	800afc4 <strcmp>
 8009ebc:	b920      	cbnz	r0, 8009ec8 <_setlocale_r+0x20>
 8009ebe:	f64e 604c 	movw	r0, #61004	; 0xee4c
 8009ec2:	f6c0 0000 	movt	r0, #2048	; 0x800
 8009ec6:	bd10      	pop	{r4, pc}
 8009ec8:	f64e 614c 	movw	r1, #61004	; 0xee4c
 8009ecc:	4620      	mov	r0, r4
 8009ece:	f6c0 0100 	movt	r1, #2048	; 0x800
 8009ed2:	f001 f877 	bl	800afc4 <strcmp>
 8009ed6:	2800      	cmp	r0, #0
 8009ed8:	d0f1      	beq.n	8009ebe <_setlocale_r+0x16>
 8009eda:	f64e 5190 	movw	r1, #60816	; 0xed90
 8009ede:	4620      	mov	r0, r4
 8009ee0:	f6c0 0100 	movt	r1, #2048	; 0x800
 8009ee4:	f001 f86e 	bl	800afc4 <strcmp>
 8009ee8:	f64e 634c 	movw	r3, #61004	; 0xee4c
 8009eec:	f6c0 0300 	movt	r3, #2048	; 0x800
 8009ef0:	2800      	cmp	r0, #0
 8009ef2:	bf0c      	ite	eq
 8009ef4:	4618      	moveq	r0, r3
 8009ef6:	2000      	movne	r0, #0
 8009ef8:	bd10      	pop	{r4, pc}
 8009efa:	bf00      	nop

08009efc <__locale_charset>:
 8009efc:	f240 00fc 	movw	r0, #252	; 0xfc
 8009f00:	f2c2 0000 	movt	r0, #8192	; 0x2000
 8009f04:	4770      	bx	lr
 8009f06:	bf00      	nop

08009f08 <__locale_mb_cur_max>:
 8009f08:	f240 03fc 	movw	r3, #252	; 0xfc
 8009f0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009f10:	6a18      	ldr	r0, [r3, #32]
 8009f12:	4770      	bx	lr

08009f14 <__locale_msgcharset>:
 8009f14:	4800      	ldr	r0, [pc, #0]	; (8009f18 <__locale_msgcharset+0x4>)
 8009f16:	4770      	bx	lr
 8009f18:	20000120 	andcs	r0, r0, r0, lsr #2

08009f1c <__locale_cjk_lang>:
 8009f1c:	2000      	movs	r0, #0
 8009f1e:	4770      	bx	lr

08009f20 <_localeconv_r>:
 8009f20:	4800      	ldr	r0, [pc, #0]	; (8009f24 <_localeconv_r+0x4>)
 8009f22:	4770      	bx	lr
 8009f24:	20000140 	andcs	r0, r0, r0, asr #2

08009f28 <setlocale>:
 8009f28:	f240 0308 	movw	r3, #8
 8009f2c:	460a      	mov	r2, r1
 8009f2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009f32:	4601      	mov	r1, r0
 8009f34:	6818      	ldr	r0, [r3, #0]
 8009f36:	f7ff bfb7 	b.w	8009ea8 <_setlocale_r>
 8009f3a:	bf00      	nop

08009f3c <localeconv>:
 8009f3c:	4800      	ldr	r0, [pc, #0]	; (8009f40 <localeconv+0x4>)
 8009f3e:	4770      	bx	lr
 8009f40:	20000140 	andcs	r0, r0, r0, asr #2

08009f44 <malloc>:
 8009f44:	f240 0308 	movw	r3, #8
 8009f48:	4601      	mov	r1, r0
 8009f4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009f4e:	6818      	ldr	r0, [r3, #0]
 8009f50:	f000 b808 	b.w	8009f64 <_malloc_r>

08009f54 <free>:
 8009f54:	f240 0308 	movw	r3, #8
 8009f58:	4601      	mov	r1, r0
 8009f5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
 8009f5e:	6818      	ldr	r0, [r3, #0]
 8009f60:	f001 bfc2 	b.w	800bee8 <_free_r>

08009f64 <_malloc_r>:
 8009f64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f68:	f101 040b 	add.w	r4, r1, #11
 8009f6c:	2c16      	cmp	r4, #22
 8009f6e:	b083      	sub	sp, #12
 8009f70:	bf8e      	itee	hi
 8009f72:	f024 0407 	bichi.w	r4, r4, #7
 8009f76:	2300      	movls	r3, #0
 8009f78:	2410      	movls	r4, #16
 8009f7a:	4607      	mov	r7, r0
 8009f7c:	bf88      	it	hi
 8009f7e:	0fe3      	lsrhi	r3, r4, #31
 8009f80:	428c      	cmp	r4, r1
 8009f82:	bf2c      	ite	cs
 8009f84:	4619      	movcs	r1, r3
 8009f86:	f043 0101 	orrcc.w	r1, r3, #1
 8009f8a:	2900      	cmp	r1, #0
 8009f8c:	f040 80ba 	bne.w	800a104 <_malloc_r+0x1a0>
 8009f90:	f000 fb3c 	bl	800a60c <__malloc_lock>
 8009f94:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8009f98:	d220      	bcs.n	8009fdc <_malloc_r+0x78>
 8009f9a:	f240 1678 	movw	r6, #376	; 0x178
 8009f9e:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
 8009fa2:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8009fa6:	eb06 02cc 	add.w	r2, r6, ip, lsl #3
 8009faa:	68d3      	ldr	r3, [r2, #12]
 8009fac:	4293      	cmp	r3, r2
 8009fae:	f000 81f7 	beq.w	800a3a0 <_malloc_r+0x43c>
 8009fb2:	6859      	ldr	r1, [r3, #4]
 8009fb4:	f103 0808 	add.w	r8, r3, #8
 8009fb8:	68da      	ldr	r2, [r3, #12]
 8009fba:	4638      	mov	r0, r7
 8009fbc:	f021 0403 	bic.w	r4, r1, #3
 8009fc0:	6899      	ldr	r1, [r3, #8]
 8009fc2:	4423      	add	r3, r4
 8009fc4:	685c      	ldr	r4, [r3, #4]
 8009fc6:	60ca      	str	r2, [r1, #12]
 8009fc8:	f044 0401 	orr.w	r4, r4, #1
 8009fcc:	6091      	str	r1, [r2, #8]
 8009fce:	605c      	str	r4, [r3, #4]
 8009fd0:	f000 fb1e 	bl	800a610 <__malloc_unlock>
 8009fd4:	4640      	mov	r0, r8
 8009fd6:	b003      	add	sp, #12
 8009fd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fdc:	ea5f 2c54 	movs.w	ip, r4, lsr #9
 8009fe0:	bf04      	itt	eq
 8009fe2:	257e      	moveq	r5, #126	; 0x7e
 8009fe4:	f04f 0c3f 	moveq.w	ip, #63	; 0x3f
 8009fe8:	f040 8094 	bne.w	800a114 <_malloc_r+0x1b0>
 8009fec:	f240 1678 	movw	r6, #376	; 0x178
 8009ff0:	f2c2 0600 	movt	r6, #8192	; 0x2000
 8009ff4:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 8009ff8:	68eb      	ldr	r3, [r5, #12]
 8009ffa:	429d      	cmp	r5, r3
 8009ffc:	d106      	bne.n	800a00c <_malloc_r+0xa8>
 8009ffe:	e00d      	b.n	800a01c <_malloc_r+0xb8>
 800a000:	2a00      	cmp	r2, #0
 800a002:	f280 8164 	bge.w	800a2ce <_malloc_r+0x36a>
 800a006:	68db      	ldr	r3, [r3, #12]
 800a008:	429d      	cmp	r5, r3
 800a00a:	d007      	beq.n	800a01c <_malloc_r+0xb8>
 800a00c:	6859      	ldr	r1, [r3, #4]
 800a00e:	f021 0103 	bic.w	r1, r1, #3
 800a012:	1b0a      	subs	r2, r1, r4
 800a014:	2a0f      	cmp	r2, #15
 800a016:	ddf3      	ble.n	800a000 <_malloc_r+0x9c>
 800a018:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a01c:	f10c 0c01 	add.w	ip, ip, #1
 800a020:	f240 1278 	movw	r2, #376	; 0x178
 800a024:	6933      	ldr	r3, [r6, #16]
 800a026:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800a02a:	f102 0e08 	add.w	lr, r2, #8
 800a02e:	4573      	cmp	r3, lr
 800a030:	bf08      	it	eq
 800a032:	6851      	ldreq	r1, [r2, #4]
 800a034:	d023      	beq.n	800a07e <_malloc_r+0x11a>
 800a036:	6858      	ldr	r0, [r3, #4]
 800a038:	f020 0003 	bic.w	r0, r0, #3
 800a03c:	1b01      	subs	r1, r0, r4
 800a03e:	290f      	cmp	r1, #15
 800a040:	f300 8192 	bgt.w	800a368 <_malloc_r+0x404>
 800a044:	2900      	cmp	r1, #0
 800a046:	f8c2 e014 	str.w	lr, [r2, #20]
 800a04a:	f8c2 e010 	str.w	lr, [r2, #16]
 800a04e:	da6c      	bge.n	800a12a <_malloc_r+0x1c6>
 800a050:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800a054:	f080 8161 	bcs.w	800a31a <_malloc_r+0x3b6>
 800a058:	08c0      	lsrs	r0, r0, #3
 800a05a:	f04f 0801 	mov.w	r8, #1
 800a05e:	6851      	ldr	r1, [r2, #4]
 800a060:	eb02 05c0 	add.w	r5, r2, r0, lsl #3
 800a064:	1080      	asrs	r0, r0, #2
 800a066:	fa08 f800 	lsl.w	r8, r8, r0
 800a06a:	ea48 0801 	orr.w	r8, r8, r1
 800a06e:	68a8      	ldr	r0, [r5, #8]
 800a070:	4641      	mov	r1, r8
 800a072:	60dd      	str	r5, [r3, #12]
 800a074:	f8c2 8004 	str.w	r8, [r2, #4]
 800a078:	6098      	str	r0, [r3, #8]
 800a07a:	60ab      	str	r3, [r5, #8]
 800a07c:	60c3      	str	r3, [r0, #12]
 800a07e:	2201      	movs	r2, #1
 800a080:	ea4f 03ac 	mov.w	r3, ip, asr #2
 800a084:	fa02 f303 	lsl.w	r3, r2, r3
 800a088:	428b      	cmp	r3, r1
 800a08a:	d85c      	bhi.n	800a146 <_malloc_r+0x1e2>
 800a08c:	4219      	tst	r1, r3
 800a08e:	d10b      	bne.n	800a0a8 <_malloc_r+0x144>
 800a090:	4093      	lsls	r3, r2
 800a092:	f02c 0c03 	bic.w	ip, ip, #3
 800a096:	4219      	tst	r1, r3
 800a098:	f10c 0c04 	add.w	ip, ip, #4
 800a09c:	d104      	bne.n	800a0a8 <_malloc_r+0x144>
 800a09e:	005b      	lsls	r3, r3, #1
 800a0a0:	f10c 0c04 	add.w	ip, ip, #4
 800a0a4:	4219      	tst	r1, r3
 800a0a6:	d0fa      	beq.n	800a09e <_malloc_r+0x13a>
 800a0a8:	eb06 08cc 	add.w	r8, r6, ip, lsl #3
 800a0ac:	46e1      	mov	r9, ip
 800a0ae:	4640      	mov	r0, r8
 800a0b0:	68c2      	ldr	r2, [r0, #12]
 800a0b2:	4290      	cmp	r0, r2
 800a0b4:	d107      	bne.n	800a0c6 <_malloc_r+0x162>
 800a0b6:	e16b      	b.n	800a390 <_malloc_r+0x42c>
 800a0b8:	2900      	cmp	r1, #0
 800a0ba:	f280 817b 	bge.w	800a3b4 <_malloc_r+0x450>
 800a0be:	68d2      	ldr	r2, [r2, #12]
 800a0c0:	4290      	cmp	r0, r2
 800a0c2:	f000 8165 	beq.w	800a390 <_malloc_r+0x42c>
 800a0c6:	6855      	ldr	r5, [r2, #4]
 800a0c8:	f025 0503 	bic.w	r5, r5, #3
 800a0cc:	1b29      	subs	r1, r5, r4
 800a0ce:	290f      	cmp	r1, #15
 800a0d0:	ddf2      	ble.n	800a0b8 <_malloc_r+0x154>
 800a0d2:	4690      	mov	r8, r2
 800a0d4:	68d5      	ldr	r5, [r2, #12]
 800a0d6:	4638      	mov	r0, r7
 800a0d8:	1913      	adds	r3, r2, r4
 800a0da:	f858 7f08 	ldr.w	r7, [r8, #8]!
 800a0de:	f044 0c01 	orr.w	ip, r4, #1
 800a0e2:	f041 0401 	orr.w	r4, r1, #1
 800a0e6:	f8c2 c004 	str.w	ip, [r2, #4]
 800a0ea:	60fd      	str	r5, [r7, #12]
 800a0ec:	60af      	str	r7, [r5, #8]
 800a0ee:	6173      	str	r3, [r6, #20]
 800a0f0:	6133      	str	r3, [r6, #16]
 800a0f2:	f8c3 e00c 	str.w	lr, [r3, #12]
 800a0f6:	f8c3 e008 	str.w	lr, [r3, #8]
 800a0fa:	605c      	str	r4, [r3, #4]
 800a0fc:	5059      	str	r1, [r3, r1]
 800a0fe:	f000 fa87 	bl	800a610 <__malloc_unlock>
 800a102:	e767      	b.n	8009fd4 <_malloc_r+0x70>
 800a104:	f04f 0800 	mov.w	r8, #0
 800a108:	230c      	movs	r3, #12
 800a10a:	6003      	str	r3, [r0, #0]
 800a10c:	4640      	mov	r0, r8
 800a10e:	b003      	add	sp, #12
 800a110:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a114:	f1bc 0f04 	cmp.w	ip, #4
 800a118:	f200 80eb 	bhi.w	800a2f2 <_malloc_r+0x38e>
 800a11c:	ea4f 1c94 	mov.w	ip, r4, lsr #6
 800a120:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
 800a124:	ea4f 054c 	mov.w	r5, ip, lsl #1
 800a128:	e760      	b.n	8009fec <_malloc_r+0x88>
 800a12a:	181a      	adds	r2, r3, r0
 800a12c:	f103 0808 	add.w	r8, r3, #8
 800a130:	4638      	mov	r0, r7
 800a132:	6853      	ldr	r3, [r2, #4]
 800a134:	f043 0301 	orr.w	r3, r3, #1
 800a138:	6053      	str	r3, [r2, #4]
 800a13a:	f000 fa69 	bl	800a610 <__malloc_unlock>
 800a13e:	4640      	mov	r0, r8
 800a140:	b003      	add	sp, #12
 800a142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a146:	68b5      	ldr	r5, [r6, #8]
 800a148:	686b      	ldr	r3, [r5, #4]
 800a14a:	f023 0a03 	bic.w	sl, r3, #3
 800a14e:	4554      	cmp	r4, sl
 800a150:	d804      	bhi.n	800a15c <_malloc_r+0x1f8>
 800a152:	ebc4 030a 	rsb	r3, r4, sl
 800a156:	2b0f      	cmp	r3, #15
 800a158:	f300 80a8 	bgt.w	800a2ac <_malloc_r+0x348>
 800a15c:	f240 59bc 	movw	r9, #1468	; 0x5bc
 800a160:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 800a164:	f2c2 0900 	movt	r9, #8192	; 0x2000
 800a168:	4638      	mov	r0, r7
 800a16a:	3101      	adds	r1, #1
 800a16c:	eb05 020a 	add.w	r2, r5, sl
 800a170:	f8d9 3000 	ldr.w	r3, [r9]
 800a174:	9201      	str	r2, [sp, #4]
 800a176:	4423      	add	r3, r4
 800a178:	bf17      	itett	ne
 800a17a:	f503 5380 	addne.w	r3, r3, #4096	; 0x1000
 800a17e:	f103 0b10 	addeq.w	fp, r3, #16
 800a182:	330f      	addne	r3, #15
 800a184:	f423 637f 	bicne.w	r3, r3, #4080	; 0xff0
 800a188:	bf18      	it	ne
 800a18a:	f023 0b0f 	bicne.w	fp, r3, #15
 800a18e:	4659      	mov	r1, fp
 800a190:	f000 ff04 	bl	800af9c <_sbrk_r>
 800a194:	9a01      	ldr	r2, [sp, #4]
 800a196:	f1b0 3fff 	cmp.w	r0, #4294967295
 800a19a:	4680      	mov	r8, r0
 800a19c:	f000 8120 	beq.w	800a3e0 <_malloc_r+0x47c>
 800a1a0:	4282      	cmp	r2, r0
 800a1a2:	f200 811a 	bhi.w	800a3da <_malloc_r+0x476>
 800a1a6:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a1aa:	4542      	cmp	r2, r8
 800a1ac:	445b      	add	r3, fp
 800a1ae:	f8c9 3004 	str.w	r3, [r9, #4]
 800a1b2:	f000 8165 	beq.w	800a480 <_malloc_r+0x51c>
 800a1b6:	f8d6 1408 	ldr.w	r1, [r6, #1032]	; 0x408
 800a1ba:	f240 1078 	movw	r0, #376	; 0x178
 800a1be:	f2c2 0000 	movt	r0, #8192	; 0x2000
 800a1c2:	3101      	adds	r1, #1
 800a1c4:	bf17      	itett	ne
 800a1c6:	ebc2 0208 	rsbne	r2, r2, r8
 800a1ca:	f8c0 8408 	streq.w	r8, [r0, #1032]	; 0x408
 800a1ce:	189b      	addne	r3, r3, r2
 800a1d0:	f8c9 3004 	strne.w	r3, [r9, #4]
 800a1d4:	f018 0307 	ands.w	r3, r8, #7
 800a1d8:	4638      	mov	r0, r7
 800a1da:	bf1f      	itttt	ne
 800a1dc:	f1c3 0208 	rsbne	r2, r3, #8
 800a1e0:	f5c3 5380 	rsbne	r3, r3, #4096	; 0x1000
 800a1e4:	4490      	addne	r8, r2
 800a1e6:	f103 0208 	addne.w	r2, r3, #8
 800a1ea:	eb08 030b 	add.w	r3, r8, fp
 800a1ee:	bf08      	it	eq
 800a1f0:	f44f 5280 	moveq.w	r2, #4096	; 0x1000
 800a1f4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a1f8:	ebc3 0b02 	rsb	fp, r3, r2
 800a1fc:	4659      	mov	r1, fp
 800a1fe:	f000 fecd 	bl	800af9c <_sbrk_r>
 800a202:	f240 52bc 	movw	r2, #1468	; 0x5bc
 800a206:	f8c6 8008 	str.w	r8, [r6, #8]
 800a20a:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800a20e:	1c43      	adds	r3, r0, #1
 800a210:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a214:	bf15      	itete	ne
 800a216:	ebc8 0100 	rsbne	r1, r8, r0
 800a21a:	2101      	moveq	r1, #1
 800a21c:	4459      	addne	r1, fp
 800a21e:	f04f 0b00 	moveq.w	fp, #0
 800a222:	bf18      	it	ne
 800a224:	f041 0101 	orrne.w	r1, r1, #1
 800a228:	42b5      	cmp	r5, r6
 800a22a:	445b      	add	r3, fp
 800a22c:	f8c8 1004 	str.w	r1, [r8, #4]
 800a230:	f8c9 3004 	str.w	r3, [r9, #4]
 800a234:	d018      	beq.n	800a268 <_malloc_r+0x304>
 800a236:	f1ba 0f0f 	cmp.w	sl, #15
 800a23a:	f240 8100 	bls.w	800a43e <_malloc_r+0x4da>
 800a23e:	f1aa 000c 	sub.w	r0, sl, #12
 800a242:	6869      	ldr	r1, [r5, #4]
 800a244:	f020 0007 	bic.w	r0, r0, #7
 800a248:	f04f 0c05 	mov.w	ip, #5
 800a24c:	eb05 0e00 	add.w	lr, r5, r0
 800a250:	280f      	cmp	r0, #15
 800a252:	f001 0101 	and.w	r1, r1, #1
 800a256:	ea40 0101 	orr.w	r1, r0, r1
 800a25a:	6069      	str	r1, [r5, #4]
 800a25c:	f8ce c004 	str.w	ip, [lr, #4]
 800a260:	f8ce c008 	str.w	ip, [lr, #8]
 800a264:	f200 8118 	bhi.w	800a498 <_malloc_r+0x534>
 800a268:	f240 52bc 	movw	r2, #1468	; 0x5bc
 800a26c:	f8d9 102c 	ldr.w	r1, [r9, #44]	; 0x2c
 800a270:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800a274:	68b5      	ldr	r5, [r6, #8]
 800a276:	428b      	cmp	r3, r1
 800a278:	f8d9 1030 	ldr.w	r1, [r9, #48]	; 0x30
 800a27c:	bf88      	it	hi
 800a27e:	62d3      	strhi	r3, [r2, #44]	; 0x2c
 800a280:	f240 52bc 	movw	r2, #1468	; 0x5bc
 800a284:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800a288:	428b      	cmp	r3, r1
 800a28a:	bf88      	it	hi
 800a28c:	6313      	strhi	r3, [r2, #48]	; 0x30
 800a28e:	686a      	ldr	r2, [r5, #4]
 800a290:	f022 0203 	bic.w	r2, r2, #3
 800a294:	4294      	cmp	r4, r2
 800a296:	ebc4 0302 	rsb	r3, r4, r2
 800a29a:	d801      	bhi.n	800a2a0 <_malloc_r+0x33c>
 800a29c:	2b0f      	cmp	r3, #15
 800a29e:	dc05      	bgt.n	800a2ac <_malloc_r+0x348>
 800a2a0:	4638      	mov	r0, r7
 800a2a2:	f04f 0800 	mov.w	r8, #0
 800a2a6:	f000 f9b3 	bl	800a610 <__malloc_unlock>
 800a2aa:	e693      	b.n	8009fd4 <_malloc_r+0x70>
 800a2ac:	192a      	adds	r2, r5, r4
 800a2ae:	f043 0301 	orr.w	r3, r3, #1
 800a2b2:	4638      	mov	r0, r7
 800a2b4:	f044 0401 	orr.w	r4, r4, #1
 800a2b8:	606c      	str	r4, [r5, #4]
 800a2ba:	f105 0808 	add.w	r8, r5, #8
 800a2be:	60b2      	str	r2, [r6, #8]
 800a2c0:	6053      	str	r3, [r2, #4]
 800a2c2:	f000 f9a5 	bl	800a610 <__malloc_unlock>
 800a2c6:	4640      	mov	r0, r8
 800a2c8:	b003      	add	sp, #12
 800a2ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2ce:	4419      	add	r1, r3
 800a2d0:	68da      	ldr	r2, [r3, #12]
 800a2d2:	689c      	ldr	r4, [r3, #8]
 800a2d4:	4638      	mov	r0, r7
 800a2d6:	684d      	ldr	r5, [r1, #4]
 800a2d8:	f103 0808 	add.w	r8, r3, #8
 800a2dc:	60e2      	str	r2, [r4, #12]
 800a2de:	f045 0501 	orr.w	r5, r5, #1
 800a2e2:	6094      	str	r4, [r2, #8]
 800a2e4:	604d      	str	r5, [r1, #4]
 800a2e6:	f000 f993 	bl	800a610 <__malloc_unlock>
 800a2ea:	4640      	mov	r0, r8
 800a2ec:	b003      	add	sp, #12
 800a2ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a2f2:	f1bc 0f14 	cmp.w	ip, #20
 800a2f6:	bf9c      	itt	ls
 800a2f8:	f10c 0c5b 	addls.w	ip, ip, #91	; 0x5b
 800a2fc:	ea4f 054c 	movls.w	r5, ip, lsl #1
 800a300:	f67f ae74 	bls.w	8009fec <_malloc_r+0x88>
 800a304:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
 800a308:	f200 808f 	bhi.w	800a42a <_malloc_r+0x4c6>
 800a30c:	ea4f 3c14 	mov.w	ip, r4, lsr #12
 800a310:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
 800a314:	ea4f 054c 	mov.w	r5, ip, lsl #1
 800a318:	e668      	b.n	8009fec <_malloc_r+0x88>
 800a31a:	0a42      	lsrs	r2, r0, #9
 800a31c:	2a04      	cmp	r2, #4
 800a31e:	d958      	bls.n	800a3d2 <_malloc_r+0x46e>
 800a320:	2a14      	cmp	r2, #20
 800a322:	bf9c      	itt	ls
 800a324:	f102 015b 	addls.w	r1, r2, #91	; 0x5b
 800a328:	004d      	lslls	r5, r1, #1
 800a32a:	d905      	bls.n	800a338 <_malloc_r+0x3d4>
 800a32c:	2a54      	cmp	r2, #84	; 0x54
 800a32e:	f200 80bc 	bhi.w	800a4aa <_malloc_r+0x546>
 800a332:	0b01      	lsrs	r1, r0, #12
 800a334:	316e      	adds	r1, #110	; 0x6e
 800a336:	004d      	lsls	r5, r1, #1
 800a338:	eb06 0585 	add.w	r5, r6, r5, lsl #2
 800a33c:	f240 1878 	movw	r8, #376	; 0x178
 800a340:	f2c2 0800 	movt	r8, #8192	; 0x2000
 800a344:	68aa      	ldr	r2, [r5, #8]
 800a346:	42aa      	cmp	r2, r5
 800a348:	d07f      	beq.n	800a44a <_malloc_r+0x4e6>
 800a34a:	6851      	ldr	r1, [r2, #4]
 800a34c:	f021 0103 	bic.w	r1, r1, #3
 800a350:	4288      	cmp	r0, r1
 800a352:	d202      	bcs.n	800a35a <_malloc_r+0x3f6>
 800a354:	6892      	ldr	r2, [r2, #8]
 800a356:	4295      	cmp	r5, r2
 800a358:	d1f7      	bne.n	800a34a <_malloc_r+0x3e6>
 800a35a:	68d0      	ldr	r0, [r2, #12]
 800a35c:	6871      	ldr	r1, [r6, #4]
 800a35e:	60d8      	str	r0, [r3, #12]
 800a360:	609a      	str	r2, [r3, #8]
 800a362:	6083      	str	r3, [r0, #8]
 800a364:	60d3      	str	r3, [r2, #12]
 800a366:	e68a      	b.n	800a07e <_malloc_r+0x11a>
 800a368:	191d      	adds	r5, r3, r4
 800a36a:	f041 0601 	orr.w	r6, r1, #1
 800a36e:	f044 0401 	orr.w	r4, r4, #1
 800a372:	4638      	mov	r0, r7
 800a374:	605c      	str	r4, [r3, #4]
 800a376:	f103 0808 	add.w	r8, r3, #8
 800a37a:	6155      	str	r5, [r2, #20]
 800a37c:	6115      	str	r5, [r2, #16]
 800a37e:	f8c5 e00c 	str.w	lr, [r5, #12]
 800a382:	f8c5 e008 	str.w	lr, [r5, #8]
 800a386:	606e      	str	r6, [r5, #4]
 800a388:	5069      	str	r1, [r5, r1]
 800a38a:	f000 f941 	bl	800a610 <__malloc_unlock>
 800a38e:	e621      	b.n	8009fd4 <_malloc_r+0x70>
 800a390:	f109 0901 	add.w	r9, r9, #1
 800a394:	3008      	adds	r0, #8
 800a396:	f019 0f03 	tst.w	r9, #3
 800a39a:	f47f ae89 	bne.w	800a0b0 <_malloc_r+0x14c>
 800a39e:	e028      	b.n	800a3f2 <_malloc_r+0x48e>
 800a3a0:	f103 0208 	add.w	r2, r3, #8
 800a3a4:	695b      	ldr	r3, [r3, #20]
 800a3a6:	429a      	cmp	r2, r3
 800a3a8:	bf08      	it	eq
 800a3aa:	f10c 0c02 	addeq.w	ip, ip, #2
 800a3ae:	f43f ae37 	beq.w	800a020 <_malloc_r+0xbc>
 800a3b2:	e5fe      	b.n	8009fb2 <_malloc_r+0x4e>
 800a3b4:	4690      	mov	r8, r2
 800a3b6:	4415      	add	r5, r2
 800a3b8:	68d3      	ldr	r3, [r2, #12]
 800a3ba:	4638      	mov	r0, r7
 800a3bc:	f858 2f08 	ldr.w	r2, [r8, #8]!
 800a3c0:	6869      	ldr	r1, [r5, #4]
 800a3c2:	f041 0101 	orr.w	r1, r1, #1
 800a3c6:	6069      	str	r1, [r5, #4]
 800a3c8:	60d3      	str	r3, [r2, #12]
 800a3ca:	609a      	str	r2, [r3, #8]
 800a3cc:	f000 f920 	bl	800a610 <__malloc_unlock>
 800a3d0:	e600      	b.n	8009fd4 <_malloc_r+0x70>
 800a3d2:	0981      	lsrs	r1, r0, #6
 800a3d4:	3138      	adds	r1, #56	; 0x38
 800a3d6:	004d      	lsls	r5, r1, #1
 800a3d8:	e7ae      	b.n	800a338 <_malloc_r+0x3d4>
 800a3da:	42b5      	cmp	r5, r6
 800a3dc:	f43f aee3 	beq.w	800a1a6 <_malloc_r+0x242>
 800a3e0:	68b5      	ldr	r5, [r6, #8]
 800a3e2:	686a      	ldr	r2, [r5, #4]
 800a3e4:	f022 0203 	bic.w	r2, r2, #3
 800a3e8:	e754      	b.n	800a294 <_malloc_r+0x330>
 800a3ea:	f8d8 8000 	ldr.w	r8, [r8]
 800a3ee:	4590      	cmp	r8, r2
 800a3f0:	d16d      	bne.n	800a4ce <_malloc_r+0x56a>
 800a3f2:	f01c 0f03 	tst.w	ip, #3
 800a3f6:	f1a8 0208 	sub.w	r2, r8, #8
 800a3fa:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a3fe:	d1f4      	bne.n	800a3ea <_malloc_r+0x486>
 800a400:	6872      	ldr	r2, [r6, #4]
 800a402:	ea22 0203 	bic.w	r2, r2, r3
 800a406:	6072      	str	r2, [r6, #4]
 800a408:	005b      	lsls	r3, r3, #1
 800a40a:	4293      	cmp	r3, r2
 800a40c:	f63f ae9b 	bhi.w	800a146 <_malloc_r+0x1e2>
 800a410:	2b00      	cmp	r3, #0
 800a412:	f43f ae98 	beq.w	800a146 <_malloc_r+0x1e2>
 800a416:	421a      	tst	r2, r3
 800a418:	46cc      	mov	ip, r9
 800a41a:	f47f ae45 	bne.w	800a0a8 <_malloc_r+0x144>
 800a41e:	005b      	lsls	r3, r3, #1
 800a420:	f10c 0c04 	add.w	ip, ip, #4
 800a424:	421a      	tst	r2, r3
 800a426:	d0fa      	beq.n	800a41e <_malloc_r+0x4ba>
 800a428:	e63e      	b.n	800a0a8 <_malloc_r+0x144>
 800a42a:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
 800a42e:	d818      	bhi.n	800a462 <_malloc_r+0x4fe>
 800a430:	ea4f 3cd4 	mov.w	ip, r4, lsr #15
 800a434:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
 800a438:	ea4f 054c 	mov.w	r5, ip, lsl #1
 800a43c:	e5d6      	b.n	8009fec <_malloc_r+0x88>
 800a43e:	2301      	movs	r3, #1
 800a440:	4645      	mov	r5, r8
 800a442:	f8c8 3004 	str.w	r3, [r8, #4]
 800a446:	2200      	movs	r2, #0
 800a448:	e724      	b.n	800a294 <_malloc_r+0x330>
 800a44a:	f04f 0901 	mov.w	r9, #1
 800a44e:	108d      	asrs	r5, r1, #2
 800a450:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a454:	4610      	mov	r0, r2
 800a456:	fa09 f505 	lsl.w	r5, r9, r5
 800a45a:	4329      	orrs	r1, r5
 800a45c:	f8c8 1004 	str.w	r1, [r8, #4]
 800a460:	e77d      	b.n	800a35e <_malloc_r+0x3fa>
 800a462:	f240 5354 	movw	r3, #1364	; 0x554
 800a466:	459c      	cmp	ip, r3
 800a468:	bf95      	itete	ls
 800a46a:	ea4f 4c94 	movls.w	ip, r4, lsr #18
 800a46e:	25fc      	movhi	r5, #252	; 0xfc
 800a470:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
 800a474:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
 800a478:	bf98      	it	ls
 800a47a:	ea4f 054c 	movls.w	r5, ip, lsl #1
 800a47e:	e5b5      	b.n	8009fec <_malloc_r+0x88>
 800a480:	f3c2 010b 	ubfx	r1, r2, #0, #12
 800a484:	2900      	cmp	r1, #0
 800a486:	f47f ae96 	bne.w	800a1b6 <_malloc_r+0x252>
 800a48a:	68b2      	ldr	r2, [r6, #8]
 800a48c:	eb0b 010a 	add.w	r1, fp, sl
 800a490:	f041 0101 	orr.w	r1, r1, #1
 800a494:	6051      	str	r1, [r2, #4]
 800a496:	e6e7      	b.n	800a268 <_malloc_r+0x304>
 800a498:	f105 0108 	add.w	r1, r5, #8
 800a49c:	4638      	mov	r0, r7
 800a49e:	9201      	str	r2, [sp, #4]
 800a4a0:	f001 fd22 	bl	800bee8 <_free_r>
 800a4a4:	9a01      	ldr	r2, [sp, #4]
 800a4a6:	6853      	ldr	r3, [r2, #4]
 800a4a8:	e6de      	b.n	800a268 <_malloc_r+0x304>
 800a4aa:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800a4ae:	d803      	bhi.n	800a4b8 <_malloc_r+0x554>
 800a4b0:	0bc1      	lsrs	r1, r0, #15
 800a4b2:	3177      	adds	r1, #119	; 0x77
 800a4b4:	004d      	lsls	r5, r1, #1
 800a4b6:	e73f      	b.n	800a338 <_malloc_r+0x3d4>
 800a4b8:	f240 5154 	movw	r1, #1364	; 0x554
 800a4bc:	428a      	cmp	r2, r1
 800a4be:	bf95      	itete	ls
 800a4c0:	0c81      	lsrls	r1, r0, #18
 800a4c2:	25fc      	movhi	r5, #252	; 0xfc
 800a4c4:	317c      	addls	r1, #124	; 0x7c
 800a4c6:	217e      	movhi	r1, #126	; 0x7e
 800a4c8:	bf98      	it	ls
 800a4ca:	004d      	lslls	r5, r1, #1
 800a4cc:	e734      	b.n	800a338 <_malloc_r+0x3d4>
 800a4ce:	6872      	ldr	r2, [r6, #4]
 800a4d0:	e79a      	b.n	800a408 <_malloc_r+0x4a4>
 800a4d2:	bf00      	nop

0800a4d4 <memchr>:
 800a4d4:	0783      	lsls	r3, r0, #30
 800a4d6:	b2c9      	uxtb	r1, r1
 800a4d8:	b470      	push	{r4, r5, r6}
 800a4da:	d03f      	beq.n	800a55c <memchr+0x88>
 800a4dc:	1e54      	subs	r4, r2, #1
 800a4de:	b32a      	cbz	r2, 800a52c <memchr+0x58>
 800a4e0:	7803      	ldrb	r3, [r0, #0]
 800a4e2:	428b      	cmp	r3, r1
 800a4e4:	d023      	beq.n	800a52e <memchr+0x5a>
 800a4e6:	1c43      	adds	r3, r0, #1
 800a4e8:	e004      	b.n	800a4f4 <memchr+0x20>
 800a4ea:	b1fc      	cbz	r4, 800a52c <memchr+0x58>
 800a4ec:	7805      	ldrb	r5, [r0, #0]
 800a4ee:	4614      	mov	r4, r2
 800a4f0:	428d      	cmp	r5, r1
 800a4f2:	d01c      	beq.n	800a52e <memchr+0x5a>
 800a4f4:	f013 0f03 	tst.w	r3, #3
 800a4f8:	4618      	mov	r0, r3
 800a4fa:	f104 32ff 	add.w	r2, r4, #4294967295
 800a4fe:	f103 0301 	add.w	r3, r3, #1
 800a502:	d1f2      	bne.n	800a4ea <memchr+0x16>
 800a504:	2c03      	cmp	r4, #3
 800a506:	d814      	bhi.n	800a532 <memchr+0x5e>
 800a508:	1e65      	subs	r5, r4, #1
 800a50a:	b34c      	cbz	r4, 800a560 <memchr+0x8c>
 800a50c:	7803      	ldrb	r3, [r0, #0]
 800a50e:	428b      	cmp	r3, r1
 800a510:	d00d      	beq.n	800a52e <memchr+0x5a>
 800a512:	1c42      	adds	r2, r0, #1
 800a514:	2300      	movs	r3, #0
 800a516:	e002      	b.n	800a51e <memchr+0x4a>
 800a518:	7804      	ldrb	r4, [r0, #0]
 800a51a:	428c      	cmp	r4, r1
 800a51c:	d007      	beq.n	800a52e <memchr+0x5a>
 800a51e:	42ab      	cmp	r3, r5
 800a520:	4610      	mov	r0, r2
 800a522:	f103 0301 	add.w	r3, r3, #1
 800a526:	f102 0201 	add.w	r2, r2, #1
 800a52a:	d1f5      	bne.n	800a518 <memchr+0x44>
 800a52c:	2000      	movs	r0, #0
 800a52e:	bc70      	pop	{r4, r5, r6}
 800a530:	4770      	bx	lr
 800a532:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 800a536:	4603      	mov	r3, r0
 800a538:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 800a53c:	4618      	mov	r0, r3
 800a53e:	3304      	adds	r3, #4
 800a540:	6802      	ldr	r2, [r0, #0]
 800a542:	4072      	eors	r2, r6
 800a544:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
 800a548:	ea25 0202 	bic.w	r2, r5, r2
 800a54c:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 800a550:	d1da      	bne.n	800a508 <memchr+0x34>
 800a552:	3c04      	subs	r4, #4
 800a554:	4618      	mov	r0, r3
 800a556:	2c03      	cmp	r4, #3
 800a558:	d8f0      	bhi.n	800a53c <memchr+0x68>
 800a55a:	e7d5      	b.n	800a508 <memchr+0x34>
 800a55c:	4614      	mov	r4, r2
 800a55e:	e7d1      	b.n	800a504 <memchr+0x30>
 800a560:	4620      	mov	r0, r4
 800a562:	e7e4      	b.n	800a52e <memchr+0x5a>

0800a564 <memcpy>:
 800a564:	2a0f      	cmp	r2, #15
 800a566:	b4f0      	push	{r4, r5, r6, r7}
 800a568:	d945      	bls.n	800a5f6 <memcpy+0x92>
 800a56a:	ea40 0301 	orr.w	r3, r0, r1
 800a56e:	079b      	lsls	r3, r3, #30
 800a570:	d145      	bne.n	800a5fe <memcpy+0x9a>
 800a572:	f1a2 0710 	sub.w	r7, r2, #16
 800a576:	460c      	mov	r4, r1
 800a578:	4603      	mov	r3, r0
 800a57a:	093f      	lsrs	r7, r7, #4
 800a57c:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 800a580:	3610      	adds	r6, #16
 800a582:	6825      	ldr	r5, [r4, #0]
 800a584:	3310      	adds	r3, #16
 800a586:	3410      	adds	r4, #16
 800a588:	f843 5c10 	str.w	r5, [r3, #-16]
 800a58c:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 800a590:	f843 5c0c 	str.w	r5, [r3, #-12]
 800a594:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800a598:	f843 5c08 	str.w	r5, [r3, #-8]
 800a59c:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800a5a0:	f843 5c04 	str.w	r5, [r3, #-4]
 800a5a4:	42b3      	cmp	r3, r6
 800a5a6:	d1ec      	bne.n	800a582 <memcpy+0x1e>
 800a5a8:	1c7b      	adds	r3, r7, #1
 800a5aa:	f002 0c0f 	and.w	ip, r2, #15
 800a5ae:	f1bc 0f03 	cmp.w	ip, #3
 800a5b2:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800a5b6:	4419      	add	r1, r3
 800a5b8:	4403      	add	r3, r0
 800a5ba:	d922      	bls.n	800a602 <memcpy+0x9e>
 800a5bc:	460e      	mov	r6, r1
 800a5be:	461d      	mov	r5, r3
 800a5c0:	4664      	mov	r4, ip
 800a5c2:	f856 7b04 	ldr.w	r7, [r6], #4
 800a5c6:	3c04      	subs	r4, #4
 800a5c8:	2c03      	cmp	r4, #3
 800a5ca:	f845 7b04 	str.w	r7, [r5], #4
 800a5ce:	d8f8      	bhi.n	800a5c2 <memcpy+0x5e>
 800a5d0:	f1ac 0404 	sub.w	r4, ip, #4
 800a5d4:	f002 0203 	and.w	r2, r2, #3
 800a5d8:	f024 0403 	bic.w	r4, r4, #3
 800a5dc:	3404      	adds	r4, #4
 800a5de:	4423      	add	r3, r4
 800a5e0:	4421      	add	r1, r4
 800a5e2:	b132      	cbz	r2, 800a5f2 <memcpy+0x8e>
 800a5e4:	440a      	add	r2, r1
 800a5e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a5ea:	4291      	cmp	r1, r2
 800a5ec:	f803 4b01 	strb.w	r4, [r3], #1
 800a5f0:	d1f9      	bne.n	800a5e6 <memcpy+0x82>
 800a5f2:	bcf0      	pop	{r4, r5, r6, r7}
 800a5f4:	4770      	bx	lr
 800a5f6:	4603      	mov	r3, r0
 800a5f8:	2a00      	cmp	r2, #0
 800a5fa:	d1f3      	bne.n	800a5e4 <memcpy+0x80>
 800a5fc:	e7f9      	b.n	800a5f2 <memcpy+0x8e>
 800a5fe:	4603      	mov	r3, r0
 800a600:	e7f0      	b.n	800a5e4 <memcpy+0x80>
 800a602:	4662      	mov	r2, ip
 800a604:	2a00      	cmp	r2, #0
 800a606:	d1ed      	bne.n	800a5e4 <memcpy+0x80>
 800a608:	e7f3      	b.n	800a5f2 <memcpy+0x8e>
 800a60a:	bf00      	nop

0800a60c <__malloc_lock>:
 800a60c:	4770      	bx	lr
 800a60e:	bf00      	nop

0800a610 <__malloc_unlock>:
 800a610:	4770      	bx	lr
 800a612:	bf00      	nop

0800a614 <_Balloc>:
 800a614:	b570      	push	{r4, r5, r6, lr}
 800a616:	4606      	mov	r6, r0
 800a618:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800a61a:	460d      	mov	r5, r1
 800a61c:	b164      	cbz	r4, 800a638 <_Balloc+0x24>
 800a61e:	68e2      	ldr	r2, [r4, #12]
 800a620:	b19a      	cbz	r2, 800a64a <_Balloc+0x36>
 800a622:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
 800a626:	b1e3      	cbz	r3, 800a662 <_Balloc+0x4e>
 800a628:	6819      	ldr	r1, [r3, #0]
 800a62a:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
 800a62e:	2200      	movs	r2, #0
 800a630:	4618      	mov	r0, r3
 800a632:	611a      	str	r2, [r3, #16]
 800a634:	60da      	str	r2, [r3, #12]
 800a636:	bd70      	pop	{r4, r5, r6, pc}
 800a638:	2010      	movs	r0, #16
 800a63a:	f7ff fc83 	bl	8009f44 <malloc>
 800a63e:	6270      	str	r0, [r6, #36]	; 0x24
 800a640:	6044      	str	r4, [r0, #4]
 800a642:	6084      	str	r4, [r0, #8]
 800a644:	6004      	str	r4, [r0, #0]
 800a646:	60c4      	str	r4, [r0, #12]
 800a648:	4604      	mov	r4, r0
 800a64a:	2221      	movs	r2, #33	; 0x21
 800a64c:	4630      	mov	r0, r6
 800a64e:	2104      	movs	r1, #4
 800a650:	f001 fbc6 	bl	800bde0 <_calloc_r>
 800a654:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800a656:	60e0      	str	r0, [r4, #12]
 800a658:	68da      	ldr	r2, [r3, #12]
 800a65a:	2a00      	cmp	r2, #0
 800a65c:	d1e1      	bne.n	800a622 <_Balloc+0xe>
 800a65e:	2000      	movs	r0, #0
 800a660:	bd70      	pop	{r4, r5, r6, pc}
 800a662:	2301      	movs	r3, #1
 800a664:	4630      	mov	r0, r6
 800a666:	4619      	mov	r1, r3
 800a668:	fa03 f405 	lsl.w	r4, r3, r5
 800a66c:	1d62      	adds	r2, r4, #5
 800a66e:	0092      	lsls	r2, r2, #2
 800a670:	f001 fbb6 	bl	800bde0 <_calloc_r>
 800a674:	4603      	mov	r3, r0
 800a676:	2800      	cmp	r0, #0
 800a678:	d0f1      	beq.n	800a65e <_Balloc+0x4a>
 800a67a:	6045      	str	r5, [r0, #4]
 800a67c:	6084      	str	r4, [r0, #8]
 800a67e:	e7d6      	b.n	800a62e <_Balloc+0x1a>

0800a680 <_Bfree>:
 800a680:	b530      	push	{r4, r5, lr}
 800a682:	4604      	mov	r4, r0
 800a684:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a686:	b083      	sub	sp, #12
 800a688:	b155      	cbz	r5, 800a6a0 <_Bfree+0x20>
 800a68a:	b139      	cbz	r1, 800a69c <_Bfree+0x1c>
 800a68c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a68e:	684a      	ldr	r2, [r1, #4]
 800a690:	68db      	ldr	r3, [r3, #12]
 800a692:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a696:	6008      	str	r0, [r1, #0]
 800a698:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800a69c:	b003      	add	sp, #12
 800a69e:	bd30      	pop	{r4, r5, pc}
 800a6a0:	2010      	movs	r0, #16
 800a6a2:	9101      	str	r1, [sp, #4]
 800a6a4:	f7ff fc4e 	bl	8009f44 <malloc>
 800a6a8:	9901      	ldr	r1, [sp, #4]
 800a6aa:	6260      	str	r0, [r4, #36]	; 0x24
 800a6ac:	6045      	str	r5, [r0, #4]
 800a6ae:	6085      	str	r5, [r0, #8]
 800a6b0:	6005      	str	r5, [r0, #0]
 800a6b2:	60c5      	str	r5, [r0, #12]
 800a6b4:	e7e9      	b.n	800a68a <_Bfree+0xa>
 800a6b6:	bf00      	nop

0800a6b8 <__multadd>:
 800a6b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6bc:	4688      	mov	r8, r1
 800a6be:	f8d1 a010 	ldr.w	sl, [r1, #16]
 800a6c2:	b082      	sub	sp, #8
 800a6c4:	4681      	mov	r9, r0
 800a6c6:	f101 0514 	add.w	r5, r1, #20
 800a6ca:	2400      	movs	r4, #0
 800a6cc:	682f      	ldr	r7, [r5, #0]
 800a6ce:	3401      	adds	r4, #1
 800a6d0:	45a2      	cmp	sl, r4
 800a6d2:	b2be      	uxth	r6, r7
 800a6d4:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800a6d8:	fb02 3606 	mla	r6, r2, r6, r3
 800a6dc:	fb02 f307 	mul.w	r3, r2, r7
 800a6e0:	eb03 4316 	add.w	r3, r3, r6, lsr #16
 800a6e4:	b2b6      	uxth	r6, r6
 800a6e6:	eb06 4603 	add.w	r6, r6, r3, lsl #16
 800a6ea:	ea4f 4313 	mov.w	r3, r3, lsr #16
 800a6ee:	f845 6b04 	str.w	r6, [r5], #4
 800a6f2:	dceb      	bgt.n	800a6cc <__multadd+0x14>
 800a6f4:	b153      	cbz	r3, 800a70c <__multadd+0x54>
 800a6f6:	f8d8 2008 	ldr.w	r2, [r8, #8]
 800a6fa:	4592      	cmp	sl, r2
 800a6fc:	da0a      	bge.n	800a714 <__multadd+0x5c>
 800a6fe:	eb08 018a 	add.w	r1, r8, sl, lsl #2
 800a702:	f10a 0201 	add.w	r2, sl, #1
 800a706:	614b      	str	r3, [r1, #20]
 800a708:	f8c8 2010 	str.w	r2, [r8, #16]
 800a70c:	4640      	mov	r0, r8
 800a70e:	b002      	add	sp, #8
 800a710:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a714:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a718:	4648      	mov	r0, r9
 800a71a:	9301      	str	r3, [sp, #4]
 800a71c:	3101      	adds	r1, #1
 800a71e:	f7ff ff79 	bl	800a614 <_Balloc>
 800a722:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a726:	f108 010c 	add.w	r1, r8, #12
 800a72a:	3202      	adds	r2, #2
 800a72c:	0092      	lsls	r2, r2, #2
 800a72e:	4604      	mov	r4, r0
 800a730:	300c      	adds	r0, #12
 800a732:	f7ff ff17 	bl	800a564 <memcpy>
 800a736:	4641      	mov	r1, r8
 800a738:	4648      	mov	r0, r9
 800a73a:	46a0      	mov	r8, r4
 800a73c:	f7ff ffa0 	bl	800a680 <_Bfree>
 800a740:	9b01      	ldr	r3, [sp, #4]
 800a742:	e7dc      	b.n	800a6fe <__multadd+0x46>

0800a744 <__s2b>:
 800a744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a748:	4699      	mov	r9, r3
 800a74a:	f648 6339 	movw	r3, #36409	; 0x8e39
 800a74e:	f109 0508 	add.w	r5, r9, #8
 800a752:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
 800a756:	460c      	mov	r4, r1
 800a758:	4607      	mov	r7, r0
 800a75a:	4690      	mov	r8, r2
 800a75c:	fb83 1305 	smull	r1, r3, r3, r5
 800a760:	17ed      	asrs	r5, r5, #31
 800a762:	9e08      	ldr	r6, [sp, #32]
 800a764:	ebc5 0363 	rsb	r3, r5, r3, asr #1
 800a768:	2b01      	cmp	r3, #1
 800a76a:	dd35      	ble.n	800a7d8 <__s2b+0x94>
 800a76c:	2501      	movs	r5, #1
 800a76e:	2100      	movs	r1, #0
 800a770:	006d      	lsls	r5, r5, #1
 800a772:	3101      	adds	r1, #1
 800a774:	42ab      	cmp	r3, r5
 800a776:	dcfb      	bgt.n	800a770 <__s2b+0x2c>
 800a778:	4638      	mov	r0, r7
 800a77a:	f7ff ff4b 	bl	800a614 <_Balloc>
 800a77e:	f1b8 0f09 	cmp.w	r8, #9
 800a782:	f04f 0301 	mov.w	r3, #1
 800a786:	bfdc      	itt	le
 800a788:	340a      	addle	r4, #10
 800a78a:	f04f 0809 	movle.w	r8, #9
 800a78e:	6146      	str	r6, [r0, #20]
 800a790:	6103      	str	r3, [r0, #16]
 800a792:	dd10      	ble.n	800a7b6 <__s2b+0x72>
 800a794:	f104 0609 	add.w	r6, r4, #9
 800a798:	4444      	add	r4, r8
 800a79a:	4635      	mov	r5, r6
 800a79c:	f815 3b01 	ldrb.w	r3, [r5], #1
 800a7a0:	4601      	mov	r1, r0
 800a7a2:	220a      	movs	r2, #10
 800a7a4:	4638      	mov	r0, r7
 800a7a6:	3b30      	subs	r3, #48	; 0x30
 800a7a8:	f7ff ff86 	bl	800a6b8 <__multadd>
 800a7ac:	42a5      	cmp	r5, r4
 800a7ae:	d1f5      	bne.n	800a79c <__s2b+0x58>
 800a7b0:	eb06 0408 	add.w	r4, r6, r8
 800a7b4:	3c08      	subs	r4, #8
 800a7b6:	45c1      	cmp	r9, r8
 800a7b8:	dd0c      	ble.n	800a7d4 <__s2b+0x90>
 800a7ba:	ebc8 0809 	rsb	r8, r8, r9
 800a7be:	44a0      	add	r8, r4
 800a7c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a7c4:	4601      	mov	r1, r0
 800a7c6:	220a      	movs	r2, #10
 800a7c8:	4638      	mov	r0, r7
 800a7ca:	3b30      	subs	r3, #48	; 0x30
 800a7cc:	f7ff ff74 	bl	800a6b8 <__multadd>
 800a7d0:	4544      	cmp	r4, r8
 800a7d2:	d1f5      	bne.n	800a7c0 <__s2b+0x7c>
 800a7d4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a7d8:	2100      	movs	r1, #0
 800a7da:	e7cd      	b.n	800a778 <__s2b+0x34>

0800a7dc <__hi0bits>:
 800a7dc:	0c03      	lsrs	r3, r0, #16
 800a7de:	bf06      	itte	eq
 800a7e0:	0400      	lsleq	r0, r0, #16
 800a7e2:	2310      	moveq	r3, #16
 800a7e4:	2300      	movne	r3, #0
 800a7e6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a7ea:	bf04      	itt	eq
 800a7ec:	0200      	lsleq	r0, r0, #8
 800a7ee:	3308      	addeq	r3, #8
 800a7f0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a7f4:	bf04      	itt	eq
 800a7f6:	0100      	lsleq	r0, r0, #4
 800a7f8:	3304      	addeq	r3, #4
 800a7fa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a7fe:	bf04      	itt	eq
 800a800:	0080      	lsleq	r0, r0, #2
 800a802:	3302      	addeq	r3, #2
 800a804:	2800      	cmp	r0, #0
 800a806:	db05      	blt.n	800a814 <__hi0bits+0x38>
 800a808:	0042      	lsls	r2, r0, #1
 800a80a:	d401      	bmi.n	800a810 <__hi0bits+0x34>
 800a80c:	2020      	movs	r0, #32
 800a80e:	4770      	bx	lr
 800a810:	1c58      	adds	r0, r3, #1
 800a812:	4770      	bx	lr
 800a814:	4618      	mov	r0, r3
 800a816:	4770      	bx	lr

0800a818 <__lo0bits>:
 800a818:	6803      	ldr	r3, [r0, #0]
 800a81a:	4602      	mov	r2, r0
 800a81c:	f013 0007 	ands.w	r0, r3, #7
 800a820:	d009      	beq.n	800a836 <__lo0bits+0x1e>
 800a822:	07d9      	lsls	r1, r3, #31
 800a824:	d421      	bmi.n	800a86a <__lo0bits+0x52>
 800a826:	0798      	lsls	r0, r3, #30
 800a828:	bf4b      	itete	mi
 800a82a:	085b      	lsrmi	r3, r3, #1
 800a82c:	089b      	lsrpl	r3, r3, #2
 800a82e:	2001      	movmi	r0, #1
 800a830:	2002      	movpl	r0, #2
 800a832:	6013      	str	r3, [r2, #0]
 800a834:	4770      	bx	lr
 800a836:	b299      	uxth	r1, r3
 800a838:	b909      	cbnz	r1, 800a83e <__lo0bits+0x26>
 800a83a:	0c1b      	lsrs	r3, r3, #16
 800a83c:	2010      	movs	r0, #16
 800a83e:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a842:	bf04      	itt	eq
 800a844:	0a1b      	lsreq	r3, r3, #8
 800a846:	3008      	addeq	r0, #8
 800a848:	0719      	lsls	r1, r3, #28
 800a84a:	bf04      	itt	eq
 800a84c:	091b      	lsreq	r3, r3, #4
 800a84e:	3004      	addeq	r0, #4
 800a850:	0799      	lsls	r1, r3, #30
 800a852:	bf04      	itt	eq
 800a854:	089b      	lsreq	r3, r3, #2
 800a856:	3002      	addeq	r0, #2
 800a858:	07d9      	lsls	r1, r3, #31
 800a85a:	d404      	bmi.n	800a866 <__lo0bits+0x4e>
 800a85c:	085b      	lsrs	r3, r3, #1
 800a85e:	d101      	bne.n	800a864 <__lo0bits+0x4c>
 800a860:	2020      	movs	r0, #32
 800a862:	4770      	bx	lr
 800a864:	3001      	adds	r0, #1
 800a866:	6013      	str	r3, [r2, #0]
 800a868:	4770      	bx	lr
 800a86a:	2000      	movs	r0, #0
 800a86c:	4770      	bx	lr
 800a86e:	bf00      	nop

0800a870 <__i2b>:
 800a870:	b510      	push	{r4, lr}
 800a872:	460c      	mov	r4, r1
 800a874:	2101      	movs	r1, #1
 800a876:	f7ff fecd 	bl	800a614 <_Balloc>
 800a87a:	2201      	movs	r2, #1
 800a87c:	6144      	str	r4, [r0, #20]
 800a87e:	6102      	str	r2, [r0, #16]
 800a880:	bd10      	pop	{r4, pc}
 800a882:	bf00      	nop

0800a884 <__multiply>:
 800a884:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a888:	460c      	mov	r4, r1
 800a88a:	690e      	ldr	r6, [r1, #16]
 800a88c:	b085      	sub	sp, #20
 800a88e:	6915      	ldr	r5, [r2, #16]
 800a890:	4693      	mov	fp, r2
 800a892:	42ae      	cmp	r6, r5
 800a894:	da04      	bge.n	800a8a0 <__multiply+0x1c>
 800a896:	4632      	mov	r2, r6
 800a898:	465c      	mov	r4, fp
 800a89a:	462e      	mov	r6, r5
 800a89c:	468b      	mov	fp, r1
 800a89e:	4615      	mov	r5, r2
 800a8a0:	68a3      	ldr	r3, [r4, #8]
 800a8a2:	eb06 0905 	add.w	r9, r6, r5
 800a8a6:	6861      	ldr	r1, [r4, #4]
 800a8a8:	4599      	cmp	r9, r3
 800a8aa:	bfc8      	it	gt
 800a8ac:	3101      	addgt	r1, #1
 800a8ae:	f7ff feb1 	bl	800a614 <_Balloc>
 800a8b2:	f100 0a14 	add.w	sl, r0, #20
 800a8b6:	9002      	str	r0, [sp, #8]
 800a8b8:	eb0a 0189 	add.w	r1, sl, r9, lsl #2
 800a8bc:	9101      	str	r1, [sp, #4]
 800a8be:	458a      	cmp	sl, r1
 800a8c0:	d206      	bcs.n	800a8d0 <__multiply+0x4c>
 800a8c2:	9a01      	ldr	r2, [sp, #4]
 800a8c4:	4653      	mov	r3, sl
 800a8c6:	2000      	movs	r0, #0
 800a8c8:	f843 0b04 	str.w	r0, [r3], #4
 800a8cc:	429a      	cmp	r2, r3
 800a8ce:	d8fb      	bhi.n	800a8c8 <__multiply+0x44>
 800a8d0:	f10b 0b14 	add.w	fp, fp, #20
 800a8d4:	3414      	adds	r4, #20
 800a8d6:	eb0b 0585 	add.w	r5, fp, r5, lsl #2
 800a8da:	9400      	str	r4, [sp, #0]
 800a8dc:	45ab      	cmp	fp, r5
 800a8de:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800a8e2:	bf3c      	itt	cc
 800a8e4:	f8cd 900c 	strcc.w	r9, [sp, #12]
 800a8e8:	46a9      	movcc	r9, r5
 800a8ea:	d254      	bcs.n	800a996 <__multiply+0x112>
 800a8ec:	f85b 3b04 	ldr.w	r3, [fp], #4
 800a8f0:	b29c      	uxth	r4, r3
 800a8f2:	2c00      	cmp	r4, #0
 800a8f4:	d064      	beq.n	800a9c0 <__multiply+0x13c>
 800a8f6:	9900      	ldr	r1, [sp, #0]
 800a8f8:	4652      	mov	r2, sl
 800a8fa:	2500      	movs	r5, #0
 800a8fc:	46a4      	mov	ip, r4
 800a8fe:	e000      	b.n	800a902 <__multiply+0x7e>
 800a900:	461a      	mov	r2, r3
 800a902:	f851 4b04 	ldr.w	r4, [r1], #4
 800a906:	4613      	mov	r3, r2
 800a908:	6817      	ldr	r7, [r2, #0]
 800a90a:	428e      	cmp	r6, r1
 800a90c:	fa1f f884 	uxth.w	r8, r4
 800a910:	ea4f 4414 	mov.w	r4, r4, lsr #16
 800a914:	b2b8      	uxth	r0, r7
 800a916:	ea4f 4717 	mov.w	r7, r7, lsr #16
 800a91a:	fb0c 0808 	mla	r8, ip, r8, r0
 800a91e:	fb0c 7004 	mla	r0, ip, r4, r7
 800a922:	4445      	add	r5, r8
 800a924:	eb00 4015 	add.w	r0, r0, r5, lsr #16
 800a928:	b2ad      	uxth	r5, r5
 800a92a:	ea45 4400 	orr.w	r4, r5, r0, lsl #16
 800a92e:	ea4f 4510 	mov.w	r5, r0, lsr #16
 800a932:	f843 4b04 	str.w	r4, [r3], #4
 800a936:	d8e3      	bhi.n	800a900 <__multiply+0x7c>
 800a938:	6055      	str	r5, [r2, #4]
 800a93a:	f85b 4c04 	ldr.w	r4, [fp, #-4]
 800a93e:	0c24      	lsrs	r4, r4, #16
 800a940:	d023      	beq.n	800a98a <__multiply+0x106>
 800a942:	f8da 1000 	ldr.w	r1, [sl]
 800a946:	4650      	mov	r0, sl
 800a948:	9b00      	ldr	r3, [sp, #0]
 800a94a:	2700      	movs	r7, #0
 800a94c:	460d      	mov	r5, r1
 800a94e:	e000      	b.n	800a952 <__multiply+0xce>
 800a950:	4610      	mov	r0, r2
 800a952:	f8b3 c000 	ldrh.w	ip, [r3]
 800a956:	0c2d      	lsrs	r5, r5, #16
 800a958:	4602      	mov	r2, r0
 800a95a:	b289      	uxth	r1, r1
 800a95c:	fb04 550c 	mla	r5, r4, ip, r5
 800a960:	442f      	add	r7, r5
 800a962:	ea41 4107 	orr.w	r1, r1, r7, lsl #16
 800a966:	f842 1b04 	str.w	r1, [r2], #4
 800a96a:	6841      	ldr	r1, [r0, #4]
 800a96c:	f853 cb04 	ldr.w	ip, [r3], #4
 800a970:	460d      	mov	r5, r1
 800a972:	b289      	uxth	r1, r1
 800a974:	429e      	cmp	r6, r3
 800a976:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a97a:	fb04 110c 	mla	r1, r4, ip, r1
 800a97e:	eb01 4117 	add.w	r1, r1, r7, lsr #16
 800a982:	ea4f 4711 	mov.w	r7, r1, lsr #16
 800a986:	d8e3      	bhi.n	800a950 <__multiply+0xcc>
 800a988:	6041      	str	r1, [r0, #4]
 800a98a:	45d9      	cmp	r9, fp
 800a98c:	f10a 0a04 	add.w	sl, sl, #4
 800a990:	d8ac      	bhi.n	800a8ec <__multiply+0x68>
 800a992:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800a996:	f1b9 0f00 	cmp.w	r9, #0
 800a99a:	dd0a      	ble.n	800a9b2 <__multiply+0x12e>
 800a99c:	9b01      	ldr	r3, [sp, #4]
 800a99e:	3b04      	subs	r3, #4
 800a9a0:	681a      	ldr	r2, [r3, #0]
 800a9a2:	b11a      	cbz	r2, 800a9ac <__multiply+0x128>
 800a9a4:	e005      	b.n	800a9b2 <__multiply+0x12e>
 800a9a6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a9aa:	b912      	cbnz	r2, 800a9b2 <__multiply+0x12e>
 800a9ac:	f1b9 0901 	subs.w	r9, r9, #1
 800a9b0:	d1f9      	bne.n	800a9a6 <__multiply+0x122>
 800a9b2:	9902      	ldr	r1, [sp, #8]
 800a9b4:	4608      	mov	r0, r1
 800a9b6:	f8c1 9010 	str.w	r9, [r1, #16]
 800a9ba:	b005      	add	sp, #20
 800a9bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9c0:	461c      	mov	r4, r3
 800a9c2:	e7bc      	b.n	800a93e <__multiply+0xba>

0800a9c4 <__pow5mult>:
 800a9c4:	f012 0303 	ands.w	r3, r2, #3
 800a9c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a9cc:	4614      	mov	r4, r2
 800a9ce:	b083      	sub	sp, #12
 800a9d0:	4607      	mov	r7, r0
 800a9d2:	460e      	mov	r6, r1
 800a9d4:	d12b      	bne.n	800aa2e <__pow5mult+0x6a>
 800a9d6:	10a4      	asrs	r4, r4, #2
 800a9d8:	d01c      	beq.n	800aa14 <__pow5mult+0x50>
 800a9da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	d032      	beq.n	800aa46 <__pow5mult+0x82>
 800a9e0:	689d      	ldr	r5, [r3, #8]
 800a9e2:	2d00      	cmp	r5, #0
 800a9e4:	d03a      	beq.n	800aa5c <__pow5mult+0x98>
 800a9e6:	f04f 0900 	mov.w	r9, #0
 800a9ea:	e004      	b.n	800a9f6 <__pow5mult+0x32>
 800a9ec:	1064      	asrs	r4, r4, #1
 800a9ee:	d011      	beq.n	800aa14 <__pow5mult+0x50>
 800a9f0:	6828      	ldr	r0, [r5, #0]
 800a9f2:	b198      	cbz	r0, 800aa1c <__pow5mult+0x58>
 800a9f4:	4605      	mov	r5, r0
 800a9f6:	07e0      	lsls	r0, r4, #31
 800a9f8:	d5f8      	bpl.n	800a9ec <__pow5mult+0x28>
 800a9fa:	4631      	mov	r1, r6
 800a9fc:	462a      	mov	r2, r5
 800a9fe:	4638      	mov	r0, r7
 800aa00:	f7ff ff40 	bl	800a884 <__multiply>
 800aa04:	4631      	mov	r1, r6
 800aa06:	4680      	mov	r8, r0
 800aa08:	4638      	mov	r0, r7
 800aa0a:	f7ff fe39 	bl	800a680 <_Bfree>
 800aa0e:	1064      	asrs	r4, r4, #1
 800aa10:	4646      	mov	r6, r8
 800aa12:	d1ed      	bne.n	800a9f0 <__pow5mult+0x2c>
 800aa14:	4630      	mov	r0, r6
 800aa16:	b003      	add	sp, #12
 800aa18:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa1c:	4638      	mov	r0, r7
 800aa1e:	4629      	mov	r1, r5
 800aa20:	462a      	mov	r2, r5
 800aa22:	f7ff ff2f 	bl	800a884 <__multiply>
 800aa26:	6028      	str	r0, [r5, #0]
 800aa28:	f8c0 9000 	str.w	r9, [r0]
 800aa2c:	e7e2      	b.n	800a9f4 <__pow5mult+0x30>
 800aa2e:	f64e 22f8 	movw	r2, #60152	; 0xeaf8
 800aa32:	1e5d      	subs	r5, r3, #1
 800aa34:	f6c0 0200 	movt	r2, #2048	; 0x800
 800aa38:	2300      	movs	r3, #0
 800aa3a:	f852 2025 	ldr.w	r2, [r2, r5, lsl #2]
 800aa3e:	f7ff fe3b 	bl	800a6b8 <__multadd>
 800aa42:	4606      	mov	r6, r0
 800aa44:	e7c7      	b.n	800a9d6 <__pow5mult+0x12>
 800aa46:	2010      	movs	r0, #16
 800aa48:	9301      	str	r3, [sp, #4]
 800aa4a:	f7ff fa7b 	bl	8009f44 <malloc>
 800aa4e:	9b01      	ldr	r3, [sp, #4]
 800aa50:	6278      	str	r0, [r7, #36]	; 0x24
 800aa52:	6043      	str	r3, [r0, #4]
 800aa54:	6083      	str	r3, [r0, #8]
 800aa56:	6003      	str	r3, [r0, #0]
 800aa58:	60c3      	str	r3, [r0, #12]
 800aa5a:	4603      	mov	r3, r0
 800aa5c:	2101      	movs	r1, #1
 800aa5e:	4638      	mov	r0, r7
 800aa60:	9301      	str	r3, [sp, #4]
 800aa62:	f7ff fdd7 	bl	800a614 <_Balloc>
 800aa66:	9b01      	ldr	r3, [sp, #4]
 800aa68:	f240 2271 	movw	r2, #625	; 0x271
 800aa6c:	2101      	movs	r1, #1
 800aa6e:	6142      	str	r2, [r0, #20]
 800aa70:	4605      	mov	r5, r0
 800aa72:	2200      	movs	r2, #0
 800aa74:	6101      	str	r1, [r0, #16]
 800aa76:	6098      	str	r0, [r3, #8]
 800aa78:	6002      	str	r2, [r0, #0]
 800aa7a:	e7b4      	b.n	800a9e6 <__pow5mult+0x22>

0800aa7c <__lshift>:
 800aa7c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa80:	4693      	mov	fp, r2
 800aa82:	690a      	ldr	r2, [r1, #16]
 800aa84:	460f      	mov	r7, r1
 800aa86:	ea4f 156b 	mov.w	r5, fp, asr #5
 800aa8a:	688b      	ldr	r3, [r1, #8]
 800aa8c:	eb05 0902 	add.w	r9, r5, r2
 800aa90:	4680      	mov	r8, r0
 800aa92:	f109 0601 	add.w	r6, r9, #1
 800aa96:	6849      	ldr	r1, [r1, #4]
 800aa98:	429e      	cmp	r6, r3
 800aa9a:	dd03      	ble.n	800aaa4 <__lshift+0x28>
 800aa9c:	005b      	lsls	r3, r3, #1
 800aa9e:	3101      	adds	r1, #1
 800aaa0:	429e      	cmp	r6, r3
 800aaa2:	dcfb      	bgt.n	800aa9c <__lshift+0x20>
 800aaa4:	4640      	mov	r0, r8
 800aaa6:	f7ff fdb5 	bl	800a614 <_Balloc>
 800aaaa:	2d00      	cmp	r5, #0
 800aaac:	4682      	mov	sl, r0
 800aaae:	f100 0414 	add.w	r4, r0, #20
 800aab2:	dd09      	ble.n	800aac8 <__lshift+0x4c>
 800aab4:	2300      	movs	r3, #0
 800aab6:	4622      	mov	r2, r4
 800aab8:	4619      	mov	r1, r3
 800aaba:	3301      	adds	r3, #1
 800aabc:	f842 1b04 	str.w	r1, [r2], #4
 800aac0:	42ab      	cmp	r3, r5
 800aac2:	d1fa      	bne.n	800aaba <__lshift+0x3e>
 800aac4:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800aac8:	693a      	ldr	r2, [r7, #16]
 800aaca:	f01b 0b1f 	ands.w	fp, fp, #31
 800aace:	f107 0314 	add.w	r3, r7, #20
 800aad2:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 800aad6:	d01f      	beq.n	800ab18 <__lshift+0x9c>
 800aad8:	f1cb 0e20 	rsb	lr, fp, #32
 800aadc:	2000      	movs	r0, #0
 800aade:	e000      	b.n	800aae2 <__lshift+0x66>
 800aae0:	462c      	mov	r4, r5
 800aae2:	6819      	ldr	r1, [r3, #0]
 800aae4:	4625      	mov	r5, r4
 800aae6:	fa01 f10b 	lsl.w	r1, r1, fp
 800aaea:	4308      	orrs	r0, r1
 800aaec:	f845 0b04 	str.w	r0, [r5], #4
 800aaf0:	f853 0b04 	ldr.w	r0, [r3], #4
 800aaf4:	4293      	cmp	r3, r2
 800aaf6:	fa20 f00e 	lsr.w	r0, r0, lr
 800aafa:	d3f1      	bcc.n	800aae0 <__lshift+0x64>
 800aafc:	6060      	str	r0, [r4, #4]
 800aafe:	b108      	cbz	r0, 800ab04 <__lshift+0x88>
 800ab00:	f109 0602 	add.w	r6, r9, #2
 800ab04:	4640      	mov	r0, r8
 800ab06:	3e01      	subs	r6, #1
 800ab08:	4639      	mov	r1, r7
 800ab0a:	f8ca 6010 	str.w	r6, [sl, #16]
 800ab0e:	f7ff fdb7 	bl	800a680 <_Bfree>
 800ab12:	4650      	mov	r0, sl
 800ab14:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab18:	f853 1b04 	ldr.w	r1, [r3], #4
 800ab1c:	429a      	cmp	r2, r3
 800ab1e:	f844 1b04 	str.w	r1, [r4], #4
 800ab22:	d9ef      	bls.n	800ab04 <__lshift+0x88>
 800ab24:	f853 1b04 	ldr.w	r1, [r3], #4
 800ab28:	429a      	cmp	r2, r3
 800ab2a:	f844 1b04 	str.w	r1, [r4], #4
 800ab2e:	d8f3      	bhi.n	800ab18 <__lshift+0x9c>
 800ab30:	e7e8      	b.n	800ab04 <__lshift+0x88>
 800ab32:	bf00      	nop

0800ab34 <__mcmp>:
 800ab34:	6902      	ldr	r2, [r0, #16]
 800ab36:	690b      	ldr	r3, [r1, #16]
 800ab38:	b410      	push	{r4}
 800ab3a:	1ad2      	subs	r2, r2, r3
 800ab3c:	bf18      	it	ne
 800ab3e:	4610      	movne	r0, r2
 800ab40:	d112      	bne.n	800ab68 <__mcmp+0x34>
 800ab42:	009a      	lsls	r2, r3, #2
 800ab44:	3014      	adds	r0, #20
 800ab46:	3114      	adds	r1, #20
 800ab48:	1883      	adds	r3, r0, r2
 800ab4a:	4411      	add	r1, r2
 800ab4c:	e001      	b.n	800ab52 <__mcmp+0x1e>
 800ab4e:	4298      	cmp	r0, r3
 800ab50:	d20d      	bcs.n	800ab6e <__mcmp+0x3a>
 800ab52:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ab56:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800ab5a:	42a2      	cmp	r2, r4
 800ab5c:	d0f7      	beq.n	800ab4e <__mcmp+0x1a>
 800ab5e:	4294      	cmp	r4, r2
 800ab60:	bf94      	ite	ls
 800ab62:	2001      	movls	r0, #1
 800ab64:	f04f 30ff 	movhi.w	r0, #4294967295
 800ab68:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab6c:	4770      	bx	lr
 800ab6e:	2000      	movs	r0, #0
 800ab70:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ab74:	4770      	bx	lr
 800ab76:	bf00      	nop

0800ab78 <__mdiff>:
 800ab78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab7c:	4688      	mov	r8, r1
 800ab7e:	4605      	mov	r5, r0
 800ab80:	4611      	mov	r1, r2
 800ab82:	4640      	mov	r0, r8
 800ab84:	4614      	mov	r4, r2
 800ab86:	f7ff ffd5 	bl	800ab34 <__mcmp>
 800ab8a:	1e06      	subs	r6, r0, #0
 800ab8c:	d05f      	beq.n	800ac4e <__mdiff+0xd6>
 800ab8e:	bfbc      	itt	lt
 800ab90:	4643      	movlt	r3, r8
 800ab92:	46a0      	movlt	r8, r4
 800ab94:	4628      	mov	r0, r5
 800ab96:	bfb8      	it	lt
 800ab98:	461c      	movlt	r4, r3
 800ab9a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ab9e:	bfac      	ite	ge
 800aba0:	2600      	movge	r6, #0
 800aba2:	2601      	movlt	r6, #1
 800aba4:	f7ff fd36 	bl	800a614 <_Balloc>
 800aba8:	f8d8 c010 	ldr.w	ip, [r8, #16]
 800abac:	f104 0914 	add.w	r9, r4, #20
 800abb0:	6922      	ldr	r2, [r4, #16]
 800abb2:	f108 0814 	add.w	r8, r8, #20
 800abb6:	4644      	mov	r4, r8
 800abb8:	464d      	mov	r5, r9
 800abba:	eb08 088c 	add.w	r8, r8, ip, lsl #2
 800abbe:	eb09 0982 	add.w	r9, r9, r2, lsl #2
 800abc2:	2200      	movs	r2, #0
 800abc4:	4682      	mov	sl, r0
 800abc6:	f100 0314 	add.w	r3, r0, #20
 800abca:	60c6      	str	r6, [r0, #12]
 800abcc:	f854 7b04 	ldr.w	r7, [r4], #4
 800abd0:	f855 0b04 	ldr.w	r0, [r5], #4
 800abd4:	4621      	mov	r1, r4
 800abd6:	b2be      	uxth	r6, r7
 800abd8:	45a9      	cmp	r9, r5
 800abda:	4432      	add	r2, r6
 800abdc:	fa1f fb80 	uxth.w	fp, r0
 800abe0:	ebcb 0602 	rsb	r6, fp, r2
 800abe4:	ea4f 4210 	mov.w	r2, r0, lsr #16
 800abe8:	ebc2 4217 	rsb	r2, r2, r7, lsr #16
 800abec:	eb02 4226 	add.w	r2, r2, r6, asr #16
 800abf0:	b2b6      	uxth	r6, r6
 800abf2:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 800abf6:	ea4f 4222 	mov.w	r2, r2, asr #16
 800abfa:	f843 6b04 	str.w	r6, [r3], #4
 800abfe:	d8e5      	bhi.n	800abcc <__mdiff+0x54>
 800ac00:	45a0      	cmp	r8, r4
 800ac02:	461d      	mov	r5, r3
 800ac04:	d916      	bls.n	800ac34 <__mdiff+0xbc>
 800ac06:	f851 0b04 	ldr.w	r0, [r1], #4
 800ac0a:	4588      	cmp	r8, r1
 800ac0c:	b286      	uxth	r6, r0
 800ac0e:	ea4f 4010 	mov.w	r0, r0, lsr #16
 800ac12:	4432      	add	r2, r6
 800ac14:	eb00 4022 	add.w	r0, r0, r2, asr #16
 800ac18:	b292      	uxth	r2, r2
 800ac1a:	ea42 4600 	orr.w	r6, r2, r0, lsl #16
 800ac1e:	ea4f 4220 	mov.w	r2, r0, asr #16
 800ac22:	f843 6b04 	str.w	r6, [r3], #4
 800ac26:	d8ee      	bhi.n	800ac06 <__mdiff+0x8e>
 800ac28:	43e3      	mvns	r3, r4
 800ac2a:	4443      	add	r3, r8
 800ac2c:	f023 0303 	bic.w	r3, r3, #3
 800ac30:	3304      	adds	r3, #4
 800ac32:	442b      	add	r3, r5
 800ac34:	3b04      	subs	r3, #4
 800ac36:	b92e      	cbnz	r6, 800ac44 <__mdiff+0xcc>
 800ac38:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800ac3c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ac40:	2a00      	cmp	r2, #0
 800ac42:	d0f9      	beq.n	800ac38 <__mdiff+0xc0>
 800ac44:	4650      	mov	r0, sl
 800ac46:	f8ca c010 	str.w	ip, [sl, #16]
 800ac4a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac4e:	4628      	mov	r0, r5
 800ac50:	4631      	mov	r1, r6
 800ac52:	f7ff fcdf 	bl	800a614 <_Balloc>
 800ac56:	2201      	movs	r2, #1
 800ac58:	4603      	mov	r3, r0
 800ac5a:	615e      	str	r6, [r3, #20]
 800ac5c:	611a      	str	r2, [r3, #16]
 800ac5e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac62:	bf00      	nop

0800ac64 <__ulp>:
 800ac64:	2300      	movs	r3, #0
 800ac66:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 800ac6a:	400b      	ands	r3, r1
 800ac6c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	dd02      	ble.n	800ac7a <__ulp+0x16>
 800ac74:	4619      	mov	r1, r3
 800ac76:	2000      	movs	r0, #0
 800ac78:	4770      	bx	lr
 800ac7a:	425b      	negs	r3, r3
 800ac7c:	151b      	asrs	r3, r3, #20
 800ac7e:	2b13      	cmp	r3, #19
 800ac80:	dd0b      	ble.n	800ac9a <__ulp+0x36>
 800ac82:	2b32      	cmp	r3, #50	; 0x32
 800ac84:	f04f 0100 	mov.w	r1, #0
 800ac88:	bfdb      	ittet	le
 800ac8a:	2201      	movle	r2, #1
 800ac8c:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
 800ac90:	2301      	movgt	r3, #1
 800ac92:	fa02 f303 	lslle.w	r3, r2, r3
 800ac96:	4618      	mov	r0, r3
 800ac98:	4770      	bx	lr
 800ac9a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800ac9e:	2000      	movs	r0, #0
 800aca0:	fa42 f103 	asr.w	r1, r2, r3
 800aca4:	4770      	bx	lr
 800aca6:	bf00      	nop

0800aca8 <__b2d>:
 800aca8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acaa:	f100 0614 	add.w	r6, r0, #20
 800acae:	6904      	ldr	r4, [r0, #16]
 800acb0:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 800acb4:	1f27      	subs	r7, r4, #4
 800acb6:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800acba:	4628      	mov	r0, r5
 800acbc:	f7ff fd8e 	bl	800a7dc <__hi0bits>
 800acc0:	280a      	cmp	r0, #10
 800acc2:	f1c0 0320 	rsb	r3, r0, #32
 800acc6:	600b      	str	r3, [r1, #0]
 800acc8:	dc18      	bgt.n	800acfc <__b2d+0x54>
 800acca:	42be      	cmp	r6, r7
 800accc:	f1c0 010b 	rsb	r1, r0, #11
 800acd0:	fa25 fc01 	lsr.w	ip, r5, r1
 800acd4:	f100 0015 	add.w	r0, r0, #21
 800acd8:	bf34      	ite	cc
 800acda:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
 800acde:	2100      	movcs	r1, #0
 800ace0:	fa05 f500 	lsl.w	r5, r5, r0
 800ace4:	f04c 5c7f 	orr.w	ip, ip, #1069547520	; 0x3fc00000
 800ace8:	f44c 1340 	orr.w	r3, ip, #3145728	; 0x300000
 800acec:	bf38      	it	cc
 800acee:	fa24 f101 	lsrcc.w	r1, r4, r1
 800acf2:	ea41 0205 	orr.w	r2, r1, r5
 800acf6:	4619      	mov	r1, r3
 800acf8:	4610      	mov	r0, r2
 800acfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800acfc:	42be      	cmp	r6, r7
 800acfe:	bf36      	itet	cc
 800ad00:	f1a4 0708 	subcc.w	r7, r4, #8
 800ad04:	2100      	movcs	r1, #0
 800ad06:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
 800ad0a:	f1b0 040b 	subs.w	r4, r0, #11
 800ad0e:	d019      	beq.n	800ad44 <__b2d+0x9c>
 800ad10:	40a5      	lsls	r5, r4
 800ad12:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
 800ad16:	42b7      	cmp	r7, r6
 800ad18:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 800ad1c:	fa21 fc00 	lsr.w	ip, r1, r0
 800ad20:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800ad24:	ea45 030c 	orr.w	r3, r5, ip
 800ad28:	bf8c      	ite	hi
 800ad2a:	f857 5c04 	ldrhi.w	r5, [r7, #-4]
 800ad2e:	2000      	movls	r0, #0
 800ad30:	fa01 f104 	lsl.w	r1, r1, r4
 800ad34:	bf88      	it	hi
 800ad36:	fa25 f000 	lsrhi.w	r0, r5, r0
 800ad3a:	ea40 0201 	orr.w	r2, r0, r1
 800ad3e:	4619      	mov	r1, r3
 800ad40:	4610      	mov	r0, r2
 800ad42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ad44:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
 800ad48:	460a      	mov	r2, r1
 800ad4a:	f445 1340 	orr.w	r3, r5, #3145728	; 0x300000
 800ad4e:	4610      	mov	r0, r2
 800ad50:	4619      	mov	r1, r3
 800ad52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ad54 <__d2b>:
 800ad54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad58:	b082      	sub	sp, #8
 800ad5a:	2101      	movs	r1, #1
 800ad5c:	461d      	mov	r5, r3
 800ad5e:	f3c3 560a 	ubfx	r6, r3, #20, #11
 800ad62:	4614      	mov	r4, r2
 800ad64:	9f08      	ldr	r7, [sp, #32]
 800ad66:	f7ff fc55 	bl	800a614 <_Balloc>
 800ad6a:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800ad6e:	4684      	mov	ip, r0
 800ad70:	b10e      	cbz	r6, 800ad76 <__d2b+0x22>
 800ad72:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ad76:	9301      	str	r3, [sp, #4]
 800ad78:	b324      	cbz	r4, 800adc4 <__d2b+0x70>
 800ad7a:	a802      	add	r0, sp, #8
 800ad7c:	f840 4d08 	str.w	r4, [r0, #-8]!
 800ad80:	4668      	mov	r0, sp
 800ad82:	f7ff fd49 	bl	800a818 <__lo0bits>
 800ad86:	2800      	cmp	r0, #0
 800ad88:	d134      	bne.n	800adf4 <__d2b+0xa0>
 800ad8a:	9b00      	ldr	r3, [sp, #0]
 800ad8c:	9901      	ldr	r1, [sp, #4]
 800ad8e:	f8cc 3014 	str.w	r3, [ip, #20]
 800ad92:	f8cc 1018 	str.w	r1, [ip, #24]
 800ad96:	2900      	cmp	r1, #0
 800ad98:	bf0c      	ite	eq
 800ad9a:	2101      	moveq	r1, #1
 800ad9c:	2102      	movne	r1, #2
 800ad9e:	f8cc 1010 	str.w	r1, [ip, #16]
 800ada2:	b9de      	cbnz	r6, 800addc <__d2b+0x88>
 800ada4:	eb0c 0381 	add.w	r3, ip, r1, lsl #2
 800ada8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800adac:	6038      	str	r0, [r7, #0]
 800adae:	6918      	ldr	r0, [r3, #16]
 800adb0:	f7ff fd14 	bl	800a7dc <__hi0bits>
 800adb4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800adb6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800adba:	6018      	str	r0, [r3, #0]
 800adbc:	4660      	mov	r0, ip
 800adbe:	b002      	add	sp, #8
 800adc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800adc4:	a801      	add	r0, sp, #4
 800adc6:	f7ff fd27 	bl	800a818 <__lo0bits>
 800adca:	9b01      	ldr	r3, [sp, #4]
 800adcc:	2101      	movs	r1, #1
 800adce:	f8cc 3014 	str.w	r3, [ip, #20]
 800add2:	3020      	adds	r0, #32
 800add4:	f8cc 1010 	str.w	r1, [ip, #16]
 800add8:	2e00      	cmp	r6, #0
 800adda:	d0e3      	beq.n	800ada4 <__d2b+0x50>
 800addc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800adde:	f2a6 4833 	subw	r8, r6, #1075	; 0x433
 800ade2:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
 800ade6:	4440      	add	r0, r8
 800ade8:	6038      	str	r0, [r7, #0]
 800adea:	4660      	mov	r0, ip
 800adec:	6013      	str	r3, [r2, #0]
 800adee:	b002      	add	sp, #8
 800adf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800adf4:	9b01      	ldr	r3, [sp, #4]
 800adf6:	f1c0 0420 	rsb	r4, r0, #32
 800adfa:	9a00      	ldr	r2, [sp, #0]
 800adfc:	fa03 f404 	lsl.w	r4, r3, r4
 800ae00:	40c3      	lsrs	r3, r0
 800ae02:	4322      	orrs	r2, r4
 800ae04:	4619      	mov	r1, r3
 800ae06:	9301      	str	r3, [sp, #4]
 800ae08:	f8cc 2014 	str.w	r2, [ip, #20]
 800ae0c:	e7c1      	b.n	800ad92 <__d2b+0x3e>
 800ae0e:	bf00      	nop

0800ae10 <__ratio>:
 800ae10:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ae14:	b083      	sub	sp, #12
 800ae16:	4688      	mov	r8, r1
 800ae18:	4669      	mov	r1, sp
 800ae1a:	4606      	mov	r6, r0
 800ae1c:	f7ff ff44 	bl	800aca8 <__b2d>
 800ae20:	460d      	mov	r5, r1
 800ae22:	4604      	mov	r4, r0
 800ae24:	a901      	add	r1, sp, #4
 800ae26:	4640      	mov	r0, r8
 800ae28:	f7ff ff3e 	bl	800aca8 <__b2d>
 800ae2c:	f8d8 e010 	ldr.w	lr, [r8, #16]
 800ae30:	462f      	mov	r7, r5
 800ae32:	4602      	mov	r2, r0
 800ae34:	6930      	ldr	r0, [r6, #16]
 800ae36:	460b      	mov	r3, r1
 800ae38:	4689      	mov	r9, r1
 800ae3a:	ebce 0e00 	rsb	lr, lr, r0
 800ae3e:	e89d 0003 	ldmia.w	sp, {r0, r1}
 800ae42:	ebc1 0c00 	rsb	ip, r1, r0
 800ae46:	eb0c 114e 	add.w	r1, ip, lr, lsl #5
 800ae4a:	2900      	cmp	r1, #0
 800ae4c:	bfc9      	itett	gt
 800ae4e:	eb05 5701 	addgt.w	r7, r5, r1, lsl #20
 800ae52:	eba3 5901 	suble.w	r9, r3, r1, lsl #20
 800ae56:	4624      	movgt	r4, r4
 800ae58:	463d      	movgt	r5, r7
 800ae5a:	bfdc      	itt	le
 800ae5c:	4612      	movle	r2, r2
 800ae5e:	464b      	movle	r3, r9
 800ae60:	4620      	mov	r0, r4
 800ae62:	4629      	mov	r1, r5
 800ae64:	f002 f854 	bl	800cf10 <__aeabi_ddiv>
 800ae68:	b003      	add	sp, #12
 800ae6a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ae6e:	bf00      	nop

0800ae70 <_mprec_log10>:
 800ae70:	2817      	cmp	r0, #23
 800ae72:	b510      	push	{r4, lr}
 800ae74:	4604      	mov	r4, r0
 800ae76:	dd0c      	ble.n	800ae92 <_mprec_log10+0x22>
 800ae78:	2100      	movs	r1, #0
 800ae7a:	2000      	movs	r0, #0
 800ae7c:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
 800ae80:	2300      	movs	r3, #0
 800ae82:	2200      	movs	r2, #0
 800ae84:	f2c4 0324 	movt	r3, #16420	; 0x4024
 800ae88:	f001 ff18 	bl	800ccbc <__aeabi_dmul>
 800ae8c:	3c01      	subs	r4, #1
 800ae8e:	d1f7      	bne.n	800ae80 <_mprec_log10+0x10>
 800ae90:	bd10      	pop	{r4, pc}
 800ae92:	f64e 23f8 	movw	r3, #60152	; 0xeaf8
 800ae96:	f6c0 0300 	movt	r3, #2048	; 0x800
 800ae9a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
 800ae9e:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 800aea2:	bd10      	pop	{r4, pc}

0800aea4 <__copybits>:
 800aea4:	b470      	push	{r4, r5, r6}
 800aea6:	3901      	subs	r1, #1
 800aea8:	6915      	ldr	r5, [r2, #16]
 800aeaa:	f102 0314 	add.w	r3, r2, #20
 800aeae:	114e      	asrs	r6, r1, #5
 800aeb0:	3601      	adds	r6, #1
 800aeb2:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800aeb6:	42ab      	cmp	r3, r5
 800aeb8:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800aebc:	d20c      	bcs.n	800aed8 <__copybits+0x34>
 800aebe:	4601      	mov	r1, r0
 800aec0:	f853 4b04 	ldr.w	r4, [r3], #4
 800aec4:	429d      	cmp	r5, r3
 800aec6:	f841 4b04 	str.w	r4, [r1], #4
 800aeca:	d8f9      	bhi.n	800aec0 <__copybits+0x1c>
 800aecc:	1aab      	subs	r3, r5, r2
 800aece:	3b15      	subs	r3, #21
 800aed0:	f023 0303 	bic.w	r3, r3, #3
 800aed4:	3304      	adds	r3, #4
 800aed6:	4418      	add	r0, r3
 800aed8:	4286      	cmp	r6, r0
 800aeda:	d904      	bls.n	800aee6 <__copybits+0x42>
 800aedc:	2300      	movs	r3, #0
 800aede:	f840 3b04 	str.w	r3, [r0], #4
 800aee2:	4286      	cmp	r6, r0
 800aee4:	d8fb      	bhi.n	800aede <__copybits+0x3a>
 800aee6:	bc70      	pop	{r4, r5, r6}
 800aee8:	4770      	bx	lr
 800aeea:	bf00      	nop

0800aeec <__any_on>:
 800aeec:	6903      	ldr	r3, [r0, #16]
 800aeee:	114a      	asrs	r2, r1, #5
 800aef0:	b410      	push	{r4}
 800aef2:	4293      	cmp	r3, r2
 800aef4:	f100 0414 	add.w	r4, r0, #20
 800aef8:	bfb8      	it	lt
 800aefa:	eb04 0383 	addlt.w	r3, r4, r3, lsl #2
 800aefe:	db13      	blt.n	800af28 <__any_on+0x3c>
 800af00:	dd10      	ble.n	800af24 <__any_on+0x38>
 800af02:	f011 011f 	ands.w	r1, r1, #31
 800af06:	d00d      	beq.n	800af24 <__any_on+0x38>
 800af08:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
 800af0c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800af10:	fa20 f201 	lsr.w	r2, r0, r1
 800af14:	fa02 f101 	lsl.w	r1, r2, r1
 800af18:	4281      	cmp	r1, r0
 800af1a:	d005      	beq.n	800af28 <__any_on+0x3c>
 800af1c:	2001      	movs	r0, #1
 800af1e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800af22:	4770      	bx	lr
 800af24:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800af28:	429c      	cmp	r4, r3
 800af2a:	d20a      	bcs.n	800af42 <__any_on+0x56>
 800af2c:	f853 2c04 	ldr.w	r2, [r3, #-4]
 800af30:	3b04      	subs	r3, #4
 800af32:	b122      	cbz	r2, 800af3e <__any_on+0x52>
 800af34:	e7f2      	b.n	800af1c <__any_on+0x30>
 800af36:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800af3a:	2a00      	cmp	r2, #0
 800af3c:	d1ee      	bne.n	800af1c <__any_on+0x30>
 800af3e:	429c      	cmp	r4, r3
 800af40:	d3f9      	bcc.n	800af36 <__any_on+0x4a>
 800af42:	2000      	movs	r0, #0
 800af44:	f85d 4b04 	ldr.w	r4, [sp], #4
 800af48:	4770      	bx	lr
 800af4a:	bf00      	nop

0800af4c <__fpclassifyd>:
 800af4c:	ea50 0301 	orrs.w	r3, r0, r1
 800af50:	d101      	bne.n	800af56 <__fpclassifyd+0xa>
 800af52:	2002      	movs	r0, #2
 800af54:	4770      	bx	lr
 800af56:	f1d0 0301 	rsbs	r3, r0, #1
 800af5a:	bf38      	it	cc
 800af5c:	2300      	movcc	r3, #0
 800af5e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 800af62:	bf08      	it	eq
 800af64:	2800      	cmpeq	r0, #0
 800af66:	d0f4      	beq.n	800af52 <__fpclassifyd+0x6>
 800af68:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800af6c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800af70:	f5a1 1080 	sub.w	r0, r1, #1048576	; 0x100000
 800af74:	f6c7 72df 	movt	r2, #32735	; 0x7fdf
 800af78:	4290      	cmp	r0, r2
 800af7a:	d801      	bhi.n	800af80 <__fpclassifyd+0x34>
 800af7c:	2004      	movs	r0, #4
 800af7e:	4770      	bx	lr
 800af80:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800af84:	d201      	bcs.n	800af8a <__fpclassifyd+0x3e>
 800af86:	2003      	movs	r0, #3
 800af88:	4770      	bx	lr
 800af8a:	2000      	movs	r0, #0
 800af8c:	f6c7 70f0 	movt	r0, #32752	; 0x7ff0
 800af90:	4281      	cmp	r1, r0
 800af92:	bf14      	ite	ne
 800af94:	2000      	movne	r0, #0
 800af96:	f003 0001 	andeq.w	r0, r3, #1
 800af9a:	4770      	bx	lr

0800af9c <_sbrk_r>:
 800af9c:	b538      	push	{r3, r4, r5, lr}
 800af9e:	f240 54f0 	movw	r4, #1520	; 0x5f0
 800afa2:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800afa6:	4605      	mov	r5, r0
 800afa8:	4608      	mov	r0, r1
 800afaa:	2300      	movs	r3, #0
 800afac:	6023      	str	r3, [r4, #0]
 800afae:	f7f8 ff3d 	bl	8003e2c <_sbrk>
 800afb2:	1c43      	adds	r3, r0, #1
 800afb4:	d000      	beq.n	800afb8 <_sbrk_r+0x1c>
 800afb6:	bd38      	pop	{r3, r4, r5, pc}
 800afb8:	6823      	ldr	r3, [r4, #0]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d0fb      	beq.n	800afb6 <_sbrk_r+0x1a>
 800afbe:	602b      	str	r3, [r5, #0]
 800afc0:	bd38      	pop	{r3, r4, r5, pc}
 800afc2:	bf00      	nop

0800afc4 <strcmp>:
 800afc4:	ea40 0c01 	orr.w	ip, r0, r1
 800afc8:	f01c 0f07 	tst.w	ip, #7
 800afcc:	d127      	bne.n	800b01e <strcmp+0x5a>
 800afce:	f1bd 0d10 	subs.w	sp, sp, #16
 800afd2:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800afd6:	e9cd 6700 	strd	r6, r7, [sp]
 800afda:	f06f 0600 	mvn.w	r6, #0
 800afde:	f04f 0700 	mov.w	r7, #0
 800afe2:	bf00      	nop
 800afe4:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 800afe8:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 800afec:	42a2      	cmp	r2, r4
 800afee:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 800aff2:	ea2c 0c02 	bic.w	ip, ip, r2
 800aff6:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800affa:	bf08      	it	eq
 800affc:	f1bc 0f00 	cmpeq.w	ip, #0
 800b000:	f040 80e5 	bne.w	800b1ce <strcmp+0x20a>
 800b004:	42ab      	cmp	r3, r5
 800b006:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 800b00a:	ea2c 0c03 	bic.w	ip, ip, r3
 800b00e:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800b012:	bf08      	it	eq
 800b014:	f1bc 0f00 	cmpeq.w	ip, #0
 800b018:	f040 80d6 	bne.w	800b1c8 <strcmp+0x204>
 800b01c:	e7e2      	b.n	800afe4 <strcmp+0x20>
 800b01e:	f010 0c03 	ands.w	ip, r0, #3
 800b022:	d021      	beq.n	800b068 <strcmp+0xa4>
 800b024:	f020 0003 	bic.w	r0, r0, #3
 800b028:	f850 2b04 	ldr.w	r2, [r0], #4
 800b02c:	ea5f 7ccc 	movs.w	ip, ip, lsl #31
 800b030:	d008      	beq.n	800b044 <strcmp+0x80>
 800b032:	d20f      	bcs.n	800b054 <strcmp+0x90>
 800b034:	f811 cb01 	ldrb.w	ip, [r1], #1
 800b038:	fa5f f392 	uxtb.w	r3, r2, ror #8
 800b03c:	ebb3 0c0c 	subs.w	ip, r3, ip
 800b040:	d110      	bne.n	800b064 <strcmp+0xa0>
 800b042:	b17b      	cbz	r3, 800b064 <strcmp+0xa0>
 800b044:	f811 cb01 	ldrb.w	ip, [r1], #1
 800b048:	fa5f f3a2 	uxtb.w	r3, r2, ror #16
 800b04c:	ebb3 0c0c 	subs.w	ip, r3, ip
 800b050:	d108      	bne.n	800b064 <strcmp+0xa0>
 800b052:	b13b      	cbz	r3, 800b064 <strcmp+0xa0>
 800b054:	f811 cb01 	ldrb.w	ip, [r1], #1
 800b058:	fa5f f3b2 	uxtb.w	r3, r2, ror #24
 800b05c:	ebb3 0c0c 	subs.w	ip, r3, ip
 800b060:	d100      	bne.n	800b064 <strcmp+0xa0>
 800b062:	b90b      	cbnz	r3, 800b068 <strcmp+0xa4>
 800b064:	4660      	mov	r0, ip
 800b066:	4770      	bx	lr
 800b068:	f1bd 0d10 	subs.w	sp, sp, #16
 800b06c:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800b070:	e9cd 6700 	strd	r6, r7, [sp]
 800b074:	f06f 0600 	mvn.w	r6, #0
 800b078:	f04f 0700 	mov.w	r7, #0
 800b07c:	f011 0c03 	ands.w	ip, r1, #3
 800b080:	d133      	bne.n	800b0ea <strcmp+0x126>
 800b082:	f010 0f04 	tst.w	r0, #4
 800b086:	d00f      	beq.n	800b0a8 <strcmp+0xe4>
 800b088:	f850 2b04 	ldr.w	r2, [r0], #4
 800b08c:	f851 4b04 	ldr.w	r4, [r1], #4
 800b090:	42a2      	cmp	r2, r4
 800b092:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 800b096:	ea2c 0c02 	bic.w	ip, ip, r2
 800b09a:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800b09e:	bf08      	it	eq
 800b0a0:	f1bc 0f00 	cmpeq.w	ip, #0
 800b0a4:	f040 8093 	bne.w	800b1ce <strcmp+0x20a>
 800b0a8:	f011 0f04 	tst.w	r1, #4
 800b0ac:	d099      	beq.n	800afe2 <strcmp+0x1e>
 800b0ae:	f851 5b04 	ldr.w	r5, [r1], #4
 800b0b2:	bf00      	nop
 800b0b4:	e8f0 2302 	ldrd	r2, r3, [r0], #8
 800b0b8:	42aa      	cmp	r2, r5
 800b0ba:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
 800b0be:	ea2c 0c02 	bic.w	ip, ip, r2
 800b0c2:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800b0c6:	bf08      	it	eq
 800b0c8:	f1bc 0f00 	cmpeq.w	ip, #0
 800b0cc:	d179      	bne.n	800b1c2 <strcmp+0x1fe>
 800b0ce:	e8f1 4502 	ldrd	r4, r5, [r1], #8
 800b0d2:	42a3      	cmp	r3, r4
 800b0d4:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 800b0d8:	ea2c 0c03 	bic.w	ip, ip, r3
 800b0dc:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800b0e0:	bf08      	it	eq
 800b0e2:	f1bc 0f00 	cmpeq.w	ip, #0
 800b0e6:	d169      	bne.n	800b1bc <strcmp+0x1f8>
 800b0e8:	e7e4      	b.n	800b0b4 <strcmp+0xf0>
 800b0ea:	f021 0103 	bic.w	r1, r1, #3
 800b0ee:	f1bc 0f02 	cmp.w	ip, #2
 800b0f2:	d020      	beq.n	800b136 <strcmp+0x172>
 800b0f4:	da3f      	bge.n	800b176 <strcmp+0x1b2>
 800b0f6:	f851 5b04 	ldr.w	r5, [r1], #4
 800b0fa:	bf00      	nop
 800b0fc:	f850 3b04 	ldr.w	r3, [r0], #4
 800b100:	ea4f 2515 	mov.w	r5, r5, lsr #8
 800b104:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 800b108:	ea2c 0c03 	bic.w	ip, ip, r3
 800b10c:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800b110:	ebb7 2f0c 	cmp.w	r7, ip, lsl #8
 800b114:	ea03 2216 	and.w	r2, r3, r6, lsr #8
 800b118:	bf08      	it	eq
 800b11a:	42aa      	cmpeq	r2, r5
 800b11c:	d151      	bne.n	800b1c2 <strcmp+0x1fe>
 800b11e:	f851 5b04 	ldr.w	r5, [r1], #4
 800b122:	f1bc 0f00 	cmp.w	ip, #0
 800b126:	ea82 0303 	eor.w	r3, r2, r3
 800b12a:	ea4f 6205 	mov.w	r2, r5, lsl #24
 800b12e:	bf08      	it	eq
 800b130:	4293      	cmpeq	r3, r2
 800b132:	d140      	bne.n	800b1b6 <strcmp+0x1f2>
 800b134:	e7e2      	b.n	800b0fc <strcmp+0x138>
 800b136:	f851 5b04 	ldr.w	r5, [r1], #4
 800b13a:	bf00      	nop
 800b13c:	f850 3b04 	ldr.w	r3, [r0], #4
 800b140:	ea4f 4515 	mov.w	r5, r5, lsr #16
 800b144:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 800b148:	ea2c 0c03 	bic.w	ip, ip, r3
 800b14c:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800b150:	ebb7 4f0c 	cmp.w	r7, ip, lsl #16
 800b154:	ea03 4216 	and.w	r2, r3, r6, lsr #16
 800b158:	bf08      	it	eq
 800b15a:	42aa      	cmpeq	r2, r5
 800b15c:	d131      	bne.n	800b1c2 <strcmp+0x1fe>
 800b15e:	f851 5b04 	ldr.w	r5, [r1], #4
 800b162:	f1bc 0f00 	cmp.w	ip, #0
 800b166:	ea82 0303 	eor.w	r3, r2, r3
 800b16a:	ea4f 4205 	mov.w	r2, r5, lsl #16
 800b16e:	bf08      	it	eq
 800b170:	4293      	cmpeq	r3, r2
 800b172:	d120      	bne.n	800b1b6 <strcmp+0x1f2>
 800b174:	e7e2      	b.n	800b13c <strcmp+0x178>
 800b176:	f851 5b04 	ldr.w	r5, [r1], #4
 800b17a:	bf00      	nop
 800b17c:	f850 3b04 	ldr.w	r3, [r0], #4
 800b180:	ea4f 6515 	mov.w	r5, r5, lsr #24
 800b184:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
 800b188:	ea2c 0c03 	bic.w	ip, ip, r3
 800b18c:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
 800b190:	ebb7 6f0c 	cmp.w	r7, ip, lsl #24
 800b194:	ea03 6216 	and.w	r2, r3, r6, lsr #24
 800b198:	bf08      	it	eq
 800b19a:	42aa      	cmpeq	r2, r5
 800b19c:	d111      	bne.n	800b1c2 <strcmp+0x1fe>
 800b19e:	f851 5b04 	ldr.w	r5, [r1], #4
 800b1a2:	f1bc 0f00 	cmp.w	ip, #0
 800b1a6:	ea82 0303 	eor.w	r3, r2, r3
 800b1aa:	ea4f 2205 	mov.w	r2, r5, lsl #8
 800b1ae:	bf08      	it	eq
 800b1b0:	4293      	cmpeq	r3, r2
 800b1b2:	d100      	bne.n	800b1b6 <strcmp+0x1f2>
 800b1b4:	e7e2      	b.n	800b17c <strcmp+0x1b8>
 800b1b6:	ba19      	rev	r1, r3
 800b1b8:	ba12      	rev	r2, r2
 800b1ba:	e00a      	b.n	800b1d2 <strcmp+0x20e>
 800b1bc:	ba19      	rev	r1, r3
 800b1be:	ba22      	rev	r2, r4
 800b1c0:	e007      	b.n	800b1d2 <strcmp+0x20e>
 800b1c2:	ba11      	rev	r1, r2
 800b1c4:	ba2a      	rev	r2, r5
 800b1c6:	e004      	b.n	800b1d2 <strcmp+0x20e>
 800b1c8:	ba19      	rev	r1, r3
 800b1ca:	ba2a      	rev	r2, r5
 800b1cc:	e001      	b.n	800b1d2 <strcmp+0x20e>
 800b1ce:	ba11      	rev	r1, r2
 800b1d0:	ba22      	rev	r2, r4
 800b1d2:	fa9c f08c 	rev.w	r0, ip
 800b1d6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800b1da:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800b1de:	f11d 0d10 	adds.w	sp, sp, #16
 800b1e2:	b138      	cbz	r0, 800b1f4 <strcmp+0x230>
 800b1e4:	fab0 f080 	clz	r0, r0
 800b1e8:	f1c0 0018 	rsb	r0, r0, #24
 800b1ec:	fa21 f100 	lsr.w	r1, r1, r0
 800b1f0:	fa22 f200 	lsr.w	r2, r2, r0
 800b1f4:	2001      	movs	r0, #1
 800b1f6:	4291      	cmp	r1, r2
 800b1f8:	bf98      	it	ls
 800b1fa:	4180      	sbcls	r0, r0
 800b1fc:	4770      	bx	lr
 800b1fe:	bf00      	nop

0800b200 <__ssprint_r>:
 800b200:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b204:	4692      	mov	sl, r2
 800b206:	6894      	ldr	r4, [r2, #8]
 800b208:	b083      	sub	sp, #12
 800b20a:	4680      	mov	r8, r0
 800b20c:	460d      	mov	r5, r1
 800b20e:	6816      	ldr	r6, [r2, #0]
 800b210:	2c00      	cmp	r4, #0
 800b212:	d071      	beq.n	800b2f8 <__ssprint_r+0xf8>
 800b214:	f04f 0b00 	mov.w	fp, #0
 800b218:	6808      	ldr	r0, [r1, #0]
 800b21a:	688b      	ldr	r3, [r1, #8]
 800b21c:	465c      	mov	r4, fp
 800b21e:	2c00      	cmp	r4, #0
 800b220:	d045      	beq.n	800b2ae <__ssprint_r+0xae>
 800b222:	429c      	cmp	r4, r3
 800b224:	461f      	mov	r7, r3
 800b226:	d348      	bcc.n	800b2ba <__ssprint_r+0xba>
 800b228:	89ab      	ldrh	r3, [r5, #12]
 800b22a:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800b22e:	bf08      	it	eq
 800b230:	46b9      	moveq	r9, r7
 800b232:	d02c      	beq.n	800b28e <__ssprint_r+0x8e>
 800b234:	696f      	ldr	r7, [r5, #20]
 800b236:	1c62      	adds	r2, r4, #1
 800b238:	6929      	ldr	r1, [r5, #16]
 800b23a:	eb07 0947 	add.w	r9, r7, r7, lsl #1
 800b23e:	1a47      	subs	r7, r0, r1
 800b240:	443a      	add	r2, r7
 800b242:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
 800b246:	ea4f 0969 	mov.w	r9, r9, asr #1
 800b24a:	4591      	cmp	r9, r2
 800b24c:	bf34      	ite	cc
 800b24e:	4691      	movcc	r9, r2
 800b250:	464a      	movcs	r2, r9
 800b252:	055b      	lsls	r3, r3, #21
 800b254:	d534      	bpl.n	800b2c0 <__ssprint_r+0xc0>
 800b256:	4611      	mov	r1, r2
 800b258:	4640      	mov	r0, r8
 800b25a:	f7fe fe83 	bl	8009f64 <_malloc_r>
 800b25e:	2800      	cmp	r0, #0
 800b260:	d038      	beq.n	800b2d4 <__ssprint_r+0xd4>
 800b262:	6929      	ldr	r1, [r5, #16]
 800b264:	463a      	mov	r2, r7
 800b266:	9001      	str	r0, [sp, #4]
 800b268:	f7ff f97c 	bl	800a564 <memcpy>
 800b26c:	89aa      	ldrh	r2, [r5, #12]
 800b26e:	9b01      	ldr	r3, [sp, #4]
 800b270:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800b274:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b278:	81aa      	strh	r2, [r5, #12]
 800b27a:	19d8      	adds	r0, r3, r7
 800b27c:	f8c5 9014 	str.w	r9, [r5, #20]
 800b280:	ebc7 0709 	rsb	r7, r7, r9
 800b284:	46a1      	mov	r9, r4
 800b286:	60af      	str	r7, [r5, #8]
 800b288:	4627      	mov	r7, r4
 800b28a:	612b      	str	r3, [r5, #16]
 800b28c:	6028      	str	r0, [r5, #0]
 800b28e:	464a      	mov	r2, r9
 800b290:	4659      	mov	r1, fp
 800b292:	f000 fef5 	bl	800c080 <memmove>
 800b296:	f8da 2008 	ldr.w	r2, [sl, #8]
 800b29a:	68ab      	ldr	r3, [r5, #8]
 800b29c:	6828      	ldr	r0, [r5, #0]
 800b29e:	1b14      	subs	r4, r2, r4
 800b2a0:	1bdb      	subs	r3, r3, r7
 800b2a2:	60ab      	str	r3, [r5, #8]
 800b2a4:	4448      	add	r0, r9
 800b2a6:	6028      	str	r0, [r5, #0]
 800b2a8:	f8ca 4008 	str.w	r4, [sl, #8]
 800b2ac:	b324      	cbz	r4, 800b2f8 <__ssprint_r+0xf8>
 800b2ae:	f8d6 b000 	ldr.w	fp, [r6]
 800b2b2:	3608      	adds	r6, #8
 800b2b4:	f856 4c04 	ldr.w	r4, [r6, #-4]
 800b2b8:	e7b1      	b.n	800b21e <__ssprint_r+0x1e>
 800b2ba:	4627      	mov	r7, r4
 800b2bc:	46a1      	mov	r9, r4
 800b2be:	e7e6      	b.n	800b28e <__ssprint_r+0x8e>
 800b2c0:	4640      	mov	r0, r8
 800b2c2:	f000 ff95 	bl	800c1f0 <_realloc_r>
 800b2c6:	4603      	mov	r3, r0
 800b2c8:	2800      	cmp	r0, #0
 800b2ca:	d1d6      	bne.n	800b27a <__ssprint_r+0x7a>
 800b2cc:	4640      	mov	r0, r8
 800b2ce:	6929      	ldr	r1, [r5, #16]
 800b2d0:	f000 fe0a 	bl	800bee8 <_free_r>
 800b2d4:	89aa      	ldrh	r2, [r5, #12]
 800b2d6:	f04f 34ff 	mov.w	r4, #4294967295
 800b2da:	230c      	movs	r3, #12
 800b2dc:	4620      	mov	r0, r4
 800b2de:	f8c8 3000 	str.w	r3, [r8]
 800b2e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	81aa      	strh	r2, [r5, #12]
 800b2ea:	f8ca 3008 	str.w	r3, [sl, #8]
 800b2ee:	f8ca 3004 	str.w	r3, [sl, #4]
 800b2f2:	b003      	add	sp, #12
 800b2f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2f8:	4620      	mov	r0, r4
 800b2fa:	f8ca 4004 	str.w	r4, [sl, #4]
 800b2fe:	b003      	add	sp, #12
 800b300:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800b304 <_svfiprintf_r>:
 800b304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b308:	b0b3      	sub	sp, #204	; 0xcc
 800b30a:	4692      	mov	sl, r2
 800b30c:	930b      	str	r3, [sp, #44]	; 0x2c
 800b30e:	898b      	ldrh	r3, [r1, #12]
 800b310:	9108      	str	r1, [sp, #32]
 800b312:	061a      	lsls	r2, r3, #24
 800b314:	9005      	str	r0, [sp, #20]
 800b316:	d503      	bpl.n	800b320 <_svfiprintf_r+0x1c>
 800b318:	690b      	ldr	r3, [r1, #16]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	f000 8522 	beq.w	800bd64 <_svfiprintf_r+0xa60>
 800b320:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 800b324:	f64e 4520 	movw	r5, #60448	; 0xec20
 800b328:	4646      	mov	r6, r8
 800b32a:	f6c0 0500 	movt	r5, #2048	; 0x800
 800b32e:	f10d 0487 	add.w	r4, sp, #135	; 0x87
 800b332:	2300      	movs	r3, #0
 800b334:	950d      	str	r5, [sp, #52]	; 0x34
 800b336:	f105 0710 	add.w	r7, r5, #16
 800b33a:	930e      	str	r3, [sp, #56]	; 0x38
 800b33c:	ebc4 0508 	rsb	r5, r4, r8
 800b340:	9401      	str	r4, [sp, #4]
 800b342:	930a      	str	r3, [sp, #40]	; 0x28
 800b344:	9511      	str	r5, [sp, #68]	; 0x44
 800b346:	9317      	str	r3, [sp, #92]	; 0x5c
 800b348:	9316      	str	r3, [sp, #88]	; 0x58
 800b34a:	f8cd 8054 	str.w	r8, [sp, #84]	; 0x54
 800b34e:	f89a 3000 	ldrb.w	r3, [sl]
 800b352:	2b00      	cmp	r3, #0
 800b354:	bf18      	it	ne
 800b356:	2b25      	cmpne	r3, #37	; 0x25
 800b358:	f000 83ca 	beq.w	800baf0 <_svfiprintf_r+0x7ec>
 800b35c:	f10a 0201 	add.w	r2, sl, #1
 800b360:	4614      	mov	r4, r2
 800b362:	3201      	adds	r2, #1
 800b364:	7823      	ldrb	r3, [r4, #0]
 800b366:	2b25      	cmp	r3, #37	; 0x25
 800b368:	bf18      	it	ne
 800b36a:	2b00      	cmpne	r3, #0
 800b36c:	d1f8      	bne.n	800b360 <_svfiprintf_r+0x5c>
 800b36e:	ebb4 050a 	subs.w	r5, r4, sl
 800b372:	d010      	beq.n	800b396 <_svfiprintf_r+0x92>
 800b374:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800b376:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b378:	3301      	adds	r3, #1
 800b37a:	f8c6 a000 	str.w	sl, [r6]
 800b37e:	2b07      	cmp	r3, #7
 800b380:	6075      	str	r5, [r6, #4]
 800b382:	442a      	add	r2, r5
 800b384:	9316      	str	r3, [sp, #88]	; 0x58
 800b386:	9217      	str	r2, [sp, #92]	; 0x5c
 800b388:	bfd8      	it	le
 800b38a:	3608      	addle	r6, #8
 800b38c:	f300 8436 	bgt.w	800bbfc <_svfiprintf_r+0x8f8>
 800b390:	980a      	ldr	r0, [sp, #40]	; 0x28
 800b392:	4428      	add	r0, r5
 800b394:	900a      	str	r0, [sp, #40]	; 0x28
 800b396:	7823      	ldrb	r3, [r4, #0]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	f000 83bc 	beq.w	800bb16 <_svfiprintf_r+0x812>
 800b39e:	2300      	movs	r3, #0
 800b3a0:	f104 0a01 	add.w	sl, r4, #1
 800b3a4:	4619      	mov	r1, r3
 800b3a6:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 800b3aa:	4608      	mov	r0, r1
 800b3ac:	9304      	str	r3, [sp, #16]
 800b3ae:	9302      	str	r3, [sp, #8]
 800b3b0:	7863      	ldrb	r3, [r4, #1]
 800b3b2:	f04f 34ff 	mov.w	r4, #4294967295
 800b3b6:	9403      	str	r4, [sp, #12]
 800b3b8:	f10a 0a01 	add.w	sl, sl, #1
 800b3bc:	f1a3 0220 	sub.w	r2, r3, #32
 800b3c0:	2a58      	cmp	r2, #88	; 0x58
 800b3c2:	f200 82b5 	bhi.w	800b930 <_svfiprintf_r+0x62c>
 800b3c6:	e8df f012 	tbh	[pc, r2, lsl #1]
 800b3ca:	02b302a3 	adcseq	r0, r3, #805306378	; 0x3000000a
 800b3ce:	02aa02b3 	adceq	r0, sl, #805306379	; 0x3000000b
 800b3d2:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b3d6:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b3da:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b3de:	02850059 	addeq	r0, r5, #89	; 0x59
 800b3e2:	006102b3 	strhteq	r0, [r1], #-35	; 0xffffffdd
 800b3e6:	02b3020c 	adcseq	r0, r3, #12, 4	; 0xc0000000
 800b3ea:	01f70205 	mvnseq	r0, r5, lsl #4
 800b3ee:	01f701f7 	ldrsheq	r0, [r7, #23]!
 800b3f2:	01f701f7 	ldrsheq	r0, [r7, #23]!
 800b3f6:	01f701f7 	ldrsheq	r0, [r7, #23]!
 800b3fa:	01f701f7 	ldrsheq	r0, [r7, #23]!
 800b3fe:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b402:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b406:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b40a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b40e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b412:	02b301dc 	adcseq	r0, r3, #220, 2	; 0x37
 800b416:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b41a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b41e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b422:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b426:	026902b3 	rsbeq	r0, r9, #805306379	; 0x3000000b
 800b42a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b42e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b432:	022c02b3 	eoreq	r0, ip, #805306379	; 0x3000000b
 800b436:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b43a:	02b30245 	adcseq	r0, r3, #1342177284	; 0x50000004
 800b43e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b442:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b446:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b44a:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b44e:	01ca02b3 	strheq	r0, [sl, #35]	; 0x23
 800b452:	02b301b0 	adcseq	r0, r3, #176, 2	; 0x2c
 800b456:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b45a:	01b001a9 	lsrseq	r0, r9, #3
 800b45e:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b462:	02b30197 	adcseq	r0, r3, #-1073741787	; 0xc0000025
 800b466:	01310185 	teqeq	r1, r5, lsl #3
 800b46a:	017e0142 	cmneq	lr, r2, asr #2
 800b46e:	015902b3 	ldrheq	r0, [r9, #-35]	; 0xffffffdd
 800b472:	006802b3 	strhteq	r0, [r8], #-35	; 0xffffffdd
 800b476:	02b302b3 	adcseq	r0, r3, #805306379	; 0x3000000b
 800b47a:	9c0b0289 	sfmls	f0, 4, [fp], {137}	; 0x89
 800b47e:	1d23      	adds	r3, r4, #4
 800b480:	6820      	ldr	r0, [r4, #0]
 800b482:	2800      	cmp	r0, #0
 800b484:	f280 8400 	bge.w	800bc88 <_svfiprintf_r+0x984>
 800b488:	4240      	negs	r0, r0
 800b48a:	930b      	str	r3, [sp, #44]	; 0x2c
 800b48c:	9d02      	ldr	r5, [sp, #8]
 800b48e:	f045 0504 	orr.w	r5, r5, #4
 800b492:	9502      	str	r5, [sp, #8]
 800b494:	f89a 3000 	ldrb.w	r3, [sl]
 800b498:	e78e      	b.n	800b3b8 <_svfiprintf_r+0xb4>
 800b49a:	9d02      	ldr	r5, [sp, #8]
 800b49c:	9004      	str	r0, [sp, #16]
 800b49e:	06aa      	lsls	r2, r5, #26
 800b4a0:	f140 81c8 	bpl.w	800b834 <_svfiprintf_r+0x530>
 800b4a4:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800b4a6:	2301      	movs	r3, #1
 800b4a8:	1de2      	adds	r2, r4, #7
 800b4aa:	f022 0207 	bic.w	r2, r2, #7
 800b4ae:	f102 0508 	add.w	r5, r2, #8
 800b4b2:	950b      	str	r5, [sp, #44]	; 0x2c
 800b4b4:	e9d2 4500 	ldrd	r4, r5, [r2]
 800b4b8:	f04f 0c00 	mov.w	ip, #0
 800b4bc:	f88d c04f 	strb.w	ip, [sp, #79]	; 0x4f
 800b4c0:	9a03      	ldr	r2, [sp, #12]
 800b4c2:	2a00      	cmp	r2, #0
 800b4c4:	bfa2      	ittt	ge
 800b4c6:	9802      	ldrge	r0, [sp, #8]
 800b4c8:	f020 0080 	bicge.w	r0, r0, #128	; 0x80
 800b4cc:	9002      	strge	r0, [sp, #8]
 800b4ce:	ea54 0105 	orrs.w	r1, r4, r5
 800b4d2:	9803      	ldr	r0, [sp, #12]
 800b4d4:	bf0c      	ite	eq
 800b4d6:	2200      	moveq	r2, #0
 800b4d8:	2201      	movne	r2, #1
 800b4da:	2800      	cmp	r0, #0
 800b4dc:	bf18      	it	ne
 800b4de:	f042 0201 	orrne.w	r2, r2, #1
 800b4e2:	2a00      	cmp	r2, #0
 800b4e4:	f000 8306 	beq.w	800baf4 <_svfiprintf_r+0x7f0>
 800b4e8:	2b01      	cmp	r3, #1
 800b4ea:	f000 83ab 	beq.w	800bc44 <_svfiprintf_r+0x940>
 800b4ee:	2b02      	cmp	r3, #2
 800b4f0:	f10d 0287 	add.w	r2, sp, #135	; 0x87
 800b4f4:	d179      	bne.n	800b5ea <_svfiprintf_r+0x2e6>
 800b4f6:	f8dd b038 	ldr.w	fp, [sp, #56]	; 0x38
 800b4fa:	f004 010f 	and.w	r1, r4, #15
 800b4fe:	0923      	lsrs	r3, r4, #4
 800b500:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800b504:	0928      	lsrs	r0, r5, #4
 800b506:	f81b 1001 	ldrb.w	r1, [fp, r1]
 800b50a:	461c      	mov	r4, r3
 800b50c:	4605      	mov	r5, r0
 800b50e:	4691      	mov	r9, r2
 800b510:	ea54 0005 	orrs.w	r0, r4, r5
 800b514:	f102 32ff 	add.w	r2, r2, #4294967295
 800b518:	f889 1000 	strb.w	r1, [r9]
 800b51c:	d1ed      	bne.n	800b4fa <_svfiprintf_r+0x1f6>
 800b51e:	ebc9 0308 	rsb	r3, r9, r8
 800b522:	9306      	str	r3, [sp, #24]
 800b524:	9c06      	ldr	r4, [sp, #24]
 800b526:	9d03      	ldr	r5, [sp, #12]
 800b528:	42ac      	cmp	r4, r5
 800b52a:	bfb8      	it	lt
 800b52c:	462c      	movlt	r4, r5
 800b52e:	f1bc 0f00 	cmp.w	ip, #0
 800b532:	d000      	beq.n	800b536 <_svfiprintf_r+0x232>
 800b534:	3401      	adds	r4, #1
 800b536:	9b02      	ldr	r3, [sp, #8]
 800b538:	9d02      	ldr	r5, [sp, #8]
 800b53a:	f013 0302 	ands.w	r3, r3, #2
 800b53e:	9309      	str	r3, [sp, #36]	; 0x24
 800b540:	bf18      	it	ne
 800b542:	3402      	addne	r4, #2
 800b544:	f015 0584 	ands.w	r5, r5, #132	; 0x84
 800b548:	950c      	str	r5, [sp, #48]	; 0x30
 800b54a:	f040 8201 	bne.w	800b950 <_svfiprintf_r+0x64c>
 800b54e:	9804      	ldr	r0, [sp, #16]
 800b550:	1b05      	subs	r5, r0, r4
 800b552:	2d00      	cmp	r5, #0
 800b554:	f340 81fc 	ble.w	800b950 <_svfiprintf_r+0x64c>
 800b558:	2d10      	cmp	r5, #16
 800b55a:	f64e 4320 	movw	r3, #60448	; 0xec20
 800b55e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800b560:	f340 840d 	ble.w	800bd7e <_svfiprintf_r+0xa7a>
 800b564:	f6c0 0300 	movt	r3, #2048	; 0x800
 800b568:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 800b56c:	9410      	str	r4, [sp, #64]	; 0x40
 800b56e:	f04f 0b10 	mov.w	fp, #16
 800b572:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b574:	9307      	str	r3, [sp, #28]
 800b576:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b57a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800b57c:	e002      	b.n	800b584 <_svfiprintf_r+0x280>
 800b57e:	3d10      	subs	r5, #16
 800b580:	2d10      	cmp	r5, #16
 800b582:	dd17      	ble.n	800b5b4 <_svfiprintf_r+0x2b0>
 800b584:	3201      	adds	r2, #1
 800b586:	3110      	adds	r1, #16
 800b588:	2a07      	cmp	r2, #7
 800b58a:	e886 0810 	stmia.w	r6, {r4, fp}
 800b58e:	9216      	str	r2, [sp, #88]	; 0x58
 800b590:	f106 0608 	add.w	r6, r6, #8
 800b594:	9117      	str	r1, [sp, #92]	; 0x5c
 800b596:	ddf2      	ble.n	800b57e <_svfiprintf_r+0x27a>
 800b598:	9805      	ldr	r0, [sp, #20]
 800b59a:	4649      	mov	r1, r9
 800b59c:	aa15      	add	r2, sp, #84	; 0x54
 800b59e:	4646      	mov	r6, r8
 800b5a0:	f7ff fe2e 	bl	800b200 <__ssprint_r>
 800b5a4:	2800      	cmp	r0, #0
 800b5a6:	f040 82bd 	bne.w	800bb24 <_svfiprintf_r+0x820>
 800b5aa:	3d10      	subs	r5, #16
 800b5ac:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800b5ae:	2d10      	cmp	r5, #16
 800b5b0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b5b2:	dce7      	bgt.n	800b584 <_svfiprintf_r+0x280>
 800b5b4:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 800b5b8:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800b5ba:	3201      	adds	r2, #1
 800b5bc:	9b07      	ldr	r3, [sp, #28]
 800b5be:	2a07      	cmp	r2, #7
 800b5c0:	4429      	add	r1, r5
 800b5c2:	9216      	str	r2, [sp, #88]	; 0x58
 800b5c4:	e886 0028 	stmia.w	r6, {r3, r5}
 800b5c8:	bfd8      	it	le
 800b5ca:	3608      	addle	r6, #8
 800b5cc:	9117      	str	r1, [sp, #92]	; 0x5c
 800b5ce:	f340 81c1 	ble.w	800b954 <_svfiprintf_r+0x650>
 800b5d2:	9805      	ldr	r0, [sp, #20]
 800b5d4:	aa15      	add	r2, sp, #84	; 0x54
 800b5d6:	9908      	ldr	r1, [sp, #32]
 800b5d8:	f7ff fe12 	bl	800b200 <__ssprint_r>
 800b5dc:	2800      	cmp	r0, #0
 800b5de:	f040 82a1 	bne.w	800bb24 <_svfiprintf_r+0x820>
 800b5e2:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800b5e4:	4646      	mov	r6, r8
 800b5e6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b5e8:	e1b4      	b.n	800b954 <_svfiprintf_r+0x650>
 800b5ea:	08e3      	lsrs	r3, r4, #3
 800b5ec:	08e9      	lsrs	r1, r5, #3
 800b5ee:	ea43 7345 	orr.w	r3, r3, r5, lsl #29
 800b5f2:	4691      	mov	r9, r2
 800b5f4:	460d      	mov	r5, r1
 800b5f6:	f004 0207 	and.w	r2, r4, #7
 800b5fa:	461c      	mov	r4, r3
 800b5fc:	f102 0330 	add.w	r3, r2, #48	; 0x30
 800b600:	ea54 0105 	orrs.w	r1, r4, r5
 800b604:	f109 32ff 	add.w	r2, r9, #4294967295
 800b608:	f889 3000 	strb.w	r3, [r9]
 800b60c:	d1ed      	bne.n	800b5ea <_svfiprintf_r+0x2e6>
 800b60e:	9c02      	ldr	r4, [sp, #8]
 800b610:	4649      	mov	r1, r9
 800b612:	07e0      	lsls	r0, r4, #31
 800b614:	f140 8347 	bpl.w	800bca6 <_svfiprintf_r+0x9a2>
 800b618:	2b30      	cmp	r3, #48	; 0x30
 800b61a:	d080      	beq.n	800b51e <_svfiprintf_r+0x21a>
 800b61c:	2330      	movs	r3, #48	; 0x30
 800b61e:	ebc2 0408 	rsb	r4, r2, r8
 800b622:	4691      	mov	r9, r2
 800b624:	9406      	str	r4, [sp, #24]
 800b626:	f801 3c01 	strb.w	r3, [r1, #-1]
 800b62a:	e77b      	b.n	800b524 <_svfiprintf_r+0x220>
 800b62c:	9d02      	ldr	r5, [sp, #8]
 800b62e:	9004      	str	r0, [sp, #16]
 800b630:	f015 0320 	ands.w	r3, r5, #32
 800b634:	f000 813c 	beq.w	800b8b0 <_svfiprintf_r+0x5ac>
 800b638:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800b63a:	2300      	movs	r3, #0
 800b63c:	1de2      	adds	r2, r4, #7
 800b63e:	f022 0207 	bic.w	r2, r2, #7
 800b642:	f102 0508 	add.w	r5, r2, #8
 800b646:	950b      	str	r5, [sp, #44]	; 0x2c
 800b648:	e9d2 4500 	ldrd	r4, r5, [r2]
 800b64c:	e734      	b.n	800b4b8 <_svfiprintf_r+0x1b4>
 800b64e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b650:	9d02      	ldr	r5, [sp, #8]
 800b652:	9004      	str	r0, [sp, #16]
 800b654:	f045 0502 	orr.w	r5, r5, #2
 800b658:	9502      	str	r5, [sp, #8]
 800b65a:	1d1d      	adds	r5, r3, #4
 800b65c:	950b      	str	r5, [sp, #44]	; 0x2c
 800b65e:	f64e 6574 	movw	r5, #61044	; 0xee74
 800b662:	681c      	ldr	r4, [r3, #0]
 800b664:	f6c0 0500 	movt	r5, #2048	; 0x800
 800b668:	2330      	movs	r3, #48	; 0x30
 800b66a:	950e      	str	r5, [sp, #56]	; 0x38
 800b66c:	2500      	movs	r5, #0
 800b66e:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 800b672:	2378      	movs	r3, #120	; 0x78
 800b674:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 800b678:	2302      	movs	r3, #2
 800b67a:	e71d      	b.n	800b4b8 <_svfiprintf_r+0x1b4>
 800b67c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800b67e:	9004      	str	r0, [sp, #16]
 800b680:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b682:	f8d4 9000 	ldr.w	r9, [r4]
 800b686:	2400      	movs	r4, #0
 800b688:	1d05      	adds	r5, r0, #4
 800b68a:	f88d 404f 	strb.w	r4, [sp, #79]	; 0x4f
 800b68e:	f1b9 0f00 	cmp.w	r9, #0
 800b692:	f000 8379 	beq.w	800bd88 <_svfiprintf_r+0xa84>
 800b696:	9803      	ldr	r0, [sp, #12]
 800b698:	2800      	cmp	r0, #0
 800b69a:	4648      	mov	r0, r9
 800b69c:	f2c0 834b 	blt.w	800bd36 <_svfiprintf_r+0xa32>
 800b6a0:	4621      	mov	r1, r4
 800b6a2:	9a03      	ldr	r2, [sp, #12]
 800b6a4:	f7fe ff16 	bl	800a4d4 <memchr>
 800b6a8:	2800      	cmp	r0, #0
 800b6aa:	f000 837a 	beq.w	800bda2 <_svfiprintf_r+0xa9e>
 800b6ae:	950b      	str	r5, [sp, #44]	; 0x2c
 800b6b0:	ebc9 0000 	rsb	r0, r9, r0
 800b6b4:	9d03      	ldr	r5, [sp, #12]
 800b6b6:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 800b6ba:	42a8      	cmp	r0, r5
 800b6bc:	bfb8      	it	lt
 800b6be:	4605      	movlt	r5, r0
 800b6c0:	9403      	str	r4, [sp, #12]
 800b6c2:	9506      	str	r5, [sp, #24]
 800b6c4:	e72e      	b.n	800b524 <_svfiprintf_r+0x220>
 800b6c6:	9c02      	ldr	r4, [sp, #8]
 800b6c8:	f044 0420 	orr.w	r4, r4, #32
 800b6cc:	9402      	str	r4, [sp, #8]
 800b6ce:	f89a 3000 	ldrb.w	r3, [sl]
 800b6d2:	e671      	b.n	800b3b8 <_svfiprintf_r+0xb4>
 800b6d4:	9c02      	ldr	r4, [sp, #8]
 800b6d6:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 800b6da:	06a0      	lsls	r0, r4, #26
 800b6dc:	f100 831e 	bmi.w	800bd1c <_svfiprintf_r+0xa18>
 800b6e0:	9c02      	ldr	r4, [sp, #8]
 800b6e2:	06e1      	lsls	r1, r4, #27
 800b6e4:	f140 8330 	bpl.w	800bd48 <_svfiprintf_r+0xa44>
 800b6e8:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800b6ea:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800b6ec:	3504      	adds	r5, #4
 800b6ee:	f855 3c04 	ldr.w	r3, [r5, #-4]
 800b6f2:	950b      	str	r5, [sp, #44]	; 0x2c
 800b6f4:	601c      	str	r4, [r3, #0]
 800b6f6:	e62a      	b.n	800b34e <_svfiprintf_r+0x4a>
 800b6f8:	f89a 3000 	ldrb.w	r3, [sl]
 800b6fc:	4652      	mov	r2, sl
 800b6fe:	2b6c      	cmp	r3, #108	; 0x6c
 800b700:	bf05      	ittet	eq
 800b702:	f10a 0a01 	addeq.w	sl, sl, #1
 800b706:	9c02      	ldreq	r4, [sp, #8]
 800b708:	9d02      	ldrne	r5, [sp, #8]
 800b70a:	f044 0420 	orreq.w	r4, r4, #32
 800b70e:	bf0b      	itete	eq
 800b710:	7853      	ldrbeq	r3, [r2, #1]
 800b712:	f045 0510 	orrne.w	r5, r5, #16
 800b716:	9402      	streq	r4, [sp, #8]
 800b718:	9502      	strne	r5, [sp, #8]
 800b71a:	e64d      	b.n	800b3b8 <_svfiprintf_r+0xb4>
 800b71c:	9d02      	ldr	r5, [sp, #8]
 800b71e:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 800b722:	9502      	str	r5, [sp, #8]
 800b724:	f89a 3000 	ldrb.w	r3, [sl]
 800b728:	e646      	b.n	800b3b8 <_svfiprintf_r+0xb4>
 800b72a:	9d02      	ldr	r5, [sp, #8]
 800b72c:	9004      	str	r0, [sp, #16]
 800b72e:	06ab      	lsls	r3, r5, #26
 800b730:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 800b734:	d52f      	bpl.n	800b796 <_svfiprintf_r+0x492>
 800b736:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800b738:	1de3      	adds	r3, r4, #7
 800b73a:	f023 0307 	bic.w	r3, r3, #7
 800b73e:	f103 0508 	add.w	r5, r3, #8
 800b742:	950b      	str	r5, [sp, #44]	; 0x2c
 800b744:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b748:	4614      	mov	r4, r2
 800b74a:	461d      	mov	r5, r3
 800b74c:	2a00      	cmp	r2, #0
 800b74e:	f173 0000 	sbcs.w	r0, r3, #0
 800b752:	f2c0 82c8 	blt.w	800bce6 <_svfiprintf_r+0x9e2>
 800b756:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 800b75a:	2301      	movs	r3, #1
 800b75c:	e6b0      	b.n	800b4c0 <_svfiprintf_r+0x1bc>
 800b75e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b760:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 800b764:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800b766:	2401      	movs	r4, #1
 800b768:	2200      	movs	r2, #0
 800b76a:	9004      	str	r0, [sp, #16]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	3504      	adds	r5, #4
 800b770:	9406      	str	r4, [sp, #24]
 800b772:	950b      	str	r5, [sp, #44]	; 0x2c
 800b774:	f88d 204f 	strb.w	r2, [sp, #79]	; 0x4f
 800b778:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800b77c:	2500      	movs	r5, #0
 800b77e:	9503      	str	r5, [sp, #12]
 800b780:	e6d9      	b.n	800b536 <_svfiprintf_r+0x232>
 800b782:	9c02      	ldr	r4, [sp, #8]
 800b784:	9004      	str	r0, [sp, #16]
 800b786:	f044 0410 	orr.w	r4, r4, #16
 800b78a:	9402      	str	r4, [sp, #8]
 800b78c:	9d02      	ldr	r5, [sp, #8]
 800b78e:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 800b792:	06ab      	lsls	r3, r5, #26
 800b794:	d4cf      	bmi.n	800b736 <_svfiprintf_r+0x432>
 800b796:	9c02      	ldr	r4, [sp, #8]
 800b798:	06e5      	lsls	r5, r4, #27
 800b79a:	f100 8297 	bmi.w	800bccc <_svfiprintf_r+0x9c8>
 800b79e:	9c02      	ldr	r4, [sp, #8]
 800b7a0:	0664      	lsls	r4, r4, #25
 800b7a2:	f140 8293 	bpl.w	800bccc <_svfiprintf_r+0x9c8>
 800b7a6:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b7a8:	3004      	adds	r0, #4
 800b7aa:	f930 4c04 	ldrsh.w	r4, [r0, #-4]
 800b7ae:	900b      	str	r0, [sp, #44]	; 0x2c
 800b7b0:	4622      	mov	r2, r4
 800b7b2:	17e5      	asrs	r5, r4, #31
 800b7b4:	462b      	mov	r3, r5
 800b7b6:	e7c9      	b.n	800b74c <_svfiprintf_r+0x448>
 800b7b8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800b7bc:	2000      	movs	r0, #0
 800b7be:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 800b7c2:	f81a 3b01 	ldrb.w	r3, [sl], #1
 800b7c6:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 800b7ca:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800b7ce:	2a09      	cmp	r2, #9
 800b7d0:	d9f5      	bls.n	800b7be <_svfiprintf_r+0x4ba>
 800b7d2:	e5f3      	b.n	800b3bc <_svfiprintf_r+0xb8>
 800b7d4:	9c02      	ldr	r4, [sp, #8]
 800b7d6:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 800b7da:	9402      	str	r4, [sp, #8]
 800b7dc:	f89a 3000 	ldrb.w	r3, [sl]
 800b7e0:	e5ea      	b.n	800b3b8 <_svfiprintf_r+0xb4>
 800b7e2:	f89a 3000 	ldrb.w	r3, [sl]
 800b7e6:	f10a 0501 	add.w	r5, sl, #1
 800b7ea:	2b2a      	cmp	r3, #42	; 0x2a
 800b7ec:	f000 82e1 	beq.w	800bdb2 <_svfiprintf_r+0xaae>
 800b7f0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800b7f4:	2a09      	cmp	r2, #9
 800b7f6:	bf82      	ittt	hi
 800b7f8:	2400      	movhi	r4, #0
 800b7fa:	46aa      	movhi	sl, r5
 800b7fc:	9403      	strhi	r4, [sp, #12]
 800b7fe:	f63f addd 	bhi.w	800b3bc <_svfiprintf_r+0xb8>
 800b802:	2400      	movs	r4, #0
 800b804:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800b808:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b80c:	eb02 0444 	add.w	r4, r2, r4, lsl #1
 800b810:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800b814:	2a09      	cmp	r2, #9
 800b816:	d9f5      	bls.n	800b804 <_svfiprintf_r+0x500>
 800b818:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
 800b81c:	46aa      	mov	sl, r5
 800b81e:	9403      	str	r4, [sp, #12]
 800b820:	e5cc      	b.n	800b3bc <_svfiprintf_r+0xb8>
 800b822:	9c02      	ldr	r4, [sp, #8]
 800b824:	9004      	str	r0, [sp, #16]
 800b826:	f044 0410 	orr.w	r4, r4, #16
 800b82a:	9402      	str	r4, [sp, #8]
 800b82c:	9d02      	ldr	r5, [sp, #8]
 800b82e:	06aa      	lsls	r2, r5, #26
 800b830:	f53f ae38 	bmi.w	800b4a4 <_svfiprintf_r+0x1a0>
 800b834:	9c02      	ldr	r4, [sp, #8]
 800b836:	06e3      	lsls	r3, r4, #27
 800b838:	f100 8267 	bmi.w	800bd0a <_svfiprintf_r+0xa06>
 800b83c:	9c02      	ldr	r4, [sp, #8]
 800b83e:	0665      	lsls	r5, r4, #25
 800b840:	f140 8263 	bpl.w	800bd0a <_svfiprintf_r+0xa06>
 800b844:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b846:	2500      	movs	r5, #0
 800b848:	2301      	movs	r3, #1
 800b84a:	3004      	adds	r0, #4
 800b84c:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 800b850:	900b      	str	r0, [sp, #44]	; 0x2c
 800b852:	e631      	b.n	800b4b8 <_svfiprintf_r+0x1b4>
 800b854:	9d02      	ldr	r5, [sp, #8]
 800b856:	f64e 6460 	movw	r4, #61024	; 0xee60
 800b85a:	f6c0 0400 	movt	r4, #2048	; 0x800
 800b85e:	940e      	str	r4, [sp, #56]	; 0x38
 800b860:	06ac      	lsls	r4, r5, #26
 800b862:	9004      	str	r0, [sp, #16]
 800b864:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 800b868:	d543      	bpl.n	800b8f2 <_svfiprintf_r+0x5ee>
 800b86a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800b86c:	1de2      	adds	r2, r4, #7
 800b86e:	f022 0207 	bic.w	r2, r2, #7
 800b872:	f102 0508 	add.w	r5, r2, #8
 800b876:	950b      	str	r5, [sp, #44]	; 0x2c
 800b878:	e9d2 4500 	ldrd	r4, r5, [r2]
 800b87c:	9802      	ldr	r0, [sp, #8]
 800b87e:	07c2      	lsls	r2, r0, #31
 800b880:	d554      	bpl.n	800b92c <_svfiprintf_r+0x628>
 800b882:	ea54 0105 	orrs.w	r1, r4, r5
 800b886:	d051      	beq.n	800b92c <_svfiprintf_r+0x628>
 800b888:	f88d 3051 	strb.w	r3, [sp, #81]	; 0x51
 800b88c:	f040 0002 	orr.w	r0, r0, #2
 800b890:	2330      	movs	r3, #48	; 0x30
 800b892:	9002      	str	r0, [sp, #8]
 800b894:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 800b898:	2302      	movs	r3, #2
 800b89a:	e60d      	b.n	800b4b8 <_svfiprintf_r+0x1b4>
 800b89c:	9c02      	ldr	r4, [sp, #8]
 800b89e:	9004      	str	r0, [sp, #16]
 800b8a0:	f044 0410 	orr.w	r4, r4, #16
 800b8a4:	9402      	str	r4, [sp, #8]
 800b8a6:	9d02      	ldr	r5, [sp, #8]
 800b8a8:	f015 0320 	ands.w	r3, r5, #32
 800b8ac:	f47f aec4 	bne.w	800b638 <_svfiprintf_r+0x334>
 800b8b0:	9c02      	ldr	r4, [sp, #8]
 800b8b2:	f014 0210 	ands.w	r2, r4, #16
 800b8b6:	f040 8220 	bne.w	800bcfa <_svfiprintf_r+0x9f6>
 800b8ba:	9c02      	ldr	r4, [sp, #8]
 800b8bc:	f014 0340 	ands.w	r3, r4, #64	; 0x40
 800b8c0:	f000 821b 	beq.w	800bcfa <_svfiprintf_r+0x9f6>
 800b8c4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b8c6:	4613      	mov	r3, r2
 800b8c8:	2500      	movs	r5, #0
 800b8ca:	3004      	adds	r0, #4
 800b8cc:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 800b8d0:	900b      	str	r0, [sp, #44]	; 0x2c
 800b8d2:	e5f1      	b.n	800b4b8 <_svfiprintf_r+0x1b4>
 800b8d4:	f89a 3000 	ldrb.w	r3, [sl]
 800b8d8:	212b      	movs	r1, #43	; 0x2b
 800b8da:	e56d      	b.n	800b3b8 <_svfiprintf_r+0xb4>
 800b8dc:	9d02      	ldr	r5, [sp, #8]
 800b8de:	f64e 6474 	movw	r4, #61044	; 0xee74
 800b8e2:	f6c0 0400 	movt	r4, #2048	; 0x800
 800b8e6:	940e      	str	r4, [sp, #56]	; 0x38
 800b8e8:	06ac      	lsls	r4, r5, #26
 800b8ea:	9004      	str	r0, [sp, #16]
 800b8ec:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 800b8f0:	d4bb      	bmi.n	800b86a <_svfiprintf_r+0x566>
 800b8f2:	9c02      	ldr	r4, [sp, #8]
 800b8f4:	06e0      	lsls	r0, r4, #27
 800b8f6:	f100 81e2 	bmi.w	800bcbe <_svfiprintf_r+0x9ba>
 800b8fa:	9c02      	ldr	r4, [sp, #8]
 800b8fc:	0661      	lsls	r1, r4, #25
 800b8fe:	f140 81de 	bpl.w	800bcbe <_svfiprintf_r+0x9ba>
 800b902:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800b904:	2500      	movs	r5, #0
 800b906:	3004      	adds	r0, #4
 800b908:	f830 4c04 	ldrh.w	r4, [r0, #-4]
 800b90c:	900b      	str	r0, [sp, #44]	; 0x2c
 800b90e:	e7b5      	b.n	800b87c <_svfiprintf_r+0x578>
 800b910:	f89a 3000 	ldrb.w	r3, [sl]
 800b914:	2900      	cmp	r1, #0
 800b916:	f47f ad4f 	bne.w	800b3b8 <_svfiprintf_r+0xb4>
 800b91a:	2120      	movs	r1, #32
 800b91c:	e54c      	b.n	800b3b8 <_svfiprintf_r+0xb4>
 800b91e:	9d02      	ldr	r5, [sp, #8]
 800b920:	f045 0501 	orr.w	r5, r5, #1
 800b924:	9502      	str	r5, [sp, #8]
 800b926:	f89a 3000 	ldrb.w	r3, [sl]
 800b92a:	e545      	b.n	800b3b8 <_svfiprintf_r+0xb4>
 800b92c:	2302      	movs	r3, #2
 800b92e:	e5c3      	b.n	800b4b8 <_svfiprintf_r+0x1b4>
 800b930:	9004      	str	r0, [sp, #16]
 800b932:	f88d 104f 	strb.w	r1, [sp, #79]	; 0x4f
 800b936:	2b00      	cmp	r3, #0
 800b938:	f000 80ed 	beq.w	800bb16 <_svfiprintf_r+0x812>
 800b93c:	2401      	movs	r4, #1
 800b93e:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 800b942:	9406      	str	r4, [sp, #24]
 800b944:	2300      	movs	r3, #0
 800b946:	f10d 0960 	add.w	r9, sp, #96	; 0x60
 800b94a:	f88d 304f 	strb.w	r3, [sp, #79]	; 0x4f
 800b94e:	e715      	b.n	800b77c <_svfiprintf_r+0x478>
 800b950:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800b952:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800b954:	f89d 304f 	ldrb.w	r3, [sp, #79]	; 0x4f
 800b958:	b173      	cbz	r3, 800b978 <_svfiprintf_r+0x674>
 800b95a:	3201      	adds	r2, #1
 800b95c:	3101      	adds	r1, #1
 800b95e:	2a07      	cmp	r2, #7
 800b960:	f10d 004f 	add.w	r0, sp, #79	; 0x4f
 800b964:	f04f 0301 	mov.w	r3, #1
 800b968:	9216      	str	r2, [sp, #88]	; 0x58
 800b96a:	e886 0009 	stmia.w	r6, {r0, r3}
 800b96e:	bfd8      	it	le
 800b970:	3608      	addle	r6, #8
 800b972:	9117      	str	r1, [sp, #92]	; 0x5c
 800b974:	f300 8157 	bgt.w	800bc26 <_svfiprintf_r+0x922>
 800b978:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800b97a:	b16d      	cbz	r5, 800b998 <_svfiprintf_r+0x694>
 800b97c:	3201      	adds	r2, #1
 800b97e:	3102      	adds	r1, #2
 800b980:	2a07      	cmp	r2, #7
 800b982:	a814      	add	r0, sp, #80	; 0x50
 800b984:	f04f 0302 	mov.w	r3, #2
 800b988:	9216      	str	r2, [sp, #88]	; 0x58
 800b98a:	e886 0009 	stmia.w	r6, {r0, r3}
 800b98e:	bfd8      	it	le
 800b990:	3608      	addle	r6, #8
 800b992:	9117      	str	r1, [sp, #92]	; 0x5c
 800b994:	f300 813c 	bgt.w	800bc10 <_svfiprintf_r+0x90c>
 800b998:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b99a:	2b80      	cmp	r3, #128	; 0x80
 800b99c:	f000 80cd 	beq.w	800bb3a <_svfiprintf_r+0x836>
 800b9a0:	9803      	ldr	r0, [sp, #12]
 800b9a2:	9b06      	ldr	r3, [sp, #24]
 800b9a4:	1ac5      	subs	r5, r0, r3
 800b9a6:	2d00      	cmp	r5, #0
 800b9a8:	dd44      	ble.n	800ba34 <_svfiprintf_r+0x730>
 800b9aa:	4ba5      	ldr	r3, [pc, #660]	; (800bc40 <_svfiprintf_r+0x93c>)
 800b9ac:	2d10      	cmp	r5, #16
 800b9ae:	9307      	str	r3, [sp, #28]
 800b9b0:	dd2b      	ble.n	800ba0a <_svfiprintf_r+0x706>
 800b9b2:	f8cd 900c 	str.w	r9, [sp, #12]
 800b9b6:	f04f 0b10 	mov.w	fp, #16
 800b9ba:	9409      	str	r4, [sp, #36]	; 0x24
 800b9bc:	46a9      	mov	r9, r5
 800b9be:	9c05      	ldr	r4, [sp, #20]
 800b9c0:	9d08      	ldr	r5, [sp, #32]
 800b9c2:	e004      	b.n	800b9ce <_svfiprintf_r+0x6ca>
 800b9c4:	f1a9 0910 	sub.w	r9, r9, #16
 800b9c8:	f1b9 0f10 	cmp.w	r9, #16
 800b9cc:	dd19      	ble.n	800ba02 <_svfiprintf_r+0x6fe>
 800b9ce:	3201      	adds	r2, #1
 800b9d0:	3110      	adds	r1, #16
 800b9d2:	2a07      	cmp	r2, #7
 800b9d4:	e886 0880 	stmia.w	r6, {r7, fp}
 800b9d8:	9216      	str	r2, [sp, #88]	; 0x58
 800b9da:	f106 0608 	add.w	r6, r6, #8
 800b9de:	9117      	str	r1, [sp, #92]	; 0x5c
 800b9e0:	ddf0      	ble.n	800b9c4 <_svfiprintf_r+0x6c0>
 800b9e2:	4620      	mov	r0, r4
 800b9e4:	4629      	mov	r1, r5
 800b9e6:	aa15      	add	r2, sp, #84	; 0x54
 800b9e8:	4646      	mov	r6, r8
 800b9ea:	f7ff fc09 	bl	800b200 <__ssprint_r>
 800b9ee:	2800      	cmp	r0, #0
 800b9f0:	f040 8098 	bne.w	800bb24 <_svfiprintf_r+0x820>
 800b9f4:	f1a9 0910 	sub.w	r9, r9, #16
 800b9f8:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800b9fa:	f1b9 0f10 	cmp.w	r9, #16
 800b9fe:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ba00:	dce5      	bgt.n	800b9ce <_svfiprintf_r+0x6ca>
 800ba02:	464d      	mov	r5, r9
 800ba04:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800ba06:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800ba0a:	3201      	adds	r2, #1
 800ba0c:	9b07      	ldr	r3, [sp, #28]
 800ba0e:	2a07      	cmp	r2, #7
 800ba10:	4429      	add	r1, r5
 800ba12:	9216      	str	r2, [sp, #88]	; 0x58
 800ba14:	e886 0028 	stmia.w	r6, {r3, r5}
 800ba18:	bfd8      	it	le
 800ba1a:	3608      	addle	r6, #8
 800ba1c:	9117      	str	r1, [sp, #92]	; 0x5c
 800ba1e:	dd09      	ble.n	800ba34 <_svfiprintf_r+0x730>
 800ba20:	9805      	ldr	r0, [sp, #20]
 800ba22:	aa15      	add	r2, sp, #84	; 0x54
 800ba24:	9908      	ldr	r1, [sp, #32]
 800ba26:	f7ff fbeb 	bl	800b200 <__ssprint_r>
 800ba2a:	2800      	cmp	r0, #0
 800ba2c:	d17a      	bne.n	800bb24 <_svfiprintf_r+0x820>
 800ba2e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800ba30:	4646      	mov	r6, r8
 800ba32:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ba34:	3201      	adds	r2, #1
 800ba36:	9d06      	ldr	r5, [sp, #24]
 800ba38:	2a07      	cmp	r2, #7
 800ba3a:	9216      	str	r2, [sp, #88]	; 0x58
 800ba3c:	4429      	add	r1, r5
 800ba3e:	f8c6 9000 	str.w	r9, [r6]
 800ba42:	9117      	str	r1, [sp, #92]	; 0x5c
 800ba44:	bfd8      	it	le
 800ba46:	f106 0308 	addle.w	r3, r6, #8
 800ba4a:	6075      	str	r5, [r6, #4]
 800ba4c:	f300 80c0 	bgt.w	800bbd0 <_svfiprintf_r+0x8cc>
 800ba50:	9d02      	ldr	r5, [sp, #8]
 800ba52:	076a      	lsls	r2, r5, #29
 800ba54:	d538      	bpl.n	800bac8 <_svfiprintf_r+0x7c4>
 800ba56:	9804      	ldr	r0, [sp, #16]
 800ba58:	1b05      	subs	r5, r0, r4
 800ba5a:	2d00      	cmp	r5, #0
 800ba5c:	dd34      	ble.n	800bac8 <_svfiprintf_r+0x7c4>
 800ba5e:	2d10      	cmp	r5, #16
 800ba60:	f64e 4020 	movw	r0, #60448	; 0xec20
 800ba64:	f6c0 0000 	movt	r0, #2048	; 0x800
 800ba68:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800ba6a:	9007      	str	r0, [sp, #28]
 800ba6c:	dd22      	ble.n	800bab4 <_svfiprintf_r+0x7b0>
 800ba6e:	9402      	str	r4, [sp, #8]
 800ba70:	2610      	movs	r6, #16
 800ba72:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800ba76:	f8dd b020 	ldr.w	fp, [sp, #32]
 800ba7a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800ba7c:	e002      	b.n	800ba84 <_svfiprintf_r+0x780>
 800ba7e:	3d10      	subs	r5, #16
 800ba80:	2d10      	cmp	r5, #16
 800ba82:	dd16      	ble.n	800bab2 <_svfiprintf_r+0x7ae>
 800ba84:	3201      	adds	r2, #1
 800ba86:	3110      	adds	r1, #16
 800ba88:	2a07      	cmp	r2, #7
 800ba8a:	e883 0050 	stmia.w	r3, {r4, r6}
 800ba8e:	9216      	str	r2, [sp, #88]	; 0x58
 800ba90:	f103 0308 	add.w	r3, r3, #8
 800ba94:	9117      	str	r1, [sp, #92]	; 0x5c
 800ba96:	ddf2      	ble.n	800ba7e <_svfiprintf_r+0x77a>
 800ba98:	4648      	mov	r0, r9
 800ba9a:	4659      	mov	r1, fp
 800ba9c:	aa15      	add	r2, sp, #84	; 0x54
 800ba9e:	f7ff fbaf 	bl	800b200 <__ssprint_r>
 800baa2:	4643      	mov	r3, r8
 800baa4:	2800      	cmp	r0, #0
 800baa6:	d13d      	bne.n	800bb24 <_svfiprintf_r+0x820>
 800baa8:	3d10      	subs	r5, #16
 800baaa:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800baac:	2d10      	cmp	r5, #16
 800baae:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800bab0:	dce8      	bgt.n	800ba84 <_svfiprintf_r+0x780>
 800bab2:	9c02      	ldr	r4, [sp, #8]
 800bab4:	3201      	adds	r2, #1
 800bab6:	9807      	ldr	r0, [sp, #28]
 800bab8:	2a07      	cmp	r2, #7
 800baba:	4429      	add	r1, r5
 800babc:	9216      	str	r2, [sp, #88]	; 0x58
 800babe:	9117      	str	r1, [sp, #92]	; 0x5c
 800bac0:	e883 0021 	stmia.w	r3, {r0, r5}
 800bac4:	f300 80e5 	bgt.w	800bc92 <_svfiprintf_r+0x98e>
 800bac8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800baca:	9804      	ldr	r0, [sp, #16]
 800bacc:	4284      	cmp	r4, r0
 800bace:	bfac      	ite	ge
 800bad0:	192d      	addge	r5, r5, r4
 800bad2:	182d      	addlt	r5, r5, r0
 800bad4:	950a      	str	r5, [sp, #40]	; 0x28
 800bad6:	2900      	cmp	r1, #0
 800bad8:	f040 8084 	bne.w	800bbe4 <_svfiprintf_r+0x8e0>
 800badc:	2300      	movs	r3, #0
 800bade:	9316      	str	r3, [sp, #88]	; 0x58
 800bae0:	f89a 3000 	ldrb.w	r3, [sl]
 800bae4:	4646      	mov	r6, r8
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	bf18      	it	ne
 800baea:	2b25      	cmpne	r3, #37	; 0x25
 800baec:	f47f ac36 	bne.w	800b35c <_svfiprintf_r+0x58>
 800baf0:	4654      	mov	r4, sl
 800baf2:	e450      	b.n	800b396 <_svfiprintf_r+0x92>
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	d17e      	bne.n	800bbf6 <_svfiprintf_r+0x8f2>
 800baf8:	9c02      	ldr	r4, [sp, #8]
 800bafa:	07e1      	lsls	r1, r4, #31
 800bafc:	bf5c      	itt	pl
 800bafe:	9306      	strpl	r3, [sp, #24]
 800bb00:	46c1      	movpl	r9, r8
 800bb02:	f57f ad0f 	bpl.w	800b524 <_svfiprintf_r+0x220>
 800bb06:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800bb08:	2330      	movs	r3, #48	; 0x30
 800bb0a:	f10d 0987 	add.w	r9, sp, #135	; 0x87
 800bb0e:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 800bb12:	9506      	str	r5, [sp, #24]
 800bb14:	e506      	b.n	800b524 <_svfiprintf_r+0x220>
 800bb16:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bb18:	b123      	cbz	r3, 800bb24 <_svfiprintf_r+0x820>
 800bb1a:	9805      	ldr	r0, [sp, #20]
 800bb1c:	aa15      	add	r2, sp, #84	; 0x54
 800bb1e:	9908      	ldr	r1, [sp, #32]
 800bb20:	f7ff fb6e 	bl	800b200 <__ssprint_r>
 800bb24:	9c08      	ldr	r4, [sp, #32]
 800bb26:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bb28:	89a3      	ldrh	r3, [r4, #12]
 800bb2a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800bb2e:	bf18      	it	ne
 800bb30:	f04f 30ff 	movne.w	r0, #4294967295
 800bb34:	b033      	add	sp, #204	; 0xcc
 800bb36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb3a:	9804      	ldr	r0, [sp, #16]
 800bb3c:	1b05      	subs	r5, r0, r4
 800bb3e:	2d00      	cmp	r5, #0
 800bb40:	f77f af2e 	ble.w	800b9a0 <_svfiprintf_r+0x69c>
 800bb44:	4b3e      	ldr	r3, [pc, #248]	; (800bc40 <_svfiprintf_r+0x93c>)
 800bb46:	2d10      	cmp	r5, #16
 800bb48:	9307      	str	r3, [sp, #28]
 800bb4a:	dd2a      	ble.n	800bba2 <_svfiprintf_r+0x89e>
 800bb4c:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800bb50:	f04f 0b10 	mov.w	fp, #16
 800bb54:	940c      	str	r4, [sp, #48]	; 0x30
 800bb56:	46a9      	mov	r9, r5
 800bb58:	9c05      	ldr	r4, [sp, #20]
 800bb5a:	9d08      	ldr	r5, [sp, #32]
 800bb5c:	e004      	b.n	800bb68 <_svfiprintf_r+0x864>
 800bb5e:	f1a9 0910 	sub.w	r9, r9, #16
 800bb62:	f1b9 0f10 	cmp.w	r9, #16
 800bb66:	dd18      	ble.n	800bb9a <_svfiprintf_r+0x896>
 800bb68:	3201      	adds	r2, #1
 800bb6a:	3110      	adds	r1, #16
 800bb6c:	2a07      	cmp	r2, #7
 800bb6e:	e886 0880 	stmia.w	r6, {r7, fp}
 800bb72:	9216      	str	r2, [sp, #88]	; 0x58
 800bb74:	f106 0608 	add.w	r6, r6, #8
 800bb78:	9117      	str	r1, [sp, #92]	; 0x5c
 800bb7a:	ddf0      	ble.n	800bb5e <_svfiprintf_r+0x85a>
 800bb7c:	4620      	mov	r0, r4
 800bb7e:	4629      	mov	r1, r5
 800bb80:	aa15      	add	r2, sp, #84	; 0x54
 800bb82:	4646      	mov	r6, r8
 800bb84:	f7ff fb3c 	bl	800b200 <__ssprint_r>
 800bb88:	2800      	cmp	r0, #0
 800bb8a:	d1cb      	bne.n	800bb24 <_svfiprintf_r+0x820>
 800bb8c:	f1a9 0910 	sub.w	r9, r9, #16
 800bb90:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800bb92:	f1b9 0f10 	cmp.w	r9, #16
 800bb96:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800bb98:	dce6      	bgt.n	800bb68 <_svfiprintf_r+0x864>
 800bb9a:	464d      	mov	r5, r9
 800bb9c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800bb9e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800bba2:	3201      	adds	r2, #1
 800bba4:	9b07      	ldr	r3, [sp, #28]
 800bba6:	2a07      	cmp	r2, #7
 800bba8:	4429      	add	r1, r5
 800bbaa:	9216      	str	r2, [sp, #88]	; 0x58
 800bbac:	e886 0028 	stmia.w	r6, {r3, r5}
 800bbb0:	bfd8      	it	le
 800bbb2:	3608      	addle	r6, #8
 800bbb4:	9117      	str	r1, [sp, #92]	; 0x5c
 800bbb6:	f77f aef3 	ble.w	800b9a0 <_svfiprintf_r+0x69c>
 800bbba:	9805      	ldr	r0, [sp, #20]
 800bbbc:	aa15      	add	r2, sp, #84	; 0x54
 800bbbe:	9908      	ldr	r1, [sp, #32]
 800bbc0:	f7ff fb1e 	bl	800b200 <__ssprint_r>
 800bbc4:	2800      	cmp	r0, #0
 800bbc6:	d1ad      	bne.n	800bb24 <_svfiprintf_r+0x820>
 800bbc8:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800bbca:	4646      	mov	r6, r8
 800bbcc:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800bbce:	e6e7      	b.n	800b9a0 <_svfiprintf_r+0x69c>
 800bbd0:	9805      	ldr	r0, [sp, #20]
 800bbd2:	aa15      	add	r2, sp, #84	; 0x54
 800bbd4:	9908      	ldr	r1, [sp, #32]
 800bbd6:	f7ff fb13 	bl	800b200 <__ssprint_r>
 800bbda:	2800      	cmp	r0, #0
 800bbdc:	d1a2      	bne.n	800bb24 <_svfiprintf_r+0x820>
 800bbde:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800bbe0:	4643      	mov	r3, r8
 800bbe2:	e735      	b.n	800ba50 <_svfiprintf_r+0x74c>
 800bbe4:	9805      	ldr	r0, [sp, #20]
 800bbe6:	aa15      	add	r2, sp, #84	; 0x54
 800bbe8:	9908      	ldr	r1, [sp, #32]
 800bbea:	f7ff fb09 	bl	800b200 <__ssprint_r>
 800bbee:	2800      	cmp	r0, #0
 800bbf0:	f43f af74 	beq.w	800badc <_svfiprintf_r+0x7d8>
 800bbf4:	e796      	b.n	800bb24 <_svfiprintf_r+0x820>
 800bbf6:	9206      	str	r2, [sp, #24]
 800bbf8:	46c1      	mov	r9, r8
 800bbfa:	e493      	b.n	800b524 <_svfiprintf_r+0x220>
 800bbfc:	9805      	ldr	r0, [sp, #20]
 800bbfe:	aa15      	add	r2, sp, #84	; 0x54
 800bc00:	9908      	ldr	r1, [sp, #32]
 800bc02:	f7ff fafd 	bl	800b200 <__ssprint_r>
 800bc06:	2800      	cmp	r0, #0
 800bc08:	d18c      	bne.n	800bb24 <_svfiprintf_r+0x820>
 800bc0a:	4646      	mov	r6, r8
 800bc0c:	f7ff bbc0 	b.w	800b390 <_svfiprintf_r+0x8c>
 800bc10:	9805      	ldr	r0, [sp, #20]
 800bc12:	aa15      	add	r2, sp, #84	; 0x54
 800bc14:	9908      	ldr	r1, [sp, #32]
 800bc16:	f7ff faf3 	bl	800b200 <__ssprint_r>
 800bc1a:	2800      	cmp	r0, #0
 800bc1c:	d182      	bne.n	800bb24 <_svfiprintf_r+0x820>
 800bc1e:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800bc20:	4646      	mov	r6, r8
 800bc22:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800bc24:	e6b8      	b.n	800b998 <_svfiprintf_r+0x694>
 800bc26:	9805      	ldr	r0, [sp, #20]
 800bc28:	aa15      	add	r2, sp, #84	; 0x54
 800bc2a:	9908      	ldr	r1, [sp, #32]
 800bc2c:	f7ff fae8 	bl	800b200 <__ssprint_r>
 800bc30:	2800      	cmp	r0, #0
 800bc32:	f47f af77 	bne.w	800bb24 <_svfiprintf_r+0x820>
 800bc36:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800bc38:	4646      	mov	r6, r8
 800bc3a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800bc3c:	e69c      	b.n	800b978 <_svfiprintf_r+0x674>
 800bc3e:	bf00      	nop
 800bc40:	0800ec30 	stmdaeq	r0, {r4, r5, sl, fp, sp, lr, pc}
 800bc44:	2d00      	cmp	r5, #0
 800bc46:	bf08      	it	eq
 800bc48:	2c0a      	cmpeq	r4, #10
 800bc4a:	d330      	bcc.n	800bcae <_svfiprintf_r+0x9aa>
 800bc4c:	f10d 0b87 	add.w	fp, sp, #135	; 0x87
 800bc50:	46e1      	mov	r9, ip
 800bc52:	9606      	str	r6, [sp, #24]
 800bc54:	4620      	mov	r0, r4
 800bc56:	4629      	mov	r1, r5
 800bc58:	220a      	movs	r2, #10
 800bc5a:	2300      	movs	r3, #0
 800bc5c:	f001 fb10 	bl	800d280 <__aeabi_uldivmod>
 800bc60:	465e      	mov	r6, fp
 800bc62:	4620      	mov	r0, r4
 800bc64:	4629      	mov	r1, r5
 800bc66:	2300      	movs	r3, #0
 800bc68:	f10b 3bff 	add.w	fp, fp, #4294967295
 800bc6c:	3230      	adds	r2, #48	; 0x30
 800bc6e:	7032      	strb	r2, [r6, #0]
 800bc70:	220a      	movs	r2, #10
 800bc72:	f001 fb05 	bl	800d280 <__aeabi_uldivmod>
 800bc76:	4604      	mov	r4, r0
 800bc78:	460d      	mov	r5, r1
 800bc7a:	ea54 0005 	orrs.w	r0, r4, r5
 800bc7e:	d1e9      	bne.n	800bc54 <_svfiprintf_r+0x950>
 800bc80:	46cc      	mov	ip, r9
 800bc82:	46b1      	mov	r9, r6
 800bc84:	9e06      	ldr	r6, [sp, #24]
 800bc86:	e44a      	b.n	800b51e <_svfiprintf_r+0x21a>
 800bc88:	930b      	str	r3, [sp, #44]	; 0x2c
 800bc8a:	f89a 3000 	ldrb.w	r3, [sl]
 800bc8e:	f7ff bb93 	b.w	800b3b8 <_svfiprintf_r+0xb4>
 800bc92:	9805      	ldr	r0, [sp, #20]
 800bc94:	aa15      	add	r2, sp, #84	; 0x54
 800bc96:	9908      	ldr	r1, [sp, #32]
 800bc98:	f7ff fab2 	bl	800b200 <__ssprint_r>
 800bc9c:	2800      	cmp	r0, #0
 800bc9e:	f47f af41 	bne.w	800bb24 <_svfiprintf_r+0x820>
 800bca2:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800bca4:	e710      	b.n	800bac8 <_svfiprintf_r+0x7c4>
 800bca6:	ebc9 0508 	rsb	r5, r9, r8
 800bcaa:	9506      	str	r5, [sp, #24]
 800bcac:	e43a      	b.n	800b524 <_svfiprintf_r+0x220>
 800bcae:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800bcb0:	3430      	adds	r4, #48	; 0x30
 800bcb2:	f10d 0987 	add.w	r9, sp, #135	; 0x87
 800bcb6:	f88d 4087 	strb.w	r4, [sp, #135]	; 0x87
 800bcba:	9506      	str	r5, [sp, #24]
 800bcbc:	e432      	b.n	800b524 <_svfiprintf_r+0x220>
 800bcbe:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800bcc0:	3504      	adds	r5, #4
 800bcc2:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800bcc6:	950b      	str	r5, [sp, #44]	; 0x2c
 800bcc8:	2500      	movs	r5, #0
 800bcca:	e5d7      	b.n	800b87c <_svfiprintf_r+0x578>
 800bccc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800bcce:	3504      	adds	r5, #4
 800bcd0:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800bcd4:	950b      	str	r5, [sp, #44]	; 0x2c
 800bcd6:	4622      	mov	r2, r4
 800bcd8:	17e5      	asrs	r5, r4, #31
 800bcda:	462b      	mov	r3, r5
 800bcdc:	2a00      	cmp	r2, #0
 800bcde:	f173 0000 	sbcs.w	r0, r3, #0
 800bce2:	f6bf ad38 	bge.w	800b756 <_svfiprintf_r+0x452>
 800bce6:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
 800bcea:	4264      	negs	r4, r4
 800bcec:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800bcf0:	f88d c04f 	strb.w	ip, [sp, #79]	; 0x4f
 800bcf4:	2301      	movs	r3, #1
 800bcf6:	f7ff bbe3 	b.w	800b4c0 <_svfiprintf_r+0x1bc>
 800bcfa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800bcfc:	3504      	adds	r5, #4
 800bcfe:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800bd02:	950b      	str	r5, [sp, #44]	; 0x2c
 800bd04:	2500      	movs	r5, #0
 800bd06:	f7ff bbd7 	b.w	800b4b8 <_svfiprintf_r+0x1b4>
 800bd0a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800bd0c:	2301      	movs	r3, #1
 800bd0e:	3504      	adds	r5, #4
 800bd10:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800bd14:	950b      	str	r5, [sp, #44]	; 0x2c
 800bd16:	2500      	movs	r5, #0
 800bd18:	f7ff bbce 	b.w	800b4b8 <_svfiprintf_r+0x1b4>
 800bd1c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800bd1e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800bd20:	6829      	ldr	r1, [r5, #0]
 800bd22:	4622      	mov	r2, r4
 800bd24:	17e5      	asrs	r5, r4, #31
 800bd26:	462b      	mov	r3, r5
 800bd28:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800bd2a:	e9c1 2300 	strd	r2, r3, [r1]
 800bd2e:	3504      	adds	r5, #4
 800bd30:	950b      	str	r5, [sp, #44]	; 0x2c
 800bd32:	f7ff bb0c 	b.w	800b34e <_svfiprintf_r+0x4a>
 800bd36:	950b      	str	r5, [sp, #44]	; 0x2c
 800bd38:	9403      	str	r4, [sp, #12]
 800bd3a:	f7fb fceb 	bl	8007714 <strlen>
 800bd3e:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 800bd42:	9006      	str	r0, [sp, #24]
 800bd44:	f7ff bbee 	b.w	800b524 <_svfiprintf_r+0x220>
 800bd48:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800bd4a:	9d02      	ldr	r5, [sp, #8]
 800bd4c:	3404      	adds	r4, #4
 800bd4e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800bd52:	f015 0f40 	tst.w	r5, #64	; 0x40
 800bd56:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800bd58:	940b      	str	r4, [sp, #44]	; 0x2c
 800bd5a:	bf14      	ite	ne
 800bd5c:	801d      	strhne	r5, [r3, #0]
 800bd5e:	601d      	streq	r5, [r3, #0]
 800bd60:	f7ff baf5 	b.w	800b34e <_svfiprintf_r+0x4a>
 800bd64:	2140      	movs	r1, #64	; 0x40
 800bd66:	f7fe f8fd 	bl	8009f64 <_malloc_r>
 800bd6a:	9c08      	ldr	r4, [sp, #32]
 800bd6c:	6020      	str	r0, [r4, #0]
 800bd6e:	6120      	str	r0, [r4, #16]
 800bd70:	2800      	cmp	r0, #0
 800bd72:	d02f      	beq.n	800bdd4 <_svfiprintf_r+0xad0>
 800bd74:	9c08      	ldr	r4, [sp, #32]
 800bd76:	2340      	movs	r3, #64	; 0x40
 800bd78:	6163      	str	r3, [r4, #20]
 800bd7a:	f7ff bad1 	b.w	800b320 <_svfiprintf_r+0x1c>
 800bd7e:	f6c0 0300 	movt	r3, #2048	; 0x800
 800bd82:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800bd84:	9307      	str	r3, [sp, #28]
 800bd86:	e418      	b.n	800b5ba <_svfiprintf_r+0x2b6>
 800bd88:	9c03      	ldr	r4, [sp, #12]
 800bd8a:	f64e 6988 	movw	r9, #61064	; 0xee88
 800bd8e:	950b      	str	r5, [sp, #44]	; 0x2c
 800bd90:	f6c0 0900 	movt	r9, #2048	; 0x800
 800bd94:	2c06      	cmp	r4, #6
 800bd96:	bf28      	it	cs
 800bd98:	2406      	movcs	r4, #6
 800bd9a:	9406      	str	r4, [sp, #24]
 800bd9c:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800bda0:	e4ec      	b.n	800b77c <_svfiprintf_r+0x478>
 800bda2:	9c03      	ldr	r4, [sp, #12]
 800bda4:	f89d c04f 	ldrb.w	ip, [sp, #79]	; 0x4f
 800bda8:	950b      	str	r5, [sp, #44]	; 0x2c
 800bdaa:	9406      	str	r4, [sp, #24]
 800bdac:	9003      	str	r0, [sp, #12]
 800bdae:	f7ff bbb9 	b.w	800b524 <_svfiprintf_r+0x220>
 800bdb2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800bdb4:	f89a 3001 	ldrb.w	r3, [sl, #1]
 800bdb8:	46aa      	mov	sl, r5
 800bdba:	6824      	ldr	r4, [r4, #0]
 800bdbc:	9403      	str	r4, [sp, #12]
 800bdbe:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800bdc0:	1d22      	adds	r2, r4, #4
 800bdc2:	9c03      	ldr	r4, [sp, #12]
 800bdc4:	920b      	str	r2, [sp, #44]	; 0x2c
 800bdc6:	2c00      	cmp	r4, #0
 800bdc8:	bfbc      	itt	lt
 800bdca:	f04f 35ff 	movlt.w	r5, #4294967295
 800bdce:	9503      	strlt	r5, [sp, #12]
 800bdd0:	f7ff baf2 	b.w	800b3b8 <_svfiprintf_r+0xb4>
 800bdd4:	9d05      	ldr	r5, [sp, #20]
 800bdd6:	230c      	movs	r3, #12
 800bdd8:	f04f 30ff 	mov.w	r0, #4294967295
 800bddc:	602b      	str	r3, [r5, #0]
 800bdde:	e6a9      	b.n	800bb34 <_svfiprintf_r+0x830>

0800bde0 <_calloc_r>:
 800bde0:	b510      	push	{r4, lr}
 800bde2:	fb02 f101 	mul.w	r1, r2, r1
 800bde6:	f7fe f8bd 	bl	8009f64 <_malloc_r>
 800bdea:	4604      	mov	r4, r0
 800bdec:	b170      	cbz	r0, 800be0c <_calloc_r+0x2c>
 800bdee:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800bdf2:	f022 0203 	bic.w	r2, r2, #3
 800bdf6:	3a04      	subs	r2, #4
 800bdf8:	2a24      	cmp	r2, #36	; 0x24
 800bdfa:	d81d      	bhi.n	800be38 <_calloc_r+0x58>
 800bdfc:	2a13      	cmp	r2, #19
 800bdfe:	bf98      	it	ls
 800be00:	4603      	movls	r3, r0
 800be02:	d805      	bhi.n	800be10 <_calloc_r+0x30>
 800be04:	2200      	movs	r2, #0
 800be06:	601a      	str	r2, [r3, #0]
 800be08:	605a      	str	r2, [r3, #4]
 800be0a:	609a      	str	r2, [r3, #8]
 800be0c:	4620      	mov	r0, r4
 800be0e:	bd10      	pop	{r4, pc}
 800be10:	2a1b      	cmp	r2, #27
 800be12:	f04f 0100 	mov.w	r1, #0
 800be16:	bf98      	it	ls
 800be18:	f100 0308 	addls.w	r3, r0, #8
 800be1c:	6001      	str	r1, [r0, #0]
 800be1e:	6041      	str	r1, [r0, #4]
 800be20:	d9f0      	bls.n	800be04 <_calloc_r+0x24>
 800be22:	2a24      	cmp	r2, #36	; 0x24
 800be24:	6081      	str	r1, [r0, #8]
 800be26:	60c1      	str	r1, [r0, #12]
 800be28:	bf11      	iteee	ne
 800be2a:	f100 0310 	addne.w	r3, r0, #16
 800be2e:	6101      	streq	r1, [r0, #16]
 800be30:	f100 0318 	addeq.w	r3, r0, #24
 800be34:	6141      	streq	r1, [r0, #20]
 800be36:	e7e5      	b.n	800be04 <_calloc_r+0x24>
 800be38:	2100      	movs	r1, #0
 800be3a:	f000 f989 	bl	800c150 <memset>
 800be3e:	4620      	mov	r0, r4
 800be40:	bd10      	pop	{r4, pc}
 800be42:	bf00      	nop

0800be44 <_malloc_trim_r>:
 800be44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be46:	f240 1478 	movw	r4, #376	; 0x178
 800be4a:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800be4e:	460f      	mov	r7, r1
 800be50:	4605      	mov	r5, r0
 800be52:	f7fe fbdb 	bl	800a60c <__malloc_lock>
 800be56:	68a3      	ldr	r3, [r4, #8]
 800be58:	685e      	ldr	r6, [r3, #4]
 800be5a:	f026 0603 	bic.w	r6, r6, #3
 800be5e:	1bf7      	subs	r7, r6, r7
 800be60:	f607 77ef 	addw	r7, r7, #4079	; 0xfef
 800be64:	0b3f      	lsrs	r7, r7, #12
 800be66:	3f01      	subs	r7, #1
 800be68:	033f      	lsls	r7, r7, #12
 800be6a:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
 800be6e:	db07      	blt.n	800be80 <_malloc_trim_r+0x3c>
 800be70:	4628      	mov	r0, r5
 800be72:	2100      	movs	r1, #0
 800be74:	f7ff f892 	bl	800af9c <_sbrk_r>
 800be78:	68a3      	ldr	r3, [r4, #8]
 800be7a:	4433      	add	r3, r6
 800be7c:	4298      	cmp	r0, r3
 800be7e:	d004      	beq.n	800be8a <_malloc_trim_r+0x46>
 800be80:	4628      	mov	r0, r5
 800be82:	f7fe fbc5 	bl	800a610 <__malloc_unlock>
 800be86:	2000      	movs	r0, #0
 800be88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be8a:	4628      	mov	r0, r5
 800be8c:	4279      	negs	r1, r7
 800be8e:	f7ff f885 	bl	800af9c <_sbrk_r>
 800be92:	3001      	adds	r0, #1
 800be94:	d010      	beq.n	800beb8 <_malloc_trim_r+0x74>
 800be96:	f240 53c0 	movw	r3, #1472	; 0x5c0
 800be9a:	68a1      	ldr	r1, [r4, #8]
 800be9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800bea0:	1bf6      	subs	r6, r6, r7
 800bea2:	4628      	mov	r0, r5
 800bea4:	f046 0601 	orr.w	r6, r6, #1
 800bea8:	681a      	ldr	r2, [r3, #0]
 800beaa:	604e      	str	r6, [r1, #4]
 800beac:	1bd7      	subs	r7, r2, r7
 800beae:	601f      	str	r7, [r3, #0]
 800beb0:	f7fe fbae 	bl	800a610 <__malloc_unlock>
 800beb4:	2001      	movs	r0, #1
 800beb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800beb8:	4628      	mov	r0, r5
 800beba:	2100      	movs	r1, #0
 800bebc:	f7ff f86e 	bl	800af9c <_sbrk_r>
 800bec0:	68a3      	ldr	r3, [r4, #8]
 800bec2:	1ac2      	subs	r2, r0, r3
 800bec4:	2a0f      	cmp	r2, #15
 800bec6:	dddb      	ble.n	800be80 <_malloc_trim_r+0x3c>
 800bec8:	f240 5480 	movw	r4, #1408	; 0x580
 800becc:	f240 51c0 	movw	r1, #1472	; 0x5c0
 800bed0:	f2c2 0400 	movt	r4, #8192	; 0x2000
 800bed4:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800bed8:	f042 0201 	orr.w	r2, r2, #1
 800bedc:	605a      	str	r2, [r3, #4]
 800bede:	6823      	ldr	r3, [r4, #0]
 800bee0:	1ac0      	subs	r0, r0, r3
 800bee2:	6008      	str	r0, [r1, #0]
 800bee4:	e7cc      	b.n	800be80 <_malloc_trim_r+0x3c>
 800bee6:	bf00      	nop

0800bee8 <_free_r>:
 800bee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800beec:	460e      	mov	r6, r1
 800beee:	4680      	mov	r8, r0
 800bef0:	2900      	cmp	r1, #0
 800bef2:	d05e      	beq.n	800bfb2 <_free_r+0xca>
 800bef4:	f7fe fb8a 	bl	800a60c <__malloc_lock>
 800bef8:	f240 1578 	movw	r5, #376	; 0x178
 800befc:	f856 1c04 	ldr.w	r1, [r6, #-4]
 800bf00:	f2c2 0500 	movt	r5, #8192	; 0x2000
 800bf04:	f1a6 0408 	sub.w	r4, r6, #8
 800bf08:	f021 0301 	bic.w	r3, r1, #1
 800bf0c:	68af      	ldr	r7, [r5, #8]
 800bf0e:	18e2      	adds	r2, r4, r3
 800bf10:	4297      	cmp	r7, r2
 800bf12:	6850      	ldr	r0, [r2, #4]
 800bf14:	f020 0003 	bic.w	r0, r0, #3
 800bf18:	d061      	beq.n	800bfde <_free_r+0xf6>
 800bf1a:	f011 0101 	ands.w	r1, r1, #1
 800bf1e:	6050      	str	r0, [r2, #4]
 800bf20:	bf18      	it	ne
 800bf22:	2100      	movne	r1, #0
 800bf24:	d10f      	bne.n	800bf46 <_free_r+0x5e>
 800bf26:	f856 6c08 	ldr.w	r6, [r6, #-8]
 800bf2a:	f105 0c08 	add.w	ip, r5, #8
 800bf2e:	1ba4      	subs	r4, r4, r6
 800bf30:	4433      	add	r3, r6
 800bf32:	68a6      	ldr	r6, [r4, #8]
 800bf34:	4566      	cmp	r6, ip
 800bf36:	bf0f      	iteee	eq
 800bf38:	2101      	moveq	r1, #1
 800bf3a:	f8d4 c00c 	ldrne.w	ip, [r4, #12]
 800bf3e:	f8c6 c00c 	strne.w	ip, [r6, #12]
 800bf42:	f8cc 6008 	strne.w	r6, [ip, #8]
 800bf46:	1816      	adds	r6, r2, r0
 800bf48:	6876      	ldr	r6, [r6, #4]
 800bf4a:	07f6      	lsls	r6, r6, #31
 800bf4c:	d408      	bmi.n	800bf60 <_free_r+0x78>
 800bf4e:	4403      	add	r3, r0
 800bf50:	6890      	ldr	r0, [r2, #8]
 800bf52:	b911      	cbnz	r1, 800bf5a <_free_r+0x72>
 800bf54:	4e49      	ldr	r6, [pc, #292]	; (800c07c <_free_r+0x194>)
 800bf56:	42b0      	cmp	r0, r6
 800bf58:	d060      	beq.n	800c01c <_free_r+0x134>
 800bf5a:	68d2      	ldr	r2, [r2, #12]
 800bf5c:	60c2      	str	r2, [r0, #12]
 800bf5e:	6090      	str	r0, [r2, #8]
 800bf60:	f043 0201 	orr.w	r2, r3, #1
 800bf64:	6062      	str	r2, [r4, #4]
 800bf66:	50e3      	str	r3, [r4, r3]
 800bf68:	b9f1      	cbnz	r1, 800bfa8 <_free_r+0xc0>
 800bf6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bf6e:	d322      	bcc.n	800bfb6 <_free_r+0xce>
 800bf70:	0a5a      	lsrs	r2, r3, #9
 800bf72:	2a04      	cmp	r2, #4
 800bf74:	d85b      	bhi.n	800c02e <_free_r+0x146>
 800bf76:	0998      	lsrs	r0, r3, #6
 800bf78:	3038      	adds	r0, #56	; 0x38
 800bf7a:	0041      	lsls	r1, r0, #1
 800bf7c:	eb05 0581 	add.w	r5, r5, r1, lsl #2
 800bf80:	f240 1178 	movw	r1, #376	; 0x178
 800bf84:	f2c2 0100 	movt	r1, #8192	; 0x2000
 800bf88:	68aa      	ldr	r2, [r5, #8]
 800bf8a:	42aa      	cmp	r2, r5
 800bf8c:	d05b      	beq.n	800c046 <_free_r+0x15e>
 800bf8e:	6851      	ldr	r1, [r2, #4]
 800bf90:	f021 0103 	bic.w	r1, r1, #3
 800bf94:	428b      	cmp	r3, r1
 800bf96:	d202      	bcs.n	800bf9e <_free_r+0xb6>
 800bf98:	6892      	ldr	r2, [r2, #8]
 800bf9a:	4295      	cmp	r5, r2
 800bf9c:	d1f7      	bne.n	800bf8e <_free_r+0xa6>
 800bf9e:	68d3      	ldr	r3, [r2, #12]
 800bfa0:	60e3      	str	r3, [r4, #12]
 800bfa2:	60a2      	str	r2, [r4, #8]
 800bfa4:	609c      	str	r4, [r3, #8]
 800bfa6:	60d4      	str	r4, [r2, #12]
 800bfa8:	4640      	mov	r0, r8
 800bfaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bfae:	f7fe bb2f 	b.w	800a610 <__malloc_unlock>
 800bfb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfb6:	08db      	lsrs	r3, r3, #3
 800bfb8:	2101      	movs	r1, #1
 800bfba:	6868      	ldr	r0, [r5, #4]
 800bfbc:	eb05 02c3 	add.w	r2, r5, r3, lsl #3
 800bfc0:	109b      	asrs	r3, r3, #2
 800bfc2:	fa01 f303 	lsl.w	r3, r1, r3
 800bfc6:	6891      	ldr	r1, [r2, #8]
 800bfc8:	4318      	orrs	r0, r3
 800bfca:	60e2      	str	r2, [r4, #12]
 800bfcc:	6068      	str	r0, [r5, #4]
 800bfce:	4640      	mov	r0, r8
 800bfd0:	60a1      	str	r1, [r4, #8]
 800bfd2:	6094      	str	r4, [r2, #8]
 800bfd4:	60cc      	str	r4, [r1, #12]
 800bfd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bfda:	f7fe bb19 	b.w	800a610 <__malloc_unlock>
 800bfde:	07cf      	lsls	r7, r1, #31
 800bfe0:	4418      	add	r0, r3
 800bfe2:	d407      	bmi.n	800bff4 <_free_r+0x10c>
 800bfe4:	f856 3c08 	ldr.w	r3, [r6, #-8]
 800bfe8:	1ae4      	subs	r4, r4, r3
 800bfea:	4418      	add	r0, r3
 800bfec:	68a2      	ldr	r2, [r4, #8]
 800bfee:	68e3      	ldr	r3, [r4, #12]
 800bff0:	60d3      	str	r3, [r2, #12]
 800bff2:	609a      	str	r2, [r3, #8]
 800bff4:	f240 5284 	movw	r2, #1412	; 0x584
 800bff8:	f040 0301 	orr.w	r3, r0, #1
 800bffc:	f2c2 0200 	movt	r2, #8192	; 0x2000
 800c000:	6063      	str	r3, [r4, #4]
 800c002:	60ac      	str	r4, [r5, #8]
 800c004:	6813      	ldr	r3, [r2, #0]
 800c006:	4298      	cmp	r0, r3
 800c008:	d3ce      	bcc.n	800bfa8 <_free_r+0xc0>
 800c00a:	f240 53bc 	movw	r3, #1468	; 0x5bc
 800c00e:	4640      	mov	r0, r8
 800c010:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c014:	6819      	ldr	r1, [r3, #0]
 800c016:	f7ff ff15 	bl	800be44 <_malloc_trim_r>
 800c01a:	e7c5      	b.n	800bfa8 <_free_r+0xc0>
 800c01c:	616c      	str	r4, [r5, #20]
 800c01e:	f043 0201 	orr.w	r2, r3, #1
 800c022:	612c      	str	r4, [r5, #16]
 800c024:	60e0      	str	r0, [r4, #12]
 800c026:	60a0      	str	r0, [r4, #8]
 800c028:	6062      	str	r2, [r4, #4]
 800c02a:	50e3      	str	r3, [r4, r3]
 800c02c:	e7bc      	b.n	800bfa8 <_free_r+0xc0>
 800c02e:	2a14      	cmp	r2, #20
 800c030:	bf9c      	itt	ls
 800c032:	f102 005b 	addls.w	r0, r2, #91	; 0x5b
 800c036:	0041      	lslls	r1, r0, #1
 800c038:	d9a0      	bls.n	800bf7c <_free_r+0x94>
 800c03a:	2a54      	cmp	r2, #84	; 0x54
 800c03c:	d80c      	bhi.n	800c058 <_free_r+0x170>
 800c03e:	0b18      	lsrs	r0, r3, #12
 800c040:	306e      	adds	r0, #110	; 0x6e
 800c042:	0041      	lsls	r1, r0, #1
 800c044:	e79a      	b.n	800bf7c <_free_r+0x94>
 800c046:	2601      	movs	r6, #1
 800c048:	684d      	ldr	r5, [r1, #4]
 800c04a:	1080      	asrs	r0, r0, #2
 800c04c:	4613      	mov	r3, r2
 800c04e:	fa06 f000 	lsl.w	r0, r6, r0
 800c052:	4305      	orrs	r5, r0
 800c054:	604d      	str	r5, [r1, #4]
 800c056:	e7a3      	b.n	800bfa0 <_free_r+0xb8>
 800c058:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 800c05c:	d803      	bhi.n	800c066 <_free_r+0x17e>
 800c05e:	0bd8      	lsrs	r0, r3, #15
 800c060:	3077      	adds	r0, #119	; 0x77
 800c062:	0041      	lsls	r1, r0, #1
 800c064:	e78a      	b.n	800bf7c <_free_r+0x94>
 800c066:	f240 5154 	movw	r1, #1364	; 0x554
 800c06a:	428a      	cmp	r2, r1
 800c06c:	bf95      	itete	ls
 800c06e:	0c98      	lsrls	r0, r3, #18
 800c070:	21fc      	movhi	r1, #252	; 0xfc
 800c072:	307c      	addls	r0, #124	; 0x7c
 800c074:	207e      	movhi	r0, #126	; 0x7e
 800c076:	bf98      	it	ls
 800c078:	0041      	lslls	r1, r0, #1
 800c07a:	e77f      	b.n	800bf7c <_free_r+0x94>
 800c07c:	20000180 	andcs	r0, r0, r0, lsl #3

0800c080 <memmove>:
 800c080:	4288      	cmp	r0, r1
 800c082:	b4f0      	push	{r4, r5, r6, r7}
 800c084:	d910      	bls.n	800c0a8 <memmove+0x28>
 800c086:	188c      	adds	r4, r1, r2
 800c088:	42a0      	cmp	r0, r4
 800c08a:	d20d      	bcs.n	800c0a8 <memmove+0x28>
 800c08c:	1885      	adds	r5, r0, r2
 800c08e:	1e53      	subs	r3, r2, #1
 800c090:	b142      	cbz	r2, 800c0a4 <memmove+0x24>
 800c092:	4621      	mov	r1, r4
 800c094:	462a      	mov	r2, r5
 800c096:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
 800c09a:	3b01      	subs	r3, #1
 800c09c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c0a0:	1c5c      	adds	r4, r3, #1
 800c0a2:	d1f8      	bne.n	800c096 <memmove+0x16>
 800c0a4:	bcf0      	pop	{r4, r5, r6, r7}
 800c0a6:	4770      	bx	lr
 800c0a8:	2a0f      	cmp	r2, #15
 800c0aa:	d946      	bls.n	800c13a <memmove+0xba>
 800c0ac:	ea40 0301 	orr.w	r3, r0, r1
 800c0b0:	079b      	lsls	r3, r3, #30
 800c0b2:	d146      	bne.n	800c142 <memmove+0xc2>
 800c0b4:	f1a2 0710 	sub.w	r7, r2, #16
 800c0b8:	460c      	mov	r4, r1
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	093f      	lsrs	r7, r7, #4
 800c0be:	eb00 1607 	add.w	r6, r0, r7, lsl #4
 800c0c2:	3610      	adds	r6, #16
 800c0c4:	6825      	ldr	r5, [r4, #0]
 800c0c6:	3310      	adds	r3, #16
 800c0c8:	3410      	adds	r4, #16
 800c0ca:	f843 5c10 	str.w	r5, [r3, #-16]
 800c0ce:	f854 5c0c 	ldr.w	r5, [r4, #-12]
 800c0d2:	f843 5c0c 	str.w	r5, [r3, #-12]
 800c0d6:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800c0da:	f843 5c08 	str.w	r5, [r3, #-8]
 800c0de:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800c0e2:	f843 5c04 	str.w	r5, [r3, #-4]
 800c0e6:	42b3      	cmp	r3, r6
 800c0e8:	d1ec      	bne.n	800c0c4 <memmove+0x44>
 800c0ea:	1c7b      	adds	r3, r7, #1
 800c0ec:	f002 0c0f 	and.w	ip, r2, #15
 800c0f0:	f1bc 0f03 	cmp.w	ip, #3
 800c0f4:	ea4f 1303 	mov.w	r3, r3, lsl #4
 800c0f8:	4419      	add	r1, r3
 800c0fa:	4403      	add	r3, r0
 800c0fc:	d923      	bls.n	800c146 <memmove+0xc6>
 800c0fe:	460e      	mov	r6, r1
 800c100:	461d      	mov	r5, r3
 800c102:	4664      	mov	r4, ip
 800c104:	f856 7b04 	ldr.w	r7, [r6], #4
 800c108:	3c04      	subs	r4, #4
 800c10a:	2c03      	cmp	r4, #3
 800c10c:	f845 7b04 	str.w	r7, [r5], #4
 800c110:	d8f8      	bhi.n	800c104 <memmove+0x84>
 800c112:	f1ac 0404 	sub.w	r4, ip, #4
 800c116:	f002 0203 	and.w	r2, r2, #3
 800c11a:	f024 0403 	bic.w	r4, r4, #3
 800c11e:	3404      	adds	r4, #4
 800c120:	4423      	add	r3, r4
 800c122:	4421      	add	r1, r4
 800c124:	2a00      	cmp	r2, #0
 800c126:	d0bd      	beq.n	800c0a4 <memmove+0x24>
 800c128:	441a      	add	r2, r3
 800c12a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c12e:	f803 4b01 	strb.w	r4, [r3], #1
 800c132:	4293      	cmp	r3, r2
 800c134:	d1f9      	bne.n	800c12a <memmove+0xaa>
 800c136:	bcf0      	pop	{r4, r5, r6, r7}
 800c138:	4770      	bx	lr
 800c13a:	4603      	mov	r3, r0
 800c13c:	2a00      	cmp	r2, #0
 800c13e:	d1f3      	bne.n	800c128 <memmove+0xa8>
 800c140:	e7b0      	b.n	800c0a4 <memmove+0x24>
 800c142:	4603      	mov	r3, r0
 800c144:	e7f0      	b.n	800c128 <memmove+0xa8>
 800c146:	4662      	mov	r2, ip
 800c148:	2a00      	cmp	r2, #0
 800c14a:	d1ed      	bne.n	800c128 <memmove+0xa8>
 800c14c:	e7aa      	b.n	800c0a4 <memmove+0x24>
 800c14e:	bf00      	nop

0800c150 <memset>:
 800c150:	0783      	lsls	r3, r0, #30
 800c152:	b4f0      	push	{r4, r5, r6, r7}
 800c154:	d048      	beq.n	800c1e8 <memset+0x98>
 800c156:	1e54      	subs	r4, r2, #1
 800c158:	2a00      	cmp	r2, #0
 800c15a:	d043      	beq.n	800c1e4 <memset+0x94>
 800c15c:	b2cd      	uxtb	r5, r1
 800c15e:	4603      	mov	r3, r0
 800c160:	e002      	b.n	800c168 <memset+0x18>
 800c162:	2c00      	cmp	r4, #0
 800c164:	d03e      	beq.n	800c1e4 <memset+0x94>
 800c166:	4614      	mov	r4, r2
 800c168:	f803 5b01 	strb.w	r5, [r3], #1
 800c16c:	f013 0f03 	tst.w	r3, #3
 800c170:	f104 32ff 	add.w	r2, r4, #4294967295
 800c174:	d1f5      	bne.n	800c162 <memset+0x12>
 800c176:	2c03      	cmp	r4, #3
 800c178:	d92d      	bls.n	800c1d6 <memset+0x86>
 800c17a:	b2cd      	uxtb	r5, r1
 800c17c:	2c0f      	cmp	r4, #15
 800c17e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 800c182:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 800c186:	d918      	bls.n	800c1ba <memset+0x6a>
 800c188:	f1a4 0710 	sub.w	r7, r4, #16
 800c18c:	f103 0610 	add.w	r6, r3, #16
 800c190:	461a      	mov	r2, r3
 800c192:	093f      	lsrs	r7, r7, #4
 800c194:	eb06 1607 	add.w	r6, r6, r7, lsl #4
 800c198:	6015      	str	r5, [r2, #0]
 800c19a:	3210      	adds	r2, #16
 800c19c:	f842 5c0c 	str.w	r5, [r2, #-12]
 800c1a0:	f842 5c08 	str.w	r5, [r2, #-8]
 800c1a4:	f842 5c04 	str.w	r5, [r2, #-4]
 800c1a8:	42b2      	cmp	r2, r6
 800c1aa:	d1f5      	bne.n	800c198 <memset+0x48>
 800c1ac:	f004 040f 	and.w	r4, r4, #15
 800c1b0:	3701      	adds	r7, #1
 800c1b2:	2c03      	cmp	r4, #3
 800c1b4:	eb03 1307 	add.w	r3, r3, r7, lsl #4
 800c1b8:	d90d      	bls.n	800c1d6 <memset+0x86>
 800c1ba:	461e      	mov	r6, r3
 800c1bc:	4622      	mov	r2, r4
 800c1be:	3a04      	subs	r2, #4
 800c1c0:	f846 5b04 	str.w	r5, [r6], #4
 800c1c4:	2a03      	cmp	r2, #3
 800c1c6:	d8fa      	bhi.n	800c1be <memset+0x6e>
 800c1c8:	1f22      	subs	r2, r4, #4
 800c1ca:	f004 0403 	and.w	r4, r4, #3
 800c1ce:	f022 0203 	bic.w	r2, r2, #3
 800c1d2:	3204      	adds	r2, #4
 800c1d4:	4413      	add	r3, r2
 800c1d6:	b12c      	cbz	r4, 800c1e4 <memset+0x94>
 800c1d8:	b2c9      	uxtb	r1, r1
 800c1da:	441c      	add	r4, r3
 800c1dc:	f803 1b01 	strb.w	r1, [r3], #1
 800c1e0:	42a3      	cmp	r3, r4
 800c1e2:	d1fb      	bne.n	800c1dc <memset+0x8c>
 800c1e4:	bcf0      	pop	{r4, r5, r6, r7}
 800c1e6:	4770      	bx	lr
 800c1e8:	4614      	mov	r4, r2
 800c1ea:	4603      	mov	r3, r0
 800c1ec:	e7c3      	b.n	800c176 <memset+0x26>
 800c1ee:	bf00      	nop

0800c1f0 <_realloc_r>:
 800c1f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c1f4:	460c      	mov	r4, r1
 800c1f6:	b083      	sub	sp, #12
 800c1f8:	4690      	mov	r8, r2
 800c1fa:	4681      	mov	r9, r0
 800c1fc:	2900      	cmp	r1, #0
 800c1fe:	f000 8148 	beq.w	800c492 <_realloc_r+0x2a2>
 800c202:	f7fe fa03 	bl	800a60c <__malloc_lock>
 800c206:	f108 060b 	add.w	r6, r8, #11
 800c20a:	2e16      	cmp	r6, #22
 800c20c:	f854 cc04 	ldr.w	ip, [r4, #-4]
 800c210:	bf8d      	iteet	hi
 800c212:	f026 0607 	bichi.w	r6, r6, #7
 800c216:	2210      	movls	r2, #16
 800c218:	2300      	movls	r3, #0
 800c21a:	4632      	movhi	r2, r6
 800c21c:	bf88      	it	hi
 800c21e:	0ff3      	lsrhi	r3, r6, #31
 800c220:	f1a4 0708 	sub.w	r7, r4, #8
 800c224:	f02c 0503 	bic.w	r5, ip, #3
 800c228:	bf98      	it	ls
 800c22a:	4616      	movls	r6, r2
 800c22c:	4546      	cmp	r6, r8
 800c22e:	bf38      	it	cc
 800c230:	f043 0301 	orrcc.w	r3, r3, #1
 800c234:	2b00      	cmp	r3, #0
 800c236:	f040 8132 	bne.w	800c49e <_realloc_r+0x2ae>
 800c23a:	4295      	cmp	r5, r2
 800c23c:	db16      	blt.n	800c26c <_realloc_r+0x7c>
 800c23e:	46a0      	mov	r8, r4
 800c240:	4660      	mov	r0, ip
 800c242:	1bab      	subs	r3, r5, r6
 800c244:	2b0f      	cmp	r3, #15
 800c246:	f200 80cc 	bhi.w	800c3e2 <_realloc_r+0x1f2>
 800c24a:	197b      	adds	r3, r7, r5
 800c24c:	f000 0c01 	and.w	ip, r0, #1
 800c250:	ea4c 0505 	orr.w	r5, ip, r5
 800c254:	607d      	str	r5, [r7, #4]
 800c256:	685a      	ldr	r2, [r3, #4]
 800c258:	f042 0201 	orr.w	r2, r2, #1
 800c25c:	605a      	str	r2, [r3, #4]
 800c25e:	4648      	mov	r0, r9
 800c260:	f7fe f9d6 	bl	800a610 <__malloc_unlock>
 800c264:	4640      	mov	r0, r8
 800c266:	b003      	add	sp, #12
 800c268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c26c:	f240 1a78 	movw	sl, #376	; 0x178
 800c270:	1979      	adds	r1, r7, r5
 800c272:	f2c2 0a00 	movt	sl, #8192	; 0x2000
 800c276:	f8da 0008 	ldr.w	r0, [sl, #8]
 800c27a:	4288      	cmp	r0, r1
 800c27c:	f000 8114 	beq.w	800c4a8 <_realloc_r+0x2b8>
 800c280:	f8d1 e004 	ldr.w	lr, [r1, #4]
 800c284:	f02e 0b01 	bic.w	fp, lr, #1
 800c288:	448b      	add	fp, r1
 800c28a:	f8db b004 	ldr.w	fp, [fp, #4]
 800c28e:	f01b 0f01 	tst.w	fp, #1
 800c292:	bf1c      	itt	ne
 800c294:	469e      	movne	lr, r3
 800c296:	4671      	movne	r1, lr
 800c298:	d056      	beq.n	800c348 <_realloc_r+0x158>
 800c29a:	f01c 0f01 	tst.w	ip, #1
 800c29e:	f040 80b3 	bne.w	800c408 <_realloc_r+0x218>
 800c2a2:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800c2a6:	ebc3 0b07 	rsb	fp, r3, r7
 800c2aa:	f8db 3004 	ldr.w	r3, [fp, #4]
 800c2ae:	f023 0303 	bic.w	r3, r3, #3
 800c2b2:	442b      	add	r3, r5
 800c2b4:	2900      	cmp	r1, #0
 800c2b6:	d055      	beq.n	800c364 <_realloc_r+0x174>
 800c2b8:	4281      	cmp	r1, r0
 800c2ba:	f000 8121 	beq.w	800c500 <_realloc_r+0x310>
 800c2be:	449e      	add	lr, r3
 800c2c0:	4596      	cmp	lr, r2
 800c2c2:	db4f      	blt.n	800c364 <_realloc_r+0x174>
 800c2c4:	68cb      	ldr	r3, [r1, #12]
 800c2c6:	46d8      	mov	r8, fp
 800c2c8:	6889      	ldr	r1, [r1, #8]
 800c2ca:	1f2a      	subs	r2, r5, #4
 800c2cc:	2a24      	cmp	r2, #36	; 0x24
 800c2ce:	60cb      	str	r3, [r1, #12]
 800c2d0:	6099      	str	r1, [r3, #8]
 800c2d2:	f8db 300c 	ldr.w	r3, [fp, #12]
 800c2d6:	f858 1f08 	ldr.w	r1, [r8, #8]!
 800c2da:	60cb      	str	r3, [r1, #12]
 800c2dc:	6099      	str	r1, [r3, #8]
 800c2de:	f200 816a 	bhi.w	800c5b6 <_realloc_r+0x3c6>
 800c2e2:	2a13      	cmp	r2, #19
 800c2e4:	bf98      	it	ls
 800c2e6:	4642      	movls	r2, r8
 800c2e8:	d923      	bls.n	800c332 <_realloc_r+0x142>
 800c2ea:	6823      	ldr	r3, [r4, #0]
 800c2ec:	2a1b      	cmp	r2, #27
 800c2ee:	bf98      	it	ls
 800c2f0:	f10b 0210 	addls.w	r2, fp, #16
 800c2f4:	f8cb 3008 	str.w	r3, [fp, #8]
 800c2f8:	6863      	ldr	r3, [r4, #4]
 800c2fa:	bf98      	it	ls
 800c2fc:	3408      	addls	r4, #8
 800c2fe:	f8cb 300c 	str.w	r3, [fp, #12]
 800c302:	d916      	bls.n	800c332 <_realloc_r+0x142>
 800c304:	68a3      	ldr	r3, [r4, #8]
 800c306:	2a24      	cmp	r2, #36	; 0x24
 800c308:	bf14      	ite	ne
 800c30a:	f10b 0218 	addne.w	r2, fp, #24
 800c30e:	f10b 0220 	addeq.w	r2, fp, #32
 800c312:	f8cb 3010 	str.w	r3, [fp, #16]
 800c316:	68e3      	ldr	r3, [r4, #12]
 800c318:	bf18      	it	ne
 800c31a:	3410      	addne	r4, #16
 800c31c:	f8cb 3014 	str.w	r3, [fp, #20]
 800c320:	bf01      	itttt	eq
 800c322:	6923      	ldreq	r3, [r4, #16]
 800c324:	f8cb 3018 	streq.w	r3, [fp, #24]
 800c328:	6963      	ldreq	r3, [r4, #20]
 800c32a:	3418      	addeq	r4, #24
 800c32c:	bf08      	it	eq
 800c32e:	f8cb 301c 	streq.w	r3, [fp, #28]
 800c332:	6823      	ldr	r3, [r4, #0]
 800c334:	4675      	mov	r5, lr
 800c336:	465f      	mov	r7, fp
 800c338:	6013      	str	r3, [r2, #0]
 800c33a:	6863      	ldr	r3, [r4, #4]
 800c33c:	6053      	str	r3, [r2, #4]
 800c33e:	68a3      	ldr	r3, [r4, #8]
 800c340:	6093      	str	r3, [r2, #8]
 800c342:	f8db 0004 	ldr.w	r0, [fp, #4]
 800c346:	e77c      	b.n	800c242 <_realloc_r+0x52>
 800c348:	f02e 0e03 	bic.w	lr, lr, #3
 800c34c:	eb0e 0305 	add.w	r3, lr, r5
 800c350:	4293      	cmp	r3, r2
 800c352:	dba2      	blt.n	800c29a <_realloc_r+0xaa>
 800c354:	68ca      	ldr	r2, [r1, #12]
 800c356:	46a0      	mov	r8, r4
 800c358:	6889      	ldr	r1, [r1, #8]
 800c35a:	4660      	mov	r0, ip
 800c35c:	461d      	mov	r5, r3
 800c35e:	60ca      	str	r2, [r1, #12]
 800c360:	6091      	str	r1, [r2, #8]
 800c362:	e76e      	b.n	800c242 <_realloc_r+0x52>
 800c364:	4293      	cmp	r3, r2
 800c366:	db4f      	blt.n	800c408 <_realloc_r+0x218>
 800c368:	46d8      	mov	r8, fp
 800c36a:	f8db 100c 	ldr.w	r1, [fp, #12]
 800c36e:	1f2a      	subs	r2, r5, #4
 800c370:	f858 0f08 	ldr.w	r0, [r8, #8]!
 800c374:	2a24      	cmp	r2, #36	; 0x24
 800c376:	60c1      	str	r1, [r0, #12]
 800c378:	6088      	str	r0, [r1, #8]
 800c37a:	f200 80b4 	bhi.w	800c4e6 <_realloc_r+0x2f6>
 800c37e:	2a13      	cmp	r2, #19
 800c380:	bf98      	it	ls
 800c382:	4641      	movls	r1, r8
 800c384:	d922      	bls.n	800c3cc <_realloc_r+0x1dc>
 800c386:	6821      	ldr	r1, [r4, #0]
 800c388:	2a1b      	cmp	r2, #27
 800c38a:	f8cb 1008 	str.w	r1, [fp, #8]
 800c38e:	6861      	ldr	r1, [r4, #4]
 800c390:	bf98      	it	ls
 800c392:	3408      	addls	r4, #8
 800c394:	f8cb 100c 	str.w	r1, [fp, #12]
 800c398:	bf98      	it	ls
 800c39a:	f10b 0110 	addls.w	r1, fp, #16
 800c39e:	d915      	bls.n	800c3cc <_realloc_r+0x1dc>
 800c3a0:	68a1      	ldr	r1, [r4, #8]
 800c3a2:	2a24      	cmp	r2, #36	; 0x24
 800c3a4:	f8cb 1010 	str.w	r1, [fp, #16]
 800c3a8:	68e1      	ldr	r1, [r4, #12]
 800c3aa:	bf18      	it	ne
 800c3ac:	3410      	addne	r4, #16
 800c3ae:	f8cb 1014 	str.w	r1, [fp, #20]
 800c3b2:	bf11      	iteee	ne
 800c3b4:	f10b 0118 	addne.w	r1, fp, #24
 800c3b8:	6922      	ldreq	r2, [r4, #16]
 800c3ba:	f10b 0120 	addeq.w	r1, fp, #32
 800c3be:	f8cb 2018 	streq.w	r2, [fp, #24]
 800c3c2:	bf02      	ittt	eq
 800c3c4:	6962      	ldreq	r2, [r4, #20]
 800c3c6:	3418      	addeq	r4, #24
 800c3c8:	f8cb 201c 	streq.w	r2, [fp, #28]
 800c3cc:	6822      	ldr	r2, [r4, #0]
 800c3ce:	461d      	mov	r5, r3
 800c3d0:	465f      	mov	r7, fp
 800c3d2:	600a      	str	r2, [r1, #0]
 800c3d4:	6863      	ldr	r3, [r4, #4]
 800c3d6:	604b      	str	r3, [r1, #4]
 800c3d8:	68a3      	ldr	r3, [r4, #8]
 800c3da:	608b      	str	r3, [r1, #8]
 800c3dc:	f8db 0004 	ldr.w	r0, [fp, #4]
 800c3e0:	e72f      	b.n	800c242 <_realloc_r+0x52>
 800c3e2:	19b9      	adds	r1, r7, r6
 800c3e4:	f000 0c01 	and.w	ip, r0, #1
 800c3e8:	18ca      	adds	r2, r1, r3
 800c3ea:	ea4c 0606 	orr.w	r6, ip, r6
 800c3ee:	f043 0301 	orr.w	r3, r3, #1
 800c3f2:	607e      	str	r6, [r7, #4]
 800c3f4:	604b      	str	r3, [r1, #4]
 800c3f6:	4648      	mov	r0, r9
 800c3f8:	6853      	ldr	r3, [r2, #4]
 800c3fa:	3108      	adds	r1, #8
 800c3fc:	f043 0301 	orr.w	r3, r3, #1
 800c400:	6053      	str	r3, [r2, #4]
 800c402:	f7ff fd71 	bl	800bee8 <_free_r>
 800c406:	e72a      	b.n	800c25e <_realloc_r+0x6e>
 800c408:	4641      	mov	r1, r8
 800c40a:	4648      	mov	r0, r9
 800c40c:	f7fd fdaa 	bl	8009f64 <_malloc_r>
 800c410:	4680      	mov	r8, r0
 800c412:	2800      	cmp	r0, #0
 800c414:	f43f af23 	beq.w	800c25e <_realloc_r+0x6e>
 800c418:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c41c:	f1a0 0108 	sub.w	r1, r0, #8
 800c420:	f023 0201 	bic.w	r2, r3, #1
 800c424:	443a      	add	r2, r7
 800c426:	4291      	cmp	r1, r2
 800c428:	f000 80bd 	beq.w	800c5a6 <_realloc_r+0x3b6>
 800c42c:	1f2a      	subs	r2, r5, #4
 800c42e:	2a24      	cmp	r2, #36	; 0x24
 800c430:	d862      	bhi.n	800c4f8 <_realloc_r+0x308>
 800c432:	2a13      	cmp	r2, #19
 800c434:	bf9c      	itt	ls
 800c436:	4603      	movls	r3, r0
 800c438:	4622      	movls	r2, r4
 800c43a:	d91f      	bls.n	800c47c <_realloc_r+0x28c>
 800c43c:	6823      	ldr	r3, [r4, #0]
 800c43e:	2a1b      	cmp	r2, #27
 800c440:	bf98      	it	ls
 800c442:	f104 0208 	addls.w	r2, r4, #8
 800c446:	6003      	str	r3, [r0, #0]
 800c448:	6863      	ldr	r3, [r4, #4]
 800c44a:	6043      	str	r3, [r0, #4]
 800c44c:	bf98      	it	ls
 800c44e:	f100 0308 	addls.w	r3, r0, #8
 800c452:	d913      	bls.n	800c47c <_realloc_r+0x28c>
 800c454:	68a3      	ldr	r3, [r4, #8]
 800c456:	2a24      	cmp	r2, #36	; 0x24
 800c458:	bf14      	ite	ne
 800c45a:	f104 0210 	addne.w	r2, r4, #16
 800c45e:	f104 0218 	addeq.w	r2, r4, #24
 800c462:	6083      	str	r3, [r0, #8]
 800c464:	68e3      	ldr	r3, [r4, #12]
 800c466:	60c3      	str	r3, [r0, #12]
 800c468:	bf11      	iteee	ne
 800c46a:	f100 0310 	addne.w	r3, r0, #16
 800c46e:	6921      	ldreq	r1, [r4, #16]
 800c470:	f100 0318 	addeq.w	r3, r0, #24
 800c474:	6101      	streq	r1, [r0, #16]
 800c476:	bf04      	itt	eq
 800c478:	6961      	ldreq	r1, [r4, #20]
 800c47a:	6141      	streq	r1, [r0, #20]
 800c47c:	6811      	ldr	r1, [r2, #0]
 800c47e:	6019      	str	r1, [r3, #0]
 800c480:	6851      	ldr	r1, [r2, #4]
 800c482:	6059      	str	r1, [r3, #4]
 800c484:	6892      	ldr	r2, [r2, #8]
 800c486:	609a      	str	r2, [r3, #8]
 800c488:	4621      	mov	r1, r4
 800c48a:	4648      	mov	r0, r9
 800c48c:	f7ff fd2c 	bl	800bee8 <_free_r>
 800c490:	e6e5      	b.n	800c25e <_realloc_r+0x6e>
 800c492:	4611      	mov	r1, r2
 800c494:	b003      	add	sp, #12
 800c496:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c49a:	f7fd bd63 	b.w	8009f64 <_malloc_r>
 800c49e:	230c      	movs	r3, #12
 800c4a0:	2000      	movs	r0, #0
 800c4a2:	f8c9 3000 	str.w	r3, [r9]
 800c4a6:	e6de      	b.n	800c266 <_realloc_r+0x76>
 800c4a8:	6843      	ldr	r3, [r0, #4]
 800c4aa:	f106 0110 	add.w	r1, r6, #16
 800c4ae:	f023 0e03 	bic.w	lr, r3, #3
 800c4b2:	eb0e 0305 	add.w	r3, lr, r5
 800c4b6:	428b      	cmp	r3, r1
 800c4b8:	bfb8      	it	lt
 800c4ba:	4601      	movlt	r1, r0
 800c4bc:	f6ff aeed 	blt.w	800c29a <_realloc_r+0xaa>
 800c4c0:	4437      	add	r7, r6
 800c4c2:	1b9b      	subs	r3, r3, r6
 800c4c4:	f8ca 7008 	str.w	r7, [sl, #8]
 800c4c8:	f043 0301 	orr.w	r3, r3, #1
 800c4cc:	607b      	str	r3, [r7, #4]
 800c4ce:	4648      	mov	r0, r9
 800c4d0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800c4d4:	f003 0301 	and.w	r3, r3, #1
 800c4d8:	431e      	orrs	r6, r3
 800c4da:	f844 6c04 	str.w	r6, [r4, #-4]
 800c4de:	f7fe f897 	bl	800a610 <__malloc_unlock>
 800c4e2:	4620      	mov	r0, r4
 800c4e4:	e6bf      	b.n	800c266 <_realloc_r+0x76>
 800c4e6:	4621      	mov	r1, r4
 800c4e8:	4640      	mov	r0, r8
 800c4ea:	461d      	mov	r5, r3
 800c4ec:	465f      	mov	r7, fp
 800c4ee:	f7ff fdc7 	bl	800c080 <memmove>
 800c4f2:	f8db 0004 	ldr.w	r0, [fp, #4]
 800c4f6:	e6a4      	b.n	800c242 <_realloc_r+0x52>
 800c4f8:	4621      	mov	r1, r4
 800c4fa:	f7ff fdc1 	bl	800c080 <memmove>
 800c4fe:	e7c3      	b.n	800c488 <_realloc_r+0x298>
 800c500:	f106 0110 	add.w	r1, r6, #16
 800c504:	eb0e 0c03 	add.w	ip, lr, r3
 800c508:	458c      	cmp	ip, r1
 800c50a:	f6ff af2b 	blt.w	800c364 <_realloc_r+0x174>
 800c50e:	46d8      	mov	r8, fp
 800c510:	f8db 300c 	ldr.w	r3, [fp, #12]
 800c514:	1f2a      	subs	r2, r5, #4
 800c516:	f858 1f08 	ldr.w	r1, [r8, #8]!
 800c51a:	2a24      	cmp	r2, #36	; 0x24
 800c51c:	60cb      	str	r3, [r1, #12]
 800c51e:	6099      	str	r1, [r3, #8]
 800c520:	d852      	bhi.n	800c5c8 <_realloc_r+0x3d8>
 800c522:	2a13      	cmp	r2, #19
 800c524:	bf98      	it	ls
 800c526:	4643      	movls	r3, r8
 800c528:	d922      	bls.n	800c570 <_realloc_r+0x380>
 800c52a:	6823      	ldr	r3, [r4, #0]
 800c52c:	2a1b      	cmp	r2, #27
 800c52e:	f8cb 3008 	str.w	r3, [fp, #8]
 800c532:	6863      	ldr	r3, [r4, #4]
 800c534:	bf98      	it	ls
 800c536:	3408      	addls	r4, #8
 800c538:	f8cb 300c 	str.w	r3, [fp, #12]
 800c53c:	bf98      	it	ls
 800c53e:	f10b 0310 	addls.w	r3, fp, #16
 800c542:	d915      	bls.n	800c570 <_realloc_r+0x380>
 800c544:	68a3      	ldr	r3, [r4, #8]
 800c546:	2a24      	cmp	r2, #36	; 0x24
 800c548:	f8cb 3010 	str.w	r3, [fp, #16]
 800c54c:	68e3      	ldr	r3, [r4, #12]
 800c54e:	bf18      	it	ne
 800c550:	3410      	addne	r4, #16
 800c552:	f8cb 3014 	str.w	r3, [fp, #20]
 800c556:	bf11      	iteee	ne
 800c558:	f10b 0318 	addne.w	r3, fp, #24
 800c55c:	6922      	ldreq	r2, [r4, #16]
 800c55e:	f10b 0320 	addeq.w	r3, fp, #32
 800c562:	f8cb 2018 	streq.w	r2, [fp, #24]
 800c566:	bf02      	ittt	eq
 800c568:	6962      	ldreq	r2, [r4, #20]
 800c56a:	3418      	addeq	r4, #24
 800c56c:	f8cb 201c 	streq.w	r2, [fp, #28]
 800c570:	6822      	ldr	r2, [r4, #0]
 800c572:	601a      	str	r2, [r3, #0]
 800c574:	6862      	ldr	r2, [r4, #4]
 800c576:	605a      	str	r2, [r3, #4]
 800c578:	68a2      	ldr	r2, [r4, #8]
 800c57a:	609a      	str	r2, [r3, #8]
 800c57c:	eb0b 0306 	add.w	r3, fp, r6
 800c580:	ebc6 020c 	rsb	r2, r6, ip
 800c584:	f8ca 3008 	str.w	r3, [sl, #8]
 800c588:	f042 0201 	orr.w	r2, r2, #1
 800c58c:	605a      	str	r2, [r3, #4]
 800c58e:	4648      	mov	r0, r9
 800c590:	f8db 3004 	ldr.w	r3, [fp, #4]
 800c594:	f003 0301 	and.w	r3, r3, #1
 800c598:	431e      	orrs	r6, r3
 800c59a:	f8cb 6004 	str.w	r6, [fp, #4]
 800c59e:	f7fe f837 	bl	800a610 <__malloc_unlock>
 800c5a2:	4640      	mov	r0, r8
 800c5a4:	e65f      	b.n	800c266 <_realloc_r+0x76>
 800c5a6:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800c5aa:	4618      	mov	r0, r3
 800c5ac:	46a0      	mov	r8, r4
 800c5ae:	f022 0303 	bic.w	r3, r2, #3
 800c5b2:	441d      	add	r5, r3
 800c5b4:	e645      	b.n	800c242 <_realloc_r+0x52>
 800c5b6:	4621      	mov	r1, r4
 800c5b8:	4640      	mov	r0, r8
 800c5ba:	4675      	mov	r5, lr
 800c5bc:	465f      	mov	r7, fp
 800c5be:	f7ff fd5f 	bl	800c080 <memmove>
 800c5c2:	f8db 0004 	ldr.w	r0, [fp, #4]
 800c5c6:	e63c      	b.n	800c242 <_realloc_r+0x52>
 800c5c8:	4621      	mov	r1, r4
 800c5ca:	4640      	mov	r0, r8
 800c5cc:	f8cd c004 	str.w	ip, [sp, #4]
 800c5d0:	f7ff fd56 	bl	800c080 <memmove>
 800c5d4:	f8dd c004 	ldr.w	ip, [sp, #4]
 800c5d8:	e7d0      	b.n	800c57c <_realloc_r+0x38c>
 800c5da:	bf00      	nop

0800c5dc <cleanup_glue>:
 800c5dc:	b538      	push	{r3, r4, r5, lr}
 800c5de:	460c      	mov	r4, r1
 800c5e0:	6809      	ldr	r1, [r1, #0]
 800c5e2:	4605      	mov	r5, r0
 800c5e4:	b109      	cbz	r1, 800c5ea <cleanup_glue+0xe>
 800c5e6:	f7ff fff9 	bl	800c5dc <cleanup_glue>
 800c5ea:	4628      	mov	r0, r5
 800c5ec:	4621      	mov	r1, r4
 800c5ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c5f2:	f7ff bc79 	b.w	800bee8 <_free_r>
 800c5f6:	bf00      	nop

0800c5f8 <_reclaim_reent>:
 800c5f8:	f240 0308 	movw	r3, #8
 800c5fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
 800c600:	b570      	push	{r4, r5, r6, lr}
 800c602:	4605      	mov	r5, r0
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	4298      	cmp	r0, r3
 800c608:	d054      	beq.n	800c6b4 <_reclaim_reent+0xbc>
 800c60a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800c60c:	b1f3      	cbz	r3, 800c64c <_reclaim_reent+0x54>
 800c60e:	68da      	ldr	r2, [r3, #12]
 800c610:	b1ba      	cbz	r2, 800c642 <_reclaim_reent+0x4a>
 800c612:	2300      	movs	r3, #0
 800c614:	461e      	mov	r6, r3
 800c616:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800c61a:	b909      	cbnz	r1, 800c620 <_reclaim_reent+0x28>
 800c61c:	e008      	b.n	800c630 <_reclaim_reent+0x38>
 800c61e:	4621      	mov	r1, r4
 800c620:	680c      	ldr	r4, [r1, #0]
 800c622:	4628      	mov	r0, r5
 800c624:	f7ff fc60 	bl	800bee8 <_free_r>
 800c628:	2c00      	cmp	r4, #0
 800c62a:	d1f8      	bne.n	800c61e <_reclaim_reent+0x26>
 800c62c:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c62e:	68da      	ldr	r2, [r3, #12]
 800c630:	3601      	adds	r6, #1
 800c632:	2e20      	cmp	r6, #32
 800c634:	4633      	mov	r3, r6
 800c636:	d1ee      	bne.n	800c616 <_reclaim_reent+0x1e>
 800c638:	4611      	mov	r1, r2
 800c63a:	4628      	mov	r0, r5
 800c63c:	f7ff fc54 	bl	800bee8 <_free_r>
 800c640:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c642:	6819      	ldr	r1, [r3, #0]
 800c644:	b111      	cbz	r1, 800c64c <_reclaim_reent+0x54>
 800c646:	4628      	mov	r0, r5
 800c648:	f7ff fc4e 	bl	800bee8 <_free_r>
 800c64c:	6969      	ldr	r1, [r5, #20]
 800c64e:	b111      	cbz	r1, 800c656 <_reclaim_reent+0x5e>
 800c650:	4628      	mov	r0, r5
 800c652:	f7ff fc49 	bl	800bee8 <_free_r>
 800c656:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800c658:	b111      	cbz	r1, 800c660 <_reclaim_reent+0x68>
 800c65a:	4628      	mov	r0, r5
 800c65c:	f7ff fc44 	bl	800bee8 <_free_r>
 800c660:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 800c662:	b111      	cbz	r1, 800c66a <_reclaim_reent+0x72>
 800c664:	4628      	mov	r0, r5
 800c666:	f7ff fc3f 	bl	800bee8 <_free_r>
 800c66a:	6be9      	ldr	r1, [r5, #60]	; 0x3c
 800c66c:	b111      	cbz	r1, 800c674 <_reclaim_reent+0x7c>
 800c66e:	4628      	mov	r0, r5
 800c670:	f7ff fc3a 	bl	800bee8 <_free_r>
 800c674:	6c29      	ldr	r1, [r5, #64]	; 0x40
 800c676:	b111      	cbz	r1, 800c67e <_reclaim_reent+0x86>
 800c678:	4628      	mov	r0, r5
 800c67a:	f7ff fc35 	bl	800bee8 <_free_r>
 800c67e:	f8d5 10ec 	ldr.w	r1, [r5, #236]	; 0xec
 800c682:	b111      	cbz	r1, 800c68a <_reclaim_reent+0x92>
 800c684:	4628      	mov	r0, r5
 800c686:	f7ff fc2f 	bl	800bee8 <_free_r>
 800c68a:	f8d5 10e8 	ldr.w	r1, [r5, #232]	; 0xe8
 800c68e:	b111      	cbz	r1, 800c696 <_reclaim_reent+0x9e>
 800c690:	4628      	mov	r0, r5
 800c692:	f7ff fc29 	bl	800bee8 <_free_r>
 800c696:	6cab      	ldr	r3, [r5, #72]	; 0x48
 800c698:	b12b      	cbz	r3, 800c6a6 <_reclaim_reent+0xae>
 800c69a:	f8d3 1088 	ldr.w	r1, [r3, #136]	; 0x88
 800c69e:	b111      	cbz	r1, 800c6a6 <_reclaim_reent+0xae>
 800c6a0:	4628      	mov	r0, r5
 800c6a2:	f7ff fc21 	bl	800bee8 <_free_r>
 800c6a6:	6b69      	ldr	r1, [r5, #52]	; 0x34
 800c6a8:	b111      	cbz	r1, 800c6b0 <_reclaim_reent+0xb8>
 800c6aa:	4628      	mov	r0, r5
 800c6ac:	f7ff fc1c 	bl	800bee8 <_free_r>
 800c6b0:	69ab      	ldr	r3, [r5, #24]
 800c6b2:	b903      	cbnz	r3, 800c6b6 <_reclaim_reent+0xbe>
 800c6b4:	bd70      	pop	{r4, r5, r6, pc}
 800c6b6:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800c6b8:	4628      	mov	r0, r5
 800c6ba:	4798      	blx	r3
 800c6bc:	f8d5 10d8 	ldr.w	r1, [r5, #216]	; 0xd8
 800c6c0:	2900      	cmp	r1, #0
 800c6c2:	d0f7      	beq.n	800c6b4 <_reclaim_reent+0xbc>
 800c6c4:	4628      	mov	r0, r5
 800c6c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800c6ca:	f7ff bf87 	b.w	800c5dc <cleanup_glue>
 800c6ce:	bf00      	nop

0800c6d0 <__aeabi_uidiv>:
 800c6d0:	1e4a      	subs	r2, r1, #1
 800c6d2:	bf08      	it	eq
 800c6d4:	4770      	bxeq	lr
 800c6d6:	f0c0 8124 	bcc.w	800c922 <__aeabi_uidiv+0x252>
 800c6da:	4288      	cmp	r0, r1
 800c6dc:	f240 8116 	bls.w	800c90c <__aeabi_uidiv+0x23c>
 800c6e0:	4211      	tst	r1, r2
 800c6e2:	f000 8117 	beq.w	800c914 <__aeabi_uidiv+0x244>
 800c6e6:	fab0 f380 	clz	r3, r0
 800c6ea:	fab1 f281 	clz	r2, r1
 800c6ee:	eba2 0303 	sub.w	r3, r2, r3
 800c6f2:	f1c3 031f 	rsb	r3, r3, #31
 800c6f6:	a204      	add	r2, pc, #16	; (adr r2, 800c708 <__aeabi_uidiv+0x38>)
 800c6f8:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 800c6fc:	f04f 0200 	mov.w	r2, #0
 800c700:	469f      	mov	pc, r3
 800c702:	bf00      	nop
 800c704:	f3af 8000 	nop.w
 800c708:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
 800c70c:	bf00      	nop
 800c70e:	eb42 0202 	adc.w	r2, r2, r2
 800c712:	bf28      	it	cs
 800c714:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
 800c718:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
 800c71c:	bf00      	nop
 800c71e:	eb42 0202 	adc.w	r2, r2, r2
 800c722:	bf28      	it	cs
 800c724:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
 800c728:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
 800c72c:	bf00      	nop
 800c72e:	eb42 0202 	adc.w	r2, r2, r2
 800c732:	bf28      	it	cs
 800c734:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
 800c738:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
 800c73c:	bf00      	nop
 800c73e:	eb42 0202 	adc.w	r2, r2, r2
 800c742:	bf28      	it	cs
 800c744:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
 800c748:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
 800c74c:	bf00      	nop
 800c74e:	eb42 0202 	adc.w	r2, r2, r2
 800c752:	bf28      	it	cs
 800c754:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
 800c758:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
 800c75c:	bf00      	nop
 800c75e:	eb42 0202 	adc.w	r2, r2, r2
 800c762:	bf28      	it	cs
 800c764:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
 800c768:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
 800c76c:	bf00      	nop
 800c76e:	eb42 0202 	adc.w	r2, r2, r2
 800c772:	bf28      	it	cs
 800c774:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
 800c778:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
 800c77c:	bf00      	nop
 800c77e:	eb42 0202 	adc.w	r2, r2, r2
 800c782:	bf28      	it	cs
 800c784:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
 800c788:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
 800c78c:	bf00      	nop
 800c78e:	eb42 0202 	adc.w	r2, r2, r2
 800c792:	bf28      	it	cs
 800c794:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
 800c798:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
 800c79c:	bf00      	nop
 800c79e:	eb42 0202 	adc.w	r2, r2, r2
 800c7a2:	bf28      	it	cs
 800c7a4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
 800c7a8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 800c7ac:	bf00      	nop
 800c7ae:	eb42 0202 	adc.w	r2, r2, r2
 800c7b2:	bf28      	it	cs
 800c7b4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
 800c7b8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
 800c7bc:	bf00      	nop
 800c7be:	eb42 0202 	adc.w	r2, r2, r2
 800c7c2:	bf28      	it	cs
 800c7c4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
 800c7c8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
 800c7cc:	bf00      	nop
 800c7ce:	eb42 0202 	adc.w	r2, r2, r2
 800c7d2:	bf28      	it	cs
 800c7d4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
 800c7d8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
 800c7dc:	bf00      	nop
 800c7de:	eb42 0202 	adc.w	r2, r2, r2
 800c7e2:	bf28      	it	cs
 800c7e4:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
 800c7e8:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
 800c7ec:	bf00      	nop
 800c7ee:	eb42 0202 	adc.w	r2, r2, r2
 800c7f2:	bf28      	it	cs
 800c7f4:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
 800c7f8:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
 800c7fc:	bf00      	nop
 800c7fe:	eb42 0202 	adc.w	r2, r2, r2
 800c802:	bf28      	it	cs
 800c804:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
 800c808:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
 800c80c:	bf00      	nop
 800c80e:	eb42 0202 	adc.w	r2, r2, r2
 800c812:	bf28      	it	cs
 800c814:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
 800c818:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
 800c81c:	bf00      	nop
 800c81e:	eb42 0202 	adc.w	r2, r2, r2
 800c822:	bf28      	it	cs
 800c824:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
 800c828:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
 800c82c:	bf00      	nop
 800c82e:	eb42 0202 	adc.w	r2, r2, r2
 800c832:	bf28      	it	cs
 800c834:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
 800c838:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
 800c83c:	bf00      	nop
 800c83e:	eb42 0202 	adc.w	r2, r2, r2
 800c842:	bf28      	it	cs
 800c844:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
 800c848:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
 800c84c:	bf00      	nop
 800c84e:	eb42 0202 	adc.w	r2, r2, r2
 800c852:	bf28      	it	cs
 800c854:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
 800c858:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
 800c85c:	bf00      	nop
 800c85e:	eb42 0202 	adc.w	r2, r2, r2
 800c862:	bf28      	it	cs
 800c864:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
 800c868:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
 800c86c:	bf00      	nop
 800c86e:	eb42 0202 	adc.w	r2, r2, r2
 800c872:	bf28      	it	cs
 800c874:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
 800c878:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
 800c87c:	bf00      	nop
 800c87e:	eb42 0202 	adc.w	r2, r2, r2
 800c882:	bf28      	it	cs
 800c884:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
 800c888:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
 800c88c:	bf00      	nop
 800c88e:	eb42 0202 	adc.w	r2, r2, r2
 800c892:	bf28      	it	cs
 800c894:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
 800c898:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
 800c89c:	bf00      	nop
 800c89e:	eb42 0202 	adc.w	r2, r2, r2
 800c8a2:	bf28      	it	cs
 800c8a4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
 800c8a8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
 800c8ac:	bf00      	nop
 800c8ae:	eb42 0202 	adc.w	r2, r2, r2
 800c8b2:	bf28      	it	cs
 800c8b4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
 800c8b8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
 800c8bc:	bf00      	nop
 800c8be:	eb42 0202 	adc.w	r2, r2, r2
 800c8c2:	bf28      	it	cs
 800c8c4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
 800c8c8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 800c8cc:	bf00      	nop
 800c8ce:	eb42 0202 	adc.w	r2, r2, r2
 800c8d2:	bf28      	it	cs
 800c8d4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
 800c8d8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
 800c8dc:	bf00      	nop
 800c8de:	eb42 0202 	adc.w	r2, r2, r2
 800c8e2:	bf28      	it	cs
 800c8e4:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
 800c8e8:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 800c8ec:	bf00      	nop
 800c8ee:	eb42 0202 	adc.w	r2, r2, r2
 800c8f2:	bf28      	it	cs
 800c8f4:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
 800c8f8:	ebb0 0f01 	cmp.w	r0, r1
 800c8fc:	bf00      	nop
 800c8fe:	eb42 0202 	adc.w	r2, r2, r2
 800c902:	bf28      	it	cs
 800c904:	eba0 0001 	subcs.w	r0, r0, r1
 800c908:	4610      	mov	r0, r2
 800c90a:	4770      	bx	lr
 800c90c:	bf0c      	ite	eq
 800c90e:	2001      	moveq	r0, #1
 800c910:	2000      	movne	r0, #0
 800c912:	4770      	bx	lr
 800c914:	fab1 f281 	clz	r2, r1
 800c918:	f1c2 021f 	rsb	r2, r2, #31
 800c91c:	fa20 f002 	lsr.w	r0, r0, r2
 800c920:	4770      	bx	lr
 800c922:	b108      	cbz	r0, 800c928 <__aeabi_uidiv+0x258>
 800c924:	f04f 30ff 	mov.w	r0, #4294967295
 800c928:	f000 b80e 	b.w	800c948 <__aeabi_idiv0>

0800c92c <__aeabi_uidivmod>:
 800c92c:	2900      	cmp	r1, #0
 800c92e:	d0f8      	beq.n	800c922 <__aeabi_uidiv+0x252>
 800c930:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 800c934:	f7ff fecc 	bl	800c6d0 <__aeabi_uidiv>
 800c938:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 800c93c:	fb02 f300 	mul.w	r3, r2, r0
 800c940:	eba1 0103 	sub.w	r1, r1, r3
 800c944:	4770      	bx	lr
 800c946:	bf00      	nop

0800c948 <__aeabi_idiv0>:
 800c948:	4770      	bx	lr
 800c94a:	bf00      	nop

0800c94c <__aeabi_drsub>:
 800c94c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800c950:	e002      	b.n	800c958 <__adddf3>
 800c952:	bf00      	nop

0800c954 <__aeabi_dsub>:
 800c954:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800c958 <__adddf3>:
 800c958:	b530      	push	{r4, r5, lr}
 800c95a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800c95e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800c962:	ea94 0f05 	teq	r4, r5
 800c966:	bf08      	it	eq
 800c968:	ea90 0f02 	teqeq	r0, r2
 800c96c:	bf1f      	itttt	ne
 800c96e:	ea54 0c00 	orrsne.w	ip, r4, r0
 800c972:	ea55 0c02 	orrsne.w	ip, r5, r2
 800c976:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800c97a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800c97e:	f000 80e2 	beq.w	800cb46 <__adddf3+0x1ee>
 800c982:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800c986:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800c98a:	bfb8      	it	lt
 800c98c:	426d      	neglt	r5, r5
 800c98e:	dd0c      	ble.n	800c9aa <__adddf3+0x52>
 800c990:	442c      	add	r4, r5
 800c992:	ea80 0202 	eor.w	r2, r0, r2
 800c996:	ea81 0303 	eor.w	r3, r1, r3
 800c99a:	ea82 0000 	eor.w	r0, r2, r0
 800c99e:	ea83 0101 	eor.w	r1, r3, r1
 800c9a2:	ea80 0202 	eor.w	r2, r0, r2
 800c9a6:	ea81 0303 	eor.w	r3, r1, r3
 800c9aa:	2d36      	cmp	r5, #54	; 0x36
 800c9ac:	bf88      	it	hi
 800c9ae:	bd30      	pophi	{r4, r5, pc}
 800c9b0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800c9b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800c9b8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800c9bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800c9c0:	d002      	beq.n	800c9c8 <__adddf3+0x70>
 800c9c2:	4240      	negs	r0, r0
 800c9c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c9c8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800c9cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800c9d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800c9d4:	d002      	beq.n	800c9dc <__adddf3+0x84>
 800c9d6:	4252      	negs	r2, r2
 800c9d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800c9dc:	ea94 0f05 	teq	r4, r5
 800c9e0:	f000 80a7 	beq.w	800cb32 <__adddf3+0x1da>
 800c9e4:	f1a4 0401 	sub.w	r4, r4, #1
 800c9e8:	f1d5 0e20 	rsbs	lr, r5, #32
 800c9ec:	db0d      	blt.n	800ca0a <__adddf3+0xb2>
 800c9ee:	fa02 fc0e 	lsl.w	ip, r2, lr
 800c9f2:	fa22 f205 	lsr.w	r2, r2, r5
 800c9f6:	1880      	adds	r0, r0, r2
 800c9f8:	f141 0100 	adc.w	r1, r1, #0
 800c9fc:	fa03 f20e 	lsl.w	r2, r3, lr
 800ca00:	1880      	adds	r0, r0, r2
 800ca02:	fa43 f305 	asr.w	r3, r3, r5
 800ca06:	4159      	adcs	r1, r3
 800ca08:	e00e      	b.n	800ca28 <__adddf3+0xd0>
 800ca0a:	f1a5 0520 	sub.w	r5, r5, #32
 800ca0e:	f10e 0e20 	add.w	lr, lr, #32
 800ca12:	2a01      	cmp	r2, #1
 800ca14:	fa03 fc0e 	lsl.w	ip, r3, lr
 800ca18:	bf28      	it	cs
 800ca1a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800ca1e:	fa43 f305 	asr.w	r3, r3, r5
 800ca22:	18c0      	adds	r0, r0, r3
 800ca24:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800ca28:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800ca2c:	d507      	bpl.n	800ca3e <__adddf3+0xe6>
 800ca2e:	f04f 0e00 	mov.w	lr, #0
 800ca32:	f1dc 0c00 	rsbs	ip, ip, #0
 800ca36:	eb7e 0000 	sbcs.w	r0, lr, r0
 800ca3a:	eb6e 0101 	sbc.w	r1, lr, r1
 800ca3e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800ca42:	d31b      	bcc.n	800ca7c <__adddf3+0x124>
 800ca44:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800ca48:	d30c      	bcc.n	800ca64 <__adddf3+0x10c>
 800ca4a:	0849      	lsrs	r1, r1, #1
 800ca4c:	ea5f 0030 	movs.w	r0, r0, rrx
 800ca50:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800ca54:	f104 0401 	add.w	r4, r4, #1
 800ca58:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800ca5c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800ca60:	f080 809a 	bcs.w	800cb98 <__adddf3+0x240>
 800ca64:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800ca68:	bf08      	it	eq
 800ca6a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800ca6e:	f150 0000 	adcs.w	r0, r0, #0
 800ca72:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800ca76:	ea41 0105 	orr.w	r1, r1, r5
 800ca7a:	bd30      	pop	{r4, r5, pc}
 800ca7c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800ca80:	4140      	adcs	r0, r0
 800ca82:	eb41 0101 	adc.w	r1, r1, r1
 800ca86:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800ca8a:	f1a4 0401 	sub.w	r4, r4, #1
 800ca8e:	d1e9      	bne.n	800ca64 <__adddf3+0x10c>
 800ca90:	f091 0f00 	teq	r1, #0
 800ca94:	bf04      	itt	eq
 800ca96:	4601      	moveq	r1, r0
 800ca98:	2000      	moveq	r0, #0
 800ca9a:	fab1 f381 	clz	r3, r1
 800ca9e:	bf08      	it	eq
 800caa0:	3320      	addeq	r3, #32
 800caa2:	f1a3 030b 	sub.w	r3, r3, #11
 800caa6:	f1b3 0220 	subs.w	r2, r3, #32
 800caaa:	da0c      	bge.n	800cac6 <__adddf3+0x16e>
 800caac:	320c      	adds	r2, #12
 800caae:	dd08      	ble.n	800cac2 <__adddf3+0x16a>
 800cab0:	f102 0c14 	add.w	ip, r2, #20
 800cab4:	f1c2 020c 	rsb	r2, r2, #12
 800cab8:	fa01 f00c 	lsl.w	r0, r1, ip
 800cabc:	fa21 f102 	lsr.w	r1, r1, r2
 800cac0:	e00c      	b.n	800cadc <__adddf3+0x184>
 800cac2:	f102 0214 	add.w	r2, r2, #20
 800cac6:	bfd8      	it	le
 800cac8:	f1c2 0c20 	rsble	ip, r2, #32
 800cacc:	fa01 f102 	lsl.w	r1, r1, r2
 800cad0:	fa20 fc0c 	lsr.w	ip, r0, ip
 800cad4:	bfdc      	itt	le
 800cad6:	ea41 010c 	orrle.w	r1, r1, ip
 800cada:	4090      	lslle	r0, r2
 800cadc:	1ae4      	subs	r4, r4, r3
 800cade:	bfa2      	ittt	ge
 800cae0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800cae4:	4329      	orrge	r1, r5
 800cae6:	bd30      	popge	{r4, r5, pc}
 800cae8:	ea6f 0404 	mvn.w	r4, r4
 800caec:	3c1f      	subs	r4, #31
 800caee:	da1c      	bge.n	800cb2a <__adddf3+0x1d2>
 800caf0:	340c      	adds	r4, #12
 800caf2:	dc0e      	bgt.n	800cb12 <__adddf3+0x1ba>
 800caf4:	f104 0414 	add.w	r4, r4, #20
 800caf8:	f1c4 0220 	rsb	r2, r4, #32
 800cafc:	fa20 f004 	lsr.w	r0, r0, r4
 800cb00:	fa01 f302 	lsl.w	r3, r1, r2
 800cb04:	ea40 0003 	orr.w	r0, r0, r3
 800cb08:	fa21 f304 	lsr.w	r3, r1, r4
 800cb0c:	ea45 0103 	orr.w	r1, r5, r3
 800cb10:	bd30      	pop	{r4, r5, pc}
 800cb12:	f1c4 040c 	rsb	r4, r4, #12
 800cb16:	f1c4 0220 	rsb	r2, r4, #32
 800cb1a:	fa20 f002 	lsr.w	r0, r0, r2
 800cb1e:	fa01 f304 	lsl.w	r3, r1, r4
 800cb22:	ea40 0003 	orr.w	r0, r0, r3
 800cb26:	4629      	mov	r1, r5
 800cb28:	bd30      	pop	{r4, r5, pc}
 800cb2a:	fa21 f004 	lsr.w	r0, r1, r4
 800cb2e:	4629      	mov	r1, r5
 800cb30:	bd30      	pop	{r4, r5, pc}
 800cb32:	f094 0f00 	teq	r4, #0
 800cb36:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800cb3a:	bf06      	itte	eq
 800cb3c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800cb40:	3401      	addeq	r4, #1
 800cb42:	3d01      	subne	r5, #1
 800cb44:	e74e      	b.n	800c9e4 <__adddf3+0x8c>
 800cb46:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800cb4a:	bf18      	it	ne
 800cb4c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800cb50:	d029      	beq.n	800cba6 <__adddf3+0x24e>
 800cb52:	ea94 0f05 	teq	r4, r5
 800cb56:	bf08      	it	eq
 800cb58:	ea90 0f02 	teqeq	r0, r2
 800cb5c:	d005      	beq.n	800cb6a <__adddf3+0x212>
 800cb5e:	ea54 0c00 	orrs.w	ip, r4, r0
 800cb62:	bf04      	itt	eq
 800cb64:	4619      	moveq	r1, r3
 800cb66:	4610      	moveq	r0, r2
 800cb68:	bd30      	pop	{r4, r5, pc}
 800cb6a:	ea91 0f03 	teq	r1, r3
 800cb6e:	bf1e      	ittt	ne
 800cb70:	2100      	movne	r1, #0
 800cb72:	2000      	movne	r0, #0
 800cb74:	bd30      	popne	{r4, r5, pc}
 800cb76:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800cb7a:	d105      	bne.n	800cb88 <__adddf3+0x230>
 800cb7c:	0040      	lsls	r0, r0, #1
 800cb7e:	4149      	adcs	r1, r1
 800cb80:	bf28      	it	cs
 800cb82:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800cb86:	bd30      	pop	{r4, r5, pc}
 800cb88:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800cb8c:	bf3c      	itt	cc
 800cb8e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800cb92:	bd30      	popcc	{r4, r5, pc}
 800cb94:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800cb98:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800cb9c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cba0:	f04f 0000 	mov.w	r0, #0
 800cba4:	bd30      	pop	{r4, r5, pc}
 800cba6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800cbaa:	bf1a      	itte	ne
 800cbac:	4619      	movne	r1, r3
 800cbae:	4610      	movne	r0, r2
 800cbb0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800cbb4:	bf1c      	itt	ne
 800cbb6:	460b      	movne	r3, r1
 800cbb8:	4602      	movne	r2, r0
 800cbba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800cbbe:	bf06      	itte	eq
 800cbc0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800cbc4:	ea91 0f03 	teqeq	r1, r3
 800cbc8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800cbcc:	bd30      	pop	{r4, r5, pc}
 800cbce:	bf00      	nop

0800cbd0 <__aeabi_ui2d>:
 800cbd0:	f090 0f00 	teq	r0, #0
 800cbd4:	bf04      	itt	eq
 800cbd6:	2100      	moveq	r1, #0
 800cbd8:	4770      	bxeq	lr
 800cbda:	b530      	push	{r4, r5, lr}
 800cbdc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800cbe0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800cbe4:	f04f 0500 	mov.w	r5, #0
 800cbe8:	f04f 0100 	mov.w	r1, #0
 800cbec:	e750      	b.n	800ca90 <__adddf3+0x138>
 800cbee:	bf00      	nop

0800cbf0 <__aeabi_i2d>:
 800cbf0:	f090 0f00 	teq	r0, #0
 800cbf4:	bf04      	itt	eq
 800cbf6:	2100      	moveq	r1, #0
 800cbf8:	4770      	bxeq	lr
 800cbfa:	b530      	push	{r4, r5, lr}
 800cbfc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800cc00:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800cc04:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800cc08:	bf48      	it	mi
 800cc0a:	4240      	negmi	r0, r0
 800cc0c:	f04f 0100 	mov.w	r1, #0
 800cc10:	e73e      	b.n	800ca90 <__adddf3+0x138>
 800cc12:	bf00      	nop

0800cc14 <__aeabi_f2d>:
 800cc14:	0042      	lsls	r2, r0, #1
 800cc16:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800cc1a:	ea4f 0131 	mov.w	r1, r1, rrx
 800cc1e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800cc22:	bf1f      	itttt	ne
 800cc24:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800cc28:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800cc2c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800cc30:	4770      	bxne	lr
 800cc32:	f092 0f00 	teq	r2, #0
 800cc36:	bf14      	ite	ne
 800cc38:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 800cc3c:	4770      	bxeq	lr
 800cc3e:	b530      	push	{r4, r5, lr}
 800cc40:	f44f 7460 	mov.w	r4, #896	; 0x380
 800cc44:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800cc48:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800cc4c:	e720      	b.n	800ca90 <__adddf3+0x138>
 800cc4e:	bf00      	nop

0800cc50 <__aeabi_ul2d>:
 800cc50:	ea50 0201 	orrs.w	r2, r0, r1
 800cc54:	bf08      	it	eq
 800cc56:	4770      	bxeq	lr
 800cc58:	b530      	push	{r4, r5, lr}
 800cc5a:	f04f 0500 	mov.w	r5, #0
 800cc5e:	e00a      	b.n	800cc76 <__aeabi_l2d+0x16>

0800cc60 <__aeabi_l2d>:
 800cc60:	ea50 0201 	orrs.w	r2, r0, r1
 800cc64:	bf08      	it	eq
 800cc66:	4770      	bxeq	lr
 800cc68:	b530      	push	{r4, r5, lr}
 800cc6a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800cc6e:	d502      	bpl.n	800cc76 <__aeabi_l2d+0x16>
 800cc70:	4240      	negs	r0, r0
 800cc72:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800cc76:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800cc7a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800cc7e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800cc82:	f43f aedc 	beq.w	800ca3e <__adddf3+0xe6>
 800cc86:	f04f 0203 	mov.w	r2, #3
 800cc8a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800cc8e:	bf18      	it	ne
 800cc90:	3203      	addne	r2, #3
 800cc92:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800cc96:	bf18      	it	ne
 800cc98:	3203      	addne	r2, #3
 800cc9a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800cc9e:	f1c2 0320 	rsb	r3, r2, #32
 800cca2:	fa00 fc03 	lsl.w	ip, r0, r3
 800cca6:	fa20 f002 	lsr.w	r0, r0, r2
 800ccaa:	fa01 fe03 	lsl.w	lr, r1, r3
 800ccae:	ea40 000e 	orr.w	r0, r0, lr
 800ccb2:	fa21 f102 	lsr.w	r1, r1, r2
 800ccb6:	4414      	add	r4, r2
 800ccb8:	e6c1      	b.n	800ca3e <__adddf3+0xe6>
 800ccba:	bf00      	nop

0800ccbc <__aeabi_dmul>:
 800ccbc:	b570      	push	{r4, r5, r6, lr}
 800ccbe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800ccc2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800ccc6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800ccca:	bf1d      	ittte	ne
 800cccc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800ccd0:	ea94 0f0c 	teqne	r4, ip
 800ccd4:	ea95 0f0c 	teqne	r5, ip
 800ccd8:	f000 f8de 	bleq	800ce98 <__aeabi_dmul+0x1dc>
 800ccdc:	442c      	add	r4, r5
 800ccde:	ea81 0603 	eor.w	r6, r1, r3
 800cce2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800cce6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800ccea:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800ccee:	bf18      	it	ne
 800ccf0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800ccf4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800ccf8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ccfc:	d038      	beq.n	800cd70 <__aeabi_dmul+0xb4>
 800ccfe:	fba0 ce02 	umull	ip, lr, r0, r2
 800cd02:	f04f 0500 	mov.w	r5, #0
 800cd06:	fbe1 e502 	umlal	lr, r5, r1, r2
 800cd0a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800cd0e:	fbe0 e503 	umlal	lr, r5, r0, r3
 800cd12:	f04f 0600 	mov.w	r6, #0
 800cd16:	fbe1 5603 	umlal	r5, r6, r1, r3
 800cd1a:	f09c 0f00 	teq	ip, #0
 800cd1e:	bf18      	it	ne
 800cd20:	f04e 0e01 	orrne.w	lr, lr, #1
 800cd24:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800cd28:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800cd2c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800cd30:	d204      	bcs.n	800cd3c <__aeabi_dmul+0x80>
 800cd32:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800cd36:	416d      	adcs	r5, r5
 800cd38:	eb46 0606 	adc.w	r6, r6, r6
 800cd3c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800cd40:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800cd44:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800cd48:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800cd4c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800cd50:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800cd54:	bf88      	it	hi
 800cd56:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800cd5a:	d81e      	bhi.n	800cd9a <__aeabi_dmul+0xde>
 800cd5c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800cd60:	bf08      	it	eq
 800cd62:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800cd66:	f150 0000 	adcs.w	r0, r0, #0
 800cd6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800cd6e:	bd70      	pop	{r4, r5, r6, pc}
 800cd70:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 800cd74:	ea46 0101 	orr.w	r1, r6, r1
 800cd78:	ea40 0002 	orr.w	r0, r0, r2
 800cd7c:	ea81 0103 	eor.w	r1, r1, r3
 800cd80:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800cd84:	bfc2      	ittt	gt
 800cd86:	ebd4 050c 	rsbsgt	r5, r4, ip
 800cd8a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800cd8e:	bd70      	popgt	{r4, r5, r6, pc}
 800cd90:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800cd94:	f04f 0e00 	mov.w	lr, #0
 800cd98:	3c01      	subs	r4, #1
 800cd9a:	f300 80ab 	bgt.w	800cef4 <__aeabi_dmul+0x238>
 800cd9e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800cda2:	bfde      	ittt	le
 800cda4:	2000      	movle	r0, #0
 800cda6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800cdaa:	bd70      	pople	{r4, r5, r6, pc}
 800cdac:	f1c4 0400 	rsb	r4, r4, #0
 800cdb0:	3c20      	subs	r4, #32
 800cdb2:	da35      	bge.n	800ce20 <__aeabi_dmul+0x164>
 800cdb4:	340c      	adds	r4, #12
 800cdb6:	dc1b      	bgt.n	800cdf0 <__aeabi_dmul+0x134>
 800cdb8:	f104 0414 	add.w	r4, r4, #20
 800cdbc:	f1c4 0520 	rsb	r5, r4, #32
 800cdc0:	fa00 f305 	lsl.w	r3, r0, r5
 800cdc4:	fa20 f004 	lsr.w	r0, r0, r4
 800cdc8:	fa01 f205 	lsl.w	r2, r1, r5
 800cdcc:	ea40 0002 	orr.w	r0, r0, r2
 800cdd0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 800cdd4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800cdd8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800cddc:	fa21 f604 	lsr.w	r6, r1, r4
 800cde0:	eb42 0106 	adc.w	r1, r2, r6
 800cde4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800cde8:	bf08      	it	eq
 800cdea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800cdee:	bd70      	pop	{r4, r5, r6, pc}
 800cdf0:	f1c4 040c 	rsb	r4, r4, #12
 800cdf4:	f1c4 0520 	rsb	r5, r4, #32
 800cdf8:	fa00 f304 	lsl.w	r3, r0, r4
 800cdfc:	fa20 f005 	lsr.w	r0, r0, r5
 800ce00:	fa01 f204 	lsl.w	r2, r1, r4
 800ce04:	ea40 0002 	orr.w	r0, r0, r2
 800ce08:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800ce0c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800ce10:	f141 0100 	adc.w	r1, r1, #0
 800ce14:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800ce18:	bf08      	it	eq
 800ce1a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800ce1e:	bd70      	pop	{r4, r5, r6, pc}
 800ce20:	f1c4 0520 	rsb	r5, r4, #32
 800ce24:	fa00 f205 	lsl.w	r2, r0, r5
 800ce28:	ea4e 0e02 	orr.w	lr, lr, r2
 800ce2c:	fa20 f304 	lsr.w	r3, r0, r4
 800ce30:	fa01 f205 	lsl.w	r2, r1, r5
 800ce34:	ea43 0302 	orr.w	r3, r3, r2
 800ce38:	fa21 f004 	lsr.w	r0, r1, r4
 800ce3c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800ce40:	fa21 f204 	lsr.w	r2, r1, r4
 800ce44:	ea20 0002 	bic.w	r0, r0, r2
 800ce48:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800ce4c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800ce50:	bf08      	it	eq
 800ce52:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800ce56:	bd70      	pop	{r4, r5, r6, pc}
 800ce58:	f094 0f00 	teq	r4, #0
 800ce5c:	d10f      	bne.n	800ce7e <__aeabi_dmul+0x1c2>
 800ce5e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800ce62:	0040      	lsls	r0, r0, #1
 800ce64:	eb41 0101 	adc.w	r1, r1, r1
 800ce68:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800ce6c:	bf08      	it	eq
 800ce6e:	3c01      	subeq	r4, #1
 800ce70:	d0f7      	beq.n	800ce62 <__aeabi_dmul+0x1a6>
 800ce72:	ea41 0106 	orr.w	r1, r1, r6
 800ce76:	f095 0f00 	teq	r5, #0
 800ce7a:	bf18      	it	ne
 800ce7c:	4770      	bxne	lr
 800ce7e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800ce82:	0052      	lsls	r2, r2, #1
 800ce84:	eb43 0303 	adc.w	r3, r3, r3
 800ce88:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800ce8c:	bf08      	it	eq
 800ce8e:	3d01      	subeq	r5, #1
 800ce90:	d0f7      	beq.n	800ce82 <__aeabi_dmul+0x1c6>
 800ce92:	ea43 0306 	orr.w	r3, r3, r6
 800ce96:	4770      	bx	lr
 800ce98:	ea94 0f0c 	teq	r4, ip
 800ce9c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800cea0:	bf18      	it	ne
 800cea2:	ea95 0f0c 	teqne	r5, ip
 800cea6:	d00c      	beq.n	800cec2 <__aeabi_dmul+0x206>
 800cea8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800ceac:	bf18      	it	ne
 800ceae:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800ceb2:	d1d1      	bne.n	800ce58 <__aeabi_dmul+0x19c>
 800ceb4:	ea81 0103 	eor.w	r1, r1, r3
 800ceb8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800cebc:	f04f 0000 	mov.w	r0, #0
 800cec0:	bd70      	pop	{r4, r5, r6, pc}
 800cec2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800cec6:	bf06      	itte	eq
 800cec8:	4610      	moveq	r0, r2
 800ceca:	4619      	moveq	r1, r3
 800cecc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800ced0:	d019      	beq.n	800cf06 <__aeabi_dmul+0x24a>
 800ced2:	ea94 0f0c 	teq	r4, ip
 800ced6:	d102      	bne.n	800cede <__aeabi_dmul+0x222>
 800ced8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800cedc:	d113      	bne.n	800cf06 <__aeabi_dmul+0x24a>
 800cede:	ea95 0f0c 	teq	r5, ip
 800cee2:	d105      	bne.n	800cef0 <__aeabi_dmul+0x234>
 800cee4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800cee8:	bf1c      	itt	ne
 800ceea:	4610      	movne	r0, r2
 800ceec:	4619      	movne	r1, r3
 800ceee:	d10a      	bne.n	800cf06 <__aeabi_dmul+0x24a>
 800cef0:	ea81 0103 	eor.w	r1, r1, r3
 800cef4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800cef8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800cefc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800cf00:	f04f 0000 	mov.w	r0, #0
 800cf04:	bd70      	pop	{r4, r5, r6, pc}
 800cf06:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800cf0a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800cf0e:	bd70      	pop	{r4, r5, r6, pc}

0800cf10 <__aeabi_ddiv>:
 800cf10:	b570      	push	{r4, r5, r6, lr}
 800cf12:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800cf16:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800cf1a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800cf1e:	bf1d      	ittte	ne
 800cf20:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800cf24:	ea94 0f0c 	teqne	r4, ip
 800cf28:	ea95 0f0c 	teqne	r5, ip
 800cf2c:	f000 f8a7 	bleq	800d07e <__aeabi_ddiv+0x16e>
 800cf30:	eba4 0405 	sub.w	r4, r4, r5
 800cf34:	ea81 0e03 	eor.w	lr, r1, r3
 800cf38:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800cf3c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800cf40:	f000 8088 	beq.w	800d054 <__aeabi_ddiv+0x144>
 800cf44:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800cf48:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800cf4c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800cf50:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800cf54:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800cf58:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800cf5c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800cf60:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800cf64:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800cf68:	429d      	cmp	r5, r3
 800cf6a:	bf08      	it	eq
 800cf6c:	4296      	cmpeq	r6, r2
 800cf6e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800cf72:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800cf76:	d202      	bcs.n	800cf7e <__aeabi_ddiv+0x6e>
 800cf78:	085b      	lsrs	r3, r3, #1
 800cf7a:	ea4f 0232 	mov.w	r2, r2, rrx
 800cf7e:	1ab6      	subs	r6, r6, r2
 800cf80:	eb65 0503 	sbc.w	r5, r5, r3
 800cf84:	085b      	lsrs	r3, r3, #1
 800cf86:	ea4f 0232 	mov.w	r2, r2, rrx
 800cf8a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800cf8e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800cf92:	ebb6 0e02 	subs.w	lr, r6, r2
 800cf96:	eb75 0e03 	sbcs.w	lr, r5, r3
 800cf9a:	bf22      	ittt	cs
 800cf9c:	1ab6      	subcs	r6, r6, r2
 800cf9e:	4675      	movcs	r5, lr
 800cfa0:	ea40 000c 	orrcs.w	r0, r0, ip
 800cfa4:	085b      	lsrs	r3, r3, #1
 800cfa6:	ea4f 0232 	mov.w	r2, r2, rrx
 800cfaa:	ebb6 0e02 	subs.w	lr, r6, r2
 800cfae:	eb75 0e03 	sbcs.w	lr, r5, r3
 800cfb2:	bf22      	ittt	cs
 800cfb4:	1ab6      	subcs	r6, r6, r2
 800cfb6:	4675      	movcs	r5, lr
 800cfb8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800cfbc:	085b      	lsrs	r3, r3, #1
 800cfbe:	ea4f 0232 	mov.w	r2, r2, rrx
 800cfc2:	ebb6 0e02 	subs.w	lr, r6, r2
 800cfc6:	eb75 0e03 	sbcs.w	lr, r5, r3
 800cfca:	bf22      	ittt	cs
 800cfcc:	1ab6      	subcs	r6, r6, r2
 800cfce:	4675      	movcs	r5, lr
 800cfd0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800cfd4:	085b      	lsrs	r3, r3, #1
 800cfd6:	ea4f 0232 	mov.w	r2, r2, rrx
 800cfda:	ebb6 0e02 	subs.w	lr, r6, r2
 800cfde:	eb75 0e03 	sbcs.w	lr, r5, r3
 800cfe2:	bf22      	ittt	cs
 800cfe4:	1ab6      	subcs	r6, r6, r2
 800cfe6:	4675      	movcs	r5, lr
 800cfe8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800cfec:	ea55 0e06 	orrs.w	lr, r5, r6
 800cff0:	d018      	beq.n	800d024 <__aeabi_ddiv+0x114>
 800cff2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800cff6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800cffa:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800cffe:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800d002:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800d006:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800d00a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800d00e:	d1c0      	bne.n	800cf92 <__aeabi_ddiv+0x82>
 800d010:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800d014:	d10b      	bne.n	800d02e <__aeabi_ddiv+0x11e>
 800d016:	ea41 0100 	orr.w	r1, r1, r0
 800d01a:	f04f 0000 	mov.w	r0, #0
 800d01e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800d022:	e7b6      	b.n	800cf92 <__aeabi_ddiv+0x82>
 800d024:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800d028:	bf04      	itt	eq
 800d02a:	4301      	orreq	r1, r0
 800d02c:	2000      	moveq	r0, #0
 800d02e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800d032:	bf88      	it	hi
 800d034:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800d038:	f63f aeaf 	bhi.w	800cd9a <__aeabi_dmul+0xde>
 800d03c:	ebb5 0c03 	subs.w	ip, r5, r3
 800d040:	bf04      	itt	eq
 800d042:	ebb6 0c02 	subseq.w	ip, r6, r2
 800d046:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800d04a:	f150 0000 	adcs.w	r0, r0, #0
 800d04e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800d052:	bd70      	pop	{r4, r5, r6, pc}
 800d054:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800d058:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800d05c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800d060:	bfc2      	ittt	gt
 800d062:	ebd4 050c 	rsbsgt	r5, r4, ip
 800d066:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800d06a:	bd70      	popgt	{r4, r5, r6, pc}
 800d06c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800d070:	f04f 0e00 	mov.w	lr, #0
 800d074:	3c01      	subs	r4, #1
 800d076:	e690      	b.n	800cd9a <__aeabi_dmul+0xde>
 800d078:	ea45 0e06 	orr.w	lr, r5, r6
 800d07c:	e68d      	b.n	800cd9a <__aeabi_dmul+0xde>
 800d07e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800d082:	ea94 0f0c 	teq	r4, ip
 800d086:	bf08      	it	eq
 800d088:	ea95 0f0c 	teqeq	r5, ip
 800d08c:	f43f af3b 	beq.w	800cf06 <__aeabi_dmul+0x24a>
 800d090:	ea94 0f0c 	teq	r4, ip
 800d094:	d10a      	bne.n	800d0ac <__aeabi_ddiv+0x19c>
 800d096:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800d09a:	f47f af34 	bne.w	800cf06 <__aeabi_dmul+0x24a>
 800d09e:	ea95 0f0c 	teq	r5, ip
 800d0a2:	f47f af25 	bne.w	800cef0 <__aeabi_dmul+0x234>
 800d0a6:	4610      	mov	r0, r2
 800d0a8:	4619      	mov	r1, r3
 800d0aa:	e72c      	b.n	800cf06 <__aeabi_dmul+0x24a>
 800d0ac:	ea95 0f0c 	teq	r5, ip
 800d0b0:	d106      	bne.n	800d0c0 <__aeabi_ddiv+0x1b0>
 800d0b2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800d0b6:	f43f aefd 	beq.w	800ceb4 <__aeabi_dmul+0x1f8>
 800d0ba:	4610      	mov	r0, r2
 800d0bc:	4619      	mov	r1, r3
 800d0be:	e722      	b.n	800cf06 <__aeabi_dmul+0x24a>
 800d0c0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800d0c4:	bf18      	it	ne
 800d0c6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800d0ca:	f47f aec5 	bne.w	800ce58 <__aeabi_dmul+0x19c>
 800d0ce:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800d0d2:	f47f af0d 	bne.w	800cef0 <__aeabi_dmul+0x234>
 800d0d6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800d0da:	f47f aeeb 	bne.w	800ceb4 <__aeabi_dmul+0x1f8>
 800d0de:	e712      	b.n	800cf06 <__aeabi_dmul+0x24a>

0800d0e0 <__gedf2>:
 800d0e0:	f04f 3cff 	mov.w	ip, #4294967295
 800d0e4:	e006      	b.n	800d0f4 <__cmpdf2+0x4>
 800d0e6:	bf00      	nop

0800d0e8 <__ledf2>:
 800d0e8:	f04f 0c01 	mov.w	ip, #1
 800d0ec:	e002      	b.n	800d0f4 <__cmpdf2+0x4>
 800d0ee:	bf00      	nop

0800d0f0 <__cmpdf2>:
 800d0f0:	f04f 0c01 	mov.w	ip, #1
 800d0f4:	f84d cd04 	str.w	ip, [sp, #-4]!
 800d0f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800d0fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800d100:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800d104:	bf18      	it	ne
 800d106:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800d10a:	d01b      	beq.n	800d144 <__cmpdf2+0x54>
 800d10c:	b001      	add	sp, #4
 800d10e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800d112:	bf0c      	ite	eq
 800d114:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800d118:	ea91 0f03 	teqne	r1, r3
 800d11c:	bf02      	ittt	eq
 800d11e:	ea90 0f02 	teqeq	r0, r2
 800d122:	2000      	moveq	r0, #0
 800d124:	4770      	bxeq	lr
 800d126:	f110 0f00 	cmn.w	r0, #0
 800d12a:	ea91 0f03 	teq	r1, r3
 800d12e:	bf58      	it	pl
 800d130:	4299      	cmppl	r1, r3
 800d132:	bf08      	it	eq
 800d134:	4290      	cmpeq	r0, r2
 800d136:	bf2c      	ite	cs
 800d138:	17d8      	asrcs	r0, r3, #31
 800d13a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800d13e:	f040 0001 	orr.w	r0, r0, #1
 800d142:	4770      	bx	lr
 800d144:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800d148:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800d14c:	d102      	bne.n	800d154 <__cmpdf2+0x64>
 800d14e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800d152:	d107      	bne.n	800d164 <__cmpdf2+0x74>
 800d154:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800d158:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800d15c:	d1d6      	bne.n	800d10c <__cmpdf2+0x1c>
 800d15e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800d162:	d0d3      	beq.n	800d10c <__cmpdf2+0x1c>
 800d164:	f85d 0b04 	ldr.w	r0, [sp], #4
 800d168:	4770      	bx	lr
 800d16a:	bf00      	nop

0800d16c <__aeabi_cdrcmple>:
 800d16c:	4684      	mov	ip, r0
 800d16e:	4610      	mov	r0, r2
 800d170:	4662      	mov	r2, ip
 800d172:	468c      	mov	ip, r1
 800d174:	4619      	mov	r1, r3
 800d176:	4663      	mov	r3, ip
 800d178:	e000      	b.n	800d17c <__aeabi_cdcmpeq>
 800d17a:	bf00      	nop

0800d17c <__aeabi_cdcmpeq>:
 800d17c:	b501      	push	{r0, lr}
 800d17e:	f7ff ffb7 	bl	800d0f0 <__cmpdf2>
 800d182:	2800      	cmp	r0, #0
 800d184:	bf48      	it	mi
 800d186:	f110 0f00 	cmnmi.w	r0, #0
 800d18a:	bd01      	pop	{r0, pc}

0800d18c <__aeabi_dcmpeq>:
 800d18c:	f84d ed08 	str.w	lr, [sp, #-8]!
 800d190:	f7ff fff4 	bl	800d17c <__aeabi_cdcmpeq>
 800d194:	bf0c      	ite	eq
 800d196:	2001      	moveq	r0, #1
 800d198:	2000      	movne	r0, #0
 800d19a:	f85d fb08 	ldr.w	pc, [sp], #8
 800d19e:	bf00      	nop

0800d1a0 <__aeabi_dcmplt>:
 800d1a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 800d1a4:	f7ff ffea 	bl	800d17c <__aeabi_cdcmpeq>
 800d1a8:	bf34      	ite	cc
 800d1aa:	2001      	movcc	r0, #1
 800d1ac:	2000      	movcs	r0, #0
 800d1ae:	f85d fb08 	ldr.w	pc, [sp], #8
 800d1b2:	bf00      	nop

0800d1b4 <__aeabi_dcmple>:
 800d1b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 800d1b8:	f7ff ffe0 	bl	800d17c <__aeabi_cdcmpeq>
 800d1bc:	bf94      	ite	ls
 800d1be:	2001      	movls	r0, #1
 800d1c0:	2000      	movhi	r0, #0
 800d1c2:	f85d fb08 	ldr.w	pc, [sp], #8
 800d1c6:	bf00      	nop

0800d1c8 <__aeabi_dcmpge>:
 800d1c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 800d1cc:	f7ff ffce 	bl	800d16c <__aeabi_cdrcmple>
 800d1d0:	bf94      	ite	ls
 800d1d2:	2001      	movls	r0, #1
 800d1d4:	2000      	movhi	r0, #0
 800d1d6:	f85d fb08 	ldr.w	pc, [sp], #8
 800d1da:	bf00      	nop

0800d1dc <__aeabi_dcmpgt>:
 800d1dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 800d1e0:	f7ff ffc4 	bl	800d16c <__aeabi_cdrcmple>
 800d1e4:	bf34      	ite	cc
 800d1e6:	2001      	movcc	r0, #1
 800d1e8:	2000      	movcs	r0, #0
 800d1ea:	f85d fb08 	ldr.w	pc, [sp], #8
 800d1ee:	bf00      	nop

0800d1f0 <__aeabi_d2iz>:
 800d1f0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800d1f4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800d1f8:	d215      	bcs.n	800d226 <__aeabi_d2iz+0x36>
 800d1fa:	d511      	bpl.n	800d220 <__aeabi_d2iz+0x30>
 800d1fc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800d200:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800d204:	d912      	bls.n	800d22c <__aeabi_d2iz+0x3c>
 800d206:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800d20a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d20e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800d212:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800d216:	fa23 f002 	lsr.w	r0, r3, r2
 800d21a:	bf18      	it	ne
 800d21c:	4240      	negne	r0, r0
 800d21e:	4770      	bx	lr
 800d220:	f04f 0000 	mov.w	r0, #0
 800d224:	4770      	bx	lr
 800d226:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800d22a:	d105      	bne.n	800d238 <__aeabi_d2iz+0x48>
 800d22c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 800d230:	bf08      	it	eq
 800d232:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800d236:	4770      	bx	lr
 800d238:	f04f 0000 	mov.w	r0, #0
 800d23c:	4770      	bx	lr
 800d23e:	bf00      	nop

0800d240 <__aeabi_d2uiz>:
 800d240:	004a      	lsls	r2, r1, #1
 800d242:	d211      	bcs.n	800d268 <__aeabi_d2uiz+0x28>
 800d244:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800d248:	d211      	bcs.n	800d26e <__aeabi_d2uiz+0x2e>
 800d24a:	d50d      	bpl.n	800d268 <__aeabi_d2uiz+0x28>
 800d24c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800d250:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800d254:	d40e      	bmi.n	800d274 <__aeabi_d2uiz+0x34>
 800d256:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800d25a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d25e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800d262:	fa23 f002 	lsr.w	r0, r3, r2
 800d266:	4770      	bx	lr
 800d268:	f04f 0000 	mov.w	r0, #0
 800d26c:	4770      	bx	lr
 800d26e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800d272:	d102      	bne.n	800d27a <__aeabi_d2uiz+0x3a>
 800d274:	f04f 30ff 	mov.w	r0, #4294967295
 800d278:	4770      	bx	lr
 800d27a:	f04f 0000 	mov.w	r0, #0
 800d27e:	4770      	bx	lr

0800d280 <__aeabi_uldivmod>:
 800d280:	b94b      	cbnz	r3, 800d296 <__aeabi_uldivmod+0x16>
 800d282:	b942      	cbnz	r2, 800d296 <__aeabi_uldivmod+0x16>
 800d284:	2900      	cmp	r1, #0
 800d286:	bf08      	it	eq
 800d288:	2800      	cmpeq	r0, #0
 800d28a:	d002      	beq.n	800d292 <__aeabi_uldivmod+0x12>
 800d28c:	f04f 31ff 	mov.w	r1, #4294967295
 800d290:	4608      	mov	r0, r1
 800d292:	f7ff bb59 	b.w	800c948 <__aeabi_idiv0>
 800d296:	b082      	sub	sp, #8
 800d298:	46ec      	mov	ip, sp
 800d29a:	e92d 5000 	stmdb	sp!, {ip, lr}
 800d29e:	f000 f81d 	bl	800d2dc <__gnu_uldivmod_helper>
 800d2a2:	f8dd e004 	ldr.w	lr, [sp, #4]
 800d2a6:	b002      	add	sp, #8
 800d2a8:	bc0c      	pop	{r2, r3}
 800d2aa:	4770      	bx	lr

0800d2ac <__gnu_ldivmod_helper>:
 800d2ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d2b0:	4617      	mov	r7, r2
 800d2b2:	4680      	mov	r8, r0
 800d2b4:	4689      	mov	r9, r1
 800d2b6:	469a      	mov	sl, r3
 800d2b8:	9e08      	ldr	r6, [sp, #32]
 800d2ba:	f000 f827 	bl	800d30c <__divdi3>
 800d2be:	fba7 4500 	umull	r4, r5, r7, r0
 800d2c2:	fb07 f701 	mul.w	r7, r7, r1
 800d2c6:	fb00 720a 	mla	r2, r0, sl, r7
 800d2ca:	4415      	add	r5, r2
 800d2cc:	ebb8 0404 	subs.w	r4, r8, r4
 800d2d0:	eb69 0505 	sbc.w	r5, r9, r5
 800d2d4:	e9c6 4500 	strd	r4, r5, [r6]
 800d2d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800d2dc <__gnu_uldivmod_helper>:
 800d2dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d2e0:	4617      	mov	r7, r2
 800d2e2:	4680      	mov	r8, r0
 800d2e4:	4689      	mov	r9, r1
 800d2e6:	461d      	mov	r5, r3
 800d2e8:	9e08      	ldr	r6, [sp, #32]
 800d2ea:	f000 f9b9 	bl	800d660 <__udivdi3>
 800d2ee:	fb00 f305 	mul.w	r3, r0, r5
 800d2f2:	fba0 4507 	umull	r4, r5, r0, r7
 800d2f6:	fb07 3701 	mla	r7, r7, r1, r3
 800d2fa:	443d      	add	r5, r7
 800d2fc:	ebb8 0404 	subs.w	r4, r8, r4
 800d300:	eb69 0505 	sbc.w	r5, r9, r5
 800d304:	e9c6 4500 	strd	r4, r5, [r6]
 800d308:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0800d30c <__divdi3>:
 800d30c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d310:	4244      	negs	r4, r0
 800d312:	eb61 0541 	sbc.w	r5, r1, r1, lsl #1
 800d316:	2900      	cmp	r1, #0
 800d318:	f04f 36ff 	mov.w	r6, #4294967295
 800d31c:	bfa2      	ittt	ge
 800d31e:	4604      	movge	r4, r0
 800d320:	460d      	movge	r5, r1
 800d322:	2600      	movge	r6, #0
 800d324:	2b00      	cmp	r3, #0
 800d326:	b085      	sub	sp, #20
 800d328:	f2c0 80c7 	blt.w	800d4ba <__divdi3+0x1ae>
 800d32c:	4620      	mov	r0, r4
 800d32e:	46aa      	mov	sl, r5
 800d330:	4694      	mov	ip, r2
 800d332:	4619      	mov	r1, r3
 800d334:	4690      	mov	r8, r2
 800d336:	4627      	mov	r7, r4
 800d338:	46a9      	mov	r9, r5
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d158      	bne.n	800d3f0 <__divdi3+0xe4>
 800d33e:	42aa      	cmp	r2, r5
 800d340:	d96c      	bls.n	800d41c <__divdi3+0x110>
 800d342:	fab2 f382 	clz	r3, r2
 800d346:	b15b      	cbz	r3, 800d360 <__divdi3+0x54>
 800d348:	f1c3 0220 	rsb	r2, r3, #32
 800d34c:	fa05 f903 	lsl.w	r9, r5, r3
 800d350:	fa24 f202 	lsr.w	r2, r4, r2
 800d354:	fa0c f803 	lsl.w	r8, ip, r3
 800d358:	ea42 0909 	orr.w	r9, r2, r9
 800d35c:	fa04 f703 	lsl.w	r7, r4, r3
 800d360:	ea4f 4418 	mov.w	r4, r8, lsr #16
 800d364:	4648      	mov	r0, r9
 800d366:	4621      	mov	r1, r4
 800d368:	fa1f fa88 	uxth.w	sl, r8
 800d36c:	f7ff f9b0 	bl	800c6d0 <__aeabi_uidiv>
 800d370:	4621      	mov	r1, r4
 800d372:	4683      	mov	fp, r0
 800d374:	4648      	mov	r0, r9
 800d376:	f7ff fad9 	bl	800c92c <__aeabi_uidivmod>
 800d37a:	0c3a      	lsrs	r2, r7, #16
 800d37c:	fb0a f00b 	mul.w	r0, sl, fp
 800d380:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 800d384:	4288      	cmp	r0, r1
 800d386:	d90b      	bls.n	800d3a0 <__divdi3+0x94>
 800d388:	eb11 0108 	adds.w	r1, r1, r8
 800d38c:	f10b 33ff 	add.w	r3, fp, #4294967295
 800d390:	d205      	bcs.n	800d39e <__divdi3+0x92>
 800d392:	4288      	cmp	r0, r1
 800d394:	bf84      	itt	hi
 800d396:	f1ab 0b02 	subhi.w	fp, fp, #2
 800d39a:	4441      	addhi	r1, r8
 800d39c:	d800      	bhi.n	800d3a0 <__divdi3+0x94>
 800d39e:	469b      	mov	fp, r3
 800d3a0:	ebc0 0901 	rsb	r9, r0, r1
 800d3a4:	4621      	mov	r1, r4
 800d3a6:	4648      	mov	r0, r9
 800d3a8:	b2bf      	uxth	r7, r7
 800d3aa:	f7ff f991 	bl	800c6d0 <__aeabi_uidiv>
 800d3ae:	4621      	mov	r1, r4
 800d3b0:	4605      	mov	r5, r0
 800d3b2:	4648      	mov	r0, r9
 800d3b4:	f7ff faba 	bl	800c92c <__aeabi_uidivmod>
 800d3b8:	fb0a fa05 	mul.w	sl, sl, r5
 800d3bc:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800d3c0:	458a      	cmp	sl, r1
 800d3c2:	d909      	bls.n	800d3d8 <__divdi3+0xcc>
 800d3c4:	eb11 0808 	adds.w	r8, r1, r8
 800d3c8:	f105 33ff 	add.w	r3, r5, #4294967295
 800d3cc:	d203      	bcs.n	800d3d6 <__divdi3+0xca>
 800d3ce:	45c2      	cmp	sl, r8
 800d3d0:	bf88      	it	hi
 800d3d2:	3d02      	subhi	r5, #2
 800d3d4:	d800      	bhi.n	800d3d8 <__divdi3+0xcc>
 800d3d6:	461d      	mov	r5, r3
 800d3d8:	ea45 430b 	orr.w	r3, r5, fp, lsl #16
 800d3dc:	2400      	movs	r4, #0
 800d3de:	4618      	mov	r0, r3
 800d3e0:	4621      	mov	r1, r4
 800d3e2:	b116      	cbz	r6, 800d3ea <__divdi3+0xde>
 800d3e4:	4240      	negs	r0, r0
 800d3e6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800d3ea:	b005      	add	sp, #20
 800d3ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3f0:	42ab      	cmp	r3, r5
 800d3f2:	bf84      	itt	hi
 800d3f4:	2400      	movhi	r4, #0
 800d3f6:	4623      	movhi	r3, r4
 800d3f8:	d8f1      	bhi.n	800d3de <__divdi3+0xd2>
 800d3fa:	fab1 f581 	clz	r5, r1
 800d3fe:	2d00      	cmp	r5, #0
 800d400:	f040 80b5 	bne.w	800d56e <__divdi3+0x262>
 800d404:	4551      	cmp	r1, sl
 800d406:	bf28      	it	cs
 800d408:	4282      	cmpcs	r2, r0
 800d40a:	bf8c      	ite	hi
 800d40c:	2400      	movhi	r4, #0
 800d40e:	2401      	movls	r4, #1
 800d410:	bf9c      	itt	ls
 800d412:	2301      	movls	r3, #1
 800d414:	462c      	movls	r4, r5
 800d416:	d9e2      	bls.n	800d3de <__divdi3+0xd2>
 800d418:	4623      	mov	r3, r4
 800d41a:	e7e0      	b.n	800d3de <__divdi3+0xd2>
 800d41c:	b922      	cbnz	r2, 800d428 <__divdi3+0x11c>
 800d41e:	4611      	mov	r1, r2
 800d420:	2001      	movs	r0, #1
 800d422:	f7ff f955 	bl	800c6d0 <__aeabi_uidiv>
 800d426:	4680      	mov	r8, r0
 800d428:	fab8 f388 	clz	r3, r8
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d149      	bne.n	800d4c4 <__divdi3+0x1b8>
 800d430:	ebc8 0909 	rsb	r9, r8, r9
 800d434:	ea4f 4518 	mov.w	r5, r8, lsr #16
 800d438:	fa1f fa88 	uxth.w	sl, r8
 800d43c:	2401      	movs	r4, #1
 800d43e:	4629      	mov	r1, r5
 800d440:	4648      	mov	r0, r9
 800d442:	f7ff f945 	bl	800c6d0 <__aeabi_uidiv>
 800d446:	4629      	mov	r1, r5
 800d448:	4683      	mov	fp, r0
 800d44a:	4648      	mov	r0, r9
 800d44c:	f7ff fa6e 	bl	800c92c <__aeabi_uidivmod>
 800d450:	0c3a      	lsrs	r2, r7, #16
 800d452:	fb0a f00b 	mul.w	r0, sl, fp
 800d456:	ea42 4101 	orr.w	r1, r2, r1, lsl #16
 800d45a:	4288      	cmp	r0, r1
 800d45c:	d90c      	bls.n	800d478 <__divdi3+0x16c>
 800d45e:	eb11 0108 	adds.w	r1, r1, r8
 800d462:	f10b 33ff 	add.w	r3, fp, #4294967295
 800d466:	f080 80f2 	bcs.w	800d64e <__divdi3+0x342>
 800d46a:	4288      	cmp	r0, r1
 800d46c:	bf84      	itt	hi
 800d46e:	f1ab 0b02 	subhi.w	fp, fp, #2
 800d472:	4441      	addhi	r1, r8
 800d474:	f240 80eb 	bls.w	800d64e <__divdi3+0x342>
 800d478:	1a0a      	subs	r2, r1, r0
 800d47a:	4629      	mov	r1, r5
 800d47c:	4610      	mov	r0, r2
 800d47e:	9201      	str	r2, [sp, #4]
 800d480:	f7ff f926 	bl	800c6d0 <__aeabi_uidiv>
 800d484:	9a01      	ldr	r2, [sp, #4]
 800d486:	4629      	mov	r1, r5
 800d488:	b2bf      	uxth	r7, r7
 800d48a:	4681      	mov	r9, r0
 800d48c:	4610      	mov	r0, r2
 800d48e:	f7ff fa4d 	bl	800c92c <__aeabi_uidivmod>
 800d492:	fb0a fa09 	mul.w	sl, sl, r9
 800d496:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800d49a:	458a      	cmp	sl, r1
 800d49c:	d90a      	bls.n	800d4b4 <__divdi3+0x1a8>
 800d49e:	eb11 0808 	adds.w	r8, r1, r8
 800d4a2:	f109 33ff 	add.w	r3, r9, #4294967295
 800d4a6:	d204      	bcs.n	800d4b2 <__divdi3+0x1a6>
 800d4a8:	45c2      	cmp	sl, r8
 800d4aa:	bf88      	it	hi
 800d4ac:	f1a9 0902 	subhi.w	r9, r9, #2
 800d4b0:	d800      	bhi.n	800d4b4 <__divdi3+0x1a8>
 800d4b2:	4699      	mov	r9, r3
 800d4b4:	ea49 430b 	orr.w	r3, r9, fp, lsl #16
 800d4b8:	e791      	b.n	800d3de <__divdi3+0xd2>
 800d4ba:	43f6      	mvns	r6, r6
 800d4bc:	4252      	negs	r2, r2
 800d4be:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800d4c2:	e733      	b.n	800d32c <__divdi3+0x20>
 800d4c4:	fa08 f803 	lsl.w	r8, r8, r3
 800d4c8:	f1c3 0b20 	rsb	fp, r3, #32
 800d4cc:	fa29 f40b 	lsr.w	r4, r9, fp
 800d4d0:	fa09 f903 	lsl.w	r9, r9, r3
 800d4d4:	ea4f 4518 	mov.w	r5, r8, lsr #16
 800d4d8:	4620      	mov	r0, r4
 800d4da:	4629      	mov	r1, r5
 800d4dc:	fa27 fb0b 	lsr.w	fp, r7, fp
 800d4e0:	409f      	lsls	r7, r3
 800d4e2:	f7ff f8f5 	bl	800c6d0 <__aeabi_uidiv>
 800d4e6:	4629      	mov	r1, r5
 800d4e8:	fa1f fa88 	uxth.w	sl, r8
 800d4ec:	ea4b 0b09 	orr.w	fp, fp, r9
 800d4f0:	4602      	mov	r2, r0
 800d4f2:	4620      	mov	r0, r4
 800d4f4:	9201      	str	r2, [sp, #4]
 800d4f6:	f7ff fa19 	bl	800c92c <__aeabi_uidivmod>
 800d4fa:	9a01      	ldr	r2, [sp, #4]
 800d4fc:	ea4f 431b 	mov.w	r3, fp, lsr #16
 800d500:	fb0a f002 	mul.w	r0, sl, r2
 800d504:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800d508:	4288      	cmp	r0, r1
 800d50a:	d90b      	bls.n	800d524 <__divdi3+0x218>
 800d50c:	eb11 0108 	adds.w	r1, r1, r8
 800d510:	f102 33ff 	add.w	r3, r2, #4294967295
 800d514:	f080 80a1 	bcs.w	800d65a <__divdi3+0x34e>
 800d518:	4288      	cmp	r0, r1
 800d51a:	bf84      	itt	hi
 800d51c:	3a02      	subhi	r2, #2
 800d51e:	4441      	addhi	r1, r8
 800d520:	f240 809b 	bls.w	800d65a <__divdi3+0x34e>
 800d524:	ebc0 0901 	rsb	r9, r0, r1
 800d528:	4629      	mov	r1, r5
 800d52a:	4648      	mov	r0, r9
 800d52c:	9201      	str	r2, [sp, #4]
 800d52e:	f7ff f8cf 	bl	800c6d0 <__aeabi_uidiv>
 800d532:	4629      	mov	r1, r5
 800d534:	fa1f fb8b 	uxth.w	fp, fp
 800d538:	4604      	mov	r4, r0
 800d53a:	4648      	mov	r0, r9
 800d53c:	f7ff f9f6 	bl	800c92c <__aeabi_uidivmod>
 800d540:	9a01      	ldr	r2, [sp, #4]
 800d542:	fb0a f904 	mul.w	r9, sl, r4
 800d546:	ea4b 4101 	orr.w	r1, fp, r1, lsl #16
 800d54a:	4589      	cmp	r9, r1
 800d54c:	d90a      	bls.n	800d564 <__divdi3+0x258>
 800d54e:	eb11 0108 	adds.w	r1, r1, r8
 800d552:	f104 33ff 	add.w	r3, r4, #4294967295
 800d556:	d204      	bcs.n	800d562 <__divdi3+0x256>
 800d558:	4589      	cmp	r9, r1
 800d55a:	bf84      	itt	hi
 800d55c:	3c02      	subhi	r4, #2
 800d55e:	4441      	addhi	r1, r8
 800d560:	d800      	bhi.n	800d564 <__divdi3+0x258>
 800d562:	461c      	mov	r4, r3
 800d564:	ebc9 0901 	rsb	r9, r9, r1
 800d568:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800d56c:	e767      	b.n	800d43e <__divdi3+0x132>
 800d56e:	f1c5 0320 	rsb	r3, r5, #32
 800d572:	40a9      	lsls	r1, r5
 800d574:	fa22 f803 	lsr.w	r8, r2, r3
 800d578:	fa2a fb03 	lsr.w	fp, sl, r3
 800d57c:	ea48 0801 	orr.w	r8, r8, r1
 800d580:	fa20 f303 	lsr.w	r3, r0, r3
 800d584:	fa0a fa05 	lsl.w	sl, sl, r5
 800d588:	4658      	mov	r0, fp
 800d58a:	ea4f 4918 	mov.w	r9, r8, lsr #16
 800d58e:	fa02 fc05 	lsl.w	ip, r2, r5
 800d592:	4649      	mov	r1, r9
 800d594:	ea43 0a0a 	orr.w	sl, r3, sl
 800d598:	f8cd c00c 	str.w	ip, [sp, #12]
 800d59c:	f7ff f898 	bl	800c6d0 <__aeabi_uidiv>
 800d5a0:	4649      	mov	r1, r9
 800d5a2:	4604      	mov	r4, r0
 800d5a4:	4658      	mov	r0, fp
 800d5a6:	f7ff f9c1 	bl	800c92c <__aeabi_uidivmod>
 800d5aa:	fa1f f288 	uxth.w	r2, r8
 800d5ae:	ea4f 4e1a 	mov.w	lr, sl, lsr #16
 800d5b2:	fb02 f004 	mul.w	r0, r2, r4
 800d5b6:	ea4e 4e01 	orr.w	lr, lr, r1, lsl #16
 800d5ba:	4570      	cmp	r0, lr
 800d5bc:	d909      	bls.n	800d5d2 <__divdi3+0x2c6>
 800d5be:	eb1e 0e08 	adds.w	lr, lr, r8
 800d5c2:	f104 31ff 	add.w	r1, r4, #4294967295
 800d5c6:	d246      	bcs.n	800d656 <__divdi3+0x34a>
 800d5c8:	4570      	cmp	r0, lr
 800d5ca:	bf84      	itt	hi
 800d5cc:	3c02      	subhi	r4, #2
 800d5ce:	44c6      	addhi	lr, r8
 800d5d0:	d941      	bls.n	800d656 <__divdi3+0x34a>
 800d5d2:	ebc0 0c0e 	rsb	ip, r0, lr
 800d5d6:	4649      	mov	r1, r9
 800d5d8:	4660      	mov	r0, ip
 800d5da:	9201      	str	r2, [sp, #4]
 800d5dc:	f8cd c008 	str.w	ip, [sp, #8]
 800d5e0:	f7ff f876 	bl	800c6d0 <__aeabi_uidiv>
 800d5e4:	f8dd c008 	ldr.w	ip, [sp, #8]
 800d5e8:	4649      	mov	r1, r9
 800d5ea:	fa1f fa8a 	uxth.w	sl, sl
 800d5ee:	4683      	mov	fp, r0
 800d5f0:	4660      	mov	r0, ip
 800d5f2:	f7ff f99b 	bl	800c92c <__aeabi_uidivmod>
 800d5f6:	9a01      	ldr	r2, [sp, #4]
 800d5f8:	fb02 f20b 	mul.w	r2, r2, fp
 800d5fc:	ea4a 4101 	orr.w	r1, sl, r1, lsl #16
 800d600:	428a      	cmp	r2, r1
 800d602:	d90a      	bls.n	800d61a <__divdi3+0x30e>
 800d604:	eb11 0108 	adds.w	r1, r1, r8
 800d608:	f10b 30ff 	add.w	r0, fp, #4294967295
 800d60c:	d221      	bcs.n	800d652 <__divdi3+0x346>
 800d60e:	428a      	cmp	r2, r1
 800d610:	bf84      	itt	hi
 800d612:	f1ab 0b02 	subhi.w	fp, fp, #2
 800d616:	4441      	addhi	r1, r8
 800d618:	d91b      	bls.n	800d652 <__divdi3+0x346>
 800d61a:	9803      	ldr	r0, [sp, #12]
 800d61c:	ea4b 4b04 	orr.w	fp, fp, r4, lsl #16
 800d620:	1a89      	subs	r1, r1, r2
 800d622:	fbab 2300 	umull	r2, r3, fp, r0
 800d626:	4299      	cmp	r1, r3
 800d628:	d30d      	bcc.n	800d646 <__divdi3+0x33a>
 800d62a:	bf14      	ite	ne
 800d62c:	2300      	movne	r3, #0
 800d62e:	2301      	moveq	r3, #1
 800d630:	fa07 f405 	lsl.w	r4, r7, r5
 800d634:	4294      	cmp	r4, r2
 800d636:	bf2c      	ite	cs
 800d638:	2400      	movcs	r4, #0
 800d63a:	f003 0401 	andcc.w	r4, r3, #1
 800d63e:	465b      	mov	r3, fp
 800d640:	2c00      	cmp	r4, #0
 800d642:	f43f aecc 	beq.w	800d3de <__divdi3+0xd2>
 800d646:	f10b 33ff 	add.w	r3, fp, #4294967295
 800d64a:	2400      	movs	r4, #0
 800d64c:	e6c7      	b.n	800d3de <__divdi3+0xd2>
 800d64e:	469b      	mov	fp, r3
 800d650:	e712      	b.n	800d478 <__divdi3+0x16c>
 800d652:	4683      	mov	fp, r0
 800d654:	e7e1      	b.n	800d61a <__divdi3+0x30e>
 800d656:	460c      	mov	r4, r1
 800d658:	e7bb      	b.n	800d5d2 <__divdi3+0x2c6>
 800d65a:	461a      	mov	r2, r3
 800d65c:	e762      	b.n	800d524 <__divdi3+0x218>
 800d65e:	bf00      	nop

0800d660 <__udivdi3>:
 800d660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d664:	4606      	mov	r6, r0
 800d666:	b083      	sub	sp, #12
 800d668:	460d      	mov	r5, r1
 800d66a:	4614      	mov	r4, r2
 800d66c:	4607      	mov	r7, r0
 800d66e:	4688      	mov	r8, r1
 800d670:	2b00      	cmp	r3, #0
 800d672:	d151      	bne.n	800d718 <__udivdi3+0xb8>
 800d674:	428a      	cmp	r2, r1
 800d676:	d964      	bls.n	800d742 <__udivdi3+0xe2>
 800d678:	fab2 f382 	clz	r3, r2
 800d67c:	b15b      	cbz	r3, 800d696 <__udivdi3+0x36>
 800d67e:	f1c3 0820 	rsb	r8, r3, #32
 800d682:	fa01 f503 	lsl.w	r5, r1, r3
 800d686:	fa20 f808 	lsr.w	r8, r0, r8
 800d68a:	fa02 f403 	lsl.w	r4, r2, r3
 800d68e:	ea48 0805 	orr.w	r8, r8, r5
 800d692:	fa00 f703 	lsl.w	r7, r0, r3
 800d696:	0c25      	lsrs	r5, r4, #16
 800d698:	4640      	mov	r0, r8
 800d69a:	4629      	mov	r1, r5
 800d69c:	fa1f fa84 	uxth.w	sl, r4
 800d6a0:	f7ff f816 	bl	800c6d0 <__aeabi_uidiv>
 800d6a4:	4629      	mov	r1, r5
 800d6a6:	4681      	mov	r9, r0
 800d6a8:	4640      	mov	r0, r8
 800d6aa:	f7ff f93f 	bl	800c92c <__aeabi_uidivmod>
 800d6ae:	0c3b      	lsrs	r3, r7, #16
 800d6b0:	fb0a f009 	mul.w	r0, sl, r9
 800d6b4:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800d6b8:	4288      	cmp	r0, r1
 800d6ba:	d90a      	bls.n	800d6d2 <__udivdi3+0x72>
 800d6bc:	1909      	adds	r1, r1, r4
 800d6be:	f109 32ff 	add.w	r2, r9, #4294967295
 800d6c2:	d205      	bcs.n	800d6d0 <__udivdi3+0x70>
 800d6c4:	4288      	cmp	r0, r1
 800d6c6:	bf84      	itt	hi
 800d6c8:	f1a9 0902 	subhi.w	r9, r9, #2
 800d6cc:	1909      	addhi	r1, r1, r4
 800d6ce:	d800      	bhi.n	800d6d2 <__udivdi3+0x72>
 800d6d0:	4691      	mov	r9, r2
 800d6d2:	ebc0 0801 	rsb	r8, r0, r1
 800d6d6:	4629      	mov	r1, r5
 800d6d8:	4640      	mov	r0, r8
 800d6da:	b2bf      	uxth	r7, r7
 800d6dc:	f7fe fff8 	bl	800c6d0 <__aeabi_uidiv>
 800d6e0:	4629      	mov	r1, r5
 800d6e2:	4606      	mov	r6, r0
 800d6e4:	4640      	mov	r0, r8
 800d6e6:	f7ff f921 	bl	800c92c <__aeabi_uidivmod>
 800d6ea:	fb0a fa06 	mul.w	sl, sl, r6
 800d6ee:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800d6f2:	458a      	cmp	sl, r1
 800d6f4:	d909      	bls.n	800d70a <__udivdi3+0xaa>
 800d6f6:	190c      	adds	r4, r1, r4
 800d6f8:	f106 33ff 	add.w	r3, r6, #4294967295
 800d6fc:	f080 8119 	bcs.w	800d932 <__udivdi3+0x2d2>
 800d700:	45a2      	cmp	sl, r4
 800d702:	bf88      	it	hi
 800d704:	3e02      	subhi	r6, #2
 800d706:	f240 8114 	bls.w	800d932 <__udivdi3+0x2d2>
 800d70a:	ea46 4009 	orr.w	r0, r6, r9, lsl #16
 800d70e:	2600      	movs	r6, #0
 800d710:	4631      	mov	r1, r6
 800d712:	b003      	add	sp, #12
 800d714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d718:	428b      	cmp	r3, r1
 800d71a:	bf84      	itt	hi
 800d71c:	2600      	movhi	r6, #0
 800d71e:	4630      	movhi	r0, r6
 800d720:	d8f6      	bhi.n	800d710 <__udivdi3+0xb0>
 800d722:	fab3 f483 	clz	r4, r3
 800d726:	2c00      	cmp	r4, #0
 800d728:	d15a      	bne.n	800d7e0 <__udivdi3+0x180>
 800d72a:	428b      	cmp	r3, r1
 800d72c:	bf28      	it	cs
 800d72e:	42b2      	cmpcs	r2, r6
 800d730:	bf8c      	ite	hi
 800d732:	2600      	movhi	r6, #0
 800d734:	2601      	movls	r6, #1
 800d736:	bf9c      	itt	ls
 800d738:	2001      	movls	r0, #1
 800d73a:	4626      	movls	r6, r4
 800d73c:	d9e8      	bls.n	800d710 <__udivdi3+0xb0>
 800d73e:	4630      	mov	r0, r6
 800d740:	e7e6      	b.n	800d710 <__udivdi3+0xb0>
 800d742:	b922      	cbnz	r2, 800d74e <__udivdi3+0xee>
 800d744:	4611      	mov	r1, r2
 800d746:	2001      	movs	r0, #1
 800d748:	f7fe ffc2 	bl	800c6d0 <__aeabi_uidiv>
 800d74c:	4604      	mov	r4, r0
 800d74e:	fab4 f384 	clz	r3, r4
 800d752:	2b00      	cmp	r3, #0
 800d754:	f040 80a2 	bne.w	800d89c <__udivdi3+0x23c>
 800d758:	1b2d      	subs	r5, r5, r4
 800d75a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800d75e:	fa1f fa84 	uxth.w	sl, r4
 800d762:	2601      	movs	r6, #1
 800d764:	4641      	mov	r1, r8
 800d766:	4628      	mov	r0, r5
 800d768:	f7fe ffb2 	bl	800c6d0 <__aeabi_uidiv>
 800d76c:	4641      	mov	r1, r8
 800d76e:	4681      	mov	r9, r0
 800d770:	4628      	mov	r0, r5
 800d772:	f7ff f8db 	bl	800c92c <__aeabi_uidivmod>
 800d776:	0c3b      	lsrs	r3, r7, #16
 800d778:	fb0a f009 	mul.w	r0, sl, r9
 800d77c:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800d780:	4288      	cmp	r0, r1
 800d782:	d90b      	bls.n	800d79c <__udivdi3+0x13c>
 800d784:	1909      	adds	r1, r1, r4
 800d786:	f109 32ff 	add.w	r2, r9, #4294967295
 800d78a:	f080 80d4 	bcs.w	800d936 <__udivdi3+0x2d6>
 800d78e:	4288      	cmp	r0, r1
 800d790:	bf84      	itt	hi
 800d792:	f1a9 0902 	subhi.w	r9, r9, #2
 800d796:	1909      	addhi	r1, r1, r4
 800d798:	f240 80cd 	bls.w	800d936 <__udivdi3+0x2d6>
 800d79c:	ebc0 0b01 	rsb	fp, r0, r1
 800d7a0:	4641      	mov	r1, r8
 800d7a2:	4658      	mov	r0, fp
 800d7a4:	b2bf      	uxth	r7, r7
 800d7a6:	f7fe ff93 	bl	800c6d0 <__aeabi_uidiv>
 800d7aa:	4641      	mov	r1, r8
 800d7ac:	4605      	mov	r5, r0
 800d7ae:	4658      	mov	r0, fp
 800d7b0:	f7ff f8bc 	bl	800c92c <__aeabi_uidivmod>
 800d7b4:	fb0a fa05 	mul.w	sl, sl, r5
 800d7b8:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
 800d7bc:	458a      	cmp	sl, r1
 800d7be:	d909      	bls.n	800d7d4 <__udivdi3+0x174>
 800d7c0:	190c      	adds	r4, r1, r4
 800d7c2:	f105 33ff 	add.w	r3, r5, #4294967295
 800d7c6:	f080 80b8 	bcs.w	800d93a <__udivdi3+0x2da>
 800d7ca:	45a2      	cmp	sl, r4
 800d7cc:	bf88      	it	hi
 800d7ce:	3d02      	subhi	r5, #2
 800d7d0:	f240 80b3 	bls.w	800d93a <__udivdi3+0x2da>
 800d7d4:	ea45 4009 	orr.w	r0, r5, r9, lsl #16
 800d7d8:	4631      	mov	r1, r6
 800d7da:	b003      	add	sp, #12
 800d7dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d7e0:	f1c4 0120 	rsb	r1, r4, #32
 800d7e4:	40a3      	lsls	r3, r4
 800d7e6:	fa22 f801 	lsr.w	r8, r2, r1
 800d7ea:	fa25 f701 	lsr.w	r7, r5, r1
 800d7ee:	ea48 0803 	orr.w	r8, r8, r3
 800d7f2:	4638      	mov	r0, r7
 800d7f4:	fa26 f301 	lsr.w	r3, r6, r1
 800d7f8:	40a5      	lsls	r5, r4
 800d7fa:	ea4f 4918 	mov.w	r9, r8, lsr #16
 800d7fe:	40a2      	lsls	r2, r4
 800d800:	4649      	mov	r1, r9
 800d802:	9201      	str	r2, [sp, #4]
 800d804:	431d      	orrs	r5, r3
 800d806:	f7fe ff63 	bl	800c6d0 <__aeabi_uidiv>
 800d80a:	4649      	mov	r1, r9
 800d80c:	4683      	mov	fp, r0
 800d80e:	4638      	mov	r0, r7
 800d810:	f7ff f88c 	bl	800c92c <__aeabi_uidivmod>
 800d814:	fa1f f288 	uxth.w	r2, r8
 800d818:	0c2f      	lsrs	r7, r5, #16
 800d81a:	fb02 f00b 	mul.w	r0, r2, fp
 800d81e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800d822:	42b8      	cmp	r0, r7
 800d824:	d906      	bls.n	800d834 <__udivdi3+0x1d4>
 800d826:	eb17 0708 	adds.w	r7, r7, r8
 800d82a:	f10b 31ff 	add.w	r1, fp, #4294967295
 800d82e:	f0c0 808d 	bcc.w	800d94c <__udivdi3+0x2ec>
 800d832:	468b      	mov	fp, r1
 800d834:	1a3f      	subs	r7, r7, r0
 800d836:	4649      	mov	r1, r9
 800d838:	4638      	mov	r0, r7
 800d83a:	9200      	str	r2, [sp, #0]
 800d83c:	f7fe ff48 	bl	800c6d0 <__aeabi_uidiv>
 800d840:	4649      	mov	r1, r9
 800d842:	b2ad      	uxth	r5, r5
 800d844:	4682      	mov	sl, r0
 800d846:	4638      	mov	r0, r7
 800d848:	f7ff f870 	bl	800c92c <__aeabi_uidivmod>
 800d84c:	9a00      	ldr	r2, [sp, #0]
 800d84e:	fb02 f20a 	mul.w	r2, r2, sl
 800d852:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
 800d856:	428a      	cmp	r2, r1
 800d858:	d905      	bls.n	800d866 <__udivdi3+0x206>
 800d85a:	eb11 0108 	adds.w	r1, r1, r8
 800d85e:	f10a 30ff 	add.w	r0, sl, #4294967295
 800d862:	d36c      	bcc.n	800d93e <__udivdi3+0x2de>
 800d864:	4682      	mov	sl, r0
 800d866:	9d01      	ldr	r5, [sp, #4]
 800d868:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
 800d86c:	1a89      	subs	r1, r1, r2
 800d86e:	fba0 2305 	umull	r2, r3, r0, r5
 800d872:	4299      	cmp	r1, r3
 800d874:	d30c      	bcc.n	800d890 <__udivdi3+0x230>
 800d876:	fa06 f604 	lsl.w	r6, r6, r4
 800d87a:	bf14      	ite	ne
 800d87c:	2100      	movne	r1, #0
 800d87e:	2101      	moveq	r1, #1
 800d880:	4296      	cmp	r6, r2
 800d882:	bf2c      	ite	cs
 800d884:	2600      	movcs	r6, #0
 800d886:	f001 0601 	andcc.w	r6, r1, #1
 800d88a:	2e00      	cmp	r6, #0
 800d88c:	f43f af40 	beq.w	800d710 <__udivdi3+0xb0>
 800d890:	2600      	movs	r6, #0
 800d892:	3801      	subs	r0, #1
 800d894:	4631      	mov	r1, r6
 800d896:	b003      	add	sp, #12
 800d898:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d89c:	409c      	lsls	r4, r3
 800d89e:	f1c3 0920 	rsb	r9, r3, #32
 800d8a2:	fa25 fa09 	lsr.w	sl, r5, r9
 800d8a6:	fa06 f703 	lsl.w	r7, r6, r3
 800d8aa:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800d8ae:	4650      	mov	r0, sl
 800d8b0:	4641      	mov	r1, r8
 800d8b2:	409d      	lsls	r5, r3
 800d8b4:	f7fe ff0c 	bl	800c6d0 <__aeabi_uidiv>
 800d8b8:	4641      	mov	r1, r8
 800d8ba:	fa26 f909 	lsr.w	r9, r6, r9
 800d8be:	ea49 0905 	orr.w	r9, r9, r5
 800d8c2:	4683      	mov	fp, r0
 800d8c4:	4650      	mov	r0, sl
 800d8c6:	f7ff f831 	bl	800c92c <__aeabi_uidivmod>
 800d8ca:	fa1f fa84 	uxth.w	sl, r4
 800d8ce:	ea4f 4319 	mov.w	r3, r9, lsr #16
 800d8d2:	fb0a f00b 	mul.w	r0, sl, fp
 800d8d6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800d8da:	4288      	cmp	r0, r1
 800d8dc:	d909      	bls.n	800d8f2 <__udivdi3+0x292>
 800d8de:	1909      	adds	r1, r1, r4
 800d8e0:	f10b 33ff 	add.w	r3, fp, #4294967295
 800d8e4:	d23a      	bcs.n	800d95c <__udivdi3+0x2fc>
 800d8e6:	4288      	cmp	r0, r1
 800d8e8:	bf84      	itt	hi
 800d8ea:	f1ab 0b02 	subhi.w	fp, fp, #2
 800d8ee:	1909      	addhi	r1, r1, r4
 800d8f0:	d934      	bls.n	800d95c <__udivdi3+0x2fc>
 800d8f2:	1a0d      	subs	r5, r1, r0
 800d8f4:	4641      	mov	r1, r8
 800d8f6:	4628      	mov	r0, r5
 800d8f8:	fa1f f989 	uxth.w	r9, r9
 800d8fc:	f7fe fee8 	bl	800c6d0 <__aeabi_uidiv>
 800d900:	4641      	mov	r1, r8
 800d902:	4606      	mov	r6, r0
 800d904:	4628      	mov	r0, r5
 800d906:	f7ff f811 	bl	800c92c <__aeabi_uidivmod>
 800d90a:	fb0a f506 	mul.w	r5, sl, r6
 800d90e:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
 800d912:	428d      	cmp	r5, r1
 800d914:	d909      	bls.n	800d92a <__udivdi3+0x2ca>
 800d916:	1909      	adds	r1, r1, r4
 800d918:	f106 33ff 	add.w	r3, r6, #4294967295
 800d91c:	d204      	bcs.n	800d928 <__udivdi3+0x2c8>
 800d91e:	428d      	cmp	r5, r1
 800d920:	bf84      	itt	hi
 800d922:	3e02      	subhi	r6, #2
 800d924:	1909      	addhi	r1, r1, r4
 800d926:	d800      	bhi.n	800d92a <__udivdi3+0x2ca>
 800d928:	461e      	mov	r6, r3
 800d92a:	1b4d      	subs	r5, r1, r5
 800d92c:	ea46 460b 	orr.w	r6, r6, fp, lsl #16
 800d930:	e718      	b.n	800d764 <__udivdi3+0x104>
 800d932:	461e      	mov	r6, r3
 800d934:	e6e9      	b.n	800d70a <__udivdi3+0xaa>
 800d936:	4691      	mov	r9, r2
 800d938:	e730      	b.n	800d79c <__udivdi3+0x13c>
 800d93a:	461d      	mov	r5, r3
 800d93c:	e74a      	b.n	800d7d4 <__udivdi3+0x174>
 800d93e:	428a      	cmp	r2, r1
 800d940:	bf84      	itt	hi
 800d942:	f1aa 0a02 	subhi.w	sl, sl, #2
 800d946:	4441      	addhi	r1, r8
 800d948:	d88d      	bhi.n	800d866 <__udivdi3+0x206>
 800d94a:	e78b      	b.n	800d864 <__udivdi3+0x204>
 800d94c:	42b8      	cmp	r0, r7
 800d94e:	bf84      	itt	hi
 800d950:	f1ab 0b02 	subhi.w	fp, fp, #2
 800d954:	4447      	addhi	r7, r8
 800d956:	f63f af6d 	bhi.w	800d834 <__udivdi3+0x1d4>
 800d95a:	e76a      	b.n	800d832 <__udivdi3+0x1d2>
 800d95c:	469b      	mov	fp, r3
 800d95e:	e7c8      	b.n	800d8f2 <__udivdi3+0x292>

Disassembly of section .ARM.exidx:

0800d960 <.ARM.exidx>:
 800d960:	7ffff9ac 	svcvc	0x00fff9ac
 800d964:	00000001 	andeq	r0, r0, r1

Disassembly of section .rodata:

0800d968 <.LANCHOR0>:
 800d968:	10204080 	eorne	r4, r0, r0, lsl #1
 800d96c:	01020408 	tsteq	r2, r8, lsl #8

0800d970 <eng8x16>:
	...
 800d980:	423c0000 	eorsmi	r0, ip, #0
 800d984:	81a5a581 			; <UNDEFINED> instruction: 0x81a5a581
 800d988:	4299bda5 	addsmi	fp, r9, #10560	; 0x2940
 800d98c:	0000003c 	andeq	r0, r0, ip, lsr r0
 800d990:	7e3c0000 	cdpvc	0, 3, cr0, cr12, cr0, {0}
 800d994:	ffdbdbff 			; <UNDEFINED> instruction: 0xffdbdbff
 800d998:	7ee7c3db 	mcrvc	3, 7, ip, cr7, cr11, {6}
 800d99c:	0000003c 	andeq	r0, r0, ip, lsr r0
 800d9a0:	7f360000 	svcvc	0x00360000
 800d9a4:	3e7f7f7f 	mrccc	15, 3, r7, cr15, cr15, {3}
 800d9a8:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
 800d9ac:	00000008 	andeq	r0, r0, r8
 800d9b0:	1c080000 	stcne	0, cr0, [r8], {-0}
 800d9b4:	7f3e3e1c 	svcvc	0x003e3e1c
 800d9b8:	1c1c3e3e 	ldcne	14, cr3, [ip], {62}	; 0x3e
 800d9bc:	00000008 	andeq	r0, r0, r8
 800d9c0:	1c1c0000 	ldcne	0, cr0, [ip], {-0}
 800d9c4:	7f7f1c1c 	svcvc	0x007f1c1c
 800d9c8:	08086b7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, fp, sp, lr}
 800d9cc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800d9d0:	1c080000 	stcne	0, cr0, [r8], {-0}
 800d9d4:	7f7f3e3e 	svcvc	0x007f3e3e
 800d9d8:	08083e7f 	stmdaeq	r8, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp}
 800d9dc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800d9e0:	00000000 	andeq	r0, r0, r0
 800d9e4:	3c3c1800 	ldccc	8, cr1, [ip], #-0
 800d9e8:	0000183c 	andeq	r1, r0, ip, lsr r8
 800d9ec:	00000000 	andeq	r0, r0, r0
 800d9f0:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
 800d9f4:	c3c3e7ff 	bicgt	lr, r3, #66846720	; 0x3fc0000
 800d9f8:	ffffe7c3 			; <UNDEFINED> instruction: 0xffffe7c3
 800d9fc:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
 800da00:	00000000 	andeq	r0, r0, r0
 800da04:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
 800da08:	003c6666 	eorseq	r6, ip, r6, ror #12
 800da0c:	00000000 	andeq	r0, r0, r0
 800da10:	ffffff00 			; <UNDEFINED> instruction: 0xffffff00
 800da14:	999999c3 	ldmibls	r9, {r0, r1, r6, r7, r8, fp, ip, pc}
 800da18:	ffc39999 			; <UNDEFINED> instruction: 0xffc39999
 800da1c:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>
 800da20:	3c180000 	ldccc	0, cr0, [r8], {-0}
 800da24:	3c18187e 	ldccc	8, cr1, [r8], {126}	; 0x7e
 800da28:	66666666 	strbtvs	r6, [r6], -r6, ror #12
 800da2c:	0000003c 	andeq	r0, r0, ip, lsr r0
 800da30:	663c0000 	ldrtvs	r0, [ip], -r0
 800da34:	3c666666 	stclcc	6, cr6, [r6], #-408	; 0xfffffe68
 800da38:	18187e18 	ldmdane	r8, {r3, r4, r9, sl, fp, ip, sp, lr}
 800da3c:	00000018 	andeq	r0, r0, r8, lsl r0
 800da40:	1b1e0000 	blne	878da48 <__RO_LIMIT__+0x77eb98>
 800da44:	181b1b1b 	ldmdane	fp, {r0, r1, r3, r4, r8, r9, fp, ip}
 800da48:	78783818 	ldmdavc	r8!, {r3, r4, fp, ip, sp}^
 800da4c:	00000030 	andeq	r0, r0, r0, lsr r0
 800da50:	333f0000 	teqcc	pc, #0
 800da54:	3333333f 	teqcc	r3, #-67108864	; 0xfc000000
 800da58:	6ff77333 	svcvs	0x00f77333
 800da5c:	00000006 	andeq	r0, r0, r6
 800da60:	db180000 	blle	860da68 <__RO_LIMIT__+0x5febb8>
 800da64:	e7663c7e 			; <UNDEFINED> instruction: 0xe7663c7e
 800da68:	db7e3c66 	blle	9f9cc08 <__RO_LIMIT__+0x1f8dd58>
 800da6c:	00000018 	andeq	r0, r0, r8, lsl r0
 800da70:	60400000 	subvs	r0, r0, r0
 800da74:	7f7c7870 	svcvc	0x007c7870
 800da78:	6070787c 	rsbsvs	r7, r0, ip, ror r8
 800da7c:	00000040 	andeq	r0, r0, r0, asr #32
 800da80:	03010000 	movweq	r0, #4096	; 0x1000
 800da84:	7f1f0f07 	svcvc	0x001f0f07
 800da88:	03070f1f 	movweq	r0, #32543	; 0x7f1f
 800da8c:	00000001 	andeq	r0, r0, r1
 800da90:	3c180000 	ldccc	0, cr0, [r8], {-0}
 800da94:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
 800da98:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
 800da9c:	00000018 	andeq	r0, r0, r8, lsl r0
 800daa0:	66660000 	strbtvs	r0, [r6], -r0
 800daa4:	66666666 	strbtvs	r6, [r6], -r6, ror #12
 800daa8:	66006666 	strvs	r6, [r0], -r6, ror #12
 800daac:	00000066 	andeq	r0, r0, r6, rrx
 800dab0:	db7f0000 	blle	9fcdab8 <__RO_LIMIT__+0x1fbec08>
 800dab4:	7bdbdbdb 	blvc	7704a28 <__RW_SIZE__+0x77044a0>
 800dab8:	1b1b1b1b 	blne	86d472c <__RO_LIMIT__+0x6c587c>
 800dabc:	0000001b 	andeq	r0, r0, fp, lsl r0
 800dac0:	60633e00 	rsbvs	r3, r3, r0, lsl #28
 800dac4:	63633e60 	cmnvs	r3, #96, 28	; 0x600
 800dac8:	03033e63 	movweq	r3, #15971	; 0x3e63
 800dacc:	00003e63 	andeq	r3, r0, r3, ror #28
	...
 800dad8:	7f7f7f7f 	svcvc	0x007f7f7f
 800dadc:	0000007f 	andeq	r0, r0, pc, ror r0
 800dae0:	3c180000 	ldccc	0, cr0, [r8], {-0}
 800dae4:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
 800dae8:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
 800daec:	00007e18 	andeq	r7, r0, r8, lsl lr
 800daf0:	3c180000 	ldccc	0, cr0, [r8], {-0}
 800daf4:	1818187e 	ldmdane	r8, {r1, r2, r3, r4, r5, r6, fp, ip}
 800daf8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800dafc:	00000018 	andeq	r0, r0, r8, lsl r0
 800db00:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800db04:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800db08:	3c7e1818 	ldclcc	8, cr1, [lr], #-96	; 0xffffffa0
 800db0c:	00000018 	andeq	r0, r0, r8, lsl r0
 800db10:	00000000 	andeq	r0, r0, r0
 800db14:	7f0e0c08 	svcvc	0x000e0c08
 800db18:	00080c0e 	andeq	r0, r8, lr, lsl #24
	...
 800db24:	7f381808 	svcvc	0x00381808
 800db28:	00081838 	andeq	r1, r8, r8, lsr r8
	...
 800db38:	60606060 	rsbvs	r6, r0, r0, rrx
 800db3c:	0000007f 	andeq	r0, r0, pc, ror r0
 800db40:	00000000 	andeq	r0, r0, r0
 800db44:	ff763410 			; <UNDEFINED> instruction: 0xff763410
 800db48:	00082c6e 	andeq	r2, r8, lr, ror #24
 800db4c:	00000000 	andeq	r0, r0, r0
 800db50:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
 800db54:	1c1c1c08 	ldcne	12, cr1, [ip], {8}
 800db58:	7f3e3e3e 	svcvc	0x003e3e3e
 800db5c:	0000007f 	andeq	r0, r0, pc, ror r0
 800db60:	7f7f0000 	svcvc	0x007f0000
 800db64:	1c3e3e3e 	ldcne	14, cr3, [lr], #-248	; 0xffffff08
 800db68:	08081c1c 	stmdaeq	r8, {r2, r3, r4, sl, fp, ip}
 800db6c:	00000008 	andeq	r0, r0, r8
	...
 800db80:	3c180000 	ldccc	0, cr0, [r8], {-0}
 800db84:	183c3c3c 	ldmdane	ip!, {r2, r3, r4, r5, sl, fp, ip, sp}
 800db88:	18001818 	stmdane	r0, {r3, r4, fp, ip}
 800db8c:	00000018 	andeq	r0, r0, r8, lsl r0
 800db90:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
 800db94:	00000066 	andeq	r0, r0, r6, rrx
	...
 800dba0:	36360000 	ldrtcc	r0, [r6], -r0
 800dba4:	36367f36 	shasxcc	r7, r6, r6
 800dba8:	36367f36 	shasxcc	r7, r6, r6
 800dbac:	00000036 	andeq	r0, r0, r6, lsr r0
 800dbb0:	3e1c1c00 	cdpcc	12, 1, cr1, cr12, cr0, {0}
 800dbb4:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
 800dbb8:	3e630303 	cdpcc	3, 6, cr0, cr3, cr3, {0}
 800dbbc:	00001c1c 	andeq	r1, r0, ip, lsl ip
 800dbc0:	63630000 	cmnvs	r3, #0
 800dbc4:	0c0c6666 	stceq	6, cr6, [ip], {102}	; 0x66
 800dbc8:	63333318 	teqvs	r3, #24, 6	; 0x60000000
 800dbcc:	00000063 	andeq	r0, r0, r3, rrx
 800dbd0:	6c380000 	ldcvs	0, cr0, [r8], #-0
 800dbd4:	3b386c6c 	blcc	8e28d8c <__RO_LIMIT__+0xe19edc>
 800dbd8:	6f66666f 	svcvs	0x0066666f
 800dbdc:	0000003b 	andeq	r0, r0, fp, lsr r0
 800dbe0:	18181800 	ldmdane	r8, {fp, ip}
 800dbe4:	00000018 	andeq	r0, r0, r8, lsl r0
	...
 800dbf0:	180c0600 	stmdane	ip, {r9, sl}
 800dbf4:	30303018 	eorscc	r3, r0, r8, lsl r0
 800dbf8:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
 800dbfc:	0000060c 	andeq	r0, r0, ip, lsl #12
 800dc00:	0c183000 	ldceq	0, cr3, [r8], {-0}
 800dc04:	0606060c 	streq	r0, [r6], -ip, lsl #12
 800dc08:	0c0c0606 	stceq	6, cr0, [ip], {6}
 800dc0c:	00003018 	andeq	r3, r0, r8, lsl r0
 800dc10:	00000000 	andeq	r0, r0, r0
 800dc14:	7f1c3663 	svcvc	0x001c3663
 800dc18:	0063361c 	rsbeq	r3, r3, ip, lsl r6
	...
 800dc24:	ff181818 			; <UNDEFINED> instruction: 0xff181818
 800dc28:	00181818 	andseq	r1, r8, r8, lsl r8
	...
 800dc38:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800dc3c:	00301818 	eorseq	r1, r0, r8, lsl r8
 800dc40:	00000000 	andeq	r0, r0, r0
 800dc44:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
 800dc58:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800dc5c:	00000018 	andeq	r0, r0, r8, lsl r0
 800dc60:	03030000 	movweq	r0, #12288	; 0x3000
 800dc64:	0c0c0606 	stceq	6, cr0, [ip], {6}
 800dc68:	30301818 	eorscc	r1, r0, r8, lsl r8
 800dc6c:	00000060 	andeq	r0, r0, r0, rrx
 800dc70:	633e0000 	teqvs	lr, #0
 800dc74:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800dc78:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800dc7c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800dc80:	1c0c0000 	stcne	0, cr0, [ip], {-0}
 800dc84:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
 800dc88:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
 800dc8c:	0000001e 	andeq	r0, r0, lr, lsl r0
 800dc90:	633e0000 	teqvs	lr, #0
 800dc94:	0c060303 	stceq	3, cr0, [r6], {3}
 800dc98:	60603018 	rsbvs	r3, r0, r8, lsl r0
 800dc9c:	0000007f 	andeq	r0, r0, pc, ror r0
 800dca0:	633e0000 	teqvs	lr, #0
 800dca4:	1e060303 	cdpne	3, 0, cr0, cr6, cr3, {0}
 800dca8:	63030303 	movwvs	r0, #13059	; 0x3303
 800dcac:	0000003e 	andeq	r0, r0, lr, lsr r0
 800dcb0:	0e060000 	cdpeq	0, 0, cr0, cr6, cr0, {0}
 800dcb4:	6666361e 			; <UNDEFINED> instruction: 0x6666361e
 800dcb8:	067f6666 	ldrbteq	r6, [pc], -r6, ror #12
 800dcbc:	00000006 	andeq	r0, r0, r6
 800dcc0:	607f0000 	rsbsvs	r0, pc, r0
 800dcc4:	037e6060 	cmneq	lr, #96	; 0x60
 800dcc8:	63030303 	movwvs	r0, #13059	; 0x3303
 800dccc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800dcd0:	603e0000 	eorsvs	r0, lr, r0
 800dcd4:	7e606060 	cdpvc	0, 6, cr6, cr0, cr0, {3}
 800dcd8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800dcdc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800dce0:	637f0000 	cmnvs	pc, #0
 800dce4:	0c060303 	stceq	3, cr0, [r6], {3}
 800dce8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800dcec:	00000018 	andeq	r0, r0, r8, lsl r0
 800dcf0:	633e0000 	teqvs	lr, #0
 800dcf4:	3e636363 	cdpcc	3, 6, cr6, cr3, cr3, {3}
 800dcf8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800dcfc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800dd00:	633e0000 	teqvs	lr, #0
 800dd04:	3f636363 	svccc	0x00636363
 800dd08:	63030303 	movwvs	r0, #13059	; 0x3303
 800dd0c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800dd10:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 800dd14:	00001818 	andeq	r1, r0, r8, lsl r8
 800dd18:	18181800 	ldmdane	r8, {fp, ip}
 800dd1c:	00000000 	andeq	r0, r0, r0
 800dd20:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 800dd24:	00001818 	andeq	r1, r0, r8, lsl r8
 800dd28:	18181800 	ldmdane	r8, {fp, ip}
 800dd2c:	00003018 	andeq	r3, r0, r8, lsl r0
 800dd30:	06030000 	streq	r0, [r3], -r0
 800dd34:	6030180c 	eorsvs	r1, r0, ip, lsl #16
 800dd38:	060c1830 			; <UNDEFINED> instruction: 0x060c1830
 800dd3c:	00000003 	andeq	r0, r0, r3
 800dd40:	00000000 	andeq	r0, r0, r0
 800dd44:	007f0000 	rsbseq	r0, pc, r0
 800dd48:	00007f00 	andeq	r7, r0, r0, lsl #30
 800dd4c:	00000000 	andeq	r0, r0, r0
 800dd50:	30600000 	rsbcc	r0, r0, r0
 800dd54:	03060c18 	movweq	r0, #27672	; 0x6c18
 800dd58:	30180c06 	andscc	r0, r8, r6, lsl #24
 800dd5c:	00000060 	andeq	r0, r0, r0, rrx
 800dd60:	633e0000 	teqvs	lr, #0
 800dd64:	0c060363 	stceq	3, cr0, [r6], {99}	; 0x63
 800dd68:	18001818 	stmdane	r0, {r3, r4, fp, ip}
 800dd6c:	00000018 	andeq	r0, r0, r8, lsl r0
 800dd70:	633e0000 	teqvs	lr, #0
 800dd74:	6f6f6f63 	svcvs	0x006f6f63
 800dd78:	60606e6e 	rsbvs	r6, r0, lr, ror #28
 800dd7c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800dd80:	1c080000 	stcne	0, cr0, [r8], {-0}
 800dd84:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
 800dd88:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
 800dd8c:	00000063 	andeq	r0, r0, r3, rrx
 800dd90:	637e0000 	cmnvs	lr, #0
 800dd94:	7e666363 	cdpvc	3, 6, cr6, cr6, cr3, {3}
 800dd98:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800dd9c:	0000007e 	andeq	r0, r0, lr, ror r0
 800dda0:	633e0000 	teqvs	lr, #0
 800dda4:	60606063 	rsbvs	r6, r0, r3, rrx
 800dda8:	63636060 	cmnvs	r3, #96	; 0x60
 800ddac:	0000003e 	andeq	r0, r0, lr, lsr r0
 800ddb0:	667c0000 	ldrbtvs	r0, [ip], -r0
 800ddb4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800ddb8:	66636363 	strbtvs	r6, [r3], -r3, ror #6
 800ddbc:	0000007c 	andeq	r0, r0, ip, ror r0
 800ddc0:	607f0000 	rsbsvs	r0, pc, r0
 800ddc4:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
 800ddc8:	60606060 	rsbvs	r6, r0, r0, rrx
 800ddcc:	0000007f 	andeq	r0, r0, pc, ror r0
 800ddd0:	607f0000 	rsbsvs	r0, pc, r0
 800ddd4:	7c606060 	stclvc	0, cr6, [r0], #-384	; 0xfffffe80
 800ddd8:	60606060 	rsbvs	r6, r0, r0, rrx
 800dddc:	00000060 	andeq	r0, r0, r0, rrx
 800dde0:	633e0000 	teqvs	lr, #0
 800dde4:	60606063 	rsbvs	r6, r0, r3, rrx
 800dde8:	6763636f 	strbvs	r6, [r3, -pc, ror #6]!
 800ddec:	0000003b 	andeq	r0, r0, fp, lsr r0
 800ddf0:	63630000 	cmnvs	r3, #0
 800ddf4:	7f636363 	svcvc	0x00636363
 800ddf8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800ddfc:	00000063 	andeq	r0, r0, r3, rrx
 800de00:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800de04:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800de08:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800de0c:	00000018 	andeq	r0, r0, r8, lsl r0
 800de10:	03030000 	movweq	r0, #12288	; 0x3000
 800de14:	03030303 	movweq	r0, #13059	; 0x3303
 800de18:	63630303 	cmnvs	r3, #201326592	; 0xc000000
 800de1c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800de20:	63630000 	cmnvs	r3, #0
 800de24:	786c6663 	stmdavc	ip!, {r0, r1, r5, r6, r9, sl, sp, lr}^
 800de28:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
 800de2c:	00000063 	andeq	r0, r0, r3, rrx
 800de30:	60600000 	rsbvs	r0, r0, r0
 800de34:	60606060 	rsbvs	r6, r0, r0, rrx
 800de38:	60606060 	rsbvs	r6, r0, r0, rrx
 800de3c:	0000007f 	andeq	r0, r0, pc, ror r0
 800de40:	63630000 	cmnvs	r3, #0
 800de44:	6b7f7f77 	blvs	9fedc28 <__RO_LIMIT__+0x1fded78>
 800de48:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800de4c:	00000063 	andeq	r0, r0, r3, rrx
 800de50:	63630000 	cmnvs	r3, #0
 800de54:	6b7b7373 	blvs	9eeac28 <__RO_LIMIT__+0x1edbd78>
 800de58:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
 800de5c:	00000063 	andeq	r0, r0, r3, rrx
 800de60:	633e0000 	teqvs	lr, #0
 800de64:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800de68:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800de6c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800de70:	337e0000 	cmncc	lr, #0
 800de74:	3e333333 	mrccc	3, 1, r3, cr3, cr3, {1}
 800de78:	30303030 	eorscc	r3, r0, r0, lsr r0
 800de7c:	00000078 	andeq	r0, r0, r8, ror r0
 800de80:	633e0000 	teqvs	lr, #0
 800de84:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800de88:	67636363 	strbvs	r6, [r3, -r3, ror #6]!
 800de8c:	0007063e 	andeq	r0, r7, lr, lsr r6
 800de90:	637e0000 	cmnvs	lr, #0
 800de94:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
 800de98:	6363666c 	cmnvs	r3, #108, 12	; 0x6c00000
 800de9c:	00000063 	andeq	r0, r0, r3, rrx
 800dea0:	633e0000 	teqvs	lr, #0
 800dea4:	3e606063 	cdpcc	0, 6, cr6, cr0, cr3, {3}
 800dea8:	63630303 	cmnvs	r3, #201326592	; 0xc000000
 800deac:	0000003e 	andeq	r0, r0, lr, lsr r0
 800deb0:	ffff0000 			; <UNDEFINED> instruction: 0xffff0000
 800deb4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800deb8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800debc:	00000018 	andeq	r0, r0, r8, lsl r0
 800dec0:	63630000 	cmnvs	r3, #0
 800dec4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800dec8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800decc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800ded0:	63630000 	cmnvs	r3, #0
 800ded4:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800ded8:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
 800dedc:	00000008 	andeq	r0, r0, r8
 800dee0:	63630000 	cmnvs	r3, #0
 800dee4:	6b636363 	blvs	98e6c78 <__RO_LIMIT__+0x18d7dc8>
 800dee8:	63777f7f 	cmnvs	r7, #508	; 0x1fc
 800deec:	00000063 	andeq	r0, r0, r3, rrx
 800def0:	63630000 	cmnvs	r3, #0
 800def4:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
 800def8:	63636336 	cmnvs	r3, #-671088640	; 0xd8000000
 800defc:	00000063 	andeq	r0, r0, r3, rrx
 800df00:	c3c30000 	bicgt	r0, r3, #0
 800df04:	183c66c3 	ldmdane	ip!, {r0, r1, r6, r7, r9, sl, sp, lr}
 800df08:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800df0c:	0000003c 	andeq	r0, r0, ip, lsr r0
 800df10:	437f0000 	cmnmi	pc, #0
 800df14:	180c0603 	stmdane	ip, {r0, r1, r9, sl}
 800df18:	7f606030 	svcvc	0x00606030
 800df1c:	0000007f 	andeq	r0, r0, pc, ror r0
 800df20:	303e0000 	eorscc	r0, lr, r0
 800df24:	30303030 	eorscc	r3, r0, r0, lsr r0
 800df28:	30303030 	eorscc	r3, r0, r0, lsr r0
 800df2c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800df30:	60600000 	rsbvs	r0, r0, r0
 800df34:	18183030 	ldmdane	r8, {r4, r5, ip, sp}
 800df38:	06060c0c 	streq	r0, [r6], -ip, lsl #24
 800df3c:	00000003 	andeq	r0, r0, r3
 800df40:	063e0000 	ldrteq	r0, [lr], -r0
 800df44:	06060606 	streq	r0, [r6], -r6, lsl #12
 800df48:	06060606 	streq	r0, [r6], -r6, lsl #12
 800df4c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800df50:	1c080000 	stcne	0, cr0, [r8], {-0}
 800df54:	00006336 	andeq	r6, r0, r6, lsr r3
	...
 800df6c:	0000ff00 	andeq	pc, r0, r0, lsl #30
 800df70:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800df74:	00000c18 	andeq	r0, r0, r8, lsl ip
	...
 800df84:	03633e00 	cmneq	r3, #0, 28
 800df88:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
 800df8c:	0000003f 	andeq	r0, r0, pc, lsr r0
 800df90:	60600000 	rsbvs	r0, r0, r0
 800df94:	63637e60 	cmnvs	r3, #96, 28	; 0x600
 800df98:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800df9c:	0000007e 	andeq	r0, r0, lr, ror r0
 800dfa0:	00000000 	andeq	r0, r0, r0
 800dfa4:	63633e00 	cmnvs	r3, #0, 28
 800dfa8:	63636060 	cmnvs	r3, #96	; 0x60
 800dfac:	0000003e 	andeq	r0, r0, lr, lsr r0
 800dfb0:	03030000 	movweq	r0, #12288	; 0x3000
 800dfb4:	63633f03 	cmnvs	r3, #3, 30
 800dfb8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800dfbc:	0000003f 	andeq	r0, r0, pc, lsr r0
 800dfc0:	00000000 	andeq	r0, r0, r0
 800dfc4:	63633e00 	cmnvs	r3, #0, 28
 800dfc8:	6363607f 	cmnvs	r3, #127	; 0x7f
 800dfcc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800dfd0:	331e0000 	tstcc	lr, #0
 800dfd4:	7e303033 	mrcvc	0, 1, r3, cr0, cr3, {1}
 800dfd8:	30303030 	eorscc	r3, r0, r0, lsr r0
 800dfdc:	00000030 	andeq	r0, r0, r0, lsr r0
 800dfe0:	00000000 	andeq	r0, r0, r0
 800dfe4:	63633e00 	cmnvs	r3, #0, 28
 800dfe8:	3f636363 	svccc	0x00636363
 800dfec:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
 800dff0:	60600000 	rsbvs	r0, r0, r0
 800dff4:	63637e60 	cmnvs	r3, #96, 28	; 0x600
 800dff8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800dffc:	00000063 	andeq	r0, r0, r3, rrx
 800e000:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800e004:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800e008:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e00c:	00000018 	andeq	r0, r0, r8, lsl r0
 800e010:	06060000 	streq	r0, [r6], -r0
 800e014:	06060000 	streq	r0, [r6], -r0
 800e018:	06060606 	streq	r0, [r6], -r6, lsl #12
 800e01c:	3c666606 	stclcc	6, cr6, [r6], #-24	; 0xffffffe8
 800e020:	60600000 	rsbvs	r0, r0, r0
 800e024:	6c666360 	stclvs	3, cr6, [r6], #-384	; 0xfffffe80
 800e028:	666c7878 			; <UNDEFINED> instruction: 0x666c7878
 800e02c:	00000063 	andeq	r0, r0, r3, rrx
 800e030:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800e034:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e038:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e03c:	00000018 	andeq	r0, r0, r8, lsl r0
 800e040:	00000000 	andeq	r0, r0, r0
 800e044:	6b7f7600 	blvs	9feb84c <__RO_LIMIT__+0x1fdc99c>
 800e048:	636b6b6b 	cmnvs	fp, #109568	; 0x1ac00
 800e04c:	00000063 	andeq	r0, r0, r3, rrx
 800e050:	00000000 	andeq	r0, r0, r0
 800e054:	63637e00 	cmnvs	r3, #0, 28
 800e058:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e05c:	00000063 	andeq	r0, r0, r3, rrx
 800e060:	00000000 	andeq	r0, r0, r0
 800e064:	63633e00 	cmnvs	r3, #0, 28
 800e068:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e06c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800e070:	00000000 	andeq	r0, r0, r0
 800e074:	63637e00 	cmnvs	r3, #0, 28
 800e078:	7e636363 	cdpvc	3, 6, cr6, cr3, cr3, {3}
 800e07c:	60606060 	rsbvs	r6, r0, r0, rrx
 800e080:	00000000 	andeq	r0, r0, r0
 800e084:	63633f00 	cmnvs	r3, #0, 30
 800e088:	3f636363 	svccc	0x00636363
 800e08c:	03030303 	movweq	r0, #13059	; 0x3303
 800e090:	00000000 	andeq	r0, r0, r0
 800e094:	70786f00 	rsbsvc	r6, r8, r0, lsl #30
 800e098:	60606060 	rsbvs	r6, r0, r0, rrx
 800e09c:	00000060 	andeq	r0, r0, r0, rrx
 800e0a0:	00000000 	andeq	r0, r0, r0
 800e0a4:	63633e00 	cmnvs	r3, #0, 28
 800e0a8:	63630e38 	cmnvs	r3, #56, 28	; 0x380
 800e0ac:	0000003e 	andeq	r0, r0, lr, lsr r0
 800e0b0:	30300000 	eorscc	r0, r0, r0
 800e0b4:	30307e30 	eorscc	r7, r0, r0, lsr lr
 800e0b8:	33333030 	teqcc	r3, #48	; 0x30
 800e0bc:	0000001e 	andeq	r0, r0, lr, lsl r0
 800e0c0:	00000000 	andeq	r0, r0, r0
 800e0c4:	63636300 	cmnvs	r3, #0, 6
 800e0c8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e0cc:	0000003f 	andeq	r0, r0, pc, lsr r0
 800e0d0:	00000000 	andeq	r0, r0, r0
 800e0d4:	63636300 	cmnvs	r3, #0, 6
 800e0d8:	1c366363 	ldcne	3, cr6, [r6], #-396	; 0xfffffe74
 800e0dc:	00000008 	andeq	r0, r0, r8
 800e0e0:	00000000 	andeq	r0, r0, r0
 800e0e4:	63636300 	cmnvs	r3, #0, 6
 800e0e8:	777f7f6b 	ldrbvc	r7, [pc, -fp, ror #30]!
 800e0ec:	00000063 	andeq	r0, r0, r3, rrx
 800e0f0:	00000000 	andeq	r0, r0, r0
 800e0f4:	36636300 	strbtcc	r6, [r3], -r0, lsl #6
 800e0f8:	63361c1c 	teqvs	r6, #28, 24	; 0x1c00
 800e0fc:	00000063 	andeq	r0, r0, r3, rrx
 800e100:	00000000 	andeq	r0, r0, r0
 800e104:	63636300 	cmnvs	r3, #0, 6
 800e108:	3f636363 	svccc	0x00636363
 800e10c:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
 800e110:	00000000 	andeq	r0, r0, r0
 800e114:	06437f00 	strbeq	r7, [r3], -r0, lsl #30
 800e118:	6130180c 	teqvs	r0, ip, lsl #16
 800e11c:	0000007f 	andeq	r0, r0, pc, ror r0
 800e120:	18180e00 	ldmdane	r8, {r9, sl, fp}
 800e124:	70181818 	andsvc	r1, r8, r8, lsl r8
 800e128:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e12c:	00000e18 	andeq	r0, r0, r8, lsl lr
 800e130:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800e134:	00181818 	andseq	r1, r8, r8, lsl r8
 800e138:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e13c:	00000018 	andeq	r0, r0, r8, lsl r0
 800e140:	18187000 	ldmdane	r8, {ip, sp, lr}
 800e144:	0e181818 	mrceq	8, 0, r1, cr8, cr8, {0}
 800e148:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e14c:	00007018 	andeq	r7, r0, r8, lsl r0
 800e150:	00000000 	andeq	r0, r0, r0
 800e154:	0edb7000 	cdpeq	0, 13, cr7, cr11, cr0, {0}
	...
 800e160:	08080000 	stmdaeq	r8, {}	; <UNPREDICTABLE>
 800e164:	36361c1c 			; <UNDEFINED> instruction: 0x36361c1c
 800e168:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e16c:	0000007f 	andeq	r0, r0, pc, ror r0
 800e170:	633e0000 	teqvs	lr, #0
 800e174:	60606063 	rsbvs	r6, r0, r3, rrx
 800e178:	63636060 	cmnvs	r3, #96	; 0x60
 800e17c:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
 800e180:	63630000 	cmnvs	r3, #0
 800e184:	63636300 	cmnvs	r3, #0, 6
 800e188:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e18c:	0000003f 	andeq	r0, r0, pc, lsr r0
 800e190:	180c0600 	stmdane	ip, {r9, sl}
 800e194:	63633e00 	cmnvs	r3, #0, 28
 800e198:	6360607f 	cmnvs	r0, #127	; 0x7f
 800e19c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800e1a0:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
 800e1a4:	03633e00 	cmneq	r3, #0, 28
 800e1a8:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
 800e1ac:	0000003f 	andeq	r0, r0, pc, lsr r0
 800e1b0:	36360000 	ldrtcc	r0, [r6], -r0
 800e1b4:	03633e00 	cmneq	r3, #0, 28
 800e1b8:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
 800e1bc:	0000003f 	andeq	r0, r0, pc, lsr r0
 800e1c0:	0c183000 	ldceq	0, cr3, [r8], {-0}
 800e1c4:	03633e00 	cmneq	r3, #0, 28
 800e1c8:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
 800e1cc:	0000003f 	andeq	r0, r0, pc, lsr r0
 800e1d0:	1c361c00 	ldcne	12, cr1, [r6], #-0
 800e1d4:	03633e00 	cmneq	r3, #0, 28
 800e1d8:	6363633f 	cmnvs	r3, #-67108864	; 0xfc000000
 800e1dc:	0000003f 	andeq	r0, r0, pc, lsr r0
 800e1e0:	00000000 	andeq	r0, r0, r0
 800e1e4:	63633e00 	cmnvs	r3, #0, 28
 800e1e8:	63606060 	cmnvs	r0, #96	; 0x60
 800e1ec:	0c060c3e 	stceq	12, cr0, [r6], {62}	; 0x3e
 800e1f0:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
 800e1f4:	63633e00 	cmnvs	r3, #0, 28
 800e1f8:	6360607f 	cmnvs	r0, #127	; 0x7f
 800e1fc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800e200:	36360000 	ldrtcc	r0, [r6], -r0
 800e204:	63633e00 	cmnvs	r3, #0, 28
 800e208:	6360607f 	cmnvs	r0, #127	; 0x7f
 800e20c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800e210:	0c183000 	ldceq	0, cr3, [r8], {-0}
 800e214:	63633e00 	cmnvs	r3, #0, 28
 800e218:	6360607f 	cmnvs	r0, #127	; 0x7f
 800e21c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800e220:	66660000 	strbtvs	r0, [r6], -r0
 800e224:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800e228:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e22c:	00000018 	andeq	r0, r0, r8, lsl r0
 800e230:	3c180000 	ldccc	0, cr0, [r8], {-0}
 800e234:	18180066 	ldmdane	r8, {r1, r2, r5, r6}
 800e238:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e23c:	00000018 	andeq	r0, r0, r8, lsl r0
 800e240:	18300000 	ldmdane	r0!, {}	; <UNPREDICTABLE>
 800e244:	1818000c 	ldmdane	r8, {r2, r3}
 800e248:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e24c:	00000018 	andeq	r0, r0, r8, lsl r0
 800e250:	361c6b63 	ldrcc	r6, [ip], -r3, ror #22
 800e254:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e258:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
 800e25c:	00000063 	andeq	r0, r0, r3, rrx
 800e260:	361c361c 			; <UNDEFINED> instruction: 0x361c361c
 800e264:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e268:	6363637f 	cmnvs	r3, #-67108863	; 0xfc000001
 800e26c:	00000063 	andeq	r0, r0, r3, rrx
 800e270:	637f180c 	cmnvs	pc, #12, 16	; 0xc0000
 800e274:	7c606063 	stclvc	0, cr6, [r0], #-396	; 0xfffffe74
 800e278:	63636060 	cmnvs	r3, #96	; 0x60
 800e27c:	0000007f 	andeq	r0, r0, pc, ror r0
 800e280:	00000000 	andeq	r0, r0, r0
 800e284:	1b3b6e00 	blne	8ee9a8c <__RO_LIMIT__+0xedabdc>
 800e288:	dcd8de7b 	ldclle	14, cr13, [r8], {123}	; 0x7b
 800e28c:	00000077 	andeq	r0, r0, r7, ror r0
 800e290:	3d1f0000 	ldccc	0, cr0, [pc, #-0]	; 800e298 <eng8x16+0x928>
 800e294:	6e6c6c6d 	cdpvs	12, 6, cr6, cr12, cr13, {3}
 800e298:	6d6d6c7c 	stclvs	12, cr6, [sp, #-496]!	; 0xfffffe10
 800e29c:	0000006f 	andeq	r0, r0, pc, rrx
 800e2a0:	361c0800 	ldrcc	r0, [ip], -r0, lsl #16
 800e2a4:	63633e00 	cmnvs	r3, #0, 28
 800e2a8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e2ac:	0000003e 	andeq	r0, r0, lr, lsr r0
 800e2b0:	36360000 	ldrtcc	r0, [r6], -r0
 800e2b4:	63633e00 	cmnvs	r3, #0, 28
 800e2b8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e2bc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800e2c0:	0c183000 	ldceq	0, cr3, [r8], {-0}
 800e2c4:	63633e00 	cmnvs	r3, #0, 28
 800e2c8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e2cc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800e2d0:	663c1800 	ldrtvs	r1, [ip], -r0, lsl #16
 800e2d4:	63636300 	cmnvs	r3, #0, 6
 800e2d8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e2dc:	0000003f 	andeq	r0, r0, pc, lsr r0
 800e2e0:	0c183000 	ldceq	0, cr3, [r8], {-0}
 800e2e4:	63636300 	cmnvs	r3, #0, 6
 800e2e8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e2ec:	0000003f 	andeq	r0, r0, pc, lsr r0
 800e2f0:	36360000 	ldrtcc	r0, [r6], -r0
 800e2f4:	63636300 	cmnvs	r3, #0, 6
 800e2f8:	3f636363 	svccc	0x00636363
 800e2fc:	3e636303 	cdpcc	3, 6, cr6, cr3, cr3, {0}
 800e300:	3e006363 	cdpcc	3, 0, cr6, cr0, cr3, {3}
 800e304:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e308:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e30c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800e310:	63006363 	movwvs	r6, #867	; 0x363
 800e314:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e318:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e31c:	0000003f 	andeq	r0, r0, pc, lsr r0
 800e320:	0c0c0000 	stceq	0, cr0, [ip], {-0}
 800e324:	6063633e 	rsbvs	r6, r3, lr, lsr r3
 800e328:	0c3e6360 	ldceq	3, cr6, [lr], #-384	; 0xfffffe80
 800e32c:	0000000c 	andeq	r0, r0, ip
 800e330:	361c0000 	ldrcc	r0, [ip], -r0
 800e334:	7c303030 	ldcvc	0, cr3, [r0], #-192	; 0xffffff40
 800e338:	73303030 	teqvc	r0, #48	; 0x30
 800e33c:	0000007e 	andeq	r0, r0, lr, ror r0
 800e340:	c3c30000 	bicgt	r0, r3, #0
 800e344:	ff3c66c3 			; <UNDEFINED> instruction: 0xff3c66c3
 800e348:	1818ff18 	ldmdane	r8, {r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
 800e34c:	0000003c 	andeq	r0, r0, ip, lsr r0
 800e350:	66fc0000 	ldrbtvs	r0, [ip], r0
 800e354:	786c6666 	stmdavc	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}^
 800e358:	66666f66 	strbtvs	r6, [r6], -r6, ror #30
 800e35c:	000000f3 	strdeq	r0, [r0], -r3
 800e360:	1b0e0000 	blne	838e368 <__RO_LIMIT__+0x37f4b8>
 800e364:	187e1818 	ldmdane	lr!, {r3, r4, fp, ip}^
 800e368:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e36c:	00000070 	andeq	r0, r0, r0, ror r0
 800e370:	30180c00 	andscc	r0, r8, r0, lsl #24
 800e374:	06663c00 	strbteq	r3, [r6], -r0, lsl #24
 800e378:	6666663e 			; <UNDEFINED> instruction: 0x6666663e
 800e37c:	0000003b 	andeq	r0, r0, fp, lsr r0
 800e380:	30180c00 	andscc	r0, r8, r0, lsl #24
 800e384:	18183800 	ldmdane	r8, {fp, ip, sp}
 800e388:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e38c:	0000003c 	andeq	r0, r0, ip, lsr r0
 800e390:	180c0600 	stmdane	ip, {r9, sl}
 800e394:	63633e00 	cmnvs	r3, #0, 28
 800e398:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e39c:	0000003e 	andeq	r0, r0, lr, lsr r0
 800e3a0:	30180c00 	andscc	r0, r8, r0, lsl #24
 800e3a4:	63636300 	cmnvs	r3, #0, 6
 800e3a8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e3ac:	0000003f 	andeq	r0, r0, pc, lsr r0
 800e3b0:	3b6e0000 	blcc	9b8e3b8 <__RO_LIMIT__+0x1b7f508>
 800e3b4:	63637e00 	cmnvs	r3, #0, 28
 800e3b8:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e3bc:	00000063 	andeq	r0, r0, r3, rrx
 800e3c0:	63006e3b 	movwvs	r6, #3643	; 0xe3b
 800e3c4:	6b7b7373 	blvs	9eeb198 <__RO_LIMIT__+0x1edc2e8>
 800e3c8:	6367676f 	cmnvs	r7, #29097984	; 0x1bc0000
 800e3cc:	00000063 	andeq	r0, r0, r3, rrx
 800e3d0:	6c6c3c00 	stclvs	12, cr3, [ip], #-0
 800e3d4:	7e00366c 	cfmadd32vc	mvax3, mvfx3, mvfx0, mvfx12
	...
 800e3e0:	6c6c3800 	stclvs	8, cr3, [ip], #-0
 800e3e4:	7c00386c 	stcvc	8, cr3, [r0], {108}	; 0x6c
	...
 800e3f0:	0c0c0000 	stceq	0, cr0, [ip], {-0}
 800e3f4:	180c0c00 	stmdane	ip, {sl, fp}
 800e3f8:	63636030 	cmnvs	r3, #48	; 0x30
 800e3fc:	0000003e 	andeq	r0, r0, lr, lsr r0
 800e400:	00000000 	andeq	r0, r0, r0
 800e404:	7f000000 	svcvc	0x00000000
 800e408:	60606060 	rsbvs	r6, r0, r0, rrx
 800e40c:	00000060 	andeq	r0, r0, r0, rrx
 800e410:	00000000 	andeq	r0, r0, r0
 800e414:	7f000000 	svcvc	0x00000000
 800e418:	03030303 	movweq	r0, #13059	; 0x3303
 800e41c:	00000003 	andeq	r0, r0, r3
 800e420:	63e06000 	mvnvs	r6, #0
 800e424:	3e186c66 	cdpcc	12, 1, cr6, cr8, cr6, {3}
 800e428:	180ec373 	stmdane	lr, {r0, r1, r4, r5, r6, r8, r9, lr, pc}
 800e42c:	0000001f 	andeq	r0, r0, pc, lsl r0
 800e430:	63e06000 	mvnvs	r6, #0
 800e434:	36186c66 	ldrcc	r6, [r8], -r6, ror #24
 800e438:	3f36de6e 	svccc	0x0036de6e
 800e43c:	00000006 	andeq	r0, r0, r6
 800e440:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
 800e444:	18181800 	ldmdane	r8, {fp, ip}
 800e448:	3c3c3c18 	ldccc	12, cr3, [ip], #-96	; 0xffffffa0
 800e44c:	00000018 	andeq	r0, r0, r8, lsl r0
 800e450:	1b090000 	blne	824e458 <__RO_LIMIT__+0x23f5a8>
 800e454:	6c36361b 	ldcvs	6, cr3, [r6], #-108	; 0xffffff94
 800e458:	1b1b3636 	blne	86dbd38 <__RO_LIMIT__+0x6cce88>
 800e45c:	00000009 	andeq	r0, r0, r9
 800e460:	6c480000 	marvs	acc0, r0, r8
 800e464:	1b36366c 	blne	8d9be1c <__RO_LIMIT__+0xd8cf6c>
 800e468:	6c6c3636 	stclvs	6, cr3, [ip], #-216	; 0xffffff28
 800e46c:	00000048 	andeq	r0, r0, r8, asr #32
 800e470:	11441144 	cmpne	r4, r4, asr #2
 800e474:	11441144 	cmpne	r4, r4, asr #2
 800e478:	11441144 	cmpne	r4, r4, asr #2
 800e47c:	11441144 	cmpne	r4, r4, asr #2
 800e480:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
 800e484:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
 800e488:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
 800e48c:	55aa55aa 	strpl	r5, [sl, #1450]!	; 0x5aa
 800e490:	bbeebbee 	bllt	7bbd450 <__RW_SIZE__+0x7bbcec8>
 800e494:	bbeebbee 	bllt	7bbd454 <__RW_SIZE__+0x7bbcecc>
 800e498:	bbeebbee 	bllt	7bbd458 <__RW_SIZE__+0x7bbced0>
 800e49c:	bbeebbee 	bllt	7bbd45c <__RW_SIZE__+0x7bbced4>
 800e4a0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e4a4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e4a8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e4ac:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e4b0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e4b4:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
 800e4b8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e4bc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e4c0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e4c4:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
 800e4c8:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
 800e4cc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e4d0:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e4d4:	f6363636 			; <UNDEFINED> instruction: 0xf6363636
 800e4d8:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e4dc:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e4e0:	00000000 	andeq	r0, r0, r0
 800e4e4:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
 800e4e8:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e4ec:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e4f0:	00000000 	andeq	r0, r0, r0
 800e4f4:	18f80000 	ldmne	r8!, {}^	; <UNPREDICTABLE>
 800e4f8:	181818f8 	ldmdane	r8, {r3, r4, r5, r6, r7, fp, ip}
 800e4fc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e500:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e504:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
 800e508:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
 800e50c:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e510:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e514:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e518:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e51c:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e520:	00000000 	andeq	r0, r0, r0
 800e524:	06fe0000 	ldrbteq	r0, [lr], r0
 800e528:	363636f6 			; <UNDEFINED> instruction: 0x363636f6
 800e52c:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e530:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e534:	06f63636 			; <UNDEFINED> instruction: 0x06f63636
 800e538:	000000fe 	strdeq	r0, [r0], -lr
 800e53c:	00000000 	andeq	r0, r0, r0
 800e540:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e544:	fe363636 	mrc2	6, 1, r3, cr6, cr6, {1}
	...
 800e550:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e554:	18f81818 	ldmne	r8!, {r3, r4, fp, ip}^
 800e558:	000000f8 	strdeq	r0, [r0], -r8
	...
 800e564:	f8000000 			; <UNDEFINED> instruction: 0xf8000000
 800e568:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e56c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e570:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e574:	1f181818 	svcne	0x00181818
	...
 800e580:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e584:	ff181818 			; <UNDEFINED> instruction: 0xff181818
	...
 800e594:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 800e598:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e59c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e5a0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e5a4:	1f181818 	svcne	0x00181818
 800e5a8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e5ac:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e5b0:	00000000 	andeq	r0, r0, r0
 800e5b4:	ff000000 			; <UNDEFINED> instruction: 0xff000000
	...
 800e5c0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e5c4:	ff181818 			; <UNDEFINED> instruction: 0xff181818
 800e5c8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e5cc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e5d0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e5d4:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
 800e5d8:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
 800e5dc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e5e0:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e5e4:	37363636 			; <UNDEFINED> instruction: 0x37363636
 800e5e8:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e5ec:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e5f0:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e5f4:	30373636 	eorscc	r3, r7, r6, lsr r6
 800e5f8:	0000003f 	andeq	r0, r0, pc, lsr r0
	...
 800e604:	303f0000 	eorscc	r0, pc, r0
 800e608:	36363637 			; <UNDEFINED> instruction: 0x36363637
 800e60c:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e610:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e614:	00f73636 	rscseq	r3, r7, r6, lsr r6
 800e618:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
	...
 800e624:	00ff0000 	rscseq	r0, pc, r0
 800e628:	363636f7 			; <UNDEFINED> instruction: 0x363636f7
 800e62c:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e630:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e634:	36373636 			; <UNDEFINED> instruction: 0x36373636
 800e638:	36363637 			; <UNDEFINED> instruction: 0x36363637
 800e63c:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e640:	00000000 	andeq	r0, r0, r0
 800e644:	00ff0000 	rscseq	r0, pc, r0
 800e648:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 800e64c:	00000000 	andeq	r0, r0, r0
 800e650:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e654:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
 800e658:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e65c:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e660:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e664:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
 800e668:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 800e66c:	00000000 	andeq	r0, r0, r0
 800e670:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e674:	ff363636 			; <UNDEFINED> instruction: 0xff363636
	...
 800e684:	00ff0000 	rscseq	r0, pc, r0
 800e688:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
 800e68c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e690:	00000000 	andeq	r0, r0, r0
 800e694:	ff000000 			; <UNDEFINED> instruction: 0xff000000
 800e698:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e69c:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e6a0:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e6a4:	3f363636 	svccc	0x00363636
	...
 800e6b0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e6b4:	181f1818 	ldmdane	pc, {r3, r4, fp, ip}	; <UNPREDICTABLE>
 800e6b8:	0000001f 	andeq	r0, r0, pc, lsl r0
	...
 800e6c4:	181f0000 	ldmdane	pc, {}	; <UNPREDICTABLE>
 800e6c8:	1818181f 	ldmdane	r8, {r0, r1, r2, r3, r4, fp, ip}
 800e6cc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e6d0:	00000000 	andeq	r0, r0, r0
 800e6d4:	3f000000 	svccc	0x00000000
 800e6d8:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e6dc:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e6e0:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e6e4:	f7363636 			; <UNDEFINED> instruction: 0xf7363636
 800e6e8:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e6ec:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e6f0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e6f4:	00ff1818 	rscseq	r1, pc, r8, lsl r8	; <UNPREDICTABLE>
 800e6f8:	181818ff 	ldmdane	r8, {r0, r1, r2, r3, r4, r5, r6, r7, fp, ip}
 800e6fc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e700:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e704:	f8181818 			; <UNDEFINED> instruction: 0xf8181818
	...
 800e714:	1f000000 	svcne	0x00000000
 800e718:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e71c:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e720:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 800e724:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 800e728:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 800e72c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
 800e738:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 800e73c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 800e740:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
 800e744:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
 800e748:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
 800e74c:	f0f0f0f0 			; <UNDEFINED> instruction: 0xf0f0f0f0
 800e750:	0f0f0f0f 	svceq	0x000f0f0f
 800e754:	0f0f0f0f 	svceq	0x000f0f0f
 800e758:	0f0f0f0f 	svceq	0x000f0f0f
 800e75c:	0f0f0f0f 	svceq	0x000f0f0f
 800e760:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
 800e764:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
	...
 800e774:	666e3b00 	strbtvs	r3, [lr], -r0, lsl #22
 800e778:	6e666666 	cdpvs	6, 6, cr6, cr6, cr6, {3}
 800e77c:	0000003b 	andeq	r0, r0, fp, lsr r0
 800e780:	663c0000 	ldrtvs	r0, [ip], -r0
 800e784:	7c666666 	stclvc	6, cr6, [r6], #-408	; 0xfffffe68
 800e788:	66666666 	strbtvs	r6, [r6], -r6, ror #12
 800e78c:	6060607c 	rsbvs	r6, r0, ip, ror r0
 800e790:	637f0000 	cmnvs	pc, #0
 800e794:	60606063 	rsbvs	r6, r0, r3, rrx
 800e798:	60606060 	rsbvs	r6, r0, r0, rrx
 800e79c:	00000060 	andeq	r0, r0, r0, rrx
 800e7a0:	00000000 	andeq	r0, r0, r0
 800e7a4:	36367f00 	ldrtcc	r7, [r6], -r0, lsl #30
 800e7a8:	36363636 			; <UNDEFINED> instruction: 0x36363636
 800e7ac:	00000036 	andeq	r0, r0, r6, lsr r0
 800e7b0:	637f0000 	cmnvs	pc, #0
 800e7b4:	060c1831 			; <UNDEFINED> instruction: 0x060c1831
 800e7b8:	6331180c 	teqvs	r1, #12, 16	; 0xc0000
 800e7bc:	0000007f 	andeq	r0, r0, pc, ror r0
 800e7c0:	00000000 	andeq	r0, r0, r0
 800e7c4:	666c3f00 	strbtvs	r3, [ip], -r0, lsl #30
 800e7c8:	66666666 	strbtvs	r6, [r6], -r6, ror #12
 800e7cc:	0000003c 	andeq	r0, r0, ip, lsr r0
 800e7d0:	00000000 	andeq	r0, r0, r0
 800e7d4:	66666600 	strbtvs	r6, [r6], -r0, lsl #12
 800e7d8:	76666666 	strbtvc	r6, [r6], -r6, ror #12
 800e7dc:	6060607f 	rsbvs	r6, r0, pc, ror r0
 800e7e0:	00000000 	andeq	r0, r0, r0
 800e7e4:	6c6c3f00 	stclvs	15, cr3, [ip], #-0
 800e7e8:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
 800e7ec:	0000000c 	andeq	r0, r0, ip
 800e7f0:	187e0000 	ldmdane	lr!, {}^	; <UNPREDICTABLE>
 800e7f4:	6666663c 			; <UNDEFINED> instruction: 0x6666663c
 800e7f8:	183c6666 	ldmdane	ip!, {r1, r2, r5, r6, r9, sl, sp, lr}
 800e7fc:	0000007e 	andeq	r0, r0, lr, ror r0
 800e800:	663c0000 	ldrtvs	r0, [ip], -r0
 800e804:	7e666666 	cdpvc	6, 6, cr6, cr6, cr6, {3}
 800e808:	66666666 	strbtvs	r6, [r6], -r6, ror #12
 800e80c:	0000003c 	andeq	r0, r0, ip, lsr r0
 800e810:	633e0000 	teqvs	lr, #0
 800e814:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e818:	36363677 			; <UNDEFINED> instruction: 0x36363677
 800e81c:	00000077 	andeq	r0, r0, r7, ror r0
 800e820:	1b0e0000 	blne	838e828 <__RO_LIMIT__+0x37f978>
 800e824:	663c181b 			; <UNDEFINED> instruction: 0x663c181b
 800e828:	66666666 	strbtvs	r6, [r6], -r6, ror #12
 800e82c:	0000003c 	andeq	r0, r0, ip, lsr r0
 800e830:	00000000 	andeq	r0, r0, r0
 800e834:	6b7f3600 	blvs	9fdc03c <__RO_LIMIT__+0x1fcd18c>
 800e838:	0000367f 	andeq	r3, r0, pc, ror r6
 800e83c:	00000000 	andeq	r0, r0, r0
 800e840:	06060000 	streq	r0, [r6], -r0
 800e844:	6f673e1e 	svcvs	0x00673e1e
 800e848:	3e737b7f 	vmovcc.s8	r7, d3[7]
 800e84c:	0030303c 	eorseq	r3, r0, ip, lsr r0
 800e850:	1f000000 	svcne	0x00000000
 800e854:	7f606030 	svcvc	0x00606030
 800e858:	1f306060 	svcne	0x00306060
 800e85c:	00000000 	andeq	r0, r0, r0
 800e860:	633e0000 	teqvs	lr, #0
 800e864:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e868:	63636363 	cmnvs	r3, #-1946157055	; 0x8c000001
 800e86c:	00000063 	andeq	r0, r0, r3, rrx
 800e870:	00000000 	andeq	r0, r0, r0
 800e874:	7f00007f 	svcvc	0x0000007f
 800e878:	007f0000 	rsbseq	r0, pc, r0
	...
 800e884:	ff181818 			; <UNDEFINED> instruction: 0xff181818
 800e888:	00181818 	andseq	r1, r8, r8, lsl r8
 800e88c:	000000ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
 800e890:	30600000 	rsbcc	r0, r0, r0
 800e894:	0c060c18 	stceq	12, cr0, [r6], {24}
 800e898:	00603018 	rsbeq	r3, r0, r8, lsl r0
 800e89c:	0000007e 	andeq	r0, r0, lr, ror r0
 800e8a0:	0c060000 	stceq	0, cr0, [r6], {-0}
 800e8a4:	30603018 	rsbcc	r3, r0, r8, lsl r0
 800e8a8:	00060c18 	andeq	r0, r6, r8, lsl ip
 800e8ac:	0000007e 	andeq	r0, r0, lr, ror r0
 800e8b0:	1b0e0000 	blne	838e8b8 <__RO_LIMIT__+0x37fa08>
 800e8b4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e8b8:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e8bc:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e8c0:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e8c4:	18181818 	ldmdane	r8, {r3, r4, fp, ip}
 800e8c8:	d8181818 	ldmdale	r8, {r3, r4, fp, ip}
 800e8cc:	00000070 	andeq	r0, r0, r0, ror r0
 800e8d0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
 800e8d4:	ff000018 			; <UNDEFINED> instruction: 0xff000018
 800e8d8:	18180000 	ldmdane	r8, {}	; <UNPREDICTABLE>
	...
 800e8e4:	700edb70 	andvc	sp, lr, r0, ror fp
 800e8e8:	00000edb 	ldrdeq	r0, [r0], -fp
 800e8ec:	00000000 	andeq	r0, r0, r0
 800e8f0:	361c0000 	ldrcc	r0, [ip], -r0
 800e8f4:	00001c36 	andeq	r1, r0, r6, lsr ip
	...
 800e904:	3e3e1c00 	cdpcc	12, 3, cr1, cr14, cr0, {0}
 800e908:	00001c3e 	andeq	r1, r0, lr, lsr ip
	...
 800e914:	3c3c1800 	ldccc	8, cr1, [ip], #-0
 800e918:	00000018 	andeq	r0, r0, r8, lsl r0
 800e91c:	00000000 	andeq	r0, r0, r0
 800e920:	0c0c0f00 	stceq	15, cr0, [ip], {-0}
 800e924:	0c0c0c0c 	stceq	12, cr0, [ip], {12}
 800e928:	1c3c6ccc 	ldcne	12, cr6, [ip], #-816	; 0xfffffcd0
 800e92c:	0000000c 	andeq	r0, r0, ip
 800e930:	66667c00 	strbtvs	r7, [r6], -r0, lsl #24
 800e934:	00666666 	rsbeq	r6, r6, r6, ror #12
	...
 800e940:	0c6c3800 	stcleq	8, cr3, [ip], #-0
 800e944:	007c3018 	rsbseq	r3, ip, r8, lsl r0
	...
 800e954:	7e7e7e7e 	mrcvc	14, 3, r7, cr14, cr14, {3}
 800e958:	007e7e7e 	rsbseq	r7, lr, lr, ror lr
	...

0800e970 <color>:
 800e970:	ffe0f800 			; <UNDEFINED> instruction: 0xffe0f800
 800e974:	001f07e0 	andseq	r0, pc, r0, ror #15
 800e978:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

0800e97c <Stack_reg>:
 800e97c:	0800ee24 	stmdaeq	r0, {r2, r5, r9, sl, fp, sp, lr, pc}
 800e980:	0800ee28 	stmdaeq	r0, {r3, r5, r9, sl, fp, sp, lr, pc}
 800e984:	0800ee2c 	stmdaeq	r0, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
 800e988:	0800ee30 	stmdaeq	r0, {r4, r5, r9, sl, fp, sp, lr, pc}
 800e98c:	0800ee34 	stmdaeq	r0, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
 800e990:	0800ee38 	stmdaeq	r0, {r3, r4, r5, r9, sl, fp, sp, lr, pc}
 800e994:	0800ee3c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
 800e998:	0800ee40 	stmdaeq	r0, {r6, r9, sl, fp, sp, lr, pc}

0800e99c <EXTI9_5_LUT.4915>:
 800e99c:	00000000 	andeq	r0, r0, r0
 800e9a0:	00000001 	andeq	r0, r0, r1
 800e9a4:	00000002 	andeq	r0, r0, r2
 800e9a8:	00000000 	andeq	r0, r0, r0
 800e9ac:	00000003 	andeq	r0, r0, r3
	...

0800e9bc <EXTI15_10_LUT.4919>:
 800e9bc:	00000000 	andeq	r0, r0, r0
 800e9c0:	00000004 	andeq	r0, r0, r4
 800e9c4:	00000005 	andeq	r0, r0, r5
 800e9c8:	00000000 	andeq	r0, r0, r0

0800e9cc <_ctype_>:
 800e9cc:	20202000 	eorcs	r2, r0, r0
 800e9d0:	20202020 	eorcs	r2, r0, r0, lsr #32
 800e9d4:	28282020 	stmdacs	r8!, {r5, sp}
 800e9d8:	20282828 	eorcs	r2, r8, r8, lsr #16
 800e9dc:	20202020 	eorcs	r2, r0, r0, lsr #32
 800e9e0:	20202020 	eorcs	r2, r0, r0, lsr #32
 800e9e4:	20202020 	eorcs	r2, r0, r0, lsr #32
 800e9e8:	20202020 	eorcs	r2, r0, r0, lsr #32
 800e9ec:	10108820 	andsne	r8, r0, r0, lsr #16
 800e9f0:	10101010 	andsne	r1, r0, r0, lsl r0
 800e9f4:	10101010 	andsne	r1, r0, r0, lsl r0
 800e9f8:	10101010 	andsne	r1, r0, r0, lsl r0
 800e9fc:	04040410 	streq	r0, [r4], #-1040	; 0xfffffbf0
 800ea00:	04040404 	streq	r0, [r4], #-1028	; 0xfffffbfc
 800ea04:	10040404 	andne	r0, r4, r4, lsl #8
 800ea08:	10101010 	andsne	r1, r0, r0, lsl r0
 800ea0c:	41411010 	cmpmi	r1, r0, lsl r0
 800ea10:	41414141 	cmpmi	r1, r1, asr #2
 800ea14:	01010101 	tsteq	r1, r1, lsl #2
 800ea18:	01010101 	tsteq	r1, r1, lsl #2
 800ea1c:	01010101 	tsteq	r1, r1, lsl #2
 800ea20:	01010101 	tsteq	r1, r1, lsl #2
 800ea24:	01010101 	tsteq	r1, r1, lsl #2
 800ea28:	10101010 	andsne	r1, r0, r0, lsl r0
 800ea2c:	42421010 	submi	r1, r2, #16
 800ea30:	42424242 	submi	r4, r2, #536870916	; 0x20000004
 800ea34:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
 800ea38:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
 800ea3c:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
 800ea40:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
 800ea44:	02020202 	andeq	r0, r2, #536870912	; 0x20000000
 800ea48:	10101010 	andsne	r1, r0, r0, lsl r0
 800ea4c:	00000020 	andeq	r0, r0, r0, lsr #32
	...

0800ead0 <_global_impure_ptr>:
 800ead0:	2000000c 	andcs	r0, r0, ip

0800ead4 <blanks.6752>:
 800ead4:	20202020 	eorcs	r2, r0, r0, lsr #32
 800ead8:	20202020 	eorcs	r2, r0, r0, lsr #32
 800eadc:	20202020 	eorcs	r2, r0, r0, lsr #32
 800eae0:	20202020 	eorcs	r2, r0, r0, lsr #32

0800eae4 <zeroes.6753>:
 800eae4:	30303030 	eorscc	r3, r0, r0, lsr r0
 800eae8:	30303030 	eorscc	r3, r0, r0, lsr r0
 800eaec:	30303030 	eorscc	r3, r0, r0, lsr r0
 800eaf0:	30303030 	eorscc	r3, r0, r0, lsr r0
 800eaf4:	00000000 	andeq	r0, r0, r0

0800eaf8 <p05.5301>:
 800eaf8:	00000005 	andeq	r0, r0, r5
 800eafc:	00000019 	andeq	r0, r0, r9, lsl r0
 800eb00:	0000007d 	andeq	r0, r0, sp, ror r0
 800eb04:	00000000 	andeq	r0, r0, r0

0800eb08 <__mprec_tens>:
 800eb08:	00000000 	andeq	r0, r0, r0
 800eb0c:	3ff00000 	svccc	0x00f00000	; IMB
 800eb10:	00000000 	andeq	r0, r0, r0
 800eb14:	40240000 	eormi	r0, r4, r0
 800eb18:	00000000 	andeq	r0, r0, r0
 800eb1c:	40590000 	subsmi	r0, r9, r0
 800eb20:	00000000 	andeq	r0, r0, r0
 800eb24:	408f4000 	addmi	r4, pc, r0
 800eb28:	00000000 	andeq	r0, r0, r0
 800eb2c:	40c38800 	sbcmi	r8, r3, r0, lsl #16
 800eb30:	00000000 	andeq	r0, r0, r0
 800eb34:	40f86a00 	rscsmi	r6, r8, r0, lsl #20
 800eb38:	00000000 	andeq	r0, r0, r0
 800eb3c:	412e8480 	smlawbmi	lr, r0, r4, r8
 800eb40:	00000000 	andeq	r0, r0, r0
 800eb44:	416312d0 	ldrdmi	r1, [r3, #-32]!	; 0xffffffe0
 800eb48:	00000000 	andeq	r0, r0, r0
 800eb4c:	4197d784 	orrsmi	sp, r7, r4, lsl #15
 800eb50:	00000000 	andeq	r0, r0, r0
 800eb54:	41cdcd65 	bicmi	ip, sp, r5, ror #26
 800eb58:	20000000 	andcs	r0, r0, r0
 800eb5c:	4202a05f 	andmi	sl, r2, #95	; 0x5f
 800eb60:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
 800eb64:	42374876 	eorsmi	r4, r7, #7733248	; 0x760000
 800eb68:	a2000000 	andge	r0, r0, #0
 800eb6c:	426d1a94 	rsbmi	r1, sp, #148, 20	; 0x94000
 800eb70:	e5400000 	strb	r0, [r0, #-0]
 800eb74:	42a2309c 	adcmi	r3, r2, #156	; 0x9c
 800eb78:	1e900000 	cdpne	0, 9, cr0, cr0, cr0, {0}
 800eb7c:	42d6bcc4 	sbcsmi	fp, r6, #196, 24	; 0xc400
 800eb80:	26340000 	ldrtcs	r0, [r4], -r0
 800eb84:	430c6bf5 	movwmi	r6, #52213	; 0xcbf5
 800eb88:	37e08000 	strbcc	r8, [r0, r0]!
 800eb8c:	4341c379 	movtmi	ip, #4985	; 0x1379
 800eb90:	85d8a000 	ldrbhi	sl, [r8]
 800eb94:	43763457 	cmnmi	r6, #1459617792	; 0x57000000
 800eb98:	674ec800 	strbvs	ip, [lr, -r0, lsl #16]
 800eb9c:	43abc16d 			; <UNDEFINED> instruction: 0x43abc16d
 800eba0:	60913d00 	addsvs	r3, r1, r0, lsl #26
 800eba4:	43e158e4 	mvnmi	r5, #228, 16	; 0xe40000
 800eba8:	78b58c40 	ldmvc	r5!, {r6, sl, fp, pc}
 800ebac:	4415af1d 	ldrmi	sl, [r5], #-3869	; 0xfffff0e3
 800ebb0:	d6e2ef50 	usatle	lr, #2, r0, asr #30
 800ebb4:	444b1ae4 	strbmi	r1, [fp], #-2788	; 0xfffff51c
 800ebb8:	064dd592 			; <UNDEFINED> instruction: 0x064dd592
 800ebbc:	4480f0cf 	strmi	pc, [r0], #207	; 0xcf
 800ebc0:	c7e14af6 			; <UNDEFINED> instruction: 0xc7e14af6
 800ebc4:	44b52d02 	ldrtmi	r2, [r5], #3330	; 0xd02
 800ebc8:	79d99db4 	ldmibvc	r9, {r2, r4, r5, r7, r8, sl, fp, ip, pc}^
 800ebcc:	44ea7843 	strbtmi	r7, [sl], #2115	; 0x843

0800ebd0 <__mprec_tinytens>:
 800ebd0:	97d889bc 			; <UNDEFINED> instruction: 0x97d889bc
 800ebd4:	3c9cd2b2 	lfmcc	f5, 1, [ip], {178}	; 0xb2
 800ebd8:	d5a8a733 	strle	sl, [r8, #1843]!	; 0x733
 800ebdc:	3949f623 	stmdbcc	r9, {r0, r1, r5, r9, sl, ip, sp, lr, pc}^
 800ebe0:	44f4a73d 	ldrbtmi	sl, [r4], #1853	; 0x73d
 800ebe4:	32a50ffd 	adccc	r0, r5, #1012	; 0x3f4
 800ebe8:	cf8c979d 	svcgt	0x008c979d
 800ebec:	255bba08 	ldrbcs	fp, [fp, #-2568]	; 0xfffff5f8
 800ebf0:	64ac6f43 	strtvs	r6, [ip], #3907	; 0xf43
 800ebf4:	0ac80628 	beq	721049c <__RW_SIZE__+0x720ff14>

0800ebf8 <__mprec_bigtens>:
 800ebf8:	37e08000 	strbcc	r8, [r0, r0]!
 800ebfc:	4341c379 	movtmi	ip, #4985	; 0x1379
 800ec00:	b5056e17 	strlt	r6, [r5, #-3607]	; 0xfffff1e9
 800ec04:	4693b8b5 			; <UNDEFINED> instruction: 0x4693b8b5
 800ec08:	e93ff9f5 	ldmdb	pc!, {r0, r2, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
 800ec0c:	4d384f03 	ldcmi	15, cr4, [r8, #-12]!
 800ec10:	f9301d32 			; <UNDEFINED> instruction: 0xf9301d32
 800ec14:	5a827748 	bpl	60ac93c <__RW_SIZE__+0x60ac3b4>
 800ec18:	7f73bf3c 	svcvc	0x0073bf3c
 800ec1c:	75154fdd 	ldrvc	r4, [r5, #-4061]	; 0xfffff023

0800ec20 <blanks.6696>:
 800ec20:	20202020 	eorcs	r2, r0, r0, lsr #32
 800ec24:	20202020 	eorcs	r2, r0, r0, lsr #32
 800ec28:	20202020 	eorcs	r2, r0, r0, lsr #32
 800ec2c:	20202020 	eorcs	r2, r0, r0, lsr #32

0800ec30 <zeroes.6697>:
 800ec30:	30303030 	eorscc	r3, r0, r0, lsr r0
 800ec34:	30303030 	eorscc	r3, r0, r0, lsr r0
 800ec38:	30303030 	eorscc	r3, r0, r0, lsr r0
 800ec3c:	30303030 	eorscc	r3, r0, r0, lsr r0
 800ec40:	656d6147 	strbvs	r6, [sp, #-327]!	; 0xfffffeb9
 800ec44:	6f725020 	svcvs	0x00725020
 800ec48:	7463656a 	strbtvc	r6, [r3], #-1386	; 0xfffffa96
 800ec4c:	0000000a 	andeq	r0, r0, sl
 800ec50:	6c6c6548 	cfstr64vs	mvdx6, [ip], #-288	; 0xfffffee0
 800ec54:	6425206f 	strtvs	r2, [r5], #-111	; 0xffffff91
 800ec58:	00000000 	andeq	r0, r0, r0
 800ec5c:	2059454b 	subscs	r4, r9, fp, asr #10
 800ec60:	6425203d 	strtvs	r2, [r5], #-61	; 0xffffffc3
 800ec64:	0000000a 	andeq	r0, r0, sl
 800ec68:	2059454b 	subscs	r4, r9, fp, asr #10
 800ec6c:	6425203d 	strtvs	r2, [r5], #-61	; 0xffffffc3
 800ec70:	00000000 	andeq	r0, r0, r0
 800ec74:	255b7325 	ldrbcs	r7, [fp, #-805]	; 0xfffffcdb
 800ec78:	252c5d64 	strcs	r5, [ip, #-3428]!	; 0xfffff29c
 800ec7c:	78303d73 	ldmdavc	r0!, {r0, r1, r4, r5, r6, r8, sl, fp, ip, sp}
 800ec80:	58382e25 	ldmdapl	r8!, {r0, r2, r5, r9, sl, fp, sp}
 800ec84:	0000000a 	andeq	r0, r0, sl
 800ec88:	4528524c 	strmi	r5, [r8, #-588]!	; 0xfffffdb4
 800ec8c:	525f4358 	subspl	r4, pc, #88, 6	; 0x60000001
 800ec90:	52555445 	subspl	r5, r5, #1157627904	; 0x45000000
 800ec94:	303d294e 	eorscc	r2, sp, lr, asr #18
 800ec98:	382e2578 	stmdacc	lr!, {r3, r4, r5, r6, r8, sl, sp}
 800ec9c:	00000a58 	andeq	r0, r0, r8, asr sl
 800eca0:	3d50534d 	ldclcc	3, cr5, [r0, #-308]	; 0xfffffecc
 800eca4:	2e257830 	mcrcs	8, 1, r7, cr5, cr0, {1}
 800eca8:	000a5838 	andeq	r5, sl, r8, lsr r8
 800ecac:	3d505350 	ldclcc	3, cr5, [r0, #-320]	; 0xfffffec0
 800ecb0:	2e257830 	mcrcs	8, 1, r7, cr5, cr0, {1}
 800ecb4:	000a5838 	andeq	r5, sl, r8, lsr r8
 800ecb8:	3d525350 	ldclcc	3, cr5, [r2, #-320]	; 0xfffffec0
 800ecbc:	2e257830 	mcrcs	8, 1, r7, cr5, cr0, {1}
 800ecc0:	000a5838 	andeq	r5, sl, r8, lsr r8
 800ecc4:	53434853 	movtpl	r4, #14419	; 0x3853
 800ecc8:	30203a52 	eorcc	r3, r0, r2, asr sl
 800eccc:	382e2578 	stmdacc	lr!, {r3, r4, r5, r6, r8, sl, sp}
 800ecd0:	00000a58 	andeq	r0, r0, r8, asr sl
 800ecd4:	52534349 	subspl	r4, r3, #603979777	; 0x24000001
 800ecd8:	7830203a 	ldmdavc	r0!, {r1, r3, r4, r5, sp}
 800ecdc:	58382e25 	ldmdapl	r8!, {r0, r2, r5, r9, sl, fp, sp}
 800ece0:	0000000a 	andeq	r0, r0, sl
 800ece4:	52534643 	subspl	r4, r3, #70254592	; 0x4300000
 800ece8:	7830203a 	ldmdavc	r0!, {r1, r3, r4, r5, sp}
 800ecec:	58382e25 	ldmdapl	r8!, {r0, r2, r5, r9, sl, fp, sp}
 800ecf0:	0000000a 	andeq	r0, r0, sl
 800ecf4:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 800ecf8:	2872656c 	ldmdacs	r2!, {r2, r3, r5, r6, r8, sl, sp, lr}^
 800ecfc:	2950534d 	ldmdbcs	r0, {r0, r2, r3, r6, r8, r9, ip, lr}^
 800ed00:	0000000a 	andeq	r0, r0, sl
 800ed04:	0050534d 	subseq	r5, r0, sp, asr #6
 800ed08:	65726854 	ldrbvs	r6, [r2, #-2132]!	; 0xfffff7ac
 800ed0c:	4d286461 	cfstrsmi	mvf6, [r8, #-388]!	; 0xfffffe7c
 800ed10:	0a295053 	beq	8a62e64 <__RO_LIMIT__+0xa53fb4>
 800ed14:	00000000 	andeq	r0, r0, r0
 800ed18:	65726854 	ldrbvs	r6, [r2, #-2132]!	; 0xfffff7ac
 800ed1c:	50286461 	eorpl	r6, r8, r1, ror #8
 800ed20:	0a295053 	beq	8a62e74 <__RO_LIMIT__+0xa53fc4>
 800ed24:	00000000 	andeq	r0, r0, r0
 800ed28:	00505350 	subseq	r5, r0, r0, asr r3
 800ed2c:	61766e49 	cmnvs	r6, r9, asr #28
 800ed30:	2064696c 	rsbcs	r6, r4, ip, ror #18
 800ed34:	65637865 	strbvs	r7, [r3, #-2149]!	; 0xfffff79b
 800ed38:	6f697470 	svcvs	0x00697470
 800ed3c:	6572206e 	ldrbvs	r2, [r2, #-110]!	; 0xffffff92
 800ed40:	6e727574 	mrcvs	5, 3, r7, cr2, cr4, {3}
 800ed44:	6c617620 	stclvs	6, cr7, [r1], #-128	; 0xffffff80
 800ed48:	3d206575 	cfstr32cc	mvfx6, [r0, #-468]!	; 0xfffffe2c
 800ed4c:	2325203e 	teqcs	r5, #62	; 0x3e
 800ed50:	0a58382e 	beq	961ce10 <__RO_LIMIT__+0x160df60>
 800ed54:	00000000 	andeq	r0, r0, r0
 800ed58:	61766e49 	cmnvs	r6, r9, asr #28
 800ed5c:	5f64696c 	svcpl	0x0064696c
 800ed60:	65637845 	strbvs	r7, [r3, #-2117]!	; 0xfffff7bb
 800ed64:	6f697470 	svcvs	0x00697470
 800ed68:	25203a6e 	strcs	r3, [r0, #-2670]!	; 0xfffff592
 800ed6c:	000a2164 	andeq	r2, sl, r4, ror #2
 800ed70:	61766e49 	cmnvs	r6, r9, asr #28
 800ed74:	5f64696c 	svcpl	0x0064696c
 800ed78:	3a525349 	bcc	94a3aa4 <__RO_LIMIT__+0x1494bf4>
 800ed7c:	21642520 	cmncs	r4, r0, lsr #10
 800ed80:	0000000a 	andeq	r0, r0, sl
 800ed84:	64726148 	ldrbtvs	r6, [r2], #-328	; 0xfffffeb8
 800ed88:	75614620 	strbvc	r4, [r1, #-1568]!	; 0xfffff9e0
 800ed8c:	0a21746c 	beq	886bf44 <__RO_LIMIT__+0x85d094>
 800ed90:	00000000 	andeq	r0, r0, r0
 800ed94:	52534648 	subspl	r4, r3, #72, 12	; 0x4800000
 800ed98:	7830203a 	ldmdavc	r0!, {r1, r3, r4, r5, sp}
 800ed9c:	58382e25 	ldmdapl	r8!, {r0, r2, r5, r9, sl, fp, sp}
 800eda0:	0000000a 	andeq	r0, r0, sl
 800eda4:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 800eda8:	6c615620 	stclvs	6, cr5, [r1], #-128	; 0xffffff80
 800edac:	3d206469 	cfstrscc	mvf6, [r0, #-420]!	; 0xfffffe5c
 800edb0:	6425203e 	strtvs	r2, [r5], #-62	; 0xffffffc2
 800edb4:	0000000a 	andeq	r0, r0, sl
 800edb8:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 800edbc:	7830203a 	ldmdavc	r0!, {r1, r3, r4, r5, sp}
 800edc0:	58382e25 	ldmdapl	r8!, {r0, r2, r5, r9, sl, fp, sp}
 800edc4:	0000000a 	andeq	r0, r0, sl
 800edc8:	41464d4d 	cmpmi	r6, sp, asr #26
 800edcc:	61562052 	cmpvs	r6, r2, asr r0
 800edd0:	2064696c 	rsbcs	r6, r4, ip, ror #18
 800edd4:	25203e3d 	strcs	r3, [r0, #-3645]!	; 0xfffff1c3
 800edd8:	00000a64 	andeq	r0, r0, r4, ror #20
 800eddc:	41464d4d 	cmpmi	r6, sp, asr #26
 800ede0:	30203a52 	eorcc	r3, r0, r2, asr sl
 800ede4:	382e2578 	stmdacc	lr!, {r3, r4, r5, r6, r8, sl, sp}
 800ede8:	00000a58 	andeq	r0, r0, r8, asr sl
 800edec:	6f6d654d 	svcvs	0x006d654d
 800edf0:	4d207972 	stcmi	9, cr7, [r0, #-456]!	; 0xfffffe38
 800edf4:	67616e61 	strbvs	r6, [r1, -r1, ror #28]!
 800edf8:	6e656d65 	cdpvs	13, 6, cr6, cr5, cr5, {3}
 800edfc:	61462074 	hvcvs	25092	; 0x6204
 800ee00:	21746c75 	cmncs	r4, r5, ror ip
 800ee04:	0000000a 	andeq	r0, r0, sl
 800ee08:	20737542 	rsbscs	r7, r3, r2, asr #10
 800ee0c:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
 800ee10:	000a2174 	andeq	r2, sl, r4, ror r1
 800ee14:	67617355 			; <UNDEFINED> instruction: 0x67617355
 800ee18:	61462065 	cmpvs	r6, r5, rrx
 800ee1c:	21746c75 	cmncs	r4, r5, ror ip
 800ee20:	0000000a 	andeq	r0, r0, sl
 800ee24:	00003052 	andeq	r3, r0, r2, asr r0
 800ee28:	00003152 	andeq	r3, r0, r2, asr r1
 800ee2c:	00003252 	andeq	r3, r0, r2, asr r2
 800ee30:	00003352 	andeq	r3, r0, r2, asr r3
 800ee34:	00323152 	eorseq	r3, r2, r2, asr r1
 800ee38:	0000524c 	andeq	r5, r0, ip, asr #4
 800ee3c:	00004152 	andeq	r4, r0, r2, asr r1
 800ee40:	52535078 	subspl	r5, r3, #120	; 0x78
 800ee44:	00000000 	andeq	r0, r0, r0
 800ee48:	00082008 	andeq	r2, r8, r8
 800ee4c:	00000043 	andeq	r0, r0, r3, asr #32
 800ee50:	00464e49 	subeq	r4, r6, r9, asr #28
 800ee54:	00666e69 	rsbeq	r6, r6, r9, ror #28
 800ee58:	004e414e 	subeq	r4, lr, lr, asr #2
 800ee5c:	006e616e 	rsbeq	r6, lr, lr, ror #2
 800ee60:	33323130 	teqcc	r2, #48, 2
 800ee64:	37363534 			; <UNDEFINED> instruction: 0x37363534
 800ee68:	42413938 	submi	r3, r1, #56, 18	; 0xe0000
 800ee6c:	46454443 	strbmi	r4, [r5], -r3, asr #8
 800ee70:	00000000 	andeq	r0, r0, r0
 800ee74:	33323130 	teqcc	r2, #48, 2
 800ee78:	37363534 			; <UNDEFINED> instruction: 0x37363534
 800ee7c:	62613938 	rsbvs	r3, r1, #56, 18	; 0xe0000
 800ee80:	66656463 	strbtvs	r6, [r5], -r3, ror #8
 800ee84:	00000000 	andeq	r0, r0, r0
 800ee88:	6c756e28 	ldclvs	14, cr6, [r5], #-160	; 0xffffff60
 800ee8c:	0000296c 	andeq	r2, r0, ip, ror #18
 800ee90:	00000030 	andeq	r0, r0, r0, lsr r0
 800ee94:	69666e49 	stmdbvs	r6!, {r0, r3, r6, r9, sl, fp, sp, lr}^
 800ee98:	7974696e 	ldmdbvc	r4!, {r1, r2, r3, r5, r6, r8, fp, sp, lr}^
 800ee9c:	00000000 	andeq	r0, r0, r0
 800eea0:	004e614e 	subeq	r6, lr, lr, asr #2
 800eea4:	49534f50 	ldmdbmi	r3, {r4, r6, r8, r9, sl, fp, lr}^
 800eea8:	00000058 	andeq	r0, r0, r8, asr r0
 800eeac:	0000002e 	andeq	r0, r0, lr, lsr #32

Disassembly of section .data:

20000000 <BACK_COLOR>:
20000000:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

20000004 <__ctype_ptr__>:
20000004:	0800e9cc 	stmdaeq	r0, {r2, r3, r6, r7, r8, fp, sp, lr, pc}

20000008 <_impure_ptr>:
20000008:	2000000c 	andcs	r0, r0, ip

2000000c <impure_data>:
	...
2000002c:	0800ee4c 	stmdaeq	r0, {r2, r3, r6, r9, sl, fp, sp, lr, pc}
	...

200000fc <lc_ctype_charset>:
200000fc:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
20000100:	00000049 	andeq	r0, r0, r9, asr #32
	...

2000011c <__mb_cur_max>:
2000011c:	00000001 	andeq	r0, r0, r1

20000120 <lc_message_charset>:
20000120:	49435341 	stmdbmi	r3, {r0, r6, r8, r9, ip, lr}^
20000124:	00000049 	andeq	r0, r0, r9, asr #32
	...

20000140 <lconv>:
20000140:	0800eeac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
20000144:	0800ed90 	stmdaeq	r0, {r4, r7, r8, sl, fp, sp, lr, pc}
20000148:	0800ed90 	stmdaeq	r0, {r4, r7, r8, sl, fp, sp, lr, pc}
2000014c:	0800ed90 	stmdaeq	r0, {r4, r7, r8, sl, fp, sp, lr, pc}
20000150:	0800ed90 	stmdaeq	r0, {r4, r7, r8, sl, fp, sp, lr, pc}
20000154:	0800ed90 	stmdaeq	r0, {r4, r7, r8, sl, fp, sp, lr, pc}
20000158:	0800ed90 	stmdaeq	r0, {r4, r7, r8, sl, fp, sp, lr, pc}
2000015c:	0800ed90 	stmdaeq	r0, {r4, r7, r8, sl, fp, sp, lr, pc}
20000160:	0800ed90 	stmdaeq	r0, {r4, r7, r8, sl, fp, sp, lr, pc}
20000164:	0800ed90 	stmdaeq	r0, {r4, r7, r8, sl, fp, sp, lr, pc}
20000168:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
2000016c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000170:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
20000174:	0000ffff 	strdeq	pc, [r0], -pc	; <UNPREDICTABLE>

20000178 <__malloc_av_>:
	...
20000180:	20000178 	andcs	r0, r0, r8, ror r1
20000184:	20000178 	andcs	r0, r0, r8, ror r1
20000188:	20000180 	andcs	r0, r0, r0, lsl #3
2000018c:	20000180 	andcs	r0, r0, r0, lsl #3
20000190:	20000188 	andcs	r0, r0, r8, lsl #3
20000194:	20000188 	andcs	r0, r0, r8, lsl #3
20000198:	20000190 	mulcs	r0, r0, r1
2000019c:	20000190 	mulcs	r0, r0, r1
200001a0:	20000198 	mulcs	r0, r8, r1
200001a4:	20000198 	mulcs	r0, r8, r1
200001a8:	200001a0 	andcs	r0, r0, r0, lsr #3
200001ac:	200001a0 	andcs	r0, r0, r0, lsr #3
200001b0:	200001a8 	andcs	r0, r0, r8, lsr #3
200001b4:	200001a8 	andcs	r0, r0, r8, lsr #3
200001b8:	200001b0 			; <UNDEFINED> instruction: 0x200001b0
200001bc:	200001b0 			; <UNDEFINED> instruction: 0x200001b0
200001c0:	200001b8 			; <UNDEFINED> instruction: 0x200001b8
200001c4:	200001b8 			; <UNDEFINED> instruction: 0x200001b8
200001c8:	200001c0 	andcs	r0, r0, r0, asr #3
200001cc:	200001c0 	andcs	r0, r0, r0, asr #3
200001d0:	200001c8 	andcs	r0, r0, r8, asr #3
200001d4:	200001c8 	andcs	r0, r0, r8, asr #3
200001d8:	200001d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001dc:	200001d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001e0:	200001d8 	ldrdcs	r0, [r0], -r8
200001e4:	200001d8 	ldrdcs	r0, [r0], -r8
200001e8:	200001e0 	andcs	r0, r0, r0, ror #3
200001ec:	200001e0 	andcs	r0, r0, r0, ror #3
200001f0:	200001e8 	andcs	r0, r0, r8, ror #3
200001f4:	200001e8 	andcs	r0, r0, r8, ror #3
200001f8:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200001fc:	200001f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000200:	200001f8 	strdcs	r0, [r0], -r8
20000204:	200001f8 	strdcs	r0, [r0], -r8
20000208:	20000200 	andcs	r0, r0, r0, lsl #4
2000020c:	20000200 	andcs	r0, r0, r0, lsl #4
20000210:	20000208 	andcs	r0, r0, r8, lsl #4
20000214:	20000208 	andcs	r0, r0, r8, lsl #4
20000218:	20000210 	andcs	r0, r0, r0, lsl r2
2000021c:	20000210 	andcs	r0, r0, r0, lsl r2
20000220:	20000218 	andcs	r0, r0, r8, lsl r2
20000224:	20000218 	andcs	r0, r0, r8, lsl r2
20000228:	20000220 	andcs	r0, r0, r0, lsr #4
2000022c:	20000220 	andcs	r0, r0, r0, lsr #4
20000230:	20000228 	andcs	r0, r0, r8, lsr #4
20000234:	20000228 	andcs	r0, r0, r8, lsr #4
20000238:	20000230 	andcs	r0, r0, r0, lsr r2
2000023c:	20000230 	andcs	r0, r0, r0, lsr r2
20000240:	20000238 	andcs	r0, r0, r8, lsr r2
20000244:	20000238 	andcs	r0, r0, r8, lsr r2
20000248:	20000240 	andcs	r0, r0, r0, asr #4
2000024c:	20000240 	andcs	r0, r0, r0, asr #4
20000250:	20000248 	andcs	r0, r0, r8, asr #4
20000254:	20000248 	andcs	r0, r0, r8, asr #4
20000258:	20000250 	andcs	r0, r0, r0, asr r2
2000025c:	20000250 	andcs	r0, r0, r0, asr r2
20000260:	20000258 	andcs	r0, r0, r8, asr r2
20000264:	20000258 	andcs	r0, r0, r8, asr r2
20000268:	20000260 	andcs	r0, r0, r0, ror #4
2000026c:	20000260 	andcs	r0, r0, r0, ror #4
20000270:	20000268 	andcs	r0, r0, r8, ror #4
20000274:	20000268 	andcs	r0, r0, r8, ror #4
20000278:	20000270 	andcs	r0, r0, r0, ror r2
2000027c:	20000270 	andcs	r0, r0, r0, ror r2
20000280:	20000278 	andcs	r0, r0, r8, ror r2
20000284:	20000278 	andcs	r0, r0, r8, ror r2
20000288:	20000280 	andcs	r0, r0, r0, lsl #5
2000028c:	20000280 	andcs	r0, r0, r0, lsl #5
20000290:	20000288 	andcs	r0, r0, r8, lsl #5
20000294:	20000288 	andcs	r0, r0, r8, lsl #5
20000298:	20000290 	mulcs	r0, r0, r2
2000029c:	20000290 	mulcs	r0, r0, r2
200002a0:	20000298 	mulcs	r0, r8, r2
200002a4:	20000298 	mulcs	r0, r8, r2
200002a8:	200002a0 	andcs	r0, r0, r0, lsr #5
200002ac:	200002a0 	andcs	r0, r0, r0, lsr #5
200002b0:	200002a8 	andcs	r0, r0, r8, lsr #5
200002b4:	200002a8 	andcs	r0, r0, r8, lsr #5
200002b8:	200002b0 			; <UNDEFINED> instruction: 0x200002b0
200002bc:	200002b0 			; <UNDEFINED> instruction: 0x200002b0
200002c0:	200002b8 			; <UNDEFINED> instruction: 0x200002b8
200002c4:	200002b8 			; <UNDEFINED> instruction: 0x200002b8
200002c8:	200002c0 	andcs	r0, r0, r0, asr #5
200002cc:	200002c0 	andcs	r0, r0, r0, asr #5
200002d0:	200002c8 	andcs	r0, r0, r8, asr #5
200002d4:	200002c8 	andcs	r0, r0, r8, asr #5
200002d8:	200002d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002dc:	200002d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002e0:	200002d8 	ldrdcs	r0, [r0], -r8
200002e4:	200002d8 	ldrdcs	r0, [r0], -r8
200002e8:	200002e0 	andcs	r0, r0, r0, ror #5
200002ec:	200002e0 	andcs	r0, r0, r0, ror #5
200002f0:	200002e8 	andcs	r0, r0, r8, ror #5
200002f4:	200002e8 	andcs	r0, r0, r8, ror #5
200002f8:	200002f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200002fc:	200002f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000300:	200002f8 	strdcs	r0, [r0], -r8
20000304:	200002f8 	strdcs	r0, [r0], -r8
20000308:	20000300 	andcs	r0, r0, r0, lsl #6
2000030c:	20000300 	andcs	r0, r0, r0, lsl #6
20000310:	20000308 	andcs	r0, r0, r8, lsl #6
20000314:	20000308 	andcs	r0, r0, r8, lsl #6
20000318:	20000310 	andcs	r0, r0, r0, lsl r3
2000031c:	20000310 	andcs	r0, r0, r0, lsl r3
20000320:	20000318 	andcs	r0, r0, r8, lsl r3
20000324:	20000318 	andcs	r0, r0, r8, lsl r3
20000328:	20000320 	andcs	r0, r0, r0, lsr #6
2000032c:	20000320 	andcs	r0, r0, r0, lsr #6
20000330:	20000328 	andcs	r0, r0, r8, lsr #6
20000334:	20000328 	andcs	r0, r0, r8, lsr #6
20000338:	20000330 	andcs	r0, r0, r0, lsr r3
2000033c:	20000330 	andcs	r0, r0, r0, lsr r3
20000340:	20000338 	andcs	r0, r0, r8, lsr r3
20000344:	20000338 	andcs	r0, r0, r8, lsr r3
20000348:	20000340 	andcs	r0, r0, r0, asr #6
2000034c:	20000340 	andcs	r0, r0, r0, asr #6
20000350:	20000348 	andcs	r0, r0, r8, asr #6
20000354:	20000348 	andcs	r0, r0, r8, asr #6
20000358:	20000350 	andcs	r0, r0, r0, asr r3
2000035c:	20000350 	andcs	r0, r0, r0, asr r3
20000360:	20000358 	andcs	r0, r0, r8, asr r3
20000364:	20000358 	andcs	r0, r0, r8, asr r3
20000368:	20000360 	andcs	r0, r0, r0, ror #6
2000036c:	20000360 	andcs	r0, r0, r0, ror #6
20000370:	20000368 	andcs	r0, r0, r8, ror #6
20000374:	20000368 	andcs	r0, r0, r8, ror #6
20000378:	20000370 	andcs	r0, r0, r0, ror r3
2000037c:	20000370 	andcs	r0, r0, r0, ror r3
20000380:	20000378 	andcs	r0, r0, r8, ror r3
20000384:	20000378 	andcs	r0, r0, r8, ror r3
20000388:	20000380 	andcs	r0, r0, r0, lsl #7
2000038c:	20000380 	andcs	r0, r0, r0, lsl #7
20000390:	20000388 	andcs	r0, r0, r8, lsl #7
20000394:	20000388 	andcs	r0, r0, r8, lsl #7
20000398:	20000390 	mulcs	r0, r0, r3
2000039c:	20000390 	mulcs	r0, r0, r3
200003a0:	20000398 	mulcs	r0, r8, r3
200003a4:	20000398 	mulcs	r0, r8, r3
200003a8:	200003a0 	andcs	r0, r0, r0, lsr #7
200003ac:	200003a0 	andcs	r0, r0, r0, lsr #7
200003b0:	200003a8 	andcs	r0, r0, r8, lsr #7
200003b4:	200003a8 	andcs	r0, r0, r8, lsr #7
200003b8:	200003b0 			; <UNDEFINED> instruction: 0x200003b0
200003bc:	200003b0 			; <UNDEFINED> instruction: 0x200003b0
200003c0:	200003b8 			; <UNDEFINED> instruction: 0x200003b8
200003c4:	200003b8 			; <UNDEFINED> instruction: 0x200003b8
200003c8:	200003c0 	andcs	r0, r0, r0, asr #7
200003cc:	200003c0 	andcs	r0, r0, r0, asr #7
200003d0:	200003c8 	andcs	r0, r0, r8, asr #7
200003d4:	200003c8 	andcs	r0, r0, r8, asr #7
200003d8:	200003d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003dc:	200003d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003e0:	200003d8 	ldrdcs	r0, [r0], -r8
200003e4:	200003d8 	ldrdcs	r0, [r0], -r8
200003e8:	200003e0 	andcs	r0, r0, r0, ror #7
200003ec:	200003e0 	andcs	r0, r0, r0, ror #7
200003f0:	200003e8 	andcs	r0, r0, r8, ror #7
200003f4:	200003e8 	andcs	r0, r0, r8, ror #7
200003f8:	200003f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200003fc:	200003f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000400:	200003f8 	strdcs	r0, [r0], -r8
20000404:	200003f8 	strdcs	r0, [r0], -r8
20000408:	20000400 	andcs	r0, r0, r0, lsl #8
2000040c:	20000400 	andcs	r0, r0, r0, lsl #8
20000410:	20000408 	andcs	r0, r0, r8, lsl #8
20000414:	20000408 	andcs	r0, r0, r8, lsl #8
20000418:	20000410 	andcs	r0, r0, r0, lsl r4
2000041c:	20000410 	andcs	r0, r0, r0, lsl r4
20000420:	20000418 	andcs	r0, r0, r8, lsl r4
20000424:	20000418 	andcs	r0, r0, r8, lsl r4
20000428:	20000420 	andcs	r0, r0, r0, lsr #8
2000042c:	20000420 	andcs	r0, r0, r0, lsr #8
20000430:	20000428 	andcs	r0, r0, r8, lsr #8
20000434:	20000428 	andcs	r0, r0, r8, lsr #8
20000438:	20000430 	andcs	r0, r0, r0, lsr r4
2000043c:	20000430 	andcs	r0, r0, r0, lsr r4
20000440:	20000438 	andcs	r0, r0, r8, lsr r4
20000444:	20000438 	andcs	r0, r0, r8, lsr r4
20000448:	20000440 	andcs	r0, r0, r0, asr #8
2000044c:	20000440 	andcs	r0, r0, r0, asr #8
20000450:	20000448 	andcs	r0, r0, r8, asr #8
20000454:	20000448 	andcs	r0, r0, r8, asr #8
20000458:	20000450 	andcs	r0, r0, r0, asr r4
2000045c:	20000450 	andcs	r0, r0, r0, asr r4
20000460:	20000458 	andcs	r0, r0, r8, asr r4
20000464:	20000458 	andcs	r0, r0, r8, asr r4
20000468:	20000460 	andcs	r0, r0, r0, ror #8
2000046c:	20000460 	andcs	r0, r0, r0, ror #8
20000470:	20000468 	andcs	r0, r0, r8, ror #8
20000474:	20000468 	andcs	r0, r0, r8, ror #8
20000478:	20000470 	andcs	r0, r0, r0, ror r4
2000047c:	20000470 	andcs	r0, r0, r0, ror r4
20000480:	20000478 	andcs	r0, r0, r8, ror r4
20000484:	20000478 	andcs	r0, r0, r8, ror r4
20000488:	20000480 	andcs	r0, r0, r0, lsl #9
2000048c:	20000480 	andcs	r0, r0, r0, lsl #9
20000490:	20000488 	andcs	r0, r0, r8, lsl #9
20000494:	20000488 	andcs	r0, r0, r8, lsl #9
20000498:	20000490 	mulcs	r0, r0, r4
2000049c:	20000490 	mulcs	r0, r0, r4
200004a0:	20000498 	mulcs	r0, r8, r4
200004a4:	20000498 	mulcs	r0, r8, r4
200004a8:	200004a0 	andcs	r0, r0, r0, lsr #9
200004ac:	200004a0 	andcs	r0, r0, r0, lsr #9
200004b0:	200004a8 	andcs	r0, r0, r8, lsr #9
200004b4:	200004a8 	andcs	r0, r0, r8, lsr #9
200004b8:	200004b0 			; <UNDEFINED> instruction: 0x200004b0
200004bc:	200004b0 			; <UNDEFINED> instruction: 0x200004b0
200004c0:	200004b8 			; <UNDEFINED> instruction: 0x200004b8
200004c4:	200004b8 			; <UNDEFINED> instruction: 0x200004b8
200004c8:	200004c0 	andcs	r0, r0, r0, asr #9
200004cc:	200004c0 	andcs	r0, r0, r0, asr #9
200004d0:	200004c8 	andcs	r0, r0, r8, asr #9
200004d4:	200004c8 	andcs	r0, r0, r8, asr #9
200004d8:	200004d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004dc:	200004d0 	ldrdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004e0:	200004d8 	ldrdcs	r0, [r0], -r8
200004e4:	200004d8 	ldrdcs	r0, [r0], -r8
200004e8:	200004e0 	andcs	r0, r0, r0, ror #9
200004ec:	200004e0 	andcs	r0, r0, r0, ror #9
200004f0:	200004e8 	andcs	r0, r0, r8, ror #9
200004f4:	200004e8 	andcs	r0, r0, r8, ror #9
200004f8:	200004f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
200004fc:	200004f0 	strdcs	r0, [r0], -r0	; <UNPREDICTABLE>
20000500:	200004f8 	strdcs	r0, [r0], -r8
20000504:	200004f8 	strdcs	r0, [r0], -r8
20000508:	20000500 	andcs	r0, r0, r0, lsl #10
2000050c:	20000500 	andcs	r0, r0, r0, lsl #10
20000510:	20000508 	andcs	r0, r0, r8, lsl #10
20000514:	20000508 	andcs	r0, r0, r8, lsl #10
20000518:	20000510 	andcs	r0, r0, r0, lsl r5
2000051c:	20000510 	andcs	r0, r0, r0, lsl r5
20000520:	20000518 	andcs	r0, r0, r8, lsl r5
20000524:	20000518 	andcs	r0, r0, r8, lsl r5
20000528:	20000520 	andcs	r0, r0, r0, lsr #10
2000052c:	20000520 	andcs	r0, r0, r0, lsr #10
20000530:	20000528 	andcs	r0, r0, r8, lsr #10
20000534:	20000528 	andcs	r0, r0, r8, lsr #10
20000538:	20000530 	andcs	r0, r0, r0, lsr r5
2000053c:	20000530 	andcs	r0, r0, r0, lsr r5
20000540:	20000538 	andcs	r0, r0, r8, lsr r5
20000544:	20000538 	andcs	r0, r0, r8, lsr r5
20000548:	20000540 	andcs	r0, r0, r0, asr #10
2000054c:	20000540 	andcs	r0, r0, r0, asr #10
20000550:	20000548 	andcs	r0, r0, r8, asr #10
20000554:	20000548 	andcs	r0, r0, r8, asr #10
20000558:	20000550 	andcs	r0, r0, r0, asr r5
2000055c:	20000550 	andcs	r0, r0, r0, asr r5
20000560:	20000558 	andcs	r0, r0, r8, asr r5
20000564:	20000558 	andcs	r0, r0, r8, asr r5
20000568:	20000560 	andcs	r0, r0, r0, ror #10
2000056c:	20000560 	andcs	r0, r0, r0, ror #10
20000570:	20000568 	andcs	r0, r0, r8, ror #10
20000574:	20000568 	andcs	r0, r0, r8, ror #10
20000578:	20000570 	andcs	r0, r0, r0, ror r5
2000057c:	20000570 	andcs	r0, r0, r0, ror r5

20000580 <__malloc_sbrk_base>:
20000580:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff

20000584 <__malloc_trim_threshold>:
20000584:	00020000 	andeq	r0, r2, r0

Disassembly of section .bss:

20000588 <__ZI_BASE__>:
20000588:	00000000 	andeq	r0, r0, r0

2000058c <TIM4_expired>:
2000058c:	00000000 	andeq	r0, r0, r0

20000590 <USART1_rx_ready>:
20000590:	00000000 	andeq	r0, r0, r0

20000594 <USART1_rx_data>:
20000594:	00000000 	andeq	r0, r0, r0

20000598 <Jog_key_in>:
20000598:	00000000 	andeq	r0, r0, r0

2000059c <Jog_key>:
2000059c:	00000000 	andeq	r0, r0, r0

200005a0 <lcddev>:
	...

200005ac <POINT_COLOR>:
200005ac:	00000000 	andeq	r0, r0, r0

200005b0 <_PathLocale>:
200005b0:	00000000 	andeq	r0, r0, r0

200005b4 <__mlocale_changed>:
200005b4:	00000000 	andeq	r0, r0, r0

200005b8 <__nlocale_changed>:
200005b8:	00000000 	andeq	r0, r0, r0

200005bc <__malloc_top_pad>:
200005bc:	00000000 	andeq	r0, r0, r0

200005c0 <__malloc_current_mallinfo>:
	...

200005e8 <__malloc_max_sbrked_mem>:
200005e8:	00000000 	andeq	r0, r0, r0

200005ec <__malloc_max_total_mem>:
200005ec:	00000000 	andeq	r0, r0, r0

200005f0 <__ZI_LIMIT__>:
200005f0:	00000000 	andeq	r0, r0, r0

Disassembly of section .debug_info:

00000000 <.debug_info>:
       0:	000001c7 	andeq	r0, r0, r7, asr #3
       4:	00000004 	andeq	r0, r0, r4
       8:	01040000 	mrseq	r0, (UNDEF: 4)
       c:	00000110 	andeq	r0, r0, r0, lsl r1
      10:	00009001 	andeq	r9, r0, r1
      14:	00002800 	andeq	r2, r0, r0, lsl #16
      18:	00314800 	eorseq	r4, r1, r0, lsl #16
      1c:	00006808 	andeq	r6, r0, r8, lsl #16
      20:	00000000 	andeq	r0, r0, r0
      24:	06010200 	streq	r0, [r1], -r0, lsl #4
      28:	000000cb 	andeq	r0, r0, fp, asr #1
      2c:	c9080102 	stmdbgt	r8, {r1, r8}
      30:	02000000 	andeq	r0, r0, #0
      34:	01ba0502 			; <UNDEFINED> instruction: 0x01ba0502
      38:	02020000 	andeq	r0, r2, #0
      3c:	0000a107 	andeq	sl, r0, r7, lsl #2
      40:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
      44:	00000005 	andeq	r0, r0, r5
      48:	0001d003 	andeq	sp, r1, r3
      4c:	53500300 	cmppl	r0, #0, 6
      50:	02000000 	andeq	r0, r0, #0
      54:	00fe0704 	rscseq	r0, lr, r4, lsl #14
      58:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
      5c:	00000005 	andeq	r0, r0, r5
      60:	07080200 	streq	r0, [r8, -r0, lsl #4]
      64:	000000f9 	strdeq	r0, [r0], -r9
      68:	69050404 	stmdbvs	r5, {r2, sl}
      6c:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
      70:	01030704 	tsteq	r3, r4, lsl #14
      74:	04020000 	streq	r0, [r2], #-0
      78:	0001a607 	andeq	sl, r1, r7, lsl #12
      7c:	00480500 	subeq	r0, r8, r0, lsl #10
      80:	24060000 	strcs	r0, [r6], #-0
      84:	fe038502 	cdp2	5, 0, cr8, cr3, cr2, {0}
      88:	07000000 	streq	r0, [r0, -r0]
      8c:	00524341 	subseq	r4, r2, r1, asr #6
      90:	7d038702 	stcvc	7, cr8, [r3, #-8]
      94:	00000000 	andeq	r0, r0, r0
      98:	0000c408 	andeq	ip, r0, r8, lsl #8
      9c:	03880200 	orreq	r0, r8, #0, 4
      a0:	0000007d 	andeq	r0, r0, sp, ror r0
      a4:	00c10804 	sbceq	r0, r1, r4, lsl #16
      a8:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
      ac:	00007d03 	andeq	r7, r0, r3, lsl #26
      b0:	53070800 	movwpl	r0, #30720	; 0x7800
      b4:	8a020052 	bhi	80204 <__RW_SIZE__+0x7fc7c>
      b8:	00007d03 	andeq	r7, r0, r3, lsl #26
      bc:	43070c00 	movwmi	r0, #31744	; 0x7c00
      c0:	8b020052 	blhi	80210 <__RW_SIZE__+0x7fc88>
      c4:	00007d03 	andeq	r7, r0, r3, lsl #26
      c8:	41071000 	mrsmi	r1, (UNDEF: 7)
      cc:	8c020052 	stchi	0, cr0, [r2], {82}	; 0x52
      d0:	00007d03 	andeq	r7, r0, r3, lsl #26
      d4:	d7081400 	strle	r1, [r8, -r0, lsl #8]
      d8:	02000000 	andeq	r0, r0, #0
      dc:	007d038d 	rsbseq	r0, sp, sp, lsl #7
      e0:	07180000 	ldreq	r0, [r8, -r0]
      e4:	0052424f 	subseq	r4, r2, pc, asr #4
      e8:	7d038e02 	stcvc	14, cr8, [r3, #-8]
      ec:	1c000000 	stcne	0, cr0, [r0], {-0}
      f0:	00008b08 	andeq	r8, r0, r8, lsl #22
      f4:	038f0200 	orreq	r0, pc, #0, 4
      f8:	0000007d 	andeq	r0, r0, sp, ror r0
      fc:	13090020 	movwne	r0, #36896	; 0x9020
     100:	02000000 	andeq	r0, r0, #0
     104:	00820398 	umulleq	r0, r2, r8, r3
     108:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
     10c:	95043402 	strls	r3, [r4, #-1026]	; 0xfffffbfe
     110:	07000001 	streq	r0, [r0, -r1]
     114:	02005243 	andeq	r5, r0, #805306372	; 0x30000004
     118:	007d0436 	rsbseq	r0, sp, r6, lsr r4
     11c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     120:	00000d6b 	andeq	r0, r0, fp, ror #26
     124:	7d043702 	stcvc	7, cr3, [r4, #-8]
     128:	04000000 	streq	r0, [r0], #-0
     12c:	52494307 	subpl	r4, r9, #469762048	; 0x1c000000
     130:	04380200 	ldrteq	r0, [r8], #-512	; 0xfffffe00
     134:	0000007d 	andeq	r0, r0, sp, ror r0
     138:	00f00808 	rscseq	r0, r0, r8, lsl #16
     13c:	39020000 	stmdbcc	r2, {}	; <UNPREDICTABLE>
     140:	00007d04 	andeq	r7, r0, r4, lsl #26
     144:	98080c00 	stmdals	r8, {sl, fp}
     148:	02000000 	andeq	r0, r0, #0
     14c:	007d043a 	rsbseq	r0, sp, sl, lsr r4
     150:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
     154:	00000021 	andeq	r0, r0, r1, lsr #32
     158:	7d043b02 	vstrvc	d3, [r4, #-8]
     15c:	14000000 	strne	r0, [r0], #-0
     160:	0000e008 	andeq	lr, r0, r8
     164:	043c0200 	ldrteq	r0, [ip], #-512	; 0xfffffe00
     168:	0000007d 	andeq	r0, r0, sp, ror r0
     16c:	00e80818 	rsceq	r0, r8, r8, lsl r8
     170:	3d020000 	stccc	0, cr0, [r2, #-0]
     174:	00007d04 	andeq	r7, r0, r4, lsl #26
     178:	0e081c00 	cdpeq	12, 0, cr1, cr8, cr0, {0}
     17c:	02000000 	andeq	r0, r0, #0
     180:	007d043e 	rsbseq	r0, sp, lr, lsr r4
     184:	07200000 	streq	r0, [r0, -r0]!
     188:	00525343 	subseq	r5, r2, r3, asr #6
     18c:	7d043f02 	stcvc	15, cr3, [r4, #-8]
     190:	24000000 	strcs	r0, [r0], #-0
     194:	01c40900 	biceq	r0, r4, r0, lsl #18
     198:	4a020000 	bmi	801a0 <__RW_SIZE__+0x7fc18>
     19c:	00010a04 	andeq	r0, r1, r4, lsl #20
     1a0:	08010200 	stmdaeq	r1, {r9}
     1a4:	000000d2 	ldrdeq	r0, [r0], -r2
     1a8:	0001af0a 	andeq	sl, r1, sl, lsl #30
     1ac:	48030100 	stmdami	r3, {r8}
     1b0:	68080031 	stmdavs	r8, {r0, r4, r5}
     1b4:	01000000 	mrseq	r0, (UNDEF: 0)
     1b8:	00b40b9c 	umlalseq	r0, r4, ip, fp
     1bc:	ce040000 	cdpgt	0, 0, cr0, cr4, cr0, {0}
     1c0:	0001c506 	andeq	ip, r1, r6, lsl #10
     1c4:	00680500 	rsbeq	r0, r8, r0, lsl #10
     1c8:	05000000 	streq	r0, [r0, #-0]
     1cc:	04000005 	streq	r0, [r0], #-5
     1d0:	00009f00 	andeq	r9, r0, r0, lsl #30
     1d4:	10010400 	andne	r0, r1, r0, lsl #8
     1d8:	01000001 	tsteq	r0, r1
     1dc:	00000225 	andeq	r0, r0, r5, lsr #4
     1e0:	00000028 	andeq	r0, r0, r8, lsr #32
	...
     1ec:	000000aa 	andeq	r0, r0, sl, lsr #1
     1f0:	cb060102 	blgt	180600 <__RW_SIZE__+0x180078>
     1f4:	03000000 	movweq	r0, #0
     1f8:	00000294 	muleq	r0, r4, r2
     1fc:	00372a02 	eorseq	r2, r7, r2, lsl #20
     200:	01020000 	mrseq	r0, (UNDEF: 2)
     204:	0000c908 	andeq	ip, r0, r8, lsl #18
     208:	02f20300 	rscseq	r0, r2, #0, 6
     20c:	35020000 	strcc	r0, [r2, #-0]
     210:	00000049 	andeq	r0, r0, r9, asr #32
     214:	ba050202 	blt	140a24 <__RW_SIZE__+0x14049c>
     218:	03000001 	movweq	r0, #1
     21c:	000002f1 	strdeq	r0, [r0], -r1
     220:	005b3602 	subseq	r3, fp, r2, lsl #12
     224:	02020000 	andeq	r0, r2, #0
     228:	0000a107 	andeq	sl, r0, r7, lsl #2
     22c:	01d10300 	bicseq	r0, r1, r0, lsl #6
     230:	4f020000 	svcmi	0x00020000
     234:	0000006d 	andeq	r0, r0, sp, rrx
     238:	05050402 	streq	r0, [r5, #-1026]	; 0xfffffbfe
     23c:	03000000 	movweq	r0, #0
     240:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     244:	007f5002 	rsbseq	r5, pc, r2
     248:	04020000 	streq	r0, [r2], #-0
     24c:	0000fe07 	andeq	pc, r0, r7, lsl #28
     250:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
     254:	00000000 	andeq	r0, r0, r0
     258:	f9070802 			; <UNDEFINED> instruction: 0xf9070802
     25c:	04000000 	streq	r0, [r0], #-0
     260:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
     264:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
     268:	00010307 	andeq	r0, r1, r7, lsl #6
     26c:	02440500 	subeq	r0, r4, #0, 10
     270:	bf010000 	svclt	0x00010000
     274:	00007401 	andeq	r7, r0, r1, lsl #8
     278:	0031b000 	eorseq	fp, r1, r0
     27c:	00000808 	andeq	r0, r0, r8, lsl #16
     280:	cd9c0100 	ldfgts	f0, [ip]
     284:	06000000 	streq	r0, [r0], -r0
     288:	0000029c 	muleq	r0, ip, r2
     28c:	7401c101 	strvc	ip, [r1], #-257	; 0xfffffeff
	...
     298:	00024e07 	andeq	r4, r2, r7, lsl #28
     29c:	01d20100 	bicseq	r0, r2, r0, lsl #2
     2a0:	080031b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, ip, sp}
     2a4:	00000006 	andeq	r0, r0, r6
     2a8:	00f29c01 	rscseq	r9, r2, r1, lsl #24
     2ac:	0c080000 	stceq	0, cr0, [r8], {-0}
     2b0:	01000002 	tsteq	r0, r2
     2b4:	007401d2 	ldrsbteq	r0, [r4], #-18	; 0xffffffee
     2b8:	50010000 	andpl	r0, r1, r0
     2bc:	02300500 	eorseq	r0, r0, #0, 10
     2c0:	e1010000 	mrs	r0, (UNDEF: 1)
     2c4:	00007401 	andeq	r7, r0, r1, lsl #8
     2c8:	0031c000 	eorseq	ip, r1, r0
     2cc:	00000808 	andeq	r0, r0, r8, lsl #16
     2d0:	1d9c0100 	ldfnes	f0, [ip]
     2d4:	06000001 	streq	r0, [r0], -r1
     2d8:	0000029c 	muleq	r0, ip, r2
     2dc:	7401e301 	strvc	lr, [r1], #-769	; 0xfffffcff
     2e0:	1f000000 	svcne	0x00000000
     2e4:	00000000 	andeq	r0, r0, r0
     2e8:	00023a07 	andeq	r3, r2, r7, lsl #20
     2ec:	01f40100 	mvnseq	r0, r0, lsl #2
     2f0:	080031c8 	stmdaeq	r0, {r3, r6, r7, r8, ip, sp}
     2f4:	00000006 	andeq	r0, r0, r6
     2f8:	01429c01 	cmpeq	r2, r1, lsl #24
     2fc:	ab080000 	blge	200304 <__RW_SIZE__+0x1ffd7c>
     300:	01000002 	tsteq	r0, r2
     304:	007401f4 	ldrshteq	r0, [r4], #-20	; 0xffffffec
     308:	50010000 	andpl	r0, r1, r0
     30c:	02e30500 	rsceq	r0, r3, #0, 10
     310:	01010000 	mrseq	r0, (UNDEF: 1)
     314:	00007402 	andeq	r7, r0, r2, lsl #8
     318:	0031d000 	eorseq	sp, r1, r0
     31c:	00000608 	andeq	r0, r0, r8, lsl #12
     320:	6d9c0100 	ldfvss	f0, [ip]
     324:	06000001 	streq	r0, [r0], -r1
     328:	0000029c 	muleq	r0, ip, r2
     32c:	74020301 	strvc	r0, [r2], #-769	; 0xfffffcff
     330:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
     334:	00000000 	andeq	r0, r0, r0
     338:	00028607 	andeq	r8, r2, r7, lsl #12
     33c:	02100100 	andseq	r0, r0, #0, 2
     340:	080031d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, ip, sp}
     344:	00000006 	andeq	r0, r0, r6
     348:	01929c01 	orrseq	r9, r2, r1, lsl #24
     34c:	f5080000 			; <UNDEFINED> instruction: 0xf5080000
     350:	01000001 	tsteq	r0, r1
     354:	00740210 	rsbseq	r0, r4, r0, lsl r2
     358:	50010000 	andpl	r0, r1, r0
     35c:	02600500 	rsbeq	r0, r0, #0, 10
     360:	1c010000 	stcne	0, cr0, [r1], {-0}
     364:	00007402 	andeq	r7, r0, r2, lsl #8
     368:	0031e000 	eorseq	lr, r1, r0
     36c:	00000608 	andeq	r0, r0, r8, lsl #12
     370:	bd9c0100 	ldflts	f0, [ip]
     374:	06000001 	streq	r0, [r0], -r1
     378:	0000029c 	muleq	r0, ip, r2
     37c:	74021e01 	strvc	r1, [r2], #-3585	; 0xfffff1ff
     380:	5d000000 	stcpl	0, cr0, [r0, #-0]
     384:	00000000 	andeq	r0, r0, r0
     388:	0002ba07 	andeq	fp, r2, r7, lsl #20
     38c:	022b0100 	eoreq	r0, fp, #0, 2
     390:	080031e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, ip, sp}
     394:	00000006 	andeq	r0, r0, r6
     398:	01e29c01 	mvneq	r9, r1, lsl #24
     39c:	04080000 	streq	r0, [r8], #-0
     3a0:	01000002 	tsteq	r0, r2
     3a4:	0074022b 	rsbseq	r0, r4, fp, lsr #4
     3a8:	50010000 	andpl	r0, r1, r0
     3ac:	03150500 	tsteq	r5, #0, 10
     3b0:	37010000 	strcc	r0, [r1, -r0]
     3b4:	00007402 	andeq	r7, r0, r2, lsl #8
     3b8:	0031f000 	eorseq	pc, r1, r0
     3bc:	00000608 	andeq	r0, r0, r8, lsl #12
     3c0:	0d9c0100 	ldfeqs	f0, [ip]
     3c4:	06000002 	streq	r0, [r0], -r2
     3c8:	0000029c 	muleq	r0, ip, r2
     3cc:	74023901 	strvc	r3, [r2], #-2305	; 0xfffff6ff
     3d0:	7c000000 	stcvc	0, cr0, [r0], {-0}
     3d4:	00000000 	andeq	r0, r0, r0
     3d8:	00026e07 	andeq	r6, r2, r7, lsl #28
     3dc:	02460100 	subeq	r0, r6, #0, 2
     3e0:	080031f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, ip, sp}
     3e4:	00000006 	andeq	r0, r0, r6
     3e8:	02329c01 	eorseq	r9, r2, #256	; 0x100
     3ec:	1b080000 	blne	2003f4 <__RW_SIZE__+0x1ffe6c>
     3f0:	01000002 	tsteq	r0, r2
     3f4:	00740246 	rsbseq	r0, r4, r6, asr #4
     3f8:	50010000 	andpl	r0, r1, r0
     3fc:	02ce0500 	sbceq	r0, lr, #0, 10
     400:	52010000 	andpl	r0, r1, #0
     404:	00007402 	andeq	r7, r0, r2, lsl #8
     408:	00320000 	eorseq	r0, r2, r0
     40c:	00000608 	andeq	r0, r0, r8, lsl #12
     410:	5d9c0100 	ldfpls	f0, [ip]
     414:	06000002 	streq	r0, [r0], -r2
     418:	0000029c 	muleq	r0, ip, r2
     41c:	74025401 	strvc	r5, [r2], #-1025	; 0xfffffbff
     420:	9b000000 	blls	428 <MSP_SIZE+0x28>
     424:	00000000 	andeq	r0, r0, r0
     428:	0001e707 	andeq	lr, r1, r7, lsl #14
     42c:	02610100 	rsbeq	r0, r1, #0, 2
     430:	08003208 	stmdaeq	r0, {r3, r9, ip, sp}
     434:	00000006 	andeq	r0, r0, r6
     438:	02829c01 	addeq	r9, r2, #256	; 0x100
     43c:	7e080000 	cdpvc	0, 0, cr0, cr8, cr0, {0}
     440:	01000002 	tsteq	r0, r2
     444:	00740261 	rsbseq	r0, r4, r1, ror #4
     448:	50010000 	andpl	r0, r1, r0
     44c:	02c80500 	sbceq	r0, r8, #0, 10
     450:	6f010000 	svcvs	0x00010000
     454:	00007402 	andeq	r7, r0, r2, lsl #8
     458:	00321000 	eorseq	r1, r2, r0
     45c:	00000408 	andeq	r0, r0, r8, lsl #8
     460:	bd9c0100 	ldflts	f0, [ip]
     464:	09000002 	stmdbeq	r0, {r1}
     468:	000001f5 	strdeq	r0, [r0], -r5
     46c:	74026f01 	strvc	r6, [r2], #-3841	; 0xfffff0ff
     470:	ba000000 	blt	478 <MSP_SIZE+0x78>
     474:	06000000 	streq	r0, [r0], -r0
     478:	0000029c 	muleq	r0, ip, r2
     47c:	74027101 	strvc	r7, [r2], #-257	; 0xfffffeff
     480:	db000000 	blle	488 <MSP_SIZE+0x88>
     484:	00000000 	andeq	r0, r0, r0
     488:	00025805 	andeq	r5, r2, r5, lsl #16
     48c:	027f0100 	rsbseq	r0, pc, #0, 2
     490:	00000074 	andeq	r0, r0, r4, ror r0
     494:	08003214 	stmdaeq	r0, {r2, r4, r9, ip, sp}
     498:	00000004 	andeq	r0, r0, r4
     49c:	02f89c01 	rscseq	r9, r8, #256	; 0x100
     4a0:	f5090000 			; <UNDEFINED> instruction: 0xf5090000
     4a4:	01000001 	tsteq	r0, r1
     4a8:	0050027f 	subseq	r0, r0, pc, ror r2
     4ac:	00fa0000 	rscseq	r0, sl, r0
     4b0:	9c060000 	stcls	0, cr0, [r6], {-0}
     4b4:	01000002 	tsteq	r0, r2
     4b8:	00740281 	rsbseq	r0, r4, r1, lsl #5
     4bc:	011b0000 	tsteq	fp, r0
     4c0:	05000000 	streq	r0, [r0, #-0]
     4c4:	000002a3 	andeq	r0, r0, r3, lsr #5
     4c8:	62028f01 	andvs	r8, r2, #1, 30
     4cc:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     4d0:	04080032 	streq	r0, [r8], #-50	; 0xffffffce
     4d4:	01000000 	mrseq	r0, (UNDEF: 0)
     4d8:	0003339c 	muleq	r3, ip, r3
     4dc:	01f50900 	mvnseq	r0, r0, lsl #18
     4e0:	8f010000 	svchi	0x00010000
     4e4:	00003e02 	andeq	r3, r0, r2, lsl #28
     4e8:	00013a00 	andeq	r3, r1, r0, lsl #20
     4ec:	029c0600 	addseq	r0, ip, #0, 12
     4f0:	91010000 	mrsls	r0, (UNDEF: 1)
     4f4:	00007402 	andeq	r7, r0, r2, lsl #8
     4f8:	00015b00 	andeq	r5, r1, r0, lsl #22
     4fc:	dc050000 	stcle	0, cr0, [r5], {-0}
     500:	01000002 	tsteq	r0, r2
     504:	0074029f 			; <UNDEFINED> instruction: 0x0074029f
     508:	321c0000 	andscc	r0, ip, #0
     50c:	00060800 	andeq	r0, r6, r0, lsl #16
     510:	9c010000 	stcls	0, cr0, [r1], {-0}
     514:	0000036e 	andeq	r0, r0, lr, ror #6
     518:	0001f509 	andeq	pc, r1, r9, lsl #10
     51c:	029f0100 	addseq	r0, pc, #0, 2
     520:	00000074 	andeq	r0, r0, r4, ror r0
     524:	0000017a 	andeq	r0, r0, sl, ror r1
     528:	00029c06 	andeq	r9, r2, r6, lsl #24
     52c:	02a10100 	adceq	r0, r1, #0, 2
     530:	00000074 	andeq	r0, r0, r4, ror r0
     534:	0000019b 	muleq	r0, fp, r1
     538:	03030500 	movweq	r0, #13568	; 0x3500
     53c:	af010000 	svcge	0x00010000
     540:	00002c02 	andeq	r2, r0, r2, lsl #24
     544:	00322400 	eorseq	r2, r2, r0, lsl #8
     548:	00000808 	andeq	r0, r0, r8, lsl #16
     54c:	a99c0100 	ldmibge	ip, {r8}
     550:	09000003 	stmdbeq	r0, {r0, r1}
     554:	000001e2 	andeq	r0, r0, r2, ror #3
     558:	a902af01 	stmdbge	r2, {r0, r8, r9, sl, fp, sp, pc}
     55c:	ba000003 	blt	570 <MSP_SIZE+0x170>
     560:	06000001 	streq	r0, [r0], -r1
     564:	0000029c 	muleq	r0, ip, r2
     568:	2c02b101 	stfcsd	f3, [r2], {1}
     56c:	db000000 	blle	574 <MSP_SIZE+0x174>
     570:	00000001 	andeq	r0, r0, r1
     574:	002c040a 	eoreq	r0, ip, sl, lsl #8
     578:	25050000 	strcs	r0, [r5, #-0]
     57c:	01000003 	tsteq	r0, r3
     580:	005002bf 	ldrheq	r0, [r0], #-47	; 0xffffffd1
     584:	322c0000 	eorcc	r0, ip, #0
     588:	00080800 	andeq	r0, r8, r0, lsl #16
     58c:	9c010000 	stcls	0, cr0, [r1], {-0}
     590:	000003ea 	andeq	r0, r0, sl, ror #7
     594:	0001e209 	andeq	lr, r1, r9, lsl #4
     598:	02bf0100 	adcseq	r0, pc, #0, 2
     59c:	000003ea 	andeq	r0, r0, sl, ror #7
     5a0:	000001fa 	strdeq	r0, [r0], -sl
     5a4:	00029c06 	andeq	r9, r2, r6, lsl #24
     5a8:	02c10100 	sbceq	r0, r1, #0, 2
     5ac:	00000050 	andeq	r0, r0, r0, asr r0
     5b0:	0000021b 	andeq	r0, r0, fp, lsl r2
     5b4:	50040a00 	andpl	r0, r4, r0, lsl #20
     5b8:	05000000 	streq	r0, [r0, #-0]
     5bc:	000001fb 	strdeq	r0, [r0], -fp
     5c0:	7402cf01 	strvc	ip, [r2], #-3841	; 0xfffff0ff
     5c4:	34000000 	strcc	r0, [r0], #-0
     5c8:	06080032 			; <UNDEFINED> instruction: 0x06080032
     5cc:	01000000 	mrseq	r0, (UNDEF: 0)
     5d0:	00042b9c 	muleq	r4, ip, fp
     5d4:	01e20900 	mvneq	r0, r0, lsl #18
     5d8:	cf010000 	svcgt	0x00010000
     5dc:	00042b02 	andeq	r2, r4, r2, lsl #22
     5e0:	00023a00 	andeq	r3, r2, r0, lsl #20
     5e4:	029c0600 	addseq	r0, ip, #0, 12
     5e8:	d1010000 	mrsle	r0, (UNDEF: 1)
     5ec:	00007402 	andeq	r7, r0, r2, lsl #8
     5f0:	00025b00 	andeq	r5, r2, r0, lsl #22
     5f4:	040a0000 	streq	r0, [sl], #-0
     5f8:	00000074 	andeq	r0, r0, r4, ror r0
     5fc:	00030c05 	andeq	r0, r3, r5, lsl #24
     600:	02e00100 	rsceq	r0, r0, #0, 2
     604:	00000074 	andeq	r0, r0, r4, ror r0
     608:	0800323c 	stmdaeq	r0, {r2, r3, r4, r5, r9, ip, sp}
     60c:	00000008 	andeq	r0, r0, r8
     610:	047a9c01 	ldrbteq	r9, [sl], #-3073	; 0xfffff3ff
     614:	f5090000 			; <UNDEFINED> instruction: 0xf5090000
     618:	01000001 	tsteq	r0, r1
     61c:	002c02e0 	eoreq	r0, ip, r0, ror #5
     620:	027a0000 	rsbseq	r0, sl, #0
     624:	e2080000 	and	r0, r8, #0
     628:	01000001 	tsteq	r0, r1
     62c:	03a902e0 			; <UNDEFINED> instruction: 0x03a902e0
     630:	51010000 	mrspl	r0, (UNDEF: 1)
     634:	00029c06 	andeq	r9, r2, r6, lsl #24
     638:	02e20100 	rsceq	r0, r2, #0, 2
     63c:	00000074 	andeq	r0, r0, r4, ror r0
     640:	0000029b 	muleq	r0, fp, r2
     644:	01d90500 	bicseq	r0, r9, r0, lsl #10
     648:	f1010000 	setend	le
     64c:	00007402 	andeq	r7, r0, r2, lsl #8
     650:	00324400 	eorseq	r4, r2, r0, lsl #8
     654:	00000808 	andeq	r0, r0, r8, lsl #16
     658:	c39c0100 	orrsgt	r0, ip, #0, 2
     65c:	09000004 	stmdbeq	r0, {r2}
     660:	000001f5 	strdeq	r0, [r0], -r5
     664:	5002f101 	andpl	pc, r2, r1, lsl #2
     668:	ba000000 	blt	670 <__RW_SIZE__+0xe8>
     66c:	08000002 	stmdaeq	r0, {r1}
     670:	000001e2 	andeq	r0, r0, r2, ror #3
     674:	ea02f101 	b	bca80 <__RW_SIZE__+0xbc4f8>
     678:	01000003 	tsteq	r0, r3
     67c:	029c0651 	addseq	r0, ip, #84934656	; 0x5100000
     680:	f3010000 	vhadd.u8	d0, d1, d0
     684:	00007402 	andeq	r7, r0, r2, lsl #8
     688:	0002db00 	andeq	sp, r2, r0, lsl #22
     68c:	fa0b0000 	blx	2c0694 <__RW_SIZE__+0x2c010c>
     690:	01000002 	tsteq	r0, r2
     694:	00740302 	rsbseq	r0, r4, r2, lsl #6
     698:	324c0000 	subcc	r0, ip, #0
     69c:	00060800 	andeq	r0, r6, r0, lsl #16
     6a0:	9c010000 	stcls	0, cr0, [r1], {-0}
     6a4:	0001f509 	andeq	pc, r1, r9, lsl #10
     6a8:	03020100 	movweq	r0, #8448	; 0x2100
     6ac:	00000074 	andeq	r0, r0, r4, ror r0
     6b0:	000002fa 	strdeq	r0, [r0], -sl
     6b4:	0001e208 	andeq	lr, r1, r8, lsl #4
     6b8:	03020100 	movweq	r0, #8448	; 0x2100
     6bc:	0000042b 	andeq	r0, r0, fp, lsr #8
     6c0:	9c065101 	stflss	f5, [r6], {1}
     6c4:	01000002 	tsteq	r0, r2
     6c8:	00740304 	rsbseq	r0, r4, r4, lsl #6
     6cc:	031b0000 	tsteq	fp, #0
     6d0:	00000000 	andeq	r0, r0, r0
     6d4:	00000a1c 	andeq	r0, r0, ip, lsl sl
     6d8:	015c0004 	cmpeq	ip, r4
     6dc:	01040000 	mrseq	r0, (UNDEF: 4)
     6e0:	00000110 	andeq	r0, r0, r0, lsl r1
     6e4:	00033601 	andeq	r3, r3, r1, lsl #12
     6e8:	00002800 	andeq	r2, r0, r0, lsl #16
     6ec:	00325400 	eorseq	r5, r2, r0, lsl #8
     6f0:	00067e08 	andeq	r7, r6, r8, lsl #28
     6f4:	00019000 	andeq	r9, r1, r0
     6f8:	06010200 	streq	r0, [r1], -r0, lsl #4
     6fc:	000000cb 	andeq	r0, r0, fp, asr #1
     700:	c9080102 	stmdbgt	r8, {r1, r8}
     704:	02000000 	andeq	r0, r0, #0
     708:	01ba0502 			; <UNDEFINED> instruction: 0x01ba0502
     70c:	02020000 	andeq	r0, r2, #0
     710:	0000a107 	andeq	sl, r0, r7, lsl #2
     714:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
     718:	00000005 	andeq	r0, r0, r5
     71c:	fe070402 	cdp2	4, 0, cr0, cr7, cr2, {0}
     720:	02000000 	andeq	r0, r0, #0
     724:	00000508 	andeq	r0, r0, r8, lsl #10
     728:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
     72c:	0000f907 	andeq	pc, r0, r7, lsl #18
     730:	05040300 	streq	r0, [r4, #-768]	; 0xfffffd00
     734:	00746e69 	rsbseq	r6, r4, r9, ror #28
     738:	03070402 	movweq	r0, #29698	; 0x7402
     73c:	02000001 	andeq	r0, r0, #1
     740:	01a60704 			; <UNDEFINED> instruction: 0x01a60704
     744:	04040000 	streq	r0, [r4], #-0
     748:	007a0405 	rsbseq	r0, sl, r5, lsl #8
     74c:	01020000 	mrseq	r0, (UNDEF: 2)
     750:	0000d208 	andeq	sp, r0, r8, lsl #4
     754:	87040500 	strhi	r0, [r4, -r0, lsl #10]
     758:	06000000 	streq	r0, [r0], -r0
     75c:	0000007a 	andeq	r0, r0, sl, ror r0
     760:	00036007 	andeq	r6, r3, r7
     764:	97280200 	strls	r0, [r8, -r0, lsl #4]!
     768:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
     76c:	0000036f 	andeq	r0, r0, pc, ror #6
     770:	ae000704 	cdpge	7, 0, cr0, cr0, cr4, {0}
     774:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
     778:	00000395 	muleq	r0, r5, r3
     77c:	00000072 	andeq	r0, r0, r2, ror r0
     780:	71070000 	mrsvc	r0, (UNDEF: 7)
     784:	02000003 	andeq	r0, r0, #3
     788:	00008c62 	andeq	r8, r0, r2, ror #24
     78c:	039a0a00 	orrseq	r0, sl, #0, 20
     790:	0d010000 	stceq	0, cr0, [r1, #-0]
     794:	00014d01 	andeq	r4, r1, r1, lsl #26
     798:	00780b00 	rsbseq	r0, r8, r0, lsl #22
     79c:	005d0d01 	subseq	r0, sp, r1, lsl #26
     7a0:	790b0000 	stmdbvc	fp, {}	; <UNPREDICTABLE>
     7a4:	5d0d0100 	stfpls	f0, [sp, #-0]
     7a8:	0c000000 	stceq	0, cr0, [r0], {-0}
     7ac:	000008e9 	andeq	r0, r0, r9, ror #17
     7b0:	005d0d01 	subseq	r0, sp, r1, lsl #26
     7b4:	410c0000 	mrsmi	r0, (UNDEF: 12)
     7b8:	01000003 	tsteq	r0, r3
     7bc:	00005d0d 	andeq	r5, r0, sp, lsl #26
     7c0:	0c440c00 	mcrreq	12, 0, r0, r4, cr0
     7c4:	0d010000 	stceq	0, cr0, [r1, #-0]
     7c8:	0000005d 	andeq	r0, r0, sp, asr r0
     7cc:	00787a0b 	rsbseq	r7, r8, fp, lsl #20
     7d0:	005d0d01 	subseq	r0, sp, r1, lsl #26
     7d4:	7a0b0000 	bvc	2c07dc <__RW_SIZE__+0x2c0254>
     7d8:	0d010079 	stceq	0, cr0, [r1, #-484]	; 0xfffffe1c
     7dc:	0000005d 	andeq	r0, r0, sp, asr r0
     7e0:	0003a80d 	andeq	sl, r3, sp, lsl #16
     7e4:	640f0100 	strvs	r0, [pc], #-256	; 7ec <__RW_SIZE__+0x264>
     7e8:	0d000000 	stceq	0, cr0, [r0, #-0]
     7ec:	00000350 	andeq	r0, r0, r0, asr r3
     7f0:	00640f01 	rsbeq	r0, r4, r1, lsl #30
     7f4:	780e0000 	stmdavc	lr, {}	; <UNPREDICTABLE>
     7f8:	10010073 	andne	r0, r1, r3, ror r0
     7fc:	0000002c 	andeq	r0, r0, ip, lsr #32
     800:	0073790e 	rsbseq	r7, r3, lr, lsl #18
     804:	002c1001 	eoreq	r1, ip, r1
     808:	820d0000 	andhi	r0, sp, #0
     80c:	01000003 	tsteq	r0, r3
     810:	00014d11 	andeq	r4, r1, r1, lsl sp
     814:	03af0d00 			; <UNDEFINED> instruction: 0x03af0d00
     818:	12010000 	andne	r0, r1, #0
     81c:	0000015d 	andeq	r0, r0, sp, asr r1
     820:	002c0f00 	eoreq	r0, ip, r0, lsl #30
     824:	015d0000 	cmpeq	sp, r0
     828:	6b100000 	blvs	400830 <__RW_SIZE__+0x4002a8>
     82c:	1f000000 	svcne	0x00000000
     830:	002c0f00 	eoreq	r0, ip, r0, lsl #30
     834:	016d0000 	cmneq	sp, r0
     838:	6b100000 	blvs	400840 <__RW_SIZE__+0x4002b8>
     83c:	07000000 	streq	r0, [r0, -r0]
     840:	00b91100 	adcseq	r1, r9, r0, lsl #2
     844:	32540000 	subscc	r0, r4, #0
     848:	01fa0800 	mvnseq	r0, r0, lsl #16
     84c:	9c010000 	stcls	0, cr0, [r1], {-0}
     850:	0000038d 	andeq	r0, r0, sp, lsl #7
     854:	0000c512 	andeq	ip, r0, r2, lsl r5
     858:	00033a00 	andeq	r3, r3, r0, lsl #20
     85c:	00ce1200 	sbceq	r1, lr, r0, lsl #4
     860:	03660000 	cmneq	r6, #0
     864:	d7120000 	ldrle	r0, [r2, -r0]
     868:	92000000 	andls	r0, r0, #0
     86c:	12000003 	andne	r0, r0, #3
     870:	000000e2 	andeq	r0, r0, r2, ror #1
     874:	000003be 			; <UNDEFINED> instruction: 0x000003be
     878:	0000ed12 	andeq	lr, r0, r2, lsl sp
     87c:	0003ea00 	andeq	lr, r3, r0, lsl #20
     880:	00f81200 	rscseq	r1, r8, r0, lsl #4
     884:	040a0000 	streq	r0, [sl], #-0
     888:	02120000 	andseq	r0, r2, #0
     88c:	2a000001 	bcs	898 <__RW_SIZE__+0x310>
     890:	13000004 	movwne	r0, #4
     894:	0000010c 	andeq	r0, r0, ip, lsl #2
     898:	0000044a 	andeq	r0, r0, sl, asr #8
     89c:	00011714 	andeq	r1, r1, r4, lsl r7
     8a0:	22130000 	andscs	r0, r3, #0
     8a4:	71000001 	tstvc	r0, r1
     8a8:	13000004 	movwne	r0, #4
     8ac:	0000012c 	andeq	r0, r0, ip, lsr #2
     8b0:	000004c0 	andeq	r0, r0, r0, asr #9
     8b4:	00013615 	andeq	r3, r1, r5, lsl r6
     8b8:	b8910300 	ldmlt	r1, {r8, r9}
     8bc:	0141157f 	hvceq	4447	; 0x115f
     8c0:	91030000 	mrsls	r0, (UNDEF: 3)
     8c4:	48167fb0 	ldmdami	r6, {r4, r5, r7, r8, r9, sl, fp, ip, sp, lr}
     8c8:	e9080033 	stmdb	r8, {r0, r1, r4, r5}
     8cc:	15000009 	strne	r0, [r0, #-9]
     8d0:	17000002 	strne	r0, [r0, -r2]
     8d4:	7a025201 	bvc	950e0 <__RW_SIZE__+0x94b58>
     8d8:	51011700 	tstpl	r1, r0, lsl #14
     8dc:	7fa49105 	svcvc	0x00a49105
     8e0:	01170294 			; <UNDEFINED> instruction: 0x01170294
     8e4:	00770250 	rsbseq	r0, r7, r0, asr r2
     8e8:	335e1600 	cmpcc	lr, #0, 12
     8ec:	09e90800 	stmibeq	r9!, {fp}^
     8f0:	02350000 	eorseq	r0, r5, #0
     8f4:	01170000 	tsteq	r7, r0
     8f8:	007a0252 	rsbseq	r0, sl, r2, asr r2
     8fc:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     900:	01170078 	tsteq	r7, r8, ror r0
     904:	01770250 	cmneq	r7, r0, asr r2
     908:	33681800 	cmncc	r8, #0, 16
     90c:	09e90800 	stmibeq	r9!, {fp}^
     910:	78160000 	ldmdavc	r6, {}	; <UNPREDICTABLE>
     914:	e9080033 	stmdb	r8, {r0, r1, r4, r5}
     918:	5b000009 	blpl	944 <__RW_SIZE__+0x3bc>
     91c:	17000002 	strne	r0, [r0, -r2]
     920:	7a025201 	bvc	9512c <__RW_SIZE__+0x94ba4>
     924:	51011700 	tstpl	r1, r0, lsl #14
     928:	7fa49105 	svcvc	0x00a49105
     92c:	16000294 			; <UNDEFINED> instruction: 0x16000294
     930:	080033a6 	stmdaeq	r0, {r1, r2, r5, r7, r8, r9, ip, sp}
     934:	000009e9 	andeq	r0, r0, r9, ror #19
     938:	00000281 	andeq	r0, r0, r1, lsl #5
     93c:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
     940:	0117007a 	tsteq	r7, sl, ror r0
     944:	007b0251 	rsbseq	r0, fp, r1, asr r2
     948:	08500117 	ldmdaeq	r0, {r0, r1, r2, r4, r8}^
     94c:	947f9c91 	ldrbtls	r9, [pc], #-3217	; 954 <__RW_SIZE__+0x3cc>
     950:	22007402 	andcs	r7, r0, #33554432	; 0x2000000
     954:	33b61600 			; <UNDEFINED> instruction: 0x33b61600
     958:	09e90800 	stmibeq	r9!, {fp}^
     95c:	02a70000 	adceq	r0, r7, #0
     960:	01170000 	tsteq	r7, r0
     964:	00790252 	rsbseq	r0, r9, r2, asr r2
     968:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     96c:	0117007b 	tsteq	r7, fp, ror r0
     970:	9c910850 	ldcls	8, cr0, [r1], {80}	; 0x50
     974:	7402947f 	strvc	r9, [r2], #-1151	; 0xfffffb81
     978:	16002200 	strne	r2, [r0], -r0, lsl #4
     97c:	080033c2 	stmdaeq	r0, {r1, r6, r7, r8, r9, ip, sp}
     980:	000009e9 	andeq	r0, r0, r9, ror #19
     984:	000002c7 	andeq	r0, r0, r7, asr #5
     988:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
     98c:	01170079 	tsteq	r7, r9, ror r0
     990:	007b0251 	rsbseq	r0, fp, r1, asr r2
     994:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
     998:	16000077 			; <UNDEFINED> instruction: 0x16000077
     99c:	080033ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r8, r9, ip, sp}
     9a0:	000009e9 	andeq	r0, r0, r9, ror #19
     9a4:	000002e7 	andeq	r0, r0, r7, ror #5
     9a8:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
     9ac:	01170079 	tsteq	r7, r9, ror r0
     9b0:	007b0251 	rsbseq	r0, fp, r1, asr r2
     9b4:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
     9b8:	16000177 			; <UNDEFINED> instruction: 0x16000177
     9bc:	080033da 	stmdaeq	r0, {r1, r3, r4, r6, r7, r8, r9, ip, sp}
     9c0:	000009e9 	andeq	r0, r0, r9, ror #19
     9c4:	00000307 	andeq	r0, r0, r7, lsl #6
     9c8:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
     9cc:	0117007a 	tsteq	r7, sl, ror r0
     9d0:	007b0251 	rsbseq	r0, fp, r1, asr r2
     9d4:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
     9d8:	16000077 			; <UNDEFINED> instruction: 0x16000077
     9dc:	080033e6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r8, r9, ip, sp}
     9e0:	000009e9 	andeq	r0, r0, r9, ror #19
     9e4:	00000327 	andeq	r0, r0, r7, lsr #6
     9e8:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
     9ec:	0117007a 	tsteq	r7, sl, ror r0
     9f0:	007b0251 	rsbseq	r0, fp, r1, asr r2
     9f4:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
     9f8:	18000177 	stmdane	r0, {r0, r1, r2, r4, r5, r6, r8}
     9fc:	08003416 	stmdaeq	r0, {r1, r2, r4, sl, ip, sp}
     a00:	000009e9 	andeq	r0, r0, r9, ror #19
     a04:	00342416 	eorseq	r2, r4, r6, lsl r4
     a08:	0009e908 	andeq	lr, r9, r8, lsl #18
     a0c:	00034d00 	andeq	r4, r3, r0, lsl #26
     a10:	52011700 	andpl	r1, r1, #0, 14
     a14:	17007902 	strne	r7, [r0, -r2, lsl #18]
     a18:	91055101 	tstls	r5, r1, lsl #2
     a1c:	02947fa4 	addseq	r7, r4, #164, 30	; 0x290
     a20:	34301600 	ldrtcc	r1, [r0], #-1536	; 0xfffffa00
     a24:	09e90800 	stmibeq	r9!, {fp}^
     a28:	03700000 	cmneq	r0, #0
     a2c:	01170000 	tsteq	r7, r0
     a30:	00790252 	rsbseq	r0, r9, r2, asr r2
     a34:	05510117 	ldrbeq	r0, [r1, #-279]	; 0xfffffee9
     a38:	947fa491 	ldrbtls	sl, [pc], #-1169	; a40 <__RW_SIZE__+0x4b8>
     a3c:	50011702 	andpl	r1, r1, r2, lsl #14
     a40:	00007702 	andeq	r7, r0, r2, lsl #14
     a44:	00344619 	eorseq	r4, r4, r9, lsl r6
     a48:	0009e908 	andeq	lr, r9, r8, lsl #18
     a4c:	52011700 	andpl	r1, r1, #0, 14
     a50:	17007902 	strne	r7, [r0, -r2, lsl #18]
     a54:	78025101 	stmdavc	r2, {r0, r8, ip, lr}
     a58:	50011700 	andpl	r1, r1, r0, lsl #14
     a5c:	00017702 	andeq	r7, r1, r2, lsl #14
     a60:	03790a00 	cmneq	r9, #0, 20
     a64:	4a010000 	bmi	40a6c <__RW_SIZE__+0x404e4>
     a68:	0003ec01 	andeq	lr, r3, r1, lsl #24
     a6c:	00780b00 	rsbseq	r0, r8, r0, lsl #22
     a70:	005d4a01 	subseq	r4, sp, r1, lsl #20
     a74:	790b0000 	stmdbvc	fp, {}	; <UNPREDICTABLE>
     a78:	5d4a0100 	stfple	f0, [sl, #-0]
     a7c:	0c000000 	stceq	0, cr0, [r0], {-0}
     a80:	000008e9 	andeq	r0, r0, r9, ror #17
     a84:	005d4a01 	subseq	r4, sp, r1, lsl #20
     a88:	410c0000 	mrsmi	r0, (UNDEF: 12)
     a8c:	01000003 	tsteq	r0, r3
     a90:	00005d4a 	andeq	r5, r0, sl, asr #26
     a94:	74730b00 	ldrbtvc	r0, [r3], #-2816	; 0xfffff500
     a98:	4a010072 	bmi	40c68 <__RW_SIZE__+0x406e0>
     a9c:	00000081 	andeq	r0, r0, r1, lsl #1
     aa0:	00787a0b 	rsbseq	r7, r8, fp, lsl #20
     aa4:	005d4a01 	subseq	r4, sp, r1, lsl #20
     aa8:	7a0b0000 	bvc	2c0ab0 <__RW_SIZE__+0x2c0528>
     aac:	4a010079 	bmi	40c98 <__RW_SIZE__+0x40710>
     ab0:	0000005d 	andeq	r0, r0, sp, asr r0
     ab4:	000c440d 	andeq	r4, ip, sp, lsl #8
     ab8:	644c0100 	strbvs	r0, [ip], #-256	; 0xffffff00
     abc:	00000000 	andeq	r0, r0, r0
     ac0:	00038d11 	andeq	r8, r3, r1, lsl sp
     ac4:	00345000 	eorseq	r5, r4, r0
     ac8:	00022c08 	andeq	r2, r2, r8, lsl #24
     acc:	619c0100 	orrsvs	r0, ip, r0, lsl #2
     ad0:	12000006 	andne	r0, r0, #6
     ad4:	00000399 	muleq	r0, r9, r3
     ad8:	000004f4 	strdeq	r0, [r0], -r4
     adc:	0003a212 	andeq	sl, r3, r2, lsl r2
     ae0:	00052c00 	andeq	r2, r5, r0, lsl #24
     ae4:	03ab1200 			; <UNDEFINED> instruction: 0x03ab1200
     ae8:	054d0000 	strbeq	r0, [sp, #-0]
     aec:	b6120000 	ldrlt	r0, [r2], -r0
     af0:	6e000003 	cdpvs	0, 0, cr0, cr0, cr3, {0}
     af4:	12000005 	andne	r0, r0, #5
     af8:	000003c1 	andeq	r0, r0, r1, asr #7
     afc:	0000058f 	andeq	r0, r0, pc, lsl #11
     b00:	0003cc12 	andeq	ip, r3, r2, lsl ip
     b04:	0005d000 	andeq	sp, r5, r0
     b08:	03d61200 	bicseq	r1, r6, #0, 4
     b0c:	05f00000 	ldrbeq	r0, [r0, #0]!
     b10:	e0130000 	ands	r0, r3, r0
     b14:	10000003 	andne	r0, r0, r3
     b18:	1a000006 	bne	b38 <__RW_SIZE__+0x5b0>
     b1c:	000000b9 	strheq	r0, [r0], -r9
     b20:	0800347e 	stmdaeq	r0, {r1, r2, r3, r4, r5, r6, sl, ip, sp}
     b24:	00000010 	andeq	r0, r0, r0, lsl r0
     b28:	02125101 	andseq	r5, r2, #1073741824	; 0x40000000
     b2c:	28000001 	stmdacs	r0, {r0}
     b30:	12000006 	andne	r0, r0, #6
     b34:	000000f8 	strdeq	r0, [r0], -r8
     b38:	00000648 	andeq	r0, r0, r8, asr #12
     b3c:	0000ed12 	andeq	lr, r0, r2, lsl sp
     b40:	00061000 	andeq	r1, r6, r0
     b44:	00e21b00 	rsceq	r1, r2, r0, lsl #22
     b48:	d71b0000 	ldrle	r0, [fp, -r0]
     b4c:	12000000 	andne	r0, r0, #0
     b50:	000000ce 	andeq	r0, r0, lr, asr #1
     b54:	00000668 	andeq	r0, r0, r8, ror #12
     b58:	0000c512 	andeq	ip, r0, r2, lsl r5
     b5c:	00068c00 	andeq	r8, r6, r0, lsl #24
     b60:	00101c00 	andseq	r1, r0, r0, lsl #24
     b64:	0c1d0000 	ldceq	0, cr0, [sp], {-0}
     b68:	13000001 	movwne	r0, #1
     b6c:	00000117 	andeq	r0, r0, r7, lsl r1
     b70:	000006ae 	andeq	r0, r0, lr, lsr #13
     b74:	00012213 	andeq	r2, r1, r3, lsl r2
     b78:	0006ce00 	andeq	ip, r6, r0, lsl #28
     b7c:	012c1300 	teqeq	ip, r0, lsl #6
     b80:	071d0000 	ldreq	r0, [sp, -r0]
     b84:	36150000 	ldrcc	r0, [r5], -r0
     b88:	03000001 	movweq	r0, #1
     b8c:	157fb891 	ldrbne	fp, [pc, #-2193]!	; 303 <__ZI_SIZE__+0x297>
     b90:	00000141 	andeq	r0, r0, r1, asr #2
     b94:	7fb09103 	svcvc	0x00b09103
     b98:	00356216 	eorseq	r6, r5, r6, lsl r2
     b9c:	0009e908 	andeq	lr, r9, r8, lsl #18
     ba0:	0004e700 	andeq	lr, r4, r0, lsl #14
     ba4:	52011700 	andpl	r1, r1, #0, 14
     ba8:	17007902 	strne	r7, [r0, -r2, lsl #18]
     bac:	91055101 	tstls	r5, r1, lsl #2
     bb0:	02947f94 	addseq	r7, r4, #148, 30	; 0x250
     bb4:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
     bb8:	16000077 			; <UNDEFINED> instruction: 0x16000077
     bbc:	08003578 	stmdaeq	r0, {r3, r4, r5, r6, r8, sl, ip, sp}
     bc0:	000009e9 	andeq	r0, r0, r9, ror #19
     bc4:	00000507 	andeq	r0, r0, r7, lsl #10
     bc8:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
     bcc:	01170079 	tsteq	r7, r9, ror r0
     bd0:	00780251 	rsbseq	r0, r8, r1, asr r2
     bd4:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
     bd8:	18000177 	stmdane	r0, {r0, r1, r2, r4, r5, r6, r8}
     bdc:	08003582 	stmdaeq	r0, {r1, r7, r8, sl, ip, sp}
     be0:	000009e9 	andeq	r0, r0, r9, ror #19
     be4:	00359216 	eorseq	r9, r5, r6, lsl r2
     be8:	0009e908 	andeq	lr, r9, r8, lsl #18
     bec:	00052d00 	andeq	r2, r5, r0, lsl #26
     bf0:	52011700 	andpl	r1, r1, #0, 14
     bf4:	17007902 	strne	r7, [r0, -r2, lsl #18]
     bf8:	91055101 	tstls	r5, r1, lsl #2
     bfc:	02947f94 	addseq	r7, r4, #148, 30	; 0x250
     c00:	35d41600 	ldrbcc	r1, [r4, #1536]	; 0x600
     c04:	09e90800 	stmibeq	r9!, {fp}^
     c08:	05530000 	ldrbeq	r0, [r3, #-0]
     c0c:	01170000 	tsteq	r7, r0
     c10:	00790252 	rsbseq	r0, r9, r2, asr r2
     c14:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     c18:	0117007b 	tsteq	r7, fp, ror r0
     c1c:	8c910850 	ldchi	8, cr0, [r1], {80}	; 0x50
     c20:	7402947f 	strvc	r9, [r2], #-1151	; 0xfffffb81
     c24:	16002200 	strne	r2, [r0], -r0, lsl #4
     c28:	080035e4 	stmdaeq	r0, {r2, r5, r6, r7, r8, sl, ip, sp}
     c2c:	000009e9 	andeq	r0, r0, r9, ror #19
     c30:	00000579 	andeq	r0, r0, r9, ror r5
     c34:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
     c38:	0117007a 	tsteq	r7, sl, ror r0
     c3c:	007b0251 	rsbseq	r0, fp, r1, asr r2
     c40:	08500117 	ldmdaeq	r0, {r0, r1, r2, r4, r8}^
     c44:	947f8c91 	ldrbtls	r8, [pc], #-3217	; c4c <__RW_SIZE__+0x6c4>
     c48:	22007402 	andcs	r7, r0, #33554432	; 0x2000000
     c4c:	35f01600 	ldrbcc	r1, [r0, #1536]!	; 0x600
     c50:	09e90800 	stmibeq	r9!, {fp}^
     c54:	05990000 	ldreq	r0, [r9]
     c58:	01170000 	tsteq	r7, r0
     c5c:	007a0252 	rsbseq	r0, sl, r2, asr r2
     c60:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     c64:	0117007b 	tsteq	r7, fp, ror r0
     c68:	00770250 	rsbseq	r0, r7, r0, asr r2
     c6c:	35fc1600 	ldrbcc	r1, [ip, #1536]!	; 0x600
     c70:	09e90800 	stmibeq	r9!, {fp}^
     c74:	05b90000 	ldreq	r0, [r9, #0]!
     c78:	01170000 	tsteq	r7, r0
     c7c:	007a0252 	rsbseq	r0, sl, r2, asr r2
     c80:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     c84:	0117007b 	tsteq	r7, fp, ror r0
     c88:	01770250 	cmneq	r7, r0, asr r2
     c8c:	36081600 	strcc	r1, [r8], -r0, lsl #12
     c90:	09e90800 	stmibeq	r9!, {fp}^
     c94:	05d90000 	ldrbeq	r0, [r9]
     c98:	01170000 	tsteq	r7, r0
     c9c:	00790252 	rsbseq	r0, r9, r2, asr r2
     ca0:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     ca4:	0117007b 	tsteq	r7, fp, ror r0
     ca8:	00770250 	rsbseq	r0, r7, r0, asr r2
     cac:	36141600 	ldrcc	r1, [r4], -r0, lsl #12
     cb0:	09e90800 	stmibeq	r9!, {fp}^
     cb4:	05f90000 	ldrbeq	r0, [r9, #0]!
     cb8:	01170000 	tsteq	r7, r0
     cbc:	00790252 	rsbseq	r0, r9, r2, asr r2
     cc0:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     cc4:	0117007b 	tsteq	r7, fp, ror r0
     cc8:	01770250 	cmneq	r7, r0, asr r2
     ccc:	36441800 	strbcc	r1, [r4], -r0, lsl #16
     cd0:	09e90800 	stmibeq	r9!, {fp}^
     cd4:	52160000 	andspl	r0, r6, #0
     cd8:	e9080036 	stmdb	r8, {r1, r2, r4, r5}
     cdc:	1f000009 	svcne	0x00000009
     ce0:	17000006 	strne	r0, [r0, -r6]
     ce4:	7a025201 	bvc	954f0 <__RW_SIZE__+0x94f68>
     ce8:	51011700 	tstpl	r1, r0, lsl #14
     cec:	7f949105 	svcvc	0x00949105
     cf0:	16000294 			; <UNDEFINED> instruction: 0x16000294
     cf4:	0800365e 	stmdaeq	r0, {r1, r2, r3, r4, r6, r9, sl, ip, sp}
     cf8:	000009e9 	andeq	r0, r0, r9, ror #19
     cfc:	00000642 	andeq	r0, r0, r2, asr #12
     d00:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
     d04:	0117007a 	tsteq	r7, sl, ror r0
     d08:	94910551 	ldrls	r0, [r1], #1361	; 0x551
     d0c:	1702947f 	smlsdxne	r2, pc, r4, r9	; <UNPREDICTABLE>
     d10:	77025001 	strvc	r5, [r2, -r1]
     d14:	74190000 	ldrvc	r0, [r9], #-0
     d18:	e9080036 	stmdb	r8, {r1, r2, r4, r5}
     d1c:	17000009 	strne	r0, [r0, -r9]
     d20:	7a025201 	bvc	9552c <__RW_SIZE__+0x94fa4>
     d24:	51011700 	tstpl	r1, r0, lsl #14
     d28:	17007802 	strne	r7, [r0, -r2, lsl #16]
     d2c:	77025001 	strvc	r5, [r2, -r1]
     d30:	00000001 	andeq	r0, r0, r1
     d34:	03551e00 	cmpeq	r5, #0, 28
     d38:	56010000 	strpl	r0, [r1], -r0
     d3c:	0800367c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, ip, sp}
     d40:	00000256 	andeq	r0, r0, r6, asr r2
     d44:	09a19c01 	stmibeq	r1!, {r0, sl, fp, ip, pc}
     d48:	781f0000 	ldmdavc	pc, {}	; <UNPREDICTABLE>
     d4c:	5d560100 	ldfple	f0, [r6, #-0]
     d50:	51000000 	mrspl	r0, (UNDEF: 0)
     d54:	1f000007 	svcne	0x00000007
     d58:	56010079 			; <UNDEFINED> instruction: 0x56010079
     d5c:	0000005d 	andeq	r0, r0, sp, asr r0
     d60:	0000077f 	andeq	r0, r0, pc, ror r7
     d64:	0008e920 	andeq	lr, r8, r0, lsr #18
     d68:	5d560100 	ldfple	f0, [r6, #-0]
     d6c:	ab000000 	blge	d74 <__RW_SIZE__+0x7ec>
     d70:	20000007 	andcs	r0, r0, r7
     d74:	00000341 	andeq	r0, r0, r1, asr #6
     d78:	005d5601 	subseq	r5, sp, r1, lsl #12
     d7c:	07d70000 	ldrbeq	r0, [r7, r0]
     d80:	7a1f0000 	bvc	7c0d88 <__RW_SIZE__+0x7c0800>
     d84:	56010078 			; <UNDEFINED> instruction: 0x56010078
     d88:	0000005d 	andeq	r0, r0, sp, asr r0
     d8c:	00000803 	andeq	r0, r0, r3, lsl #16
     d90:	00797a1f 	rsbseq	r7, r9, pc, lsl sl
     d94:	005d5601 	subseq	r5, sp, r1, lsl #12
     d98:	08230000 	stmdaeq	r3!, {}	; <UNPREDICTABLE>
     d9c:	661f0000 	ldrvs	r0, [pc], -r0
     da0:	0100746d 	tsteq	r0, sp, ror #8
     da4:	00008156 	andeq	r8, r0, r6, asr r1
     da8:	00084300 	andeq	r4, r8, r0, lsl #6
     dac:	61222100 	teqvs	r2, r0, lsl #2
     db0:	58010070 	stmdapl	r1, {r4, r5, r6}
     db4:	000000ae 	andeq	r0, r0, lr, lsr #1
     db8:	7dac9103 	stfvcd	f1, [ip, #12]!
     dbc:	00034923 	andeq	r4, r3, r3, lsr #18
     dc0:	a1590100 	cmpge	r9, r0, lsl #2
     dc4:	03000009 	movweq	r0, #9
     dc8:	247dd891 	ldrbtcs	sp, [sp], #-2193	; 0xfffff76f
     dcc:	0000038d 	andeq	r0, r0, sp, lsl #7
     dd0:	0800369e 	stmdaeq	r0, {r1, r2, r3, r4, r7, r9, sl, ip, sp}
     dd4:	00000028 	andeq	r0, r0, r8, lsr #32
     dd8:	09825d01 	stmibeq	r2, {r0, r8, sl, fp, ip, lr}
     ddc:	d6120000 	ldrle	r0, [r2], -r0
     de0:	63000003 	movwvs	r0, #3
     de4:	12000008 	andne	r0, r0, #8
     de8:	000003cc 	andeq	r0, r0, ip, asr #7
     dec:	00000882 	andeq	r0, r0, r2, lsl #17
     df0:	0003c112 	andeq	ip, r3, r2, lsl r1
     df4:	0008a100 	andeq	sl, r8, r0, lsl #2
     df8:	03b61200 			; <UNDEFINED> instruction: 0x03b61200
     dfc:	08f10000 	ldmeq	r1!, {}^	; <UNPREDICTABLE>
     e00:	ab120000 	blge	480e08 <__RW_SIZE__+0x480880>
     e04:	12000003 	andne	r0, r0, #3
     e08:	12000009 	andne	r0, r0, #9
     e0c:	000003a2 	andeq	r0, r0, r2, lsr #7
     e10:	00000933 	andeq	r0, r0, r3, lsr r9
     e14:	00039912 	andeq	r9, r3, r2, lsl r9
     e18:	00095400 	andeq	r5, r9, r0, lsl #8
     e1c:	00281c00 	eoreq	r1, r8, r0, lsl #24
     e20:	e0130000 	ands	r0, r3, r0
     e24:	81000003 	tsthi	r0, r3
     e28:	1a000009 	bne	e54 <__RW_SIZE__+0x8cc>
     e2c:	000000b9 	strheq	r0, [r0], -r9
     e30:	080036ba 	stmdaeq	r0, {r1, r3, r4, r5, r7, r9, sl, ip, sp}
     e34:	00000040 	andeq	r0, r0, r0, asr #32
     e38:	02125101 	andseq	r5, r2, #1073741824	; 0x40000000
     e3c:	99000001 	stmdbls	r0, {r0}
     e40:	12000009 	andne	r0, r0, #9
     e44:	000000f8 	strdeq	r0, [r0], -r8
     e48:	000009b9 			; <UNDEFINED> instruction: 0x000009b9
     e4c:	0000ed12 	andeq	lr, r0, r2, lsl sp
     e50:	00098100 	andeq	r8, r9, r0, lsl #2
     e54:	00e21b00 	rsceq	r1, r2, r0, lsl #22
     e58:	d71b0000 	ldrle	r0, [fp, -r0]
     e5c:	12000000 	andne	r0, r0, #0
     e60:	000000ce 	andeq	r0, r0, lr, asr #1
     e64:	000009d9 	ldrdeq	r0, [r0], -r9
     e68:	0000c512 	andeq	ip, r0, r2, lsl r5
     e6c:	0009fd00 	andeq	pc, r9, r0, lsl #26
     e70:	00401c00 	subeq	r1, r0, r0, lsl #24
     e74:	0c1d0000 	ldceq	0, cr0, [sp], {-0}
     e78:	13000001 	movwne	r0, #1
     e7c:	00000117 	andeq	r0, r0, r7, lsl r1
     e80:	00000a1f 	andeq	r0, r0, pc, lsl sl
     e84:	00012213 	andeq	r2, r1, r3, lsl r2
     e88:	000a3f00 	andeq	r3, sl, r0, lsl #30
     e8c:	012c1300 	teqeq	ip, r0, lsl #6
     e90:	0a8e0000 	beq	fe380e98 <MSP_BASE+0xde37be98>
     e94:	36150000 	ldrcc	r0, [r5], -r0
     e98:	03000001 	movweq	r0, #1
     e9c:	157db891 	ldrbne	fp, [sp, #-2193]!	; 0xfffff76f
     ea0:	00000141 	andeq	r0, r0, r1, asr #2
     ea4:	7db09103 	ldfvcd	f1, [r0, #12]!
     ea8:	0037ae16 	eorseq	sl, r7, r6, lsl lr
     eac:	0009e908 	andeq	lr, r9, r8, lsl #18
     eb0:	0007fa00 	andeq	pc, r7, r0, lsl #20
     eb4:	52011700 	andpl	r1, r1, #0, 14
     eb8:	7cfc9105 	ldfvcp	f1, [ip], #20
     ebc:	01170294 			; <UNDEFINED> instruction: 0x01170294
     ec0:	8c910551 	cfldr32hi	mvfx0, [r1], {81}	; 0x51
     ec4:	1702947d 	smlsdxne	r2, sp, r4, r9
     ec8:	78025001 	stmdavc	r2, {r0, ip, lr}
     ecc:	c4160000 	ldrgt	r0, [r6], #-0
     ed0:	e9080037 	stmdb	r8, {r0, r1, r2, r4, r5}
     ed4:	1d000009 	stcne	0, cr0, [r0, #-36]	; 0xffffffdc
     ed8:	17000008 	strne	r0, [r0, -r8]
     edc:	91055201 	tstls	r5, r1, lsl #4
     ee0:	02947cfc 	addseq	r7, r4, #252, 24	; 0xfc00
     ee4:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     ee8:	0117007a 	tsteq	r7, sl, ror r0
     eec:	01780250 	cmneq	r8, r0, asr r2
     ef0:	37ce1800 	strbcc	r1, [lr, r0, lsl #16]
     ef4:	09e90800 	stmibeq	r9!, {fp}^
     ef8:	de160000 	cdple	0, 1, cr0, cr6, cr0, {0}
     efc:	e9080037 	stmdb	r8, {r0, r1, r2, r4, r5}
     f00:	46000009 	strmi	r0, [r0], -r9
     f04:	17000008 	strne	r0, [r0, -r8]
     f08:	91055201 	tstls	r5, r1, lsl #4
     f0c:	02947cfc 	addseq	r7, r4, #252, 24	; 0xfc00
     f10:	05510117 	ldrbeq	r0, [r1, #-279]	; 0xfffffee9
     f14:	947d8c91 	ldrbtls	r8, [sp], #-3217	; 0xfffff36f
     f18:	26160002 	ldrcs	r0, [r6], -r2
     f1c:	e9080038 	stmdb	r8, {r3, r4, r5}
     f20:	6e000009 	cdpvs	0, 0, cr0, cr0, cr9, {0}
     f24:	17000008 	strne	r0, [r0, -r8]
     f28:	91055201 	tstls	r5, r1, lsl #4
     f2c:	02947cfc 	addseq	r7, r4, #252, 24	; 0xfc00
     f30:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     f34:	0117007b 	tsteq	r7, fp, ror r0
     f38:	84910750 	ldrhi	r0, [r1], #1872	; 0x750
     f3c:	0074067d 	rsbseq	r0, r4, sp, ror r6
     f40:	36160022 	ldrcc	r0, [r6], -r2, lsr #32
     f44:	e9080038 	stmdb	r8, {r3, r4, r5}
     f48:	93000009 	movwls	r0, #9
     f4c:	17000008 	strne	r0, [r0, -r8]
     f50:	79025201 	stmdbvc	r2, {r0, r9, ip, lr}
     f54:	51011700 	tstpl	r1, r0, lsl #14
     f58:	17007b02 	strne	r7, [r0, -r2, lsl #22]
     f5c:	91075001 	tstls	r7, r1
     f60:	74067d84 	strvc	r7, [r6], #-3460	; 0xfffff27c
     f64:	16002200 	strne	r2, [r0], -r0, lsl #4
     f68:	08003842 	stmdaeq	r0, {r1, r6, fp, ip, sp}
     f6c:	000009e9 	andeq	r0, r0, r9, ror #19
     f70:	000008b3 			; <UNDEFINED> instruction: 0x000008b3
     f74:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
     f78:	01170079 	tsteq	r7, r9, ror r0
     f7c:	007b0251 	rsbseq	r0, fp, r1, asr r2
     f80:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
     f84:	16000078 			; <UNDEFINED> instruction: 0x16000078
     f88:	08003850 	stmdaeq	r0, {r4, r6, fp, ip, sp}
     f8c:	000009e9 	andeq	r0, r0, r9, ror #19
     f90:	000008d3 	ldrdeq	r0, [r0], -r3
     f94:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
     f98:	01170079 	tsteq	r7, r9, ror r0
     f9c:	007b0251 	rsbseq	r0, fp, r1, asr r2
     fa0:	02500117 	subseq	r0, r0, #-1073741819	; 0xc0000005
     fa4:	16000178 			; <UNDEFINED> instruction: 0x16000178
     fa8:	0800385c 	stmdaeq	r0, {r2, r3, r4, r6, fp, ip, sp}
     fac:	000009e9 	andeq	r0, r0, r9, ror #19
     fb0:	000008f6 	strdeq	r0, [r0], -r6
     fb4:	05520117 	ldrbeq	r0, [r2, #-279]	; 0xfffffee9
     fb8:	947cfc91 	ldrbtls	pc, [ip], #-3217	; 0xfffff36f	; <UNPREDICTABLE>
     fbc:	51011702 	tstpl	r1, r2, lsl #14
     fc0:	17007b02 	strne	r7, [r0, -r2, lsl #22]
     fc4:	78025001 	stmdavc	r2, {r0, ip, lr}
     fc8:	6a160000 	bvs	580fd0 <__RW_SIZE__+0x580a48>
     fcc:	e9080038 	stmdb	r8, {r3, r4, r5}
     fd0:	19000009 	stmdbne	r0, {r0, r3}
     fd4:	17000009 	strne	r0, [r0, -r9]
     fd8:	91055201 	tstls	r5, r1, lsl #4
     fdc:	02947cfc 	addseq	r7, r4, #252, 24	; 0xfc00
     fe0:	02510117 	subseq	r0, r1, #-1073741819	; 0xc0000005
     fe4:	0117007b 	tsteq	r7, fp, ror r0
     fe8:	01780250 	cmneq	r8, r0, asr r2
     fec:	389a1800 	ldmcc	sl, {fp, ip}
     ff0:	09e90800 	stmibeq	r9!, {fp}^
     ff4:	a8160000 	ldmdage	r6, {}	; <UNPREDICTABLE>
     ff8:	e9080038 	stmdb	r8, {r3, r4, r5}
     ffc:	3f000009 	svccc	0x00000009
    1000:	17000009 	strne	r0, [r0, -r9]
    1004:	79025201 	stmdbvc	r2, {r0, r9, ip, lr}
    1008:	51011700 	tstpl	r1, r0, lsl #14
    100c:	7d8c9105 	stfvcd	f1, [ip, #20]
    1010:	16000294 			; <UNDEFINED> instruction: 0x16000294
    1014:	080038b4 	stmdaeq	r0, {r2, r4, r5, r7, fp, ip, sp}
    1018:	000009e9 	andeq	r0, r0, r9, ror #19
    101c:	00000962 	andeq	r0, r0, r2, ror #18
    1020:	02520117 	subseq	r0, r2, #-1073741819	; 0xc0000005
    1024:	01170079 	tsteq	r7, r9, ror r0
    1028:	8c910551 	cfldr32hi	mvfx0, [r1], {81}	; 0x51
    102c:	1702947d 	smlsdxne	r2, sp, r4, r9
    1030:	78025001 	stmdavc	r2, {r0, ip, lr}
    1034:	ca190000 	bgt	64103c <__RW_SIZE__+0x640ab4>
    1038:	e9080038 	stmdb	r8, {r3, r4, r5}
    103c:	17000009 	strne	r0, [r0, -r9]
    1040:	79025201 	stmdbvc	r2, {r0, r9, ip, lr}
    1044:	51011700 	tstpl	r1, r0, lsl #14
    1048:	17007a02 	strne	r7, [r0, -r2, lsl #20]
    104c:	78025001 	stmdavc	r2, {r0, ip, lr}
    1050:	00000001 	andeq	r0, r0, r1
    1054:	9e190000 	cdpls	0, 1, cr0, cr9, cr0, {0}
    1058:	04080036 	streq	r0, [r8], #-54	; 0xffffffca
    105c:	1700000a 	strne	r0, [r0, -sl]
    1060:	91025201 	tstls	r2, r1, lsl #4
    1064:	5101170c 	tstpl	r1, ip, lsl #14
    1068:	06089103 	streq	r9, [r8], -r3, lsl #2
    106c:	03500117 	cmpeq	r0, #-1073741819	; 0xc0000005
    1070:	007dd891 			; <UNDEFINED> instruction: 0x007dd891
    1074:	007a0f00 	rsbseq	r0, sl, r0, lsl #30
    1078:	09b10000 	ldmibeq	r1!, {}	; <UNPREDICTABLE>
    107c:	6b100000 	blvs	401084 <__RW_SIZE__+0x400afc>
    1080:	ff000000 			; <UNDEFINED> instruction: 0xff000000
    1084:	00b42500 	adcseq	r2, r4, r0, lsl #10
    1088:	ce030000 	cdpgt	0, 0, cr0, cr3, cr0, {0}
    108c:	0009bd06 	andeq	fp, r9, r6, lsl #26
    1090:	005d2600 	subseq	r2, sp, r0, lsl #12
    1094:	2c0f0000 	stccs	0, cr0, [pc], {-0}
    1098:	d3000000 	movwle	r0, #0
    109c:	27000009 	strcs	r0, [r0, -r9]
    10a0:	0000006b 	andeq	r0, r0, fp, rrx
    10a4:	28000fff 	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp}
    10a8:	0000032e 	andeq	r0, r0, lr, lsr #6
    10ac:	09e40104 	stmibeq	r4!, {r2, r8}^
    10b0:	03050000 	movweq	r0, #20480	; 0x5000
    10b4:	0800d970 	stmdaeq	r0, {r4, r5, r6, r8, fp, ip, lr, pc}
    10b8:	0009c206 	andeq	ip, r9, r6, lsl #4
    10bc:	03872900 	orreq	r2, r7, #0, 18
    10c0:	10050000 	andne	r0, r5, r0
    10c4:	00000a04 	andeq	r0, r0, r4, lsl #20
    10c8:	00003a2a 	andeq	r3, r0, sl, lsr #20
    10cc:	003a2a00 	eorseq	r2, sl, r0, lsl #20
    10d0:	3a2a0000 	bcc	a810d8 <__RW_SIZE__+0xa80b50>
    10d4:	00000000 	andeq	r0, r0, r0
    10d8:	0003b72b 	andeq	fp, r3, fp, lsr #14
    10dc:	5ddc0600 	ldclpl	6, cr0, [ip]
    10e0:	2a000000 	bcs	10e8 <__RW_SIZE__+0xb60>
    10e4:	00000074 	andeq	r0, r0, r4, ror r0
    10e8:	0000812a 	andeq	r8, r0, sl, lsr #2
    10ec:	008c2a00 	addeq	r2, ip, r0, lsl #20
    10f0:	00000000 	andeq	r0, r0, r0
    10f4:	0000079a 	muleq	r0, sl, r7
    10f8:	03730004 	cmneq	r3, #4
    10fc:	01040000 	mrseq	r0, (UNDEF: 4)
    1100:	00000110 	andeq	r0, r0, r0, lsl r1
    1104:	0006dc01 	andeq	sp, r6, r1, lsl #24
    1108:	00002800 	andeq	r2, r0, r0, lsl #16
    110c:	0038d400 	eorseq	sp, r8, r0, lsl #8
    1110:	00028808 	andeq	r8, r2, r8, lsl #16
    1114:	0003a900 	andeq	sl, r3, r0, lsl #18
    1118:	044a0200 	strbeq	r0, [sl], #-512	; 0xfffffe00
    111c:	03010000 	movweq	r0, #4096	; 0x1000
    1120:	000164a8 	andeq	r6, r1, r8, lsr #9
    1124:	06750300 	ldrbteq	r0, [r5], -r0, lsl #6
    1128:	03720000 	cmneq	r2, #0
    112c:	00000472 	andeq	r0, r0, r2, ror r4
    1130:	05b20374 	ldreq	r0, [r2, #884]!	; 0x374
    1134:	03750000 	cmneq	r5, #0
    1138:	00000735 	andeq	r0, r0, r5, lsr r7
    113c:	07520376 			; <UNDEFINED> instruction: 0x07520376
    1140:	037b0000 	cmneq	fp, #0
    1144:	00000723 	andeq	r0, r0, r3, lsr #14
    1148:	044f037c 	strbeq	r0, [pc], #-892	; 1150 <__RW_SIZE__+0xbc8>
    114c:	037e0000 	cmneq	lr, #0
    1150:	000006e6 	andeq	r0, r0, r6, ror #13
    1154:	05a8037f 	streq	r0, [r8, #895]!	; 0x37f
    1158:	03000000 	movweq	r0, #0
    115c:	000005cb 	andeq	r0, r0, fp, asr #11
    1160:	07d60301 	ldrbeq	r0, [r6, r1, lsl #6]
    1164:	03020000 	movweq	r0, #8192	; 0x2000
    1168:	00000621 	andeq	r0, r0, r1, lsr #12
    116c:	04250303 	strteq	r0, [r5], #-771	; 0xfffffcfd
    1170:	03040000 	movweq	r0, #16384	; 0x4000
    1174:	00000469 	andeq	r0, r0, r9, ror #8
    1178:	04350305 	ldrteq	r0, [r5], #-773	; 0xfffffcfb
    117c:	03060000 	movweq	r0, #24576	; 0x6000
    1180:	0000069b 	muleq	r0, fp, r6
    1184:	05180307 	ldreq	r0, [r8, #-775]	; 0xfffffcf9
    1188:	03080000 	movweq	r0, #32768	; 0x8000
    118c:	00000794 	muleq	r0, r4, r7
    1190:	05c00309 	strbeq	r0, [r0, #777]	; 0x309
    1194:	030a0000 	movweq	r0, #40960	; 0xa000
    1198:	0000057f 	andeq	r0, r0, pc, ror r5
    119c:	0412030b 	ldreq	r0, [r2], #-779	; 0xfffffcf5
    11a0:	030c0000 	movweq	r0, #49152	; 0xc000
    11a4:	000005ef 	andeq	r0, r0, pc, ror #11
    11a8:	04ae030d 	strteq	r0, [lr], #781	; 0x30d
    11ac:	030e0000 	movweq	r0, #57344	; 0xe000
    11b0:	00000781 	andeq	r0, r0, r1, lsl #15
    11b4:	054d030f 	strbeq	r0, [sp, #-783]	; 0xfffffcf1
    11b8:	03100000 	tsteq	r0, #0
    11bc:	000003e8 	andeq	r0, r0, r8, ror #7
    11c0:	07a40311 			; <UNDEFINED> instruction: 0x07a40311
    11c4:	03120000 	tsteq	r2, #0
    11c8:	000004ee 	andeq	r0, r0, lr, ror #9
    11cc:	03c00313 	biceq	r0, r0, #1275068416	; 0x4c000000
    11d0:	03140000 	tsteq	r4, #0
    11d4:	000004e0 	andeq	r0, r0, r0, ror #9
    11d8:	03da0315 	bicseq	r0, sl, #1409286144	; 0x54000000
    11dc:	03160000 	tsteq	r6, #0
    11e0:	00000745 	andeq	r0, r0, r5, asr #14
    11e4:	048d0317 	streq	r0, [sp], #791	; 0x317
    11e8:	03180000 	tsteq	r8, #0
    11ec:	0000060f 	andeq	r0, r0, pc, lsl #12
    11f0:	06b00319 	ssateq	r0, #17, r9, lsl #6
    11f4:	031a0000 	tsteq	sl, #0
    11f8:	00000689 	andeq	r0, r0, r9, lsl #13
    11fc:	06ff031b 	usateq	r0, #31, fp, lsl #6
    1200:	031c0000 	tsteq	ip, #0
    1204:	00000575 	andeq	r0, r0, r5, ror r5
    1208:	0408031d 	streq	r0, [r8], #-797	; 0xfffffce3
    120c:	031e0000 	tsteq	lr, #0
    1210:	00000602 	andeq	r0, r0, r2, lsl #12
    1214:	06cf031f 			; <UNDEFINED> instruction: 0x06cf031f
    1218:	03200000 	teqeq	r0, #0
    121c:	00000533 	andeq	r0, r0, r3, lsr r5
    1220:	03fb0321 	mvnseq	r0, #-2080374784	; 0x84000000
    1224:	03220000 	teqeq	r2, #0
    1228:	000004a4 	andeq	r0, r0, r4, lsr #9
    122c:	07720323 	ldrbeq	r0, [r2, -r3, lsr #6]!
    1230:	03240000 	teqeq	r4, #0
    1234:	00000669 	andeq	r0, r0, r9, ror #12
    1238:	050c0325 	streq	r0, [ip, #-805]	; 0xfffffcdb
    123c:	03260000 	teqeq	r6, #0
    1240:	000007b0 			; <UNDEFINED> instruction: 0x000007b0
    1244:	04400327 	strbeq	r0, [r0], #-807	; 0xfffffcd9
    1248:	03280000 	teqeq	r8, #0
    124c:	000007e7 	andeq	r0, r0, r7, ror #15
    1250:	05990329 	ldreq	r0, [r9, #809]	; 0x329
    1254:	002a0000 	eoreq	r0, sl, r0
    1258:	00050204 	andeq	r0, r5, r4, lsl #4
    125c:	01d90300 	bicseq	r0, r9, r0, lsl #6
    1260:	00000025 	andeq	r0, r0, r5, lsr #32
    1264:	cb060105 	blgt	181680 <__RW_SIZE__+0x1810f8>
    1268:	06000000 	streq	r0, [r0], -r0
    126c:	00000294 	muleq	r0, r4, r2
    1270:	01822a04 	orreq	r2, r2, r4, lsl #20
    1274:	01050000 	mrseq	r0, (UNDEF: 5)
    1278:	0000c908 	andeq	ip, r0, r8, lsl #18
    127c:	05020500 	streq	r0, [r2, #-1280]	; 0xfffffb00
    1280:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
    1284:	a1070205 	tstge	r7, r5, lsl #4
    1288:	05000000 	streq	r0, [r0, #-0]
    128c:	00050504 	andeq	r0, r5, r4, lsl #10
    1290:	d0060000 	andle	r0, r6, r0
    1294:	04000001 	streq	r0, [r0], #-1
    1298:	0001a950 	andeq	sl, r1, r0, asr r9
    129c:	07040500 	streq	r0, [r4, -r0, lsl #10]
    12a0:	000000fe 	strdeq	r0, [r0], -lr
    12a4:	00050805 	andeq	r0, r5, r5, lsl #16
    12a8:	05000000 	streq	r0, [r0, #-0]
    12ac:	00f90708 	rscseq	r0, r9, r8, lsl #14
    12b0:	04070000 	streq	r0, [r7], #-0
    12b4:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    12b8:	07040500 	streq	r0, [r4, -r0, lsl #10]
    12bc:	00000103 	andeq	r0, r0, r3, lsl #2
    12c0:	020e0408 	andeq	r0, lr, #8, 8	; 0x8000000
    12c4:	00027a84 	andeq	r7, r2, r4, lsl #21
    12c8:	04880900 	streq	r0, [r8], #2304	; 0x900
    12cc:	86020000 	strhi	r0, [r2], -r0
    12d0:	00000291 	muleq	r0, r1, r2
    12d4:	062a0900 	strteq	r0, [sl], -r0, lsl #18
    12d8:	87020000 	strhi	r0, [r2, -r0]
    12dc:	00000296 	muleq	r0, r6, r2
    12e0:	076d0920 	strbeq	r0, [sp, -r0, lsr #18]!
    12e4:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
    12e8:	000002a6 	andeq	r0, r0, r6, lsr #5
    12ec:	049b0980 	ldreq	r0, [fp], #2432	; 0x980
    12f0:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
    12f4:	00000296 	muleq	r0, r6, r2
    12f8:	079f0aa0 	ldreq	r0, [pc, r0, lsr #21]
    12fc:	8a020000 	bhi	81304 <__RW_SIZE__+0x80d7c>
    1300:	000002ab 	andeq	r0, r0, fp, lsr #5
    1304:	340a0100 	strcc	r0, [sl], #-256	; 0xffffff00
    1308:	02000006 	andeq	r0, r0, #6
    130c:	0002968b 	andeq	r9, r2, fp, lsl #13
    1310:	0a012000 	beq	49318 <__RW_SIZE__+0x48d90>
    1314:	000005d4 	ldrdeq	r0, [r0], -r4
    1318:	02b08c02 	adcseq	r8, r0, #512	; 0x200
    131c:	01800000 	orreq	r0, r0, r0
    1320:	00063e0a 	andeq	r3, r6, sl, lsl #28
    1324:	968d0200 	strls	r0, [sp], r0, lsl #4
    1328:	a0000002 	andge	r0, r0, r2
    132c:	077c0a01 	ldrbeq	r0, [ip, -r1, lsl #20]!
    1330:	8e020000 	cdphi	0, 0, cr0, cr2, cr0, {0}
    1334:	000002b5 			; <UNDEFINED> instruction: 0x000002b5
    1338:	480a0200 	stmdami	sl, {r9}
    133c:	02000006 	andeq	r0, r0, #6
    1340:	0002ba8f 	andeq	fp, r2, pc, lsl #21
    1344:	0b022000 	bleq	8934c <__RW_SIZE__+0x88dc4>
    1348:	02005049 	andeq	r5, r0, #73	; 0x49
    134c:	0002da90 	muleq	r2, r0, sl
    1350:	0a030000 	beq	c1358 <__RW_SIZE__+0xc0dd0>
    1354:	00000652 	andeq	r0, r0, r2, asr r6
    1358:	02df9102 	sbcseq	r9, pc, #-2147483648	; 0x80000000
    135c:	03f00000 	mvnseq	r0, #0
    1360:	00061c0a 	andeq	r1, r6, sl, lsl #24
    1364:	f0920200 			; <UNDEFINED> instruction: 0xf0920200
    1368:	00000002 	andeq	r0, r0, r2
    136c:	9e0c000e 	cdpls	0, 0, cr0, cr12, cr14, {0}
    1370:	8a000001 	bhi	137c <__RW_SIZE__+0xdf4>
    1374:	0d000002 	stceq	0, cr0, [r0, #-8]
    1378:	0000028a 	andeq	r0, r0, sl, lsl #5
    137c:	04050007 	streq	r0, [r5], #-7
    1380:	0001a607 	andeq	sl, r1, r7, lsl #12
    1384:	027a0e00 	rsbseq	r0, sl, #0, 28
    1388:	9e0c0000 	cdpls	0, 0, cr0, cr12, cr0, {0}
    138c:	a6000001 	strge	r0, [r0], -r1
    1390:	0d000002 	stceq	0, cr0, [r0, #-8]
    1394:	0000028a 	andeq	r0, r0, sl, lsl #5
    1398:	7a0e0017 	bvc	3813fc <__RW_SIZE__+0x380e74>
    139c:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    13a0:	0000027a 	andeq	r0, r0, sl, ror r2
    13a4:	00027a0e 	andeq	r7, r2, lr, lsl #20
    13a8:	027a0e00 	rsbseq	r0, sl, #0, 28
    13ac:	9e0c0000 	cdpls	0, 0, cr0, cr12, cr0, {0}
    13b0:	ca000001 	bgt	13bc <__RW_SIZE__+0xe34>
    13b4:	0d000002 	stceq	0, cr0, [r0, #-8]
    13b8:	0000028a 	andeq	r0, r0, sl, lsl #5
    13bc:	770c0037 	smladxvc	ip, r7, r0, r0
    13c0:	da000001 	ble	13cc <__RW_SIZE__+0xe44>
    13c4:	0d000002 	stceq	0, cr0, [r0, #-8]
    13c8:	0000028a 	andeq	r0, r0, sl, lsl #5
    13cc:	ca0e00ef 	bgt	381790 <__RW_SIZE__+0x381208>
    13d0:	0c000002 	stceq	0, cr0, [r0], {2}
    13d4:	0000019e 	muleq	r0, lr, r1
    13d8:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    13dc:	00028a0f 	andeq	r8, r2, pc, lsl #20
    13e0:	00028300 	andeq	r8, r2, r0, lsl #6
    13e4:	00019e0e 	andeq	r9, r1, lr, lsl #28
    13e8:	06a60600 	strteq	r0, [r6], r0, lsl #12
    13ec:	93020000 	movwls	r0, #8192	; 0x2000
    13f0:	000001cc 	andeq	r0, r0, ip, asr #3
    13f4:	00019e0c 	andeq	r9, r1, ip, lsl #28
    13f8:	00031000 	andeq	r1, r3, r0
    13fc:	028a0d00 	addeq	r0, sl, #0, 26
    1400:	00030000 	andeq	r0, r3, r0
    1404:	77031810 	smladvc	r3, r0, r8, r1
    1408:	00036703 	andeq	r6, r3, r3, lsl #14
    140c:	4d491100 	stfmie	f1, [r9, #-0]
    1410:	79030052 	stmdbvc	r3, {r1, r4, r6}
    1414:	0002f003 	andeq	pc, r2, r3
    1418:	45110000 	ldrmi	r0, [r1, #-0]
    141c:	0300524d 	movweq	r5, #589	; 0x24d
    1420:	02f0037a 	rscseq	r0, r0, #-402653183	; 0xe8000001
    1424:	12040000 	andne	r0, r4, #0
    1428:	00000696 	muleq	r0, r6, r6
    142c:	f0037b03 			; <UNDEFINED> instruction: 0xf0037b03
    1430:	08000002 	stmdaeq	r0, {r1}
    1434:	00070912 	andeq	r0, r7, r2, lsl r9
    1438:	037c0300 	cmneq	ip, #0, 6
    143c:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1440:	06f9120c 	ldrbteq	r1, [r9], ip, lsl #4
    1444:	7d030000 	stcvc	0, cr0, [r3, #-0]
    1448:	0002f003 	andeq	pc, r2, r3
    144c:	50111000 	andspl	r1, r1, r0
    1450:	7e030052 	mcrvc	0, 0, r0, cr3, cr2, {2}
    1454:	0002f003 	andeq	pc, r2, r3
    1458:	04001400 	streq	r1, [r0], #-1024	; 0xfffffc00
    145c:	0000065c 	andeq	r0, r0, ip, asr r6
    1460:	10037f03 	andne	r7, r3, r3, lsl #30
    1464:	10000003 	andne	r0, r0, r3
    1468:	03e9031c 	mvneq	r0, #28, 6	; 0x70000000
    146c:	000003d8 	ldrdeq	r0, [r0], -r8
    1470:	4c524311 	mrrcmi	3, 1, r4, r2, cr1
    1474:	03eb0300 	mvneq	r0, #0, 6
    1478:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    147c:	52431100 	subpl	r1, r3, #0, 2
    1480:	ec030048 	stc	0, cr0, [r3], {72}	; 0x48
    1484:	0002f003 	andeq	pc, r2, r3
    1488:	49110400 	ldmdbmi	r1, {sl}
    148c:	03005244 	movweq	r5, #580	; 0x244
    1490:	02f003ed 	rscseq	r0, r0, #-1275068413	; 0xb4000003
    1494:	11080000 	mrsne	r0, (UNDEF: 8)
    1498:	0052444f 	subseq	r4, r2, pc, asr #8
    149c:	f003ee03 			; <UNDEFINED> instruction: 0xf003ee03
    14a0:	0c000002 	stceq	0, cr0, [r0], {2}
    14a4:	0003d512 	andeq	sp, r3, r2, lsl r5
    14a8:	03ef0300 	mvneq	r0, #0, 6
    14ac:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    14b0:	52421110 	subpl	r1, r2, #16, 2
    14b4:	f0030052 			; <UNDEFINED> instruction: 0xf0030052
    14b8:	0002f003 	andeq	pc, r2, r3
    14bc:	e2121400 	ands	r1, r2, #0, 8
    14c0:	03000007 	movweq	r0, #7
    14c4:	02f003f1 	rscseq	r0, r0, #-1006632957	; 0xc4000003
    14c8:	00180000 	andseq	r0, r8, r0
    14cc:	0006c204 	andeq	ip, r6, r4, lsl #4
    14d0:	03f20300 	mvnseq	r0, #0, 6
    14d4:	00000373 	andeq	r0, r0, r3, ror r3
    14d8:	f8032010 			; <UNDEFINED> instruction: 0xf8032010
    14dc:	00042f03 	andeq	r2, r4, r3, lsl #30
    14e0:	07bc1200 	ldreq	r1, [ip, r0, lsl #4]!
    14e4:	fa030000 	blx	c14ec <__RW_SIZE__+0xc0f64>
    14e8:	0002f003 	andeq	pc, r2, r3
    14ec:	30120000 	andscc	r0, r2, r0
    14f0:	03000004 	movweq	r0, #4
    14f4:	02f003fb 	rscseq	r0, r0, #-335544317	; 0xec000003
    14f8:	12040000 	andne	r0, r4, #0
    14fc:	00000592 	muleq	r0, r2, r5
    1500:	2f03fc03 	svccs	0x0003fc03
    1504:	08000004 	stmdaeq	r0, {r2}
    1508:	00062a12 	andeq	r2, r6, r2, lsl sl
    150c:	03fd0300 	mvnseq	r0, #0, 6
    1510:	0000019e 	muleq	r0, lr, r1
    1514:	06f31218 	usateq	r1, #19, r8, lsl #4
    1518:	fe030000 	cdp2	0, 0, cr0, cr3, cr0, {0}
    151c:	0002f003 	andeq	pc, r2, r3
    1520:	0e001c00 	cdpeq	12, 0, cr1, cr0, cr0, {0}
    1524:	00000300 	andeq	r0, r0, r0, lsl #6
    1528:	00054004 	andeq	r4, r5, r4
    152c:	03ff0300 	mvnseq	r0, #0, 6
    1530:	000003e4 	andeq	r0, r0, r4, ror #7
    1534:	34032810 	strcc	r2, [r3], #-2064	; 0xfffff7f0
    1538:	0004cb04 	andeq	ip, r4, r4, lsl #22
    153c:	52431100 	subpl	r1, r3, #0, 2
    1540:	04360300 	ldrteq	r0, [r6], #-768	; 0xfffffd00
    1544:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1548:	0d6b1200 	sfmeq	f1, 2, [fp, #-0]
    154c:	37030000 	strcc	r0, [r3, -r0]
    1550:	0002f004 	andeq	pc, r2, r4
    1554:	43110400 	tstmi	r1, #0, 8
    1558:	03005249 	movweq	r5, #585	; 0x249
    155c:	02f00438 	rscseq	r0, r0, #56, 8	; 0x38000000
    1560:	12080000 	andne	r0, r8, #0
    1564:	000000f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1568:	f0043903 			; <UNDEFINED> instruction: 0xf0043903
    156c:	0c000002 	stceq	0, cr0, [r0], {2}
    1570:	00009812 	andeq	r9, r0, r2, lsl r8
    1574:	043a0300 	ldrteq	r0, [sl], #-768	; 0xfffffd00
    1578:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    157c:	00211210 	eoreq	r1, r1, r0, lsl r2
    1580:	3b030000 	blcc	c1588 <__RW_SIZE__+0xc1000>
    1584:	0002f004 	andeq	pc, r2, r4
    1588:	e0121400 	ands	r1, r2, r0, lsl #8
    158c:	03000000 	movweq	r0, #0
    1590:	02f0043c 	rscseq	r0, r0, #60, 8	; 0x3c000000
    1594:	12180000 	andsne	r0, r8, #0
    1598:	000000e8 	andeq	r0, r0, r8, ror #1
    159c:	f0043d03 			; <UNDEFINED> instruction: 0xf0043d03
    15a0:	1c000002 	stcne	0, cr0, [r0], {2}
    15a4:	00000e12 	andeq	r0, r0, r2, lsl lr
    15a8:	043e0300 	ldrteq	r0, [lr], #-768	; 0xfffffd00
    15ac:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    15b0:	53431120 	movtpl	r1, #12576	; 0x3120
    15b4:	3f030052 	svccc	0x00030052
    15b8:	0002f004 	andeq	pc, r2, r4
    15bc:	04002400 	streq	r2, [r0], #-1024	; 0xfffffc00
    15c0:	000001c4 	andeq	r0, r0, r4, asr #3
    15c4:	40044a03 	andmi	r4, r4, r3, lsl #20
    15c8:	05000004 	streq	r0, [r0, #-4]
    15cc:	00d20801 	sbcseq	r0, r2, r1, lsl #16
    15d0:	60130000 	andsvs	r0, r3, r0
    15d4:	02000005 	andeq	r0, r0, #5
    15d8:	f8030613 			; <UNDEFINED> instruction: 0xf8030613
    15dc:	14000004 	strne	r0, [r0], #-4
    15e0:	0000044a 	andeq	r0, r0, sl, asr #8
    15e4:	64061302 	strvs	r1, [r6], #-770	; 0xfffffcfe
    15e8:	00000001 	andeq	r0, r0, r1
    15ec:	0004c113 	andeq	ip, r4, r3, lsl r1
    15f0:	05de0200 	ldrbeq	r0, [lr, #512]	; 0x200
    15f4:	00051203 	andeq	r1, r5, r3, lsl #4
    15f8:	044a1400 	strbeq	r1, [sl], #-1024	; 0xfffffc00
    15fc:	de020000 	cdple	0, 0, cr0, cr2, cr0, {0}
    1600:	00016405 	andeq	r6, r1, r5, lsl #8
    1604:	5b150000 	blpl	54160c <__RW_SIZE__+0x541084>
    1608:	01000004 	tsteq	r0, r4
    160c:	0038d409 	eorseq	sp, r8, r9, lsl #8
    1610:	00007c08 	andeq	r7, r0, r8, lsl #24
    1614:	169c0100 	ldrne	r0, [ip], r0, lsl #2
    1618:	000004d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    161c:	01be2301 			; <UNDEFINED> instruction: 0x01be2301
    1620:	3f010000 	svccc	0x00010000
    1624:	17000005 	strne	r0, [r0, -r5]
    1628:	0079656b 	rsbseq	r6, r9, fp, ror #10
    162c:	01be2701 			; <UNDEFINED> instruction: 0x01be2701
    1630:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    1634:	0000070e 	andeq	r0, r0, lr, lsl #14
    1638:	01be3001 			; <UNDEFINED> instruction: 0x01be3001
    163c:	39500000 	ldmdbcc	r0, {}^	; <UNPREDICTABLE>
    1640:	00660800 	rsbeq	r0, r6, r0, lsl #16
    1644:	9c010000 	stcls	0, cr0, [r1], {-0}
    1648:	000005bb 			; <UNDEFINED> instruction: 0x000005bb
    164c:	01006919 	tsteq	r0, r9, lsl r9
    1650:	0001c532 	andeq	ip, r1, r2, lsr r5
    1654:	000ac200 	andeq	ip, sl, r0, lsl #4
    1658:	006b1a00 	rsbeq	r1, fp, r0, lsl #20
    165c:	01c53201 	biceq	r3, r5, r1, lsl #4
    1660:	50010000 	andpl	r0, r1, r0
    1664:	0005231b 	andeq	r2, r5, fp, lsl r3
    1668:	00395200 	eorseq	r5, r9, r0, lsl #4
    166c:	00003608 	andeq	r3, r0, r8, lsl #12
    1670:	97360100 	ldrls	r0, [r6, -r0, lsl #2]!
    1674:	1c000005 	stcne	0, cr0, [r0], {5}
    1678:	08003952 	stmdaeq	r0, {r1, r4, r6, r8, fp, ip, sp}
    167c:	00000036 	andeq	r0, r0, r6, lsr r0
    1680:	0005331d 	andeq	r3, r5, sp, lsl r3
    1684:	000ad600 	andeq	sp, sl, r0, lsl #12
    1688:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    168c:	00000523 	andeq	r0, r0, r3, lsr #10
    1690:	08003988 	stmdaeq	r0, {r3, r7, r8, fp, ip, sp}
    1694:	00000022 	andeq	r0, r0, r2, lsr #32
    1698:	881c3a01 	ldmdahi	ip, {r0, r9, fp, ip, sp}
    169c:	22080039 	andcs	r0, r8, #57	; 0x39
    16a0:	1d000000 	stcne	0, cr0, [r0, #-0]
    16a4:	00000533 	andeq	r0, r0, r3, lsr r5
    16a8:	00000b62 	andeq	r0, r0, r2, ror #22
    16ac:	1f000000 	svcne	0x00000000
    16b0:	00000523 	andeq	r0, r0, r3, lsr #10
    16b4:	01be4601 			; <UNDEFINED> instruction: 0x01be4601
    16b8:	d7010000 	strle	r0, [r1, -r0]
    16bc:	17000005 	strne	r0, [r0, -r5]
    16c0:	0079656b 	rsbseq	r6, r9, fp, ror #10
    16c4:	01be4901 			; <UNDEFINED> instruction: 0x01be4901
    16c8:	20000000 	andcs	r0, r0, r0
    16cc:	000005bb 			; <UNDEFINED> instruction: 0x000005bb
    16d0:	080039b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, fp, ip, sp}
    16d4:	00000034 	andeq	r0, r0, r4, lsr r0
    16d8:	05f49c01 	ldrbeq	r9, [r4, #3073]!	; 0xc01
    16dc:	cb1d0000 	blgt	7416e4 <__RW_SIZE__+0x74115c>
    16e0:	1d000005 	stcne	0, cr0, [r0, #-20]	; 0xffffffec
    16e4:	0000000c 	andeq	r0, r0, ip
    16e8:	0007c118 	andeq	ip, r7, r8, lsl r1
    16ec:	be500100 	rdflts	f0, f0, f0
    16f0:	ec000001 	stc	0, cr0, [r0], {1}
    16f4:	3c080039 	stccc	0, cr0, [r8], {57}	; 0x39
    16f8:	01000000 	mrseq	r0, (UNDEF: 0)
    16fc:	0006409c 	muleq	r6, ip, r0
    1700:	656b1900 	strbvs	r1, [fp, #-2304]!	; 0xfffff700
    1704:	52010079 	andpl	r0, r1, #121	; 0x79
    1708:	000001be 			; <UNDEFINED> instruction: 0x000001be
    170c:	00000cd8 	ldrdeq	r0, [r0], -r8
    1710:	0005bb1e 	andeq	fp, r5, lr, lsl fp
    1714:	0039ee00 	eorseq	lr, r9, r0, lsl #28
    1718:	00003008 	andeq	r3, r0, r8
    171c:	1c530100 	ldfnee	f0, [r3], {-0}
    1720:	080039ee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, r8, fp, ip, sp}
    1724:	00000030 	andeq	r0, r0, r0, lsr r0
    1728:	0005cb1d 	andeq	ip, r5, sp, lsl fp
    172c:	000cec00 	andeq	lr, ip, r0, lsl #24
    1730:	00000000 	andeq	r0, r0, r0
    1734:	0005d921 	andeq	sp, r5, r1, lsr #18
    1738:	28570100 	ldmdacs	r7, {r8}^
    173c:	3c08003a 	stccc	0, cr0, [r8], {58}	; 0x3a
    1740:	01000000 	mrseq	r0, (UNDEF: 0)
    1744:	0006799c 	muleq	r6, ip, r9
    1748:	05bb1e00 	ldreq	r1, [fp, #3584]!	; 0xe00
    174c:	3a2a0000 	bcc	a81754 <__RW_SIZE__+0xa811cc>
    1750:	00300800 	eorseq	r0, r0, r0, lsl #16
    1754:	59010000 	stmdbpl	r1, {}	; <UNPREDICTABLE>
    1758:	003a2a1c 	eorseq	r2, sl, ip, lsl sl
    175c:	00003008 	andeq	r3, r0, r8
    1760:	05cb1d00 	strbeq	r1, [fp, #3328]	; 0xd00
    1764:	0d880000 	stceq	0, cr0, [r8]
    1768:	00000000 	andeq	r0, r0, r0
    176c:	075e2100 	ldrbeq	r2, [lr, -r0, lsl #2]
    1770:	5c010000 	stcpl	0, cr0, [r1], {-0}
    1774:	08003a64 	stmdaeq	r0, {r2, r5, r6, r9, fp, ip, sp}
    1778:	000000f8 	strdeq	r0, [r0], -r8
    177c:	078c9c01 	streq	r9, [ip, r1, lsl #24]
    1780:	65220000 	strvs	r0, [r2, #-0]!
    1784:	5c01006e 	stcpl	0, cr0, [r1], {110}	; 0x6e
    1788:	000001be 			; <UNDEFINED> instruction: 0x000001be
    178c:	00000e43 	andeq	r0, r0, r3, asr #28
    1790:	0004f823 	andeq	pc, r4, r3, lsr #16
    1794:	003a6800 	eorseq	r6, sl, r0, lsl #16
    1798:	00005808 	andeq	r5, r0, r8, lsl #16
    179c:	b97c0100 	ldmdblt	ip!, {r8}^
    17a0:	24000006 	strcs	r0, [r0], #-6
    17a4:	00000505 	andeq	r0, r0, r5, lsl #10
    17a8:	00000e7d 	andeq	r0, r0, sp, ror lr
    17ac:	04f82300 	ldrbteq	r2, [r8], #768	; 0x300
    17b0:	3a740000 	bcc	1d017b8 <__RW_SIZE__+0x1d01230>
    17b4:	00700800 	rsbseq	r0, r0, r0, lsl #16
    17b8:	7d010000 	stcvc	0, cr0, [r1, #-0]
    17bc:	000006d6 	ldrdeq	r0, [r0], -r6
    17c0:	00050524 	andeq	r0, r5, r4, lsr #10
    17c4:	000e9100 	andeq	r9, lr, r0, lsl #2
    17c8:	f8230000 			; <UNDEFINED> instruction: 0xf8230000
    17cc:	78000004 	stmdavc	r0, {r2}
    17d0:	8808003a 	stmdahi	r8, {r1, r3, r4, r5}
    17d4:	01000000 	mrseq	r0, (UNDEF: 0)
    17d8:	0006f37e 	andeq	pc, r6, lr, ror r3	; <UNPREDICTABLE>
    17dc:	05052400 	streq	r2, [r5, #-1024]	; 0xfffffc00
    17e0:	0ea50000 	cdpeq	0, 10, cr0, cr5, cr0, {0}
    17e4:	23000000 	movwcs	r0, #0
    17e8:	000004de 	ldrdeq	r0, [r0], -lr
    17ec:	08003ae2 	stmdaeq	r0, {r1, r5, r6, r7, r9, fp, ip, sp}
    17f0:	000000a0 	andeq	r0, r0, r0, lsr #1
    17f4:	070d6e01 	streq	r6, [sp, -r1, lsl #28]
    17f8:	eb250000 	bl	941800 <__RW_SIZE__+0x941278>
    17fc:	09000004 	stmdbeq	r0, {r2}
    1800:	04de2300 	ldrbeq	r2, [lr], #768	; 0x300
    1804:	3b1e0000 	blcc	78180c <__RW_SIZE__+0x781284>
    1808:	00c80800 	sbceq	r0, r8, r0, lsl #16
    180c:	6f010000 	svcvs	0x00010000
    1810:	00000727 	andeq	r0, r0, r7, lsr #14
    1814:	0004eb25 	andeq	lr, r4, r5, lsr #22
    1818:	23001700 	movwcs	r1, #1792	; 0x700
    181c:	000004de 	ldrdeq	r0, [r0], -lr
    1820:	08003b26 	stmdaeq	r0, {r1, r2, r5, r8, r9, fp, ip, sp}
    1824:	000000e0 	andeq	r0, r0, r0, ror #1
    1828:	07417001 	strbeq	r7, [r1, -r1]
    182c:	eb250000 	bl	941834 <__RW_SIZE__+0x9412ac>
    1830:	28000004 	stmdacs	r0, {r2}
    1834:	04f81b00 	ldrbteq	r1, [r8], #2816	; 0xb00
    1838:	3b520000 	blcc	1481840 <__RW_SIZE__+0x14812b8>
    183c:	00020800 	andeq	r0, r2, r0, lsl #16
    1840:	76010000 	strvc	r0, [r1], -r0
    1844:	0000075b 	andeq	r0, r0, fp, asr r7
    1848:	00050525 	andeq	r0, r5, r5, lsr #10
    184c:	1b000900 	blne	3c54 <__RW_SIZE__+0x36cc>
    1850:	000004f8 	strdeq	r0, [r0], -r8
    1854:	08003b54 	stmdaeq	r0, {r2, r4, r6, r8, r9, fp, ip, sp}
    1858:	00000002 	andeq	r0, r0, r2
    185c:	07757701 	ldrbeq	r7, [r5, -r1, lsl #14]!
    1860:	05250000 	streq	r0, [r5, #-0]!
    1864:	17000005 	strne	r0, [r0, -r5]
    1868:	04f81e00 	ldrbteq	r1, [r8], #3584	; 0xe00
    186c:	3b560000 	blcc	1581874 <__RW_SIZE__+0x15812ec>
    1870:	00020800 	andeq	r0, r2, r0, lsl #16
    1874:	78010000 	stmdavc	r1, {}	; <UNPREDICTABLE>
    1878:	00050525 	andeq	r0, r5, r5, lsr #10
    187c:	00002800 	andeq	r2, r0, r0, lsl #16
    1880:	0000b426 	andeq	fp, r0, r6, lsr #8
    1884:	06ce0200 	strbeq	r0, [lr], r0, lsl #4
    1888:	00000798 	muleq	r0, r8, r7
    188c:	0001be0e 	andeq	fp, r1, lr, lsl #28
    1890:	062e0000 	strteq	r0, [lr], -r0
    1894:	00040000 	andeq	r0, r4, r0
    1898:	0000059c 	muleq	r0, ip, r5
    189c:	01100104 	tsteq	r0, r4, lsl #2
    18a0:	e0010000 	and	r0, r1, r0
    18a4:	28000006 	stmdacs	r0, {r1, r2}
    18a8:	5c000000 	stcpl	0, cr0, [r0], {-0}
    18ac:	f208003b 	vqadd.s8	d0, d8, d27
    18b0:	a5000000 	strge	r0, [r0, #-0]
    18b4:	02000005 	andeq	r0, r0, #5
    18b8:	0000044a 	andeq	r0, r0, sl, asr #8
    18bc:	64a80301 	strtvs	r0, [r8], #769	; 0x301
    18c0:	03000001 	movweq	r0, #1
    18c4:	00000675 	andeq	r0, r0, r5, ror r6
    18c8:	04720372 	ldrbteq	r0, [r2], #-882	; 0xfffffc8e
    18cc:	03740000 	cmneq	r4, #0
    18d0:	000005b2 			; <UNDEFINED> instruction: 0x000005b2
    18d4:	07350375 			; <UNDEFINED> instruction: 0x07350375
    18d8:	03760000 	cmneq	r6, #0
    18dc:	00000752 	andeq	r0, r0, r2, asr r7
    18e0:	0723037b 			; <UNDEFINED> instruction: 0x0723037b
    18e4:	037c0000 	cmneq	ip, #0
    18e8:	0000044f 	andeq	r0, r0, pc, asr #8
    18ec:	06e6037e 			; <UNDEFINED> instruction: 0x06e6037e
    18f0:	037f0000 	cmneq	pc, #0
    18f4:	000005a8 	andeq	r0, r0, r8, lsr #11
    18f8:	05cb0300 	strbeq	r0, [fp, #768]	; 0x300
    18fc:	03010000 	movweq	r0, #4096	; 0x1000
    1900:	000007d6 	ldrdeq	r0, [r0], -r6
    1904:	06210302 	strteq	r0, [r1], -r2, lsl #6
    1908:	03030000 	movweq	r0, #12288	; 0x3000
    190c:	00000425 	andeq	r0, r0, r5, lsr #8
    1910:	04690304 	strbteq	r0, [r9], #-772	; 0xfffffcfc
    1914:	03050000 	movweq	r0, #20480	; 0x5000
    1918:	00000435 	andeq	r0, r0, r5, lsr r4
    191c:	069b0306 	ldreq	r0, [fp], r6, lsl #6
    1920:	03070000 	movweq	r0, #28672	; 0x7000
    1924:	00000518 	andeq	r0, r0, r8, lsl r5
    1928:	07940308 	ldreq	r0, [r4, r8, lsl #6]
    192c:	03090000 	movweq	r0, #36864	; 0x9000
    1930:	000005c0 	andeq	r0, r0, r0, asr #11
    1934:	057f030a 	ldrbeq	r0, [pc, #-778]!	; 1632 <__RW_SIZE__+0x10aa>
    1938:	030b0000 	movweq	r0, #45056	; 0xb000
    193c:	00000412 	andeq	r0, r0, r2, lsl r4
    1940:	05ef030c 	strbeq	r0, [pc, #780]!	; 1c54 <__RW_SIZE__+0x16cc>
    1944:	030d0000 	movweq	r0, #53248	; 0xd000
    1948:	000004ae 	andeq	r0, r0, lr, lsr #9
    194c:	0781030e 	streq	r0, [r1, lr, lsl #6]
    1950:	030f0000 	movweq	r0, #61440	; 0xf000
    1954:	0000054d 	andeq	r0, r0, sp, asr #10
    1958:	03e80310 	mvneq	r0, #16, 6	; 0x40000000
    195c:	03110000 	tsteq	r1, #0
    1960:	000007a4 	andeq	r0, r0, r4, lsr #15
    1964:	04ee0312 	strbteq	r0, [lr], #786	; 0x312
    1968:	03130000 	tsteq	r3, #0
    196c:	000003c0 	andeq	r0, r0, r0, asr #7
    1970:	04e00314 	strbteq	r0, [r0], #788	; 0x314
    1974:	03150000 	tsteq	r5, #0
    1978:	000003da 	ldrdeq	r0, [r0], -sl
    197c:	07450316 	smlaldeq	r0, r5, r6, r3
    1980:	03170000 	tsteq	r7, #0
    1984:	0000048d 	andeq	r0, r0, sp, lsl #9
    1988:	060f0318 			; <UNDEFINED> instruction: 0x060f0318
    198c:	03190000 	tsteq	r9, #0
    1990:	000006b0 			; <UNDEFINED> instruction: 0x000006b0
    1994:	0689031a 	pkhbteq	r0, r9, sl, lsl #6
    1998:	031b0000 	tsteq	fp, #0
    199c:	000006ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    19a0:	0575031c 	ldrbeq	r0, [r5, #-796]!	; 0xfffffce4
    19a4:	031d0000 	tsteq	sp, #0
    19a8:	00000408 	andeq	r0, r0, r8, lsl #8
    19ac:	0602031e 			; <UNDEFINED> instruction: 0x0602031e
    19b0:	031f0000 	tsteq	pc, #0
    19b4:	000006cf 	andeq	r0, r0, pc, asr #13
    19b8:	05330320 	ldreq	r0, [r3, #-800]!	; 0xfffffce0
    19bc:	03210000 	teqeq	r1, #0
    19c0:	000003fb 	strdeq	r0, [r0], -fp
    19c4:	04a40322 	strteq	r0, [r4], #802	; 0x322
    19c8:	03230000 	teqeq	r3, #0
    19cc:	00000772 	andeq	r0, r0, r2, ror r7
    19d0:	06690324 	strbteq	r0, [r9], -r4, lsr #6
    19d4:	03250000 	teqeq	r5, #0
    19d8:	0000050c 	andeq	r0, r0, ip, lsl #10
    19dc:	07b00326 	ldreq	r0, [r0, r6, lsr #6]!
    19e0:	03270000 	teqeq	r7, #0
    19e4:	00000440 	andeq	r0, r0, r0, asr #8
    19e8:	07e70328 	strbeq	r0, [r7, r8, lsr #6]!
    19ec:	03290000 	teqeq	r9, #0
    19f0:	00000599 	muleq	r0, r9, r5
    19f4:	0204002a 	andeq	r0, r4, #42	; 0x2a
    19f8:	03000005 	movweq	r0, #5
    19fc:	002501d9 	ldrdeq	r0, [r5], -r9	; <UNPREDICTABLE>
    1a00:	01050000 	mrseq	r0, (UNDEF: 5)
    1a04:	0000cb06 	andeq	ip, r0, r6, lsl #22
    1a08:	02940600 	addseq	r0, r4, #0, 12
    1a0c:	2a040000 	bcs	101a14 <__RW_SIZE__+0x10148c>
    1a10:	00000182 	andeq	r0, r0, r2, lsl #3
    1a14:	c9080105 	stmdbgt	r8, {r0, r2, r8}
    1a18:	05000000 	streq	r0, [r0, #-0]
    1a1c:	01ba0502 			; <UNDEFINED> instruction: 0x01ba0502
    1a20:	02050000 	andeq	r0, r5, #0
    1a24:	0000a107 	andeq	sl, r0, r7, lsl #2
    1a28:	05040500 	streq	r0, [r4, #-1280]	; 0xfffffb00
    1a2c:	00000005 	andeq	r0, r0, r5
    1a30:	0001d006 	andeq	sp, r1, r6
    1a34:	a9500400 	ldmdbge	r0, {sl}^
    1a38:	05000001 	streq	r0, [r0, #-1]
    1a3c:	00fe0704 	rscseq	r0, lr, r4, lsl #14
    1a40:	08050000 	stmdaeq	r5, {}	; <UNPREDICTABLE>
    1a44:	00000005 	andeq	r0, r0, r5
    1a48:	07080500 	streq	r0, [r8, -r0, lsl #10]
    1a4c:	000000f9 	strdeq	r0, [r0], -r9
    1a50:	69050407 	stmdbvs	r5, {r0, r1, r2, sl}
    1a54:	0500746e 	streq	r7, [r0, #-1134]	; 0xfffffb92
    1a58:	01030704 	tsteq	r3, r4, lsl #14
    1a5c:	04080000 	streq	r0, [r8], #-0
    1a60:	7a84020e 	bvc	fe1022a0 <MSP_BASE+0xde0fd2a0>
    1a64:	09000002 	stmdbeq	r0, {r1}
    1a68:	00000488 	andeq	r0, r0, r8, lsl #9
    1a6c:	02918602 	addseq	r8, r1, #2097152	; 0x200000
    1a70:	09000000 	stmdbeq	r0, {}	; <UNPREDICTABLE>
    1a74:	0000062a 	andeq	r0, r0, sl, lsr #12
    1a78:	02968702 	addseq	r8, r6, #524288	; 0x80000
    1a7c:	09200000 	stmdbeq	r0!, {}	; <UNPREDICTABLE>
    1a80:	0000076d 	andeq	r0, r0, sp, ror #14
    1a84:	02a68802 	adceq	r8, r6, #131072	; 0x20000
    1a88:	09800000 	stmibeq	r0, {}	; <UNPREDICTABLE>
    1a8c:	0000049b 	muleq	r0, fp, r4
    1a90:	02968902 	addseq	r8, r6, #32768	; 0x8000
    1a94:	0aa00000 	beq	fe801a9c <MSP_BASE+0xde7fca9c>
    1a98:	0000079f 	muleq	r0, pc, r7	; <UNPREDICTABLE>
    1a9c:	02ab8a02 	adceq	r8, fp, #8192	; 0x2000
    1aa0:	01000000 	mrseq	r0, (UNDEF: 0)
    1aa4:	0006340a 	andeq	r3, r6, sl, lsl #8
    1aa8:	968b0200 	strls	r0, [fp], r0, lsl #4
    1aac:	20000002 	andcs	r0, r0, r2
    1ab0:	05d40a01 	ldrbeq	r0, [r4, #2561]	; 0xa01
    1ab4:	8c020000 	stchi	0, cr0, [r2], {-0}
    1ab8:	000002b0 			; <UNDEFINED> instruction: 0x000002b0
    1abc:	3e0a0180 	adfcc<illegal precision>	f0, f2, f0
    1ac0:	02000006 	andeq	r0, r0, #6
    1ac4:	0002968d 	andeq	r9, r2, sp, lsl #13
    1ac8:	0a01a000 	beq	69ad0 <__RW_SIZE__+0x69548>
    1acc:	0000077c 	andeq	r0, r0, ip, ror r7
    1ad0:	02b58e02 	adcseq	r8, r5, #2, 28
    1ad4:	02000000 	andeq	r0, r0, #0
    1ad8:	0006480a 	andeq	r4, r6, sl, lsl #16
    1adc:	ba8f0200 	blt	fe3c22e4 <MSP_BASE+0xde3bd2e4>
    1ae0:	20000002 	andcs	r0, r0, r2
    1ae4:	50490b02 	subpl	r0, r9, r2, lsl #22
    1ae8:	da900200 	ble	fe4022f0 <MSP_BASE+0xde3fd2f0>
    1aec:	00000002 	andeq	r0, r0, r2
    1af0:	06520a03 	ldrbeq	r0, [r2], -r3, lsl #20
    1af4:	91020000 	mrsls	r0, (UNDEF: 2)
    1af8:	000002df 	ldrdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    1afc:	1c0a03f0 	stcne	3, cr0, [sl], {240}	; 0xf0
    1b00:	02000006 	andeq	r0, r0, #6
    1b04:	0002f092 	muleq	r2, r2, r0
    1b08:	000e0000 	andeq	r0, lr, r0
    1b0c:	00019e0c 	andeq	r9, r1, ip, lsl #28
    1b10:	00028a00 	andeq	r8, r2, r0, lsl #20
    1b14:	028a0d00 	addeq	r0, sl, #0, 26
    1b18:	00070000 	andeq	r0, r7, r0
    1b1c:	a6070405 	strge	r0, [r7], -r5, lsl #8
    1b20:	0e000001 	cdpeq	0, 0, cr0, cr0, cr1, {0}
    1b24:	0000027a 	andeq	r0, r0, sl, ror r2
    1b28:	00019e0c 	andeq	r9, r1, ip, lsl #28
    1b2c:	0002a600 	andeq	sl, r2, r0, lsl #12
    1b30:	028a0d00 	addeq	r0, sl, #0, 26
    1b34:	00170000 	andseq	r0, r7, r0
    1b38:	00027a0e 	andeq	r7, r2, lr, lsl #20
    1b3c:	027a0e00 	rsbseq	r0, sl, #0, 28
    1b40:	7a0e0000 	bvc	381b48 <__RW_SIZE__+0x3815c0>
    1b44:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    1b48:	0000027a 	andeq	r0, r0, sl, ror r2
    1b4c:	00019e0c 	andeq	r9, r1, ip, lsl #28
    1b50:	0002ca00 	andeq	ip, r2, r0, lsl #20
    1b54:	028a0d00 	addeq	r0, sl, #0, 26
    1b58:	00370000 	eorseq	r0, r7, r0
    1b5c:	0001770c 	andeq	r7, r1, ip, lsl #14
    1b60:	0002da00 	andeq	sp, r2, r0, lsl #20
    1b64:	028a0d00 	addeq	r0, sl, #0, 26
    1b68:	00ef0000 	rsceq	r0, pc, r0
    1b6c:	0002ca0e 	andeq	ip, r2, lr, lsl #20
    1b70:	019e0c00 	orrseq	r0, lr, r0, lsl #24
    1b74:	02f00000 	rscseq	r0, r0, #0
    1b78:	8a0f0000 	bhi	3c1b80 <__RW_SIZE__+0x3c15f8>
    1b7c:	83000002 	movwhi	r0, #2
    1b80:	9e0e0002 	cdpls	0, 0, cr0, cr14, cr2, {0}
    1b84:	06000001 	streq	r0, [r0], -r1
    1b88:	000006a6 	andeq	r0, r0, r6, lsr #13
    1b8c:	01cc9302 	biceq	r9, ip, r2, lsl #6
    1b90:	9e0c0000 	cdpls	0, 0, cr0, cr12, cr0, {0}
    1b94:	10000001 	andne	r0, r0, r1
    1b98:	0d000003 	stceq	0, cr0, [r0, #-12]
    1b9c:	0000028a 	andeq	r0, r0, sl, lsl #5
    1ba0:	18100003 	ldmdane	r0, {r0, r1}
    1ba4:	67037703 	strvs	r7, [r3, -r3, lsl #14]
    1ba8:	11000003 	tstne	r0, r3
    1bac:	00524d49 	subseq	r4, r2, r9, asr #26
    1bb0:	f0037903 			; <UNDEFINED> instruction: 0xf0037903
    1bb4:	00000002 	andeq	r0, r0, r2
    1bb8:	524d4511 	subpl	r4, sp, #71303168	; 0x4400000
    1bbc:	037a0300 	cmneq	sl, #0, 6
    1bc0:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1bc4:	06961204 	ldreq	r1, [r6], r4, lsl #4
    1bc8:	7b030000 	blvc	c1bd0 <__RW_SIZE__+0xc1648>
    1bcc:	0002f003 	andeq	pc, r2, r3
    1bd0:	09120800 	ldmdbeq	r2, {fp}
    1bd4:	03000007 	movweq	r0, #7
    1bd8:	02f0037c 	rscseq	r0, r0, #124, 6	; 0xf0000001
    1bdc:	120c0000 	andne	r0, ip, #0
    1be0:	000006f9 	strdeq	r0, [r0], -r9
    1be4:	f0037d03 			; <UNDEFINED> instruction: 0xf0037d03
    1be8:	10000002 	andne	r0, r0, r2
    1bec:	00525011 	subseq	r5, r2, r1, lsl r0
    1bf0:	f0037e03 			; <UNDEFINED> instruction: 0xf0037e03
    1bf4:	14000002 	strne	r0, [r0], #-2
    1bf8:	065c0400 	ldrbeq	r0, [ip], -r0, lsl #8
    1bfc:	7f030000 	svcvc	0x00030000
    1c00:	00031003 	andeq	r1, r3, r3
    1c04:	031c1000 	tsteq	ip, #0
    1c08:	03d803e9 	bicseq	r0, r8, #-1543503869	; 0xa4000003
    1c0c:	43110000 	tstmi	r1, #0
    1c10:	03004c52 	movweq	r4, #3154	; 0xc52
    1c14:	02f003eb 	rscseq	r0, r0, #-1409286141	; 0xac000003
    1c18:	11000000 	mrsne	r0, (UNDEF: 0)
    1c1c:	00485243 	subeq	r5, r8, r3, asr #4
    1c20:	f003ec03 			; <UNDEFINED> instruction: 0xf003ec03
    1c24:	04000002 	streq	r0, [r0], #-2
    1c28:	52444911 	subpl	r4, r4, #278528	; 0x44000
    1c2c:	03ed0300 	mvneq	r0, #0, 6
    1c30:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1c34:	444f1108 	strbmi	r1, [pc], #-264	; 1c3c <__RW_SIZE__+0x16b4>
    1c38:	ee030052 	mcr	0, 0, r0, cr3, cr2, {2}
    1c3c:	0002f003 	andeq	pc, r2, r3
    1c40:	d5120c00 	ldrle	r0, [r2, #-3072]	; 0xfffff400
    1c44:	03000003 	movweq	r0, #3
    1c48:	02f003ef 	rscseq	r0, r0, #-1140850685	; 0xbc000003
    1c4c:	11100000 	tstne	r0, r0
    1c50:	00525242 	subseq	r5, r2, r2, asr #4
    1c54:	f003f003 			; <UNDEFINED> instruction: 0xf003f003
    1c58:	14000002 	strne	r0, [r0], #-2
    1c5c:	0007e212 	andeq	lr, r7, r2, lsl r2
    1c60:	03f10300 	mvnseq	r0, #0, 6
    1c64:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1c68:	c2040018 	andgt	r0, r4, #24
    1c6c:	03000006 	movweq	r0, #6
    1c70:	037303f2 	cmneq	r3, #-939524093	; 0xc8000003
    1c74:	20100000 	andscs	r0, r0, r0
    1c78:	2f03f803 	svccs	0x0003f803
    1c7c:	12000004 	andne	r0, r0, #4
    1c80:	000007bc 			; <UNDEFINED> instruction: 0x000007bc
    1c84:	f003fa03 			; <UNDEFINED> instruction: 0xf003fa03
    1c88:	00000002 	andeq	r0, r0, r2
    1c8c:	00043012 	andeq	r3, r4, r2, lsl r0
    1c90:	03fb0300 	mvnseq	r0, #0, 6
    1c94:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1c98:	05921204 	ldreq	r1, [r2, #516]	; 0x204
    1c9c:	fc030000 	stc2	0, cr0, [r3], {-0}
    1ca0:	00042f03 	andeq	r2, r4, r3, lsl #30
    1ca4:	2a120800 	bcs	483cac <__RW_SIZE__+0x483724>
    1ca8:	03000006 	movweq	r0, #6
    1cac:	019e03fd 			; <UNDEFINED> instruction: 0x019e03fd
    1cb0:	12180000 	andsne	r0, r8, #0
    1cb4:	000006f3 	strdeq	r0, [r0], -r3
    1cb8:	f003fe03 			; <UNDEFINED> instruction: 0xf003fe03
    1cbc:	1c000002 	stcne	0, cr0, [r0], {2}
    1cc0:	03000e00 	movweq	r0, #3584	; 0xe00
    1cc4:	40040000 	andmi	r0, r4, r0
    1cc8:	03000005 	movweq	r0, #5
    1ccc:	03e403ff 	mvneq	r0, #-67108861	; 0xfc000003
    1cd0:	28100000 	ldmdacs	r0, {}	; <UNPREDICTABLE>
    1cd4:	cb043403 	blgt	10ece8 <__RW_SIZE__+0x10e760>
    1cd8:	11000004 	tstne	r0, r4
    1cdc:	03005243 	movweq	r5, #579	; 0x243
    1ce0:	02f00436 	rscseq	r0, r0, #905969664	; 0x36000000
    1ce4:	12000000 	andne	r0, r0, #0
    1ce8:	00000d6b 	andeq	r0, r0, fp, ror #26
    1cec:	f0043703 			; <UNDEFINED> instruction: 0xf0043703
    1cf0:	04000002 	streq	r0, [r0], #-2
    1cf4:	52494311 	subpl	r4, r9, #1140850688	; 0x44000000
    1cf8:	04380300 	ldrteq	r0, [r8], #-768	; 0xfffffd00
    1cfc:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1d00:	00f01208 	rscseq	r1, r0, r8, lsl #4
    1d04:	39030000 	stmdbcc	r3, {}	; <UNPREDICTABLE>
    1d08:	0002f004 	andeq	pc, r2, r4
    1d0c:	98120c00 	ldmdals	r2, {sl, fp}
    1d10:	03000000 	movweq	r0, #0
    1d14:	02f0043a 	rscseq	r0, r0, #973078528	; 0x3a000000
    1d18:	12100000 	andsne	r0, r0, #0
    1d1c:	00000021 	andeq	r0, r0, r1, lsr #32
    1d20:	f0043b03 			; <UNDEFINED> instruction: 0xf0043b03
    1d24:	14000002 	strne	r0, [r0], #-2
    1d28:	0000e012 	andeq	lr, r0, r2, lsl r0
    1d2c:	043c0300 	ldrteq	r0, [ip], #-768	; 0xfffffd00
    1d30:	000002f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1d34:	00e81218 	rsceq	r1, r8, r8, lsl r2
    1d38:	3d030000 	stccc	0, cr0, [r3, #-0]
    1d3c:	0002f004 	andeq	pc, r2, r4
    1d40:	0e121c00 	cdpeq	12, 1, cr1, cr2, cr0, {0}
    1d44:	03000000 	movweq	r0, #0
    1d48:	02f0043e 	rscseq	r0, r0, #1040187392	; 0x3e000000
    1d4c:	11200000 	teqne	r0, r0
    1d50:	00525343 	subseq	r5, r2, r3, asr #6
    1d54:	f0043f03 			; <UNDEFINED> instruction: 0xf0043f03
    1d58:	24000002 	strcs	r0, [r0], #-2
    1d5c:	01c40400 	biceq	r0, r4, r0, lsl #8
    1d60:	4a030000 	bmi	c1d68 <__RW_SIZE__+0xc17e0>
    1d64:	00044004 	andeq	r4, r4, r4
    1d68:	08010500 	stmdaeq	r1, {r8, sl}
    1d6c:	000000d2 	ldrdeq	r0, [r0], -r2
    1d70:	00082e13 	andeq	r2, r8, r3, lsl lr
    1d74:	be090100 	adflte	f0, f1, f0
    1d78:	01000001 	tsteq	r0, r1
    1d7c:	00056014 	andeq	r6, r5, r4, lsl r0
    1d80:	06130200 	ldreq	r0, [r3], -r0, lsl #4
    1d84:	00050403 	andeq	r0, r5, r3, lsl #8
    1d88:	044a1500 	strbeq	r1, [sl], #-1280	; 0xfffffb00
    1d8c:	13020000 	movwne	r0, #8192	; 0x2000
    1d90:	00016406 	andeq	r6, r1, r6, lsl #8
    1d94:	c1140000 	tstgt	r4, r0
    1d98:	02000004 	andeq	r0, r0, #4
    1d9c:	1e0305de 	mcrne	5, 0, r0, cr3, cr14, {6}
    1da0:	15000005 	strne	r0, [r0, #-5]
    1da4:	0000044a 	andeq	r0, r0, sl, asr #8
    1da8:	6405de02 	strvs	sp, [r5], #-3586	; 0xfffff1fe
    1dac:	00000001 	andeq	r0, r0, r1
    1db0:	00083e14 	andeq	r3, r8, r4, lsl lr
    1db4:	05eb0200 	strbeq	r0, [fp, #512]!	; 0x200
    1db8:	00053803 	andeq	r3, r5, r3, lsl #16
    1dbc:	044a1500 	strbeq	r1, [sl], #-1280	; 0xfffffb00
    1dc0:	eb020000 	bl	81dc8 <__RW_SIZE__+0x81840>
    1dc4:	00016405 	andeq	r6, r1, r5, lsl #8
    1dc8:	20160000 	andscs	r0, r6, r0
    1dcc:	01000008 	tsteq	r0, r8
    1dd0:	003b5c03 	eorseq	r5, fp, r3, lsl #24
    1dd4:	00002608 	andeq	r2, r0, r8, lsl #12
    1dd8:	179c0100 	ldrne	r0, [ip, r0, lsl #2]
    1ddc:	000004de 	ldrdeq	r0, [r0], -lr
    1de0:	08003b84 	stmdaeq	r0, {r2, r7, r8, r9, fp, ip, sp}
    1de4:	00000012 	andeq	r0, r0, r2, lsl r0
    1de8:	0a189c01 	beq	628df4 <__RW_SIZE__+0x62886c>
    1dec:	01000008 	tsteq	r0, r8
    1df0:	003b980e 	eorseq	r9, fp, lr, lsl #16
    1df4:	00001408 	andeq	r1, r0, r8, lsl #8
    1df8:	7d9c0100 	ldfvcs	f0, [ip]
    1dfc:	19000005 	stmdbne	r0, {r0, r2}
    1e00:	000004de 	ldrdeq	r0, [r0], -lr
    1e04:	08003b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp, ip, sp}
    1e08:	0000000c 	andeq	r0, r0, ip
    1e0c:	1a001001 	bne	5e18 <__RW_SIZE__+0x5890>
    1e10:	000007f5 	strdeq	r0, [r0], -r5
    1e14:	01be1301 			; <UNDEFINED> instruction: 0x01be1301
    1e18:	3bac0000 	blcc	feb01e20 <MSP_BASE+0xdeafce20>
    1e1c:	00160800 	andseq	r0, r6, r0, lsl #16
    1e20:	9c010000 	stcls	0, cr0, [r1], {-0}
    1e24:	000005af 	andeq	r0, r0, pc, lsr #11
    1e28:	01006b1b 	tsteq	r0, fp, lsl fp
    1e2c:	0001be15 	andeq	fp, r1, r5, lsl lr
    1e30:	04de1900 	ldrbeq	r1, [lr], #2304	; 0x900
    1e34:	3bac0000 	blcc	feb01e3c <MSP_BASE+0xdeafce3c>
    1e38:	00100800 	andseq	r0, r0, r0, lsl #16
    1e3c:	19010000 	stmdbne	r1, {}	; <UNPREDICTABLE>
    1e40:	084e1800 	stmdaeq	lr, {fp, ip}^
    1e44:	1f010000 	svcne	0x00010000
    1e48:	08003bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp, ip, sp}
    1e4c:	0000008a 	andeq	r0, r0, sl, lsl #1
    1e50:	06209c01 	strteq	r9, [r0], -r1, lsl #24
    1e54:	651c0000 	ldrvs	r0, [ip, #-0]
    1e58:	1f01006e 	svcne	0x0001006e
    1e5c:	000001be 			; <UNDEFINED> instruction: 0x000001be
    1e60:	00000eba 			; <UNDEFINED> instruction: 0x00000eba
    1e64:	00051e1d 	andeq	r1, r5, sp, lsl lr
    1e68:	003bc800 	eorseq	ip, fp, r0, lsl #16
    1e6c:	00001008 	andeq	r1, r0, r8
    1e70:	ef320100 	svc	0x00320100
    1e74:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    1e78:	0000052b 	andeq	r0, r0, fp, lsr #10
    1e7c:	00000edb 	ldrdeq	r0, [r0], -fp
    1e80:	04ea1f00 	strbteq	r1, [sl], #3840	; 0xf00
    1e84:	3c300000 	ldccc	0, cr0, [r0], #-0
    1e88:	00f80800 	rscseq	r0, r8, r0, lsl #16
    1e8c:	2c010000 	stccs	0, cr0, [r1], {-0}
    1e90:	00000609 	andeq	r0, r0, r9, lsl #12
    1e94:	0004f720 	andeq	pc, r4, r0, lsr #14
    1e98:	21001700 	tstcs	r0, r0, lsl #14
    1e9c:	00000504 	andeq	r0, r0, r4, lsl #10
    1ea0:	08003c46 	stmdaeq	r0, {r1, r2, r6, sl, fp, ip, sp}
    1ea4:	00000002 	andeq	r0, r0, r2
    1ea8:	11202d01 	teqne	r0, r1, lsl #26
    1eac:	17000005 	strne	r0, [r0, -r5]
    1eb0:	b4220000 	strtlt	r0, [r2], #-0
    1eb4:	02000000 	andeq	r0, r0, #0
    1eb8:	062c06ce 	strteq	r0, [ip], -lr, asr #13
    1ebc:	be0e0000 	cdplt	0, 0, cr0, cr14, cr0, {0}
    1ec0:	00000001 	andeq	r0, r0, r1
    1ec4:	000001f7 	strdeq	r0, [r0], -r7
    1ec8:	078d0004 	streq	r0, [sp, r4]
    1ecc:	01040000 	mrseq	r0, (UNDEF: 4)
    1ed0:	00000110 	andeq	r0, r0, r0, lsl r1
    1ed4:	00087501 	andeq	r7, r8, r1, lsl #10
    1ed8:	00002800 	andeq	r2, r0, r0, lsl #16
    1edc:	003c5000 	eorseq	r5, ip, r0
    1ee0:	00007208 	andeq	r7, r0, r8, lsl #4
    1ee4:	0006aa00 	andeq	sl, r6, r0, lsl #20
    1ee8:	06010200 	streq	r0, [r1], -r0, lsl #4
    1eec:	000000cb 	andeq	r0, r0, fp, asr #1
    1ef0:	c9080102 	stmdbgt	r8, {r1, r8}
    1ef4:	02000000 	andeq	r0, r0, #0
    1ef8:	01ba0502 			; <UNDEFINED> instruction: 0x01ba0502
    1efc:	02020000 	andeq	r0, r2, #0
    1f00:	0000a107 	andeq	sl, r0, r7, lsl #2
    1f04:	05040200 	streq	r0, [r4, #-512]	; 0xfffffe00
    1f08:	00000005 	andeq	r0, r0, r5
    1f0c:	0001d003 	andeq	sp, r1, r3
    1f10:	53500300 	cmppl	r0, #0, 6
    1f14:	02000000 	andeq	r0, r0, #0
    1f18:	00fe0704 	rscseq	r0, lr, r4, lsl #14
    1f1c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    1f20:	00000005 	andeq	r0, r0, r5
    1f24:	07080200 	streq	r0, [r8, -r0, lsl #4]
    1f28:	000000f9 	strdeq	r0, [r0], -r9
    1f2c:	69050404 	stmdbvs	r5, {r2, sl}
    1f30:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    1f34:	01030704 	tsteq	r3, r4, lsl #14
    1f38:	04020000 	streq	r0, [r2], #-0
    1f3c:	0001a607 	andeq	sl, r1, r7, lsl #12
    1f40:	00480500 	subeq	r0, r8, r0, lsl #10
    1f44:	1c060000 	stcne	0, cr0, [r6], {-0}
    1f48:	e703e902 	str	lr, [r3, -r2, lsl #18]
    1f4c:	07000000 	streq	r0, [r0, -r0]
    1f50:	004c5243 	subeq	r5, ip, r3, asr #4
    1f54:	7d03eb02 	vstrvc	d14, [r3, #-8]
    1f58:	00000000 	andeq	r0, r0, r0
    1f5c:	48524307 	ldmdami	r2, {r0, r1, r2, r8, r9, lr}^
    1f60:	03ec0200 	mvneq	r0, #0, 4
    1f64:	0000007d 	andeq	r0, r0, sp, ror r0
    1f68:	44490704 	strbmi	r0, [r9], #-1796	; 0xfffff8fc
    1f6c:	ed020052 	stc	0, cr0, [r2, #-328]	; 0xfffffeb8
    1f70:	00007d03 	andeq	r7, r0, r3, lsl #26
    1f74:	4f070800 	svcmi	0x00070800
    1f78:	02005244 	andeq	r5, r0, #68, 4	; 0x40000004
    1f7c:	007d03ee 	rsbseq	r0, sp, lr, ror #7
    1f80:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
    1f84:	000003d5 	ldrdeq	r0, [r0], -r5
    1f88:	7d03ef02 	stcvc	15, cr14, [r3, #-8]
    1f8c:	10000000 	andne	r0, r0, r0
    1f90:	52524207 	subspl	r4, r2, #1879048192	; 0x70000000
    1f94:	03f00200 	mvnseq	r0, #0, 4
    1f98:	0000007d 	andeq	r0, r0, sp, ror r0
    1f9c:	07e20814 			; <UNDEFINED> instruction: 0x07e20814
    1fa0:	f1020000 	cps	#0
    1fa4:	00007d03 	andeq	r7, r0, r3, lsl #26
    1fa8:	09001800 	stmdbeq	r0, {fp, ip}
    1fac:	000006c2 	andeq	r0, r0, r2, asr #13
    1fb0:	8203f202 	andhi	pc, r3, #536870912	; 0x20000000
    1fb4:	06000000 	streq	r0, [r0], -r0
    1fb8:	04340228 	ldrteq	r0, [r4], #-552	; 0xfffffdd8
    1fbc:	0000017e 	andeq	r0, r0, lr, ror r1
    1fc0:	00524307 	subseq	r4, r2, r7, lsl #6
    1fc4:	7d043602 	stcvc	6, cr3, [r4, #-8]
    1fc8:	00000000 	andeq	r0, r0, r0
    1fcc:	000d6b08 	andeq	r6, sp, r8, lsl #22
    1fd0:	04370200 	ldrteq	r0, [r7], #-512	; 0xfffffe00
    1fd4:	0000007d 	andeq	r0, r0, sp, ror r0
    1fd8:	49430704 	stmdbmi	r3, {r2, r8, r9, sl}^
    1fdc:	38020052 	stmdacc	r2, {r1, r4, r6}
    1fe0:	00007d04 	andeq	r7, r0, r4, lsl #26
    1fe4:	f0080800 			; <UNDEFINED> instruction: 0xf0080800
    1fe8:	02000000 	andeq	r0, r0, #0
    1fec:	007d0439 	rsbseq	r0, sp, r9, lsr r4
    1ff0:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
    1ff4:	00000098 	muleq	r0, r8, r0
    1ff8:	7d043a02 	vstrvc	s6, [r4, #-8]
    1ffc:	10000000 	andne	r0, r0, r0
    2000:	00002108 	andeq	r2, r0, r8, lsl #2
    2004:	043b0200 	ldrteq	r0, [fp], #-512	; 0xfffffe00
    2008:	0000007d 	andeq	r0, r0, sp, ror r0
    200c:	00e00814 	rsceq	r0, r0, r4, lsl r8
    2010:	3c020000 	stccc	0, cr0, [r2], {-0}
    2014:	00007d04 	andeq	r7, r0, r4, lsl #26
    2018:	e8081800 	stmda	r8, {fp, ip}
    201c:	02000000 	andeq	r0, r0, #0
    2020:	007d043d 	rsbseq	r0, sp, sp, lsr r4
    2024:	081c0000 	ldmdaeq	ip, {}	; <UNPREDICTABLE>
    2028:	0000000e 	andeq	r0, r0, lr
    202c:	7d043e02 	stcvc	14, cr3, [r4, #-8]
    2030:	20000000 	andcs	r0, r0, r0
    2034:	52534307 	subspl	r4, r3, #469762048	; 0x1c000000
    2038:	043f0200 	ldrteq	r0, [pc], #-512	; 2040 <__RW_SIZE__+0x1ab8>
    203c:	0000007d 	andeq	r0, r0, sp, ror r0
    2040:	c4090024 	strgt	r0, [r9], #-36	; 0xffffffdc
    2044:	02000001 	andeq	r0, r0, #1
    2048:	00f3044a 	rscseq	r0, r3, sl, asr #8
    204c:	01020000 	mrseq	r0, (UNDEF: 2)
    2050:	0000d208 	andeq	sp, r0, r8, lsl #4
    2054:	08860a00 	stmeq	r6, {r9, fp}
    2058:	03010000 	movweq	r0, #4096	; 0x1000
    205c:	08003c50 	stmdaeq	r0, {r4, r6, sl, fp, ip, sp}
    2060:	0000002e 	andeq	r0, r0, lr, lsr #32
    2064:	690b9c01 	stmdbvs	fp, {r0, sl, fp, ip, pc}
    2068:	01000008 	tsteq	r0, r8
    206c:	003c800a 	eorseq	r8, ip, sl
    2070:	00001c08 	andeq	r1, r0, r8, lsl #24
    2074:	c79c0100 	ldrgt	r0, [ip, r0, lsl #2]
    2078:	0c000001 	stceq	0, cr0, [r0], {1}
    207c:	006d756e 	rsbeq	r7, sp, lr, ror #10
    2080:	006f0a01 	rsbeq	r0, pc, r1, lsl #20
    2084:	0eef0000 	cdpeq	0, 14, cr0, cr15, cr0, {0}
    2088:	0a000000 	beq	2090 <__RW_SIZE__+0x1b08>
    208c:	0000087b 	andeq	r0, r0, fp, ror r8
    2090:	3c9c0f01 	ldccc	15, cr0, [ip], {1}
    2094:	00120800 	andseq	r0, r2, r0, lsl #16
    2098:	9c010000 	stcls	0, cr0, [r1], {-0}
    209c:	00085d0a 	andeq	r5, r8, sl, lsl #26
    20a0:	b0140100 	andslt	r0, r4, r0, lsl #2
    20a4:	1208003c 	andne	r0, r8, #60	; 0x3c
    20a8:	01000000 	mrseq	r0, (UNDEF: 0)
    20ac:	00b40d9c 	umlalseq	r0, r4, ip, sp
    20b0:	ce040000 	cdpgt	0, 0, cr0, cr4, cr0, {0}
    20b4:	0001f506 	andeq	pc, r1, r6, lsl #10
    20b8:	00680500 	rsbeq	r0, r8, r0, lsl #10
    20bc:	a3000000 	movwge	r0, #0
    20c0:	04000003 	streq	r0, [r0], #-3
    20c4:	00085500 	andeq	r5, r8, r0, lsl #10
    20c8:	10010400 	andne	r0, r1, r0, lsl #8
    20cc:	01000001 	tsteq	r0, r1
    20d0:	00000933 	andeq	r0, r0, r3, lsr r9
    20d4:	00000028 	andeq	r0, r0, r8, lsr #32
    20d8:	08003cc4 	stmdaeq	r0, {r2, r6, r7, sl, fp, ip, sp}
    20dc:	00000166 	andeq	r0, r0, r6, ror #2
    20e0:	00000749 	andeq	r0, r0, r9, asr #14
    20e4:	cb060102 	blgt	1824f4 <__RW_SIZE__+0x181f6c>
    20e8:	02000000 	andeq	r0, r0, #0
    20ec:	00c90801 	sbceq	r0, r9, r1, lsl #16
    20f0:	02020000 	andeq	r0, r2, #0
    20f4:	0001ba05 	andeq	fp, r1, r5, lsl #20
    20f8:	07020200 	streq	r0, [r2, -r0, lsl #4]
    20fc:	000000a1 	andeq	r0, r0, r1, lsr #1
    2100:	05050402 	streq	r0, [r5, #-1026]	; 0xfffffbfe
    2104:	02000000 	andeq	r0, r0, #0
    2108:	00fe0704 	rscseq	r0, lr, r4, lsl #14
    210c:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    2110:	00000005 	andeq	r0, r0, r5
    2114:	07080200 	streq	r0, [r8, -r0, lsl #4]
    2118:	000000f9 	strdeq	r0, [r0], -r9
    211c:	69050403 	stmdbvs	r5, {r0, r1, sl}
    2120:	0200746e 	andeq	r7, r0, #1845493760	; 0x6e000000
    2124:	01030704 	tsteq	r3, r4, lsl #14
    2128:	04020000 	streq	r0, [r2], #-0
    212c:	0001a607 	andeq	sl, r1, r7, lsl #12
    2130:	78040400 	stmdavc	r4, {sl}
    2134:	02000000 	andeq	r0, r0, #0
    2138:	00d20801 	sbcseq	r0, r2, r1, lsl #16
    213c:	04040000 	streq	r0, [r4], #-0
    2140:	00000085 	andeq	r0, r0, r5, lsl #1
    2144:	00007805 	andeq	r7, r0, r5, lsl #16
    2148:	092e0600 	stmdbeq	lr!, {r9, sl}
    214c:	12010000 	andne	r0, r1, #0
    2150:	08003cc4 	stmdaeq	r0, {r2, r6, r7, sl, fp, ip, sp}
    2154:	00000166 	andeq	r0, r0, r6, ror #2
    2158:	029e9c01 	addseq	r9, lr, #256	; 0x100
    215c:	c2070000 	andgt	r0, r7, #0
    2160:	01000008 	tsteq	r0, r8
    2164:	00005d1c 	andeq	r5, r0, ip, lsl sp
    2168:	cd079b00 	vstrgt	d9, [r7, #-0]
    216c:	01000008 	tsteq	r0, r8
    2170:	00005d1c 	andeq	r5, r0, ip, lsl sp
    2174:	0407e500 	streq	lr, [r7], #-1280	; 0xfffffb00
    2178:	01000009 	tsteq	r0, r9
    217c:	00005d1d 	andeq	r5, r0, sp, lsl sp
    2180:	0e070000 	cdpeq	0, 0, cr0, cr7, cr0, {0}
    2184:	01000009 	tsteq	r0, r9
    2188:	00005d1d 	andeq	r5, r0, sp, lsl sp
    218c:	e5087300 	str	r7, [r8, #-768]	; 0xfffffd00
    2190:	01000008 	tsteq	r0, r8
    2194:	00005d1e 	andeq	r5, r0, lr, lsl sp
    2198:	000f1e00 	andeq	r1, pc, r0, lsl #28
    219c:	088f0800 	stmeq	pc, {fp}	; <UNPREDICTABLE>
    21a0:	1f010000 	svcne	0x00010000
    21a4:	0000005d 	andeq	r0, r0, sp, asr r0
    21a8:	00000f49 	andeq	r0, r0, r9, asr #30
    21ac:	003cd609 	eorseq	sp, ip, r9, lsl #12
    21b0:	0002f608 	andeq	pc, r2, r8, lsl #12
    21b4:	00010400 	andeq	r0, r1, r0, lsl #8
    21b8:	50010a00 	andpl	r0, r1, r0, lsl #20
    21bc:	ec400305 	mcrr	3, 0, r0, r0, cr5
    21c0:	0b000800 	bleq	41c8 <__RW_SIZE__+0x3c40>
    21c4:	08003cda 	stmdaeq	r0, {r1, r3, r4, r6, r7, sl, fp, ip, sp}
    21c8:	00000308 	andeq	r0, r0, r8, lsl #6
    21cc:	003cde0b 	eorseq	sp, ip, fp, lsl #28
    21d0:	00030f08 	andeq	r0, r3, r8, lsl #30
    21d4:	3ce40900 	stclcc	9, cr0, [r4]
    21d8:	03160800 	tsteq	r6, #0, 16
    21dc:	01290000 	teqeq	r9, r0
    21e0:	010a0000 	mrseq	r0, (UNDEF: 10)
    21e4:	00310150 	eorseq	r0, r1, r0, asr r1
    21e8:	003cea09 	eorseq	lr, ip, r9, lsl #20
    21ec:	00032708 	andeq	r2, r3, r8, lsl #14
    21f0:	00013c00 	andeq	r3, r1, r0, lsl #24
    21f4:	50010a00 	andpl	r0, r1, r0, lsl #20
    21f8:	0b003101 	bleq	e604 <__RW_SIZE__+0xe07c>
    21fc:	08003cee 	stmdaeq	r0, {r1, r2, r3, r5, r6, r7, sl, fp, ip, sp}
    2200:	00000338 	andeq	r0, r0, r8, lsr r3
    2204:	003cf609 	eorseq	pc, ip, r9, lsl #12
    2208:	00033f08 	andeq	r3, r3, r8, lsl #30
    220c:	00015e00 	andeq	r5, r1, r0, lsl #28
    2210:	51010a00 	tstpl	r1, r0, lsl #20
    2214:	0a640802 	beq	1904224 <__RW_SIZE__+0x1903c9c>
    2218:	31015001 	tstcc	r1, r1
    221c:	3d180900 	ldccc	9, cr0, [r8, #-0]
    2220:	03550800 	cmpeq	r5, #0, 16
    2224:	01a10000 			; <UNDEFINED> instruction: 0x01a10000
    2228:	010a0000 	mrseq	r0, (UNDEF: 10)
    222c:	ff0a0353 			; <UNDEFINED> instruction: 0xff0a0353
    2230:	52010aff 	andpl	r0, r1, #1044480	; 0xff000
    2234:	010a4f01 	tsteq	sl, r1, lsl #30
    2238:	0a300151 	beq	c02784 <__RW_SIZE__+0xc021fc>
    223c:	30015001 	andcc	r5, r1, r1
    2240:	0c7d020a 	lfmeq	f0, 2, [sp], #-40	; 0xffffffd8
    2244:	0a640802 	beq	1904254 <__RW_SIZE__+0x1903ccc>
    2248:	05087d02 	streq	r7, [r8, #-3330]	; 0xfffff2fe
    224c:	00ec5003 	rsceq	r5, ip, r3
    2250:	7d020a08 	vstrvc	s0, [r2, #-32]	; 0xffffffe0
    2254:	00760204 	rsbseq	r0, r6, r4, lsl #4
    2258:	007d020a 	rsbseq	r0, sp, sl, lsl #4
    225c:	00007602 	andeq	r7, r0, r2, lsl #12
    2260:	003d2a09 	eorseq	r2, sp, r9, lsl #20
    2264:	00038508 	andeq	r8, r3, r8, lsl #10
    2268:	0001cc00 	andeq	ip, r1, r0, lsl #24
    226c:	53010a00 	movwpl	r0, #6656	; 0x1a00
    2270:	010a3a01 	tsteq	sl, r1, lsl #20
    2274:	0a3a0152 	beq	e827c4 <__RW_SIZE__+0xe8223c>
    2278:	08025101 	stmdaeq	r2, {r0, r8, ip, lr}
    227c:	50010ae5 	andpl	r0, r1, r5, ror #21
    2280:	0a9b0802 	beq	fe6c4290 <MSP_BASE+0xde6bf290>
    2284:	02007d02 	andeq	r7, r0, #2, 26	; 0x80
    2288:	09000074 	stmdbeq	r0, {r2, r4, r5, r6}
    228c:	08003d38 	stmdaeq	r0, {r3, r4, r5, r8, sl, fp, ip, sp}
    2290:	00000385 	andeq	r0, r0, r5, lsl #7
    2294:	000001f6 	strdeq	r0, [r0], -r6
    2298:	0153010a 	cmpeq	r3, sl, lsl #2
    229c:	52010a44 	andpl	r0, r1, #68, 20	; 0x44000
    22a0:	010a4401 	tsteq	sl, r1, lsl #8
    22a4:	73080251 	movwvc	r0, #33361	; 0x8251
    22a8:	0150010a 	cmpeq	r0, sl, lsl #2
    22ac:	7d020a30 	vstrvc	s0, [r2, #-192]	; 0xffffff40
    22b0:	00740200 	rsbseq	r0, r4, r0, lsl #4
    22b4:	3da20900 	stccc	9, cr0, [r2]
    22b8:	02f60800 	rscseq	r0, r6, #0, 16
    22bc:	020d0000 	andeq	r0, sp, #0
    22c0:	010a0000 	mrseq	r0, (UNDEF: 10)
    22c4:	5c030550 	cfstr32pl	mvfx0, [r3], {80}	; 0x50
    22c8:	000800ec 	andeq	r0, r8, ip, ror #1
    22cc:	003dbc09 	eorseq	fp, sp, r9, lsl #24
    22d0:	00035508 	andeq	r5, r3, r8, lsl #10
    22d4:	00024a00 	andeq	r4, r2, r0, lsl #20
    22d8:	53010a00 	movwpl	r0, #6656	; 0x1a00
    22dc:	0a007802 	beq	202ec <__RW_SIZE__+0x1fd64>
    22e0:	0a035201 	beq	d6aec <__RW_SIZE__+0xd6564>
    22e4:	010af800 	tsteq	sl, r0, lsl #16
    22e8:	00780251 	rsbseq	r0, r8, r1, asr r2
    22ec:	0250010a 	subseq	r0, r0, #-2147483646	; 0x80000002
    22f0:	020ac808 	andeq	ip, sl, #8, 16	; 0x80000
    22f4:	9103087d 	tstls	r3, sp, ror r8
    22f8:	020a0648 	andeq	r0, sl, #72, 12	; 0x4800000
    22fc:	7602047d 			; <UNDEFINED> instruction: 0x7602047d
    2300:	7d020a00 	vstrvc	s0, [r2, #-0]
    2304:	00760200 	rsbseq	r0, r6, r0, lsl #4
    2308:	3dd00900 	ldclcc	9, cr0, [r0]
    230c:	03850800 	orreq	r0, r5, #0, 16
    2310:	026e0000 	rsbeq	r0, lr, #0
    2314:	010a0000 	mrseq	r0, (UNDEF: 10)
    2318:	0a3a0153 	beq	e8286c <__RW_SIZE__+0xe822e4>
    231c:	3a015201 	bcc	56b28 <__RW_SIZE__+0x565a0>
    2320:	0251010a 	subseq	r0, r1, #-2147483646	; 0x80000002
    2324:	010ae508 	tsteq	sl, r8, lsl #10
    2328:	9b080250 	blls	202c70 <__RW_SIZE__+0x2026e8>
    232c:	3e120c00 	cdpcc	12, 1, cr0, cr2, cr0, {0}
    2330:	03850800 	orreq	r0, r5, #0, 16
    2334:	010a0000 	mrseq	r0, (UNDEF: 10)
    2338:	0a440153 	beq	110288c <__RW_SIZE__+0x1102304>
    233c:	44015201 	strmi	r5, [r1], #-513	; 0xfffffdff
    2340:	0251010a 	subseq	r0, r1, #-2147483646	; 0x80000002
    2344:	010a7308 	tsteq	sl, r8, lsl #6
    2348:	00770250 	rsbseq	r0, r7, r0, asr r2
    234c:	007d020a 	rsbseq	r0, sp, sl, lsl #4
    2350:	0650910a 	ldrbeq	r9, [r0], -sl, lsl #2
    2354:	00792431 	rsbseq	r2, r9, r1, lsr r4
    2358:	00029422 	andeq	r9, r2, r2, lsr #8
    235c:	003a0d00 	eorseq	r0, sl, r0, lsl #26
    2360:	02ae0000 	adceq	r0, lr, #0
    2364:	6b0e0000 	blvs	38236c <__RW_SIZE__+0x381de4>
    2368:	05000000 	streq	r0, [r0, #-0]
    236c:	08e90f00 	stmiaeq	r9!, {r8, r9, sl, fp}^
    2370:	0c010000 	stceq	0, cr0, [r1], {-0}
    2374:	000002bf 			; <UNDEFINED> instruction: 0x000002bf
    2378:	e9700305 	ldmdb	r0!, {r0, r2, r8, r9}^
    237c:	9e050800 	cdpls	8, 0, cr0, cr5, cr0, {0}
    2380:	10000002 	andne	r0, r0, r2
    2384:	000000b4 	strheq	r0, [r0], -r4
    2388:	d006ce02 	andle	ip, r6, r2, lsl #28
    238c:	11000002 	tstne	r0, r2
    2390:	0000005d 	andeq	r0, r0, sp, asr r0
    2394:	0008f712 	andeq	pc, r8, r2, lsl r7	; <UNPREDICTABLE>
    2398:	d00e0100 	andle	r0, lr, r0, lsl #2
    239c:	12000002 	andne	r0, r0, #2
    23a0:	000008b7 			; <UNDEFINED> instruction: 0x000008b7
    23a4:	02d00f01 	sbcseq	r0, r0, #1, 30
    23a8:	ef120000 	svc	0x00120000
    23ac:	01000008 	tsteq	r0, r8
    23b0:	0002d010 	andeq	sp, r2, r0, lsl r0
    23b4:	08d81300 	ldmeq	r8, {r8, r9, ip}^
    23b8:	19040000 	stmdbne	r4, {}	; <UNPREDICTABLE>
    23bc:	00000308 	andeq	r0, r0, r8, lsl #6
    23c0:	00007214 	andeq	r7, r0, r4, lsl r2
    23c4:	16001500 	strne	r1, [r0], -r0, lsl #10
    23c8:	00000918 	andeq	r0, r0, r8, lsl r9
    23cc:	5b160c03 	blpl	5853e0 <__RW_SIZE__+0x584e58>
    23d0:	04000004 	streq	r0, [r0], #-4
    23d4:	075e133b 	smmlareq	lr, fp, r3, r1
    23d8:	40040000 	andmi	r0, r4, r0
    23dc:	00000327 	andeq	r0, r0, r7, lsr #6
    23e0:	00005d14 	andeq	r5, r0, r4, lsl sp
    23e4:	3a130000 	bcc	4c23ec <__RW_SIZE__+0x4c1e64>
    23e8:	04000009 	streq	r0, [r0], #-9
    23ec:	0003381e 	andeq	r3, r3, lr, lsl r8
    23f0:	005d1400 	subseq	r1, sp, r0, lsl #8
    23f4:	16000000 	strne	r0, [r0], -r0
    23f8:	00000954 	andeq	r0, r0, r4, asr r9
    23fc:	9a131103 	bls	4c6810 <__RW_SIZE__+0x4c6288>
    2400:	04000008 	streq	r0, [r0], #-8
    2404:	0003552f 	andeq	r5, r3, pc, lsr #10
    2408:	005d1400 	subseq	r1, sp, r0, lsl #8
    240c:	5d140000 	ldcpl	0, cr0, [r4, #-0]
    2410:	00000000 	andeq	r0, r0, r0
    2414:	00035513 	andeq	r5, r3, r3, lsl r5
    2418:	85090500 	strhi	r0, [r9, #-1280]	; 0xfffffb00
    241c:	14000003 	strne	r0, [r0], #-3
    2420:	0000005d 	andeq	r0, r0, sp, asr r0
    2424:	00005d14 	andeq	r5, r0, r4, lsl sp
    2428:	005d1400 	subseq	r1, sp, r0, lsl #8
    242c:	5d140000 	ldcpl	0, cr0, [r4, #-0]
    2430:	14000000 	strne	r0, [r0], #-0
    2434:	0000005d 	andeq	r0, r0, sp, asr r0
    2438:	00005d14 	andeq	r5, r0, r4, lsl sp
    243c:	007f1400 	rsbseq	r1, pc, r0, lsl #8
    2440:	00150000 	andseq	r0, r5, r0
    2444:	00092117 	andeq	r2, r9, r7, lsl r1
    2448:	14140300 	ldrne	r0, [r4], #-768	; 0xfffffd00
    244c:	0000005d 	andeq	r0, r0, sp, asr r0
    2450:	00005d14 	andeq	r5, r0, r4, lsl sp
    2454:	005d1400 	subseq	r1, sp, r0, lsl #8
    2458:	5d140000 	ldcpl	0, cr0, [r4, #-0]
    245c:	14000000 	strne	r0, [r0], #-0
    2460:	0000003a 	andeq	r0, r0, sl, lsr r0
    2464:	02cb0000 	sbceq	r0, fp, #0
    2468:	00040000 	andeq	r0, r4, r0
    246c:	00000981 	andeq	r0, r0, r1, lsl #19
    2470:	01100104 	tsteq	r0, r4, lsl #2
    2474:	ed010000 	stc	0, cr0, [r1, #-0]
    2478:	28000009 	stmdacs	r0, {r0, r3}
    247c:	2c000000 	stccs	0, cr0, [r0], {-0}
    2480:	7008003e 	andvc	r0, r8, lr, lsr r0
    2484:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    2488:	02000007 	andeq	r0, r0, #7
    248c:	00cb0601 	sbceq	r0, fp, r1, lsl #12
    2490:	94030000 	strls	r0, [r3], #-0
    2494:	02000002 	andeq	r0, r0, #2
    2498:	0000372a 	andeq	r3, r0, sl, lsr #14
    249c:	08010200 	stmdaeq	r1, {r9}
    24a0:	000000c9 	andeq	r0, r0, r9, asr #1
    24a4:	ba050202 	blt	142cb4 <__RW_SIZE__+0x14272c>
    24a8:	02000001 	andeq	r0, r0, #1
    24ac:	00a10702 	adceq	r0, r1, r2, lsl #14
    24b0:	04020000 	streq	r0, [r2], #-0
    24b4:	00000505 	andeq	r0, r0, r5, lsl #10
    24b8:	01d00300 	bicseq	r0, r0, r0, lsl #6
    24bc:	50020000 	andpl	r0, r2, r0
    24c0:	0000005e 	andeq	r0, r0, lr, asr r0
    24c4:	fe070402 	cdp2	4, 0, cr0, cr7, cr2, {0}
    24c8:	02000000 	andeq	r0, r0, #0
    24cc:	00000508 	andeq	r0, r0, r8, lsl #10
    24d0:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    24d4:	0000f907 	andeq	pc, r0, r7, lsl #18
    24d8:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    24dc:	00746e69 	rsbseq	r6, r4, r9, ror #28
    24e0:	03070402 	movweq	r0, #29698	; 0x7402
    24e4:	02000001 	andeq	r0, r0, #1
    24e8:	01a60704 			; <UNDEFINED> instruction: 0x01a60704
    24ec:	53050000 	movwpl	r0, #20480	; 0x5000
    24f0:	06000000 	streq	r0, [r0], -r0
    24f4:	7a9b0374 	bvc	fe6c32cc <MSP_BASE+0xde6be2cc>
    24f8:	07000001 	streq	r0, [r0, -r1]
    24fc:	000009d5 	ldrdeq	r0, [r0], -r5
    2500:	017a9d03 	cmneq	sl, r3, lsl #26
    2504:	07000000 	streq	r0, [r0, -r0]
    2508:	000009c5 	andeq	r0, r0, r5, asr #19
    250c:	00889e03 	addeq	r9, r8, r3, lsl #28
    2510:	07040000 	streq	r0, [r4, -r0]
    2514:	00000998 	muleq	r0, r8, r9
    2518:	00889f03 	addeq	r9, r8, r3, lsl #30
    251c:	07080000 	streq	r0, [r8, -r0]
    2520:	000009ca 	andeq	r0, r0, sl, asr #19
    2524:	0088a003 	addeq	sl, r8, r3
    2528:	080c0000 	stmdaeq	ip, {}	; <UNPREDICTABLE>
    252c:	00524353 	subseq	r4, r2, r3, asr r3
    2530:	0088a103 	addeq	sl, r8, r3, lsl #2
    2534:	08100000 	ldmdaeq	r0, {}	; <UNPREDICTABLE>
    2538:	00524343 	subseq	r4, r2, r3, asr #6
    253c:	0088a203 	addeq	sl, r8, r3, lsl #4
    2540:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    2544:	00504853 	subseq	r4, r0, r3, asr r8
    2548:	018fa303 	orreq	sl, pc, r3, lsl #6
    254c:	07180000 	ldreq	r0, [r8, -r0]
    2550:	00000975 	andeq	r0, r0, r5, ror r9
    2554:	0088a403 	addeq	sl, r8, r3, lsl #8
    2558:	07240000 	streq	r0, [r4, -r0]!
    255c:	00000984 	andeq	r0, r0, r4, lsl #19
    2560:	0088a503 	addeq	sl, r8, r3, lsl #10
    2564:	07280000 	streq	r0, [r8, -r0]!
    2568:	0000099d 	muleq	r0, sp, r9
    256c:	0088a603 	addeq	sl, r8, r3, lsl #12
    2570:	072c0000 	streq	r0, [ip, -r0]!
    2574:	000009bb 			; <UNDEFINED> instruction: 0x000009bb
    2578:	0088a703 	addeq	sl, r8, r3, lsl #14
    257c:	07300000 	ldreq	r0, [r0, -r0]!
    2580:	000009db 	ldrdeq	r0, [r0], -fp
    2584:	0088a803 	addeq	sl, r8, r3, lsl #16
    2588:	07340000 	ldreq	r0, [r4, -r0]!
    258c:	000009d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2590:	0088a903 	addeq	sl, r8, r3, lsl #18
    2594:	07380000 	ldreq	r0, [r8, -r0]!
    2598:	000009f7 	strdeq	r0, [r0], -r7
    259c:	0088aa03 	addeq	sl, r8, r3, lsl #20
    25a0:	083c0000 	ldmdaeq	ip!, {}	; <UNPREDICTABLE>
    25a4:	00524650 	subseq	r4, r2, r0, asr r6
    25a8:	01a4ab03 			; <UNDEFINED> instruction: 0x01a4ab03
    25ac:	08400000 	stmdaeq	r0, {}^	; <UNPREDICTABLE>
    25b0:	00524644 	subseq	r4, r2, r4, asr #12
    25b4:	017aac03 	cmneq	sl, r3, lsl #24
    25b8:	08480000 	stmdaeq	r8, {}^	; <UNPREDICTABLE>
    25bc:	00524441 	subseq	r4, r2, r1, asr #8
    25c0:	017aad03 	cmneq	sl, r3, lsl #26
    25c4:	074c0000 	strbeq	r0, [ip, -r0]
    25c8:	00000970 	andeq	r0, r0, r0, ror r9
    25cc:	01beae03 			; <UNDEFINED> instruction: 0x01beae03
    25d0:	07500000 	ldrbeq	r0, [r0, -r0]
    25d4:	000009a2 	andeq	r0, r0, r2, lsr #19
    25d8:	01d8af03 	bicseq	sl, r8, r3, lsl #30
    25dc:	00600000 	rsbeq	r0, r0, r0
    25e0:	00008809 	andeq	r8, r0, r9, lsl #16
    25e4:	002c0a00 	eoreq	r0, ip, r0, lsl #20
    25e8:	018f0000 	orreq	r0, pc, r0
    25ec:	810b0000 	mrshi	r0, (UNDEF: 11)
    25f0:	0b000000 	bleq	25f8 <__RW_SIZE__+0x2070>
    25f4:	017f0500 	cmneq	pc, r0, lsl #10
    25f8:	530a0000 	movwpl	r0, #40960	; 0xa000
    25fc:	a4000000 	strge	r0, [r0], #-0
    2600:	0b000001 	bleq	260c <__RW_SIZE__+0x2084>
    2604:	00000081 	andeq	r0, r0, r1, lsl #1
    2608:	a9090001 	stmdbge	r9, {r0}
    260c:	05000001 	streq	r0, [r0, #-1]
    2610:	00000194 	muleq	r0, r4, r1
    2614:	0000530a 	andeq	r5, r0, sl, lsl #6
    2618:	0001be00 	andeq	fp, r1, r0, lsl #28
    261c:	00810b00 	addeq	r0, r1, r0, lsl #22
    2620:	00030000 	andeq	r0, r3, r0
    2624:	0001c309 	andeq	ip, r1, r9, lsl #6
    2628:	01ae0500 			; <UNDEFINED> instruction: 0x01ae0500
    262c:	530a0000 	movwpl	r0, #40960	; 0xa000
    2630:	d8000000 	stmdale	r0, {}	; <UNPREDICTABLE>
    2634:	0b000001 	bleq	2640 <__RW_SIZE__+0x20b8>
    2638:	00000081 	andeq	r0, r0, r1, lsl #1
    263c:	dd090004 	stcle	0, cr0, [r9, #-16]
    2640:	05000001 	streq	r0, [r0, #-1]
    2644:	000001c8 	andeq	r0, r0, r8, asr #3
    2648:	0009a703 	andeq	sl, r9, r3, lsl #14
    264c:	8db00300 	ldchi	3, cr0, [r0]
    2650:	0c000000 	stceq	0, cr0, [r0], {-0}
    2654:	0001f304 	andeq	pc, r1, r4, lsl #6
    2658:	08010200 	stmdaeq	r1, {r9}
    265c:	000000d2 	ldrdeq	r0, [r0], -r2
    2660:	0009890d 	andeq	r8, r9, sp, lsl #18
    2664:	ed030100 	stfs	f0, [r3, #-0]
    2668:	2c000001 	stccs	0, cr0, [r0], {1}
    266c:	4408003e 	strmi	r0, [r8], #-62	; 0xffffffc2
    2670:	01000000 	mrseq	r0, (UNDEF: 0)
    2674:	00025d9c 	muleq	r2, ip, sp
    2678:	6e690e00 	cdpvs	14, 6, cr0, cr9, cr0, {0}
    267c:	03010063 	movweq	r0, #4195	; 0x1063
    2680:	00000073 	andeq	r0, r0, r3, ror r0
    2684:	00000f7a 	andeq	r0, r0, sl, ror pc
    2688:	0009630f 	andeq	r6, r9, pc, lsl #6
    268c:	37050100 	strcc	r0, [r5, -r0, lsl #2]
    2690:	10000000 	andne	r0, r0, r0
    2694:	000009c0 	andeq	r0, r0, r0, asr #19
    2698:	01ed0601 	mvneq	r0, r1, lsl #12
    269c:	03050000 	movweq	r0, #20480	; 0x5000
    26a0:	20000588 	andcs	r0, r0, r8, lsl #11
    26a4:	00098f11 	andeq	r8, r9, r1, lsl pc
    26a8:	ed080100 	stfs	f0, [r8, #-0]
    26ac:	c9000001 	stmdbgt	r0, {r0}
    26b0:	1100000f 	tstne	r0, pc
    26b4:	0000097b 	andeq	r0, r0, fp, ror r9
    26b8:	01ed0901 	mvneq	r0, r1, lsl #18
    26bc:	0fdc0000 	svceq	0x00dc0000
    26c0:	12000000 	andne	r0, r0, #0
    26c4:	000009e1 	andeq	r0, r0, r1, ror #19
    26c8:	3e701601 	cdpcc	6, 7, cr1, cr0, cr1, {0}
    26cc:	002c0800 	eoreq	r0, ip, r0, lsl #16
    26d0:	9c010000 	stcls	0, cr0, [r1], {-0}
    26d4:	00000297 	muleq	r0, r7, r2
    26d8:	003e7613 	eorseq	r7, lr, r3, lsl r6
    26dc:	0002b308 	andeq	fp, r2, r8, lsl #6
    26e0:	3e7a1300 	cdpcc	3, 7, cr1, cr10, cr0, {0}
    26e4:	02ba0800 	adcseq	r0, sl, #0, 16
    26e8:	82140000 	andshi	r0, r4, #0
    26ec:	c108003e 	tstgt	r8, lr, lsr r0
    26f0:	15000002 	strne	r0, [r0, #-2]
    26f4:	08045001 	stmdaeq	r4, {r0, ip, lr}
    26f8:	002439e1 	eoreq	r3, r4, r1, ror #19
    26fc:	00b41600 	adcseq	r1, r4, r0, lsl #12
    2700:	ce030000 	cdpgt	0, 0, cr0, cr3, cr0, {0}
    2704:	0002a306 	andeq	sl, r2, r6, lsl #6
    2708:	00730500 	rsbseq	r0, r3, r0, lsl #10
    270c:	630f0000 	movwvs	r0, #61440	; 0xf000
    2710:	01000009 	tsteq	r0, r9
    2714:	00003705 	andeq	r3, r0, r5, lsl #14
    2718:	08861700 	stmeq	r6, {r8, r9, sl, ip}
    271c:	0a040000 	beq	102724 <__RW_SIZE__+0x10219c>
    2720:	00082017 	andeq	r2, r8, r7, lsl r0
    2724:	18260400 	stmdane	r6!, {sl}
    2728:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
    272c:	73191604 	tstvc	r9, #4, 12	; 0x400000
    2730:	00000000 	andeq	r0, r0, r0
    2734:	000e6200 	andeq	r6, lr, r0, lsl #4
    2738:	dc000400 	cfstrsle	mvf0, [r0], {-0}
    273c:	0400000a 	streq	r0, [r0], #-10
    2740:	00011001 	andeq	r1, r1, r1
    2744:	0a0f0100 	beq	3c2b4c <__RW_SIZE__+0x3c25c4>
    2748:	00280000 	eoreq	r0, r8, r0
    274c:	3e9c0000 	cdpcc	0, 9, cr0, cr12, cr0, {0}
    2750:	03b20800 			; <UNDEFINED> instruction: 0x03b20800
    2754:	089f0000 	ldmeq	pc, {}	; <UNPREDICTABLE>
    2758:	4a020000 	bmi	82760 <__RW_SIZE__+0x821d8>
    275c:	01000004 	tsteq	r0, r4
    2760:	0164a803 	cmneq	r4, r3, lsl #16
    2764:	75030000 	strvc	r0, [r3, #-0]
    2768:	72000006 	andvc	r0, r0, #6
    276c:	00047203 	andeq	r7, r4, r3, lsl #4
    2770:	b2037400 	andlt	r7, r3, #0, 8
    2774:	75000005 	strvc	r0, [r0, #-5]
    2778:	00073503 	andeq	r3, r7, r3, lsl #10
    277c:	52037600 	andpl	r7, r3, #0, 12
    2780:	7b000007 	blvc	27a4 <__RW_SIZE__+0x221c>
    2784:	00072303 	andeq	r2, r7, r3, lsl #6
    2788:	4f037c00 	svcmi	0x00037c00
    278c:	7e000004 	cdpvc	0, 0, cr0, cr0, cr4, {0}
    2790:	0006e603 	andeq	lr, r6, r3, lsl #12
    2794:	a8037f00 	stmdage	r3, {r8, r9, sl, fp, ip, sp, lr}
    2798:	00000005 	andeq	r0, r0, r5
    279c:	0005cb03 	andeq	ip, r5, r3, lsl #22
    27a0:	d6030100 	strle	r0, [r3], -r0, lsl #2
    27a4:	02000007 	andeq	r0, r0, #7
    27a8:	00062103 	andeq	r2, r6, r3, lsl #2
    27ac:	25030300 	strcs	r0, [r3, #-768]	; 0xfffffd00
    27b0:	04000004 	streq	r0, [r0], #-4
    27b4:	00046903 	andeq	r6, r4, r3, lsl #18
    27b8:	35030500 	strcc	r0, [r3, #-1280]	; 0xfffffb00
    27bc:	06000004 	streq	r0, [r0], -r4
    27c0:	00069b03 	andeq	r9, r6, r3, lsl #22
    27c4:	18030700 	stmdane	r3, {r8, r9, sl}
    27c8:	08000005 	stmdaeq	r0, {r0, r2}
    27cc:	00079403 	andeq	r9, r7, r3, lsl #8
    27d0:	c0030900 	andgt	r0, r3, r0, lsl #18
    27d4:	0a000005 	beq	27f0 <__RW_SIZE__+0x2268>
    27d8:	00057f03 	andeq	r7, r5, r3, lsl #30
    27dc:	12030b00 	andne	r0, r3, #0, 22
    27e0:	0c000004 	stceq	0, cr0, [r0], {4}
    27e4:	0005ef03 	andeq	lr, r5, r3, lsl #30
    27e8:	ae030d00 	cdpge	13, 0, cr0, cr3, cr0, {0}
    27ec:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    27f0:	00078103 	andeq	r8, r7, r3, lsl #2
    27f4:	4d030f00 	stcmi	15, cr0, [r3, #-0]
    27f8:	10000005 	andne	r0, r0, r5
    27fc:	0003e803 	andeq	lr, r3, r3, lsl #16
    2800:	a4031100 	strge	r1, [r3], #-256	; 0xffffff00
    2804:	12000007 	andne	r0, r0, #7
    2808:	0004ee03 	andeq	lr, r4, r3, lsl #28
    280c:	c0031300 	andgt	r1, r3, r0, lsl #6
    2810:	14000003 	strne	r0, [r0], #-3
    2814:	0004e003 	andeq	lr, r4, r3
    2818:	da031500 	ble	c7c20 <__RW_SIZE__+0xc7698>
    281c:	16000003 	strne	r0, [r0], -r3
    2820:	00074503 	andeq	r4, r7, r3, lsl #10
    2824:	8d031700 	stchi	7, cr1, [r3, #-0]
    2828:	18000004 	stmdane	r0, {r2}
    282c:	00060f03 	andeq	r0, r6, r3, lsl #30
    2830:	b0031900 	andlt	r1, r3, r0, lsl #18
    2834:	1a000006 	bne	2854 <__RW_SIZE__+0x22cc>
    2838:	00068903 	andeq	r8, r6, r3, lsl #18
    283c:	ff031b00 			; <UNDEFINED> instruction: 0xff031b00
    2840:	1c000006 	stcne	0, cr0, [r0], {6}
    2844:	00057503 	andeq	r7, r5, r3, lsl #10
    2848:	08031d00 	stmdaeq	r3, {r8, sl, fp, ip}
    284c:	1e000004 	cdpne	0, 0, cr0, cr0, cr4, {0}
    2850:	00060203 	andeq	r0, r6, r3, lsl #4
    2854:	cf031f00 	svcgt	0x00031f00
    2858:	20000006 	andcs	r0, r0, r6
    285c:	00053303 	andeq	r3, r5, r3, lsl #6
    2860:	fb032100 	blx	cac6a <__RW_SIZE__+0xca6e2>
    2864:	22000003 	andcs	r0, r0, #3
    2868:	0004a403 	andeq	sl, r4, r3, lsl #8
    286c:	72032300 	andvc	r2, r3, #0, 6
    2870:	24000007 	strcs	r0, [r0], #-7
    2874:	00066903 	andeq	r6, r6, r3, lsl #18
    2878:	0c032500 	cfstr32eq	mvfx2, [r3], {-0}
    287c:	26000005 	strcs	r0, [r0], -r5
    2880:	0007b003 	andeq	fp, r7, r3
    2884:	40032700 	andmi	r2, r3, r0, lsl #14
    2888:	28000004 	stmdacs	r0, {r2}
    288c:	0007e703 	andeq	lr, r7, r3, lsl #14
    2890:	99032900 	stmdbls	r3, {r8, fp, sp}
    2894:	2a000005 	bcs	28b0 <__RW_SIZE__+0x2328>
    2898:	05020400 	streq	r0, [r2, #-1024]	; 0xfffffc00
    289c:	d9030000 	stmdble	r3, {}	; <UNPREDICTABLE>
    28a0:	00002501 	andeq	r2, r0, r1, lsl #10
    28a4:	06010500 	streq	r0, [r1], -r0, lsl #10
    28a8:	000000cb 	andeq	r0, r0, fp, asr #1
    28ac:	00029406 	andeq	r9, r2, r6, lsl #8
    28b0:	822a0400 	eorhi	r0, sl, #0, 8
    28b4:	05000001 	streq	r0, [r0, #-1]
    28b8:	00c90801 	sbceq	r0, r9, r1, lsl #16
    28bc:	02050000 	andeq	r0, r5, #0
    28c0:	0001ba05 	andeq	fp, r1, r5, lsl #20
    28c4:	02f10600 	rscseq	r0, r1, #0, 12
    28c8:	36040000 	strcc	r0, [r4], -r0
    28cc:	0000019b 	muleq	r0, fp, r1
    28d0:	a1070205 	tstge	r7, r5, lsl #4
    28d4:	05000000 	streq	r0, [r0, #-0]
    28d8:	00050504 	andeq	r0, r5, r4, lsl #10
    28dc:	d0060000 	andle	r0, r6, r0
    28e0:	04000001 	streq	r0, [r0], #-1
    28e4:	0001b450 	andeq	fp, r1, r0, asr r4
    28e8:	07040500 	streq	r0, [r4, -r0, lsl #10]
    28ec:	000000fe 	strdeq	r0, [r0], -lr
    28f0:	00050805 	andeq	r0, r5, r5, lsl #16
    28f4:	05000000 	streq	r0, [r0, #-0]
    28f8:	00f90708 	rscseq	r0, r9, r8, lsl #14
    28fc:	04070000 	streq	r0, [r7], #-0
    2900:	746e6905 	strbtvc	r6, [lr], #-2309	; 0xfffff6fb
    2904:	07040500 	streq	r0, [r4, -r0, lsl #10]
    2908:	00000103 	andeq	r0, r0, r3, lsl #2
    290c:	020e0408 	andeq	r0, lr, #8, 8	; 0x8000000
    2910:	00028584 	andeq	r8, r2, r4, lsl #11
    2914:	04880900 	streq	r0, [r8], #2304	; 0x900
    2918:	86020000 	strhi	r0, [r2], -r0
    291c:	0000029c 	muleq	r0, ip, r2
    2920:	062a0900 	strteq	r0, [sl], -r0, lsl #18
    2924:	87020000 	strhi	r0, [r2, -r0]
    2928:	000002a1 	andeq	r0, r0, r1, lsr #5
    292c:	076d0920 	strbeq	r0, [sp, -r0, lsr #18]!
    2930:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
    2934:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    2938:	049b0980 	ldreq	r0, [fp], #2432	; 0x980
    293c:	89020000 	stmdbhi	r2, {}	; <UNPREDICTABLE>
    2940:	000002a1 	andeq	r0, r0, r1, lsr #5
    2944:	079f0aa0 	ldreq	r0, [pc, r0, lsr #21]
    2948:	8a020000 	bhi	82950 <__RW_SIZE__+0x823c8>
    294c:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
    2950:	340a0100 	strcc	r0, [sl], #-256	; 0xffffff00
    2954:	02000006 	andeq	r0, r0, #6
    2958:	0002a18b 	andeq	sl, r2, fp, lsl #3
    295c:	0a012000 	beq	4a964 <__RW_SIZE__+0x4a3dc>
    2960:	000005d4 	ldrdeq	r0, [r0], -r4
    2964:	02bb8c02 	adcseq	r8, fp, #512	; 0x200
    2968:	01800000 	orreq	r0, r0, r0
    296c:	00063e0a 	andeq	r3, r6, sl, lsl #28
    2970:	a18d0200 	orrge	r0, sp, r0, lsl #4
    2974:	a0000002 	andge	r0, r0, r2
    2978:	077c0a01 	ldrbeq	r0, [ip, -r1, lsl #20]!
    297c:	8e020000 	cdphi	0, 0, cr0, cr2, cr0, {0}
    2980:	000002c0 	andeq	r0, r0, r0, asr #5
    2984:	480a0200 	stmdami	sl, {r9}
    2988:	02000006 	andeq	r0, r0, #6
    298c:	0002c58f 	andeq	ip, r2, pc, lsl #11
    2990:	0b022000 	bleq	8a998 <__RW_SIZE__+0x8a410>
    2994:	02005049 	andeq	r5, r0, #73	; 0x49
    2998:	0002e590 	muleq	r2, r0, r5
    299c:	0a030000 	beq	c29a4 <__RW_SIZE__+0xc241c>
    29a0:	00000652 	andeq	r0, r0, r2, asr r6
    29a4:	02ea9102 	rsceq	r9, sl, #-2147483648	; 0x80000000
    29a8:	03f00000 	mvnseq	r0, #0
    29ac:	00061c0a 	andeq	r1, r6, sl, lsl #24
    29b0:	fb920200 	blx	fe4831ba <MSP_BASE+0xde47e1ba>
    29b4:	00000002 	andeq	r0, r0, r2
    29b8:	a90c000e 	stmdbge	ip, {r1, r2, r3}
    29bc:	95000001 	strls	r0, [r0, #-1]
    29c0:	0d000002 	stceq	0, cr0, [r0, #-8]
    29c4:	00000295 	muleq	r0, r5, r2
    29c8:	04050007 	streq	r0, [r5], #-7
    29cc:	0001a607 	andeq	sl, r1, r7, lsl #12
    29d0:	02850e00 	addeq	r0, r5, #0, 28
    29d4:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    29d8:	b1000001 	tstlt	r0, r1
    29dc:	0d000002 	stceq	0, cr0, [r0, #-8]
    29e0:	00000295 	muleq	r0, r5, r2
    29e4:	850e0017 	strhi	r0, [lr, #-23]	; 0xffffffe9
    29e8:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    29ec:	00000285 	andeq	r0, r0, r5, lsl #5
    29f0:	0002850e 	andeq	r8, r2, lr, lsl #10
    29f4:	02850e00 	addeq	r0, r5, #0, 28
    29f8:	a90c0000 	stmdbge	ip, {}	; <UNPREDICTABLE>
    29fc:	d5000001 	strle	r0, [r0, #-1]
    2a00:	0d000002 	stceq	0, cr0, [r0, #-8]
    2a04:	00000295 	muleq	r0, r5, r2
    2a08:	770c0037 	smladxvc	ip, r7, r0, r0
    2a0c:	e5000001 	str	r0, [r0, #-1]
    2a10:	0d000002 	stceq	0, cr0, [r0, #-8]
    2a14:	00000295 	muleq	r0, r5, r2
    2a18:	d50e00ef 	strle	r0, [lr, #-239]	; 0xffffff11
    2a1c:	0c000002 	stceq	0, cr0, [r0], {2}
    2a20:	000001a9 	andeq	r0, r0, r9, lsr #3
    2a24:	000002fb 	strdeq	r0, [r0], -fp
    2a28:	0002950f 	andeq	r9, r2, pc, lsl #10
    2a2c:	00028300 	andeq	r8, r2, r0, lsl #6
    2a30:	0001a90e 	andeq	sl, r1, lr, lsl #18
    2a34:	06a60600 	strteq	r0, [r6], r0, lsl #12
    2a38:	93020000 	movwls	r0, #8192	; 0x2000
    2a3c:	000001d7 	ldrdeq	r0, [r0], -r7
    2a40:	9b027410 	blls	9fa88 <__RW_SIZE__+0x9f500>
    2a44:	000003f8 	strdeq	r0, [r0], -r8
    2a48:	0009d509 	andeq	sp, r9, r9, lsl #10
    2a4c:	f89d0200 			; <UNDEFINED> instruction: 0xf89d0200
    2a50:	00000003 	andeq	r0, r0, r3
    2a54:	0009c509 	andeq	ip, r9, r9, lsl #10
    2a58:	fb9e0200 	blx	fe783262 <MSP_BASE+0xde77e262>
    2a5c:	04000002 	streq	r0, [r0], #-2
    2a60:	00099809 	andeq	r9, r9, r9, lsl #16
    2a64:	fb9f0200 	blx	fe7c326e <MSP_BASE+0xde7be26e>
    2a68:	08000002 	stmdaeq	r0, {r1}
    2a6c:	0009ca09 	andeq	ip, r9, r9, lsl #20
    2a70:	fba00200 	blx	fe80327a <MSP_BASE+0xde7fe27a>
    2a74:	0c000002 	stceq	0, cr0, [r0], {2}
    2a78:	52435311 	subpl	r5, r3, #1140850688	; 0x44000000
    2a7c:	fba10200 	blx	fe843286 <MSP_BASE+0xde83e286>
    2a80:	10000002 	andne	r0, r0, r2
    2a84:	52434311 	subpl	r4, r3, #1140850688	; 0x44000000
    2a88:	fba20200 	blx	fe883292 <MSP_BASE+0xde87e292>
    2a8c:	14000002 	strne	r0, [r0], #-2
    2a90:	50485311 	subpl	r5, r8, r1, lsl r3
    2a94:	0da30200 	sfmeq	f0, 4, [r3]
    2a98:	18000004 	stmdane	r0, {r2}
    2a9c:	00097509 	andeq	r7, r9, r9, lsl #10
    2aa0:	fba40200 	blx	fe9032aa <MSP_BASE+0xde8fe2aa>
    2aa4:	24000002 	strcs	r0, [r0], #-2
    2aa8:	00098409 	andeq	r8, r9, r9, lsl #8
    2aac:	fba50200 	blx	fe9432b6 <MSP_BASE+0xde93e2b6>
    2ab0:	28000002 	stmdacs	r0, {r1}
    2ab4:	00099d09 	andeq	r9, r9, r9, lsl #26
    2ab8:	fba60200 	blx	fe9832c2 <MSP_BASE+0xde97e2c2>
    2abc:	2c000002 	stccs	0, cr0, [r0], {2}
    2ac0:	0009bb09 	andeq	fp, r9, r9, lsl #22
    2ac4:	fba70200 	blx	fe9c32ce <MSP_BASE+0xde9be2ce>
    2ac8:	30000002 	andcc	r0, r0, r2
    2acc:	0009db09 	andeq	sp, r9, r9, lsl #22
    2ad0:	fba80200 	blx	fea032da <MSP_BASE+0xde9fe2da>
    2ad4:	34000002 	strcc	r0, [r0], #-2
    2ad8:	0009d009 	andeq	sp, r9, r9
    2adc:	fba90200 	blx	fea432e6 <MSP_BASE+0xdea3e2e6>
    2ae0:	38000002 	stmdacc	r0, {r1}
    2ae4:	0009f709 	andeq	pc, r9, r9, lsl #14
    2ae8:	fbaa0200 	blx	fea832f2 <MSP_BASE+0xdea7e2f2>
    2aec:	3c000002 	stccc	0, cr0, [r0], {2}
    2af0:	52465011 	subpl	r5, r6, #17
    2af4:	22ab0200 	adccs	r0, fp, #0, 4
    2af8:	40000004 	andmi	r0, r0, r4
    2afc:	52464411 	subpl	r4, r6, #285212672	; 0x11000000
    2b00:	f8ac0200 			; <UNDEFINED> instruction: 0xf8ac0200
    2b04:	48000003 	stmdami	r0, {r0, r1}
    2b08:	52444111 	subpl	r4, r4, #1073741828	; 0x40000004
    2b0c:	f8ad0200 			; <UNDEFINED> instruction: 0xf8ad0200
    2b10:	4c000003 	stcmi	0, cr0, [r0], {3}
    2b14:	00097009 	andeq	r7, r9, r9
    2b18:	3cae0200 	sfmcc	f0, 4, [lr]
    2b1c:	50000004 	andpl	r0, r0, r4
    2b20:	0009a209 	andeq	sl, r9, r9, lsl #4
    2b24:	56af0200 	strtpl	r0, [pc], r0, lsl #4
    2b28:	60000004 	andvs	r0, r0, r4
    2b2c:	02fb1200 	rscseq	r1, fp, #0, 4
    2b30:	770c0000 	strvc	r0, [ip, -r0]
    2b34:	0d000001 	stceq	0, cr0, [r0, #-4]
    2b38:	0d000004 	stceq	0, cr0, [r0, #-16]
    2b3c:	00000295 	muleq	r0, r5, r2
    2b40:	fd0e000b 	stc2	0, cr0, [lr, #-44]	; 0xffffffd4
    2b44:	0c000003 	stceq	0, cr0, [r0], {3}
    2b48:	000001a9 	andeq	r0, r0, r9, lsr #3
    2b4c:	00000422 	andeq	r0, r0, r2, lsr #8
    2b50:	0002950d 	andeq	r9, r2, sp, lsl #10
    2b54:	12000100 	andne	r0, r0, #0, 2
    2b58:	00000427 	andeq	r0, r0, r7, lsr #8
    2b5c:	0004120e 	andeq	r1, r4, lr, lsl #4
    2b60:	01a90c00 			; <UNDEFINED> instruction: 0x01a90c00
    2b64:	043c0000 	ldrteq	r0, [ip], #-0
    2b68:	950d0000 	strls	r0, [sp, #-0]
    2b6c:	03000002 	movweq	r0, #2
    2b70:	04411200 	strbeq	r1, [r1], #-512	; 0xfffffe00
    2b74:	2c0e0000 	stccs	0, cr0, [lr], {-0}
    2b78:	0c000004 	stceq	0, cr0, [r0], {4}
    2b7c:	000001a9 	andeq	r0, r0, r9, lsr #3
    2b80:	00000456 	andeq	r0, r0, r6, asr r4
    2b84:	0002950d 	andeq	r9, r2, sp, lsl #10
    2b88:	12000400 	andne	r0, r0, #0, 8
    2b8c:	0000045b 	andeq	r0, r0, fp, asr r4
    2b90:	0004460e 	andeq	r4, r4, lr, lsl #12
    2b94:	09a70600 	stmibeq	r7!, {r9, sl}
    2b98:	b0020000 	andlt	r0, r2, r0
    2b9c:	0000030b 	andeq	r0, r0, fp, lsl #6
    2ba0:	0001900e 	andeq	r9, r1, lr
    2ba4:	03181300 	tsteq	r8, #0, 6
    2ba8:	04c70377 	strbeq	r0, [r7], #887	; 0x377
    2bac:	49140000 	ldmdbmi	r4, {}	; <UNPREDICTABLE>
    2bb0:	0300524d 	movweq	r5, #589	; 0x24d
    2bb4:	02fb0379 	rscseq	r0, fp, #-469762047	; 0xe4000001
    2bb8:	14000000 	strne	r0, [r0], #-0
    2bbc:	00524d45 	subseq	r4, r2, r5, asr #26
    2bc0:	fb037a03 	blx	e13d6 <__RW_SIZE__+0xe0e4e>
    2bc4:	04000002 	streq	r0, [r0], #-2
    2bc8:	00069615 	andeq	r9, r6, r5, lsl r6
    2bcc:	037b0300 	cmneq	fp, #0, 6
    2bd0:	000002fb 	strdeq	r0, [r0], -fp
    2bd4:	07091508 	streq	r1, [r9, -r8, lsl #10]
    2bd8:	7c030000 	stcvc	0, cr0, [r3], {-0}
    2bdc:	0002fb03 	andeq	pc, r2, r3, lsl #22
    2be0:	f9150c00 			; <UNDEFINED> instruction: 0xf9150c00
    2be4:	03000006 	movweq	r0, #6
    2be8:	02fb037d 	rscseq	r0, fp, #-201326591	; 0xf4000001
    2bec:	14100000 	ldrne	r0, [r0], #-0
    2bf0:	03005250 	movweq	r5, #592	; 0x250
    2bf4:	02fb037e 	rscseq	r0, fp, #-134217727	; 0xf8000001
    2bf8:	00140000 	andseq	r0, r4, r0
    2bfc:	00065c04 	andeq	r5, r6, r4, lsl #24
    2c00:	037f0300 	cmneq	pc, #0, 6
    2c04:	00000470 	andeq	r0, r0, r0, ror r4
    2c08:	a2035013 	andge	r5, r3, #19
    2c0c:	0006e404 	andeq	lr, r6, r4, lsl #8
    2c10:	52431400 	subpl	r1, r3, #0, 8
    2c14:	a4030031 	strge	r0, [r3], #-49	; 0xffffffcf
    2c18:	00046b04 	andeq	r6, r4, r4, lsl #22
    2c1c:	2a150000 	bcs	542c24 <__RW_SIZE__+0x54269c>
    2c20:	03000006 	movweq	r0, #6
    2c24:	019004a5 	orrseq	r0, r0, r5, lsr #9
    2c28:	14020000 	strne	r0, [r2], #-0
    2c2c:	00325243 	eorseq	r5, r2, r3, asr #4
    2c30:	6b04a603 	blvs	12c444 <__RW_SIZE__+0x12bebc>
    2c34:	04000004 	streq	r0, [r0], #-4
    2c38:	000b2e15 	andeq	r2, fp, r5, lsl lr
    2c3c:	04a70300 	strteq	r0, [r7], #768	; 0x300
    2c40:	00000190 	muleq	r0, r0, r1
    2c44:	0ac91506 	beq	ff248064 <MSP_BASE+0xdf243064>
    2c48:	a8030000 	stmdage	r3, {}	; <UNPREDICTABLE>
    2c4c:	00046b04 	andeq	r6, r4, r4, lsl #22
    2c50:	34150800 	ldrcc	r0, [r5], #-2048	; 0xfffff800
    2c54:	03000006 	movweq	r0, #6
    2c58:	019004a9 	orrseq	r0, r0, r9, lsr #9
    2c5c:	150a0000 	strne	r0, [sl, #-0]
    2c60:	00000aae 	andeq	r0, r0, lr, lsr #21
    2c64:	6b04aa03 	blvs	12d478 <__RW_SIZE__+0x12cef0>
    2c68:	0c000004 	stceq	0, cr0, [r0], {4}
    2c6c:	00063e15 	andeq	r3, r6, r5, lsl lr
    2c70:	04ab0300 	strteq	r0, [fp], #768	; 0x300
    2c74:	00000190 	muleq	r0, r0, r1
    2c78:	5253140e 	subspl	r1, r3, #234881024	; 0xe000000
    2c7c:	04ac0300 	strteq	r0, [ip], #768	; 0x300
    2c80:	0000046b 	andeq	r0, r0, fp, ror #8
    2c84:	06481510 			; <UNDEFINED> instruction: 0x06481510
    2c88:	ad030000 	stcge	0, cr0, [r3, #-0]
    2c8c:	00019004 	andeq	r9, r1, r4
    2c90:	45141200 	ldrmi	r1, [r4, #-512]	; 0xfffffe00
    2c94:	03005247 	movweq	r5, #583	; 0x247
    2c98:	046b04ae 	strbteq	r0, [fp], #-1198	; 0xfffffb52
    2c9c:	15140000 	ldrne	r0, [r4, #-0]
    2ca0:	00000652 	andeq	r0, r0, r2, asr r6
    2ca4:	9004af03 	andls	sl, r4, r3, lsl #30
    2ca8:	16000001 	strne	r0, [r0], -r1
    2cac:	000a7915 	andeq	r7, sl, r5, lsl r9
    2cb0:	04b00300 	ldrteq	r0, [r0], #768	; 0x300
    2cb4:	0000046b 	andeq	r0, r0, fp, ror #8
    2cb8:	0b381518 	bleq	e08120 <__RW_SIZE__+0xe07b98>
    2cbc:	b1030000 	mrslt	r0, (UNDEF: 3)
    2cc0:	00019004 	andeq	r9, r1, r4
    2cc4:	7f151a00 	svcvc	0x00151a00
    2cc8:	0300000a 	movweq	r0, #10
    2ccc:	046b04b2 	strbteq	r0, [fp], #-1202	; 0xfffffb4e
    2cd0:	151c0000 	ldrne	r0, [ip, #-0]
    2cd4:	00000c11 	andeq	r0, r0, r1, lsl ip
    2cd8:	9004b303 	andls	fp, r4, r3, lsl #6
    2cdc:	1e000001 	cdpne	0, 0, cr0, cr0, cr1, {0}
    2ce0:	000abf15 	andeq	fp, sl, r5, lsl pc
    2ce4:	04b40300 	ldrteq	r0, [r4], #768	; 0x300
    2ce8:	0000046b 	andeq	r0, r0, fp, ror #8
    2cec:	0b421520 	bleq	1088174 <__RW_SIZE__+0x1087bec>
    2cf0:	b5030000 	strlt	r0, [r3, #-0]
    2cf4:	00019004 	andeq	r9, r1, r4
    2cf8:	43142200 	tstmi	r4, #0, 4
    2cfc:	0300544e 	movweq	r5, #1102	; 0x44e
    2d00:	046b04b6 	strbteq	r0, [fp], #-1206	; 0xfffffb4a
    2d04:	15240000 	strne	r0, [r4, #-0]!
    2d08:	00000c1b 	andeq	r0, r0, fp, lsl ip
    2d0c:	9004b703 	andls	fp, r4, r3, lsl #14
    2d10:	26000001 	strcs	r0, [r0], -r1
    2d14:	43535014 	cmpmi	r3, #20
    2d18:	04b80300 	ldrteq	r0, [r8], #768	; 0x300
    2d1c:	0000046b 	andeq	r0, r0, fp, ror #8
    2d20:	0b911528 	bleq	fe4481c8 <MSP_BASE+0xde4431c8>
    2d24:	b9030000 	stmdblt	r3, {}	; <UNPREDICTABLE>
    2d28:	00019004 	andeq	r9, r1, r4
    2d2c:	41142a00 	tstmi	r4, r0, lsl #20
    2d30:	03005252 	movweq	r5, #594	; 0x252
    2d34:	046b04ba 	strbteq	r0, [fp], #-1210	; 0xfffffb46
    2d38:	152c0000 	strne	r0, [ip, #-0]!
    2d3c:	00000b9c 	muleq	r0, ip, fp
    2d40:	9004bb03 	andls	fp, r4, r3, lsl #22
    2d44:	2e000001 	cdpcs	0, 0, cr0, cr0, cr1, {0}
    2d48:	52435214 	subpl	r5, r3, #20, 4	; 0x40000001
    2d4c:	04bc0300 	ldrteq	r0, [ip], #768	; 0x300
    2d50:	0000046b 	andeq	r0, r0, fp, ror #8
    2d54:	0ba71530 	bleq	fe9c821c <MSP_BASE+0xde9c321c>
    2d58:	bd030000 	stclt	0, cr0, [r3, #-0]
    2d5c:	00019004 	andeq	r9, r1, r4
    2d60:	5a153200 	bpl	54f568 <__RW_SIZE__+0x54efe0>
    2d64:	0300000a 	movweq	r0, #10
    2d68:	046b04be 	strbteq	r0, [fp], #-1214	; 0xfffffb42
    2d6c:	15340000 	ldrne	r0, [r4, #-0]!
    2d70:	00000bb2 			; <UNDEFINED> instruction: 0x00000bb2
    2d74:	9004bf03 	andls	fp, r4, r3, lsl #30
    2d78:	36000001 	strcc	r0, [r0], -r1
    2d7c:	000a5f15 	andeq	r5, sl, r5, lsl pc
    2d80:	04c00300 	strbeq	r0, [r0], #768	; 0x300
    2d84:	0000046b 	andeq	r0, r0, fp, ror #8
    2d88:	0bbd1538 	bleq	fef48270 <MSP_BASE+0xdef43270>
    2d8c:	c1030000 	mrsgt	r0, (UNDEF: 3)
    2d90:	00019004 	andeq	r9, r1, r4
    2d94:	64153a00 	ldrvs	r3, [r5], #-2560	; 0xfffff600
    2d98:	0300000a 	movweq	r0, #10
    2d9c:	046b04c2 	strbteq	r0, [fp], #-1218	; 0xfffffb3e
    2da0:	153c0000 	ldrne	r0, [ip, #-0]!
    2da4:	00000bc8 	andeq	r0, r0, r8, asr #23
    2da8:	9004c303 	andls	ip, r4, r3, lsl #6
    2dac:	3e000001 	cdpcc	0, 0, cr0, cr0, cr1, {0}
    2db0:	000ac415 	andeq	ip, sl, r5, lsl r4
    2db4:	04c40300 	strbeq	r0, [r4], #768	; 0x300
    2db8:	0000046b 	andeq	r0, r0, fp, ror #8
    2dbc:	0bd31540 	bleq	ff4c82c4 <MSP_BASE+0xdf4c32c4>
    2dc0:	c5030000 	strgt	r0, [r3, #-0]
    2dc4:	00019004 	andeq	r9, r1, r4
    2dc8:	44154200 	ldrmi	r4, [r5], #-512	; 0xfffffe00
    2dcc:	0300000a 	movweq	r0, #10
    2dd0:	046b04c6 	strbteq	r0, [fp], #-1222	; 0xfffffb3a
    2dd4:	15440000 	strbne	r0, [r4, #-0]
    2dd8:	00000bde 	ldrdeq	r0, [r0], -lr
    2ddc:	9004c703 	andls	ip, r4, r3, lsl #14
    2de0:	46000001 	strmi	r0, [r0], -r1
    2de4:	52434414 	subpl	r4, r3, #20, 8	; 0x14000000
    2de8:	04c80300 	strbeq	r0, [r8], #768	; 0x300
    2dec:	0000046b 	andeq	r0, r0, fp, ror #8
    2df0:	0be91548 	bleq	ffa48318 <MSP_BASE+0xdfa43318>
    2df4:	c9030000 	stmdbgt	r3, {}	; <UNPREDICTABLE>
    2df8:	00019004 	andeq	r9, r1, r4
    2dfc:	4c154a00 	ldcmi	10, cr4, [r5], {-0}
    2e00:	0300000b 	movweq	r0, #11
    2e04:	046b04ca 	strbteq	r0, [fp], #-1226	; 0xfffffb36
    2e08:	154c0000 	strbne	r0, [ip, #-0]
    2e0c:	00000bf4 	strdeq	r0, [r0], -r4
    2e10:	9004cb03 	andls	ip, r4, r3, lsl #22
    2e14:	4e000001 	cdpmi	0, 0, cr0, cr0, cr1, {0}
    2e18:	0a2c0400 	beq	b03e20 <__RW_SIZE__+0xb03898>
    2e1c:	cc030000 	stcgt	0, cr0, [r3], {-0}
    2e20:	0004d304 	andeq	sp, r4, r4, lsl #6
    2e24:	f6041600 			; <UNDEFINED> instruction: 0xf6041600
    2e28:	05000006 	streq	r0, [r0, #-6]
    2e2c:	00d20801 	sbcseq	r0, r2, r1, lsl #16
    2e30:	04160000 	ldreq	r0, [r6], #-0
    2e34:	00000703 	andeq	r0, r0, r3, lsl #14
    2e38:	0006f612 	andeq	pc, r6, r2, lsl r6	; <UNPREDICTABLE>
    2e3c:	05601700 	strbeq	r1, [r0, #-1792]!	; 0xfffff900
    2e40:	13020000 	movwne	r0, #8192	; 0x2000
    2e44:	07220306 	streq	r0, [r2, -r6, lsl #6]!
    2e48:	4a180000 	bmi	602e50 <__RW_SIZE__+0x6028c8>
    2e4c:	02000004 	andeq	r0, r0, #4
    2e50:	01640613 	cmneq	r4, r3, lsl r6
    2e54:	19000000 	stmdbne	r0, {}	; <UNPREDICTABLE>
    2e58:	00000a85 	andeq	r0, r0, r5, lsl #21
    2e5c:	3e9c0c01 	cdpcc	12, 9, cr0, cr12, cr1, {0}
    2e60:	00380800 	eorseq	r0, r8, r0, lsl #16
    2e64:	9c010000 	stcls	0, cr0, [r1], {-0}
    2e68:	00000781 	andeq	r0, r0, r1, lsl #15
    2e6c:	000b161a 	andeq	r1, fp, sl, lsl r6
    2e70:	fd0c0100 	stc2	1, cr0, [ip, #-0]
    2e74:	ef000006 	svc	0x00000006
    2e78:	1b00000f 	blne	2ebc <__RW_SIZE__+0x2934>
    2e7c:	01007073 	tsteq	r0, r3, ror r0
    2e80:	0007810c 	andeq	r8, r7, ip, lsl #2
    2e84:	00101b00 	andseq	r1, r0, r0, lsl #22
    2e88:	00691c00 	rsbeq	r1, r9, r0, lsl #24
    2e8c:	01c90e01 	biceq	r0, r9, r1, lsl #28
    2e90:	10470000 	subne	r0, r7, r0
    2e94:	c61d0000 	ldrgt	r0, [sp], -r0
    2e98:	4808003e 	stmdami	r8, {r1, r2, r3, r4, r5}
    2e9c:	1e00000e 	cdpne	0, 0, cr0, cr0, cr14, {0}
    2ea0:	74025201 	strvc	r5, [r2], #-513	; 0xfffffdff
    2ea4:	51011e7f 	tstpl	r1, pc, ror lr
    2ea8:	1e007602 	cfmadd32ne	mvax0, mvfx7, mvfx0, mvfx2
    2eac:	03055001 	movweq	r5, #20481	; 0x5001
    2eb0:	0800ec74 	stmdaeq	r0, {r2, r4, r5, r6, sl, fp, sp, lr, pc}
    2eb4:	04160000 	ldreq	r0, [r6], #-0
    2eb8:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2ebc:	000a9019 	andeq	r9, sl, r9, lsl r0
    2ec0:	d4160100 	ldrle	r0, [r6], #-256	; 0xffffff00
    2ec4:	f208003e 	vqadd.s8	d0, d8, d30
    2ec8:	01000000 	mrseq	r0, (UNDEF: 0)
    2ecc:	0009099c 	muleq	r9, ip, r9
    2ed0:	726c1b00 	rsbvc	r1, ip, #0, 22
    2ed4:	d0160100 	andsle	r0, r6, r0, lsl #2
    2ed8:	94000001 	strls	r0, [r0], #-1
    2edc:	1b000010 	blne	2f24 <__RW_SIZE__+0x299c>
    2ee0:	0070736d 	rsbseq	r7, r0, sp, ror #6
    2ee4:	07811601 	streq	r1, [r1, r1, lsl #12]
    2ee8:	10fd0000 	rscsne	r0, sp, r0
    2eec:	701b0000 	andsvc	r0, fp, r0
    2ef0:	01007073 	tsteq	r0, r3, ror r0
    2ef4:	00078116 	andeq	r8, r7, r6, lsl r1
    2ef8:	00117100 	andseq	r7, r1, r0, lsl #2
    2efc:	73701b00 	cmnvc	r0, #0, 22
    2f00:	16010072 			; <UNDEFINED> instruction: 0x16010072
    2f04:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2f08:	000011e5 	andeq	r1, r0, r5, ror #3
    2f0c:	003eee1f 	eorseq	lr, lr, pc, lsl lr
    2f10:	000e4808 	andeq	r4, lr, r8, lsl #16
    2f14:	0007f400 	andeq	pc, r7, r0, lsl #8
    2f18:	51011e00 	tstpl	r1, r0, lsl #28
    2f1c:	1e007502 	cfsh32ne	mvfx7, mvfx0, #2
    2f20:	03055001 	movweq	r5, #20481	; 0x5001
    2f24:	0800ec88 	stmdaeq	r0, {r3, r7, sl, fp, sp, lr, pc}
    2f28:	3efc1f00 	cdpcc	15, 15, cr1, cr12, cr0, {0}
    2f2c:	0e480800 	cdpeq	8, 4, cr0, cr8, cr0, {0}
    2f30:	08110000 	ldmdaeq	r1, {}	; <UNPREDICTABLE>
    2f34:	011e0000 	tsteq	lr, r0
    2f38:	00760251 	rsbseq	r0, r6, r1, asr r2
    2f3c:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    2f40:	00eca003 	rsceq	sl, ip, r3
    2f44:	0a1f0008 	beq	7c2f6c <__RW_SIZE__+0x7c29e4>
    2f48:	4808003f 	stmdami	r8, {r0, r1, r2, r3, r4, r5}
    2f4c:	2e00000e 	cdpcs	0, 0, cr0, cr0, cr14, {0}
    2f50:	1e000008 	cdpne	0, 0, cr0, cr0, cr8, {0}
    2f54:	77025101 	strvc	r5, [r2, -r1, lsl #2]
    2f58:	50011e00 	andpl	r1, r1, r0, lsl #28
    2f5c:	ecac0305 	stc	3, cr0, [ip], #20
    2f60:	1f000800 	svcne	0x00000800
    2f64:	08003f1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sl, fp, ip, sp}
    2f68:	00000e48 	andeq	r0, r0, r8, asr #28
    2f6c:	0000084b 	andeq	r0, r0, fp, asr #16
    2f70:	0251011e 	subseq	r0, r1, #-2147483641	; 0x80000007
    2f74:	011e0078 	tsteq	lr, r8, ror r0
    2f78:	b8030550 	stmdalt	r3, {r4, r6, r8, sl}
    2f7c:	000800ec 	andeq	r0, r8, ip, ror #1
    2f80:	003f2e1f 	eorseq	r2, pc, pc, lsl lr	; <UNPREDICTABLE>
    2f84:	000e4808 	andeq	r4, lr, r8, lsl #16
    2f88:	00086200 	andeq	r6, r8, r0, lsl #4
    2f8c:	50011e00 	andpl	r1, r1, r0, lsl #28
    2f90:	ecc40305 	stcl	3, cr0, [r4], {5}
    2f94:	1f000800 	svcne	0x00000800
    2f98:	08003f3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, fp, ip, sp}
    2f9c:	00000e48 	andeq	r0, r0, r8, asr #28
    2fa0:	00000879 	andeq	r0, r0, r9, ror r8
    2fa4:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    2fa8:	00ecd403 	rsceq	sp, ip, r3, lsl #8
    2fac:	4a1f0008 	bmi	7c2fd4 <__RW_SIZE__+0x7c2a4c>
    2fb0:	4808003f 	stmdami	r8, {r0, r1, r2, r3, r4, r5}
    2fb4:	9000000e 	andls	r0, r0, lr
    2fb8:	1e000008 	cdpne	0, 0, cr0, cr0, cr8, {0}
    2fbc:	03055001 	movweq	r5, #20481	; 0x5001
    2fc0:	0800ece4 	stmdaeq	r0, {r2, r5, r6, r7, sl, fp, sp, lr, pc}
    2fc4:	3f842000 	svccc	0x00842000
    2fc8:	0e480800 	cdpeq	8, 4, cr0, cr8, cr0, {0}
    2fcc:	08b00000 	ldmeq	r0!, {}	; <UNPREDICTABLE>
    2fd0:	011e0000 	tsteq	lr, r0
    2fd4:	01f30551 	mvnseq	r0, r1, asr r5
    2fd8:	1e1a3f50 	mrcne	15, 0, r3, cr10, cr0, {2}
    2fdc:	03055001 	movweq	r5, #20481	; 0x5001
    2fe0:	0800ed2c 	stmdaeq	r0, {r2, r3, r5, r8, sl, fp, sp, lr, pc}
    2fe4:	3f902100 	svccc	0x00902100
    2fe8:	0e480800 	cdpeq	8, 4, cr0, cr8, cr0, {0}
    2fec:	a0200000 	eorge	r0, r0, r0
    2ff0:	2208003f 	andcs	r0, r8, #63	; 0x3f
    2ff4:	d7000007 	strle	r0, [r0, -r7]
    2ff8:	1e000008 	cdpne	0, 0, cr0, cr0, cr8, {0}
    2ffc:	f3035101 	vrhadd.u8	d5, d3, d1
    3000:	011e5101 	tsteq	lr, r1, lsl #2
    3004:	04030550 	streq	r0, [r3], #-1360	; 0xfffffab0
    3008:	000800ed 	andeq	r0, r8, sp, ror #1
    300c:	003fac1f 	eorseq	sl, pc, pc, lsl ip	; <UNPREDICTABLE>
    3010:	000e4808 	andeq	r4, lr, r8, lsl #16
    3014:	0008ee00 	andeq	lr, r8, r0, lsl #28
    3018:	50011e00 	andpl	r1, r1, r0, lsl #28
    301c:	ed180305 	ldc	3, cr0, [r8, #-20]	; 0xffffffec
    3020:	22000800 	andcs	r0, r0, #0, 16
    3024:	08003fbc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp}
    3028:	00000722 	andeq	r0, r0, r2, lsr #14
    302c:	0351011e 	cmpeq	r1, #-2147483641	; 0x80000007
    3030:	1e5201f3 	mrcne	1, 2, r0, cr2, cr3, {7}
    3034:	03055001 	movweq	r5, #20481	; 0x5001
    3038:	0800ed28 	stmdaeq	r0, {r3, r5, r8, sl, fp, sp, lr, pc}
    303c:	fa230000 	blx	8c3044 <__RW_SIZE__+0x8c2abc>
    3040:	0100000a 	tsteq	r0, sl
    3044:	003fc803 	eorseq	ip, pc, r3, lsl #16
    3048:	00003208 	andeq	r3, r0, r8, lsl #4
    304c:	499c0100 	ldmibmi	ip, {r8}
    3050:	1f000009 	svcne	0x00000009
    3054:	08003fe4 	stmdaeq	r0, {r2, r5, r6, r7, r8, r9, sl, fp, ip, sp}
    3058:	00000e48 	andeq	r0, r0, r8, asr #28
    305c:	00000935 	andeq	r0, r0, r5, lsr r9
    3060:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    3064:	00ed5803 	rsceq	r5, sp, r3, lsl #16
    3068:	f81d0008 			; <UNDEFINED> instruction: 0xf81d0008
    306c:	4808003f 	stmdami	r8, {r0, r1, r2, r3, r4, r5}
    3070:	1e00000e 	cdpne	0, 0, cr0, cr0, cr14, {0}
    3074:	03055001 	movweq	r5, #20481	; 0x5001
    3078:	0800ed70 	stmdaeq	r0, {r4, r5, r6, r8, sl, fp, sp, lr, pc}
    307c:	ff230000 			; <UNDEFINED> instruction: 0xff230000
    3080:	0100000b 	tsteq	r0, fp
    3084:	003ffc2a 	eorseq	pc, pc, sl, lsr #24
    3088:	00007a08 	andeq	r7, r0, r8, lsl #20
    308c:	469c0100 	ldrmi	r0, [ip], r0, lsl #2
    3090:	1b00000a 	blne	30c0 <__RW_SIZE__+0x2b38>
    3094:	0100726c 	tsteq	r0, ip, ror #4
    3098:	0001d02a 	andeq	sp, r1, sl, lsr #32
    309c:	00124e00 	andseq	r4, r2, r0, lsl #28
    30a0:	736d1b00 	cmnvc	sp, #0, 22
    30a4:	2a010070 	bcs	4326c <__RW_SIZE__+0x42ce4>
    30a8:	00000781 	andeq	r0, r0, r1, lsl #15
    30ac:	0000126c 	andeq	r1, r0, ip, ror #4
    30b0:	7073701b 	rsbsvc	r7, r3, fp, lsl r0
    30b4:	812a0100 	teqhi	sl, r0, lsl #2
    30b8:	8a000007 	bhi	30dc <__RW_SIZE__+0x2b54>
    30bc:	1b000012 	blne	310c <__RW_SIZE__+0x2b84>
    30c0:	00727370 	rsbseq	r7, r2, r0, ror r3
    30c4:	01d02a01 	bicseq	r2, r0, r1, lsl #20
    30c8:	12a80000 	adcne	r0, r8, #0
    30cc:	121f0000 	andsne	r0, pc, #0
    30d0:	48080040 	stmdami	r8, {r6}
    30d4:	b000000e 	andlt	r0, r0, lr
    30d8:	1e000009 	cdpne	0, 0, cr0, cr0, cr9, {0}
    30dc:	03055001 	movweq	r5, #20481	; 0x5001
    30e0:	0800ed84 	stmdaeq	r0, {r2, r7, r8, sl, fp, sp, lr, pc}
    30e4:	40221f00 	eormi	r1, r2, r0, lsl #30
    30e8:	07870800 	streq	r0, [r7, r0, lsl #16]
    30ec:	09d60000 	ldmibeq	r6, {}^	; <UNPREDICTABLE>
    30f0:	011e0000 	tsteq	lr, r0
    30f4:	00760253 	rsbseq	r0, r6, r3, asr r2
    30f8:	0252011e 	subseq	r0, r2, #-2147483641	; 0x80000007
    30fc:	011e0077 	tsteq	lr, r7, ror r0
    3100:	00780251 	rsbseq	r0, r8, r1, asr r2
    3104:	0250011e 	subseq	r0, r0, #-2147483641	; 0x80000007
    3108:	1f000075 	svcne	0x00000075
    310c:	08004034 	stmdaeq	r0, {r2, r4, r5, lr}
    3110:	00000e48 	andeq	r0, r0, r8, asr #28
    3114:	000009ed 	andeq	r0, r0, sp, ror #19
    3118:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    311c:	00ed9403 	rsceq	r9, sp, r3, lsl #8
    3120:	461f0008 	ldrmi	r0, [pc], -r8
    3124:	48080040 	stmdami	r8, {r6}
    3128:	0400000e 	streq	r0, [r0], #-14
    312c:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    3130:	03055001 	movweq	r5, #20481	; 0x5001
    3134:	0800eda4 	stmdaeq	r0, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
    3138:	40541f00 	subsmi	r1, r4, r0, lsl #30
    313c:	0e480800 	cdpeq	8, 4, cr0, cr8, cr0, {0}
    3140:	0a1b0000 	beq	6c3148 <__RW_SIZE__+0x6c2bc0>
    3144:	011e0000 	tsteq	lr, r0
    3148:	b8030550 	stmdalt	r3, {r4, r6, r8, sl}
    314c:	000800ed 	andeq	r0, r8, sp, ror #1
    3150:	0040661f 	subeq	r6, r0, pc, lsl r6
    3154:	000e4808 	andeq	r4, lr, r8, lsl #16
    3158:	000a3200 	andeq	r3, sl, r0, lsl #4
    315c:	50011e00 	andpl	r1, r1, r0, lsl #28
    3160:	edc80305 	stcl	3, cr0, [r8, #20]
    3164:	1d000800 	stcne	8, cr0, [r0, #-0]
    3168:	08004074 	stmdaeq	r0, {r2, r4, r5, r6, lr}
    316c:	00000e48 	andeq	r0, r0, r8, asr #28
    3170:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    3174:	00eddc03 	rsceq	sp, sp, r3, lsl #24
    3178:	23000008 	movwcs	r0, #8
    317c:	00000b51 	andeq	r0, r0, r1, asr fp
    3180:	40783601 	rsbsmi	r3, r8, r1, lsl #12
    3184:	004c0800 	subeq	r0, ip, r0, lsl #16
    3188:	9c010000 	stcls	0, cr0, [r1], {-0}
    318c:	00000afe 	strdeq	r0, [r0], -lr
    3190:	00726c1b 	rsbseq	r6, r2, fp, lsl ip
    3194:	01d03601 	bicseq	r3, r0, r1, lsl #12
    3198:	12c60000 	sbcne	r0, r6, #0
    319c:	6d1b0000 	ldcvs	0, cr0, [fp, #-0]
    31a0:	01007073 	tsteq	r0, r3, ror r0
    31a4:	00078136 	andeq	r8, r7, r6, lsr r1
    31a8:	0012e400 	andseq	lr, r2, r0, lsl #8
    31ac:	73701b00 	cmnvc	r0, #0, 22
    31b0:	36010070 			; <UNDEFINED> instruction: 0x36010070
    31b4:	00000781 	andeq	r0, r0, r1, lsl #15
    31b8:	00001302 	andeq	r1, r0, r2, lsl #6
    31bc:	7273701b 	rsbsvc	r7, r3, #27
    31c0:	d0360100 	eorsle	r0, r6, r0, lsl #2
    31c4:	20000001 	andcs	r0, r0, r1
    31c8:	1f000013 	svcne	0x00000013
    31cc:	08004092 	stmdaeq	r0, {r1, r4, r7, lr}
    31d0:	00000e48 	andeq	r0, r0, r8, asr #28
    31d4:	00000aad 	andeq	r0, r0, sp, lsr #21
    31d8:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    31dc:	00edec03 	rsceq	lr, sp, r3, lsl #24
    31e0:	a21f0008 	andsge	r0, pc, #8
    31e4:	87080040 	strhi	r0, [r8, -r0, asr #32]
    31e8:	d3000007 	movwle	r0, #7
    31ec:	1e00000a 	cdpne	0, 0, cr0, cr0, cr10, {0}
    31f0:	76025301 	strvc	r5, [r2], -r1, lsl #6
    31f4:	52011e00 	andpl	r1, r1, #0, 28
    31f8:	1e007702 	cdpne	7, 0, cr7, cr0, cr2, {0}
    31fc:	78025101 	stmdavc	r2, {r0, r8, ip, lr}
    3200:	50011e00 	andpl	r1, r1, r0, lsl #28
    3204:	00007502 	andeq	r7, r0, r2, lsl #10
    3208:	0040b41f 	subeq	fp, r0, pc, lsl r4
    320c:	000e4808 	andeq	r4, lr, r8, lsl #16
    3210:	000aea00 	andeq	lr, sl, r0, lsl #20
    3214:	50011e00 	andpl	r1, r1, r0, lsl #28
    3218:	edc80305 	stcl	3, cr0, [r8, #20]
    321c:	1d000800 	stcne	8, cr0, [r0, #-0]
    3220:	080040c2 	stmdaeq	r0, {r1, r6, r7, lr}
    3224:	00000e48 	andeq	r0, r0, r8, asr #28
    3228:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    322c:	00eddc03 	rsceq	sp, sp, r3, lsl #24
    3230:	23000008 	movwcs	r0, #8
    3234:	00000a9d 	muleq	r0, sp, sl
    3238:	40c43f01 	sbcmi	r3, r4, r1, lsl #30
    323c:	004c0800 	subeq	r0, ip, r0, lsl #16
    3240:	9c010000 	stcls	0, cr0, [r1], {-0}
    3244:	00000bb6 			; <UNDEFINED> instruction: 0x00000bb6
    3248:	00726c1b 	rsbseq	r6, r2, fp, lsl ip
    324c:	01d03f01 	bicseq	r3, r0, r1, lsl #30
    3250:	133e0000 	teqne	lr, #0
    3254:	6d1b0000 	ldcvs	0, cr0, [fp, #-0]
    3258:	01007073 	tsteq	r0, r3, ror r0
    325c:	0007813f 	andeq	r8, r7, pc, lsr r1
    3260:	00135c00 	andseq	r5, r3, r0, lsl #24
    3264:	73701b00 	cmnvc	r0, #0, 22
    3268:	3f010070 	svccc	0x00010070
    326c:	00000781 	andeq	r0, r0, r1, lsl #15
    3270:	0000137a 	andeq	r1, r0, sl, ror r3
    3274:	7273701b 	rsbsvc	r7, r3, #27
    3278:	d03f0100 	eorsle	r0, pc, r0, lsl #2
    327c:	98000001 	stmdals	r0, {r0}
    3280:	1f000013 	svcne	0x00000013
    3284:	080040de 	stmdaeq	r0, {r1, r2, r3, r4, r6, r7, lr}
    3288:	00000e48 	andeq	r0, r0, r8, asr #28
    328c:	00000b65 	andeq	r0, r0, r5, ror #22
    3290:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    3294:	00ee0803 	rsceq	r0, lr, r3, lsl #16
    3298:	ee1f0008 	cdp	0, 1, cr0, cr15, cr8, {0}
    329c:	87080040 	strhi	r0, [r8, -r0, asr #32]
    32a0:	8b000007 	blhi	32c4 <__RW_SIZE__+0x2d3c>
    32a4:	1e00000b 	cdpne	0, 0, cr0, cr0, cr11, {0}
    32a8:	76025301 	strvc	r5, [r2], -r1, lsl #6
    32ac:	52011e00 	andpl	r1, r1, #0, 28
    32b0:	1e007702 	cdpne	7, 0, cr7, cr0, cr2, {0}
    32b4:	78025101 	stmdavc	r2, {r0, r8, ip, lr}
    32b8:	50011e00 	andpl	r1, r1, r0, lsl #28
    32bc:	00007502 	andeq	r7, r0, r2, lsl #10
    32c0:	0041001f 	subeq	r0, r1, pc, lsl r0
    32c4:	000e4808 	andeq	r4, lr, r8, lsl #16
    32c8:	000ba200 	andeq	sl, fp, r0, lsl #4
    32cc:	50011e00 	andpl	r1, r1, r0, lsl #28
    32d0:	eda40305 	stc	3, cr0, [r4, #20]!
    32d4:	1d000800 	stcne	8, cr0, [r0, #-0]
    32d8:	0800410e 	stmdaeq	r0, {r1, r2, r3, r8, lr}
    32dc:	00000e48 	andeq	r0, r0, r8, asr #28
    32e0:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    32e4:	00edb803 	rsceq	fp, sp, r3, lsl #16
    32e8:	23000008 	movwcs	r0, #8
    32ec:	00000b7e 	andeq	r0, r0, lr, ror fp
    32f0:	41104801 	tstmi	r0, r1, lsl #16
    32f4:	00240800 	eoreq	r0, r4, r0, lsl #16
    32f8:	9c010000 	stcls	0, cr0, [r1], {-0}
    32fc:	00000c40 	andeq	r0, r0, r0, asr #24
    3300:	00726c1b 	rsbseq	r6, r2, fp, lsl ip
    3304:	01d04801 	bicseq	r4, r0, r1, lsl #16
    3308:	13b60000 			; <UNDEFINED> instruction: 0x13b60000
    330c:	6d1b0000 	ldcvs	0, cr0, [fp, #-0]
    3310:	01007073 	tsteq	r0, r3, ror r0
    3314:	00078148 	andeq	r8, r7, r8, asr #2
    3318:	0013d400 	andseq	sp, r3, r0, lsl #8
    331c:	73701b00 	cmnvc	r0, #0, 22
    3320:	48010070 	stmdami	r1, {r4, r5, r6}
    3324:	00000781 	andeq	r0, r0, r1, lsl #15
    3328:	000013f2 	strdeq	r1, [r0], -r2
    332c:	7273701b 	rsbsvc	r7, r3, #27
    3330:	d0480100 	suble	r0, r8, r0, lsl #2
    3334:	10000001 	andne	r0, r0, r1
    3338:	1f000014 	svcne	0x00000014
    333c:	08004126 	stmdaeq	r0, {r1, r2, r5, r8, lr}
    3340:	00000e48 	andeq	r0, r0, r8, asr #28
    3344:	00000c1d 	andeq	r0, r0, sp, lsl ip
    3348:	0550011e 	ldrbeq	r0, [r0, #-286]	; 0xfffffee2
    334c:	00ee1403 	rsceq	r1, lr, r3, lsl #8
    3350:	321d0008 	andscc	r0, sp, #8
    3354:	87080041 	strhi	r0, [r8, -r1, asr #32]
    3358:	1e000007 	cdpne	0, 0, cr0, cr0, cr7, {0}
    335c:	75025301 	strvc	r5, [r2, #-769]	; 0xfffffcff
    3360:	52011e00 	andpl	r1, r1, #0, 28
    3364:	1e007602 	cfmadd32ne	mvax0, mvfx7, mvfx0, mvfx2
    3368:	77025101 	strvc	r5, [r2, -r1, lsl #2]
    336c:	50011e00 	andpl	r1, r1, r0, lsl #28
    3370:	00007402 	andeq	r7, r0, r2, lsl #8
    3374:	0a382300 	beq	e0bf7c <__RW_SIZE__+0xe0b9f4>
    3378:	4f010000 	svcmi	0x00010000
    337c:	08004134 	stmdaeq	r0, {r2, r4, r5, r8, lr}
    3380:	00000006 	andeq	r0, r0, r6
    3384:	0c5f9c01 	mrrceq	12, 0, r9, pc, cr1	; <UNPREDICTABLE>
    3388:	3a210000 	bcc	843390 <__RW_SIZE__+0x842e08>
    338c:	09080041 	stmdbeq	r8, {r0, r6}
    3390:	00000009 	andeq	r0, r0, r9
    3394:	000b6323 	andeq	r6, fp, r3, lsr #6
    3398:	3c540100 	ldfcce	f0, [r4], {-0}
    339c:	06080041 	streq	r0, [r8], -r1, asr #32
    33a0:	01000000 	mrseq	r0, (UNDEF: 0)
    33a4:	000c7e9c 	muleq	ip, ip, lr
    33a8:	41422100 	mrsmi	r2, (UNDEF: 82)
    33ac:	09090800 	stmdbeq	r9, {fp}
    33b0:	23000000 	movwcs	r0, #0
    33b4:	00000ad8 	ldrdeq	r0, [r0], -r8
    33b8:	41445901 	cmpmi	r4, r1, lsl #18
    33bc:	00060800 	andeq	r0, r6, r0, lsl #16
    33c0:	9c010000 	stcls	0, cr0, [r1], {-0}
    33c4:	00000c9d 	muleq	r0, sp, ip
    33c8:	00414a21 	subeq	r4, r1, r1, lsr #20
    33cc:	00090908 	andeq	r0, r9, r8, lsl #18
    33d0:	b3230000 	teqlt	r3, #0
    33d4:	0100000a 	tsteq	r0, sl
    33d8:	00414c5e 	subeq	r4, r1, lr, asr ip
    33dc:	00000608 	andeq	r0, r0, r8, lsl #12
    33e0:	bc9c0100 	ldflts	f0, [ip], {0}
    33e4:	2100000c 	tstcs	r0, ip
    33e8:	08004152 	stmdaeq	r0, {r1, r4, r6, r8, lr}
    33ec:	00000909 	andeq	r0, r0, r9, lsl #18
    33f0:	0b062400 	bleq	18c3f8 <__RW_SIZE__+0x18be70>
    33f4:	67010000 	strvs	r0, [r1, -r0]
    33f8:	08004154 	stmdaeq	r0, {r2, r4, r6, r8, lr}
    33fc:	00000022 	andeq	r0, r0, r2, lsr #32
    3400:	1c239c01 	stcne	12, cr9, [r3], #-4
    3404:	0100000b 	tsteq	r0, fp
    3408:	00417870 	subeq	r7, r1, r0, ror r8
    340c:	00001608 	andeq	r1, r0, r8, lsl #12
    3410:	ec9c0100 	ldfs	f0, [ip], {0}
    3414:	2100000c 	tstcs	r0, ip
    3418:	0800418a 	stmdaeq	r0, {r1, r3, r7, r8, lr}
    341c:	00000e5a 	andeq	r0, r0, sl, asr lr
    3420:	0a492300 	beq	124c028 <__RW_SIZE__+0x124baa0>
    3424:	79010000 	stmdbvc	r1, {}	; <UNPREDICTABLE>
    3428:	08004190 	stmdaeq	r0, {r4, r7, r8, lr}
    342c:	00000032 	andeq	r0, r0, r2, lsr r0
    3430:	0d189c01 	ldceq	12, cr9, [r8, #-4]
    3434:	08250000 	stmdaeq	r5!, {}	; <UNPREDICTABLE>
    3438:	9a000007 	bls	345c <__RW_SIZE__+0x2ed4>
    343c:	18080041 	stmdane	r8, {r0, r6}
    3440:	01000001 	tsteq	r0, r1
    3444:	0715267f 			; <UNDEFINED> instruction: 0x0715267f
    3448:	00090000 	andeq	r0, r9, r0
    344c:	09fc2300 	ldmibeq	ip!, {r8, r9, sp}^
    3450:	82010000 	andhi	r0, r1, #0
    3454:	080041c4 	stmdaeq	r0, {r2, r6, r7, r8, lr}
    3458:	00000044 	andeq	r0, r0, r4, asr #32
    345c:	0d559c01 	ldcleq	12, cr9, [r5, #-4]
    3460:	72270000 	eorvc	r0, r7, #0
    3464:	0100000b 	tsteq	r0, fp
    3468:	000d6585 	andeq	r6, sp, r5, lsl #11
    346c:	9c030500 	cfstr32ls	mvfx0, [r3], {-0}
    3470:	250800e9 	strcs	r0, [r8, #-233]	; 0xffffff17
    3474:	00000708 	andeq	r0, r0, r8, lsl #14
    3478:	080041e2 	stmdaeq	r0, {r1, r5, r6, r7, r8, lr}
    347c:	00000138 	andeq	r0, r0, r8, lsr r1
    3480:	15268901 	strne	r8, [r6, #-2305]!	; 0xfffff6ff
    3484:	17000007 	strne	r0, [r0, -r7]
    3488:	c90c0000 	stmdbgt	ip, {}	; <UNPREDICTABLE>
    348c:	65000001 	strvs	r0, [r0, #-1]
    3490:	0d00000d 	stceq	0, cr0, [r0, #-52]	; 0xffffffcc
    3494:	00000295 	muleq	r0, r5, r2
    3498:	55120007 	ldrpl	r0, [r2, #-7]
    349c:	2300000d 	movwcs	r0, #13
    34a0:	00000c25 	andeq	r0, r0, r5, lsr #24
    34a4:	42088c01 	andmi	r8, r8, #256	; 0x100
    34a8:	00460800 	subeq	r0, r6, r0, lsl #16
    34ac:	9c010000 	stcls	0, cr0, [r1], {-0}
    34b0:	00000da7 	andeq	r0, r0, r7, lsr #27
    34b4:	000a1e27 	andeq	r1, sl, r7, lsr #28
    34b8:	b78f0100 	strlt	r0, [pc, r0, lsl #2]
    34bc:	0500000d 	streq	r0, [r0, #-13]
    34c0:	00e9bc03 	rsceq	fp, r9, r3, lsl #24
    34c4:	07082508 	streq	r2, [r8, -r8, lsl #10]
    34c8:	42260000 	eormi	r0, r6, #0
    34cc:	01580800 	cmpeq	r8, r0, lsl #16
    34d0:	93010000 	movwls	r0, #4096	; 0x1000
    34d4:	00071526 	andeq	r1, r7, r6, lsr #10
    34d8:	00002800 	andeq	r2, r0, r0, lsl #16
    34dc:	0001c90c 	andeq	ip, r1, ip, lsl #18
    34e0:	000db700 	andeq	fp, sp, r0, lsl #14
    34e4:	02950d00 	addseq	r0, r5, #0, 26
    34e8:	00030000 	andeq	r0, r3, r0
    34ec:	000da712 	andeq	sl, sp, r2, lsl r7
    34f0:	06f00c00 	ldrbteq	r0, [r0], r0, lsl #24
    34f4:	0dcc0000 	stcleq	0, cr0, [ip]
    34f8:	950d0000 	strls	r0, [sp, #-0]
    34fc:	07000002 	streq	r0, [r0, -r2]
    3500:	0ace2700 	beq	ff38d108 <MSP_BASE+0xdf388108>
    3504:	0a010000 	beq	4350c <__RW_SIZE__+0x42f84>
    3508:	00000ddd 	ldrdeq	r0, [r0], -sp
    350c:	e97c0305 	ldmdb	ip!, {r0, r2, r8, r9}^
    3510:	bc120800 	ldclt	8, cr0, [r2], {-0}
    3514:	2800000d 	stmdacs	r0, {r0, r2, r3}
    3518:	000000b4 	strheq	r0, [r0], -r4
    351c:	ee06ce02 	cdp	14, 0, cr12, cr6, cr2, {0}
    3520:	0e00000d 	cdpeq	0, 0, cr0, cr0, cr13, {0}
    3524:	000001c9 	andeq	r0, r0, r9, asr #3
    3528:	0008f729 	andeq	pc, r8, r9, lsr #14
    352c:	ee650100 	pows	f0, f5, f0
    3530:	0500000d 	streq	r0, [r0, #-13]
    3534:	00058c03 	andeq	r8, r5, r3, lsl #24
    3538:	0a692920 	beq	1a4d9c0 <__RW_SIZE__+0x1a4d438>
    353c:	6d010000 	stcvs	0, cr0, [r1, #-0]
    3540:	00000dee 	andeq	r0, r0, lr, ror #27
    3544:	05900305 	ldreq	r0, [r0, #773]	; 0x305
    3548:	3a292000 	bcc	a4b550 <__RW_SIZE__+0xa4afc8>
    354c:	0100000c 	tsteq	r0, ip
    3550:	000dee6e 	andeq	lr, sp, lr, ror #28
    3554:	94030500 	strls	r0, [r3], #-1280	; 0xfffffb00
    3558:	29200005 	stmdbcs	r0!, {r0, r2}
    355c:	000008b7 			; <UNDEFINED> instruction: 0x000008b7
    3560:	0dee7601 	stcleq	6, cr7, [lr, #4]!
    3564:	03050000 	movweq	r0, #20480	; 0x5000
    3568:	20000598 	mulcs	r0, r8, r5
    356c:	0008ef29 	andeq	lr, r8, r9, lsr #30
    3570:	ee770100 	rpws	f0, f7, f0
    3574:	0500000d 	streq	r0, [r0, #-13]
    3578:	00059c03 	andeq	r9, r5, r3, lsl #24
    357c:	08d82a20 	ldmeq	r8, {r5, r9, fp, sp}^
    3580:	19050000 	stmdbne	r5, {}	; <UNPREDICTABLE>
    3584:	00000e5a 	andeq	r0, r0, sl, asr lr
    3588:	0006f02b 	andeq	pc, r6, fp, lsr #32
    358c:	2d002c00 	stccs	12, cr2, [r0, #-0]
    3590:	00000ae8 	andeq	r0, r0, r8, ror #21
    3594:	06f61b05 	ldrbteq	r1, [r6], r5, lsl #22
    3598:	0b000000 	bleq	35a0 <__RW_SIZE__+0x3018>
    359c:	04000001 	streq	r0, [r0], #-1
    35a0:	000d4800 	andeq	r4, sp, r0, lsl #16
    35a4:	10010400 	andne	r0, r1, r0, lsl #8
    35a8:	01000001 	tsteq	r0, r1
    35ac:	00000c7b 	andeq	r0, r0, fp, ror ip
    35b0:	00000028 	andeq	r0, r0, r8, lsr #32
    35b4:	08004250 	stmdaeq	r0, {r4, r6, r9, lr}
    35b8:	00000048 	andeq	r0, r0, r8, asr #32
    35bc:	00000a44 	andeq	r0, r0, r4, asr #20
    35c0:	cb060102 	blgt	1839d0 <__RW_SIZE__+0x183448>
    35c4:	02000000 	andeq	r0, r0, #0
    35c8:	00c90801 	sbceq	r0, r9, r1, lsl #16
    35cc:	02020000 	andeq	r0, r2, #0
    35d0:	0001ba05 	andeq	fp, r1, r5, lsl #20
    35d4:	07020200 	streq	r0, [r2, -r0, lsl #4]
    35d8:	000000a1 	andeq	r0, r0, r1, lsr #1
    35dc:	05050402 	streq	r0, [r5, #-1026]	; 0xfffffbfe
    35e0:	03000000 	movweq	r0, #0
    35e4:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    35e8:	00535003 	subseq	r5, r3, r3
    35ec:	04020000 	streq	r0, [r2], #-0
    35f0:	0000fe07 	andeq	pc, r0, r7, lsl #28
    35f4:	05080200 	streq	r0, [r8, #-512]	; 0xfffffe00
    35f8:	00000000 	andeq	r0, r0, r0
    35fc:	f9070802 			; <UNDEFINED> instruction: 0xf9070802
    3600:	04000000 	streq	r0, [r0], #-0
    3604:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    3608:	04020074 	streq	r0, [r2], #-116	; 0xffffff8c
    360c:	00010307 	andeq	r0, r1, r7, lsl #6
    3610:	07040200 	streq	r0, [r4, -r0, lsl #4]
    3614:	000001a6 	andeq	r0, r0, r6, lsr #3
    3618:	00004805 	andeq	r4, r0, r5, lsl #16
    361c:	007d0600 	rsbseq	r0, sp, r0, lsl #12
    3620:	10070000 	andne	r0, r7, r0
    3624:	c5016d02 	strgt	r6, [r1, #-3330]	; 0xfffff2fe
    3628:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    362c:	00000c4f 	andeq	r0, r0, pc, asr #24
    3630:	7d016f02 	stcvc	15, cr6, [r1, #-8]
    3634:	00000000 	andeq	r0, r0, r0
    3638:	000c5408 	andeq	r5, ip, r8, lsl #8
    363c:	01700200 	cmneq	r0, r0, lsl #4
    3640:	0000007d 	andeq	r0, r0, sp, ror r0
    3644:	41560904 	cmpmi	r6, r4, lsl #18
    3648:	7102004c 	tstvc	r2, ip, asr #32
    364c:	00007d01 	andeq	r7, r0, r1, lsl #26
    3650:	49080800 	stmdbmi	r8, {fp}
    3654:	0200000c 	andeq	r0, r0, #12
    3658:	00820172 	addeq	r0, r2, r2, ror r1
    365c:	000c0000 	andeq	r0, ip, r0
    3660:	000c590a 	andeq	r5, ip, sl, lsl #18
    3664:	01730200 	cmneq	r3, r0, lsl #4
    3668:	00000087 	andeq	r0, r0, r7, lsl #1
    366c:	d2080102 	andle	r0, r8, #-2147483648	; 0x80000000
    3670:	0b000000 	bleq	3678 <__RW_SIZE__+0x30f0>
    3674:	00000c6b 	andeq	r0, r0, fp, ror #24
    3678:	42500301 	subsmi	r0, r0, #67108864	; 0x4000000
    367c:	00480800 	subeq	r0, r8, r0, lsl #16
    3680:	9c010000 	stcls	0, cr0, [r1], {-0}
    3684:	000000fd 	strdeq	r0, [r0], -sp
    3688:	000c660c 	andeq	r6, ip, ip, lsl #12
    368c:	6f030100 	svcvs	0x00030100
    3690:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    3694:	00000014 	andeq	r0, r0, r4, lsl r0
    3698:	0000b40d 	andeq	fp, r0, sp, lsl #8
    369c:	06ce0200 	strbeq	r0, [lr], r0, lsl #4
    36a0:	00000109 	andeq	r0, r0, r9, lsl #2
    36a4:	00006805 	andeq	r6, r0, r5, lsl #16
    36a8:	06e40000 	strbteq	r0, [r4], r0
    36ac:	00040000 	andeq	r0, r4, r0
    36b0:	00000dff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    36b4:	01100104 	tsteq	r0, r4, lsl #2
    36b8:	8a010000 	bhi	436c0 <__RW_SIZE__+0x43138>
    36bc:	2800000c 	stmdacs	r0, {r2, r3}
    36c0:	98000000 	stmdals	r0, {}	; <UNPREDICTABLE>
    36c4:	aa080042 	bge	2037d4 <__RW_SIZE__+0x20324c>
    36c8:	d3000001 	movwle	r0, #1
    36cc:	0200000a 	andeq	r0, r0, #10
    36d0:	0000044a 	andeq	r0, r0, sl, asr #8
    36d4:	64a80301 	strtvs	r0, [r8], #769	; 0x301
    36d8:	03000001 	movweq	r0, #1
    36dc:	00000675 	andeq	r0, r0, r5, ror r6
    36e0:	04720372 	ldrbteq	r0, [r2], #-882	; 0xfffffc8e
    36e4:	03740000 	cmneq	r4, #0
    36e8:	000005b2 			; <UNDEFINED> instruction: 0x000005b2
    36ec:	07350375 			; <UNDEFINED> instruction: 0x07350375
    36f0:	03760000 	cmneq	r6, #0
    36f4:	00000752 	andeq	r0, r0, r2, asr r7
    36f8:	0723037b 			; <UNDEFINED> instruction: 0x0723037b
    36fc:	037c0000 	cmneq	ip, #0
    3700:	0000044f 	andeq	r0, r0, pc, asr #8
    3704:	06e6037e 			; <UNDEFINED> instruction: 0x06e6037e
    3708:	037f0000 	cmneq	pc, #0
    370c:	000005a8 	andeq	r0, r0, r8, lsr #11
    3710:	05cb0300 	strbeq	r0, [fp, #768]	; 0x300
    3714:	03010000 	movweq	r0, #4096	; 0x1000
    3718:	000007d6 	ldrdeq	r0, [r0], -r6
    371c:	06210302 	strteq	r0, [r1], -r2, lsl #6
    3720:	03030000 	movweq	r0, #12288	; 0x3000
    3724:	00000425 	andeq	r0, r0, r5, lsr #8
    3728:	04690304 	strbteq	r0, [r9], #-772	; 0xfffffcfc
    372c:	03050000 	movweq	r0, #20480	; 0x5000
    3730:	00000435 	andeq	r0, r0, r5, lsr r4
    3734:	069b0306 	ldreq	r0, [fp], r6, lsl #6
    3738:	03070000 	movweq	r0, #28672	; 0x7000
    373c:	00000518 	andeq	r0, r0, r8, lsl r5
    3740:	07940308 	ldreq	r0, [r4, r8, lsl #6]
    3744:	03090000 	movweq	r0, #36864	; 0x9000
    3748:	000005c0 	andeq	r0, r0, r0, asr #11
    374c:	057f030a 	ldrbeq	r0, [pc, #-778]!	; 344a <__RW_SIZE__+0x2ec2>
    3750:	030b0000 	movweq	r0, #45056	; 0xb000
    3754:	00000412 	andeq	r0, r0, r2, lsl r4
    3758:	05ef030c 	strbeq	r0, [pc, #780]!	; 3a6c <__RW_SIZE__+0x34e4>
    375c:	030d0000 	movweq	r0, #53248	; 0xd000
    3760:	000004ae 	andeq	r0, r0, lr, lsr #9
    3764:	0781030e 	streq	r0, [r1, lr, lsl #6]
    3768:	030f0000 	movweq	r0, #61440	; 0xf000
    376c:	0000054d 	andeq	r0, r0, sp, asr #10
    3770:	03e80310 	mvneq	r0, #16, 6	; 0x40000000
    3774:	03110000 	tsteq	r1, #0
    3778:	000007a4 	andeq	r0, r0, r4, lsr #15
    377c:	04ee0312 	strbteq	r0, [lr], #786	; 0x312
    3780:	03130000 	tsteq	r3, #0
    3784:	000003c0 	andeq	r0, r0, r0, asr #7
    3788:	04e00314 	strbteq	r0, [r0], #788	; 0x314
    378c:	03150000 	tsteq	r5, #0
    3790:	000003da 	ldrdeq	r0, [r0], -sl
    3794:	07450316 	smlaldeq	r0, r5, r6, r3
    3798:	03170000 	tsteq	r7, #0
    379c:	0000048d 	andeq	r0, r0, sp, lsl #9
    37a0:	060f0318 			; <UNDEFINED> instruction: 0x060f0318
    37a4:	03190000 	tsteq	r9, #0
    37a8:	000006b0 			; <UNDEFINED> instruction: 0x000006b0
    37ac:	0689031a 	pkhbteq	r0, r9, sl, lsl #6
    37b0:	031b0000 	tsteq	fp, #0
    37b4:	000006ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    37b8:	0575031c 	ldrbeq	r0, [r5, #-796]!	; 0xfffffce4
    37bc:	031d0000 	tsteq	sp, #0
    37c0:	00000408 	andeq	r0, r0, r8, lsl #8
    37c4:	0602031e 			; <UNDEFINED> instruction: 0x0602031e
    37c8:	031f0000 	tsteq	pc, #0
    37cc:	000006cf 	andeq	r0, r0, pc, asr #13
    37d0:	05330320 	ldreq	r0, [r3, #-800]!	; 0xfffffce0
    37d4:	03210000 	teqeq	r1, #0
    37d8:	000003fb 	strdeq	r0, [r0], -fp
    37dc:	04a40322 	strteq	r0, [r4], #802	; 0x322
    37e0:	03230000 	teqeq	r3, #0
    37e4:	00000772 	andeq	r0, r0, r2, ror r7
    37e8:	06690324 	strbteq	r0, [r9], -r4, lsr #6
    37ec:	03250000 	teqeq	r5, #0
    37f0:	0000050c 	andeq	r0, r0, ip, lsl #10
    37f4:	07b00326 	ldreq	r0, [r0, r6, lsr #6]!
    37f8:	03270000 	teqeq	r7, #0
    37fc:	00000440 	andeq	r0, r0, r0, asr #8
    3800:	07e70328 	strbeq	r0, [r7, r8, lsr #6]!
    3804:	03290000 	teqeq	r9, #0
    3808:	00000599 	muleq	r0, r9, r5
    380c:	0204002a 	andeq	r0, r4, #42	; 0x2a
    3810:	03000005 	movweq	r0, #5
    3814:	002501d9 	ldrdeq	r0, [r5], -r9	; <UNPREDICTABLE>
    3818:	01050000 	mrseq	r0, (UNDEF: 5)
    381c:	0000cb06 	andeq	ip, r0, r6, lsl #22
    3820:	02940600 	addseq	r0, r4, #0, 12
    3824:	2a040000 	bcs	10382c <__RW_SIZE__+0x1032a4>
    3828:	00000182 	andeq	r0, r0, r2, lsl #3
    382c:	c9080105 	stmdbgt	r8, {r0, r2, r8}
    3830:	05000000 	streq	r0, [r0, #-0]
    3834:	01ba0502 			; <UNDEFINED> instruction: 0x01ba0502
    3838:	f1060000 	cps	#0
    383c:	04000002 	streq	r0, [r0], #-2
    3840:	00019b36 	andeq	r9, r1, r6, lsr fp
    3844:	07020500 	streq	r0, [r2, -r0, lsl #10]
    3848:	000000a1 	andeq	r0, r0, r1, lsr #1
    384c:	05050405 	streq	r0, [r5, #-1029]	; 0xfffffbfb
    3850:	06000000 	streq	r0, [r0], -r0
    3854:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3858:	01b45004 			; <UNDEFINED> instruction: 0x01b45004
    385c:	04050000 	streq	r0, [r5], #-0
    3860:	0000fe07 	andeq	pc, r0, r7, lsl #28
    3864:	05080500 	streq	r0, [r8, #-1280]	; 0xfffffb00
    3868:	00000000 	andeq	r0, r0, r0
    386c:	f9070805 			; <UNDEFINED> instruction: 0xf9070805
    3870:	07000000 	streq	r0, [r0, -r0]
    3874:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    3878:	04050074 	streq	r0, [r5], #-116	; 0xffffff8c
    387c:	00010307 	andeq	r0, r1, r7, lsl #6
    3880:	0e040800 	cdpeq	8, 0, cr0, cr4, cr0, {0}
    3884:	02858402 	addeq	r8, r5, #33554432	; 0x2000000
    3888:	88090000 	stmdahi	r9, {}	; <UNPREDICTABLE>
    388c:	02000004 	andeq	r0, r0, #4
    3890:	00029c86 	andeq	r9, r2, r6, lsl #25
    3894:	2a090000 	bcs	24389c <__RW_SIZE__+0x243314>
    3898:	02000006 	andeq	r0, r0, #6
    389c:	0002a187 	andeq	sl, r2, r7, lsl #3
    38a0:	6d092000 	stcvs	0, cr2, [r9, #-0]
    38a4:	02000007 	andeq	r0, r0, #7
    38a8:	0002b188 	andeq	fp, r2, r8, lsl #3
    38ac:	9b098000 	blls	2638b4 <__RW_SIZE__+0x26332c>
    38b0:	02000004 	andeq	r0, r0, #4
    38b4:	0002a189 	andeq	sl, r2, r9, lsl #3
    38b8:	9f0aa000 	svcls	0x000aa000
    38bc:	02000007 	andeq	r0, r0, #7
    38c0:	0002b68a 	andeq	fp, r2, sl, lsl #13
    38c4:	0a010000 	beq	438cc <__RW_SIZE__+0x43344>
    38c8:	00000634 	andeq	r0, r0, r4, lsr r6
    38cc:	02a18b02 	adceq	r8, r1, #2048	; 0x800
    38d0:	01200000 	teqeq	r0, r0
    38d4:	0005d40a 	andeq	sp, r5, sl, lsl #8
    38d8:	bb8c0200 	bllt	fe3040e0 <MSP_BASE+0xde2ff0e0>
    38dc:	80000002 	andhi	r0, r0, r2
    38e0:	063e0a01 	ldrteq	r0, [lr], -r1, lsl #20
    38e4:	8d020000 	stchi	0, cr0, [r2, #-0]
    38e8:	000002a1 	andeq	r0, r0, r1, lsr #5
    38ec:	7c0a01a0 	stfvcs	f0, [sl], {160}	; 0xa0
    38f0:	02000007 	andeq	r0, r0, #7
    38f4:	0002c08e 	andeq	ip, r2, lr, lsl #1
    38f8:	0a020000 	beq	83900 <__RW_SIZE__+0x83378>
    38fc:	00000648 	andeq	r0, r0, r8, asr #12
    3900:	02c58f02 	sbceq	r8, r5, #2, 30
    3904:	02200000 	eoreq	r0, r0, #0
    3908:	0050490b 	subseq	r4, r0, fp, lsl #18
    390c:	02e59002 	rsceq	r9, r5, #2
    3910:	03000000 	movweq	r0, #0
    3914:	0006520a 	andeq	r5, r6, sl, lsl #4
    3918:	ea910200 	b	fe444120 <MSP_BASE+0xde43f120>
    391c:	f0000002 			; <UNDEFINED> instruction: 0xf0000002
    3920:	061c0a03 	ldreq	r0, [ip], -r3, lsl #20
    3924:	92020000 	andls	r0, r2, #0
    3928:	000002fb 	strdeq	r0, [r0], -fp
    392c:	0c000e00 	stceq	14, cr0, [r0], {-0}
    3930:	000001a9 	andeq	r0, r0, r9, lsr #3
    3934:	00000295 	muleq	r0, r5, r2
    3938:	0002950d 	andeq	r9, r2, sp, lsl #10
    393c:	05000700 	streq	r0, [r0, #-1792]	; 0xfffff900
    3940:	01a60704 			; <UNDEFINED> instruction: 0x01a60704
    3944:	850e0000 	strhi	r0, [lr, #-0]
    3948:	0c000002 	stceq	0, cr0, [r0], {2}
    394c:	000001a9 	andeq	r0, r0, r9, lsr #3
    3950:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    3954:	0002950d 	andeq	r9, r2, sp, lsl #10
    3958:	0e001700 	cdpeq	7, 0, cr1, cr0, cr0, {0}
    395c:	00000285 	andeq	r0, r0, r5, lsl #5
    3960:	0002850e 	andeq	r8, r2, lr, lsl #10
    3964:	02850e00 	addeq	r0, r5, #0, 28
    3968:	850e0000 	strhi	r0, [lr, #-0]
    396c:	0c000002 	stceq	0, cr0, [r0], {2}
    3970:	000001a9 	andeq	r0, r0, r9, lsr #3
    3974:	000002d5 	ldrdeq	r0, [r0], -r5
    3978:	0002950d 	andeq	r9, r2, sp, lsl #10
    397c:	0c003700 	stceq	7, cr3, [r0], {-0}
    3980:	00000177 	andeq	r0, r0, r7, ror r1
    3984:	000002e5 	andeq	r0, r0, r5, ror #5
    3988:	0002950d 	andeq	r9, r2, sp, lsl #10
    398c:	0e00ef00 	cdpeq	15, 0, cr14, cr0, cr0, {0}
    3990:	000002d5 	ldrdeq	r0, [r0], -r5
    3994:	0001a90c 	andeq	sl, r1, ip, lsl #18
    3998:	0002fb00 	andeq	pc, r2, r0, lsl #22
    399c:	02950f00 	addseq	r0, r5, #0, 30
    39a0:	02830000 	addeq	r0, r3, #0
    39a4:	01a90e00 			; <UNDEFINED> instruction: 0x01a90e00
    39a8:	a6060000 	strge	r0, [r6], -r0
    39ac:	02000006 	andeq	r0, r0, #6
    39b0:	0001d793 	muleq	r1, r3, r7
    39b4:	01900e00 	orrseq	r0, r0, r0, lsl #28
    39b8:	28100000 	ldmdacs	r0, {}	; <UNPREDICTABLE>
    39bc:	9b043403 	blls	1109d0 <__RW_SIZE__+0x110448>
    39c0:	11000003 	tstne	r0, r3
    39c4:	03005243 	movweq	r5, #579	; 0x243
    39c8:	02fb0436 	rscseq	r0, fp, #905969664	; 0x36000000
    39cc:	12000000 	andne	r0, r0, #0
    39d0:	00000d6b 	andeq	r0, r0, fp, ror #26
    39d4:	fb043703 	blx	1115ea <__RW_SIZE__+0x111062>
    39d8:	04000002 	streq	r0, [r0], #-2
    39dc:	52494311 	subpl	r4, r9, #1140850688	; 0x44000000
    39e0:	04380300 	ldrteq	r0, [r8], #-768	; 0xfffffd00
    39e4:	000002fb 	strdeq	r0, [r0], -fp
    39e8:	00f01208 	rscseq	r1, r0, r8, lsl #4
    39ec:	39030000 	stmdbcc	r3, {}	; <UNPREDICTABLE>
    39f0:	0002fb04 	andeq	pc, r2, r4, lsl #22
    39f4:	98120c00 	ldmdals	r2, {sl, fp}
    39f8:	03000000 	movweq	r0, #0
    39fc:	02fb043a 	rscseq	r0, fp, #973078528	; 0x3a000000
    3a00:	12100000 	andsne	r0, r0, #0
    3a04:	00000021 	andeq	r0, r0, r1, lsr #32
    3a08:	fb043b03 	blx	11261e <__RW_SIZE__+0x112096>
    3a0c:	14000002 	strne	r0, [r0], #-2
    3a10:	0000e012 	andeq	lr, r0, r2, lsl r0
    3a14:	043c0300 	ldrteq	r0, [ip], #-768	; 0xfffffd00
    3a18:	000002fb 	strdeq	r0, [r0], -fp
    3a1c:	00e81218 	rsceq	r1, r8, r8, lsl r2
    3a20:	3d030000 	stccc	0, cr0, [r3, #-0]
    3a24:	0002fb04 	andeq	pc, r2, r4, lsl #22
    3a28:	0e121c00 	cdpeq	12, 1, cr1, cr2, cr0, {0}
    3a2c:	03000000 	movweq	r0, #0
    3a30:	02fb043e 	rscseq	r0, fp, #1040187392	; 0x3e000000
    3a34:	11200000 	teqne	r0, r0
    3a38:	00525343 	subseq	r5, r2, r3, asr #6
    3a3c:	fb043f03 	blx	113652 <__RW_SIZE__+0x1130ca>
    3a40:	24000002 	strcs	r0, [r0], #-2
    3a44:	01c40400 	biceq	r0, r4, r0, lsl #8
    3a48:	4a030000 	bmi	c3a50 <__RW_SIZE__+0xc34c8>
    3a4c:	00031004 	andeq	r1, r3, r4
    3a50:	03501000 	cmpeq	r0, #0
    3a54:	05b804a2 	ldreq	r0, [r8, #1186]!	; 0x4a2
    3a58:	43110000 	tstmi	r1, #0
    3a5c:	03003152 	movweq	r3, #338	; 0x152
    3a60:	030b04a4 	movweq	r0, #46244	; 0xb4a4
    3a64:	12000000 	andne	r0, r0, #0
    3a68:	0000062a 	andeq	r0, r0, sl, lsr #12
    3a6c:	9004a503 	andls	sl, r4, r3, lsl #10
    3a70:	02000001 	andeq	r0, r0, #1
    3a74:	32524311 	subscc	r4, r2, #1140850688	; 0x44000000
    3a78:	04a60300 	strteq	r0, [r6], #768	; 0x300
    3a7c:	0000030b 	andeq	r0, r0, fp, lsl #6
    3a80:	0b2e1204 	bleq	b88298 <__RW_SIZE__+0xb87d10>
    3a84:	a7030000 	strge	r0, [r3, -r0]
    3a88:	00019004 	andeq	r9, r1, r4
    3a8c:	c9120600 	ldmdbgt	r2, {r9, sl}
    3a90:	0300000a 	movweq	r0, #10
    3a94:	030b04a8 	movweq	r0, #46248	; 0xb4a8
    3a98:	12080000 	andne	r0, r8, #0
    3a9c:	00000634 	andeq	r0, r0, r4, lsr r6
    3aa0:	9004a903 	andls	sl, r4, r3, lsl #18
    3aa4:	0a000001 	beq	3ab0 <__RW_SIZE__+0x3528>
    3aa8:	000aae12 	andeq	sl, sl, r2, lsl lr
    3aac:	04aa0300 	strteq	r0, [sl], #768	; 0x300
    3ab0:	0000030b 	andeq	r0, r0, fp, lsl #6
    3ab4:	063e120c 	ldrteq	r1, [lr], -ip, lsl #4
    3ab8:	ab030000 	blge	c3ac0 <__RW_SIZE__+0xc3538>
    3abc:	00019004 	andeq	r9, r1, r4
    3ac0:	53110e00 	tstpl	r1, #0, 28
    3ac4:	ac030052 	stcge	0, cr0, [r3], {82}	; 0x52
    3ac8:	00030b04 	andeq	r0, r3, r4, lsl #22
    3acc:	48121000 	ldmdami	r2, {ip}
    3ad0:	03000006 	movweq	r0, #6
    3ad4:	019004ad 	orrseq	r0, r0, sp, lsr #9
    3ad8:	11120000 	tstne	r2, r0
    3adc:	00524745 	subseq	r4, r2, r5, asr #14
    3ae0:	0b04ae03 	bleq	12f2f4 <__RW_SIZE__+0x12ed6c>
    3ae4:	14000003 	strne	r0, [r0], #-3
    3ae8:	00065212 	andeq	r5, r6, r2, lsl r2
    3aec:	04af0300 	strteq	r0, [pc], #768	; 3af4 <__RW_SIZE__+0x356c>
    3af0:	00000190 	muleq	r0, r0, r1
    3af4:	0a791216 	beq	1e48354 <__RW_SIZE__+0x1e47dcc>
    3af8:	b0030000 	andlt	r0, r3, r0
    3afc:	00030b04 	andeq	r0, r3, r4, lsl #22
    3b00:	38121800 	ldmdacc	r2, {fp, ip}
    3b04:	0300000b 	movweq	r0, #11
    3b08:	019004b1 			; <UNDEFINED> instruction: 0x019004b1
    3b0c:	121a0000 	andsne	r0, sl, #0
    3b10:	00000a7f 	andeq	r0, r0, pc, ror sl
    3b14:	0b04b203 	bleq	130328 <__RW_SIZE__+0x12fda0>
    3b18:	1c000003 	stcne	0, cr0, [r0], {3}
    3b1c:	000c1112 	andeq	r1, ip, r2, lsl r1
    3b20:	04b30300 	ldrteq	r0, [r3], #768	; 0x300
    3b24:	00000190 	muleq	r0, r0, r1
    3b28:	0abf121e 	beq	fefc83a8 <MSP_BASE+0xdefc33a8>
    3b2c:	b4030000 	strlt	r0, [r3], #-0
    3b30:	00030b04 	andeq	r0, r3, r4, lsl #22
    3b34:	42122000 	andsmi	r2, r2, #0
    3b38:	0300000b 	movweq	r0, #11
    3b3c:	019004b5 			; <UNDEFINED> instruction: 0x019004b5
    3b40:	11220000 	teqne	r2, r0
    3b44:	00544e43 	subseq	r4, r4, r3, asr #28
    3b48:	0b04b603 	bleq	13135c <__RW_SIZE__+0x130dd4>
    3b4c:	24000003 	strcs	r0, [r0], #-3
    3b50:	000c1b12 	andeq	r1, ip, r2, lsl fp
    3b54:	04b70300 	ldrteq	r0, [r7], #768	; 0x300
    3b58:	00000190 	muleq	r0, r0, r1
    3b5c:	53501126 	cmppl	r0, #-2147483639	; 0x80000009
    3b60:	b8030043 	stmdalt	r3, {r0, r1, r6}
    3b64:	00030b04 	andeq	r0, r3, r4, lsl #22
    3b68:	91122800 	tstls	r2, r0, lsl #16
    3b6c:	0300000b 	movweq	r0, #11
    3b70:	019004b9 			; <UNDEFINED> instruction: 0x019004b9
    3b74:	112a0000 	teqne	sl, r0
    3b78:	00525241 	subseq	r5, r2, r1, asr #4
    3b7c:	0b04ba03 	bleq	132390 <__RW_SIZE__+0x131e08>
    3b80:	2c000003 	stccs	0, cr0, [r0], {3}
    3b84:	000b9c12 	andeq	r9, fp, r2, lsl ip
    3b88:	04bb0300 	ldrteq	r0, [fp], #768	; 0x300
    3b8c:	00000190 	muleq	r0, r0, r1
    3b90:	4352112e 	cmpmi	r2, #-2147483637	; 0x8000000b
    3b94:	bc030052 	stclt	0, cr0, [r3], {82}	; 0x52
    3b98:	00030b04 	andeq	r0, r3, r4, lsl #22
    3b9c:	a7123000 	ldrge	r3, [r2, -r0]
    3ba0:	0300000b 	movweq	r0, #11
    3ba4:	019004bd 			; <UNDEFINED> instruction: 0x019004bd
    3ba8:	12320000 	eorsne	r0, r2, #0
    3bac:	00000a5a 	andeq	r0, r0, sl, asr sl
    3bb0:	0b04be03 	bleq	1333c4 <__RW_SIZE__+0x132e3c>
    3bb4:	34000003 	strcc	r0, [r0], #-3
    3bb8:	000bb212 	andeq	fp, fp, r2, lsl r2
    3bbc:	04bf0300 	ldrteq	r0, [pc], #768	; 3bc4 <__RW_SIZE__+0x363c>
    3bc0:	00000190 	muleq	r0, r0, r1
    3bc4:	0a5f1236 	beq	17c84a4 <__RW_SIZE__+0x17c7f1c>
    3bc8:	c0030000 	andgt	r0, r3, r0
    3bcc:	00030b04 	andeq	r0, r3, r4, lsl #22
    3bd0:	bd123800 	ldclt	8, cr3, [r2, #-0]
    3bd4:	0300000b 	movweq	r0, #11
    3bd8:	019004c1 	orrseq	r0, r0, r1, asr #9
    3bdc:	123a0000 	eorsne	r0, sl, #0
    3be0:	00000a64 	andeq	r0, r0, r4, ror #20
    3be4:	0b04c203 	bleq	1343f8 <__RW_SIZE__+0x133e70>
    3be8:	3c000003 	stccc	0, cr0, [r0], {3}
    3bec:	000bc812 	andeq	ip, fp, r2, lsl r8
    3bf0:	04c30300 	strbeq	r0, [r3], #768	; 0x300
    3bf4:	00000190 	muleq	r0, r0, r1
    3bf8:	0ac4123e 	beq	ff1084f8 <MSP_BASE+0xdf1034f8>
    3bfc:	c4030000 	strgt	r0, [r3], #-0
    3c00:	00030b04 	andeq	r0, r3, r4, lsl #22
    3c04:	d3124000 	tstle	r2, #0
    3c08:	0300000b 	movweq	r0, #11
    3c0c:	019004c5 	orrseq	r0, r0, r5, asr #9
    3c10:	12420000 	subne	r0, r2, #0
    3c14:	00000a44 	andeq	r0, r0, r4, asr #20
    3c18:	0b04c603 	bleq	13542c <__RW_SIZE__+0x134ea4>
    3c1c:	44000003 	strmi	r0, [r0], #-3
    3c20:	000bde12 	andeq	sp, fp, r2, lsl lr
    3c24:	04c70300 	strbeq	r0, [r7], #768	; 0x300
    3c28:	00000190 	muleq	r0, r0, r1
    3c2c:	43441146 	movtmi	r1, #16710	; 0x4146
    3c30:	c8030052 	stmdagt	r3, {r1, r4, r6}
    3c34:	00030b04 	andeq	r0, r3, r4, lsl #22
    3c38:	e9124800 	ldmdb	r2, {fp, lr}
    3c3c:	0300000b 	movweq	r0, #11
    3c40:	019004c9 	orrseq	r0, r0, r9, asr #9
    3c44:	124a0000 	subne	r0, sl, #0
    3c48:	00000b4c 	andeq	r0, r0, ip, asr #22
    3c4c:	0b04ca03 	bleq	136460 <__RW_SIZE__+0x135ed8>
    3c50:	4c000003 	stcmi	0, cr0, [r0], {3}
    3c54:	000bf412 	andeq	pc, fp, r2, lsl r4	; <UNPREDICTABLE>
    3c58:	04cb0300 	strbeq	r0, [fp], #768	; 0x300
    3c5c:	00000190 	muleq	r0, r0, r1
    3c60:	2c04004e 	stccs	0, cr0, [r4], {78}	; 0x4e
    3c64:	0300000a 	movweq	r0, #10
    3c68:	03a704cc 			; <UNDEFINED> instruction: 0x03a704cc
    3c6c:	01050000 	mrseq	r0, (UNDEF: 5)
    3c70:	0000d208 	andeq	sp, r0, r8, lsl #4
    3c74:	05601300 	strbeq	r1, [r0, #-768]!	; 0xfffffd00
    3c78:	13020000 	movwne	r0, #8192	; 0x2000
    3c7c:	05e50306 	strbeq	r0, [r5, #774]!	; 0x306
    3c80:	4a140000 	bmi	503c88 <__RW_SIZE__+0x503700>
    3c84:	02000004 	andeq	r0, r0, #4
    3c88:	01640613 	cmneq	r4, r3, lsl r6
    3c8c:	13000000 	movwne	r0, #0
    3c90:	000004c1 	andeq	r0, r0, r1, asr #9
    3c94:	0305de02 	movweq	sp, #24066	; 0x5e02
    3c98:	000005ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3c9c:	00044a14 	andeq	r4, r4, r4, lsl sl
    3ca0:	05de0200 	ldrbeq	r0, [lr, #512]	; 0x200
    3ca4:	00000164 	andeq	r0, r0, r4, ror #2
    3ca8:	083e1300 	ldmdaeq	lr!, {r8, r9, ip}
    3cac:	eb020000 	bl	83cb4 <__RW_SIZE__+0x8372c>
    3cb0:	06190305 	ldreq	r0, [r9], -r5, lsl #6
    3cb4:	4a140000 	bmi	503cbc <__RW_SIZE__+0x503734>
    3cb8:	02000004 	andeq	r0, r0, #4
    3cbc:	016405eb 	smultteq	r4, fp, r5
    3cc0:	15000000 	strne	r0, [r0, #-0]
    3cc4:	00000c92 	muleq	r0, r2, ip
    3cc8:	42980801 	addsmi	r0, r8, #65536	; 0x10000
    3ccc:	00f40800 	rscseq	r0, r4, r0, lsl #16
    3cd0:	9c010000 	stcls	0, cr0, [r1], {-0}
    3cd4:	00000656 	andeq	r0, r0, r6, asr r6
    3cd8:	000c8516 	andeq	r8, ip, r6, lsl r5
    3cdc:	c9080100 	stmdbgt	r8, {r8}
    3ce0:	4f000001 	svcmi	0x00000001
    3ce4:	17000014 	smladne	r0, r4, r0, r0
    3ce8:	0a010069 	beq	43e94 <__RW_SIZE__+0x4390c>
    3cec:	000001c9 	andeq	r0, r0, r9, asr #3
    3cf0:	00001470 	andeq	r1, r0, r0, ror r4
    3cf4:	01007418 	tsteq	r0, r8, lsl r4
    3cf8:	0001d00b 	andeq	sp, r1, fp
    3cfc:	00500100 	subseq	r0, r0, r0, lsl #2
    3d00:	00089a15 	andeq	r9, r8, r5, lsl sl
    3d04:	8c2d0100 	stfhis	f0, [sp], #-0
    3d08:	b6080043 	strlt	r0, [r8], -r3, asr #32
    3d0c:	01000000 	mrseq	r0, (UNDEF: 0)
    3d10:	0006d69c 	muleq	r6, ip, r6
    3d14:	6e651900 	cdpvs	9, 6, cr1, cr5, cr0, {0}
    3d18:	c92d0100 	stmfdgt	sp!, {r8}
    3d1c:	8f000001 	svchi	0x00000001
    3d20:	16000014 			; <UNDEFINED> instruction: 0x16000014
    3d24:	00000c85 	andeq	r0, r0, r5, lsl #25
    3d28:	01c92d01 	biceq	r2, r9, r1, lsl #26
    3d2c:	14b00000 	ldrtne	r0, [r0], #0
    3d30:	ff1a0000 			; <UNDEFINED> instruction: 0xff1a0000
    3d34:	90000005 	andls	r0, r0, r5
    3d38:	78080043 	stmdavc	r8, {r0, r1, r6}
    3d3c:	01000001 	tsteq	r0, r1
    3d40:	0006a541 	andeq	sl, r6, r1, asr #10
    3d44:	060c1b00 	streq	r1, [ip], -r0, lsl #22
    3d48:	14ea0000 	strbtne	r0, [sl], #0
    3d4c:	1a000000 	bne	3d54 <__RW_SIZE__+0x37cc>
    3d50:	000005cb 	andeq	r0, r0, fp, asr #11
    3d54:	08004406 	stmdaeq	r0, {r1, r2, sl, lr}
    3d58:	00000190 	muleq	r0, r0, r1
    3d5c:	06bf3901 	ldrteq	r3, [pc], r1, lsl #18
    3d60:	d81c0000 	ldmdale	ip, {}	; <UNPREDICTABLE>
    3d64:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    3d68:	05e51d00 	strbeq	r1, [r5, #3328]!	; 0xd00
    3d6c:	44320000 	ldrtmi	r0, [r2], #-0
    3d70:	00020800 	andeq	r0, r2, r0, lsl #16
    3d74:	3b010000 	blcc	43d7c <__RW_SIZE__+0x437f4>
    3d78:	0005f21c 	andeq	pc, r5, ip, lsl r2	; <UNPREDICTABLE>
    3d7c:	00001e00 	andeq	r1, r0, r0, lsl #28
    3d80:	0000b41e 	andeq	fp, r0, lr, lsl r4
    3d84:	06ce0200 	strbeq	r0, [lr], r0, lsl #4
    3d88:	000006e2 	andeq	r0, r0, r2, ror #13
    3d8c:	0001c90e 	andeq	ip, r1, lr, lsl #18
    3d90:	09ab0000 	stmibeq	fp!, {}	; <UNPREDICTABLE>
    3d94:	00040000 	andeq	r0, r4, r0
    3d98:	00000f99 	muleq	r0, r9, pc	; <UNPREDICTABLE>
    3d9c:	01100104 	tsteq	r0, r4, lsl #2
    3da0:	bd010000 	stclt	0, cr0, [r1, #-0]
    3da4:	2800000c 	stmdacs	r0, {r2, r3}
    3da8:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    3dac:	62080044 	andvs	r0, r8, #68	; 0x44
    3db0:	11000003 	tstne	r0, r3
    3db4:	0200000c 	andeq	r0, r0, #12
    3db8:	0000044a 	andeq	r0, r0, sl, asr #8
    3dbc:	64a80301 	strtvs	r0, [r8], #769	; 0x301
    3dc0:	03000001 	movweq	r0, #1
    3dc4:	00000675 	andeq	r0, r0, r5, ror r6
    3dc8:	04720372 	ldrbteq	r0, [r2], #-882	; 0xfffffc8e
    3dcc:	03740000 	cmneq	r4, #0
    3dd0:	000005b2 			; <UNDEFINED> instruction: 0x000005b2
    3dd4:	07350375 			; <UNDEFINED> instruction: 0x07350375
    3dd8:	03760000 	cmneq	r6, #0
    3ddc:	00000752 	andeq	r0, r0, r2, asr r7
    3de0:	0723037b 			; <UNDEFINED> instruction: 0x0723037b
    3de4:	037c0000 	cmneq	ip, #0
    3de8:	0000044f 	andeq	r0, r0, pc, asr #8
    3dec:	06e6037e 			; <UNDEFINED> instruction: 0x06e6037e
    3df0:	037f0000 	cmneq	pc, #0
    3df4:	000005a8 	andeq	r0, r0, r8, lsr #11
    3df8:	05cb0300 	strbeq	r0, [fp, #768]	; 0x300
    3dfc:	03010000 	movweq	r0, #4096	; 0x1000
    3e00:	000007d6 	ldrdeq	r0, [r0], -r6
    3e04:	06210302 	strteq	r0, [r1], -r2, lsl #6
    3e08:	03030000 	movweq	r0, #12288	; 0x3000
    3e0c:	00000425 	andeq	r0, r0, r5, lsr #8
    3e10:	04690304 	strbteq	r0, [r9], #-772	; 0xfffffcfc
    3e14:	03050000 	movweq	r0, #20480	; 0x5000
    3e18:	00000435 	andeq	r0, r0, r5, lsr r4
    3e1c:	069b0306 	ldreq	r0, [fp], r6, lsl #6
    3e20:	03070000 	movweq	r0, #28672	; 0x7000
    3e24:	00000518 	andeq	r0, r0, r8, lsl r5
    3e28:	07940308 	ldreq	r0, [r4, r8, lsl #6]
    3e2c:	03090000 	movweq	r0, #36864	; 0x9000
    3e30:	000005c0 	andeq	r0, r0, r0, asr #11
    3e34:	057f030a 	ldrbeq	r0, [pc, #-778]!	; 3b32 <__RW_SIZE__+0x35aa>
    3e38:	030b0000 	movweq	r0, #45056	; 0xb000
    3e3c:	00000412 	andeq	r0, r0, r2, lsl r4
    3e40:	05ef030c 	strbeq	r0, [pc, #780]!	; 4154 <__RW_SIZE__+0x3bcc>
    3e44:	030d0000 	movweq	r0, #53248	; 0xd000
    3e48:	000004ae 	andeq	r0, r0, lr, lsr #9
    3e4c:	0781030e 	streq	r0, [r1, lr, lsl #6]
    3e50:	030f0000 	movweq	r0, #61440	; 0xf000
    3e54:	0000054d 	andeq	r0, r0, sp, asr #10
    3e58:	03e80310 	mvneq	r0, #16, 6	; 0x40000000
    3e5c:	03110000 	tsteq	r1, #0
    3e60:	000007a4 	andeq	r0, r0, r4, lsr #15
    3e64:	04ee0312 	strbteq	r0, [lr], #786	; 0x312
    3e68:	03130000 	tsteq	r3, #0
    3e6c:	000003c0 	andeq	r0, r0, r0, asr #7
    3e70:	04e00314 	strbteq	r0, [r0], #788	; 0x314
    3e74:	03150000 	tsteq	r5, #0
    3e78:	000003da 	ldrdeq	r0, [r0], -sl
    3e7c:	07450316 	smlaldeq	r0, r5, r6, r3
    3e80:	03170000 	tsteq	r7, #0
    3e84:	0000048d 	andeq	r0, r0, sp, lsl #9
    3e88:	060f0318 			; <UNDEFINED> instruction: 0x060f0318
    3e8c:	03190000 	tsteq	r9, #0
    3e90:	000006b0 			; <UNDEFINED> instruction: 0x000006b0
    3e94:	0689031a 	pkhbteq	r0, r9, sl, lsl #6
    3e98:	031b0000 	tsteq	fp, #0
    3e9c:	000006ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>
    3ea0:	0575031c 	ldrbeq	r0, [r5, #-796]!	; 0xfffffce4
    3ea4:	031d0000 	tsteq	sp, #0
    3ea8:	00000408 	andeq	r0, r0, r8, lsl #8
    3eac:	0602031e 			; <UNDEFINED> instruction: 0x0602031e
    3eb0:	031f0000 	tsteq	pc, #0
    3eb4:	000006cf 	andeq	r0, r0, pc, asr #13
    3eb8:	05330320 	ldreq	r0, [r3, #-800]!	; 0xfffffce0
    3ebc:	03210000 	teqeq	r1, #0
    3ec0:	000003fb 	strdeq	r0, [r0], -fp
    3ec4:	04a40322 	strteq	r0, [r4], #802	; 0x322
    3ec8:	03230000 	teqeq	r3, #0
    3ecc:	00000772 	andeq	r0, r0, r2, ror r7
    3ed0:	06690324 	strbteq	r0, [r9], -r4, lsr #6
    3ed4:	03250000 	teqeq	r5, #0
    3ed8:	0000050c 	andeq	r0, r0, ip, lsl #10
    3edc:	07b00326 	ldreq	r0, [r0, r6, lsr #6]!
    3ee0:	03270000 	teqeq	r7, #0
    3ee4:	00000440 	andeq	r0, r0, r0, asr #8
    3ee8:	07e70328 	strbeq	r0, [r7, r8, lsr #6]!
    3eec:	03290000 	teqeq	r9, #0
    3ef0:	00000599 	muleq	r0, r9, r5
    3ef4:	0204002a 	andeq	r0, r4, #42	; 0x2a
    3ef8:	03000005 	movweq	r0, #5
    3efc:	002501d9 	ldrdeq	r0, [r5], -r9	; <UNPREDICTABLE>
    3f00:	01050000 	mrseq	r0, (UNDEF: 5)
    3f04:	0000cb06 	andeq	ip, r0, r6, lsl #22
    3f08:	02940600 	addseq	r0, r4, #0, 12
    3f0c:	2a040000 	bcs	103f14 <__RW_SIZE__+0x10398c>
    3f10:	00000182 	andeq	r0, r0, r2, lsl #3
    3f14:	c9080105 	stmdbgt	r8, {r0, r2, r8}
    3f18:	05000000 	streq	r0, [r0, #-0]
    3f1c:	01ba0502 			; <UNDEFINED> instruction: 0x01ba0502
    3f20:	f1060000 	cps	#0
    3f24:	04000002 	streq	r0, [r0], #-2
    3f28:	00019b36 	andeq	r9, r1, r6, lsr fp
    3f2c:	07020500 	streq	r0, [r2, -r0, lsl #10]
    3f30:	000000a1 	andeq	r0, r0, r1, lsr #1
    3f34:	05050405 	streq	r0, [r5, #-1029]	; 0xfffffbfb
    3f38:	06000000 	streq	r0, [r0], -r0
    3f3c:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3f40:	01b45004 			; <UNDEFINED> instruction: 0x01b45004
    3f44:	04050000 	streq	r0, [r5], #-0
    3f48:	0000fe07 	andeq	pc, r0, r7, lsl #28
    3f4c:	05080500 	streq	r0, [r8, #-1280]	; 0xfffffb00
    3f50:	00000000 	andeq	r0, r0, r0
    3f54:	f9070805 			; <UNDEFINED> instruction: 0xf9070805
    3f58:	07000000 	streq	r0, [r0, -r0]
    3f5c:	6e690504 	cdpvs	5, 6, cr0, cr9, cr4, {0}
    3f60:	04050074 	streq	r0, [r5], #-116	; 0xffffff8c
    3f64:	00010307 	andeq	r0, r1, r7, lsl #6
    3f68:	0e040800 	cdpeq	8, 0, cr0, cr4, cr0, {0}
    3f6c:	02858402 	addeq	r8, r5, #33554432	; 0x2000000
    3f70:	88090000 	stmdahi	r9, {}	; <UNPREDICTABLE>
    3f74:	02000004 	andeq	r0, r0, #4
    3f78:	00029c86 	andeq	r9, r2, r6, lsl #25
    3f7c:	2a090000 	bcs	243f84 <__RW_SIZE__+0x2439fc>
    3f80:	02000006 	andeq	r0, r0, #6
    3f84:	0002a187 	andeq	sl, r2, r7, lsl #3
    3f88:	6d092000 	stcvs	0, cr2, [r9, #-0]
    3f8c:	02000007 	andeq	r0, r0, #7
    3f90:	0002b188 	andeq	fp, r2, r8, lsl #3
    3f94:	9b098000 	blls	263f9c <__RW_SIZE__+0x263a14>
    3f98:	02000004 	andeq	r0, r0, #4
    3f9c:	0002a189 	andeq	sl, r2, r9, lsl #3
    3fa0:	9f0aa000 	svcls	0x000aa000
    3fa4:	02000007 	andeq	r0, r0, #7
    3fa8:	0002b68a 	andeq	fp, r2, sl, lsl #13
    3fac:	0a010000 	beq	43fb4 <__RW_SIZE__+0x43a2c>
    3fb0:	00000634 	andeq	r0, r0, r4, lsr r6
    3fb4:	02a18b02 	adceq	r8, r1, #2048	; 0x800
    3fb8:	01200000 	teqeq	r0, r0
    3fbc:	0005d40a 	andeq	sp, r5, sl, lsl #8
    3fc0:	bb8c0200 	bllt	fe3047c8 <MSP_BASE+0xde2ff7c8>
    3fc4:	80000002 	andhi	r0, r0, r2
    3fc8:	063e0a01 	ldrteq	r0, [lr], -r1, lsl #20
    3fcc:	8d020000 	stchi	0, cr0, [r2, #-0]
    3fd0:	000002a1 	andeq	r0, r0, r1, lsr #5
    3fd4:	7c0a01a0 	stfvcs	f0, [sl], {160}	; 0xa0
    3fd8:	02000007 	andeq	r0, r0, #7
    3fdc:	0002c08e 	andeq	ip, r2, lr, lsl #1
    3fe0:	0a020000 	beq	83fe8 <__RW_SIZE__+0x83a60>
    3fe4:	00000648 	andeq	r0, r0, r8, asr #12
    3fe8:	02c58f02 	sbceq	r8, r5, #2, 30
    3fec:	02200000 	eoreq	r0, r0, #0
    3ff0:	0050490b 	subseq	r4, r0, fp, lsl #18
    3ff4:	02e59002 	rsceq	r9, r5, #2
    3ff8:	03000000 	movweq	r0, #0
    3ffc:	0006520a 	andeq	r5, r6, sl, lsl #4
    4000:	ea910200 	b	fe444808 <MSP_BASE+0xde43f808>
    4004:	f0000002 			; <UNDEFINED> instruction: 0xf0000002
    4008:	061c0a03 	ldreq	r0, [ip], -r3, lsl #20
    400c:	92020000 	andls	r0, r2, #0
    4010:	000002fb 	strdeq	r0, [r0], -fp
    4014:	0c000e00 	stceq	14, cr0, [r0], {-0}
    4018:	000001a9 	andeq	r0, r0, r9, lsr #3
    401c:	00000295 	muleq	r0, r5, r2
    4020:	0002950d 	andeq	r9, r2, sp, lsl #10
    4024:	05000700 	streq	r0, [r0, #-1792]	; 0xfffff900
    4028:	01a60704 			; <UNDEFINED> instruction: 0x01a60704
    402c:	850e0000 	strhi	r0, [lr, #-0]
    4030:	0c000002 	stceq	0, cr0, [r0], {2}
    4034:	000001a9 	andeq	r0, r0, r9, lsr #3
    4038:	000002b1 			; <UNDEFINED> instruction: 0x000002b1
    403c:	0002950d 	andeq	r9, r2, sp, lsl #10
    4040:	0e001700 	cdpeq	7, 0, cr1, cr0, cr0, {0}
    4044:	00000285 	andeq	r0, r0, r5, lsl #5
    4048:	0002850e 	andeq	r8, r2, lr, lsl #10
    404c:	02850e00 	addeq	r0, r5, #0, 28
    4050:	850e0000 	strhi	r0, [lr, #-0]
    4054:	0c000002 	stceq	0, cr0, [r0], {2}
    4058:	000001a9 	andeq	r0, r0, r9, lsr #3
    405c:	000002d5 	ldrdeq	r0, [r0], -r5
    4060:	0002950d 	andeq	r9, r2, sp, lsl #10
    4064:	0c003700 	stceq	7, cr3, [r0], {-0}
    4068:	00000177 	andeq	r0, r0, r7, ror r1
    406c:	000002e5 	andeq	r0, r0, r5, ror #5
    4070:	0002950d 	andeq	r9, r2, sp, lsl #10
    4074:	0e00ef00 	cdpeq	15, 0, cr14, cr0, cr0, {0}
    4078:	000002d5 	ldrdeq	r0, [r0], -r5
    407c:	0001a90c 	andeq	sl, r1, ip, lsl #18
    4080:	0002fb00 	andeq	pc, r2, r0, lsl #22
    4084:	02950f00 	addseq	r0, r5, #0, 30
    4088:	02830000 	addeq	r0, r3, #0
    408c:	01a90e00 			; <UNDEFINED> instruction: 0x01a90e00
    4090:	a6060000 	strge	r0, [r6], -r0
    4094:	02000006 	andeq	r0, r0, #6
    4098:	0001d793 	muleq	r1, r3, r7
    409c:	01900e00 	orrseq	r0, r0, r0, lsl #28
    40a0:	1c100000 	ldcne	0, cr0, [r0], {-0}
    40a4:	7503e903 	strvc	lr, [r3, #-2307]	; 0xfffff6fd
    40a8:	11000003 	tstne	r0, r3
    40ac:	004c5243 	subeq	r5, ip, r3, asr #4
    40b0:	fb03eb03 	blx	fecc6 <__RW_SIZE__+0xfe73e>
    40b4:	00000002 	andeq	r0, r0, r2
    40b8:	48524311 	ldmdami	r2, {r0, r4, r8, r9, lr}^
    40bc:	03ec0300 	mvneq	r0, #0, 6
    40c0:	000002fb 	strdeq	r0, [r0], -fp
    40c4:	44491104 	strbmi	r1, [r9], #-260	; 0xfffffefc
    40c8:	ed030052 	stc	0, cr0, [r3, #-328]	; 0xfffffeb8
    40cc:	0002fb03 	andeq	pc, r2, r3, lsl #22
    40d0:	4f110800 	svcmi	0x00110800
    40d4:	03005244 	movweq	r5, #580	; 0x244
    40d8:	02fb03ee 	rscseq	r0, fp, #-1207959549	; 0xb8000003
    40dc:	120c0000 	andne	r0, ip, #0
    40e0:	000003d5 	ldrdeq	r0, [r0], -r5
    40e4:	fb03ef03 	blx	ffcfa <__RW_SIZE__+0xff772>
    40e8:	10000002 	andne	r0, r0, r2
    40ec:	52524211 	subspl	r4, r2, #268435457	; 0x10000001
    40f0:	03f00300 	mvnseq	r0, #0, 6
    40f4:	000002fb 	strdeq	r0, [r0], -fp
    40f8:	07e21214 			; <UNDEFINED> instruction: 0x07e21214
    40fc:	f1030000 			; <UNDEFINED> instruction: 0xf1030000
    4100:	0002fb03 	andeq	pc, r2, r3, lsl #22
    4104:	04001800 	streq	r1, [r0], #-2048	; 0xfffff800
    4108:	000006c2 	andeq	r0, r0, r2, asr #13
    410c:	1003f203 	andne	pc, r3, r3, lsl #4
    4110:	10000003 	andne	r0, r0, r3
    4114:	04340328 	ldrteq	r0, [r4], #-808	; 0xfffffcd8
    4118:	0000040c 	andeq	r0, r0, ip, lsl #8
    411c:	00524311 	subseq	r4, r2, r1, lsl r3
    4120:	fb043603 	blx	111936 <__RW_SIZE__+0x1113ae>
    4124:	00000002 	andeq	r0, r0, r2
    4128:	000d6b12 	andeq	r6, sp, r2, lsl fp
    412c:	04370300 	ldrteq	r0, [r7], #-768	; 0xfffffd00
    4130:	000002fb 	strdeq	r0, [r0], -fp
    4134:	49431104 	stmdbmi	r3, {r2, r8, ip}^
    4138:	38030052 	stmdacc	r3, {r1, r4, r6}
    413c:	0002fb04 	andeq	pc, r2, r4, lsl #22
    4140:	f0120800 			; <UNDEFINED> instruction: 0xf0120800
    4144:	03000000 	movweq	r0, #0
    4148:	02fb0439 	rscseq	r0, fp, #956301312	; 0x39000000
    414c:	120c0000 	andne	r0, ip, #0
    4150:	00000098 	muleq	r0, r8, r0
    4154:	fb043a03 	blx	11296a <__RW_SIZE__+0x1123e2>
    4158:	10000002 	andne	r0, r0, r2
    415c:	00002112 	andeq	r2, r0, r2, lsl r1
    4160:	043b0300 	ldrteq	r0, [fp], #-768	; 0xfffffd00
    4164:	000002fb 	strdeq	r0, [r0], -fp
    4168:	00e01214 	rsceq	r1, r0, r4, lsl r2
    416c:	3c030000 	stccc	0, cr0, [r3], {-0}
    4170:	0002fb04 	andeq	pc, r2, r4, lsl #22
    4174:	e8121800 	ldmda	r2, {fp, ip}
    4178:	03000000 	movweq	r0, #0
    417c:	02fb043d 	rscseq	r0, fp, #1023410176	; 0x3d000000
    4180:	121c0000 	andsne	r0, ip, #0
    4184:	0000000e 	andeq	r0, r0, lr
    4188:	fb043e03 	blx	11399e <__RW_SIZE__+0x113416>
    418c:	20000002 	andcs	r0, r0, r2
    4190:	52534311 	subspl	r4, r3, #1140850688	; 0x44000000
    4194:	043f0300 	ldrteq	r0, [pc], #-768	; 419c <__RW_SIZE__+0x3c14>
    4198:	000002fb 	strdeq	r0, [r0], -fp
    419c:	c4040024 	strgt	r0, [r4], #-36	; 0xffffffdc
    41a0:	03000001 	movweq	r0, #1
    41a4:	0381044a 	orreq	r0, r1, #1241513984	; 0x4a000000
    41a8:	1c100000 	ldcne	0, cr0, [r0], {-0}
    41ac:	d604d203 	strle	sp, [r4], -r3, lsl #4
    41b0:	11000004 	tstne	r0, r4
    41b4:	03005253 	movweq	r5, #595	; 0x253
    41b8:	030b04d4 	movweq	r0, #46292	; 0xb4d4
    41bc:	12000000 	andne	r0, r0, #0
    41c0:	0000062a 	andeq	r0, r0, sl, lsr #12
    41c4:	9004d503 	andls	sp, r4, r3, lsl #10
    41c8:	02000001 	andeq	r0, r0, #1
    41cc:	00524411 	subseq	r4, r2, r1, lsl r4
    41d0:	0b04d603 	bleq	1399e4 <__RW_SIZE__+0x13945c>
    41d4:	04000003 	streq	r0, [r0], #-3
    41d8:	000b2e12 	andeq	r2, fp, r2, lsl lr
    41dc:	04d70300 	ldrbeq	r0, [r7], #768	; 0x300
    41e0:	00000190 	muleq	r0, r0, r1
    41e4:	52421106 	subpl	r1, r2, #-2147483647	; 0x80000001
    41e8:	d8030052 	stmdale	r3, {r1, r4, r6}
    41ec:	00030b04 	andeq	r0, r3, r4, lsl #22
    41f0:	34120800 	ldrcc	r0, [r2], #-2048	; 0xfffff800
    41f4:	03000006 	movweq	r0, #6
    41f8:	019004d9 			; <UNDEFINED> instruction: 0x019004d9
    41fc:	110a0000 	mrsne	r0, (UNDEF: 10)
    4200:	00315243 	eorseq	r5, r1, r3, asr #4
    4204:	0b04da03 	bleq	13aa18 <__RW_SIZE__+0x13a490>
    4208:	0c000003 	stceq	0, cr0, [r0], {3}
    420c:	00063e12 	andeq	r3, r6, r2, lsl lr
    4210:	04db0300 	ldrbeq	r0, [fp], #768	; 0x300
    4214:	00000190 	muleq	r0, r0, r1
    4218:	5243110e 	subpl	r1, r3, #-2147483645	; 0x80000003
    421c:	dc030032 	stcle	0, cr0, [r3], {50}	; 0x32
    4220:	00030b04 	andeq	r0, r3, r4, lsl #22
    4224:	48121000 	ldmdami	r2, {ip}
    4228:	03000006 	movweq	r0, #6
    422c:	019004dd 			; <UNDEFINED> instruction: 0x019004dd
    4230:	11120000 	tstne	r2, r0
    4234:	00335243 	eorseq	r5, r3, r3, asr #4
    4238:	0b04de03 	bleq	13ba4c <__RW_SIZE__+0x13b4c4>
    423c:	14000003 	strne	r0, [r0], #-3
    4240:	00065212 	andeq	r5, r6, r2, lsl r2
    4244:	04df0300 	ldrbeq	r0, [pc], #768	; 424c <__RW_SIZE__+0x3cc4>
    4248:	00000190 	muleq	r0, r0, r1
    424c:	0cb81216 	lfmeq	f1, 4, [r8], #88	; 0x58
    4250:	e0030000 	and	r0, r3, r0
    4254:	00030b04 	andeq	r0, r3, r4, lsl #22
    4258:	38121800 	ldmdacc	r2, {fp, ip}
    425c:	0300000b 	movweq	r0, #11
    4260:	019004e1 	orrseq	r0, r0, r1, ror #9
    4264:	001a0000 	andseq	r0, sl, r0
    4268:	000cec04 	andeq	lr, ip, r4, lsl #24
    426c:	04e20300 	strbteq	r0, [r2], #768	; 0x300
    4270:	00000418 	andeq	r0, r0, r8, lsl r4
    4274:	04140413 	ldreq	r0, [r4], #-1043	; 0xfffffbed
    4278:	000004ea 	andeq	r0, r0, sl, ror #9
    427c:	d2080105 	andle	r0, r8, #1073741825	; 0x40000001
    4280:	14000000 	strne	r0, [r0], #-0
    4284:	0004f704 	andeq	pc, r4, r4, lsl #14
    4288:	04ea1500 	strbteq	r1, [sl], #1280	; 0x500
    428c:	9d060000 	stcls	0, cr0, [r6, #-0]
    4290:	0500000c 	streq	r0, [r0, #-12]
    4294:	0001d0d4 	ldrdeq	sp, [r1], -r4
    4298:	03600600 	cmneq	r0, #0, 12
    429c:	28060000 	stmdacs	r6, {}	; <UNPREDICTABLE>
    42a0:	00000512 	andeq	r0, r0, r2, lsl r5
    42a4:	00036f16 	andeq	r6, r3, r6, lsl pc
    42a8:	000b0400 	andeq	r0, fp, r0, lsl #8
    42ac:	00000529 	andeq	r0, r0, r9, lsr #10
    42b0:	00039517 	andeq	r9, r3, r7, lsl r5
    42b4:	0004e200 	andeq	lr, r4, r0, lsl #4
    42b8:	06000000 	streq	r0, [r0], -r0
    42bc:	00000371 	andeq	r0, r0, r1, ror r3
    42c0:	05076206 	streq	r6, [r7, #-518]	; 0xfffffdfa
    42c4:	2f180000 	svccs	0x00180000
    42c8:	0100000d 	tsteq	r0, sp
    42cc:	054b012b 	strbeq	r0, [fp, #-299]	; 0xfffffed5
    42d0:	70190000 	andsvc	r0, r9, r0
    42d4:	2b010074 	blcs	444ac <__RW_SIZE__+0x43f24>
    42d8:	000004e4 	andeq	r0, r0, r4, ror #9
    42dc:	0ae81a00 	beq	ffa0aae4 <MSP_BASE+0xdfa05ae4>
    42e0:	3e010000 	cdpcc	0, 0, cr0, cr1, cr0, {0}
    42e4:	000004ea 	andeq	r0, r0, sl, ror #9
    42e8:	0d201b01 	fstmdbxeq	r0!, {d1-d0}	;@ Deprecated
    42ec:	4a010000 	bmi	442f4 <__RW_SIZE__+0x43d6c>
    42f0:	000004ea 	andeq	r0, r0, sl, ror #9
    42f4:	00057201 	andeq	r7, r5, r1, lsl #4
    42f8:	78721c00 	ldmdavc	r2!, {sl, fp, ip}^
    42fc:	ea4c0100 	b	1304704 <__RW_SIZE__+0x130417c>
    4300:	00000004 	andeq	r0, r0, r4
    4304:	0005601d 	andeq	r6, r5, sp, lsl r0
    4308:	06130200 	ldreq	r0, [r3], -r0, lsl #4
    430c:	00058c03 	andeq	r8, r5, r3, lsl #24
    4310:	044a1e00 	strbeq	r1, [sl], #-3584	; 0xfffff200
    4314:	13020000 	movwne	r0, #8192	; 0x2000
    4318:	00016406 	andeq	r6, r1, r6, lsl #8
    431c:	c11d0000 	tstgt	sp, r0
    4320:	02000004 	andeq	r0, r0, #4
    4324:	a60305de 			; <UNDEFINED> instruction: 0xa60305de
    4328:	1e000005 	cdpne	0, 0, cr0, cr0, cr5, {0}
    432c:	0000044a 	andeq	r0, r0, sl, asr #8
    4330:	6405de02 	strvs	sp, [r5], #-3586	; 0xfffff1fe
    4334:	00000001 	andeq	r0, r0, r1
    4338:	00083e1d 	andeq	r3, r8, sp, lsl lr
    433c:	05eb0200 	strbeq	r0, [fp, #512]!	; 0x200
    4340:	0005c003 	andeq	ip, r5, r3
    4344:	044a1e00 	strbeq	r1, [sl], #-3584	; 0xfffff200
    4348:	eb020000 	bl	84350 <__RW_SIZE__+0x83dc8>
    434c:	00016405 	andeq	r6, r1, r5, lsl #8
    4350:	b01f0000 	andslt	r0, pc, r0
    4354:	01000009 	tsteq	r0, r9
    4358:	00444808 	subeq	r4, r4, r8, lsl #16
    435c:	0000b808 	andeq	fp, r0, r8, lsl #16
    4360:	129c0100 	addsne	r0, ip, #0, 2
    4364:	20000006 	andcs	r0, r0, r6
    4368:	00000d5a 	andeq	r0, r0, sl, asr sp
    436c:	01c90801 	biceq	r0, r9, r1, lsl #16
    4370:	14fe0000 	ldrbtne	r0, [lr], #0
    4374:	64210000 	strtvs	r0, [r1], #-0
    4378:	01007669 	tsteq	r0, r9, ror #12
    437c:	0006120a 	andeq	r1, r6, sl, lsl #4
    4380:	00151f00 	andseq	r1, r5, r0, lsl #30
    4384:	0d4b2200 	sfmeq	f2, 2, [fp, #-0]
    4388:	0b010000 	bleq	44390 <__RW_SIZE__+0x43e08>
    438c:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    4390:	00001537 	andeq	r1, r0, r7, lsr r5
    4394:	000d4122 	andeq	r4, sp, r2, lsr #2
    4398:	d00c0100 	andle	r0, ip, r0, lsl #2
    439c:	72000001 	andvc	r0, r0, #1
    43a0:	00000015 	andeq	r0, r0, r5, lsl r0
    43a4:	c4040805 	strgt	r0, [r4], #-2053	; 0xfffff7fb
    43a8:	1800000c 	stmdane	r0, {r2, r3}
    43ac:	00000cfa 	strdeq	r0, [r0], -sl
    43b0:	31011f01 	tstcc	r1, r1, lsl #30
    43b4:	23000006 	movwcs	r0, #6
    43b8:	00000c44 	andeq	r0, r0, r4, asr #24
    43bc:	04ea1f01 	strbteq	r1, [sl], #3841	; 0xf01
    43c0:	24000000 	strcs	r0, [r0], #-0
    43c4:	00000619 	andeq	r0, r0, r9, lsl r6
    43c8:	08004500 	stmdaeq	r0, {r8, sl, lr}
    43cc:	0000003a 	andeq	r0, r0, sl, lsr r0
    43d0:	064c9c01 	strbeq	r9, [ip], -r1, lsl #24
    43d4:	25250000 	strcs	r0, [r5, #-0]!
    43d8:	01000006 	tsteq	r0, r6
    43dc:	34240050 	strtcc	r0, [r4], #-80	; 0xffffffb0
    43e0:	3c000005 	stccc	0, cr0, [r0], {5}
    43e4:	42080045 	andmi	r0, r8, #69	; 0x45
    43e8:	01000000 	mrseq	r0, (UNDEF: 0)
    43ec:	0006829c 	muleq	r6, ip, r2
    43f0:	05402600 	strbeq	r2, [r0, #-1536]	; 0xfffffa00
    43f4:	15940000 	ldrne	r0, [r4]
    43f8:	19270000 	stmdbne	r7!, {}	; <UNPREDICTABLE>
    43fc:	42000006 	andmi	r0, r0, #6
    4400:	b8080045 	stmdalt	r8, {r0, r2, r6}
    4404:	01000001 	tsteq	r0, r1
    4408:	0625262f 	strteq	r2, [r5], -pc, lsr #12
    440c:	15cc0000 	strbne	r0, [ip]
    4410:	00000000 	andeq	r0, r0, r0
    4414:	0008d828 	andeq	sp, r8, r8, lsr #16
    4418:	80330100 	eorshi	r0, r3, r0, lsl #2
    441c:	60080045 	andvs	r0, r8, r5, asr #32
    4420:	01000000 	mrseq	r0, (UNDEF: 0)
    4424:	0007189c 	muleq	r7, ip, r8
    4428:	6d662900 	stclvs	9, cr2, [r6, #-0]
    442c:	33010074 	movwcc	r0, #4212	; 0x1074
    4430:	000004e4 	andeq	r0, r0, r4, ror #9
    4434:	2a709102 	bcs	1c28844 <__RW_SIZE__+0x1c282bc>
    4438:	0070612b 	rsbseq	r6, r0, fp, lsr #2
    443c:	05293501 	streq	r3, [r9, #-1281]!	; 0xfffffaff
    4440:	91030000 	mrsls	r0, (UNDEF: 3)
    4444:	492c7ddc 	stmdbmi	ip!, {r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr}
    4448:	01000003 	tsteq	r0, r3
    444c:	00071836 	andeq	r1, r7, r6, lsr r8
    4450:	e0910300 	adds	r0, r1, r0, lsl #6
    4454:	05342d7d 	ldreq	r2, [r4, #-3453]!	; 0xfffff283
    4458:	45960000 	ldrmi	r0, [r6]
    445c:	01d00800 	bicseq	r0, r0, r0, lsl #16
    4460:	3a010000 	bcc	44468 <__RW_SIZE__+0x43ee0>
    4464:	000006f9 	strdeq	r0, [r0], -r9
    4468:	00054026 	andeq	r4, r5, r6, lsr #32
    446c:	0015ea00 	andseq	lr, r5, r0, lsl #20
    4470:	06192700 	ldreq	r2, [r9], -r0, lsl #14
    4474:	459c0000 	ldrmi	r0, [ip]
    4478:	01e80800 	mvneq	r0, r0, lsl #16
    447c:	2f010000 	svccs	0x00010000
    4480:	00062526 	andeq	r2, r6, r6, lsr #10
    4484:	00163000 	andseq	r3, r6, r0
    4488:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    448c:	08004596 	stmdaeq	r0, {r1, r2, r4, r7, r8, sl, lr}
    4490:	00000969 	andeq	r0, r0, r9, ror #18
    4494:	0252012f 	subseq	r0, r2, #-1073741813	; 0xc000000b
    4498:	012f5491 			; <UNDEFINED> instruction: 0x012f5491
    449c:	50910351 	addspl	r0, r1, r1, asr r3
    44a0:	50012f06 	andpl	r2, r1, r6, lsl #30
    44a4:	7dc09103 	stfvcp	f1, [r0, #12]
    44a8:	ea0c0000 	b	3044b0 <__RW_SIZE__+0x303f28>
    44ac:	28000004 	stmdacs	r0, {r2}
    44b0:	0d000007 	stceq	0, cr0, [r0, #-28]	; 0xffffffe4
    44b4:	00000295 	muleq	r0, r5, r2
    44b8:	4b3000ff 	blmi	c048bc <__RW_SIZE__+0xc04334>
    44bc:	e0000005 	and	r0, r0, r5
    44c0:	16080045 	strne	r0, [r8], -r5, asr #32
    44c4:	01000000 	mrseq	r0, (UNDEF: 0)
    44c8:	0557249c 	ldrbeq	r2, [r7, #-1180]	; 0xfffffb64
    44cc:	45f80000 	ldrbmi	r0, [r8, #0]!
    44d0:	00180800 	andseq	r0, r8, r0, lsl #16
    44d4:	9c010000 	stcls	0, cr0, [r1], {-0}
    44d8:	0000075f 	andeq	r0, r0, pc, asr r7
    44dc:	00056731 	andeq	r6, r5, r1, lsr r7
    44e0:	054b3200 	strbeq	r3, [fp, #-512]	; 0xfffffe00
    44e4:	45f80000 	ldrbmi	r0, [r8, #0]!
    44e8:	00120800 	andseq	r0, r2, r0, lsl #16
    44ec:	50010000 	andpl	r0, r1, r0
    44f0:	0d0f2800 	stceq	8, cr2, [pc, #-0]	; 44f8 <__RW_SIZE__+0x3f70>
    44f4:	56010000 	strpl	r0, [r1], -r0
    44f8:	08004610 	stmdaeq	r0, {r4, r9, sl, lr}
    44fc:	0000009c 	muleq	r0, ip, r0
    4500:	08149c01 	ldmdaeq	r4, {r0, sl, fp, ip, pc}
    4504:	49200000 	stmdbmi	r0!, {}	; <UNPREDICTABLE>
    4508:	01000003 	tsteq	r0, r3
    450c:	0004e456 	andeq	lr, r4, r6, asr r4
    4510:	00164e00 	andseq	r4, r6, r0, lsl #28
    4514:	0ccb2200 	sfmeq	f2, 2, [fp], {0}
    4518:	58010000 	stmdapl	r1, {}	; <UNPREDICTABLE>
    451c:	000004e4 	andeq	r0, r0, r4, ror #9
    4520:	00001684 	andeq	r1, r0, r4, lsl #13
    4524:	0100631c 	tsteq	r0, ip, lsl r3
    4528:	0004ea59 	andeq	lr, r4, r9, asr sl
    452c:	05572d00 	ldrbeq	r2, [r7, #-3328]	; 0xfffff300
    4530:	46120000 	ldrmi	r0, [r2], -r0
    4534:	02000800 	andeq	r0, r0, #0, 16
    4538:	5b010000 	blpl	44540 <__RW_SIZE__+0x43fb8>
    453c:	000007c9 	andeq	r0, r0, r9, asr #15
    4540:	00020033 	andeq	r0, r2, r3, lsr r0
    4544:	05673100 	strbeq	r3, [r7, #-256]!	; 0xffffff00
    4548:	4b340000 	blmi	d04550 <__RW_SIZE__+0xd03fc8>
    454c:	12000005 	andne	r0, r0, #5
    4550:	20080046 	andcs	r0, r8, r6, asr #32
    4554:	01000002 	tsteq	r0, r2
    4558:	2d000050 	stccs	0, cr0, [r0, #-320]	; 0xfffffec0
    455c:	00000619 	andeq	r0, r0, r9, lsl r6
    4560:	0800461e 	stmdaeq	r0, {r1, r2, r3, r4, r9, sl, lr}
    4564:	00000240 	andeq	r0, r0, r0, asr #4
    4568:	07e66901 	strbeq	r6, [r6, r1, lsl #18]!
    456c:	25260000 	strcs	r0, [r6, #-0]!
    4570:	a2000006 	andge	r0, r0, #6
    4574:	00000016 	andeq	r0, r0, r6, lsl r0
    4578:	0006192d 	andeq	r1, r6, sp, lsr #18
    457c:	00467c00 	subeq	r7, r6, r0, lsl #24
    4580:	00026008 	andeq	r6, r2, r8
    4584:	006e0100 	rsbeq	r0, lr, r0, lsl #2
    4588:	35000008 	strcc	r0, [r0, #-8]
    458c:	00000625 	andeq	r0, r0, r5, lsr #12
    4590:	482e000a 	stmdami	lr!, {r1, r3}
    4594:	82080046 	andhi	r0, r8, #70	; 0x46
    4598:	2f000006 	svccs	0x00000006
    459c:	03055001 	movweq	r5, #20481	; 0x5001
    45a0:	0800ee48 	stmdaeq	r0, {r3, r6, r9, sl, fp, sp, lr, pc}
    45a4:	da360000 	ble	d845ac <__RW_SIZE__+0xd84024>
    45a8:	0100000c 	tsteq	r0, ip
    45ac:	0001c971 	andeq	ip, r1, r1, ror r9
    45b0:	0046ac00 	subeq	sl, r6, r0, lsl #24
    45b4:	0000ba08 	andeq	fp, r0, r8, lsl #20
    45b8:	cc9c0100 	ldfgts	f0, [ip], {0}
    45bc:	2b000008 	blcs	45e4 <__RW_SIZE__+0x405c>
    45c0:	00727473 	rsbseq	r7, r2, r3, ror r4
    45c4:	08cc7301 	stmiaeq	ip, {r0, r8, r9, ip, sp, lr}^
    45c8:	91020000 	mrsls	r0, (UNDEF: 2)
    45cc:	03492248 	movteq	r2, #37448	; 0x9248
    45d0:	74010000 	strvc	r0, [r1], #-0
    45d4:	000004e4 	andeq	r0, r0, r4, ror #9
    45d8:	000016c0 	andeq	r1, r0, r0, asr #13
    45dc:	000d0a22 	andeq	r0, sp, r2, lsr #20
    45e0:	c9750100 	ldmdbgt	r5!, {r8}^
    45e4:	eb000001 	bl	45f0 <__RW_SIZE__+0x4068>
    45e8:	22000016 	andcs	r0, r0, #22
    45ec:	00000cb2 			; <UNDEFINED> instruction: 0x00000cb2
    45f0:	01c97601 	biceq	r7, r9, r1, lsl #12
    45f4:	17210000 	strne	r0, [r1, -r0]!
    45f8:	9c220000 	stcls	0, cr0, [r2], #-0
    45fc:	01000002 	tsteq	r0, r2
    4600:	0001c977 	andeq	ip, r1, r7, ror r9
    4604:	00174c00 	andseq	r4, r7, r0, lsl #24
    4608:	0d502200 	lfmeq	f2, 2, [r0, #-0]
    460c:	78010000 	stmdavc	r1, {}	; <UNPREDICTABLE>
    4610:	000001c9 	andeq	r0, r0, r9, asr #3
    4614:	000017a7 	andeq	r1, r0, r7, lsr #15
    4618:	01006921 	tsteq	r0, r1, lsr #18
    461c:	0001c979 	andeq	ip, r1, r9, ror r9
    4620:	0017e800 	andseq	lr, r7, r0, lsl #16
    4624:	46b63700 	ldrtmi	r3, [r6], r0, lsl #14
    4628:	075f0800 	ldrbeq	r0, [pc, -r0, lsl #16]
    462c:	08a70000 	stmiaeq	r7!, {}	; <UNPREDICTABLE>
    4630:	012f0000 	teqeq	pc, r0
    4634:	007d0250 	rsbseq	r0, sp, r0, asr r2
    4638:	46d83700 	ldrbmi	r3, [r8], r0, lsl #14
    463c:	09880800 	stmibeq	r8, {fp}
    4640:	08bb0000 	ldmeq	fp!, {}	; <UNPREDICTABLE>
    4644:	012f0000 	teqeq	pc, r0
    4648:	00750250 	rsbseq	r0, r5, r0, asr r2
    464c:	47582e00 	ldrbmi	r2, [r8, -r0, lsl #28]
    4650:	099d0800 	ldmibeq	sp, {fp}
    4654:	012f0000 	teqeq	pc, r0
    4658:	00750250 	rsbseq	r0, r5, r0, asr r2
    465c:	ea0c0000 	b	304664 <__RW_SIZE__+0x3040dc>
    4660:	dc000004 	stcle	0, cr0, [r0], {4}
    4664:	0d000008 	stceq	0, cr0, [r0, #-32]	; 0xffffffe0
    4668:	00000295 	muleq	r0, r5, r2
    466c:	3a28001d 	bcc	a046e8 <__RW_SIZE__+0xa04160>
    4670:	01000009 	tsteq	r0, r9
    4674:	004768b0 	strheq	r6, [r7], #-128	; 0xffffff80
    4678:	00004208 	andeq	r4, r0, r8, lsl #4
    467c:	4d9c0100 	ldfmis	f0, [ip]
    4680:	38000009 	stmdacc	r0, {r0, r3}
    4684:	01006e65 	tsteq	r0, r5, ror #28
    4688:	0001c9b0 			; <UNDEFINED> instruction: 0x0001c9b0
    468c:	00180700 	andseq	r0, r8, r0, lsl #14
    4690:	05a62d00 	streq	r2, [r6, #3328]!	; 0xd00
    4694:	47740000 	ldrbmi	r0, [r4, -r0]!
    4698:	02780800 	rsbseq	r0, r8, #0, 16
    469c:	bc010000 	stclt	0, cr0, [r1], {-0}
    46a0:	0000091c 	andeq	r0, r0, ip, lsl r9
    46a4:	0005b326 	andeq	fp, r5, r6, lsr #6
    46a8:	00184100 	andseq	r4, r8, r0, lsl #2
    46ac:	722d0000 	eorvc	r0, sp, #0
    46b0:	90000005 	andls	r0, r0, r5
    46b4:	98080047 	stmdals	r8, {r0, r1, r2, r6}
    46b8:	01000002 	tsteq	r0, r2
    46bc:	000936b5 			; <UNDEFINED> instruction: 0x000936b5
    46c0:	057f3500 	ldrbeq	r3, [pc, #-1280]!	; 41c8 <__RW_SIZE__+0x3c40>
    46c4:	00250000 	eoreq	r0, r5, r0
    46c8:	00058c39 	andeq	r8, r5, r9, lsr ip
    46cc:	0047a600 	subeq	sl, r7, r0, lsl #12
    46d0:	00000408 	andeq	r0, r0, r8, lsl #8
    46d4:	35b60100 	ldrcc	r0, [r6, #256]!	; 0x100
    46d8:	00000599 	muleq	r0, r9, r5
    46dc:	3a000025 	bcc	4778 <__RW_SIZE__+0x41f0>
    46e0:	000000b4 	strheq	r0, [r0], -r4
    46e4:	5906ce02 	stmdbpl	r6, {r1, r9, sl, fp, lr, pc}
    46e8:	0e000009 	cdpeq	0, 0, cr0, cr0, cr9, {0}
    46ec:	000001c9 	andeq	r0, r0, r9, asr #3
    46f0:	000ca43b 	andeq	sl, ip, fp, lsr r4
    46f4:	f1550700 			; <UNDEFINED> instruction: 0xf1550700
    46f8:	3c000004 	stccc	0, cr0, [r0], {4}
    46fc:	000003b7 			; <UNDEFINED> instruction: 0x000003b7
    4700:	01c9dc08 	biceq	sp, r9, r8, lsl #24
    4704:	09880000 	stmibeq	r8, {}	; <UNPREDICTABLE>
    4708:	e43d0000 	ldrt	r0, [sp], #-0
    470c:	3d000004 	stccc	0, cr0, [r0, #-16]
    4710:	000004f1 	strdeq	r0, [r0], -r1
    4714:	0005073d 	andeq	r0, r5, sp, lsr r7
    4718:	d33c0000 	teqle	ip, #0
    471c:	0900000c 	stmdbeq	r0, {r2, r3}
    4720:	0004fc21 	andeq	pc, r4, r1, lsr #24
    4724:	00099d00 	andeq	r9, r9, r0, lsl #26
    4728:	04f13d00 	ldrbteq	r3, [r1], #3328	; 0xd00
    472c:	3e000000 	cdpcc	0, 0, cr0, cr0, cr0, {0}
    4730:	00000d46 	andeq	r0, r0, r6, asr #26
    4734:	01c94c0a 	biceq	r4, r9, sl, lsl #24
    4738:	f13d0000 			; <UNDEFINED> instruction: 0xf13d0000
    473c:	00000004 	andeq	r0, r0, r4
    4740:	00009600 	andeq	r9, r0, r0, lsl #12
    4744:	fa000200 	blx	4f4c <__RW_SIZE__+0x49c4>
    4748:	04000012 	streq	r0, [r0], #-18	; 0xffffffee
    474c:	000e8f01 	andeq	r8, lr, r1, lsl #30
    4750:	0047b000 	subeq	fp, r7, r0
    4754:	0047f808 	subeq	pc, r7, r8, lsl #16
    4758:	6d736108 	ldfvse	f6, [r3, #-32]!	; 0xffffffe0
    475c:	6375665f 	cmnvs	r5, #99614720	; 0x5f00000
    4760:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
    4764:	4300732e 	movwmi	r7, #814	; 0x32e
    4768:	73555c3a 	cmpvc	r5, #14848	; 0x3a00
    476c:	5c737265 	lfmpl	f7, 2, [r3], #-404	; 0xfffffe6c
    4770:	6963636b 	stmdbvs	r3!, {r0, r1, r3, r5, r6, r8, r9, sp, lr}^
    4774:	5c637473 	cfstrdpl	mvd7, [r3], #-460	; 0xfffffe34
    4778:	6b736544 	blvs	1cddc90 <__RW_SIZE__+0x1cdd708>
    477c:	5c706f74 	ldclpl	15, cr6, [r0], #-464	; 0xfffffe30
    4780:	b7c1c763 	strblt	ip, [r1, r3, ror #14]
    4784:	b7d7b1ce 	ldrblt	fp, [r7, lr, asr #3]
    4788:	20d6b9a1 	sbcscs	fp, r6, r1, lsr #19
    478c:	c1fab032 	mvnsgt	fp, r2, lsr r0
    4790:	34305ca4 	ldrtcc	r5, [r0], #-3236	; 0xfffff35c
    4794:	7665442e 	strbtvc	r4, [r5], -lr, lsr #8
    4798:	5f656369 	svcpl	0x00656369
    479c:	eebea6c1 	cdp	6, 11, cr10, cr14, cr1, {6}
    47a0:	bdc7bd5f 	stcllt	13, cr11, [r7, #380]	; 0x17c
    47a4:	b7dac0c0 	ldrblt	ip, [sl, r0, asr #1]
    47a8:	65445ce1 	strbvs	r5, [r4, #-3297]	; 0xfffff31f
    47ac:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
    47b0:	62614c5f 	rsbvs	r4, r1, #24320	; 0x5f00
    47b4:	3939395c 	ldmdbcc	r9!, {r2, r3, r4, r6, r8, fp, ip, sp}
    47b8:	4e494d2e 	cdpmi	13, 4, cr4, cr9, cr14, {1}
    47bc:	52505f49 	subspl	r5, r0, #292	; 0x124
    47c0:	43454a4f 	movtmi	r4, #23119	; 0x5a4f
    47c4:	414c5f54 	cmpmi	ip, r4, asr pc
    47c8:	4e470042 	cdpmi	0, 4, cr0, cr7, cr2, {2}
    47cc:	53412055 	movtpl	r2, #4181	; 0x1055
    47d0:	322e3220 	eorcc	r3, lr, #32, 4
    47d4:	32352e33 	eorscc	r2, r5, #816	; 0x330
    47d8:	8f800100 	svchi	0x00800100
    47dc:	02000000 	andeq	r0, r0, #0
    47e0:	00130e00 	andseq	r0, r3, r0, lsl #28
    47e4:	df010400 	svcle	0x00010400
    47e8:	0000000e 	andeq	r0, r0, lr
    47ec:	48080030 	stmdami	r8, {r4, r5}
    47f0:	63080031 	movwvs	r0, #32817	; 0x8031
    47f4:	2e307472 	mrccs	4, 1, r7, cr0, cr2, {3}
    47f8:	3a430073 	bcc	10c49cc <__RW_SIZE__+0x10c4444>
    47fc:	6573555c 	ldrbvs	r5, [r3, #-1372]!	; 0xfffffaa4
    4800:	6b5c7372 	blvs	17215d0 <__RW_SIZE__+0x1721048>
    4804:	73696363 	cmnvc	r9, #-1946157055	; 0x8c000001
    4808:	445c6374 	ldrbmi	r6, [ip], #-884	; 0xfffffc8c
    480c:	746b7365 	strbtvc	r7, [fp], #-869	; 0xfffffc9b
    4810:	635c706f 	cmpvs	ip, #111	; 0x6f
    4814:	ceb7c1c7 	asngtdm	f4, f7
    4818:	a1b7d7b1 			; <UNDEFINED> instruction: 0xa1b7d7b1
    481c:	3220d6b9 	eorcc	sp, r0, #193986560	; 0xb900000
    4820:	a4c1fab0 	strbge	pc, [r1], #2736	; 0xab0	; <UNPREDICTABLE>
    4824:	2e34305c 	mrccs	0, 1, r3, cr4, cr12, {2}
    4828:	69766544 	ldmdbvs	r6!, {r2, r6, r8, sl, sp, lr}^
    482c:	c15f6563 	cmpgt	pc, r3, ror #10
    4830:	5feebea6 	svcpl	0x00eebea6
    4834:	c0bdc7bd 	ldrhtgt	ip, [sp], sp
    4838:	e1b7dac0 			; <UNDEFINED> instruction: 0xe1b7dac0
    483c:	7665445c 			; <UNDEFINED> instruction: 0x7665445c
    4840:	5f656369 	svcpl	0x00656369
    4844:	5c62614c 	stfple	f6, [r2], #-304	; 0xfffffed0
    4848:	2e393939 	mrccs	9, 1, r3, cr9, cr9, {1}
    484c:	494e494d 	stmdbmi	lr, {r0, r2, r3, r6, r8, fp, lr}^
    4850:	4f52505f 	svcmi	0x0052505f
    4854:	5443454a 	strbpl	r4, [r3], #-1354	; 0xfffffab6
    4858:	42414c5f 	submi	r4, r1, #24320	; 0x5f00
    485c:	554e4700 	strbpl	r4, [lr, #-1792]	; 0xfffff900
    4860:	20534120 	subscs	r4, r3, r0, lsr #2
    4864:	33322e32 	teqcc	r2, #800	; 0x320
    4868:	0032352e 	eorseq	r3, r2, lr, lsr #10
    486c:	271e8001 	ldrcs	r8, [lr, -r1]
    4870:	00040000 	andeq	r0, r4, r0
    4874:	00001322 	andeq	r1, r0, r2, lsr #6
    4878:	01100104 	tsteq	r0, r4, lsl #2
    487c:	6c010000 	stcvs	0, cr0, [r1], {-0}
    4880:	b700000e 	strlt	r0, [r0, -lr]
    4884:	f800000d 			; <UNDEFINED> instruction: 0xf800000d
    4888:	0c080047 	stceq	0, cr0, [r8], {71}	; 0x47
    488c:	3b00002f 	blcc	4950 <__RW_SIZE__+0x43c8>
    4890:	0200000f 	andeq	r0, r0, #15
    4894:	00cb0601 	sbceq	r0, fp, r1, lsl #12
    4898:	01020000 	mrseq	r0, (UNDEF: 2)
    489c:	0000c908 	andeq	ip, r0, r8, lsl #18
    48a0:	05020200 	streq	r0, [r2, #-512]	; 0xfffffe00
    48a4:	000001ba 			; <UNDEFINED> instruction: 0x000001ba
    48a8:	0002f103 	andeq	pc, r2, r3, lsl #2
    48ac:	45360200 	ldrmi	r0, [r6, #-512]!	; 0xfffffe00
    48b0:	02000000 	andeq	r0, r0, #0
    48b4:	00a10702 	adceq	r0, r1, r2, lsl #14
    48b8:	04020000 	streq	r0, [r2], #-0
    48bc:	00000505 	andeq	r0, r0, r5, lsl #10
    48c0:	01d00300 	bicseq	r0, r0, r0, lsl #6
    48c4:	50020000 	andpl	r0, r2, r0
    48c8:	0000005e 	andeq	r0, r0, lr, asr r0
    48cc:	fe070402 	cdp2	4, 0, cr0, cr7, cr2, {0}
    48d0:	02000000 	andeq	r0, r0, #0
    48d4:	00000508 	andeq	r0, r0, r8, lsl #10
    48d8:	08020000 	stmdaeq	r2, {}	; <UNPREDICTABLE>
    48dc:	0000f907 	andeq	pc, r0, r7, lsl #18
    48e0:	05040400 	streq	r0, [r4, #-1024]	; 0xfffffc00
    48e4:	00746e69 	rsbseq	r6, r4, r9, ror #28
    48e8:	03070402 	movweq	r0, #29698	; 0x7402
    48ec:	02000001 	andeq	r0, r0, #1
    48f0:	01a60704 			; <UNDEFINED> instruction: 0x01a60704
    48f4:	53050000 	movwpl	r0, #20480	; 0x5000
    48f8:	05000000 	streq	r0, [r0, #-0]
    48fc:	0000003a 	andeq	r0, r0, sl, lsr r0
    4900:	e9031c06 	stmdb	r3, {r1, r2, sl, fp, ip}
    4904:	0000f703 	andeq	pc, r0, r3, lsl #14
    4908:	52430700 	subpl	r0, r3, #0, 14
    490c:	eb03004c 	bl	c4a44 <__RW_SIZE__+0xc44bc>
    4910:	00008803 	andeq	r8, r0, r3, lsl #16
    4914:	43070000 	movwmi	r0, #28672	; 0x7000
    4918:	03004852 	movweq	r4, #2130	; 0x852
    491c:	008803ec 	addeq	r0, r8, ip, ror #7
    4920:	07040000 	streq	r0, [r4, -r0]
    4924:	00524449 	subseq	r4, r2, r9, asr #8
    4928:	8803ed03 	stmdahi	r3, {r0, r1, r8, sl, fp, sp, lr, pc}
    492c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    4930:	52444f07 	subpl	r4, r4, #7, 30
    4934:	03ee0300 	mvneq	r0, #0, 6
    4938:	00000088 	andeq	r0, r0, r8, lsl #1
    493c:	03d5080c 	bicseq	r0, r5, #12, 16	; 0xc0000
    4940:	ef030000 	svc	0x00030000
    4944:	00008803 	andeq	r8, r0, r3, lsl #16
    4948:	42071000 	andmi	r1, r7, #0
    494c:	03005252 	movweq	r5, #594	; 0x252
    4950:	008803f0 	strdeq	r0, [r8], r0	; <UNPREDICTABLE>
    4954:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    4958:	000007e2 	andeq	r0, r0, r2, ror #15
    495c:	8803f103 	stmdahi	r3, {r0, r1, r8, ip, sp, lr, pc}
    4960:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4964:	06c20900 	strbeq	r0, [r2], r0, lsl #18
    4968:	f2030000 	vhadd.s8	d0, d3, d0
    496c:	00009203 	andeq	r9, r0, r3, lsl #4
    4970:	03280600 	teqeq	r8, #0, 12
    4974:	018e0434 	orreq	r0, lr, r4, lsr r4
    4978:	43070000 	movwmi	r0, #28672	; 0x7000
    497c:	36030052 			; <UNDEFINED> instruction: 0x36030052
    4980:	00008804 	andeq	r8, r0, r4, lsl #16
    4984:	6b080000 	blvs	20498c <__RW_SIZE__+0x204404>
    4988:	0300000d 	movweq	r0, #13
    498c:	00880437 	addeq	r0, r8, r7, lsr r4
    4990:	07040000 	streq	r0, [r4, -r0]
    4994:	00524943 	subseq	r4, r2, r3, asr #18
    4998:	88043803 	stmdahi	r4, {r0, r1, fp, ip, sp}
    499c:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    49a0:	0000f008 	andeq	pc, r0, r8
    49a4:	04390300 	ldrteq	r0, [r9], #-768	; 0xfffffd00
    49a8:	00000088 	andeq	r0, r0, r8, lsl #1
    49ac:	0098080c 	addseq	r0, r8, ip, lsl #16
    49b0:	3a030000 	bcc	c49b8 <__RW_SIZE__+0xc4430>
    49b4:	00008804 	andeq	r8, r0, r4, lsl #16
    49b8:	21081000 	mrscs	r1, (UNDEF: 8)
    49bc:	03000000 	movweq	r0, #0
    49c0:	0088043b 	addeq	r0, r8, fp, lsr r4
    49c4:	08140000 	ldmdaeq	r4, {}	; <UNPREDICTABLE>
    49c8:	000000e0 	andeq	r0, r0, r0, ror #1
    49cc:	88043c03 	stmdahi	r4, {r0, r1, sl, fp, ip, sp}
    49d0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    49d4:	0000e808 	andeq	lr, r0, r8, lsl #16
    49d8:	043d0300 	ldrteq	r0, [sp], #-768	; 0xfffffd00
    49dc:	00000088 	andeq	r0, r0, r8, lsl #1
    49e0:	000e081c 	andeq	r0, lr, ip, lsl r8
    49e4:	3e030000 	cdpcc	0, 0, cr0, cr3, cr0, {0}
    49e8:	00008804 	andeq	r8, r0, r4, lsl #16
    49ec:	43072000 	movwmi	r2, #28672	; 0x7000
    49f0:	03005253 	movweq	r5, #595	; 0x253
    49f4:	0088043f 	addeq	r0, r8, pc, lsr r4
    49f8:	00240000 	eoreq	r0, r4, r0
    49fc:	0001c409 	andeq	ip, r1, r9, lsl #8
    4a00:	044a0300 	strbeq	r0, [sl], #-768	; 0xfffffd00
    4a04:	00000103 	andeq	r0, r0, r3, lsl #2
    4a08:	88032406 	stmdahi	r3, {r1, r2, sl, sp}
    4a0c:	00028c04 	andeq	r8, r2, r4, lsl #24
    4a10:	52430700 	subpl	r0, r3, #0, 14
    4a14:	8a030031 	bhi	c4ae0 <__RW_SIZE__+0xc4558>
    4a18:	00008d04 	andeq	r8, r0, r4, lsl #26
    4a1c:	2a080000 	bcs	204a24 <__RW_SIZE__+0x20449c>
    4a20:	03000006 	movweq	r0, #6
    4a24:	003a048b 	eorseq	r0, sl, fp, lsl #9
    4a28:	07020000 	streq	r0, [r2, -r0]
    4a2c:	00325243 	eorseq	r5, r2, r3, asr #4
    4a30:	8d048c03 	stchi	12, cr8, [r4, #-12]
    4a34:	04000000 	streq	r0, [r0], #-0
    4a38:	000b2e08 	andeq	r2, fp, r8, lsl #28
    4a3c:	048d0300 	streq	r0, [sp], #768	; 0x300
    4a40:	0000003a 	andeq	r0, r0, sl, lsr r0
    4a44:	52530706 	subspl	r0, r3, #1572864	; 0x180000
    4a48:	048e0300 	streq	r0, [lr], #768	; 0x300
    4a4c:	0000008d 	andeq	r0, r0, sp, lsl #1
    4a50:	06340808 	ldrteq	r0, [r4], -r8, lsl #16
    4a54:	8f030000 	svchi	0x00030000
    4a58:	00003a04 	andeq	r3, r0, r4, lsl #20
    4a5c:	44070a00 	strmi	r0, [r7], #-2560	; 0xfffff600
    4a60:	90030052 	andls	r0, r3, r2, asr r0
    4a64:	00008d04 	andeq	r8, r0, r4, lsl #26
    4a68:	3e080c00 	cdpcc	12, 0, cr0, cr8, cr0, {0}
    4a6c:	03000006 	movweq	r0, #6
    4a70:	003a0491 	mlaseq	sl, r1, r4, r0
    4a74:	080e0000 	stmdaeq	lr, {}	; <UNPREDICTABLE>
    4a78:	00000e8d 	andeq	r0, r0, sp, lsl #29
    4a7c:	8d049203 	sfmhi	f1, 1, [r4, #-12]
    4a80:	10000000 	andne	r0, r0, r0
    4a84:	00064808 	andeq	r4, r6, r8, lsl #16
    4a88:	04930300 	ldreq	r0, [r3], #768	; 0x300
    4a8c:	0000003a 	andeq	r0, r0, sl, lsr r0
    4a90:	0d7c0812 	ldcleq	8, cr0, [ip, #-72]!	; 0xffffffb8
    4a94:	94030000 	strls	r0, [r3], #-0
    4a98:	00008d04 	andeq	r8, r0, r4, lsl #26
    4a9c:	52081400 	andpl	r1, r8, #0, 8
    4aa0:	03000006 	movweq	r0, #6
    4aa4:	003a0495 	mlaseq	sl, r5, r4, r0
    4aa8:	08160000 	ldmdaeq	r6, {}	; <UNPREDICTABLE>
    4aac:	00000d75 	andeq	r0, r0, r5, ror sp
    4ab0:	8d049603 	stchi	6, cr9, [r4, #-12]
    4ab4:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4ab8:	000b3808 	andeq	r3, fp, r8, lsl #16
    4abc:	04970300 	ldreq	r0, [r7], #768	; 0x300
    4ac0:	0000003a 	andeq	r0, r0, sl, lsr r0
    4ac4:	0d68081a 	stcleq	8, cr0, [r8, #-104]!	; 0xffffff98
    4ac8:	98030000 	stmdals	r3, {}	; <UNPREDICTABLE>
    4acc:	00008d04 	andeq	r8, r0, r4, lsl #26
    4ad0:	11081c00 	tstne	r8, r0, lsl #24
    4ad4:	0300000c 	movweq	r0, #12
    4ad8:	003a0499 	mlaseq	sl, r9, r4, r0
    4adc:	081e0000 	ldmdaeq	lr, {}	; <UNPREDICTABLE>
    4ae0:	00000e72 	andeq	r0, r0, r2, ror lr
    4ae4:	8d049a03 	vstrhi	s18, [r4, #-12]
    4ae8:	20000000 	andcs	r0, r0, r0
    4aec:	000b4208 	andeq	r4, fp, r8, lsl #4
    4af0:	049b0300 	ldreq	r0, [fp], #768	; 0x300
    4af4:	0000003a 	andeq	r0, r0, sl, lsr r0
    4af8:	60090022 	andvs	r0, r9, r2, lsr #32
    4afc:	0300000e 	movweq	r0, #14
    4b00:	019a049c 			; <UNDEFINED> instruction: 0x019a049c
    4b04:	01020000 	mrseq	r0, (UNDEF: 2)
    4b08:	0000d208 	andeq	sp, r0, r8, lsl #4
    4b0c:	010c0a00 	tsteq	ip, r0, lsl #20
    4b10:	0002f023 	andeq	pc, r2, r3, lsr #32
    4b14:	0d980b00 	vldreq	d0, [r8]
    4b18:	25010000 	strcs	r0, [r1, #-0]
    4b1c:	00000045 	andeq	r0, r0, r5, asr #32
    4b20:	0e150b00 	vnmlseq.f64	d0, d5, d0
    4b24:	26010000 	strcs	r0, [r1], -r0
    4b28:	00000045 	andeq	r0, r0, r5, asr #32
    4b2c:	69640c02 	stmdbvs	r4!, {r1, sl, fp}^
    4b30:	27010072 	smlsdxcs	r1, r2, r0, r0
    4b34:	0000002c 	andeq	r0, r0, ip, lsr #32
    4b38:	0e2f0b04 	vmuleq.f64	d0, d15, d4
    4b3c:	28010000 	stmdacs	r1, {}	; <UNPREDICTABLE>
    4b40:	00000045 	andeq	r0, r0, r5, asr #32
    4b44:	0e0d0b06 	vmlaeq.f64	d0, d13, d6
    4b48:	29010000 	stmdbcs	r1, {}	; <UNPREDICTABLE>
    4b4c:	00000045 	andeq	r0, r0, r5, asr #32
    4b50:	0d9e0b08 	vldreq	d0, [lr, #32]
    4b54:	2a010000 	bcs	44b5c <__RW_SIZE__+0x445d4>
    4b58:	00000045 	andeq	r0, r0, r5, asr #32
    4b5c:	4a03000a 	bmi	c4b8c <__RW_SIZE__+0xc4604>
    4b60:	0100000e 	tsteq	r0, lr
    4b64:	00029f2b 	andeq	r9, r2, fp, lsr #30
    4b68:	0da60d00 	stceq	13, cr0, [r6]
    4b6c:	3d010000 	stccc	0, cr0, [r1, #-0]
    4b70:	00031301 	andeq	r1, r3, r1, lsl #6
    4b74:	0c440e00 	mcrreq	14, 0, r0, r4, cr0
    4b78:	3d010000 	stccc	0, cr0, [r1, #-0]
    4b7c:	0000002c 	andeq	r0, r0, ip, lsr #32
    4b80:	0c960d00 	ldceq	13, cr0, [r6], {0}
    4b84:	5d010000 	stcpl	0, cr0, [r1, #-0]
    4b88:	00033301 	andeq	r3, r3, r1, lsl #6
    4b8c:	736d0f00 	cmnvc	sp, #0, 30
    4b90:	735d0100 	cmpvc	sp, #0, 2
    4b94:	10000000 	andne	r0, r0, r0
    4b98:	5f010069 	svcpl	0x00010069
    4b9c:	00000333 	andeq	r0, r0, r3, lsr r3
    4ba0:	00730500 	rsbseq	r0, r3, r0, lsl #10
    4ba4:	ab110000 	blge	444bac <__RW_SIZE__+0x444624>
    4ba8:	0100000e 	tsteq	r0, lr
    4bac:	035b0176 	cmpeq	fp, #-2147483619	; 0x8000001d
    4bb0:	420e0000 	andmi	r0, lr, #0
    4bb4:	0100000e 	tsteq	r0, lr
    4bb8:	00002c76 	andeq	r2, r0, r6, ror ip
    4bbc:	0e9e0e00 	cdpeq	14, 9, cr0, cr14, cr0, {0}
    4bc0:	76010000 	strvc	r0, [r1], -r0
    4bc4:	00000045 	andeq	r0, r0, r5, asr #32
    4bc8:	0df71200 	lfmeq	f1, 2, [r7]
    4bcc:	d7010000 	strle	r0, [r1, -r0]
    4bd0:	09541301 	ldmdbeq	r4, {r0, r8, r9, ip}^
    4bd4:	06010000 	streq	r0, [r1], -r0
    4bd8:	ed110101 	ldfs	f0, [r1, #-4]
    4bdc:	0100000e 	tsteq	r0, lr
    4be0:	038b01ed 	orreq	r0, fp, #1073741883	; 0x4000003b
    4be4:	780f0000 	stmdavc	pc, {}	; <UNPREDICTABLE>
    4be8:	45ed0100 	strbmi	r0, [sp, #256]!	; 0x100
    4bec:	0f000000 	svceq	0x00000000
    4bf0:	ed010079 	stc	0, cr0, [r1, #-484]	; 0xfffffe1c
    4bf4:	00000045 	andeq	r0, r0, r5, asr #32
    4bf8:	0d831100 	stfeqs	f1, [r3]
    4bfc:	b0010000 	andlt	r0, r1, r0
    4c00:	0003a301 	andeq	sl, r3, r1, lsl #6
    4c04:	0d700e00 	ldcleq	14, cr0, [r0, #-0]
    4c08:	b0010000 	andlt	r0, r1, r0
    4c0c:	00000073 	andeq	r0, r0, r3, ror r0
    4c10:	0ed31200 	cdpeq	2, 13, cr1, cr3, cr0, {0}
    4c14:	6d010000 	stcvs	0, cr0, [r1, #-0]
    4c18:	03a31401 			; <UNDEFINED> instruction: 0x03a31401
    4c1c:	47f80000 	ldrbmi	r0, [r8, r0]!
    4c20:	00420800 	subeq	r0, r2, r0, lsl #16
    4c24:	9c010000 	stcls	0, cr0, [r1], {-0}
    4c28:	000e9311 	andeq	r9, lr, r1, lsl r3
    4c2c:	01a00100 	lsleq	r0, r0, #2
    4c30:	000003d2 	ldrdeq	r0, [r0], -r2
    4c34:	000c440e 	andeq	r4, ip, lr, lsl #8
    4c38:	2ca00100 	stfcss	f0, [r0]
    4c3c:	00000000 	andeq	r0, r0, r0
    4c40:	000ee111 	andeq	lr, lr, r1, lsl r1
    4c44:	01a80100 			; <UNDEFINED> instruction: 0x01a80100
    4c48:	000003ea 	andeq	r0, r0, sl, ror #7
    4c4c:	000c440e 	andeq	r4, ip, lr, lsl #8
    4c50:	2ca80100 	stfcss	f0, [r8]
    4c54:	00000000 	andeq	r0, r0, r0
    4c58:	00033815 	andeq	r3, r3, r5, lsl r8
    4c5c:	00483c00 	subeq	r3, r8, r0, lsl #24
    4c60:	0000a208 	andeq	sl, r0, r8, lsl #4
    4c64:	749c0100 	ldrvc	r0, [ip], #256	; 0x100
    4c68:	16000004 	strne	r0, [r0], -r4
    4c6c:	00000344 	andeq	r0, r0, r4, asr #6
    4c70:	00001856 	andeq	r1, r0, r6, asr r8
    4c74:	00034f16 	andeq	r4, r3, r6, lsl pc
    4c78:	00187700 	andseq	r7, r8, r0, lsl #14
    4c7c:	03ba1700 			; <UNDEFINED> instruction: 0x03ba1700
    4c80:	483e0000 	ldmdami	lr!, {}	; <UNPREDICTABLE>
    4c84:	02b80800 	adcseq	r0, r8, #0, 16
    4c88:	78010000 	stmdavc	r1, {}	; <UNPREDICTABLE>
    4c8c:	00000445 	andeq	r0, r0, r5, asr #8
    4c90:	0003c616 	andeq	ip, r3, r6, lsl r6
    4c94:	00189800 	andseq	r9, r8, r0, lsl #16
    4c98:	02fb1800 	rscseq	r1, fp, #0, 16
    4c9c:	48580000 	ldmdami	r8, {}^	; <UNPREDICTABLE>
    4ca0:	02d00800 	sbcseq	r0, r0, #0, 16
    4ca4:	a4010000 	strge	r0, [r1], #-0
    4ca8:	00030716 	andeq	r0, r3, r6, lsl r7
    4cac:	0018ab00 	andseq	sl, r8, r0, lsl #22
    4cb0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    4cb4:	000003d2 	ldrdeq	r0, [r0], -r2
    4cb8:	08004890 	stmdaeq	r0, {r4, r7, fp, lr}
    4cbc:	000002e8 	andeq	r0, r0, r8, ror #5
    4cc0:	de167901 	cdple	9, 1, cr7, cr6, cr1, {0}
    4cc4:	be000003 	cdplt	0, 0, cr0, cr0, cr3, {0}
    4cc8:	18000018 	stmdane	r0, {r3, r4}
    4ccc:	000002fb 	strdeq	r0, [r0], -fp
    4cd0:	080048a8 	stmdaeq	r0, {r3, r5, r7, fp, lr}
    4cd4:	00000300 	andeq	r0, r0, r0, lsl #6
    4cd8:	0719ac01 	ldreq	sl, [r9, -r1, lsl #24]
    4cdc:	00000003 	andeq	r0, r0, r3
    4ce0:	78110000 	ldmdavc	r1, {}	; <UNPREDICTABLE>
    4ce4:	0100000e 	tsteq	r0, lr
    4ce8:	048c017c 	streq	r0, [ip], #380	; 0x17c
    4cec:	f20e0000 	vhadd.s8	d0, d14, d0
    4cf0:	0100000d 	tsteq	r0, sp
    4cf4:	0000457c 	andeq	r4, r0, ip, ror r5
    4cf8:	74150000 	ldrvc	r0, [r5], #-0
    4cfc:	e0000004 	and	r0, r0, r4
    4d00:	7a080048 	bvc	204e28 <__RW_SIZE__+0x2048a0>
    4d04:	01000000 	mrseq	r0, (UNDEF: 0)
    4d08:	0004df9c 	muleq	r4, ip, pc	; <UNPREDICTABLE>
    4d0c:	04801600 	streq	r1, [r0], #1536	; 0x600
    4d10:	18d10000 	ldmne	r1, {}^	; <UNPREDICTABLE>
    4d14:	fb170000 	blx	5c4d1e <__RW_SIZE__+0x5c4796>
    4d18:	fc000002 	stc2	0, cr0, [r0], {2}
    4d1c:	18080048 	stmdane	r8, {r3, r6}
    4d20:	01000003 	tsteq	r0, r3
    4d24:	0004c580 	andeq	ip, r4, r0, lsl #11
    4d28:	03071600 	movweq	r1, #30208	; 0x7600
    4d2c:	18f20000 	ldmne	r2!, {}^	; <UNPREDICTABLE>
    4d30:	1a000000 	bne	4d38 <__RW_SIZE__+0x47b0>
    4d34:	000002fb 	strdeq	r0, [r0], -fp
    4d38:	0800492c 	stmdaeq	r0, {r2, r3, r5, r8, fp, lr}
    4d3c:	00000018 	andeq	r0, r0, r8, lsl r0
    4d40:	07168101 	ldreq	r8, [r6, -r1, lsl #2]
    4d44:	14000003 	strne	r0, [r0], #-3
    4d48:	00000019 	andeq	r0, r0, r9, lsl r0
    4d4c:	0eb91200 	cdpeq	2, 11, cr1, cr9, cr0, {0}
    4d50:	98010000 	stmdals	r1, {}	; <UNPREDICTABLE>
    4d54:	04df1501 	ldrbeq	r1, [pc], #1281	; 4d5c <__RW_SIZE__+0x47d4>
    4d58:	495c0000 	ldmdbmi	ip, {}^	; <UNPREDICTABLE>
    4d5c:	00620800 	rsbeq	r0, r2, r0, lsl #16
    4d60:	9c010000 	stcls	0, cr0, [r1], {-0}
    4d64:	00000547 	andeq	r0, r0, r7, asr #10
    4d68:	00031317 	andeq	r1, r3, r7, lsl r3
    4d6c:	00496800 	subeq	r6, r9, r0, lsl #16
    4d70:	00033808 	andeq	r3, r3, r8, lsl #16
    4d74:	229b0100 	addscs	r0, fp, #0, 2
    4d78:	1b000005 	blne	4d94 <__RW_SIZE__+0x480c>
    4d7c:	0000031f 	andeq	r0, r0, pc, lsl r3
    4d80:	03381c64 	teqeq	r8, #100, 24	; 0x6400
    4d84:	291d0000 	ldmdbcs	sp, {}	; <UNPREDICTABLE>
    4d88:	02000003 	andeq	r0, r0, #3
    4d8c:	00007891 	muleq	r0, r1, r8
    4d90:	00031318 	andeq	r1, r3, r8, lsl r3
    4d94:	00499600 	subeq	r9, r9, r0, lsl #12
    4d98:	00035008 	andeq	r5, r3, r8
    4d9c:	1b9d0100 	blne	fe7451a4 <MSP_BASE+0xde7401a4>
    4da0:	0000031f 	andeq	r0, r0, pc, lsl r3
    4da4:	03501c32 	cmpeq	r0, #12800	; 0x3200
    4da8:	291d0000 	ldmdbcs	sp, {}	; <UNPREDICTABLE>
    4dac:	02000003 	andeq	r0, r0, #3
    4db0:	00007c91 	muleq	r0, r1, ip
    4db4:	03ba1500 			; <UNDEFINED> instruction: 0x03ba1500
    4db8:	49c00000 	stmibmi	r0, {}^	; <UNPREDICTABLE>
    4dbc:	00520800 	subseq	r0, r2, r0, lsl #16
    4dc0:	9c010000 	stcls	0, cr0, [r1], {-0}
    4dc4:	0000057d 	andeq	r0, r0, sp, ror r5
    4dc8:	0003c616 	andeq	ip, r3, r6, lsl r6
    4dcc:	00192700 	andseq	r2, r9, r0, lsl #14
    4dd0:	02fb1800 	rscseq	r1, fp, #0, 16
    4dd4:	49da0000 	ldmibmi	sl, {}^	; <UNPREDICTABLE>
    4dd8:	03680800 	cmneq	r8, #0, 16
    4ddc:	a4010000 	strge	r0, [r1], #-0
    4de0:	00030716 	andeq	r0, r3, r6, lsl r7
    4de4:	00194800 	andseq	r4, r9, r0, lsl #16
    4de8:	15000000 	strne	r0, [r0, #-0]
    4dec:	000003d2 	ldrdeq	r0, [r0], -r2
    4df0:	08004a14 	stmdaeq	r0, {r2, r4, r9, fp, lr}
    4df4:	00000052 	andeq	r0, r0, r2, asr r0
    4df8:	05af9c01 	streq	r9, [pc, #3073]!	; 5a01 <__RW_SIZE__+0x5479>
    4dfc:	de1e0000 	cdple	0, 1, cr0, cr14, cr0, {0}
    4e00:	01000003 	tsteq	r0, r3
    4e04:	02fb1850 	rscseq	r1, fp, #80, 16	; 0x500000
    4e08:	4a2e0000 	bmi	b84e10 <__RW_SIZE__+0xb84888>
    4e0c:	03800800 	orreq	r0, r0, #0, 16
    4e10:	ac010000 	stcge	0, cr0, [r1], {-0}
    4e14:	0003071e 	andeq	r0, r3, lr, lsl r7
    4e18:	00500100 	subseq	r0, r0, r0, lsl #2
    4e1c:	038b1500 	orreq	r1, fp, #0, 10
    4e20:	4a680000 	bmi	1a04e28 <__RW_SIZE__+0x1a048a0>
    4e24:	03360800 	teqeq	r6, #0, 16
    4e28:	9c010000 	stcls	0, cr0, [r1], {-0}
    4e2c:	0000087e 	andeq	r0, r0, lr, ror r8
    4e30:	00039716 	andeq	r9, r3, r6, lsl r7
    4e34:	00195b00 	andseq	r5, r9, r0, lsl #22
    4e38:	03381700 	teqeq	r8, #0, 14
    4e3c:	4a980000 	bmi	fe604e44 <MSP_BASE+0xde5ffe44>
    4e40:	03980800 	orrseq	r0, r8, #0, 16
    4e44:	d0010000 	andle	r0, r1, r0
    4e48:	00000659 	andeq	r0, r0, r9, asr r6
    4e4c:	00034f16 	andeq	r4, r3, r6, lsl pc
    4e50:	0019e000 	andseq	lr, r9, r0
    4e54:	03441600 	movteq	r1, #17920	; 0x4600
    4e58:	19f50000 	ldmibne	r5!, {}^	; <UNPREDICTABLE>
    4e5c:	ba170000 	blt	5c4e64 <__RW_SIZE__+0x5c48dc>
    4e60:	98000003 	stmdals	r0, {r0, r1}
    4e64:	b008004a 	andlt	r0, r8, sl, asr #32
    4e68:	01000003 	tsteq	r0, r3
    4e6c:	00062678 	andeq	r2, r6, r8, ror r6
    4e70:	03c61600 	biceq	r1, r6, #0, 12
    4e74:	19f50000 	ldmibne	r5!, {}^	; <UNPREDICTABLE>
    4e78:	fb180000 	blx	604e82 <__RW_SIZE__+0x6048fa>
    4e7c:	b6000002 	strlt	r0, [r0], -r2
    4e80:	d008004a 	andle	r0, r8, sl, asr #32
    4e84:	01000003 	tsteq	r0, r3
    4e88:	030716a4 	movweq	r1, #30372	; 0x76a4
    4e8c:	1a0a0000 	bne	284e94 <__RW_SIZE__+0x28490c>
    4e90:	00000000 	andeq	r0, r0, r0
    4e94:	0003d218 	andeq	sp, r3, r8, lsl r2
    4e98:	004af000 	subeq	pc, sl, r0
    4e9c:	0003f008 	andeq	pc, r3, r8
    4ea0:	16790100 	ldrbtne	r0, [r9], -r0, lsl #2
    4ea4:	000003de 	ldrdeq	r0, [r0], -lr
    4ea8:	00001a1f 	andeq	r1, r0, pc, lsl sl
    4eac:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    4eb0:	004b0800 	subeq	r0, fp, r0, lsl #16
    4eb4:	00040808 	andeq	r0, r4, r8, lsl #16
    4eb8:	16ac0100 	strtne	r0, [ip], r0, lsl #2
    4ebc:	00000307 	andeq	r0, r0, r7, lsl #6
    4ec0:	00001a34 	andeq	r1, r0, r4, lsr sl
    4ec4:	17000000 	strne	r0, [r0, -r0]
    4ec8:	00000338 	andeq	r0, r0, r8, lsr r3
    4ecc:	08004b44 	stmdaeq	r0, {r2, r6, r8, r9, fp, lr}
    4ed0:	00000420 	andeq	r0, r0, r0, lsr #8
    4ed4:	06e7bc01 	strbteq	fp, [r7], r1, lsl #24
    4ed8:	4f160000 	svcmi	0x00160000
    4edc:	49000003 	stmdbmi	r0, {r0, r1}
    4ee0:	1600001a 			; <UNDEFINED> instruction: 0x1600001a
    4ee4:	00000344 	andeq	r0, r0, r4, asr #6
    4ee8:	00001a5d 	andeq	r1, r0, sp, asr sl
    4eec:	0003ba17 	andeq	fp, r3, r7, lsl sl
    4ef0:	004b4400 	subeq	r4, fp, r0, lsl #8
    4ef4:	00043808 	andeq	r3, r4, r8, lsl #16
    4ef8:	b4780100 	ldrbtlt	r0, [r8], #-256	; 0xffffff00
    4efc:	16000006 	strne	r0, [r0], -r6
    4f00:	000003c6 	andeq	r0, r0, r6, asr #7
    4f04:	00001a5d 	andeq	r1, r0, sp, asr sl
    4f08:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    4f0c:	004b6200 	subeq	r6, fp, r0, lsl #4
    4f10:	00045808 	andeq	r5, r4, r8, lsl #16
    4f14:	16a40100 	strtne	r0, [r4], r0, lsl #2
    4f18:	00000307 	andeq	r0, r0, r7, lsl #6
    4f1c:	00001a72 	andeq	r1, r0, r2, ror sl
    4f20:	d2180000 	andsle	r0, r8, #0
    4f24:	9c000003 	stcls	0, cr0, [r0], {3}
    4f28:	7808004b 	stmdavc	r8, {r0, r1, r3, r6}
    4f2c:	01000004 	tsteq	r0, r4
    4f30:	03de1679 	bicseq	r1, lr, #126877696	; 0x7900000
    4f34:	1a870000 	bne	fe1c4f3c <MSP_BASE+0xde1bff3c>
    4f38:	fb180000 	blx	604f42 <__RW_SIZE__+0x6049ba>
    4f3c:	b4000002 	strlt	r0, [r0], #-2
    4f40:	9008004b 	andls	r0, r8, fp, asr #32
    4f44:	01000004 	tsteq	r0, r4
    4f48:	030716ac 	movweq	r1, #30380	; 0x76ac
    4f4c:	1a9b0000 	bne	fe6c4f54 <MSP_BASE+0xde6bff54>
    4f50:	00000000 	andeq	r0, r0, r0
    4f54:	03381700 	teqeq	r8, #0, 14
    4f58:	4bdc0000 	blmi	ff704f60 <MSP_BASE+0xdf6fff60>
    4f5c:	04a80800 	strteq	r0, [r8], #2048	; 0x800
    4f60:	c6010000 	strgt	r0, [r1], -r0
    4f64:	00000775 	andeq	r0, r0, r5, ror r7
    4f68:	00034f16 	andeq	r4, r3, r6, lsl pc
    4f6c:	001aaf00 	andseq	sl, sl, r0, lsl #30
    4f70:	03441600 	movteq	r1, #17920	; 0x4600
    4f74:	1ac40000 	bne	ff104f7c <MSP_BASE+0xdf0fff7c>
    4f78:	ba170000 	blt	5c4f80 <__RW_SIZE__+0x5c49f8>
    4f7c:	dc000003 	stcle	0, cr0, [r0], {3}
    4f80:	c008004b 	andgt	r0, r8, fp, asr #32
    4f84:	01000004 	tsteq	r0, r4
    4f88:	00074278 	andeq	r4, r7, r8, ror r2
    4f8c:	03c61600 	biceq	r1, r6, #0, 12
    4f90:	1ac40000 	bne	ff104f98 <MSP_BASE+0xdf0fff98>
    4f94:	fb180000 	blx	604f9e <__RW_SIZE__+0x604a16>
    4f98:	fa000002 	blx	4fa8 <__RW_SIZE__+0x4a20>
    4f9c:	e008004b 	and	r0, r8, fp, asr #32
    4fa0:	01000004 	tsteq	r0, r4
    4fa4:	030716a4 	movweq	r1, #30372	; 0x76a4
    4fa8:	1ad90000 	bne	ff644fb0 <MSP_BASE+0xdf63ffb0>
    4fac:	00000000 	andeq	r0, r0, r0
    4fb0:	0003d218 	andeq	sp, r3, r8, lsl r2
    4fb4:	004c3400 	subeq	r3, ip, r0, lsl #8
    4fb8:	00050008 	andeq	r0, r5, r8
    4fbc:	16790100 	ldrbtne	r0, [r9], -r0, lsl #2
    4fc0:	000003de 	ldrdeq	r0, [r0], -lr
    4fc4:	00001aee 	andeq	r1, r0, lr, ror #21
    4fc8:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    4fcc:	004c4c00 	subeq	r4, ip, r0, lsl #24
    4fd0:	00051808 	andeq	r1, r5, r8, lsl #16
    4fd4:	16ac0100 	strtne	r0, [ip], r0, lsl #2
    4fd8:	00000307 	andeq	r0, r0, r7, lsl #6
    4fdc:	00001b03 	andeq	r1, r0, r3, lsl #22
    4fe0:	17000000 	strne	r0, [r0, -r0]
    4fe4:	00000338 	andeq	r0, r0, r8, lsr r3
    4fe8:	08004c74 	stmdaeq	r0, {r2, r4, r5, r6, sl, fp, lr}
    4fec:	00000530 	andeq	r0, r0, r0, lsr r5
    4ff0:	0803c101 	stmdaeq	r3, {r0, r8, lr, pc}
    4ff4:	4f160000 	svcmi	0x00160000
    4ff8:	18000003 	stmdane	r0, {r0, r1}
    4ffc:	1600001b 			; <UNDEFINED> instruction: 0x1600001b
    5000:	00000344 	andeq	r0, r0, r4, asr #6
    5004:	00001b2d 	andeq	r1, r0, sp, lsr #22
    5008:	0003ba17 	andeq	fp, r3, r7, lsl sl
    500c:	004c7400 	subeq	r7, ip, r0, lsl #8
    5010:	00054808 	andeq	r4, r5, r8, lsl #16
    5014:	d0780100 	rsbsle	r0, r8, r0, lsl #2
    5018:	16000007 	strne	r0, [r0], -r7
    501c:	000003c6 	andeq	r0, r0, r6, asr #7
    5020:	00001b2d 	andeq	r1, r0, sp, lsr #22
    5024:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    5028:	004c9200 	subeq	r9, ip, r0, lsl #4
    502c:	00056808 	andeq	r6, r5, r8, lsl #16
    5030:	16a40100 	strtne	r0, [r4], r0, lsl #2
    5034:	00000307 	andeq	r0, r0, r7, lsl #6
    5038:	00001b42 	andeq	r1, r0, r2, asr #22
    503c:	d2180000 	andsle	r0, r8, #0
    5040:	cc000003 	stcgt	0, cr0, [r0], {3}
    5044:	8808004c 	stmdahi	r8, {r2, r3, r6}
    5048:	01000005 	tsteq	r0, r5
    504c:	03de1679 	bicseq	r1, lr, #126877696	; 0x7900000
    5050:	1b570000 	blne	15c5058 <__RW_SIZE__+0x15c4ad0>
    5054:	fb180000 	blx	60505e <__RW_SIZE__+0x604ad6>
    5058:	e4000002 	str	r0, [r0], #-2
    505c:	a008004c 	andge	r0, r8, ip, asr #32
    5060:	01000005 	tsteq	r0, r5
    5064:	030716ac 	movweq	r1, #30380	; 0x76ac
    5068:	1b6c0000 	blne	1b05070 <__RW_SIZE__+0x1b04ae8>
    506c:	00000000 	andeq	r0, r0, r0
    5070:	03381800 	teqeq	r8, #0, 16
    5074:	4d0c0000 	stcmi	0, cr0, [ip, #-0]
    5078:	05b80800 	ldreq	r0, [r8, #2048]!	; 0x800
    507c:	cb010000 	blgt	45084 <__RW_SIZE__+0x44afc>
    5080:	00034f1b 	andeq	r4, r3, fp, lsl pc
    5084:	441ba800 	ldrmi	sl, [fp], #-2048	; 0xfffff800
    5088:	36000003 	strcc	r0, [r0], -r3
    508c:	0003ba17 	andeq	fp, r3, r7, lsl sl
    5090:	004d0c00 	subeq	r0, sp, r0, lsl #24
    5094:	0005d008 	andeq	sp, r5, r8
    5098:	4e780100 	rpwmie	f0, f0, f0
    509c:	1b000008 	blne	50c4 <__RW_SIZE__+0x4b3c>
    50a0:	000003c6 	andeq	r0, r0, r6, asr #7
    50a4:	02fb1836 	rscseq	r1, fp, #3538944	; 0x360000
    50a8:	4d2a0000 	stcmi	0, cr0, [sl, #-0]
    50ac:	05f00800 	ldrbeq	r0, [r0, #2048]!	; 0x800
    50b0:	a4010000 	strge	r0, [r1], #-0
    50b4:	0003071b 	andeq	r0, r3, fp, lsl r7
    50b8:	00003600 	andeq	r3, r0, r0, lsl #12
    50bc:	0003d218 	andeq	sp, r3, r8, lsl r2
    50c0:	004d6400 	subeq	r6, sp, r0, lsl #8
    50c4:	00061008 	andeq	r1, r6, r8
    50c8:	1f790100 	svcne	0x00790100
    50cc:	000003de 	ldrdeq	r0, [r0], -lr
    50d0:	fb187fa8 	blx	624f7a <__RW_SIZE__+0x6249f2>
    50d4:	7c000002 	stcvc	0, cr0, [r0], {2}
    50d8:	2808004d 	stmdacs	r8, {r0, r2, r3, r6}
    50dc:	01000006 	tsteq	r0, r6
    50e0:	03071fac 	movweq	r1, #32684	; 0x7fac
    50e4:	7fa80000 	svcvc	0x00a80000
    50e8:	00000000 	andeq	r0, r0, r0
    50ec:	00035b15 	andeq	r5, r3, r5, lsl fp
    50f0:	004da000 	subeq	sl, sp, r0
    50f4:	00005e08 	andeq	r5, r0, r8, lsl #28
    50f8:	c09c0100 	addsgt	r0, ip, r0, lsl #2
    50fc:	18000008 	stmdane	r0, {r3}
    5100:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    5104:	08004da0 	stmdaeq	r0, {r5, r7, r8, sl, fp, lr}
    5108:	00000640 	andeq	r0, r0, r0, asr #12
    510c:	c616d901 	ldrgt	sp, [r6], -r1, lsl #18
    5110:	81000003 	tsthi	r0, r3
    5114:	1800001b 	stmdane	r0, {r0, r1, r3, r4}
    5118:	000002fb 	strdeq	r0, [r0], -fp
    511c:	08004dc4 	stmdaeq	r0, {r2, r6, r7, r8, sl, fp, lr}
    5120:	00000668 	andeq	r0, r0, r8, ror #12
    5124:	0719a401 	ldreq	sl, [r9, -r1, lsl #8]
    5128:	00000003 	andeq	r0, r0, r3
    512c:	c3110000 	tstgt	r1, #0
    5130:	0100000e 	tsteq	r0, lr
    5134:	08f501dc 	ldmeq	r5!, {r2, r3, r4, r6, r7, r8}^
    5138:	780f0000 	stmdavc	pc, {}	; <UNPREDICTABLE>
    513c:	dc010031 	stcle	0, cr0, [r1], {49}	; 0x31
    5140:	00000045 	andeq	r0, r0, r5, asr #32
    5144:	0031790f 	eorseq	r7, r1, pc, lsl #18
    5148:	0045dc01 	subeq	sp, r5, r1, lsl #24
    514c:	780f0000 	stmdavc	pc, {}	; <UNPREDICTABLE>
    5150:	dc010032 	stcle	0, cr0, [r1], {50}	; 0x32
    5154:	00000045 	andeq	r0, r0, r5, asr #32
    5158:	0032790f 	eorseq	r7, r2, pc, lsl #18
    515c:	0045dc01 	subeq	sp, r5, r1, lsl #24
    5160:	15000000 	strne	r0, [r0, #-0]
    5164:	000008c0 	andeq	r0, r0, r0, asr #17
    5168:	08004e00 	stmdaeq	r0, {r9, sl, fp, lr}
    516c:	00000364 	andeq	r0, r0, r4, ror #6
    5170:	0b4f9c01 	bleq	13ec17c <__RW_SIZE__+0x13ebbf4>
    5174:	cc160000 	ldcgt	0, cr0, [r6], {-0}
    5178:	94000008 	strls	r0, [r0], #-8
    517c:	1600001b 			; <UNDEFINED> instruction: 0x1600001b
    5180:	000008d6 	ldrdeq	r0, [r0], -r6
    5184:	00001bb5 			; <UNDEFINED> instruction: 0x00001bb5
    5188:	0008e016 	andeq	lr, r8, r6, lsl r0
    518c:	001bd600 	andseq	sp, fp, r0, lsl #12
    5190:	08ea1600 	stmiaeq	sl!, {r9, sl, ip}^
    5194:	1bf70000 	blne	ffdc519c <MSP_BASE+0xdfdc019c>
    5198:	ba170000 	blt	5c51a0 <__RW_SIZE__+0x5c4c18>
    519c:	02000003 	andeq	r0, r0, #3
    51a0:	8008004e 	andhi	r0, r8, lr, asr #32
    51a4:	01000006 	tsteq	r0, r6
    51a8:	00095ede 	ldrdeq	r5, [r9], -lr
    51ac:	03c61600 	biceq	r1, r6, #0, 12
    51b0:	1c180000 	ldcne	0, cr0, [r8], {-0}
    51b4:	fb180000 	blx	6051be <__RW_SIZE__+0x604c36>
    51b8:	2a000002 	bcs	51c8 <__RW_SIZE__+0x4c40>
    51bc:	b008004e 	andlt	r0, r8, lr, asr #32
    51c0:	01000006 	tsteq	r0, r6
    51c4:	030719a4 	movweq	r1, #31140	; 0x79a4
    51c8:	00000000 	andeq	r0, r0, r0
    51cc:	0003d217 	andeq	sp, r3, r7, lsl r2
    51d0:	004e6800 	subeq	r6, lr, r0, lsl #16
    51d4:	0006c808 	andeq	ip, r6, r8, lsl #16
    51d8:	8cdf0100 	ldfhie	f0, [pc], {0}
    51dc:	19000009 	stmdbne	r0, {r0, r3}
    51e0:	000003de 	ldrdeq	r0, [r0], -lr
    51e4:	0002fb1a 	andeq	pc, r2, sl, lsl fp	; <UNPREDICTABLE>
    51e8:	004e9000 	subeq	r9, lr, r0
    51ec:	00002208 	andeq	r2, r0, r8, lsl #4
    51f0:	19ac0100 	stmibne	ip!, {r8}
    51f4:	00000307 	andeq	r0, r0, r7, lsl #6
    51f8:	d2170000 	andsle	r0, r7, #0
    51fc:	be000003 	cdplt	0, 0, cr0, cr0, cr3, {0}
    5200:	f008004e 			; <UNDEFINED> instruction: 0xf008004e
    5204:	01000006 	tsteq	r0, r6
    5208:	0009bee0 	andeq	fp, r9, r0, ror #29
    520c:	03de1600 	bicseq	r1, lr, #0, 12
    5210:	1c2b0000 	stcne	0, cr0, [fp], #-0
    5214:	fb180000 	blx	60521e <__RW_SIZE__+0x604c96>
    5218:	dc000002 	stcle	0, cr0, [r0], {2}
    521c:	1008004e 	andne	r0, r8, lr, asr #32
    5220:	01000007 	tsteq	r0, r7
    5224:	030719ac 	movweq	r1, #31148	; 0x79ac
    5228:	00000000 	andeq	r0, r0, r0
    522c:	0003d217 	andeq	sp, r3, r7, lsl r2
    5230:	004f0e00 	subeq	r0, pc, r0, lsl #28
    5234:	00072808 	andeq	r2, r7, r8, lsl #16
    5238:	ece10100 	stfe	f0, [r1]
    523c:	19000009 	stmdbne	r0, {r0, r3}
    5240:	000003de 	ldrdeq	r0, [r0], -lr
    5244:	0002fb1a 	andeq	pc, r2, sl, lsl fp	; <UNPREDICTABLE>
    5248:	004f2e00 	subeq	r2, pc, r0, lsl #28
    524c:	00002008 	andeq	r2, r0, r8
    5250:	19ac0100 	stmibne	ip!, {r8}
    5254:	00000307 	andeq	r0, r0, r7, lsl #6
    5258:	d2170000 	andsle	r0, r7, #0
    525c:	58000003 	stmdapl	r0, {r0, r1}
    5260:	5008004f 	andpl	r0, r8, pc, asr #32
    5264:	01000007 	tsteq	r0, r7
    5268:	000a1ee2 	andeq	r1, sl, r2, ror #29
    526c:	03de1600 	bicseq	r1, lr, #0, 12
    5270:	1c3e0000 	ldcne	0, cr0, [lr], #-0
    5274:	fb180000 	blx	60527e <__RW_SIZE__+0x604cf6>
    5278:	70000002 	andvc	r0, r0, r2
    527c:	7008004f 	andvc	r0, r8, pc, asr #32
    5280:	01000007 	tsteq	r0, r7
    5284:	030719ac 	movweq	r1, #31148	; 0x79ac
    5288:	00000000 	andeq	r0, r0, r0
    528c:	0003ba17 	andeq	fp, r3, r7, lsl sl
    5290:	004fa200 	subeq	sl, pc, r0, lsl #4
    5294:	00078808 	andeq	r8, r7, r8, lsl #16
    5298:	50e40100 	rscpl	r0, r4, r0, lsl #2
    529c:	1600000a 	strne	r0, [r0], -sl
    52a0:	000003c6 	andeq	r0, r0, r6, asr #7
    52a4:	00001c51 	andeq	r1, r0, r1, asr ip
    52a8:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    52ac:	004fbc00 	subeq	fp, pc, r0, lsl #24
    52b0:	0007b008 	andeq	fp, r7, r8
    52b4:	19a40100 	stmibne	r4!, {r8}
    52b8:	00000307 	andeq	r0, r0, r7, lsl #6
    52bc:	d2170000 	andsle	r0, r7, #0
    52c0:	ee000003 	cdp	0, 0, cr0, cr0, cr3, {0}
    52c4:	c808004f 	stmdagt	r8, {r0, r1, r2, r3, r6}
    52c8:	01000007 	tsteq	r0, r7
    52cc:	000a7ee5 	andeq	r7, sl, r5, ror #29
    52d0:	03de1900 	bicseq	r1, lr, #0, 18
    52d4:	fb1a0000 	blx	6852de <__RW_SIZE__+0x684d56>
    52d8:	0e000002 	cdpeq	0, 0, cr0, cr0, cr2, {0}
    52dc:	20080050 	andcs	r0, r8, r0, asr r0
    52e0:	01000000 	mrseq	r0, (UNDEF: 0)
    52e4:	030719ac 	movweq	r1, #31148	; 0x79ac
    52e8:	00000000 	andeq	r0, r0, r0
    52ec:	0003d217 	andeq	sp, r3, r7, lsl r2
    52f0:	00503800 	subseq	r3, r0, r0, lsl #16
    52f4:	0007f008 	andeq	pc, r7, r8
    52f8:	b0e60100 	rsclt	r0, r6, r0, lsl #2
    52fc:	1600000a 	strne	r0, [r0], -sl
    5300:	000003de 	ldrdeq	r0, [r0], -lr
    5304:	00001c64 	andeq	r1, r0, r4, ror #24
    5308:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    530c:	00505000 	subseq	r5, r0, r0
    5310:	00081008 	andeq	r1, r8, r8
    5314:	19ac0100 	stmibne	ip!, {r8}
    5318:	00000307 	andeq	r0, r0, r7, lsl #6
    531c:	d2170000 	andsle	r0, r7, #0
    5320:	82000003 	andhi	r0, r0, #3
    5324:	28080050 	stmdacs	r8, {r4, r6}
    5328:	01000008 	tsteq	r0, r8
    532c:	000adee7 	andeq	sp, sl, r7, ror #29
    5330:	03de1900 	bicseq	r1, lr, #0, 18
    5334:	fb1a0000 	blx	68533e <__RW_SIZE__+0x684db6>
    5338:	a2000002 	andge	r0, r0, #2
    533c:	20080050 	andcs	r0, r8, r0, asr r0
    5340:	01000000 	mrseq	r0, (UNDEF: 0)
    5344:	030719ac 	movweq	r1, #31148	; 0x79ac
    5348:	00000000 	andeq	r0, r0, r0
    534c:	0003d217 	andeq	sp, r3, r7, lsl r2
    5350:	0050cc00 	subseq	ip, r0, r0, lsl #24
    5354:	00085008 	andeq	r5, r8, r8
    5358:	10e80100 	rscne	r0, r8, r0, lsl #2
    535c:	1600000b 	strne	r0, [r0], -fp
    5360:	000003de 	ldrdeq	r0, [r0], -lr
    5364:	00001c77 	andeq	r1, r0, r7, ror ip
    5368:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    536c:	0050e400 	subseq	lr, r0, r0, lsl #8
    5370:	00087008 	andeq	r7, r8, r8
    5374:	19ac0100 	stmibne	ip!, {r8}
    5378:	00000307 	andeq	r0, r0, r7, lsl #6
    537c:	5b180000 	blpl	605384 <__RW_SIZE__+0x604dfc>
    5380:	16000003 	strne	r0, [r0], -r3
    5384:	88080051 	stmdahi	r8, {r0, r4, r6}
    5388:	01000008 	tsteq	r0, r8
    538c:	03ba18ea 			; <UNDEFINED> instruction: 0x03ba18ea
    5390:	51160000 	tstpl	r6, r0
    5394:	08a00800 	stmiaeq	r0!, {fp}
    5398:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    539c:	0003c616 	andeq	ip, r3, r6, lsl r6
    53a0:	001c8a00 	andseq	r8, ip, r0, lsl #20
    53a4:	02fb1800 	rscseq	r1, fp, #0, 16
    53a8:	51300000 	teqpl	r0, r0
    53ac:	08c00800 	stmiaeq	r0, {fp}^
    53b0:	a4010000 	strge	r0, [r1], #-0
    53b4:	00030719 	andeq	r0, r3, r9, lsl r7
    53b8:	00000000 	andeq	r0, r0, r0
    53bc:	0d5f2000 	ldcleq	0, cr2, [pc, #-0]	; 53c4 <__RW_SIZE__+0x4e3c>
    53c0:	85010000 	strhi	r0, [r1, #-0]
    53c4:	08005164 	stmdaeq	r0, {r2, r5, r6, r8, ip, lr}
    53c8:	000000b8 	strheq	r0, [r0], -r8
    53cc:	0c4c9c01 	mcrreq	12, 0, r9, ip, cr1
    53d0:	73210000 	teqvc	r1, #0
    53d4:	85010078 	strhi	r0, [r1, #-120]	; 0xffffff88
    53d8:	00000045 	andeq	r0, r0, r5, asr #32
    53dc:	00001c9d 	muleq	r0, sp, ip
    53e0:	00797321 	rsbseq	r7, r9, r1, lsr #6
    53e4:	00458501 	subeq	r8, r5, r1, lsl #10
    53e8:	1cbe0000 	ldcne	0, cr0, [lr]
    53ec:	65210000 	strvs	r0, [r1, #-0]!
    53f0:	85010078 	strhi	r0, [r1, #-120]	; 0xffffff88
    53f4:	00000045 	andeq	r0, r0, r5, asr #32
    53f8:	00001cdf 	ldrdeq	r1, [r0], -pc	; <UNPREDICTABLE>
    53fc:	00796521 	rsbseq	r6, r9, r1, lsr #10
    5400:	00458501 	subeq	r8, r5, r1, lsl #10
    5404:	1d000000 	stcne	0, cr0, [r0, #-0]
    5408:	e9220000 	stmdb	r2!, {}	; <UNPREDICTABLE>
    540c:	01000008 	tsteq	r0, r8
    5410:	00004585 	andeq	r4, r0, r5, lsl #11
    5414:	001d2100 	andseq	r2, sp, r0, lsl #2
    5418:	00692300 	rsbeq	r2, r9, r0, lsl #6
    541c:	00458701 	subeq	r8, r5, r1, lsl #14
    5420:	1d410000 	stclne	0, cr0, [r1, #-0]
    5424:	6a230000 	bvs	8c542c <__RW_SIZE__+0x8c4ea4>
    5428:	45870100 	strmi	r0, [r7, #256]	; 0x100
    542c:	78000000 	stmdavc	r0, {}	; <UNPREDICTABLE>
    5430:	2400001d 	strcs	r0, [r0], #-29	; 0xffffffe3
    5434:	00000d98 	muleq	r0, r8, sp
    5438:	00458801 	subeq	r8, r5, r1, lsl #16
    543c:	1daf0000 	stcne	0, cr0, [pc]	; 5444 <__RW_SIZE__+0x4ebc>
    5440:	15240000 	strne	r0, [r4, #-0]!
    5444:	0100000e 	tsteq	r0, lr
    5448:	00004589 	andeq	r4, r0, r9, lsl #11
    544c:	001dc200 	andseq	ip, sp, r0, lsl #4
    5450:	04741700 	ldrbteq	r1, [r4], #-1792	; 0xfffff900
    5454:	51800000 	orrpl	r0, r0, r0
    5458:	08d80800 	ldmeq	r8, {fp}^
    545c:	91010000 	mrsls	r0, (UNDEF: 1)
    5460:	00000c2e 	andeq	r0, r0, lr, lsr #24
    5464:	00048019 	andeq	r8, r4, r9, lsl r0
    5468:	02fb1700 	rscseq	r1, fp, #0, 14
    546c:	51880000 	orrpl	r0, r8, r0
    5470:	09000800 	stmdbeq	r0, {fp}
    5474:	80010000 	andhi	r0, r1, r0
    5478:	00000c18 	andeq	r0, r0, r8, lsl ip
    547c:	00030716 	andeq	r0, r3, r6, lsl r7
    5480:	001dd500 	andseq	sp, sp, r0, lsl #10
    5484:	fb1a0000 	blx	68548e <__RW_SIZE__+0x684f06>
    5488:	d0000002 	andle	r0, r0, r2
    548c:	10080051 	andne	r0, r8, r1, asr r0
    5490:	01000000 	mrseq	r0, (UNDEF: 0)
    5494:	03071981 	movweq	r1, #31105	; 0x7981
    5498:	00000000 	andeq	r0, r0, r0
    549c:	00517c25 	subseq	r7, r1, r5, lsr #24
    54a0:	0008c008 	andeq	ip, r8, r8
    54a4:	521c2600 	andspl	r2, ip, #0, 12
    54a8:	08c00800 	stmiaeq	r0, {fp}^
    54ac:	01270000 	teqeq	r7, r0
    54b0:	27300151 			; <UNDEFINED> instruction: 0x27300151
    54b4:	30015001 	andcc	r5, r1, r1
    54b8:	6c150000 	ldcvs	0, cr0, [r5], {-0}
    54bc:	1c000003 	stcne	0, cr0, [r0], {3}
    54c0:	42080052 	andmi	r0, r8, #82	; 0x52
    54c4:	01000003 	tsteq	r0, r3
    54c8:	000ee49c 	muleq	lr, ip, r4
    54cc:	03781600 	cmneq	r8, #0, 12
    54d0:	1de80000 	stclne	0, cr0, [r8]
    54d4:	81160000 	tsthi	r6, r0
    54d8:	09000003 	stmdbeq	r0, {r0, r1}
    54dc:	1a00001e 	bne	555c <__RW_SIZE__+0x4fd4>
    54e0:	000008c0 	andeq	r0, r0, r0, asr #17
    54e4:	0800521e 	stmdaeq	r0, {r1, r2, r3, r4, r9, ip, lr}
    54e8:	0000033c 	andeq	r0, r0, ip, lsr r3
    54ec:	ea16ef01 	b	5c10f8 <__RW_SIZE__+0x5c0b70>
    54f0:	2a000008 	bcs	5518 <__RW_SIZE__+0x4f90>
    54f4:	1600001e 			; <UNDEFINED> instruction: 0x1600001e
    54f8:	000008e0 	andeq	r0, r0, r0, ror #17
    54fc:	00001e3d 	andeq	r1, r0, sp, lsr lr
    5500:	0008d616 	andeq	sp, r8, r6, lsl r6
    5504:	001e2a00 	andseq	r2, lr, r0, lsl #20
    5508:	08cc1600 	stmiaeq	ip, {r9, sl, ip}^
    550c:	1e3d0000 	cdpne	0, 3, cr0, cr13, cr0, {0}
    5510:	ba170000 	blt	5c5518 <__RW_SIZE__+0x5c4f90>
    5514:	1e000003 	cdpne	0, 0, cr0, cr0, cr3, {0}
    5518:	20080052 	andcs	r0, r8, r2, asr r0
    551c:	01000009 	tsteq	r0, r9
    5520:	000cd6de 	ldrdeq	sp, [ip], -lr
    5524:	03c61600 	biceq	r1, r6, #0, 12
    5528:	1e500000 	cdpne	0, 5, cr0, cr0, cr0, {0}
    552c:	fb180000 	blx	605536 <__RW_SIZE__+0x604fae>
    5530:	42000002 	andmi	r0, r0, #2
    5534:	50080052 	andpl	r0, r8, r2, asr r0
    5538:	01000009 	tsteq	r0, r9
    553c:	030719a4 	movweq	r1, #31140	; 0x79a4
    5540:	00000000 	andeq	r0, r0, r0
    5544:	0003d217 	andeq	sp, r3, r7, lsl r2
    5548:	00527c00 	subseq	r7, r2, r0, lsl #24
    554c:	00096808 	andeq	r6, r9, r8, lsl #16
    5550:	0cdf0100 	ldfeqe	f0, [pc], {0}
    5554:	1600000d 	strne	r0, [r0], -sp
    5558:	000003de 	ldrdeq	r0, [r0], -lr
    555c:	00001e63 	andeq	r1, r0, r3, ror #28
    5560:	0002fb1a 	andeq	pc, r2, sl, lsl fp	; <UNPREDICTABLE>
    5564:	00529c00 	subseq	r9, r2, r0, lsl #24
    5568:	00002008 	andeq	r2, r0, r8
    556c:	16ac0100 	strtne	r0, [ip], r0, lsl #2
    5570:	00000307 	andeq	r0, r0, r7, lsl #6
    5574:	00001e76 	andeq	r1, r0, r6, ror lr
    5578:	d2170000 	andsle	r0, r7, #0
    557c:	c6000003 	strgt	r0, [r0], -r3
    5580:	90080052 	andls	r0, r8, r2, asr r0
    5584:	01000009 	tsteq	r0, r9
    5588:	000d3ee0 	andeq	r3, sp, r0, ror #29
    558c:	03de1600 	bicseq	r1, lr, #0, 12
    5590:	1e890000 	cdpne	0, 8, cr0, cr9, cr0, {0}
    5594:	fb180000 	blx	60559e <__RW_SIZE__+0x605016>
    5598:	de000002 	cdple	0, 0, cr0, cr0, cr2, {0}
    559c:	b0080052 	andlt	r0, r8, r2, asr r0
    55a0:	01000009 	tsteq	r0, r9
    55a4:	030719ac 	movweq	r1, #31148	; 0x79ac
    55a8:	00000000 	andeq	r0, r0, r0
    55ac:	0003d217 	andeq	sp, r3, r7, lsl r2
    55b0:	00531000 	subseq	r1, r3, r0
    55b4:	0009c808 	andeq	ip, r9, r8, lsl #16
    55b8:	74e10100 	strbtvc	r0, [r1], #256	; 0x100
    55bc:	1600000d 	strne	r0, [r0], -sp
    55c0:	000003de 	ldrdeq	r0, [r0], -lr
    55c4:	00001e9c 	muleq	r0, ip, lr
    55c8:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    55cc:	00532800 	subseq	r2, r3, r0, lsl #16
    55d0:	0009e808 	andeq	lr, r9, r8, lsl #16
    55d4:	16ac0100 	strtne	r0, [ip], r0, lsl #2
    55d8:	00000307 	andeq	r0, r0, r7, lsl #6
    55dc:	00001eaf 	andeq	r1, r0, pc, lsr #29
    55e0:	d2170000 	andsle	r0, r7, #0
    55e4:	58000003 	stmdapl	r0, {r0, r1}
    55e8:	00080053 	andeq	r0, r8, r3, asr r0
    55ec:	0100000a 	tsteq	r0, sl
    55f0:	000da2e2 	andeq	sl, sp, r2, ror #5
    55f4:	03de1900 	bicseq	r1, lr, #0, 18
    55f8:	fb180000 	blx	605602 <__RW_SIZE__+0x60507a>
    55fc:	70000002 	andvc	r0, r0, r2
    5600:	20080053 	andcs	r0, r8, r3, asr r0
    5604:	0100000a 	tsteq	r0, sl
    5608:	030719ac 	movweq	r1, #31148	; 0x79ac
    560c:	00000000 	andeq	r0, r0, r0
    5610:	0003ba17 	andeq	fp, r3, r7, lsl sl
    5614:	0053a000 	subseq	sl, r3, r0
    5618:	000a3808 	andeq	r3, sl, r8, lsl #16
    561c:	d4e40100 	strbtle	r0, [r4], #256	; 0x100
    5620:	1600000d 	strne	r0, [r0], -sp
    5624:	000003c6 	andeq	r0, r0, r6, asr #7
    5628:	00001ec2 	andeq	r1, r0, r2, asr #29
    562c:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    5630:	0053ba00 	subseq	fp, r3, r0, lsl #20
    5634:	000a6008 	andeq	r6, sl, r8
    5638:	19a40100 	stmibne	r4!, {r8}
    563c:	00000307 	andeq	r0, r0, r7, lsl #6
    5640:	d2170000 	andsle	r0, r7, #0
    5644:	ec000003 	stc	0, cr0, [r0], {3}
    5648:	78080053 	stmdavc	r8, {r0, r1, r4, r6}
    564c:	0100000a 	tsteq	r0, sl
    5650:	000e0ae5 	andeq	r0, lr, r5, ror #21
    5654:	03de1600 	bicseq	r1, lr, #0, 12
    5658:	1ed50000 	cdpne	0, 13, cr0, cr5, cr0, {0}
    565c:	fb1a0000 	blx	685666 <__RW_SIZE__+0x6850de>
    5660:	0c000002 	stceq	0, cr0, [r0], {2}
    5664:	20080054 	andcs	r0, r8, r4, asr r0
    5668:	01000000 	mrseq	r0, (UNDEF: 0)
    566c:	030716ac 	movweq	r1, #30380	; 0x76ac
    5670:	1ee80000 	cdpne	0, 14, cr0, cr8, cr0, {0}
    5674:	00000000 	andeq	r0, r0, r0
    5678:	0003d217 	andeq	sp, r3, r7, lsl r2
    567c:	00543600 	subseq	r3, r4, r0, lsl #12
    5680:	000aa008 	andeq	sl, sl, r8
    5684:	3ce60100 	stfcce	f0, [r6]
    5688:	1600000e 	strne	r0, [r0], -lr
    568c:	000003de 	ldrdeq	r0, [r0], -lr
    5690:	00001efb 	strdeq	r1, [r0], -fp
    5694:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    5698:	00544e00 	subseq	r4, r4, r0, lsl #28
    569c:	000ac008 	andeq	ip, sl, r8
    56a0:	19ac0100 	stmibne	ip!, {r8}
    56a4:	00000307 	andeq	r0, r0, r7, lsl #6
    56a8:	d2170000 	andsle	r0, r7, #0
    56ac:	80000003 	andhi	r0, r0, r3
    56b0:	d8080054 	stmdale	r8, {r2, r4, r6}
    56b4:	0100000a 	tsteq	r0, sl
    56b8:	000e72e7 	andeq	r7, lr, r7, ror #5
    56bc:	03de1600 	bicseq	r1, lr, #0, 12
    56c0:	1f0e0000 	svcne	0x000e0000
    56c4:	fb180000 	blx	6056ce <__RW_SIZE__+0x605146>
    56c8:	98000002 	stmdals	r0, {r1}
    56cc:	f8080054 			; <UNDEFINED> instruction: 0xf8080054
    56d0:	0100000a 	tsteq	r0, sl
    56d4:	030716ac 	movweq	r1, #30380	; 0x76ac
    56d8:	1f210000 	svcne	0x00210000
    56dc:	00000000 	andeq	r0, r0, r0
    56e0:	0003d217 	andeq	sp, r3, r7, lsl r2
    56e4:	0054c800 	subseq	ip, r4, r0, lsl #16
    56e8:	000b1008 	andeq	r1, fp, r8
    56ec:	a0e80100 	rscge	r0, r8, r0, lsl #2
    56f0:	1900000e 	stmdbne	r0, {r1, r2, r3}
    56f4:	000003de 	ldrdeq	r0, [r0], -lr
    56f8:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    56fc:	0054e000 	subseq	lr, r4, r0
    5700:	000b3008 	andeq	r3, fp, r8
    5704:	19ac0100 	stmibne	ip!, {r8}
    5708:	00000307 	andeq	r0, r0, r7, lsl #6
    570c:	5b180000 	blpl	605714 <__RW_SIZE__+0x60518c>
    5710:	10000003 	andne	r0, r0, r3
    5714:	48080055 	stmdami	r8, {r0, r2, r4, r6}
    5718:	0100000b 	tsteq	r0, fp
    571c:	03ba18ea 			; <UNDEFINED> instruction: 0x03ba18ea
    5720:	55100000 	ldrpl	r0, [r0, #-0]
    5724:	0b600800 	bleq	180772c <__RW_SIZE__+0x18071a4>
    5728:	d9010000 	stmdble	r1, {}	; <UNPREDICTABLE>
    572c:	0003c616 	andeq	ip, r3, r6, lsl r6
    5730:	001f3400 	andseq	r3, pc, r0, lsl #8
    5734:	02fb1800 	rscseq	r1, fp, #0, 16
    5738:	552a0000 	strpl	r0, [sl, #-0]!
    573c:	0b800800 	bleq	fe007744 <MSP_BASE+0xde002744>
    5740:	a4010000 	strge	r0, [r1], #-0
    5744:	00030716 	andeq	r0, r3, r6, lsl r7
    5748:	001f4700 	andseq	r4, pc, r0, lsl #14
    574c:	00000000 	andeq	r0, r0, r0
    5750:	fc200000 	stc2	0, cr0, [r0], #-0
    5754:	0100000e 	tsteq	r0, lr
    5758:	005560f2 	ldrsheq	r6, [r5], #-2
    575c:	00009408 	andeq	r9, r0, r8, lsl #8
    5760:	7b9c0100 	blvc	fe705b68 <MSP_BASE+0xde700b68>
    5764:	2200000f 	andcs	r0, r0, #15
    5768:	00000f0a 	andeq	r0, r0, sl, lsl #30
    576c:	0045f201 	subeq	pc, r5, r1, lsl #4
    5770:	1f5a0000 	svcne	0x005a0000
    5774:	69230000 	stmdbvs	r3!, {}	; <UNPREDICTABLE>
    5778:	7af40100 	bvc	ffd05b80 <MSP_BASE+0xdfd00b80>
    577c:	7b000000 	blvc	5784 <__RW_SIZE__+0x51fc>
    5780:	2800001f 	stmdacs	r0, {r0, r1, r2, r3, r4}
    5784:	01003063 	tsteq	r0, r3, rrx
    5788:	00002cf5 	strdeq	r2, [r0], -r5
    578c:	23560100 	cmpcs	r6, #0, 2
    5790:	01003163 	tsteq	r0, r3, ror #2
    5794:	00002cf6 	strdeq	r2, [r0], -r6
    5798:	001f9a00 	andseq	r9, pc, r0, lsl #20
    579c:	02fb1700 	rscseq	r1, fp, #0, 14
    57a0:	55ac0000 	strpl	r0, [ip, #0]!
    57a4:	0b980800 	bleq	fe6077ac <MSP_BASE+0xde6027ac>
    57a8:	ff010000 			; <UNDEFINED> instruction: 0xff010000
    57ac:	00000f4c 	andeq	r0, r0, ip, asr #30
    57b0:	00030716 	andeq	r0, r3, r6, lsl r7
    57b4:	001fad00 	andseq	sl, pc, r0, lsl #26
    57b8:	fb290000 	blx	a457c2 <__RW_SIZE__+0xa4523a>
    57bc:	ce000002 	cdpgt	0, 0, cr0, cr0, cr2, {0}
    57c0:	0e080055 	mcreq	0, 0, r0, cr8, cr5, {2}
    57c4:	01000000 	mrseq	r0, (UNDEF: 0)
    57c8:	0f660100 	svceq	0x00660100
    57cc:	07190000 	ldreq	r0, [r9, -r0]
    57d0:	00000003 	andeq	r0, r0, r3
    57d4:	0055802a 	subseq	r8, r5, sl, lsr #32
    57d8:	0008c008 	andeq	ip, r8, r8
    57dc:	51012700 	tstpl	r1, r0, lsl #14
    57e0:	01273001 	teqeq	r7, r1
    57e4:	00300150 	eorseq	r0, r0, r0, asr r1
    57e8:	03631500 	cmneq	r3, #0, 10
    57ec:	55f40000 	ldrbpl	r0, [r4, #0]!
    57f0:	00060800 	andeq	r0, r6, r0, lsl #16
    57f4:	9c010000 	stcls	0, cr0, [r1], {-0}
    57f8:	00000f9e 	muleq	r0, lr, pc	; <UNPREDICTABLE>
    57fc:	0055fa26 	subseq	pc, r5, r6, lsr #20
    5800:	000ee408 	andeq	lr, lr, r8, lsl #8
    5804:	50012700 	andpl	r2, r1, r0, lsl #14
    5808:	00003001 	andeq	r3, r0, r1
    580c:	0009212b 	andeq	r2, r9, fp, lsr #2
    5810:	010b0100 	mrseq	r0, (UNDEF: 27)
    5814:	080055fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip, lr}
    5818:	000000b8 	strheq	r0, [r0], -r8
    581c:	109a9c01 	addsne	r9, sl, r1, lsl #24
    5820:	782c0000 	stmdavc	ip!, {}	; <UNPREDICTABLE>
    5824:	0b010073 	bleq	459f8 <__RW_SIZE__+0x45470>
    5828:	00007301 	andeq	r7, r0, r1, lsl #6
    582c:	001fc000 	andseq	ip, pc, r0
    5830:	73792c00 	cmnvc	r9, #0, 24
    5834:	010b0100 	mrseq	r0, (UNDEF: 27)
    5838:	00000073 	andeq	r0, r0, r3, ror r0
    583c:	00001fec 	andeq	r1, r0, ip, ror #31
    5840:	0100772c 	tsteq	r0, ip, lsr #14
    5844:	0073010b 	rsbseq	r0, r3, fp, lsl #2
    5848:	20180000 	andscs	r0, r8, r0
    584c:	682c0000 	stmdavs	ip!, {}	; <UNPREDICTABLE>
    5850:	010b0100 	mrseq	r0, (UNDEF: 27)
    5854:	00000073 	andeq	r0, r0, r3, ror r0
    5858:	00002039 	andeq	r2, r0, r9, lsr r0
    585c:	000f0a2d 	andeq	r0, pc, sp, lsr #20
    5860:	010b0100 	mrseq	r0, (UNDEF: 27)
    5864:	00000045 	andeq	r0, r0, r5, asr #32
    5868:	2e009102 	mvfcss	f1, f2
    586c:	0d010069 	stceq	0, cr0, [r1, #-420]	; 0xfffffe5c
    5870:	00007a01 	andeq	r7, r0, r1, lsl #20
    5874:	00205a00 	eoreq	r5, r0, r0, lsl #20
    5878:	30632f00 	rsbcc	r2, r3, r0, lsl #30
    587c:	010e0100 	mrseq	r0, (UNDEF: 30)
    5880:	0000002c 	andeq	r0, r0, ip, lsr #32
    5884:	632e5501 	teqvs	lr, #4194304	; 0x400000
    5888:	0f010031 	svceq	0x00010031
    588c:	00002c01 	andeq	r2, r0, r1, lsl #24
    5890:	00207900 	eoreq	r7, r0, r0, lsl #18
    5894:	65782e00 	ldrbvs	r2, [r8, #-3584]!	; 0xfffff200
    5898:	01100100 	tsteq	r0, r0, lsl #2
    589c:	00000073 	andeq	r0, r0, r3, ror r0
    58a0:	0000208c 	andeq	r2, r0, ip, lsl #1
    58a4:	0065792e 	rsbeq	r7, r5, lr, lsr #18
    58a8:	73011001 	movwvc	r1, #4097	; 0x1001
    58ac:	9f000000 	svcls	0x00000000
    58b0:	30000020 	andcc	r0, r0, r0, lsr #32
    58b4:	000002fb 	strdeq	r0, [r0], -fp
    58b8:	08005668 	stmdaeq	r0, {r3, r5, r6, r9, sl, ip, lr}
    58bc:	00000bb0 			; <UNDEFINED> instruction: 0x00000bb0
    58c0:	63011d01 	movwvs	r1, #7425	; 0x1d01
    58c4:	16000010 			; <UNDEFINED> instruction: 0x16000010
    58c8:	00000307 	andeq	r0, r0, r7, lsl #6
    58cc:	000020c6 	andeq	r2, r0, r6, asr #1
    58d0:	02fb2900 	rscseq	r2, fp, #0, 18
    58d4:	568c0000 	strpl	r0, [ip], r0
    58d8:	000e0800 	andeq	r0, lr, r0, lsl #16
    58dc:	1e010000 	cdpne	0, 0, cr0, cr1, cr0, {0}
    58e0:	00107d01 	andseq	r7, r0, r1, lsl #26
    58e4:	03071900 	movweq	r1, #30976	; 0x7900
    58e8:	2a000000 	bcs	58f0 <__RW_SIZE__+0x5368>
    58ec:	0800563c 	stmdaeq	r0, {r2, r3, r4, r5, r9, sl, ip, lr}
    58f0:	000008c0 	andeq	r0, r0, r0, asr #17
    58f4:	02530127 	subseq	r0, r3, #-1073741815	; 0xc0000009
    58f8:	01270077 	teqeq	r7, r7, ror r0
    58fc:	00740251 	rsbseq	r0, r4, r1, asr r2
    5900:	02500127 	subseq	r0, r0, #-1073741815	; 0xc0000009
    5904:	00000078 	andeq	r0, r0, r8, ror r0
    5908:	000e3731 	andeq	r3, lr, r1, lsr r7
    590c:	01320100 	teqeq	r2, r0, lsl #2
    5910:	0009182b 	andeq	r1, r9, fp, lsr #16
    5914:	01260100 	teqeq	r6, r0, lsl #2
    5918:	080056b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, ip, lr}
    591c:	00001c8e 	andeq	r1, r0, lr, lsl #25
    5920:	23be9c01 			; <UNDEFINED> instruction: 0x23be9c01
    5924:	9a320000 	bls	c8592c <__RW_SIZE__+0xc853a4>
    5928:	b6000010 			; <UNDEFINED> instruction: 0xb6000010
    592c:	c8080056 	stmdagt	r8, {r1, r2, r4, r6}
    5930:	0100000b 	tsteq	r0, fp
    5934:	a3320128 	teqge	r2, #40, 2
    5938:	fc000003 	stc2	0, cr0, [r0], {3}
    593c:	e0080056 	and	r0, r8, r6, asr r0
    5940:	0100000b 	tsteq	r0, fp
    5944:	df300129 	svcle	0x00300129
    5948:	28000004 	stmdacs	r0, {r2}
    594c:	10080057 	andne	r0, r8, r7, asr r0
    5950:	0100000c 	tsteq	r0, ip
    5954:	1139012b 	teqne	r9, fp, lsr #2
    5958:	13170000 	tstne	r7, #0
    595c:	28000003 	stmdacs	r0, {r0, r1}
    5960:	38080057 	stmdacc	r8, {r0, r1, r2, r4, r6}
    5964:	0100000c 	tsteq	r0, ip
    5968:	0011149b 	mulseq	r1, fp, r4
    596c:	031f1b00 	tsteq	pc, #0, 22
    5970:	1c640000 	stclne	0, cr0, [r4], #-0
    5974:	00000c38 	andeq	r0, r0, r8, lsr ip
    5978:	0003291d 	andeq	r2, r3, sp, lsl r9
    597c:	64910200 	ldrvs	r0, [r1], #512	; 0x200
    5980:	13180000 	tstne	r8, #0
    5984:	76000003 	strvc	r0, [r0], -r3
    5988:	60080057 	andvs	r0, r8, r7, asr r0
    598c:	0100000c 	tsteq	r0, ip
    5990:	031f1b9d 	tsteq	pc, #160768	; 0x27400
    5994:	1c320000 	ldcne	0, cr0, [r2], #-0
    5998:	00000c60 	andeq	r0, r0, r0, ror #24
    599c:	0003291d 	andeq	r2, r3, sp, lsl r9
    59a0:	60910200 	addsvs	r0, r1, r0, lsl #4
    59a4:	30000000 	andcc	r0, r0, r0
    59a8:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    59ac:	0800579a 	stmdaeq	r0, {r1, r3, r4, r7, r8, r9, sl, ip, lr}
    59b0:	00000c78 	andeq	r0, r0, r8, ror ip
    59b4:	6a012d01 	bvs	50dc0 <__RW_SIZE__+0x50838>
    59b8:	1f000011 	svcne	0x00000011
    59bc:	000003c6 	andeq	r0, r0, r6, asr #7
    59c0:	02fb184f 	rscseq	r1, fp, #5177344	; 0x4f0000
    59c4:	57b40000 	ldrpl	r0, [r4, r0]!
    59c8:	0c900800 	ldceq	8, cr0, [r0], {0}
    59cc:	a4010000 	strge	r0, [r1], #-0
    59d0:	0003071f 	andeq	r0, r3, pc, lsl r7
    59d4:	00004f00 	andeq	r4, r0, r0, lsl #30
    59d8:	0003d230 	andeq	sp, r3, r0, lsr r2
    59dc:	0057f400 	subseq	pc, r7, r0, lsl #8
    59e0:	000cb008 	andeq	fp, ip, r8
    59e4:	012e0100 	teqeq	lr, r0, lsl #2
    59e8:	0000119b 	muleq	r0, fp, r1
    59ec:	0003de1b 	andeq	sp, r3, fp, lsl lr
    59f0:	fb180000 	blx	6059fa <__RW_SIZE__+0x605472>
    59f4:	0c000002 	stceq	0, cr0, [r0], {2}
    59f8:	d0080058 	andle	r0, r8, r8, asr r0
    59fc:	0100000c 	tsteq	r0, ip
    5a00:	03071bac 	movweq	r1, #31660	; 0x7bac
    5a04:	00000000 	andeq	r0, r0, r0
    5a08:	03d23000 	bicseq	r3, r2, #0
    5a0c:	583c0000 	ldmdapl	ip!, {}	; <UNPREDICTABLE>
    5a10:	0ce80800 	stcleq	8, cr0, [r8]
    5a14:	2f010000 	svccs	0x00010000
    5a18:	0011cc01 	andseq	ip, r1, r1, lsl #24
    5a1c:	03de1f00 	bicseq	r1, lr, #0, 30
    5a20:	18590000 	ldmdane	r9, {}^	; <UNPREDICTABLE>
    5a24:	000002fb 	strdeq	r0, [r0], -fp
    5a28:	08005854 	stmdaeq	r0, {r2, r4, r6, fp, ip, lr}
    5a2c:	00000d08 	andeq	r0, r0, r8, lsl #26
    5a30:	071fac01 	ldreq	sl, [pc, -r1, lsl #24]
    5a34:	59000003 	stmdbpl	r0, {r0, r1}
    5a38:	d2300000 	eorsle	r0, r0, #0
    5a3c:	86000003 	strhi	r0, [r0], -r3
    5a40:	20080058 	andcs	r0, r8, r8, asr r0
    5a44:	0100000d 	tsteq	r0, sp
    5a48:	11fd0130 	mvnsne	r0, r0, lsr r1
    5a4c:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
    5a50:	30000003 	andcc	r0, r0, r3
    5a54:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    5a58:	00589e00 	subseq	r9, r8, r0, lsl #28
    5a5c:	000d4008 	andeq	r4, sp, r8
    5a60:	1bac0100 	blne	feb05e68 <MSP_BASE+0xdeb00e68>
    5a64:	00000307 	andeq	r0, r0, r7, lsl #6
    5a68:	30000030 	andcc	r0, r0, r0, lsr r0
    5a6c:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    5a70:	080058d0 	stmdaeq	r0, {r4, r6, r7, fp, ip, lr}
    5a74:	00000d58 	andeq	r0, r0, r8, asr sp
    5a78:	2e013101 	adfcss	f3, f1, f1
    5a7c:	1f000012 	svcne	0x00000012
    5a80:	000003c6 	andeq	r0, r0, r6, asr #7
    5a84:	02fb186d 	rscseq	r1, fp, #7143424	; 0x6d0000
    5a88:	58e80000 	stmiapl	r8!, {}^	; <UNPREDICTABLE>
    5a8c:	0d780800 	ldcleq	8, cr0, [r8, #-0]
    5a90:	a4010000 	strge	r0, [r1], #-0
    5a94:	0003071f 	andeq	r0, r3, pc, lsl r7
    5a98:	00006d00 	andeq	r6, r0, r0, lsl #26
    5a9c:	0003d230 	andeq	sp, r3, r0, lsr r2
    5aa0:	00591a00 	subseq	r1, r9, r0, lsl #20
    5aa4:	000d9008 	andeq	r9, sp, r8
    5aa8:	01320100 	teqeq	r2, r0, lsl #2
    5aac:	0000125f 	andeq	r1, r0, pc, asr r2
    5ab0:	0003de1b 	andeq	sp, r3, fp, lsl lr
    5ab4:	fb186400 	blx	61eabe <__RW_SIZE__+0x61e536>
    5ab8:	32000002 	andcc	r0, r0, #2
    5abc:	b0080059 	andlt	r0, r8, r9, asr r0
    5ac0:	0100000d 	tsteq	r0, sp
    5ac4:	03071bac 	movweq	r1, #31660	; 0x7bac
    5ac8:	00640000 	rsbeq	r0, r4, r0
    5acc:	03d23000 	bicseq	r3, r2, #0
    5ad0:	59640000 	stmdbpl	r4!, {}^	; <UNPREDICTABLE>
    5ad4:	0dc80800 	stcleq	8, cr0, [r8]
    5ad8:	33010000 	movwcc	r0, #4096	; 0x1000
    5adc:	00129001 	andseq	r9, r2, r1
    5ae0:	03de1b00 	bicseq	r1, lr, #0, 22
    5ae4:	18030000 	stmdane	r3, {}	; <UNPREDICTABLE>
    5ae8:	000002fb 	strdeq	r0, [r0], -fp
    5aec:	0800597c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r8, fp, ip, lr}
    5af0:	00000de8 	andeq	r0, r0, r8, ror #27
    5af4:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    5af8:	03000003 	movweq	r0, #3
    5afc:	d2300000 	eorsle	r0, r0, #0
    5b00:	ae000003 	cdpge	0, 0, cr0, cr0, cr3, {0}
    5b04:	00080059 	andeq	r0, r8, r9, asr r0
    5b08:	0100000e 	tsteq	r0, lr
    5b0c:	12c10134 	sbcne	r0, r1, #52, 2
    5b10:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
    5b14:	12000003 	andne	r0, r0, #3
    5b18:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    5b1c:	0059c600 	subseq	ip, r9, r0, lsl #12
    5b20:	000e2008 	andeq	r2, lr, r8
    5b24:	1bac0100 	blne	feb05f2c <MSP_BASE+0xdeb00f2c>
    5b28:	00000307 	andeq	r0, r0, r7, lsl #6
    5b2c:	30000012 	andcc	r0, r0, r2, lsl r0
    5b30:	000003d2 	ldrdeq	r0, [r0], -r2
    5b34:	080059f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, fp, ip, lr}
    5b38:	00000e38 	andeq	r0, r0, r8, lsr lr
    5b3c:	f4013501 	vst3.8	{d3,d5,d7}, [r1], r1
    5b40:	1f000012 	svcne	0x00000012
    5b44:	000003de 	ldrdeq	r0, [r0], -lr
    5b48:	fb187f81 	blx	625956 <__RW_SIZE__+0x6253ce>
    5b4c:	10000002 	andne	r0, r0, r2
    5b50:	5808005a 	stmdapl	r8, {r1, r3, r4, r6}
    5b54:	0100000e 	tsteq	r0, lr
    5b58:	03071fac 	movweq	r1, #32684	; 0x7fac
    5b5c:	7f810000 	svcvc	0x00810000
    5b60:	ba300000 	blt	c05b68 <__RW_SIZE__+0xc055e0>
    5b64:	42000003 	andmi	r0, r0, #3
    5b68:	7008005a 	andvc	r0, r8, sl, asr r0
    5b6c:	0100000e 	tsteq	r0, lr
    5b70:	13250136 	teqne	r5, #-2147483635	; 0x8000000d
    5b74:	c61f0000 	ldrgt	r0, [pc], -r0
    5b78:	68000003 	stmdavs	r0, {r0, r1}
    5b7c:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    5b80:	005a5a00 	subseq	r5, sl, r0, lsl #20
    5b84:	000e9008 	andeq	r9, lr, r8
    5b88:	1fa40100 	svcne	0x00a40100
    5b8c:	00000307 	andeq	r0, r0, r7, lsl #6
    5b90:	30000068 	andcc	r0, r0, r8, rrx
    5b94:	000003d2 	ldrdeq	r0, [r0], -r2
    5b98:	08005a8c 	stmdaeq	r0, {r2, r3, r7, r9, fp, ip, lr}
    5b9c:	00000ea8 	andeq	r0, r0, r8, lsr #29
    5ba0:	58013701 	stmdapl	r1, {r0, r8, r9, sl, ip, sp}
    5ba4:	1f000013 	svcne	0x00000013
    5ba8:	000003de 	ldrdeq	r0, [r0], -lr
    5bac:	fb187f85 	blx	6259ca <__RW_SIZE__+0x625442>
    5bb0:	a4000002 	strge	r0, [r0], #-2
    5bb4:	c808005a 	stmdagt	r8, {r1, r3, r4, r6}
    5bb8:	0100000e 	tsteq	r0, lr
    5bbc:	03071fac 	movweq	r1, #32684	; 0x7fac
    5bc0:	7f850000 	svcvc	0x00850000
    5bc4:	d2300000 	eorsle	r0, r0, #0
    5bc8:	d6000003 	strle	r0, [r0], -r3
    5bcc:	e008005a 	and	r0, r8, sl, asr r0
    5bd0:	0100000e 	tsteq	r0, lr
    5bd4:	13890138 	orrne	r0, r9, #56, 2
    5bd8:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
    5bdc:	10000003 	andne	r0, r0, r3
    5be0:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    5be4:	005aee00 	subseq	lr, sl, r0, lsl #28
    5be8:	000f0008 	andeq	r0, pc, r8
    5bec:	1bac0100 	blne	feb05ff4 <MSP_BASE+0xdeb00ff4>
    5bf0:	00000307 	andeq	r0, r0, r7, lsl #6
    5bf4:	30000010 	andcc	r0, r0, r0, lsl r0
    5bf8:	000003d2 	ldrdeq	r0, [r0], -r2
    5bfc:	08005b20 	stmdaeq	r0, {r5, r8, r9, fp, ip, lr}
    5c00:	00000f18 	andeq	r0, r0, r8, lsl pc
    5c04:	ba013901 	blt	54010 <__RW_SIZE__+0x53a88>
    5c08:	1b000013 	blne	5c5c <__RW_SIZE__+0x56d4>
    5c0c:	000003de 	ldrdeq	r0, [r0], -lr
    5c10:	02fb187a 	rscseq	r1, fp, #7995392	; 0x7a0000
    5c14:	5b380000 	blpl	e05c1c <__RW_SIZE__+0xe05694>
    5c18:	0f380800 	svceq	0x00380800
    5c1c:	ac010000 	stcge	0, cr0, [r1], {-0}
    5c20:	0003071b 	andeq	r0, r3, fp, lsl r7
    5c24:	00007a00 	andeq	r7, r0, r0, lsl #20
    5c28:	0003ba30 	andeq	fp, r3, r0, lsr sl
    5c2c:	005b6a00 	subseq	r6, fp, r0, lsl #20
    5c30:	000f5008 	andeq	r5, pc, r8
    5c34:	013a0100 	teqeq	sl, r0, lsl #2
    5c38:	000013eb 	andeq	r1, r0, fp, ror #7
    5c3c:	0003c61f 	andeq	ip, r3, pc, lsl r6
    5c40:	fb184b00 	blx	61884a <__RW_SIZE__+0x6182c2>
    5c44:	82000002 	andhi	r0, r0, #2
    5c48:	7008005b 	andvc	r0, r8, fp, asr r0
    5c4c:	0100000f 	tsteq	r0, pc
    5c50:	03071fa4 	movweq	r1, #32676	; 0x7fa4
    5c54:	004b0000 	subeq	r0, fp, r0
    5c58:	03d23000 	bicseq	r3, r2, #0
    5c5c:	5bb40000 	blpl	fed05c64 <MSP_BASE+0xded00c64>
    5c60:	0f880800 	svceq	0x00880800
    5c64:	3b010000 	blcc	45c6c <__RW_SIZE__+0x456e4>
    5c68:	00141c01 	andseq	r1, r4, r1, lsl #24
    5c6c:	03de1b00 	bicseq	r1, lr, #0, 22
    5c70:	18390000 	ldmdane	r9!, {}	; <UNPREDICTABLE>
    5c74:	000002fb 	strdeq	r0, [r0], -fp
    5c78:	08005bcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, fp, ip, lr}
    5c7c:	00000fa8 	andeq	r0, r0, r8, lsr #31
    5c80:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    5c84:	39000003 	stmdbcc	r0, {r0, r1}
    5c88:	d2300000 	eorsle	r0, r0, #0
    5c8c:	fe000003 	cdp2	0, 0, cr0, cr0, cr3, {0}
    5c90:	c008005b 	andgt	r0, r8, fp, asr r0
    5c94:	0100000f 	tsteq	r0, pc
    5c98:	144d013c 	strbne	r0, [sp], #-316	; 0xfffffec4
    5c9c:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
    5ca0:	2c000003 	stccs	0, cr0, [r0], {3}
    5ca4:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    5ca8:	005c1600 	subseq	r1, ip, r0, lsl #12
    5cac:	000fe008 	andeq	lr, pc, r8
    5cb0:	1bac0100 	blne	feb060b8 <MSP_BASE+0xdeb010b8>
    5cb4:	00000307 	andeq	r0, r0, r7, lsl #6
    5cb8:	3000002c 	andcc	r0, r0, ip, lsr #32
    5cbc:	000003d2 	ldrdeq	r0, [r0], -r2
    5cc0:	08005c4e 	stmdaeq	r0, {r1, r2, r3, r6, sl, fp, ip, lr}
    5cc4:	00000ff8 	strdeq	r0, [r0], -r8
    5cc8:	7e013d01 	cdpvc	13, 0, cr3, cr1, cr1, {0}
    5ccc:	1b000014 	blne	5d24 <__RW_SIZE__+0x579c>
    5cd0:	000003de 	ldrdeq	r0, [r0], -lr
    5cd4:	02fb1800 	rscseq	r1, fp, #0, 16
    5cd8:	5c660000 	stclpl	0, cr0, [r6], #-0
    5cdc:	10180800 	andsne	r0, r8, r0, lsl #16
    5ce0:	ac010000 	stcge	0, cr0, [r1], {-0}
    5ce4:	0003071b 	andeq	r0, r3, fp, lsl r7
    5ce8:	00000000 	andeq	r0, r0, r0
    5cec:	0003d230 	andeq	sp, r3, r0, lsr r2
    5cf0:	005c9600 	subseq	r9, ip, r0, lsl #12
    5cf4:	00103008 	andseq	r3, r0, r8
    5cf8:	013e0100 	teqeq	lr, r0, lsl #2
    5cfc:	000014af 	andeq	r1, r0, pc, lsr #9
    5d00:	0003de1b 	andeq	sp, r3, fp, lsl lr
    5d04:	fb183400 	blx	612d0e <__RW_SIZE__+0x612786>
    5d08:	ae000002 	cdpge	0, 0, cr0, cr0, cr2, {0}
    5d0c:	5008005c 	andpl	r0, r8, ip, asr r0
    5d10:	01000010 	tsteq	r0, r0, lsl r0
    5d14:	03071bac 	movweq	r1, #31660	; 0x7bac
    5d18:	00340000 	eorseq	r0, r4, r0
    5d1c:	03d23000 	bicseq	r3, r2, #0
    5d20:	5ce00000 	stclpl	0, cr0, [r0]
    5d24:	10680800 	rsbne	r0, r8, r0, lsl #16
    5d28:	3f010000 	svccc	0x00010000
    5d2c:	0014e001 	andseq	lr, r4, r1
    5d30:	03de1b00 	bicseq	r1, lr, #0, 22
    5d34:	18020000 	stmdane	r2, {}	; <UNPREDICTABLE>
    5d38:	000002fb 	strdeq	r0, [r0], -fp
    5d3c:	08005cf8 	stmdaeq	r0, {r3, r4, r5, r6, r7, sl, fp, ip, lr}
    5d40:	00001088 	andeq	r1, r0, r8, lsl #1
    5d44:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    5d48:	02000003 	andeq	r0, r0, #3
    5d4c:	ba300000 	blt	c05d54 <__RW_SIZE__+0xc057cc>
    5d50:	2a000003 	bcs	5d64 <__RW_SIZE__+0x57dc>
    5d54:	a008005d 	andge	r0, r8, sp, asr r0
    5d58:	01000010 	tsteq	r0, r0, lsl r0
    5d5c:	15110140 	ldrne	r0, [r1, #-320]	; 0xfffffec0
    5d60:	c61f0000 	ldrgt	r0, [pc], -r0
    5d64:	77000003 	strvc	r0, [r0, -r3]
    5d68:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    5d6c:	005d4200 	subseq	r4, sp, r0, lsl #4
    5d70:	0010c008 	andseq	ip, r0, r8
    5d74:	1fa40100 	svcne	0x00a40100
    5d78:	00000307 	andeq	r0, r0, r7, lsl #6
    5d7c:	30000077 	andcc	r0, r0, r7, ror r0
    5d80:	000003d2 	ldrdeq	r0, [r0], -r2
    5d84:	08005d74 	stmdaeq	r0, {r2, r4, r5, r6, r8, sl, fp, ip, lr}
    5d88:	000010d8 	ldrdeq	r1, [r0], -r8
    5d8c:	42014101 	andmi	r4, r1, #1073741824	; 0x40000000
    5d90:	1b000015 	blne	5dec <__RW_SIZE__+0x5864>
    5d94:	000003de 	ldrdeq	r0, [r0], -lr
    5d98:	02fb1820 	rscseq	r1, fp, #32, 16	; 0x200000
    5d9c:	5d8c0000 	stcpl	0, cr0, [ip]
    5da0:	10f80800 	rscsne	r0, r8, r0, lsl #16
    5da4:	ac010000 	stcge	0, cr0, [r1], {-0}
    5da8:	0003071b 	andeq	r0, r3, fp, lsl r7
    5dac:	00002000 	andeq	r2, r0, r0
    5db0:	0003ba30 	andeq	fp, r3, r0, lsr sl
    5db4:	005dbe00 	subseq	fp, sp, r0, lsl #28
    5db8:	00111008 	andseq	r1, r1, r8
    5dbc:	01420100 	mrseq	r0, (UNDEF: 82)
    5dc0:	00001573 	andeq	r1, r0, r3, ror r5
    5dc4:	0003c61f 	andeq	ip, r3, pc, lsl r6
    5dc8:	fb186a00 	blx	6205d2 <__RW_SIZE__+0x62004a>
    5dcc:	d6000002 	strle	r0, [r0], -r2
    5dd0:	3008005d 	andcc	r0, r8, sp, asr r0
    5dd4:	01000011 	tsteq	r0, r1, lsl r0
    5dd8:	03071fa4 	movweq	r1, #32676	; 0x7fa4
    5ddc:	006a0000 	rsbeq	r0, sl, r0
    5de0:	03d23000 	bicseq	r3, r2, #0
    5de4:	5e0e0000 	cdppl	0, 0, cr0, cr14, cr0, {0}
    5de8:	11480800 	cmpne	r8, r0, lsl #16
    5dec:	43010000 	movwmi	r0, #4096	; 0x1000
    5df0:	0015a401 	andseq	sl, r5, r1, lsl #8
    5df4:	03de1b00 	bicseq	r1, lr, #0, 22
    5df8:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    5dfc:	000002fb 	strdeq	r0, [r0], -fp
    5e00:	08005e26 	stmdaeq	r0, {r1, r2, r5, r9, sl, fp, ip, lr}
    5e04:	00001168 	andeq	r1, r0, r8, ror #2
    5e08:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    5e0c:	00000003 	andeq	r0, r0, r3
    5e10:	d2300000 	eorsle	r0, r0, #0
    5e14:	5c000003 	stcpl	0, cr0, [r0], {3}
    5e18:	8008005e 	andhi	r0, r8, lr, asr r0
    5e1c:	01000011 	tsteq	r0, r1, lsl r0
    5e20:	15d50144 	ldrbne	r0, [r5, #324]	; 0x144
    5e24:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
    5e28:	00000003 	andeq	r0, r0, r3
    5e2c:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    5e30:	005e7400 	subseq	r7, lr, r0, lsl #8
    5e34:	0011a008 	andseq	sl, r1, r8
    5e38:	1bac0100 	blne	feb06240 <MSP_BASE+0xdeb01240>
    5e3c:	00000307 	andeq	r0, r0, r7, lsl #6
    5e40:	30000000 	andcc	r0, r0, r0
    5e44:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    5e48:	08005ea4 	stmdaeq	r0, {r2, r5, r7, r9, sl, fp, ip, lr}
    5e4c:	000011b8 			; <UNDEFINED> instruction: 0x000011b8
    5e50:	06014501 	streq	r4, [r1], -r1, lsl #10
    5e54:	1f000016 	svcne	0x00000016
    5e58:	000003c6 	andeq	r0, r0, r6, asr #7
    5e5c:	02fb1840 	rscseq	r1, fp, #64, 16	; 0x400000
    5e60:	5ebc0000 	cdppl	0, 11, cr0, cr12, cr0, {0}
    5e64:	11d80800 	bicsne	r0, r8, r0, lsl #16
    5e68:	a4010000 	strge	r0, [r1], #-0
    5e6c:	0003071f 	andeq	r0, r3, pc, lsl r7
    5e70:	00004000 	andeq	r4, r0, r0
    5e74:	0003d230 	andeq	sp, r3, r0, lsr r2
    5e78:	005eee00 	subseq	lr, lr, r0, lsl #28
    5e7c:	0011f008 	andseq	pc, r1, r8
    5e80:	01460100 	mrseq	r0, (UNDEF: 86)
    5e84:	00001637 	andeq	r1, r0, r7, lsr r6
    5e88:	0003de1b 	andeq	sp, r3, fp, lsl lr
    5e8c:	fb181b00 	blx	60ca96 <__RW_SIZE__+0x60c50e>
    5e90:	06000002 	streq	r0, [r0], -r2
    5e94:	1008005f 	andne	r0, r8, pc, asr r0
    5e98:	01000012 	tsteq	r0, r2, lsl r0
    5e9c:	03071bac 	movweq	r1, #31660	; 0x7bac
    5ea0:	001b0000 	andseq	r0, fp, r0
    5ea4:	03ba3000 			; <UNDEFINED> instruction: 0x03ba3000
    5ea8:	5f380000 	svcpl	0x00380000
    5eac:	12280800 	eorne	r0, r8, #0, 16
    5eb0:	47010000 	strmi	r0, [r1, -r0]
    5eb4:	00166801 	andseq	r6, r6, r1, lsl #16
    5eb8:	03c61f00 	biceq	r1, r6, #0, 30
    5ebc:	18410000 	stmdane	r1, {}^	; <UNPREDICTABLE>
    5ec0:	000002fb 	strdeq	r0, [r0], -fp
    5ec4:	08005f50 	stmdaeq	r0, {r4, r6, r8, r9, sl, fp, ip, lr}
    5ec8:	00001248 	andeq	r1, r0, r8, asr #4
    5ecc:	071fa401 	ldreq	sl, [pc, -r1, lsl #8]
    5ed0:	41000003 	tstmi	r0, r3
    5ed4:	d2300000 	eorsle	r0, r0, #0
    5ed8:	82000003 	andhi	r0, r0, #3
    5edc:	6008005f 	andvs	r0, r8, pc, asr r0
    5ee0:	01000012 	tsteq	r0, r2, lsl r0
    5ee4:	16990148 	ldrne	r0, [r9], r8, asr #2
    5ee8:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
    5eec:	12000003 	andne	r0, r0, #3
    5ef0:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    5ef4:	005f9a00 	subseq	r9, pc, r0, lsl #20
    5ef8:	00128008 	andseq	r8, r2, r8
    5efc:	1bac0100 	blne	feb06304 <MSP_BASE+0xdeb01304>
    5f00:	00000307 	andeq	r0, r0, r7, lsl #6
    5f04:	30000012 	andcc	r0, r0, r2, lsl r0
    5f08:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    5f0c:	08005fcc 	stmdaeq	r0, {r2, r3, r6, r7, r8, r9, sl, fp, ip, lr}
    5f10:	00001298 	muleq	r0, r8, r2
    5f14:	ca014901 	bgt	58320 <__RW_SIZE__+0x57d98>
    5f18:	1f000016 	svcne	0x00000016
    5f1c:	000003c6 	andeq	r0, r0, r6, asr #7
    5f20:	02fb1845 	rscseq	r1, fp, #4521984	; 0x450000
    5f24:	5fe40000 	svcpl	0x00e40000
    5f28:	12b80800 	adcsne	r0, r8, #0, 16
    5f2c:	a4010000 	strge	r0, [r1], #-0
    5f30:	0003071f 	andeq	r0, r3, pc, lsl r7
    5f34:	00004500 	andeq	r4, r0, r0, lsl #10
    5f38:	0003d230 	andeq	sp, r3, r0, lsr r2
    5f3c:	00601600 	rsbeq	r1, r0, r0, lsl #12
    5f40:	0012d008 	andseq	sp, r2, r8
    5f44:	014a0100 	mrseq	r0, (UNDEF: 90)
    5f48:	000016fb 	strdeq	r1, [r0], -fp
    5f4c:	0003de1b 	andeq	sp, r3, fp, lsl lr
    5f50:	fb180800 	blx	607f5a <__RW_SIZE__+0x6079d2>
    5f54:	2e000002 	cdpcs	0, 0, cr0, cr0, cr2, {0}
    5f58:	f0080060 			; <UNDEFINED> instruction: 0xf0080060
    5f5c:	01000012 	tsteq	r0, r2, lsl r0
    5f60:	03071bac 	movweq	r1, #31660	; 0x7bac
    5f64:	00080000 	andeq	r0, r8, r0
    5f68:	03d23000 	bicseq	r3, r2, #0
    5f6c:	60600000 	rsbvs	r0, r0, r0
    5f70:	13080800 	movwne	r0, #34816	; 0x8800
    5f74:	4b010000 	blmi	45f7c <__RW_SIZE__+0x459f4>
    5f78:	00172c01 	andseq	r2, r7, r1, lsl #24
    5f7c:	03de1b00 	bicseq	r1, lr, #0, 22
    5f80:	18260000 	stmdane	r6!, {}	; <UNPREDICTABLE>
    5f84:	000002fb 	strdeq	r0, [r0], -fp
    5f88:	08006078 	stmdaeq	r0, {r3, r4, r5, r6, sp, lr}
    5f8c:	00001328 	andeq	r1, r0, r8, lsr #6
    5f90:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    5f94:	26000003 	strcs	r0, [r0], -r3
    5f98:	ba300000 	blt	c05fa0 <__RW_SIZE__+0xc05a18>
    5f9c:	aa000003 	bge	5fb0 <__RW_SIZE__+0x5a28>
    5fa0:	40080060 	andmi	r0, r8, r0, rrx
    5fa4:	01000013 	tsteq	r0, r3, lsl r0
    5fa8:	175d014c 	ldrbne	r0, [sp, -ip, asr #2]
    5fac:	c61f0000 	ldrgt	r0, [pc], -r0
    5fb0:	47000003 	strmi	r0, [r0, -r3]
    5fb4:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    5fb8:	0060c200 	rsbeq	ip, r0, r0, lsl #4
    5fbc:	00136008 	andseq	r6, r3, r8
    5fc0:	1fa40100 	svcne	0x00a40100
    5fc4:	00000307 	andeq	r0, r0, r7, lsl #6
    5fc8:	30000047 	andcc	r0, r0, r7, asr #32
    5fcc:	000003d2 	ldrdeq	r0, [r0], -r2
    5fd0:	080060f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, sp, lr}
    5fd4:	00001378 	andeq	r1, r0, r8, ror r3
    5fd8:	90014d01 	andls	r4, r1, r1, lsl #26
    5fdc:	1f000017 	svcne	0x00000017
    5fe0:	000003de 	ldrdeq	r0, [r0], -lr
    5fe4:	fb187fb7 	blx	625eca <__RW_SIZE__+0x625942>
    5fe8:	0c000002 	stceq	0, cr0, [r0], {2}
    5fec:	98080061 	stmdals	r8, {r0, r5, r6}
    5ff0:	01000013 	tsteq	r0, r3, lsl r0
    5ff4:	03071fac 	movweq	r1, #32684	; 0x7fac
    5ff8:	7fb70000 	svcvc	0x00b70000
    5ffc:	ba300000 	blt	c06004 <__RW_SIZE__+0xc05a7c>
    6000:	3e000003 	cdpcc	0, 0, cr0, cr0, cr3, {0}
    6004:	b0080061 	andlt	r0, r8, r1, rrx
    6008:	01000013 	tsteq	r0, r3, lsl r0
    600c:	17c1014e 	strbne	r0, [r1, lr, asr #2]
    6010:	c61b0000 	ldrgt	r0, [fp], -r0
    6014:	36000003 	strcc	r0, [r0], -r3
    6018:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    601c:	00615600 	rsbeq	r5, r1, r0, lsl #12
    6020:	0013d008 	andseq	sp, r3, r8
    6024:	1ba40100 	blne	fe90642c <MSP_BASE+0xde90142c>
    6028:	00000307 	andeq	r0, r0, r7, lsl #6
    602c:	30000036 	andcc	r0, r0, r6, lsr r0
    6030:	000003d2 	ldrdeq	r0, [r0], -r2
    6034:	08006188 	stmdaeq	r0, {r3, r7, r8, sp, lr}
    6038:	000013e8 	andeq	r1, r0, r8, ror #7
    603c:	f2014f01 	vmax.f32	d4, d1, d1
    6040:	1b000017 	blne	60a4 <__RW_SIZE__+0x5b1c>
    6044:	000003de 	ldrdeq	r0, [r0], -lr
    6048:	02fb1808 	rscseq	r1, fp, #8, 16	; 0x80000
    604c:	61a00000 	movvs	r0, r0
    6050:	14080800 	strne	r0, [r8], #-2048	; 0xfffff800
    6054:	ac010000 	stcge	0, cr0, [r1], {-0}
    6058:	0003071b 	andeq	r0, r3, fp, lsl r7
    605c:	00000800 	andeq	r0, r0, r0, lsl #16
    6060:	0003ba30 	andeq	fp, r3, r0, lsr sl
    6064:	0061d200 	rsbeq	sp, r1, r0, lsl #4
    6068:	00142008 	andseq	r2, r4, r8
    606c:	01500100 	cmpeq	r0, r0, lsl #2
    6070:	00001823 	andeq	r1, r0, r3, lsr #16
    6074:	0003c61b 	andeq	ip, r3, fp, lsl r6
    6078:	fb183a00 	blx	614882 <__RW_SIZE__+0x6142fa>
    607c:	ea000002 	b	608c <__RW_SIZE__+0x5b04>
    6080:	40080061 	andmi	r0, r8, r1, rrx
    6084:	01000014 	tsteq	r0, r4, lsl r0
    6088:	03071ba4 	movweq	r1, #31652	; 0x7ba4
    608c:	003a0000 	eorseq	r0, sl, r0
    6090:	03d23000 	bicseq	r3, r2, #0
    6094:	621c0000 	andsvs	r0, ip, #0
    6098:	14580800 	ldrbne	r0, [r8], #-2048	; 0xfffff800
    609c:	51010000 	mrspl	r0, (UNDEF: 1)
    60a0:	00185401 	andseq	r5, r8, r1, lsl #8
    60a4:	03de1b00 	bicseq	r1, lr, #0, 22
    60a8:	18550000 	ldmdane	r5, {}^	; <UNPREDICTABLE>
    60ac:	000002fb 	strdeq	r0, [r0], -fp
    60b0:	08006234 	stmdaeq	r0, {r2, r4, r5, r9, sp, lr}
    60b4:	00001478 	andeq	r1, r0, r8, ror r4
    60b8:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    60bc:	55000003 	strpl	r0, [r0, #-3]
    60c0:	ba300000 	blt	c060c8 <__RW_SIZE__+0xc05b40>
    60c4:	66000003 	strvs	r0, [r0], -r3
    60c8:	90080062 	andls	r0, r8, r2, rrx
    60cc:	01000014 	tsteq	r0, r4, lsl r0
    60d0:	18870152 	stmne	r7, {r1, r4, r6, r8}
    60d4:	c61f0000 	ldrgt	r0, [pc], -r0
    60d8:	b1000003 	tstlt	r0, r3
    60dc:	02fb187f 	rscseq	r1, fp, #8323072	; 0x7f0000
    60e0:	627e0000 	rsbsvs	r0, lr, #0
    60e4:	14b00800 	ldrtne	r0, [r0], #2048	; 0x800
    60e8:	a4010000 	strge	r0, [r1], #-0
    60ec:	0003071f 	andeq	r0, r3, pc, lsl r7
    60f0:	007fb100 	rsbseq	fp, pc, r0, lsl #2
    60f4:	03d23000 	bicseq	r3, r2, #0
    60f8:	62b60000 	adcsvs	r0, r6, #0
    60fc:	14c80800 	strbne	r0, [r8], #2048	; 0x800
    6100:	53010000 	movwpl	r0, #4096	; 0x1000
    6104:	0018b801 	andseq	fp, r8, r1, lsl #16
    6108:	03de1b00 	bicseq	r1, lr, #0, 22
    610c:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    6110:	000002fb 	strdeq	r0, [r0], -fp
    6114:	080062ce 	stmdaeq	r0, {r1, r2, r3, r6, r7, r9, sp, lr}
    6118:	000014e8 	andeq	r1, r0, r8, ror #9
    611c:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    6120:	00000003 	andeq	r0, r0, r3
    6124:	d2300000 	eorsle	r0, r0, #0
    6128:	fe000003 	cdp2	0, 0, cr0, cr0, cr3, {0}
    612c:	00080062 	andeq	r0, r8, r2, rrx
    6130:	01000015 	tsteq	r0, r5, lsl r0
    6134:	18e90154 	stmiane	r9!, {r2, r4, r6, r8}^
    6138:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
    613c:	1a000003 	bne	6150 <__RW_SIZE__+0x5bc8>
    6140:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    6144:	00631600 	rsbeq	r1, r3, r0, lsl #12
    6148:	00152008 	andseq	r2, r5, r8
    614c:	1bac0100 	blne	feb06554 <MSP_BASE+0xdeb01554>
    6150:	00000307 	andeq	r0, r0, r7, lsl #6
    6154:	3000001a 	andcc	r0, r0, sl, lsl r0
    6158:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    615c:	08006348 	stmdaeq	r0, {r3, r6, r8, r9, sp, lr}
    6160:	00001538 	andeq	r1, r0, r8, lsr r5
    6164:	1c015501 	cfstr32ne	mvfx5, [r1], {1}
    6168:	1f000019 	svcne	0x00000019
    616c:	000003c6 	andeq	r0, r0, r6, asr #7
    6170:	fb187fb6 	blx	626052 <__RW_SIZE__+0x625aca>
    6174:	60000002 	andvs	r0, r0, r2
    6178:	58080063 	stmdapl	r8, {r0, r1, r5, r6}
    617c:	01000015 	tsteq	r0, r5, lsl r0
    6180:	03071fa4 	movweq	r1, #32676	; 0x7fa4
    6184:	7fb60000 	svcvc	0x00b60000
    6188:	d2300000 	eorsle	r0, r0, #0
    618c:	92000003 	andls	r0, r0, #3
    6190:	70080063 	andvc	r0, r8, r3, rrx
    6194:	01000015 	tsteq	r0, r5, lsl r0
    6198:	194d0156 	stmdbne	sp, {r1, r2, r4, r6, r8}^
    619c:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
    61a0:	0a000003 	beq	61b4 <__RW_SIZE__+0x5c2c>
    61a4:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    61a8:	0063aa00 	rsbeq	sl, r3, r0, lsl #20
    61ac:	00159008 	andseq	r9, r5, r8
    61b0:	1bac0100 	blne	feb065b8 <MSP_BASE+0xdeb015b8>
    61b4:	00000307 	andeq	r0, r0, r7, lsl #6
    61b8:	3000000a 	andcc	r0, r0, sl
    61bc:	000003d2 	ldrdeq	r0, [r0], -r2
    61c0:	080063dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sp, lr}
    61c4:	000015a8 	andeq	r1, r0, r8, lsr #11
    61c8:	80015701 	andhi	r5, r1, r1, lsl #14
    61cc:	1f000019 	svcne	0x00000019
    61d0:	000003de 	ldrdeq	r0, [r0], -lr
    61d4:	fb187fa2 	blx	626066 <__RW_SIZE__+0x625ade>
    61d8:	f4000002 	vst4.8	{d0-d3}, [r0], r2
    61dc:	c8080063 	stmdagt	r8, {r0, r1, r5, r6}
    61e0:	01000015 	tsteq	r0, r5, lsl r0
    61e4:	03071fac 	movweq	r1, #32684	; 0x7fac
    61e8:	7fa20000 	svcvc	0x00a20000
    61ec:	ba300000 	blt	c061f4 <__RW_SIZE__+0xc05c6c>
    61f0:	26000003 	strcs	r0, [r0], -r3
    61f4:	e0080064 	and	r0, r8, r4, rrx
    61f8:	01000015 	tsteq	r0, r5, lsl r0
    61fc:	19b10158 	ldmibne	r1!, {r3, r4, r6, r8}
    6200:	c61f0000 	ldrgt	r0, [pc], -r0
    6204:	72000003 	andvc	r0, r0, #3
    6208:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    620c:	00643e00 	rsbeq	r3, r4, r0, lsl #28
    6210:	00160008 	andseq	r0, r6, r8
    6214:	1fa40100 	svcne	0x00a40100
    6218:	00000307 	andeq	r0, r0, r7, lsl #6
    621c:	30000072 	andcc	r0, r0, r2, ror r0
    6220:	000003d2 	ldrdeq	r0, [r0], -r2
    6224:	08006476 	stmdaeq	r0, {r1, r2, r4, r5, r6, sl, sp, lr}
    6228:	00001618 	andeq	r1, r0, r8, lsl r6
    622c:	e2015901 	and	r5, r1, #16384	; 0x4000
    6230:	1b000019 	blne	629c <__RW_SIZE__+0x5d14>
    6234:	000003de 	ldrdeq	r0, [r0], -lr
    6238:	02fb1800 	rscseq	r1, fp, #0, 16
    623c:	648e0000 	strvs	r0, [lr], #0
    6240:	16380800 	ldrtne	r0, [r8], -r0, lsl #16
    6244:	ac010000 	stcge	0, cr0, [r1], {-0}
    6248:	0003071b 	andeq	r0, r3, fp, lsl r7
    624c:	00000000 	andeq	r0, r0, r0
    6250:	0003ba30 	andeq	fp, r3, r0, lsr sl
    6254:	0064be00 	rsbeq	fp, r4, r0, lsl #28
    6258:	00165008 	andseq	r5, r6, r8
    625c:	015a0100 	cmpeq	sl, r0, lsl #2
    6260:	00001a13 	andeq	r1, r0, r3, lsl sl
    6264:	0003c61b 	andeq	ip, r3, fp, lsl r6
    6268:	fb182600 	blx	60fa72 <__RW_SIZE__+0x60f4ea>
    626c:	d6000002 	strle	r0, [r0], -r2
    6270:	70080064 	andvc	r0, r8, r4, rrx
    6274:	01000016 	tsteq	r0, r6, lsl r0
    6278:	03071ba4 	movweq	r1, #31652	; 0x7ba4
    627c:	00260000 	eoreq	r0, r6, r0
    6280:	03d23000 	bicseq	r3, r2, #0
    6284:	65080000 	strvs	r0, [r8, #-0]
    6288:	16880800 	strne	r0, [r8], r0, lsl #16
    628c:	5b010000 	blpl	46294 <__RW_SIZE__+0x45d0c>
    6290:	001a4401 	andseq	r4, sl, r1, lsl #8
    6294:	03de1b00 	bicseq	r1, lr, #0, 22
    6298:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    629c:	000002fb 	strdeq	r0, [r0], -fp
    62a0:	08006520 	stmdaeq	r0, {r5, r8, sl, sp, lr}
    62a4:	000016a8 	andeq	r1, r0, r8, lsr #13
    62a8:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    62ac:	01000003 	tsteq	r0, r3
    62b0:	ba300000 	blt	c062b8 <__RW_SIZE__+0xc05d30>
    62b4:	52000003 	andpl	r0, r0, #3
    62b8:	c0080065 	andgt	r0, r8, r5, rrx
    62bc:	01000016 	tsteq	r0, r6, lsl r0
    62c0:	1a75015c 	bne	1d46838 <__RW_SIZE__+0x1d462b0>
    62c4:	c61f0000 	ldrgt	r0, [pc], -r0
    62c8:	60000003 	andvs	r0, r0, r3
    62cc:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    62d0:	00656a00 	rsbeq	r6, r5, r0, lsl #20
    62d4:	0016e008 	andseq	lr, r6, r8
    62d8:	1fa40100 	svcne	0x00a40100
    62dc:	00000307 	andeq	r0, r0, r7, lsl #6
    62e0:	30000060 	andcc	r0, r0, r0, rrx
    62e4:	000003d2 	ldrdeq	r0, [r0], -r2
    62e8:	0800659c 	stmdaeq	r0, {r2, r3, r4, r7, r8, sl, sp, lr}
    62ec:	000016f8 	strdeq	r1, [r0], -r8
    62f0:	a6015d01 	strge	r5, [r1], -r1, lsl #26
    62f4:	1b00001a 	blne	6364 <__RW_SIZE__+0x5ddc>
    62f8:	000003de 	ldrdeq	r0, [r0], -lr
    62fc:	02fb180f 	rscseq	r1, fp, #983040	; 0xf0000
    6300:	65b40000 	ldrvs	r0, [r4, #0]!
    6304:	17180800 	ldrne	r0, [r8, -r0, lsl #16]
    6308:	ac010000 	stcge	0, cr0, [r1], {-0}
    630c:	0003071b 	andeq	r0, r3, fp, lsl r7
    6310:	00000f00 	andeq	r0, r0, r0, lsl #30
    6314:	0003d230 	andeq	sp, r3, r0, lsr r2
    6318:	0065e600 	rsbeq	lr, r5, r0, lsl #12
    631c:	00173008 	andseq	r3, r7, r8
    6320:	015e0100 	cmpeq	lr, r0, lsl #2
    6324:	00001ad7 	ldrdeq	r1, [r0], -r7
    6328:	0003de1b 	andeq	sp, r3, fp, lsl lr
    632c:	fb181d00 	blx	60d736 <__RW_SIZE__+0x60d1ae>
    6330:	fe000002 	cdp2	0, 0, cr0, cr0, cr2, {0}
    6334:	50080065 	andpl	r0, r8, r5, rrx
    6338:	01000017 	tsteq	r0, r7, lsl r0
    633c:	03071bac 	movweq	r1, #31660	; 0x7bac
    6340:	001d0000 	andseq	r0, sp, r0
    6344:	03d23000 	bicseq	r3, r2, #0
    6348:	66300000 	ldrtvs	r0, [r0], -r0
    634c:	17680800 	strbne	r0, [r8, -r0, lsl #16]!
    6350:	5f010000 	svcpl	0x00010000
    6354:	001b0801 	andseq	r0, fp, r1, lsl #16
    6358:	03de1b00 	bicseq	r1, lr, #0, 22
    635c:	181a0000 	ldmdane	sl, {}	; <UNPREDICTABLE>
    6360:	000002fb 	strdeq	r0, [r0], -fp
    6364:	08006648 	stmdaeq	r0, {r3, r6, r9, sl, sp, lr}
    6368:	00001788 	andeq	r1, r0, r8, lsl #15
    636c:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    6370:	1a000003 	bne	6384 <__RW_SIZE__+0x5dfc>
    6374:	d2300000 	eorsle	r0, r0, #0
    6378:	7a000003 	bvc	638c <__RW_SIZE__+0x5e04>
    637c:	a0080066 	andge	r0, r8, r6, rrx
    6380:	01000017 	tsteq	r0, r7, lsl r0
    6384:	1b390160 	blne	e4690c <__RW_SIZE__+0xe46384>
    6388:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
    638c:	0a000003 	beq	63a0 <__RW_SIZE__+0x5e18>
    6390:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    6394:	00669200 	rsbeq	r9, r6, r0, lsl #4
    6398:	0017c008 	andseq	ip, r7, r8
    639c:	1bac0100 	blne	feb067a4 <MSP_BASE+0xdeb017a4>
    63a0:	00000307 	andeq	r0, r0, r7, lsl #6
    63a4:	3000000a 	andcc	r0, r0, sl
    63a8:	000003d2 	ldrdeq	r0, [r0], -r2
    63ac:	080066c4 	stmdaeq	r0, {r2, r6, r7, r9, sl, sp, lr}
    63b0:	000017d8 	ldrdeq	r1, [r0], -r8
    63b4:	6a016101 	bvs	5e7c0 <__RW_SIZE__+0x5e238>
    63b8:	1b00001b 	blne	642c <__RW_SIZE__+0x5ea4>
    63bc:	000003de 	ldrdeq	r0, [r0], -lr
    63c0:	02fb180d 	rscseq	r1, fp, #851968	; 0xd0000
    63c4:	66dc0000 	ldrbvs	r0, [ip], r0
    63c8:	17f80800 	ldrbne	r0, [r8, r0, lsl #16]!
    63cc:	ac010000 	stcge	0, cr0, [r1], {-0}
    63d0:	0003071b 	andeq	r0, r3, fp, lsl r7
    63d4:	00000d00 	andeq	r0, r0, r0, lsl #26
    63d8:	0003d230 	andeq	sp, r3, r0, lsr r2
    63dc:	00670e00 	rsbeq	r0, r7, r0, lsl #28
    63e0:	00181008 	andseq	r1, r8, r8
    63e4:	01620100 	cmneq	r2, r0, lsl #2
    63e8:	00001b9b 	muleq	r0, fp, fp
    63ec:	0003de1b 	andeq	sp, r3, fp, lsl lr
    63f0:	fb180700 	blx	607ffa <__RW_SIZE__+0x607a72>
    63f4:	26000002 	strcs	r0, [r0], -r2
    63f8:	30080067 	andcc	r0, r8, r7, rrx
    63fc:	01000018 	tsteq	r0, r8, lsl r0
    6400:	03071bac 	movweq	r1, #31660	; 0x7bac
    6404:	00070000 	andeq	r0, r7, r0
    6408:	03d23000 	bicseq	r3, r2, #0
    640c:	67580000 	ldrbvs	r0, [r8, -r0]
    6410:	18480800 	stmdane	r8, {fp}^
    6414:	63010000 	movwvs	r0, #4096	; 0x1000
    6418:	001bcc01 	andseq	ip, fp, r1, lsl #24
    641c:	03de1b00 	bicseq	r1, lr, #0, 22
    6420:	18490000 	stmdane	r9, {}^	; <UNPREDICTABLE>
    6424:	000002fb 	strdeq	r0, [r0], -fp
    6428:	08006770 	stmdaeq	r0, {r4, r5, r6, r8, r9, sl, sp, lr}
    642c:	00001868 	andeq	r1, r0, r8, ror #16
    6430:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    6434:	49000003 	stmdbmi	r0, {r0, r1}
    6438:	d2300000 	eorsle	r0, r0, #0
    643c:	a2000003 	andge	r0, r0, #3
    6440:	80080067 	andhi	r0, r8, r7, rrx
    6444:	01000018 	tsteq	r0, r8, lsl r0
    6448:	1bfd0164 	blne	fff469e0 <MSP_BASE+0xdff419e0>
    644c:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
    6450:	66000003 	strvs	r0, [r0], -r3
    6454:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    6458:	0067ba00 	rsbeq	fp, r7, r0, lsl #20
    645c:	0018a008 	andseq	sl, r8, r8
    6460:	1bac0100 	blne	feb06868 <MSP_BASE+0xdeb01868>
    6464:	00000307 	andeq	r0, r0, r7, lsl #6
    6468:	30000066 	andcc	r0, r0, r6, rrx
    646c:	000003d2 	ldrdeq	r0, [r0], -r2
    6470:	080067ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr}
    6474:	000018b8 			; <UNDEFINED> instruction: 0x000018b8
    6478:	2e016501 	cfsh32cs	mvfx6, mvfx1, #1
    647c:	1b00001c 	blne	64f4 <__RW_SIZE__+0x5f6c>
    6480:	000003de 	ldrdeq	r0, [r0], -lr
    6484:	02fb183b 	rscseq	r1, fp, #3866624	; 0x3b0000
    6488:	68040000 	stmdavs	r4, {}	; <UNPREDICTABLE>
    648c:	18d80800 	ldmne	r8, {fp}^
    6490:	ac010000 	stcge	0, cr0, [r1], {-0}
    6494:	0003071b 	andeq	r0, r3, fp, lsl r7
    6498:	00003b00 	andeq	r3, r0, r0, lsl #22
    649c:	0003d230 	andeq	sp, r3, r0, lsr r2
    64a0:	00683600 	rsbeq	r3, r8, r0, lsl #12
    64a4:	0018f008 	andseq	pc, r8, r8
    64a8:	01660100 	cmneq	r6, r0, lsl #2
    64ac:	00001c5f 	andeq	r1, r0, pc, asr ip
    64b0:	0003de1b 	andeq	sp, r3, fp, lsl lr
    64b4:	fb180700 	blx	6080be <__RW_SIZE__+0x607b36>
    64b8:	4e000002 	cdpmi	0, 0, cr0, cr0, cr2, {0}
    64bc:	10080068 	andne	r0, r8, r8, rrx
    64c0:	01000019 	tsteq	r0, r9, lsl r0
    64c4:	03071bac 	movweq	r1, #31660	; 0x7bac
    64c8:	00070000 	andeq	r0, r7, r0
    64cc:	03d23000 	bicseq	r3, r2, #0
    64d0:	68800000 	stmvs	r0, {}	; <UNPREDICTABLE>
    64d4:	19280800 	stmdbne	r8!, {fp}
    64d8:	67010000 	strvs	r0, [r1, -r0]
    64dc:	001c9001 	andseq	r9, ip, r1
    64e0:	03de1b00 	bicseq	r1, lr, #0, 22
    64e4:	18110000 	ldmdane	r1, {}	; <UNPREDICTABLE>
    64e8:	000002fb 	strdeq	r0, [r0], -fp
    64ec:	08006898 	stmdaeq	r0, {r3, r4, r7, fp, sp, lr}
    64f0:	00001948 	andeq	r1, r0, r8, asr #18
    64f4:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    64f8:	11000003 	tstne	r0, r3
    64fc:	d2300000 	eorsle	r0, r0, #0
    6500:	ca000003 	bgt	6514 <__RW_SIZE__+0x5f8c>
    6504:	60080068 	andvs	r0, r8, r8, rrx
    6508:	01000019 	tsteq	r0, r9, lsl r0
    650c:	1cc10168 	stfnee	f0, [r1], {104}	; 0x68
    6510:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
    6514:	01000003 	tsteq	r0, r3
    6518:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    651c:	0068e200 	rsbeq	lr, r8, r0, lsl #4
    6520:	00198008 	andseq	r8, r9, r8
    6524:	1bac0100 	blne	feb0692c <MSP_BASE+0xdeb0192c>
    6528:	00000307 	andeq	r0, r0, r7, lsl #6
    652c:	30000001 	andcc	r0, r0, r1
    6530:	000003d2 	ldrdeq	r0, [r0], -r2
    6534:	08006914 	stmdaeq	r0, {r2, r4, r8, fp, sp, lr}
    6538:	00001998 	muleq	r0, r8, r9
    653c:	f2016901 	vmla.i8	d6, d1, d1
    6540:	1b00001c 	blne	65b8 <__RW_SIZE__+0x6030>
    6544:	000003de 	ldrdeq	r0, [r0], -lr
    6548:	02fb1809 	rscseq	r1, fp, #589824	; 0x90000
    654c:	692c0000 	stmdbvs	ip!, {}	; <UNPREDICTABLE>
    6550:	19b80800 	ldmibne	r8!, {fp}
    6554:	ac010000 	stcge	0, cr0, [r1], {-0}
    6558:	0003071b 	andeq	r0, r3, fp, lsl r7
    655c:	00000900 	andeq	r0, r0, r0, lsl #18
    6560:	0003d230 	andeq	sp, r3, r0, lsr r2
    6564:	00695e00 	rsbeq	r5, r9, r0, lsl #28
    6568:	0019d008 	andseq	sp, r9, r8
    656c:	016a0100 	cmneq	sl, r0, lsl #2
    6570:	00001d23 	andeq	r1, r0, r3, lsr #26
    6574:	0003de1b 	andeq	sp, r3, fp, lsl lr
    6578:	fb180500 	blx	607982 <__RW_SIZE__+0x6073fa>
    657c:	76000002 	strvc	r0, [r0], -r2
    6580:	f0080069 			; <UNDEFINED> instruction: 0xf0080069
    6584:	01000019 	tsteq	r0, r9, lsl r0
    6588:	03071bac 	movweq	r1, #31660	; 0x7bac
    658c:	00050000 	andeq	r0, r5, r0
    6590:	03d23000 	bicseq	r3, r2, #0
    6594:	69a80000 	stmibvs	r8!, {}	; <UNPREDICTABLE>
    6598:	1a080800 	bne	2085a0 <__RW_SIZE__+0x208018>
    659c:	6b010000 	blvs	465a4 <__RW_SIZE__+0x4601c>
    65a0:	001d5401 	andseq	r5, sp, r1, lsl #8
    65a4:	03de1b00 	bicseq	r1, lr, #0, 22
    65a8:	18040000 	stmdane	r4, {}	; <UNPREDICTABLE>
    65ac:	000002fb 	strdeq	r0, [r0], -fp
    65b0:	080069c0 	stmdaeq	r0, {r6, r7, r8, fp, sp, lr}
    65b4:	00001a28 	andeq	r1, r0, r8, lsr #20
    65b8:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    65bc:	04000003 	streq	r0, [r0], #-3
    65c0:	ba300000 	blt	c065c8 <__RW_SIZE__+0xc06040>
    65c4:	f2000003 	vhadd.s8	d0, d0, d3
    65c8:	40080069 	andmi	r0, r8, r9, rrx
    65cc:	0100001a 	tsteq	r0, sl, lsl r0
    65d0:	1d85016c 	stfnes	f0, [r5, #432]	; 0x1b0
    65d4:	c61f0000 	ldrgt	r0, [pc], -r0
    65d8:	61000003 	tstvs	r0, r3
    65dc:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    65e0:	006a0a00 	rsbeq	r0, sl, r0, lsl #20
    65e4:	001a6008 	andseq	r6, sl, r8
    65e8:	1fa40100 	svcne	0x00a40100
    65ec:	00000307 	andeq	r0, r0, r7, lsl #6
    65f0:	30000061 	andcc	r0, r0, r1, rrx
    65f4:	000003d2 	ldrdeq	r0, [r0], -r2
    65f8:	08006a42 	stmdaeq	r0, {r1, r6, r9, fp, sp, lr}
    65fc:	00001a78 	andeq	r1, r0, r8, ror sl
    6600:	b6016d01 	strlt	r6, [r1], -r1, lsl #26
    6604:	1b00001d 	blne	6680 <__RW_SIZE__+0x60f8>
    6608:	000003de 	ldrdeq	r0, [r0], -lr
    660c:	02fb1800 	rscseq	r1, fp, #0, 16
    6610:	6a5a0000 	bvs	1686618 <__RW_SIZE__+0x1686090>
    6614:	1a980800 	bne	fe60861c <MSP_BASE+0xde60361c>
    6618:	ac010000 	stcge	0, cr0, [r1], {-0}
    661c:	0003071b 	andeq	r0, r3, fp, lsl r7
    6620:	00000000 	andeq	r0, r0, r0
    6624:	0003d230 	andeq	sp, r3, r0, lsr r2
    6628:	006a8a00 	rsbeq	r8, sl, r0, lsl #20
    662c:	001ab008 	andseq	fp, sl, r8
    6630:	016e0100 	cmneq	lr, r0, lsl #2
    6634:	00001de7 	andeq	r1, r0, r7, ror #27
    6638:	0003de1b 	andeq	sp, r3, fp, lsl lr
    663c:	fb181800 	blx	60c646 <__RW_SIZE__+0x60c0be>
    6640:	a2000002 	andge	r0, r0, #2
    6644:	d008006a 	andle	r0, r8, sl, rrx
    6648:	0100001a 	tsteq	r0, sl, lsl r0
    664c:	03071bac 	movweq	r1, #31660	; 0x7bac
    6650:	00180000 	andseq	r0, r8, r0
    6654:	03d23000 	bicseq	r3, r2, #0
    6658:	6ad40000 	bvs	ff506660 <MSP_BASE+0xdf501660>
    665c:	1ae80800 	bne	ffa08664 <MSP_BASE+0xdfa03664>
    6660:	6f010000 	svcvs	0x00010000
    6664:	001e1801 	andseq	r1, lr, r1, lsl #16
    6668:	03de1b00 	bicseq	r1, lr, #0, 22
    666c:	181d0000 	ldmdane	sp, {}	; <UNPREDICTABLE>
    6670:	000002fb 	strdeq	r0, [r0], -fp
    6674:	08006aec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, fp, sp, lr}
    6678:	00001b08 	andeq	r1, r0, r8, lsl #22
    667c:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    6680:	1d000003 	stcne	0, cr0, [r0, #-12]
    6684:	d2300000 	eorsle	r0, r0, #0
    6688:	1e000003 	cdpne	0, 0, cr0, cr0, cr3, {0}
    668c:	2008006b 	andcs	r0, r8, fp, rrx
    6690:	0100001b 	tsteq	r0, fp, lsl r0
    6694:	1e490170 	mcrne	1, 2, r0, cr9, cr0, {3}
    6698:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
    669c:	02000003 	andeq	r0, r0, #3
    66a0:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    66a4:	006b3600 	rsbeq	r3, fp, r0, lsl #12
    66a8:	001b4008 	andseq	r4, fp, r8
    66ac:	1bac0100 	blne	feb06ab4 <MSP_BASE+0xdeb01ab4>
    66b0:	00000307 	andeq	r0, r0, r7, lsl #6
    66b4:	30000002 	andcc	r0, r0, r2
    66b8:	000003d2 	ldrdeq	r0, [r0], -r2
    66bc:	08006b68 	stmdaeq	r0, {r3, r5, r6, r8, r9, fp, sp, lr}
    66c0:	00001b58 	andeq	r1, r0, r8, asr fp
    66c4:	7a017101 	bvc	62ad0 <__RW_SIZE__+0x62548>
    66c8:	1b00001e 	blne	6748 <__RW_SIZE__+0x61c0>
    66cc:	000003de 	ldrdeq	r0, [r0], -lr
    66d0:	02fb180f 	rscseq	r1, fp, #983040	; 0xf0000
    66d4:	6b800000 	blvs	fe0066dc <MSP_BASE+0xde0016dc>
    66d8:	1b780800 	blne	1e086e0 <__RW_SIZE__+0x1e08158>
    66dc:	ac010000 	stcge	0, cr0, [r1], {-0}
    66e0:	0003071b 	andeq	r0, r3, fp, lsl r7
    66e4:	00000f00 	andeq	r0, r0, r0, lsl #30
    66e8:	0003d230 	andeq	sp, r3, r0, lsr r2
    66ec:	006bb200 	rsbeq	fp, fp, r0, lsl #4
    66f0:	001b9008 	andseq	r9, fp, r8
    66f4:	01720100 	cmneq	r2, r0, lsl #2
    66f8:	00001eab 	andeq	r1, r0, fp, lsr #29
    66fc:	0003de1b 	andeq	sp, r3, fp, lsl lr
    6700:	fb180400 	blx	60770a <__RW_SIZE__+0x607182>
    6704:	ca000002 	bgt	6714 <__RW_SIZE__+0x618c>
    6708:	b008006b 	andlt	r0, r8, fp, rrx
    670c:	0100001b 	tsteq	r0, fp, lsl r0
    6710:	03071bac 	movweq	r1, #31660	; 0x7bac
    6714:	00040000 	andeq	r0, r4, r0
    6718:	03d23000 	bicseq	r3, r2, #0
    671c:	6bfc0000 	blvs	fff06724 <MSP_BASE+0xdff01724>
    6720:	1bc80800 	blne	ff208728 <MSP_BASE+0xdf203728>
    6724:	73010000 	movwvc	r0, #4096	; 0x1000
    6728:	001edc01 	andseq	sp, lr, r1, lsl #24
    672c:	03de1b00 	bicseq	r1, lr, #0, 22
    6730:	18360000 	ldmdane	r6!, {}	; <UNPREDICTABLE>
    6734:	000002fb 	strdeq	r0, [r0], -fp
    6738:	08006c14 	stmdaeq	r0, {r2, r4, sl, fp, sp, lr}
    673c:	00001be8 	andeq	r1, r0, r8, ror #23
    6740:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    6744:	36000003 	strcc	r0, [r0], -r3
    6748:	d2300000 	eorsle	r0, r0, #0
    674c:	46000003 	strmi	r0, [r0], -r3
    6750:	0008006c 	andeq	r0, r8, ip, rrx
    6754:	0100001c 	tsteq	r0, ip, lsl r0
    6758:	1f0d0174 	svcne	0x000d0174
    675c:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
    6760:	13000003 	movwne	r0, #3
    6764:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    6768:	006c5e00 	rsbeq	r5, ip, r0, lsl #28
    676c:	001c2008 	andseq	r2, ip, r8
    6770:	1bac0100 	blne	feb06b78 <MSP_BASE+0xdeb01b78>
    6774:	00000307 	andeq	r0, r0, r7, lsl #6
    6778:	30000013 	andcc	r0, r0, r3, lsl r0
    677c:	000003d2 	ldrdeq	r0, [r0], -r2
    6780:	08006c90 	stmdaeq	r0, {r4, r7, sl, fp, sp, lr}
    6784:	00001c38 	andeq	r1, r0, r8, lsr ip
    6788:	3e017501 	cfsh32cc	mvfx7, mvfx1, #1
    678c:	1b00001f 	blne	6810 <__RW_SIZE__+0x6288>
    6790:	000003de 	ldrdeq	r0, [r0], -lr
    6794:	02fb184c 	rscseq	r1, fp, #76, 16	; 0x4c0000
    6798:	6ca80000 	stcvs	0, cr0, [r8]
    679c:	1c580800 	mrrcne	8, 0, r0, r8, cr0
    67a0:	ac010000 	stcge	0, cr0, [r1], {-0}
    67a4:	0003071b 	andeq	r0, r3, fp, lsl r7
    67a8:	00004c00 	andeq	r4, r0, r0, lsl #24
    67ac:	0003d230 	andeq	sp, r3, r0, lsr r2
    67b0:	006cda00 	rsbeq	sp, ip, r0, lsl #20
    67b4:	001c7008 	andseq	r7, ip, r8
    67b8:	01760100 	cmneq	r6, r0, lsl #2
    67bc:	00001f6f 	andeq	r1, r0, pc, ror #30
    67c0:	0003de1b 	andeq	sp, r3, fp, lsl lr
    67c4:	fb180700 	blx	6083ce <__RW_SIZE__+0x607e46>
    67c8:	f2000002 	vhadd.s8	d0, d0, d2
    67cc:	9008006c 	andls	r0, r8, ip, rrx
    67d0:	0100001c 	tsteq	r0, ip, lsl r0
    67d4:	03071bac 	movweq	r1, #31660	; 0x7bac
    67d8:	00070000 	andeq	r0, r7, r0
    67dc:	03d23000 	bicseq	r3, r2, #0
    67e0:	6d240000 	stcvs	0, cr0, [r4, #-0]
    67e4:	1ca80800 	stcne	8, cr0, [r8]
    67e8:	77010000 	strvc	r0, [r1, -r0]
    67ec:	001fa001 	andseq	sl, pc, r1
    67f0:	03de1b00 	bicseq	r1, lr, #0, 22
    67f4:	18130000 	ldmdane	r3, {}	; <UNPREDICTABLE>
    67f8:	000002fb 	strdeq	r0, [r0], -fp
    67fc:	08006d3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, fp, sp, lr}
    6800:	00001cc8 	andeq	r1, r0, r8, asr #25
    6804:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    6808:	13000003 	movwne	r0, #3
    680c:	d2300000 	eorsle	r0, r0, #0
    6810:	6e000003 	cdpvs	0, 0, cr0, cr0, cr3, {0}
    6814:	e008006d 	and	r0, r8, sp, rrx
    6818:	0100001c 	tsteq	r0, ip, lsl r0
    681c:	1fd10178 	svcne	0x00d10178
    6820:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
    6824:	0f000003 	svceq	0x00000003
    6828:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    682c:	006d8600 	rsbeq	r8, sp, r0, lsl #12
    6830:	001d0008 	andseq	r0, sp, r8
    6834:	1bac0100 	blne	feb06c3c <MSP_BASE+0xdeb01c3c>
    6838:	00000307 	andeq	r0, r0, r7, lsl #6
    683c:	3000000f 	andcc	r0, r0, pc
    6840:	000003d2 	ldrdeq	r0, [r0], -r2
    6844:	08006db8 	stmdaeq	r0, {r3, r4, r5, r7, r8, sl, fp, sp, lr}
    6848:	00001d18 	andeq	r1, r0, r8, lsl sp
    684c:	02017901 	andeq	r7, r1, #16384	; 0x4000
    6850:	1b000020 	blne	68d8 <__RW_SIZE__+0x6350>
    6854:	000003de 	ldrdeq	r0, [r0], -lr
    6858:	02fb182e 	rscseq	r1, fp, #3014656	; 0x2e0000
    685c:	6dd00000 	ldclvs	0, cr0, [r0]
    6860:	1d380800 	ldcne	8, cr0, [r8, #-0]
    6864:	ac010000 	stcge	0, cr0, [r1], {-0}
    6868:	0003071b 	andeq	r0, r3, fp, lsl r7
    686c:	00002e00 	andeq	r2, r0, r0, lsl #28
    6870:	0003d230 	andeq	sp, r3, r0, lsr r2
    6874:	006e0200 	rsbeq	r0, lr, r0, lsl #4
    6878:	001d5008 	andseq	r5, sp, r8
    687c:	017a0100 	cmneq	sl, r0, lsl #2
    6880:	00002033 	andeq	r2, r0, r3, lsr r0
    6884:	0003de1b 	andeq	sp, r3, fp, lsl lr
    6888:	fb182f00 	blx	612492 <__RW_SIZE__+0x611f0a>
    688c:	1a000002 	bne	689c <__RW_SIZE__+0x6314>
    6890:	7008006e 	andvc	r0, r8, lr, rrx
    6894:	0100001d 	tsteq	r0, sp, lsl r0
    6898:	03071bac 	movweq	r1, #31660	; 0x7bac
    689c:	002f0000 	eoreq	r0, pc, r0
    68a0:	03d23000 	bicseq	r3, r2, #0
    68a4:	6e4c0000 	cdpvs	0, 4, cr0, cr12, cr0, {0}
    68a8:	1d880800 	stcne	8, cr0, [r8]
    68ac:	7b010000 	blvc	468b4 <__RW_SIZE__+0x4632c>
    68b0:	00206401 	eoreq	r6, r0, r1, lsl #8
    68b4:	03de1b00 	bicseq	r1, lr, #0, 22
    68b8:	18050000 	stmdane	r5, {}	; <UNPREDICTABLE>
    68bc:	000002fb 	strdeq	r0, [r0], -fp
    68c0:	08006e64 	stmdaeq	r0, {r2, r5, r6, r9, sl, fp, sp, lr}
    68c4:	00001da8 	andeq	r1, r0, r8, lsr #27
    68c8:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    68cc:	05000003 	streq	r0, [r0, #-3]
    68d0:	ba300000 	blt	c068d8 <__RW_SIZE__+0xc06350>
    68d4:	96000003 	strls	r0, [r0], -r3
    68d8:	c008006e 	andgt	r0, r8, lr, rrx
    68dc:	0100001d 	tsteq	r0, sp, lsl r0
    68e0:	2095017c 	addscs	r0, r5, ip, ror r1
    68e4:	c61b0000 	ldrgt	r0, [fp], -r0
    68e8:	2b000003 	blcs	68fc <__RW_SIZE__+0x6374>
    68ec:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    68f0:	006eae00 	rsbeq	sl, lr, r0, lsl #28
    68f4:	001de008 	andseq	lr, sp, r8
    68f8:	1ba40100 	blne	fe906d00 <MSP_BASE+0xde901d00>
    68fc:	00000307 	andeq	r0, r0, r7, lsl #6
    6900:	3000002b 	andcc	r0, r0, fp, lsr #32
    6904:	000003d2 	ldrdeq	r0, [r0], -r2
    6908:	08006ee6 	stmdaeq	r0, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr}
    690c:	00001df8 	strdeq	r1, [r0], -r8
    6910:	c6017d01 	strgt	r7, [r1], -r1, lsl #26
    6914:	1b000020 	blne	699c <__RW_SIZE__+0x6414>
    6918:	000003de 	ldrdeq	r0, [r0], -lr
    691c:	02fb1800 	rscseq	r1, fp, #0, 16
    6920:	6efe0000 	cdpvs	0, 15, cr0, cr14, cr0, {0}
    6924:	1e180800 	cdpne	8, 1, cr0, cr8, cr0, {0}
    6928:	ac010000 	stcge	0, cr0, [r1], {-0}
    692c:	0003071b 	andeq	r0, r3, fp, lsl r7
    6930:	00000000 	andeq	r0, r0, r0
    6934:	0003d230 	andeq	sp, r3, r0, lsr r2
    6938:	006f3400 	rsbeq	r3, pc, r0, lsl #8
    693c:	001e3008 	andseq	r3, lr, r8
    6940:	017e0100 	cmneq	lr, r0, lsl #2
    6944:	000020f7 	strdeq	r2, [r0], -r7
    6948:	0003de1b 	andeq	sp, r3, fp, lsl lr
    694c:	fb180000 	blx	606956 <__RW_SIZE__+0x6063ce>
    6950:	4c000002 	stcmi	0, cr0, [r0], {2}
    6954:	5008006f 	andpl	r0, r8, pc, rrx
    6958:	0100001e 	tsteq	r0, lr, lsl r0
    695c:	03071bac 	movweq	r1, #31660	; 0x7bac
    6960:	00000000 	andeq	r0, r0, r0
    6964:	03d23000 	bicseq	r3, r2, #0
    6968:	6f7c0000 	svcvs	0x007c0000
    696c:	1e680800 	cdpne	8, 6, cr0, cr8, cr0, {0}
    6970:	7f010000 	svcvc	0x00010000
    6974:	00212801 	eoreq	r2, r1, r1, lsl #16
    6978:	03de1b00 	bicseq	r1, lr, #0, 22
    697c:	18010000 	stmdane	r1, {}	; <UNPREDICTABLE>
    6980:	000002fb 	strdeq	r0, [r0], -fp
    6984:	08006f94 	stmdaeq	r0, {r2, r4, r7, r8, r9, sl, fp, sp, lr}
    6988:	00001e88 	andeq	r1, r0, r8, lsl #29
    698c:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    6990:	01000003 	tsteq	r0, r3
    6994:	d2300000 	eorsle	r0, r0, #0
    6998:	c6000003 	strgt	r0, [r0], -r3
    699c:	a008006f 	andge	r0, r8, pc, rrx
    69a0:	0100001e 	tsteq	r0, lr, lsl r0
    69a4:	21590180 	cmpcs	r9, r0, lsl #3
    69a8:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
    69ac:	3f000003 	svccc	0x00000003
    69b0:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    69b4:	006fde00 	rsbeq	sp, pc, r0, lsl #28
    69b8:	001ec008 	andseq	ip, lr, r8
    69bc:	1bac0100 	blne	feb06dc4 <MSP_BASE+0xdeb01dc4>
    69c0:	00000307 	andeq	r0, r0, r7, lsl #6
    69c4:	3000003f 	andcc	r0, r0, pc, lsr r0
    69c8:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    69cc:	08007010 	stmdaeq	r0, {r4, ip, sp, lr}
    69d0:	00001ed8 	ldrdeq	r1, [r0], -r8
    69d4:	8a018101 	bhi	66de0 <__RW_SIZE__+0x66858>
    69d8:	1b000021 	blne	6a64 <__RW_SIZE__+0x64dc>
    69dc:	000003c6 	andeq	r0, r0, r6, asr #7
    69e0:	02fb182a 	rscseq	r1, fp, #2752512	; 0x2a0000
    69e4:	70280000 	eorvc	r0, r8, r0
    69e8:	1ef80800 	cdpne	8, 15, cr0, cr8, cr0, {0}
    69ec:	a4010000 	strge	r0, [r1], #-0
    69f0:	0003071b 	andeq	r0, r3, fp, lsl r7
    69f4:	00002a00 	andeq	r2, r0, r0, lsl #20
    69f8:	0003d230 	andeq	sp, r3, r0, lsr r2
    69fc:	00706000 	rsbseq	r6, r0, r0
    6a00:	001f1008 	andseq	r1, pc, r8
    6a04:	01820100 	orreq	r0, r2, r0, lsl #2
    6a08:	000021bb 			; <UNDEFINED> instruction: 0x000021bb
    6a0c:	0003de1b 	andeq	sp, r3, fp, lsl lr
    6a10:	fb180000 	blx	606a1a <__RW_SIZE__+0x606492>
    6a14:	78000002 	stmdavc	r0, {r1}
    6a18:	30080070 	andcc	r0, r8, r0, ror r0
    6a1c:	0100001f 	tsteq	r0, pc, lsl r0
    6a20:	03071bac 	movweq	r1, #31660	; 0x7bac
    6a24:	00000000 	andeq	r0, r0, r0
    6a28:	03d23000 	bicseq	r3, r2, #0
    6a2c:	70ae0000 	adcvc	r0, lr, r0
    6a30:	1f480800 	svcne	0x00480800
    6a34:	83010000 	movwhi	r0, #4096	; 0x1000
    6a38:	0021ec01 	eoreq	lr, r1, r1, lsl #24
    6a3c:	03de1b00 	bicseq	r1, lr, #0, 22
    6a40:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    6a44:	000002fb 	strdeq	r0, [r0], -fp
    6a48:	080070c6 	stmdaeq	r0, {r1, r2, r6, r7, ip, sp, lr}
    6a4c:	00001f68 	andeq	r1, r0, r8, ror #30
    6a50:	071bac01 	ldreq	sl, [fp, -r1, lsl #24]
    6a54:	00000003 	andeq	r0, r0, r3
    6a58:	d2300000 	eorsle	r0, r0, #0
    6a5c:	fc000003 	stc2	0, cr0, [r0], {3}
    6a60:	80080070 	andhi	r0, r8, r0, ror r0
    6a64:	0100001f 	tsteq	r0, pc, lsl r0
    6a68:	221d0184 	andscs	r0, sp, #132, 2	; 0x21
    6a6c:	de1b0000 	cdple	0, 1, cr0, cr11, cr0, {0}
    6a70:	00000003 	andeq	r0, r0, r3
    6a74:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    6a78:	00711400 	rsbseq	r1, r1, r0, lsl #8
    6a7c:	001fa008 	andseq	sl, pc, r8
    6a80:	1bac0100 	blne	feb06e88 <MSP_BASE+0xdeb01e88>
    6a84:	00000307 	andeq	r0, r0, r7, lsl #6
    6a88:	30000000 	andcc	r0, r0, r0
    6a8c:	000003d2 	ldrdeq	r0, [r0], -r2
    6a90:	08007144 	stmdaeq	r0, {r2, r6, r8, ip, sp, lr}
    6a94:	00001fb8 			; <UNDEFINED> instruction: 0x00001fb8
    6a98:	4e018501 	cfsh32mi	mvfx8, mvfx1, #1
    6a9c:	1f000022 	svcne	0x00000022
    6aa0:	000003de 	ldrdeq	r0, [r0], -lr
    6aa4:	02fb186f 	rscseq	r1, fp, #7274496	; 0x6f0000
    6aa8:	715c0000 	cmpvc	ip, r0
    6aac:	1fd80800 	svcne	0x00d80800
    6ab0:	ac010000 	stcge	0, cr0, [r1], {-0}
    6ab4:	0003071f 	andeq	r0, r3, pc, lsl r7
    6ab8:	00006f00 	andeq	r6, r0, r0, lsl #30
    6abc:	0003ba30 	andeq	fp, r3, r0, lsr sl
    6ac0:	00718e00 	rsbseq	r8, r1, r0, lsl #28
    6ac4:	001ff008 	andseq	pc, pc, r8
    6ac8:	01860100 	orreq	r0, r6, r0, lsl #2
    6acc:	0000227f 	andeq	r2, r0, pc, ror r2
    6ad0:	0003c61b 	andeq	ip, r3, fp, lsl r6
    6ad4:	fb181100 	blx	60aede <__RW_SIZE__+0x60a956>
    6ad8:	a6000002 	strge	r0, [r0], -r2
    6adc:	10080071 	andne	r0, r8, r1, ror r0
    6ae0:	01000020 	tsteq	r0, r0, lsr #32
    6ae4:	03071ba4 	movweq	r1, #31652	; 0x7ba4
    6ae8:	00110000 	andseq	r0, r1, r0
    6aec:	03133000 	tsteq	r3, #0
    6af0:	71d60000 	bicsvc	r0, r6, r0
    6af4:	20280800 	eorcs	r0, r8, r0, lsl #16
    6af8:	87010000 	strhi	r0, [r1, -r0]
    6afc:	0022a801 	eoreq	sl, r2, r1, lsl #16
    6b00:	031f1b00 	tsteq	pc, #0, 22
    6b04:	1c780000 	ldclne	0, cr0, [r8], #-0
    6b08:	00002028 	andeq	r2, r0, r8, lsr #32
    6b0c:	0003291d 	andeq	r2, r3, sp, lsl r9
    6b10:	58910200 	ldmpl	r1, {r9}
    6b14:	ba300000 	blt	c06b1c <__RW_SIZE__+0xc06594>
    6b18:	f8000003 			; <UNDEFINED> instruction: 0xf8000003
    6b1c:	40080071 	andmi	r0, r8, r1, ror r0
    6b20:	01000020 	tsteq	r0, r0, lsr #32
    6b24:	22d90189 	sbcscs	r0, r9, #1073741858	; 0x40000022
    6b28:	c61b0000 	ldrgt	r0, [fp], -r0
    6b2c:	29000003 	stmdbcs	r0, {r0, r1}
    6b30:	0002fb18 	andeq	pc, r2, r8, lsl fp	; <UNPREDICTABLE>
    6b34:	00721200 	rsbseq	r1, r2, r0, lsl #4
    6b38:	00206008 	eoreq	r6, r0, r8
    6b3c:	1ba40100 	blne	fe906f44 <MSP_BASE+0xde901f44>
    6b40:	00000307 	andeq	r0, r0, r7, lsl #6
    6b44:	30000029 	andcc	r0, r0, r9, lsr #32
    6b48:	0000038b 	andeq	r0, r0, fp, lsl #7
    6b4c:	0800724c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp, lr}
    6b50:	00002080 	andeq	r2, r0, r0, lsl #1
    6b54:	6e018b01 	vmlavs.f64	d8, d1, d1
    6b58:	1b000023 	blne	6bec <__RW_SIZE__+0x6664>
    6b5c:	00000397 	muleq	r0, r7, r3
    6b60:	03381803 	teqeq	r8, #196608	; 0x30000
    6b64:	727a0000 	rsbsvc	r0, sl, #0
    6b68:	20a80800 	adccs	r0, r8, r0, lsl #16
    6b6c:	cb010000 	blgt	46b74 <__RW_SIZE__+0x465ec>
    6b70:	00034f1b 	andeq	r4, r3, fp, lsl pc
    6b74:	441ba800 	ldrmi	sl, [fp], #-2048	; 0xfffff800
    6b78:	36000003 	strcc	r0, [r0], -r3
    6b7c:	0003ba17 	andeq	fp, r3, r7, lsl sl
    6b80:	00727a00 	rsbseq	r7, r2, r0, lsl #20
    6b84:	0020c008 	eoreq	ip, r0, r8
    6b88:	3e780100 	rpwcce	f0, f0, f0
    6b8c:	1b000023 	blne	6c20 <__RW_SIZE__+0x6698>
    6b90:	000003c6 	andeq	r0, r0, r6, asr #7
    6b94:	02fb1836 	rscseq	r1, fp, #3538944	; 0x360000
    6b98:	728c0000 	addvc	r0, ip, #0
    6b9c:	20d80800 	sbcscs	r0, r8, r0, lsl #16
    6ba0:	a4010000 	strge	r0, [r1], #-0
    6ba4:	0003071b 	andeq	r0, r3, fp, lsl r7
    6ba8:	00003600 	andeq	r3, r0, r0, lsl #12
    6bac:	0003d218 	andeq	sp, r3, r8, lsl r2
    6bb0:	0072be00 	rsbseq	fp, r2, r0, lsl #28
    6bb4:	0020f008 	eoreq	pc, r0, r8
    6bb8:	1f790100 	svcne	0x00790100
    6bbc:	000003de 	ldrdeq	r0, [r0], -lr
    6bc0:	fb187fa8 	blx	626a6a <__RW_SIZE__+0x6264e2>
    6bc4:	d6000002 	strle	r0, [r0], -r2
    6bc8:	10080072 	andne	r0, r8, r2, ror r0
    6bcc:	01000021 	tsteq	r0, r1, lsr #32
    6bd0:	03071fac 	movweq	r1, #32684	; 0x7fac
    6bd4:	7fa80000 	svcvc	0x00a80000
    6bd8:	00000000 	andeq	r0, r0, r0
    6bdc:	00036330 	andeq	r6, r3, r0, lsr r3
    6be0:	00730600 	rsbseq	r0, r3, r0, lsl #12
    6be4:	00212808 	eoreq	r2, r1, r8, lsl #16
    6be8:	018d0100 	orreq	r0, sp, r0, lsl #2
    6bec:	00002393 	muleq	r0, r3, r3
    6bf0:	0073122a 	rsbseq	r1, r3, sl, lsr #4
    6bf4:	000ee408 	andeq	lr, lr, r8, lsl #8
    6bf8:	50012700 	andpl	r2, r1, r0, lsl #14
    6bfc:	00007402 	andeq	r7, r0, r2, lsl #8
    6c00:	03133300 	tsteq	r3, #0, 6
    6c04:	73120000 	tstvc	r2, #0
    6c08:	001c0800 	andseq	r0, ip, r0, lsl #16
    6c0c:	8e010000 	cdphi	0, 0, cr0, cr1, cr0, {0}
    6c10:	031f3401 	tsteq	pc, #16777216	; 0x1000000
    6c14:	012c0000 	teqeq	ip, r0
    6c18:	00731235 	rsbseq	r1, r3, r5, lsr r2
    6c1c:	00001c08 	andeq	r1, r0, r8, lsl #24
    6c20:	03291d00 	teqeq	r9, #0, 26
    6c24:	91020000 	mrsls	r0, (UNDEF: 2)
    6c28:	0000005c 	andeq	r0, r0, ip, asr r0
    6c2c:	0003872b 	andeq	r8, r3, fp, lsr #14
    6c30:	01930100 	orrseq	r0, r3, r0, lsl #2
    6c34:	08007344 	stmdaeq	r0, {r2, r6, r8, r9, ip, sp, lr}
    6c38:	000003c0 	andeq	r0, r0, r0, asr #7
    6c3c:	26e29c01 	strbtcs	r9, [r2], r1, lsl #24
    6c40:	782c0000 	stmdavc	ip!, {}	; <UNPREDICTABLE>
    6c44:	01930100 	orrseq	r0, r3, r0, lsl #2
    6c48:	00000045 	andeq	r0, r0, r5, asr #32
    6c4c:	000020d9 	ldrdeq	r2, [r0], -r9
    6c50:	0100792c 	tsteq	r0, ip, lsr #18
    6c54:	00450193 	umaaleq	r0, r5, r3, r1
    6c58:	20fa0000 	rscscs	r0, sl, r0
    6c5c:	e9360000 	ldmdb	r6!, {}	; <UNPREDICTABLE>
    6c60:	01000008 	tsteq	r0, r8
    6c64:	00450193 	umaaleq	r0, r5, r3, r1
    6c68:	211b0000 	tstcs	fp, r0
    6c6c:	6c300000 	ldcvs	0, cr0, [r0], #-0
    6c70:	46000003 	strmi	r0, [r0], -r3
    6c74:	40080073 	andmi	r0, r8, r3, ror r0
    6c78:	01000021 	tsteq	r0, r1, lsr #32
    6c7c:	26950195 			; <UNDEFINED> instruction: 0x26950195
    6c80:	81160000 	tsthi	r6, r0
    6c84:	3c000003 	stccc	0, cr0, [r0], {3}
    6c88:	16000021 	strne	r0, [r0], -r1, lsr #32
    6c8c:	00000378 	andeq	r0, r0, r8, ror r3
    6c90:	0000214f 	andeq	r2, r0, pc, asr #2
    6c94:	0008c018 	andeq	ip, r8, r8, lsl r0
    6c98:	00734600 	rsbseq	r4, r3, r0, lsl #12
    6c9c:	00214008 	eoreq	r4, r1, r8
    6ca0:	16ef0100 	strbtne	r0, [pc], r0, lsl #2
    6ca4:	000008ea 	andeq	r0, r0, sl, ror #17
    6ca8:	0000213c 	andeq	r2, r0, ip, lsr r1
    6cac:	0008e016 	andeq	lr, r8, r6, lsl r0
    6cb0:	00214f00 	eoreq	r4, r1, r0, lsl #30
    6cb4:	08d61600 	ldmeq	r6, {r9, sl, ip}^
    6cb8:	213c0000 	teqcs	ip, r0
    6cbc:	cc160000 	ldcgt	0, cr0, [r6], {-0}
    6cc0:	4f000008 	svcmi	0x00000008
    6cc4:	17000021 	strne	r0, [r0, -r1, lsr #32]
    6cc8:	000003ba 			; <UNDEFINED> instruction: 0x000003ba
    6ccc:	08007346 	stmdaeq	r0, {r1, r2, r6, r8, r9, ip, sp, lr}
    6cd0:	00002158 	andeq	r2, r0, r8, asr r1
    6cd4:	248bde01 	strcs	sp, [fp], #3585	; 0xe01
    6cd8:	c6160000 	ldrgt	r0, [r6], -r0
    6cdc:	62000003 	andvs	r0, r0, #3
    6ce0:	18000021 	stmdane	r0, {r0, r5}
    6ce4:	000002fb 	strdeq	r0, [r0], -fp
    6ce8:	0800736a 	stmdaeq	r0, {r1, r3, r5, r6, r8, r9, ip, sp, lr}
    6cec:	00002188 	andeq	r2, r0, r8, lsl #3
    6cf0:	0719a401 	ldreq	sl, [r9, -r1, lsl #8]
    6cf4:	00000003 	andeq	r0, r0, r3
    6cf8:	03d21700 	bicseq	r1, r2, #0, 14
    6cfc:	73a40000 			; <UNDEFINED> instruction: 0x73a40000
    6d00:	21a00800 	lslcs	r0, r0, #16
    6d04:	df010000 	svcle	0x00010000
    6d08:	000024c1 	andeq	r2, r0, r1, asr #9
    6d0c:	0003de16 	andeq	sp, r3, r6, lsl lr
    6d10:	00217500 	eoreq	r7, r1, r0, lsl #10
    6d14:	02fb1a00 	rscseq	r1, fp, #0, 20
    6d18:	73c40000 	bicvc	r0, r4, #0
    6d1c:	00200800 	eoreq	r0, r0, r0, lsl #16
    6d20:	ac010000 	stcge	0, cr0, [r1], {-0}
    6d24:	00030716 	andeq	r0, r3, r6, lsl r7
    6d28:	00218800 	eoreq	r8, r1, r0, lsl #16
    6d2c:	17000000 	strne	r0, [r0, -r0]
    6d30:	000003d2 	ldrdeq	r0, [r0], -r2
    6d34:	080073f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, r9, ip, sp, lr}
    6d38:	000021c8 	andeq	r2, r0, r8, asr #3
    6d3c:	24f3e001 	ldrbtcs	lr, [r3], #1
    6d40:	de160000 	cdple	0, 1, cr0, cr6, cr0, {0}
    6d44:	9b000003 	blls	6d58 <__RW_SIZE__+0x67d0>
    6d48:	18000021 	stmdane	r0, {r0, r5}
    6d4c:	000002fb 	strdeq	r0, [r0], -fp
    6d50:	0800740e 	stmdaeq	r0, {r1, r2, r3, sl, ip, sp, lr}
    6d54:	000021e8 	andeq	r2, r0, r8, ror #3
    6d58:	0719ac01 	ldreq	sl, [r9, -r1, lsl #24]
    6d5c:	00000003 	andeq	r0, r0, r3
    6d60:	03d21700 	bicseq	r1, r2, #0, 14
    6d64:	74420000 	strbvc	r0, [r2], #-0
    6d68:	22000800 	andcs	r0, r0, #0, 16
    6d6c:	e1010000 	mrs	r0, (UNDEF: 1)
    6d70:	00002529 	andeq	r2, r0, r9, lsr #10
    6d74:	0003de16 	andeq	sp, r3, r6, lsl lr
    6d78:	0021ae00 	eoreq	sl, r1, r0, lsl #28
    6d7c:	02fb1800 	rscseq	r1, fp, #0, 16
    6d80:	74620000 	strbtvc	r0, [r2], #-0
    6d84:	22200800 	eorcs	r0, r0, #0, 16
    6d88:	ac010000 	stcge	0, cr0, [r1], {-0}
    6d8c:	00030716 	andeq	r0, r3, r6, lsl r7
    6d90:	0021c100 	eoreq	ip, r1, r0, lsl #2
    6d94:	17000000 	strne	r0, [r0, -r0]
    6d98:	000003d2 	ldrdeq	r0, [r0], -r2
    6d9c:	08007494 	stmdaeq	r0, {r2, r4, r7, sl, ip, sp, lr}
    6da0:	00002238 	andeq	r2, r0, r8, lsr r2
    6da4:	2557e201 	ldrbcs	lr, [r7, #-513]	; 0xfffffdff
    6da8:	de190000 	cdple	0, 1, cr0, cr9, cr0, {0}
    6dac:	18000003 	stmdane	r0, {r0, r1}
    6db0:	000002fb 	strdeq	r0, [r0], -fp
    6db4:	080074ac 	stmdaeq	r0, {r2, r3, r5, r7, sl, ip, sp, lr}
    6db8:	00002258 	andeq	r2, r0, r8, asr r2
    6dbc:	0719ac01 	ldreq	sl, [r9, -r1, lsl #24]
    6dc0:	00000003 	andeq	r0, r0, r3
    6dc4:	03ba1700 			; <UNDEFINED> instruction: 0x03ba1700
    6dc8:	74dc0000 	ldrbvc	r0, [ip], #0
    6dcc:	22700800 	rsbscs	r0, r0, #0, 16
    6dd0:	e4010000 	str	r0, [r1], #-0
    6dd4:	00002589 	andeq	r2, r0, r9, lsl #11
    6dd8:	0003c616 	andeq	ip, r3, r6, lsl r6
    6ddc:	0021d400 	eoreq	sp, r1, r0, lsl #8
    6de0:	02fb1800 	rscseq	r1, fp, #0, 16
    6de4:	74f60000 	ldrbtvc	r0, [r6], #0
    6de8:	22980800 	addscs	r0, r8, #0, 16
    6dec:	a4010000 	strge	r0, [r1], #-0
    6df0:	00030719 	andeq	r0, r3, r9, lsl r7
    6df4:	17000000 	strne	r0, [r0, -r0]
    6df8:	000003d2 	ldrdeq	r0, [r0], -r2
    6dfc:	08007528 	stmdaeq	r0, {r3, r5, r8, sl, ip, sp, lr}
    6e00:	000022b0 			; <UNDEFINED> instruction: 0x000022b0
    6e04:	25bfe501 	ldrcs	lr, [pc, #1281]!	; 730d <__RW_SIZE__+0x6d85>
    6e08:	de160000 	cdple	0, 1, cr0, cr6, cr0, {0}
    6e0c:	e7000003 	str	r0, [r0, -r3]
    6e10:	1a000021 	bne	6e9c <__RW_SIZE__+0x6914>
    6e14:	000002fb 	strdeq	r0, [r0], -fp
    6e18:	08007548 	stmdaeq	r0, {r3, r6, r8, sl, ip, sp, lr}
    6e1c:	00000020 	andeq	r0, r0, r0, lsr #32
    6e20:	0716ac01 	ldreq	sl, [r6, -r1, lsl #24]
    6e24:	fa000003 	blx	6e38 <__RW_SIZE__+0x68b0>
    6e28:	00000021 	andeq	r0, r0, r1, lsr #32
    6e2c:	03d21700 	bicseq	r1, r2, #0, 14
    6e30:	75720000 	ldrbvc	r0, [r2, #-0]!
    6e34:	22d80800 	sbcscs	r0, r8, #0, 16
    6e38:	e6010000 	str	r0, [r1], -r0
    6e3c:	000025f1 	strdeq	r2, [r0], -r1
    6e40:	0003de16 	andeq	sp, r3, r6, lsl lr
    6e44:	00220d00 	eoreq	r0, r2, r0, lsl #26
    6e48:	02fb1800 	rscseq	r1, fp, #0, 16
    6e4c:	758a0000 	strvc	r0, [sl]
    6e50:	22f80800 	rscscs	r0, r8, #0, 16
    6e54:	ac010000 	stcge	0, cr0, [r1], {-0}
    6e58:	00030719 	andeq	r0, r3, r9, lsl r7
    6e5c:	17000000 	strne	r0, [r0, -r0]
    6e60:	000003d2 	ldrdeq	r0, [r0], -r2
    6e64:	080075bc 	stmdaeq	r0, {r2, r3, r4, r5, r7, r8, sl, ip, sp, lr}
    6e68:	00002310 	andeq	r2, r0, r0, lsl r3
    6e6c:	2627e701 	strtcs	lr, [r7], -r1, lsl #14
    6e70:	de160000 	cdple	0, 1, cr0, cr6, cr0, {0}
    6e74:	20000003 	andcs	r0, r0, r3
    6e78:	18000022 	stmdane	r0, {r1, r5}
    6e7c:	000002fb 	strdeq	r0, [r0], -fp
    6e80:	080075d4 	stmdaeq	r0, {r2, r4, r6, r7, r8, sl, ip, sp, lr}
    6e84:	00002330 	andeq	r2, r0, r0, lsr r3
    6e88:	0716ac01 	ldreq	sl, [r6, -r1, lsl #24]
    6e8c:	33000003 	movwcc	r0, #3
    6e90:	00000022 	andeq	r0, r0, r2, lsr #32
    6e94:	03d21700 	bicseq	r1, r2, #0, 14
    6e98:	76040000 	strvc	r0, [r4], -r0
    6e9c:	23480800 	movtcs	r0, #34816	; 0x8800
    6ea0:	e8010000 	stmda	r1, {}	; <UNPREDICTABLE>
    6ea4:	00002655 	andeq	r2, r0, r5, asr r6
    6ea8:	0003de19 	andeq	sp, r3, r9, lsl lr
    6eac:	02fb1800 	rscseq	r1, fp, #0, 16
    6eb0:	761c0000 	ldrvc	r0, [ip], -r0
    6eb4:	23680800 	cmncs	r8, #0, 16
    6eb8:	ac010000 	stcge	0, cr0, [r1], {-0}
    6ebc:	00030719 	andeq	r0, r3, r9, lsl r7
    6ec0:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
    6ec4:	0000035b 	andeq	r0, r0, fp, asr r3
    6ec8:	0800764c 	stmdaeq	r0, {r2, r3, r6, r9, sl, ip, sp, lr}
    6ecc:	00002380 	andeq	r2, r0, r0, lsl #7
    6ed0:	ba18ea01 	blt	6416dc <__RW_SIZE__+0x641154>
    6ed4:	4c000003 	stcmi	0, cr0, [r0], {3}
    6ed8:	a0080076 	andge	r0, r8, r6, ror r0
    6edc:	01000023 	tsteq	r0, r3, lsr #32
    6ee0:	03c616d9 	biceq	r1, r6, #227540992	; 0xd900000
    6ee4:	22460000 	subcs	r0, r6, #0
    6ee8:	fb180000 	blx	606ef2 <__RW_SIZE__+0x60696a>
    6eec:	66000002 	strvs	r0, [r0], -r2
    6ef0:	c8080076 	stmdagt	r8, {r1, r2, r4, r5, r6}
    6ef4:	01000023 	tsteq	r0, r3, lsr #32
    6ef8:	030719a4 	movweq	r1, #31140	; 0x79a4
    6efc:	00000000 	andeq	r0, r0, r0
    6f00:	37000000 	strcc	r0, [r0, -r0]
    6f04:	00000474 	andeq	r0, r0, r4, ror r4
    6f08:	08007698 	stmdaeq	r0, {r3, r4, r7, r9, sl, ip, sp, lr}
    6f0c:	000023e0 	andeq	r2, r0, r0, ror #7
    6f10:	16019601 	strne	r9, [r1], -r1, lsl #12
    6f14:	00000480 	andeq	r0, r0, r0, lsl #9
    6f18:	00002259 	andeq	r2, r0, r9, asr r2
    6f1c:	0002fb38 	andeq	pc, r2, r8, lsr fp	; <UNPREDICTABLE>
    6f20:	0076b800 	rsbseq	fp, r6, r0, lsl #16
    6f24:	00002008 	andeq	r2, r0, r8
    6f28:	c7800100 	strgt	r0, [r0, r0, lsl #2]
    6f2c:	19000026 	stmdbne	r0, {r1, r2, r5}
    6f30:	00000307 	andeq	r0, r0, r7, lsl #6
    6f34:	02fb1a00 	rscseq	r1, fp, #0, 20
    6f38:	76d80000 	ldrbvc	r0, [r8], r0
    6f3c:	00180800 	andseq	r0, r8, r0, lsl #16
    6f40:	81010000 	mrshi	r0, (UNDEF: 1)
    6f44:	00030716 	andeq	r0, r3, r6, lsl r7
    6f48:	00226c00 	eoreq	r6, r2, r0, lsl #24
    6f4c:	00000000 	andeq	r0, r0, r0
    6f50:	0000b439 	andeq	fp, r0, r9, lsr r4
    6f54:	06ce0400 	strbeq	r0, [lr], r0, lsl #8
    6f58:	00000333 	andeq	r0, r0, r3, lsr r3
    6f5c:	000e1c3a 	andeq	r1, lr, sl, lsr ip
    6f60:	f02d0100 			; <UNDEFINED> instruction: 0xf02d0100
    6f64:	05000002 	streq	r0, [r0, #-2]
    6f68:	0005a003 	andeq	sl, r5, r3
    6f6c:	0e233a20 	vmuleq.f32	s6, s6, s1
    6f70:	2f010000 	svccs	0x00010000
    6f74:	00000045 	andeq	r0, r0, r5, asr #32
    6f78:	05ac0305 	streq	r0, [ip, #773]!	; 0x305
    6f7c:	553a2000 	ldrpl	r2, [sl, #-0]!
    6f80:	0100000e 	tsteq	r0, lr
    6f84:	00004530 	andeq	r4, r0, r0, lsr r5
    6f88:	00030500 	andeq	r0, r3, r0, lsl #10
    6f8c:	00200000 	eoreq	r0, r0, r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
       0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
       4:	030b130e 	movweq	r1, #45838	; 0xb30e
       8:	110e1b0e 	tstne	lr, lr, lsl #22
       c:	10061201 	andne	r1, r6, r1, lsl #4
      10:	02000017 	andeq	r0, r0, #23
      14:	0b0b0024 	bleq	2c00ac <__RW_SIZE__+0x2bfb24>
      18:	0e030b3e 	vmoveq.16	d3[0], r0
      1c:	16030000 	strne	r0, [r3], -r0
      20:	3a0e0300 	bcc	380c28 <__RW_SIZE__+0x3806a0>
      24:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
      28:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
      2c:	0b0b0024 	bleq	2c00c4 <__RW_SIZE__+0x2bfb3c>
      30:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
      34:	35050000 	strcc	r0, [r5, #-0]
      38:	00134900 	andseq	r4, r3, r0, lsl #18
      3c:	01130600 	tsteq	r3, r0, lsl #12
      40:	0b3a0b0b 	bleq	e82c74 <__RW_SIZE__+0xe826ec>
      44:	1301053b 	movwne	r0, #5435	; 0x153b
      48:	0d070000 	stceq	0, cr0, [r7, #-0]
      4c:	3a080300 	bcc	200c54 <__RW_SIZE__+0x2006cc>
      50:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
      54:	000b3813 	andeq	r3, fp, r3, lsl r8
      58:	000d0800 	andeq	r0, sp, r0, lsl #16
      5c:	0b3a0e03 	bleq	e83870 <__RW_SIZE__+0xe832e8>
      60:	1349053b 	movtne	r0, #38203	; 0x953b
      64:	00000b38 	andeq	r0, r0, r8, lsr fp
      68:	03001609 	movweq	r1, #1545	; 0x609
      6c:	3b0b3a0e 	blcc	2ce8ac <__RW_SIZE__+0x2ce324>
      70:	00134905 	andseq	r4, r3, r5, lsl #18
      74:	002e0a00 	eoreq	r0, lr, r0, lsl #20
      78:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      7c:	0b3b0b3a 	bleq	ec2d6c <__RW_SIZE__+0xec27e4>
      80:	01111927 	tsteq	r1, r7, lsr #18
      84:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
      88:	00194297 	mulseq	r9, r7, r2
      8c:	00340b00 	eorseq	r0, r4, r0, lsl #22
      90:	0b3a0e03 	bleq	e838a4 <__RW_SIZE__+0xe8331c>
      94:	1349053b 	movtne	r0, #38203	; 0x953b
      98:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
      9c:	01000000 	mrseq	r0, (UNDEF: 0)
      a0:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
      a4:	0e030b13 	vmoveq.32	d3[0], r0
      a8:	17550e1b 	smmlane	r5, fp, lr, r0
      ac:	17100111 			; <UNDEFINED> instruction: 0x17100111
      b0:	24020000 	strcs	r0, [r2], #-0
      b4:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      b8:	000e030b 	andeq	r0, lr, fp, lsl #6
      bc:	00160300 	andseq	r0, r6, r0, lsl #6
      c0:	0b3a0e03 	bleq	e838d4 <__RW_SIZE__+0xe8334c>
      c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
      c8:	24040000 	strcs	r0, [r4], #-0
      cc:	3e0b0b00 	vmlacc.f64	d0, d11, d0
      d0:	0008030b 	andeq	r0, r8, fp, lsl #6
      d4:	012e0500 	teqeq	lr, r0, lsl #10
      d8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
      dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
      e0:	13491927 	movtne	r1, #39207	; 0x9927
      e4:	06120111 			; <UNDEFINED> instruction: 0x06120111
      e8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
      ec:	00130119 	andseq	r0, r3, r9, lsl r1
      f0:	00340600 	eorseq	r0, r4, r0, lsl #12
      f4:	0b3a0e03 	bleq	e83908 <__RW_SIZE__+0xe83380>
      f8:	1349053b 	movtne	r0, #38203	; 0x953b
      fc:	00001702 	andeq	r1, r0, r2, lsl #14
     100:	3f012e07 	svccc	0x00012e07
     104:	3a0e0319 	bcc	380d70 <__RW_SIZE__+0x3807e8>
     108:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     10c:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     110:	97184006 	ldrls	r4, [r8, -r6]
     114:	13011942 	movwne	r1, #6466	; 0x1942
     118:	05080000 	streq	r0, [r8, #-0]
     11c:	3a0e0300 	bcc	380d24 <__RW_SIZE__+0x38079c>
     120:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     124:	00180213 	andseq	r0, r8, r3, lsl r2
     128:	00050900 	andeq	r0, r5, r0, lsl #18
     12c:	0b3a0e03 	bleq	e83940 <__RW_SIZE__+0xe833b8>
     130:	1349053b 	movtne	r0, #38203	; 0x953b
     134:	00001702 	andeq	r1, r0, r2, lsl #14
     138:	0b000f0a 	bleq	3d68 <__RW_SIZE__+0x37e0>
     13c:	0013490b 	andseq	r4, r3, fp, lsl #18
     140:	012e0b00 	teqeq	lr, r0, lsl #22
     144:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     148:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     14c:	13491927 	movtne	r1, #39207	; 0x9927
     150:	06120111 			; <UNDEFINED> instruction: 0x06120111
     154:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     158:	00000019 	andeq	r0, r0, r9, lsl r0
     15c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     160:	030b130e 	movweq	r1, #45838	; 0xb30e
     164:	110e1b0e 	tstne	lr, lr, lsl #22
     168:	10061201 	andne	r1, r6, r1, lsl #4
     16c:	02000017 	andeq	r0, r0, #23
     170:	0b0b0024 	bleq	2c0208 <__RW_SIZE__+0x2bfc80>
     174:	0e030b3e 	vmoveq.16	d3[0], r0
     178:	24030000 	strcs	r0, [r3], #-0
     17c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
     180:	0008030b 	andeq	r0, r8, fp, lsl #6
     184:	000f0400 	andeq	r0, pc, r0, lsl #8
     188:	00000b0b 	andeq	r0, r0, fp, lsl #22
     18c:	0b000f05 	bleq	3da8 <__RW_SIZE__+0x3820>
     190:	0013490b 	andseq	r4, r3, fp, lsl #18
     194:	00260600 	eoreq	r0, r6, r0, lsl #12
     198:	00001349 	andeq	r1, r0, r9, asr #6
     19c:	03001607 	movweq	r1, #1543	; 0x607
     1a0:	3b0b3a0e 	blcc	2ce9e0 <__RW_SIZE__+0x2ce458>
     1a4:	0013490b 	andseq	r4, r3, fp, lsl #18
     1a8:	01130800 	tsteq	r3, r0, lsl #16
     1ac:	0b0b0e03 	bleq	2c39c0 <__RW_SIZE__+0x2c3438>
     1b0:	0b3b0b3a 	bleq	ec2ea0 <__RW_SIZE__+0xec2918>
     1b4:	00001301 	andeq	r1, r0, r1, lsl #6
     1b8:	03000d09 	movweq	r0, #3337	; 0xd09
     1bc:	3813490e 	ldmdacc	r3, {r1, r2, r3, r8, fp, lr}
     1c0:	0019340b 	andseq	r3, r9, fp, lsl #8
     1c4:	012e0a00 	teqeq	lr, r0, lsl #20
     1c8:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     1cc:	0b3b0b3a 	bleq	ec2ebc <__RW_SIZE__+0xec2934>
     1d0:	0b201927 	bleq	806674 <__RW_SIZE__+0x8060ec>
     1d4:	00001301 	andeq	r1, r0, r1, lsl #6
     1d8:	0300050b 	movweq	r0, #1291	; 0x50b
     1dc:	3b0b3a08 	blcc	2cea04 <__RW_SIZE__+0x2ce47c>
     1e0:	0013490b 	andseq	r4, r3, fp, lsl #18
     1e4:	00050c00 	andeq	r0, r5, r0, lsl #24
     1e8:	0b3a0e03 	bleq	e839fc <__RW_SIZE__+0xe83474>
     1ec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     1f0:	340d0000 	strcc	r0, [sp], #-0
     1f4:	3a0e0300 	bcc	380dfc <__RW_SIZE__+0x380874>
     1f8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     1fc:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     200:	08030034 	stmdaeq	r3, {r2, r4, r5}
     204:	0b3b0b3a 	bleq	ec2ef4 <__RW_SIZE__+0xec296c>
     208:	00001349 	andeq	r1, r0, r9, asr #6
     20c:	4901010f 	stmdbmi	r1, {r0, r1, r2, r3, r8}
     210:	00130113 	andseq	r0, r3, r3, lsl r1
     214:	00211000 	eoreq	r1, r1, r0
     218:	0b2f1349 	bleq	bc4f44 <__RW_SIZE__+0xbc49bc>
     21c:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
     220:	11133101 	tstne	r3, r1, lsl #2
     224:	40061201 	andmi	r1, r6, r1, lsl #4
     228:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     22c:	00001301 	andeq	r1, r0, r1, lsl #6
     230:	31000512 	tstcc	r0, r2, lsl r5
     234:	00170213 	andseq	r0, r7, r3, lsl r2
     238:	00341300 	eorseq	r1, r4, r0, lsl #6
     23c:	17021331 	smladxne	r2, r1, r3, r1
     240:	34140000 	ldrcc	r0, [r4], #-0
     244:	1c133100 	ldfnes	f3, [r3], {-0}
     248:	1500000b 	strne	r0, [r0, #-11]
     24c:	13310034 	teqne	r1, #52	; 0x34
     250:	00001802 	andeq	r1, r0, r2, lsl #16
     254:	01828916 	orreq	r8, r2, r6, lsl r9
     258:	31011101 	tstcc	r1, r1, lsl #2
     25c:	00130113 	andseq	r0, r3, r3, lsl r1
     260:	828a1700 	addhi	r1, sl, #0, 14
     264:	18020001 	stmdane	r2, {r0}
     268:	00184291 	mulseq	r8, r1, r2
     26c:	82891800 	addhi	r1, r9, #0, 16
     270:	01110001 	tsteq	r1, r1
     274:	00001331 	andeq	r1, r0, r1, lsr r3
     278:	01828919 	orreq	r8, r2, r9, lsl r9
     27c:	31011101 	tstcc	r1, r1, lsl #2
     280:	1a000013 	bne	2d4 <__ZI_SIZE__+0x268>
     284:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     288:	17550152 			; <UNDEFINED> instruction: 0x17550152
     28c:	0b590b58 	bleq	1642ff4 <__RW_SIZE__+0x1642a6c>
     290:	051b0000 	ldreq	r0, [fp, #-0]
     294:	00133100 	andseq	r3, r3, r0, lsl #2
     298:	010b1c00 	tsteq	fp, r0, lsl #24
     29c:	00001755 	andeq	r1, r0, r5, asr r7
     2a0:	3100341d 	tstcc	r0, sp, lsl r4
     2a4:	1e000013 	mcrne	0, 0, r0, cr0, cr3, {0}
     2a8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     2ac:	0b3a0e03 	bleq	e83ac0 <__RW_SIZE__+0xe83538>
     2b0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     2b4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     2b8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     2bc:	00130119 	andseq	r0, r3, r9, lsl r1
     2c0:	00051f00 	andeq	r1, r5, r0, lsl #30
     2c4:	0b3a0803 	bleq	e822d8 <__RW_SIZE__+0xe81d50>
     2c8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     2cc:	00001702 	andeq	r1, r0, r2, lsl #14
     2d0:	03000520 	movweq	r0, #1312	; 0x520
     2d4:	3b0b3a0e 	blcc	2ceb14 <__RW_SIZE__+0x2ce58c>
     2d8:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     2dc:	21000017 	tstcs	r0, r7, lsl r0
     2e0:	00000018 	andeq	r0, r0, r8, lsl r0
     2e4:	03003422 	movweq	r3, #1058	; 0x422
     2e8:	3b0b3a08 	blcc	2ceb10 <__RW_SIZE__+0x2ce588>
     2ec:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     2f0:	23000018 	movwcs	r0, #24
     2f4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     2f8:	0b3b0b3a 	bleq	ec2fe8 <__RW_SIZE__+0xec2a60>
     2fc:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     300:	1d240000 	stcne	0, cr0, [r4, #-0]
     304:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     308:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     30c:	010b590b 	tsteq	fp, fp, lsl #18
     310:	25000013 	strcs	r0, [r0, #-19]	; 0xffffffed
     314:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     318:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     31c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     320:	0000193c 	andeq	r1, r0, ip, lsr r9
     324:	49003526 	stmdbmi	r0, {r1, r2, r5, r8, sl, ip, sp}
     328:	27000013 	smladcs	r0, r3, r0, r0
     32c:	13490021 	movtne	r0, #36897	; 0x9021
     330:	0000052f 	andeq	r0, r0, pc, lsr #10
     334:	03003428 	movweq	r3, #1064	; 0x428
     338:	3b0b3a0e 	blcc	2ceb78 <__RW_SIZE__+0x2ce5f0>
     33c:	3f13490b 	svccc	0x0013490b
     340:	00180219 	andseq	r0, r8, r9, lsl r2
     344:	012e2900 	teqeq	lr, r0, lsl #18
     348:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     34c:	0b3b0b3a 	bleq	ec303c <__RW_SIZE__+0xec2ab4>
     350:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     354:	00001301 	andeq	r1, r0, r1, lsl #6
     358:	4900052a 	stmdbmi	r0, {r1, r3, r5, r8, sl}
     35c:	2b000013 	blcs	3b0 <__ZI_SIZE__+0x344>
     360:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     364:	0b3a0e03 	bleq	e83b78 <__RW_SIZE__+0xe835f0>
     368:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     36c:	193c1349 	ldmdbne	ip!, {r0, r3, r6, r8, r9, ip}
     370:	01000000 	mrseq	r0, (UNDEF: 0)
     374:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     378:	0e030b13 	vmoveq.32	d3[0], r0
     37c:	01110e1b 	tsteq	r1, fp, lsl lr
     380:	17100612 			; <UNDEFINED> instruction: 0x17100612
     384:	04020000 	streq	r0, [r2], #-0
     388:	0b0e0301 	bleq	380f94 <__RW_SIZE__+0x380a0c>
     38c:	3b0b3a0b 	blcc	2cebc0 <__RW_SIZE__+0x2ce638>
     390:	0013010b 	andseq	r0, r3, fp, lsl #2
     394:	00280300 	eoreq	r0, r8, r0, lsl #6
     398:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     39c:	16040000 	strne	r0, [r4], -r0
     3a0:	3a0e0300 	bcc	380fa8 <__RW_SIZE__+0x380a20>
     3a4:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     3a8:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     3ac:	0b0b0024 	bleq	2c0444 <__RW_SIZE__+0x2bfebc>
     3b0:	0e030b3e 	vmoveq.16	d3[0], r0
     3b4:	16060000 	strne	r0, [r6], -r0
     3b8:	3a0e0300 	bcc	380fc0 <__RW_SIZE__+0x380a38>
     3bc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3c0:	07000013 	smladeq	r0, r3, r0, r0
     3c4:	0b0b0024 	bleq	2c045c <__RW_SIZE__+0x2bfed4>
     3c8:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     3cc:	13080000 	movwne	r0, #32768	; 0x8000
     3d0:	3a050b01 	bcc	142fdc <__RW_SIZE__+0x142a54>
     3d4:	010b3b0b 	tsteq	fp, fp, lsl #22
     3d8:	09000013 	stmdbeq	r0, {r0, r1, r4}
     3dc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     3e0:	0b3b0b3a 	bleq	ec30d0 <__RW_SIZE__+0xec2b48>
     3e4:	0b381349 	bleq	e05110 <__RW_SIZE__+0xe04b88>
     3e8:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     3ec:	3a0e0300 	bcc	380ff4 <__RW_SIZE__+0x380a6c>
     3f0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     3f4:	00053813 	andeq	r3, r5, r3, lsl r8
     3f8:	000d0b00 	andeq	r0, sp, r0, lsl #22
     3fc:	0b3a0803 	bleq	e82410 <__RW_SIZE__+0xe81e88>
     400:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     404:	00000538 	andeq	r0, r0, r8, lsr r5
     408:	4901010c 	stmdbmi	r1, {r2, r3, r8}
     40c:	00130113 	andseq	r0, r3, r3, lsl r1
     410:	00210d00 	eoreq	r0, r1, r0, lsl #26
     414:	0b2f1349 	bleq	bc5140 <__RW_SIZE__+0xbc4bb8>
     418:	350e0000 	strcc	r0, [lr, #-0]
     41c:	00134900 	andseq	r4, r3, r0, lsl #18
     420:	00210f00 	eoreq	r0, r1, r0, lsl #30
     424:	052f1349 	streq	r1, [pc, #-841]!	; e3 <__ZI_SIZE__+0x77>
     428:	13100000 	tstne	r0, #0
     42c:	3a0b0b01 	bcc	2c3038 <__RW_SIZE__+0x2c2ab0>
     430:	01053b0b 	tsteq	r5, fp, lsl #22
     434:	11000013 	tstne	r0, r3, lsl r0
     438:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     43c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     440:	0b381349 	bleq	e0516c <__RW_SIZE__+0xe04be4>
     444:	0d120000 	ldceq	0, cr0, [r2, #-0]
     448:	3a0e0300 	bcc	381050 <__RW_SIZE__+0x380ac8>
     44c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     450:	000b3813 	andeq	r3, fp, r3, lsl r8
     454:	012e1300 	teqeq	lr, r0, lsl #6
     458:	0b3a0e03 	bleq	e83c6c <__RW_SIZE__+0xe836e4>
     45c:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     460:	13010b20 	movwne	r0, #6944	; 0x1b20
     464:	05140000 	ldreq	r0, [r4, #-0]
     468:	3a0e0300 	bcc	381070 <__RW_SIZE__+0x380ae8>
     46c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     470:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
     474:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     478:	0b3a0e03 	bleq	e83c8c <__RW_SIZE__+0xe83704>
     47c:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     480:	06120111 			; <UNDEFINED> instruction: 0x06120111
     484:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     488:	16000019 			; <UNDEFINED> instruction: 0x16000019
     48c:	0e03012e 	adfeqsp	f0, f3, #0.5
     490:	0b3b0b3a 	bleq	ec3180 <__RW_SIZE__+0xec2bf8>
     494:	13491927 	movtne	r1, #39207	; 0x9927
     498:	13010b20 	movwne	r0, #6944	; 0x1b20
     49c:	34170000 	ldrcc	r0, [r7], #-0
     4a0:	3a080300 	bcc	2010a8 <__RW_SIZE__+0x200b20>
     4a4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     4a8:	18000013 	stmdane	r0, {r0, r1, r4}
     4ac:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     4b0:	0b3a0e03 	bleq	e83cc4 <__RW_SIZE__+0xe8373c>
     4b4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     4b8:	01111349 	tsteq	r1, r9, asr #6
     4bc:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     4c0:	01194297 			; <UNDEFINED> instruction: 0x01194297
     4c4:	19000013 	stmdbne	r0, {r0, r1, r4}
     4c8:	08030034 	stmdaeq	r3, {r2, r4, r5}
     4cc:	0b3b0b3a 	bleq	ec31bc <__RW_SIZE__+0xec2c34>
     4d0:	17021349 	strne	r1, [r2, -r9, asr #6]
     4d4:	341a0000 	ldrcc	r0, [sl], #-0
     4d8:	3a080300 	bcc	2010e0 <__RW_SIZE__+0x200b58>
     4dc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     4e0:	00180213 	andseq	r0, r8, r3, lsl r2
     4e4:	011d1b00 	tsteq	sp, r0, lsl #22
     4e8:	01111331 	tsteq	r1, r1, lsr r3
     4ec:	0b580612 	bleq	1601d3c <__RW_SIZE__+0x16017b4>
     4f0:	13010b59 	movwne	r0, #7001	; 0x1b59
     4f4:	0b1c0000 	bleq	7004fc <__RW_SIZE__+0x6fff74>
     4f8:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
     4fc:	1d000006 	stcne	0, cr0, [r0, #-24]	; 0xffffffe8
     500:	13310034 	teqne	r1, #52	; 0x34
     504:	00001702 	andeq	r1, r0, r2, lsl #14
     508:	31011d1e 	tstcc	r1, lr, lsl sp
     50c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     510:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     514:	1f00000b 	svcne	0x0000000b
     518:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     51c:	0b3a0e03 	bleq	e83d30 <__RW_SIZE__+0xe837a8>
     520:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     524:	0b201349 	bleq	805250 <__RW_SIZE__+0x804cc8>
     528:	00001301 	andeq	r1, r0, r1, lsl #6
     52c:	31012e20 	tstcc	r1, r0, lsr #28
     530:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     534:	97184006 	ldrls	r4, [r8, -r6]
     538:	13011942 	movwne	r1, #6466	; 0x1942
     53c:	2e210000 	cdpcs	0, 2, cr0, cr1, cr0, {0}
     540:	03193f01 	tsteq	r9, #1, 30
     544:	3b0b3a0e 	blcc	2ced84 <__RW_SIZE__+0x2ce7fc>
     548:	1119270b 	tstne	r9, fp, lsl #14
     54c:	40061201 	andmi	r1, r6, r1, lsl #4
     550:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     554:	00001301 	andeq	r1, r0, r1, lsl #6
     558:	03000522 	movweq	r0, #1314	; 0x522
     55c:	3b0b3a08 	blcc	2ced84 <__RW_SIZE__+0x2ce7fc>
     560:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     564:	23000017 	movwcs	r0, #23
     568:	1331011d 	teqne	r1, #1073741831	; 0x40000007
     56c:	17550152 			; <UNDEFINED> instruction: 0x17550152
     570:	0b590b58 	bleq	16432d8 <__RW_SIZE__+0x1642d50>
     574:	00001301 	andeq	r1, r0, r1, lsl #6
     578:	31000524 	tstcc	r0, r4, lsr #10
     57c:	00170213 	andseq	r0, r7, r3, lsl r2
     580:	00052500 	andeq	r2, r5, r0, lsl #10
     584:	0b1c1331 	bleq	705250 <__RW_SIZE__+0x704cc8>
     588:	34260000 	strtcc	r0, [r6], #-0
     58c:	3a0e0300 	bcc	381194 <__RW_SIZE__+0x380c0c>
     590:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     594:	3c193f13 	ldccc	15, cr3, [r9], {19}
     598:	00000019 	andeq	r0, r0, r9, lsl r0
     59c:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     5a0:	030b130e 	movweq	r1, #45838	; 0xb30e
     5a4:	110e1b0e 	tstne	lr, lr, lsl #22
     5a8:	10061201 	andne	r1, r6, r1, lsl #4
     5ac:	02000017 	andeq	r0, r0, #23
     5b0:	0e030104 	adfeqs	f0, f3, f4
     5b4:	0b3a0b0b 	bleq	e831e8 <__RW_SIZE__+0xe82c60>
     5b8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     5bc:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     5c0:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     5c4:	0400000d 	streq	r0, [r0], #-13
     5c8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     5cc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     5d0:	00001349 	andeq	r1, r0, r9, asr #6
     5d4:	0b002405 	bleq	95f0 <__RW_SIZE__+0x9068>
     5d8:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     5dc:	0600000e 	streq	r0, [r0], -lr
     5e0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     5e4:	0b3b0b3a 	bleq	ec32d4 <__RW_SIZE__+0xec2d4c>
     5e8:	00001349 	andeq	r1, r0, r9, asr #6
     5ec:	0b002407 	bleq	9610 <__RW_SIZE__+0x9088>
     5f0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     5f4:	08000008 	stmdaeq	r0, {r3}
     5f8:	050b0113 	streq	r0, [fp, #-275]	; 0xfffffeed
     5fc:	0b3b0b3a 	bleq	ec32ec <__RW_SIZE__+0xec2d64>
     600:	00001301 	andeq	r1, r0, r1, lsl #6
     604:	03000d09 	movweq	r0, #3337	; 0xd09
     608:	3b0b3a0e 	blcc	2cee48 <__RW_SIZE__+0x2ce8c0>
     60c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     610:	0a00000b 	beq	644 <__RW_SIZE__+0xbc>
     614:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     618:	0b3b0b3a 	bleq	ec3308 <__RW_SIZE__+0xec2d80>
     61c:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
     620:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     624:	3a080300 	bcc	20122c <__RW_SIZE__+0x200ca4>
     628:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     62c:	00053813 	andeq	r3, r5, r3, lsl r8
     630:	01010c00 	tsteq	r1, r0, lsl #24
     634:	13011349 	movwne	r1, #4937	; 0x1349
     638:	210d0000 	mrscs	r0, (UNDEF: 13)
     63c:	2f134900 	svccs	0x00134900
     640:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
     644:	13490035 	movtne	r0, #36917	; 0x9035
     648:	210f0000 	mrscs	r0, CPSR
     64c:	2f134900 	svccs	0x00134900
     650:	10000005 	andne	r0, r0, r5
     654:	0b0b0113 	bleq	2c0aa8 <__RW_SIZE__+0x2c0520>
     658:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     65c:	00001301 	andeq	r1, r0, r1, lsl #6
     660:	03000d11 	movweq	r0, #3345	; 0xd11
     664:	3b0b3a08 	blcc	2cee8c <__RW_SIZE__+0x2ce904>
     668:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     66c:	1200000b 	andne	r0, r0, #11
     670:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     674:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     678:	0b381349 	bleq	e053a4 <__RW_SIZE__+0xe04e1c>
     67c:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
     680:	03193f00 	tsteq	r9, #0, 30
     684:	3b0b3a0e 	blcc	2ceec4 <__RW_SIZE__+0x2ce93c>
     688:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
     68c:	000b2013 	andeq	r2, fp, r3, lsl r0
     690:	012e1400 	teqeq	lr, r0, lsl #8
     694:	0b3a0e03 	bleq	e83ea8 <__RW_SIZE__+0xe83920>
     698:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     69c:	13010b20 	movwne	r0, #6944	; 0x1b20
     6a0:	05150000 	ldreq	r0, [r5, #-0]
     6a4:	3a0e0300 	bcc	3812ac <__RW_SIZE__+0x380d24>
     6a8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     6ac:	16000013 			; <UNDEFINED> instruction: 0x16000013
     6b0:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
     6b4:	0b3a0e03 	bleq	e83ec8 <__RW_SIZE__+0xe83940>
     6b8:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     6bc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     6c0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     6c4:	17000019 	smladne	r0, r9, r0, r0
     6c8:	1331002e 	teqne	r1, #46	; 0x2e
     6cc:	06120111 			; <UNDEFINED> instruction: 0x06120111
     6d0:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     6d4:	18000019 	stmdane	r0, {r0, r3, r4}
     6d8:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     6dc:	0b3a0e03 	bleq	e83ef0 <__RW_SIZE__+0xe83968>
     6e0:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     6e4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     6e8:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     6ec:	00130119 	andseq	r0, r3, r9, lsl r1
     6f0:	001d1900 	andseq	r1, sp, r0, lsl #18
     6f4:	01111331 	tsteq	r1, r1, lsr r3
     6f8:	0b580612 	bleq	1601f48 <__RW_SIZE__+0x16019c0>
     6fc:	00000b59 	andeq	r0, r0, r9, asr fp
     700:	3f012e1a 	svccc	0x00012e1a
     704:	3a0e0319 	bcc	381370 <__RW_SIZE__+0x380de8>
     708:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     70c:	11134919 	tstne	r3, r9, lsl r9
     710:	40061201 	andmi	r1, r6, r1, lsl #4
     714:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     718:	00001301 	andeq	r1, r0, r1, lsl #6
     71c:	0300341b 	movweq	r3, #1051	; 0x41b
     720:	3b0b3a08 	blcc	2cef48 <__RW_SIZE__+0x2ce9c0>
     724:	0013490b 	andseq	r4, r3, fp, lsl #18
     728:	00051c00 	andeq	r1, r5, r0, lsl #24
     72c:	0b3a0803 	bleq	e82740 <__RW_SIZE__+0xe821b8>
     730:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     734:	00001702 	andeq	r1, r0, r2, lsl #14
     738:	31011d1d 	tstcc	r1, sp, lsl sp
     73c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     740:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     744:	0013010b 	andseq	r0, r3, fp, lsl #2
     748:	00051e00 	andeq	r1, r5, r0, lsl #28
     74c:	17021331 	smladxne	r2, r1, r3, r1
     750:	1d1f0000 	ldcne	0, cr0, [pc, #-0]	; 758 <__RW_SIZE__+0x1d0>
     754:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
     758:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
     75c:	010b590b 	tsteq	fp, fp, lsl #18
     760:	20000013 	andcs	r0, r0, r3, lsl r0
     764:	13310005 	teqne	r1, #5
     768:	00000b1c 	andeq	r0, r0, ip, lsl fp
     76c:	31011d21 	tstcc	r1, r1, lsr #26
     770:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     774:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     778:	2200000b 	andcs	r0, r0, #11
     77c:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     780:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     784:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     788:	0000193c 	andeq	r1, r0, ip, lsr r9
     78c:	01110100 	tsteq	r1, r0, lsl #2
     790:	0b130e25 	bleq	4c402c <__RW_SIZE__+0x4c3aa4>
     794:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     798:	06120111 			; <UNDEFINED> instruction: 0x06120111
     79c:	00001710 	andeq	r1, r0, r0, lsl r7
     7a0:	0b002402 	bleq	97b0 <__RW_SIZE__+0x9228>
     7a4:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     7a8:	0300000e 	movweq	r0, #14
     7ac:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     7b0:	0b3b0b3a 	bleq	ec34a0 <__RW_SIZE__+0xec2f18>
     7b4:	00001349 	andeq	r1, r0, r9, asr #6
     7b8:	0b002404 	bleq	97d0 <__RW_SIZE__+0x9248>
     7bc:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     7c0:	05000008 	streq	r0, [r0, #-8]
     7c4:	13490035 	movtne	r0, #36917	; 0x9035
     7c8:	13060000 	movwne	r0, #24576	; 0x6000
     7cc:	3a0b0b01 	bcc	2c33d8 <__RW_SIZE__+0x2c2e50>
     7d0:	01053b0b 	tsteq	r5, fp, lsl #22
     7d4:	07000013 	smladeq	r0, r3, r0, r0
     7d8:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     7dc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     7e0:	0b381349 	bleq	e0550c <__RW_SIZE__+0xe04f84>
     7e4:	0d080000 	stceq	0, cr0, [r8, #-0]
     7e8:	3a0e0300 	bcc	3813f0 <__RW_SIZE__+0x380e68>
     7ec:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     7f0:	000b3813 	andeq	r3, fp, r3, lsl r8
     7f4:	00160900 	andseq	r0, r6, r0, lsl #18
     7f8:	0b3a0e03 	bleq	e8400c <__RW_SIZE__+0xe83a84>
     7fc:	1349053b 	movtne	r0, #38203	; 0x953b
     800:	2e0a0000 	cdpcs	0, 0, cr0, cr10, cr0, {0}
     804:	03193f00 	tsteq	r9, #0, 30
     808:	3b0b3a0e 	blcc	2cf048 <__RW_SIZE__+0x2ceac0>
     80c:	1119270b 	tstne	r9, fp, lsl #14
     810:	40061201 	andmi	r1, r6, r1, lsl #4
     814:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     818:	2e0b0000 	cdpcs	0, 0, cr0, cr11, cr0, {0}
     81c:	03193f01 	tsteq	r9, #1, 30
     820:	3b0b3a0e 	blcc	2cf060 <__RW_SIZE__+0x2cead8>
     824:	1119270b 	tstne	r9, fp, lsl #14
     828:	40061201 	andmi	r1, r6, r1, lsl #4
     82c:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     830:	00001301 	andeq	r1, r0, r1, lsl #6
     834:	0300050c 	movweq	r0, #1292	; 0x50c
     838:	3b0b3a08 	blcc	2cf060 <__RW_SIZE__+0x2cead8>
     83c:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     840:	0d000017 	stceq	0, cr0, [r0, #-92]	; 0xffffffa4
     844:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     848:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     84c:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     850:	0000193c 	andeq	r1, r0, ip, lsr r9
     854:	01110100 	tsteq	r1, r0, lsl #2
     858:	0b130e25 	bleq	4c40f4 <__RW_SIZE__+0x4c3b6c>
     85c:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     860:	06120111 			; <UNDEFINED> instruction: 0x06120111
     864:	00001710 	andeq	r1, r0, r0, lsl r7
     868:	0b002402 	bleq	9878 <__RW_SIZE__+0x92f0>
     86c:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     870:	0300000e 	movweq	r0, #14
     874:	0b0b0024 	bleq	2c090c <__RW_SIZE__+0x2c0384>
     878:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     87c:	0f040000 	svceq	0x00040000
     880:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     884:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     888:	13490026 	movtne	r0, #36902	; 0x9026
     88c:	2e060000 	cdpcs	0, 0, cr0, cr6, cr0, {0}
     890:	03193f01 	tsteq	r9, #1, 30
     894:	3b0b3a0e 	blcc	2cf0d4 <__RW_SIZE__+0x2ceb4c>
     898:	1119270b 	tstne	r9, fp, lsl #14
     89c:	40061201 	andmi	r1, r6, r1, lsl #4
     8a0:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     8a4:	00001301 	andeq	r1, r0, r1, lsl #6
     8a8:	03003407 	movweq	r3, #1031	; 0x407
     8ac:	3b0b3a0e 	blcc	2cf0ec <__RW_SIZE__+0x2ceb64>
     8b0:	1c13490b 	ldcne	9, cr4, [r3], {11}
     8b4:	0800000b 	stmdaeq	r0, {r0, r1, r3}
     8b8:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     8bc:	0b3b0b3a 	bleq	ec35ac <__RW_SIZE__+0xec3024>
     8c0:	17021349 	strne	r1, [r2, -r9, asr #6]
     8c4:	89090000 	stmdbhi	r9, {}	; <UNPREDICTABLE>
     8c8:	11010182 	smlabbne	r1, r2, r1, r0
     8cc:	01133101 	tsteq	r3, r1, lsl #2
     8d0:	0a000013 	beq	924 <__RW_SIZE__+0x39c>
     8d4:	0001828a 	andeq	r8, r1, sl, lsl #5
     8d8:	42911802 	addsmi	r1, r1, #131072	; 0x20000
     8dc:	0b000018 	bleq	944 <__RW_SIZE__+0x3bc>
     8e0:	00018289 	andeq	r8, r1, r9, lsl #5
     8e4:	13310111 	teqne	r1, #1073741828	; 0x40000004
     8e8:	890c0000 	stmdbhi	ip, {}	; <UNPREDICTABLE>
     8ec:	11010182 	smlabbne	r1, r2, r1, r0
     8f0:	00133101 	andseq	r3, r3, r1, lsl #2
     8f4:	01010d00 	tsteq	r1, r0, lsl #26
     8f8:	13011349 	movwne	r1, #4937	; 0x1349
     8fc:	210e0000 	mrscs	r0, (UNDEF: 14)
     900:	2f134900 	svccs	0x00134900
     904:	0f00000b 	svceq	0x0000000b
     908:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     90c:	0b3b0b3a 	bleq	ec35fc <__RW_SIZE__+0xec3074>
     910:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     914:	34100000 	ldrcc	r0, [r0], #-0
     918:	3a0e0300 	bcc	381520 <__RW_SIZE__+0x380f98>
     91c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     920:	3c193f13 	ldccc	15, cr3, [r9], {19}
     924:	11000019 	tstne	r0, r9, lsl r0
     928:	13490035 	movtne	r0, #36917	; 0x9035
     92c:	34120000 	ldrcc	r0, [r2], #-0
     930:	3a0e0300 	bcc	381538 <__RW_SIZE__+0x380fb0>
     934:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     938:	3c193f13 	ldccc	15, cr3, [r9], {19}
     93c:	13000019 	movwne	r0, #25
     940:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     944:	0b3a0e03 	bleq	e84158 <__RW_SIZE__+0xe83bd0>
     948:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     94c:	1301193c 	movwne	r1, #6460	; 0x193c
     950:	05140000 	ldreq	r0, [r4, #-0]
     954:	00134900 	andseq	r4, r3, r0, lsl #18
     958:	00181500 	andseq	r1, r8, r0, lsl #10
     95c:	2e160000 	cdpcs	0, 1, cr0, cr6, cr0, {0}
     960:	03193f00 	tsteq	r9, #0, 30
     964:	3b0b3a0e 	blcc	2cf1a4 <__RW_SIZE__+0x2cec1c>
     968:	3c19270b 	ldccc	7, cr2, [r9], {11}
     96c:	17000019 	smladne	r0, r9, r0, r0
     970:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     974:	0b3a0e03 	bleq	e84188 <__RW_SIZE__+0xe83c00>
     978:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     97c:	0000193c 	andeq	r1, r0, ip, lsr r9
     980:	01110100 	tsteq	r1, r0, lsl #2
     984:	0b130e25 	bleq	4c4220 <__RW_SIZE__+0x4c3c98>
     988:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     98c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     990:	00001710 	andeq	r1, r0, r0, lsl r7
     994:	0b002402 	bleq	99a4 <__RW_SIZE__+0x941c>
     998:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     99c:	0300000e 	movweq	r0, #14
     9a0:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     9a4:	0b3b0b3a 	bleq	ec3694 <__RW_SIZE__+0xec310c>
     9a8:	00001349 	andeq	r1, r0, r9, asr #6
     9ac:	0b002404 	bleq	99c4 <__RW_SIZE__+0x943c>
     9b0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     9b4:	05000008 	streq	r0, [r0, #-8]
     9b8:	13490035 	movtne	r0, #36917	; 0x9035
     9bc:	13060000 	movwne	r0, #24576	; 0x6000
     9c0:	3a0b0b01 	bcc	2c35cc <__RW_SIZE__+0x2c3044>
     9c4:	010b3b0b 	tsteq	fp, fp, lsl #22
     9c8:	07000013 	smladeq	r0, r3, r0, r0
     9cc:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     9d0:	0b3b0b3a 	bleq	ec36c0 <__RW_SIZE__+0xec3138>
     9d4:	0b381349 	bleq	e05700 <__RW_SIZE__+0xe05178>
     9d8:	0d080000 	stceq	0, cr0, [r8, #-0]
     9dc:	3a080300 	bcc	2015e4 <__RW_SIZE__+0x20105c>
     9e0:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     9e4:	000b3813 	andeq	r3, fp, r3, lsl r8
     9e8:	00260900 	eoreq	r0, r6, r0, lsl #18
     9ec:	00001349 	andeq	r1, r0, r9, asr #6
     9f0:	4901010a 	stmdbmi	r1, {r1, r3, r8}
     9f4:	00130113 	andseq	r0, r3, r3, lsl r1
     9f8:	00210b00 	eoreq	r0, r1, r0, lsl #22
     9fc:	0b2f1349 	bleq	bc5728 <__RW_SIZE__+0xbc51a0>
     a00:	0f0c0000 	svceq	0x000c0000
     a04:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
     a08:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
     a0c:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     a10:	0b3a0e03 	bleq	e84224 <__RW_SIZE__+0xe83c9c>
     a14:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     a18:	01111349 	tsteq	r1, r9, asr #6
     a1c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     a20:	01194297 			; <UNDEFINED> instruction: 0x01194297
     a24:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
     a28:	08030005 	stmdaeq	r3, {r0, r2}
     a2c:	0b3b0b3a 	bleq	ec371c <__RW_SIZE__+0xec3194>
     a30:	17021349 	strne	r1, [r2, -r9, asr #6]
     a34:	340f0000 	strcc	r0, [pc], #-0	; a3c <__RW_SIZE__+0x4b4>
     a38:	3a0e0300 	bcc	381640 <__RW_SIZE__+0x3810b8>
     a3c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     a40:	3c193f13 	ldccc	15, cr3, [r9], {19}
     a44:	10000019 	andne	r0, r0, r9, lsl r0
     a48:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     a4c:	0b3b0b3a 	bleq	ec373c <__RW_SIZE__+0xec31b4>
     a50:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     a54:	34110000 	ldrcc	r0, [r1], #-0
     a58:	3a0e0300 	bcc	381660 <__RW_SIZE__+0x3810d8>
     a5c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     a60:	00170213 	andseq	r0, r7, r3, lsl r2
     a64:	012e1200 	teqeq	lr, r0, lsl #4
     a68:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     a6c:	0b3b0b3a 	bleq	ec375c <__RW_SIZE__+0xec31d4>
     a70:	01111927 	tsteq	r1, r7, lsr #18
     a74:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
     a78:	01194297 			; <UNDEFINED> instruction: 0x01194297
     a7c:	13000013 	movwne	r0, #19
     a80:	00018289 	andeq	r8, r1, r9, lsl #5
     a84:	13310111 	teqne	r1, #1073741828	; 0x40000004
     a88:	89140000 	ldmdbhi	r4, {}	; <UNPREDICTABLE>
     a8c:	11010182 	smlabbne	r1, r2, r1, r0
     a90:	00133101 	andseq	r3, r3, r1, lsl #2
     a94:	828a1500 	addhi	r1, sl, #0, 10
     a98:	18020001 	stmdane	r2, {r0}
     a9c:	00184291 	mulseq	r8, r1, r2
     aa0:	00341600 	eorseq	r1, r4, r0, lsl #12
     aa4:	0b3a0e03 	bleq	e842b8 <__RW_SIZE__+0xe83d30>
     aa8:	1349053b 	movtne	r0, #38203	; 0x953b
     aac:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     ab0:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
     ab4:	03193f00 	tsteq	r9, #0, 30
     ab8:	3b0b3a0e 	blcc	2cf2f8 <__RW_SIZE__+0x2ced70>
     abc:	3c19270b 	ldccc	7, cr2, [r9], {11}
     ac0:	18000019 	stmdane	r0, {r0, r3, r4}
     ac4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     ac8:	0b3a0e03 	bleq	e842dc <__RW_SIZE__+0xe83d54>
     acc:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     ad0:	0000193c 	andeq	r1, r0, ip, lsr r9
     ad4:	49000519 	stmdbmi	r0, {r0, r3, r4, r8, sl}
     ad8:	00000013 	andeq	r0, r0, r3, lsl r0
     adc:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     ae0:	030b130e 	movweq	r1, #45838	; 0xb30e
     ae4:	110e1b0e 	tstne	lr, lr, lsl #22
     ae8:	10061201 	andne	r1, r6, r1, lsl #4
     aec:	02000017 	andeq	r0, r0, #23
     af0:	0e030104 	adfeqs	f0, f3, f4
     af4:	0b3a0b0b 	bleq	e83728 <__RW_SIZE__+0xe831a0>
     af8:	13010b3b 	movwne	r0, #6971	; 0x1b3b
     afc:	28030000 	stmdacs	r3, {}	; <UNPREDICTABLE>
     b00:	1c0e0300 	stcne	3, cr0, [lr], {-0}
     b04:	0400000d 	streq	r0, [r0], #-13
     b08:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     b0c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     b10:	00001349 	andeq	r1, r0, r9, asr #6
     b14:	0b002405 	bleq	9b30 <__RW_SIZE__+0x95a8>
     b18:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     b1c:	0600000e 	streq	r0, [r0], -lr
     b20:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     b24:	0b3b0b3a 	bleq	ec3814 <__RW_SIZE__+0xec328c>
     b28:	00001349 	andeq	r1, r0, r9, asr #6
     b2c:	0b002407 	bleq	9b50 <__RW_SIZE__+0x95c8>
     b30:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
     b34:	08000008 	stmdaeq	r0, {r3}
     b38:	050b0113 	streq	r0, [fp, #-275]	; 0xfffffeed
     b3c:	0b3b0b3a 	bleq	ec382c <__RW_SIZE__+0xec32a4>
     b40:	00001301 	andeq	r1, r0, r1, lsl #6
     b44:	03000d09 	movweq	r0, #3337	; 0xd09
     b48:	3b0b3a0e 	blcc	2cf388 <__RW_SIZE__+0x2cee00>
     b4c:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     b50:	0a00000b 	beq	b84 <__RW_SIZE__+0x5fc>
     b54:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     b58:	0b3b0b3a 	bleq	ec3848 <__RW_SIZE__+0xec32c0>
     b5c:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
     b60:	0d0b0000 	stceq	0, cr0, [fp, #-0]
     b64:	3a080300 	bcc	20176c <__RW_SIZE__+0x2011e4>
     b68:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     b6c:	00053813 	andeq	r3, r5, r3, lsl r8
     b70:	01010c00 	tsteq	r1, r0, lsl #24
     b74:	13011349 	movwne	r1, #4937	; 0x1349
     b78:	210d0000 	mrscs	r0, (UNDEF: 13)
     b7c:	2f134900 	svccs	0x00134900
     b80:	0e00000b 	cdpeq	0, 0, cr0, cr0, cr11, {0}
     b84:	13490035 	movtne	r0, #36917	; 0x9035
     b88:	210f0000 	mrscs	r0, CPSR
     b8c:	2f134900 	svccs	0x00134900
     b90:	10000005 	andne	r0, r0, r5
     b94:	0b0b0113 	bleq	2c0fe8 <__RW_SIZE__+0x2c0a60>
     b98:	0b3b0b3a 	bleq	ec3888 <__RW_SIZE__+0xec3300>
     b9c:	00001301 	andeq	r1, r0, r1, lsl #6
     ba0:	03000d11 	movweq	r0, #3345	; 0xd11
     ba4:	3b0b3a08 	blcc	2cf3cc <__RW_SIZE__+0x2cee44>
     ba8:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
     bac:	1200000b 	andne	r0, r0, #11
     bb0:	13490026 	movtne	r0, #36902	; 0x9026
     bb4:	13130000 	tstne	r3, #0
     bb8:	3a0b0b01 	bcc	2c37c4 <__RW_SIZE__+0x2c323c>
     bbc:	01053b0b 	tsteq	r5, fp, lsl #22
     bc0:	14000013 	strne	r0, [r0], #-19	; 0xffffffed
     bc4:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     bc8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     bcc:	0b381349 	bleq	e058f8 <__RW_SIZE__+0xe05370>
     bd0:	0d150000 	ldceq	0, cr0, [r5, #-0]
     bd4:	3a0e0300 	bcc	3817dc <__RW_SIZE__+0x381254>
     bd8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     bdc:	000b3813 	andeq	r3, fp, r3, lsl r8
     be0:	000f1600 	andeq	r1, pc, r0, lsl #12
     be4:	13490b0b 	movtne	r0, #39691	; 0x9b0b
     be8:	2e170000 	cdpcs	0, 1, cr0, cr7, cr0, {0}
     bec:	3a0e0301 	bcc	3817f8 <__RW_SIZE__+0x381270>
     bf0:	27053b0b 	strcs	r3, [r5, -fp, lsl #22]
     bf4:	010b2019 	tsteq	fp, r9, lsl r0
     bf8:	18000013 	stmdane	r0, {r0, r1, r4}
     bfc:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
     c00:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     c04:	00001349 	andeq	r1, r0, r9, asr #6
     c08:	03012e19 	movweq	r2, #7705	; 0x1e19
     c0c:	3b0b3a0e 	blcc	2cf44c <__RW_SIZE__+0x2ceec4>
     c10:	1119270b 	tstne	r9, fp, lsl #14
     c14:	40061201 	andmi	r1, r6, r1, lsl #4
     c18:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     c1c:	00001301 	andeq	r1, r0, r1, lsl #6
     c20:	0300051a 	movweq	r0, #1306	; 0x51a
     c24:	3b0b3a0e 	blcc	2cf464 <__RW_SIZE__+0x2ceedc>
     c28:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     c2c:	1b000017 	blne	c90 <__RW_SIZE__+0x708>
     c30:	08030005 	stmdaeq	r3, {r0, r2}
     c34:	0b3b0b3a 	bleq	ec3924 <__RW_SIZE__+0xec339c>
     c38:	17021349 	strne	r1, [r2, -r9, asr #6]
     c3c:	341c0000 	ldrcc	r0, [ip], #-0
     c40:	3a080300 	bcc	201848 <__RW_SIZE__+0x2012c0>
     c44:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     c48:	00170213 	andseq	r0, r7, r3, lsl r2
     c4c:	82891d00 	addhi	r1, r9, #0, 26
     c50:	01110101 	tsteq	r1, r1, lsl #2
     c54:	00001331 	andeq	r1, r0, r1, lsr r3
     c58:	01828a1e 	orreq	r8, r2, lr, lsl sl
     c5c:	91180200 	tstls	r8, r0, lsl #4
     c60:	00001842 	andeq	r1, r0, r2, asr #16
     c64:	0182891f 	orreq	r8, r2, pc, lsl r9
     c68:	31011101 	tstcc	r1, r1, lsl #2
     c6c:	00130113 	andseq	r0, r3, r3, lsl r1
     c70:	82892000 	addhi	r2, r9, #0
     c74:	01110101 	tsteq	r1, r1, lsl #2
     c78:	31194295 			; <UNDEFINED> instruction: 0x31194295
     c7c:	00130113 	andseq	r0, r3, r3, lsl r1
     c80:	82892100 	addhi	r2, r9, #0, 2
     c84:	01110001 	tsteq	r1, r1
     c88:	00001331 	andeq	r1, r0, r1, lsr r3
     c8c:	01828922 	orreq	r8, r2, r2, lsr #18
     c90:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
     c94:	13311942 	teqne	r1, #1081344	; 0x108000
     c98:	2e230000 	cdpcs	0, 2, cr0, cr3, cr0, {0}
     c9c:	03193f01 	tsteq	r9, #1, 30
     ca0:	3b0b3a0e 	blcc	2cf4e0 <__RW_SIZE__+0x2cef58>
     ca4:	1119270b 	tstne	r9, fp, lsl #14
     ca8:	40061201 	andmi	r1, r6, r1, lsl #4
     cac:	19429718 	stmdbne	r2, {r3, r4, r8, r9, sl, ip, pc}^
     cb0:	00001301 	andeq	r1, r0, r1, lsl #6
     cb4:	3f002e24 	svccc	0x00002e24
     cb8:	3a0e0319 	bcc	381924 <__RW_SIZE__+0x38139c>
     cbc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     cc0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     cc4:	97184006 	ldrls	r4, [r8, -r6]
     cc8:	00001942 	andeq	r1, r0, r2, asr #18
     ccc:	31011d25 	tstcc	r1, r5, lsr #26
     cd0:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
     cd4:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
     cd8:	2600000b 	strcs	r0, [r0], -fp
     cdc:	13310005 	teqne	r1, #5
     ce0:	00000b1c 	andeq	r0, r0, ip, lsl fp
     ce4:	03003427 	movweq	r3, #1063	; 0x427
     ce8:	3b0b3a0e 	blcc	2cf528 <__RW_SIZE__+0x2cefa0>
     cec:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     cf0:	28000018 	stmdacs	r0, {r3, r4}
     cf4:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     cf8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     cfc:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     d00:	0000193c 	andeq	r1, r0, ip, lsr r9
     d04:	03003429 	movweq	r3, #1065	; 0x429
     d08:	3b0b3a0e 	blcc	2cf548 <__RW_SIZE__+0x2cefc0>
     d0c:	3f13490b 	svccc	0x0013490b
     d10:	00180219 	andseq	r0, r8, r9, lsl r2
     d14:	012e2a00 	teqeq	lr, r0, lsl #20
     d18:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
     d1c:	0b3b0b3a 	bleq	ec3a0c <__RW_SIZE__+0xec3484>
     d20:	193c1927 	ldmdbne	ip!, {r0, r1, r2, r5, r8, fp, ip}
     d24:	00001301 	andeq	r1, r0, r1, lsl #6
     d28:	4900052b 	stmdbmi	r0, {r0, r1, r3, r5, r8, sl}
     d2c:	2c000013 	stccs	0, cr0, [r0], {19}
     d30:	00000018 	andeq	r0, r0, r8, lsl r0
     d34:	3f002e2d 	svccc	0x00002e2d
     d38:	3a0e0319 	bcc	3819a4 <__RW_SIZE__+0x38141c>
     d3c:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     d40:	3c134919 	ldccc	9, cr4, [r3], {25}
     d44:	00000019 	andeq	r0, r0, r9, lsl r0
     d48:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
     d4c:	030b130e 	movweq	r1, #45838	; 0xb30e
     d50:	110e1b0e 	tstne	lr, lr, lsl #22
     d54:	10061201 	andne	r1, r6, r1, lsl #4
     d58:	02000017 	andeq	r0, r0, #23
     d5c:	0b0b0024 	bleq	2c0df4 <__RW_SIZE__+0x2c086c>
     d60:	0e030b3e 	vmoveq.16	d3[0], r0
     d64:	16030000 	strne	r0, [r3], -r0
     d68:	3a0e0300 	bcc	381970 <__RW_SIZE__+0x3813e8>
     d6c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     d70:	04000013 	streq	r0, [r0], #-19	; 0xffffffed
     d74:	0b0b0024 	bleq	2c0e0c <__RW_SIZE__+0x2c0884>
     d78:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     d7c:	35050000 	strcc	r0, [r5, #-0]
     d80:	00134900 	andseq	r4, r3, r0, lsl #18
     d84:	00260600 	eoreq	r0, r6, r0, lsl #12
     d88:	00001349 	andeq	r1, r0, r9, asr #6
     d8c:	0b011307 	bleq	459b0 <__RW_SIZE__+0x45428>
     d90:	3b0b3a0b 	blcc	2cf5c4 <__RW_SIZE__+0x2cf03c>
     d94:	00130105 	andseq	r0, r3, r5, lsl #2
     d98:	000d0800 	andeq	r0, sp, r0, lsl #16
     d9c:	0b3a0e03 	bleq	e845b0 <__RW_SIZE__+0xe84028>
     da0:	1349053b 	movtne	r0, #38203	; 0x953b
     da4:	00000b38 	andeq	r0, r0, r8, lsr fp
     da8:	03000d09 	movweq	r0, #3337	; 0xd09
     dac:	3b0b3a08 	blcc	2cf5d4 <__RW_SIZE__+0x2cf04c>
     db0:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
     db4:	0a00000b 	beq	de8 <__RW_SIZE__+0x860>
     db8:	0e030016 	mcreq	0, 0, r0, cr3, cr6, {0}
     dbc:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     dc0:	00001349 	andeq	r1, r0, r9, asr #6
     dc4:	3f012e0b 	svccc	0x00012e0b
     dc8:	3a0e0319 	bcc	381a34 <__RW_SIZE__+0x3814ac>
     dcc:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
     dd0:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
     dd4:	96184006 	ldrls	r4, [r8], -r6
     dd8:	13011942 	movwne	r1, #6466	; 0x1942
     ddc:	050c0000 	streq	r0, [ip, #-0]
     de0:	3a0e0300 	bcc	3819e8 <__RW_SIZE__+0x381460>
     de4:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     de8:	00170213 	andseq	r0, r7, r3, lsl r2
     dec:	00340d00 	eorseq	r0, r4, r0, lsl #26
     df0:	0b3a0e03 	bleq	e84604 <__RW_SIZE__+0xe8407c>
     df4:	1349053b 	movtne	r0, #38203	; 0x953b
     df8:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
     dfc:	01000000 	mrseq	r0, (UNDEF: 0)
     e00:	0e250111 	mcreq	1, 1, r0, cr5, cr1, {0}
     e04:	0e030b13 	vmoveq.32	d3[0], r0
     e08:	01110e1b 	tsteq	r1, fp, lsl lr
     e0c:	17100612 			; <UNDEFINED> instruction: 0x17100612
     e10:	04020000 	streq	r0, [r2], #-0
     e14:	0b0e0301 	bleq	381a20 <__RW_SIZE__+0x381498>
     e18:	3b0b3a0b 	blcc	2cf64c <__RW_SIZE__+0x2cf0c4>
     e1c:	0013010b 	andseq	r0, r3, fp, lsl #2
     e20:	00280300 	eoreq	r0, r8, r0, lsl #6
     e24:	0d1c0e03 	ldceq	14, cr0, [ip, #-12]
     e28:	16040000 	strne	r0, [r4], -r0
     e2c:	3a0e0300 	bcc	381a34 <__RW_SIZE__+0x3814ac>
     e30:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     e34:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
     e38:	0b0b0024 	bleq	2c0ed0 <__RW_SIZE__+0x2c0948>
     e3c:	0e030b3e 	vmoveq.16	d3[0], r0
     e40:	16060000 	strne	r0, [r6], -r0
     e44:	3a0e0300 	bcc	381a4c <__RW_SIZE__+0x3814c4>
     e48:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e4c:	07000013 	smladeq	r0, r3, r0, r0
     e50:	0b0b0024 	bleq	2c0ee8 <__RW_SIZE__+0x2c0960>
     e54:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
     e58:	13080000 	movwne	r0, #32768	; 0x8000
     e5c:	3a050b01 	bcc	143a68 <__RW_SIZE__+0x1434e0>
     e60:	010b3b0b 	tsteq	fp, fp, lsl #22
     e64:	09000013 	stmdbeq	r0, {r0, r1, r4}
     e68:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
     e6c:	0b3b0b3a 	bleq	ec3b5c <__RW_SIZE__+0xec35d4>
     e70:	0b381349 	bleq	e05b9c <__RW_SIZE__+0xe05614>
     e74:	0d0a0000 	stceq	0, cr0, [sl, #-0]
     e78:	3a0e0300 	bcc	381a80 <__RW_SIZE__+0x3814f8>
     e7c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     e80:	00053813 	andeq	r3, r5, r3, lsl r8
     e84:	000d0b00 	andeq	r0, sp, r0, lsl #22
     e88:	0b3a0803 	bleq	e82e9c <__RW_SIZE__+0xe82914>
     e8c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     e90:	00000538 	andeq	r0, r0, r8, lsr r5
     e94:	4901010c 	stmdbmi	r1, {r2, r3, r8}
     e98:	00130113 	andseq	r0, r3, r3, lsl r1
     e9c:	00210d00 	eoreq	r0, r1, r0, lsl #26
     ea0:	0b2f1349 	bleq	bc5bcc <__RW_SIZE__+0xbc5644>
     ea4:	350e0000 	strcc	r0, [lr, #-0]
     ea8:	00134900 	andseq	r4, r3, r0, lsl #18
     eac:	00210f00 	eoreq	r0, r1, r0, lsl #30
     eb0:	052f1349 	streq	r1, [pc, #-841]!	; b6f <__RW_SIZE__+0x5e7>
     eb4:	13100000 	tstne	r0, #0
     eb8:	3a0b0b01 	bcc	2c3ac4 <__RW_SIZE__+0x2c353c>
     ebc:	01053b0b 	tsteq	r5, fp, lsl #22
     ec0:	11000013 	tstne	r0, r3, lsl r0
     ec4:	0803000d 	stmdaeq	r3, {r0, r2, r3}
     ec8:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     ecc:	0b381349 	bleq	e05bf8 <__RW_SIZE__+0xe05670>
     ed0:	0d120000 	ldceq	0, cr0, [r2, #-0]
     ed4:	3a0e0300 	bcc	381adc <__RW_SIZE__+0x381554>
     ed8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     edc:	000b3813 	andeq	r3, fp, r3, lsl r8
     ee0:	012e1300 	teqeq	lr, r0, lsl #6
     ee4:	0b3a0e03 	bleq	e846f8 <__RW_SIZE__+0xe84170>
     ee8:	1927053b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, sl}
     eec:	13010b20 	movwne	r0, #6944	; 0x1b20
     ef0:	05140000 	ldreq	r0, [r4, #-0]
     ef4:	3a0e0300 	bcc	381afc <__RW_SIZE__+0x381574>
     ef8:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
     efc:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
     f00:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
     f04:	0b3a0e03 	bleq	e84718 <__RW_SIZE__+0xe84190>
     f08:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
     f0c:	06120111 			; <UNDEFINED> instruction: 0x06120111
     f10:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
     f14:	00130119 	andseq	r0, r3, r9, lsl r1
     f18:	00051600 	andeq	r1, r5, r0, lsl #12
     f1c:	0b3a0e03 	bleq	e84730 <__RW_SIZE__+0xe841a8>
     f20:	13490b3b 	movtne	r0, #39739	; 0x9b3b
     f24:	00001702 	andeq	r1, r0, r2, lsl #14
     f28:	03003417 	movweq	r3, #1047	; 0x417
     f2c:	3b0b3a08 	blcc	2cf754 <__RW_SIZE__+0x2cf1cc>
     f30:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
     f34:	18000017 	stmdane	r0, {r0, r1, r2, r4}
     f38:	08030034 	stmdaeq	r3, {r2, r4, r5}
     f3c:	0b3b0b3a 	bleq	ec3c2c <__RW_SIZE__+0xec36a4>
     f40:	18021349 	stmdane	r2, {r0, r3, r6, r8, r9, ip}
     f44:	05190000 	ldreq	r0, [r9, #-0]
     f48:	3a080300 	bcc	201b50 <__RW_SIZE__+0x2015c8>
     f4c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
     f50:	00170213 	andseq	r0, r7, r3, lsl r2
     f54:	011d1a00 	tsteq	sp, r0, lsl #20
     f58:	01521331 	cmpeq	r2, r1, lsr r3
     f5c:	0b581755 	bleq	1606cb8 <__RW_SIZE__+0x1606730>
     f60:	13010b59 	movwne	r0, #7001	; 0x1b59
     f64:	051b0000 	ldreq	r0, [fp, #-0]
     f68:	02133100 	andseq	r3, r3, #0, 2
     f6c:	1c000017 	stcne	0, cr0, [r0], {23}
     f70:	13310005 	teqne	r1, #5
     f74:	00000b1c 	andeq	r0, r0, ip, lsl fp
     f78:	31011d1d 	tstcc	r1, sp, lsl sp
     f7c:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
     f80:	590b5806 	stmdbpl	fp, {r1, r2, fp, ip, lr}
     f84:	1e00000b 	cdpne	0, 0, cr0, cr0, cr11, {0}
     f88:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
     f8c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
     f90:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
     f94:	0000193c 	andeq	r1, r0, ip, lsr r9
     f98:	01110100 	tsteq	r1, r0, lsl #2
     f9c:	0b130e25 	bleq	4c4838 <__RW_SIZE__+0x4c42b0>
     fa0:	0e1b0e03 	cdpeq	14, 1, cr0, cr11, cr3, {0}
     fa4:	06120111 			; <UNDEFINED> instruction: 0x06120111
     fa8:	00001710 	andeq	r1, r0, r0, lsl r7
     fac:	03010402 	movweq	r0, #5122	; 0x1402
     fb0:	3a0b0b0e 	bcc	2c3bf0 <__RW_SIZE__+0x2c3668>
     fb4:	010b3b0b 	tsteq	fp, fp, lsl #22
     fb8:	03000013 	movweq	r0, #19
     fbc:	0e030028 	cdpeq	0, 0, cr0, cr3, cr8, {1}
     fc0:	00000d1c 	andeq	r0, r0, ip, lsl sp
     fc4:	03001604 	movweq	r1, #1540	; 0x604
     fc8:	3b0b3a0e 	blcc	2cf808 <__RW_SIZE__+0x2cf280>
     fcc:	00134905 	andseq	r4, r3, r5, lsl #18
     fd0:	00240500 	eoreq	r0, r4, r0, lsl #10
     fd4:	0b3e0b0b 	bleq	f83c08 <__RW_SIZE__+0xf83680>
     fd8:	00000e03 	andeq	r0, r0, r3, lsl #28
     fdc:	03001606 	movweq	r1, #1542	; 0x606
     fe0:	3b0b3a0e 	blcc	2cf820 <__RW_SIZE__+0x2cf298>
     fe4:	0013490b 	andseq	r4, r3, fp, lsl #18
     fe8:	00240700 	eoreq	r0, r4, r0, lsl #14
     fec:	0b3e0b0b 	bleq	f83c20 <__RW_SIZE__+0xf83698>
     ff0:	00000803 	andeq	r0, r0, r3, lsl #16
     ff4:	0b011308 	bleq	45c1c <__RW_SIZE__+0x45694>
     ff8:	3b0b3a05 	blcc	2cf814 <__RW_SIZE__+0x2cf28c>
     ffc:	0013010b 	andseq	r0, r3, fp, lsl #2
    1000:	000d0900 	andeq	r0, sp, r0, lsl #18
    1004:	0b3a0e03 	bleq	e84818 <__RW_SIZE__+0xe84290>
    1008:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    100c:	00000b38 	andeq	r0, r0, r8, lsr fp
    1010:	03000d0a 	movweq	r0, #3338	; 0xd0a
    1014:	3b0b3a0e 	blcc	2cf854 <__RW_SIZE__+0x2cf2cc>
    1018:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    101c:	0b000005 	bleq	1038 <__RW_SIZE__+0xab0>
    1020:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    1024:	0b3b0b3a 	bleq	ec3d14 <__RW_SIZE__+0xec378c>
    1028:	05381349 	ldreq	r1, [r8, #-841]!	; 0xfffffcb7
    102c:	010c0000 	mrseq	r0, (UNDEF: 12)
    1030:	01134901 	tsteq	r3, r1, lsl #18
    1034:	0d000013 	stceq	0, cr0, [r0, #-76]	; 0xffffffb4
    1038:	13490021 	movtne	r0, #36897	; 0x9021
    103c:	00000b2f 	andeq	r0, r0, pc, lsr #22
    1040:	4900350e 	stmdbmi	r0, {r1, r2, r3, r8, sl, ip, sp}
    1044:	0f000013 	svceq	0x00000013
    1048:	13490021 	movtne	r0, #36897	; 0x9021
    104c:	0000052f 	andeq	r0, r0, pc, lsr #10
    1050:	0b011310 	bleq	45c98 <__RW_SIZE__+0x45710>
    1054:	3b0b3a0b 	blcc	2cf888 <__RW_SIZE__+0x2cf300>
    1058:	00130105 	andseq	r0, r3, r5, lsl #2
    105c:	000d1100 	andeq	r1, sp, r0, lsl #2
    1060:	0b3a0803 	bleq	e83074 <__RW_SIZE__+0xe82aec>
    1064:	1349053b 	movtne	r0, #38203	; 0x953b
    1068:	00000b38 	andeq	r0, r0, r8, lsr fp
    106c:	03000d12 	movweq	r0, #3346	; 0xd12
    1070:	3b0b3a0e 	blcc	2cf8b0 <__RW_SIZE__+0x2cf328>
    1074:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1078:	1300000b 	movwne	r0, #11
    107c:	0b0b000f 	bleq	2c10c0 <__RW_SIZE__+0x2c0b38>
    1080:	0f140000 	svceq	0x00140000
    1084:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
    1088:	15000013 	strne	r0, [r0, #-19]	; 0xffffffed
    108c:	13490026 	movtne	r0, #36902	; 0x9026
    1090:	13160000 	tstne	r6, #0
    1094:	0b0e0301 	bleq	381ca0 <__RW_SIZE__+0x381718>
    1098:	3b0b3a0b 	blcc	2cf8cc <__RW_SIZE__+0x2cf344>
    109c:	0013010b 	andseq	r0, r3, fp, lsl #2
    10a0:	000d1700 	andeq	r1, sp, r0, lsl #14
    10a4:	13490e03 	movtne	r0, #40451	; 0x9e03
    10a8:	19340b38 	ldmdbne	r4!, {r3, r4, r5, r8, r9, fp}
    10ac:	2e180000 	cdpcs	0, 1, cr0, cr8, cr0, {0}
    10b0:	03193f01 	tsteq	r9, #1, 30
    10b4:	3b0b3a0e 	blcc	2cf8f4 <__RW_SIZE__+0x2cf36c>
    10b8:	2019270b 	andscs	r2, r9, fp, lsl #14
    10bc:	0013010b 	andseq	r0, r3, fp, lsl #2
    10c0:	00051900 	andeq	r1, r5, r0, lsl #18
    10c4:	0b3a0803 	bleq	e830d8 <__RW_SIZE__+0xe82b50>
    10c8:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    10cc:	2e1a0000 	cdpcs	0, 1, cr0, cr10, cr0, {0}
    10d0:	03193f00 	tsteq	r9, #0, 30
    10d4:	3b0b3a0e 	blcc	2cf914 <__RW_SIZE__+0x2cf38c>
    10d8:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    10dc:	000b2013 	andeq	r2, fp, r3, lsl r0
    10e0:	012e1b00 	teqeq	lr, r0, lsl #22
    10e4:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    10e8:	0b3b0b3a 	bleq	ec3dd8 <__RW_SIZE__+0xec3850>
    10ec:	13491927 	movtne	r1, #39207	; 0x9927
    10f0:	13010b20 	movwne	r0, #6944	; 0x1b20
    10f4:	341c0000 	ldrcc	r0, [ip], #-0
    10f8:	3a080300 	bcc	201d00 <__RW_SIZE__+0x201778>
    10fc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1100:	1d000013 	stcne	0, cr0, [r0, #-76]	; 0xffffffb4
    1104:	0e03012e 	adfeqsp	f0, f3, #0.5
    1108:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    110c:	0b201927 	bleq	8075b0 <__RW_SIZE__+0x807028>
    1110:	00001301 	andeq	r1, r0, r1, lsl #6
    1114:	0300051e 	movweq	r0, #1310	; 0x51e
    1118:	3b0b3a0e 	blcc	2cf958 <__RW_SIZE__+0x2cf3d0>
    111c:	00134905 	andseq	r4, r3, r5, lsl #18
    1120:	012e1f00 	teqeq	lr, r0, lsl #30
    1124:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1128:	0b3b0b3a 	bleq	ec3e18 <__RW_SIZE__+0xec3890>
    112c:	01111927 	tsteq	r1, r7, lsr #18
    1130:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1134:	01194296 			; <UNDEFINED> instruction: 0x01194296
    1138:	20000013 	andcs	r0, r0, r3, lsl r0
    113c:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    1140:	0b3b0b3a 	bleq	ec3e30 <__RW_SIZE__+0xec38a8>
    1144:	17021349 	strne	r1, [r2, -r9, asr #6]
    1148:	34210000 	strtcc	r0, [r1], #-0
    114c:	3a080300 	bcc	201d54 <__RW_SIZE__+0x2017cc>
    1150:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1154:	00170213 	andseq	r0, r7, r3, lsl r2
    1158:	00342200 	eorseq	r2, r4, r0, lsl #4
    115c:	0b3a0e03 	bleq	e84970 <__RW_SIZE__+0xe843e8>
    1160:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    1164:	00001702 	andeq	r1, r0, r2, lsl #14
    1168:	03000523 	movweq	r0, #1315	; 0x523
    116c:	3b0b3a0e 	blcc	2cf9ac <__RW_SIZE__+0x2cf424>
    1170:	0013490b 	andseq	r4, r3, fp, lsl #18
    1174:	012e2400 	teqeq	lr, r0, lsl #8
    1178:	01111331 	tsteq	r1, r1, lsr r3
    117c:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1180:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1184:	25000013 	strcs	r0, [r0, #-19]	; 0xffffffed
    1188:	13310005 	teqne	r1, #5
    118c:	00001802 	andeq	r1, r0, r2, lsl #16
    1190:	31000526 	tstcc	r0, r6, lsr #10
    1194:	00170213 	andseq	r0, r7, r3, lsl r2
    1198:	011d2700 	tsteq	sp, r0, lsl #14
    119c:	01521331 	cmpeq	r2, r1, lsr r3
    11a0:	0b581755 	bleq	1606efc <__RW_SIZE__+0x1606974>
    11a4:	00000b59 	andeq	r0, r0, r9, asr fp
    11a8:	3f012e28 	svccc	0x00012e28
    11ac:	3a0e0319 	bcc	381e18 <__RW_SIZE__+0x381890>
    11b0:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    11b4:	12011119 	andne	r1, r1, #1073741830	; 0x40000006
    11b8:	97184006 	ldrls	r4, [r8, -r6]
    11bc:	13011942 	movwne	r1, #6466	; 0x1942
    11c0:	05290000 	streq	r0, [r9, #-0]!
    11c4:	3a080300 	bcc	201dcc <__RW_SIZE__+0x201844>
    11c8:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    11cc:	00180213 	andseq	r0, r8, r3, lsl r2
    11d0:	00182a00 	andseq	r2, r8, r0, lsl #20
    11d4:	342b0000 	strtcc	r0, [fp], #-0
    11d8:	3a080300 	bcc	201de0 <__RW_SIZE__+0x201858>
    11dc:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    11e0:	00180213 	andseq	r0, r8, r3, lsl r2
    11e4:	00342c00 	eorseq	r2, r4, r0, lsl #24
    11e8:	0b3a0e03 	bleq	e849fc <__RW_SIZE__+0xe84474>
    11ec:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    11f0:	00001802 	andeq	r1, r0, r2, lsl #16
    11f4:	31011d2d 	tstcc	r1, sp, lsr #26
    11f8:	55015213 	strpl	r5, [r1, #-531]	; 0xfffffded
    11fc:	590b5817 	stmdbpl	fp, {r0, r1, r2, r4, fp, ip, lr}
    1200:	0013010b 	andseq	r0, r3, fp, lsl #2
    1204:	82892e00 	addhi	r2, r9, #0, 28
    1208:	01110101 	tsteq	r1, r1, lsl #2
    120c:	00001331 	andeq	r1, r0, r1, lsr r3
    1210:	01828a2f 	orreq	r8, r2, pc, lsr #20
    1214:	91180200 	tstls	r8, r0, lsl #4
    1218:	00001842 	andeq	r1, r0, r2, asr #16
    121c:	31002e30 	tstcc	r0, r0, lsr lr
    1220:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
    1224:	97184006 	ldrls	r4, [r8, -r6]
    1228:	00001942 	andeq	r1, r0, r2, asr #18
    122c:	31003431 	tstcc	r0, r1, lsr r4
    1230:	32000013 	andcc	r0, r0, #19
    1234:	1331001d 	teqne	r1, #29
    1238:	06120111 			; <UNDEFINED> instruction: 0x06120111
    123c:	0b590b58 	bleq	1643fa4 <__RW_SIZE__+0x1643a1c>
    1240:	0b330000 	bleq	cc1248 <__RW_SIZE__+0xcc0cc0>
    1244:	00175501 	andseq	r5, r7, r1, lsl #10
    1248:	001d3400 	andseq	r3, sp, r0, lsl #8
    124c:	01521331 	cmpeq	r2, r1, lsr r3
    1250:	0b581755 	bleq	1606fac <__RW_SIZE__+0x1606a24>
    1254:	00000b59 	andeq	r0, r0, r9, asr fp
    1258:	31000535 	tstcc	r0, r5, lsr r5
    125c:	000b1c13 	andeq	r1, fp, r3, lsl ip
    1260:	012e3600 	teqeq	lr, r0, lsl #12
    1264:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1268:	0b3b0b3a 	bleq	ec3f58 <__RW_SIZE__+0xec39d0>
    126c:	13491927 	movtne	r1, #39207	; 0x9927
    1270:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1274:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    1278:	00130119 	andseq	r0, r3, r9, lsl r1
    127c:	82893700 	addhi	r3, r9, #0, 14
    1280:	01110101 	tsteq	r1, r1, lsl #2
    1284:	13011331 	movwne	r1, #4913	; 0x1331
    1288:	05380000 	ldreq	r0, [r8, #-0]!
    128c:	3a080300 	bcc	201e94 <__RW_SIZE__+0x20190c>
    1290:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1294:	00170213 	andseq	r0, r7, r3, lsl r2
    1298:	011d3900 	tsteq	sp, r0, lsl #18
    129c:	01111331 	tsteq	r1, r1, lsr r3
    12a0:	0b580612 	bleq	1602af0 <__RW_SIZE__+0x1602568>
    12a4:	00000b59 	andeq	r0, r0, r9, asr fp
    12a8:	0300343a 	movweq	r3, #1082	; 0x43a
    12ac:	3b0b3a0e 	blcc	2cfaec <__RW_SIZE__+0x2cf564>
    12b0:	3f134905 	svccc	0x00134905
    12b4:	00193c19 	andseq	r3, r9, r9, lsl ip
    12b8:	00343b00 	eorseq	r3, r4, r0, lsl #22
    12bc:	0b3a0e03 	bleq	e84ad0 <__RW_SIZE__+0xe84548>
    12c0:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    12c4:	193c193f 	ldmdbne	ip!, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
    12c8:	2e3c0000 	cdpcs	0, 3, cr0, cr12, cr0, {0}
    12cc:	03193f01 	tsteq	r9, #1, 30
    12d0:	3b0b3a0e 	blcc	2cfb10 <__RW_SIZE__+0x2cf588>
    12d4:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    12d8:	01193c13 	tsteq	r9, r3, lsl ip
    12dc:	3d000013 	stccc	0, cr0, [r0, #-76]	; 0xffffffb4
    12e0:	13490005 	movtne	r0, #36869	; 0x9005
    12e4:	2e3e0000 	cdpcs	0, 3, cr0, cr14, cr0, {0}
    12e8:	03193f01 	tsteq	r9, #1, 30
    12ec:	3b0b3a0e 	blcc	2cfb2c <__RW_SIZE__+0x2cf5a4>
    12f0:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
    12f4:	00193c13 	andseq	r3, r9, r3, lsl ip
    12f8:	11010000 	mrsne	r0, (UNDEF: 1)
    12fc:	11061000 	mrsne	r1, (UNDEF: 6)
    1300:	03011201 	movweq	r1, #4609	; 0x1201
    1304:	25081b08 	strcs	r1, [r8, #-2824]	; 0xfffff4f8
    1308:	00051308 	andeq	r1, r5, r8, lsl #6
    130c:	11010000 	mrsne	r0, (UNDEF: 1)
    1310:	11061000 	mrsne	r1, (UNDEF: 6)
    1314:	03011201 	movweq	r1, #4609	; 0x1201
    1318:	25081b08 	strcs	r1, [r8, #-2824]	; 0xfffff4f8
    131c:	00051308 	andeq	r1, r5, r8, lsl #6
    1320:	11010000 	mrsne	r0, (UNDEF: 1)
    1324:	130e2501 	movwne	r2, #58625	; 0xe501
    1328:	1b0e030b 	blne	381f5c <__RW_SIZE__+0x3819d4>
    132c:	1201110e 	andne	r1, r1, #-2147483645	; 0x80000003
    1330:	00171006 	andseq	r1, r7, r6
    1334:	00240200 	eoreq	r0, r4, r0, lsl #4
    1338:	0b3e0b0b 	bleq	f83f6c <__RW_SIZE__+0xf839e4>
    133c:	00000e03 	andeq	r0, r0, r3, lsl #28
    1340:	03001603 	movweq	r1, #1539	; 0x603
    1344:	3b0b3a0e 	blcc	2cfb84 <__RW_SIZE__+0x2cf5fc>
    1348:	0013490b 	andseq	r4, r3, fp, lsl #18
    134c:	00240400 	eoreq	r0, r4, r0, lsl #8
    1350:	0b3e0b0b 	bleq	f83f84 <__RW_SIZE__+0xf839fc>
    1354:	00000803 	andeq	r0, r0, r3, lsl #16
    1358:	49003505 	stmdbmi	r0, {r0, r2, r8, sl, ip, sp}
    135c:	06000013 			; <UNDEFINED> instruction: 0x06000013
    1360:	0b0b0113 	bleq	2c17b4 <__RW_SIZE__+0x2c122c>
    1364:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1368:	00001301 	andeq	r1, r0, r1, lsl #6
    136c:	03000d07 	movweq	r0, #3335	; 0xd07
    1370:	3b0b3a08 	blcc	2cfb98 <__RW_SIZE__+0x2cf610>
    1374:	38134905 	ldmdacc	r3, {r0, r2, r8, fp, lr}
    1378:	0800000b 	stmdaeq	r0, {r0, r1, r3}
    137c:	0e03000d 	cdpeq	0, 0, cr0, cr3, cr13, {0}
    1380:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1384:	0b381349 	bleq	e060b0 <__RW_SIZE__+0xe05b28>
    1388:	16090000 	strne	r0, [r9], -r0
    138c:	3a0e0300 	bcc	381f94 <__RW_SIZE__+0x381a0c>
    1390:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1394:	0a000013 	beq	13e8 <__RW_SIZE__+0xe60>
    1398:	0b0b0113 	bleq	2c17ec <__RW_SIZE__+0x2c1264>
    139c:	0b3b0b3a 	bleq	ec408c <__RW_SIZE__+0xec3b04>
    13a0:	00001301 	andeq	r1, r0, r1, lsl #6
    13a4:	03000d0b 	movweq	r0, #3339	; 0xd0b
    13a8:	3b0b3a0e 	blcc	2cfbe8 <__RW_SIZE__+0x2cf660>
    13ac:	3813490b 	ldmdacc	r3, {r0, r1, r3, r8, fp, lr}
    13b0:	0c00000b 	stceq	0, cr0, [r0], {11}
    13b4:	0803000d 	stmdaeq	r3, {r0, r2, r3}
    13b8:	0b3b0b3a 	bleq	ec40a8 <__RW_SIZE__+0xec3b20>
    13bc:	0b381349 	bleq	e060e8 <__RW_SIZE__+0xe05b60>
    13c0:	2e0d0000 	cdpcs	0, 0, cr0, cr13, cr0, {0}
    13c4:	3a0e0301 	bcc	381fd0 <__RW_SIZE__+0x381a48>
    13c8:	270b3b0b 	strcs	r3, [fp, -fp, lsl #22]
    13cc:	010b2019 	tsteq	fp, r9, lsl r0
    13d0:	0e000013 	mcreq	0, 0, r0, cr0, cr3, {0}
    13d4:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    13d8:	0b3b0b3a 	bleq	ec40c8 <__RW_SIZE__+0xec3b40>
    13dc:	00001349 	andeq	r1, r0, r9, asr #6
    13e0:	0300050f 	movweq	r0, #1295	; 0x50f
    13e4:	3b0b3a08 	blcc	2cfc0c <__RW_SIZE__+0x2cf684>
    13e8:	0013490b 	andseq	r4, r3, fp, lsl #18
    13ec:	00341000 	eorseq	r1, r4, r0
    13f0:	0b3a0803 	bleq	e83404 <__RW_SIZE__+0xe82e7c>
    13f4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    13f8:	2e110000 	cdpcs	0, 1, cr0, cr1, cr0, {0}
    13fc:	03193f01 	tsteq	r9, #1, 30
    1400:	3b0b3a0e 	blcc	2cfc40 <__RW_SIZE__+0x2cf6b8>
    1404:	2019270b 	andscs	r2, r9, fp, lsl #14
    1408:	0013010b 	andseq	r0, r3, fp, lsl #2
    140c:	002e1200 	eoreq	r1, lr, r0, lsl #4
    1410:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1414:	0b3b0b3a 	bleq	ec4104 <__RW_SIZE__+0xec3b7c>
    1418:	0b201927 	bleq	8078bc <__RW_SIZE__+0x807334>
    141c:	2e130000 	cdpcs	0, 1, cr0, cr3, cr0, {0}
    1420:	03193f00 	tsteq	r9, #0, 30
    1424:	3b0b3a0e 	blcc	2cfc64 <__RW_SIZE__+0x2cf6dc>
    1428:	20192705 	andscs	r2, r9, r5, lsl #14
    142c:	1400000b 	strne	r0, [r0], #-11
    1430:	1331002e 	teqne	r1, #46	; 0x2e
    1434:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1438:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    143c:	15000019 	strne	r0, [r0, #-25]	; 0xffffffe7
    1440:	1331012e 	teqne	r1, #-2147483637	; 0x8000000b
    1444:	06120111 			; <UNDEFINED> instruction: 0x06120111
    1448:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    144c:	00130119 	andseq	r0, r3, r9, lsl r1
    1450:	00051600 	andeq	r1, r5, r0, lsl #12
    1454:	17021331 	smladxne	r2, r1, r3, r1
    1458:	1d170000 	ldcne	0, cr0, [r7, #-0]
    145c:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    1460:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    1464:	010b590b 	tsteq	fp, fp, lsl #18
    1468:	18000013 	stmdane	r0, {r0, r1, r4}
    146c:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    1470:	17550152 			; <UNDEFINED> instruction: 0x17550152
    1474:	0b590b58 	bleq	16441dc <__RW_SIZE__+0x1643c54>
    1478:	05190000 	ldreq	r0, [r9, #-0]
    147c:	00133100 	andseq	r3, r3, r0, lsl #2
    1480:	011d1a00 	tsteq	sp, r0, lsl #20
    1484:	01111331 	tsteq	r1, r1, lsr r3
    1488:	0b580612 	bleq	1602cd8 <__RW_SIZE__+0x1602750>
    148c:	00000b59 	andeq	r0, r0, r9, asr fp
    1490:	3100051b 	tstcc	r0, fp, lsl r5
    1494:	000b1c13 	andeq	r1, fp, r3, lsl ip
    1498:	010b1c00 	tsteq	fp, r0, lsl #24
    149c:	00001755 	andeq	r1, r0, r5, asr r7
    14a0:	3100341d 	tstcc	r0, sp, lsl r4
    14a4:	00180213 	andseq	r0, r8, r3, lsl r2
    14a8:	00051e00 	andeq	r1, r5, r0, lsl #28
    14ac:	18021331 	stmdane	r2, {r0, r4, r5, r8, r9, ip}
    14b0:	051f0000 	ldreq	r0, [pc, #-0]	; 14b8 <__RW_SIZE__+0xf30>
    14b4:	1c133100 	ldfnes	f3, [r3], {-0}
    14b8:	2000000d 	andcs	r0, r0, sp
    14bc:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
    14c0:	0b3a0e03 	bleq	e84cd4 <__RW_SIZE__+0xe8474c>
    14c4:	19270b3b 	stmdbne	r7!, {r0, r1, r3, r4, r5, r8, r9, fp}
    14c8:	06120111 			; <UNDEFINED> instruction: 0x06120111
    14cc:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
    14d0:	00130119 	andseq	r0, r3, r9, lsl r1
    14d4:	00052100 	andeq	r2, r5, r0, lsl #2
    14d8:	0b3a0803 	bleq	e834ec <__RW_SIZE__+0xe82f64>
    14dc:	13490b3b 	movtne	r0, #39739	; 0x9b3b
    14e0:	00001702 	andeq	r1, r0, r2, lsl #14
    14e4:	03000522 	movweq	r0, #1314	; 0x522
    14e8:	3b0b3a0e 	blcc	2cfd28 <__RW_SIZE__+0x2cf7a0>
    14ec:	0213490b 	andseq	r4, r3, #180224	; 0x2c000
    14f0:	23000017 	movwcs	r0, #23
    14f4:	08030034 	stmdaeq	r3, {r2, r4, r5}
    14f8:	0b3b0b3a 	bleq	ec41e8 <__RW_SIZE__+0xec3c60>
    14fc:	17021349 	strne	r1, [r2, -r9, asr #6]
    1500:	34240000 	strtcc	r0, [r4], #-0
    1504:	3a0e0300 	bcc	38210c <__RW_SIZE__+0x381b84>
    1508:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    150c:	00170213 	andseq	r0, r7, r3, lsl r2
    1510:	82892500 	addhi	r2, r9, #0, 10
    1514:	01110001 	tsteq	r1, r1
    1518:	00001331 	andeq	r1, r0, r1, lsr r3
    151c:	01828926 	orreq	r8, r2, r6, lsr #18
    1520:	95011101 	strls	r1, [r1, #-257]	; 0xfffffeff
    1524:	13311942 	teqne	r1, #1081344	; 0x108000
    1528:	8a270000 	bhi	9c1530 <__RW_SIZE__+0x9c0fa8>
    152c:	02000182 	andeq	r0, r0, #-2147483616	; 0x80000020
    1530:	18429118 	stmdane	r2, {r3, r4, r8, ip, pc}^
    1534:	34280000 	strtcc	r0, [r8], #-0
    1538:	3a080300 	bcc	202140 <__RW_SIZE__+0x201bb8>
    153c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
    1540:	00180213 	andseq	r0, r8, r3, lsl r2
    1544:	011d2900 	tsteq	sp, r0, lsl #18
    1548:	01111331 	tsteq	r1, r1, lsr r3
    154c:	0b580612 	bleq	1602d9c <__RW_SIZE__+0x1602814>
    1550:	13010559 	movwne	r0, #5465	; 0x1559
    1554:	892a0000 	stmdbhi	sl!, {}	; <UNPREDICTABLE>
    1558:	11010182 	smlabbne	r1, r2, r1, r0
    155c:	00133101 	andseq	r3, r3, r1, lsl #2
    1560:	012e2b00 	teqeq	lr, r0, lsl #22
    1564:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
    1568:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    156c:	01111927 	tsteq	r1, r7, lsr #18
    1570:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
    1574:	01194297 			; <UNDEFINED> instruction: 0x01194297
    1578:	2c000013 	stccs	0, cr0, [r0], {19}
    157c:	08030005 	stmdaeq	r3, {r0, r2}
    1580:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1584:	17021349 	strne	r1, [r2, -r9, asr #6]
    1588:	052d0000 	streq	r0, [sp, #-0]!
    158c:	3a0e0300 	bcc	382194 <__RW_SIZE__+0x381c0c>
    1590:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1594:	00180213 	andseq	r0, r8, r3, lsl r2
    1598:	00342e00 	eorseq	r2, r4, r0, lsl #28
    159c:	0b3a0803 	bleq	e835b0 <__RW_SIZE__+0xe83028>
    15a0:	1349053b 	movtne	r0, #38203	; 0x953b
    15a4:	00001702 	andeq	r1, r0, r2, lsl #14
    15a8:	0300342f 	movweq	r3, #1071	; 0x42f
    15ac:	3b0b3a08 	blcc	2cfdd4 <__RW_SIZE__+0x2cf84c>
    15b0:	02134905 	andseq	r4, r3, #81920	; 0x14000
    15b4:	30000018 	andcc	r0, r0, r8, lsl r0
    15b8:	1331011d 	teqne	r1, #1073741831	; 0x40000007
    15bc:	17550152 			; <UNDEFINED> instruction: 0x17550152
    15c0:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
    15c4:	00001301 	andeq	r1, r0, r1, lsl #6
    15c8:	03002e31 	movweq	r2, #3633	; 0xe31
    15cc:	3b0b3a0e 	blcc	2cfe0c <__RW_SIZE__+0x2cf884>
    15d0:	2019270b 	andscs	r2, r9, fp, lsl #14
    15d4:	3200000b 	andcc	r0, r0, #11
    15d8:	1331001d 	teqne	r1, #29
    15dc:	17550152 			; <UNDEFINED> instruction: 0x17550152
    15e0:	05590b58 	ldrbeq	r0, [r9, #-2904]	; 0xfffff4a8
    15e4:	1d330000 	ldcne	0, cr0, [r3, #-0]
    15e8:	11133101 	tstne	r3, r1, lsl #2
    15ec:	58061201 	stmdapl	r6, {r0, r9, ip}
    15f0:	0005590b 	andeq	r5, r5, fp, lsl #18
    15f4:	00053400 	andeq	r3, r5, r0, lsl #8
    15f8:	051c1331 	ldreq	r1, [ip, #-817]	; 0xfffffccf
    15fc:	0b350000 	bleq	d41604 <__RW_SIZE__+0xd4107c>
    1600:	12011101 	andne	r1, r1, #1073741824	; 0x40000000
    1604:	36000006 	strcc	r0, [r0], -r6
    1608:	0e030005 	cdpeq	0, 0, cr0, cr3, cr5, {0}
    160c:	053b0b3a 	ldreq	r0, [fp, #-2874]!	; 0xfffff4c6
    1610:	17021349 	strne	r1, [r2, -r9, asr #6]
    1614:	1d370000 	ldcne	0, cr0, [r7, #-0]
    1618:	52133101 	andspl	r3, r3, #1073741824	; 0x40000000
    161c:	58175501 	ldmdapl	r7, {r0, r8, sl, ip, lr}
    1620:	0005590b 	andeq	r5, r5, fp, lsl #18
    1624:	011d3800 	tsteq	sp, r0, lsl #16
    1628:	01111331 	tsteq	r1, r1, lsr r3
    162c:	0b580612 	bleq	1602e7c <__RW_SIZE__+0x16028f4>
    1630:	13010b59 	movwne	r0, #7001	; 0x1b59
    1634:	34390000 	ldrtcc	r0, [r9], #-0
    1638:	3a0e0300 	bcc	382240 <__RW_SIZE__+0x381cb8>
    163c:	49053b0b 	stmdbmi	r5, {r0, r1, r3, r8, r9, fp, ip, sp}
    1640:	3c193f13 	ldccc	15, cr3, [r9], {19}
    1644:	3a000019 	bcc	16b0 <__RW_SIZE__+0x1128>
    1648:	0e030034 	mcreq	0, 0, r0, cr3, cr4, {1}
    164c:	0b3b0b3a 	bleq	ec433c <__RW_SIZE__+0xec3db4>
    1650:	193f1349 	ldmdbne	pc!, {r0, r3, r6, r8, r9, ip}	; <UNPREDICTABLE>
    1654:	00001802 	andeq	r1, r0, r2, lsl #16
	...

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
  14:	00000068 	andeq	r0, r0, r8, rrx
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	01cb0002 	biceq	r0, fp, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	080031b0 	stmdaeq	r0, {r4, r5, r7, r8, ip, sp}
  34:	000000a2 	andeq	r0, r0, r2, lsr #1
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	06d40002 	ldrbeq	r0, [r4], r2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	08003254 	stmdaeq	r0, {r2, r4, r6, r9, ip, sp}
  54:	0000067e 	andeq	r0, r0, lr, ror r6
	...
  60:	0000001c 	andeq	r0, r0, ip, lsl r0
  64:	10f40002 	rscsne	r0, r4, r2
  68:	00040000 	andeq	r0, r4, r0
  6c:	00000000 	andeq	r0, r0, r0
  70:	080038d4 	stmdaeq	r0, {r2, r4, r6, r7, fp, ip, sp}
  74:	00000288 	andeq	r0, r0, r8, lsl #5
	...
  80:	0000001c 	andeq	r0, r0, ip, lsl r0
  84:	18920002 	ldmne	r2, {r1}
  88:	00040000 	andeq	r0, r4, r0
  8c:	00000000 	andeq	r0, r0, r0
  90:	08003b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp, ip, sp}
  94:	000000f2 	strdeq	r0, [r0], -r2
	...
  a0:	0000001c 	andeq	r0, r0, ip, lsl r0
  a4:	1ec40002 	cdpne	0, 12, cr0, cr4, cr2, {0}
  a8:	00040000 	andeq	r0, r4, r0
  ac:	00000000 	andeq	r0, r0, r0
  b0:	08003c50 	stmdaeq	r0, {r4, r6, sl, fp, ip, sp}
  b4:	00000072 	andeq	r0, r0, r2, ror r0
	...
  c0:	0000001c 	andeq	r0, r0, ip, lsl r0
  c4:	20bf0002 	adcscs	r0, pc, r2
  c8:	00040000 	andeq	r0, r4, r0
  cc:	00000000 	andeq	r0, r0, r0
  d0:	08003cc4 	stmdaeq	r0, {r2, r6, r7, sl, fp, ip, sp}
  d4:	00000166 	andeq	r0, r0, r6, ror #2
	...
  e0:	0000001c 	andeq	r0, r0, ip, lsl r0
  e4:	24660002 	strbtcs	r0, [r6], #-2
  e8:	00040000 	andeq	r0, r4, r0
  ec:	00000000 	andeq	r0, r0, r0
  f0:	08003e2c 	stmdaeq	r0, {r2, r3, r5, r9, sl, fp, ip, sp}
  f4:	00000070 	andeq	r0, r0, r0, ror r0
	...
 100:	0000001c 	andeq	r0, r0, ip, lsl r0
 104:	27350002 	ldrcs	r0, [r5, -r2]!
 108:	00040000 	andeq	r0, r4, r0
 10c:	00000000 	andeq	r0, r0, r0
 110:	08003e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp, ip, sp}
 114:	000003b2 			; <UNDEFINED> instruction: 0x000003b2
	...
 120:	0000001c 	andeq	r0, r0, ip, lsl r0
 124:	359b0002 	ldrcc	r0, [fp, #2]
 128:	00040000 	andeq	r0, r4, r0
 12c:	00000000 	andeq	r0, r0, r0
 130:	08004250 	stmdaeq	r0, {r4, r6, r9, lr}
 134:	00000048 	andeq	r0, r0, r8, asr #32
	...
 140:	0000001c 	andeq	r0, r0, ip, lsl r0
 144:	36aa0002 	strtcc	r0, [sl], r2
 148:	00040000 	andeq	r0, r4, r0
 14c:	00000000 	andeq	r0, r0, r0
 150:	08004298 	stmdaeq	r0, {r3, r4, r7, r9, lr}
 154:	000001aa 	andeq	r0, r0, sl, lsr #3
	...
 160:	0000001c 	andeq	r0, r0, ip, lsl r0
 164:	3d920002 	ldccc	0, cr0, [r2, #8]
 168:	00040000 	andeq	r0, r4, r0
 16c:	00000000 	andeq	r0, r0, r0
 170:	08004448 	stmdaeq	r0, {r3, r6, sl, lr}
 174:	00000362 	andeq	r0, r0, r2, ror #6
	...
 180:	0000001c 	andeq	r0, r0, ip, lsl r0
 184:	47410002 	strbmi	r0, [r1, -r2]
 188:	00040000 	andeq	r0, r4, r0
 18c:	00000000 	andeq	r0, r0, r0
 190:	080047b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, lr}
 194:	00000048 	andeq	r0, r0, r8, asr #32
	...
 1a0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1a4:	47db0002 	ldrbmi	r0, [fp, r2]
 1a8:	00040000 	andeq	r0, r4, r0
 1ac:	00000000 	andeq	r0, r0, r0
 1b0:	08003000 	stmdaeq	r0, {ip, sp}
 1b4:	00000148 	andeq	r0, r0, r8, asr #2
	...
 1c0:	0000001c 	andeq	r0, r0, ip, lsl r0
 1c4:	486e0002 	stmdami	lr!, {r1}^
 1c8:	00040000 	andeq	r0, r4, r0
 1cc:	00000000 	andeq	r0, r0, r0
 1d0:	080047f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, lr}
 1d4:	00002f0c 	andeq	r2, r0, ip, lsl #30
	...

Disassembly of section .debug_line:

00000000 <.debug_line>:
       0:	000000a6 	andeq	r0, r0, r6, lsr #1
       4:	007f0002 	rsbseq	r0, pc, r2
       8:	01020000 	mrseq	r0, (UNDEF: 2)
       c:	000d0efb 	strdeq	r0, [sp], -fp
      10:	01010101 	tsteq	r1, r1, lsl #2
      14:	01000000 	mrseq	r0, (UNDEF: 0)
      18:	43010000 	movwmi	r0, #4096	; 0x1000
      1c:	6f435c3a 	svcvs	0x00435c3a
      20:	6f536564 	svcvs	0x00536564
      24:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
      28:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
      2c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
      30:	20797265 	rsbscs	r7, r9, r5, ror #4
      34:	202b2b47 	eorcs	r2, fp, r7, asr #22
      38:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
      3c:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
      40:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
      44:	61652d65 	cmnvs	r5, r5, ror #26
      48:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
      4c:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
      50:	00006564 	andeq	r6, r0, r4, ror #10
      54:	636f6c63 	cmnvs	pc, #25344	; 0x6300
      58:	00632e6b 	rsbeq	r2, r3, fp, ror #28
      5c:	73000000 	movwvc	r0, #0
      60:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
      64:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
      68:	0000682e 	andeq	r6, r0, lr, lsr #16
      6c:	74730000 	ldrbtvc	r0, [r3], #-0
      70:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
      74:	0100682e 	tsteq	r0, lr, lsr #16
      78:	6f630000 	svcvs	0x00630000
      7c:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
      80:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
      84:	00000000 	andeq	r0, r0, r0
      88:	02050000 	andeq	r0, r5, #0
      8c:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
      90:	21681315 	cmncs	r8, r5, lsl r3
      94:	0402001f 	streq	r0, [r2], #-31	; 0xffffffe1
      98:	5a763d01 	bpl	1d8f4a4 <__RW_SIZE__+0x1d8ef1c>
      9c:	02001f21 	andeq	r1, r0, #33, 30	; 0x84
      a0:	763d0104 	ldrtvc	r0, [sp], -r4, lsl #2
      a4:	0007029f 	muleq	r7, pc, r2	; <UNPREDICTABLE>
      a8:	00e20101 	rsceq	r0, r2, r1, lsl #2
      ac:	00020000 	andeq	r0, r2, r0
      b0:	00000065 	andeq	r0, r0, r5, rrx
      b4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
      b8:	0101000d 	tsteq	r1, sp
      bc:	00000101 	andeq	r0, r0, r1, lsl #2
      c0:	00000100 	andeq	r0, r0, r0, lsl #2
      c4:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
      c8:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
      cc:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
      d0:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
      d4:	756f535c 	strbvc	r5, [pc, #-860]!	; fffffd80 <MSP_BASE+0xdfffad80>
      d8:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
      dc:	2b472079 	blcs	11c82c8 <__RW_SIZE__+0x11c7d40>
      e0:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
      e4:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
      e8:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
      ec:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
      f0:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
      f4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
      f8:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
      fc:	6f630000 	svcvs	0x00630000
     100:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
     104:	632e336d 	teqvs	lr, #-1275068415	; 0xb4000001
     108:	00000000 	andeq	r0, r0, r0
     10c:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
     110:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     114:	00000100 	andeq	r0, r0, r0, lsl #2
     118:	02050000 	andeq	r0, r5, #0
     11c:	080031b0 	stmdaeq	r0, {r4, r5, r7, r8, ip, sp}
     120:	0103bf03 	tsteq	r3, r3, lsl #30
     124:	0c034e15 	stceq	14, cr4, [r3], {21}
     128:	034c1301 	movteq	r1, #49921	; 0xc301
     12c:	4e15010c 	mufmis	f0, f5, #4.0
     130:	13010c03 	movwne	r0, #7171	; 0x1c03
     134:	010a034c 	tsteq	sl, ip, asr #6
     138:	0a033015 	beq	cc194 <__RW_SIZE__+0xcbc0c>
     13c:	0b03132e 	bleq	c4dfc <__RW_SIZE__+0xc4874>
     140:	0330154a 	teqeq	r0, #310378496	; 0x12800000
     144:	03132e0a 	tsteq	r3, #10, 28	; 0xa0
     148:	30154a0b 	andscc	r4, r5, fp, lsl #20
     14c:	132e0a03 	teqne	lr, #12288	; 0x3000
     150:	154a0b03 	strbne	r0, [sl, #-2819]	; 0xfffff4fd
     154:	2e0a0330 	mcrcs	3, 0, r0, cr10, cr0, {1}
     158:	4a0d0313 	bmi	340dac <__RW_SIZE__+0x340824>
     15c:	0b032215 	bleq	c89b8 <__RW_SIZE__+0xc8430>
     160:	03221520 	teqeq	r2, #32, 10	; 0x8000000
     164:	2215200b 	andscs	r2, r5, #11
     168:	15200b03 	strne	r0, [r0, #-2819]!	; 0xfffff4fd
     16c:	2e0b0330 	mcrcs	3, 0, r0, cr11, cr0, {1}
     170:	0b033015 	bleq	cc1cc <__RW_SIZE__+0xcbc44>
     174:	0330152e 	teqeq	r0, #192937984	; 0xb800000
     178:	30152e0b 	andscc	r2, r5, fp, lsl #28
     17c:	152e0c03 	strne	r0, [lr, #-3075]!	; 0xfffff3fd
     180:	200c033e 	andcs	r0, ip, lr, lsr r3
     184:	0c033e15 	stceq	14, cr3, [r3], {21}
     188:	02301520 	eorseq	r1, r0, #32, 10	; 0x8000000
     18c:	01010001 	tsteq	r1, r1
     190:	00000215 	andeq	r0, r0, r5, lsl r2
     194:	00e80002 	rsceq	r0, r8, r2
     198:	01020000 	mrseq	r0, (UNDEF: 2)
     19c:	000d0efb 	strdeq	r0, [sp], -fp
     1a0:	01010101 	tsteq	r1, r1, lsl #2
     1a4:	01000000 	mrseq	r0, (UNDEF: 0)
     1a8:	43010000 	movwmi	r0, #4096	; 0x1000
     1ac:	6f435c3a 	svcvs	0x00435c3a
     1b0:	6f536564 	svcvs	0x00536564
     1b4:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     1b8:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
     1bc:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     1c0:	20797265 	rsbscs	r7, r9, r5, ror #4
     1c4:	202b2b47 	eorcs	r2, fp, r7, asr #22
     1c8:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
     1cc:	62696c2f 	rsbvs	r6, r9, #12032	; 0x2f00
     1d0:	6363672f 	cmnvs	r3, #12320768	; 0xbc0000
     1d4:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     1d8:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     1dc:	61652d65 	cmnvs	r5, r5, ror #26
     1e0:	342f6962 	strtcc	r6, [pc], #-2402	; 1e8 <__ZI_SIZE__+0x17c>
     1e4:	312e382e 	teqcc	lr, lr, lsr #16
     1e8:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     1ec:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     1f0:	5c3a4300 	ldcpl	3, cr4, [sl], #-0
     1f4:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
     1f8:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     1fc:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     200:	756f535c 	strbvc	r5, [pc, #-860]!	; fffffeac <MSP_BASE+0xdfffaeac>
     204:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     208:	2b472079 	blcs	11c83f4 <__RW_SIZE__+0x11c7e6c>
     20c:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
     210:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
     214:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     218:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     21c:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     220:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     224:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     228:	72670000 	rsbvc	r0, r7, #0
     22c:	69687061 	stmdbvs	r8!, {r0, r5, r6, ip, sp, lr}^
     230:	632e7363 	teqvs	lr, #-1946157055	; 0x8c000001
     234:	00000000 	andeq	r0, r0, r0
     238:	61647473 	smcvs	18243	; 0x4743
     23c:	682e6772 	stmdavs	lr!, {r1, r4, r5, r6, r8, r9, sl, sp, lr}
     240:	00000100 	andeq	r0, r0, r0, lsl #2
     244:	65726f63 	ldrbvs	r6, [r2, #-3939]!	; 0xfffff09d
     248:	336d635f 	cmncc	sp, #2080374785	; 0x7c000001
     24c:	0000682e 	andeq	r6, r0, lr, lsr #16
     250:	4e450000 	cdpmi	0, 4, cr0, cr5, cr0, {0}
     254:	31583847 	cmpcc	r8, r7, asr #16
     258:	00482e36 	subeq	r2, r8, r6, lsr lr
     25c:	6c000000 	stcvs	0, cr0, [r0], {-0}
     260:	682e6463 	stmdavs	lr!, {r0, r1, r5, r6, sl, sp, lr}
     264:	00000000 	andeq	r0, r0, r0
     268:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
     26c:	00682e6f 	rsbeq	r2, r8, pc, ror #28
     270:	3c000002 	stccc	0, cr0, [r0], {2}
     274:	6c697562 	cfstr64vs	mvdx7, [r9], #-392	; 0xfffffe78
     278:	6e692d74 	mcrvs	13, 3, r2, cr9, cr4, {3}
     27c:	0000003e 	andeq	r0, r0, lr, lsr r0
     280:	05000000 	streq	r0, [r0, #-0]
     284:	00325402 	eorseq	r5, r2, r2, lsl #8
     288:	010d0308 	tsteq	sp, r8, lsl #6
     28c:	32204632 	eorcc	r4, r0, #52428800	; 0x3200000
     290:	08110346 	ldmdaeq	r1, {r1, r2, r6, r8, r9}
     294:	03bf6b58 			; <UNDEFINED> instruction: 0x03bf6b58
     298:	0a033c76 	beq	cf478 <__RW_SIZE__+0xceef0>
     29c:	4a170320 	bmi	5c0f24 <__RW_SIZE__+0x5c099c>
     2a0:	032e6b03 	teqeq	lr, #3072	; 0xc00
     2a4:	25252e74 	strcs	r2, [r5, #-3700]!	; 0xfffff18c
     2a8:	01040200 	mrseq	r0, R12_usr
     2ac:	e477033a 	ldrbt	r0, [r7], #-826	; 0xfffffcc6
     2b0:	0341412f 	movteq	r4, #4399	; 0x112f
     2b4:	033e6670 	teqeq	lr, #112, 12	; 0x7000000
     2b8:	412f4a18 	teqmi	pc, r8, lsl sl	; <UNPREDICTABLE>
     2bc:	ad593e41 	ldclge	14, cr3, [r9, #-260]	; 0xfffffefc
     2c0:	90560359 	subsls	r0, r6, r9, asr r3
     2c4:	58310372 	ldmdapl	r1!, {r1, r4, r5, r6, r8, r9}
     2c8:	01040200 	mrseq	r0, R12_usr
     2cc:	004a6b03 	subeq	r6, sl, r3, lsl #22
     2d0:	03010402 	movweq	r0, #5122	; 0x1402
     2d4:	5977826b 	ldmdbpl	r7!, {r0, r1, r3, r5, r6, r9, pc}^
     2d8:	59741403 	ldmdbpl	r4!, {r0, r1, sl, ip}^
     2dc:	ac6b0394 	stclge	3, cr0, [fp], #-592	; 0xfffffdb0
     2e0:	597f2f89 	ldmdbpl	pc!, {r0, r3, r7, r8, r9, sl, fp, sp}^	; <UNPREDICTABLE>
     2e4:	581e03ad 	ldmdapl	lr, {r0, r2, r3, r5, r7, r8, r9}
     2e8:	311d313c 	tstcc	sp, ip, lsr r1
     2ec:	37e45603 	strbcc	r5, [r4, r3, lsl #12]!
     2f0:	034a0c03 	movteq	r0, #44035	; 0xac03
     2f4:	33292e79 	teqcc	r9, #1936	; 0x790
     2f8:	034a1c03 	movteq	r1, #44035	; 0xac03
     2fc:	76032e69 	strvc	r2, [r3], -r9, ror #28
     300:	9e0a032e 	cdpls	3, 0, cr0, cr10, cr14, {1}
     304:	033c6903 	teqeq	ip, #49152	; 0xc000
     308:	039e0815 	orrseq	r0, lr, #1376256	; 0x150000
     30c:	412fe477 	teqmi	pc, r7, ror r4	; <UNPREDICTABLE>
     310:	6670034f 	ldrbtvs	r0, [r0], -pc, asr #6
     314:	4a18033e 	bmi	601014 <__RW_SIZE__+0x600a8c>
     318:	3e41412f 	dvfccsp	f4, f1, #10.0
     31c:	0359ad59 	cmpeq	r9, #5696	; 0x1640
     320:	03729056 	cmneq	r2, #86	; 0x56
     324:	1c245837 	stcne	8, cr5, [r4], #-220	; 0xffffff24
     328:	03343840 	teqeq	r4, #64, 16	; 0x400000
     32c:	6b034a5f 	blvs	d2cb0 <__RW_SIZE__+0xd2728>
     330:	03597782 	cmpeq	r9, #34078720	; 0x2080000
     334:	94597414 	ldrbls	r7, [r9], #-1044	; 0xfffffbec
     338:	89ac6b03 	stmibhi	ip!, {r0, r1, r8, r9, fp, sp, lr}
     33c:	ad597f2f 	ldclge	15, cr7, [r9, #-188]	; 0xffffff44
     340:	404a2a03 	submi	r2, sl, r3, lsl #20
     344:	1c3b411c 	ldfnes	f4, [fp], #-112	; 0xffffff90
     348:	2e72034f 	cdpcs	3, 7, cr0, cr2, cr15, {2}
     34c:	37d65603 	ldrbcc	r5, [r6, r3, lsl #12]
     350:	03582103 	cmpeq	r8, #-1073741824	; 0xc0000000
     354:	1c037464 	cfstrsne	mvf7, [r3], {100}	; 0x64
     358:	2e69032e 	cdpcs	3, 6, cr0, cr9, cr14, {1}
     35c:	03587603 	cmpeq	r8, #3145728	; 0x300000
     360:	7903740c 	stmdbvc	r3, {r2, r3, sl, ip, sp, lr}
     364:	6903252e 	stmdbvs	r3, {r1, r2, r3, r5, r8, sl, sp}
     368:	08150358 	ldmdaeq	r5, {r3, r4, r6, r8, r9}
     36c:	f27703ac 	vcgt.s<illegal width 64>	d16, d23, d28
     370:	034f412f 	movteq	r4, #61743	; 0xf12f
     374:	034c7470 	movteq	r7, #50288	; 0xc470
     378:	412f3c18 	teqmi	pc, r8, lsl ip	; <UNPREDICTABLE>
     37c:	ad593e41 	ldclge	14, cr3, [r9, #-260]	; 0xfffffefc
     380:	9e560359 	mrcls	3, 2, r0, cr6, cr9, {2}
     384:	58370380 	ldmdapl	r7!, {r7, r8, r9}
     388:	38401c24 	stmdacc	r0, {r2, r5, sl, fp, ip}^
     38c:	033c1103 	teqeq	ip, #-1073741824	; 0xc0000000
     390:	6b034a54 	blvs	d2ce8 <__RW_SIZE__+0xd2760>
     394:	03597782 	cmpeq	r9, #34078720	; 0x2080000
     398:	a2598214 	subsge	r8, r9, #20, 4	; 0x40000001
     39c:	89ac6b03 	stmibhi	ip!, {r0, r1, r8, r9, fp, sp, lr}
     3a0:	ad597f2f 	ldclge	15, cr7, [r9, #-188]	; 0xffffff44
     3a4:	01000402 	tsteq	r0, r2, lsl #8
     3a8:	0001f801 	andeq	pc, r1, r1, lsl #16
     3ac:	81000200 	mrshi	r0, R8_usr
     3b0:	02000000 	andeq	r0, r0, #0
     3b4:	0d0efb01 	vstreq	d15, [lr, #-4]
     3b8:	01010100 	mrseq	r0, (UNDEF: 17)
     3bc:	00000001 	andeq	r0, r0, r1
     3c0:	01000001 	tsteq	r0, r1
     3c4:	435c3a43 	cmpmi	ip, #274432	; 0x43000
     3c8:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
     3cc:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     3d0:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
     3d4:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     3d8:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     3dc:	2b2b4720 	blcs	ad2064 <__RW_SIZE__+0xad1adc>
     3e0:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
     3e4:	72612f65 	rsbvc	r2, r1, #404	; 0x194
     3e8:	6f6e2d6d 	svcvs	0x006e2d6d
     3ec:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     3f0:	2f696261 	svccs	0x00696261
     3f4:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
     3f8:	00656475 	rsbeq	r6, r5, r5, ror r4
     3fc:	676f6a00 	strbvs	r6, [pc, -r0, lsl #20]!
     400:	79656b5f 	stmdbvc	r5!, {r0, r1, r2, r3, r4, r6, r8, r9, fp, sp, lr}^
     404:	0000632e 	andeq	r6, r0, lr, lsr #6
     408:	6f630000 	svcvs	0x00630000
     40c:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
     410:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
     414:	00000000 	andeq	r0, r0, r0
     418:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     41c:	30316632 	eorscc	r6, r1, r2, lsr r6
     420:	00682e78 	rsbeq	r2, r8, r8, ror lr
     424:	73000000 	movwvc	r0, #0
     428:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
     42c:	00682e74 	rsbeq	r2, r8, r4, ror lr
     430:	00000001 	andeq	r0, r0, r1
     434:	d4020500 	strle	r0, [r2], #-1280	; 0xfffffb00
     438:	03080038 	movweq	r0, #32824	; 0x8038
     43c:	5b130109 	blpl	4c0868 <__RW_SIZE__+0x4c02e0>
     440:	2c223d1d 	stccs	13, cr3, [r2], #-116	; 0xffffff8c
     444:	5a2c223e 	bpl	b08d44 <__RW_SIZE__+0xb087bc>
     448:	2e7a0342 	cdpcs	3, 7, cr0, cr10, cr2, {2}
     44c:	3e292559 	mcrcc	5, 1, r2, cr9, cr9, {2}
     450:	03674c83 	cmneq	r7, #33536	; 0x8300
     454:	7803581a 	stmdavc	r3, {r1, r3, r4, fp, ip, lr}
     458:	302c3020 	eorcc	r3, ip, r0, lsr #32
     45c:	1f21212c 	svcne	0x0021212c
     460:	2f2f3a21 	svccs	0x002f3a21
     464:	3a2f2f1e 	bcc	bcc0e4 <__RW_SIZE__+0xbcbb5c>
     468:	211f2121 	tstcs	pc, r1, lsr #2
     46c:	1e2f2f3a 	mcrne	15, 1, r2, cr15, cr10, {1}
     470:	0f032f2f 	svceq	0x00032f2f
     474:	0c032c20 	stceq	12, cr2, [r3], {32}
     478:	30153f2e 	andscc	r3, r5, lr, lsr #30
     47c:	212c302c 	teqcs	ip, ip, lsr #32
     480:	3a211f21 	bcc	84810c <__RW_SIZE__+0x847b84>
     484:	2f2d1f30 	svccs	0x002d1f30
     488:	79033131 	stmdbvc	r3, {r0, r4, r5, r8, ip, sp}
     48c:	302c3020 	eorcc	r3, ip, r0, lsr #32
     490:	01040200 	mrseq	r0, R12_usr
     494:	0402002c 	streq	r0, [r2], #-44	; 0xffffffd4
     498:	02002101 	andeq	r2, r0, #1073741824	; 0x40000000
     49c:	00210104 	eoreq	r0, r1, r4, lsl #2
     4a0:	1f010402 	svcne	0x00010402
     4a4:	01040200 	mrseq	r0, R12_usr
     4a8:	04020021 	streq	r0, [r2], #-33	; 0xffffffdf
     4ac:	02003a01 	andeq	r3, r0, #4096	; 0x1000
     4b0:	002f0104 	eoreq	r0, pc, r4, lsl #2
     4b4:	2f010402 	svccs	0x00010402
     4b8:	01040200 	mrseq	r0, R12_usr
     4bc:	0402001e 	streq	r0, [r2], #-30	; 0xffffffe2
     4c0:	02002f01 	andeq	r2, r0, #1, 30
     4c4:	30360104 	eorscc	r0, r6, r4, lsl #2
     4c8:	2072033f 	rsbscs	r0, r2, pc, lsr r3
     4cc:	00302c30 	eorseq	r2, r0, r0, lsr ip
     4d0:	2c010402 	cfstrscs	mvf0, [r1], {2}
     4d4:	01040200 	mrseq	r0, R12_usr
     4d8:	04020021 	streq	r0, [r2], #-33	; 0xffffffdf
     4dc:	02002101 	andeq	r2, r0, #1073741824	; 0x40000000
     4e0:	001f0104 	andseq	r0, pc, r4, lsl #2
     4e4:	21010402 	tstcs	r1, r2, lsl #8
     4e8:	01040200 	mrseq	r0, R12_usr
     4ec:	0402003a 	streq	r0, [r2], #-58	; 0xffffffc6
     4f0:	02002f01 	andeq	r2, r0, #1, 30
     4f4:	002f0104 	eoreq	r0, pc, r4, lsl #2
     4f8:	1e010402 	cdpne	4, 0, cr0, cr1, cr2, {0}
     4fc:	01040200 	mrseq	r0, R12_usr
     500:	0402002f 	streq	r0, [r2], #-47	; 0xffffffd1
     504:	2e0e0301 	cdpcs	3, 0, cr0, cr14, cr1, {0}
     508:	04213f2f 	strteq	r3, [r1], #-3887	; 0xfffff0d1
     50c:	0b820302 	bleq	fe08111c <MSP_BASE+0xde07c11c>
     510:	03010420 	movweq	r0, #5152	; 0x1420
     514:	049e759f 	ldreq	r7, [lr], #1439	; 0x59f
     518:	0ae10302 	beq	ff841128 <MSP_BASE+0xdf83c128>
     51c:	0301042e 	movweq	r0, #5166	; 0x142e
     520:	0420759f 	strteq	r7, [r0], #-1439	; 0xfffffa61
     524:	0ae10302 	beq	ff841134 <MSP_BASE+0xdf83c134>
     528:	0301042e 	movweq	r0, #5166	; 0x142e
     52c:	4b2e759f 	blmi	b9dbb0 <__RW_SIZE__+0xb9d628>
     530:	5d034c4b 	stcpl	12, cr4, [r3, #-300]	; 0xfffffed4
     534:	3d1c5c2e 	ldccc	12, cr5, [ip, #-184]	; 0xffffff48
     538:	263d2b23 	ldrtcs	r2, [sp], -r3, lsr #22
     53c:	3e2e7a03 	vmulcc.f32	s14, s28, s6
     540:	04592a24 	ldrbeq	r2, [r9], #-2596	; 0xfffff5dc
     544:	0bb00302 	bleq	fec01154 <MSP_BASE+0xdebfc154>
     548:	03010420 	movweq	r0, #5152	; 0x1420
     54c:	912e74d0 	ldrdls	r7, [lr, -r0]!
     550:	af030204 	svcge	0x00030204
     554:	0104200b 	tsteq	r4, fp
     558:	2e74d103 	expcss	f5, f3
     55c:	0302043e 	movweq	r0, #9278	; 0x243e
     560:	04200bad 	strteq	r0, [r0], #-2989	; 0xfffff453
     564:	74d30301 	ldrbvc	r0, [r3], #769	; 0x301
     568:	2b233d2e 	blcs	8cfa28 <__RW_SIZE__+0x8cf4a0>
     56c:	0302043d 	movweq	r0, #9277	; 0x243d
     570:	04200bab 	strteq	r0, [r0], #-2987	; 0xfffff455
     574:	74d50301 	ldrbvc	r0, [r5], #769	; 0x301
     578:	0302042e 	movweq	r0, #9262	; 0x242e
     57c:	042e0bab 	strteq	r0, [lr], #-2987	; 0xfffff455
     580:	74d50301 	ldrbvc	r0, [r5], #769	; 0x301
     584:	0204222e 	andeq	r2, r4, #-536870910	; 0xe0000002
     588:	200ba903 	andcs	sl, fp, r3, lsl #18
     58c:	dd030104 	stfles	f0, [r3, #-16]
     590:	4b4b6674 	blmi	12d9f68 <__RW_SIZE__+0x12d99e0>
     594:	ec030204 	sfm	f0, 4, [r3], {4}
     598:	01044a0a 	tsteq	r4, sl, lsl #20
     59c:	3c75a303 	ldclcc	3, cr10, [r5], #-12
     5a0:	01000202 	tsteq	r0, r2, lsl #4
     5a4:	00010101 	andeq	r0, r1, r1, lsl #2
     5a8:	7d000200 	sfmvc	f0, 4, [r0, #-0]
     5ac:	02000000 	andeq	r0, r0, #0
     5b0:	0d0efb01 	vstreq	d15, [lr, #-4]
     5b4:	01010100 	mrseq	r0, (UNDEF: 17)
     5b8:	00000001 	andeq	r0, r0, r1
     5bc:	01000001 	tsteq	r0, r1
     5c0:	435c3a43 	cmpmi	ip, #274432	; 0x43000
     5c4:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
     5c8:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     5cc:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
     5d0:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     5d4:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     5d8:	2b2b4720 	blcs	ad2260 <__RW_SIZE__+0xad1cd8>
     5dc:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
     5e0:	72612f65 	rsbvc	r2, r1, #404	; 0x194
     5e4:	6f6e2d6d 	svcvs	0x006e2d6d
     5e8:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     5ec:	2f696261 	svccs	0x00696261
     5f0:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
     5f4:	00656475 	rsbeq	r6, r5, r5, ror r4
     5f8:	79656b00 	stmdbvc	r5!, {r8, r9, fp, sp, lr}^
     5fc:	0000632e 	andeq	r6, r0, lr, lsr #6
     600:	6f630000 	svcvs	0x00630000
     604:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
     608:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
     60c:	00000000 	andeq	r0, r0, r0
     610:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     614:	30316632 	eorscc	r6, r1, r2, lsr r6
     618:	00682e78 	rsbeq	r2, r8, r8, ror lr
     61c:	73000000 	movwvc	r0, #0
     620:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
     624:	00682e74 	rsbeq	r2, r8, r4, ror lr
     628:	00000001 	andeq	r0, r0, r1
     62c:	5c020500 	cfstr32pl	mvfx0, [r2], {-0}
     630:	1508003b 	strne	r0, [r8, #-59]	; 0xffffffc5
     634:	3d2d5913 	stccc	9, cr5, [sp, #-76]!	; 0xffffffb4
     638:	4d6713a2 	stclmi	3, cr1, [r7, #-648]!	; 0xfffffd78
     63c:	0402000e 	streq	r0, [r2], #-14
     640:	004a0601 	subeq	r0, sl, r1, lsl #12
     644:	06010402 	streq	r0, [r1], -r2, lsl #8
     648:	03233d33 	teqeq	r3, #3264	; 0xcc0
     64c:	02000177 	andeq	r0, r0, #-1073741795	; 0xc000001d
     650:	4a060104 	bmi	180a68 <__RW_SIZE__+0x1804e0>
     654:	01040200 	mrseq	r0, R12_usr
     658:	4a0f0306 	bmi	3c1278 <__RW_SIZE__+0x3c0cf0>
     65c:	04213131 	strteq	r3, [r1], #-305	; 0xfffffecf
     660:	0bcc0302 	bleq	ff301270 <MSP_BASE+0xdf2fc270>
     664:	03010420 	movweq	r0, #5152	; 0x1420
     668:	038274c7 	orreq	r7, r2, #-956301312	; 0xc7000000
     66c:	2b5b3c6f 	blcs	16cf830 <__RW_SIZE__+0x16cf2a8>
     670:	3e2c223d 	mcrcc	2, 1, r2, cr12, cr13, {1}
     674:	3d591f21 	ldclcc	15, cr1, [r9, #-132]	; 0xffffff7c
     678:	1d3f592d 	ldcne	9, cr5, [pc, #-180]!	; 5cc <__RW_SIZE__+0x44>
     67c:	0302043d 	movweq	r0, #9277	; 0x243d
     680:	04200bec 	strteq	r0, [r0], #-3052	; 0xfffff414
     684:	74940301 	ldrvc	r0, [r4], #769	; 0x301
     688:	0302042e 	movweq	r0, #9262	; 0x242e
     68c:	04200bec 	strteq	r0, [r0], #-3052	; 0xfffff414
     690:	74940301 	ldrvc	r0, [r4], #769	; 0x301
     694:	0204224a 	andeq	r2, r4, #-1610612732	; 0xa0000004
     698:	200bea03 	andcs	lr, fp, r3, lsl #20
     69c:	042e4b03 	strteq	r4, [lr], #-2819	; 0xfffff4fd
     6a0:	74d40301 	ldrbvc	r0, [r4], #769	; 0x301
     6a4:	00030220 	andeq	r0, r3, r0, lsr #4
     6a8:	009b0101 	addseq	r0, fp, r1, lsl #2
     6ac:	00020000 	andeq	r0, r2, r0
     6b0:	0000007d 	andeq	r0, r0, sp, ror r0
     6b4:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
     6b8:	0101000d 	tsteq	r1, sp
     6bc:	00000101 	andeq	r0, r0, r1, lsl #2
     6c0:	00000100 	andeq	r0, r0, r0, lsl #2
     6c4:	5c3a4301 	ldcpl	3, cr4, [sl], #-4
     6c8:	65646f43 	strbvs	r6, [r4, #-3907]!	; 0xfffff0bd
     6cc:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     6d0:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     6d4:	756f535c 	strbvc	r5, [pc, #-860]!	; 380 <__ZI_SIZE__+0x314>
     6d8:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     6dc:	2b472079 	blcs	11c88c8 <__RW_SIZE__+0x11c8340>
     6e0:	694c202b 	stmdbvs	ip, {r0, r1, r3, r5, sp}^
     6e4:	612f6574 	teqvs	pc, r4, ror r5	; <UNPREDICTABLE>
     6e8:	6e2d6d72 	mcrvs	13, 1, r6, cr13, cr2, {3}
     6ec:	2d656e6f 	stclcs	14, cr6, [r5, #-444]!	; 0xfffffe44
     6f0:	69626165 	stmdbvs	r2!, {r0, r2, r5, r6, r8, sp, lr}^
     6f4:	636e692f 	cmnvs	lr, #770048	; 0xbc000
     6f8:	6564756c 	strbvs	r7, [r4, #-1388]!	; 0xfffffa94
     6fc:	656c0000 	strbvs	r0, [ip, #-0]!
     700:	00632e64 	rsbeq	r2, r3, r4, ror #28
     704:	73000000 	movwvc	r0, #0
     708:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     70c:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     710:	0000682e 	andeq	r6, r0, lr, lsr #16
     714:	74730000 	ldrbtvc	r0, [r3], #-0
     718:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
     71c:	0100682e 	tsteq	r0, lr, lsr #16
     720:	6f630000 	svcvs	0x00630000
     724:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
     728:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
     72c:	00000000 	andeq	r0, r0, r0
     730:	02050000 	andeq	r0, r5, #0
     734:	08003c50 	stmdaeq	r0, {r4, r6, sl, fp, ip, sp}
     738:	2d591315 	ldclcs	3, cr1, [r9, #-84]	; 0xffffffac
     73c:	136a833d 	cmnne	sl, #-201326592	; 0xf4000000
     740:	13a213da 			; <UNDEFINED> instruction: 0x13a213da
     744:	01000902 	tsteq	r0, r2, lsl #18
     748:	00009b01 	andeq	r9, r0, r1, lsl #22
     74c:	55000200 	strpl	r0, [r0, #-512]	; 0xfffffe00
     750:	02000000 	andeq	r0, r0, #0
     754:	0d0efb01 	vstreq	d15, [lr, #-4]
     758:	01010100 	mrseq	r0, (UNDEF: 17)
     75c:	00000001 	andeq	r0, r0, r1
     760:	01000001 	tsteq	r0, r1
     764:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
     768:	00632e6e 	rsbeq	r2, r3, lr, ror #28
     76c:	63000000 	movwvs	r0, #0
     770:	5f65726f 	svcpl	0x0065726f
     774:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
     778:	00000068 	andeq	r0, r0, r8, rrx
     77c:	64636c00 	strbtvs	r6, [r3], #-3072	; 0xfffff400
     780:	0000682e 	andeq	r6, r0, lr, lsr #16
     784:	65640000 	strbvs	r0, [r4, #-0]!
     788:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
     78c:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
     790:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
     794:	00000068 	andeq	r0, r0, r8, rrx
     798:	61726700 	cmnvs	r2, r0, lsl #14
     79c:	63696870 	cmnvs	r9, #112, 16	; 0x700000
     7a0:	00682e73 	rsbeq	r2, r8, r3, ror lr
     7a4:	00000000 	andeq	r0, r0, r0
     7a8:	c4020500 	strgt	r0, [r2], #-1280	; 0xfffffb00
     7ac:	0308003c 	movweq	r0, #32828	; 0x803c
     7b0:	2d2f0112 	stfcss	f0, [pc, #-72]!	; 770 <__RW_SIZE__+0x1e8>
     7b4:	2f2f4c21 	svccs	0x002f4c21
     7b8:	4c353d3d 	ldcmi	13, cr3, [r5], #-244	; 0xffffff0c
     7bc:	03911408 	orrseq	r1, r1, #8, 8	; 0x8000000
     7c0:	b533ac0e 	ldrlt	sl, [r3, #-3086]!	; 0xfffff3f2
     7c4:	2e650333 	mcrcs	3, 3, r0, cr5, cr3, {1}
     7c8:	03200c03 	teqeq	r0, #768	; 0x300
     7cc:	0325820a 	teqeq	r5, #-1610612736	; 0xa0000000
     7d0:	0e032066 	cdpeq	0, 0, cr2, cr3, cr6, {3}
     7d4:	78037920 	stmdavc	r3, {r5, r8, fp, ip, sp, lr}
     7d8:	c9753e2e 	ldmdbgt	r5!, {r1, r2, r3, r5, r9, sl, fp, ip, sp}^
     7dc:	ae4c319f 	mcrge	1, 2, r3, cr12, cr15, {4}
     7e0:	029f3842 	addseq	r3, pc, #4325376	; 0x420000
     7e4:	0101000c 	tsteq	r1, ip
     7e8:	000000b3 	strheq	r0, [r0], -r3
     7ec:	00850002 	addeq	r0, r5, r2
     7f0:	01020000 	mrseq	r0, (UNDEF: 2)
     7f4:	000d0efb 	strdeq	r0, [sp], -fp
     7f8:	01010101 	tsteq	r1, r1, lsl #2
     7fc:	01000000 	mrseq	r0, (UNDEF: 0)
     800:	43010000 	movwmi	r0, #4096	; 0x1000
     804:	6f435c3a 	svcvs	0x00435c3a
     808:	6f536564 	svcvs	0x00536564
     80c:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     810:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
     814:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     818:	20797265 	rsbscs	r7, r9, r5, ror #4
     81c:	202b2b47 	eorcs	r2, fp, r7, asr #22
     820:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
     824:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     828:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     82c:	61652d65 	cmnvs	r5, r5, ror #26
     830:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
     834:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     838:	00006564 	andeq	r6, r0, r4, ror #10
     83c:	746e7572 	strbtvc	r7, [lr], #-1394	; 0xfffffa8e
     840:	2e656d69 	cdpcs	13, 6, cr6, cr5, cr9, {3}
     844:	00000063 	andeq	r0, r0, r3, rrx
     848:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
     84c:	2e746e69 	cdpcs	14, 7, cr6, cr4, cr9, {3}
     850:	00010068 	andeq	r0, r1, r8, rrx
     854:	726f6300 	rsbvc	r6, pc, #0, 6
     858:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
     85c:	00682e33 	rsbeq	r2, r8, r3, lsr lr
     860:	64000000 	strvs	r0, [r0], #-0
     864:	63697665 	cmnvs	r9, #105906176	; 0x6500000
     868:	72645f65 	rsbvc	r5, r4, #404	; 0x194
     86c:	72657669 	rsbvc	r7, r5, #110100480	; 0x6900000
     870:	0000682e 	andeq	r6, r0, lr, lsr #16
     874:	00000000 	andeq	r0, r0, r0
     878:	3e2c0205 	cdpcc	2, 2, cr0, cr12, cr5, {0}
     87c:	27150800 	ldrcs	r0, [r5, -r0, lsl #16]
     880:	27587903 	ldrbcs	r7, [r8, -r3, lsl #18]
     884:	2c3e4c5b 	ldccs	12, cr4, [lr], #-364	; 0xfffffe94
     888:	04020024 	streq	r0, [r2], #-36	; 0xffffffdc
     88c:	3c770301 	ldclcc	3, cr0, [r7], #-4
     890:	21900c03 	orrscs	r0, r0, r3, lsl #24
     894:	834c2f2f 	movthi	r2, #53039	; 0xcf2f
     898:	0202212d 	andeq	r2, r2, #1073741835	; 0x4000000b
     89c:	a1010100 	mrsge	r0, (UNDEF: 17)
     8a0:	02000001 	andeq	r0, r0, #1
     8a4:	00009900 	andeq	r9, r0, r0, lsl #18
     8a8:	fb010200 	blx	410b2 <__RW_SIZE__+0x40b2a>
     8ac:	01000d0e 	tsteq	r0, lr, lsl #26
     8b0:	00010101 	andeq	r0, r1, r1, lsl #2
     8b4:	00010000 	andeq	r0, r1, r0
     8b8:	3a430100 	bcc	10c0cc0 <__RW_SIZE__+0x10c0738>
     8bc:	646f435c 	strbtvs	r4, [pc], #-860	; 8c4 <__RW_SIZE__+0x33c>
     8c0:	756f5365 	strbvc	r5, [pc, #-869]!	; 563 <MSP_SIZE+0x163>
     8c4:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     8c8:	6f535c79 	svcvs	0x00535c79
     8cc:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     8d0:	47207972 			; <UNDEFINED> instruction: 0x47207972
     8d4:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
     8d8:	2f657469 	svccs	0x00657469
     8dc:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     8e0:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     8e4:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     8e8:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     8ec:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     8f0:	73000065 	movwvc	r0, #101	; 0x65
     8f4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     8f8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     8fc:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
     900:	00000063 	andeq	r0, r0, r3, rrx
     904:	726f6300 	rsbvc	r6, pc, #0, 6
     908:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
     90c:	00682e33 	rsbeq	r2, r8, r3, lsr lr
     910:	73000000 	movwvc	r0, #0
     914:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     918:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     91c:	0000682e 	andeq	r6, r0, lr, lsr #16
     920:	74730000 	ldrbtvc	r0, [r3], #-0
     924:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
     928:	0100682e 	tsteq	r0, lr, lsr #16
     92c:	65640000 	strbvs	r0, [r4, #-0]!
     930:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
     934:	6972645f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, sl, sp, lr}^
     938:	2e726576 	mrccs	5, 3, r6, cr2, cr6, {3}
     93c:	00000068 	andeq	r0, r0, r8, rrx
     940:	05000000 	streq	r0, [r0, #-0]
     944:	003e9c02 	eorseq	r9, lr, r2, lsl #24
     948:	010c0308 	tsteq	ip, r8, lsl #6
     94c:	31202b23 	teqcc	r0, r3, lsr #22
     950:	02040200 	andeq	r0, r4, #0, 4
     954:	04020022 	streq	r0, [r2], #-34	; 0xffffffde
     958:	0200aa02 	andeq	sl, r0, #8192	; 0x2000
     95c:	00220204 	eoreq	r0, r2, r4, lsl #4
     960:	2c020402 	cfstrscs	mvf0, [r2], {2}
     964:	212e4d40 	teqcs	lr, r0, asr #26
     968:	2f3b212d 	svccs	0x003b212d
     96c:	5a75752f 	bpl	1d5de30 <__RW_SIZE__+0x1d5d8a8>
     970:	7591302c 	ldrvc	r3, [r1, #44]	; 0x2c
     974:	68330876 	ldmdavs	r3!, {r1, r2, r4, r5, r6, fp}
     978:	784b2b2c 	stmdavc	fp, {r2, r3, r5, r8, r9, fp, sp}^
     97c:	2baf212a 	blcs	febc8e2c <MSP_BASE+0xdebc3e2c>
     980:	6660031f 			; <UNDEFINED> instruction: 0x6660031f
     984:	2503c921 	strcs	ip, [r3, #-2337]	; 0xfffff6df
     988:	202d21ba 	strhtcs	r2, [sp], -sl
     98c:	672d4c3d 			; <UNDEFINED> instruction: 0x672d4c3d
     990:	91759191 			; <UNDEFINED> instruction: 0x91759191
     994:	202d2195 	mlacs	sp, r5, r1, r2
     998:	302c303d 	eorcc	r3, ip, sp, lsr r0
     99c:	8791672d 	ldrhi	r6, [r1, sp, lsr #14]
     9a0:	3d202d21 	stccc	13, cr2, [r0, #-132]!	; 0xffffff7c
     9a4:	2d302c30 	ldccs	12, cr2, [r0, #-192]!	; 0xffffff40
     9a8:	21879167 	orrcs	r9, r7, r7, ror #2
     9ac:	4b3d202d 	blmi	f48a68 <__RW_SIZE__+0xf484e0>
     9b0:	21402179 	hvccs	537	; 0x219
     9b4:	21402140 	cmpcs	r0, r0, asr #2
     9b8:	2d591344 	ldclcs	3, cr1, [r9, #-272]	; 0xfffffef0
     9bc:	6721a521 	strvs	sl, [r1, -r1, lsr #10]!
     9c0:	0430225f 	ldrteq	r2, [r0], #-607	; 0xfffffda1
     9c4:	0b970302 	bleq	fe5c15d4 <MSP_BASE+0xde5bc5d4>
     9c8:	0301042e 	movweq	r0, #5166	; 0x142e
     9cc:	3d2e74e7 	cfstrscc	mvf7, [lr, #-924]!	; 0xfffffc64
     9d0:	03020421 	movweq	r0, #9249	; 0x2421
     9d4:	043c0b97 	ldrteq	r0, [ip], #-2967	; 0xfffff469
     9d8:	74e70301 	strbtvc	r0, [r7], #769	; 0x301
     9dc:	0421214a 	strteq	r2, [r1], #-330	; 0xfffffeb6
     9e0:	0b970302 	bleq	fe5c15f0 <MSP_BASE+0xde5bc5f0>
     9e4:	03010420 	movweq	r0, #5152	; 0x1420
     9e8:	3f2e74eb 	svccc	0x002e74eb
     9ec:	03020423 	movweq	r0, #9251	; 0x2423
     9f0:	04d60b8f 	ldrbeq	r0, [r6], #2959	; 0xb8f
     9f4:	74f10301 	ldrbtvc	r0, [r1], #769	; 0x301
     9f8:	04214b2e 	strteq	r4, [r1], #-2862	; 0xfffff4d2
     9fc:	0b8d0302 	bleq	fe34160c <MSP_BASE+0xde33c60c>
     a00:	03010420 	movweq	r0, #5152	; 0x1420
     a04:	214a74f1 	strdcs	r7, [sl, #-65]	; 0xffffffbf
     a08:	03020421 	movweq	r0, #9249	; 0x2421
     a0c:	04200b8d 	strteq	r0, [r0], #-2957	; 0xfffff473
     a10:	74f50301 	ldrbtvc	r0, [r5], #769	; 0x301
     a14:	0423312e 	strteq	r3, [r3], #-302	; 0xfffffed2
     a18:	0b850302 	bleq	fe141628 <MSP_BASE+0xde13c628>
     a1c:	030104d6 	movweq	r0, #5334	; 0x14d6
     a20:	4b2e74fb 	blmi	b9de14 <__RW_SIZE__+0xb9d88c>
     a24:	03020421 	movweq	r0, #9249	; 0x2421
     a28:	042e0b83 	strteq	r0, [lr], #-2947	; 0xfffff47d
     a2c:	74fb0301 	ldrbtvc	r0, [fp], #769	; 0x301
     a30:	0421214a 	strteq	r2, [r1], #-330	; 0xfffffeb6
     a34:	0b830302 	bleq	fe0c1644 <MSP_BASE+0xde0bc644>
     a38:	03010420 	movweq	r0, #5152	; 0x1420
     a3c:	022e74ff 	eoreq	r7, lr, #-16777216	; 0xff000000
     a40:	01010002 	tsteq	r1, r2
     a44:	0000008b 	andeq	r0, r0, fp, lsl #1
     a48:	00720002 	rsbseq	r0, r2, r2
     a4c:	01020000 	mrseq	r0, (UNDEF: 2)
     a50:	000d0efb 	strdeq	r0, [sp], -fp
     a54:	01010101 	tsteq	r1, r1, lsl #2
     a58:	01000000 	mrseq	r0, (UNDEF: 0)
     a5c:	43010000 	movwmi	r0, #4096	; 0x1000
     a60:	6f435c3a 	svcvs	0x00435c3a
     a64:	6f536564 	svcvs	0x00536564
     a68:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     a6c:	535c7972 	cmppl	ip, #1867776	; 0x1c8000
     a70:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     a74:	20797265 	rsbscs	r7, r9, r5, ror #4
     a78:	202b2b47 	eorcs	r2, fp, r7, asr #22
     a7c:	6574694c 	ldrbvs	r6, [r4, #-2380]!	; 0xfffff6b4
     a80:	6d72612f 	ldfvse	f6, [r2, #-188]!	; 0xffffff44
     a84:	6e6f6e2d 	cdpvs	14, 6, cr6, cr15, cr13, {1}
     a88:	61652d65 	cmnvs	r5, r5, ror #26
     a8c:	692f6962 	stmdbvs	pc!, {r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
     a90:	756c636e 	strbvc	r6, [ip, #-878]!	; 0xfffffc92
     a94:	00006564 	andeq	r6, r0, r4, ror #10
     a98:	74737973 	ldrbtvc	r7, [r3], #-2419	; 0xfffff68d
     a9c:	2e6b6369 	cdpcs	3, 6, cr6, cr11, cr9, {3}
     aa0:	00000063 	andeq	r0, r0, r3, rrx
     aa4:	726f6300 	rsbvc	r6, pc, #0, 6
     aa8:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
     aac:	00682e33 	rsbeq	r2, r8, r3, lsr lr
     ab0:	73000000 	movwvc	r0, #0
     ab4:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
     ab8:	00682e74 	rsbeq	r2, r8, r4, ror lr
     abc:	00000001 	andeq	r0, r0, r1
     ac0:	50020500 	andpl	r0, r2, r0, lsl #10
     ac4:	15080042 	strne	r0, [r8, #-66]	; 0xffffffbe
     ac8:	1fe56721 	svcne	0x00e56721
     acc:	0b022121 	bleq	88f58 <__RW_SIZE__+0x889d0>
     ad0:	3a010100 	bcc	40ed8 <__RW_SIZE__+0x40950>
     ad4:	02000001 	andeq	r0, r0, #1
     ad8:	00007f00 	andeq	r7, r0, r0, lsl #30
     adc:	fb010200 	blx	412e6 <__RW_SIZE__+0x40d5e>
     ae0:	01000d0e 	tsteq	r0, lr, lsl #26
     ae4:	00010101 	andeq	r0, r1, r1, lsl #2
     ae8:	00010000 	andeq	r0, r1, r0
     aec:	3a430100 	bcc	10c0ef4 <__RW_SIZE__+0x10c096c>
     af0:	646f435c 	strbtvs	r4, [pc], #-860	; af8 <__RW_SIZE__+0x570>
     af4:	756f5365 	strbvc	r5, [pc, #-869]!	; 797 <__RW_SIZE__+0x20f>
     af8:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     afc:	6f535c79 	svcvs	0x00535c79
     b00:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     b04:	47207972 			; <UNDEFINED> instruction: 0x47207972
     b08:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
     b0c:	2f657469 	svccs	0x00657469
     b10:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     b14:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     b18:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     b1c:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     b20:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     b24:	74000065 	strvc	r0, [r0], #-101	; 0xffffff9b
     b28:	72656d69 	rsbvc	r6, r5, #6720	; 0x1a40
     b2c:	0000632e 	andeq	r6, r0, lr, lsr #6
     b30:	6f630000 	svcvs	0x00630000
     b34:	635f6572 	cmpvs	pc, #478150656	; 0x1c800000
     b38:	682e336d 	stmdavs	lr!, {r0, r2, r3, r5, r6, r8, r9, ip, sp}
     b3c:	00000000 	andeq	r0, r0, r0
     b40:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     b44:	30316632 	eorscc	r6, r1, r2, lsr r6
     b48:	00682e78 	rsbeq	r2, r8, r8, ror lr
     b4c:	73000000 	movwvc	r0, #0
     b50:	6e696474 	mcrvs	4, 3, r6, cr9, cr4, {3}
     b54:	00682e74 	rsbeq	r2, r8, r4, ror lr
     b58:	00000001 	andeq	r0, r0, r1
     b5c:	98020500 	stmdals	r2, {r8, sl}
     b60:	1a080042 	bne	200c70 <__RW_SIZE__+0x2006e8>
     b64:	212f5a24 	teqcs	pc, r4, lsr #20
     b68:	222c302a 	eorcs	r3, ip, #42	; 0x2a
     b6c:	7a032121 	bvc	c8ff8 <__RW_SIZE__+0xc8a70>
     b70:	79032720 	stmdbvc	r3, {r5, r8, r9, sl, sp}
     b74:	2b233520 	blcs	8cdffc <__RW_SIZE__+0x8cda74>
     b78:	2c232b31 	stccs	11, cr2, [r3], #-196	; 0xffffff3c
     b7c:	3e4c1e22 	cdpcc	14, 4, cr1, cr12, cr2, {1}
     b80:	02006759 	andeq	r6, r0, #23330816	; 0x1640000
     b84:	37590104 	ldrbcc	r0, [r9, -r4, lsl #2]
     b88:	1d23d744 	stcne	7, cr13, [r3, #-272]!	; 0xfffffef0
     b8c:	0200674b 	andeq	r6, r0, #19660800	; 0x12c0000
     b90:	5a590104 	bpl	1640fa8 <__RW_SIZE__+0x1640a20>
     b94:	21592c22 	cmpcs	r9, r2, lsr #24
     b98:	364b592d 	strbcc	r5, [fp], -sp, lsr #18
     b9c:	03020421 	movweq	r0, #9249	; 0x2421
     ba0:	04200bbe 	strteq	r0, [r0], #-3006	; 0xfffff442
     ba4:	74d50301 	ldrbvc	r0, [r5], #769	; 0x301
     ba8:	03020466 	movweq	r0, #9318	; 0x2466
     bac:	042e0bab 	strteq	r0, [lr], #-2987	; 0xfffff455
     bb0:	74d50301 	ldrbvc	r0, [r5], #769	; 0x301
     bb4:	592c3e2e 	stmdbpl	ip!, {r1, r2, r3, r5, r9, sl, fp, ip, sp}
     bb8:	4c592d21 	mrrcmi	13, 2, r2, r9, cr1
     bbc:	4e2e6b03 	vmulmi.f64	d6, d14, d3
     bc0:	4c3a242a 	cfldrsmi	mvf2, [sl], #-168	; 0xffffff58
     bc4:	2b21301c 	blcs	84cc3c <__RW_SIZE__+0x84c6b4>
     bc8:	22212122 	eorcs	r2, r1, #-2147483640	; 0x80000008
     bcc:	de030204 	cdple	2, 0, cr0, cr3, cr4, {0}
     bd0:	0104200b 	tsteq	r4, fp
     bd4:	2e74a203 	cdpcs	2, 7, cr10, cr4, cr3, {0}
     bd8:	0302044b 	movweq	r0, #9291	; 0x244b
     bdc:	04200bdd 	strteq	r0, [r0], #-3037	; 0xfffff423
     be0:	74a30301 	strtvc	r0, [r3], #769	; 0x301
     be4:	0302042e 	movweq	r0, #9262	; 0x242e
     be8:	043c0bdd 	ldrteq	r0, [ip], #-3037	; 0xfffff423
     bec:	74a30301 	strtvc	r0, [r3], #769	; 0x301
     bf0:	0302042e 	movweq	r0, #9262	; 0x242e
     bf4:	04200bdd 	strteq	r0, [r0], #-3037	; 0xfffff423
     bf8:	74a50301 	strtvc	r0, [r5], #769	; 0x301
     bfc:	0302042e 	movweq	r0, #9262	; 0x242e
     c00:	04580ba6 	ldrbeq	r0, [r8], #-2982	; 0xfffff45a
     c04:	74dc0301 	ldrbvc	r0, [ip], #769	; 0x301
     c08:	580a0320 	stmdapl	sl, {r5, r8, r9}
     c0c:	01000202 	tsteq	r0, r2, lsl #4
     c10:	00027a01 	andeq	r7, r2, r1, lsl #20
     c14:	18000200 	stmdane	r0, {r9}
     c18:	02000001 	andeq	r0, r0, #1
     c1c:	0d0efb01 	vstreq	d15, [lr, #-4]
     c20:	01010100 	mrseq	r0, (UNDEF: 17)
     c24:	00000001 	andeq	r0, r0, r1
     c28:	01000001 	tsteq	r0, r1
     c2c:	435c3a43 	cmpmi	ip, #274432	; 0x43000
     c30:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
     c34:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     c38:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
     c3c:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     c40:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     c44:	2b2b4720 	blcs	ad28cc <__RW_SIZE__+0xad2344>
     c48:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
     c4c:	72612f65 	rsbvc	r2, r1, #404	; 0x194
     c50:	6f6e2d6d 	svcvs	0x006e2d6d
     c54:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     c58:	2f696261 	svccs	0x00696261
     c5c:	6c636e69 	stclvs	14, cr6, [r3], #-420	; 0xfffffe5c
     c60:	00656475 	rsbeq	r6, r5, r5, ror r4
     c64:	435c3a43 	cmpmi	ip, #274432	; 0x43000
     c68:	5365646f 	cmnpl	r5, #1862270976	; 0x6f000000
     c6c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
     c70:	5c797265 	lfmpl	f7, 2, [r9], #-404	; 0xfffffe6c
     c74:	72756f53 	rsbsvc	r6, r5, #332	; 0x14c
     c78:	79726563 	ldmdbvc	r2!, {r0, r1, r5, r6, r8, sl, sp, lr}^
     c7c:	2b2b4720 	blcs	ad2904 <__RW_SIZE__+0xad237c>
     c80:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
     c84:	696c2f65 	stmdbvs	ip!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
     c88:	63672f62 	cmnvs	r7, #392	; 0x188
     c8c:	72612f63 	rsbvc	r2, r1, #396	; 0x18c
     c90:	6f6e2d6d 	svcvs	0x006e2d6d
     c94:	652d656e 	strvs	r6, [sp, #-1390]!	; 0xfffffa92
     c98:	2f696261 	svccs	0x00696261
     c9c:	2e382e34 	mrccs	14, 1, r2, cr8, cr4, {1}
     ca0:	6e692f31 	mcrvs	15, 3, r2, cr9, cr1, {1}
     ca4:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     ca8:	75000065 	strvc	r0, [r0, #-101]	; 0xffffff9b
     cac:	2e747261 	cdpcs	2, 7, cr7, cr4, cr1, {3}
     cb0:	00000063 	andeq	r0, r0, r3, rrx
     cb4:	726f6300 	rsbvc	r6, pc, #0, 6
     cb8:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
     cbc:	00682e33 	rsbeq	r2, r8, r3, lsr lr
     cc0:	73000000 	movwvc	r0, #0
     cc4:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
     cc8:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
     ccc:	0000682e 	andeq	r6, r0, lr, lsr #16
     cd0:	74730000 	ldrbtvc	r0, [r3], #-0
     cd4:	746e6964 	strbtvc	r6, [lr], #-2404	; 0xfffff69c
     cd8:	0100682e 	tsteq	r0, lr, lsr #16
     cdc:	74730000 	ldrbtvc	r0, [r3], #-0
     ce0:	66656464 	strbtvs	r6, [r5], -r4, ror #8
     ce4:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     ce8:	74730000 	ldrbtvc	r0, [r3], #-0
     cec:	67726164 	ldrbvs	r6, [r2, -r4, ror #2]!
     cf0:	0200682e 	andeq	r6, r0, #3014656	; 0x2e0000
     cf4:	74630000 	strbtvc	r0, [r3], #-0
     cf8:	2e657079 	mcrcs	0, 3, r7, cr5, cr9, {3}
     cfc:	00010068 	andeq	r0, r1, r8, rrx
     d00:	64747300 	ldrbtvs	r7, [r4], #-768	; 0xfffffd00
     d04:	682e6f69 	stmdavs	lr!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, lr}
     d08:	00000100 	andeq	r0, r0, r0, lsl #2
     d0c:	69727473 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
     d10:	682e676e 	stmdavs	lr!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr}
     d14:	00000100 	andeq	r0, r0, r0, lsl #2
     d18:	6c647473 	cfstrdvs	mvd7, [r4], #-460	; 0xfffffe34
     d1c:	682e6269 	stmdavs	lr!, {r0, r3, r5, r6, r9, sp, lr}
     d20:	00000100 	andeq	r0, r0, r0, lsl #2
     d24:	6975623c 	ldmdbvs	r5!, {r2, r3, r4, r5, r9, sp, lr}^
     d28:	692d746c 	pushvs	{r2, r3, r5, r6, sl, ip, sp, lr}
     d2c:	00003e6e 	andeq	r3, r0, lr, ror #28
     d30:	00000000 	andeq	r0, r0, r0
     d34:	44480205 	strbmi	r0, [r8], #-517	; 0xfffffdfb
     d38:	251a0800 	ldrcs	r0, [sl, #-2048]	; 0xfffff800
     d3c:	213d2c5a 	teqcs	sp, sl, asr ip
     d40:	4c673d2d 	stclmi	13, cr3, [r7], #-180	; 0xffffff4c
     d44:	083d1308 	ldmdaeq	sp!, {r3, r8, r9, ip}
     d48:	68302f59 	ldmdavs	r0!, {r0, r3, r4, r6, r8, r9, sl, fp, sp}
     d4c:	212d211e 	teqcs	sp, lr, lsl r1
     d50:	136a2121 	cmnne	sl, #1073741832	; 0x40000008
     d54:	01040200 	mrseq	r0, R12_usr
     d58:	0029ad34 	eoreq	sl, r9, r4, lsr sp
     d5c:	06010402 	streq	r0, [r1], -r2, lsl #8
     d60:	5275064a 	rsbspl	r0, r5, #77594624	; 0x4a00000
     d64:	2e760321 	cdpcs	3, 7, cr0, cr6, cr1, {1}
     d68:	75341d4b 	ldrvc	r1, [r4, #-3403]!	; 0xfffff2b5
     d6c:	72034e25 	andvc	r4, r3, #592	; 0x250
     d70:	1003752e 	andne	r7, r3, lr, lsr #10
     d74:	2d413c3c 	stclcs	12, cr3, [r1, #-240]	; 0xffffff10
     d78:	2e740321 	cdpcs	3, 7, cr0, cr4, cr1, {1}
     d7c:	593c7603 	ldmdbpl	ip!, {r0, r1, r9, sl, ip, sp, lr}
     d80:	2575341d 	ldrbcs	r3, [r5, #-1053]!	; 0xfffffbe3
     d84:	034a0f03 	movteq	r0, #44803	; 0xaf03
     d88:	03755867 	cmneq	r5, #6750208	; 0x670000
     d8c:	84132e1b 	ldrhi	r2, [r3], #-3611	; 0xfffff1e5
     d90:	75033134 	strvc	r3, [r3, #-308]	; 0xfffffecc
     d94:	04020001 	streq	r0, [r2], #-1
     d98:	064a0601 	strbeq	r0, [sl], -r1, lsl #12
     d9c:	2e0f033e 	mcrcs	3, 0, r0, cr15, cr14, {1}
     da0:	69032331 	stmdbvs	r3, {r0, r4, r5, r8, r9, sp}
     da4:	2e170320 	cdpcs	3, 1, cr0, cr7, cr0, {1}
     da8:	20650324 	rsbcs	r0, r5, r4, lsr #6
     dac:	032e6403 	teqeq	lr, #50331648	; 0x3000000
     db0:	033e201c 	teqeq	lr, #28
     db4:	0a032e0f 	beq	cc5f8 <__RW_SIZE__+0xcc070>
     db8:	3030302e 	eorscc	r3, r0, lr, lsr #32
     dbc:	40031f4b 	andmi	r1, r3, fp, asr #30
     dc0:	00c7033c 	sbceq	r0, r7, ip, lsr r3
     dc4:	7fb90320 	svcvc	0x00b90320
     dc8:	3775263c 			; <UNDEFINED> instruction: 0x3775263c
     dcc:	00c90375 	sbceq	r0, r9, r5, ror r3
     dd0:	7fb6032e 	svcvc	0x00b6032e
     dd4:	00ca0320 	sbceq	r0, sl, r0, lsr #6
     dd8:	7fb6032e 	svcvc	0x00b6032e
     ddc:	75319120 	ldrvc	r9, [r1, #-288]!	; 0xfffffee0
     de0:	3c00ca03 	stccc	10, cr12, [r0], {3}
     de4:	3e2e0903 	cdpcc	9, 2, cr0, cr14, cr3, {0}
     de8:	7503493f 	strvc	r4, [r3, #-2367]	; 0xfffff6c1
     dec:	0d032220 	sfmeq	f2, 4, [r3, #-128]	; 0xffffff80
     df0:	2e72032e 	cdpcs	3, 7, cr0, cr2, cr14, {1}
     df4:	4c201403 	cfstrsmi	mvf1, [r0], #-12
     df8:	5f22221e 	svcpl	0x0022221e
     dfc:	03667103 	cmneq	r6, #-1073741824	; 0xc0000000
     e00:	03524a19 	cmpeq	r2, #102400	; 0x19000
     e04:	03362e78 	teqeq	r6, #120, 28	; 0x780
     e08:	3d223c78 	stccc	12, cr3, [r2, #-480]!	; 0xfffffe20
     e0c:	031b212d 	tsteq	fp, #1073741835	; 0x4000000b
     e10:	03403c0e 	movteq	r3, #3086	; 0xc0e
     e14:	0c032e62 	stceq	14, cr2, [r3], {98}	; 0x62
     e18:	0402002e 	streq	r0, [r2], #-46	; 0xffffffd2
     e1c:	4a670301 	bmi	19c1a28 <__RW_SIZE__+0x19c14a0>
     e20:	01040200 	mrseq	r0, R12_usr
     e24:	0402004d 	streq	r0, [r2], #-77	; 0xffffffb3
     e28:	02002d01 	andeq	r2, r0, #1, 26	; 0x40
     e2c:	031e0104 	tsteq	lr, #4, 2
     e30:	003d2e13 	eorseq	r2, sp, r3, lsl lr
     e34:	06010402 	streq	r0, [r1], -r2, lsl #8
     e38:	7403062e 	strvc	r0, [r3], #-1582	; 0xfffff9d2
     e3c:	4a26032e 	bmi	981afc <__RW_SIZE__+0x981574>
     e40:	09034815 	stmdbeq	r3, {r0, r2, r4, fp, lr}
     e44:	03020420 	movweq	r0, #9248	; 0x2420
     e48:	04200ab2 	strteq	r0, [r0], #-2738	; 0xfffff54e
     e4c:	75ce0301 	strbvc	r0, [lr, #769]	; 0x301
     e50:	0302042e 	movweq	r0, #9262	; 0x242e
     e54:	044a0ab2 	strbeq	r0, [sl], #-2738	; 0xfffff54e
     e58:	75ce0301 	strbvc	r0, [lr, #769]	; 0x301
     e5c:	0302043c 	movweq	r0, #9276	; 0x243c
     e60:	04200ab2 	strteq	r0, [r0], #-2738	; 0xfffff54e
     e64:	75c70301 	strbvc	r0, [r7, #769]	; 0x301
     e68:	0302043c 	movweq	r0, #9276	; 0x243c
     e6c:	04200ae1 	strteq	r0, [r0], #-2785	; 0xfffff51f
     e70:	759f0301 	ldrvc	r0, [pc, #769]	; 1179 <__RW_SIZE__+0xbf1>
     e74:	0302042e 	movweq	r0, #9262	; 0x242e
     e78:	04200ae1 	strteq	r0, [r0], #-2785	; 0xfffff51f
     e7c:	759f0301 	ldrvc	r0, [pc, #769]	; 1185 <__RW_SIZE__+0xbfd>
     e80:	0302043c 	movweq	r0, #9276	; 0x243c
     e84:	033c0ae1 	teqeq	ip, #921600	; 0xe1000
     e88:	02022e4b 	andeq	r2, r2, #1200	; 0x4b0
     e8c:	4c010100 	stfmis	f0, [r1], {-0}
     e90:	02000000 	andeq	r0, r0, #0
     e94:	00002400 	andeq	r2, r0, r0, lsl #8
     e98:	fb010200 	blx	416a2 <__RW_SIZE__+0x4111a>
     e9c:	01000d0e 	tsteq	r0, lr, lsl #26
     ea0:	00010101 	andeq	r0, r1, r1, lsl #2
     ea4:	00010000 	andeq	r0, r1, r0
     ea8:	61000100 	mrsvs	r0, (UNDEF: 16)
     eac:	665f6d73 			; <UNDEFINED> instruction: 0x665f6d73
     eb0:	69746375 	ldmdbvs	r4!, {r0, r2, r4, r5, r6, r8, r9, sp, lr}^
     eb4:	732e6e6f 	teqvc	lr, #1776	; 0x6f0
     eb8:	00000000 	andeq	r0, r0, r0
     ebc:	02050000 	andeq	r0, r5, #0
     ec0:	080047b0 	stmdaeq	r0, {r4, r5, r7, r8, r9, sl, lr}
     ec4:	21010e03 	tstcs	r1, r3, lsl #28
     ec8:	34302f2f 	ldrtcc	r2, [r0], #-3887	; 0xfffff0d1
     ecc:	302f2f21 	eorcc	r2, pc, r1, lsr #30
     ed0:	2f2f2134 	svccs	0x002f2134
     ed4:	2f213430 	svccs	0x00213430
     ed8:	0202302f 	andeq	r3, r2, #47	; 0x2f
     edc:	58010100 	stmdapl	r1, {r8}
     ee0:	02000000 	andeq	r0, r0, #0
     ee4:	00001d00 	andeq	r1, r0, r0, lsl #26
     ee8:	fb010200 	blx	416f2 <__RW_SIZE__+0x4116a>
     eec:	01000d0e 	tsteq	r0, lr, lsl #26
     ef0:	00010101 	andeq	r0, r1, r1, lsl #2
     ef4:	00010000 	andeq	r0, r1, r0
     ef8:	63000100 	movwvs	r0, #256	; 0x100
     efc:	2e307472 	mrccs	4, 1, r7, cr0, cr2, {3}
     f00:	00000073 	andeq	r0, r0, r3, ror r0
     f04:	05000000 	streq	r0, [r0, #-0]
     f08:	0030ec02 	eorseq	lr, r0, r2, lsl #24
     f0c:	00de0308 	sbcseq	r0, lr, r8, lsl #6
     f10:	22212101 	eorcs	r2, r1, #1073741824	; 0x40000000
     f14:	21212321 	teqcs	r1, r1, lsr #6
     f18:	21232f2f 	teqcs	r3, pc, lsr #30
     f1c:	2f212130 	svccs	0x00212130
     f20:	2f200c03 	svccs	0x00200c03
     f24:	212f2130 	teqcs	pc, r0, lsr r1	; <UNPREDICTABLE>
     f28:	55033030 	strpl	r3, [r3, #-48]	; 0xffffffd0
     f2c:	032f2f2e 	teqeq	pc, #46, 30	; 0xb8
     f30:	15032e0d 	strne	r2, [r3, #-3597]	; 0xfffff1f3
     f34:	0202302e 	andeq	r3, r2, #46	; 0x2e
     f38:	98010100 	stmdals	r1, {r8}
     f3c:	02000011 	andeq	r0, r0, #17
     f40:	00007d00 	andeq	r7, r0, r0, lsl #26
     f44:	fb010200 	blx	4174e <__RW_SIZE__+0x411c6>
     f48:	01000d0e 	tsteq	r0, lr, lsl #26
     f4c:	00010101 	andeq	r0, r1, r1, lsl #2
     f50:	00010000 	andeq	r0, r1, r0
     f54:	3a430100 	bcc	10c135c <__RW_SIZE__+0x10c0dd4>
     f58:	646f435c 	strbtvs	r4, [pc], #-860	; f60 <__RW_SIZE__+0x9d8>
     f5c:	756f5365 	strbvc	r5, [pc, #-869]!	; bff <__RW_SIZE__+0x677>
     f60:	72656372 	rsbvc	r6, r5, #-939524095	; 0xc8000001
     f64:	6f535c79 	svcvs	0x00535c79
     f68:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
     f6c:	47207972 			; <UNDEFINED> instruction: 0x47207972
     f70:	4c202b2b 	stcmi	11, cr2, [r0], #-172	; 0xffffff54
     f74:	2f657469 	svccs	0x00657469
     f78:	2d6d7261 	sfmcs	f7, 2, [sp, #-388]!	; 0xfffffe7c
     f7c:	656e6f6e 	strbvs	r6, [lr, #-3950]!	; 0xfffff092
     f80:	6261652d 	rsbvs	r6, r1, #188743680	; 0xb400000
     f84:	6e692f69 	cdpvs	15, 6, cr2, cr9, cr9, {3}
     f88:	64756c63 	ldrbtvs	r6, [r5], #-3171	; 0xfffff39d
     f8c:	6c000065 	stcvs	0, cr0, [r0], {101}	; 0x65
     f90:	632e6463 	teqvs	lr, #1660944384	; 0x63000000
     f94:	00000000 	andeq	r0, r0, r0
     f98:	69647473 	stmdbvs	r4!, {r0, r1, r4, r5, r6, sl, ip, sp, lr}^
     f9c:	682e746e 	stmdavs	lr!, {r1, r2, r3, r5, r6, sl, ip, sp, lr}
     fa0:	00000100 	andeq	r0, r0, r0, lsl #2
     fa4:	336d7473 	cmncc	sp, #1929379840	; 0x73000000
     fa8:	30316632 	eorscc	r6, r1, r2, lsr r6
     fac:	00682e78 	rsbeq	r2, r8, r8, ror lr
     fb0:	63000000 	movwvs	r0, #0
     fb4:	5f65726f 	svcpl	0x0065726f
     fb8:	2e336d63 	cdpcs	13, 3, cr6, cr3, cr3, {3}
     fbc:	00000068 	andeq	r0, r0, r8, rrx
     fc0:	05000000 	streq	r0, [r0, #-0]
     fc4:	0047f802 	subeq	pc, r7, r2, lsl #16
     fc8:	00ed0308 	rsceq	r0, sp, r8, lsl #6
     fcc:	2b5b1301 	blcs	16c5bd8 <__RW_SIZE__+0x16c5650>
     fd0:	5a2c2259 	bpl	b0993c <__RW_SIZE__+0xb093b4>
     fd4:	2b038667 	blcs	e2978 <__RW_SIZE__+0xe23f0>
     fd8:	3d2d5920 	stccc	9, cr5, [sp, #-128]!	; 0xffffff80
     fdc:	3c7f9c03 	ldclcc	12, cr9, [pc], #-12	; fd8 <__RW_SIZE__+0xa50>
     fe0:	4a00e403 	bmi	39ff4 <__RW_SIZE__+0x39a6c>
     fe4:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; fe0 <__RW_SIZE__+0xa58>
     fe8:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
     fec:	5eac00e4 	cdppl	0, 10, cr0, cr12, cr4, {7}
     ff0:	412e7a03 	teqmi	lr, r3, lsl #20
     ff4:	033d2d21 	teqeq	sp, #2112	; 0x840
     ff8:	03207f94 	teqeq	r0, #148, 30	; 0x250
     ffc:	032000ec 	teqeq	r0, #236	; 0xec
    1000:	1f3c7f95 	svcne	0x003c7f95
    1004:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1008:	4d037400 	cfstrsmi	mvf7, [r3, #-0]
    100c:	59214d82 	stmdbpl	r1!, {r1, r7, r8, sl, fp, lr}
    1010:	40033d2d 	andmi	r3, r3, sp, lsr #26
    1014:	00c0033c 	sbceq	r0, r0, ip, lsr r3
    1018:	2e40032e 	cdpcs	3, 4, cr0, cr0, cr14, {1}
    101c:	2e00c103 	mvfcss	f4, f3
    1020:	2041031f 	subcs	r0, r1, pc, lsl r3
    1024:	aa3d211f 	bge	f494a8 <__RW_SIZE__+0xf48f20>
    1028:	c1033d2f 	tstgt	r3, pc, lsr #26
    102c:	03837400 	orreq	r7, r3, #0, 8
    1030:	57134a16 			; <UNDEFINED> instruction: 0x57134a16
    1034:	03204703 	teqeq	r0, #786432	; 0xc0000
    1038:	4603203a 			; <UNDEFINED> instruction: 0x4603203a
    103c:	d63c033c 			; <UNDEFINED> instruction: 0xd63c033c
    1040:	03584403 	cmpeq	r8, #50331648	; 0x3000000
    1044:	4403203c 	strmi	r2, [r3], #-60	; 0xffffffc4
    1048:	d63e033c 			; <UNDEFINED> instruction: 0xd63e033c
    104c:	2d59133f 	ldclcs	3, cr1, [r9, #-252]	; 0xffffff04
    1050:	7f9c033d 	svcvc	0x009c033d
    1054:	00e4033c 	rsceq	r0, r4, ip, lsr r3
    1058:	7f9d034a 	svcvc	0x009d034a
    105c:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1060:	7400e403 	strvc	lr, [r0], #-1027	; 0xfffffbfd
    1064:	2d5913a2 	ldclcs	3, cr1, [r9, #-648]	; 0xfffffd78
    1068:	7f94033d 	svcvc	0x0094033d
    106c:	00ec033c 	rsceq	r0, ip, ip, lsr r3
    1070:	7f95034a 	svcvc	0x0095034a
    1074:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1078:	7400ec03 	strvc	lr, [r0], #-3075	; 0xfffff3fd
    107c:	212d13a2 	teqcs	sp, r2, lsr #7
    1080:	1d21212f 	stfnes	f2, [r1, #-188]!	; 0xffffff44
    1084:	22212121 	eorcs	r2, r1, #1073741832	; 0x40000008
    1088:	2f901703 	svccs	0x00901703
    108c:	03205303 	teqeq	r0, #201326592	; 0xc000000
    1090:	031f2e2d 	tsteq	pc, #720	; 0x2d0
    1094:	2d3d2054 	ldccs	0, cr2, [sp, #-336]!	; 0xfffffeb0
    1098:	7f9c033d 	svcvc	0x009c033d
    109c:	00e4033c 	rsceq	r0, r4, ip, lsr r3
    10a0:	7f9c034a 	svcvc	0x009c034a
    10a4:	00e4032e 	rsceq	r0, r4, lr, lsr #6
    10a8:	7f9d0320 	svcvc	0x009d0320
    10ac:	3d211f20 	stccc	15, cr1, [r1, #-128]!	; 0xffffff80
    10b0:	ac00e403 	cfstrsge	mvf14, [r0], {3}
    10b4:	2e7a035e 	mrccs	3, 3, r0, cr10, cr14, {2}
    10b8:	3d2d2141 	stfccs	f2, [sp, #-260]!	; 0xfffffefc
    10bc:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    10c0:	2000ec03 	andcs	lr, r0, r3, lsl #24
    10c4:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 10c0 <__RW_SIZE__+0xb38>
    10c8:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    10cc:	037400ec 	cmneq	r4, #236	; 0xec
    10d0:	65038228 	strvs	r8, [r3, #-552]	; 0xfffffdd8
    10d4:	6703213c 	smladxvs	r3, ip, r1, r2
    10d8:	2e19032e 	cdpcs	3, 1, cr0, cr9, cr14, {1}
    10dc:	2068031f 	rsbcs	r0, r8, pc, lsl r3
    10e0:	033d2d3d 	teqeq	sp, #3904	; 0xf40
    10e4:	033c7f9c 	teqeq	ip, #156, 30	; 0x270
    10e8:	034a00e4 	movteq	r0, #41188	; 0xa0e4
    10ec:	032e7f9c 	teqeq	lr, #156, 30	; 0x270
    10f0:	032000e4 	teqeq	r0, #228	; 0xe4
    10f4:	1f207f9d 	svcne	0x00207f9d
    10f8:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    10fc:	035eac00 	cmpeq	lr, #0, 24
    1100:	21412e7a 	hvccs	4842	; 0x12ea
    1104:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1108:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    110c:	95032000 	strls	r2, [r3, #-0]
    1110:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1114:	0183033d 	orreq	r0, r3, sp, lsr r3
    1118:	5d032182 	stfpls	f2, [r3, #-520]	; 0xfffffdf8
    111c:	2e23032e 	cdpcs	3, 2, cr0, cr3, cr14, {1}
    1120:	205e031f 	subscs	r0, lr, pc, lsl r3
    1124:	033d2d3d 	teqeq	sp, #3904	; 0xf40
    1128:	033c7f9c 	teqeq	ip, #156, 30	; 0x270
    112c:	034a00e4 	movteq	r0, #41188	; 0xa0e4
    1130:	032e7f9c 	teqeq	lr, #156, 30	; 0x270
    1134:	032000e4 	teqeq	r0, #228	; 0xe4
    1138:	1f207f9d 	svcne	0x00207f9d
    113c:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    1140:	035eac00 	cmpeq	lr, #0, 24
    1144:	21412e7a 	hvccs	4842	; 0x12ea
    1148:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    114c:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1150:	95032000 	strls	r2, [r3, #-0]
    1154:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1158:	00fe033d 	rscseq	r0, lr, sp, lsr r3
    115c:	62032f82 	andvs	r2, r3, #520	; 0x208
    1160:	2e1e0320 	cdpcs	3, 1, cr0, cr14, cr0, {1}
    1164:	2063031f 	rsbcs	r0, r3, pc, lsl r3
    1168:	033d2d3d 	teqeq	sp, #3904	; 0xf40
    116c:	033c7f9c 	teqeq	ip, #156, 30	; 0x270
    1170:	034a00e4 	movteq	r0, #41188	; 0xa0e4
    1174:	032e7f9c 	teqeq	lr, #156, 30	; 0x270
    1178:	032000e4 	teqeq	r0, #228	; 0xe4
    117c:	1f207f9d 	svcne	0x00207f9d
    1180:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    1184:	035eac00 	cmpeq	lr, #0, 24
    1188:	21412e7a 	hvccs	4842	; 0x12ea
    118c:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1190:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1194:	95032000 	strls	r2, [r3, #-0]
    1198:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    119c:	0188033d 	orreq	r0, r8, sp, lsr r3
    11a0:	58032f82 	stmdapl	r3, {r1, r7, r8, r9, sl, fp, sp}
    11a4:	2e280320 	cdpcs	3, 2, cr0, cr8, cr0, {1}
    11a8:	2059031f 	subscs	r0, r9, pc, lsl r3
    11ac:	033d2d3d 	teqeq	sp, #3904	; 0xf40
    11b0:	033c7f9c 	teqeq	ip, #156, 30	; 0x270
    11b4:	034a00e4 	movteq	r0, #41188	; 0xa0e4
    11b8:	032e7f9c 	teqeq	lr, #156, 30	; 0x270
    11bc:	032000e4 	teqeq	r0, #228	; 0xe4
    11c0:	1f207f9d 	svcne	0x00207f9d
    11c4:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    11c8:	035eac00 	cmpeq	lr, #0, 24
    11cc:	21412e7a 	hvccs	4842	; 0x12ea
    11d0:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    11d4:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    11d8:	95032000 	strls	r2, [r3, #-0]
    11dc:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    11e0:	0197033d 	orrseq	r0, r7, sp, lsr r3
    11e4:	014a0390 			; <UNDEFINED> instruction: 0x014a0390
    11e8:	03583703 	cmpeq	r8, #786432	; 0xc0000
    11ec:	37032e49 	strcc	r2, [r3, -r9, asr #28]
    11f0:	2e4a032e 	cdpcs	3, 4, cr0, cr10, cr14, {1}
    11f4:	032e3603 	teqeq	lr, #3145728	; 0x300000
    11f8:	212d204a 	teqcs	sp, sl, asr #32
    11fc:	207f9c03 	rsbscs	r9, pc, r3, lsl #24
    1200:	5800e403 	stmdapl	r0, {r0, r1, sl, sp, lr, pc}
    1204:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; 1200 <__RW_SIZE__+0xc78>
    1208:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    120c:	037400e4 	cmneq	r4, #228	; 0xe4
    1210:	45039e38 	strmi	r9, [r3, #-3640]	; 0xfffff1c8
    1214:	583c0320 	ldmdapl	ip!, {r5, r8, r9}
    1218:	032e4403 	teqeq	lr, #50331648	; 0x3000000
    121c:	45032e3c 	strmi	r2, [r3, #-3644]	; 0xfffff1c4
    1220:	2e3b032e 	cdpcs	3, 3, cr0, cr11, cr14, {1}
    1224:	2d204503 	cfstr32cs	mvfx4, [r0, #-12]!
    1228:	7f9c032f 	svcvc	0x009c032f
    122c:	00e4032e 	rsceq	r0, r4, lr, lsr #6
    1230:	7f9d0358 	svcvc	0x009d0358
    1234:	3d211f4a 	stccc	15, cr1, [r1, #-296]!	; 0xfffffed8
    1238:	ac00e403 	cfstrsge	mvf14, [r0], {3}
    123c:	2e7a036c 	cdpcs	3, 7, cr0, cr10, cr12, {3}
    1240:	4b2d2f4f 	blmi	b4cf84 <__RW_SIZE__+0xb4c9fc>
    1244:	03203403 	teqeq	r0, #50331648	; 0x3000000
    1248:	95032e4c 	strls	r2, [r3, #-3660]	; 0xfffff1b4
    124c:	2f1f3c7f 	svccs	0x001f3c7f
    1250:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1254:	473064ac 	ldrmi	r6, [r0, -ip, lsr #9]!
    1258:	034b2d2f 	movteq	r2, #48431	; 0xbd2f
    125c:	03207f94 	teqeq	r0, #148, 30	; 0x250
    1260:	032000ec 	teqeq	r0, #236	; 0xec
    1264:	1f3c7f95 	svcne	0x003c7f95
    1268:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    126c:	3056ac00 	subscc	sl, r6, r0, lsl #24
    1270:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    1274:	03203603 	teqeq	r0, #3145728	; 0x300000
    1278:	9503204a 	strls	r2, [r3, #-74]	; 0xffffffb6
    127c:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1280:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1284:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    1288:	033d2d21 	teqeq	sp, #2112	; 0x840
    128c:	03207f94 	teqeq	r0, #148, 30	; 0x250
    1290:	032000ec 	teqeq	r0, #236	; 0xec
    1294:	1f3c7f95 	svcne	0x003c7f95
    1298:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    129c:	7603ac00 	strvc	sl, [r3], -r0, lsl #24
    12a0:	2e0a0358 	mcrcs	3, 0, r0, cr10, cr8, {2}
    12a4:	033c7503 	teqeq	ip, #12582912	; 0xc00000
    12a8:	032000c2 	teqeq	r0, #194	; 0xc2
    12ac:	3d207fbe 	stccc	15, cr7, [r0, #-760]!	; 0xfffffd08
    12b0:	3c7f9c03 	ldclcc	12, cr9, [pc], #-12	; 12ac <__RW_SIZE__+0xd24>
    12b4:	2000e403 	andcs	lr, r0, r3, lsl #8
    12b8:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; 12b4 <__RW_SIZE__+0xd2c>
    12bc:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    12c0:	5eac00e4 	cdppl	0, 10, cr0, cr12, cr4, {7}
    12c4:	412e7a03 	teqmi	lr, r3, lsl #20
    12c8:	033d2d21 	teqeq	sp, #2112	; 0x840
    12cc:	4603203a 			; <UNDEFINED> instruction: 0x4603203a
    12d0:	7f950320 	svcvc	0x00950320
    12d4:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    12d8:	ac00ec03 	stcge	12, cr14, [r0], {3}
    12dc:	21393056 	teqcs	r9, r6, asr r0
    12e0:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    12e4:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    12e8:	95032000 	strls	r2, [r3, #-0]
    12ec:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    12f0:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    12f4:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    12f8:	033d2d21 	teqeq	sp, #2112	; 0x840
    12fc:	4403203c 	strmi	r2, [r3], #-60	; 0xffffffc4
    1300:	7f950320 	svcvc	0x00950320
    1304:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1308:	ac00ec03 	stcge	12, cr14, [r0], {3}
    130c:	21393056 	teqcs	r9, r6, asr r0
    1310:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1314:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1318:	95032000 	strls	r2, [r3, #-0]
    131c:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1320:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1324:	587603ac 	ldmdapl	r6!, {r2, r3, r5, r7, r8, r9}^
    1328:	032e0a03 	teqeq	lr, #12288	; 0x3000
    132c:	37033c75 	smlsdxcc	r3, r5, ip, r3
    1330:	20490320 	subcs	r0, r9, r0, lsr #6
    1334:	7f9c033d 	svcvc	0x009c033d
    1338:	00e4033c 	rsceq	r0, r4, ip, lsr r3
    133c:	7f9d0320 	svcvc	0x009d0320
    1340:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1344:	7400e403 	strvc	lr, [r0], #-1027	; 0xfffffbfd
    1348:	8200c603 	andhi	ip, r0, #3145728	; 0x300000
    134c:	2e7f9b03 	vaddcs.f64	d25, d15, d3
    1350:	1f212d31 	svcne	0x00212d31
    1354:	0330332c 	teqeq	r0, #44, 6	; 0xb0000000
    1358:	032f2e71 	teqeq	pc, #1808	; 0x710
    135c:	3f032e40 	svccc	0x00032e40
    1360:	40032f2e 	andmi	r2, r3, lr, lsr #30
    1364:	00ce032e 	sbceq	r0, lr, lr, lsr #6
    1368:	04020066 	streq	r0, [r2], #-102	; 0xffffff9a
    136c:	20063001 	andcs	r3, r6, r1
    1370:	206f0306 	rsbcs	r0, pc, r6, lsl #6
    1374:	4a40034b 	bmi	10020a8 <__RW_SIZE__+0x1001b20>
    1378:	2f723d2f 	svccs	0x00723d2f
    137c:	00c1033d 	sbceq	r0, r1, sp, lsr r3
    1380:	200d033c 	andcs	r0, sp, ip, lsr r3
    1384:	032e7303 	teqeq	lr, #201326592	; 0xc000000
    1388:	73032e0d 	movwvc	r2, #15885	; 0x3e0d
    138c:	200d0320 	andcs	r0, sp, r0, lsr #6
    1390:	2dbb6e1e 	ldccs	14, cr6, [fp, #120]!	; 0x78
    1394:	2e00d903 	cdpcs	9, 0, cr13, cr0, cr3, {0}
    1398:	207fb403 	rsbscs	fp, pc, r3, lsl #8
    139c:	03583c03 	cmpeq	r8, #768	; 0x300
    13a0:	3c032e44 	stccc	14, cr2, [r3], {68}	; 0x44
    13a4:	2e45032e 	cdpcs	3, 4, cr0, cr5, cr14, {1}
    13a8:	032e3b03 	teqeq	lr, #3072	; 0xc00
    13ac:	212d2045 	teqcs	sp, r5, asr #32
    13b0:	207f9c03 	rsbscs	r9, pc, r3, lsl #24
    13b4:	5800e403 	stmdapl	r0, {r0, r1, sl, sp, lr, pc}
    13b8:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; 13b4 <__RW_SIZE__+0xe2c>
    13bc:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    13c0:	5eac00e4 	cdppl	0, 10, cr0, cr12, cr4, {7}
    13c4:	412e7a03 	teqmi	lr, r3, lsl #20
    13c8:	033d2d21 	teqeq	sp, #2112	; 0x840
    13cc:	4c032034 	stcmi	0, cr2, [r3], {52}	; 0x34
    13d0:	7f950320 	svcvc	0x00950320
    13d4:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    13d8:	ac00ec03 	stcge	12, cr14, [r0], {3}
    13dc:	21393056 	teqcs	r9, r6, asr r0
    13e0:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    13e4:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    13e8:	95032000 	strls	r2, [r3, #-0]
    13ec:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    13f0:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    13f4:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    13f8:	033d2d21 	teqeq	sp, #2112	; 0x840
    13fc:	03207f95 	teqeq	r0, #596	; 0x254
    1400:	032000eb 	teqeq	r0, #235	; 0xeb
    1404:	213c7f94 			; <UNDEFINED> instruction: 0x213c7f94
    1408:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    140c:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    1410:	033d2d21 	teqeq	sp, #2112	; 0x840
    1414:	03207f95 	teqeq	r0, #596	; 0x254
    1418:	032000eb 	teqeq	r0, #235	; 0xeb
    141c:	213c7f94 			; <UNDEFINED> instruction: 0x213c7f94
    1420:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1424:	587603ac 	ldmdapl	r6!, {r2, r3, r5, r7, r8, r9}^
    1428:	032e0a03 	teqeq	lr, #12288	; 0x3000
    142c:	c2033c75 	andgt	r3, r3, #29952	; 0x7500
    1430:	be032000 	cdplt	0, 0, cr2, cr3, cr0, {0}
    1434:	033d207f 	teqeq	sp, #127	; 0x7f
    1438:	033c7f9c 	teqeq	ip, #156, 30	; 0x270
    143c:	032000e4 	teqeq	r0, #228	; 0xe4
    1440:	1f3c7f9d 	svcne	0x003c7f9d
    1444:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    1448:	035eac00 	cmpeq	lr, #0, 24
    144c:	21412e7a 	hvccs	4842	; 0x12ea
    1450:	3a033d2d 	bcc	d090c <__RW_SIZE__+0xd0384>
    1454:	20460320 	subcs	r0, r6, r0, lsr #6
    1458:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 1454 <__RW_SIZE__+0xecc>
    145c:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1460:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
    1464:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    1468:	7f94033d 	svcvc	0x0094033d
    146c:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    1470:	7f950320 	svcvc	0x00950320
    1474:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1478:	ac00ec03 	stcge	12, cr14, [r0], {3}
    147c:	21393056 	teqcs	r9, r6, asr r0
    1480:	95033d2d 	strls	r3, [r3, #-3373]	; 0xfffff2d3
    1484:	eb03207f 	bl	c9688 <__RW_SIZE__+0xc9100>
    1488:	94032000 	strls	r2, [r3], #-0
    148c:	3d213c7f 	stccc	12, cr3, [r1, #-508]!	; 0xfffffe04
    1490:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1494:	21393056 	teqcs	r9, r6, asr r0
    1498:	95033d2d 	strls	r3, [r3, #-3373]	; 0xfffff2d3
    149c:	eb03207f 	bl	c96a0 <__RW_SIZE__+0xc9118>
    14a0:	94032000 	strls	r2, [r3], #-0
    14a4:	3d213c7f 	stccc	12, cr3, [r1, #-508]!	; 0xfffffe04
    14a8:	ac00ec03 	stcge	12, cr14, [r0], {3}
    14ac:	03587603 	cmpeq	r8, #3145728	; 0x300000
    14b0:	75032e0a 	strvc	r2, [r3, #-3594]	; 0xfffff1f6
    14b4:	2037033c 	eorscs	r0, r7, ip, lsr r3
    14b8:	3d204903 	stccc	9, cr4, [r0, #-12]!
    14bc:	3c7f9c03 	ldclcc	12, cr9, [pc], #-12	; 14b8 <__RW_SIZE__+0xf30>
    14c0:	2000e403 	andcs	lr, r0, r3, lsl #8
    14c4:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; 14c0 <__RW_SIZE__+0xf38>
    14c8:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    14cc:	037400e4 	cmneq	r4, #228	; 0xe4
    14d0:	3f8200cb 	svccc	0x008200cb
    14d4:	84256125 	strthi	r6, [r5], #-293	; 0xfffffedb
    14d8:	033d2d59 	teqeq	sp, #5696	; 0x1640
    14dc:	3e263c7a 	mcrcc	12, 1, r3, cr6, cr10, {3}
    14e0:	587ec203 	ldmdapl	lr!, {r0, r1, r9, lr, pc}^
    14e4:	4a01be03 	bmi	70cf8 <__RW_SIZE__+0x70770>
    14e8:	2e7ec203 	cdpcs	2, 7, cr12, cr14, cr3, {0}
    14ec:	21723d21 	cmncs	r2, r1, lsr #26
    14f0:	0402003d 	streq	r0, [r2], #-61	; 0xffffffc3
    14f4:	01bc0302 			; <UNDEFINED> instruction: 0x01bc0302
    14f8:	1394423c 	orrsne	r4, r4, #60, 4	; 0xc0000003
    14fc:	0330344e 	teqeq	r0, #1308622848	; 0x4e000000
    1500:	34682078 	strbtcc	r2, [r8], #-120	; 0xffffff88
    1504:	5b68a339 	blpl	1a2a1f0 <__RW_SIZE__+0x1a29c68>
    1508:	23492f1d 	movtcs	r2, #40733	; 0x9f1d
    150c:	032c223a 	teqeq	ip, #-1610612733	; 0xa0000003
    1510:	033c7ea6 	teqeq	ip, #2656	; 0xa60
    1514:	035801dc 	cmpeq	r8, #220, 2	; 0x37
    1518:	212e7ea4 	teqcs	lr, r4, lsr #29
    151c:	3d21723d 	sfmcc	f7, 4, [r1, #-244]!	; 0xffffff0c
    1520:	02040200 	andeq	r0, r4, #0, 4
    1524:	3c01da03 	stccc	10, cr13, [r1], {3}
    1528:	8d03a442 	cfstrshi	mvf10, [r3, #-264]	; 0xfffffef8
    152c:	2d59207e 	ldclcs	0, cr2, [r9, #-504]	; 0xfffffe08
    1530:	672a403d 			; <UNDEFINED> instruction: 0x672a403d
    1534:	213e2b23 	teqcs	lr, r3, lsr #22
    1538:	03213d2d 	teqeq	r1, #2880	; 0xb40
    153c:	48032038 	stmdami	r3, {r3, r4, r5, sp}
    1540:	4a35032e 	bmi	d42200 <__RW_SIZE__+0xd41c78>
    1544:	03592b23 	cmpeq	r9, #35840	; 0x8c00
    1548:	032001b7 	teqeq	r0, #-1073741779	; 0xc000002d
    154c:	5a207ec9 	bpl	821078 <__RW_SIZE__+0x820af0>
    1550:	03206e03 	teqeq	r0, #3, 28	; 0x30
    1554:	03592012 	cmpeq	r9, #18
    1558:	1303206d 	movwne	r2, #12397	; 0x306d
    155c:	01b7032e 			; <UNDEFINED> instruction: 0x01b7032e
    1560:	7eb60358 	mrcvc	3, 5, r0, cr6, cr8, {2}
    1564:	01ca0320 	biceq	r0, sl, r0, lsr #6
    1568:	7ef0032e 	cdpvc	3, 15, cr0, cr0, cr14, {1}
    156c:	4a46033c 	bmi	1182264 <__RW_SIZE__+0x1181cdc>
    1570:	039e3c03 	orrseq	r3, lr, #768	; 0x300
    1574:	3c035844 	stccc	8, cr5, [r3], {68}	; 0x44
    1578:	3c440320 	mcrrcc	3, 2, r0, r4, cr0
    157c:	d600c203 	strle	ip, [r0], -r3, lsl #4
    1580:	033d2d59 	teqeq	sp, #5696	; 0x1640
    1584:	033c7f9c 	teqeq	ip, #156, 30	; 0x270
    1588:	034a00e4 	movteq	r0, #41188	; 0xa0e4
    158c:	032e7f9c 	teqeq	lr, #156, 30	; 0x270
    1590:	032000e4 	teqeq	r0, #228	; 0xe4
    1594:	1f207f9d 	svcne	0x00207f9d
    1598:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    159c:	035ed600 	cmpeq	lr, #0, 12
    15a0:	21412e7a 	hvccs	4842	; 0x12ea
    15a4:	95033d2d 	strls	r3, [r3, #-3373]	; 0xfffff2d3
    15a8:	eb03207f 	bl	c97ac <__RW_SIZE__+0xc9224>
    15ac:	94032000 	strls	r2, [r3], #-0
    15b0:	3d213c7f 	stccc	12, cr3, [r1, #-508]!	; 0xfffffe04
    15b4:	ac00ec03 	stcge	12, cr14, [r0], {3}
    15b8:	21393056 	teqcs	r9, r6, asr r0
    15bc:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    15c0:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    15c4:	95032000 	strls	r2, [r3, #-0]
    15c8:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    15cc:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    15d0:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    15d4:	033d2d21 	teqeq	sp, #2112	; 0x840
    15d8:	03207f94 	teqeq	r0, #148, 30	; 0x250
    15dc:	032000ec 	teqeq	r0, #236	; 0xec
    15e0:	1f3c7f95 	svcne	0x003c7f95
    15e4:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    15e8:	7603ac00 	strvc	sl, [r3], -r0, lsl #24
    15ec:	2e0a0358 	mcrcs	3, 0, r0, cr10, cr8, {2}
    15f0:	213c7503 	teqcs	ip, r3, lsl #10
    15f4:	9c033d2d 	stcls	13, cr3, [r3], {45}	; 0x2d
    15f8:	e403207f 	str	r2, [r3], #-127	; 0xffffff81
    15fc:	9d032000 	stcls	0, cr2, [r3, #-0]
    1600:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1604:	00e4033d 	rsceq	r0, r4, sp, lsr r3
    1608:	7a035eac 	bvc	d90c0 <__RW_SIZE__+0xd8b38>
    160c:	2d21412e 	stfcss	f4, [r1, #-184]!	; 0xffffff48
    1610:	7f94033d 	svcvc	0x0094033d
    1614:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    1618:	7f950320 	svcvc	0x00950320
    161c:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1620:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1624:	21393056 	teqcs	r9, r6, asr r0
    1628:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    162c:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1630:	95032000 	strls	r2, [r3, #-0]
    1634:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1638:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    163c:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    1640:	033d2d21 	teqeq	sp, #2112	; 0x840
    1644:	03207f94 	teqeq	r0, #148, 30	; 0x250
    1648:	032000ec 	teqeq	r0, #236	; 0xec
    164c:	1f3c7f95 	svcne	0x003c7f95
    1650:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1654:	3056ac00 	subscc	sl, r6, r0, lsl #24
    1658:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    165c:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    1660:	2000ec03 	andcs	lr, r0, r3, lsl #24
    1664:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 1660 <__RW_SIZE__+0x10d8>
    1668:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    166c:	03ac00ec 			; <UNDEFINED> instruction: 0x03ac00ec
    1670:	0a035876 	beq	d7850 <__RW_SIZE__+0xd72c8>
    1674:	3c75032e 	ldclcc	3, cr0, [r5], #-184	; 0xffffff48
    1678:	033d2d21 	teqeq	sp, #2112	; 0x840
    167c:	03207f9c 	teqeq	r0, #156, 30	; 0x270
    1680:	032000e4 	teqeq	r0, #228	; 0xe4
    1684:	1f3c7f9d 	svcne	0x003c7f9d
    1688:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    168c:	035eac00 	cmpeq	lr, #0, 24
    1690:	21412e7a 	hvccs	4842	; 0x12ea
    1694:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1698:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    169c:	95032000 	strls	r2, [r3, #-0]
    16a0:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    16a4:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    16a8:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    16ac:	033d2d21 	teqeq	sp, #2112	; 0x840
    16b0:	03207f94 	teqeq	r0, #148, 30	; 0x250
    16b4:	032000ec 	teqeq	r0, #236	; 0xec
    16b8:	1f3c7f95 	svcne	0x003c7f95
    16bc:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    16c0:	3056ac00 	subscc	sl, r6, r0, lsl #24
    16c4:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    16c8:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    16cc:	2000ec03 	andcs	lr, r0, r3, lsl #24
    16d0:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 16cc <__RW_SIZE__+0x1144>
    16d4:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    16d8:	03ac00ec 			; <UNDEFINED> instruction: 0x03ac00ec
    16dc:	0a035876 	beq	d78bc <__RW_SIZE__+0xd7334>
    16e0:	3c75032e 	ldclcc	3, cr0, [r5], #-184	; 0xffffff48
    16e4:	033d2d21 	teqeq	sp, #2112	; 0x840
    16e8:	03207f9c 	teqeq	r0, #156, 30	; 0x270
    16ec:	032000e4 	teqeq	r0, #228	; 0xe4
    16f0:	1f3c7f9d 	svcne	0x003c7f9d
    16f4:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    16f8:	035eac00 	cmpeq	lr, #0, 24
    16fc:	21412e7a 	hvccs	4842	; 0x12ea
    1700:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1704:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1708:	95032000 	strls	r2, [r3, #-0]
    170c:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1710:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1714:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    1718:	033d2d21 	teqeq	sp, #2112	; 0x840
    171c:	03207f94 	teqeq	r0, #148, 30	; 0x250
    1720:	032000ec 	teqeq	r0, #236	; 0xec
    1724:	1f3c7f95 	svcne	0x003c7f95
    1728:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    172c:	3056d600 	subscc	sp, r6, r0, lsl #12
    1730:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    1734:	207f9503 	rsbscs	r9, pc, r3, lsl #10
    1738:	2000eb03 	andcs	lr, r0, r3, lsl #22
    173c:	3c7f9403 	cfldrdcc	mvd9, [pc], #-12	; 1738 <__RW_SIZE__+0x11b0>
    1740:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1744:	3056ac00 	subscc	sl, r6, r0, lsl #24
    1748:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    174c:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    1750:	2000ec03 	andcs	lr, r0, r3, lsl #24
    1754:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 1750 <__RW_SIZE__+0x11c8>
    1758:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    175c:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
    1760:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    1764:	7f94033d 	svcvc	0x0094033d
    1768:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    176c:	7f950320 	svcvc	0x00950320
    1770:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1774:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1778:	03587603 	cmpeq	r8, #3145728	; 0x300000
    177c:	75032e0a 	strvc	r2, [r3, #-3594]	; 0xfffff1f6
    1780:	3d2d213c 	stfccs	f2, [sp, #-240]!	; 0xffffff10
    1784:	207f9c03 	rsbscs	r9, pc, r3, lsl #24
    1788:	2000e403 	andcs	lr, r0, r3, lsl #8
    178c:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; 1788 <__RW_SIZE__+0x1200>
    1790:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1794:	5eac00e4 	cdppl	0, 10, cr0, cr12, cr4, {7}
    1798:	412e7a03 	teqmi	lr, r3, lsl #20
    179c:	033d2d21 	teqeq	sp, #2112	; 0x840
    17a0:	03207f94 	teqeq	r0, #148, 30	; 0x250
    17a4:	032000ec 	teqeq	r0, #236	; 0xec
    17a8:	1f3c7f95 	svcne	0x003c7f95
    17ac:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    17b0:	7603ac00 	strvc	sl, [r3], -r0, lsl #24
    17b4:	2e0a0358 	mcrcs	3, 0, r0, cr10, cr8, {2}
    17b8:	213c7503 	teqcs	ip, r3, lsl #10
    17bc:	9c033d2d 	stcls	13, cr3, [r3], {45}	; 0x2d
    17c0:	e403207f 	str	r2, [r3], #-127	; 0xffffff81
    17c4:	9d032000 	stcls	0, cr2, [r3, #-0]
    17c8:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    17cc:	00e4033d 	rsceq	r0, r4, sp, lsr r3
    17d0:	7a035ed6 	bvc	d9330 <__RW_SIZE__+0xd8da8>
    17d4:	2d21412e 	stfcss	f4, [r1, #-184]!	; 0xffffff48
    17d8:	7f95033d 	svcvc	0x0095033d
    17dc:	00eb0320 	rsceq	r0, fp, r0, lsr #6
    17e0:	7f940320 	svcvc	0x00940320
    17e4:	033d213c 	teqeq	sp, #60, 2
    17e8:	56d600ec 	ldrbpl	r0, [r6], ip, ror #1
    17ec:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    17f0:	7f95033d 	svcvc	0x0095033d
    17f4:	00eb0320 	rsceq	r0, fp, r0, lsr #6
    17f8:	7f940320 	svcvc	0x00940320
    17fc:	033d213c 	teqeq	sp, #60, 2
    1800:	03ac00ec 			; <UNDEFINED> instruction: 0x03ac00ec
    1804:	0a035876 	beq	d79e4 <__RW_SIZE__+0xd745c>
    1808:	3c75032e 	ldclcc	3, cr0, [r5], #-184	; 0xffffff48
    180c:	033d2d21 	teqeq	sp, #2112	; 0x840
    1810:	03207f9c 	teqeq	r0, #156, 30	; 0x270
    1814:	032000e4 	teqeq	r0, #228	; 0xe4
    1818:	1f3c7f9d 	svcne	0x003c7f9d
    181c:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    1820:	035eac00 	cmpeq	lr, #0, 24
    1824:	21412e7a 	hvccs	4842	; 0x12ea
    1828:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    182c:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1830:	95032000 	strls	r2, [r3, #-0]
    1834:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1838:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    183c:	587603ac 	ldmdapl	r6!, {r2, r3, r5, r7, r8, r9}^
    1840:	032e0a03 	teqeq	lr, #12288	; 0x3000
    1844:	2d213c75 	stccs	12, cr3, [r1, #-468]!	; 0xfffffe2c
    1848:	7f9c033d 	svcvc	0x009c033d
    184c:	00e40320 	rsceq	r0, r4, r0, lsr #6
    1850:	7f9d0320 	svcvc	0x009d0320
    1854:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1858:	ac00e403 	cfstrsge	mvf14, [r0], {3}
    185c:	2e7a035e 	mrccs	3, 3, r0, cr10, cr14, {2}
    1860:	3d2d2141 	stfccs	f2, [sp, #-260]!	; 0xfffffefc
    1864:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    1868:	2000ec03 	andcs	lr, r0, r3, lsl #24
    186c:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 1868 <__RW_SIZE__+0x12e0>
    1870:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1874:	03ac00ec 			; <UNDEFINED> instruction: 0x03ac00ec
    1878:	0a035876 	beq	d7a58 <__RW_SIZE__+0xd74d0>
    187c:	3c75032e 	ldclcc	3, cr0, [r5], #-184	; 0xffffff48
    1880:	033d2d21 	teqeq	sp, #2112	; 0x840
    1884:	03207f9c 	teqeq	r0, #156, 30	; 0x270
    1888:	032000e4 	teqeq	r0, #228	; 0xe4
    188c:	1f3c7f9d 	svcne	0x003c7f9d
    1890:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    1894:	035eac00 	cmpeq	lr, #0, 24
    1898:	21412e7a 	hvccs	4842	; 0x12ea
    189c:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    18a0:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    18a4:	95032000 	strls	r2, [r3, #-0]
    18a8:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    18ac:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    18b0:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    18b4:	033d2d21 	teqeq	sp, #2112	; 0x840
    18b8:	03207f94 	teqeq	r0, #148, 30	; 0x250
    18bc:	032000ec 	teqeq	r0, #236	; 0xec
    18c0:	1f3c7f95 	svcne	0x003c7f95
    18c4:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    18c8:	7603ac00 	strvc	sl, [r3], -r0, lsl #24
    18cc:	2e0a0358 	mcrcs	3, 0, r0, cr10, cr8, {2}
    18d0:	213c7503 	teqcs	ip, r3, lsl #10
    18d4:	9c033d2d 	stcls	13, cr3, [r3], {45}	; 0x2d
    18d8:	e403207f 	str	r2, [r3], #-127	; 0xffffff81
    18dc:	9d032000 	stcls	0, cr2, [r3, #-0]
    18e0:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    18e4:	00e4033d 	rsceq	r0, r4, sp, lsr r3
    18e8:	7a035eac 	bvc	d93a0 <__RW_SIZE__+0xd8e18>
    18ec:	2d21412e 	stfcss	f4, [r1, #-184]!	; 0xffffff48
    18f0:	7f94033d 	svcvc	0x0094033d
    18f4:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    18f8:	7f950320 	svcvc	0x00950320
    18fc:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1900:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1904:	03587603 	cmpeq	r8, #3145728	; 0x300000
    1908:	75032e0a 	strvc	r2, [r3, #-3594]	; 0xfffff1f6
    190c:	3d2d213c 	stfccs	f2, [sp, #-240]!	; 0xffffff10
    1910:	207f9c03 	rsbscs	r9, pc, r3, lsl #24
    1914:	2000e403 	andcs	lr, r0, r3, lsl #8
    1918:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; 1914 <__RW_SIZE__+0x138c>
    191c:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1920:	5eac00e4 	cdppl	0, 10, cr0, cr12, cr4, {7}
    1924:	412e7a03 	teqmi	lr, r3, lsl #20
    1928:	033d2d21 	teqeq	sp, #2112	; 0x840
    192c:	03207f94 	teqeq	r0, #148, 30	; 0x250
    1930:	032000ec 	teqeq	r0, #236	; 0xec
    1934:	1f3c7f95 	svcne	0x003c7f95
    1938:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    193c:	7603ac00 	strvc	sl, [r3], -r0, lsl #24
    1940:	2e0a0358 	mcrcs	3, 0, r0, cr10, cr8, {2}
    1944:	213c7503 	teqcs	ip, r3, lsl #10
    1948:	9c033d2d 	stcls	13, cr3, [r3], {45}	; 0x2d
    194c:	e403207f 	str	r2, [r3], #-127	; 0xffffff81
    1950:	9d032000 	stcls	0, cr2, [r3, #-0]
    1954:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1958:	00e4033d 	rsceq	r0, r4, sp, lsr r3
    195c:	7a035eac 	bvc	d9414 <__RW_SIZE__+0xd8e8c>
    1960:	2d21412e 	stfcss	f4, [r1, #-184]!	; 0xffffff48
    1964:	7f94033d 	svcvc	0x0094033d
    1968:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    196c:	7f950320 	svcvc	0x00950320
    1970:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1974:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1978:	03587603 	cmpeq	r8, #3145728	; 0x300000
    197c:	75032e0a 	strvc	r2, [r3, #-3594]	; 0xfffff1f6
    1980:	3d2d213c 	stfccs	f2, [sp, #-240]!	; 0xffffff10
    1984:	207f9c03 	rsbscs	r9, pc, r3, lsl #24
    1988:	2000e403 	andcs	lr, r0, r3, lsl #8
    198c:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; 1988 <__RW_SIZE__+0x1400>
    1990:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1994:	5ed600e4 	cdppl	0, 13, cr0, cr6, cr4, {7}
    1998:	412e7a03 	teqmi	lr, r3, lsl #20
    199c:	033d2d21 	teqeq	sp, #2112	; 0x840
    19a0:	03207f95 	teqeq	r0, #596	; 0x254
    19a4:	032000eb 	teqeq	r0, #235	; 0xeb
    19a8:	213c7f94 			; <UNDEFINED> instruction: 0x213c7f94
    19ac:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    19b0:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    19b4:	033d2d21 	teqeq	sp, #2112	; 0x840
    19b8:	03207f94 	teqeq	r0, #148, 30	; 0x250
    19bc:	032000ec 	teqeq	r0, #236	; 0xec
    19c0:	1f3c7f95 	svcne	0x003c7f95
    19c4:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    19c8:	7603ac00 	strvc	sl, [r3], -r0, lsl #24
    19cc:	2e0a0358 	mcrcs	3, 0, r0, cr10, cr8, {2}
    19d0:	213c7503 	teqcs	ip, r3, lsl #10
    19d4:	9c033d2d 	stcls	13, cr3, [r3], {45}	; 0x2d
    19d8:	e403207f 	str	r2, [r3], #-127	; 0xffffff81
    19dc:	9d032000 	stcls	0, cr2, [r3, #-0]
    19e0:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    19e4:	00e4033d 	rsceq	r0, r4, sp, lsr r3
    19e8:	7a035eac 	bvc	d94a0 <__RW_SIZE__+0xd8f18>
    19ec:	2d21412e 	stfcss	f4, [r1, #-184]!	; 0xffffff48
    19f0:	7f94033d 	svcvc	0x0094033d
    19f4:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    19f8:	7f950320 	svcvc	0x00950320
    19fc:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1a00:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1a04:	21393056 	teqcs	r9, r6, asr r0
    1a08:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1a0c:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1a10:	95032000 	strls	r2, [r3, #-0]
    1a14:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1a18:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1a1c:	587603ac 	ldmdapl	r6!, {r2, r3, r5, r7, r8, r9}^
    1a20:	032e0a03 	teqeq	lr, #12288	; 0x3000
    1a24:	2d213c75 	stccs	12, cr3, [r1, #-468]!	; 0xfffffe2c
    1a28:	7f9c033d 	svcvc	0x009c033d
    1a2c:	00e40320 	rsceq	r0, r4, r0, lsr #6
    1a30:	7f9d0320 	svcvc	0x009d0320
    1a34:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1a38:	d600e403 	strle	lr, [r0], -r3, lsl #8
    1a3c:	2e7a035e 	mrccs	3, 3, r0, cr10, cr14, {2}
    1a40:	3d2d2141 	stfccs	f2, [sp, #-260]!	; 0xfffffefc
    1a44:	207f9503 	rsbscs	r9, pc, r3, lsl #10
    1a48:	2000eb03 	andcs	lr, r0, r3, lsl #22
    1a4c:	3c7f9403 	cfldrdcc	mvd9, [pc], #-12	; 1a48 <__RW_SIZE__+0x14c0>
    1a50:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1a54:	7603ac00 	strvc	sl, [r3], -r0, lsl #24
    1a58:	2e0a0358 	mcrcs	3, 0, r0, cr10, cr8, {2}
    1a5c:	213c7503 	teqcs	ip, r3, lsl #10
    1a60:	9c033d2d 	stcls	13, cr3, [r3], {45}	; 0x2d
    1a64:	e403207f 	str	r2, [r3], #-127	; 0xffffff81
    1a68:	9d032000 	stcls	0, cr2, [r3, #-0]
    1a6c:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1a70:	00e4033d 	rsceq	r0, r4, sp, lsr r3
    1a74:	7a035eac 	bvc	d952c <__RW_SIZE__+0xd8fa4>
    1a78:	2d21412e 	stfcss	f4, [r1, #-184]!	; 0xffffff48
    1a7c:	7f94033d 	svcvc	0x0094033d
    1a80:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    1a84:	7f950320 	svcvc	0x00950320
    1a88:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1a8c:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1a90:	03587603 	cmpeq	r8, #3145728	; 0x300000
    1a94:	75032e0a 	strvc	r2, [r3, #-3594]	; 0xfffff1f6
    1a98:	3d2d213c 	stfccs	f2, [sp, #-240]!	; 0xffffff10
    1a9c:	207f9c03 	rsbscs	r9, pc, r3, lsl #24
    1aa0:	2000e403 	andcs	lr, r0, r3, lsl #8
    1aa4:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; 1aa0 <__RW_SIZE__+0x1518>
    1aa8:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1aac:	5eac00e4 	cdppl	0, 10, cr0, cr12, cr4, {7}
    1ab0:	412e7a03 	teqmi	lr, r3, lsl #20
    1ab4:	033d2d21 	teqeq	sp, #2112	; 0x840
    1ab8:	03207f94 	teqeq	r0, #148, 30	; 0x250
    1abc:	032000ec 	teqeq	r0, #236	; 0xec
    1ac0:	1f3c7f95 	svcne	0x003c7f95
    1ac4:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1ac8:	3056ac00 	subscc	sl, r6, r0, lsl #24
    1acc:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    1ad0:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    1ad4:	2000ec03 	andcs	lr, r0, r3, lsl #24
    1ad8:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 1ad4 <__RW_SIZE__+0x154c>
    1adc:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1ae0:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
    1ae4:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    1ae8:	7f94033d 	svcvc	0x0094033d
    1aec:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    1af0:	7f950320 	svcvc	0x00950320
    1af4:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1af8:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1afc:	21393056 	teqcs	r9, r6, asr r0
    1b00:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1b04:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1b08:	95032000 	strls	r2, [r3, #-0]
    1b0c:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1b10:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1b14:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    1b18:	033d2d21 	teqeq	sp, #2112	; 0x840
    1b1c:	03207f94 	teqeq	r0, #148, 30	; 0x250
    1b20:	032000ec 	teqeq	r0, #236	; 0xec
    1b24:	1f3c7f95 	svcne	0x003c7f95
    1b28:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1b2c:	3056ac00 	subscc	sl, r6, r0, lsl #24
    1b30:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    1b34:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    1b38:	2000ec03 	andcs	lr, r0, r3, lsl #24
    1b3c:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 1b38 <__RW_SIZE__+0x15b0>
    1b40:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1b44:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
    1b48:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    1b4c:	7f94033d 	svcvc	0x0094033d
    1b50:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    1b54:	7f950320 	svcvc	0x00950320
    1b58:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1b5c:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1b60:	21393056 	teqcs	r9, r6, asr r0
    1b64:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1b68:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1b6c:	95032000 	strls	r2, [r3, #-0]
    1b70:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1b74:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1b78:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    1b7c:	033d2d21 	teqeq	sp, #2112	; 0x840
    1b80:	03207f94 	teqeq	r0, #148, 30	; 0x250
    1b84:	032000ec 	teqeq	r0, #236	; 0xec
    1b88:	1f3c7f95 	svcne	0x003c7f95
    1b8c:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1b90:	3056ac00 	subscc	sl, r6, r0, lsl #24
    1b94:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    1b98:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    1b9c:	2000ec03 	andcs	lr, r0, r3, lsl #24
    1ba0:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 1b9c <__RW_SIZE__+0x1614>
    1ba4:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1ba8:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
    1bac:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    1bb0:	7f94033d 	svcvc	0x0094033d
    1bb4:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    1bb8:	7f950320 	svcvc	0x00950320
    1bbc:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1bc0:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1bc4:	21393056 	teqcs	r9, r6, asr r0
    1bc8:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1bcc:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1bd0:	95032000 	strls	r2, [r3, #-0]
    1bd4:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1bd8:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1bdc:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    1be0:	033d2d21 	teqeq	sp, #2112	; 0x840
    1be4:	03207f94 	teqeq	r0, #148, 30	; 0x250
    1be8:	032000ec 	teqeq	r0, #236	; 0xec
    1bec:	1f3c7f95 	svcne	0x003c7f95
    1bf0:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1bf4:	3056ac00 	subscc	sl, r6, r0, lsl #24
    1bf8:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    1bfc:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    1c00:	2000ec03 	andcs	lr, r0, r3, lsl #24
    1c04:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 1c00 <__RW_SIZE__+0x1678>
    1c08:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1c0c:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
    1c10:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    1c14:	7f94033d 	svcvc	0x0094033d
    1c18:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    1c1c:	7f950320 	svcvc	0x00950320
    1c20:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1c24:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1c28:	03587603 	cmpeq	r8, #3145728	; 0x300000
    1c2c:	75032e0a 	strvc	r2, [r3, #-3594]	; 0xfffff1f6
    1c30:	3d2d213c 	stfccs	f2, [sp, #-240]!	; 0xffffff10
    1c34:	207f9c03 	rsbscs	r9, pc, r3, lsl #24
    1c38:	2000e403 	andcs	lr, r0, r3, lsl #8
    1c3c:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; 1c38 <__RW_SIZE__+0x16b0>
    1c40:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1c44:	5ed600e4 	cdppl	0, 13, cr0, cr6, cr4, {7}
    1c48:	412e7a03 	teqmi	lr, r3, lsl #20
    1c4c:	033d2d21 	teqeq	sp, #2112	; 0x840
    1c50:	03207f95 	teqeq	r0, #596	; 0x254
    1c54:	032000eb 	teqeq	r0, #235	; 0xeb
    1c58:	213c7f94 			; <UNDEFINED> instruction: 0x213c7f94
    1c5c:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1c60:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    1c64:	033d2d21 	teqeq	sp, #2112	; 0x840
    1c68:	03207f94 	teqeq	r0, #148, 30	; 0x250
    1c6c:	032000ec 	teqeq	r0, #236	; 0xec
    1c70:	1f3c7f95 	svcne	0x003c7f95
    1c74:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1c78:	3056ac00 	subscc	sl, r6, r0, lsl #24
    1c7c:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    1c80:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    1c84:	2000ec03 	andcs	lr, r0, r3, lsl #24
    1c88:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 1c84 <__RW_SIZE__+0x16fc>
    1c8c:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1c90:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
    1c94:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    1c98:	7f94033d 	svcvc	0x0094033d
    1c9c:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    1ca0:	7f950320 	svcvc	0x00950320
    1ca4:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1ca8:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1cac:	21393056 	teqcs	r9, r6, asr r0
    1cb0:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1cb4:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1cb8:	95032000 	strls	r2, [r3, #-0]
    1cbc:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1cc0:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1cc4:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    1cc8:	033d2d21 	teqeq	sp, #2112	; 0x840
    1ccc:	03207f94 	teqeq	r0, #148, 30	; 0x250
    1cd0:	032000ec 	teqeq	r0, #236	; 0xec
    1cd4:	1f3c7f95 	svcne	0x003c7f95
    1cd8:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1cdc:	3056ac00 	subscc	sl, r6, r0, lsl #24
    1ce0:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    1ce4:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    1ce8:	2000ec03 	andcs	lr, r0, r3, lsl #24
    1cec:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 1ce8 <__RW_SIZE__+0x1760>
    1cf0:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1cf4:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
    1cf8:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    1cfc:	7f94033d 	svcvc	0x0094033d
    1d00:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    1d04:	7f950320 	svcvc	0x00950320
    1d08:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1d0c:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1d10:	21393056 	teqcs	r9, r6, asr r0
    1d14:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1d18:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1d1c:	95032000 	strls	r2, [r3, #-0]
    1d20:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1d24:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1d28:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    1d2c:	033d2d21 	teqeq	sp, #2112	; 0x840
    1d30:	03207f94 	teqeq	r0, #148, 30	; 0x250
    1d34:	032000ec 	teqeq	r0, #236	; 0xec
    1d38:	1f3c7f95 	svcne	0x003c7f95
    1d3c:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1d40:	3056ac00 	subscc	sl, r6, r0, lsl #24
    1d44:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    1d48:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    1d4c:	2000ec03 	andcs	lr, r0, r3, lsl #24
    1d50:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 1d4c <__RW_SIZE__+0x17c4>
    1d54:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1d58:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
    1d5c:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    1d60:	7f94033d 	svcvc	0x0094033d
    1d64:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    1d68:	7f950320 	svcvc	0x00950320
    1d6c:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1d70:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1d74:	21393056 	teqcs	r9, r6, asr r0
    1d78:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1d7c:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1d80:	95032000 	strls	r2, [r3, #-0]
    1d84:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1d88:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1d8c:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    1d90:	033d2d21 	teqeq	sp, #2112	; 0x840
    1d94:	03207f94 	teqeq	r0, #148, 30	; 0x250
    1d98:	032000ec 	teqeq	r0, #236	; 0xec
    1d9c:	1f3c7f95 	svcne	0x003c7f95
    1da0:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1da4:	3056ac00 	subscc	sl, r6, r0, lsl #24
    1da8:	3d2d2139 	stfccs	f2, [sp, #-228]!	; 0xffffff1c
    1dac:	207f9403 	rsbscs	r9, pc, r3, lsl #8
    1db0:	2000ec03 	andcs	lr, r0, r3, lsl #24
    1db4:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 1db0 <__RW_SIZE__+0x1828>
    1db8:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1dbc:	03ac00ec 			; <UNDEFINED> instruction: 0x03ac00ec
    1dc0:	0a035876 	beq	d7fa0 <__RW_SIZE__+0xd7a18>
    1dc4:	3c75032e 	ldclcc	3, cr0, [r5], #-184	; 0xffffff48
    1dc8:	033d2d21 	teqeq	sp, #2112	; 0x840
    1dcc:	03207f9c 	teqeq	r0, #156, 30	; 0x270
    1dd0:	032000e4 	teqeq	r0, #228	; 0xe4
    1dd4:	1f3c7f9d 	svcne	0x003c7f9d
    1dd8:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    1ddc:	035ed600 	cmpeq	lr, #0, 12
    1de0:	21412e7a 	hvccs	4842	; 0x12ea
    1de4:	95033d2d 	strls	r3, [r3, #-3373]	; 0xfffff2d3
    1de8:	eb03207f 	bl	c9fec <__RW_SIZE__+0xc9a64>
    1dec:	94032000 	strls	r2, [r3], #-0
    1df0:	3d213c7f 	stccc	12, cr3, [r1, #-508]!	; 0xfffffe04
    1df4:	d600ec03 	strle	lr, [r0], -r3, lsl #24
    1df8:	21393056 	teqcs	r9, r6, asr r0
    1dfc:	95033d2d 	strls	r3, [r3, #-3373]	; 0xfffff2d3
    1e00:	eb03207f 	bl	ca004 <__RW_SIZE__+0xc9a7c>
    1e04:	94032000 	strls	r2, [r3], #-0
    1e08:	3d213c7f 	stccc	12, cr3, [r1, #-508]!	; 0xfffffe04
    1e0c:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1e10:	21393056 	teqcs	r9, r6, asr r0
    1e14:	94033d2d 	strls	r3, [r3], #-3373	; 0xfffff2d3
    1e18:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1e1c:	95032000 	strls	r2, [r3, #-0]
    1e20:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1e24:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1e28:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    1e2c:	033d2d21 	teqeq	sp, #2112	; 0x840
    1e30:	03207f94 	teqeq	r0, #148, 30	; 0x250
    1e34:	032000ec 	teqeq	r0, #236	; 0xec
    1e38:	1f3c7f95 	svcne	0x003c7f95
    1e3c:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1e40:	7603ac00 	strvc	sl, [r3], -r0, lsl #24
    1e44:	2e0a0358 	mcrcs	3, 0, r0, cr10, cr8, {2}
    1e48:	213c7503 	teqcs	ip, r3, lsl #10
    1e4c:	9c033d2d 	stcls	13, cr3, [r3], {45}	; 0x2d
    1e50:	e403207f 	str	r2, [r3], #-127	; 0xffffff81
    1e54:	9d032000 	stcls	0, cr2, [r3, #-0]
    1e58:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1e5c:	00e4033d 	rsceq	r0, r4, sp, lsr r3
    1e60:	7a035ed6 	bvc	d99c0 <__RW_SIZE__+0xd9438>
    1e64:	2d21412e 	stfcss	f4, [r1, #-184]!	; 0xffffff48
    1e68:	7f95033d 	svcvc	0x0095033d
    1e6c:	00eb0320 	rsceq	r0, fp, r0, lsr #6
    1e70:	7f940320 	svcvc	0x00940320
    1e74:	033d213c 	teqeq	sp, #60, 2
    1e78:	56d600ec 	ldrbpl	r0, [r6], ip, ror #1
    1e7c:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    1e80:	7f95033d 	svcvc	0x0095033d
    1e84:	00eb0320 	rsceq	r0, fp, r0, lsr #6
    1e88:	7f940320 	svcvc	0x00940320
    1e8c:	033d213c 	teqeq	sp, #60, 2
    1e90:	56d600ec 	ldrbpl	r0, [r6], ip, ror #1
    1e94:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    1e98:	7f95033d 	svcvc	0x0095033d
    1e9c:	00eb0320 	rsceq	r0, fp, r0, lsr #6
    1ea0:	7f940320 	svcvc	0x00940320
    1ea4:	033d213c 	teqeq	sp, #60, 2
    1ea8:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
    1eac:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    1eb0:	7f94033d 	svcvc	0x0094033d
    1eb4:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    1eb8:	7f950320 	svcvc	0x00950320
    1ebc:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1ec0:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1ec4:	03587603 	cmpeq	r8, #3145728	; 0x300000
    1ec8:	75032e0a 	strvc	r2, [r3, #-3594]	; 0xfffff1f6
    1ecc:	3d2d213c 	stfccs	f2, [sp, #-240]!	; 0xffffff10
    1ed0:	207f9c03 	rsbscs	r9, pc, r3, lsl #24
    1ed4:	2000e403 	andcs	lr, r0, r3, lsl #8
    1ed8:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; 1ed4 <__RW_SIZE__+0x194c>
    1edc:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1ee0:	039e00e4 	orrseq	r0, lr, #228	; 0xe4
    1ee4:	03587fbb 	cmpeq	r8, #748	; 0x2ec
    1ee8:	032e00c5 	teqeq	lr, #197	; 0xc5
    1eec:	033c7fbb 	teqeq	ip, #748	; 0x2ec
    1ef0:	59ba00c2 	ldmibpl	sl!, {r1, r6, r7}
    1ef4:	9c033d2d 	stcls	13, cr3, [r3], {45}	; 0x2d
    1ef8:	e4033c7f 	str	r3, [r3], #-3199	; 0xfffff381
    1efc:	9c034a00 	stcls	10, cr4, [r3], {-0}
    1f00:	e4032e7f 	str	r2, [r3], #-3711	; 0xfffff181
    1f04:	9d032000 	stcls	0, cr2, [r3, #-0]
    1f08:	211f207f 	tstcs	pc, pc, ror r0	; <UNPREDICTABLE>
    1f0c:	00e4033d 	rsceq	r0, r4, sp, lsr r3
    1f10:	580d03ac 	stmdapl	sp, {r2, r3, r5, r7, r8, r9}
    1f14:	034a7303 	movteq	r7, #41731	; 0xa303
    1f18:	18032e0d 	stmdane	r3, {r0, r2, r3, r9, sl, fp, sp}
    1f1c:	2069032e 	rsbcs	r0, r9, lr, lsr #6
    1f20:	14032121 	strne	r2, [r3], #-289	; 0xfffffedf
    1f24:	2e5c0320 	cdpcs	3, 5, cr0, cr12, cr0, {1}
    1f28:	2f2e0d03 	svccs	0x002e0d03
    1f2c:	14032121 	strne	r2, [r3], #-289	; 0xfffffedf
    1f30:	58032120 	stmdapl	r3, {r5, r8, sp}
    1f34:	3d2d2120 	stfccs	f2, [sp, #-128]!	; 0xffffff80
    1f38:	3c7f9c03 	ldclcc	12, cr9, [pc], #-12	; 1f34 <__RW_SIZE__+0x19ac>
    1f3c:	2000e403 	andcs	lr, r0, r3, lsl #8
    1f40:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; 1f3c <__RW_SIZE__+0x19b4>
    1f44:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1f48:	5eac00e4 	cdppl	0, 10, cr0, cr12, cr4, {7}
    1f4c:	412e7a03 	teqmi	lr, r3, lsl #20
    1f50:	033d2d21 	teqeq	sp, #2112	; 0x840
    1f54:	03207f94 	teqeq	r0, #148, 30	; 0x250
    1f58:	032000ec 	teqeq	r0, #236	; 0xec
    1f5c:	1f3c7f95 	svcne	0x003c7f95
    1f60:	ec033d21 	stc	13, cr3, [r3], {33}	; 0x21
    1f64:	db039e00 	blle	e976c <__RW_SIZE__+0xe91e4>
    1f68:	a5035800 	strge	r5, [r3, #-2048]	; 0xfffff800
    1f6c:	db03207f 	blle	ca170 <__RW_SIZE__+0xc9be8>
    1f70:	d8033c00 	stmdale	r3, {sl, fp, ip, sp}
    1f74:	b0032e7e 	andlt	r2, r3, lr, ror lr
    1f78:	3f83d602 	svccc	0x0083d602
    1f7c:	207e8e03 	rsbscs	r8, lr, r3, lsl #28
    1f80:	03583c03 	cmpeq	r8, #768	; 0x300
    1f84:	3c032e44 	stccc	14, cr2, [r3], {68}	; 0x44
    1f88:	2e45032e 	cdpcs	3, 4, cr0, cr5, cr14, {1}
    1f8c:	032e3b03 	teqeq	lr, #3072	; 0xc00
    1f90:	212d2045 	teqcs	sp, r5, asr #32
    1f94:	207f9c03 	rsbscs	r9, pc, r3, lsl #24
    1f98:	5800e403 	stmdapl	r0, {r0, r1, sl, sp, lr, pc}
    1f9c:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; 1f98 <__RW_SIZE__+0x1a10>
    1fa0:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    1fa4:	5eac00e4 	cdppl	0, 10, cr0, cr12, cr4, {7}
    1fa8:	412e7a03 	teqmi	lr, r3, lsl #20
    1fac:	033d2d21 	teqeq	sp, #2112	; 0x840
    1fb0:	4c032034 	stcmi	0, cr2, [r3], {52}	; 0x34
    1fb4:	7f950320 	svcvc	0x00950320
    1fb8:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    1fbc:	ac00ec03 	stcge	12, cr14, [r0], {3}
    1fc0:	2f473064 	svccs	0x00473064
    1fc4:	94034b2d 	strls	r4, [r3], #-2861	; 0xfffff4d3
    1fc8:	ec03207f 	stc	0, cr2, [r3], {127}	; 0x7f
    1fcc:	95032000 	strls	r2, [r3, #-0]
    1fd0:	211f3c7f 	tstcs	pc, pc, ror ip	; <UNPREDICTABLE>
    1fd4:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1fd8:	473064ac 	ldrmi	r6, [r0, -ip, lsr #9]!
    1fdc:	034b2d2f 	movteq	r2, #48431	; 0xbd2f
    1fe0:	032e7f95 	teqeq	lr, #596	; 0x254
    1fe4:	032000eb 	teqeq	r0, #235	; 0xeb
    1fe8:	214a7f94 			; <UNDEFINED> instruction: 0x214a7f94
    1fec:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    1ff0:	393056ac 	ldmdbcc	r0!, {r2, r3, r5, r7, r9, sl, ip, lr}
    1ff4:	033d2d21 	teqeq	sp, #2112	; 0x840
    1ff8:	03207f95 	teqeq	r0, #596	; 0x254
    1ffc:	032000eb 	teqeq	r0, #235	; 0xeb
    2000:	213c7f94 			; <UNDEFINED> instruction: 0x213c7f94
    2004:	00ec033d 	rsceq	r0, ip, sp, lsr r3
    2008:	587603ac 	ldmdapl	r6!, {r2, r3, r5, r7, r8, r9}^
    200c:	032e0a03 	teqeq	lr, #12288	; 0x3000
    2010:	c2033c75 	andgt	r3, r3, #29952	; 0x7500
    2014:	be032000 	cdplt	0, 0, cr2, cr3, cr0, {0}
    2018:	033d207f 	teqeq	sp, #127	; 0x7f
    201c:	033c7f9c 	teqeq	ip, #156, 30	; 0x270
    2020:	032000e4 	teqeq	r0, #228	; 0xe4
    2024:	1f3c7f9d 	svcne	0x003c7f9d
    2028:	e4033d21 	str	r3, [r3], #-3361	; 0xfffff2df
    202c:	035eac00 	cmpeq	lr, #0, 24
    2030:	21412e7a 	hvccs	4842	; 0x12ea
    2034:	3a033d2d 	bcc	d14f0 <__RW_SIZE__+0xd0f68>
    2038:	20460320 	subcs	r0, r6, r0, lsr #6
    203c:	3c7f9503 	cfldr64cc	mvdx9, [pc], #-12	; 2038 <__RW_SIZE__+0x1ab0>
    2040:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    2044:	56ac00ec 	strtpl	r0, [ip], ip, ror #1
    2048:	2d213930 	stccs	9, cr3, [r1, #-192]!	; 0xffffff40
    204c:	7f94033d 	svcvc	0x0094033d
    2050:	00ec0320 	rsceq	r0, ip, r0, lsr #6
    2054:	7f950320 	svcvc	0x00950320
    2058:	3d211f3c 	stccc	15, cr1, [r1, #-240]!	; 0xffffff10
    205c:	ac00ec03 	stcge	12, cr14, [r0], {3}
    2060:	21393056 	teqcs	r9, r6, asr r0
    2064:	95033d2d 	strls	r3, [r3, #-3373]	; 0xfffff2d3
    2068:	eb03207f 	bl	ca26c <__RW_SIZE__+0xc9ce4>
    206c:	94032000 	strls	r2, [r3], #-0
    2070:	3d213c7f 	stccc	12, cr3, [r1, #-508]!	; 0xfffffe04
    2074:	ac00ec03 	stcge	12, cr14, [r0], {3}
    2078:	21393056 	teqcs	r9, r6, asr r0
    207c:	95033d2d 	strls	r3, [r3, #-3373]	; 0xfffff2d3
    2080:	eb03207f 	bl	ca284 <__RW_SIZE__+0xc9cfc>
    2084:	94032000 	strls	r2, [r3], #-0
    2088:	3d213c7f 	stccc	12, cr3, [r1, #-508]!	; 0xfffffe04
    208c:	ac00ec03 	stcge	12, cr14, [r0], {3}
    2090:	03587603 	cmpeq	r8, #3145728	; 0x300000
    2094:	75032e0a 	strvc	r2, [r3, #-3594]	; 0xfffff1f6
    2098:	2037033c 	eorscs	r0, r7, ip, lsr r3
    209c:	3d204903 	stccc	9, cr4, [r0, #-12]!
    20a0:	3c7f9c03 	ldclcc	12, cr9, [pc], #-12	; 209c <__RW_SIZE__+0x1b14>
    20a4:	2000e403 	andcs	lr, r0, r3, lsl #8
    20a8:	3c7f9d03 	ldclcc	13, cr9, [pc], #-12	; 20a4 <__RW_SIZE__+0x1b1c>
    20ac:	033d211f 	teqeq	sp, #-1073741817	; 0xc0000007
    20b0:	03ac00e4 			; <UNDEFINED> instruction: 0x03ac00e4
    20b4:	2603585a 			; <UNDEFINED> instruction: 0x2603585a
    20b8:	3c59032e 	mrrccc	3, 2, r0, r9, cr14
    20bc:	213d2d21 	teqcs	sp, r1, lsr #26
    20c0:	3c41031f 	mcrrcc	3, 1, r0, r1, cr15
    20c4:	aa3d211f 	bge	f4a548 <__RW_SIZE__+0xf49fc0>
    20c8:	c1033d2f 	tstgt	r3, pc, lsr #26
    20cc:	95037400 	strls	r7, [r3, #-1024]	; 0xfffffc00
    20d0:	02028202 	andeq	r8, r2, #536870912	; 0x20000000
    20d4:	Address 0x000020d4 is out of bounds.


Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	676e6f6c 	strbvs	r6, [lr, -ip, ror #30]!
   4:	6e6f6c20 	cdpvs	12, 6, cr6, cr15, cr0, {1}
   8:	6e692067 	cdpvs	0, 6, cr2, cr9, cr7, {3}
   c:	44420074 	strbmi	r0, [r2], #-116	; 0xffffff8c
  10:	46005243 	strmi	r5, [r0], -r3, asr #4
  14:	4853414c 	ldmdami	r3, {r2, r3, r6, r8, lr}^
  18:	7079545f 	rsbsvc	r5, r9, pc, asr r4
  1c:	66654465 	strbtvs	r4, [r5], -r5, ror #8
  20:	42484100 	submi	r4, r8, #0, 2
  24:	00524e45 	subseq	r4, r2, r5, asr #28
  28:	555c3a43 	ldrbpl	r3, [ip, #-2627]	; 0xfffff5bd
  2c:	73726573 	cmnvc	r2, #482344960	; 0x1cc00000
  30:	63636b5c 	cmnvs	r3, #92, 22	; 0x17000
  34:	63747369 	cmnvs	r4, #-1543503871	; 0xa4000001
  38:	7365445c 	cmnvc	r5, #92, 8	; 0x5c000000
  3c:	706f746b 	rsbvc	r7, pc, fp, ror #8
  40:	c1c7635c 	bicgt	r6, r7, ip, asr r3
  44:	d7b1ceb7 			; <UNDEFINED> instruction: 0xd7b1ceb7
  48:	d6b9a1b7 			; <UNDEFINED> instruction: 0xd6b9a1b7
  4c:	fab03220 	blx	fec0c8d4 <MSP_BASE+0xdec078d4>
  50:	305ca4c1 	subscc	sl, ip, r1, asr #9
  54:	65442e34 	strbvs	r2, [r4, #-3636]	; 0xfffff1cc
  58:	65636976 	strbvs	r6, [r3, #-2422]!	; 0xfffff68a
  5c:	bea6c15f 	mcrlt	1, 5, ip, cr6, cr15, {2}
  60:	c7bd5fee 	ldrgt	r5, [sp, lr, ror #31]!
  64:	dac0c0bd 	ble	ff030360 <MSP_BASE+0xdf02b360>
  68:	445ce1b7 	ldrbmi	lr, [ip], #-439	; 0xfffffe49
  6c:	63697665 	cmnvs	r9, #105906176	; 0x6500000
  70:	614c5f65 	cmpvs	ip, r5, ror #30
  74:	39395c62 	ldmdbcc	r9!, {r1, r5, r6, sl, fp, ip, lr}
  78:	494d2e39 	stmdbmi	sp, {r0, r3, r4, r5, r9, sl, fp, sp}^
  7c:	505f494e 	subspl	r4, pc, lr, asr #18
  80:	454a4f52 	strbmi	r4, [sl, #-3922]	; 0xfffff0ae
  84:	4c5f5443 	cfldrdmi	mvd5, [pc], {67}	; 0x43
  88:	57004241 	strpl	r4, [r0, -r1, asr #4]
  8c:	00525052 	subseq	r5, r2, r2, asr r0
  90:	636f6c63 	cmnvs	pc, #25344	; 0x6300
  94:	00632e6b 	rsbeq	r2, r3, fp, ror #28
  98:	31425041 	cmpcc	r2, r1, asr #32
  9c:	52545352 	subspl	r5, r4, #1207959553	; 0x48000001
  a0:	6f687300 	svcvs	0x00687300
  a4:	75207472 	strvc	r7, [r0, #-1138]!	; 0xfffffb8e
  a8:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  ac:	2064656e 	rsbcs	r6, r4, lr, ror #10
  b0:	00746e69 	rsbseq	r6, r4, r9, ror #28
  b4:	5f4d5449 	svcpl	0x004d5449
  b8:	75427852 	strbvc	r7, [r2, #-2130]	; 0xfffff7ae
  bc:	72656666 	rsbvc	r6, r5, #106954752	; 0x6600000
  c0:	54504f00 	ldrbpl	r4, [r0], #-3840	; 0xfffff100
  c4:	5259454b 	subspl	r4, r9, #314572800	; 0x12c00000
  c8:	736e7500 	cmnvc	lr, #0, 10
  cc:	656e6769 	strbvs	r6, [lr, #-1897]!	; 0xfffff897
  d0:	68632064 	stmdavs	r3!, {r2, r5, r6, sp}^
  d4:	52007261 	andpl	r7, r0, #268435462	; 0x10000006
  d8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
  dc:	00444556 	subeq	r4, r4, r6, asr r5
  e0:	32425041 	subcc	r5, r2, #65	; 0x41
  e4:	00524e45 	subseq	r4, r2, r5, asr #28
  e8:	31425041 	cmpcc	r2, r1, asr #32
  ec:	00524e45 	subseq	r4, r2, r5, asr #28
  f0:	32425041 	subcc	r5, r2, #65	; 0x41
  f4:	52545352 	subspl	r5, r4, #1207959553	; 0x48000001
  f8:	6e6f6c00 	cdpvs	12, 6, cr6, cr15, cr0, {0}
  fc:	6f6c2067 	svcvs	0x006c2067
 100:	7520676e 	strvc	r6, [r0, #-1902]!	; 0xfffff892
 104:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 108:	2064656e 	rsbcs	r6, r4, lr, ror #10
 10c:	00746e69 	rsbseq	r6, r4, r9, ror #28
 110:	20554e47 	subscs	r4, r5, r7, asr #28
 114:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
 118:	20312e38 	eorscs	r2, r1, r8, lsr lr
 11c:	70636d2d 	rsbvc	r6, r3, sp, lsr #26
 120:	6f633d75 	svcvs	0x00633d75
 124:	78657472 	stmdavc	r5!, {r1, r4, r5, r6, sl, ip, sp, lr}^
 128:	20336d2d 	eorscs	r6, r3, sp, lsr #26
 12c:	68746d2d 	ldmdavs	r4!, {r0, r2, r3, r5, r8, sl, fp, sp, lr}^
 130:	20626d75 	rsbcs	r6, r2, r5, ror sp
 134:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
 138:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
 13c:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
 140:	74666f73 	strbtvc	r6, [r6], #-3955	; 0xfffff08d
 144:	616d2d20 	cmnvs	sp, r0, lsr #26
 148:	20736370 	rsbscs	r6, r3, r0, ror r3
 14c:	6f6e6d2d 	svcvs	0x006e6d2d
 150:	7568742d 	strbvc	r7, [r8, #-1069]!	; 0xfffffbd3
 154:	692d626d 	pushvs	{r0, r2, r3, r5, r6, r9, sp, lr}
 158:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 15c:	6b726f77 	blvs	1c9bf40 <__RW_SIZE__+0x1c9b9b8>
 160:	20672d20 	rsbcs	r2, r7, r0, lsr #26
 164:	20334f2d 	eorscs	r4, r3, sp, lsr #30
 168:	6f6e662d 	svcvs	0x006e662d
 16c:	6975622d 	ldmdbvs	r5!, {r0, r2, r3, r5, r9, sp, lr}^
 170:	6e69746c 	cdpvs	4, 6, cr7, cr9, cr12, {3}
 174:	75662d20 	strbvc	r2, [r6, #-3360]!	; 0xfffff2e0
 178:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
 17c:	2d64656e 	cfstr64cs	mvdx6, [r4, #-440]!	; 0xfffffe48
 180:	72616863 	rsbvc	r6, r1, #6488064	; 0x630000
 184:	6e662d20 	cdpvs	13, 6, cr2, cr6, cr0, {1}
 188:	74732d6f 	ldrbtvc	r2, [r3], #-3439	; 0xfffff291
 18c:	74636972 	strbtvc	r6, [r3], #-2418	; 0xfffff68e
 190:	696c612d 	stmdbvs	ip!, {r0, r2, r3, r5, r8, sp, lr}^
 194:	6e697361 	cdpvs	3, 6, cr7, cr9, cr1, {3}
 198:	662d2067 	strtvs	r2, [sp], -r7, rrx
 19c:	632d6f6e 	teqvs	sp, #440	; 0x1b8
 1a0:	6f6d6d6f 	svcvs	0x006d6d6f
 1a4:	6973006e 	ldmdbvs	r3!, {r1, r2, r3, r5, r6}^
 1a8:	7974657a 	ldmdbvc	r4!, {r1, r3, r4, r5, r6, r8, sl, sp, lr}^
 1ac:	43006570 	movwmi	r6, #1392	; 0x570
 1b0:	6b636f6c 	blvs	18dbf68 <__RW_SIZE__+0x18db9e0>
 1b4:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 1b8:	68730074 	ldmdavs	r3!, {r2, r4, r5, r6}^
 1bc:	2074726f 	rsbscs	r7, r4, pc, ror #4
 1c0:	00746e69 	rsbseq	r6, r4, r9, ror #28
 1c4:	5f434352 	svcpl	0x00434352
 1c8:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
 1cc:	00666544 	rsbeq	r6, r6, r4, asr #10
 1d0:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 1d4:	745f3233 	ldrbvc	r3, [pc], #-563	; 1dc <__ZI_SIZE__+0x170>
 1d8:	535f5f00 	cmppl	pc, #0, 30
 1dc:	58455254 	stmdapl	r5, {r2, r4, r6, r9, ip, lr}^
 1e0:	64610048 	strbtvs	r0, [r1], #-72	; 0xffffffb8
 1e4:	5f007264 	svcpl	0x00007264
 1e8:	7465735f 	strbtvc	r7, [r5], #-863	; 0xfffffca1
 1ec:	4e4f435f 	mcrmi	3, 2, r4, cr15, cr15, {2}
 1f0:	4c4f5254 	sfmmi	f5, 2, [pc], {84}	; 0x54
 1f4:	6c617600 	stclvs	6, cr7, [r1], #-0
 1f8:	5f006575 	svcpl	0x00006575
 1fc:	52444c5f 	subpl	r4, r4, #24320	; 0x5f00
 200:	00575845 	subseq	r5, r7, r5, asr #16
 204:	4d697270 	sfmmi	f7, 2, [r9, #-448]!	; 0xfffffe40
 208:	006b7361 	rsbeq	r7, fp, r1, ror #6
 20c:	4f706f74 	svcmi	0x00706f74
 210:	6f725066 	svcvs	0x00725066
 214:	61745363 	cmnvs	r4, r3, ror #6
 218:	66006b63 	strvs	r6, [r0], -r3, ror #22
 21c:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
 220:	6b73614d 	blvs	1cd875c <__RW_SIZE__+0x1cd81d4>
 224:	726f6300 	rsbvc	r6, pc, #0, 6
 228:	6d635f65 	stclvs	15, cr5, [r3, #-404]!	; 0xfffffe6c
 22c:	00632e33 	rsbeq	r2, r3, r3, lsr lr
 230:	65675f5f 	strbvs	r5, [r7, #-3935]!	; 0xfffff0a1
 234:	534d5f74 	movtpl	r5, #57204	; 0xdf74
 238:	5f5f0050 	svcpl	0x005f0050
 23c:	5f746573 	svcpl	0x00746573
 240:	0050534d 	subseq	r5, r0, sp, asr #6
 244:	65675f5f 	strbvs	r5, [r7, #-3935]!	; 0xfffff0a1
 248:	53505f74 	cmppl	r0, #116, 30	; 0x1d0
 24c:	5f5f0050 	svcpl	0x005f0050
 250:	5f746573 	svcpl	0x00746573
 254:	00505350 	subseq	r5, r0, r0, asr r3
 258:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xfffff0a1
 25c:	00363156 	eorseq	r3, r6, r6, asr r1
 260:	65675f5f 	strbvs	r5, [r7, #-3935]!	; 0xfffff0a1
 264:	52505f74 	subspl	r5, r0, #116, 30	; 0x1d0
 268:	53414d49 	movtpl	r4, #7497	; 0x1d49
 26c:	5f5f004b 	svcpl	0x005f004b
 270:	5f746573 	svcpl	0x00746573
 274:	4c554146 	ldfmie	f4, [r5], {70}	; 0x46
 278:	53414d54 	movtpl	r4, #7508	; 0x1d54
 27c:	6f63004b 	svcvs	0x0063004b
 280:	6f72746e 	svcvs	0x0072746e
 284:	5f5f006c 	svcpl	0x005f006c
 288:	5f746573 	svcpl	0x00746573
 28c:	45534142 	ldrbmi	r4, [r3, #-322]	; 0xfffffebe
 290:	00495250 	subeq	r5, r9, r0, asr r2
 294:	746e6975 	strbtvc	r6, [lr], #-2421	; 0xfffff68b
 298:	00745f38 	rsbseq	r5, r4, r8, lsr pc
 29c:	75736572 	ldrbvc	r6, [r3, #-1394]!	; 0xfffffa8e
 2a0:	5f00746c 	svcpl	0x0000746c
 2a4:	5645525f 			; <UNDEFINED> instruction: 0x5645525f
 2a8:	74004853 	strvc	r4, [r0], #-2131	; 0xfffff7ad
 2ac:	664f706f 	strbvs	r7, [pc], -pc, rrx
 2b0:	6e69614d 	powvsem	f6, f1, #5.0
 2b4:	63617453 	cmnvs	r1, #1392508928	; 0x53000000
 2b8:	5f5f006b 	svcpl	0x005f006b
 2bc:	5f746573 	svcpl	0x00746573
 2c0:	4d495250 	sfmmi	f5, 2, [r9, #-320]	; 0xfffffec0
 2c4:	004b5341 	subeq	r5, fp, r1, asr #6
 2c8:	45525f5f 	ldrbmi	r5, [r2, #-3935]	; 0xfffff0a1
 2cc:	5f5f0056 	svcpl	0x005f0056
 2d0:	5f746567 	svcpl	0x00746567
 2d4:	544e4f43 	strbpl	r4, [lr], #-3907	; 0xfffff0bd
 2d8:	004c4f52 	subeq	r4, ip, r2, asr pc
 2dc:	42525f5f 	subsmi	r5, r2, #380	; 0x17c
 2e0:	5f005449 	svcpl	0x00005449
 2e4:	7465675f 	strbtvc	r6, [r5], #-1887	; 0xfffff8a1
 2e8:	5341425f 	movtpl	r4, #4703	; 0x125f
 2ec:	49525045 	ldmdbmi	r2, {r0, r2, r6, ip, lr}^
 2f0:	6e697500 	cdpvs	5, 6, cr7, cr9, cr0, {0}
 2f4:	5f363174 	svcpl	0x00363174
 2f8:	5f5f0074 	svcpl	0x005f0074
 2fc:	45525453 	ldrbmi	r5, [r2, #-1107]	; 0xfffffbad
 300:	5f005758 	svcpl	0x00005758
 304:	52444c5f 	subpl	r4, r4, #24320	; 0x5f00
 308:	00425845 	subeq	r5, r2, r5, asr #16
 30c:	54535f5f 	ldrbpl	r5, [r3], #-3935	; 0xfffff0a1
 310:	42584552 	subsmi	r4, r8, #343932928	; 0x14800000
 314:	675f5f00 	ldrbvs	r5, [pc, -r0, lsl #30]
 318:	465f7465 	ldrbmi	r7, [pc], -r5, ror #8
 31c:	544c5541 	strbpl	r5, [ip], #-1345	; 0xfffffabf
 320:	4b53414d 	blmi	14d085c <__RW_SIZE__+0x14d02d4>
 324:	4c5f5f00 	mrrcmi	15, 0, r5, pc, cr0	; <UNPREDICTABLE>
 328:	58455244 	stmdapl	r5, {r2, r6, r9, ip, lr}^
 32c:	6e650048 	cdpvs	0, 6, cr0, cr5, cr8, {2}
 330:	31783867 	cmncc	r8, r7, ror #16
 334:	72670036 	rsbvc	r0, r7, #54	; 0x36
 338:	69687061 	stmdbvs	r8!, {r0, r5, r6, ip, sp, lr}^
 33c:	632e7363 	teqvs	lr, #-1946157055	; 0x8c000001
 340:	636b6200 	cmnvs	fp, #0, 4
 344:	726f6c6f 	rsbvc	r6, pc, #28416	; 0x6f00
 348:	72747300 	rsbsvc	r7, r4, #0, 6
 34c:	00676e69 	rsbeq	r6, r7, r9, ror #28
 350:	706f6f6c 	rsbvc	r6, pc, ip, ror #30
 354:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 358:	6972505f 	ldmdbvs	r2!, {r0, r1, r2, r3, r4, r6, ip, lr}^
 35c:	0066746e 	rsbeq	r7, r6, lr, ror #8
 360:	6e675f5f 	mcrvs	15, 3, r5, cr7, cr15, {2}
 364:	765f6375 			; <UNDEFINED> instruction: 0x765f6375
 368:	696c5f61 	stmdbvs	ip!, {r0, r5, r6, r8, r9, sl, fp, ip, lr}^
 36c:	5f007473 	svcpl	0x00007473
 370:	5f61765f 	svcpl	0x0061765f
 374:	7473696c 	ldrbtvc	r6, [r3], #-2412	; 0xfffff694
 378:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 37c:	7475505f 	ldrbtvc	r5, [r5], #-95	; 0xffffffa1
 380:	65740073 	ldrbvs	r0, [r4, #-115]!	; 0xffffff8d
 384:	4c00706d 	stcmi	0, cr7, [r0], {109}	; 0x6d
 388:	505f6463 	subspl	r6, pc, r3, ror #8
 38c:	505f7475 	subspl	r7, pc, r5, ror r4	; <UNPREDICTABLE>
 390:	6c657869 	stclvs	8, cr7, [r5], #-420	; 0xfffffe5c
 394:	615f5f00 	cmpvs	pc, r0, lsl #30
 398:	634c0070 	movtvs	r0, #49264	; 0xc070
 39c:	6e455f64 	cdpvs	15, 4, cr5, cr5, cr4, {3}
 3a0:	75505f67 	ldrbvc	r5, [r0, #-3943]	; 0xfffff099
 3a4:	00686374 	rsbeq	r6, r8, r4, ror r3
 3a8:	7366666f 	cmnvc	r6, #116391936	; 0x6f00000
 3ac:	62007465 	andvs	r7, r0, #1694498816	; 0x65000000
 3b0:	616d7469 	cmnvs	sp, r9, ror #8
 3b4:	76006b73 			; <UNDEFINED> instruction: 0x76006b73
 3b8:	69727073 	ldmdbvs	r2!, {r0, r1, r4, r5, r6, ip, sp, lr}^
 3bc:	0066746e 	rsbeq	r7, r6, lr, ror #8
 3c0:	5f425355 	svcpl	0x00425355
 3c4:	435f504c 	cmpmi	pc, #76	; 0x4c
 3c8:	5f314e41 	svcpl	0x00314e41
 3cc:	5f305852 	svcpl	0x00305852
 3d0:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 3d4:	52534200 	subspl	r4, r3, #0, 4
 3d8:	41430052 	qdaddmi	r0, r2, r3
 3dc:	535f314e 	cmppl	pc, #-2147483629	; 0x80000013
 3e0:	495f4543 	ldmdbmi	pc, {r0, r1, r6, r8, sl, lr}^	; <UNPREDICTABLE>
 3e4:	006e5152 	rsbeq	r5, lr, r2, asr r1
 3e8:	31414d44 	cmpcc	r1, r4, asr #26
 3ec:	6168435f 	cmnvs	r8, pc, asr r3
 3f0:	6c656e6e 	stclvs	14, cr6, [r5], #-440	; 0xfffffe48
 3f4:	52495f37 	subpl	r5, r9, #55, 30	; 0xdc
 3f8:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
 3fc:	5f324332 	svcpl	0x00324332
 400:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
 404:	006e5152 	rsbeq	r5, lr, r2, asr r1
 408:	344d4954 	strbcc	r4, [sp], #-2388	; 0xfffff6ac
 40c:	5152495f 	cmppl	r2, pc, asr r9
 410:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
 414:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
 418:	6e6e6168 	powvsez	f6, f6, #0.0
 41c:	5f326c65 	svcpl	0x00326c65
 420:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 424:	414c4600 	cmpmi	ip, r0, lsl #12
 428:	495f4853 	ldmdbmi	pc, {r0, r1, r4, r6, fp, lr}^	; <UNPREDICTABLE>
 42c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 430:	5250414d 	subspl	r4, r0, #1073741843	; 0x40000013
 434:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
 438:	495f3049 	ldmdbmi	pc, {r0, r3, r6, ip, sp}^	; <UNPREDICTABLE>
 43c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 440:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 444:	315f3531 	cmpcc	pc, r1, lsr r5	; <UNPREDICTABLE>
 448:	52495f30 	subpl	r5, r9, #48, 30	; 0xc0
 44c:	50006e51 	andpl	r6, r0, r1, asr lr
 450:	53646e65 	cmnpl	r4, #1616	; 0x650
 454:	52495f56 	subpl	r5, r9, #344	; 0x158
 458:	4a006e51 	bmi	1bda4 <__RW_SIZE__+0x1b81c>
 45c:	505f676f 	subspl	r6, pc, pc, ror #14
 460:	5f6c6c6f 	svcpl	0x006c6c6f
 464:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 468:	43435200 	movtmi	r5, #12800	; 0x3200
 46c:	5152495f 	cmppl	r2, pc, asr r9
 470:	654d006e 	strbvs	r0, [sp, #-110]	; 0xffffff92
 474:	79726f6d 	ldmdbvc	r2!, {r0, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr}^
 478:	616e614d 	cmnvs	lr, sp, asr #2
 47c:	656d6567 	strbvs	r6, [sp, #-1383]!	; 0xfffffa99
 480:	495f746e 	ldmdbmi	pc, {r1, r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 484:	006e5152 	rsbeq	r5, lr, r2, asr r1
 488:	52455349 	subpl	r5, r5, #603979777	; 0x24000001
 48c:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 490:	52425f31 	subpl	r5, r2, #49, 30	; 0xc4
 494:	52495f4b 	subpl	r5, r9, #300	; 0x12c
 498:	52006e51 	andpl	r6, r0, #1296	; 0x510
 49c:	56524553 			; <UNDEFINED> instruction: 0x56524553
 4a0:	00314445 	eorseq	r4, r1, r5, asr #8
 4a4:	31495053 	qdaddcc	r5, r3, r9
 4a8:	5152495f 	cmppl	r2, pc, asr r9
 4ac:	4d44006e 	stclmi	0, cr0, [r4, #-440]	; 0xfffffe48
 4b0:	435f3141 	cmpmi	pc, #1073741840	; 0x40000010
 4b4:	6e6e6168 	powvsez	f6, f6, #0.0
 4b8:	5f346c65 	svcpl	0x00346c65
 4bc:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 4c0:	49564e00 	ldmdbmi	r6, {r9, sl, fp, lr}^
 4c4:	6e455f43 	cdpvs	15, 4, cr5, cr5, cr3, {2}
 4c8:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 4cc:	00515249 	subseq	r5, r1, r9, asr #4
 4d0:	5f79654b 	svcpl	0x0079654b
 4d4:	63656843 	cmnvs	r5, #4390912	; 0x430000
 4d8:	6e495f6b 	cdpvs	15, 4, cr5, cr9, cr11, {3}
 4dc:	00747570 	rsbseq	r7, r4, r0, ror r5
 4e0:	314e4143 	cmpcc	lr, r3, asr #2
 4e4:	3158525f 	cmpcc	r8, pc, asr r2
 4e8:	5152495f 	cmppl	r2, pc, asr r9
 4ec:	5355006e 	cmppl	r5, #110	; 0x6e
 4f0:	50485f42 	subpl	r5, r8, r2, asr #30
 4f4:	4e41435f 	mcrmi	3, 2, r4, cr1, cr15, {2}
 4f8:	58545f31 	ldmdapl	r4, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 4fc:	5152495f 	cmppl	r2, pc, asr r9
 500:	5249006e 	subpl	r0, r9, #110	; 0x6e
 504:	545f6e51 	ldrbpl	r6, [pc], #-3665	; 50c <MSP_SIZE+0x10c>
 508:	00657079 	rsbeq	r7, r5, r9, ror r0
 50c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
 510:	495f3254 	ldmdbmi	pc, {r2, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
 514:	006e5152 	rsbeq	r5, lr, r2, asr r1
 518:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 51c:	52495f32 	subpl	r5, r9, #50, 30	; 0xc8
 520:	4a006e51 	bmi	1be6c <__RW_SIZE__+0x1b8e4>
 524:	475f676f 	ldrbmi	r6, [pc, -pc, ror #14]
 528:	505f7465 	subspl	r7, pc, r5, ror #8
 52c:	73736572 	cmnvc	r3, #478150656	; 0x1c800000
 530:	49006465 	stmdbmi	r0, {r0, r2, r5, r6, sl, sp, lr}
 534:	5f324332 	svcpl	0x00324332
 538:	495f5645 	ldmdbmi	pc, {r0, r2, r6, r9, sl, ip, lr}^	; <UNPREDICTABLE>
 53c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 540:	4f494641 	svcmi	0x00494641
 544:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 548:	66654465 	strbtvs	r4, [r5], -r5, ror #8
 54c:	414d4400 	cmpmi	sp, r0, lsl #8
 550:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 554:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
 558:	495f366c 	ldmdbmi	pc, {r2, r3, r5, r6, r9, sl, ip, sp}^	; <UNPREDICTABLE>
 55c:	006e5152 	rsbeq	r5, lr, r2, asr r1
 560:	4349564e 	movtmi	r5, #38478	; 0x964e
 564:	656c435f 	strbvs	r4, [ip, #-863]!	; 0xfffffca1
 568:	65507261 	ldrbvs	r7, [r0, #-609]	; 0xfffffd9f
 56c:	6e69646e 	cdpvs	4, 6, cr6, cr9, cr14, {3}
 570:	51524967 	cmppl	r2, r7, ror #18
 574:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 578:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
 57c:	44006e51 	strmi	r6, [r0], #-3665	; 0xfffff1af
 580:	5f31414d 	svcpl	0x0031414d
 584:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
 588:	316c656e 	cmncc	ip, lr, ror #10
 58c:	5152495f 	cmppl	r2, pc, asr r9
 590:	5845006e 	stmdapl	r5, {r1, r2, r3, r5, r6}^
 594:	52434954 	subpl	r4, r3, #84, 18	; 0x150000
 598:	42535500 	subsmi	r5, r3, #0, 10
 59c:	656b6157 	strbvs	r6, [fp, #-343]!	; 0xfffffea9
 5a0:	495f7055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, sp, lr}^	; <UNPREDICTABLE>
 5a4:	006e5152 	rsbeq	r5, lr, r2, asr r1
 5a8:	47445757 	smlsldmi	r5, r4, r7, r7
 5ac:	5152495f 	cmppl	r2, pc, asr r9
 5b0:	7542006e 	strbvc	r0, [r2, #-110]	; 0xffffff92
 5b4:	75614673 	strbvc	r4, [r1, #-1651]!	; 0xfffff98d
 5b8:	495f746c 	ldmdbmi	pc, {r2, r3, r5, r6, sl, ip, sp, lr}^	; <UNPREDICTABLE>
 5bc:	006e5152 	rsbeq	r5, lr, r2, asr r1
 5c0:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 5c4:	52495f34 	subpl	r5, r9, #52, 30	; 0xd0
 5c8:	50006e51 	andpl	r6, r0, r1, asr lr
 5cc:	495f4456 	ldmdbmi	pc, {r1, r2, r4, r6, sl, lr}^	; <UNPREDICTABLE>
 5d0:	006e5152 	rsbeq	r5, lr, r2, asr r1
 5d4:	52504349 	subspl	r4, r0, #603979777	; 0x24000001
 5d8:	676f4a00 	strbvs	r4, [pc, -r0, lsl #20]!
 5dc:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
 5e0:	654b5f74 	strbvs	r5, [fp, #-3956]	; 0xfffff08c
 5e4:	65525f79 	ldrbvs	r5, [r2, #-3961]	; 0xfffff087
 5e8:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
 5ec:	44006465 	strmi	r6, [r0], #-1125	; 0xfffffb9b
 5f0:	5f31414d 	svcpl	0x0031414d
 5f4:	6e616843 	cdpvs	8, 6, cr6, cr1, cr3, {2}
 5f8:	336c656e 	cmncc	ip, #461373440	; 0x1b800000
 5fc:	5152495f 	cmppl	r2, pc, asr r9
 600:	3249006e 	subcc	r0, r9, #110	; 0x6e
 604:	455f3143 	ldrbmi	r3, [pc, #-323]	; 4c9 <MSP_SIZE+0xc9>
 608:	52495f56 	subpl	r5, r9, #344	; 0x158
 60c:	54006e51 	strpl	r6, [r0], #-3665	; 0xfffff1af
 610:	5f314d49 	svcpl	0x00314d49
 614:	495f5055 	ldmdbmi	pc, {r0, r2, r4, r6, ip, lr}^	; <UNPREDICTABLE>
 618:	006e5152 	rsbeq	r5, lr, r2, asr r1
 61c:	52495453 	subpl	r5, r9, #1392508928	; 0x53000000
 620:	43545200 	cmpmi	r4, #0, 4
 624:	5152495f 	cmppl	r2, pc, asr r9
 628:	4552006e 	ldrbmi	r0, [r2, #-110]	; 0xffffff92
 62c:	56524553 			; <UNDEFINED> instruction: 0x56524553
 630:	00304445 	eorseq	r4, r0, r5, asr #8
 634:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 638:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 63c:	45520032 	ldrbmi	r0, [r2, #-50]	; 0xffffffce
 640:	56524553 			; <UNDEFINED> instruction: 0x56524553
 644:	00334445 	eorseq	r4, r3, r5, asr #8
 648:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 64c:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 650:	45520034 	ldrbmi	r0, [r2, #-52]	; 0xffffffcc
 654:	56524553 			; <UNDEFINED> instruction: 0x56524553
 658:	00354445 	eorseq	r4, r5, r5, asr #8
 65c:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 660:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 664:	66654465 	strbtvs	r4, [r5], -r5, ror #8
 668:	41535500 	cmpmi	r3, r0, lsl #10
 66c:	5f315452 	svcpl	0x00315452
 670:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 674:	6e6f4e00 	cdpvs	14, 6, cr4, cr15, cr0, {0}
 678:	6b73614d 	blvs	1cd8bb4 <__RW_SIZE__+0x1cd862c>
 67c:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 680:	5f746e49 	svcpl	0x00746e49
 684:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 688:	4d495400 	cfstrdmi	mvd5, [r9, #-0]
 68c:	43435f31 	movtmi	r5, #16177	; 0x3f31
 690:	5152495f 	cmppl	r2, pc, asr r9
 694:	5452006e 	ldrbpl	r0, [r2], #-110	; 0xffffff92
 698:	45005253 	strmi	r5, [r0, #-595]	; 0xfffffdad
 69c:	31495458 	cmpcc	r9, r8, asr r4
 6a0:	5152495f 	cmppl	r2, pc, asr r9
 6a4:	564e006e 	strbpl	r0, [lr], -lr, rrx
 6a8:	545f4349 	ldrbpl	r4, [pc], #-841	; 6b0 <__RW_SIZE__+0x128>
 6ac:	00657079 	rsbeq	r7, r5, r9, ror r0
 6b0:	314d4954 	cmpcc	sp, r4, asr r9
 6b4:	4752545f 			; <UNDEFINED> instruction: 0x4752545f
 6b8:	4d4f435f 	stclmi	3, cr4, [pc, #-380]	; 544 <MSP_SIZE+0x144>
 6bc:	5152495f 	cmppl	r2, pc, asr r9
 6c0:	5047006e 	subpl	r0, r7, lr, rrx
 6c4:	545f4f49 	ldrbpl	r4, [pc], #-3913	; 6cc <__RW_SIZE__+0x144>
 6c8:	44657079 	strbtmi	r7, [r5], #-121	; 0xffffff87
 6cc:	49006665 	stmdbmi	r0, {r0, r2, r5, r6, r9, sl, sp, lr}
 6d0:	5f314332 	svcpl	0x00314332
 6d4:	495f5245 	ldmdbmi	pc, {r0, r2, r6, r9, ip, lr}^	; <UNPREDICTABLE>
 6d8:	006e5152 	rsbeq	r5, lr, r2, asr r1
 6dc:	5f676f6a 	svcpl	0x00676f6a
 6e0:	2e79656b 	cdpcs	5, 7, cr6, cr9, cr11, {3}
 6e4:	79530063 	ldmdbvc	r3, {r0, r1, r5, r6}^
 6e8:	63695473 	cmnvs	r9, #1929379840	; 0x73000000
 6ec:	52495f6b 	subpl	r5, r9, #428	; 0x1ac
 6f0:	4d006e51 	stcmi	14, cr6, [r0, #-324]	; 0xfffffebc
 6f4:	32525041 	subscc	r5, r2, #65	; 0x41
 6f8:	49575300 	ldmdbmi	r7, {r8, r9, ip, lr}^
 6fc:	54005245 	strpl	r5, [r0], #-581	; 0xfffffdbb
 700:	5f324d49 	svcpl	0x00324d49
 704:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 708:	53544600 	cmppl	r4, #0, 12
 70c:	6f4a0052 	svcvs	0x004a0052
 710:	65475f67 	strbvs	r5, [r7, #-3943]	; 0xfffff099
 714:	72505f74 	subsvc	r5, r0, #116, 30	; 0x1d0
 718:	65737365 	ldrbvs	r7, [r3, #-869]!	; 0xfffffc9b
 71c:	61435f64 	cmpvs	r3, r4, ror #30
 720:	44006d6c 	strmi	r6, [r0], #-3436	; 0xfffff294
 724:	67756265 	ldrbvs	r6, [r5, -r5, ror #4]!
 728:	696e6f4d 	stmdbvs	lr!, {r0, r2, r3, r6, r8, r9, sl, fp, sp, lr}^
 72c:	5f726f74 	svcpl	0x00726f74
 730:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 734:	61735500 	cmnvs	r3, r0, lsl #10
 738:	61466567 	cmpvs	r6, r7, ror #10
 73c:	5f746c75 	svcpl	0x00746c75
 740:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 744:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
 748:	355f3949 	ldrbcc	r3, [pc, #-2377]	; fffffe07 <MSP_BASE+0xdfffae07>
 74c:	5152495f 	cmppl	r2, pc, asr r9
 750:	5653006e 	ldrbpl	r0, [r3], -lr, rrx
 754:	6c6c6143 	stfvse	f6, [ip], #-268	; 0xfffffef4
 758:	5152495f 	cmppl	r2, pc, asr r9
 75c:	6f4a006e 	svcvs	0x004a006e
 760:	53495f67 	movtpl	r5, #40807	; 0x9f67
 764:	6e455f52 	mcrvs	15, 2, r5, cr5, cr2, {2}
 768:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 76c:	45434900 	strbmi	r4, [r3, #-2304]	; 0xfffff700
 770:	50530052 	subspl	r0, r3, r2, asr r0
 774:	495f3249 	ldmdbmi	pc, {r0, r3, r6, r9, ip, sp}^	; <UNPREDICTABLE>
 778:	006e5152 	rsbeq	r5, lr, r2, asr r1
 77c:	52424149 	subpl	r4, r2, #1073741842	; 0x40000012
 780:	414d4400 	cmpmi	sp, r0, lsl #8
 784:	68435f31 	stmdavs	r3, {r0, r4, r5, r8, r9, sl, fp, ip, lr}^
 788:	656e6e61 	strbvs	r6, [lr, #-3681]!	; 0xfffff19f
 78c:	495f356c 	ldmdbmi	pc, {r2, r3, r5, r6, r8, sl, ip, sp}^	; <UNPREDICTABLE>
 790:	006e5152 	rsbeq	r5, lr, r2, asr r1
 794:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 798:	52495f33 	subpl	r5, r9, #51, 30	; 0xcc
 79c:	49006e51 	stmdbmi	r0, {r0, r4, r6, r9, sl, fp, sp, lr}
 7a0:	00525053 	subseq	r5, r2, r3, asr r0
 7a4:	31434441 	cmpcc	r3, r1, asr #8
 7a8:	495f325f 	ldmdbmi	pc, {r0, r1, r2, r3, r4, r6, r9, ip, sp}^	; <UNPREDICTABLE>
 7ac:	006e5152 	rsbeq	r5, lr, r2, asr r1
 7b0:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
 7b4:	495f3354 	ldmdbmi	pc, {r2, r4, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
 7b8:	006e5152 	rsbeq	r5, lr, r2, asr r1
 7bc:	52435645 	subpl	r5, r3, #72351744	; 0x4500000
 7c0:	676f4a00 	strbvs	r4, [pc, -r0, lsl #20]!
 7c4:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
 7c8:	654b5f74 	strbvs	r5, [fp, #-3956]	; 0xfffff08c
 7cc:	72505f79 	subsvc	r5, r0, #484	; 0x1e4
 7d0:	65737365 	ldrbvs	r7, [r3, #-869]!	; 0xfffffc9b
 7d4:	41540064 	cmpmi	r4, r4, rrx
 7d8:	5245504d 	subpl	r5, r5, #77	; 0x4d
 7dc:	5152495f 	cmppl	r2, pc, asr r9
 7e0:	434c006e 	movtmi	r0, #49262	; 0xc06e
 7e4:	5200524b 	andpl	r5, r0, #-1342177276	; 0xb0000004
 7e8:	6c414354 	mcrrvs	3, 5, r4, r1, cr4
 7ec:	5f6d7261 	svcpl	0x006d7261
 7f0:	6e515249 	cdpvs	2, 5, cr5, cr1, cr9, {2}
 7f4:	79654b00 	stmdbvc	r5!, {r8, r9, fp, lr}^
 7f8:	6961575f 	stmdbvs	r1!, {r0, r1, r2, r3, r4, r6, r8, r9, sl, ip, lr}^
 7fc:	654b5f74 	strbvs	r5, [fp, #-3956]	; 0xfffff08c
 800:	72505f79 	subsvc	r5, r0, #484	; 0x1e4
 804:	65737365 	ldrbvs	r7, [r3, #-869]!	; 0xfffffc9b
 808:	654b0064 	strbvs	r0, [fp, #-100]	; 0xffffff9c
 80c:	61575f79 	cmpvs	r7, r9, ror pc
 810:	4b5f7469 	blmi	17dd9bc <__RW_SIZE__+0x17dd434>
 814:	525f7965 	subspl	r7, pc, #1654784	; 0x194000
 818:	61656c65 	cmnvs	r5, r5, ror #24
 81c:	00646573 	rsbeq	r6, r4, r3, ror r5
 820:	5f79654b 	svcpl	0x0079654b
 824:	6c6c6f50 	stclvs	15, cr6, [ip], #-320	; 0xfffffec0
 828:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 82c:	654b0074 	strbvs	r0, [fp, #-116]	; 0xffffff8c
 830:	65475f79 	strbvs	r5, [r7, #-3961]	; 0xfffff087
 834:	72505f74 	subsvc	r5, r0, #116, 30	; 0x1d0
 838:	65737365 	ldrbvs	r7, [r3, #-869]!	; 0xfffffc9b
 83c:	564e0064 	strbpl	r0, [lr], -r4, rrx
 840:	445f4349 	ldrbmi	r4, [pc], #-841	; 848 <__RW_SIZE__+0x2c0>
 844:	62617369 	rsbvs	r7, r1, #-1543503871	; 0xa4000001
 848:	5249656c 	subpl	r6, r9, #108, 10	; 0x1b000000
 84c:	654b0051 	strbvs	r0, [fp, #-81]	; 0xffffffaf
 850:	53495f79 	movtpl	r5, #40825	; 0x9f79
 854:	6e455f52 	mcrvs	15, 2, r5, cr5, cr2, {2}
 858:	656c6261 	strbvs	r6, [ip, #-609]!	; 0xfffffd9f
 85c:	44454c00 	strbmi	r4, [r5], #-3072	; 0xfffff400
 860:	6c6c415f 	stfvse	f4, [ip], #-380	; 0xfffffe84
 864:	66664f5f 	uqsaxvs	r4, r6, pc	; <UNPREDICTABLE>
 868:	44454c00 	strbmi	r4, [r5], #-3072	; 0xfffff400
 86c:	7369445f 	cmnvc	r9, #1593835520	; 0x5f000000
 870:	79616c70 	stmdbvc	r1!, {r4, r5, r6, sl, fp, sp, lr}^
 874:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xfffff400
 878:	4c00632e 	stcmi	3, cr6, [r0], {46}	; 0x2e
 87c:	415f4445 	cmpmi	pc, r5, asr #8
 880:	4f5f6c6c 	svcmi	0x005f6c6c
 884:	454c006e 	strbmi	r0, [ip, #-110]	; 0xffffff92
 888:	6e495f44 	cdpvs	15, 4, cr5, cr9, cr4, {2}
 88c:	74007469 	strvc	r7, [r0], #-1129	; 0xfffffb97
 890:	5f6b6369 	svcpl	0x006b6369
 894:	6e756f63 	cdpvs	15, 7, cr6, cr5, cr3, {3}
 898:	49540074 	ldmdbmi	r4, {r2, r4, r5, r6}^
 89c:	525f344d 	subspl	r3, pc, #1291845632	; 0x4d000000
 8a0:	61657065 	cmnvs	r5, r5, rrx
 8a4:	6e495f74 	mcrvs	15, 2, r5, cr9, cr4, {3}
 8a8:	72726574 	rsbsvc	r6, r2, #116, 10	; 0x1d000000
 8ac:	5f747075 	svcpl	0x00747075
 8b0:	62616e45 	rsbvs	r6, r1, #1104	; 0x450
 8b4:	4a00656c 	bmi	19e6c <__RW_SIZE__+0x198e4>
 8b8:	6b5f676f 	blvs	17da67c <__RW_SIZE__+0x17da0f4>
 8bc:	695f7965 	ldmdbvs	pc, {r0, r2, r5, r6, r8, fp, ip, sp, lr}^	; <UNPREDICTABLE>
 8c0:	7266006e 	rsbvc	r0, r6, #110	; 0x6e
 8c4:	705f676f 	subsvc	r6, pc, pc, ror #14
 8c8:	785f736f 	ldmdavc	pc, {r0, r1, r2, r3, r5, r6, r8, r9, ip, sp, lr}^	; <UNPREDICTABLE>
 8cc:	6f726600 	svcvs	0x00726600
 8d0:	6f705f67 	svcvs	0x00705f67
 8d4:	00795f73 	rsbseq	r5, r9, r3, ror pc
 8d8:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 8dc:	72505f31 	subsvc	r5, r0, #49, 30	; 0xc4
 8e0:	66746e69 	ldrbtvs	r6, [r4], -r9, ror #28
 8e4:	72616300 	rsbvc	r6, r1, #0, 6
 8e8:	6c6f635f 	stclvs	3, cr6, [pc], #-380	; 774 <__RW_SIZE__+0x1ec>
 8ec:	4a00726f 	bmi	1d2b0 <__RW_SIZE__+0x1cd28>
 8f0:	6b5f676f 	blvs	17da6b4 <__RW_SIZE__+0x17da12c>
 8f4:	54007965 	strpl	r7, [r0], #-2405	; 0xfffff69b
 8f8:	5f344d49 	svcpl	0x00344d49
 8fc:	69707865 	ldmdbvs	r0!, {r0, r2, r5, r6, fp, ip, sp, lr}^
 900:	00646572 	rsbeq	r6, r4, r2, ror r5
 904:	5f726163 	svcpl	0x00726163
 908:	5f736f70 	svcpl	0x00736f70
 90c:	61630078 	smcvs	12296	; 0x3008
 910:	6f705f72 	svcvs	0x00705f72
 914:	00795f73 	rsbseq	r5, r9, r3, ror pc
 918:	5f64634c 	svcpl	0x0064634c
 91c:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 920:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 924:	6172445f 	cmnvs	r2, pc, asr r4
 928:	6f425f77 	svcvs	0x00425f77
 92c:	614d0078 	hvcvs	53256	; 0xd008
 930:	6d006e69 	stcvs	14, cr6, [r0, #-420]	; 0xfffffe5c
 934:	2e6e6961 	cdpcs	9, 6, cr6, cr14, cr1, {3}
 938:	61550063 	cmpvs	r5, r3, rrx
 93c:	5f317472 	svcpl	0x00317472
 940:	495f5852 	ldmdbmi	pc, {r1, r4, r6, fp, ip, lr}^	; <UNPREDICTABLE>
 944:	7265746e 	rsbvc	r7, r5, #1845493760	; 0x6e000000
 948:	74707572 	ldrbtvc	r7, [r0], #-1394	; 0xfffffa8e
 94c:	616e455f 	cmnvs	lr, pc, asr r5
 950:	00656c62 	rsbeq	r6, r5, r2, ror #24
 954:	5f64634c 	svcpl	0x0064634c
 958:	5f726c43 	svcpl	0x00726c43
 95c:	65726353 	ldrbvs	r6, [r2, #-851]!	; 0xfffffcad
 960:	5f006e65 	svcpl	0x00006e65
 964:	5f495a5f 	svcpl	0x00495a5f
 968:	494d494c 	stmdbmi	sp, {r2, r3, r6, r8, fp, lr}^
 96c:	005f5f54 	subseq	r5, pc, r4, asr pc	; <UNPREDICTABLE>
 970:	52464d4d 	subpl	r4, r6, #4928	; 0x1340
 974:	43485300 	movtmi	r5, #33536	; 0x8300
 978:	6e005253 	mcrvs	2, 0, r5, cr0, cr3, {2}
 97c:	48747865 	ldmdami	r4!, {r0, r2, r5, r6, fp, ip, sp, lr}^
 980:	00706165 	rsbseq	r6, r0, r5, ror #2
 984:	52534643 	subspl	r4, r3, #70254592	; 0x4300000
 988:	62735f00 	rsbsvs	r5, r3, #0, 30
 98c:	70006b72 	andvc	r6, r0, r2, ror fp
 990:	48766572 	ldmdami	r6!, {r1, r4, r5, r6, r8, sl, sp, lr}^
 994:	00706165 	rsbseq	r6, r0, r5, ror #2
 998:	524f5456 	subpl	r5, pc, #1442840576	; 0x56000000
 99c:	53464800 	movtpl	r4, #26624	; 0x6800
 9a0:	53490052 	movtpl	r0, #36946	; 0x9052
 9a4:	53005241 	movwpl	r5, #577	; 0x241
 9a8:	545f4243 	ldrbpl	r4, [pc], #-579	; 9b0 <__RW_SIZE__+0x428>
 9ac:	00657079 	rsbeq	r7, r5, r9, ror r0
 9b0:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 9b4:	6e495f31 	mcrvs	15, 2, r5, cr9, cr1, {1}
 9b8:	44007469 	strmi	r7, [r0], #-1129	; 0xfffffb97
 9bc:	00525346 	subseq	r5, r2, r6, asr #6
 9c0:	70616568 	rsbvc	r6, r1, r8, ror #10
 9c4:	53434900 	movtpl	r4, #14592	; 0x3900
 9c8:	49410052 	stmdbmi	r1, {r1, r4, r6}^
 9cc:	00524352 	subseq	r4, r2, r2, asr r3
 9d0:	52414642 	subpl	r4, r1, #69206016	; 0x4200000
 9d4:	55504300 	ldrbpl	r4, [r0, #-768]	; 0xfffffd00
 9d8:	4d004449 	cfstrsmi	mvf4, [r0, #-292]	; 0xfffffedc
 9dc:	5241464d 	subpl	r4, r1, #80740352	; 0x4d00000
 9e0:	73795300 	cmnvc	r9, #0, 6
 9e4:	5f6d6574 	svcpl	0x006d6574
 9e8:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 9ec:	6e757200 	cdpvs	2, 7, cr7, cr5, cr0, {0}
 9f0:	656d6974 	strbvs	r6, [sp, #-2420]!	; 0xfffff68c
 9f4:	4100632e 	tstmi	r0, lr, lsr #6
 9f8:	00525346 	subseq	r5, r2, r6, asr #6
 9fc:	49545845 	ldmdbmi	r4, {r0, r2, r6, fp, ip, lr}^
 a00:	5f355f39 	svcpl	0x00355f39
 a04:	48515249 	ldmdami	r1, {r0, r3, r6, r9, ip, lr}^
 a08:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 a0c:	73007265 	movwvc	r7, #613	; 0x265
 a10:	32336d74 	eorscc	r6, r3, #116, 26	; 0x1d00
 a14:	78303166 	ldmdavc	r0!, {r1, r2, r5, r6, r8, ip, sp}
 a18:	2e74695f 	mrccs	9, 3, r6, cr4, cr15, {2}
 a1c:	58450063 	stmdapl	r5, {r0, r1, r5, r6}^
 a20:	35314954 	ldrcc	r4, [r1, #-2388]!	; 0xfffff6ac
 a24:	5f30315f 	svcpl	0x0030315f
 a28:	0054554c 	subseq	r5, r4, ip, asr #10
 a2c:	5f4d4954 	svcpl	0x004d4954
 a30:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
 a34:	00666544 	rsbeq	r6, r6, r4, asr #10
 a38:	5f494d4e 	svcpl	0x00494d4e
 a3c:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 a40:	0072656c 	rsbseq	r6, r2, ip, ror #10
 a44:	52544442 	subspl	r4, r4, #1107296256	; 0x42000000
 a48:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
 a4c:	495f3349 	ldmdbmi	pc, {r0, r3, r6, r8, r9, ip, sp}^	; <UNPREDICTABLE>
 a50:	61485152 	cmpvs	r8, r2, asr r1
 a54:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 a58:	43430072 	movtmi	r0, #12402	; 0x3072
 a5c:	43003152 	movwmi	r3, #338	; 0x152
 a60:	00325243 	eorseq	r5, r2, r3, asr #4
 a64:	33524343 	cmpcc	r2, #201326593	; 0xc000001
 a68:	41535500 	cmpmi	r3, r0, lsl #10
 a6c:	5f315452 	svcpl	0x00315452
 a70:	725f7872 	subsvc	r7, pc, #7471104	; 0x720000
 a74:	79646165 	stmdbvc	r4!, {r0, r2, r5, r6, r8, sp, lr}^
 a78:	4d434300 	stclmi	3, cr4, [r3, #-0]
 a7c:	43003152 	movwmi	r3, #338	; 0x152
 a80:	32524d43 	subscc	r4, r2, #4288	; 0x10c0
 a84:	61745300 	cmnvs	r4, r0, lsl #6
 a88:	445f6b63 	ldrbmi	r6, [pc], #-2915	; a90 <__RW_SIZE__+0x508>
 a8c:	00706d75 	rsbseq	r6, r0, r5, ror sp
 a90:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
 a94:	65525f74 	ldrbvs	r5, [r2, #-3956]	; 0xfffff08c
 a98:	74726f70 	ldrbtvc	r6, [r2], #-3952	; 0xfffff090
 a9c:	73754200 	cmnvc	r5, #0, 4
 aa0:	6c756146 	ldfvse	f6, [r5], #-280	; 0xfffffee8
 aa4:	61485f74 	hvcvs	34292	; 0x85f4
 aa8:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 aac:	49440072 	stmdbmi	r4, {r1, r4, r5, r6}^
 ab0:	53005245 	movwpl	r5, #581	; 0x245
 ab4:	485f4356 	ldmdami	pc, {r1, r2, r4, r6, r8, r9, lr}^	; <UNPREDICTABLE>
 ab8:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 abc:	43007265 	movwmi	r7, #613	; 0x265
 ac0:	00524543 	subseq	r4, r2, r3, asr #10
 ac4:	34524343 	ldrbcc	r4, [r2], #-835	; 0xfffffcbd
 ac8:	434d5300 	movtmi	r5, #54016	; 0xd300
 acc:	74530052 	ldrbvc	r0, [r3], #-82	; 0xffffffae
 ad0:	5f6b6361 	svcpl	0x006b6361
 ad4:	00676572 	rsbeq	r6, r7, r2, ror r5
 ad8:	54737953 	ldrbtpl	r7, [r3], #-2387	; 0xfffff6ad
 adc:	5f6b6369 	svcpl	0x006b6369
 ae0:	646e6148 	strbtvs	r6, [lr], #-328	; 0xfffffeb8
 ae4:	0072656c 	rsbseq	r6, r2, ip, ror #10
 ae8:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 aec:	65475f31 	strbvs	r5, [r7, #-3889]	; 0xfffff0cf
 af0:	72505f74 	subsvc	r5, r0, #116, 30	; 0x1d0
 af4:	65737365 	ldrbvs	r7, [r3, #-869]!	; 0xfffffc9b
 af8:	6e490064 	cdpvs	0, 4, cr0, cr9, cr4, {3}
 afc:	696c6176 	stmdbvs	ip!, {r1, r2, r4, r5, r6, r8, sp, lr}^
 b00:	53495f64 	movtpl	r5, #40804	; 0x9f64
 b04:	49540052 	ldmdbmi	r4, {r1, r4, r6}^
 b08:	495f344d 	ldmdbmi	pc, {r0, r2, r3, r6, sl, ip, sp}^	; <UNPREDICTABLE>
 b0c:	61485152 	cmpvs	r8, r2, asr r1
 b10:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 b14:	74730072 	ldrbtvc	r0, [r3], #-114	; 0xffffff8e
 b18:	006b6361 	rsbeq	r6, fp, r1, ror #6
 b1c:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
 b20:	495f3154 	ldmdbmi	pc, {r2, r4, r6, r8, ip, sp}^	; <UNPREDICTABLE>
 b24:	61485152 	cmpvs	r8, r2, asr r1
 b28:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 b2c:	45520072 	ldrbmi	r0, [r2, #-114]	; 0xffffff8e
 b30:	56524553 			; <UNDEFINED> instruction: 0x56524553
 b34:	00314445 	eorseq	r4, r1, r5, asr #8
 b38:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 b3c:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 b40:	45520036 	ldrbmi	r0, [r2, #-54]	; 0xffffffca
 b44:	56524553 			; <UNDEFINED> instruction: 0x56524553
 b48:	00384445 	eorseq	r4, r8, r5, asr #8
 b4c:	52414d44 	subpl	r4, r1, #68, 26	; 0x1100
 b50:	6d654d00 	stclvs	13, cr4, [r5, #-0]
 b54:	616e614d 	cmnvs	lr, sp, asr #2
 b58:	485f6567 	ldmdami	pc, {r0, r1, r2, r5, r6, r8, sl, sp, lr}^	; <UNPREDICTABLE>
 b5c:	6c646e61 	stclvs	14, cr6, [r4], #-388	; 0xfffffe7c
 b60:	50007265 	andpl	r7, r0, r5, ror #4
 b64:	53646e65 	cmnpl	r4, #1616	; 0x650
 b68:	61485f56 	cmpvs	r8, r6, asr pc
 b6c:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 b70:	58450072 	stmdapl	r5, {r1, r4, r5, r6}^
 b74:	5f394954 	svcpl	0x00394954
 b78:	554c5f35 	strbpl	r5, [ip, #-3893]	; 0xfffff0cb
 b7c:	73550054 	cmpvc	r5, #84	; 0x54
 b80:	46656761 	strbtmi	r6, [r5], -r1, ror #14
 b84:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
 b88:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
 b8c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 b90:	53455200 	movtpl	r5, #20992	; 0x5200
 b94:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 b98:	00303144 	eorseq	r3, r0, r4, asr #2
 b9c:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 ba0:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 ba4:	52003131 	andpl	r3, r0, #1073741836	; 0x4000000c
 ba8:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 bac:	31444556 	cmpcc	r4, r6, asr r5
 bb0:	45520032 	ldrbmi	r0, [r2, #-50]	; 0xffffffce
 bb4:	56524553 			; <UNDEFINED> instruction: 0x56524553
 bb8:	33314445 	teqcc	r1, #1157627904	; 0x45000000
 bbc:	53455200 	movtpl	r5, #20992	; 0x5200
 bc0:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 bc4:	00343144 	eorseq	r3, r4, r4, asr #2
 bc8:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 bcc:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 bd0:	52003531 	andpl	r3, r0, #205520896	; 0xc400000
 bd4:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 bd8:	31444556 	cmpcc	r4, r6, asr r5
 bdc:	45520036 	ldrbmi	r0, [r2, #-54]	; 0xffffffca
 be0:	56524553 			; <UNDEFINED> instruction: 0x56524553
 be4:	37314445 	ldrcc	r4, [r1, -r5, asr #8]!
 be8:	53455200 	movtpl	r5, #20992	; 0x5200
 bec:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 bf0:	00383144 	eorseq	r3, r8, r4, asr #2
 bf4:	45534552 	ldrbmi	r4, [r3, #-1362]	; 0xfffffaae
 bf8:	44455652 	strbmi	r5, [r5], #-1618	; 0xfffff9ae
 bfc:	48003931 	stmdami	r0, {r0, r4, r5, r8, fp, ip, sp}
 c00:	46647261 	strbtmi	r7, [r4], -r1, ror #4
 c04:	746c7561 	strbtvc	r7, [ip], #-1377	; 0xfffffa9f
 c08:	6e61485f 	mcrvs	8, 3, r4, cr1, cr15, {2}
 c0c:	72656c64 	rsbvc	r6, r5, #100, 24	; 0x6400
 c10:	53455200 	movtpl	r5, #20992	; 0x5200
 c14:	45565245 	ldrbmi	r5, [r6, #-581]	; 0xfffffdbb
 c18:	52003744 	andpl	r3, r0, #68, 14	; 0x1100000
 c1c:	52455345 	subpl	r5, r5, #335544321	; 0x14000001
 c20:	39444556 	stmdbcc	r4, {r1, r2, r4, r6, r8, sl, lr}^
 c24:	54584500 	ldrbpl	r4, [r8], #-1280	; 0xfffffb00
 c28:	5f353149 	svcpl	0x00353149
 c2c:	495f3031 	ldmdbmi	pc, {r0, r4, r5, ip, sp}^	; <UNPREDICTABLE>
 c30:	61485152 	cmpvs	r8, r2, asr r1
 c34:	656c646e 	strbvs	r6, [ip, #-1134]!	; 0xfffffb92
 c38:	53550072 	cmppl	r5, #114	; 0x72
 c3c:	31545241 	cmpcc	r4, r1, asr #4
 c40:	5f78725f 	svcpl	0x0078725f
 c44:	61746164 	cmnvs	r4, r4, ror #2
 c48:	4c414300 	mcrrmi	3, 0, r4, r1, cr0
 c4c:	43004249 	movwmi	r4, #585	; 0x249
 c50:	004c5254 	subeq	r5, ip, r4, asr r2
 c54:	44414f4c 	strbmi	r4, [r1], #-3916	; 0xfffff0b4
 c58:	73795300 	cmnvc	r9, #0, 6
 c5c:	6b636954 	blvs	18db1b4 <__RW_SIZE__+0x18dac2c>
 c60:	7079545f 	rsbsvc	r5, r9, pc, asr r4
 c64:	736d0065 	cmnvc	sp, #101	; 0x65
 c68:	53006365 	movwpl	r6, #869	; 0x365
 c6c:	69547379 	ldmdbvs	r4, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
 c70:	4f5f6b63 	svcmi	0x005f6b63
 c74:	69545f53 	ldmdbvs	r4, {r0, r1, r4, r6, r8, r9, sl, fp, ip, lr}^
 c78:	73006b63 	movwvc	r6, #2915	; 0xb63
 c7c:	69747379 	ldmdbvs	r4!, {r0, r3, r4, r5, r6, r8, r9, ip, sp, lr}^
 c80:	632e6b63 	teqvs	lr, #101376	; 0x18c00
 c84:	6d697400 	cfstrdvs	mvd7, [r9, #-0]
 c88:	69740065 	ldmdbvs	r4!, {r0, r2, r5, r6}^
 c8c:	2e72656d 	cdpcs	5, 7, cr6, cr2, cr13, {3}
 c90:	49540063 	ldmdbmi	r4, {r0, r1, r5, r6}^
 c94:	445f324d 	ldrbmi	r3, [pc], #-589	; c9c <__RW_SIZE__+0x714>
 c98:	79616c65 	stmdbvc	r1!, {r0, r2, r5, r6, sl, fp, sp, lr}^
 c9c:	7a697300 	bvc	1a5d8a4 <__RW_SIZE__+0x1a5d31c>
 ca0:	00745f65 	rsbseq	r5, r4, r5, ror #30
 ca4:	74635f5f 	strbtvc	r5, [r3], #-3935	; 0xfffff0a1
 ca8:	5f657079 	svcpl	0x00657079
 cac:	5f727470 	svcpl	0x00727470
 cb0:	696d005f 	stmdbvs	sp!, {r0, r1, r2, r3, r4, r6}^
 cb4:	0073756e 	rsbseq	r7, r3, lr, ror #10
 cb8:	52505447 	subspl	r5, r0, #1191182336	; 0x47000000
 cbc:	72617500 	rsbvc	r7, r1, #0, 10
 cc0:	00632e74 	rsbeq	r2, r3, r4, ror lr
 cc4:	62756f64 	rsbsvs	r6, r5, #100, 30	; 0x190
 cc8:	7300656c 	movwvc	r6, #1388	; 0x56c
 ccc:	6e697274 	mcrvs	2, 3, r7, cr9, cr4, {3}
 cd0:	73003267 	movwvc	r3, #615	; 0x267
 cd4:	656c7274 	strbvs	r7, [ip, #-628]!	; 0xfffffd8c
 cd8:	6155006e 	cmpvs	r5, lr, rrx
 cdc:	5f317472 	svcpl	0x00317472
 ce0:	5f746547 	svcpl	0x00746547
 ce4:	5f746e49 	svcpl	0x00746e49
 ce8:	006d754e 	rsbeq	r7, sp, lr, asr #10
 cec:	52415355 	subpl	r5, r1, #1409286145	; 0x54000001
 cf0:	79545f54 	ldmdbvc	r4, {r2, r4, r6, r8, r9, sl, fp, ip, lr}^
 cf4:	65446570 	strbvs	r6, [r4, #-1392]	; 0xfffffa90
 cf8:	61550066 	cmpvs	r5, r6, rrx
 cfc:	5f317472 	svcpl	0x00317472
 d00:	646e6553 	strbtvs	r6, [lr], #-1363	; 0xfffffaad
 d04:	7479425f 	ldrbtvc	r4, [r9], #-607	; 0xfffffda1
 d08:	61620065 	cmnvs	r2, r5, rrx
 d0c:	55006573 	strpl	r6, [r0, #-1395]	; 0xfffffa8d
 d10:	31747261 	cmncc	r4, r1, ror #4
 d14:	7465475f 	strbtvc	r4, [r5], #-1887	; 0xfffff8a1
 d18:	7274535f 	rsbsvc	r5, r4, #2080374785	; 0x7c000001
 d1c:	00676e69 	rsbeq	r6, r7, r9, ror #28
 d20:	74726155 	ldrbtvc	r6, [r2], #-341	; 0xfffffeab
 d24:	65475f31 	strbvs	r5, [r7, #-3889]	; 0xfffff0cf
 d28:	68435f74 	stmdavs	r3, {r2, r4, r5, r6, r8, r9, sl, fp, ip, lr}^
 d2c:	55007261 	strpl	r7, [r0, #-609]	; 0xfffffd9f
 d30:	31747261 	cmncc	r4, r1, ror #4
 d34:	6e65535f 	mcrvs	3, 3, r5, cr5, cr15, {2}
 d38:	74535f64 	ldrbvc	r5, [r3], #-3940	; 0xfffff09c
 d3c:	676e6972 			; <UNDEFINED> instruction: 0x676e6972
 d40:	61726600 	cmnvs	r2, r0, lsl #12
 d44:	74610063 	strbtvc	r0, [r1], #-99	; 0xffffff9d
 d48:	6d00696f 	stcvs	9, cr6, [r0, #-444]	; 0xfffffe44
 d4c:	00746e61 	rsbseq	r6, r4, r1, ror #28
 d50:	7473616c 	ldrbtvc	r6, [r3], #-364	; 0xfffffe94
 d54:	65646e49 	strbvs	r6, [r4, #-3657]!	; 0xfffff1b7
 d58:	61620078 	smcvs	8200	; 0x2008
 d5c:	4c006475 	cfstrsmi	mvf6, [r0], {117}	; 0x75
 d60:	465f6463 	ldrbmi	r6, [pc], -r3, ror #8
 d64:	006c6c69 	rsbeq	r6, ip, r9, ror #24
 d68:	43533249 	cmpmi	r3, #-1879048188	; 0x90000004
 d6c:	00524746 	subseq	r4, r2, r6, asr #14
 d70:	65646f6d 	strbvs	r6, [r4, #-3949]!	; 0xfffff093
 d74:	43585400 	cmpmi	r8, #0, 8
 d78:	00524352 	subseq	r4, r2, r2, asr r3
 d7c:	52435852 	subpl	r5, r3, #5373952	; 0x520000
 d80:	4c005243 	sfmmi	f5, 4, [r0], {67}	; 0x43
 d84:	535f6463 	cmppl	pc, #1660944384	; 0x63000000
 d88:	445f7465 	ldrbmi	r7, [pc], #-1125	; d90 <__RW_SIZE__+0x808>
 d8c:	6c707369 	ldclvs	3, cr7, [r0], #-420	; 0xfffffe5c
 d90:	4d5f7961 	ldclmi	9, cr7, [pc, #-388]	; c14 <__RW_SIZE__+0x68c>
 d94:	0065646f 	rsbeq	r6, r5, pc, ror #8
 d98:	74646977 	strbtvc	r6, [r4], #-2423	; 0xfffff689
 d9c:	65730068 	ldrbvs	r0, [r3, #-104]!	; 0xffffff98
 da0:	6d637974 	stclvs	9, cr7, [r3, #-464]!	; 0xfffffe30
 da4:	535f0064 	cmppl	pc, #100	; 0x64
 da8:	5f314950 	svcpl	0x00314950
 dac:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
 db0:	79425f65 	stmdbvc	r2, {r0, r2, r5, r6, r8, r9, sl, fp, ip, lr}^
 db4:	43006574 	movwmi	r6, #1396	; 0x574
 db8:	73555c3a 	cmpvc	r5, #14848	; 0x3a00
 dbc:	5c737265 	lfmpl	f7, 2, [r3], #-404	; 0xfffffe6c
 dc0:	4943434b 	stmdbmi	r3, {r0, r1, r3, r6, r8, r9, lr}^
 dc4:	5c435453 	cfstrdpl	mvd5, [r3], {83}	; 0x53
 dc8:	6b736544 	blvs	1cda2e0 <__RW_SIZE__+0x1cd9d58>
 dcc:	5c706f74 	ldclpl	15, cr6, [r0], #-464	; 0xfffffe30
 dd0:	5c4d5241 	sfmpl	f5, 2, [sp], {65}	; 0x41
 dd4:	c7bd2e32 			; <UNDEFINED> instruction: 0xc7bd2e32
 dd8:	565cc0bd 			; <UNDEFINED> instruction: 0x565cc0bd
 ddc:	646f6353 	strbtvs	r6, [pc], #-851	; de4 <__RW_SIZE__+0x85c>
 de0:	30325c65 	eorscc	r5, r2, r5, ror #24
 de4:	4a2e3130 	bmi	b8d2ac <__RW_SIZE__+0xb8cd24>
 de8:	4b5f474f 	blmi	17d2b2c <__RW_SIZE__+0x17d25a4>
 dec:	455f5945 	ldrbmi	r5, [pc, #-2373]	; 4af <MSP_SIZE+0xaf>
 df0:	61440058 	qdaddvs	r0, r8, r4
 df4:	4c006174 	stfmis	f6, [r0], {116}	; 0x74
 df8:	575f6463 	ldrbpl	r6, [pc, -r3, ror #8]
 dfc:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
 e00:	4d41525f 	sfmmi	f5, 2, [r1, #-380]	; 0xfffffe84
 e04:	6572505f 	ldrbvs	r5, [r2, #-95]!	; 0xffffffa1
 e08:	65726170 	ldrbvs	r6, [r2, #-368]!	; 0xfffffe90
 e0c:	74657300 	strbtvc	r7, [r5], #-768	; 0xfffffd00
 e10:	646d6378 	strbtvs	r6, [sp], #-888	; 0xfffffc88
 e14:	69656800 	stmdbvs	r5!, {fp, sp, lr}^
 e18:	00746867 	rsbseq	r6, r4, r7, ror #16
 e1c:	6464636c 	strbtvs	r6, [r4], #-876	; 0xfffffc94
 e20:	50007665 	andpl	r7, r0, r5, ror #12
 e24:	544e494f 	strbpl	r4, [lr], #-2383	; 0xfffff6b1
 e28:	4c4f435f 	mcrrmi	3, 5, r4, pc, cr15
 e2c:	7700524f 	strvc	r5, [r0, -pc, asr #4]
 e30:	636d6172 	cmnvs	sp, #-2147483620	; 0x8000001c
 e34:	5f00646d 	svcpl	0x0000646d
 e38:	31495053 	qdaddcc	r5, r3, r9
 e3c:	696e495f 	stmdbvs	lr!, {r0, r1, r2, r3, r4, r6, r8, fp, lr}^
 e40:	634c0074 	movtvs	r0, #49268	; 0xc074
 e44:	65525f64 	ldrbvs	r5, [r2, #-3940]	; 0xfffff09c
 e48:	434c0067 	movtmi	r0, #49255	; 0xc067
 e4c:	4f435f44 	svcmi	0x00435f44
 e50:	4749464e 	strbmi	r4, [r9, -lr, asr #12]
 e54:	43414200 	movtmi	r4, #4608	; 0x1200
 e58:	4f435f4b 	svcmi	0x00435f4b
 e5c:	00524f4c 	subseq	r4, r2, ip, asr #30
 e60:	5f495053 	svcpl	0x00495053
 e64:	65707954 	ldrbvs	r7, [r0, #-2388]!	; 0xfffff6ac
 e68:	00666544 	rsbeq	r6, r6, r4, asr #10
 e6c:	2e64636c 	cdpcs	3, 6, cr6, cr4, cr12, {3}
 e70:	32490063 	subcc	r0, r9, #99	; 0x63
 e74:	00525053 	subseq	r5, r2, r3, asr r0
 e78:	5f64634c 	svcpl	0x0064634c
 e7c:	74697257 	strbtvc	r7, [r9], #-599	; 0xfffffda9
 e80:	61445f65 	cmpvs	r4, r5, ror #30
 e84:	315f6174 	cmpcc	pc, r4, ror r1	; <UNPREDICTABLE>
 e88:	74694236 	strbtvc	r4, [r9], #-566	; 0xfffffdca
 e8c:	43524300 	cmpmi	r2, #0, 6
 e90:	4c005250 	sfmmi	f5, 4, [r0], {80}	; 0x50
 e94:	575f6463 	ldrbpl	r6, [pc, -r3, ror #8]
 e98:	45525f52 	ldrbmi	r5, [r2, #-3922]	; 0xfffff0ae
 e9c:	634c0047 	movtvs	r0, #49223	; 0xc047
 ea0:	65525f64 	ldrbvs	r5, [r2, #-3940]	; 0xfffff09c
 ea4:	6c615667 	stclvs	6, cr5, [r1], #-412	; 0xfffffe64
 ea8:	4c006575 	cfstr32mi	mvfx6, [r0], {117}	; 0x75
 eac:	575f6463 	ldrbpl	r6, [pc, -r3, ror #8]
 eb0:	65746972 	ldrbvs	r6, [r4, #-2418]!	; 0xfffff68e
 eb4:	6765525f 			; <UNDEFINED> instruction: 0x6765525f
 eb8:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 ebc:	7365525f 	cmnvc	r5, #-268435451	; 0xf0000005
 ec0:	4c007465 	cfstrsmi	mvf7, [r0], {101}	; 0x65
 ec4:	535f6463 	cmppl	pc, #1660944384	; 0x63000000
 ec8:	575f7465 	ldrbpl	r7, [pc, -r5, ror #8]
 ecc:	6f646e69 	svcvs	0x00646e69
 ed0:	4c007377 	stcmi	3, cr7, [r0], {119}	; 0x77
 ed4:	475f6463 	ldrbmi	r6, [pc, -r3, ror #8]
 ed8:	5f4f4950 	svcpl	0x004f4950
 edc:	74696e49 	strbtvc	r6, [r9], #-3657	; 0xfffff1b7
 ee0:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 ee4:	5f52575f 	svcpl	0x0052575f
 ee8:	41544144 	cmpmi	r4, r4, asr #2
 eec:	64634c00 	strbtvs	r4, [r3], #-3072	; 0xfffff400
 ef0:	7465535f 	strbtvc	r5, [r5], #-863	; 0xfffffca1
 ef4:	7275435f 	rsbsvc	r4, r5, #2080374785	; 0x7c000001
 ef8:	00726f73 	rsbseq	r6, r2, r3, ror pc
 efc:	5f64634c 	svcpl	0x0064634c
 f00:	77617244 	strbvc	r7, [r1, -r4, asr #4]!
 f04:	6361425f 	cmnvs	r1, #-268435451	; 0xf0000005
 f08:	6f435f6b 	svcvs	0x00435f6b
 f0c:	00726f6c 	rsbseq	r6, r2, ip, ror #30

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <__RW_SIZE__+0x10d079c>
   4:	6f532820 	svcvs	0x00532820
   8:	65637275 	strbvs	r7, [r3, #-629]!	; 0xfffffd8b
   c:	43207972 	teqmi	r0, #1867776	; 0x1c8000
  10:	4265646f 	rsbmi	r6, r5, #1862270976	; 0x6f000000
  14:	68636e65 	stmdavs	r3!, {r0, r2, r5, r6, r9, sl, fp, sp, lr}^
  18:	74694c20 	strbtvc	r4, [r9], #-3104	; 0xfffff3e0
  1c:	30322065 	eorscc	r2, r2, r5, rrx
  20:	312e3331 	teqcc	lr, r1, lsr r3
  24:	34322d31 	ldrtcc	r2, [r2], #-3377	; 0xfffff2cf
  28:	2e342029 	cdpcs	0, 3, cr2, cr4, cr9, {1}
  2c:	00312e38 	eorseq	r2, r1, r8, lsr lr

Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600334d 	streq	r3, [r0], -sp, asr #6
  1c:	094d070a 	stmdbeq	sp, {r1, r3, r8, r9, sl}^
  20:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  24:	17011501 	strne	r1, [r1, -r1, lsl #10]
  28:	1a011803 	bne	4603c <__RW_SIZE__+0x45ab4>
  2c:	22021e01 	andcs	r1, r2, #1, 28
  30:	Address 0x00000030 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
       0:	0000000c 	andeq	r0, r0, ip
       4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
       8:	7c020001 	stcvc	0, cr0, [r2], {1}
       c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      10:	0000000c 	andeq	r0, r0, ip
      14:	00000000 	andeq	r0, r0, r0
      18:	08003148 	stmdaeq	r0, {r3, r6, r8, ip, sp}
      1c:	00000068 	andeq	r0, r0, r8, rrx
      20:	0000000c 	andeq	r0, r0, ip
      24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
      28:	7c020001 	stcvc	0, cr0, [r2], {1}
      2c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
      30:	0000000c 	andeq	r0, r0, ip
      34:	00000020 	andeq	r0, r0, r0, lsr #32
      38:	080031b0 	stmdaeq	r0, {r4, r5, r7, r8, ip, sp}
      3c:	00000008 	andeq	r0, r0, r8
      40:	0000000c 	andeq	r0, r0, ip
      44:	00000020 	andeq	r0, r0, r0, lsr #32
      48:	080031b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, ip, sp}
      4c:	00000006 	andeq	r0, r0, r6
      50:	0000000c 	andeq	r0, r0, ip
      54:	00000020 	andeq	r0, r0, r0, lsr #32
      58:	080031c0 	stmdaeq	r0, {r6, r7, r8, ip, sp}
      5c:	00000008 	andeq	r0, r0, r8
      60:	0000000c 	andeq	r0, r0, ip
      64:	00000020 	andeq	r0, r0, r0, lsr #32
      68:	080031c8 	stmdaeq	r0, {r3, r6, r7, r8, ip, sp}
      6c:	00000006 	andeq	r0, r0, r6
      70:	0000000c 	andeq	r0, r0, ip
      74:	00000020 	andeq	r0, r0, r0, lsr #32
      78:	080031d0 	stmdaeq	r0, {r4, r6, r7, r8, ip, sp}
      7c:	00000006 	andeq	r0, r0, r6
      80:	0000000c 	andeq	r0, r0, ip
      84:	00000020 	andeq	r0, r0, r0, lsr #32
      88:	080031d8 	stmdaeq	r0, {r3, r4, r6, r7, r8, ip, sp}
      8c:	00000006 	andeq	r0, r0, r6
      90:	0000000c 	andeq	r0, r0, ip
      94:	00000020 	andeq	r0, r0, r0, lsr #32
      98:	080031e0 	stmdaeq	r0, {r5, r6, r7, r8, ip, sp}
      9c:	00000006 	andeq	r0, r0, r6
      a0:	0000000c 	andeq	r0, r0, ip
      a4:	00000020 	andeq	r0, r0, r0, lsr #32
      a8:	080031e8 	stmdaeq	r0, {r3, r5, r6, r7, r8, ip, sp}
      ac:	00000006 	andeq	r0, r0, r6
      b0:	0000000c 	andeq	r0, r0, ip
      b4:	00000020 	andeq	r0, r0, r0, lsr #32
      b8:	080031f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, ip, sp}
      bc:	00000006 	andeq	r0, r0, r6
      c0:	0000000c 	andeq	r0, r0, ip
      c4:	00000020 	andeq	r0, r0, r0, lsr #32
      c8:	080031f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, ip, sp}
      cc:	00000006 	andeq	r0, r0, r6
      d0:	0000000c 	andeq	r0, r0, ip
      d4:	00000020 	andeq	r0, r0, r0, lsr #32
      d8:	08003200 	stmdaeq	r0, {r9, ip, sp}
      dc:	00000006 	andeq	r0, r0, r6
      e0:	0000000c 	andeq	r0, r0, ip
      e4:	00000020 	andeq	r0, r0, r0, lsr #32
      e8:	08003208 	stmdaeq	r0, {r3, r9, ip, sp}
      ec:	00000006 	andeq	r0, r0, r6
      f0:	0000000c 	andeq	r0, r0, ip
      f4:	00000020 	andeq	r0, r0, r0, lsr #32
      f8:	08003210 	stmdaeq	r0, {r4, r9, ip, sp}
      fc:	00000004 	andeq	r0, r0, r4
     100:	0000000c 	andeq	r0, r0, ip
     104:	00000020 	andeq	r0, r0, r0, lsr #32
     108:	08003214 	stmdaeq	r0, {r2, r4, r9, ip, sp}
     10c:	00000004 	andeq	r0, r0, r4
     110:	0000000c 	andeq	r0, r0, ip
     114:	00000020 	andeq	r0, r0, r0, lsr #32
     118:	08003218 	stmdaeq	r0, {r3, r4, r9, ip, sp}
     11c:	00000004 	andeq	r0, r0, r4
     120:	0000000c 	andeq	r0, r0, ip
     124:	00000020 	andeq	r0, r0, r0, lsr #32
     128:	0800321c 	stmdaeq	r0, {r2, r3, r4, r9, ip, sp}
     12c:	00000006 	andeq	r0, r0, r6
     130:	0000000c 	andeq	r0, r0, ip
     134:	00000020 	andeq	r0, r0, r0, lsr #32
     138:	08003224 	stmdaeq	r0, {r2, r5, r9, ip, sp}
     13c:	00000008 	andeq	r0, r0, r8
     140:	0000000c 	andeq	r0, r0, ip
     144:	00000020 	andeq	r0, r0, r0, lsr #32
     148:	0800322c 	stmdaeq	r0, {r2, r3, r5, r9, ip, sp}
     14c:	00000008 	andeq	r0, r0, r8
     150:	0000000c 	andeq	r0, r0, ip
     154:	00000020 	andeq	r0, r0, r0, lsr #32
     158:	08003234 	stmdaeq	r0, {r2, r4, r5, r9, ip, sp}
     15c:	00000006 	andeq	r0, r0, r6
     160:	0000000c 	andeq	r0, r0, ip
     164:	00000020 	andeq	r0, r0, r0, lsr #32
     168:	0800323c 	stmdaeq	r0, {r2, r3, r4, r5, r9, ip, sp}
     16c:	00000008 	andeq	r0, r0, r8
     170:	0000000c 	andeq	r0, r0, ip
     174:	00000020 	andeq	r0, r0, r0, lsr #32
     178:	08003244 	stmdaeq	r0, {r2, r6, r9, ip, sp}
     17c:	00000008 	andeq	r0, r0, r8
     180:	0000000c 	andeq	r0, r0, ip
     184:	00000020 	andeq	r0, r0, r0, lsr #32
     188:	0800324c 	stmdaeq	r0, {r2, r3, r6, r9, ip, sp}
     18c:	00000006 	andeq	r0, r0, r6
     190:	0000000c 	andeq	r0, r0, ip
     194:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     198:	7c020001 	stcvc	0, cr0, [r2], {1}
     19c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     1a0:	00000024 	andeq	r0, r0, r4, lsr #32
     1a4:	00000190 	muleq	r0, r0, r1
     1a8:	08003254 	stmdaeq	r0, {r2, r4, r6, r9, ip, sp}
     1ac:	000001fa 	strdeq	r0, [r0], -sl
     1b0:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     1b4:	86088509 	strhi	r8, [r8], -r9, lsl #10
     1b8:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     1bc:	8a048905 	bhi	1225d8 <__RW_SIZE__+0x122050>
     1c0:	8e028b03 	vmlahi.f64	d8, d2, d3
     1c4:	700e4501 	andvc	r4, lr, r1, lsl #10
     1c8:	00000028 	andeq	r0, r0, r8, lsr #32
     1cc:	00000190 	muleq	r0, r0, r1
     1d0:	08003450 	stmdaeq	r0, {r4, r6, sl, ip, sp}
     1d4:	0000022c 	andeq	r0, r0, ip, lsr #4
     1d8:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     1dc:	86088509 	strhi	r8, [r8], -r9, lsl #10
     1e0:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     1e4:	8a048905 	bhi	122600 <__RW_SIZE__+0x122078>
     1e8:	8e028b03 	vmlahi.f64	d8, d2, d3
     1ec:	800e4101 	andhi	r4, lr, r1, lsl #2
     1f0:	00000001 	andeq	r0, r0, r1
     1f4:	00000028 	andeq	r0, r0, r8, lsr #32
     1f8:	00000190 	muleq	r0, r0, r1
     1fc:	0800367c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, sl, ip, sp}
     200:	00000256 	andeq	r0, r0, r6, asr r2
     204:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     208:	86088509 	strhi	r8, [r8], -r9, lsl #10
     20c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     210:	8a048905 	bhi	12262c <__RW_SIZE__+0x1220a4>
     214:	8e028b03 	vmlahi.f64	d8, d2, d3
     218:	900e4101 	andls	r4, lr, r1, lsl #2
     21c:	00000003 	andeq	r0, r0, r3
     220:	0000000c 	andeq	r0, r0, ip
     224:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     228:	7c020001 	stcvc	0, cr0, [r2], {1}
     22c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     230:	0000000c 	andeq	r0, r0, ip
     234:	00000220 	andeq	r0, r0, r0, lsr #4
     238:	080038d4 	stmdaeq	r0, {r2, r4, r6, r7, fp, ip, sp}
     23c:	0000007c 	andeq	r0, r0, ip, ror r0
     240:	00000018 	andeq	r0, r0, r8, lsl r0
     244:	00000220 	andeq	r0, r0, r0, lsr #4
     248:	08003950 	stmdaeq	r0, {r4, r6, r8, fp, ip, sp}
     24c:	00000066 	andeq	r0, r0, r6, rrx
     250:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     254:	86028503 	strhi	r8, [r2], -r3, lsl #10
     258:	00000001 	andeq	r0, r0, r1
     25c:	0000000c 	andeq	r0, r0, ip
     260:	00000220 	andeq	r0, r0, r0, lsr #4
     264:	080039b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, fp, ip, sp}
     268:	00000034 	andeq	r0, r0, r4, lsr r0
     26c:	00000014 	andeq	r0, r0, r4, lsl r0
     270:	00000220 	andeq	r0, r0, r0, lsr #4
     274:	080039ec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r8, fp, ip, sp}
     278:	0000003c 	andeq	r0, r0, ip, lsr r0
     27c:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     280:	00000001 	andeq	r0, r0, r1
     284:	00000014 	andeq	r0, r0, r4, lsl r0
     288:	00000220 	andeq	r0, r0, r0, lsr #4
     28c:	08003a28 	stmdaeq	r0, {r3, r5, r9, fp, ip, sp}
     290:	0000003c 	andeq	r0, r0, ip, lsr r0
     294:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     298:	00000001 	andeq	r0, r0, r1
     29c:	00000018 	andeq	r0, r0, r8, lsl r0
     2a0:	00000220 	andeq	r0, r0, r0, lsr #4
     2a4:	08003a64 	stmdaeq	r0, {r2, r5, r6, r9, fp, ip, sp}
     2a8:	000000f8 	strdeq	r0, [r0], -r8
     2ac:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     2b0:	86028503 	strhi	r8, [r2], -r3, lsl #10
     2b4:	00000001 	andeq	r0, r0, r1
     2b8:	0000000c 	andeq	r0, r0, ip
     2bc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     2c0:	7c020001 	stcvc	0, cr0, [r2], {1}
     2c4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     2c8:	0000000c 	andeq	r0, r0, ip
     2cc:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     2d0:	08003b5c 	stmdaeq	r0, {r2, r3, r4, r6, r8, r9, fp, ip, sp}
     2d4:	00000026 	andeq	r0, r0, r6, lsr #32
     2d8:	0000000c 	andeq	r0, r0, ip
     2dc:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     2e0:	08003b84 	stmdaeq	r0, {r2, r7, r8, r9, fp, ip, sp}
     2e4:	00000012 	andeq	r0, r0, r2, lsl r0
     2e8:	0000000c 	andeq	r0, r0, ip
     2ec:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     2f0:	08003b98 	stmdaeq	r0, {r3, r4, r7, r8, r9, fp, ip, sp}
     2f4:	00000014 	andeq	r0, r0, r4, lsl r0
     2f8:	0000000c 	andeq	r0, r0, ip
     2fc:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     300:	08003bac 	stmdaeq	r0, {r2, r3, r5, r7, r8, r9, fp, ip, sp}
     304:	00000016 	andeq	r0, r0, r6, lsl r0
     308:	00000014 	andeq	r0, r0, r4, lsl r0
     30c:	000002b8 			; <UNDEFINED> instruction: 0x000002b8
     310:	08003bc4 	stmdaeq	r0, {r2, r6, r7, r8, r9, fp, ip, sp}
     314:	0000008a 	andeq	r0, r0, sl, lsl #1
     318:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     31c:	00000001 	andeq	r0, r0, r1
     320:	0000000c 	andeq	r0, r0, ip
     324:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     328:	7c020001 	stcvc	0, cr0, [r2], {1}
     32c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     330:	0000000c 	andeq	r0, r0, ip
     334:	00000320 	andeq	r0, r0, r0, lsr #6
     338:	08003c50 	stmdaeq	r0, {r4, r6, sl, fp, ip, sp}
     33c:	0000002e 	andeq	r0, r0, lr, lsr #32
     340:	0000000c 	andeq	r0, r0, ip
     344:	00000320 	andeq	r0, r0, r0, lsr #6
     348:	08003c80 	stmdaeq	r0, {r7, sl, fp, ip, sp}
     34c:	0000001c 	andeq	r0, r0, ip, lsl r0
     350:	0000000c 	andeq	r0, r0, ip
     354:	00000320 	andeq	r0, r0, r0, lsr #6
     358:	08003c9c 	stmdaeq	r0, {r2, r3, r4, r7, sl, fp, ip, sp}
     35c:	00000012 	andeq	r0, r0, r2, lsl r0
     360:	0000000c 	andeq	r0, r0, ip
     364:	00000320 	andeq	r0, r0, r0, lsr #6
     368:	08003cb0 	stmdaeq	r0, {r4, r5, r7, sl, fp, ip, sp}
     36c:	00000012 	andeq	r0, r0, r2, lsl r0
     370:	0000000c 	andeq	r0, r0, ip
     374:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     378:	7c020001 	stcvc	0, cr0, [r2], {1}
     37c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     380:	00000024 	andeq	r0, r0, r4, lsr #32
     384:	00000370 	andeq	r0, r0, r0, ror r3
     388:	08003cc4 	stmdaeq	r0, {r2, r6, r7, sl, fp, ip, sp}
     38c:	00000166 	andeq	r0, r0, r6, ror #2
     390:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     394:	86088509 	strhi	r8, [r8], -r9, lsl #10
     398:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     39c:	8a048905 	bhi	1227b8 <__RW_SIZE__+0x122230>
     3a0:	8e028b03 	vmlahi.f64	d8, d2, d3
     3a4:	480e4301 	stmdami	lr, {r0, r8, r9, lr}
     3a8:	0000000c 	andeq	r0, r0, ip
     3ac:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     3b0:	7c020001 	stcvc	0, cr0, [r2], {1}
     3b4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     3b8:	00000014 	andeq	r0, r0, r4, lsl r0
     3bc:	000003a8 	andeq	r0, r0, r8, lsr #7
     3c0:	08003e2c 	stmdaeq	r0, {r2, r3, r5, r9, sl, fp, ip, sp}
     3c4:	00000044 	andeq	r0, r0, r4, asr #32
     3c8:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     3cc:	00000001 	andeq	r0, r0, r1
     3d0:	00000014 	andeq	r0, r0, r4, lsl r0
     3d4:	000003a8 	andeq	r0, r0, r8, lsr #7
     3d8:	08003e70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp, ip, sp}
     3dc:	0000002c 	andeq	r0, r0, ip, lsr #32
     3e0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     3e4:	00018e02 	andeq	r8, r1, r2, lsl #28
     3e8:	0000000c 	andeq	r0, r0, ip
     3ec:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     3f0:	7c020001 	stcvc	0, cr0, [r2], {1}
     3f4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     3f8:	0000001c 	andeq	r0, r0, ip, lsl r0
     3fc:	000003e8 	andeq	r0, r0, r8, ror #7
     400:	08003e9c 	stmdaeq	r0, {r2, r3, r4, r7, r9, sl, fp, ip, sp}
     404:	00000038 	andeq	r0, r0, r8, lsr r0
     408:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xfffff1bf
     40c:	86048505 	strhi	r8, [r4], -r5, lsl #10
     410:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     414:	200e4301 	andcs	r4, lr, r1, lsl #6
     418:	0000001c 	andeq	r0, r0, ip, lsl r0
     41c:	000003e8 	andeq	r0, r0, r8, ror #7
     420:	08003ed4 	stmdaeq	r0, {r2, r4, r6, r7, r9, sl, fp, ip, sp}
     424:	000000f2 	strdeq	r0, [r0], -r2
     428:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
     42c:	86058506 	strhi	r8, [r5], -r6, lsl #10
     430:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     434:	00018e02 	andeq	r8, r1, r2, lsl #28
     438:	00000014 	andeq	r0, r0, r4, lsl r0
     43c:	000003e8 	andeq	r0, r0, r8, ror #7
     440:	08003fc8 	stmdaeq	r0, {r3, r6, r7, r8, r9, sl, fp, ip, sp}
     444:	00000032 	andeq	r0, r0, r2, lsr r0
     448:	83080e41 	movwhi	r0, #36417	; 0x8e41
     44c:	00018e02 	andeq	r8, r1, r2, lsl #28
     450:	00000014 	andeq	r0, r0, r4, lsl r0
     454:	000003e8 	andeq	r0, r0, r8, ror #7
     458:	08003ffc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
     45c:	0000007a 	andeq	r0, r0, sl, ror r0
     460:	87080e44 	strhi	r0, [r8, -r4, asr #28]
     464:	00018e02 	andeq	r8, r1, r2, lsl #28
     468:	00000014 	andeq	r0, r0, r4, lsl r0
     46c:	000003e8 	andeq	r0, r0, r8, ror #7
     470:	08004078 	stmdaeq	r0, {r3, r4, r5, r6, lr}
     474:	0000004c 	andeq	r0, r0, ip, asr #32
     478:	87080e44 	strhi	r0, [r8, -r4, asr #28]
     47c:	00018e02 	andeq	r8, r1, r2, lsl #28
     480:	00000014 	andeq	r0, r0, r4, lsl r0
     484:	000003e8 	andeq	r0, r0, r8, ror #7
     488:	080040c4 	stmdaeq	r0, {r2, r6, r7, lr}
     48c:	0000004c 	andeq	r0, r0, ip, asr #32
     490:	87080e44 	strhi	r0, [r8, -r4, asr #28]
     494:	00018e02 	andeq	r8, r1, r2, lsl #28
     498:	00000014 	andeq	r0, r0, r4, lsl r0
     49c:	000003e8 	andeq	r0, r0, r8, ror #7
     4a0:	08004110 	stmdaeq	r0, {r4, r8, lr}
     4a4:	00000024 	andeq	r0, r0, r4, lsr #32
     4a8:	87080e44 	strhi	r0, [r8, -r4, asr #28]
     4ac:	00018e02 	andeq	r8, r1, r2, lsl #28
     4b0:	00000014 	andeq	r0, r0, r4, lsl r0
     4b4:	000003e8 	andeq	r0, r0, r8, ror #7
     4b8:	08004134 	stmdaeq	r0, {r2, r4, r5, r8, lr}
     4bc:	00000006 	andeq	r0, r0, r6
     4c0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4c4:	00018e02 	andeq	r8, r1, r2, lsl #28
     4c8:	00000014 	andeq	r0, r0, r4, lsl r0
     4cc:	000003e8 	andeq	r0, r0, r8, ror #7
     4d0:	0800413c 	stmdaeq	r0, {r2, r3, r4, r5, r8, lr}
     4d4:	00000006 	andeq	r0, r0, r6
     4d8:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4dc:	00018e02 	andeq	r8, r1, r2, lsl #28
     4e0:	00000014 	andeq	r0, r0, r4, lsl r0
     4e4:	000003e8 	andeq	r0, r0, r8, ror #7
     4e8:	08004144 	stmdaeq	r0, {r2, r6, r8, lr}
     4ec:	00000006 	andeq	r0, r0, r6
     4f0:	83080e41 	movwhi	r0, #36417	; 0x8e41
     4f4:	00018e02 	andeq	r8, r1, r2, lsl #28
     4f8:	00000014 	andeq	r0, r0, r4, lsl r0
     4fc:	000003e8 	andeq	r0, r0, r8, ror #7
     500:	0800414c 	stmdaeq	r0, {r2, r3, r6, r8, lr}
     504:	00000006 	andeq	r0, r0, r6
     508:	83080e41 	movwhi	r0, #36417	; 0x8e41
     50c:	00018e02 	andeq	r8, r1, r2, lsl #28
     510:	0000000c 	andeq	r0, r0, ip
     514:	000003e8 	andeq	r0, r0, r8, ror #7
     518:	08004154 	stmdaeq	r0, {r2, r4, r6, r8, lr}
     51c:	00000022 	andeq	r0, r0, r2, lsr #32
     520:	00000014 	andeq	r0, r0, r4, lsl r0
     524:	000003e8 	andeq	r0, r0, r8, ror #7
     528:	08004178 	stmdaeq	r0, {r3, r4, r5, r6, r8, lr}
     52c:	00000016 	andeq	r0, r0, r6, lsl r0
     530:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     534:	00018e02 	andeq	r8, r1, r2, lsl #28
     538:	00000018 	andeq	r0, r0, r8, lsl r0
     53c:	000003e8 	andeq	r0, r0, r8, ror #7
     540:	08004190 	stmdaeq	r0, {r4, r7, r8, lr}
     544:	00000032 	andeq	r0, r0, r2, lsr r0
     548:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     54c:	86028503 	strhi	r8, [r2], -r3, lsl #10
     550:	00000001 	andeq	r0, r0, r1
     554:	00000018 	andeq	r0, r0, r8, lsl r0
     558:	000003e8 	andeq	r0, r0, r8, ror #7
     55c:	080041c4 	stmdaeq	r0, {r2, r6, r7, r8, lr}
     560:	00000044 	andeq	r0, r0, r4, asr #32
     564:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     568:	86028503 	strhi	r8, [r2], -r3, lsl #10
     56c:	00000001 	andeq	r0, r0, r1
     570:	00000018 	andeq	r0, r0, r8, lsl r0
     574:	000003e8 	andeq	r0, r0, r8, ror #7
     578:	08004208 	stmdaeq	r0, {r3, r9, lr}
     57c:	00000046 	andeq	r0, r0, r6, asr #32
     580:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     584:	86028503 	strhi	r8, [r2], -r3, lsl #10
     588:	00000001 	andeq	r0, r0, r1
     58c:	0000000c 	andeq	r0, r0, ip
     590:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     594:	7c020001 	stcvc	0, cr0, [r2], {1}
     598:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     59c:	00000014 	andeq	r0, r0, r4, lsl r0
     5a0:	0000058c 	andeq	r0, r0, ip, lsl #11
     5a4:	08004250 	stmdaeq	r0, {r4, r6, r9, lr}
     5a8:	00000048 	andeq	r0, r0, r8, asr #32
     5ac:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     5b0:	00018e02 	andeq	r8, r1, r2, lsl #28
     5b4:	0000000c 	andeq	r0, r0, ip
     5b8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     5bc:	7c020001 	stcvc	0, cr0, [r2], {1}
     5c0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     5c4:	00000018 	andeq	r0, r0, r8, lsl r0
     5c8:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
     5cc:	08004298 	stmdaeq	r0, {r3, r4, r7, r9, lr}
     5d0:	000000f4 	strdeq	r0, [r0], -r4
     5d4:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     5d8:	86028503 	strhi	r8, [r2], -r3, lsl #10
     5dc:	00000001 	andeq	r0, r0, r1
     5e0:	00000014 	andeq	r0, r0, r4, lsl r0
     5e4:	000005b4 			; <UNDEFINED> instruction: 0x000005b4
     5e8:	0800438c 	stmdaeq	r0, {r2, r3, r7, r8, r9, lr}
     5ec:	000000b6 	strheq	r0, [r0], -r6
     5f0:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     5f4:	00018502 	andeq	r8, r1, r2, lsl #10
     5f8:	0000000c 	andeq	r0, r0, ip
     5fc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     600:	7c020001 	stcvc	0, cr0, [r2], {1}
     604:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     608:	00000018 	andeq	r0, r0, r8, lsl r0
     60c:	000005f8 	strdeq	r0, [r0], -r8
     610:	08004448 	stmdaeq	r0, {r3, r6, sl, lr}
     614:	000000b8 	strheq	r0, [r0], -r8
     618:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     61c:	86038504 	strhi	r8, [r3], -r4, lsl #10
     620:	00018e02 	andeq	r8, r1, r2, lsl #28
     624:	0000000c 	andeq	r0, r0, ip
     628:	000005f8 	strdeq	r0, [r0], -r8
     62c:	08004500 	stmdaeq	r0, {r8, sl, lr}
     630:	0000003a 	andeq	r0, r0, sl, lsr r0
     634:	00000014 	andeq	r0, r0, r4, lsl r0
     638:	000005f8 	strdeq	r0, [r0], -r8
     63c:	0800453c 	stmdaeq	r0, {r2, r3, r4, r5, r8, sl, lr}
     640:	00000042 	andeq	r0, r0, r2, asr #32
     644:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     648:	00018502 	andeq	r8, r1, r2, lsl #10
     64c:	00000024 	andeq	r0, r0, r4, lsr #32
     650:	000005f8 	strdeq	r0, [r0], -r8
     654:	08004580 	stmdaeq	r0, {r7, r8, sl, lr}
     658:	00000060 	andeq	r0, r0, r0, rrx
     65c:	80100e41 	andshi	r0, r0, r1, asr #28
     660:	82038104 	andhi	r8, r3, #4, 2
     664:	41018302 	tstmi	r1, r2, lsl #6
     668:	07841c0e 	streq	r1, [r4, lr, lsl #24]
     66c:	058e0685 	streq	r0, [lr, #1669]	; 0x685
     670:	02a80e41 	adceq	r0, r8, #1040	; 0x410
     674:	0000000c 	andeq	r0, r0, ip
     678:	000005f8 	strdeq	r0, [r0], -r8
     67c:	080045e0 	stmdaeq	r0, {r5, r6, r7, r8, sl, lr}
     680:	00000016 	andeq	r0, r0, r6, lsl r0
     684:	0000000c 	andeq	r0, r0, ip
     688:	000005f8 	strdeq	r0, [r0], -r8
     68c:	080045f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, lr}
     690:	00000018 	andeq	r0, r0, r8, lsl r0
     694:	0000001c 	andeq	r0, r0, ip, lsl r0
     698:	000005f8 	strdeq	r0, [r0], -r8
     69c:	08004610 	stmdaeq	r0, {r4, r9, sl, lr}
     6a0:	0000009c 	muleq	r0, ip, r0
     6a4:	83180e41 	tsthi	r8, #1040	; 0x410
     6a8:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     6ac:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     6b0:	00018e02 	andeq	r8, r1, r2, lsl #28
     6b4:	0000001c 	andeq	r0, r0, ip, lsl r0
     6b8:	000005f8 	strdeq	r0, [r0], -r8
     6bc:	080046ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, sl, lr}
     6c0:	000000ba 	strheq	r0, [r0], -sl
     6c4:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xfffff1bf
     6c8:	86048505 	strhi	r8, [r4], -r5, lsl #10
     6cc:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     6d0:	380e4101 	stmdacc	lr, {r0, r8, lr}
     6d4:	0000000c 	andeq	r0, r0, ip
     6d8:	000005f8 	strdeq	r0, [r0], -r8
     6dc:	08004768 	stmdaeq	r0, {r3, r5, r6, r8, r9, sl, lr}
     6e0:	00000042 	andeq	r0, r0, r2, asr #32
     6e4:	0000000c 	andeq	r0, r0, ip
     6e8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     6ec:	7c020001 	stcvc	0, cr0, [r2], {1}
     6f0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     6f4:	0000000c 	andeq	r0, r0, ip
     6f8:	000006e4 	andeq	r0, r0, r4, ror #13
     6fc:	080047f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, r9, sl, lr}
     700:	00000042 	andeq	r0, r0, r2, asr #32
     704:	00000014 	andeq	r0, r0, r4, lsl r0
     708:	000006e4 	andeq	r0, r0, r4, ror #13
     70c:	0800483c 	stmdaeq	r0, {r2, r3, r4, r5, fp, lr}
     710:	000000a2 	andeq	r0, r0, r2, lsr #1
     714:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     718:	00000001 	andeq	r0, r0, r1
     71c:	00000014 	andeq	r0, r0, r4, lsl r0
     720:	000006e4 	andeq	r0, r0, r4, ror #13
     724:	080048e0 	stmdaeq	r0, {r5, r6, r7, fp, lr}
     728:	0000007a 	andeq	r0, r0, sl, ror r0
     72c:	84040e41 	strhi	r0, [r4], #-3649	; 0xfffff1bf
     730:	00000001 	andeq	r0, r0, r1
     734:	00000010 	andeq	r0, r0, r0, lsl r0
     738:	000006e4 	andeq	r0, r0, r4, ror #13
     73c:	0800495c 	stmdaeq	r0, {r2, r3, r4, r6, r8, fp, lr}
     740:	00000062 	andeq	r0, r0, r2, rrx
     744:	00080e46 	andeq	r0, r8, r6, asr #28
     748:	0000000c 	andeq	r0, r0, ip
     74c:	000006e4 	andeq	r0, r0, r4, ror #13
     750:	080049c0 	stmdaeq	r0, {r6, r7, r8, fp, lr}
     754:	00000052 	andeq	r0, r0, r2, asr r0
     758:	0000000c 	andeq	r0, r0, ip
     75c:	000006e4 	andeq	r0, r0, r4, ror #13
     760:	08004a14 	stmdaeq	r0, {r2, r4, r9, fp, lr}
     764:	00000052 	andeq	r0, r0, r2, asr r0
     768:	00000014 	andeq	r0, r0, r4, lsl r0
     76c:	000006e4 	andeq	r0, r0, r4, ror #13
     770:	08004a68 	stmdaeq	r0, {r3, r5, r6, r9, fp, lr}
     774:	00000336 	andeq	r0, r0, r6, lsr r3
     778:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
     77c:	00000001 	andeq	r0, r0, r1
     780:	0000000c 	andeq	r0, r0, ip
     784:	000006e4 	andeq	r0, r0, r4, ror #13
     788:	08004da0 	stmdaeq	r0, {r5, r7, r8, sl, fp, lr}
     78c:	0000005e 	andeq	r0, r0, lr, asr r0
     790:	00000018 	andeq	r0, r0, r8, lsl r0
     794:	000006e4 	andeq	r0, r0, r4, ror #13
     798:	08004e00 	stmdaeq	r0, {r9, sl, fp, lr}
     79c:	00000364 	andeq	r0, r0, r4, ror #6
     7a0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     7a4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     7a8:	00018702 	andeq	r8, r1, r2, lsl #14
     7ac:	00000020 	andeq	r0, r0, r0, lsr #32
     7b0:	000006e4 	andeq	r0, r0, r4, ror #13
     7b4:	08005164 	stmdaeq	r0, {r2, r5, r6, r8, ip, lr}
     7b8:	000000b8 	strheq	r0, [r0], -r8
     7bc:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
     7c0:	86078508 	strhi	r8, [r7], -r8, lsl #10
     7c4:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
     7c8:	8a038904 	bhi	e2be0 <__RW_SIZE__+0xe2658>
     7cc:	00018e02 	andeq	r8, r1, r2, lsl #28
     7d0:	00000018 	andeq	r0, r0, r8, lsl r0
     7d4:	000006e4 	andeq	r0, r0, r4, ror #13
     7d8:	0800521c 	stmdaeq	r0, {r2, r3, r4, r9, ip, lr}
     7dc:	00000342 	andeq	r0, r0, r2, asr #6
     7e0:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     7e4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     7e8:	00018702 	andeq	r8, r1, r2, lsl #14
     7ec:	0000001c 	andeq	r0, r0, ip, lsl r0
     7f0:	000006e4 	andeq	r0, r0, r4, ror #13
     7f4:	08005560 	stmdaeq	r0, {r5, r6, r8, sl, ip, lr}
     7f8:	00000094 	muleq	r0, r4, r0
     7fc:	83180e41 	tsthi	r8, #1040	; 0x410
     800:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     804:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     808:	00018e02 	andeq	r8, r1, r2, lsl #28
     80c:	0000000c 	andeq	r0, r0, ip
     810:	000006e4 	andeq	r0, r0, r4, ror #13
     814:	080055f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, sl, ip, lr}
     818:	00000006 	andeq	r0, r0, r6
     81c:	00000020 	andeq	r0, r0, r0, lsr #32
     820:	000006e4 	andeq	r0, r0, r4, ror #13
     824:	080055fc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r8, sl, ip, lr}
     828:	000000b8 	strheq	r0, [r0], -r8
     82c:	83200e42 	teqhi	r0, #1056	; 0x420
     830:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
     834:	87058606 	strhi	r8, [r5, -r6, lsl #12]
     838:	89038804 	stmdbhi	r3, {r2, fp, pc}
     83c:	00018e02 	andeq	r8, r1, r2, lsl #28
     840:	0000001c 	andeq	r0, r0, ip, lsl r0
     844:	000006e4 	andeq	r0, r0, r4, ror #13
     848:	080056b4 	stmdaeq	r0, {r2, r4, r5, r7, r9, sl, ip, lr}
     84c:	00001c8e 	andeq	r1, r0, lr, lsl #25
     850:	84140e41 	ldrhi	r0, [r4], #-3649	; 0xfffff1bf
     854:	86048505 	strhi	r8, [r4], -r5, lsl #10
     858:	8e028703 	cdphi	7, 0, cr8, cr2, cr3, {0}
     85c:	280e7301 	stmdacs	lr, {r0, r8, r9, ip, sp, lr}
     860:	00000018 	andeq	r0, r0, r8, lsl r0
     864:	000006e4 	andeq	r0, r0, r4, ror #13
     868:	08007344 	stmdaeq	r0, {r2, r6, r8, r9, ip, sp, lr}
     86c:	000003c0 	andeq	r0, r0, r0, asr #7
     870:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     874:	86038504 	strhi	r8, [r3], -r4, lsl #10
     878:	00018702 	andeq	r8, r1, r2, lsl #14
     87c:	0000000c 	andeq	r0, r0, ip
     880:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     884:	7c020001 	stcvc	0, cr0, [r2], {1}
     888:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     88c:	0000000c 	andeq	r0, r0, ip
     890:	0000087c 	andeq	r0, r0, ip, ror r8
     894:	08007704 	stmdaeq	r0, {r2, r8, r9, sl, ip, sp, lr}
     898:	00000008 	andeq	r0, r0, r8
     89c:	0000000c 	andeq	r0, r0, ip
     8a0:	0000087c 	andeq	r0, r0, ip, ror r8
     8a4:	0800770c 	stmdaeq	r0, {r2, r3, r8, r9, sl, ip, sp, lr}
     8a8:	00000008 	andeq	r0, r0, r8
     8ac:	0000000c 	andeq	r0, r0, ip
     8b0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     8b4:	7c020001 	stcvc	0, cr0, [r2], {1}
     8b8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     8bc:	0000000c 	andeq	r0, r0, ip
     8c0:	000008ac 	andeq	r0, r0, ip, lsr #17
     8c4:	08007714 	stmdaeq	r0, {r2, r4, r8, r9, sl, ip, sp, lr}
     8c8:	0000005e 	andeq	r0, r0, lr, asr r0
     8cc:	0000000c 	andeq	r0, r0, ip
     8d0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     8d4:	7c020001 	stcvc	0, cr0, [r2], {1}
     8d8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     8dc:	00000024 	andeq	r0, r0, r4, lsr #32
     8e0:	000008cc 	andeq	r0, r0, ip, asr #17
     8e4:	08007774 	stmdaeq	r0, {r2, r4, r5, r6, r8, r9, sl, ip, sp, lr}
     8e8:	0000013c 	andeq	r0, r0, ip, lsr r1
     8ec:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     8f0:	86088509 	strhi	r8, [r8], -r9, lsl #10
     8f4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     8f8:	8a048905 	bhi	122d14 <__RW_SIZE__+0x12278c>
     8fc:	8e028b03 	vmlahi.f64	d8, d2, d3
     900:	380e4301 	stmdacc	lr, {r0, r8, r9, lr}
     904:	00000014 	andeq	r0, r0, r4, lsl r0
     908:	000008cc 	andeq	r0, r0, ip, asr #17
     90c:	080078b0 	stmdaeq	r0, {r4, r5, r7, fp, ip, sp, lr}
     910:	0000001a 	andeq	r0, r0, sl, lsl r0
     914:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     918:	00018502 	andeq	r8, r1, r2, lsl #10
     91c:	0000000c 	andeq	r0, r0, ip
     920:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     924:	7c020001 	stcvc	0, cr0, [r2], {1}
     928:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     92c:	00000018 	andeq	r0, r0, r8, lsl r0
     930:	0000091c 	andeq	r0, r0, ip, lsl r9
     934:	080078cc 	stmdaeq	r0, {r2, r3, r6, r7, fp, ip, sp, lr}
     938:	00000032 	andeq	r0, r0, r2, lsr r0
     93c:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     940:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     944:	780e4101 	stmdavc	lr, {r0, r8, lr}
     948:	00000014 	andeq	r0, r0, r4, lsl r0
     94c:	0000091c 	andeq	r0, r0, ip, lsl r9
     950:	08007900 	stmdaeq	r0, {r8, fp, ip, sp, lr}
     954:	0000001a 	andeq	r0, r0, sl, lsl r0
     958:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     95c:	00018502 	andeq	r8, r1, r2, lsl #10
     960:	0000000c 	andeq	r0, r0, ip
     964:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     968:	7c020001 	stcvc	0, cr0, [r2], {1}
     96c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     970:	00000028 	andeq	r0, r0, r8, lsr #32
     974:	00000960 	andeq	r0, r0, r0, ror #18
     978:	0800791c 	stmdaeq	r0, {r2, r3, r4, r8, fp, ip, sp, lr}
     97c:	000014b4 			; <UNDEFINED> instruction: 0x000014b4
     980:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     984:	86088509 	strhi	r8, [r8], -r9, lsl #10
     988:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     98c:	8a048905 	bhi	122da8 <__RW_SIZE__+0x122820>
     990:	8e028b03 	vmlahi.f64	d8, d2, d3
     994:	c80e4101 	stmdagt	lr, {r0, r8, lr}
     998:	00000002 	andeq	r0, r0, r2
     99c:	0000000c 	andeq	r0, r0, ip
     9a0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     9a4:	7c020001 	stcvc	0, cr0, [r2], {1}
     9a8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     9ac:	00000024 	andeq	r0, r0, r4, lsr #32
     9b0:	0000099c 	muleq	r0, ip, r9
     9b4:	08008dd0 	stmdaeq	r0, {r4, r6, r7, r8, sl, fp, pc}
     9b8:	0000014a 	andeq	r0, r0, sl, asr #2
     9bc:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     9c0:	86088509 	strhi	r8, [r8], -r9, lsl #10
     9c4:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     9c8:	8a048905 	bhi	122de4 <__RW_SIZE__+0x12285c>
     9cc:	8e028b03 	vmlahi.f64	d8, d2, d3
     9d0:	380e4501 	stmdacc	lr, {r0, r8, sl, lr}
     9d4:	00000028 	andeq	r0, r0, r8, lsr #32
     9d8:	0000099c 	muleq	r0, ip, r9
     9dc:	08008f1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sl, fp, pc}
     9e0:	00000f8a 	andeq	r0, r0, sl, lsl #31
     9e4:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     9e8:	86088509 	strhi	r8, [r8], -r9, lsl #10
     9ec:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     9f0:	8a048905 	bhi	122e0c <__RW_SIZE__+0x122884>
     9f4:	8e028b03 	vmlahi.f64	d8, d2, d3
     9f8:	900e4101 	andls	r4, lr, r1, lsl #2
     9fc:	00000001 	andeq	r0, r0, r1
     a00:	0000000c 	andeq	r0, r0, ip
     a04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     a08:	7c020001 	stcvc	0, cr0, [r2], {1}
     a0c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     a10:	00000014 	andeq	r0, r0, r4, lsl r0
     a14:	00000a00 	andeq	r0, r0, r0, lsl #20
     a18:	08009ea8 	stmdaeq	r0, {r3, r5, r7, r9, sl, fp, ip, pc}
     a1c:	00000052 	andeq	r0, r0, r2, asr r0
     a20:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     a24:	00018e02 	andeq	r8, r1, r2, lsl #28
     a28:	0000000c 	andeq	r0, r0, ip
     a2c:	00000a00 	andeq	r0, r0, r0, lsl #20
     a30:	08009efc 	stmdaeq	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, pc}
     a34:	0000000a 	andeq	r0, r0, sl
     a38:	0000000c 	andeq	r0, r0, ip
     a3c:	00000a00 	andeq	r0, r0, r0, lsl #20
     a40:	08009f08 	stmdaeq	r0, {r3, r8, r9, sl, fp, ip, pc}
     a44:	0000000c 	andeq	r0, r0, ip
     a48:	0000000c 	andeq	r0, r0, ip
     a4c:	00000a00 	andeq	r0, r0, r0, lsl #20
     a50:	08009f14 	stmdaeq	r0, {r2, r4, r8, r9, sl, fp, ip, pc}
     a54:	00000008 	andeq	r0, r0, r8
     a58:	0000000c 	andeq	r0, r0, ip
     a5c:	00000a00 	andeq	r0, r0, r0, lsl #20
     a60:	08009f1c 	stmdaeq	r0, {r2, r3, r4, r8, r9, sl, fp, ip, pc}
     a64:	00000004 	andeq	r0, r0, r4
     a68:	0000000c 	andeq	r0, r0, ip
     a6c:	00000a00 	andeq	r0, r0, r0, lsl #20
     a70:	08009f20 	stmdaeq	r0, {r5, r8, r9, sl, fp, ip, pc}
     a74:	00000008 	andeq	r0, r0, r8
     a78:	0000000c 	andeq	r0, r0, ip
     a7c:	00000a00 	andeq	r0, r0, r0, lsl #20
     a80:	08009f28 	stmdaeq	r0, {r3, r5, r8, r9, sl, fp, ip, pc}
     a84:	00000012 	andeq	r0, r0, r2, lsl r0
     a88:	0000000c 	andeq	r0, r0, ip
     a8c:	00000a00 	andeq	r0, r0, r0, lsl #20
     a90:	08009f3c 	stmdaeq	r0, {r2, r3, r4, r5, r8, r9, sl, fp, ip, pc}
     a94:	00000008 	andeq	r0, r0, r8
     a98:	0000000c 	andeq	r0, r0, ip
     a9c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     aa0:	7c020001 	stcvc	0, cr0, [r2], {1}
     aa4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     aa8:	0000000c 	andeq	r0, r0, ip
     aac:	00000a98 	muleq	r0, r8, sl
     ab0:	08009f44 	stmdaeq	r0, {r2, r6, r8, r9, sl, fp, ip, pc}
     ab4:	00000010 	andeq	r0, r0, r0, lsl r0
     ab8:	0000000c 	andeq	r0, r0, ip
     abc:	00000a98 	muleq	r0, r8, sl
     ac0:	08009f54 	stmdaeq	r0, {r2, r4, r6, r8, r9, sl, fp, ip, pc}
     ac4:	00000010 	andeq	r0, r0, r0, lsl r0
     ac8:	0000000c 	andeq	r0, r0, ip
     acc:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ad0:	7c020001 	stcvc	0, cr0, [r2], {1}
     ad4:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ad8:	00000024 	andeq	r0, r0, r4, lsr #32
     adc:	00000ac8 	andeq	r0, r0, r8, asr #21
     ae0:	08009f64 	stmdaeq	r0, {r2, r5, r6, r8, r9, sl, fp, ip, pc}
     ae4:	0000056e 	andeq	r0, r0, lr, ror #10
     ae8:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     aec:	86088509 	strhi	r8, [r8], -r9, lsl #10
     af0:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     af4:	8a048905 	bhi	122f10 <__RW_SIZE__+0x122988>
     af8:	8e028b03 	vmlahi.f64	d8, d2, d3
     afc:	300e4401 	andcc	r4, lr, r1, lsl #8
     b00:	0000000c 	andeq	r0, r0, ip
     b04:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b08:	7c020001 	stcvc	0, cr0, [r2], {1}
     b0c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b10:	00000018 	andeq	r0, r0, r8, lsl r0
     b14:	00000b00 	andeq	r0, r0, r0, lsl #22
     b18:	0800a4d4 	stmdaeq	r0, {r2, r4, r6, r7, sl, sp, pc}
     b1c:	00000090 	muleq	r0, r0, r0
     b20:	840c0e43 	strhi	r0, [ip], #-3651	; 0xfffff1bd
     b24:	86028503 	strhi	r8, [r2], -r3, lsl #10
     b28:	00000001 	andeq	r0, r0, r1
     b2c:	0000000c 	andeq	r0, r0, ip
     b30:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b34:	7c020001 	stcvc	0, cr0, [r2], {1}
     b38:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b3c:	00000018 	andeq	r0, r0, r8, lsl r0
     b40:	00000b2c 	andeq	r0, r0, ip, lsr #22
     b44:	0800a564 	stmdaeq	r0, {r2, r5, r6, r8, sl, sp, pc}
     b48:	000000a6 	andeq	r0, r0, r6, lsr #1
     b4c:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
     b50:	86038504 	strhi	r8, [r3], -r4, lsl #10
     b54:	00018702 	andeq	r8, r1, r2, lsl #14
     b58:	0000000c 	andeq	r0, r0, ip
     b5c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b60:	7c020001 	stcvc	0, cr0, [r2], {1}
     b64:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b68:	0000000c 	andeq	r0, r0, ip
     b6c:	00000b58 	andeq	r0, r0, r8, asr fp
     b70:	0800a60c 	stmdaeq	r0, {r2, r3, r9, sl, sp, pc}
     b74:	00000002 	andeq	r0, r0, r2
     b78:	0000000c 	andeq	r0, r0, ip
     b7c:	00000b58 	andeq	r0, r0, r8, asr fp
     b80:	0800a610 	stmdaeq	r0, {r4, r9, sl, sp, pc}
     b84:	00000002 	andeq	r0, r0, r2
     b88:	0000000c 	andeq	r0, r0, ip
     b8c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     b90:	7c020001 	stcvc	0, cr0, [r2], {1}
     b94:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     b98:	00000018 	andeq	r0, r0, r8, lsl r0
     b9c:	00000b88 	andeq	r0, r0, r8, lsl #23
     ba0:	0800a614 	stmdaeq	r0, {r2, r4, r9, sl, sp, pc}
     ba4:	0000006c 	andeq	r0, r0, ip, rrx
     ba8:	84100e41 	ldrhi	r0, [r0], #-3649	; 0xfffff1bf
     bac:	86038504 	strhi	r8, [r3], -r4, lsl #10
     bb0:	00018e02 	andeq	r8, r1, r2, lsl #28
     bb4:	00000018 	andeq	r0, r0, r8, lsl r0
     bb8:	00000b88 	andeq	r0, r0, r8, lsl #23
     bbc:	0800a680 	stmdaeq	r0, {r7, r9, sl, sp, pc}
     bc0:	00000036 	andeq	r0, r0, r6, lsr r0
     bc4:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     bc8:	8e028503 	cfsh32hi	mvfx8, mvfx2, #3
     bcc:	180e4301 	stmdane	lr, {r0, r8, r9, lr}
     bd0:	00000024 	andeq	r0, r0, r4, lsr #32
     bd4:	00000b88 	andeq	r0, r0, r8, lsl #23
     bd8:	0800a6b8 	stmdaeq	r0, {r3, r4, r5, r7, r9, sl, sp, pc}
     bdc:	0000008c 	andeq	r0, r0, ip, lsl #1
     be0:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
     be4:	86078508 	strhi	r8, [r7], -r8, lsl #10
     be8:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
     bec:	8a038904 	bhi	e3004 <__RW_SIZE__+0xe2a7c>
     bf0:	44018e02 	strmi	r8, [r1], #-3586	; 0xfffff1fe
     bf4:	0000280e 	andeq	r2, r0, lr, lsl #16
     bf8:	00000020 	andeq	r0, r0, r0, lsr #32
     bfc:	00000b88 	andeq	r0, r0, r8, lsl #23
     c00:	0800a744 	stmdaeq	r0, {r2, r6, r8, r9, sl, sp, pc}
     c04:	00000098 	muleq	r0, r8, r0
     c08:	83200e42 	teqhi	r0, #1056	; 0x420
     c0c:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
     c10:	87058606 	strhi	r8, [r5, -r6, lsl #12]
     c14:	89038804 	stmdbhi	r3, {r2, fp, pc}
     c18:	00018e02 	andeq	r8, r1, r2, lsl #28
     c1c:	0000000c 	andeq	r0, r0, ip
     c20:	00000b88 	andeq	r0, r0, r8, lsl #23
     c24:	0800a7dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, r9, sl, sp, pc}
     c28:	0000003c 	andeq	r0, r0, ip, lsr r0
     c2c:	0000000c 	andeq	r0, r0, ip
     c30:	00000b88 	andeq	r0, r0, r8, lsl #23
     c34:	0800a818 	stmdaeq	r0, {r3, r4, fp, sp, pc}
     c38:	00000056 	andeq	r0, r0, r6, asr r0
     c3c:	00000014 	andeq	r0, r0, r4, lsl r0
     c40:	00000b88 	andeq	r0, r0, r8, lsl #23
     c44:	0800a870 	stmdaeq	r0, {r4, r5, r6, fp, sp, pc}
     c48:	00000012 	andeq	r0, r0, r2, lsl r0
     c4c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     c50:	00018e02 	andeq	r8, r1, r2, lsl #28
     c54:	00000024 	andeq	r0, r0, r4, lsr #32
     c58:	00000b88 	andeq	r0, r0, r8, lsl #23
     c5c:	0800a884 	stmdaeq	r0, {r2, r7, fp, sp, pc}
     c60:	00000140 	andeq	r0, r0, r0, asr #2
     c64:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     c68:	86088509 	strhi	r8, [r8], -r9, lsl #10
     c6c:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     c70:	8a048905 	bhi	12308c <__RW_SIZE__+0x122b04>
     c74:	8e028b03 	vmlahi.f64	d8, d2, d3
     c78:	380e4301 	stmdacc	lr, {r0, r8, r9, lr}
     c7c:	00000020 	andeq	r0, r0, r0, lsr #32
     c80:	00000b88 	andeq	r0, r0, r8, lsl #23
     c84:	0800a9c4 	stmdaeq	r0, {r2, r6, r7, r8, fp, sp, pc}
     c88:	000000b8 	strheq	r0, [r0], -r8
     c8c:	841c0e44 	ldrhi	r0, [ip], #-3652	; 0xfffff1bc
     c90:	86068507 	strhi	r8, [r6], -r7, lsl #10
     c94:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     c98:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     c9c:	280e4201 	stmdacs	lr, {r0, r9, lr}
     ca0:	00000024 	andeq	r0, r0, r4, lsr #32
     ca4:	00000b88 	andeq	r0, r0, r8, lsl #23
     ca8:	0800aa7c 	stmdaeq	r0, {r2, r3, r4, r5, r6, r9, fp, sp, pc}
     cac:	000000b6 	strheq	r0, [r0], -r6
     cb0:	83280e42 	teqhi	r8, #1056	; 0x420
     cb4:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
     cb8:	87078608 	strhi	r8, [r7, -r8, lsl #12]
     cbc:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
     cc0:	8b038a04 	blhi	e34d8 <__RW_SIZE__+0xe2f50>
     cc4:	00018e02 	andeq	r8, r1, r2, lsl #28
     cc8:	00000014 	andeq	r0, r0, r4, lsl r0
     ccc:	00000b88 	andeq	r0, r0, r8, lsl #23
     cd0:	0800ab34 	stmdaeq	r0, {r2, r4, r5, r8, r9, fp, sp, pc}
     cd4:	00000042 	andeq	r0, r0, r2, asr #32
     cd8:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
     cdc:	00000001 	andeq	r0, r0, r1
     ce0:	00000024 	andeq	r0, r0, r4, lsr #32
     ce4:	00000b88 	andeq	r0, r0, r8, lsl #23
     ce8:	0800ab78 	stmdaeq	r0, {r3, r4, r5, r6, r8, r9, fp, sp, pc}
     cec:	000000ea 	andeq	r0, r0, sl, ror #1
     cf0:	83280e42 	teqhi	r8, #1056	; 0x420
     cf4:	8509840a 	strhi	r8, [r9, #-1034]	; 0xfffffbf6
     cf8:	87078608 	strhi	r8, [r7, -r8, lsl #12]
     cfc:	89058806 	stmdbhi	r5, {r1, r2, fp, pc}
     d00:	8b038a04 	blhi	e3518 <__RW_SIZE__+0xe2f90>
     d04:	00018e02 	andeq	r8, r1, r2, lsl #28
     d08:	0000000c 	andeq	r0, r0, ip
     d0c:	00000b88 	andeq	r0, r0, r8, lsl #23
     d10:	0800ac64 	stmdaeq	r0, {r2, r5, r6, sl, fp, sp, pc}
     d14:	00000042 	andeq	r0, r0, r2, asr #32
     d18:	0000001c 	andeq	r0, r0, ip, lsl r0
     d1c:	00000b88 	andeq	r0, r0, r8, lsl #23
     d20:	0800aca8 	stmdaeq	r0, {r3, r5, r7, sl, fp, sp, pc}
     d24:	000000ac 	andeq	r0, r0, ip, lsr #1
     d28:	83180e41 	tsthi	r8, #1040	; 0x410
     d2c:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     d30:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     d34:	00018e02 	andeq	r8, r1, r2, lsl #28
     d38:	00000020 	andeq	r0, r0, r0, lsr #32
     d3c:	00000b88 	andeq	r0, r0, r8, lsl #23
     d40:	0800ad54 	stmdaeq	r0, {r2, r4, r6, r8, sl, fp, sp, pc}
     d44:	000000ba 	strheq	r0, [r0], -sl
     d48:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
     d4c:	86058506 	strhi	r8, [r5], -r6, lsl #10
     d50:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     d54:	41018e02 	tstmi	r1, r2, lsl #28
     d58:	0000200e 	andeq	r2, r0, lr
     d5c:	00000020 	andeq	r0, r0, r0, lsr #32
     d60:	00000b88 	andeq	r0, r0, r8, lsl #23
     d64:	0800ae10 	stmdaeq	r0, {r4, r9, sl, fp, sp, pc}
     d68:	0000005e 	andeq	r0, r0, lr, asr r0
     d6c:	841c0e42 	ldrhi	r0, [ip], #-3650	; 0xfffff1be
     d70:	86068507 	strhi	r8, [r6], -r7, lsl #10
     d74:	88048705 	stmdahi	r4, {r0, r2, r8, r9, sl, pc}
     d78:	8e028903 	cdphi	9, 0, cr8, cr2, cr3, {0}
     d7c:	280e4101 	stmdacs	lr, {r0, r8, lr}
     d80:	00000014 	andeq	r0, r0, r4, lsl r0
     d84:	00000b88 	andeq	r0, r0, r8, lsl #23
     d88:	0800ae70 	stmdaeq	r0, {r4, r5, r6, r9, sl, fp, sp, pc}
     d8c:	00000034 	andeq	r0, r0, r4, lsr r0
     d90:	84080e42 	strhi	r0, [r8], #-3650	; 0xfffff1be
     d94:	00018e02 	andeq	r8, r1, r2, lsl #28
     d98:	00000018 	andeq	r0, r0, r8, lsl r0
     d9c:	00000b88 	andeq	r0, r0, r8, lsl #23
     da0:	0800aea4 	stmdaeq	r0, {r2, r5, r7, r9, sl, fp, sp, pc}
     da4:	00000046 	andeq	r0, r0, r6, asr #32
     da8:	840c0e41 	strhi	r0, [ip], #-3649	; 0xfffff1bf
     dac:	86028503 	strhi	r8, [r2], -r3, lsl #10
     db0:	00000001 	andeq	r0, r0, r1
     db4:	00000014 	andeq	r0, r0, r4, lsl r0
     db8:	00000b88 	andeq	r0, r0, r8, lsl #23
     dbc:	0800aeec 	stmdaeq	r0, {r2, r3, r5, r6, r7, r9, sl, fp, sp, pc}
     dc0:	0000005e 	andeq	r0, r0, lr, asr r0
     dc4:	84040e43 	strhi	r0, [r4], #-3651	; 0xfffff1bd
     dc8:	00000001 	andeq	r0, r0, r1
     dcc:	0000000c 	andeq	r0, r0, ip
     dd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     dd4:	7c020001 	stcvc	0, cr0, [r2], {1}
     dd8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ddc:	0000000c 	andeq	r0, r0, ip
     de0:	00000dcc 	andeq	r0, r0, ip, asr #27
     de4:	0800af4c 	stmdaeq	r0, {r2, r3, r6, r8, r9, sl, fp, sp, pc}
     de8:	00000050 	andeq	r0, r0, r0, asr r0
     dec:	0000000c 	andeq	r0, r0, ip
     df0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     df4:	7c020001 	stcvc	0, cr0, [r2], {1}
     df8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     dfc:	00000018 	andeq	r0, r0, r8, lsl r0
     e00:	00000dec 	andeq	r0, r0, ip, ror #27
     e04:	0800af9c 	stmdaeq	r0, {r2, r3, r4, r7, r8, r9, sl, fp, sp, pc}
     e08:	00000026 	andeq	r0, r0, r6, lsr #32
     e0c:	83100e41 	tsthi	r0, #1040	; 0x410
     e10:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     e14:	00018e02 	andeq	r8, r1, r2, lsl #28
     e18:	0000000c 	andeq	r0, r0, ip
     e1c:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     e20:	7c020001 	stcvc	0, cr0, [r2], {1}
     e24:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e28:	00000024 	andeq	r0, r0, r4, lsr #32
     e2c:	00000e18 	andeq	r0, r0, r8, lsl lr
     e30:	0800b200 	stmdaeq	r0, {r9, ip, sp, pc}
     e34:	00000104 	andeq	r0, r0, r4, lsl #2
     e38:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     e3c:	86088509 	strhi	r8, [r8], -r9, lsl #10
     e40:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     e44:	8a048905 	bhi	123260 <__RW_SIZE__+0x122cd8>
     e48:	8e028b03 	vmlahi.f64	d8, d2, d3
     e4c:	300e4301 	andcc	r4, lr, r1, lsl #6
     e50:	00000028 	andeq	r0, r0, r8, lsr #32
     e54:	00000e18 	andeq	r0, r0, r8, lsl lr
     e58:	0800b304 	stmdaeq	r0, {r2, r8, r9, ip, sp, pc}
     e5c:	00000adc 	ldrdeq	r0, [r0], -ip
     e60:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     e64:	86088509 	strhi	r8, [r8], -r9, lsl #10
     e68:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     e6c:	8a048905 	bhi	123288 <__RW_SIZE__+0x122d00>
     e70:	8e028b03 	vmlahi.f64	d8, d2, d3
     e74:	f00e4101 			; <UNDEFINED> instruction: 0xf00e4101
     e78:	00000001 	andeq	r0, r0, r1
     e7c:	0000000c 	andeq	r0, r0, ip
     e80:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     e84:	7c020001 	stcvc	0, cr0, [r2], {1}
     e88:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     e8c:	00000014 	andeq	r0, r0, r4, lsl r0
     e90:	00000e7c 	andeq	r0, r0, ip, ror lr
     e94:	0800bde0 	stmdaeq	r0, {r5, r6, r7, r8, sl, fp, ip, sp, pc}
     e98:	00000062 	andeq	r0, r0, r2, rrx
     e9c:	84080e41 	strhi	r0, [r8], #-3649	; 0xfffff1bf
     ea0:	00018e02 	andeq	r8, r1, r2, lsl #28
     ea4:	0000000c 	andeq	r0, r0, ip
     ea8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     eac:	7c020001 	stcvc	0, cr0, [r2], {1}
     eb0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     eb4:	0000001c 	andeq	r0, r0, ip, lsl r0
     eb8:	00000ea4 	andeq	r0, r0, r4, lsr #29
     ebc:	0800be44 	stmdaeq	r0, {r2, r6, r9, sl, fp, ip, sp, pc}
     ec0:	000000a2 	andeq	r0, r0, r2, lsr #1
     ec4:	83180e41 	tsthi	r8, #1040	; 0x410
     ec8:	85058406 	strhi	r8, [r5, #-1030]	; 0xfffffbfa
     ecc:	87038604 	strhi	r8, [r3, -r4, lsl #12]
     ed0:	00018e02 	andeq	r8, r1, r2, lsl #28
     ed4:	0000001c 	andeq	r0, r0, ip, lsl r0
     ed8:	00000ea4 	andeq	r0, r0, r4, lsr #29
     edc:	0800bee8 	stmdaeq	r0, {r3, r5, r6, r7, r9, sl, fp, ip, sp, pc}
     ee0:	00000198 	muleq	r0, r8, r1
     ee4:	84180e42 	ldrhi	r0, [r8], #-3650	; 0xfffff1be
     ee8:	86058506 	strhi	r8, [r5], -r6, lsl #10
     eec:	88038704 	stmdahi	r3, {r2, r8, r9, sl, pc}
     ef0:	00018e02 	andeq	r8, r1, r2, lsl #28
     ef4:	0000000c 	andeq	r0, r0, ip
     ef8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     efc:	7c020001 	stcvc	0, cr0, [r2], {1}
     f00:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f04:	00000018 	andeq	r0, r0, r8, lsl r0
     f08:	00000ef4 	strdeq	r0, [r0], -r4
     f0c:	0800c080 	stmdaeq	r0, {r7, lr, pc}
     f10:	000000ce 	andeq	r0, r0, lr, asr #1
     f14:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
     f18:	86038504 	strhi	r8, [r3], -r4, lsl #10
     f1c:	00018702 	andeq	r8, r1, r2, lsl #14
     f20:	0000000c 	andeq	r0, r0, ip
     f24:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f28:	7c020001 	stcvc	0, cr0, [r2], {1}
     f2c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f30:	00000018 	andeq	r0, r0, r8, lsl r0
     f34:	00000f20 	andeq	r0, r0, r0, lsr #30
     f38:	0800c150 	stmdaeq	r0, {r4, r6, r8, lr, pc}
     f3c:	0000009e 	muleq	r0, lr, r0
     f40:	84100e42 	ldrhi	r0, [r0], #-3650	; 0xfffff1be
     f44:	86038504 	strhi	r8, [r3], -r4, lsl #10
     f48:	00018702 	andeq	r8, r1, r2, lsl #14
     f4c:	0000000c 	andeq	r0, r0, ip
     f50:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f54:	7c020001 	stcvc	0, cr0, [r2], {1}
     f58:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f5c:	00000024 	andeq	r0, r0, r4, lsr #32
     f60:	00000f4c 	andeq	r0, r0, ip, asr #30
     f64:	0800c1f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, lr, pc}
     f68:	000003ea 	andeq	r0, r0, sl, ror #7
     f6c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
     f70:	86088509 	strhi	r8, [r8], -r9, lsl #10
     f74:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
     f78:	8a048905 	bhi	123394 <__RW_SIZE__+0x122e0c>
     f7c:	8e028b03 	vmlahi.f64	d8, d2, d3
     f80:	300e4201 	andcc	r4, lr, r1, lsl #4
     f84:	0000000c 	andeq	r0, r0, ip
     f88:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     f8c:	7c020001 	stcvc	0, cr0, [r2], {1}
     f90:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     f94:	00000018 	andeq	r0, r0, r8, lsl r0
     f98:	00000f84 	andeq	r0, r0, r4, lsl #31
     f9c:	0800c5dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r8, sl, lr, pc}
     fa0:	0000001a 	andeq	r0, r0, sl, lsl r0
     fa4:	83100e41 	tsthi	r0, #1040	; 0x410
     fa8:	85038404 	strhi	r8, [r3, #-1028]	; 0xfffffbfc
     fac:	00018e02 	andeq	r8, r1, r2, lsl #28
     fb0:	00000018 	andeq	r0, r0, r8, lsl r0
     fb4:	00000f84 	andeq	r0, r0, r4, lsl #31
     fb8:	0800c5f8 	stmdaeq	r0, {r3, r4, r5, r6, r7, r8, sl, lr, pc}
     fbc:	000000d6 	ldrdeq	r0, [r0], -r6
     fc0:	84100e45 	ldrhi	r0, [r0], #-3653	; 0xfffff1bb
     fc4:	86038504 	strhi	r8, [r3], -r4, lsl #10
     fc8:	00018e02 	andeq	r8, r1, r2, lsl #28
     fcc:	0000000c 	andeq	r0, r0, ip
     fd0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     fd4:	7c010001 	stcvc	0, cr0, [r1], {1}
     fd8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     fdc:	0000000c 	andeq	r0, r0, ip
     fe0:	00000fcc 	andeq	r0, r0, ip, asr #31
     fe4:	0800c6d1 	stmdaeq	r0, {r0, r4, r6, r7, r9, sl, lr, pc}
     fe8:	0000025c 	andeq	r0, r0, ip, asr r2
     fec:	0000000c 	andeq	r0, r0, ip
     ff0:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
     ff4:	7c010001 	stcvc	0, cr0, [r1], {1}
     ff8:	000d0c0e 	andeq	r0, sp, lr, lsl #24
     ffc:	00000014 	andeq	r0, r0, r4, lsl r0
    1000:	00000fec 	andeq	r0, r0, ip, ror #31
    1004:	0800d281 	stmdaeq	r0, {r0, r7, r9, ip, lr, pc}
    1008:	0000002c 	andeq	r0, r0, ip, lsr #32
    100c:	0e038e5e 	mcreq	14, 0, r8, cr3, cr14, {2}
    1010:	00000010 	andeq	r0, r0, r0, lsl r0
    1014:	0000000c 	andeq	r0, r0, ip
    1018:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    101c:	7c020001 	stcvc	0, cr0, [r2], {1}
    1020:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    1024:	00000020 	andeq	r0, r0, r0, lsr #32
    1028:	00001014 	andeq	r1, r0, r4, lsl r0
    102c:	0800d2ac 	stmdaeq	r0, {r2, r3, r5, r7, r9, ip, lr, pc}
    1030:	00000030 	andeq	r0, r0, r0, lsr r0
    1034:	84200e42 	strthi	r0, [r0], #-3650	; 0xfffff1be
    1038:	86078508 	strhi	r8, [r7], -r8, lsl #10
    103c:	88058706 	stmdahi	r5, {r1, r2, r8, r9, sl, pc}
    1040:	8a038904 	bhi	e3458 <__RW_SIZE__+0xe2ed0>
    1044:	00018e02 	andeq	r8, r1, r2, lsl #28
    1048:	00000020 	andeq	r0, r0, r0, lsr #32
    104c:	00001014 	andeq	r1, r0, r4, lsl r0
    1050:	0800d2dc 	stmdaeq	r0, {r2, r3, r4, r6, r7, r9, ip, lr, pc}
    1054:	00000030 	andeq	r0, r0, r0, lsr r0
    1058:	83200e42 	teqhi	r0, #1056	; 0x420
    105c:	85078408 	strhi	r8, [r7, #-1032]	; 0xfffffbf8
    1060:	87058606 	strhi	r8, [r5, -r6, lsl #12]
    1064:	89038804 	stmdbhi	r3, {r2, fp, pc}
    1068:	00018e02 	andeq	r8, r1, r2, lsl #28
    106c:	0000000c 	andeq	r0, r0, ip
    1070:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    1074:	7c020001 	stcvc	0, cr0, [r2], {1}
    1078:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    107c:	00000024 	andeq	r0, r0, r4, lsr #32
    1080:	0000106c 	andeq	r1, r0, ip, rrx
    1084:	0800d30c 	stmdaeq	r0, {r2, r3, r8, r9, ip, lr, pc}
    1088:	00000352 	andeq	r0, r0, r2, asr r3
    108c:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    1090:	86088509 	strhi	r8, [r8], -r9, lsl #10
    1094:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    1098:	8a048905 	bhi	1234b4 <__RW_SIZE__+0x122f2c>
    109c:	8e028b03 	vmlahi.f64	d8, d2, d3
    10a0:	380e4c01 	stmdacc	lr, {r0, sl, fp, lr}
    10a4:	0000000c 	andeq	r0, r0, ip
    10a8:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
    10ac:	7c020001 	stcvc	0, cr0, [r2], {1}
    10b0:	000d0c0e 	andeq	r0, sp, lr, lsl #24
    10b4:	00000024 	andeq	r0, r0, r4, lsr #32
    10b8:	000010a4 	andeq	r1, r0, r4, lsr #1
    10bc:	0800d660 	stmdaeq	r0, {r5, r6, r9, sl, ip, lr, pc}
    10c0:	00000300 	andeq	r0, r0, r0, lsl #6
    10c4:	84240e42 	strthi	r0, [r4], #-3650	; 0xfffff1be
    10c8:	86088509 	strhi	r8, [r8], -r9, lsl #10
    10cc:	88068707 	stmdahi	r6, {r0, r1, r2, r8, r9, sl, pc}
    10d0:	8a048905 	bhi	1234ec <__RW_SIZE__+0x122f64>
    10d4:	8e028b03 	vmlahi.f64	d8, d2, d3
    10d8:	300e4201 	andcc	r4, lr, r1, lsl #4

Disassembly of section .debug_loc:

00000000 <.debug_loc>:
       0:	080031b0 	stmdaeq	r0, {r4, r5, r7, r8, ip, sp}
       4:	080031b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, ip, sp}
       8:	9f300002 	svcls	0x00300002
       c:	080031b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, ip, sp}
      10:	080031b8 	stmdaeq	r0, {r3, r4, r5, r7, r8, ip, sp}
      14:	00500001 	subseq	r0, r0, r1
      18:	00000000 	andeq	r0, r0, r0
      1c:	c0000000 	andgt	r0, r0, r0
      20:	c8080031 	stmdagt	r8, {r0, r4, r5}
      24:	02080031 	andeq	r0, r8, #49	; 0x31
      28:	c89f3000 	ldmgt	pc, {ip, sp}	; <UNPREDICTABLE>
      2c:	c8080031 	stmdagt	r8, {r0, r4, r5}
      30:	01080031 	tsteq	r8, r1, lsr r0
      34:	00005000 	andeq	r5, r0, r0
      38:	00000000 	andeq	r0, r0, r0
      3c:	31d00000 	bicscc	r0, r0, r0
      40:	31d40800 	bicscc	r0, r4, r0, lsl #16
      44:	00020800 	andeq	r0, r2, r0, lsl #16
      48:	31d49f30 	bicscc	r9, r4, r0, lsr pc
      4c:	31d60800 	bicscc	r0, r6, r0, lsl #16
      50:	00010800 	andeq	r0, r1, r0, lsl #16
      54:	00000050 	andeq	r0, r0, r0, asr r0
      58:	00000000 	andeq	r0, r0, r0
      5c:	0031e000 	eorseq	lr, r1, r0
      60:	0031e408 	eorseq	lr, r1, r8, lsl #8
      64:	30000208 	andcc	r0, r0, r8, lsl #4
      68:	0031e49f 	mlaseq	r1, pc, r4, lr	; <UNPREDICTABLE>
      6c:	0031e608 	eorseq	lr, r1, r8, lsl #12
      70:	50000108 	andpl	r0, r0, r8, lsl #2
	...
      7c:	080031f0 	stmdaeq	r0, {r4, r5, r6, r7, r8, ip, sp}
      80:	080031f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip, sp}
      84:	9f300002 	svcls	0x00300002
      88:	080031f4 	stmdaeq	r0, {r2, r4, r5, r6, r7, r8, ip, sp}
      8c:	080031f6 	stmdaeq	r0, {r1, r2, r4, r5, r6, r7, r8, ip, sp}
      90:	00500001 	subseq	r0, r0, r1
	...
      9c:	04080032 	streq	r0, [r8], #-50	; 0xffffffce
      a0:	02080032 	andeq	r0, r8, #50	; 0x32
      a4:	049f3000 	ldreq	r3, [pc], #0	; ac <__ZI_SIZE__+0x40>
      a8:	06080032 			; <UNDEFINED> instruction: 0x06080032
      ac:	01080032 	tsteq	r8, r2, lsr r0
      b0:	00005000 	andeq	r5, r0, r0
      b4:	00000000 	andeq	r0, r0, r0
      b8:	32100000 	andscc	r0, r0, #0
      bc:	32120800 	andscc	r0, r2, #0, 16
      c0:	00010800 	andeq	r0, r1, r0, lsl #16
      c4:	00321250 	eorseq	r1, r2, r0, asr r2
      c8:	00321408 	eorseq	r1, r2, r8, lsl #8
      cc:	f3000408 	vshl.u8	d0, d8, d0
      d0:	009f5001 	addseq	r5, pc, r1
      d4:	00000000 	andeq	r0, r0, r0
      d8:	10000000 	andne	r0, r0, r0
      dc:	12080032 	andne	r0, r8, #50	; 0x32
      e0:	02080032 	andeq	r0, r8, #50	; 0x32
      e4:	129f3000 	addsne	r3, pc, #0
      e8:	14080032 	strne	r0, [r8], #-50	; 0xffffffce
      ec:	01080032 	tsteq	r8, r2, lsr r0
      f0:	00005000 	andeq	r5, r0, r0
      f4:	00000000 	andeq	r0, r0, r0
      f8:	32140000 	andscc	r0, r4, #0
      fc:	32160800 	andscc	r0, r6, #0, 16
     100:	00010800 	andeq	r0, r1, r0, lsl #16
     104:	00321650 	eorseq	r1, r2, r0, asr r6
     108:	00321808 	eorseq	r1, r2, r8, lsl #16
     10c:	f3000408 	vshl.u8	d0, d8, d0
     110:	009f5001 	addseq	r5, pc, r1
     114:	00000000 	andeq	r0, r0, r0
     118:	14000000 	strne	r0, [r0], #-0
     11c:	16080032 			; <UNDEFINED> instruction: 0x16080032
     120:	02080032 	andeq	r0, r8, #50	; 0x32
     124:	169f3000 	ldrne	r3, [pc], r0
     128:	18080032 	stmdane	r8, {r1, r4, r5}
     12c:	01080032 	tsteq	r8, r2, lsr r0
     130:	00005000 	andeq	r5, r0, r0
     134:	00000000 	andeq	r0, r0, r0
     138:	32180000 	andscc	r0, r8, #0
     13c:	321a0800 	andscc	r0, sl, #0, 16
     140:	00010800 	andeq	r0, r1, r0, lsl #16
     144:	00321a50 	eorseq	r1, r2, r0, asr sl
     148:	00321c08 	eorseq	r1, r2, r8, lsl #24
     14c:	f3000408 	vshl.u8	d0, d8, d0
     150:	009f5001 	addseq	r5, pc, r1
     154:	00000000 	andeq	r0, r0, r0
     158:	18000000 	stmdane	r0, {}	; <UNPREDICTABLE>
     15c:	1a080032 	bne	20022c <__RW_SIZE__+0x1ffca4>
     160:	02080032 	andeq	r0, r8, #50	; 0x32
     164:	1a9f3000 	bne	fe7cc16c <MSP_BASE+0xde7c716c>
     168:	1c080032 	stcne	0, cr0, [r8], {50}	; 0x32
     16c:	01080032 	tsteq	r8, r2, lsr r0
     170:	00005000 	andeq	r5, r0, r0
     174:	00000000 	andeq	r0, r0, r0
     178:	321c0000 	andscc	r0, ip, #0
     17c:	32200800 	eorcc	r0, r0, #0, 16
     180:	00010800 	andeq	r0, r1, r0, lsl #16
     184:	00322050 	eorseq	r2, r2, r0, asr r0
     188:	00322208 	eorseq	r2, r2, r8, lsl #4
     18c:	f3000408 	vshl.u8	d0, d8, d0
     190:	009f5001 	addseq	r5, pc, r1
     194:	00000000 	andeq	r0, r0, r0
     198:	1c000000 	stcne	0, cr0, [r0], {-0}
     19c:	20080032 	andcs	r0, r8, r2, lsr r0
     1a0:	02080032 	andeq	r0, r8, #50	; 0x32
     1a4:	209f3000 	addscs	r3, pc, r0
     1a8:	22080032 	andcs	r0, r8, #50	; 0x32
     1ac:	01080032 	tsteq	r8, r2, lsr r0
     1b0:	00005000 	andeq	r5, r0, r0
     1b4:	00000000 	andeq	r0, r0, r0
     1b8:	32240000 	eorcc	r0, r4, #0
     1bc:	32280800 	eorcc	r0, r8, #0, 16
     1c0:	00010800 	andeq	r0, r1, r0, lsl #16
     1c4:	00322850 	eorseq	r2, r2, r0, asr r8
     1c8:	00322c08 	eorseq	r2, r2, r8, lsl #24
     1cc:	f3000408 	vshl.u8	d0, d8, d0
     1d0:	009f5001 	addseq	r5, pc, r1
     1d4:	00000000 	andeq	r0, r0, r0
     1d8:	24000000 	strcs	r0, [r0], #-0
     1dc:	28080032 	stmdacs	r8, {r1, r4, r5}
     1e0:	02080032 	andeq	r0, r8, #50	; 0x32
     1e4:	289f3000 	ldmcs	pc, {ip, sp}	; <UNPREDICTABLE>
     1e8:	2c080032 	stccs	0, cr0, [r8], {50}	; 0x32
     1ec:	01080032 	tsteq	r8, r2, lsr r0
     1f0:	00005000 	andeq	r5, r0, r0
     1f4:	00000000 	andeq	r0, r0, r0
     1f8:	322c0000 	eorcc	r0, ip, #0
     1fc:	32300800 	eorscc	r0, r0, #0, 16
     200:	00010800 	andeq	r0, r1, r0, lsl #16
     204:	00323050 	eorseq	r3, r2, r0, asr r0
     208:	00323408 	eorseq	r3, r2, r8, lsl #8
     20c:	f3000408 	vshl.u8	d0, d8, d0
     210:	009f5001 	addseq	r5, pc, r1
     214:	00000000 	andeq	r0, r0, r0
     218:	2c000000 	stccs	0, cr0, [r0], {-0}
     21c:	30080032 	andcc	r0, r8, r2, lsr r0
     220:	02080032 	andeq	r0, r8, #50	; 0x32
     224:	309f3000 	addscc	r3, pc, r0
     228:	34080032 	strcc	r0, [r8], #-50	; 0xffffffce
     22c:	01080032 	tsteq	r8, r2, lsr r0
     230:	00005000 	andeq	r5, r0, r0
     234:	00000000 	andeq	r0, r0, r0
     238:	32340000 	eorscc	r0, r4, #0
     23c:	32380800 	eorscc	r0, r8, #0, 16
     240:	00010800 	andeq	r0, r1, r0, lsl #16
     244:	00323850 	eorseq	r3, r2, r0, asr r8
     248:	00323a08 	eorseq	r3, r2, r8, lsl #20
     24c:	f3000408 	vshl.u8	d0, d8, d0
     250:	009f5001 	addseq	r5, pc, r1
     254:	00000000 	andeq	r0, r0, r0
     258:	34000000 	strcc	r0, [r0], #-0
     25c:	38080032 	stmdacc	r8, {r1, r4, r5}
     260:	02080032 	andeq	r0, r8, #50	; 0x32
     264:	389f3000 	ldmcc	pc, {ip, sp}	; <UNPREDICTABLE>
     268:	3a080032 	bcc	200338 <__RW_SIZE__+0x1ffdb0>
     26c:	01080032 	tsteq	r8, r2, lsr r0
     270:	00005000 	andeq	r5, r0, r0
     274:	00000000 	andeq	r0, r0, r0
     278:	323c0000 	eorscc	r0, ip, #0
     27c:	32420800 	subcc	r0, r2, #0, 16
     280:	00010800 	andeq	r0, r1, r0, lsl #16
     284:	00324250 	eorseq	r4, r2, r0, asr r2
     288:	00324408 	eorseq	r4, r2, r8, lsl #8
     28c:	f3000408 	vshl.u8	d0, d8, d0
     290:	009f5001 	addseq	r5, pc, r1
     294:	00000000 	andeq	r0, r0, r0
     298:	3c000000 	stccc	0, cr0, [r0], {-0}
     29c:	42080032 	andmi	r0, r8, #50	; 0x32
     2a0:	02080032 	andeq	r0, r8, #50	; 0x32
     2a4:	429f3000 	addsmi	r3, pc, #0
     2a8:	44080032 	strmi	r0, [r8], #-50	; 0xffffffce
     2ac:	01080032 	tsteq	r8, r2, lsr r0
     2b0:	00005000 	andeq	r5, r0, r0
     2b4:	00000000 	andeq	r0, r0, r0
     2b8:	32440000 	subcc	r0, r4, #0
     2bc:	324a0800 	subcc	r0, sl, #0, 16
     2c0:	00010800 	andeq	r0, r1, r0, lsl #16
     2c4:	00324a50 	eorseq	r4, r2, r0, asr sl
     2c8:	00324c08 	eorseq	r4, r2, r8, lsl #24
     2cc:	f3000408 	vshl.u8	d0, d8, d0
     2d0:	009f5001 	addseq	r5, pc, r1
     2d4:	00000000 	andeq	r0, r0, r0
     2d8:	44000000 	strmi	r0, [r0], #-0
     2dc:	4a080032 	bmi	2003ac <__RW_SIZE__+0x1ffe24>
     2e0:	02080032 	andeq	r0, r8, #50	; 0x32
     2e4:	4a9f3000 	bmi	fe7cc2ec <MSP_BASE+0xde7c72ec>
     2e8:	4c080032 	stcmi	0, cr0, [r8], {50}	; 0x32
     2ec:	01080032 	tsteq	r8, r2, lsr r0
     2f0:	00005000 	andeq	r5, r0, r0
     2f4:	00000000 	andeq	r0, r0, r0
     2f8:	324c0000 	subcc	r0, ip, #0
     2fc:	32500800 	subscc	r0, r0, #0, 16
     300:	00010800 	andeq	r0, r1, r0, lsl #16
     304:	00325050 	eorseq	r5, r2, r0, asr r0
     308:	00325208 	eorseq	r5, r2, r8, lsl #4
     30c:	f3000408 	vshl.u8	d0, d8, d0
     310:	009f5001 	addseq	r5, pc, r1
     314:	00000000 	andeq	r0, r0, r0
     318:	4c000000 	stcmi	0, cr0, [r0], {-0}
     31c:	50080032 	andpl	r0, r8, r2, lsr r0
     320:	02080032 	andeq	r0, r8, #50	; 0x32
     324:	509f3000 	addspl	r3, pc, r0
     328:	52080032 	andpl	r0, r8, #50	; 0x32
     32c:	01080032 	tsteq	r8, r2, lsr r0
     330:	00005000 	andeq	r5, r0, r0
	...
     33c:	00140000 	andseq	r0, r4, r0
     340:	00010000 	andeq	r0, r1, r0
     344:	00001450 	andeq	r1, r0, r0, asr r4
     348:	00006400 	andeq	r6, r0, r0, lsl #8
     34c:	58000100 	stmdapl	r0, {r8}
     350:	00000064 	andeq	r0, r0, r4, rrx
     354:	000001fa 	strdeq	r0, [r0], -sl
     358:	01f30004 	mvnseq	r0, r4
     35c:	00009f50 	andeq	r9, r0, r0, asr pc
	...
     368:	00160000 	andseq	r0, r6, r0
     36c:	00010000 	andeq	r0, r1, r0
     370:	00001651 	andeq	r1, r0, r1, asr r6
     374:	00005c00 	andeq	r5, r0, r0, lsl #24
     378:	59000100 	stmdbpl	r0, {r8}
     37c:	0000005c 	andeq	r0, r0, ip, asr r0
     380:	000001fa 	strdeq	r0, [r0], -sl
     384:	01f30004 	mvnseq	r0, r4
     388:	00009f51 	andeq	r9, r0, r1, asr pc
	...
     394:	002c0000 	eoreq	r0, ip, r0
     398:	00010000 	andeq	r0, r1, r0
     39c:	00002c52 	andeq	r2, r0, r2, asr ip
     3a0:	00008800 	andeq	r8, r0, r0, lsl #16
     3a4:	5c000100 	stfpls	f0, [r0], {-0}
     3a8:	00000088 	andeq	r0, r0, r8, lsl #1
     3ac:	000001fa 	strdeq	r0, [r0], -sl
     3b0:	01f30004 	mvnseq	r0, r4
     3b4:	00009f52 	andeq	r9, r0, r2, asr pc
	...
     3c0:	002e0000 	eoreq	r0, lr, r0
     3c4:	00010000 	andeq	r0, r1, r0
     3c8:	00002e53 	andeq	r2, r0, r3, asr lr
     3cc:	00007e00 	andeq	r7, r0, r0, lsl #28
     3d0:	5a000100 	bpl	7d8 <__RW_SIZE__+0x250>
     3d4:	0000007e 	andeq	r0, r0, lr, ror r0
     3d8:	000001fa 	strdeq	r0, [r0], -sl
     3dc:	01f30004 	mvnseq	r0, r4
     3e0:	00009f53 	andeq	r9, r0, r3, asr pc
	...
     3ec:	01440000 	mrseq	r0, (UNDEF: 68)
     3f0:	00020000 	andeq	r0, r2, r0
     3f4:	01440091 	swpbeq	r0, r1, [r4]
     3f8:	01fa0000 	mvnseq	r0, r0
     3fc:	00020000 	andeq	r0, r2, r0
     400:	00000091 	muleq	r0, r1, r0
	...
     40c:	01440000 	mrseq	r0, (UNDEF: 68)
     410:	00020000 	andeq	r0, r2, r0
     414:	01440491 			; <UNDEFINED> instruction: 0x01440491
     418:	01fa0000 	mvnseq	r0, r0
     41c:	00020000 	andeq	r0, r2, r0
     420:	00000491 	muleq	r0, r1, r4
	...
     42c:	01440000 	mrseq	r0, (UNDEF: 68)
     430:	00020000 	andeq	r0, r2, r0
     434:	01440891 			; <UNDEFINED> instruction: 0x01440891
     438:	01fa0000 	mvnseq	r0, r0
     43c:	00020000 	andeq	r0, r2, r0
     440:	00000891 	muleq	r0, r1, r8
     444:	00000000 	andeq	r0, r0, r0
     448:	001c0000 	andseq	r0, ip, r0
     44c:	00220000 	eoreq	r0, r2, r0
     450:	00050000 	andeq	r0, r5, r0
     454:	24340075 	ldrtcs	r0, [r4], #-117	; 0xffffff8b
     458:	0000229f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
     45c:	0001fa00 	andeq	pc, r1, r0, lsl #20
     460:	91000600 	tstls	r0, r0, lsl #12
     464:	24340600 	ldrtcs	r0, [r4], #-1536	; 0xfffffa00
     468:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     46c:	00000000 	andeq	r0, r0, r0
     470:	00008800 	andeq	r8, r0, r0, lsl #16
     474:	0000aa00 	andeq	sl, r0, r0, lsl #20
     478:	30000200 	andcc	r0, r0, r0, lsl #4
     47c:	0000aa9f 	muleq	r0, pc, sl	; <UNPREDICTABLE>
     480:	0000c200 	andeq	ip, r0, r0, lsl #4
     484:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     488:	000000c2 	andeq	r0, r0, r2, asr #1
     48c:	000000c4 	andeq	r0, r0, r4, asr #1
     490:	01740003 	cmneq	r4, r3
     494:	0000c49f 	muleq	r0, pc, r4	; <UNPREDICTABLE>
     498:	00012000 	andeq	r2, r1, r0
     49c:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
     4a0:	00000120 	andeq	r0, r0, r0, lsr #2
     4a4:	00000124 	andeq	r0, r0, r4, lsr #2
     4a8:	7f740003 	svcvc	0x00740003
     4ac:	0001449f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
     4b0:	0001fa00 	andeq	pc, r1, r0, lsl #20
     4b4:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
     4c0:	00000088 	andeq	r0, r0, r8, lsl #1
     4c4:	0000012c 	andeq	r0, r0, ip, lsr #2
     4c8:	98910003 	ldmls	r1, {r0, r1}
     4cc:	00012c7f 	andeq	r2, r1, pc, ror ip
     4d0:	00013800 	andeq	r3, r1, r0, lsl #16
     4d4:	91000800 	tstls	r0, r0, lsl #16
     4d8:	01947f98 			; <UNDEFINED> instruction: 0x01947f98
     4dc:	449f0123 	ldrmi	r0, [pc], #291	; 4e4 <MSP_SIZE+0xe4>
     4e0:	fa000001 	blx	4ec <MSP_SIZE+0xec>
     4e4:	03000001 	movweq	r0, #1
     4e8:	7f989100 	svcvc	0x00989100
	...
     4f4:	000001fc 	strdeq	r0, [r0], -ip
     4f8:	0000020a 	andeq	r0, r0, sl, lsl #4
     4fc:	0a500001 	beq	1400508 <__RW_SIZE__+0x13fff80>
     500:	68000002 	stmdavs	r0, {r1}
     504:	03000003 	movweq	r0, #3
     508:	7fa49100 	svcvc	0x00a49100
     50c:	00000368 	andeq	r0, r0, r8, ror #6
     510:	0000036c 	andeq	r0, r0, ip, ror #6
     514:	6c520001 	mrrcvs	0, 0, r0, r2, cr1
     518:	28000003 	stmdacs	r0, {r0, r1}
     51c:	03000004 	movweq	r0, #4
     520:	7fa49100 	svcvc	0x00a49100
	...
     52c:	000001fc 	strdeq	r0, [r0], -ip
     530:	0000024c 	andeq	r0, r0, ip, asr #4
     534:	4c510001 	mrrcmi	0, 0, r0, r1, cr1
     538:	28000002 	stmdacs	r0, {r1}
     53c:	04000004 	streq	r0, [r0], #-4
     540:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     544:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     548:	00000000 	andeq	r0, r0, r0
     54c:	0001fc00 	andeq	pc, r1, r0, lsl #24
     550:	00024000 	andeq	r4, r2, r0
     554:	52000100 	andpl	r0, r0, #0, 2
     558:	00000240 	andeq	r0, r0, r0, asr #4
     55c:	00000428 	andeq	r0, r0, r8, lsr #8
     560:	01f30004 	mvnseq	r0, r4
     564:	00009f52 	andeq	r9, r0, r2, asr pc
     568:	00000000 	andeq	r0, r0, r0
     56c:	01fc0000 	mvnseq	r0, r0
     570:	02580000 	subseq	r0, r8, #0
     574:	00010000 	andeq	r0, r1, r0
     578:	00025853 	andeq	r5, r2, r3, asr r8
     57c:	00042800 	andeq	r2, r4, r0, lsl #16
     580:	f3000400 	vshl.u8	d0, d0, d0
     584:	009f5301 	addseq	r5, pc, r1, lsl #6
     588:	00000000 	andeq	r0, r0, r0
     58c:	fc000000 	stc2	0, cr0, [r0], {-0}
     590:	0a000001 	beq	59c <__RW_SIZE__+0x14>
     594:	02000002 	andeq	r0, r0, #2
     598:	0a009100 	beq	249a0 <__RW_SIZE__+0x24418>
     59c:	6e000002 	cdpvs	0, 0, cr0, cr0, cr2, {0}
     5a0:	01000002 	tsteq	r0, r2
     5a4:	026e5400 	rsbeq	r5, lr, #0, 8
     5a8:	03620000 	cmneq	r2, #0
     5ac:	00070000 	andeq	r0, r7, r0
     5b0:	067fa891 			; <UNDEFINED> instruction: 0x067fa891
     5b4:	729f0123 	addsvc	r0, pc, #-1073741816	; 0xc0000008
     5b8:	28000003 	stmdacs	r0, {r0, r1}
     5bc:	07000004 	streq	r0, [r0, -r4]
     5c0:	7fa89100 	svcvc	0x00a89100
     5c4:	9f012306 	svcls	0x00012306
	...
     5d0:	000001fc 	strdeq	r0, [r0], -ip
     5d4:	00000372 	andeq	r0, r0, r2, ror r3
     5d8:	04910002 	ldreq	r0, [r1], #2
     5dc:	00000372 	andeq	r0, r0, r2, ror r3
     5e0:	00000428 	andeq	r0, r0, r8, lsr #8
     5e4:	04910002 	ldreq	r0, [r1], #2
	...
     5f0:	000001fc 	strdeq	r0, [r0], -ip
     5f4:	00000372 	andeq	r0, r0, r2, ror r3
     5f8:	08910002 	ldmeq	r1, {r1}
     5fc:	00000372 	andeq	r0, r0, r2, ror r3
     600:	00000428 	andeq	r0, r0, r8, lsr #8
     604:	08910002 	ldmeq	r1, {r1}
	...
     610:	0000026e 	andeq	r0, r0, lr, ror #4
     614:	0000027a 	andeq	r0, r0, sl, ror r2
     618:	00750006 	rsbseq	r0, r5, r6
     61c:	9f1aff08 	svcls	0x001aff08
	...
     628:	0000026e 	andeq	r0, r0, lr, ror #4
     62c:	0000036c 	andeq	r0, r0, ip, ror #6
     630:	08910002 	ldmeq	r1, {r1}
     634:	00000372 	andeq	r0, r0, r2, ror r3
     638:	00000428 	andeq	r0, r0, r8, lsr #8
     63c:	08910002 	ldmeq	r1, {r1}
	...
     648:	0000026e 	andeq	r0, r0, lr, ror #4
     64c:	0000036c 	andeq	r0, r0, ip, ror #6
     650:	04910002 	ldreq	r0, [r1], #2
     654:	00000372 	andeq	r0, r0, r2, ror r3
     658:	00000428 	andeq	r0, r0, r8, lsr #8
     65c:	04910002 	ldreq	r0, [r1], #2
	...
     668:	0000026e 	andeq	r0, r0, lr, ror #4
     66c:	0000036c 	andeq	r0, r0, ip, ror #6
     670:	01f30004 	mvnseq	r0, r4
     674:	03729f51 	cmneq	r2, #324	; 0x144
     678:	04280000 	strteq	r0, [r8], #-0
     67c:	00040000 	andeq	r0, r4, r0
     680:	9f5101f3 	svcls	0x005101f3
	...
     68c:	0000026e 	andeq	r0, r0, lr, ror #4
     690:	00000368 	andeq	r0, r0, r8, ror #6
     694:	a4910003 	ldrge	r0, [r1], #3
     698:	0003727f 	andeq	r7, r3, pc, ror r2
     69c:	00042800 	andeq	r2, r4, r0, lsl #16
     6a0:	91000300 	mrsls	r0, LR_irq
     6a4:	00007fa4 	andeq	r7, r0, r4, lsr #31
     6a8:	00000000 	andeq	r0, r0, r0
     6ac:	027e0000 	rsbseq	r0, lr, #0
     6b0:	036c0000 	cmneq	ip, #0
     6b4:	00020000 	andeq	r0, r2, r0
     6b8:	03729f30 	cmneq	r2, #48, 30	; 0xc0
     6bc:	04280000 	strteq	r0, [r8], #-0
     6c0:	00020000 	andeq	r0, r2, r0
     6c4:	00009f30 	andeq	r9, r0, r0, lsr pc
     6c8:	00000000 	andeq	r0, r0, r0
     6cc:	02a20000 	adceq	r0, r2, #0
     6d0:	02c20000 	sbceq	r0, r2, #0
     6d4:	00020000 	andeq	r0, r2, r0
     6d8:	02c29f30 	sbceq	r9, r2, #48, 30	; 0xc0
     6dc:	02dc0000 	sbcseq	r0, ip, #0
     6e0:	00010000 	andeq	r0, r1, r0
     6e4:	0002dc54 	andeq	sp, r2, r4, asr ip
     6e8:	0002de00 	andeq	sp, r2, r0, lsl #28
     6ec:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
     6f0:	02de9f01 	sbcseq	r9, lr, #1, 30
     6f4:	033a0000 	teqeq	sl, #0
     6f8:	00010000 	andeq	r0, r1, r0
     6fc:	00033a54 	andeq	r3, r3, r4, asr sl
     700:	00033e00 	andeq	r3, r3, r0, lsl #28
     704:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
     708:	03729f7f 	cmneq	r2, #508	; 0x1fc
     70c:	04280000 	strteq	r0, [r8], #-0
     710:	00010000 	andeq	r0, r1, r0
     714:	00000054 	andeq	r0, r0, r4, asr r0
     718:	00000000 	andeq	r0, r0, r0
     71c:	0002a200 	andeq	sl, r2, r0, lsl #4
     720:	00034600 	andeq	r4, r3, r0, lsl #12
     724:	91000300 	mrsls	r0, LR_irq
     728:	03467f88 	movteq	r7, #28552	; 0x6f88
     72c:	03520000 	cmpeq	r2, #0
     730:	00080000 	andeq	r0, r8, r0
     734:	947f8891 	ldrbtls	r8, [pc], #-2193	; 73c <__RW_SIZE__+0x1b4>
     738:	9f012301 	svcls	0x00012301
     73c:	00000372 	andeq	r0, r0, r2, ror r3
     740:	00000428 	andeq	r0, r0, r8, lsr #8
     744:	88910003 	ldmhi	r1, {r0, r1}
     748:	0000007f 	andeq	r0, r0, pc, ror r0
     74c:	00000000 	andeq	r0, r0, r0
     750:	00042800 	andeq	r2, r4, r0, lsl #16
     754:	00043800 	andeq	r3, r4, r0, lsl #16
     758:	50000100 	andpl	r0, r0, r0, lsl #2
     75c:	00000438 	andeq	r0, r0, r8, lsr r4
     760:	000004b4 			; <UNDEFINED> instruction: 0x000004b4
     764:	9c910003 	ldcls	0, cr0, [r1], {3}
     768:	0004b47d 	andeq	fp, r4, sp, ror r4
     76c:	00067e00 	andeq	r7, r6, r0, lsl #28
     770:	f3000400 	vshl.u8	d0, d0, d0
     774:	009f5001 	addseq	r5, pc, r1
     778:	00000000 	andeq	r0, r0, r0
     77c:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     780:	3c000004 	stccc	0, cr0, [r0], {4}
     784:	01000004 	tsteq	r0, r4
     788:	043c5100 	ldrteq	r5, [ip], #-256	; 0xffffff00
     78c:	04840000 	streq	r0, [r4], #0
     790:	00010000 	andeq	r0, r1, r0
     794:	00048459 	andeq	r8, r4, r9, asr r4
     798:	00067e00 	andeq	r7, r6, r0, lsl #28
     79c:	f3000400 	vshl.u8	d0, d0, d0
     7a0:	009f5101 	addseq	r5, pc, r1, lsl #2
     7a4:	00000000 	andeq	r0, r0, r0
     7a8:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     7ac:	3a000004 	bcc	7c4 <__RW_SIZE__+0x23c>
     7b0:	01000004 	tsteq	r0, r4
     7b4:	043a5200 	ldrteq	r5, [sl], #-512	; 0xfffffe00
     7b8:	04b40000 	ldrteq	r0, [r4], #0
     7bc:	00010000 	andeq	r0, r1, r0
     7c0:	0004b458 	andeq	fp, r4, r8, asr r4
     7c4:	00067e00 	andeq	r7, r6, r0, lsl #28
     7c8:	f3000400 	vshl.u8	d0, d0, d0
     7cc:	009f5201 	addseq	r5, pc, r1, lsl #4
     7d0:	00000000 	andeq	r0, r0, r0
     7d4:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     7d8:	49000004 	stmdbmi	r0, {r2}
     7dc:	01000004 	tsteq	r0, r4
     7e0:	04495300 	strbeq	r5, [r9], #-768	; 0xfffffd00
     7e4:	047a0000 	ldrbteq	r0, [sl], #-0
     7e8:	00010000 	andeq	r0, r1, r0
     7ec:	00047a5a 	andeq	r7, r4, sl, asr sl
     7f0:	00067e00 	andeq	r7, r6, r0, lsl #28
     7f4:	f3000400 	vshl.u8	d0, d0, d0
     7f8:	009f5301 	addseq	r5, pc, r1, lsl #6
     7fc:	00000000 	andeq	r0, r0, r0
     800:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     804:	c4000004 	strgt	r0, [r0], #-4
     808:	02000005 	andeq	r0, r0, #5
     80c:	c4009100 	strgt	r9, [r0], #-256	; 0xffffff00
     810:	7e000005 	cdpvc	0, 0, cr0, cr0, cr5, {0}
     814:	02000006 	andeq	r0, r0, #6
     818:	00009100 	andeq	r9, r0, r0, lsl #2
     81c:	00000000 	andeq	r0, r0, r0
     820:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     824:	c4000004 	strgt	r0, [r0], #-4
     828:	02000005 	andeq	r0, r0, #5
     82c:	c4049100 	strgt	r9, [r4], #-256	; 0xffffff00
     830:	7e000005 	cdpvc	0, 0, cr0, cr0, cr5, {0}
     834:	02000006 	andeq	r0, r0, #6
     838:	00049100 	andeq	r9, r4, r0, lsl #2
     83c:	00000000 	andeq	r0, r0, r0
     840:	28000000 	stmdacs	r0, {}	; <UNPREDICTABLE>
     844:	c4000004 	strgt	r0, [r0], #-4
     848:	02000005 	andeq	r0, r0, #5
     84c:	c4089100 	strgt	r9, [r8], #-256	; 0xffffff00
     850:	7e000005 	cdpvc	0, 0, cr0, cr0, cr5, {0}
     854:	02000006 	andeq	r0, r0, #6
     858:	00089100 	andeq	r9, r8, r0, lsl #2
     85c:	00000000 	andeq	r0, r0, r0
     860:	4a000000 	bmi	868 <__RW_SIZE__+0x2e0>
     864:	72000004 	andvc	r0, r0, #4
     868:	01000004 	tsteq	r0, r4
     86c:	04725400 	ldrbteq	r5, [r2], #-1024	; 0xfffffc00
     870:	067e0000 	ldrbteq	r0, [lr], -r0
     874:	00020000 	andeq	r0, r2, r0
     878:	00000491 	muleq	r0, r1, r4
     87c:	00000000 	andeq	r0, r0, r0
     880:	044a0000 	strbeq	r0, [sl], #-0
     884:	04960000 	ldreq	r0, [r6], #0
     888:	00010000 	andeq	r0, r1, r0
     88c:	0004965b 	andeq	r9, r4, fp, asr r6
     890:	00067e00 	andeq	r7, r6, r0, lsl #28
     894:	91000200 	mrsls	r0, R8_usr
	...
     8a0:	00044a00 	andeq	r4, r4, r0, lsl #20
     8a4:	00047400 	andeq	r7, r4, r0, lsl #8
     8a8:	91000400 	tstls	r0, r0, lsl #8
     8ac:	749f7dd8 	ldrvc	r7, [pc], #3544	; 8b4 <__RW_SIZE__+0x32c>
     8b0:	80000004 	andhi	r0, r0, r4
     8b4:	01000004 	tsteq	r0, r4
     8b8:	04805300 	streq	r5, [r0], #768	; 0x300
     8bc:	04b40000 	ldrteq	r0, [r4], #0
     8c0:	00030000 	andeq	r0, r3, r0
     8c4:	b47da091 	ldrbtlt	sl, [sp], #-145	; 0xffffff6f
     8c8:	b2000004 	andlt	r0, r0, #4
     8cc:	07000005 	streq	r0, [r0, -r5]
     8d0:	7da09100 	stfvcd	f1, [r0]
     8d4:	9f012306 	svcls	0x00012306
     8d8:	000005c4 	andeq	r0, r0, r4, asr #11
     8dc:	0000067e 	andeq	r0, r0, lr, ror r6
     8e0:	a0910007 	addsge	r0, r1, r7
     8e4:	0123067d 	teqeq	r3, sp, ror r6
     8e8:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     8ec:	00000000 	andeq	r0, r0, r0
     8f0:	00044a00 	andeq	r4, r4, r0, lsl #20
     8f4:	00047a00 	andeq	r7, r4, r0, lsl #20
     8f8:	5a000100 	bpl	d00 <__RW_SIZE__+0x778>
     8fc:	0000047a 	andeq	r0, r0, sl, ror r4
     900:	0000067e 	andeq	r0, r0, lr, ror r6
     904:	01f30004 	mvnseq	r0, r4
     908:	00009f53 	andeq	r9, r0, r3, asr pc
     90c:	00000000 	andeq	r0, r0, r0
     910:	044a0000 	strbeq	r0, [sl], #-0
     914:	04b40000 	ldrteq	r0, [r4], #0
     918:	00010000 	andeq	r0, r1, r0
     91c:	0004b458 	andeq	fp, r4, r8, asr r4
     920:	00067e00 	andeq	r7, r6, r0, lsl #28
     924:	f3000400 	vshl.u8	d0, d0, d0
     928:	009f5201 	addseq	r5, pc, r1, lsl #4
     92c:	00000000 	andeq	r0, r0, r0
     930:	4a000000 	bmi	938 <__RW_SIZE__+0x3b0>
     934:	84000004 	strhi	r0, [r0], #-4
     938:	01000004 	tsteq	r0, r4
     93c:	04845900 	streq	r5, [r4], #2304	; 0x900
     940:	067e0000 	ldrbteq	r0, [lr], -r0
     944:	00040000 	andeq	r0, r4, r0
     948:	9f5101f3 	svcls	0x005101f3
	...
     954:	0000044a 	andeq	r0, r0, sl, asr #8
     958:	000005b8 			; <UNDEFINED> instruction: 0x000005b8
     95c:	9c910003 	ldcls	0, cr0, [r1], {3}
     960:	0005b87d 	andeq	fp, r5, sp, ror r8
     964:	0005be00 	andeq	fp, r5, r0, lsl #28
     968:	52000100 	andpl	r0, r0, #0, 2
     96c:	000005be 			; <UNDEFINED> instruction: 0x000005be
     970:	0000067e 	andeq	r0, r0, lr, ror r6
     974:	9c910003 	ldcls	0, cr0, [r1], {3}
     978:	0000007d 	andeq	r0, r0, sp, ror r0
     97c:	00000000 	andeq	r0, r0, r0
     980:	0004b400 	andeq	fp, r4, r0, lsl #8
     984:	0004c000 	andeq	ip, r4, r0
     988:	75000600 	strvc	r0, [r0, #-1536]	; 0xfffffa00
     98c:	1aff0800 	bne	fffc2994 <MSP_BASE+0xdffbd994>
     990:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     994:	00000000 	andeq	r0, r0, r0
     998:	0004b400 	andeq	fp, r4, r0, lsl #8
     99c:	0005be00 	andeq	fp, r5, r0, lsl #28
     9a0:	91000200 	mrsls	r0, R8_usr
     9a4:	0005c404 	andeq	ip, r5, r4, lsl #8
     9a8:	00067e00 	andeq	r7, r6, r0, lsl #28
     9ac:	91000200 	mrsls	r0, R8_usr
     9b0:	00000004 	andeq	r0, r0, r4
     9b4:	00000000 	andeq	r0, r0, r0
     9b8:	0004b400 	andeq	fp, r4, r0, lsl #8
     9bc:	0005be00 	andeq	fp, r5, r0, lsl #28
     9c0:	91000200 	mrsls	r0, R8_usr
     9c4:	0005c400 	andeq	ip, r5, r0, lsl #8
     9c8:	00067e00 	andeq	r7, r6, r0, lsl #28
     9cc:	91000200 	mrsls	r0, R8_usr
	...
     9d8:	0004b400 	andeq	fp, r4, r0, lsl #8
     9dc:	0005be00 	andeq	fp, r5, r0, lsl #28
     9e0:	f3000400 	vshl.u8	d0, d0, d0
     9e4:	c49f5101 	ldrgt	r5, [pc], #257	; 9ec <__RW_SIZE__+0x464>
     9e8:	7e000005 	cdpvc	0, 0, cr0, cr0, cr5, {0}
     9ec:	04000006 	streq	r0, [r0], #-6
     9f0:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
     9f4:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     9f8:	00000000 	andeq	r0, r0, r0
     9fc:	0004b400 	andeq	fp, r4, r0, lsl #8
     a00:	0005b800 	andeq	fp, r5, r0, lsl #16
     a04:	91000300 	mrsls	r0, LR_irq
     a08:	05c47d9c 	strbeq	r7, [r4, #3484]	; 0xd9c
     a0c:	067e0000 	ldrbteq	r0, [lr], -r0
     a10:	00030000 	andeq	r0, r3, r0
     a14:	007d9c91 			; <UNDEFINED> instruction: 0x007d9c91
     a18:	00000000 	andeq	r0, r0, r0
     a1c:	c2000000 	andgt	r0, r0, #0
     a20:	be000004 	cdplt	0, 0, cr0, cr0, cr4, {0}
     a24:	02000005 	andeq	r0, r0, #5
     a28:	c49f3000 	ldrgt	r3, [pc], #0	; a30 <__RW_SIZE__+0x4a8>
     a2c:	7e000005 	cdpvc	0, 0, cr0, cr0, cr5, {0}
     a30:	02000006 	andeq	r0, r0, #6
     a34:	009f3000 	addseq	r3, pc, r0
     a38:	00000000 	andeq	r0, r0, r0
     a3c:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
     a40:	0c000004 	stceq	0, cr0, [r0], {4}
     a44:	02000005 	andeq	r0, r0, #5
     a48:	0c9f3000 	ldceq	0, cr3, [pc], {0}
     a4c:	26000005 	strcs	r0, [r0], -r5
     a50:	01000005 	tsteq	r0, r5
     a54:	05265400 	streq	r5, [r6, #-1024]!	; 0xfffffc00
     a58:	05280000 	streq	r0, [r8, #-0]!
     a5c:	00030000 	andeq	r0, r3, r0
     a60:	289f0174 	ldmcs	pc, {r2, r4, r5, r6, r8}	; <UNPREDICTABLE>
     a64:	86000005 	strhi	r0, [r0], -r5
     a68:	01000005 	tsteq	r0, r5
     a6c:	05865400 	streq	r5, [r6, #1024]	; 0x400
     a70:	058a0000 	streq	r0, [sl]
     a74:	00030000 	andeq	r0, r3, r0
     a78:	c49f7f74 	ldrgt	r7, [pc], #3956	; a80 <__RW_SIZE__+0x4f8>
     a7c:	7e000005 	cdpvc	0, 0, cr0, cr0, cr5, {0}
     a80:	01000006 	tsteq	r0, r6
     a84:	00005400 	andeq	r5, r0, r0, lsl #8
     a88:	00000000 	andeq	r0, r0, r0
     a8c:	04e80000 	strbteq	r0, [r8], #0
     a90:	05960000 	ldreq	r0, [r6]
     a94:	00030000 	andeq	r0, r3, r0
     a98:	967d8091 			; <UNDEFINED> instruction: 0x967d8091
     a9c:	a2000005 	andge	r0, r0, #5
     aa0:	08000005 	stmdaeq	r0, {r0, r2}
     aa4:	7d809100 	stfvcd	f1, [r0]
     aa8:	01230194 			; <UNDEFINED> instruction: 0x01230194
     aac:	0005c49f 	muleq	r5, pc, r4	; <UNPREDICTABLE>
     ab0:	00067e00 	andeq	r7, r6, r0, lsl #28
     ab4:	91000300 	mrsls	r0, LR_irq
     ab8:	00007d80 	andeq	r7, r0, r0, lsl #27
     abc:	00000000 	andeq	r0, r0, r0
     ac0:	00b00000 	adcseq	r0, r0, r0
     ac4:	00b40000 	adcseq	r0, r4, r0
     ac8:	00020000 	andeq	r0, r2, r0
     acc:	00009f30 	andeq	r9, r0, r0, lsr pc
     ad0:	00000000 	andeq	r0, r0, r0
     ad4:	008e0000 	addeq	r0, lr, r0
     ad8:	00900000 	addseq	r0, r0, r0
     adc:	00020000 	andeq	r0, r2, r0
     ae0:	00909f30 	addseq	r9, r0, r0, lsr pc
     ae4:	00920000 	addseq	r0, r2, r0
     ae8:	000a0000 	andeq	r0, sl, r0
     aec:	1a380073 	bne	e00cc0 <__RW_SIZE__+0xe00738>
     af0:	ff082930 			; <UNDEFINED> instruction: 0xff082930
     af4:	00929f1a 	addseq	r9, r2, sl, lsl pc
     af8:	00960000 	addseq	r0, r6, r0
     afc:	00140000 	andseq	r0, r4, r0
     b00:	35200070 	strcc	r0, [r0, #-112]!	; 0xffffff90
     b04:	311a3725 	tstcc	sl, r5, lsr #14
     b08:	38007324 	stmdacc	r0, {r2, r5, r8, r9, ip, sp, lr}
     b0c:	0829301a 	stmdaeq	r9!, {r1, r3, r4, ip, sp}
     b10:	9f211aff 	svcls	0x00211aff
     b14:	00000096 	muleq	r0, r6, r0
     b18:	000000a0 	andeq	r0, r0, r0, lsr #1
     b1c:	00700013 	rsbseq	r0, r0, r3, lsl r0
     b20:	1a372535 	bne	dc9ffc <__RW_SIZE__+0xdc9a74>
     b24:	00732431 	rsbseq	r2, r3, r1, lsr r4
     b28:	29301a38 	ldmdbcs	r0!, {r3, r4, r5, r9, fp, ip}
     b2c:	211aff08 	tstcs	sl, r8, lsl #30
     b30:	0000a09f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     b34:	0000a400 	andeq	sl, r0, r0, lsl #8
     b38:	70001400 	andvc	r1, r0, r0, lsl #8
     b3c:	37253500 	strcc	r3, [r5, -r0, lsl #10]!
     b40:	7324311a 	teqvc	r4, #-2147483642	; 0x80000006
     b44:	1a382000 	bne	e08b4c <__RW_SIZE__+0xe085c4>
     b48:	ff082930 			; <UNDEFINED> instruction: 0xff082930
     b4c:	b09f211a 	addslt	r2, pc, sl, lsl r1	; <UNPREDICTABLE>
     b50:	e2000000 	and	r0, r0, #0
     b54:	01000000 	mrseq	r0, (UNDEF: 0)
     b58:	00005000 	andeq	r5, r0, r0
     b5c:	00000000 	andeq	r0, r0, r0
     b60:	00b40000 	adcseq	r0, r4, r0
     b64:	00b60000 	adcseq	r0, r6, r0
     b68:	00020000 	andeq	r0, r2, r0
     b6c:	00b69f30 	adcseq	r9, r6, r0, lsr pc
     b70:	00b80000 	adcseq	r0, r8, r0
     b74:	000a0000 	andeq	r0, sl, r0
     b78:	1a380074 	bne	e00d50 <__RW_SIZE__+0xe007c8>
     b7c:	ff082930 			; <UNDEFINED> instruction: 0xff082930
     b80:	00b89f1a 	adcseq	r9, r8, sl, lsl pc
     b84:	00ba0000 	adcseq	r0, sl, r0
     b88:	00140000 	andseq	r0, r4, r0
     b8c:	35200071 	strcc	r0, [r0, #-113]!	; 0xffffff8f
     b90:	311a3725 	tstcc	sl, r5, lsr #14
     b94:	38007424 	stmdacc	r0, {r2, r5, sl, ip, sp, lr}
     b98:	0829301a 	stmdaeq	r9!, {r1, r3, r4, ip, sp}
     b9c:	9f211aff 	svcls	0x00211aff
     ba0:	000000ba 	strheq	r0, [r0], -sl
     ba4:	000000bc 	strheq	r0, [r0], -ip
     ba8:	0071001e 	rsbseq	r0, r1, lr, lsl r0
     bac:	37253520 	strcc	r3, [r5, -r0, lsr #10]!
     bb0:	7524311a 	strvc	r3, [r4, #-282]!	; 0xfffffee6
     bb4:	253d2000 	ldrcs	r2, [sp, #-0]!
     bb8:	24341a33 	ldrtcs	r1, [r4], #-2611	; 0xfffff5cd
     bbc:	38007421 	stmdacc	r0, {r0, r5, sl, ip, sp, lr}
     bc0:	0829301a 	stmdaeq	r9!, {r1, r3, r4, ip, sp}
     bc4:	9f211aff 	svcls	0x00211aff
     bc8:	000000bc 	strheq	r0, [r0], -ip
     bcc:	000000be 	strheq	r0, [r0], -lr
     bd0:	0071001d 	rsbseq	r0, r1, sp, lsl r0
     bd4:	1a372535 	bne	dca0b0 <__RW_SIZE__+0xdc9b28>
     bd8:	00752431 	rsbseq	r2, r5, r1, lsr r4
     bdc:	33253d20 	teqcc	r5, #32, 26	; 0x800
     be0:	2124341a 	teqcs	r4, sl, lsl r4
     be4:	1a380074 	bne	e00dbc <__RW_SIZE__+0xe00834>
     be8:	ff082930 			; <UNDEFINED> instruction: 0xff082930
     bec:	be9f211a 	mrclt	1, 4, r2, cr15, cr10, {0}
     bf0:	c2000000 	andgt	r0, r0, #0
     bf4:	1c000000 	stcne	0, cr0, [r0], {-0}
     bf8:	35007100 	strcc	r7, [r0, #-256]	; 0xffffff00
     bfc:	311a3725 	tstcc	sl, r5, lsr #14
     c00:	3d007524 	cfstr32cc	mvfx7, [r0, #-144]	; 0xffffff70
     c04:	341a3325 	ldrcc	r3, [sl], #-805	; 0xfffffcdb
     c08:	00742124 	rsbseq	r2, r4, r4, lsr #2
     c0c:	29301a38 	ldmdbcs	r0!, {r3, r4, r5, r9, fp, ip}
     c10:	211aff08 	tstcs	sl, r8, lsl #30
     c14:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     c18:	00000000 	andeq	r0, r0, r0
     c1c:	0000e400 	andeq	lr, r0, r0, lsl #8
     c20:	0000f600 	andeq	pc, r0, r0, lsl #12
     c24:	30000200 	andcc	r0, r0, r0, lsl #4
     c28:	0000f69f 	muleq	r0, pc, r6	; <UNPREDICTABLE>
     c2c:	0000f800 	andeq	pc, r0, r0, lsl #16
     c30:	71000a00 	tstvc	r0, r0, lsl #20
     c34:	301a3800 	andscc	r3, sl, r0, lsl #16
     c38:	1aff0829 	bne	fffc2ce4 <MSP_BASE+0xdffbdce4>
     c3c:	0000f89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
     c40:	0000fa00 	andeq	pc, r0, r0, lsl #20
     c44:	70001400 	andvc	r1, r0, r0, lsl #8
     c48:	25352000 	ldrcs	r2, [r5, #-0]!
     c4c:	24311a37 	ldrtcs	r1, [r1], #-2615	; 0xfffff5c9
     c50:	1a380071 	bne	e00e1c <__RW_SIZE__+0xe00894>
     c54:	ff082930 			; <UNDEFINED> instruction: 0xff082930
     c58:	fa9f211a 	blx	fe7c90c8 <MSP_BASE+0xde7c40c8>
     c5c:	fc000000 	stc2	0, cr0, [r0], {-0}
     c60:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
     c64:	20007000 	andcs	r7, r0, r0
     c68:	1a372535 	bne	dca144 <__RW_SIZE__+0xdc9bbc>
     c6c:	00722431 	rsbseq	r2, r2, r1, lsr r4
     c70:	33253d20 	teqcc	r5, #32, 26	; 0x800
     c74:	2124341a 	teqcs	r4, sl, lsl r4
     c78:	1a380071 	bne	e00e44 <__RW_SIZE__+0xe008bc>
     c7c:	ff082930 			; <UNDEFINED> instruction: 0xff082930
     c80:	fc9f211a 	ldc2	1, cr2, [pc], {26}
     c84:	fe000000 	cdp2	0, 0, cr0, cr0, cr0, {0}
     c88:	1d000000 	stcne	0, cr0, [r0, #-0]
     c8c:	35007000 	strcc	r7, [r0, #-0]
     c90:	311a3725 	tstcc	sl, r5, lsr #14
     c94:	20007224 	andcs	r7, r0, r4, lsr #4
     c98:	1a33253d 	bne	cca194 <__RW_SIZE__+0xcc9c0c>
     c9c:	71212434 	teqvc	r1, r4, lsr r4
     ca0:	301a3800 	andscc	r3, sl, r0, lsl #16
     ca4:	1aff0829 	bne	fffc2d50 <MSP_BASE+0xdffbdd50>
     ca8:	00fe9f21 	rscseq	r9, lr, r1, lsr #30
     cac:	01020000 	mrseq	r0, (UNDEF: 2)
     cb0:	001c0000 	andseq	r0, ip, r0
     cb4:	25350070 	ldrcs	r0, [r5, #-112]!	; 0xffffff90
     cb8:	24311a37 	ldrtcs	r1, [r1], #-2615	; 0xfffff5c9
     cbc:	253d0072 	ldrcs	r0, [sp, #-114]!	; 0xffffff8e
     cc0:	24341a33 	ldrtcs	r1, [r4], #-2611	; 0xfffff5cd
     cc4:	38007121 	stmdacc	r0, {r0, r5, r8, ip, sp, lr}
     cc8:	0829301a 	stmdaeq	r9!, {r1, r3, r4, ip, sp}
     ccc:	9f211aff 	svcls	0x00211aff
	...
     cd8:	00000118 	andeq	r0, r0, r8, lsl r1
     cdc:	0000012a 	andeq	r0, r0, sl, lsr #2
     ce0:	9f300002 	svcls	0x00300002
	...
     cec:	0000012a 	andeq	r0, r0, sl, lsr #2
     cf0:	0000012c 	andeq	r0, r0, ip, lsr #2
     cf4:	9f300002 	svcls	0x00300002
     cf8:	0000012c 	andeq	r0, r0, ip, lsr #2
     cfc:	0000012e 	andeq	r0, r0, lr, lsr #2
     d00:	0073000a 	rsbseq	r0, r3, sl
     d04:	29301a38 	ldmdbcs	r0!, {r3, r4, r5, r9, fp, ip}
     d08:	9f1aff08 	svcls	0x001aff08
     d0c:	0000012e 	andeq	r0, r0, lr, lsr #2
     d10:	00000132 	andeq	r0, r0, r2, lsr r1
     d14:	00700014 	rsbseq	r0, r0, r4, lsl r0
     d18:	37253520 	strcc	r3, [r5, -r0, lsr #10]!
     d1c:	7324311a 	teqvc	r4, #-2147483642	; 0x80000006
     d20:	301a3800 	andscc	r3, sl, r0, lsl #16
     d24:	1aff0829 	bne	fffc2dd0 <MSP_BASE+0xdffbddd0>
     d28:	01329f21 	teqeq	r2, r1, lsr #30
     d2c:	013c0000 	teqeq	ip, r0
     d30:	00130000 	andseq	r0, r3, r0
     d34:	25350070 	ldrcs	r0, [r5, #-112]!	; 0xffffff90
     d38:	24311a37 	ldrtcs	r1, [r1], #-2615	; 0xfffff5c9
     d3c:	1a380073 	bne	e00f10 <__RW_SIZE__+0xe00988>
     d40:	ff082930 			; <UNDEFINED> instruction: 0xff082930
     d44:	3c9f211a 	ldfccs	f2, [pc], {26}
     d48:	40000001 	andmi	r0, r0, r1
     d4c:	14000001 	strne	r0, [r0], #-1
     d50:	35007000 	strcc	r7, [r0, #-0]
     d54:	311a3725 	tstcc	sl, r5, lsr #14
     d58:	20007324 	andcs	r7, r0, r4, lsr #6
     d5c:	29301a38 	ldmdbcs	r0!, {r3, r4, r5, r9, fp, ip}
     d60:	211aff08 	tstcs	sl, r8, lsl #30
     d64:	00014a9f 	muleq	r1, pc, sl	; <UNPREDICTABLE>
     d68:	00014c00 	andeq	r4, r1, r0, lsl #24
     d6c:	70000600 	andvc	r0, r0, r0, lsl #12
     d70:	21007300 	mrscs	r7, LR_irq
     d74:	00014c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
     d78:	00015400 	andeq	r5, r1, r0, lsl #8
     d7c:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     d88:	00000166 	andeq	r0, r0, r6, ror #2
     d8c:	00000168 	andeq	r0, r0, r8, ror #2
     d90:	9f300002 	svcls	0x00300002
     d94:	00000168 	andeq	r0, r0, r8, ror #2
     d98:	0000016a 	andeq	r0, r0, sl, ror #2
     d9c:	0072000a 	rsbseq	r0, r2, sl
     da0:	29301a38 	ldmdbcs	r0!, {r3, r4, r5, r9, fp, ip}
     da4:	9f1aff08 	svcls	0x001aff08
     da8:	0000016a 	andeq	r0, r0, sl, ror #2
     dac:	0000016c 	andeq	r0, r0, ip, ror #2
     db0:	00700014 	rsbseq	r0, r0, r4, lsl r0
     db4:	37253520 	strcc	r3, [r5, -r0, lsr #10]!
     db8:	7224311a 	eorvc	r3, r4, #-2147483642	; 0x80000006
     dbc:	301a3800 	andscc	r3, sl, r0, lsl #16
     dc0:	1aff0829 	bne	fffc2e6c <MSP_BASE+0xdffbde6c>
     dc4:	016c9f21 	cmneq	ip, r1, lsr #30
     dc8:	016e0000 	cmneq	lr, r0
     dcc:	001e0000 	andseq	r0, lr, r0
     dd0:	35200070 	strcc	r0, [r0, #-112]!	; 0xffffff90
     dd4:	311a3725 	tstcc	sl, r5, lsr #14
     dd8:	20007124 	andcs	r7, r0, r4, lsr #2
     ddc:	1a33253d 	bne	cca2d8 <__RW_SIZE__+0xcc9d50>
     de0:	72212434 	eorvc	r2, r1, #52, 8	; 0x34000000
     de4:	301a3800 	andscc	r3, sl, r0, lsl #16
     de8:	1aff0829 	bne	fffc2e94 <MSP_BASE+0xdffbde94>
     dec:	016e9f21 	cmneq	lr, r1, lsr #30
     df0:	01700000 	cmneq	r0, r0
     df4:	001d0000 	andseq	r0, sp, r0
     df8:	25350070 	ldrcs	r0, [r5, #-112]!	; 0xffffff90
     dfc:	24311a37 	ldrtcs	r1, [r1], #-2615	; 0xfffff5c9
     e00:	3d200071 	stccc	0, cr0, [r0, #-452]!	; 0xfffffe3c
     e04:	341a3325 	ldrcc	r3, [sl], #-805	; 0xfffffcdb
     e08:	00722124 	rsbseq	r2, r2, r4, lsr #2
     e0c:	29301a38 	ldmdbcs	r0!, {r3, r4, r5, r9, fp, ip}
     e10:	211aff08 	tstcs	sl, r8, lsl #30
     e14:	0001709f 	muleq	r1, pc, r0	; <UNPREDICTABLE>
     e18:	00017400 	andeq	r7, r1, r0, lsl #8
     e1c:	70001c00 	andvc	r1, r0, r0, lsl #24
     e20:	37253500 	strcc	r3, [r5, -r0, lsl #10]!
     e24:	7124311a 	teqvc	r4, sl, lsl r1
     e28:	33253d00 	teqcc	r5, #0, 26
     e2c:	2124341a 	teqcs	r4, sl, lsl r4
     e30:	1a380072 	bne	e01000 <__RW_SIZE__+0xe00a78>
     e34:	ff082930 			; <UNDEFINED> instruction: 0xff082930
     e38:	009f211a 	addseq	r2, pc, sl, lsl r1	; <UNPREDICTABLE>
     e3c:	00000000 	andeq	r0, r0, r0
     e40:	90000000 	andls	r0, r0, r0
     e44:	a4000001 	strge	r0, [r0], #-1
     e48:	01000001 	tsteq	r0, r1
     e4c:	01a45000 			; <UNDEFINED> instruction: 0x01a45000
     e50:	01d20000 	bicseq	r0, r2, r0
     e54:	00040000 	andeq	r0, r4, r0
     e58:	9f5001f3 	svcls	0x005001f3
     e5c:	000001d2 	ldrdeq	r0, [r0], -r2
     e60:	000001f2 	strdeq	r0, [r0], -r2
     e64:	f2500001 	vhadd.s16	d16, d0, d1
     e68:	88000001 	stmdahi	r0, {r0}
     e6c:	04000002 	streq	r0, [r0], #-2
     e70:	5001f300 	andpl	pc, r1, r0, lsl #6
     e74:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     e78:	00000000 	andeq	r0, r0, r0
     e7c:	00019400 	andeq	r9, r1, r0, lsl #8
     e80:	0001d200 	andeq	sp, r1, r0, lsl #4
     e84:	39000200 	stmdbcc	r0, {r9}
     e88:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     e8c:	00000000 	andeq	r0, r0, r0
     e90:	0001ae00 	andeq	sl, r1, r0, lsl #28
     e94:	0001d200 	andeq	sp, r1, r0, lsl #4
     e98:	47000200 	strmi	r0, [r0, -r0, lsl #4]
     e9c:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
     ea0:	00000000 	andeq	r0, r0, r0
     ea4:	0001b400 	andeq	fp, r1, r0, lsl #8
     ea8:	0001d200 	andeq	sp, r1, r0, lsl #4
     eac:	08000300 	stmdaeq	r0, {r8, r9}
     eb0:	00009f28 	andeq	r9, r0, r8, lsr #30
     eb4:	00000000 	andeq	r0, r0, r0
     eb8:	00680000 	rsbeq	r0, r8, r0
     ebc:	00cc0000 	sbceq	r0, ip, r0
     ec0:	00010000 	andeq	r0, r1, r0
     ec4:	0000cc50 	andeq	ip, r0, r0, asr ip
     ec8:	0000f200 	andeq	pc, r0, r0, lsl #4
     ecc:	f3000400 	vshl.u8	d0, d0, d0
     ed0:	009f5001 	addseq	r5, pc, r1
     ed4:	00000000 	andeq	r0, r0, r0
     ed8:	6c000000 	stcvs	0, cr0, [r0], {-0}
     edc:	82000000 	andhi	r0, r0, #0
     ee0:	02000000 	andeq	r0, r0, #0
     ee4:	009f4700 	addseq	r4, pc, r0, lsl #14
     ee8:	00000000 	andeq	r0, r0, r0
     eec:	30000000 	andcc	r0, r0, r0
     ef0:	3c000000 	stccc	0, cr0, [r0], {-0}
     ef4:	01000000 	mrseq	r0, (UNDEF: 0)
     ef8:	003c5000 	eorseq	r5, ip, r0
     efc:	00400000 	subeq	r0, r0, r0
     f00:	00040000 	andeq	r0, r4, r0
     f04:	9f200070 	svcls	0x00200070
     f08:	00000040 	andeq	r0, r0, r0, asr #32
     f0c:	0000004c 	andeq	r0, r0, ip, asr #32
     f10:	01f30004 	mvnseq	r0, r4
     f14:	00009f50 	andeq	r9, r0, r0, asr pc
     f18:	00000000 	andeq	r0, r0, r0
     f1c:	002a0000 	eoreq	r0, sl, r0
     f20:	00ba0000 	adcseq	r0, sl, r0
     f24:	00020000 	andeq	r0, r2, r0
     f28:	01349f31 	teqeq	r4, r1, lsr pc
     f2c:	013a0000 	teqeq	sl, r0
     f30:	00020000 	andeq	r0, r2, r0
     f34:	01645091 			; <UNDEFINED> instruction: 0x01645091
     f38:	01660000 	cmneq	r6, r0
     f3c:	00010000 	andeq	r0, r1, r0
     f40:	00000052 	andeq	r0, r0, r2, asr r0
     f44:	00000000 	andeq	r0, r0, r0
     f48:	00002a00 	andeq	r2, r0, r0, lsl #20
     f4c:	0000ba00 	andeq	fp, r0, r0, lsl #20
     f50:	30000200 	andcc	r0, r0, r0, lsl #4
     f54:	00012e9f 	muleq	r1, pc, lr	; <UNPREDICTABLE>
     f58:	00013200 	andeq	r3, r1, r0, lsl #4
     f5c:	73000800 	movwvc	r0, #2048	; 0x800
     f60:	31007700 	tstcc	r0, r0, lsl #14
     f64:	329f1c24 	addscc	r1, pc, #36, 24	; 0x2400
     f68:	66000001 	strvs	r0, [r0], -r1
     f6c:	01000001 	tsteq	r0, r1
     f70:	00005700 	andeq	r5, r0, r0, lsl #14
	...
     f7c:	00140000 	andseq	r0, r4, r0
     f80:	00010000 	andeq	r0, r1, r0
     f84:	00001450 	andeq	r1, r0, r0, asr r4
     f88:	00001a00 	andeq	r1, r0, r0, lsl #20
     f8c:	52000100 	andpl	r0, r0, #0, 2
     f90:	0000001a 	andeq	r0, r0, sl, lsl r0
     f94:	0000001c 	andeq	r0, r0, ip, lsl r0
     f98:	79720003 	ldmdbvc	r2!, {r0, r1}^
     f9c:	00001c9f 	muleq	r0, pc, ip	; <UNPREDICTABLE>
     fa0:	00003200 	andeq	r3, r0, r0, lsl #4
     fa4:	f3000400 	vshl.u8	d0, d0, d0
     fa8:	329f5001 	addscc	r5, pc, #1
     fac:	3c000000 	stccc	0, cr0, [r0], {-0}
     fb0:	01000000 	mrseq	r0, (UNDEF: 0)
     fb4:	003c5000 	eorseq	r5, ip, r0
     fb8:	00440000 	subeq	r0, r4, r0
     fbc:	00010000 	andeq	r0, r1, r0
     fc0:	00000052 	andeq	r0, r0, r2, asr r0
     fc4:	00000000 	andeq	r0, r0, r0
     fc8:	00001800 	andeq	r1, r0, r0, lsl #16
     fcc:	00002c00 	andeq	r2, r0, r0, lsl #24
     fd0:	50000100 	andpl	r0, r0, r0, lsl #2
	...
     fdc:	00000020 	andeq	r0, r0, r0, lsr #32
     fe0:	00000032 	andeq	r0, r0, r2, lsr r0
     fe4:	00520001 	subseq	r0, r2, r1
	...
     ff0:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
     ff4:	01000000 	mrseq	r0, (UNDEF: 0)
     ff8:	000e5000 	andeq	r5, lr, r0
     ffc:	00340000 	eorseq	r0, r4, r0
    1000:	00010000 	andeq	r0, r1, r0
    1004:	00003456 	andeq	r3, r0, r6, asr r4
    1008:	00003800 	andeq	r3, r0, r0, lsl #16
    100c:	f3000400 	vshl.u8	d0, d0, d0
    1010:	009f5001 	addseq	r5, pc, r1
	...
    101c:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    1020:	01000000 	mrseq	r0, (UNDEF: 0)
    1024:	000e5100 	andeq	r5, lr, r0, lsl #2
    1028:	00340000 	eorseq	r0, r4, r0
    102c:	00010000 	andeq	r0, r1, r0
    1030:	00003457 	andeq	r3, r0, r7, asr r4
    1034:	00003800 	andeq	r3, r0, r0, lsl #16
    1038:	f3000400 	vshl.u8	d0, d0, d0
    103c:	009f5101 	addseq	r5, pc, r1, lsl #2
	...
    1048:	0e000000 	cdpeq	0, 0, cr0, cr0, cr0, {0}
    104c:	02000000 	andeq	r0, r0, #0
    1050:	0e9f3000 	cdpeq	0, 9, cr3, cr15, cr0, {0}
    1054:	26000000 	strcs	r0, [r0], -r0
    1058:	01000000 	mrseq	r0, (UNDEF: 0)
    105c:	00265400 	eoreq	r5, r6, r0, lsl #8
    1060:	00290000 	eoreq	r0, r9, r0
    1064:	00010000 	andeq	r0, r1, r0
    1068:	00002952 	andeq	r2, r0, r2, asr r9
    106c:	00002a00 	andeq	r2, r0, r0, lsl #20
    1070:	74000300 	strvc	r0, [r0], #-768	; 0xfffffd00
    1074:	002a9f7f 	eoreq	r9, sl, pc, ror pc
    1078:	00340000 	eorseq	r0, r4, r0
    107c:	00010000 	andeq	r0, r1, r0
    1080:	00003454 	andeq	r3, r0, r4, asr r4
    1084:	00003800 	andeq	r3, r0, r0, lsl #16
    1088:	53000100 	movwpl	r0, #256	; 0x100
	...
    1094:	00000038 	andeq	r0, r0, r8, lsr r0
    1098:	00000042 	andeq	r0, r0, r2, asr #32
    109c:	42500001 	subsmi	r0, r0, #1
    10a0:	e4000000 	str	r0, [r0], #-0
    10a4:	01000000 	mrseq	r0, (UNDEF: 0)
    10a8:	00e45500 	rsceq	r5, r4, r0, lsl #10
    10ac:	00e80000 	rsceq	r0, r8, r0
    10b0:	00040000 	andeq	r0, r4, r0
    10b4:	9f5001f3 	svcls	0x005001f3
    10b8:	000000e8 	andeq	r0, r0, r8, ror #1
    10bc:	00000102 	andeq	r0, r0, r2, lsl #2
    10c0:	02550001 	subseq	r0, r5, #1
    10c4:	04000001 	streq	r0, [r0], #-1
    10c8:	04000001 	streq	r0, [r0], #-1
    10cc:	5001f300 	andpl	pc, r1, r0, lsl #6
    10d0:	0001049f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    10d4:	00011e00 	andeq	r1, r1, r0, lsl #28
    10d8:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
    10dc:	0000011e 	andeq	r0, r0, lr, lsl r1
    10e0:	00000120 	andeq	r0, r0, r0, lsr #2
    10e4:	01f30004 	mvnseq	r0, r4
    10e8:	01209f50 	teqeq	r0, r0, asr pc
    10ec:	012a0000 	teqeq	sl, r0
    10f0:	00010000 	andeq	r0, r1, r0
    10f4:	00000055 	andeq	r0, r0, r5, asr r0
    10f8:	00000000 	andeq	r0, r0, r0
    10fc:	00003800 	andeq	r3, r0, r0, lsl #16
    1100:	00004a00 	andeq	r4, r0, r0, lsl #20
    1104:	51000100 	mrspl	r0, (UNDEF: 16)
    1108:	0000004a 	andeq	r0, r0, sl, asr #32
    110c:	000000e4 	andeq	r0, r0, r4, ror #1
    1110:	e4560001 	ldrb	r0, [r6], #-1
    1114:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    1118:	04000000 	streq	r0, [r0], #-0
    111c:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1120:	0000e89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    1124:	00010200 	andeq	r0, r1, r0, lsl #4
    1128:	56000100 	strpl	r0, [r0], -r0, lsl #2
    112c:	00000102 	andeq	r0, r0, r2, lsl #2
    1130:	00000103 	andeq	r0, r0, r3, lsl #2
    1134:	03510001 	cmpeq	r1, #1
    1138:	04000001 	streq	r0, [r0], #-1
    113c:	04000001 	streq	r0, [r0], #-1
    1140:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    1144:	0001049f 	muleq	r1, pc, r4	; <UNPREDICTABLE>
    1148:	00011e00 	andeq	r1, r1, r0, lsl #28
    114c:	56000100 	strpl	r0, [r0], -r0, lsl #2
    1150:	0000011e 	andeq	r0, r0, lr, lsl r1
    1154:	00000120 	andeq	r0, r0, r0, lsr #2
    1158:	01f30004 	mvnseq	r0, r4
    115c:	01209f51 	teqeq	r0, r1, asr pc
    1160:	012a0000 	teqeq	sl, r0
    1164:	00010000 	andeq	r0, r1, r0
    1168:	00000056 	andeq	r0, r0, r6, asr r0
    116c:	00000000 	andeq	r0, r0, r0
    1170:	00003800 	andeq	r3, r0, r0, lsl #16
    1174:	00005100 	andeq	r5, r0, r0, lsl #2
    1178:	52000100 	andpl	r0, r0, #0, 2
    117c:	00000051 	andeq	r0, r0, r1, asr r0
    1180:	000000e4 	andeq	r0, r0, r4, ror #1
    1184:	e4570001 	ldrb	r0, [r7], #-1
    1188:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    118c:	04000000 	streq	r0, [r0], #-0
    1190:	5201f300 	andpl	pc, r1, #0, 6
    1194:	0000e89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    1198:	00010200 	andeq	r0, r1, r0, lsl #4
    119c:	57000100 	strpl	r0, [r0, -r0, lsl #2]
    11a0:	00000102 	andeq	r0, r0, r2, lsl #2
    11a4:	00000104 	andeq	r0, r0, r4, lsl #2
    11a8:	01f30004 	mvnseq	r0, r4
    11ac:	01049f52 	tsteq	r4, r2, asr pc
    11b0:	011e0000 	tsteq	lr, r0
    11b4:	00010000 	andeq	r0, r1, r0
    11b8:	00011e57 	andeq	r1, r1, r7, asr lr
    11bc:	00011f00 	andeq	r1, r1, r0, lsl #30
    11c0:	51000100 	mrspl	r0, (UNDEF: 16)
    11c4:	0000011f 	andeq	r0, r0, pc, lsl r1
    11c8:	00000120 	andeq	r0, r0, r0, lsr #2
    11cc:	01f30004 	mvnseq	r0, r4
    11d0:	01209f52 	teqeq	r0, r2, asr pc
    11d4:	012a0000 	teqeq	sl, r0
    11d8:	00010000 	andeq	r0, r1, r0
    11dc:	00000057 	andeq	r0, r0, r7, asr r0
    11e0:	00000000 	andeq	r0, r0, r0
    11e4:	00003800 	andeq	r3, r0, r0, lsl #16
    11e8:	00005100 	andeq	r5, r0, r0, lsl #2
    11ec:	53000100 	movwpl	r0, #256	; 0x100
    11f0:	00000051 	andeq	r0, r0, r1, asr r0
    11f4:	000000e4 	andeq	r0, r0, r4, ror #1
    11f8:	e4580001 	ldrb	r0, [r8], #-1
    11fc:	e8000000 	stmda	r0, {}	; <UNPREDICTABLE>
    1200:	04000000 	streq	r0, [r0], #-0
    1204:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    1208:	0000e89f 	muleq	r0, pc, r8	; <UNPREDICTABLE>
    120c:	00010200 	andeq	r0, r1, r0, lsl #4
    1210:	58000100 	stmdapl	r0, {r8}
    1214:	00000102 	andeq	r0, r0, r2, lsl #2
    1218:	00000104 	andeq	r0, r0, r4, lsl #2
    121c:	01f30004 	mvnseq	r0, r4
    1220:	01049f53 	tsteq	r4, r3, asr pc
    1224:	011e0000 	tsteq	lr, r0
    1228:	00010000 	andeq	r0, r1, r0
    122c:	00011e58 	andeq	r1, r1, r8, asr lr
    1230:	00012000 	andeq	r2, r1, r0
    1234:	f3000400 	vshl.u8	d0, d0, d0
    1238:	209f5301 	addscs	r5, pc, r1, lsl #6
    123c:	2a000001 	bcs	1248 <__RW_SIZE__+0xcc0>
    1240:	01000001 	tsteq	r0, r1
    1244:	00005800 	andeq	r5, r0, r0, lsl #16
    1248:	00000000 	andeq	r0, r0, r0
    124c:	01600000 	cmneq	r0, r0
    1250:	01660000 	cmneq	r6, r0
    1254:	00010000 	andeq	r0, r1, r0
    1258:	00016650 	andeq	r6, r1, r0, asr r6
    125c:	0001da00 	andeq	sp, r1, r0, lsl #20
    1260:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    126c:	00000160 	andeq	r0, r0, r0, ror #2
    1270:	00000175 	andeq	r0, r0, r5, ror r1
    1274:	75510001 	ldrbvc	r0, [r1, #-1]
    1278:	da000001 	ble	1284 <__RW_SIZE__+0xcfc>
    127c:	01000001 	tsteq	r0, r1
    1280:	00005800 	andeq	r5, r0, r0, lsl #16
    1284:	00000000 	andeq	r0, r0, r0
    1288:	01600000 	cmneq	r0, r0
    128c:	01750000 	cmneq	r5, r0
    1290:	00010000 	andeq	r0, r1, r0
    1294:	00017552 	andeq	r7, r1, r2, asr r5
    1298:	0001da00 	andeq	sp, r1, r0, lsl #20
    129c:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    12a8:	00000160 	andeq	r0, r0, r0, ror #2
    12ac:	00000175 	andeq	r0, r0, r5, ror r1
    12b0:	75530001 	ldrbvc	r0, [r3, #-1]
    12b4:	da000001 	ble	12c0 <__RW_SIZE__+0xd38>
    12b8:	01000001 	tsteq	r0, r1
    12bc:	00005600 	andeq	r5, r0, r0, lsl #12
    12c0:	00000000 	andeq	r0, r0, r0
    12c4:	01dc0000 	bicseq	r0, ip, r0
    12c8:	01e20000 	mvneq	r0, r0
    12cc:	00010000 	andeq	r0, r1, r0
    12d0:	0001e250 	andeq	lr, r1, r0, asr r2
    12d4:	00022800 	andeq	r2, r2, r0, lsl #16
    12d8:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    12e4:	000001dc 	ldrdeq	r0, [r0], -ip
    12e8:	000001f5 	strdeq	r0, [r0], -r5
    12ec:	f5510001 			; <UNDEFINED> instruction: 0xf5510001
    12f0:	28000001 	stmdacs	r0, {r0}
    12f4:	01000002 	tsteq	r0, r2
    12f8:	00005800 	andeq	r5, r0, r0, lsl #16
    12fc:	00000000 	andeq	r0, r0, r0
    1300:	01dc0000 	bicseq	r0, ip, r0
    1304:	01f50000 	mvnseq	r0, r0
    1308:	00010000 	andeq	r0, r1, r0
    130c:	0001f552 	andeq	pc, r1, r2, asr r5	; <UNPREDICTABLE>
    1310:	00022800 	andeq	r2, r2, r0, lsl #16
    1314:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    1320:	000001dc 	ldrdeq	r0, [r0], -ip
    1324:	000001f5 	strdeq	r0, [r0], -r5
    1328:	f5530001 			; <UNDEFINED> instruction: 0xf5530001
    132c:	28000001 	stmdacs	r0, {r0}
    1330:	01000002 	tsteq	r0, r2
    1334:	00005600 	andeq	r5, r0, r0, lsl #12
    1338:	00000000 	andeq	r0, r0, r0
    133c:	02280000 	eoreq	r0, r8, #0
    1340:	022e0000 	eoreq	r0, lr, #0
    1344:	00010000 	andeq	r0, r1, r0
    1348:	00022e50 	andeq	r2, r2, r0, asr lr
    134c:	00027400 	andeq	r7, r2, r0, lsl #8
    1350:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    135c:	00000228 	andeq	r0, r0, r8, lsr #4
    1360:	00000241 	andeq	r0, r0, r1, asr #4
    1364:	41510001 	cmpmi	r1, r1
    1368:	74000002 	strvc	r0, [r0], #-2
    136c:	01000002 	tsteq	r0, r2
    1370:	00005800 	andeq	r5, r0, r0, lsl #16
    1374:	00000000 	andeq	r0, r0, r0
    1378:	02280000 	eoreq	r0, r8, #0
    137c:	02410000 	subeq	r0, r1, #0
    1380:	00010000 	andeq	r0, r1, r0
    1384:	00024152 	andeq	r4, r2, r2, asr r1
    1388:	00027400 	andeq	r7, r2, r0, lsl #8
    138c:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    1398:	00000228 	andeq	r0, r0, r8, lsr #4
    139c:	00000241 	andeq	r0, r0, r1, asr #4
    13a0:	41530001 	cmpmi	r3, r1
    13a4:	74000002 	strvc	r0, [r0], #-2
    13a8:	01000002 	tsteq	r0, r2
    13ac:	00005600 	andeq	r5, r0, r0, lsl #12
    13b0:	00000000 	andeq	r0, r0, r0
    13b4:	02740000 	rsbseq	r0, r4, #0
    13b8:	027a0000 	rsbseq	r0, sl, #0
    13bc:	00010000 	andeq	r0, r1, r0
    13c0:	00027a50 	andeq	r7, r2, r0, asr sl
    13c4:	00029800 	andeq	r9, r2, r0, lsl #16
    13c8:	54000100 	strpl	r0, [r0], #-256	; 0xffffff00
	...
    13d4:	00000274 	andeq	r0, r0, r4, ror r2
    13d8:	00000289 	andeq	r0, r0, r9, lsl #5
    13dc:	89510001 	ldmdbhi	r1, {r0}^
    13e0:	98000002 	stmdals	r0, {r1}
    13e4:	01000002 	tsteq	r0, r2
    13e8:	00005700 	andeq	r5, r0, r0, lsl #14
    13ec:	00000000 	andeq	r0, r0, r0
    13f0:	02740000 	rsbseq	r0, r4, #0
    13f4:	02890000 	addeq	r0, r9, #0
    13f8:	00010000 	andeq	r0, r1, r0
    13fc:	00028952 	andeq	r8, r2, r2, asr r9
    1400:	00029800 	andeq	r9, r2, r0, lsl #16
    1404:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    1410:	00000274 	andeq	r0, r0, r4, ror r2
    1414:	00000289 	andeq	r0, r0, r9, lsl #5
    1418:	89530001 	ldmdbhi	r3, {r0}^
    141c:	98000002 	stmdals	r0, {r1}
    1420:	01000002 	tsteq	r0, r2
    1424:	00005500 	andeq	r5, r0, r0, lsl #10
	...
    1430:	00110000 	andseq	r0, r1, r0
    1434:	00010000 	andeq	r0, r1, r0
    1438:	00001150 	andeq	r1, r0, r0, asr r1
    143c:	00004800 	andeq	r4, r0, r0, lsl #16
    1440:	f3000400 	vshl.u8	d0, d0, d0
    1444:	009f5001 	addseq	r5, pc, r1
	...
    1450:	2e000000 	cdpcs	0, 0, cr0, cr0, cr0, {0}
    1454:	01000000 	mrseq	r0, (UNDEF: 0)
    1458:	002e5000 	eoreq	r5, lr, r0
    145c:	00f40000 	rscseq	r0, r4, r0
    1460:	00040000 	andeq	r0, r4, r0
    1464:	9f5001f3 	svcls	0x005001f3
	...
    1470:	0000004e 	andeq	r0, r0, lr, asr #32
    1474:	00000054 	andeq	r0, r0, r4, asr r0
    1478:	9f300002 	svcls	0x00300002
    147c:	00000054 	andeq	r0, r0, r4, asr r0
    1480:	00000080 	andeq	r0, r0, r0, lsl #1
    1484:	00510001 	subseq	r0, r1, r1
    1488:	00000000 	andeq	r0, r0, r0
    148c:	f4000000 	vst4.8	{d0-d3}, [r0], r0
    1490:	64000000 	strvs	r0, [r0], #-0
    1494:	01000001 	tsteq	r0, r1
    1498:	01645000 	cmneq	r4, r0
    149c:	01aa0000 			; <UNDEFINED> instruction: 0x01aa0000
    14a0:	00040000 	andeq	r0, r4, r0
    14a4:	9f5001f3 	svcls	0x005001f3
	...
    14b0:	000000f4 	strdeq	r0, [r0], -r4
    14b4:	00000104 	andeq	r0, r0, r4, lsl #2
    14b8:	04510001 	ldrbeq	r0, [r1], #-1
    14bc:	3c000001 	stccc	0, cr0, [r0], {1}
    14c0:	04000001 	streq	r0, [r0], #-1
    14c4:	5101f300 	mrspl	pc, SP_irq	; <UNPREDICTABLE>
    14c8:	00013c9f 	muleq	r1, pc, ip	; <UNPREDICTABLE>
    14cc:	00014800 	andeq	r4, r1, r0, lsl #16
    14d0:	51000100 	mrspl	r0, (UNDEF: 16)
    14d4:	00000148 	andeq	r0, r0, r8, asr #2
    14d8:	000001aa 	andeq	r0, r0, sl, lsr #3
    14dc:	01f30004 	mvnseq	r0, r4
    14e0:	00009f51 	andeq	r9, r0, r1, asr pc
    14e4:	00000000 	andeq	r0, r0, r0
    14e8:	00f80000 	rscseq	r0, r8, r0
    14ec:	013c0000 	teqeq	ip, r0
    14f0:	00020000 	andeq	r0, r2, r0
    14f4:	00009f4e 	andeq	r9, r0, lr, asr #30
	...
    1500:	00390000 	eorseq	r0, r9, r0
    1504:	00010000 	andeq	r0, r1, r0
    1508:	00003950 	andeq	r3, r0, r0, asr r9
    150c:	0000b800 	andeq	fp, r0, r0, lsl #16
    1510:	f3000400 	vshl.u8	d0, d0, d0
    1514:	009f5001 	addseq	r5, pc, r1
    1518:	00000000 	andeq	r0, r0, r0
    151c:	58000000 	stmdapl	r0, {}	; <UNPREDICTABLE>
    1520:	b0000000 	andlt	r0, r0, r0
    1524:	06000000 	streq	r0, [r0], -r0
    1528:	04935400 	ldreq	r5, [r3], #1024	; 0x400
    152c:	00049355 	andeq	r9, r4, r5, asr r3
    1530:	00000000 	andeq	r0, r0, r0
    1534:	5e000000 	cdppl	0, 0, cr0, cr0, cr0, {0}
    1538:	61000000 	mrsvs	r0, (UNDEF: 0)
    153c:	01000000 	mrseq	r0, (UNDEF: 0)
    1540:	00615000 	rsbeq	r5, r1, r0
    1544:	008a0000 	addeq	r0, sl, r0
    1548:	00010000 	andeq	r0, r1, r0
    154c:	00008a56 	andeq	r8, r0, r6, asr sl
    1550:	00008e00 	andeq	r8, r0, r0, lsl #28
    1554:	70000800 	andvc	r0, r0, r0, lsl #16
    1558:	76253400 	strtvc	r3, [r5], -r0, lsl #8
    155c:	8e9f2200 	cdphi	2, 9, cr2, cr15, cr0, {0}
    1560:	b0000000 	andlt	r0, r0, r0
    1564:	01000000 	mrseq	r0, (UNDEF: 0)
    1568:	00005600 	andeq	r5, r0, r0, lsl #12
    156c:	00000000 	andeq	r0, r0, r0
    1570:	008a0000 	addeq	r0, sl, r0
    1574:	00920000 	addseq	r0, r2, r0
    1578:	00050000 	andeq	r0, r5, r0
    157c:	1a3f0070 	bne	fc1744 <__RW_SIZE__+0xfc11bc>
    1580:	0000929f 	muleq	r0, pc, r2	; <UNPREDICTABLE>
    1584:	00009600 	andeq	r9, r0, r0, lsl #12
    1588:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1594:	000000f4 	strdeq	r0, [r0], -r4
    1598:	00000104 	andeq	r0, r0, r4, lsl #2
    159c:	04500001 	ldrbeq	r0, [r0], #-1
    15a0:	1c000001 	stcne	0, cr0, [r0], {1}
    15a4:	03000001 	movweq	r0, #1
    15a8:	9f017000 	svcls	0x00017000
    15ac:	0000011c 	andeq	r0, r0, ip, lsl r1
    15b0:	00000120 	andeq	r0, r0, r0, lsr #2
    15b4:	24500001 	ldrbcs	r0, [r0], #-1
    15b8:	36000001 	strcc	r0, [r0], -r1
    15bc:	03000001 	movweq	r0, #1
    15c0:	9f017000 	svcls	0x00017000
	...
    15cc:	00000104 	andeq	r0, r0, r4, lsl #2
    15d0:	0000011c 	andeq	r0, r0, ip, lsl r1
    15d4:	24540001 	ldrbcs	r0, [r4], #-1
    15d8:	36000001 	strcc	r0, [r0], -r1
    15dc:	01000001 	tsteq	r0, r1
    15e0:	00005400 	andeq	r5, r0, r0, lsl #8
    15e4:	00000000 	andeq	r0, r0, r0
    15e8:	014e0000 	mrseq	r0, (UNDEF: 78)
    15ec:	015a0000 	cmpeq	sl, r0
    15f0:	00040000 	andeq	r0, r4, r0
    15f4:	9f7dc091 	svcls	0x007dc091
    15f8:	0000015a 	andeq	r0, r0, sl, asr r1
    15fc:	00000160 	andeq	r0, r0, r0, ror #2
    1600:	60540001 	subsvs	r0, r4, r1
    1604:	78000001 	stmdavc	r0, {r0}
    1608:	03000001 	movweq	r0, #1
    160c:	9f017400 	svcls	0x00017400
    1610:	00000178 	andeq	r0, r0, r8, ror r1
    1614:	0000017c 	andeq	r0, r0, ip, ror r1
    1618:	86540001 	ldrbhi	r0, [r4], -r1
    161c:	98000001 	stmdals	r0, {r0}
    1620:	03000001 	movweq	r0, #1
    1624:	9f017400 	svcls	0x00017400
	...
    1630:	00000160 	andeq	r0, r0, r0, ror #2
    1634:	00000178 	andeq	r0, r0, r8, ror r1
    1638:	86500001 	ldrbhi	r0, [r0], -r1
    163c:	98000001 	stmdals	r0, {r0}
    1640:	01000001 	tsteq	r0, r1
    1644:	00005000 	andeq	r5, r0, r0
    1648:	00000000 	andeq	r0, r0, r0
    164c:	01c80000 	biceq	r0, r8, r0
    1650:	01d80000 	bicseq	r0, r8, r0
    1654:	00010000 	andeq	r0, r1, r0
    1658:	0001d850 	andeq	sp, r1, r0, asr r8
    165c:	0001fc00 	andeq	pc, r1, r0, lsl #24
    1660:	56000100 	strpl	r0, [r0], -r0, lsl #2
    1664:	000001fc 	strdeq	r0, [r0], -ip
    1668:	00000200 	andeq	r0, r0, r0, lsl #4
    166c:	01760003 	cmneq	r6, r3
    1670:	0002009f 	muleq	r2, pc, r0	; <UNPREDICTABLE>
    1674:	00026400 	andeq	r6, r2, r0, lsl #8
    1678:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    1684:	000001d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1688:	000001d8 	ldrdeq	r0, [r0], -r8
    168c:	d8500001 	ldmdale	r0, {r0}^
    1690:	64000001 	strvs	r0, [r0], #-1
    1694:	01000002 	tsteq	r0, r2
    1698:	00005700 	andeq	r5, r0, r0, lsl #14
    169c:	00000000 	andeq	r0, r0, r0
    16a0:	020a0000 	andeq	r0, sl, #0
    16a4:	021c0000 	andseq	r0, ip, #0
    16a8:	00010000 	andeq	r0, r1, r0
    16ac:	00022053 	andeq	r2, r2, r3, asr r0
    16b0:	00023200 	andeq	r3, r2, r0, lsl #4
    16b4:	53000100 	movwpl	r0, #256	; 0x100
	...
    16c0:	00000268 	andeq	r0, r0, r8, ror #4
    16c4:	00000274 	andeq	r0, r0, r4, ror r2
    16c8:	745d0001 	ldrbvc	r0, [sp], #-1
    16cc:	84000002 	strhi	r0, [r0], #-2
    16d0:	03000002 	movweq	r0, #2
    16d4:	9f499100 	svcls	0x00499100
    16d8:	00000284 	andeq	r0, r0, r4, lsl #5
    16dc:	0000031e 	andeq	r0, r0, lr, lsl r3
    16e0:	00550001 	subseq	r0, r5, r1
    16e4:	00000000 	andeq	r0, r0, r0
    16e8:	68000000 	stmdavs	r0, {}	; <UNPREDICTABLE>
    16ec:	8a000002 	bhi	16fc <__RW_SIZE__+0x1174>
    16f0:	02000002 	andeq	r0, r0, #2
    16f4:	8a9f3a00 	bhi	fe7cfefc <MSP_BASE+0xde7caefc>
    16f8:	a6000002 	strge	r0, [r0], -r2
    16fc:	01000002 	tsteq	r0, r2
    1700:	02f85400 	rscseq	r5, r8, #0, 8
    1704:	030a0000 	movweq	r0, #40960	; 0xa000
    1708:	00020000 	andeq	r0, r2, r0
    170c:	030a9f3a 	movweq	r9, #44858	; 0xaf3a
    1710:	031e0000 	tsteq	lr, #0
    1714:	00010000 	andeq	r0, r1, r0
    1718:	00000054 	andeq	r0, r0, r4, asr r0
    171c:	00000000 	andeq	r0, r0, r0
    1720:	00026800 	andeq	r6, r2, r0, lsl #16
    1724:	00027400 	andeq	r7, r2, r0, lsl #8
    1728:	30000200 	andcc	r0, r0, r0, lsl #4
    172c:	0002749f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    1730:	00028400 	andeq	r8, r2, r0, lsl #8
    1734:	31000200 	mrscc	r0, R8_usr
    1738:	0002849f 	muleq	r2, pc, r4	; <UNPREDICTABLE>
    173c:	00031e00 	andeq	r1, r3, r0, lsl #28
    1740:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    174c:	00000268 	andeq	r0, r0, r8, ror #4
    1750:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
    1754:	9f300002 	svcls	0x00300002
    1758:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
    175c:	000002cc 	andeq	r0, r0, ip, asr #5
    1760:	dc540001 	mrrcle	0, 0, r0, r4, cr1
    1764:	e2000002 	and	r0, r0, #2
    1768:	01000002 	tsteq	r0, r2
    176c:	02ec5400 	rsceq	r5, ip, #0, 8
    1770:	03100000 	tsteq	r0, #0
    1774:	00020000 	andeq	r0, r2, r0
    1778:	03109f30 	tsteq	r0, #48, 30	; 0xc0
    177c:	03160000 	tsteq	r6, #0
    1780:	00010000 	andeq	r0, r1, r0
    1784:	00031650 	andeq	r1, r3, r0, asr r6
    1788:	00031800 	andeq	r1, r3, r0, lsl #16
    178c:	70000400 	andvc	r0, r0, r0, lsl #8
    1790:	189f1f00 	ldmne	pc, {r8, r9, sl, fp, ip}	; <UNPREDICTABLE>
    1794:	1e000003 	cdpne	0, 0, cr0, cr0, cr3, {0}
    1798:	02000003 	andeq	r0, r0, #3
    179c:	009f3000 	addseq	r3, pc, r0
    17a0:	00000000 	andeq	r0, r0, r0
    17a4:	96000000 	strls	r0, [r0], -r0
    17a8:	a2000002 	andge	r0, r0, #2
    17ac:	01000002 	tsteq	r0, r2
    17b0:	02ec5000 	rsceq	r5, ip, #0
    17b4:	02f20000 	rscseq	r0, r2, #0
    17b8:	00030000 	andeq	r0, r3, r0
    17bc:	f29f7f70 			; <UNDEFINED> instruction: 0xf29f7f70
    17c0:	f8000002 			; <UNDEFINED> instruction: 0xf8000002
    17c4:	01000002 	tsteq	r0, r2
    17c8:	03185700 	tsteq	r8, #0, 14
    17cc:	031c0000 	tsteq	ip, #0
    17d0:	00010000 	andeq	r0, r1, r0
    17d4:	00031c50 	andeq	r1, r3, r0, asr ip
    17d8:	00031e00 	andeq	r1, r3, r0, lsl #28
    17dc:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    17e8:	000002b6 			; <UNDEFINED> instruction: 0x000002b6
    17ec:	000002e2 	andeq	r0, r0, r2, ror #5
    17f0:	ec530001 	mrrc	0, 0, r0, r3, cr1
    17f4:	f8000002 			; <UNDEFINED> instruction: 0xf8000002
    17f8:	02000002 	andeq	r0, r0, #2
    17fc:	009f3000 	addseq	r3, pc, r0
    1800:	00000000 	andeq	r0, r0, r0
    1804:	20000000 	andcs	r0, r0, r0
    1808:	3e000003 	cdpcc	0, 0, cr0, cr0, cr3, {0}
    180c:	01000003 	tsteq	r0, r3
    1810:	033e5000 	teqeq	lr, #0
    1814:	03460000 	movteq	r0, #24576	; 0x6000
    1818:	00040000 	andeq	r0, r4, r0
    181c:	9f5001f3 	svcls	0x005001f3
    1820:	00000346 	andeq	r0, r0, r6, asr #6
    1824:	00000348 	andeq	r0, r0, r8, asr #6
    1828:	48500001 	ldmdami	r0, {r0}^
    182c:	62000003 	andvs	r0, r0, #3
    1830:	04000003 	streq	r0, [r0], #-3
    1834:	5001f300 	andpl	pc, r1, r0, lsl #6
    1838:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    183c:	00000000 	andeq	r0, r0, r0
    1840:	00034000 	andeq	r4, r3, r0
    1844:	00034600 	andeq	r4, r3, r0, lsl #12
    1848:	08000300 	stmdaeq	r0, {r8, r9}
    184c:	00009f25 	andeq	r9, r0, r5, lsr #30
    1850:	00000000 	andeq	r0, r0, r0
    1854:	00440000 	subeq	r0, r4, r0
    1858:	007c0000 	rsbseq	r0, ip, r0
    185c:	00010000 	andeq	r0, r1, r0
    1860:	00007c50 	andeq	r7, r0, r0, asr ip
    1864:	0000e600 	andeq	lr, r0, r0, lsl #12
    1868:	f3000400 	vshl.u8	d0, d0, d0
    186c:	009f5001 	addseq	r5, pc, r1
    1870:	00000000 	andeq	r0, r0, r0
    1874:	44000000 	strmi	r0, [r0], #-0
    1878:	b2000000 	andlt	r0, r0, #0
    187c:	01000000 	mrseq	r0, (UNDEF: 0)
    1880:	00b25100 	adcseq	r5, r2, r0, lsl #2
    1884:	00e60000 	rsceq	r0, r6, r0
    1888:	00040000 	andeq	r0, r4, r0
    188c:	9f5101f3 	svcls	0x005101f3
	...
    1898:	00000064 	andeq	r0, r0, r4, rrx
    189c:	0000007c 	andeq	r0, r0, ip, ror r0
    18a0:	00500001 	subseq	r0, r0, r1
    18a4:	00000000 	andeq	r0, r0, r0
    18a8:	6e000000 	cdpvs	0, 0, cr0, cr0, cr0, {0}
    18ac:	7c000000 	stcvc	0, cr0, [r0], {-0}
    18b0:	01000000 	mrseq	r0, (UNDEF: 0)
    18b4:	00005000 	andeq	r5, r0, r0
    18b8:	00000000 	andeq	r0, r0, r0
    18bc:	00a20000 	adceq	r0, r2, r0
    18c0:	00b20000 	adcseq	r0, r2, r0
    18c4:	00010000 	andeq	r0, r1, r0
    18c8:	00000051 	andeq	r0, r0, r1, asr r0
    18cc:	00000000 	andeq	r0, r0, r0
    18d0:	0000e800 	andeq	lr, r0, r0, lsl #16
    18d4:	00013600 	andeq	r3, r1, r0, lsl #12
    18d8:	50000100 	andpl	r0, r0, r0, lsl #2
    18dc:	00000136 	andeq	r0, r0, r6, lsr r1
    18e0:	00000162 	andeq	r0, r0, r2, ror #2
    18e4:	01f30004 	mvnseq	r0, r4
    18e8:	00009f50 	andeq	r9, r0, r0, asr pc
    18ec:	00000000 	andeq	r0, r0, r0
    18f0:	01120000 	tsteq	r2, r0
    18f4:	01260000 	teqeq	r6, r0
    18f8:	00010000 	andeq	r0, r1, r0
    18fc:	00012654 	andeq	r2, r1, r4, asr r6
    1900:	00013600 	andeq	r3, r1, r0, lsl #12
    1904:	70000500 	andvc	r0, r0, r0, lsl #10
    1908:	9f253800 	svcls	0x00253800
	...
    1914:	00000134 	andeq	r0, r0, r4, lsr r1
    1918:	00000136 	andeq	r0, r0, r6, lsr r1
    191c:	00500001 	subseq	r0, r0, r1
    1920:	00000000 	andeq	r0, r0, r0
    1924:	c8000000 	stmdagt	r0, {}	; <UNPREDICTABLE>
    1928:	f4000001 	vst4.8	{d0-d3}, [r0], r1
    192c:	01000001 	tsteq	r0, r1
    1930:	01f45000 	mvnseq	r5, r0
    1934:	021a0000 	andseq	r0, sl, #0
    1938:	00040000 	andeq	r0, r4, r0
    193c:	9f5001f3 	svcls	0x005001f3
	...
    1948:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    194c:	000001f4 	strdeq	r0, [r0], -r4
    1950:	00500001 	subseq	r0, r0, r1
    1954:	00000000 	andeq	r0, r0, r0
    1958:	70000000 	andvc	r0, r0, r0
    195c:	9e000002 	cdpls	0, 0, cr0, cr0, cr2, {0}
    1960:	01000002 	tsteq	r0, r2
    1964:	029e5000 	addseq	r5, lr, #0
    1968:	03460000 	movteq	r0, #24576	; 0x6000
    196c:	00040000 	andeq	r0, r4, r0
    1970:	9f5001f3 	svcls	0x005001f3
    1974:	00000346 	andeq	r0, r0, r6, asr #6
    1978:	00000348 	andeq	r0, r0, r8, asr #6
    197c:	48500001 	ldmdami	r0, {r0}^
    1980:	de000003 	cdple	0, 0, cr0, cr0, cr3, {0}
    1984:	04000003 	streq	r0, [r0], #-3
    1988:	5001f300 	andpl	pc, r1, r0, lsl #6
    198c:	0003de9f 	muleq	r3, pc, lr	; <UNPREDICTABLE>
    1990:	0003e000 	andeq	lr, r3, r0
    1994:	50000100 	andpl	r0, r0, r0, lsl #2
    1998:	000003e0 	andeq	r0, r0, r0, ror #7
    199c:	00000476 	andeq	r0, r0, r6, ror r4
    19a0:	01f30004 	mvnseq	r0, r4
    19a4:	04769f50 	ldrbteq	r9, [r6], #-3920	; 0xfffff0b0
    19a8:	047a0000 	ldrbteq	r0, [sl], #-0
    19ac:	00010000 	andeq	r0, r1, r0
    19b0:	00047a50 	andeq	r7, r4, r0, asr sl
    19b4:	00050e00 	andeq	r0, r5, r0, lsl #28
    19b8:	f3000400 	vshl.u8	d0, d0, d0
    19bc:	0e9f5001 	cdpeq	0, 9, cr5, cr15, cr1, {0}
    19c0:	12000005 	andne	r0, r0, #5
    19c4:	01000005 	tsteq	r0, r5
    19c8:	05125000 	ldreq	r5, [r2, #-0]
    19cc:	05a60000 	streq	r0, [r6, #0]!
    19d0:	00040000 	andeq	r0, r4, r0
    19d4:	9f5001f3 	svcls	0x005001f3
	...
    19e0:	000002a6 	andeq	r0, r0, r6, lsr #5
    19e4:	00000330 	andeq	r0, r0, r0, lsr r3
    19e8:	e8080003 	stmda	r8, {r0, r1}
    19ec:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    19f0:	00000000 	andeq	r0, r0, r0
    19f4:	0002a600 	andeq	sl, r2, r0, lsl #12
    19f8:	00033000 	andeq	r3, r3, r0
    19fc:	08000300 	stmdaeq	r0, {r8, r9}
    1a00:	00009f36 	andeq	r9, r0, r6, lsr pc
    1a04:	00000000 	andeq	r0, r0, r0
    1a08:	02ce0000 	sbceq	r0, lr, #0
    1a0c:	03300000 	teqeq	r0, #0
    1a10:	00030000 	andeq	r0, r3, r0
    1a14:	009f3608 	addseq	r3, pc, r8, lsl #12
    1a18:	00000000 	andeq	r0, r0, r0
    1a1c:	02000000 	andeq	r0, r0, #0
    1a20:	30000003 	andcc	r0, r0, r3
    1a24:	03000003 	movweq	r0, #3
    1a28:	9fe80900 	svcls	0x00e80900
	...
    1a34:	00000318 	andeq	r0, r0, r8, lsl r3
    1a38:	00000330 	andeq	r0, r0, r0, lsr r3
    1a3c:	e8090003 	stmda	r9, {r0, r1}
    1a40:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1a44:	00000000 	andeq	r0, r0, r0
    1a48:	00035200 	andeq	r5, r3, r0, lsl #4
    1a4c:	0003de00 	andeq	sp, r3, r0, lsl #28
    1a50:	38000200 	stmdacc	r0, {r9}
    1a54:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1a58:	00000000 	andeq	r0, r0, r0
    1a5c:	00035200 	andeq	r5, r3, r0, lsl #4
    1a60:	0003de00 	andeq	sp, r3, r0, lsl #28
    1a64:	08000300 	stmdaeq	r0, {r8, r9}
    1a68:	00009f36 	andeq	r9, r0, r6, lsr pc
    1a6c:	00000000 	andeq	r0, r0, r0
    1a70:	037a0000 	cmneq	sl, #0
    1a74:	03de0000 	bicseq	r0, lr, #0
    1a78:	00030000 	andeq	r0, r3, r0
    1a7c:	009f3608 	addseq	r3, pc, r8, lsl #12
    1a80:	00000000 	andeq	r0, r0, r0
    1a84:	ae000000 	cdpge	0, 0, cr0, cr0, cr0, {0}
    1a88:	de000003 	cdple	0, 0, cr0, cr0, cr3, {0}
    1a8c:	02000003 	andeq	r0, r0, #3
    1a90:	009f3800 	addseq	r3, pc, r0, lsl #16
    1a94:	00000000 	andeq	r0, r0, r0
    1a98:	c4000000 	strgt	r0, [r0], #-0
    1a9c:	de000003 	cdple	0, 0, cr0, cr0, cr3, {0}
    1aa0:	02000003 	andeq	r0, r0, #3
    1aa4:	009f3800 	addseq	r3, pc, r0, lsl #16
    1aa8:	00000000 	andeq	r0, r0, r0
    1aac:	ea000000 	b	1ab4 <__RW_SIZE__+0x152c>
    1ab0:	76000003 	strvc	r0, [r0], -r3
    1ab4:	03000004 	movweq	r0, #4
    1ab8:	9fc80800 	svcls	0x00c80800
	...
    1ac4:	000003ea 	andeq	r0, r0, sl, ror #7
    1ac8:	00000476 	andeq	r0, r0, r6, ror r4
    1acc:	36080003 	strcc	r0, [r8], -r3
    1ad0:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1ad4:	00000000 	andeq	r0, r0, r0
    1ad8:	00041200 	andeq	r1, r4, r0, lsl #4
    1adc:	00047600 	andeq	r7, r4, r0, lsl #12
    1ae0:	08000300 	stmdaeq	r0, {r8, r9}
    1ae4:	00009f36 	andeq	r9, r0, r6, lsr pc
    1ae8:	00000000 	andeq	r0, r0, r0
    1aec:	04460000 	strbeq	r0, [r6], #-0
    1af0:	04760000 	ldrbteq	r0, [r6], #-0
    1af4:	00030000 	andeq	r0, r3, r0
    1af8:	009fc809 	addseq	ip, pc, r9, lsl #16
    1afc:	00000000 	andeq	r0, r0, r0
    1b00:	5c000000 	stcpl	0, cr0, [r0], {-0}
    1b04:	76000004 	strvc	r0, [r0], -r4
    1b08:	03000004 	movweq	r0, #4
    1b0c:	9fc80900 	svcls	0x00c80900
	...
    1b18:	00000482 	andeq	r0, r0, r2, lsl #9
    1b1c:	0000050e 	andeq	r0, r0, lr, lsl #10
    1b20:	68080003 	stmdavs	r8, {r0, r1}
    1b24:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1b28:	00000000 	andeq	r0, r0, r0
    1b2c:	00048200 	andeq	r8, r4, r0, lsl #4
    1b30:	00050e00 	andeq	r0, r5, r0, lsl #28
    1b34:	08000300 	stmdaeq	r0, {r8, r9}
    1b38:	00009f36 	andeq	r9, r0, r6, lsr pc
    1b3c:	00000000 	andeq	r0, r0, r0
    1b40:	04aa0000 	strteq	r0, [sl], #0
    1b44:	050e0000 	streq	r0, [lr, #-0]
    1b48:	00030000 	andeq	r0, r3, r0
    1b4c:	009f3608 	addseq	r3, pc, r8, lsl #12
    1b50:	00000000 	andeq	r0, r0, r0
    1b54:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    1b58:	0e000004 	cdpeq	0, 0, cr0, cr0, cr4, {0}
    1b5c:	03000005 	movweq	r0, #5
    1b60:	9f680800 	svcls	0x00680800
	...
    1b6c:	000004f4 	strdeq	r0, [r0], -r4
    1b70:	0000050e 	andeq	r0, r0, lr, lsl #10
    1b74:	68080003 	stmdavs	r8, {r0, r1}
    1b78:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1b7c:	00000000 	andeq	r0, r0, r0
    1b80:	0005c400 	andeq	ip, r5, r0, lsl #8
    1b84:	0005d600 	andeq	sp, r5, r0, lsl #12
    1b88:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    1b94:	00000608 	andeq	r0, r0, r8, lsl #12
    1b98:	000006e6 	andeq	r0, r0, r6, ror #13
    1b9c:	e6500001 	ldrb	r0, [r0], -r1
    1ba0:	6c000006 	stcvs	0, cr0, [r0], {6}
    1ba4:	04000009 	streq	r0, [r0], #-9
    1ba8:	5001f300 	andpl	pc, r1, r0, lsl #6
    1bac:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1bb0:	00000000 	andeq	r0, r0, r0
    1bb4:	00060800 	andeq	r0, r6, r0, lsl #16
    1bb8:	00085a00 	andeq	r5, r8, r0, lsl #20
    1bbc:	51000100 	mrspl	r0, (UNDEF: 16)
    1bc0:	0000085a 	andeq	r0, r0, sl, asr r8
    1bc4:	0000096c 	andeq	r0, r0, ip, ror #18
    1bc8:	01f30004 	mvnseq	r0, r4
    1bcc:	00009f51 	andeq	r9, r0, r1, asr pc
    1bd0:	00000000 	andeq	r0, r0, r0
    1bd4:	06080000 	streq	r0, [r8], -r0
    1bd8:	077a0000 	ldrbeq	r0, [sl, -r0]!
    1bdc:	00010000 	andeq	r0, r1, r0
    1be0:	00077a52 	andeq	r7, r7, r2, asr sl
    1be4:	00096c00 	andeq	r6, r9, r0, lsl #24
    1be8:	f3000400 	vshl.u8	d0, d0, d0
    1bec:	009f5201 	addseq	r5, pc, r1, lsl #4
    1bf0:	00000000 	andeq	r0, r0, r0
    1bf4:	08000000 	stmdaeq	r0, {}	; <UNPREDICTABLE>
    1bf8:	ee000006 	cdp	0, 0, cr0, cr0, cr6, {0}
    1bfc:	01000008 	tsteq	r0, r8
    1c00:	08ee5300 	stmiaeq	lr!, {r8, r9, ip, lr}^
    1c04:	096c0000 	stmdbeq	ip!, {}^	; <UNPREDICTABLE>
    1c08:	00040000 	andeq	r0, r4, r0
    1c0c:	9f5301f3 	svcls	0x005301f3
	...
    1c18:	00000626 	andeq	r0, r0, r6, lsr #12
    1c1c:	0000063c 	andeq	r0, r0, ip, lsr r6
    1c20:	00570001 	subseq	r0, r7, r1
    1c24:	00000000 	andeq	r0, r0, r0
    1c28:	d2000000 	andle	r0, r0, #0
    1c2c:	e6000006 	str	r0, [r0], -r6
    1c30:	01000006 	tsteq	r0, r6
    1c34:	00005000 	andeq	r5, r0, r0
    1c38:	00000000 	andeq	r0, r0, r0
    1c3c:	076a0000 	strbeq	r0, [sl, -r0]!
    1c40:	077a0000 	ldrbeq	r0, [sl, -r0]!
    1c44:	00010000 	andeq	r0, r1, r0
    1c48:	00000052 	andeq	r0, r0, r2, asr r0
    1c4c:	00000000 	andeq	r0, r0, r0
    1c50:	0007b800 	andeq	fp, r7, r0, lsl #16
    1c54:	0007c600 	andeq	ip, r7, r0, lsl #12
    1c58:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    1c64:	0000084a 	andeq	r0, r0, sl, asr #16
    1c68:	0000085a 	andeq	r0, r0, sl, asr r8
    1c6c:	00510001 	subseq	r0, r1, r1
    1c70:	00000000 	andeq	r0, r0, r0
    1c74:	de000000 	cdple	0, 0, cr0, cr0, cr0, {0}
    1c78:	ee000008 	cdp	0, 0, cr0, cr0, cr8, {0}
    1c7c:	01000008 	tsteq	r0, r8
    1c80:	00005300 	andeq	r5, r0, r0, lsl #6
    1c84:	00000000 	andeq	r0, r0, r0
    1c88:	092c0000 	stmdbeq	ip!, {}	; <UNPREDICTABLE>
    1c8c:	093a0000 	ldmdbeq	sl!, {}	; <UNPREDICTABLE>
    1c90:	00010000 	andeq	r0, r1, r0
    1c94:	00000050 	andeq	r0, r0, r0, asr r0
    1c98:	00000000 	andeq	r0, r0, r0
    1c9c:	00096c00 	andeq	r6, r9, r0, lsl #24
    1ca0:	00098300 	andeq	r8, r9, r0, lsl #6
    1ca4:	50000100 	andpl	r0, r0, r0, lsl #2
    1ca8:	00000983 	andeq	r0, r0, r3, lsl #19
    1cac:	00000a24 	andeq	r0, r0, r4, lsr #20
    1cb0:	01f30004 	mvnseq	r0, r4
    1cb4:	00009f50 	andeq	r9, r0, r0, asr pc
    1cb8:	00000000 	andeq	r0, r0, r0
    1cbc:	096c0000 	stmdbeq	ip!, {}^	; <UNPREDICTABLE>
    1cc0:	09830000 	stmibeq	r3, {}	; <UNPREDICTABLE>
    1cc4:	00010000 	andeq	r0, r1, r0
    1cc8:	00098351 	andeq	r8, r9, r1, asr r3
    1ccc:	000a2400 	andeq	r2, sl, r0, lsl #8
    1cd0:	f3000400 	vshl.u8	d0, d0, d0
    1cd4:	009f5101 	addseq	r5, pc, r1, lsl #2
    1cd8:	00000000 	andeq	r0, r0, r0
    1cdc:	6c000000 	stcvs	0, cr0, [r0], {-0}
    1ce0:	83000009 	movwhi	r0, #9
    1ce4:	01000009 	tsteq	r0, r9
    1ce8:	09835200 	stmibeq	r3, {r9, ip, lr}
    1cec:	0a240000 	beq	901cf4 <__RW_SIZE__+0x90176c>
    1cf0:	00040000 	andeq	r0, r4, r0
    1cf4:	9f5201f3 	svcls	0x005201f3
	...
    1d00:	0000096c 	andeq	r0, r0, ip, ror #18
    1d04:	00000983 	andeq	r0, r0, r3, lsl #19
    1d08:	83530001 	cmphi	r3, #1
    1d0c:	24000009 	strcs	r0, [r0], #-9
    1d10:	0400000a 	streq	r0, [r0], #-10
    1d14:	5301f300 	movwpl	pc, #4864	; 0x1300	; <UNPREDICTABLE>
    1d18:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1d1c:	00000000 	andeq	r0, r0, r0
    1d20:	00096c00 	andeq	r6, r9, r0, lsl #24
    1d24:	000a2000 	andeq	r2, sl, r0
    1d28:	91000200 	mrsls	r0, R8_usr
    1d2c:	000a2000 	andeq	r2, sl, r0
    1d30:	000a2400 	andeq	r2, sl, r0, lsl #8
    1d34:	7d000200 	sfmvc	f0, 4, [r0, #-0]
	...
    1d40:	00098400 	andeq	r8, r9, r0, lsl #8
    1d44:	0009ac00 	andeq	sl, r9, r0, lsl #24
    1d48:	30000200 	andcc	r0, r0, r0, lsl #4
    1d4c:	0009ac9f 	muleq	r9, pc, ip	; <UNPREDICTABLE>
    1d50:	0009fc00 	andeq	pc, r9, r0, lsl #24
    1d54:	59000100 	stmdbpl	r0, {r8}
    1d58:	000009fc 	strdeq	r0, [r0], -ip
    1d5c:	00000a00 	andeq	r0, r0, r0, lsl #20
    1d60:	7f790003 	svcvc	0x00790003
    1d64:	000a009f 	muleq	sl, pc, r0	; <UNPREDICTABLE>
    1d68:	000a0400 	andeq	r0, sl, r0, lsl #8
    1d6c:	59000100 	stmdbpl	r0, {r8}
	...
    1d78:	000009ac 	andeq	r0, r0, ip, lsr #19
    1d7c:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
    1d80:	9f300002 	svcls	0x00300002
    1d84:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
    1d88:	000009ec 	andeq	r0, r0, ip, ror #19
    1d8c:	ec540001 	mrrc	0, 0, r0, r4, cr1
    1d90:	ee000009 	cdp	0, 0, cr0, cr0, cr9, {0}
    1d94:	03000009 	movweq	r0, #9
    1d98:	9f7f7400 	svcls	0x007f7400
    1d9c:	000009ee 	andeq	r0, r0, lr, ror #19
    1da0:	000009f8 	strdeq	r0, [r0], -r8
    1da4:	00540001 	subseq	r0, r4, r1
    1da8:	00000000 	andeq	r0, r0, r0
    1dac:	7c000000 	stcvc	0, cr0, [r0], {-0}
    1db0:	20000009 	andcs	r0, r0, r9
    1db4:	0100000a 	tsteq	r0, sl
    1db8:	00005500 	andeq	r5, r0, r0, lsl #10
    1dbc:	00000000 	andeq	r0, r0, r0
    1dc0:	097c0000 	ldmdbeq	ip!, {}^	; <UNPREDICTABLE>
    1dc4:	0a200000 	beq	801dcc <__RW_SIZE__+0x801844>
    1dc8:	00010000 	andeq	r0, r1, r0
    1dcc:	00000056 	andeq	r0, r0, r6, asr r0
    1dd0:	00000000 	andeq	r0, r0, r0
    1dd4:	0009c000 	andeq	ip, r9, r0
    1dd8:	0009f800 	andeq	pc, r9, r0, lsl #16
    1ddc:	58000100 	stmdapl	r0, {r8}
	...
    1de8:	00000a24 	andeq	r0, r0, r4, lsr #20
    1dec:	00000ae8 	andeq	r0, r0, r8, ror #21
    1df0:	e8500001 	ldmda	r0, {r0}^
    1df4:	6600000a 	strvs	r0, [r0], -sl
    1df8:	0400000d 	streq	r0, [r0], #-13
    1dfc:	5001f300 	andpl	pc, r1, r0, lsl #6
    1e00:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    1e04:	00000000 	andeq	r0, r0, r0
    1e08:	000a2400 	andeq	r2, sl, r0, lsl #8
    1e0c:	000c5800 	andeq	r5, ip, r0, lsl #16
    1e10:	51000100 	mrspl	r0, (UNDEF: 16)
    1e14:	00000c58 	andeq	r0, r0, r8, asr ip
    1e18:	00000d66 	andeq	r0, r0, r6, ror #26
    1e1c:	01f30004 	mvnseq	r0, r4
    1e20:	00009f51 	andeq	r9, r0, r1, asr pc
    1e24:	00000000 	andeq	r0, r0, r0
    1e28:	0a520000 	beq	1481e30 <__RW_SIZE__+0x14818a8>
    1e2c:	0c580000 	mraeq	r0, r8, acc0
    1e30:	00010000 	andeq	r0, r1, r0
    1e34:	00000051 	andeq	r0, r0, r1, asr r0
    1e38:	00000000 	andeq	r0, r0, r0
    1e3c:	000a5200 	andeq	r5, sl, r0, lsl #4
    1e40:	000ae800 	andeq	lr, sl, r0, lsl #16
    1e44:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1e50:	00000a52 	andeq	r0, r0, r2, asr sl
    1e54:	00000a54 	andeq	r0, r0, r4, asr sl
    1e58:	00550001 	subseq	r0, r5, r1
    1e5c:	00000000 	andeq	r0, r0, r0
    1e60:	9e000000 	cdpls	0, 0, cr0, cr0, cr0, {0}
    1e64:	6000000a 	andvs	r0, r0, sl
    1e68:	0100000b 	tsteq	r0, fp
    1e6c:	00005600 	andeq	r5, r0, r0, lsl #12
    1e70:	00000000 	andeq	r0, r0, r0
    1e74:	0aa40000 	beq	fe901e7c <MSP_BASE+0xde8fce7c>
    1e78:	0b600000 	bleq	1801e80 <__RW_SIZE__+0x18018f8>
    1e7c:	00010000 	andeq	r0, r1, r0
    1e80:	00000056 	andeq	r0, r0, r6, asr r0
    1e84:	00000000 	andeq	r0, r0, r0
    1e88:	000ad800 	andeq	sp, sl, r0, lsl #16
    1e8c:	000ae800 	andeq	lr, sl, r0, lsl #16
    1e90:	50000100 	andpl	r0, r0, r0, lsl #2
	...
    1e9c:	00000b22 	andeq	r0, r0, r2, lsr #22
    1ea0:	00000b60 	andeq	r0, r0, r0, ror #22
    1ea4:	00560001 	subseq	r0, r6, r1
    1ea8:	00000000 	andeq	r0, r0, r0
    1eac:	38000000 	stmdacc	r0, {}	; <UNPREDICTABLE>
    1eb0:	6000000b 	andvs	r0, r0, fp
    1eb4:	0100000b 	tsteq	r0, fp
    1eb8:	00005600 	andeq	r5, r0, r0, lsl #12
    1ebc:	00000000 	andeq	r0, r0, r0
    1ec0:	0bb60000 	bleq	fed81ec8 <MSP_BASE+0xded7cec8>
    1ec4:	0bc40000 	bleq	ff101ecc <MSP_BASE+0xdf0fcecc>
    1ec8:	00010000 	andeq	r0, r1, r0
    1ecc:	00000055 	andeq	r0, r0, r5, asr r0
    1ed0:	00000000 	andeq	r0, r0, r0
    1ed4:	000c0e00 	andeq	r0, ip, r0, lsl #28
    1ed8:	000cd000 	andeq	sp, ip, r0
    1edc:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    1ee8:	00000c14 	andeq	r0, r0, r4, lsl ip
    1eec:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1ef0:	00550001 	subseq	r0, r5, r1
    1ef4:	00000000 	andeq	r0, r0, r0
    1ef8:	48000000 	stmdami	r0, {}	; <UNPREDICTABLE>
    1efc:	5800000c 	stmdapl	r0, {r2, r3}
    1f00:	0100000c 	tsteq	r0, ip
    1f04:	00005100 	andeq	r5, r0, r0, lsl #2
    1f08:	00000000 	andeq	r0, r0, r0
    1f0c:	0c920000 	ldceq	0, cr0, [r2], {0}
    1f10:	0cd00000 	ldcleq	0, cr0, [r0], {0}
    1f14:	00010000 	andeq	r0, r1, r0
    1f18:	00000055 	andeq	r0, r0, r5, asr r0
    1f1c:	00000000 	andeq	r0, r0, r0
    1f20:	000ca800 	andeq	sl, ip, r0, lsl #16
    1f24:	000cd000 	andeq	sp, ip, r0
    1f28:	55000100 	strpl	r0, [r0, #-256]	; 0xffffff00
	...
    1f34:	00000d26 	andeq	r0, r0, r6, lsr #26
    1f38:	00000d64 	andeq	r0, r0, r4, ror #26
    1f3c:	00540001 	subseq	r0, r4, r1
    1f40:	00000000 	andeq	r0, r0, r0
    1f44:	3a000000 	bcc	1f4c <__RW_SIZE__+0x19c4>
    1f48:	6400000d 	strvs	r0, [r0], #-13
    1f4c:	0100000d 	tsteq	r0, sp
    1f50:	00005400 	andeq	r5, r0, r0, lsl #8
    1f54:	00000000 	andeq	r0, r0, r0
    1f58:	0d680000 	stcleq	0, cr0, [r8, #-0]
    1f5c:	0d7c0000 	ldcleq	0, cr0, [ip, #-0]
    1f60:	00010000 	andeq	r0, r1, r0
    1f64:	000d7c50 	andeq	r7, sp, r0, asr ip
    1f68:	000dfc00 	andeq	pc, sp, r0, lsl #24
    1f6c:	f3000400 	vshl.u8	d0, d0, d0
    1f70:	009f5001 	addseq	r5, pc, r1
    1f74:	00000000 	andeq	r0, r0, r0
    1f78:	aa000000 	bge	1f80 <__RW_SIZE__+0x19f8>
    1f7c:	c000000d 	andgt	r0, r0, sp
    1f80:	0200000d 	andeq	r0, r0, #13
    1f84:	c09f3000 	addsgt	r3, pc, r0
    1f88:	ea00000d 	b	1fc4 <__RW_SIZE__+0x1a3c>
    1f8c:	0100000d 	tsteq	r0, sp
    1f90:	00005000 	andeq	r5, r0, r0
    1f94:	00000000 	andeq	r0, r0, r0
    1f98:	0da40000 	stceq	0, cr0, [r4]
    1f9c:	0db00000 	ldceq	0, cr0, [r0]
    1fa0:	00010000 	andeq	r0, r1, r0
    1fa4:	00000055 	andeq	r0, r0, r5, asr r0
    1fa8:	00000000 	andeq	r0, r0, r0
    1fac:	000dc000 	andeq	ip, sp, r0
    1fb0:	000dea00 	andeq	lr, sp, r0, lsl #20
    1fb4:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    1fc0:	00000e04 	andeq	r0, r0, r4, lsl #28
    1fc4:	00000e3c 	andeq	r0, r0, ip, lsr lr
    1fc8:	3c500001 	mrrccc	0, 0, r0, r0, cr1	; <UNPREDICTABLE>
    1fcc:	6400000e 	strvs	r0, [r0], #-14
    1fd0:	0100000e 	tsteq	r0, lr
    1fd4:	0e645800 	cdpeq	8, 6, cr5, cr4, cr0, {0}
    1fd8:	0ebc0000 	cdpeq	0, 11, cr0, cr12, cr0, {0}
    1fdc:	00040000 	andeq	r0, r4, r0
    1fe0:	9f5001f3 	svcls	0x005001f3
	...
    1fec:	00000e04 	andeq	r0, r0, r4, lsl #28
    1ff0:	00000e3e 	andeq	r0, r0, lr, lsr lr
    1ff4:	3e510001 	cdpcc	0, 5, cr0, cr1, cr1, {0}
    1ff8:	5000000e 	andpl	r0, r0, lr
    1ffc:	0100000e 	tsteq	r0, lr
    2000:	0e505400 	cdpeq	4, 5, cr5, cr0, cr0, {0}
    2004:	0ebc0000 	cdpeq	0, 11, cr0, cr12, cr0, {0}
    2008:	00040000 	andeq	r0, r4, r0
    200c:	9f5101f3 	svcls	0x005101f3
	...
    2018:	00000e04 	andeq	r0, r0, r4, lsl #28
    201c:	00000e16 	andeq	r0, r0, r6, lsl lr
    2020:	16520001 	ldrbne	r0, [r2], -r1
    2024:	bc00000e 	stclt	0, cr0, [r0], {14}
    2028:	0400000e 	streq	r0, [r0], #-14
    202c:	5201f300 	andpl	pc, r1, #0, 6
    2030:	0000009f 	muleq	r0, pc, r0	; <UNPREDICTABLE>
    2034:	00000000 	andeq	r0, r0, r0
    2038:	000e0400 	andeq	r0, lr, r0, lsl #8
    203c:	000e0a00 	andeq	r0, lr, r0, lsl #20
    2040:	53000100 	movwpl	r0, #256	; 0x100
    2044:	00000e0a 	andeq	r0, r0, sl, lsl #28
    2048:	00000ebc 			; <UNDEFINED> instruction: 0x00000ebc
    204c:	01f30004 	mvnseq	r0, r4
    2050:	00009f53 	andeq	r9, r0, r3, asr pc
    2054:	00000000 	andeq	r0, r0, r0
    2058:	0e700000 	cdpeq	0, 7, cr0, cr0, cr0, {0}
    205c:	0e7e0000 	cdpeq	0, 7, cr0, cr14, cr0, {0}
    2060:	00020000 	andeq	r0, r2, r0
    2064:	0e7e9f30 	mrceq	15, 3, r9, cr14, cr0, {1}
    2068:	0ea80000 	cdpeq	0, 10, cr0, cr8, cr0, {0}
    206c:	00010000 	andeq	r0, r1, r0
    2070:	00000050 	andeq	r0, r0, r0, asr r0
    2074:	00000000 	andeq	r0, r0, r0
    2078:	000e1e00 	andeq	r1, lr, r0, lsl #28
    207c:	000e7600 	andeq	r7, lr, r0, lsl #12
    2080:	56000100 	strpl	r0, [r0], -r0, lsl #2
	...
    208c:	00000e38 	andeq	r0, r0, r8, lsr lr
    2090:	00000ebc 			; <UNDEFINED> instruction: 0x00000ebc
    2094:	00590001 	subseq	r0, r9, r1
    2098:	00000000 	andeq	r0, r0, r0
    209c:	1e000000 	cdpne	0, 0, cr0, cr0, cr0, {0}
    20a0:	7e00000e 	cdpvc	0, 0, cr0, cr0, cr14, {0}
    20a4:	0100000e 	tsteq	r0, lr
    20a8:	0e7e5700 	cdpeq	7, 7, cr5, cr14, cr0, {0}
    20ac:	0ebc0000 	cdpeq	0, 11, cr0, cr12, cr0, {0}
    20b0:	000a0000 	andeq	r0, sl, r0
    20b4:	f35301f3 	vbsl	q8, <illegal reg q9.5>, <illegal reg q9.5>
    20b8:	31225101 	teqcc	r2, r1, lsl #2
    20bc:	00009f1c 	andeq	r9, r0, ip, lsl pc
    20c0:	00000000 	andeq	r0, r0, r0
    20c4:	0e7e0000 	cdpeq	0, 7, cr0, cr14, cr0, {0}
    20c8:	0ea80000 	cdpeq	0, 10, cr0, cr8, cr0, {0}
    20cc:	00010000 	andeq	r0, r1, r0
    20d0:	00000055 	andeq	r0, r0, r5, asr r0
    20d4:	00000000 	andeq	r0, r0, r0
    20d8:	002b4c00 	eoreq	r4, fp, r0, lsl #24
    20dc:	002c1800 	eoreq	r1, ip, r0, lsl #16
    20e0:	50000100 	andpl	r0, r0, r0, lsl #2
    20e4:	00002c18 	andeq	r2, r0, r8, lsl ip
    20e8:	00002f0c 	andeq	r2, r0, ip, lsl #30
    20ec:	01f30004 	mvnseq	r0, r4
    20f0:	00009f50 	andeq	r9, r0, r0, asr pc
    20f4:	00000000 	andeq	r0, r0, r0
    20f8:	2b4c0000 	blcs	1302100 <__RW_SIZE__+0x1301b78>
    20fc:	2d940000 	ldccs	0, cr0, [r4]
    2100:	00010000 	andeq	r0, r1, r0
    2104:	002d9451 	eoreq	r9, sp, r1, asr r4
    2108:	002f0c00 	eoreq	r0, pc, r0, lsl #24
    210c:	f3000400 	vshl.u8	d0, d0, d0
    2110:	009f5101 	addseq	r5, pc, r1, lsl #2
    2114:	00000000 	andeq	r0, r0, r0
    2118:	4c000000 	stcmi	0, cr0, [r0], {-0}
    211c:	e200002b 	and	r0, r0, #43	; 0x2b
    2120:	0100002e 	tsteq	r0, lr, lsr #32
    2124:	2ee25200 	cdpcs	2, 14, cr5, cr2, cr0, {0}
    2128:	2f0c0000 	svccs	0x000c0000
    212c:	00040000 	andeq	r0, r4, r0
    2130:	9f5201f3 	svcls	0x005201f3
	...
    213c:	00002b7a 	andeq	r2, r0, sl, ror fp
    2140:	00002d94 	muleq	r0, r4, sp
    2144:	00510001 	subseq	r0, r1, r1
    2148:	00000000 	andeq	r0, r0, r0
    214c:	7a000000 	bvc	2154 <__RW_SIZE__+0x1bcc>
    2150:	1800002b 	stmdane	r0, {r0, r1, r3, r5}
    2154:	0100002c 	tsteq	r0, ip, lsr #32
    2158:	00005000 	andeq	r5, r0, r0
    215c:	00000000 	andeq	r0, r0, r0
    2160:	2b7a0000 	blcs	1e82168 <__RW_SIZE__+0x1e81be0>
    2164:	2b7c0000 	blcs	1f0216c <__RW_SIZE__+0x1f01be4>
    2168:	00010000 	andeq	r0, r1, r0
    216c:	00000056 	andeq	r0, r0, r6, asr r0
    2170:	00000000 	andeq	r0, r0, r0
    2174:	002bc600 	eoreq	ip, fp, r0, lsl #12
    2178:	002c9c00 	eoreq	r9, ip, r0, lsl #24
    217c:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    2188:	00002bcc 	andeq	r2, r0, ip, asr #23
    218c:	00002c9c 	muleq	r0, ip, ip
    2190:	00570001 	subseq	r0, r7, r1
    2194:	00000000 	andeq	r0, r0, r0
    2198:	04000000 	streq	r0, [r0], #-0
    219c:	1800002c 	stmdane	r0, {r2, r3, r5}
    21a0:	0100002c 	tsteq	r0, ip, lsr #32
    21a4:	00005000 	andeq	r5, r0, r0
    21a8:	00000000 	andeq	r0, r0, r0
    21ac:	2c560000 	mracs	r0, r6, acc0
    21b0:	2c9c0000 	ldccs	0, cr0, [ip], {0}
    21b4:	00010000 	andeq	r0, r1, r0
    21b8:	00000057 	andeq	r0, r0, r7, asr r0
    21bc:	00000000 	andeq	r0, r0, r0
    21c0:	002c7400 	eoreq	r7, ip, r0, lsl #8
    21c4:	002c9c00 	eoreq	r9, ip, r0, lsl #24
    21c8:	57000100 	strpl	r0, [r0, -r0, lsl #2]
	...
    21d4:	00002cf2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    21d8:	00002d00 	andeq	r2, r0, r0, lsl #26
    21dc:	00560001 	subseq	r0, r6, r1
    21e0:	00000000 	andeq	r0, r0, r0
    21e4:	4a000000 	bmi	21ec <__RW_SIZE__+0x1c64>
    21e8:	0c00002d 	stceq	0, cr0, [r0], {45}	; 0x2d
    21ec:	0100002e 	tsteq	r0, lr, lsr #32
    21f0:	00005600 	andeq	r5, r0, r0, lsl #12
    21f4:	00000000 	andeq	r0, r0, r0
    21f8:	2d500000 	ldclcs	0, cr0, [r0, #-0]
    21fc:	2e0c0000 	cdpcs	0, 0, cr0, cr12, cr0, {0}
    2200:	00010000 	andeq	r0, r1, r0
    2204:	00000056 	andeq	r0, r0, r6, asr r0
    2208:	00000000 	andeq	r0, r0, r0
    220c:	002d8400 	eoreq	r8, sp, r0, lsl #8
    2210:	002d9400 	eoreq	r9, sp, r0, lsl #8
    2214:	51000100 	mrspl	r0, (UNDEF: 16)
	...
    2220:	00002dce 	andeq	r2, r0, lr, asr #27
    2224:	00002e0c 	andeq	r2, r0, ip, lsl #28
    2228:	00560001 	subseq	r0, r6, r1
    222c:	00000000 	andeq	r0, r0, r0
    2230:	e4000000 	str	r0, [r0], #-0
    2234:	0c00002d 	stceq	0, cr0, [r0], {45}	; 0x2d
    2238:	0100002e 	tsteq	r0, lr, lsr #32
    223c:	00005600 	andeq	r5, r0, r0, lsl #12
    2240:	00000000 	andeq	r0, r0, r0
    2244:	2e620000 	cdpcs	0, 6, cr0, cr2, cr0, {0}
    2248:	2e700000 	cdpcs	0, 7, cr0, cr0, cr0, {0}
    224c:	00010000 	andeq	r0, r1, r0
    2250:	00000054 	andeq	r0, r0, r4, asr r0
    2254:	00000000 	andeq	r0, r0, r0
    2258:	002eaa00 	eoreq	sl, lr, r0, lsl #20
    225c:	002ee200 	eoreq	lr, lr, r0, lsl #4
    2260:	52000100 	andpl	r0, r0, #0, 2
	...
    226c:	00002ee0 	andeq	r2, r0, r0, ror #29
    2270:	00002ee2 	andeq	r2, r0, r2, ror #29
    2274:	00520001 	subseq	r0, r2, r1
    2278:	00000000 	andeq	r0, r0, r0
    227c:	Address 0x0000227c is out of bounds.


Disassembly of section .debug_ranges:

00000000 <.debug_ranges>:
       0:	080031b0 	stmdaeq	r0, {r4, r5, r7, r8, ip, sp}
       4:	08003252 	stmdaeq	r0, {r1, r4, r6, r9, ip, sp}
	...
      10:	0000022a 	andeq	r0, r0, sl, lsr #4
      14:	00000358 	andeq	r0, r0, r8, asr r3
      18:	00000374 	andeq	r0, r0, r4, ror r3
      1c:	00000428 	andeq	r0, r0, r8, lsr #8
	...
      28:	0000044a 	andeq	r0, r0, sl, asr #8
      2c:	000005be 			; <UNDEFINED> instruction: 0x000005be
      30:	000005c6 	andeq	r0, r0, r6, asr #11
      34:	0000067e 	andeq	r0, r0, lr, ror r6
	...
      40:	00000466 	andeq	r0, r0, r6, ror #8
      44:	000005a8 	andeq	r0, r0, r8, lsr #11
      48:	000005c6 	andeq	r0, r0, r6, asr #11
      4c:	0000067e 	andeq	r0, r0, lr, ror r6
	...
      58:	00000194 	muleq	r0, r4, r1
      5c:	000001a0 	andeq	r0, r0, r0, lsr #3
      60:	000001ac 	andeq	r0, r0, ip, lsr #3
      64:	000001ae 	andeq	r0, r0, lr, lsr #3
	...
      70:	000001a0 	andeq	r0, r0, r0, lsr #3
      74:	000001a4 	andeq	r0, r0, r4, lsr #3
      78:	000001b2 			; <UNDEFINED> instruction: 0x000001b2
      7c:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
	...
      88:	000001a4 	andeq	r0, r0, r4, lsr #3
      8c:	000001a8 	andeq	r0, r0, r8, lsr #3
      90:	000001b4 			; <UNDEFINED> instruction: 0x000001b4
      94:	000001b6 			; <UNDEFINED> instruction: 0x000001b6
	...
      a0:	0000020e 	andeq	r0, r0, lr, lsl #4
      a4:	00000212 	andeq	r0, r0, r2, lsl r2
      a8:	00000226 	andeq	r0, r0, r6, lsr #4
      ac:	0000022a 	andeq	r0, r0, sl, lsr #4
      b0:	00000232 	andeq	r0, r0, r2, lsr r2
      b4:	00000236 	andeq	r0, r0, r6, lsr r2
      b8:	0000025a 	andeq	r0, r0, sl, asr r2
      bc:	0000025e 	andeq	r0, r0, lr, asr r2
	...
      c8:	0000024a 	andeq	r0, r0, sl, asr #4
      cc:	0000024e 	andeq	r0, r0, lr, asr #4
      d0:	0000025e 	andeq	r0, r0, lr, asr r2
      d4:	00000262 	andeq	r0, r0, r2, ror #4
	...
      e0:	00000252 	andeq	r0, r0, r2, asr r2
      e4:	00000256 	andeq	r0, r0, r6, asr r2
      e8:	00000262 	andeq	r0, r0, r2, ror #4
      ec:	00000266 	andeq	r0, r0, r6, ror #4
	...
      f8:	000000d4 	ldrdeq	r0, [r0], -r4
      fc:	000000d8 	ldrdeq	r0, [r0], -r8
     100:	000000da 	ldrdeq	r0, [r0], -sl
     104:	000000e2 	andeq	r0, r0, r2, ror #1
     108:	000000e6 	andeq	r0, r0, r6, ror #1
     10c:	000000ea 	andeq	r0, r0, sl, ror #1
	...
     118:	000002fe 	strdeq	r0, [r0], -lr
     11c:	00000302 	andeq	r0, r0, r2, lsl #6
     120:	00000310 	andeq	r0, r0, r0, lsl r3
     124:	00000318 	andeq	r0, r0, r8, lsl r3
     128:	0000031e 	andeq	r0, r0, lr, lsl r3
     12c:	00000322 	andeq	r0, r0, r2, lsr #6
	...
     138:	00000346 	andeq	r0, r0, r6, asr #6
     13c:	0000034a 	andeq	r0, r0, sl, asr #6
     140:	00000356 	andeq	r0, r0, r6, asr r3
     144:	0000035e 	andeq	r0, r0, lr, asr r3
     148:	00000364 	andeq	r0, r0, r4, ror #6
     14c:	00000368 	andeq	r0, r0, r8, ror #6
	...
     158:	0000038a 	andeq	r0, r0, sl, lsl #7
     15c:	0000038e 	andeq	r0, r0, lr, lsl #7
     160:	0000039c 	muleq	r0, ip, r3
     164:	000003a4 	andeq	r0, r0, r4, lsr #7
     168:	000003aa 	andeq	r0, r0, sl, lsr #7
     16c:	000003ae 	andeq	r0, r0, lr, lsr #7
	...
     178:	000000f8 	strdeq	r0, [r0], -r8
     17c:	00000104 	andeq	r0, r0, r4, lsl #2
     180:	00000108 	andeq	r0, r0, r8, lsl #2
     184:	0000010c 	andeq	r0, r0, ip, lsl #2
	...
     190:	0000016e 	andeq	r0, r0, lr, ror #2
     194:	00000172 	andeq	r0, r0, r2, ror r1
     198:	0000017c 	andeq	r0, r0, ip, ror r1
     19c:	00000180 	andeq	r0, r0, r0, lsl #3
     1a0:	00000186 	andeq	r0, r0, r6, lsl #3
     1a4:	0000018a 	andeq	r0, r0, sl, lsl #3
     1a8:	0000018c 	andeq	r0, r0, ip, lsl #3
     1ac:	00000190 	muleq	r0, r0, r1
	...
     1b8:	000000fa 	strdeq	r0, [r0], -sl
     1bc:	00000118 	andeq	r0, r0, r8, lsl r1
     1c0:	00000124 	andeq	r0, r0, r4, lsr #2
     1c4:	00000136 	andeq	r0, r0, r6, lsr r1
	...
     1d0:	0000014e 	andeq	r0, r0, lr, asr #2
     1d4:	0000017c 	andeq	r0, r0, ip, ror r1
     1d8:	00000186 	andeq	r0, r0, r6, lsl #3
     1dc:	00000198 	muleq	r0, r8, r1
	...
     1e8:	00000154 	andeq	r0, r0, r4, asr r1
     1ec:	00000174 	andeq	r0, r0, r4, ror r1
     1f0:	00000186 	andeq	r0, r0, r6, lsl #3
     1f4:	00000198 	muleq	r0, r8, r1
	...
     200:	000001ca 	andeq	r0, r0, sl, asr #3
     204:	000001ce 	andeq	r0, r0, lr, asr #3
     208:	000001d2 	ldrdeq	r0, [r0], -r2
     20c:	000001d6 	ldrdeq	r0, [r0], -r6
     210:	000001d8 	ldrdeq	r0, [r0], -r8
     214:	000001e6 	andeq	r0, r0, r6, ror #3
	...
     220:	000001ca 	andeq	r0, r0, sl, asr #3
     224:	000001ce 	andeq	r0, r0, lr, asr #3
     228:	000001d2 	ldrdeq	r0, [r0], -r2
     22c:	000001d6 	ldrdeq	r0, [r0], -r6
     230:	000001d8 	ldrdeq	r0, [r0], -r8
     234:	000001e2 	andeq	r0, r0, r2, ror #3
	...
     240:	000001d6 	ldrdeq	r0, [r0], -r6
     244:	000001d8 	ldrdeq	r0, [r0], -r8
     248:	00000202 	andeq	r0, r0, r2, lsl #4
     24c:	00000204 	andeq	r0, r0, r4, lsl #4
     250:	0000020a 	andeq	r0, r0, sl, lsl #4
     254:	00000232 	andeq	r0, r0, r2, lsr r2
	...
     260:	00000234 	andeq	r0, r0, r4, lsr r2
     264:	00000238 	andeq	r0, r0, r8, lsr r2
     268:	0000023a 	andeq	r0, r0, sl, lsr r2
     26c:	00000264 	andeq	r0, r0, r4, ror #4
	...
     278:	0000032c 	andeq	r0, r0, ip, lsr #6
     27c:	00000330 	andeq	r0, r0, r0, lsr r3
     280:	00000338 	andeq	r0, r0, r8, lsr r3
     284:	0000033e 	andeq	r0, r0, lr, lsr r3
     288:	00000340 	andeq	r0, r0, r0, asr #6
     28c:	00000346 	andeq	r0, r0, r6, asr #6
	...
     298:	00000348 	andeq	r0, r0, r8, asr #6
     29c:	0000034c 	andeq	r0, r0, ip, asr #6
     2a0:	0000034e 	andeq	r0, r0, lr, asr #6
     2a4:	00000354 	andeq	r0, r0, r4, asr r3
     2a8:	0000035a 	andeq	r0, r0, sl, asr r3
     2ac:	0000035e 	andeq	r0, r0, lr, asr r3
	...
     2b8:	00000046 	andeq	r0, r0, r6, asr #32
     2bc:	00000098 	muleq	r0, r8, r0
     2c0:	0000009c 	muleq	r0, ip, r0
     2c4:	000000a2 	andeq	r0, r0, r2, lsr #1
	...
     2d0:	00000060 	andeq	r0, r0, r0, rrx
     2d4:	00000068 	andeq	r0, r0, r8, rrx
     2d8:	0000006e 	andeq	r0, r0, lr, rrx
     2dc:	0000008e 	andeq	r0, r0, lr, lsl #1
	...
     2e8:	00000098 	muleq	r0, r8, r0
     2ec:	0000009c 	muleq	r0, ip, r0
     2f0:	000000a2 	andeq	r0, r0, r2, lsr #1
     2f4:	000000e0 	andeq	r0, r0, r0, ror #1
	...
     300:	000000b0 	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
     304:	000000b2 	strheq	r0, [r0], -r2
     308:	000000b8 	strheq	r0, [r0], -r8
     30c:	000000d0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
	...
     318:	00000104 	andeq	r0, r0, r4, lsl #2
     31c:	00000108 	andeq	r0, r0, r8, lsl #2
     320:	0000010c 	andeq	r0, r0, ip, lsl #2
     324:	00000110 	andeq	r0, r0, r0, lsl r1
     328:	00000114 	andeq	r0, r0, r4, lsl r1
     32c:	00000134 	andeq	r0, r0, r4, lsr r1
	...
     338:	00000170 	andeq	r0, r0, r0, ror r1
     33c:	00000172 	andeq	r0, r0, r2, ror r1
     340:	00000178 	andeq	r0, r0, r8, ror r1
     344:	00000194 	muleq	r0, r4, r1
	...
     350:	0000019e 	muleq	r0, lr, r1
     354:	000001a0 	andeq	r0, r0, r0, lsr #3
     358:	000001a6 	andeq	r0, r0, r6, lsr #3
     35c:	000001c2 	andeq	r0, r0, r2, asr #3
	...
     368:	000001e2 	andeq	r0, r0, r2, ror #3
     36c:	000001ea 	andeq	r0, r0, sl, ror #3
     370:	000001f0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     374:	00000208 	andeq	r0, r0, r8, lsl #4
	...
     380:	00000236 	andeq	r0, r0, r6, lsr r2
     384:	0000023e 	andeq	r0, r0, lr, lsr r2
     388:	00000244 	andeq	r0, r0, r4, asr #4
     38c:	0000025c 	andeq	r0, r0, ip, asr r2
	...
     398:	000002a0 	andeq	r0, r0, r0, lsr #5
     39c:	000002a4 	andeq	r0, r0, r4, lsr #5
     3a0:	000002a8 	andeq	r0, r0, r8, lsr #5
     3a4:	00000340 	andeq	r0, r0, r0, asr #6
	...
     3b0:	000002a0 	andeq	r0, r0, r0, lsr #5
     3b4:	000002a4 	andeq	r0, r0, r4, lsr #5
     3b8:	000002a8 	andeq	r0, r0, r8, lsr #5
     3bc:	000002f8 	strdeq	r0, [r0], -r8
     3c0:	000002fc 	strdeq	r0, [r0], -ip
     3c4:	00000302 	andeq	r0, r0, r2, lsl #6
	...
     3d0:	000002be 			; <UNDEFINED> instruction: 0x000002be
     3d4:	000002c6 	andeq	r0, r0, r6, asr #5
     3d8:	000002ca 	andeq	r0, r0, sl, asr #5
     3dc:	000002cc 	andeq	r0, r0, ip, asr #5
     3e0:	000002ce 	andeq	r0, r0, lr, asr #5
     3e4:	000002ee 	andeq	r0, r0, lr, ror #5
	...
     3f0:	000002f8 	strdeq	r0, [r0], -r8
     3f4:	000002fc 	strdeq	r0, [r0], -ip
     3f8:	00000302 	andeq	r0, r0, r2, lsl #6
     3fc:	00000340 	andeq	r0, r0, r0, asr #6
	...
     408:	00000310 	andeq	r0, r0, r0, lsl r3
     40c:	00000312 	andeq	r0, r0, r2, lsl r3
     410:	00000318 	andeq	r0, r0, r8, lsl r3
     414:	00000330 	andeq	r0, r0, r0, lsr r3
	...
     420:	0000034c 	andeq	r0, r0, ip, asr #6
     424:	00000350 	andeq	r0, r0, r0, asr r3
     428:	00000354 	andeq	r0, r0, r4, asr r3
     42c:	000003de 	ldrdeq	r0, [r0], -lr
	...
     438:	0000034c 	andeq	r0, r0, ip, asr #6
     43c:	00000350 	andeq	r0, r0, r0, asr r3
     440:	00000354 	andeq	r0, r0, r4, asr r3
     444:	000003a4 	andeq	r0, r0, r4, lsr #7
     448:	000003a8 	andeq	r0, r0, r8, lsr #7
     44c:	000003ae 	andeq	r0, r0, lr, lsr #7
	...
     458:	0000036a 	andeq	r0, r0, sl, ror #6
     45c:	00000372 	andeq	r0, r0, r2, ror r3
     460:	00000376 	andeq	r0, r0, r6, ror r3
     464:	00000378 	andeq	r0, r0, r8, ror r3
     468:	0000037a 	andeq	r0, r0, sl, ror r3
     46c:	0000039a 	muleq	r0, sl, r3
	...
     478:	000003a4 	andeq	r0, r0, r4, lsr #7
     47c:	000003a8 	andeq	r0, r0, r8, lsr #7
     480:	000003ae 	andeq	r0, r0, lr, lsr #7
     484:	000003de 	ldrdeq	r0, [r0], -lr
	...
     490:	000003bc 			; <UNDEFINED> instruction: 0x000003bc
     494:	000003be 			; <UNDEFINED> instruction: 0x000003be
     498:	000003c4 	andeq	r0, r0, r4, asr #7
     49c:	000003de 	ldrdeq	r0, [r0], -lr
	...
     4a8:	000003e4 	andeq	r0, r0, r4, ror #7
     4ac:	000003e8 	andeq	r0, r0, r8, ror #7
     4b0:	000003ec 	andeq	r0, r0, ip, ror #7
     4b4:	00000476 	andeq	r0, r0, r6, ror r4
	...
     4c0:	000003e4 	andeq	r0, r0, r4, ror #7
     4c4:	000003e8 	andeq	r0, r0, r8, ror #7
     4c8:	000003ec 	andeq	r0, r0, ip, ror #7
     4cc:	0000043c 	andeq	r0, r0, ip, lsr r4
     4d0:	00000440 	andeq	r0, r0, r0, asr #8
     4d4:	00000446 	andeq	r0, r0, r6, asr #8
	...
     4e0:	00000402 	andeq	r0, r0, r2, lsl #8
     4e4:	0000040a 	andeq	r0, r0, sl, lsl #8
     4e8:	0000040e 	andeq	r0, r0, lr, lsl #8
     4ec:	00000410 	andeq	r0, r0, r0, lsl r4
     4f0:	00000412 	andeq	r0, r0, r2, lsl r4
     4f4:	00000432 	andeq	r0, r0, r2, lsr r4
	...
     500:	0000043c 	andeq	r0, r0, ip, lsr r4
     504:	00000440 	andeq	r0, r0, r0, asr #8
     508:	00000446 	andeq	r0, r0, r6, asr #8
     50c:	00000476 	andeq	r0, r0, r6, ror r4
	...
     518:	00000454 	andeq	r0, r0, r4, asr r4
     51c:	00000456 	andeq	r0, r0, r6, asr r4
     520:	0000045c 	andeq	r0, r0, ip, asr r4
     524:	00000476 	andeq	r0, r0, r6, ror r4
	...
     530:	0000047c 	andeq	r0, r0, ip, ror r4
     534:	00000480 	andeq	r0, r0, r0, lsl #9
     538:	00000484 	andeq	r0, r0, r4, lsl #9
     53c:	0000050e 	andeq	r0, r0, lr, lsl #10
	...
     548:	0000047c 	andeq	r0, r0, ip, ror r4
     54c:	00000480 	andeq	r0, r0, r0, lsl #9
     550:	00000484 	andeq	r0, r0, r4, lsl #9
     554:	000004d4 	ldrdeq	r0, [r0], -r4
     558:	000004d8 	ldrdeq	r0, [r0], -r8
     55c:	000004de 	ldrdeq	r0, [r0], -lr
	...
     568:	0000049a 	muleq	r0, sl, r4
     56c:	000004a2 	andeq	r0, r0, r2, lsr #9
     570:	000004a6 	andeq	r0, r0, r6, lsr #9
     574:	000004a8 	andeq	r0, r0, r8, lsr #9
     578:	000004aa 	andeq	r0, r0, sl, lsr #9
     57c:	000004ca 	andeq	r0, r0, sl, asr #9
	...
     588:	000004d4 	ldrdeq	r0, [r0], -r4
     58c:	000004d8 	ldrdeq	r0, [r0], -r8
     590:	000004de 	ldrdeq	r0, [r0], -lr
     594:	0000050e 	andeq	r0, r0, lr, lsl #10
	...
     5a0:	000004ec 	andeq	r0, r0, ip, ror #9
     5a4:	000004ee 	andeq	r0, r0, lr, ror #9
     5a8:	000004f4 	strdeq	r0, [r0], -r4
     5ac:	0000050e 	andeq	r0, r0, lr, lsl #10
	...
     5b8:	00000514 	andeq	r0, r0, r4, lsl r5
     5bc:	00000518 	andeq	r0, r0, r8, lsl r5
     5c0:	0000051c 	andeq	r0, r0, ip, lsl r5
     5c4:	000005a6 	andeq	r0, r0, r6, lsr #11
	...
     5d0:	00000514 	andeq	r0, r0, r4, lsl r5
     5d4:	00000518 	andeq	r0, r0, r8, lsl r5
     5d8:	0000051c 	andeq	r0, r0, ip, lsl r5
     5dc:	0000056c 	andeq	r0, r0, ip, ror #10
     5e0:	00000570 	andeq	r0, r0, r0, ror r5
     5e4:	00000576 	andeq	r0, r0, r6, ror r5
	...
     5f0:	00000532 	andeq	r0, r0, r2, lsr r5
     5f4:	0000053a 	andeq	r0, r0, sl, lsr r5
     5f8:	0000053e 	andeq	r0, r0, lr, lsr r5
     5fc:	00000540 	andeq	r0, r0, r0, asr #10
     600:	00000542 	andeq	r0, r0, r2, asr #10
     604:	00000562 	andeq	r0, r0, r2, ror #10
	...
     610:	0000056c 	andeq	r0, r0, ip, ror #10
     614:	00000570 	andeq	r0, r0, r0, ror r5
     618:	00000576 	andeq	r0, r0, r6, ror r5
     61c:	000005a6 	andeq	r0, r0, r6, lsr #11
	...
     628:	00000584 	andeq	r0, r0, r4, lsl #11
     62c:	00000586 	andeq	r0, r0, r6, lsl #11
     630:	0000058c 	andeq	r0, r0, ip, lsl #11
     634:	000005a6 	andeq	r0, r0, r6, lsr #11
	...
     640:	000005a8 	andeq	r0, r0, r8, lsr #11
     644:	000005b2 			; <UNDEFINED> instruction: 0x000005b2
     648:	000005b6 			; <UNDEFINED> instruction: 0x000005b6
     64c:	000005ba 			; <UNDEFINED> instruction: 0x000005ba
     650:	000005be 			; <UNDEFINED> instruction: 0x000005be
     654:	000005c2 	andeq	r0, r0, r2, asr #11
     658:	000005c4 	andeq	r0, r0, r4, asr #11
     65c:	00000606 	andeq	r0, r0, r6, lsl #12
	...
     668:	000005cc 	andeq	r0, r0, ip, asr #11
     66c:	000005d6 	ldrdeq	r0, [r0], -r6
     670:	000005dc 	ldrdeq	r0, [r0], -ip
     674:	000005f4 	strdeq	r0, [r0], -r4
	...
     680:	0000060a 	andeq	r0, r0, sl, lsl #12
     684:	00000614 	andeq	r0, r0, r4, lsl r6
     688:	00000618 	andeq	r0, r0, r8, lsl r6
     68c:	0000061c 	andeq	r0, r0, ip, lsl r6
     690:	00000620 	andeq	r0, r0, r0, lsr #12
     694:	00000624 	andeq	r0, r0, r4, lsr #12
     698:	00000626 	andeq	r0, r0, r6, lsr #12
     69c:	00000670 	andeq	r0, r0, r0, ror r6
     6a0:	00000674 	andeq	r0, r0, r4, ror r6
     6a4:	0000067c 	andeq	r0, r0, ip, ror r6
	...
     6b0:	00000632 	andeq	r0, r0, r2, lsr r6
     6b4:	0000063c 	andeq	r0, r0, ip, lsr r6
     6b8:	00000644 	andeq	r0, r0, r4, asr #12
     6bc:	00000664 	andeq	r0, r0, r4, ror #12
	...
     6c8:	00000670 	andeq	r0, r0, r0, ror r6
     6cc:	00000674 	andeq	r0, r0, r4, ror r6
     6d0:	0000067c 	andeq	r0, r0, ip, ror r6
     6d4:	0000068e 	andeq	r0, r0, lr, lsl #13
     6d8:	00000692 	muleq	r0, r2, r6
     6dc:	000006c6 	andeq	r0, r0, r6, asr #13
     6e0:	000006ca 	andeq	r0, r0, sl, asr #13
     6e4:	000006d2 	ldrdeq	r0, [r0], -r2
	...
     6f0:	000006c6 	andeq	r0, r0, r6, asr #13
     6f4:	000006ca 	andeq	r0, r0, sl, asr #13
     6f8:	000006d2 	ldrdeq	r0, [r0], -r2
     6fc:	00000716 	andeq	r0, r0, r6, lsl r7
     700:	0000071a 	andeq	r0, r0, sl, lsl r7
     704:	00000720 	andeq	r0, r0, r0, lsr #14
	...
     710:	000006e4 	andeq	r0, r0, r4, ror #13
     714:	000006e6 	andeq	r0, r0, r6, ror #13
     718:	000006ec 	andeq	r0, r0, ip, ror #13
     71c:	0000070c 	andeq	r0, r0, ip, lsl #14
	...
     728:	00000716 	andeq	r0, r0, r6, lsl r7
     72c:	0000071a 	andeq	r0, r0, sl, lsl r7
     730:	00000720 	andeq	r0, r0, r0, lsr #14
     734:	0000072e 	andeq	r0, r0, lr, lsr #14
     738:	00000730 	andeq	r0, r0, r0, lsr r7
     73c:	00000760 	andeq	r0, r0, r0, ror #14
     740:	00000764 	andeq	r0, r0, r4, ror #14
     744:	0000076a 	andeq	r0, r0, sl, ror #14
	...
     750:	00000760 	andeq	r0, r0, r0, ror #14
     754:	00000764 	andeq	r0, r0, r4, ror #14
     758:	0000076a 	andeq	r0, r0, sl, ror #14
     75c:	000007aa 	andeq	r0, r0, sl, lsr #15
     760:	000007ae 	andeq	r0, r0, lr, lsr #15
     764:	000007b4 			; <UNDEFINED> instruction: 0x000007b4
	...
     770:	00000778 	andeq	r0, r0, r8, ror r7
     774:	0000077a 	andeq	r0, r0, sl, ror r7
     778:	00000780 	andeq	r0, r0, r0, lsl #15
     77c:	000007a0 	andeq	r0, r0, r0, lsr #15
	...
     788:	000007aa 	andeq	r0, r0, sl, lsr #15
     78c:	000007ae 	andeq	r0, r0, lr, lsr #15
     790:	000007b4 			; <UNDEFINED> instruction: 0x000007b4
     794:	000007b6 			; <UNDEFINED> instruction: 0x000007b6
     798:	000007b8 			; <UNDEFINED> instruction: 0x000007b8
     79c:	000007f6 	strdeq	r0, [r0], -r6
     7a0:	000007fa 	strdeq	r0, [r0], -sl
     7a4:	00000800 	andeq	r0, r0, r0, lsl #16
	...
     7b0:	000007c4 	andeq	r0, r0, r4, asr #15
     7b4:	000007c6 	andeq	r0, r0, r6, asr #15
     7b8:	000007cc 	andeq	r0, r0, ip, asr #15
     7bc:	000007ec 	andeq	r0, r0, ip, ror #15
	...
     7c8:	000007f6 	strdeq	r0, [r0], -r6
     7cc:	000007fa 	strdeq	r0, [r0], -sl
     7d0:	00000800 	andeq	r0, r0, r0, lsl #16
     7d4:	0000080e 	andeq	r0, r0, lr, lsl #16
     7d8:	00000810 	andeq	r0, r0, r0, lsl r8
     7dc:	00000840 	andeq	r0, r0, r0, asr #16
     7e0:	00000844 	andeq	r0, r0, r4, asr #16
     7e4:	0000084a 	andeq	r0, r0, sl, asr #16
	...
     7f0:	00000840 	andeq	r0, r0, r0, asr #16
     7f4:	00000844 	andeq	r0, r0, r4, asr #16
     7f8:	0000084a 	andeq	r0, r0, sl, asr #16
     7fc:	0000088a 	andeq	r0, r0, sl, lsl #17
     800:	0000088e 	andeq	r0, r0, lr, lsl #17
     804:	00000894 	muleq	r0, r4, r8
	...
     810:	00000858 	andeq	r0, r0, r8, asr r8
     814:	0000085a 	andeq	r0, r0, sl, asr r8
     818:	00000860 	andeq	r0, r0, r0, ror #16
     81c:	00000880 	andeq	r0, r0, r0, lsl #17
	...
     828:	0000088a 	andeq	r0, r0, sl, lsl #17
     82c:	0000088e 	andeq	r0, r0, lr, lsl #17
     830:	00000894 	muleq	r0, r4, r8
     834:	000008a2 	andeq	r0, r0, r2, lsr #17
     838:	000008a4 	andeq	r0, r0, r4, lsr #17
     83c:	000008d4 	ldrdeq	r0, [r0], -r4
     840:	000008d8 	ldrdeq	r0, [r0], -r8
     844:	000008de 	ldrdeq	r0, [r0], -lr
	...
     850:	000008d4 	ldrdeq	r0, [r0], -r4
     854:	000008d8 	ldrdeq	r0, [r0], -r8
     858:	000008de 	ldrdeq	r0, [r0], -lr
     85c:	0000091e 	andeq	r0, r0, lr, lsl r9
     860:	00000922 	andeq	r0, r0, r2, lsr #18
     864:	00000928 	andeq	r0, r0, r8, lsr #18
	...
     870:	000008ec 	andeq	r0, r0, ip, ror #17
     874:	000008ee 	andeq	r0, r0, lr, ror #17
     878:	000008f4 	strdeq	r0, [r0], -r4
     87c:	00000914 	andeq	r0, r0, r4, lsl r9
	...
     888:	0000091e 	andeq	r0, r0, lr, lsl r9
     88c:	00000922 	andeq	r0, r0, r2, lsr #18
     890:	00000928 	andeq	r0, r0, r8, lsr #18
     894:	00000968 	andeq	r0, r0, r8, ror #18
	...
     8a0:	0000091e 	andeq	r0, r0, lr, lsl r9
     8a4:	00000922 	andeq	r0, r0, r2, lsr #18
     8a8:	00000928 	andeq	r0, r0, r8, lsr #18
     8ac:	0000092a 	andeq	r0, r0, sl, lsr #18
     8b0:	0000092c 	andeq	r0, r0, ip, lsr #18
     8b4:	00000968 	andeq	r0, r0, r8, ror #18
	...
     8c0:	00000938 	andeq	r0, r0, r8, lsr r9
     8c4:	0000093a 	andeq	r0, r0, sl, lsr r9
     8c8:	00000940 	andeq	r0, r0, r0, asr #18
     8cc:	00000958 	andeq	r0, r0, r8, asr r9
	...
     8d8:	00000988 	andeq	r0, r0, r8, lsl #19
     8dc:	000009a8 	andeq	r0, r0, r8, lsr #19
     8e0:	000009b0 			; <UNDEFINED> instruction: 0x000009b0
     8e4:	000009ea 	andeq	r0, r0, sl, ror #19
     8e8:	000009ee 	andeq	r0, r0, lr, ror #19
     8ec:	000009f2 	strdeq	r0, [r0], -r2
     8f0:	000009f4 	strdeq	r0, [r0], -r4
     8f4:	000009f6 	strdeq	r0, [r0], -r6
	...
     900:	00000990 	muleq	r0, r0, r9
     904:	00000994 	muleq	r0, r4, r9
     908:	0000099c 	muleq	r0, ip, r9
     90c:	000009a8 	andeq	r0, r0, r8, lsr #19
     910:	000009c0 	andeq	r0, r0, r0, asr #19
     914:	000009d8 	ldrdeq	r0, [r0], -r8
	...
     920:	00000a26 	andeq	r0, r0, r6, lsr #20
     924:	00000a30 	andeq	r0, r0, r0, lsr sl
     928:	00000a34 	andeq	r0, r0, r4, lsr sl
     92c:	00000a38 	andeq	r0, r0, r8, lsr sl
     930:	00000a3c 	andeq	r0, r0, ip, lsr sl
     934:	00000a40 	andeq	r0, r0, r0, asr #20
     938:	00000a42 	andeq	r0, r0, r2, asr #20
     93c:	00000a84 	andeq	r0, r0, r4, lsl #21
     940:	00000a88 	andeq	r0, r0, r8, lsl #21
     944:	00000a8e 	andeq	r0, r0, lr, lsl #21
	...
     950:	00000a4a 	andeq	r0, r0, sl, asr #20
     954:	00000a54 	andeq	r0, r0, r4, asr sl
     958:	00000a5a 	andeq	r0, r0, sl, asr sl
     95c:	00000a7a 	andeq	r0, r0, sl, ror sl
	...
     968:	00000a84 	andeq	r0, r0, r4, lsl #21
     96c:	00000a88 	andeq	r0, r0, r8, lsl #21
     970:	00000a8e 	andeq	r0, r0, lr, lsl #21
     974:	00000a9c 	muleq	r0, ip, sl
     978:	00000a9e 	muleq	r0, lr, sl
     97c:	00000ace 	andeq	r0, r0, lr, asr #21
     980:	00000ad2 	ldrdeq	r0, [r0], -r2
     984:	00000ad8 	ldrdeq	r0, [r0], -r8
	...
     990:	00000ace 	andeq	r0, r0, lr, asr #21
     994:	00000ad2 	ldrdeq	r0, [r0], -r2
     998:	00000ad8 	ldrdeq	r0, [r0], -r8
     99c:	00000b18 	andeq	r0, r0, r8, lsl fp
     9a0:	00000b1c 	andeq	r0, r0, ip, lsl fp
     9a4:	00000b22 	andeq	r0, r0, r2, lsr #22
	...
     9b0:	00000ae6 	andeq	r0, r0, r6, ror #21
     9b4:	00000ae8 	andeq	r0, r0, r8, ror #21
     9b8:	00000aee 	andeq	r0, r0, lr, ror #21
     9bc:	00000b0e 	andeq	r0, r0, lr, lsl #22
	...
     9c8:	00000b18 	andeq	r0, r0, r8, lsl fp
     9cc:	00000b1c 	andeq	r0, r0, ip, lsl fp
     9d0:	00000b22 	andeq	r0, r0, r2, lsr #22
     9d4:	00000b60 	andeq	r0, r0, r0, ror #22
     9d8:	00000b64 	andeq	r0, r0, r4, ror #22
     9dc:	00000b6a 	andeq	r0, r0, sl, ror #22
	...
     9e8:	00000b30 	andeq	r0, r0, r0, lsr fp
     9ec:	00000b32 	andeq	r0, r0, r2, lsr fp
     9f0:	00000b38 	andeq	r0, r0, r8, lsr fp
     9f4:	00000b56 	andeq	r0, r0, r6, asr fp
	...
     a00:	00000b60 	andeq	r0, r0, r0, ror #22
     a04:	00000b64 	andeq	r0, r0, r4, ror #22
     a08:	00000b6a 	andeq	r0, r0, sl, ror #22
     a0c:	00000ba8 	andeq	r0, r0, r8, lsr #23
     a10:	00000bac 	andeq	r0, r0, ip, lsr #23
     a14:	00000bb2 			; <UNDEFINED> instruction: 0x00000bb2
	...
     a20:	00000b78 	andeq	r0, r0, r8, ror fp
     a24:	00000b7a 	andeq	r0, r0, sl, ror fp
     a28:	00000b80 	andeq	r0, r0, r0, lsl #23
     a2c:	00000b9e 	muleq	r0, lr, fp
	...
     a38:	00000ba8 	andeq	r0, r0, r8, lsr #23
     a3c:	00000bac 	andeq	r0, r0, ip, lsr #23
     a40:	00000bb2 			; <UNDEFINED> instruction: 0x00000bb2
     a44:	00000bb4 			; <UNDEFINED> instruction: 0x00000bb4
     a48:	00000bb6 			; <UNDEFINED> instruction: 0x00000bb6
     a4c:	00000bf4 	strdeq	r0, [r0], -r4
     a50:	00000bf8 	strdeq	r0, [r0], -r8
     a54:	00000bfe 	strdeq	r0, [r0], -lr
	...
     a60:	00000bc2 	andeq	r0, r0, r2, asr #23
     a64:	00000bc4 	andeq	r0, r0, r4, asr #23
     a68:	00000bca 	andeq	r0, r0, sl, asr #23
     a6c:	00000bea 	andeq	r0, r0, sl, ror #23
	...
     a78:	00000bf4 	strdeq	r0, [r0], -r4
     a7c:	00000bf8 	strdeq	r0, [r0], -r8
     a80:	00000bfe 	strdeq	r0, [r0], -lr
     a84:	00000c0c 	andeq	r0, r0, ip, lsl #24
     a88:	00000c0e 	andeq	r0, r0, lr, lsl #24
     a8c:	00000c3e 	andeq	r0, r0, lr, lsr ip
     a90:	00000c42 	andeq	r0, r0, r2, asr #24
     a94:	00000c48 	andeq	r0, r0, r8, asr #24
	...
     aa0:	00000c3e 	andeq	r0, r0, lr, lsr ip
     aa4:	00000c42 	andeq	r0, r0, r2, asr #24
     aa8:	00000c48 	andeq	r0, r0, r8, asr #24
     aac:	00000c88 	andeq	r0, r0, r8, lsl #25
     ab0:	00000c8c 	andeq	r0, r0, ip, lsl #25
     ab4:	00000c92 	muleq	r0, r2, ip
	...
     ac0:	00000c56 	andeq	r0, r0, r6, asr ip
     ac4:	00000c58 	andeq	r0, r0, r8, asr ip
     ac8:	00000c5e 	andeq	r0, r0, lr, asr ip
     acc:	00000c7e 	andeq	r0, r0, lr, ror ip
	...
     ad8:	00000c88 	andeq	r0, r0, r8, lsl #25
     adc:	00000c8c 	andeq	r0, r0, ip, lsl #25
     ae0:	00000c92 	muleq	r0, r2, ip
     ae4:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     ae8:	00000cd4 	ldrdeq	r0, [r0], -r4
     aec:	00000cda 	ldrdeq	r0, [r0], -sl
	...
     af8:	00000ca0 	andeq	r0, r0, r0, lsr #25
     afc:	00000ca2 	andeq	r0, r0, r2, lsr #25
     b00:	00000ca8 	andeq	r0, r0, r8, lsr #25
     b04:	00000cc6 	andeq	r0, r0, r6, asr #25
	...
     b10:	00000cd0 	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     b14:	00000cd4 	ldrdeq	r0, [r0], -r4
     b18:	00000cda 	ldrdeq	r0, [r0], -sl
     b1c:	00000d18 	andeq	r0, r0, r8, lsl sp
     b20:	00000d1c 	andeq	r0, r0, ip, lsl sp
     b24:	00000d22 	andeq	r0, r0, r2, lsr #26
	...
     b30:	00000ce8 	andeq	r0, r0, r8, ror #25
     b34:	00000cea 	andeq	r0, r0, sl, ror #25
     b38:	00000cf0 	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     b3c:	00000d0e 	andeq	r0, r0, lr, lsl #26
	...
     b48:	00000d18 	andeq	r0, r0, r8, lsl sp
     b4c:	00000d1c 	andeq	r0, r0, ip, lsl sp
     b50:	00000d22 	andeq	r0, r0, r2, lsr #26
     b54:	00000d62 	andeq	r0, r0, r2, ror #26
	...
     b60:	00000d18 	andeq	r0, r0, r8, lsl sp
     b64:	00000d1c 	andeq	r0, r0, ip, lsl sp
     b68:	00000d22 	andeq	r0, r0, r2, lsr #26
     b6c:	00000d24 	andeq	r0, r0, r4, lsr #26
     b70:	00000d26 	andeq	r0, r0, r6, lsr #26
     b74:	00000d62 	andeq	r0, r0, r2, ror #26
	...
     b80:	00000d32 	andeq	r0, r0, r2, lsr sp
     b84:	00000d34 	andeq	r0, r0, r4, lsr sp
     b88:	00000d3a 	andeq	r0, r0, sl, lsr sp
     b8c:	00000d52 	andeq	r0, r0, r2, asr sp
	...
     b98:	00000db4 			; <UNDEFINED> instruction: 0x00000db4
     b9c:	00000dbc 			; <UNDEFINED> instruction: 0x00000dbc
     ba0:	00000dc0 	andeq	r0, r0, r0, asr #27
     ba4:	00000dd6 	ldrdeq	r0, [r0], -r6
	...
     bb0:	00000e70 	andeq	r0, r0, r0, ror lr
     bb4:	00000e7a 	andeq	r0, r0, sl, ror lr
     bb8:	00000e7e 	andeq	r0, r0, lr, ror lr
     bbc:	00000e94 	muleq	r0, r4, lr
	...
     bc8:	00000ebe 			; <UNDEFINED> instruction: 0x00000ebe
     bcc:	00000f04 	andeq	r0, r0, r4, lsl #30
     bd0:	00000f08 	andeq	r0, r0, r8, lsl #30
     bd4:	00000f10 	andeq	r0, r0, r0, lsl pc
	...
     be0:	00000f04 	andeq	r0, r0, r4, lsl #30
     be4:	00000f08 	andeq	r0, r0, r8, lsl #30
     be8:	00000f10 	andeq	r0, r0, r0, lsl pc
     bec:	00000f22 	andeq	r0, r0, r2, lsr #30
     bf0:	00000f24 	andeq	r0, r0, r4, lsr #30
     bf4:	00000f30 	andeq	r0, r0, r0, lsr pc
     bf8:	00000f32 	andeq	r0, r0, r2, lsr pc
     bfc:	00000f3e 	andeq	r0, r0, lr, lsr pc
     c00:	00000f42 	andeq	r0, r0, r2, asr #30
     c04:	00000f4c 	andeq	r0, r0, ip, asr #30
	...
     c10:	00000f30 	andeq	r0, r0, r0, lsr pc
     c14:	00000f32 	andeq	r0, r0, r2, lsr pc
     c18:	00000f3e 	andeq	r0, r0, lr, lsr pc
     c1c:	00000f42 	andeq	r0, r0, r2, asr #30
     c20:	00000f4e 	andeq	r0, r0, lr, asr #30
     c24:	00000f52 	andeq	r0, r0, r2, asr pc
     c28:	00000f58 	andeq	r0, r0, r8, asr pc
     c2c:	00000fa2 	andeq	r0, r0, r2, lsr #31
	...
     c38:	00000f30 	andeq	r0, r0, r0, lsr pc
     c3c:	00000f32 	andeq	r0, r0, r2, lsr pc
     c40:	00000f3e 	andeq	r0, r0, lr, lsr pc
     c44:	00000f42 	andeq	r0, r0, r2, asr #30
     c48:	00000f4e 	andeq	r0, r0, lr, asr #30
     c4c:	00000f52 	andeq	r0, r0, r2, asr pc
     c50:	00000f60 	andeq	r0, r0, r0, ror #30
     c54:	00000f74 	andeq	r0, r0, r4, ror pc
	...
     c60:	00000f7e 	andeq	r0, r0, lr, ror pc
     c64:	00000f80 	andeq	r0, r0, r0, lsl #31
     c68:	00000f86 	andeq	r0, r0, r6, lsl #31
     c6c:	00000fa2 	andeq	r0, r0, r2, lsr #31
	...
     c78:	00000fa2 	andeq	r0, r0, r2, lsr #31
     c7c:	00000ffc 	strdeq	r0, [r0], -ip
     c80:	00001000 	andeq	r1, r0, r0
     c84:	00001006 	andeq	r1, r0, r6
	...
     c90:	00000fbc 			; <UNDEFINED> instruction: 0x00000fbc
     c94:	00000fc4 	andeq	r0, r0, r4, asr #31
     c98:	00000fc8 	andeq	r0, r0, r8, asr #31
     c9c:	00000fca 	andeq	r0, r0, sl, asr #31
     ca0:	00000fcc 	andeq	r0, r0, ip, asr #31
     ca4:	00000ff2 	strdeq	r0, [r0], -r2
	...
     cb0:	00000ffc 	strdeq	r0, [r0], -ip
     cb4:	00001000 	andeq	r1, r0, r0
     cb8:	00001006 	andeq	r1, r0, r6
     cbc:	00001044 	andeq	r1, r0, r4, asr #32
     cc0:	00001048 	andeq	r1, r0, r8, asr #32
     cc4:	0000104e 	andeq	r1, r0, lr, asr #32
	...
     cd0:	00001014 	andeq	r1, r0, r4, lsl r0
     cd4:	00001016 	andeq	r1, r0, r6, lsl r0
     cd8:	0000101c 	andeq	r1, r0, ip, lsl r0
     cdc:	0000103a 	andeq	r1, r0, sl, lsr r0
	...
     ce8:	00001044 	andeq	r1, r0, r4, asr #32
     cec:	00001048 	andeq	r1, r0, r8, asr #32
     cf0:	0000104e 	andeq	r1, r0, lr, asr #32
     cf4:	0000108e 	andeq	r1, r0, lr, lsl #1
     cf8:	00001092 	muleq	r0, r2, r0
     cfc:	00001098 	muleq	r0, r8, r0
	...
     d08:	0000105c 	andeq	r1, r0, ip, asr r0
     d0c:	0000105e 	andeq	r1, r0, lr, asr r0
     d10:	00001064 	andeq	r1, r0, r4, rrx
     d14:	00001084 	andeq	r1, r0, r4, lsl #1
	...
     d20:	0000108e 	andeq	r1, r0, lr, lsl #1
     d24:	00001092 	muleq	r0, r2, r0
     d28:	00001098 	muleq	r0, r8, r0
     d2c:	000010d8 	ldrdeq	r1, [r0], -r8
     d30:	000010dc 	ldrdeq	r1, [r0], -ip
     d34:	000010e2 	andeq	r1, r0, r2, ror #1
	...
     d40:	000010a6 	andeq	r1, r0, r6, lsr #1
     d44:	000010a8 	andeq	r1, r0, r8, lsr #1
     d48:	000010ae 	andeq	r1, r0, lr, lsr #1
     d4c:	000010ce 	andeq	r1, r0, lr, asr #1
	...
     d58:	000010d8 	ldrdeq	r1, [r0], -r8
     d5c:	000010dc 	ldrdeq	r1, [r0], -ip
     d60:	000010e2 	andeq	r1, r0, r2, ror #1
     d64:	00001122 	andeq	r1, r0, r2, lsr #2
     d68:	00001126 	andeq	r1, r0, r6, lsr #2
     d6c:	0000112c 	andeq	r1, r0, ip, lsr #2
	...
     d78:	000010f0 	strdeq	r1, [r0], -r0
     d7c:	000010f2 	strdeq	r1, [r0], -r2
     d80:	000010f8 	strdeq	r1, [r0], -r8
     d84:	00001118 	andeq	r1, r0, r8, lsl r1
	...
     d90:	00001122 	andeq	r1, r0, r2, lsr #2
     d94:	00001126 	andeq	r1, r0, r6, lsr #2
     d98:	0000112c 	andeq	r1, r0, ip, lsr #2
     d9c:	0000116c 	andeq	r1, r0, ip, ror #2
     da0:	00001170 	andeq	r1, r0, r0, ror r1
     da4:	00001176 	andeq	r1, r0, r6, ror r1
	...
     db0:	0000113a 	andeq	r1, r0, sl, lsr r1
     db4:	0000113c 	andeq	r1, r0, ip, lsr r1
     db8:	00001142 	andeq	r1, r0, r2, asr #2
     dbc:	00001162 	andeq	r1, r0, r2, ror #2
	...
     dc8:	0000116c 	andeq	r1, r0, ip, ror #2
     dcc:	00001170 	andeq	r1, r0, r0, ror r1
     dd0:	00001176 	andeq	r1, r0, r6, ror r1
     dd4:	000011b6 			; <UNDEFINED> instruction: 0x000011b6
     dd8:	000011ba 			; <UNDEFINED> instruction: 0x000011ba
     ddc:	000011c0 	andeq	r1, r0, r0, asr #3
	...
     de8:	00001184 	andeq	r1, r0, r4, lsl #3
     dec:	00001186 	andeq	r1, r0, r6, lsl #3
     df0:	0000118c 	andeq	r1, r0, ip, lsl #3
     df4:	000011ac 	andeq	r1, r0, ip, lsr #3
	...
     e00:	000011b6 			; <UNDEFINED> instruction: 0x000011b6
     e04:	000011ba 			; <UNDEFINED> instruction: 0x000011ba
     e08:	000011c0 	andeq	r1, r0, r0, asr #3
     e0c:	00001200 	andeq	r1, r0, r0, lsl #4
     e10:	00001204 	andeq	r1, r0, r4, lsl #4
     e14:	0000120a 	andeq	r1, r0, sl, lsl #4
	...
     e20:	000011ce 	andeq	r1, r0, lr, asr #3
     e24:	000011d0 	ldrdeq	r1, [r0], -r0
     e28:	000011d6 	ldrdeq	r1, [r0], -r6
     e2c:	000011f6 	strdeq	r1, [r0], -r6
	...
     e38:	00001200 	andeq	r1, r0, r0, lsl #4
     e3c:	00001204 	andeq	r1, r0, r4, lsl #4
     e40:	0000120a 	andeq	r1, r0, sl, lsl #4
     e44:	0000124a 	andeq	r1, r0, sl, asr #4
     e48:	0000124e 	andeq	r1, r0, lr, asr #4
     e4c:	00001254 	andeq	r1, r0, r4, asr r2
	...
     e58:	00001218 	andeq	r1, r0, r8, lsl r2
     e5c:	0000121a 	andeq	r1, r0, sl, lsl r2
     e60:	00001220 	andeq	r1, r0, r0, lsr #4
     e64:	00001240 	andeq	r1, r0, r0, asr #4
	...
     e70:	0000124a 	andeq	r1, r0, sl, asr #4
     e74:	0000124e 	andeq	r1, r0, lr, asr #4
     e78:	00001254 	andeq	r1, r0, r4, asr r2
     e7c:	00001294 	muleq	r0, r4, r2
     e80:	00001298 	muleq	r0, r8, r2
     e84:	0000129e 	muleq	r0, lr, r2
	...
     e90:	00001262 	andeq	r1, r0, r2, ror #4
     e94:	00001264 	andeq	r1, r0, r4, ror #4
     e98:	0000126a 	andeq	r1, r0, sl, ror #4
     e9c:	0000128a 	andeq	r1, r0, sl, lsl #5
	...
     ea8:	00001294 	muleq	r0, r4, r2
     eac:	00001298 	muleq	r0, r8, r2
     eb0:	0000129e 	muleq	r0, lr, r2
     eb4:	000012de 	ldrdeq	r1, [r0], -lr
     eb8:	000012e2 	andeq	r1, r0, r2, ror #5
     ebc:	000012e8 	andeq	r1, r0, r8, ror #5
	...
     ec8:	000012ac 	andeq	r1, r0, ip, lsr #5
     ecc:	000012ae 	andeq	r1, r0, lr, lsr #5
     ed0:	000012b4 			; <UNDEFINED> instruction: 0x000012b4
     ed4:	000012d4 	ldrdeq	r1, [r0], -r4
	...
     ee0:	000012de 	ldrdeq	r1, [r0], -lr
     ee4:	000012e2 	andeq	r1, r0, r2, ror #5
     ee8:	000012e8 	andeq	r1, r0, r8, ror #5
     eec:	00001328 	andeq	r1, r0, r8, lsr #6
     ef0:	0000132c 	andeq	r1, r0, ip, lsr #6
     ef4:	00001332 	andeq	r1, r0, r2, lsr r3
	...
     f00:	000012f6 	strdeq	r1, [r0], -r6
     f04:	000012f8 	strdeq	r1, [r0], -r8
     f08:	000012fe 	strdeq	r1, [r0], -lr
     f0c:	0000131e 	andeq	r1, r0, lr, lsl r3
	...
     f18:	00001328 	andeq	r1, r0, r8, lsr #6
     f1c:	0000132c 	andeq	r1, r0, ip, lsr #6
     f20:	00001332 	andeq	r1, r0, r2, lsr r3
     f24:	00001372 	andeq	r1, r0, r2, ror r3
     f28:	00001376 	andeq	r1, r0, r6, ror r3
     f2c:	0000137c 	andeq	r1, r0, ip, ror r3
	...
     f38:	00001340 	andeq	r1, r0, r0, asr #6
     f3c:	00001342 	andeq	r1, r0, r2, asr #6
     f40:	00001348 	andeq	r1, r0, r8, asr #6
     f44:	00001368 	andeq	r1, r0, r8, ror #6
	...
     f50:	00001372 	andeq	r1, r0, r2, ror r3
     f54:	00001376 	andeq	r1, r0, r6, ror r3
     f58:	0000137c 	andeq	r1, r0, ip, ror r3
     f5c:	000013bc 			; <UNDEFINED> instruction: 0x000013bc
     f60:	000013c0 	andeq	r1, r0, r0, asr #7
     f64:	000013c6 	andeq	r1, r0, r6, asr #7
	...
     f70:	0000138a 	andeq	r1, r0, sl, lsl #7
     f74:	0000138c 	andeq	r1, r0, ip, lsl #7
     f78:	00001392 	muleq	r0, r2, r3
     f7c:	000013b2 			; <UNDEFINED> instruction: 0x000013b2
	...
     f88:	000013bc 			; <UNDEFINED> instruction: 0x000013bc
     f8c:	000013c0 	andeq	r1, r0, r0, asr #7
     f90:	000013c6 	andeq	r1, r0, r6, asr #7
     f94:	00001406 	andeq	r1, r0, r6, lsl #8
     f98:	0000140a 	andeq	r1, r0, sl, lsl #8
     f9c:	00001410 	andeq	r1, r0, r0, lsl r4
	...
     fa8:	000013d4 	ldrdeq	r1, [r0], -r4
     fac:	000013d6 	ldrdeq	r1, [r0], -r6
     fb0:	000013dc 	ldrdeq	r1, [r0], -ip
     fb4:	000013fc 	strdeq	r1, [r0], -ip
	...
     fc0:	00001406 	andeq	r1, r0, r6, lsl #8
     fc4:	0000140a 	andeq	r1, r0, sl, lsl #8
     fc8:	00001410 	andeq	r1, r0, r0, lsl r4
     fcc:	00001456 	andeq	r1, r0, r6, asr r4
     fd0:	0000145a 	andeq	r1, r0, sl, asr r4
     fd4:	00001460 	andeq	r1, r0, r0, ror #8
	...
     fe0:	0000141e 	andeq	r1, r0, lr, lsl r4
     fe4:	00001420 	andeq	r1, r0, r0, lsr #8
     fe8:	00001426 	andeq	r1, r0, r6, lsr #8
     fec:	0000144c 	andeq	r1, r0, ip, asr #8
	...
     ff8:	00001456 	andeq	r1, r0, r6, asr r4
     ffc:	0000145a 	andeq	r1, r0, sl, asr r4
    1000:	00001460 	andeq	r1, r0, r0, ror #8
    1004:	0000149e 	muleq	r0, lr, r4
    1008:	000014a2 	andeq	r1, r0, r2, lsr #9
    100c:	000014a8 	andeq	r1, r0, r8, lsr #9
	...
    1018:	0000146e 	andeq	r1, r0, lr, ror #8
    101c:	00001470 	andeq	r1, r0, r0, ror r4
    1020:	00001476 	andeq	r1, r0, r6, ror r4
    1024:	00001494 	muleq	r0, r4, r4
	...
    1030:	0000149e 	muleq	r0, lr, r4
    1034:	000014a2 	andeq	r1, r0, r2, lsr #9
    1038:	000014a8 	andeq	r1, r0, r8, lsr #9
    103c:	000014e8 	andeq	r1, r0, r8, ror #9
    1040:	000014ec 	andeq	r1, r0, ip, ror #9
    1044:	000014f2 	strdeq	r1, [r0], -r2
	...
    1050:	000014b6 			; <UNDEFINED> instruction: 0x000014b6
    1054:	000014b8 			; <UNDEFINED> instruction: 0x000014b8
    1058:	000014be 			; <UNDEFINED> instruction: 0x000014be
    105c:	000014de 	ldrdeq	r1, [r0], -lr
	...
    1068:	000014e8 	andeq	r1, r0, r8, ror #9
    106c:	000014ec 	andeq	r1, r0, ip, ror #9
    1070:	000014f2 	strdeq	r1, [r0], -r2
    1074:	00001532 	andeq	r1, r0, r2, lsr r5
    1078:	00001536 	andeq	r1, r0, r6, lsr r5
    107c:	0000153c 	andeq	r1, r0, ip, lsr r5
	...
    1088:	00001500 	andeq	r1, r0, r0, lsl #10
    108c:	00001502 	andeq	r1, r0, r2, lsl #10
    1090:	00001508 	andeq	r1, r0, r8, lsl #10
    1094:	00001528 	andeq	r1, r0, r8, lsr #10
	...
    10a0:	00001532 	andeq	r1, r0, r2, lsr r5
    10a4:	00001536 	andeq	r1, r0, r6, lsr r5
    10a8:	0000153c 	andeq	r1, r0, ip, lsr r5
    10ac:	0000157c 	andeq	r1, r0, ip, ror r5
    10b0:	00001580 	andeq	r1, r0, r0, lsl #11
    10b4:	00001586 	andeq	r1, r0, r6, lsl #11
	...
    10c0:	0000154a 	andeq	r1, r0, sl, asr #10
    10c4:	0000154c 	andeq	r1, r0, ip, asr #10
    10c8:	00001552 	andeq	r1, r0, r2, asr r5
    10cc:	00001572 	andeq	r1, r0, r2, ror r5
	...
    10d8:	0000157c 	andeq	r1, r0, ip, ror r5
    10dc:	00001580 	andeq	r1, r0, r0, lsl #11
    10e0:	00001586 	andeq	r1, r0, r6, lsl #11
    10e4:	000015c6 	andeq	r1, r0, r6, asr #11
    10e8:	000015ca 	andeq	r1, r0, sl, asr #11
    10ec:	000015d0 	ldrdeq	r1, [r0], -r0
	...
    10f8:	00001594 	muleq	r0, r4, r5
    10fc:	00001596 	muleq	r0, r6, r5
    1100:	0000159c 	muleq	r0, ip, r5
    1104:	000015bc 			; <UNDEFINED> instruction: 0x000015bc
	...
    1110:	000015c6 	andeq	r1, r0, r6, asr #11
    1114:	000015ca 	andeq	r1, r0, sl, asr #11
    1118:	000015d0 	ldrdeq	r1, [r0], -r0
    111c:	00001616 	andeq	r1, r0, r6, lsl r6
    1120:	0000161a 	andeq	r1, r0, sl, lsl r6
    1124:	00001620 	andeq	r1, r0, r0, lsr #12
	...
    1130:	000015de 	ldrdeq	r1, [r0], -lr
    1134:	000015e0 	andeq	r1, r0, r0, ror #11
    1138:	000015e6 	andeq	r1, r0, r6, ror #11
    113c:	0000160c 	andeq	r1, r0, ip, lsl #12
	...
    1148:	00001616 	andeq	r1, r0, r6, lsl r6
    114c:	0000161a 	andeq	r1, r0, sl, lsl r6
    1150:	00001620 	andeq	r1, r0, r0, lsr #12
    1154:	00001664 	andeq	r1, r0, r4, ror #12
    1158:	00001668 	andeq	r1, r0, r8, ror #12
    115c:	0000166e 	andeq	r1, r0, lr, ror #12
	...
    1168:	0000162e 	andeq	r1, r0, lr, lsr #12
    116c:	00001630 	andeq	r1, r0, r0, lsr r6
    1170:	00001636 	andeq	r1, r0, r6, lsr r6
    1174:	0000165a 	andeq	r1, r0, sl, asr r6
	...
    1180:	00001664 	andeq	r1, r0, r4, ror #12
    1184:	00001668 	andeq	r1, r0, r8, ror #12
    1188:	0000166e 	andeq	r1, r0, lr, ror #12
    118c:	000016ac 	andeq	r1, r0, ip, lsr #13
    1190:	000016b0 			; <UNDEFINED> instruction: 0x000016b0
    1194:	000016b6 			; <UNDEFINED> instruction: 0x000016b6
	...
    11a0:	0000167c 	andeq	r1, r0, ip, ror r6
    11a4:	0000167e 	andeq	r1, r0, lr, ror r6
    11a8:	00001684 	andeq	r1, r0, r4, lsl #13
    11ac:	000016a2 	andeq	r1, r0, r2, lsr #13
	...
    11b8:	000016ac 	andeq	r1, r0, ip, lsr #13
    11bc:	000016b0 			; <UNDEFINED> instruction: 0x000016b0
    11c0:	000016b6 			; <UNDEFINED> instruction: 0x000016b6
    11c4:	000016f6 	strdeq	r1, [r0], -r6
    11c8:	000016fa 	strdeq	r1, [r0], -sl
    11cc:	00001700 	andeq	r1, r0, r0, lsl #14
	...
    11d8:	000016c4 	andeq	r1, r0, r4, asr #13
    11dc:	000016c6 	andeq	r1, r0, r6, asr #13
    11e0:	000016cc 	andeq	r1, r0, ip, asr #13
    11e4:	000016ec 	andeq	r1, r0, ip, ror #13
	...
    11f0:	000016f6 	strdeq	r1, [r0], -r6
    11f4:	000016fa 	strdeq	r1, [r0], -sl
    11f8:	00001700 	andeq	r1, r0, r0, lsl #14
    11fc:	00001740 	andeq	r1, r0, r0, asr #14
    1200:	00001744 	andeq	r1, r0, r4, asr #14
    1204:	0000174a 	andeq	r1, r0, sl, asr #14
	...
    1210:	0000170e 	andeq	r1, r0, lr, lsl #14
    1214:	00001710 	andeq	r1, r0, r0, lsl r7
    1218:	00001716 	andeq	r1, r0, r6, lsl r7
    121c:	00001736 	andeq	r1, r0, r6, lsr r7
	...
    1228:	00001740 	andeq	r1, r0, r0, asr #14
    122c:	00001744 	andeq	r1, r0, r4, asr #14
    1230:	0000174a 	andeq	r1, r0, sl, asr #14
    1234:	0000178a 	andeq	r1, r0, sl, lsl #15
    1238:	0000178e 	andeq	r1, r0, lr, lsl #15
    123c:	00001794 	muleq	r0, r4, r7
	...
    1248:	00001758 	andeq	r1, r0, r8, asr r7
    124c:	0000175a 	andeq	r1, r0, sl, asr r7
    1250:	00001760 	andeq	r1, r0, r0, ror #14
    1254:	00001780 	andeq	r1, r0, r0, lsl #15
	...
    1260:	0000178a 	andeq	r1, r0, sl, lsl #15
    1264:	0000178e 	andeq	r1, r0, lr, lsl #15
    1268:	00001794 	muleq	r0, r4, r7
    126c:	000017d4 	ldrdeq	r1, [r0], -r4
    1270:	000017d8 	ldrdeq	r1, [r0], -r8
    1274:	000017de 	ldrdeq	r1, [r0], -lr
	...
    1280:	000017a2 	andeq	r1, r0, r2, lsr #15
    1284:	000017a4 	andeq	r1, r0, r4, lsr #15
    1288:	000017aa 	andeq	r1, r0, sl, lsr #15
    128c:	000017ca 	andeq	r1, r0, sl, asr #15
	...
    1298:	000017d4 	ldrdeq	r1, [r0], -r4
    129c:	000017d8 	ldrdeq	r1, [r0], -r8
    12a0:	000017de 	ldrdeq	r1, [r0], -lr
    12a4:	0000181e 	andeq	r1, r0, lr, lsl r8
    12a8:	00001822 	andeq	r1, r0, r2, lsr #16
    12ac:	00001828 	andeq	r1, r0, r8, lsr #16
	...
    12b8:	000017ec 	andeq	r1, r0, ip, ror #15
    12bc:	000017ee 	andeq	r1, r0, lr, ror #15
    12c0:	000017f4 	strdeq	r1, [r0], -r4
    12c4:	00001814 	andeq	r1, r0, r4, lsl r8
	...
    12d0:	0000181e 	andeq	r1, r0, lr, lsl r8
    12d4:	00001822 	andeq	r1, r0, r2, lsr #16
    12d8:	00001828 	andeq	r1, r0, r8, lsr #16
    12dc:	00001868 	andeq	r1, r0, r8, ror #16
    12e0:	0000186c 	andeq	r1, r0, ip, ror #16
    12e4:	00001872 	andeq	r1, r0, r2, ror r8
	...
    12f0:	00001836 	andeq	r1, r0, r6, lsr r8
    12f4:	00001838 	andeq	r1, r0, r8, lsr r8
    12f8:	0000183e 	andeq	r1, r0, lr, lsr r8
    12fc:	0000185e 	andeq	r1, r0, lr, asr r8
	...
    1308:	00001868 	andeq	r1, r0, r8, ror #16
    130c:	0000186c 	andeq	r1, r0, ip, ror #16
    1310:	00001872 	andeq	r1, r0, r2, ror r8
    1314:	000018b2 			; <UNDEFINED> instruction: 0x000018b2
    1318:	000018b6 			; <UNDEFINED> instruction: 0x000018b6
    131c:	000018bc 			; <UNDEFINED> instruction: 0x000018bc
	...
    1328:	00001880 	andeq	r1, r0, r0, lsl #17
    132c:	00001882 	andeq	r1, r0, r2, lsl #17
    1330:	00001888 	andeq	r1, r0, r8, lsl #17
    1334:	000018a8 	andeq	r1, r0, r8, lsr #17
	...
    1340:	000018b2 			; <UNDEFINED> instruction: 0x000018b2
    1344:	000018b6 			; <UNDEFINED> instruction: 0x000018b6
    1348:	000018bc 			; <UNDEFINED> instruction: 0x000018bc
    134c:	000018fc 	strdeq	r1, [r0], -ip
    1350:	00001900 	andeq	r1, r0, r0, lsl #18
    1354:	00001906 	andeq	r1, r0, r6, lsl #18
	...
    1360:	000018ca 	andeq	r1, r0, sl, asr #17
    1364:	000018cc 	andeq	r1, r0, ip, asr #17
    1368:	000018d2 	ldrdeq	r1, [r0], -r2
    136c:	000018f2 	strdeq	r1, [r0], -r2
	...
    1378:	000018fc 	strdeq	r1, [r0], -ip
    137c:	00001900 	andeq	r1, r0, r0, lsl #18
    1380:	00001906 	andeq	r1, r0, r6, lsl #18
    1384:	00001946 	andeq	r1, r0, r6, asr #18
    1388:	0000194a 	andeq	r1, r0, sl, asr #18
    138c:	00001950 	andeq	r1, r0, r0, asr r9
	...
    1398:	00001914 	andeq	r1, r0, r4, lsl r9
    139c:	00001916 	andeq	r1, r0, r6, lsl r9
    13a0:	0000191c 	andeq	r1, r0, ip, lsl r9
    13a4:	0000193c 	andeq	r1, r0, ip, lsr r9
	...
    13b0:	00001946 	andeq	r1, r0, r6, asr #18
    13b4:	0000194a 	andeq	r1, r0, sl, asr #18
    13b8:	00001950 	andeq	r1, r0, r0, asr r9
    13bc:	00001990 	muleq	r0, r0, r9
    13c0:	00001994 	muleq	r0, r4, r9
    13c4:	0000199a 	muleq	r0, sl, r9
	...
    13d0:	0000195e 	andeq	r1, r0, lr, asr r9
    13d4:	00001960 	andeq	r1, r0, r0, ror #18
    13d8:	00001966 	andeq	r1, r0, r6, ror #18
    13dc:	00001986 	andeq	r1, r0, r6, lsl #19
	...
    13e8:	00001990 	muleq	r0, r0, r9
    13ec:	00001994 	muleq	r0, r4, r9
    13f0:	0000199a 	muleq	r0, sl, r9
    13f4:	000019da 	ldrdeq	r1, [r0], -sl
    13f8:	000019de 	ldrdeq	r1, [r0], -lr
    13fc:	000019e4 	andeq	r1, r0, r4, ror #19
	...
    1408:	000019a8 	andeq	r1, r0, r8, lsr #19
    140c:	000019aa 	andeq	r1, r0, sl, lsr #19
    1410:	000019b0 			; <UNDEFINED> instruction: 0x000019b0
    1414:	000019d0 	ldrdeq	r1, [r0], -r0
	...
    1420:	000019da 	ldrdeq	r1, [r0], -sl
    1424:	000019de 	ldrdeq	r1, [r0], -lr
    1428:	000019e4 	andeq	r1, r0, r4, ror #19
    142c:	00001a24 	andeq	r1, r0, r4, lsr #20
    1430:	00001a28 	andeq	r1, r0, r8, lsr #20
    1434:	00001a2e 	andeq	r1, r0, lr, lsr #20
	...
    1440:	000019f2 	strdeq	r1, [r0], -r2
    1444:	000019f4 	strdeq	r1, [r0], -r4
    1448:	000019fa 	strdeq	r1, [r0], -sl
    144c:	00001a1a 	andeq	r1, r0, sl, lsl sl
	...
    1458:	00001a24 	andeq	r1, r0, r4, lsr #20
    145c:	00001a28 	andeq	r1, r0, r8, lsr #20
    1460:	00001a2e 	andeq	r1, r0, lr, lsr #20
    1464:	00001a6e 	andeq	r1, r0, lr, ror #20
    1468:	00001a72 	andeq	r1, r0, r2, ror sl
    146c:	00001a78 	andeq	r1, r0, r8, ror sl
	...
    1478:	00001a3c 	andeq	r1, r0, ip, lsr sl
    147c:	00001a3e 	andeq	r1, r0, lr, lsr sl
    1480:	00001a44 	andeq	r1, r0, r4, asr #20
    1484:	00001a64 	andeq	r1, r0, r4, ror #20
	...
    1490:	00001a6e 	andeq	r1, r0, lr, ror #20
    1494:	00001a72 	andeq	r1, r0, r2, ror sl
    1498:	00001a78 	andeq	r1, r0, r8, ror sl
    149c:	00001abe 			; <UNDEFINED> instruction: 0x00001abe
    14a0:	00001ac2 	andeq	r1, r0, r2, asr #21
    14a4:	00001ac8 	andeq	r1, r0, r8, asr #21
	...
    14b0:	00001a86 	andeq	r1, r0, r6, lsl #21
    14b4:	00001a88 	andeq	r1, r0, r8, lsl #21
    14b8:	00001a8e 	andeq	r1, r0, lr, lsl #21
    14bc:	00001ab4 			; <UNDEFINED> instruction: 0x00001ab4
	...
    14c8:	00001abe 			; <UNDEFINED> instruction: 0x00001abe
    14cc:	00001ac2 	andeq	r1, r0, r2, asr #21
    14d0:	00001ac8 	andeq	r1, r0, r8, asr #21
    14d4:	00001b06 	andeq	r1, r0, r6, lsl #22
    14d8:	00001b0a 	andeq	r1, r0, sl, lsl #22
    14dc:	00001b10 	andeq	r1, r0, r0, lsl fp
	...
    14e8:	00001ad6 	ldrdeq	r1, [r0], -r6
    14ec:	00001ad8 	ldrdeq	r1, [r0], -r8
    14f0:	00001ade 	ldrdeq	r1, [r0], -lr
    14f4:	00001afc 	strdeq	r1, [r0], -ip
	...
    1500:	00001b06 	andeq	r1, r0, r6, lsl #22
    1504:	00001b0a 	andeq	r1, r0, sl, lsl #22
    1508:	00001b10 	andeq	r1, r0, r0, lsl fp
    150c:	00001b50 	andeq	r1, r0, r0, asr fp
    1510:	00001b54 	andeq	r1, r0, r4, asr fp
    1514:	00001b5a 	andeq	r1, r0, sl, asr fp
	...
    1520:	00001b1e 	andeq	r1, r0, lr, lsl fp
    1524:	00001b20 	andeq	r1, r0, r0, lsr #22
    1528:	00001b26 	andeq	r1, r0, r6, lsr #22
    152c:	00001b46 	andeq	r1, r0, r6, asr #22
	...
    1538:	00001b50 	andeq	r1, r0, r0, asr fp
    153c:	00001b54 	andeq	r1, r0, r4, asr fp
    1540:	00001b5a 	andeq	r1, r0, sl, asr fp
    1544:	00001b9a 	muleq	r0, sl, fp
    1548:	00001b9e 	muleq	r0, lr, fp
    154c:	00001ba4 	andeq	r1, r0, r4, lsr #23
	...
    1558:	00001b68 	andeq	r1, r0, r8, ror #22
    155c:	00001b6a 	andeq	r1, r0, sl, ror #22
    1560:	00001b70 	andeq	r1, r0, r0, ror fp
    1564:	00001b90 	muleq	r0, r0, fp
	...
    1570:	00001b9a 	muleq	r0, sl, fp
    1574:	00001b9e 	muleq	r0, lr, fp
    1578:	00001ba4 	andeq	r1, r0, r4, lsr #23
    157c:	00001be4 	andeq	r1, r0, r4, ror #23
    1580:	00001be8 	andeq	r1, r0, r8, ror #23
    1584:	00001bee 	andeq	r1, r0, lr, ror #23
	...
    1590:	00001bb2 			; <UNDEFINED> instruction: 0x00001bb2
    1594:	00001bb4 			; <UNDEFINED> instruction: 0x00001bb4
    1598:	00001bba 			; <UNDEFINED> instruction: 0x00001bba
    159c:	00001bda 	ldrdeq	r1, [r0], -sl
	...
    15a8:	00001be4 	andeq	r1, r0, r4, ror #23
    15ac:	00001be8 	andeq	r1, r0, r8, ror #23
    15b0:	00001bee 	andeq	r1, r0, lr, ror #23
    15b4:	00001c2e 	andeq	r1, r0, lr, lsr #24
    15b8:	00001c32 	andeq	r1, r0, r2, lsr ip
    15bc:	00001c38 	andeq	r1, r0, r8, lsr ip
	...
    15c8:	00001bfc 	strdeq	r1, [r0], -ip
    15cc:	00001bfe 	strdeq	r1, [r0], -lr
    15d0:	00001c04 	andeq	r1, r0, r4, lsl #24
    15d4:	00001c24 	andeq	r1, r0, r4, lsr #24
	...
    15e0:	00001c2e 	andeq	r1, r0, lr, lsr #24
    15e4:	00001c32 	andeq	r1, r0, r2, lsr ip
    15e8:	00001c38 	andeq	r1, r0, r8, lsr ip
    15ec:	00001c7e 	andeq	r1, r0, lr, ror ip
    15f0:	00001c82 	andeq	r1, r0, r2, lsl #25
    15f4:	00001c88 	andeq	r1, r0, r8, lsl #25
	...
    1600:	00001c46 	andeq	r1, r0, r6, asr #24
    1604:	00001c48 	andeq	r1, r0, r8, asr #24
    1608:	00001c4e 	andeq	r1, r0, lr, asr #24
    160c:	00001c74 	andeq	r1, r0, r4, ror ip
	...
    1618:	00001c7e 	andeq	r1, r0, lr, ror ip
    161c:	00001c82 	andeq	r1, r0, r2, lsl #25
    1620:	00001c88 	andeq	r1, r0, r8, lsl #25
    1624:	00001cc6 	andeq	r1, r0, r6, asr #25
    1628:	00001cca 	andeq	r1, r0, sl, asr #25
    162c:	00001cd0 	ldrdeq	r1, [r0], -r0
	...
    1638:	00001c96 	muleq	r0, r6, ip
    163c:	00001c98 	muleq	r0, r8, ip
    1640:	00001c9e 	muleq	r0, lr, ip
    1644:	00001cbc 			; <UNDEFINED> instruction: 0x00001cbc
	...
    1650:	00001cc6 	andeq	r1, r0, r6, asr #25
    1654:	00001cca 	andeq	r1, r0, sl, asr #25
    1658:	00001cd0 	ldrdeq	r1, [r0], -r0
    165c:	00001d10 	andeq	r1, r0, r0, lsl sp
    1660:	00001d14 	andeq	r1, r0, r4, lsl sp
    1664:	00001d1a 	andeq	r1, r0, sl, lsl sp
	...
    1670:	00001cde 	ldrdeq	r1, [r0], -lr
    1674:	00001ce0 	andeq	r1, r0, r0, ror #25
    1678:	00001ce6 	andeq	r1, r0, r6, ror #25
    167c:	00001d06 	andeq	r1, r0, r6, lsl #26
	...
    1688:	00001d10 	andeq	r1, r0, r0, lsl sp
    168c:	00001d14 	andeq	r1, r0, r4, lsl sp
    1690:	00001d1a 	andeq	r1, r0, sl, lsl sp
    1694:	00001d5a 	andeq	r1, r0, sl, asr sp
    1698:	00001d5e 	andeq	r1, r0, lr, asr sp
    169c:	00001d64 	andeq	r1, r0, r4, ror #26
	...
    16a8:	00001d28 	andeq	r1, r0, r8, lsr #26
    16ac:	00001d2a 	andeq	r1, r0, sl, lsr #26
    16b0:	00001d30 	andeq	r1, r0, r0, lsr sp
    16b4:	00001d50 	andeq	r1, r0, r0, asr sp
	...
    16c0:	00001d5a 	andeq	r1, r0, sl, asr sp
    16c4:	00001d5e 	andeq	r1, r0, lr, asr sp
    16c8:	00001d64 	andeq	r1, r0, r4, ror #26
    16cc:	00001da4 	andeq	r1, r0, r4, lsr #27
    16d0:	00001da8 	andeq	r1, r0, r8, lsr #27
    16d4:	00001dae 	andeq	r1, r0, lr, lsr #27
	...
    16e0:	00001d72 	andeq	r1, r0, r2, ror sp
    16e4:	00001d74 	andeq	r1, r0, r4, ror sp
    16e8:	00001d7a 	andeq	r1, r0, sl, ror sp
    16ec:	00001d9a 	muleq	r0, sl, sp
	...
    16f8:	00001da4 	andeq	r1, r0, r4, lsr #27
    16fc:	00001da8 	andeq	r1, r0, r8, lsr #27
    1700:	00001dae 	andeq	r1, r0, lr, lsr #27
    1704:	00001dee 	andeq	r1, r0, lr, ror #27
    1708:	00001df2 	strdeq	r1, [r0], -r2
    170c:	00001df8 	strdeq	r1, [r0], -r8
	...
    1718:	00001dbc 			; <UNDEFINED> instruction: 0x00001dbc
    171c:	00001dbe 			; <UNDEFINED> instruction: 0x00001dbe
    1720:	00001dc4 	andeq	r1, r0, r4, asr #27
    1724:	00001de4 	andeq	r1, r0, r4, ror #27
	...
    1730:	00001dee 	andeq	r1, r0, lr, ror #27
    1734:	00001df2 	strdeq	r1, [r0], -r2
    1738:	00001df8 	strdeq	r1, [r0], -r8
    173c:	00001e38 	andeq	r1, r0, r8, lsr lr
    1740:	00001e3c 	andeq	r1, r0, ip, lsr lr
    1744:	00001e42 	andeq	r1, r0, r2, asr #28
	...
    1750:	00001e06 	andeq	r1, r0, r6, lsl #28
    1754:	00001e08 	andeq	r1, r0, r8, lsl #28
    1758:	00001e0e 	andeq	r1, r0, lr, lsl #28
    175c:	00001e2e 	andeq	r1, r0, lr, lsr #28
	...
    1768:	00001e38 	andeq	r1, r0, r8, lsr lr
    176c:	00001e3c 	andeq	r1, r0, ip, lsr lr
    1770:	00001e42 	andeq	r1, r0, r2, asr #28
    1774:	00001e82 	andeq	r1, r0, r2, lsl #29
    1778:	00001e86 	andeq	r1, r0, r6, lsl #29
    177c:	00001e8c 	andeq	r1, r0, ip, lsl #29
	...
    1788:	00001e50 	andeq	r1, r0, r0, asr lr
    178c:	00001e52 	andeq	r1, r0, r2, asr lr
    1790:	00001e58 	andeq	r1, r0, r8, asr lr
    1794:	00001e78 	andeq	r1, r0, r8, ror lr
	...
    17a0:	00001e82 	andeq	r1, r0, r2, lsl #29
    17a4:	00001e86 	andeq	r1, r0, r6, lsl #29
    17a8:	00001e8c 	andeq	r1, r0, ip, lsl #29
    17ac:	00001ecc 	andeq	r1, r0, ip, asr #29
    17b0:	00001ed0 	ldrdeq	r1, [r0], -r0
    17b4:	00001ed6 	ldrdeq	r1, [r0], -r6
	...
    17c0:	00001e9a 	muleq	r0, sl, lr
    17c4:	00001e9c 	muleq	r0, ip, lr
    17c8:	00001ea2 	andeq	r1, r0, r2, lsr #29
    17cc:	00001ec2 	andeq	r1, r0, r2, asr #29
	...
    17d8:	00001ecc 	andeq	r1, r0, ip, asr #29
    17dc:	00001ed0 	ldrdeq	r1, [r0], -r0
    17e0:	00001ed6 	ldrdeq	r1, [r0], -r6
    17e4:	00001f16 	andeq	r1, r0, r6, lsl pc
    17e8:	00001f1a 	andeq	r1, r0, sl, lsl pc
    17ec:	00001f20 	andeq	r1, r0, r0, lsr #30
	...
    17f8:	00001ee4 	andeq	r1, r0, r4, ror #29
    17fc:	00001ee6 	andeq	r1, r0, r6, ror #29
    1800:	00001eec 	andeq	r1, r0, ip, ror #29
    1804:	00001f0c 	andeq	r1, r0, ip, lsl #30
	...
    1810:	00001f16 	andeq	r1, r0, r6, lsl pc
    1814:	00001f1a 	andeq	r1, r0, sl, lsl pc
    1818:	00001f20 	andeq	r1, r0, r0, lsr #30
    181c:	00001f60 	andeq	r1, r0, r0, ror #30
    1820:	00001f64 	andeq	r1, r0, r4, ror #30
    1824:	00001f6a 	andeq	r1, r0, sl, ror #30
	...
    1830:	00001f2e 	andeq	r1, r0, lr, lsr #30
    1834:	00001f30 	andeq	r1, r0, r0, lsr pc
    1838:	00001f36 	andeq	r1, r0, r6, lsr pc
    183c:	00001f56 	andeq	r1, r0, r6, asr pc
	...
    1848:	00001f60 	andeq	r1, r0, r0, ror #30
    184c:	00001f64 	andeq	r1, r0, r4, ror #30
    1850:	00001f6a 	andeq	r1, r0, sl, ror #30
    1854:	00001faa 	andeq	r1, r0, sl, lsr #31
    1858:	00001fae 	andeq	r1, r0, lr, lsr #31
    185c:	00001fb4 			; <UNDEFINED> instruction: 0x00001fb4
	...
    1868:	00001f78 	andeq	r1, r0, r8, ror pc
    186c:	00001f7a 	andeq	r1, r0, sl, ror pc
    1870:	00001f80 	andeq	r1, r0, r0, lsl #31
    1874:	00001fa0 	andeq	r1, r0, r0, lsr #31
	...
    1880:	00001faa 	andeq	r1, r0, sl, lsr #31
    1884:	00001fae 	andeq	r1, r0, lr, lsr #31
    1888:	00001fb4 			; <UNDEFINED> instruction: 0x00001fb4
    188c:	00001ff4 	strdeq	r1, [r0], -r4
    1890:	00001ff8 	strdeq	r1, [r0], -r8
    1894:	00001ffe 	strdeq	r1, [r0], -lr
	...
    18a0:	00001fc2 	andeq	r1, r0, r2, asr #31
    18a4:	00001fc4 	andeq	r1, r0, r4, asr #31
    18a8:	00001fca 	andeq	r1, r0, sl, asr #31
    18ac:	00001fea 	andeq	r1, r0, sl, ror #31
	...
    18b8:	00001ff4 	strdeq	r1, [r0], -r4
    18bc:	00001ff8 	strdeq	r1, [r0], -r8
    18c0:	00001ffe 	strdeq	r1, [r0], -lr
    18c4:	0000203e 	andeq	r2, r0, lr, lsr r0
    18c8:	00002042 	andeq	r2, r0, r2, asr #32
    18cc:	00002048 	andeq	r2, r0, r8, asr #32
	...
    18d8:	0000200c 	andeq	r2, r0, ip
    18dc:	0000200e 	andeq	r2, r0, lr
    18e0:	00002014 	andeq	r2, r0, r4, lsl r0
    18e4:	00002034 	andeq	r2, r0, r4, lsr r0
	...
    18f0:	0000203e 	andeq	r2, r0, lr, lsr r0
    18f4:	00002042 	andeq	r2, r0, r2, asr #32
    18f8:	00002048 	andeq	r2, r0, r8, asr #32
    18fc:	00002088 	andeq	r2, r0, r8, lsl #1
    1900:	0000208c 	andeq	r2, r0, ip, lsl #1
    1904:	00002092 	muleq	r0, r2, r0
	...
    1910:	00002056 	andeq	r2, r0, r6, asr r0
    1914:	00002058 	andeq	r2, r0, r8, asr r0
    1918:	0000205e 	andeq	r2, r0, lr, asr r0
    191c:	0000207e 	andeq	r2, r0, lr, ror r0
	...
    1928:	00002088 	andeq	r2, r0, r8, lsl #1
    192c:	0000208c 	andeq	r2, r0, ip, lsl #1
    1930:	00002092 	muleq	r0, r2, r0
    1934:	000020d2 	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1938:	000020d6 	ldrdeq	r2, [r0], -r6
    193c:	000020dc 	ldrdeq	r2, [r0], -ip
	...
    1948:	000020a0 	andeq	r2, r0, r0, lsr #1
    194c:	000020a2 	andeq	r2, r0, r2, lsr #1
    1950:	000020a8 	andeq	r2, r0, r8, lsr #1
    1954:	000020c8 	andeq	r2, r0, r8, asr #1
	...
    1960:	000020d2 	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1964:	000020d6 	ldrdeq	r2, [r0], -r6
    1968:	000020dc 	ldrdeq	r2, [r0], -ip
    196c:	0000211c 	andeq	r2, r0, ip, lsl r1
    1970:	00002120 	andeq	r2, r0, r0, lsr #2
    1974:	00002126 	andeq	r2, r0, r6, lsr #2
	...
    1980:	000020ea 	andeq	r2, r0, sl, ror #1
    1984:	000020ec 	andeq	r2, r0, ip, ror #1
    1988:	000020f2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    198c:	00002112 	andeq	r2, r0, r2, lsl r1
	...
    1998:	0000211c 	andeq	r2, r0, ip, lsl r1
    199c:	00002120 	andeq	r2, r0, r0, lsr #2
    19a0:	00002126 	andeq	r2, r0, r6, lsr #2
    19a4:	00002166 	andeq	r2, r0, r6, ror #2
    19a8:	0000216a 	andeq	r2, r0, sl, ror #2
    19ac:	00002170 	andeq	r2, r0, r0, ror r1
	...
    19b8:	00002134 	andeq	r2, r0, r4, lsr r1
    19bc:	00002136 	andeq	r2, r0, r6, lsr r1
    19c0:	0000213c 	andeq	r2, r0, ip, lsr r1
    19c4:	0000215c 	andeq	r2, r0, ip, asr r1
	...
    19d0:	00002166 	andeq	r2, r0, r6, ror #2
    19d4:	0000216a 	andeq	r2, r0, sl, ror #2
    19d8:	00002170 	andeq	r2, r0, r0, ror r1
    19dc:	000021b0 			; <UNDEFINED> instruction: 0x000021b0
    19e0:	000021b4 			; <UNDEFINED> instruction: 0x000021b4
    19e4:	000021ba 			; <UNDEFINED> instruction: 0x000021ba
	...
    19f0:	0000217e 	andeq	r2, r0, lr, ror r1
    19f4:	00002180 	andeq	r2, r0, r0, lsl #3
    19f8:	00002186 	andeq	r2, r0, r6, lsl #3
    19fc:	000021a6 	andeq	r2, r0, r6, lsr #3
	...
    1a08:	000021b0 			; <UNDEFINED> instruction: 0x000021b0
    1a0c:	000021b4 			; <UNDEFINED> instruction: 0x000021b4
    1a10:	000021ba 			; <UNDEFINED> instruction: 0x000021ba
    1a14:	000021fa 	strdeq	r2, [r0], -sl
    1a18:	000021fe 	strdeq	r2, [r0], -lr
    1a1c:	00002204 	andeq	r2, r0, r4, lsl #4
	...
    1a28:	000021c8 	andeq	r2, r0, r8, asr #3
    1a2c:	000021ca 	andeq	r2, r0, sl, asr #3
    1a30:	000021d0 	ldrdeq	r2, [r0], -r0
    1a34:	000021f0 	strdeq	r2, [r0], -r0
	...
    1a40:	000021fa 	strdeq	r2, [r0], -sl
    1a44:	000021fe 	strdeq	r2, [r0], -lr
    1a48:	00002204 	andeq	r2, r0, r4, lsl #4
    1a4c:	0000224a 	andeq	r2, r0, sl, asr #4
    1a50:	0000224e 	andeq	r2, r0, lr, asr #4
    1a54:	00002254 	andeq	r2, r0, r4, asr r2
	...
    1a60:	00002212 	andeq	r2, r0, r2, lsl r2
    1a64:	00002214 	andeq	r2, r0, r4, lsl r2
    1a68:	0000221a 	andeq	r2, r0, sl, lsl r2
    1a6c:	00002240 	andeq	r2, r0, r0, asr #4
	...
    1a78:	0000224a 	andeq	r2, r0, sl, asr #4
    1a7c:	0000224e 	andeq	r2, r0, lr, asr #4
    1a80:	00002254 	andeq	r2, r0, r4, asr r2
    1a84:	00002292 	muleq	r0, r2, r2
    1a88:	00002296 	muleq	r0, r6, r2
    1a8c:	0000229c 	muleq	r0, ip, r2
	...
    1a98:	00002262 	andeq	r2, r0, r2, ror #4
    1a9c:	00002264 	andeq	r2, r0, r4, ror #4
    1aa0:	0000226a 	andeq	r2, r0, sl, ror #4
    1aa4:	00002288 	andeq	r2, r0, r8, lsl #5
	...
    1ab0:	00002292 	muleq	r0, r2, r2
    1ab4:	00002296 	muleq	r0, r6, r2
    1ab8:	0000229c 	muleq	r0, ip, r2
    1abc:	000022dc 	ldrdeq	r2, [r0], -ip
    1ac0:	000022e0 	andeq	r2, r0, r0, ror #5
    1ac4:	000022e6 	andeq	r2, r0, r6, ror #5
	...
    1ad0:	000022aa 	andeq	r2, r0, sl, lsr #5
    1ad4:	000022ac 	andeq	r2, r0, ip, lsr #5
    1ad8:	000022b2 			; <UNDEFINED> instruction: 0x000022b2
    1adc:	000022d2 	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
	...
    1ae8:	000022dc 	ldrdeq	r2, [r0], -ip
    1aec:	000022e0 	andeq	r2, r0, r0, ror #5
    1af0:	000022e6 	andeq	r2, r0, r6, ror #5
    1af4:	00002326 	andeq	r2, r0, r6, lsr #6
    1af8:	0000232a 	andeq	r2, r0, sl, lsr #6
    1afc:	00002330 	andeq	r2, r0, r0, lsr r3
	...
    1b08:	000022f4 	strdeq	r2, [r0], -r4
    1b0c:	000022f6 	strdeq	r2, [r0], -r6
    1b10:	000022fc 	strdeq	r2, [r0], -ip
    1b14:	0000231c 	andeq	r2, r0, ip, lsl r3
	...
    1b20:	00002326 	andeq	r2, r0, r6, lsr #6
    1b24:	0000232a 	andeq	r2, r0, sl, lsr #6
    1b28:	00002330 	andeq	r2, r0, r0, lsr r3
    1b2c:	00002370 	andeq	r2, r0, r0, ror r3
    1b30:	00002374 	andeq	r2, r0, r4, ror r3
    1b34:	0000237a 	andeq	r2, r0, sl, ror r3
	...
    1b40:	0000233e 	andeq	r2, r0, lr, lsr r3
    1b44:	00002340 	andeq	r2, r0, r0, asr #6
    1b48:	00002346 	andeq	r2, r0, r6, asr #6
    1b4c:	00002366 	andeq	r2, r0, r6, ror #6
	...
    1b58:	00002370 	andeq	r2, r0, r0, ror r3
    1b5c:	00002374 	andeq	r2, r0, r4, ror r3
    1b60:	0000237a 	andeq	r2, r0, sl, ror r3
    1b64:	000023ba 			; <UNDEFINED> instruction: 0x000023ba
    1b68:	000023be 			; <UNDEFINED> instruction: 0x000023be
    1b6c:	000023c4 	andeq	r2, r0, r4, asr #7
	...
    1b78:	00002388 	andeq	r2, r0, r8, lsl #7
    1b7c:	0000238a 	andeq	r2, r0, sl, lsl #7
    1b80:	00002390 	muleq	r0, r0, r3
    1b84:	000023b0 			; <UNDEFINED> instruction: 0x000023b0
	...
    1b90:	000023ba 			; <UNDEFINED> instruction: 0x000023ba
    1b94:	000023be 			; <UNDEFINED> instruction: 0x000023be
    1b98:	000023c4 	andeq	r2, r0, r4, asr #7
    1b9c:	00002404 	andeq	r2, r0, r4, lsl #8
    1ba0:	00002408 	andeq	r2, r0, r8, lsl #8
    1ba4:	0000240e 	andeq	r2, r0, lr, lsl #8
	...
    1bb0:	000023d2 	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1bb4:	000023d4 	ldrdeq	r2, [r0], -r4
    1bb8:	000023da 	ldrdeq	r2, [r0], -sl
    1bbc:	000023fa 	strdeq	r2, [r0], -sl
	...
    1bc8:	00002404 	andeq	r2, r0, r4, lsl #8
    1bcc:	00002408 	andeq	r2, r0, r8, lsl #8
    1bd0:	0000240e 	andeq	r2, r0, lr, lsl #8
    1bd4:	0000244e 	andeq	r2, r0, lr, asr #8
    1bd8:	00002452 	andeq	r2, r0, r2, asr r4
    1bdc:	00002458 	andeq	r2, r0, r8, asr r4
	...
    1be8:	0000241c 	andeq	r2, r0, ip, lsl r4
    1bec:	0000241e 	andeq	r2, r0, lr, lsl r4
    1bf0:	00002424 	andeq	r2, r0, r4, lsr #8
    1bf4:	00002444 	andeq	r2, r0, r4, asr #8
	...
    1c00:	0000244e 	andeq	r2, r0, lr, asr #8
    1c04:	00002452 	andeq	r2, r0, r2, asr r4
    1c08:	00002458 	andeq	r2, r0, r8, asr r4
    1c0c:	00002498 	muleq	r0, r8, r4
    1c10:	0000249c 	muleq	r0, ip, r4
    1c14:	000024a2 	andeq	r2, r0, r2, lsr #9
	...
    1c20:	00002466 	andeq	r2, r0, r6, ror #8
    1c24:	00002468 	andeq	r2, r0, r8, ror #8
    1c28:	0000246e 	andeq	r2, r0, lr, ror #8
    1c2c:	0000248e 	andeq	r2, r0, lr, lsl #9
	...
    1c38:	00002498 	muleq	r0, r8, r4
    1c3c:	0000249c 	muleq	r0, ip, r4
    1c40:	000024a2 	andeq	r2, r0, r2, lsr #9
    1c44:	000024e2 	andeq	r2, r0, r2, ror #9
    1c48:	000024e6 	andeq	r2, r0, r6, ror #9
    1c4c:	000024ec 	andeq	r2, r0, ip, ror #9
	...
    1c58:	000024b0 			; <UNDEFINED> instruction: 0x000024b0
    1c5c:	000024b2 			; <UNDEFINED> instruction: 0x000024b2
    1c60:	000024b8 			; <UNDEFINED> instruction: 0x000024b8
    1c64:	000024d8 	ldrdeq	r2, [r0], -r8
	...
    1c70:	000024e2 	andeq	r2, r0, r2, ror #9
    1c74:	000024e6 	andeq	r2, r0, r6, ror #9
    1c78:	000024ec 	andeq	r2, r0, ip, ror #9
    1c7c:	0000252c 	andeq	r2, r0, ip, lsr #10
    1c80:	00002530 	andeq	r2, r0, r0, lsr r5
    1c84:	00002536 	andeq	r2, r0, r6, lsr r5
	...
    1c90:	000024fa 	strdeq	r2, [r0], -sl
    1c94:	000024fc 	strdeq	r2, [r0], -ip
    1c98:	00002502 	andeq	r2, r0, r2, lsl #10
    1c9c:	00002522 	andeq	r2, r0, r2, lsr #10
	...
    1ca8:	0000252c 	andeq	r2, r0, ip, lsr #10
    1cac:	00002530 	andeq	r2, r0, r0, lsr r5
    1cb0:	00002536 	andeq	r2, r0, r6, lsr r5
    1cb4:	00002576 	andeq	r2, r0, r6, ror r5
    1cb8:	0000257a 	andeq	r2, r0, sl, ror r5
    1cbc:	00002580 	andeq	r2, r0, r0, lsl #11
	...
    1cc8:	00002544 	andeq	r2, r0, r4, asr #10
    1ccc:	00002546 	andeq	r2, r0, r6, asr #10
    1cd0:	0000254c 	andeq	r2, r0, ip, asr #10
    1cd4:	0000256c 	andeq	r2, r0, ip, ror #10
	...
    1ce0:	00002576 	andeq	r2, r0, r6, ror r5
    1ce4:	0000257a 	andeq	r2, r0, sl, ror r5
    1ce8:	00002580 	andeq	r2, r0, r0, lsl #11
    1cec:	000025c0 	andeq	r2, r0, r0, asr #11
    1cf0:	000025c4 	andeq	r2, r0, r4, asr #11
    1cf4:	000025ca 	andeq	r2, r0, sl, asr #11
	...
    1d00:	0000258e 	andeq	r2, r0, lr, lsl #11
    1d04:	00002590 	muleq	r0, r0, r5
    1d08:	00002596 	muleq	r0, r6, r5
    1d0c:	000025b6 			; <UNDEFINED> instruction: 0x000025b6
	...
    1d18:	000025c0 	andeq	r2, r0, r0, asr #11
    1d1c:	000025c4 	andeq	r2, r0, r4, asr #11
    1d20:	000025ca 	andeq	r2, r0, sl, asr #11
    1d24:	0000260a 	andeq	r2, r0, sl, lsl #12
    1d28:	0000260e 	andeq	r2, r0, lr, lsl #12
    1d2c:	00002614 	andeq	r2, r0, r4, lsl r6
	...
    1d38:	000025d8 	ldrdeq	r2, [r0], -r8
    1d3c:	000025da 	ldrdeq	r2, [r0], -sl
    1d40:	000025e0 	andeq	r2, r0, r0, ror #11
    1d44:	00002600 	andeq	r2, r0, r0, lsl #12
	...
    1d50:	0000260a 	andeq	r2, r0, sl, lsl #12
    1d54:	0000260e 	andeq	r2, r0, lr, lsl #12
    1d58:	00002614 	andeq	r2, r0, r4, lsl r6
    1d5c:	00002654 	andeq	r2, r0, r4, asr r6
    1d60:	00002658 	andeq	r2, r0, r8, asr r6
    1d64:	0000265e 	andeq	r2, r0, lr, asr r6
	...
    1d70:	00002622 	andeq	r2, r0, r2, lsr #12
    1d74:	00002624 	andeq	r2, r0, r4, lsr #12
    1d78:	0000262a 	andeq	r2, r0, sl, lsr #12
    1d7c:	0000264a 	andeq	r2, r0, sl, asr #12
	...
    1d88:	00002654 	andeq	r2, r0, r4, asr r6
    1d8c:	00002658 	andeq	r2, r0, r8, asr r6
    1d90:	0000265e 	andeq	r2, r0, lr, asr r6
    1d94:	0000269e 	muleq	r0, lr, r6
    1d98:	000026a2 	andeq	r2, r0, r2, lsr #13
    1d9c:	000026a8 	andeq	r2, r0, r8, lsr #13
	...
    1da8:	0000266c 	andeq	r2, r0, ip, ror #12
    1dac:	0000266e 	andeq	r2, r0, lr, ror #12
    1db0:	00002674 	andeq	r2, r0, r4, ror r6
    1db4:	00002694 	muleq	r0, r4, r6
	...
    1dc0:	0000269e 	muleq	r0, lr, r6
    1dc4:	000026a2 	andeq	r2, r0, r2, lsr #13
    1dc8:	000026a8 	andeq	r2, r0, r8, lsr #13
    1dcc:	000026ee 	andeq	r2, r0, lr, ror #13
    1dd0:	000026f2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1dd4:	000026f8 	strdeq	r2, [r0], -r8
	...
    1de0:	000026b6 			; <UNDEFINED> instruction: 0x000026b6
    1de4:	000026b8 			; <UNDEFINED> instruction: 0x000026b8
    1de8:	000026be 			; <UNDEFINED> instruction: 0x000026be
    1dec:	000026e4 	andeq	r2, r0, r4, ror #13
	...
    1df8:	000026ee 	andeq	r2, r0, lr, ror #13
    1dfc:	000026f2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1e00:	000026f8 	strdeq	r2, [r0], -r8
    1e04:	0000273c 	andeq	r2, r0, ip, lsr r7
    1e08:	00002740 	andeq	r2, r0, r0, asr #14
    1e0c:	00002746 	andeq	r2, r0, r6, asr #14
	...
    1e18:	00002706 	andeq	r2, r0, r6, lsl #14
    1e1c:	00002708 	andeq	r2, r0, r8, lsl #14
    1e20:	0000270e 	andeq	r2, r0, lr, lsl #14
    1e24:	00002732 	andeq	r2, r0, r2, lsr r7
	...
    1e30:	0000273c 	andeq	r2, r0, ip, lsr r7
    1e34:	00002740 	andeq	r2, r0, r0, asr #14
    1e38:	00002746 	andeq	r2, r0, r6, asr #14
    1e3c:	00002784 	andeq	r2, r0, r4, lsl #15
    1e40:	00002788 	andeq	r2, r0, r8, lsl #15
    1e44:	0000278e 	andeq	r2, r0, lr, lsl #15
	...
    1e50:	00002754 	andeq	r2, r0, r4, asr r7
    1e54:	00002756 	andeq	r2, r0, r6, asr r7
    1e58:	0000275c 	andeq	r2, r0, ip, asr r7
    1e5c:	0000277a 	andeq	r2, r0, sl, ror r7
	...
    1e68:	00002784 	andeq	r2, r0, r4, lsl #15
    1e6c:	00002788 	andeq	r2, r0, r8, lsl #15
    1e70:	0000278e 	andeq	r2, r0, lr, lsl #15
    1e74:	000027ce 	andeq	r2, r0, lr, asr #15
    1e78:	000027d2 	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1e7c:	000027d8 	ldrdeq	r2, [r0], -r8
	...
    1e88:	0000279c 	muleq	r0, ip, r7
    1e8c:	0000279e 	muleq	r0, lr, r7
    1e90:	000027a4 	andeq	r2, r0, r4, lsr #15
    1e94:	000027c4 	andeq	r2, r0, r4, asr #15
	...
    1ea0:	000027ce 	andeq	r2, r0, lr, asr #15
    1ea4:	000027d2 	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1ea8:	000027d8 	ldrdeq	r2, [r0], -r8
    1eac:	00002818 	andeq	r2, r0, r8, lsl r8
    1eb0:	0000281c 	andeq	r2, r0, ip, lsl r8
    1eb4:	00002822 	andeq	r2, r0, r2, lsr #16
	...
    1ec0:	000027e6 	andeq	r2, r0, r6, ror #15
    1ec4:	000027e8 	andeq	r2, r0, r8, ror #15
    1ec8:	000027ee 	andeq	r2, r0, lr, ror #15
    1ecc:	0000280e 	andeq	r2, r0, lr, lsl #16
	...
    1ed8:	00002818 	andeq	r2, r0, r8, lsl r8
    1edc:	0000281c 	andeq	r2, r0, ip, lsl r8
    1ee0:	00002822 	andeq	r2, r0, r2, lsr #16
    1ee4:	00002868 	andeq	r2, r0, r8, ror #16
    1ee8:	0000286c 	andeq	r2, r0, ip, ror #16
    1eec:	00002872 	andeq	r2, r0, r2, ror r8
	...
    1ef8:	00002830 	andeq	r2, r0, r0, lsr r8
    1efc:	00002832 	andeq	r2, r0, r2, lsr r8
    1f00:	00002838 	andeq	r2, r0, r8, lsr r8
    1f04:	0000285e 	andeq	r2, r0, lr, asr r8
	...
    1f10:	00002868 	andeq	r2, r0, r8, ror #16
    1f14:	0000286c 	andeq	r2, r0, ip, ror #16
    1f18:	00002872 	andeq	r2, r0, r2, ror r8
    1f1c:	000028b6 			; <UNDEFINED> instruction: 0x000028b6
    1f20:	000028ba 			; <UNDEFINED> instruction: 0x000028ba
    1f24:	000028c0 	andeq	r2, r0, r0, asr #17
	...
    1f30:	00002880 	andeq	r2, r0, r0, lsl #17
    1f34:	00002882 	andeq	r2, r0, r2, lsl #17
    1f38:	00002888 	andeq	r2, r0, r8, lsl #17
    1f3c:	000028ac 	andeq	r2, r0, ip, lsr #17
	...
    1f48:	000028b6 			; <UNDEFINED> instruction: 0x000028b6
    1f4c:	000028ba 			; <UNDEFINED> instruction: 0x000028ba
    1f50:	000028c0 	andeq	r2, r0, r0, asr #17
    1f54:	00002904 	andeq	r2, r0, r4, lsl #18
    1f58:	00002908 	andeq	r2, r0, r8, lsl #18
    1f5c:	0000290e 	andeq	r2, r0, lr, lsl #18
	...
    1f68:	000028ce 	andeq	r2, r0, lr, asr #17
    1f6c:	000028d0 	ldrdeq	r2, [r0], -r0
    1f70:	000028d6 	ldrdeq	r2, [r0], -r6
    1f74:	000028fa 	strdeq	r2, [r0], -sl
	...
    1f80:	00002904 	andeq	r2, r0, r4, lsl #18
    1f84:	00002908 	andeq	r2, r0, r8, lsl #18
    1f88:	0000290e 	andeq	r2, r0, lr, lsl #18
    1f8c:	0000294c 	andeq	r2, r0, ip, asr #18
    1f90:	00002950 	andeq	r2, r0, r0, asr r9
    1f94:	00002956 	andeq	r2, r0, r6, asr r9
	...
    1fa0:	0000291c 	andeq	r2, r0, ip, lsl r9
    1fa4:	0000291e 	andeq	r2, r0, lr, lsl r9
    1fa8:	00002924 	andeq	r2, r0, r4, lsr #18
    1fac:	00002942 	andeq	r2, r0, r2, asr #18
	...
    1fb8:	0000294c 	andeq	r2, r0, ip, asr #18
    1fbc:	00002950 	andeq	r2, r0, r0, asr r9
    1fc0:	00002956 	andeq	r2, r0, r6, asr r9
    1fc4:	00002996 	muleq	r0, r6, r9
    1fc8:	0000299a 	muleq	r0, sl, r9
    1fcc:	000029a0 	andeq	r2, r0, r0, lsr #19
	...
    1fd8:	00002964 	andeq	r2, r0, r4, ror #18
    1fdc:	00002966 	andeq	r2, r0, r6, ror #18
    1fe0:	0000296c 	andeq	r2, r0, ip, ror #18
    1fe4:	0000298c 	andeq	r2, r0, ip, lsl #19
	...
    1ff0:	00002996 	muleq	r0, r6, r9
    1ff4:	0000299a 	muleq	r0, sl, r9
    1ff8:	000029a0 	andeq	r2, r0, r0, lsr #19
    1ffc:	000029de 	ldrdeq	r2, [r0], -lr
    2000:	000029e2 	andeq	r2, r0, r2, ror #19
    2004:	000029e8 	andeq	r2, r0, r8, ror #19
	...
    2010:	000029ae 	andeq	r2, r0, lr, lsr #19
    2014:	000029b0 			; <UNDEFINED> instruction: 0x000029b0
    2018:	000029b6 			; <UNDEFINED> instruction: 0x000029b6
    201c:	000029d4 	ldrdeq	r2, [r0], -r4
	...
    2028:	000029de 	ldrdeq	r2, [r0], -lr
    202c:	000029e2 	andeq	r2, r0, r2, ror #19
    2030:	000029e8 	andeq	r2, r0, r8, ror #19
    2034:	00002a00 	andeq	r2, r0, r0, lsl #20
	...
    2040:	00002a00 	andeq	r2, r0, r0, lsl #20
    2044:	00002a54 	andeq	r2, r0, r4, asr sl
    2048:	00002a5c 	andeq	r2, r0, ip, asr sl
    204c:	00002a60 	andeq	r2, r0, r0, ror #20
    2050:	00002a70 	andeq	r2, r0, r0, ror sl
    2054:	00002a74 	andeq	r2, r0, r4, ror sl
	...
    2060:	00002a1a 	andeq	r2, r0, sl, lsl sl
    2064:	00002a22 	andeq	r2, r0, r2, lsr #20
    2068:	00002a26 	andeq	r2, r0, r6, lsr #20
    206c:	00002a28 	andeq	r2, r0, r8, lsr #20
    2070:	00002a2a 	andeq	r2, r0, sl, lsr #20
    2074:	00002a4a 	andeq	r2, r0, sl, asr #20
	...
    2080:	00002a54 	andeq	r2, r0, r4, asr sl
    2084:	00002a5c 	andeq	r2, r0, ip, asr sl
    2088:	00002a60 	andeq	r2, r0, r0, ror #20
    208c:	00002a70 	andeq	r2, r0, r0, ror sl
    2090:	00002a74 	andeq	r2, r0, r4, ror sl
    2094:	00002b0e 	andeq	r2, r0, lr, lsl #22
    2098:	00002b10 	andeq	r2, r0, r0, lsl fp
    209c:	00002b16 	andeq	r2, r0, r6, lsl fp
	...
    20a8:	00002a82 	andeq	r2, r0, r2, lsl #21
    20ac:	00002b0e 	andeq	r2, r0, lr, lsl #22
    20b0:	00002b10 	andeq	r2, r0, r0, lsl fp
    20b4:	00002b16 	andeq	r2, r0, r6, lsl fp
	...
    20c0:	00002a82 	andeq	r2, r0, r2, lsl #21
    20c4:	00002ac6 	andeq	r2, r0, r6, asr #21
    20c8:	00002aca 	andeq	r2, r0, sl, asr #21
    20cc:	00002ad0 	ldrdeq	r2, [r0], -r0
	...
    20d8:	00002a94 	muleq	r0, r4, sl
    20dc:	00002a96 	muleq	r0, r6, sl
    20e0:	00002a9c 	muleq	r0, ip, sl
    20e4:	00002abc 			; <UNDEFINED> instruction: 0x00002abc
	...
    20f0:	00002ac6 	andeq	r2, r0, r6, asr #21
    20f4:	00002aca 	andeq	r2, r0, sl, asr #21
    20f8:	00002ad0 	ldrdeq	r2, [r0], -r0
    20fc:	00002b0e 	andeq	r2, r0, lr, lsl #22
    2100:	00002b10 	andeq	r2, r0, r0, lsl fp
    2104:	00002b16 	andeq	r2, r0, r6, lsl fp
	...
    2110:	00002ade 	ldrdeq	r2, [r0], -lr
    2114:	00002ae0 	andeq	r2, r0, r0, ror #21
    2118:	00002ae6 	andeq	r2, r0, r6, ror #21
    211c:	00002b04 	andeq	r2, r0, r4, lsl #22
	...
    2128:	00002b0e 	andeq	r2, r0, lr, lsl #22
    212c:	00002b10 	andeq	r2, r0, r0, lsl fp
    2130:	00002b16 	andeq	r2, r0, r6, lsl fp
    2134:	00002b1a 	andeq	r2, r0, sl, lsl fp
	...
    2140:	00002b4e 	andeq	r2, r0, lr, asr #22
    2144:	00002ea0 	andeq	r2, r0, r0, lsr #29
    2148:	00002ea4 	andeq	r2, r0, r4, lsr #29
    214c:	00002eaa 	andeq	r2, r0, sl, lsr #29
	...
    2158:	00002b4e 	andeq	r2, r0, lr, asr #22
    215c:	00002b58 	andeq	r2, r0, r8, asr fp
    2160:	00002b5c 	andeq	r2, r0, ip, asr fp
    2164:	00002b60 	andeq	r2, r0, r0, ror #22
    2168:	00002b64 	andeq	r2, r0, r4, ror #22
    216c:	00002b68 	andeq	r2, r0, r8, ror #22
    2170:	00002b6a 	andeq	r2, r0, sl, ror #22
    2174:	00002bac 	andeq	r2, r0, ip, lsr #23
    2178:	00002bb0 			; <UNDEFINED> instruction: 0x00002bb0
    217c:	00002bb6 			; <UNDEFINED> instruction: 0x00002bb6
	...
    2188:	00002b72 	andeq	r2, r0, r2, ror fp
    218c:	00002b7c 	andeq	r2, r0, ip, ror fp
    2190:	00002b82 	andeq	r2, r0, r2, lsl #23
    2194:	00002ba2 	andeq	r2, r0, r2, lsr #23
	...
    21a0:	00002bac 	andeq	r2, r0, ip, lsr #23
    21a4:	00002bb0 			; <UNDEFINED> instruction: 0x00002bb0
    21a8:	00002bb6 			; <UNDEFINED> instruction: 0x00002bb6
    21ac:	00002bc4 	andeq	r2, r0, r4, asr #23
    21b0:	00002bc6 	andeq	r2, r0, r6, asr #23
    21b4:	00002bf8 	strdeq	r2, [r0], -r8
    21b8:	00002bfc 	strdeq	r2, [r0], -ip
    21bc:	00002c04 	andeq	r2, r0, r4, lsl #24
	...
    21c8:	00002bf8 	strdeq	r2, [r0], -r8
    21cc:	00002bfc 	strdeq	r2, [r0], -ip
    21d0:	00002c04 	andeq	r2, r0, r4, lsl #24
    21d4:	00002c4a 	andeq	r2, r0, sl, asr #24
    21d8:	00002c4e 	andeq	r2, r0, lr, asr #24
    21dc:	00002c56 	andeq	r2, r0, r6, asr ip
	...
    21e8:	00002c16 	andeq	r2, r0, r6, lsl ip
    21ec:	00002c18 	andeq	r2, r0, r8, lsl ip
    21f0:	00002c1e 	andeq	r2, r0, lr, lsl ip
    21f4:	00002c3e 	andeq	r2, r0, lr, lsr ip
	...
    2200:	00002c4a 	andeq	r2, r0, sl, asr #24
    2204:	00002c4e 	andeq	r2, r0, lr, asr #24
    2208:	00002c56 	andeq	r2, r0, r6, asr ip
    220c:	00002c9c 	muleq	r0, ip, ip
    2210:	00002ca0 	andeq	r2, r0, r0, lsr #25
    2214:	00002ca6 	andeq	r2, r0, r6, lsr #25
	...
    2220:	00002c6a 	andeq	r2, r0, sl, ror #24
    2224:	00002c6c 	andeq	r2, r0, ip, ror #24
    2228:	00002c74 	andeq	r2, r0, r4, ror ip
    222c:	00002c92 	muleq	r0, r2, ip
	...
    2238:	00002c9c 	muleq	r0, ip, ip
    223c:	00002ca0 	andeq	r2, r0, r0, lsr #25
    2240:	00002ca6 	andeq	r2, r0, r6, lsr #25
    2244:	00002ce4 	andeq	r2, r0, r4, ror #25
    2248:	00002ce8 	andeq	r2, r0, r8, ror #25
    224c:	00002cee 	andeq	r2, r0, lr, ror #25
	...
    2258:	00002cb4 			; <UNDEFINED> instruction: 0x00002cb4
    225c:	00002cb6 			; <UNDEFINED> instruction: 0x00002cb6
    2260:	00002cbc 			; <UNDEFINED> instruction: 0x00002cbc
    2264:	00002cda 	ldrdeq	r2, [r0], -sl
	...
    2270:	00002ce4 	andeq	r2, r0, r4, ror #25
    2274:	00002ce8 	andeq	r2, r0, r8, ror #25
    2278:	00002cee 	andeq	r2, r0, lr, ror #25
    227c:	00002cf0 	strdeq	r2, [r0], -r0
    2280:	00002cf2 	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    2284:	00002d30 	andeq	r2, r0, r0, lsr sp
    2288:	00002d34 	andeq	r2, r0, r4, lsr sp
    228c:	00002d3a 	andeq	r2, r0, sl, lsr sp
	...
    2298:	00002cfe 	strdeq	r2, [r0], -lr
    229c:	00002d00 	andeq	r2, r0, r0, lsl #26
    22a0:	00002d06 	andeq	r2, r0, r6, lsl #26
    22a4:	00002d26 	andeq	r2, r0, r6, lsr #26
	...
    22b0:	00002d30 	andeq	r2, r0, r0, lsr sp
    22b4:	00002d34 	andeq	r2, r0, r4, lsr sp
    22b8:	00002d3a 	andeq	r2, r0, sl, lsr sp
    22bc:	00002d48 	andeq	r2, r0, r8, asr #26
    22c0:	00002d4a 	andeq	r2, r0, sl, asr #26
    22c4:	00002d7a 	andeq	r2, r0, sl, ror sp
    22c8:	00002d7e 	andeq	r2, r0, lr, ror sp
    22cc:	00002d84 	andeq	r2, r0, r4, lsl #27
	...
    22d8:	00002d7a 	andeq	r2, r0, sl, ror sp
    22dc:	00002d7e 	andeq	r2, r0, lr, ror sp
    22e0:	00002d84 	andeq	r2, r0, r4, lsl #27
    22e4:	00002dc4 	andeq	r2, r0, r4, asr #27
    22e8:	00002dc8 	andeq	r2, r0, r8, asr #27
    22ec:	00002dce 	andeq	r2, r0, lr, asr #27
	...
    22f8:	00002d92 	muleq	r0, r2, sp
    22fc:	00002d94 	muleq	r0, r4, sp
    2300:	00002d9a 	muleq	r0, sl, sp
    2304:	00002dba 			; <UNDEFINED> instruction: 0x00002dba
	...
    2310:	00002dc4 	andeq	r2, r0, r4, asr #27
    2314:	00002dc8 	andeq	r2, r0, r8, asr #27
    2318:	00002dce 	andeq	r2, r0, lr, asr #27
    231c:	00002e0c 	andeq	r2, r0, ip, lsl #28
    2320:	00002e10 	andeq	r2, r0, r0, lsl lr
    2324:	00002e16 	andeq	r2, r0, r6, lsl lr
	...
    2330:	00002ddc 	ldrdeq	r2, [r0], -ip
    2334:	00002dde 	ldrdeq	r2, [r0], -lr
    2338:	00002de4 	andeq	r2, r0, r4, ror #27
    233c:	00002e02 	andeq	r2, r0, r2, lsl #28
	...
    2348:	00002e0c 	andeq	r2, r0, ip, lsl #28
    234c:	00002e10 	andeq	r2, r0, r0, lsl lr
    2350:	00002e16 	andeq	r2, r0, r6, lsl lr
    2354:	00002e54 	andeq	r2, r0, r4, asr lr
    2358:	00002e58 	andeq	r2, r0, r8, asr lr
    235c:	00002e5e 	andeq	r2, r0, lr, asr lr
	...
    2368:	00002e24 	andeq	r2, r0, r4, lsr #28
    236c:	00002e26 	andeq	r2, r0, r6, lsr #28
    2370:	00002e2c 	andeq	r2, r0, ip, lsr #28
    2374:	00002e4a 	andeq	r2, r0, sl, asr #28
	...
    2380:	00002e54 	andeq	r2, r0, r4, asr lr
    2384:	00002e58 	andeq	r2, r0, r8, asr lr
    2388:	00002e5e 	andeq	r2, r0, lr, asr lr
    238c:	00002ea0 	andeq	r2, r0, r0, lsr #29
    2390:	00002ea4 	andeq	r2, r0, r4, lsr #29
    2394:	00002eaa 	andeq	r2, r0, sl, lsr #29
	...
    23a0:	00002e54 	andeq	r2, r0, r4, asr lr
    23a4:	00002e58 	andeq	r2, r0, r8, asr lr
    23a8:	00002e5e 	andeq	r2, r0, lr, asr lr
    23ac:	00002e60 	andeq	r2, r0, r0, ror #28
    23b0:	00002e62 	andeq	r2, r0, r2, ror #28
    23b4:	00002ea0 	andeq	r2, r0, r0, lsr #29
    23b8:	00002ea4 	andeq	r2, r0, r4, lsr #29
    23bc:	00002eaa 	andeq	r2, r0, sl, lsr #29
	...
    23c8:	00002e6e 	andeq	r2, r0, lr, ror #28
    23cc:	00002e70 	andeq	r2, r0, r0, ror lr
    23d0:	00002e76 	andeq	r2, r0, r6, ror lr
    23d4:	00002e96 	muleq	r0, r6, lr
	...
    23e0:	00002ea0 	andeq	r2, r0, r0, lsr #29
    23e4:	00002ea4 	andeq	r2, r0, r4, lsr #29
    23e8:	00002eaa 	andeq	r2, r0, sl, lsr #29
    23ec:	00002f08 	andeq	r2, r0, r8, lsl #30
	...
