#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Mar  9 13:45:40 2019
# Process ID: 18876
# Current directory: C:/Users/jpiam/Documents/GitHub/digi-cmdproc-interim/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23712 C:\Users\jpiam\Documents\GitHub\digi-cmdproc-interim\Vivado\190302_digi_cmd_interim_01.xpr
# Log file: C:/Users/jpiam/Documents/GitHub/digi-cmdproc-interim/Vivado/vivado.log
# Journal file: C:/Users/jpiam/Documents/GitHub/digi-cmdproc-interim/Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jpiam/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.xpr
update_compile_order -fileset sources_1
update_ip_catalog
launch_simulation
launch_simulation
open_wave_config C:/Users/jpiam/Documents/GitHub/digi-cmdproc-interim/Vivado/tb_cmdProc_interim_behav.wcfg
source tb_cmdProc_interim.tcl
run all
set_property is_enabled true [get_files  C:/Users/jpiam/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/peak_detector/cmdProcWrapper.vhd]
set_property is_enabled false [get_files  C:/Users/jpiam/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/cmdProc.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
open_wave_config C:/Users/jpiam/Documents/GitHub/digi-cmdproc-interim/Vivado/tb_cmdProc_interim_behav.wcfg
source tb_cmdProc_interim.tcl
run all
set_property is_enabled true [get_files  C:/Users/jpiam/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/190302_digi_cmd_interim_01/cmdProc.vhd]
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  C:/Users/jpiam/Documents/GitHub/digi-cmdproc-interim/Vivado/190302_digi_cmd_interim_01.srcs/sources_1/imports/peak_detector/cmdProcWrapper.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config C:/Users/jpiam/Documents/GitHub/digi-cmdproc-interim/Vivado/tb_cmdProc_interim_behav.wcfg
source tb_cmdProc_interim.tcl
run all
close_sim
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/jpiam/Documents/GitHub/digi-cmdproc-interim/Vivado/tb_cmdProc_interim_behav.wcfg
source tb_cmdProc_interim.tcl
current_wave_config {tb_cmdProc_interim_behav.wcfg}
add_wave {{/tb_cmdProc_interim/cmdProc1/CURRENT_STATE}} {{/tb_cmdProc_interim/cmdProc1/NEXT_STATE}} 
run all
close_sim
launch_simulation
open_wave_config C:/Users/jpiam/Documents/GitHub/digi-cmdproc-interim/Vivado/tb_cmdProc_interim_behav.wcfg
source tb_cmdProc_interim.tcl
remove_forces { {/tb_cmdProc_interim/clk} {/tb_cmdProc_interim/reset} {/tb_cmdProc_interim/sig_start} {/tb_cmdProc_interim/ctrl_genDriv} {/tb_cmdProc_interim/ctrl_consDriv} {/tb_cmdProc_interim/sig_dataReady} {/tb_cmdProc_interim/sig_seqDone} {/tb_cmdProc_interim/sig_rxDone} {/tb_cmdProc_interim/sig_rxNow} {/tb_cmdProc_interim/sig_ovErr} {/tb_cmdProc_interim/sig_framErr} {/tb_cmdProc_interim/sig_txNow} {/tb_cmdProc_interim/sig_txDone} {/tb_cmdProc_interim/sig_rx} {/tb_cmdProc_interim/sig_tx} {/tb_cmdProc_interim/sig_rx_debug} {/tb_cmdProc_interim/sig_rxData} {/tb_cmdProc_interim/sig_txData} {/tb_cmdProc_interim/sig_byte} {/tb_cmdProc_interim/sig_data} }
current_wave_config {tb_cmdProc_interim_behav.wcfg}
add_wave {{/tb_cmdProc_interim/cmdProc1/clk}} {{/tb_cmdProc_interim/cmdProc1/reset}} {{/tb_cmdProc_interim/cmdProc1/rxnow}} {{/tb_cmdProc_interim/cmdProc1/rxData}} {{/tb_cmdProc_interim/cmdProc1/txData}} {{/tb_cmdProc_interim/cmdProc1/rxdone}} {{/tb_cmdProc_interim/cmdProc1/ovErr}} {{/tb_cmdProc_interim/cmdProc1/framErr}} {{/tb_cmdProc_interim/cmdProc1/txnow}} {{/tb_cmdProc_interim/cmdProc1/txdone}} {{/tb_cmdProc_interim/cmdProc1/start}} {{/tb_cmdProc_interim/cmdProc1/numWords_bcd}} {{/tb_cmdProc_interim/cmdProc1/dataReady}} {{/tb_cmdProc_interim/cmdProc1/byte}} {{/tb_cmdProc_interim/cmdProc1/maxIndex}} {{/tb_cmdProc_interim/cmdProc1/dataResults}} {{/tb_cmdProc_interim/cmdProc1/seqDone}} {{/tb_cmdProc_interim/cmdProc1/curState}} {{/tb_cmdProc_interim/cmdProc1/nextState}} {{/tb_cmdProc_interim/cmdProc1/processed}} 
run all
close_sim
