<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::MCRegisterInfo Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#friends">Friends</a>  </div>
  <div class="headertitle">
<div class="title">llvm::MCRegisterInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::MCRegisterInfo" -->
<p><a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a> base class - We assume that the target defines a static array of <a class="el" href="structllvm_1_1MCRegisterDesc.html" title="MCRegisterDesc - This record contains information about a particular register.">MCRegisterDesc</a> objects that represent all of the machine registers that the target has.  
 <a href="classllvm_1_1MCRegisterInfo.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::MCRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1MCRegisterInfo__inherit__graph.png" border="0" usemap="#llvm_1_1MCRegisterInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1MCRegisterInfo_inherit__map" id="llvm_1_1MCRegisterInfo_inherit__map">
<area shape="rect" id="node3" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class &#45; We assume that the target defines a static array of TargetRegisterDes..." alt="" coords="5,83,173,112"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="classllvm_1_1MCRegisterInfo-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html">DiffListIterator</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html" title="DiffListIterator - Base iterator class that can traverse the differentially encoded register and regu...">DiffListIterator</a> - Base iterator class that can traverse the differentially encoded register and regunit lists in DiffLists.  <a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html" title="DwarfLLVMRegPair - Emitted by tablegen so Dwarf&lt;-&gt;LLVM reg mappings can be performed with a binary se...">DwarfLLVMRegPair</a> - Emitted by tablegen so Dwarf&lt;-&gt;LLVM reg mappings can be performed with a binary search.  <a href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html" title="SubRegCoveredBits - Emitted by tablegen: bit range covered by a subreg index, -1 in any being invalid...">SubRegCoveredBits</a> - Emitted by tablegen: bit range covered by a subreg index, -1 in any being invalid.  <a href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html#details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a></td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a9537f135bf12baff727cd1029ce4739b">InitMCRegisterInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> *D, <a class="el" href="classunsigned.html">unsigned</a> NR, <a class="el" href="classunsigned.html">unsigned</a> RA, <a class="el" href="classunsigned.html">unsigned</a> PC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *<a class="el" href="namespacellvm.html#a0a0b5a87b02a31da6aa348f986ba1dada7f99889954c8c69be388fb1de5807aa4">C</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="regutils_8h.html#a1fa2460e32327ade49189c95740bc1b5">NC</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>(*RURoots)[2], <a class="el" href="classunsigned.html">unsigned</a> NRU, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> *<a class="el" href="namespacellvm.html#a488b094cb42981f433eaefd848483445af05187141351f049a0f829e8922de7d8">DL</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> *RUMS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *Strings, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *ClassStrings, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint16_t *SubIndices, <a class="el" href="classunsigned.html">unsigned</a> NumIndices, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> *SubIdxRanges, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint16_t *RET)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize <a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a>, called by TableGen auto-generated routines.  <a href="#a9537f135bf12baff727cd1029ce4739b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">mapLLVMRegsToDwarfRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, <a class="el" href="classunsigned.html">unsigned</a> Size, <a class="el" href="classbool.html">bool</a> isEH)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to initialize LLVM register to Dwarf register number mapping.  <a href="#ab7c254cf3539a51c7d3170e13e84e471"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">mapDwarfRegsToLLVMRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *Map, <a class="el" href="classunsigned.html">unsigned</a> Size, <a class="el" href="classbool.html">bool</a> isEH)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Used to initialize Dwarf register to LLVM register number mapping.  <a href="#a1b44c113e5e36696965e0a8e237d8644"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a6f3252bc2159a64bbcdbae4691fa6873">mapLLVMRegToSEHReg</a> (<a class="el" href="classunsigned.html">unsigned</a> LLVMReg, <a class="el" href="classint.html">int</a> SEHReg)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register number mapping.  <a href="#a6f3252bc2159a64bbcdbae4691fa6873"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac58ba5238412b89eed1c5703a7e81f11">getRARegister</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">This method should return the register where the return address can be found.  <a href="#ac58ba5238412b89eed1c5703a7e81f11"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a5f14a8d1bffbc5b4fc4579f9a6f070ed">getProgramCounter</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the register which is the program counter.  <a href="#a5f14a8d1bffbc5b4fc4579f9a6f070ed"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a5efe15a7dbeb71e4e264b7ba17ad4556">operator[]</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#aea7cad509d92fdb8e99164fd5bfe96f7">get</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Provide a get method, equivalent to [], but more useful with a pointer to this object.  <a href="#aea7cad509d92fdb8e99164fd5bfe96f7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">getSubReg</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classunsigned.html">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the physical register number of sub-register "Index" for physical register RegNo.  <a href="#af77f29dbf27c325e25aae091aba01c2a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab4f4bfd683b0c4a44aa6a220d60b1f6f">getMatchingSuperReg</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classunsigned.html">unsigned</a> SubIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.  <a href="#ab4f4bfd683b0c4a44aa6a220d60b1f6f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a8a4879cb93d8065ac38108eefad3ef7c">getSubRegIndex</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo, <a class="el" href="classunsigned.html">unsigned</a> SubRegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">For a given register pair, return the sub-register index if the second register is a sub-register of the first.  <a href="#a8a4879cb93d8065ac38108eefad3ef7c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#afe09c3c06e7ff022652102bdeaba8cbd">getSubRegIdxSize</a> (<a class="el" href="classunsigned.html">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size of the bit range covered by a sub-register index.  <a href="#afe09c3c06e7ff022652102bdeaba8cbd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ae56eef3d36297a47c67683d39beaac75">getSubRegIdxOffset</a> (<a class="el" href="classunsigned.html">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the offset of the bit range covered by a sub-register index.  <a href="#ae56eef3d36297a47c67683d39beaac75"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a2546a53db9bdb717a20f9786b1c06137">getName</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the human-readable symbolic target-specific name for the specified physical register.  <a href="#a2546a53db9bdb717a20f9786b1c06137"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">getNumRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of registers this target has (useful for sizing arrays holding per register information)  <a href="#a56e9a625f708912164f16c178ceb97d7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">getNumSubRegIndices</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of sub-register indices understood by the target.  <a href="#a28291bd03f41eb4a3b7bafc1a56be086"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#aaf3dc2763e3a8855709d186966654062">getNumRegUnits</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the number of (native) register units in the target.  <a href="#aaf3dc2763e3a8855709d186966654062"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac1d330e923a5138ddb044a6ffb5d5747">getDwarfRegNum</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNum, <a class="el" href="classbool.html">bool</a> isEH) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target register to an equivalent dwarf register number.  <a href="#ac1d330e923a5138ddb044a6ffb5d5747"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a643e75ef1d7bd06046c124d50bfeee9a">getLLVMRegNum</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNum, <a class="el" href="classbool.html">bool</a> isEH) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a dwarf register back to a target register.  <a href="#a643e75ef1d7bd06046c124d50bfeee9a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classint.html">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ae4ceef2c7709c42f26832b0ad90eeabf">getSEHRegNum</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNum) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Map a target register to an equivalent SEH register number.  <a href="#ae4ceef2c7709c42f26832b0ad90eeabf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a4940379d80a13e48a038f081facc0606">regclass_begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a0018abfc135da1eb34b93823fef60262">regclass_end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a3682921f3ab9d40220d90e8b1e2f8422">getNumRegClasses</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac07ebfa86b4d5bf5386e1ac07d62b2bd">getRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> i) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the register class associated with the enumeration value.  <a href="#ac07ebfa86b4d5bf5386e1ac07d62b2bd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a497d2c7a9ed2c108d86b0603f059cbe8">getRegClassName</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *<a class="el" href="namespacellvm.html#adf4d2174260d642aa0872cce5d084eecaea7081f1e62625ee2229a385645c9e3a">Class</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a1cf596e85e5b5d4dae9219b9daee7ba8">getEncodingValue</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the encoding for RegNo.  <a href="#a1cf596e85e5b5d4dae9219b9daee7ba8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ac5ba10e9a8cf6231c01fa72a99571674">isSubRegister</a> (<a class="el" href="classunsigned.html">unsigned</a> RegA, <a class="el" href="classunsigned.html">unsigned</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a sub-register of RegA.  <a href="#ac5ba10e9a8cf6231c01fa72a99571674"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#ab473cdc9fb7554bc7375f20d76561e8e">isSuperRegister</a> (<a class="el" href="classunsigned.html">unsigned</a> RegA, <a class="el" href="classunsigned.html">unsigned</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a super-register of RegA.  <a href="#ab473cdc9fb7554bc7375f20d76561e8e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a5355c911ca9fc5ca213328a57c33afc8">isSubRegisterEq</a> (<a class="el" href="classunsigned.html">unsigned</a> RegA, <a class="el" href="classunsigned.html">unsigned</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a sub-register of RegA or if RegB == RegA.  <a href="#a5355c911ca9fc5ca213328a57c33afc8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a168415f7a4118984e9739a35b12429c3">isSuperRegisterEq</a> (<a class="el" href="classunsigned.html">unsigned</a> RegA, <a class="el" href="classunsigned.html">unsigned</a> RegB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if RegB is a super-register of RegA or if RegB == RegA.  <a href="#a168415f7a4118984e9739a35b12429c3"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="friends"></a>
Friends</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a7aba84294411bec516c4f99c2743d8aa">MCSubRegIterator</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#afa6c2775d1a263919820806bca50c085">MCSubRegIndexIterator</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a98195db99f78cd46313e0de07882b7bb">MCSuperRegIterator</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdaa5f1dcfe0ac250e2c0f285517494f">MCRegUnitIterator</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#aafe231cee5e487fcce3d3735523e0069">MCRegUnitMaskIterator</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MCRegisterInfo.html#a871e5c4479bde111063c92656dadf3cb">MCRegUnitRootIterator</a></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a> base class - We assume that the target defines a static array of <a class="el" href="structllvm_1_1MCRegisterDesc.html" title="MCRegisterDesc - This record contains information about a particular register.">MCRegisterDesc</a> objects that represent all of the machine registers that the target has. </p>
<p>As such, we simply have to track a pointer to this array so that we can turn register number into a register descriptor.</p>
<p>Note this class is designed to be a base class of <a class="el" href="classllvm_1_1TargetRegisterInfo.html" title="TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...">TargetRegisterInfo</a>, which is the interface used by codegen. However, specific targets *should never* specialize this class. <a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a> should only contain getters to access TableGen generated physical register data. It must not be extended with virtual methods. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00135">135</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>
</div><hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="acdc03cedcc1259bcc6323de9f8b21a14"></a><!-- doxytag: member="llvm::MCRegisterInfo::regclass_iterator" ref="acdc03cedcc1259bcc6323de9f8b21a14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a>* <a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">llvm::MCRegisterInfo::regclass_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented in <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a5f3578b3db9bb49d5d3ac5d282b35034">llvm::TargetRegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00137">137</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="aea7cad509d92fdb8e99164fd5bfe96f7"></a><!-- doxytag: member="llvm::MCRegisterInfo::get" ref="aea7cad509d92fdb8e99164fd5bfe96f7" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a>&amp; <a class="el" href="classllvm_1_1MCRegisterInfo.html#aea7cad509d92fdb8e99164fd5bfe96f7">llvm::MCRegisterInfo::get</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Provide a get method, equivalent to [], but more useful with a pointer to this object. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00331">331</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00323">operator[]()</a>.</p>

<p>Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00539">llvm::MCRegUnitIterator::MCRegUnitIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00567">llvm::MCRegUnitMaskIterator::MCRegUnitMaskIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00473">llvm::MCSubRegIndexIterator::MCSubRegIndexIterator()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00456">llvm::MCSubRegIterator::MCSubRegIterator()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00502">llvm::MCSuperRegIterator::MCSuperRegIterator()</a>.</p>

</div>
</div>
<a class="anchor" id="ac1d330e923a5138ddb044a6ffb5d5747"></a><!-- doxytag: member="llvm::MCRegisterInfo::getDwarfRegNum" ref="ac1d330e923a5138ddb044a6ffb5d5747" args="(unsigned RegNum, bool isEH) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html#ac1d330e923a5138ddb044a6ffb5d5747">MCRegisterInfo::getDwarfRegNum</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Map a target register to an equivalent dwarf register number. </p>
<p>Returns -1 if there is no equivalent value. The second parameter allows targets to use different numberings for EH info and debugging info. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00061">61</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00142">llvm::MCRegisterInfo::DwarfLLVMRegPair::FromReg</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00143">llvm::MCRegisterInfo::DwarfLLVMRegPair::ToReg</a>.</p>

<p>Referenced by <a class="el" href="DwarfExpression_8cpp_source.html#l00068">llvm::DwarfExpression::AddMachineRegIndirect()</a>, <a class="el" href="DwarfExpression_8cpp_source.html#l00084">llvm::DwarfExpression::AddMachineRegPiece()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01873">llvm::ARMFrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="AArch64MCTargetDesc_8cpp_source.html#l00060">createAArch64MCAsmInfo()</a>, <a class="el" href="ARMMCTargetDesc_8cpp_source.html#l00277">createARMMCAsmInfo()</a>, <a class="el" href="MipsMCTargetDesc_8cpp_source.html#l00076">createMipsMCAsmInfo()</a>, <a class="el" href="PPCMCTargetDesc_8cpp_source.html#l00073">createPPCMCAsmInfo()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00036">createSparcMCAsmInfo()</a>, <a class="el" href="SparcMCTargetDesc_8cpp_source.html#l00045">createSparcV9MCAsmInfo()</a>, <a class="el" href="SystemZMCTargetDesc_8cpp_source.html#l00134">createSystemZMCAsmInfo()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00117">createX86MCAsmInfo()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00204">llvm::AArch64FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00415">llvm::X86FrameLowering::emitCalleeSavedFrameMoves()</a>, <a class="el" href="Mips16FrameLowering_8cpp_source.html#l00035">llvm::Mips16FrameLowering::emitPrologue()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00367">llvm::MipsSEFrameLowering::emitPrologue()</a>, <a class="el" href="SparcFrameLowering_8cpp_source.html#l00085">llvm::SparcFrameLowering::emitPrologue()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00085">llvm::Thumb1FrameLowering::emitPrologue()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00223">llvm::XCoreFrameLowering::emitPrologue()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00289">llvm::ARMFrameLowering::emitPrologue()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00558">llvm::PPCFrameLowering::emitPrologue()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00312">llvm::SystemZFrameLowering::emitPrologue()</a>, and <a class="el" href="StackMaps_8cpp_source.html#l00078">getDwarfRegNum()</a>.</p>

</div>
</div>
<a class="anchor" id="a1cf596e85e5b5d4dae9219b9daee7ba8"></a><!-- doxytag: member="llvm::MCRegisterInfo::getEncodingValue" ref="a1cf596e85e5b5d4dae9219b9daee7ba8" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t <a class="el" href="classllvm_1_1MCRegisterInfo.html#a1cf596e85e5b5d4dae9219b9daee7ba8">llvm::MCRegisterInfo::getEncodingValue</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the encoding for RegNo. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00418">418</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="PPCInstrInfo_8cpp_source.html#l00726">llvm::PPCInstrInfo::copyPhysReg()</a>, <a class="el" href="MipsTargetStreamer_8cpp_source.html#l00668">llvm::MipsTargetELFStreamer::emitFrame()</a>, <a class="el" href="HexagonMCCodeEmitter_8cpp_source.html#l00708">llvm::HexagonMCCodeEmitter::getMachineOpValue()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00304">HandleVRSaveUpdate()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00069">llvm::X86_MC::InitLLVM2SEHRegisterMapping()</a>, <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l00130">llvm::AMDGPUInstPrinter::printRegOperand()</a>, <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00247">llvm::MipsAsmPrinter::printSavedRegsBitmask()</a>, <a class="el" href="MipsOptionRecord_8cpp_source.html#l00068">llvm::MipsRegInfoRecord::SetPhysRegUsed()</a>, and <a class="el" href="AArch64ExternalSymbolizer_8cpp_source.html#l00060">llvm::AArch64ExternalSymbolizer::tryAddingSymbolicOperand()</a>.</p>

</div>
</div>
<a class="anchor" id="a643e75ef1d7bd06046c124d50bfeee9a"></a><!-- doxytag: member="llvm::MCRegisterInfo::getLLVMRegNum" ref="a643e75ef1d7bd06046c124d50bfeee9a" args="(unsigned RegNum, bool isEH) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html#a643e75ef1d7bd06046c124d50bfeee9a">MCRegisterInfo::getLLVMRegNum</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Map a dwarf register back to a target register. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00072">72</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00142">llvm::MCRegisterInfo::DwarfLLVMRegPair::FromReg</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00143">llvm::MCRegisterInfo::DwarfLLVMRegPair::ToReg</a>.</p>

<p>Referenced by <a class="el" href="X86AsmInstrumentation_8cpp_source.html#l01049">llvm::X86AsmInstrumentation::GetFrameRegGeneric()</a>.</p>

</div>
</div>
<a class="anchor" id="ab4f4bfd683b0c4a44aa6a220d60b1f6f"></a><!-- doxytag: member="llvm::MCRegisterInfo::getMatchingSuperReg" ref="ab4f4bfd683b0c4a44aa6a220d60b1f6f" args="(unsigned Reg, unsigned SubIdx, const MCRegisterClass *RC) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html#ab4f4bfd683b0c4a44aa6a220d60b1f6f">MCRegisterInfo::getMatchingSuperReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00018">18</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00067">llvm::MCRegisterClass::contains()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00026">getSubReg()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>.</p>

<p>Referenced by <a class="el" href="ARMInstPrinter_8cpp_source.html#l00069">llvm::ARMInstPrinter::printInst()</a>, and <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01198">llvm::AArch64InstPrinter::printVectorList()</a>.</p>

</div>
</div>
<a class="anchor" id="a2546a53db9bdb717a20f9786b1c06137"></a><!-- doxytag: member="llvm::MCRegisterInfo::getName" ref="a2546a53db9bdb717a20f9786b1c06137" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char* <a class="el" href="classllvm_1_1MCRegisterInfo.html#a2546a53db9bdb717a20f9786b1c06137">llvm::MCRegisterInfo::getName</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the human-readable symbolic target-specific name for the specified physical register. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00362">362</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00113">llvm::AggressiveAntiDepBreaker::AggressiveAntiDepBreaker()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l00665">emitDebugValueComment()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l00642">llvm::AsmPrinter::emitImplicitDef()</a>, <a class="el" href="AsmPrinter_8cpp_source.html#l00649">emitKill()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00261">llvm::RegScavenger::FindUnusedReg()</a>, <a class="el" href="TargetLowering_8cpp_source.html#l02214">llvm::TargetLowering::getRegForInlineAsmConstraint()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00184">llvm::AggressiveAntiDepBreaker::Observe()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00037">llvm::PrintReg::print()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00056">llvm::PrintRegUnit::print()</a>, <a class="el" href="MIRPrinter_8cpp_source.html#l00144">printReg()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00814">llvm::AArch64FrameLowering::restoreCalleeSavedRegisters()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00364">llvm::RegScavenger::scavengeRegister()</a>, and <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00736">llvm::AArch64FrameLowering::spillCalleeSavedRegisters()</a>.</p>

</div>
</div>
<a class="anchor" id="a3682921f3ab9d40220d90e8b1e2f8422"></a><!-- doxytag: member="llvm::MCRegisterInfo::getNumRegClasses" ref="a3682921f3ab9d40220d90e8b1e2f8422" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html#a3682921f3ab9d40220d90e8b1e2f8422">llvm::MCRegisterInfo::getNumRegClasses</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented in <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a31a901f12fea3fdd4fb7cdffbe494842">llvm::TargetRegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00402">402</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00399">regclass_begin()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00400">regclass_end()</a>.</p>

<p>Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00408">getRegClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a56e9a625f708912164f16c178ceb97d7"></a><!-- doxytag: member="llvm::MCRegisterInfo::getNumRegs" ref="a56e9a625f708912164f16c178ceb97d7" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html#a56e9a625f708912164f16c178ceb97d7">llvm::MCRegisterInfo::getNumRegs</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the number of registers this target has (useful for sizing arrays holding per register information) </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00368">368</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="DbgValueHistoryCalculator_8cpp_source.html#l00184">llvm::calculateDbgValueHistory()</a>, <a class="el" href="CallingConvLower_8cpp_source.html#l00028">llvm::CCState::CCState()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00838">llvm::LiveIntervals::checkRegMaskInterference()</a>, <a class="el" href="AArch64CollectLOH_8cpp_source.html#l00986">collectInvolvedReg()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01171">llvm::ScheduleDAGInstrs::fixupKills()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">llvm::MachineRegisterInfo::freezeReservedRegs()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00139">llvm::TargetRegisterInfo::getAllocatableSet()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00575">llvm::MachineFrameInfo::getPristineRegs()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00274">llvm::RegScavenger::getRegsAvailable()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00038">getSubRegIndex()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00060">llvm::LivePhysRegs::init()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00177">llvm::RegPressureTracker::init()</a>, <a class="el" href="LivePhysRegs_8h_source.html#l00054">llvm::LivePhysRegs::LivePhysRegs()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00091">llvm::CriticalAntiDepBreaker::Observe()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00184">llvm::AggressiveAntiDepBreaker::Observe()</a>, <a class="el" href="InterferenceCache_8cpp_source.html#l00035">llvm::InterferenceCache::reinitPhysRegEntries()</a>, <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">llvm::RegisterClassInfo::runOnMachineFunction()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00620">llvm::LiveVariables::runOnMachineFunction()</a>, <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00041">llvm::CriticalAntiDepBreaker::StartBlock()</a>, and <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00141">llvm::AggressiveAntiDepBreaker::StartBlock()</a>.</p>

</div>
</div>
<a class="anchor" id="aaf3dc2763e3a8855709d186966654062"></a><!-- doxytag: member="llvm::MCRegisterInfo::getNumRegUnits" ref="aaf3dc2763e3a8855709d186966654062" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html#aaf3dc2763e3a8855709d186966654062">llvm::MCRegisterInfo::getNumRegUnits</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the number of (native) register units in the target. </p>
<p>Register units are numbered from 0 to <a class="el" href="classllvm_1_1MCRegisterInfo.html#aaf3dc2763e3a8855709d186966654062" title="Return the number of (native) register units in the target.">getNumRegUnits()</a> - 1. They can be accessed through <a class="el" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> defined below. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00382">382</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegisterScavenging_8cpp_source.html#l00064">llvm::RegScavenger::enterBasicBlock()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00056">llvm::PrintRegUnit::print()</a>, and <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00122">llvm::LiveIntervals::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a28291bd03f41eb4a3b7bafc1a56be086"></a><!-- doxytag: member="llvm::MCRegisterInfo::getNumSubRegIndices" ref="a28291bd03f41eb4a3b7bafc1a56be086" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086">llvm::MCRegisterInfo::getNumSubRegIndices</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the number of sub-register indices understood by the target. </p>
<p>Index 0 is reserved for the no-op sub-register, while 1 to <a class="el" href="classllvm_1_1MCRegisterInfo.html#a28291bd03f41eb4a3b7bafc1a56be086" title="Return the number of sub-register indices understood by the target.">getNumSubRegIndices()</a> - 1 represent real sub-registers. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00375">375</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MCRegisterInfo_8cpp_source.html#l00026">getSubReg()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00055">getSubRegIdxOffset()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00049">getSubRegIdxSize()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00371">llvm::TargetRegisterInfo::getSubRegIndexLaneMask()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00345">llvm::TargetRegisterInfo::getSubRegIndexName()</a>.</p>

</div>
</div>
<a class="anchor" id="a5f14a8d1bffbc5b4fc4579f9a6f070ed"></a><!-- doxytag: member="llvm::MCRegisterInfo::getProgramCounter" ref="a5f14a8d1bffbc5b4fc4579f9a6f070ed" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html#a5f14a8d1bffbc5b4fc4579f9a6f070ed">llvm::MCRegisterInfo::getProgramCounter</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the register which is the program counter. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00319">319</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MCInstrDesc_8cpp_source.html#l00033">llvm::MCInstrDesc::mayAffectControlFlow()</a>.</p>

</div>
</div>
<a class="anchor" id="ac58ba5238412b89eed1c5703a7e81f11"></a><!-- doxytag: member="llvm::MCRegisterInfo::getRARegister" ref="ac58ba5238412b89eed1c5703a7e81f11" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html#ac58ba5238412b89eed1c5703a7e81f11">llvm::MCRegisterInfo::getRARegister</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>This method should return the register where the return address can be found. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00314">314</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MipsAsmPrinter_8cpp_source.html#l00300">llvm::MipsAsmPrinter::emitFrameDirective()</a>.</p>

</div>
</div>
<a class="anchor" id="ac07ebfa86b4d5bf5386e1ac07d62b2bd"></a><!-- doxytag: member="llvm::MCRegisterInfo::getRegClass" ref="ac07ebfa86b4d5bf5386e1ac07d62b2bd" args="(unsigned i) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a>&amp; <a class="el" href="classllvm_1_1MCRegisterInfo.html#ac07ebfa86b4d5bf5386e1ac07d62b2bd">llvm::MCRegisterInfo::getRegClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>i</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the register class associated with the enumeration value. </p>
<p>See class <a class="el" href="classllvm_1_1MCOperandInfo.html" title="This holds information about one operand of a machine instruction, indicating the register class for ...">MCOperandInfo</a>. </p>

<p>Reimplemented in <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a6e765860317332f714b0f7b447663632">llvm::TargetRegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00408">408</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00402">getNumRegClasses()</a>.</p>

<p>Referenced by <a class="el" href="MipsDisassembler_8cpp_source.html#l00454">getReg()</a>, <a class="el" href="MipsOptionRecord_8h_source.html#l00039">llvm::MipsRegInfoRecord::MipsRegInfoRecord()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00069">llvm::ARMInstPrinter::printInst()</a>, <a class="el" href="AMDGPUInstPrinter_8cpp_source.html#l00130">llvm::AMDGPUInstPrinter::printRegOperand()</a>, and <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01198">llvm::AArch64InstPrinter::printVectorList()</a>.</p>

</div>
</div>
<a class="anchor" id="a497d2c7a9ed2c108d86b0603f059cbe8"></a><!-- doxytag: member="llvm::MCRegisterInfo::getRegClassName" ref="a497d2c7a9ed2c108d86b0603f059cbe8" args="(const MCRegisterClass *Class) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char* <a class="el" href="classllvm_1_1MCRegisterInfo.html#a497d2c7a9ed2c108d86b0603f059cbe8">llvm::MCRegisterInfo::getRegClassName</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>Class</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00413">413</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00037">llvm::MCRegisterClass::NameIdx</a>.</p>

</div>
</div>
<a class="anchor" id="ae4ceef2c7709c42f26832b0ad90eeabf"></a><!-- doxytag: member="llvm::MCRegisterInfo::getSEHRegNum" ref="ae4ceef2c7709c42f26832b0ad90eeabf" args="(unsigned RegNum) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classint.html">int</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html#ae4ceef2c7709c42f26832b0ad90eeabf">MCRegisterInfo::getSEHRegNum</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNum</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Map a target register to an equivalent SEH register number. </p>
<p>Returns LLVM register number if there is no equivalent value. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00082">82</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="DenseMap_8h_source.html#l00068">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::end()</a>, <a class="el" href="DenseMap_8h_source.html#l00124">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::find()</a>, and <a class="el" href="MD5_8cpp_source.html#l00054">I</a>.</p>

</div>
</div>
<a class="anchor" id="af77f29dbf27c325e25aae091aba01c2a"></a><!-- doxytag: member="llvm::MCRegisterInfo::getSubReg" ref="af77f29dbf27c325e25aae091aba01c2a" args="(unsigned Reg, unsigned Idx) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html#af77f29dbf27c325e25aae091aba01c2a">MCRegisterInfo::getSubReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the physical register number of sub-register "Index" for physical register RegNo. </p>
<p>Return zero if the sub-register does not exist. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00026">26</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00375">getNumSubRegIndices()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>.</p>

<p>Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00838">llvm::ARMBaseInstrInfo::AddDReg()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00110">addSavedGPR()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01489">AddSubReg()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00280">llvm::SparcInstrInfo::copyPhysReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00706">llvm::ARMBaseInstrInfo::copyPhysReg()</a>, <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l00356">GetDSubRegs()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04173">getImplicitSPRUseForDPRUse()</a>, <a class="el" href="MCRegisterInfo_8cpp_source.html#l00018">getMatchingSuperReg()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00215">getPairedGPR()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00416">llvm::CoalescerPair::isCoalescable()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00217">llvm::ARMAsmPrinter::PrintAsmOperand()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l00757">llvm::ARMInstPrinter::printGPRPairOperand()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01182">llvm::AArch64InstPrinter::printGPRSeqPairsClassOperand()</a>, <a class="el" href="ARMAsmPrinter_8cpp_source.html#l00146">llvm::ARMAsmPrinter::printOperand()</a>, <a class="el" href="AArch64InstPrinter_8cpp_source.html#l01198">llvm::AArch64InstPrinter::printVectorList()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01455">llvm::ARMInstPrinter::printVectorListTwo()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01522">llvm::ARMInstPrinter::printVectorListTwoAllLanes()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01468">llvm::ARMInstPrinter::printVectorListTwoSpaced()</a>, <a class="el" href="ARMInstPrinter_8cpp_source.html#l01570">llvm::ARMInstPrinter::printVectorListTwoSpacedAllLanes()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00319">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01344">llvm::MachineInstr::substituteRegister()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00079">llvm::MachineOperand::substPhysReg()</a>.</p>

</div>
</div>
<a class="anchor" id="ae56eef3d36297a47c67683d39beaac75"></a><!-- doxytag: member="llvm::MCRegisterInfo::getSubRegIdxOffset" ref="ae56eef3d36297a47c67683d39beaac75" args="(unsigned Idx) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html#ae56eef3d36297a47c67683d39beaac75">MCRegisterInfo::getSubRegIdxOffset</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the offset of the bit range covered by a sub-register index. </p>
<p>If an Offset doesn't make sense (the index isn't continuous, or is used to access sub-registers at different offsets), return -1. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00055">55</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00375">getNumSubRegIndices()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00151">llvm::MCRegisterInfo::SubRegCoveredBits::Offset</a>.</p>

<p>Referenced by <a class="el" href="DwarfExpression_8cpp_source.html#l00084">llvm::DwarfExpression::AddMachineRegPiece()</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l00293">llvm::TargetInstrInfo::getStackSlotRange()</a>.</p>

</div>
</div>
<a class="anchor" id="afe09c3c06e7ff022652102bdeaba8cbd"></a><!-- doxytag: member="llvm::MCRegisterInfo::getSubRegIdxSize" ref="afe09c3c06e7ff022652102bdeaba8cbd" args="(unsigned Idx) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html#afe09c3c06e7ff022652102bdeaba8cbd">MCRegisterInfo::getSubRegIdxSize</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get the size of the bit range covered by a sub-register index. </p>
<p>If the index isn't continuous, return the sum of the sizes of its parts. If the index is used to access subregisters of different sizes, return -1. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00049">49</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00375">getNumSubRegIndices()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00152">llvm::MCRegisterInfo::SubRegCoveredBits::Size</a>.</p>

<p>Referenced by <a class="el" href="DwarfExpression_8cpp_source.html#l00084">llvm::DwarfExpression::AddMachineRegPiece()</a>, and <a class="el" href="TargetInstrInfo_8cpp_source.html#l00293">llvm::TargetInstrInfo::getStackSlotRange()</a>.</p>

</div>
</div>
<a class="anchor" id="a8a4879cb93d8065ac38108eefad3ef7c"></a><!-- doxytag: member="llvm::MCRegisterInfo::getSubRegIndex" ref="a8a4879cb93d8065ac38108eefad3ef7c" args="(unsigned RegNo, unsigned SubRegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html#a8a4879cb93d8065ac38108eefad3ef7c">MCRegisterInfo::getSubRegIndex</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubRegNo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>For a given register pair, return the sub-register index if the second register is a sub-register of the first. </p>
<p>Return zero otherwise. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8cpp_source.html#l00038">38</a> of file <a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00368">getNumRegs()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>.</p>

<p>Referenced by <a class="el" href="DwarfExpression_8cpp_source.html#l00084">llvm::DwarfExpression::AddMachineRegPiece()</a>, and <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00113">isNopCopy()</a>.</p>

</div>
</div>
<a class="anchor" id="a9537f135bf12baff727cd1029ce4739b"></a><!-- doxytag: member="llvm::MCRegisterInfo::InitMCRegisterInfo" ref="a9537f135bf12baff727cd1029ce4739b" args="(const MCRegisterDesc *D, unsigned NR, unsigned RA, unsigned PC, const MCRegisterClass *C, unsigned NC, const MCPhysReg(*RURoots)[2], unsigned NRU, const MCPhysReg *DL, const unsigned *RUMS, const char *Strings, const char *ClassStrings, const uint16_t *SubIndices, unsigned NumIndices, const SubRegCoveredBits *SubIdxRanges, const uint16_t *RET)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MCRegisterInfo.html#a9537f135bf12baff727cd1029ce4739b">llvm::MCRegisterInfo::InitMCRegisterInfo</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a> *&#160;</td>
          <td class="paramname"><em>D</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NR</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>C</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>(*)&#160;</td>
          <td class="paramname"><em>RURoots</em>[2], </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NRU</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> *&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a> *&#160;</td>
          <td class="paramname"><em>RUMS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td>
          <td class="paramname"><em>Strings</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> char *&#160;</td>
          <td class="paramname"><em>ClassStrings</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint16_t *&#160;</td>
          <td class="paramname"><em>SubIndices</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumIndices</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1SubRegCoveredBits.html">SubRegCoveredBits</a> *&#160;</td>
          <td class="paramname"><em>SubIdxRanges</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint16_t *&#160;</td>
          <td class="paramname"><em>RET</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Initialize <a class="el" href="classllvm_1_1MCRegisterInfo.html" title="MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...">MCRegisterInfo</a>, called by TableGen auto-generated routines. </p>
<p>*DO NOT USE*. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00244">244</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="PDBTypes_8h_source.html#l00234">llvm::C</a>, <a class="el" href="PDBTypes_8h_source.html#l00374">llvm::DL</a>, and <a class="el" href="regutils_8h_source.html#l00042">NC</a>.</p>

</div>
</div>
<a class="anchor" id="ac5ba10e9a8cf6231c01fa72a99571674"></a><!-- doxytag: member="llvm::MCRegisterInfo::isSubRegister" ref="ac5ba10e9a8cf6231c01fa72a99571674" args="(unsigned RegA, unsigned RegB) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html#ac5ba10e9a8cf6231c01fa72a99571674">llvm::MCRegisterInfo::isSubRegister</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if RegB is a sub-register of RegA. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00425">425</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00513">isSuperRegister()</a>.</p>

<p>Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l01825">llvm::MachineInstr::addRegisterDead()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01753">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="MachineInstrBundle_8cpp_source.html#l00293">llvm::MachineOperandIteratorBase::analyzePhysReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01196">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01143">llvm::MachineInstr::findRegisterUseOperandIdx()</a>, <a class="el" href="MCInstrDesc_8cpp_source.html#l00054">llvm::MCInstrDesc::hasImplicitDefOfPhysReg()</a>, and <a class="el" href="MachineCopyPropagation_8cpp_source.html#l00113">isNopCopy()</a>.</p>

</div>
</div>
<a class="anchor" id="a5355c911ca9fc5ca213328a57c33afc8"></a><!-- doxytag: member="llvm::MCRegisterInfo::isSubRegisterEq" ref="a5355c911ca9fc5ca213328a57c33afc8" args="(unsigned RegA, unsigned RegB) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html#a5355c911ca9fc5ca213328a57c33afc8">llvm::MCRegisterInfo::isSubRegisterEq</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if RegB is a sub-register of RegA or if RegB == RegA. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00433">433</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00439">isSuperRegisterEq()</a>.</p>

<p>Referenced by <a class="el" href="MCInstrDesc_8cpp_source.html#l00033">llvm::MCInstrDesc::mayAffectControlFlow()</a>.</p>

</div>
</div>
<a class="anchor" id="ab473cdc9fb7554bc7375f20d76561e8e"></a><!-- doxytag: member="llvm::MCRegisterInfo::isSuperRegister" ref="ab473cdc9fb7554bc7375f20d76561e8e" args="(unsigned RegA, unsigned RegB) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html#ab473cdc9fb7554bc7375f20d76561e8e">llvm::MCRegisterInfo::isSuperRegister</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if RegB is a super-register of RegA. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00513">513</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>.</p>

<p>Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l01825">llvm::MachineInstr::addRegisterDead()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01753">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04473">llvm::ARMBaseInstrInfo::breakPartialRegDependency()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01812">llvm::MachineInstr::clearRegisterKills()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00425">isSubRegister()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00439">isSuperRegisterEq()</a>.</p>

</div>
</div>
<a class="anchor" id="a168415f7a4118984e9739a35b12429c3"></a><!-- doxytag: member="llvm::MCRegisterInfo::isSuperRegisterEq" ref="a168415f7a4118984e9739a35b12429c3" args="(unsigned RegA, unsigned RegB) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html#a168415f7a4118984e9739a35b12429c3">llvm::MCRegisterInfo::isSuperRegisterEq</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegA</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if RegB is a super-register of RegA or if RegB == RegA. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00439">439</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00513">isSuperRegister()</a>.</p>

<p>Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00433">isSubRegisterEq()</a>.</p>

</div>
</div>
<a class="anchor" id="a1b44c113e5e36696965e0a8e237d8644"></a><!-- doxytag: member="llvm::MCRegisterInfo::mapDwarfRegsToLLVMRegs" ref="a1b44c113e5e36696965e0a8e237d8644" args="(const DwarfLLVMRegPair *Map, unsigned Size, bool isEH)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MCRegisterInfo.html#a1b44c113e5e36696965e0a8e237d8644">llvm::MCRegisterInfo::mapDwarfRegsToLLVMRegs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *&#160;</td>
          <td class="paramname"><em>Map</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Used to initialize Dwarf register to LLVM register number mapping. </p>
<p>Called by TableGen auto-generated routines. DO NOT USE*. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00292">292</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab7c254cf3539a51c7d3170e13e84e471"></a><!-- doxytag: member="llvm::MCRegisterInfo::mapLLVMRegsToDwarfRegs" ref="ab7c254cf3539a51c7d3170e13e84e471" args="(const DwarfLLVMRegPair *Map, unsigned Size, bool isEH)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MCRegisterInfo.html#ab7c254cf3539a51c7d3170e13e84e471">llvm::MCRegisterInfo::mapLLVMRegsToDwarfRegs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterInfo_1_1DwarfLLVMRegPair.html">DwarfLLVMRegPair</a> *&#160;</td>
          <td class="paramname"><em>Map</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isEH</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Used to initialize LLVM register to Dwarf register number mapping. </p>
<p>Called by TableGen auto-generated routines. DO NOT USE*. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00278">278</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6f3252bc2159a64bbcdbae4691fa6873"></a><!-- doxytag: member="llvm::MCRegisterInfo::mapLLVMRegToSEHReg" ref="a6f3252bc2159a64bbcdbae4691fa6873" args="(unsigned LLVMReg, int SEHReg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MCRegisterInfo.html#a6f3252bc2159a64bbcdbae4691fa6873">llvm::MCRegisterInfo::mapLLVMRegToSEHReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LLVMReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>SEHReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>mapLLVMRegToSEHReg - Used to initialize LLVM register to SEH register number mapping. </p>
<p>By default the SEH register number is just the same as the LLVM register number. FIXME: TableGen these numbers. Currently this requires target specific initialization code. </p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00308">308</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00069">llvm::X86_MC::InitLLVM2SEHRegisterMapping()</a>.</p>

</div>
</div>
<a class="anchor" id="a5efe15a7dbeb71e4e264b7ba17ad4556"></a><!-- doxytag: member="llvm::MCRegisterInfo::operator[]" ref="a5efe15a7dbeb71e4e264b7ba17ad4556" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1MCRegisterDesc.html">MCRegisterDesc</a>&amp; llvm::MCRegisterInfo::operator[] </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00323">323</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00331">get()</a>.</p>

</div>
</div>
<a class="anchor" id="a4940379d80a13e48a038f081facc0606"></a><!-- doxytag: member="llvm::MCRegisterInfo::regclass_begin" ref="a4940379d80a13e48a038f081facc0606" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html#a4940379d80a13e48a038f081facc0606">llvm::MCRegisterInfo::regclass_begin</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented in <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a1e727502aaf54bbd6564e06f6c38f132">llvm::TargetRegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00399">399</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00402">getNumRegClasses()</a>.</p>

</div>
</div>
<a class="anchor" id="a0018abfc135da1eb34b93823fef60262"></a><!-- doxytag: member="llvm::MCRegisterInfo::regclass_end" ref="a0018abfc135da1eb34b93823fef60262" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MCRegisterInfo.html#acdc03cedcc1259bcc6323de9f8b21a14">regclass_iterator</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html#a0018abfc135da1eb34b93823fef60262">llvm::MCRegisterInfo::regclass_end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented in <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a773f00b289b2eef69a1b26c350d32332">llvm::TargetRegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00400">400</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MCRegisterInfo_8h_source.html#l00402">getNumRegClasses()</a>.</p>

</div>
</div>
<hr/><h2>Friends And Related Function Documentation</h2>
<a class="anchor" id="acdaa5f1dcfe0ac250e2c0f285517494f"></a><!-- doxytag: member="llvm::MCRegisterInfo::MCRegUnitIterator" ref="acdaa5f1dcfe0ac250e2c0f285517494f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a><code> [friend]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00238">238</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="aafe231cee5e487fcce3d3735523e0069"></a><!-- doxytag: member="llvm::MCRegisterInfo::MCRegUnitMaskIterator" ref="aafe231cee5e487fcce3d3735523e0069" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCRegUnitMaskIterator.html">MCRegUnitMaskIterator</a><code> [friend]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00239">239</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a871e5c4479bde111063c92656dadf3cb"></a><!-- doxytag: member="llvm::MCRegisterInfo::MCRegUnitRootIterator" ref="a871e5c4479bde111063c92656dadf3cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a><code> [friend]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00240">240</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="afa6c2775d1a263919820806bca50c085"></a><!-- doxytag: member="llvm::MCRegisterInfo::MCSubRegIndexIterator" ref="afa6c2775d1a263919820806bca50c085" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCSubRegIndexIterator.html">MCSubRegIndexIterator</a><code> [friend]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00236">236</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7aba84294411bec516c4f99c2743d8aa"></a><!-- doxytag: member="llvm::MCRegisterInfo::MCSubRegIterator" ref="a7aba84294411bec516c4f99c2743d8aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCSubRegIterator.html">MCSubRegIterator</a><code> [friend]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00235">235</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a98195db99f78cd46313e0de07882b7bb"></a><!-- doxytag: member="llvm::MCRegisterInfo::MCSuperRegIterator" ref="a98195db99f78cd46313e0de07882b7bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a><code> [friend]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MCRegisterInfo_8h_source.html#l00237">237</a> of file <a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="MCRegisterInfo_8h_source.html">MCRegisterInfo.h</a></li>
<li><a class="el" href="MCRegisterInfo_8cpp_source.html">MCRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:36:22 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
