#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Dec 13 11:23:19 2019
# Process ID: 10400
# Current directory: /net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.runs/synth_1
# Command line: vivado -log top_Mandelbrot.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_Mandelbrot.tcl
# Log file: /net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.runs/synth_1/top_Mandelbrot.vds
# Journal file: /net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source top_Mandelbrot.tcl -notrace
Command: synth_design -top top_Mandelbrot -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10406 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1417.051 ; gain = 86.840 ; free physical = 6849 ; free virtual = 26527
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_Mandelbrot' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/top_Mandelbrot.vhd:73]
INFO: [Synth 8-638] synthesizing module 'Gestionnaire_Horloge' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'Gestionnaire_Horloge' (1#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/Gestionnaire_Horloge.vhd:31]
INFO: [Synth 8-638] synthesizing module 'push_detector' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 1 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-638] synthesizing module 'debounce' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/debounce.vhd:25]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (2#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/debounce.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'push_detector' (3#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'push_detector__parameterized0' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/push_detector.vhd:69]
	Parameter STABILITY_TIME bound to: 10000 - type: integer 
	Parameter CLOCK_FREQUENCY bound to: 100 - type: integer 
	Parameter BURST_ON_HOLD bound to: 0 - type: bool 
	Parameter BURST_PERIOD bound to: 150 - type: integer 
	Parameter TIME_UNTIL_BURST bound to: 750 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'push_detector__parameterized0' (3#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/push_detector.vhd:69]
INFO: [Synth 8-638] synthesizing module 'JSTK' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:56]
INFO: [Synth 8-3491] module 'spiCtrl' declared at '/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/src/spiCtrl.vhd:31' bound to instance 'SPI_Ctrl' of component 'spiCtrl' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:122]
INFO: [Synth 8-638] synthesizing module 'spiCtrl' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'spiCtrl' (4#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/src/spiCtrl.vhd:44]
INFO: [Synth 8-3491] module 'spiMode0' declared at '/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/src/spiMode0.vhd:43' bound to instance 'SPI_Int' of component 'spiMode0' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:138]
INFO: [Synth 8-638] synthesizing module 'spiMode0' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-226] default block is never used [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/src/spiMode0.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'spiMode0' (5#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/src/spiMode0.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'JSTK' (6#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/src/PmodJSTK_Demo.vhd:56]
INFO: [Synth 8-638] synthesizing module 'ViewController' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/ViewController.vhd:29]
WARNING: [Synth 8-614] signal 's_zoom' is read in the process but is not in the sensitivity list [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/ViewController.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'ViewController' (7#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/ViewController.vhd:29]
INFO: [Synth 8-638] synthesizing module 'Convergence' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/Convergence.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/Convergence.vhd:42]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/Convergence.vhd:45]
INFO: [Synth 8-3491] module 'conv' declared at '/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/conv.vhd:12' bound to instance 'grp_convergence_fu_102' of component 'conv' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/Convergence.vhd:98]
INFO: [Synth 8-638] synthesizing module 'conv' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/conv.vhd:27]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/conv.vhd:40]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/conv.vhd:49]
INFO: [Synth 8-3491] module 'convergence_do_convergence' declared at '/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:12' bound to instance 'grp_convergence_do_convergence_fu_76' of component 'convergence_do_convergence' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/conv.vhd:71]
INFO: [Synth 8-638] synthesizing module 'convergence_do_convergence' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:29]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:256]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:259]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:261]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:263]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:265]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:267]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:269]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:271]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:273]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:275]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:277]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:279]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:281]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:283]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:285]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:287]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:289]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:291]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:293]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:295]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:297]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:299]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:301]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:303]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:305]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:307]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:309]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:311]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:313]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:315]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:317]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:319]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:321]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:323]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:325]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:327]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:329]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:331]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:333]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:335]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:337]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:339]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:343]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:345]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:347]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:351]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:353]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:355]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:357]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:359]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:361]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:363]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:365]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:367]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:369]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:371]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:373]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:375]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:377]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:379]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:381]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:383]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:385]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:387]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:389]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:391]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:393]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:395]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:397]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:399]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:401]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:403]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:405]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:407]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:409]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:411]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:413]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:415]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:417]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:419]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:421]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:423]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:425]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:427]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:429]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:431]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:433]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:435]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:437]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:439]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:441]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:443]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:445]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:447]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'convergence_do_convergence' (8#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/convergence_do_convergence.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'conv' (9#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/conv.vhd:27]
INFO: [Synth 8-3491] module 'dimage' declared at '/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/dimage.vhd:12' bound to instance 'grp_dimage_fu_124' of component 'dimage' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/Convergence.vhd:111]
INFO: [Synth 8-638] synthesizing module 'dimage' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/dimage.vhd:23]
INFO: [Synth 8-3491] module 'dimage_do_image' declared at '/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/dimage_do_image.vhd:12' bound to instance 'grp_dimage_do_image_fu_58' of component 'dimage_do_image' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/dimage.vhd:49]
INFO: [Synth 8-638] synthesizing module 'dimage_do_image' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/dimage_do_image.vhd:24]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 51 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'dimage_do_image_cbkb' declared at '/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/dimage_do_image_cbkb.vhd:85' bound to instance 'color_U' of component 'dimage_do_image_cbkb' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/dimage_do_image.vhd:63]
INFO: [Synth 8-638] synthesizing module 'dimage_do_image_cbkb' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/dimage_do_image_cbkb.vhd:98]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 51 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'dimage_do_image_cbkb_rom' declared at '/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/dimage_do_image_cbkb.vhd:12' bound to instance 'dimage_do_image_cbkb_rom_U' of component 'dimage_do_image_cbkb_rom' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/dimage_do_image_cbkb.vhd:110]
INFO: [Synth 8-638] synthesizing module 'dimage_do_image_cbkb_rom' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/dimage_do_image_cbkb.vhd:27]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 51 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dimage_do_image_cbkb_rom' (10#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/dimage_do_image_cbkb.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'dimage_do_image_cbkb' (11#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/dimage_do_image_cbkb.vhd:98]
INFO: [Synth 8-256] done synthesizing module 'dimage_do_image' (12#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/dimage_do_image.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'dimage' (13#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/dimage.vhd:23]
INFO: [Synth 8-3491] module 'fifo_w8_d1_A' declared at '/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/fifo_w8_d1_A.vhd:50' bound to instance 'sc_fifo_chn_1_fifo_U' of component 'fifo_w8_d1_A' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/Convergence.vhd:120]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/fifo_w8_d1_A.vhd:69]
	Parameter MEM_STYLE bound to: auto - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w8_d1_A_shiftReg' declared at '/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/fifo_w8_d1_A.vhd:13' bound to instance 'U_fifo_w8_d1_A_shiftReg' of component 'fifo_w8_d1_A_shiftReg' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/fifo_w8_d1_A.vhd:127]
INFO: [Synth 8-638] synthesizing module 'fifo_w8_d1_A_shiftReg' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/fifo_w8_d1_A.vhd:26]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A_shiftReg' (14#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/fifo_w8_d1_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w8_d1_A' (15#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/fifo_w8_d1_A.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'Convergence' (16#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/Convergence.vhd:27]
INFO: [Synth 8-638] synthesizing module 'Affichage_7seg' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-3491] module 'decodeur_7seg' declared at '/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/decodeur_7seg.vhd:155' bound to instance 'transcodeur_7seg' of component 'decodeur_7seg' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/Affichage_7seg.vhd:88]
INFO: [Synth 8-638] synthesizing module 'decodeur_7seg' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'decodeur_7seg' (17#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/decodeur_7seg.vhd:162]
INFO: [Synth 8-226] default block is never used [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/Affichage_7seg.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'Affichage_7seg' (18#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/Affichage_7seg.vhd:35]
INFO: [Synth 8-638] synthesizing module 'Affichage_VGA' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/Affichage_VGA.vhd:41]
	Parameter IMAGE_WIDTH bound to: 640 - type: integer 
	Parameter IMAGE_HEIGHT bound to: 480 - type: integer 
INFO: [Synth 8-638] synthesizing module 'VGA_bitmap_640x480' [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
	Parameter bit_per_pixel bound to: 12 - type: integer 
	Parameter grayscale bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'VGA_bitmap_640x480' (19#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/vga_bitmap_640x480.vhd:43]
WARNING: [Synth 8-3848] Net s_data_write in module/entity Affichage_VGA does not have driver. [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/Affichage_VGA.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'Affichage_VGA' (20#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/Affichage_VGA.vhd:41]
WARNING: [Synth 8-3848] Net led in module/entity top_Mandelbrot does not have driver. [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/top_Mandelbrot.vhd:61]
WARNING: [Synth 8-3848] Net rgb_17 in module/entity top_Mandelbrot does not have driver. [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/top_Mandelbrot.vhd:62]
WARNING: [Synth 8-3848] Net rgb_16 in module/entity top_Mandelbrot does not have driver. [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/top_Mandelbrot.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'top_Mandelbrot' (21#1) [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/top_Mandelbrot.vhd:73]
WARNING: [Synth 8-3331] design fifo_w8_d1_A_shiftReg has unconnected port a[0]
WARNING: [Synth 8-3331] design dimage_do_image_cbkb has unconnected port reset
WARNING: [Synth 8-3331] design dimage_do_image has unconnected port counter_dout[7]
WARNING: [Synth 8-3331] design dimage_do_image has unconnected port counter_dout[6]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port zoom[9]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port zoom[8]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port zoom[7]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port zoom[6]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port zoom[5]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port zoom[4]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port zoom[3]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port zoom[2]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port zoom[1]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port zoom[0]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[31]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[30]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[29]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[28]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[27]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[26]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[25]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[24]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[23]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[22]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[21]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[20]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[19]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[18]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[17]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[16]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[15]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[14]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[13]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[12]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[11]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[10]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[9]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[8]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[7]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[6]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[5]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[4]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[3]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[2]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[1]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_X[0]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[31]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[30]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[29]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[28]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[27]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[26]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[25]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[24]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[23]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[22]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[21]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[20]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[19]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[18]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[17]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[16]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[15]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[14]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[13]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[12]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[11]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[10]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[9]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[8]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[7]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[6]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[5]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[4]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[3]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[2]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[1]
WARNING: [Synth 8-3331] design convergence_do_convergence has unconnected port offset_Y[0]
WARNING: [Synth 8-3331] design ViewController has unconnected port clk
WARNING: [Synth 8-3331] design ViewController has unconnected port rst
WARNING: [Synth 8-3331] design ViewController has unconnected port val_joystick_x[9]
WARNING: [Synth 8-3331] design ViewController has unconnected port val_joystick_x[8]
WARNING: [Synth 8-3331] design ViewController has unconnected port val_joystick_x[7]
WARNING: [Synth 8-3331] design ViewController has unconnected port val_joystick_x[6]
WARNING: [Synth 8-3331] design ViewController has unconnected port val_joystick_x[5]
WARNING: [Synth 8-3331] design ViewController has unconnected port val_joystick_x[4]
WARNING: [Synth 8-3331] design ViewController has unconnected port val_joystick_x[3]
WARNING: [Synth 8-3331] design ViewController has unconnected port val_joystick_x[2]
WARNING: [Synth 8-3331] design ViewController has unconnected port val_joystick_x[1]
WARNING: [Synth 8-3331] design ViewController has unconnected port val_joystick_x[0]
WARNING: [Synth 8-3331] design ViewController has unconnected port val_joystick_y[9]
WARNING: [Synth 8-3331] design ViewController has unconnected port val_joystick_y[8]
WARNING: [Synth 8-3331] design ViewController has unconnected port val_joystick_y[7]
WARNING: [Synth 8-3331] design ViewController has unconnected port val_joystick_y[6]
WARNING: [Synth 8-3331] design ViewController has unconnected port val_joystick_y[5]
WARNING: [Synth 8-3331] design ViewController has unconnected port val_joystick_y[4]
WARNING: [Synth 8-3331] design ViewController has unconnected port val_joystick_y[3]
WARNING: [Synth 8-3331] design ViewController has unconnected port val_joystick_y[2]
WARNING: [Synth 8-3331] design ViewController has unconnected port val_joystick_y[1]
WARNING: [Synth 8-3331] design ViewController has unconnected port val_joystick_y[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1549.488 ; gain = 219.277 ; free physical = 6796 ; free virtual = 26475
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin inst_VGA_bitmap:data_write to constant 0 [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/Affichage_VGA.vhd:58]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1549.488 ; gain = 219.277 ; free physical = 6796 ; free virtual = 26475
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1549.488 ; gain = 219.277 ; free physical = 6796 ; free virtual = 26475
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/constrs_1/new/Nexys4DDR.xdc]
Finished Parsing XDC File [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/constrs_1/new/Nexys4DDR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/constrs_1/new/Nexys4DDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_Mandelbrot_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_Mandelbrot_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1872.430 ; gain = 0.000 ; free physical = 8234 ; free virtual = 27905
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1872.430 ; gain = 542.219 ; free physical = 8372 ; free virtual = 28043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1872.430 ; gain = 542.219 ; free physical = 8372 ; free virtual = 28043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1872.430 ; gain = 542.219 ; free physical = 8371 ; free virtual = 28043
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "CE_3kHz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'spiCtrl'
INFO: [Synth 8-5544] ROM "NSTATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NSTATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NSTATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NSTATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'STATE_reg' in module 'spiMode0'
INFO: [Synth 8-5544] ROM "BUSY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "NSTATE" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "VGA_vs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TOP_display" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VGA_hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "TOP_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "v_counter" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  stidle |                            00001 |                              000
                  stinit |                            00010 |                              001
                  stwait |                            00100 |                              010
                 stcheck |                            01000 |                              011
                  stdone |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'one-hot' in module 'spiCtrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    init |                               01 |                               01
                    rxtx |                               10 |                               10
                    done |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'STATE_reg' using encoding 'sequential' in module 'spiMode0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:29 . Memory (MB): peak = 1872.430 ; gain = 542.219 ; free physical = 8363 ; free virtual = 28035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 14    
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 18    
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               40 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 5     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 23    
+---RAMs : 
	            3600K Bit         RAMs := 1     
+---Muxes : 
	   2 Input    100 Bit        Muxes := 2     
	   2 Input     99 Bit        Muxes := 1     
	   2 Input     98 Bit        Muxes := 1     
	   2 Input     97 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 1     
	   2 Input     94 Bit        Muxes := 1     
	   2 Input     93 Bit        Muxes := 1     
	   2 Input     92 Bit        Muxes := 1     
	   2 Input     91 Bit        Muxes := 1     
	   2 Input     90 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 1     
	   2 Input     87 Bit        Muxes := 1     
	   2 Input     86 Bit        Muxes := 1     
	   2 Input     85 Bit        Muxes := 1     
	   2 Input     84 Bit        Muxes := 1     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     79 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 1     
	   2 Input     77 Bit        Muxes := 1     
	   2 Input     76 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     74 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     71 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   5 Input     40 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 11    
	   2 Input     31 Bit        Muxes := 15    
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 12    
	   2 Input      9 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   4 Input      4 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 24    
	   5 Input      1 Bit        Muxes := 8     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Gestionnaire_Horloge 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module push_detector 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module push_detector__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module spiCtrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   5 Input     40 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module spiMode0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
Module convergence_do_convergence 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input    100 Bit        Muxes := 2     
	   2 Input     99 Bit        Muxes := 1     
	   2 Input     98 Bit        Muxes := 1     
	   2 Input     97 Bit        Muxes := 1     
	   2 Input     96 Bit        Muxes := 1     
	   2 Input     95 Bit        Muxes := 1     
	   2 Input     94 Bit        Muxes := 1     
	   2 Input     93 Bit        Muxes := 1     
	   2 Input     92 Bit        Muxes := 1     
	   2 Input     91 Bit        Muxes := 1     
	   2 Input     90 Bit        Muxes := 1     
	   2 Input     89 Bit        Muxes := 1     
	   2 Input     88 Bit        Muxes := 1     
	   2 Input     87 Bit        Muxes := 1     
	   2 Input     86 Bit        Muxes := 1     
	   2 Input     85 Bit        Muxes := 1     
	   2 Input     84 Bit        Muxes := 1     
	   2 Input     83 Bit        Muxes := 1     
	   2 Input     82 Bit        Muxes := 1     
	   2 Input     81 Bit        Muxes := 1     
	   2 Input     80 Bit        Muxes := 1     
	   2 Input     79 Bit        Muxes := 1     
	   2 Input     78 Bit        Muxes := 1     
	   2 Input     77 Bit        Muxes := 1     
	   2 Input     76 Bit        Muxes := 1     
	   2 Input     75 Bit        Muxes := 1     
	   2 Input     74 Bit        Muxes := 1     
	   2 Input     73 Bit        Muxes := 1     
	   2 Input     72 Bit        Muxes := 1     
	   2 Input     71 Bit        Muxes := 1     
	   2 Input     70 Bit        Muxes := 1     
	   2 Input     69 Bit        Muxes := 1     
	   2 Input     68 Bit        Muxes := 1     
	   2 Input     67 Bit        Muxes := 1     
	   2 Input     66 Bit        Muxes := 1     
	   2 Input     65 Bit        Muxes := 1     
	   2 Input     64 Bit        Muxes := 1     
	   2 Input     63 Bit        Muxes := 1     
	   2 Input     62 Bit        Muxes := 1     
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     55 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     51 Bit        Muxes := 1     
	   2 Input     50 Bit        Muxes := 1     
	   2 Input     49 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     47 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     45 Bit        Muxes := 1     
	   2 Input     44 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     39 Bit        Muxes := 1     
	   2 Input     38 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  10 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module conv 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
Module dimage_do_image_cbkb_rom 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module dimage_do_image 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module dimage 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module fifo_w8_d1_A_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module fifo_w8_d1_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Affichage_7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 14    
	   2 Input     10 Bit       Adders := 16    
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 10    
	   2 Input     31 Bit        Muxes := 14    
	   2 Input     10 Bit        Muxes := 10    
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      3 Bit        Muxes := 1     
Module VGA_bitmap_640x480 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	            3600K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ARG1" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element joystick/SPI_Ctrl/sndData_reg was removed.  [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/src/spiCtrl.vhd:88]
INFO: [Synth 8-5546] ROM "inst_Gestionnaire_Horloge/CE_3kHz" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_Affichage_VGA/inst_VGA_bitmap/VGA_hs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_Affichage_VGA/inst_VGA_bitmap/v_counter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_Affichage_VGA/inst_VGA_bitmap/VGA_vs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_Affichage_VGA/inst_VGA_bitmap/TOP_line" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "inst_Affichage_VGA/inst_VGA_bitmap/TOP_display" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element inst_Convergence/grp_convergence_fu_102/out_x_reg was removed.  [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/conv.vhd:94]
WARNING: [Synth 8-6014] Unused sequential element inst_Convergence/grp_convergence_fu_102/out_y_reg was removed.  [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/imports/vhdl/conv.vhd:104]
DSP Report: Generating DSP inst_Affichage_VGA/s_ADDR, operation Mode is: C'+(A:0x280)*B2.
DSP Report: register inst_Convergence/grp_convergence_fu_102/out_y_reg is absorbed into DSP inst_Affichage_VGA/s_ADDR.
DSP Report: register inst_Convergence/grp_convergence_fu_102/out_x_reg is absorbed into DSP inst_Affichage_VGA/s_ADDR.
DSP Report: operator inst_Affichage_VGA/s_ADDR is absorbed into DSP inst_Affichage_VGA/s_ADDR.
DSP Report: operator inst_Affichage_VGA/s_ADDR0 is absorbed into DSP inst_Affichage_VGA/s_ADDR.
WARNING: [Synth 8-3917] design top_Mandelbrot has port MOSI driven by constant 0
WARNING: [Synth 8-6014] Unused sequential element inst_Affichage_VGA/inst_VGA_bitmap/data_out_reg was removed.  [/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.srcs/sources_1/new/vga_bitmap_640x480.vhd:68]
INFO: [Synth 8-3886] merging instance 'inst_Convergence/sc_fifo_chn_1_fifo_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][5]' (FDE) to 'inst_Convergence/sc_fifo_chn_1_fifo_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/sc_fifo_chn_1_fifo_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][4]' (FDE) to 'inst_Convergence/sc_fifo_chn_1_fifo_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/sc_fifo_chn_1_fifo_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][3]' (FDE) to 'inst_Convergence/sc_fifo_chn_1_fifo_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/sc_fifo_chn_1_fifo_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][6]' (FDE) to 'inst_Convergence/sc_fifo_chn_1_fifo_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/sc_fifo_chn_1_fifo_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][7]' (FDE) to 'inst_Convergence/sc_fifo_chn_1_fifo_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/sc_fifo_chn_1_fifo_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][2]' (FDE) to 'inst_Convergence/sc_fifo_chn_1_fifo_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_Convergence/sc_fifo_chn_1_fifo_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\inst_Convergence/sc_fifo_chn_1_fifo_U/U_fifo_w8_d1_A_shiftReg/SRL_SIG_reg[0][0] )
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__131' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__107' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__83' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__59' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__35' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__11' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__132' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__108' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__84' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__60' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__36' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__12' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__133' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__109' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__85' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__61' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__37' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__13' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__134' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__110' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__86' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__62' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__38' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__14' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__135' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__111' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__87' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__63' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__39' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__15' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__136' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__112' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__88' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__64' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__40' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__16' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__137' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__113' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__89' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__65' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__41' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__17' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__138' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__114' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__90' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__66' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__42' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__18' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__139' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__115' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__91' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__67' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__43' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__19' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__140' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__116' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__92' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__68' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__44' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__20' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__141' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__117' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__93' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__69' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__45' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__21' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__22'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__142' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__94'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__118' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__46'
INFO: [Synth 8-3886] merging instance 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__94' (FD) to 'i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__70'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst_Affichage_7seg/point_reg)
WARNING: [Synth 8-3332] Sequential element (point_reg) is unused and will be removed from module Affichage_7seg.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__0) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__1) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__2) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__3) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__4) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__5) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__6) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__7) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__8) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__9) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__10) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__23) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__24) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__25) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__26) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__27) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__28) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__29) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__30) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__31) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__32) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__33) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__34) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__47) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__48) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__49) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__50) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__51) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__52) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__53) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__54) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__55) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__56) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__57) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__58) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__71) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__72) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__73) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__74) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__75) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__76) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__77) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__78) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__79) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__80) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__81) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__82) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__95) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__96) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__97) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__98) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__99) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__100) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__101) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__102) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__103) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__104) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__105) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__106) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__119) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__120) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__121) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__122) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__123) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__124) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__125) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__126) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__127) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__128) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__129) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_mux_sel__130) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (gestion_bouton_haut/deb_inst/in_buffer_reg[1]) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (gestion_bouton_haut/deb_inst/in_buffer_reg[0]) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (gestion_bouton_haut/deb_inst/result_reg) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (gestion_bouton_haut/p_deb_res_reg) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (gestion_bouton_haut/burst_handler.burst_can_start_reg) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (gestion_bouton_haut/burst_handler.burst_reg) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (gestion_bouton_bas/deb_inst/in_buffer_reg[1]) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (gestion_bouton_bas/deb_inst/in_buffer_reg[0]) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (gestion_bouton_bas/deb_inst/result_reg) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (gestion_bouton_bas/p_deb_res_reg) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (gestion_bouton_bas/burst_handler.burst_can_start_reg) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (gestion_bouton_bas/burst_handler.burst_reg) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (gestion_bouton_centre/deb_inst/in_buffer_reg[1]) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (gestion_bouton_centre/deb_inst/in_buffer_reg[0]) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (gestion_bouton_centre/deb_inst/result_reg) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (gestion_bouton_centre/p_deb_res_reg) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (joystick/SPI_Ctrl/DOUT_reg[31]) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (joystick/SPI_Ctrl/DOUT_reg[30]) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (joystick/SPI_Ctrl/DOUT_reg[29]) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (joystick/SPI_Ctrl/DOUT_reg[28]) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (joystick/SPI_Ctrl/DOUT_reg[27]) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (joystick/SPI_Ctrl/DOUT_reg[26]) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (joystick/SPI_Ctrl/DOUT_reg[15]) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (joystick/SPI_Ctrl/DOUT_reg[14]) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (joystick/SPI_Ctrl/DOUT_reg[13]) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (joystick/SPI_Ctrl/DOUT_reg[12]) is unused and will be removed from module top_Mandelbrot.
WARNING: [Synth 8-3332] Sequential element (joystick/SPI_Ctrl/DOUT_reg[11]) is unused and will be removed from module top_Mandelbrot.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[0]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[1]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[2]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[3]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[4]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[5]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[6]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[7]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[8]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[9]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[10]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/grp_dimage_do_image_fu_58/color_U/dimage_do_image_cbkb_rom_U/q0_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/couleur_reg[0]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/couleur_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/couleur_reg[1]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/couleur_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/couleur_reg[2]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/couleur_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/couleur_reg[3]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/couleur_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/couleur_reg[4]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/couleur_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/couleur_reg[5]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/couleur_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/couleur_reg[6]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/couleur_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/couleur_reg[7]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/couleur_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/couleur_reg[8]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/couleur_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/couleur_reg[9]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/couleur_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst_Convergence/grp_dimage_fu_124/couleur_reg[10]' (FDE) to 'inst_Convergence/grp_dimage_fu_124/couleur_reg[11]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:36 . Memory (MB): peak = 1872.430 ; gain = 542.219 ; free physical = 8319 ; free virtual = 27996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------------------+--------------------+---------------+----------------+
|Module Name              | RTL Object         | Depth x Width | Implemented As | 
+-------------------------+--------------------+---------------+----------------+
|dimage_do_image_cbkb_rom | p_0_out            | 64x12         | LUT            | 
|decodeur_7seg            | S                  | 64x7          | LUT            | 
|Affichage_7seg           | transcodeur_7seg/S | 64x7          | LUT            | 
|top_Mandelbrot           | p_0_out            | 64x12         | LUT            | 
+-------------------------+--------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|VGA_bitmap_640x480: | screen_reg | 512 K x 12(READ_FIRST) | W | R | 512 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 120    | 
+--------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|top_Mandelbrot | C'+(A:0x280)*B2 | 9      | 10     | 10     | -      | 19     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
+---------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_0/inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:45 . Memory (MB): peak = 1872.430 ; gain = 542.219 ; free physical = 8175 ; free virtual = 27852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:45 . Memory (MB): peak = 1872.430 ; gain = 542.219 ; free physical = 8166 ; free virtual = 27843
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+
|VGA_bitmap_640x480: | screen_reg | 512 K x 12(READ_FIRST) | W | R | 512 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 120    | 
+--------------------+------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_1' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_2' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_3' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_4' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_5' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_6' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_7' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_8' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_9' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_10' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_11' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_1' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_2' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_3' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_4' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_5' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_6' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_7' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_8' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_9' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_10' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_11' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_1' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_2' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_3' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_4' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_5' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_6' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_7' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_8' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_9' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_10' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_11' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_2_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_1' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_2' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_3' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_4' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_5' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_6' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_7' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_8' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_9' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_10' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_11' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_1' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_2' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_3' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_4' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_5' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_6' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_7' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_8' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_9' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_10' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_11' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_4_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_1' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_2' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_3' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_4' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_5' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_6' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_7' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_8' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_9' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_10' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_11' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_1' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_2' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_3' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_4' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_5' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_6' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_7' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_8' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_9' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_10' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_11' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_6_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_1' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_2' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_3' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_4' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_5' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_6' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_7' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_8' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_9' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_10' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_11' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_1' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_2' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_3' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_4' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_5' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_6' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_7' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_8' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_9' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_10' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_11' (RAMB36E1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_8_0'
INFO: [Synth 8-223] decloning instance 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_1' (RAMB36E1_1) to 'inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_0'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst_Affichage_VGA/inst_VGA_bitmap/VGA_blue_reg[0]' (FDR) to 'inst_Affichage_VGA/inst_VGA_bitmap/VGA_blue_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_Affichage_VGA/inst_VGA_bitmap/VGA_blue_reg[1]' (FDR) to 'inst_Affichage_VGA/inst_VGA_bitmap/VGA_blue_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_Affichage_VGA/inst_VGA_bitmap/VGA_blue_reg[2]' (FDR) to 'inst_Affichage_VGA/inst_VGA_bitmap/VGA_blue_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_9_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:46 . Memory (MB): peak = 1872.430 ; gain = 542.219 ; free physical = 8167 ; free virtual = 27845
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 1872.430 ; gain = 542.219 ; free physical = 8167 ; free virtual = 27844
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 1872.430 ; gain = 542.219 ; free physical = 8167 ; free virtual = 27844
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 1872.430 ; gain = 542.219 ; free physical = 8168 ; free virtual = 27846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 1872.430 ; gain = 542.219 ; free physical = 8168 ; free virtual = 27846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 1872.430 ; gain = 542.219 ; free physical = 8168 ; free virtual = 27846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 1872.430 ; gain = 542.219 ; free physical = 8168 ; free virtual = 27846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    33|
|3     |DSP48E1    |     1|
|4     |LUT1       |     7|
|5     |LUT2       |    93|
|6     |LUT3       |    49|
|7     |LUT4       |    43|
|8     |LUT5       |   150|
|9     |LUT6       |   210|
|10    |MUXF7      |    38|
|11    |MUXF8      |    10|
|12    |RAMB36E1   |     5|
|13    |RAMB36E1_1 |     5|
|14    |FDCE       |   114|
|15    |FDC_1      |     6|
|16    |FDPE       |     1|
|17    |FDP_1      |     1|
|18    |FDRE       |   204|
|19    |FDSE       |    12|
|20    |IBUF       |     3|
|21    |OBUF       |    33|
|22    |OBUFT      |    22|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------------------------------+---------------------------+------+
|      |Instance                                   |Module                     |Cells |
+------+-------------------------------------------+---------------------------+------+
|1     |top                                        |                           |  1042|
|2     |  inst_Affichage_7seg                      |Affichage_7seg             |    39|
|3     |  inst_Affichage_VGA                       |Affichage_VGA              |   147|
|4     |    inst_VGA_bitmap                        |VGA_bitmap_640x480         |   146|
|5     |  inst_Convergence                         |Convergence                |   199|
|6     |    grp_convergence_fu_102                 |conv                       |   182|
|7     |      grp_convergence_do_convergence_fu_76 |convergence_do_convergence |   182|
|8     |    grp_dimage_fu_124                      |dimage                     |     8|
|9     |      grp_dimage_do_image_fu_58            |dimage_do_image            |     7|
|10    |        color_U                            |dimage_do_image_cbkb       |     3|
|11    |          dimage_do_image_cbkb_rom_U       |dimage_do_image_cbkb_rom   |     3|
|12    |    sc_fifo_chn_1_fifo_U                   |fifo_w8_d1_A               |     9|
|13    |  inst_Gestionnaire_Horloge                |Gestionnaire_Horloge       |   105|
|14    |  joystick                                 |JSTK                       |   492|
|15    |    SPI_Ctrl                               |spiCtrl                    |   465|
|16    |    SPI_Int                                |spiMode0                   |    27|
+------+-------------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 1872.430 ; gain = 542.219 ; free physical = 8168 ; free virtual = 27846
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 156 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1872.430 ; gain = 219.277 ; free physical = 8237 ; free virtual = 27914
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:46 . Memory (MB): peak = 1872.430 ; gain = 542.219 ; free physical = 8248 ; free virtual = 27925
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 6 instances
  FDP_1 => FDPE (inverted pins: C): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
582 Infos, 211 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 1901.863 ; gain = 584.262 ; free physical = 8244 ; free virtual = 27922
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/net/e/dlehegarat/3A/VHDL/Mandelbrot/Mandelbrot.runs/synth_1/top_Mandelbrot.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_Mandelbrot_utilization_synth.rpt -pb top_Mandelbrot_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1926.125 ; gain = 0.000 ; free physical = 8245 ; free virtual = 27922
INFO: [Common 17-206] Exiting Vivado at Fri Dec 13 11:24:14 2019...
