## Tiny RISC CPU 

Verilog implementation of a Naive CPU on a FPGA

The UPduino FPGA


