ARM GAS  /tmp/ccJhcgjq.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_TIM3_Init,"ax",%progbits
  18              		.align	1
  19              		.global	MX_TIM3_Init
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_TIM3_Init:
  25              	.LFB68:
  26              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM3 init function */
  30:Core/Src/tim.c **** void MX_TIM3_Init(void)
  31:Core/Src/tim.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  /tmp/ccJhcgjq.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 48
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 8DB0     		sub	sp, sp, #52
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 56
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  38              		.loc 1 37 3 view .LVU1
  39              		.loc 1 37 27 is_stmt 0 view .LVU2
  40 0004 2422     		movs	r2, #36
  41 0006 0021     		movs	r1, #0
  42 0008 03A8     		add	r0, sp, #12
  43 000a FFF7FEFF 		bl	memset
  44              	.LVL0:
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  45              		.loc 1 38 3 is_stmt 1 view .LVU3
  46              		.loc 1 38 27 is_stmt 0 view .LVU4
  47 000e 0022     		movs	r2, #0
  48 0010 0192     		str	r2, [sp, #4]
  49 0012 0292     		str	r2, [sp, #8]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  43:Core/Src/tim.c ****   htim3.Instance = TIM3;
  50              		.loc 1 43 3 is_stmt 1 view .LVU5
  51              		.loc 1 43 18 is_stmt 0 view .LVU6
  52 0014 1148     		ldr	r0, .L7
  53 0016 124B     		ldr	r3, .L7+4
  54 0018 0360     		str	r3, [r0]
  44:Core/Src/tim.c ****   htim3.Init.Prescaler = 1;
  55              		.loc 1 44 3 is_stmt 1 view .LVU7
  56              		.loc 1 44 24 is_stmt 0 view .LVU8
  57 001a 0123     		movs	r3, #1
  58 001c 4360     		str	r3, [r0, #4]
  45:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  59              		.loc 1 45 3 is_stmt 1 view .LVU9
  60              		.loc 1 45 26 is_stmt 0 view .LVU10
  61 001e 8260     		str	r2, [r0, #8]
  46:Core/Src/tim.c ****   htim3.Init.Period = 65535;
  62              		.loc 1 46 3 is_stmt 1 view .LVU11
  63              		.loc 1 46 21 is_stmt 0 view .LVU12
  64 0020 4FF6FF71 		movw	r1, #65535
  65 0024 C160     		str	r1, [r0, #12]
  47:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  66              		.loc 1 47 3 is_stmt 1 view .LVU13
  67              		.loc 1 47 28 is_stmt 0 view .LVU14
  68 0026 0261     		str	r2, [r0, #16]
ARM GAS  /tmp/ccJhcgjq.s 			page 3


  48:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  69              		.loc 1 48 3 is_stmt 1 view .LVU15
  70              		.loc 1 48 32 is_stmt 0 view .LVU16
  71 0028 8022     		movs	r2, #128
  72 002a 8261     		str	r2, [r0, #24]
  49:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
  73              		.loc 1 49 3 is_stmt 1 view .LVU17
  74              		.loc 1 49 23 is_stmt 0 view .LVU18
  75 002c 0393     		str	r3, [sp, #12]
  50:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  76              		.loc 1 50 3 is_stmt 1 view .LVU19
  51:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  77              		.loc 1 51 3 view .LVU20
  78              		.loc 1 51 24 is_stmt 0 view .LVU21
  79 002e 0593     		str	r3, [sp, #20]
  52:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  80              		.loc 1 52 3 is_stmt 1 view .LVU22
  53:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
  81              		.loc 1 53 3 view .LVU23
  54:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  82              		.loc 1 54 3 view .LVU24
  55:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  83              		.loc 1 55 3 view .LVU25
  84              		.loc 1 55 24 is_stmt 0 view .LVU26
  85 0030 0993     		str	r3, [sp, #36]
  56:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  86              		.loc 1 56 3 is_stmt 1 view .LVU27
  57:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
  87              		.loc 1 57 3 view .LVU28
  58:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
  88              		.loc 1 58 3 view .LVU29
  89              		.loc 1 58 7 is_stmt 0 view .LVU30
  90 0032 03A9     		add	r1, sp, #12
  91 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
  92              	.LVL1:
  93              		.loc 1 58 6 view .LVU31
  94 0038 50B9     		cbnz	r0, .L5
  95              	.L2:
  59:Core/Src/tim.c ****   {
  60:Core/Src/tim.c ****     Error_Handler();
  61:Core/Src/tim.c ****   }
  62:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  96              		.loc 1 62 3 is_stmt 1 view .LVU32
  97              		.loc 1 62 37 is_stmt 0 view .LVU33
  98 003a 0023     		movs	r3, #0
  99 003c 0193     		str	r3, [sp, #4]
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 100              		.loc 1 63 3 is_stmt 1 view .LVU34
 101              		.loc 1 63 33 is_stmt 0 view .LVU35
 102 003e 0293     		str	r3, [sp, #8]
  64:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 103              		.loc 1 64 3 is_stmt 1 view .LVU36
 104              		.loc 1 64 7 is_stmt 0 view .LVU37
 105 0040 01A9     		add	r1, sp, #4
 106 0042 0648     		ldr	r0, .L7
 107 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 108              	.LVL2:
ARM GAS  /tmp/ccJhcgjq.s 			page 4


 109              		.loc 1 64 6 view .LVU38
 110 0048 28B9     		cbnz	r0, .L6
 111              	.L1:
  65:Core/Src/tim.c ****   {
  66:Core/Src/tim.c ****     Error_Handler();
  67:Core/Src/tim.c ****   }
  68:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
  71:Core/Src/tim.c **** 
  72:Core/Src/tim.c **** }
 112              		.loc 1 72 1 view .LVU39
 113 004a 0DB0     		add	sp, sp, #52
 114              	.LCFI2:
 115              		.cfi_remember_state
 116              		.cfi_def_cfa_offset 4
 117              		@ sp needed
 118 004c 5DF804FB 		ldr	pc, [sp], #4
 119              	.L5:
 120              	.LCFI3:
 121              		.cfi_restore_state
  60:Core/Src/tim.c ****   }
 122              		.loc 1 60 5 is_stmt 1 view .LVU40
 123 0050 FFF7FEFF 		bl	Error_Handler
 124              	.LVL3:
 125 0054 F1E7     		b	.L2
 126              	.L6:
  66:Core/Src/tim.c ****   }
 127              		.loc 1 66 5 view .LVU41
 128 0056 FFF7FEFF 		bl	Error_Handler
 129              	.LVL4:
 130              		.loc 1 72 1 is_stmt 0 view .LVU42
 131 005a F6E7     		b	.L1
 132              	.L8:
 133              		.align	2
 134              	.L7:
 135 005c 00000000 		.word	.LANCHOR0
 136 0060 00040040 		.word	1073742848
 137              		.cfi_endproc
 138              	.LFE68:
 140              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 141              		.align	1
 142              		.global	HAL_TIM_Encoder_MspInit
 143              		.syntax unified
 144              		.thumb
 145              		.thumb_func
 147              	HAL_TIM_Encoder_MspInit:
 148              	.LVL5:
 149              	.LFB69:
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
  75:Core/Src/tim.c **** {
 150              		.loc 1 75 1 is_stmt 1 view -0
 151              		.cfi_startproc
 152              		@ args = 0, pretend = 0, frame = 24
 153              		@ frame_needed = 0, uses_anonymous_args = 0
 154              		.loc 1 75 1 is_stmt 0 view .LVU44
ARM GAS  /tmp/ccJhcgjq.s 			page 5


 155 0000 00B5     		push	{lr}
 156              	.LCFI4:
 157              		.cfi_def_cfa_offset 4
 158              		.cfi_offset 14, -4
 159 0002 87B0     		sub	sp, sp, #28
 160              	.LCFI5:
 161              		.cfi_def_cfa_offset 32
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 162              		.loc 1 77 3 is_stmt 1 view .LVU45
 163              		.loc 1 77 20 is_stmt 0 view .LVU46
 164 0004 0023     		movs	r3, #0
 165 0006 0293     		str	r3, [sp, #8]
 166 0008 0393     		str	r3, [sp, #12]
 167 000a 0493     		str	r3, [sp, #16]
 168 000c 0593     		str	r3, [sp, #20]
  78:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 169              		.loc 1 78 3 is_stmt 1 view .LVU47
 170              		.loc 1 78 23 is_stmt 0 view .LVU48
 171 000e 0268     		ldr	r2, [r0]
 172              		.loc 1 78 5 view .LVU49
 173 0010 144B     		ldr	r3, .L13
 174 0012 9A42     		cmp	r2, r3
 175 0014 02D0     		beq	.L12
 176              	.LVL6:
 177              	.L9:
  79:Core/Src/tim.c ****   {
  80:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
  83:Core/Src/tim.c ****     /* TIM3 clock enable */
  84:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
  87:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
  88:Core/Src/tim.c ****     PB4     ------> TIM3_CH1
  89:Core/Src/tim.c ****     PB5     ------> TIM3_CH2
  90:Core/Src/tim.c ****     */
  91:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
  92:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  93:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
  94:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c ****     __HAL_AFIO_REMAP_TIM3_PARTIAL();
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 101:Core/Src/tim.c ****   }
 102:Core/Src/tim.c **** }
 178              		.loc 1 102 1 view .LVU50
 179 0016 07B0     		add	sp, sp, #28
 180              	.LCFI6:
 181              		.cfi_remember_state
 182              		.cfi_def_cfa_offset 4
 183              		@ sp needed
 184 0018 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /tmp/ccJhcgjq.s 			page 6


 185              	.LVL7:
 186              	.L12:
 187              	.LCFI7:
 188              		.cfi_restore_state
  84:Core/Src/tim.c **** 
 189              		.loc 1 84 5 is_stmt 1 view .LVU51
 190              	.LBB2:
  84:Core/Src/tim.c **** 
 191              		.loc 1 84 5 view .LVU52
  84:Core/Src/tim.c **** 
 192              		.loc 1 84 5 view .LVU53
 193 001c 03F50333 		add	r3, r3, #134144
 194 0020 DA69     		ldr	r2, [r3, #28]
 195 0022 42F00202 		orr	r2, r2, #2
 196 0026 DA61     		str	r2, [r3, #28]
  84:Core/Src/tim.c **** 
 197              		.loc 1 84 5 view .LVU54
 198 0028 DA69     		ldr	r2, [r3, #28]
 199 002a 02F00202 		and	r2, r2, #2
 200 002e 0092     		str	r2, [sp]
  84:Core/Src/tim.c **** 
 201              		.loc 1 84 5 view .LVU55
 202 0030 009A     		ldr	r2, [sp]
 203              	.LBE2:
  84:Core/Src/tim.c **** 
 204              		.loc 1 84 5 view .LVU56
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 205              		.loc 1 86 5 view .LVU57
 206              	.LBB3:
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 207              		.loc 1 86 5 view .LVU58
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 208              		.loc 1 86 5 view .LVU59
 209 0032 9A69     		ldr	r2, [r3, #24]
 210 0034 42F00802 		orr	r2, r2, #8
 211 0038 9A61     		str	r2, [r3, #24]
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 212              		.loc 1 86 5 view .LVU60
 213 003a 9B69     		ldr	r3, [r3, #24]
 214 003c 03F00803 		and	r3, r3, #8
 215 0040 0193     		str	r3, [sp, #4]
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 216              		.loc 1 86 5 view .LVU61
 217 0042 019B     		ldr	r3, [sp, #4]
 218              	.LBE3:
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 219              		.loc 1 86 5 view .LVU62
  91:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 220              		.loc 1 91 5 view .LVU63
  91:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 221              		.loc 1 91 25 is_stmt 0 view .LVU64
 222 0044 3023     		movs	r3, #48
 223 0046 0293     		str	r3, [sp, #8]
  92:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 224              		.loc 1 92 5 is_stmt 1 view .LVU65
  93:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 225              		.loc 1 93 5 view .LVU66
ARM GAS  /tmp/ccJhcgjq.s 			page 7


  94:Core/Src/tim.c **** 
 226              		.loc 1 94 5 view .LVU67
 227 0048 02A9     		add	r1, sp, #8
 228 004a 0748     		ldr	r0, .L13+4
 229              	.LVL8:
  94:Core/Src/tim.c **** 
 230              		.loc 1 94 5 is_stmt 0 view .LVU68
 231 004c FFF7FEFF 		bl	HAL_GPIO_Init
 232              	.LVL9:
  96:Core/Src/tim.c **** 
 233              		.loc 1 96 5 is_stmt 1 view .LVU69
 234              	.LBB4:
  96:Core/Src/tim.c **** 
 235              		.loc 1 96 5 view .LVU70
 236 0050 064A     		ldr	r2, .L13+8
 237 0052 5368     		ldr	r3, [r2, #4]
 238              	.LVL10:
  96:Core/Src/tim.c **** 
 239              		.loc 1 96 5 view .LVU71
 240 0054 23F44063 		bic	r3, r3, #3072
 241              	.LVL11:
  96:Core/Src/tim.c **** 
 242              		.loc 1 96 5 view .LVU72
  96:Core/Src/tim.c **** 
 243              		.loc 1 96 5 view .LVU73
 244 0058 43F0E063 		orr	r3, r3, #117440512
 245              	.LVL12:
  96:Core/Src/tim.c **** 
 246              		.loc 1 96 5 is_stmt 0 view .LVU74
 247 005c 43F40063 		orr	r3, r3, #2048
 248              	.LVL13:
  96:Core/Src/tim.c **** 
 249              		.loc 1 96 5 is_stmt 1 view .LVU75
 250 0060 5360     		str	r3, [r2, #4]
 251              	.LBE4:
  96:Core/Src/tim.c **** 
 252              		.loc 1 96 5 view .LVU76
 253              		.loc 1 102 1 is_stmt 0 view .LVU77
 254 0062 D8E7     		b	.L9
 255              	.L14:
 256              		.align	2
 257              	.L13:
 258 0064 00040040 		.word	1073742848
 259 0068 000C0140 		.word	1073810432
 260 006c 00000140 		.word	1073807360
 261              		.cfi_endproc
 262              	.LFE69:
 264              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 265              		.align	1
 266              		.global	HAL_TIM_Encoder_MspDeInit
 267              		.syntax unified
 268              		.thumb
 269              		.thumb_func
 271              	HAL_TIM_Encoder_MspDeInit:
 272              	.LVL14:
 273              	.LFB70:
 103:Core/Src/tim.c **** 
ARM GAS  /tmp/ccJhcgjq.s 			page 8


 104:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 105:Core/Src/tim.c **** {
 274              		.loc 1 105 1 is_stmt 1 view -0
 275              		.cfi_startproc
 276              		@ args = 0, pretend = 0, frame = 0
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278              		.loc 1 105 1 is_stmt 0 view .LVU79
 279 0000 08B5     		push	{r3, lr}
 280              	.LCFI8:
 281              		.cfi_def_cfa_offset 8
 282              		.cfi_offset 3, -8
 283              		.cfi_offset 14, -4
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 284              		.loc 1 107 3 is_stmt 1 view .LVU80
 285              		.loc 1 107 23 is_stmt 0 view .LVU81
 286 0002 0268     		ldr	r2, [r0]
 287              		.loc 1 107 5 view .LVU82
 288 0004 064B     		ldr	r3, .L19
 289 0006 9A42     		cmp	r2, r3
 290 0008 00D0     		beq	.L18
 291              	.LVL15:
 292              	.L15:
 108:Core/Src/tim.c ****   {
 109:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 112:Core/Src/tim.c ****     /* Peripheral clock disable */
 113:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 116:Core/Src/tim.c ****     PB4     ------> TIM3_CH1
 117:Core/Src/tim.c ****     PB5     ------> TIM3_CH2
 118:Core/Src/tim.c ****     */
 119:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_4|GPIO_PIN_5);
 120:Core/Src/tim.c **** 
 121:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 124:Core/Src/tim.c ****   }
 125:Core/Src/tim.c **** }
 293              		.loc 1 125 1 view .LVU83
 294 000a 08BD     		pop	{r3, pc}
 295              	.LVL16:
 296              	.L18:
 113:Core/Src/tim.c **** 
 297              		.loc 1 113 5 is_stmt 1 view .LVU84
 298 000c 054A     		ldr	r2, .L19+4
 299 000e D369     		ldr	r3, [r2, #28]
 300 0010 23F00203 		bic	r3, r3, #2
 301 0014 D361     		str	r3, [r2, #28]
 119:Core/Src/tim.c **** 
 302              		.loc 1 119 5 view .LVU85
 303 0016 3021     		movs	r1, #48
 304 0018 0348     		ldr	r0, .L19+8
 305              	.LVL17:
 119:Core/Src/tim.c **** 
ARM GAS  /tmp/ccJhcgjq.s 			page 9


 306              		.loc 1 119 5 is_stmt 0 view .LVU86
 307 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 308              	.LVL18:
 309              		.loc 1 125 1 view .LVU87
 310 001e F4E7     		b	.L15
 311              	.L20:
 312              		.align	2
 313              	.L19:
 314 0020 00040040 		.word	1073742848
 315 0024 00100240 		.word	1073876992
 316 0028 000C0140 		.word	1073810432
 317              		.cfi_endproc
 318              	.LFE70:
 320              		.global	htim3
 321              		.section	.bss.htim3,"aw",%nobits
 322              		.align	2
 323              		.set	.LANCHOR0,. + 0
 326              	htim3:
 327 0000 00000000 		.space	72
 327      00000000 
 327      00000000 
 327      00000000 
 327      00000000 
 328              		.text
 329              	.Letext0:
 330              		.file 2 "/home/seradya/toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_de
 331              		.file 3 "/home/seradya/toolchains/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint
 332              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 333              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 334              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 335              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 336              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 337              		.file 9 "Core/Inc/tim.h"
 338              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 339              		.file 11 "Core/Inc/main.h"
 340              		.file 12 "<built-in>"
ARM GAS  /tmp/ccJhcgjq.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccJhcgjq.s:18     .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/ccJhcgjq.s:24     .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/ccJhcgjq.s:135    .text.MX_TIM3_Init:000000000000005c $d
     /tmp/ccJhcgjq.s:141    .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
     /tmp/ccJhcgjq.s:147    .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
     /tmp/ccJhcgjq.s:258    .text.HAL_TIM_Encoder_MspInit:0000000000000064 $d
     /tmp/ccJhcgjq.s:265    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
     /tmp/ccJhcgjq.s:271    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
     /tmp/ccJhcgjq.s:314    .text.HAL_TIM_Encoder_MspDeInit:0000000000000020 $d
     /tmp/ccJhcgjq.s:326    .bss.htim3:0000000000000000 htim3
     /tmp/ccJhcgjq.s:322    .bss.htim3:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
