============================================================
  Generated by:           Genus(TM) Synthesis Solution 25.11-s095_1
  Generated on:           Nov 29 2025  01:30:48 am
  Module:                 top
  Operating conditions:   typical 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (285 ps) Setup Check with Pin u_systolic_array_top/buffer_counters_reg[62][5]/CK->D
          Group: clk
     Startpoint: (R) u_systolic_array_top/state_reg[2]/CK
          Clock: (R) clk
       Endpoint: (F) u_systolic_array_top/buffer_counters_reg[62][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    1000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1000            0     
                                              
             Setup:-      38                  
       Uncertainty:-      10                  
     Required Time:=     952                  
      Launch Clock:-       0                  
         Data Path:-     667                  
             Slack:=     285                  

#----------------------------------------------------------------------------------------------------------------------------
#                   Timing Point                    Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------------
  u_systolic_array_top/state_reg[2]/CK              -       -      R     (arrival)    915     -    10     0       0    (-,-) 
  u_systolic_array_top/state_reg[2]/Q               -       CK->Q  R     DFFR_X1        5   7.1    21   116     116    (-,-) 
  u_systolic_array_top/g26480__4733/ZN              -       A1->ZN R     OR2_X1         8  14.6    36    58     174    (-,-) 
  u_systolic_array_top/g26470__1617/ZN              -       A1->ZN R     OR2_X2        56 109.1   128   156     331    (-,-) 
  u_systolic_array_top/g48353/ZN                    -       A->ZN  F     INV_X4        83 130.7    57    88     419    (-,-) 
  u_systolic_array_top/g47234/ZN                    -       A1->ZN F     AND2_X1        2   3.1     9    52     470    (-,-) 
  u_systolic_array_top/g47044__8428/ZN              -       A1->ZN R     NAND2_X1       3   5.0    17    23     493    (-,-) 
  u_systolic_array_top/g46907__8246/ZN              -       A1->ZN F     NOR2_X1        1   3.4     8    14     507    (-,-) 
  u_systolic_array_top/g46631__1705/CO              -       A->CO  F     HA_X1          1   3.4     8    31     537    (-,-) 
  u_systolic_array_top/g46398__6783/CO              -       A->CO  F     HA_X1          1   3.4     8    31     568    (-,-) 
  u_systolic_array_top/g46219__6260/CO              -       A->CO  F     HA_X1          1   3.4     8    31     599    (-,-) 
  u_systolic_array_top/g46123__6161/CO              -       A->CO  F     HA_X1          1   1.1     5    26     625    (-,-) 
  u_systolic_array_top/g46069__9945/ZN              -       A1->ZN F     OR2_X1         1   1.4     9    42     667    (-,-) 
  u_systolic_array_top/buffer_counters_reg[62][5]/D <<<     -      F     DFFR_X1        1     -     -     0     667    (-,-) 
#----------------------------------------------------------------------------------------------------------------------------

