Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat May 17 17:51:08 2025
| Host         : Ideapad_S340 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule    Severity  Description                                             Violations  
------  --------  ------------------------------------------------------  ----------  
XDCC-7  Warning   Scoped Clock constraint overwritten on the same source  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.360        0.000                      0                 1747        0.198        0.000                      0                 1747        3.000        0.000                       0                   883  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_0                    {0.000 5.000}        10.000          100.000         
  clk_out10_clk_wiz_1_1  {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_1_1   {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out10_clk_wiz_1_1       76.360        0.000                      0                 1747        0.198        0.000                      0                 1747       49.500        0.000                       0                   879  
  clkfbout_clk_wiz_1_1                                                                                                                                                    17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock             
----------             ----------             --------             
(none)                                                               
(none)                 clk_out10_clk_wiz_1_1                         
(none)                 clkfbout_clk_wiz_1_1                          
(none)                                        clk_out10_clk_wiz_1_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out10_clk_wiz_1_1
  To Clock:  clk_out10_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       76.360ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.360ns  (required time - arrival time)
  Source:                 mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10_clk_wiz_1_1 rise@100.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        23.194ns  (logic 7.791ns (33.591%)  route 15.403ns (66.409%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 98.494 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.805    -0.647    mlp/forLoop_idx_0_1254426041[5].adder1/CLK
    SLICE_X4Y111         FDRE                                         r  mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.191 r  mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.655     0.464    mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.138 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.138    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_19_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.252    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_18_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.366 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.366    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_17_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.605 f  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_16/O[2]
                         net (fo=358, routed)         6.061     7.666    mlp/forLoop_idx_0_2060147532[5].relu/out[14]
    SLICE_X50Y107        LUT2 (Prop_lut2_I1_O)        0.302     7.968 r  mlp/forLoop_idx_0_2060147532[5].relu/out[5]0_i_9/O
                         net (fo=11, routed)          3.445    11.413    mlp/forLoop_idx_0_410701040[1].output_layer/out[5]0_0[6]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[6]_P[2])
                                                      3.841    15.254 r  mlp/forLoop_idx_0_410701040[1].output_layer/out[5]0/P[2]
                         net (fo=1, routed)           1.030    16.284    mlp/forLoop_idx_0_410701040[1].output_layer/M_adder3_array[1][5]_22[2]
    SLICE_X12Y135        LUT6 (Prop_lut6_I3_O)        0.124    16.408 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_21/O
                         net (fo=1, routed)           0.000    16.408    mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_21_n_0
    SLICE_X12Y135        MUXF7 (Prop_muxf7_I1_O)      0.214    16.622 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q_reg[0]_i_9__10/O
                         net (fo=1, routed)           4.211    20.833    mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q_reg[0]_i_9__10_n_0
    SLICE_X28Y59         LUT6 (Prop_lut6_I0_O)        0.297    21.130 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_3__0/O
                         net (fo=1, routed)           0.000    21.130    mlp/forLoop_idx_0_1223020928[1].adder3/S[2]
    SLICE_X28Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.528 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.528    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[0]_i_1__0_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.642 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.642    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.756 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.756    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[8]_i_1__0_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.870 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.870    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[12]_i_1__0_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.984 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.984    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[16]_i_1__0_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.098 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    22.098    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[20]_i_1__0_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.212 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    22.212    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[24]_i_1__0_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.546 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    22.546    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[28]_i_1__0_n_6
    SLICE_X28Y66         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.430    98.494    mlp/forLoop_idx_0_1223020928[1].adder3/CLK
    SLICE_X28Y66         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[29]/C
                         clock pessimism              0.490    98.984    
                         clock uncertainty           -0.140    98.844    
    SLICE_X28Y66         FDRE (Setup_fdre_C_D)        0.062    98.906    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[29]
  -------------------------------------------------------------------
                         required time                         98.906    
                         arrival time                         -22.546    
  -------------------------------------------------------------------
                         slack                                 76.360    

Slack (MET) :             76.381ns  (required time - arrival time)
  Source:                 mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10_clk_wiz_1_1 rise@100.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        23.173ns  (logic 7.770ns (33.531%)  route 15.403ns (66.469%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 98.494 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.805    -0.647    mlp/forLoop_idx_0_1254426041[5].adder1/CLK
    SLICE_X4Y111         FDRE                                         r  mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.191 r  mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.655     0.464    mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.138 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.138    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_19_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.252    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_18_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.366 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.366    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_17_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.605 f  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_16/O[2]
                         net (fo=358, routed)         6.061     7.666    mlp/forLoop_idx_0_2060147532[5].relu/out[14]
    SLICE_X50Y107        LUT2 (Prop_lut2_I1_O)        0.302     7.968 r  mlp/forLoop_idx_0_2060147532[5].relu/out[5]0_i_9/O
                         net (fo=11, routed)          3.445    11.413    mlp/forLoop_idx_0_410701040[1].output_layer/out[5]0_0[6]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[6]_P[2])
                                                      3.841    15.254 r  mlp/forLoop_idx_0_410701040[1].output_layer/out[5]0/P[2]
                         net (fo=1, routed)           1.030    16.284    mlp/forLoop_idx_0_410701040[1].output_layer/M_adder3_array[1][5]_22[2]
    SLICE_X12Y135        LUT6 (Prop_lut6_I3_O)        0.124    16.408 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_21/O
                         net (fo=1, routed)           0.000    16.408    mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_21_n_0
    SLICE_X12Y135        MUXF7 (Prop_muxf7_I1_O)      0.214    16.622 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q_reg[0]_i_9__10/O
                         net (fo=1, routed)           4.211    20.833    mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q_reg[0]_i_9__10_n_0
    SLICE_X28Y59         LUT6 (Prop_lut6_I0_O)        0.297    21.130 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_3__0/O
                         net (fo=1, routed)           0.000    21.130    mlp/forLoop_idx_0_1223020928[1].adder3/S[2]
    SLICE_X28Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.528 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.528    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[0]_i_1__0_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.642 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.642    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.756 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.756    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[8]_i_1__0_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.870 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.870    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[12]_i_1__0_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.984 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.984    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[16]_i_1__0_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.098 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    22.098    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[20]_i_1__0_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.212 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    22.212    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[24]_i_1__0_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.525 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[28]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    22.525    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[28]_i_1__0_n_4
    SLICE_X28Y66         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.430    98.494    mlp/forLoop_idx_0_1223020928[1].adder3/CLK
    SLICE_X28Y66         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[31]/C
                         clock pessimism              0.490    98.984    
                         clock uncertainty           -0.140    98.844    
    SLICE_X28Y66         FDRE (Setup_fdre_C_D)        0.062    98.906    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[31]
  -------------------------------------------------------------------
                         required time                         98.906    
                         arrival time                         -22.525    
  -------------------------------------------------------------------
                         slack                                 76.381    

Slack (MET) :             76.455ns  (required time - arrival time)
  Source:                 mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10_clk_wiz_1_1 rise@100.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        23.099ns  (logic 7.696ns (33.318%)  route 15.403ns (66.682%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 98.494 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.805    -0.647    mlp/forLoop_idx_0_1254426041[5].adder1/CLK
    SLICE_X4Y111         FDRE                                         r  mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.191 r  mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.655     0.464    mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.138 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.138    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_19_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.252    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_18_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.366 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.366    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_17_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.605 f  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_16/O[2]
                         net (fo=358, routed)         6.061     7.666    mlp/forLoop_idx_0_2060147532[5].relu/out[14]
    SLICE_X50Y107        LUT2 (Prop_lut2_I1_O)        0.302     7.968 r  mlp/forLoop_idx_0_2060147532[5].relu/out[5]0_i_9/O
                         net (fo=11, routed)          3.445    11.413    mlp/forLoop_idx_0_410701040[1].output_layer/out[5]0_0[6]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[6]_P[2])
                                                      3.841    15.254 r  mlp/forLoop_idx_0_410701040[1].output_layer/out[5]0/P[2]
                         net (fo=1, routed)           1.030    16.284    mlp/forLoop_idx_0_410701040[1].output_layer/M_adder3_array[1][5]_22[2]
    SLICE_X12Y135        LUT6 (Prop_lut6_I3_O)        0.124    16.408 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_21/O
                         net (fo=1, routed)           0.000    16.408    mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_21_n_0
    SLICE_X12Y135        MUXF7 (Prop_muxf7_I1_O)      0.214    16.622 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q_reg[0]_i_9__10/O
                         net (fo=1, routed)           4.211    20.833    mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q_reg[0]_i_9__10_n_0
    SLICE_X28Y59         LUT6 (Prop_lut6_I0_O)        0.297    21.130 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_3__0/O
                         net (fo=1, routed)           0.000    21.130    mlp/forLoop_idx_0_1223020928[1].adder3/S[2]
    SLICE_X28Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.528 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.528    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[0]_i_1__0_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.642 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.642    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.756 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.756    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[8]_i_1__0_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.870 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.870    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[12]_i_1__0_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.984 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.984    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[16]_i_1__0_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.098 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    22.098    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[20]_i_1__0_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.212 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    22.212    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[24]_i_1__0_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.451 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[28]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    22.451    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[28]_i_1__0_n_5
    SLICE_X28Y66         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.430    98.494    mlp/forLoop_idx_0_1223020928[1].adder3/CLK
    SLICE_X28Y66         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[30]/C
                         clock pessimism              0.490    98.984    
                         clock uncertainty           -0.140    98.844    
    SLICE_X28Y66         FDRE (Setup_fdre_C_D)        0.062    98.906    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[30]
  -------------------------------------------------------------------
                         required time                         98.906    
                         arrival time                         -22.451    
  -------------------------------------------------------------------
                         slack                                 76.455    

Slack (MET) :             76.471ns  (required time - arrival time)
  Source:                 mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10_clk_wiz_1_1 rise@100.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        23.083ns  (logic 7.680ns (33.271%)  route 15.403ns (66.729%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.506ns = ( 98.494 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.805    -0.647    mlp/forLoop_idx_0_1254426041[5].adder1/CLK
    SLICE_X4Y111         FDRE                                         r  mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.191 r  mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.655     0.464    mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.138 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.138    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_19_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.252    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_18_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.366 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.366    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_17_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.605 f  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_16/O[2]
                         net (fo=358, routed)         6.061     7.666    mlp/forLoop_idx_0_2060147532[5].relu/out[14]
    SLICE_X50Y107        LUT2 (Prop_lut2_I1_O)        0.302     7.968 r  mlp/forLoop_idx_0_2060147532[5].relu/out[5]0_i_9/O
                         net (fo=11, routed)          3.445    11.413    mlp/forLoop_idx_0_410701040[1].output_layer/out[5]0_0[6]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[6]_P[2])
                                                      3.841    15.254 r  mlp/forLoop_idx_0_410701040[1].output_layer/out[5]0/P[2]
                         net (fo=1, routed)           1.030    16.284    mlp/forLoop_idx_0_410701040[1].output_layer/M_adder3_array[1][5]_22[2]
    SLICE_X12Y135        LUT6 (Prop_lut6_I3_O)        0.124    16.408 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_21/O
                         net (fo=1, routed)           0.000    16.408    mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_21_n_0
    SLICE_X12Y135        MUXF7 (Prop_muxf7_I1_O)      0.214    16.622 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q_reg[0]_i_9__10/O
                         net (fo=1, routed)           4.211    20.833    mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q_reg[0]_i_9__10_n_0
    SLICE_X28Y59         LUT6 (Prop_lut6_I0_O)        0.297    21.130 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_3__0/O
                         net (fo=1, routed)           0.000    21.130    mlp/forLoop_idx_0_1223020928[1].adder3/S[2]
    SLICE_X28Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.528 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.528    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[0]_i_1__0_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.642 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.642    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.756 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.756    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[8]_i_1__0_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.870 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.870    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[12]_i_1__0_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.984 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.984    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[16]_i_1__0_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.098 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    22.098    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[20]_i_1__0_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.212 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    22.212    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[24]_i_1__0_n_0
    SLICE_X28Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.435 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    22.435    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[28]_i_1__0_n_7
    SLICE_X28Y66         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.430    98.494    mlp/forLoop_idx_0_1223020928[1].adder3/CLK
    SLICE_X28Y66         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[28]/C
                         clock pessimism              0.490    98.984    
                         clock uncertainty           -0.140    98.844    
    SLICE_X28Y66         FDRE (Setup_fdre_C_D)        0.062    98.906    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[28]
  -------------------------------------------------------------------
                         required time                         98.906    
                         arrival time                         -22.435    
  -------------------------------------------------------------------
                         slack                                 76.471    

Slack (MET) :             76.475ns  (required time - arrival time)
  Source:                 mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10_clk_wiz_1_1 rise@100.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        23.080ns  (logic 7.677ns (33.263%)  route 15.403ns (66.737%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 98.495 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.805    -0.647    mlp/forLoop_idx_0_1254426041[5].adder1/CLK
    SLICE_X4Y111         FDRE                                         r  mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.191 r  mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.655     0.464    mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.138 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.138    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_19_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.252    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_18_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.366 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.366    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_17_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.605 f  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_16/O[2]
                         net (fo=358, routed)         6.061     7.666    mlp/forLoop_idx_0_2060147532[5].relu/out[14]
    SLICE_X50Y107        LUT2 (Prop_lut2_I1_O)        0.302     7.968 r  mlp/forLoop_idx_0_2060147532[5].relu/out[5]0_i_9/O
                         net (fo=11, routed)          3.445    11.413    mlp/forLoop_idx_0_410701040[1].output_layer/out[5]0_0[6]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[6]_P[2])
                                                      3.841    15.254 r  mlp/forLoop_idx_0_410701040[1].output_layer/out[5]0/P[2]
                         net (fo=1, routed)           1.030    16.284    mlp/forLoop_idx_0_410701040[1].output_layer/M_adder3_array[1][5]_22[2]
    SLICE_X12Y135        LUT6 (Prop_lut6_I3_O)        0.124    16.408 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_21/O
                         net (fo=1, routed)           0.000    16.408    mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_21_n_0
    SLICE_X12Y135        MUXF7 (Prop_muxf7_I1_O)      0.214    16.622 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q_reg[0]_i_9__10/O
                         net (fo=1, routed)           4.211    20.833    mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q_reg[0]_i_9__10_n_0
    SLICE_X28Y59         LUT6 (Prop_lut6_I0_O)        0.297    21.130 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_3__0/O
                         net (fo=1, routed)           0.000    21.130    mlp/forLoop_idx_0_1223020928[1].adder3/S[2]
    SLICE_X28Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.528 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.528    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[0]_i_1__0_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.642 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.642    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.756 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.756    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[8]_i_1__0_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.870 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.870    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[12]_i_1__0_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.984 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.984    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[16]_i_1__0_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.098 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    22.098    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[20]_i_1__0_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.432 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    22.432    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[24]_i_1__0_n_6
    SLICE_X28Y65         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.431    98.495    mlp/forLoop_idx_0_1223020928[1].adder3/CLK
    SLICE_X28Y65         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[25]/C
                         clock pessimism              0.490    98.985    
                         clock uncertainty           -0.140    98.845    
    SLICE_X28Y65         FDRE (Setup_fdre_C_D)        0.062    98.907    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[25]
  -------------------------------------------------------------------
                         required time                         98.907    
                         arrival time                         -22.432    
  -------------------------------------------------------------------
                         slack                                 76.475    

Slack (MET) :             76.496ns  (required time - arrival time)
  Source:                 mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10_clk_wiz_1_1 rise@100.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        23.059ns  (logic 7.656ns (33.202%)  route 15.403ns (66.798%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 98.495 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.805    -0.647    mlp/forLoop_idx_0_1254426041[5].adder1/CLK
    SLICE_X4Y111         FDRE                                         r  mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.191 r  mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.655     0.464    mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.138 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.138    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_19_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.252    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_18_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.366 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.366    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_17_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.605 f  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_16/O[2]
                         net (fo=358, routed)         6.061     7.666    mlp/forLoop_idx_0_2060147532[5].relu/out[14]
    SLICE_X50Y107        LUT2 (Prop_lut2_I1_O)        0.302     7.968 r  mlp/forLoop_idx_0_2060147532[5].relu/out[5]0_i_9/O
                         net (fo=11, routed)          3.445    11.413    mlp/forLoop_idx_0_410701040[1].output_layer/out[5]0_0[6]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[6]_P[2])
                                                      3.841    15.254 r  mlp/forLoop_idx_0_410701040[1].output_layer/out[5]0/P[2]
                         net (fo=1, routed)           1.030    16.284    mlp/forLoop_idx_0_410701040[1].output_layer/M_adder3_array[1][5]_22[2]
    SLICE_X12Y135        LUT6 (Prop_lut6_I3_O)        0.124    16.408 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_21/O
                         net (fo=1, routed)           0.000    16.408    mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_21_n_0
    SLICE_X12Y135        MUXF7 (Prop_muxf7_I1_O)      0.214    16.622 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q_reg[0]_i_9__10/O
                         net (fo=1, routed)           4.211    20.833    mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q_reg[0]_i_9__10_n_0
    SLICE_X28Y59         LUT6 (Prop_lut6_I0_O)        0.297    21.130 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_3__0/O
                         net (fo=1, routed)           0.000    21.130    mlp/forLoop_idx_0_1223020928[1].adder3/S[2]
    SLICE_X28Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.528 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.528    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[0]_i_1__0_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.642 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.642    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.756 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.756    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[8]_i_1__0_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.870 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.870    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[12]_i_1__0_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.984 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.984    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[16]_i_1__0_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.098 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    22.098    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[20]_i_1__0_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.411 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[24]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    22.411    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[24]_i_1__0_n_4
    SLICE_X28Y65         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.431    98.495    mlp/forLoop_idx_0_1223020928[1].adder3/CLK
    SLICE_X28Y65         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[27]/C
                         clock pessimism              0.490    98.985    
                         clock uncertainty           -0.140    98.845    
    SLICE_X28Y65         FDRE (Setup_fdre_C_D)        0.062    98.907    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[27]
  -------------------------------------------------------------------
                         required time                         98.907    
                         arrival time                         -22.411    
  -------------------------------------------------------------------
                         slack                                 76.496    

Slack (MET) :             76.570ns  (required time - arrival time)
  Source:                 mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10_clk_wiz_1_1 rise@100.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        22.985ns  (logic 7.582ns (32.987%)  route 15.403ns (67.013%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 98.495 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.805    -0.647    mlp/forLoop_idx_0_1254426041[5].adder1/CLK
    SLICE_X4Y111         FDRE                                         r  mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.191 r  mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.655     0.464    mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.138 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.138    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_19_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.252    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_18_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.366 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.366    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_17_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.605 f  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_16/O[2]
                         net (fo=358, routed)         6.061     7.666    mlp/forLoop_idx_0_2060147532[5].relu/out[14]
    SLICE_X50Y107        LUT2 (Prop_lut2_I1_O)        0.302     7.968 r  mlp/forLoop_idx_0_2060147532[5].relu/out[5]0_i_9/O
                         net (fo=11, routed)          3.445    11.413    mlp/forLoop_idx_0_410701040[1].output_layer/out[5]0_0[6]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[6]_P[2])
                                                      3.841    15.254 r  mlp/forLoop_idx_0_410701040[1].output_layer/out[5]0/P[2]
                         net (fo=1, routed)           1.030    16.284    mlp/forLoop_idx_0_410701040[1].output_layer/M_adder3_array[1][5]_22[2]
    SLICE_X12Y135        LUT6 (Prop_lut6_I3_O)        0.124    16.408 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_21/O
                         net (fo=1, routed)           0.000    16.408    mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_21_n_0
    SLICE_X12Y135        MUXF7 (Prop_muxf7_I1_O)      0.214    16.622 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q_reg[0]_i_9__10/O
                         net (fo=1, routed)           4.211    20.833    mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q_reg[0]_i_9__10_n_0
    SLICE_X28Y59         LUT6 (Prop_lut6_I0_O)        0.297    21.130 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_3__0/O
                         net (fo=1, routed)           0.000    21.130    mlp/forLoop_idx_0_1223020928[1].adder3/S[2]
    SLICE_X28Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.528 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.528    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[0]_i_1__0_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.642 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.642    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.756 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.756    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[8]_i_1__0_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.870 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.870    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[12]_i_1__0_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.984 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.984    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[16]_i_1__0_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.098 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    22.098    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[20]_i_1__0_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.337 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    22.337    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[24]_i_1__0_n_5
    SLICE_X28Y65         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.431    98.495    mlp/forLoop_idx_0_1223020928[1].adder3/CLK
    SLICE_X28Y65         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[26]/C
                         clock pessimism              0.490    98.985    
                         clock uncertainty           -0.140    98.845    
    SLICE_X28Y65         FDRE (Setup_fdre_C_D)        0.062    98.907    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[26]
  -------------------------------------------------------------------
                         required time                         98.907    
                         arrival time                         -22.337    
  -------------------------------------------------------------------
                         slack                                 76.570    

Slack (MET) :             76.586ns  (required time - arrival time)
  Source:                 mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10_clk_wiz_1_1 rise@100.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        22.969ns  (logic 7.566ns (32.940%)  route 15.403ns (67.060%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.505ns = ( 98.495 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.805    -0.647    mlp/forLoop_idx_0_1254426041[5].adder1/CLK
    SLICE_X4Y111         FDRE                                         r  mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.191 r  mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.655     0.464    mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.138 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.138    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_19_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.252    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_18_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.366 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.366    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_17_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.605 f  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_16/O[2]
                         net (fo=358, routed)         6.061     7.666    mlp/forLoop_idx_0_2060147532[5].relu/out[14]
    SLICE_X50Y107        LUT2 (Prop_lut2_I1_O)        0.302     7.968 r  mlp/forLoop_idx_0_2060147532[5].relu/out[5]0_i_9/O
                         net (fo=11, routed)          3.445    11.413    mlp/forLoop_idx_0_410701040[1].output_layer/out[5]0_0[6]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[6]_P[2])
                                                      3.841    15.254 r  mlp/forLoop_idx_0_410701040[1].output_layer/out[5]0/P[2]
                         net (fo=1, routed)           1.030    16.284    mlp/forLoop_idx_0_410701040[1].output_layer/M_adder3_array[1][5]_22[2]
    SLICE_X12Y135        LUT6 (Prop_lut6_I3_O)        0.124    16.408 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_21/O
                         net (fo=1, routed)           0.000    16.408    mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_21_n_0
    SLICE_X12Y135        MUXF7 (Prop_muxf7_I1_O)      0.214    16.622 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q_reg[0]_i_9__10/O
                         net (fo=1, routed)           4.211    20.833    mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q_reg[0]_i_9__10_n_0
    SLICE_X28Y59         LUT6 (Prop_lut6_I0_O)        0.297    21.130 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_3__0/O
                         net (fo=1, routed)           0.000    21.130    mlp/forLoop_idx_0_1223020928[1].adder3/S[2]
    SLICE_X28Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.528 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.528    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[0]_i_1__0_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.642 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.642    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.756 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.756    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[8]_i_1__0_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.870 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.870    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[12]_i_1__0_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.984 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.984    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[16]_i_1__0_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.098 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    22.098    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[20]_i_1__0_n_0
    SLICE_X28Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.321 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    22.321    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[24]_i_1__0_n_7
    SLICE_X28Y65         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.431    98.495    mlp/forLoop_idx_0_1223020928[1].adder3/CLK
    SLICE_X28Y65         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[24]/C
                         clock pessimism              0.490    98.985    
                         clock uncertainty           -0.140    98.845    
    SLICE_X28Y65         FDRE (Setup_fdre_C_D)        0.062    98.907    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[24]
  -------------------------------------------------------------------
                         required time                         98.907    
                         arrival time                         -22.321    
  -------------------------------------------------------------------
                         slack                                 76.586    

Slack (MET) :             76.590ns  (required time - arrival time)
  Source:                 mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10_clk_wiz_1_1 rise@100.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        22.966ns  (logic 7.563ns (32.931%)  route 15.403ns (67.069%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 98.496 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.805    -0.647    mlp/forLoop_idx_0_1254426041[5].adder1/CLK
    SLICE_X4Y111         FDRE                                         r  mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.191 r  mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.655     0.464    mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.138 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.138    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_19_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.252    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_18_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.366 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.366    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_17_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.605 f  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_16/O[2]
                         net (fo=358, routed)         6.061     7.666    mlp/forLoop_idx_0_2060147532[5].relu/out[14]
    SLICE_X50Y107        LUT2 (Prop_lut2_I1_O)        0.302     7.968 r  mlp/forLoop_idx_0_2060147532[5].relu/out[5]0_i_9/O
                         net (fo=11, routed)          3.445    11.413    mlp/forLoop_idx_0_410701040[1].output_layer/out[5]0_0[6]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[6]_P[2])
                                                      3.841    15.254 r  mlp/forLoop_idx_0_410701040[1].output_layer/out[5]0/P[2]
                         net (fo=1, routed)           1.030    16.284    mlp/forLoop_idx_0_410701040[1].output_layer/M_adder3_array[1][5]_22[2]
    SLICE_X12Y135        LUT6 (Prop_lut6_I3_O)        0.124    16.408 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_21/O
                         net (fo=1, routed)           0.000    16.408    mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_21_n_0
    SLICE_X12Y135        MUXF7 (Prop_muxf7_I1_O)      0.214    16.622 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q_reg[0]_i_9__10/O
                         net (fo=1, routed)           4.211    20.833    mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q_reg[0]_i_9__10_n_0
    SLICE_X28Y59         LUT6 (Prop_lut6_I0_O)        0.297    21.130 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_3__0/O
                         net (fo=1, routed)           0.000    21.130    mlp/forLoop_idx_0_1223020928[1].adder3/S[2]
    SLICE_X28Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.528 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.528    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[0]_i_1__0_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.642 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.642    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.756 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.756    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[8]_i_1__0_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.870 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.870    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[12]_i_1__0_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.984 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.984    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[16]_i_1__0_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    22.318 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    22.318    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[20]_i_1__0_n_6
    SLICE_X28Y64         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.432    98.496    mlp/forLoop_idx_0_1223020928[1].adder3/CLK
    SLICE_X28Y64         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[21]/C
                         clock pessimism              0.490    98.986    
                         clock uncertainty           -0.140    98.846    
    SLICE_X28Y64         FDRE (Setup_fdre_C_D)        0.062    98.908    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[21]
  -------------------------------------------------------------------
                         required time                         98.908    
                         arrival time                         -22.318    
  -------------------------------------------------------------------
                         slack                                 76.590    

Slack (MET) :             76.611ns  (required time - arrival time)
  Source:                 mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out10_clk_wiz_1_1 rise@100.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        22.945ns  (logic 7.542ns (32.870%)  route 15.403ns (67.130%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.367ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.504ns = ( 98.496 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.805    -0.647    mlp/forLoop_idx_0_1254426041[5].adder1/CLK
    SLICE_X4Y111         FDRE                                         r  mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456    -0.191 r  mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]/Q
                         net (fo=4, routed)           0.655     0.464    mlp/forLoop_idx_0_1254426041[5].adder1/D_total_q_reg[2]
    SLICE_X3Y109         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     1.138 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_19/CO[3]
                         net (fo=1, routed)           0.000     1.138    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_19_n_0
    SLICE_X3Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.252 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_18/CO[3]
                         net (fo=1, routed)           0.000     1.252    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_18_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.366 r  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_17/CO[3]
                         net (fo=1, routed)           0.000     1.366    mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_17_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.605 f  mlp/forLoop_idx_0_1254426041[5].adder1/out[5]0_i_16/O[2]
                         net (fo=358, routed)         6.061     7.666    mlp/forLoop_idx_0_2060147532[5].relu/out[14]
    SLICE_X50Y107        LUT2 (Prop_lut2_I1_O)        0.302     7.968 r  mlp/forLoop_idx_0_2060147532[5].relu/out[5]0_i_9/O
                         net (fo=11, routed)          3.445    11.413    mlp/forLoop_idx_0_410701040[1].output_layer/out[5]0_0[6]
    DSP48_X0Y55          DSP48E1 (Prop_dsp48e1_A[6]_P[2])
                                                      3.841    15.254 r  mlp/forLoop_idx_0_410701040[1].output_layer/out[5]0/P[2]
                         net (fo=1, routed)           1.030    16.284    mlp/forLoop_idx_0_410701040[1].output_layer/M_adder3_array[1][5]_22[2]
    SLICE_X12Y135        LUT6 (Prop_lut6_I3_O)        0.124    16.408 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_21/O
                         net (fo=1, routed)           0.000    16.408    mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_21_n_0
    SLICE_X12Y135        MUXF7 (Prop_muxf7_I1_O)      0.214    16.622 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q_reg[0]_i_9__10/O
                         net (fo=1, routed)           4.211    20.833    mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q_reg[0]_i_9__10_n_0
    SLICE_X28Y59         LUT6 (Prop_lut6_I0_O)        0.297    21.130 r  mlp/forLoop_idx_0_410701040[1].output_layer/D_total_q[0]_i_3__0/O
                         net (fo=1, routed)           0.000    21.130    mlp/forLoop_idx_0_1223020928[1].adder3/S[2]
    SLICE_X28Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.528 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.528    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[0]_i_1__0_n_0
    SLICE_X28Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.642 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.642    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0_n_0
    SLICE_X28Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.756 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.756    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[8]_i_1__0_n_0
    SLICE_X28Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.870 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.870    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[12]_i_1__0_n_0
    SLICE_X28Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.984 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    21.984    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[16]_i_1__0_n_0
    SLICE_X28Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.297 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    22.297    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[20]_i_1__0_n_4
    SLICE_X28Y64         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    95.386 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    96.973    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    97.064 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.432    98.496    mlp/forLoop_idx_0_1223020928[1].adder3/CLK
    SLICE_X28Y64         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[23]/C
                         clock pessimism              0.490    98.986    
                         clock uncertainty           -0.140    98.846    
    SLICE_X28Y64         FDRE (Setup_fdre_C_D)        0.062    98.908    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[23]
  -------------------------------------------------------------------
                         required time                         98.908    
                         arrival time                         -22.297    
  -------------------------------------------------------------------
                         slack                                 76.611    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 mlp/forLoop_idx_0_1223020928[5].adder3/D_index_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_1223020928[5].adder3/D_index_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10_clk_wiz_1_1 rise@0.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.236%)  route 0.145ns (43.764%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.565    -0.559    mlp/forLoop_idx_0_1223020928[5].adder3/CLK
    SLICE_X13Y98         FDRE                                         r  mlp/forLoop_idx_0_1223020928[5].adder3/D_index_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  mlp/forLoop_idx_0_1223020928[5].adder3/D_index_q_reg[1]/Q
                         net (fo=123, routed)         0.145    -0.273    mlp/forLoop_idx_0_1223020928[5].adder3/Q[1]
    SLICE_X12Y98         LUT3 (Prop_lut3_I1_O)        0.045    -0.228 r  mlp/forLoop_idx_0_1223020928[5].adder3/D_index_q[2]_i_1__20/O
                         net (fo=1, routed)           0.000    -0.228    mlp/forLoop_idx_0_1223020928[5].adder3/p_0_in[2]
    SLICE_X12Y98         FDRE                                         r  mlp/forLoop_idx_0_1223020928[5].adder3/D_index_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.834    -0.796    mlp/forLoop_idx_0_1223020928[5].adder3/CLK
    SLICE_X12Y98         FDRE                                         r  mlp/forLoop_idx_0_1223020928[5].adder3/D_index_q_reg[2]/C
                         clock pessimism              0.250    -0.546    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.120    -0.426    mlp/forLoop_idx_0_1223020928[5].adder3/D_index_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mlp/forLoop_idx_0_1254426041[0].adder1/D_index_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_1254426041[0].adder1/D_index_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10_clk_wiz_1_1 rise@0.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.939%)  route 0.119ns (39.061%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.719ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.638    -0.485    mlp/forLoop_idx_0_1254426041[0].adder1/CLK
    SLICE_X37Y136        FDRE                                         r  mlp/forLoop_idx_0_1254426041[0].adder1/D_index_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y136        FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  mlp/forLoop_idx_0_1254426041[0].adder1/D_index_q_reg[4]/Q
                         net (fo=150, routed)         0.119    -0.225    mlp/forLoop_idx_0_1254426041[0].adder1/D_index_q_reg_n_0_[4]
    SLICE_X36Y136        LUT6 (Prop_lut6_I4_O)        0.045    -0.180 r  mlp/forLoop_idx_0_1254426041[0].adder1/D_index_q[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.180    mlp/forLoop_idx_0_1254426041[0].adder1/p_0_in[7]
    SLICE_X36Y136        FDRE                                         r  mlp/forLoop_idx_0_1254426041[0].adder1/D_index_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.911    -0.719    mlp/forLoop_idx_0_1254426041[0].adder1/CLK
    SLICE_X36Y136        FDRE                                         r  mlp/forLoop_idx_0_1254426041[0].adder1/D_index_q_reg[7]/C
                         clock pessimism              0.247    -0.472    
    SLICE_X36Y136        FDRE (Hold_fdre_C_D)         0.091    -0.381    mlp/forLoop_idx_0_1254426041[0].adder1/D_index_q_reg[7]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 rx/D_new_data_buffer_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tx/D_saved_data_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10_clk_wiz_1_1 rise@0.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.539%)  route 0.078ns (25.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.589    -0.535    rx/clk_out10
    SLICE_X4Y15          FDRE                                         r  rx/D_new_data_buffer_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.128    -0.407 r  rx/D_new_data_buffer_q_reg/Q
                         net (fo=2, routed)           0.078    -0.329    tx/new_data
    SLICE_X4Y15          LUT4 (Prop_lut4_I2_O)        0.099    -0.230 r  tx/D_saved_data_q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    tx/D_saved_data_q[0]_i_1_n_0
    SLICE_X4Y15          FDRE                                         r  tx/D_saved_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.858    -0.773    tx/clk_out10
    SLICE_X4Y15          FDRE                                         r  tx/D_saved_data_q_reg[0]/C
                         clock pessimism              0.238    -0.535    
    SLICE_X4Y15          FDRE (Hold_fdre_C_D)         0.091    -0.444    tx/D_saved_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10_clk_wiz_1_1 rise@0.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.293ns (83.979%)  route 0.056ns (16.021%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.560    -0.564    mlp/forLoop_idx_0_1223020928[2].adder3/CLK
    SLICE_X54Y64         FDRE                                         r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[8]/Q
                         net (fo=4, routed)           0.056    -0.344    mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[25]_0[6]
    SLICE_X54Y64         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.215 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[8]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.215    mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[8]_i_1__1_n_6
    SLICE_X54Y64         FDRE                                         r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.829    -0.801    mlp/forLoop_idx_0_1223020928[2].adder3/CLK
    SLICE_X54Y64         FDRE                                         r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[9]/C
                         clock pessimism              0.237    -0.564    
    SLICE_X54Y64         FDRE (Hold_fdre_C_D)         0.134    -0.430    mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 mlp/forLoop_idx_0_1223020928[8].adder3/D_total_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_1223020928[8].adder3/D_total_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10_clk_wiz_1_1 rise@0.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.265ns (82.581%)  route 0.056ns (17.419%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.560    -0.564    mlp/forLoop_idx_0_1223020928[8].adder3/CLK
    SLICE_X13Y85         FDRE                                         r  mlp/forLoop_idx_0_1223020928[8].adder3/D_total_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  mlp/forLoop_idx_0_1223020928[8].adder3/D_total_q_reg[8]/Q
                         net (fo=4, routed)           0.056    -0.367    mlp/forLoop_idx_0_1223020928[8].adder3/D_total_q_reg[8]
    SLICE_X13Y85         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.243 r  mlp/forLoop_idx_0_1223020928[8].adder3/D_total_q_reg[8]_i_1__7/O[1]
                         net (fo=1, routed)           0.000    -0.243    mlp/forLoop_idx_0_1223020928[8].adder3/D_total_q_reg[8]_i_1__7_n_6
    SLICE_X13Y85         FDRE                                         r  mlp/forLoop_idx_0_1223020928[8].adder3/D_total_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.828    -0.802    mlp/forLoop_idx_0_1223020928[8].adder3/CLK
    SLICE_X13Y85         FDRE                                         r  mlp/forLoop_idx_0_1223020928[8].adder3/D_total_q_reg[9]/C
                         clock pessimism              0.238    -0.564    
    SLICE_X13Y85         FDRE (Hold_fdre_C_D)         0.105    -0.459    mlp/forLoop_idx_0_1223020928[8].adder3/D_total_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 mlp/forLoop_idx_0_1254426041[7].adder1/D_index_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_1254426041[7].adder1/D_index_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10_clk_wiz_1_1 rise@0.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.227ns (73.093%)  route 0.084ns (26.907%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.723ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.635    -0.488    mlp/forLoop_idx_0_1254426041[7].adder1/CLK
    SLICE_X23Y128        FDRE                                         r  mlp/forLoop_idx_0_1254426041[7].adder1/D_index_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y128        FDRE (Prop_fdre_C_Q)         0.128    -0.360 r  mlp/forLoop_idx_0_1254426041[7].adder1/D_index_q_reg[8]/Q
                         net (fo=34, routed)          0.084    -0.277    mlp/forLoop_idx_0_1254426041[7].adder1/D_index_q_reg_n_0_[8]
    SLICE_X23Y128        LUT6 (Prop_lut6_I5_O)        0.099    -0.178 r  mlp/forLoop_idx_0_1254426041[7].adder1/D_index_q[9]_i_2__6/O
                         net (fo=1, routed)           0.000    -0.178    mlp/forLoop_idx_0_1254426041[7].adder1/p_0_in[9]
    SLICE_X23Y128        FDRE                                         r  mlp/forLoop_idx_0_1254426041[7].adder1/D_index_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.907    -0.723    mlp/forLoop_idx_0_1254426041[7].adder1/CLK
    SLICE_X23Y128        FDRE                                         r  mlp/forLoop_idx_0_1254426041[7].adder1/D_index_q_reg[9]/C
                         clock pessimism              0.235    -0.488    
    SLICE_X23Y128        FDRE (Hold_fdre_C_D)         0.092    -0.396    mlp/forLoop_idx_0_1254426041[7].adder1/D_index_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10_clk_wiz_1_1 rise@0.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.265ns (80.222%)  route 0.065ns (19.778%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.559    -0.565    mlp/forLoop_idx_0_1223020928[1].adder3/CLK
    SLICE_X28Y60         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]/Q
                         net (fo=4, routed)           0.065    -0.358    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[30]_0[2]
    SLICE_X28Y60         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.234 r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    -0.234    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[4]_i_1__0_n_6
    SLICE_X28Y60         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.829    -0.802    mlp/forLoop_idx_0_1223020928[1].adder3/CLK
    SLICE_X28Y60         FDRE                                         r  mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[5]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X28Y60         FDRE (Hold_fdre_C_D)         0.105    -0.460    mlp/forLoop_idx_0_1223020928[1].adder3/D_total_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mlp/forLoop_idx_0_1254426041[10].adder1/D_index_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_1254426041[10].adder1/D_index_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10_clk_wiz_1_1 rise@0.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.864%)  route 0.147ns (44.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.593    -0.531    mlp/forLoop_idx_0_1254426041[10].adder1/CLK
    SLICE_X65Y93         FDRE                                         r  mlp/forLoop_idx_0_1254426041[10].adder1/D_index_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  mlp/forLoop_idx_0_1254426041[10].adder1/D_index_q_reg[6]/Q
                         net (fo=75, routed)          0.147    -0.243    mlp/forLoop_idx_0_1254426041[10].adder1/D_index_q_reg_n_0_[6]
    SLICE_X65Y92         LUT6 (Prop_lut6_I4_O)        0.045    -0.198 r  mlp/forLoop_idx_0_1254426041[10].adder1/D_index_q[9]_i_2__9/O
                         net (fo=1, routed)           0.000    -0.198    mlp/forLoop_idx_0_1254426041[10].adder1/p_0_in[9]
    SLICE_X65Y92         FDRE                                         r  mlp/forLoop_idx_0_1254426041[10].adder1/D_index_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.862    -0.768    mlp/forLoop_idx_0_1254426041[10].adder1/CLK
    SLICE_X65Y92         FDRE                                         r  mlp/forLoop_idx_0_1254426041[10].adder1/D_index_q_reg[9]/C
                         clock pessimism              0.252    -0.516    
    SLICE_X65Y92         FDRE (Hold_fdre_C_D)         0.092    -0.424    mlp/forLoop_idx_0_1254426041[10].adder1/D_index_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10_clk_wiz_1_1 rise@0.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.557    -0.567    mlp/forLoop_idx_0_1223020928[2].adder3/CLK
    SLICE_X54Y68         FDRE                                         r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.403 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[24]/Q
                         net (fo=4, routed)           0.067    -0.336    mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[25]_0[22]
    SLICE_X54Y68         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.207 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[24]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.207    mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[24]_i_1__1_n_6
    SLICE_X54Y68         FDRE                                         r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.825    -0.805    mlp/forLoop_idx_0_1223020928[2].adder3/CLK
    SLICE_X54Y68         FDRE                                         r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[25]/C
                         clock pessimism              0.238    -0.567    
    SLICE_X54Y68         FDRE (Hold_fdre_C_D)         0.134    -0.433    mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[25]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out10_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out10_clk_wiz_1_1 rise@0.000ns - clk_out10_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.560    -0.564    mlp/forLoop_idx_0_1223020928[2].adder3/CLK
    SLICE_X54Y65         FDRE                                         r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.164    -0.400 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[12]/Q
                         net (fo=4, routed)           0.067    -0.333    mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[25]_0[10]
    SLICE_X54Y65         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.204 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[12]_i_1__1/O[1]
                         net (fo=1, routed)           0.000    -0.204    mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[12]_i_1__1_n_6
    SLICE_X54Y65         FDRE                                         r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.828    -0.802    mlp/forLoop_idx_0_1223020928[2].adder3/CLK
    SLICE_X54Y65         FDRE                                         r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[13]/C
                         clock pessimism              0.238    -0.564    
    SLICE_X54Y65         FDRE (Hold_fdre_C_D)         0.134    -0.430    mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out10_clk_wiz_1_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slow_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slow_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X24Y100    mlp/FSM_onehot_D_state_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X24Y100    mlp/FSM_onehot_D_state_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X24Y100    mlp/FSM_onehot_D_state_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y131    mlp/forLoop_idx_0_1223020928[0].adder3/D_index_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y91     mlp/forLoop_idx_0_1223020928[0].adder3/D_index_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X54Y131    mlp/forLoop_idx_0_1223020928[0].adder3/D_index_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y91     mlp/forLoop_idx_0_1223020928[0].adder3/D_index_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y91     mlp/forLoop_idx_0_1223020928[0].adder3/D_index_q_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y100    mlp/FSM_onehot_D_state_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y100    mlp/FSM_onehot_D_state_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y100    mlp/FSM_onehot_D_state_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y100    mlp/FSM_onehot_D_state_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y100    mlp/FSM_onehot_D_state_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y100    mlp/FSM_onehot_D_state_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y131    mlp/forLoop_idx_0_1223020928[0].adder3/D_index_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y131    mlp/forLoop_idx_0_1223020928[0].adder3/D_index_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y91     mlp/forLoop_idx_0_1223020928[0].adder3/D_index_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y91     mlp/forLoop_idx_0_1223020928[0].adder3/D_index_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y100    mlp/FSM_onehot_D_state_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y100    mlp/FSM_onehot_D_state_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y100    mlp/FSM_onehot_D_state_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y100    mlp/FSM_onehot_D_state_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y100    mlp/FSM_onehot_D_state_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y100    mlp/FSM_onehot_D_state_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y131    mlp/forLoop_idx_0_1223020928[0].adder3/D_index_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X54Y131    mlp/forLoop_idx_0_1223020928[0].adder3/D_index_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y91     mlp/forLoop_idx_0_1223020928[0].adder3/D_index_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X52Y91     mlp/forLoop_idx_0_1223020928[0].adder3/D_index_q_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  clkfbout_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slow_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    slow_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  slow_clock/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.833ns  (logic 5.781ns (29.146%)  route 14.053ns (70.854%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_led[2][7]_INST_0_i_14/O
                         net (fo=204, routed)         9.070    10.541    mlp/forLoop_idx_0_1254426041[15].adder1/io_led[1][0]_INST_0_i_5
    SLICE_X36Y55         LUT6 (Prop_lut6_I2_O)        0.124    10.665 r  mlp/forLoop_idx_0_1254426041[15].adder1/io_led[0][0]_INST_0_i_12/O
                         net (fo=1, routed)           0.000    10.665    mlp/forLoop_idx_0_1254426041[11].adder1/io_led[0][0]_INST_0_i_2
    SLICE_X36Y55         MUXF7 (Prop_muxf7_I1_O)      0.217    10.882 r  mlp/forLoop_idx_0_1254426041[11].adder1/io_led[0][0]_INST_0_i_5/O
                         net (fo=1, routed)           2.039    12.920    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][0]_INST_0_i_1_5
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.299    13.219 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.302    13.522    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][0]_INST_0_i_2_n_0
    SLICE_X36Y90         LUT4 (Prop_lut4_I0_O)        0.124    13.646 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.642    16.288    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    19.833 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    19.833    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.700ns  (logic 5.520ns (28.021%)  route 14.180ns (71.979%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_led[2][7]_INST_0_i_14/O
                         net (fo=204, routed)         8.631    10.102    mlp/forLoop_idx_0_1223020928[7].adder3/io_led[2][0]_INST_0_i_3
    SLICE_X50Y75         LUT6 (Prop_lut6_I2_O)        0.124    10.226 r  mlp/forLoop_idx_0_1223020928[7].adder3/io_led[1][5]_INST_0_i_14/O
                         net (fo=1, routed)           1.474    11.700    mlp/forLoop_idx_0_1223020928[9].adder3/io_led[1][5]_INST_0_i_2
    SLICE_X42Y93         LUT6 (Prop_lut6_I3_O)        0.124    11.824 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[1][5]_INST_0_i_6/O
                         net (fo=1, routed)           0.955    12.779    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][5]_INST_0_i_1_2
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.124    12.903 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.728    13.630    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][5]_INST_0_i_2_n_0
    SLICE_X52Y92         LUT4 (Prop_lut4_I0_O)        0.124    13.754 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           2.393    16.147    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         3.553    19.700 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000    19.700    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.675ns  (logic 5.514ns (28.028%)  route 14.160ns (71.972%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_led[2][7]_INST_0_i_14/O
                         net (fo=204, routed)         7.562     9.033    mlp/forLoop_idx_0_1223020928[7].adder3/io_led[2][0]_INST_0_i_3
    SLICE_X51Y70         LUT6 (Prop_lut6_I2_O)        0.124     9.157 r  mlp/forLoop_idx_0_1223020928[7].adder3/io_led[1][0]_INST_0_i_20/O
                         net (fo=1, routed)           1.891    11.048    mlp/forLoop_idx_0_1223020928[9].adder3/io_led[1][0]_INST_0_i_3
    SLICE_X29Y77         LUT6 (Prop_lut6_I3_O)        0.124    11.172 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[1][0]_INST_0_i_9/O
                         net (fo=1, routed)           0.799    11.971    mlp/forLoop_idx_0_1254426041[3].adder1/data3[0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I4_O)        0.124    12.095 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][0]_INST_0_i_3/O
                         net (fo=1, routed)           1.142    13.237    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][0]_INST_0_i_3_n_0
    SLICE_X47Y79         LUT4 (Prop_lut4_I2_O)        0.124    13.361 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.766    16.127    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         3.547    19.675 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000    19.675    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.658ns  (logic 5.772ns (29.360%)  route 13.887ns (70.640%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_led[2][7]_INST_0_i_14/O
                         net (fo=204, routed)         8.113     9.584    mlp/forLoop_idx_0_1254426041[15].adder1/io_led[1][0]_INST_0_i_5
    SLICE_X42Y56         LUT6 (Prop_lut6_I2_O)        0.124     9.708 r  mlp/forLoop_idx_0_1254426041[15].adder1/io_led[0][7]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     9.708    mlp/forLoop_idx_0_1254426041[11].adder1/io_led[0][7]_INST_0_i_2
    SLICE_X42Y56         MUXF7 (Prop_muxf7_I1_O)      0.214     9.922 r  mlp/forLoop_idx_0_1254426041[11].adder1/io_led[0][7]_INST_0_i_5/O
                         net (fo=1, routed)           1.973    11.896    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][7]_INST_0_i_1_2
    SLICE_X42Y96         LUT6 (Prop_lut6_I3_O)        0.297    12.193 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][7]_INST_0_i_2/O
                         net (fo=1, routed)           1.050    13.242    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][7]_INST_0_i_2_n_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I0_O)        0.124    13.366 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.750    16.117    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.542    19.658 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000    19.658    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.539ns  (logic 5.780ns (29.581%)  route 13.759ns (70.419%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_led[2][7]_INST_0_i_14/O
                         net (fo=204, routed)         8.815    10.286    mlp/forLoop_idx_0_1254426041[15].adder1/io_led[1][0]_INST_0_i_5
    SLICE_X52Y57         LUT6 (Prop_lut6_I2_O)        0.124    10.410 r  mlp/forLoop_idx_0_1254426041[15].adder1/io_led[1][2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    10.410    mlp/forLoop_idx_0_1254426041[11].adder1/io_led[1][2]_INST_0_i_2
    SLICE_X52Y57         MUXF7 (Prop_muxf7_I1_O)      0.214    10.624 r  mlp/forLoop_idx_0_1254426041[11].adder1/io_led[1][2]_INST_0_i_5/O
                         net (fo=1, routed)           2.321    12.945    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][2]_INST_0_i_1_1
    SLICE_X52Y91         LUT6 (Prop_lut6_I3_O)        0.297    13.242 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.171    13.413    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][2]_INST_0_i_2_n_0
    SLICE_X52Y91         LUT4 (Prop_lut4_I0_O)        0.124    13.537 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.452    15.989    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         3.550    19.539 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000    19.539    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.538ns  (logic 5.784ns (29.604%)  route 13.754ns (70.396%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_led[2][7]_INST_0_i_14/O
                         net (fo=204, routed)         7.654     9.125    mlp/forLoop_idx_0_1254426041[15].adder1/io_led[1][0]_INST_0_i_5
    SLICE_X43Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.249 r  mlp/forLoop_idx_0_1254426041[15].adder1/io_led[1][1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     9.249    mlp/forLoop_idx_0_1254426041[11].adder1/io_led[1][1]_INST_0_i_2
    SLICE_X43Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     9.466 r  mlp/forLoop_idx_0_1254426041[11].adder1/io_led[1][1]_INST_0_i_5/O
                         net (fo=1, routed)           1.993    11.459    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][1]_INST_0_i_1_1
    SLICE_X43Y94         LUT6 (Prop_lut6_I3_O)        0.299    11.758 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][1]_INST_0_i_2/O
                         net (fo=1, routed)           1.328    13.086    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][1]_INST_0_i_2_n_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I0_O)        0.124    13.210 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.779    15.989    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         3.549    19.538 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000    19.538    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.346ns  (logic 5.776ns (29.855%)  route 13.570ns (70.145%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_led[2][7]_INST_0_i_14/O
                         net (fo=204, routed)         8.285     9.756    mlp/forLoop_idx_0_1254426041[15].adder1/io_led[1][0]_INST_0_i_5
    SLICE_X52Y68         LUT6 (Prop_lut6_I2_O)        0.124     9.880 r  mlp/forLoop_idx_0_1254426041[15].adder1/io_led[0][1]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     9.880    mlp/forLoop_idx_0_1254426041[11].adder1/io_led[0][1]_INST_0_i_3
    SLICE_X52Y68         MUXF7 (Prop_muxf7_I1_O)      0.214    10.094 r  mlp/forLoop_idx_0_1254426041[11].adder1/io_led[0][1]_INST_0_i_7/O
                         net (fo=1, routed)           1.655    11.749    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][1]_INST_0_i_1_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I2_O)        0.297    12.046 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][1]_INST_0_i_3/O
                         net (fo=1, routed)           0.875    12.921    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][1]_INST_0_i_3_n_0
    SLICE_X37Y90         LUT4 (Prop_lut4_I2_O)        0.124    13.045 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.755    15.800    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    19.346 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000    19.346    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.268ns  (logic 5.784ns (30.021%)  route 13.484ns (69.979%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_led[2][7]_INST_0_i_14/O
                         net (fo=204, routed)         8.253     9.724    mlp/forLoop_idx_0_1254426041[15].adder1/io_led[1][0]_INST_0_i_5
    SLICE_X53Y65         LUT6 (Prop_lut6_I2_O)        0.124     9.848 r  mlp/forLoop_idx_0_1254426041[15].adder1/io_led[0][3]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     9.848    mlp/forLoop_idx_0_1254426041[11].adder1/io_led[0][3]_INST_0_i_3
    SLICE_X53Y65         MUXF7 (Prop_muxf7_I1_O)      0.217    10.065 r  mlp/forLoop_idx_0_1254426041[11].adder1/io_led[0][3]_INST_0_i_7/O
                         net (fo=1, routed)           1.293    11.358    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][3]_INST_0_i_1_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I2_O)        0.299    11.657 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][3]_INST_0_i_3/O
                         net (fo=1, routed)           1.408    13.065    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][3]_INST_0_i_3_n_0
    SLICE_X41Y93         LUT4 (Prop_lut4_I2_O)        0.124    13.189 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           2.530    15.719    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    19.268 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    19.268    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.119ns  (logic 5.515ns (28.847%)  route 13.604ns (71.153%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_led[2][7]_INST_0_i_14/O
                         net (fo=204, routed)         7.787     9.258    mlp/forLoop_idx_0_1223020928[7].adder3/io_led[2][0]_INST_0_i_3
    SLICE_X48Y69         LUT6 (Prop_lut6_I2_O)        0.124     9.382 r  mlp/forLoop_idx_0_1223020928[7].adder3/io_led[0][5]_INST_0_i_17/O
                         net (fo=1, routed)           1.096    10.478    mlp/forLoop_idx_0_1223020928[9].adder3/io_led[0][5]_INST_0_i_3
    SLICE_X34Y76         LUT6 (Prop_lut6_I3_O)        0.124    10.602 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[0][5]_INST_0_i_8/O
                         net (fo=1, routed)           0.670    11.272    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][5]_INST_0_i_1_1
    SLICE_X34Y76         LUT6 (Prop_lut6_I4_O)        0.124    11.396 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][5]_INST_0_i_3/O
                         net (fo=1, routed)           1.386    12.783    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][5]_INST_0_i_3_n_0
    SLICE_X41Y90         LUT4 (Prop_lut4_I2_O)        0.124    12.907 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][5]_INST_0_i_1/O
                         net (fo=1, routed)           2.664    15.571    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    19.119 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000    19.119    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.105ns  (logic 5.794ns (30.325%)  route 13.311ns (69.675%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  io_led[2][7]_INST_0_i_14/O
                         net (fo=204, routed)         7.325     8.796    mlp/forLoop_idx_0_1254426041[15].adder1/io_led[1][0]_INST_0_i_5
    SLICE_X44Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.920 r  mlp/forLoop_idx_0_1254426041[15].adder1/io_led[1][3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     8.920    mlp/forLoop_idx_0_1254426041[11].adder1/io_led[1][3]_INST_0_i_2
    SLICE_X44Y57         MUXF7 (Prop_muxf7_I1_O)      0.217     9.137 r  mlp/forLoop_idx_0_1254426041[11].adder1/io_led[1][3]_INST_0_i_5/O
                         net (fo=1, routed)           1.957    11.095    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][3]_INST_0_i_1_1
    SLICE_X44Y97         LUT6 (Prop_lut6_I3_O)        0.299    11.394 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][3]_INST_0_i_2/O
                         net (fo=1, routed)           1.695    13.088    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][3]_INST_0_i_2_n_0
    SLICE_X48Y81         LUT4 (Prop_lut4_I0_O)        0.124    13.212 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           2.334    15.546    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         3.559    19.105 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000    19.105    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[1][4]
                            (input port)
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.049ns  (logic 1.597ns (52.365%)  route 1.452ns (47.635%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  io_dip[1][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][4]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  led_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.322     0.584    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][7]_INST_0_i_1_1
    SLICE_X65Y82         LUT5 (Prop_lut5_I1_O)        0.045     0.629 f  mlp/forLoop_idx_0_1254426041[3].adder1/led_OBUF[3]_inst_i_5/O
                         net (fo=28, routed)          0.503     1.132    mlp/forLoop_idx_0_1254426041[3].adder1/io_dip[1][7]
    SLICE_X52Y82         LUT4 (Prop_lut4_I3_O)        0.045     1.177 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.627     1.804    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.049 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     3.049    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][1]
                            (input port)
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.055ns  (logic 1.510ns (49.437%)  route 1.545ns (50.563%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[1][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][1]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  led_OBUF[3]_inst_i_4/O
                         net (fo=44, routed)          0.606     0.870    mlp/forLoop_idx_0_1223020928[9].adder3/io_led[1][7]
    SLICE_X55Y78         LUT6 (Prop_lut6_I2_O)        0.045     0.915 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[1][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.938     1.853    io_led[1]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.055 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     3.055    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][1]
                            (input port)
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.064ns  (logic 1.613ns (52.641%)  route 1.451ns (47.359%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 f  io_dip[1][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][1]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 f  led_OBUF[3]_inst_i_4/O
                         net (fo=44, routed)          0.749     1.013    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][0]_INST_0_i_1_4
    SLICE_X48Y81         LUT6 (Prop_lut6_I5_O)        0.045     1.058 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][3]_INST_0_i_3/O
                         net (fo=1, routed)           0.059     1.117    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][3]_INST_0_i_3_n_0
    SLICE_X48Y81         LUT4 (Prop_lut4_I2_O)        0.045     1.162 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.642     1.804    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.064 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     3.064    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.205ns  (logic 1.571ns (49.009%)  route 1.634ns (50.991%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  led_OBUF[3]_inst_i_3/O
                         net (fo=28, routed)          0.934     1.206    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][6]
    SLICE_X52Y92         LUT4 (Prop_lut4_I1_O)        0.045     1.251 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.700     1.951    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     3.205 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     3.205    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][1]
                            (input port)
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.257ns  (logic 1.604ns (49.240%)  route 1.653ns (50.760%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[1][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][1]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  led_OBUF[3]_inst_i_4/O
                         net (fo=44, routed)          0.897     1.160    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][0]_INST_0_i_1_4
    SLICE_X52Y91         LUT6 (Prop_lut6_I0_O)        0.045     1.205 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.052     1.257    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][2]_INST_0_i_2_n_0
    SLICE_X52Y91         LUT4 (Prop_lut4_I0_O)        0.045     1.302 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.705     2.007    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.257 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000     3.257    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.282ns  (logic 1.521ns (46.330%)  route 1.761ns (53.670%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  led_OBUF[3]_inst_i_3/O
                         net (fo=28, routed)          1.095     1.367    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][6]
    SLICE_X50Y92         LUT4 (Prop_lut4_I1_O)        0.045     1.412 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.666     2.078    io_led[1]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         1.204     3.282 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000     3.282    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.535ns  (logic 1.565ns (44.262%)  route 1.970ns (55.738%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  led_OBUF[3]_inst_i_3/O
                         net (fo=28, routed)          1.063     1.335    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][6]
    SLICE_X47Y79         LUT4 (Prop_lut4_I1_O)        0.045     1.380 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.907     2.287    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.535 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.535    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.615ns  (logic 1.558ns (43.112%)  route 2.056ns (56.888%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  led_OBUF[3]_inst_i_3/O
                         net (fo=28, routed)          1.358     1.630    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][6]
    SLICE_X39Y78         LUT4 (Prop_lut4_I1_O)        0.045     1.675 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.698     2.373    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     3.615 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     3.615    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.623ns  (logic 1.531ns (42.251%)  route 2.092ns (57.749%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  led_OBUF[3]_inst_i_3/O
                         net (fo=28, routed)          0.662     0.934    mlp/pooling/led[3]_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.045     0.979 r  mlp/pooling/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.430     2.409    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     3.623 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.623    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.648ns  (logic 1.533ns (42.018%)  route 2.115ns (57.982%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 f  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 f  led_OBUF[3]_inst_i_3/O
                         net (fo=28, routed)          0.736     1.007    mlp/pooling/led[3]_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I2_O)        0.045     1.052 r  mlp/pooling/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.380     2.432    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     3.648 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.648    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out10_clk_wiz_1_1
  To Clock:  

Max Delay            29 Endpoints
Min Delay            29 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.055ns  (logic 8.945ns (35.700%)  route 16.110ns (64.300%))
  Logic Levels:           20  (CARRY4=10 LUT1=1 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.555    -0.898    mlp/forLoop_idx_0_1223020928[2].adder3/CLK
    SLICE_X54Y62         FDRE                                         r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.633     0.254    mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[25]_0[1]
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.910 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[0][6]_INST_0_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.910    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[0][6]_INST_0_i_24_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.024 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.024    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_35_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.263 f  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][2]_INST_0_i_59/O[2]
                         net (fo=38, routed)          3.949     5.212    mlp/forLoop_idx_0_1223020928[2].adder3/M_mlp_adder2_[2][12]
    SLICE_X32Y68         LUT1 (Prop_lut1_I0_O)        0.302     5.514 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_279/O
                         net (fo=1, routed)           0.000     5.514    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_279_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.064 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     6.064    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[0]_i_104_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.398 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[30]_i_302/O[1]
                         net (fo=1, routed)           0.805     7.203    mlp/forLoop_idx_0_1223020928[2].adder3/forLoop_idx_0_387057133[2].sigmoid/y2[17]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.303     7.506 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_271/O
                         net (fo=2, routed)           0.922     8.428    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_271_n_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I4_O)        0.152     8.580 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[30]_i_238/O
                         net (fo=33, routed)          1.318     9.898    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[30]_i_238_n_0
    SLICE_X34Y77         LUT4 (Prop_lut4_I2_O)        0.332    10.230 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[11]_i_95/O
                         net (fo=1, routed)           0.521    10.751    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[11]_i_95_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.258 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    11.258    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[11]_i_67_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][0]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.372    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][0]_INST_0_i_23_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][4]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.486    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][4]_INST_0_i_23_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.600 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][7]_INST_0_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.600    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][7]_INST_0_i_51_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.839 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[30]_i_144/O[2]
                         net (fo=2, routed)           1.370    13.209    mlp/forLoop_idx_0_1223020928[2].adder3/forLoop_idx_0_387057133[2].sigmoid/y[27]
    SLICE_X43Y90         LUT6 (Prop_lut6_I1_O)        0.302    13.511 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][3]_INST_0_i_27/O
                         net (fo=1, routed)           0.811    14.322    mlp/forLoop_idx_0_1223020928[3].adder3/M_mlp_sigmoid2_[2][11]
    SLICE_X43Y91         LUT6 (Prop_lut6_I1_O)        0.124    14.446 r  mlp/forLoop_idx_0_1223020928[3].adder3/io_led[1][3]_INST_0_i_15/O
                         net (fo=1, routed)           0.939    15.385    mlp/forLoop_idx_0_1223020928[9].adder3/io_led[1][3]_INST_0_i_2_0
    SLICE_X44Y95         LUT6 (Prop_lut6_I5_O)        0.124    15.509 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[1][3]_INST_0_i_6/O
                         net (fo=1, routed)           0.813    16.322    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][3]_INST_0_i_1_2
    SLICE_X44Y97         LUT6 (Prop_lut6_I5_O)        0.124    16.446 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][3]_INST_0_i_2/O
                         net (fo=1, routed)           1.695    18.140    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][3]_INST_0_i_2_n_0
    SLICE_X48Y81         LUT4 (Prop_lut4_I0_O)        0.124    18.264 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][3]_INST_0_i_1/O
                         net (fo=1, routed)           2.334    20.598    io_led[1]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         3.559    24.157 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000    24.157    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.852ns  (logic 8.646ns (34.788%)  route 16.207ns (65.212%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.555    -0.898    mlp/forLoop_idx_0_1223020928[2].adder3/CLK
    SLICE_X54Y62         FDRE                                         r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.633     0.254    mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[25]_0[1]
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.910 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[0][6]_INST_0_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.910    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[0][6]_INST_0_i_24_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.024 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.024    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_35_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.263 f  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][2]_INST_0_i_59/O[2]
                         net (fo=38, routed)          3.949     5.212    mlp/forLoop_idx_0_1223020928[2].adder3/M_mlp_adder2_[2][12]
    SLICE_X32Y68         LUT1 (Prop_lut1_I0_O)        0.302     5.514 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_279/O
                         net (fo=1, routed)           0.000     5.514    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_279_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.064 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     6.064    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[0]_i_104_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.398 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[30]_i_302/O[1]
                         net (fo=1, routed)           0.805     7.203    mlp/forLoop_idx_0_1223020928[2].adder3/forLoop_idx_0_387057133[2].sigmoid/y2[17]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.303     7.506 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_271/O
                         net (fo=2, routed)           0.922     8.428    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_271_n_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I4_O)        0.152     8.580 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[30]_i_238/O
                         net (fo=33, routed)          1.318     9.898    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[30]_i_238_n_0
    SLICE_X34Y77         LUT4 (Prop_lut4_I2_O)        0.332    10.230 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[11]_i_95/O
                         net (fo=1, routed)           0.521    10.751    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[11]_i_95_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.258 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    11.258    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[11]_i_67_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][0]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.372    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][0]_INST_0_i_23_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.685 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][4]_INST_0_i_23/O[3]
                         net (fo=2, routed)           1.735    13.420    mlp/forLoop_idx_0_1223020928[2].adder3/forLoop_idx_0_387057133[2].sigmoid/y[20]
    SLICE_X44Y85         LUT6 (Prop_lut6_I1_O)        0.306    13.726 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][4]_INST_0_i_13/O
                         net (fo=1, routed)           0.821    14.547    mlp/forLoop_idx_0_1223020928[3].adder3/M_mlp_sigmoid2_[2][4]
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124    14.671 r  mlp/forLoop_idx_0_1223020928[3].adder3/io_led[2][4]_INST_0_i_5/O
                         net (fo=1, routed)           0.995    15.666    mlp/forLoop_idx_0_1223020928[9].adder3/io_led[0][4]_INST_0_i_2_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124    15.790 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[2][4]_INST_0_i_2/O
                         net (fo=2, routed)           0.887    16.677    mlp/forLoop_idx_0_1223020928[9].adder3/data1[4]
    SLICE_X36Y89         LUT6 (Prop_lut6_I0_O)        0.124    16.801 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           3.620    20.421    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         3.534    23.954 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000    23.954    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.830ns  (logic 8.707ns (35.068%)  route 16.123ns (64.932%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.555    -0.898    mlp/forLoop_idx_0_1223020928[2].adder3/CLK
    SLICE_X54Y62         FDRE                                         r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.633     0.254    mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[25]_0[1]
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.910 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[0][6]_INST_0_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.910    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[0][6]_INST_0_i_24_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.024 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.024    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_35_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.263 f  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][2]_INST_0_i_59/O[2]
                         net (fo=38, routed)          3.949     5.212    mlp/forLoop_idx_0_1223020928[2].adder3/M_mlp_adder2_[2][12]
    SLICE_X32Y68         LUT1 (Prop_lut1_I0_O)        0.302     5.514 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_279/O
                         net (fo=1, routed)           0.000     5.514    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_279_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.064 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     6.064    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[0]_i_104_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.398 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[30]_i_302/O[1]
                         net (fo=1, routed)           0.805     7.203    mlp/forLoop_idx_0_1223020928[2].adder3/forLoop_idx_0_387057133[2].sigmoid/y2[17]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.303     7.506 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_271/O
                         net (fo=2, routed)           0.922     8.428    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_271_n_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I4_O)        0.152     8.580 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[30]_i_238/O
                         net (fo=33, routed)          1.318     9.898    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[30]_i_238_n_0
    SLICE_X34Y77         LUT4 (Prop_lut4_I2_O)        0.332    10.230 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[11]_i_95/O
                         net (fo=1, routed)           0.521    10.751    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[11]_i_95_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.258 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    11.258    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[11]_i_67_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][0]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.372    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][0]_INST_0_i_23_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.611 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][4]_INST_0_i_23/O[2]
                         net (fo=2, routed)           1.545    13.156    mlp/forLoop_idx_0_1223020928[2].adder3/forLoop_idx_0_387057133[2].sigmoid/y[19]
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.302    13.458 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][3]_INST_0_i_13/O
                         net (fo=1, routed)           0.706    14.165    mlp/forLoop_idx_0_1223020928[3].adder3/M_mlp_sigmoid2_[2][3]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.124    14.289 r  mlp/forLoop_idx_0_1223020928[3].adder3/io_led[2][3]_INST_0_i_5/O
                         net (fo=1, routed)           1.062    15.350    mlp/forLoop_idx_0_1223020928[9].adder3/io_led[0][3]_INST_0_i_2_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    15.474 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[2][3]_INST_0_i_2/O
                         net (fo=2, routed)           1.168    16.642    mlp/forLoop_idx_0_1254426041[3].adder1/data1[3]
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.766 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][3]_INST_0_i_2/O
                         net (fo=1, routed)           0.963    17.729    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][3]_INST_0_i_2_n_0
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.124    17.853 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][3]_INST_0_i_1/O
                         net (fo=1, routed)           2.530    20.383    io_led[0]_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.549    23.933 r  io_led[0][3]_INST_0/O
                         net (fo=0)                   0.000    23.933    io_led[0][3]
    A4                                                                r  io_led[0][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.635ns  (logic 8.556ns (34.732%)  route 16.079ns (65.268%))
  Logic Levels:           17  (CARRY4=8 LUT1=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.555    -0.898    mlp/forLoop_idx_0_1223020928[2].adder3/CLK
    SLICE_X54Y62         FDRE                                         r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.633     0.254    mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[25]_0[1]
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.910 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[0][6]_INST_0_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.910    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[0][6]_INST_0_i_24_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.024 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.024    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_35_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.263 f  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][2]_INST_0_i_59/O[2]
                         net (fo=38, routed)          3.949     5.212    mlp/forLoop_idx_0_1223020928[2].adder3/M_mlp_adder2_[2][12]
    SLICE_X32Y68         LUT1 (Prop_lut1_I0_O)        0.302     5.514 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_279/O
                         net (fo=1, routed)           0.000     5.514    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_279_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.064 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     6.064    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[0]_i_104_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.398 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[30]_i_302/O[1]
                         net (fo=1, routed)           0.805     7.203    mlp/forLoop_idx_0_1223020928[2].adder3/forLoop_idx_0_387057133[2].sigmoid/y2[17]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.303     7.506 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_271/O
                         net (fo=2, routed)           0.922     8.428    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_271_n_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I4_O)        0.152     8.580 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[30]_i_238/O
                         net (fo=33, routed)          1.318     9.898    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[30]_i_238_n_0
    SLICE_X34Y77         LUT4 (Prop_lut4_I2_O)        0.332    10.230 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[11]_i_95/O
                         net (fo=1, routed)           0.521    10.751    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[11]_i_95_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.258 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    11.258    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[11]_i_67_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][0]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.372    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][0]_INST_0_i_23_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.611 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][4]_INST_0_i_23/O[2]
                         net (fo=2, routed)           1.545    13.156    mlp/forLoop_idx_0_1223020928[2].adder3/forLoop_idx_0_387057133[2].sigmoid/y[19]
    SLICE_X45Y88         LUT6 (Prop_lut6_I1_O)        0.302    13.458 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][3]_INST_0_i_13/O
                         net (fo=1, routed)           0.706    14.165    mlp/forLoop_idx_0_1223020928[3].adder3/M_mlp_sigmoid2_[2][3]
    SLICE_X44Y88         LUT6 (Prop_lut6_I1_O)        0.124    14.289 r  mlp/forLoop_idx_0_1223020928[3].adder3/io_led[2][3]_INST_0_i_5/O
                         net (fo=1, routed)           1.062    15.350    mlp/forLoop_idx_0_1223020928[9].adder3/io_led[0][3]_INST_0_i_2_0
    SLICE_X38Y89         LUT6 (Prop_lut6_I5_O)        0.124    15.474 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[2][3]_INST_0_i_2/O
                         net (fo=2, routed)           1.418    16.892    mlp/forLoop_idx_0_1223020928[9].adder3/data1[3]
    SLICE_X43Y78         LUT6 (Prop_lut6_I0_O)        0.124    17.016 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           3.199    20.215    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         3.522    23.737 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000    23.737    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.346ns  (logic 8.897ns (36.547%)  route 15.448ns (63.453%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.555    -0.898    mlp/forLoop_idx_0_1223020928[2].adder3/CLK
    SLICE_X54Y62         FDRE                                         r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.633     0.254    mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[25]_0[1]
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.910 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[0][6]_INST_0_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.910    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[0][6]_INST_0_i_24_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.024 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.024    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_35_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.263 f  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][2]_INST_0_i_59/O[2]
                         net (fo=38, routed)          3.949     5.212    mlp/forLoop_idx_0_1223020928[2].adder3/M_mlp_adder2_[2][12]
    SLICE_X32Y68         LUT1 (Prop_lut1_I0_O)        0.302     5.514 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_279/O
                         net (fo=1, routed)           0.000     5.514    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_279_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.064 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     6.064    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[0]_i_104_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.398 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[30]_i_302/O[1]
                         net (fo=1, routed)           0.805     7.203    mlp/forLoop_idx_0_1223020928[2].adder3/forLoop_idx_0_387057133[2].sigmoid/y2[17]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.303     7.506 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_271/O
                         net (fo=2, routed)           0.922     8.428    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_271_n_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I4_O)        0.152     8.580 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[30]_i_238/O
                         net (fo=33, routed)          1.318     9.898    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[30]_i_238_n_0
    SLICE_X34Y77         LUT4 (Prop_lut4_I2_O)        0.332    10.230 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[11]_i_95/O
                         net (fo=1, routed)           0.521    10.751    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[11]_i_95_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.258 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    11.258    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[11]_i_67_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][0]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.372    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][0]_INST_0_i_23_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][4]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.486    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][4]_INST_0_i_23_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.799 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][7]_INST_0_i_51/O[3]
                         net (fo=2, routed)           1.337    13.136    mlp/forLoop_idx_0_1223020928[2].adder3/forLoop_idx_0_387057133[2].sigmoid/y[24]
    SLICE_X46Y89         LUT6 (Prop_lut6_I1_O)        0.306    13.442 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][0]_INST_0_i_27/O
                         net (fo=1, routed)           0.796    14.238    mlp/forLoop_idx_0_1223020928[3].adder3/M_mlp_sigmoid2_[2][8]
    SLICE_X46Y90         LUT6 (Prop_lut6_I1_O)        0.124    14.362 r  mlp/forLoop_idx_0_1223020928[3].adder3/io_led[1][0]_INST_0_i_15/O
                         net (fo=1, routed)           0.784    15.146    mlp/forLoop_idx_0_1223020928[9].adder3/io_led[1][0]_INST_0_i_2_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.270 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[1][0]_INST_0_i_6/O
                         net (fo=1, routed)           0.632    15.902    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][0]_INST_0_i_1_2
    SLICE_X47Y93         LUT6 (Prop_lut6_I5_O)        0.124    16.026 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][0]_INST_0_i_2/O
                         net (fo=1, routed)           0.984    17.010    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][0]_INST_0_i_2_n_0
    SLICE_X47Y79         LUT4 (Prop_lut4_I0_O)        0.124    17.134 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.766    19.900    io_led[1]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         3.547    23.448 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000    23.448    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.181ns  (logic 9.032ns (37.351%)  route 15.149ns (62.649%))
  Logic Levels:           20  (CARRY4=10 LUT1=1 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.555    -0.898    mlp/forLoop_idx_0_1223020928[2].adder3/CLK
    SLICE_X54Y62         FDRE                                         r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.633     0.254    mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[25]_0[1]
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.910 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[0][6]_INST_0_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.910    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[0][6]_INST_0_i_24_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.024 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.024    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_35_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.263 f  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][2]_INST_0_i_59/O[2]
                         net (fo=38, routed)          3.949     5.212    mlp/forLoop_idx_0_1223020928[2].adder3/M_mlp_adder2_[2][12]
    SLICE_X32Y68         LUT1 (Prop_lut1_I0_O)        0.302     5.514 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_279/O
                         net (fo=1, routed)           0.000     5.514    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_279_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.064 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     6.064    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[0]_i_104_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.398 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[30]_i_302/O[1]
                         net (fo=1, routed)           0.805     7.203    mlp/forLoop_idx_0_1223020928[2].adder3/forLoop_idx_0_387057133[2].sigmoid/y2[17]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.303     7.506 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_271/O
                         net (fo=2, routed)           0.922     8.428    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_271_n_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I4_O)        0.152     8.580 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[30]_i_238/O
                         net (fo=33, routed)          1.318     9.898    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[30]_i_238_n_0
    SLICE_X34Y77         LUT4 (Prop_lut4_I2_O)        0.332    10.230 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[11]_i_95/O
                         net (fo=1, routed)           0.521    10.751    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[11]_i_95_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.258 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    11.258    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[11]_i_67_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][0]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.372    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][0]_INST_0_i_23_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][4]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.486    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][4]_INST_0_i_23_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.600 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][7]_INST_0_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.600    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][7]_INST_0_i_51_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.934 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[30]_i_144/O[1]
                         net (fo=2, routed)           1.213    13.147    mlp/forLoop_idx_0_1223020928[2].adder3/forLoop_idx_0_387057133[2].sigmoid/y[26]
    SLICE_X45Y87         LUT6 (Prop_lut6_I1_O)        0.303    13.450 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_27/O
                         net (fo=1, routed)           1.321    14.771    mlp/forLoop_idx_0_1223020928[3].adder3/M_mlp_sigmoid2_[2][10]
    SLICE_X44Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.895 r  mlp/forLoop_idx_0_1223020928[3].adder3/io_led[1][2]_INST_0_i_15/O
                         net (fo=1, routed)           0.810    15.705    mlp/forLoop_idx_0_1223020928[9].adder3/io_led[1][2]_INST_0_i_2_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.829 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[1][2]_INST_0_i_6/O
                         net (fo=1, routed)           1.033    16.862    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][2]_INST_0_i_1_2
    SLICE_X52Y91         LUT6 (Prop_lut6_I5_O)        0.124    16.986 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.171    17.157    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][2]_INST_0_i_2_n_0
    SLICE_X52Y91         LUT4 (Prop_lut4_I0_O)        0.124    17.281 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.452    19.733    io_led[1]_OBUF[2]
    B2                   OBUF (Prop_obuf_I_O)         3.550    23.283 r  io_led[1][2]_INST_0/O
                         net (fo=0)                   0.000    23.283    io_led[1][2]
    B2                                                                r  io_led[1][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.155ns  (logic 8.814ns (36.487%)  route 15.342ns (63.513%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.555    -0.898    mlp/forLoop_idx_0_1223020928[2].adder3/CLK
    SLICE_X54Y62         FDRE                                         r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.633     0.254    mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[25]_0[1]
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.910 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[0][6]_INST_0_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.910    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[0][6]_INST_0_i_24_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.024 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.024    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_35_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.263 f  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][2]_INST_0_i_59/O[2]
                         net (fo=38, routed)          3.949     5.212    mlp/forLoop_idx_0_1223020928[2].adder3/M_mlp_adder2_[2][12]
    SLICE_X32Y68         LUT1 (Prop_lut1_I0_O)        0.302     5.514 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_279/O
                         net (fo=1, routed)           0.000     5.514    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_279_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.064 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     6.064    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[0]_i_104_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.398 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[30]_i_302/O[1]
                         net (fo=1, routed)           0.805     7.203    mlp/forLoop_idx_0_1223020928[2].adder3/forLoop_idx_0_387057133[2].sigmoid/y2[17]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.303     7.506 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_271/O
                         net (fo=2, routed)           0.922     8.428    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_271_n_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I4_O)        0.152     8.580 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[30]_i_238/O
                         net (fo=33, routed)          1.318     9.898    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[30]_i_238_n_0
    SLICE_X34Y77         LUT4 (Prop_lut4_I2_O)        0.332    10.230 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[11]_i_95/O
                         net (fo=1, routed)           0.521    10.751    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[11]_i_95_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.258 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    11.258    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[11]_i_67_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][0]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.372    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][0]_INST_0_i_23_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][4]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.486    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][4]_INST_0_i_23_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.725 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][7]_INST_0_i_51/O[2]
                         net (fo=2, routed)           0.952    12.677    mlp/forLoop_idx_0_1223020928[2].adder3/forLoop_idx_0_387057133[2].sigmoid/y[23]
    SLICE_X47Y83         LUT6 (Prop_lut6_I1_O)        0.302    12.979 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][7]_INST_0_i_20/O
                         net (fo=1, routed)           0.868    13.847    mlp/forLoop_idx_0_1223020928[3].adder3/M_mlp_sigmoid2_[2][7]
    SLICE_X46Y90         LUT6 (Prop_lut6_I1_O)        0.124    13.971 r  mlp/forLoop_idx_0_1223020928[3].adder3/io_led[2][7]_INST_0_i_7/O
                         net (fo=1, routed)           0.626    14.597    mlp/forLoop_idx_0_1223020928[9].adder3/io_led[0][7]_INST_0_i_2_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I5_O)        0.124    14.721 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[2][7]_INST_0_i_2/O
                         net (fo=2, routed)           0.947    15.668    mlp/forLoop_idx_0_1254426041[3].adder1/data1[7]
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.124    15.792 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][7]_INST_0_i_2/O
                         net (fo=1, routed)           1.050    16.842    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][7]_INST_0_i_2_n_0
    SLICE_X43Y77         LUT4 (Prop_lut4_I0_O)        0.124    16.966 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.750    19.716    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         3.542    23.257 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000    23.257    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.082ns  (logic 8.805ns (36.561%)  route 15.278ns (63.439%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.555    -0.898    mlp/forLoop_idx_0_1223020928[2].adder3/CLK
    SLICE_X54Y62         FDRE                                         r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.633     0.254    mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[25]_0[1]
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.910 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[0][6]_INST_0_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.910    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[0][6]_INST_0_i_24_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.024 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.024    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_35_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.263 f  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][2]_INST_0_i_59/O[2]
                         net (fo=38, routed)          3.949     5.212    mlp/forLoop_idx_0_1223020928[2].adder3/M_mlp_adder2_[2][12]
    SLICE_X32Y68         LUT1 (Prop_lut1_I0_O)        0.302     5.514 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_279/O
                         net (fo=1, routed)           0.000     5.514    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_279_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.064 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     6.064    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[0]_i_104_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.398 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[30]_i_302/O[1]
                         net (fo=1, routed)           0.805     7.203    mlp/forLoop_idx_0_1223020928[2].adder3/forLoop_idx_0_387057133[2].sigmoid/y2[17]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.303     7.506 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_271/O
                         net (fo=2, routed)           0.922     8.428    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_271_n_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I4_O)        0.152     8.580 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[30]_i_238/O
                         net (fo=33, routed)          1.318     9.898    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[30]_i_238_n_0
    SLICE_X34Y77         LUT4 (Prop_lut4_I2_O)        0.332    10.230 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[11]_i_95/O
                         net (fo=1, routed)           0.521    10.751    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[11]_i_95_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.258 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    11.258    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[11]_i_67_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][0]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.372    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][0]_INST_0_i_23_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.706 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][4]_INST_0_i_23/O[1]
                         net (fo=2, routed)           1.257    12.963    mlp/forLoop_idx_0_1223020928[2].adder3/forLoop_idx_0_387057133[2].sigmoid/y[18]
    SLICE_X48Y82         LUT6 (Prop_lut6_I1_O)        0.303    13.266 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][2]_INST_0_i_15/O
                         net (fo=1, routed)           1.040    14.307    mlp/forLoop_idx_0_1223020928[3].adder3/M_mlp_sigmoid2_[2][2]
    SLICE_X46Y89         LUT6 (Prop_lut6_I1_O)        0.124    14.431 r  mlp/forLoop_idx_0_1223020928[3].adder3/io_led[2][2]_INST_0_i_5/O
                         net (fo=1, routed)           0.564    14.995    mlp/forLoop_idx_0_1223020928[9].adder3/io_led[0][2]_INST_0_i_2_0
    SLICE_X45Y89         LUT6 (Prop_lut6_I5_O)        0.124    15.119 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[2][2]_INST_0_i_2/O
                         net (fo=2, routed)           1.246    16.364    mlp/forLoop_idx_0_1254426041[3].adder1/data1[2]
    SLICE_X41Y93         LUT6 (Prop_lut6_I5_O)        0.124    16.488 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][2]_INST_0_i_2/O
                         net (fo=1, routed)           0.475    16.963    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][2]_INST_0_i_2_n_0
    SLICE_X41Y93         LUT4 (Prop_lut4_I0_O)        0.124    17.087 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.547    19.634    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    23.185 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    23.185    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.971ns  (logic 9.263ns (38.644%)  route 14.707ns (61.356%))
  Logic Levels:           21  (CARRY4=11 LUT1=1 LUT4=3 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.555    -0.898    mlp/forLoop_idx_0_1223020928[2].adder3/CLK
    SLICE_X54Y62         FDRE                                         r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.633     0.254    mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[25]_0[1]
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.910 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[0][6]_INST_0_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.910    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[0][6]_INST_0_i_24_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.024 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.024    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_35_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.263 f  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][2]_INST_0_i_59/O[2]
                         net (fo=38, routed)          3.949     5.212    mlp/forLoop_idx_0_1223020928[2].adder3/M_mlp_adder2_[2][12]
    SLICE_X32Y68         LUT1 (Prop_lut1_I0_O)        0.302     5.514 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_279/O
                         net (fo=1, routed)           0.000     5.514    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_279_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.064 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     6.064    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[0]_i_104_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.398 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[30]_i_302/O[1]
                         net (fo=1, routed)           0.805     7.203    mlp/forLoop_idx_0_1223020928[2].adder3/forLoop_idx_0_387057133[2].sigmoid/y2[17]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.303     7.506 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_271/O
                         net (fo=2, routed)           0.922     8.428    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_271_n_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I4_O)        0.152     8.580 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[30]_i_238/O
                         net (fo=33, routed)          1.318     9.898    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[30]_i_238_n_0
    SLICE_X34Y77         LUT4 (Prop_lut4_I2_O)        0.332    10.230 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[11]_i_95/O
                         net (fo=1, routed)           0.521    10.751    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[11]_i_95_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.258 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    11.258    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[11]_i_67_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][0]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.372    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][0]_INST_0_i_23_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.486 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][4]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.486    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][4]_INST_0_i_23_n_0
    SLICE_X35Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.600 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][7]_INST_0_i_51/CO[3]
                         net (fo=1, routed)           0.000    11.600    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][7]_INST_0_i_51_n_0
    SLICE_X35Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.714 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[30]_i_144/CO[3]
                         net (fo=1, routed)           0.000    11.714    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[30]_i_144_n_0
    SLICE_X35Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.936 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[30]_i_58/O[0]
                         net (fo=2, routed)           1.392    13.328    mlp/forLoop_idx_0_1223020928[2].adder3/forLoop_idx_0_387057133[2].sigmoid/y[29]
    SLICE_X41Y92         LUT5 (Prop_lut5_I1_O)        0.327    13.655 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][5]_INST_0_i_27/O
                         net (fo=1, routed)           0.436    14.092    mlp/forLoop_idx_0_1223020928[3].adder3/M_mlp_sigmoid2_[2][13]
    SLICE_X41Y92         LUT6 (Prop_lut6_I1_O)        0.326    14.418 r  mlp/forLoop_idx_0_1223020928[3].adder3/io_led[1][5]_INST_0_i_15/O
                         net (fo=1, routed)           0.655    15.073    mlp/forLoop_idx_0_1223020928[9].adder3/io_led[1][5]_INST_0_i_2_0
    SLICE_X42Y93         LUT6 (Prop_lut6_I5_O)        0.124    15.197 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[1][5]_INST_0_i_6/O
                         net (fo=1, routed)           0.955    16.151    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][5]_INST_0_i_1_2
    SLICE_X42Y96         LUT6 (Prop_lut6_I5_O)        0.124    16.275 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][5]_INST_0_i_2/O
                         net (fo=1, routed)           0.728    17.003    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][5]_INST_0_i_2_n_0
    SLICE_X52Y92         LUT4 (Prop_lut4_I0_O)        0.124    17.127 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][5]_INST_0_i_1/O
                         net (fo=1, routed)           2.393    19.520    io_led[1]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         3.553    23.073 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000    23.073    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.958ns  (logic 8.786ns (36.674%)  route 15.172ns (63.326%))
  Logic Levels:           18  (CARRY4=8 LUT1=1 LUT4=3 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.750    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.215 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.549    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.453 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.555    -0.898    mlp/forLoop_idx_0_1223020928[2].adder3/CLK
    SLICE_X54Y62         FDRE                                         r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.518    -0.380 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[3]/Q
                         net (fo=4, routed)           0.633     0.254    mlp/forLoop_idx_0_1223020928[2].adder3/D_total_q_reg[25]_0[1]
    SLICE_X55Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     0.910 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[0][6]_INST_0_i_24/CO[3]
                         net (fo=1, routed)           0.000     0.910    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[0][6]_INST_0_i_24_n_0
    SLICE_X55Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.024 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000     1.024    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[1][2]_INST_0_i_35_n_0
    SLICE_X55Y65         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.263 f  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][2]_INST_0_i_59/O[2]
                         net (fo=38, routed)          3.949     5.212    mlp/forLoop_idx_0_1223020928[2].adder3/M_mlp_adder2_[2][12]
    SLICE_X32Y68         LUT1 (Prop_lut1_I0_O)        0.302     5.514 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_279/O
                         net (fo=1, routed)           0.000     5.514    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_279_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.064 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[0]_i_104/CO[3]
                         net (fo=1, routed)           0.000     6.064    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[0]_i_104_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.398 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[30]_i_302/O[1]
                         net (fo=1, routed)           0.805     7.203    mlp/forLoop_idx_0_1223020928[2].adder3/forLoop_idx_0_387057133[2].sigmoid/y2[17]
    SLICE_X33Y70         LUT4 (Prop_lut4_I0_O)        0.303     7.506 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_271/O
                         net (fo=2, routed)           0.922     8.428    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[0]_i_271_n_0
    SLICE_X31Y72         LUT5 (Prop_lut5_I4_O)        0.152     8.580 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[30]_i_238/O
                         net (fo=33, routed)          1.318     9.898    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[30]_i_238_n_0
    SLICE_X34Y77         LUT4 (Prop_lut4_I2_O)        0.332    10.230 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[11]_i_95/O
                         net (fo=1, routed)           0.521    10.751    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q[11]_i_95_n_0
    SLICE_X35Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    11.258 r  mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[11]_i_67/CO[3]
                         net (fo=1, routed)           0.000    11.258    mlp/forLoop_idx_0_1223020928[2].adder3/D_largest_q_reg[11]_i_67_n_0
    SLICE_X35Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.372 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][0]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    11.372    mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][0]_INST_0_i_23_n_0
    SLICE_X35Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.685 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][4]_INST_0_i_23/O[3]
                         net (fo=2, routed)           1.735    13.420    mlp/forLoop_idx_0_1223020928[2].adder3/forLoop_idx_0_387057133[2].sigmoid/y[20]
    SLICE_X44Y85         LUT6 (Prop_lut6_I1_O)        0.306    13.726 r  mlp/forLoop_idx_0_1223020928[2].adder3/io_led[2][4]_INST_0_i_13/O
                         net (fo=1, routed)           0.821    14.547    mlp/forLoop_idx_0_1223020928[3].adder3/M_mlp_sigmoid2_[2][4]
    SLICE_X42Y86         LUT6 (Prop_lut6_I1_O)        0.124    14.671 r  mlp/forLoop_idx_0_1223020928[3].adder3/io_led[2][4]_INST_0_i_5/O
                         net (fo=1, routed)           0.995    15.666    mlp/forLoop_idx_0_1223020928[9].adder3/io_led[0][4]_INST_0_i_2_0
    SLICE_X37Y89         LUT6 (Prop_lut6_I5_O)        0.124    15.790 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[2][4]_INST_0_i_2/O
                         net (fo=2, routed)           0.639    16.429    mlp/forLoop_idx_0_1254426041[3].adder1/data1[4]
    SLICE_X37Y90         LUT6 (Prop_lut6_I5_O)        0.124    16.553 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][4]_INST_0_i_2/O
                         net (fo=1, routed)           0.154    16.707    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][4]_INST_0_i_2_n_0
    SLICE_X37Y90         LUT4 (Prop_lut4_I0_O)        0.124    16.831 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][4]_INST_0_i_1/O
                         net (fo=1, routed)           2.679    19.510    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.550    23.060 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000    23.060    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/D_tx_reg_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.388ns (69.503%)  route 0.609ns (30.497%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.587    -0.537    tx/clk_out10
    SLICE_X4Y17          FDRE                                         r  tx/D_tx_reg_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.396 r  tx/D_tx_reg_q_reg/Q
                         net (fo=1, routed)           0.609     0.213    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.460 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.460    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/pooling/D_temp_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.942ns  (logic 1.425ns (48.448%)  route 1.517ns (51.552%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.562    -0.562    mlp/pooling/CLK
    SLICE_X54Y88         FDRE                                         r  mlp/pooling/D_temp_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  mlp/pooling/D_temp_q_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.261    mlp/pooling/M_mlp_out[3]
    SLICE_X54Y88         LUT5 (Prop_lut5_I0_O)        0.045    -0.216 r  mlp/pooling/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.380     1.164    led_OBUF[3]
    L13                  OBUF (Prop_obuf_I_O)         1.216     2.380 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.380    led[3]
    L13                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/pooling/D_temp_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.016ns  (logic 1.423ns (47.184%)  route 1.593ns (52.816%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.562    -0.562    mlp/pooling/CLK
    SLICE_X54Y88         FDRE                                         r  mlp/pooling/D_temp_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  mlp/pooling/D_temp_q_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.235    mlp/pooling/M_mlp_out[0]
    SLICE_X54Y88         LUT5 (Prop_lut5_I0_O)        0.045    -0.190 r  mlp/pooling/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.430     1.240    led_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         1.214     2.454 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.454    led[0]
    K13                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_1223020928[9].adder3/D_total_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.176ns  (logic 1.550ns (48.817%)  route 1.626ns (51.183%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.551    -0.573    mlp/forLoop_idx_0_1223020928[9].adder3/CLK
    SLICE_X12Y74         FDRE                                         r  mlp/forLoop_idx_0_1223020928[9].adder3/D_total_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.409 f  mlp/forLoop_idx_0_1223020928[9].adder3/D_total_q_reg[2]/Q
                         net (fo=9, routed)           0.376    -0.033    mlp/forLoop_idx_0_1223020928[9].adder3/D_total_q_reg[2]
    SLICE_X29Y75         LUT6 (Prop_lut6_I0_O)        0.045     0.012 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[0][2]_INST_0_i_8/O
                         net (fo=1, routed)           0.049     0.061    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][2]_INST_0_i_1_1
    SLICE_X29Y75         LUT6 (Prop_lut6_I4_O)        0.045     0.106 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][2]_INST_0_i_3/O
                         net (fo=1, routed)           0.436     0.542    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][2]_INST_0_i_3_n_0
    SLICE_X41Y93         LUT4 (Prop_lut4_I2_O)        0.045     0.587 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.765     1.352    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         1.251     2.603 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000     2.603    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_1223020928[8].adder3/D_total_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.169ns  (logic 1.730ns (54.586%)  route 1.439ns (45.414%))
  Logic Levels:           6  (CARRY4=1 LUT1=1 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.560    -0.564    mlp/forLoop_idx_0_1223020928[8].adder3/CLK
    SLICE_X13Y84         FDRE                                         r  mlp/forLoop_idx_0_1223020928[8].adder3/D_total_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.423 f  mlp/forLoop_idx_0_1223020928[8].adder3/D_total_q_reg[5]/Q
                         net (fo=4, routed)           0.076    -0.347    mlp/forLoop_idx_0_1223020928[8].adder3/D_total_q_reg[5]
    SLICE_X12Y84         LUT1 (Prop_lut1_I0_O)        0.045    -0.302 r  mlp/forLoop_idx_0_1223020928[8].adder3/D_largest_q[4]_i_25/O
                         net (fo=1, routed)           0.000    -0.302    mlp/forLoop_idx_0_1223020928[8].adder3/D_largest_q[4]_i_25_n_0
    SLICE_X12Y84         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.201 r  mlp/forLoop_idx_0_1223020928[8].adder3/D_largest_q_reg[4]_i_9/O[3]
                         net (fo=7, routed)           0.285     0.084    mlp/forLoop_idx_0_1223020928[9].adder3/M_mlp_adder2_[8][5]
    SLICE_X34Y78         LUT6 (Prop_lut6_I1_O)        0.111     0.195 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[0][6]_INST_0_i_8/O
                         net (fo=1, routed)           0.243     0.438    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][6]_INST_0_i_1_1
    SLICE_X39Y78         LUT6 (Prop_lut6_I4_O)        0.045     0.483 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][6]_INST_0_i_3/O
                         net (fo=1, routed)           0.137     0.620    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][6]_INST_0_i_3_n_0
    SLICE_X39Y78         LUT4 (Prop_lut4_I2_O)        0.045     0.665 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.698     1.363    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.242     2.605 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     2.605    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/pooling/D_temp_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.210ns  (logic 1.416ns (44.096%)  route 1.795ns (55.904%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.562    -0.562    mlp/pooling/CLK
    SLICE_X54Y88         FDRE                                         r  mlp/pooling/D_temp_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  mlp/pooling/D_temp_q_reg[1]/Q
                         net (fo=1, routed)           0.221    -0.177    mlp/pooling/M_mlp_out[1]
    SLICE_X54Y88         LUT5 (Prop_lut5_I0_O)        0.045    -0.132 r  mlp/pooling/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.574     1.442    led_OBUF[1]
    K12                  OBUF (Prop_obuf_I_O)         1.207     2.649 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.649    led[1]
    K12                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_1223020928[9].adder3/D_total_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.344ns  (logic 1.545ns (46.219%)  route 1.798ns (53.781%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.551    -0.573    mlp/forLoop_idx_0_1223020928[9].adder3/CLK
    SLICE_X12Y74         FDRE                                         r  mlp/forLoop_idx_0_1223020928[9].adder3/D_total_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  mlp/forLoop_idx_0_1223020928[9].adder3/D_total_q_reg[0]/Q
                         net (fo=6, routed)           0.426     0.017    mlp/forLoop_idx_0_1223020928[9].adder3/M_mlp_adder2_[9][0]
    SLICE_X29Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.062 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[0][0]_INST_0_i_8/O
                         net (fo=1, routed)           0.112     0.174    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][0]_INST_0_i_1_3
    SLICE_X29Y80         LUT6 (Prop_lut6_I4_O)        0.045     0.219 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][0]_INST_0_i_3/O
                         net (fo=1, routed)           0.453     0.672    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][0]_INST_0_i_3_n_0
    SLICE_X36Y90         LUT4 (Prop_lut4_I2_O)        0.045     0.717 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[0][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.808     1.525    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     2.771 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000     2.771    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/pooling/D_temp_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.348ns  (logic 1.448ns (43.238%)  route 1.900ns (56.762%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.562    -0.562    mlp/pooling/CLK
    SLICE_X54Y88         FDRE                                         r  mlp/pooling/D_temp_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y88         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  mlp/pooling/D_temp_q_reg[2]/Q
                         net (fo=1, routed)           0.221    -0.177    mlp/pooling/M_mlp_out[2]
    SLICE_X54Y88         LUT5 (Prop_lut5_I0_O)        0.045    -0.132 r  mlp/pooling/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.679     1.548    led_OBUF[2]
    L14                  OBUF (Prop_obuf_I_O)         1.239     2.786 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.786    led[2]
    L14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_1223020928[8].adder3/D_total_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.394ns  (logic 1.665ns (49.073%)  route 1.728ns (50.927%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.561    -0.563    mlp/forLoop_idx_0_1223020928[8].adder3/CLK
    SLICE_X13Y87         FDRE                                         r  mlp/forLoop_idx_0_1223020928[8].adder3/D_total_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y87         FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  mlp/forLoop_idx_0_1223020928[8].adder3/D_total_q_reg[17]/Q
                         net (fo=4, routed)           0.076    -0.346    mlp/forLoop_idx_0_1223020928[8].adder3/D_total_q_reg[17]
    SLICE_X12Y87         LUT1 (Prop_lut1_I0_O)        0.045    -0.301 r  mlp/forLoop_idx_0_1223020928[8].adder3/io_led[2][2]_INST_0_i_23/O
                         net (fo=1, routed)           0.000    -0.301    mlp/forLoop_idx_0_1223020928[8].adder3/io_led[2][2]_INST_0_i_23_n_0
    SLICE_X12Y87         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101    -0.200 r  mlp/forLoop_idx_0_1223020928[8].adder3/io_led[2][2]_INST_0_i_7/O[3]
                         net (fo=7, routed)           0.320     0.120    mlp/forLoop_idx_0_1223020928[9].adder3/M_mlp_adder2_[8][17]
    SLICE_X35Y87         LUT6 (Prop_lut6_I1_O)        0.111     0.231 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[2][2]_INST_0_i_3/O
                         net (fo=1, routed)           0.193     0.424    mlp/forLoop_idx_0_1223020928[9].adder3/M_mlp_adder2_[18]
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.045     0.469 r  mlp/forLoop_idx_0_1223020928[9].adder3/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           1.140     1.609    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.831 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     2.831    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mlp/forLoop_idx_0_1254426041[12].adder1/D_total_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.549ns  (logic 1.864ns (52.516%)  route 1.685ns (47.484%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.724    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.638 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.149    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.123 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.585    -0.539    mlp/forLoop_idx_0_1254426041[12].adder1/CLK
    SLICE_X60Y68         FDRE                                         r  mlp/forLoop_idx_0_1254426041[12].adder1/D_total_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.164    -0.375 r  mlp/forLoop_idx_0_1254426041[12].adder1/D_total_q_reg[11]/Q
                         net (fo=3, routed)           0.120    -0.255    mlp/forLoop_idx_0_1254426041[12].adder1/D_total_q_reg[11]
    SLICE_X59Y68         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127    -0.128 r  mlp/forLoop_idx_0_1254426041[12].adder1/out[12]0_i_17/O[3]
                         net (fo=32, routed)          0.286     0.158    mlp/forLoop_idx_0_1254426041[15].adder1/io_led[1][7]_INST_0_i_8_1[11]
    SLICE_X53Y68         LUT6 (Prop_lut6_I5_O)        0.110     0.268 r  mlp/forLoop_idx_0_1254426041[15].adder1/io_led[1][4]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     0.268    mlp/forLoop_idx_0_1254426041[11].adder1/io_led[1][4]_INST_0_i_3
    SLICE_X53Y68         MUXF7 (Prop_muxf7_I1_O)      0.065     0.333 r  mlp/forLoop_idx_0_1254426041[11].adder1/io_led[1][4]_INST_0_i_8/O
                         net (fo=1, routed)           0.402     0.735    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][4]_INST_0_i_1_0
    SLICE_X52Y82         LUT6 (Prop_lut6_I2_O)        0.108     0.843 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][4]_INST_0_i_3/O
                         net (fo=1, routed)           0.250     1.093    mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][4]_INST_0_i_3_n_0
    SLICE_X52Y82         LUT4 (Prop_lut4_I2_O)        0.045     1.138 r  mlp/forLoop_idx_0_1254426041[3].adder1/io_led[1][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.627     1.766    io_led[1]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.245     3.010 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     3.010    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_1_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slow_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slow_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1_1 fall edge)
                                                     10.000    10.000 f  
    N14                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472    10.472 f  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.952    slow_clock/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145     7.807 f  slow_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534     8.341    slow_clock/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     8.370 f  slow_clock/inst/clkf_buf/O
                         net (fo=1, routed)           0.816     9.185    slow_clock/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  slow_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slow_clock/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_1_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slow_clock/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slow_clock/inst/clk_in1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.614 r  slow_clock/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.027    slow_clock/inst/clkfbout_clk_wiz_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slow_clock/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.481    slow_clock/inst/clkfbout_buf_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  slow_clock/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out10_clk_wiz_1_1

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.775ns  (logic 1.634ns (43.282%)  route 2.141ns (56.718%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.600     3.110    reset_cond/rst_n_IBUF
    SLICE_X2Y14          LUT1 (Prop_lut1_I0_O)        0.124     3.234 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.541     3.775    reset_cond/M_reset_cond_in
    SLICE_X2Y14          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.514    -1.422    reset_cond/CLK
    SLICE_X2Y14          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.775ns  (logic 1.634ns (43.282%)  route 2.141ns (56.718%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.600     3.110    reset_cond/rst_n_IBUF
    SLICE_X2Y14          LUT1 (Prop_lut1_I0_O)        0.124     3.234 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.541     3.775    reset_cond/M_reset_cond_in
    SLICE_X2Y14          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.514    -1.422    reset_cond/CLK
    SLICE_X2Y14          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.775ns  (logic 1.634ns (43.282%)  route 2.141ns (56.718%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.600     3.110    reset_cond/rst_n_IBUF
    SLICE_X2Y14          LUT1 (Prop_lut1_I0_O)        0.124     3.234 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.541     3.775    reset_cond/M_reset_cond_in
    SLICE_X2Y14          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.514    -1.422    reset_cond/CLK
    SLICE_X2Y14          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.726ns  (logic 1.634ns (43.853%)  route 2.092ns (56.147%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.600     3.110    reset_cond/rst_n_IBUF
    SLICE_X2Y14          LUT1 (Prop_lut1_I0_O)        0.124     3.234 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.492     3.726    reset_cond/M_reset_cond_in
    SLICE_X6Y14          FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.512    -1.424    reset_cond/CLK
    SLICE_X6Y14          FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.084ns  (logic 1.495ns (48.486%)  route 1.589ns (51.514%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.589     3.084    rx/rx
    SLICE_X4Y15          FDRE                                         r  rx/D_rxd_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.607    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.614 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.027    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.936 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         1.511    -1.425    rx/clk_out10
    SLICE_X4Y15          FDRE                                         r  rx/D_rxd_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            rx/D_rxd_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.263ns (28.914%)  route 0.647ns (71.086%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.773ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.647     0.910    rx/rx
    SLICE_X4Y15          FDRE                                         r  rx/D_rxd_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.858    -0.773    rx/clk_out10
    SLICE_X4Y15          FDRE                                         r  rx/D_rxd_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.122ns  (logic 0.322ns (28.727%)  route 0.800ns (71.273%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.898    reset_cond/rst_n_IBUF
    SLICE_X2Y14          LUT1 (Prop_lut1_I0_O)        0.045     0.943 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.179     1.122    reset_cond/M_reset_cond_in
    SLICE_X6Y14          FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.859    -0.772    reset_cond/CLK
    SLICE_X6Y14          FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.322ns (28.545%)  route 0.807ns (71.455%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.898    reset_cond/rst_n_IBUF
    SLICE_X2Y14          LUT1 (Prop_lut1_I0_O)        0.045     0.943 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.186     1.129    reset_cond/M_reset_cond_in
    SLICE_X2Y14          FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.861    -0.770    reset_cond/CLK
    SLICE_X2Y14          FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.322ns (28.545%)  route 0.807ns (71.455%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.898    reset_cond/rst_n_IBUF
    SLICE_X2Y14          LUT1 (Prop_lut1_I0_O)        0.045     0.943 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.186     1.129    reset_cond/M_reset_cond_in
    SLICE_X2Y14          FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.861    -0.770    reset_cond/CLK
    SLICE_X2Y14          FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out10_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.322ns (28.545%)  route 0.807ns (71.455%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         0.277     0.277 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.898    reset_cond/rst_n_IBUF
    SLICE_X2Y14          LUT1 (Prop_lut1_I0_O)        0.045     0.943 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.186     1.129    reset_cond/M_reset_cond_in
    SLICE_X2Y14          FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out10_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slow_clock/inst/clk_in1
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  slow_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.952    slow_clock/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.193 r  slow_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.659    slow_clock/inst/clk_out10_clk_wiz_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.630 r  slow_clock/inst/clkout1_buf/O
                         net (fo=877, routed)         0.861    -0.770    reset_cond/CLK
    SLICE_X2Y14          FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





