

================================================================
== Vitis HLS Report for 'ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_3'
================================================================
* Date:           Thu May 29 09:36:08 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.670 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_1_VITIS_LOOP_105_2  |        ?|        ?|         4|          1|          1|     ?|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%read_block = alloca i32 1" [../slidingwindow.h:101]   --->   Operation 7 'alloca' 'read_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_09 = alloca i32 1" [../slidingwindow.h:105]   --->   Operation 8 'alloca' 'i_09' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k_y = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 10 'alloca' 'k_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k_x = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 11 'alloca' 'k_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%current_block_write_11 = alloca i32 1" [../slidingwindow.h:98]   --->   Operation 12 'alloca' 'current_block_write_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%inp = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 13 'alloca' 'inp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%count_simd = alloca i32 1" [../slidingwindow.h:102]   --->   Operation 14 'alloca' 'count_simd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%current_line = alloca i32 1" [../slidingwindow.h:100]   --->   Operation 15 'alloca' 'current_line' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%counter_internal_block = alloca i32 1" [../slidingwindow.h:97]   --->   Operation 16 'alloca' 'counter_internal_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wa_in_i2910, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convInp_i31, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bound_read = read i40 @_ssdm_op_Read.ap_auto.i40, i40 %bound"   --->   Operation 19 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%inputBuf = alloca i64 1" [../slidingwindow.h:88]   --->   Operation 20 'alloca' 'inputBuf' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%inputBuf_1 = alloca i64 1" [../slidingwindow.h:88]   --->   Operation 21 'alloca' 'inputBuf_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%inputBuf_2 = alloca i64 1" [../slidingwindow.h:88]   --->   Operation 22 'alloca' 'inputBuf_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%inputBuf_3 = alloca i64 1" [../slidingwindow.h:88]   --->   Operation 23 'alloca' 'inputBuf_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 0, i32 %counter_internal_block" [../slidingwindow.h:97]   --->   Operation 24 'store' 'store_ln97' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 0, i32 %current_line" [../slidingwindow.h:100]   --->   Operation 25 'store' 'store_ln100' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %count_simd" [../slidingwindow.h:102]   --->   Operation 26 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.70ns)   --->   "%store_ln102 = store i32 0, i32 %inp" [../slidingwindow.h:102]   --->   Operation 27 'store' 'store_ln102' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 28 [1/1] (1.70ns)   --->   "%store_ln98 = store i32 0, i32 %current_block_write_11" [../slidingwindow.h:98]   --->   Operation 28 'store' 'store_ln98' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 29 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_y" [../slidingwindow.h:102]   --->   Operation 30 'store' 'store_ln102' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i40 0, i40 %indvar_flatten"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln105 = store i8 0, i8 %i_09" [../slidingwindow.h:105]   --->   Operation 32 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 0, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 33 'store' 'store_ln101' <Predicate = true> <Delay = 1.82>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4"   --->   Operation 34 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.75>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%i_33 = load i8 %i_09" [../slidingwindow.h:105]   --->   Operation 35 'load' 'i_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i40 %indvar_flatten" [../slidingwindow.h:104]   --->   Operation 36 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.87ns)   --->   "%icmp_ln104 = icmp_eq  i40 %indvar_flatten_load, i40 %bound_read" [../slidingwindow.h:104]   --->   Operation 37 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 2.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (2.87ns)   --->   "%add_ln104 = add i40 %indvar_flatten_load, i40 1" [../slidingwindow.h:104]   --->   Operation 38 'add' 'add_ln104' <Predicate = true> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc77, void %for.end79.loopexit.exitStub" [../slidingwindow.h:104]   --->   Operation 39 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.91ns)   --->   "%icmp_ln105 = icmp_eq  i8 %i_33, i8 144" [../slidingwindow.h:105]   --->   Operation 40 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.91ns)   --->   "%add_ln105 = add i8 %i_33, i8 1" [../slidingwindow.h:105]   --->   Operation 41 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.24ns)   --->   "%i = select i1 %icmp_ln105, i8 1, i8 %add_ln105" [../slidingwindow.h:105]   --->   Operation 42 'select' 'i' <Predicate = (!icmp_ln104)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln104 = store i40 %add_ln104, i40 %indvar_flatten" [../slidingwindow.h:104]   --->   Operation 43 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln105 = store i8 %i, i8 %i_09" [../slidingwindow.h:105]   --->   Operation 44 'store' 'store_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.body4" [../slidingwindow.h:105]   --->   Operation 45 'br' 'br_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.67>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%current_block_write_12 = load i32 %current_block_write_11" [../slidingwindow.h:98]   --->   Operation 46 'load' 'current_block_write_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%inp_7 = load i32 %inp" [../slidingwindow.h:112]   --->   Operation 47 'load' 'inp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%counter_internal_block_7 = load i32 %counter_internal_block" [../slidingwindow.h:171]   --->   Operation 48 'load' 'counter_internal_block_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%read_block_load = load i32 %read_block" [../slidingwindow.h:98]   --->   Operation 49 'load' 'read_block_load' <Predicate = (!icmp_ln104 & !icmp_ln105)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%count_simd_load = load i32 %count_simd" [../slidingwindow.h:105]   --->   Operation 50 'load' 'count_simd_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_104_1_VITIS_LOOP_105_2_str"   --->   Operation 51 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.69ns)   --->   "%select_ln98 = select i1 %icmp_ln105, i32 0, i32 %read_block_load" [../slidingwindow.h:98]   --->   Operation 52 'select' 'select_ln98' <Predicate = (!icmp_ln104)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i32 %count_simd_load" [../slidingwindow.h:105]   --->   Operation 53 'trunc' 'trunc_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln106 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [../slidingwindow.h:106]   --->   Operation 54 'specpipeline' 'specpipeline_ln106' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i32 %current_block_write_12" [../slidingwindow.h:98]   --->   Operation 55 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.55ns)   --->   "%icmp_ln107 = icmp_ult  i32 %inp_7, i32 72" [../slidingwindow.h:107]   --->   Operation 56 'icmp' 'icmp_ln107' <Predicate = (!icmp_ln104)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln107 = br i1 %icmp_ln107, void %if.else, void %if.then" [../slidingwindow.h:107]   --->   Operation 57 'br' 'br_ln107' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.55ns)   --->   "%icmp_ln123 = icmp_ult  i32 %counter_internal_block_7, i32 71" [../slidingwindow.h:123]   --->   Operation 58 'icmp' 'icmp_ln123' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %if.end51, void %if.then17" [../slidingwindow.h:123]   --->   Operation 59 'br' 'br_ln123' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%k_y_load = load i32 %k_y" [../slidingwindow.h:124]   --->   Operation 60 'load' 'k_y_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%k_x_load = load i32 %k_x" [../slidingwindow.h:128]   --->   Operation 61 'load' 'k_x_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%count_simd_load11 = load i32 %count_simd" [../slidingwindow.h:131]   --->   Operation 62 'load' 'count_simd_load11' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (2.55ns)   --->   "%k_y_3 = add i32 %k_y_load, i32 1" [../slidingwindow.h:124]   --->   Operation 63 'add' 'k_y_3' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i32 %k_y_3" [../slidingwindow.h:124]   --->   Operation 64 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (1.56ns)   --->   "%add_ln124_3 = add i2 %trunc_ln124, i2 %trunc_ln98" [../slidingwindow.h:124]   --->   Operation 65 'add' 'add_ln124_3' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln128 = trunc i32 %k_x_load" [../slidingwindow.h:128]   --->   Operation 66 'trunc' 'trunc_ln128' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln128, i3 0" [../slidingwindow.h:128]   --->   Operation 67 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.78ns)   --->   "%current_line_in_block = add i5 %shl_ln, i5 %trunc_ln105" [../slidingwindow.h:128]   --->   Operation 68 'add' 'current_line_in_block' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i5 %current_line_in_block" [../slidingwindow.h:129]   --->   Operation 69 'zext' 'zext_ln129' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%inputBuf_addr_5 = getelementptr i32 %inputBuf, i64 0, i64 %zext_ln129" [../slidingwindow.h:129]   --->   Operation 70 'getelementptr' 'inputBuf_addr_5' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%inputBuf_1_addr_5 = getelementptr i32 %inputBuf_1, i64 0, i64 %zext_ln129" [../slidingwindow.h:129]   --->   Operation 71 'getelementptr' 'inputBuf_1_addr_5' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%inputBuf_2_addr_5 = getelementptr i32 %inputBuf_2, i64 0, i64 %zext_ln129" [../slidingwindow.h:129]   --->   Operation 72 'getelementptr' 'inputBuf_2_addr_5' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%inputBuf_3_addr_5 = getelementptr i32 %inputBuf_3, i64 0, i64 %zext_ln129" [../slidingwindow.h:129]   --->   Operation 73 'getelementptr' 'inputBuf_3_addr_5' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 74 [2/2] (2.32ns)   --->   "%inputBuf_load = load i5 %inputBuf_addr_5" [../slidingwindow.h:129]   --->   Operation 74 'load' 'inputBuf_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 75 [2/2] (2.32ns)   --->   "%inputBuf_1_load = load i5 %inputBuf_1_addr_5" [../slidingwindow.h:129]   --->   Operation 75 'load' 'inputBuf_1_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 76 [2/2] (2.32ns)   --->   "%inputBuf_2_load = load i5 %inputBuf_2_addr_5" [../slidingwindow.h:129]   --->   Operation 76 'load' 'inputBuf_2_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 77 [2/2] (2.32ns)   --->   "%inputBuf_3_load = load i5 %inputBuf_3_addr_5" [../slidingwindow.h:129]   --->   Operation 77 'load' 'inputBuf_3_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_3 : Operation 78 [1/1] (2.55ns)   --->   "%count_simd_3 = add i32 %count_simd_load11, i32 1" [../slidingwindow.h:131]   --->   Operation 78 'add' 'count_simd_3' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (2.55ns)   --->   "%icmp_ln132 = icmp_eq  i32 %count_simd_3, i32 8" [../slidingwindow.h:132]   --->   Operation 79 'icmp' 'icmp_ln132' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln132 = br i1 %icmp_ln132, void %if.then17.if.end51_crit_edge, void %if.then33" [../slidingwindow.h:132]   --->   Operation 80 'br' 'br_ln132' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %count_simd_3, i32 %count_simd" [../slidingwindow.h:102]   --->   Operation 81 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & !icmp_ln132)> <Delay = 1.58>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln132 = br void %if.end51" [../slidingwindow.h:132]   --->   Operation 82 'br' 'br_ln132' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & !icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (2.55ns)   --->   "%k_x_3 = add i32 %k_x_load, i32 1" [../slidingwindow.h:134]   --->   Operation 83 'add' 'k_x_3' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (2.55ns)   --->   "%icmp_ln135 = icmp_eq  i32 %k_x_3, i32 3" [../slidingwindow.h:135]   --->   Operation 84 'icmp' 'icmp_ln135' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %count_simd" [../slidingwindow.h:102]   --->   Operation 85 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132)> <Delay = 1.58>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %if.then33.if.end51_crit_edge, void %if.then36" [../slidingwindow.h:135]   --->   Operation 86 'br' 'br_ln135' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %k_x_3, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 87 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & !icmp_ln135)> <Delay = 1.58>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln135 = br void %if.end51" [../slidingwindow.h:135]   --->   Operation 88 'br' 'br_ln135' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & !icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (2.55ns)   --->   "%icmp_ln138 = icmp_eq  i32 %k_y_3, i32 3" [../slidingwindow.h:138]   --->   Operation 89 'icmp' 'icmp_ln138' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.69ns)   --->   "%inp_9 = select i1 %icmp_ln138, i32 0, i32 %inp_7" [../slidingwindow.h:138]   --->   Operation 90 'select' 'inp_9' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.69ns)   --->   "%k_y_4 = select i1 %icmp_ln138, i32 0, i32 %k_y_3" [../slidingwindow.h:138]   --->   Operation 91 'select' 'k_y_4' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (1.70ns)   --->   "%store_ln102 = store i32 %inp_9, i32 %inp" [../slidingwindow.h:102]   --->   Operation 92 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135)> <Delay = 1.70>
ST_3 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 0, i32 %k_x" [../slidingwindow.h:102]   --->   Operation 93 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135)> <Delay = 1.58>
ST_3 : Operation 94 [1/1] (1.58ns)   --->   "%store_ln102 = store i32 %k_y_4, i32 %k_y" [../slidingwindow.h:102]   --->   Operation 94 'store' 'store_ln102' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135)> <Delay = 1.58>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln150 = br void %if.end51" [../slidingwindow.h:150]   --->   Operation 95 'br' 'br_ln150' <Predicate = (!icmp_ln104 & !icmp_ln107 & icmp_ln123 & icmp_ln132 & icmp_ln135)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (2.55ns)   --->   "%icmp_ln153 = icmp_ult  i32 %counter_internal_block_7, i32 23" [../slidingwindow.h:153]   --->   Operation 96 'icmp' 'icmp_ln153' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (2.55ns)   --->   "%icmp_ln153_3 = icmp_ult  i32 %select_ln98, i32 3" [../slidingwindow.h:153]   --->   Operation 97 'icmp' 'icmp_ln153_3' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.97ns)   --->   "%and_ln153 = and i1 %icmp_ln153, i1 %icmp_ln153_3" [../slidingwindow.h:153]   --->   Operation 98 'and' 'and_ln153' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %and_ln153, void %if.end51.if.end70_crit_edge, void %if.then54" [../slidingwindow.h:153]   --->   Operation 99 'br' 'br_ln153' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %select_ln98, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 100 'store' 'store_ln101' <Predicate = (!icmp_ln104 & !icmp_ln107 & !and_ln153)> <Delay = 1.82>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln153 = br void %if.end70" [../slidingwindow.h:153]   --->   Operation 101 'br' 'br_ln153' <Predicate = (!icmp_ln104 & !icmp_ln107 & !and_ln153)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%current_line_load_6 = load i32 %current_line" [../slidingwindow.h:156]   --->   Operation 102 'load' 'current_line_load_6' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.86ns)   --->   "%switch_ln156 = switch i2 %trunc_ln98, void %arrayidx601.case.3, i2 0, void %arrayidx601.case.0, i2 1, void %arrayidx601.case.1, i2 2, void %arrayidx601.case.2" [../slidingwindow.h:156]   --->   Operation 103 'switch' 'switch_ln156' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 1.86>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%current_line_load = load i32 %current_line" [../slidingwindow.h:159]   --->   Operation 104 'load' 'current_line_load' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (2.55ns)   --->   "%current_line_6 = add i32 %current_line_load, i32 1" [../slidingwindow.h:159]   --->   Operation 105 'add' 'current_line_6' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (2.55ns)   --->   "%icmp_ln160 = icmp_eq  i32 %current_line_6, i32 24" [../slidingwindow.h:160]   --->   Operation 106 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln160 = br i1 %icmp_ln160, void %arrayidx601.exit.if.end70_crit_edge, void %if.then63" [../slidingwindow.h:160]   --->   Operation 107 'br' 'br_ln160' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 %current_line_6, i32 %current_line" [../slidingwindow.h:100]   --->   Operation 108 'store' 'store_ln100' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & !icmp_ln160)> <Delay = 1.70>
ST_3 : Operation 109 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %select_ln98, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 109 'store' 'store_ln101' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & !icmp_ln160)> <Delay = 1.82>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln160 = br void %if.end70" [../slidingwindow.h:160]   --->   Operation 110 'br' 'br_ln160' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & !icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (2.55ns)   --->   "%read_block_6 = add i32 %select_ln98, i32 1" [../slidingwindow.h:163]   --->   Operation 111 'add' 'read_block_6' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (2.55ns)   --->   "%current_block_write_14 = add i32 %current_block_write_12, i32 1" [../slidingwindow.h:164]   --->   Operation 112 'add' 'current_block_write_14' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 113 [1/1] (2.55ns)   --->   "%icmp_ln165 = icmp_eq  i32 %current_block_write_14, i32 4" [../slidingwindow.h:165]   --->   Operation 113 'icmp' 'icmp_ln165' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.69ns)   --->   "%current_block_write_15 = select i1 %icmp_ln165, i32 0, i32 %current_block_write_14" [../slidingwindow.h:165]   --->   Operation 114 'select' 'current_block_write_15' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 0, i32 %current_line" [../slidingwindow.h:100]   --->   Operation 115 'store' 'store_ln100' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 1.70>
ST_3 : Operation 116 [1/1] (1.70ns)   --->   "%store_ln98 = store i32 %current_block_write_15, i32 %current_block_write_11" [../slidingwindow.h:98]   --->   Operation 116 'store' 'store_ln98' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 1.70>
ST_3 : Operation 117 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %read_block_6, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 117 'store' 'store_ln101' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 1.82>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln169 = br void %if.end70" [../slidingwindow.h:169]   --->   Operation 118 'br' 'br_ln169' <Predicate = (!icmp_ln104 & !icmp_ln107 & and_ln153 & icmp_ln160)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (2.55ns)   --->   "%counter_internal_block_8 = add i32 %counter_internal_block_7, i32 1" [../slidingwindow.h:171]   --->   Operation 119 'add' 'counter_internal_block_8' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (2.55ns)   --->   "%icmp_ln172 = icmp_eq  i32 %counter_internal_block_8, i32 71" [../slidingwindow.h:172]   --->   Operation 120 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.69ns)   --->   "%counter_internal_block_9 = select i1 %icmp_ln172, i32 0, i32 %counter_internal_block_8" [../slidingwindow.h:172]   --->   Operation 121 'select' 'counter_internal_block_9' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 %counter_internal_block_9, i32 %counter_internal_block" [../slidingwindow.h:97]   --->   Operation 122 'store' 'store_ln97' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 1.58>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 123 'br' 'br_ln0' <Predicate = (!icmp_ln104 & !icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%current_line_load_4 = load i32 %current_line" [../slidingwindow.h:110]   --->   Operation 124 'load' 'current_line_load_4' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (1.86ns)   --->   "%switch_ln110 = switch i2 %trunc_ln98, void %arrayidx73.case.3, i2 0, void %arrayidx73.case.0, i2 1, void %arrayidx73.case.1, i2 2, void %arrayidx73.case.2" [../slidingwindow.h:110]   --->   Operation 125 'switch' 'switch_ln110' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 1.86>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%current_line_load_5 = load i32 %current_line" [../slidingwindow.h:111]   --->   Operation 126 'load' 'current_line_load_5' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (2.55ns)   --->   "%current_line_5 = add i32 %current_line_load_5, i32 1" [../slidingwindow.h:111]   --->   Operation 127 'add' 'current_line_5' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (2.55ns)   --->   "%inp_8 = add i32 %inp_7, i32 1" [../slidingwindow.h:112]   --->   Operation 128 'add' 'inp_8' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (2.55ns)   --->   "%icmp_ln113 = icmp_eq  i32 %current_line_5, i32 24" [../slidingwindow.h:113]   --->   Operation 129 'icmp' 'icmp_ln113' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (1.70ns)   --->   "%store_ln102 = store i32 %inp_8, i32 %inp" [../slidingwindow.h:102]   --->   Operation 130 'store' 'store_ln102' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 1.70>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %arrayidx73.exit.for.inc_crit_edge, void %if.then10" [../slidingwindow.h:113]   --->   Operation 131 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln107)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 %current_line_5, i32 %current_line" [../slidingwindow.h:100]   --->   Operation 132 'store' 'store_ln100' <Predicate = (!icmp_ln104 & icmp_ln107 & !icmp_ln113)> <Delay = 1.70>
ST_3 : Operation 133 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %select_ln98, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 133 'store' 'store_ln101' <Predicate = (!icmp_ln104 & icmp_ln107 & !icmp_ln113)> <Delay = 1.82>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.inc" [../slidingwindow.h:113]   --->   Operation 134 'br' 'br_ln113' <Predicate = (!icmp_ln104 & icmp_ln107 & !icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (2.55ns)   --->   "%current_block_write = add i32 %current_block_write_12, i32 1" [../slidingwindow.h:115]   --->   Operation 135 'add' 'current_block_write' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (2.55ns)   --->   "%icmp_ln116 = icmp_eq  i32 %current_block_write, i32 4" [../slidingwindow.h:116]   --->   Operation 136 'icmp' 'icmp_ln116' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.69ns)   --->   "%current_block_write_13 = select i1 %icmp_ln116, i32 0, i32 %current_block_write" [../slidingwindow.h:116]   --->   Operation 137 'select' 'current_block_write_13' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (2.55ns)   --->   "%read_block_5 = add i32 %select_ln98, i32 1" [../slidingwindow.h:119]   --->   Operation 138 'add' 'read_block_5' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln97 = store i32 0, i32 %counter_internal_block" [../slidingwindow.h:97]   --->   Operation 139 'store' 'store_ln97' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 1.58>
ST_3 : Operation 140 [1/1] (1.70ns)   --->   "%store_ln100 = store i32 0, i32 %current_line" [../slidingwindow.h:100]   --->   Operation 140 'store' 'store_ln100' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 1.70>
ST_3 : Operation 141 [1/1] (1.70ns)   --->   "%store_ln98 = store i32 %current_block_write_13, i32 %current_block_write_11" [../slidingwindow.h:98]   --->   Operation 141 'store' 'store_ln98' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 1.70>
ST_3 : Operation 142 [1/1] (1.82ns)   --->   "%store_ln101 = store i32 %read_block_5, i32 %read_block" [../slidingwindow.h:101]   --->   Operation 142 'store' 'store_ln101' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 1.82>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln121 = br void %for.inc" [../slidingwindow.h:121]   --->   Operation 143 'br' 'br_ln121' <Predicate = (!icmp_ln104 & icmp_ln107 & icmp_ln113)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.95>
ST_4 : Operation 144 [1/2] (2.32ns)   --->   "%inputBuf_load = load i5 %inputBuf_addr_5" [../slidingwindow.h:129]   --->   Operation 144 'load' 'inputBuf_load' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 145 [1/2] (2.32ns)   --->   "%inputBuf_1_load = load i5 %inputBuf_1_addr_5" [../slidingwindow.h:129]   --->   Operation 145 'load' 'inputBuf_1_load' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 146 [1/2] (2.32ns)   --->   "%inputBuf_2_load = load i5 %inputBuf_2_addr_5" [../slidingwindow.h:129]   --->   Operation 146 'load' 'inputBuf_2_load' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 147 [1/2] (2.32ns)   --->   "%inputBuf_3_load = load i5 %inputBuf_3_addr_5" [../slidingwindow.h:129]   --->   Operation 147 'load' 'inputBuf_3_load' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 148 [1/1] (1.82ns)   --->   "%p_0 = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4i32.i32.i2, i2 0, i32 %inputBuf_load, i2 1, i32 %inputBuf_1_load, i2 2, i32 %inputBuf_2_load, i2 3, i32 %inputBuf_3_load, i32 0, i2 %add_ln124_3" [../slidingwindow.h:129]   --->   Operation 148 'sparsemux' 'p_0' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 1.82> <CoreInst = "SparseMux">   --->   Core 135 'SparseMux' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (3.63ns)   --->   "%inElem_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %wa_in_i2910" [../slidingwindow.h:155]   --->   Operation 149 'read' 'inElem_3' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i32 %current_line_load_6" [../slidingwindow.h:156]   --->   Operation 150 'zext' 'zext_ln156' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%inputBuf_addr_6 = getelementptr i32 %inputBuf, i64 0, i64 %zext_ln156" [../slidingwindow.h:156]   --->   Operation 151 'getelementptr' 'inputBuf_addr_6' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%inputBuf_1_addr_6 = getelementptr i32 %inputBuf_1, i64 0, i64 %zext_ln156" [../slidingwindow.h:156]   --->   Operation 152 'getelementptr' 'inputBuf_1_addr_6' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%inputBuf_2_addr_6 = getelementptr i32 %inputBuf_2, i64 0, i64 %zext_ln156" [../slidingwindow.h:156]   --->   Operation 153 'getelementptr' 'inputBuf_2_addr_6' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%inputBuf_3_addr_6 = getelementptr i32 %inputBuf_3, i64 0, i64 %zext_ln156" [../slidingwindow.h:156]   --->   Operation 154 'getelementptr' 'inputBuf_3_addr_6' <Predicate = (!icmp_ln107 & and_ln153)> <Delay = 0.00>
ST_4 : Operation 155 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %inElem_3, i5 %inputBuf_2_addr_6" [../slidingwindow.h:156]   --->   Operation 155 'store' 'store_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx601.exit" [../slidingwindow.h:156]   --->   Operation 156 'br' 'br_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 2)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %inElem_3, i5 %inputBuf_1_addr_6" [../slidingwindow.h:156]   --->   Operation 157 'store' 'store_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx601.exit" [../slidingwindow.h:156]   --->   Operation 158 'br' 'br_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 1)> <Delay = 0.00>
ST_4 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %inElem_3, i5 %inputBuf_addr_6" [../slidingwindow.h:156]   --->   Operation 159 'store' 'store_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx601.exit" [../slidingwindow.h:156]   --->   Operation 160 'br' 'br_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 0)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (2.32ns)   --->   "%store_ln156 = store i32 %inElem_3, i5 %inputBuf_3_addr_6" [../slidingwindow.h:156]   --->   Operation 161 'store' 'store_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln156 = br void %arrayidx601.exit" [../slidingwindow.h:156]   --->   Operation 162 'br' 'br_ln156' <Predicate = (!icmp_ln107 & and_ln153 & trunc_ln98 == 3)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (3.63ns)   --->   "%inElem = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %wa_in_i2910" [../slidingwindow.h:109]   --->   Operation 163 'read' 'inElem' <Predicate = (icmp_ln107)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i32 %current_line_load_4" [../slidingwindow.h:110]   --->   Operation 164 'zext' 'zext_ln110' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%inputBuf_addr = getelementptr i32 %inputBuf, i64 0, i64 %zext_ln110" [../slidingwindow.h:110]   --->   Operation 165 'getelementptr' 'inputBuf_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%inputBuf_1_addr = getelementptr i32 %inputBuf_1, i64 0, i64 %zext_ln110" [../slidingwindow.h:110]   --->   Operation 166 'getelementptr' 'inputBuf_1_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%inputBuf_2_addr = getelementptr i32 %inputBuf_2, i64 0, i64 %zext_ln110" [../slidingwindow.h:110]   --->   Operation 167 'getelementptr' 'inputBuf_2_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%inputBuf_3_addr = getelementptr i32 %inputBuf_3, i64 0, i64 %zext_ln110" [../slidingwindow.h:110]   --->   Operation 168 'getelementptr' 'inputBuf_3_addr' <Predicate = (icmp_ln107)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (2.32ns)   --->   "%store_ln110 = store i32 %inElem, i5 %inputBuf_2_addr" [../slidingwindow.h:110]   --->   Operation 169 'store' 'store_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx73.exit" [../slidingwindow.h:110]   --->   Operation 170 'br' 'br_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 2)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln110 = store i32 %inElem, i5 %inputBuf_1_addr" [../slidingwindow.h:110]   --->   Operation 171 'store' 'store_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx73.exit" [../slidingwindow.h:110]   --->   Operation 172 'br' 'br_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 1)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (2.32ns)   --->   "%store_ln110 = store i32 %inElem, i5 %inputBuf_addr" [../slidingwindow.h:110]   --->   Operation 173 'store' 'store_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx73.exit" [../slidingwindow.h:110]   --->   Operation 174 'br' 'br_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 0)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (2.32ns)   --->   "%store_ln110 = store i32 %inElem, i5 %inputBuf_3_addr" [../slidingwindow.h:110]   --->   Operation 175 'store' 'store_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>
ST_4 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx73.exit" [../slidingwindow.h:110]   --->   Operation 176 'br' 'br_ln110' <Predicate = (icmp_ln107 & trunc_ln98 == 3)> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 178 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.63>
ST_5 : Operation 177 [1/1] (3.63ns)   --->   "%write_ln130 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %convInp_i31, i32 %p_0" [../slidingwindow.h:130]   --->   Operation 177 'write' 'write_ln130' <Predicate = (!icmp_ln107 & icmp_ln123)> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ wa_in_i2910]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ convInp_i31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
read_block               (alloca        ) [ 011100]
i_09                     (alloca        ) [ 011000]
indvar_flatten           (alloca        ) [ 011000]
k_y                      (alloca        ) [ 011100]
k_x                      (alloca        ) [ 011100]
current_block_write_11   (alloca        ) [ 011100]
inp                      (alloca        ) [ 011100]
count_simd               (alloca        ) [ 011100]
current_line             (alloca        ) [ 011100]
counter_internal_block   (alloca        ) [ 011100]
specinterface_ln0        (specinterface ) [ 000000]
specinterface_ln0        (specinterface ) [ 000000]
bound_read               (read          ) [ 011000]
inputBuf                 (alloca        ) [ 011110]
inputBuf_1               (alloca        ) [ 011110]
inputBuf_2               (alloca        ) [ 011110]
inputBuf_3               (alloca        ) [ 011110]
store_ln97               (store         ) [ 000000]
store_ln100              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln98               (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln0                (store         ) [ 000000]
store_ln105              (store         ) [ 000000]
store_ln101              (store         ) [ 000000]
br_ln0                   (br            ) [ 000000]
i_33                     (load          ) [ 000000]
indvar_flatten_load      (load          ) [ 000000]
icmp_ln104               (icmp          ) [ 011110]
add_ln104                (add           ) [ 000000]
br_ln104                 (br            ) [ 000000]
icmp_ln105               (icmp          ) [ 010100]
add_ln105                (add           ) [ 000000]
i                        (select        ) [ 000000]
store_ln104              (store         ) [ 000000]
store_ln105              (store         ) [ 000000]
br_ln105                 (br            ) [ 000000]
current_block_write_12   (load          ) [ 000000]
inp_7                    (load          ) [ 000000]
counter_internal_block_7 (load          ) [ 000000]
read_block_load          (load          ) [ 000000]
count_simd_load          (load          ) [ 000000]
specloopname_ln0         (specloopname  ) [ 000000]
select_ln98              (select        ) [ 000000]
trunc_ln105              (trunc         ) [ 000000]
specpipeline_ln106       (specpipeline  ) [ 000000]
trunc_ln98               (trunc         ) [ 010010]
icmp_ln107               (icmp          ) [ 010111]
br_ln107                 (br            ) [ 000000]
icmp_ln123               (icmp          ) [ 010111]
br_ln123                 (br            ) [ 000000]
k_y_load                 (load          ) [ 000000]
k_x_load                 (load          ) [ 000000]
count_simd_load11        (load          ) [ 000000]
k_y_3                    (add           ) [ 000000]
trunc_ln124              (trunc         ) [ 000000]
add_ln124_3              (add           ) [ 010010]
trunc_ln128              (trunc         ) [ 000000]
shl_ln                   (bitconcatenate) [ 000000]
current_line_in_block    (add           ) [ 000000]
zext_ln129               (zext          ) [ 000000]
inputBuf_addr_5          (getelementptr ) [ 010010]
inputBuf_1_addr_5        (getelementptr ) [ 010010]
inputBuf_2_addr_5        (getelementptr ) [ 010010]
inputBuf_3_addr_5        (getelementptr ) [ 010010]
count_simd_3             (add           ) [ 000000]
icmp_ln132               (icmp          ) [ 010100]
br_ln132                 (br            ) [ 000000]
store_ln102              (store         ) [ 000000]
br_ln132                 (br            ) [ 000000]
k_x_3                    (add           ) [ 000000]
icmp_ln135               (icmp          ) [ 010100]
store_ln102              (store         ) [ 000000]
br_ln135                 (br            ) [ 000000]
store_ln102              (store         ) [ 000000]
br_ln135                 (br            ) [ 000000]
icmp_ln138               (icmp          ) [ 000000]
inp_9                    (select        ) [ 000000]
k_y_4                    (select        ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
store_ln102              (store         ) [ 000000]
br_ln150                 (br            ) [ 000000]
icmp_ln153               (icmp          ) [ 000000]
icmp_ln153_3             (icmp          ) [ 000000]
and_ln153                (and           ) [ 010110]
br_ln153                 (br            ) [ 000000]
store_ln101              (store         ) [ 000000]
br_ln153                 (br            ) [ 000000]
current_line_load_6      (load          ) [ 010010]
switch_ln156             (switch        ) [ 000000]
current_line_load        (load          ) [ 000000]
current_line_6           (add           ) [ 000000]
icmp_ln160               (icmp          ) [ 010100]
br_ln160                 (br            ) [ 000000]
store_ln100              (store         ) [ 000000]
store_ln101              (store         ) [ 000000]
br_ln160                 (br            ) [ 000000]
read_block_6             (add           ) [ 000000]
current_block_write_14   (add           ) [ 000000]
icmp_ln165               (icmp          ) [ 000000]
current_block_write_15   (select        ) [ 000000]
store_ln100              (store         ) [ 000000]
store_ln98               (store         ) [ 000000]
store_ln101              (store         ) [ 000000]
br_ln169                 (br            ) [ 000000]
counter_internal_block_8 (add           ) [ 000000]
icmp_ln172               (icmp          ) [ 000000]
counter_internal_block_9 (select        ) [ 000000]
store_ln97               (store         ) [ 000000]
br_ln0                   (br            ) [ 000000]
current_line_load_4      (load          ) [ 010010]
switch_ln110             (switch        ) [ 000000]
current_line_load_5      (load          ) [ 000000]
current_line_5           (add           ) [ 000000]
inp_8                    (add           ) [ 000000]
icmp_ln113               (icmp          ) [ 010100]
store_ln102              (store         ) [ 000000]
br_ln113                 (br            ) [ 000000]
store_ln100              (store         ) [ 000000]
store_ln101              (store         ) [ 000000]
br_ln113                 (br            ) [ 000000]
current_block_write      (add           ) [ 000000]
icmp_ln116               (icmp          ) [ 000000]
current_block_write_13   (select        ) [ 000000]
read_block_5             (add           ) [ 000000]
store_ln97               (store         ) [ 000000]
store_ln100              (store         ) [ 000000]
store_ln98               (store         ) [ 000000]
store_ln101              (store         ) [ 000000]
br_ln121                 (br            ) [ 000000]
inputBuf_load            (load          ) [ 000000]
inputBuf_1_load          (load          ) [ 000000]
inputBuf_2_load          (load          ) [ 000000]
inputBuf_3_load          (load          ) [ 000000]
p_0                      (sparsemux     ) [ 010001]
inElem_3                 (read          ) [ 000000]
zext_ln156               (zext          ) [ 000000]
inputBuf_addr_6          (getelementptr ) [ 000000]
inputBuf_1_addr_6        (getelementptr ) [ 000000]
inputBuf_2_addr_6        (getelementptr ) [ 000000]
inputBuf_3_addr_6        (getelementptr ) [ 000000]
store_ln156              (store         ) [ 000000]
br_ln156                 (br            ) [ 000000]
store_ln156              (store         ) [ 000000]
br_ln156                 (br            ) [ 000000]
store_ln156              (store         ) [ 000000]
br_ln156                 (br            ) [ 000000]
store_ln156              (store         ) [ 000000]
br_ln156                 (br            ) [ 000000]
inElem                   (read          ) [ 000000]
zext_ln110               (zext          ) [ 000000]
inputBuf_addr            (getelementptr ) [ 000000]
inputBuf_1_addr          (getelementptr ) [ 000000]
inputBuf_2_addr          (getelementptr ) [ 000000]
inputBuf_3_addr          (getelementptr ) [ 000000]
store_ln110              (store         ) [ 000000]
br_ln110                 (br            ) [ 000000]
store_ln110              (store         ) [ 000000]
br_ln110                 (br            ) [ 000000]
store_ln110              (store         ) [ 000000]
br_ln110                 (br            ) [ 000000]
store_ln110              (store         ) [ 000000]
br_ln110                 (br            ) [ 000000]
write_ln130              (write         ) [ 000000]
ret_ln0                  (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="wa_in_i2910">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wa_in_i2910"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="convInp_i31">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="convInp_i31"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i40"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_104_1_VITIS_LOOP_105_2_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.4i32.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="read_block_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_block/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_09_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_09/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="indvar_flatten_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="k_y_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_y/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="k_x_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_x/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="current_block_write_11_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_block_write_11/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="inp_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="count_simd_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count_simd/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="current_line_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_line/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="counter_internal_block_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter_internal_block/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="inputBuf_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="inputBuf_1_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="inputBuf_2_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_2/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="inputBuf_3_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="bound_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="40" slack="0"/>
<pin id="132" dir="0" index="1" bw="40" slack="0"/>
<pin id="133" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inElem_3/4 inElem/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln130_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="0"/>
<pin id="145" dir="0" index="2" bw="32" slack="1"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln130/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="inputBuf_addr_5_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="5" slack="0"/>
<pin id="153" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_addr_5/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="inputBuf_1_addr_5_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="5" slack="0"/>
<pin id="159" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_addr_5/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="inputBuf_2_addr_5_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="5" slack="0"/>
<pin id="165" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_addr_5/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="inputBuf_3_addr_5_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="5" slack="0"/>
<pin id="171" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_addr_5/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="0" index="2" bw="0" slack="0"/>
<pin id="178" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="179" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="181" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_load/3 store_ln156/4 store_ln110/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="0"/>
<pin id="188" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="189" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="190" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="191" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_1_load/3 store_ln156/4 store_ln110/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="0"/>
<pin id="198" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="199" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="201" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_2_load/3 store_ln156/4 store_ln110/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="grp_access_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="0"/>
<pin id="206" dir="0" index="2" bw="0" slack="0"/>
<pin id="208" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="209" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="210" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="211" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_3_load/3 store_ln156/4 store_ln110/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="inputBuf_addr_6_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="32" slack="0"/>
<pin id="217" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_addr_6/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="inputBuf_1_addr_6_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="32" slack="0"/>
<pin id="223" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_addr_6/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="inputBuf_2_addr_6_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_addr_6/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="inputBuf_3_addr_6_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="32" slack="0"/>
<pin id="235" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_addr_6/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="inputBuf_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="32" slack="0"/>
<pin id="249" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_addr/4 "/>
</bind>
</comp>

<comp id="251" class="1004" name="inputBuf_1_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="32" slack="0"/>
<pin id="255" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_addr/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="inputBuf_2_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="32" slack="0"/>
<pin id="261" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_addr/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="inputBuf_3_addr_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="32" slack="0"/>
<pin id="267" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_addr/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="2"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_load_6/3 current_line_load_4/3 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="2"/>
<pin id="278" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_load/3 current_line_load_5/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="grp_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_6/3 current_line_5/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="32" slack="0"/>
<pin id="287" dir="0" index="1" bw="6" slack="0"/>
<pin id="288" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/3 icmp_ln113/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="grp_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_block_6/3 read_block_5/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_block_write_14/3 current_block_write/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln165/3 icmp_ln116/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="1" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="32" slack="0"/>
<pin id="311" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_block_write_15/3 current_block_write_13/3 "/>
</bind>
</comp>

<comp id="315" class="1005" name="reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_line_load_6 current_line_load_4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln97_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln100_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="store_ln102_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="store_ln102_store_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="store_ln98_store_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="32" slack="0"/>
<pin id="342" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="store_ln102_store_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="store_ln102_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln0_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="40" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln105_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln101_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="i_33_load_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="1"/>
<pin id="371" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_33/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="indvar_flatten_load_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="40" slack="1"/>
<pin id="374" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="icmp_ln104_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="40" slack="0"/>
<pin id="377" dir="0" index="1" bw="40" slack="1"/>
<pin id="378" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="add_ln104_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="40" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="icmp_ln105_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln105_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="8" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="i_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="8" slack="0"/>
<pin id="402" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln104_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="40" slack="0"/>
<pin id="408" dir="0" index="1" bw="40" slack="1"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln105_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="1"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="current_block_write_12_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="2"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_write_12/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="inp_7_load_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="2"/>
<pin id="422" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_7/3 "/>
</bind>
</comp>

<comp id="423" class="1004" name="counter_internal_block_7_load_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="2"/>
<pin id="425" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_internal_block_7/3 "/>
</bind>
</comp>

<comp id="426" class="1004" name="read_block_load_load_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="2"/>
<pin id="428" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_block_load/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="count_simd_load_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="2"/>
<pin id="431" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_simd_load/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="select_ln98_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="32" slack="0"/>
<pin id="436" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="trunc_ln105_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln105/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="trunc_ln98_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="icmp_ln107_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="8" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln107/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="icmp_ln123_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="k_y_load_load_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="2"/>
<pin id="462" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_y_load/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="k_x_load_load_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="2"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_x_load/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="count_simd_load11_load_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="2"/>
<pin id="468" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_simd_load11/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="k_y_3_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_y_3/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="trunc_ln124_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln124/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln124_3_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2" slack="0"/>
<pin id="481" dir="0" index="1" bw="2" slack="0"/>
<pin id="482" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124_3/3 "/>
</bind>
</comp>

<comp id="485" class="1004" name="trunc_ln128_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln128/3 "/>
</bind>
</comp>

<comp id="489" class="1004" name="shl_ln_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="5" slack="0"/>
<pin id="491" dir="0" index="1" bw="2" slack="0"/>
<pin id="492" dir="0" index="2" bw="1" slack="0"/>
<pin id="493" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="current_line_in_block_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="5" slack="0"/>
<pin id="499" dir="0" index="1" bw="5" slack="0"/>
<pin id="500" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_in_block/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="zext_ln129_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="0"/>
<pin id="505" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln129/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="count_simd_3_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="count_simd_3/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_ln132_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="5" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln132/3 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln102_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="0" index="1" bw="32" slack="2"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="528" class="1004" name="k_x_3_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="0"/>
<pin id="530" dir="0" index="1" bw="1" slack="0"/>
<pin id="531" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_x_3/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="icmp_ln135_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="0"/>
<pin id="536" dir="0" index="1" bw="3" slack="0"/>
<pin id="537" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/3 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln102_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="1" slack="0"/>
<pin id="542" dir="0" index="1" bw="32" slack="2"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="545" class="1004" name="store_ln102_store_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="0"/>
<pin id="547" dir="0" index="1" bw="32" slack="2"/>
<pin id="548" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="550" class="1004" name="icmp_ln138_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="3" slack="0"/>
<pin id="553" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="inp_9_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="0" index="2" bw="32" slack="0"/>
<pin id="560" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="inp_9/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="k_y_4_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="1" slack="0"/>
<pin id="566" dir="0" index="1" bw="1" slack="0"/>
<pin id="567" dir="0" index="2" bw="32" slack="0"/>
<pin id="568" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="k_y_4/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="store_ln102_store_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="2"/>
<pin id="575" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln102_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="2"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="582" class="1004" name="store_ln102_store_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="2"/>
<pin id="585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln153_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="6" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="icmp_ln153_3_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="0" index="1" bw="3" slack="0"/>
<pin id="596" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153_3/3 "/>
</bind>
</comp>

<comp id="599" class="1004" name="and_ln153_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln153/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="store_ln101_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="0"/>
<pin id="607" dir="0" index="1" bw="32" slack="2"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="store_ln100_store_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="2"/>
<pin id="613" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="615" class="1004" name="store_ln101_store_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="2"/>
<pin id="618" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="store_ln100_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="2"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="625" class="1004" name="store_ln98_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="32" slack="2"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="store_ln101_store_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="0"/>
<pin id="632" dir="0" index="1" bw="32" slack="2"/>
<pin id="633" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="counter_internal_block_8_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="0" index="1" bw="1" slack="0"/>
<pin id="638" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_internal_block_8/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="icmp_ln172_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="32" slack="0"/>
<pin id="643" dir="0" index="1" bw="8" slack="0"/>
<pin id="644" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="counter_internal_block_9_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="1" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="0" index="2" bw="32" slack="0"/>
<pin id="651" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="counter_internal_block_9/3 "/>
</bind>
</comp>

<comp id="655" class="1004" name="store_ln97_store_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="2"/>
<pin id="658" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/3 "/>
</bind>
</comp>

<comp id="660" class="1004" name="inp_8_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="0"/>
<pin id="662" dir="0" index="1" bw="1" slack="0"/>
<pin id="663" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inp_8/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="store_ln102_store_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="32" slack="0"/>
<pin id="668" dir="0" index="1" bw="32" slack="2"/>
<pin id="669" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln102/3 "/>
</bind>
</comp>

<comp id="671" class="1004" name="store_ln100_store_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="0"/>
<pin id="673" dir="0" index="1" bw="32" slack="2"/>
<pin id="674" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="store_ln101_store_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="0" index="1" bw="32" slack="2"/>
<pin id="679" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/3 "/>
</bind>
</comp>

<comp id="681" class="1004" name="store_ln97_store_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="2"/>
<pin id="684" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/3 "/>
</bind>
</comp>

<comp id="686" class="1004" name="store_ln100_store_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="2"/>
<pin id="689" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln100/3 "/>
</bind>
</comp>

<comp id="691" class="1004" name="store_ln98_store_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="32" slack="0"/>
<pin id="693" dir="0" index="1" bw="32" slack="2"/>
<pin id="694" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln98/3 "/>
</bind>
</comp>

<comp id="696" class="1004" name="store_ln101_store_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="0"/>
<pin id="698" dir="0" index="1" bw="32" slack="2"/>
<pin id="699" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln101/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="p_0_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="32" slack="0"/>
<pin id="703" dir="0" index="1" bw="1" slack="0"/>
<pin id="704" dir="0" index="2" bw="32" slack="0"/>
<pin id="705" dir="0" index="3" bw="1" slack="0"/>
<pin id="706" dir="0" index="4" bw="32" slack="0"/>
<pin id="707" dir="0" index="5" bw="2" slack="0"/>
<pin id="708" dir="0" index="6" bw="32" slack="0"/>
<pin id="709" dir="0" index="7" bw="1" slack="0"/>
<pin id="710" dir="0" index="8" bw="32" slack="0"/>
<pin id="711" dir="0" index="9" bw="1" slack="0"/>
<pin id="712" dir="0" index="10" bw="2" slack="1"/>
<pin id="713" dir="1" index="11" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="p_0/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="zext_ln156_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="1"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156/4 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln110_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/4 "/>
</bind>
</comp>

<comp id="740" class="1005" name="read_block_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="0"/>
<pin id="742" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="read_block "/>
</bind>
</comp>

<comp id="751" class="1005" name="i_09_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="8" slack="0"/>
<pin id="753" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_09 "/>
</bind>
</comp>

<comp id="758" class="1005" name="indvar_flatten_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="40" slack="0"/>
<pin id="760" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="765" class="1005" name="k_y_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="0"/>
<pin id="767" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_y "/>
</bind>
</comp>

<comp id="772" class="1005" name="k_x_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="0"/>
<pin id="774" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_x "/>
</bind>
</comp>

<comp id="780" class="1005" name="current_block_write_11_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="0"/>
<pin id="782" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_block_write_11 "/>
</bind>
</comp>

<comp id="788" class="1005" name="inp_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="32" slack="0"/>
<pin id="790" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="inp "/>
</bind>
</comp>

<comp id="796" class="1005" name="count_simd_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="32" slack="0"/>
<pin id="798" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="count_simd "/>
</bind>
</comp>

<comp id="805" class="1005" name="current_line_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="32" slack="0"/>
<pin id="807" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_line "/>
</bind>
</comp>

<comp id="816" class="1005" name="counter_internal_block_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="0"/>
<pin id="818" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="counter_internal_block "/>
</bind>
</comp>

<comp id="824" class="1005" name="bound_read_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="40" slack="1"/>
<pin id="826" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="bound_read "/>
</bind>
</comp>

<comp id="829" class="1005" name="icmp_ln104_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="1" slack="1"/>
<pin id="831" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="833" class="1005" name="icmp_ln105_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="1" slack="1"/>
<pin id="835" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln105 "/>
</bind>
</comp>

<comp id="838" class="1005" name="trunc_ln98_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="2" slack="1"/>
<pin id="840" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln98 "/>
</bind>
</comp>

<comp id="842" class="1005" name="icmp_ln107_reg_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="1" slack="1"/>
<pin id="844" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln107 "/>
</bind>
</comp>

<comp id="846" class="1005" name="icmp_ln123_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="1" slack="1"/>
<pin id="848" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln123 "/>
</bind>
</comp>

<comp id="850" class="1005" name="add_ln124_3_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="2" slack="1"/>
<pin id="852" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln124_3 "/>
</bind>
</comp>

<comp id="855" class="1005" name="inputBuf_addr_5_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="5" slack="1"/>
<pin id="857" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_addr_5 "/>
</bind>
</comp>

<comp id="860" class="1005" name="inputBuf_1_addr_5_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="5" slack="1"/>
<pin id="862" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_addr_5 "/>
</bind>
</comp>

<comp id="865" class="1005" name="inputBuf_2_addr_5_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="5" slack="1"/>
<pin id="867" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_addr_5 "/>
</bind>
</comp>

<comp id="870" class="1005" name="inputBuf_3_addr_5_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="5" slack="1"/>
<pin id="872" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_addr_5 "/>
</bind>
</comp>

<comp id="881" class="1005" name="and_ln153_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="1"/>
<pin id="883" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln153 "/>
</bind>
</comp>

<comp id="891" class="1005" name="p_0_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="32" slack="1"/>
<pin id="893" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_0 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="70" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="72" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="46" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="46" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="182"><net_src comp="149" pin="3"/><net_sink comp="173" pin=2"/></net>

<net id="192"><net_src comp="155" pin="3"/><net_sink comp="183" pin=2"/></net>

<net id="202"><net_src comp="161" pin="3"/><net_sink comp="193" pin=2"/></net>

<net id="212"><net_src comp="167" pin="3"/><net_sink comp="203" pin=2"/></net>

<net id="218"><net_src comp="46" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="236"><net_src comp="46" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="136" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="238"><net_src comp="225" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="239"><net_src comp="136" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="240"><net_src comp="219" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="241"><net_src comp="136" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="242"><net_src comp="213" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="243"><net_src comp="136" pin="2"/><net_sink comp="203" pin=1"/></net>

<net id="244"><net_src comp="231" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="250"><net_src comp="46" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="256"><net_src comp="46" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="262"><net_src comp="46" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="257" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="270"><net_src comp="251" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="271"><net_src comp="245" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="272"><net_src comp="263" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="283"><net_src comp="276" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="6" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="279" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="60" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="6" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="6" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="296" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="62" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="312"><net_src comp="301" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="12" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="296" pin="2"/><net_sink comp="307" pin=2"/></net>

<net id="318"><net_src comp="273" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="12" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="12" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="12" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="12" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="343"><net_src comp="12" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="12" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="12" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="22" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="24" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="12" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="379"><net_src comp="372" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="384"><net_src comp="372" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="26" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="369" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="28" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="369" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="30" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="403"><net_src comp="386" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="30" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="405"><net_src comp="392" pin="2"/><net_sink comp="398" pin=2"/></net>

<net id="410"><net_src comp="380" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="398" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="416" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="437"><net_src comp="12" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="438"><net_src comp="426" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="439"><net_src comp="432" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="443"><net_src comp="429" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="416" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="420" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="38" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="423" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="40" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="473"><net_src comp="460" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="6" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="444" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="463" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="42" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="495"><net_src comp="485" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="496"><net_src comp="44" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="501"><net_src comp="489" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="502"><net_src comp="440" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="515"><net_src comp="466" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="6" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="48" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="527"><net_src comp="511" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="463" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="6" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="50" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="12" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="549"><net_src comp="528" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="554"><net_src comp="469" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="50" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="561"><net_src comp="550" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="12" pin="0"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="420" pin="1"/><net_sink comp="556" pin=2"/></net>

<net id="569"><net_src comp="550" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="570"><net_src comp="12" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="571"><net_src comp="469" pin="2"/><net_sink comp="564" pin=2"/></net>

<net id="576"><net_src comp="556" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="581"><net_src comp="12" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="564" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="591"><net_src comp="423" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="52" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="597"><net_src comp="432" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="598"><net_src comp="50" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="587" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="593" pin="2"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="432" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="614"><net_src comp="279" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="619"><net_src comp="432" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="12" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="629"><net_src comp="307" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="634"><net_src comp="291" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="423" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="6" pin="0"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="635" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="40" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="641" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="653"><net_src comp="12" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="654"><net_src comp="635" pin="2"/><net_sink comp="647" pin=2"/></net>

<net id="659"><net_src comp="647" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="664"><net_src comp="420" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="665"><net_src comp="6" pin="0"/><net_sink comp="660" pin=1"/></net>

<net id="670"><net_src comp="660" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="675"><net_src comp="279" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="680"><net_src comp="432" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="12" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="690"><net_src comp="12" pin="0"/><net_sink comp="686" pin=0"/></net>

<net id="695"><net_src comp="307" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="700"><net_src comp="291" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="714"><net_src comp="64" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="715"><net_src comp="54" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="716"><net_src comp="173" pin="7"/><net_sink comp="701" pin=2"/></net>

<net id="717"><net_src comp="56" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="718"><net_src comp="183" pin="7"/><net_sink comp="701" pin=4"/></net>

<net id="719"><net_src comp="58" pin="0"/><net_sink comp="701" pin=5"/></net>

<net id="720"><net_src comp="193" pin="7"/><net_sink comp="701" pin=6"/></net>

<net id="721"><net_src comp="66" pin="0"/><net_sink comp="701" pin=7"/></net>

<net id="722"><net_src comp="203" pin="7"/><net_sink comp="701" pin=8"/></net>

<net id="723"><net_src comp="68" pin="0"/><net_sink comp="701" pin=9"/></net>

<net id="727"><net_src comp="315" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="731"><net_src comp="724" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="735"><net_src comp="315" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="738"><net_src comp="732" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="739"><net_src comp="732" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="743"><net_src comp="74" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="745"><net_src comp="740" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="746"><net_src comp="740" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="747"><net_src comp="740" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="748"><net_src comp="740" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="749"><net_src comp="740" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="750"><net_src comp="740" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="754"><net_src comp="78" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="756"><net_src comp="751" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="757"><net_src comp="751" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="761"><net_src comp="82" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="763"><net_src comp="758" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="764"><net_src comp="758" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="768"><net_src comp="86" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="770"><net_src comp="765" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="771"><net_src comp="765" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="775"><net_src comp="90" pin="1"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="777"><net_src comp="772" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="778"><net_src comp="772" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="779"><net_src comp="772" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="783"><net_src comp="94" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="786"><net_src comp="780" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="787"><net_src comp="780" pin="1"/><net_sink comp="691" pin=1"/></net>

<net id="791"><net_src comp="98" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="794"><net_src comp="788" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="795"><net_src comp="788" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="799"><net_src comp="102" pin="1"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="801"><net_src comp="796" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="802"><net_src comp="796" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="803"><net_src comp="796" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="804"><net_src comp="796" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="808"><net_src comp="106" pin="1"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="810"><net_src comp="805" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="811"><net_src comp="805" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="812"><net_src comp="805" pin="1"/><net_sink comp="610" pin=1"/></net>

<net id="813"><net_src comp="805" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="814"><net_src comp="805" pin="1"/><net_sink comp="671" pin=1"/></net>

<net id="815"><net_src comp="805" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="819"><net_src comp="110" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="823"><net_src comp="816" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="827"><net_src comp="130" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="832"><net_src comp="375" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="836"><net_src comp="386" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="841"><net_src comp="444" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="845"><net_src comp="448" pin="2"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="454" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="853"><net_src comp="479" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="701" pin=10"/></net>

<net id="858"><net_src comp="149" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="863"><net_src comp="155" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="868"><net_src comp="161" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="873"><net_src comp="167" pin="3"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="884"><net_src comp="599" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="894"><net_src comp="701" pin="11"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="142" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: convInp_i31 | {5 }
 - Input state : 
	Port: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 : bound | {1 }
	Port: ConvolutionInputGenerator_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2.3 : wa_in_i2910 | {4 }
  - Chain level:
	State 1
		store_ln97 : 1
		store_ln100 : 1
		store_ln102 : 1
		store_ln102 : 1
		store_ln98 : 1
		store_ln102 : 1
		store_ln102 : 1
		store_ln0 : 1
		store_ln105 : 1
		store_ln101 : 1
	State 2
		icmp_ln104 : 1
		add_ln104 : 1
		br_ln104 : 2
		icmp_ln105 : 1
		add_ln105 : 1
		i : 2
		store_ln104 : 2
		store_ln105 : 3
	State 3
		select_ln98 : 1
		trunc_ln105 : 1
		trunc_ln98 : 1
		icmp_ln107 : 1
		br_ln107 : 2
		icmp_ln123 : 1
		br_ln123 : 2
		k_y_3 : 1
		trunc_ln124 : 2
		add_ln124_3 : 3
		trunc_ln128 : 1
		shl_ln : 2
		current_line_in_block : 3
		zext_ln129 : 4
		inputBuf_addr_5 : 5
		inputBuf_1_addr_5 : 5
		inputBuf_2_addr_5 : 5
		inputBuf_3_addr_5 : 5
		inputBuf_load : 6
		inputBuf_1_load : 6
		inputBuf_2_load : 6
		inputBuf_3_load : 6
		count_simd_3 : 1
		icmp_ln132 : 2
		br_ln132 : 3
		store_ln102 : 2
		k_x_3 : 1
		icmp_ln135 : 2
		br_ln135 : 3
		store_ln102 : 2
		icmp_ln138 : 2
		inp_9 : 3
		k_y_4 : 3
		store_ln102 : 4
		store_ln102 : 4
		icmp_ln153 : 1
		icmp_ln153_3 : 2
		and_ln153 : 3
		br_ln153 : 3
		store_ln101 : 2
		switch_ln156 : 2
		current_line_6 : 1
		icmp_ln160 : 2
		br_ln160 : 3
		store_ln100 : 2
		store_ln101 : 2
		read_block_6 : 2
		current_block_write_14 : 1
		icmp_ln165 : 2
		current_block_write_15 : 3
		store_ln98 : 4
		store_ln101 : 3
		counter_internal_block_8 : 1
		icmp_ln172 : 2
		counter_internal_block_9 : 3
		store_ln97 : 4
		switch_ln110 : 2
		current_line_5 : 1
		inp_8 : 1
		icmp_ln113 : 2
		store_ln102 : 2
		br_ln113 : 3
		store_ln100 : 2
		store_ln101 : 2
		current_block_write : 1
		icmp_ln116 : 2
		current_block_write_13 : 3
		read_block_5 : 2
		store_ln98 : 4
		store_ln101 : 3
	State 4
		p_0 : 1
		inputBuf_addr_6 : 1
		inputBuf_1_addr_6 : 1
		inputBuf_2_addr_6 : 1
		inputBuf_3_addr_6 : 1
		store_ln156 : 2
		store_ln156 : 2
		store_ln156 : 2
		store_ln156 : 2
		inputBuf_addr : 1
		inputBuf_1_addr : 1
		inputBuf_2_addr : 1
		inputBuf_3_addr : 1
		store_ln110 : 2
		store_ln110 : 2
		store_ln110 : 2
		store_ln110 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |            grp_fu_285           |    0    |    39   |
|          |            grp_fu_301           |    0    |    39   |
|          |        icmp_ln104_fu_375        |    0    |    47   |
|          |        icmp_ln105_fu_386        |    0    |    15   |
|          |        icmp_ln107_fu_448        |    0    |    39   |
|   icmp   |        icmp_ln123_fu_454        |    0    |    39   |
|          |        icmp_ln132_fu_517        |    0    |    39   |
|          |        icmp_ln135_fu_534        |    0    |    39   |
|          |        icmp_ln138_fu_550        |    0    |    39   |
|          |        icmp_ln153_fu_587        |    0    |    39   |
|          |       icmp_ln153_3_fu_593       |    0    |    39   |
|          |        icmp_ln172_fu_641        |    0    |    39   |
|----------|---------------------------------|---------|---------|
|          |            grp_fu_279           |    0    |    39   |
|          |            grp_fu_291           |    0    |    39   |
|          |            grp_fu_296           |    0    |    39   |
|          |         add_ln104_fu_380        |    0    |    47   |
|          |         add_ln105_fu_392        |    0    |    15   |
|    add   |           k_y_3_fu_469          |    0    |    39   |
|          |        add_ln124_3_fu_479       |    0    |    10   |
|          |   current_line_in_block_fu_497  |    0    |    13   |
|          |       count_simd_3_fu_511       |    0    |    39   |
|          |           k_x_3_fu_528          |    0    |    39   |
|          | counter_internal_block_8_fu_635 |    0    |    39   |
|          |           inp_8_fu_660          |    0    |    39   |
|----------|---------------------------------|---------|---------|
|          |            grp_fu_307           |    0    |    32   |
|          |             i_fu_398            |    0    |    8    |
|  select  |        select_ln98_fu_432       |    0    |    32   |
|          |           inp_9_fu_556          |    0    |    32   |
|          |           k_y_4_fu_564          |    0    |    32   |
|          | counter_internal_block_9_fu_647 |    0    |    32   |
|----------|---------------------------------|---------|---------|
| sparsemux|            p_0_fu_701           |    0    |    20   |
|----------|---------------------------------|---------|---------|
|    and   |         and_ln153_fu_599        |    0    |    2    |
|----------|---------------------------------|---------|---------|
|   read   |      bound_read_read_fu_130     |    0    |    0    |
|          |         grp_read_fu_136         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |     write_ln130_write_fu_142    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        trunc_ln105_fu_440       |    0    |    0    |
|   trunc  |        trunc_ln98_fu_444        |    0    |    0    |
|          |        trunc_ln124_fu_475       |    0    |    0    |
|          |        trunc_ln128_fu_485       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|          shl_ln_fu_489          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln129_fu_503        |    0    |    0    |
|   zext   |        zext_ln156_fu_724        |    0    |    0    |
|          |        zext_ln110_fu_732        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   1039  |
|----------|---------------------------------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
| inputBuf |    0   |   64   |   12   |    0   |
|inputBuf_1|    0   |   64   |   12   |    0   |
|inputBuf_2|    0   |   64   |   12   |    0   |
|inputBuf_3|    0   |   64   |   12   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    0   |   256  |   48   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      add_ln124_3_reg_850     |    2   |
|       and_ln153_reg_881      |    1   |
|      bound_read_reg_824      |   40   |
|      count_simd_reg_796      |   32   |
|counter_internal_block_reg_816|   32   |
|current_block_write_11_reg_780|   32   |
|     current_line_reg_805     |   32   |
|         i_09_reg_751         |    8   |
|      icmp_ln104_reg_829      |    1   |
|      icmp_ln105_reg_833      |    1   |
|      icmp_ln107_reg_842      |    1   |
|      icmp_ln123_reg_846      |    1   |
|    indvar_flatten_reg_758    |   40   |
|          inp_reg_788         |   32   |
|   inputBuf_1_addr_5_reg_860  |    5   |
|   inputBuf_2_addr_5_reg_865  |    5   |
|   inputBuf_3_addr_5_reg_870  |    5   |
|    inputBuf_addr_5_reg_855   |    5   |
|          k_x_reg_772         |   32   |
|          k_y_reg_765         |   32   |
|          p_0_reg_891         |   32   |
|      read_block_reg_740      |   32   |
|            reg_315           |   32   |
|      trunc_ln98_reg_838      |    2   |
+------------------------------+--------+
|             Total            |   437  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_173 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_173 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_183 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_183 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_193 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_193 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_203 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_203 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   40   ||  12.704 ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1039  |    -   |
|   Memory  |    0   |    -   |   256  |   48   |    0   |
|Multiplexer|    -   |   12   |    -   |   72   |    -   |
|  Register |    -   |    -   |   437  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   12   |   693  |  1159  |    0   |
+-----------+--------+--------+--------+--------+--------+
