// Seed: 3283137745
module module_0 (
    input  wand  id_0["" : -1 'b0],
    input  wire  id_1,
    output tri   id_2,
    input  tri   id_3,
    output wire  id_4,
    input  uwire id_5
);
  logic id_7;
endmodule
module module_1 #(
    parameter id_13 = 32'd64,
    parameter id_2  = 32'd28,
    parameter id_4  = 32'd41,
    parameter id_6  = 32'd50,
    parameter id_7  = 32'd93
) (
    output supply0 id_0
    , id_9,
    output uwire id_1,
    input wand _id_2,
    input supply1 id_3,
    input uwire _id_4,
    output wor id_5,
    output wor _id_6,
    input wire _id_7
);
  assign id_9 = id_7;
  logic id_10 = id_10;
  uwire [~  -1 : id_7  ?  -1 'd0 : id_2] id_11, id_12;
  logic _id_13;
  assign id_12 = 1;
  supply0 id_14;
  logic id_15;
  wire id_16;
  assign id_14 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_5,
      id_3
  );
  assign modCall_1.id_5 = 0;
  wire [id_13 : 1 'b0] id_17[id_6 : (  1  )];
  wire id_18;
  logic id_19;
  assign id_14 = 1'b0 ? -1 : id_7;
  wire [id_4 : -1] id_20;
endmodule
