
Industrial_Safety.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007cd8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000018c  08007e68  08007e68  00017e68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ff4  08007ff4  000200f4  2**0
                  CONTENTS
  4 .ARM          00000008  08007ff4  08007ff4  00017ff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ffc  08007ffc  000200f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08007ffc  08007ffc  00017ffc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008004  08008004  00018004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000f4  20000000  08008008  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200f4  2**0
                  CONTENTS
 10 .bss          00012f9c  200000f4  200000f4  000200f4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20013090  20013090  000200f4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000151d6  00000000  00000000  00020124  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c5a  00000000  00000000  000352fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000011c8  00000000  00000000  00038f58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000ff0  00000000  00000000  0003a120  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000250fc  00000000  00000000  0003b110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00016628  00000000  00000000  0006020c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d70be  00000000  00000000  00076834  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014d8f2  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004db0  00000000  00000000  0014d944  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000f4 	.word	0x200000f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007e50 	.word	0x08007e50

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000f8 	.word	0x200000f8
 80001cc:	08007e50 	.word	0x08007e50

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2f>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b70:	bf24      	itt	cs
 8000b72:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b76:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b7a:	d90d      	bls.n	8000b98 <__aeabi_d2f+0x30>
 8000b7c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b80:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b84:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b88:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b8c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b90:	bf08      	it	eq
 8000b92:	f020 0001 	biceq.w	r0, r0, #1
 8000b96:	4770      	bx	lr
 8000b98:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b9c:	d121      	bne.n	8000be2 <__aeabi_d2f+0x7a>
 8000b9e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ba2:	bfbc      	itt	lt
 8000ba4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	4770      	bxlt	lr
 8000baa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bae:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bb2:	f1c2 0218 	rsb	r2, r2, #24
 8000bb6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bba:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bbe:	fa20 f002 	lsr.w	r0, r0, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	f040 0001 	orrne.w	r0, r0, #1
 8000bc8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bcc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bd0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bd4:	ea40 000c 	orr.w	r0, r0, ip
 8000bd8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bdc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000be0:	e7cc      	b.n	8000b7c <__aeabi_d2f+0x14>
 8000be2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000be6:	d107      	bne.n	8000bf8 <__aeabi_d2f+0x90>
 8000be8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bec:	bf1e      	ittt	ne
 8000bee:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bf2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bf6:	4770      	bxne	lr
 8000bf8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bfc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bx	lr
 8000c06:	bf00      	nop

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b974 	b.w	8000f08 <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9d08      	ldr	r5, [sp, #32]
 8000c3e:	4604      	mov	r4, r0
 8000c40:	468e      	mov	lr, r1
 8000c42:	2b00      	cmp	r3, #0
 8000c44:	d14d      	bne.n	8000ce2 <__udivmoddi4+0xaa>
 8000c46:	428a      	cmp	r2, r1
 8000c48:	4694      	mov	ip, r2
 8000c4a:	d969      	bls.n	8000d20 <__udivmoddi4+0xe8>
 8000c4c:	fab2 f282 	clz	r2, r2
 8000c50:	b152      	cbz	r2, 8000c68 <__udivmoddi4+0x30>
 8000c52:	fa01 f302 	lsl.w	r3, r1, r2
 8000c56:	f1c2 0120 	rsb	r1, r2, #32
 8000c5a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c5e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c62:	ea41 0e03 	orr.w	lr, r1, r3
 8000c66:	4094      	lsls	r4, r2
 8000c68:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c6c:	0c21      	lsrs	r1, r4, #16
 8000c6e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c72:	fa1f f78c 	uxth.w	r7, ip
 8000c76:	fb08 e316 	mls	r3, r8, r6, lr
 8000c7a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c7e:	fb06 f107 	mul.w	r1, r6, r7
 8000c82:	4299      	cmp	r1, r3
 8000c84:	d90a      	bls.n	8000c9c <__udivmoddi4+0x64>
 8000c86:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c8e:	f080 811f 	bcs.w	8000ed0 <__udivmoddi4+0x298>
 8000c92:	4299      	cmp	r1, r3
 8000c94:	f240 811c 	bls.w	8000ed0 <__udivmoddi4+0x298>
 8000c98:	3e02      	subs	r6, #2
 8000c9a:	4463      	add	r3, ip
 8000c9c:	1a5b      	subs	r3, r3, r1
 8000c9e:	b2a4      	uxth	r4, r4
 8000ca0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ca4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ca8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cac:	fb00 f707 	mul.w	r7, r0, r7
 8000cb0:	42a7      	cmp	r7, r4
 8000cb2:	d90a      	bls.n	8000cca <__udivmoddi4+0x92>
 8000cb4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cb8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cbc:	f080 810a 	bcs.w	8000ed4 <__udivmoddi4+0x29c>
 8000cc0:	42a7      	cmp	r7, r4
 8000cc2:	f240 8107 	bls.w	8000ed4 <__udivmoddi4+0x29c>
 8000cc6:	4464      	add	r4, ip
 8000cc8:	3802      	subs	r0, #2
 8000cca:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cce:	1be4      	subs	r4, r4, r7
 8000cd0:	2600      	movs	r6, #0
 8000cd2:	b11d      	cbz	r5, 8000cdc <__udivmoddi4+0xa4>
 8000cd4:	40d4      	lsrs	r4, r2
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cdc:	4631      	mov	r1, r6
 8000cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d909      	bls.n	8000cfa <__udivmoddi4+0xc2>
 8000ce6:	2d00      	cmp	r5, #0
 8000ce8:	f000 80ef 	beq.w	8000eca <__udivmoddi4+0x292>
 8000cec:	2600      	movs	r6, #0
 8000cee:	e9c5 0100 	strd	r0, r1, [r5]
 8000cf2:	4630      	mov	r0, r6
 8000cf4:	4631      	mov	r1, r6
 8000cf6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cfa:	fab3 f683 	clz	r6, r3
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	d14a      	bne.n	8000d98 <__udivmoddi4+0x160>
 8000d02:	428b      	cmp	r3, r1
 8000d04:	d302      	bcc.n	8000d0c <__udivmoddi4+0xd4>
 8000d06:	4282      	cmp	r2, r0
 8000d08:	f200 80f9 	bhi.w	8000efe <__udivmoddi4+0x2c6>
 8000d0c:	1a84      	subs	r4, r0, r2
 8000d0e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d12:	2001      	movs	r0, #1
 8000d14:	469e      	mov	lr, r3
 8000d16:	2d00      	cmp	r5, #0
 8000d18:	d0e0      	beq.n	8000cdc <__udivmoddi4+0xa4>
 8000d1a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d1e:	e7dd      	b.n	8000cdc <__udivmoddi4+0xa4>
 8000d20:	b902      	cbnz	r2, 8000d24 <__udivmoddi4+0xec>
 8000d22:	deff      	udf	#255	; 0xff
 8000d24:	fab2 f282 	clz	r2, r2
 8000d28:	2a00      	cmp	r2, #0
 8000d2a:	f040 8092 	bne.w	8000e52 <__udivmoddi4+0x21a>
 8000d2e:	eba1 010c 	sub.w	r1, r1, ip
 8000d32:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d36:	fa1f fe8c 	uxth.w	lr, ip
 8000d3a:	2601      	movs	r6, #1
 8000d3c:	0c20      	lsrs	r0, r4, #16
 8000d3e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d42:	fb07 1113 	mls	r1, r7, r3, r1
 8000d46:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d4a:	fb0e f003 	mul.w	r0, lr, r3
 8000d4e:	4288      	cmp	r0, r1
 8000d50:	d908      	bls.n	8000d64 <__udivmoddi4+0x12c>
 8000d52:	eb1c 0101 	adds.w	r1, ip, r1
 8000d56:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d5a:	d202      	bcs.n	8000d62 <__udivmoddi4+0x12a>
 8000d5c:	4288      	cmp	r0, r1
 8000d5e:	f200 80cb 	bhi.w	8000ef8 <__udivmoddi4+0x2c0>
 8000d62:	4643      	mov	r3, r8
 8000d64:	1a09      	subs	r1, r1, r0
 8000d66:	b2a4      	uxth	r4, r4
 8000d68:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d6c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d70:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d74:	fb0e fe00 	mul.w	lr, lr, r0
 8000d78:	45a6      	cmp	lr, r4
 8000d7a:	d908      	bls.n	8000d8e <__udivmoddi4+0x156>
 8000d7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d80:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d84:	d202      	bcs.n	8000d8c <__udivmoddi4+0x154>
 8000d86:	45a6      	cmp	lr, r4
 8000d88:	f200 80bb 	bhi.w	8000f02 <__udivmoddi4+0x2ca>
 8000d8c:	4608      	mov	r0, r1
 8000d8e:	eba4 040e 	sub.w	r4, r4, lr
 8000d92:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d96:	e79c      	b.n	8000cd2 <__udivmoddi4+0x9a>
 8000d98:	f1c6 0720 	rsb	r7, r6, #32
 8000d9c:	40b3      	lsls	r3, r6
 8000d9e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000da2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000da6:	fa20 f407 	lsr.w	r4, r0, r7
 8000daa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dae:	431c      	orrs	r4, r3
 8000db0:	40f9      	lsrs	r1, r7
 8000db2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000db6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dba:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dbe:	0c20      	lsrs	r0, r4, #16
 8000dc0:	fa1f fe8c 	uxth.w	lr, ip
 8000dc4:	fb09 1118 	mls	r1, r9, r8, r1
 8000dc8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dcc:	fb08 f00e 	mul.w	r0, r8, lr
 8000dd0:	4288      	cmp	r0, r1
 8000dd2:	fa02 f206 	lsl.w	r2, r2, r6
 8000dd6:	d90b      	bls.n	8000df0 <__udivmoddi4+0x1b8>
 8000dd8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ddc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000de0:	f080 8088 	bcs.w	8000ef4 <__udivmoddi4+0x2bc>
 8000de4:	4288      	cmp	r0, r1
 8000de6:	f240 8085 	bls.w	8000ef4 <__udivmoddi4+0x2bc>
 8000dea:	f1a8 0802 	sub.w	r8, r8, #2
 8000dee:	4461      	add	r1, ip
 8000df0:	1a09      	subs	r1, r1, r0
 8000df2:	b2a4      	uxth	r4, r4
 8000df4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000df8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dfc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e00:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e04:	458e      	cmp	lr, r1
 8000e06:	d908      	bls.n	8000e1a <__udivmoddi4+0x1e2>
 8000e08:	eb1c 0101 	adds.w	r1, ip, r1
 8000e0c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e10:	d26c      	bcs.n	8000eec <__udivmoddi4+0x2b4>
 8000e12:	458e      	cmp	lr, r1
 8000e14:	d96a      	bls.n	8000eec <__udivmoddi4+0x2b4>
 8000e16:	3802      	subs	r0, #2
 8000e18:	4461      	add	r1, ip
 8000e1a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e1e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e22:	eba1 010e 	sub.w	r1, r1, lr
 8000e26:	42a1      	cmp	r1, r4
 8000e28:	46c8      	mov	r8, r9
 8000e2a:	46a6      	mov	lr, r4
 8000e2c:	d356      	bcc.n	8000edc <__udivmoddi4+0x2a4>
 8000e2e:	d053      	beq.n	8000ed8 <__udivmoddi4+0x2a0>
 8000e30:	b15d      	cbz	r5, 8000e4a <__udivmoddi4+0x212>
 8000e32:	ebb3 0208 	subs.w	r2, r3, r8
 8000e36:	eb61 010e 	sbc.w	r1, r1, lr
 8000e3a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e3e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e42:	40f1      	lsrs	r1, r6
 8000e44:	431f      	orrs	r7, r3
 8000e46:	e9c5 7100 	strd	r7, r1, [r5]
 8000e4a:	2600      	movs	r6, #0
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	f1c2 0320 	rsb	r3, r2, #32
 8000e56:	40d8      	lsrs	r0, r3
 8000e58:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e5c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e60:	4091      	lsls	r1, r2
 8000e62:	4301      	orrs	r1, r0
 8000e64:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e68:	fa1f fe8c 	uxth.w	lr, ip
 8000e6c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e70:	fb07 3610 	mls	r6, r7, r0, r3
 8000e74:	0c0b      	lsrs	r3, r1, #16
 8000e76:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e7a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e7e:	429e      	cmp	r6, r3
 8000e80:	fa04 f402 	lsl.w	r4, r4, r2
 8000e84:	d908      	bls.n	8000e98 <__udivmoddi4+0x260>
 8000e86:	eb1c 0303 	adds.w	r3, ip, r3
 8000e8a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e8e:	d22f      	bcs.n	8000ef0 <__udivmoddi4+0x2b8>
 8000e90:	429e      	cmp	r6, r3
 8000e92:	d92d      	bls.n	8000ef0 <__udivmoddi4+0x2b8>
 8000e94:	3802      	subs	r0, #2
 8000e96:	4463      	add	r3, ip
 8000e98:	1b9b      	subs	r3, r3, r6
 8000e9a:	b289      	uxth	r1, r1
 8000e9c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ea0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ea4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eac:	428b      	cmp	r3, r1
 8000eae:	d908      	bls.n	8000ec2 <__udivmoddi4+0x28a>
 8000eb0:	eb1c 0101 	adds.w	r1, ip, r1
 8000eb4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000eb8:	d216      	bcs.n	8000ee8 <__udivmoddi4+0x2b0>
 8000eba:	428b      	cmp	r3, r1
 8000ebc:	d914      	bls.n	8000ee8 <__udivmoddi4+0x2b0>
 8000ebe:	3e02      	subs	r6, #2
 8000ec0:	4461      	add	r1, ip
 8000ec2:	1ac9      	subs	r1, r1, r3
 8000ec4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ec8:	e738      	b.n	8000d3c <__udivmoddi4+0x104>
 8000eca:	462e      	mov	r6, r5
 8000ecc:	4628      	mov	r0, r5
 8000ece:	e705      	b.n	8000cdc <__udivmoddi4+0xa4>
 8000ed0:	4606      	mov	r6, r0
 8000ed2:	e6e3      	b.n	8000c9c <__udivmoddi4+0x64>
 8000ed4:	4618      	mov	r0, r3
 8000ed6:	e6f8      	b.n	8000cca <__udivmoddi4+0x92>
 8000ed8:	454b      	cmp	r3, r9
 8000eda:	d2a9      	bcs.n	8000e30 <__udivmoddi4+0x1f8>
 8000edc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ee0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ee4:	3801      	subs	r0, #1
 8000ee6:	e7a3      	b.n	8000e30 <__udivmoddi4+0x1f8>
 8000ee8:	4646      	mov	r6, r8
 8000eea:	e7ea      	b.n	8000ec2 <__udivmoddi4+0x28a>
 8000eec:	4620      	mov	r0, r4
 8000eee:	e794      	b.n	8000e1a <__udivmoddi4+0x1e2>
 8000ef0:	4640      	mov	r0, r8
 8000ef2:	e7d1      	b.n	8000e98 <__udivmoddi4+0x260>
 8000ef4:	46d0      	mov	r8, sl
 8000ef6:	e77b      	b.n	8000df0 <__udivmoddi4+0x1b8>
 8000ef8:	3b02      	subs	r3, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	e732      	b.n	8000d64 <__udivmoddi4+0x12c>
 8000efe:	4630      	mov	r0, r6
 8000f00:	e709      	b.n	8000d16 <__udivmoddi4+0xde>
 8000f02:	4464      	add	r4, ip
 8000f04:	3802      	subs	r0, #2
 8000f06:	e742      	b.n	8000d8e <__udivmoddi4+0x156>

08000f08 <__aeabi_idiv0>:
 8000f08:	4770      	bx	lr
 8000f0a:	bf00      	nop

08000f0c <Keypad_GPIO_Init>:
    {'4', '5', '6', 'B'},
    {'7', '8', '9', 'C'},
    {'*', '0', '#', 'D'}
};

void Keypad_GPIO_Init(Keypad_TypeDef* keypad) {
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b090      	sub	sp, #64	; 0x40
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f14:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000f18:	2200      	movs	r2, #0
 8000f1a:	601a      	str	r2, [r3, #0]
 8000f1c:	605a      	str	r2, [r3, #4]
 8000f1e:	609a      	str	r2, [r3, #8]
 8000f20:	60da      	str	r2, [r3, #12]
 8000f22:	611a      	str	r2, [r3, #16]

    for (int i = 0; i < 4; i++) {
 8000f24:	2300      	movs	r3, #0
 8000f26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000f28:	e0e3      	b.n	80010f2 <Keypad_GPIO_Init+0x1e6>
    	// Activate COLUMN PORT CLOCKS
        switch ((uint32_t)(keypad->col_ports[i])) {
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000f2e:	3206      	adds	r2, #6
 8000f30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f34:	4a73      	ldr	r2, [pc, #460]	; (8001104 <Keypad_GPIO_Init+0x1f8>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d03c      	beq.n	8000fb4 <Keypad_GPIO_Init+0xa8>
 8000f3a:	4a72      	ldr	r2, [pc, #456]	; (8001104 <Keypad_GPIO_Init+0x1f8>)
 8000f3c:	4293      	cmp	r3, r2
 8000f3e:	d848      	bhi.n	8000fd2 <Keypad_GPIO_Init+0xc6>
 8000f40:	4a71      	ldr	r2, [pc, #452]	; (8001108 <Keypad_GPIO_Init+0x1fc>)
 8000f42:	4293      	cmp	r3, r2
 8000f44:	d027      	beq.n	8000f96 <Keypad_GPIO_Init+0x8a>
 8000f46:	4a70      	ldr	r2, [pc, #448]	; (8001108 <Keypad_GPIO_Init+0x1fc>)
 8000f48:	4293      	cmp	r3, r2
 8000f4a:	d842      	bhi.n	8000fd2 <Keypad_GPIO_Init+0xc6>
 8000f4c:	4a6f      	ldr	r2, [pc, #444]	; (800110c <Keypad_GPIO_Init+0x200>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d003      	beq.n	8000f5a <Keypad_GPIO_Init+0x4e>
 8000f52:	4a6f      	ldr	r2, [pc, #444]	; (8001110 <Keypad_GPIO_Init+0x204>)
 8000f54:	4293      	cmp	r3, r2
 8000f56:	d00f      	beq.n	8000f78 <Keypad_GPIO_Init+0x6c>
 8000f58:	e03b      	b.n	8000fd2 <Keypad_GPIO_Init+0xc6>
            case (uint32_t)GPIOA: __HAL_RCC_GPIOA_CLK_ENABLE(); break;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	627b      	str	r3, [r7, #36]	; 0x24
 8000f5e:	4b6d      	ldr	r3, [pc, #436]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8000f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f62:	4a6c      	ldr	r2, [pc, #432]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8000f64:	f043 0301 	orr.w	r3, r3, #1
 8000f68:	6313      	str	r3, [r2, #48]	; 0x30
 8000f6a:	4b6a      	ldr	r3, [pc, #424]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8000f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f6e:	f003 0301 	and.w	r3, r3, #1
 8000f72:	627b      	str	r3, [r7, #36]	; 0x24
 8000f74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f76:	e02c      	b.n	8000fd2 <Keypad_GPIO_Init+0xc6>
            case (uint32_t)GPIOB: __HAL_RCC_GPIOB_CLK_ENABLE(); break;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	623b      	str	r3, [r7, #32]
 8000f7c:	4b65      	ldr	r3, [pc, #404]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8000f7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f80:	4a64      	ldr	r2, [pc, #400]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8000f82:	f043 0302 	orr.w	r3, r3, #2
 8000f86:	6313      	str	r3, [r2, #48]	; 0x30
 8000f88:	4b62      	ldr	r3, [pc, #392]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8000f8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f8c:	f003 0302 	and.w	r3, r3, #2
 8000f90:	623b      	str	r3, [r7, #32]
 8000f92:	6a3b      	ldr	r3, [r7, #32]
 8000f94:	e01d      	b.n	8000fd2 <Keypad_GPIO_Init+0xc6>
            case (uint32_t)GPIOC: __HAL_RCC_GPIOC_CLK_ENABLE(); break;
 8000f96:	2300      	movs	r3, #0
 8000f98:	61fb      	str	r3, [r7, #28]
 8000f9a:	4b5e      	ldr	r3, [pc, #376]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8000f9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f9e:	4a5d      	ldr	r2, [pc, #372]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8000fa0:	f043 0304 	orr.w	r3, r3, #4
 8000fa4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fa6:	4b5b      	ldr	r3, [pc, #364]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8000fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000faa:	f003 0304 	and.w	r3, r3, #4
 8000fae:	61fb      	str	r3, [r7, #28]
 8000fb0:	69fb      	ldr	r3, [r7, #28]
 8000fb2:	e00e      	b.n	8000fd2 <Keypad_GPIO_Init+0xc6>
            case (uint32_t)GPIOD: __HAL_RCC_GPIOD_CLK_ENABLE(); break;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	61bb      	str	r3, [r7, #24]
 8000fb8:	4b56      	ldr	r3, [pc, #344]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8000fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fbc:	4a55      	ldr	r2, [pc, #340]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8000fbe:	f043 0308 	orr.w	r3, r3, #8
 8000fc2:	6313      	str	r3, [r2, #48]	; 0x30
 8000fc4:	4b53      	ldr	r3, [pc, #332]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8000fc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fc8:	f003 0308 	and.w	r3, r3, #8
 8000fcc:	61bb      	str	r3, [r7, #24]
 8000fce:	69bb      	ldr	r3, [r7, #24]
 8000fd0:	bf00      	nop
        }

        // Activate COLUMN PORT CLOCKS
        switch ((uint32_t)(keypad->row_ports[i])) {
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000fd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fda:	4a4a      	ldr	r2, [pc, #296]	; (8001104 <Keypad_GPIO_Init+0x1f8>)
 8000fdc:	4293      	cmp	r3, r2
 8000fde:	d03c      	beq.n	800105a <Keypad_GPIO_Init+0x14e>
 8000fe0:	4a48      	ldr	r2, [pc, #288]	; (8001104 <Keypad_GPIO_Init+0x1f8>)
 8000fe2:	4293      	cmp	r3, r2
 8000fe4:	d848      	bhi.n	8001078 <Keypad_GPIO_Init+0x16c>
 8000fe6:	4a48      	ldr	r2, [pc, #288]	; (8001108 <Keypad_GPIO_Init+0x1fc>)
 8000fe8:	4293      	cmp	r3, r2
 8000fea:	d027      	beq.n	800103c <Keypad_GPIO_Init+0x130>
 8000fec:	4a46      	ldr	r2, [pc, #280]	; (8001108 <Keypad_GPIO_Init+0x1fc>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d842      	bhi.n	8001078 <Keypad_GPIO_Init+0x16c>
 8000ff2:	4a46      	ldr	r2, [pc, #280]	; (800110c <Keypad_GPIO_Init+0x200>)
 8000ff4:	4293      	cmp	r3, r2
 8000ff6:	d003      	beq.n	8001000 <Keypad_GPIO_Init+0xf4>
 8000ff8:	4a45      	ldr	r2, [pc, #276]	; (8001110 <Keypad_GPIO_Init+0x204>)
 8000ffa:	4293      	cmp	r3, r2
 8000ffc:	d00f      	beq.n	800101e <Keypad_GPIO_Init+0x112>
 8000ffe:	e03b      	b.n	8001078 <Keypad_GPIO_Init+0x16c>
            case (uint32_t)GPIOA: __HAL_RCC_GPIOA_CLK_ENABLE(); break;
 8001000:	2300      	movs	r3, #0
 8001002:	617b      	str	r3, [r7, #20]
 8001004:	4b43      	ldr	r3, [pc, #268]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8001006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001008:	4a42      	ldr	r2, [pc, #264]	; (8001114 <Keypad_GPIO_Init+0x208>)
 800100a:	f043 0301 	orr.w	r3, r3, #1
 800100e:	6313      	str	r3, [r2, #48]	; 0x30
 8001010:	4b40      	ldr	r3, [pc, #256]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8001012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001014:	f003 0301 	and.w	r3, r3, #1
 8001018:	617b      	str	r3, [r7, #20]
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	e02c      	b.n	8001078 <Keypad_GPIO_Init+0x16c>
            case (uint32_t)GPIOB: __HAL_RCC_GPIOB_CLK_ENABLE(); break;
 800101e:	2300      	movs	r3, #0
 8001020:	613b      	str	r3, [r7, #16]
 8001022:	4b3c      	ldr	r3, [pc, #240]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001026:	4a3b      	ldr	r2, [pc, #236]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8001028:	f043 0302 	orr.w	r3, r3, #2
 800102c:	6313      	str	r3, [r2, #48]	; 0x30
 800102e:	4b39      	ldr	r3, [pc, #228]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001032:	f003 0302 	and.w	r3, r3, #2
 8001036:	613b      	str	r3, [r7, #16]
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	e01d      	b.n	8001078 <Keypad_GPIO_Init+0x16c>
            case (uint32_t)GPIOC: __HAL_RCC_GPIOC_CLK_ENABLE(); break;
 800103c:	2300      	movs	r3, #0
 800103e:	60fb      	str	r3, [r7, #12]
 8001040:	4b34      	ldr	r3, [pc, #208]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8001042:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001044:	4a33      	ldr	r2, [pc, #204]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8001046:	f043 0304 	orr.w	r3, r3, #4
 800104a:	6313      	str	r3, [r2, #48]	; 0x30
 800104c:	4b31      	ldr	r3, [pc, #196]	; (8001114 <Keypad_GPIO_Init+0x208>)
 800104e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001050:	f003 0304 	and.w	r3, r3, #4
 8001054:	60fb      	str	r3, [r7, #12]
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	e00e      	b.n	8001078 <Keypad_GPIO_Init+0x16c>
            case (uint32_t)GPIOD: __HAL_RCC_GPIOD_CLK_ENABLE(); break;
 800105a:	2300      	movs	r3, #0
 800105c:	60bb      	str	r3, [r7, #8]
 800105e:	4b2d      	ldr	r3, [pc, #180]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8001060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001062:	4a2c      	ldr	r2, [pc, #176]	; (8001114 <Keypad_GPIO_Init+0x208>)
 8001064:	f043 0308 	orr.w	r3, r3, #8
 8001068:	6313      	str	r3, [r2, #48]	; 0x30
 800106a:	4b2a      	ldr	r3, [pc, #168]	; (8001114 <Keypad_GPIO_Init+0x208>)
 800106c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800106e:	f003 0308 	and.w	r3, r3, #8
 8001072:	60bb      	str	r3, [r7, #8]
 8001074:	68bb      	ldr	r3, [r7, #8]
 8001076:	bf00      	nop
        }

        // Column Pin Configurations
        GPIO_InitStruct.Pin = keypad->col_pins[i];
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800107c:	3214      	adds	r2, #20
 800107e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001082:	62bb      	str	r3, [r7, #40]	; 0x28
        GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001084:	2300      	movs	r3, #0
 8001086:	62fb      	str	r3, [r7, #44]	; 0x2c
        GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001088:	2301      	movs	r3, #1
 800108a:	633b      	str	r3, [r7, #48]	; 0x30
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108c:	2300      	movs	r3, #0
 800108e:	637b      	str	r3, [r7, #52]	; 0x34
        HAL_GPIO_Init(keypad->col_ports[i], &GPIO_InitStruct);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001094:	3206      	adds	r2, #6
 8001096:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800109a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800109e:	4611      	mov	r1, r2
 80010a0:	4618      	mov	r0, r3
 80010a2:	f004 fae3 	bl	800566c <HAL_GPIO_Init>

        // Row Pin Configurations
        GPIO_InitStruct.Pin = keypad->row_pins[i];
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80010aa:	3208      	adds	r2, #8
 80010ac:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80010b0:	62bb      	str	r3, [r7, #40]	; 0x28
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010b2:	2301      	movs	r3, #1
 80010b4:	62fb      	str	r3, [r7, #44]	; 0x2c
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b6:	2300      	movs	r3, #0
 80010b8:	633b      	str	r3, [r7, #48]	; 0x30
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ba:	2300      	movs	r3, #0
 80010bc:	637b      	str	r3, [r7, #52]	; 0x34
        HAL_GPIO_Init(keypad->row_ports[i], &GPIO_InitStruct);
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80010c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010c6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80010ca:	4611      	mov	r1, r2
 80010cc:	4618      	mov	r0, r3
 80010ce:	f004 facd 	bl	800566c <HAL_GPIO_Init>

        // OPTIONAL: ALL ROWS TO HIGH
        HAL_GPIO_WritePin(keypad->row_ports[i], keypad->row_pins[i], GPIO_PIN_SET);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80010d6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80010de:	3208      	adds	r2, #8
 80010e0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80010e4:	2201      	movs	r2, #1
 80010e6:	4619      	mov	r1, r3
 80010e8:	f004 fc74 	bl	80059d4 <HAL_GPIO_WritePin>
    for (int i = 0; i < 4; i++) {
 80010ec:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80010ee:	3301      	adds	r3, #1
 80010f0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80010f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80010f4:	2b03      	cmp	r3, #3
 80010f6:	f77f af18 	ble.w	8000f2a <Keypad_GPIO_Init+0x1e>
    }
}
 80010fa:	bf00      	nop
 80010fc:	bf00      	nop
 80010fe:	3740      	adds	r7, #64	; 0x40
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}
 8001104:	40020c00 	.word	0x40020c00
 8001108:	40020800 	.word	0x40020800
 800110c:	40020000 	.word	0x40020000
 8001110:	40020400 	.word	0x40020400
 8001114:	40023800 	.word	0x40023800

08001118 <Keypad_Init>:

// Initialize KeyPad
void Keypad_Init(Keypad_TypeDef *keypad) {
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]

	Keypad_GPIO_Init(keypad);
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f7ff fef3 	bl	8000f0c <Keypad_GPIO_Init>

    // (Optional) Copy default keymap if not already set
    for (int i = 0; i < 4; i++) {
 8001126:	2300      	movs	r3, #0
 8001128:	60fb      	str	r3, [r7, #12]
 800112a:	e025      	b.n	8001178 <Keypad_Init+0x60>
        for (int j = 0; j < 4; j++) {
 800112c:	2300      	movs	r3, #0
 800112e:	60bb      	str	r3, [r7, #8]
 8001130:	e01c      	b.n	800116c <Keypad_Init+0x54>
            if (keypad->keymap[i][j] == '\0') {  // If uninitialized
 8001132:	687a      	ldr	r2, [r7, #4]
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	009b      	lsls	r3, r3, #2
 8001138:	441a      	add	r2, r3
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	4413      	add	r3, r2
 800113e:	3330      	adds	r3, #48	; 0x30
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d10f      	bne.n	8001166 <Keypad_Init+0x4e>
                keypad->keymap[i][j] = DEFAULT_KEYMAP[i][j];
 8001146:	4a10      	ldr	r2, [pc, #64]	; (8001188 <Keypad_Init+0x70>)
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	009b      	lsls	r3, r3, #2
 800114c:	441a      	add	r2, r3
 800114e:	68bb      	ldr	r3, [r7, #8]
 8001150:	4413      	add	r3, r2
 8001152:	7819      	ldrb	r1, [r3, #0]
 8001154:	687a      	ldr	r2, [r7, #4]
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	009b      	lsls	r3, r3, #2
 800115a:	441a      	add	r2, r3
 800115c:	68bb      	ldr	r3, [r7, #8]
 800115e:	4413      	add	r3, r2
 8001160:	3330      	adds	r3, #48	; 0x30
 8001162:	460a      	mov	r2, r1
 8001164:	701a      	strb	r2, [r3, #0]
        for (int j = 0; j < 4; j++) {
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	3301      	adds	r3, #1
 800116a:	60bb      	str	r3, [r7, #8]
 800116c:	68bb      	ldr	r3, [r7, #8]
 800116e:	2b03      	cmp	r3, #3
 8001170:	dddf      	ble.n	8001132 <Keypad_Init+0x1a>
    for (int i = 0; i < 4; i++) {
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	3301      	adds	r3, #1
 8001176:	60fb      	str	r3, [r7, #12]
 8001178:	68fb      	ldr	r3, [r7, #12]
 800117a:	2b03      	cmp	r3, #3
 800117c:	ddd6      	ble.n	800112c <Keypad_Init+0x14>
            }
        }
    }
}
 800117e:	bf00      	nop
 8001180:	bf00      	nop
 8001182:	3710      	adds	r7, #16
 8001184:	46bd      	mov	sp, r7
 8001186:	bd80      	pop	{r7, pc}
 8001188:	08007f98 	.word	0x08007f98

0800118c <Keypad_Scan>:

int r, c, x;

// Scan a single keypad
char Keypad_Scan(Keypad_TypeDef *keypad) {
 800118c:	b580      	push	{r7, lr}
 800118e:	b084      	sub	sp, #16
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
    for (int row = 0; row < 4; row++) {
 8001194:	2300      	movs	r3, #0
 8001196:	60fb      	str	r3, [r7, #12]
 8001198:	e065      	b.n	8001266 <Keypad_Scan+0xda>
        // Activate current row (set LOW)
        HAL_GPIO_WritePin(keypad->row_ports[row], keypad->row_pins[row], GPIO_PIN_RESET);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	68fa      	ldr	r2, [r7, #12]
 800119e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	68fa      	ldr	r2, [r7, #12]
 80011a6:	3208      	adds	r2, #8
 80011a8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80011ac:	2200      	movs	r2, #0
 80011ae:	4619      	mov	r1, r3
 80011b0:	f004 fc10 	bl	80059d4 <HAL_GPIO_WritePin>

        // Small delay for signal stabilization (optional but recommended)
        HAL_Delay(1);  // 1ms debounce delay
 80011b4:	2001      	movs	r0, #1
 80011b6:	f003 fd53 	bl	8004c60 <HAL_Delay>
//        vTaskDelay(pdMS_TO_TICKS(1));  // Non-blocking delay

        // Check each column
        for (int col = 0; col < 4; col++) {
 80011ba:	2300      	movs	r3, #0
 80011bc:	60bb      	str	r3, [r7, #8]
 80011be:	e03f      	b.n	8001240 <Keypad_Scan+0xb4>
        	r = row; c = col;
 80011c0:	4a2d      	ldr	r2, [pc, #180]	; (8001278 <Keypad_Scan+0xec>)
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	6013      	str	r3, [r2, #0]
 80011c6:	4a2d      	ldr	r2, [pc, #180]	; (800127c <Keypad_Scan+0xf0>)
 80011c8:	68bb      	ldr	r3, [r7, #8]
 80011ca:	6013      	str	r3, [r2, #0]

        	x = HAL_GPIO_ReadPin(keypad->col_ports[col], keypad->col_pins[col]);
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	68ba      	ldr	r2, [r7, #8]
 80011d0:	3206      	adds	r2, #6
 80011d2:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	68ba      	ldr	r2, [r7, #8]
 80011da:	3214      	adds	r2, #20
 80011dc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80011e0:	4619      	mov	r1, r3
 80011e2:	f004 fbdf 	bl	80059a4 <HAL_GPIO_ReadPin>
 80011e6:	4603      	mov	r3, r0
 80011e8:	461a      	mov	r2, r3
 80011ea:	4b25      	ldr	r3, [pc, #148]	; (8001280 <Keypad_Scan+0xf4>)
 80011ec:	601a      	str	r2, [r3, #0]

        	if (!HAL_GPIO_ReadPin(keypad->col_ports[col], keypad->col_pins[col])) {
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	68ba      	ldr	r2, [r7, #8]
 80011f2:	3206      	adds	r2, #6
 80011f4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	68ba      	ldr	r2, [r7, #8]
 80011fc:	3214      	adds	r2, #20
 80011fe:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001202:	4619      	mov	r1, r3
 8001204:	f004 fbce 	bl	80059a4 <HAL_GPIO_ReadPin>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d115      	bne.n	800123a <Keypad_Scan+0xae>
                // Deactivate row before returning
                HAL_GPIO_WritePin(keypad->row_ports[row], keypad->row_pins[row], GPIO_PIN_SET);
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	68fa      	ldr	r2, [r7, #12]
 8001212:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	68fa      	ldr	r2, [r7, #12]
 800121a:	3208      	adds	r2, #8
 800121c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001220:	2201      	movs	r2, #1
 8001222:	4619      	mov	r1, r3
 8001224:	f004 fbd6 	bl	80059d4 <HAL_GPIO_WritePin>
                return keypad->keymap[row][col];  // Return the correct key
 8001228:	687a      	ldr	r2, [r7, #4]
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	009b      	lsls	r3, r3, #2
 800122e:	441a      	add	r2, r3
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	4413      	add	r3, r2
 8001234:	3330      	adds	r3, #48	; 0x30
 8001236:	781b      	ldrb	r3, [r3, #0]
 8001238:	e019      	b.n	800126e <Keypad_Scan+0xe2>
        for (int col = 0; col < 4; col++) {
 800123a:	68bb      	ldr	r3, [r7, #8]
 800123c:	3301      	adds	r3, #1
 800123e:	60bb      	str	r3, [r7, #8]
 8001240:	68bb      	ldr	r3, [r7, #8]
 8001242:	2b03      	cmp	r3, #3
 8001244:	ddbc      	ble.n	80011c0 <Keypad_Scan+0x34>
            }
        }

        // Deactivate row (set LOW)
        HAL_GPIO_WritePin(keypad->row_ports[row], keypad->row_pins[row], GPIO_PIN_SET);
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	68fa      	ldr	r2, [r7, #12]
 800124a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	68fa      	ldr	r2, [r7, #12]
 8001252:	3208      	adds	r2, #8
 8001254:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8001258:	2201      	movs	r2, #1
 800125a:	4619      	mov	r1, r3
 800125c:	f004 fbba 	bl	80059d4 <HAL_GPIO_WritePin>
    for (int row = 0; row < 4; row++) {
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	3301      	adds	r3, #1
 8001264:	60fb      	str	r3, [r7, #12]
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	2b03      	cmp	r3, #3
 800126a:	dd96      	ble.n	800119a <Keypad_Scan+0xe>
    }
    return '\0';  // No key pressed
 800126c:	2300      	movs	r3, #0
}
 800126e:	4618      	mov	r0, r3
 8001270:	3710      	adds	r7, #16
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	20000110 	.word	0x20000110
 800127c:	20000114 	.word	0x20000114
 8001280:	20000118 	.word	0x20000118

08001284 <_ZN9LDRSensorC1EP12GPIO_TypeDeft>:
 *      Author: ADE1HYD
 */

#include "LDRSensor.hpp"

LDRSensor::LDRSensor(GPIO_TypeDef* port, uint16_t pin)
 8001284:	b480      	push	{r7}
 8001286:	b085      	sub	sp, #20
 8001288:	af00      	add	r7, sp, #0
 800128a:	60f8      	str	r0, [r7, #12]
 800128c:	60b9      	str	r1, [r7, #8]
 800128e:	4613      	mov	r3, r2
 8001290:	80fb      	strh	r3, [r7, #6]
    : _port(port), _pin(pin) {}
 8001292:	68fb      	ldr	r3, [r7, #12]
 8001294:	68ba      	ldr	r2, [r7, #8]
 8001296:	601a      	str	r2, [r3, #0]
 8001298:	68fb      	ldr	r3, [r7, #12]
 800129a:	88fa      	ldrh	r2, [r7, #6]
 800129c:	809a      	strh	r2, [r3, #4]
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	4618      	mov	r0, r3
 80012a2:	3714      	adds	r7, #20
 80012a4:	46bd      	mov	sp, r7
 80012a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012aa:	4770      	bx	lr

080012ac <_ZN9LDRSensor15isLightDetectedEv>:

bool LDRSensor::isLightDetected() {
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
    GPIO_PinState state = HAL_GPIO_ReadPin(_port, _pin);
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	889b      	ldrh	r3, [r3, #4]
 80012bc:	4619      	mov	r1, r3
 80012be:	4610      	mov	r0, r2
 80012c0:	f004 fb70 	bl	80059a4 <HAL_GPIO_ReadPin>
 80012c4:	4603      	mov	r3, r0
 80012c6:	73fb      	strb	r3, [r7, #15]
    return (state == GPIO_PIN_SET);
 80012c8:	7bfb      	ldrb	r3, [r7, #15]
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	bf0c      	ite	eq
 80012ce:	2301      	moveq	r3, #1
 80012d0:	2300      	movne	r3, #0
 80012d2:	b2db      	uxtb	r3, r3
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	3710      	adds	r7, #16
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}

080012dc <_ZN11LEDBarGraphC1EPP12GPIO_TypeDefPt>:
 *      Author: ADE1HYD
 */

#include "LEDBarGraph.hpp"

LEDBarGraph::LEDBarGraph(GPIO_TypeDef* ports[10], uint16_t pins[10]) {
 80012dc:	b480      	push	{r7}
 80012de:	b087      	sub	sp, #28
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	60f8      	str	r0, [r7, #12]
 80012e4:	60b9      	str	r1, [r7, #8]
 80012e6:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < 10; ++i) {
 80012e8:	2300      	movs	r3, #0
 80012ea:	617b      	str	r3, [r7, #20]
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	2b09      	cmp	r3, #9
 80012f0:	dc16      	bgt.n	8001320 <_ZN11LEDBarGraphC1EPP12GPIO_TypeDefPt+0x44>
        _ports[i] = ports[i];
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	009b      	lsls	r3, r3, #2
 80012f6:	68ba      	ldr	r2, [r7, #8]
 80012f8:	4413      	add	r3, r2
 80012fa:	6819      	ldr	r1, [r3, #0]
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	697a      	ldr	r2, [r7, #20]
 8001300:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        _pins[i] = pins[i];
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	005b      	lsls	r3, r3, #1
 8001308:	687a      	ldr	r2, [r7, #4]
 800130a:	4413      	add	r3, r2
 800130c:	8819      	ldrh	r1, [r3, #0]
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	697a      	ldr	r2, [r7, #20]
 8001312:	3214      	adds	r2, #20
 8001314:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for (int i = 0; i < 10; ++i) {
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	3301      	adds	r3, #1
 800131c:	617b      	str	r3, [r7, #20]
 800131e:	e7e5      	b.n	80012ec <_ZN11LEDBarGraphC1EPP12GPIO_TypeDefPt+0x10>
    }
}
 8001320:	68fb      	ldr	r3, [r7, #12]
 8001322:	4618      	mov	r0, r3
 8001324:	371c      	adds	r7, #28
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
	...

08001330 <_ZN11LEDBarGraph8setLevelEh>:

void LEDBarGraph::setLevel(uint8_t percent) {
 8001330:	b580      	push	{r7, lr}
 8001332:	b084      	sub	sp, #16
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
 8001338:	460b      	mov	r3, r1
 800133a:	70fb      	strb	r3, [r7, #3]
    uint8_t num_leds_on = (percent * 10) / 100;
 800133c:	78fb      	ldrb	r3, [r7, #3]
 800133e:	4a13      	ldr	r2, [pc, #76]	; (800138c <_ZN11LEDBarGraph8setLevelEh+0x5c>)
 8001340:	fb82 1203 	smull	r1, r2, r2, r3
 8001344:	1092      	asrs	r2, r2, #2
 8001346:	17db      	asrs	r3, r3, #31
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	72fb      	strb	r3, [r7, #11]
    for (int i = 0; i < 10; ++i) {
 800134c:	2300      	movs	r3, #0
 800134e:	60fb      	str	r3, [r7, #12]
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	2b09      	cmp	r3, #9
 8001354:	dc16      	bgt.n	8001384 <_ZN11LEDBarGraph8setLevelEh+0x54>
        HAL_GPIO_WritePin(_ports[i], _pins[i],
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	68fa      	ldr	r2, [r7, #12]
 800135a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	68fa      	ldr	r2, [r7, #12]
 8001362:	3214      	adds	r2, #20
 8001364:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
            (i < num_leds_on) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001368:	7afb      	ldrb	r3, [r7, #11]
        HAL_GPIO_WritePin(_ports[i], _pins[i],
 800136a:	68fa      	ldr	r2, [r7, #12]
 800136c:	429a      	cmp	r2, r3
 800136e:	da01      	bge.n	8001374 <_ZN11LEDBarGraph8setLevelEh+0x44>
 8001370:	2301      	movs	r3, #1
 8001372:	e000      	b.n	8001376 <_ZN11LEDBarGraph8setLevelEh+0x46>
 8001374:	2300      	movs	r3, #0
 8001376:	461a      	mov	r2, r3
 8001378:	f004 fb2c 	bl	80059d4 <HAL_GPIO_WritePin>
    for (int i = 0; i < 10; ++i) {
 800137c:	68fb      	ldr	r3, [r7, #12]
 800137e:	3301      	adds	r3, #1
 8001380:	60fb      	str	r3, [r7, #12]
 8001382:	e7e5      	b.n	8001350 <_ZN11LEDBarGraph8setLevelEh+0x20>
    }
}
 8001384:	bf00      	nop
 8001386:	3710      	adds	r7, #16
 8001388:	46bd      	mov	sp, r7
 800138a:	bd80      	pop	{r7, pc}
 800138c:	66666667 	.word	0x66666667

08001390 <_ZN11MotorDriverC1EP17TIM_HandleTypeDefmP12GPIO_TypeDeft>:
 */


#include "MotorDriver.hpp"

MotorDriver::MotorDriver(TIM_HandleTypeDef* htim, uint32_t pwmChannel, GPIO_TypeDef* stbyPort, uint16_t stbyPin)
 8001390:	b480      	push	{r7}
 8001392:	b085      	sub	sp, #20
 8001394:	af00      	add	r7, sp, #0
 8001396:	60f8      	str	r0, [r7, #12]
 8001398:	60b9      	str	r1, [r7, #8]
 800139a:	607a      	str	r2, [r7, #4]
 800139c:	603b      	str	r3, [r7, #0]
    : _htim(htim), _pwmChannel(pwmChannel), _stbyPort(stbyPort), _stbyPin(stbyPin) {}
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	68ba      	ldr	r2, [r7, #8]
 80013a2:	601a      	str	r2, [r3, #0]
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	687a      	ldr	r2, [r7, #4]
 80013a8:	605a      	str	r2, [r3, #4]
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	683a      	ldr	r2, [r7, #0]
 80013ae:	609a      	str	r2, [r3, #8]
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	8b3a      	ldrh	r2, [r7, #24]
 80013b4:	819a      	strh	r2, [r3, #12]
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	4618      	mov	r0, r3
 80013ba:	3714      	adds	r7, #20
 80013bc:	46bd      	mov	sp, r7
 80013be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c2:	4770      	bx	lr

080013c4 <_ZN11MotorDriver5beginEv>:

void MotorDriver::begin() {
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b082      	sub	sp, #8
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
    HAL_GPIO_WritePin(_stbyPort, _stbyPin, GPIO_PIN_SET);  // Enable standby
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6898      	ldr	r0, [r3, #8]
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	899b      	ldrh	r3, [r3, #12]
 80013d4:	2201      	movs	r2, #1
 80013d6:	4619      	mov	r1, r3
 80013d8:	f004 fafc 	bl	80059d4 <HAL_GPIO_WritePin>
    HAL_TIM_PWM_Start(_htim, _pwmChannel);                 // Start PWM
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681a      	ldr	r2, [r3, #0]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	4619      	mov	r1, r3
 80013e6:	4610      	mov	r0, r2
 80013e8:	f005 f8b8 	bl	800655c <HAL_TIM_PWM_Start>
}
 80013ec:	bf00      	nop
 80013ee:	3708      	adds	r7, #8
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <_ZN11MotorDriver8setSpeedEt>:

void MotorDriver::setSpeed(uint16_t duty) {
 80013f4:	b480      	push	{r7}
 80013f6:	b083      	sub	sp, #12
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	460b      	mov	r3, r1
 80013fe:	807b      	strh	r3, [r7, #2]
    __HAL_TIM_SET_COMPARE(_htim, _pwmChannel, duty);       // Set PWM duty
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	685b      	ldr	r3, [r3, #4]
 8001404:	2b00      	cmp	r3, #0
 8001406:	d105      	bne.n	8001414 <_ZN11MotorDriver8setSpeedEt+0x20>
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	887a      	ldrh	r2, [r7, #2]
 8001410:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001412:	e018      	b.n	8001446 <_ZN11MotorDriver8setSpeedEt+0x52>
    __HAL_TIM_SET_COMPARE(_htim, _pwmChannel, duty);       // Set PWM duty
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	2b04      	cmp	r3, #4
 800141a:	d105      	bne.n	8001428 <_ZN11MotorDriver8setSpeedEt+0x34>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	887a      	ldrh	r2, [r7, #2]
 8001424:	639a      	str	r2, [r3, #56]	; 0x38
}
 8001426:	e00e      	b.n	8001446 <_ZN11MotorDriver8setSpeedEt+0x52>
    __HAL_TIM_SET_COMPARE(_htim, _pwmChannel, duty);       // Set PWM duty
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	2b08      	cmp	r3, #8
 800142e:	d105      	bne.n	800143c <_ZN11MotorDriver8setSpeedEt+0x48>
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	887a      	ldrh	r2, [r7, #2]
 8001438:	63da      	str	r2, [r3, #60]	; 0x3c
}
 800143a:	e004      	b.n	8001446 <_ZN11MotorDriver8setSpeedEt+0x52>
    __HAL_TIM_SET_COMPARE(_htim, _pwmChannel, duty);       // Set PWM duty
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	887a      	ldrh	r2, [r7, #2]
 8001444:	641a      	str	r2, [r3, #64]	; 0x40
}
 8001446:	bf00      	nop
 8001448:	370c      	adds	r7, #12
 800144a:	46bd      	mov	sp, r7
 800144c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001450:	4770      	bx	lr

08001452 <_ZN9ADCDeviceC1EP17ADC_HandleTypeDef>:
 */


#include "Potentiometer.hpp"

ADCDevice::ADCDevice(ADC_HandleTypeDef* hadc)
 8001452:	b480      	push	{r7}
 8001454:	b083      	sub	sp, #12
 8001456:	af00      	add	r7, sp, #0
 8001458:	6078      	str	r0, [r7, #4]
 800145a:	6039      	str	r1, [r7, #0]
    : _hadc(hadc) {}
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	683a      	ldr	r2, [r7, #0]
 8001460:	601a      	str	r2, [r3, #0]
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4618      	mov	r0, r3
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr

08001470 <_ZN9ADCDevice7readRawEv>:

uint16_t ADCDevice::readRaw() {
 8001470:	b580      	push	{r7, lr}
 8001472:	b088      	sub	sp, #32
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 8001478:	f107 030c 	add.w	r3, r7, #12
 800147c:	2200      	movs	r2, #0
 800147e:	601a      	str	r2, [r3, #0]
 8001480:	605a      	str	r2, [r3, #4]
 8001482:	609a      	str	r2, [r3, #8]
 8001484:	60da      	str	r2, [r3, #12]

    sConfig.Channel = ADC_CHANNEL_12;
 8001486:	230c      	movs	r3, #12
 8001488:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 800148a:	2301      	movs	r3, #1
 800148c:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800148e:	2300      	movs	r3, #0
 8001490:	617b      	str	r3, [r7, #20]

    HAL_ADC_ConfigChannel(_hadc, &sConfig);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f107 020c 	add.w	r2, r7, #12
 800149a:	4611      	mov	r1, r2
 800149c:	4618      	mov	r0, r3
 800149e:	f003 fde5 	bl	800506c <HAL_ADC_ConfigChannel>

    HAL_ADC_Start(_hadc);
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4618      	mov	r0, r3
 80014a8:	f003 fc42 	bl	8004d30 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(_hadc, HAL_MAX_DELAY);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f04f 31ff 	mov.w	r1, #4294967295
 80014b4:	4618      	mov	r0, r3
 80014b6:	f003 fd40 	bl	8004f3a <HAL_ADC_PollForConversion>
    uint16_t adcValue = HAL_ADC_GetValue(_hadc);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4618      	mov	r0, r3
 80014c0:	f003 fdc6 	bl	8005050 <HAL_ADC_GetValue>
 80014c4:	4603      	mov	r3, r0
 80014c6:	83fb      	strh	r3, [r7, #30]
    HAL_ADC_Stop(_hadc);
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	4618      	mov	r0, r3
 80014ce:	f003 fd01 	bl	8004ed4 <HAL_ADC_Stop>

    return adcValue;
 80014d2:	8bfb      	ldrh	r3, [r7, #30]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3720      	adds	r7, #32
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}

080014dc <_ZN9ADCDevice14readPercentageEv>:

uint8_t ADCDevice::readPercentage() {
 80014dc:	b580      	push	{r7, lr}
 80014de:	b084      	sub	sp, #16
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
    uint16_t value = readRaw();
 80014e4:	6878      	ldr	r0, [r7, #4]
 80014e6:	f7ff ffc3 	bl	8001470 <_ZN9ADCDevice7readRawEv>
 80014ea:	4603      	mov	r3, r0
 80014ec:	81fb      	strh	r3, [r7, #14]
    return (value / 4095.0f) * 100.0f;
 80014ee:	89fb      	ldrh	r3, [r7, #14]
 80014f0:	ee07 3a90 	vmov	s15, r3
 80014f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014f8:	eddf 6a08 	vldr	s13, [pc, #32]	; 800151c <_ZN9ADCDevice14readPercentageEv+0x40>
 80014fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001500:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8001520 <_ZN9ADCDevice14readPercentageEv+0x44>
 8001504:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001508:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800150c:	edc7 7a00 	vstr	s15, [r7]
 8001510:	783b      	ldrb	r3, [r7, #0]
 8001512:	b2db      	uxtb	r3, r3
}
 8001514:	4618      	mov	r0, r3
 8001516:	3710      	adds	r7, #16
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	457ff000 	.word	0x457ff000
 8001520:	42c80000 	.word	0x42c80000

08001524 <_ZN16ThermistorModuleC1EP17ADC_HandleTypeDefP12GPIO_TypeDeft>:
 */

#include "Thermistor.hpp"
#include <cmath>

ThermistorModule::ThermistorModule(ADC_HandleTypeDef* hadc, GPIO_TypeDef* doPort, uint16_t doPin)
 8001524:	b480      	push	{r7}
 8001526:	b085      	sub	sp, #20
 8001528:	af00      	add	r7, sp, #0
 800152a:	60f8      	str	r0, [r7, #12]
 800152c:	60b9      	str	r1, [r7, #8]
 800152e:	607a      	str	r2, [r7, #4]
 8001530:	807b      	strh	r3, [r7, #2]
    : _hadc(hadc), _doPort(doPort), _doPin(doPin) {}
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	68ba      	ldr	r2, [r7, #8]
 8001536:	601a      	str	r2, [r3, #0]
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	687a      	ldr	r2, [r7, #4]
 800153c:	605a      	str	r2, [r3, #4]
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	887a      	ldrh	r2, [r7, #2]
 8001542:	811a      	strh	r2, [r3, #8]
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	4a0a      	ldr	r2, [pc, #40]	; (8001570 <_ZN16ThermistorModuleC1EP17ADC_HandleTypeDefP12GPIO_TypeDeft+0x4c>)
 8001548:	60da      	str	r2, [r3, #12]
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	4a09      	ldr	r2, [pc, #36]	; (8001574 <_ZN16ThermistorModuleC1EP17ADC_HandleTypeDefP12GPIO_TypeDeft+0x50>)
 800154e:	611a      	str	r2, [r3, #16]
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	4a09      	ldr	r2, [pc, #36]	; (8001578 <_ZN16ThermistorModuleC1EP17ADC_HandleTypeDefP12GPIO_TypeDeft+0x54>)
 8001554:	615a      	str	r2, [r3, #20]
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	4a08      	ldr	r2, [pc, #32]	; (800157c <_ZN16ThermistorModuleC1EP17ADC_HandleTypeDefP12GPIO_TypeDeft+0x58>)
 800155a:	619a      	str	r2, [r3, #24]
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	4a08      	ldr	r2, [pc, #32]	; (8001580 <_ZN16ThermistorModuleC1EP17ADC_HandleTypeDefP12GPIO_TypeDeft+0x5c>)
 8001560:	61da      	str	r2, [r3, #28]
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	4618      	mov	r0, r3
 8001566:	3714      	adds	r7, #20
 8001568:	46bd      	mov	sp, r7
 800156a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156e:	4770      	bx	lr
 8001570:	40533333 	.word	0x40533333
 8001574:	45e42000 	.word	0x45e42000
 8001578:	4576e000 	.word	0x4576e000
 800157c:	43951333 	.word	0x43951333
 8001580:	461c4000 	.word	0x461c4000

08001584 <_ZN16ThermistorModule10readRawADCEv>:

uint16_t ThermistorModule::readRawADC() {
 8001584:	b580      	push	{r7, lr}
 8001586:	b084      	sub	sp, #16
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
    HAL_ADC_Start(_hadc);
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4618      	mov	r0, r3
 8001592:	f003 fbcd 	bl	8004d30 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(_hadc, HAL_MAX_DELAY);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f04f 31ff 	mov.w	r1, #4294967295
 800159e:	4618      	mov	r0, r3
 80015a0:	f003 fccb 	bl	8004f3a <HAL_ADC_PollForConversion>
    uint16_t raw = HAL_ADC_GetValue(_hadc);
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	4618      	mov	r0, r3
 80015aa:	f003 fd51 	bl	8005050 <HAL_ADC_GetValue>
 80015ae:	4603      	mov	r3, r0
 80015b0:	81fb      	strh	r3, [r7, #14]
    HAL_ADC_Stop(_hadc);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4618      	mov	r0, r3
 80015b8:	f003 fc8c 	bl	8004ed4 <HAL_ADC_Stop>
    return raw;
 80015bc:	89fb      	ldrh	r3, [r7, #14]
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3710      	adds	r7, #16
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
	...

080015c8 <_ZN16ThermistorModule11readVoltageEv>:

float ThermistorModule::readVoltage() {
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
    uint16_t raw = readRawADC();
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f7ff ffd7 	bl	8001584 <_ZN16ThermistorModule10readRawADCEv>
 80015d6:	4603      	mov	r3, r0
 80015d8:	81fb      	strh	r3, [r7, #14]
    return (raw / 4095.0f) * _Vref;
 80015da:	89fb      	ldrh	r3, [r7, #14]
 80015dc:	ee07 3a90 	vmov	s15, r3
 80015e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015e4:	eddf 6a06 	vldr	s13, [pc, #24]	; 8001600 <_ZN16ThermistorModule11readVoltageEv+0x38>
 80015e8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	edd3 7a03 	vldr	s15, [r3, #12]
 80015f2:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 80015f6:	eeb0 0a67 	vmov.f32	s0, s15
 80015fa:	3710      	adds	r7, #16
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	457ff000 	.word	0x457ff000

08001604 <_ZN16ThermistorModule21getTemperatureCelsiusEv>:

bool ThermistorModule::isThresholdExceeded() {
    return HAL_GPIO_ReadPin(_doPort, _doPin) == GPIO_PIN_RESET;
}

float ThermistorModule::getTemperatureCelsius() {
 8001604:	b580      	push	{r7, lr}
 8001606:	b088      	sub	sp, #32
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
    float Vout = readVoltage();
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f7ff ffdb 	bl	80015c8 <_ZN16ThermistorModule11readVoltageEv>
 8001612:	ed87 0a07 	vstr	s0, [r7, #28]

    if (Vout <= 0.01f || Vout >= _Vref - 0.01f) {
 8001616:	edd7 7a07 	vldr	s15, [r7, #28]
 800161a:	ed9f 7a36 	vldr	s14, [pc, #216]	; 80016f4 <_ZN16ThermistorModule21getTemperatureCelsiusEv+0xf0>
 800161e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001626:	d90d      	bls.n	8001644 <_ZN16ThermistorModule21getTemperatureCelsiusEv+0x40>
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	edd3 7a03 	vldr	s15, [r3, #12]
 800162e:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80016f4 <_ZN16ThermistorModule21getTemperatureCelsiusEv+0xf0>
 8001632:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001636:	ed97 7a07 	vldr	s14, [r7, #28]
 800163a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800163e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001642:	db01      	blt.n	8001648 <_ZN16ThermistorModule21getTemperatureCelsiusEv+0x44>
        // Avoid divide-by-zero or saturation error
        return -273.15f;  // Return absolute zero to indicate error
 8001644:	4b2c      	ldr	r3, [pc, #176]	; (80016f8 <_ZN16ThermistorModule21getTemperatureCelsiusEv+0xf4>)
 8001646:	e04d      	b.n	80016e4 <_ZN16ThermistorModule21getTemperatureCelsiusEv+0xe0>
    }

    float R2 = _R1 * (Vout / (_Vref - Vout));  // Thermistor resistance
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	ed93 7a04 	vldr	s14, [r3, #16]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	edd3 6a03 	vldr	s13, [r3, #12]
 8001654:	edd7 7a07 	vldr	s15, [r7, #28]
 8001658:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800165c:	ed97 6a07 	vldr	s12, [r7, #28]
 8001660:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001664:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001668:	edc7 7a06 	vstr	s15, [r7, #24]
    float lnR = log(R2 / _R0);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001672:	ed97 7a06 	vldr	s14, [r7, #24]
 8001676:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800167a:	ee16 0a90 	vmov	r0, s13
 800167e:	f7fe ff6b 	bl	8000558 <__aeabi_f2d>
 8001682:	4602      	mov	r2, r0
 8001684:	460b      	mov	r3, r1
 8001686:	ec43 2b10 	vmov	d0, r2, r3
 800168a:	f005 fd29 	bl	80070e0 <log>
 800168e:	ec53 2b10 	vmov	r2, r3, d0
 8001692:	4610      	mov	r0, r2
 8001694:	4619      	mov	r1, r3
 8001696:	f7ff fa67 	bl	8000b68 <__aeabi_d2f>
 800169a:	4603      	mov	r3, r0
 800169c:	617b      	str	r3, [r7, #20]

    float invT = (1.0f / _T0) + (lnR / _Beta);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	edd3 7a06 	vldr	s15, [r3, #24]
 80016a4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80016a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	edd3 6a05 	vldr	s13, [r3, #20]
 80016b2:	ed97 6a05 	vldr	s12, [r7, #20]
 80016b6:	eec6 7a26 	vdiv.f32	s15, s12, s13
 80016ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016be:	edc7 7a04 	vstr	s15, [r7, #16]
    float tempK = 1.0f / invT;
 80016c2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80016c6:	ed97 7a04 	vldr	s14, [r7, #16]
 80016ca:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016ce:	edc7 7a03 	vstr	s15, [r7, #12]
    float tempC = tempK - 273.15f;
 80016d2:	edd7 7a03 	vldr	s15, [r7, #12]
 80016d6:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80016fc <_ZN16ThermistorModule21getTemperatureCelsiusEv+0xf8>
 80016da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80016de:	edc7 7a02 	vstr	s15, [r7, #8]

    return tempC;
 80016e2:	68bb      	ldr	r3, [r7, #8]
}
 80016e4:	ee07 3a90 	vmov	s15, r3
 80016e8:	eeb0 0a67 	vmov.f32	s0, s15
 80016ec:	3720      	adds	r7, #32
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	3c23d70a 	.word	0x3c23d70a
 80016f8:	c3889333 	.word	0xc3889333
 80016fc:	43889333 	.word	0x43889333

08001700 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	b084      	sub	sp, #16
 8001704:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001706:	463b      	mov	r3, r7
 8001708:	2200      	movs	r2, #0
 800170a:	601a      	str	r2, [r3, #0]
 800170c:	605a      	str	r2, [r3, #4]
 800170e:	609a      	str	r2, [r3, #8]
 8001710:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001712:	4b21      	ldr	r3, [pc, #132]	; (8001798 <MX_ADC1_Init+0x98>)
 8001714:	4a21      	ldr	r2, [pc, #132]	; (800179c <MX_ADC1_Init+0x9c>)
 8001716:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001718:	4b1f      	ldr	r3, [pc, #124]	; (8001798 <MX_ADC1_Init+0x98>)
 800171a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800171e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001720:	4b1d      	ldr	r3, [pc, #116]	; (8001798 <MX_ADC1_Init+0x98>)
 8001722:	2200      	movs	r2, #0
 8001724:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001726:	4b1c      	ldr	r3, [pc, #112]	; (8001798 <MX_ADC1_Init+0x98>)
 8001728:	2200      	movs	r2, #0
 800172a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800172c:	4b1a      	ldr	r3, [pc, #104]	; (8001798 <MX_ADC1_Init+0x98>)
 800172e:	2201      	movs	r2, #1
 8001730:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001732:	4b19      	ldr	r3, [pc, #100]	; (8001798 <MX_ADC1_Init+0x98>)
 8001734:	2200      	movs	r2, #0
 8001736:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800173a:	4b17      	ldr	r3, [pc, #92]	; (8001798 <MX_ADC1_Init+0x98>)
 800173c:	2200      	movs	r2, #0
 800173e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001740:	4b15      	ldr	r3, [pc, #84]	; (8001798 <MX_ADC1_Init+0x98>)
 8001742:	4a17      	ldr	r2, [pc, #92]	; (80017a0 <MX_ADC1_Init+0xa0>)
 8001744:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001746:	4b14      	ldr	r3, [pc, #80]	; (8001798 <MX_ADC1_Init+0x98>)
 8001748:	2200      	movs	r2, #0
 800174a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800174c:	4b12      	ldr	r3, [pc, #72]	; (8001798 <MX_ADC1_Init+0x98>)
 800174e:	2201      	movs	r2, #1
 8001750:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001752:	4b11      	ldr	r3, [pc, #68]	; (8001798 <MX_ADC1_Init+0x98>)
 8001754:	2200      	movs	r2, #0
 8001756:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800175a:	4b0f      	ldr	r3, [pc, #60]	; (8001798 <MX_ADC1_Init+0x98>)
 800175c:	2201      	movs	r2, #1
 800175e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001760:	480d      	ldr	r0, [pc, #52]	; (8001798 <MX_ADC1_Init+0x98>)
 8001762:	f003 faa1 	bl	8004ca8 <HAL_ADC_Init>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800176c:	f001 f8d4 	bl	8002918 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001770:	230c      	movs	r3, #12
 8001772:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001774:	2301      	movs	r3, #1
 8001776:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001778:	2300      	movs	r3, #0
 800177a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800177c:	463b      	mov	r3, r7
 800177e:	4619      	mov	r1, r3
 8001780:	4805      	ldr	r0, [pc, #20]	; (8001798 <MX_ADC1_Init+0x98>)
 8001782:	f003 fc73 	bl	800506c <HAL_ADC_ConfigChannel>
 8001786:	4603      	mov	r3, r0
 8001788:	2b00      	cmp	r3, #0
 800178a:	d001      	beq.n	8001790 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800178c:	f001 f8c4 	bl	8002918 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001790:	bf00      	nop
 8001792:	3710      	adds	r7, #16
 8001794:	46bd      	mov	sp, r7
 8001796:	bd80      	pop	{r7, pc}
 8001798:	2000011c 	.word	0x2000011c
 800179c:	40012000 	.word	0x40012000
 80017a0:	0f000001 	.word	0x0f000001

080017a4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80017aa:	463b      	mov	r3, r7
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	605a      	str	r2, [r3, #4]
 80017b2:	609a      	str	r2, [r3, #8]
 80017b4:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC2_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 80017b6:	4b21      	ldr	r3, [pc, #132]	; (800183c <MX_ADC2_Init+0x98>)
 80017b8:	4a21      	ldr	r2, [pc, #132]	; (8001840 <MX_ADC2_Init+0x9c>)
 80017ba:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80017bc:	4b1f      	ldr	r3, [pc, #124]	; (800183c <MX_ADC2_Init+0x98>)
 80017be:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80017c2:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80017c4:	4b1d      	ldr	r3, [pc, #116]	; (800183c <MX_ADC2_Init+0x98>)
 80017c6:	2200      	movs	r2, #0
 80017c8:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 80017ca:	4b1c      	ldr	r3, [pc, #112]	; (800183c <MX_ADC2_Init+0x98>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 80017d0:	4b1a      	ldr	r3, [pc, #104]	; (800183c <MX_ADC2_Init+0x98>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80017d6:	4b19      	ldr	r3, [pc, #100]	; (800183c <MX_ADC2_Init+0x98>)
 80017d8:	2200      	movs	r2, #0
 80017da:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80017de:	4b17      	ldr	r3, [pc, #92]	; (800183c <MX_ADC2_Init+0x98>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80017e4:	4b15      	ldr	r3, [pc, #84]	; (800183c <MX_ADC2_Init+0x98>)
 80017e6:	4a17      	ldr	r2, [pc, #92]	; (8001844 <MX_ADC2_Init+0xa0>)
 80017e8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80017ea:	4b14      	ldr	r3, [pc, #80]	; (800183c <MX_ADC2_Init+0x98>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 80017f0:	4b12      	ldr	r3, [pc, #72]	; (800183c <MX_ADC2_Init+0x98>)
 80017f2:	2201      	movs	r2, #1
 80017f4:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80017f6:	4b11      	ldr	r3, [pc, #68]	; (800183c <MX_ADC2_Init+0x98>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80017fe:	4b0f      	ldr	r3, [pc, #60]	; (800183c <MX_ADC2_Init+0x98>)
 8001800:	2201      	movs	r2, #1
 8001802:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001804:	480d      	ldr	r0, [pc, #52]	; (800183c <MX_ADC2_Init+0x98>)
 8001806:	f003 fa4f 	bl	8004ca8 <HAL_ADC_Init>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 8001810:	f001 f882 	bl	8002918 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001814:	2303      	movs	r3, #3
 8001816:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001818:	2301      	movs	r3, #1
 800181a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800181c:	2300      	movs	r3, #0
 800181e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001820:	463b      	mov	r3, r7
 8001822:	4619      	mov	r1, r3
 8001824:	4805      	ldr	r0, [pc, #20]	; (800183c <MX_ADC2_Init+0x98>)
 8001826:	f003 fc21 	bl	800506c <HAL_ADC_ConfigChannel>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8001830:	f001 f872 	bl	8002918 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001834:	bf00      	nop
 8001836:	3710      	adds	r7, #16
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	20000164 	.word	0x20000164
 8001840:	40012100 	.word	0x40012100
 8001844:	0f000001 	.word	0x0f000001

08001848 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b08c      	sub	sp, #48	; 0x30
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001850:	f107 031c 	add.w	r3, r7, #28
 8001854:	2200      	movs	r2, #0
 8001856:	601a      	str	r2, [r3, #0]
 8001858:	605a      	str	r2, [r3, #4]
 800185a:	609a      	str	r2, [r3, #8]
 800185c:	60da      	str	r2, [r3, #12]
 800185e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a2e      	ldr	r2, [pc, #184]	; (8001920 <HAL_ADC_MspInit+0xd8>)
 8001866:	4293      	cmp	r3, r2
 8001868:	d128      	bne.n	80018bc <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800186a:	2300      	movs	r3, #0
 800186c:	61bb      	str	r3, [r7, #24]
 800186e:	4b2d      	ldr	r3, [pc, #180]	; (8001924 <HAL_ADC_MspInit+0xdc>)
 8001870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001872:	4a2c      	ldr	r2, [pc, #176]	; (8001924 <HAL_ADC_MspInit+0xdc>)
 8001874:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001878:	6453      	str	r3, [r2, #68]	; 0x44
 800187a:	4b2a      	ldr	r3, [pc, #168]	; (8001924 <HAL_ADC_MspInit+0xdc>)
 800187c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800187e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001882:	61bb      	str	r3, [r7, #24]
 8001884:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001886:	2300      	movs	r3, #0
 8001888:	617b      	str	r3, [r7, #20]
 800188a:	4b26      	ldr	r3, [pc, #152]	; (8001924 <HAL_ADC_MspInit+0xdc>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188e:	4a25      	ldr	r2, [pc, #148]	; (8001924 <HAL_ADC_MspInit+0xdc>)
 8001890:	f043 0304 	orr.w	r3, r3, #4
 8001894:	6313      	str	r3, [r2, #48]	; 0x30
 8001896:	4b23      	ldr	r3, [pc, #140]	; (8001924 <HAL_ADC_MspInit+0xdc>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800189a:	f003 0304 	and.w	r3, r3, #4
 800189e:	617b      	str	r3, [r7, #20]
 80018a0:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PC2     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80018a2:	2304      	movs	r3, #4
 80018a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018a6:	2303      	movs	r3, #3
 80018a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018aa:	2300      	movs	r3, #0
 80018ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80018ae:	f107 031c 	add.w	r3, r7, #28
 80018b2:	4619      	mov	r1, r3
 80018b4:	481c      	ldr	r0, [pc, #112]	; (8001928 <HAL_ADC_MspInit+0xe0>)
 80018b6:	f003 fed9 	bl	800566c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80018ba:	e02c      	b.n	8001916 <HAL_ADC_MspInit+0xce>
  else if(adcHandle->Instance==ADC2)
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4a1a      	ldr	r2, [pc, #104]	; (800192c <HAL_ADC_MspInit+0xe4>)
 80018c2:	4293      	cmp	r3, r2
 80018c4:	d127      	bne.n	8001916 <HAL_ADC_MspInit+0xce>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	613b      	str	r3, [r7, #16]
 80018ca:	4b16      	ldr	r3, [pc, #88]	; (8001924 <HAL_ADC_MspInit+0xdc>)
 80018cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018ce:	4a15      	ldr	r2, [pc, #84]	; (8001924 <HAL_ADC_MspInit+0xdc>)
 80018d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80018d4:	6453      	str	r3, [r2, #68]	; 0x44
 80018d6:	4b13      	ldr	r3, [pc, #76]	; (8001924 <HAL_ADC_MspInit+0xdc>)
 80018d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80018de:	613b      	str	r3, [r7, #16]
 80018e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018e2:	2300      	movs	r3, #0
 80018e4:	60fb      	str	r3, [r7, #12]
 80018e6:	4b0f      	ldr	r3, [pc, #60]	; (8001924 <HAL_ADC_MspInit+0xdc>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ea:	4a0e      	ldr	r2, [pc, #56]	; (8001924 <HAL_ADC_MspInit+0xdc>)
 80018ec:	f043 0301 	orr.w	r3, r3, #1
 80018f0:	6313      	str	r3, [r2, #48]	; 0x30
 80018f2:	4b0c      	ldr	r3, [pc, #48]	; (8001924 <HAL_ADC_MspInit+0xdc>)
 80018f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f6:	f003 0301 	and.w	r3, r3, #1
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = temp_sensor_Pin;
 80018fe:	2308      	movs	r3, #8
 8001900:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001902:	2303      	movs	r3, #3
 8001904:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001906:	2300      	movs	r3, #0
 8001908:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(temp_sensor_GPIO_Port, &GPIO_InitStruct);
 800190a:	f107 031c 	add.w	r3, r7, #28
 800190e:	4619      	mov	r1, r3
 8001910:	4807      	ldr	r0, [pc, #28]	; (8001930 <HAL_ADC_MspInit+0xe8>)
 8001912:	f003 feab 	bl	800566c <HAL_GPIO_Init>
}
 8001916:	bf00      	nop
 8001918:	3730      	adds	r7, #48	; 0x30
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40012000 	.word	0x40012000
 8001924:	40023800 	.word	0x40023800
 8001928:	40020800 	.word	0x40020800
 800192c:	40012100 	.word	0x40012100
 8001930:	40020000 	.word	0x40020000

08001934 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b08a      	sub	sp, #40	; 0x28
 8001938:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193a:	f107 0314 	add.w	r3, r7, #20
 800193e:	2200      	movs	r2, #0
 8001940:	601a      	str	r2, [r3, #0]
 8001942:	605a      	str	r2, [r3, #4]
 8001944:	609a      	str	r2, [r3, #8]
 8001946:	60da      	str	r2, [r3, #12]
 8001948:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800194a:	2300      	movs	r3, #0
 800194c:	613b      	str	r3, [r7, #16]
 800194e:	4b48      	ldr	r3, [pc, #288]	; (8001a70 <MX_GPIO_Init+0x13c>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001952:	4a47      	ldr	r2, [pc, #284]	; (8001a70 <MX_GPIO_Init+0x13c>)
 8001954:	f043 0304 	orr.w	r3, r3, #4
 8001958:	6313      	str	r3, [r2, #48]	; 0x30
 800195a:	4b45      	ldr	r3, [pc, #276]	; (8001a70 <MX_GPIO_Init+0x13c>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	f003 0304 	and.w	r3, r3, #4
 8001962:	613b      	str	r3, [r7, #16]
 8001964:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001966:	2300      	movs	r3, #0
 8001968:	60fb      	str	r3, [r7, #12]
 800196a:	4b41      	ldr	r3, [pc, #260]	; (8001a70 <MX_GPIO_Init+0x13c>)
 800196c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196e:	4a40      	ldr	r2, [pc, #256]	; (8001a70 <MX_GPIO_Init+0x13c>)
 8001970:	f043 0301 	orr.w	r3, r3, #1
 8001974:	6313      	str	r3, [r2, #48]	; 0x30
 8001976:	4b3e      	ldr	r3, [pc, #248]	; (8001a70 <MX_GPIO_Init+0x13c>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197a:	f003 0301 	and.w	r3, r3, #1
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	60bb      	str	r3, [r7, #8]
 8001986:	4b3a      	ldr	r3, [pc, #232]	; (8001a70 <MX_GPIO_Init+0x13c>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198a:	4a39      	ldr	r2, [pc, #228]	; (8001a70 <MX_GPIO_Init+0x13c>)
 800198c:	f043 0302 	orr.w	r3, r3, #2
 8001990:	6313      	str	r3, [r2, #48]	; 0x30
 8001992:	4b37      	ldr	r3, [pc, #220]	; (8001a70 <MX_GPIO_Init+0x13c>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001996:	f003 0302 	and.w	r3, r3, #2
 800199a:	60bb      	str	r3, [r7, #8]
 800199c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	607b      	str	r3, [r7, #4]
 80019a2:	4b33      	ldr	r3, [pc, #204]	; (8001a70 <MX_GPIO_Init+0x13c>)
 80019a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a6:	4a32      	ldr	r2, [pc, #200]	; (8001a70 <MX_GPIO_Init+0x13c>)
 80019a8:	f043 0308 	orr.w	r3, r3, #8
 80019ac:	6313      	str	r3, [r2, #48]	; 0x30
 80019ae:	4b30      	ldr	r3, [pc, #192]	; (8001a70 <MX_GPIO_Init+0x13c>)
 80019b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b2:	f003 0308 	and.w	r3, r3, #8
 80019b6:	607b      	str	r3, [r7, #4]
 80019b8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, led_0_Pin|led_1_Pin|led_2_Pin|led_3_Pin
 80019ba:	2200      	movs	r2, #0
 80019bc:	f640 41f7 	movw	r1, #3319	; 0xcf7
 80019c0:	482c      	ldr	r0, [pc, #176]	; (8001a74 <MX_GPIO_Init+0x140>)
 80019c2:	f004 f807 	bl	80059d4 <HAL_GPIO_WritePin>
                          |led_4_Pin|led_8_Pin|led_7_Pin|led_6_Pin
                          |led_5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, buzzer_Pin|green_safe_Pin|yellow_warning_Pin|red_warning_Pin, GPIO_PIN_RESET);
 80019c6:	2200      	movs	r2, #0
 80019c8:	f44f 51f0 	mov.w	r1, #7680	; 0x1e00
 80019cc:	482a      	ldr	r0, [pc, #168]	; (8001a78 <MX_GPIO_Init+0x144>)
 80019ce:	f004 f801 	bl	80059d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_9_GPIO_Port, led_9_Pin, GPIO_PIN_RESET);
 80019d2:	2200      	movs	r2, #0
 80019d4:	2104      	movs	r1, #4
 80019d6:	4829      	ldr	r0, [pc, #164]	; (8001a7c <MX_GPIO_Init+0x148>)
 80019d8:	f003 fffc 	bl	80059d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = fire_sensor_Pin;
 80019dc:	2320      	movs	r3, #32
 80019de:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019e0:	2300      	movs	r3, #0
 80019e2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019e4:	2300      	movs	r3, #0
 80019e6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(fire_sensor_GPIO_Port, &GPIO_InitStruct);
 80019e8:	f107 0314 	add.w	r3, r7, #20
 80019ec:	4619      	mov	r1, r3
 80019ee:	4824      	ldr	r0, [pc, #144]	; (8001a80 <MX_GPIO_Init+0x14c>)
 80019f0:	f003 fe3c 	bl	800566c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = led_0_Pin|led_1_Pin|led_2_Pin|led_3_Pin
 80019f4:	f640 43f7 	movw	r3, #3319	; 0xcf7
 80019f8:	617b      	str	r3, [r7, #20]
                          |led_4_Pin|led_8_Pin|led_7_Pin|led_6_Pin
                          |led_5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019fa:	2301      	movs	r3, #1
 80019fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019fe:	2300      	movs	r3, #0
 8001a00:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a02:	2300      	movs	r3, #0
 8001a04:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a06:	f107 0314 	add.w	r3, r7, #20
 8001a0a:	4619      	mov	r1, r3
 8001a0c:	4819      	ldr	r0, [pc, #100]	; (8001a74 <MX_GPIO_Init+0x140>)
 8001a0e:	f003 fe2d 	bl	800566c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = smoke_sensor_Pin;
 8001a12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001a16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a18:	2300      	movs	r3, #0
 8001a1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a1c:	2302      	movs	r3, #2
 8001a1e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(smoke_sensor_GPIO_Port, &GPIO_InitStruct);
 8001a20:	f107 0314 	add.w	r3, r7, #20
 8001a24:	4619      	mov	r1, r3
 8001a26:	4814      	ldr	r0, [pc, #80]	; (8001a78 <MX_GPIO_Init+0x144>)
 8001a28:	f003 fe20 	bl	800566c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = buzzer_Pin|green_safe_Pin|yellow_warning_Pin|red_warning_Pin;
 8001a2c:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 8001a30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a32:	2301      	movs	r3, #1
 8001a34:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a36:	2300      	movs	r3, #0
 8001a38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a3e:	f107 0314 	add.w	r3, r7, #20
 8001a42:	4619      	mov	r1, r3
 8001a44:	480c      	ldr	r0, [pc, #48]	; (8001a78 <MX_GPIO_Init+0x144>)
 8001a46:	f003 fe11 	bl	800566c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = led_9_Pin;
 8001a4a:	2304      	movs	r3, #4
 8001a4c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a4e:	2301      	movs	r3, #1
 8001a50:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a52:	2300      	movs	r3, #0
 8001a54:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a56:	2300      	movs	r3, #0
 8001a58:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(led_9_GPIO_Port, &GPIO_InitStruct);
 8001a5a:	f107 0314 	add.w	r3, r7, #20
 8001a5e:	4619      	mov	r1, r3
 8001a60:	4806      	ldr	r0, [pc, #24]	; (8001a7c <MX_GPIO_Init+0x148>)
 8001a62:	f003 fe03 	bl	800566c <HAL_GPIO_Init>

}
 8001a66:	bf00      	nop
 8001a68:	3728      	adds	r7, #40	; 0x28
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bd80      	pop	{r7, pc}
 8001a6e:	bf00      	nop
 8001a70:	40023800 	.word	0x40023800
 8001a74:	40020400 	.word	0x40020400
 8001a78:	40020800 	.word	0x40020800
 8001a7c:	40020c00 	.word	0x40020c00
 8001a80:	40020000 	.word	0x40020000

08001a84 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b08a      	sub	sp, #40	; 0x28
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8001a8c:	2300      	movs	r3, #0
 8001a8e:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8001a90:	f001 ff92 	bl	80039b8 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8001a94:	4b53      	ldr	r3, [pc, #332]	; (8001be4 <pvPortMalloc+0x160>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d101      	bne.n	8001aa0 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8001a9c:	f000 f908 	bl	8001cb0 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d012      	beq.n	8001acc <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8001aa6:	2208      	movs	r2, #8
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	f003 0307 	and.w	r3, r3, #7
 8001aae:	1ad3      	subs	r3, r2, r3
 8001ab0:	3308      	adds	r3, #8
 8001ab2:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8001ab4:	69bb      	ldr	r3, [r7, #24]
 8001ab6:	43db      	mvns	r3, r3
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d804      	bhi.n	8001ac8 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8001abe:	687a      	ldr	r2, [r7, #4]
 8001ac0:	69bb      	ldr	r3, [r7, #24]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	607b      	str	r3, [r7, #4]
 8001ac6:	e001      	b.n	8001acc <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	db70      	blt.n	8001bb4 <pvPortMalloc+0x130>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d06d      	beq.n	8001bb4 <pvPortMalloc+0x130>
 8001ad8:	4b43      	ldr	r3, [pc, #268]	; (8001be8 <pvPortMalloc+0x164>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	687a      	ldr	r2, [r7, #4]
 8001ade:	429a      	cmp	r2, r3
 8001ae0:	d868      	bhi.n	8001bb4 <pvPortMalloc+0x130>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8001ae2:	4b42      	ldr	r3, [pc, #264]	; (8001bec <pvPortMalloc+0x168>)
 8001ae4:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8001ae6:	4b41      	ldr	r3, [pc, #260]	; (8001bec <pvPortMalloc+0x168>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001aec:	e004      	b.n	8001af8 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8001aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af0:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8001af2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8001af8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	687a      	ldr	r2, [r7, #4]
 8001afe:	429a      	cmp	r2, r3
 8001b00:	d903      	bls.n	8001b0a <pvPortMalloc+0x86>
 8001b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d1f1      	bne.n	8001aee <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8001b0a:	4b36      	ldr	r3, [pc, #216]	; (8001be4 <pvPortMalloc+0x160>)
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d04f      	beq.n	8001bb4 <pvPortMalloc+0x130>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001b14:	6a3b      	ldr	r3, [r7, #32]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2208      	movs	r2, #8
 8001b1a:	4413      	add	r3, r2
 8001b1c:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001b1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b20:	681a      	ldr	r2, [r3, #0]
 8001b22:	6a3b      	ldr	r3, [r7, #32]
 8001b24:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b28:	685a      	ldr	r2, [r3, #4]
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	1ad2      	subs	r2, r2, r3
 8001b2e:	2308      	movs	r3, #8
 8001b30:	005b      	lsls	r3, r3, #1
 8001b32:	429a      	cmp	r2, r3
 8001b34:	d91f      	bls.n	8001b76 <pvPortMalloc+0xf2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001b36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	f003 0307 	and.w	r3, r3, #7
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d00a      	beq.n	8001b5e <pvPortMalloc+0xda>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8001b48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b4c:	f383 8811 	msr	BASEPRI, r3
 8001b50:	f3bf 8f6f 	isb	sy
 8001b54:	f3bf 8f4f 	dsb	sy
 8001b58:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8001b5a:	bf00      	nop
 8001b5c:	e7fe      	b.n	8001b5c <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b60:	685a      	ldr	r2, [r3, #4]
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	1ad2      	subs	r2, r2, r3
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8001b6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001b70:	6978      	ldr	r0, [r7, #20]
 8001b72:	f000 f8f9 	bl	8001d68 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001b76:	4b1c      	ldr	r3, [pc, #112]	; (8001be8 <pvPortMalloc+0x164>)
 8001b78:	681a      	ldr	r2, [r3, #0]
 8001b7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b7c:	685b      	ldr	r3, [r3, #4]
 8001b7e:	1ad3      	subs	r3, r2, r3
 8001b80:	4a19      	ldr	r2, [pc, #100]	; (8001be8 <pvPortMalloc+0x164>)
 8001b82:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001b84:	4b18      	ldr	r3, [pc, #96]	; (8001be8 <pvPortMalloc+0x164>)
 8001b86:	681a      	ldr	r2, [r3, #0]
 8001b88:	4b19      	ldr	r3, [pc, #100]	; (8001bf0 <pvPortMalloc+0x16c>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	d203      	bcs.n	8001b98 <pvPortMalloc+0x114>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001b90:	4b15      	ldr	r3, [pc, #84]	; (8001be8 <pvPortMalloc+0x164>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a16      	ldr	r2, [pc, #88]	; (8001bf0 <pvPortMalloc+0x16c>)
 8001b96:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8001b98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001ba0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba2:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8001ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8001baa:	4b12      	ldr	r3, [pc, #72]	; (8001bf4 <pvPortMalloc+0x170>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	3301      	adds	r3, #1
 8001bb0:	4a10      	ldr	r2, [pc, #64]	; (8001bf4 <pvPortMalloc+0x170>)
 8001bb2:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8001bb4:	f001 ff0e 	bl	80039d4 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	f003 0307 	and.w	r3, r3, #7
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d00a      	beq.n	8001bd8 <pvPortMalloc+0x154>
        __asm volatile
 8001bc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bc6:	f383 8811 	msr	BASEPRI, r3
 8001bca:	f3bf 8f6f 	isb	sy
 8001bce:	f3bf 8f4f 	dsb	sy
 8001bd2:	60fb      	str	r3, [r7, #12]
    }
 8001bd4:	bf00      	nop
 8001bd6:	e7fe      	b.n	8001bd6 <pvPortMalloc+0x152>
    return pvReturn;
 8001bd8:	69fb      	ldr	r3, [r7, #28]
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	3728      	adds	r7, #40	; 0x28
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	20012db4 	.word	0x20012db4
 8001be8:	20012db8 	.word	0x20012db8
 8001bec:	20012dac 	.word	0x20012dac
 8001bf0:	20012dbc 	.word	0x20012dbc
 8001bf4:	20012dc0 	.word	0x20012dc0

08001bf8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d049      	beq.n	8001c9e <vPortFree+0xa6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8001c0a:	2308      	movs	r3, #8
 8001c0c:	425b      	negs	r3, r3
 8001c0e:	697a      	ldr	r2, [r7, #20]
 8001c10:	4413      	add	r3, r2
 8001c12:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8001c18:	693b      	ldr	r3, [r7, #16]
 8001c1a:	685b      	ldr	r3, [r3, #4]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	db0a      	blt.n	8001c36 <vPortFree+0x3e>
        __asm volatile
 8001c20:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c24:	f383 8811 	msr	BASEPRI, r3
 8001c28:	f3bf 8f6f 	isb	sy
 8001c2c:	f3bf 8f4f 	dsb	sy
 8001c30:	60fb      	str	r3, [r7, #12]
    }
 8001c32:	bf00      	nop
 8001c34:	e7fe      	b.n	8001c34 <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d00a      	beq.n	8001c54 <vPortFree+0x5c>
        __asm volatile
 8001c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c42:	f383 8811 	msr	BASEPRI, r3
 8001c46:	f3bf 8f6f 	isb	sy
 8001c4a:	f3bf 8f4f 	dsb	sy
 8001c4e:	60bb      	str	r3, [r7, #8]
    }
 8001c50:	bf00      	nop
 8001c52:	e7fe      	b.n	8001c52 <vPortFree+0x5a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8001c54:	693b      	ldr	r3, [r7, #16]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	0fdb      	lsrs	r3, r3, #31
 8001c5a:	f003 0301 	and.w	r3, r3, #1
 8001c5e:	b2db      	uxtb	r3, r3
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d01c      	beq.n	8001c9e <vPortFree+0xa6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d118      	bne.n	8001c9e <vPortFree+0xa6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8001c6c:	693b      	ldr	r3, [r7, #16]
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8001c78:	f001 fe9e 	bl	80039b8 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8001c7c:	693b      	ldr	r3, [r7, #16]
 8001c7e:	685a      	ldr	r2, [r3, #4]
 8001c80:	4b09      	ldr	r3, [pc, #36]	; (8001ca8 <vPortFree+0xb0>)
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	4413      	add	r3, r2
 8001c86:	4a08      	ldr	r2, [pc, #32]	; (8001ca8 <vPortFree+0xb0>)
 8001c88:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001c8a:	6938      	ldr	r0, [r7, #16]
 8001c8c:	f000 f86c 	bl	8001d68 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8001c90:	4b06      	ldr	r3, [pc, #24]	; (8001cac <vPortFree+0xb4>)
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	3301      	adds	r3, #1
 8001c96:	4a05      	ldr	r2, [pc, #20]	; (8001cac <vPortFree+0xb4>)
 8001c98:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8001c9a:	f001 fe9b 	bl	80039d4 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8001c9e:	bf00      	nop
 8001ca0:	3718      	adds	r7, #24
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	20012db8 	.word	0x20012db8
 8001cac:	20012dc4 	.word	0x20012dc4

08001cb0 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001cb6:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8001cba:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8001cbc:	4b25      	ldr	r3, [pc, #148]	; (8001d54 <prvHeapInit+0xa4>)
 8001cbe:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	f003 0307 	and.w	r3, r3, #7
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d00c      	beq.n	8001ce4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	3307      	adds	r3, #7
 8001cce:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	f023 0307 	bic.w	r3, r3, #7
 8001cd6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8001cd8:	68ba      	ldr	r2, [r7, #8]
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	1ad3      	subs	r3, r2, r3
 8001cde:	4a1d      	ldr	r2, [pc, #116]	; (8001d54 <prvHeapInit+0xa4>)
 8001ce0:	4413      	add	r3, r2
 8001ce2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001ce8:	4a1b      	ldr	r2, [pc, #108]	; (8001d58 <prvHeapInit+0xa8>)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8001cee:	4b1a      	ldr	r3, [pc, #104]	; (8001d58 <prvHeapInit+0xa8>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	68ba      	ldr	r2, [r7, #8]
 8001cf8:	4413      	add	r3, r2
 8001cfa:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8001cfc:	2208      	movs	r2, #8
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	1a9b      	subs	r3, r3, r2
 8001d02:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	f023 0307 	bic.w	r3, r3, #7
 8001d0a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	4a13      	ldr	r2, [pc, #76]	; (8001d5c <prvHeapInit+0xac>)
 8001d10:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8001d12:	4b12      	ldr	r3, [pc, #72]	; (8001d5c <prvHeapInit+0xac>)
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	2200      	movs	r2, #0
 8001d18:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8001d1a:	4b10      	ldr	r3, [pc, #64]	; (8001d5c <prvHeapInit+0xac>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	2200      	movs	r2, #0
 8001d20:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	68fa      	ldr	r2, [r7, #12]
 8001d2a:	1ad2      	subs	r2, r2, r3
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001d30:	4b0a      	ldr	r3, [pc, #40]	; (8001d5c <prvHeapInit+0xac>)
 8001d32:	681a      	ldr	r2, [r3, #0]
 8001d34:	683b      	ldr	r3, [r7, #0]
 8001d36:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	685b      	ldr	r3, [r3, #4]
 8001d3c:	4a08      	ldr	r2, [pc, #32]	; (8001d60 <prvHeapInit+0xb0>)
 8001d3e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001d40:	683b      	ldr	r3, [r7, #0]
 8001d42:	685b      	ldr	r3, [r3, #4]
 8001d44:	4a07      	ldr	r2, [pc, #28]	; (8001d64 <prvHeapInit+0xb4>)
 8001d46:	6013      	str	r3, [r2, #0]
}
 8001d48:	bf00      	nop
 8001d4a:	3714      	adds	r7, #20
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr
 8001d54:	200001ac 	.word	0x200001ac
 8001d58:	20012dac 	.word	0x20012dac
 8001d5c:	20012db4 	.word	0x20012db4
 8001d60:	20012dbc 	.word	0x20012dbc
 8001d64:	20012db8 	.word	0x20012db8

08001d68 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b085      	sub	sp, #20
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001d70:	4b28      	ldr	r3, [pc, #160]	; (8001e14 <prvInsertBlockIntoFreeList+0xac>)
 8001d72:	60fb      	str	r3, [r7, #12]
 8001d74:	e002      	b.n	8001d7c <prvInsertBlockIntoFreeList+0x14>
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	60fb      	str	r3, [r7, #12]
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	429a      	cmp	r2, r3
 8001d84:	d8f7      	bhi.n	8001d76 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	68ba      	ldr	r2, [r7, #8]
 8001d90:	4413      	add	r3, r2
 8001d92:	687a      	ldr	r2, [r7, #4]
 8001d94:	429a      	cmp	r2, r3
 8001d96:	d108      	bne.n	8001daa <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	685a      	ldr	r2, [r3, #4]
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	441a      	add	r2, r3
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	68ba      	ldr	r2, [r7, #8]
 8001db4:	441a      	add	r2, r3
 8001db6:	68fb      	ldr	r3, [r7, #12]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	429a      	cmp	r2, r3
 8001dbc:	d118      	bne.n	8001df0 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	4b15      	ldr	r3, [pc, #84]	; (8001e18 <prvInsertBlockIntoFreeList+0xb0>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d00d      	beq.n	8001de6 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	685a      	ldr	r2, [r3, #4]
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	685b      	ldr	r3, [r3, #4]
 8001dd4:	441a      	add	r2, r3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	681a      	ldr	r2, [r3, #0]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	601a      	str	r2, [r3, #0]
 8001de4:	e008      	b.n	8001df8 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8001de6:	4b0c      	ldr	r3, [pc, #48]	; (8001e18 <prvInsertBlockIntoFreeList+0xb0>)
 8001de8:	681a      	ldr	r2, [r3, #0]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	601a      	str	r2, [r3, #0]
 8001dee:	e003      	b.n	8001df8 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8001df8:	68fa      	ldr	r2, [r7, #12]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d002      	beq.n	8001e06 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001e06:	bf00      	nop
 8001e08:	3714      	adds	r7, #20
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e10:	4770      	bx	lr
 8001e12:	bf00      	nop
 8001e14:	20012dac 	.word	0x20012dac
 8001e18:	20012db4 	.word	0x20012db4

08001e1c <SetOutput>:
 *  Created on: 16-Jan-2023
 *      Author: Alok Ranjan
 */

void SetOutput(GPIO_TypeDef *gpio,uint32_t pin)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	b083      	sub	sp, #12
 8001e20:	af00      	add	r7, sp, #0
 8001e22:	6078      	str	r0, [r7, #4]
 8001e24:	6039      	str	r1, [r7, #0]
	gpio->MODER|=(1<<(pin*2));
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	683a      	ldr	r2, [r7, #0]
 8001e2c:	0052      	lsls	r2, r2, #1
 8001e2e:	2101      	movs	r1, #1
 8001e30:	fa01 f202 	lsl.w	r2, r1, r2
 8001e34:	431a      	orrs	r2, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	601a      	str	r2, [r3, #0]
	gpio->MODER&=~(1<<((pin*2)+1));
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	683a      	ldr	r2, [r7, #0]
 8001e40:	0052      	lsls	r2, r2, #1
 8001e42:	3201      	adds	r2, #1
 8001e44:	2101      	movs	r1, #1
 8001e46:	fa01 f202 	lsl.w	r2, r1, r2
 8001e4a:	43d2      	mvns	r2, r2
 8001e4c:	401a      	ands	r2, r3
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	601a      	str	r2, [r3, #0]
}
 8001e52:	bf00      	nop
 8001e54:	370c      	adds	r7, #12
 8001e56:	46bd      	mov	sp, r7
 8001e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5c:	4770      	bx	lr

08001e5e <SetBit>:

void SetBit(GPIO_TypeDef *gpio,uint32_t pin)
{
 8001e5e:	b480      	push	{r7}
 8001e60:	b083      	sub	sp, #12
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
 8001e66:	6039      	str	r1, [r7, #0]
	gpio->ODR|=(1<<pin);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	695b      	ldr	r3, [r3, #20]
 8001e6c:	2101      	movs	r1, #1
 8001e6e:	683a      	ldr	r2, [r7, #0]
 8001e70:	fa01 f202 	lsl.w	r2, r1, r2
 8001e74:	431a      	orrs	r2, r3
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	615a      	str	r2, [r3, #20]
}
 8001e7a:	bf00      	nop
 8001e7c:	370c      	adds	r7, #12
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr

08001e86 <ClrBit>:

void ClrBit(GPIO_TypeDef *gpio,uint32_t pin)
{
 8001e86:	b480      	push	{r7}
 8001e88:	b083      	sub	sp, #12
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
 8001e8e:	6039      	str	r1, [r7, #0]
	gpio->ODR&=~(1<<pin);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	695b      	ldr	r3, [r3, #20]
 8001e94:	2101      	movs	r1, #1
 8001e96:	683a      	ldr	r2, [r7, #0]
 8001e98:	fa01 f202 	lsl.w	r2, r1, r2
 8001e9c:	43d2      	mvns	r2, r2
 8001e9e:	401a      	ands	r2, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	615a      	str	r2, [r3, #20]
}
 8001ea4:	bf00      	nop
 8001ea6:	370c      	adds	r7, #12
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eae:	4770      	bx	lr

08001eb0 <DelayLcd>:
{
	gpio->ODR^=(1<<pin);
}

void DelayLcd(void)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
	uint32_t i=0;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	607b      	str	r3, [r7, #4]
	for(i=0;i<16800;i++);
 8001eba:	2300      	movs	r3, #0
 8001ebc:	607b      	str	r3, [r7, #4]
 8001ebe:	e002      	b.n	8001ec6 <DelayLcd+0x16>
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	607b      	str	r3, [r7, #4]
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	f244 129f 	movw	r2, #16799	; 0x419f
 8001ecc:	4293      	cmp	r3, r2
 8001ece:	d9f7      	bls.n	8001ec0 <DelayLcd+0x10>
}
 8001ed0:	bf00      	nop
 8001ed2:	bf00      	nop
 8001ed4:	370c      	adds	r7, #12
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001edc:	4770      	bx	lr
	...

08001ee0 <LcdInit>:

void LcdInit(void)
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |=(RCC_AHB1ENR_GPIOAEN);
 8001ee4:	4b1c      	ldr	r3, [pc, #112]	; (8001f58 <LcdInit+0x78>)
 8001ee6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ee8:	4a1b      	ldr	r2, [pc, #108]	; (8001f58 <LcdInit+0x78>)
 8001eea:	f043 0301 	orr.w	r3, r3, #1
 8001eee:	6313      	str	r3, [r2, #48]	; 0x30
	RCC->AHB1ENR |=(RCC_AHB1ENR_GPIOBEN);
 8001ef0:	4b19      	ldr	r3, [pc, #100]	; (8001f58 <LcdInit+0x78>)
 8001ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ef4:	4a18      	ldr	r2, [pc, #96]	; (8001f58 <LcdInit+0x78>)
 8001ef6:	f043 0302 	orr.w	r3, r3, #2
 8001efa:	6313      	str	r3, [r2, #48]	; 0x30
	SetOutput(PORT_RS,PIN_RS);
 8001efc:	2100      	movs	r1, #0
 8001efe:	4817      	ldr	r0, [pc, #92]	; (8001f5c <LcdInit+0x7c>)
 8001f00:	f7ff ff8c 	bl	8001e1c <SetOutput>
	SetOutput(PORT_EN,PIN_EN);
 8001f04:	2101      	movs	r1, #1
 8001f06:	4815      	ldr	r0, [pc, #84]	; (8001f5c <LcdInit+0x7c>)
 8001f08:	f7ff ff88 	bl	8001e1c <SetOutput>
	SetOutput(PORT_D4,PIN_D4);
 8001f0c:	210c      	movs	r1, #12
 8001f0e:	4814      	ldr	r0, [pc, #80]	; (8001f60 <LcdInit+0x80>)
 8001f10:	f7ff ff84 	bl	8001e1c <SetOutput>
	SetOutput(PORT_D5,PIN_D5);
 8001f14:	210d      	movs	r1, #13
 8001f16:	4812      	ldr	r0, [pc, #72]	; (8001f60 <LcdInit+0x80>)
 8001f18:	f7ff ff80 	bl	8001e1c <SetOutput>
	SetOutput(PORT_D6,PIN_D6);
 8001f1c:	210e      	movs	r1, #14
 8001f1e:	4810      	ldr	r0, [pc, #64]	; (8001f60 <LcdInit+0x80>)
 8001f20:	f7ff ff7c 	bl	8001e1c <SetOutput>
	SetOutput(PORT_D7,PIN_D7);
 8001f24:	210f      	movs	r1, #15
 8001f26:	480e      	ldr	r0, [pc, #56]	; (8001f60 <LcdInit+0x80>)
 8001f28:	f7ff ff78 	bl	8001e1c <SetOutput>

	LcdFxn(0,0x33);
 8001f2c:	2133      	movs	r1, #51	; 0x33
 8001f2e:	2000      	movs	r0, #0
 8001f30:	f000 f818 	bl	8001f64 <LcdFxn>
	LcdFxn(0,0x32);
 8001f34:	2132      	movs	r1, #50	; 0x32
 8001f36:	2000      	movs	r0, #0
 8001f38:	f000 f814 	bl	8001f64 <LcdFxn>
	LcdFxn(0,0x28);
 8001f3c:	2128      	movs	r1, #40	; 0x28
 8001f3e:	2000      	movs	r0, #0
 8001f40:	f000 f810 	bl	8001f64 <LcdFxn>
	LcdFxn(0,0x0c);
 8001f44:	210c      	movs	r1, #12
 8001f46:	2000      	movs	r0, #0
 8001f48:	f000 f80c 	bl	8001f64 <LcdFxn>
	LcdFxn(0,0x01);
 8001f4c:	2101      	movs	r1, #1
 8001f4e:	2000      	movs	r0, #0
 8001f50:	f000 f808 	bl	8001f64 <LcdFxn>
}
 8001f54:	bf00      	nop
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	40023800 	.word	0x40023800
 8001f5c:	40020000 	.word	0x40020000
 8001f60:	40020400 	.word	0x40020400

08001f64 <LcdFxn>:

void LcdFxn(uint8_t cmd,uint8_t val)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	460a      	mov	r2, r1
 8001f6e:	71fb      	strb	r3, [r7, #7]
 8001f70:	4613      	mov	r3, r2
 8001f72:	71bb      	strb	r3, [r7, #6]

	if(val&(1<<7))
 8001f74:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	da04      	bge.n	8001f86 <LcdFxn+0x22>
	SetBit(PORT_D7,PIN_D7);
 8001f7c:	210f      	movs	r1, #15
 8001f7e:	484f      	ldr	r0, [pc, #316]	; (80020bc <LcdFxn+0x158>)
 8001f80:	f7ff ff6d 	bl	8001e5e <SetBit>
 8001f84:	e003      	b.n	8001f8e <LcdFxn+0x2a>
	else
	ClrBit(PORT_D7,PIN_D7);
 8001f86:	210f      	movs	r1, #15
 8001f88:	484c      	ldr	r0, [pc, #304]	; (80020bc <LcdFxn+0x158>)
 8001f8a:	f7ff ff7c 	bl	8001e86 <ClrBit>

	if(val&(1<<6))
 8001f8e:	79bb      	ldrb	r3, [r7, #6]
 8001f90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d004      	beq.n	8001fa2 <LcdFxn+0x3e>
	SetBit(PORT_D6,PIN_D6);
 8001f98:	210e      	movs	r1, #14
 8001f9a:	4848      	ldr	r0, [pc, #288]	; (80020bc <LcdFxn+0x158>)
 8001f9c:	f7ff ff5f 	bl	8001e5e <SetBit>
 8001fa0:	e003      	b.n	8001faa <LcdFxn+0x46>
	else
	ClrBit(PORT_D6,PIN_D6);
 8001fa2:	210e      	movs	r1, #14
 8001fa4:	4845      	ldr	r0, [pc, #276]	; (80020bc <LcdFxn+0x158>)
 8001fa6:	f7ff ff6e 	bl	8001e86 <ClrBit>

	if(val&(1<<5))
 8001faa:	79bb      	ldrb	r3, [r7, #6]
 8001fac:	f003 0320 	and.w	r3, r3, #32
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d004      	beq.n	8001fbe <LcdFxn+0x5a>
	SetBit(PORT_D5,PIN_D5);
 8001fb4:	210d      	movs	r1, #13
 8001fb6:	4841      	ldr	r0, [pc, #260]	; (80020bc <LcdFxn+0x158>)
 8001fb8:	f7ff ff51 	bl	8001e5e <SetBit>
 8001fbc:	e003      	b.n	8001fc6 <LcdFxn+0x62>
	else
	ClrBit(PORT_D5,PIN_D5);
 8001fbe:	210d      	movs	r1, #13
 8001fc0:	483e      	ldr	r0, [pc, #248]	; (80020bc <LcdFxn+0x158>)
 8001fc2:	f7ff ff60 	bl	8001e86 <ClrBit>

	if(val&(1<<4))
 8001fc6:	79bb      	ldrb	r3, [r7, #6]
 8001fc8:	f003 0310 	and.w	r3, r3, #16
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d004      	beq.n	8001fda <LcdFxn+0x76>
	SetBit(PORT_D4,PIN_D4);
 8001fd0:	210c      	movs	r1, #12
 8001fd2:	483a      	ldr	r0, [pc, #232]	; (80020bc <LcdFxn+0x158>)
 8001fd4:	f7ff ff43 	bl	8001e5e <SetBit>
 8001fd8:	e003      	b.n	8001fe2 <LcdFxn+0x7e>
	else
	ClrBit(PORT_D4,PIN_D4);
 8001fda:	210c      	movs	r1, #12
 8001fdc:	4837      	ldr	r0, [pc, #220]	; (80020bc <LcdFxn+0x158>)
 8001fde:	f7ff ff52 	bl	8001e86 <ClrBit>

	if(cmd)   SetBit(PORT_RS,PIN_RS);
 8001fe2:	79fb      	ldrb	r3, [r7, #7]
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d004      	beq.n	8001ff2 <LcdFxn+0x8e>
 8001fe8:	2100      	movs	r1, #0
 8001fea:	4835      	ldr	r0, [pc, #212]	; (80020c0 <LcdFxn+0x15c>)
 8001fec:	f7ff ff37 	bl	8001e5e <SetBit>
 8001ff0:	e003      	b.n	8001ffa <LcdFxn+0x96>
	else	  ClrBit(PORT_RS,PIN_RS);
 8001ff2:	2100      	movs	r1, #0
 8001ff4:	4832      	ldr	r0, [pc, #200]	; (80020c0 <LcdFxn+0x15c>)
 8001ff6:	f7ff ff46 	bl	8001e86 <ClrBit>

	SetBit(PORT_EN,PIN_EN);
 8001ffa:	2101      	movs	r1, #1
 8001ffc:	4830      	ldr	r0, [pc, #192]	; (80020c0 <LcdFxn+0x15c>)
 8001ffe:	f7ff ff2e 	bl	8001e5e <SetBit>
	DelayLcd();
 8002002:	f7ff ff55 	bl	8001eb0 <DelayLcd>
	ClrBit(PORT_EN,PIN_EN);
 8002006:	2101      	movs	r1, #1
 8002008:	482d      	ldr	r0, [pc, #180]	; (80020c0 <LcdFxn+0x15c>)
 800200a:	f7ff ff3c 	bl	8001e86 <ClrBit>
	DelayLcd();
 800200e:	f7ff ff4f 	bl	8001eb0 <DelayLcd>


	if(val&(1<<3))
 8002012:	79bb      	ldrb	r3, [r7, #6]
 8002014:	f003 0308 	and.w	r3, r3, #8
 8002018:	2b00      	cmp	r3, #0
 800201a:	d004      	beq.n	8002026 <LcdFxn+0xc2>
	SetBit(PORT_D7,PIN_D7);
 800201c:	210f      	movs	r1, #15
 800201e:	4827      	ldr	r0, [pc, #156]	; (80020bc <LcdFxn+0x158>)
 8002020:	f7ff ff1d 	bl	8001e5e <SetBit>
 8002024:	e003      	b.n	800202e <LcdFxn+0xca>
	else
	ClrBit(PORT_D7,PIN_D7);
 8002026:	210f      	movs	r1, #15
 8002028:	4824      	ldr	r0, [pc, #144]	; (80020bc <LcdFxn+0x158>)
 800202a:	f7ff ff2c 	bl	8001e86 <ClrBit>

	if(val&(1<<2))
 800202e:	79bb      	ldrb	r3, [r7, #6]
 8002030:	f003 0304 	and.w	r3, r3, #4
 8002034:	2b00      	cmp	r3, #0
 8002036:	d004      	beq.n	8002042 <LcdFxn+0xde>
	SetBit(PORT_D6,PIN_D6);
 8002038:	210e      	movs	r1, #14
 800203a:	4820      	ldr	r0, [pc, #128]	; (80020bc <LcdFxn+0x158>)
 800203c:	f7ff ff0f 	bl	8001e5e <SetBit>
 8002040:	e003      	b.n	800204a <LcdFxn+0xe6>
	else
	ClrBit(PORT_D6,PIN_D6);
 8002042:	210e      	movs	r1, #14
 8002044:	481d      	ldr	r0, [pc, #116]	; (80020bc <LcdFxn+0x158>)
 8002046:	f7ff ff1e 	bl	8001e86 <ClrBit>

	if(val&(1<<1))
 800204a:	79bb      	ldrb	r3, [r7, #6]
 800204c:	f003 0302 	and.w	r3, r3, #2
 8002050:	2b00      	cmp	r3, #0
 8002052:	d004      	beq.n	800205e <LcdFxn+0xfa>
	SetBit(PORT_D5,PIN_D5);
 8002054:	210d      	movs	r1, #13
 8002056:	4819      	ldr	r0, [pc, #100]	; (80020bc <LcdFxn+0x158>)
 8002058:	f7ff ff01 	bl	8001e5e <SetBit>
 800205c:	e003      	b.n	8002066 <LcdFxn+0x102>
	else
	ClrBit(PORT_D5,PIN_D5);
 800205e:	210d      	movs	r1, #13
 8002060:	4816      	ldr	r0, [pc, #88]	; (80020bc <LcdFxn+0x158>)
 8002062:	f7ff ff10 	bl	8001e86 <ClrBit>

	if(val&(1<<0))
 8002066:	79bb      	ldrb	r3, [r7, #6]
 8002068:	f003 0301 	and.w	r3, r3, #1
 800206c:	2b00      	cmp	r3, #0
 800206e:	d004      	beq.n	800207a <LcdFxn+0x116>
	SetBit(PORT_D4,PIN_D4);
 8002070:	210c      	movs	r1, #12
 8002072:	4812      	ldr	r0, [pc, #72]	; (80020bc <LcdFxn+0x158>)
 8002074:	f7ff fef3 	bl	8001e5e <SetBit>
 8002078:	e003      	b.n	8002082 <LcdFxn+0x11e>
	else
	ClrBit(PORT_D4,PIN_D4);
 800207a:	210c      	movs	r1, #12
 800207c:	480f      	ldr	r0, [pc, #60]	; (80020bc <LcdFxn+0x158>)
 800207e:	f7ff ff02 	bl	8001e86 <ClrBit>

	if(cmd)   SetBit(PORT_RS,PIN_RS);
 8002082:	79fb      	ldrb	r3, [r7, #7]
 8002084:	2b00      	cmp	r3, #0
 8002086:	d004      	beq.n	8002092 <LcdFxn+0x12e>
 8002088:	2100      	movs	r1, #0
 800208a:	480d      	ldr	r0, [pc, #52]	; (80020c0 <LcdFxn+0x15c>)
 800208c:	f7ff fee7 	bl	8001e5e <SetBit>
 8002090:	e003      	b.n	800209a <LcdFxn+0x136>
	else	  ClrBit(PORT_RS,PIN_RS);
 8002092:	2100      	movs	r1, #0
 8002094:	480a      	ldr	r0, [pc, #40]	; (80020c0 <LcdFxn+0x15c>)
 8002096:	f7ff fef6 	bl	8001e86 <ClrBit>

	SetBit(PORT_EN,PIN_EN);
 800209a:	2101      	movs	r1, #1
 800209c:	4808      	ldr	r0, [pc, #32]	; (80020c0 <LcdFxn+0x15c>)
 800209e:	f7ff fede 	bl	8001e5e <SetBit>
	DelayLcd();
 80020a2:	f7ff ff05 	bl	8001eb0 <DelayLcd>
	ClrBit(PORT_EN,PIN_EN);
 80020a6:	2101      	movs	r1, #1
 80020a8:	4805      	ldr	r0, [pc, #20]	; (80020c0 <LcdFxn+0x15c>)
 80020aa:	f7ff feec 	bl	8001e86 <ClrBit>
	DelayLcd();
 80020ae:	f7ff feff 	bl	8001eb0 <DelayLcd>

}
 80020b2:	bf00      	nop
 80020b4:	3708      	adds	r7, #8
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	40020400 	.word	0x40020400
 80020c0:	40020000 	.word	0x40020000

080020c4 <lprint>:

void lprint(uint8_t add, char *str)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	4603      	mov	r3, r0
 80020cc:	6039      	str	r1, [r7, #0]
 80020ce:	71fb      	strb	r3, [r7, #7]
   uint8_t  i=0;
 80020d0:	2300      	movs	r3, #0
 80020d2:	73fb      	strb	r3, [r7, #15]
   LcdFxn(0,add);
 80020d4:	79fb      	ldrb	r3, [r7, #7]
 80020d6:	4619      	mov	r1, r3
 80020d8:	2000      	movs	r0, #0
 80020da:	f7ff ff43 	bl	8001f64 <LcdFxn>

   while(str[i]!=0)
 80020de:	e00d      	b.n	80020fc <lprint+0x38>
   {
	   LcdFxn(1,str[i]);
 80020e0:	7bfb      	ldrb	r3, [r7, #15]
 80020e2:	683a      	ldr	r2, [r7, #0]
 80020e4:	4413      	add	r3, r2
 80020e6:	781b      	ldrb	r3, [r3, #0]
 80020e8:	4619      	mov	r1, r3
 80020ea:	2001      	movs	r0, #1
 80020ec:	f7ff ff3a 	bl	8001f64 <LcdFxn>
	   str++;
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	3301      	adds	r3, #1
 80020f4:	603b      	str	r3, [r7, #0]
	   if(i>16)
 80020f6:	7bfb      	ldrb	r3, [r7, #15]
 80020f8:	2b10      	cmp	r3, #16
 80020fa:	d806      	bhi.n	800210a <lprint+0x46>
   while(str[i]!=0)
 80020fc:	7bfb      	ldrb	r3, [r7, #15]
 80020fe:	683a      	ldr	r2, [r7, #0]
 8002100:	4413      	add	r3, r2
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d1eb      	bne.n	80020e0 <lprint+0x1c>
		   break;
   }
}
 8002108:	e000      	b.n	800210c <lprint+0x48>
		   break;
 800210a:	bf00      	nop
}
 800210c:	bf00      	nop
 800210e:	3710      	adds	r7, #16
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002114:	b480      	push	{r7}
 8002116:	b083      	sub	sp, #12
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f103 0208 	add.w	r2, r3, #8
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	f04f 32ff 	mov.w	r2, #4294967295
 800212c:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	f103 0208 	add.w	r2, r3, #8
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	f103 0208 	add.w	r2, r3, #8
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2200      	movs	r2, #0
 8002146:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002148:	bf00      	nop
 800214a:	370c      	adds	r7, #12
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr

08002154 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002154:	b480      	push	{r7}
 8002156:	b083      	sub	sp, #12
 8002158:	af00      	add	r7, sp, #0
 800215a:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2200      	movs	r2, #0
 8002160:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002162:	bf00      	nop
 8002164:	370c      	adds	r7, #12
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr

0800216e <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800216e:	b480      	push	{r7}
 8002170:	b085      	sub	sp, #20
 8002172:	af00      	add	r7, sp, #0
 8002174:	6078      	str	r0, [r7, #4]
 8002176:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800217e:	68bb      	ldr	r3, [r7, #8]
 8002180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002184:	d103      	bne.n	800218e <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	691b      	ldr	r3, [r3, #16]
 800218a:	60fb      	str	r3, [r7, #12]
 800218c:	e00c      	b.n	80021a8 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	3308      	adds	r3, #8
 8002192:	60fb      	str	r3, [r7, #12]
 8002194:	e002      	b.n	800219c <vListInsert+0x2e>
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	685b      	ldr	r3, [r3, #4]
 800219a:	60fb      	str	r3, [r7, #12]
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	68ba      	ldr	r2, [r7, #8]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d2f6      	bcs.n	8002196 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	685a      	ldr	r2, [r3, #4]
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	683a      	ldr	r2, [r7, #0]
 80021b6:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80021b8:	683b      	ldr	r3, [r7, #0]
 80021ba:	68fa      	ldr	r2, [r7, #12]
 80021bc:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	683a      	ldr	r2, [r7, #0]
 80021c2:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	687a      	ldr	r2, [r7, #4]
 80021c8:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	1c5a      	adds	r2, r3, #1
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	601a      	str	r2, [r3, #0]
}
 80021d4:	bf00      	nop
 80021d6:	3714      	adds	r7, #20
 80021d8:	46bd      	mov	sp, r7
 80021da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021de:	4770      	bx	lr

080021e0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80021e0:	b480      	push	{r7}
 80021e2:	b085      	sub	sp, #20
 80021e4:	af00      	add	r7, sp, #0
 80021e6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	691b      	ldr	r3, [r3, #16]
 80021ec:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	6892      	ldr	r2, [r2, #8]
 80021f6:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	687a      	ldr	r2, [r7, #4]
 80021fe:	6852      	ldr	r2, [r2, #4]
 8002200:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	687a      	ldr	r2, [r7, #4]
 8002208:	429a      	cmp	r2, r3
 800220a:	d103      	bne.n	8002214 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	689a      	ldr	r2, [r3, #8]
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2200      	movs	r2, #0
 8002218:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	1e5a      	subs	r2, r3, #1
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
}
 8002228:	4618      	mov	r0, r3
 800222a:	3714      	adds	r7, #20
 800222c:	46bd      	mov	sp, r7
 800222e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002232:	4770      	bx	lr

08002234 <_Z10SensorTaskPv>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


void SensorTask(void *params) {
 8002234:	b580      	push	{r7, lr}
 8002236:	b082      	sub	sp, #8
 8002238:	af00      	add	r7, sp, #0
 800223a:	6078      	str	r0, [r7, #4]
    while (1) {
        fire_detected = FireSensor.isLightDetected();
 800223c:	4825      	ldr	r0, [pc, #148]	; (80022d4 <_Z10SensorTaskPv+0xa0>)
 800223e:	f7ff f835 	bl	80012ac <_ZN9LDRSensor15isLightDetectedEv>
 8002242:	4603      	mov	r3, r0
 8002244:	461a      	mov	r2, r3
 8002246:	4b24      	ldr	r3, [pc, #144]	; (80022d8 <_Z10SensorTaskPv+0xa4>)
 8002248:	701a      	strb	r2, [r3, #0]
        smoke_detected = SmokeDetect();
 800224a:	f000 fb41 	bl	80028d0 <_Z11SmokeDetectv>
 800224e:	4603      	mov	r3, r0
 8002250:	461a      	mov	r2, r3
 8002252:	4b22      	ldr	r3, [pc, #136]	; (80022dc <_Z10SensorTaskPv+0xa8>)
 8002254:	701a      	strb	r2, [r3, #0]
        gas_percent = GasSensor.readPercentage();
 8002256:	4822      	ldr	r0, [pc, #136]	; (80022e0 <_Z10SensorTaskPv+0xac>)
 8002258:	f7ff f940 	bl	80014dc <_ZN9ADCDevice14readPercentageEv>
 800225c:	4603      	mov	r3, r0
 800225e:	ee07 3a90 	vmov	s15, r3
 8002262:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002266:	4b1f      	ldr	r3, [pc, #124]	; (80022e4 <_Z10SensorTaskPv+0xb0>)
 8002268:	edc3 7a00 	vstr	s15, [r3]

        if(gas_percent >= 99)
 800226c:	4b1d      	ldr	r3, [pc, #116]	; (80022e4 <_Z10SensorTaskPv+0xb0>)
 800226e:	edd3 7a00 	vldr	s15, [r3]
 8002272:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80022e8 <_Z10SensorTaskPv+0xb4>
 8002276:	eef4 7ac7 	vcmpe.f32	s15, s14
 800227a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800227e:	bfac      	ite	ge
 8002280:	2301      	movge	r3, #1
 8002282:	2300      	movlt	r3, #0
 8002284:	b2db      	uxtb	r3, r3
 8002286:	2b00      	cmp	r3, #0
 8002288:	d002      	beq.n	8002290 <_Z10SensorTaskPv+0x5c>
        {
        	gas_percent = 99;
 800228a:	4b16      	ldr	r3, [pc, #88]	; (80022e4 <_Z10SensorTaskPv+0xb0>)
 800228c:	4a17      	ldr	r2, [pc, #92]	; (80022ec <_Z10SensorTaskPv+0xb8>)
 800228e:	601a      	str	r2, [r3, #0]
        }

        if (gas_percent > 20) {
 8002290:	4b14      	ldr	r3, [pc, #80]	; (80022e4 <_Z10SensorTaskPv+0xb0>)
 8002292:	edd3 7a00 	vldr	s15, [r3]
 8002296:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 800229a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800229e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022a2:	bfcc      	ite	gt
 80022a4:	2301      	movgt	r3, #1
 80022a6:	2300      	movle	r3, #0
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d003      	beq.n	80022b6 <_Z10SensorTaskPv+0x82>
			gas_detected = true;
 80022ae:	4b10      	ldr	r3, [pc, #64]	; (80022f0 <_Z10SensorTaskPv+0xbc>)
 80022b0:	2201      	movs	r2, #1
 80022b2:	701a      	strb	r2, [r3, #0]
 80022b4:	e002      	b.n	80022bc <_Z10SensorTaskPv+0x88>
		}else
		{
			gas_detected = false;
 80022b6:	4b0e      	ldr	r3, [pc, #56]	; (80022f0 <_Z10SensorTaskPv+0xbc>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	701a      	strb	r2, [r3, #0]
		}
        temperature = TempSensor.getTemperatureCelsius();
 80022bc:	480d      	ldr	r0, [pc, #52]	; (80022f4 <_Z10SensorTaskPv+0xc0>)
 80022be:	f7ff f9a1 	bl	8001604 <_ZN16ThermistorModule21getTemperatureCelsiusEv>
 80022c2:	eef0 7a40 	vmov.f32	s15, s0
 80022c6:	4b0c      	ldr	r3, [pc, #48]	; (80022f8 <_Z10SensorTaskPv+0xc4>)
 80022c8:	edc3 7a00 	vstr	s15, [r3]
        vTaskDelay(pdMS_TO_TICKS(200));
 80022cc:	20c8      	movs	r0, #200	; 0xc8
 80022ce:	f001 faed 	bl	80038ac <vTaskDelay>
        fire_detected = FireSensor.isLightDetected();
 80022d2:	e7b3      	b.n	800223c <_Z10SensorTaskPv+0x8>
 80022d4:	20012e2c 	.word	0x20012e2c
 80022d8:	20012e54 	.word	0x20012e54
 80022dc:	20012e55 	.word	0x20012e55
 80022e0:	20012dcc 	.word	0x20012dcc
 80022e4:	20012e5c 	.word	0x20012e5c
 80022e8:	42c60000 	.word	0x42c60000
 80022ec:	42c60000 	.word	0x42c60000
 80022f0:	20012e56 	.word	0x20012e56
 80022f4:	20012dd0 	.word	0x20012dd0
 80022f8:	20012e58 	.word	0x20012e58

080022fc <_Z12ActuatorTaskPv>:
    }
}

void ActuatorTask(void *params) {
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
    while (1) {

    	led_bargraph.setLevel(gas_percent);
 8002304:	4b43      	ldr	r3, [pc, #268]	; (8002414 <_Z12ActuatorTaskPv+0x118>)
 8002306:	edd3 7a00 	vldr	s15, [r3]
 800230a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800230e:	edc7 7a00 	vstr	s15, [r7]
 8002312:	783b      	ldrb	r3, [r7, #0]
 8002314:	b2db      	uxtb	r3, r3
 8002316:	4619      	mov	r1, r3
 8002318:	483f      	ldr	r0, [pc, #252]	; (8002418 <_Z12ActuatorTaskPv+0x11c>)
 800231a:	f7ff f809 	bl	8001330 <_ZN11LEDBarGraph8setLevelEh>
        if (fire_detected) {
 800231e:	4b3f      	ldr	r3, [pc, #252]	; (800241c <_Z12ActuatorTaskPv+0x120>)
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	b2db      	uxtb	r3, r3
 8002324:	2b00      	cmp	r3, #0
 8002326:	d009      	beq.n	800233c <_Z12ActuatorTaskPv+0x40>
            WaterPump.setSpeed(60);
 8002328:	213c      	movs	r1, #60	; 0x3c
 800232a:	483d      	ldr	r0, [pc, #244]	; (8002420 <_Z12ActuatorTaskPv+0x124>)
 800232c:	f7ff f862 	bl	80013f4 <_ZN11MotorDriver8setSpeedEt>
            HAL_GPIO_TogglePin(red_warning_GPIO_Port, red_warning_Pin);
 8002330:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002334:	483b      	ldr	r0, [pc, #236]	; (8002424 <_Z12ActuatorTaskPv+0x128>)
 8002336:	f003 fb66 	bl	8005a06 <HAL_GPIO_TogglePin>
 800233a:	e009      	b.n	8002350 <_Z12ActuatorTaskPv+0x54>

        } else {
            WaterPump.setSpeed(0);
 800233c:	2100      	movs	r1, #0
 800233e:	4838      	ldr	r0, [pc, #224]	; (8002420 <_Z12ActuatorTaskPv+0x124>)
 8002340:	f7ff f858 	bl	80013f4 <_ZN11MotorDriver8setSpeedEt>
            HAL_GPIO_WritePin(red_warning_GPIO_Port, red_warning_Pin, GPIO_PIN_RESET);
 8002344:	2200      	movs	r2, #0
 8002346:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800234a:	4836      	ldr	r0, [pc, #216]	; (8002424 <_Z12ActuatorTaskPv+0x128>)
 800234c:	f003 fb42 	bl	80059d4 <HAL_GPIO_WritePin>
        }

        if (smoke_detected) {
 8002350:	4b35      	ldr	r3, [pc, #212]	; (8002428 <_Z12ActuatorTaskPv+0x12c>)
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	b2db      	uxtb	r3, r3
 8002356:	2b00      	cmp	r3, #0
 8002358:	d009      	beq.n	800236e <_Z12ActuatorTaskPv+0x72>
            FanMotor.setSpeed(60);
 800235a:	213c      	movs	r1, #60	; 0x3c
 800235c:	4833      	ldr	r0, [pc, #204]	; (800242c <_Z12ActuatorTaskPv+0x130>)
 800235e:	f7ff f849 	bl	80013f4 <_ZN11MotorDriver8setSpeedEt>
            HAL_GPIO_TogglePin(yellow_warning_GPIO_Port, yellow_warning_Pin);
 8002362:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002366:	482f      	ldr	r0, [pc, #188]	; (8002424 <_Z12ActuatorTaskPv+0x128>)
 8002368:	f003 fb4d 	bl	8005a06 <HAL_GPIO_TogglePin>
 800236c:	e009      	b.n	8002382 <_Z12ActuatorTaskPv+0x86>
        } else {
            FanMotor.setSpeed(0);
 800236e:	2100      	movs	r1, #0
 8002370:	482e      	ldr	r0, [pc, #184]	; (800242c <_Z12ActuatorTaskPv+0x130>)
 8002372:	f7ff f83f 	bl	80013f4 <_ZN11MotorDriver8setSpeedEt>
            HAL_GPIO_WritePin(yellow_warning_GPIO_Port, yellow_warning_Pin, GPIO_PIN_RESET);
 8002376:	2200      	movs	r2, #0
 8002378:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800237c:	4829      	ldr	r0, [pc, #164]	; (8002424 <_Z12ActuatorTaskPv+0x128>)
 800237e:	f003 fb29 	bl	80059d4 <HAL_GPIO_WritePin>
        }

        if(fire_detected || smoke_detected)
 8002382:	4b26      	ldr	r3, [pc, #152]	; (800241c <_Z12ActuatorTaskPv+0x120>)
 8002384:	781b      	ldrb	r3, [r3, #0]
 8002386:	b2db      	uxtb	r3, r3
 8002388:	2b00      	cmp	r3, #0
 800238a:	d104      	bne.n	8002396 <_Z12ActuatorTaskPv+0x9a>
 800238c:	4b26      	ldr	r3, [pc, #152]	; (8002428 <_Z12ActuatorTaskPv+0x12c>)
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	b2db      	uxtb	r3, r3
 8002392:	2b00      	cmp	r3, #0
 8002394:	d001      	beq.n	800239a <_Z12ActuatorTaskPv+0x9e>
 8002396:	2301      	movs	r3, #1
 8002398:	e000      	b.n	800239c <_Z12ActuatorTaskPv+0xa0>
 800239a:	2300      	movs	r3, #0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d005      	beq.n	80023ac <_Z12ActuatorTaskPv+0xb0>
        {
        	HAL_GPIO_TogglePin(buzzer_GPIO_Port, buzzer_Pin);
 80023a0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023a4:	481f      	ldr	r0, [pc, #124]	; (8002424 <_Z12ActuatorTaskPv+0x128>)
 80023a6:	f003 fb2e 	bl	8005a06 <HAL_GPIO_TogglePin>
 80023aa:	e005      	b.n	80023b8 <_Z12ActuatorTaskPv+0xbc>
        }
        else
        {
        	HAL_GPIO_WritePin(buzzer_GPIO_Port, buzzer_Pin, GPIO_PIN_RESET);
 80023ac:	2200      	movs	r2, #0
 80023ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80023b2:	481c      	ldr	r0, [pc, #112]	; (8002424 <_Z12ActuatorTaskPv+0x128>)
 80023b4:	f003 fb0e 	bl	80059d4 <HAL_GPIO_WritePin>
        }
        if (!fire_detected && !smoke_detected && !gas_detected) {
 80023b8:	4b18      	ldr	r3, [pc, #96]	; (800241c <_Z12ActuatorTaskPv+0x120>)
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	b2db      	uxtb	r3, r3
 80023be:	f083 0301 	eor.w	r3, r3, #1
 80023c2:	b2db      	uxtb	r3, r3
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d011      	beq.n	80023ec <_Z12ActuatorTaskPv+0xf0>
 80023c8:	4b17      	ldr	r3, [pc, #92]	; (8002428 <_Z12ActuatorTaskPv+0x12c>)
 80023ca:	781b      	ldrb	r3, [r3, #0]
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	f083 0301 	eor.w	r3, r3, #1
 80023d2:	b2db      	uxtb	r3, r3
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d009      	beq.n	80023ec <_Z12ActuatorTaskPv+0xf0>
 80023d8:	4b15      	ldr	r3, [pc, #84]	; (8002430 <_Z12ActuatorTaskPv+0x134>)
 80023da:	781b      	ldrb	r3, [r3, #0]
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	f083 0301 	eor.w	r3, r3, #1
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <_Z12ActuatorTaskPv+0xf0>
 80023e8:	2301      	movs	r3, #1
 80023ea:	e000      	b.n	80023ee <_Z12ActuatorTaskPv+0xf2>
 80023ec:	2300      	movs	r3, #0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d006      	beq.n	8002400 <_Z12ActuatorTaskPv+0x104>
            HAL_GPIO_WritePin(green_safe_GPIO_Port, green_safe_Pin, GPIO_PIN_SET);
 80023f2:	2201      	movs	r2, #1
 80023f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80023f8:	480a      	ldr	r0, [pc, #40]	; (8002424 <_Z12ActuatorTaskPv+0x128>)
 80023fa:	f003 faeb 	bl	80059d4 <HAL_GPIO_WritePin>
 80023fe:	e005      	b.n	800240c <_Z12ActuatorTaskPv+0x110>
        } else {
        	HAL_GPIO_WritePin(green_safe_GPIO_Port, green_safe_Pin, GPIO_PIN_RESET);
 8002400:	2200      	movs	r2, #0
 8002402:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002406:	4807      	ldr	r0, [pc, #28]	; (8002424 <_Z12ActuatorTaskPv+0x128>)
 8002408:	f003 fae4 	bl	80059d4 <HAL_GPIO_WritePin>
        }

        vTaskDelay(pdMS_TO_TICKS(200));
 800240c:	20c8      	movs	r0, #200	; 0xc8
 800240e:	f001 fa4d 	bl	80038ac <vTaskDelay>
    	led_bargraph.setLevel(gas_percent);
 8002412:	e777      	b.n	8002304 <_Z12ActuatorTaskPv+0x8>
 8002414:	20012e5c 	.word	0x20012e5c
 8002418:	20012df0 	.word	0x20012df0
 800241c:	20012e54 	.word	0x20012e54
 8002420:	20012e34 	.word	0x20012e34
 8002424:	40020800 	.word	0x40020800
 8002428:	20012e55 	.word	0x20012e55
 800242c:	20012e44 	.word	0x20012e44
 8002430:	20012e56 	.word	0x20012e56

08002434 <_Z11DisplayTaskPv>:
    }
}

void DisplayTask(void *params) {
 8002434:	b580      	push	{r7, lr}
 8002436:	b08e      	sub	sp, #56	; 0x38
 8002438:	af02      	add	r7, sp, #8
 800243a:	6078      	str	r0, [r7, #4]
    char upper_line[17];
    char lower_line[17];

    while (1) {
        // Upper line status
        if (fire_detected && gas_detected && smoke_detected)
 800243c:	4b5a      	ldr	r3, [pc, #360]	; (80025a8 <_Z11DisplayTaskPv+0x174>)
 800243e:	781b      	ldrb	r3, [r3, #0]
 8002440:	b2db      	uxtb	r3, r3
 8002442:	2b00      	cmp	r3, #0
 8002444:	d00b      	beq.n	800245e <_Z11DisplayTaskPv+0x2a>
 8002446:	4b59      	ldr	r3, [pc, #356]	; (80025ac <_Z11DisplayTaskPv+0x178>)
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	b2db      	uxtb	r3, r3
 800244c:	2b00      	cmp	r3, #0
 800244e:	d006      	beq.n	800245e <_Z11DisplayTaskPv+0x2a>
 8002450:	4b57      	ldr	r3, [pc, #348]	; (80025b0 <_Z11DisplayTaskPv+0x17c>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	b2db      	uxtb	r3, r3
 8002456:	2b00      	cmp	r3, #0
 8002458:	d001      	beq.n	800245e <_Z11DisplayTaskPv+0x2a>
 800245a:	2301      	movs	r3, #1
 800245c:	e000      	b.n	8002460 <_Z11DisplayTaskPv+0x2c>
 800245e:	2300      	movs	r3, #0
 8002460:	2b00      	cmp	r3, #0
 8002462:	d007      	beq.n	8002474 <_Z11DisplayTaskPv+0x40>
            snprintf(upper_line, 17, "F,G,S detected  ");
 8002464:	f107 031c 	add.w	r3, r7, #28
 8002468:	4a52      	ldr	r2, [pc, #328]	; (80025b4 <_Z11DisplayTaskPv+0x180>)
 800246a:	2111      	movs	r1, #17
 800246c:	4618      	mov	r0, r3
 800246e:	f005 f87b 	bl	8007568 <sniprintf>
 8002472:	e072      	b.n	800255a <_Z11DisplayTaskPv+0x126>
        else if (fire_detected && gas_detected)
 8002474:	4b4c      	ldr	r3, [pc, #304]	; (80025a8 <_Z11DisplayTaskPv+0x174>)
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	b2db      	uxtb	r3, r3
 800247a:	2b00      	cmp	r3, #0
 800247c:	d006      	beq.n	800248c <_Z11DisplayTaskPv+0x58>
 800247e:	4b4b      	ldr	r3, [pc, #300]	; (80025ac <_Z11DisplayTaskPv+0x178>)
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	b2db      	uxtb	r3, r3
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <_Z11DisplayTaskPv+0x58>
 8002488:	2301      	movs	r3, #1
 800248a:	e000      	b.n	800248e <_Z11DisplayTaskPv+0x5a>
 800248c:	2300      	movs	r3, #0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d007      	beq.n	80024a2 <_Z11DisplayTaskPv+0x6e>
            snprintf(upper_line, 17, "F,G detected    ");
 8002492:	f107 031c 	add.w	r3, r7, #28
 8002496:	4a48      	ldr	r2, [pc, #288]	; (80025b8 <_Z11DisplayTaskPv+0x184>)
 8002498:	2111      	movs	r1, #17
 800249a:	4618      	mov	r0, r3
 800249c:	f005 f864 	bl	8007568 <sniprintf>
 80024a0:	e05b      	b.n	800255a <_Z11DisplayTaskPv+0x126>
        else if (fire_detected && smoke_detected)
 80024a2:	4b41      	ldr	r3, [pc, #260]	; (80025a8 <_Z11DisplayTaskPv+0x174>)
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d006      	beq.n	80024ba <_Z11DisplayTaskPv+0x86>
 80024ac:	4b40      	ldr	r3, [pc, #256]	; (80025b0 <_Z11DisplayTaskPv+0x17c>)
 80024ae:	781b      	ldrb	r3, [r3, #0]
 80024b0:	b2db      	uxtb	r3, r3
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d001      	beq.n	80024ba <_Z11DisplayTaskPv+0x86>
 80024b6:	2301      	movs	r3, #1
 80024b8:	e000      	b.n	80024bc <_Z11DisplayTaskPv+0x88>
 80024ba:	2300      	movs	r3, #0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d007      	beq.n	80024d0 <_Z11DisplayTaskPv+0x9c>
            snprintf(upper_line, 17, "F,S detected    ");
 80024c0:	f107 031c 	add.w	r3, r7, #28
 80024c4:	4a3d      	ldr	r2, [pc, #244]	; (80025bc <_Z11DisplayTaskPv+0x188>)
 80024c6:	2111      	movs	r1, #17
 80024c8:	4618      	mov	r0, r3
 80024ca:	f005 f84d 	bl	8007568 <sniprintf>
 80024ce:	e044      	b.n	800255a <_Z11DisplayTaskPv+0x126>
        else if (gas_detected && smoke_detected)
 80024d0:	4b36      	ldr	r3, [pc, #216]	; (80025ac <_Z11DisplayTaskPv+0x178>)
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d006      	beq.n	80024e8 <_Z11DisplayTaskPv+0xb4>
 80024da:	4b35      	ldr	r3, [pc, #212]	; (80025b0 <_Z11DisplayTaskPv+0x17c>)
 80024dc:	781b      	ldrb	r3, [r3, #0]
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <_Z11DisplayTaskPv+0xb4>
 80024e4:	2301      	movs	r3, #1
 80024e6:	e000      	b.n	80024ea <_Z11DisplayTaskPv+0xb6>
 80024e8:	2300      	movs	r3, #0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d007      	beq.n	80024fe <_Z11DisplayTaskPv+0xca>
            snprintf(upper_line, 17, "G,S detected    ");
 80024ee:	f107 031c 	add.w	r3, r7, #28
 80024f2:	4a33      	ldr	r2, [pc, #204]	; (80025c0 <_Z11DisplayTaskPv+0x18c>)
 80024f4:	2111      	movs	r1, #17
 80024f6:	4618      	mov	r0, r3
 80024f8:	f005 f836 	bl	8007568 <sniprintf>
 80024fc:	e02d      	b.n	800255a <_Z11DisplayTaskPv+0x126>
        else if (fire_detected)
 80024fe:	4b2a      	ldr	r3, [pc, #168]	; (80025a8 <_Z11DisplayTaskPv+0x174>)
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	b2db      	uxtb	r3, r3
 8002504:	2b00      	cmp	r3, #0
 8002506:	d007      	beq.n	8002518 <_Z11DisplayTaskPv+0xe4>
            snprintf(upper_line, 17, "F detected      ");
 8002508:	f107 031c 	add.w	r3, r7, #28
 800250c:	4a2d      	ldr	r2, [pc, #180]	; (80025c4 <_Z11DisplayTaskPv+0x190>)
 800250e:	2111      	movs	r1, #17
 8002510:	4618      	mov	r0, r3
 8002512:	f005 f829 	bl	8007568 <sniprintf>
 8002516:	e020      	b.n	800255a <_Z11DisplayTaskPv+0x126>
        else if (gas_detected)
 8002518:	4b24      	ldr	r3, [pc, #144]	; (80025ac <_Z11DisplayTaskPv+0x178>)
 800251a:	781b      	ldrb	r3, [r3, #0]
 800251c:	b2db      	uxtb	r3, r3
 800251e:	2b00      	cmp	r3, #0
 8002520:	d007      	beq.n	8002532 <_Z11DisplayTaskPv+0xfe>
            snprintf(upper_line, 17, "G detected      ");
 8002522:	f107 031c 	add.w	r3, r7, #28
 8002526:	4a28      	ldr	r2, [pc, #160]	; (80025c8 <_Z11DisplayTaskPv+0x194>)
 8002528:	2111      	movs	r1, #17
 800252a:	4618      	mov	r0, r3
 800252c:	f005 f81c 	bl	8007568 <sniprintf>
 8002530:	e013      	b.n	800255a <_Z11DisplayTaskPv+0x126>
        else if (smoke_detected)
 8002532:	4b1f      	ldr	r3, [pc, #124]	; (80025b0 <_Z11DisplayTaskPv+0x17c>)
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	b2db      	uxtb	r3, r3
 8002538:	2b00      	cmp	r3, #0
 800253a:	d007      	beq.n	800254c <_Z11DisplayTaskPv+0x118>
            snprintf(upper_line, 17, "S detected      ");
 800253c:	f107 031c 	add.w	r3, r7, #28
 8002540:	4a22      	ldr	r2, [pc, #136]	; (80025cc <_Z11DisplayTaskPv+0x198>)
 8002542:	2111      	movs	r1, #17
 8002544:	4618      	mov	r0, r3
 8002546:	f005 f80f 	bl	8007568 <sniprintf>
 800254a:	e006      	b.n	800255a <_Z11DisplayTaskPv+0x126>
        else
            snprintf(upper_line, 17, "Safe            ");
 800254c:	f107 031c 	add.w	r3, r7, #28
 8002550:	4a1f      	ldr	r2, [pc, #124]	; (80025d0 <_Z11DisplayTaskPv+0x19c>)
 8002552:	2111      	movs	r1, #17
 8002554:	4618      	mov	r0, r3
 8002556:	f005 f807 	bl	8007568 <sniprintf>

        snprintf(lower_line, 17, "T:%d G:%d", (int)temperature, (int)gas_percent);
 800255a:	4b1e      	ldr	r3, [pc, #120]	; (80025d4 <_Z11DisplayTaskPv+0x1a0>)
 800255c:	edd3 7a00 	vldr	s15, [r3]
 8002560:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8002564:	4b1c      	ldr	r3, [pc, #112]	; (80025d8 <_Z11DisplayTaskPv+0x1a4>)
 8002566:	edd3 7a00 	vldr	s15, [r3]
 800256a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800256e:	ee17 3a90 	vmov	r3, s15
 8002572:	f107 0008 	add.w	r0, r7, #8
 8002576:	9300      	str	r3, [sp, #0]
 8002578:	ee17 3a10 	vmov	r3, s14
 800257c:	4a17      	ldr	r2, [pc, #92]	; (80025dc <_Z11DisplayTaskPv+0x1a8>)
 800257e:	2111      	movs	r1, #17
 8002580:	f004 fff2 	bl	8007568 <sniprintf>

        lprint(0x80, upper_line);
 8002584:	f107 031c 	add.w	r3, r7, #28
 8002588:	4619      	mov	r1, r3
 800258a:	2080      	movs	r0, #128	; 0x80
 800258c:	f7ff fd9a 	bl	80020c4 <lprint>
        lprint(0xC0, lower_line);
 8002590:	f107 0308 	add.w	r3, r7, #8
 8002594:	4619      	mov	r1, r3
 8002596:	20c0      	movs	r0, #192	; 0xc0
 8002598:	f7ff fd94 	bl	80020c4 <lprint>

        vTaskDelay(pdMS_TO_TICKS(500));
 800259c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80025a0:	f001 f984 	bl	80038ac <vTaskDelay>
        if (fire_detected && gas_detected && smoke_detected)
 80025a4:	e74a      	b.n	800243c <_Z11DisplayTaskPv+0x8>
 80025a6:	bf00      	nop
 80025a8:	20012e54 	.word	0x20012e54
 80025ac:	20012e56 	.word	0x20012e56
 80025b0:	20012e55 	.word	0x20012e55
 80025b4:	08007e68 	.word	0x08007e68
 80025b8:	08007e7c 	.word	0x08007e7c
 80025bc:	08007e90 	.word	0x08007e90
 80025c0:	08007ea4 	.word	0x08007ea4
 80025c4:	08007eb8 	.word	0x08007eb8
 80025c8:	08007ecc 	.word	0x08007ecc
 80025cc:	08007ee0 	.word	0x08007ee0
 80025d0:	08007ef4 	.word	0x08007ef4
 80025d4:	20012e58 	.word	0x20012e58
 80025d8:	20012e5c 	.word	0x20012e5c
 80025dc:	08007f08 	.word	0x08007f08

080025e0 <_Z12PasswordTaskPv>:
    }
}

void PasswordTask(void *pv)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b08a      	sub	sp, #40	; 0x28
 80025e4:	af02      	add	r7, sp, #8
 80025e6:	6078      	str	r0, [r7, #4]
	char passkey[5] = {0};
 80025e8:	2300      	movs	r3, #0
 80025ea:	617b      	str	r3, [r7, #20]
 80025ec:	2300      	movs	r3, #0
 80025ee:	763b      	strb	r3, [r7, #24]
	const char password[] = "2255";
 80025f0:	4a53      	ldr	r2, [pc, #332]	; (8002740 <_Z12PasswordTaskPv+0x160>)
 80025f2:	f107 030c 	add.w	r3, r7, #12
 80025f6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80025fa:	6018      	str	r0, [r3, #0]
 80025fc:	3304      	adds	r3, #4
 80025fe:	7019      	strb	r1, [r3, #0]

	LcdFxn(0, 0x01); // Clear screen
 8002600:	2101      	movs	r1, #1
 8002602:	2000      	movs	r0, #0
 8002604:	f7ff fcae 	bl	8001f64 <LcdFxn>
	lprint(0x80, "Welcome");
 8002608:	494e      	ldr	r1, [pc, #312]	; (8002744 <_Z12PasswordTaskPv+0x164>)
 800260a:	2080      	movs	r0, #128	; 0x80
 800260c:	f7ff fd5a 	bl	80020c4 <lprint>

	while (1) {
		char key = Keypad_Scan(&keypad1);
 8002610:	484d      	ldr	r0, [pc, #308]	; (8002748 <_Z12PasswordTaskPv+0x168>)
 8002612:	f7fe fdbb 	bl	800118c <Keypad_Scan>
 8002616:	4603      	mov	r3, r0
 8002618:	76fb      	strb	r3, [r7, #27]
		if (key == '*') {
 800261a:	7efb      	ldrb	r3, [r7, #27]
 800261c:	2b2a      	cmp	r3, #42	; 0x2a
 800261e:	f040 808b 	bne.w	8002738 <_Z12PasswordTaskPv+0x158>
			LcdFxn(0, 0x01);
 8002622:	2101      	movs	r1, #1
 8002624:	2000      	movs	r0, #0
 8002626:	f7ff fc9d 	bl	8001f64 <LcdFxn>
			lprint(0x80, "Enter Passkey:");
 800262a:	4948      	ldr	r1, [pc, #288]	; (800274c <_Z12PasswordTaskPv+0x16c>)
 800262c:	2080      	movs	r0, #128	; 0x80
 800262e:	f7ff fd49 	bl	80020c4 <lprint>
			memset(passkey, 0, sizeof(passkey));
 8002632:	f107 0314 	add.w	r3, r7, #20
 8002636:	2205      	movs	r2, #5
 8002638:	2100      	movs	r1, #0
 800263a:	4618      	mov	r0, r3
 800263c:	f004 ff8c 	bl	8007558 <memset>
			int i = 0;
 8002640:	2300      	movs	r3, #0
 8002642:	61fb      	str	r3, [r7, #28]

			while (1) {
				key = Keypad_Scan(&keypad1);
 8002644:	4840      	ldr	r0, [pc, #256]	; (8002748 <_Z12PasswordTaskPv+0x168>)
 8002646:	f7fe fda1 	bl	800118c <Keypad_Scan>
 800264a:	4603      	mov	r3, r0
 800264c:	76fb      	strb	r3, [r7, #27]
				if (key) {
 800264e:	7efb      	ldrb	r3, [r7, #27]
 8002650:	2b00      	cmp	r3, #0
 8002652:	d06d      	beq.n	8002730 <_Z12PasswordTaskPv+0x150>
					if (key == '#') {
 8002654:	7efb      	ldrb	r3, [r7, #27]
 8002656:	2b23      	cmp	r3, #35	; 0x23
 8002658:	d148      	bne.n	80026ec <_Z12PasswordTaskPv+0x10c>
						passkey[i] = '\0';
 800265a:	f107 0214 	add.w	r2, r7, #20
 800265e:	69fb      	ldr	r3, [r7, #28]
 8002660:	4413      	add	r3, r2
 8002662:	2200      	movs	r2, #0
 8002664:	701a      	strb	r2, [r3, #0]
						LcdFxn(0, 0x01);
 8002666:	2101      	movs	r1, #1
 8002668:	2000      	movs	r0, #0
 800266a:	f7ff fc7b 	bl	8001f64 <LcdFxn>

						if (strcmp(passkey, password) == 0) {
 800266e:	f107 020c 	add.w	r2, r7, #12
 8002672:	f107 0314 	add.w	r3, r7, #20
 8002676:	4611      	mov	r1, r2
 8002678:	4618      	mov	r0, r3
 800267a:	f7fd fda9 	bl	80001d0 <strcmp>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d122      	bne.n	80026ca <_Z12PasswordTaskPv+0xea>
							lprint(0x80, "Please come in");
 8002684:	4932      	ldr	r1, [pc, #200]	; (8002750 <_Z12PasswordTaskPv+0x170>)
 8002686:	2080      	movs	r0, #128	; 0x80
 8002688:	f7ff fd1c 	bl	80020c4 <lprint>
							xTaskCreate(SensorTask, "sensor task", 128, NULL, 2, NULL);
 800268c:	2300      	movs	r3, #0
 800268e:	9301      	str	r3, [sp, #4]
 8002690:	2302      	movs	r3, #2
 8002692:	9300      	str	r3, [sp, #0]
 8002694:	2300      	movs	r3, #0
 8002696:	2280      	movs	r2, #128	; 0x80
 8002698:	492e      	ldr	r1, [pc, #184]	; (8002754 <_Z12PasswordTaskPv+0x174>)
 800269a:	482f      	ldr	r0, [pc, #188]	; (8002758 <_Z12PasswordTaskPv+0x178>)
 800269c:	f000 ff9c 	bl	80035d8 <xTaskCreate>
							xTaskCreate(ActuatorTask, "actuator task", 128, NULL, 3, NULL);
 80026a0:	2300      	movs	r3, #0
 80026a2:	9301      	str	r3, [sp, #4]
 80026a4:	2303      	movs	r3, #3
 80026a6:	9300      	str	r3, [sp, #0]
 80026a8:	2300      	movs	r3, #0
 80026aa:	2280      	movs	r2, #128	; 0x80
 80026ac:	492b      	ldr	r1, [pc, #172]	; (800275c <_Z12PasswordTaskPv+0x17c>)
 80026ae:	482c      	ldr	r0, [pc, #176]	; (8002760 <_Z12PasswordTaskPv+0x180>)
 80026b0:	f000 ff92 	bl	80035d8 <xTaskCreate>
							xTaskCreate(DisplayTask, "display task", 128, NULL, 1, NULL);
 80026b4:	2300      	movs	r3, #0
 80026b6:	9301      	str	r3, [sp, #4]
 80026b8:	2301      	movs	r3, #1
 80026ba:	9300      	str	r3, [sp, #0]
 80026bc:	2300      	movs	r3, #0
 80026be:	2280      	movs	r2, #128	; 0x80
 80026c0:	4928      	ldr	r1, [pc, #160]	; (8002764 <_Z12PasswordTaskPv+0x184>)
 80026c2:	4829      	ldr	r0, [pc, #164]	; (8002768 <_Z12PasswordTaskPv+0x188>)
 80026c4:	f000 ff88 	bl	80035d8 <xTaskCreate>
 80026c8:	e003      	b.n	80026d2 <_Z12PasswordTaskPv+0xf2>
						} else {
							lprint(0x80, "Wrong");
 80026ca:	4928      	ldr	r1, [pc, #160]	; (800276c <_Z12PasswordTaskPv+0x18c>)
 80026cc:	2080      	movs	r0, #128	; 0x80
 80026ce:	f7ff fcf9 	bl	80020c4 <lprint>
						}

						vTaskDelay(pdMS_TO_TICKS(1000));
 80026d2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80026d6:	f001 f8e9 	bl	80038ac <vTaskDelay>
						LcdFxn(0, 0x01);
 80026da:	2101      	movs	r1, #1
 80026dc:	2000      	movs	r0, #0
 80026de:	f7ff fc41 	bl	8001f64 <LcdFxn>
						lprint(0x80, "Welcome");
 80026e2:	4918      	ldr	r1, [pc, #96]	; (8002744 <_Z12PasswordTaskPv+0x164>)
 80026e4:	2080      	movs	r0, #128	; 0x80
 80026e6:	f7ff fced 	bl	80020c4 <lprint>
						break;
 80026ea:	e025      	b.n	8002738 <_Z12PasswordTaskPv+0x158>
					}

					if (i < 4) {
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	2b03      	cmp	r3, #3
 80026f0:	dc0f      	bgt.n	8002712 <_Z12PasswordTaskPv+0x132>
						passkey[i++] = key;
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	1c5a      	adds	r2, r3, #1
 80026f6:	61fa      	str	r2, [r7, #28]
 80026f8:	3320      	adds	r3, #32
 80026fa:	443b      	add	r3, r7
 80026fc:	7efa      	ldrb	r2, [r7, #27]
 80026fe:	f803 2c0c 	strb.w	r2, [r3, #-12]
						lprint(0xC0 + i - 1, "*");
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	b2db      	uxtb	r3, r3
 8002706:	3b41      	subs	r3, #65	; 0x41
 8002708:	b2db      	uxtb	r3, r3
 800270a:	4919      	ldr	r1, [pc, #100]	; (8002770 <_Z12PasswordTaskPv+0x190>)
 800270c:	4618      	mov	r0, r3
 800270e:	f7ff fcd9 	bl	80020c4 <lprint>
					}
					while (Keypad_Scan(&keypad1)); // Wait for release
 8002712:	480d      	ldr	r0, [pc, #52]	; (8002748 <_Z12PasswordTaskPv+0x168>)
 8002714:	f7fe fd3a 	bl	800118c <Keypad_Scan>
 8002718:	4603      	mov	r3, r0
 800271a:	2b00      	cmp	r3, #0
 800271c:	bf14      	ite	ne
 800271e:	2301      	movne	r3, #1
 8002720:	2300      	moveq	r3, #0
 8002722:	b2db      	uxtb	r3, r3
 8002724:	2b00      	cmp	r3, #0
 8002726:	d000      	beq.n	800272a <_Z12PasswordTaskPv+0x14a>
 8002728:	e7f3      	b.n	8002712 <_Z12PasswordTaskPv+0x132>
					vTaskDelay(pdMS_TO_TICKS(100)); // Debounce
 800272a:	2064      	movs	r0, #100	; 0x64
 800272c:	f001 f8be 	bl	80038ac <vTaskDelay>
				}

				vTaskDelay(pdMS_TO_TICKS(10));
 8002730:	200a      	movs	r0, #10
 8002732:	f001 f8bb 	bl	80038ac <vTaskDelay>
				key = Keypad_Scan(&keypad1);
 8002736:	e785      	b.n	8002644 <_Z12PasswordTaskPv+0x64>
			}
		}

		vTaskDelay(pdMS_TO_TICKS(50)); // Polling delay
 8002738:	2032      	movs	r0, #50	; 0x32
 800273a:	f001 f8b7 	bl	80038ac <vTaskDelay>
	}
 800273e:	e767      	b.n	8002610 <_Z12PasswordTaskPv+0x30>
 8002740:	08007f74 	.word	0x08007f74
 8002744:	08007f14 	.word	0x08007f14
 8002748:	2000003c 	.word	0x2000003c
 800274c:	08007f1c 	.word	0x08007f1c
 8002750:	08007f2c 	.word	0x08007f2c
 8002754:	08007f3c 	.word	0x08007f3c
 8002758:	08002235 	.word	0x08002235
 800275c:	08007f48 	.word	0x08007f48
 8002760:	080022fd 	.word	0x080022fd
 8002764:	08007f58 	.word	0x08007f58
 8002768:	08002435 	.word	0x08002435
 800276c:	08007f68 	.word	0x08007f68
 8002770:	08007f70 	.word	0x08007f70

08002774 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b082      	sub	sp, #8
 8002778:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800277a:	f002 fa2f 	bl	8004bdc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800277e:	f000 f833 	bl	80027e8 <_Z18SystemClock_Configv>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */

  MX_GPIO_Init();
 8002782:	f7ff f8d7 	bl	8001934 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002786:	f7fe ffbb 	bl	8001700 <MX_ADC1_Init>
  MX_TIM3_Init();
 800278a:	f001 feb9 	bl	8004500 <MX_TIM3_Init>
  MX_ADC2_Init();
 800278e:	f7ff f809 	bl	80017a4 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
	WaterPump.begin();
 8002792:	480f      	ldr	r0, [pc, #60]	; (80027d0 <main+0x5c>)
 8002794:	f7fe fe16 	bl	80013c4 <_ZN11MotorDriver5beginEv>
	FanMotor.begin();
 8002798:	480e      	ldr	r0, [pc, #56]	; (80027d4 <main+0x60>)
 800279a:	f7fe fe13 	bl	80013c4 <_ZN11MotorDriver5beginEv>
	LcdInit();
 800279e:	f7ff fb9f 	bl	8001ee0 <LcdInit>
	Keypad_Init(&keypad1);
 80027a2:	480d      	ldr	r0, [pc, #52]	; (80027d8 <main+0x64>)
 80027a4:	f7fe fcb8 	bl	8001118 <Keypad_Init>


	xTaskCreate(PasswordTask, "pwd", 128, NULL , 1, NULL);
 80027a8:	2300      	movs	r3, #0
 80027aa:	9301      	str	r3, [sp, #4]
 80027ac:	2301      	movs	r3, #1
 80027ae:	9300      	str	r3, [sp, #0]
 80027b0:	2300      	movs	r3, #0
 80027b2:	2280      	movs	r2, #128	; 0x80
 80027b4:	4909      	ldr	r1, [pc, #36]	; (80027dc <main+0x68>)
 80027b6:	480a      	ldr	r0, [pc, #40]	; (80027e0 <main+0x6c>)
 80027b8:	f000 ff0e 	bl	80035d8 <xTaskCreate>
	vTaskStartScheduler();
 80027bc:	f001 f8aa 	bl	8003914 <vTaskStartScheduler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  key = Keypad_Scan(&keypad1);
 80027c0:	4805      	ldr	r0, [pc, #20]	; (80027d8 <main+0x64>)
 80027c2:	f7fe fce3 	bl	800118c <Keypad_Scan>
 80027c6:	4603      	mov	r3, r0
 80027c8:	461a      	mov	r2, r3
 80027ca:	4b06      	ldr	r3, [pc, #24]	; (80027e4 <main+0x70>)
 80027cc:	701a      	strb	r2, [r3, #0]
 80027ce:	e7f7      	b.n	80027c0 <main+0x4c>
 80027d0:	20012e34 	.word	0x20012e34
 80027d4:	20012e44 	.word	0x20012e44
 80027d8:	2000003c 	.word	0x2000003c
 80027dc:	08007f7c 	.word	0x08007f7c
 80027e0:	080025e1 	.word	0x080025e1
 80027e4:	20012dc8 	.word	0x20012dc8

080027e8 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b094      	sub	sp, #80	; 0x50
 80027ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027ee:	f107 0320 	add.w	r3, r7, #32
 80027f2:	2230      	movs	r2, #48	; 0x30
 80027f4:	2100      	movs	r1, #0
 80027f6:	4618      	mov	r0, r3
 80027f8:	f004 feae 	bl	8007558 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80027fc:	f107 030c 	add.w	r3, r7, #12
 8002800:	2200      	movs	r2, #0
 8002802:	601a      	str	r2, [r3, #0]
 8002804:	605a      	str	r2, [r3, #4]
 8002806:	609a      	str	r2, [r3, #8]
 8002808:	60da      	str	r2, [r3, #12]
 800280a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800280c:	2300      	movs	r3, #0
 800280e:	60bb      	str	r3, [r7, #8]
 8002810:	4b2d      	ldr	r3, [pc, #180]	; (80028c8 <_Z18SystemClock_Configv+0xe0>)
 8002812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002814:	4a2c      	ldr	r2, [pc, #176]	; (80028c8 <_Z18SystemClock_Configv+0xe0>)
 8002816:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800281a:	6413      	str	r3, [r2, #64]	; 0x40
 800281c:	4b2a      	ldr	r3, [pc, #168]	; (80028c8 <_Z18SystemClock_Configv+0xe0>)
 800281e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002820:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002824:	60bb      	str	r3, [r7, #8]
 8002826:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002828:	2300      	movs	r3, #0
 800282a:	607b      	str	r3, [r7, #4]
 800282c:	4b27      	ldr	r3, [pc, #156]	; (80028cc <_Z18SystemClock_Configv+0xe4>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a26      	ldr	r2, [pc, #152]	; (80028cc <_Z18SystemClock_Configv+0xe4>)
 8002832:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002836:	6013      	str	r3, [r2, #0]
 8002838:	4b24      	ldr	r3, [pc, #144]	; (80028cc <_Z18SystemClock_Configv+0xe4>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002840:	607b      	str	r3, [r7, #4]
 8002842:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002844:	2302      	movs	r3, #2
 8002846:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002848:	2301      	movs	r3, #1
 800284a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800284c:	2310      	movs	r3, #16
 800284e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002850:	2302      	movs	r3, #2
 8002852:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002854:	2300      	movs	r3, #0
 8002856:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002858:	2308      	movs	r3, #8
 800285a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800285c:	23a8      	movs	r3, #168	; 0xa8
 800285e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002860:	2302      	movs	r3, #2
 8002862:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002864:	2304      	movs	r3, #4
 8002866:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002868:	f107 0320 	add.w	r3, r7, #32
 800286c:	4618      	mov	r0, r3
 800286e:	f003 f8e5 	bl	8005a3c <HAL_RCC_OscConfig>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	bf14      	ite	ne
 8002878:	2301      	movne	r3, #1
 800287a:	2300      	moveq	r3, #0
 800287c:	b2db      	uxtb	r3, r3
 800287e:	2b00      	cmp	r3, #0
 8002880:	d001      	beq.n	8002886 <_Z18SystemClock_Configv+0x9e>
  {
    Error_Handler();
 8002882:	f000 f849 	bl	8002918 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002886:	230f      	movs	r3, #15
 8002888:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800288a:	2302      	movs	r3, #2
 800288c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800288e:	2300      	movs	r3, #0
 8002890:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002892:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002896:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002898:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800289c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800289e:	f107 030c 	add.w	r3, r7, #12
 80028a2:	2105      	movs	r1, #5
 80028a4:	4618      	mov	r0, r3
 80028a6:	f003 fb41 	bl	8005f2c <HAL_RCC_ClockConfig>
 80028aa:	4603      	mov	r3, r0
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	bf14      	ite	ne
 80028b0:	2301      	movne	r3, #1
 80028b2:	2300      	moveq	r3, #0
 80028b4:	b2db      	uxtb	r3, r3
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d001      	beq.n	80028be <_Z18SystemClock_Configv+0xd6>
  {
    Error_Handler();
 80028ba:	f000 f82d 	bl	8002918 <Error_Handler>
  }
}
 80028be:	bf00      	nop
 80028c0:	3750      	adds	r7, #80	; 0x50
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	40023800 	.word	0x40023800
 80028cc:	40007000 	.word	0x40007000

080028d0 <_Z11SmokeDetectv>:

/* USER CODE BEGIN 4 */

bool SmokeDetect(void)
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	af00      	add	r7, sp, #0
	return HAL_GPIO_ReadPin(smoke_sensor_GPIO_Port, smoke_sensor_Pin);
 80028d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80028d8:	4805      	ldr	r0, [pc, #20]	; (80028f0 <_Z11SmokeDetectv+0x20>)
 80028da:	f003 f863 	bl	80059a4 <HAL_GPIO_ReadPin>
 80028de:	4603      	mov	r3, r0
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	bf14      	ite	ne
 80028e4:	2301      	movne	r3, #1
 80028e6:	2300      	moveq	r3, #0
 80028e8:	b2db      	uxtb	r3, r3
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	40020800 	.word	0x40020800

080028f4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b082      	sub	sp, #8
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a04      	ldr	r2, [pc, #16]	; (8002914 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d101      	bne.n	800290a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002906:	f002 f98b 	bl	8004c20 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800290a:	bf00      	nop
 800290c:	3708      	adds	r7, #8
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	40010000 	.word	0x40010000

08002918 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800291c:	b672      	cpsid	i
}
 800291e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002920:	e7fe      	b.n	8002920 <Error_Handler+0x8>
	...

08002924 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af02      	add	r7, sp, #8
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	2b01      	cmp	r3, #1
 8002932:	d128      	bne.n	8002986 <_Z41__static_initialization_and_destruction_0ii+0x62>
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800293a:	4293      	cmp	r3, r2
 800293c:	d123      	bne.n	8002986 <_Z41__static_initialization_and_destruction_0ii+0x62>
ADCDevice GasSensor(&hadc1);
 800293e:	4914      	ldr	r1, [pc, #80]	; (8002990 <_Z41__static_initialization_and_destruction_0ii+0x6c>)
 8002940:	4814      	ldr	r0, [pc, #80]	; (8002994 <_Z41__static_initialization_and_destruction_0ii+0x70>)
 8002942:	f7fe fd86 	bl	8001452 <_ZN9ADCDeviceC1EP17ADC_HandleTypeDef>
ThermistorModule TempSensor(&hadc2, GPIOA, GPIO_PIN_4);
 8002946:	2310      	movs	r3, #16
 8002948:	4a13      	ldr	r2, [pc, #76]	; (8002998 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 800294a:	4914      	ldr	r1, [pc, #80]	; (800299c <_Z41__static_initialization_and_destruction_0ii+0x78>)
 800294c:	4814      	ldr	r0, [pc, #80]	; (80029a0 <_Z41__static_initialization_and_destruction_0ii+0x7c>)
 800294e:	f7fe fde9 	bl	8001524 <_ZN16ThermistorModuleC1EP17ADC_HandleTypeDefP12GPIO_TypeDeft>
LEDBarGraph led_bargraph(led_ports, led_pins);
 8002952:	4a14      	ldr	r2, [pc, #80]	; (80029a4 <_Z41__static_initialization_and_destruction_0ii+0x80>)
 8002954:	4914      	ldr	r1, [pc, #80]	; (80029a8 <_Z41__static_initialization_and_destruction_0ii+0x84>)
 8002956:	4815      	ldr	r0, [pc, #84]	; (80029ac <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8002958:	f7fe fcc0 	bl	80012dc <_ZN11LEDBarGraphC1EPP12GPIO_TypeDefPt>
LDRSensor FireSensor(fire_sensor_GPIO_Port, fire_sensor_Pin);
 800295c:	2220      	movs	r2, #32
 800295e:	490e      	ldr	r1, [pc, #56]	; (8002998 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 8002960:	4813      	ldr	r0, [pc, #76]	; (80029b0 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8002962:	f7fe fc8f 	bl	8001284 <_ZN9LDRSensorC1EP12GPIO_TypeDeft>
MotorDriver WaterPump(&htim3, TIM_CHANNEL_1, GPIOA, GPIO_PIN_1);
 8002966:	2302      	movs	r3, #2
 8002968:	9300      	str	r3, [sp, #0]
 800296a:	4b0b      	ldr	r3, [pc, #44]	; (8002998 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 800296c:	2200      	movs	r2, #0
 800296e:	4911      	ldr	r1, [pc, #68]	; (80029b4 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8002970:	4811      	ldr	r0, [pc, #68]	; (80029b8 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8002972:	f7fe fd0d 	bl	8001390 <_ZN11MotorDriverC1EP17TIM_HandleTypeDefmP12GPIO_TypeDeft>
MotorDriver FanMotor(&htim3, TIM_CHANNEL_2, GPIOA, GPIO_PIN_1);
 8002976:	2302      	movs	r3, #2
 8002978:	9300      	str	r3, [sp, #0]
 800297a:	4b07      	ldr	r3, [pc, #28]	; (8002998 <_Z41__static_initialization_and_destruction_0ii+0x74>)
 800297c:	2204      	movs	r2, #4
 800297e:	490d      	ldr	r1, [pc, #52]	; (80029b4 <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8002980:	480e      	ldr	r0, [pc, #56]	; (80029bc <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8002982:	f7fe fd05 	bl	8001390 <_ZN11MotorDriverC1EP17TIM_HandleTypeDefmP12GPIO_TypeDeft>
}
 8002986:	bf00      	nop
 8002988:	3708      	adds	r7, #8
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	2000011c 	.word	0x2000011c
 8002994:	20012dcc 	.word	0x20012dcc
 8002998:	40020000 	.word	0x40020000
 800299c:	20000164 	.word	0x20000164
 80029a0:	20012dd0 	.word	0x20012dd0
 80029a4:	20000028 	.word	0x20000028
 80029a8:	20000000 	.word	0x20000000
 80029ac:	20012df0 	.word	0x20012df0
 80029b0:	20012e2c 	.word	0x20012e2c
 80029b4:	20012ff8 	.word	0x20012ff8
 80029b8:	20012e34 	.word	0x20012e34
 80029bc:	20012e44 	.word	0x20012e44

080029c0 <_GLOBAL__sub_I_key>:
 80029c0:	b580      	push	{r7, lr}
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80029c8:	2001      	movs	r0, #1
 80029ca:	f7ff ffab 	bl	8002924 <_Z41__static_initialization_and_destruction_0ii>
 80029ce:	bd80      	pop	{r7, pc}

080029d0 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80029d0:	b480      	push	{r7}
 80029d2:	b085      	sub	sp, #20
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	60b9      	str	r1, [r7, #8]
 80029da:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	3b04      	subs	r3, #4
 80029e0:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80029e8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	3b04      	subs	r3, #4
 80029ee:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	f023 0201 	bic.w	r2, r3, #1
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	3b04      	subs	r3, #4
 80029fe:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002a00:	4a0c      	ldr	r2, [pc, #48]	; (8002a34 <pxPortInitialiseStack+0x64>)
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	3b14      	subs	r3, #20
 8002a0a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002a0c:	687a      	ldr	r2, [r7, #4]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	3b04      	subs	r3, #4
 8002a16:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f06f 0202 	mvn.w	r2, #2
 8002a1e:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	3b20      	subs	r3, #32
 8002a24:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002a26:	68fb      	ldr	r3, [r7, #12]
}
 8002a28:	4618      	mov	r0, r3
 8002a2a:	3714      	adds	r7, #20
 8002a2c:	46bd      	mov	sp, r7
 8002a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a32:	4770      	bx	lr
 8002a34:	08002a39 	.word	0x08002a39

08002a38 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b085      	sub	sp, #20
 8002a3c:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002a42:	4b12      	ldr	r3, [pc, #72]	; (8002a8c <prvTaskExitError+0x54>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a4a:	d00a      	beq.n	8002a62 <prvTaskExitError+0x2a>
        __asm volatile
 8002a4c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a50:	f383 8811 	msr	BASEPRI, r3
 8002a54:	f3bf 8f6f 	isb	sy
 8002a58:	f3bf 8f4f 	dsb	sy
 8002a5c:	60fb      	str	r3, [r7, #12]
    }
 8002a5e:	bf00      	nop
 8002a60:	e7fe      	b.n	8002a60 <prvTaskExitError+0x28>
        __asm volatile
 8002a62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a66:	f383 8811 	msr	BASEPRI, r3
 8002a6a:	f3bf 8f6f 	isb	sy
 8002a6e:	f3bf 8f4f 	dsb	sy
 8002a72:	60bb      	str	r3, [r7, #8]
    }
 8002a74:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002a76:	bf00      	nop
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d0fc      	beq.n	8002a78 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002a7e:	bf00      	nop
 8002a80:	bf00      	nop
 8002a82:	3714      	adds	r7, #20
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr
 8002a8c:	2000007c 	.word	0x2000007c

08002a90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002a90:	4b07      	ldr	r3, [pc, #28]	; (8002ab0 <pxCurrentTCBConst2>)
 8002a92:	6819      	ldr	r1, [r3, #0]
 8002a94:	6808      	ldr	r0, [r1, #0]
 8002a96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a9a:	f380 8809 	msr	PSP, r0
 8002a9e:	f3bf 8f6f 	isb	sy
 8002aa2:	f04f 0000 	mov.w	r0, #0
 8002aa6:	f380 8811 	msr	BASEPRI, r0
 8002aaa:	4770      	bx	lr
 8002aac:	f3af 8000 	nop.w

08002ab0 <pxCurrentTCBConst2>:
 8002ab0:	20012ef4 	.word	0x20012ef4
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002ab4:	bf00      	nop
 8002ab6:	bf00      	nop

08002ab8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002ab8:	4808      	ldr	r0, [pc, #32]	; (8002adc <prvPortStartFirstTask+0x24>)
 8002aba:	6800      	ldr	r0, [r0, #0]
 8002abc:	6800      	ldr	r0, [r0, #0]
 8002abe:	f380 8808 	msr	MSP, r0
 8002ac2:	f04f 0000 	mov.w	r0, #0
 8002ac6:	f380 8814 	msr	CONTROL, r0
 8002aca:	b662      	cpsie	i
 8002acc:	b661      	cpsie	f
 8002ace:	f3bf 8f4f 	dsb	sy
 8002ad2:	f3bf 8f6f 	isb	sy
 8002ad6:	df00      	svc	0
 8002ad8:	bf00      	nop
 8002ada:	0000      	.short	0x0000
 8002adc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002ae0:	bf00      	nop
 8002ae2:	bf00      	nop

08002ae4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b086      	sub	sp, #24
 8002ae8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002aea:	4b46      	ldr	r3, [pc, #280]	; (8002c04 <xPortStartScheduler+0x120>)
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a46      	ldr	r2, [pc, #280]	; (8002c08 <xPortStartScheduler+0x124>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d10a      	bne.n	8002b0a <xPortStartScheduler+0x26>
        __asm volatile
 8002af4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002af8:	f383 8811 	msr	BASEPRI, r3
 8002afc:	f3bf 8f6f 	isb	sy
 8002b00:	f3bf 8f4f 	dsb	sy
 8002b04:	613b      	str	r3, [r7, #16]
    }
 8002b06:	bf00      	nop
 8002b08:	e7fe      	b.n	8002b08 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002b0a:	4b3e      	ldr	r3, [pc, #248]	; (8002c04 <xPortStartScheduler+0x120>)
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a3f      	ldr	r2, [pc, #252]	; (8002c0c <xPortStartScheduler+0x128>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d10a      	bne.n	8002b2a <xPortStartScheduler+0x46>
        __asm volatile
 8002b14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b18:	f383 8811 	msr	BASEPRI, r3
 8002b1c:	f3bf 8f6f 	isb	sy
 8002b20:	f3bf 8f4f 	dsb	sy
 8002b24:	60fb      	str	r3, [r7, #12]
    }
 8002b26:	bf00      	nop
 8002b28:	e7fe      	b.n	8002b28 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002b2a:	4b39      	ldr	r3, [pc, #228]	; (8002c10 <xPortStartScheduler+0x12c>)
 8002b2c:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002b2e:	697b      	ldr	r3, [r7, #20]
 8002b30:	781b      	ldrb	r3, [r3, #0]
 8002b32:	b2db      	uxtb	r3, r3
 8002b34:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002b36:	697b      	ldr	r3, [r7, #20]
 8002b38:	22ff      	movs	r2, #255	; 0xff
 8002b3a:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002b3c:	697b      	ldr	r3, [r7, #20]
 8002b3e:	781b      	ldrb	r3, [r3, #0]
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002b44:	78fb      	ldrb	r3, [r7, #3]
 8002b46:	b2db      	uxtb	r3, r3
 8002b48:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002b4c:	b2da      	uxtb	r2, r3
 8002b4e:	4b31      	ldr	r3, [pc, #196]	; (8002c14 <xPortStartScheduler+0x130>)
 8002b50:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002b52:	4b31      	ldr	r3, [pc, #196]	; (8002c18 <xPortStartScheduler+0x134>)
 8002b54:	2207      	movs	r2, #7
 8002b56:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002b58:	e009      	b.n	8002b6e <xPortStartScheduler+0x8a>
        {
            ulMaxPRIGROUPValue--;
 8002b5a:	4b2f      	ldr	r3, [pc, #188]	; (8002c18 <xPortStartScheduler+0x134>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	3b01      	subs	r3, #1
 8002b60:	4a2d      	ldr	r2, [pc, #180]	; (8002c18 <xPortStartScheduler+0x134>)
 8002b62:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002b64:	78fb      	ldrb	r3, [r7, #3]
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002b6e:	78fb      	ldrb	r3, [r7, #3]
 8002b70:	b2db      	uxtb	r3, r3
 8002b72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b76:	2b80      	cmp	r3, #128	; 0x80
 8002b78:	d0ef      	beq.n	8002b5a <xPortStartScheduler+0x76>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002b7a:	4b27      	ldr	r3, [pc, #156]	; (8002c18 <xPortStartScheduler+0x134>)
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	f1c3 0307 	rsb	r3, r3, #7
 8002b82:	2b04      	cmp	r3, #4
 8002b84:	d00a      	beq.n	8002b9c <xPortStartScheduler+0xb8>
        __asm volatile
 8002b86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b8a:	f383 8811 	msr	BASEPRI, r3
 8002b8e:	f3bf 8f6f 	isb	sy
 8002b92:	f3bf 8f4f 	dsb	sy
 8002b96:	60bb      	str	r3, [r7, #8]
    }
 8002b98:	bf00      	nop
 8002b9a:	e7fe      	b.n	8002b9a <xPortStartScheduler+0xb6>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002b9c:	4b1e      	ldr	r3, [pc, #120]	; (8002c18 <xPortStartScheduler+0x134>)
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	021b      	lsls	r3, r3, #8
 8002ba2:	4a1d      	ldr	r2, [pc, #116]	; (8002c18 <xPortStartScheduler+0x134>)
 8002ba4:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002ba6:	4b1c      	ldr	r3, [pc, #112]	; (8002c18 <xPortStartScheduler+0x134>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002bae:	4a1a      	ldr	r2, [pc, #104]	; (8002c18 <xPortStartScheduler+0x134>)
 8002bb0:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	b2da      	uxtb	r2, r3
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002bba:	4b18      	ldr	r3, [pc, #96]	; (8002c1c <xPortStartScheduler+0x138>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4a17      	ldr	r2, [pc, #92]	; (8002c1c <xPortStartScheduler+0x138>)
 8002bc0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002bc4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002bc6:	4b15      	ldr	r3, [pc, #84]	; (8002c1c <xPortStartScheduler+0x138>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a14      	ldr	r2, [pc, #80]	; (8002c1c <xPortStartScheduler+0x138>)
 8002bcc:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8002bd0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002bd2:	f000 f8db 	bl	8002d8c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002bd6:	4b12      	ldr	r3, [pc, #72]	; (8002c20 <xPortStartScheduler+0x13c>)
 8002bd8:	2200      	movs	r2, #0
 8002bda:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002bdc:	f000 f8fa 	bl	8002dd4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002be0:	4b10      	ldr	r3, [pc, #64]	; (8002c24 <xPortStartScheduler+0x140>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a0f      	ldr	r2, [pc, #60]	; (8002c24 <xPortStartScheduler+0x140>)
 8002be6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002bea:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002bec:	f7ff ff64 	bl	8002ab8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002bf0:	f001 f912 	bl	8003e18 <vTaskSwitchContext>
    prvTaskExitError();
 8002bf4:	f7ff ff20 	bl	8002a38 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002bf8:	2300      	movs	r3, #0
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	3718      	adds	r7, #24
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	e000ed00 	.word	0xe000ed00
 8002c08:	410fc271 	.word	0x410fc271
 8002c0c:	410fc270 	.word	0x410fc270
 8002c10:	e000e400 	.word	0xe000e400
 8002c14:	20012e60 	.word	0x20012e60
 8002c18:	20012e64 	.word	0x20012e64
 8002c1c:	e000ed20 	.word	0xe000ed20
 8002c20:	2000007c 	.word	0x2000007c
 8002c24:	e000ef34 	.word	0xe000ef34

08002c28 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
        __asm volatile
 8002c2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c32:	f383 8811 	msr	BASEPRI, r3
 8002c36:	f3bf 8f6f 	isb	sy
 8002c3a:	f3bf 8f4f 	dsb	sy
 8002c3e:	607b      	str	r3, [r7, #4]
    }
 8002c40:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8002c42:	4b0f      	ldr	r3, [pc, #60]	; (8002c80 <vPortEnterCritical+0x58>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	3301      	adds	r3, #1
 8002c48:	4a0d      	ldr	r2, [pc, #52]	; (8002c80 <vPortEnterCritical+0x58>)
 8002c4a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8002c4c:	4b0c      	ldr	r3, [pc, #48]	; (8002c80 <vPortEnterCritical+0x58>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d10f      	bne.n	8002c74 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002c54:	4b0b      	ldr	r3, [pc, #44]	; (8002c84 <vPortEnterCritical+0x5c>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d00a      	beq.n	8002c74 <vPortEnterCritical+0x4c>
        __asm volatile
 8002c5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c62:	f383 8811 	msr	BASEPRI, r3
 8002c66:	f3bf 8f6f 	isb	sy
 8002c6a:	f3bf 8f4f 	dsb	sy
 8002c6e:	603b      	str	r3, [r7, #0]
    }
 8002c70:	bf00      	nop
 8002c72:	e7fe      	b.n	8002c72 <vPortEnterCritical+0x4a>
    }
}
 8002c74:	bf00      	nop
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr
 8002c80:	2000007c 	.word	0x2000007c
 8002c84:	e000ed04 	.word	0xe000ed04

08002c88 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002c8e:	4b12      	ldr	r3, [pc, #72]	; (8002cd8 <vPortExitCritical+0x50>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d10a      	bne.n	8002cac <vPortExitCritical+0x24>
        __asm volatile
 8002c96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c9a:	f383 8811 	msr	BASEPRI, r3
 8002c9e:	f3bf 8f6f 	isb	sy
 8002ca2:	f3bf 8f4f 	dsb	sy
 8002ca6:	607b      	str	r3, [r7, #4]
    }
 8002ca8:	bf00      	nop
 8002caa:	e7fe      	b.n	8002caa <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8002cac:	4b0a      	ldr	r3, [pc, #40]	; (8002cd8 <vPortExitCritical+0x50>)
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	3b01      	subs	r3, #1
 8002cb2:	4a09      	ldr	r2, [pc, #36]	; (8002cd8 <vPortExitCritical+0x50>)
 8002cb4:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8002cb6:	4b08      	ldr	r3, [pc, #32]	; (8002cd8 <vPortExitCritical+0x50>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d105      	bne.n	8002cca <vPortExitCritical+0x42>
 8002cbe:	2300      	movs	r3, #0
 8002cc0:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002cc8:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8002cca:	bf00      	nop
 8002ccc:	370c      	adds	r7, #12
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	2000007c 	.word	0x2000007c
 8002cdc:	00000000 	.word	0x00000000

08002ce0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002ce0:	f3ef 8009 	mrs	r0, PSP
 8002ce4:	f3bf 8f6f 	isb	sy
 8002ce8:	4b15      	ldr	r3, [pc, #84]	; (8002d40 <pxCurrentTCBConst>)
 8002cea:	681a      	ldr	r2, [r3, #0]
 8002cec:	f01e 0f10 	tst.w	lr, #16
 8002cf0:	bf08      	it	eq
 8002cf2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002cf6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002cfa:	6010      	str	r0, [r2, #0]
 8002cfc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002d00:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002d04:	f380 8811 	msr	BASEPRI, r0
 8002d08:	f3bf 8f4f 	dsb	sy
 8002d0c:	f3bf 8f6f 	isb	sy
 8002d10:	f001 f882 	bl	8003e18 <vTaskSwitchContext>
 8002d14:	f04f 0000 	mov.w	r0, #0
 8002d18:	f380 8811 	msr	BASEPRI, r0
 8002d1c:	bc09      	pop	{r0, r3}
 8002d1e:	6819      	ldr	r1, [r3, #0]
 8002d20:	6808      	ldr	r0, [r1, #0]
 8002d22:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d26:	f01e 0f10 	tst.w	lr, #16
 8002d2a:	bf08      	it	eq
 8002d2c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8002d30:	f380 8809 	msr	PSP, r0
 8002d34:	f3bf 8f6f 	isb	sy
 8002d38:	4770      	bx	lr
 8002d3a:	bf00      	nop
 8002d3c:	f3af 8000 	nop.w

08002d40 <pxCurrentTCBConst>:
 8002d40:	20012ef4 	.word	0x20012ef4
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8002d44:	bf00      	nop
 8002d46:	bf00      	nop

08002d48 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
        __asm volatile
 8002d4e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d52:	f383 8811 	msr	BASEPRI, r3
 8002d56:	f3bf 8f6f 	isb	sy
 8002d5a:	f3bf 8f4f 	dsb	sy
 8002d5e:	607b      	str	r3, [r7, #4]
    }
 8002d60:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8002d62:	f000 ff43 	bl	8003bec <xTaskIncrementTick>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d003      	beq.n	8002d74 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002d6c:	4b06      	ldr	r3, [pc, #24]	; (8002d88 <SysTick_Handler+0x40>)
 8002d6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002d72:	601a      	str	r2, [r3, #0]
 8002d74:	2300      	movs	r3, #0
 8002d76:	603b      	str	r3, [r7, #0]
        __asm volatile
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	f383 8811 	msr	BASEPRI, r3
    }
 8002d7e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 8002d80:	bf00      	nop
 8002d82:	3708      	adds	r7, #8
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	e000ed04 	.word	0xe000ed04

08002d8c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8002d8c:	b480      	push	{r7}
 8002d8e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002d90:	4b0b      	ldr	r3, [pc, #44]	; (8002dc0 <vPortSetupTimerInterrupt+0x34>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002d96:	4b0b      	ldr	r3, [pc, #44]	; (8002dc4 <vPortSetupTimerInterrupt+0x38>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8002d9c:	4b0a      	ldr	r3, [pc, #40]	; (8002dc8 <vPortSetupTimerInterrupt+0x3c>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a0a      	ldr	r2, [pc, #40]	; (8002dcc <vPortSetupTimerInterrupt+0x40>)
 8002da2:	fba2 2303 	umull	r2, r3, r2, r3
 8002da6:	099b      	lsrs	r3, r3, #6
 8002da8:	4a09      	ldr	r2, [pc, #36]	; (8002dd0 <vPortSetupTimerInterrupt+0x44>)
 8002daa:	3b01      	subs	r3, #1
 8002dac:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8002dae:	4b04      	ldr	r3, [pc, #16]	; (8002dc0 <vPortSetupTimerInterrupt+0x34>)
 8002db0:	2207      	movs	r2, #7
 8002db2:	601a      	str	r2, [r3, #0]
}
 8002db4:	bf00      	nop
 8002db6:	46bd      	mov	sp, r7
 8002db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dbc:	4770      	bx	lr
 8002dbe:	bf00      	nop
 8002dc0:	e000e010 	.word	0xe000e010
 8002dc4:	e000e018 	.word	0xe000e018
 8002dc8:	20000080 	.word	0x20000080
 8002dcc:	10624dd3 	.word	0x10624dd3
 8002dd0:	e000e014 	.word	0xe000e014

08002dd4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8002dd4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8002de4 <vPortEnableVFP+0x10>
 8002dd8:	6801      	ldr	r1, [r0, #0]
 8002dda:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8002dde:	6001      	str	r1, [r0, #0]
 8002de0:	4770      	bx	lr
 8002de2:	0000      	.short	0x0000
 8002de4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8002de8:	bf00      	nop
 8002dea:	bf00      	nop

08002dec <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b086      	sub	sp, #24
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
 8002df4:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8002df6:	2301      	movs	r3, #1
 8002df8:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d10a      	bne.n	8002e1a <xQueueGenericReset+0x2e>
        __asm volatile
 8002e04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e08:	f383 8811 	msr	BASEPRI, r3
 8002e0c:	f3bf 8f6f 	isb	sy
 8002e10:	f3bf 8f4f 	dsb	sy
 8002e14:	60fb      	str	r3, [r7, #12]
    }
 8002e16:	bf00      	nop
 8002e18:	e7fe      	b.n	8002e18 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d05d      	beq.n	8002edc <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d059      	beq.n	8002edc <xQueueGenericReset+0xf0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002e2c:	693b      	ldr	r3, [r7, #16]
 8002e2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e30:	2100      	movs	r1, #0
 8002e32:	fba3 2302 	umull	r2, r3, r3, r2
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d000      	beq.n	8002e3c <xQueueGenericReset+0x50>
 8002e3a:	2101      	movs	r1, #1
 8002e3c:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d14c      	bne.n	8002edc <xQueueGenericReset+0xf0>
    {
        taskENTER_CRITICAL();
 8002e42:	f7ff fef1 	bl	8002c28 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002e46:	693b      	ldr	r3, [r7, #16]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e4e:	6939      	ldr	r1, [r7, #16]
 8002e50:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002e52:	fb01 f303 	mul.w	r3, r1, r3
 8002e56:	441a      	add	r2, r3
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	681a      	ldr	r2, [r3, #0]
 8002e66:	693b      	ldr	r3, [r7, #16]
 8002e68:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	681a      	ldr	r2, [r3, #0]
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e72:	3b01      	subs	r3, #1
 8002e74:	6939      	ldr	r1, [r7, #16]
 8002e76:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002e78:	fb01 f303 	mul.w	r3, r1, r3
 8002e7c:	441a      	add	r2, r3
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	22ff      	movs	r2, #255	; 0xff
 8002e86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8002e8a:	693b      	ldr	r3, [r7, #16]
 8002e8c:	22ff      	movs	r2, #255	; 0xff
 8002e8e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d114      	bne.n	8002ec2 <xQueueGenericReset+0xd6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	691b      	ldr	r3, [r3, #16]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d01a      	beq.n	8002ed6 <xQueueGenericReset+0xea>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	3310      	adds	r3, #16
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f001 f87d 	bl	8003fa4 <xTaskRemoveFromEventList>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d012      	beq.n	8002ed6 <xQueueGenericReset+0xea>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8002eb0:	4b15      	ldr	r3, [pc, #84]	; (8002f08 <xQueueGenericReset+0x11c>)
 8002eb2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002eb6:	601a      	str	r2, [r3, #0]
 8002eb8:	f3bf 8f4f 	dsb	sy
 8002ebc:	f3bf 8f6f 	isb	sy
 8002ec0:	e009      	b.n	8002ed6 <xQueueGenericReset+0xea>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	3310      	adds	r3, #16
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f7ff f924 	bl	8002114 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	3324      	adds	r3, #36	; 0x24
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7ff f91f 	bl	8002114 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8002ed6:	f7ff fed7 	bl	8002c88 <vPortExitCritical>
 8002eda:	e001      	b.n	8002ee0 <xQueueGenericReset+0xf4>
    }
    else
    {
        xReturn = pdFAIL;
 8002edc:	2300      	movs	r3, #0
 8002ede:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8002ee0:	697b      	ldr	r3, [r7, #20]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d10a      	bne.n	8002efc <xQueueGenericReset+0x110>
        __asm volatile
 8002ee6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002eea:	f383 8811 	msr	BASEPRI, r3
 8002eee:	f3bf 8f6f 	isb	sy
 8002ef2:	f3bf 8f4f 	dsb	sy
 8002ef6:	60bb      	str	r3, [r7, #8]
    }
 8002ef8:	bf00      	nop
 8002efa:	e7fe      	b.n	8002efa <xQueueGenericReset+0x10e>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8002efc:	697b      	ldr	r3, [r7, #20]
}
 8002efe:	4618      	mov	r0, r3
 8002f00:	3718      	adds	r7, #24
 8002f02:	46bd      	mov	sp, r7
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	e000ed04 	.word	0xe000ed04

08002f0c <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b08a      	sub	sp, #40	; 0x28
 8002f10:	af02      	add	r7, sp, #8
 8002f12:	60f8      	str	r0, [r7, #12]
 8002f14:	60b9      	str	r1, [r7, #8]
 8002f16:	4613      	mov	r3, r2
 8002f18:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d02e      	beq.n	8002f82 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002f24:	2100      	movs	r1, #0
 8002f26:	68ba      	ldr	r2, [r7, #8]
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	fba3 2302 	umull	r2, r3, r3, r2
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d000      	beq.n	8002f34 <xQueueGenericCreate+0x28>
 8002f32:	2101      	movs	r1, #1
 8002f34:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d123      	bne.n	8002f82 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	68ba      	ldr	r2, [r7, #8]
 8002f3e:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8002f42:	f113 0f51 	cmn.w	r3, #81	; 0x51
 8002f46:	d81c      	bhi.n	8002f82 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	68ba      	ldr	r2, [r7, #8]
 8002f4c:	fb02 f303 	mul.w	r3, r2, r3
 8002f50:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002f52:	69bb      	ldr	r3, [r7, #24]
 8002f54:	3350      	adds	r3, #80	; 0x50
 8002f56:	4618      	mov	r0, r3
 8002f58:	f7fe fd94 	bl	8001a84 <pvPortMalloc>
 8002f5c:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 8002f5e:	69fb      	ldr	r3, [r7, #28]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d01c      	beq.n	8002f9e <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002f64:	69fb      	ldr	r3, [r7, #28]
 8002f66:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002f68:	697b      	ldr	r3, [r7, #20]
 8002f6a:	3350      	adds	r3, #80	; 0x50
 8002f6c:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002f6e:	79fa      	ldrb	r2, [r7, #7]
 8002f70:	69fb      	ldr	r3, [r7, #28]
 8002f72:	9300      	str	r3, [sp, #0]
 8002f74:	4613      	mov	r3, r2
 8002f76:	697a      	ldr	r2, [r7, #20]
 8002f78:	68b9      	ldr	r1, [r7, #8]
 8002f7a:	68f8      	ldr	r0, [r7, #12]
 8002f7c:	f000 f814 	bl	8002fa8 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8002f80:	e00d      	b.n	8002f9e <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d10a      	bne.n	8002f9e <xQueueGenericCreate+0x92>
        __asm volatile
 8002f88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f8c:	f383 8811 	msr	BASEPRI, r3
 8002f90:	f3bf 8f6f 	isb	sy
 8002f94:	f3bf 8f4f 	dsb	sy
 8002f98:	613b      	str	r3, [r7, #16]
    }
 8002f9a:	bf00      	nop
 8002f9c:	e7fe      	b.n	8002f9c <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8002f9e:	69fb      	ldr	r3, [r7, #28]
    }
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3720      	adds	r7, #32
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}

08002fa8 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b084      	sub	sp, #16
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	60f8      	str	r0, [r7, #12]
 8002fb0:	60b9      	str	r1, [r7, #8]
 8002fb2:	607a      	str	r2, [r7, #4]
 8002fb4:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d103      	bne.n	8002fc4 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002fbc:	69bb      	ldr	r3, [r7, #24]
 8002fbe:	69ba      	ldr	r2, [r7, #24]
 8002fc0:	601a      	str	r2, [r3, #0]
 8002fc2:	e002      	b.n	8002fca <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8002fca:	69bb      	ldr	r3, [r7, #24]
 8002fcc:	68fa      	ldr	r2, [r7, #12]
 8002fce:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8002fd0:	69bb      	ldr	r3, [r7, #24]
 8002fd2:	68ba      	ldr	r2, [r7, #8]
 8002fd4:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002fd6:	2101      	movs	r1, #1
 8002fd8:	69b8      	ldr	r0, [r7, #24]
 8002fda:	f7ff ff07 	bl	8002dec <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	78fa      	ldrb	r2, [r7, #3]
 8002fe2:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8002fe6:	bf00      	nop
 8002fe8:	3710      	adds	r7, #16
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}
	...

08002ff0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b08c      	sub	sp, #48	; 0x30
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	60f8      	str	r0, [r7, #12]
 8002ff8:	60b9      	str	r1, [r7, #8]
 8002ffa:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8002ffc:	2300      	movs	r3, #0
 8002ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8003004:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003006:	2b00      	cmp	r3, #0
 8003008:	d10a      	bne.n	8003020 <xQueueReceive+0x30>
        __asm volatile
 800300a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800300e:	f383 8811 	msr	BASEPRI, r3
 8003012:	f3bf 8f6f 	isb	sy
 8003016:	f3bf 8f4f 	dsb	sy
 800301a:	623b      	str	r3, [r7, #32]
    }
 800301c:	bf00      	nop
 800301e:	e7fe      	b.n	800301e <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003020:	68bb      	ldr	r3, [r7, #8]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d103      	bne.n	800302e <xQueueReceive+0x3e>
 8003026:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800302a:	2b00      	cmp	r3, #0
 800302c:	d101      	bne.n	8003032 <xQueueReceive+0x42>
 800302e:	2301      	movs	r3, #1
 8003030:	e000      	b.n	8003034 <xQueueReceive+0x44>
 8003032:	2300      	movs	r3, #0
 8003034:	2b00      	cmp	r3, #0
 8003036:	d10a      	bne.n	800304e <xQueueReceive+0x5e>
        __asm volatile
 8003038:	f04f 0350 	mov.w	r3, #80	; 0x50
 800303c:	f383 8811 	msr	BASEPRI, r3
 8003040:	f3bf 8f6f 	isb	sy
 8003044:	f3bf 8f4f 	dsb	sy
 8003048:	61fb      	str	r3, [r7, #28]
    }
 800304a:	bf00      	nop
 800304c:	e7fe      	b.n	800304c <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800304e:	f001 f9b9 	bl	80043c4 <xTaskGetSchedulerState>
 8003052:	4603      	mov	r3, r0
 8003054:	2b00      	cmp	r3, #0
 8003056:	d102      	bne.n	800305e <xQueueReceive+0x6e>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d101      	bne.n	8003062 <xQueueReceive+0x72>
 800305e:	2301      	movs	r3, #1
 8003060:	e000      	b.n	8003064 <xQueueReceive+0x74>
 8003062:	2300      	movs	r3, #0
 8003064:	2b00      	cmp	r3, #0
 8003066:	d10a      	bne.n	800307e <xQueueReceive+0x8e>
        __asm volatile
 8003068:	f04f 0350 	mov.w	r3, #80	; 0x50
 800306c:	f383 8811 	msr	BASEPRI, r3
 8003070:	f3bf 8f6f 	isb	sy
 8003074:	f3bf 8f4f 	dsb	sy
 8003078:	61bb      	str	r3, [r7, #24]
    }
 800307a:	bf00      	nop
 800307c:	e7fe      	b.n	800307c <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800307e:	f7ff fdd3 	bl	8002c28 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003086:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308a:	2b00      	cmp	r3, #0
 800308c:	d01f      	beq.n	80030ce <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800308e:	68b9      	ldr	r1, [r7, #8]
 8003090:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003092:	f000 f88d 	bl	80031b0 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003098:	1e5a      	subs	r2, r3, #1
 800309a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800309c:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800309e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030a0:	691b      	ldr	r3, [r3, #16]
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d00f      	beq.n	80030c6 <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80030a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030a8:	3310      	adds	r3, #16
 80030aa:	4618      	mov	r0, r3
 80030ac:	f000 ff7a 	bl	8003fa4 <xTaskRemoveFromEventList>
 80030b0:	4603      	mov	r3, r0
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d007      	beq.n	80030c6 <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80030b6:	4b3d      	ldr	r3, [pc, #244]	; (80031ac <xQueueReceive+0x1bc>)
 80030b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80030bc:	601a      	str	r2, [r3, #0]
 80030be:	f3bf 8f4f 	dsb	sy
 80030c2:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80030c6:	f7ff fddf 	bl	8002c88 <vPortExitCritical>
                return pdPASS;
 80030ca:	2301      	movs	r3, #1
 80030cc:	e069      	b.n	80031a2 <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d103      	bne.n	80030dc <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80030d4:	f7ff fdd8 	bl	8002c88 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80030d8:	2300      	movs	r3, #0
 80030da:	e062      	b.n	80031a2 <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 80030dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d106      	bne.n	80030f0 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80030e2:	f107 0310 	add.w	r3, r7, #16
 80030e6:	4618      	mov	r0, r3
 80030e8:	f001 f832 	bl	8004150 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80030ec:	2301      	movs	r3, #1
 80030ee:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80030f0:	f7ff fdca 	bl	8002c88 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80030f4:	f000 fc60 	bl	80039b8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80030f8:	f7ff fd96 	bl	8002c28 <vPortEnterCritical>
 80030fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030fe:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003102:	b25b      	sxtb	r3, r3
 8003104:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003108:	d103      	bne.n	8003112 <xQueueReceive+0x122>
 800310a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800310c:	2200      	movs	r2, #0
 800310e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003114:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003118:	b25b      	sxtb	r3, r3
 800311a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800311e:	d103      	bne.n	8003128 <xQueueReceive+0x138>
 8003120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003122:	2200      	movs	r2, #0
 8003124:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003128:	f7ff fdae 	bl	8002c88 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800312c:	1d3a      	adds	r2, r7, #4
 800312e:	f107 0310 	add.w	r3, r7, #16
 8003132:	4611      	mov	r1, r2
 8003134:	4618      	mov	r0, r3
 8003136:	f001 f821 	bl	800417c <xTaskCheckForTimeOut>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d123      	bne.n	8003188 <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003140:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003142:	f000 f8ad 	bl	80032a0 <prvIsQueueEmpty>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d017      	beq.n	800317c <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800314c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800314e:	3324      	adds	r3, #36	; 0x24
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	4611      	mov	r1, r2
 8003154:	4618      	mov	r0, r3
 8003156:	f000 febb 	bl	8003ed0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 800315a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800315c:	f000 f84e 	bl	80031fc <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8003160:	f000 fc38 	bl	80039d4 <xTaskResumeAll>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d189      	bne.n	800307e <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 800316a:	4b10      	ldr	r3, [pc, #64]	; (80031ac <xQueueReceive+0x1bc>)
 800316c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003170:	601a      	str	r2, [r3, #0]
 8003172:	f3bf 8f4f 	dsb	sy
 8003176:	f3bf 8f6f 	isb	sy
 800317a:	e780      	b.n	800307e <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 800317c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800317e:	f000 f83d 	bl	80031fc <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8003182:	f000 fc27 	bl	80039d4 <xTaskResumeAll>
 8003186:	e77a      	b.n	800307e <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8003188:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800318a:	f000 f837 	bl	80031fc <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800318e:	f000 fc21 	bl	80039d4 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003192:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003194:	f000 f884 	bl	80032a0 <prvIsQueueEmpty>
 8003198:	4603      	mov	r3, r0
 800319a:	2b00      	cmp	r3, #0
 800319c:	f43f af6f 	beq.w	800307e <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 80031a0:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3730      	adds	r7, #48	; 0x30
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	e000ed04 	.word	0xe000ed04

080031b0 <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d018      	beq.n	80031f4 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	68da      	ldr	r2, [r3, #12]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ca:	441a      	add	r2, r3
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	68da      	ldr	r2, [r3, #12]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	689b      	ldr	r3, [r3, #8]
 80031d8:	429a      	cmp	r2, r3
 80031da:	d303      	bcc.n	80031e4 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	68d9      	ldr	r1, [r3, #12]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ec:	461a      	mov	r2, r3
 80031ee:	6838      	ldr	r0, [r7, #0]
 80031f0:	f004 f9a4 	bl	800753c <memcpy>
    }
}
 80031f4:	bf00      	nop
 80031f6:	3708      	adds	r7, #8
 80031f8:	46bd      	mov	sp, r7
 80031fa:	bd80      	pop	{r7, pc}

080031fc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8003204:	f7ff fd10 	bl	8002c28 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800320e:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003210:	e011      	b.n	8003236 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003216:	2b00      	cmp	r3, #0
 8003218:	d012      	beq.n	8003240 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	3324      	adds	r3, #36	; 0x24
 800321e:	4618      	mov	r0, r3
 8003220:	f000 fec0 	bl	8003fa4 <xTaskRemoveFromEventList>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	d001      	beq.n	800322e <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 800322a:	f001 f80d 	bl	8004248 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800322e:	7bfb      	ldrb	r3, [r7, #15]
 8003230:	3b01      	subs	r3, #1
 8003232:	b2db      	uxtb	r3, r3
 8003234:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003236:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800323a:	2b00      	cmp	r3, #0
 800323c:	dce9      	bgt.n	8003212 <prvUnlockQueue+0x16>
 800323e:	e000      	b.n	8003242 <prvUnlockQueue+0x46>
                    break;
 8003240:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	22ff      	movs	r2, #255	; 0xff
 8003246:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 800324a:	f7ff fd1d 	bl	8002c88 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800324e:	f7ff fceb 	bl	8002c28 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003258:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800325a:	e011      	b.n	8003280 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	691b      	ldr	r3, [r3, #16]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d012      	beq.n	800328a <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	3310      	adds	r3, #16
 8003268:	4618      	mov	r0, r3
 800326a:	f000 fe9b 	bl	8003fa4 <xTaskRemoveFromEventList>
 800326e:	4603      	mov	r3, r0
 8003270:	2b00      	cmp	r3, #0
 8003272:	d001      	beq.n	8003278 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8003274:	f000 ffe8 	bl	8004248 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8003278:	7bbb      	ldrb	r3, [r7, #14]
 800327a:	3b01      	subs	r3, #1
 800327c:	b2db      	uxtb	r3, r3
 800327e:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003280:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003284:	2b00      	cmp	r3, #0
 8003286:	dce9      	bgt.n	800325c <prvUnlockQueue+0x60>
 8003288:	e000      	b.n	800328c <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800328a:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	22ff      	movs	r2, #255	; 0xff
 8003290:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8003294:	f7ff fcf8 	bl	8002c88 <vPortExitCritical>
}
 8003298:	bf00      	nop
 800329a:	3710      	adds	r7, #16
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}

080032a0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b084      	sub	sp, #16
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 80032a8:	f7ff fcbe 	bl	8002c28 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d102      	bne.n	80032ba <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 80032b4:	2301      	movs	r3, #1
 80032b6:	60fb      	str	r3, [r7, #12]
 80032b8:	e001      	b.n	80032be <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 80032ba:	2300      	movs	r3, #0
 80032bc:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80032be:	f7ff fce3 	bl	8002c88 <vPortExitCritical>

    return xReturn;
 80032c2:	68fb      	ldr	r3, [r7, #12]
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3710      	adds	r7, #16
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}

080032cc <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 80032cc:	b480      	push	{r7}
 80032ce:	b087      	sub	sp, #28
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
 80032d4:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80032d6:	2300      	movs	r3, #0
 80032d8:	613b      	str	r3, [r7, #16]

        configASSERT( xQueue );
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d10a      	bne.n	80032f6 <vQueueAddToRegistry+0x2a>
        __asm volatile
 80032e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032e4:	f383 8811 	msr	BASEPRI, r3
 80032e8:	f3bf 8f6f 	isb	sy
 80032ec:	f3bf 8f4f 	dsb	sy
 80032f0:	60fb      	str	r3, [r7, #12]
    }
 80032f2:	bf00      	nop
 80032f4:	e7fe      	b.n	80032f4 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 80032f6:	683b      	ldr	r3, [r7, #0]
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d024      	beq.n	8003346 <vQueueAddToRegistry+0x7a>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80032fc:	2300      	movs	r3, #0
 80032fe:	617b      	str	r3, [r7, #20]
 8003300:	e01e      	b.n	8003340 <vQueueAddToRegistry+0x74>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 8003302:	4a18      	ldr	r2, [pc, #96]	; (8003364 <vQueueAddToRegistry+0x98>)
 8003304:	697b      	ldr	r3, [r7, #20]
 8003306:	00db      	lsls	r3, r3, #3
 8003308:	4413      	add	r3, r2
 800330a:	685b      	ldr	r3, [r3, #4]
 800330c:	687a      	ldr	r2, [r7, #4]
 800330e:	429a      	cmp	r2, r3
 8003310:	d105      	bne.n	800331e <vQueueAddToRegistry+0x52>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8003312:	697b      	ldr	r3, [r7, #20]
 8003314:	00db      	lsls	r3, r3, #3
 8003316:	4a13      	ldr	r2, [pc, #76]	; (8003364 <vQueueAddToRegistry+0x98>)
 8003318:	4413      	add	r3, r2
 800331a:	613b      	str	r3, [r7, #16]
                    break;
 800331c:	e013      	b.n	8003346 <vQueueAddToRegistry+0x7a>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 800331e:	693b      	ldr	r3, [r7, #16]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d10a      	bne.n	800333a <vQueueAddToRegistry+0x6e>
 8003324:	4a0f      	ldr	r2, [pc, #60]	; (8003364 <vQueueAddToRegistry+0x98>)
 8003326:	697b      	ldr	r3, [r7, #20]
 8003328:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d104      	bne.n	800333a <vQueueAddToRegistry+0x6e>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	00db      	lsls	r3, r3, #3
 8003334:	4a0b      	ldr	r2, [pc, #44]	; (8003364 <vQueueAddToRegistry+0x98>)
 8003336:	4413      	add	r3, r2
 8003338:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800333a:	697b      	ldr	r3, [r7, #20]
 800333c:	3301      	adds	r3, #1
 800333e:	617b      	str	r3, [r7, #20]
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	2b07      	cmp	r3, #7
 8003344:	d9dd      	bls.n	8003302 <vQueueAddToRegistry+0x36>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	2b00      	cmp	r3, #0
 800334a:	d005      	beq.n	8003358 <vQueueAddToRegistry+0x8c>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	683a      	ldr	r2, [r7, #0]
 8003350:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	687a      	ldr	r2, [r7, #4]
 8003356:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }
    }
 8003358:	bf00      	nop
 800335a:	371c      	adds	r7, #28
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr
 8003364:	20012e68 	.word	0x20012e68

08003368 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8003368:	b580      	push	{r7, lr}
 800336a:	b086      	sub	sp, #24
 800336c:	af00      	add	r7, sp, #0
 800336e:	60f8      	str	r0, [r7, #12]
 8003370:	60b9      	str	r1, [r7, #8]
 8003372:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8003378:	f7ff fc56 	bl	8002c28 <vPortEnterCritical>
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003382:	b25b      	sxtb	r3, r3
 8003384:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003388:	d103      	bne.n	8003392 <vQueueWaitForMessageRestricted+0x2a>
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	2200      	movs	r2, #0
 800338e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003398:	b25b      	sxtb	r3, r3
 800339a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800339e:	d103      	bne.n	80033a8 <vQueueWaitForMessageRestricted+0x40>
 80033a0:	697b      	ldr	r3, [r7, #20]
 80033a2:	2200      	movs	r2, #0
 80033a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80033a8:	f7ff fc6e 	bl	8002c88 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d106      	bne.n	80033c2 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80033b4:	697b      	ldr	r3, [r7, #20]
 80033b6:	3324      	adds	r3, #36	; 0x24
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	68b9      	ldr	r1, [r7, #8]
 80033bc:	4618      	mov	r0, r3
 80033be:	f000 fdab 	bl	8003f18 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80033c2:	6978      	ldr	r0, [r7, #20]
 80033c4:	f7ff ff1a 	bl	80031fc <prvUnlockQueue>
    }
 80033c8:	bf00      	nop
 80033ca:	3718      	adds	r7, #24
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80033d0:	b480      	push	{r7}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80033d6:	2300      	movs	r3, #0
 80033d8:	607b      	str	r3, [r7, #4]
 80033da:	4b10      	ldr	r3, [pc, #64]	; (800341c <HAL_MspInit+0x4c>)
 80033dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033de:	4a0f      	ldr	r2, [pc, #60]	; (800341c <HAL_MspInit+0x4c>)
 80033e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033e4:	6453      	str	r3, [r2, #68]	; 0x44
 80033e6:	4b0d      	ldr	r3, [pc, #52]	; (800341c <HAL_MspInit+0x4c>)
 80033e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80033ee:	607b      	str	r3, [r7, #4]
 80033f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80033f2:	2300      	movs	r3, #0
 80033f4:	603b      	str	r3, [r7, #0]
 80033f6:	4b09      	ldr	r3, [pc, #36]	; (800341c <HAL_MspInit+0x4c>)
 80033f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fa:	4a08      	ldr	r2, [pc, #32]	; (800341c <HAL_MspInit+0x4c>)
 80033fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003400:	6413      	str	r3, [r2, #64]	; 0x40
 8003402:	4b06      	ldr	r3, [pc, #24]	; (800341c <HAL_MspInit+0x4c>)
 8003404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800340a:	603b      	str	r3, [r7, #0]
 800340c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800340e:	bf00      	nop
 8003410:	370c      	adds	r7, #12
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	40023800 	.word	0x40023800

08003420 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b08c      	sub	sp, #48	; 0x30
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8003428:	2300      	movs	r3, #0
 800342a:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 800342c:	2300      	movs	r3, #0
 800342e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8003430:	2300      	movs	r3, #0
 8003432:	60bb      	str	r3, [r7, #8]
 8003434:	4b2f      	ldr	r3, [pc, #188]	; (80034f4 <HAL_InitTick+0xd4>)
 8003436:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003438:	4a2e      	ldr	r2, [pc, #184]	; (80034f4 <HAL_InitTick+0xd4>)
 800343a:	f043 0301 	orr.w	r3, r3, #1
 800343e:	6453      	str	r3, [r2, #68]	; 0x44
 8003440:	4b2c      	ldr	r3, [pc, #176]	; (80034f4 <HAL_InitTick+0xd4>)
 8003442:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003444:	f003 0301 	and.w	r3, r3, #1
 8003448:	60bb      	str	r3, [r7, #8]
 800344a:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800344c:	f107 020c 	add.w	r2, r7, #12
 8003450:	f107 0310 	add.w	r3, r7, #16
 8003454:	4611      	mov	r1, r2
 8003456:	4618      	mov	r0, r3
 8003458:	f002 ff34 	bl	80062c4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 800345c:	f002 ff1e 	bl	800629c <HAL_RCC_GetPCLK2Freq>
 8003460:	4603      	mov	r3, r0
 8003462:	005b      	lsls	r3, r3, #1
 8003464:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003466:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003468:	4a23      	ldr	r2, [pc, #140]	; (80034f8 <HAL_InitTick+0xd8>)
 800346a:	fba2 2303 	umull	r2, r3, r2, r3
 800346e:	0c9b      	lsrs	r3, r3, #18
 8003470:	3b01      	subs	r3, #1
 8003472:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8003474:	4b21      	ldr	r3, [pc, #132]	; (80034fc <HAL_InitTick+0xdc>)
 8003476:	4a22      	ldr	r2, [pc, #136]	; (8003500 <HAL_InitTick+0xe0>)
 8003478:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 800347a:	4b20      	ldr	r3, [pc, #128]	; (80034fc <HAL_InitTick+0xdc>)
 800347c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003480:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8003482:	4a1e      	ldr	r2, [pc, #120]	; (80034fc <HAL_InitTick+0xdc>)
 8003484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003486:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8003488:	4b1c      	ldr	r3, [pc, #112]	; (80034fc <HAL_InitTick+0xdc>)
 800348a:	2200      	movs	r2, #0
 800348c:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800348e:	4b1b      	ldr	r3, [pc, #108]	; (80034fc <HAL_InitTick+0xdc>)
 8003490:	2200      	movs	r2, #0
 8003492:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003494:	4b19      	ldr	r3, [pc, #100]	; (80034fc <HAL_InitTick+0xdc>)
 8003496:	2200      	movs	r2, #0
 8003498:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 800349a:	4818      	ldr	r0, [pc, #96]	; (80034fc <HAL_InitTick+0xdc>)
 800349c:	f002 ff44 	bl	8006328 <HAL_TIM_Base_Init>
 80034a0:	4603      	mov	r3, r0
 80034a2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 80034a6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d11b      	bne.n	80034e6 <HAL_InitTick+0xc6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 80034ae:	4813      	ldr	r0, [pc, #76]	; (80034fc <HAL_InitTick+0xdc>)
 80034b0:	f002 ff94 	bl	80063dc <HAL_TIM_Base_Start_IT>
 80034b4:	4603      	mov	r3, r0
 80034b6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 80034ba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d111      	bne.n	80034e6 <HAL_InitTick+0xc6>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 80034c2:	2019      	movs	r0, #25
 80034c4:	f002 f8c4 	bl	8005650 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2b0f      	cmp	r3, #15
 80034cc:	d808      	bhi.n	80034e0 <HAL_InitTick+0xc0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 80034ce:	2200      	movs	r2, #0
 80034d0:	6879      	ldr	r1, [r7, #4]
 80034d2:	2019      	movs	r0, #25
 80034d4:	f002 f8a0 	bl	8005618 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80034d8:	4a0a      	ldr	r2, [pc, #40]	; (8003504 <HAL_InitTick+0xe4>)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	6013      	str	r3, [r2, #0]
 80034de:	e002      	b.n	80034e6 <HAL_InitTick+0xc6>
      }
      else
      {
        status = HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80034e6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3730      	adds	r7, #48	; 0x30
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	40023800 	.word	0x40023800
 80034f8:	431bde83 	.word	0x431bde83
 80034fc:	20012ea8 	.word	0x20012ea8
 8003500:	40010000 	.word	0x40010000
 8003504:	20000088 	.word	0x20000088

08003508 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003508:	b480      	push	{r7}
 800350a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800350c:	e7fe      	b.n	800350c <NMI_Handler+0x4>

0800350e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800350e:	b480      	push	{r7}
 8003510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003512:	e7fe      	b.n	8003512 <HardFault_Handler+0x4>

08003514 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003514:	b480      	push	{r7}
 8003516:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003518:	e7fe      	b.n	8003518 <MemManage_Handler+0x4>

0800351a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800351a:	b480      	push	{r7}
 800351c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800351e:	e7fe      	b.n	800351e <BusFault_Handler+0x4>

08003520 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003520:	b480      	push	{r7}
 8003522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003524:	e7fe      	b.n	8003524 <UsageFault_Handler+0x4>

08003526 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003526:	b480      	push	{r7}
 8003528:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800352a:	bf00      	nop
 800352c:	46bd      	mov	sp, r7
 800352e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003532:	4770      	bx	lr

08003534 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8003538:	4802      	ldr	r0, [pc, #8]	; (8003544 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800353a:	f003 f8d7 	bl	80066ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 800353e:	bf00      	nop
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	20012ea8 	.word	0x20012ea8

08003548 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b086      	sub	sp, #24
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003550:	4a14      	ldr	r2, [pc, #80]	; (80035a4 <_sbrk+0x5c>)
 8003552:	4b15      	ldr	r3, [pc, #84]	; (80035a8 <_sbrk+0x60>)
 8003554:	1ad3      	subs	r3, r2, r3
 8003556:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003558:	697b      	ldr	r3, [r7, #20]
 800355a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800355c:	4b13      	ldr	r3, [pc, #76]	; (80035ac <_sbrk+0x64>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d102      	bne.n	800356a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003564:	4b11      	ldr	r3, [pc, #68]	; (80035ac <_sbrk+0x64>)
 8003566:	4a12      	ldr	r2, [pc, #72]	; (80035b0 <_sbrk+0x68>)
 8003568:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800356a:	4b10      	ldr	r3, [pc, #64]	; (80035ac <_sbrk+0x64>)
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	4413      	add	r3, r2
 8003572:	693a      	ldr	r2, [r7, #16]
 8003574:	429a      	cmp	r2, r3
 8003576:	d207      	bcs.n	8003588 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003578:	f003 ffb6 	bl	80074e8 <__errno>
 800357c:	4603      	mov	r3, r0
 800357e:	220c      	movs	r2, #12
 8003580:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003582:	f04f 33ff 	mov.w	r3, #4294967295
 8003586:	e009      	b.n	800359c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003588:	4b08      	ldr	r3, [pc, #32]	; (80035ac <_sbrk+0x64>)
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800358e:	4b07      	ldr	r3, [pc, #28]	; (80035ac <_sbrk+0x64>)
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4413      	add	r3, r2
 8003596:	4a05      	ldr	r2, [pc, #20]	; (80035ac <_sbrk+0x64>)
 8003598:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800359a:	68fb      	ldr	r3, [r7, #12]
}
 800359c:	4618      	mov	r0, r3
 800359e:	3718      	adds	r7, #24
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	20020000 	.word	0x20020000
 80035a8:	00000400 	.word	0x00000400
 80035ac:	20012ef0 	.word	0x20012ef0
 80035b0:	20013090 	.word	0x20013090

080035b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80035b8:	4b06      	ldr	r3, [pc, #24]	; (80035d4 <SystemInit+0x20>)
 80035ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035be:	4a05      	ldr	r2, [pc, #20]	; (80035d4 <SystemInit+0x20>)
 80035c0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80035c4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80035c8:	bf00      	nop
 80035ca:	46bd      	mov	sp, r7
 80035cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d0:	4770      	bx	lr
 80035d2:	bf00      	nop
 80035d4:	e000ed00 	.word	0xe000ed00

080035d8 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80035d8:	b580      	push	{r7, lr}
 80035da:	b08c      	sub	sp, #48	; 0x30
 80035dc:	af04      	add	r7, sp, #16
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	603b      	str	r3, [r7, #0]
 80035e4:	4613      	mov	r3, r2
 80035e6:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80035e8:	88fb      	ldrh	r3, [r7, #6]
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	4618      	mov	r0, r3
 80035ee:	f7fe fa49 	bl	8001a84 <pvPortMalloc>
 80035f2:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d013      	beq.n	8003622 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80035fa:	2058      	movs	r0, #88	; 0x58
 80035fc:	f7fe fa42 	bl	8001a84 <pvPortMalloc>
 8003600:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	2b00      	cmp	r3, #0
 8003606:	d008      	beq.n	800361a <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8003608:	2258      	movs	r2, #88	; 0x58
 800360a:	2100      	movs	r1, #0
 800360c:	69f8      	ldr	r0, [r7, #28]
 800360e:	f003 ffa3 	bl	8007558 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8003612:	69fb      	ldr	r3, [r7, #28]
 8003614:	697a      	ldr	r2, [r7, #20]
 8003616:	631a      	str	r2, [r3, #48]	; 0x30
 8003618:	e005      	b.n	8003626 <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800361a:	6978      	ldr	r0, [r7, #20]
 800361c:	f7fe faec 	bl	8001bf8 <vPortFree>
 8003620:	e001      	b.n	8003626 <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8003622:	2300      	movs	r3, #0
 8003624:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8003626:	69fb      	ldr	r3, [r7, #28]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d013      	beq.n	8003654 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800362c:	88fa      	ldrh	r2, [r7, #6]
 800362e:	2300      	movs	r3, #0
 8003630:	9303      	str	r3, [sp, #12]
 8003632:	69fb      	ldr	r3, [r7, #28]
 8003634:	9302      	str	r3, [sp, #8]
 8003636:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003638:	9301      	str	r3, [sp, #4]
 800363a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800363c:	9300      	str	r3, [sp, #0]
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	68b9      	ldr	r1, [r7, #8]
 8003642:	68f8      	ldr	r0, [r7, #12]
 8003644:	f000 f80e 	bl	8003664 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8003648:	69f8      	ldr	r0, [r7, #28]
 800364a:	f000 f899 	bl	8003780 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800364e:	2301      	movs	r3, #1
 8003650:	61bb      	str	r3, [r7, #24]
 8003652:	e002      	b.n	800365a <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003654:	f04f 33ff 	mov.w	r3, #4294967295
 8003658:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800365a:	69bb      	ldr	r3, [r7, #24]
    }
 800365c:	4618      	mov	r0, r3
 800365e:	3720      	adds	r7, #32
 8003660:	46bd      	mov	sp, r7
 8003662:	bd80      	pop	{r7, pc}

08003664 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8003664:	b580      	push	{r7, lr}
 8003666:	b088      	sub	sp, #32
 8003668:	af00      	add	r7, sp, #0
 800366a:	60f8      	str	r0, [r7, #12]
 800366c:	60b9      	str	r1, [r7, #8]
 800366e:	607a      	str	r2, [r7, #4]
 8003670:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003672:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003674:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	009b      	lsls	r3, r3, #2
 800367a:	461a      	mov	r2, r3
 800367c:	21a5      	movs	r1, #165	; 0xa5
 800367e:	f003 ff6b 	bl	8007558 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003684:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800368c:	3b01      	subs	r3, #1
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	4413      	add	r3, r2
 8003692:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003694:	69bb      	ldr	r3, [r7, #24]
 8003696:	f023 0307 	bic.w	r3, r3, #7
 800369a:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800369c:	69bb      	ldr	r3, [r7, #24]
 800369e:	f003 0307 	and.w	r3, r3, #7
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d00a      	beq.n	80036bc <prvInitialiseNewTask+0x58>
        __asm volatile
 80036a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036aa:	f383 8811 	msr	BASEPRI, r3
 80036ae:	f3bf 8f6f 	isb	sy
 80036b2:	f3bf 8f4f 	dsb	sy
 80036b6:	617b      	str	r3, [r7, #20]
    }
 80036b8:	bf00      	nop
 80036ba:	e7fe      	b.n	80036ba <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d01e      	beq.n	8003700 <prvInitialiseNewTask+0x9c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80036c2:	2300      	movs	r3, #0
 80036c4:	61fb      	str	r3, [r7, #28]
 80036c6:	e012      	b.n	80036ee <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80036c8:	68ba      	ldr	r2, [r7, #8]
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	4413      	add	r3, r2
 80036ce:	7819      	ldrb	r1, [r3, #0]
 80036d0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	4413      	add	r3, r2
 80036d6:	3334      	adds	r3, #52	; 0x34
 80036d8:	460a      	mov	r2, r1
 80036da:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80036dc:	68ba      	ldr	r2, [r7, #8]
 80036de:	69fb      	ldr	r3, [r7, #28]
 80036e0:	4413      	add	r3, r2
 80036e2:	781b      	ldrb	r3, [r3, #0]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d006      	beq.n	80036f6 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80036e8:	69fb      	ldr	r3, [r7, #28]
 80036ea:	3301      	adds	r3, #1
 80036ec:	61fb      	str	r3, [r7, #28]
 80036ee:	69fb      	ldr	r3, [r7, #28]
 80036f0:	2b09      	cmp	r3, #9
 80036f2:	d9e9      	bls.n	80036c8 <prvInitialiseNewTask+0x64>
 80036f4:	e000      	b.n	80036f8 <prvInitialiseNewTask+0x94>
            {
                break;
 80036f6:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80036f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036fa:	2200      	movs	r2, #0
 80036fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8003700:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003702:	2b04      	cmp	r3, #4
 8003704:	d90a      	bls.n	800371c <prvInitialiseNewTask+0xb8>
        __asm volatile
 8003706:	f04f 0350 	mov.w	r3, #80	; 0x50
 800370a:	f383 8811 	msr	BASEPRI, r3
 800370e:	f3bf 8f6f 	isb	sy
 8003712:	f3bf 8f4f 	dsb	sy
 8003716:	613b      	str	r3, [r7, #16]
    }
 8003718:	bf00      	nop
 800371a:	e7fe      	b.n	800371a <prvInitialiseNewTask+0xb6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800371c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800371e:	2b04      	cmp	r3, #4
 8003720:	d901      	bls.n	8003726 <prvInitialiseNewTask+0xc2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003722:	2304      	movs	r3, #4
 8003724:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8003726:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003728:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800372a:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 800372c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800372e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003730:	649a      	str	r2, [r3, #72]	; 0x48
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003734:	3304      	adds	r3, #4
 8003736:	4618      	mov	r0, r3
 8003738:	f7fe fd0c 	bl	8002154 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800373c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800373e:	3318      	adds	r3, #24
 8003740:	4618      	mov	r0, r3
 8003742:	f7fe fd07 	bl	8002154 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003746:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003748:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800374a:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800374c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800374e:	f1c3 0205 	rsb	r2, r3, #5
 8003752:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003754:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003756:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003758:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800375a:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800375c:	683a      	ldr	r2, [r7, #0]
 800375e:	68f9      	ldr	r1, [r7, #12]
 8003760:	69b8      	ldr	r0, [r7, #24]
 8003762:	f7ff f935 	bl	80029d0 <pxPortInitialiseStack>
 8003766:	4602      	mov	r2, r0
 8003768:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800376a:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800376c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800376e:	2b00      	cmp	r3, #0
 8003770:	d002      	beq.n	8003778 <prvInitialiseNewTask+0x114>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003774:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003776:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003778:	bf00      	nop
 800377a:	3720      	adds	r7, #32
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}

08003780 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8003788:	f7ff fa4e 	bl	8002c28 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 800378c:	4b40      	ldr	r3, [pc, #256]	; (8003890 <prvAddNewTaskToReadyList+0x110>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	3301      	adds	r3, #1
 8003792:	4a3f      	ldr	r2, [pc, #252]	; (8003890 <prvAddNewTaskToReadyList+0x110>)
 8003794:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8003796:	4b3f      	ldr	r3, [pc, #252]	; (8003894 <prvAddNewTaskToReadyList+0x114>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d109      	bne.n	80037b2 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 800379e:	4a3d      	ldr	r2, [pc, #244]	; (8003894 <prvAddNewTaskToReadyList+0x114>)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80037a4:	4b3a      	ldr	r3, [pc, #232]	; (8003890 <prvAddNewTaskToReadyList+0x110>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d110      	bne.n	80037ce <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 80037ac:	f000 fd70 	bl	8004290 <prvInitialiseTaskLists>
 80037b0:	e00d      	b.n	80037ce <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 80037b2:	4b39      	ldr	r3, [pc, #228]	; (8003898 <prvAddNewTaskToReadyList+0x118>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d109      	bne.n	80037ce <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80037ba:	4b36      	ldr	r3, [pc, #216]	; (8003894 <prvAddNewTaskToReadyList+0x114>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d802      	bhi.n	80037ce <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 80037c8:	4a32      	ldr	r2, [pc, #200]	; (8003894 <prvAddNewTaskToReadyList+0x114>)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 80037ce:	4b33      	ldr	r3, [pc, #204]	; (800389c <prvAddNewTaskToReadyList+0x11c>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	3301      	adds	r3, #1
 80037d4:	4a31      	ldr	r2, [pc, #196]	; (800389c <prvAddNewTaskToReadyList+0x11c>)
 80037d6:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
        {
            /* Add a counter into the TCB for tracing only. */
            pxNewTCB->uxTCBNumber = uxTaskNumber;
 80037d8:	4b30      	ldr	r3, [pc, #192]	; (800389c <prvAddNewTaskToReadyList+0x11c>)
 80037da:	681a      	ldr	r2, [r3, #0]
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	641a      	str	r2, [r3, #64]	; 0x40
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037e4:	2201      	movs	r2, #1
 80037e6:	409a      	lsls	r2, r3
 80037e8:	4b2d      	ldr	r3, [pc, #180]	; (80038a0 <prvAddNewTaskToReadyList+0x120>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	4a2c      	ldr	r2, [pc, #176]	; (80038a0 <prvAddNewTaskToReadyList+0x120>)
 80037f0:	6013      	str	r3, [r2, #0]
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037f6:	492b      	ldr	r1, [pc, #172]	; (80038a4 <prvAddNewTaskToReadyList+0x124>)
 80037f8:	4613      	mov	r3, r2
 80037fa:	009b      	lsls	r3, r3, #2
 80037fc:	4413      	add	r3, r2
 80037fe:	009b      	lsls	r3, r3, #2
 8003800:	440b      	add	r3, r1
 8003802:	3304      	adds	r3, #4
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	60fb      	str	r3, [r7, #12]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	68fa      	ldr	r2, [r7, #12]
 800380c:	609a      	str	r2, [r3, #8]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	689a      	ldr	r2, [r3, #8]
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	60da      	str	r2, [r3, #12]
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	689b      	ldr	r3, [r3, #8]
 800381a:	687a      	ldr	r2, [r7, #4]
 800381c:	3204      	adds	r2, #4
 800381e:	605a      	str	r2, [r3, #4]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	1d1a      	adds	r2, r3, #4
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	609a      	str	r2, [r3, #8]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800382c:	4613      	mov	r3, r2
 800382e:	009b      	lsls	r3, r3, #2
 8003830:	4413      	add	r3, r2
 8003832:	009b      	lsls	r3, r3, #2
 8003834:	4a1b      	ldr	r2, [pc, #108]	; (80038a4 <prvAddNewTaskToReadyList+0x124>)
 8003836:	441a      	add	r2, r3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	615a      	str	r2, [r3, #20]
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003840:	4918      	ldr	r1, [pc, #96]	; (80038a4 <prvAddNewTaskToReadyList+0x124>)
 8003842:	4613      	mov	r3, r2
 8003844:	009b      	lsls	r3, r3, #2
 8003846:	4413      	add	r3, r2
 8003848:	009b      	lsls	r3, r3, #2
 800384a:	440b      	add	r3, r1
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	1c59      	adds	r1, r3, #1
 8003850:	4814      	ldr	r0, [pc, #80]	; (80038a4 <prvAddNewTaskToReadyList+0x124>)
 8003852:	4613      	mov	r3, r2
 8003854:	009b      	lsls	r3, r3, #2
 8003856:	4413      	add	r3, r2
 8003858:	009b      	lsls	r3, r3, #2
 800385a:	4403      	add	r3, r0
 800385c:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 800385e:	f7ff fa13 	bl	8002c88 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8003862:	4b0d      	ldr	r3, [pc, #52]	; (8003898 <prvAddNewTaskToReadyList+0x118>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	2b00      	cmp	r3, #0
 8003868:	d00e      	beq.n	8003888 <prvAddNewTaskToReadyList+0x108>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800386a:	4b0a      	ldr	r3, [pc, #40]	; (8003894 <prvAddNewTaskToReadyList+0x114>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003874:	429a      	cmp	r2, r3
 8003876:	d207      	bcs.n	8003888 <prvAddNewTaskToReadyList+0x108>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8003878:	4b0b      	ldr	r3, [pc, #44]	; (80038a8 <prvAddNewTaskToReadyList+0x128>)
 800387a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800387e:	601a      	str	r2, [r3, #0]
 8003880:	f3bf 8f4f 	dsb	sy
 8003884:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003888:	bf00      	nop
 800388a:	3710      	adds	r7, #16
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}
 8003890:	20012fcc 	.word	0x20012fcc
 8003894:	20012ef4 	.word	0x20012ef4
 8003898:	20012fd8 	.word	0x20012fd8
 800389c:	20012fe8 	.word	0x20012fe8
 80038a0:	20012fd4 	.word	0x20012fd4
 80038a4:	20012ef8 	.word	0x20012ef8
 80038a8:	e000ed04 	.word	0xe000ed04

080038ac <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 80038b4:	2300      	movs	r3, #0
 80038b6:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d017      	beq.n	80038ee <vTaskDelay+0x42>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 80038be:	4b13      	ldr	r3, [pc, #76]	; (800390c <vTaskDelay+0x60>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d00a      	beq.n	80038dc <vTaskDelay+0x30>
        __asm volatile
 80038c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038ca:	f383 8811 	msr	BASEPRI, r3
 80038ce:	f3bf 8f6f 	isb	sy
 80038d2:	f3bf 8f4f 	dsb	sy
 80038d6:	60bb      	str	r3, [r7, #8]
    }
 80038d8:	bf00      	nop
 80038da:	e7fe      	b.n	80038da <vTaskDelay+0x2e>
            vTaskSuspendAll();
 80038dc:	f000 f86c 	bl	80039b8 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80038e0:	2100      	movs	r1, #0
 80038e2:	6878      	ldr	r0, [r7, #4]
 80038e4:	f000 fd8c 	bl	8004400 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 80038e8:	f000 f874 	bl	80039d4 <xTaskResumeAll>
 80038ec:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d107      	bne.n	8003904 <vTaskDelay+0x58>
        {
            portYIELD_WITHIN_API();
 80038f4:	4b06      	ldr	r3, [pc, #24]	; (8003910 <vTaskDelay+0x64>)
 80038f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80038fa:	601a      	str	r2, [r3, #0]
 80038fc:	f3bf 8f4f 	dsb	sy
 8003900:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8003904:	bf00      	nop
 8003906:	3710      	adds	r7, #16
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}
 800390c:	20012ff4 	.word	0x20012ff4
 8003910:	e000ed04 	.word	0xe000ed04

08003914 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b086      	sub	sp, #24
 8003918:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 800391a:	4b20      	ldr	r3, [pc, #128]	; (800399c <vTaskStartScheduler+0x88>)
 800391c:	9301      	str	r3, [sp, #4]
 800391e:	2300      	movs	r3, #0
 8003920:	9300      	str	r3, [sp, #0]
 8003922:	2300      	movs	r3, #0
 8003924:	2282      	movs	r2, #130	; 0x82
 8003926:	491e      	ldr	r1, [pc, #120]	; (80039a0 <vTaskStartScheduler+0x8c>)
 8003928:	481e      	ldr	r0, [pc, #120]	; (80039a4 <vTaskStartScheduler+0x90>)
 800392a:	f7ff fe55 	bl	80035d8 <xTaskCreate>
 800392e:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2b01      	cmp	r3, #1
 8003934:	d102      	bne.n	800393c <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 8003936:	f000 fea3 	bl	8004680 <xTimerCreateTimerTask>
 800393a:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2b01      	cmp	r3, #1
 8003940:	d116      	bne.n	8003970 <vTaskStartScheduler+0x5c>
        __asm volatile
 8003942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003946:	f383 8811 	msr	BASEPRI, r3
 800394a:	f3bf 8f6f 	isb	sy
 800394e:	f3bf 8f4f 	dsb	sy
 8003952:	60bb      	str	r3, [r7, #8]
    }
 8003954:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8003956:	4b14      	ldr	r3, [pc, #80]	; (80039a8 <vTaskStartScheduler+0x94>)
 8003958:	f04f 32ff 	mov.w	r2, #4294967295
 800395c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800395e:	4b13      	ldr	r3, [pc, #76]	; (80039ac <vTaskStartScheduler+0x98>)
 8003960:	2201      	movs	r2, #1
 8003962:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003964:	4b12      	ldr	r3, [pc, #72]	; (80039b0 <vTaskStartScheduler+0x9c>)
 8003966:	2200      	movs	r2, #0
 8003968:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 800396a:	f7ff f8bb 	bl	8002ae4 <xPortStartScheduler>
 800396e:	e00e      	b.n	800398e <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003976:	d10a      	bne.n	800398e <vTaskStartScheduler+0x7a>
        __asm volatile
 8003978:	f04f 0350 	mov.w	r3, #80	; 0x50
 800397c:	f383 8811 	msr	BASEPRI, r3
 8003980:	f3bf 8f6f 	isb	sy
 8003984:	f3bf 8f4f 	dsb	sy
 8003988:	607b      	str	r3, [r7, #4]
    }
 800398a:	bf00      	nop
 800398c:	e7fe      	b.n	800398c <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800398e:	4b09      	ldr	r3, [pc, #36]	; (80039b4 <vTaskStartScheduler+0xa0>)
 8003990:	681b      	ldr	r3, [r3, #0]
}
 8003992:	bf00      	nop
 8003994:	3710      	adds	r7, #16
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	20012ff0 	.word	0x20012ff0
 80039a0:	08007f80 	.word	0x08007f80
 80039a4:	08004261 	.word	0x08004261
 80039a8:	20012fec 	.word	0x20012fec
 80039ac:	20012fd8 	.word	0x20012fd8
 80039b0:	20012fd0 	.word	0x20012fd0
 80039b4:	20000084 	.word	0x20000084

080039b8 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80039b8:	b480      	push	{r7}
 80039ba:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 80039bc:	4b04      	ldr	r3, [pc, #16]	; (80039d0 <vTaskSuspendAll+0x18>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	3301      	adds	r3, #1
 80039c2:	4a03      	ldr	r2, [pc, #12]	; (80039d0 <vTaskSuspendAll+0x18>)
 80039c4:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 80039c6:	bf00      	nop
 80039c8:	46bd      	mov	sp, r7
 80039ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ce:	4770      	bx	lr
 80039d0:	20012ff4 	.word	0x20012ff4

080039d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b088      	sub	sp, #32
 80039d8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80039da:	2300      	movs	r3, #0
 80039dc:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80039de:	2300      	movs	r3, #0
 80039e0:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 80039e2:	4b71      	ldr	r3, [pc, #452]	; (8003ba8 <xTaskResumeAll+0x1d4>)
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d10a      	bne.n	8003a00 <xTaskResumeAll+0x2c>
        __asm volatile
 80039ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039ee:	f383 8811 	msr	BASEPRI, r3
 80039f2:	f3bf 8f6f 	isb	sy
 80039f6:	f3bf 8f4f 	dsb	sy
 80039fa:	607b      	str	r3, [r7, #4]
    }
 80039fc:	bf00      	nop
 80039fe:	e7fe      	b.n	80039fe <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8003a00:	f7ff f912 	bl	8002c28 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8003a04:	4b68      	ldr	r3, [pc, #416]	; (8003ba8 <xTaskResumeAll+0x1d4>)
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	4a67      	ldr	r2, [pc, #412]	; (8003ba8 <xTaskResumeAll+0x1d4>)
 8003a0c:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a0e:	4b66      	ldr	r3, [pc, #408]	; (8003ba8 <xTaskResumeAll+0x1d4>)
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	f040 80c0 	bne.w	8003b98 <xTaskResumeAll+0x1c4>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003a18:	4b64      	ldr	r3, [pc, #400]	; (8003bac <xTaskResumeAll+0x1d8>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	f000 80bb 	beq.w	8003b98 <xTaskResumeAll+0x1c4>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003a22:	e08a      	b.n	8003b3a <xTaskResumeAll+0x166>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a24:	4b62      	ldr	r3, [pc, #392]	; (8003bb0 <xTaskResumeAll+0x1dc>)
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	68db      	ldr	r3, [r3, #12]
 8003a2a:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003a2c:	69fb      	ldr	r3, [r7, #28]
 8003a2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a30:	613b      	str	r3, [r7, #16]
 8003a32:	69fb      	ldr	r3, [r7, #28]
 8003a34:	69db      	ldr	r3, [r3, #28]
 8003a36:	69fa      	ldr	r2, [r7, #28]
 8003a38:	6a12      	ldr	r2, [r2, #32]
 8003a3a:	609a      	str	r2, [r3, #8]
 8003a3c:	69fb      	ldr	r3, [r7, #28]
 8003a3e:	6a1b      	ldr	r3, [r3, #32]
 8003a40:	69fa      	ldr	r2, [r7, #28]
 8003a42:	69d2      	ldr	r2, [r2, #28]
 8003a44:	605a      	str	r2, [r3, #4]
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	685a      	ldr	r2, [r3, #4]
 8003a4a:	69fb      	ldr	r3, [r7, #28]
 8003a4c:	3318      	adds	r3, #24
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d103      	bne.n	8003a5a <xTaskResumeAll+0x86>
 8003a52:	69fb      	ldr	r3, [r7, #28]
 8003a54:	6a1a      	ldr	r2, [r3, #32]
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	605a      	str	r2, [r3, #4]
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	629a      	str	r2, [r3, #40]	; 0x28
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	1e5a      	subs	r2, r3, #1
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	695b      	ldr	r3, [r3, #20]
 8003a6e:	60fb      	str	r3, [r7, #12]
 8003a70:	69fb      	ldr	r3, [r7, #28]
 8003a72:	689b      	ldr	r3, [r3, #8]
 8003a74:	69fa      	ldr	r2, [r7, #28]
 8003a76:	68d2      	ldr	r2, [r2, #12]
 8003a78:	609a      	str	r2, [r3, #8]
 8003a7a:	69fb      	ldr	r3, [r7, #28]
 8003a7c:	68db      	ldr	r3, [r3, #12]
 8003a7e:	69fa      	ldr	r2, [r7, #28]
 8003a80:	6892      	ldr	r2, [r2, #8]
 8003a82:	605a      	str	r2, [r3, #4]
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	685a      	ldr	r2, [r3, #4]
 8003a88:	69fb      	ldr	r3, [r7, #28]
 8003a8a:	3304      	adds	r3, #4
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d103      	bne.n	8003a98 <xTaskResumeAll+0xc4>
 8003a90:	69fb      	ldr	r3, [r7, #28]
 8003a92:	68da      	ldr	r2, [r3, #12]
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	605a      	str	r2, [r3, #4]
 8003a98:	69fb      	ldr	r3, [r7, #28]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	615a      	str	r2, [r3, #20]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	1e5a      	subs	r2, r3, #1
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 8003aa8:	69fb      	ldr	r3, [r7, #28]
 8003aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003aac:	2201      	movs	r2, #1
 8003aae:	409a      	lsls	r2, r3
 8003ab0:	4b40      	ldr	r3, [pc, #256]	; (8003bb4 <xTaskResumeAll+0x1e0>)
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	4313      	orrs	r3, r2
 8003ab6:	4a3f      	ldr	r2, [pc, #252]	; (8003bb4 <xTaskResumeAll+0x1e0>)
 8003ab8:	6013      	str	r3, [r2, #0]
 8003aba:	69fb      	ldr	r3, [r7, #28]
 8003abc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003abe:	493e      	ldr	r1, [pc, #248]	; (8003bb8 <xTaskResumeAll+0x1e4>)
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	009b      	lsls	r3, r3, #2
 8003ac4:	4413      	add	r3, r2
 8003ac6:	009b      	lsls	r3, r3, #2
 8003ac8:	440b      	add	r3, r1
 8003aca:	3304      	adds	r3, #4
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	60bb      	str	r3, [r7, #8]
 8003ad0:	69fb      	ldr	r3, [r7, #28]
 8003ad2:	68ba      	ldr	r2, [r7, #8]
 8003ad4:	609a      	str	r2, [r3, #8]
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	689a      	ldr	r2, [r3, #8]
 8003ada:	69fb      	ldr	r3, [r7, #28]
 8003adc:	60da      	str	r2, [r3, #12]
 8003ade:	68bb      	ldr	r3, [r7, #8]
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	69fa      	ldr	r2, [r7, #28]
 8003ae4:	3204      	adds	r2, #4
 8003ae6:	605a      	str	r2, [r3, #4]
 8003ae8:	69fb      	ldr	r3, [r7, #28]
 8003aea:	1d1a      	adds	r2, r3, #4
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	609a      	str	r2, [r3, #8]
 8003af0:	69fb      	ldr	r3, [r7, #28]
 8003af2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003af4:	4613      	mov	r3, r2
 8003af6:	009b      	lsls	r3, r3, #2
 8003af8:	4413      	add	r3, r2
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	4a2e      	ldr	r2, [pc, #184]	; (8003bb8 <xTaskResumeAll+0x1e4>)
 8003afe:	441a      	add	r2, r3
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	615a      	str	r2, [r3, #20]
 8003b04:	69fb      	ldr	r3, [r7, #28]
 8003b06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b08:	492b      	ldr	r1, [pc, #172]	; (8003bb8 <xTaskResumeAll+0x1e4>)
 8003b0a:	4613      	mov	r3, r2
 8003b0c:	009b      	lsls	r3, r3, #2
 8003b0e:	4413      	add	r3, r2
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	440b      	add	r3, r1
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	1c59      	adds	r1, r3, #1
 8003b18:	4827      	ldr	r0, [pc, #156]	; (8003bb8 <xTaskResumeAll+0x1e4>)
 8003b1a:	4613      	mov	r3, r2
 8003b1c:	009b      	lsls	r3, r3, #2
 8003b1e:	4413      	add	r3, r2
 8003b20:	009b      	lsls	r3, r3, #2
 8003b22:	4403      	add	r3, r0
 8003b24:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003b26:	69fb      	ldr	r3, [r7, #28]
 8003b28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b2a:	4b24      	ldr	r3, [pc, #144]	; (8003bbc <xTaskResumeAll+0x1e8>)
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d302      	bcc.n	8003b3a <xTaskResumeAll+0x166>
                    {
                        xYieldPending = pdTRUE;
 8003b34:	4b22      	ldr	r3, [pc, #136]	; (8003bc0 <xTaskResumeAll+0x1ec>)
 8003b36:	2201      	movs	r2, #1
 8003b38:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b3a:	4b1d      	ldr	r3, [pc, #116]	; (8003bb0 <xTaskResumeAll+0x1dc>)
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	f47f af70 	bne.w	8003a24 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8003b44:	69fb      	ldr	r3, [r7, #28]
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d001      	beq.n	8003b4e <xTaskResumeAll+0x17a>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8003b4a:	f000 fc1f 	bl	800438c <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003b4e:	4b1d      	ldr	r3, [pc, #116]	; (8003bc4 <xTaskResumeAll+0x1f0>)
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d010      	beq.n	8003b7c <xTaskResumeAll+0x1a8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8003b5a:	f000 f847 	bl	8003bec <xTaskIncrementTick>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d002      	beq.n	8003b6a <xTaskResumeAll+0x196>
                            {
                                xYieldPending = pdTRUE;
 8003b64:	4b16      	ldr	r3, [pc, #88]	; (8003bc0 <xTaskResumeAll+0x1ec>)
 8003b66:	2201      	movs	r2, #1
 8003b68:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	3b01      	subs	r3, #1
 8003b6e:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d1f1      	bne.n	8003b5a <xTaskResumeAll+0x186>

                        xPendedTicks = 0;
 8003b76:	4b13      	ldr	r3, [pc, #76]	; (8003bc4 <xTaskResumeAll+0x1f0>)
 8003b78:	2200      	movs	r2, #0
 8003b7a:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8003b7c:	4b10      	ldr	r3, [pc, #64]	; (8003bc0 <xTaskResumeAll+0x1ec>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d009      	beq.n	8003b98 <xTaskResumeAll+0x1c4>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8003b84:	2301      	movs	r3, #1
 8003b86:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8003b88:	4b0f      	ldr	r3, [pc, #60]	; (8003bc8 <xTaskResumeAll+0x1f4>)
 8003b8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003b8e:	601a      	str	r2, [r3, #0]
 8003b90:	f3bf 8f4f 	dsb	sy
 8003b94:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8003b98:	f7ff f876 	bl	8002c88 <vPortExitCritical>

    return xAlreadyYielded;
 8003b9c:	69bb      	ldr	r3, [r7, #24]
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3720      	adds	r7, #32
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	20012ff4 	.word	0x20012ff4
 8003bac:	20012fcc 	.word	0x20012fcc
 8003bb0:	20012f8c 	.word	0x20012f8c
 8003bb4:	20012fd4 	.word	0x20012fd4
 8003bb8:	20012ef8 	.word	0x20012ef8
 8003bbc:	20012ef4 	.word	0x20012ef4
 8003bc0:	20012fe0 	.word	0x20012fe0
 8003bc4:	20012fdc 	.word	0x20012fdc
 8003bc8:	e000ed04 	.word	0xe000ed04

08003bcc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003bcc:	b480      	push	{r7}
 8003bce:	b083      	sub	sp, #12
 8003bd0:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8003bd2:	4b05      	ldr	r3, [pc, #20]	; (8003be8 <xTaskGetTickCount+0x1c>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8003bd8:	687b      	ldr	r3, [r7, #4]
}
 8003bda:	4618      	mov	r0, r3
 8003bdc:	370c      	adds	r7, #12
 8003bde:	46bd      	mov	sp, r7
 8003be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be4:	4770      	bx	lr
 8003be6:	bf00      	nop
 8003be8:	20012fd0 	.word	0x20012fd0

08003bec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b08a      	sub	sp, #40	; 0x28
 8003bf0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003bf6:	4b7d      	ldr	r3, [pc, #500]	; (8003dec <xTaskIncrementTick+0x200>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	f040 80ec 	bne.w	8003dd8 <xTaskIncrementTick+0x1ec>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003c00:	4b7b      	ldr	r3, [pc, #492]	; (8003df0 <xTaskIncrementTick+0x204>)
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	3301      	adds	r3, #1
 8003c06:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8003c08:	4a79      	ldr	r2, [pc, #484]	; (8003df0 <xTaskIncrementTick+0x204>)
 8003c0a:	6a3b      	ldr	r3, [r7, #32]
 8003c0c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003c0e:	6a3b      	ldr	r3, [r7, #32]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d120      	bne.n	8003c56 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8003c14:	4b77      	ldr	r3, [pc, #476]	; (8003df4 <xTaskIncrementTick+0x208>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d00a      	beq.n	8003c34 <xTaskIncrementTick+0x48>
        __asm volatile
 8003c1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c22:	f383 8811 	msr	BASEPRI, r3
 8003c26:	f3bf 8f6f 	isb	sy
 8003c2a:	f3bf 8f4f 	dsb	sy
 8003c2e:	607b      	str	r3, [r7, #4]
    }
 8003c30:	bf00      	nop
 8003c32:	e7fe      	b.n	8003c32 <xTaskIncrementTick+0x46>
 8003c34:	4b6f      	ldr	r3, [pc, #444]	; (8003df4 <xTaskIncrementTick+0x208>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	61fb      	str	r3, [r7, #28]
 8003c3a:	4b6f      	ldr	r3, [pc, #444]	; (8003df8 <xTaskIncrementTick+0x20c>)
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a6d      	ldr	r2, [pc, #436]	; (8003df4 <xTaskIncrementTick+0x208>)
 8003c40:	6013      	str	r3, [r2, #0]
 8003c42:	4a6d      	ldr	r2, [pc, #436]	; (8003df8 <xTaskIncrementTick+0x20c>)
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	6013      	str	r3, [r2, #0]
 8003c48:	4b6c      	ldr	r3, [pc, #432]	; (8003dfc <xTaskIncrementTick+0x210>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	3301      	adds	r3, #1
 8003c4e:	4a6b      	ldr	r2, [pc, #428]	; (8003dfc <xTaskIncrementTick+0x210>)
 8003c50:	6013      	str	r3, [r2, #0]
 8003c52:	f000 fb9b 	bl	800438c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8003c56:	4b6a      	ldr	r3, [pc, #424]	; (8003e00 <xTaskIncrementTick+0x214>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	6a3a      	ldr	r2, [r7, #32]
 8003c5c:	429a      	cmp	r2, r3
 8003c5e:	f0c0 80a6 	bcc.w	8003dae <xTaskIncrementTick+0x1c2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003c62:	4b64      	ldr	r3, [pc, #400]	; (8003df4 <xTaskIncrementTick+0x208>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d104      	bne.n	8003c76 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003c6c:	4b64      	ldr	r3, [pc, #400]	; (8003e00 <xTaskIncrementTick+0x214>)
 8003c6e:	f04f 32ff 	mov.w	r2, #4294967295
 8003c72:	601a      	str	r2, [r3, #0]
                    break;
 8003c74:	e09b      	b.n	8003dae <xTaskIncrementTick+0x1c2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003c76:	4b5f      	ldr	r3, [pc, #380]	; (8003df4 <xTaskIncrementTick+0x208>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68db      	ldr	r3, [r3, #12]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8003c86:	6a3a      	ldr	r2, [r7, #32]
 8003c88:	697b      	ldr	r3, [r7, #20]
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d203      	bcs.n	8003c96 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8003c8e:	4a5c      	ldr	r2, [pc, #368]	; (8003e00 <xTaskIncrementTick+0x214>)
 8003c90:	697b      	ldr	r3, [r7, #20]
 8003c92:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8003c94:	e08b      	b.n	8003dae <xTaskIncrementTick+0x1c2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8003c96:	69bb      	ldr	r3, [r7, #24]
 8003c98:	695b      	ldr	r3, [r3, #20]
 8003c9a:	613b      	str	r3, [r7, #16]
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	69ba      	ldr	r2, [r7, #24]
 8003ca2:	68d2      	ldr	r2, [r2, #12]
 8003ca4:	609a      	str	r2, [r3, #8]
 8003ca6:	69bb      	ldr	r3, [r7, #24]
 8003ca8:	68db      	ldr	r3, [r3, #12]
 8003caa:	69ba      	ldr	r2, [r7, #24]
 8003cac:	6892      	ldr	r2, [r2, #8]
 8003cae:	605a      	str	r2, [r3, #4]
 8003cb0:	693b      	ldr	r3, [r7, #16]
 8003cb2:	685a      	ldr	r2, [r3, #4]
 8003cb4:	69bb      	ldr	r3, [r7, #24]
 8003cb6:	3304      	adds	r3, #4
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	d103      	bne.n	8003cc4 <xTaskIncrementTick+0xd8>
 8003cbc:	69bb      	ldr	r3, [r7, #24]
 8003cbe:	68da      	ldr	r2, [r3, #12]
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	605a      	str	r2, [r3, #4]
 8003cc4:	69bb      	ldr	r3, [r7, #24]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	615a      	str	r2, [r3, #20]
 8003cca:	693b      	ldr	r3, [r7, #16]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	1e5a      	subs	r2, r3, #1
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d01e      	beq.n	8003d1a <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ce0:	60fb      	str	r3, [r7, #12]
 8003ce2:	69bb      	ldr	r3, [r7, #24]
 8003ce4:	69db      	ldr	r3, [r3, #28]
 8003ce6:	69ba      	ldr	r2, [r7, #24]
 8003ce8:	6a12      	ldr	r2, [r2, #32]
 8003cea:	609a      	str	r2, [r3, #8]
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	6a1b      	ldr	r3, [r3, #32]
 8003cf0:	69ba      	ldr	r2, [r7, #24]
 8003cf2:	69d2      	ldr	r2, [r2, #28]
 8003cf4:	605a      	str	r2, [r3, #4]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	685a      	ldr	r2, [r3, #4]
 8003cfa:	69bb      	ldr	r3, [r7, #24]
 8003cfc:	3318      	adds	r3, #24
 8003cfe:	429a      	cmp	r2, r3
 8003d00:	d103      	bne.n	8003d0a <xTaskIncrementTick+0x11e>
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	6a1a      	ldr	r2, [r3, #32]
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	605a      	str	r2, [r3, #4]
 8003d0a:	69bb      	ldr	r3, [r7, #24]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	629a      	str	r2, [r3, #40]	; 0x28
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	1e5a      	subs	r2, r3, #1
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8003d1a:	69bb      	ldr	r3, [r7, #24]
 8003d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d1e:	2201      	movs	r2, #1
 8003d20:	409a      	lsls	r2, r3
 8003d22:	4b38      	ldr	r3, [pc, #224]	; (8003e04 <xTaskIncrementTick+0x218>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	4313      	orrs	r3, r2
 8003d28:	4a36      	ldr	r2, [pc, #216]	; (8003e04 <xTaskIncrementTick+0x218>)
 8003d2a:	6013      	str	r3, [r2, #0]
 8003d2c:	69bb      	ldr	r3, [r7, #24]
 8003d2e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d30:	4935      	ldr	r1, [pc, #212]	; (8003e08 <xTaskIncrementTick+0x21c>)
 8003d32:	4613      	mov	r3, r2
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	4413      	add	r3, r2
 8003d38:	009b      	lsls	r3, r3, #2
 8003d3a:	440b      	add	r3, r1
 8003d3c:	3304      	adds	r3, #4
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	60bb      	str	r3, [r7, #8]
 8003d42:	69bb      	ldr	r3, [r7, #24]
 8003d44:	68ba      	ldr	r2, [r7, #8]
 8003d46:	609a      	str	r2, [r3, #8]
 8003d48:	68bb      	ldr	r3, [r7, #8]
 8003d4a:	689a      	ldr	r2, [r3, #8]
 8003d4c:	69bb      	ldr	r3, [r7, #24]
 8003d4e:	60da      	str	r2, [r3, #12]
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	689b      	ldr	r3, [r3, #8]
 8003d54:	69ba      	ldr	r2, [r7, #24]
 8003d56:	3204      	adds	r2, #4
 8003d58:	605a      	str	r2, [r3, #4]
 8003d5a:	69bb      	ldr	r3, [r7, #24]
 8003d5c:	1d1a      	adds	r2, r3, #4
 8003d5e:	68bb      	ldr	r3, [r7, #8]
 8003d60:	609a      	str	r2, [r3, #8]
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d66:	4613      	mov	r3, r2
 8003d68:	009b      	lsls	r3, r3, #2
 8003d6a:	4413      	add	r3, r2
 8003d6c:	009b      	lsls	r3, r3, #2
 8003d6e:	4a26      	ldr	r2, [pc, #152]	; (8003e08 <xTaskIncrementTick+0x21c>)
 8003d70:	441a      	add	r2, r3
 8003d72:	69bb      	ldr	r3, [r7, #24]
 8003d74:	615a      	str	r2, [r3, #20]
 8003d76:	69bb      	ldr	r3, [r7, #24]
 8003d78:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d7a:	4923      	ldr	r1, [pc, #140]	; (8003e08 <xTaskIncrementTick+0x21c>)
 8003d7c:	4613      	mov	r3, r2
 8003d7e:	009b      	lsls	r3, r3, #2
 8003d80:	4413      	add	r3, r2
 8003d82:	009b      	lsls	r3, r3, #2
 8003d84:	440b      	add	r3, r1
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	1c59      	adds	r1, r3, #1
 8003d8a:	481f      	ldr	r0, [pc, #124]	; (8003e08 <xTaskIncrementTick+0x21c>)
 8003d8c:	4613      	mov	r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	4413      	add	r3, r2
 8003d92:	009b      	lsls	r3, r3, #2
 8003d94:	4403      	add	r3, r0
 8003d96:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003d98:	69bb      	ldr	r3, [r7, #24]
 8003d9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d9c:	4b1b      	ldr	r3, [pc, #108]	; (8003e0c <xTaskIncrementTick+0x220>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da2:	429a      	cmp	r2, r3
 8003da4:	f67f af5d 	bls.w	8003c62 <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 8003da8:	2301      	movs	r3, #1
 8003daa:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003dac:	e759      	b.n	8003c62 <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003dae:	4b17      	ldr	r3, [pc, #92]	; (8003e0c <xTaskIncrementTick+0x220>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003db4:	4914      	ldr	r1, [pc, #80]	; (8003e08 <xTaskIncrementTick+0x21c>)
 8003db6:	4613      	mov	r3, r2
 8003db8:	009b      	lsls	r3, r3, #2
 8003dba:	4413      	add	r3, r2
 8003dbc:	009b      	lsls	r3, r3, #2
 8003dbe:	440b      	add	r3, r1
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	2b01      	cmp	r3, #1
 8003dc4:	d901      	bls.n	8003dca <xTaskIncrementTick+0x1de>
            {
                xSwitchRequired = pdTRUE;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 8003dca:	4b11      	ldr	r3, [pc, #68]	; (8003e10 <xTaskIncrementTick+0x224>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d007      	beq.n	8003de2 <xTaskIncrementTick+0x1f6>
            {
                xSwitchRequired = pdTRUE;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	627b      	str	r3, [r7, #36]	; 0x24
 8003dd6:	e004      	b.n	8003de2 <xTaskIncrementTick+0x1f6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8003dd8:	4b0e      	ldr	r3, [pc, #56]	; (8003e14 <xTaskIncrementTick+0x228>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	3301      	adds	r3, #1
 8003dde:	4a0d      	ldr	r2, [pc, #52]	; (8003e14 <xTaskIncrementTick+0x228>)
 8003de0:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 8003de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3728      	adds	r7, #40	; 0x28
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	20012ff4 	.word	0x20012ff4
 8003df0:	20012fd0 	.word	0x20012fd0
 8003df4:	20012f84 	.word	0x20012f84
 8003df8:	20012f88 	.word	0x20012f88
 8003dfc:	20012fe4 	.word	0x20012fe4
 8003e00:	20012fec 	.word	0x20012fec
 8003e04:	20012fd4 	.word	0x20012fd4
 8003e08:	20012ef8 	.word	0x20012ef8
 8003e0c:	20012ef4 	.word	0x20012ef4
 8003e10:	20012fe0 	.word	0x20012fe0
 8003e14:	20012fdc 	.word	0x20012fdc

08003e18 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b087      	sub	sp, #28
 8003e1c:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003e1e:	4b27      	ldr	r3, [pc, #156]	; (8003ebc <vTaskSwitchContext+0xa4>)
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d003      	beq.n	8003e2e <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8003e26:	4b26      	ldr	r3, [pc, #152]	; (8003ec0 <vTaskSwitchContext+0xa8>)
 8003e28:	2201      	movs	r2, #1
 8003e2a:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8003e2c:	e03f      	b.n	8003eae <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 8003e2e:	4b24      	ldr	r3, [pc, #144]	; (8003ec0 <vTaskSwitchContext+0xa8>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003e34:	4b23      	ldr	r3, [pc, #140]	; (8003ec4 <vTaskSwitchContext+0xac>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	fab3 f383 	clz	r3, r3
 8003e40:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8003e42:	7afb      	ldrb	r3, [r7, #11]
 8003e44:	f1c3 031f 	rsb	r3, r3, #31
 8003e48:	617b      	str	r3, [r7, #20]
 8003e4a:	491f      	ldr	r1, [pc, #124]	; (8003ec8 <vTaskSwitchContext+0xb0>)
 8003e4c:	697a      	ldr	r2, [r7, #20]
 8003e4e:	4613      	mov	r3, r2
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	4413      	add	r3, r2
 8003e54:	009b      	lsls	r3, r3, #2
 8003e56:	440b      	add	r3, r1
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d10a      	bne.n	8003e74 <vTaskSwitchContext+0x5c>
        __asm volatile
 8003e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003e62:	f383 8811 	msr	BASEPRI, r3
 8003e66:	f3bf 8f6f 	isb	sy
 8003e6a:	f3bf 8f4f 	dsb	sy
 8003e6e:	607b      	str	r3, [r7, #4]
    }
 8003e70:	bf00      	nop
 8003e72:	e7fe      	b.n	8003e72 <vTaskSwitchContext+0x5a>
 8003e74:	697a      	ldr	r2, [r7, #20]
 8003e76:	4613      	mov	r3, r2
 8003e78:	009b      	lsls	r3, r3, #2
 8003e7a:	4413      	add	r3, r2
 8003e7c:	009b      	lsls	r3, r3, #2
 8003e7e:	4a12      	ldr	r2, [pc, #72]	; (8003ec8 <vTaskSwitchContext+0xb0>)
 8003e80:	4413      	add	r3, r2
 8003e82:	613b      	str	r3, [r7, #16]
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	685b      	ldr	r3, [r3, #4]
 8003e88:	685a      	ldr	r2, [r3, #4]
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	605a      	str	r2, [r3, #4]
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	685a      	ldr	r2, [r3, #4]
 8003e92:	693b      	ldr	r3, [r7, #16]
 8003e94:	3308      	adds	r3, #8
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d104      	bne.n	8003ea4 <vTaskSwitchContext+0x8c>
 8003e9a:	693b      	ldr	r3, [r7, #16]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	685a      	ldr	r2, [r3, #4]
 8003ea0:	693b      	ldr	r3, [r7, #16]
 8003ea2:	605a      	str	r2, [r3, #4]
 8003ea4:	693b      	ldr	r3, [r7, #16]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	68db      	ldr	r3, [r3, #12]
 8003eaa:	4a08      	ldr	r2, [pc, #32]	; (8003ecc <vTaskSwitchContext+0xb4>)
 8003eac:	6013      	str	r3, [r2, #0]
}
 8003eae:	bf00      	nop
 8003eb0:	371c      	adds	r7, #28
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	20012ff4 	.word	0x20012ff4
 8003ec0:	20012fe0 	.word	0x20012fe0
 8003ec4:	20012fd4 	.word	0x20012fd4
 8003ec8:	20012ef8 	.word	0x20012ef8
 8003ecc:	20012ef4 	.word	0x20012ef4

08003ed0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8003ed0:	b580      	push	{r7, lr}
 8003ed2:	b084      	sub	sp, #16
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
 8003ed8:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d10a      	bne.n	8003ef6 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 8003ee0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ee4:	f383 8811 	msr	BASEPRI, r3
 8003ee8:	f3bf 8f6f 	isb	sy
 8003eec:	f3bf 8f4f 	dsb	sy
 8003ef0:	60fb      	str	r3, [r7, #12]
    }
 8003ef2:	bf00      	nop
 8003ef4:	e7fe      	b.n	8003ef4 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003ef6:	4b07      	ldr	r3, [pc, #28]	; (8003f14 <vTaskPlaceOnEventList+0x44>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	3318      	adds	r3, #24
 8003efc:	4619      	mov	r1, r3
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f7fe f935 	bl	800216e <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003f04:	2101      	movs	r1, #1
 8003f06:	6838      	ldr	r0, [r7, #0]
 8003f08:	f000 fa7a 	bl	8004400 <prvAddCurrentTaskToDelayedList>
}
 8003f0c:	bf00      	nop
 8003f0e:	3710      	adds	r7, #16
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}
 8003f14:	20012ef4 	.word	0x20012ef4

08003f18 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b086      	sub	sp, #24
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d10a      	bne.n	8003f40 <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8003f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f2e:	f383 8811 	msr	BASEPRI, r3
 8003f32:	f3bf 8f6f 	isb	sy
 8003f36:	f3bf 8f4f 	dsb	sy
 8003f3a:	613b      	str	r3, [r7, #16]
    }
 8003f3c:	bf00      	nop
 8003f3e:	e7fe      	b.n	8003f3e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	617b      	str	r3, [r7, #20]
 8003f46:	4b16      	ldr	r3, [pc, #88]	; (8003fa0 <vTaskPlaceOnEventListRestricted+0x88>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	697a      	ldr	r2, [r7, #20]
 8003f4c:	61da      	str	r2, [r3, #28]
 8003f4e:	4b14      	ldr	r3, [pc, #80]	; (8003fa0 <vTaskPlaceOnEventListRestricted+0x88>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	697a      	ldr	r2, [r7, #20]
 8003f54:	6892      	ldr	r2, [r2, #8]
 8003f56:	621a      	str	r2, [r3, #32]
 8003f58:	4b11      	ldr	r3, [pc, #68]	; (8003fa0 <vTaskPlaceOnEventListRestricted+0x88>)
 8003f5a:	681a      	ldr	r2, [r3, #0]
 8003f5c:	697b      	ldr	r3, [r7, #20]
 8003f5e:	689b      	ldr	r3, [r3, #8]
 8003f60:	3218      	adds	r2, #24
 8003f62:	605a      	str	r2, [r3, #4]
 8003f64:	4b0e      	ldr	r3, [pc, #56]	; (8003fa0 <vTaskPlaceOnEventListRestricted+0x88>)
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f103 0218 	add.w	r2, r3, #24
 8003f6c:	697b      	ldr	r3, [r7, #20]
 8003f6e:	609a      	str	r2, [r3, #8]
 8003f70:	4b0b      	ldr	r3, [pc, #44]	; (8003fa0 <vTaskPlaceOnEventListRestricted+0x88>)
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	68fa      	ldr	r2, [r7, #12]
 8003f76:	629a      	str	r2, [r3, #40]	; 0x28
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	1c5a      	adds	r2, r3, #1
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d002      	beq.n	8003f8e <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 8003f88:	f04f 33ff 	mov.w	r3, #4294967295
 8003f8c:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003f8e:	6879      	ldr	r1, [r7, #4]
 8003f90:	68b8      	ldr	r0, [r7, #8]
 8003f92:	f000 fa35 	bl	8004400 <prvAddCurrentTaskToDelayedList>
    }
 8003f96:	bf00      	nop
 8003f98:	3718      	adds	r7, #24
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
 8003f9e:	bf00      	nop
 8003fa0:	20012ef4 	.word	0x20012ef4

08003fa4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003fa4:	b480      	push	{r7}
 8003fa6:	b08b      	sub	sp, #44	; 0x2c
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	68db      	ldr	r3, [r3, #12]
 8003fb2:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8003fb4:	6a3b      	ldr	r3, [r7, #32]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d10a      	bne.n	8003fd0 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8003fba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fbe:	f383 8811 	msr	BASEPRI, r3
 8003fc2:	f3bf 8f6f 	isb	sy
 8003fc6:	f3bf 8f4f 	dsb	sy
 8003fca:	60fb      	str	r3, [r7, #12]
    }
 8003fcc:	bf00      	nop
 8003fce:	e7fe      	b.n	8003fce <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8003fd0:	6a3b      	ldr	r3, [r7, #32]
 8003fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fd4:	61fb      	str	r3, [r7, #28]
 8003fd6:	6a3b      	ldr	r3, [r7, #32]
 8003fd8:	69db      	ldr	r3, [r3, #28]
 8003fda:	6a3a      	ldr	r2, [r7, #32]
 8003fdc:	6a12      	ldr	r2, [r2, #32]
 8003fde:	609a      	str	r2, [r3, #8]
 8003fe0:	6a3b      	ldr	r3, [r7, #32]
 8003fe2:	6a1b      	ldr	r3, [r3, #32]
 8003fe4:	6a3a      	ldr	r2, [r7, #32]
 8003fe6:	69d2      	ldr	r2, [r2, #28]
 8003fe8:	605a      	str	r2, [r3, #4]
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	685a      	ldr	r2, [r3, #4]
 8003fee:	6a3b      	ldr	r3, [r7, #32]
 8003ff0:	3318      	adds	r3, #24
 8003ff2:	429a      	cmp	r2, r3
 8003ff4:	d103      	bne.n	8003ffe <xTaskRemoveFromEventList+0x5a>
 8003ff6:	6a3b      	ldr	r3, [r7, #32]
 8003ff8:	6a1a      	ldr	r2, [r3, #32]
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	605a      	str	r2, [r3, #4]
 8003ffe:	6a3b      	ldr	r3, [r7, #32]
 8004000:	2200      	movs	r2, #0
 8004002:	629a      	str	r2, [r3, #40]	; 0x28
 8004004:	69fb      	ldr	r3, [r7, #28]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	1e5a      	subs	r2, r3, #1
 800400a:	69fb      	ldr	r3, [r7, #28]
 800400c:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800400e:	4b4a      	ldr	r3, [pc, #296]	; (8004138 <xTaskRemoveFromEventList+0x194>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2b00      	cmp	r3, #0
 8004014:	d15e      	bne.n	80040d4 <xTaskRemoveFromEventList+0x130>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8004016:	6a3b      	ldr	r3, [r7, #32]
 8004018:	695b      	ldr	r3, [r3, #20]
 800401a:	617b      	str	r3, [r7, #20]
 800401c:	6a3b      	ldr	r3, [r7, #32]
 800401e:	689b      	ldr	r3, [r3, #8]
 8004020:	6a3a      	ldr	r2, [r7, #32]
 8004022:	68d2      	ldr	r2, [r2, #12]
 8004024:	609a      	str	r2, [r3, #8]
 8004026:	6a3b      	ldr	r3, [r7, #32]
 8004028:	68db      	ldr	r3, [r3, #12]
 800402a:	6a3a      	ldr	r2, [r7, #32]
 800402c:	6892      	ldr	r2, [r2, #8]
 800402e:	605a      	str	r2, [r3, #4]
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	685a      	ldr	r2, [r3, #4]
 8004034:	6a3b      	ldr	r3, [r7, #32]
 8004036:	3304      	adds	r3, #4
 8004038:	429a      	cmp	r2, r3
 800403a:	d103      	bne.n	8004044 <xTaskRemoveFromEventList+0xa0>
 800403c:	6a3b      	ldr	r3, [r7, #32]
 800403e:	68da      	ldr	r2, [r3, #12]
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	605a      	str	r2, [r3, #4]
 8004044:	6a3b      	ldr	r3, [r7, #32]
 8004046:	2200      	movs	r2, #0
 8004048:	615a      	str	r2, [r3, #20]
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	1e5a      	subs	r2, r3, #1
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004054:	6a3b      	ldr	r3, [r7, #32]
 8004056:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004058:	2201      	movs	r2, #1
 800405a:	409a      	lsls	r2, r3
 800405c:	4b37      	ldr	r3, [pc, #220]	; (800413c <xTaskRemoveFromEventList+0x198>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4313      	orrs	r3, r2
 8004062:	4a36      	ldr	r2, [pc, #216]	; (800413c <xTaskRemoveFromEventList+0x198>)
 8004064:	6013      	str	r3, [r2, #0]
 8004066:	6a3b      	ldr	r3, [r7, #32]
 8004068:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800406a:	4935      	ldr	r1, [pc, #212]	; (8004140 <xTaskRemoveFromEventList+0x19c>)
 800406c:	4613      	mov	r3, r2
 800406e:	009b      	lsls	r3, r3, #2
 8004070:	4413      	add	r3, r2
 8004072:	009b      	lsls	r3, r3, #2
 8004074:	440b      	add	r3, r1
 8004076:	3304      	adds	r3, #4
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	613b      	str	r3, [r7, #16]
 800407c:	6a3b      	ldr	r3, [r7, #32]
 800407e:	693a      	ldr	r2, [r7, #16]
 8004080:	609a      	str	r2, [r3, #8]
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	689a      	ldr	r2, [r3, #8]
 8004086:	6a3b      	ldr	r3, [r7, #32]
 8004088:	60da      	str	r2, [r3, #12]
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	6a3a      	ldr	r2, [r7, #32]
 8004090:	3204      	adds	r2, #4
 8004092:	605a      	str	r2, [r3, #4]
 8004094:	6a3b      	ldr	r3, [r7, #32]
 8004096:	1d1a      	adds	r2, r3, #4
 8004098:	693b      	ldr	r3, [r7, #16]
 800409a:	609a      	str	r2, [r3, #8]
 800409c:	6a3b      	ldr	r3, [r7, #32]
 800409e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040a0:	4613      	mov	r3, r2
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	4413      	add	r3, r2
 80040a6:	009b      	lsls	r3, r3, #2
 80040a8:	4a25      	ldr	r2, [pc, #148]	; (8004140 <xTaskRemoveFromEventList+0x19c>)
 80040aa:	441a      	add	r2, r3
 80040ac:	6a3b      	ldr	r3, [r7, #32]
 80040ae:	615a      	str	r2, [r3, #20]
 80040b0:	6a3b      	ldr	r3, [r7, #32]
 80040b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80040b4:	4922      	ldr	r1, [pc, #136]	; (8004140 <xTaskRemoveFromEventList+0x19c>)
 80040b6:	4613      	mov	r3, r2
 80040b8:	009b      	lsls	r3, r3, #2
 80040ba:	4413      	add	r3, r2
 80040bc:	009b      	lsls	r3, r3, #2
 80040be:	440b      	add	r3, r1
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	1c59      	adds	r1, r3, #1
 80040c4:	481e      	ldr	r0, [pc, #120]	; (8004140 <xTaskRemoveFromEventList+0x19c>)
 80040c6:	4613      	mov	r3, r2
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	4413      	add	r3, r2
 80040cc:	009b      	lsls	r3, r3, #2
 80040ce:	4403      	add	r3, r0
 80040d0:	6019      	str	r1, [r3, #0]
 80040d2:	e01b      	b.n	800410c <xTaskRemoveFromEventList+0x168>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80040d4:	4b1b      	ldr	r3, [pc, #108]	; (8004144 <xTaskRemoveFromEventList+0x1a0>)
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	61bb      	str	r3, [r7, #24]
 80040da:	6a3b      	ldr	r3, [r7, #32]
 80040dc:	69ba      	ldr	r2, [r7, #24]
 80040de:	61da      	str	r2, [r3, #28]
 80040e0:	69bb      	ldr	r3, [r7, #24]
 80040e2:	689a      	ldr	r2, [r3, #8]
 80040e4:	6a3b      	ldr	r3, [r7, #32]
 80040e6:	621a      	str	r2, [r3, #32]
 80040e8:	69bb      	ldr	r3, [r7, #24]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	6a3a      	ldr	r2, [r7, #32]
 80040ee:	3218      	adds	r2, #24
 80040f0:	605a      	str	r2, [r3, #4]
 80040f2:	6a3b      	ldr	r3, [r7, #32]
 80040f4:	f103 0218 	add.w	r2, r3, #24
 80040f8:	69bb      	ldr	r3, [r7, #24]
 80040fa:	609a      	str	r2, [r3, #8]
 80040fc:	6a3b      	ldr	r3, [r7, #32]
 80040fe:	4a11      	ldr	r2, [pc, #68]	; (8004144 <xTaskRemoveFromEventList+0x1a0>)
 8004100:	629a      	str	r2, [r3, #40]	; 0x28
 8004102:	4b10      	ldr	r3, [pc, #64]	; (8004144 <xTaskRemoveFromEventList+0x1a0>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	3301      	adds	r3, #1
 8004108:	4a0e      	ldr	r2, [pc, #56]	; (8004144 <xTaskRemoveFromEventList+0x1a0>)
 800410a:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800410c:	6a3b      	ldr	r3, [r7, #32]
 800410e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004110:	4b0d      	ldr	r3, [pc, #52]	; (8004148 <xTaskRemoveFromEventList+0x1a4>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004116:	429a      	cmp	r2, r3
 8004118:	d905      	bls.n	8004126 <xTaskRemoveFromEventList+0x182>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 800411a:	2301      	movs	r3, #1
 800411c:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800411e:	4b0b      	ldr	r3, [pc, #44]	; (800414c <xTaskRemoveFromEventList+0x1a8>)
 8004120:	2201      	movs	r2, #1
 8004122:	601a      	str	r2, [r3, #0]
 8004124:	e001      	b.n	800412a <xTaskRemoveFromEventList+0x186>
    }
    else
    {
        xReturn = pdFALSE;
 8004126:	2300      	movs	r3, #0
 8004128:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 800412a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800412c:	4618      	mov	r0, r3
 800412e:	372c      	adds	r7, #44	; 0x2c
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr
 8004138:	20012ff4 	.word	0x20012ff4
 800413c:	20012fd4 	.word	0x20012fd4
 8004140:	20012ef8 	.word	0x20012ef8
 8004144:	20012f8c 	.word	0x20012f8c
 8004148:	20012ef4 	.word	0x20012ef4
 800414c:	20012fe0 	.word	0x20012fe0

08004150 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004158:	4b06      	ldr	r3, [pc, #24]	; (8004174 <vTaskInternalSetTimeOutState+0x24>)
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8004160:	4b05      	ldr	r3, [pc, #20]	; (8004178 <vTaskInternalSetTimeOutState+0x28>)
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	605a      	str	r2, [r3, #4]
}
 8004168:	bf00      	nop
 800416a:	370c      	adds	r7, #12
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr
 8004174:	20012fe4 	.word	0x20012fe4
 8004178:	20012fd0 	.word	0x20012fd0

0800417c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b088      	sub	sp, #32
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
 8004184:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d10a      	bne.n	80041a2 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 800418c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004190:	f383 8811 	msr	BASEPRI, r3
 8004194:	f3bf 8f6f 	isb	sy
 8004198:	f3bf 8f4f 	dsb	sy
 800419c:	613b      	str	r3, [r7, #16]
    }
 800419e:	bf00      	nop
 80041a0:	e7fe      	b.n	80041a0 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80041a2:	683b      	ldr	r3, [r7, #0]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d10a      	bne.n	80041be <xTaskCheckForTimeOut+0x42>
        __asm volatile
 80041a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041ac:	f383 8811 	msr	BASEPRI, r3
 80041b0:	f3bf 8f6f 	isb	sy
 80041b4:	f3bf 8f4f 	dsb	sy
 80041b8:	60fb      	str	r3, [r7, #12]
    }
 80041ba:	bf00      	nop
 80041bc:	e7fe      	b.n	80041bc <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 80041be:	f7fe fd33 	bl	8002c28 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80041c2:	4b1f      	ldr	r3, [pc, #124]	; (8004240 <xTaskCheckForTimeOut+0xc4>)
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	685b      	ldr	r3, [r3, #4]
 80041cc:	69ba      	ldr	r2, [r7, #24]
 80041ce:	1ad3      	subs	r3, r2, r3
 80041d0:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80041d2:	683b      	ldr	r3, [r7, #0]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041da:	d102      	bne.n	80041e2 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80041dc:	2300      	movs	r3, #0
 80041de:	61fb      	str	r3, [r7, #28]
 80041e0:	e026      	b.n	8004230 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681a      	ldr	r2, [r3, #0]
 80041e6:	4b17      	ldr	r3, [pc, #92]	; (8004244 <xTaskCheckForTimeOut+0xc8>)
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	429a      	cmp	r2, r3
 80041ec:	d00a      	beq.n	8004204 <xTaskCheckForTimeOut+0x88>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	685b      	ldr	r3, [r3, #4]
 80041f2:	69ba      	ldr	r2, [r7, #24]
 80041f4:	429a      	cmp	r2, r3
 80041f6:	d305      	bcc.n	8004204 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80041f8:	2301      	movs	r3, #1
 80041fa:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	2200      	movs	r2, #0
 8004200:	601a      	str	r2, [r3, #0]
 8004202:	e015      	b.n	8004230 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004204:	683b      	ldr	r3, [r7, #0]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	697a      	ldr	r2, [r7, #20]
 800420a:	429a      	cmp	r2, r3
 800420c:	d20b      	bcs.n	8004226 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	681a      	ldr	r2, [r3, #0]
 8004212:	697b      	ldr	r3, [r7, #20]
 8004214:	1ad2      	subs	r2, r2, r3
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f7ff ff98 	bl	8004150 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8004220:	2300      	movs	r3, #0
 8004222:	61fb      	str	r3, [r7, #28]
 8004224:	e004      	b.n	8004230 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	2200      	movs	r2, #0
 800422a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800422c:	2301      	movs	r3, #1
 800422e:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8004230:	f7fe fd2a 	bl	8002c88 <vPortExitCritical>

    return xReturn;
 8004234:	69fb      	ldr	r3, [r7, #28]
}
 8004236:	4618      	mov	r0, r3
 8004238:	3720      	adds	r7, #32
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	20012fd0 	.word	0x20012fd0
 8004244:	20012fe4 	.word	0x20012fe4

08004248 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004248:	b480      	push	{r7}
 800424a:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 800424c:	4b03      	ldr	r3, [pc, #12]	; (800425c <vTaskMissedYield+0x14>)
 800424e:	2201      	movs	r2, #1
 8004250:	601a      	str	r2, [r3, #0]
}
 8004252:	bf00      	nop
 8004254:	46bd      	mov	sp, r7
 8004256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425a:	4770      	bx	lr
 800425c:	20012fe0 	.word	0x20012fe0

08004260 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b082      	sub	sp, #8
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8004268:	f000 f852 	bl	8004310 <prvCheckTasksWaitingTermination>
             *
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains more than one task
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800426c:	4b06      	ldr	r3, [pc, #24]	; (8004288 <prvIdleTask+0x28>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2b01      	cmp	r3, #1
 8004272:	d9f9      	bls.n	8004268 <prvIdleTask+0x8>
            {
                taskYIELD();
 8004274:	4b05      	ldr	r3, [pc, #20]	; (800428c <prvIdleTask+0x2c>)
 8004276:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800427a:	601a      	str	r2, [r3, #0]
 800427c:	f3bf 8f4f 	dsb	sy
 8004280:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8004284:	e7f0      	b.n	8004268 <prvIdleTask+0x8>
 8004286:	bf00      	nop
 8004288:	20012ef8 	.word	0x20012ef8
 800428c:	e000ed04 	.word	0xe000ed04

08004290 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004290:	b580      	push	{r7, lr}
 8004292:	b082      	sub	sp, #8
 8004294:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004296:	2300      	movs	r3, #0
 8004298:	607b      	str	r3, [r7, #4]
 800429a:	e00c      	b.n	80042b6 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800429c:	687a      	ldr	r2, [r7, #4]
 800429e:	4613      	mov	r3, r2
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	4413      	add	r3, r2
 80042a4:	009b      	lsls	r3, r3, #2
 80042a6:	4a12      	ldr	r2, [pc, #72]	; (80042f0 <prvInitialiseTaskLists+0x60>)
 80042a8:	4413      	add	r3, r2
 80042aa:	4618      	mov	r0, r3
 80042ac:	f7fd ff32 	bl	8002114 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	3301      	adds	r3, #1
 80042b4:	607b      	str	r3, [r7, #4]
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2b04      	cmp	r3, #4
 80042ba:	d9ef      	bls.n	800429c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80042bc:	480d      	ldr	r0, [pc, #52]	; (80042f4 <prvInitialiseTaskLists+0x64>)
 80042be:	f7fd ff29 	bl	8002114 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80042c2:	480d      	ldr	r0, [pc, #52]	; (80042f8 <prvInitialiseTaskLists+0x68>)
 80042c4:	f7fd ff26 	bl	8002114 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80042c8:	480c      	ldr	r0, [pc, #48]	; (80042fc <prvInitialiseTaskLists+0x6c>)
 80042ca:	f7fd ff23 	bl	8002114 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80042ce:	480c      	ldr	r0, [pc, #48]	; (8004300 <prvInitialiseTaskLists+0x70>)
 80042d0:	f7fd ff20 	bl	8002114 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80042d4:	480b      	ldr	r0, [pc, #44]	; (8004304 <prvInitialiseTaskLists+0x74>)
 80042d6:	f7fd ff1d 	bl	8002114 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80042da:	4b0b      	ldr	r3, [pc, #44]	; (8004308 <prvInitialiseTaskLists+0x78>)
 80042dc:	4a05      	ldr	r2, [pc, #20]	; (80042f4 <prvInitialiseTaskLists+0x64>)
 80042de:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80042e0:	4b0a      	ldr	r3, [pc, #40]	; (800430c <prvInitialiseTaskLists+0x7c>)
 80042e2:	4a05      	ldr	r2, [pc, #20]	; (80042f8 <prvInitialiseTaskLists+0x68>)
 80042e4:	601a      	str	r2, [r3, #0]
}
 80042e6:	bf00      	nop
 80042e8:	3708      	adds	r7, #8
 80042ea:	46bd      	mov	sp, r7
 80042ec:	bd80      	pop	{r7, pc}
 80042ee:	bf00      	nop
 80042f0:	20012ef8 	.word	0x20012ef8
 80042f4:	20012f5c 	.word	0x20012f5c
 80042f8:	20012f70 	.word	0x20012f70
 80042fc:	20012f8c 	.word	0x20012f8c
 8004300:	20012fa0 	.word	0x20012fa0
 8004304:	20012fb8 	.word	0x20012fb8
 8004308:	20012f84 	.word	0x20012f84
 800430c:	20012f88 	.word	0x20012f88

08004310 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b082      	sub	sp, #8
 8004314:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004316:	e019      	b.n	800434c <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 8004318:	f7fe fc86 	bl	8002c28 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800431c:	4b10      	ldr	r3, [pc, #64]	; (8004360 <prvCheckTasksWaitingTermination+0x50>)
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	68db      	ldr	r3, [r3, #12]
 8004322:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	3304      	adds	r3, #4
 8004328:	4618      	mov	r0, r3
 800432a:	f7fd ff59 	bl	80021e0 <uxListRemove>
                --uxCurrentNumberOfTasks;
 800432e:	4b0d      	ldr	r3, [pc, #52]	; (8004364 <prvCheckTasksWaitingTermination+0x54>)
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	3b01      	subs	r3, #1
 8004334:	4a0b      	ldr	r2, [pc, #44]	; (8004364 <prvCheckTasksWaitingTermination+0x54>)
 8004336:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8004338:	4b0b      	ldr	r3, [pc, #44]	; (8004368 <prvCheckTasksWaitingTermination+0x58>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	3b01      	subs	r3, #1
 800433e:	4a0a      	ldr	r2, [pc, #40]	; (8004368 <prvCheckTasksWaitingTermination+0x58>)
 8004340:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 8004342:	f7fe fca1 	bl	8002c88 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8004346:	6878      	ldr	r0, [r7, #4]
 8004348:	f000 f810 	bl	800436c <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800434c:	4b06      	ldr	r3, [pc, #24]	; (8004368 <prvCheckTasksWaitingTermination+0x58>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d1e1      	bne.n	8004318 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8004354:	bf00      	nop
 8004356:	bf00      	nop
 8004358:	3708      	adds	r7, #8
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	20012fa0 	.word	0x20012fa0
 8004364:	20012fcc 	.word	0x20012fcc
 8004368:	20012fb4 	.word	0x20012fb4

0800436c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800436c:	b580      	push	{r7, lr}
 800436e:	b082      	sub	sp, #8
 8004370:	af00      	add	r7, sp, #0
 8004372:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004378:	4618      	mov	r0, r3
 800437a:	f7fd fc3d 	bl	8001bf8 <vPortFree>
            vPortFree( pxTCB );
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f7fd fc3a 	bl	8001bf8 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8004384:	bf00      	nop
 8004386:	3708      	adds	r7, #8
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}

0800438c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800438c:	b480      	push	{r7}
 800438e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004390:	4b0a      	ldr	r3, [pc, #40]	; (80043bc <prvResetNextTaskUnblockTime+0x30>)
 8004392:	681b      	ldr	r3, [r3, #0]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d104      	bne.n	80043a4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800439a:	4b09      	ldr	r3, [pc, #36]	; (80043c0 <prvResetNextTaskUnblockTime+0x34>)
 800439c:	f04f 32ff 	mov.w	r2, #4294967295
 80043a0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80043a2:	e005      	b.n	80043b0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80043a4:	4b05      	ldr	r3, [pc, #20]	; (80043bc <prvResetNextTaskUnblockTime+0x30>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	68db      	ldr	r3, [r3, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4a04      	ldr	r2, [pc, #16]	; (80043c0 <prvResetNextTaskUnblockTime+0x34>)
 80043ae:	6013      	str	r3, [r2, #0]
}
 80043b0:	bf00      	nop
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr
 80043ba:	bf00      	nop
 80043bc:	20012f84 	.word	0x20012f84
 80043c0:	20012fec 	.word	0x20012fec

080043c4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80043c4:	b480      	push	{r7}
 80043c6:	b083      	sub	sp, #12
 80043c8:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80043ca:	4b0b      	ldr	r3, [pc, #44]	; (80043f8 <xTaskGetSchedulerState+0x34>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d102      	bne.n	80043d8 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80043d2:	2301      	movs	r3, #1
 80043d4:	607b      	str	r3, [r7, #4]
 80043d6:	e008      	b.n	80043ea <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80043d8:	4b08      	ldr	r3, [pc, #32]	; (80043fc <xTaskGetSchedulerState+0x38>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d102      	bne.n	80043e6 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80043e0:	2302      	movs	r3, #2
 80043e2:	607b      	str	r3, [r7, #4]
 80043e4:	e001      	b.n	80043ea <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80043e6:	2300      	movs	r3, #0
 80043e8:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80043ea:	687b      	ldr	r3, [r7, #4]
    }
 80043ec:	4618      	mov	r0, r3
 80043ee:	370c      	adds	r7, #12
 80043f0:	46bd      	mov	sp, r7
 80043f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f6:	4770      	bx	lr
 80043f8:	20012fd8 	.word	0x20012fd8
 80043fc:	20012ff4 	.word	0x20012ff4

08004400 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b086      	sub	sp, #24
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800440a:	4b36      	ldr	r3, [pc, #216]	; (80044e4 <prvAddCurrentTaskToDelayedList+0xe4>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004410:	4b35      	ldr	r3, [pc, #212]	; (80044e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	3304      	adds	r3, #4
 8004416:	4618      	mov	r0, r3
 8004418:	f7fd fee2 	bl	80021e0 <uxListRemove>
 800441c:	4603      	mov	r3, r0
 800441e:	2b00      	cmp	r3, #0
 8004420:	d10b      	bne.n	800443a <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004422:	4b31      	ldr	r3, [pc, #196]	; (80044e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004428:	2201      	movs	r2, #1
 800442a:	fa02 f303 	lsl.w	r3, r2, r3
 800442e:	43da      	mvns	r2, r3
 8004430:	4b2e      	ldr	r3, [pc, #184]	; (80044ec <prvAddCurrentTaskToDelayedList+0xec>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	4013      	ands	r3, r2
 8004436:	4a2d      	ldr	r2, [pc, #180]	; (80044ec <prvAddCurrentTaskToDelayedList+0xec>)
 8004438:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004440:	d124      	bne.n	800448c <prvAddCurrentTaskToDelayedList+0x8c>
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d021      	beq.n	800448c <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004448:	4b29      	ldr	r3, [pc, #164]	; (80044f0 <prvAddCurrentTaskToDelayedList+0xf0>)
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	613b      	str	r3, [r7, #16]
 800444e:	4b26      	ldr	r3, [pc, #152]	; (80044e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	693a      	ldr	r2, [r7, #16]
 8004454:	609a      	str	r2, [r3, #8]
 8004456:	4b24      	ldr	r3, [pc, #144]	; (80044e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	693a      	ldr	r2, [r7, #16]
 800445c:	6892      	ldr	r2, [r2, #8]
 800445e:	60da      	str	r2, [r3, #12]
 8004460:	4b21      	ldr	r3, [pc, #132]	; (80044e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8004462:	681a      	ldr	r2, [r3, #0]
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	689b      	ldr	r3, [r3, #8]
 8004468:	3204      	adds	r2, #4
 800446a:	605a      	str	r2, [r3, #4]
 800446c:	4b1e      	ldr	r3, [pc, #120]	; (80044e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	1d1a      	adds	r2, r3, #4
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	609a      	str	r2, [r3, #8]
 8004476:	4b1c      	ldr	r3, [pc, #112]	; (80044e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a1d      	ldr	r2, [pc, #116]	; (80044f0 <prvAddCurrentTaskToDelayedList+0xf0>)
 800447c:	615a      	str	r2, [r3, #20]
 800447e:	4b1c      	ldr	r3, [pc, #112]	; (80044f0 <prvAddCurrentTaskToDelayedList+0xf0>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	3301      	adds	r3, #1
 8004484:	4a1a      	ldr	r2, [pc, #104]	; (80044f0 <prvAddCurrentTaskToDelayedList+0xf0>)
 8004486:	6013      	str	r3, [r2, #0]
 8004488:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800448a:	e026      	b.n	80044da <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800448c:	697a      	ldr	r2, [r7, #20]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4413      	add	r3, r2
 8004492:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004494:	4b14      	ldr	r3, [pc, #80]	; (80044e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	68fa      	ldr	r2, [r7, #12]
 800449a:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800449c:	68fa      	ldr	r2, [r7, #12]
 800449e:	697b      	ldr	r3, [r7, #20]
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d209      	bcs.n	80044b8 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80044a4:	4b13      	ldr	r3, [pc, #76]	; (80044f4 <prvAddCurrentTaskToDelayedList+0xf4>)
 80044a6:	681a      	ldr	r2, [r3, #0]
 80044a8:	4b0f      	ldr	r3, [pc, #60]	; (80044e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	3304      	adds	r3, #4
 80044ae:	4619      	mov	r1, r3
 80044b0:	4610      	mov	r0, r2
 80044b2:	f7fd fe5c 	bl	800216e <vListInsert>
}
 80044b6:	e010      	b.n	80044da <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80044b8:	4b0f      	ldr	r3, [pc, #60]	; (80044f8 <prvAddCurrentTaskToDelayedList+0xf8>)
 80044ba:	681a      	ldr	r2, [r3, #0]
 80044bc:	4b0a      	ldr	r3, [pc, #40]	; (80044e8 <prvAddCurrentTaskToDelayedList+0xe8>)
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	3304      	adds	r3, #4
 80044c2:	4619      	mov	r1, r3
 80044c4:	4610      	mov	r0, r2
 80044c6:	f7fd fe52 	bl	800216e <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 80044ca:	4b0c      	ldr	r3, [pc, #48]	; (80044fc <prvAddCurrentTaskToDelayedList+0xfc>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68fa      	ldr	r2, [r7, #12]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d202      	bcs.n	80044da <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 80044d4:	4a09      	ldr	r2, [pc, #36]	; (80044fc <prvAddCurrentTaskToDelayedList+0xfc>)
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	6013      	str	r3, [r2, #0]
}
 80044da:	bf00      	nop
 80044dc:	3718      	adds	r7, #24
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}
 80044e2:	bf00      	nop
 80044e4:	20012fd0 	.word	0x20012fd0
 80044e8:	20012ef4 	.word	0x20012ef4
 80044ec:	20012fd4 	.word	0x20012fd4
 80044f0:	20012fb8 	.word	0x20012fb8
 80044f4:	20012f88 	.word	0x20012f88
 80044f8:	20012f84 	.word	0x20012f84
 80044fc:	20012fec 	.word	0x20012fec

08004500 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	b08a      	sub	sp, #40	; 0x28
 8004504:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004506:	f107 0320 	add.w	r3, r7, #32
 800450a:	2200      	movs	r2, #0
 800450c:	601a      	str	r2, [r3, #0]
 800450e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004510:	1d3b      	adds	r3, r7, #4
 8004512:	2200      	movs	r2, #0
 8004514:	601a      	str	r2, [r3, #0]
 8004516:	605a      	str	r2, [r3, #4]
 8004518:	609a      	str	r2, [r3, #8]
 800451a:	60da      	str	r2, [r3, #12]
 800451c:	611a      	str	r2, [r3, #16]
 800451e:	615a      	str	r2, [r3, #20]
 8004520:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004522:	4b27      	ldr	r3, [pc, #156]	; (80045c0 <MX_TIM3_Init+0xc0>)
 8004524:	4a27      	ldr	r2, [pc, #156]	; (80045c4 <MX_TIM3_Init+0xc4>)
 8004526:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004528:	4b25      	ldr	r3, [pc, #148]	; (80045c0 <MX_TIM3_Init+0xc0>)
 800452a:	2200      	movs	r2, #0
 800452c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800452e:	4b24      	ldr	r3, [pc, #144]	; (80045c0 <MX_TIM3_Init+0xc0>)
 8004530:	2200      	movs	r2, #0
 8004532:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8004534:	4b22      	ldr	r3, [pc, #136]	; (80045c0 <MX_TIM3_Init+0xc0>)
 8004536:	2263      	movs	r2, #99	; 0x63
 8004538:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800453a:	4b21      	ldr	r3, [pc, #132]	; (80045c0 <MX_TIM3_Init+0xc0>)
 800453c:	2200      	movs	r2, #0
 800453e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004540:	4b1f      	ldr	r3, [pc, #124]	; (80045c0 <MX_TIM3_Init+0xc0>)
 8004542:	2200      	movs	r2, #0
 8004544:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8004546:	481e      	ldr	r0, [pc, #120]	; (80045c0 <MX_TIM3_Init+0xc0>)
 8004548:	f001 ffb8 	bl	80064bc <HAL_TIM_PWM_Init>
 800454c:	4603      	mov	r3, r0
 800454e:	2b00      	cmp	r3, #0
 8004550:	d001      	beq.n	8004556 <MX_TIM3_Init+0x56>
  {
    Error_Handler();
 8004552:	f7fe f9e1 	bl	8002918 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004556:	2300      	movs	r3, #0
 8004558:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800455a:	2300      	movs	r3, #0
 800455c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800455e:	f107 0320 	add.w	r3, r7, #32
 8004562:	4619      	mov	r1, r3
 8004564:	4816      	ldr	r0, [pc, #88]	; (80045c0 <MX_TIM3_Init+0xc0>)
 8004566:	f002 fd29 	bl	8006fbc <HAL_TIMEx_MasterConfigSynchronization>
 800456a:	4603      	mov	r3, r0
 800456c:	2b00      	cmp	r3, #0
 800456e:	d001      	beq.n	8004574 <MX_TIM3_Init+0x74>
  {
    Error_Handler();
 8004570:	f7fe f9d2 	bl	8002918 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004574:	2360      	movs	r3, #96	; 0x60
 8004576:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8004578:	2300      	movs	r3, #0
 800457a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800457c:	2300      	movs	r3, #0
 800457e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004580:	2300      	movs	r3, #0
 8004582:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004584:	1d3b      	adds	r3, r7, #4
 8004586:	2200      	movs	r2, #0
 8004588:	4619      	mov	r1, r3
 800458a:	480d      	ldr	r0, [pc, #52]	; (80045c0 <MX_TIM3_Init+0xc0>)
 800458c:	f002 f9b6 	bl	80068fc <HAL_TIM_PWM_ConfigChannel>
 8004590:	4603      	mov	r3, r0
 8004592:	2b00      	cmp	r3, #0
 8004594:	d001      	beq.n	800459a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8004596:	f7fe f9bf 	bl	8002918 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800459a:	1d3b      	adds	r3, r7, #4
 800459c:	2204      	movs	r2, #4
 800459e:	4619      	mov	r1, r3
 80045a0:	4807      	ldr	r0, [pc, #28]	; (80045c0 <MX_TIM3_Init+0xc0>)
 80045a2:	f002 f9ab 	bl	80068fc <HAL_TIM_PWM_ConfigChannel>
 80045a6:	4603      	mov	r3, r0
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d001      	beq.n	80045b0 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80045ac:	f7fe f9b4 	bl	8002918 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80045b0:	4803      	ldr	r0, [pc, #12]	; (80045c0 <MX_TIM3_Init+0xc0>)
 80045b2:	f000 f82b 	bl	800460c <HAL_TIM_MspPostInit>

}
 80045b6:	bf00      	nop
 80045b8:	3728      	adds	r7, #40	; 0x28
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	20012ff8 	.word	0x20012ff8
 80045c4:	40000400 	.word	0x40000400

080045c8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80045c8:	b480      	push	{r7}
 80045ca:	b085      	sub	sp, #20
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM3)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	4a0b      	ldr	r2, [pc, #44]	; (8004604 <HAL_TIM_PWM_MspInit+0x3c>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d10d      	bne.n	80045f6 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80045da:	2300      	movs	r3, #0
 80045dc:	60fb      	str	r3, [r7, #12]
 80045de:	4b0a      	ldr	r3, [pc, #40]	; (8004608 <HAL_TIM_PWM_MspInit+0x40>)
 80045e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045e2:	4a09      	ldr	r2, [pc, #36]	; (8004608 <HAL_TIM_PWM_MspInit+0x40>)
 80045e4:	f043 0302 	orr.w	r3, r3, #2
 80045e8:	6413      	str	r3, [r2, #64]	; 0x40
 80045ea:	4b07      	ldr	r3, [pc, #28]	; (8004608 <HAL_TIM_PWM_MspInit+0x40>)
 80045ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ee:	f003 0302 	and.w	r3, r3, #2
 80045f2:	60fb      	str	r3, [r7, #12]
 80045f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80045f6:	bf00      	nop
 80045f8:	3714      	adds	r7, #20
 80045fa:	46bd      	mov	sp, r7
 80045fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004600:	4770      	bx	lr
 8004602:	bf00      	nop
 8004604:	40000400 	.word	0x40000400
 8004608:	40023800 	.word	0x40023800

0800460c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800460c:	b580      	push	{r7, lr}
 800460e:	b088      	sub	sp, #32
 8004610:	af00      	add	r7, sp, #0
 8004612:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004614:	f107 030c 	add.w	r3, r7, #12
 8004618:	2200      	movs	r2, #0
 800461a:	601a      	str	r2, [r3, #0]
 800461c:	605a      	str	r2, [r3, #4]
 800461e:	609a      	str	r2, [r3, #8]
 8004620:	60da      	str	r2, [r3, #12]
 8004622:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a12      	ldr	r2, [pc, #72]	; (8004674 <HAL_TIM_MspPostInit+0x68>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d11d      	bne.n	800466a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800462e:	2300      	movs	r3, #0
 8004630:	60bb      	str	r3, [r7, #8]
 8004632:	4b11      	ldr	r3, [pc, #68]	; (8004678 <HAL_TIM_MspPostInit+0x6c>)
 8004634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004636:	4a10      	ldr	r2, [pc, #64]	; (8004678 <HAL_TIM_MspPostInit+0x6c>)
 8004638:	f043 0301 	orr.w	r3, r3, #1
 800463c:	6313      	str	r3, [r2, #48]	; 0x30
 800463e:	4b0e      	ldr	r3, [pc, #56]	; (8004678 <HAL_TIM_MspPostInit+0x6c>)
 8004640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004642:	f003 0301 	and.w	r3, r3, #1
 8004646:	60bb      	str	r3, [r7, #8]
 8004648:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = water_pump_Pin|fan_motor_Pin;
 800464a:	23c0      	movs	r3, #192	; 0xc0
 800464c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800464e:	2302      	movs	r3, #2
 8004650:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004652:	2300      	movs	r3, #0
 8004654:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004656:	2300      	movs	r3, #0
 8004658:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800465a:	2302      	movs	r3, #2
 800465c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800465e:	f107 030c 	add.w	r3, r7, #12
 8004662:	4619      	mov	r1, r3
 8004664:	4805      	ldr	r0, [pc, #20]	; (800467c <HAL_TIM_MspPostInit+0x70>)
 8004666:	f001 f801 	bl	800566c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800466a:	bf00      	nop
 800466c:	3720      	adds	r7, #32
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	40000400 	.word	0x40000400
 8004678:	40023800 	.word	0x40023800
 800467c:	40020000 	.word	0x40020000

08004680 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8004680:	b580      	push	{r7, lr}
 8004682:	b084      	sub	sp, #16
 8004684:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8004686:	2300      	movs	r3, #0
 8004688:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800468a:	f000 fa47 	bl	8004b1c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800468e:	4b11      	ldr	r3, [pc, #68]	; (80046d4 <xTimerCreateTimerTask+0x54>)
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d00b      	beq.n	80046ae <xTimerCreateTimerTask+0x2e>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 8004696:	4b10      	ldr	r3, [pc, #64]	; (80046d8 <xTimerCreateTimerTask+0x58>)
 8004698:	9301      	str	r3, [sp, #4]
 800469a:	2302      	movs	r3, #2
 800469c:	9300      	str	r3, [sp, #0]
 800469e:	2300      	movs	r3, #0
 80046a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80046a4:	490d      	ldr	r1, [pc, #52]	; (80046dc <xTimerCreateTimerTask+0x5c>)
 80046a6:	480e      	ldr	r0, [pc, #56]	; (80046e0 <xTimerCreateTimerTask+0x60>)
 80046a8:	f7fe ff96 	bl	80035d8 <xTaskCreate>
 80046ac:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d10a      	bne.n	80046ca <xTimerCreateTimerTask+0x4a>
        __asm volatile
 80046b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80046b8:	f383 8811 	msr	BASEPRI, r3
 80046bc:	f3bf 8f6f 	isb	sy
 80046c0:	f3bf 8f4f 	dsb	sy
 80046c4:	603b      	str	r3, [r7, #0]
    }
 80046c6:	bf00      	nop
 80046c8:	e7fe      	b.n	80046c8 <xTimerCreateTimerTask+0x48>
        return xReturn;
 80046ca:	687b      	ldr	r3, [r7, #4]
    }
 80046cc:	4618      	mov	r0, r3
 80046ce:	3708      	adds	r7, #8
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	20013070 	.word	0x20013070
 80046d8:	20013074 	.word	0x20013074
 80046dc:	08007f88 	.word	0x08007f88
 80046e0:	08004789 	.word	0x08004789

080046e4 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b084      	sub	sp, #16
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	60f8      	str	r0, [r7, #12]
 80046ec:	60b9      	str	r1, [r7, #8]
 80046ee:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 80046f0:	e008      	b.n	8004704 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	699b      	ldr	r3, [r3, #24]
 80046f6:	68ba      	ldr	r2, [r7, #8]
 80046f8:	4413      	add	r3, r2
 80046fa:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	6a1b      	ldr	r3, [r3, #32]
 8004700:	68f8      	ldr	r0, [r7, #12]
 8004702:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	699a      	ldr	r2, [r3, #24]
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	18d1      	adds	r1, r2, r3
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	687a      	ldr	r2, [r7, #4]
 8004710:	68f8      	ldr	r0, [r7, #12]
 8004712:	f000 f8dd 	bl	80048d0 <prvInsertTimerInActiveList>
 8004716:	4603      	mov	r3, r0
 8004718:	2b00      	cmp	r3, #0
 800471a:	d1ea      	bne.n	80046f2 <prvReloadTimer+0xe>
        }
    }
 800471c:	bf00      	nop
 800471e:	bf00      	nop
 8004720:	3710      	adds	r7, #16
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
	...

08004728 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8004728:	b580      	push	{r7, lr}
 800472a:	b084      	sub	sp, #16
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004732:	4b14      	ldr	r3, [pc, #80]	; (8004784 <prvProcessExpiredTimer+0x5c>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	68db      	ldr	r3, [r3, #12]
 800473a:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	3304      	adds	r3, #4
 8004740:	4618      	mov	r0, r3
 8004742:	f7fd fd4d 	bl	80021e0 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800474c:	f003 0304 	and.w	r3, r3, #4
 8004750:	2b00      	cmp	r3, #0
 8004752:	d005      	beq.n	8004760 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8004754:	683a      	ldr	r2, [r7, #0]
 8004756:	6879      	ldr	r1, [r7, #4]
 8004758:	68f8      	ldr	r0, [r7, #12]
 800475a:	f7ff ffc3 	bl	80046e4 <prvReloadTimer>
 800475e:	e008      	b.n	8004772 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004766:	f023 0301 	bic.w	r3, r3, #1
 800476a:	b2da      	uxtb	r2, r3
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	6a1b      	ldr	r3, [r3, #32]
 8004776:	68f8      	ldr	r0, [r7, #12]
 8004778:	4798      	blx	r3
    }
 800477a:	bf00      	nop
 800477c:	3710      	adds	r7, #16
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}
 8004782:	bf00      	nop
 8004784:	20013068 	.word	0x20013068

08004788 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8004788:	b580      	push	{r7, lr}
 800478a:	b084      	sub	sp, #16
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004790:	f107 0308 	add.w	r3, r7, #8
 8004794:	4618      	mov	r0, r3
 8004796:	f000 f857 	bl	8004848 <prvGetNextExpireTime>
 800479a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800479c:	68bb      	ldr	r3, [r7, #8]
 800479e:	4619      	mov	r1, r3
 80047a0:	68f8      	ldr	r0, [r7, #12]
 80047a2:	f000 f803 	bl	80047ac <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 80047a6:	f000 f8d5 	bl	8004954 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80047aa:	e7f1      	b.n	8004790 <prvTimerTask+0x8>

080047ac <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 80047ac:	b580      	push	{r7, lr}
 80047ae:	b084      	sub	sp, #16
 80047b0:	af00      	add	r7, sp, #0
 80047b2:	6078      	str	r0, [r7, #4]
 80047b4:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 80047b6:	f7ff f8ff 	bl	80039b8 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80047ba:	f107 0308 	add.w	r3, r7, #8
 80047be:	4618      	mov	r0, r3
 80047c0:	f000 f866 	bl	8004890 <prvSampleTimeNow>
 80047c4:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 80047c6:	68bb      	ldr	r3, [r7, #8]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d130      	bne.n	800482e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d10a      	bne.n	80047e8 <prvProcessTimerOrBlockTask+0x3c>
 80047d2:	687a      	ldr	r2, [r7, #4]
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	429a      	cmp	r2, r3
 80047d8:	d806      	bhi.n	80047e8 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 80047da:	f7ff f8fb 	bl	80039d4 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80047de:	68f9      	ldr	r1, [r7, #12]
 80047e0:	6878      	ldr	r0, [r7, #4]
 80047e2:	f7ff ffa1 	bl	8004728 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 80047e6:	e024      	b.n	8004832 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d008      	beq.n	8004800 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80047ee:	4b13      	ldr	r3, [pc, #76]	; (800483c <prvProcessTimerOrBlockTask+0x90>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d101      	bne.n	80047fc <prvProcessTimerOrBlockTask+0x50>
 80047f8:	2301      	movs	r3, #1
 80047fa:	e000      	b.n	80047fe <prvProcessTimerOrBlockTask+0x52>
 80047fc:	2300      	movs	r3, #0
 80047fe:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004800:	4b0f      	ldr	r3, [pc, #60]	; (8004840 <prvProcessTimerOrBlockTask+0x94>)
 8004802:	6818      	ldr	r0, [r3, #0]
 8004804:	687a      	ldr	r2, [r7, #4]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	1ad3      	subs	r3, r2, r3
 800480a:	683a      	ldr	r2, [r7, #0]
 800480c:	4619      	mov	r1, r3
 800480e:	f7fe fdab 	bl	8003368 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8004812:	f7ff f8df 	bl	80039d4 <xTaskResumeAll>
 8004816:	4603      	mov	r3, r0
 8004818:	2b00      	cmp	r3, #0
 800481a:	d10a      	bne.n	8004832 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 800481c:	4b09      	ldr	r3, [pc, #36]	; (8004844 <prvProcessTimerOrBlockTask+0x98>)
 800481e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004822:	601a      	str	r2, [r3, #0]
 8004824:	f3bf 8f4f 	dsb	sy
 8004828:	f3bf 8f6f 	isb	sy
    }
 800482c:	e001      	b.n	8004832 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800482e:	f7ff f8d1 	bl	80039d4 <xTaskResumeAll>
    }
 8004832:	bf00      	nop
 8004834:	3710      	adds	r7, #16
 8004836:	46bd      	mov	sp, r7
 8004838:	bd80      	pop	{r7, pc}
 800483a:	bf00      	nop
 800483c:	2001306c 	.word	0x2001306c
 8004840:	20013070 	.word	0x20013070
 8004844:	e000ed04 	.word	0xe000ed04

08004848 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8004848:	b480      	push	{r7}
 800484a:	b085      	sub	sp, #20
 800484c:	af00      	add	r7, sp, #0
 800484e:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004850:	4b0e      	ldr	r3, [pc, #56]	; (800488c <prvGetNextExpireTime+0x44>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d101      	bne.n	800485e <prvGetNextExpireTime+0x16>
 800485a:	2201      	movs	r2, #1
 800485c:	e000      	b.n	8004860 <prvGetNextExpireTime+0x18>
 800485e:	2200      	movs	r2, #0
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	2b00      	cmp	r3, #0
 800486a:	d105      	bne.n	8004878 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800486c:	4b07      	ldr	r3, [pc, #28]	; (800488c <prvGetNextExpireTime+0x44>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	68db      	ldr	r3, [r3, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	60fb      	str	r3, [r7, #12]
 8004876:	e001      	b.n	800487c <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8004878:	2300      	movs	r3, #0
 800487a:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800487c:	68fb      	ldr	r3, [r7, #12]
    }
 800487e:	4618      	mov	r0, r3
 8004880:	3714      	adds	r7, #20
 8004882:	46bd      	mov	sp, r7
 8004884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004888:	4770      	bx	lr
 800488a:	bf00      	nop
 800488c:	20013068 	.word	0x20013068

08004890 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8004890:	b580      	push	{r7, lr}
 8004892:	b084      	sub	sp, #16
 8004894:	af00      	add	r7, sp, #0
 8004896:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8004898:	f7ff f998 	bl	8003bcc <xTaskGetTickCount>
 800489c:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800489e:	4b0b      	ldr	r3, [pc, #44]	; (80048cc <prvSampleTimeNow+0x3c>)
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	68fa      	ldr	r2, [r7, #12]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d205      	bcs.n	80048b4 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 80048a8:	f000 f912 	bl	8004ad0 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	601a      	str	r2, [r3, #0]
 80048b2:	e002      	b.n	80048ba <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 80048ba:	4a04      	ldr	r2, [pc, #16]	; (80048cc <prvSampleTimeNow+0x3c>)
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 80048c0:	68fb      	ldr	r3, [r7, #12]
    }
 80048c2:	4618      	mov	r0, r3
 80048c4:	3710      	adds	r7, #16
 80048c6:	46bd      	mov	sp, r7
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	20013078 	.word	0x20013078

080048d0 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b086      	sub	sp, #24
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	60f8      	str	r0, [r7, #12]
 80048d8:	60b9      	str	r1, [r7, #8]
 80048da:	607a      	str	r2, [r7, #4]
 80048dc:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 80048de:	2300      	movs	r3, #0
 80048e0:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	68ba      	ldr	r2, [r7, #8]
 80048e6:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	68fa      	ldr	r2, [r7, #12]
 80048ec:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 80048ee:	68ba      	ldr	r2, [r7, #8]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d812      	bhi.n	800491c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80048f6:	687a      	ldr	r2, [r7, #4]
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	1ad2      	subs	r2, r2, r3
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	699b      	ldr	r3, [r3, #24]
 8004900:	429a      	cmp	r2, r3
 8004902:	d302      	bcc.n	800490a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8004904:	2301      	movs	r3, #1
 8004906:	617b      	str	r3, [r7, #20]
 8004908:	e01b      	b.n	8004942 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800490a:	4b10      	ldr	r3, [pc, #64]	; (800494c <prvInsertTimerInActiveList+0x7c>)
 800490c:	681a      	ldr	r2, [r3, #0]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	3304      	adds	r3, #4
 8004912:	4619      	mov	r1, r3
 8004914:	4610      	mov	r0, r2
 8004916:	f7fd fc2a 	bl	800216e <vListInsert>
 800491a:	e012      	b.n	8004942 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800491c:	687a      	ldr	r2, [r7, #4]
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	429a      	cmp	r2, r3
 8004922:	d206      	bcs.n	8004932 <prvInsertTimerInActiveList+0x62>
 8004924:	68ba      	ldr	r2, [r7, #8]
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	429a      	cmp	r2, r3
 800492a:	d302      	bcc.n	8004932 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800492c:	2301      	movs	r3, #1
 800492e:	617b      	str	r3, [r7, #20]
 8004930:	e007      	b.n	8004942 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004932:	4b07      	ldr	r3, [pc, #28]	; (8004950 <prvInsertTimerInActiveList+0x80>)
 8004934:	681a      	ldr	r2, [r3, #0]
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	3304      	adds	r3, #4
 800493a:	4619      	mov	r1, r3
 800493c:	4610      	mov	r0, r2
 800493e:	f7fd fc16 	bl	800216e <vListInsert>
            }
        }

        return xProcessTimerNow;
 8004942:	697b      	ldr	r3, [r7, #20]
    }
 8004944:	4618      	mov	r0, r3
 8004946:	3718      	adds	r7, #24
 8004948:	46bd      	mov	sp, r7
 800494a:	bd80      	pop	{r7, pc}
 800494c:	2001306c 	.word	0x2001306c
 8004950:	20013068 	.word	0x20013068

08004954 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8004954:	b580      	push	{r7, lr}
 8004956:	b088      	sub	sp, #32
 8004958:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800495a:	e0a6      	b.n	8004aaa <prvProcessReceivedCommands+0x156>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	2b00      	cmp	r3, #0
 8004960:	f2c0 80a2 	blt.w	8004aa8 <prvProcessReceivedCommands+0x154>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004968:	69fb      	ldr	r3, [r7, #28]
 800496a:	695b      	ldr	r3, [r3, #20]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d004      	beq.n	800497a <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004970:	69fb      	ldr	r3, [r7, #28]
 8004972:	3304      	adds	r3, #4
 8004974:	4618      	mov	r0, r3
 8004976:	f7fd fc33 	bl	80021e0 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800497a:	1d3b      	adds	r3, r7, #4
 800497c:	4618      	mov	r0, r3
 800497e:	f7ff ff87 	bl	8004890 <prvSampleTimeNow>
 8004982:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8004984:	68bb      	ldr	r3, [r7, #8]
 8004986:	3b01      	subs	r3, #1
 8004988:	2b08      	cmp	r3, #8
 800498a:	f200 808e 	bhi.w	8004aaa <prvProcessReceivedCommands+0x156>
 800498e:	a201      	add	r2, pc, #4	; (adr r2, 8004994 <prvProcessReceivedCommands+0x40>)
 8004990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004994:	080049b9 	.word	0x080049b9
 8004998:	080049b9 	.word	0x080049b9
 800499c:	08004a21 	.word	0x08004a21
 80049a0:	08004a35 	.word	0x08004a35
 80049a4:	08004a7f 	.word	0x08004a7f
 80049a8:	080049b9 	.word	0x080049b9
 80049ac:	080049b9 	.word	0x080049b9
 80049b0:	08004a21 	.word	0x08004a21
 80049b4:	08004a35 	.word	0x08004a35
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80049b8:	69fb      	ldr	r3, [r7, #28]
 80049ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049be:	f043 0301 	orr.w	r3, r3, #1
 80049c2:	b2da      	uxtb	r2, r3
 80049c4:	69fb      	ldr	r3, [r7, #28]
 80049c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80049ca:	68fa      	ldr	r2, [r7, #12]
 80049cc:	69fb      	ldr	r3, [r7, #28]
 80049ce:	699b      	ldr	r3, [r3, #24]
 80049d0:	18d1      	adds	r1, r2, r3
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	69ba      	ldr	r2, [r7, #24]
 80049d6:	69f8      	ldr	r0, [r7, #28]
 80049d8:	f7ff ff7a 	bl	80048d0 <prvInsertTimerInActiveList>
 80049dc:	4603      	mov	r3, r0
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d063      	beq.n	8004aaa <prvProcessReceivedCommands+0x156>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80049e2:	69fb      	ldr	r3, [r7, #28]
 80049e4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80049e8:	f003 0304 	and.w	r3, r3, #4
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d009      	beq.n	8004a04 <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80049f0:	68fa      	ldr	r2, [r7, #12]
 80049f2:	69fb      	ldr	r3, [r7, #28]
 80049f4:	699b      	ldr	r3, [r3, #24]
 80049f6:	4413      	add	r3, r2
 80049f8:	69ba      	ldr	r2, [r7, #24]
 80049fa:	4619      	mov	r1, r3
 80049fc:	69f8      	ldr	r0, [r7, #28]
 80049fe:	f7ff fe71 	bl	80046e4 <prvReloadTimer>
 8004a02:	e008      	b.n	8004a16 <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004a04:	69fb      	ldr	r3, [r7, #28]
 8004a06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a0a:	f023 0301 	bic.w	r3, r3, #1
 8004a0e:	b2da      	uxtb	r2, r3
 8004a10:	69fb      	ldr	r3, [r7, #28]
 8004a12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004a16:	69fb      	ldr	r3, [r7, #28]
 8004a18:	6a1b      	ldr	r3, [r3, #32]
 8004a1a:	69f8      	ldr	r0, [r7, #28]
 8004a1c:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8004a1e:	e044      	b.n	8004aaa <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a26:	f023 0301 	bic.w	r3, r3, #1
 8004a2a:	b2da      	uxtb	r2, r3
 8004a2c:	69fb      	ldr	r3, [r7, #28]
 8004a2e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8004a32:	e03a      	b.n	8004aaa <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004a34:	69fb      	ldr	r3, [r7, #28]
 8004a36:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a3a:	f043 0301 	orr.w	r3, r3, #1
 8004a3e:	b2da      	uxtb	r2, r3
 8004a40:	69fb      	ldr	r3, [r7, #28]
 8004a42:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004a46:	68fa      	ldr	r2, [r7, #12]
 8004a48:	69fb      	ldr	r3, [r7, #28]
 8004a4a:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004a4c:	69fb      	ldr	r3, [r7, #28]
 8004a4e:	699b      	ldr	r3, [r3, #24]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d10a      	bne.n	8004a6a <prvProcessReceivedCommands+0x116>
        __asm volatile
 8004a54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a58:	f383 8811 	msr	BASEPRI, r3
 8004a5c:	f3bf 8f6f 	isb	sy
 8004a60:	f3bf 8f4f 	dsb	sy
 8004a64:	617b      	str	r3, [r7, #20]
    }
 8004a66:	bf00      	nop
 8004a68:	e7fe      	b.n	8004a68 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004a6a:	69fb      	ldr	r3, [r7, #28]
 8004a6c:	699a      	ldr	r2, [r3, #24]
 8004a6e:	69bb      	ldr	r3, [r7, #24]
 8004a70:	18d1      	adds	r1, r2, r3
 8004a72:	69bb      	ldr	r3, [r7, #24]
 8004a74:	69ba      	ldr	r2, [r7, #24]
 8004a76:	69f8      	ldr	r0, [r7, #28]
 8004a78:	f7ff ff2a 	bl	80048d0 <prvInsertTimerInActiveList>
                        break;
 8004a7c:	e015      	b.n	8004aaa <prvProcessReceivedCommands+0x156>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004a7e:	69fb      	ldr	r3, [r7, #28]
 8004a80:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a84:	f003 0302 	and.w	r3, r3, #2
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d103      	bne.n	8004a94 <prvProcessReceivedCommands+0x140>
                            {
                                vPortFree( pxTimer );
 8004a8c:	69f8      	ldr	r0, [r7, #28]
 8004a8e:	f7fd f8b3 	bl	8001bf8 <vPortFree>
 8004a92:	e00a      	b.n	8004aaa <prvProcessReceivedCommands+0x156>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8004a94:	69fb      	ldr	r3, [r7, #28]
 8004a96:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a9a:	f023 0301 	bic.w	r3, r3, #1
 8004a9e:	b2da      	uxtb	r2, r3
 8004aa0:	69fb      	ldr	r3, [r7, #28]
 8004aa2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8004aa6:	e000      	b.n	8004aaa <prvProcessReceivedCommands+0x156>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8004aa8:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004aaa:	4b08      	ldr	r3, [pc, #32]	; (8004acc <prvProcessReceivedCommands+0x178>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f107 0108 	add.w	r1, r7, #8
 8004ab2:	2200      	movs	r2, #0
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f7fe fa9b 	bl	8002ff0 <xQueueReceive>
 8004aba:	4603      	mov	r3, r0
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	f47f af4d 	bne.w	800495c <prvProcessReceivedCommands+0x8>
        }
    }
 8004ac2:	bf00      	nop
 8004ac4:	bf00      	nop
 8004ac6:	3720      	adds	r7, #32
 8004ac8:	46bd      	mov	sp, r7
 8004aca:	bd80      	pop	{r7, pc}
 8004acc:	20013070 	.word	0x20013070

08004ad0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004ad0:	b580      	push	{r7, lr}
 8004ad2:	b082      	sub	sp, #8
 8004ad4:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004ad6:	e009      	b.n	8004aec <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004ad8:	4b0e      	ldr	r3, [pc, #56]	; (8004b14 <prvSwitchTimerLists+0x44>)
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	68db      	ldr	r3, [r3, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8004ae2:	f04f 31ff 	mov.w	r1, #4294967295
 8004ae6:	6838      	ldr	r0, [r7, #0]
 8004ae8:	f7ff fe1e 	bl	8004728 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004aec:	4b09      	ldr	r3, [pc, #36]	; (8004b14 <prvSwitchTimerLists+0x44>)
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d1f0      	bne.n	8004ad8 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8004af6:	4b07      	ldr	r3, [pc, #28]	; (8004b14 <prvSwitchTimerLists+0x44>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8004afc:	4b06      	ldr	r3, [pc, #24]	; (8004b18 <prvSwitchTimerLists+0x48>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a04      	ldr	r2, [pc, #16]	; (8004b14 <prvSwitchTimerLists+0x44>)
 8004b02:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8004b04:	4a04      	ldr	r2, [pc, #16]	; (8004b18 <prvSwitchTimerLists+0x48>)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	6013      	str	r3, [r2, #0]
    }
 8004b0a:	bf00      	nop
 8004b0c:	3708      	adds	r7, #8
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	bd80      	pop	{r7, pc}
 8004b12:	bf00      	nop
 8004b14:	20013068 	.word	0x20013068
 8004b18:	2001306c 	.word	0x2001306c

08004b1c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8004b20:	f7fe f882 	bl	8002c28 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004b24:	4b12      	ldr	r3, [pc, #72]	; (8004b70 <prvCheckForValidListAndQueue+0x54>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d11d      	bne.n	8004b68 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8004b2c:	4811      	ldr	r0, [pc, #68]	; (8004b74 <prvCheckForValidListAndQueue+0x58>)
 8004b2e:	f7fd faf1 	bl	8002114 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8004b32:	4811      	ldr	r0, [pc, #68]	; (8004b78 <prvCheckForValidListAndQueue+0x5c>)
 8004b34:	f7fd faee 	bl	8002114 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004b38:	4b10      	ldr	r3, [pc, #64]	; (8004b7c <prvCheckForValidListAndQueue+0x60>)
 8004b3a:	4a0e      	ldr	r2, [pc, #56]	; (8004b74 <prvCheckForValidListAndQueue+0x58>)
 8004b3c:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8004b3e:	4b10      	ldr	r3, [pc, #64]	; (8004b80 <prvCheckForValidListAndQueue+0x64>)
 8004b40:	4a0d      	ldr	r2, [pc, #52]	; (8004b78 <prvCheckForValidListAndQueue+0x5c>)
 8004b42:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004b44:	2200      	movs	r2, #0
 8004b46:	210c      	movs	r1, #12
 8004b48:	200a      	movs	r0, #10
 8004b4a:	f7fe f9df 	bl	8002f0c <xQueueGenericCreate>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	4a07      	ldr	r2, [pc, #28]	; (8004b70 <prvCheckForValidListAndQueue+0x54>)
 8004b52:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 8004b54:	4b06      	ldr	r3, [pc, #24]	; (8004b70 <prvCheckForValidListAndQueue+0x54>)
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d005      	beq.n	8004b68 <prvCheckForValidListAndQueue+0x4c>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004b5c:	4b04      	ldr	r3, [pc, #16]	; (8004b70 <prvCheckForValidListAndQueue+0x54>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4908      	ldr	r1, [pc, #32]	; (8004b84 <prvCheckForValidListAndQueue+0x68>)
 8004b62:	4618      	mov	r0, r3
 8004b64:	f7fe fbb2 	bl	80032cc <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004b68:	f7fe f88e 	bl	8002c88 <vPortExitCritical>
    }
 8004b6c:	bf00      	nop
 8004b6e:	bd80      	pop	{r7, pc}
 8004b70:	20013070 	.word	0x20013070
 8004b74:	20013040 	.word	0x20013040
 8004b78:	20013054 	.word	0x20013054
 8004b7c:	20013068 	.word	0x20013068
 8004b80:	2001306c 	.word	0x2001306c
 8004b84:	08007f90 	.word	0x08007f90

08004b88 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004b88:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004bc0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004b8c:	480d      	ldr	r0, [pc, #52]	; (8004bc4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004b8e:	490e      	ldr	r1, [pc, #56]	; (8004bc8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004b90:	4a0e      	ldr	r2, [pc, #56]	; (8004bcc <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004b92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004b94:	e002      	b.n	8004b9c <LoopCopyDataInit>

08004b96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004b96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004b98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004b9a:	3304      	adds	r3, #4

08004b9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004b9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004b9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004ba0:	d3f9      	bcc.n	8004b96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004ba2:	4a0b      	ldr	r2, [pc, #44]	; (8004bd0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004ba4:	4c0b      	ldr	r4, [pc, #44]	; (8004bd4 <LoopFillZerobss+0x26>)
  movs r3, #0
 8004ba6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004ba8:	e001      	b.n	8004bae <LoopFillZerobss>

08004baa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004baa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004bac:	3204      	adds	r2, #4

08004bae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004bae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004bb0:	d3fb      	bcc.n	8004baa <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004bb2:	f7fe fcff 	bl	80035b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004bb6:	f002 fc9d 	bl	80074f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004bba:	f7fd fddb 	bl	8002774 <main>
  bx  lr    
 8004bbe:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004bc0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004bc4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004bc8:	200000f4 	.word	0x200000f4
  ldr r2, =_sidata
 8004bcc:	08008008 	.word	0x08008008
  ldr r2, =_sbss
 8004bd0:	200000f4 	.word	0x200000f4
  ldr r4, =_ebss
 8004bd4:	20013090 	.word	0x20013090

08004bd8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004bd8:	e7fe      	b.n	8004bd8 <ADC_IRQHandler>
	...

08004bdc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004be0:	4b0e      	ldr	r3, [pc, #56]	; (8004c1c <HAL_Init+0x40>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	4a0d      	ldr	r2, [pc, #52]	; (8004c1c <HAL_Init+0x40>)
 8004be6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004bea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004bec:	4b0b      	ldr	r3, [pc, #44]	; (8004c1c <HAL_Init+0x40>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a0a      	ldr	r2, [pc, #40]	; (8004c1c <HAL_Init+0x40>)
 8004bf2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004bf6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004bf8:	4b08      	ldr	r3, [pc, #32]	; (8004c1c <HAL_Init+0x40>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	4a07      	ldr	r2, [pc, #28]	; (8004c1c <HAL_Init+0x40>)
 8004bfe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c02:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004c04:	2003      	movs	r0, #3
 8004c06:	f000 fcfc 	bl	8005602 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004c0a:	200f      	movs	r0, #15
 8004c0c:	f7fe fc08 	bl	8003420 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004c10:	f7fe fbde 	bl	80033d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004c14:	2300      	movs	r3, #0
}
 8004c16:	4618      	mov	r0, r3
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	40023c00 	.word	0x40023c00

08004c20 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004c20:	b480      	push	{r7}
 8004c22:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004c24:	4b06      	ldr	r3, [pc, #24]	; (8004c40 <HAL_IncTick+0x20>)
 8004c26:	781b      	ldrb	r3, [r3, #0]
 8004c28:	461a      	mov	r2, r3
 8004c2a:	4b06      	ldr	r3, [pc, #24]	; (8004c44 <HAL_IncTick+0x24>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4413      	add	r3, r2
 8004c30:	4a04      	ldr	r2, [pc, #16]	; (8004c44 <HAL_IncTick+0x24>)
 8004c32:	6013      	str	r3, [r2, #0]
}
 8004c34:	bf00      	nop
 8004c36:	46bd      	mov	sp, r7
 8004c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3c:	4770      	bx	lr
 8004c3e:	bf00      	nop
 8004c40:	2000008c 	.word	0x2000008c
 8004c44:	2001307c 	.word	0x2001307c

08004c48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004c48:	b480      	push	{r7}
 8004c4a:	af00      	add	r7, sp, #0
  return uwTick;
 8004c4c:	4b03      	ldr	r3, [pc, #12]	; (8004c5c <HAL_GetTick+0x14>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	46bd      	mov	sp, r7
 8004c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c58:	4770      	bx	lr
 8004c5a:	bf00      	nop
 8004c5c:	2001307c 	.word	0x2001307c

08004c60 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b084      	sub	sp, #16
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004c68:	f7ff ffee 	bl	8004c48 <HAL_GetTick>
 8004c6c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c78:	d005      	beq.n	8004c86 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004c7a:	4b0a      	ldr	r3, [pc, #40]	; (8004ca4 <HAL_Delay+0x44>)
 8004c7c:	781b      	ldrb	r3, [r3, #0]
 8004c7e:	461a      	mov	r2, r3
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	4413      	add	r3, r2
 8004c84:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004c86:	bf00      	nop
 8004c88:	f7ff ffde 	bl	8004c48 <HAL_GetTick>
 8004c8c:	4602      	mov	r2, r0
 8004c8e:	68bb      	ldr	r3, [r7, #8]
 8004c90:	1ad3      	subs	r3, r2, r3
 8004c92:	68fa      	ldr	r2, [r7, #12]
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d8f7      	bhi.n	8004c88 <HAL_Delay+0x28>
  {
  }
}
 8004c98:	bf00      	nop
 8004c9a:	bf00      	nop
 8004c9c:	3710      	adds	r7, #16
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
 8004ca2:	bf00      	nop
 8004ca4:	2000008c 	.word	0x2000008c

08004ca8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d101      	bne.n	8004cbe <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004cba:	2301      	movs	r3, #1
 8004cbc:	e033      	b.n	8004d26 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d109      	bne.n	8004cda <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004cc6:	6878      	ldr	r0, [r7, #4]
 8004cc8:	f7fc fdbe 	bl	8001848 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2200      	movs	r2, #0
 8004cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cde:	f003 0310 	and.w	r3, r3, #16
 8004ce2:	2b00      	cmp	r3, #0
 8004ce4:	d118      	bne.n	8004d18 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004cea:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004cee:	f023 0302 	bic.w	r3, r3, #2
 8004cf2:	f043 0202 	orr.w	r2, r3, #2
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8004cfa:	6878      	ldr	r0, [r7, #4]
 8004cfc:	f000 fad8 	bl	80052b0 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2200      	movs	r2, #0
 8004d04:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d0a:	f023 0303 	bic.w	r3, r3, #3
 8004d0e:	f043 0201 	orr.w	r2, r3, #1
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	641a      	str	r2, [r3, #64]	; 0x40
 8004d16:	e001      	b.n	8004d1c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	2200      	movs	r2, #0
 8004d20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004d24:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d26:	4618      	mov	r0, r3
 8004d28:	3710      	adds	r7, #16
 8004d2a:	46bd      	mov	sp, r7
 8004d2c:	bd80      	pop	{r7, pc}
	...

08004d30 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b085      	sub	sp, #20
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8004d38:	2300      	movs	r3, #0
 8004d3a:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d42:	2b01      	cmp	r3, #1
 8004d44:	d101      	bne.n	8004d4a <HAL_ADC_Start+0x1a>
 8004d46:	2302      	movs	r3, #2
 8004d48:	e0b2      	b.n	8004eb0 <HAL_ADC_Start+0x180>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	689b      	ldr	r3, [r3, #8]
 8004d58:	f003 0301 	and.w	r3, r3, #1
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d018      	beq.n	8004d92 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	689a      	ldr	r2, [r3, #8]
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f042 0201 	orr.w	r2, r2, #1
 8004d6e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004d70:	4b52      	ldr	r3, [pc, #328]	; (8004ebc <HAL_ADC_Start+0x18c>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a52      	ldr	r2, [pc, #328]	; (8004ec0 <HAL_ADC_Start+0x190>)
 8004d76:	fba2 2303 	umull	r2, r3, r2, r3
 8004d7a:	0c9a      	lsrs	r2, r3, #18
 8004d7c:	4613      	mov	r3, r2
 8004d7e:	005b      	lsls	r3, r3, #1
 8004d80:	4413      	add	r3, r2
 8004d82:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004d84:	e002      	b.n	8004d8c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	3b01      	subs	r3, #1
 8004d8a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8004d8c:	68bb      	ldr	r3, [r7, #8]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d1f9      	bne.n	8004d86 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	689b      	ldr	r3, [r3, #8]
 8004d98:	f003 0301 	and.w	r3, r3, #1
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d17a      	bne.n	8004e96 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004da4:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004da8:	f023 0301 	bic.w	r3, r3, #1
 8004dac:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d007      	beq.n	8004dd2 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dc6:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8004dca:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dd6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004dda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dde:	d106      	bne.n	8004dee <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004de4:	f023 0206 	bic.w	r2, r3, #6
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	645a      	str	r2, [r3, #68]	; 0x44
 8004dec:	e002      	b.n	8004df4 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2200      	movs	r2, #0
 8004df8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8004dfc:	4b31      	ldr	r3, [pc, #196]	; (8004ec4 <HAL_ADC_Start+0x194>)
 8004dfe:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8004e08:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	685b      	ldr	r3, [r3, #4]
 8004e0e:	f003 031f 	and.w	r3, r3, #31
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d12a      	bne.n	8004e6c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a2b      	ldr	r2, [pc, #172]	; (8004ec8 <HAL_ADC_Start+0x198>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d015      	beq.n	8004e4c <HAL_ADC_Start+0x11c>
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a29      	ldr	r2, [pc, #164]	; (8004ecc <HAL_ADC_Start+0x19c>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d105      	bne.n	8004e36 <HAL_ADC_Start+0x106>
 8004e2a:	4b26      	ldr	r3, [pc, #152]	; (8004ec4 <HAL_ADC_Start+0x194>)
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	f003 031f 	and.w	r3, r3, #31
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d00a      	beq.n	8004e4c <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4a25      	ldr	r2, [pc, #148]	; (8004ed0 <HAL_ADC_Start+0x1a0>)
 8004e3c:	4293      	cmp	r3, r2
 8004e3e:	d136      	bne.n	8004eae <HAL_ADC_Start+0x17e>
 8004e40:	4b20      	ldr	r3, [pc, #128]	; (8004ec4 <HAL_ADC_Start+0x194>)
 8004e42:	685b      	ldr	r3, [r3, #4]
 8004e44:	f003 0310 	and.w	r3, r3, #16
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d130      	bne.n	8004eae <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d129      	bne.n	8004eae <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	689a      	ldr	r2, [r3, #8]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004e68:	609a      	str	r2, [r3, #8]
 8004e6a:	e020      	b.n	8004eae <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	4a15      	ldr	r2, [pc, #84]	; (8004ec8 <HAL_ADC_Start+0x198>)
 8004e72:	4293      	cmp	r3, r2
 8004e74:	d11b      	bne.n	8004eae <HAL_ADC_Start+0x17e>
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	689b      	ldr	r3, [r3, #8]
 8004e7c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d114      	bne.n	8004eae <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	689a      	ldr	r2, [r3, #8]
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8004e92:	609a      	str	r2, [r3, #8]
 8004e94:	e00b      	b.n	8004eae <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e9a:	f043 0210 	orr.w	r2, r3, #16
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ea6:	f043 0201 	orr.w	r2, r3, #1
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8004eae:	2300      	movs	r3, #0
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3714      	adds	r7, #20
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr
 8004ebc:	20000080 	.word	0x20000080
 8004ec0:	431bde83 	.word	0x431bde83
 8004ec4:	40012300 	.word	0x40012300
 8004ec8:	40012000 	.word	0x40012000
 8004ecc:	40012100 	.word	0x40012100
 8004ed0:	40012200 	.word	0x40012200

08004ed4 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8004ed4:	b480      	push	{r7}
 8004ed6:	b083      	sub	sp, #12
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ee2:	2b01      	cmp	r3, #1
 8004ee4:	d101      	bne.n	8004eea <HAL_ADC_Stop+0x16>
 8004ee6:	2302      	movs	r3, #2
 8004ee8:	e021      	b.n	8004f2e <HAL_ADC_Stop+0x5a>
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	2201      	movs	r2, #1
 8004eee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	689a      	ldr	r2, [r3, #8]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f022 0201 	bic.w	r2, r2, #1
 8004f00:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	689b      	ldr	r3, [r3, #8]
 8004f08:	f003 0301 	and.w	r3, r3, #1
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d109      	bne.n	8004f24 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f14:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004f18:	f023 0301 	bic.w	r3, r3, #1
 8004f1c:	f043 0201 	orr.w	r2, r3, #1
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2200      	movs	r2, #0
 8004f28:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004f2c:	2300      	movs	r3, #0
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	370c      	adds	r7, #12
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr

08004f3a <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8004f3a:	b580      	push	{r7, lr}
 8004f3c:	b084      	sub	sp, #16
 8004f3e:	af00      	add	r7, sp, #0
 8004f40:	6078      	str	r0, [r7, #4]
 8004f42:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8004f44:	2300      	movs	r3, #0
 8004f46:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	689b      	ldr	r3, [r3, #8]
 8004f4e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f52:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f56:	d113      	bne.n	8004f80 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8004f62:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f66:	d10b      	bne.n	8004f80 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f6c:	f043 0220 	orr.w	r2, r3, #32
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	2200      	movs	r2, #0
 8004f78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	e063      	b.n	8005048 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8004f80:	f7ff fe62 	bl	8004c48 <HAL_GetTick>
 8004f84:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004f86:	e021      	b.n	8004fcc <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f8e:	d01d      	beq.n	8004fcc <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d007      	beq.n	8004fa6 <HAL_ADC_PollForConversion+0x6c>
 8004f96:	f7ff fe57 	bl	8004c48 <HAL_GetTick>
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	1ad3      	subs	r3, r2, r3
 8004fa0:	683a      	ldr	r2, [r7, #0]
 8004fa2:	429a      	cmp	r2, r3
 8004fa4:	d212      	bcs.n	8004fcc <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0302 	and.w	r3, r3, #2
 8004fb0:	2b02      	cmp	r3, #2
 8004fb2:	d00b      	beq.n	8004fcc <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb8:	f043 0204 	orr.w	r2, r3, #4
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8004fc8:	2303      	movs	r3, #3
 8004fca:	e03d      	b.n	8005048 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	f003 0302 	and.w	r3, r3, #2
 8004fd6:	2b02      	cmp	r3, #2
 8004fd8:	d1d6      	bne.n	8004f88 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	f06f 0212 	mvn.w	r2, #18
 8004fe2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe8:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	689b      	ldr	r3, [r3, #8]
 8004ff6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d123      	bne.n	8005046 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005002:	2b00      	cmp	r3, #0
 8005004:	d11f      	bne.n	8005046 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800500c:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005010:	2b00      	cmp	r3, #0
 8005012:	d006      	beq.n	8005022 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	689b      	ldr	r3, [r3, #8]
 800501a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800501e:	2b00      	cmp	r3, #0
 8005020:	d111      	bne.n	8005046 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005026:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005032:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005036:	2b00      	cmp	r3, #0
 8005038:	d105      	bne.n	8005046 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800503e:	f043 0201 	orr.w	r2, r3, #1
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8005046:	2300      	movs	r3, #0
}
 8005048:	4618      	mov	r0, r3
 800504a:	3710      	adds	r7, #16
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}

08005050 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8005050:	b480      	push	{r7}
 8005052:	b083      	sub	sp, #12
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 800505e:	4618      	mov	r0, r3
 8005060:	370c      	adds	r7, #12
 8005062:	46bd      	mov	sp, r7
 8005064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005068:	4770      	bx	lr
	...

0800506c <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800506c:	b480      	push	{r7}
 800506e:	b085      	sub	sp, #20
 8005070:	af00      	add	r7, sp, #0
 8005072:	6078      	str	r0, [r7, #4]
 8005074:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005076:	2300      	movs	r3, #0
 8005078:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005080:	2b01      	cmp	r3, #1
 8005082:	d101      	bne.n	8005088 <HAL_ADC_ConfigChannel+0x1c>
 8005084:	2302      	movs	r3, #2
 8005086:	e105      	b.n	8005294 <HAL_ADC_ConfigChannel+0x228>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2201      	movs	r2, #1
 800508c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	2b09      	cmp	r3, #9
 8005096:	d925      	bls.n	80050e4 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	68d9      	ldr	r1, [r3, #12]
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	b29b      	uxth	r3, r3
 80050a4:	461a      	mov	r2, r3
 80050a6:	4613      	mov	r3, r2
 80050a8:	005b      	lsls	r3, r3, #1
 80050aa:	4413      	add	r3, r2
 80050ac:	3b1e      	subs	r3, #30
 80050ae:	2207      	movs	r2, #7
 80050b0:	fa02 f303 	lsl.w	r3, r2, r3
 80050b4:	43da      	mvns	r2, r3
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	400a      	ands	r2, r1
 80050bc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	68d9      	ldr	r1, [r3, #12]
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	689a      	ldr	r2, [r3, #8]
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	b29b      	uxth	r3, r3
 80050ce:	4618      	mov	r0, r3
 80050d0:	4603      	mov	r3, r0
 80050d2:	005b      	lsls	r3, r3, #1
 80050d4:	4403      	add	r3, r0
 80050d6:	3b1e      	subs	r3, #30
 80050d8:	409a      	lsls	r2, r3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	430a      	orrs	r2, r1
 80050e0:	60da      	str	r2, [r3, #12]
 80050e2:	e022      	b.n	800512a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	6919      	ldr	r1, [r3, #16]
 80050ea:	683b      	ldr	r3, [r7, #0]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	b29b      	uxth	r3, r3
 80050f0:	461a      	mov	r2, r3
 80050f2:	4613      	mov	r3, r2
 80050f4:	005b      	lsls	r3, r3, #1
 80050f6:	4413      	add	r3, r2
 80050f8:	2207      	movs	r2, #7
 80050fa:	fa02 f303 	lsl.w	r3, r2, r3
 80050fe:	43da      	mvns	r2, r3
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	400a      	ands	r2, r1
 8005106:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	6919      	ldr	r1, [r3, #16]
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	689a      	ldr	r2, [r3, #8]
 8005112:	683b      	ldr	r3, [r7, #0]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	b29b      	uxth	r3, r3
 8005118:	4618      	mov	r0, r3
 800511a:	4603      	mov	r3, r0
 800511c:	005b      	lsls	r3, r3, #1
 800511e:	4403      	add	r3, r0
 8005120:	409a      	lsls	r2, r3
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	430a      	orrs	r2, r1
 8005128:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800512a:	683b      	ldr	r3, [r7, #0]
 800512c:	685b      	ldr	r3, [r3, #4]
 800512e:	2b06      	cmp	r3, #6
 8005130:	d824      	bhi.n	800517c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	685a      	ldr	r2, [r3, #4]
 800513c:	4613      	mov	r3, r2
 800513e:	009b      	lsls	r3, r3, #2
 8005140:	4413      	add	r3, r2
 8005142:	3b05      	subs	r3, #5
 8005144:	221f      	movs	r2, #31
 8005146:	fa02 f303 	lsl.w	r3, r2, r3
 800514a:	43da      	mvns	r2, r3
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	400a      	ands	r2, r1
 8005152:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800515a:	683b      	ldr	r3, [r7, #0]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	b29b      	uxth	r3, r3
 8005160:	4618      	mov	r0, r3
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	685a      	ldr	r2, [r3, #4]
 8005166:	4613      	mov	r3, r2
 8005168:	009b      	lsls	r3, r3, #2
 800516a:	4413      	add	r3, r2
 800516c:	3b05      	subs	r3, #5
 800516e:	fa00 f203 	lsl.w	r2, r0, r3
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	430a      	orrs	r2, r1
 8005178:	635a      	str	r2, [r3, #52]	; 0x34
 800517a:	e04c      	b.n	8005216 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	2b0c      	cmp	r3, #12
 8005182:	d824      	bhi.n	80051ce <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	685a      	ldr	r2, [r3, #4]
 800518e:	4613      	mov	r3, r2
 8005190:	009b      	lsls	r3, r3, #2
 8005192:	4413      	add	r3, r2
 8005194:	3b23      	subs	r3, #35	; 0x23
 8005196:	221f      	movs	r2, #31
 8005198:	fa02 f303 	lsl.w	r3, r2, r3
 800519c:	43da      	mvns	r2, r3
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	400a      	ands	r2, r1
 80051a4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	b29b      	uxth	r3, r3
 80051b2:	4618      	mov	r0, r3
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	685a      	ldr	r2, [r3, #4]
 80051b8:	4613      	mov	r3, r2
 80051ba:	009b      	lsls	r3, r3, #2
 80051bc:	4413      	add	r3, r2
 80051be:	3b23      	subs	r3, #35	; 0x23
 80051c0:	fa00 f203 	lsl.w	r2, r0, r3
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	430a      	orrs	r2, r1
 80051ca:	631a      	str	r2, [r3, #48]	; 0x30
 80051cc:	e023      	b.n	8005216 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80051d4:	683b      	ldr	r3, [r7, #0]
 80051d6:	685a      	ldr	r2, [r3, #4]
 80051d8:	4613      	mov	r3, r2
 80051da:	009b      	lsls	r3, r3, #2
 80051dc:	4413      	add	r3, r2
 80051de:	3b41      	subs	r3, #65	; 0x41
 80051e0:	221f      	movs	r2, #31
 80051e2:	fa02 f303 	lsl.w	r3, r2, r3
 80051e6:	43da      	mvns	r2, r3
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	400a      	ands	r2, r1
 80051ee:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80051f6:	683b      	ldr	r3, [r7, #0]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	b29b      	uxth	r3, r3
 80051fc:	4618      	mov	r0, r3
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	685a      	ldr	r2, [r3, #4]
 8005202:	4613      	mov	r3, r2
 8005204:	009b      	lsls	r3, r3, #2
 8005206:	4413      	add	r3, r2
 8005208:	3b41      	subs	r3, #65	; 0x41
 800520a:	fa00 f203 	lsl.w	r2, r0, r3
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	430a      	orrs	r2, r1
 8005214:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005216:	4b22      	ldr	r3, [pc, #136]	; (80052a0 <HAL_ADC_ConfigChannel+0x234>)
 8005218:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4a21      	ldr	r2, [pc, #132]	; (80052a4 <HAL_ADC_ConfigChannel+0x238>)
 8005220:	4293      	cmp	r3, r2
 8005222:	d109      	bne.n	8005238 <HAL_ADC_ConfigChannel+0x1cc>
 8005224:	683b      	ldr	r3, [r7, #0]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	2b12      	cmp	r3, #18
 800522a:	d105      	bne.n	8005238 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4a19      	ldr	r2, [pc, #100]	; (80052a4 <HAL_ADC_ConfigChannel+0x238>)
 800523e:	4293      	cmp	r3, r2
 8005240:	d123      	bne.n	800528a <HAL_ADC_ConfigChannel+0x21e>
 8005242:	683b      	ldr	r3, [r7, #0]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	2b10      	cmp	r3, #16
 8005248:	d003      	beq.n	8005252 <HAL_ADC_ConfigChannel+0x1e6>
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	2b11      	cmp	r3, #17
 8005250:	d11b      	bne.n	800528a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	2b10      	cmp	r3, #16
 8005264:	d111      	bne.n	800528a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8005266:	4b10      	ldr	r3, [pc, #64]	; (80052a8 <HAL_ADC_ConfigChannel+0x23c>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a10      	ldr	r2, [pc, #64]	; (80052ac <HAL_ADC_ConfigChannel+0x240>)
 800526c:	fba2 2303 	umull	r2, r3, r2, r3
 8005270:	0c9a      	lsrs	r2, r3, #18
 8005272:	4613      	mov	r3, r2
 8005274:	009b      	lsls	r3, r3, #2
 8005276:	4413      	add	r3, r2
 8005278:	005b      	lsls	r3, r3, #1
 800527a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800527c:	e002      	b.n	8005284 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	3b01      	subs	r3, #1
 8005282:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	2b00      	cmp	r3, #0
 8005288:	d1f9      	bne.n	800527e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2200      	movs	r2, #0
 800528e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005292:	2300      	movs	r3, #0
}
 8005294:	4618      	mov	r0, r3
 8005296:	3714      	adds	r7, #20
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr
 80052a0:	40012300 	.word	0x40012300
 80052a4:	40012000 	.word	0x40012000
 80052a8:	20000080 	.word	0x20000080
 80052ac:	431bde83 	.word	0x431bde83

080052b0 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b085      	sub	sp, #20
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80052b8:	4b79      	ldr	r3, [pc, #484]	; (80054a0 <ADC_Init+0x1f0>)
 80052ba:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80052bc:	68fb      	ldr	r3, [r7, #12]
 80052be:	685b      	ldr	r3, [r3, #4]
 80052c0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	685a      	ldr	r2, [r3, #4]
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	431a      	orrs	r2, r3
 80052d2:	68fb      	ldr	r3, [r7, #12]
 80052d4:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	685a      	ldr	r2, [r3, #4]
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80052e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	6859      	ldr	r1, [r3, #4]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	691b      	ldr	r3, [r3, #16]
 80052f0:	021a      	lsls	r2, r3, #8
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	430a      	orrs	r2, r1
 80052f8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	685a      	ldr	r2, [r3, #4]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8005308:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	6859      	ldr	r1, [r3, #4]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	689a      	ldr	r2, [r3, #8]
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	430a      	orrs	r2, r1
 800531a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	689a      	ldr	r2, [r3, #8]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800532a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	6899      	ldr	r1, [r3, #8]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	68da      	ldr	r2, [r3, #12]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	430a      	orrs	r2, r1
 800533c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005342:	4a58      	ldr	r2, [pc, #352]	; (80054a4 <ADC_Init+0x1f4>)
 8005344:	4293      	cmp	r3, r2
 8005346:	d022      	beq.n	800538e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	689a      	ldr	r2, [r3, #8]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005356:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	6899      	ldr	r1, [r3, #8]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	430a      	orrs	r2, r1
 8005368:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	689a      	ldr	r2, [r3, #8]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005378:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	6899      	ldr	r1, [r3, #8]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	430a      	orrs	r2, r1
 800538a:	609a      	str	r2, [r3, #8]
 800538c:	e00f      	b.n	80053ae <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	689a      	ldr	r2, [r3, #8]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800539c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	689a      	ldr	r2, [r3, #8]
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80053ac:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	689a      	ldr	r2, [r3, #8]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f022 0202 	bic.w	r2, r2, #2
 80053bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	6899      	ldr	r1, [r3, #8]
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	7e1b      	ldrb	r3, [r3, #24]
 80053c8:	005a      	lsls	r2, r3, #1
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	430a      	orrs	r2, r1
 80053d0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80053d8:	2b00      	cmp	r3, #0
 80053da:	d01b      	beq.n	8005414 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	681b      	ldr	r3, [r3, #0]
 80053e0:	685a      	ldr	r2, [r3, #4]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80053ea:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	685a      	ldr	r2, [r3, #4]
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80053fa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	6859      	ldr	r1, [r3, #4]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005406:	3b01      	subs	r3, #1
 8005408:	035a      	lsls	r2, r3, #13
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	430a      	orrs	r2, r1
 8005410:	605a      	str	r2, [r3, #4]
 8005412:	e007      	b.n	8005424 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	685a      	ldr	r2, [r3, #4]
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005422:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8005432:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	69db      	ldr	r3, [r3, #28]
 800543e:	3b01      	subs	r3, #1
 8005440:	051a      	lsls	r2, r3, #20
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	430a      	orrs	r2, r1
 8005448:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	689a      	ldr	r2, [r3, #8]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005458:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	6899      	ldr	r1, [r3, #8]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8005466:	025a      	lsls	r2, r3, #9
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	430a      	orrs	r2, r1
 800546e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	689a      	ldr	r2, [r3, #8]
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800547e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	6899      	ldr	r1, [r3, #8]
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	695b      	ldr	r3, [r3, #20]
 800548a:	029a      	lsls	r2, r3, #10
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	430a      	orrs	r2, r1
 8005492:	609a      	str	r2, [r3, #8]
}
 8005494:	bf00      	nop
 8005496:	3714      	adds	r7, #20
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr
 80054a0:	40012300 	.word	0x40012300
 80054a4:	0f000001 	.word	0x0f000001

080054a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b085      	sub	sp, #20
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	f003 0307 	and.w	r3, r3, #7
 80054b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80054b8:	4b0c      	ldr	r3, [pc, #48]	; (80054ec <__NVIC_SetPriorityGrouping+0x44>)
 80054ba:	68db      	ldr	r3, [r3, #12]
 80054bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80054be:	68ba      	ldr	r2, [r7, #8]
 80054c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80054c4:	4013      	ands	r3, r2
 80054c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80054d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80054d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80054d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80054da:	4a04      	ldr	r2, [pc, #16]	; (80054ec <__NVIC_SetPriorityGrouping+0x44>)
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	60d3      	str	r3, [r2, #12]
}
 80054e0:	bf00      	nop
 80054e2:	3714      	adds	r7, #20
 80054e4:	46bd      	mov	sp, r7
 80054e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ea:	4770      	bx	lr
 80054ec:	e000ed00 	.word	0xe000ed00

080054f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80054f0:	b480      	push	{r7}
 80054f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80054f4:	4b04      	ldr	r3, [pc, #16]	; (8005508 <__NVIC_GetPriorityGrouping+0x18>)
 80054f6:	68db      	ldr	r3, [r3, #12]
 80054f8:	0a1b      	lsrs	r3, r3, #8
 80054fa:	f003 0307 	and.w	r3, r3, #7
}
 80054fe:	4618      	mov	r0, r3
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr
 8005508:	e000ed00 	.word	0xe000ed00

0800550c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800550c:	b480      	push	{r7}
 800550e:	b083      	sub	sp, #12
 8005510:	af00      	add	r7, sp, #0
 8005512:	4603      	mov	r3, r0
 8005514:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005516:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800551a:	2b00      	cmp	r3, #0
 800551c:	db0b      	blt.n	8005536 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800551e:	79fb      	ldrb	r3, [r7, #7]
 8005520:	f003 021f 	and.w	r2, r3, #31
 8005524:	4907      	ldr	r1, [pc, #28]	; (8005544 <__NVIC_EnableIRQ+0x38>)
 8005526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800552a:	095b      	lsrs	r3, r3, #5
 800552c:	2001      	movs	r0, #1
 800552e:	fa00 f202 	lsl.w	r2, r0, r2
 8005532:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005536:	bf00      	nop
 8005538:	370c      	adds	r7, #12
 800553a:	46bd      	mov	sp, r7
 800553c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005540:	4770      	bx	lr
 8005542:	bf00      	nop
 8005544:	e000e100 	.word	0xe000e100

08005548 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005548:	b480      	push	{r7}
 800554a:	b083      	sub	sp, #12
 800554c:	af00      	add	r7, sp, #0
 800554e:	4603      	mov	r3, r0
 8005550:	6039      	str	r1, [r7, #0]
 8005552:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005554:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005558:	2b00      	cmp	r3, #0
 800555a:	db0a      	blt.n	8005572 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	b2da      	uxtb	r2, r3
 8005560:	490c      	ldr	r1, [pc, #48]	; (8005594 <__NVIC_SetPriority+0x4c>)
 8005562:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005566:	0112      	lsls	r2, r2, #4
 8005568:	b2d2      	uxtb	r2, r2
 800556a:	440b      	add	r3, r1
 800556c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005570:	e00a      	b.n	8005588 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005572:	683b      	ldr	r3, [r7, #0]
 8005574:	b2da      	uxtb	r2, r3
 8005576:	4908      	ldr	r1, [pc, #32]	; (8005598 <__NVIC_SetPriority+0x50>)
 8005578:	79fb      	ldrb	r3, [r7, #7]
 800557a:	f003 030f 	and.w	r3, r3, #15
 800557e:	3b04      	subs	r3, #4
 8005580:	0112      	lsls	r2, r2, #4
 8005582:	b2d2      	uxtb	r2, r2
 8005584:	440b      	add	r3, r1
 8005586:	761a      	strb	r2, [r3, #24]
}
 8005588:	bf00      	nop
 800558a:	370c      	adds	r7, #12
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr
 8005594:	e000e100 	.word	0xe000e100
 8005598:	e000ed00 	.word	0xe000ed00

0800559c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800559c:	b480      	push	{r7}
 800559e:	b089      	sub	sp, #36	; 0x24
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	60f8      	str	r0, [r7, #12]
 80055a4:	60b9      	str	r1, [r7, #8]
 80055a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	f003 0307 	and.w	r3, r3, #7
 80055ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80055b0:	69fb      	ldr	r3, [r7, #28]
 80055b2:	f1c3 0307 	rsb	r3, r3, #7
 80055b6:	2b04      	cmp	r3, #4
 80055b8:	bf28      	it	cs
 80055ba:	2304      	movcs	r3, #4
 80055bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80055be:	69fb      	ldr	r3, [r7, #28]
 80055c0:	3304      	adds	r3, #4
 80055c2:	2b06      	cmp	r3, #6
 80055c4:	d902      	bls.n	80055cc <NVIC_EncodePriority+0x30>
 80055c6:	69fb      	ldr	r3, [r7, #28]
 80055c8:	3b03      	subs	r3, #3
 80055ca:	e000      	b.n	80055ce <NVIC_EncodePriority+0x32>
 80055cc:	2300      	movs	r3, #0
 80055ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055d0:	f04f 32ff 	mov.w	r2, #4294967295
 80055d4:	69bb      	ldr	r3, [r7, #24]
 80055d6:	fa02 f303 	lsl.w	r3, r2, r3
 80055da:	43da      	mvns	r2, r3
 80055dc:	68bb      	ldr	r3, [r7, #8]
 80055de:	401a      	ands	r2, r3
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80055e4:	f04f 31ff 	mov.w	r1, #4294967295
 80055e8:	697b      	ldr	r3, [r7, #20]
 80055ea:	fa01 f303 	lsl.w	r3, r1, r3
 80055ee:	43d9      	mvns	r1, r3
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80055f4:	4313      	orrs	r3, r2
         );
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3724      	adds	r7, #36	; 0x24
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr

08005602 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005602:	b580      	push	{r7, lr}
 8005604:	b082      	sub	sp, #8
 8005606:	af00      	add	r7, sp, #0
 8005608:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f7ff ff4c 	bl	80054a8 <__NVIC_SetPriorityGrouping>
}
 8005610:	bf00      	nop
 8005612:	3708      	adds	r7, #8
 8005614:	46bd      	mov	sp, r7
 8005616:	bd80      	pop	{r7, pc}

08005618 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005618:	b580      	push	{r7, lr}
 800561a:	b086      	sub	sp, #24
 800561c:	af00      	add	r7, sp, #0
 800561e:	4603      	mov	r3, r0
 8005620:	60b9      	str	r1, [r7, #8]
 8005622:	607a      	str	r2, [r7, #4]
 8005624:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005626:	2300      	movs	r3, #0
 8005628:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800562a:	f7ff ff61 	bl	80054f0 <__NVIC_GetPriorityGrouping>
 800562e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005630:	687a      	ldr	r2, [r7, #4]
 8005632:	68b9      	ldr	r1, [r7, #8]
 8005634:	6978      	ldr	r0, [r7, #20]
 8005636:	f7ff ffb1 	bl	800559c <NVIC_EncodePriority>
 800563a:	4602      	mov	r2, r0
 800563c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005640:	4611      	mov	r1, r2
 8005642:	4618      	mov	r0, r3
 8005644:	f7ff ff80 	bl	8005548 <__NVIC_SetPriority>
}
 8005648:	bf00      	nop
 800564a:	3718      	adds	r7, #24
 800564c:	46bd      	mov	sp, r7
 800564e:	bd80      	pop	{r7, pc}

08005650 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005650:	b580      	push	{r7, lr}
 8005652:	b082      	sub	sp, #8
 8005654:	af00      	add	r7, sp, #0
 8005656:	4603      	mov	r3, r0
 8005658:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800565a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800565e:	4618      	mov	r0, r3
 8005660:	f7ff ff54 	bl	800550c <__NVIC_EnableIRQ>
}
 8005664:	bf00      	nop
 8005666:	3708      	adds	r7, #8
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}

0800566c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800566c:	b480      	push	{r7}
 800566e:	b089      	sub	sp, #36	; 0x24
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
 8005674:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005676:	2300      	movs	r3, #0
 8005678:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800567a:	2300      	movs	r3, #0
 800567c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800567e:	2300      	movs	r3, #0
 8005680:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005682:	2300      	movs	r3, #0
 8005684:	61fb      	str	r3, [r7, #28]
 8005686:	e16b      	b.n	8005960 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005688:	2201      	movs	r2, #1
 800568a:	69fb      	ldr	r3, [r7, #28]
 800568c:	fa02 f303 	lsl.w	r3, r2, r3
 8005690:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005692:	683b      	ldr	r3, [r7, #0]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	697a      	ldr	r2, [r7, #20]
 8005698:	4013      	ands	r3, r2
 800569a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800569c:	693a      	ldr	r2, [r7, #16]
 800569e:	697b      	ldr	r3, [r7, #20]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	f040 815a 	bne.w	800595a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	f003 0303 	and.w	r3, r3, #3
 80056ae:	2b01      	cmp	r3, #1
 80056b0:	d005      	beq.n	80056be <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	685b      	ldr	r3, [r3, #4]
 80056b6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80056ba:	2b02      	cmp	r3, #2
 80056bc:	d130      	bne.n	8005720 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	689b      	ldr	r3, [r3, #8]
 80056c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80056c4:	69fb      	ldr	r3, [r7, #28]
 80056c6:	005b      	lsls	r3, r3, #1
 80056c8:	2203      	movs	r2, #3
 80056ca:	fa02 f303 	lsl.w	r3, r2, r3
 80056ce:	43db      	mvns	r3, r3
 80056d0:	69ba      	ldr	r2, [r7, #24]
 80056d2:	4013      	ands	r3, r2
 80056d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	68da      	ldr	r2, [r3, #12]
 80056da:	69fb      	ldr	r3, [r7, #28]
 80056dc:	005b      	lsls	r3, r3, #1
 80056de:	fa02 f303 	lsl.w	r3, r2, r3
 80056e2:	69ba      	ldr	r2, [r7, #24]
 80056e4:	4313      	orrs	r3, r2
 80056e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	69ba      	ldr	r2, [r7, #24]
 80056ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80056f4:	2201      	movs	r2, #1
 80056f6:	69fb      	ldr	r3, [r7, #28]
 80056f8:	fa02 f303 	lsl.w	r3, r2, r3
 80056fc:	43db      	mvns	r3, r3
 80056fe:	69ba      	ldr	r2, [r7, #24]
 8005700:	4013      	ands	r3, r2
 8005702:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	091b      	lsrs	r3, r3, #4
 800570a:	f003 0201 	and.w	r2, r3, #1
 800570e:	69fb      	ldr	r3, [r7, #28]
 8005710:	fa02 f303 	lsl.w	r3, r2, r3
 8005714:	69ba      	ldr	r2, [r7, #24]
 8005716:	4313      	orrs	r3, r2
 8005718:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	69ba      	ldr	r2, [r7, #24]
 800571e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005720:	683b      	ldr	r3, [r7, #0]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	f003 0303 	and.w	r3, r3, #3
 8005728:	2b03      	cmp	r3, #3
 800572a:	d017      	beq.n	800575c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	68db      	ldr	r3, [r3, #12]
 8005730:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005732:	69fb      	ldr	r3, [r7, #28]
 8005734:	005b      	lsls	r3, r3, #1
 8005736:	2203      	movs	r2, #3
 8005738:	fa02 f303 	lsl.w	r3, r2, r3
 800573c:	43db      	mvns	r3, r3
 800573e:	69ba      	ldr	r2, [r7, #24]
 8005740:	4013      	ands	r3, r2
 8005742:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	689a      	ldr	r2, [r3, #8]
 8005748:	69fb      	ldr	r3, [r7, #28]
 800574a:	005b      	lsls	r3, r3, #1
 800574c:	fa02 f303 	lsl.w	r3, r2, r3
 8005750:	69ba      	ldr	r2, [r7, #24]
 8005752:	4313      	orrs	r3, r2
 8005754:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	69ba      	ldr	r2, [r7, #24]
 800575a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	f003 0303 	and.w	r3, r3, #3
 8005764:	2b02      	cmp	r3, #2
 8005766:	d123      	bne.n	80057b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005768:	69fb      	ldr	r3, [r7, #28]
 800576a:	08da      	lsrs	r2, r3, #3
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	3208      	adds	r2, #8
 8005770:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005774:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8005776:	69fb      	ldr	r3, [r7, #28]
 8005778:	f003 0307 	and.w	r3, r3, #7
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	220f      	movs	r2, #15
 8005780:	fa02 f303 	lsl.w	r3, r2, r3
 8005784:	43db      	mvns	r3, r3
 8005786:	69ba      	ldr	r2, [r7, #24]
 8005788:	4013      	ands	r3, r2
 800578a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	691a      	ldr	r2, [r3, #16]
 8005790:	69fb      	ldr	r3, [r7, #28]
 8005792:	f003 0307 	and.w	r3, r3, #7
 8005796:	009b      	lsls	r3, r3, #2
 8005798:	fa02 f303 	lsl.w	r3, r2, r3
 800579c:	69ba      	ldr	r2, [r7, #24]
 800579e:	4313      	orrs	r3, r2
 80057a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80057a2:	69fb      	ldr	r3, [r7, #28]
 80057a4:	08da      	lsrs	r2, r3, #3
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	3208      	adds	r2, #8
 80057aa:	69b9      	ldr	r1, [r7, #24]
 80057ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80057b6:	69fb      	ldr	r3, [r7, #28]
 80057b8:	005b      	lsls	r3, r3, #1
 80057ba:	2203      	movs	r2, #3
 80057bc:	fa02 f303 	lsl.w	r3, r2, r3
 80057c0:	43db      	mvns	r3, r3
 80057c2:	69ba      	ldr	r2, [r7, #24]
 80057c4:	4013      	ands	r3, r2
 80057c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80057c8:	683b      	ldr	r3, [r7, #0]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	f003 0203 	and.w	r2, r3, #3
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	005b      	lsls	r3, r3, #1
 80057d4:	fa02 f303 	lsl.w	r3, r2, r3
 80057d8:	69ba      	ldr	r2, [r7, #24]
 80057da:	4313      	orrs	r3, r2
 80057dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	69ba      	ldr	r2, [r7, #24]
 80057e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	f000 80b4 	beq.w	800595a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80057f2:	2300      	movs	r3, #0
 80057f4:	60fb      	str	r3, [r7, #12]
 80057f6:	4b60      	ldr	r3, [pc, #384]	; (8005978 <HAL_GPIO_Init+0x30c>)
 80057f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057fa:	4a5f      	ldr	r2, [pc, #380]	; (8005978 <HAL_GPIO_Init+0x30c>)
 80057fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005800:	6453      	str	r3, [r2, #68]	; 0x44
 8005802:	4b5d      	ldr	r3, [pc, #372]	; (8005978 <HAL_GPIO_Init+0x30c>)
 8005804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005806:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800580a:	60fb      	str	r3, [r7, #12]
 800580c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800580e:	4a5b      	ldr	r2, [pc, #364]	; (800597c <HAL_GPIO_Init+0x310>)
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	089b      	lsrs	r3, r3, #2
 8005814:	3302      	adds	r3, #2
 8005816:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800581a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800581c:	69fb      	ldr	r3, [r7, #28]
 800581e:	f003 0303 	and.w	r3, r3, #3
 8005822:	009b      	lsls	r3, r3, #2
 8005824:	220f      	movs	r2, #15
 8005826:	fa02 f303 	lsl.w	r3, r2, r3
 800582a:	43db      	mvns	r3, r3
 800582c:	69ba      	ldr	r2, [r7, #24]
 800582e:	4013      	ands	r3, r2
 8005830:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	4a52      	ldr	r2, [pc, #328]	; (8005980 <HAL_GPIO_Init+0x314>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d02b      	beq.n	8005892 <HAL_GPIO_Init+0x226>
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	4a51      	ldr	r2, [pc, #324]	; (8005984 <HAL_GPIO_Init+0x318>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d025      	beq.n	800588e <HAL_GPIO_Init+0x222>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	4a50      	ldr	r2, [pc, #320]	; (8005988 <HAL_GPIO_Init+0x31c>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d01f      	beq.n	800588a <HAL_GPIO_Init+0x21e>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	4a4f      	ldr	r2, [pc, #316]	; (800598c <HAL_GPIO_Init+0x320>)
 800584e:	4293      	cmp	r3, r2
 8005850:	d019      	beq.n	8005886 <HAL_GPIO_Init+0x21a>
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	4a4e      	ldr	r2, [pc, #312]	; (8005990 <HAL_GPIO_Init+0x324>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d013      	beq.n	8005882 <HAL_GPIO_Init+0x216>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	4a4d      	ldr	r2, [pc, #308]	; (8005994 <HAL_GPIO_Init+0x328>)
 800585e:	4293      	cmp	r3, r2
 8005860:	d00d      	beq.n	800587e <HAL_GPIO_Init+0x212>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	4a4c      	ldr	r2, [pc, #304]	; (8005998 <HAL_GPIO_Init+0x32c>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d007      	beq.n	800587a <HAL_GPIO_Init+0x20e>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	4a4b      	ldr	r2, [pc, #300]	; (800599c <HAL_GPIO_Init+0x330>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d101      	bne.n	8005876 <HAL_GPIO_Init+0x20a>
 8005872:	2307      	movs	r3, #7
 8005874:	e00e      	b.n	8005894 <HAL_GPIO_Init+0x228>
 8005876:	2308      	movs	r3, #8
 8005878:	e00c      	b.n	8005894 <HAL_GPIO_Init+0x228>
 800587a:	2306      	movs	r3, #6
 800587c:	e00a      	b.n	8005894 <HAL_GPIO_Init+0x228>
 800587e:	2305      	movs	r3, #5
 8005880:	e008      	b.n	8005894 <HAL_GPIO_Init+0x228>
 8005882:	2304      	movs	r3, #4
 8005884:	e006      	b.n	8005894 <HAL_GPIO_Init+0x228>
 8005886:	2303      	movs	r3, #3
 8005888:	e004      	b.n	8005894 <HAL_GPIO_Init+0x228>
 800588a:	2302      	movs	r3, #2
 800588c:	e002      	b.n	8005894 <HAL_GPIO_Init+0x228>
 800588e:	2301      	movs	r3, #1
 8005890:	e000      	b.n	8005894 <HAL_GPIO_Init+0x228>
 8005892:	2300      	movs	r3, #0
 8005894:	69fa      	ldr	r2, [r7, #28]
 8005896:	f002 0203 	and.w	r2, r2, #3
 800589a:	0092      	lsls	r2, r2, #2
 800589c:	4093      	lsls	r3, r2
 800589e:	69ba      	ldr	r2, [r7, #24]
 80058a0:	4313      	orrs	r3, r2
 80058a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80058a4:	4935      	ldr	r1, [pc, #212]	; (800597c <HAL_GPIO_Init+0x310>)
 80058a6:	69fb      	ldr	r3, [r7, #28]
 80058a8:	089b      	lsrs	r3, r3, #2
 80058aa:	3302      	adds	r3, #2
 80058ac:	69ba      	ldr	r2, [r7, #24]
 80058ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80058b2:	4b3b      	ldr	r3, [pc, #236]	; (80059a0 <HAL_GPIO_Init+0x334>)
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058b8:	693b      	ldr	r3, [r7, #16]
 80058ba:	43db      	mvns	r3, r3
 80058bc:	69ba      	ldr	r2, [r7, #24]
 80058be:	4013      	ands	r3, r2
 80058c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80058c2:	683b      	ldr	r3, [r7, #0]
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d003      	beq.n	80058d6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80058ce:	69ba      	ldr	r2, [r7, #24]
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	4313      	orrs	r3, r2
 80058d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80058d6:	4a32      	ldr	r2, [pc, #200]	; (80059a0 <HAL_GPIO_Init+0x334>)
 80058d8:	69bb      	ldr	r3, [r7, #24]
 80058da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80058dc:	4b30      	ldr	r3, [pc, #192]	; (80059a0 <HAL_GPIO_Init+0x334>)
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80058e2:	693b      	ldr	r3, [r7, #16]
 80058e4:	43db      	mvns	r3, r3
 80058e6:	69ba      	ldr	r2, [r7, #24]
 80058e8:	4013      	ands	r3, r2
 80058ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	685b      	ldr	r3, [r3, #4]
 80058f0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d003      	beq.n	8005900 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80058f8:	69ba      	ldr	r2, [r7, #24]
 80058fa:	693b      	ldr	r3, [r7, #16]
 80058fc:	4313      	orrs	r3, r2
 80058fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005900:	4a27      	ldr	r2, [pc, #156]	; (80059a0 <HAL_GPIO_Init+0x334>)
 8005902:	69bb      	ldr	r3, [r7, #24]
 8005904:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005906:	4b26      	ldr	r3, [pc, #152]	; (80059a0 <HAL_GPIO_Init+0x334>)
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800590c:	693b      	ldr	r3, [r7, #16]
 800590e:	43db      	mvns	r3, r3
 8005910:	69ba      	ldr	r2, [r7, #24]
 8005912:	4013      	ands	r3, r2
 8005914:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800591e:	2b00      	cmp	r3, #0
 8005920:	d003      	beq.n	800592a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005922:	69ba      	ldr	r2, [r7, #24]
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	4313      	orrs	r3, r2
 8005928:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800592a:	4a1d      	ldr	r2, [pc, #116]	; (80059a0 <HAL_GPIO_Init+0x334>)
 800592c:	69bb      	ldr	r3, [r7, #24]
 800592e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005930:	4b1b      	ldr	r3, [pc, #108]	; (80059a0 <HAL_GPIO_Init+0x334>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	43db      	mvns	r3, r3
 800593a:	69ba      	ldr	r2, [r7, #24]
 800593c:	4013      	ands	r3, r2
 800593e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	685b      	ldr	r3, [r3, #4]
 8005944:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005948:	2b00      	cmp	r3, #0
 800594a:	d003      	beq.n	8005954 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800594c:	69ba      	ldr	r2, [r7, #24]
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	4313      	orrs	r3, r2
 8005952:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005954:	4a12      	ldr	r2, [pc, #72]	; (80059a0 <HAL_GPIO_Init+0x334>)
 8005956:	69bb      	ldr	r3, [r7, #24]
 8005958:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800595a:	69fb      	ldr	r3, [r7, #28]
 800595c:	3301      	adds	r3, #1
 800595e:	61fb      	str	r3, [r7, #28]
 8005960:	69fb      	ldr	r3, [r7, #28]
 8005962:	2b0f      	cmp	r3, #15
 8005964:	f67f ae90 	bls.w	8005688 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005968:	bf00      	nop
 800596a:	bf00      	nop
 800596c:	3724      	adds	r7, #36	; 0x24
 800596e:	46bd      	mov	sp, r7
 8005970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005974:	4770      	bx	lr
 8005976:	bf00      	nop
 8005978:	40023800 	.word	0x40023800
 800597c:	40013800 	.word	0x40013800
 8005980:	40020000 	.word	0x40020000
 8005984:	40020400 	.word	0x40020400
 8005988:	40020800 	.word	0x40020800
 800598c:	40020c00 	.word	0x40020c00
 8005990:	40021000 	.word	0x40021000
 8005994:	40021400 	.word	0x40021400
 8005998:	40021800 	.word	0x40021800
 800599c:	40021c00 	.word	0x40021c00
 80059a0:	40013c00 	.word	0x40013c00

080059a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80059a4:	b480      	push	{r7}
 80059a6:	b085      	sub	sp, #20
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
 80059ac:	460b      	mov	r3, r1
 80059ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	691a      	ldr	r2, [r3, #16]
 80059b4:	887b      	ldrh	r3, [r7, #2]
 80059b6:	4013      	ands	r3, r2
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d002      	beq.n	80059c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80059bc:	2301      	movs	r3, #1
 80059be:	73fb      	strb	r3, [r7, #15]
 80059c0:	e001      	b.n	80059c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80059c2:	2300      	movs	r3, #0
 80059c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80059c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80059c8:	4618      	mov	r0, r3
 80059ca:	3714      	adds	r7, #20
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr

080059d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b083      	sub	sp, #12
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	460b      	mov	r3, r1
 80059de:	807b      	strh	r3, [r7, #2]
 80059e0:	4613      	mov	r3, r2
 80059e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80059e4:	787b      	ldrb	r3, [r7, #1]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d003      	beq.n	80059f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80059ea:	887a      	ldrh	r2, [r7, #2]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80059f0:	e003      	b.n	80059fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80059f2:	887b      	ldrh	r3, [r7, #2]
 80059f4:	041a      	lsls	r2, r3, #16
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	619a      	str	r2, [r3, #24]
}
 80059fa:	bf00      	nop
 80059fc:	370c      	adds	r7, #12
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr

08005a06 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005a06:	b480      	push	{r7}
 8005a08:	b085      	sub	sp, #20
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
 8005a0e:	460b      	mov	r3, r1
 8005a10:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	695b      	ldr	r3, [r3, #20]
 8005a16:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005a18:	887a      	ldrh	r2, [r7, #2]
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	4013      	ands	r3, r2
 8005a1e:	041a      	lsls	r2, r3, #16
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	43d9      	mvns	r1, r3
 8005a24:	887b      	ldrh	r3, [r7, #2]
 8005a26:	400b      	ands	r3, r1
 8005a28:	431a      	orrs	r2, r3
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	619a      	str	r2, [r3, #24]
}
 8005a2e:	bf00      	nop
 8005a30:	3714      	adds	r7, #20
 8005a32:	46bd      	mov	sp, r7
 8005a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a38:	4770      	bx	lr
	...

08005a3c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005a3c:	b580      	push	{r7, lr}
 8005a3e:	b086      	sub	sp, #24
 8005a40:	af00      	add	r7, sp, #0
 8005a42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d101      	bne.n	8005a4e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	e267      	b.n	8005f1e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	f003 0301 	and.w	r3, r3, #1
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d075      	beq.n	8005b46 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a5a:	4b88      	ldr	r3, [pc, #544]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005a5c:	689b      	ldr	r3, [r3, #8]
 8005a5e:	f003 030c 	and.w	r3, r3, #12
 8005a62:	2b04      	cmp	r3, #4
 8005a64:	d00c      	beq.n	8005a80 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a66:	4b85      	ldr	r3, [pc, #532]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a6e:	2b08      	cmp	r3, #8
 8005a70:	d112      	bne.n	8005a98 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a72:	4b82      	ldr	r3, [pc, #520]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005a74:	685b      	ldr	r3, [r3, #4]
 8005a76:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a7a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005a7e:	d10b      	bne.n	8005a98 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a80:	4b7e      	ldr	r3, [pc, #504]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d05b      	beq.n	8005b44 <HAL_RCC_OscConfig+0x108>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	685b      	ldr	r3, [r3, #4]
 8005a90:	2b00      	cmp	r3, #0
 8005a92:	d157      	bne.n	8005b44 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	e242      	b.n	8005f1e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	685b      	ldr	r3, [r3, #4]
 8005a9c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005aa0:	d106      	bne.n	8005ab0 <HAL_RCC_OscConfig+0x74>
 8005aa2:	4b76      	ldr	r3, [pc, #472]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4a75      	ldr	r2, [pc, #468]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005aa8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005aac:	6013      	str	r3, [r2, #0]
 8005aae:	e01d      	b.n	8005aec <HAL_RCC_OscConfig+0xb0>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005ab8:	d10c      	bne.n	8005ad4 <HAL_RCC_OscConfig+0x98>
 8005aba:	4b70      	ldr	r3, [pc, #448]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a6f      	ldr	r2, [pc, #444]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005ac0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ac4:	6013      	str	r3, [r2, #0]
 8005ac6:	4b6d      	ldr	r3, [pc, #436]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	4a6c      	ldr	r2, [pc, #432]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005acc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ad0:	6013      	str	r3, [r2, #0]
 8005ad2:	e00b      	b.n	8005aec <HAL_RCC_OscConfig+0xb0>
 8005ad4:	4b69      	ldr	r3, [pc, #420]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	4a68      	ldr	r2, [pc, #416]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005ada:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005ade:	6013      	str	r3, [r2, #0]
 8005ae0:	4b66      	ldr	r3, [pc, #408]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a65      	ldr	r2, [pc, #404]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005ae6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005aea:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d013      	beq.n	8005b1c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005af4:	f7ff f8a8 	bl	8004c48 <HAL_GetTick>
 8005af8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005afa:	e008      	b.n	8005b0e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005afc:	f7ff f8a4 	bl	8004c48 <HAL_GetTick>
 8005b00:	4602      	mov	r2, r0
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	1ad3      	subs	r3, r2, r3
 8005b06:	2b64      	cmp	r3, #100	; 0x64
 8005b08:	d901      	bls.n	8005b0e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005b0a:	2303      	movs	r3, #3
 8005b0c:	e207      	b.n	8005f1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b0e:	4b5b      	ldr	r3, [pc, #364]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d0f0      	beq.n	8005afc <HAL_RCC_OscConfig+0xc0>
 8005b1a:	e014      	b.n	8005b46 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b1c:	f7ff f894 	bl	8004c48 <HAL_GetTick>
 8005b20:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b22:	e008      	b.n	8005b36 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b24:	f7ff f890 	bl	8004c48 <HAL_GetTick>
 8005b28:	4602      	mov	r2, r0
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	1ad3      	subs	r3, r2, r3
 8005b2e:	2b64      	cmp	r3, #100	; 0x64
 8005b30:	d901      	bls.n	8005b36 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005b32:	2303      	movs	r3, #3
 8005b34:	e1f3      	b.n	8005f1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b36:	4b51      	ldr	r3, [pc, #324]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d1f0      	bne.n	8005b24 <HAL_RCC_OscConfig+0xe8>
 8005b42:	e000      	b.n	8005b46 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005b44:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f003 0302 	and.w	r3, r3, #2
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d063      	beq.n	8005c1a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005b52:	4b4a      	ldr	r3, [pc, #296]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	f003 030c 	and.w	r3, r3, #12
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d00b      	beq.n	8005b76 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b5e:	4b47      	ldr	r3, [pc, #284]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005b60:	689b      	ldr	r3, [r3, #8]
 8005b62:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005b66:	2b08      	cmp	r3, #8
 8005b68:	d11c      	bne.n	8005ba4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005b6a:	4b44      	ldr	r3, [pc, #272]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d116      	bne.n	8005ba4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b76:	4b41      	ldr	r3, [pc, #260]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f003 0302 	and.w	r3, r3, #2
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d005      	beq.n	8005b8e <HAL_RCC_OscConfig+0x152>
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	68db      	ldr	r3, [r3, #12]
 8005b86:	2b01      	cmp	r3, #1
 8005b88:	d001      	beq.n	8005b8e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e1c7      	b.n	8005f1e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b8e:	4b3b      	ldr	r3, [pc, #236]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	691b      	ldr	r3, [r3, #16]
 8005b9a:	00db      	lsls	r3, r3, #3
 8005b9c:	4937      	ldr	r1, [pc, #220]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005b9e:	4313      	orrs	r3, r2
 8005ba0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005ba2:	e03a      	b.n	8005c1a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	68db      	ldr	r3, [r3, #12]
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d020      	beq.n	8005bee <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005bac:	4b34      	ldr	r3, [pc, #208]	; (8005c80 <HAL_RCC_OscConfig+0x244>)
 8005bae:	2201      	movs	r2, #1
 8005bb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bb2:	f7ff f849 	bl	8004c48 <HAL_GetTick>
 8005bb6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bb8:	e008      	b.n	8005bcc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005bba:	f7ff f845 	bl	8004c48 <HAL_GetTick>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	1ad3      	subs	r3, r2, r3
 8005bc4:	2b02      	cmp	r3, #2
 8005bc6:	d901      	bls.n	8005bcc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005bc8:	2303      	movs	r3, #3
 8005bca:	e1a8      	b.n	8005f1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005bcc:	4b2b      	ldr	r3, [pc, #172]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	f003 0302 	and.w	r3, r3, #2
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d0f0      	beq.n	8005bba <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005bd8:	4b28      	ldr	r3, [pc, #160]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	691b      	ldr	r3, [r3, #16]
 8005be4:	00db      	lsls	r3, r3, #3
 8005be6:	4925      	ldr	r1, [pc, #148]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005be8:	4313      	orrs	r3, r2
 8005bea:	600b      	str	r3, [r1, #0]
 8005bec:	e015      	b.n	8005c1a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005bee:	4b24      	ldr	r3, [pc, #144]	; (8005c80 <HAL_RCC_OscConfig+0x244>)
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bf4:	f7ff f828 	bl	8004c48 <HAL_GetTick>
 8005bf8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005bfa:	e008      	b.n	8005c0e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005bfc:	f7ff f824 	bl	8004c48 <HAL_GetTick>
 8005c00:	4602      	mov	r2, r0
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	1ad3      	subs	r3, r2, r3
 8005c06:	2b02      	cmp	r3, #2
 8005c08:	d901      	bls.n	8005c0e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005c0a:	2303      	movs	r3, #3
 8005c0c:	e187      	b.n	8005f1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c0e:	4b1b      	ldr	r3, [pc, #108]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f003 0302 	and.w	r3, r3, #2
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d1f0      	bne.n	8005bfc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f003 0308 	and.w	r3, r3, #8
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d036      	beq.n	8005c94 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	695b      	ldr	r3, [r3, #20]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d016      	beq.n	8005c5c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c2e:	4b15      	ldr	r3, [pc, #84]	; (8005c84 <HAL_RCC_OscConfig+0x248>)
 8005c30:	2201      	movs	r2, #1
 8005c32:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c34:	f7ff f808 	bl	8004c48 <HAL_GetTick>
 8005c38:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c3a:	e008      	b.n	8005c4e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c3c:	f7ff f804 	bl	8004c48 <HAL_GetTick>
 8005c40:	4602      	mov	r2, r0
 8005c42:	693b      	ldr	r3, [r7, #16]
 8005c44:	1ad3      	subs	r3, r2, r3
 8005c46:	2b02      	cmp	r3, #2
 8005c48:	d901      	bls.n	8005c4e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005c4a:	2303      	movs	r3, #3
 8005c4c:	e167      	b.n	8005f1e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005c4e:	4b0b      	ldr	r3, [pc, #44]	; (8005c7c <HAL_RCC_OscConfig+0x240>)
 8005c50:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c52:	f003 0302 	and.w	r3, r3, #2
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d0f0      	beq.n	8005c3c <HAL_RCC_OscConfig+0x200>
 8005c5a:	e01b      	b.n	8005c94 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c5c:	4b09      	ldr	r3, [pc, #36]	; (8005c84 <HAL_RCC_OscConfig+0x248>)
 8005c5e:	2200      	movs	r2, #0
 8005c60:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005c62:	f7fe fff1 	bl	8004c48 <HAL_GetTick>
 8005c66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c68:	e00e      	b.n	8005c88 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005c6a:	f7fe ffed 	bl	8004c48 <HAL_GetTick>
 8005c6e:	4602      	mov	r2, r0
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	1ad3      	subs	r3, r2, r3
 8005c74:	2b02      	cmp	r3, #2
 8005c76:	d907      	bls.n	8005c88 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005c78:	2303      	movs	r3, #3
 8005c7a:	e150      	b.n	8005f1e <HAL_RCC_OscConfig+0x4e2>
 8005c7c:	40023800 	.word	0x40023800
 8005c80:	42470000 	.word	0x42470000
 8005c84:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c88:	4b88      	ldr	r3, [pc, #544]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005c8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c8c:	f003 0302 	and.w	r3, r3, #2
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d1ea      	bne.n	8005c6a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f003 0304 	and.w	r3, r3, #4
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	f000 8097 	beq.w	8005dd0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005ca2:	2300      	movs	r3, #0
 8005ca4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005ca6:	4b81      	ldr	r3, [pc, #516]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	d10f      	bne.n	8005cd2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	60bb      	str	r3, [r7, #8]
 8005cb6:	4b7d      	ldr	r3, [pc, #500]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cba:	4a7c      	ldr	r2, [pc, #496]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005cbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005cc0:	6413      	str	r3, [r2, #64]	; 0x40
 8005cc2:	4b7a      	ldr	r3, [pc, #488]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005cca:	60bb      	str	r3, [r7, #8]
 8005ccc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cd2:	4b77      	ldr	r3, [pc, #476]	; (8005eb0 <HAL_RCC_OscConfig+0x474>)
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d118      	bne.n	8005d10 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005cde:	4b74      	ldr	r3, [pc, #464]	; (8005eb0 <HAL_RCC_OscConfig+0x474>)
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	4a73      	ldr	r2, [pc, #460]	; (8005eb0 <HAL_RCC_OscConfig+0x474>)
 8005ce4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ce8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005cea:	f7fe ffad 	bl	8004c48 <HAL_GetTick>
 8005cee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005cf0:	e008      	b.n	8005d04 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005cf2:	f7fe ffa9 	bl	8004c48 <HAL_GetTick>
 8005cf6:	4602      	mov	r2, r0
 8005cf8:	693b      	ldr	r3, [r7, #16]
 8005cfa:	1ad3      	subs	r3, r2, r3
 8005cfc:	2b02      	cmp	r3, #2
 8005cfe:	d901      	bls.n	8005d04 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005d00:	2303      	movs	r3, #3
 8005d02:	e10c      	b.n	8005f1e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d04:	4b6a      	ldr	r3, [pc, #424]	; (8005eb0 <HAL_RCC_OscConfig+0x474>)
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d0f0      	beq.n	8005cf2 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	689b      	ldr	r3, [r3, #8]
 8005d14:	2b01      	cmp	r3, #1
 8005d16:	d106      	bne.n	8005d26 <HAL_RCC_OscConfig+0x2ea>
 8005d18:	4b64      	ldr	r3, [pc, #400]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005d1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d1c:	4a63      	ldr	r2, [pc, #396]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005d1e:	f043 0301 	orr.w	r3, r3, #1
 8005d22:	6713      	str	r3, [r2, #112]	; 0x70
 8005d24:	e01c      	b.n	8005d60 <HAL_RCC_OscConfig+0x324>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	2b05      	cmp	r3, #5
 8005d2c:	d10c      	bne.n	8005d48 <HAL_RCC_OscConfig+0x30c>
 8005d2e:	4b5f      	ldr	r3, [pc, #380]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005d30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d32:	4a5e      	ldr	r2, [pc, #376]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005d34:	f043 0304 	orr.w	r3, r3, #4
 8005d38:	6713      	str	r3, [r2, #112]	; 0x70
 8005d3a:	4b5c      	ldr	r3, [pc, #368]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005d3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d3e:	4a5b      	ldr	r2, [pc, #364]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005d40:	f043 0301 	orr.w	r3, r3, #1
 8005d44:	6713      	str	r3, [r2, #112]	; 0x70
 8005d46:	e00b      	b.n	8005d60 <HAL_RCC_OscConfig+0x324>
 8005d48:	4b58      	ldr	r3, [pc, #352]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005d4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d4c:	4a57      	ldr	r2, [pc, #348]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005d4e:	f023 0301 	bic.w	r3, r3, #1
 8005d52:	6713      	str	r3, [r2, #112]	; 0x70
 8005d54:	4b55      	ldr	r3, [pc, #340]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005d56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d58:	4a54      	ldr	r2, [pc, #336]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005d5a:	f023 0304 	bic.w	r3, r3, #4
 8005d5e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	689b      	ldr	r3, [r3, #8]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d015      	beq.n	8005d94 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d68:	f7fe ff6e 	bl	8004c48 <HAL_GetTick>
 8005d6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d6e:	e00a      	b.n	8005d86 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d70:	f7fe ff6a 	bl	8004c48 <HAL_GetTick>
 8005d74:	4602      	mov	r2, r0
 8005d76:	693b      	ldr	r3, [r7, #16]
 8005d78:	1ad3      	subs	r3, r2, r3
 8005d7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d901      	bls.n	8005d86 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005d82:	2303      	movs	r3, #3
 8005d84:	e0cb      	b.n	8005f1e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d86:	4b49      	ldr	r3, [pc, #292]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005d88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d8a:	f003 0302 	and.w	r3, r3, #2
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d0ee      	beq.n	8005d70 <HAL_RCC_OscConfig+0x334>
 8005d92:	e014      	b.n	8005dbe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d94:	f7fe ff58 	bl	8004c48 <HAL_GetTick>
 8005d98:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d9a:	e00a      	b.n	8005db2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d9c:	f7fe ff54 	bl	8004c48 <HAL_GetTick>
 8005da0:	4602      	mov	r2, r0
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	1ad3      	subs	r3, r2, r3
 8005da6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005daa:	4293      	cmp	r3, r2
 8005dac:	d901      	bls.n	8005db2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005dae:	2303      	movs	r3, #3
 8005db0:	e0b5      	b.n	8005f1e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005db2:	4b3e      	ldr	r3, [pc, #248]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005db4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005db6:	f003 0302 	and.w	r3, r3, #2
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d1ee      	bne.n	8005d9c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005dbe:	7dfb      	ldrb	r3, [r7, #23]
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d105      	bne.n	8005dd0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005dc4:	4b39      	ldr	r3, [pc, #228]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dc8:	4a38      	ldr	r2, [pc, #224]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005dca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005dce:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	699b      	ldr	r3, [r3, #24]
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	f000 80a1 	beq.w	8005f1c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005dda:	4b34      	ldr	r3, [pc, #208]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	f003 030c 	and.w	r3, r3, #12
 8005de2:	2b08      	cmp	r3, #8
 8005de4:	d05c      	beq.n	8005ea0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	699b      	ldr	r3, [r3, #24]
 8005dea:	2b02      	cmp	r3, #2
 8005dec:	d141      	bne.n	8005e72 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dee:	4b31      	ldr	r3, [pc, #196]	; (8005eb4 <HAL_RCC_OscConfig+0x478>)
 8005df0:	2200      	movs	r2, #0
 8005df2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005df4:	f7fe ff28 	bl	8004c48 <HAL_GetTick>
 8005df8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005dfa:	e008      	b.n	8005e0e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dfc:	f7fe ff24 	bl	8004c48 <HAL_GetTick>
 8005e00:	4602      	mov	r2, r0
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	1ad3      	subs	r3, r2, r3
 8005e06:	2b02      	cmp	r3, #2
 8005e08:	d901      	bls.n	8005e0e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005e0a:	2303      	movs	r3, #3
 8005e0c:	e087      	b.n	8005f1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e0e:	4b27      	ldr	r3, [pc, #156]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d1f0      	bne.n	8005dfc <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	69da      	ldr	r2, [r3, #28]
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6a1b      	ldr	r3, [r3, #32]
 8005e22:	431a      	orrs	r2, r3
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e28:	019b      	lsls	r3, r3, #6
 8005e2a:	431a      	orrs	r2, r3
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e30:	085b      	lsrs	r3, r3, #1
 8005e32:	3b01      	subs	r3, #1
 8005e34:	041b      	lsls	r3, r3, #16
 8005e36:	431a      	orrs	r2, r3
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e3c:	061b      	lsls	r3, r3, #24
 8005e3e:	491b      	ldr	r1, [pc, #108]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005e40:	4313      	orrs	r3, r2
 8005e42:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005e44:	4b1b      	ldr	r3, [pc, #108]	; (8005eb4 <HAL_RCC_OscConfig+0x478>)
 8005e46:	2201      	movs	r2, #1
 8005e48:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e4a:	f7fe fefd 	bl	8004c48 <HAL_GetTick>
 8005e4e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e50:	e008      	b.n	8005e64 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e52:	f7fe fef9 	bl	8004c48 <HAL_GetTick>
 8005e56:	4602      	mov	r2, r0
 8005e58:	693b      	ldr	r3, [r7, #16]
 8005e5a:	1ad3      	subs	r3, r2, r3
 8005e5c:	2b02      	cmp	r3, #2
 8005e5e:	d901      	bls.n	8005e64 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005e60:	2303      	movs	r3, #3
 8005e62:	e05c      	b.n	8005f1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e64:	4b11      	ldr	r3, [pc, #68]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d0f0      	beq.n	8005e52 <HAL_RCC_OscConfig+0x416>
 8005e70:	e054      	b.n	8005f1c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e72:	4b10      	ldr	r3, [pc, #64]	; (8005eb4 <HAL_RCC_OscConfig+0x478>)
 8005e74:	2200      	movs	r2, #0
 8005e76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e78:	f7fe fee6 	bl	8004c48 <HAL_GetTick>
 8005e7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e7e:	e008      	b.n	8005e92 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e80:	f7fe fee2 	bl	8004c48 <HAL_GetTick>
 8005e84:	4602      	mov	r2, r0
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	2b02      	cmp	r3, #2
 8005e8c:	d901      	bls.n	8005e92 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005e8e:	2303      	movs	r3, #3
 8005e90:	e045      	b.n	8005f1e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e92:	4b06      	ldr	r3, [pc, #24]	; (8005eac <HAL_RCC_OscConfig+0x470>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d1f0      	bne.n	8005e80 <HAL_RCC_OscConfig+0x444>
 8005e9e:	e03d      	b.n	8005f1c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	699b      	ldr	r3, [r3, #24]
 8005ea4:	2b01      	cmp	r3, #1
 8005ea6:	d107      	bne.n	8005eb8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005ea8:	2301      	movs	r3, #1
 8005eaa:	e038      	b.n	8005f1e <HAL_RCC_OscConfig+0x4e2>
 8005eac:	40023800 	.word	0x40023800
 8005eb0:	40007000 	.word	0x40007000
 8005eb4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005eb8:	4b1b      	ldr	r3, [pc, #108]	; (8005f28 <HAL_RCC_OscConfig+0x4ec>)
 8005eba:	685b      	ldr	r3, [r3, #4]
 8005ebc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	699b      	ldr	r3, [r3, #24]
 8005ec2:	2b01      	cmp	r3, #1
 8005ec4:	d028      	beq.n	8005f18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d121      	bne.n	8005f18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	d11a      	bne.n	8005f18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005ee2:	68fa      	ldr	r2, [r7, #12]
 8005ee4:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005ee8:	4013      	ands	r3, r2
 8005eea:	687a      	ldr	r2, [r7, #4]
 8005eec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005eee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005ef0:	4293      	cmp	r3, r2
 8005ef2:	d111      	bne.n	8005f18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005efe:	085b      	lsrs	r3, r3, #1
 8005f00:	3b01      	subs	r3, #1
 8005f02:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d107      	bne.n	8005f18 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f12:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f14:	429a      	cmp	r2, r3
 8005f16:	d001      	beq.n	8005f1c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005f18:	2301      	movs	r3, #1
 8005f1a:	e000      	b.n	8005f1e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005f1c:	2300      	movs	r3, #0
}
 8005f1e:	4618      	mov	r0, r3
 8005f20:	3718      	adds	r7, #24
 8005f22:	46bd      	mov	sp, r7
 8005f24:	bd80      	pop	{r7, pc}
 8005f26:	bf00      	nop
 8005f28:	40023800 	.word	0x40023800

08005f2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b084      	sub	sp, #16
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
 8005f34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d101      	bne.n	8005f40 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e0cc      	b.n	80060da <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005f40:	4b68      	ldr	r3, [pc, #416]	; (80060e4 <HAL_RCC_ClockConfig+0x1b8>)
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f003 0307 	and.w	r3, r3, #7
 8005f48:	683a      	ldr	r2, [r7, #0]
 8005f4a:	429a      	cmp	r2, r3
 8005f4c:	d90c      	bls.n	8005f68 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f4e:	4b65      	ldr	r3, [pc, #404]	; (80060e4 <HAL_RCC_ClockConfig+0x1b8>)
 8005f50:	683a      	ldr	r2, [r7, #0]
 8005f52:	b2d2      	uxtb	r2, r2
 8005f54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f56:	4b63      	ldr	r3, [pc, #396]	; (80060e4 <HAL_RCC_ClockConfig+0x1b8>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f003 0307 	and.w	r3, r3, #7
 8005f5e:	683a      	ldr	r2, [r7, #0]
 8005f60:	429a      	cmp	r2, r3
 8005f62:	d001      	beq.n	8005f68 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005f64:	2301      	movs	r3, #1
 8005f66:	e0b8      	b.n	80060da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	f003 0302 	and.w	r3, r3, #2
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d020      	beq.n	8005fb6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f003 0304 	and.w	r3, r3, #4
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d005      	beq.n	8005f8c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005f80:	4b59      	ldr	r3, [pc, #356]	; (80060e8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f82:	689b      	ldr	r3, [r3, #8]
 8005f84:	4a58      	ldr	r2, [pc, #352]	; (80060e8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f86:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005f8a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f003 0308 	and.w	r3, r3, #8
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d005      	beq.n	8005fa4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005f98:	4b53      	ldr	r3, [pc, #332]	; (80060e8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	4a52      	ldr	r2, [pc, #328]	; (80060e8 <HAL_RCC_ClockConfig+0x1bc>)
 8005f9e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005fa2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005fa4:	4b50      	ldr	r3, [pc, #320]	; (80060e8 <HAL_RCC_ClockConfig+0x1bc>)
 8005fa6:	689b      	ldr	r3, [r3, #8]
 8005fa8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	689b      	ldr	r3, [r3, #8]
 8005fb0:	494d      	ldr	r1, [pc, #308]	; (80060e8 <HAL_RCC_ClockConfig+0x1bc>)
 8005fb2:	4313      	orrs	r3, r2
 8005fb4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f003 0301 	and.w	r3, r3, #1
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d044      	beq.n	800604c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	2b01      	cmp	r3, #1
 8005fc8:	d107      	bne.n	8005fda <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005fca:	4b47      	ldr	r3, [pc, #284]	; (80060e8 <HAL_RCC_ClockConfig+0x1bc>)
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d119      	bne.n	800600a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	e07f      	b.n	80060da <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	685b      	ldr	r3, [r3, #4]
 8005fde:	2b02      	cmp	r3, #2
 8005fe0:	d003      	beq.n	8005fea <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005fe6:	2b03      	cmp	r3, #3
 8005fe8:	d107      	bne.n	8005ffa <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005fea:	4b3f      	ldr	r3, [pc, #252]	; (80060e8 <HAL_RCC_ClockConfig+0x1bc>)
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d109      	bne.n	800600a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005ff6:	2301      	movs	r3, #1
 8005ff8:	e06f      	b.n	80060da <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005ffa:	4b3b      	ldr	r3, [pc, #236]	; (80060e8 <HAL_RCC_ClockConfig+0x1bc>)
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	f003 0302 	and.w	r3, r3, #2
 8006002:	2b00      	cmp	r3, #0
 8006004:	d101      	bne.n	800600a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006006:	2301      	movs	r3, #1
 8006008:	e067      	b.n	80060da <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800600a:	4b37      	ldr	r3, [pc, #220]	; (80060e8 <HAL_RCC_ClockConfig+0x1bc>)
 800600c:	689b      	ldr	r3, [r3, #8]
 800600e:	f023 0203 	bic.w	r2, r3, #3
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	685b      	ldr	r3, [r3, #4]
 8006016:	4934      	ldr	r1, [pc, #208]	; (80060e8 <HAL_RCC_ClockConfig+0x1bc>)
 8006018:	4313      	orrs	r3, r2
 800601a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800601c:	f7fe fe14 	bl	8004c48 <HAL_GetTick>
 8006020:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006022:	e00a      	b.n	800603a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006024:	f7fe fe10 	bl	8004c48 <HAL_GetTick>
 8006028:	4602      	mov	r2, r0
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	1ad3      	subs	r3, r2, r3
 800602e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006032:	4293      	cmp	r3, r2
 8006034:	d901      	bls.n	800603a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006036:	2303      	movs	r3, #3
 8006038:	e04f      	b.n	80060da <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800603a:	4b2b      	ldr	r3, [pc, #172]	; (80060e8 <HAL_RCC_ClockConfig+0x1bc>)
 800603c:	689b      	ldr	r3, [r3, #8]
 800603e:	f003 020c 	and.w	r2, r3, #12
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	685b      	ldr	r3, [r3, #4]
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	429a      	cmp	r2, r3
 800604a:	d1eb      	bne.n	8006024 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800604c:	4b25      	ldr	r3, [pc, #148]	; (80060e4 <HAL_RCC_ClockConfig+0x1b8>)
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	f003 0307 	and.w	r3, r3, #7
 8006054:	683a      	ldr	r2, [r7, #0]
 8006056:	429a      	cmp	r2, r3
 8006058:	d20c      	bcs.n	8006074 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800605a:	4b22      	ldr	r3, [pc, #136]	; (80060e4 <HAL_RCC_ClockConfig+0x1b8>)
 800605c:	683a      	ldr	r2, [r7, #0]
 800605e:	b2d2      	uxtb	r2, r2
 8006060:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006062:	4b20      	ldr	r3, [pc, #128]	; (80060e4 <HAL_RCC_ClockConfig+0x1b8>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f003 0307 	and.w	r3, r3, #7
 800606a:	683a      	ldr	r2, [r7, #0]
 800606c:	429a      	cmp	r2, r3
 800606e:	d001      	beq.n	8006074 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006070:	2301      	movs	r3, #1
 8006072:	e032      	b.n	80060da <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f003 0304 	and.w	r3, r3, #4
 800607c:	2b00      	cmp	r3, #0
 800607e:	d008      	beq.n	8006092 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006080:	4b19      	ldr	r3, [pc, #100]	; (80060e8 <HAL_RCC_ClockConfig+0x1bc>)
 8006082:	689b      	ldr	r3, [r3, #8]
 8006084:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	68db      	ldr	r3, [r3, #12]
 800608c:	4916      	ldr	r1, [pc, #88]	; (80060e8 <HAL_RCC_ClockConfig+0x1bc>)
 800608e:	4313      	orrs	r3, r2
 8006090:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	f003 0308 	and.w	r3, r3, #8
 800609a:	2b00      	cmp	r3, #0
 800609c:	d009      	beq.n	80060b2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800609e:	4b12      	ldr	r3, [pc, #72]	; (80060e8 <HAL_RCC_ClockConfig+0x1bc>)
 80060a0:	689b      	ldr	r3, [r3, #8]
 80060a2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	691b      	ldr	r3, [r3, #16]
 80060aa:	00db      	lsls	r3, r3, #3
 80060ac:	490e      	ldr	r1, [pc, #56]	; (80060e8 <HAL_RCC_ClockConfig+0x1bc>)
 80060ae:	4313      	orrs	r3, r2
 80060b0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80060b2:	f000 f821 	bl	80060f8 <HAL_RCC_GetSysClockFreq>
 80060b6:	4602      	mov	r2, r0
 80060b8:	4b0b      	ldr	r3, [pc, #44]	; (80060e8 <HAL_RCC_ClockConfig+0x1bc>)
 80060ba:	689b      	ldr	r3, [r3, #8]
 80060bc:	091b      	lsrs	r3, r3, #4
 80060be:	f003 030f 	and.w	r3, r3, #15
 80060c2:	490a      	ldr	r1, [pc, #40]	; (80060ec <HAL_RCC_ClockConfig+0x1c0>)
 80060c4:	5ccb      	ldrb	r3, [r1, r3]
 80060c6:	fa22 f303 	lsr.w	r3, r2, r3
 80060ca:	4a09      	ldr	r2, [pc, #36]	; (80060f0 <HAL_RCC_ClockConfig+0x1c4>)
 80060cc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80060ce:	4b09      	ldr	r3, [pc, #36]	; (80060f4 <HAL_RCC_ClockConfig+0x1c8>)
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	4618      	mov	r0, r3
 80060d4:	f7fd f9a4 	bl	8003420 <HAL_InitTick>

  return HAL_OK;
 80060d8:	2300      	movs	r3, #0
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3710      	adds	r7, #16
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}
 80060e2:	bf00      	nop
 80060e4:	40023c00 	.word	0x40023c00
 80060e8:	40023800 	.word	0x40023800
 80060ec:	08007fa8 	.word	0x08007fa8
 80060f0:	20000080 	.word	0x20000080
 80060f4:	20000088 	.word	0x20000088

080060f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80060f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80060fc:	b090      	sub	sp, #64	; 0x40
 80060fe:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006100:	2300      	movs	r3, #0
 8006102:	637b      	str	r3, [r7, #52]	; 0x34
 8006104:	2300      	movs	r3, #0
 8006106:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006108:	2300      	movs	r3, #0
 800610a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 800610c:	2300      	movs	r3, #0
 800610e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006110:	4b59      	ldr	r3, [pc, #356]	; (8006278 <HAL_RCC_GetSysClockFreq+0x180>)
 8006112:	689b      	ldr	r3, [r3, #8]
 8006114:	f003 030c 	and.w	r3, r3, #12
 8006118:	2b08      	cmp	r3, #8
 800611a:	d00d      	beq.n	8006138 <HAL_RCC_GetSysClockFreq+0x40>
 800611c:	2b08      	cmp	r3, #8
 800611e:	f200 80a1 	bhi.w	8006264 <HAL_RCC_GetSysClockFreq+0x16c>
 8006122:	2b00      	cmp	r3, #0
 8006124:	d002      	beq.n	800612c <HAL_RCC_GetSysClockFreq+0x34>
 8006126:	2b04      	cmp	r3, #4
 8006128:	d003      	beq.n	8006132 <HAL_RCC_GetSysClockFreq+0x3a>
 800612a:	e09b      	b.n	8006264 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800612c:	4b53      	ldr	r3, [pc, #332]	; (800627c <HAL_RCC_GetSysClockFreq+0x184>)
 800612e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8006130:	e09b      	b.n	800626a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006132:	4b53      	ldr	r3, [pc, #332]	; (8006280 <HAL_RCC_GetSysClockFreq+0x188>)
 8006134:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006136:	e098      	b.n	800626a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006138:	4b4f      	ldr	r3, [pc, #316]	; (8006278 <HAL_RCC_GetSysClockFreq+0x180>)
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006140:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006142:	4b4d      	ldr	r3, [pc, #308]	; (8006278 <HAL_RCC_GetSysClockFreq+0x180>)
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800614a:	2b00      	cmp	r3, #0
 800614c:	d028      	beq.n	80061a0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800614e:	4b4a      	ldr	r3, [pc, #296]	; (8006278 <HAL_RCC_GetSysClockFreq+0x180>)
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	099b      	lsrs	r3, r3, #6
 8006154:	2200      	movs	r2, #0
 8006156:	623b      	str	r3, [r7, #32]
 8006158:	627a      	str	r2, [r7, #36]	; 0x24
 800615a:	6a3b      	ldr	r3, [r7, #32]
 800615c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8006160:	2100      	movs	r1, #0
 8006162:	4b47      	ldr	r3, [pc, #284]	; (8006280 <HAL_RCC_GetSysClockFreq+0x188>)
 8006164:	fb03 f201 	mul.w	r2, r3, r1
 8006168:	2300      	movs	r3, #0
 800616a:	fb00 f303 	mul.w	r3, r0, r3
 800616e:	4413      	add	r3, r2
 8006170:	4a43      	ldr	r2, [pc, #268]	; (8006280 <HAL_RCC_GetSysClockFreq+0x188>)
 8006172:	fba0 1202 	umull	r1, r2, r0, r2
 8006176:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006178:	460a      	mov	r2, r1
 800617a:	62ba      	str	r2, [r7, #40]	; 0x28
 800617c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800617e:	4413      	add	r3, r2
 8006180:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006182:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006184:	2200      	movs	r2, #0
 8006186:	61bb      	str	r3, [r7, #24]
 8006188:	61fa      	str	r2, [r7, #28]
 800618a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800618e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8006192:	f7fa fd39 	bl	8000c08 <__aeabi_uldivmod>
 8006196:	4602      	mov	r2, r0
 8006198:	460b      	mov	r3, r1
 800619a:	4613      	mov	r3, r2
 800619c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800619e:	e053      	b.n	8006248 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061a0:	4b35      	ldr	r3, [pc, #212]	; (8006278 <HAL_RCC_GetSysClockFreq+0x180>)
 80061a2:	685b      	ldr	r3, [r3, #4]
 80061a4:	099b      	lsrs	r3, r3, #6
 80061a6:	2200      	movs	r2, #0
 80061a8:	613b      	str	r3, [r7, #16]
 80061aa:	617a      	str	r2, [r7, #20]
 80061ac:	693b      	ldr	r3, [r7, #16]
 80061ae:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80061b2:	f04f 0b00 	mov.w	fp, #0
 80061b6:	4652      	mov	r2, sl
 80061b8:	465b      	mov	r3, fp
 80061ba:	f04f 0000 	mov.w	r0, #0
 80061be:	f04f 0100 	mov.w	r1, #0
 80061c2:	0159      	lsls	r1, r3, #5
 80061c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061c8:	0150      	lsls	r0, r2, #5
 80061ca:	4602      	mov	r2, r0
 80061cc:	460b      	mov	r3, r1
 80061ce:	ebb2 080a 	subs.w	r8, r2, sl
 80061d2:	eb63 090b 	sbc.w	r9, r3, fp
 80061d6:	f04f 0200 	mov.w	r2, #0
 80061da:	f04f 0300 	mov.w	r3, #0
 80061de:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80061e2:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80061e6:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80061ea:	ebb2 0408 	subs.w	r4, r2, r8
 80061ee:	eb63 0509 	sbc.w	r5, r3, r9
 80061f2:	f04f 0200 	mov.w	r2, #0
 80061f6:	f04f 0300 	mov.w	r3, #0
 80061fa:	00eb      	lsls	r3, r5, #3
 80061fc:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006200:	00e2      	lsls	r2, r4, #3
 8006202:	4614      	mov	r4, r2
 8006204:	461d      	mov	r5, r3
 8006206:	eb14 030a 	adds.w	r3, r4, sl
 800620a:	603b      	str	r3, [r7, #0]
 800620c:	eb45 030b 	adc.w	r3, r5, fp
 8006210:	607b      	str	r3, [r7, #4]
 8006212:	f04f 0200 	mov.w	r2, #0
 8006216:	f04f 0300 	mov.w	r3, #0
 800621a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800621e:	4629      	mov	r1, r5
 8006220:	028b      	lsls	r3, r1, #10
 8006222:	4621      	mov	r1, r4
 8006224:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006228:	4621      	mov	r1, r4
 800622a:	028a      	lsls	r2, r1, #10
 800622c:	4610      	mov	r0, r2
 800622e:	4619      	mov	r1, r3
 8006230:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006232:	2200      	movs	r2, #0
 8006234:	60bb      	str	r3, [r7, #8]
 8006236:	60fa      	str	r2, [r7, #12]
 8006238:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800623c:	f7fa fce4 	bl	8000c08 <__aeabi_uldivmod>
 8006240:	4602      	mov	r2, r0
 8006242:	460b      	mov	r3, r1
 8006244:	4613      	mov	r3, r2
 8006246:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006248:	4b0b      	ldr	r3, [pc, #44]	; (8006278 <HAL_RCC_GetSysClockFreq+0x180>)
 800624a:	685b      	ldr	r3, [r3, #4]
 800624c:	0c1b      	lsrs	r3, r3, #16
 800624e:	f003 0303 	and.w	r3, r3, #3
 8006252:	3301      	adds	r3, #1
 8006254:	005b      	lsls	r3, r3, #1
 8006256:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8006258:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800625a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800625c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006260:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006262:	e002      	b.n	800626a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006264:	4b05      	ldr	r3, [pc, #20]	; (800627c <HAL_RCC_GetSysClockFreq+0x184>)
 8006266:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8006268:	bf00      	nop
    }
  }
  return sysclockfreq;
 800626a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800626c:	4618      	mov	r0, r3
 800626e:	3740      	adds	r7, #64	; 0x40
 8006270:	46bd      	mov	sp, r7
 8006272:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006276:	bf00      	nop
 8006278:	40023800 	.word	0x40023800
 800627c:	00f42400 	.word	0x00f42400
 8006280:	017d7840 	.word	0x017d7840

08006284 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006284:	b480      	push	{r7}
 8006286:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006288:	4b03      	ldr	r3, [pc, #12]	; (8006298 <HAL_RCC_GetHCLKFreq+0x14>)
 800628a:	681b      	ldr	r3, [r3, #0]
}
 800628c:	4618      	mov	r0, r3
 800628e:	46bd      	mov	sp, r7
 8006290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006294:	4770      	bx	lr
 8006296:	bf00      	nop
 8006298:	20000080 	.word	0x20000080

0800629c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800629c:	b580      	push	{r7, lr}
 800629e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80062a0:	f7ff fff0 	bl	8006284 <HAL_RCC_GetHCLKFreq>
 80062a4:	4602      	mov	r2, r0
 80062a6:	4b05      	ldr	r3, [pc, #20]	; (80062bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80062a8:	689b      	ldr	r3, [r3, #8]
 80062aa:	0b5b      	lsrs	r3, r3, #13
 80062ac:	f003 0307 	and.w	r3, r3, #7
 80062b0:	4903      	ldr	r1, [pc, #12]	; (80062c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80062b2:	5ccb      	ldrb	r3, [r1, r3]
 80062b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80062b8:	4618      	mov	r0, r3
 80062ba:	bd80      	pop	{r7, pc}
 80062bc:	40023800 	.word	0x40023800
 80062c0:	08007fb8 	.word	0x08007fb8

080062c4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80062c4:	b480      	push	{r7}
 80062c6:	b083      	sub	sp, #12
 80062c8:	af00      	add	r7, sp, #0
 80062ca:	6078      	str	r0, [r7, #4]
 80062cc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	220f      	movs	r2, #15
 80062d2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80062d4:	4b12      	ldr	r3, [pc, #72]	; (8006320 <HAL_RCC_GetClockConfig+0x5c>)
 80062d6:	689b      	ldr	r3, [r3, #8]
 80062d8:	f003 0203 	and.w	r2, r3, #3
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80062e0:	4b0f      	ldr	r3, [pc, #60]	; (8006320 <HAL_RCC_GetClockConfig+0x5c>)
 80062e2:	689b      	ldr	r3, [r3, #8]
 80062e4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80062ec:	4b0c      	ldr	r3, [pc, #48]	; (8006320 <HAL_RCC_GetClockConfig+0x5c>)
 80062ee:	689b      	ldr	r3, [r3, #8]
 80062f0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80062f8:	4b09      	ldr	r3, [pc, #36]	; (8006320 <HAL_RCC_GetClockConfig+0x5c>)
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	08db      	lsrs	r3, r3, #3
 80062fe:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8006306:	4b07      	ldr	r3, [pc, #28]	; (8006324 <HAL_RCC_GetClockConfig+0x60>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f003 0207 	and.w	r2, r3, #7
 800630e:	683b      	ldr	r3, [r7, #0]
 8006310:	601a      	str	r2, [r3, #0]
}
 8006312:	bf00      	nop
 8006314:	370c      	adds	r7, #12
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr
 800631e:	bf00      	nop
 8006320:	40023800 	.word	0x40023800
 8006324:	40023c00 	.word	0x40023c00

08006328 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b082      	sub	sp, #8
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d101      	bne.n	800633a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006336:	2301      	movs	r3, #1
 8006338:	e041      	b.n	80063be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006340:	b2db      	uxtb	r3, r3
 8006342:	2b00      	cmp	r3, #0
 8006344:	d106      	bne.n	8006354 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	2200      	movs	r2, #0
 800634a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800634e:	6878      	ldr	r0, [r7, #4]
 8006350:	f000 f839 	bl	80063c6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	2202      	movs	r2, #2
 8006358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681a      	ldr	r2, [r3, #0]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	3304      	adds	r3, #4
 8006364:	4619      	mov	r1, r3
 8006366:	4610      	mov	r0, r2
 8006368:	f000 fbb2 	bl	8006ad0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2201      	movs	r2, #1
 8006370:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	2201      	movs	r2, #1
 8006378:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2201      	movs	r2, #1
 8006380:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2201      	movs	r2, #1
 8006388:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2201      	movs	r2, #1
 8006390:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	2201      	movs	r2, #1
 8006398:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2201      	movs	r2, #1
 80063a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2201      	movs	r2, #1
 80063a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2201      	movs	r2, #1
 80063b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2201      	movs	r2, #1
 80063b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80063bc:	2300      	movs	r3, #0
}
 80063be:	4618      	mov	r0, r3
 80063c0:	3708      	adds	r7, #8
 80063c2:	46bd      	mov	sp, r7
 80063c4:	bd80      	pop	{r7, pc}

080063c6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80063c6:	b480      	push	{r7}
 80063c8:	b083      	sub	sp, #12
 80063ca:	af00      	add	r7, sp, #0
 80063cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80063ce:	bf00      	nop
 80063d0:	370c      	adds	r7, #12
 80063d2:	46bd      	mov	sp, r7
 80063d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d8:	4770      	bx	lr
	...

080063dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80063dc:	b480      	push	{r7}
 80063de:	b085      	sub	sp, #20
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063ea:	b2db      	uxtb	r3, r3
 80063ec:	2b01      	cmp	r3, #1
 80063ee:	d001      	beq.n	80063f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80063f0:	2301      	movs	r3, #1
 80063f2:	e04e      	b.n	8006492 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	2202      	movs	r2, #2
 80063f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	68da      	ldr	r2, [r3, #12]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f042 0201 	orr.w	r2, r2, #1
 800640a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4a23      	ldr	r2, [pc, #140]	; (80064a0 <HAL_TIM_Base_Start_IT+0xc4>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d022      	beq.n	800645c <HAL_TIM_Base_Start_IT+0x80>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800641e:	d01d      	beq.n	800645c <HAL_TIM_Base_Start_IT+0x80>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4a1f      	ldr	r2, [pc, #124]	; (80064a4 <HAL_TIM_Base_Start_IT+0xc8>)
 8006426:	4293      	cmp	r3, r2
 8006428:	d018      	beq.n	800645c <HAL_TIM_Base_Start_IT+0x80>
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	4a1e      	ldr	r2, [pc, #120]	; (80064a8 <HAL_TIM_Base_Start_IT+0xcc>)
 8006430:	4293      	cmp	r3, r2
 8006432:	d013      	beq.n	800645c <HAL_TIM_Base_Start_IT+0x80>
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	4a1c      	ldr	r2, [pc, #112]	; (80064ac <HAL_TIM_Base_Start_IT+0xd0>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d00e      	beq.n	800645c <HAL_TIM_Base_Start_IT+0x80>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	4a1b      	ldr	r2, [pc, #108]	; (80064b0 <HAL_TIM_Base_Start_IT+0xd4>)
 8006444:	4293      	cmp	r3, r2
 8006446:	d009      	beq.n	800645c <HAL_TIM_Base_Start_IT+0x80>
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a19      	ldr	r2, [pc, #100]	; (80064b4 <HAL_TIM_Base_Start_IT+0xd8>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d004      	beq.n	800645c <HAL_TIM_Base_Start_IT+0x80>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	4a18      	ldr	r2, [pc, #96]	; (80064b8 <HAL_TIM_Base_Start_IT+0xdc>)
 8006458:	4293      	cmp	r3, r2
 800645a:	d111      	bne.n	8006480 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	689b      	ldr	r3, [r3, #8]
 8006462:	f003 0307 	and.w	r3, r3, #7
 8006466:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	2b06      	cmp	r3, #6
 800646c:	d010      	beq.n	8006490 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f042 0201 	orr.w	r2, r2, #1
 800647c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800647e:	e007      	b.n	8006490 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	681a      	ldr	r2, [r3, #0]
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	f042 0201 	orr.w	r2, r2, #1
 800648e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006490:	2300      	movs	r3, #0
}
 8006492:	4618      	mov	r0, r3
 8006494:	3714      	adds	r7, #20
 8006496:	46bd      	mov	sp, r7
 8006498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649c:	4770      	bx	lr
 800649e:	bf00      	nop
 80064a0:	40010000 	.word	0x40010000
 80064a4:	40000400 	.word	0x40000400
 80064a8:	40000800 	.word	0x40000800
 80064ac:	40000c00 	.word	0x40000c00
 80064b0:	40010400 	.word	0x40010400
 80064b4:	40014000 	.word	0x40014000
 80064b8:	40001800 	.word	0x40001800

080064bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b082      	sub	sp, #8
 80064c0:	af00      	add	r7, sp, #0
 80064c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d101      	bne.n	80064ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80064ca:	2301      	movs	r3, #1
 80064cc:	e041      	b.n	8006552 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064d4:	b2db      	uxtb	r3, r3
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d106      	bne.n	80064e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2200      	movs	r2, #0
 80064de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80064e2:	6878      	ldr	r0, [r7, #4]
 80064e4:	f7fe f870 	bl	80045c8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2202      	movs	r2, #2
 80064ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	3304      	adds	r3, #4
 80064f8:	4619      	mov	r1, r3
 80064fa:	4610      	mov	r0, r2
 80064fc:	f000 fae8 	bl	8006ad0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2201      	movs	r2, #1
 8006514:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2201      	movs	r2, #1
 800651c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2201      	movs	r2, #1
 8006524:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2201      	movs	r2, #1
 800652c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2201      	movs	r2, #1
 8006534:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	2201      	movs	r2, #1
 800653c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	2201      	movs	r2, #1
 8006544:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	2201      	movs	r2, #1
 800654c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006550:	2300      	movs	r3, #0
}
 8006552:	4618      	mov	r0, r3
 8006554:	3708      	adds	r7, #8
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}
	...

0800655c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b084      	sub	sp, #16
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
 8006564:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	2b00      	cmp	r3, #0
 800656a:	d109      	bne.n	8006580 <HAL_TIM_PWM_Start+0x24>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006572:	b2db      	uxtb	r3, r3
 8006574:	2b01      	cmp	r3, #1
 8006576:	bf14      	ite	ne
 8006578:	2301      	movne	r3, #1
 800657a:	2300      	moveq	r3, #0
 800657c:	b2db      	uxtb	r3, r3
 800657e:	e022      	b.n	80065c6 <HAL_TIM_PWM_Start+0x6a>
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	2b04      	cmp	r3, #4
 8006584:	d109      	bne.n	800659a <HAL_TIM_PWM_Start+0x3e>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800658c:	b2db      	uxtb	r3, r3
 800658e:	2b01      	cmp	r3, #1
 8006590:	bf14      	ite	ne
 8006592:	2301      	movne	r3, #1
 8006594:	2300      	moveq	r3, #0
 8006596:	b2db      	uxtb	r3, r3
 8006598:	e015      	b.n	80065c6 <HAL_TIM_PWM_Start+0x6a>
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	2b08      	cmp	r3, #8
 800659e:	d109      	bne.n	80065b4 <HAL_TIM_PWM_Start+0x58>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	2b01      	cmp	r3, #1
 80065aa:	bf14      	ite	ne
 80065ac:	2301      	movne	r3, #1
 80065ae:	2300      	moveq	r3, #0
 80065b0:	b2db      	uxtb	r3, r3
 80065b2:	e008      	b.n	80065c6 <HAL_TIM_PWM_Start+0x6a>
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80065ba:	b2db      	uxtb	r3, r3
 80065bc:	2b01      	cmp	r3, #1
 80065be:	bf14      	ite	ne
 80065c0:	2301      	movne	r3, #1
 80065c2:	2300      	moveq	r3, #0
 80065c4:	b2db      	uxtb	r3, r3
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d001      	beq.n	80065ce <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80065ca:	2301      	movs	r3, #1
 80065cc:	e07c      	b.n	80066c8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80065ce:	683b      	ldr	r3, [r7, #0]
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d104      	bne.n	80065de <HAL_TIM_PWM_Start+0x82>
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2202      	movs	r2, #2
 80065d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065dc:	e013      	b.n	8006606 <HAL_TIM_PWM_Start+0xaa>
 80065de:	683b      	ldr	r3, [r7, #0]
 80065e0:	2b04      	cmp	r3, #4
 80065e2:	d104      	bne.n	80065ee <HAL_TIM_PWM_Start+0x92>
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2202      	movs	r2, #2
 80065e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80065ec:	e00b      	b.n	8006606 <HAL_TIM_PWM_Start+0xaa>
 80065ee:	683b      	ldr	r3, [r7, #0]
 80065f0:	2b08      	cmp	r3, #8
 80065f2:	d104      	bne.n	80065fe <HAL_TIM_PWM_Start+0xa2>
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2202      	movs	r2, #2
 80065f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80065fc:	e003      	b.n	8006606 <HAL_TIM_PWM_Start+0xaa>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2202      	movs	r2, #2
 8006602:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	2201      	movs	r2, #1
 800660c:	6839      	ldr	r1, [r7, #0]
 800660e:	4618      	mov	r0, r3
 8006610:	f000 fcae 	bl	8006f70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	4a2d      	ldr	r2, [pc, #180]	; (80066d0 <HAL_TIM_PWM_Start+0x174>)
 800661a:	4293      	cmp	r3, r2
 800661c:	d004      	beq.n	8006628 <HAL_TIM_PWM_Start+0xcc>
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	4a2c      	ldr	r2, [pc, #176]	; (80066d4 <HAL_TIM_PWM_Start+0x178>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d101      	bne.n	800662c <HAL_TIM_PWM_Start+0xd0>
 8006628:	2301      	movs	r3, #1
 800662a:	e000      	b.n	800662e <HAL_TIM_PWM_Start+0xd2>
 800662c:	2300      	movs	r3, #0
 800662e:	2b00      	cmp	r3, #0
 8006630:	d007      	beq.n	8006642 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006640:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4a22      	ldr	r2, [pc, #136]	; (80066d0 <HAL_TIM_PWM_Start+0x174>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d022      	beq.n	8006692 <HAL_TIM_PWM_Start+0x136>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006654:	d01d      	beq.n	8006692 <HAL_TIM_PWM_Start+0x136>
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a1f      	ldr	r2, [pc, #124]	; (80066d8 <HAL_TIM_PWM_Start+0x17c>)
 800665c:	4293      	cmp	r3, r2
 800665e:	d018      	beq.n	8006692 <HAL_TIM_PWM_Start+0x136>
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	4a1d      	ldr	r2, [pc, #116]	; (80066dc <HAL_TIM_PWM_Start+0x180>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d013      	beq.n	8006692 <HAL_TIM_PWM_Start+0x136>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	4a1c      	ldr	r2, [pc, #112]	; (80066e0 <HAL_TIM_PWM_Start+0x184>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d00e      	beq.n	8006692 <HAL_TIM_PWM_Start+0x136>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	4a16      	ldr	r2, [pc, #88]	; (80066d4 <HAL_TIM_PWM_Start+0x178>)
 800667a:	4293      	cmp	r3, r2
 800667c:	d009      	beq.n	8006692 <HAL_TIM_PWM_Start+0x136>
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	4a18      	ldr	r2, [pc, #96]	; (80066e4 <HAL_TIM_PWM_Start+0x188>)
 8006684:	4293      	cmp	r3, r2
 8006686:	d004      	beq.n	8006692 <HAL_TIM_PWM_Start+0x136>
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	4a16      	ldr	r2, [pc, #88]	; (80066e8 <HAL_TIM_PWM_Start+0x18c>)
 800668e:	4293      	cmp	r3, r2
 8006690:	d111      	bne.n	80066b6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	f003 0307 	and.w	r3, r3, #7
 800669c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	2b06      	cmp	r3, #6
 80066a2:	d010      	beq.n	80066c6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f042 0201 	orr.w	r2, r2, #1
 80066b2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80066b4:	e007      	b.n	80066c6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f042 0201 	orr.w	r2, r2, #1
 80066c4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80066c6:	2300      	movs	r3, #0
}
 80066c8:	4618      	mov	r0, r3
 80066ca:	3710      	adds	r7, #16
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bd80      	pop	{r7, pc}
 80066d0:	40010000 	.word	0x40010000
 80066d4:	40010400 	.word	0x40010400
 80066d8:	40000400 	.word	0x40000400
 80066dc:	40000800 	.word	0x40000800
 80066e0:	40000c00 	.word	0x40000c00
 80066e4:	40014000 	.word	0x40014000
 80066e8:	40001800 	.word	0x40001800

080066ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b082      	sub	sp, #8
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	691b      	ldr	r3, [r3, #16]
 80066fa:	f003 0302 	and.w	r3, r3, #2
 80066fe:	2b02      	cmp	r3, #2
 8006700:	d122      	bne.n	8006748 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	68db      	ldr	r3, [r3, #12]
 8006708:	f003 0302 	and.w	r3, r3, #2
 800670c:	2b02      	cmp	r3, #2
 800670e:	d11b      	bne.n	8006748 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f06f 0202 	mvn.w	r2, #2
 8006718:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	2201      	movs	r2, #1
 800671e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	699b      	ldr	r3, [r3, #24]
 8006726:	f003 0303 	and.w	r3, r3, #3
 800672a:	2b00      	cmp	r3, #0
 800672c:	d003      	beq.n	8006736 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800672e:	6878      	ldr	r0, [r7, #4]
 8006730:	f000 f9b0 	bl	8006a94 <HAL_TIM_IC_CaptureCallback>
 8006734:	e005      	b.n	8006742 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f000 f9a2 	bl	8006a80 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f000 f9b3 	bl	8006aa8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2200      	movs	r2, #0
 8006746:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	691b      	ldr	r3, [r3, #16]
 800674e:	f003 0304 	and.w	r3, r3, #4
 8006752:	2b04      	cmp	r3, #4
 8006754:	d122      	bne.n	800679c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	68db      	ldr	r3, [r3, #12]
 800675c:	f003 0304 	and.w	r3, r3, #4
 8006760:	2b04      	cmp	r3, #4
 8006762:	d11b      	bne.n	800679c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	f06f 0204 	mvn.w	r2, #4
 800676c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	2202      	movs	r2, #2
 8006772:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	699b      	ldr	r3, [r3, #24]
 800677a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800677e:	2b00      	cmp	r3, #0
 8006780:	d003      	beq.n	800678a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006782:	6878      	ldr	r0, [r7, #4]
 8006784:	f000 f986 	bl	8006a94 <HAL_TIM_IC_CaptureCallback>
 8006788:	e005      	b.n	8006796 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800678a:	6878      	ldr	r0, [r7, #4]
 800678c:	f000 f978 	bl	8006a80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006790:	6878      	ldr	r0, [r7, #4]
 8006792:	f000 f989 	bl	8006aa8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	691b      	ldr	r3, [r3, #16]
 80067a2:	f003 0308 	and.w	r3, r3, #8
 80067a6:	2b08      	cmp	r3, #8
 80067a8:	d122      	bne.n	80067f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	f003 0308 	and.w	r3, r3, #8
 80067b4:	2b08      	cmp	r3, #8
 80067b6:	d11b      	bne.n	80067f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f06f 0208 	mvn.w	r2, #8
 80067c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	2204      	movs	r2, #4
 80067c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	69db      	ldr	r3, [r3, #28]
 80067ce:	f003 0303 	and.w	r3, r3, #3
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d003      	beq.n	80067de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80067d6:	6878      	ldr	r0, [r7, #4]
 80067d8:	f000 f95c 	bl	8006a94 <HAL_TIM_IC_CaptureCallback>
 80067dc:	e005      	b.n	80067ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f000 f94e 	bl	8006a80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80067e4:	6878      	ldr	r0, [r7, #4]
 80067e6:	f000 f95f 	bl	8006aa8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2200      	movs	r2, #0
 80067ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	691b      	ldr	r3, [r3, #16]
 80067f6:	f003 0310 	and.w	r3, r3, #16
 80067fa:	2b10      	cmp	r3, #16
 80067fc:	d122      	bne.n	8006844 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	68db      	ldr	r3, [r3, #12]
 8006804:	f003 0310 	and.w	r3, r3, #16
 8006808:	2b10      	cmp	r3, #16
 800680a:	d11b      	bne.n	8006844 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f06f 0210 	mvn.w	r2, #16
 8006814:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	2208      	movs	r2, #8
 800681a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	69db      	ldr	r3, [r3, #28]
 8006822:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006826:	2b00      	cmp	r3, #0
 8006828:	d003      	beq.n	8006832 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800682a:	6878      	ldr	r0, [r7, #4]
 800682c:	f000 f932 	bl	8006a94 <HAL_TIM_IC_CaptureCallback>
 8006830:	e005      	b.n	800683e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006832:	6878      	ldr	r0, [r7, #4]
 8006834:	f000 f924 	bl	8006a80 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f000 f935 	bl	8006aa8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	2200      	movs	r2, #0
 8006842:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	691b      	ldr	r3, [r3, #16]
 800684a:	f003 0301 	and.w	r3, r3, #1
 800684e:	2b01      	cmp	r3, #1
 8006850:	d10e      	bne.n	8006870 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	68db      	ldr	r3, [r3, #12]
 8006858:	f003 0301 	and.w	r3, r3, #1
 800685c:	2b01      	cmp	r3, #1
 800685e:	d107      	bne.n	8006870 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f06f 0201 	mvn.w	r2, #1
 8006868:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800686a:	6878      	ldr	r0, [r7, #4]
 800686c:	f7fc f842 	bl	80028f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	691b      	ldr	r3, [r3, #16]
 8006876:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800687a:	2b80      	cmp	r3, #128	; 0x80
 800687c:	d10e      	bne.n	800689c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	68db      	ldr	r3, [r3, #12]
 8006884:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006888:	2b80      	cmp	r3, #128	; 0x80
 800688a:	d107      	bne.n	800689c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006894:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f000 fc16 	bl	80070c8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	691b      	ldr	r3, [r3, #16]
 80068a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068a6:	2b40      	cmp	r3, #64	; 0x40
 80068a8:	d10e      	bne.n	80068c8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68db      	ldr	r3, [r3, #12]
 80068b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068b4:	2b40      	cmp	r3, #64	; 0x40
 80068b6:	d107      	bne.n	80068c8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80068c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f000 f8fa 	bl	8006abc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	691b      	ldr	r3, [r3, #16]
 80068ce:	f003 0320 	and.w	r3, r3, #32
 80068d2:	2b20      	cmp	r3, #32
 80068d4:	d10e      	bne.n	80068f4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	68db      	ldr	r3, [r3, #12]
 80068dc:	f003 0320 	and.w	r3, r3, #32
 80068e0:	2b20      	cmp	r3, #32
 80068e2:	d107      	bne.n	80068f4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f06f 0220 	mvn.w	r2, #32
 80068ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	f000 fbe0 	bl	80070b4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80068f4:	bf00      	nop
 80068f6:	3708      	adds	r7, #8
 80068f8:	46bd      	mov	sp, r7
 80068fa:	bd80      	pop	{r7, pc}

080068fc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80068fc:	b580      	push	{r7, lr}
 80068fe:	b086      	sub	sp, #24
 8006900:	af00      	add	r7, sp, #0
 8006902:	60f8      	str	r0, [r7, #12]
 8006904:	60b9      	str	r1, [r7, #8]
 8006906:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006908:	2300      	movs	r3, #0
 800690a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006912:	2b01      	cmp	r3, #1
 8006914:	d101      	bne.n	800691a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006916:	2302      	movs	r3, #2
 8006918:	e0ae      	b.n	8006a78 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800691a:	68fb      	ldr	r3, [r7, #12]
 800691c:	2201      	movs	r2, #1
 800691e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2b0c      	cmp	r3, #12
 8006926:	f200 809f 	bhi.w	8006a68 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800692a:	a201      	add	r2, pc, #4	; (adr r2, 8006930 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800692c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006930:	08006965 	.word	0x08006965
 8006934:	08006a69 	.word	0x08006a69
 8006938:	08006a69 	.word	0x08006a69
 800693c:	08006a69 	.word	0x08006a69
 8006940:	080069a5 	.word	0x080069a5
 8006944:	08006a69 	.word	0x08006a69
 8006948:	08006a69 	.word	0x08006a69
 800694c:	08006a69 	.word	0x08006a69
 8006950:	080069e7 	.word	0x080069e7
 8006954:	08006a69 	.word	0x08006a69
 8006958:	08006a69 	.word	0x08006a69
 800695c:	08006a69 	.word	0x08006a69
 8006960:	08006a27 	.word	0x08006a27
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	68b9      	ldr	r1, [r7, #8]
 800696a:	4618      	mov	r0, r3
 800696c:	f000 f950 	bl	8006c10 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	699a      	ldr	r2, [r3, #24]
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	f042 0208 	orr.w	r2, r2, #8
 800697e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	699a      	ldr	r2, [r3, #24]
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f022 0204 	bic.w	r2, r2, #4
 800698e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	6999      	ldr	r1, [r3, #24]
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	691a      	ldr	r2, [r3, #16]
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	430a      	orrs	r2, r1
 80069a0:	619a      	str	r2, [r3, #24]
      break;
 80069a2:	e064      	b.n	8006a6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	68b9      	ldr	r1, [r7, #8]
 80069aa:	4618      	mov	r0, r3
 80069ac:	f000 f9a0 	bl	8006cf0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	699a      	ldr	r2, [r3, #24]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069be:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	699a      	ldr	r2, [r3, #24]
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069ce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	6999      	ldr	r1, [r3, #24]
 80069d6:	68bb      	ldr	r3, [r7, #8]
 80069d8:	691b      	ldr	r3, [r3, #16]
 80069da:	021a      	lsls	r2, r3, #8
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	430a      	orrs	r2, r1
 80069e2:	619a      	str	r2, [r3, #24]
      break;
 80069e4:	e043      	b.n	8006a6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	68b9      	ldr	r1, [r7, #8]
 80069ec:	4618      	mov	r0, r3
 80069ee:	f000 f9f5 	bl	8006ddc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80069f2:	68fb      	ldr	r3, [r7, #12]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	69da      	ldr	r2, [r3, #28]
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	f042 0208 	orr.w	r2, r2, #8
 8006a00:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006a02:	68fb      	ldr	r3, [r7, #12]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	69da      	ldr	r2, [r3, #28]
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f022 0204 	bic.w	r2, r2, #4
 8006a10:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	69d9      	ldr	r1, [r3, #28]
 8006a18:	68bb      	ldr	r3, [r7, #8]
 8006a1a:	691a      	ldr	r2, [r3, #16]
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	430a      	orrs	r2, r1
 8006a22:	61da      	str	r2, [r3, #28]
      break;
 8006a24:	e023      	b.n	8006a6e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	68b9      	ldr	r1, [r7, #8]
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f000 fa49 	bl	8006ec4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	69da      	ldr	r2, [r3, #28]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a40:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	69da      	ldr	r2, [r3, #28]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a50:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	69d9      	ldr	r1, [r3, #28]
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	691b      	ldr	r3, [r3, #16]
 8006a5c:	021a      	lsls	r2, r3, #8
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	430a      	orrs	r2, r1
 8006a64:	61da      	str	r2, [r3, #28]
      break;
 8006a66:	e002      	b.n	8006a6e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	75fb      	strb	r3, [r7, #23]
      break;
 8006a6c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	2200      	movs	r2, #0
 8006a72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006a76:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a78:	4618      	mov	r0, r3
 8006a7a:	3718      	adds	r7, #24
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	bd80      	pop	{r7, pc}

08006a80 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a80:	b480      	push	{r7}
 8006a82:	b083      	sub	sp, #12
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a88:	bf00      	nop
 8006a8a:	370c      	adds	r7, #12
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr

08006a94 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b083      	sub	sp, #12
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a9c:	bf00      	nop
 8006a9e:	370c      	adds	r7, #12
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa6:	4770      	bx	lr

08006aa8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b083      	sub	sp, #12
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006ab0:	bf00      	nop
 8006ab2:	370c      	adds	r7, #12
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aba:	4770      	bx	lr

08006abc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b083      	sub	sp, #12
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006ac4:	bf00      	nop
 8006ac6:	370c      	adds	r7, #12
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ace:	4770      	bx	lr

08006ad0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b085      	sub	sp, #20
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
 8006ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	4a40      	ldr	r2, [pc, #256]	; (8006be4 <TIM_Base_SetConfig+0x114>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d013      	beq.n	8006b10 <TIM_Base_SetConfig+0x40>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006aee:	d00f      	beq.n	8006b10 <TIM_Base_SetConfig+0x40>
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	4a3d      	ldr	r2, [pc, #244]	; (8006be8 <TIM_Base_SetConfig+0x118>)
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d00b      	beq.n	8006b10 <TIM_Base_SetConfig+0x40>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	4a3c      	ldr	r2, [pc, #240]	; (8006bec <TIM_Base_SetConfig+0x11c>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d007      	beq.n	8006b10 <TIM_Base_SetConfig+0x40>
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	4a3b      	ldr	r2, [pc, #236]	; (8006bf0 <TIM_Base_SetConfig+0x120>)
 8006b04:	4293      	cmp	r3, r2
 8006b06:	d003      	beq.n	8006b10 <TIM_Base_SetConfig+0x40>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	4a3a      	ldr	r2, [pc, #232]	; (8006bf4 <TIM_Base_SetConfig+0x124>)
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	d108      	bne.n	8006b22 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	68fa      	ldr	r2, [r7, #12]
 8006b1e:	4313      	orrs	r3, r2
 8006b20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	4a2f      	ldr	r2, [pc, #188]	; (8006be4 <TIM_Base_SetConfig+0x114>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d02b      	beq.n	8006b82 <TIM_Base_SetConfig+0xb2>
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b30:	d027      	beq.n	8006b82 <TIM_Base_SetConfig+0xb2>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	4a2c      	ldr	r2, [pc, #176]	; (8006be8 <TIM_Base_SetConfig+0x118>)
 8006b36:	4293      	cmp	r3, r2
 8006b38:	d023      	beq.n	8006b82 <TIM_Base_SetConfig+0xb2>
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	4a2b      	ldr	r2, [pc, #172]	; (8006bec <TIM_Base_SetConfig+0x11c>)
 8006b3e:	4293      	cmp	r3, r2
 8006b40:	d01f      	beq.n	8006b82 <TIM_Base_SetConfig+0xb2>
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	4a2a      	ldr	r2, [pc, #168]	; (8006bf0 <TIM_Base_SetConfig+0x120>)
 8006b46:	4293      	cmp	r3, r2
 8006b48:	d01b      	beq.n	8006b82 <TIM_Base_SetConfig+0xb2>
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	4a29      	ldr	r2, [pc, #164]	; (8006bf4 <TIM_Base_SetConfig+0x124>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d017      	beq.n	8006b82 <TIM_Base_SetConfig+0xb2>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	4a28      	ldr	r2, [pc, #160]	; (8006bf8 <TIM_Base_SetConfig+0x128>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d013      	beq.n	8006b82 <TIM_Base_SetConfig+0xb2>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	4a27      	ldr	r2, [pc, #156]	; (8006bfc <TIM_Base_SetConfig+0x12c>)
 8006b5e:	4293      	cmp	r3, r2
 8006b60:	d00f      	beq.n	8006b82 <TIM_Base_SetConfig+0xb2>
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	4a26      	ldr	r2, [pc, #152]	; (8006c00 <TIM_Base_SetConfig+0x130>)
 8006b66:	4293      	cmp	r3, r2
 8006b68:	d00b      	beq.n	8006b82 <TIM_Base_SetConfig+0xb2>
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	4a25      	ldr	r2, [pc, #148]	; (8006c04 <TIM_Base_SetConfig+0x134>)
 8006b6e:	4293      	cmp	r3, r2
 8006b70:	d007      	beq.n	8006b82 <TIM_Base_SetConfig+0xb2>
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	4a24      	ldr	r2, [pc, #144]	; (8006c08 <TIM_Base_SetConfig+0x138>)
 8006b76:	4293      	cmp	r3, r2
 8006b78:	d003      	beq.n	8006b82 <TIM_Base_SetConfig+0xb2>
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	4a23      	ldr	r2, [pc, #140]	; (8006c0c <TIM_Base_SetConfig+0x13c>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d108      	bne.n	8006b94 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	68db      	ldr	r3, [r3, #12]
 8006b8e:	68fa      	ldr	r2, [r7, #12]
 8006b90:	4313      	orrs	r3, r2
 8006b92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	695b      	ldr	r3, [r3, #20]
 8006b9e:	4313      	orrs	r3, r2
 8006ba0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	68fa      	ldr	r2, [r7, #12]
 8006ba6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ba8:	683b      	ldr	r3, [r7, #0]
 8006baa:	689a      	ldr	r2, [r3, #8]
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006bb0:	683b      	ldr	r3, [r7, #0]
 8006bb2:	681a      	ldr	r2, [r3, #0]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	4a0a      	ldr	r2, [pc, #40]	; (8006be4 <TIM_Base_SetConfig+0x114>)
 8006bbc:	4293      	cmp	r3, r2
 8006bbe:	d003      	beq.n	8006bc8 <TIM_Base_SetConfig+0xf8>
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	4a0c      	ldr	r2, [pc, #48]	; (8006bf4 <TIM_Base_SetConfig+0x124>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d103      	bne.n	8006bd0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	691a      	ldr	r2, [r3, #16]
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	2201      	movs	r2, #1
 8006bd4:	615a      	str	r2, [r3, #20]
}
 8006bd6:	bf00      	nop
 8006bd8:	3714      	adds	r7, #20
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be0:	4770      	bx	lr
 8006be2:	bf00      	nop
 8006be4:	40010000 	.word	0x40010000
 8006be8:	40000400 	.word	0x40000400
 8006bec:	40000800 	.word	0x40000800
 8006bf0:	40000c00 	.word	0x40000c00
 8006bf4:	40010400 	.word	0x40010400
 8006bf8:	40014000 	.word	0x40014000
 8006bfc:	40014400 	.word	0x40014400
 8006c00:	40014800 	.word	0x40014800
 8006c04:	40001800 	.word	0x40001800
 8006c08:	40001c00 	.word	0x40001c00
 8006c0c:	40002000 	.word	0x40002000

08006c10 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b087      	sub	sp, #28
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
 8006c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6a1b      	ldr	r3, [r3, #32]
 8006c1e:	f023 0201 	bic.w	r2, r3, #1
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6a1b      	ldr	r3, [r3, #32]
 8006c2a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	699b      	ldr	r3, [r3, #24]
 8006c36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	f023 0303 	bic.w	r3, r3, #3
 8006c46:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006c48:	683b      	ldr	r3, [r7, #0]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	68fa      	ldr	r2, [r7, #12]
 8006c4e:	4313      	orrs	r3, r2
 8006c50:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006c52:	697b      	ldr	r3, [r7, #20]
 8006c54:	f023 0302 	bic.w	r3, r3, #2
 8006c58:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	689b      	ldr	r3, [r3, #8]
 8006c5e:	697a      	ldr	r2, [r7, #20]
 8006c60:	4313      	orrs	r3, r2
 8006c62:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	4a20      	ldr	r2, [pc, #128]	; (8006ce8 <TIM_OC1_SetConfig+0xd8>)
 8006c68:	4293      	cmp	r3, r2
 8006c6a:	d003      	beq.n	8006c74 <TIM_OC1_SetConfig+0x64>
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	4a1f      	ldr	r2, [pc, #124]	; (8006cec <TIM_OC1_SetConfig+0xdc>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d10c      	bne.n	8006c8e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006c74:	697b      	ldr	r3, [r7, #20]
 8006c76:	f023 0308 	bic.w	r3, r3, #8
 8006c7a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	68db      	ldr	r3, [r3, #12]
 8006c80:	697a      	ldr	r2, [r7, #20]
 8006c82:	4313      	orrs	r3, r2
 8006c84:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006c86:	697b      	ldr	r3, [r7, #20]
 8006c88:	f023 0304 	bic.w	r3, r3, #4
 8006c8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	4a15      	ldr	r2, [pc, #84]	; (8006ce8 <TIM_OC1_SetConfig+0xd8>)
 8006c92:	4293      	cmp	r3, r2
 8006c94:	d003      	beq.n	8006c9e <TIM_OC1_SetConfig+0x8e>
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	4a14      	ldr	r2, [pc, #80]	; (8006cec <TIM_OC1_SetConfig+0xdc>)
 8006c9a:	4293      	cmp	r3, r2
 8006c9c:	d111      	bne.n	8006cc2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006c9e:	693b      	ldr	r3, [r7, #16]
 8006ca0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006ca4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006cac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006cae:	683b      	ldr	r3, [r7, #0]
 8006cb0:	695b      	ldr	r3, [r3, #20]
 8006cb2:	693a      	ldr	r2, [r7, #16]
 8006cb4:	4313      	orrs	r3, r2
 8006cb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	699b      	ldr	r3, [r3, #24]
 8006cbc:	693a      	ldr	r2, [r7, #16]
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	693a      	ldr	r2, [r7, #16]
 8006cc6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	68fa      	ldr	r2, [r7, #12]
 8006ccc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	685a      	ldr	r2, [r3, #4]
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	697a      	ldr	r2, [r7, #20]
 8006cda:	621a      	str	r2, [r3, #32]
}
 8006cdc:	bf00      	nop
 8006cde:	371c      	adds	r7, #28
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce6:	4770      	bx	lr
 8006ce8:	40010000 	.word	0x40010000
 8006cec:	40010400 	.word	0x40010400

08006cf0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006cf0:	b480      	push	{r7}
 8006cf2:	b087      	sub	sp, #28
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	6078      	str	r0, [r7, #4]
 8006cf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6a1b      	ldr	r3, [r3, #32]
 8006cfe:	f023 0210 	bic.w	r2, r3, #16
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6a1b      	ldr	r3, [r3, #32]
 8006d0a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	685b      	ldr	r3, [r3, #4]
 8006d10:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	699b      	ldr	r3, [r3, #24]
 8006d16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d1e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d26:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	021b      	lsls	r3, r3, #8
 8006d2e:	68fa      	ldr	r2, [r7, #12]
 8006d30:	4313      	orrs	r3, r2
 8006d32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006d34:	697b      	ldr	r3, [r7, #20]
 8006d36:	f023 0320 	bic.w	r3, r3, #32
 8006d3a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006d3c:	683b      	ldr	r3, [r7, #0]
 8006d3e:	689b      	ldr	r3, [r3, #8]
 8006d40:	011b      	lsls	r3, r3, #4
 8006d42:	697a      	ldr	r2, [r7, #20]
 8006d44:	4313      	orrs	r3, r2
 8006d46:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	4a22      	ldr	r2, [pc, #136]	; (8006dd4 <TIM_OC2_SetConfig+0xe4>)
 8006d4c:	4293      	cmp	r3, r2
 8006d4e:	d003      	beq.n	8006d58 <TIM_OC2_SetConfig+0x68>
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	4a21      	ldr	r2, [pc, #132]	; (8006dd8 <TIM_OC2_SetConfig+0xe8>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d10d      	bne.n	8006d74 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006d58:	697b      	ldr	r3, [r7, #20]
 8006d5a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006d5e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	68db      	ldr	r3, [r3, #12]
 8006d64:	011b      	lsls	r3, r3, #4
 8006d66:	697a      	ldr	r2, [r7, #20]
 8006d68:	4313      	orrs	r3, r2
 8006d6a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006d72:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	4a17      	ldr	r2, [pc, #92]	; (8006dd4 <TIM_OC2_SetConfig+0xe4>)
 8006d78:	4293      	cmp	r3, r2
 8006d7a:	d003      	beq.n	8006d84 <TIM_OC2_SetConfig+0x94>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	4a16      	ldr	r2, [pc, #88]	; (8006dd8 <TIM_OC2_SetConfig+0xe8>)
 8006d80:	4293      	cmp	r3, r2
 8006d82:	d113      	bne.n	8006dac <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006d84:	693b      	ldr	r3, [r7, #16]
 8006d86:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006d8a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006d8c:	693b      	ldr	r3, [r7, #16]
 8006d8e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006d92:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	695b      	ldr	r3, [r3, #20]
 8006d98:	009b      	lsls	r3, r3, #2
 8006d9a:	693a      	ldr	r2, [r7, #16]
 8006d9c:	4313      	orrs	r3, r2
 8006d9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	699b      	ldr	r3, [r3, #24]
 8006da4:	009b      	lsls	r3, r3, #2
 8006da6:	693a      	ldr	r2, [r7, #16]
 8006da8:	4313      	orrs	r3, r2
 8006daa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	693a      	ldr	r2, [r7, #16]
 8006db0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	68fa      	ldr	r2, [r7, #12]
 8006db6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	685a      	ldr	r2, [r3, #4]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	697a      	ldr	r2, [r7, #20]
 8006dc4:	621a      	str	r2, [r3, #32]
}
 8006dc6:	bf00      	nop
 8006dc8:	371c      	adds	r7, #28
 8006dca:	46bd      	mov	sp, r7
 8006dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd0:	4770      	bx	lr
 8006dd2:	bf00      	nop
 8006dd4:	40010000 	.word	0x40010000
 8006dd8:	40010400 	.word	0x40010400

08006ddc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b087      	sub	sp, #28
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
 8006de4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6a1b      	ldr	r3, [r3, #32]
 8006dea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6a1b      	ldr	r3, [r3, #32]
 8006df6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	69db      	ldr	r3, [r3, #28]
 8006e02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f023 0303 	bic.w	r3, r3, #3
 8006e12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e14:	683b      	ldr	r3, [r7, #0]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	68fa      	ldr	r2, [r7, #12]
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006e1e:	697b      	ldr	r3, [r7, #20]
 8006e20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006e24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	689b      	ldr	r3, [r3, #8]
 8006e2a:	021b      	lsls	r3, r3, #8
 8006e2c:	697a      	ldr	r2, [r7, #20]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	4a21      	ldr	r2, [pc, #132]	; (8006ebc <TIM_OC3_SetConfig+0xe0>)
 8006e36:	4293      	cmp	r3, r2
 8006e38:	d003      	beq.n	8006e42 <TIM_OC3_SetConfig+0x66>
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	4a20      	ldr	r2, [pc, #128]	; (8006ec0 <TIM_OC3_SetConfig+0xe4>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d10d      	bne.n	8006e5e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006e42:	697b      	ldr	r3, [r7, #20]
 8006e44:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006e48:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006e4a:	683b      	ldr	r3, [r7, #0]
 8006e4c:	68db      	ldr	r3, [r3, #12]
 8006e4e:	021b      	lsls	r3, r3, #8
 8006e50:	697a      	ldr	r2, [r7, #20]
 8006e52:	4313      	orrs	r3, r2
 8006e54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006e56:	697b      	ldr	r3, [r7, #20]
 8006e58:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006e5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	4a16      	ldr	r2, [pc, #88]	; (8006ebc <TIM_OC3_SetConfig+0xe0>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d003      	beq.n	8006e6e <TIM_OC3_SetConfig+0x92>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	4a15      	ldr	r2, [pc, #84]	; (8006ec0 <TIM_OC3_SetConfig+0xe4>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d113      	bne.n	8006e96 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006e6e:	693b      	ldr	r3, [r7, #16]
 8006e70:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006e74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006e76:	693b      	ldr	r3, [r7, #16]
 8006e78:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006e7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	695b      	ldr	r3, [r3, #20]
 8006e82:	011b      	lsls	r3, r3, #4
 8006e84:	693a      	ldr	r2, [r7, #16]
 8006e86:	4313      	orrs	r3, r2
 8006e88:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	699b      	ldr	r3, [r3, #24]
 8006e8e:	011b      	lsls	r3, r3, #4
 8006e90:	693a      	ldr	r2, [r7, #16]
 8006e92:	4313      	orrs	r3, r2
 8006e94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	693a      	ldr	r2, [r7, #16]
 8006e9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	68fa      	ldr	r2, [r7, #12]
 8006ea0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	685a      	ldr	r2, [r3, #4]
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	697a      	ldr	r2, [r7, #20]
 8006eae:	621a      	str	r2, [r3, #32]
}
 8006eb0:	bf00      	nop
 8006eb2:	371c      	adds	r7, #28
 8006eb4:	46bd      	mov	sp, r7
 8006eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eba:	4770      	bx	lr
 8006ebc:	40010000 	.word	0x40010000
 8006ec0:	40010400 	.word	0x40010400

08006ec4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006ec4:	b480      	push	{r7}
 8006ec6:	b087      	sub	sp, #28
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
 8006ecc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	6a1b      	ldr	r3, [r3, #32]
 8006ed2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6a1b      	ldr	r3, [r3, #32]
 8006ede:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	685b      	ldr	r3, [r3, #4]
 8006ee4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	69db      	ldr	r3, [r3, #28]
 8006eea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ef2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006efa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	021b      	lsls	r3, r3, #8
 8006f02:	68fa      	ldr	r2, [r7, #12]
 8006f04:	4313      	orrs	r3, r2
 8006f06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006f08:	693b      	ldr	r3, [r7, #16]
 8006f0a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006f10:	683b      	ldr	r3, [r7, #0]
 8006f12:	689b      	ldr	r3, [r3, #8]
 8006f14:	031b      	lsls	r3, r3, #12
 8006f16:	693a      	ldr	r2, [r7, #16]
 8006f18:	4313      	orrs	r3, r2
 8006f1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	4a12      	ldr	r2, [pc, #72]	; (8006f68 <TIM_OC4_SetConfig+0xa4>)
 8006f20:	4293      	cmp	r3, r2
 8006f22:	d003      	beq.n	8006f2c <TIM_OC4_SetConfig+0x68>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	4a11      	ldr	r2, [pc, #68]	; (8006f6c <TIM_OC4_SetConfig+0xa8>)
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d109      	bne.n	8006f40 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006f2c:	697b      	ldr	r3, [r7, #20]
 8006f2e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f32:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	695b      	ldr	r3, [r3, #20]
 8006f38:	019b      	lsls	r3, r3, #6
 8006f3a:	697a      	ldr	r2, [r7, #20]
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	697a      	ldr	r2, [r7, #20]
 8006f44:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	68fa      	ldr	r2, [r7, #12]
 8006f4a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	685a      	ldr	r2, [r3, #4]
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	693a      	ldr	r2, [r7, #16]
 8006f58:	621a      	str	r2, [r3, #32]
}
 8006f5a:	bf00      	nop
 8006f5c:	371c      	adds	r7, #28
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f64:	4770      	bx	lr
 8006f66:	bf00      	nop
 8006f68:	40010000 	.word	0x40010000
 8006f6c:	40010400 	.word	0x40010400

08006f70 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006f70:	b480      	push	{r7}
 8006f72:	b087      	sub	sp, #28
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	60f8      	str	r0, [r7, #12]
 8006f78:	60b9      	str	r1, [r7, #8]
 8006f7a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006f7c:	68bb      	ldr	r3, [r7, #8]
 8006f7e:	f003 031f 	and.w	r3, r3, #31
 8006f82:	2201      	movs	r2, #1
 8006f84:	fa02 f303 	lsl.w	r3, r2, r3
 8006f88:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	6a1a      	ldr	r2, [r3, #32]
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	43db      	mvns	r3, r3
 8006f92:	401a      	ands	r2, r3
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	6a1a      	ldr	r2, [r3, #32]
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	f003 031f 	and.w	r3, r3, #31
 8006fa2:	6879      	ldr	r1, [r7, #4]
 8006fa4:	fa01 f303 	lsl.w	r3, r1, r3
 8006fa8:	431a      	orrs	r2, r3
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	621a      	str	r2, [r3, #32]
}
 8006fae:	bf00      	nop
 8006fb0:	371c      	adds	r7, #28
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb8:	4770      	bx	lr
	...

08006fbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006fbc:	b480      	push	{r7}
 8006fbe:	b085      	sub	sp, #20
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
 8006fc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	d101      	bne.n	8006fd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006fd0:	2302      	movs	r3, #2
 8006fd2:	e05a      	b.n	800708a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2202      	movs	r2, #2
 8006fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	685b      	ldr	r3, [r3, #4]
 8006fea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	689b      	ldr	r3, [r3, #8]
 8006ff2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ffa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	68fa      	ldr	r2, [r7, #12]
 8007002:	4313      	orrs	r3, r2
 8007004:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	68fa      	ldr	r2, [r7, #12]
 800700c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	4a21      	ldr	r2, [pc, #132]	; (8007098 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007014:	4293      	cmp	r3, r2
 8007016:	d022      	beq.n	800705e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007020:	d01d      	beq.n	800705e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4a1d      	ldr	r2, [pc, #116]	; (800709c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d018      	beq.n	800705e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	4a1b      	ldr	r2, [pc, #108]	; (80070a0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007032:	4293      	cmp	r3, r2
 8007034:	d013      	beq.n	800705e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a1a      	ldr	r2, [pc, #104]	; (80070a4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800703c:	4293      	cmp	r3, r2
 800703e:	d00e      	beq.n	800705e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	4a18      	ldr	r2, [pc, #96]	; (80070a8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d009      	beq.n	800705e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	4a17      	ldr	r2, [pc, #92]	; (80070ac <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d004      	beq.n	800705e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a15      	ldr	r2, [pc, #84]	; (80070b0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800705a:	4293      	cmp	r3, r2
 800705c:	d10c      	bne.n	8007078 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800705e:	68bb      	ldr	r3, [r7, #8]
 8007060:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007064:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007066:	683b      	ldr	r3, [r7, #0]
 8007068:	685b      	ldr	r3, [r3, #4]
 800706a:	68ba      	ldr	r2, [r7, #8]
 800706c:	4313      	orrs	r3, r2
 800706e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	68ba      	ldr	r2, [r7, #8]
 8007076:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2201      	movs	r2, #1
 800707c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2200      	movs	r2, #0
 8007084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007088:	2300      	movs	r3, #0
}
 800708a:	4618      	mov	r0, r3
 800708c:	3714      	adds	r7, #20
 800708e:	46bd      	mov	sp, r7
 8007090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007094:	4770      	bx	lr
 8007096:	bf00      	nop
 8007098:	40010000 	.word	0x40010000
 800709c:	40000400 	.word	0x40000400
 80070a0:	40000800 	.word	0x40000800
 80070a4:	40000c00 	.word	0x40000c00
 80070a8:	40010400 	.word	0x40010400
 80070ac:	40014000 	.word	0x40014000
 80070b0:	40001800 	.word	0x40001800

080070b4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b083      	sub	sp, #12
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80070bc:	bf00      	nop
 80070be:	370c      	adds	r7, #12
 80070c0:	46bd      	mov	sp, r7
 80070c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c6:	4770      	bx	lr

080070c8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80070c8:	b480      	push	{r7}
 80070ca:	b083      	sub	sp, #12
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80070d0:	bf00      	nop
 80070d2:	370c      	adds	r7, #12
 80070d4:	46bd      	mov	sp, r7
 80070d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070da:	4770      	bx	lr
 80070dc:	0000      	movs	r0, r0
	...

080070e0 <log>:
 80070e0:	b538      	push	{r3, r4, r5, lr}
 80070e2:	ed2d 8b02 	vpush	{d8}
 80070e6:	ec55 4b10 	vmov	r4, r5, d0
 80070ea:	f000 f839 	bl	8007160 <__ieee754_log>
 80070ee:	4622      	mov	r2, r4
 80070f0:	462b      	mov	r3, r5
 80070f2:	4620      	mov	r0, r4
 80070f4:	4629      	mov	r1, r5
 80070f6:	eeb0 8a40 	vmov.f32	s16, s0
 80070fa:	eef0 8a60 	vmov.f32	s17, s1
 80070fe:	f7f9 fd1d 	bl	8000b3c <__aeabi_dcmpun>
 8007102:	b998      	cbnz	r0, 800712c <log+0x4c>
 8007104:	2200      	movs	r2, #0
 8007106:	2300      	movs	r3, #0
 8007108:	4620      	mov	r0, r4
 800710a:	4629      	mov	r1, r5
 800710c:	f7f9 fd0c 	bl	8000b28 <__aeabi_dcmpgt>
 8007110:	b960      	cbnz	r0, 800712c <log+0x4c>
 8007112:	2200      	movs	r2, #0
 8007114:	2300      	movs	r3, #0
 8007116:	4620      	mov	r0, r4
 8007118:	4629      	mov	r1, r5
 800711a:	f7f9 fcdd 	bl	8000ad8 <__aeabi_dcmpeq>
 800711e:	b160      	cbz	r0, 800713a <log+0x5a>
 8007120:	f000 f9e2 	bl	80074e8 <__errno>
 8007124:	ed9f 8b0a 	vldr	d8, [pc, #40]	; 8007150 <log+0x70>
 8007128:	2322      	movs	r3, #34	; 0x22
 800712a:	6003      	str	r3, [r0, #0]
 800712c:	eeb0 0a48 	vmov.f32	s0, s16
 8007130:	eef0 0a68 	vmov.f32	s1, s17
 8007134:	ecbd 8b02 	vpop	{d8}
 8007138:	bd38      	pop	{r3, r4, r5, pc}
 800713a:	f000 f9d5 	bl	80074e8 <__errno>
 800713e:	ecbd 8b02 	vpop	{d8}
 8007142:	2321      	movs	r3, #33	; 0x21
 8007144:	6003      	str	r3, [r0, #0]
 8007146:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800714a:	4803      	ldr	r0, [pc, #12]	; (8007158 <log+0x78>)
 800714c:	f000 b9c4 	b.w	80074d8 <nan>
 8007150:	00000000 	.word	0x00000000
 8007154:	fff00000 	.word	0xfff00000
 8007158:	08007fc5 	.word	0x08007fc5
 800715c:	00000000 	.word	0x00000000

08007160 <__ieee754_log>:
 8007160:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007164:	ec51 0b10 	vmov	r0, r1, d0
 8007168:	ed2d 8b04 	vpush	{d8-d9}
 800716c:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8007170:	b083      	sub	sp, #12
 8007172:	460d      	mov	r5, r1
 8007174:	da29      	bge.n	80071ca <__ieee754_log+0x6a>
 8007176:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800717a:	4303      	orrs	r3, r0
 800717c:	ee10 2a10 	vmov	r2, s0
 8007180:	d10c      	bne.n	800719c <__ieee754_log+0x3c>
 8007182:	49cf      	ldr	r1, [pc, #828]	; (80074c0 <__ieee754_log+0x360>)
 8007184:	2200      	movs	r2, #0
 8007186:	2300      	movs	r3, #0
 8007188:	2000      	movs	r0, #0
 800718a:	f7f9 fb67 	bl	800085c <__aeabi_ddiv>
 800718e:	ec41 0b10 	vmov	d0, r0, r1
 8007192:	b003      	add	sp, #12
 8007194:	ecbd 8b04 	vpop	{d8-d9}
 8007198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800719c:	2900      	cmp	r1, #0
 800719e:	da05      	bge.n	80071ac <__ieee754_log+0x4c>
 80071a0:	460b      	mov	r3, r1
 80071a2:	f7f9 f879 	bl	8000298 <__aeabi_dsub>
 80071a6:	2200      	movs	r2, #0
 80071a8:	2300      	movs	r3, #0
 80071aa:	e7ee      	b.n	800718a <__ieee754_log+0x2a>
 80071ac:	4bc5      	ldr	r3, [pc, #788]	; (80074c4 <__ieee754_log+0x364>)
 80071ae:	2200      	movs	r2, #0
 80071b0:	f7f9 fa2a 	bl	8000608 <__aeabi_dmul>
 80071b4:	f06f 0335 	mvn.w	r3, #53	; 0x35
 80071b8:	460d      	mov	r5, r1
 80071ba:	4ac3      	ldr	r2, [pc, #780]	; (80074c8 <__ieee754_log+0x368>)
 80071bc:	4295      	cmp	r5, r2
 80071be:	dd06      	ble.n	80071ce <__ieee754_log+0x6e>
 80071c0:	4602      	mov	r2, r0
 80071c2:	460b      	mov	r3, r1
 80071c4:	f7f9 f86a 	bl	800029c <__adddf3>
 80071c8:	e7e1      	b.n	800718e <__ieee754_log+0x2e>
 80071ca:	2300      	movs	r3, #0
 80071cc:	e7f5      	b.n	80071ba <__ieee754_log+0x5a>
 80071ce:	152c      	asrs	r4, r5, #20
 80071d0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80071d4:	f3c5 0513 	ubfx	r5, r5, #0, #20
 80071d8:	441c      	add	r4, r3
 80071da:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 80071de:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 80071e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80071e6:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 80071ea:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 80071ee:	ea42 0105 	orr.w	r1, r2, r5
 80071f2:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 80071f6:	2200      	movs	r2, #0
 80071f8:	4bb4      	ldr	r3, [pc, #720]	; (80074cc <__ieee754_log+0x36c>)
 80071fa:	f7f9 f84d 	bl	8000298 <__aeabi_dsub>
 80071fe:	1cab      	adds	r3, r5, #2
 8007200:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007204:	2b02      	cmp	r3, #2
 8007206:	4682      	mov	sl, r0
 8007208:	468b      	mov	fp, r1
 800720a:	f04f 0200 	mov.w	r2, #0
 800720e:	dc53      	bgt.n	80072b8 <__ieee754_log+0x158>
 8007210:	2300      	movs	r3, #0
 8007212:	f7f9 fc61 	bl	8000ad8 <__aeabi_dcmpeq>
 8007216:	b1d0      	cbz	r0, 800724e <__ieee754_log+0xee>
 8007218:	2c00      	cmp	r4, #0
 800721a:	f000 8122 	beq.w	8007462 <__ieee754_log+0x302>
 800721e:	4620      	mov	r0, r4
 8007220:	f7f9 f988 	bl	8000534 <__aeabi_i2d>
 8007224:	a390      	add	r3, pc, #576	; (adr r3, 8007468 <__ieee754_log+0x308>)
 8007226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800722a:	4606      	mov	r6, r0
 800722c:	460f      	mov	r7, r1
 800722e:	f7f9 f9eb 	bl	8000608 <__aeabi_dmul>
 8007232:	a38f      	add	r3, pc, #572	; (adr r3, 8007470 <__ieee754_log+0x310>)
 8007234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007238:	4604      	mov	r4, r0
 800723a:	460d      	mov	r5, r1
 800723c:	4630      	mov	r0, r6
 800723e:	4639      	mov	r1, r7
 8007240:	f7f9 f9e2 	bl	8000608 <__aeabi_dmul>
 8007244:	4602      	mov	r2, r0
 8007246:	460b      	mov	r3, r1
 8007248:	4620      	mov	r0, r4
 800724a:	4629      	mov	r1, r5
 800724c:	e7ba      	b.n	80071c4 <__ieee754_log+0x64>
 800724e:	a38a      	add	r3, pc, #552	; (adr r3, 8007478 <__ieee754_log+0x318>)
 8007250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007254:	4650      	mov	r0, sl
 8007256:	4659      	mov	r1, fp
 8007258:	f7f9 f9d6 	bl	8000608 <__aeabi_dmul>
 800725c:	4602      	mov	r2, r0
 800725e:	460b      	mov	r3, r1
 8007260:	2000      	movs	r0, #0
 8007262:	499b      	ldr	r1, [pc, #620]	; (80074d0 <__ieee754_log+0x370>)
 8007264:	f7f9 f818 	bl	8000298 <__aeabi_dsub>
 8007268:	4652      	mov	r2, sl
 800726a:	4606      	mov	r6, r0
 800726c:	460f      	mov	r7, r1
 800726e:	465b      	mov	r3, fp
 8007270:	4650      	mov	r0, sl
 8007272:	4659      	mov	r1, fp
 8007274:	f7f9 f9c8 	bl	8000608 <__aeabi_dmul>
 8007278:	4602      	mov	r2, r0
 800727a:	460b      	mov	r3, r1
 800727c:	4630      	mov	r0, r6
 800727e:	4639      	mov	r1, r7
 8007280:	f7f9 f9c2 	bl	8000608 <__aeabi_dmul>
 8007284:	4606      	mov	r6, r0
 8007286:	460f      	mov	r7, r1
 8007288:	b914      	cbnz	r4, 8007290 <__ieee754_log+0x130>
 800728a:	4632      	mov	r2, r6
 800728c:	463b      	mov	r3, r7
 800728e:	e0a2      	b.n	80073d6 <__ieee754_log+0x276>
 8007290:	4620      	mov	r0, r4
 8007292:	f7f9 f94f 	bl	8000534 <__aeabi_i2d>
 8007296:	a374      	add	r3, pc, #464	; (adr r3, 8007468 <__ieee754_log+0x308>)
 8007298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800729c:	4680      	mov	r8, r0
 800729e:	4689      	mov	r9, r1
 80072a0:	f7f9 f9b2 	bl	8000608 <__aeabi_dmul>
 80072a4:	a372      	add	r3, pc, #456	; (adr r3, 8007470 <__ieee754_log+0x310>)
 80072a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072aa:	4604      	mov	r4, r0
 80072ac:	460d      	mov	r5, r1
 80072ae:	4640      	mov	r0, r8
 80072b0:	4649      	mov	r1, r9
 80072b2:	f7f9 f9a9 	bl	8000608 <__aeabi_dmul>
 80072b6:	e0a7      	b.n	8007408 <__ieee754_log+0x2a8>
 80072b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80072bc:	f7f8 ffee 	bl	800029c <__adddf3>
 80072c0:	4602      	mov	r2, r0
 80072c2:	460b      	mov	r3, r1
 80072c4:	4650      	mov	r0, sl
 80072c6:	4659      	mov	r1, fp
 80072c8:	f7f9 fac8 	bl	800085c <__aeabi_ddiv>
 80072cc:	ec41 0b18 	vmov	d8, r0, r1
 80072d0:	4620      	mov	r0, r4
 80072d2:	f7f9 f92f 	bl	8000534 <__aeabi_i2d>
 80072d6:	ec53 2b18 	vmov	r2, r3, d8
 80072da:	ec41 0b19 	vmov	d9, r0, r1
 80072de:	ec51 0b18 	vmov	r0, r1, d8
 80072e2:	f7f9 f991 	bl	8000608 <__aeabi_dmul>
 80072e6:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 80072ea:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 80072ee:	9301      	str	r3, [sp, #4]
 80072f0:	4602      	mov	r2, r0
 80072f2:	460b      	mov	r3, r1
 80072f4:	4680      	mov	r8, r0
 80072f6:	4689      	mov	r9, r1
 80072f8:	f7f9 f986 	bl	8000608 <__aeabi_dmul>
 80072fc:	a360      	add	r3, pc, #384	; (adr r3, 8007480 <__ieee754_log+0x320>)
 80072fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007302:	4606      	mov	r6, r0
 8007304:	460f      	mov	r7, r1
 8007306:	f7f9 f97f 	bl	8000608 <__aeabi_dmul>
 800730a:	a35f      	add	r3, pc, #380	; (adr r3, 8007488 <__ieee754_log+0x328>)
 800730c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007310:	f7f8 ffc4 	bl	800029c <__adddf3>
 8007314:	4632      	mov	r2, r6
 8007316:	463b      	mov	r3, r7
 8007318:	f7f9 f976 	bl	8000608 <__aeabi_dmul>
 800731c:	a35c      	add	r3, pc, #368	; (adr r3, 8007490 <__ieee754_log+0x330>)
 800731e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007322:	f7f8 ffbb 	bl	800029c <__adddf3>
 8007326:	4632      	mov	r2, r6
 8007328:	463b      	mov	r3, r7
 800732a:	f7f9 f96d 	bl	8000608 <__aeabi_dmul>
 800732e:	a35a      	add	r3, pc, #360	; (adr r3, 8007498 <__ieee754_log+0x338>)
 8007330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007334:	f7f8 ffb2 	bl	800029c <__adddf3>
 8007338:	4642      	mov	r2, r8
 800733a:	464b      	mov	r3, r9
 800733c:	f7f9 f964 	bl	8000608 <__aeabi_dmul>
 8007340:	a357      	add	r3, pc, #348	; (adr r3, 80074a0 <__ieee754_log+0x340>)
 8007342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007346:	4680      	mov	r8, r0
 8007348:	4689      	mov	r9, r1
 800734a:	4630      	mov	r0, r6
 800734c:	4639      	mov	r1, r7
 800734e:	f7f9 f95b 	bl	8000608 <__aeabi_dmul>
 8007352:	a355      	add	r3, pc, #340	; (adr r3, 80074a8 <__ieee754_log+0x348>)
 8007354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007358:	f7f8 ffa0 	bl	800029c <__adddf3>
 800735c:	4632      	mov	r2, r6
 800735e:	463b      	mov	r3, r7
 8007360:	f7f9 f952 	bl	8000608 <__aeabi_dmul>
 8007364:	a352      	add	r3, pc, #328	; (adr r3, 80074b0 <__ieee754_log+0x350>)
 8007366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800736a:	f7f8 ff97 	bl	800029c <__adddf3>
 800736e:	4632      	mov	r2, r6
 8007370:	463b      	mov	r3, r7
 8007372:	f7f9 f949 	bl	8000608 <__aeabi_dmul>
 8007376:	460b      	mov	r3, r1
 8007378:	4602      	mov	r2, r0
 800737a:	4649      	mov	r1, r9
 800737c:	4640      	mov	r0, r8
 800737e:	f7f8 ff8d 	bl	800029c <__adddf3>
 8007382:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 8007386:	9b01      	ldr	r3, [sp, #4]
 8007388:	3551      	adds	r5, #81	; 0x51
 800738a:	431d      	orrs	r5, r3
 800738c:	2d00      	cmp	r5, #0
 800738e:	4680      	mov	r8, r0
 8007390:	4689      	mov	r9, r1
 8007392:	dd48      	ble.n	8007426 <__ieee754_log+0x2c6>
 8007394:	4b4e      	ldr	r3, [pc, #312]	; (80074d0 <__ieee754_log+0x370>)
 8007396:	2200      	movs	r2, #0
 8007398:	4650      	mov	r0, sl
 800739a:	4659      	mov	r1, fp
 800739c:	f7f9 f934 	bl	8000608 <__aeabi_dmul>
 80073a0:	4652      	mov	r2, sl
 80073a2:	465b      	mov	r3, fp
 80073a4:	f7f9 f930 	bl	8000608 <__aeabi_dmul>
 80073a8:	4602      	mov	r2, r0
 80073aa:	460b      	mov	r3, r1
 80073ac:	4606      	mov	r6, r0
 80073ae:	460f      	mov	r7, r1
 80073b0:	4640      	mov	r0, r8
 80073b2:	4649      	mov	r1, r9
 80073b4:	f7f8 ff72 	bl	800029c <__adddf3>
 80073b8:	ec53 2b18 	vmov	r2, r3, d8
 80073bc:	f7f9 f924 	bl	8000608 <__aeabi_dmul>
 80073c0:	4680      	mov	r8, r0
 80073c2:	4689      	mov	r9, r1
 80073c4:	b964      	cbnz	r4, 80073e0 <__ieee754_log+0x280>
 80073c6:	4602      	mov	r2, r0
 80073c8:	460b      	mov	r3, r1
 80073ca:	4630      	mov	r0, r6
 80073cc:	4639      	mov	r1, r7
 80073ce:	f7f8 ff63 	bl	8000298 <__aeabi_dsub>
 80073d2:	4602      	mov	r2, r0
 80073d4:	460b      	mov	r3, r1
 80073d6:	4650      	mov	r0, sl
 80073d8:	4659      	mov	r1, fp
 80073da:	f7f8 ff5d 	bl	8000298 <__aeabi_dsub>
 80073de:	e6d6      	b.n	800718e <__ieee754_log+0x2e>
 80073e0:	a321      	add	r3, pc, #132	; (adr r3, 8007468 <__ieee754_log+0x308>)
 80073e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e6:	ec51 0b19 	vmov	r0, r1, d9
 80073ea:	f7f9 f90d 	bl	8000608 <__aeabi_dmul>
 80073ee:	a320      	add	r3, pc, #128	; (adr r3, 8007470 <__ieee754_log+0x310>)
 80073f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f4:	4604      	mov	r4, r0
 80073f6:	460d      	mov	r5, r1
 80073f8:	ec51 0b19 	vmov	r0, r1, d9
 80073fc:	f7f9 f904 	bl	8000608 <__aeabi_dmul>
 8007400:	4642      	mov	r2, r8
 8007402:	464b      	mov	r3, r9
 8007404:	f7f8 ff4a 	bl	800029c <__adddf3>
 8007408:	4602      	mov	r2, r0
 800740a:	460b      	mov	r3, r1
 800740c:	4630      	mov	r0, r6
 800740e:	4639      	mov	r1, r7
 8007410:	f7f8 ff42 	bl	8000298 <__aeabi_dsub>
 8007414:	4652      	mov	r2, sl
 8007416:	465b      	mov	r3, fp
 8007418:	f7f8 ff3e 	bl	8000298 <__aeabi_dsub>
 800741c:	4602      	mov	r2, r0
 800741e:	460b      	mov	r3, r1
 8007420:	4620      	mov	r0, r4
 8007422:	4629      	mov	r1, r5
 8007424:	e7d9      	b.n	80073da <__ieee754_log+0x27a>
 8007426:	4602      	mov	r2, r0
 8007428:	460b      	mov	r3, r1
 800742a:	4650      	mov	r0, sl
 800742c:	4659      	mov	r1, fp
 800742e:	f7f8 ff33 	bl	8000298 <__aeabi_dsub>
 8007432:	ec53 2b18 	vmov	r2, r3, d8
 8007436:	f7f9 f8e7 	bl	8000608 <__aeabi_dmul>
 800743a:	4606      	mov	r6, r0
 800743c:	460f      	mov	r7, r1
 800743e:	2c00      	cmp	r4, #0
 8007440:	f43f af23 	beq.w	800728a <__ieee754_log+0x12a>
 8007444:	a308      	add	r3, pc, #32	; (adr r3, 8007468 <__ieee754_log+0x308>)
 8007446:	e9d3 2300 	ldrd	r2, r3, [r3]
 800744a:	ec51 0b19 	vmov	r0, r1, d9
 800744e:	f7f9 f8db 	bl	8000608 <__aeabi_dmul>
 8007452:	a307      	add	r3, pc, #28	; (adr r3, 8007470 <__ieee754_log+0x310>)
 8007454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007458:	4604      	mov	r4, r0
 800745a:	460d      	mov	r5, r1
 800745c:	ec51 0b19 	vmov	r0, r1, d9
 8007460:	e727      	b.n	80072b2 <__ieee754_log+0x152>
 8007462:	ed9f 0b15 	vldr	d0, [pc, #84]	; 80074b8 <__ieee754_log+0x358>
 8007466:	e694      	b.n	8007192 <__ieee754_log+0x32>
 8007468:	fee00000 	.word	0xfee00000
 800746c:	3fe62e42 	.word	0x3fe62e42
 8007470:	35793c76 	.word	0x35793c76
 8007474:	3dea39ef 	.word	0x3dea39ef
 8007478:	55555555 	.word	0x55555555
 800747c:	3fd55555 	.word	0x3fd55555
 8007480:	df3e5244 	.word	0xdf3e5244
 8007484:	3fc2f112 	.word	0x3fc2f112
 8007488:	96cb03de 	.word	0x96cb03de
 800748c:	3fc74664 	.word	0x3fc74664
 8007490:	94229359 	.word	0x94229359
 8007494:	3fd24924 	.word	0x3fd24924
 8007498:	55555593 	.word	0x55555593
 800749c:	3fe55555 	.word	0x3fe55555
 80074a0:	d078c69f 	.word	0xd078c69f
 80074a4:	3fc39a09 	.word	0x3fc39a09
 80074a8:	1d8e78af 	.word	0x1d8e78af
 80074ac:	3fcc71c5 	.word	0x3fcc71c5
 80074b0:	9997fa04 	.word	0x9997fa04
 80074b4:	3fd99999 	.word	0x3fd99999
	...
 80074c0:	c3500000 	.word	0xc3500000
 80074c4:	43500000 	.word	0x43500000
 80074c8:	7fefffff 	.word	0x7fefffff
 80074cc:	3ff00000 	.word	0x3ff00000
 80074d0:	3fe00000 	.word	0x3fe00000
 80074d4:	00000000 	.word	0x00000000

080074d8 <nan>:
 80074d8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80074e0 <nan+0x8>
 80074dc:	4770      	bx	lr
 80074de:	bf00      	nop
 80074e0:	00000000 	.word	0x00000000
 80074e4:	7ff80000 	.word	0x7ff80000

080074e8 <__errno>:
 80074e8:	4b01      	ldr	r3, [pc, #4]	; (80074f0 <__errno+0x8>)
 80074ea:	6818      	ldr	r0, [r3, #0]
 80074ec:	4770      	bx	lr
 80074ee:	bf00      	nop
 80074f0:	20000090 	.word	0x20000090

080074f4 <__libc_init_array>:
 80074f4:	b570      	push	{r4, r5, r6, lr}
 80074f6:	4d0d      	ldr	r5, [pc, #52]	; (800752c <__libc_init_array+0x38>)
 80074f8:	4c0d      	ldr	r4, [pc, #52]	; (8007530 <__libc_init_array+0x3c>)
 80074fa:	1b64      	subs	r4, r4, r5
 80074fc:	10a4      	asrs	r4, r4, #2
 80074fe:	2600      	movs	r6, #0
 8007500:	42a6      	cmp	r6, r4
 8007502:	d109      	bne.n	8007518 <__libc_init_array+0x24>
 8007504:	4d0b      	ldr	r5, [pc, #44]	; (8007534 <__libc_init_array+0x40>)
 8007506:	4c0c      	ldr	r4, [pc, #48]	; (8007538 <__libc_init_array+0x44>)
 8007508:	f000 fca2 	bl	8007e50 <_init>
 800750c:	1b64      	subs	r4, r4, r5
 800750e:	10a4      	asrs	r4, r4, #2
 8007510:	2600      	movs	r6, #0
 8007512:	42a6      	cmp	r6, r4
 8007514:	d105      	bne.n	8007522 <__libc_init_array+0x2e>
 8007516:	bd70      	pop	{r4, r5, r6, pc}
 8007518:	f855 3b04 	ldr.w	r3, [r5], #4
 800751c:	4798      	blx	r3
 800751e:	3601      	adds	r6, #1
 8007520:	e7ee      	b.n	8007500 <__libc_init_array+0xc>
 8007522:	f855 3b04 	ldr.w	r3, [r5], #4
 8007526:	4798      	blx	r3
 8007528:	3601      	adds	r6, #1
 800752a:	e7f2      	b.n	8007512 <__libc_init_array+0x1e>
 800752c:	08007ffc 	.word	0x08007ffc
 8007530:	08007ffc 	.word	0x08007ffc
 8007534:	08007ffc 	.word	0x08007ffc
 8007538:	08008004 	.word	0x08008004

0800753c <memcpy>:
 800753c:	440a      	add	r2, r1
 800753e:	4291      	cmp	r1, r2
 8007540:	f100 33ff 	add.w	r3, r0, #4294967295
 8007544:	d100      	bne.n	8007548 <memcpy+0xc>
 8007546:	4770      	bx	lr
 8007548:	b510      	push	{r4, lr}
 800754a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800754e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007552:	4291      	cmp	r1, r2
 8007554:	d1f9      	bne.n	800754a <memcpy+0xe>
 8007556:	bd10      	pop	{r4, pc}

08007558 <memset>:
 8007558:	4402      	add	r2, r0
 800755a:	4603      	mov	r3, r0
 800755c:	4293      	cmp	r3, r2
 800755e:	d100      	bne.n	8007562 <memset+0xa>
 8007560:	4770      	bx	lr
 8007562:	f803 1b01 	strb.w	r1, [r3], #1
 8007566:	e7f9      	b.n	800755c <memset+0x4>

08007568 <sniprintf>:
 8007568:	b40c      	push	{r2, r3}
 800756a:	b530      	push	{r4, r5, lr}
 800756c:	4b17      	ldr	r3, [pc, #92]	; (80075cc <sniprintf+0x64>)
 800756e:	1e0c      	subs	r4, r1, #0
 8007570:	681d      	ldr	r5, [r3, #0]
 8007572:	b09d      	sub	sp, #116	; 0x74
 8007574:	da08      	bge.n	8007588 <sniprintf+0x20>
 8007576:	238b      	movs	r3, #139	; 0x8b
 8007578:	602b      	str	r3, [r5, #0]
 800757a:	f04f 30ff 	mov.w	r0, #4294967295
 800757e:	b01d      	add	sp, #116	; 0x74
 8007580:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007584:	b002      	add	sp, #8
 8007586:	4770      	bx	lr
 8007588:	f44f 7302 	mov.w	r3, #520	; 0x208
 800758c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007590:	bf14      	ite	ne
 8007592:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007596:	4623      	moveq	r3, r4
 8007598:	9304      	str	r3, [sp, #16]
 800759a:	9307      	str	r3, [sp, #28]
 800759c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80075a0:	9002      	str	r0, [sp, #8]
 80075a2:	9006      	str	r0, [sp, #24]
 80075a4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80075a8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80075aa:	ab21      	add	r3, sp, #132	; 0x84
 80075ac:	a902      	add	r1, sp, #8
 80075ae:	4628      	mov	r0, r5
 80075b0:	9301      	str	r3, [sp, #4]
 80075b2:	f000 f869 	bl	8007688 <_svfiprintf_r>
 80075b6:	1c43      	adds	r3, r0, #1
 80075b8:	bfbc      	itt	lt
 80075ba:	238b      	movlt	r3, #139	; 0x8b
 80075bc:	602b      	strlt	r3, [r5, #0]
 80075be:	2c00      	cmp	r4, #0
 80075c0:	d0dd      	beq.n	800757e <sniprintf+0x16>
 80075c2:	9b02      	ldr	r3, [sp, #8]
 80075c4:	2200      	movs	r2, #0
 80075c6:	701a      	strb	r2, [r3, #0]
 80075c8:	e7d9      	b.n	800757e <sniprintf+0x16>
 80075ca:	bf00      	nop
 80075cc:	20000090 	.word	0x20000090

080075d0 <__ssputs_r>:
 80075d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075d4:	688e      	ldr	r6, [r1, #8]
 80075d6:	429e      	cmp	r6, r3
 80075d8:	4682      	mov	sl, r0
 80075da:	460c      	mov	r4, r1
 80075dc:	4690      	mov	r8, r2
 80075de:	461f      	mov	r7, r3
 80075e0:	d838      	bhi.n	8007654 <__ssputs_r+0x84>
 80075e2:	898a      	ldrh	r2, [r1, #12]
 80075e4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80075e8:	d032      	beq.n	8007650 <__ssputs_r+0x80>
 80075ea:	6825      	ldr	r5, [r4, #0]
 80075ec:	6909      	ldr	r1, [r1, #16]
 80075ee:	eba5 0901 	sub.w	r9, r5, r1
 80075f2:	6965      	ldr	r5, [r4, #20]
 80075f4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80075f8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80075fc:	3301      	adds	r3, #1
 80075fe:	444b      	add	r3, r9
 8007600:	106d      	asrs	r5, r5, #1
 8007602:	429d      	cmp	r5, r3
 8007604:	bf38      	it	cc
 8007606:	461d      	movcc	r5, r3
 8007608:	0553      	lsls	r3, r2, #21
 800760a:	d531      	bpl.n	8007670 <__ssputs_r+0xa0>
 800760c:	4629      	mov	r1, r5
 800760e:	f000 fb55 	bl	8007cbc <_malloc_r>
 8007612:	4606      	mov	r6, r0
 8007614:	b950      	cbnz	r0, 800762c <__ssputs_r+0x5c>
 8007616:	230c      	movs	r3, #12
 8007618:	f8ca 3000 	str.w	r3, [sl]
 800761c:	89a3      	ldrh	r3, [r4, #12]
 800761e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007622:	81a3      	strh	r3, [r4, #12]
 8007624:	f04f 30ff 	mov.w	r0, #4294967295
 8007628:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800762c:	6921      	ldr	r1, [r4, #16]
 800762e:	464a      	mov	r2, r9
 8007630:	f7ff ff84 	bl	800753c <memcpy>
 8007634:	89a3      	ldrh	r3, [r4, #12]
 8007636:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800763a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800763e:	81a3      	strh	r3, [r4, #12]
 8007640:	6126      	str	r6, [r4, #16]
 8007642:	6165      	str	r5, [r4, #20]
 8007644:	444e      	add	r6, r9
 8007646:	eba5 0509 	sub.w	r5, r5, r9
 800764a:	6026      	str	r6, [r4, #0]
 800764c:	60a5      	str	r5, [r4, #8]
 800764e:	463e      	mov	r6, r7
 8007650:	42be      	cmp	r6, r7
 8007652:	d900      	bls.n	8007656 <__ssputs_r+0x86>
 8007654:	463e      	mov	r6, r7
 8007656:	6820      	ldr	r0, [r4, #0]
 8007658:	4632      	mov	r2, r6
 800765a:	4641      	mov	r1, r8
 800765c:	f000 faa8 	bl	8007bb0 <memmove>
 8007660:	68a3      	ldr	r3, [r4, #8]
 8007662:	1b9b      	subs	r3, r3, r6
 8007664:	60a3      	str	r3, [r4, #8]
 8007666:	6823      	ldr	r3, [r4, #0]
 8007668:	4433      	add	r3, r6
 800766a:	6023      	str	r3, [r4, #0]
 800766c:	2000      	movs	r0, #0
 800766e:	e7db      	b.n	8007628 <__ssputs_r+0x58>
 8007670:	462a      	mov	r2, r5
 8007672:	f000 fb97 	bl	8007da4 <_realloc_r>
 8007676:	4606      	mov	r6, r0
 8007678:	2800      	cmp	r0, #0
 800767a:	d1e1      	bne.n	8007640 <__ssputs_r+0x70>
 800767c:	6921      	ldr	r1, [r4, #16]
 800767e:	4650      	mov	r0, sl
 8007680:	f000 fab0 	bl	8007be4 <_free_r>
 8007684:	e7c7      	b.n	8007616 <__ssputs_r+0x46>
	...

08007688 <_svfiprintf_r>:
 8007688:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800768c:	4698      	mov	r8, r3
 800768e:	898b      	ldrh	r3, [r1, #12]
 8007690:	061b      	lsls	r3, r3, #24
 8007692:	b09d      	sub	sp, #116	; 0x74
 8007694:	4607      	mov	r7, r0
 8007696:	460d      	mov	r5, r1
 8007698:	4614      	mov	r4, r2
 800769a:	d50e      	bpl.n	80076ba <_svfiprintf_r+0x32>
 800769c:	690b      	ldr	r3, [r1, #16]
 800769e:	b963      	cbnz	r3, 80076ba <_svfiprintf_r+0x32>
 80076a0:	2140      	movs	r1, #64	; 0x40
 80076a2:	f000 fb0b 	bl	8007cbc <_malloc_r>
 80076a6:	6028      	str	r0, [r5, #0]
 80076a8:	6128      	str	r0, [r5, #16]
 80076aa:	b920      	cbnz	r0, 80076b6 <_svfiprintf_r+0x2e>
 80076ac:	230c      	movs	r3, #12
 80076ae:	603b      	str	r3, [r7, #0]
 80076b0:	f04f 30ff 	mov.w	r0, #4294967295
 80076b4:	e0d1      	b.n	800785a <_svfiprintf_r+0x1d2>
 80076b6:	2340      	movs	r3, #64	; 0x40
 80076b8:	616b      	str	r3, [r5, #20]
 80076ba:	2300      	movs	r3, #0
 80076bc:	9309      	str	r3, [sp, #36]	; 0x24
 80076be:	2320      	movs	r3, #32
 80076c0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80076c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80076c8:	2330      	movs	r3, #48	; 0x30
 80076ca:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8007874 <_svfiprintf_r+0x1ec>
 80076ce:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80076d2:	f04f 0901 	mov.w	r9, #1
 80076d6:	4623      	mov	r3, r4
 80076d8:	469a      	mov	sl, r3
 80076da:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076de:	b10a      	cbz	r2, 80076e4 <_svfiprintf_r+0x5c>
 80076e0:	2a25      	cmp	r2, #37	; 0x25
 80076e2:	d1f9      	bne.n	80076d8 <_svfiprintf_r+0x50>
 80076e4:	ebba 0b04 	subs.w	fp, sl, r4
 80076e8:	d00b      	beq.n	8007702 <_svfiprintf_r+0x7a>
 80076ea:	465b      	mov	r3, fp
 80076ec:	4622      	mov	r2, r4
 80076ee:	4629      	mov	r1, r5
 80076f0:	4638      	mov	r0, r7
 80076f2:	f7ff ff6d 	bl	80075d0 <__ssputs_r>
 80076f6:	3001      	adds	r0, #1
 80076f8:	f000 80aa 	beq.w	8007850 <_svfiprintf_r+0x1c8>
 80076fc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80076fe:	445a      	add	r2, fp
 8007700:	9209      	str	r2, [sp, #36]	; 0x24
 8007702:	f89a 3000 	ldrb.w	r3, [sl]
 8007706:	2b00      	cmp	r3, #0
 8007708:	f000 80a2 	beq.w	8007850 <_svfiprintf_r+0x1c8>
 800770c:	2300      	movs	r3, #0
 800770e:	f04f 32ff 	mov.w	r2, #4294967295
 8007712:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007716:	f10a 0a01 	add.w	sl, sl, #1
 800771a:	9304      	str	r3, [sp, #16]
 800771c:	9307      	str	r3, [sp, #28]
 800771e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007722:	931a      	str	r3, [sp, #104]	; 0x68
 8007724:	4654      	mov	r4, sl
 8007726:	2205      	movs	r2, #5
 8007728:	f814 1b01 	ldrb.w	r1, [r4], #1
 800772c:	4851      	ldr	r0, [pc, #324]	; (8007874 <_svfiprintf_r+0x1ec>)
 800772e:	f7f8 fd5f 	bl	80001f0 <memchr>
 8007732:	9a04      	ldr	r2, [sp, #16]
 8007734:	b9d8      	cbnz	r0, 800776e <_svfiprintf_r+0xe6>
 8007736:	06d0      	lsls	r0, r2, #27
 8007738:	bf44      	itt	mi
 800773a:	2320      	movmi	r3, #32
 800773c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007740:	0711      	lsls	r1, r2, #28
 8007742:	bf44      	itt	mi
 8007744:	232b      	movmi	r3, #43	; 0x2b
 8007746:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800774a:	f89a 3000 	ldrb.w	r3, [sl]
 800774e:	2b2a      	cmp	r3, #42	; 0x2a
 8007750:	d015      	beq.n	800777e <_svfiprintf_r+0xf6>
 8007752:	9a07      	ldr	r2, [sp, #28]
 8007754:	4654      	mov	r4, sl
 8007756:	2000      	movs	r0, #0
 8007758:	f04f 0c0a 	mov.w	ip, #10
 800775c:	4621      	mov	r1, r4
 800775e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007762:	3b30      	subs	r3, #48	; 0x30
 8007764:	2b09      	cmp	r3, #9
 8007766:	d94e      	bls.n	8007806 <_svfiprintf_r+0x17e>
 8007768:	b1b0      	cbz	r0, 8007798 <_svfiprintf_r+0x110>
 800776a:	9207      	str	r2, [sp, #28]
 800776c:	e014      	b.n	8007798 <_svfiprintf_r+0x110>
 800776e:	eba0 0308 	sub.w	r3, r0, r8
 8007772:	fa09 f303 	lsl.w	r3, r9, r3
 8007776:	4313      	orrs	r3, r2
 8007778:	9304      	str	r3, [sp, #16]
 800777a:	46a2      	mov	sl, r4
 800777c:	e7d2      	b.n	8007724 <_svfiprintf_r+0x9c>
 800777e:	9b03      	ldr	r3, [sp, #12]
 8007780:	1d19      	adds	r1, r3, #4
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	9103      	str	r1, [sp, #12]
 8007786:	2b00      	cmp	r3, #0
 8007788:	bfbb      	ittet	lt
 800778a:	425b      	neglt	r3, r3
 800778c:	f042 0202 	orrlt.w	r2, r2, #2
 8007790:	9307      	strge	r3, [sp, #28]
 8007792:	9307      	strlt	r3, [sp, #28]
 8007794:	bfb8      	it	lt
 8007796:	9204      	strlt	r2, [sp, #16]
 8007798:	7823      	ldrb	r3, [r4, #0]
 800779a:	2b2e      	cmp	r3, #46	; 0x2e
 800779c:	d10c      	bne.n	80077b8 <_svfiprintf_r+0x130>
 800779e:	7863      	ldrb	r3, [r4, #1]
 80077a0:	2b2a      	cmp	r3, #42	; 0x2a
 80077a2:	d135      	bne.n	8007810 <_svfiprintf_r+0x188>
 80077a4:	9b03      	ldr	r3, [sp, #12]
 80077a6:	1d1a      	adds	r2, r3, #4
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	9203      	str	r2, [sp, #12]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	bfb8      	it	lt
 80077b0:	f04f 33ff 	movlt.w	r3, #4294967295
 80077b4:	3402      	adds	r4, #2
 80077b6:	9305      	str	r3, [sp, #20]
 80077b8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8007884 <_svfiprintf_r+0x1fc>
 80077bc:	7821      	ldrb	r1, [r4, #0]
 80077be:	2203      	movs	r2, #3
 80077c0:	4650      	mov	r0, sl
 80077c2:	f7f8 fd15 	bl	80001f0 <memchr>
 80077c6:	b140      	cbz	r0, 80077da <_svfiprintf_r+0x152>
 80077c8:	2340      	movs	r3, #64	; 0x40
 80077ca:	eba0 000a 	sub.w	r0, r0, sl
 80077ce:	fa03 f000 	lsl.w	r0, r3, r0
 80077d2:	9b04      	ldr	r3, [sp, #16]
 80077d4:	4303      	orrs	r3, r0
 80077d6:	3401      	adds	r4, #1
 80077d8:	9304      	str	r3, [sp, #16]
 80077da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80077de:	4826      	ldr	r0, [pc, #152]	; (8007878 <_svfiprintf_r+0x1f0>)
 80077e0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80077e4:	2206      	movs	r2, #6
 80077e6:	f7f8 fd03 	bl	80001f0 <memchr>
 80077ea:	2800      	cmp	r0, #0
 80077ec:	d038      	beq.n	8007860 <_svfiprintf_r+0x1d8>
 80077ee:	4b23      	ldr	r3, [pc, #140]	; (800787c <_svfiprintf_r+0x1f4>)
 80077f0:	bb1b      	cbnz	r3, 800783a <_svfiprintf_r+0x1b2>
 80077f2:	9b03      	ldr	r3, [sp, #12]
 80077f4:	3307      	adds	r3, #7
 80077f6:	f023 0307 	bic.w	r3, r3, #7
 80077fa:	3308      	adds	r3, #8
 80077fc:	9303      	str	r3, [sp, #12]
 80077fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007800:	4433      	add	r3, r6
 8007802:	9309      	str	r3, [sp, #36]	; 0x24
 8007804:	e767      	b.n	80076d6 <_svfiprintf_r+0x4e>
 8007806:	fb0c 3202 	mla	r2, ip, r2, r3
 800780a:	460c      	mov	r4, r1
 800780c:	2001      	movs	r0, #1
 800780e:	e7a5      	b.n	800775c <_svfiprintf_r+0xd4>
 8007810:	2300      	movs	r3, #0
 8007812:	3401      	adds	r4, #1
 8007814:	9305      	str	r3, [sp, #20]
 8007816:	4619      	mov	r1, r3
 8007818:	f04f 0c0a 	mov.w	ip, #10
 800781c:	4620      	mov	r0, r4
 800781e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007822:	3a30      	subs	r2, #48	; 0x30
 8007824:	2a09      	cmp	r2, #9
 8007826:	d903      	bls.n	8007830 <_svfiprintf_r+0x1a8>
 8007828:	2b00      	cmp	r3, #0
 800782a:	d0c5      	beq.n	80077b8 <_svfiprintf_r+0x130>
 800782c:	9105      	str	r1, [sp, #20]
 800782e:	e7c3      	b.n	80077b8 <_svfiprintf_r+0x130>
 8007830:	fb0c 2101 	mla	r1, ip, r1, r2
 8007834:	4604      	mov	r4, r0
 8007836:	2301      	movs	r3, #1
 8007838:	e7f0      	b.n	800781c <_svfiprintf_r+0x194>
 800783a:	ab03      	add	r3, sp, #12
 800783c:	9300      	str	r3, [sp, #0]
 800783e:	462a      	mov	r2, r5
 8007840:	4b0f      	ldr	r3, [pc, #60]	; (8007880 <_svfiprintf_r+0x1f8>)
 8007842:	a904      	add	r1, sp, #16
 8007844:	4638      	mov	r0, r7
 8007846:	f3af 8000 	nop.w
 800784a:	1c42      	adds	r2, r0, #1
 800784c:	4606      	mov	r6, r0
 800784e:	d1d6      	bne.n	80077fe <_svfiprintf_r+0x176>
 8007850:	89ab      	ldrh	r3, [r5, #12]
 8007852:	065b      	lsls	r3, r3, #25
 8007854:	f53f af2c 	bmi.w	80076b0 <_svfiprintf_r+0x28>
 8007858:	9809      	ldr	r0, [sp, #36]	; 0x24
 800785a:	b01d      	add	sp, #116	; 0x74
 800785c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007860:	ab03      	add	r3, sp, #12
 8007862:	9300      	str	r3, [sp, #0]
 8007864:	462a      	mov	r2, r5
 8007866:	4b06      	ldr	r3, [pc, #24]	; (8007880 <_svfiprintf_r+0x1f8>)
 8007868:	a904      	add	r1, sp, #16
 800786a:	4638      	mov	r0, r7
 800786c:	f000 f87a 	bl	8007964 <_printf_i>
 8007870:	e7eb      	b.n	800784a <_svfiprintf_r+0x1c2>
 8007872:	bf00      	nop
 8007874:	08007fc0 	.word	0x08007fc0
 8007878:	08007fca 	.word	0x08007fca
 800787c:	00000000 	.word	0x00000000
 8007880:	080075d1 	.word	0x080075d1
 8007884:	08007fc6 	.word	0x08007fc6

08007888 <_printf_common>:
 8007888:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800788c:	4616      	mov	r6, r2
 800788e:	4699      	mov	r9, r3
 8007890:	688a      	ldr	r2, [r1, #8]
 8007892:	690b      	ldr	r3, [r1, #16]
 8007894:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007898:	4293      	cmp	r3, r2
 800789a:	bfb8      	it	lt
 800789c:	4613      	movlt	r3, r2
 800789e:	6033      	str	r3, [r6, #0]
 80078a0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80078a4:	4607      	mov	r7, r0
 80078a6:	460c      	mov	r4, r1
 80078a8:	b10a      	cbz	r2, 80078ae <_printf_common+0x26>
 80078aa:	3301      	adds	r3, #1
 80078ac:	6033      	str	r3, [r6, #0]
 80078ae:	6823      	ldr	r3, [r4, #0]
 80078b0:	0699      	lsls	r1, r3, #26
 80078b2:	bf42      	ittt	mi
 80078b4:	6833      	ldrmi	r3, [r6, #0]
 80078b6:	3302      	addmi	r3, #2
 80078b8:	6033      	strmi	r3, [r6, #0]
 80078ba:	6825      	ldr	r5, [r4, #0]
 80078bc:	f015 0506 	ands.w	r5, r5, #6
 80078c0:	d106      	bne.n	80078d0 <_printf_common+0x48>
 80078c2:	f104 0a19 	add.w	sl, r4, #25
 80078c6:	68e3      	ldr	r3, [r4, #12]
 80078c8:	6832      	ldr	r2, [r6, #0]
 80078ca:	1a9b      	subs	r3, r3, r2
 80078cc:	42ab      	cmp	r3, r5
 80078ce:	dc26      	bgt.n	800791e <_printf_common+0x96>
 80078d0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80078d4:	1e13      	subs	r3, r2, #0
 80078d6:	6822      	ldr	r2, [r4, #0]
 80078d8:	bf18      	it	ne
 80078da:	2301      	movne	r3, #1
 80078dc:	0692      	lsls	r2, r2, #26
 80078de:	d42b      	bmi.n	8007938 <_printf_common+0xb0>
 80078e0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80078e4:	4649      	mov	r1, r9
 80078e6:	4638      	mov	r0, r7
 80078e8:	47c0      	blx	r8
 80078ea:	3001      	adds	r0, #1
 80078ec:	d01e      	beq.n	800792c <_printf_common+0xa4>
 80078ee:	6823      	ldr	r3, [r4, #0]
 80078f0:	68e5      	ldr	r5, [r4, #12]
 80078f2:	6832      	ldr	r2, [r6, #0]
 80078f4:	f003 0306 	and.w	r3, r3, #6
 80078f8:	2b04      	cmp	r3, #4
 80078fa:	bf08      	it	eq
 80078fc:	1aad      	subeq	r5, r5, r2
 80078fe:	68a3      	ldr	r3, [r4, #8]
 8007900:	6922      	ldr	r2, [r4, #16]
 8007902:	bf0c      	ite	eq
 8007904:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007908:	2500      	movne	r5, #0
 800790a:	4293      	cmp	r3, r2
 800790c:	bfc4      	itt	gt
 800790e:	1a9b      	subgt	r3, r3, r2
 8007910:	18ed      	addgt	r5, r5, r3
 8007912:	2600      	movs	r6, #0
 8007914:	341a      	adds	r4, #26
 8007916:	42b5      	cmp	r5, r6
 8007918:	d11a      	bne.n	8007950 <_printf_common+0xc8>
 800791a:	2000      	movs	r0, #0
 800791c:	e008      	b.n	8007930 <_printf_common+0xa8>
 800791e:	2301      	movs	r3, #1
 8007920:	4652      	mov	r2, sl
 8007922:	4649      	mov	r1, r9
 8007924:	4638      	mov	r0, r7
 8007926:	47c0      	blx	r8
 8007928:	3001      	adds	r0, #1
 800792a:	d103      	bne.n	8007934 <_printf_common+0xac>
 800792c:	f04f 30ff 	mov.w	r0, #4294967295
 8007930:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007934:	3501      	adds	r5, #1
 8007936:	e7c6      	b.n	80078c6 <_printf_common+0x3e>
 8007938:	18e1      	adds	r1, r4, r3
 800793a:	1c5a      	adds	r2, r3, #1
 800793c:	2030      	movs	r0, #48	; 0x30
 800793e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007942:	4422      	add	r2, r4
 8007944:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007948:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800794c:	3302      	adds	r3, #2
 800794e:	e7c7      	b.n	80078e0 <_printf_common+0x58>
 8007950:	2301      	movs	r3, #1
 8007952:	4622      	mov	r2, r4
 8007954:	4649      	mov	r1, r9
 8007956:	4638      	mov	r0, r7
 8007958:	47c0      	blx	r8
 800795a:	3001      	adds	r0, #1
 800795c:	d0e6      	beq.n	800792c <_printf_common+0xa4>
 800795e:	3601      	adds	r6, #1
 8007960:	e7d9      	b.n	8007916 <_printf_common+0x8e>
	...

08007964 <_printf_i>:
 8007964:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007968:	7e0f      	ldrb	r7, [r1, #24]
 800796a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800796c:	2f78      	cmp	r7, #120	; 0x78
 800796e:	4691      	mov	r9, r2
 8007970:	4680      	mov	r8, r0
 8007972:	460c      	mov	r4, r1
 8007974:	469a      	mov	sl, r3
 8007976:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800797a:	d807      	bhi.n	800798c <_printf_i+0x28>
 800797c:	2f62      	cmp	r7, #98	; 0x62
 800797e:	d80a      	bhi.n	8007996 <_printf_i+0x32>
 8007980:	2f00      	cmp	r7, #0
 8007982:	f000 80d8 	beq.w	8007b36 <_printf_i+0x1d2>
 8007986:	2f58      	cmp	r7, #88	; 0x58
 8007988:	f000 80a3 	beq.w	8007ad2 <_printf_i+0x16e>
 800798c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007990:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007994:	e03a      	b.n	8007a0c <_printf_i+0xa8>
 8007996:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800799a:	2b15      	cmp	r3, #21
 800799c:	d8f6      	bhi.n	800798c <_printf_i+0x28>
 800799e:	a101      	add	r1, pc, #4	; (adr r1, 80079a4 <_printf_i+0x40>)
 80079a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80079a4:	080079fd 	.word	0x080079fd
 80079a8:	08007a11 	.word	0x08007a11
 80079ac:	0800798d 	.word	0x0800798d
 80079b0:	0800798d 	.word	0x0800798d
 80079b4:	0800798d 	.word	0x0800798d
 80079b8:	0800798d 	.word	0x0800798d
 80079bc:	08007a11 	.word	0x08007a11
 80079c0:	0800798d 	.word	0x0800798d
 80079c4:	0800798d 	.word	0x0800798d
 80079c8:	0800798d 	.word	0x0800798d
 80079cc:	0800798d 	.word	0x0800798d
 80079d0:	08007b1d 	.word	0x08007b1d
 80079d4:	08007a41 	.word	0x08007a41
 80079d8:	08007aff 	.word	0x08007aff
 80079dc:	0800798d 	.word	0x0800798d
 80079e0:	0800798d 	.word	0x0800798d
 80079e4:	08007b3f 	.word	0x08007b3f
 80079e8:	0800798d 	.word	0x0800798d
 80079ec:	08007a41 	.word	0x08007a41
 80079f0:	0800798d 	.word	0x0800798d
 80079f4:	0800798d 	.word	0x0800798d
 80079f8:	08007b07 	.word	0x08007b07
 80079fc:	682b      	ldr	r3, [r5, #0]
 80079fe:	1d1a      	adds	r2, r3, #4
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	602a      	str	r2, [r5, #0]
 8007a04:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007a08:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007a0c:	2301      	movs	r3, #1
 8007a0e:	e0a3      	b.n	8007b58 <_printf_i+0x1f4>
 8007a10:	6820      	ldr	r0, [r4, #0]
 8007a12:	6829      	ldr	r1, [r5, #0]
 8007a14:	0606      	lsls	r6, r0, #24
 8007a16:	f101 0304 	add.w	r3, r1, #4
 8007a1a:	d50a      	bpl.n	8007a32 <_printf_i+0xce>
 8007a1c:	680e      	ldr	r6, [r1, #0]
 8007a1e:	602b      	str	r3, [r5, #0]
 8007a20:	2e00      	cmp	r6, #0
 8007a22:	da03      	bge.n	8007a2c <_printf_i+0xc8>
 8007a24:	232d      	movs	r3, #45	; 0x2d
 8007a26:	4276      	negs	r6, r6
 8007a28:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a2c:	485e      	ldr	r0, [pc, #376]	; (8007ba8 <_printf_i+0x244>)
 8007a2e:	230a      	movs	r3, #10
 8007a30:	e019      	b.n	8007a66 <_printf_i+0x102>
 8007a32:	680e      	ldr	r6, [r1, #0]
 8007a34:	602b      	str	r3, [r5, #0]
 8007a36:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007a3a:	bf18      	it	ne
 8007a3c:	b236      	sxthne	r6, r6
 8007a3e:	e7ef      	b.n	8007a20 <_printf_i+0xbc>
 8007a40:	682b      	ldr	r3, [r5, #0]
 8007a42:	6820      	ldr	r0, [r4, #0]
 8007a44:	1d19      	adds	r1, r3, #4
 8007a46:	6029      	str	r1, [r5, #0]
 8007a48:	0601      	lsls	r1, r0, #24
 8007a4a:	d501      	bpl.n	8007a50 <_printf_i+0xec>
 8007a4c:	681e      	ldr	r6, [r3, #0]
 8007a4e:	e002      	b.n	8007a56 <_printf_i+0xf2>
 8007a50:	0646      	lsls	r6, r0, #25
 8007a52:	d5fb      	bpl.n	8007a4c <_printf_i+0xe8>
 8007a54:	881e      	ldrh	r6, [r3, #0]
 8007a56:	4854      	ldr	r0, [pc, #336]	; (8007ba8 <_printf_i+0x244>)
 8007a58:	2f6f      	cmp	r7, #111	; 0x6f
 8007a5a:	bf0c      	ite	eq
 8007a5c:	2308      	moveq	r3, #8
 8007a5e:	230a      	movne	r3, #10
 8007a60:	2100      	movs	r1, #0
 8007a62:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007a66:	6865      	ldr	r5, [r4, #4]
 8007a68:	60a5      	str	r5, [r4, #8]
 8007a6a:	2d00      	cmp	r5, #0
 8007a6c:	bfa2      	ittt	ge
 8007a6e:	6821      	ldrge	r1, [r4, #0]
 8007a70:	f021 0104 	bicge.w	r1, r1, #4
 8007a74:	6021      	strge	r1, [r4, #0]
 8007a76:	b90e      	cbnz	r6, 8007a7c <_printf_i+0x118>
 8007a78:	2d00      	cmp	r5, #0
 8007a7a:	d04d      	beq.n	8007b18 <_printf_i+0x1b4>
 8007a7c:	4615      	mov	r5, r2
 8007a7e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007a82:	fb03 6711 	mls	r7, r3, r1, r6
 8007a86:	5dc7      	ldrb	r7, [r0, r7]
 8007a88:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007a8c:	4637      	mov	r7, r6
 8007a8e:	42bb      	cmp	r3, r7
 8007a90:	460e      	mov	r6, r1
 8007a92:	d9f4      	bls.n	8007a7e <_printf_i+0x11a>
 8007a94:	2b08      	cmp	r3, #8
 8007a96:	d10b      	bne.n	8007ab0 <_printf_i+0x14c>
 8007a98:	6823      	ldr	r3, [r4, #0]
 8007a9a:	07de      	lsls	r6, r3, #31
 8007a9c:	d508      	bpl.n	8007ab0 <_printf_i+0x14c>
 8007a9e:	6923      	ldr	r3, [r4, #16]
 8007aa0:	6861      	ldr	r1, [r4, #4]
 8007aa2:	4299      	cmp	r1, r3
 8007aa4:	bfde      	ittt	le
 8007aa6:	2330      	movle	r3, #48	; 0x30
 8007aa8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007aac:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007ab0:	1b52      	subs	r2, r2, r5
 8007ab2:	6122      	str	r2, [r4, #16]
 8007ab4:	f8cd a000 	str.w	sl, [sp]
 8007ab8:	464b      	mov	r3, r9
 8007aba:	aa03      	add	r2, sp, #12
 8007abc:	4621      	mov	r1, r4
 8007abe:	4640      	mov	r0, r8
 8007ac0:	f7ff fee2 	bl	8007888 <_printf_common>
 8007ac4:	3001      	adds	r0, #1
 8007ac6:	d14c      	bne.n	8007b62 <_printf_i+0x1fe>
 8007ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8007acc:	b004      	add	sp, #16
 8007ace:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ad2:	4835      	ldr	r0, [pc, #212]	; (8007ba8 <_printf_i+0x244>)
 8007ad4:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007ad8:	6829      	ldr	r1, [r5, #0]
 8007ada:	6823      	ldr	r3, [r4, #0]
 8007adc:	f851 6b04 	ldr.w	r6, [r1], #4
 8007ae0:	6029      	str	r1, [r5, #0]
 8007ae2:	061d      	lsls	r5, r3, #24
 8007ae4:	d514      	bpl.n	8007b10 <_printf_i+0x1ac>
 8007ae6:	07df      	lsls	r7, r3, #31
 8007ae8:	bf44      	itt	mi
 8007aea:	f043 0320 	orrmi.w	r3, r3, #32
 8007aee:	6023      	strmi	r3, [r4, #0]
 8007af0:	b91e      	cbnz	r6, 8007afa <_printf_i+0x196>
 8007af2:	6823      	ldr	r3, [r4, #0]
 8007af4:	f023 0320 	bic.w	r3, r3, #32
 8007af8:	6023      	str	r3, [r4, #0]
 8007afa:	2310      	movs	r3, #16
 8007afc:	e7b0      	b.n	8007a60 <_printf_i+0xfc>
 8007afe:	6823      	ldr	r3, [r4, #0]
 8007b00:	f043 0320 	orr.w	r3, r3, #32
 8007b04:	6023      	str	r3, [r4, #0]
 8007b06:	2378      	movs	r3, #120	; 0x78
 8007b08:	4828      	ldr	r0, [pc, #160]	; (8007bac <_printf_i+0x248>)
 8007b0a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007b0e:	e7e3      	b.n	8007ad8 <_printf_i+0x174>
 8007b10:	0659      	lsls	r1, r3, #25
 8007b12:	bf48      	it	mi
 8007b14:	b2b6      	uxthmi	r6, r6
 8007b16:	e7e6      	b.n	8007ae6 <_printf_i+0x182>
 8007b18:	4615      	mov	r5, r2
 8007b1a:	e7bb      	b.n	8007a94 <_printf_i+0x130>
 8007b1c:	682b      	ldr	r3, [r5, #0]
 8007b1e:	6826      	ldr	r6, [r4, #0]
 8007b20:	6961      	ldr	r1, [r4, #20]
 8007b22:	1d18      	adds	r0, r3, #4
 8007b24:	6028      	str	r0, [r5, #0]
 8007b26:	0635      	lsls	r5, r6, #24
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	d501      	bpl.n	8007b30 <_printf_i+0x1cc>
 8007b2c:	6019      	str	r1, [r3, #0]
 8007b2e:	e002      	b.n	8007b36 <_printf_i+0x1d2>
 8007b30:	0670      	lsls	r0, r6, #25
 8007b32:	d5fb      	bpl.n	8007b2c <_printf_i+0x1c8>
 8007b34:	8019      	strh	r1, [r3, #0]
 8007b36:	2300      	movs	r3, #0
 8007b38:	6123      	str	r3, [r4, #16]
 8007b3a:	4615      	mov	r5, r2
 8007b3c:	e7ba      	b.n	8007ab4 <_printf_i+0x150>
 8007b3e:	682b      	ldr	r3, [r5, #0]
 8007b40:	1d1a      	adds	r2, r3, #4
 8007b42:	602a      	str	r2, [r5, #0]
 8007b44:	681d      	ldr	r5, [r3, #0]
 8007b46:	6862      	ldr	r2, [r4, #4]
 8007b48:	2100      	movs	r1, #0
 8007b4a:	4628      	mov	r0, r5
 8007b4c:	f7f8 fb50 	bl	80001f0 <memchr>
 8007b50:	b108      	cbz	r0, 8007b56 <_printf_i+0x1f2>
 8007b52:	1b40      	subs	r0, r0, r5
 8007b54:	6060      	str	r0, [r4, #4]
 8007b56:	6863      	ldr	r3, [r4, #4]
 8007b58:	6123      	str	r3, [r4, #16]
 8007b5a:	2300      	movs	r3, #0
 8007b5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b60:	e7a8      	b.n	8007ab4 <_printf_i+0x150>
 8007b62:	6923      	ldr	r3, [r4, #16]
 8007b64:	462a      	mov	r2, r5
 8007b66:	4649      	mov	r1, r9
 8007b68:	4640      	mov	r0, r8
 8007b6a:	47d0      	blx	sl
 8007b6c:	3001      	adds	r0, #1
 8007b6e:	d0ab      	beq.n	8007ac8 <_printf_i+0x164>
 8007b70:	6823      	ldr	r3, [r4, #0]
 8007b72:	079b      	lsls	r3, r3, #30
 8007b74:	d413      	bmi.n	8007b9e <_printf_i+0x23a>
 8007b76:	68e0      	ldr	r0, [r4, #12]
 8007b78:	9b03      	ldr	r3, [sp, #12]
 8007b7a:	4298      	cmp	r0, r3
 8007b7c:	bfb8      	it	lt
 8007b7e:	4618      	movlt	r0, r3
 8007b80:	e7a4      	b.n	8007acc <_printf_i+0x168>
 8007b82:	2301      	movs	r3, #1
 8007b84:	4632      	mov	r2, r6
 8007b86:	4649      	mov	r1, r9
 8007b88:	4640      	mov	r0, r8
 8007b8a:	47d0      	blx	sl
 8007b8c:	3001      	adds	r0, #1
 8007b8e:	d09b      	beq.n	8007ac8 <_printf_i+0x164>
 8007b90:	3501      	adds	r5, #1
 8007b92:	68e3      	ldr	r3, [r4, #12]
 8007b94:	9903      	ldr	r1, [sp, #12]
 8007b96:	1a5b      	subs	r3, r3, r1
 8007b98:	42ab      	cmp	r3, r5
 8007b9a:	dcf2      	bgt.n	8007b82 <_printf_i+0x21e>
 8007b9c:	e7eb      	b.n	8007b76 <_printf_i+0x212>
 8007b9e:	2500      	movs	r5, #0
 8007ba0:	f104 0619 	add.w	r6, r4, #25
 8007ba4:	e7f5      	b.n	8007b92 <_printf_i+0x22e>
 8007ba6:	bf00      	nop
 8007ba8:	08007fd1 	.word	0x08007fd1
 8007bac:	08007fe2 	.word	0x08007fe2

08007bb0 <memmove>:
 8007bb0:	4288      	cmp	r0, r1
 8007bb2:	b510      	push	{r4, lr}
 8007bb4:	eb01 0402 	add.w	r4, r1, r2
 8007bb8:	d902      	bls.n	8007bc0 <memmove+0x10>
 8007bba:	4284      	cmp	r4, r0
 8007bbc:	4623      	mov	r3, r4
 8007bbe:	d807      	bhi.n	8007bd0 <memmove+0x20>
 8007bc0:	1e43      	subs	r3, r0, #1
 8007bc2:	42a1      	cmp	r1, r4
 8007bc4:	d008      	beq.n	8007bd8 <memmove+0x28>
 8007bc6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007bca:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007bce:	e7f8      	b.n	8007bc2 <memmove+0x12>
 8007bd0:	4402      	add	r2, r0
 8007bd2:	4601      	mov	r1, r0
 8007bd4:	428a      	cmp	r2, r1
 8007bd6:	d100      	bne.n	8007bda <memmove+0x2a>
 8007bd8:	bd10      	pop	{r4, pc}
 8007bda:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007bde:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007be2:	e7f7      	b.n	8007bd4 <memmove+0x24>

08007be4 <_free_r>:
 8007be4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007be6:	2900      	cmp	r1, #0
 8007be8:	d044      	beq.n	8007c74 <_free_r+0x90>
 8007bea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007bee:	9001      	str	r0, [sp, #4]
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	f1a1 0404 	sub.w	r4, r1, #4
 8007bf6:	bfb8      	it	lt
 8007bf8:	18e4      	addlt	r4, r4, r3
 8007bfa:	f000 f913 	bl	8007e24 <__malloc_lock>
 8007bfe:	4a1e      	ldr	r2, [pc, #120]	; (8007c78 <_free_r+0x94>)
 8007c00:	9801      	ldr	r0, [sp, #4]
 8007c02:	6813      	ldr	r3, [r2, #0]
 8007c04:	b933      	cbnz	r3, 8007c14 <_free_r+0x30>
 8007c06:	6063      	str	r3, [r4, #4]
 8007c08:	6014      	str	r4, [r2, #0]
 8007c0a:	b003      	add	sp, #12
 8007c0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007c10:	f000 b90e 	b.w	8007e30 <__malloc_unlock>
 8007c14:	42a3      	cmp	r3, r4
 8007c16:	d908      	bls.n	8007c2a <_free_r+0x46>
 8007c18:	6825      	ldr	r5, [r4, #0]
 8007c1a:	1961      	adds	r1, r4, r5
 8007c1c:	428b      	cmp	r3, r1
 8007c1e:	bf01      	itttt	eq
 8007c20:	6819      	ldreq	r1, [r3, #0]
 8007c22:	685b      	ldreq	r3, [r3, #4]
 8007c24:	1949      	addeq	r1, r1, r5
 8007c26:	6021      	streq	r1, [r4, #0]
 8007c28:	e7ed      	b.n	8007c06 <_free_r+0x22>
 8007c2a:	461a      	mov	r2, r3
 8007c2c:	685b      	ldr	r3, [r3, #4]
 8007c2e:	b10b      	cbz	r3, 8007c34 <_free_r+0x50>
 8007c30:	42a3      	cmp	r3, r4
 8007c32:	d9fa      	bls.n	8007c2a <_free_r+0x46>
 8007c34:	6811      	ldr	r1, [r2, #0]
 8007c36:	1855      	adds	r5, r2, r1
 8007c38:	42a5      	cmp	r5, r4
 8007c3a:	d10b      	bne.n	8007c54 <_free_r+0x70>
 8007c3c:	6824      	ldr	r4, [r4, #0]
 8007c3e:	4421      	add	r1, r4
 8007c40:	1854      	adds	r4, r2, r1
 8007c42:	42a3      	cmp	r3, r4
 8007c44:	6011      	str	r1, [r2, #0]
 8007c46:	d1e0      	bne.n	8007c0a <_free_r+0x26>
 8007c48:	681c      	ldr	r4, [r3, #0]
 8007c4a:	685b      	ldr	r3, [r3, #4]
 8007c4c:	6053      	str	r3, [r2, #4]
 8007c4e:	4421      	add	r1, r4
 8007c50:	6011      	str	r1, [r2, #0]
 8007c52:	e7da      	b.n	8007c0a <_free_r+0x26>
 8007c54:	d902      	bls.n	8007c5c <_free_r+0x78>
 8007c56:	230c      	movs	r3, #12
 8007c58:	6003      	str	r3, [r0, #0]
 8007c5a:	e7d6      	b.n	8007c0a <_free_r+0x26>
 8007c5c:	6825      	ldr	r5, [r4, #0]
 8007c5e:	1961      	adds	r1, r4, r5
 8007c60:	428b      	cmp	r3, r1
 8007c62:	bf04      	itt	eq
 8007c64:	6819      	ldreq	r1, [r3, #0]
 8007c66:	685b      	ldreq	r3, [r3, #4]
 8007c68:	6063      	str	r3, [r4, #4]
 8007c6a:	bf04      	itt	eq
 8007c6c:	1949      	addeq	r1, r1, r5
 8007c6e:	6021      	streq	r1, [r4, #0]
 8007c70:	6054      	str	r4, [r2, #4]
 8007c72:	e7ca      	b.n	8007c0a <_free_r+0x26>
 8007c74:	b003      	add	sp, #12
 8007c76:	bd30      	pop	{r4, r5, pc}
 8007c78:	20013080 	.word	0x20013080

08007c7c <sbrk_aligned>:
 8007c7c:	b570      	push	{r4, r5, r6, lr}
 8007c7e:	4e0e      	ldr	r6, [pc, #56]	; (8007cb8 <sbrk_aligned+0x3c>)
 8007c80:	460c      	mov	r4, r1
 8007c82:	6831      	ldr	r1, [r6, #0]
 8007c84:	4605      	mov	r5, r0
 8007c86:	b911      	cbnz	r1, 8007c8e <sbrk_aligned+0x12>
 8007c88:	f000 f8bc 	bl	8007e04 <_sbrk_r>
 8007c8c:	6030      	str	r0, [r6, #0]
 8007c8e:	4621      	mov	r1, r4
 8007c90:	4628      	mov	r0, r5
 8007c92:	f000 f8b7 	bl	8007e04 <_sbrk_r>
 8007c96:	1c43      	adds	r3, r0, #1
 8007c98:	d00a      	beq.n	8007cb0 <sbrk_aligned+0x34>
 8007c9a:	1cc4      	adds	r4, r0, #3
 8007c9c:	f024 0403 	bic.w	r4, r4, #3
 8007ca0:	42a0      	cmp	r0, r4
 8007ca2:	d007      	beq.n	8007cb4 <sbrk_aligned+0x38>
 8007ca4:	1a21      	subs	r1, r4, r0
 8007ca6:	4628      	mov	r0, r5
 8007ca8:	f000 f8ac 	bl	8007e04 <_sbrk_r>
 8007cac:	3001      	adds	r0, #1
 8007cae:	d101      	bne.n	8007cb4 <sbrk_aligned+0x38>
 8007cb0:	f04f 34ff 	mov.w	r4, #4294967295
 8007cb4:	4620      	mov	r0, r4
 8007cb6:	bd70      	pop	{r4, r5, r6, pc}
 8007cb8:	20013084 	.word	0x20013084

08007cbc <_malloc_r>:
 8007cbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007cc0:	1ccd      	adds	r5, r1, #3
 8007cc2:	f025 0503 	bic.w	r5, r5, #3
 8007cc6:	3508      	adds	r5, #8
 8007cc8:	2d0c      	cmp	r5, #12
 8007cca:	bf38      	it	cc
 8007ccc:	250c      	movcc	r5, #12
 8007cce:	2d00      	cmp	r5, #0
 8007cd0:	4607      	mov	r7, r0
 8007cd2:	db01      	blt.n	8007cd8 <_malloc_r+0x1c>
 8007cd4:	42a9      	cmp	r1, r5
 8007cd6:	d905      	bls.n	8007ce4 <_malloc_r+0x28>
 8007cd8:	230c      	movs	r3, #12
 8007cda:	603b      	str	r3, [r7, #0]
 8007cdc:	2600      	movs	r6, #0
 8007cde:	4630      	mov	r0, r6
 8007ce0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007ce4:	4e2e      	ldr	r6, [pc, #184]	; (8007da0 <_malloc_r+0xe4>)
 8007ce6:	f000 f89d 	bl	8007e24 <__malloc_lock>
 8007cea:	6833      	ldr	r3, [r6, #0]
 8007cec:	461c      	mov	r4, r3
 8007cee:	bb34      	cbnz	r4, 8007d3e <_malloc_r+0x82>
 8007cf0:	4629      	mov	r1, r5
 8007cf2:	4638      	mov	r0, r7
 8007cf4:	f7ff ffc2 	bl	8007c7c <sbrk_aligned>
 8007cf8:	1c43      	adds	r3, r0, #1
 8007cfa:	4604      	mov	r4, r0
 8007cfc:	d14d      	bne.n	8007d9a <_malloc_r+0xde>
 8007cfe:	6834      	ldr	r4, [r6, #0]
 8007d00:	4626      	mov	r6, r4
 8007d02:	2e00      	cmp	r6, #0
 8007d04:	d140      	bne.n	8007d88 <_malloc_r+0xcc>
 8007d06:	6823      	ldr	r3, [r4, #0]
 8007d08:	4631      	mov	r1, r6
 8007d0a:	4638      	mov	r0, r7
 8007d0c:	eb04 0803 	add.w	r8, r4, r3
 8007d10:	f000 f878 	bl	8007e04 <_sbrk_r>
 8007d14:	4580      	cmp	r8, r0
 8007d16:	d13a      	bne.n	8007d8e <_malloc_r+0xd2>
 8007d18:	6821      	ldr	r1, [r4, #0]
 8007d1a:	3503      	adds	r5, #3
 8007d1c:	1a6d      	subs	r5, r5, r1
 8007d1e:	f025 0503 	bic.w	r5, r5, #3
 8007d22:	3508      	adds	r5, #8
 8007d24:	2d0c      	cmp	r5, #12
 8007d26:	bf38      	it	cc
 8007d28:	250c      	movcc	r5, #12
 8007d2a:	4629      	mov	r1, r5
 8007d2c:	4638      	mov	r0, r7
 8007d2e:	f7ff ffa5 	bl	8007c7c <sbrk_aligned>
 8007d32:	3001      	adds	r0, #1
 8007d34:	d02b      	beq.n	8007d8e <_malloc_r+0xd2>
 8007d36:	6823      	ldr	r3, [r4, #0]
 8007d38:	442b      	add	r3, r5
 8007d3a:	6023      	str	r3, [r4, #0]
 8007d3c:	e00e      	b.n	8007d5c <_malloc_r+0xa0>
 8007d3e:	6822      	ldr	r2, [r4, #0]
 8007d40:	1b52      	subs	r2, r2, r5
 8007d42:	d41e      	bmi.n	8007d82 <_malloc_r+0xc6>
 8007d44:	2a0b      	cmp	r2, #11
 8007d46:	d916      	bls.n	8007d76 <_malloc_r+0xba>
 8007d48:	1961      	adds	r1, r4, r5
 8007d4a:	42a3      	cmp	r3, r4
 8007d4c:	6025      	str	r5, [r4, #0]
 8007d4e:	bf18      	it	ne
 8007d50:	6059      	strne	r1, [r3, #4]
 8007d52:	6863      	ldr	r3, [r4, #4]
 8007d54:	bf08      	it	eq
 8007d56:	6031      	streq	r1, [r6, #0]
 8007d58:	5162      	str	r2, [r4, r5]
 8007d5a:	604b      	str	r3, [r1, #4]
 8007d5c:	4638      	mov	r0, r7
 8007d5e:	f104 060b 	add.w	r6, r4, #11
 8007d62:	f000 f865 	bl	8007e30 <__malloc_unlock>
 8007d66:	f026 0607 	bic.w	r6, r6, #7
 8007d6a:	1d23      	adds	r3, r4, #4
 8007d6c:	1af2      	subs	r2, r6, r3
 8007d6e:	d0b6      	beq.n	8007cde <_malloc_r+0x22>
 8007d70:	1b9b      	subs	r3, r3, r6
 8007d72:	50a3      	str	r3, [r4, r2]
 8007d74:	e7b3      	b.n	8007cde <_malloc_r+0x22>
 8007d76:	6862      	ldr	r2, [r4, #4]
 8007d78:	42a3      	cmp	r3, r4
 8007d7a:	bf0c      	ite	eq
 8007d7c:	6032      	streq	r2, [r6, #0]
 8007d7e:	605a      	strne	r2, [r3, #4]
 8007d80:	e7ec      	b.n	8007d5c <_malloc_r+0xa0>
 8007d82:	4623      	mov	r3, r4
 8007d84:	6864      	ldr	r4, [r4, #4]
 8007d86:	e7b2      	b.n	8007cee <_malloc_r+0x32>
 8007d88:	4634      	mov	r4, r6
 8007d8a:	6876      	ldr	r6, [r6, #4]
 8007d8c:	e7b9      	b.n	8007d02 <_malloc_r+0x46>
 8007d8e:	230c      	movs	r3, #12
 8007d90:	603b      	str	r3, [r7, #0]
 8007d92:	4638      	mov	r0, r7
 8007d94:	f000 f84c 	bl	8007e30 <__malloc_unlock>
 8007d98:	e7a1      	b.n	8007cde <_malloc_r+0x22>
 8007d9a:	6025      	str	r5, [r4, #0]
 8007d9c:	e7de      	b.n	8007d5c <_malloc_r+0xa0>
 8007d9e:	bf00      	nop
 8007da0:	20013080 	.word	0x20013080

08007da4 <_realloc_r>:
 8007da4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007da8:	4680      	mov	r8, r0
 8007daa:	4614      	mov	r4, r2
 8007dac:	460e      	mov	r6, r1
 8007dae:	b921      	cbnz	r1, 8007dba <_realloc_r+0x16>
 8007db0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007db4:	4611      	mov	r1, r2
 8007db6:	f7ff bf81 	b.w	8007cbc <_malloc_r>
 8007dba:	b92a      	cbnz	r2, 8007dc8 <_realloc_r+0x24>
 8007dbc:	f7ff ff12 	bl	8007be4 <_free_r>
 8007dc0:	4625      	mov	r5, r4
 8007dc2:	4628      	mov	r0, r5
 8007dc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dc8:	f000 f838 	bl	8007e3c <_malloc_usable_size_r>
 8007dcc:	4284      	cmp	r4, r0
 8007dce:	4607      	mov	r7, r0
 8007dd0:	d802      	bhi.n	8007dd8 <_realloc_r+0x34>
 8007dd2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007dd6:	d812      	bhi.n	8007dfe <_realloc_r+0x5a>
 8007dd8:	4621      	mov	r1, r4
 8007dda:	4640      	mov	r0, r8
 8007ddc:	f7ff ff6e 	bl	8007cbc <_malloc_r>
 8007de0:	4605      	mov	r5, r0
 8007de2:	2800      	cmp	r0, #0
 8007de4:	d0ed      	beq.n	8007dc2 <_realloc_r+0x1e>
 8007de6:	42bc      	cmp	r4, r7
 8007de8:	4622      	mov	r2, r4
 8007dea:	4631      	mov	r1, r6
 8007dec:	bf28      	it	cs
 8007dee:	463a      	movcs	r2, r7
 8007df0:	f7ff fba4 	bl	800753c <memcpy>
 8007df4:	4631      	mov	r1, r6
 8007df6:	4640      	mov	r0, r8
 8007df8:	f7ff fef4 	bl	8007be4 <_free_r>
 8007dfc:	e7e1      	b.n	8007dc2 <_realloc_r+0x1e>
 8007dfe:	4635      	mov	r5, r6
 8007e00:	e7df      	b.n	8007dc2 <_realloc_r+0x1e>
	...

08007e04 <_sbrk_r>:
 8007e04:	b538      	push	{r3, r4, r5, lr}
 8007e06:	4d06      	ldr	r5, [pc, #24]	; (8007e20 <_sbrk_r+0x1c>)
 8007e08:	2300      	movs	r3, #0
 8007e0a:	4604      	mov	r4, r0
 8007e0c:	4608      	mov	r0, r1
 8007e0e:	602b      	str	r3, [r5, #0]
 8007e10:	f7fb fb9a 	bl	8003548 <_sbrk>
 8007e14:	1c43      	adds	r3, r0, #1
 8007e16:	d102      	bne.n	8007e1e <_sbrk_r+0x1a>
 8007e18:	682b      	ldr	r3, [r5, #0]
 8007e1a:	b103      	cbz	r3, 8007e1e <_sbrk_r+0x1a>
 8007e1c:	6023      	str	r3, [r4, #0]
 8007e1e:	bd38      	pop	{r3, r4, r5, pc}
 8007e20:	20013088 	.word	0x20013088

08007e24 <__malloc_lock>:
 8007e24:	4801      	ldr	r0, [pc, #4]	; (8007e2c <__malloc_lock+0x8>)
 8007e26:	f000 b811 	b.w	8007e4c <__retarget_lock_acquire_recursive>
 8007e2a:	bf00      	nop
 8007e2c:	2001308c 	.word	0x2001308c

08007e30 <__malloc_unlock>:
 8007e30:	4801      	ldr	r0, [pc, #4]	; (8007e38 <__malloc_unlock+0x8>)
 8007e32:	f000 b80c 	b.w	8007e4e <__retarget_lock_release_recursive>
 8007e36:	bf00      	nop
 8007e38:	2001308c 	.word	0x2001308c

08007e3c <_malloc_usable_size_r>:
 8007e3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007e40:	1f18      	subs	r0, r3, #4
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	bfbc      	itt	lt
 8007e46:	580b      	ldrlt	r3, [r1, r0]
 8007e48:	18c0      	addlt	r0, r0, r3
 8007e4a:	4770      	bx	lr

08007e4c <__retarget_lock_acquire_recursive>:
 8007e4c:	4770      	bx	lr

08007e4e <__retarget_lock_release_recursive>:
 8007e4e:	4770      	bx	lr

08007e50 <_init>:
 8007e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e52:	bf00      	nop
 8007e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e56:	bc08      	pop	{r3}
 8007e58:	469e      	mov	lr, r3
 8007e5a:	4770      	bx	lr

08007e5c <_fini>:
 8007e5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e5e:	bf00      	nop
 8007e60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e62:	bc08      	pop	{r3}
 8007e64:	469e      	mov	lr, r3
 8007e66:	4770      	bx	lr
