# SystemVerilog Playground
- This repository holds various instructions for different basic modules in SystemVerilog.

### Setup
- You need either Quartus Prime Lite, Vivado XLS or [YoSYS](https://github.com/YosysHQ/yosys).
- You can choose to use EDA playground for test benches

### Notes
- Write your code, compile it, and generate RTL diagram.
- Upload your files and screenshot of RTL diagram in the folder
- All test bench writing is optional task, but it carries more points than the design
- This repository may update with more projects over the course of the hackathon, **remember to sync fork and pull before starting to make changes**
- Additionally feel free to suggest modules
- Self checking test-benches: 50 points
- Layered testbench: 500 points
- Simple testbenches: 25 points


#### Maintainer: Abhiram Gopal Dasika (@alfadelta10010)

### List of projects:
- [16-Bit Priority Encoder](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/16-Bit_Priority_Encoder)
- [32-Bit Logic Shifter](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/32-Bit_Logic_Shifter)
- [32-Bit BCD Adder](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/32-Bit_BCD_Adder)
- [32-Bit Prefix Adder](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/32-Bit_Prefix_Adder)
- [32-Bit Ripple Carry Adder](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/32-Bit_RCA)
- [4-Bit Multiplier](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/4-Bit_Multiplier)
- [Decoder & Encoder](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/Decoder_Encoder)
- [8-Bit ALU](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/8-Bit_ALU)
- [8-Bit Comparator](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/8-Bit_Comparator)
- [8-Bit Barrel Shifter](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/8-Bit_Barrel_Shifter)
- [8-Bit 7 Segment Decoder](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/8-Bit_7Seg_Decoder)
- [Mod-N Counter](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/Mod-N_Counter)
- [N-Bit ALU](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/N-Bit_ALU)
- [N-Bit Up/Down Counter](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/N-Bit_Up_Down_Counter)
- [Reduce 1s FSM](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/Reduce_1s_FSM)
- [Sequence Detector (01/10)](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/Sequence_Detect_FSM)
- [Shift Register PISO](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/PISO_Shift_Register)
- [Shift Register SIPO](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/SIPO_Shift_Register)
- [Shift Register SISO](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/SISO_Shift_Register)
- [Traffic Light FSM](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/Traffic_Light_FSM)
- [Vending Machine FSM](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/Vending_Machine_FSM)
- [Parameterised RAM](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/Param_RAM)
- [HDL ROM Module](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/HDL_ROM)
- [4-Bit Hex Decoder](https://github.com/alfadelta10010/SystemVerilog-playground/tree/main/4-Bit_Hex_Decoder)

