//=============================================================================
// Verilog module generated by IPExpress    07/13/2017    15:48:43         
// Filename: ddr3_test_top_la0_inst.v                                          
// Copyright(c) 2006 Lattice Semiconductor Corporation. All rights reserved.   
//=============================================================================

/* WARNING - Changes to this file should be performed by re-running IPexpress
or modifying the .LPC file and regenerating the core.  Other changes may lead
to inconsistent simulation and/or implemenation results */

ddr3_test_top_la0 (
    .clk		(clk),
    .reset_n		(reset_n),
    .jtck		(jtck),
    .jrstn		(jrstn),
    .jce2		(jce2),
    .jtdi		(jtdi),
    .er2_tdo		(er2_tdo),
    .jshift		(jshift),
    .jupdate		(jupdate),
    .trigger_din_0	(trigger_din_0),
    .trigger_din_1	(trigger_din_1),
    .trigger_din_2	(trigger_din_2),
    .trigger_din_3	(trigger_din_3),
    .trigger_din_4	(trigger_din_4),
    .trigger_din_5	(trigger_din_5),
    .trigger_din_6	(trigger_din_6),
    .trigger_din_7	(trigger_din_7),
    .trace_din		(trace_din),
    .ip_enable    	(ip_enable)
)

object /* synthesis GSR=DISABLED */
object /* synthesis UGROUP=”ddr3_test_top_la0_core” */
pragma // attribute UGROUP ”ddr3_test_top_la0_core” 
;

