[2025-09-16 18:52:51] START suite=gap trace=605.mcf_s-472B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-472B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 4496143 heartbeat IPC: 2.224 cumulative IPC: 2.224 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 8405336 heartbeat IPC: 2.558 cumulative IPC: 2.379 (Simulation time: 00 hr 01 min 44 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 8405336 cumulative IPC: 2.379 (Simulation time: 00 hr 01 min 44 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 8405336 cumulative IPC: 2.379 (Simulation time: 00 hr 01 min 44 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 44208862 heartbeat IPC: 0.2793 cumulative IPC: 0.2793 (Simulation time: 00 hr 06 min 10 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 68833378 heartbeat IPC: 0.4061 cumulative IPC: 0.331 (Simulation time: 00 hr 09 min 13 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 94057401 heartbeat IPC: 0.3964 cumulative IPC: 0.3503 (Simulation time: 00 hr 12 min 25 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 119044589 heartbeat IPC: 0.4002 cumulative IPC: 0.3615 (Simulation time: 00 hr 15 min 28 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 142671758 heartbeat IPC: 0.4232 cumulative IPC: 0.3724 (Simulation time: 00 hr 18 min 24 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 172958524 heartbeat IPC: 0.3302 cumulative IPC: 0.3646 (Simulation time: 00 hr 22 min 07 sec)
Heartbeat CPU 0 instructions: 90000009 cycles: 196139474 heartbeat IPC: 0.4314 cumulative IPC: 0.3729 (Simulation time: 00 hr 25 min 05 sec)
Heartbeat CPU 0 instructions: 100000013 cycles: 224421977 heartbeat IPC: 0.3536 cumulative IPC: 0.3703 (Simulation time: 00 hr 28 min 37 sec)
Heartbeat CPU 0 instructions: 110000013 cycles: 247411616 heartbeat IPC: 0.435 cumulative IPC: 0.3766 (Simulation time: 00 hr 31 min 30 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 265486812 cumulative IPC: 0.3767 (Simulation time: 00 hr 34 min 50 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 265486812 cumulative IPC: 0.3767 (Simulation time: 00 hr 34 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-472B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.3767 instructions: 100000000 cycles: 265486812
CPU 0 Branch Prediction Accuracy: 98.31% MPKI: 1.929 Average ROB Occupancy at Mispredict: 137.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.929
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 69178880
LQ_STALL: 7658355
SQ_STALL: 46360153


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 51.97321
REPLAY_LOAD: 52.22841
NON_REPLAY_LOAD: 77.47041

== Total ==
ADDR_TRANS: 201760
REPLAY_LOAD: 1704213
NON_REPLAY_LOAD: 67272907

== Counts ==
ADDR_TRANS: 3882
REPLAY_LOAD: 32630
NON_REPLAY_LOAD: 868369

cpu0->cpu0_STLB TOTAL        ACCESS:     275431 HIT:     144211 MISS:     131220 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     275431 HIT:     144211 MISS:     131220 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 230 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    5683765 HIT:     613503 MISS:    5070262 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    4752909 HIT:      68512 MISS:    4684397 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     246044 HIT:      13901 MISS:     232143 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     529825 HIT:     526823 MISS:       3002 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     154987 HIT:       4267 MISS:     150720 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 141.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   16546471 HIT:   16546471 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   16546471 HIT:   16546471 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   49927785 HIT:   43064971 MISS:    6862814 MSHR_MERGE:    1708874
cpu0->cpu0_L1D LOAD         ACCESS:   26707127 HIT:   20956040 MISS:    5751087 MSHR_MERGE:     998178
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   22958109 HIT:   22001434 MISS:     956675 MSHR_MERGE:     710631
cpu0->cpu0_L1D TRANSLATION  ACCESS:     262549 HIT:     107497 MISS:     155052 MSHR_MERGE:         65
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 151.9 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   14718555 HIT:   14718555 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   14718555 HIT:   14718555 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   46440456 HIT:   45946526 MISS:     493930 MSHR_MERGE:     218499
cpu0->cpu0_DTLB LOAD         ACCESS:   46440456 HIT:   45946526 MISS:     493930 MSHR_MERGE:     218499
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 113.2 cycles
cpu0->LLC TOTAL        ACCESS:    5534585 HIT:     472112 MISS:    5062473 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    4684397 HIT:       6098 MISS:    4678299 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     232143 HIT:        120 MISS:     232023 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     467325 HIT:     465305 MISS:       2020 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     150720 HIT:        589 MISS:     150131 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 112.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      51008
  ROW_BUFFER_MISS:    5009393
  AVG DBUS CONGESTED CYCLE: 3.41
Channel 0 WQ ROW_BUFFER_HIT:      69796
  ROW_BUFFER_MISS:     387770
  FULL:          0
Channel 0 REFRESHES ISSUED:      22124

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       108788         5937          860       152406
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           57           18           50       209800
  STLB miss resolved @ L2C                0            1            2            5         7256
  STLB miss resolved @ LLC                0            0            0            3          745
  STLB miss resolved @ MEM                0          301           64           50       145858

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 19:27:42] END   suite=gap trace=605.mcf_s-472B (rc=0)
