/*


 Copyright (c) 2004-2018 Microsemi Corporation "Microsemi".

 Permission is hereby granted, free of charge, to any person obtaining a copy
 of this software and associated documentation files (the "Software"), to deal
 in the Software without restriction, including without limitation the rights
 to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
 copies of the Software, and to permit persons to whom the Software is
 furnished to do so, subject to the following conditions:

 The above copyright notice and this permission notice shall be included in all
 copies or substantial portions of the Software.

 THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
 AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
 LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
 OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
 SOFTWARE.

*/
// register structures for mode INTR_MON

#define PCS_TBL_SIZE   9
 static static_cfg_t pcs_intr_mon_tbl[9] = { {DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_RADAPT_ENABLE_INTR_MON), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_RADAPT_ENABLE)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_RADAPT_ENABLE_INTR_MON), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_RADAPT_ENABLE)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PMA_CLK_ENA_INTR_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_XGMII_CLK_ENA_INTR_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PMA_CLK_ENA_INTR_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_XGMII_CLK_ENA_INTR_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PCS_BYPASS_INTR_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PCS_BYPASS_INTR_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_INPUT_MON_INTR_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_USE_LOS_INTR_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_DATA_FLIP_INTR_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_DATA_FLIP_INTR_MON), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PMA_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_XGMII_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PMA_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_XGMII_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PCS_BYPASS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PCS_BYPASS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_INPUT_MON | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_USE_LOS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_DATA_FLIP | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_DATA_FLIP)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_MIN_IFG_INTR_MON), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_MIN_IFG)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_MIN_IFG_INTR_MON), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_MIN_IFG)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_ADD_LVL_INTR_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_DROP_LVL_INTR_MON), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_ADD_LVL | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_DROP_LVL)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_ADD_LVL_INTR_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_DROP_LVL_INTR_MON), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_ADD_LVL | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_DROP_LVL)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125_TIMER_125_INTR_MON), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125_TIMER_125)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_FIFO_FLUSH_INTR_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_FIFO_FLUSH_INTR_MON), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_FIFO_FLUSH | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_FIFO_FLUSH)} };


// register structures for mode INTR_MON_LOS

static static_cfg_t pcs_intr_mon_los_tbl[9] = { {DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_RADAPT_ENABLE_INTR_MON_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_RADAPT_ENABLE)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_RADAPT_ENABLE_INTR_MON_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_RADAPT_ENABLE)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PMA_CLK_ENA_INTR_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_XGMII_CLK_ENA_INTR_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PMA_CLK_ENA_INTR_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_XGMII_CLK_ENA_INTR_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PCS_BYPASS_INTR_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PCS_BYPASS_INTR_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_INPUT_MON_INTR_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_USE_LOS_INTR_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_DATA_FLIP_INTR_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_DATA_FLIP_INTR_MON_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PMA_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_XGMII_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PMA_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_XGMII_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PCS_BYPASS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PCS_BYPASS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_INPUT_MON | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_USE_LOS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_DATA_FLIP | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_DATA_FLIP)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_MIN_IFG_INTR_MON_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_MIN_IFG)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_MIN_IFG_INTR_MON_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_MIN_IFG)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_ADD_LVL_INTR_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_DROP_LVL_INTR_MON_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_ADD_LVL | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_DROP_LVL)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_ADD_LVL_INTR_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_DROP_LVL_INTR_MON_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_ADD_LVL | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_DROP_LVL)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125_TIMER_125_INTR_MON_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125_TIMER_125)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_FIFO_FLUSH_INTR_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_FIFO_FLUSH_INTR_MON_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_FIFO_FLUSH | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_FIFO_FLUSH)} };


// register structures for mode PASS_MON

static static_cfg_t pcs_pass_mon_tbl[9] = { {DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_RADAPT_ENABLE_PASS_MON), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_RADAPT_ENABLE)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_RADAPT_ENABLE_PASS_MON), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_RADAPT_ENABLE)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PMA_CLK_ENA_PASS_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_XGMII_CLK_ENA_PASS_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PMA_CLK_ENA_PASS_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_XGMII_CLK_ENA_PASS_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PCS_BYPASS_PASS_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PCS_BYPASS_PASS_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_INPUT_MON_PASS_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_USE_LOS_PASS_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_DATA_FLIP_PASS_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_DATA_FLIP_PASS_MON), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PMA_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_XGMII_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PMA_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_XGMII_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PCS_BYPASS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PCS_BYPASS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_INPUT_MON | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_USE_LOS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_DATA_FLIP | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_DATA_FLIP)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_MIN_IFG_PASS_MON), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_MIN_IFG)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_MIN_IFG_PASS_MON), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_MIN_IFG)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_ADD_LVL_PASS_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_DROP_LVL_PASS_MON), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_ADD_LVL | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_DROP_LVL)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_ADD_LVL_PASS_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_DROP_LVL_PASS_MON), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_ADD_LVL | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_DROP_LVL)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125_TIMER_125_PASS_MON), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125_TIMER_125)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_FIFO_FLUSH_PASS_MON | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_FIFO_FLUSH_PASS_MON), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_FIFO_FLUSH | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_FIFO_FLUSH)} };


// register structures for mode PASS_MON_WIS

static static_cfg_t pcs_pass_mon_wis_tbl[9] = { {DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_RADAPT_ENABLE_PASS_MON_WIS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_RADAPT_ENABLE)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_RADAPT_ENABLE_PASS_MON_WIS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_RADAPT_ENABLE)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PMA_CLK_ENA_PASS_MON_WIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_XGMII_CLK_ENA_PASS_MON_WIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PMA_CLK_ENA_PASS_MON_WIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_XGMII_CLK_ENA_PASS_MON_WIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PCS_BYPASS_PASS_MON_WIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PCS_BYPASS_PASS_MON_WIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_INPUT_MON_PASS_MON_WIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_USE_LOS_PASS_MON_WIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_DATA_FLIP_PASS_MON_WIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_DATA_FLIP_PASS_MON_WIS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PMA_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_XGMII_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PMA_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_XGMII_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PCS_BYPASS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PCS_BYPASS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_INPUT_MON | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_USE_LOS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_DATA_FLIP | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_DATA_FLIP)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_MIN_IFG_PASS_MON_WIS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_MIN_IFG)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_MIN_IFG_PASS_MON_WIS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_MIN_IFG)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_ADD_LVL_PASS_MON_WIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_DROP_LVL_PASS_MON_WIS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_ADD_LVL | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_DROP_LVL)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_ADD_LVL_PASS_MON_WIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_DROP_LVL_PASS_MON_WIS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_ADD_LVL | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_DROP_LVL)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125_TIMER_125_PASS_MON_WIS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125_TIMER_125)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_FIFO_FLUSH_PASS_MON_WIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_FIFO_FLUSH_PASS_MON_WIS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_FIFO_FLUSH | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_FIFO_FLUSH)} };


// register structures for mode PASS_MON_LOS

static static_cfg_t pcs_pass_mon_los_tbl[9] = { {DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_RADAPT_ENABLE_PASS_MON_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_RADAPT_ENABLE)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_RADAPT_ENABLE_PASS_MON_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_RADAPT_ENABLE)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PMA_CLK_ENA_PASS_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_XGMII_CLK_ENA_PASS_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PMA_CLK_ENA_PASS_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_XGMII_CLK_ENA_PASS_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PCS_BYPASS_PASS_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PCS_BYPASS_PASS_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_INPUT_MON_PASS_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_USE_LOS_PASS_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_DATA_FLIP_PASS_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_DATA_FLIP_PASS_MON_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PMA_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_XGMII_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PMA_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_XGMII_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PCS_BYPASS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PCS_BYPASS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_INPUT_MON | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_USE_LOS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_DATA_FLIP | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_DATA_FLIP)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_MIN_IFG_PASS_MON_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_MIN_IFG)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_MIN_IFG_PASS_MON_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_MIN_IFG)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_ADD_LVL_PASS_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_DROP_LVL_PASS_MON_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_ADD_LVL | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_DROP_LVL)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_ADD_LVL_PASS_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_DROP_LVL_PASS_MON_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_ADD_LVL | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_DROP_LVL)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125_TIMER_125_PASS_MON_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125_TIMER_125)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_FIFO_FLUSH_PASS_MON_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_FIFO_FLUSH_PASS_MON_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_FIFO_FLUSH | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_FIFO_FLUSH)} };


// register structures for mode BYP

static static_cfg_t pcs_byp_tbl[9] = { {DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_RADAPT_ENABLE_BYP), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_RADAPT_ENABLE)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_RADAPT_ENABLE_BYP), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_RADAPT_ENABLE)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PMA_CLK_ENA_BYP | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_XGMII_CLK_ENA_BYP | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PMA_CLK_ENA_BYP | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_XGMII_CLK_ENA_BYP | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PCS_BYPASS_BYP | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PCS_BYPASS_BYP | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_INPUT_MON_BYP | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_USE_LOS_BYP | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_DATA_FLIP_BYP | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_DATA_FLIP_BYP), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PMA_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_XGMII_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PMA_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_XGMII_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PCS_BYPASS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PCS_BYPASS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_INPUT_MON | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_USE_LOS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_DATA_FLIP | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_DATA_FLIP)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_MIN_IFG_BYP), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_MIN_IFG)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_MIN_IFG_BYP), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_MIN_IFG)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_ADD_LVL_BYP | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_DROP_LVL_BYP), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_ADD_LVL | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_DROP_LVL)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_ADD_LVL_BYP | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_DROP_LVL_BYP), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_ADD_LVL | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_DROP_LVL)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125_TIMER_125_BYP), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125_TIMER_125)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_FIFO_FLUSH_BYP | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_FIFO_FLUSH_BYP), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_FIFO_FLUSH | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_FIFO_FLUSH)} };


// register structures for mode MIN_IFG_1

static static_cfg_t pcs_min_ifg_1_tbl[9] = { {DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_RADAPT_ENABLE_MIN_IFG_1), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_RADAPT_ENABLE)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_RADAPT_ENABLE_MIN_IFG_1), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_RADAPT_ENABLE)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PMA_CLK_ENA_MIN_IFG_1 | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_XGMII_CLK_ENA_MIN_IFG_1 | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PMA_CLK_ENA_MIN_IFG_1 | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_XGMII_CLK_ENA_MIN_IFG_1 | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PCS_BYPASS_MIN_IFG_1 | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PCS_BYPASS_MIN_IFG_1 | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_INPUT_MON_MIN_IFG_1 | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_USE_LOS_MIN_IFG_1 | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_DATA_FLIP_MIN_IFG_1 | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_DATA_FLIP_MIN_IFG_1), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PMA_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_XGMII_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PMA_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_XGMII_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PCS_BYPASS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PCS_BYPASS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_INPUT_MON | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_USE_LOS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_DATA_FLIP | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_DATA_FLIP)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_MIN_IFG_MIN_IFG_1), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_MIN_IFG)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_MIN_IFG_MIN_IFG_1), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_MIN_IFG)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_ADD_LVL_MIN_IFG_1 | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_DROP_LVL_MIN_IFG_1), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_ADD_LVL | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_DROP_LVL)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_ADD_LVL_MIN_IFG_1 | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_DROP_LVL_MIN_IFG_1), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_ADD_LVL | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_DROP_LVL)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125_TIMER_125_MIN_IFG_1), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125_TIMER_125)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_FIFO_FLUSH_MIN_IFG_1 | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_FIFO_FLUSH_MIN_IFG_1), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_FIFO_FLUSH | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_FIFO_FLUSH)} };


// register structures for mode MIN_IFG_1_LOS

static static_cfg_t pcs_min_ifg_1_los_tbl[9] = { {DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_RADAPT_ENABLE_MIN_IFG_1_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_RADAPT_ENABLE)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_RADAPT_ENABLE_MIN_IFG_1_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_RADAPT_ENABLE)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PMA_CLK_ENA_MIN_IFG_1_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_XGMII_CLK_ENA_MIN_IFG_1_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PMA_CLK_ENA_MIN_IFG_1_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_XGMII_CLK_ENA_MIN_IFG_1_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PCS_BYPASS_MIN_IFG_1_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PCS_BYPASS_MIN_IFG_1_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_INPUT_MON_MIN_IFG_1_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_USE_LOS_MIN_IFG_1_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_DATA_FLIP_MIN_IFG_1_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_DATA_FLIP_MIN_IFG_1_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PMA_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_XGMII_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PMA_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_XGMII_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PCS_BYPASS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PCS_BYPASS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_INPUT_MON | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_USE_LOS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_DATA_FLIP | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_DATA_FLIP)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_MIN_IFG_MIN_IFG_1_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_MIN_IFG)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_MIN_IFG_MIN_IFG_1_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_MIN_IFG)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_ADD_LVL_MIN_IFG_1_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_DROP_LVL_MIN_IFG_1_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_ADD_LVL | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_DROP_LVL)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_ADD_LVL_MIN_IFG_1_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_DROP_LVL_MIN_IFG_1_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_ADD_LVL | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_DROP_LVL)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125_TIMER_125_MIN_IFG_1_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125_TIMER_125)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_FIFO_FLUSH_MIN_IFG_1_LOS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_FIFO_FLUSH_MIN_IFG_1_LOS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_FIFO_FLUSH | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_FIFO_FLUSH)} };


// register structures for mode INTR_MON_NEW_RATE_DIS

static static_cfg_t pcs_intr_mon_new_rate_dis_tbl[9] = { {DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_RADAPT_ENABLE_INTR_MON_NEW_RATE_DIS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_RADAPT_ENABLE)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_RADAPT_ENABLE_INTR_MON_NEW_RATE_DIS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_RADAPT_ENABLE)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PMA_CLK_ENA_INTR_MON_NEW_RATE_DIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_XGMII_CLK_ENA_INTR_MON_NEW_RATE_DIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PMA_CLK_ENA_INTR_MON_NEW_RATE_DIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_XGMII_CLK_ENA_INTR_MON_NEW_RATE_DIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PCS_BYPASS_INTR_MON_NEW_RATE_DIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PCS_BYPASS_INTR_MON_NEW_RATE_DIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_INPUT_MON_INTR_MON_NEW_RATE_DIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_USE_LOS_INTR_MON_NEW_RATE_DIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_DATA_FLIP_INTR_MON_NEW_RATE_DIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_DATA_FLIP_INTR_MON_NEW_RATE_DIS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PMA_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_XGMII_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PMA_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_XGMII_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PCS_BYPASS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PCS_BYPASS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_INPUT_MON | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_USE_LOS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_DATA_FLIP | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_DATA_FLIP)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_MIN_IFG_INTR_MON_NEW_RATE_DIS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_MIN_IFG)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_MIN_IFG_INTR_MON_NEW_RATE_DIS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_MIN_IFG)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_ADD_LVL_INTR_MON_NEW_RATE_DIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_DROP_LVL_INTR_MON_NEW_RATE_DIS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_ADD_LVL | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_DROP_LVL)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_ADD_LVL_INTR_MON_NEW_RATE_DIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_DROP_LVL_INTR_MON_NEW_RATE_DIS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_ADD_LVL | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_DROP_LVL)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125_TIMER_125_INTR_MON_NEW_RATE_DIS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125_TIMER_125)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_FIFO_FLUSH_INTR_MON_NEW_RATE_DIS | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_FIFO_FLUSH_INTR_MON_NEW_RATE_DIS), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_FIFO_FLUSH | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_FIFO_FLUSH)} };


// register structures for mode INTR_MON_NEW_RATE_EN

static static_cfg_t pcs_intr_mon_new_rate_en_tbl[9] = { {DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_RADAPT_ENABLE_INTR_MON_NEW_RATE_EN), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_RADAPT_ENABLE)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_RADAPT_ENABLE_INTR_MON_NEW_RATE_EN), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_RADAPT_ENABLE)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PMA_CLK_ENA_INTR_MON_NEW_RATE_EN | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_XGMII_CLK_ENA_INTR_MON_NEW_RATE_EN | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PMA_CLK_ENA_INTR_MON_NEW_RATE_EN | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_XGMII_CLK_ENA_INTR_MON_NEW_RATE_EN | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PCS_BYPASS_INTR_MON_NEW_RATE_EN | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PCS_BYPASS_INTR_MON_NEW_RATE_EN | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_INPUT_MON_INTR_MON_NEW_RATE_EN | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_USE_LOS_INTR_MON_NEW_RATE_EN | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_DATA_FLIP_INTR_MON_NEW_RATE_EN | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_DATA_FLIP_INTR_MON_NEW_RATE_EN), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PMA_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_XGMII_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PMA_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_XGMII_CLK_ENA | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_PCS_BYPASS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_PCS_BYPASS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_INPUT_MON | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_USE_LOS | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_DATA_FLIP | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_DATA_FLIP)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_MIN_IFG_INTR_MON_NEW_RATE_EN), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_MIN_IFG)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_MIN_IFG_INTR_MON_NEW_RATE_EN), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_MIN_IFG)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_ADD_LVL_INTR_MON_NEW_RATE_EN | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_DROP_LVL_INTR_MON_NEW_RATE_EN), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_ADD_LVL | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TX_FIFO_CFG_TX_DROP_LVL)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_ADD_LVL_INTR_MON_NEW_RATE_EN | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_DROP_LVL_INTR_MON_NEW_RATE_EN), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_ADD_LVL | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_RX_FIFO_CFG_RX_DROP_LVL)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125_TIMER_125_INTR_MON_NEW_RATE_EN), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_TIMER_125_TIMER_125)},
				{DAYTONA_BLOCK_PCS_10GBASE_R, VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG(0), (VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_FIFO_FLUSH_INTR_MON_NEW_RATE_EN | VTSS_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_FIFO_FLUSH_INTR_MON_NEW_RATE_EN), (VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_RX_FIFO_FLUSH | VTSS_M_PCS_10GBASE_R_PCS_10GBR_CFG_PCS_CFG_TX_FIFO_FLUSH)} };


static const static_cfg_t *pcs_config_table[BM_PCS_LAST] = {
    pcs_intr_mon_tbl,
    pcs_intr_mon_los_tbl,
    pcs_pass_mon_tbl,
    pcs_pass_mon_wis_tbl,
    pcs_pass_mon_los_tbl,
    pcs_byp_tbl,
    pcs_min_ifg_1_tbl,
    pcs_min_ifg_1_los_tbl,
    pcs_intr_mon_new_rate_dis_tbl,
    pcs_intr_mon_new_rate_en_tbl,
};

