# Reading C:/altera/90/modelsim_ase/tcl/vsim/pref.tcl 
# do Rad_Base_run_msim_gate_vhdl.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\90\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\90\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {Rad_Base.vho}
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package vital_timing
# -- Loading package vital_primitives
# -- Loading package flex10ke_atom_pack
# -- Loading package flex10ke_components
# -- Compiling entity base_sw_rad
# -- Compiling architecture structure of base_sw_rad
# 
# vcom -93 -work work {E:/Project/SWork/SW_rad_git/Quartus_proj_2/simulation/modelsim/Base_SW_Rad.vht}
# Model Technology ModelSim ALTERA vcom 6.4a Compiler 2008.08 Oct 22 2008
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity base_sw_rad_vhd_tst
# -- Compiling architecture base_sw_rad_arch of base_sw_rad_vhd_tst
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /i1=Rad_Base_vhd.sdo -L flex10ke -L gate_work -L work -voptargs="+acc" Base_SW_Rad_vhd_tst
# vsim +transport_int_delays +transport_path_delays -L flex10ke -L gate_work -L work -voptargs=\"+acc\" -sdftyp /i1=Rad_Base_vhd.sdo -t 1ps Base_SW_Rad_vhd_tst 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.base_sw_rad_vhd_tst(base_sw_rad_arch)
# SDF 6.4a Compiler 2008.08 Oct 22 2008
# 
# Loading std.textio(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading flex10ke.flex10ke_atom_pack(body)
# Loading flex10ke.flex10ke_components
# Loading work.base_sw_rad(structure)
# Loading flex10ke.flex10ke_lcell(vital_le_atom)
# Loading flex10ke.flex10ke_asynch_lcell(vital_le)
# Loading flex10ke.flex10ke_lcell_register(vital_le_reg)
# Loading flex10ke.flex10ke_io(arch)
# Loading flex10ke.flex10ke_asynch_io(vital_asynch_io)
# Loading flex10ke.dffe_io(behave)
# Loading instances from Rad_Base_vhd.sdo
# Loading timing data from Rad_Base_vhd.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Region: /base_sw_rad_vhd_tst  File: E:/Project/SWork/SW_rad_git/Quartus_proj_2/simulation/modelsim/Base_SW_Rad.vht
# 
# add wave *
# view structure
# .main_pane.workspace.interior.cs.nb.canvas.notebook.cs.page2.cs
# view signals
# .main_pane.signals.interior.cs
# run 100 ms
# Break key hit 
# Simulation stop requested.
# Simulation Breakpoint: Simulation stop requested.
# MACRO ./Rad_Base_run_msim_gate_vhdl.do PAUSED at line 17
