# do ex5_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /opt/altera/18.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment5 {/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment5/counter_8.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:38:31 on Nov 20,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment5" /home/mpardalos/Documents/Imperial/Year_2/Lab/VERI/Part2/Experiment5/counter_8.v 
# -- Compiling module counter_8
# 
# Top level modules:
# 	counter_8
# End time: 09:38:31 on Nov 20,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim -i -l msim_transcript work.counter_8
# vsim -i -l msim_transcript work.counter_8 
# Start time: 09:38:52 on Nov 20,2018
# Loading work.counter_8



add wave clock enable


add wave -hexadecimal count
force enable 1
run 100ns


force clock 0 0, 1 10ns -repeat 20ns
run 100ns
clear
# TERM environment variable not set.


restart



do ./tb_counter.do
# ** Error: (vsim-4007) A value argument is required.
# Usage: force [-deposit | -drive | -freeze] [-cancel <period>] [-repeat <period>] <item_name> <value> [<time>] [, <value> <time> ...]
# Error in macro ././tb_counter.do line 3
# ** Error: (vsim-4007) A value argument is required.
# Usage: force [-deposit | -drive | -freeze] [-cancel <period>] [-repeat <period>] <item_name> <value> [<time>] [, <value> <time> ...]
#     while executing
# "force clock 0 0, 1 10ns, -repeat 20ns"
do ./tb_counter.do
step -over
step -over
step -over
step -over
step -over
# Next activity is in 10 ns.
# 
# Next activity is in 10 ns.
step -over
step -over
step -over
step -over
# Next activity is in 10 ns.
# 
# Next activity is in 10 ns.
step -over
step -over
step -over
step
# Next activity is in 10 ns.
# 
# Next activity is in 10 ns.
step -over
step -over
step -over
step -over
# Next activity is in 10 ns.
# 
# Next activity is in 10 ns.
step -over
step -over
step -over
step -over
# Next activity is in 10 ns.
# 
# Next activity is in 10 ns.
step -over
step -over
step -over
step -over
# Next activity is in 10 ns.
# 
# Next activity is in 10 ns.
step -over
step -over
step -over
step -over
# Next activity is in 10 ns.
# 
# Next activity is in 10 ns.
step -over
step -over
step -over
step -over
# Next activity is in 10 ns.
# 
# Next activity is in 10 ns.
step -over
step -over
step -over
step -over
# Next activity is in 10 ns.
# 
# Next activity is in 10 ns.
step -over
step -over
step -over
step -over
# Next activity is in 10 ns.
# 
# Next activity is in 10 ns.
# End time: 11:41:22 on Nov 20,2018, Elapsed time: 2:02:30
# Errors: 3, Warnings: 0, Suppressed Warnings: 16
