# ðŸ“ GPU Programming Notes: Triton & Concepts

## ðŸŽ¯ Table of Contents

1. [References](#1-references)
2. [Exercises](#2-exercises)
3. [The Core Concept: SPMD](#3-the-core-concept-spmd)
4. [Memory Paradigm: Load & Store](#4-memory-paradigm-load--store)

   * [HBM vs. SRAM](#hbm-vs-sram)
5. [The Paradigm Shift: Scalar vs. Blocked](#5-the-paradigm-shift-scalar-vs-blocked)

   * [Why the change?](#why-the-change)
6. [1D vs 2D Operations](#6-1d-vs-2d-operations)

---

## 1. ðŸ“š References & Readings

* [Triton Documentation: Motivations](https://triton-lang.org/main/programming-guide/chapter-1/introduction.html)
* **[LAM1991]** [The Cache Performance and Optimizations of Blocked Algorithms](https://suif.stanford.edu/papers/lam-asplos91.pdf)
* **[FlashAttention]** [Fast and Memory-Efficient Exact Attention with IO-Awareness](https://arxiv.org/abs/2205.14135)

---

## 2. ðŸ’ª Exercises

### ðŸ§® Fundamentals

* [x] [Vector Addition Kernel](/triton/vector_add_kernel.py)

### ðŸ§© 2D Operations

* [x] [Matrix Addition Kernel](/triton/vector_add_kernel.py)

### ðŸšš Memory & Data Movement

### ðŸ”½ Reductions & Aggregations

### ðŸ§± Sliding Windows & Convolutions

### ðŸ§  Attention & Advanced Kernels

* [ ] [Softmax Attention]()
* [ ] [Linear Self-Attention]()

---

## 3. The Core Concept: SPMD

The single **most important** concept in GPU programming is **SPMD** (Single Program, Multiple Data).

> **Definition:** You write **one** program (kernel), and the GPU launches thousands of instances of that program simultaneously, each processing different data.

### âš¡ Triton Boilerplate Example

In Triton, we handle this parallelism by calculating offsets based on the Program ID (`pid`).

```python
# 1. Get the unique ID for this specific program instance
pid = tl.program_id(0)

# 2. Skip ahead to find this instance's specific chunk of data
block_start = pid * BLOCK_SIZE

# 3. Create a vector of indices to grab specific items
offsets = block_start + tl.arange(0, BLOCK_SIZE)
```

**Breakdown:**

* `tl.program_id(axis)`: Returns the ID of the current program instance (similar to a block index).
* `offsets`: The list of indices telling this kernel instance exactly which data to touch.

---

## 4. Memory Paradigm: Load & Store

Consider adding two 1D vectors `a` and `b`. In standard CPU Python, we iterate sequentially:

```python
# CPU approach (Sequential)
c = [0] * n
for i in range(n):
    c[i] = a[i] + b[i]
```

On a GPU, we want to process this in parallel (â€œGPU go brrrâ€).
However, performance is dominated not by compute, but by **memory hierarchy**.

---

### HBM vs. SRAM

We can simplify the GPU into two major components:

| Component | Type                    | Characteristics                    | Role in Optimization |
| --------- | ----------------------- | ---------------------------------- | -------------------- |
| **HBM**   | High Bandwidth Memory   | Huge capacity, high latency (slow) | Main storage         |
| **SRAM**  | Shared / On-chip Memory | Tiny capacity, very low latency    | Scratchpad / cache   |

**The Golden Rule of Triton & FlashAttention:**

> Load data from **HBM** â†’ do as much math as possible in **SRAM** â†’ store back to **HBM**

Minimizing trips to HBM is how you achieve peak performance.

---

## 5. The Paradigm Shift: Scalar vs. Blocked

### History Lesson ðŸ“œ

There is a fundamental difference between CUDA and Triton:

| Feature     | **CUDA Model**                  | **Triton Model**                |
| ----------- | ------------------------------- | ------------------------------- |
| Granularity | Scalar Program, Blocked Threads | Blocked Program, Scalar Threads |
| Focus       | Managing threads                | Managing blocks of data         |

---

### Why the change?

A seminal 1991 paper by [M. Lam et al.](https://suif.stanford.edu/papers/lam-asplos91.pdf) established the foundation behind Triton:

> *Programming paradigms based on **blocked algorithms** can facilitate the construction of high-performance compute kernels.*

**Key advantages of blocked algorithms:**

1. **Data locality** â€” keeps data in fast SRAM
2. **Compiler optimization** â€” enables aggressive fusion
3. **Sparsity handling** â€” skip unnecessary work at the block level

---

## 6. 1D vs 2D Operations

*coming soon*

---

