<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='538' type='bool llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR(llvm::MachineFunction &amp; MF, int FI, bool isAGPRtoVGPR)'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='348' u='c' c='_ZN12_GLOBAL__N_117SILowerSGPRSpills20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='355' ll='418' type='bool llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR(llvm::MachineFunction &amp; MF, int FI, bool isAGPRtoVGPR)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='352'>/// Reserve AGPRs or VGPRs to support spilling for FrameIndex \p FI.
/// Either AGPR is spilled to VGPR to vice versa.
/// Returns true if a \p FI can be eliminated completely.</doc>
