// Seed: 4229914352
module module_0 (
    input tri id_0,
    output tri id_1,
    output wand id_2,
    output wor id_3,
    output tri id_4,
    output wor id_5,
    input uwire id_6,
    output uwire id_7,
    input supply0 id_8,
    input wand id_9,
    input supply1 id_10,
    output supply0 id_11,
    output wand id_12
);
  wire id_14;
  wire id_15;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    input tri1 id_4,
    output tri id_5
    , id_19,
    input wand id_6,
    input supply1 id_7,
    inout supply1 id_8,
    input wand id_9,
    output supply1 id_10,
    output logic id_11,
    output supply0 id_12,
    output wor id_13,
    input logic id_14,
    input wire id_15,
    output wand id_16,
    output tri id_17
);
  always @(*) begin
    id_11 <= id_14;
  end
  assign id_19 = id_2;
  module_0(
      id_4, id_10, id_12, id_5, id_17, id_8, id_4, id_10, id_2, id_3, id_9, id_17, id_13
  );
endmodule
