
JAN_19_CM4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08100000  08100000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000097e0  08100298  08100298  00010298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08109a78  08109a78  00019a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08109afc  08109afc  00019afc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08109b04  08109b04  00019b04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08109b08  08109b08  00019b08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000010  10000000  08109b0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .RxDecripSection 00000060  10000010  08109b1c  00020010  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .TxDecripSection 00000060  10000070  08109b7c  00020070  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c20  100000d0  08109bdc  000200d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  10000cf0  08109bdc  00020cf0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00026122  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000038a9  00000000  00000000  00046222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ba0  00000000  00000000  00049ad0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001a60  00000000  00000000  0004b670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003e729  00000000  00000000  0004d0d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021579  00000000  00000000  0008b7f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0019821c  00000000  00000000  000acd72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00244f8e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007960  00000000  00000000  00244fe0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08100298 <__do_global_dtors_aux>:
 8100298:	b510      	push	{r4, lr}
 810029a:	4c05      	ldr	r4, [pc, #20]	; (81002b0 <__do_global_dtors_aux+0x18>)
 810029c:	7823      	ldrb	r3, [r4, #0]
 810029e:	b933      	cbnz	r3, 81002ae <__do_global_dtors_aux+0x16>
 81002a0:	4b04      	ldr	r3, [pc, #16]	; (81002b4 <__do_global_dtors_aux+0x1c>)
 81002a2:	b113      	cbz	r3, 81002aa <__do_global_dtors_aux+0x12>
 81002a4:	4804      	ldr	r0, [pc, #16]	; (81002b8 <__do_global_dtors_aux+0x20>)
 81002a6:	f3af 8000 	nop.w
 81002aa:	2301      	movs	r3, #1
 81002ac:	7023      	strb	r3, [r4, #0]
 81002ae:	bd10      	pop	{r4, pc}
 81002b0:	100000d0 	.word	0x100000d0
 81002b4:	00000000 	.word	0x00000000
 81002b8:	08109a60 	.word	0x08109a60

081002bc <frame_dummy>:
 81002bc:	b508      	push	{r3, lr}
 81002be:	4b03      	ldr	r3, [pc, #12]	; (81002cc <frame_dummy+0x10>)
 81002c0:	b11b      	cbz	r3, 81002ca <frame_dummy+0xe>
 81002c2:	4903      	ldr	r1, [pc, #12]	; (81002d0 <frame_dummy+0x14>)
 81002c4:	4803      	ldr	r0, [pc, #12]	; (81002d4 <frame_dummy+0x18>)
 81002c6:	f3af 8000 	nop.w
 81002ca:	bd08      	pop	{r3, pc}
 81002cc:	00000000 	.word	0x00000000
 81002d0:	100000d4 	.word	0x100000d4
 81002d4:	08109a60 	.word	0x08109a60

081002d8 <__aeabi_uldivmod>:
 81002d8:	b953      	cbnz	r3, 81002f0 <__aeabi_uldivmod+0x18>
 81002da:	b94a      	cbnz	r2, 81002f0 <__aeabi_uldivmod+0x18>
 81002dc:	2900      	cmp	r1, #0
 81002de:	bf08      	it	eq
 81002e0:	2800      	cmpeq	r0, #0
 81002e2:	bf1c      	itt	ne
 81002e4:	f04f 31ff 	movne.w	r1, #4294967295
 81002e8:	f04f 30ff 	movne.w	r0, #4294967295
 81002ec:	f000 b974 	b.w	81005d8 <__aeabi_idiv0>
 81002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 81002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 81002f8:	f000 f806 	bl	8100308 <__udivmoddi4>
 81002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8100300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8100304:	b004      	add	sp, #16
 8100306:	4770      	bx	lr

08100308 <__udivmoddi4>:
 8100308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 810030c:	9d08      	ldr	r5, [sp, #32]
 810030e:	4604      	mov	r4, r0
 8100310:	468e      	mov	lr, r1
 8100312:	2b00      	cmp	r3, #0
 8100314:	d14d      	bne.n	81003b2 <__udivmoddi4+0xaa>
 8100316:	428a      	cmp	r2, r1
 8100318:	4694      	mov	ip, r2
 810031a:	d969      	bls.n	81003f0 <__udivmoddi4+0xe8>
 810031c:	fab2 f282 	clz	r2, r2
 8100320:	b152      	cbz	r2, 8100338 <__udivmoddi4+0x30>
 8100322:	fa01 f302 	lsl.w	r3, r1, r2
 8100326:	f1c2 0120 	rsb	r1, r2, #32
 810032a:	fa20 f101 	lsr.w	r1, r0, r1
 810032e:	fa0c fc02 	lsl.w	ip, ip, r2
 8100332:	ea41 0e03 	orr.w	lr, r1, r3
 8100336:	4094      	lsls	r4, r2
 8100338:	ea4f 481c 	mov.w	r8, ip, lsr #16
 810033c:	0c21      	lsrs	r1, r4, #16
 810033e:	fbbe f6f8 	udiv	r6, lr, r8
 8100342:	fa1f f78c 	uxth.w	r7, ip
 8100346:	fb08 e316 	mls	r3, r8, r6, lr
 810034a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 810034e:	fb06 f107 	mul.w	r1, r6, r7
 8100352:	4299      	cmp	r1, r3
 8100354:	d90a      	bls.n	810036c <__udivmoddi4+0x64>
 8100356:	eb1c 0303 	adds.w	r3, ip, r3
 810035a:	f106 30ff 	add.w	r0, r6, #4294967295
 810035e:	f080 811f 	bcs.w	81005a0 <__udivmoddi4+0x298>
 8100362:	4299      	cmp	r1, r3
 8100364:	f240 811c 	bls.w	81005a0 <__udivmoddi4+0x298>
 8100368:	3e02      	subs	r6, #2
 810036a:	4463      	add	r3, ip
 810036c:	1a5b      	subs	r3, r3, r1
 810036e:	b2a4      	uxth	r4, r4
 8100370:	fbb3 f0f8 	udiv	r0, r3, r8
 8100374:	fb08 3310 	mls	r3, r8, r0, r3
 8100378:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 810037c:	fb00 f707 	mul.w	r7, r0, r7
 8100380:	42a7      	cmp	r7, r4
 8100382:	d90a      	bls.n	810039a <__udivmoddi4+0x92>
 8100384:	eb1c 0404 	adds.w	r4, ip, r4
 8100388:	f100 33ff 	add.w	r3, r0, #4294967295
 810038c:	f080 810a 	bcs.w	81005a4 <__udivmoddi4+0x29c>
 8100390:	42a7      	cmp	r7, r4
 8100392:	f240 8107 	bls.w	81005a4 <__udivmoddi4+0x29c>
 8100396:	4464      	add	r4, ip
 8100398:	3802      	subs	r0, #2
 810039a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 810039e:	1be4      	subs	r4, r4, r7
 81003a0:	2600      	movs	r6, #0
 81003a2:	b11d      	cbz	r5, 81003ac <__udivmoddi4+0xa4>
 81003a4:	40d4      	lsrs	r4, r2
 81003a6:	2300      	movs	r3, #0
 81003a8:	e9c5 4300 	strd	r4, r3, [r5]
 81003ac:	4631      	mov	r1, r6
 81003ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81003b2:	428b      	cmp	r3, r1
 81003b4:	d909      	bls.n	81003ca <__udivmoddi4+0xc2>
 81003b6:	2d00      	cmp	r5, #0
 81003b8:	f000 80ef 	beq.w	810059a <__udivmoddi4+0x292>
 81003bc:	2600      	movs	r6, #0
 81003be:	e9c5 0100 	strd	r0, r1, [r5]
 81003c2:	4630      	mov	r0, r6
 81003c4:	4631      	mov	r1, r6
 81003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 81003ca:	fab3 f683 	clz	r6, r3
 81003ce:	2e00      	cmp	r6, #0
 81003d0:	d14a      	bne.n	8100468 <__udivmoddi4+0x160>
 81003d2:	428b      	cmp	r3, r1
 81003d4:	d302      	bcc.n	81003dc <__udivmoddi4+0xd4>
 81003d6:	4282      	cmp	r2, r0
 81003d8:	f200 80f9 	bhi.w	81005ce <__udivmoddi4+0x2c6>
 81003dc:	1a84      	subs	r4, r0, r2
 81003de:	eb61 0303 	sbc.w	r3, r1, r3
 81003e2:	2001      	movs	r0, #1
 81003e4:	469e      	mov	lr, r3
 81003e6:	2d00      	cmp	r5, #0
 81003e8:	d0e0      	beq.n	81003ac <__udivmoddi4+0xa4>
 81003ea:	e9c5 4e00 	strd	r4, lr, [r5]
 81003ee:	e7dd      	b.n	81003ac <__udivmoddi4+0xa4>
 81003f0:	b902      	cbnz	r2, 81003f4 <__udivmoddi4+0xec>
 81003f2:	deff      	udf	#255	; 0xff
 81003f4:	fab2 f282 	clz	r2, r2
 81003f8:	2a00      	cmp	r2, #0
 81003fa:	f040 8092 	bne.w	8100522 <__udivmoddi4+0x21a>
 81003fe:	eba1 010c 	sub.w	r1, r1, ip
 8100402:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100406:	fa1f fe8c 	uxth.w	lr, ip
 810040a:	2601      	movs	r6, #1
 810040c:	0c20      	lsrs	r0, r4, #16
 810040e:	fbb1 f3f7 	udiv	r3, r1, r7
 8100412:	fb07 1113 	mls	r1, r7, r3, r1
 8100416:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 810041a:	fb0e f003 	mul.w	r0, lr, r3
 810041e:	4288      	cmp	r0, r1
 8100420:	d908      	bls.n	8100434 <__udivmoddi4+0x12c>
 8100422:	eb1c 0101 	adds.w	r1, ip, r1
 8100426:	f103 38ff 	add.w	r8, r3, #4294967295
 810042a:	d202      	bcs.n	8100432 <__udivmoddi4+0x12a>
 810042c:	4288      	cmp	r0, r1
 810042e:	f200 80cb 	bhi.w	81005c8 <__udivmoddi4+0x2c0>
 8100432:	4643      	mov	r3, r8
 8100434:	1a09      	subs	r1, r1, r0
 8100436:	b2a4      	uxth	r4, r4
 8100438:	fbb1 f0f7 	udiv	r0, r1, r7
 810043c:	fb07 1110 	mls	r1, r7, r0, r1
 8100440:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8100444:	fb0e fe00 	mul.w	lr, lr, r0
 8100448:	45a6      	cmp	lr, r4
 810044a:	d908      	bls.n	810045e <__udivmoddi4+0x156>
 810044c:	eb1c 0404 	adds.w	r4, ip, r4
 8100450:	f100 31ff 	add.w	r1, r0, #4294967295
 8100454:	d202      	bcs.n	810045c <__udivmoddi4+0x154>
 8100456:	45a6      	cmp	lr, r4
 8100458:	f200 80bb 	bhi.w	81005d2 <__udivmoddi4+0x2ca>
 810045c:	4608      	mov	r0, r1
 810045e:	eba4 040e 	sub.w	r4, r4, lr
 8100462:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8100466:	e79c      	b.n	81003a2 <__udivmoddi4+0x9a>
 8100468:	f1c6 0720 	rsb	r7, r6, #32
 810046c:	40b3      	lsls	r3, r6
 810046e:	fa22 fc07 	lsr.w	ip, r2, r7
 8100472:	ea4c 0c03 	orr.w	ip, ip, r3
 8100476:	fa20 f407 	lsr.w	r4, r0, r7
 810047a:	fa01 f306 	lsl.w	r3, r1, r6
 810047e:	431c      	orrs	r4, r3
 8100480:	40f9      	lsrs	r1, r7
 8100482:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8100486:	fa00 f306 	lsl.w	r3, r0, r6
 810048a:	fbb1 f8f9 	udiv	r8, r1, r9
 810048e:	0c20      	lsrs	r0, r4, #16
 8100490:	fa1f fe8c 	uxth.w	lr, ip
 8100494:	fb09 1118 	mls	r1, r9, r8, r1
 8100498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 810049c:	fb08 f00e 	mul.w	r0, r8, lr
 81004a0:	4288      	cmp	r0, r1
 81004a2:	fa02 f206 	lsl.w	r2, r2, r6
 81004a6:	d90b      	bls.n	81004c0 <__udivmoddi4+0x1b8>
 81004a8:	eb1c 0101 	adds.w	r1, ip, r1
 81004ac:	f108 3aff 	add.w	sl, r8, #4294967295
 81004b0:	f080 8088 	bcs.w	81005c4 <__udivmoddi4+0x2bc>
 81004b4:	4288      	cmp	r0, r1
 81004b6:	f240 8085 	bls.w	81005c4 <__udivmoddi4+0x2bc>
 81004ba:	f1a8 0802 	sub.w	r8, r8, #2
 81004be:	4461      	add	r1, ip
 81004c0:	1a09      	subs	r1, r1, r0
 81004c2:	b2a4      	uxth	r4, r4
 81004c4:	fbb1 f0f9 	udiv	r0, r1, r9
 81004c8:	fb09 1110 	mls	r1, r9, r0, r1
 81004cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 81004d0:	fb00 fe0e 	mul.w	lr, r0, lr
 81004d4:	458e      	cmp	lr, r1
 81004d6:	d908      	bls.n	81004ea <__udivmoddi4+0x1e2>
 81004d8:	eb1c 0101 	adds.w	r1, ip, r1
 81004dc:	f100 34ff 	add.w	r4, r0, #4294967295
 81004e0:	d26c      	bcs.n	81005bc <__udivmoddi4+0x2b4>
 81004e2:	458e      	cmp	lr, r1
 81004e4:	d96a      	bls.n	81005bc <__udivmoddi4+0x2b4>
 81004e6:	3802      	subs	r0, #2
 81004e8:	4461      	add	r1, ip
 81004ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 81004ee:	fba0 9402 	umull	r9, r4, r0, r2
 81004f2:	eba1 010e 	sub.w	r1, r1, lr
 81004f6:	42a1      	cmp	r1, r4
 81004f8:	46c8      	mov	r8, r9
 81004fa:	46a6      	mov	lr, r4
 81004fc:	d356      	bcc.n	81005ac <__udivmoddi4+0x2a4>
 81004fe:	d053      	beq.n	81005a8 <__udivmoddi4+0x2a0>
 8100500:	b15d      	cbz	r5, 810051a <__udivmoddi4+0x212>
 8100502:	ebb3 0208 	subs.w	r2, r3, r8
 8100506:	eb61 010e 	sbc.w	r1, r1, lr
 810050a:	fa01 f707 	lsl.w	r7, r1, r7
 810050e:	fa22 f306 	lsr.w	r3, r2, r6
 8100512:	40f1      	lsrs	r1, r6
 8100514:	431f      	orrs	r7, r3
 8100516:	e9c5 7100 	strd	r7, r1, [r5]
 810051a:	2600      	movs	r6, #0
 810051c:	4631      	mov	r1, r6
 810051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8100522:	f1c2 0320 	rsb	r3, r2, #32
 8100526:	40d8      	lsrs	r0, r3
 8100528:	fa0c fc02 	lsl.w	ip, ip, r2
 810052c:	fa21 f303 	lsr.w	r3, r1, r3
 8100530:	4091      	lsls	r1, r2
 8100532:	4301      	orrs	r1, r0
 8100534:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8100538:	fa1f fe8c 	uxth.w	lr, ip
 810053c:	fbb3 f0f7 	udiv	r0, r3, r7
 8100540:	fb07 3610 	mls	r6, r7, r0, r3
 8100544:	0c0b      	lsrs	r3, r1, #16
 8100546:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 810054a:	fb00 f60e 	mul.w	r6, r0, lr
 810054e:	429e      	cmp	r6, r3
 8100550:	fa04 f402 	lsl.w	r4, r4, r2
 8100554:	d908      	bls.n	8100568 <__udivmoddi4+0x260>
 8100556:	eb1c 0303 	adds.w	r3, ip, r3
 810055a:	f100 38ff 	add.w	r8, r0, #4294967295
 810055e:	d22f      	bcs.n	81005c0 <__udivmoddi4+0x2b8>
 8100560:	429e      	cmp	r6, r3
 8100562:	d92d      	bls.n	81005c0 <__udivmoddi4+0x2b8>
 8100564:	3802      	subs	r0, #2
 8100566:	4463      	add	r3, ip
 8100568:	1b9b      	subs	r3, r3, r6
 810056a:	b289      	uxth	r1, r1
 810056c:	fbb3 f6f7 	udiv	r6, r3, r7
 8100570:	fb07 3316 	mls	r3, r7, r6, r3
 8100574:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8100578:	fb06 f30e 	mul.w	r3, r6, lr
 810057c:	428b      	cmp	r3, r1
 810057e:	d908      	bls.n	8100592 <__udivmoddi4+0x28a>
 8100580:	eb1c 0101 	adds.w	r1, ip, r1
 8100584:	f106 38ff 	add.w	r8, r6, #4294967295
 8100588:	d216      	bcs.n	81005b8 <__udivmoddi4+0x2b0>
 810058a:	428b      	cmp	r3, r1
 810058c:	d914      	bls.n	81005b8 <__udivmoddi4+0x2b0>
 810058e:	3e02      	subs	r6, #2
 8100590:	4461      	add	r1, ip
 8100592:	1ac9      	subs	r1, r1, r3
 8100594:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8100598:	e738      	b.n	810040c <__udivmoddi4+0x104>
 810059a:	462e      	mov	r6, r5
 810059c:	4628      	mov	r0, r5
 810059e:	e705      	b.n	81003ac <__udivmoddi4+0xa4>
 81005a0:	4606      	mov	r6, r0
 81005a2:	e6e3      	b.n	810036c <__udivmoddi4+0x64>
 81005a4:	4618      	mov	r0, r3
 81005a6:	e6f8      	b.n	810039a <__udivmoddi4+0x92>
 81005a8:	454b      	cmp	r3, r9
 81005aa:	d2a9      	bcs.n	8100500 <__udivmoddi4+0x1f8>
 81005ac:	ebb9 0802 	subs.w	r8, r9, r2
 81005b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 81005b4:	3801      	subs	r0, #1
 81005b6:	e7a3      	b.n	8100500 <__udivmoddi4+0x1f8>
 81005b8:	4646      	mov	r6, r8
 81005ba:	e7ea      	b.n	8100592 <__udivmoddi4+0x28a>
 81005bc:	4620      	mov	r0, r4
 81005be:	e794      	b.n	81004ea <__udivmoddi4+0x1e2>
 81005c0:	4640      	mov	r0, r8
 81005c2:	e7d1      	b.n	8100568 <__udivmoddi4+0x260>
 81005c4:	46d0      	mov	r8, sl
 81005c6:	e77b      	b.n	81004c0 <__udivmoddi4+0x1b8>
 81005c8:	3b02      	subs	r3, #2
 81005ca:	4461      	add	r1, ip
 81005cc:	e732      	b.n	8100434 <__udivmoddi4+0x12c>
 81005ce:	4630      	mov	r0, r6
 81005d0:	e709      	b.n	81003e6 <__udivmoddi4+0xde>
 81005d2:	4464      	add	r4, ip
 81005d4:	3802      	subs	r0, #2
 81005d6:	e742      	b.n	810045e <__udivmoddi4+0x156>

081005d8 <__aeabi_idiv0>:
 81005d8:	4770      	bx	lr
 81005da:	bf00      	nop

081005dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 81005dc:	b580      	push	{r7, lr}
 81005de:	b082      	sub	sp, #8
 81005e0:	af00      	add	r7, sp, #0

  /* USER CODE END 1 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /*HW semaphore Clock enable*/
  __HAL_RCC_HSEM_CLK_ENABLE();
 81005e2:	4b28      	ldr	r3, [pc, #160]	; (8100684 <main+0xa8>)
 81005e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81005e8:	4a26      	ldr	r2, [pc, #152]	; (8100684 <main+0xa8>)
 81005ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 81005ee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81005f2:	4b24      	ldr	r3, [pc, #144]	; (8100684 <main+0xa8>)
 81005f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81005f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81005fc:	607b      	str	r3, [r7, #4]
 81005fe:	687b      	ldr	r3, [r7, #4]
  /* Activate HSEM notification for Cortex-M4*/
  HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100600:	2001      	movs	r0, #1
 8100602:	f002 fdbb 	bl	810317c <HAL_HSEM_ActivateNotification>
  /*
  Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  perform system initialization (system clock config, external memory configuration.. )
  */
  HAL_PWREx_ClearPendingEvent();
 8100606:	f003 feb7 	bl	8104378 <HAL_PWREx_ClearPendingEvent>
  HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 810060a:	2201      	movs	r2, #1
 810060c:	2102      	movs	r1, #2
 810060e:	2000      	movs	r0, #0
 8100610:	f003 fe38 	bl	8104284 <HAL_PWREx_EnterSTOPMode>
  /* Clear HSEM flag */
  __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 8100614:	4b1c      	ldr	r3, [pc, #112]	; (8100688 <main+0xac>)
 8100616:	681b      	ldr	r3, [r3, #0]
 8100618:	091b      	lsrs	r3, r3, #4
 810061a:	f003 030f 	and.w	r3, r3, #15
 810061e:	2b07      	cmp	r3, #7
 8100620:	d108      	bne.n	8100634 <main+0x58>
 8100622:	4b1a      	ldr	r3, [pc, #104]	; (810068c <main+0xb0>)
 8100624:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8100628:	4a18      	ldr	r2, [pc, #96]	; (810068c <main+0xb0>)
 810062a:	f043 0301 	orr.w	r3, r3, #1
 810062e:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
 8100632:	e007      	b.n	8100644 <main+0x68>
 8100634:	4b15      	ldr	r3, [pc, #84]	; (810068c <main+0xb0>)
 8100636:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 810063a:	4a14      	ldr	r2, [pc, #80]	; (810068c <main+0xb0>)
 810063c:	f043 0301 	orr.w	r3, r3, #1
 8100640:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114

/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8100644:	f001 fa34 	bl	8101ab0 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8100648:	f000 fb12 	bl	8100c70 <MX_GPIO_Init>
  MX_ETH_Init();
 810064c:	f000 f822 	bl	8100694 <MX_ETH_Init>
  MX_FDCAN1_Init();
 8100650:	f000 f86c 	bl	810072c <MX_FDCAN1_Init>
  MX_FDCAN2_Init();
 8100654:	f000 f8ce 	bl	81007f4 <MX_FDCAN2_Init>
  MX_FMC_Init();
 8100658:	f000 fabc 	bl	8100bd4 <MX_FMC_Init>
  MX_QUADSPI_Init();
 810065c:	f000 f92e 	bl	81008bc <MX_QUADSPI_Init>
  MX_SAI2_Init();
 8100660:	f000 f958 	bl	8100914 <MX_SAI2_Init>
  MX_SDMMC1_MMC_Init();
 8100664:	f000 fa14 	bl	8100a90 <MX_SDMMC1_MMC_Init>
  MX_USART3_UART_Init();
 8100668:	f000 fa36 	bl	8100ad8 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 810066c:	f000 fa80 	bl	8100b70 <MX_USB_OTG_FS_PCD_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOI,GPIO_PIN_13);
 8100670:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8100674:	4806      	ldr	r0, [pc, #24]	; (8100690 <main+0xb4>)
 8100676:	f002 fd66 	bl	8103146 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 810067a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 810067e:	f001 facb 	bl	8101c18 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOI,GPIO_PIN_13);
 8100682:	e7f5      	b.n	8100670 <main+0x94>
 8100684:	58024400 	.word	0x58024400
 8100688:	e000ed00 	.word	0xe000ed00
 810068c:	58026400 	.word	0x58026400
 8100690:	58022000 	.word	0x58022000

08100694 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8100694:	b580      	push	{r7, lr}
 8100696:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8100698:	4b1e      	ldr	r3, [pc, #120]	; (8100714 <MX_ETH_Init+0x80>)
 810069a:	4a1f      	ldr	r2, [pc, #124]	; (8100718 <MX_ETH_Init+0x84>)
 810069c:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 810069e:	4b1f      	ldr	r3, [pc, #124]	; (810071c <MX_ETH_Init+0x88>)
 81006a0:	2200      	movs	r2, #0
 81006a2:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 81006a4:	4b1d      	ldr	r3, [pc, #116]	; (810071c <MX_ETH_Init+0x88>)
 81006a6:	2280      	movs	r2, #128	; 0x80
 81006a8:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 81006aa:	4b1c      	ldr	r3, [pc, #112]	; (810071c <MX_ETH_Init+0x88>)
 81006ac:	22e1      	movs	r2, #225	; 0xe1
 81006ae:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 81006b0:	4b1a      	ldr	r3, [pc, #104]	; (810071c <MX_ETH_Init+0x88>)
 81006b2:	2200      	movs	r2, #0
 81006b4:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 81006b6:	4b19      	ldr	r3, [pc, #100]	; (810071c <MX_ETH_Init+0x88>)
 81006b8:	2200      	movs	r2, #0
 81006ba:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 81006bc:	4b17      	ldr	r3, [pc, #92]	; (810071c <MX_ETH_Init+0x88>)
 81006be:	2200      	movs	r2, #0
 81006c0:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 81006c2:	4b14      	ldr	r3, [pc, #80]	; (8100714 <MX_ETH_Init+0x80>)
 81006c4:	4a15      	ldr	r2, [pc, #84]	; (810071c <MX_ETH_Init+0x88>)
 81006c6:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_MII_MODE;
 81006c8:	4b12      	ldr	r3, [pc, #72]	; (8100714 <MX_ETH_Init+0x80>)
 81006ca:	2200      	movs	r2, #0
 81006cc:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 81006ce:	4b11      	ldr	r3, [pc, #68]	; (8100714 <MX_ETH_Init+0x80>)
 81006d0:	4a13      	ldr	r2, [pc, #76]	; (8100720 <MX_ETH_Init+0x8c>)
 81006d2:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 81006d4:	4b0f      	ldr	r3, [pc, #60]	; (8100714 <MX_ETH_Init+0x80>)
 81006d6:	4a13      	ldr	r2, [pc, #76]	; (8100724 <MX_ETH_Init+0x90>)
 81006d8:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 81006da:	4b0e      	ldr	r3, [pc, #56]	; (8100714 <MX_ETH_Init+0x80>)
 81006dc:	f240 52f4 	movw	r2, #1524	; 0x5f4
 81006e0:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 81006e2:	480c      	ldr	r0, [pc, #48]	; (8100714 <MX_ETH_Init+0x80>)
 81006e4:	f001 fbd4 	bl	8101e90 <HAL_ETH_Init>
 81006e8:	4603      	mov	r3, r0
 81006ea:	2b00      	cmp	r3, #0
 81006ec:	d001      	beq.n	81006f2 <MX_ETH_Init+0x5e>
  {
    Error_Handler();
 81006ee:	f000 fb81 	bl	8100df4 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 81006f2:	2238      	movs	r2, #56	; 0x38
 81006f4:	2100      	movs	r1, #0
 81006f6:	480c      	ldr	r0, [pc, #48]	; (8100728 <MX_ETH_Init+0x94>)
 81006f8:	f009 f9aa 	bl	8109a50 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 81006fc:	4b0a      	ldr	r3, [pc, #40]	; (8100728 <MX_ETH_Init+0x94>)
 81006fe:	2221      	movs	r2, #33	; 0x21
 8100700:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8100702:	4b09      	ldr	r3, [pc, #36]	; (8100728 <MX_ETH_Init+0x94>)
 8100704:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8100708:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 810070a:	4b07      	ldr	r3, [pc, #28]	; (8100728 <MX_ETH_Init+0x94>)
 810070c:	2200      	movs	r2, #0
 810070e:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8100710:	bf00      	nop
 8100712:	bd80      	pop	{r7, pc}
 8100714:	10000124 	.word	0x10000124
 8100718:	40028000 	.word	0x40028000
 810071c:	10000cd8 	.word	0x10000cd8
 8100720:	10000070 	.word	0x10000070
 8100724:	10000010 	.word	0x10000010
 8100728:	100000ec 	.word	0x100000ec

0810072c <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 810072c:	b580      	push	{r7, lr}
 810072e:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8100730:	4b2e      	ldr	r3, [pc, #184]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 8100732:	4a2f      	ldr	r2, [pc, #188]	; (81007f0 <MX_FDCAN1_Init+0xc4>)
 8100734:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8100736:	4b2d      	ldr	r3, [pc, #180]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 8100738:	2200      	movs	r2, #0
 810073a:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 810073c:	4b2b      	ldr	r3, [pc, #172]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 810073e:	2200      	movs	r2, #0
 8100740:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8100742:	4b2a      	ldr	r3, [pc, #168]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 8100744:	2200      	movs	r2, #0
 8100746:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8100748:	4b28      	ldr	r3, [pc, #160]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 810074a:	2200      	movs	r2, #0
 810074c:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 810074e:	4b27      	ldr	r3, [pc, #156]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 8100750:	2200      	movs	r2, #0
 8100752:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8100754:	4b25      	ldr	r3, [pc, #148]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 8100756:	2210      	movs	r2, #16
 8100758:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 810075a:	4b24      	ldr	r3, [pc, #144]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 810075c:	2201      	movs	r2, #1
 810075e:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8100760:	4b22      	ldr	r3, [pc, #136]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 8100762:	2202      	movs	r2, #2
 8100764:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8100766:	4b21      	ldr	r3, [pc, #132]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 8100768:	2202      	movs	r2, #2
 810076a:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 810076c:	4b1f      	ldr	r3, [pc, #124]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 810076e:	2201      	movs	r2, #1
 8100770:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8100772:	4b1e      	ldr	r3, [pc, #120]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 8100774:	2201      	movs	r2, #1
 8100776:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8100778:	4b1c      	ldr	r3, [pc, #112]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 810077a:	2201      	movs	r2, #1
 810077c:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 810077e:	4b1b      	ldr	r3, [pc, #108]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 8100780:	2201      	movs	r2, #1
 8100782:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 8100784:	4b19      	ldr	r3, [pc, #100]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 8100786:	2200      	movs	r2, #0
 8100788:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 810078a:	4b18      	ldr	r3, [pc, #96]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 810078c:	2200      	movs	r2, #0
 810078e:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8100790:	4b16      	ldr	r3, [pc, #88]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 8100792:	2200      	movs	r2, #0
 8100794:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 8100796:	4b15      	ldr	r3, [pc, #84]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 8100798:	2200      	movs	r2, #0
 810079a:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 810079c:	4b13      	ldr	r3, [pc, #76]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 810079e:	2204      	movs	r2, #4
 81007a0:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 81007a2:	4b12      	ldr	r3, [pc, #72]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 81007a4:	2200      	movs	r2, #0
 81007a6:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 81007a8:	4b10      	ldr	r3, [pc, #64]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 81007aa:	2204      	movs	r2, #4
 81007ac:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 81007ae:	4b0f      	ldr	r3, [pc, #60]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 81007b0:	2200      	movs	r2, #0
 81007b2:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 81007b4:	4b0d      	ldr	r3, [pc, #52]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 81007b6:	2204      	movs	r2, #4
 81007b8:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 81007ba:	4b0c      	ldr	r3, [pc, #48]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 81007bc:	2200      	movs	r2, #0
 81007be:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 81007c0:	4b0a      	ldr	r3, [pc, #40]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 81007c2:	2200      	movs	r2, #0
 81007c4:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 81007c6:	4b09      	ldr	r3, [pc, #36]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 81007c8:	2200      	movs	r2, #0
 81007ca:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 81007cc:	4b07      	ldr	r3, [pc, #28]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 81007ce:	2200      	movs	r2, #0
 81007d0:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 81007d2:	4b06      	ldr	r3, [pc, #24]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 81007d4:	2204      	movs	r2, #4
 81007d6:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 81007d8:	4804      	ldr	r0, [pc, #16]	; (81007ec <MX_FDCAN1_Init+0xc0>)
 81007da:	f001 ff7d 	bl	81026d8 <HAL_FDCAN_Init>
 81007de:	4603      	mov	r3, r0
 81007e0:	2b00      	cmp	r3, #0
 81007e2:	d001      	beq.n	81007e8 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 81007e4:	f000 fb06 	bl	8100df4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 81007e8:	bf00      	nop
 81007ea:	bd80      	pop	{r7, pc}
 81007ec:	100001d4 	.word	0x100001d4
 81007f0:	4000a000 	.word	0x4000a000

081007f4 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 81007f4:	b580      	push	{r7, lr}
 81007f6:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 81007f8:	4b2e      	ldr	r3, [pc, #184]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 81007fa:	4a2f      	ldr	r2, [pc, #188]	; (81008b8 <MX_FDCAN2_Init+0xc4>)
 81007fc:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 81007fe:	4b2d      	ldr	r3, [pc, #180]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 8100800:	2200      	movs	r2, #0
 8100802:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 8100804:	4b2b      	ldr	r3, [pc, #172]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 8100806:	2200      	movs	r2, #0
 8100808:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 810080a:	4b2a      	ldr	r3, [pc, #168]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 810080c:	2200      	movs	r2, #0
 810080e:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 8100810:	4b28      	ldr	r3, [pc, #160]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 8100812:	2200      	movs	r2, #0
 8100814:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 8100816:	4b27      	ldr	r3, [pc, #156]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 8100818:	2200      	movs	r2, #0
 810081a:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 16;
 810081c:	4b25      	ldr	r3, [pc, #148]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 810081e:	2210      	movs	r2, #16
 8100820:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 8100822:	4b24      	ldr	r3, [pc, #144]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 8100824:	2201      	movs	r2, #1
 8100826:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 2;
 8100828:	4b22      	ldr	r3, [pc, #136]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 810082a:	2202      	movs	r2, #2
 810082c:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 2;
 810082e:	4b21      	ldr	r3, [pc, #132]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 8100830:	2202      	movs	r2, #2
 8100832:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8100834:	4b1f      	ldr	r3, [pc, #124]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 8100836:	2201      	movs	r2, #1
 8100838:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 810083a:	4b1e      	ldr	r3, [pc, #120]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 810083c:	2201      	movs	r2, #1
 810083e:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8100840:	4b1c      	ldr	r3, [pc, #112]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 8100842:	2201      	movs	r2, #1
 8100844:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 8100846:	4b1b      	ldr	r3, [pc, #108]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 8100848:	2201      	movs	r2, #1
 810084a:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 810084c:	4b19      	ldr	r3, [pc, #100]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 810084e:	2200      	movs	r2, #0
 8100850:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 8100852:	4b18      	ldr	r3, [pc, #96]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 8100854:	2200      	movs	r2, #0
 8100856:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan2.Init.ExtFiltersNbr = 0;
 8100858:	4b16      	ldr	r3, [pc, #88]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 810085a:	2200      	movs	r2, #0
 810085c:	63da      	str	r2, [r3, #60]	; 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 0;
 810085e:	4b15      	ldr	r3, [pc, #84]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 8100860:	2200      	movs	r2, #0
 8100862:	641a      	str	r2, [r3, #64]	; 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8100864:	4b13      	ldr	r3, [pc, #76]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 8100866:	2204      	movs	r2, #4
 8100868:	645a      	str	r2, [r3, #68]	; 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 810086a:	4b12      	ldr	r3, [pc, #72]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 810086c:	2200      	movs	r2, #0
 810086e:	649a      	str	r2, [r3, #72]	; 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8100870:	4b10      	ldr	r3, [pc, #64]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 8100872:	2204      	movs	r2, #4
 8100874:	64da      	str	r2, [r3, #76]	; 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 8100876:	4b0f      	ldr	r3, [pc, #60]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 8100878:	2200      	movs	r2, #0
 810087a:	651a      	str	r2, [r3, #80]	; 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 810087c:	4b0d      	ldr	r3, [pc, #52]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 810087e:	2204      	movs	r2, #4
 8100880:	655a      	str	r2, [r3, #84]	; 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 8100882:	4b0c      	ldr	r3, [pc, #48]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 8100884:	2200      	movs	r2, #0
 8100886:	659a      	str	r2, [r3, #88]	; 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 8100888:	4b0a      	ldr	r3, [pc, #40]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 810088a:	2200      	movs	r2, #0
 810088c:	65da      	str	r2, [r3, #92]	; 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 0;
 810088e:	4b09      	ldr	r3, [pc, #36]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 8100890:	2200      	movs	r2, #0
 8100892:	661a      	str	r2, [r3, #96]	; 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8100894:	4b07      	ldr	r3, [pc, #28]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 8100896:	2200      	movs	r2, #0
 8100898:	665a      	str	r2, [r3, #100]	; 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 810089a:	4b06      	ldr	r3, [pc, #24]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 810089c:	2204      	movs	r2, #4
 810089e:	669a      	str	r2, [r3, #104]	; 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 81008a0:	4804      	ldr	r0, [pc, #16]	; (81008b4 <MX_FDCAN2_Init+0xc0>)
 81008a2:	f001 ff19 	bl	81026d8 <HAL_FDCAN_Init>
 81008a6:	4603      	mov	r3, r0
 81008a8:	2b00      	cmp	r3, #0
 81008aa:	d001      	beq.n	81008b0 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 81008ac:	f000 faa2 	bl	8100df4 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 81008b0:	bf00      	nop
 81008b2:	bd80      	pop	{r7, pc}
 81008b4:	10000274 	.word	0x10000274
 81008b8:	4000a400 	.word	0x4000a400

081008bc <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 81008bc:	b580      	push	{r7, lr}
 81008be:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 81008c0:	4b12      	ldr	r3, [pc, #72]	; (810090c <MX_QUADSPI_Init+0x50>)
 81008c2:	4a13      	ldr	r2, [pc, #76]	; (8100910 <MX_QUADSPI_Init+0x54>)
 81008c4:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 255;
 81008c6:	4b11      	ldr	r3, [pc, #68]	; (810090c <MX_QUADSPI_Init+0x50>)
 81008c8:	22ff      	movs	r2, #255	; 0xff
 81008ca:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 1;
 81008cc:	4b0f      	ldr	r3, [pc, #60]	; (810090c <MX_QUADSPI_Init+0x50>)
 81008ce:	2201      	movs	r2, #1
 81008d0:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_NONE;
 81008d2:	4b0e      	ldr	r3, [pc, #56]	; (810090c <MX_QUADSPI_Init+0x50>)
 81008d4:	2200      	movs	r2, #0
 81008d6:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 1;
 81008d8:	4b0c      	ldr	r3, [pc, #48]	; (810090c <MX_QUADSPI_Init+0x50>)
 81008da:	2201      	movs	r2, #1
 81008dc:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_1_CYCLE;
 81008de:	4b0b      	ldr	r3, [pc, #44]	; (810090c <MX_QUADSPI_Init+0x50>)
 81008e0:	2200      	movs	r2, #0
 81008e2:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 81008e4:	4b09      	ldr	r3, [pc, #36]	; (810090c <MX_QUADSPI_Init+0x50>)
 81008e6:	2200      	movs	r2, #0
 81008e8:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 81008ea:	4b08      	ldr	r3, [pc, #32]	; (810090c <MX_QUADSPI_Init+0x50>)
 81008ec:	2200      	movs	r2, #0
 81008ee:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 81008f0:	4b06      	ldr	r3, [pc, #24]	; (810090c <MX_QUADSPI_Init+0x50>)
 81008f2:	2200      	movs	r2, #0
 81008f4:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 81008f6:	4805      	ldr	r0, [pc, #20]	; (810090c <MX_QUADSPI_Init+0x50>)
 81008f8:	f003 fd5c 	bl	81043b4 <HAL_QSPI_Init>
 81008fc:	4603      	mov	r3, r0
 81008fe:	2b00      	cmp	r3, #0
 8100900:	d001      	beq.n	8100906 <MX_QUADSPI_Init+0x4a>
  {
    Error_Handler();
 8100902:	f000 fa77 	bl	8100df4 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8100906:	bf00      	nop
 8100908:	bd80      	pop	{r7, pc}
 810090a:	bf00      	nop
 810090c:	10000314 	.word	0x10000314
 8100910:	52005000 	.word	0x52005000

08100914 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8100914:	b580      	push	{r7, lr}
 8100916:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8100918:	4b58      	ldr	r3, [pc, #352]	; (8100a7c <MX_SAI2_Init+0x168>)
 810091a:	4a59      	ldr	r2, [pc, #356]	; (8100a80 <MX_SAI2_Init+0x16c>)
 810091c:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.Protocol = SAI_FREE_PROTOCOL;
 810091e:	4b57      	ldr	r3, [pc, #348]	; (8100a7c <MX_SAI2_Init+0x168>)
 8100920:	2200      	movs	r2, #0
 8100922:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8100924:	4b55      	ldr	r3, [pc, #340]	; (8100a7c <MX_SAI2_Init+0x168>)
 8100926:	2200      	movs	r2, #0
 8100928:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.DataSize = SAI_DATASIZE_8;
 810092a:	4b54      	ldr	r3, [pc, #336]	; (8100a7c <MX_SAI2_Init+0x168>)
 810092c:	2240      	movs	r2, #64	; 0x40
 810092e:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockA2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8100930:	4b52      	ldr	r3, [pc, #328]	; (8100a7c <MX_SAI2_Init+0x168>)
 8100932:	2200      	movs	r2, #0
 8100934:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockA2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 8100936:	4b51      	ldr	r3, [pc, #324]	; (8100a7c <MX_SAI2_Init+0x168>)
 8100938:	2200      	movs	r2, #0
 810093a:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 810093c:	4b4f      	ldr	r3, [pc, #316]	; (8100a7c <MX_SAI2_Init+0x168>)
 810093e:	2200      	movs	r2, #0
 8100940:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8100942:	4b4e      	ldr	r3, [pc, #312]	; (8100a7c <MX_SAI2_Init+0x168>)
 8100944:	2200      	movs	r2, #0
 8100946:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8100948:	4b4c      	ldr	r3, [pc, #304]	; (8100a7c <MX_SAI2_Init+0x168>)
 810094a:	2200      	movs	r2, #0
 810094c:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 810094e:	4b4b      	ldr	r3, [pc, #300]	; (8100a7c <MX_SAI2_Init+0x168>)
 8100950:	2200      	movs	r2, #0
 8100952:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_192K;
 8100954:	4b49      	ldr	r3, [pc, #292]	; (8100a7c <MX_SAI2_Init+0x168>)
 8100956:	4a4b      	ldr	r2, [pc, #300]	; (8100a84 <MX_SAI2_Init+0x170>)
 8100958:	621a      	str	r2, [r3, #32]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 810095a:	4b48      	ldr	r3, [pc, #288]	; (8100a7c <MX_SAI2_Init+0x168>)
 810095c:	2200      	movs	r2, #0
 810095e:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8100960:	4b46      	ldr	r3, [pc, #280]	; (8100a7c <MX_SAI2_Init+0x168>)
 8100962:	2200      	movs	r2, #0
 8100964:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8100966:	4b45      	ldr	r3, [pc, #276]	; (8100a7c <MX_SAI2_Init+0x168>)
 8100968:	2200      	movs	r2, #0
 810096a:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 810096c:	4b43      	ldr	r3, [pc, #268]	; (8100a7c <MX_SAI2_Init+0x168>)
 810096e:	2200      	movs	r2, #0
 8100970:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockA2.Init.PdmInit.Activation = DISABLE;
 8100972:	4b42      	ldr	r3, [pc, #264]	; (8100a7c <MX_SAI2_Init+0x168>)
 8100974:	2200      	movs	r2, #0
 8100976:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hsai_BlockA2.Init.PdmInit.MicPairsNbr = 1;
 810097a:	4b40      	ldr	r3, [pc, #256]	; (8100a7c <MX_SAI2_Init+0x168>)
 810097c:	2201      	movs	r2, #1
 810097e:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockA2.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8100980:	4b3e      	ldr	r3, [pc, #248]	; (8100a7c <MX_SAI2_Init+0x168>)
 8100982:	f44f 7280 	mov.w	r2, #256	; 0x100
 8100986:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockA2.FrameInit.FrameLength = 8;
 8100988:	4b3c      	ldr	r3, [pc, #240]	; (8100a7c <MX_SAI2_Init+0x168>)
 810098a:	2208      	movs	r2, #8
 810098c:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockA2.FrameInit.ActiveFrameLength = 1;
 810098e:	4b3b      	ldr	r3, [pc, #236]	; (8100a7c <MX_SAI2_Init+0x168>)
 8100990:	2201      	movs	r2, #1
 8100992:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockA2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8100994:	4b39      	ldr	r3, [pc, #228]	; (8100a7c <MX_SAI2_Init+0x168>)
 8100996:	2200      	movs	r2, #0
 8100998:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockA2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 810099a:	4b38      	ldr	r3, [pc, #224]	; (8100a7c <MX_SAI2_Init+0x168>)
 810099c:	2200      	movs	r2, #0
 810099e:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockA2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 81009a0:	4b36      	ldr	r3, [pc, #216]	; (8100a7c <MX_SAI2_Init+0x168>)
 81009a2:	2200      	movs	r2, #0
 81009a4:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockA2.SlotInit.FirstBitOffset = 0;
 81009a6:	4b35      	ldr	r3, [pc, #212]	; (8100a7c <MX_SAI2_Init+0x168>)
 81009a8:	2200      	movs	r2, #0
 81009aa:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockA2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 81009ac:	4b33      	ldr	r3, [pc, #204]	; (8100a7c <MX_SAI2_Init+0x168>)
 81009ae:	2200      	movs	r2, #0
 81009b0:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockA2.SlotInit.SlotNumber = 1;
 81009b2:	4b32      	ldr	r3, [pc, #200]	; (8100a7c <MX_SAI2_Init+0x168>)
 81009b4:	2201      	movs	r2, #1
 81009b6:	671a      	str	r2, [r3, #112]	; 0x70
  hsai_BlockA2.SlotInit.SlotActive = 0x00000000;
 81009b8:	4b30      	ldr	r3, [pc, #192]	; (8100a7c <MX_SAI2_Init+0x168>)
 81009ba:	2200      	movs	r2, #0
 81009bc:	675a      	str	r2, [r3, #116]	; 0x74
  if (HAL_SAI_Init(&hsai_BlockA2) != HAL_OK)
 81009be:	482f      	ldr	r0, [pc, #188]	; (8100a7c <MX_SAI2_Init+0x168>)
 81009c0:	f006 fc88 	bl	81072d4 <HAL_SAI_Init>
 81009c4:	4603      	mov	r3, r0
 81009c6:	2b00      	cmp	r3, #0
 81009c8:	d001      	beq.n	81009ce <MX_SAI2_Init+0xba>
  {
    Error_Handler();
 81009ca:	f000 fa13 	bl	8100df4 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 81009ce:	4b2e      	ldr	r3, [pc, #184]	; (8100a88 <MX_SAI2_Init+0x174>)
 81009d0:	4a2e      	ldr	r2, [pc, #184]	; (8100a8c <MX_SAI2_Init+0x178>)
 81009d2:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.Protocol = SAI_FREE_PROTOCOL;
 81009d4:	4b2c      	ldr	r3, [pc, #176]	; (8100a88 <MX_SAI2_Init+0x174>)
 81009d6:	2200      	movs	r2, #0
 81009d8:	645a      	str	r2, [r3, #68]	; 0x44
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 81009da:	4b2b      	ldr	r3, [pc, #172]	; (8100a88 <MX_SAI2_Init+0x174>)
 81009dc:	2203      	movs	r2, #3
 81009de:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.DataSize = SAI_DATASIZE_8;
 81009e0:	4b29      	ldr	r3, [pc, #164]	; (8100a88 <MX_SAI2_Init+0x174>)
 81009e2:	2240      	movs	r2, #64	; 0x40
 81009e4:	649a      	str	r2, [r3, #72]	; 0x48
  hsai_BlockB2.Init.FirstBit = SAI_FIRSTBIT_MSB;
 81009e6:	4b28      	ldr	r3, [pc, #160]	; (8100a88 <MX_SAI2_Init+0x174>)
 81009e8:	2200      	movs	r2, #0
 81009ea:	64da      	str	r2, [r3, #76]	; 0x4c
  hsai_BlockB2.Init.ClockStrobing = SAI_CLOCKSTROBING_FALLINGEDGE;
 81009ec:	4b26      	ldr	r3, [pc, #152]	; (8100a88 <MX_SAI2_Init+0x174>)
 81009ee:	2200      	movs	r2, #0
 81009f0:	651a      	str	r2, [r3, #80]	; 0x50
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 81009f2:	4b25      	ldr	r3, [pc, #148]	; (8100a88 <MX_SAI2_Init+0x174>)
 81009f4:	2201      	movs	r2, #1
 81009f6:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 81009f8:	4b23      	ldr	r3, [pc, #140]	; (8100a88 <MX_SAI2_Init+0x174>)
 81009fa:	2200      	movs	r2, #0
 81009fc:	615a      	str	r2, [r3, #20]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 81009fe:	4b22      	ldr	r3, [pc, #136]	; (8100a88 <MX_SAI2_Init+0x174>)
 8100a00:	2200      	movs	r2, #0
 8100a02:	61da      	str	r2, [r3, #28]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8100a04:	4b20      	ldr	r3, [pc, #128]	; (8100a88 <MX_SAI2_Init+0x174>)
 8100a06:	2200      	movs	r2, #0
 8100a08:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8100a0a:	4b1f      	ldr	r3, [pc, #124]	; (8100a88 <MX_SAI2_Init+0x174>)
 8100a0c:	2200      	movs	r2, #0
 8100a0e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8100a10:	4b1d      	ldr	r3, [pc, #116]	; (8100a88 <MX_SAI2_Init+0x174>)
 8100a12:	2200      	movs	r2, #0
 8100a14:	631a      	str	r2, [r3, #48]	; 0x30
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8100a16:	4b1c      	ldr	r3, [pc, #112]	; (8100a88 <MX_SAI2_Init+0x174>)
 8100a18:	2200      	movs	r2, #0
 8100a1a:	635a      	str	r2, [r3, #52]	; 0x34
  hsai_BlockB2.Init.PdmInit.Activation = DISABLE;
 8100a1c:	4b1a      	ldr	r3, [pc, #104]	; (8100a88 <MX_SAI2_Init+0x174>)
 8100a1e:	2200      	movs	r2, #0
 8100a20:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hsai_BlockB2.Init.PdmInit.MicPairsNbr = 1;
 8100a24:	4b18      	ldr	r3, [pc, #96]	; (8100a88 <MX_SAI2_Init+0x174>)
 8100a26:	2201      	movs	r2, #1
 8100a28:	63da      	str	r2, [r3, #60]	; 0x3c
  hsai_BlockB2.Init.PdmInit.ClockEnable = SAI_PDM_CLOCK1_ENABLE;
 8100a2a:	4b17      	ldr	r3, [pc, #92]	; (8100a88 <MX_SAI2_Init+0x174>)
 8100a2c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8100a30:	641a      	str	r2, [r3, #64]	; 0x40
  hsai_BlockB2.FrameInit.FrameLength = 8;
 8100a32:	4b15      	ldr	r3, [pc, #84]	; (8100a88 <MX_SAI2_Init+0x174>)
 8100a34:	2208      	movs	r2, #8
 8100a36:	655a      	str	r2, [r3, #84]	; 0x54
  hsai_BlockB2.FrameInit.ActiveFrameLength = 1;
 8100a38:	4b13      	ldr	r3, [pc, #76]	; (8100a88 <MX_SAI2_Init+0x174>)
 8100a3a:	2201      	movs	r2, #1
 8100a3c:	659a      	str	r2, [r3, #88]	; 0x58
  hsai_BlockB2.FrameInit.FSDefinition = SAI_FS_STARTFRAME;
 8100a3e:	4b12      	ldr	r3, [pc, #72]	; (8100a88 <MX_SAI2_Init+0x174>)
 8100a40:	2200      	movs	r2, #0
 8100a42:	65da      	str	r2, [r3, #92]	; 0x5c
  hsai_BlockB2.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8100a44:	4b10      	ldr	r3, [pc, #64]	; (8100a88 <MX_SAI2_Init+0x174>)
 8100a46:	2200      	movs	r2, #0
 8100a48:	661a      	str	r2, [r3, #96]	; 0x60
  hsai_BlockB2.FrameInit.FSOffset = SAI_FS_FIRSTBIT;
 8100a4a:	4b0f      	ldr	r3, [pc, #60]	; (8100a88 <MX_SAI2_Init+0x174>)
 8100a4c:	2200      	movs	r2, #0
 8100a4e:	665a      	str	r2, [r3, #100]	; 0x64
  hsai_BlockB2.SlotInit.FirstBitOffset = 0;
 8100a50:	4b0d      	ldr	r3, [pc, #52]	; (8100a88 <MX_SAI2_Init+0x174>)
 8100a52:	2200      	movs	r2, #0
 8100a54:	669a      	str	r2, [r3, #104]	; 0x68
  hsai_BlockB2.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8100a56:	4b0c      	ldr	r3, [pc, #48]	; (8100a88 <MX_SAI2_Init+0x174>)
 8100a58:	2200      	movs	r2, #0
 8100a5a:	66da      	str	r2, [r3, #108]	; 0x6c
  hsai_BlockB2.SlotInit.SlotNumber = 1;
 8100a5c:	4b0a      	ldr	r3, [pc, #40]	; (8100a88 <MX_SAI2_Init+0x174>)
 8100a5e:	2201      	movs	r2, #1
 8100a60:	671a      	str	r2, [r3, #112]	; 0x70
  hsai_BlockB2.SlotInit.SlotActive = 0x00000000;
 8100a62:	4b09      	ldr	r3, [pc, #36]	; (8100a88 <MX_SAI2_Init+0x174>)
 8100a64:	2200      	movs	r2, #0
 8100a66:	675a      	str	r2, [r3, #116]	; 0x74
  if (HAL_SAI_Init(&hsai_BlockB2) != HAL_OK)
 8100a68:	4807      	ldr	r0, [pc, #28]	; (8100a88 <MX_SAI2_Init+0x174>)
 8100a6a:	f006 fc33 	bl	81072d4 <HAL_SAI_Init>
 8100a6e:	4603      	mov	r3, r0
 8100a70:	2b00      	cmp	r3, #0
 8100a72:	d001      	beq.n	8100a78 <MX_SAI2_Init+0x164>
  {
    Error_Handler();
 8100a74:	f000 f9be 	bl	8100df4 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8100a78:	bf00      	nop
 8100a7a:	bd80      	pop	{r7, pc}
 8100a7c:	10000360 	.word	0x10000360
 8100a80:	40015c04 	.word	0x40015c04
 8100a84:	0002ee00 	.word	0x0002ee00
 8100a88:	100003f8 	.word	0x100003f8
 8100a8c:	40015c24 	.word	0x40015c24

08100a90 <MX_SDMMC1_MMC_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_MMC_Init(void)
{
 8100a90:	b580      	push	{r7, lr}
 8100a92:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hmmc1.Instance = SDMMC1;
 8100a94:	4b0e      	ldr	r3, [pc, #56]	; (8100ad0 <MX_SDMMC1_MMC_Init+0x40>)
 8100a96:	4a0f      	ldr	r2, [pc, #60]	; (8100ad4 <MX_SDMMC1_MMC_Init+0x44>)
 8100a98:	601a      	str	r2, [r3, #0]
  hmmc1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8100a9a:	4b0d      	ldr	r3, [pc, #52]	; (8100ad0 <MX_SDMMC1_MMC_Init+0x40>)
 8100a9c:	2200      	movs	r2, #0
 8100a9e:	605a      	str	r2, [r3, #4]
  hmmc1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8100aa0:	4b0b      	ldr	r3, [pc, #44]	; (8100ad0 <MX_SDMMC1_MMC_Init+0x40>)
 8100aa2:	2200      	movs	r2, #0
 8100aa4:	609a      	str	r2, [r3, #8]
  hmmc1.Init.BusWide = SDMMC_BUS_WIDE_8B;
 8100aa6:	4b0a      	ldr	r3, [pc, #40]	; (8100ad0 <MX_SDMMC1_MMC_Init+0x40>)
 8100aa8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8100aac:	60da      	str	r2, [r3, #12]
  hmmc1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8100aae:	4b08      	ldr	r3, [pc, #32]	; (8100ad0 <MX_SDMMC1_MMC_Init+0x40>)
 8100ab0:	2200      	movs	r2, #0
 8100ab2:	611a      	str	r2, [r3, #16]
  hmmc1.Init.ClockDiv = 0;
 8100ab4:	4b06      	ldr	r3, [pc, #24]	; (8100ad0 <MX_SDMMC1_MMC_Init+0x40>)
 8100ab6:	2200      	movs	r2, #0
 8100ab8:	615a      	str	r2, [r3, #20]
  if (HAL_MMC_Init(&hmmc1) != HAL_OK)
 8100aba:	4805      	ldr	r0, [pc, #20]	; (8100ad0 <MX_SDMMC1_MMC_Init+0x40>)
 8100abc:	f002 fb70 	bl	81031a0 <HAL_MMC_Init>
 8100ac0:	4603      	mov	r3, r0
 8100ac2:	2b00      	cmp	r3, #0
 8100ac4:	d001      	beq.n	8100aca <MX_SDMMC1_MMC_Init+0x3a>
  {
    Error_Handler();
 8100ac6:	f000 f995 	bl	8100df4 <Error_Handler>
  }
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8100aca:	bf00      	nop
 8100acc:	bd80      	pop	{r7, pc}
 8100ace:	bf00      	nop
 8100ad0:	10000490 	.word	0x10000490
 8100ad4:	52007000 	.word	0x52007000

08100ad8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8100ad8:	b580      	push	{r7, lr}
 8100ada:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8100adc:	4b22      	ldr	r3, [pc, #136]	; (8100b68 <MX_USART3_UART_Init+0x90>)
 8100ade:	4a23      	ldr	r2, [pc, #140]	; (8100b6c <MX_USART3_UART_Init+0x94>)
 8100ae0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8100ae2:	4b21      	ldr	r3, [pc, #132]	; (8100b68 <MX_USART3_UART_Init+0x90>)
 8100ae4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8100ae8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8100aea:	4b1f      	ldr	r3, [pc, #124]	; (8100b68 <MX_USART3_UART_Init+0x90>)
 8100aec:	2200      	movs	r2, #0
 8100aee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8100af0:	4b1d      	ldr	r3, [pc, #116]	; (8100b68 <MX_USART3_UART_Init+0x90>)
 8100af2:	2200      	movs	r2, #0
 8100af4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8100af6:	4b1c      	ldr	r3, [pc, #112]	; (8100b68 <MX_USART3_UART_Init+0x90>)
 8100af8:	2200      	movs	r2, #0
 8100afa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8100afc:	4b1a      	ldr	r3, [pc, #104]	; (8100b68 <MX_USART3_UART_Init+0x90>)
 8100afe:	220c      	movs	r2, #12
 8100b00:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8100b02:	4b19      	ldr	r3, [pc, #100]	; (8100b68 <MX_USART3_UART_Init+0x90>)
 8100b04:	2200      	movs	r2, #0
 8100b06:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8100b08:	4b17      	ldr	r3, [pc, #92]	; (8100b68 <MX_USART3_UART_Init+0x90>)
 8100b0a:	2200      	movs	r2, #0
 8100b0c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8100b0e:	4b16      	ldr	r3, [pc, #88]	; (8100b68 <MX_USART3_UART_Init+0x90>)
 8100b10:	2200      	movs	r2, #0
 8100b12:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8100b14:	4b14      	ldr	r3, [pc, #80]	; (8100b68 <MX_USART3_UART_Init+0x90>)
 8100b16:	2200      	movs	r2, #0
 8100b18:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8100b1a:	4b13      	ldr	r3, [pc, #76]	; (8100b68 <MX_USART3_UART_Init+0x90>)
 8100b1c:	2200      	movs	r2, #0
 8100b1e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8100b20:	4811      	ldr	r0, [pc, #68]	; (8100b68 <MX_USART3_UART_Init+0x90>)
 8100b22:	f006 fef7 	bl	8107914 <HAL_UART_Init>
 8100b26:	4603      	mov	r3, r0
 8100b28:	2b00      	cmp	r3, #0
 8100b2a:	d001      	beq.n	8100b30 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8100b2c:	f000 f962 	bl	8100df4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8100b30:	2100      	movs	r1, #0
 8100b32:	480d      	ldr	r0, [pc, #52]	; (8100b68 <MX_USART3_UART_Init+0x90>)
 8100b34:	f007 fef8 	bl	8108928 <HAL_UARTEx_SetTxFifoThreshold>
 8100b38:	4603      	mov	r3, r0
 8100b3a:	2b00      	cmp	r3, #0
 8100b3c:	d001      	beq.n	8100b42 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8100b3e:	f000 f959 	bl	8100df4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8100b42:	2100      	movs	r1, #0
 8100b44:	4808      	ldr	r0, [pc, #32]	; (8100b68 <MX_USART3_UART_Init+0x90>)
 8100b46:	f007 ff2d 	bl	81089a4 <HAL_UARTEx_SetRxFifoThreshold>
 8100b4a:	4603      	mov	r3, r0
 8100b4c:	2b00      	cmp	r3, #0
 8100b4e:	d001      	beq.n	8100b54 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8100b50:	f000 f950 	bl	8100df4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8100b54:	4804      	ldr	r0, [pc, #16]	; (8100b68 <MX_USART3_UART_Init+0x90>)
 8100b56:	f007 feae 	bl	81088b6 <HAL_UARTEx_DisableFifoMode>
 8100b5a:	4603      	mov	r3, r0
 8100b5c:	2b00      	cmp	r3, #0
 8100b5e:	d001      	beq.n	8100b64 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8100b60:	f000 f948 	bl	8100df4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8100b64:	bf00      	nop
 8100b66:	bd80      	pop	{r7, pc}
 8100b68:	10000704 	.word	0x10000704
 8100b6c:	40004800 	.word	0x40004800

08100b70 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8100b70:	b580      	push	{r7, lr}
 8100b72:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8100b74:	4b15      	ldr	r3, [pc, #84]	; (8100bcc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8100b76:	4a16      	ldr	r2, [pc, #88]	; (8100bd0 <MX_USB_OTG_FS_PCD_Init+0x60>)
 8100b78:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 9;
 8100b7a:	4b14      	ldr	r3, [pc, #80]	; (8100bcc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8100b7c:	2209      	movs	r2, #9
 8100b7e:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8100b80:	4b12      	ldr	r3, [pc, #72]	; (8100bcc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8100b82:	2202      	movs	r2, #2
 8100b84:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8100b86:	4b11      	ldr	r3, [pc, #68]	; (8100bcc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8100b88:	2200      	movs	r2, #0
 8100b8a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8100b8c:	4b0f      	ldr	r3, [pc, #60]	; (8100bcc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8100b8e:	2202      	movs	r2, #2
 8100b90:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8100b92:	4b0e      	ldr	r3, [pc, #56]	; (8100bcc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8100b94:	2200      	movs	r2, #0
 8100b96:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8100b98:	4b0c      	ldr	r3, [pc, #48]	; (8100bcc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8100b9a:	2200      	movs	r2, #0
 8100b9c:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8100b9e:	4b0b      	ldr	r3, [pc, #44]	; (8100bcc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8100ba0:	2200      	movs	r2, #0
 8100ba2:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 8100ba4:	4b09      	ldr	r3, [pc, #36]	; (8100bcc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8100ba6:	2201      	movs	r2, #1
 8100ba8:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8100baa:	4b08      	ldr	r3, [pc, #32]	; (8100bcc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8100bac:	2201      	movs	r2, #1
 8100bae:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8100bb0:	4b06      	ldr	r3, [pc, #24]	; (8100bcc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8100bb2:	2200      	movs	r2, #0
 8100bb4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8100bb6:	4805      	ldr	r0, [pc, #20]	; (8100bcc <MX_USB_OTG_FS_PCD_Init+0x5c>)
 8100bb8:	f003 fa1c 	bl	8103ff4 <HAL_PCD_Init>
 8100bbc:	4603      	mov	r3, r0
 8100bbe:	2b00      	cmp	r3, #0
 8100bc0:	d001      	beq.n	8100bc6 <MX_USB_OTG_FS_PCD_Init+0x56>
  {
    Error_Handler();
 8100bc2:	f000 f917 	bl	8100df4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8100bc6:	bf00      	nop
 8100bc8:	bd80      	pop	{r7, pc}
 8100bca:	bf00      	nop
 8100bcc:	10000798 	.word	0x10000798
 8100bd0:	40080000 	.word	0x40080000

08100bd4 <MX_FMC_Init>:

/* FMC initialization function */
void MX_FMC_Init(void)
{
 8100bd4:	b580      	push	{r7, lr}
 8100bd6:	b088      	sub	sp, #32
 8100bd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8100bda:	1d3b      	adds	r3, r7, #4
 8100bdc:	2200      	movs	r2, #0
 8100bde:	601a      	str	r2, [r3, #0]
 8100be0:	605a      	str	r2, [r3, #4]
 8100be2:	609a      	str	r2, [r3, #8]
 8100be4:	60da      	str	r2, [r3, #12]
 8100be6:	611a      	str	r2, [r3, #16]
 8100be8:	615a      	str	r2, [r3, #20]
 8100bea:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8100bec:	4b1e      	ldr	r3, [pc, #120]	; (8100c68 <MX_FMC_Init+0x94>)
 8100bee:	4a1f      	ldr	r2, [pc, #124]	; (8100c6c <MX_FMC_Init+0x98>)
 8100bf0:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8100bf2:	4b1d      	ldr	r3, [pc, #116]	; (8100c68 <MX_FMC_Init+0x94>)
 8100bf4:	2201      	movs	r2, #1
 8100bf6:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8100bf8:	4b1b      	ldr	r3, [pc, #108]	; (8100c68 <MX_FMC_Init+0x94>)
 8100bfa:	2200      	movs	r2, #0
 8100bfc:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8100bfe:	4b1a      	ldr	r3, [pc, #104]	; (8100c68 <MX_FMC_Init+0x94>)
 8100c00:	2204      	movs	r2, #4
 8100c02:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8100c04:	4b18      	ldr	r3, [pc, #96]	; (8100c68 <MX_FMC_Init+0x94>)
 8100c06:	2210      	movs	r2, #16
 8100c08:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8100c0a:	4b17      	ldr	r3, [pc, #92]	; (8100c68 <MX_FMC_Init+0x94>)
 8100c0c:	2240      	movs	r2, #64	; 0x40
 8100c0e:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8100c10:	4b15      	ldr	r3, [pc, #84]	; (8100c68 <MX_FMC_Init+0x94>)
 8100c12:	2280      	movs	r2, #128	; 0x80
 8100c14:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8100c16:	4b14      	ldr	r3, [pc, #80]	; (8100c68 <MX_FMC_Init+0x94>)
 8100c18:	2200      	movs	r2, #0
 8100c1a:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8100c1c:	4b12      	ldr	r3, [pc, #72]	; (8100c68 <MX_FMC_Init+0x94>)
 8100c1e:	2200      	movs	r2, #0
 8100c20:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8100c22:	4b11      	ldr	r3, [pc, #68]	; (8100c68 <MX_FMC_Init+0x94>)
 8100c24:	2200      	movs	r2, #0
 8100c26:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8100c28:	4b0f      	ldr	r3, [pc, #60]	; (8100c68 <MX_FMC_Init+0x94>)
 8100c2a:	2200      	movs	r2, #0
 8100c2c:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 8100c2e:	2310      	movs	r3, #16
 8100c30:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 8100c32:	2310      	movs	r3, #16
 8100c34:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 8100c36:	2310      	movs	r3, #16
 8100c38:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 8100c3a:	2310      	movs	r3, #16
 8100c3c:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 8100c3e:	2310      	movs	r3, #16
 8100c40:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 8100c42:	2310      	movs	r3, #16
 8100c44:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 8100c46:	2310      	movs	r3, #16
 8100c48:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8100c4a:	1d3b      	adds	r3, r7, #4
 8100c4c:	4619      	mov	r1, r3
 8100c4e:	4806      	ldr	r0, [pc, #24]	; (8100c68 <MX_FMC_Init+0x94>)
 8100c50:	f006 fe24 	bl	810789c <HAL_SDRAM_Init>
 8100c54:	4603      	mov	r3, r0
 8100c56:	2b00      	cmp	r3, #0
 8100c58:	d001      	beq.n	8100c5e <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 8100c5a:	f000 f8cb 	bl	8100df4 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8100c5e:	bf00      	nop
 8100c60:	3720      	adds	r7, #32
 8100c62:	46bd      	mov	sp, r7
 8100c64:	bd80      	pop	{r7, pc}
 8100c66:	bf00      	nop
 8100c68:	10000ca4 	.word	0x10000ca4
 8100c6c:	52004140 	.word	0x52004140

08100c70 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8100c70:	b580      	push	{r7, lr}
 8100c72:	b08e      	sub	sp, #56	; 0x38
 8100c74:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100c76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8100c7a:	2200      	movs	r2, #0
 8100c7c:	601a      	str	r2, [r3, #0]
 8100c7e:	605a      	str	r2, [r3, #4]
 8100c80:	609a      	str	r2, [r3, #8]
 8100c82:	60da      	str	r2, [r3, #12]
 8100c84:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8100c86:	4b58      	ldr	r3, [pc, #352]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100c88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100c8c:	4a56      	ldr	r2, [pc, #344]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100c8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8100c92:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100c96:	4b54      	ldr	r3, [pc, #336]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100c98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100c9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8100ca0:	623b      	str	r3, [r7, #32]
 8100ca2:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8100ca4:	4b50      	ldr	r3, [pc, #320]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100ca6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100caa:	4a4f      	ldr	r2, [pc, #316]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100cac:	f043 0302 	orr.w	r3, r3, #2
 8100cb0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100cb4:	4b4c      	ldr	r3, [pc, #304]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100cb6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100cba:	f003 0302 	and.w	r3, r3, #2
 8100cbe:	61fb      	str	r3, [r7, #28]
 8100cc0:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8100cc2:	4b49      	ldr	r3, [pc, #292]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100cc4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100cc8:	4a47      	ldr	r2, [pc, #284]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100cca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8100cce:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100cd2:	4b45      	ldr	r3, [pc, #276]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100cd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100cd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8100cdc:	61bb      	str	r3, [r7, #24]
 8100cde:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8100ce0:	4b41      	ldr	r3, [pc, #260]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100ce2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100ce6:	4a40      	ldr	r2, [pc, #256]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100ce8:	f043 0304 	orr.w	r3, r3, #4
 8100cec:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100cf0:	4b3d      	ldr	r3, [pc, #244]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100cf2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100cf6:	f003 0304 	and.w	r3, r3, #4
 8100cfa:	617b      	str	r3, [r7, #20]
 8100cfc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8100cfe:	4b3a      	ldr	r3, [pc, #232]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100d00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d04:	4a38      	ldr	r2, [pc, #224]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100d06:	f043 0310 	orr.w	r3, r3, #16
 8100d0a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100d0e:	4b36      	ldr	r3, [pc, #216]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100d10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d14:	f003 0310 	and.w	r3, r3, #16
 8100d18:	613b      	str	r3, [r7, #16]
 8100d1a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8100d1c:	4b32      	ldr	r3, [pc, #200]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100d1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d22:	4a31      	ldr	r2, [pc, #196]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100d24:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8100d28:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100d2c:	4b2e      	ldr	r3, [pc, #184]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100d2e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8100d36:	60fb      	str	r3, [r7, #12]
 8100d38:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8100d3a:	4b2b      	ldr	r3, [pc, #172]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100d3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d40:	4a29      	ldr	r2, [pc, #164]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100d42:	f043 0308 	orr.w	r3, r3, #8
 8100d46:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100d4a:	4b27      	ldr	r3, [pc, #156]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100d4c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d50:	f003 0308 	and.w	r3, r3, #8
 8100d54:	60bb      	str	r3, [r7, #8]
 8100d56:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8100d58:	4b23      	ldr	r3, [pc, #140]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100d5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d5e:	4a22      	ldr	r2, [pc, #136]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100d60:	f043 0301 	orr.w	r3, r3, #1
 8100d64:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100d68:	4b1f      	ldr	r3, [pc, #124]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100d6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d6e:	f003 0301 	and.w	r3, r3, #1
 8100d72:	607b      	str	r3, [r7, #4]
 8100d74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8100d76:	4b1c      	ldr	r3, [pc, #112]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100d78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d7c:	4a1a      	ldr	r2, [pc, #104]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100d7e:	f043 0320 	orr.w	r3, r3, #32
 8100d82:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100d86:	4b18      	ldr	r3, [pc, #96]	; (8100de8 <MX_GPIO_Init+0x178>)
 8100d88:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100d8c:	f003 0320 	and.w	r3, r3, #32
 8100d90:	603b      	str	r3, [r7, #0]
 8100d92:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_13, GPIO_PIN_RESET);
 8100d94:	2200      	movs	r2, #0
 8100d96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8100d9a:	4814      	ldr	r0, [pc, #80]	; (8100dec <MX_GPIO_Init+0x17c>)
 8100d9c:	f002 f9ba 	bl	8103114 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE5 PE4 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_4;
 8100da0:	2330      	movs	r3, #48	; 0x30
 8100da2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100da4:	2302      	movs	r3, #2
 8100da6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100da8:	2300      	movs	r3, #0
 8100daa:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100dac:	2300      	movs	r3, #0
 8100dae:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_SAI4;
 8100db0:	230a      	movs	r3, #10
 8100db2:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8100db4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8100db8:	4619      	mov	r1, r3
 8100dba:	480d      	ldr	r0, [pc, #52]	; (8100df0 <MX_GPIO_Init+0x180>)
 8100dbc:	f001 fffa 	bl	8102db4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PI13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8100dc0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8100dc4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8100dc6:	2301      	movs	r3, #1
 8100dc8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100dca:	2300      	movs	r3, #0
 8100dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100dce:	2300      	movs	r3, #0
 8100dd0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8100dd2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8100dd6:	4619      	mov	r1, r3
 8100dd8:	4804      	ldr	r0, [pc, #16]	; (8100dec <MX_GPIO_Init+0x17c>)
 8100dda:	f001 ffeb 	bl	8102db4 <HAL_GPIO_Init>

}
 8100dde:	bf00      	nop
 8100de0:	3738      	adds	r7, #56	; 0x38
 8100de2:	46bd      	mov	sp, r7
 8100de4:	bd80      	pop	{r7, pc}
 8100de6:	bf00      	nop
 8100de8:	58024400 	.word	0x58024400
 8100dec:	58022000 	.word	0x58022000
 8100df0:	58021000 	.word	0x58021000

08100df4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8100df4:	b480      	push	{r7}
 8100df6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8100df8:	b672      	cpsid	i
}
 8100dfa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8100dfc:	e7fe      	b.n	8100dfc <Error_Handler+0x8>
	...

08100e00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8100e00:	b480      	push	{r7}
 8100e02:	b083      	sub	sp, #12
 8100e04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8100e06:	4b0a      	ldr	r3, [pc, #40]	; (8100e30 <HAL_MspInit+0x30>)
 8100e08:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100e0c:	4a08      	ldr	r2, [pc, #32]	; (8100e30 <HAL_MspInit+0x30>)
 8100e0e:	f043 0302 	orr.w	r3, r3, #2
 8100e12:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8100e16:	4b06      	ldr	r3, [pc, #24]	; (8100e30 <HAL_MspInit+0x30>)
 8100e18:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8100e1c:	f003 0302 	and.w	r3, r3, #2
 8100e20:	607b      	str	r3, [r7, #4]
 8100e22:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8100e24:	bf00      	nop
 8100e26:	370c      	adds	r7, #12
 8100e28:	46bd      	mov	sp, r7
 8100e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8100e2e:	4770      	bx	lr
 8100e30:	58024400 	.word	0x58024400

08100e34 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8100e34:	b580      	push	{r7, lr}
 8100e36:	b092      	sub	sp, #72	; 0x48
 8100e38:	af00      	add	r7, sp, #0
 8100e3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8100e3c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8100e40:	2200      	movs	r2, #0
 8100e42:	601a      	str	r2, [r3, #0]
 8100e44:	605a      	str	r2, [r3, #4]
 8100e46:	609a      	str	r2, [r3, #8]
 8100e48:	60da      	str	r2, [r3, #12]
 8100e4a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8100e4c:	687b      	ldr	r3, [r7, #4]
 8100e4e:	681b      	ldr	r3, [r3, #0]
 8100e50:	4a87      	ldr	r2, [pc, #540]	; (8101070 <HAL_ETH_MspInit+0x23c>)
 8100e52:	4293      	cmp	r3, r2
 8100e54:	f040 8108 	bne.w	8101068 <HAL_ETH_MspInit+0x234>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8100e58:	4b86      	ldr	r3, [pc, #536]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100e5a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100e5e:	4a85      	ldr	r2, [pc, #532]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100e60:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8100e64:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8100e68:	4b82      	ldr	r3, [pc, #520]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100e6a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100e6e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8100e72:	633b      	str	r3, [r7, #48]	; 0x30
 8100e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8100e76:	4b7f      	ldr	r3, [pc, #508]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100e78:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100e7c:	4a7d      	ldr	r2, [pc, #500]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100e7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8100e82:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8100e86:	4b7b      	ldr	r3, [pc, #492]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100e88:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100e8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8100e90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8100e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8100e94:	4b77      	ldr	r3, [pc, #476]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100e96:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100e9a:	4a76      	ldr	r2, [pc, #472]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100e9c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8100ea0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8100ea4:	4b73      	ldr	r3, [pc, #460]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100ea6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8100eaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8100eae:	62bb      	str	r3, [r7, #40]	; 0x28
 8100eb0:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8100eb2:	4b70      	ldr	r3, [pc, #448]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100eb4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100eb8:	4a6e      	ldr	r2, [pc, #440]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100eba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8100ebe:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100ec2:	4b6c      	ldr	r3, [pc, #432]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100ec4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100ec8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8100ecc:	627b      	str	r3, [r7, #36]	; 0x24
 8100ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8100ed0:	4b68      	ldr	r3, [pc, #416]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100ed2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100ed6:	4a67      	ldr	r2, [pc, #412]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100ed8:	f043 0310 	orr.w	r3, r3, #16
 8100edc:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100ee0:	4b64      	ldr	r3, [pc, #400]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100ee2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100ee6:	f003 0310 	and.w	r3, r3, #16
 8100eea:	623b      	str	r3, [r7, #32]
 8100eec:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8100eee:	4b61      	ldr	r3, [pc, #388]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100ef0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100ef4:	4a5f      	ldr	r2, [pc, #380]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100ef6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8100efa:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100efe:	4b5d      	ldr	r3, [pc, #372]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100f00:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8100f08:	61fb      	str	r3, [r7, #28]
 8100f0a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8100f0c:	4b59      	ldr	r3, [pc, #356]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100f0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f12:	4a58      	ldr	r2, [pc, #352]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100f14:	f043 0304 	orr.w	r3, r3, #4
 8100f18:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f1c:	4b55      	ldr	r3, [pc, #340]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100f1e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f22:	f003 0304 	and.w	r3, r3, #4
 8100f26:	61bb      	str	r3, [r7, #24]
 8100f28:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8100f2a:	4b52      	ldr	r3, [pc, #328]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100f2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f30:	4a50      	ldr	r2, [pc, #320]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100f32:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8100f36:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f3a:	4b4e      	ldr	r3, [pc, #312]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100f3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f40:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8100f44:	617b      	str	r3, [r7, #20]
 8100f46:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8100f48:	4b4a      	ldr	r3, [pc, #296]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100f4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f4e:	4a49      	ldr	r2, [pc, #292]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100f50:	f043 0301 	orr.w	r3, r3, #1
 8100f54:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f58:	4b46      	ldr	r3, [pc, #280]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100f5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f5e:	f003 0301 	and.w	r3, r3, #1
 8100f62:	613b      	str	r3, [r7, #16]
 8100f64:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8100f66:	4b43      	ldr	r3, [pc, #268]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100f68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f6c:	4a41      	ldr	r2, [pc, #260]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100f6e:	f043 0302 	orr.w	r3, r3, #2
 8100f72:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8100f76:	4b3f      	ldr	r3, [pc, #252]	; (8101074 <HAL_ETH_MspInit+0x240>)
 8100f78:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8100f7c:	f003 0302 	and.w	r3, r3, #2
 8100f80:	60fb      	str	r3, [r7, #12]
 8100f82:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PB1     ------> ETH_RXD3
    PC5     ------> ETH_RXD1
    PB0     ------> ETH_RXD2
    */
    GPIO_InitStruct.Pin = MII_TX_EN_Pin|MII_TXD1_Pin|MII_TXD0_Pin;
 8100f84:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8100f88:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100f8a:	2302      	movs	r3, #2
 8100f8c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100f8e:	2300      	movs	r3, #0
 8100f90:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100f92:	2300      	movs	r3, #0
 8100f94:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8100f96:	230b      	movs	r3, #11
 8100f98:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8100f9a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8100f9e:	4619      	mov	r1, r3
 8100fa0:	4835      	ldr	r0, [pc, #212]	; (8101078 <HAL_ETH_MspInit+0x244>)
 8100fa2:	f001 ff07 	bl	8102db4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_TXD3_Pin;
 8100fa6:	2304      	movs	r3, #4
 8100fa8:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100faa:	2302      	movs	r3, #2
 8100fac:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100fae:	2300      	movs	r3, #0
 8100fb0:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100fb2:	2300      	movs	r3, #0
 8100fb4:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8100fb6:	230b      	movs	r3, #11
 8100fb8:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(MII_TXD3_GPIO_Port, &GPIO_InitStruct);
 8100fba:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8100fbe:	4619      	mov	r1, r3
 8100fc0:	482e      	ldr	r0, [pc, #184]	; (810107c <HAL_ETH_MspInit+0x248>)
 8100fc2:	f001 fef7 	bl	8102db4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_RX_ER_Pin;
 8100fc6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8100fca:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100fcc:	2302      	movs	r3, #2
 8100fce:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100fd0:	2300      	movs	r3, #0
 8100fd2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100fd4:	2300      	movs	r3, #0
 8100fd6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8100fd8:	230b      	movs	r3, #11
 8100fda:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(MII_RX_ER_GPIO_Port, &GPIO_InitStruct);
 8100fdc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8100fe0:	4619      	mov	r1, r3
 8100fe2:	4827      	ldr	r0, [pc, #156]	; (8101080 <HAL_ETH_MspInit+0x24c>)
 8100fe4:	f001 fee6 	bl	8102db4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_MDC_Pin|MII_TXD2_Pin|MII_TX_CLK_Pin|MII_RXD0_Pin
 8100fe8:	233e      	movs	r3, #62	; 0x3e
 8100fea:	637b      	str	r3, [r7, #52]	; 0x34
                          |MII_RXD1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8100fec:	2302      	movs	r3, #2
 8100fee:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8100ff0:	2300      	movs	r3, #0
 8100ff2:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8100ff4:	2300      	movs	r3, #0
 8100ff6:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8100ff8:	230b      	movs	r3, #11
 8100ffa:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8100ffc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8101000:	4619      	mov	r1, r3
 8101002:	4820      	ldr	r0, [pc, #128]	; (8101084 <HAL_ETH_MspInit+0x250>)
 8101004:	f001 fed6 	bl	8102db4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_CRS_Pin|MII_COL_Pin;
 8101008:	230c      	movs	r3, #12
 810100a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810100c:	2302      	movs	r3, #2
 810100e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101010:	2300      	movs	r3, #0
 8101012:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101014:	2300      	movs	r3, #0
 8101016:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8101018:	230b      	movs	r3, #11
 810101a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 810101c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8101020:	4619      	mov	r1, r3
 8101022:	4819      	ldr	r0, [pc, #100]	; (8101088 <HAL_ETH_MspInit+0x254>)
 8101024:	f001 fec6 	bl	8102db4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_MDIO_Pin|MII_RX_CLK_Pin|MII_RX_DV_Pin;
 8101028:	2386      	movs	r3, #134	; 0x86
 810102a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810102c:	2302      	movs	r3, #2
 810102e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101030:	2300      	movs	r3, #0
 8101032:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101034:	2300      	movs	r3, #0
 8101036:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8101038:	230b      	movs	r3, #11
 810103a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 810103c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8101040:	4619      	mov	r1, r3
 8101042:	4812      	ldr	r0, [pc, #72]	; (810108c <HAL_ETH_MspInit+0x258>)
 8101044:	f001 feb6 	bl	8102db4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MII_RXD3_Pin|MII_RXD2_Pin;
 8101048:	2303      	movs	r3, #3
 810104a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810104c:	2302      	movs	r3, #2
 810104e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101050:	2300      	movs	r3, #0
 8101052:	63fb      	str	r3, [r7, #60]	; 0x3c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101054:	2300      	movs	r3, #0
 8101056:	643b      	str	r3, [r7, #64]	; 0x40
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8101058:	230b      	movs	r3, #11
 810105a:	647b      	str	r3, [r7, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 810105c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8101060:	4619      	mov	r1, r3
 8101062:	480b      	ldr	r0, [pc, #44]	; (8101090 <HAL_ETH_MspInit+0x25c>)
 8101064:	f001 fea6 	bl	8102db4 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 8101068:	bf00      	nop
 810106a:	3748      	adds	r7, #72	; 0x48
 810106c:	46bd      	mov	sp, r7
 810106e:	bd80      	pop	{r7, pc}
 8101070:	40028000 	.word	0x40028000
 8101074:	58024400 	.word	0x58024400
 8101078:	58021800 	.word	0x58021800
 810107c:	58021000 	.word	0x58021000
 8101080:	58022000 	.word	0x58022000
 8101084:	58020800 	.word	0x58020800
 8101088:	58021c00 	.word	0x58021c00
 810108c:	58020000 	.word	0x58020000
 8101090:	58020400 	.word	0x58020400

08101094 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8101094:	b580      	push	{r7, lr}
 8101096:	b0bc      	sub	sp, #240	; 0xf0
 8101098:	af00      	add	r7, sp, #0
 810109a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810109c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 81010a0:	2200      	movs	r2, #0
 81010a2:	601a      	str	r2, [r3, #0]
 81010a4:	605a      	str	r2, [r3, #4]
 81010a6:	609a      	str	r2, [r3, #8]
 81010a8:	60da      	str	r2, [r3, #12]
 81010aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81010ac:	f107 0318 	add.w	r3, r7, #24
 81010b0:	22c0      	movs	r2, #192	; 0xc0
 81010b2:	2100      	movs	r1, #0
 81010b4:	4618      	mov	r0, r3
 81010b6:	f008 fccb 	bl	8109a50 <memset>
  if(hfdcan->Instance==FDCAN1)
 81010ba:	687b      	ldr	r3, [r7, #4]
 81010bc:	681b      	ldr	r3, [r3, #0]
 81010be:	4a57      	ldr	r2, [pc, #348]	; (810121c <HAL_FDCAN_MspInit+0x188>)
 81010c0:	4293      	cmp	r3, r2
 81010c2:	d151      	bne.n	8101168 <HAL_FDCAN_MspInit+0xd4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 81010c4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 81010c8:	f04f 0300 	mov.w	r3, #0
 81010cc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 81010d0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 81010d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81010d8:	f107 0318 	add.w	r3, r7, #24
 81010dc:	4618      	mov	r0, r3
 81010de:	f003 fbfb 	bl	81048d8 <HAL_RCCEx_PeriphCLKConfig>
 81010e2:	4603      	mov	r3, r0
 81010e4:	2b00      	cmp	r3, #0
 81010e6:	d001      	beq.n	81010ec <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 81010e8:	f7ff fe84 	bl	8100df4 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_FDCAN_CLK_ENABLED++;
 81010ec:	4b4c      	ldr	r3, [pc, #304]	; (8101220 <HAL_FDCAN_MspInit+0x18c>)
 81010ee:	681b      	ldr	r3, [r3, #0]
 81010f0:	3301      	adds	r3, #1
 81010f2:	4a4b      	ldr	r2, [pc, #300]	; (8101220 <HAL_FDCAN_MspInit+0x18c>)
 81010f4:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 81010f6:	4b4a      	ldr	r3, [pc, #296]	; (8101220 <HAL_FDCAN_MspInit+0x18c>)
 81010f8:	681b      	ldr	r3, [r3, #0]
 81010fa:	2b01      	cmp	r3, #1
 81010fc:	d10e      	bne.n	810111c <HAL_FDCAN_MspInit+0x88>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 81010fe:	4b49      	ldr	r3, [pc, #292]	; (8101224 <HAL_FDCAN_MspInit+0x190>)
 8101100:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8101104:	4a47      	ldr	r2, [pc, #284]	; (8101224 <HAL_FDCAN_MspInit+0x190>)
 8101106:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810110a:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 810110e:	4b45      	ldr	r3, [pc, #276]	; (8101224 <HAL_FDCAN_MspInit+0x190>)
 8101110:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 8101114:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8101118:	617b      	str	r3, [r7, #20]
 810111a:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOH_CLK_ENABLE();
 810111c:	4b41      	ldr	r3, [pc, #260]	; (8101224 <HAL_FDCAN_MspInit+0x190>)
 810111e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101122:	4a40      	ldr	r2, [pc, #256]	; (8101224 <HAL_FDCAN_MspInit+0x190>)
 8101124:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8101128:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810112c:	4b3d      	ldr	r3, [pc, #244]	; (8101224 <HAL_FDCAN_MspInit+0x190>)
 810112e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101132:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8101136:	613b      	str	r3, [r7, #16]
 8101138:	693b      	ldr	r3, [r7, #16]
    /**FDCAN1 GPIO Configuration
    PH14     ------> FDCAN1_RX
    PH13     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = FDCAN2_RXH14_Pin|FDCAN1_TX_Pin;
 810113a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 810113e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101142:	2302      	movs	r3, #2
 8101144:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101148:	2300      	movs	r3, #0
 810114a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810114e:	2300      	movs	r3, #0
 8101150:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8101154:	2309      	movs	r3, #9
 8101156:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 810115a:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 810115e:	4619      	mov	r1, r3
 8101160:	4831      	ldr	r0, [pc, #196]	; (8101228 <HAL_FDCAN_MspInit+0x194>)
 8101162:	f001 fe27 	bl	8102db4 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN2_MspInit 1 */

  /* USER CODE END FDCAN2_MspInit 1 */
  }

}
 8101166:	e055      	b.n	8101214 <HAL_FDCAN_MspInit+0x180>
  else if(hfdcan->Instance==FDCAN2)
 8101168:	687b      	ldr	r3, [r7, #4]
 810116a:	681b      	ldr	r3, [r3, #0]
 810116c:	4a2f      	ldr	r2, [pc, #188]	; (810122c <HAL_FDCAN_MspInit+0x198>)
 810116e:	4293      	cmp	r3, r2
 8101170:	d150      	bne.n	8101214 <HAL_FDCAN_MspInit+0x180>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8101172:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8101176:	f04f 0300 	mov.w	r3, #0
 810117a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 810117e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8101182:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101186:	f107 0318 	add.w	r3, r7, #24
 810118a:	4618      	mov	r0, r3
 810118c:	f003 fba4 	bl	81048d8 <HAL_RCCEx_PeriphCLKConfig>
 8101190:	4603      	mov	r3, r0
 8101192:	2b00      	cmp	r3, #0
 8101194:	d001      	beq.n	810119a <HAL_FDCAN_MspInit+0x106>
      Error_Handler();
 8101196:	f7ff fe2d 	bl	8100df4 <Error_Handler>
    HAL_RCC_FDCAN_CLK_ENABLED++;
 810119a:	4b21      	ldr	r3, [pc, #132]	; (8101220 <HAL_FDCAN_MspInit+0x18c>)
 810119c:	681b      	ldr	r3, [r3, #0]
 810119e:	3301      	adds	r3, #1
 81011a0:	4a1f      	ldr	r2, [pc, #124]	; (8101220 <HAL_FDCAN_MspInit+0x18c>)
 81011a2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_FDCAN_CLK_ENABLED==1){
 81011a4:	4b1e      	ldr	r3, [pc, #120]	; (8101220 <HAL_FDCAN_MspInit+0x18c>)
 81011a6:	681b      	ldr	r3, [r3, #0]
 81011a8:	2b01      	cmp	r3, #1
 81011aa:	d10e      	bne.n	81011ca <HAL_FDCAN_MspInit+0x136>
      __HAL_RCC_FDCAN_CLK_ENABLE();
 81011ac:	4b1d      	ldr	r3, [pc, #116]	; (8101224 <HAL_FDCAN_MspInit+0x190>)
 81011ae:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 81011b2:	4a1c      	ldr	r2, [pc, #112]	; (8101224 <HAL_FDCAN_MspInit+0x190>)
 81011b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81011b8:	f8c2 30ec 	str.w	r3, [r2, #236]	; 0xec
 81011bc:	4b19      	ldr	r3, [pc, #100]	; (8101224 <HAL_FDCAN_MspInit+0x190>)
 81011be:	f8d3 30ec 	ldr.w	r3, [r3, #236]	; 0xec
 81011c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81011c6:	60fb      	str	r3, [r7, #12]
 81011c8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 81011ca:	4b16      	ldr	r3, [pc, #88]	; (8101224 <HAL_FDCAN_MspInit+0x190>)
 81011cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81011d0:	4a14      	ldr	r2, [pc, #80]	; (8101224 <HAL_FDCAN_MspInit+0x190>)
 81011d2:	f043 0302 	orr.w	r3, r3, #2
 81011d6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81011da:	4b12      	ldr	r3, [pc, #72]	; (8101224 <HAL_FDCAN_MspInit+0x190>)
 81011dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81011e0:	f003 0302 	and.w	r3, r3, #2
 81011e4:	60bb      	str	r3, [r7, #8]
 81011e6:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = FDCAN2_RX_Pin|FDCAN2_TX_Pin;
 81011e8:	f242 0320 	movw	r3, #8224	; 0x2020
 81011ec:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81011f0:	2302      	movs	r3, #2
 81011f2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81011f6:	2300      	movs	r3, #0
 81011f8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81011fc:	2300      	movs	r3, #0
 81011fe:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8101202:	2309      	movs	r3, #9
 8101204:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101208:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 810120c:	4619      	mov	r1, r3
 810120e:	4808      	ldr	r0, [pc, #32]	; (8101230 <HAL_FDCAN_MspInit+0x19c>)
 8101210:	f001 fdd0 	bl	8102db4 <HAL_GPIO_Init>
}
 8101214:	bf00      	nop
 8101216:	37f0      	adds	r7, #240	; 0xf0
 8101218:	46bd      	mov	sp, r7
 810121a:	bd80      	pop	{r7, pc}
 810121c:	4000a000 	.word	0x4000a000
 8101220:	10000ce0 	.word	0x10000ce0
 8101224:	58024400 	.word	0x58024400
 8101228:	58021c00 	.word	0x58021c00
 810122c:	4000a400 	.word	0x4000a400
 8101230:	58020400 	.word	0x58020400

08101234 <HAL_QSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hqspi: QSPI handle pointer
* @retval None
*/
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8101234:	b580      	push	{r7, lr}
 8101236:	b0bc      	sub	sp, #240	; 0xf0
 8101238:	af00      	add	r7, sp, #0
 810123a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 810123c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8101240:	2200      	movs	r2, #0
 8101242:	601a      	str	r2, [r3, #0]
 8101244:	605a      	str	r2, [r3, #4]
 8101246:	609a      	str	r2, [r3, #8]
 8101248:	60da      	str	r2, [r3, #12]
 810124a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 810124c:	f107 0318 	add.w	r3, r7, #24
 8101250:	22c0      	movs	r2, #192	; 0xc0
 8101252:	2100      	movs	r1, #0
 8101254:	4618      	mov	r0, r3
 8101256:	f008 fbfb 	bl	8109a50 <memset>
  if(hqspi->Instance==QUADSPI)
 810125a:	687b      	ldr	r3, [r7, #4]
 810125c:	681b      	ldr	r3, [r3, #0]
 810125e:	4a56      	ldr	r2, [pc, #344]	; (81013b8 <HAL_QSPI_MspInit+0x184>)
 8101260:	4293      	cmp	r3, r2
 8101262:	f040 80a5 	bne.w	81013b0 <HAL_QSPI_MspInit+0x17c>

  /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8101266:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 810126a:	f04f 0300 	mov.w	r3, #0
 810126e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 8101272:	2300      	movs	r3, #0
 8101274:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101276:	f107 0318 	add.w	r3, r7, #24
 810127a:	4618      	mov	r0, r3
 810127c:	f003 fb2c 	bl	81048d8 <HAL_RCCEx_PeriphCLKConfig>
 8101280:	4603      	mov	r3, r0
 8101282:	2b00      	cmp	r3, #0
 8101284:	d001      	beq.n	810128a <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 8101286:	f7ff fdb5 	bl	8100df4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 810128a:	4b4c      	ldr	r3, [pc, #304]	; (81013bc <HAL_QSPI_MspInit+0x188>)
 810128c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8101290:	4a4a      	ldr	r2, [pc, #296]	; (81013bc <HAL_QSPI_MspInit+0x188>)
 8101292:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8101296:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 810129a:	4b48      	ldr	r3, [pc, #288]	; (81013bc <HAL_QSPI_MspInit+0x188>)
 810129c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 81012a0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 81012a4:	617b      	str	r3, [r7, #20]
 81012a6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 81012a8:	4b44      	ldr	r3, [pc, #272]	; (81013bc <HAL_QSPI_MspInit+0x188>)
 81012aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012ae:	4a43      	ldr	r2, [pc, #268]	; (81013bc <HAL_QSPI_MspInit+0x188>)
 81012b0:	f043 0302 	orr.w	r3, r3, #2
 81012b4:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81012b8:	4b40      	ldr	r3, [pc, #256]	; (81013bc <HAL_QSPI_MspInit+0x188>)
 81012ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012be:	f003 0302 	and.w	r3, r3, #2
 81012c2:	613b      	str	r3, [r7, #16]
 81012c4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 81012c6:	4b3d      	ldr	r3, [pc, #244]	; (81013bc <HAL_QSPI_MspInit+0x188>)
 81012c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012cc:	4a3b      	ldr	r2, [pc, #236]	; (81013bc <HAL_QSPI_MspInit+0x188>)
 81012ce:	f043 0320 	orr.w	r3, r3, #32
 81012d2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81012d6:	4b39      	ldr	r3, [pc, #228]	; (81013bc <HAL_QSPI_MspInit+0x188>)
 81012d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012dc:	f003 0320 	and.w	r3, r3, #32
 81012e0:	60fb      	str	r3, [r7, #12]
 81012e2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 81012e4:	4b35      	ldr	r3, [pc, #212]	; (81013bc <HAL_QSPI_MspInit+0x188>)
 81012e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012ea:	4a34      	ldr	r2, [pc, #208]	; (81013bc <HAL_QSPI_MspInit+0x188>)
 81012ec:	f043 0308 	orr.w	r3, r3, #8
 81012f0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81012f4:	4b31      	ldr	r3, [pc, #196]	; (81013bc <HAL_QSPI_MspInit+0x188>)
 81012f6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81012fa:	f003 0308 	and.w	r3, r3, #8
 81012fe:	60bb      	str	r3, [r7, #8]
 8101300:	68bb      	ldr	r3, [r7, #8]
    PF7     ------> QUADSPI_BK1_IO2
    PF10     ------> QUADSPI_CLK
    PF9     ------> QUADSPI_BK1_IO1
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8101302:	2340      	movs	r3, #64	; 0x40
 8101304:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101308:	2302      	movs	r3, #2
 810130a:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810130e:	2300      	movs	r3, #0
 8101310:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101314:	2300      	movs	r3, #0
 8101316:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 810131a:	230a      	movs	r3, #10
 810131c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8101320:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8101324:	4619      	mov	r1, r3
 8101326:	4826      	ldr	r0, [pc, #152]	; (81013c0 <HAL_QSPI_MspInit+0x18c>)
 8101328:	f001 fd44 	bl	8102db4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 810132c:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8101330:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101334:	2302      	movs	r3, #2
 8101336:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810133a:	2300      	movs	r3, #0
 810133c:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101340:	2300      	movs	r3, #0
 8101342:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8101346:	2309      	movs	r3, #9
 8101348:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 810134c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8101350:	4619      	mov	r1, r3
 8101352:	481c      	ldr	r0, [pc, #112]	; (81013c4 <HAL_QSPI_MspInit+0x190>)
 8101354:	f001 fd2e 	bl	8102db4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8101358:	f44f 7300 	mov.w	r3, #512	; 0x200
 810135c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101360:	2302      	movs	r3, #2
 8101362:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101366:	2300      	movs	r3, #0
 8101368:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 810136c:	2300      	movs	r3, #0
 810136e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8101372:	230a      	movs	r3, #10
 8101374:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8101378:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 810137c:	4619      	mov	r1, r3
 810137e:	4811      	ldr	r0, [pc, #68]	; (81013c4 <HAL_QSPI_MspInit+0x190>)
 8101380:	f001 fd18 	bl	8102db4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8101384:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8101388:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810138c:	2302      	movs	r3, #2
 810138e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101392:	2300      	movs	r3, #0
 8101394:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101398:	2300      	movs	r3, #0
 810139a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 810139e:	2309      	movs	r3, #9
 81013a0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 81013a4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 81013a8:	4619      	mov	r1, r3
 81013aa:	4807      	ldr	r0, [pc, #28]	; (81013c8 <HAL_QSPI_MspInit+0x194>)
 81013ac:	f001 fd02 	bl	8102db4 <HAL_GPIO_Init>
  /* USER CODE BEGIN QUADSPI_MspInit 1 */

  /* USER CODE END QUADSPI_MspInit 1 */
  }

}
 81013b0:	bf00      	nop
 81013b2:	37f0      	adds	r7, #240	; 0xf0
 81013b4:	46bd      	mov	sp, r7
 81013b6:	bd80      	pop	{r7, pc}
 81013b8:	52005000 	.word	0x52005000
 81013bc:	58024400 	.word	0x58024400
 81013c0:	58020400 	.word	0x58020400
 81013c4:	58021400 	.word	0x58021400
 81013c8:	58020c00 	.word	0x58020c00

081013cc <HAL_MMC_MspInit>:
* This function configures the hardware resources used in this example
* @param hmmc: MMC handle pointer
* @retval None
*/
void HAL_MMC_MspInit(MMC_HandleTypeDef* hmmc)
{
 81013cc:	b580      	push	{r7, lr}
 81013ce:	b0bc      	sub	sp, #240	; 0xf0
 81013d0:	af00      	add	r7, sp, #0
 81013d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 81013d4:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 81013d8:	2200      	movs	r2, #0
 81013da:	601a      	str	r2, [r3, #0]
 81013dc:	605a      	str	r2, [r3, #4]
 81013de:	609a      	str	r2, [r3, #8]
 81013e0:	60da      	str	r2, [r3, #12]
 81013e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 81013e4:	f107 0318 	add.w	r3, r7, #24
 81013e8:	22c0      	movs	r2, #192	; 0xc0
 81013ea:	2100      	movs	r1, #0
 81013ec:	4618      	mov	r0, r3
 81013ee:	f008 fb2f 	bl	8109a50 <memset>
  if(hmmc->Instance==SDMMC1)
 81013f2:	687b      	ldr	r3, [r7, #4]
 81013f4:	681b      	ldr	r3, [r3, #0]
 81013f6:	4a4b      	ldr	r2, [pc, #300]	; (8101524 <HAL_MMC_MspInit+0x158>)
 81013f8:	4293      	cmp	r3, r2
 81013fa:	f040 808f 	bne.w	810151c <HAL_MMC_MspInit+0x150>

  /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 81013fe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8101402:	f04f 0300 	mov.w	r3, #0
 8101406:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 810140a:	2300      	movs	r3, #0
 810140c:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810140e:	f107 0318 	add.w	r3, r7, #24
 8101412:	4618      	mov	r0, r3
 8101414:	f003 fa60 	bl	81048d8 <HAL_RCCEx_PeriphCLKConfig>
 8101418:	4603      	mov	r3, r0
 810141a:	2b00      	cmp	r3, #0
 810141c:	d001      	beq.n	8101422 <HAL_MMC_MspInit+0x56>
    {
      Error_Handler();
 810141e:	f7ff fce9 	bl	8100df4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8101422:	4b41      	ldr	r3, [pc, #260]	; (8101528 <HAL_MMC_MspInit+0x15c>)
 8101424:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8101428:	4a3f      	ldr	r2, [pc, #252]	; (8101528 <HAL_MMC_MspInit+0x15c>)
 810142a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 810142e:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 8101432:	4b3d      	ldr	r3, [pc, #244]	; (8101528 <HAL_MMC_MspInit+0x15c>)
 8101434:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8101438:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 810143c:	617b      	str	r3, [r7, #20]
 810143e:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8101440:	4b39      	ldr	r3, [pc, #228]	; (8101528 <HAL_MMC_MspInit+0x15c>)
 8101442:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101446:	4a38      	ldr	r2, [pc, #224]	; (8101528 <HAL_MMC_MspInit+0x15c>)
 8101448:	f043 0304 	orr.w	r3, r3, #4
 810144c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101450:	4b35      	ldr	r3, [pc, #212]	; (8101528 <HAL_MMC_MspInit+0x15c>)
 8101452:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101456:	f003 0304 	and.w	r3, r3, #4
 810145a:	613b      	str	r3, [r7, #16]
 810145c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 810145e:	4b32      	ldr	r3, [pc, #200]	; (8101528 <HAL_MMC_MspInit+0x15c>)
 8101460:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101464:	4a30      	ldr	r2, [pc, #192]	; (8101528 <HAL_MMC_MspInit+0x15c>)
 8101466:	f043 0302 	orr.w	r3, r3, #2
 810146a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810146e:	4b2e      	ldr	r3, [pc, #184]	; (8101528 <HAL_MMC_MspInit+0x15c>)
 8101470:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101474:	f003 0302 	and.w	r3, r3, #2
 8101478:	60fb      	str	r3, [r7, #12]
 810147a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 810147c:	4b2a      	ldr	r3, [pc, #168]	; (8101528 <HAL_MMC_MspInit+0x15c>)
 810147e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101482:	4a29      	ldr	r2, [pc, #164]	; (8101528 <HAL_MMC_MspInit+0x15c>)
 8101484:	f043 0308 	orr.w	r3, r3, #8
 8101488:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 810148c:	4b26      	ldr	r3, [pc, #152]	; (8101528 <HAL_MMC_MspInit+0x15c>)
 810148e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8101492:	f003 0308 	and.w	r3, r3, #8
 8101496:	60bb      	str	r3, [r7, #8]
 8101498:	68bb      	ldr	r3, [r7, #8]
    PC8     ------> SDMMC1_D0
    PC9     ------> SDMMC1_D1
    PC7     ------> SDMMC1_D7
    PC6     ------> SDMMC1_D6
    */
    GPIO_InitStruct.Pin = SDIO1_D2_Pin|SDIO1_D3_Pin|SDIO1_CK_Pin|SDIO1_D0_Pin
 810149a:	f44f 53fe 	mov.w	r3, #8128	; 0x1fc0
 810149e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
                          |SDIO1_D1_Pin|SDIO1_D7_Pin|SDIO1_D6_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81014a2:	2302      	movs	r3, #2
 81014a4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81014a8:	2300      	movs	r3, #0
 81014aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 81014ae:	2303      	movs	r3, #3
 81014b0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 81014b4:	230c      	movs	r3, #12
 81014b6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 81014ba:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 81014be:	4619      	mov	r1, r3
 81014c0:	481a      	ldr	r0, [pc, #104]	; (810152c <HAL_MMC_MspInit+0x160>)
 81014c2:	f001 fc77 	bl	8102db4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDIO1_D5_Pin|SDIO1_D4_Pin;
 81014c6:	f44f 7340 	mov.w	r3, #768	; 0x300
 81014ca:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81014ce:	2302      	movs	r3, #2
 81014d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81014d4:	2300      	movs	r3, #0
 81014d6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 81014da:	2303      	movs	r3, #3
 81014dc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 81014e0:	230c      	movs	r3, #12
 81014e2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 81014e6:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 81014ea:	4619      	mov	r1, r3
 81014ec:	4810      	ldr	r0, [pc, #64]	; (8101530 <HAL_MMC_MspInit+0x164>)
 81014ee:	f001 fc61 	bl	8102db4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDIO1_CMD_Pin;
 81014f2:	2304      	movs	r3, #4
 81014f4:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81014f8:	2302      	movs	r3, #2
 81014fa:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81014fe:	2300      	movs	r3, #0
 8101500:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8101504:	2303      	movs	r3, #3
 8101506:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 810150a:	230c      	movs	r3, #12
 810150c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(SDIO1_CMD_GPIO_Port, &GPIO_InitStruct);
 8101510:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8101514:	4619      	mov	r1, r3
 8101516:	4807      	ldr	r0, [pc, #28]	; (8101534 <HAL_MMC_MspInit+0x168>)
 8101518:	f001 fc4c 	bl	8102db4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }

}
 810151c:	bf00      	nop
 810151e:	37f0      	adds	r7, #240	; 0xf0
 8101520:	46bd      	mov	sp, r7
 8101522:	bd80      	pop	{r7, pc}
 8101524:	52007000 	.word	0x52007000
 8101528:	58024400 	.word	0x58024400
 810152c:	58020800 	.word	0x58020800
 8101530:	58020400 	.word	0x58020400
 8101534:	58020c00 	.word	0x58020c00

08101538 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8101538:	b580      	push	{r7, lr}
 810153a:	b0ba      	sub	sp, #232	; 0xe8
 810153c:	af00      	add	r7, sp, #0
 810153e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101540:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101544:	2200      	movs	r2, #0
 8101546:	601a      	str	r2, [r3, #0]
 8101548:	605a      	str	r2, [r3, #4]
 810154a:	609a      	str	r2, [r3, #8]
 810154c:	60da      	str	r2, [r3, #12]
 810154e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101550:	f107 0310 	add.w	r3, r7, #16
 8101554:	22c0      	movs	r2, #192	; 0xc0
 8101556:	2100      	movs	r1, #0
 8101558:	4618      	mov	r0, r3
 810155a:	f008 fa79 	bl	8109a50 <memset>
  if(huart->Instance==USART3)
 810155e:	687b      	ldr	r3, [r7, #4]
 8101560:	681b      	ldr	r3, [r3, #0]
 8101562:	4a27      	ldr	r2, [pc, #156]	; (8101600 <HAL_UART_MspInit+0xc8>)
 8101564:	4293      	cmp	r3, r2
 8101566:	d146      	bne.n	81015f6 <HAL_UART_MspInit+0xbe>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8101568:	f04f 0202 	mov.w	r2, #2
 810156c:	f04f 0300 	mov.w	r3, #0
 8101570:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8101574:	2300      	movs	r3, #0
 8101576:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 810157a:	f107 0310 	add.w	r3, r7, #16
 810157e:	4618      	mov	r0, r3
 8101580:	f003 f9aa 	bl	81048d8 <HAL_RCCEx_PeriphCLKConfig>
 8101584:	4603      	mov	r3, r0
 8101586:	2b00      	cmp	r3, #0
 8101588:	d001      	beq.n	810158e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 810158a:	f7ff fc33 	bl	8100df4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 810158e:	4b1d      	ldr	r3, [pc, #116]	; (8101604 <HAL_UART_MspInit+0xcc>)
 8101590:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 8101594:	4a1b      	ldr	r2, [pc, #108]	; (8101604 <HAL_UART_MspInit+0xcc>)
 8101596:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 810159a:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 810159e:	4b19      	ldr	r3, [pc, #100]	; (8101604 <HAL_UART_MspInit+0xcc>)
 81015a0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 81015a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 81015a8:	60fb      	str	r3, [r7, #12]
 81015aa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 81015ac:	4b15      	ldr	r3, [pc, #84]	; (8101604 <HAL_UART_MspInit+0xcc>)
 81015ae:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81015b2:	4a14      	ldr	r2, [pc, #80]	; (8101604 <HAL_UART_MspInit+0xcc>)
 81015b4:	f043 0302 	orr.w	r3, r3, #2
 81015b8:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 81015bc:	4b11      	ldr	r3, [pc, #68]	; (8101604 <HAL_UART_MspInit+0xcc>)
 81015be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 81015c2:	f003 0302 	and.w	r3, r3, #2
 81015c6:	60bb      	str	r3, [r7, #8]
 81015c8:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin|VCP_RX_Pin;
 81015ca:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 81015ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81015d2:	2302      	movs	r3, #2
 81015d4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81015d8:	2300      	movs	r3, #0
 81015da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81015de:	2300      	movs	r3, #0
 81015e0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 81015e4:	2307      	movs	r3, #7
 81015e6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 81015ea:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 81015ee:	4619      	mov	r1, r3
 81015f0:	4805      	ldr	r0, [pc, #20]	; (8101608 <HAL_UART_MspInit+0xd0>)
 81015f2:	f001 fbdf 	bl	8102db4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 81015f6:	bf00      	nop
 81015f8:	37e8      	adds	r7, #232	; 0xe8
 81015fa:	46bd      	mov	sp, r7
 81015fc:	bd80      	pop	{r7, pc}
 81015fe:	bf00      	nop
 8101600:	40004800 	.word	0x40004800
 8101604:	58024400 	.word	0x58024400
 8101608:	58020400 	.word	0x58020400

0810160c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 810160c:	b580      	push	{r7, lr}
 810160e:	b0ba      	sub	sp, #232	; 0xe8
 8101610:	af00      	add	r7, sp, #0
 8101612:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8101614:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101618:	2200      	movs	r2, #0
 810161a:	601a      	str	r2, [r3, #0]
 810161c:	605a      	str	r2, [r3, #4]
 810161e:	609a      	str	r2, [r3, #8]
 8101620:	60da      	str	r2, [r3, #12]
 8101622:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101624:	f107 0310 	add.w	r3, r7, #16
 8101628:	22c0      	movs	r2, #192	; 0xc0
 810162a:	2100      	movs	r1, #0
 810162c:	4618      	mov	r0, r3
 810162e:	f008 fa0f 	bl	8109a50 <memset>
  if(hpcd->Instance==USB_OTG_FS)
 8101632:	687b      	ldr	r3, [r7, #4]
 8101634:	681b      	ldr	r3, [r3, #0]
 8101636:	4a30      	ldr	r2, [pc, #192]	; (81016f8 <HAL_PCD_MspInit+0xec>)
 8101638:	4293      	cmp	r3, r2
 810163a:	d159      	bne.n	81016f0 <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 810163c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8101640:	f04f 0300 	mov.w	r3, #0
 8101644:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 8101648:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 810164c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101650:	f107 0310 	add.w	r3, r7, #16
 8101654:	4618      	mov	r0, r3
 8101656:	f003 f93f 	bl	81048d8 <HAL_RCCEx_PeriphCLKConfig>
 810165a:	4603      	mov	r3, r0
 810165c:	2b00      	cmp	r3, #0
 810165e:	d001      	beq.n	8101664 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 8101660:	f7ff fbc8 	bl	8100df4 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8101664:	f002 fe96 	bl	8104394 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8101668:	4b24      	ldr	r3, [pc, #144]	; (81016fc <HAL_PCD_MspInit+0xf0>)
 810166a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810166e:	4a23      	ldr	r2, [pc, #140]	; (81016fc <HAL_PCD_MspInit+0xf0>)
 8101670:	f043 0301 	orr.w	r3, r3, #1
 8101674:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8101678:	4b20      	ldr	r3, [pc, #128]	; (81016fc <HAL_PCD_MspInit+0xf0>)
 810167a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 810167e:	f003 0301 	and.w	r3, r3, #1
 8101682:	60fb      	str	r3, [r7, #12]
 8101684:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_FS GPIO Configuration
    PA9     ------> USB_OTG_FS_VBUS
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = VBUS_FS2_Pin;
 8101686:	f44f 7300 	mov.w	r3, #512	; 0x200
 810168a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 810168e:	2300      	movs	r3, #0
 8101690:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101694:	2300      	movs	r3, #0
 8101696:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    HAL_GPIO_Init(VBUS_FS2_GPIO_Port, &GPIO_InitStruct);
 810169a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 810169e:	4619      	mov	r1, r3
 81016a0:	4817      	ldr	r0, [pc, #92]	; (8101700 <HAL_PCD_MspInit+0xf4>)
 81016a2:	f001 fb87 	bl	8102db4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_OTG_FS2_P_Pin|USB_OTG_FS2_N_Pin;
 81016a6:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 81016aa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81016ae:	2302      	movs	r3, #2
 81016b0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 81016b4:	2300      	movs	r3, #0
 81016b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81016ba:	2300      	movs	r3, #0
 81016bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 81016c0:	230a      	movs	r3, #10
 81016c2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 81016c6:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 81016ca:	4619      	mov	r1, r3
 81016cc:	480c      	ldr	r0, [pc, #48]	; (8101700 <HAL_PCD_MspInit+0xf4>)
 81016ce:	f001 fb71 	bl	8102db4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 81016d2:	4b0a      	ldr	r3, [pc, #40]	; (81016fc <HAL_PCD_MspInit+0xf0>)
 81016d4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81016d8:	4a08      	ldr	r2, [pc, #32]	; (81016fc <HAL_PCD_MspInit+0xf0>)
 81016da:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 81016de:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 81016e2:	4b06      	ldr	r3, [pc, #24]	; (81016fc <HAL_PCD_MspInit+0xf0>)
 81016e4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 81016e8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81016ec:	60bb      	str	r3, [r7, #8]
 81016ee:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 81016f0:	bf00      	nop
 81016f2:	37e8      	adds	r7, #232	; 0xe8
 81016f4:	46bd      	mov	sp, r7
 81016f6:	bd80      	pop	{r7, pc}
 81016f8:	40080000 	.word	0x40080000
 81016fc:	58024400 	.word	0x58024400
 8101700:	58020000 	.word	0x58020000

08101704 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8101704:	b580      	push	{r7, lr}
 8101706:	b0b8      	sub	sp, #224	; 0xe0
 8101708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 810170a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 810170e:	2200      	movs	r2, #0
 8101710:	601a      	str	r2, [r3, #0]
 8101712:	605a      	str	r2, [r3, #4]
 8101714:	609a      	str	r2, [r3, #8]
 8101716:	60da      	str	r2, [r3, #12]
 8101718:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 810171a:	4b51      	ldr	r3, [pc, #324]	; (8101860 <HAL_FMC_MspInit+0x15c>)
 810171c:	681b      	ldr	r3, [r3, #0]
 810171e:	2b00      	cmp	r3, #0
 8101720:	f040 8099 	bne.w	8101856 <HAL_FMC_MspInit+0x152>
    return;
  }
  FMC_Initialized = 1;
 8101724:	4b4e      	ldr	r3, [pc, #312]	; (8101860 <HAL_FMC_MspInit+0x15c>)
 8101726:	2201      	movs	r2, #1
 8101728:	601a      	str	r2, [r3, #0]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 810172a:	f107 0308 	add.w	r3, r7, #8
 810172e:	22c0      	movs	r2, #192	; 0xc0
 8101730:	2100      	movs	r1, #0
 8101732:	4618      	mov	r0, r3
 8101734:	f008 f98c 	bl	8109a50 <memset>

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FMC;
 8101738:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 810173c:	f04f 0300 	mov.w	r3, #0
 8101740:	e9c7 2302 	strd	r2, r3, [r7, #8]
    PeriphClkInitStruct.FmcClockSelection = RCC_FMCCLKSOURCE_D1HCLK;
 8101744:	2300      	movs	r3, #0
 8101746:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101748:	f107 0308 	add.w	r3, r7, #8
 810174c:	4618      	mov	r0, r3
 810174e:	f003 f8c3 	bl	81048d8 <HAL_RCCEx_PeriphCLKConfig>
 8101752:	4603      	mov	r3, r0
 8101754:	2b00      	cmp	r3, #0
 8101756:	d001      	beq.n	810175c <HAL_FMC_MspInit+0x58>
    {
      Error_Handler();
 8101758:	f7ff fb4c 	bl	8100df4 <Error_Handler>
    }

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 810175c:	4b41      	ldr	r3, [pc, #260]	; (8101864 <HAL_FMC_MspInit+0x160>)
 810175e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8101762:	4a40      	ldr	r2, [pc, #256]	; (8101864 <HAL_FMC_MspInit+0x160>)
 8101764:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8101768:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
 810176c:	4b3d      	ldr	r3, [pc, #244]	; (8101864 <HAL_FMC_MspInit+0x160>)
 810176e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8101772:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8101776:	607b      	str	r3, [r7, #4]
 8101778:	687b      	ldr	r3, [r7, #4]
  PE7   ------> FMC_D4
  PE14   ------> FMC_D11
  PH7   ------> FMC_SDCKE1
  PD8   ------> FMC_D13
  */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_10|GPIO_PIN_9
 810177a:	f64f 7383 	movw	r3, #65411	; 0xff83
 810177e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_8
                          |GPIO_PIN_13|GPIO_PIN_7|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101782:	2302      	movs	r3, #2
 8101784:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101788:	2300      	movs	r3, #0
 810178a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 810178e:	2303      	movs	r3, #3
 8101790:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8101794:	230c      	movs	r3, #12
 8101796:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 810179a:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 810179e:	4619      	mov	r1, r3
 81017a0:	4831      	ldr	r0, [pc, #196]	; (8101868 <HAL_FMC_MspInit+0x164>)
 81017a2:	f001 fb07 	bl	8102db4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_5|GPIO_PIN_4
 81017a6:	f248 1333 	movw	r3, #33075	; 0x8133
 81017aa:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81017ae:	2302      	movs	r3, #2
 81017b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81017b4:	2300      	movs	r3, #0
 81017b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 81017ba:	2303      	movs	r3, #3
 81017bc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 81017c0:	230c      	movs	r3, #12
 81017c2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 81017c6:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 81017ca:	4619      	mov	r1, r3
 81017cc:	4827      	ldr	r0, [pc, #156]	; (810186c <HAL_FMC_MspInit+0x168>)
 81017ce:	f001 faf1 	bl	8102db4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_14
 81017d2:	f24c 7303 	movw	r3, #50947	; 0xc703
 81017d6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |GPIO_PIN_10|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 81017da:	2302      	movs	r3, #2
 81017dc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 81017e0:	2300      	movs	r3, #0
 81017e2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 81017e6:	2303      	movs	r3, #3
 81017e8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 81017ec:	230c      	movs	r3, #12
 81017ee:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 81017f2:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 81017f6:	4619      	mov	r1, r3
 81017f8:	481d      	ldr	r0, [pc, #116]	; (8101870 <HAL_FMC_MspInit+0x16c>)
 81017fa:	f001 fadb 	bl	8102db4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_3
 81017fe:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8101802:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
                          |GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101806:	2302      	movs	r3, #2
 8101808:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 810180c:	2300      	movs	r3, #0
 810180e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8101812:	2303      	movs	r3, #3
 8101814:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8101818:	230c      	movs	r3, #12
 810181a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 810181e:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 8101822:	4619      	mov	r1, r3
 8101824:	4813      	ldr	r0, [pc, #76]	; (8101874 <HAL_FMC_MspInit+0x170>)
 8101826:	f001 fac5 	bl	8102db4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 810182a:	23e0      	movs	r3, #224	; 0xe0
 810182c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101830:	2302      	movs	r3, #2
 8101832:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101836:	2300      	movs	r3, #0
 8101838:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 810183c:	2303      	movs	r3, #3
 810183e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8101842:	230c      	movs	r3, #12
 8101844:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8101848:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 810184c:	4619      	mov	r1, r3
 810184e:	480a      	ldr	r0, [pc, #40]	; (8101878 <HAL_FMC_MspInit+0x174>)
 8101850:	f001 fab0 	bl	8102db4 <HAL_GPIO_Init>
 8101854:	e000      	b.n	8101858 <HAL_FMC_MspInit+0x154>
    return;
 8101856:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8101858:	37e0      	adds	r7, #224	; 0xe0
 810185a:	46bd      	mov	sp, r7
 810185c:	bd80      	pop	{r7, pc}
 810185e:	bf00      	nop
 8101860:	10000ce4 	.word	0x10000ce4
 8101864:	58024400 	.word	0x58024400
 8101868:	58021000 	.word	0x58021000
 810186c:	58021800 	.word	0x58021800
 8101870:	58020c00 	.word	0x58020c00
 8101874:	58021400 	.word	0x58021400
 8101878:	58021c00 	.word	0x58021c00

0810187c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 810187c:	b580      	push	{r7, lr}
 810187e:	b082      	sub	sp, #8
 8101880:	af00      	add	r7, sp, #0
 8101882:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8101884:	f7ff ff3e 	bl	8101704 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8101888:	bf00      	nop
 810188a:	3708      	adds	r7, #8
 810188c:	46bd      	mov	sp, r7
 810188e:	bd80      	pop	{r7, pc}

08101890 <HAL_SAI_MspInit>:
}

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8101890:	b580      	push	{r7, lr}
 8101892:	b0ba      	sub	sp, #232	; 0xe8
 8101894:	af00      	add	r7, sp, #0
 8101896:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8101898:	f107 0310 	add.w	r3, r7, #16
 810189c:	22c0      	movs	r2, #192	; 0xc0
 810189e:	2100      	movs	r1, #0
 81018a0:	4618      	mov	r0, r3
 81018a2:	f008 f8d5 	bl	8109a50 <memset>
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 81018a6:	687b      	ldr	r3, [r7, #4]
 81018a8:	681b      	ldr	r3, [r3, #0]
 81018aa:	4a45      	ldr	r2, [pc, #276]	; (81019c0 <HAL_SAI_MspInit+0x130>)
 81018ac:	4293      	cmp	r3, r2
 81018ae:	d13e      	bne.n	810192e <HAL_SAI_MspInit+0x9e>
    {
    /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 81018b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 81018b4:	f04f 0300 	mov.w	r3, #0
 81018b8:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Sai23ClockSelection = RCC_SAI23CLKSOURCE_PLL;
 81018bc:	2300      	movs	r3, #0
 81018be:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 81018c0:	f107 0310 	add.w	r3, r7, #16
 81018c4:	4618      	mov	r0, r3
 81018c6:	f003 f807 	bl	81048d8 <HAL_RCCEx_PeriphCLKConfig>
 81018ca:	4603      	mov	r3, r0
 81018cc:	2b00      	cmp	r3, #0
 81018ce:	d001      	beq.n	81018d4 <HAL_SAI_MspInit+0x44>
    {
      Error_Handler();
 81018d0:	f7ff fa90 	bl	8100df4 <Error_Handler>
    }

    if (SAI2_client == 0)
 81018d4:	4b3b      	ldr	r3, [pc, #236]	; (81019c4 <HAL_SAI_MspInit+0x134>)
 81018d6:	681b      	ldr	r3, [r3, #0]
 81018d8:	2b00      	cmp	r3, #0
 81018da:	d10e      	bne.n	81018fa <HAL_SAI_MspInit+0x6a>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 81018dc:	4b3a      	ldr	r3, [pc, #232]	; (81019c8 <HAL_SAI_MspInit+0x138>)
 81018de:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81018e2:	4a39      	ldr	r2, [pc, #228]	; (81019c8 <HAL_SAI_MspInit+0x138>)
 81018e4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 81018e8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 81018ec:	4b36      	ldr	r3, [pc, #216]	; (81019c8 <HAL_SAI_MspInit+0x138>)
 81018ee:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 81018f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 81018f6:	60fb      	str	r3, [r7, #12]
 81018f8:	68fb      	ldr	r3, [r7, #12]
    }
    SAI2_client ++;
 81018fa:	4b32      	ldr	r3, [pc, #200]	; (81019c4 <HAL_SAI_MspInit+0x134>)
 81018fc:	681b      	ldr	r3, [r3, #0]
 81018fe:	3301      	adds	r3, #1
 8101900:	4a30      	ldr	r2, [pc, #192]	; (81019c4 <HAL_SAI_MspInit+0x134>)
 8101902:	6013      	str	r3, [r2, #0]
    PI6     ------> SAI2_SD_A
    PI5     ------> SAI2_SCK_A
    PI4     ------> SAI2_MCLK_A
    PI7     ------> SAI2_FS_A
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5|GPIO_PIN_4|GPIO_PIN_7;
 8101904:	23f0      	movs	r3, #240	; 0xf0
 8101906:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 810190a:	2302      	movs	r3, #2
 810190c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8101910:	2300      	movs	r3, #0
 8101912:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8101916:	2300      	movs	r3, #0
 8101918:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 810191c:	230a      	movs	r3, #10
 810191e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8101922:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8101926:	4619      	mov	r1, r3
 8101928:	4828      	ldr	r0, [pc, #160]	; (81019cc <HAL_SAI_MspInit+0x13c>)
 810192a:	f001 fa43 	bl	8102db4 <HAL_GPIO_Init>

    }
    if(hsai->Instance==SAI2_Block_B)
 810192e:	687b      	ldr	r3, [r7, #4]
 8101930:	681b      	ldr	r3, [r3, #0]
 8101932:	4a27      	ldr	r2, [pc, #156]	; (81019d0 <HAL_SAI_MspInit+0x140>)
 8101934:	4293      	cmp	r3, r2
 8101936:	d13f      	bne.n	81019b8 <HAL_SAI_MspInit+0x128>
    {
      /* Peripheral clock enable */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8101938:	f44f 7200 	mov.w	r2, #512	; 0x200
 810193c:	f04f 0300 	mov.w	r3, #0
 8101940:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.Sai23ClockSelection = RCC_SAI23CLKSOURCE_PLL;
 8101944:	2300      	movs	r3, #0
 8101946:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8101948:	f107 0310 	add.w	r3, r7, #16
 810194c:	4618      	mov	r0, r3
 810194e:	f002 ffc3 	bl	81048d8 <HAL_RCCEx_PeriphCLKConfig>
 8101952:	4603      	mov	r3, r0
 8101954:	2b00      	cmp	r3, #0
 8101956:	d001      	beq.n	810195c <HAL_SAI_MspInit+0xcc>
    {
      Error_Handler();
 8101958:	f7ff fa4c 	bl	8100df4 <Error_Handler>
    }

      if (SAI2_client == 0)
 810195c:	4b19      	ldr	r3, [pc, #100]	; (81019c4 <HAL_SAI_MspInit+0x134>)
 810195e:	681b      	ldr	r3, [r3, #0]
 8101960:	2b00      	cmp	r3, #0
 8101962:	d10e      	bne.n	8101982 <HAL_SAI_MspInit+0xf2>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8101964:	4b18      	ldr	r3, [pc, #96]	; (81019c8 <HAL_SAI_MspInit+0x138>)
 8101966:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 810196a:	4a17      	ldr	r2, [pc, #92]	; (81019c8 <HAL_SAI_MspInit+0x138>)
 810196c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8101970:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 8101974:	4b14      	ldr	r3, [pc, #80]	; (81019c8 <HAL_SAI_MspInit+0x138>)
 8101976:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 810197a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 810197e:	60bb      	str	r3, [r7, #8]
 8101980:	68bb      	ldr	r3, [r7, #8]
      }
    SAI2_client ++;
 8101982:	4b10      	ldr	r3, [pc, #64]	; (81019c4 <HAL_SAI_MspInit+0x134>)
 8101984:	681b      	ldr	r3, [r3, #0]
 8101986:	3301      	adds	r3, #1
 8101988:	4a0e      	ldr	r2, [pc, #56]	; (81019c4 <HAL_SAI_MspInit+0x134>)
 810198a:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 810198c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8101990:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8101994:	2302      	movs	r3, #2
 8101996:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 810199a:	2300      	movs	r3, #0
 810199c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 81019a0:	2300      	movs	r3, #0
 81019a2:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 81019a6:	230a      	movs	r3, #10
 81019a8:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 81019ac:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 81019b0:	4619      	mov	r1, r3
 81019b2:	4808      	ldr	r0, [pc, #32]	; (81019d4 <HAL_SAI_MspInit+0x144>)
 81019b4:	f001 f9fe 	bl	8102db4 <HAL_GPIO_Init>

    }
}
 81019b8:	bf00      	nop
 81019ba:	37e8      	adds	r7, #232	; 0xe8
 81019bc:	46bd      	mov	sp, r7
 81019be:	bd80      	pop	{r7, pc}
 81019c0:	40015c04 	.word	0x40015c04
 81019c4:	10000ce8 	.word	0x10000ce8
 81019c8:	58024400 	.word	0x58024400
 81019cc:	58022000 	.word	0x58022000
 81019d0:	40015c24 	.word	0x40015c24
 81019d4:	58021800 	.word	0x58021800

081019d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 81019d8:	b480      	push	{r7}
 81019da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 81019dc:	e7fe      	b.n	81019dc <NMI_Handler+0x4>

081019de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 81019de:	b480      	push	{r7}
 81019e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 81019e2:	e7fe      	b.n	81019e2 <HardFault_Handler+0x4>

081019e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 81019e4:	b480      	push	{r7}
 81019e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 81019e8:	e7fe      	b.n	81019e8 <MemManage_Handler+0x4>

081019ea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 81019ea:	b480      	push	{r7}
 81019ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 81019ee:	e7fe      	b.n	81019ee <BusFault_Handler+0x4>

081019f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 81019f0:	b480      	push	{r7}
 81019f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 81019f4:	e7fe      	b.n	81019f4 <UsageFault_Handler+0x4>

081019f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 81019f6:	b480      	push	{r7}
 81019f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 81019fa:	bf00      	nop
 81019fc:	46bd      	mov	sp, r7
 81019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101a02:	4770      	bx	lr

08101a04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8101a04:	b480      	push	{r7}
 8101a06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8101a08:	bf00      	nop
 8101a0a:	46bd      	mov	sp, r7
 8101a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101a10:	4770      	bx	lr

08101a12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8101a12:	b480      	push	{r7}
 8101a14:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8101a16:	bf00      	nop
 8101a18:	46bd      	mov	sp, r7
 8101a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101a1e:	4770      	bx	lr

08101a20 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8101a20:	b580      	push	{r7, lr}
 8101a22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8101a24:	f000 f8d8 	bl	8101bd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8101a28:	bf00      	nop
 8101a2a:	bd80      	pop	{r7, pc}

08101a2c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8101a2c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8101a64 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8101a30:	f000 f826 	bl	8101a80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8101a34:	480c      	ldr	r0, [pc, #48]	; (8101a68 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8101a36:	490d      	ldr	r1, [pc, #52]	; (8101a6c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8101a38:	4a0d      	ldr	r2, [pc, #52]	; (8101a70 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8101a3a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8101a3c:	e002      	b.n	8101a44 <LoopCopyDataInit>

08101a3e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8101a3e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8101a40:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8101a42:	3304      	adds	r3, #4

08101a44 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8101a44:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8101a46:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8101a48:	d3f9      	bcc.n	8101a3e <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8101a4a:	4a0a      	ldr	r2, [pc, #40]	; (8101a74 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8101a4c:	4c0a      	ldr	r4, [pc, #40]	; (8101a78 <LoopFillZerobss+0x22>)
  movs r3, #0
 8101a4e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8101a50:	e001      	b.n	8101a56 <LoopFillZerobss>

08101a52 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8101a52:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8101a54:	3204      	adds	r2, #4

08101a56 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8101a56:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8101a58:	d3fb      	bcc.n	8101a52 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8101a5a:	f007 ffc7 	bl	81099ec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8101a5e:	f7fe fdbd 	bl	81005dc <main>
  bx  lr
 8101a62:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8101a64:	10048000 	.word	0x10048000
  ldr r0, =_sdata
 8101a68:	10000000 	.word	0x10000000
  ldr r1, =_edata
 8101a6c:	10000010 	.word	0x10000010
  ldr r2, =_sidata
 8101a70:	08109b0c 	.word	0x08109b0c
  ldr r2, =_sbss
 8101a74:	100000d0 	.word	0x100000d0
  ldr r4, =_ebss
 8101a78:	10000cf0 	.word	0x10000cf0

08101a7c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8101a7c:	e7fe      	b.n	8101a7c <ADC3_IRQHandler>
	...

08101a80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8101a80:	b480      	push	{r7}
 8101a82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8101a84:	4b09      	ldr	r3, [pc, #36]	; (8101aac <SystemInit+0x2c>)
 8101a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8101a8a:	4a08      	ldr	r2, [pc, #32]	; (8101aac <SystemInit+0x2c>)
 8101a8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8101a90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8101a94:	4b05      	ldr	r3, [pc, #20]	; (8101aac <SystemInit+0x2c>)
 8101a96:	691b      	ldr	r3, [r3, #16]
 8101a98:	4a04      	ldr	r2, [pc, #16]	; (8101aac <SystemInit+0x2c>)
 8101a9a:	f043 0310 	orr.w	r3, r3, #16
 8101a9e:	6113      	str	r3, [r2, #16]
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8101aa0:	bf00      	nop
 8101aa2:	46bd      	mov	sp, r7
 8101aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101aa8:	4770      	bx	lr
 8101aaa:	bf00      	nop
 8101aac:	e000ed00 	.word	0xe000ed00

08101ab0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8101ab0:	b580      	push	{r7, lr}
 8101ab2:	b082      	sub	sp, #8
 8101ab4:	af00      	add	r7, sp, #0

uint32_t common_system_clock;

#if defined(DUAL_CORE) && defined(CORE_CM4)
   /* Configure Cortex-M4 Instruction cache through ART accelerator */
   __HAL_RCC_ART_CLK_ENABLE();                   /* Enable the Cortex-M4 ART Clock */
 8101ab6:	4b28      	ldr	r3, [pc, #160]	; (8101b58 <HAL_Init+0xa8>)
 8101ab8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101abc:	4a26      	ldr	r2, [pc, #152]	; (8101b58 <HAL_Init+0xa8>)
 8101abe:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8101ac2:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
 8101ac6:	4b24      	ldr	r3, [pc, #144]	; (8101b58 <HAL_Init+0xa8>)
 8101ac8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8101acc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8101ad0:	603b      	str	r3, [r7, #0]
 8101ad2:	683b      	ldr	r3, [r7, #0]
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
 8101ad4:	4b21      	ldr	r3, [pc, #132]	; (8101b5c <HAL_Init+0xac>)
 8101ad6:	681b      	ldr	r3, [r3, #0]
 8101ad8:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8101adc:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8101ae0:	4a1e      	ldr	r2, [pc, #120]	; (8101b5c <HAL_Init+0xac>)
 8101ae2:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8101ae6:	6013      	str	r3, [r2, #0]
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
 8101ae8:	4b1c      	ldr	r3, [pc, #112]	; (8101b5c <HAL_Init+0xac>)
 8101aea:	681b      	ldr	r3, [r3, #0]
 8101aec:	4a1b      	ldr	r2, [pc, #108]	; (8101b5c <HAL_Init+0xac>)
 8101aee:	f043 0301 	orr.w	r3, r3, #1
 8101af2:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8101af4:	2003      	movs	r0, #3
 8101af6:	f000 f985 	bl	8101e04 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8101afa:	f002 fd15 	bl	8104528 <HAL_RCC_GetSysClockFreq>
 8101afe:	4602      	mov	r2, r0
 8101b00:	4b15      	ldr	r3, [pc, #84]	; (8101b58 <HAL_Init+0xa8>)
 8101b02:	699b      	ldr	r3, [r3, #24]
 8101b04:	0a1b      	lsrs	r3, r3, #8
 8101b06:	f003 030f 	and.w	r3, r3, #15
 8101b0a:	4915      	ldr	r1, [pc, #84]	; (8101b60 <HAL_Init+0xb0>)
 8101b0c:	5ccb      	ldrb	r3, [r1, r3]
 8101b0e:	f003 031f 	and.w	r3, r3, #31
 8101b12:	fa22 f303 	lsr.w	r3, r2, r3
 8101b16:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8101b18:	4b0f      	ldr	r3, [pc, #60]	; (8101b58 <HAL_Init+0xa8>)
 8101b1a:	699b      	ldr	r3, [r3, #24]
 8101b1c:	f003 030f 	and.w	r3, r3, #15
 8101b20:	4a0f      	ldr	r2, [pc, #60]	; (8101b60 <HAL_Init+0xb0>)
 8101b22:	5cd3      	ldrb	r3, [r2, r3]
 8101b24:	f003 031f 	and.w	r3, r3, #31
 8101b28:	687a      	ldr	r2, [r7, #4]
 8101b2a:	fa22 f303 	lsr.w	r3, r2, r3
 8101b2e:	4a0d      	ldr	r2, [pc, #52]	; (8101b64 <HAL_Init+0xb4>)
 8101b30:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE)>> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 8101b32:	4b0c      	ldr	r3, [pc, #48]	; (8101b64 <HAL_Init+0xb4>)
 8101b34:	681b      	ldr	r3, [r3, #0]
 8101b36:	4a0c      	ldr	r2, [pc, #48]	; (8101b68 <HAL_Init+0xb8>)
 8101b38:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8101b3a:	2000      	movs	r0, #0
 8101b3c:	f000 f816 	bl	8101b6c <HAL_InitTick>
 8101b40:	4603      	mov	r3, r0
 8101b42:	2b00      	cmp	r3, #0
 8101b44:	d001      	beq.n	8101b4a <HAL_Init+0x9a>
  {
    return HAL_ERROR;
 8101b46:	2301      	movs	r3, #1
 8101b48:	e002      	b.n	8101b50 <HAL_Init+0xa0>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8101b4a:	f7ff f959 	bl	8100e00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8101b4e:	2300      	movs	r3, #0
}
 8101b50:	4618      	mov	r0, r3
 8101b52:	3708      	adds	r7, #8
 8101b54:	46bd      	mov	sp, r7
 8101b56:	bd80      	pop	{r7, pc}
 8101b58:	58024400 	.word	0x58024400
 8101b5c:	40024400 	.word	0x40024400
 8101b60:	08109ac4 	.word	0x08109ac4
 8101b64:	10000004 	.word	0x10000004
 8101b68:	10000000 	.word	0x10000000

08101b6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8101b6c:	b580      	push	{r7, lr}
 8101b6e:	b082      	sub	sp, #8
 8101b70:	af00      	add	r7, sp, #0
 8101b72:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8101b74:	4b15      	ldr	r3, [pc, #84]	; (8101bcc <HAL_InitTick+0x60>)
 8101b76:	781b      	ldrb	r3, [r3, #0]
 8101b78:	2b00      	cmp	r3, #0
 8101b7a:	d101      	bne.n	8101b80 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8101b7c:	2301      	movs	r3, #1
 8101b7e:	e021      	b.n	8101bc4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8101b80:	4b13      	ldr	r3, [pc, #76]	; (8101bd0 <HAL_InitTick+0x64>)
 8101b82:	681a      	ldr	r2, [r3, #0]
 8101b84:	4b11      	ldr	r3, [pc, #68]	; (8101bcc <HAL_InitTick+0x60>)
 8101b86:	781b      	ldrb	r3, [r3, #0]
 8101b88:	4619      	mov	r1, r3
 8101b8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8101b8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8101b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8101b96:	4618      	mov	r0, r3
 8101b98:	f000 f959 	bl	8101e4e <HAL_SYSTICK_Config>
 8101b9c:	4603      	mov	r3, r0
 8101b9e:	2b00      	cmp	r3, #0
 8101ba0:	d001      	beq.n	8101ba6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8101ba2:	2301      	movs	r3, #1
 8101ba4:	e00e      	b.n	8101bc4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8101ba6:	687b      	ldr	r3, [r7, #4]
 8101ba8:	2b0f      	cmp	r3, #15
 8101baa:	d80a      	bhi.n	8101bc2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8101bac:	2200      	movs	r2, #0
 8101bae:	6879      	ldr	r1, [r7, #4]
 8101bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8101bb4:	f000 f931 	bl	8101e1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8101bb8:	4a06      	ldr	r2, [pc, #24]	; (8101bd4 <HAL_InitTick+0x68>)
 8101bba:	687b      	ldr	r3, [r7, #4]
 8101bbc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8101bbe:	2300      	movs	r3, #0
 8101bc0:	e000      	b.n	8101bc4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8101bc2:	2301      	movs	r3, #1
}
 8101bc4:	4618      	mov	r0, r3
 8101bc6:	3708      	adds	r7, #8
 8101bc8:	46bd      	mov	sp, r7
 8101bca:	bd80      	pop	{r7, pc}
 8101bcc:	1000000c 	.word	0x1000000c
 8101bd0:	10000000 	.word	0x10000000
 8101bd4:	10000008 	.word	0x10000008

08101bd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8101bd8:	b480      	push	{r7}
 8101bda:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8101bdc:	4b06      	ldr	r3, [pc, #24]	; (8101bf8 <HAL_IncTick+0x20>)
 8101bde:	781b      	ldrb	r3, [r3, #0]
 8101be0:	461a      	mov	r2, r3
 8101be2:	4b06      	ldr	r3, [pc, #24]	; (8101bfc <HAL_IncTick+0x24>)
 8101be4:	681b      	ldr	r3, [r3, #0]
 8101be6:	4413      	add	r3, r2
 8101be8:	4a04      	ldr	r2, [pc, #16]	; (8101bfc <HAL_IncTick+0x24>)
 8101bea:	6013      	str	r3, [r2, #0]
}
 8101bec:	bf00      	nop
 8101bee:	46bd      	mov	sp, r7
 8101bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101bf4:	4770      	bx	lr
 8101bf6:	bf00      	nop
 8101bf8:	1000000c 	.word	0x1000000c
 8101bfc:	10000cec 	.word	0x10000cec

08101c00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8101c00:	b480      	push	{r7}
 8101c02:	af00      	add	r7, sp, #0
  return uwTick;
 8101c04:	4b03      	ldr	r3, [pc, #12]	; (8101c14 <HAL_GetTick+0x14>)
 8101c06:	681b      	ldr	r3, [r3, #0]
}
 8101c08:	4618      	mov	r0, r3
 8101c0a:	46bd      	mov	sp, r7
 8101c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101c10:	4770      	bx	lr
 8101c12:	bf00      	nop
 8101c14:	10000cec 	.word	0x10000cec

08101c18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8101c18:	b580      	push	{r7, lr}
 8101c1a:	b084      	sub	sp, #16
 8101c1c:	af00      	add	r7, sp, #0
 8101c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8101c20:	f7ff ffee 	bl	8101c00 <HAL_GetTick>
 8101c24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8101c26:	687b      	ldr	r3, [r7, #4]
 8101c28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8101c2a:	68fb      	ldr	r3, [r7, #12]
 8101c2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8101c30:	d005      	beq.n	8101c3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8101c32:	4b0a      	ldr	r3, [pc, #40]	; (8101c5c <HAL_Delay+0x44>)
 8101c34:	781b      	ldrb	r3, [r3, #0]
 8101c36:	461a      	mov	r2, r3
 8101c38:	68fb      	ldr	r3, [r7, #12]
 8101c3a:	4413      	add	r3, r2
 8101c3c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8101c3e:	bf00      	nop
 8101c40:	f7ff ffde 	bl	8101c00 <HAL_GetTick>
 8101c44:	4602      	mov	r2, r0
 8101c46:	68bb      	ldr	r3, [r7, #8]
 8101c48:	1ad3      	subs	r3, r2, r3
 8101c4a:	68fa      	ldr	r2, [r7, #12]
 8101c4c:	429a      	cmp	r2, r3
 8101c4e:	d8f7      	bhi.n	8101c40 <HAL_Delay+0x28>
  {
  }
}
 8101c50:	bf00      	nop
 8101c52:	bf00      	nop
 8101c54:	3710      	adds	r7, #16
 8101c56:	46bd      	mov	sp, r7
 8101c58:	bd80      	pop	{r7, pc}
 8101c5a:	bf00      	nop
 8101c5c:	1000000c 	.word	0x1000000c

08101c60 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8101c60:	b480      	push	{r7}
 8101c62:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8101c64:	4b03      	ldr	r3, [pc, #12]	; (8101c74 <HAL_GetREVID+0x14>)
 8101c66:	681b      	ldr	r3, [r3, #0]
 8101c68:	0c1b      	lsrs	r3, r3, #16
}
 8101c6a:	4618      	mov	r0, r3
 8101c6c:	46bd      	mov	sp, r7
 8101c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101c72:	4770      	bx	lr
 8101c74:	5c001000 	.word	0x5c001000

08101c78 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8101c78:	b480      	push	{r7}
 8101c7a:	b083      	sub	sp, #12
 8101c7c:	af00      	add	r7, sp, #0
 8101c7e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8101c80:	4b06      	ldr	r3, [pc, #24]	; (8101c9c <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8101c82:	685b      	ldr	r3, [r3, #4]
 8101c84:	f423 0260 	bic.w	r2, r3, #14680064	; 0xe00000
 8101c88:	4904      	ldr	r1, [pc, #16]	; (8101c9c <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8101c8a:	687b      	ldr	r3, [r7, #4]
 8101c8c:	4313      	orrs	r3, r2
 8101c8e:	604b      	str	r3, [r1, #4]
}
 8101c90:	bf00      	nop
 8101c92:	370c      	adds	r7, #12
 8101c94:	46bd      	mov	sp, r7
 8101c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101c9a:	4770      	bx	lr
 8101c9c:	58000400 	.word	0x58000400

08101ca0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101ca0:	b480      	push	{r7}
 8101ca2:	b085      	sub	sp, #20
 8101ca4:	af00      	add	r7, sp, #0
 8101ca6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8101ca8:	687b      	ldr	r3, [r7, #4]
 8101caa:	f003 0307 	and.w	r3, r3, #7
 8101cae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8101cb0:	4b0c      	ldr	r3, [pc, #48]	; (8101ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8101cb2:	68db      	ldr	r3, [r3, #12]
 8101cb4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8101cb6:	68ba      	ldr	r2, [r7, #8]
 8101cb8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8101cbc:	4013      	ands	r3, r2
 8101cbe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8101cc0:	68fb      	ldr	r3, [r7, #12]
 8101cc2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8101cc4:	68bb      	ldr	r3, [r7, #8]
 8101cc6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8101cc8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8101ccc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8101cd0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8101cd2:	4a04      	ldr	r2, [pc, #16]	; (8101ce4 <__NVIC_SetPriorityGrouping+0x44>)
 8101cd4:	68bb      	ldr	r3, [r7, #8]
 8101cd6:	60d3      	str	r3, [r2, #12]
}
 8101cd8:	bf00      	nop
 8101cda:	3714      	adds	r7, #20
 8101cdc:	46bd      	mov	sp, r7
 8101cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101ce2:	4770      	bx	lr
 8101ce4:	e000ed00 	.word	0xe000ed00

08101ce8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8101ce8:	b480      	push	{r7}
 8101cea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8101cec:	4b04      	ldr	r3, [pc, #16]	; (8101d00 <__NVIC_GetPriorityGrouping+0x18>)
 8101cee:	68db      	ldr	r3, [r3, #12]
 8101cf0:	0a1b      	lsrs	r3, r3, #8
 8101cf2:	f003 0307 	and.w	r3, r3, #7
}
 8101cf6:	4618      	mov	r0, r3
 8101cf8:	46bd      	mov	sp, r7
 8101cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101cfe:	4770      	bx	lr
 8101d00:	e000ed00 	.word	0xe000ed00

08101d04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8101d04:	b480      	push	{r7}
 8101d06:	b083      	sub	sp, #12
 8101d08:	af00      	add	r7, sp, #0
 8101d0a:	4603      	mov	r3, r0
 8101d0c:	6039      	str	r1, [r7, #0]
 8101d0e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8101d10:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101d14:	2b00      	cmp	r3, #0
 8101d16:	db0a      	blt.n	8101d2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101d18:	683b      	ldr	r3, [r7, #0]
 8101d1a:	b2da      	uxtb	r2, r3
 8101d1c:	490c      	ldr	r1, [pc, #48]	; (8101d50 <__NVIC_SetPriority+0x4c>)
 8101d1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8101d22:	0112      	lsls	r2, r2, #4
 8101d24:	b2d2      	uxtb	r2, r2
 8101d26:	440b      	add	r3, r1
 8101d28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8101d2c:	e00a      	b.n	8101d44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8101d2e:	683b      	ldr	r3, [r7, #0]
 8101d30:	b2da      	uxtb	r2, r3
 8101d32:	4908      	ldr	r1, [pc, #32]	; (8101d54 <__NVIC_SetPriority+0x50>)
 8101d34:	88fb      	ldrh	r3, [r7, #6]
 8101d36:	f003 030f 	and.w	r3, r3, #15
 8101d3a:	3b04      	subs	r3, #4
 8101d3c:	0112      	lsls	r2, r2, #4
 8101d3e:	b2d2      	uxtb	r2, r2
 8101d40:	440b      	add	r3, r1
 8101d42:	761a      	strb	r2, [r3, #24]
}
 8101d44:	bf00      	nop
 8101d46:	370c      	adds	r7, #12
 8101d48:	46bd      	mov	sp, r7
 8101d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101d4e:	4770      	bx	lr
 8101d50:	e000e100 	.word	0xe000e100
 8101d54:	e000ed00 	.word	0xe000ed00

08101d58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101d58:	b480      	push	{r7}
 8101d5a:	b089      	sub	sp, #36	; 0x24
 8101d5c:	af00      	add	r7, sp, #0
 8101d5e:	60f8      	str	r0, [r7, #12]
 8101d60:	60b9      	str	r1, [r7, #8]
 8101d62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8101d64:	68fb      	ldr	r3, [r7, #12]
 8101d66:	f003 0307 	and.w	r3, r3, #7
 8101d6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8101d6c:	69fb      	ldr	r3, [r7, #28]
 8101d6e:	f1c3 0307 	rsb	r3, r3, #7
 8101d72:	2b04      	cmp	r3, #4
 8101d74:	bf28      	it	cs
 8101d76:	2304      	movcs	r3, #4
 8101d78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8101d7a:	69fb      	ldr	r3, [r7, #28]
 8101d7c:	3304      	adds	r3, #4
 8101d7e:	2b06      	cmp	r3, #6
 8101d80:	d902      	bls.n	8101d88 <NVIC_EncodePriority+0x30>
 8101d82:	69fb      	ldr	r3, [r7, #28]
 8101d84:	3b03      	subs	r3, #3
 8101d86:	e000      	b.n	8101d8a <NVIC_EncodePriority+0x32>
 8101d88:	2300      	movs	r3, #0
 8101d8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8101d90:	69bb      	ldr	r3, [r7, #24]
 8101d92:	fa02 f303 	lsl.w	r3, r2, r3
 8101d96:	43da      	mvns	r2, r3
 8101d98:	68bb      	ldr	r3, [r7, #8]
 8101d9a:	401a      	ands	r2, r3
 8101d9c:	697b      	ldr	r3, [r7, #20]
 8101d9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8101da0:	f04f 31ff 	mov.w	r1, #4294967295
 8101da4:	697b      	ldr	r3, [r7, #20]
 8101da6:	fa01 f303 	lsl.w	r3, r1, r3
 8101daa:	43d9      	mvns	r1, r3
 8101dac:	687b      	ldr	r3, [r7, #4]
 8101dae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8101db0:	4313      	orrs	r3, r2
         );
}
 8101db2:	4618      	mov	r0, r3
 8101db4:	3724      	adds	r7, #36	; 0x24
 8101db6:	46bd      	mov	sp, r7
 8101db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101dbc:	4770      	bx	lr
	...

08101dc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8101dc0:	b580      	push	{r7, lr}
 8101dc2:	b082      	sub	sp, #8
 8101dc4:	af00      	add	r7, sp, #0
 8101dc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8101dc8:	687b      	ldr	r3, [r7, #4]
 8101dca:	3b01      	subs	r3, #1
 8101dcc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8101dd0:	d301      	bcc.n	8101dd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8101dd2:	2301      	movs	r3, #1
 8101dd4:	e00f      	b.n	8101df6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8101dd6:	4a0a      	ldr	r2, [pc, #40]	; (8101e00 <SysTick_Config+0x40>)
 8101dd8:	687b      	ldr	r3, [r7, #4]
 8101dda:	3b01      	subs	r3, #1
 8101ddc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8101dde:	210f      	movs	r1, #15
 8101de0:	f04f 30ff 	mov.w	r0, #4294967295
 8101de4:	f7ff ff8e 	bl	8101d04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8101de8:	4b05      	ldr	r3, [pc, #20]	; (8101e00 <SysTick_Config+0x40>)
 8101dea:	2200      	movs	r2, #0
 8101dec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8101dee:	4b04      	ldr	r3, [pc, #16]	; (8101e00 <SysTick_Config+0x40>)
 8101df0:	2207      	movs	r2, #7
 8101df2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8101df4:	2300      	movs	r3, #0
}
 8101df6:	4618      	mov	r0, r3
 8101df8:	3708      	adds	r7, #8
 8101dfa:	46bd      	mov	sp, r7
 8101dfc:	bd80      	pop	{r7, pc}
 8101dfe:	bf00      	nop
 8101e00:	e000e010 	.word	0xe000e010

08101e04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8101e04:	b580      	push	{r7, lr}
 8101e06:	b082      	sub	sp, #8
 8101e08:	af00      	add	r7, sp, #0
 8101e0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8101e0c:	6878      	ldr	r0, [r7, #4]
 8101e0e:	f7ff ff47 	bl	8101ca0 <__NVIC_SetPriorityGrouping>
}
 8101e12:	bf00      	nop
 8101e14:	3708      	adds	r7, #8
 8101e16:	46bd      	mov	sp, r7
 8101e18:	bd80      	pop	{r7, pc}

08101e1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8101e1a:	b580      	push	{r7, lr}
 8101e1c:	b086      	sub	sp, #24
 8101e1e:	af00      	add	r7, sp, #0
 8101e20:	4603      	mov	r3, r0
 8101e22:	60b9      	str	r1, [r7, #8]
 8101e24:	607a      	str	r2, [r7, #4]
 8101e26:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8101e28:	f7ff ff5e 	bl	8101ce8 <__NVIC_GetPriorityGrouping>
 8101e2c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8101e2e:	687a      	ldr	r2, [r7, #4]
 8101e30:	68b9      	ldr	r1, [r7, #8]
 8101e32:	6978      	ldr	r0, [r7, #20]
 8101e34:	f7ff ff90 	bl	8101d58 <NVIC_EncodePriority>
 8101e38:	4602      	mov	r2, r0
 8101e3a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8101e3e:	4611      	mov	r1, r2
 8101e40:	4618      	mov	r0, r3
 8101e42:	f7ff ff5f 	bl	8101d04 <__NVIC_SetPriority>
}
 8101e46:	bf00      	nop
 8101e48:	3718      	adds	r7, #24
 8101e4a:	46bd      	mov	sp, r7
 8101e4c:	bd80      	pop	{r7, pc}

08101e4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8101e4e:	b580      	push	{r7, lr}
 8101e50:	b082      	sub	sp, #8
 8101e52:	af00      	add	r7, sp, #0
 8101e54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8101e56:	6878      	ldr	r0, [r7, #4]
 8101e58:	f7ff ffb2 	bl	8101dc0 <SysTick_Config>
 8101e5c:	4603      	mov	r3, r0
}
 8101e5e:	4618      	mov	r0, r3
 8101e60:	3708      	adds	r7, #8
 8101e62:	46bd      	mov	sp, r7
 8101e64:	bd80      	pop	{r7, pc}
	...

08101e68 <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 8101e68:	b480      	push	{r7}
 8101e6a:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8101e6c:	4b07      	ldr	r3, [pc, #28]	; (8101e8c <HAL_GetCurrentCPUID+0x24>)
 8101e6e:	681b      	ldr	r3, [r3, #0]
 8101e70:	091b      	lsrs	r3, r3, #4
 8101e72:	f003 030f 	and.w	r3, r3, #15
 8101e76:	2b07      	cmp	r3, #7
 8101e78:	d101      	bne.n	8101e7e <HAL_GetCurrentCPUID+0x16>
  {
    return  CM7_CPUID;
 8101e7a:	2303      	movs	r3, #3
 8101e7c:	e000      	b.n	8101e80 <HAL_GetCurrentCPUID+0x18>
  }
  else
  {
    return CM4_CPUID;
 8101e7e:	2301      	movs	r3, #1
  }
}
 8101e80:	4618      	mov	r0, r3
 8101e82:	46bd      	mov	sp, r7
 8101e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8101e88:	4770      	bx	lr
 8101e8a:	bf00      	nop
 8101e8c:	e000ed00 	.word	0xe000ed00

08101e90 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8101e90:	b580      	push	{r7, lr}
 8101e92:	b084      	sub	sp, #16
 8101e94:	af00      	add	r7, sp, #0
 8101e96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8101e98:	687b      	ldr	r3, [r7, #4]
 8101e9a:	2b00      	cmp	r3, #0
 8101e9c:	d101      	bne.n	8101ea2 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8101e9e:	2301      	movs	r3, #1
 8101ea0:	e0d1      	b.n	8102046 <HAL_ETH_Init+0x1b6>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8101ea2:	687b      	ldr	r3, [r7, #4]
 8101ea4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8101ea8:	2b00      	cmp	r3, #0
 8101eaa:	d106      	bne.n	8101eba <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8101eac:	687b      	ldr	r3, [r7, #4]
 8101eae:	2223      	movs	r2, #35	; 0x23
 8101eb0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8101eb4:	6878      	ldr	r0, [r7, #4]
 8101eb6:	f7fe ffbd 	bl	8100e34 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8101eba:	4b65      	ldr	r3, [pc, #404]	; (8102050 <HAL_ETH_Init+0x1c0>)
 8101ebc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101ec0:	4a63      	ldr	r2, [pc, #396]	; (8102050 <HAL_ETH_Init+0x1c0>)
 8101ec2:	f043 0302 	orr.w	r3, r3, #2
 8101ec6:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8101eca:	4b61      	ldr	r3, [pc, #388]	; (8102050 <HAL_ETH_Init+0x1c0>)
 8101ecc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8101ed0:	f003 0302 	and.w	r3, r3, #2
 8101ed4:	60bb      	str	r3, [r7, #8]
 8101ed6:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 8101ed8:	687b      	ldr	r3, [r7, #4]
 8101eda:	7a1b      	ldrb	r3, [r3, #8]
 8101edc:	2b00      	cmp	r3, #0
 8101ede:	d103      	bne.n	8101ee8 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8101ee0:	2000      	movs	r0, #0
 8101ee2:	f7ff fec9 	bl	8101c78 <HAL_SYSCFG_ETHInterfaceSelect>
 8101ee6:	e003      	b.n	8101ef0 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 8101ee8:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 8101eec:	f7ff fec4 	bl	8101c78 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8101ef0:	4b58      	ldr	r3, [pc, #352]	; (8102054 <HAL_ETH_Init+0x1c4>)
 8101ef2:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8101ef4:	687b      	ldr	r3, [r7, #4]
 8101ef6:	681b      	ldr	r3, [r3, #0]
 8101ef8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8101efc:	681b      	ldr	r3, [r3, #0]
 8101efe:	687a      	ldr	r2, [r7, #4]
 8101f00:	6812      	ldr	r2, [r2, #0]
 8101f02:	f043 0301 	orr.w	r3, r3, #1
 8101f06:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8101f0a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8101f0c:	f7ff fe78 	bl	8101c00 <HAL_GetTick>
 8101f10:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8101f12:	e011      	b.n	8101f38 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8101f14:	f7ff fe74 	bl	8101c00 <HAL_GetTick>
 8101f18:	4602      	mov	r2, r0
 8101f1a:	68fb      	ldr	r3, [r7, #12]
 8101f1c:	1ad3      	subs	r3, r2, r3
 8101f1e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8101f22:	d909      	bls.n	8101f38 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8101f24:	687b      	ldr	r3, [r7, #4]
 8101f26:	2204      	movs	r2, #4
 8101f28:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8101f2c:	687b      	ldr	r3, [r7, #4]
 8101f2e:	22e0      	movs	r2, #224	; 0xe0
 8101f30:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8101f34:	2301      	movs	r3, #1
 8101f36:	e086      	b.n	8102046 <HAL_ETH_Init+0x1b6>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8101f38:	687b      	ldr	r3, [r7, #4]
 8101f3a:	681b      	ldr	r3, [r3, #0]
 8101f3c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8101f40:	681b      	ldr	r3, [r3, #0]
 8101f42:	f003 0301 	and.w	r3, r3, #1
 8101f46:	2b00      	cmp	r3, #0
 8101f48:	d1e4      	bne.n	8101f14 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8101f4a:	6878      	ldr	r0, [r7, #4]
 8101f4c:	f000 f886 	bl	810205c <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8101f50:	f002 fc64 	bl	810481c <HAL_RCC_GetHCLKFreq>
 8101f54:	4603      	mov	r3, r0
 8101f56:	4a40      	ldr	r2, [pc, #256]	; (8102058 <HAL_ETH_Init+0x1c8>)
 8101f58:	fba2 2303 	umull	r2, r3, r2, r3
 8101f5c:	0c9a      	lsrs	r2, r3, #18
 8101f5e:	687b      	ldr	r3, [r7, #4]
 8101f60:	681b      	ldr	r3, [r3, #0]
 8101f62:	3a01      	subs	r2, #1
 8101f64:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8101f68:	6878      	ldr	r0, [r7, #4]
 8101f6a:	f000 fa71 	bl	8102450 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8101f6e:	687b      	ldr	r3, [r7, #4]
 8101f70:	681b      	ldr	r3, [r3, #0]
 8101f72:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8101f76:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8101f7a:	f423 13e0 	bic.w	r3, r3, #1835008	; 0x1c0000
 8101f7e:	687a      	ldr	r2, [r7, #4]
 8101f80:	6812      	ldr	r2, [r2, #0]
 8101f82:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8101f86:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8101f8a:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8101f8e:	687b      	ldr	r3, [r7, #4]
 8101f90:	695b      	ldr	r3, [r3, #20]
 8101f92:	f003 0303 	and.w	r3, r3, #3
 8101f96:	2b00      	cmp	r3, #0
 8101f98:	d009      	beq.n	8101fae <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8101f9a:	687b      	ldr	r3, [r7, #4]
 8101f9c:	2201      	movs	r2, #1
 8101f9e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8101fa2:	687b      	ldr	r3, [r7, #4]
 8101fa4:	22e0      	movs	r2, #224	; 0xe0
 8101fa6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    /* Return Error */
    return HAL_ERROR;
 8101faa:	2301      	movs	r3, #1
 8101fac:	e04b      	b.n	8102046 <HAL_ETH_Init+0x1b6>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8101fae:	687b      	ldr	r3, [r7, #4]
 8101fb0:	681b      	ldr	r3, [r3, #0]
 8101fb2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8101fb6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8101fba:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8101fbe:	f023 037e 	bic.w	r3, r3, #126	; 0x7e
 8101fc2:	687a      	ldr	r2, [r7, #4]
 8101fc4:	6952      	ldr	r2, [r2, #20]
 8101fc6:	0051      	lsls	r1, r2, #1
 8101fc8:	687a      	ldr	r2, [r7, #4]
 8101fca:	6812      	ldr	r2, [r2, #0]
 8101fcc:	430b      	orrs	r3, r1
 8101fce:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8101fd2:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8101fd6:	6878      	ldr	r0, [r7, #4]
 8101fd8:	f000 fad7 	bl	810258a <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8101fdc:	6878      	ldr	r0, [r7, #4]
 8101fde:	f000 fb1d 	bl	810261c <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8101fe2:	687b      	ldr	r3, [r7, #4]
 8101fe4:	685b      	ldr	r3, [r3, #4]
 8101fe6:	3305      	adds	r3, #5
 8101fe8:	781b      	ldrb	r3, [r3, #0]
 8101fea:	021a      	lsls	r2, r3, #8
 8101fec:	687b      	ldr	r3, [r7, #4]
 8101fee:	685b      	ldr	r3, [r3, #4]
 8101ff0:	3304      	adds	r3, #4
 8101ff2:	781b      	ldrb	r3, [r3, #0]
 8101ff4:	4619      	mov	r1, r3
 8101ff6:	687b      	ldr	r3, [r7, #4]
 8101ff8:	681b      	ldr	r3, [r3, #0]
 8101ffa:	430a      	orrs	r2, r1
 8101ffc:	f8c3 2300 	str.w	r2, [r3, #768]	; 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8102000:	687b      	ldr	r3, [r7, #4]
 8102002:	685b      	ldr	r3, [r3, #4]
 8102004:	3303      	adds	r3, #3
 8102006:	781b      	ldrb	r3, [r3, #0]
 8102008:	061a      	lsls	r2, r3, #24
 810200a:	687b      	ldr	r3, [r7, #4]
 810200c:	685b      	ldr	r3, [r3, #4]
 810200e:	3302      	adds	r3, #2
 8102010:	781b      	ldrb	r3, [r3, #0]
 8102012:	041b      	lsls	r3, r3, #16
 8102014:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8102016:	687b      	ldr	r3, [r7, #4]
 8102018:	685b      	ldr	r3, [r3, #4]
 810201a:	3301      	adds	r3, #1
 810201c:	781b      	ldrb	r3, [r3, #0]
 810201e:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8102020:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8102022:	687b      	ldr	r3, [r7, #4]
 8102024:	685b      	ldr	r3, [r3, #4]
 8102026:	781b      	ldrb	r3, [r3, #0]
 8102028:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 810202a:	687b      	ldr	r3, [r7, #4]
 810202c:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 810202e:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8102030:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8102034:	687b      	ldr	r3, [r7, #4]
 8102036:	2200      	movs	r2, #0
 8102038:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 810203c:	687b      	ldr	r3, [r7, #4]
 810203e:	2210      	movs	r2, #16
 8102040:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8102044:	2300      	movs	r3, #0
}
 8102046:	4618      	mov	r0, r3
 8102048:	3710      	adds	r7, #16
 810204a:	46bd      	mov	sp, r7
 810204c:	bd80      	pop	{r7, pc}
 810204e:	bf00      	nop
 8102050:	58024400 	.word	0x58024400
 8102054:	58000400 	.word	0x58000400
 8102058:	431bde83 	.word	0x431bde83

0810205c <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 810205c:	b580      	push	{r7, lr}
 810205e:	b084      	sub	sp, #16
 8102060:	af00      	add	r7, sp, #0
 8102062:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8102064:	687b      	ldr	r3, [r7, #4]
 8102066:	681b      	ldr	r3, [r3, #0]
 8102068:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 810206c:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 810206e:	68fb      	ldr	r3, [r7, #12]
 8102070:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8102074:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8102076:	f002 fbd1 	bl	810481c <HAL_RCC_GetHCLKFreq>
 810207a:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 810207c:	68bb      	ldr	r3, [r7, #8]
 810207e:	4a1e      	ldr	r2, [pc, #120]	; (81020f8 <HAL_ETH_SetMDIOClockRange+0x9c>)
 8102080:	4293      	cmp	r3, r2
 8102082:	d908      	bls.n	8102096 <HAL_ETH_SetMDIOClockRange+0x3a>
 8102084:	68bb      	ldr	r3, [r7, #8]
 8102086:	4a1d      	ldr	r2, [pc, #116]	; (81020fc <HAL_ETH_SetMDIOClockRange+0xa0>)
 8102088:	4293      	cmp	r3, r2
 810208a:	d804      	bhi.n	8102096 <HAL_ETH_SetMDIOClockRange+0x3a>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 810208c:	68fb      	ldr	r3, [r7, #12]
 810208e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8102092:	60fb      	str	r3, [r7, #12]
 8102094:	e027      	b.n	81020e6 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 8102096:	68bb      	ldr	r3, [r7, #8]
 8102098:	4a18      	ldr	r2, [pc, #96]	; (81020fc <HAL_ETH_SetMDIOClockRange+0xa0>)
 810209a:	4293      	cmp	r3, r2
 810209c:	d908      	bls.n	81020b0 <HAL_ETH_SetMDIOClockRange+0x54>
 810209e:	68bb      	ldr	r3, [r7, #8]
 81020a0:	4a17      	ldr	r2, [pc, #92]	; (8102100 <HAL_ETH_SetMDIOClockRange+0xa4>)
 81020a2:	4293      	cmp	r3, r2
 81020a4:	d204      	bcs.n	81020b0 <HAL_ETH_SetMDIOClockRange+0x54>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 81020a6:	68fb      	ldr	r3, [r7, #12]
 81020a8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 81020ac:	60fb      	str	r3, [r7, #12]
 81020ae:	e01a      	b.n	81020e6 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 81020b0:	68bb      	ldr	r3, [r7, #8]
 81020b2:	4a13      	ldr	r2, [pc, #76]	; (8102100 <HAL_ETH_SetMDIOClockRange+0xa4>)
 81020b4:	4293      	cmp	r3, r2
 81020b6:	d303      	bcc.n	81020c0 <HAL_ETH_SetMDIOClockRange+0x64>
 81020b8:	68bb      	ldr	r3, [r7, #8]
 81020ba:	4a12      	ldr	r2, [pc, #72]	; (8102104 <HAL_ETH_SetMDIOClockRange+0xa8>)
 81020bc:	4293      	cmp	r3, r2
 81020be:	d911      	bls.n	81020e4 <HAL_ETH_SetMDIOClockRange+0x88>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if ((hclk >= 100000000U) && (hclk < 150000000U))
 81020c0:	68bb      	ldr	r3, [r7, #8]
 81020c2:	4a10      	ldr	r2, [pc, #64]	; (8102104 <HAL_ETH_SetMDIOClockRange+0xa8>)
 81020c4:	4293      	cmp	r3, r2
 81020c6:	d908      	bls.n	81020da <HAL_ETH_SetMDIOClockRange+0x7e>
 81020c8:	68bb      	ldr	r3, [r7, #8]
 81020ca:	4a0f      	ldr	r2, [pc, #60]	; (8102108 <HAL_ETH_SetMDIOClockRange+0xac>)
 81020cc:	4293      	cmp	r3, r2
 81020ce:	d804      	bhi.n	81020da <HAL_ETH_SetMDIOClockRange+0x7e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 81020d0:	68fb      	ldr	r3, [r7, #12]
 81020d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81020d6:	60fb      	str	r3, [r7, #12]
 81020d8:	e005      	b.n	81020e6 <HAL_ETH_SetMDIOClockRange+0x8a>
  }
  else /* (hclk >= 150000000)&&(hclk <= 200000000) */
  {
    /* CSR Clock Range between 150-200 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 81020da:	68fb      	ldr	r3, [r7, #12]
 81020dc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 81020e0:	60fb      	str	r3, [r7, #12]
 81020e2:	e000      	b.n	81020e6 <HAL_ETH_SetMDIOClockRange+0x8a>
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
 81020e4:	bf00      	nop
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 81020e6:	687b      	ldr	r3, [r7, #4]
 81020e8:	681b      	ldr	r3, [r3, #0]
 81020ea:	68fa      	ldr	r2, [r7, #12]
 81020ec:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
}
 81020f0:	bf00      	nop
 81020f2:	3710      	adds	r7, #16
 81020f4:	46bd      	mov	sp, r7
 81020f6:	bd80      	pop	{r7, pc}
 81020f8:	01312cff 	.word	0x01312cff
 81020fc:	02160ebf 	.word	0x02160ebf
 8102100:	03938700 	.word	0x03938700
 8102104:	05f5e0ff 	.word	0x05f5e0ff
 8102108:	08f0d17f 	.word	0x08f0d17f

0810210c <ETH_SetMACConfig>:
  * @{
  */


static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 810210c:	b480      	push	{r7}
 810210e:	b085      	sub	sp, #20
 8102110:	af00      	add	r7, sp, #0
 8102112:	6078      	str	r0, [r7, #4]
 8102114:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8102116:	683b      	ldr	r3, [r7, #0]
 8102118:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 810211a:	683b      	ldr	r3, [r7, #0]
 810211c:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 810211e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8102120:	683b      	ldr	r3, [r7, #0]
 8102122:	791b      	ldrb	r3, [r3, #4]
 8102124:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8102126:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8102128:	683b      	ldr	r3, [r7, #0]
 810212a:	7b1b      	ldrb	r3, [r3, #12]
 810212c:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 810212e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8102130:	683b      	ldr	r3, [r7, #0]
 8102132:	7b5b      	ldrb	r3, [r3, #13]
 8102134:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8102136:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8102138:	683b      	ldr	r3, [r7, #0]
 810213a:	7b9b      	ldrb	r3, [r3, #14]
 810213c:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 810213e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8102140:	683b      	ldr	r3, [r7, #0]
 8102142:	7bdb      	ldrb	r3, [r3, #15]
 8102144:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8102146:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8102148:	683a      	ldr	r2, [r7, #0]
 810214a:	7c12      	ldrb	r2, [r2, #16]
 810214c:	2a00      	cmp	r2, #0
 810214e:	d102      	bne.n	8102156 <ETH_SetMACConfig+0x4a>
 8102150:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8102154:	e000      	b.n	8102158 <ETH_SetMACConfig+0x4c>
 8102156:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8102158:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 810215a:	683a      	ldr	r2, [r7, #0]
 810215c:	7c52      	ldrb	r2, [r2, #17]
 810215e:	2a00      	cmp	r2, #0
 8102160:	d102      	bne.n	8102168 <ETH_SetMACConfig+0x5c>
 8102162:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8102166:	e000      	b.n	810216a <ETH_SetMACConfig+0x5e>
 8102168:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 810216a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 810216c:	683b      	ldr	r3, [r7, #0]
 810216e:	7c9b      	ldrb	r3, [r3, #18]
 8102170:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8102172:	431a      	orrs	r2, r3
               macconf->Speed |
 8102174:	683b      	ldr	r3, [r7, #0]
 8102176:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8102178:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 810217a:	683b      	ldr	r3, [r7, #0]
 810217c:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 810217e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8102180:	683b      	ldr	r3, [r7, #0]
 8102182:	7f1b      	ldrb	r3, [r3, #28]
 8102184:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8102186:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8102188:	683b      	ldr	r3, [r7, #0]
 810218a:	7f5b      	ldrb	r3, [r3, #29]
 810218c:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 810218e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8102190:	683a      	ldr	r2, [r7, #0]
 8102192:	7f92      	ldrb	r2, [r2, #30]
 8102194:	2a00      	cmp	r2, #0
 8102196:	d102      	bne.n	810219e <ETH_SetMACConfig+0x92>
 8102198:	f44f 6280 	mov.w	r2, #1024	; 0x400
 810219c:	e000      	b.n	81021a0 <ETH_SetMACConfig+0x94>
 810219e:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 81021a0:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 81021a2:	683b      	ldr	r3, [r7, #0]
 81021a4:	7fdb      	ldrb	r3, [r3, #31]
 81021a6:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 81021a8:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 81021aa:	683a      	ldr	r2, [r7, #0]
 81021ac:	f892 2020 	ldrb.w	r2, [r2, #32]
 81021b0:	2a00      	cmp	r2, #0
 81021b2:	d102      	bne.n	81021ba <ETH_SetMACConfig+0xae>
 81021b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 81021b8:	e000      	b.n	81021bc <ETH_SetMACConfig+0xb0>
 81021ba:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 81021bc:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 81021be:	683b      	ldr	r3, [r7, #0]
 81021c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 81021c2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 81021c4:	683b      	ldr	r3, [r7, #0]
 81021c6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 81021ca:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 81021cc:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 81021ce:	683b      	ldr	r3, [r7, #0]
 81021d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  macregval = (macconf->InterPacketGapVal |
 81021d2:	4313      	orrs	r3, r2
 81021d4:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 81021d6:	687b      	ldr	r3, [r7, #4]
 81021d8:	681b      	ldr	r3, [r3, #0]
 81021da:	681a      	ldr	r2, [r3, #0]
 81021dc:	4b57      	ldr	r3, [pc, #348]	; (810233c <ETH_SetMACConfig+0x230>)
 81021de:	4013      	ands	r3, r2
 81021e0:	687a      	ldr	r2, [r7, #4]
 81021e2:	6812      	ldr	r2, [r2, #0]
 81021e4:	68f9      	ldr	r1, [r7, #12]
 81021e6:	430b      	orrs	r3, r1
 81021e8:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 81021ea:	683b      	ldr	r3, [r7, #0]
 81021ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81021ee:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 81021f0:	683b      	ldr	r3, [r7, #0]
 81021f2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 81021f6:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 81021f8:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 81021fa:	683b      	ldr	r3, [r7, #0]
 81021fc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8102200:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8102202:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8102204:	683b      	ldr	r3, [r7, #0]
 8102206:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 810220a:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 810220c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 810220e:	683a      	ldr	r2, [r7, #0]
 8102210:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
 8102214:	2a00      	cmp	r2, #0
 8102216:	d102      	bne.n	810221e <ETH_SetMACConfig+0x112>
 8102218:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 810221c:	e000      	b.n	8102220 <ETH_SetMACConfig+0x114>
 810221e:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8102220:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8102222:	683b      	ldr	r3, [r7, #0]
 8102224:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8102226:	4313      	orrs	r3, r2
 8102228:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 810222a:	687b      	ldr	r3, [r7, #4]
 810222c:	681b      	ldr	r3, [r3, #0]
 810222e:	685a      	ldr	r2, [r3, #4]
 8102230:	4b43      	ldr	r3, [pc, #268]	; (8102340 <ETH_SetMACConfig+0x234>)
 8102232:	4013      	ands	r3, r2
 8102234:	687a      	ldr	r2, [r7, #4]
 8102236:	6812      	ldr	r2, [r2, #0]
 8102238:	68f9      	ldr	r1, [r7, #12]
 810223a:	430b      	orrs	r3, r1
 810223c:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 810223e:	683b      	ldr	r3, [r7, #0]
 8102240:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8102244:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8102246:	683b      	ldr	r3, [r7, #0]
 8102248:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 810224a:	4313      	orrs	r3, r2
 810224c:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 810224e:	687b      	ldr	r3, [r7, #4]
 8102250:	681b      	ldr	r3, [r3, #0]
 8102252:	68db      	ldr	r3, [r3, #12]
 8102254:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 8102258:	f023 0301 	bic.w	r3, r3, #1
 810225c:	687a      	ldr	r2, [r7, #4]
 810225e:	6812      	ldr	r2, [r2, #0]
 8102260:	68f9      	ldr	r1, [r7, #12]
 8102262:	430b      	orrs	r3, r1
 8102264:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8102266:	683b      	ldr	r3, [r7, #0]
 8102268:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 810226c:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 810226e:	683b      	ldr	r3, [r7, #0]
 8102270:	6d1b      	ldr	r3, [r3, #80]	; 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8102272:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8102274:	683a      	ldr	r2, [r7, #0]
 8102276:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 810227a:	2a00      	cmp	r2, #0
 810227c:	d101      	bne.n	8102282 <ETH_SetMACConfig+0x176>
 810227e:	2280      	movs	r2, #128	; 0x80
 8102280:	e000      	b.n	8102284 <ETH_SetMACConfig+0x178>
 8102282:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8102284:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8102286:	683b      	ldr	r3, [r7, #0]
 8102288:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810228a:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 810228c:	4313      	orrs	r3, r2
 810228e:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8102290:	687b      	ldr	r3, [r7, #4]
 8102292:	681b      	ldr	r3, [r3, #0]
 8102294:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8102296:	f64f 730d 	movw	r3, #65293	; 0xff0d
 810229a:	4013      	ands	r3, r2
 810229c:	687a      	ldr	r2, [r7, #4]
 810229e:	6812      	ldr	r2, [r2, #0]
 81022a0:	68f9      	ldr	r1, [r7, #12]
 81022a2:	430b      	orrs	r3, r1
 81022a4:	6713      	str	r3, [r2, #112]	; 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 81022a6:	683b      	ldr	r3, [r7, #0]
 81022a8:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 81022ac:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 81022ae:	683b      	ldr	r3, [r7, #0]
 81022b0:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 81022b4:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 81022b6:	4313      	orrs	r3, r2
 81022b8:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 81022ba:	687b      	ldr	r3, [r7, #4]
 81022bc:	681b      	ldr	r3, [r3, #0]
 81022be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81022c2:	f023 0103 	bic.w	r1, r3, #3
 81022c6:	687b      	ldr	r3, [r7, #4]
 81022c8:	681b      	ldr	r3, [r3, #0]
 81022ca:	68fa      	ldr	r2, [r7, #12]
 81022cc:	430a      	orrs	r2, r1
 81022ce:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 81022d2:	687b      	ldr	r3, [r7, #4]
 81022d4:	681b      	ldr	r3, [r3, #0]
 81022d6:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	; 0xd00
 81022da:	f023 0172 	bic.w	r1, r3, #114	; 0x72
 81022de:	683b      	ldr	r3, [r7, #0]
 81022e0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 81022e2:	687b      	ldr	r3, [r7, #4]
 81022e4:	681b      	ldr	r3, [r3, #0]
 81022e6:	430a      	orrs	r2, r1
 81022e8:	f8c3 2d00 	str.w	r2, [r3, #3328]	; 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 81022ec:	683b      	ldr	r3, [r7, #0]
 81022ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 81022f0:	683a      	ldr	r2, [r7, #0]
 81022f2:	f892 2060 	ldrb.w	r2, [r2, #96]	; 0x60
 81022f6:	2a00      	cmp	r2, #0
 81022f8:	d101      	bne.n	81022fe <ETH_SetMACConfig+0x1f2>
 81022fa:	2240      	movs	r2, #64	; 0x40
 81022fc:	e000      	b.n	8102300 <ETH_SetMACConfig+0x1f4>
 81022fe:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8102300:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8102302:	683b      	ldr	r3, [r7, #0]
 8102304:	f893 3061 	ldrb.w	r3, [r3, #97]	; 0x61
 8102308:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 810230a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 810230c:	683b      	ldr	r3, [r7, #0]
 810230e:	f893 3062 	ldrb.w	r3, [r3, #98]	; 0x62
 8102312:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8102314:	4313      	orrs	r3, r2
 8102316:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 8102318:	687b      	ldr	r3, [r7, #4]
 810231a:	681b      	ldr	r3, [r3, #0]
 810231c:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	; 0xd30
 8102320:	f023 017b 	bic.w	r1, r3, #123	; 0x7b
 8102324:	687b      	ldr	r3, [r7, #4]
 8102326:	681b      	ldr	r3, [r3, #0]
 8102328:	68fa      	ldr	r2, [r7, #12]
 810232a:	430a      	orrs	r2, r1
 810232c:	f8c3 2d30 	str.w	r2, [r3, #3376]	; 0xd30
}
 8102330:	bf00      	nop
 8102332:	3714      	adds	r7, #20
 8102334:	46bd      	mov	sp, r7
 8102336:	f85d 7b04 	ldr.w	r7, [sp], #4
 810233a:	4770      	bx	lr
 810233c:	00048083 	.word	0x00048083
 8102340:	c0f88000 	.word	0xc0f88000

08102344 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8102344:	b480      	push	{r7}
 8102346:	b085      	sub	sp, #20
 8102348:	af00      	add	r7, sp, #0
 810234a:	6078      	str	r0, [r7, #4]
 810234c:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 810234e:	687b      	ldr	r3, [r7, #4]
 8102350:	681b      	ldr	r3, [r3, #0]
 8102352:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8102356:	681b      	ldr	r3, [r3, #0]
 8102358:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
 810235c:	f023 0302 	bic.w	r3, r3, #2
 8102360:	683a      	ldr	r2, [r7, #0]
 8102362:	6811      	ldr	r1, [r2, #0]
 8102364:	687a      	ldr	r2, [r7, #4]
 8102366:	6812      	ldr	r2, [r2, #0]
 8102368:	430b      	orrs	r3, r1
 810236a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 810236e:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8102370:	683b      	ldr	r3, [r7, #0]
 8102372:	791b      	ldrb	r3, [r3, #4]
 8102374:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8102376:	683b      	ldr	r3, [r7, #0]
 8102378:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 810237a:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 810237c:	683b      	ldr	r3, [r7, #0]
 810237e:	7b1b      	ldrb	r3, [r3, #12]
 8102380:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8102382:	4313      	orrs	r3, r2
 8102384:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8102386:	687b      	ldr	r3, [r7, #4]
 8102388:	681b      	ldr	r3, [r3, #0]
 810238a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 810238e:	685b      	ldr	r3, [r3, #4]
 8102390:	f423 4350 	bic.w	r3, r3, #53248	; 0xd000
 8102394:	f023 0301 	bic.w	r3, r3, #1
 8102398:	687a      	ldr	r2, [r7, #4]
 810239a:	6812      	ldr	r2, [r2, #0]
 810239c:	68f9      	ldr	r1, [r7, #12]
 810239e:	430b      	orrs	r3, r1
 81023a0:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 81023a4:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 81023a6:	683b      	ldr	r3, [r7, #0]
 81023a8:	7b5b      	ldrb	r3, [r3, #13]
 81023aa:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 81023ac:	683b      	ldr	r3, [r7, #0]
 81023ae:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 81023b0:	4313      	orrs	r3, r2
 81023b2:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 81023b4:	687b      	ldr	r3, [r7, #4]
 81023b6:	681b      	ldr	r3, [r3, #0]
 81023b8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 81023bc:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 81023c0:	4b21      	ldr	r3, [pc, #132]	; (8102448 <ETH_SetDMAConfig+0x104>)
 81023c2:	4013      	ands	r3, r2
 81023c4:	687a      	ldr	r2, [r7, #4]
 81023c6:	6812      	ldr	r2, [r2, #0]
 81023c8:	68f9      	ldr	r1, [r7, #12]
 81023ca:	430b      	orrs	r3, r1
 81023cc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 81023d0:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 81023d4:	683b      	ldr	r3, [r7, #0]
 81023d6:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 81023d8:	683b      	ldr	r3, [r7, #0]
 81023da:	7d1b      	ldrb	r3, [r3, #20]
 81023dc:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 81023de:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 81023e0:	683b      	ldr	r3, [r7, #0]
 81023e2:	7f5b      	ldrb	r3, [r3, #29]
 81023e4:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 81023e6:	4313      	orrs	r3, r2
 81023e8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 81023ea:	687b      	ldr	r3, [r7, #4]
 81023ec:	681b      	ldr	r3, [r3, #0]
 81023ee:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 81023f2:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 81023f6:	4b15      	ldr	r3, [pc, #84]	; (810244c <ETH_SetDMAConfig+0x108>)
 81023f8:	4013      	ands	r3, r2
 81023fa:	687a      	ldr	r2, [r7, #4]
 81023fc:	6812      	ldr	r2, [r2, #0]
 81023fe:	68f9      	ldr	r1, [r7, #12]
 8102400:	430b      	orrs	r3, r1
 8102402:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8102406:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 810240a:	683b      	ldr	r3, [r7, #0]
 810240c:	7f1b      	ldrb	r3, [r3, #28]
 810240e:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8102410:	683b      	ldr	r3, [r7, #0]
 8102412:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8102414:	4313      	orrs	r3, r2
 8102416:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8102418:	687b      	ldr	r3, [r7, #4]
 810241a:	681b      	ldr	r3, [r3, #0]
 810241c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8102420:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8102424:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8102428:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 810242c:	687a      	ldr	r2, [r7, #4]
 810242e:	6812      	ldr	r2, [r2, #0]
 8102430:	68f9      	ldr	r1, [r7, #12]
 8102432:	430b      	orrs	r3, r1
 8102434:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8102438:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
}
 810243c:	bf00      	nop
 810243e:	3714      	adds	r7, #20
 8102440:	46bd      	mov	sp, r7
 8102442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102446:	4770      	bx	lr
 8102448:	fffec000 	.word	0xfffec000
 810244c:	ffc0efef 	.word	0xffc0efef

08102450 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8102450:	b580      	push	{r7, lr}
 8102452:	b0a4      	sub	sp, #144	; 0x90
 8102454:	af00      	add	r7, sp, #0
 8102456:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8102458:	2301      	movs	r3, #1
 810245a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 810245e:	2300      	movs	r3, #0
 8102460:	653b      	str	r3, [r7, #80]	; 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8102462:	2300      	movs	r3, #0
 8102464:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8102468:	2300      	movs	r3, #0
 810246a:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 810246e:	2301      	movs	r3, #1
 8102470:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8102474:	2301      	movs	r3, #1
 8102476:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 810247a:	2301      	movs	r3, #1
 810247c:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8102480:	2300      	movs	r3, #0
 8102482:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 8102486:	2301      	movs	r3, #1
 8102488:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 810248c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8102490:	647b      	str	r3, [r7, #68]	; 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8102492:	2300      	movs	r3, #0
 8102494:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0;
 8102498:	2300      	movs	r3, #0
 810249a:	66bb      	str	r3, [r7, #104]	; 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 810249c:	2300      	movs	r3, #0
 810249e:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 81024a2:	2300      	movs	r3, #0
 81024a4:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618;
 81024a8:	f44f 63c3 	mov.w	r3, #1560	; 0x618
 81024ac:	663b      	str	r3, [r7, #96]	; 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 81024ae:	2300      	movs	r3, #0
 81024b0:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 81024b4:	2300      	movs	r3, #0
 81024b6:	637b      	str	r3, [r7, #52]	; 0x34
  macDefaultConf.Jabber = ENABLE;
 81024b8:	2301      	movs	r3, #1
 81024ba:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 81024be:	2300      	movs	r3, #0
 81024c0:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 81024c4:	2300      	movs	r3, #0
 81024c6:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 81024ca:	2300      	movs	r3, #0
 81024cc:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.PauseTime = 0x0;
 81024ce:	2300      	movs	r3, #0
 81024d0:	677b      	str	r3, [r7, #116]	; 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 81024d2:	2300      	movs	r3, #0
 81024d4:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 81024d6:	2300      	movs	r3, #0
 81024d8:	f887 306c 	strb.w	r3, [r7, #108]	; 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 81024dc:	2300      	movs	r3, #0
 81024de:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 81024e2:	2301      	movs	r3, #1
 81024e4:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 81024e8:	2320      	movs	r3, #32
 81024ea:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 81024ee:	2301      	movs	r3, #1
 81024f0:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 81024f4:	2300      	movs	r3, #0
 81024f6:	f887 305d 	strb.w	r3, [r7, #93]	; 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 81024fa:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 81024fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8102500:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8102504:	643b      	str	r3, [r7, #64]	; 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 8102506:	2300      	movs	r3, #0
 8102508:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 810250c:	2302      	movs	r3, #2
 810250e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 8102512:	2300      	movs	r3, #0
 8102514:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8102518:	2300      	movs	r3, #0
 810251a:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 810251e:	2300      	movs	r3, #0
 8102520:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.Watchdog = ENABLE;
 8102524:	2301      	movs	r3, #1
 8102526:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 810252a:	2300      	movs	r3, #0
 810252c:	673b      	str	r3, [r7, #112]	; 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 810252e:	2301      	movs	r3, #1
 8102530:	f887 3078 	strb.w	r3, [r7, #120]	; 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 8102534:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8102538:	4619      	mov	r1, r3
 810253a:	6878      	ldr	r0, [r7, #4]
 810253c:	f7ff fde6 	bl	810210c <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8102540:	2301      	movs	r3, #1
 8102542:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8102544:	2301      	movs	r3, #1
 8102546:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8102548:	2300      	movs	r3, #0
 810254a:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 810254c:	2300      	movs	r3, #0
 810254e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8102552:	2300      	movs	r3, #0
 8102554:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 8102556:	2300      	movs	r3, #0
 8102558:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 810255a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 810255e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8102560:	2300      	movs	r3, #0
 8102562:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8102564:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8102568:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 810256a:	2300      	movs	r3, #0
 810256c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8102570:	f44f 7306 	mov.w	r3, #536	; 0x218
 8102574:	62bb      	str	r3, [r7, #40]	; 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8102576:	f107 0308 	add.w	r3, r7, #8
 810257a:	4619      	mov	r1, r3
 810257c:	6878      	ldr	r0, [r7, #4]
 810257e:	f7ff fee1 	bl	8102344 <ETH_SetDMAConfig>
}
 8102582:	bf00      	nop
 8102584:	3790      	adds	r7, #144	; 0x90
 8102586:	46bd      	mov	sp, r7
 8102588:	bd80      	pop	{r7, pc}

0810258a <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 810258a:	b480      	push	{r7}
 810258c:	b085      	sub	sp, #20
 810258e:	af00      	add	r7, sp, #0
 8102590:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8102592:	2300      	movs	r3, #0
 8102594:	60fb      	str	r3, [r7, #12]
 8102596:	e01d      	b.n	81025d4 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 8102598:	687b      	ldr	r3, [r7, #4]
 810259a:	68d9      	ldr	r1, [r3, #12]
 810259c:	68fa      	ldr	r2, [r7, #12]
 810259e:	4613      	mov	r3, r2
 81025a0:	005b      	lsls	r3, r3, #1
 81025a2:	4413      	add	r3, r2
 81025a4:	00db      	lsls	r3, r3, #3
 81025a6:	440b      	add	r3, r1
 81025a8:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 81025aa:	68bb      	ldr	r3, [r7, #8]
 81025ac:	2200      	movs	r2, #0
 81025ae:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 81025b0:	68bb      	ldr	r3, [r7, #8]
 81025b2:	2200      	movs	r2, #0
 81025b4:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 81025b6:	68bb      	ldr	r3, [r7, #8]
 81025b8:	2200      	movs	r2, #0
 81025ba:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 81025bc:	68bb      	ldr	r3, [r7, #8]
 81025be:	2200      	movs	r2, #0
 81025c0:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 81025c2:	68b9      	ldr	r1, [r7, #8]
 81025c4:	687b      	ldr	r3, [r7, #4]
 81025c6:	68fa      	ldr	r2, [r7, #12]
 81025c8:	3206      	adds	r2, #6
 81025ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 81025ce:	68fb      	ldr	r3, [r7, #12]
 81025d0:	3301      	adds	r3, #1
 81025d2:	60fb      	str	r3, [r7, #12]
 81025d4:	68fb      	ldr	r3, [r7, #12]
 81025d6:	2b03      	cmp	r3, #3
 81025d8:	d9de      	bls.n	8102598 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 81025da:	687b      	ldr	r3, [r7, #4]
 81025dc:	2200      	movs	r2, #0
 81025de:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 81025e0:	687b      	ldr	r3, [r7, #4]
 81025e2:	681b      	ldr	r3, [r3, #0]
 81025e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 81025e8:	461a      	mov	r2, r3
 81025ea:	2303      	movs	r3, #3
 81025ec:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 81025f0:	687b      	ldr	r3, [r7, #4]
 81025f2:	68da      	ldr	r2, [r3, #12]
 81025f4:	687b      	ldr	r3, [r7, #4]
 81025f6:	681b      	ldr	r3, [r3, #0]
 81025f8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 81025fc:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8102600:	687b      	ldr	r3, [r7, #4]
 8102602:	68da      	ldr	r2, [r3, #12]
 8102604:	687b      	ldr	r3, [r7, #4]
 8102606:	681b      	ldr	r3, [r3, #0]
 8102608:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 810260c:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
}
 8102610:	bf00      	nop
 8102612:	3714      	adds	r7, #20
 8102614:	46bd      	mov	sp, r7
 8102616:	f85d 7b04 	ldr.w	r7, [sp], #4
 810261a:	4770      	bx	lr

0810261c <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 810261c:	b480      	push	{r7}
 810261e:	b085      	sub	sp, #20
 8102620:	af00      	add	r7, sp, #0
 8102622:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8102624:	2300      	movs	r3, #0
 8102626:	60fb      	str	r3, [r7, #12]
 8102628:	e023      	b.n	8102672 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 810262a:	687b      	ldr	r3, [r7, #4]
 810262c:	6919      	ldr	r1, [r3, #16]
 810262e:	68fa      	ldr	r2, [r7, #12]
 8102630:	4613      	mov	r3, r2
 8102632:	005b      	lsls	r3, r3, #1
 8102634:	4413      	add	r3, r2
 8102636:	00db      	lsls	r3, r3, #3
 8102638:	440b      	add	r3, r1
 810263a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 810263c:	68bb      	ldr	r3, [r7, #8]
 810263e:	2200      	movs	r2, #0
 8102640:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8102642:	68bb      	ldr	r3, [r7, #8]
 8102644:	2200      	movs	r2, #0
 8102646:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8102648:	68bb      	ldr	r3, [r7, #8]
 810264a:	2200      	movs	r2, #0
 810264c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 810264e:	68bb      	ldr	r3, [r7, #8]
 8102650:	2200      	movs	r2, #0
 8102652:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8102654:	68bb      	ldr	r3, [r7, #8]
 8102656:	2200      	movs	r2, #0
 8102658:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 810265a:	68bb      	ldr	r3, [r7, #8]
 810265c:	2200      	movs	r2, #0
 810265e:	615a      	str	r2, [r3, #20]


    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8102660:	68b9      	ldr	r1, [r7, #8]
 8102662:	687b      	ldr	r3, [r7, #4]
 8102664:	68fa      	ldr	r2, [r7, #12]
 8102666:	3212      	adds	r2, #18
 8102668:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 810266c:	68fb      	ldr	r3, [r7, #12]
 810266e:	3301      	adds	r3, #1
 8102670:	60fb      	str	r3, [r7, #12]
 8102672:	68fb      	ldr	r3, [r7, #12]
 8102674:	2b03      	cmp	r3, #3
 8102676:	d9d8      	bls.n	810262a <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8102678:	687b      	ldr	r3, [r7, #4]
 810267a:	2200      	movs	r2, #0
 810267c:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 810267e:	687b      	ldr	r3, [r7, #4]
 8102680:	2200      	movs	r2, #0
 8102682:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8102684:	687b      	ldr	r3, [r7, #4]
 8102686:	2200      	movs	r2, #0
 8102688:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 810268a:	687b      	ldr	r3, [r7, #4]
 810268c:	2200      	movs	r2, #0
 810268e:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8102690:	687b      	ldr	r3, [r7, #4]
 8102692:	2200      	movs	r2, #0
 8102694:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 8102696:	687b      	ldr	r3, [r7, #4]
 8102698:	681b      	ldr	r3, [r3, #0]
 810269a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 810269e:	461a      	mov	r2, r3
 81026a0:	2303      	movs	r3, #3
 81026a2:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 81026a6:	687b      	ldr	r3, [r7, #4]
 81026a8:	691a      	ldr	r2, [r3, #16]
 81026aa:	687b      	ldr	r3, [r7, #4]
 81026ac:	681b      	ldr	r3, [r3, #0]
 81026ae:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 81026b2:	f8c3 211c 	str.w	r2, [r3, #284]	; 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 81026b6:	687b      	ldr	r3, [r7, #4]
 81026b8:	691b      	ldr	r3, [r3, #16]
 81026ba:	f103 0248 	add.w	r2, r3, #72	; 0x48
 81026be:	687b      	ldr	r3, [r7, #4]
 81026c0:	681b      	ldr	r3, [r3, #0]
 81026c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 81026c6:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
}
 81026ca:	bf00      	nop
 81026cc:	3714      	adds	r7, #20
 81026ce:	46bd      	mov	sp, r7
 81026d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81026d4:	4770      	bx	lr
	...

081026d8 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 81026d8:	b580      	push	{r7, lr}
 81026da:	b098      	sub	sp, #96	; 0x60
 81026dc:	af00      	add	r7, sp, #0
 81026de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 81026e0:	4a84      	ldr	r2, [pc, #528]	; (81028f4 <HAL_FDCAN_Init+0x21c>)
 81026e2:	f107 030c 	add.w	r3, r7, #12
 81026e6:	4611      	mov	r1, r2
 81026e8:	224c      	movs	r2, #76	; 0x4c
 81026ea:	4618      	mov	r0, r3
 81026ec:	f007 f9a2 	bl	8109a34 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 81026f0:	687b      	ldr	r3, [r7, #4]
 81026f2:	2b00      	cmp	r3, #0
 81026f4:	d101      	bne.n	81026fa <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 81026f6:	2301      	movs	r3, #1
 81026f8:	e1c6      	b.n	8102a88 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 81026fa:	687b      	ldr	r3, [r7, #4]
 81026fc:	681b      	ldr	r3, [r3, #0]
 81026fe:	4a7e      	ldr	r2, [pc, #504]	; (81028f8 <HAL_FDCAN_Init+0x220>)
 8102700:	4293      	cmp	r3, r2
 8102702:	d106      	bne.n	8102712 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8102704:	687b      	ldr	r3, [r7, #4]
 8102706:	681b      	ldr	r3, [r3, #0]
 8102708:	f503 7380 	add.w	r3, r3, #256	; 0x100
 810270c:	461a      	mov	r2, r3
 810270e:	687b      	ldr	r3, [r7, #4]
 8102710:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8102712:	687b      	ldr	r3, [r7, #4]
 8102714:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8102718:	b2db      	uxtb	r3, r3
 810271a:	2b00      	cmp	r3, #0
 810271c:	d106      	bne.n	810272c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 810271e:	687b      	ldr	r3, [r7, #4]
 8102720:	2200      	movs	r2, #0
 8102722:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8102726:	6878      	ldr	r0, [r7, #4]
 8102728:	f7fe fcb4 	bl	8101094 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 810272c:	687b      	ldr	r3, [r7, #4]
 810272e:	681b      	ldr	r3, [r3, #0]
 8102730:	699a      	ldr	r2, [r3, #24]
 8102732:	687b      	ldr	r3, [r7, #4]
 8102734:	681b      	ldr	r3, [r3, #0]
 8102736:	f022 0210 	bic.w	r2, r2, #16
 810273a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 810273c:	f7ff fa60 	bl	8101c00 <HAL_GetTick>
 8102740:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8102742:	e014      	b.n	810276e <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8102744:	f7ff fa5c 	bl	8101c00 <HAL_GetTick>
 8102748:	4602      	mov	r2, r0
 810274a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 810274c:	1ad3      	subs	r3, r2, r3
 810274e:	2b0a      	cmp	r3, #10
 8102750:	d90d      	bls.n	810276e <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8102752:	687b      	ldr	r3, [r7, #4]
 8102754:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8102758:	f043 0201 	orr.w	r2, r3, #1
 810275c:	687b      	ldr	r3, [r7, #4]
 810275e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8102762:	687b      	ldr	r3, [r7, #4]
 8102764:	2203      	movs	r2, #3
 8102766:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 810276a:	2301      	movs	r3, #1
 810276c:	e18c      	b.n	8102a88 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 810276e:	687b      	ldr	r3, [r7, #4]
 8102770:	681b      	ldr	r3, [r3, #0]
 8102772:	699b      	ldr	r3, [r3, #24]
 8102774:	f003 0308 	and.w	r3, r3, #8
 8102778:	2b08      	cmp	r3, #8
 810277a:	d0e3      	beq.n	8102744 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 810277c:	687b      	ldr	r3, [r7, #4]
 810277e:	681b      	ldr	r3, [r3, #0]
 8102780:	699a      	ldr	r2, [r3, #24]
 8102782:	687b      	ldr	r3, [r7, #4]
 8102784:	681b      	ldr	r3, [r3, #0]
 8102786:	f042 0201 	orr.w	r2, r2, #1
 810278a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 810278c:	f7ff fa38 	bl	8101c00 <HAL_GetTick>
 8102790:	65f8      	str	r0, [r7, #92]	; 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8102792:	e014      	b.n	81027be <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8102794:	f7ff fa34 	bl	8101c00 <HAL_GetTick>
 8102798:	4602      	mov	r2, r0
 810279a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 810279c:	1ad3      	subs	r3, r2, r3
 810279e:	2b0a      	cmp	r3, #10
 81027a0:	d90d      	bls.n	81027be <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 81027a2:	687b      	ldr	r3, [r7, #4]
 81027a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 81027a8:	f043 0201 	orr.w	r2, r3, #1
 81027ac:	687b      	ldr	r3, [r7, #4]
 81027ae:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 81027b2:	687b      	ldr	r3, [r7, #4]
 81027b4:	2203      	movs	r2, #3
 81027b6:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

      return HAL_ERROR;
 81027ba:	2301      	movs	r3, #1
 81027bc:	e164      	b.n	8102a88 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 81027be:	687b      	ldr	r3, [r7, #4]
 81027c0:	681b      	ldr	r3, [r3, #0]
 81027c2:	699b      	ldr	r3, [r3, #24]
 81027c4:	f003 0301 	and.w	r3, r3, #1
 81027c8:	2b00      	cmp	r3, #0
 81027ca:	d0e3      	beq.n	8102794 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 81027cc:	687b      	ldr	r3, [r7, #4]
 81027ce:	681b      	ldr	r3, [r3, #0]
 81027d0:	699a      	ldr	r2, [r3, #24]
 81027d2:	687b      	ldr	r3, [r7, #4]
 81027d4:	681b      	ldr	r3, [r3, #0]
 81027d6:	f042 0202 	orr.w	r2, r2, #2
 81027da:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 81027dc:	687b      	ldr	r3, [r7, #4]
 81027de:	7c1b      	ldrb	r3, [r3, #16]
 81027e0:	2b01      	cmp	r3, #1
 81027e2:	d108      	bne.n	81027f6 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 81027e4:	687b      	ldr	r3, [r7, #4]
 81027e6:	681b      	ldr	r3, [r3, #0]
 81027e8:	699a      	ldr	r2, [r3, #24]
 81027ea:	687b      	ldr	r3, [r7, #4]
 81027ec:	681b      	ldr	r3, [r3, #0]
 81027ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 81027f2:	619a      	str	r2, [r3, #24]
 81027f4:	e007      	b.n	8102806 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 81027f6:	687b      	ldr	r3, [r7, #4]
 81027f8:	681b      	ldr	r3, [r3, #0]
 81027fa:	699a      	ldr	r2, [r3, #24]
 81027fc:	687b      	ldr	r3, [r7, #4]
 81027fe:	681b      	ldr	r3, [r3, #0]
 8102800:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8102804:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8102806:	687b      	ldr	r3, [r7, #4]
 8102808:	7c5b      	ldrb	r3, [r3, #17]
 810280a:	2b01      	cmp	r3, #1
 810280c:	d108      	bne.n	8102820 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 810280e:	687b      	ldr	r3, [r7, #4]
 8102810:	681b      	ldr	r3, [r3, #0]
 8102812:	699a      	ldr	r2, [r3, #24]
 8102814:	687b      	ldr	r3, [r7, #4]
 8102816:	681b      	ldr	r3, [r3, #0]
 8102818:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 810281c:	619a      	str	r2, [r3, #24]
 810281e:	e007      	b.n	8102830 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8102820:	687b      	ldr	r3, [r7, #4]
 8102822:	681b      	ldr	r3, [r3, #0]
 8102824:	699a      	ldr	r2, [r3, #24]
 8102826:	687b      	ldr	r3, [r7, #4]
 8102828:	681b      	ldr	r3, [r3, #0]
 810282a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 810282e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8102830:	687b      	ldr	r3, [r7, #4]
 8102832:	7c9b      	ldrb	r3, [r3, #18]
 8102834:	2b01      	cmp	r3, #1
 8102836:	d108      	bne.n	810284a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8102838:	687b      	ldr	r3, [r7, #4]
 810283a:	681b      	ldr	r3, [r3, #0]
 810283c:	699a      	ldr	r2, [r3, #24]
 810283e:	687b      	ldr	r3, [r7, #4]
 8102840:	681b      	ldr	r3, [r3, #0]
 8102842:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8102846:	619a      	str	r2, [r3, #24]
 8102848:	e007      	b.n	810285a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 810284a:	687b      	ldr	r3, [r7, #4]
 810284c:	681b      	ldr	r3, [r3, #0]
 810284e:	699a      	ldr	r2, [r3, #24]
 8102850:	687b      	ldr	r3, [r7, #4]
 8102852:	681b      	ldr	r3, [r3, #0]
 8102854:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8102858:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 810285a:	687b      	ldr	r3, [r7, #4]
 810285c:	681b      	ldr	r3, [r3, #0]
 810285e:	699b      	ldr	r3, [r3, #24]
 8102860:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8102864:	687b      	ldr	r3, [r7, #4]
 8102866:	689a      	ldr	r2, [r3, #8]
 8102868:	687b      	ldr	r3, [r7, #4]
 810286a:	681b      	ldr	r3, [r3, #0]
 810286c:	430a      	orrs	r2, r1
 810286e:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8102870:	687b      	ldr	r3, [r7, #4]
 8102872:	681b      	ldr	r3, [r3, #0]
 8102874:	699a      	ldr	r2, [r3, #24]
 8102876:	687b      	ldr	r3, [r7, #4]
 8102878:	681b      	ldr	r3, [r3, #0]
 810287a:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 810287e:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8102880:	687b      	ldr	r3, [r7, #4]
 8102882:	681b      	ldr	r3, [r3, #0]
 8102884:	691a      	ldr	r2, [r3, #16]
 8102886:	687b      	ldr	r3, [r7, #4]
 8102888:	681b      	ldr	r3, [r3, #0]
 810288a:	f022 0210 	bic.w	r2, r2, #16
 810288e:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8102890:	687b      	ldr	r3, [r7, #4]
 8102892:	68db      	ldr	r3, [r3, #12]
 8102894:	2b01      	cmp	r3, #1
 8102896:	d108      	bne.n	81028aa <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8102898:	687b      	ldr	r3, [r7, #4]
 810289a:	681b      	ldr	r3, [r3, #0]
 810289c:	699a      	ldr	r2, [r3, #24]
 810289e:	687b      	ldr	r3, [r7, #4]
 81028a0:	681b      	ldr	r3, [r3, #0]
 81028a2:	f042 0204 	orr.w	r2, r2, #4
 81028a6:	619a      	str	r2, [r3, #24]
 81028a8:	e030      	b.n	810290c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 81028aa:	687b      	ldr	r3, [r7, #4]
 81028ac:	68db      	ldr	r3, [r3, #12]
 81028ae:	2b00      	cmp	r3, #0
 81028b0:	d02c      	beq.n	810290c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 81028b2:	687b      	ldr	r3, [r7, #4]
 81028b4:	68db      	ldr	r3, [r3, #12]
 81028b6:	2b02      	cmp	r3, #2
 81028b8:	d020      	beq.n	81028fc <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 81028ba:	687b      	ldr	r3, [r7, #4]
 81028bc:	681b      	ldr	r3, [r3, #0]
 81028be:	699a      	ldr	r2, [r3, #24]
 81028c0:	687b      	ldr	r3, [r7, #4]
 81028c2:	681b      	ldr	r3, [r3, #0]
 81028c4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 81028c8:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 81028ca:	687b      	ldr	r3, [r7, #4]
 81028cc:	681b      	ldr	r3, [r3, #0]
 81028ce:	691a      	ldr	r2, [r3, #16]
 81028d0:	687b      	ldr	r3, [r7, #4]
 81028d2:	681b      	ldr	r3, [r3, #0]
 81028d4:	f042 0210 	orr.w	r2, r2, #16
 81028d8:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 81028da:	687b      	ldr	r3, [r7, #4]
 81028dc:	68db      	ldr	r3, [r3, #12]
 81028de:	2b03      	cmp	r3, #3
 81028e0:	d114      	bne.n	810290c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 81028e2:	687b      	ldr	r3, [r7, #4]
 81028e4:	681b      	ldr	r3, [r3, #0]
 81028e6:	699a      	ldr	r2, [r3, #24]
 81028e8:	687b      	ldr	r3, [r7, #4]
 81028ea:	681b      	ldr	r3, [r3, #0]
 81028ec:	f042 0220 	orr.w	r2, r2, #32
 81028f0:	619a      	str	r2, [r3, #24]
 81028f2:	e00b      	b.n	810290c <HAL_FDCAN_Init+0x234>
 81028f4:	08109a78 	.word	0x08109a78
 81028f8:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 81028fc:	687b      	ldr	r3, [r7, #4]
 81028fe:	681b      	ldr	r3, [r3, #0]
 8102900:	699a      	ldr	r2, [r3, #24]
 8102902:	687b      	ldr	r3, [r7, #4]
 8102904:	681b      	ldr	r3, [r3, #0]
 8102906:	f042 0220 	orr.w	r2, r2, #32
 810290a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 810290c:	687b      	ldr	r3, [r7, #4]
 810290e:	699b      	ldr	r3, [r3, #24]
 8102910:	3b01      	subs	r3, #1
 8102912:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8102914:	687b      	ldr	r3, [r7, #4]
 8102916:	69db      	ldr	r3, [r3, #28]
 8102918:	3b01      	subs	r3, #1
 810291a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 810291c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 810291e:	687b      	ldr	r3, [r7, #4]
 8102920:	6a1b      	ldr	r3, [r3, #32]
 8102922:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8102924:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8102928:	687b      	ldr	r3, [r7, #4]
 810292a:	695b      	ldr	r3, [r3, #20]
 810292c:	3b01      	subs	r3, #1
 810292e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8102930:	687b      	ldr	r3, [r7, #4]
 8102932:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8102934:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8102936:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8102938:	687b      	ldr	r3, [r7, #4]
 810293a:	689b      	ldr	r3, [r3, #8]
 810293c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8102940:	d115      	bne.n	810296e <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8102942:	687b      	ldr	r3, [r7, #4]
 8102944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8102946:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 8102948:	687b      	ldr	r3, [r7, #4]
 810294a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810294c:	3b01      	subs	r3, #1
 810294e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8102950:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 8102952:	687b      	ldr	r3, [r7, #4]
 8102954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8102956:	3b01      	subs	r3, #1
 8102958:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)    | \
 810295a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 810295e:	687b      	ldr	r3, [r7, #4]
 8102960:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8102962:	3b01      	subs	r3, #1
 8102964:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 8102966:	687b      	ldr	r3, [r7, #4]
 8102968:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)    | \
 810296a:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos) | \
 810296c:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 810296e:	687b      	ldr	r3, [r7, #4]
 8102970:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102972:	2b00      	cmp	r3, #0
 8102974:	d00a      	beq.n	810298c <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8102976:	687b      	ldr	r3, [r7, #4]
 8102978:	681b      	ldr	r3, [r3, #0]
 810297a:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 810297e:	687b      	ldr	r3, [r7, #4]
 8102980:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8102982:	687b      	ldr	r3, [r7, #4]
 8102984:	681b      	ldr	r3, [r3, #0]
 8102986:	430a      	orrs	r2, r1
 8102988:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 810298c:	687b      	ldr	r3, [r7, #4]
 810298e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8102990:	687b      	ldr	r3, [r7, #4]
 8102992:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102994:	4413      	add	r3, r2
 8102996:	2b00      	cmp	r3, #0
 8102998:	d011      	beq.n	81029be <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 810299a:	687b      	ldr	r3, [r7, #4]
 810299c:	681b      	ldr	r3, [r3, #0]
 810299e:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 81029a2:	f023 0107 	bic.w	r1, r3, #7
 81029a6:	687b      	ldr	r3, [r7, #4]
 81029a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 81029aa:	009b      	lsls	r3, r3, #2
 81029ac:	3360      	adds	r3, #96	; 0x60
 81029ae:	443b      	add	r3, r7
 81029b0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 81029b4:	687b      	ldr	r3, [r7, #4]
 81029b6:	681b      	ldr	r3, [r3, #0]
 81029b8:	430a      	orrs	r2, r1
 81029ba:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 81029be:	687b      	ldr	r3, [r7, #4]
 81029c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 81029c2:	2b00      	cmp	r3, #0
 81029c4:	d011      	beq.n	81029ea <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS, (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
 81029c6:	687b      	ldr	r3, [r7, #4]
 81029c8:	681b      	ldr	r3, [r3, #0]
 81029ca:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 81029ce:	f023 0107 	bic.w	r1, r3, #7
 81029d2:	687b      	ldr	r3, [r7, #4]
 81029d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81029d6:	009b      	lsls	r3, r3, #2
 81029d8:	3360      	adds	r3, #96	; 0x60
 81029da:	443b      	add	r3, r7
 81029dc:	f853 2c54 	ldr.w	r2, [r3, #-84]
 81029e0:	687b      	ldr	r3, [r7, #4]
 81029e2:	681b      	ldr	r3, [r3, #0]
 81029e4:	430a      	orrs	r2, r1
 81029e6:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 81029ea:	687b      	ldr	r3, [r7, #4]
 81029ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 81029ee:	2b00      	cmp	r3, #0
 81029f0:	d012      	beq.n	8102a18 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS, (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
 81029f2:	687b      	ldr	r3, [r7, #4]
 81029f4:	681b      	ldr	r3, [r3, #0]
 81029f6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 81029fa:	f023 0170 	bic.w	r1, r3, #112	; 0x70
 81029fe:	687b      	ldr	r3, [r7, #4]
 8102a00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8102a02:	009b      	lsls	r3, r3, #2
 8102a04:	3360      	adds	r3, #96	; 0x60
 8102a06:	443b      	add	r3, r7
 8102a08:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8102a0c:	011a      	lsls	r2, r3, #4
 8102a0e:	687b      	ldr	r3, [r7, #4]
 8102a10:	681b      	ldr	r3, [r3, #0]
 8102a12:	430a      	orrs	r2, r1
 8102a14:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8102a18:	687b      	ldr	r3, [r7, #4]
 8102a1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102a1c:	2b00      	cmp	r3, #0
 8102a1e:	d012      	beq.n	8102a46 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS, (CvtEltSize[hfdcan->Init.RxBufferSize] << FDCAN_RXESC_RBDS_Pos));
 8102a20:	687b      	ldr	r3, [r7, #4]
 8102a22:	681b      	ldr	r3, [r3, #0]
 8102a24:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8102a28:	f423 61e0 	bic.w	r1, r3, #1792	; 0x700
 8102a2c:	687b      	ldr	r3, [r7, #4]
 8102a2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8102a30:	009b      	lsls	r3, r3, #2
 8102a32:	3360      	adds	r3, #96	; 0x60
 8102a34:	443b      	add	r3, r7
 8102a36:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8102a3a:	021a      	lsls	r2, r3, #8
 8102a3c:	687b      	ldr	r3, [r7, #4]
 8102a3e:	681b      	ldr	r3, [r3, #0]
 8102a40:	430a      	orrs	r2, r1
 8102a42:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8102a46:	687b      	ldr	r3, [r7, #4]
 8102a48:	681b      	ldr	r3, [r3, #0]
 8102a4a:	4a11      	ldr	r2, [pc, #68]	; (8102a90 <HAL_FDCAN_Init+0x3b8>)
 8102a4c:	4293      	cmp	r3, r2
 8102a4e:	d107      	bne.n	8102a60 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8102a50:	687b      	ldr	r3, [r7, #4]
 8102a52:	685b      	ldr	r3, [r3, #4]
 8102a54:	689a      	ldr	r2, [r3, #8]
 8102a56:	687b      	ldr	r3, [r7, #4]
 8102a58:	685b      	ldr	r3, [r3, #4]
 8102a5a:	f022 0203 	bic.w	r2, r2, #3
 8102a5e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8102a60:	687b      	ldr	r3, [r7, #4]
 8102a62:	2200      	movs	r2, #0
 8102a64:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8102a68:	687b      	ldr	r3, [r7, #4]
 8102a6a:	2200      	movs	r2, #0
 8102a6c:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8102a70:	687b      	ldr	r3, [r7, #4]
 8102a72:	2201      	movs	r2, #1
 8102a74:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8102a78:	6878      	ldr	r0, [r7, #4]
 8102a7a:	f000 f80b 	bl	8102a94 <FDCAN_CalcultateRamBlockAddresses>
 8102a7e:	4603      	mov	r3, r0
 8102a80:	f887 305b 	strb.w	r3, [r7, #91]	; 0x5b

  /* Return function status */
  return status;
 8102a84:	f897 305b 	ldrb.w	r3, [r7, #91]	; 0x5b
}
 8102a88:	4618      	mov	r0, r3
 8102a8a:	3760      	adds	r7, #96	; 0x60
 8102a8c:	46bd      	mov	sp, r7
 8102a8e:	bd80      	pop	{r7, pc}
 8102a90:	4000a000 	.word	0x4000a000

08102a94 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8102a94:	b480      	push	{r7}
 8102a96:	b085      	sub	sp, #20
 8102a98:	af00      	add	r7, sp, #0
 8102a9a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8102a9c:	687b      	ldr	r3, [r7, #4]
 8102a9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8102aa0:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8102aa2:	687b      	ldr	r3, [r7, #4]
 8102aa4:	681b      	ldr	r3, [r3, #0]
 8102aa6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8102aaa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8102aae:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 8102ab2:	68ba      	ldr	r2, [r7, #8]
 8102ab4:	0091      	lsls	r1, r2, #2
 8102ab6:	687a      	ldr	r2, [r7, #4]
 8102ab8:	6812      	ldr	r2, [r2, #0]
 8102aba:	430b      	orrs	r3, r1
 8102abc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8102ac0:	687b      	ldr	r3, [r7, #4]
 8102ac2:	681b      	ldr	r3, [r3, #0]
 8102ac4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8102ac8:	f423 017f 	bic.w	r1, r3, #16711680	; 0xff0000
 8102acc:	687b      	ldr	r3, [r7, #4]
 8102ace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102ad0:	041a      	lsls	r2, r3, #16
 8102ad2:	687b      	ldr	r3, [r7, #4]
 8102ad4:	681b      	ldr	r3, [r3, #0]
 8102ad6:	430a      	orrs	r2, r1
 8102ad8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8102adc:	687b      	ldr	r3, [r7, #4]
 8102ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102ae0:	68ba      	ldr	r2, [r7, #8]
 8102ae2:	4413      	add	r3, r2
 8102ae4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8102ae6:	687b      	ldr	r3, [r7, #4]
 8102ae8:	681b      	ldr	r3, [r3, #0]
 8102aea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8102aee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8102af2:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 8102af6:	68ba      	ldr	r2, [r7, #8]
 8102af8:	0091      	lsls	r1, r2, #2
 8102afa:	687a      	ldr	r2, [r7, #4]
 8102afc:	6812      	ldr	r2, [r2, #0]
 8102afe:	430b      	orrs	r3, r1
 8102b00:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8102b04:	687b      	ldr	r3, [r7, #4]
 8102b06:	681b      	ldr	r3, [r3, #0]
 8102b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8102b0c:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8102b10:	687b      	ldr	r3, [r7, #4]
 8102b12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102b14:	041a      	lsls	r2, r3, #16
 8102b16:	687b      	ldr	r3, [r7, #4]
 8102b18:	681b      	ldr	r3, [r3, #0]
 8102b1a:	430a      	orrs	r2, r1
 8102b1c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8102b20:	687b      	ldr	r3, [r7, #4]
 8102b22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102b24:	005b      	lsls	r3, r3, #1
 8102b26:	68ba      	ldr	r2, [r7, #8]
 8102b28:	4413      	add	r3, r2
 8102b2a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8102b2c:	687b      	ldr	r3, [r7, #4]
 8102b2e:	681b      	ldr	r3, [r3, #0]
 8102b30:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8102b34:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8102b38:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 8102b3c:	68ba      	ldr	r2, [r7, #8]
 8102b3e:	0091      	lsls	r1, r2, #2
 8102b40:	687a      	ldr	r2, [r7, #4]
 8102b42:	6812      	ldr	r2, [r2, #0]
 8102b44:	430b      	orrs	r3, r1
 8102b46:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8102b4a:	687b      	ldr	r3, [r7, #4]
 8102b4c:	681b      	ldr	r3, [r3, #0]
 8102b4e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8102b52:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8102b56:	687b      	ldr	r3, [r7, #4]
 8102b58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102b5a:	041a      	lsls	r2, r3, #16
 8102b5c:	687b      	ldr	r3, [r7, #4]
 8102b5e:	681b      	ldr	r3, [r3, #0]
 8102b60:	430a      	orrs	r2, r1
 8102b62:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8102b66:	687b      	ldr	r3, [r7, #4]
 8102b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102b6a:	687a      	ldr	r2, [r7, #4]
 8102b6c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8102b6e:	fb02 f303 	mul.w	r3, r2, r3
 8102b72:	68ba      	ldr	r2, [r7, #8]
 8102b74:	4413      	add	r3, r2
 8102b76:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8102b78:	687b      	ldr	r3, [r7, #4]
 8102b7a:	681b      	ldr	r3, [r3, #0]
 8102b7c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8102b80:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8102b84:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 8102b88:	68ba      	ldr	r2, [r7, #8]
 8102b8a:	0091      	lsls	r1, r2, #2
 8102b8c:	687a      	ldr	r2, [r7, #4]
 8102b8e:	6812      	ldr	r2, [r2, #0]
 8102b90:	430b      	orrs	r3, r1
 8102b92:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8102b96:	687b      	ldr	r3, [r7, #4]
 8102b98:	681b      	ldr	r3, [r3, #0]
 8102b9a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8102b9e:	f423 01fe 	bic.w	r1, r3, #8323072	; 0x7f0000
 8102ba2:	687b      	ldr	r3, [r7, #4]
 8102ba4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8102ba6:	041a      	lsls	r2, r3, #16
 8102ba8:	687b      	ldr	r3, [r7, #4]
 8102baa:	681b      	ldr	r3, [r3, #0]
 8102bac:	430a      	orrs	r2, r1
 8102bae:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8102bb2:	687b      	ldr	r3, [r7, #4]
 8102bb4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8102bb6:	687a      	ldr	r2, [r7, #4]
 8102bb8:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8102bba:	fb02 f303 	mul.w	r3, r2, r3
 8102bbe:	68ba      	ldr	r2, [r7, #8]
 8102bc0:	4413      	add	r3, r2
 8102bc2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8102bc4:	687b      	ldr	r3, [r7, #4]
 8102bc6:	681b      	ldr	r3, [r3, #0]
 8102bc8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8102bcc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8102bd0:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 8102bd4:	68ba      	ldr	r2, [r7, #8]
 8102bd6:	0091      	lsls	r1, r2, #2
 8102bd8:	687a      	ldr	r2, [r7, #4]
 8102bda:	6812      	ldr	r2, [r2, #0]
 8102bdc:	430b      	orrs	r3, r1
 8102bde:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8102be2:	687b      	ldr	r3, [r7, #4]
 8102be4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102be6:	687a      	ldr	r2, [r7, #4]
 8102be8:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8102bea:	fb02 f303 	mul.w	r3, r2, r3
 8102bee:	68ba      	ldr	r2, [r7, #8]
 8102bf0:	4413      	add	r3, r2
 8102bf2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8102bf4:	687b      	ldr	r3, [r7, #4]
 8102bf6:	681b      	ldr	r3, [r3, #0]
 8102bf8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8102bfc:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8102c00:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 8102c04:	68ba      	ldr	r2, [r7, #8]
 8102c06:	0091      	lsls	r1, r2, #2
 8102c08:	687a      	ldr	r2, [r7, #4]
 8102c0a:	6812      	ldr	r2, [r2, #0]
 8102c0c:	430b      	orrs	r3, r1
 8102c0e:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8102c12:	687b      	ldr	r3, [r7, #4]
 8102c14:	681b      	ldr	r3, [r3, #0]
 8102c16:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8102c1a:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8102c1e:	687b      	ldr	r3, [r7, #4]
 8102c20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102c22:	041a      	lsls	r2, r3, #16
 8102c24:	687b      	ldr	r3, [r7, #4]
 8102c26:	681b      	ldr	r3, [r3, #0]
 8102c28:	430a      	orrs	r2, r1
 8102c2a:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8102c2e:	687b      	ldr	r3, [r7, #4]
 8102c30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102c32:	005b      	lsls	r3, r3, #1
 8102c34:	68ba      	ldr	r2, [r7, #8]
 8102c36:	4413      	add	r3, r2
 8102c38:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8102c3a:	687b      	ldr	r3, [r7, #4]
 8102c3c:	681b      	ldr	r3, [r3, #0]
 8102c3e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8102c42:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8102c46:	f023 03fc 	bic.w	r3, r3, #252	; 0xfc
 8102c4a:	68ba      	ldr	r2, [r7, #8]
 8102c4c:	0091      	lsls	r1, r2, #2
 8102c4e:	687a      	ldr	r2, [r7, #4]
 8102c50:	6812      	ldr	r2, [r2, #0]
 8102c52:	430b      	orrs	r3, r1
 8102c54:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8102c58:	687b      	ldr	r3, [r7, #4]
 8102c5a:	681b      	ldr	r3, [r3, #0]
 8102c5c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8102c60:	f423 117c 	bic.w	r1, r3, #4128768	; 0x3f0000
 8102c64:	687b      	ldr	r3, [r7, #4]
 8102c66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102c68:	041a      	lsls	r2, r3, #16
 8102c6a:	687b      	ldr	r3, [r7, #4]
 8102c6c:	681b      	ldr	r3, [r3, #0]
 8102c6e:	430a      	orrs	r2, r1
 8102c70:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8102c74:	687b      	ldr	r3, [r7, #4]
 8102c76:	681b      	ldr	r3, [r3, #0]
 8102c78:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8102c7c:	f023 517c 	bic.w	r1, r3, #1056964608	; 0x3f000000
 8102c80:	687b      	ldr	r3, [r7, #4]
 8102c82:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102c84:	061a      	lsls	r2, r3, #24
 8102c86:	687b      	ldr	r3, [r7, #4]
 8102c88:	681b      	ldr	r3, [r3, #0]
 8102c8a:	430a      	orrs	r2, r1
 8102c8c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8102c90:	687b      	ldr	r3, [r7, #4]
 8102c92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8102c94:	f103 5380 	add.w	r3, r3, #268435456	; 0x10000000
 8102c98:	f503 532c 	add.w	r3, r3, #11008	; 0x2b00
 8102c9c:	009a      	lsls	r2, r3, #2
 8102c9e:	687b      	ldr	r3, [r7, #4]
 8102ca0:	66da      	str	r2, [r3, #108]	; 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8102ca2:	687b      	ldr	r3, [r7, #4]
 8102ca4:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8102ca6:	687b      	ldr	r3, [r7, #4]
 8102ca8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8102caa:	009b      	lsls	r3, r3, #2
 8102cac:	441a      	add	r2, r3
 8102cae:	687b      	ldr	r3, [r7, #4]
 8102cb0:	671a      	str	r2, [r3, #112]	; 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8102cb2:	687b      	ldr	r3, [r7, #4]
 8102cb4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8102cb6:	687b      	ldr	r3, [r7, #4]
 8102cb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8102cba:	00db      	lsls	r3, r3, #3
 8102cbc:	441a      	add	r2, r3
 8102cbe:	687b      	ldr	r3, [r7, #4]
 8102cc0:	675a      	str	r2, [r3, #116]	; 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA + (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8102cc2:	687b      	ldr	r3, [r7, #4]
 8102cc4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8102cc6:	687b      	ldr	r3, [r7, #4]
 8102cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8102cca:	6879      	ldr	r1, [r7, #4]
 8102ccc:	6c49      	ldr	r1, [r1, #68]	; 0x44
 8102cce:	fb01 f303 	mul.w	r3, r1, r3
 8102cd2:	009b      	lsls	r3, r3, #2
 8102cd4:	441a      	add	r2, r3
 8102cd6:	687b      	ldr	r3, [r7, #4]
 8102cd8:	679a      	str	r2, [r3, #120]	; 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA + (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8102cda:	687b      	ldr	r3, [r7, #4]
 8102cdc:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 8102cde:	687b      	ldr	r3, [r7, #4]
 8102ce0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8102ce2:	6879      	ldr	r1, [r7, #4]
 8102ce4:	6cc9      	ldr	r1, [r1, #76]	; 0x4c
 8102ce6:	fb01 f303 	mul.w	r3, r1, r3
 8102cea:	009b      	lsls	r3, r3, #2
 8102cec:	441a      	add	r2, r3
 8102cee:	687b      	ldr	r3, [r7, #4]
 8102cf0:	67da      	str	r2, [r3, #124]	; 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA + (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8102cf2:	687b      	ldr	r3, [r7, #4]
 8102cf4:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8102cf6:	687b      	ldr	r3, [r7, #4]
 8102cf8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8102cfa:	6879      	ldr	r1, [r7, #4]
 8102cfc:	6d49      	ldr	r1, [r1, #84]	; 0x54
 8102cfe:	fb01 f303 	mul.w	r3, r1, r3
 8102d02:	009b      	lsls	r3, r3, #2
 8102d04:	441a      	add	r2, r3
 8102d06:	687b      	ldr	r3, [r7, #4]
 8102d08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8102d0c:	687b      	ldr	r3, [r7, #4]
 8102d0e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8102d12:	687b      	ldr	r3, [r7, #4]
 8102d14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8102d16:	00db      	lsls	r3, r3, #3
 8102d18:	441a      	add	r2, r3
 8102d1a:	687b      	ldr	r3, [r7, #4]
 8102d1c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8102d20:	687b      	ldr	r3, [r7, #4]
 8102d22:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8102d26:	687b      	ldr	r3, [r7, #4]
 8102d28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8102d2a:	6879      	ldr	r1, [r7, #4]
 8102d2c:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8102d2e:	fb01 f303 	mul.w	r3, r1, r3
 8102d32:	009b      	lsls	r3, r3, #2
 8102d34:	441a      	add	r2, r3
 8102d36:	687b      	ldr	r3, [r7, #4]
 8102d38:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA + (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8102d3c:	687b      	ldr	r3, [r7, #4]
 8102d3e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8102d42:	687b      	ldr	r3, [r7, #4]
 8102d44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8102d46:	6879      	ldr	r1, [r7, #4]
 8102d48:	6e89      	ldr	r1, [r1, #104]	; 0x68
 8102d4a:	fb01 f303 	mul.w	r3, r1, r3
 8102d4e:	009b      	lsls	r3, r3, #2
 8102d50:	441a      	add	r2, r3
 8102d52:	687b      	ldr	r3, [r7, #4]
 8102d54:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8102d58:	687b      	ldr	r3, [r7, #4]
 8102d5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8102d5e:	4a14      	ldr	r2, [pc, #80]	; (8102db0 <FDCAN_CalcultateRamBlockAddresses+0x31c>)
 8102d60:	4293      	cmp	r3, r2
 8102d62:	d90d      	bls.n	8102d80 <FDCAN_CalcultateRamBlockAddresses+0x2ec>
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8102d64:	687b      	ldr	r3, [r7, #4]
 8102d66:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8102d6a:	f043 0220 	orr.w	r2, r3, #32
 8102d6e:	687b      	ldr	r3, [r7, #4]
 8102d70:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8102d74:	687b      	ldr	r3, [r7, #4]
 8102d76:	2203      	movs	r2, #3
 8102d78:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    return HAL_ERROR;
 8102d7c:	2301      	movs	r3, #1
 8102d7e:	e010      	b.n	8102da2 <FDCAN_CalcultateRamBlockAddresses+0x30e>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8102d80:	687b      	ldr	r3, [r7, #4]
 8102d82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8102d84:	60fb      	str	r3, [r7, #12]
 8102d86:	e005      	b.n	8102d94 <FDCAN_CalcultateRamBlockAddresses+0x300>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8102d88:	68fb      	ldr	r3, [r7, #12]
 8102d8a:	2200      	movs	r2, #0
 8102d8c:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8102d8e:	68fb      	ldr	r3, [r7, #12]
 8102d90:	3304      	adds	r3, #4
 8102d92:	60fb      	str	r3, [r7, #12]
 8102d94:	687b      	ldr	r3, [r7, #4]
 8102d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8102d9a:	68fa      	ldr	r2, [r7, #12]
 8102d9c:	429a      	cmp	r2, r3
 8102d9e:	d3f3      	bcc.n	8102d88 <FDCAN_CalcultateRamBlockAddresses+0x2f4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8102da0:	2300      	movs	r3, #0
}
 8102da2:	4618      	mov	r0, r3
 8102da4:	3714      	adds	r7, #20
 8102da6:	46bd      	mov	sp, r7
 8102da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8102dac:	4770      	bx	lr
 8102dae:	bf00      	nop
 8102db0:	4000d3fc 	.word	0x4000d3fc

08102db4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8102db4:	b480      	push	{r7}
 8102db6:	b089      	sub	sp, #36	; 0x24
 8102db8:	af00      	add	r7, sp, #0
 8102dba:	6078      	str	r0, [r7, #4]
 8102dbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8102dbe:	2300      	movs	r3, #0
 8102dc0:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent;
  uint32_t temp;
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
 8102dc2:	4b89      	ldr	r3, [pc, #548]	; (8102fe8 <HAL_GPIO_Init+0x234>)
 8102dc4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8102dc6:	e194      	b.n	81030f2 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8102dc8:	683b      	ldr	r3, [r7, #0]
 8102dca:	681a      	ldr	r2, [r3, #0]
 8102dcc:	2101      	movs	r1, #1
 8102dce:	69fb      	ldr	r3, [r7, #28]
 8102dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8102dd4:	4013      	ands	r3, r2
 8102dd6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8102dd8:	693b      	ldr	r3, [r7, #16]
 8102dda:	2b00      	cmp	r3, #0
 8102ddc:	f000 8186 	beq.w	81030ec <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8102de0:	683b      	ldr	r3, [r7, #0]
 8102de2:	685b      	ldr	r3, [r3, #4]
 8102de4:	f003 0303 	and.w	r3, r3, #3
 8102de8:	2b01      	cmp	r3, #1
 8102dea:	d005      	beq.n	8102df8 <HAL_GPIO_Init+0x44>
 8102dec:	683b      	ldr	r3, [r7, #0]
 8102dee:	685b      	ldr	r3, [r3, #4]
 8102df0:	f003 0303 	and.w	r3, r3, #3
 8102df4:	2b02      	cmp	r3, #2
 8102df6:	d130      	bne.n	8102e5a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8102df8:	687b      	ldr	r3, [r7, #4]
 8102dfa:	689b      	ldr	r3, [r3, #8]
 8102dfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8102dfe:	69fb      	ldr	r3, [r7, #28]
 8102e00:	005b      	lsls	r3, r3, #1
 8102e02:	2203      	movs	r2, #3
 8102e04:	fa02 f303 	lsl.w	r3, r2, r3
 8102e08:	43db      	mvns	r3, r3
 8102e0a:	69ba      	ldr	r2, [r7, #24]
 8102e0c:	4013      	ands	r3, r2
 8102e0e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8102e10:	683b      	ldr	r3, [r7, #0]
 8102e12:	68da      	ldr	r2, [r3, #12]
 8102e14:	69fb      	ldr	r3, [r7, #28]
 8102e16:	005b      	lsls	r3, r3, #1
 8102e18:	fa02 f303 	lsl.w	r3, r2, r3
 8102e1c:	69ba      	ldr	r2, [r7, #24]
 8102e1e:	4313      	orrs	r3, r2
 8102e20:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8102e22:	687b      	ldr	r3, [r7, #4]
 8102e24:	69ba      	ldr	r2, [r7, #24]
 8102e26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8102e28:	687b      	ldr	r3, [r7, #4]
 8102e2a:	685b      	ldr	r3, [r3, #4]
 8102e2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8102e2e:	2201      	movs	r2, #1
 8102e30:	69fb      	ldr	r3, [r7, #28]
 8102e32:	fa02 f303 	lsl.w	r3, r2, r3
 8102e36:	43db      	mvns	r3, r3
 8102e38:	69ba      	ldr	r2, [r7, #24]
 8102e3a:	4013      	ands	r3, r2
 8102e3c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8102e3e:	683b      	ldr	r3, [r7, #0]
 8102e40:	685b      	ldr	r3, [r3, #4]
 8102e42:	091b      	lsrs	r3, r3, #4
 8102e44:	f003 0201 	and.w	r2, r3, #1
 8102e48:	69fb      	ldr	r3, [r7, #28]
 8102e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8102e4e:	69ba      	ldr	r2, [r7, #24]
 8102e50:	4313      	orrs	r3, r2
 8102e52:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8102e54:	687b      	ldr	r3, [r7, #4]
 8102e56:	69ba      	ldr	r2, [r7, #24]
 8102e58:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8102e5a:	683b      	ldr	r3, [r7, #0]
 8102e5c:	685b      	ldr	r3, [r3, #4]
 8102e5e:	f003 0303 	and.w	r3, r3, #3
 8102e62:	2b03      	cmp	r3, #3
 8102e64:	d017      	beq.n	8102e96 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8102e66:	687b      	ldr	r3, [r7, #4]
 8102e68:	68db      	ldr	r3, [r3, #12]
 8102e6a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8102e6c:	69fb      	ldr	r3, [r7, #28]
 8102e6e:	005b      	lsls	r3, r3, #1
 8102e70:	2203      	movs	r2, #3
 8102e72:	fa02 f303 	lsl.w	r3, r2, r3
 8102e76:	43db      	mvns	r3, r3
 8102e78:	69ba      	ldr	r2, [r7, #24]
 8102e7a:	4013      	ands	r3, r2
 8102e7c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8102e7e:	683b      	ldr	r3, [r7, #0]
 8102e80:	689a      	ldr	r2, [r3, #8]
 8102e82:	69fb      	ldr	r3, [r7, #28]
 8102e84:	005b      	lsls	r3, r3, #1
 8102e86:	fa02 f303 	lsl.w	r3, r2, r3
 8102e8a:	69ba      	ldr	r2, [r7, #24]
 8102e8c:	4313      	orrs	r3, r2
 8102e8e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8102e90:	687b      	ldr	r3, [r7, #4]
 8102e92:	69ba      	ldr	r2, [r7, #24]
 8102e94:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8102e96:	683b      	ldr	r3, [r7, #0]
 8102e98:	685b      	ldr	r3, [r3, #4]
 8102e9a:	f003 0303 	and.w	r3, r3, #3
 8102e9e:	2b02      	cmp	r3, #2
 8102ea0:	d123      	bne.n	8102eea <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8102ea2:	69fb      	ldr	r3, [r7, #28]
 8102ea4:	08da      	lsrs	r2, r3, #3
 8102ea6:	687b      	ldr	r3, [r7, #4]
 8102ea8:	3208      	adds	r2, #8
 8102eaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8102eae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8102eb0:	69fb      	ldr	r3, [r7, #28]
 8102eb2:	f003 0307 	and.w	r3, r3, #7
 8102eb6:	009b      	lsls	r3, r3, #2
 8102eb8:	220f      	movs	r2, #15
 8102eba:	fa02 f303 	lsl.w	r3, r2, r3
 8102ebe:	43db      	mvns	r3, r3
 8102ec0:	69ba      	ldr	r2, [r7, #24]
 8102ec2:	4013      	ands	r3, r2
 8102ec4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8102ec6:	683b      	ldr	r3, [r7, #0]
 8102ec8:	691a      	ldr	r2, [r3, #16]
 8102eca:	69fb      	ldr	r3, [r7, #28]
 8102ecc:	f003 0307 	and.w	r3, r3, #7
 8102ed0:	009b      	lsls	r3, r3, #2
 8102ed2:	fa02 f303 	lsl.w	r3, r2, r3
 8102ed6:	69ba      	ldr	r2, [r7, #24]
 8102ed8:	4313      	orrs	r3, r2
 8102eda:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8102edc:	69fb      	ldr	r3, [r7, #28]
 8102ede:	08da      	lsrs	r2, r3, #3
 8102ee0:	687b      	ldr	r3, [r7, #4]
 8102ee2:	3208      	adds	r2, #8
 8102ee4:	69b9      	ldr	r1, [r7, #24]
 8102ee6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8102eea:	687b      	ldr	r3, [r7, #4]
 8102eec:	681b      	ldr	r3, [r3, #0]
 8102eee:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8102ef0:	69fb      	ldr	r3, [r7, #28]
 8102ef2:	005b      	lsls	r3, r3, #1
 8102ef4:	2203      	movs	r2, #3
 8102ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8102efa:	43db      	mvns	r3, r3
 8102efc:	69ba      	ldr	r2, [r7, #24]
 8102efe:	4013      	ands	r3, r2
 8102f00:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8102f02:	683b      	ldr	r3, [r7, #0]
 8102f04:	685b      	ldr	r3, [r3, #4]
 8102f06:	f003 0203 	and.w	r2, r3, #3
 8102f0a:	69fb      	ldr	r3, [r7, #28]
 8102f0c:	005b      	lsls	r3, r3, #1
 8102f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8102f12:	69ba      	ldr	r2, [r7, #24]
 8102f14:	4313      	orrs	r3, r2
 8102f16:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8102f18:	687b      	ldr	r3, [r7, #4]
 8102f1a:	69ba      	ldr	r2, [r7, #24]
 8102f1c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8102f1e:	683b      	ldr	r3, [r7, #0]
 8102f20:	685b      	ldr	r3, [r3, #4]
 8102f22:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8102f26:	2b00      	cmp	r3, #0
 8102f28:	f000 80e0 	beq.w	81030ec <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8102f2c:	4b2f      	ldr	r3, [pc, #188]	; (8102fec <HAL_GPIO_Init+0x238>)
 8102f2e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8102f32:	4a2e      	ldr	r2, [pc, #184]	; (8102fec <HAL_GPIO_Init+0x238>)
 8102f34:	f043 0302 	orr.w	r3, r3, #2
 8102f38:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8102f3c:	4b2b      	ldr	r3, [pc, #172]	; (8102fec <HAL_GPIO_Init+0x238>)
 8102f3e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8102f42:	f003 0302 	and.w	r3, r3, #2
 8102f46:	60fb      	str	r3, [r7, #12]
 8102f48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8102f4a:	4a29      	ldr	r2, [pc, #164]	; (8102ff0 <HAL_GPIO_Init+0x23c>)
 8102f4c:	69fb      	ldr	r3, [r7, #28]
 8102f4e:	089b      	lsrs	r3, r3, #2
 8102f50:	3302      	adds	r3, #2
 8102f52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8102f56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8102f58:	69fb      	ldr	r3, [r7, #28]
 8102f5a:	f003 0303 	and.w	r3, r3, #3
 8102f5e:	009b      	lsls	r3, r3, #2
 8102f60:	220f      	movs	r2, #15
 8102f62:	fa02 f303 	lsl.w	r3, r2, r3
 8102f66:	43db      	mvns	r3, r3
 8102f68:	69ba      	ldr	r2, [r7, #24]
 8102f6a:	4013      	ands	r3, r2
 8102f6c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8102f6e:	687b      	ldr	r3, [r7, #4]
 8102f70:	4a20      	ldr	r2, [pc, #128]	; (8102ff4 <HAL_GPIO_Init+0x240>)
 8102f72:	4293      	cmp	r3, r2
 8102f74:	d052      	beq.n	810301c <HAL_GPIO_Init+0x268>
 8102f76:	687b      	ldr	r3, [r7, #4]
 8102f78:	4a1f      	ldr	r2, [pc, #124]	; (8102ff8 <HAL_GPIO_Init+0x244>)
 8102f7a:	4293      	cmp	r3, r2
 8102f7c:	d031      	beq.n	8102fe2 <HAL_GPIO_Init+0x22e>
 8102f7e:	687b      	ldr	r3, [r7, #4]
 8102f80:	4a1e      	ldr	r2, [pc, #120]	; (8102ffc <HAL_GPIO_Init+0x248>)
 8102f82:	4293      	cmp	r3, r2
 8102f84:	d02b      	beq.n	8102fde <HAL_GPIO_Init+0x22a>
 8102f86:	687b      	ldr	r3, [r7, #4]
 8102f88:	4a1d      	ldr	r2, [pc, #116]	; (8103000 <HAL_GPIO_Init+0x24c>)
 8102f8a:	4293      	cmp	r3, r2
 8102f8c:	d025      	beq.n	8102fda <HAL_GPIO_Init+0x226>
 8102f8e:	687b      	ldr	r3, [r7, #4]
 8102f90:	4a1c      	ldr	r2, [pc, #112]	; (8103004 <HAL_GPIO_Init+0x250>)
 8102f92:	4293      	cmp	r3, r2
 8102f94:	d01f      	beq.n	8102fd6 <HAL_GPIO_Init+0x222>
 8102f96:	687b      	ldr	r3, [r7, #4]
 8102f98:	4a1b      	ldr	r2, [pc, #108]	; (8103008 <HAL_GPIO_Init+0x254>)
 8102f9a:	4293      	cmp	r3, r2
 8102f9c:	d019      	beq.n	8102fd2 <HAL_GPIO_Init+0x21e>
 8102f9e:	687b      	ldr	r3, [r7, #4]
 8102fa0:	4a1a      	ldr	r2, [pc, #104]	; (810300c <HAL_GPIO_Init+0x258>)
 8102fa2:	4293      	cmp	r3, r2
 8102fa4:	d013      	beq.n	8102fce <HAL_GPIO_Init+0x21a>
 8102fa6:	687b      	ldr	r3, [r7, #4]
 8102fa8:	4a19      	ldr	r2, [pc, #100]	; (8103010 <HAL_GPIO_Init+0x25c>)
 8102faa:	4293      	cmp	r3, r2
 8102fac:	d00d      	beq.n	8102fca <HAL_GPIO_Init+0x216>
 8102fae:	687b      	ldr	r3, [r7, #4]
 8102fb0:	4a18      	ldr	r2, [pc, #96]	; (8103014 <HAL_GPIO_Init+0x260>)
 8102fb2:	4293      	cmp	r3, r2
 8102fb4:	d007      	beq.n	8102fc6 <HAL_GPIO_Init+0x212>
 8102fb6:	687b      	ldr	r3, [r7, #4]
 8102fb8:	4a17      	ldr	r2, [pc, #92]	; (8103018 <HAL_GPIO_Init+0x264>)
 8102fba:	4293      	cmp	r3, r2
 8102fbc:	d101      	bne.n	8102fc2 <HAL_GPIO_Init+0x20e>
 8102fbe:	2309      	movs	r3, #9
 8102fc0:	e02d      	b.n	810301e <HAL_GPIO_Init+0x26a>
 8102fc2:	230a      	movs	r3, #10
 8102fc4:	e02b      	b.n	810301e <HAL_GPIO_Init+0x26a>
 8102fc6:	2308      	movs	r3, #8
 8102fc8:	e029      	b.n	810301e <HAL_GPIO_Init+0x26a>
 8102fca:	2307      	movs	r3, #7
 8102fcc:	e027      	b.n	810301e <HAL_GPIO_Init+0x26a>
 8102fce:	2306      	movs	r3, #6
 8102fd0:	e025      	b.n	810301e <HAL_GPIO_Init+0x26a>
 8102fd2:	2305      	movs	r3, #5
 8102fd4:	e023      	b.n	810301e <HAL_GPIO_Init+0x26a>
 8102fd6:	2304      	movs	r3, #4
 8102fd8:	e021      	b.n	810301e <HAL_GPIO_Init+0x26a>
 8102fda:	2303      	movs	r3, #3
 8102fdc:	e01f      	b.n	810301e <HAL_GPIO_Init+0x26a>
 8102fde:	2302      	movs	r3, #2
 8102fe0:	e01d      	b.n	810301e <HAL_GPIO_Init+0x26a>
 8102fe2:	2301      	movs	r3, #1
 8102fe4:	e01b      	b.n	810301e <HAL_GPIO_Init+0x26a>
 8102fe6:	bf00      	nop
 8102fe8:	580000c0 	.word	0x580000c0
 8102fec:	58024400 	.word	0x58024400
 8102ff0:	58000400 	.word	0x58000400
 8102ff4:	58020000 	.word	0x58020000
 8102ff8:	58020400 	.word	0x58020400
 8102ffc:	58020800 	.word	0x58020800
 8103000:	58020c00 	.word	0x58020c00
 8103004:	58021000 	.word	0x58021000
 8103008:	58021400 	.word	0x58021400
 810300c:	58021800 	.word	0x58021800
 8103010:	58021c00 	.word	0x58021c00
 8103014:	58022000 	.word	0x58022000
 8103018:	58022400 	.word	0x58022400
 810301c:	2300      	movs	r3, #0
 810301e:	69fa      	ldr	r2, [r7, #28]
 8103020:	f002 0203 	and.w	r2, r2, #3
 8103024:	0092      	lsls	r2, r2, #2
 8103026:	4093      	lsls	r3, r2
 8103028:	69ba      	ldr	r2, [r7, #24]
 810302a:	4313      	orrs	r3, r2
 810302c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 810302e:	4938      	ldr	r1, [pc, #224]	; (8103110 <HAL_GPIO_Init+0x35c>)
 8103030:	69fb      	ldr	r3, [r7, #28]
 8103032:	089b      	lsrs	r3, r3, #2
 8103034:	3302      	adds	r3, #2
 8103036:	69ba      	ldr	r2, [r7, #24]
 8103038:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 810303c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8103040:	681b      	ldr	r3, [r3, #0]
 8103042:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103044:	693b      	ldr	r3, [r7, #16]
 8103046:	43db      	mvns	r3, r3
 8103048:	69ba      	ldr	r2, [r7, #24]
 810304a:	4013      	ands	r3, r2
 810304c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 810304e:	683b      	ldr	r3, [r7, #0]
 8103050:	685b      	ldr	r3, [r3, #4]
 8103052:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8103056:	2b00      	cmp	r3, #0
 8103058:	d003      	beq.n	8103062 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 810305a:	69ba      	ldr	r2, [r7, #24]
 810305c:	693b      	ldr	r3, [r7, #16]
 810305e:	4313      	orrs	r3, r2
 8103060:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8103062:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8103066:	69bb      	ldr	r3, [r7, #24]
 8103068:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 810306a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 810306e:	685b      	ldr	r3, [r3, #4]
 8103070:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8103072:	693b      	ldr	r3, [r7, #16]
 8103074:	43db      	mvns	r3, r3
 8103076:	69ba      	ldr	r2, [r7, #24]
 8103078:	4013      	ands	r3, r2
 810307a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 810307c:	683b      	ldr	r3, [r7, #0]
 810307e:	685b      	ldr	r3, [r3, #4]
 8103080:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8103084:	2b00      	cmp	r3, #0
 8103086:	d003      	beq.n	8103090 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8103088:	69ba      	ldr	r2, [r7, #24]
 810308a:	693b      	ldr	r3, [r7, #16]
 810308c:	4313      	orrs	r3, r2
 810308e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8103090:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8103094:	69bb      	ldr	r3, [r7, #24]
 8103096:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8103098:	697b      	ldr	r3, [r7, #20]
 810309a:	685b      	ldr	r3, [r3, #4]
 810309c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 810309e:	693b      	ldr	r3, [r7, #16]
 81030a0:	43db      	mvns	r3, r3
 81030a2:	69ba      	ldr	r2, [r7, #24]
 81030a4:	4013      	ands	r3, r2
 81030a6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 81030a8:	683b      	ldr	r3, [r7, #0]
 81030aa:	685b      	ldr	r3, [r3, #4]
 81030ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81030b0:	2b00      	cmp	r3, #0
 81030b2:	d003      	beq.n	81030bc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 81030b4:	69ba      	ldr	r2, [r7, #24]
 81030b6:	693b      	ldr	r3, [r7, #16]
 81030b8:	4313      	orrs	r3, r2
 81030ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 81030bc:	697b      	ldr	r3, [r7, #20]
 81030be:	69ba      	ldr	r2, [r7, #24]
 81030c0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 81030c2:	697b      	ldr	r3, [r7, #20]
 81030c4:	681b      	ldr	r3, [r3, #0]
 81030c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 81030c8:	693b      	ldr	r3, [r7, #16]
 81030ca:	43db      	mvns	r3, r3
 81030cc:	69ba      	ldr	r2, [r7, #24]
 81030ce:	4013      	ands	r3, r2
 81030d0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 81030d2:	683b      	ldr	r3, [r7, #0]
 81030d4:	685b      	ldr	r3, [r3, #4]
 81030d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81030da:	2b00      	cmp	r3, #0
 81030dc:	d003      	beq.n	81030e6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 81030de:	69ba      	ldr	r2, [r7, #24]
 81030e0:	693b      	ldr	r3, [r7, #16]
 81030e2:	4313      	orrs	r3, r2
 81030e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 81030e6:	697b      	ldr	r3, [r7, #20]
 81030e8:	69ba      	ldr	r2, [r7, #24]
 81030ea:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 81030ec:	69fb      	ldr	r3, [r7, #28]
 81030ee:	3301      	adds	r3, #1
 81030f0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 81030f2:	683b      	ldr	r3, [r7, #0]
 81030f4:	681a      	ldr	r2, [r3, #0]
 81030f6:	69fb      	ldr	r3, [r7, #28]
 81030f8:	fa22 f303 	lsr.w	r3, r2, r3
 81030fc:	2b00      	cmp	r3, #0
 81030fe:	f47f ae63 	bne.w	8102dc8 <HAL_GPIO_Init+0x14>
  }
}
 8103102:	bf00      	nop
 8103104:	bf00      	nop
 8103106:	3724      	adds	r7, #36	; 0x24
 8103108:	46bd      	mov	sp, r7
 810310a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810310e:	4770      	bx	lr
 8103110:	58000400 	.word	0x58000400

08103114 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8103114:	b480      	push	{r7}
 8103116:	b083      	sub	sp, #12
 8103118:	af00      	add	r7, sp, #0
 810311a:	6078      	str	r0, [r7, #4]
 810311c:	460b      	mov	r3, r1
 810311e:	807b      	strh	r3, [r7, #2]
 8103120:	4613      	mov	r3, r2
 8103122:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8103124:	787b      	ldrb	r3, [r7, #1]
 8103126:	2b00      	cmp	r3, #0
 8103128:	d003      	beq.n	8103132 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 810312a:	887a      	ldrh	r2, [r7, #2]
 810312c:	687b      	ldr	r3, [r7, #4]
 810312e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8103130:	e003      	b.n	810313a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8103132:	887b      	ldrh	r3, [r7, #2]
 8103134:	041a      	lsls	r2, r3, #16
 8103136:	687b      	ldr	r3, [r7, #4]
 8103138:	619a      	str	r2, [r3, #24]
}
 810313a:	bf00      	nop
 810313c:	370c      	adds	r7, #12
 810313e:	46bd      	mov	sp, r7
 8103140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103144:	4770      	bx	lr

08103146 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8103146:	b480      	push	{r7}
 8103148:	b085      	sub	sp, #20
 810314a:	af00      	add	r7, sp, #0
 810314c:	6078      	str	r0, [r7, #4]
 810314e:	460b      	mov	r3, r1
 8103150:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8103152:	687b      	ldr	r3, [r7, #4]
 8103154:	695b      	ldr	r3, [r3, #20]
 8103156:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8103158:	887a      	ldrh	r2, [r7, #2]
 810315a:	68fb      	ldr	r3, [r7, #12]
 810315c:	4013      	ands	r3, r2
 810315e:	041a      	lsls	r2, r3, #16
 8103160:	68fb      	ldr	r3, [r7, #12]
 8103162:	43d9      	mvns	r1, r3
 8103164:	887b      	ldrh	r3, [r7, #2]
 8103166:	400b      	ands	r3, r1
 8103168:	431a      	orrs	r2, r3
 810316a:	687b      	ldr	r3, [r7, #4]
 810316c:	619a      	str	r2, [r3, #24]
}
 810316e:	bf00      	nop
 8103170:	3714      	adds	r7, #20
 8103172:	46bd      	mov	sp, r7
 8103174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8103178:	4770      	bx	lr
	...

0810317c <HAL_HSEM_ActivateNotification>:
  * @brief  Activate Semaphore release Notification for a given Semaphores Mask .
  * @param  SemMask: Mask of Released semaphores
  * @retval Semaphore Key
  */
void HAL_HSEM_ActivateNotification(uint32_t SemMask)
{
 810317c:	b480      	push	{r7}
 810317e:	b083      	sub	sp, #12
 8103180:	af00      	add	r7, sp, #0
 8103182:	6078      	str	r0, [r7, #4]
  {
    /*Use interrupt line 1 for CPU2 Master*/
    HSEM->C2IER |= SemMask;
  }
#else
  HSEM_COMMON->IER |= SemMask;
 8103184:	4b05      	ldr	r3, [pc, #20]	; (810319c <HAL_HSEM_ActivateNotification+0x20>)
 8103186:	681a      	ldr	r2, [r3, #0]
 8103188:	4904      	ldr	r1, [pc, #16]	; (810319c <HAL_HSEM_ActivateNotification+0x20>)
 810318a:	687b      	ldr	r3, [r7, #4]
 810318c:	4313      	orrs	r3, r2
 810318e:	600b      	str	r3, [r1, #0]
#endif
}
 8103190:	bf00      	nop
 8103192:	370c      	adds	r7, #12
 8103194:	46bd      	mov	sp, r7
 8103196:	f85d 7b04 	ldr.w	r7, [sp], #4
 810319a:	4770      	bx	lr
 810319c:	58026510 	.word	0x58026510

081031a0 <HAL_MMC_Init>:
            MMC_HandleTypeDef and create the associated handle.
  * @param  hmmc: Pointer to the MMC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_Init(MMC_HandleTypeDef *hmmc)
{
 81031a0:	b580      	push	{r7, lr}
 81031a2:	b082      	sub	sp, #8
 81031a4:	af00      	add	r7, sp, #0
 81031a6:	6078      	str	r0, [r7, #4]
  /* Check the MMC handle allocation */
  if (hmmc == NULL)
 81031a8:	687b      	ldr	r3, [r7, #4]
 81031aa:	2b00      	cmp	r3, #0
 81031ac:	d101      	bne.n	81031b2 <HAL_MMC_Init+0x12>
  {
    return HAL_ERROR;
 81031ae:	2301      	movs	r3, #1
 81031b0:	e031      	b.n	8103216 <HAL_MMC_Init+0x76>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hmmc->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hmmc->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hmmc->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hmmc->Init.ClockDiv));

  if (hmmc->State == HAL_MMC_STATE_RESET)
 81031b2:	687b      	ldr	r3, [r7, #4]
 81031b4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 81031b8:	b2db      	uxtb	r3, r3
 81031ba:	2b00      	cmp	r3, #0
 81031bc:	d105      	bne.n	81031ca <HAL_MMC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hmmc->Lock = HAL_UNLOCKED;
 81031be:	687b      	ldr	r3, [r7, #4]
 81031c0:	2200      	movs	r2, #0
 81031c2:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hmmc->MspInitCallback(hmmc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_MMC_MspInit(hmmc);
 81031c4:	6878      	ldr	r0, [r7, #4]
 81031c6:	f7fe f901 	bl	81013cc <HAL_MMC_MspInit>
#endif /* USE_HAL_MMC_REGISTER_CALLBACKS */
  }

  hmmc->State = HAL_MMC_STATE_BUSY;
 81031ca:	687b      	ldr	r3, [r7, #4]
 81031cc:	2203      	movs	r2, #3
 81031ce:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* Initialize the Card parameters */
  if (HAL_MMC_InitCard(hmmc) == HAL_ERROR)
 81031d2:	6878      	ldr	r0, [r7, #4]
 81031d4:	f000 f824 	bl	8103220 <HAL_MMC_InitCard>
 81031d8:	4603      	mov	r3, r0
 81031da:	2b01      	cmp	r3, #1
 81031dc:	d101      	bne.n	81031e2 <HAL_MMC_Init+0x42>
  {
    return HAL_ERROR;
 81031de:	2301      	movs	r3, #1
 81031e0:	e019      	b.n	8103216 <HAL_MMC_Init+0x76>
  }

  /* Initialize the error code */
  hmmc->ErrorCode = HAL_DMA_ERROR_NONE;
 81031e2:	687b      	ldr	r3, [r7, #4]
 81031e4:	2200      	movs	r2, #0
 81031e6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the MMC operation */
  hmmc->Context = MMC_CONTEXT_NONE;
 81031e8:	687b      	ldr	r3, [r7, #4]
 81031ea:	2200      	movs	r2, #0
 81031ec:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Initialize the MMC state */
  hmmc->State = HAL_MMC_STATE_READY;
 81031ee:	687b      	ldr	r3, [r7, #4]
 81031f0:	2201      	movs	r2, #1
 81031f2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* Configure bus width */
  if (hmmc->Init.BusWide != SDMMC_BUS_WIDE_1B)
 81031f6:	687b      	ldr	r3, [r7, #4]
 81031f8:	68db      	ldr	r3, [r3, #12]
 81031fa:	2b00      	cmp	r3, #0
 81031fc:	d00a      	beq.n	8103214 <HAL_MMC_Init+0x74>
  {
    if (HAL_MMC_ConfigWideBusOperation(hmmc, hmmc->Init.BusWide) != HAL_OK)
 81031fe:	687b      	ldr	r3, [r7, #4]
 8103200:	68db      	ldr	r3, [r3, #12]
 8103202:	4619      	mov	r1, r3
 8103204:	6878      	ldr	r0, [r7, #4]
 8103206:	f000 fb47 	bl	8103898 <HAL_MMC_ConfigWideBusOperation>
 810320a:	4603      	mov	r3, r0
 810320c:	2b00      	cmp	r3, #0
 810320e:	d001      	beq.n	8103214 <HAL_MMC_Init+0x74>
    {
      return HAL_ERROR;
 8103210:	2301      	movs	r3, #1
 8103212:	e000      	b.n	8103216 <HAL_MMC_Init+0x76>
    }
  }

  return HAL_OK;
 8103214:	2300      	movs	r3, #0
}
 8103216:	4618      	mov	r0, r3
 8103218:	3708      	adds	r7, #8
 810321a:	46bd      	mov	sp, r7
 810321c:	bd80      	pop	{r7, pc}
	...

08103220 <HAL_MMC_InitCard>:
  * @note   This function initializes the MMC card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_InitCard(MMC_HandleTypeDef *hmmc)
{
 8103220:	b590      	push	{r4, r7, lr}
 8103222:	b08d      	sub	sp, #52	; 0x34
 8103224:	af02      	add	r7, sp, #8
 8103226:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  MMC_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for MMC card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8103228:	2300      	movs	r3, #0
 810322a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 810322c:	2300      	movs	r3, #0
 810322e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8103230:	2300      	movs	r3, #0
 8103232:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8103234:	2300      	movs	r3, #0
 8103236:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8103238:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 810323c:	f04f 0100 	mov.w	r1, #0
 8103240:	f002 fd54 	bl	8105cec <HAL_RCCEx_GetPeriphCLKFreq>
 8103244:	6278      	str	r0, [r7, #36]	; 0x24
  if (sdmmc_clk == 0U)
 8103246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8103248:	2b00      	cmp	r3, #0
 810324a:	d109      	bne.n	8103260 <HAL_MMC_InitCard+0x40>
  {
    hmmc->State = HAL_MMC_STATE_READY;
 810324c:	687b      	ldr	r3, [r7, #4]
 810324e:	2201      	movs	r2, #1
 8103250:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hmmc->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8103254:	687b      	ldr	r3, [r7, #4]
 8103256:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 810325a:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 810325c:	2301      	movs	r3, #1
 810325e:	e070      	b.n	8103342 <HAL_MMC_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * MMC_INIT_FREQ);
 8103260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8103262:	0a1b      	lsrs	r3, r3, #8
 8103264:	4a39      	ldr	r2, [pc, #228]	; (810334c <HAL_MMC_InitCard+0x12c>)
 8103266:	fba2 2303 	umull	r2, r3, r2, r3
 810326a:	091b      	lsrs	r3, r3, #4
 810326c:	61fb      	str	r3, [r7, #28]
#if (USE_SD_TRANSCEIVER != 0U)
  Init.TranceiverPresent = SDMMC_TRANSCEIVER_NOT_PRESENT;
#endif /* USE_SD_TRANSCEIVER */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hmmc->Instance, Init);
 810326e:	687b      	ldr	r3, [r7, #4]
 8103270:	681c      	ldr	r4, [r3, #0]
 8103272:	466a      	mov	r2, sp
 8103274:	f107 0318 	add.w	r3, r7, #24
 8103278:	e893 0003 	ldmia.w	r3, {r0, r1}
 810327c:	e882 0003 	stmia.w	r2, {r0, r1}
 8103280:	f107 030c 	add.w	r3, r7, #12
 8103284:	cb0e      	ldmia	r3, {r1, r2, r3}
 8103286:	4620      	mov	r0, r4
 8103288:	f005 fcde 	bl	8108c48 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hmmc->Instance);
 810328c:	687b      	ldr	r3, [r7, #4]
 810328e:	681b      	ldr	r3, [r3, #0]
 8103290:	4618      	mov	r0, r3
 8103292:	f005 fd10 	bl	8108cb6 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the MMC initialization sequence */
  if (Init.ClockDiv != 0U)
 8103296:	69fb      	ldr	r3, [r7, #28]
 8103298:	2b00      	cmp	r3, #0
 810329a:	d005      	beq.n	81032a8 <HAL_MMC_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 810329c:	69fb      	ldr	r3, [r7, #28]
 810329e:	005b      	lsls	r3, r3, #1
 81032a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 81032a2:	fbb2 f3f3 	udiv	r3, r2, r3
 81032a6:	627b      	str	r3, [r7, #36]	; 0x24
  }

  if (sdmmc_clk != 0U)
 81032a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81032aa:	2b00      	cmp	r3, #0
 81032ac:	d007      	beq.n	81032be <HAL_MMC_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 81032ae:	4a28      	ldr	r2, [pc, #160]	; (8103350 <HAL_MMC_InitCard+0x130>)
 81032b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81032b2:	fbb2 f3f3 	udiv	r3, r2, r3
 81032b6:	3301      	adds	r3, #1
 81032b8:	4618      	mov	r0, r3
 81032ba:	f7fe fcad 	bl	8101c18 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = MMC_PowerON(hmmc);
 81032be:	6878      	ldr	r0, [r7, #4]
 81032c0:	f000 fcb4 	bl	8103c2c <MMC_PowerON>
 81032c4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_MMC_ERROR_NONE)
 81032c6:	6a3b      	ldr	r3, [r7, #32]
 81032c8:	2b00      	cmp	r3, #0
 81032ca:	d00b      	beq.n	81032e4 <HAL_MMC_InitCard+0xc4>
  {
    hmmc->State = HAL_MMC_STATE_READY;
 81032cc:	687b      	ldr	r3, [r7, #4]
 81032ce:	2201      	movs	r2, #1
 81032d0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hmmc->ErrorCode |= errorstate;
 81032d4:	687b      	ldr	r3, [r7, #4]
 81032d6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 81032d8:	6a3b      	ldr	r3, [r7, #32]
 81032da:	431a      	orrs	r2, r3
 81032dc:	687b      	ldr	r3, [r7, #4]
 81032de:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 81032e0:	2301      	movs	r3, #1
 81032e2:	e02e      	b.n	8103342 <HAL_MMC_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = MMC_InitCard(hmmc);
 81032e4:	6878      	ldr	r0, [r7, #4]
 81032e6:	f000 fba3 	bl	8103a30 <MMC_InitCard>
 81032ea:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_MMC_ERROR_NONE)
 81032ec:	6a3b      	ldr	r3, [r7, #32]
 81032ee:	2b00      	cmp	r3, #0
 81032f0:	d00b      	beq.n	810330a <HAL_MMC_InitCard+0xea>
  {
    hmmc->State = HAL_MMC_STATE_READY;
 81032f2:	687b      	ldr	r3, [r7, #4]
 81032f4:	2201      	movs	r2, #1
 81032f6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    hmmc->ErrorCode |= errorstate;
 81032fa:	687b      	ldr	r3, [r7, #4]
 81032fc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 81032fe:	6a3b      	ldr	r3, [r7, #32]
 8103300:	431a      	orrs	r2, r3
 8103302:	687b      	ldr	r3, [r7, #4]
 8103304:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8103306:	2301      	movs	r3, #1
 8103308:	e01b      	b.n	8103342 <HAL_MMC_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hmmc->Instance, MMC_BLOCKSIZE);
 810330a:	687b      	ldr	r3, [r7, #4]
 810330c:	681b      	ldr	r3, [r3, #0]
 810330e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8103312:	4618      	mov	r0, r3
 8103314:	f005 fd64 	bl	8108de0 <SDMMC_CmdBlockLength>
 8103318:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_MMC_ERROR_NONE)
 810331a:	6a3b      	ldr	r3, [r7, #32]
 810331c:	2b00      	cmp	r3, #0
 810331e:	d00f      	beq.n	8103340 <HAL_MMC_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8103320:	687b      	ldr	r3, [r7, #4]
 8103322:	681b      	ldr	r3, [r3, #0]
 8103324:	4a0b      	ldr	r2, [pc, #44]	; (8103354 <HAL_MMC_InitCard+0x134>)
 8103326:	639a      	str	r2, [r3, #56]	; 0x38
    hmmc->ErrorCode |= errorstate;
 8103328:	687b      	ldr	r3, [r7, #4]
 810332a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 810332c:	6a3b      	ldr	r3, [r7, #32]
 810332e:	431a      	orrs	r2, r3
 8103330:	687b      	ldr	r3, [r7, #4]
 8103332:	635a      	str	r2, [r3, #52]	; 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 8103334:	687b      	ldr	r3, [r7, #4]
 8103336:	2201      	movs	r2, #1
 8103338:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 810333c:	2301      	movs	r3, #1
 810333e:	e000      	b.n	8103342 <HAL_MMC_InitCard+0x122>
  }

  return HAL_OK;
 8103340:	2300      	movs	r3, #0
}
 8103342:	4618      	mov	r0, r3
 8103344:	372c      	adds	r7, #44	; 0x2c
 8103346:	46bd      	mov	sp, r7
 8103348:	bd90      	pop	{r4, r7, pc}
 810334a:	bf00      	nop
 810334c:	014f8b59 	.word	0x014f8b59
 8103350:	00012110 	.word	0x00012110
 8103354:	1fe00fff 	.word	0x1fe00fff

08103358 <HAL_MMC_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_MMC_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_GetCardCSD(MMC_HandleTypeDef *hmmc, HAL_MMC_CardCSDTypeDef *pCSD)
{
 8103358:	b580      	push	{r7, lr}
 810335a:	b084      	sub	sp, #16
 810335c:	af00      	add	r7, sp, #0
 810335e:	6078      	str	r0, [r7, #4]
 8103360:	6039      	str	r1, [r7, #0]
  uint32_t block_nbr = 0;
 8103362:	2300      	movs	r3, #0
 8103364:	60fb      	str	r3, [r7, #12]

  pCSD->CSDStruct = (uint8_t)((hmmc->CSD[0] & 0xC0000000U) >> 30U);
 8103366:	687b      	ldr	r3, [r7, #4]
 8103368:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810336a:	0f9b      	lsrs	r3, r3, #30
 810336c:	b2da      	uxtb	r2, r3
 810336e:	683b      	ldr	r3, [r7, #0]
 8103370:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hmmc->CSD[0] & 0x3C000000U) >> 26U);
 8103372:	687b      	ldr	r3, [r7, #4]
 8103374:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103376:	0e9b      	lsrs	r3, r3, #26
 8103378:	b2db      	uxtb	r3, r3
 810337a:	f003 030f 	and.w	r3, r3, #15
 810337e:	b2da      	uxtb	r2, r3
 8103380:	683b      	ldr	r3, [r7, #0]
 8103382:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hmmc->CSD[0] & 0x03000000U) >> 24U);
 8103384:	687b      	ldr	r3, [r7, #4]
 8103386:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8103388:	0e1b      	lsrs	r3, r3, #24
 810338a:	b2db      	uxtb	r3, r3
 810338c:	f003 0303 	and.w	r3, r3, #3
 8103390:	b2da      	uxtb	r2, r3
 8103392:	683b      	ldr	r3, [r7, #0]
 8103394:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hmmc->CSD[0] & 0x00FF0000U) >> 16U);
 8103396:	687b      	ldr	r3, [r7, #4]
 8103398:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810339a:	0c1b      	lsrs	r3, r3, #16
 810339c:	b2da      	uxtb	r2, r3
 810339e:	683b      	ldr	r3, [r7, #0]
 81033a0:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hmmc->CSD[0] & 0x0000FF00U) >> 8U);
 81033a2:	687b      	ldr	r3, [r7, #4]
 81033a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81033a6:	0a1b      	lsrs	r3, r3, #8
 81033a8:	b2da      	uxtb	r2, r3
 81033aa:	683b      	ldr	r3, [r7, #0]
 81033ac:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hmmc->CSD[0] & 0x000000FFU);
 81033ae:	687b      	ldr	r3, [r7, #4]
 81033b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81033b2:	b2da      	uxtb	r2, r3
 81033b4:	683b      	ldr	r3, [r7, #0]
 81033b6:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hmmc->CSD[1] & 0xFFF00000U) >> 20U);
 81033b8:	687b      	ldr	r3, [r7, #4]
 81033ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81033bc:	0d1b      	lsrs	r3, r3, #20
 81033be:	b29a      	uxth	r2, r3
 81033c0:	683b      	ldr	r3, [r7, #0]
 81033c2:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hmmc->CSD[1] & 0x000F0000U) >> 16U);
 81033c4:	687b      	ldr	r3, [r7, #4]
 81033c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81033c8:	0c1b      	lsrs	r3, r3, #16
 81033ca:	b2db      	uxtb	r3, r3
 81033cc:	f003 030f 	and.w	r3, r3, #15
 81033d0:	b2da      	uxtb	r2, r3
 81033d2:	683b      	ldr	r3, [r7, #0]
 81033d4:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hmmc->CSD[1] & 0x00008000U) >> 15U);
 81033d6:	687b      	ldr	r3, [r7, #4]
 81033d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81033da:	0bdb      	lsrs	r3, r3, #15
 81033dc:	b2db      	uxtb	r3, r3
 81033de:	f003 0301 	and.w	r3, r3, #1
 81033e2:	b2da      	uxtb	r2, r3
 81033e4:	683b      	ldr	r3, [r7, #0]
 81033e6:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hmmc->CSD[1] & 0x00004000U) >> 14U);
 81033e8:	687b      	ldr	r3, [r7, #4]
 81033ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81033ec:	0b9b      	lsrs	r3, r3, #14
 81033ee:	b2db      	uxtb	r3, r3
 81033f0:	f003 0301 	and.w	r3, r3, #1
 81033f4:	b2da      	uxtb	r2, r3
 81033f6:	683b      	ldr	r3, [r7, #0]
 81033f8:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hmmc->CSD[1] & 0x00002000U) >> 13U);
 81033fa:	687b      	ldr	r3, [r7, #4]
 81033fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81033fe:	0b5b      	lsrs	r3, r3, #13
 8103400:	b2db      	uxtb	r3, r3
 8103402:	f003 0301 	and.w	r3, r3, #1
 8103406:	b2da      	uxtb	r2, r3
 8103408:	683b      	ldr	r3, [r7, #0]
 810340a:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hmmc->CSD[1] & 0x00001000U) >> 12U);
 810340c:	687b      	ldr	r3, [r7, #4]
 810340e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8103410:	0b1b      	lsrs	r3, r3, #12
 8103412:	b2db      	uxtb	r3, r3
 8103414:	f003 0301 	and.w	r3, r3, #1
 8103418:	b2da      	uxtb	r2, r3
 810341a:	683b      	ldr	r3, [r7, #0]
 810341c:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 810341e:	683b      	ldr	r3, [r7, #0]
 8103420:	2200      	movs	r2, #0
 8103422:	735a      	strb	r2, [r3, #13]

  if (MMC_ReadExtCSD(hmmc, &block_nbr, 212, 0x0FFFFFFFU) != HAL_OK) /* Field SEC_COUNT [215:212] */
 8103424:	f107 010c 	add.w	r1, r7, #12
 8103428:	f06f 4370 	mvn.w	r3, #4026531840	; 0xf0000000
 810342c:	22d4      	movs	r2, #212	; 0xd4
 810342e:	6878      	ldr	r0, [r7, #4]
 8103430:	f000 fc4c 	bl	8103ccc <MMC_ReadExtCSD>
 8103434:	4603      	mov	r3, r0
 8103436:	2b00      	cmp	r3, #0
 8103438:	d001      	beq.n	810343e <HAL_MMC_GetCardCSD+0xe6>
  {
    return HAL_ERROR;
 810343a:	2301      	movs	r3, #1
 810343c:	e129      	b.n	8103692 <HAL_MMC_GetCardCSD+0x33a>
  }

  if (hmmc->MmcCard.CardType == MMC_LOW_CAPACITY_CARD)
 810343e:	687b      	ldr	r3, [r7, #4]
 8103440:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8103442:	2b00      	cmp	r3, #0
 8103444:	d163      	bne.n	810350e <HAL_MMC_GetCardCSD+0x1b6>
  {
    pCSD->DeviceSize = (((hmmc->CSD[1] & 0x000003FFU) << 2U) | ((hmmc->CSD[2] & 0xC0000000U) >> 30U));
 8103446:	687b      	ldr	r3, [r7, #4]
 8103448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810344a:	009a      	lsls	r2, r3, #2
 810344c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8103450:	4013      	ands	r3, r2
 8103452:	687a      	ldr	r2, [r7, #4]
 8103454:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8103456:	0f92      	lsrs	r2, r2, #30
 8103458:	431a      	orrs	r2, r3
 810345a:	683b      	ldr	r3, [r7, #0]
 810345c:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hmmc->CSD[2] & 0x38000000U) >> 27U);
 810345e:	687b      	ldr	r3, [r7, #4]
 8103460:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103462:	0edb      	lsrs	r3, r3, #27
 8103464:	b2db      	uxtb	r3, r3
 8103466:	f003 0307 	and.w	r3, r3, #7
 810346a:	b2da      	uxtb	r2, r3
 810346c:	683b      	ldr	r3, [r7, #0]
 810346e:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hmmc->CSD[2] & 0x07000000U) >> 24U);
 8103470:	687b      	ldr	r3, [r7, #4]
 8103472:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103474:	0e1b      	lsrs	r3, r3, #24
 8103476:	b2db      	uxtb	r3, r3
 8103478:	f003 0307 	and.w	r3, r3, #7
 810347c:	b2da      	uxtb	r2, r3
 810347e:	683b      	ldr	r3, [r7, #0]
 8103480:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hmmc->CSD[2] & 0x00E00000U) >> 21U);
 8103482:	687b      	ldr	r3, [r7, #4]
 8103484:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103486:	0d5b      	lsrs	r3, r3, #21
 8103488:	b2db      	uxtb	r3, r3
 810348a:	f003 0307 	and.w	r3, r3, #7
 810348e:	b2da      	uxtb	r2, r3
 8103490:	683b      	ldr	r3, [r7, #0]
 8103492:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hmmc->CSD[2] & 0x001C0000U) >> 18U);
 8103494:	687b      	ldr	r3, [r7, #4]
 8103496:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8103498:	0c9b      	lsrs	r3, r3, #18
 810349a:	b2db      	uxtb	r3, r3
 810349c:	f003 0307 	and.w	r3, r3, #7
 81034a0:	b2da      	uxtb	r2, r3
 81034a2:	683b      	ldr	r3, [r7, #0]
 81034a4:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hmmc->CSD[2] & 0x00038000U) >> 15U);
 81034a6:	687b      	ldr	r3, [r7, #4]
 81034a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 81034aa:	0bdb      	lsrs	r3, r3, #15
 81034ac:	b2db      	uxtb	r3, r3
 81034ae:	f003 0307 	and.w	r3, r3, #7
 81034b2:	b2da      	uxtb	r2, r3
 81034b4:	683b      	ldr	r3, [r7, #0]
 81034b6:	761a      	strb	r2, [r3, #24]

    hmmc->MmcCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 81034b8:	683b      	ldr	r3, [r7, #0]
 81034ba:	691b      	ldr	r3, [r3, #16]
 81034bc:	1c5a      	adds	r2, r3, #1
 81034be:	687b      	ldr	r3, [r7, #4]
 81034c0:	645a      	str	r2, [r3, #68]	; 0x44
    hmmc->MmcCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 81034c2:	683b      	ldr	r3, [r7, #0]
 81034c4:	7e1b      	ldrb	r3, [r3, #24]
 81034c6:	b2db      	uxtb	r3, r3
 81034c8:	f003 0307 	and.w	r3, r3, #7
 81034cc:	3302      	adds	r3, #2
 81034ce:	2201      	movs	r2, #1
 81034d0:	fa02 f303 	lsl.w	r3, r2, r3
 81034d4:	687a      	ldr	r2, [r7, #4]
 81034d6:	6c52      	ldr	r2, [r2, #68]	; 0x44
 81034d8:	fb03 f202 	mul.w	r2, r3, r2
 81034dc:	687b      	ldr	r3, [r7, #4]
 81034de:	645a      	str	r2, [r3, #68]	; 0x44
    hmmc->MmcCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 81034e0:	683b      	ldr	r3, [r7, #0]
 81034e2:	7a1b      	ldrb	r3, [r3, #8]
 81034e4:	b2db      	uxtb	r3, r3
 81034e6:	f003 030f 	and.w	r3, r3, #15
 81034ea:	2201      	movs	r2, #1
 81034ec:	409a      	lsls	r2, r3
 81034ee:	687b      	ldr	r3, [r7, #4]
 81034f0:	649a      	str	r2, [r3, #72]	; 0x48

    hmmc->MmcCard.LogBlockNbr = (hmmc->MmcCard.BlockNbr) * ((hmmc->MmcCard.BlockSize) / 512U);
 81034f2:	687b      	ldr	r3, [r7, #4]
 81034f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81034f6:	687a      	ldr	r2, [r7, #4]
 81034f8:	6c92      	ldr	r2, [r2, #72]	; 0x48
 81034fa:	0a52      	lsrs	r2, r2, #9
 81034fc:	fb03 f202 	mul.w	r2, r3, r2
 8103500:	687b      	ldr	r3, [r7, #4]
 8103502:	64da      	str	r2, [r3, #76]	; 0x4c
    hmmc->MmcCard.LogBlockSize = 512U;
 8103504:	687b      	ldr	r3, [r7, #4]
 8103506:	f44f 7200 	mov.w	r2, #512	; 0x200
 810350a:	651a      	str	r2, [r3, #80]	; 0x50
 810350c:	e023      	b.n	8103556 <HAL_MMC_GetCardCSD+0x1fe>
  }
  else if (hmmc->MmcCard.CardType == MMC_HIGH_CAPACITY_CARD)
 810350e:	687b      	ldr	r3, [r7, #4]
 8103510:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8103512:	2b01      	cmp	r3, #1
 8103514:	d10f      	bne.n	8103536 <HAL_MMC_GetCardCSD+0x1de>
  {
    hmmc->MmcCard.BlockNbr = block_nbr;
 8103516:	68fa      	ldr	r2, [r7, #12]
 8103518:	687b      	ldr	r3, [r7, #4]
 810351a:	645a      	str	r2, [r3, #68]	; 0x44
    hmmc->MmcCard.LogBlockNbr = hmmc->MmcCard.BlockNbr;
 810351c:	687b      	ldr	r3, [r7, #4]
 810351e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8103520:	687b      	ldr	r3, [r7, #4]
 8103522:	64da      	str	r2, [r3, #76]	; 0x4c
    hmmc->MmcCard.BlockSize = 512U;
 8103524:	687b      	ldr	r3, [r7, #4]
 8103526:	f44f 7200 	mov.w	r2, #512	; 0x200
 810352a:	649a      	str	r2, [r3, #72]	; 0x48
    hmmc->MmcCard.LogBlockSize = hmmc->MmcCard.BlockSize;
 810352c:	687b      	ldr	r3, [r7, #4]
 810352e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8103530:	687b      	ldr	r3, [r7, #4]
 8103532:	651a      	str	r2, [r3, #80]	; 0x50
 8103534:	e00f      	b.n	8103556 <HAL_MMC_GetCardCSD+0x1fe>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8103536:	687b      	ldr	r3, [r7, #4]
 8103538:	681b      	ldr	r3, [r3, #0]
 810353a:	4a58      	ldr	r2, [pc, #352]	; (810369c <HAL_MMC_GetCardCSD+0x344>)
 810353c:	639a      	str	r2, [r3, #56]	; 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_UNSUPPORTED_FEATURE;
 810353e:	687b      	ldr	r3, [r7, #4]
 8103540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103542:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8103546:	687b      	ldr	r3, [r7, #4]
 8103548:	635a      	str	r2, [r3, #52]	; 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 810354a:	687b      	ldr	r3, [r7, #4]
 810354c:	2201      	movs	r2, #1
 810354e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 8103552:	2301      	movs	r3, #1
 8103554:	e09d      	b.n	8103692 <HAL_MMC_GetCardCSD+0x33a>
  }

  pCSD->EraseGrSize = (uint8_t)((hmmc->CSD[2] & 0x00004000U) >> 14U);
 8103556:	687b      	ldr	r3, [r7, #4]
 8103558:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810355a:	0b9b      	lsrs	r3, r3, #14
 810355c:	b2db      	uxtb	r3, r3
 810355e:	f003 0301 	and.w	r3, r3, #1
 8103562:	b2da      	uxtb	r2, r3
 8103564:	683b      	ldr	r3, [r7, #0]
 8103566:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hmmc->CSD[2] & 0x00003F80U) >> 7U);
 8103568:	687b      	ldr	r3, [r7, #4]
 810356a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810356c:	09db      	lsrs	r3, r3, #7
 810356e:	b2db      	uxtb	r3, r3
 8103570:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8103574:	b2da      	uxtb	r2, r3
 8103576:	683b      	ldr	r3, [r7, #0]
 8103578:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hmmc->CSD[2] & 0x0000007FU);
 810357a:	687b      	ldr	r3, [r7, #4]
 810357c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 810357e:	b2db      	uxtb	r3, r3
 8103580:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8103584:	b2da      	uxtb	r2, r3
 8103586:	683b      	ldr	r3, [r7, #0]
 8103588:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hmmc->CSD[3] & 0x80000000U) >> 31U);
 810358a:	687b      	ldr	r3, [r7, #4]
 810358c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 810358e:	0fdb      	lsrs	r3, r3, #31
 8103590:	b2da      	uxtb	r2, r3
 8103592:	683b      	ldr	r3, [r7, #0]
 8103594:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hmmc->CSD[3] & 0x60000000U) >> 29U);
 8103596:	687b      	ldr	r3, [r7, #4]
 8103598:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 810359a:	0f5b      	lsrs	r3, r3, #29
 810359c:	b2db      	uxtb	r3, r3
 810359e:	f003 0303 	and.w	r3, r3, #3
 81035a2:	b2da      	uxtb	r2, r3
 81035a4:	683b      	ldr	r3, [r7, #0]
 81035a6:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hmmc->CSD[3] & 0x1C000000U) >> 26U);
 81035a8:	687b      	ldr	r3, [r7, #4]
 81035aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81035ac:	0e9b      	lsrs	r3, r3, #26
 81035ae:	b2db      	uxtb	r3, r3
 81035b0:	f003 0307 	and.w	r3, r3, #7
 81035b4:	b2da      	uxtb	r2, r3
 81035b6:	683b      	ldr	r3, [r7, #0]
 81035b8:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hmmc->CSD[3] & 0x03C00000U) >> 22U);
 81035ba:	687b      	ldr	r3, [r7, #4]
 81035bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81035be:	0d9b      	lsrs	r3, r3, #22
 81035c0:	b2db      	uxtb	r3, r3
 81035c2:	f003 030f 	and.w	r3, r3, #15
 81035c6:	b2da      	uxtb	r2, r3
 81035c8:	683b      	ldr	r3, [r7, #0]
 81035ca:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hmmc->CSD[3] & 0x00200000U) >> 21U);
 81035cc:	687b      	ldr	r3, [r7, #4]
 81035ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81035d0:	0d5b      	lsrs	r3, r3, #21
 81035d2:	b2db      	uxtb	r3, r3
 81035d4:	f003 0301 	and.w	r3, r3, #1
 81035d8:	b2da      	uxtb	r2, r3
 81035da:	683b      	ldr	r3, [r7, #0]
 81035dc:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 81035e0:	683b      	ldr	r3, [r7, #0]
 81035e2:	2200      	movs	r2, #0
 81035e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hmmc->CSD[3] & 0x00010000U) >> 16U);
 81035e8:	687b      	ldr	r3, [r7, #4]
 81035ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 81035ec:	0c1b      	lsrs	r3, r3, #16
 81035ee:	b2db      	uxtb	r3, r3
 81035f0:	f003 0301 	and.w	r3, r3, #1
 81035f4:	b2da      	uxtb	r2, r3
 81035f6:	683b      	ldr	r3, [r7, #0]
 81035f8:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hmmc->CSD[3] & 0x00008000U) >> 15U);
 81035fc:	687b      	ldr	r3, [r7, #4]
 81035fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103600:	0bdb      	lsrs	r3, r3, #15
 8103602:	b2db      	uxtb	r3, r3
 8103604:	f003 0301 	and.w	r3, r3, #1
 8103608:	b2da      	uxtb	r2, r3
 810360a:	683b      	ldr	r3, [r7, #0]
 810360c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hmmc->CSD[3] & 0x00004000U) >> 14U);
 8103610:	687b      	ldr	r3, [r7, #4]
 8103612:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103614:	0b9b      	lsrs	r3, r3, #14
 8103616:	b2db      	uxtb	r3, r3
 8103618:	f003 0301 	and.w	r3, r3, #1
 810361c:	b2da      	uxtb	r2, r3
 810361e:	683b      	ldr	r3, [r7, #0]
 8103620:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hmmc->CSD[3] & 0x00002000U) >> 13U);
 8103624:	687b      	ldr	r3, [r7, #4]
 8103626:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103628:	0b5b      	lsrs	r3, r3, #13
 810362a:	b2db      	uxtb	r3, r3
 810362c:	f003 0301 	and.w	r3, r3, #1
 8103630:	b2da      	uxtb	r2, r3
 8103632:	683b      	ldr	r3, [r7, #0]
 8103634:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hmmc->CSD[3] & 0x00001000U) >> 12U);
 8103638:	687b      	ldr	r3, [r7, #4]
 810363a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 810363c:	0b1b      	lsrs	r3, r3, #12
 810363e:	b2db      	uxtb	r3, r3
 8103640:	f003 0301 	and.w	r3, r3, #1
 8103644:	b2da      	uxtb	r2, r3
 8103646:	683b      	ldr	r3, [r7, #0]
 8103648:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hmmc->CSD[3] & 0x00000C00U) >> 10U);
 810364c:	687b      	ldr	r3, [r7, #4]
 810364e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103650:	0a9b      	lsrs	r3, r3, #10
 8103652:	b2db      	uxtb	r3, r3
 8103654:	f003 0303 	and.w	r3, r3, #3
 8103658:	b2da      	uxtb	r2, r3
 810365a:	683b      	ldr	r3, [r7, #0]
 810365c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC = (uint8_t)((hmmc->CSD[3] & 0x00000300U) >> 8U);
 8103660:	687b      	ldr	r3, [r7, #4]
 8103662:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103664:	0a1b      	lsrs	r3, r3, #8
 8103666:	b2db      	uxtb	r3, r3
 8103668:	f003 0303 	and.w	r3, r3, #3
 810366c:	b2da      	uxtb	r2, r3
 810366e:	683b      	ldr	r3, [r7, #0]
 8103670:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hmmc->CSD[3] & 0x000000FEU) >> 1U);
 8103674:	687b      	ldr	r3, [r7, #4]
 8103676:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8103678:	085b      	lsrs	r3, r3, #1
 810367a:	b2db      	uxtb	r3, r3
 810367c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8103680:	b2da      	uxtb	r2, r3
 8103682:	683b      	ldr	r3, [r7, #0]
 8103684:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8103688:	683b      	ldr	r3, [r7, #0]
 810368a:	2201      	movs	r2, #1
 810368c:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8103690:	2300      	movs	r3, #0
}
 8103692:	4618      	mov	r0, r3
 8103694:	3710      	adds	r7, #16
 8103696:	46bd      	mov	sp, r7
 8103698:	bd80      	pop	{r7, pc}
 810369a:	bf00      	nop
 810369c:	1fe00fff 	.word	0x1fe00fff

081036a0 <HAL_MMC_GetCardExtCSD>:
  *         Extended CSD register parameters
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_GetCardExtCSD(MMC_HandleTypeDef *hmmc, uint32_t *pExtCSD, uint32_t Timeout)
{
 81036a0:	b580      	push	{r7, lr}
 81036a2:	b08e      	sub	sp, #56	; 0x38
 81036a4:	af00      	add	r7, sp, #0
 81036a6:	60f8      	str	r0, [r7, #12]
 81036a8:	60b9      	str	r1, [r7, #8]
 81036aa:	607a      	str	r2, [r7, #4]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 81036ac:	f7fe faa8 	bl	8101c00 <HAL_GetTick>
 81036b0:	62f8      	str	r0, [r7, #44]	; 0x2c
  uint32_t count;
  uint32_t *tmp_buf;

  if (NULL == pExtCSD)
 81036b2:	68bb      	ldr	r3, [r7, #8]
 81036b4:	2b00      	cmp	r3, #0
 81036b6:	d107      	bne.n	81036c8 <HAL_MMC_GetCardExtCSD+0x28>
  {
    hmmc->ErrorCode |= HAL_MMC_ERROR_PARAM;
 81036b8:	68fb      	ldr	r3, [r7, #12]
 81036ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81036bc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 81036c0:	68fb      	ldr	r3, [r7, #12]
 81036c2:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 81036c4:	2301      	movs	r3, #1
 81036c6:	e0de      	b.n	8103886 <HAL_MMC_GetCardExtCSD+0x1e6>
  }

  if (hmmc->State == HAL_MMC_STATE_READY)
 81036c8:	68fb      	ldr	r3, [r7, #12]
 81036ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 81036ce:	b2db      	uxtb	r3, r3
 81036d0:	2b01      	cmp	r3, #1
 81036d2:	f040 80d7 	bne.w	8103884 <HAL_MMC_GetCardExtCSD+0x1e4>
  {
    hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 81036d6:	68fb      	ldr	r3, [r7, #12]
 81036d8:	2200      	movs	r2, #0
 81036da:	635a      	str	r2, [r3, #52]	; 0x34

    hmmc->State = HAL_MMC_STATE_BUSY;
 81036dc:	68fb      	ldr	r3, [r7, #12]
 81036de:	2203      	movs	r2, #3
 81036e0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

    /* Initialize data control register */
    hmmc->Instance->DCTRL = 0;
 81036e4:	68fb      	ldr	r3, [r7, #12]
 81036e6:	681b      	ldr	r3, [r3, #0]
 81036e8:	2200      	movs	r2, #0
 81036ea:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Initiaize the destination pointer */
    tmp_buf = pExtCSD;
 81036ec:	68bb      	ldr	r3, [r7, #8]
 81036ee:	633b      	str	r3, [r7, #48]	; 0x30

    /* Configure the MMC DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 81036f0:	f04f 33ff 	mov.w	r3, #4294967295
 81036f4:	613b      	str	r3, [r7, #16]
    config.DataLength    = 512U;
 81036f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 81036fa:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 81036fc:	2390      	movs	r3, #144	; 0x90
 81036fe:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8103700:	2302      	movs	r3, #2
 8103702:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8103704:	2300      	movs	r3, #0
 8103706:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8103708:	2300      	movs	r3, #0
 810370a:	627b      	str	r3, [r7, #36]	; 0x24
    (void)SDMMC_ConfigData(hmmc->Instance, &config);
 810370c:	68fb      	ldr	r3, [r7, #12]
 810370e:	681b      	ldr	r3, [r3, #0]
 8103710:	f107 0210 	add.w	r2, r7, #16
 8103714:	4611      	mov	r1, r2
 8103716:	4618      	mov	r0, r3
 8103718:	f005 fb36 	bl	8108d88 <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hmmc->Instance);
 810371c:	68fb      	ldr	r3, [r7, #12]
 810371e:	681b      	ldr	r3, [r3, #0]
 8103720:	68da      	ldr	r2, [r3, #12]
 8103722:	68fb      	ldr	r3, [r7, #12]
 8103724:	681b      	ldr	r3, [r3, #0]
 8103726:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 810372a:	60da      	str	r2, [r3, #12]

    /* Send ExtCSD Read command to Card */
    errorstate = SDMMC_CmdSendEXTCSD(hmmc->Instance, 0);
 810372c:	68fb      	ldr	r3, [r7, #12]
 810372e:	681b      	ldr	r3, [r3, #0]
 8103730:	2100      	movs	r1, #0
 8103732:	4618      	mov	r0, r3
 8103734:	f005 fc82 	bl	810903c <SDMMC_CmdSendEXTCSD>
 8103738:	62b8      	str	r0, [r7, #40]	; 0x28
    if (errorstate != HAL_MMC_ERROR_NONE)
 810373a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810373c:	2b00      	cmp	r3, #0
 810373e:	d045      	beq.n	81037cc <HAL_MMC_GetCardExtCSD+0x12c>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8103740:	68fb      	ldr	r3, [r7, #12]
 8103742:	681b      	ldr	r3, [r3, #0]
 8103744:	4a52      	ldr	r2, [pc, #328]	; (8103890 <HAL_MMC_GetCardExtCSD+0x1f0>)
 8103746:	639a      	str	r2, [r3, #56]	; 0x38
      hmmc->ErrorCode |= errorstate;
 8103748:	68fb      	ldr	r3, [r7, #12]
 810374a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 810374c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810374e:	431a      	orrs	r2, r3
 8103750:	68fb      	ldr	r3, [r7, #12]
 8103752:	635a      	str	r2, [r3, #52]	; 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 8103754:	68fb      	ldr	r3, [r7, #12]
 8103756:	2201      	movs	r2, #1
 8103758:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 810375c:	2301      	movs	r3, #1
 810375e:	e092      	b.n	8103886 <HAL_MMC_GetCardExtCSD+0x1e6>

    /* Poll on SDMMC flags */
    while (!__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR |
                               SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
    {
      if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXFIFOHF))
 8103760:	68fb      	ldr	r3, [r7, #12]
 8103762:	681b      	ldr	r3, [r3, #0]
 8103764:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103766:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 810376a:	2b00      	cmp	r3, #0
 810376c:	d013      	beq.n	8103796 <HAL_MMC_GetCardExtCSD+0xf6>
      {
        /* Read data from SDMMC Rx FIFO */
        for (count = 0U; count < 8U; count++)
 810376e:	2300      	movs	r3, #0
 8103770:	637b      	str	r3, [r7, #52]	; 0x34
 8103772:	e00d      	b.n	8103790 <HAL_MMC_GetCardExtCSD+0xf0>
        {
          *tmp_buf = SDMMC_ReadFIFO(hmmc->Instance);
 8103774:	68fb      	ldr	r3, [r7, #12]
 8103776:	681b      	ldr	r3, [r3, #0]
 8103778:	4618      	mov	r0, r3
 810377a:	f005 fa8f 	bl	8108c9c <SDMMC_ReadFIFO>
 810377e:	4602      	mov	r2, r0
 8103780:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103782:	601a      	str	r2, [r3, #0]
          tmp_buf++;
 8103784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103786:	3304      	adds	r3, #4
 8103788:	633b      	str	r3, [r7, #48]	; 0x30
        for (count = 0U; count < 8U; count++)
 810378a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810378c:	3301      	adds	r3, #1
 810378e:	637b      	str	r3, [r7, #52]	; 0x34
 8103790:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8103792:	2b07      	cmp	r3, #7
 8103794:	d9ee      	bls.n	8103774 <HAL_MMC_GetCardExtCSD+0xd4>
        }
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 8103796:	f7fe fa33 	bl	8101c00 <HAL_GetTick>
 810379a:	4602      	mov	r2, r0
 810379c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 810379e:	1ad3      	subs	r3, r2, r3
 81037a0:	687a      	ldr	r2, [r7, #4]
 81037a2:	429a      	cmp	r2, r3
 81037a4:	d902      	bls.n	81037ac <HAL_MMC_GetCardExtCSD+0x10c>
 81037a6:	687b      	ldr	r3, [r7, #4]
 81037a8:	2b00      	cmp	r3, #0
 81037aa:	d10f      	bne.n	81037cc <HAL_MMC_GetCardExtCSD+0x12c>
      {
        /* Clear all the static flags */
        __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 81037ac:	68fb      	ldr	r3, [r7, #12]
 81037ae:	681b      	ldr	r3, [r3, #0]
 81037b0:	4a37      	ldr	r2, [pc, #220]	; (8103890 <HAL_MMC_GetCardExtCSD+0x1f0>)
 81037b2:	639a      	str	r2, [r3, #56]	; 0x38
        hmmc->ErrorCode |= HAL_MMC_ERROR_TIMEOUT;
 81037b4:	68fb      	ldr	r3, [r7, #12]
 81037b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81037b8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 81037bc:	68fb      	ldr	r3, [r7, #12]
 81037be:	635a      	str	r2, [r3, #52]	; 0x34
        hmmc->State = HAL_MMC_STATE_READY;
 81037c0:	68fb      	ldr	r3, [r7, #12]
 81037c2:	2201      	movs	r2, #1
 81037c4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        return HAL_TIMEOUT;
 81037c8:	2303      	movs	r3, #3
 81037ca:	e05c      	b.n	8103886 <HAL_MMC_GetCardExtCSD+0x1e6>
    while (!__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR |
 81037cc:	68fb      	ldr	r3, [r7, #12]
 81037ce:	681b      	ldr	r3, [r3, #0]
 81037d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81037d2:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 81037d6:	2b00      	cmp	r3, #0
 81037d8:	d0c2      	beq.n	8103760 <HAL_MMC_GetCardExtCSD+0xc0>
      }
    }

    __SDMMC_CMDTRANS_DISABLE(hmmc->Instance);
 81037da:	68fb      	ldr	r3, [r7, #12]
 81037dc:	681b      	ldr	r3, [r3, #0]
 81037de:	68da      	ldr	r2, [r3, #12]
 81037e0:	68fb      	ldr	r3, [r7, #12]
 81037e2:	681b      	ldr	r3, [r3, #0]
 81037e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 81037e8:	60da      	str	r2, [r3, #12]

    /* Get error state */
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DTIMEOUT))
 81037ea:	68fb      	ldr	r3, [r7, #12]
 81037ec:	681b      	ldr	r3, [r3, #0]
 81037ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81037f0:	f003 0308 	and.w	r3, r3, #8
 81037f4:	2b00      	cmp	r3, #0
 81037f6:	d00f      	beq.n	8103818 <HAL_MMC_GetCardExtCSD+0x178>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 81037f8:	68fb      	ldr	r3, [r7, #12]
 81037fa:	681b      	ldr	r3, [r3, #0]
 81037fc:	4a24      	ldr	r2, [pc, #144]	; (8103890 <HAL_MMC_GetCardExtCSD+0x1f0>)
 81037fe:	639a      	str	r2, [r3, #56]	; 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_TIMEOUT;
 8103800:	68fb      	ldr	r3, [r7, #12]
 8103802:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103804:	f043 0208 	orr.w	r2, r3, #8
 8103808:	68fb      	ldr	r3, [r7, #12]
 810380a:	635a      	str	r2, [r3, #52]	; 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 810380c:	68fb      	ldr	r3, [r7, #12]
 810380e:	2201      	movs	r2, #1
 8103810:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8103814:	2301      	movs	r3, #1
 8103816:	e036      	b.n	8103886 <HAL_MMC_GetCardExtCSD+0x1e6>
    }
    else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DCRCFAIL))
 8103818:	68fb      	ldr	r3, [r7, #12]
 810381a:	681b      	ldr	r3, [r3, #0]
 810381c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810381e:	f003 0302 	and.w	r3, r3, #2
 8103822:	2b00      	cmp	r3, #0
 8103824:	d00f      	beq.n	8103846 <HAL_MMC_GetCardExtCSD+0x1a6>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8103826:	68fb      	ldr	r3, [r7, #12]
 8103828:	681b      	ldr	r3, [r3, #0]
 810382a:	4a19      	ldr	r2, [pc, #100]	; (8103890 <HAL_MMC_GetCardExtCSD+0x1f0>)
 810382c:	639a      	str	r2, [r3, #56]	; 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_CRC_FAIL;
 810382e:	68fb      	ldr	r3, [r7, #12]
 8103830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103832:	f043 0202 	orr.w	r2, r3, #2
 8103836:	68fb      	ldr	r3, [r7, #12]
 8103838:	635a      	str	r2, [r3, #52]	; 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 810383a:	68fb      	ldr	r3, [r7, #12]
 810383c:	2201      	movs	r2, #1
 810383e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8103842:	2301      	movs	r3, #1
 8103844:	e01f      	b.n	8103886 <HAL_MMC_GetCardExtCSD+0x1e6>
    }
    else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR))
 8103846:	68fb      	ldr	r3, [r7, #12]
 8103848:	681b      	ldr	r3, [r3, #0]
 810384a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810384c:	f003 0320 	and.w	r3, r3, #32
 8103850:	2b00      	cmp	r3, #0
 8103852:	d00f      	beq.n	8103874 <HAL_MMC_GetCardExtCSD+0x1d4>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8103854:	68fb      	ldr	r3, [r7, #12]
 8103856:	681b      	ldr	r3, [r3, #0]
 8103858:	4a0d      	ldr	r2, [pc, #52]	; (8103890 <HAL_MMC_GetCardExtCSD+0x1f0>)
 810385a:	639a      	str	r2, [r3, #56]	; 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_RX_OVERRUN;
 810385c:	68fb      	ldr	r3, [r7, #12]
 810385e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103860:	f043 0220 	orr.w	r2, r3, #32
 8103864:	68fb      	ldr	r3, [r7, #12]
 8103866:	635a      	str	r2, [r3, #52]	; 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 8103868:	68fb      	ldr	r3, [r7, #12]
 810386a:	2201      	movs	r2, #1
 810386c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8103870:	2301      	movs	r3, #1
 8103872:	e008      	b.n	8103886 <HAL_MMC_GetCardExtCSD+0x1e6>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_DATA_FLAGS);
 8103874:	68fb      	ldr	r3, [r7, #12]
 8103876:	681b      	ldr	r3, [r3, #0]
 8103878:	4a06      	ldr	r2, [pc, #24]	; (8103894 <HAL_MMC_GetCardExtCSD+0x1f4>)
 810387a:	639a      	str	r2, [r3, #56]	; 0x38
    hmmc->State = HAL_MMC_STATE_READY;
 810387c:	68fb      	ldr	r3, [r7, #12]
 810387e:	2201      	movs	r2, #1
 8103880:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  }

  return HAL_OK;
 8103884:	2300      	movs	r3, #0
}
 8103886:	4618      	mov	r0, r3
 8103888:	3738      	adds	r7, #56	; 0x38
 810388a:	46bd      	mov	sp, r7
 810388c:	bd80      	pop	{r7, pc}
 810388e:	bf00      	nop
 8103890:	1fe00fff 	.word	0x1fe00fff
 8103894:	18000f3a 	.word	0x18000f3a

08103898 <HAL_MMC_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_ConfigWideBusOperation(MMC_HandleTypeDef *hmmc, uint32_t WideMode)
{
 8103898:	b5b0      	push	{r4, r5, r7, lr}
 810389a:	b08c      	sub	sp, #48	; 0x30
 810389c:	af02      	add	r7, sp, #8
 810389e:	6078      	str	r0, [r7, #4]
 81038a0:	6039      	str	r1, [r7, #0]
  uint32_t count;
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t response = 0U;
 81038a2:	2300      	movs	r3, #0
 81038a4:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hmmc->State = HAL_MMC_STATE_BUSY;
 81038a6:	687b      	ldr	r3, [r7, #4]
 81038a8:	2203      	movs	r2, #3
 81038aa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  /* Check and update the power class if needed */
  if ((hmmc->Instance->CLKCR & SDMMC_CLKCR_BUSSPEED) != 0U)
 81038ae:	687b      	ldr	r3, [r7, #4]
 81038b0:	681b      	ldr	r3, [r3, #0]
 81038b2:	685b      	ldr	r3, [r3, #4]
 81038b4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 81038b8:	2b00      	cmp	r3, #0
 81038ba:	d014      	beq.n	81038e6 <HAL_MMC_ConfigWideBusOperation+0x4e>
  {
    if ((hmmc->Instance->CLKCR & SDMMC_CLKCR_DDR) != 0U)
 81038bc:	687b      	ldr	r3, [r7, #4]
 81038be:	681b      	ldr	r3, [r3, #0]
 81038c0:	685b      	ldr	r3, [r3, #4]
 81038c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 81038c6:	2b00      	cmp	r3, #0
 81038c8:	d006      	beq.n	81038d8 <HAL_MMC_ConfigWideBusOperation+0x40>
    {
      errorstate = MMC_PwrClassUpdate(hmmc, WideMode, SDMMC_SPEED_MODE_DDR);
 81038ca:	2204      	movs	r2, #4
 81038cc:	6839      	ldr	r1, [r7, #0]
 81038ce:	6878      	ldr	r0, [r7, #4]
 81038d0:	f000 faf0 	bl	8103eb4 <MMC_PwrClassUpdate>
 81038d4:	6238      	str	r0, [r7, #32]
 81038d6:	e00c      	b.n	81038f2 <HAL_MMC_ConfigWideBusOperation+0x5a>
    }
    else
    {
      errorstate = MMC_PwrClassUpdate(hmmc, WideMode, SDMMC_SPEED_MODE_HIGH);
 81038d8:	2202      	movs	r2, #2
 81038da:	6839      	ldr	r1, [r7, #0]
 81038dc:	6878      	ldr	r0, [r7, #4]
 81038de:	f000 fae9 	bl	8103eb4 <MMC_PwrClassUpdate>
 81038e2:	6238      	str	r0, [r7, #32]
 81038e4:	e005      	b.n	81038f2 <HAL_MMC_ConfigWideBusOperation+0x5a>
    }
  }
  else
  {
    errorstate = MMC_PwrClassUpdate(hmmc, WideMode, SDMMC_SPEED_MODE_DEFAULT);
 81038e6:	2201      	movs	r2, #1
 81038e8:	6839      	ldr	r1, [r7, #0]
 81038ea:	6878      	ldr	r0, [r7, #4]
 81038ec:	f000 fae2 	bl	8103eb4 <MMC_PwrClassUpdate>
 81038f0:	6238      	str	r0, [r7, #32]
  }

  if (errorstate == HAL_MMC_ERROR_NONE)
 81038f2:	6a3b      	ldr	r3, [r7, #32]
 81038f4:	2b00      	cmp	r3, #0
 81038f6:	d17b      	bne.n	81039f0 <HAL_MMC_ConfigWideBusOperation+0x158>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 81038f8:	683b      	ldr	r3, [r7, #0]
 81038fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 81038fe:	d107      	bne.n	8103910 <HAL_MMC_ConfigWideBusOperation+0x78>
    {
      errorstate = SDMMC_CmdSwitch(hmmc->Instance, 0x03B70200U);
 8103900:	687b      	ldr	r3, [r7, #4]
 8103902:	681b      	ldr	r3, [r3, #0]
 8103904:	4946      	ldr	r1, [pc, #280]	; (8103a20 <HAL_MMC_ConfigWideBusOperation+0x188>)
 8103906:	4618      	mov	r0, r3
 8103908:	f005 fb75 	bl	8108ff6 <SDMMC_CmdSwitch>
 810390c:	6238      	str	r0, [r7, #32]
 810390e:	e019      	b.n	8103944 <HAL_MMC_ConfigWideBusOperation+0xac>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 8103910:	683b      	ldr	r3, [r7, #0]
 8103912:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8103916:	d107      	bne.n	8103928 <HAL_MMC_ConfigWideBusOperation+0x90>
    {
      errorstate = SDMMC_CmdSwitch(hmmc->Instance, 0x03B70100U);
 8103918:	687b      	ldr	r3, [r7, #4]
 810391a:	681b      	ldr	r3, [r3, #0]
 810391c:	4941      	ldr	r1, [pc, #260]	; (8103a24 <HAL_MMC_ConfigWideBusOperation+0x18c>)
 810391e:	4618      	mov	r0, r3
 8103920:	f005 fb69 	bl	8108ff6 <SDMMC_CmdSwitch>
 8103924:	6238      	str	r0, [r7, #32]
 8103926:	e00d      	b.n	8103944 <HAL_MMC_ConfigWideBusOperation+0xac>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 8103928:	683b      	ldr	r3, [r7, #0]
 810392a:	2b00      	cmp	r3, #0
 810392c:	d107      	bne.n	810393e <HAL_MMC_ConfigWideBusOperation+0xa6>
    {
      errorstate = SDMMC_CmdSwitch(hmmc->Instance, 0x03B70000U);
 810392e:	687b      	ldr	r3, [r7, #4]
 8103930:	681b      	ldr	r3, [r3, #0]
 8103932:	493d      	ldr	r1, [pc, #244]	; (8103a28 <HAL_MMC_ConfigWideBusOperation+0x190>)
 8103934:	4618      	mov	r0, r3
 8103936:	f005 fb5e 	bl	8108ff6 <SDMMC_CmdSwitch>
 810393a:	6238      	str	r0, [r7, #32]
 810393c:	e002      	b.n	8103944 <HAL_MMC_ConfigWideBusOperation+0xac>
    }
    else
    {
      /* WideMode is not a valid argument*/
      errorstate = HAL_MMC_ERROR_PARAM;
 810393e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8103942:	623b      	str	r3, [r7, #32]
    }

    /* Check for switch error and violation of the trial number of sending CMD 13 */
    if (errorstate == HAL_MMC_ERROR_NONE)
 8103944:	6a3b      	ldr	r3, [r7, #32]
 8103946:	2b00      	cmp	r3, #0
 8103948:	d152      	bne.n	81039f0 <HAL_MMC_ConfigWideBusOperation+0x158>
    {
      /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
      count = SDMMC_MAX_TRIAL;
 810394a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 810394e:	627b      	str	r3, [r7, #36]	; 0x24
      do
      {
        errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 8103950:	687b      	ldr	r3, [r7, #4]
 8103952:	681a      	ldr	r2, [r3, #0]
 8103954:	687b      	ldr	r3, [r7, #4]
 8103956:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103958:	041b      	lsls	r3, r3, #16
 810395a:	4619      	mov	r1, r3
 810395c:	4610      	mov	r0, r2
 810395e:	f005 fb07 	bl	8108f70 <SDMMC_CmdSendStatus>
 8103962:	6238      	str	r0, [r7, #32]
        if (errorstate != HAL_MMC_ERROR_NONE)
 8103964:	6a3b      	ldr	r3, [r7, #32]
 8103966:	2b00      	cmp	r3, #0
 8103968:	d112      	bne.n	8103990 <HAL_MMC_ConfigWideBusOperation+0xf8>
        {
          break;
        }

        /* Get command response */
        response = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 810396a:	687b      	ldr	r3, [r7, #4]
 810396c:	681b      	ldr	r3, [r3, #0]
 810396e:	2100      	movs	r1, #0
 8103970:	4618      	mov	r0, r3
 8103972:	f005 f9f6 	bl	8108d62 <SDMMC_GetResponse>
 8103976:	61f8      	str	r0, [r7, #28]
        count--;
 8103978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810397a:	3b01      	subs	r3, #1
 810397c:	627b      	str	r3, [r7, #36]	; 0x24
      } while (((response & 0x100U) == 0U) && (count != 0U));
 810397e:	69fb      	ldr	r3, [r7, #28]
 8103980:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103984:	2b00      	cmp	r3, #0
 8103986:	d104      	bne.n	8103992 <HAL_MMC_ConfigWideBusOperation+0xfa>
 8103988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810398a:	2b00      	cmp	r3, #0
 810398c:	d1e0      	bne.n	8103950 <HAL_MMC_ConfigWideBusOperation+0xb8>
 810398e:	e000      	b.n	8103992 <HAL_MMC_ConfigWideBusOperation+0xfa>
          break;
 8103990:	bf00      	nop

      /* Check the status after the switch command execution */
      if ((count != 0U) && (errorstate == HAL_MMC_ERROR_NONE))
 8103992:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8103994:	2b00      	cmp	r3, #0
 8103996:	d025      	beq.n	81039e4 <HAL_MMC_ConfigWideBusOperation+0x14c>
 8103998:	6a3b      	ldr	r3, [r7, #32]
 810399a:	2b00      	cmp	r3, #0
 810399c:	d122      	bne.n	81039e4 <HAL_MMC_ConfigWideBusOperation+0x14c>
      {
        /* Check the bit SWITCH_ERROR of the device status */
        if ((response & 0x80U) != 0U)
 810399e:	69fb      	ldr	r3, [r7, #28]
 81039a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81039a4:	2b00      	cmp	r3, #0
 81039a6:	d003      	beq.n	81039b0 <HAL_MMC_ConfigWideBusOperation+0x118>
        {
          errorstate = SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 81039a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 81039ac:	623b      	str	r3, [r7, #32]
        if ((response & 0x80U) != 0U)
 81039ae:	e01f      	b.n	81039f0 <HAL_MMC_ConfigWideBusOperation+0x158>
        }
        else
        {
          /* Configure the SDMMC peripheral */
          Init = hmmc->Init;
 81039b0:	687b      	ldr	r3, [r7, #4]
 81039b2:	f107 0408 	add.w	r4, r7, #8
 81039b6:	1d1d      	adds	r5, r3, #4
 81039b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 81039ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 81039bc:	682b      	ldr	r3, [r5, #0]
 81039be:	6023      	str	r3, [r4, #0]
          Init.BusWide = WideMode;
 81039c0:	683b      	ldr	r3, [r7, #0]
 81039c2:	613b      	str	r3, [r7, #16]
          (void)SDMMC_Init(hmmc->Instance, Init);
 81039c4:	687b      	ldr	r3, [r7, #4]
 81039c6:	681c      	ldr	r4, [r3, #0]
 81039c8:	466a      	mov	r2, sp
 81039ca:	f107 0314 	add.w	r3, r7, #20
 81039ce:	e893 0003 	ldmia.w	r3, {r0, r1}
 81039d2:	e882 0003 	stmia.w	r2, {r0, r1}
 81039d6:	f107 0308 	add.w	r3, r7, #8
 81039da:	cb0e      	ldmia	r3, {r1, r2, r3}
 81039dc:	4620      	mov	r0, r4
 81039de:	f005 f933 	bl	8108c48 <SDMMC_Init>
        if ((response & 0x80U) != 0U)
 81039e2:	e005      	b.n	81039f0 <HAL_MMC_ConfigWideBusOperation+0x158>
        }
      }
      else if (count == 0U)
 81039e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81039e6:	2b00      	cmp	r3, #0
 81039e8:	d102      	bne.n	81039f0 <HAL_MMC_ConfigWideBusOperation+0x158>
      {
        errorstate = SDMMC_ERROR_TIMEOUT;
 81039ea:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 81039ee:	623b      	str	r3, [r7, #32]
      }
    }
  }

  /* Change State */
  hmmc->State = HAL_MMC_STATE_READY;
 81039f0:	687b      	ldr	r3, [r7, #4]
 81039f2:	2201      	movs	r2, #1
 81039f4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  if (errorstate != HAL_MMC_ERROR_NONE)
 81039f8:	6a3b      	ldr	r3, [r7, #32]
 81039fa:	2b00      	cmp	r3, #0
 81039fc:	d00b      	beq.n	8103a16 <HAL_MMC_ConfigWideBusOperation+0x17e>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 81039fe:	687b      	ldr	r3, [r7, #4]
 8103a00:	681b      	ldr	r3, [r3, #0]
 8103a02:	4a0a      	ldr	r2, [pc, #40]	; (8103a2c <HAL_MMC_ConfigWideBusOperation+0x194>)
 8103a04:	639a      	str	r2, [r3, #56]	; 0x38
    hmmc->ErrorCode |= errorstate;
 8103a06:	687b      	ldr	r3, [r7, #4]
 8103a08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8103a0a:	6a3b      	ldr	r3, [r7, #32]
 8103a0c:	431a      	orrs	r2, r3
 8103a0e:	687b      	ldr	r3, [r7, #4]
 8103a10:	635a      	str	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8103a12:	2301      	movs	r3, #1
 8103a14:	e000      	b.n	8103a18 <HAL_MMC_ConfigWideBusOperation+0x180>
  }

  return HAL_OK;
 8103a16:	2300      	movs	r3, #0
}
 8103a18:	4618      	mov	r0, r3
 8103a1a:	3728      	adds	r7, #40	; 0x28
 8103a1c:	46bd      	mov	sp, r7
 8103a1e:	bdb0      	pop	{r4, r5, r7, pc}
 8103a20:	03b70200 	.word	0x03b70200
 8103a24:	03b70100 	.word	0x03b70100
 8103a28:	03b70000 	.word	0x03b70000
 8103a2c:	1fe00fff 	.word	0x1fe00fff

08103a30 <MMC_InitCard>:
  * @brief  Initializes the mmc card.
  * @param  hmmc: Pointer to MMC handle
  * @retval MMC Card error state
  */
static uint32_t MMC_InitCard(MMC_HandleTypeDef *hmmc)
{
 8103a30:	b5b0      	push	{r4, r5, r7, lr}
 8103a32:	b096      	sub	sp, #88	; 0x58
 8103a34:	af02      	add	r7, sp, #8
 8103a36:	6078      	str	r0, [r7, #4]
  HAL_MMC_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t mmc_rca = 2U;
 8103a38:	2302      	movs	r3, #2
 8103a3a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
  MMC_InitTypeDef Init;

  /* Check the power State */
  if (SDMMC_GetPowerState(hmmc->Instance) == 0U)
 8103a3e:	687b      	ldr	r3, [r7, #4]
 8103a40:	681b      	ldr	r3, [r3, #0]
 8103a42:	4618      	mov	r0, r3
 8103a44:	f005 f948 	bl	8108cd8 <SDMMC_GetPowerState>
 8103a48:	4603      	mov	r3, r0
 8103a4a:	2b00      	cmp	r3, #0
 8103a4c:	d102      	bne.n	8103a54 <MMC_InitCard+0x24>
  {
    /* Power off */
    return HAL_MMC_ERROR_REQUEST_NOT_APPLICABLE;
 8103a4e:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8103a52:	e0e6      	b.n	8103c22 <MMC_InitCard+0x1f2>
  }

  /* Send CMD2 ALL_SEND_CID */
  errorstate = SDMMC_CmdSendCID(hmmc->Instance);
 8103a54:	687b      	ldr	r3, [r7, #4]
 8103a56:	681b      	ldr	r3, [r3, #0]
 8103a58:	4618      	mov	r0, r3
 8103a5a:	f005 fa25 	bl	8108ea8 <SDMMC_CmdSendCID>
 8103a5e:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 8103a60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8103a62:	2b00      	cmp	r3, #0
 8103a64:	d001      	beq.n	8103a6a <MMC_InitCard+0x3a>
  {
    return errorstate;
 8103a66:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8103a68:	e0db      	b.n	8103c22 <MMC_InitCard+0x1f2>
  }
  else
  {
    /* Get Card identification number data */
    hmmc->CID[0U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 8103a6a:	687b      	ldr	r3, [r7, #4]
 8103a6c:	681b      	ldr	r3, [r3, #0]
 8103a6e:	2100      	movs	r1, #0
 8103a70:	4618      	mov	r0, r3
 8103a72:	f005 f976 	bl	8108d62 <SDMMC_GetResponse>
 8103a76:	4602      	mov	r2, r0
 8103a78:	687b      	ldr	r3, [r7, #4]
 8103a7a:	665a      	str	r2, [r3, #100]	; 0x64
    hmmc->CID[1U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP2);
 8103a7c:	687b      	ldr	r3, [r7, #4]
 8103a7e:	681b      	ldr	r3, [r3, #0]
 8103a80:	2104      	movs	r1, #4
 8103a82:	4618      	mov	r0, r3
 8103a84:	f005 f96d 	bl	8108d62 <SDMMC_GetResponse>
 8103a88:	4602      	mov	r2, r0
 8103a8a:	687b      	ldr	r3, [r7, #4]
 8103a8c:	669a      	str	r2, [r3, #104]	; 0x68
    hmmc->CID[2U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP3);
 8103a8e:	687b      	ldr	r3, [r7, #4]
 8103a90:	681b      	ldr	r3, [r3, #0]
 8103a92:	2108      	movs	r1, #8
 8103a94:	4618      	mov	r0, r3
 8103a96:	f005 f964 	bl	8108d62 <SDMMC_GetResponse>
 8103a9a:	4602      	mov	r2, r0
 8103a9c:	687b      	ldr	r3, [r7, #4]
 8103a9e:	66da      	str	r2, [r3, #108]	; 0x6c
    hmmc->CID[3U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP4);
 8103aa0:	687b      	ldr	r3, [r7, #4]
 8103aa2:	681b      	ldr	r3, [r3, #0]
 8103aa4:	210c      	movs	r1, #12
 8103aa6:	4618      	mov	r0, r3
 8103aa8:	f005 f95b 	bl	8108d62 <SDMMC_GetResponse>
 8103aac:	4602      	mov	r2, r0
 8103aae:	687b      	ldr	r3, [r7, #4]
 8103ab0:	671a      	str	r2, [r3, #112]	; 0x70
  }

  /* Send CMD3 SET_REL_ADDR with RCA = 2 (should be greater than 1) */
  /* MMC Card publishes its RCA. */
  errorstate = SDMMC_CmdSetRelAddMmc(hmmc->Instance, mmc_rca);
 8103ab2:	687b      	ldr	r3, [r7, #4]
 8103ab4:	681b      	ldr	r3, [r3, #0]
 8103ab6:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8103aba:	4611      	mov	r1, r2
 8103abc:	4618      	mov	r0, r3
 8103abe:	f005 fa32 	bl	8108f26 <SDMMC_CmdSetRelAddMmc>
 8103ac2:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 8103ac4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8103ac6:	2b00      	cmp	r3, #0
 8103ac8:	d001      	beq.n	8103ace <MMC_InitCard+0x9e>
  {
    return errorstate;
 8103aca:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8103acc:	e0a9      	b.n	8103c22 <MMC_InitCard+0x1f2>
  }

  /* Get the MMC card RCA */
  hmmc->MmcCard.RelCardAdd = mmc_rca;
 8103ace:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 8103ad2:	687b      	ldr	r3, [r7, #4]
 8103ad4:	641a      	str	r2, [r3, #64]	; 0x40

  /* Send CMD9 SEND_CSD with argument as card's RCA */
  errorstate = SDMMC_CmdSendCSD(hmmc->Instance, (uint32_t)(hmmc->MmcCard.RelCardAdd << 16U));
 8103ad6:	687b      	ldr	r3, [r7, #4]
 8103ad8:	681a      	ldr	r2, [r3, #0]
 8103ada:	687b      	ldr	r3, [r7, #4]
 8103adc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103ade:	041b      	lsls	r3, r3, #16
 8103ae0:	4619      	mov	r1, r3
 8103ae2:	4610      	mov	r0, r2
 8103ae4:	f005 f9ff 	bl	8108ee6 <SDMMC_CmdSendCSD>
 8103ae8:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 8103aea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8103aec:	2b00      	cmp	r3, #0
 8103aee:	d001      	beq.n	8103af4 <MMC_InitCard+0xc4>
  {
    return errorstate;
 8103af0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8103af2:	e096      	b.n	8103c22 <MMC_InitCard+0x1f2>
  }
  else
  {
    /* Get Card Specific Data */
    hmmc->CSD[0U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 8103af4:	687b      	ldr	r3, [r7, #4]
 8103af6:	681b      	ldr	r3, [r3, #0]
 8103af8:	2100      	movs	r1, #0
 8103afa:	4618      	mov	r0, r3
 8103afc:	f005 f931 	bl	8108d62 <SDMMC_GetResponse>
 8103b00:	4602      	mov	r2, r0
 8103b02:	687b      	ldr	r3, [r7, #4]
 8103b04:	655a      	str	r2, [r3, #84]	; 0x54
    hmmc->CSD[1U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP2);
 8103b06:	687b      	ldr	r3, [r7, #4]
 8103b08:	681b      	ldr	r3, [r3, #0]
 8103b0a:	2104      	movs	r1, #4
 8103b0c:	4618      	mov	r0, r3
 8103b0e:	f005 f928 	bl	8108d62 <SDMMC_GetResponse>
 8103b12:	4602      	mov	r2, r0
 8103b14:	687b      	ldr	r3, [r7, #4]
 8103b16:	659a      	str	r2, [r3, #88]	; 0x58
    hmmc->CSD[2U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP3);
 8103b18:	687b      	ldr	r3, [r7, #4]
 8103b1a:	681b      	ldr	r3, [r3, #0]
 8103b1c:	2108      	movs	r1, #8
 8103b1e:	4618      	mov	r0, r3
 8103b20:	f005 f91f 	bl	8108d62 <SDMMC_GetResponse>
 8103b24:	4602      	mov	r2, r0
 8103b26:	687b      	ldr	r3, [r7, #4]
 8103b28:	65da      	str	r2, [r3, #92]	; 0x5c
    hmmc->CSD[3U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP4);
 8103b2a:	687b      	ldr	r3, [r7, #4]
 8103b2c:	681b      	ldr	r3, [r3, #0]
 8103b2e:	210c      	movs	r1, #12
 8103b30:	4618      	mov	r0, r3
 8103b32:	f005 f916 	bl	8108d62 <SDMMC_GetResponse>
 8103b36:	4602      	mov	r2, r0
 8103b38:	687b      	ldr	r3, [r7, #4]
 8103b3a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Get the Card Class */
  hmmc->MmcCard.Class = (SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP2) >> 20U);
 8103b3c:	687b      	ldr	r3, [r7, #4]
 8103b3e:	681b      	ldr	r3, [r3, #0]
 8103b40:	2104      	movs	r1, #4
 8103b42:	4618      	mov	r0, r3
 8103b44:	f005 f90d 	bl	8108d62 <SDMMC_GetResponse>
 8103b48:	4603      	mov	r3, r0
 8103b4a:	0d1a      	lsrs	r2, r3, #20
 8103b4c:	687b      	ldr	r3, [r7, #4]
 8103b4e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 8103b50:	687b      	ldr	r3, [r7, #4]
 8103b52:	681a      	ldr	r2, [r3, #0]
 8103b54:	687b      	ldr	r3, [r7, #4]
 8103b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103b58:	041b      	lsls	r3, r3, #16
 8103b5a:	4619      	mov	r1, r3
 8103b5c:	4610      	mov	r0, r2
 8103b5e:	f005 f962 	bl	8108e26 <SDMMC_CmdSelDesel>
 8103b62:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 8103b64:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8103b66:	2b00      	cmp	r3, #0
 8103b68:	d001      	beq.n	8103b6e <MMC_InitCard+0x13e>
  {
    return errorstate;
 8103b6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8103b6c:	e059      	b.n	8103c22 <MMC_InitCard+0x1f2>
  }

  /* Get CSD parameters */
  if (HAL_MMC_GetCardCSD(hmmc, &CSD) != HAL_OK)
 8103b6e:	f107 031c 	add.w	r3, r7, #28
 8103b72:	4619      	mov	r1, r3
 8103b74:	6878      	ldr	r0, [r7, #4]
 8103b76:	f7ff fbef 	bl	8103358 <HAL_MMC_GetCardCSD>
 8103b7a:	4603      	mov	r3, r0
 8103b7c:	2b00      	cmp	r3, #0
 8103b7e:	d002      	beq.n	8103b86 <MMC_InitCard+0x156>
  {
    return hmmc->ErrorCode;
 8103b80:	687b      	ldr	r3, [r7, #4]
 8103b82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103b84:	e04d      	b.n	8103c22 <MMC_InitCard+0x1f2>
  }

  /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 8103b86:	687b      	ldr	r3, [r7, #4]
 8103b88:	681a      	ldr	r2, [r3, #0]
 8103b8a:	687b      	ldr	r3, [r7, #4]
 8103b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103b8e:	041b      	lsls	r3, r3, #16
 8103b90:	4619      	mov	r1, r3
 8103b92:	4610      	mov	r0, r2
 8103b94:	f005 f9ec 	bl	8108f70 <SDMMC_CmdSendStatus>
 8103b98:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 8103b9a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8103b9c:	2b00      	cmp	r3, #0
 8103b9e:	d005      	beq.n	8103bac <MMC_InitCard+0x17c>
  {
    hmmc->ErrorCode |= errorstate;
 8103ba0:	687b      	ldr	r3, [r7, #4]
 8103ba2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8103ba4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8103ba6:	431a      	orrs	r2, r3
 8103ba8:	687b      	ldr	r3, [r7, #4]
 8103baa:	635a      	str	r2, [r3, #52]	; 0x34
  }


  /* Get Extended CSD parameters */
  if (HAL_MMC_GetCardExtCSD(hmmc, hmmc->Ext_CSD, SDMMC_DATATIMEOUT) != HAL_OK)
 8103bac:	687b      	ldr	r3, [r7, #4]
 8103bae:	3374      	adds	r3, #116	; 0x74
 8103bb0:	f04f 32ff 	mov.w	r2, #4294967295
 8103bb4:	4619      	mov	r1, r3
 8103bb6:	6878      	ldr	r0, [r7, #4]
 8103bb8:	f7ff fd72 	bl	81036a0 <HAL_MMC_GetCardExtCSD>
 8103bbc:	4603      	mov	r3, r0
 8103bbe:	2b00      	cmp	r3, #0
 8103bc0:	d002      	beq.n	8103bc8 <MMC_InitCard+0x198>
  {
    return hmmc->ErrorCode;
 8103bc2:	687b      	ldr	r3, [r7, #4]
 8103bc4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103bc6:	e02c      	b.n	8103c22 <MMC_InitCard+0x1f2>
  }

  /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 8103bc8:	687b      	ldr	r3, [r7, #4]
 8103bca:	681a      	ldr	r2, [r3, #0]
 8103bcc:	687b      	ldr	r3, [r7, #4]
 8103bce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103bd0:	041b      	lsls	r3, r3, #16
 8103bd2:	4619      	mov	r1, r3
 8103bd4:	4610      	mov	r0, r2
 8103bd6:	f005 f9cb 	bl	8108f70 <SDMMC_CmdSendStatus>
 8103bda:	64b8      	str	r0, [r7, #72]	; 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 8103bdc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8103bde:	2b00      	cmp	r3, #0
 8103be0:	d005      	beq.n	8103bee <MMC_InitCard+0x1be>
  {
    hmmc->ErrorCode |= errorstate;
 8103be2:	687b      	ldr	r3, [r7, #4]
 8103be4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8103be6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8103be8:	431a      	orrs	r2, r3
 8103bea:	687b      	ldr	r3, [r7, #4]
 8103bec:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Configure the SDMMC peripheral */
  Init = hmmc->Init;
 8103bee:	687b      	ldr	r3, [r7, #4]
 8103bf0:	f107 0408 	add.w	r4, r7, #8
 8103bf4:	1d1d      	adds	r5, r3, #4
 8103bf6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8103bf8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8103bfa:	682b      	ldr	r3, [r5, #0]
 8103bfc:	6023      	str	r3, [r4, #0]
  Init.BusWide = SDMMC_BUS_WIDE_1B;
 8103bfe:	2300      	movs	r3, #0
 8103c00:	613b      	str	r3, [r7, #16]
  (void)SDMMC_Init(hmmc->Instance, Init);
 8103c02:	687b      	ldr	r3, [r7, #4]
 8103c04:	681c      	ldr	r4, [r3, #0]
 8103c06:	466a      	mov	r2, sp
 8103c08:	f107 0314 	add.w	r3, r7, #20
 8103c0c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8103c10:	e882 0003 	stmia.w	r2, {r0, r1}
 8103c14:	f107 0308 	add.w	r3, r7, #8
 8103c18:	cb0e      	ldmia	r3, {r1, r2, r3}
 8103c1a:	4620      	mov	r0, r4
 8103c1c:	f005 f814 	bl	8108c48 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_MMC_ERROR_NONE;
 8103c20:	2300      	movs	r3, #0
}
 8103c22:	4618      	mov	r0, r3
 8103c24:	3750      	adds	r7, #80	; 0x50
 8103c26:	46bd      	mov	sp, r7
 8103c28:	bdb0      	pop	{r4, r5, r7, pc}
	...

08103c2c <MMC_PowerON>:
  *         in the MMC handle.
  * @param  hmmc: Pointer to MMC handle
  * @retval error state
  */
static uint32_t MMC_PowerON(MMC_HandleTypeDef *hmmc)
{
 8103c2c:	b580      	push	{r7, lr}
 8103c2e:	b086      	sub	sp, #24
 8103c30:	af00      	add	r7, sp, #0
 8103c32:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8103c34:	2300      	movs	r3, #0
 8103c36:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 8103c38:	2300      	movs	r3, #0
 8103c3a:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 8103c3c:	2300      	movs	r3, #0
 8103c3e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hmmc->Instance);
 8103c40:	687b      	ldr	r3, [r7, #4]
 8103c42:	681b      	ldr	r3, [r3, #0]
 8103c44:	4618      	mov	r0, r3
 8103c46:	f005 f911 	bl	8108e6c <SDMMC_CmdGoIdleState>
 8103c4a:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_MMC_ERROR_NONE)
 8103c4c:	68fb      	ldr	r3, [r7, #12]
 8103c4e:	2b00      	cmp	r3, #0
 8103c50:	d027      	beq.n	8103ca2 <MMC_PowerON+0x76>
  {
    return errorstate;
 8103c52:	68fb      	ldr	r3, [r7, #12]
 8103c54:	e034      	b.n	8103cc0 <MMC_PowerON+0x94>
  }

  while (validvoltage == 0U)
  {
    if (count++ == SDMMC_MAX_VOLT_TRIAL)
 8103c56:	68bb      	ldr	r3, [r7, #8]
 8103c58:	1c5a      	adds	r2, r3, #1
 8103c5a:	60ba      	str	r2, [r7, #8]
 8103c5c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8103c60:	4293      	cmp	r3, r2
 8103c62:	d102      	bne.n	8103c6a <MMC_PowerON+0x3e>
    {
      return HAL_MMC_ERROR_INVALID_VOLTRANGE;
 8103c64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8103c68:	e02a      	b.n	8103cc0 <MMC_PowerON+0x94>
    }

    /* SEND CMD1 APP_CMD with voltage range as argument */
    errorstate = SDMMC_CmdOpCondition(hmmc->Instance, MMC_VOLTAGE_RANGE);
 8103c6a:	687b      	ldr	r3, [r7, #4]
 8103c6c:	681b      	ldr	r3, [r3, #0]
 8103c6e:	4916      	ldr	r1, [pc, #88]	; (8103cc8 <MMC_PowerON+0x9c>)
 8103c70:	4618      	mov	r0, r3
 8103c72:	f005 f9a0 	bl	8108fb6 <SDMMC_CmdOpCondition>
 8103c76:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_MMC_ERROR_NONE)
 8103c78:	68fb      	ldr	r3, [r7, #12]
 8103c7a:	2b00      	cmp	r3, #0
 8103c7c:	d002      	beq.n	8103c84 <MMC_PowerON+0x58>
    {
      return HAL_MMC_ERROR_UNSUPPORTED_FEATURE;
 8103c7e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8103c82:	e01d      	b.n	8103cc0 <MMC_PowerON+0x94>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 8103c84:	687b      	ldr	r3, [r7, #4]
 8103c86:	681b      	ldr	r3, [r3, #0]
 8103c88:	2100      	movs	r1, #0
 8103c8a:	4618      	mov	r0, r3
 8103c8c:	f005 f869 	bl	8108d62 <SDMMC_GetResponse>
 8103c90:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8103c92:	697b      	ldr	r3, [r7, #20]
 8103c94:	0fdb      	lsrs	r3, r3, #31
 8103c96:	2b01      	cmp	r3, #1
 8103c98:	d101      	bne.n	8103c9e <MMC_PowerON+0x72>
 8103c9a:	2301      	movs	r3, #1
 8103c9c:	e000      	b.n	8103ca0 <MMC_PowerON+0x74>
 8103c9e:	2300      	movs	r3, #0
 8103ca0:	613b      	str	r3, [r7, #16]
  while (validvoltage == 0U)
 8103ca2:	693b      	ldr	r3, [r7, #16]
 8103ca4:	2b00      	cmp	r3, #0
 8103ca6:	d0d6      	beq.n	8103c56 <MMC_PowerON+0x2a>
  }

  /* When power routine is finished and command returns valid voltage */
  if (((response & (0xFF000000U)) >> 24) == 0xC0U)
 8103ca8:	697b      	ldr	r3, [r7, #20]
 8103caa:	0e1b      	lsrs	r3, r3, #24
 8103cac:	2bc0      	cmp	r3, #192	; 0xc0
 8103cae:	d103      	bne.n	8103cb8 <MMC_PowerON+0x8c>
  {
    hmmc->MmcCard.CardType = MMC_HIGH_CAPACITY_CARD;
 8103cb0:	687b      	ldr	r3, [r7, #4]
 8103cb2:	2201      	movs	r2, #1
 8103cb4:	639a      	str	r2, [r3, #56]	; 0x38
 8103cb6:	e002      	b.n	8103cbe <MMC_PowerON+0x92>
  }
  else
  {
    hmmc->MmcCard.CardType = MMC_LOW_CAPACITY_CARD;
 8103cb8:	687b      	ldr	r3, [r7, #4]
 8103cba:	2200      	movs	r2, #0
 8103cbc:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return HAL_MMC_ERROR_NONE;
 8103cbe:	2300      	movs	r3, #0
}
 8103cc0:	4618      	mov	r0, r3
 8103cc2:	3718      	adds	r7, #24
 8103cc4:	46bd      	mov	sp, r7
 8103cc6:	bd80      	pop	{r7, pc}
 8103cc8:	c0ff8000 	.word	0xc0ff8000

08103ccc <MMC_ReadExtCSD>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef MMC_ReadExtCSD(MMC_HandleTypeDef *hmmc, uint32_t *pFieldData,
                                        uint16_t FieldIndex, uint32_t Timeout)
{
 8103ccc:	b580      	push	{r7, lr}
 8103cce:	b090      	sub	sp, #64	; 0x40
 8103cd0:	af00      	add	r7, sp, #0
 8103cd2:	60f8      	str	r0, [r7, #12]
 8103cd4:	60b9      	str	r1, [r7, #8]
 8103cd6:	603b      	str	r3, [r7, #0]
 8103cd8:	4613      	mov	r3, r2
 8103cda:	80fb      	strh	r3, [r7, #6]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8103cdc:	f7fd ff90 	bl	8101c00 <HAL_GetTick>
 8103ce0:	6378      	str	r0, [r7, #52]	; 0x34
  uint32_t count;
  uint32_t i = 0;
 8103ce2:	2300      	movs	r3, #0
 8103ce4:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t tmp_data;

  hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 8103ce6:	68fb      	ldr	r3, [r7, #12]
 8103ce8:	2200      	movs	r2, #0
 8103cea:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize data control register */
  hmmc->Instance->DCTRL = 0;
 8103cec:	68fb      	ldr	r3, [r7, #12]
 8103cee:	681b      	ldr	r3, [r3, #0]
 8103cf0:	2200      	movs	r2, #0
 8103cf2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Configure the MMC DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8103cf4:	f04f 33ff 	mov.w	r3, #4294967295
 8103cf8:	617b      	str	r3, [r7, #20]
  config.DataLength    = 512U;
 8103cfa:	f44f 7300 	mov.w	r3, #512	; 0x200
 8103cfe:	61bb      	str	r3, [r7, #24]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8103d00:	2390      	movs	r3, #144	; 0x90
 8103d02:	61fb      	str	r3, [r7, #28]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8103d04:	2302      	movs	r3, #2
 8103d06:	623b      	str	r3, [r7, #32]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8103d08:	2300      	movs	r3, #0
 8103d0a:	627b      	str	r3, [r7, #36]	; 0x24
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8103d0c:	2301      	movs	r3, #1
 8103d0e:	62bb      	str	r3, [r7, #40]	; 0x28
  (void)SDMMC_ConfigData(hmmc->Instance, &config);
 8103d10:	68fb      	ldr	r3, [r7, #12]
 8103d12:	681b      	ldr	r3, [r3, #0]
 8103d14:	f107 0214 	add.w	r2, r7, #20
 8103d18:	4611      	mov	r1, r2
 8103d1a:	4618      	mov	r0, r3
 8103d1c:	f005 f834 	bl	8108d88 <SDMMC_ConfigData>

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdSendEXTCSD(hmmc->Instance, 0);
 8103d20:	68fb      	ldr	r3, [r7, #12]
 8103d22:	681b      	ldr	r3, [r3, #0]
 8103d24:	2100      	movs	r1, #0
 8103d26:	4618      	mov	r0, r3
 8103d28:	f005 f988 	bl	810903c <SDMMC_CmdSendEXTCSD>
 8103d2c:	6338      	str	r0, [r7, #48]	; 0x30
  if (errorstate != HAL_MMC_ERROR_NONE)
 8103d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103d30:	2b00      	cmp	r3, #0
 8103d32:	d04e      	beq.n	8103dd2 <MMC_ReadExtCSD+0x106>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8103d34:	68fb      	ldr	r3, [r7, #12]
 8103d36:	681b      	ldr	r3, [r3, #0]
 8103d38:	4a5c      	ldr	r2, [pc, #368]	; (8103eac <MMC_ReadExtCSD+0x1e0>)
 8103d3a:	639a      	str	r2, [r3, #56]	; 0x38
    hmmc->ErrorCode |= errorstate;
 8103d3c:	68fb      	ldr	r3, [r7, #12]
 8103d3e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8103d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103d42:	431a      	orrs	r2, r3
 8103d44:	68fb      	ldr	r3, [r7, #12]
 8103d46:	635a      	str	r2, [r3, #52]	; 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 8103d48:	68fb      	ldr	r3, [r7, #12]
 8103d4a:	2201      	movs	r2, #1
 8103d4c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 8103d50:	2301      	movs	r3, #1
 8103d52:	e0a6      	b.n	8103ea2 <MMC_ReadExtCSD+0x1d6>

  /* Poll on SDMMC flags */
  while (!__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
                             SDMMC_FLAG_DATAEND))
  {
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXFIFOHF))
 8103d54:	68fb      	ldr	r3, [r7, #12]
 8103d56:	681b      	ldr	r3, [r3, #0]
 8103d58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103d5a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8103d5e:	2b00      	cmp	r3, #0
 8103d60:	d01c      	beq.n	8103d9c <MMC_ReadExtCSD+0xd0>
    {
      /* Read data from SDMMC Rx FIFO */
      for (count = 0U; count < 8U; count++)
 8103d62:	2300      	movs	r3, #0
 8103d64:	63fb      	str	r3, [r7, #60]	; 0x3c
 8103d66:	e013      	b.n	8103d90 <MMC_ReadExtCSD+0xc4>
      {
        tmp_data = SDMMC_ReadFIFO(hmmc->Instance);
 8103d68:	68fb      	ldr	r3, [r7, #12]
 8103d6a:	681b      	ldr	r3, [r3, #0]
 8103d6c:	4618      	mov	r0, r3
 8103d6e:	f004 ff95 	bl	8108c9c <SDMMC_ReadFIFO>
 8103d72:	62f8      	str	r0, [r7, #44]	; 0x2c
        /* eg : SEC_COUNT   : FieldIndex = 212 => i+count = 53 */
        /*      DEVICE_TYPE : FieldIndex = 196 => i+count = 49 */
        if ((i + count) == ((uint32_t)FieldIndex / 4U))
 8103d74:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8103d76:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8103d78:	4413      	add	r3, r2
 8103d7a:	88fa      	ldrh	r2, [r7, #6]
 8103d7c:	0892      	lsrs	r2, r2, #2
 8103d7e:	b292      	uxth	r2, r2
 8103d80:	4293      	cmp	r3, r2
 8103d82:	d102      	bne.n	8103d8a <MMC_ReadExtCSD+0xbe>
        {
          *pFieldData = tmp_data;
 8103d84:	68bb      	ldr	r3, [r7, #8]
 8103d86:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8103d88:	601a      	str	r2, [r3, #0]
      for (count = 0U; count < 8U; count++)
 8103d8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8103d8c:	3301      	adds	r3, #1
 8103d8e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8103d90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8103d92:	2b07      	cmp	r3, #7
 8103d94:	d9e8      	bls.n	8103d68 <MMC_ReadExtCSD+0x9c>
        }
      }
      i += 8U;
 8103d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8103d98:	3308      	adds	r3, #8
 8103d9a:	63bb      	str	r3, [r7, #56]	; 0x38
    }

    if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 8103d9c:	f7fd ff30 	bl	8101c00 <HAL_GetTick>
 8103da0:	4602      	mov	r2, r0
 8103da2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8103da4:	1ad3      	subs	r3, r2, r3
 8103da6:	683a      	ldr	r2, [r7, #0]
 8103da8:	429a      	cmp	r2, r3
 8103daa:	d902      	bls.n	8103db2 <MMC_ReadExtCSD+0xe6>
 8103dac:	683b      	ldr	r3, [r7, #0]
 8103dae:	2b00      	cmp	r3, #0
 8103db0:	d10f      	bne.n	8103dd2 <MMC_ReadExtCSD+0x106>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8103db2:	68fb      	ldr	r3, [r7, #12]
 8103db4:	681b      	ldr	r3, [r3, #0]
 8103db6:	4a3d      	ldr	r2, [pc, #244]	; (8103eac <MMC_ReadExtCSD+0x1e0>)
 8103db8:	639a      	str	r2, [r3, #56]	; 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_TIMEOUT;
 8103dba:	68fb      	ldr	r3, [r7, #12]
 8103dbc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103dbe:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8103dc2:	68fb      	ldr	r3, [r7, #12]
 8103dc4:	635a      	str	r2, [r3, #52]	; 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 8103dc6:	68fb      	ldr	r3, [r7, #12]
 8103dc8:	2201      	movs	r2, #1
 8103dca:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      return HAL_TIMEOUT;
 8103dce:	2303      	movs	r3, #3
 8103dd0:	e067      	b.n	8103ea2 <MMC_ReadExtCSD+0x1d6>
  while (!__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 8103dd2:	68fb      	ldr	r3, [r7, #12]
 8103dd4:	681b      	ldr	r3, [r3, #0]
 8103dd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103dd8:	f403 7395 	and.w	r3, r3, #298	; 0x12a
 8103ddc:	2b00      	cmp	r3, #0
 8103dde:	d0b9      	beq.n	8103d54 <MMC_ReadExtCSD+0x88>
    }
  }

  /* Get error state */
  if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DTIMEOUT))
 8103de0:	68fb      	ldr	r3, [r7, #12]
 8103de2:	681b      	ldr	r3, [r3, #0]
 8103de4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103de6:	f003 0308 	and.w	r3, r3, #8
 8103dea:	2b00      	cmp	r3, #0
 8103dec:	d00f      	beq.n	8103e0e <MMC_ReadExtCSD+0x142>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8103dee:	68fb      	ldr	r3, [r7, #12]
 8103df0:	681b      	ldr	r3, [r3, #0]
 8103df2:	4a2e      	ldr	r2, [pc, #184]	; (8103eac <MMC_ReadExtCSD+0x1e0>)
 8103df4:	639a      	str	r2, [r3, #56]	; 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_TIMEOUT;
 8103df6:	68fb      	ldr	r3, [r7, #12]
 8103df8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103dfa:	f043 0208 	orr.w	r2, r3, #8
 8103dfe:	68fb      	ldr	r3, [r7, #12]
 8103e00:	635a      	str	r2, [r3, #52]	; 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 8103e02:	68fb      	ldr	r3, [r7, #12]
 8103e04:	2201      	movs	r2, #1
 8103e06:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 8103e0a:	2301      	movs	r3, #1
 8103e0c:	e049      	b.n	8103ea2 <MMC_ReadExtCSD+0x1d6>
  }
  else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DCRCFAIL))
 8103e0e:	68fb      	ldr	r3, [r7, #12]
 8103e10:	681b      	ldr	r3, [r3, #0]
 8103e12:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103e14:	f003 0302 	and.w	r3, r3, #2
 8103e18:	2b00      	cmp	r3, #0
 8103e1a:	d00f      	beq.n	8103e3c <MMC_ReadExtCSD+0x170>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8103e1c:	68fb      	ldr	r3, [r7, #12]
 8103e1e:	681b      	ldr	r3, [r3, #0]
 8103e20:	4a22      	ldr	r2, [pc, #136]	; (8103eac <MMC_ReadExtCSD+0x1e0>)
 8103e22:	639a      	str	r2, [r3, #56]	; 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_CRC_FAIL;
 8103e24:	68fb      	ldr	r3, [r7, #12]
 8103e26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103e28:	f043 0202 	orr.w	r2, r3, #2
 8103e2c:	68fb      	ldr	r3, [r7, #12]
 8103e2e:	635a      	str	r2, [r3, #52]	; 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 8103e30:	68fb      	ldr	r3, [r7, #12]
 8103e32:	2201      	movs	r2, #1
 8103e34:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 8103e38:	2301      	movs	r3, #1
 8103e3a:	e032      	b.n	8103ea2 <MMC_ReadExtCSD+0x1d6>
  }
  else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR))
 8103e3c:	68fb      	ldr	r3, [r7, #12]
 8103e3e:	681b      	ldr	r3, [r3, #0]
 8103e40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103e42:	f003 0320 	and.w	r3, r3, #32
 8103e46:	2b00      	cmp	r3, #0
 8103e48:	d00f      	beq.n	8103e6a <MMC_ReadExtCSD+0x19e>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8103e4a:	68fb      	ldr	r3, [r7, #12]
 8103e4c:	681b      	ldr	r3, [r3, #0]
 8103e4e:	4a17      	ldr	r2, [pc, #92]	; (8103eac <MMC_ReadExtCSD+0x1e0>)
 8103e50:	639a      	str	r2, [r3, #56]	; 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_RX_OVERRUN;
 8103e52:	68fb      	ldr	r3, [r7, #12]
 8103e54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8103e56:	f043 0220 	orr.w	r2, r3, #32
 8103e5a:	68fb      	ldr	r3, [r7, #12]
 8103e5c:	635a      	str	r2, [r3, #52]	; 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 8103e5e:	68fb      	ldr	r3, [r7, #12]
 8103e60:	2201      	movs	r2, #1
 8103e62:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
    return HAL_ERROR;
 8103e66:	2301      	movs	r3, #1
 8103e68:	e01b      	b.n	8103ea2 <MMC_ReadExtCSD+0x1d6>
  {
    /* Nothing to do */
  }

  /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16));
 8103e6a:	68fb      	ldr	r3, [r7, #12]
 8103e6c:	681a      	ldr	r2, [r3, #0]
 8103e6e:	68fb      	ldr	r3, [r7, #12]
 8103e70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103e72:	041b      	lsls	r3, r3, #16
 8103e74:	4619      	mov	r1, r3
 8103e76:	4610      	mov	r0, r2
 8103e78:	f005 f87a 	bl	8108f70 <SDMMC_CmdSendStatus>
 8103e7c:	6338      	str	r0, [r7, #48]	; 0x30
  if (errorstate != HAL_MMC_ERROR_NONE)
 8103e7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103e80:	2b00      	cmp	r3, #0
 8103e82:	d005      	beq.n	8103e90 <MMC_ReadExtCSD+0x1c4>
  {
    hmmc->ErrorCode |= errorstate;
 8103e84:	68fb      	ldr	r3, [r7, #12]
 8103e86:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8103e88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8103e8a:	431a      	orrs	r2, r3
 8103e8c:	68fb      	ldr	r3, [r7, #12]
 8103e8e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Clear all the static flags */
  __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_DATA_FLAGS);
 8103e90:	68fb      	ldr	r3, [r7, #12]
 8103e92:	681b      	ldr	r3, [r3, #0]
 8103e94:	4a06      	ldr	r2, [pc, #24]	; (8103eb0 <MMC_ReadExtCSD+0x1e4>)
 8103e96:	639a      	str	r2, [r3, #56]	; 0x38

  hmmc->State = HAL_MMC_STATE_READY;
 8103e98:	68fb      	ldr	r3, [r7, #12]
 8103e9a:	2201      	movs	r2, #1
 8103e9c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return HAL_OK;
 8103ea0:	2300      	movs	r3, #0
}
 8103ea2:	4618      	mov	r0, r3
 8103ea4:	3740      	adds	r7, #64	; 0x40
 8103ea6:	46bd      	mov	sp, r7
 8103ea8:	bd80      	pop	{r7, pc}
 8103eaa:	bf00      	nop
 8103eac:	1fe00fff 	.word	0x1fe00fff
 8103eb0:	18000f3a 	.word	0x18000f3a

08103eb4 <MMC_PwrClassUpdate>:
  * @param  Wide Wide of MMC bus
  * @param  Speed Speed of the MMC bus
  * @retval MMC Card error state
  */
static uint32_t MMC_PwrClassUpdate(MMC_HandleTypeDef *hmmc, uint32_t Wide, uint32_t Speed)
{
 8103eb4:	b580      	push	{r7, lr}
 8103eb6:	b08a      	sub	sp, #40	; 0x28
 8103eb8:	af00      	add	r7, sp, #0
 8103eba:	60f8      	str	r0, [r7, #12]
 8103ebc:	60b9      	str	r1, [r7, #8]
 8103ebe:	607a      	str	r2, [r7, #4]
  uint32_t count;
  uint32_t response = 0U;
 8103ec0:	2300      	movs	r3, #0
 8103ec2:	623b      	str	r3, [r7, #32]
  uint32_t errorstate = HAL_MMC_ERROR_NONE;
 8103ec4:	2300      	movs	r3, #0
 8103ec6:	61fb      	str	r3, [r7, #28]
  uint32_t power_class;
  uint32_t supported_pwr_class;

  if ((Wide == SDMMC_BUS_WIDE_8B) || (Wide == SDMMC_BUS_WIDE_4B))
 8103ec8:	68bb      	ldr	r3, [r7, #8]
 8103eca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8103ece:	d004      	beq.n	8103eda <MMC_PwrClassUpdate+0x26>
 8103ed0:	68bb      	ldr	r3, [r7, #8]
 8103ed2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8103ed6:	f040 8088 	bne.w	8103fea <MMC_PwrClassUpdate+0x136>
  {
    power_class = 0U; /* Default value after power-on or software reset */
 8103eda:	2300      	movs	r3, #0
 8103edc:	617b      	str	r3, [r7, #20]

    /* Read the PowerClass field of the Extended CSD register */
    if (MMC_ReadExtCSD(hmmc, &power_class, 187, SDMMC_DATATIMEOUT) != HAL_OK) /* Field POWER_CLASS [187] */
 8103ede:	f107 0114 	add.w	r1, r7, #20
 8103ee2:	f04f 33ff 	mov.w	r3, #4294967295
 8103ee6:	22bb      	movs	r2, #187	; 0xbb
 8103ee8:	68f8      	ldr	r0, [r7, #12]
 8103eea:	f7ff feef 	bl	8103ccc <MMC_ReadExtCSD>
 8103eee:	4603      	mov	r3, r0
 8103ef0:	2b00      	cmp	r3, #0
 8103ef2:	d003      	beq.n	8103efc <MMC_PwrClassUpdate+0x48>
    {
      errorstate = SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8103ef4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8103ef8:	61fb      	str	r3, [r7, #28]
 8103efa:	e002      	b.n	8103f02 <MMC_PwrClassUpdate+0x4e>
    }
    else
    {
      power_class = ((power_class >> 24U) & 0x000000FFU);
 8103efc:	697b      	ldr	r3, [r7, #20]
 8103efe:	0e1b      	lsrs	r3, r3, #24
 8103f00:	617b      	str	r3, [r7, #20]
    }

    /* Get the supported PowerClass field of the Extended CSD register */
    if (Speed == SDMMC_SPEED_MODE_DDR)
 8103f02:	687b      	ldr	r3, [r7, #4]
 8103f04:	2b04      	cmp	r3, #4
 8103f06:	d105      	bne.n	8103f14 <MMC_PwrClassUpdate+0x60>
    {
      /* Field PWR_CL_DDR_52_xxx [238 or 239] */
      supported_pwr_class = ((hmmc->Ext_CSD[(MMC_EXT_CSD_PWR_CL_DDR_52_INDEX / 4)] >> MMC_EXT_CSD_PWR_CL_DDR_52_POS) &
 8103f08:	68fb      	ldr	r3, [r7, #12]
 8103f0a:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 8103f0e:	0e1b      	lsrs	r3, r3, #24
 8103f10:	61bb      	str	r3, [r7, #24]
 8103f12:	e00e      	b.n	8103f32 <MMC_PwrClassUpdate+0x7e>
                             0x000000FFU);
    }
    else if (Speed == SDMMC_SPEED_MODE_HIGH)
 8103f14:	687b      	ldr	r3, [r7, #4]
 8103f16:	2b02      	cmp	r3, #2
 8103f18:	d106      	bne.n	8103f28 <MMC_PwrClassUpdate+0x74>
    {
      /* Field PWR_CL_52_xxx [200 or 202] */
      supported_pwr_class = ((hmmc->Ext_CSD[(MMC_EXT_CSD_PWR_CL_52_INDEX / 4)] >> MMC_EXT_CSD_PWR_CL_52_POS) &
 8103f1a:	68fb      	ldr	r3, [r7, #12]
 8103f1c:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 8103f20:	0c1b      	lsrs	r3, r3, #16
 8103f22:	b2db      	uxtb	r3, r3
 8103f24:	61bb      	str	r3, [r7, #24]
 8103f26:	e004      	b.n	8103f32 <MMC_PwrClassUpdate+0x7e>
                             0x000000FFU);
    }
    else
    {
      /* Field PWR_CL_26_xxx [201 or 203] */
      supported_pwr_class = ((hmmc->Ext_CSD[(MMC_EXT_CSD_PWR_CL_26_INDEX / 4)] >> MMC_EXT_CSD_PWR_CL_26_POS) &
 8103f28:	68fb      	ldr	r3, [r7, #12]
 8103f2a:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 8103f2e:	0e1b      	lsrs	r3, r3, #24
 8103f30:	61bb      	str	r3, [r7, #24]
                             0x000000FFU);
    }

    if (errorstate == HAL_MMC_ERROR_NONE)
 8103f32:	69fb      	ldr	r3, [r7, #28]
 8103f34:	2b00      	cmp	r3, #0
 8103f36:	d158      	bne.n	8103fea <MMC_PwrClassUpdate+0x136>
    {
      if (Wide == SDMMC_BUS_WIDE_8B)
 8103f38:	68bb      	ldr	r3, [r7, #8]
 8103f3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8103f3e:	d102      	bne.n	8103f46 <MMC_PwrClassUpdate+0x92>
      {
        /* Bit [7:4]: power class for 8-bits bus configuration - Bit [3:0]: power class for 4-bits bus configuration */
        supported_pwr_class = (supported_pwr_class >> 4U);
 8103f40:	69bb      	ldr	r3, [r7, #24]
 8103f42:	091b      	lsrs	r3, r3, #4
 8103f44:	61bb      	str	r3, [r7, #24]
      }

      if ((power_class & 0x0FU) != (supported_pwr_class & 0x0FU))
 8103f46:	697a      	ldr	r2, [r7, #20]
 8103f48:	69bb      	ldr	r3, [r7, #24]
 8103f4a:	4053      	eors	r3, r2
 8103f4c:	f003 030f 	and.w	r3, r3, #15
 8103f50:	2b00      	cmp	r3, #0
 8103f52:	d04a      	beq.n	8103fea <MMC_PwrClassUpdate+0x136>
      {
        /* Need to change current power class */
        errorstate = SDMMC_CmdSwitch(hmmc->Instance, (0x03BB0000U | ((supported_pwr_class & 0x0FU) << 8U)));
 8103f54:	68fb      	ldr	r3, [r7, #12]
 8103f56:	681a      	ldr	r2, [r3, #0]
 8103f58:	69bb      	ldr	r3, [r7, #24]
 8103f5a:	021b      	lsls	r3, r3, #8
 8103f5c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8103f60:	f043 736e 	orr.w	r3, r3, #62390272	; 0x3b80000
 8103f64:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8103f68:	4619      	mov	r1, r3
 8103f6a:	4610      	mov	r0, r2
 8103f6c:	f005 f843 	bl	8108ff6 <SDMMC_CmdSwitch>
 8103f70:	61f8      	str	r0, [r7, #28]

        if (errorstate == HAL_MMC_ERROR_NONE)
 8103f72:	69fb      	ldr	r3, [r7, #28]
 8103f74:	2b00      	cmp	r3, #0
 8103f76:	d138      	bne.n	8103fea <MMC_PwrClassUpdate+0x136>
        {
          /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
          count = SDMMC_MAX_TRIAL;
 8103f78:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8103f7c:	627b      	str	r3, [r7, #36]	; 0x24
          do
          {
            errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 8103f7e:	68fb      	ldr	r3, [r7, #12]
 8103f80:	681a      	ldr	r2, [r3, #0]
 8103f82:	68fb      	ldr	r3, [r7, #12]
 8103f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8103f86:	041b      	lsls	r3, r3, #16
 8103f88:	4619      	mov	r1, r3
 8103f8a:	4610      	mov	r0, r2
 8103f8c:	f004 fff0 	bl	8108f70 <SDMMC_CmdSendStatus>
 8103f90:	61f8      	str	r0, [r7, #28]
            if (errorstate != HAL_MMC_ERROR_NONE)
 8103f92:	69fb      	ldr	r3, [r7, #28]
 8103f94:	2b00      	cmp	r3, #0
 8103f96:	d112      	bne.n	8103fbe <MMC_PwrClassUpdate+0x10a>
            {
              break;
            }

            /* Get command response */
            response = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 8103f98:	68fb      	ldr	r3, [r7, #12]
 8103f9a:	681b      	ldr	r3, [r3, #0]
 8103f9c:	2100      	movs	r1, #0
 8103f9e:	4618      	mov	r0, r3
 8103fa0:	f004 fedf 	bl	8108d62 <SDMMC_GetResponse>
 8103fa4:	6238      	str	r0, [r7, #32]
            count--;
 8103fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8103fa8:	3b01      	subs	r3, #1
 8103faa:	627b      	str	r3, [r7, #36]	; 0x24
          } while (((response & 0x100U) == 0U) && (count != 0U));
 8103fac:	6a3b      	ldr	r3, [r7, #32]
 8103fae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8103fb2:	2b00      	cmp	r3, #0
 8103fb4:	d104      	bne.n	8103fc0 <MMC_PwrClassUpdate+0x10c>
 8103fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8103fb8:	2b00      	cmp	r3, #0
 8103fba:	d1e0      	bne.n	8103f7e <MMC_PwrClassUpdate+0xca>
 8103fbc:	e000      	b.n	8103fc0 <MMC_PwrClassUpdate+0x10c>
              break;
 8103fbe:	bf00      	nop

          /* Check the status after the switch command execution */
          if ((count != 0U) && (errorstate == HAL_MMC_ERROR_NONE))
 8103fc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8103fc2:	2b00      	cmp	r3, #0
 8103fc4:	d00b      	beq.n	8103fde <MMC_PwrClassUpdate+0x12a>
 8103fc6:	69fb      	ldr	r3, [r7, #28]
 8103fc8:	2b00      	cmp	r3, #0
 8103fca:	d108      	bne.n	8103fde <MMC_PwrClassUpdate+0x12a>
          {
            /* Check the bit SWITCH_ERROR of the device status */
            if ((response & 0x80U) != 0U)
 8103fcc:	6a3b      	ldr	r3, [r7, #32]
 8103fce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8103fd2:	2b00      	cmp	r3, #0
 8103fd4:	d009      	beq.n	8103fea <MMC_PwrClassUpdate+0x136>
            {
              errorstate = SDMMC_ERROR_UNSUPPORTED_FEATURE;
 8103fd6:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8103fda:	61fb      	str	r3, [r7, #28]
            if ((response & 0x80U) != 0U)
 8103fdc:	e005      	b.n	8103fea <MMC_PwrClassUpdate+0x136>
            }
          }
          else if (count == 0U)
 8103fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8103fe0:	2b00      	cmp	r3, #0
 8103fe2:	d102      	bne.n	8103fea <MMC_PwrClassUpdate+0x136>
          {
            errorstate = SDMMC_ERROR_TIMEOUT;
 8103fe4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8103fe8:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return errorstate;
 8103fea:	69fb      	ldr	r3, [r7, #28]
}
 8103fec:	4618      	mov	r0, r3
 8103fee:	3728      	adds	r7, #40	; 0x28
 8103ff0:	46bd      	mov	sp, r7
 8103ff2:	bd80      	pop	{r7, pc}

08103ff4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8103ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8103ff6:	b08f      	sub	sp, #60	; 0x3c
 8103ff8:	af0a      	add	r7, sp, #40	; 0x28
 8103ffa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8103ffc:	687b      	ldr	r3, [r7, #4]
 8103ffe:	2b00      	cmp	r3, #0
 8104000:	d101      	bne.n	8104006 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8104002:	2301      	movs	r3, #1
 8104004:	e116      	b.n	8104234 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8104006:	687b      	ldr	r3, [r7, #4]
 8104008:	681b      	ldr	r3, [r3, #0]
 810400a:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 810400c:	687b      	ldr	r3, [r7, #4]
 810400e:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8104012:	b2db      	uxtb	r3, r3
 8104014:	2b00      	cmp	r3, #0
 8104016:	d106      	bne.n	8104026 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8104018:	687b      	ldr	r3, [r7, #4]
 810401a:	2200      	movs	r2, #0
 810401c:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8104020:	6878      	ldr	r0, [r7, #4]
 8104022:	f7fd faf3 	bl	810160c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8104026:	687b      	ldr	r3, [r7, #4]
 8104028:	2203      	movs	r2, #3
 810402a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 810402e:	68bb      	ldr	r3, [r7, #8]
 8104030:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8104032:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8104036:	2b00      	cmp	r3, #0
 8104038:	d102      	bne.n	8104040 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 810403a:	687b      	ldr	r3, [r7, #4]
 810403c:	2200      	movs	r2, #0
 810403e:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8104040:	687b      	ldr	r3, [r7, #4]
 8104042:	681b      	ldr	r3, [r3, #0]
 8104044:	4618      	mov	r0, r3
 8104046:	f005 fa35 	bl	81094b4 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 810404a:	687b      	ldr	r3, [r7, #4]
 810404c:	681b      	ldr	r3, [r3, #0]
 810404e:	603b      	str	r3, [r7, #0]
 8104050:	687e      	ldr	r6, [r7, #4]
 8104052:	466d      	mov	r5, sp
 8104054:	f106 0410 	add.w	r4, r6, #16
 8104058:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810405a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 810405c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 810405e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8104060:	e894 0003 	ldmia.w	r4, {r0, r1}
 8104064:	e885 0003 	stmia.w	r5, {r0, r1}
 8104068:	1d33      	adds	r3, r6, #4
 810406a:	cb0e      	ldmia	r3, {r1, r2, r3}
 810406c:	6838      	ldr	r0, [r7, #0]
 810406e:	f005 f9b3 	bl	81093d8 <USB_CoreInit>
 8104072:	4603      	mov	r3, r0
 8104074:	2b00      	cmp	r3, #0
 8104076:	d005      	beq.n	8104084 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8104078:	687b      	ldr	r3, [r7, #4]
 810407a:	2202      	movs	r2, #2
 810407c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8104080:	2301      	movs	r3, #1
 8104082:	e0d7      	b.n	8104234 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8104084:	687b      	ldr	r3, [r7, #4]
 8104086:	681b      	ldr	r3, [r3, #0]
 8104088:	2100      	movs	r1, #0
 810408a:	4618      	mov	r0, r3
 810408c:	f005 fa23 	bl	81094d6 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8104090:	2300      	movs	r3, #0
 8104092:	73fb      	strb	r3, [r7, #15]
 8104094:	e04a      	b.n	810412c <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8104096:	7bfa      	ldrb	r2, [r7, #15]
 8104098:	6879      	ldr	r1, [r7, #4]
 810409a:	4613      	mov	r3, r2
 810409c:	00db      	lsls	r3, r3, #3
 810409e:	4413      	add	r3, r2
 81040a0:	009b      	lsls	r3, r3, #2
 81040a2:	440b      	add	r3, r1
 81040a4:	333d      	adds	r3, #61	; 0x3d
 81040a6:	2201      	movs	r2, #1
 81040a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 81040aa:	7bfa      	ldrb	r2, [r7, #15]
 81040ac:	6879      	ldr	r1, [r7, #4]
 81040ae:	4613      	mov	r3, r2
 81040b0:	00db      	lsls	r3, r3, #3
 81040b2:	4413      	add	r3, r2
 81040b4:	009b      	lsls	r3, r3, #2
 81040b6:	440b      	add	r3, r1
 81040b8:	333c      	adds	r3, #60	; 0x3c
 81040ba:	7bfa      	ldrb	r2, [r7, #15]
 81040bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 81040be:	7bfa      	ldrb	r2, [r7, #15]
 81040c0:	7bfb      	ldrb	r3, [r7, #15]
 81040c2:	b298      	uxth	r0, r3
 81040c4:	6879      	ldr	r1, [r7, #4]
 81040c6:	4613      	mov	r3, r2
 81040c8:	00db      	lsls	r3, r3, #3
 81040ca:	4413      	add	r3, r2
 81040cc:	009b      	lsls	r3, r3, #2
 81040ce:	440b      	add	r3, r1
 81040d0:	3356      	adds	r3, #86	; 0x56
 81040d2:	4602      	mov	r2, r0
 81040d4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 81040d6:	7bfa      	ldrb	r2, [r7, #15]
 81040d8:	6879      	ldr	r1, [r7, #4]
 81040da:	4613      	mov	r3, r2
 81040dc:	00db      	lsls	r3, r3, #3
 81040de:	4413      	add	r3, r2
 81040e0:	009b      	lsls	r3, r3, #2
 81040e2:	440b      	add	r3, r1
 81040e4:	3340      	adds	r3, #64	; 0x40
 81040e6:	2200      	movs	r2, #0
 81040e8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 81040ea:	7bfa      	ldrb	r2, [r7, #15]
 81040ec:	6879      	ldr	r1, [r7, #4]
 81040ee:	4613      	mov	r3, r2
 81040f0:	00db      	lsls	r3, r3, #3
 81040f2:	4413      	add	r3, r2
 81040f4:	009b      	lsls	r3, r3, #2
 81040f6:	440b      	add	r3, r1
 81040f8:	3344      	adds	r3, #68	; 0x44
 81040fa:	2200      	movs	r2, #0
 81040fc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 81040fe:	7bfa      	ldrb	r2, [r7, #15]
 8104100:	6879      	ldr	r1, [r7, #4]
 8104102:	4613      	mov	r3, r2
 8104104:	00db      	lsls	r3, r3, #3
 8104106:	4413      	add	r3, r2
 8104108:	009b      	lsls	r3, r3, #2
 810410a:	440b      	add	r3, r1
 810410c:	3348      	adds	r3, #72	; 0x48
 810410e:	2200      	movs	r2, #0
 8104110:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8104112:	7bfa      	ldrb	r2, [r7, #15]
 8104114:	6879      	ldr	r1, [r7, #4]
 8104116:	4613      	mov	r3, r2
 8104118:	00db      	lsls	r3, r3, #3
 810411a:	4413      	add	r3, r2
 810411c:	009b      	lsls	r3, r3, #2
 810411e:	440b      	add	r3, r1
 8104120:	334c      	adds	r3, #76	; 0x4c
 8104122:	2200      	movs	r2, #0
 8104124:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8104126:	7bfb      	ldrb	r3, [r7, #15]
 8104128:	3301      	adds	r3, #1
 810412a:	73fb      	strb	r3, [r7, #15]
 810412c:	7bfa      	ldrb	r2, [r7, #15]
 810412e:	687b      	ldr	r3, [r7, #4]
 8104130:	685b      	ldr	r3, [r3, #4]
 8104132:	429a      	cmp	r2, r3
 8104134:	d3af      	bcc.n	8104096 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8104136:	2300      	movs	r3, #0
 8104138:	73fb      	strb	r3, [r7, #15]
 810413a:	e044      	b.n	81041c6 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 810413c:	7bfa      	ldrb	r2, [r7, #15]
 810413e:	6879      	ldr	r1, [r7, #4]
 8104140:	4613      	mov	r3, r2
 8104142:	00db      	lsls	r3, r3, #3
 8104144:	4413      	add	r3, r2
 8104146:	009b      	lsls	r3, r3, #2
 8104148:	440b      	add	r3, r1
 810414a:	f203 237d 	addw	r3, r3, #637	; 0x27d
 810414e:	2200      	movs	r2, #0
 8104150:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8104152:	7bfa      	ldrb	r2, [r7, #15]
 8104154:	6879      	ldr	r1, [r7, #4]
 8104156:	4613      	mov	r3, r2
 8104158:	00db      	lsls	r3, r3, #3
 810415a:	4413      	add	r3, r2
 810415c:	009b      	lsls	r3, r3, #2
 810415e:	440b      	add	r3, r1
 8104160:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8104164:	7bfa      	ldrb	r2, [r7, #15]
 8104166:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8104168:	7bfa      	ldrb	r2, [r7, #15]
 810416a:	6879      	ldr	r1, [r7, #4]
 810416c:	4613      	mov	r3, r2
 810416e:	00db      	lsls	r3, r3, #3
 8104170:	4413      	add	r3, r2
 8104172:	009b      	lsls	r3, r3, #2
 8104174:	440b      	add	r3, r1
 8104176:	f503 7320 	add.w	r3, r3, #640	; 0x280
 810417a:	2200      	movs	r2, #0
 810417c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 810417e:	7bfa      	ldrb	r2, [r7, #15]
 8104180:	6879      	ldr	r1, [r7, #4]
 8104182:	4613      	mov	r3, r2
 8104184:	00db      	lsls	r3, r3, #3
 8104186:	4413      	add	r3, r2
 8104188:	009b      	lsls	r3, r3, #2
 810418a:	440b      	add	r3, r1
 810418c:	f503 7321 	add.w	r3, r3, #644	; 0x284
 8104190:	2200      	movs	r2, #0
 8104192:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8104194:	7bfa      	ldrb	r2, [r7, #15]
 8104196:	6879      	ldr	r1, [r7, #4]
 8104198:	4613      	mov	r3, r2
 810419a:	00db      	lsls	r3, r3, #3
 810419c:	4413      	add	r3, r2
 810419e:	009b      	lsls	r3, r3, #2
 81041a0:	440b      	add	r3, r1
 81041a2:	f503 7322 	add.w	r3, r3, #648	; 0x288
 81041a6:	2200      	movs	r2, #0
 81041a8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 81041aa:	7bfa      	ldrb	r2, [r7, #15]
 81041ac:	6879      	ldr	r1, [r7, #4]
 81041ae:	4613      	mov	r3, r2
 81041b0:	00db      	lsls	r3, r3, #3
 81041b2:	4413      	add	r3, r2
 81041b4:	009b      	lsls	r3, r3, #2
 81041b6:	440b      	add	r3, r1
 81041b8:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 81041bc:	2200      	movs	r2, #0
 81041be:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 81041c0:	7bfb      	ldrb	r3, [r7, #15]
 81041c2:	3301      	adds	r3, #1
 81041c4:	73fb      	strb	r3, [r7, #15]
 81041c6:	7bfa      	ldrb	r2, [r7, #15]
 81041c8:	687b      	ldr	r3, [r7, #4]
 81041ca:	685b      	ldr	r3, [r3, #4]
 81041cc:	429a      	cmp	r2, r3
 81041ce:	d3b5      	bcc.n	810413c <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 81041d0:	687b      	ldr	r3, [r7, #4]
 81041d2:	681b      	ldr	r3, [r3, #0]
 81041d4:	603b      	str	r3, [r7, #0]
 81041d6:	687e      	ldr	r6, [r7, #4]
 81041d8:	466d      	mov	r5, sp
 81041da:	f106 0410 	add.w	r4, r6, #16
 81041de:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81041e0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81041e2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 81041e4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 81041e6:	e894 0003 	ldmia.w	r4, {r0, r1}
 81041ea:	e885 0003 	stmia.w	r5, {r0, r1}
 81041ee:	1d33      	adds	r3, r6, #4
 81041f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 81041f2:	6838      	ldr	r0, [r7, #0]
 81041f4:	f005 f9bc 	bl	8109570 <USB_DevInit>
 81041f8:	4603      	mov	r3, r0
 81041fa:	2b00      	cmp	r3, #0
 81041fc:	d005      	beq.n	810420a <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 81041fe:	687b      	ldr	r3, [r7, #4]
 8104200:	2202      	movs	r2, #2
 8104202:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8104206:	2301      	movs	r3, #1
 8104208:	e014      	b.n	8104234 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 810420a:	687b      	ldr	r3, [r7, #4]
 810420c:	2200      	movs	r2, #0
 810420e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8104212:	687b      	ldr	r3, [r7, #4]
 8104214:	2201      	movs	r2, #1
 8104216:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 810421a:	687b      	ldr	r3, [r7, #4]
 810421c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810421e:	2b01      	cmp	r3, #1
 8104220:	d102      	bne.n	8104228 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8104222:	6878      	ldr	r0, [r7, #4]
 8104224:	f000 f80a 	bl	810423c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8104228:	687b      	ldr	r3, [r7, #4]
 810422a:	681b      	ldr	r3, [r3, #0]
 810422c:	4618      	mov	r0, r3
 810422e:	f005 fb7a 	bl	8109926 <USB_DevDisconnect>

  return HAL_OK;
 8104232:	2300      	movs	r3, #0
}
 8104234:	4618      	mov	r0, r3
 8104236:	3714      	adds	r7, #20
 8104238:	46bd      	mov	sp, r7
 810423a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0810423c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 810423c:	b480      	push	{r7}
 810423e:	b085      	sub	sp, #20
 8104240:	af00      	add	r7, sp, #0
 8104242:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8104244:	687b      	ldr	r3, [r7, #4]
 8104246:	681b      	ldr	r3, [r3, #0]
 8104248:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 810424a:	687b      	ldr	r3, [r7, #4]
 810424c:	2201      	movs	r2, #1
 810424e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8104252:	687b      	ldr	r3, [r7, #4]
 8104254:	2200      	movs	r2, #0
 8104256:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 810425a:	68fb      	ldr	r3, [r7, #12]
 810425c:	699b      	ldr	r3, [r3, #24]
 810425e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8104262:	68fb      	ldr	r3, [r7, #12]
 8104264:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8104266:	68fb      	ldr	r3, [r7, #12]
 8104268:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810426a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 810426e:	f043 0303 	orr.w	r3, r3, #3
 8104272:	68fa      	ldr	r2, [r7, #12]
 8104274:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 8104276:	2300      	movs	r3, #0
}
 8104278:	4618      	mov	r0, r3
 810427a:	3714      	adds	r7, #20
 810427c:	46bd      	mov	sp, r7
 810427e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8104282:	4770      	bx	lr

08104284 <HAL_PWREx_EnterSTOPMode>:
  *            @arg PWR_D2_DOMAIN : Enter D2 Domain to DSTOP mode.
  *            @arg PWR_D3_DOMAIN : Enter D3/SRD Domain to DSTOP mode.
  * @retval None.
  */
void HAL_PWREx_EnterSTOPMode (uint32_t Regulator, uint8_t STOPEntry, uint32_t Domain)
{
 8104284:	b580      	push	{r7, lr}
 8104286:	b084      	sub	sp, #16
 8104288:	af00      	add	r7, sp, #0
 810428a:	60f8      	str	r0, [r7, #12]
 810428c:	460b      	mov	r3, r1
 810428e:	607a      	str	r2, [r7, #4]
 8104290:	72fb      	strb	r3, [r7, #11]
  assert_param (IS_PWR_REGULATOR (Regulator));
  assert_param (IS_PWR_STOP_ENTRY (STOPEntry));
  assert_param (IS_PWR_DOMAIN (Domain));

  /* Select the regulator state in Stop mode */
  MODIFY_REG (PWR->CR1, PWR_CR1_LPDS, Regulator);
 8104292:	4b37      	ldr	r3, [pc, #220]	; (8104370 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104294:	681b      	ldr	r3, [r3, #0]
 8104296:	f023 0201 	bic.w	r2, r3, #1
 810429a:	4935      	ldr	r1, [pc, #212]	; (8104370 <HAL_PWREx_EnterSTOPMode+0xec>)
 810429c:	68fb      	ldr	r3, [r7, #12]
 810429e:	4313      	orrs	r3, r2
 81042a0:	600b      	str	r3, [r1, #0]

  /* Select the domain Power Down DeepSleep */
  if (Domain == PWR_D1_DOMAIN)
 81042a2:	687b      	ldr	r3, [r7, #4]
 81042a4:	2b00      	cmp	r3, #0
 81042a6:	d123      	bne.n	81042f0 <HAL_PWREx_EnterSTOPMode+0x6c>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM7_CPUID)
 81042a8:	f7fd fdde 	bl	8101e68 <HAL_GetCurrentCPUID>
 81042ac:	4603      	mov	r3, r0
 81042ae:	2b03      	cmp	r3, #3
 81042b0:	d158      	bne.n	8104364 <HAL_PWREx_EnterSTOPMode+0xe0>
      return;
    }
#endif /* defined (DUAL_CORE) */

    /* Keep DSTOP mode when D1/CD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D1);
 81042b2:	4b2f      	ldr	r3, [pc, #188]	; (8104370 <HAL_PWREx_EnterSTOPMode+0xec>)
 81042b4:	691b      	ldr	r3, [r3, #16]
 81042b6:	4a2e      	ldr	r2, [pc, #184]	; (8104370 <HAL_PWREx_EnterSTOPMode+0xec>)
 81042b8:	f023 0301 	bic.w	r3, r3, #1
 81042bc:	6113      	str	r3, [r2, #16]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81042be:	4b2d      	ldr	r3, [pc, #180]	; (8104374 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81042c0:	691b      	ldr	r3, [r3, #16]
 81042c2:	4a2c      	ldr	r2, [pc, #176]	; (8104374 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81042c4:	f043 0304 	orr.w	r3, r3, #4
 81042c8:	6113      	str	r3, [r2, #16]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 81042ca:	f3bf 8f4f 	dsb	sy
}
 81042ce:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 81042d0:	f3bf 8f6f 	isb	sy
}
 81042d4:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 81042d6:	7afb      	ldrb	r3, [r7, #11]
 81042d8:	2b01      	cmp	r3, #1
 81042da:	d101      	bne.n	81042e0 <HAL_PWREx_EnterSTOPMode+0x5c>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 81042dc:	bf30      	wfi
 81042de:	e000      	b.n	81042e2 <HAL_PWREx_EnterSTOPMode+0x5e>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 81042e0:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 81042e2:	4b24      	ldr	r3, [pc, #144]	; (8104374 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81042e4:	691b      	ldr	r3, [r3, #16]
 81042e6:	4a23      	ldr	r2, [pc, #140]	; (8104374 <HAL_PWREx_EnterSTOPMode+0xf0>)
 81042e8:	f023 0304 	bic.w	r3, r3, #4
 81042ec:	6113      	str	r3, [r2, #16]
 81042ee:	e03c      	b.n	810436a <HAL_PWREx_EnterSTOPMode+0xe6>
  }
#if defined (PWR_CPUCR_PDDS_D2)
  else if (Domain == PWR_D2_DOMAIN)
 81042f0:	687b      	ldr	r3, [r7, #4]
 81042f2:	2b01      	cmp	r3, #1
 81042f4:	d123      	bne.n	810433e <HAL_PWREx_EnterSTOPMode+0xba>
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () != CM4_CPUID)
 81042f6:	f7fd fdb7 	bl	8101e68 <HAL_GetCurrentCPUID>
 81042fa:	4603      	mov	r3, r0
 81042fc:	2b01      	cmp	r3, #1
 81042fe:	d133      	bne.n	8104368 <HAL_PWREx_EnterSTOPMode+0xe4>
      */
      return;
    }

    /* Keep DSTOP mode when D2 domain enters Deepsleep */
    CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D2);
 8104300:	4b1b      	ldr	r3, [pc, #108]	; (8104370 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104302:	695b      	ldr	r3, [r3, #20]
 8104304:	4a1a      	ldr	r2, [pc, #104]	; (8104370 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104306:	f023 0302 	bic.w	r3, r3, #2
 810430a:	6153      	str	r3, [r2, #20]

    /* Set SLEEPDEEP bit of Cortex System Control Register */
    SET_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 810430c:	4b19      	ldr	r3, [pc, #100]	; (8104374 <HAL_PWREx_EnterSTOPMode+0xf0>)
 810430e:	691b      	ldr	r3, [r3, #16]
 8104310:	4a18      	ldr	r2, [pc, #96]	; (8104374 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104312:	f043 0304 	orr.w	r3, r3, #4
 8104316:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 8104318:	f3bf 8f4f 	dsb	sy
}
 810431c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 810431e:	f3bf 8f6f 	isb	sy
}
 8104322:	bf00      	nop
    /* Ensure that all instructions are done before entering STOP mode */
    __DSB ();
    __ISB ();

    /* Select Stop mode entry */
    if (STOPEntry == PWR_STOPENTRY_WFI)
 8104324:	7afb      	ldrb	r3, [r7, #11]
 8104326:	2b01      	cmp	r3, #1
 8104328:	d101      	bne.n	810432e <HAL_PWREx_EnterSTOPMode+0xaa>
    {
      /* Request Wait For Interrupt */
      __WFI ();
 810432a:	bf30      	wfi
 810432c:	e000      	b.n	8104330 <HAL_PWREx_EnterSTOPMode+0xac>
    }
    else
    {
      /* Request Wait For Event */
      __WFE ();
 810432e:	bf20      	wfe
    }

    /* Clear SLEEPDEEP bit of Cortex-Mx in the System Control Register */
    CLEAR_BIT (SCB->SCR, SCB_SCR_SLEEPDEEP_Msk);
 8104330:	4b10      	ldr	r3, [pc, #64]	; (8104374 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104332:	691b      	ldr	r3, [r3, #16]
 8104334:	4a0f      	ldr	r2, [pc, #60]	; (8104374 <HAL_PWREx_EnterSTOPMode+0xf0>)
 8104336:	f023 0304 	bic.w	r3, r3, #4
 810433a:	6113      	str	r3, [r2, #16]
 810433c:	e015      	b.n	810436a <HAL_PWREx_EnterSTOPMode+0xe6>
#endif /* defined (PWR_CPUCR_PDDS_D2) */
  else
  {
#if defined (DUAL_CORE)
    /* Check current core */
    if (HAL_GetCurrentCPUID () == CM7_CPUID)
 810433e:	f7fd fd93 	bl	8101e68 <HAL_GetCurrentCPUID>
 8104342:	4603      	mov	r3, r0
 8104344:	2b03      	cmp	r3, #3
 8104346:	d106      	bne.n	8104356 <HAL_PWREx_EnterSTOPMode+0xd2>
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
 8104348:	4b09      	ldr	r3, [pc, #36]	; (8104370 <HAL_PWREx_EnterSTOPMode+0xec>)
 810434a:	691b      	ldr	r3, [r3, #16]
 810434c:	4a08      	ldr	r2, [pc, #32]	; (8104370 <HAL_PWREx_EnterSTOPMode+0xec>)
 810434e:	f023 0304 	bic.w	r3, r3, #4
 8104352:	6113      	str	r3, [r2, #16]
 8104354:	e009      	b.n	810436a <HAL_PWREx_EnterSTOPMode+0xe6>
    }
    else
    {
      /* Keep DSTOP mode when D3 domain enters Deepsleep */
      CLEAR_BIT (PWR->CPU2CR, PWR_CPU2CR_PDDS_D3);
 8104356:	4b06      	ldr	r3, [pc, #24]	; (8104370 <HAL_PWREx_EnterSTOPMode+0xec>)
 8104358:	695b      	ldr	r3, [r3, #20]
 810435a:	4a05      	ldr	r2, [pc, #20]	; (8104370 <HAL_PWREx_EnterSTOPMode+0xec>)
 810435c:	f023 0304 	bic.w	r3, r3, #4
 8104360:	6153      	str	r3, [r2, #20]
 8104362:	e002      	b.n	810436a <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8104364:	bf00      	nop
 8104366:	e000      	b.n	810436a <HAL_PWREx_EnterSTOPMode+0xe6>
      return;
 8104368:	bf00      	nop
#else
    /* Keep DSTOP mode when D3/SRD domain enters Deepsleep */
    CLEAR_BIT (PWR->CPUCR, PWR_CPUCR_PDDS_D3);
#endif  /* defined (DUAL_CORE) */
  }
}
 810436a:	3710      	adds	r7, #16
 810436c:	46bd      	mov	sp, r7
 810436e:	bd80      	pop	{r7, pc}
 8104370:	58024800 	.word	0x58024800
 8104374:	e000ed00 	.word	0xe000ed00

08104378 <HAL_PWREx_ClearPendingEvent>:
  *         enter low power mode using Wait For Event request.
  * @note   Cortex-M7 must be in CRUN mode when calling this API by Cortex-M4.
  * @retval None.
  */
void HAL_PWREx_ClearPendingEvent (void)
{
 8104378:	b580      	push	{r7, lr}
 810437a:	af00      	add	r7, sp, #0
#if defined (DUAL_CORE)
  /* Check the current Core */
  if (HAL_GetCurrentCPUID () == CM7_CPUID)
 810437c:	f7fd fd74 	bl	8101e68 <HAL_GetCurrentCPUID>
 8104380:	4603      	mov	r3, r0
 8104382:	2b03      	cmp	r3, #3
 8104384:	d101      	bne.n	810438a <HAL_PWREx_ClearPendingEvent+0x12>
  {
    __WFE ();
 8104386:	bf20      	wfe
    __WFE ();
  }
#else
  __WFE ();
#endif /* defined (DUAL_CORE) */
}
 8104388:	e001      	b.n	810438e <HAL_PWREx_ClearPendingEvent+0x16>
    __SEV ();
 810438a:	bf40      	sev
    __WFE ();
 810438c:	bf20      	wfe
}
 810438e:	bf00      	nop
 8104390:	bd80      	pop	{r7, pc}
	...

08104394 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8104394:	b480      	push	{r7}
 8104396:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8104398:	4b05      	ldr	r3, [pc, #20]	; (81043b0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 810439a:	68db      	ldr	r3, [r3, #12]
 810439c:	4a04      	ldr	r2, [pc, #16]	; (81043b0 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 810439e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 81043a2:	60d3      	str	r3, [r2, #12]
}
 81043a4:	bf00      	nop
 81043a6:	46bd      	mov	sp, r7
 81043a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 81043ac:	4770      	bx	lr
 81043ae:	bf00      	nop
 81043b0:	58024800 	.word	0x58024800

081043b4 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 81043b4:	b580      	push	{r7, lr}
 81043b6:	b086      	sub	sp, #24
 81043b8:	af02      	add	r7, sp, #8
 81043ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 81043bc:	f7fd fc20 	bl	8101c00 <HAL_GetTick>
 81043c0:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 81043c2:	687b      	ldr	r3, [r7, #4]
 81043c4:	2b00      	cmp	r3, #0
 81043c6:	d101      	bne.n	81043cc <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 81043c8:	2301      	movs	r3, #1
 81043ca:	e061      	b.n	8104490 <HAL_QSPI_Init+0xdc>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 81043cc:	687b      	ldr	r3, [r7, #4]
 81043ce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 81043d2:	b2db      	uxtb	r3, r3
 81043d4:	2b00      	cmp	r3, #0
 81043d6:	d107      	bne.n	81043e8 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 81043d8:	6878      	ldr	r0, [r7, #4]
 81043da:	f7fc ff2b 	bl	8101234 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 81043de:	f241 3188 	movw	r1, #5000	; 0x1388
 81043e2:	6878      	ldr	r0, [r7, #4]
 81043e4:	f000 f85a 	bl	810449c <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 81043e8:	687b      	ldr	r3, [r7, #4]
 81043ea:	681b      	ldr	r3, [r3, #0]
 81043ec:	681b      	ldr	r3, [r3, #0]
 81043ee:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 81043f2:	687b      	ldr	r3, [r7, #4]
 81043f4:	689b      	ldr	r3, [r3, #8]
 81043f6:	3b01      	subs	r3, #1
 81043f8:	021a      	lsls	r2, r3, #8
 81043fa:	687b      	ldr	r3, [r7, #4]
 81043fc:	681b      	ldr	r3, [r3, #0]
 81043fe:	430a      	orrs	r2, r1
 8104400:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8104402:	687b      	ldr	r3, [r7, #4]
 8104404:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8104406:	9300      	str	r3, [sp, #0]
 8104408:	68fb      	ldr	r3, [r7, #12]
 810440a:	2200      	movs	r2, #0
 810440c:	2120      	movs	r1, #32
 810440e:	6878      	ldr	r0, [r7, #4]
 8104410:	f000 f852 	bl	81044b8 <QSPI_WaitFlagStateUntilTimeout>
 8104414:	4603      	mov	r3, r0
 8104416:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8104418:	7afb      	ldrb	r3, [r7, #11]
 810441a:	2b00      	cmp	r3, #0
 810441c:	d137      	bne.n	810448e <HAL_QSPI_Init+0xda>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 810441e:	687b      	ldr	r3, [r7, #4]
 8104420:	681b      	ldr	r3, [r3, #0]
 8104422:	681b      	ldr	r3, [r3, #0]
 8104424:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8104428:	f023 03d0 	bic.w	r3, r3, #208	; 0xd0
 810442c:	687a      	ldr	r2, [r7, #4]
 810442e:	6852      	ldr	r2, [r2, #4]
 8104430:	0611      	lsls	r1, r2, #24
 8104432:	687a      	ldr	r2, [r7, #4]
 8104434:	68d2      	ldr	r2, [r2, #12]
 8104436:	4311      	orrs	r1, r2
 8104438:	687a      	ldr	r2, [r7, #4]
 810443a:	69d2      	ldr	r2, [r2, #28]
 810443c:	4311      	orrs	r1, r2
 810443e:	687a      	ldr	r2, [r7, #4]
 8104440:	6a12      	ldr	r2, [r2, #32]
 8104442:	4311      	orrs	r1, r2
 8104444:	687a      	ldr	r2, [r7, #4]
 8104446:	6812      	ldr	r2, [r2, #0]
 8104448:	430b      	orrs	r3, r1
 810444a:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 810444c:	687b      	ldr	r3, [r7, #4]
 810444e:	681b      	ldr	r3, [r3, #0]
 8104450:	685a      	ldr	r2, [r3, #4]
 8104452:	4b11      	ldr	r3, [pc, #68]	; (8104498 <HAL_QSPI_Init+0xe4>)
 8104454:	4013      	ands	r3, r2
 8104456:	687a      	ldr	r2, [r7, #4]
 8104458:	6912      	ldr	r2, [r2, #16]
 810445a:	0411      	lsls	r1, r2, #16
 810445c:	687a      	ldr	r2, [r7, #4]
 810445e:	6952      	ldr	r2, [r2, #20]
 8104460:	4311      	orrs	r1, r2
 8104462:	687a      	ldr	r2, [r7, #4]
 8104464:	6992      	ldr	r2, [r2, #24]
 8104466:	4311      	orrs	r1, r2
 8104468:	687a      	ldr	r2, [r7, #4]
 810446a:	6812      	ldr	r2, [r2, #0]
 810446c:	430b      	orrs	r3, r1
 810446e:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8104470:	687b      	ldr	r3, [r7, #4]
 8104472:	681b      	ldr	r3, [r3, #0]
 8104474:	681a      	ldr	r2, [r3, #0]
 8104476:	687b      	ldr	r3, [r7, #4]
 8104478:	681b      	ldr	r3, [r3, #0]
 810447a:	f042 0201 	orr.w	r2, r2, #1
 810447e:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8104480:	687b      	ldr	r3, [r7, #4]
 8104482:	2200      	movs	r2, #0
 8104484:	645a      	str	r2, [r3, #68]	; 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8104486:	687b      	ldr	r3, [r7, #4]
 8104488:	2201      	movs	r2, #1
 810448a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

  /* Return function status */
  return status;
 810448e:	7afb      	ldrb	r3, [r7, #11]
}
 8104490:	4618      	mov	r0, r3
 8104492:	3710      	adds	r7, #16
 8104494:	46bd      	mov	sp, r7
 8104496:	bd80      	pop	{r7, pc}
 8104498:	ffe0f8fe 	.word	0xffe0f8fe

0810449c <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 810449c:	b480      	push	{r7}
 810449e:	b083      	sub	sp, #12
 81044a0:	af00      	add	r7, sp, #0
 81044a2:	6078      	str	r0, [r7, #4]
 81044a4:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 81044a6:	687b      	ldr	r3, [r7, #4]
 81044a8:	683a      	ldr	r2, [r7, #0]
 81044aa:	649a      	str	r2, [r3, #72]	; 0x48
}
 81044ac:	bf00      	nop
 81044ae:	370c      	adds	r7, #12
 81044b0:	46bd      	mov	sp, r7
 81044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81044b6:	4770      	bx	lr

081044b8 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 81044b8:	b580      	push	{r7, lr}
 81044ba:	b084      	sub	sp, #16
 81044bc:	af00      	add	r7, sp, #0
 81044be:	60f8      	str	r0, [r7, #12]
 81044c0:	60b9      	str	r1, [r7, #8]
 81044c2:	603b      	str	r3, [r7, #0]
 81044c4:	4613      	mov	r3, r2
 81044c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 81044c8:	e01a      	b.n	8104500 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 81044ca:	69bb      	ldr	r3, [r7, #24]
 81044cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 81044d0:	d016      	beq.n	8104500 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 81044d2:	f7fd fb95 	bl	8101c00 <HAL_GetTick>
 81044d6:	4602      	mov	r2, r0
 81044d8:	683b      	ldr	r3, [r7, #0]
 81044da:	1ad3      	subs	r3, r2, r3
 81044dc:	69ba      	ldr	r2, [r7, #24]
 81044de:	429a      	cmp	r2, r3
 81044e0:	d302      	bcc.n	81044e8 <QSPI_WaitFlagStateUntilTimeout+0x30>
 81044e2:	69bb      	ldr	r3, [r7, #24]
 81044e4:	2b00      	cmp	r3, #0
 81044e6:	d10b      	bne.n	8104500 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 81044e8:	68fb      	ldr	r3, [r7, #12]
 81044ea:	2204      	movs	r2, #4
 81044ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 81044f0:	68fb      	ldr	r3, [r7, #12]
 81044f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81044f4:	f043 0201 	orr.w	r2, r3, #1
 81044f8:	68fb      	ldr	r3, [r7, #12]
 81044fa:	645a      	str	r2, [r3, #68]	; 0x44

        return HAL_ERROR;
 81044fc:	2301      	movs	r3, #1
 81044fe:	e00e      	b.n	810451e <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8104500:	68fb      	ldr	r3, [r7, #12]
 8104502:	681b      	ldr	r3, [r3, #0]
 8104504:	689a      	ldr	r2, [r3, #8]
 8104506:	68bb      	ldr	r3, [r7, #8]
 8104508:	4013      	ands	r3, r2
 810450a:	2b00      	cmp	r3, #0
 810450c:	bf14      	ite	ne
 810450e:	2301      	movne	r3, #1
 8104510:	2300      	moveq	r3, #0
 8104512:	b2db      	uxtb	r3, r3
 8104514:	461a      	mov	r2, r3
 8104516:	79fb      	ldrb	r3, [r7, #7]
 8104518:	429a      	cmp	r2, r3
 810451a:	d1d6      	bne.n	81044ca <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 810451c:	2300      	movs	r3, #0
}
 810451e:	4618      	mov	r0, r3
 8104520:	3710      	adds	r7, #16
 8104522:	46bd      	mov	sp, r7
 8104524:	bd80      	pop	{r7, pc}
	...

08104528 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8104528:	b480      	push	{r7}
 810452a:	b089      	sub	sp, #36	; 0x24
 810452c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 810452e:	4bb3      	ldr	r3, [pc, #716]	; (81047fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104530:	691b      	ldr	r3, [r3, #16]
 8104532:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8104536:	2b18      	cmp	r3, #24
 8104538:	f200 8155 	bhi.w	81047e6 <HAL_RCC_GetSysClockFreq+0x2be>
 810453c:	a201      	add	r2, pc, #4	; (adr r2, 8104544 <HAL_RCC_GetSysClockFreq+0x1c>)
 810453e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8104542:	bf00      	nop
 8104544:	081045a9 	.word	0x081045a9
 8104548:	081047e7 	.word	0x081047e7
 810454c:	081047e7 	.word	0x081047e7
 8104550:	081047e7 	.word	0x081047e7
 8104554:	081047e7 	.word	0x081047e7
 8104558:	081047e7 	.word	0x081047e7
 810455c:	081047e7 	.word	0x081047e7
 8104560:	081047e7 	.word	0x081047e7
 8104564:	081045cf 	.word	0x081045cf
 8104568:	081047e7 	.word	0x081047e7
 810456c:	081047e7 	.word	0x081047e7
 8104570:	081047e7 	.word	0x081047e7
 8104574:	081047e7 	.word	0x081047e7
 8104578:	081047e7 	.word	0x081047e7
 810457c:	081047e7 	.word	0x081047e7
 8104580:	081047e7 	.word	0x081047e7
 8104584:	081045d5 	.word	0x081045d5
 8104588:	081047e7 	.word	0x081047e7
 810458c:	081047e7 	.word	0x081047e7
 8104590:	081047e7 	.word	0x081047e7
 8104594:	081047e7 	.word	0x081047e7
 8104598:	081047e7 	.word	0x081047e7
 810459c:	081047e7 	.word	0x081047e7
 81045a0:	081047e7 	.word	0x081047e7
 81045a4:	081045db 	.word	0x081045db
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81045a8:	4b94      	ldr	r3, [pc, #592]	; (81047fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 81045aa:	681b      	ldr	r3, [r3, #0]
 81045ac:	f003 0320 	and.w	r3, r3, #32
 81045b0:	2b00      	cmp	r3, #0
 81045b2:	d009      	beq.n	81045c8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81045b4:	4b91      	ldr	r3, [pc, #580]	; (81047fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 81045b6:	681b      	ldr	r3, [r3, #0]
 81045b8:	08db      	lsrs	r3, r3, #3
 81045ba:	f003 0303 	and.w	r3, r3, #3
 81045be:	4a90      	ldr	r2, [pc, #576]	; (8104800 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81045c0:	fa22 f303 	lsr.w	r3, r2, r3
 81045c4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 81045c6:	e111      	b.n	81047ec <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 81045c8:	4b8d      	ldr	r3, [pc, #564]	; (8104800 <HAL_RCC_GetSysClockFreq+0x2d8>)
 81045ca:	61bb      	str	r3, [r7, #24]
      break;
 81045cc:	e10e      	b.n	81047ec <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 81045ce:	4b8d      	ldr	r3, [pc, #564]	; (8104804 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81045d0:	61bb      	str	r3, [r7, #24]
      break;
 81045d2:	e10b      	b.n	81047ec <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 81045d4:	4b8c      	ldr	r3, [pc, #560]	; (8104808 <HAL_RCC_GetSysClockFreq+0x2e0>)
 81045d6:	61bb      	str	r3, [r7, #24]
      break;
 81045d8:	e108      	b.n	81047ec <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 81045da:	4b88      	ldr	r3, [pc, #544]	; (81047fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 81045dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81045de:	f003 0303 	and.w	r3, r3, #3
 81045e2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 81045e4:	4b85      	ldr	r3, [pc, #532]	; (81047fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 81045e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81045e8:	091b      	lsrs	r3, r3, #4
 81045ea:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 81045ee:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 81045f0:	4b82      	ldr	r3, [pc, #520]	; (81047fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 81045f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81045f4:	f003 0301 	and.w	r3, r3, #1
 81045f8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 81045fa:	4b80      	ldr	r3, [pc, #512]	; (81047fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 81045fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81045fe:	08db      	lsrs	r3, r3, #3
 8104600:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8104604:	68fa      	ldr	r2, [r7, #12]
 8104606:	fb02 f303 	mul.w	r3, r2, r3
 810460a:	ee07 3a90 	vmov	s15, r3
 810460e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104612:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8104616:	693b      	ldr	r3, [r7, #16]
 8104618:	2b00      	cmp	r3, #0
 810461a:	f000 80e1 	beq.w	81047e0 <HAL_RCC_GetSysClockFreq+0x2b8>
 810461e:	697b      	ldr	r3, [r7, #20]
 8104620:	2b02      	cmp	r3, #2
 8104622:	f000 8083 	beq.w	810472c <HAL_RCC_GetSysClockFreq+0x204>
 8104626:	697b      	ldr	r3, [r7, #20]
 8104628:	2b02      	cmp	r3, #2
 810462a:	f200 80a1 	bhi.w	8104770 <HAL_RCC_GetSysClockFreq+0x248>
 810462e:	697b      	ldr	r3, [r7, #20]
 8104630:	2b00      	cmp	r3, #0
 8104632:	d003      	beq.n	810463c <HAL_RCC_GetSysClockFreq+0x114>
 8104634:	697b      	ldr	r3, [r7, #20]
 8104636:	2b01      	cmp	r3, #1
 8104638:	d056      	beq.n	81046e8 <HAL_RCC_GetSysClockFreq+0x1c0>
 810463a:	e099      	b.n	8104770 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810463c:	4b6f      	ldr	r3, [pc, #444]	; (81047fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 810463e:	681b      	ldr	r3, [r3, #0]
 8104640:	f003 0320 	and.w	r3, r3, #32
 8104644:	2b00      	cmp	r3, #0
 8104646:	d02d      	beq.n	81046a4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8104648:	4b6c      	ldr	r3, [pc, #432]	; (81047fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 810464a:	681b      	ldr	r3, [r3, #0]
 810464c:	08db      	lsrs	r3, r3, #3
 810464e:	f003 0303 	and.w	r3, r3, #3
 8104652:	4a6b      	ldr	r2, [pc, #428]	; (8104800 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8104654:	fa22 f303 	lsr.w	r3, r2, r3
 8104658:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810465a:	687b      	ldr	r3, [r7, #4]
 810465c:	ee07 3a90 	vmov	s15, r3
 8104660:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104664:	693b      	ldr	r3, [r7, #16]
 8104666:	ee07 3a90 	vmov	s15, r3
 810466a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810466e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104672:	4b62      	ldr	r3, [pc, #392]	; (81047fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104676:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810467a:	ee07 3a90 	vmov	s15, r3
 810467e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104682:	ed97 6a02 	vldr	s12, [r7, #8]
 8104686:	eddf 5a61 	vldr	s11, [pc, #388]	; 810480c <HAL_RCC_GetSysClockFreq+0x2e4>
 810468a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810468e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8104692:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104696:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810469a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810469e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 81046a2:	e087      	b.n	81047b4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81046a4:	693b      	ldr	r3, [r7, #16]
 81046a6:	ee07 3a90 	vmov	s15, r3
 81046aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81046ae:	eddf 6a58 	vldr	s13, [pc, #352]	; 8104810 <HAL_RCC_GetSysClockFreq+0x2e8>
 81046b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81046b6:	4b51      	ldr	r3, [pc, #324]	; (81047fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 81046b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81046ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81046be:	ee07 3a90 	vmov	s15, r3
 81046c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81046c6:	ed97 6a02 	vldr	s12, [r7, #8]
 81046ca:	eddf 5a50 	vldr	s11, [pc, #320]	; 810480c <HAL_RCC_GetSysClockFreq+0x2e4>
 81046ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81046d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81046d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81046da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81046de:	ee67 7a27 	vmul.f32	s15, s14, s15
 81046e2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81046e6:	e065      	b.n	81047b4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 81046e8:	693b      	ldr	r3, [r7, #16]
 81046ea:	ee07 3a90 	vmov	s15, r3
 81046ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81046f2:	eddf 6a48 	vldr	s13, [pc, #288]	; 8104814 <HAL_RCC_GetSysClockFreq+0x2ec>
 81046f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81046fa:	4b40      	ldr	r3, [pc, #256]	; (81047fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 81046fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81046fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104702:	ee07 3a90 	vmov	s15, r3
 8104706:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810470a:	ed97 6a02 	vldr	s12, [r7, #8]
 810470e:	eddf 5a3f 	vldr	s11, [pc, #252]	; 810480c <HAL_RCC_GetSysClockFreq+0x2e4>
 8104712:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8104716:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810471a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 810471e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104722:	ee67 7a27 	vmul.f32	s15, s14, s15
 8104726:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 810472a:	e043      	b.n	81047b4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 810472c:	693b      	ldr	r3, [r7, #16]
 810472e:	ee07 3a90 	vmov	s15, r3
 8104732:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8104736:	eddf 6a38 	vldr	s13, [pc, #224]	; 8104818 <HAL_RCC_GetSysClockFreq+0x2f0>
 810473a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 810473e:	4b2f      	ldr	r3, [pc, #188]	; (81047fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104742:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8104746:	ee07 3a90 	vmov	s15, r3
 810474a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810474e:	ed97 6a02 	vldr	s12, [r7, #8]
 8104752:	eddf 5a2e 	vldr	s11, [pc, #184]	; 810480c <HAL_RCC_GetSysClockFreq+0x2e4>
 8104756:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810475a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810475e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8104762:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8104766:	ee67 7a27 	vmul.f32	s15, s14, s15
 810476a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 810476e:	e021      	b.n	81047b4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8104770:	693b      	ldr	r3, [r7, #16]
 8104772:	ee07 3a90 	vmov	s15, r3
 8104776:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810477a:	eddf 6a26 	vldr	s13, [pc, #152]	; 8104814 <HAL_RCC_GetSysClockFreq+0x2ec>
 810477e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8104782:	4b1e      	ldr	r3, [pc, #120]	; (81047fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8104784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8104786:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810478a:	ee07 3a90 	vmov	s15, r3
 810478e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8104792:	ed97 6a02 	vldr	s12, [r7, #8]
 8104796:	eddf 5a1d 	vldr	s11, [pc, #116]	; 810480c <HAL_RCC_GetSysClockFreq+0x2e4>
 810479a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810479e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81047a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81047a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81047aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 81047ae:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 81047b2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 81047b4:	4b11      	ldr	r3, [pc, #68]	; (81047fc <HAL_RCC_GetSysClockFreq+0x2d4>)
 81047b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 81047b8:	0a5b      	lsrs	r3, r3, #9
 81047ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 81047be:	3301      	adds	r3, #1
 81047c0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 81047c2:	683b      	ldr	r3, [r7, #0]
 81047c4:	ee07 3a90 	vmov	s15, r3
 81047c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 81047cc:	edd7 6a07 	vldr	s13, [r7, #28]
 81047d0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 81047d4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 81047d8:	ee17 3a90 	vmov	r3, s15
 81047dc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 81047de:	e005      	b.n	81047ec <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 81047e0:	2300      	movs	r3, #0
 81047e2:	61bb      	str	r3, [r7, #24]
      break;
 81047e4:	e002      	b.n	81047ec <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 81047e6:	4b07      	ldr	r3, [pc, #28]	; (8104804 <HAL_RCC_GetSysClockFreq+0x2dc>)
 81047e8:	61bb      	str	r3, [r7, #24]
      break;
 81047ea:	bf00      	nop
  }

  return sysclockfreq;
 81047ec:	69bb      	ldr	r3, [r7, #24]
}
 81047ee:	4618      	mov	r0, r3
 81047f0:	3724      	adds	r7, #36	; 0x24
 81047f2:	46bd      	mov	sp, r7
 81047f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81047f8:	4770      	bx	lr
 81047fa:	bf00      	nop
 81047fc:	58024400 	.word	0x58024400
 8104800:	03d09000 	.word	0x03d09000
 8104804:	003d0900 	.word	0x003d0900
 8104808:	017d7840 	.word	0x017d7840
 810480c:	46000000 	.word	0x46000000
 8104810:	4c742400 	.word	0x4c742400
 8104814:	4a742400 	.word	0x4a742400
 8104818:	4bbebc20 	.word	0x4bbebc20

0810481c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 810481c:	b580      	push	{r7, lr}
 810481e:	b082      	sub	sp, #8
 8104820:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8104822:	f7ff fe81 	bl	8104528 <HAL_RCC_GetSysClockFreq>
 8104826:	4602      	mov	r2, r0
 8104828:	4b11      	ldr	r3, [pc, #68]	; (8104870 <HAL_RCC_GetHCLKFreq+0x54>)
 810482a:	699b      	ldr	r3, [r3, #24]
 810482c:	0a1b      	lsrs	r3, r3, #8
 810482e:	f003 030f 	and.w	r3, r3, #15
 8104832:	4910      	ldr	r1, [pc, #64]	; (8104874 <HAL_RCC_GetHCLKFreq+0x58>)
 8104834:	5ccb      	ldrb	r3, [r1, r3]
 8104836:	f003 031f 	and.w	r3, r3, #31
 810483a:	fa22 f303 	lsr.w	r3, r2, r3
 810483e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8104840:	4b0b      	ldr	r3, [pc, #44]	; (8104870 <HAL_RCC_GetHCLKFreq+0x54>)
 8104842:	699b      	ldr	r3, [r3, #24]
 8104844:	f003 030f 	and.w	r3, r3, #15
 8104848:	4a0a      	ldr	r2, [pc, #40]	; (8104874 <HAL_RCC_GetHCLKFreq+0x58>)
 810484a:	5cd3      	ldrb	r3, [r2, r3]
 810484c:	f003 031f 	and.w	r3, r3, #31
 8104850:	687a      	ldr	r2, [r7, #4]
 8104852:	fa22 f303 	lsr.w	r3, r2, r3
 8104856:	4a08      	ldr	r2, [pc, #32]	; (8104878 <HAL_RCC_GetHCLKFreq+0x5c>)
 8104858:	6013      	str	r3, [r2, #0]
#else
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_HPRE) >> RCC_CDCFGR1_HPRE_Pos]) & 0x1FU));
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
 810485a:	4b07      	ldr	r3, [pc, #28]	; (8104878 <HAL_RCC_GetHCLKFreq+0x5c>)
 810485c:	681b      	ldr	r3, [r3, #0]
 810485e:	4a07      	ldr	r2, [pc, #28]	; (810487c <HAL_RCC_GetHCLKFreq+0x60>)
 8104860:	6013      	str	r3, [r2, #0]
#else
  SystemCoreClock = common_system_clock;
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8104862:	4b05      	ldr	r3, [pc, #20]	; (8104878 <HAL_RCC_GetHCLKFreq+0x5c>)
 8104864:	681b      	ldr	r3, [r3, #0]
}
 8104866:	4618      	mov	r0, r3
 8104868:	3708      	adds	r7, #8
 810486a:	46bd      	mov	sp, r7
 810486c:	bd80      	pop	{r7, pc}
 810486e:	bf00      	nop
 8104870:	58024400 	.word	0x58024400
 8104874:	08109ac4 	.word	0x08109ac4
 8104878:	10000004 	.word	0x10000004
 810487c:	10000000 	.word	0x10000000

08104880 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8104880:	b580      	push	{r7, lr}
 8104882:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8104884:	f7ff ffca 	bl	810481c <HAL_RCC_GetHCLKFreq>
 8104888:	4602      	mov	r2, r0
 810488a:	4b06      	ldr	r3, [pc, #24]	; (81048a4 <HAL_RCC_GetPCLK1Freq+0x24>)
 810488c:	69db      	ldr	r3, [r3, #28]
 810488e:	091b      	lsrs	r3, r3, #4
 8104890:	f003 0307 	and.w	r3, r3, #7
 8104894:	4904      	ldr	r1, [pc, #16]	; (81048a8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8104896:	5ccb      	ldrb	r3, [r1, r3]
 8104898:	f003 031f 	and.w	r3, r3, #31
 810489c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 81048a0:	4618      	mov	r0, r3
 81048a2:	bd80      	pop	{r7, pc}
 81048a4:	58024400 	.word	0x58024400
 81048a8:	08109ac4 	.word	0x08109ac4

081048ac <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 81048ac:	b580      	push	{r7, lr}
 81048ae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 81048b0:	f7ff ffb4 	bl	810481c <HAL_RCC_GetHCLKFreq>
 81048b4:	4602      	mov	r2, r0
 81048b6:	4b06      	ldr	r3, [pc, #24]	; (81048d0 <HAL_RCC_GetPCLK2Freq+0x24>)
 81048b8:	69db      	ldr	r3, [r3, #28]
 81048ba:	0a1b      	lsrs	r3, r3, #8
 81048bc:	f003 0307 	and.w	r3, r3, #7
 81048c0:	4904      	ldr	r1, [pc, #16]	; (81048d4 <HAL_RCC_GetPCLK2Freq+0x28>)
 81048c2:	5ccb      	ldrb	r3, [r1, r3]
 81048c4:	f003 031f 	and.w	r3, r3, #31
 81048c8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 81048cc:	4618      	mov	r0, r3
 81048ce:	bd80      	pop	{r7, pc}
 81048d0:	58024400 	.word	0x58024400
 81048d4:	08109ac4 	.word	0x08109ac4

081048d8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 81048d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 81048dc:	b0ca      	sub	sp, #296	; 0x128
 81048de:	af00      	add	r7, sp, #0
 81048e0:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 81048e4:	2300      	movs	r3, #0
 81048e6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 81048ea:	2300      	movs	r3, #0
 81048ec:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 81048f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81048f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 81048f8:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 81048fc:	2500      	movs	r5, #0
 81048fe:	ea54 0305 	orrs.w	r3, r4, r5
 8104902:	d049      	beq.n	8104998 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8104904:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104908:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 810490a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 810490e:	d02f      	beq.n	8104970 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8104910:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8104914:	d828      	bhi.n	8104968 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8104916:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810491a:	d01a      	beq.n	8104952 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 810491c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8104920:	d822      	bhi.n	8104968 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8104922:	2b00      	cmp	r3, #0
 8104924:	d003      	beq.n	810492e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8104926:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 810492a:	d007      	beq.n	810493c <HAL_RCCEx_PeriphCLKConfig+0x64>
 810492c:	e01c      	b.n	8104968 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 810492e:	4bb8      	ldr	r3, [pc, #736]	; (8104c10 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104932:	4ab7      	ldr	r2, [pc, #732]	; (8104c10 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104934:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104938:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 810493a:	e01a      	b.n	8104972 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 810493c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104940:	3308      	adds	r3, #8
 8104942:	2102      	movs	r1, #2
 8104944:	4618      	mov	r0, r3
 8104946:	f002 fb61 	bl	810700c <RCCEx_PLL2_Config>
 810494a:	4603      	mov	r3, r0
 810494c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8104950:	e00f      	b.n	8104972 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8104952:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104956:	3328      	adds	r3, #40	; 0x28
 8104958:	2102      	movs	r1, #2
 810495a:	4618      	mov	r0, r3
 810495c:	f002 fc08 	bl	8107170 <RCCEx_PLL3_Config>
 8104960:	4603      	mov	r3, r0
 8104962:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8104966:	e004      	b.n	8104972 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104968:	2301      	movs	r3, #1
 810496a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 810496e:	e000      	b.n	8104972 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8104970:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104972:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104976:	2b00      	cmp	r3, #0
 8104978:	d10a      	bne.n	8104990 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 810497a:	4ba5      	ldr	r3, [pc, #660]	; (8104c10 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810497c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810497e:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8104982:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104986:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8104988:	4aa1      	ldr	r2, [pc, #644]	; (8104c10 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 810498a:	430b      	orrs	r3, r1
 810498c:	6513      	str	r3, [r2, #80]	; 0x50
 810498e:	e003      	b.n	8104998 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104990:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104994:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8104998:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810499c:	e9d3 2300 	ldrd	r2, r3, [r3]
 81049a0:	f402 7880 	and.w	r8, r2, #256	; 0x100
 81049a4:	f04f 0900 	mov.w	r9, #0
 81049a8:	ea58 0309 	orrs.w	r3, r8, r9
 81049ac:	d047      	beq.n	8104a3e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 81049ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81049b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81049b4:	2b04      	cmp	r3, #4
 81049b6:	d82a      	bhi.n	8104a0e <HAL_RCCEx_PeriphCLKConfig+0x136>
 81049b8:	a201      	add	r2, pc, #4	; (adr r2, 81049c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 81049ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81049be:	bf00      	nop
 81049c0:	081049d5 	.word	0x081049d5
 81049c4:	081049e3 	.word	0x081049e3
 81049c8:	081049f9 	.word	0x081049f9
 81049cc:	08104a17 	.word	0x08104a17
 81049d0:	08104a17 	.word	0x08104a17
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81049d4:	4b8e      	ldr	r3, [pc, #568]	; (8104c10 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81049d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81049d8:	4a8d      	ldr	r2, [pc, #564]	; (8104c10 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 81049da:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81049de:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81049e0:	e01a      	b.n	8104a18 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81049e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81049e6:	3308      	adds	r3, #8
 81049e8:	2100      	movs	r1, #0
 81049ea:	4618      	mov	r0, r3
 81049ec:	f002 fb0e 	bl	810700c <RCCEx_PLL2_Config>
 81049f0:	4603      	mov	r3, r0
 81049f2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 81049f6:	e00f      	b.n	8104a18 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 81049f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81049fc:	3328      	adds	r3, #40	; 0x28
 81049fe:	2100      	movs	r1, #0
 8104a00:	4618      	mov	r0, r3
 8104a02:	f002 fbb5 	bl	8107170 <RCCEx_PLL3_Config>
 8104a06:	4603      	mov	r3, r0
 8104a08:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104a0c:	e004      	b.n	8104a18 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104a0e:	2301      	movs	r3, #1
 8104a10:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104a14:	e000      	b.n	8104a18 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8104a16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104a18:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104a1c:	2b00      	cmp	r3, #0
 8104a1e:	d10a      	bne.n	8104a36 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8104a20:	4b7b      	ldr	r3, [pc, #492]	; (8104c10 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104a22:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104a24:	f023 0107 	bic.w	r1, r3, #7
 8104a28:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104a2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104a2e:	4a78      	ldr	r2, [pc, #480]	; (8104c10 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104a30:	430b      	orrs	r3, r1
 8104a32:	6513      	str	r3, [r2, #80]	; 0x50
 8104a34:	e003      	b.n	8104a3e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104a36:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104a3a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8104a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104a46:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 8104a4a:	f04f 0b00 	mov.w	fp, #0
 8104a4e:	ea5a 030b 	orrs.w	r3, sl, fp
 8104a52:	d04c      	beq.n	8104aee <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8104a54:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104a58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104a5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104a5e:	d030      	beq.n	8104ac2 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8104a60:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8104a64:	d829      	bhi.n	8104aba <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8104a66:	2bc0      	cmp	r3, #192	; 0xc0
 8104a68:	d02d      	beq.n	8104ac6 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8104a6a:	2bc0      	cmp	r3, #192	; 0xc0
 8104a6c:	d825      	bhi.n	8104aba <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8104a6e:	2b80      	cmp	r3, #128	; 0x80
 8104a70:	d018      	beq.n	8104aa4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8104a72:	2b80      	cmp	r3, #128	; 0x80
 8104a74:	d821      	bhi.n	8104aba <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8104a76:	2b00      	cmp	r3, #0
 8104a78:	d002      	beq.n	8104a80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8104a7a:	2b40      	cmp	r3, #64	; 0x40
 8104a7c:	d007      	beq.n	8104a8e <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8104a7e:	e01c      	b.n	8104aba <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104a80:	4b63      	ldr	r3, [pc, #396]	; (8104c10 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104a82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104a84:	4a62      	ldr	r2, [pc, #392]	; (8104c10 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104a86:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104a8a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8104a8c:	e01c      	b.n	8104ac8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104a8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104a92:	3308      	adds	r3, #8
 8104a94:	2100      	movs	r1, #0
 8104a96:	4618      	mov	r0, r3
 8104a98:	f002 fab8 	bl	810700c <RCCEx_PLL2_Config>
 8104a9c:	4603      	mov	r3, r0
 8104a9e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8104aa2:	e011      	b.n	8104ac8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104aa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104aa8:	3328      	adds	r3, #40	; 0x28
 8104aaa:	2100      	movs	r1, #0
 8104aac:	4618      	mov	r0, r3
 8104aae:	f002 fb5f 	bl	8107170 <RCCEx_PLL3_Config>
 8104ab2:	4603      	mov	r3, r0
 8104ab4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8104ab8:	e006      	b.n	8104ac8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104aba:	2301      	movs	r3, #1
 8104abc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104ac0:	e002      	b.n	8104ac8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8104ac2:	bf00      	nop
 8104ac4:	e000      	b.n	8104ac8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8104ac6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104ac8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104acc:	2b00      	cmp	r3, #0
 8104ace:	d10a      	bne.n	8104ae6 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8104ad0:	4b4f      	ldr	r3, [pc, #316]	; (8104c10 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104ad2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104ad4:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8104ad8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104adc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8104ade:	4a4c      	ldr	r2, [pc, #304]	; (8104c10 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104ae0:	430b      	orrs	r3, r1
 8104ae2:	6513      	str	r3, [r2, #80]	; 0x50
 8104ae4:	e003      	b.n	8104aee <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104ae6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104aea:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8104aee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104af6:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8104afa:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8104afe:	2300      	movs	r3, #0
 8104b00:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8104b04:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 8104b08:	460b      	mov	r3, r1
 8104b0a:	4313      	orrs	r3, r2
 8104b0c:	d053      	beq.n	8104bb6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8104b0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104b12:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8104b16:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8104b1a:	d035      	beq.n	8104b88 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8104b1c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8104b20:	d82e      	bhi.n	8104b80 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8104b22:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8104b26:	d031      	beq.n	8104b8c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8104b28:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8104b2c:	d828      	bhi.n	8104b80 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8104b2e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8104b32:	d01a      	beq.n	8104b6a <HAL_RCCEx_PeriphCLKConfig+0x292>
 8104b34:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8104b38:	d822      	bhi.n	8104b80 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8104b3a:	2b00      	cmp	r3, #0
 8104b3c:	d003      	beq.n	8104b46 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8104b3e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8104b42:	d007      	beq.n	8104b54 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8104b44:	e01c      	b.n	8104b80 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104b46:	4b32      	ldr	r3, [pc, #200]	; (8104c10 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104b48:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104b4a:	4a31      	ldr	r2, [pc, #196]	; (8104c10 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104b4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104b50:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104b52:	e01c      	b.n	8104b8e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104b58:	3308      	adds	r3, #8
 8104b5a:	2100      	movs	r1, #0
 8104b5c:	4618      	mov	r0, r3
 8104b5e:	f002 fa55 	bl	810700c <RCCEx_PLL2_Config>
 8104b62:	4603      	mov	r3, r0
 8104b64:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8104b68:	e011      	b.n	8104b8e <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104b6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104b6e:	3328      	adds	r3, #40	; 0x28
 8104b70:	2100      	movs	r1, #0
 8104b72:	4618      	mov	r0, r3
 8104b74:	f002 fafc 	bl	8107170 <RCCEx_PLL3_Config>
 8104b78:	4603      	mov	r3, r0
 8104b7a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104b7e:	e006      	b.n	8104b8e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8104b80:	2301      	movs	r3, #1
 8104b82:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104b86:	e002      	b.n	8104b8e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8104b88:	bf00      	nop
 8104b8a:	e000      	b.n	8104b8e <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8104b8c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104b8e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104b92:	2b00      	cmp	r3, #0
 8104b94:	d10b      	bne.n	8104bae <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8104b96:	4b1e      	ldr	r3, [pc, #120]	; (8104c10 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104b98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104b9a:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 8104b9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104ba2:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8104ba6:	4a1a      	ldr	r2, [pc, #104]	; (8104c10 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8104ba8:	430b      	orrs	r3, r1
 8104baa:	6593      	str	r3, [r2, #88]	; 0x58
 8104bac:	e003      	b.n	8104bb6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104bae:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104bb2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8104bb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104bbe:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8104bc2:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8104bc6:	2300      	movs	r3, #0
 8104bc8:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8104bcc:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8104bd0:	460b      	mov	r3, r1
 8104bd2:	4313      	orrs	r3, r2
 8104bd4:	d056      	beq.n	8104c84 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8104bd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104bda:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8104bde:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8104be2:	d038      	beq.n	8104c56 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8104be4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8104be8:	d831      	bhi.n	8104c4e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8104bea:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8104bee:	d034      	beq.n	8104c5a <HAL_RCCEx_PeriphCLKConfig+0x382>
 8104bf0:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8104bf4:	d82b      	bhi.n	8104c4e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8104bf6:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8104bfa:	d01d      	beq.n	8104c38 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8104bfc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8104c00:	d825      	bhi.n	8104c4e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8104c02:	2b00      	cmp	r3, #0
 8104c04:	d006      	beq.n	8104c14 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8104c06:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8104c0a:	d00a      	beq.n	8104c22 <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8104c0c:	e01f      	b.n	8104c4e <HAL_RCCEx_PeriphCLKConfig+0x376>
 8104c0e:	bf00      	nop
 8104c10:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104c14:	4ba2      	ldr	r3, [pc, #648]	; (8104ea0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104c16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104c18:	4aa1      	ldr	r2, [pc, #644]	; (8104ea0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104c1a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104c1e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104c20:	e01c      	b.n	8104c5c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104c22:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104c26:	3308      	adds	r3, #8
 8104c28:	2100      	movs	r1, #0
 8104c2a:	4618      	mov	r0, r3
 8104c2c:	f002 f9ee 	bl	810700c <RCCEx_PLL2_Config>
 8104c30:	4603      	mov	r3, r0
 8104c32:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8104c36:	e011      	b.n	8104c5c <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104c38:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104c3c:	3328      	adds	r3, #40	; 0x28
 8104c3e:	2100      	movs	r1, #0
 8104c40:	4618      	mov	r0, r3
 8104c42:	f002 fa95 	bl	8107170 <RCCEx_PLL3_Config>
 8104c46:	4603      	mov	r3, r0
 8104c48:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8104c4c:	e006      	b.n	8104c5c <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8104c4e:	2301      	movs	r3, #1
 8104c50:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104c54:	e002      	b.n	8104c5c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8104c56:	bf00      	nop
 8104c58:	e000      	b.n	8104c5c <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8104c5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104c5c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104c60:	2b00      	cmp	r3, #0
 8104c62:	d10b      	bne.n	8104c7c <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8104c64:	4b8e      	ldr	r3, [pc, #568]	; (8104ea0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104c66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104c68:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8104c6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104c70:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8104c74:	4a8a      	ldr	r2, [pc, #552]	; (8104ea0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104c76:	430b      	orrs	r3, r1
 8104c78:	6593      	str	r3, [r2, #88]	; 0x58
 8104c7a:	e003      	b.n	8104c84 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104c7c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104c80:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8104c84:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104c88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104c8c:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8104c90:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8104c94:	2300      	movs	r3, #0
 8104c96:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8104c9a:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8104c9e:	460b      	mov	r3, r1
 8104ca0:	4313      	orrs	r3, r2
 8104ca2:	d03a      	beq.n	8104d1a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8104ca4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104ca8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104caa:	2b30      	cmp	r3, #48	; 0x30
 8104cac:	d01f      	beq.n	8104cee <HAL_RCCEx_PeriphCLKConfig+0x416>
 8104cae:	2b30      	cmp	r3, #48	; 0x30
 8104cb0:	d819      	bhi.n	8104ce6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8104cb2:	2b20      	cmp	r3, #32
 8104cb4:	d00c      	beq.n	8104cd0 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8104cb6:	2b20      	cmp	r3, #32
 8104cb8:	d815      	bhi.n	8104ce6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8104cba:	2b00      	cmp	r3, #0
 8104cbc:	d019      	beq.n	8104cf2 <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8104cbe:	2b10      	cmp	r3, #16
 8104cc0:	d111      	bne.n	8104ce6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104cc2:	4b77      	ldr	r3, [pc, #476]	; (8104ea0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104cc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104cc6:	4a76      	ldr	r2, [pc, #472]	; (8104ea0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104cc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104ccc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8104cce:	e011      	b.n	8104cf4 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8104cd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104cd4:	3308      	adds	r3, #8
 8104cd6:	2102      	movs	r1, #2
 8104cd8:	4618      	mov	r0, r3
 8104cda:	f002 f997 	bl	810700c <RCCEx_PLL2_Config>
 8104cde:	4603      	mov	r3, r0
 8104ce0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8104ce4:	e006      	b.n	8104cf4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8104ce6:	2301      	movs	r3, #1
 8104ce8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104cec:	e002      	b.n	8104cf4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8104cee:	bf00      	nop
 8104cf0:	e000      	b.n	8104cf4 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8104cf2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104cf4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104cf8:	2b00      	cmp	r3, #0
 8104cfa:	d10a      	bne.n	8104d12 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8104cfc:	4b68      	ldr	r3, [pc, #416]	; (8104ea0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104cfe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104d00:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8104d04:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104d08:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8104d0a:	4a65      	ldr	r2, [pc, #404]	; (8104ea0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104d0c:	430b      	orrs	r3, r1
 8104d0e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8104d10:	e003      	b.n	8104d1a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104d12:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104d16:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8104d1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104d1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104d22:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 8104d26:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8104d2a:	2300      	movs	r3, #0
 8104d2c:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8104d30:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 8104d34:	460b      	mov	r3, r1
 8104d36:	4313      	orrs	r3, r2
 8104d38:	d051      	beq.n	8104dde <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8104d3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104d3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8104d40:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8104d44:	d035      	beq.n	8104db2 <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8104d46:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8104d4a:	d82e      	bhi.n	8104daa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8104d4c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8104d50:	d031      	beq.n	8104db6 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 8104d52:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8104d56:	d828      	bhi.n	8104daa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8104d58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8104d5c:	d01a      	beq.n	8104d94 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8104d5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8104d62:	d822      	bhi.n	8104daa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8104d64:	2b00      	cmp	r3, #0
 8104d66:	d003      	beq.n	8104d70 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8104d68:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8104d6c:	d007      	beq.n	8104d7e <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8104d6e:	e01c      	b.n	8104daa <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104d70:	4b4b      	ldr	r3, [pc, #300]	; (8104ea0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104d72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104d74:	4a4a      	ldr	r2, [pc, #296]	; (8104ea0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104d76:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104d7a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8104d7c:	e01c      	b.n	8104db8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8104d7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104d82:	3308      	adds	r3, #8
 8104d84:	2100      	movs	r1, #0
 8104d86:	4618      	mov	r0, r3
 8104d88:	f002 f940 	bl	810700c <RCCEx_PLL2_Config>
 8104d8c:	4603      	mov	r3, r0
 8104d8e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8104d92:	e011      	b.n	8104db8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8104d94:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104d98:	3328      	adds	r3, #40	; 0x28
 8104d9a:	2100      	movs	r1, #0
 8104d9c:	4618      	mov	r0, r3
 8104d9e:	f002 f9e7 	bl	8107170 <RCCEx_PLL3_Config>
 8104da2:	4603      	mov	r3, r0
 8104da4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8104da8:	e006      	b.n	8104db8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104daa:	2301      	movs	r3, #1
 8104dac:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104db0:	e002      	b.n	8104db8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8104db2:	bf00      	nop
 8104db4:	e000      	b.n	8104db8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8104db6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104db8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104dbc:	2b00      	cmp	r3, #0
 8104dbe:	d10a      	bne.n	8104dd6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8104dc0:	4b37      	ldr	r3, [pc, #220]	; (8104ea0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104dc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104dc4:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 8104dc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104dcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8104dce:	4a34      	ldr	r2, [pc, #208]	; (8104ea0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104dd0:	430b      	orrs	r3, r1
 8104dd2:	6513      	str	r3, [r2, #80]	; 0x50
 8104dd4:	e003      	b.n	8104dde <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104dd6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104dda:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8104dde:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104de2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104de6:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 8104dea:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8104dee:	2300      	movs	r3, #0
 8104df0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8104df4:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 8104df8:	460b      	mov	r3, r1
 8104dfa:	4313      	orrs	r3, r2
 8104dfc:	d056      	beq.n	8104eac <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8104dfe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104e02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104e04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8104e08:	d033      	beq.n	8104e72 <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8104e0a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8104e0e:	d82c      	bhi.n	8104e6a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8104e10:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8104e14:	d02f      	beq.n	8104e76 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8104e16:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8104e1a:	d826      	bhi.n	8104e6a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8104e1c:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8104e20:	d02b      	beq.n	8104e7a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 8104e22:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8104e26:	d820      	bhi.n	8104e6a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8104e28:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8104e2c:	d012      	beq.n	8104e54 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8104e2e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8104e32:	d81a      	bhi.n	8104e6a <HAL_RCCEx_PeriphCLKConfig+0x592>
 8104e34:	2b00      	cmp	r3, #0
 8104e36:	d022      	beq.n	8104e7e <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8104e38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8104e3c:	d115      	bne.n	8104e6a <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104e3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104e42:	3308      	adds	r3, #8
 8104e44:	2101      	movs	r1, #1
 8104e46:	4618      	mov	r0, r3
 8104e48:	f002 f8e0 	bl	810700c <RCCEx_PLL2_Config>
 8104e4c:	4603      	mov	r3, r0
 8104e4e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8104e52:	e015      	b.n	8104e80 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104e54:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104e58:	3328      	adds	r3, #40	; 0x28
 8104e5a:	2101      	movs	r1, #1
 8104e5c:	4618      	mov	r0, r3
 8104e5e:	f002 f987 	bl	8107170 <RCCEx_PLL3_Config>
 8104e62:	4603      	mov	r3, r0
 8104e64:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8104e68:	e00a      	b.n	8104e80 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104e6a:	2301      	movs	r3, #1
 8104e6c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104e70:	e006      	b.n	8104e80 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8104e72:	bf00      	nop
 8104e74:	e004      	b.n	8104e80 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8104e76:	bf00      	nop
 8104e78:	e002      	b.n	8104e80 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8104e7a:	bf00      	nop
 8104e7c:	e000      	b.n	8104e80 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8104e7e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104e80:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104e84:	2b00      	cmp	r3, #0
 8104e86:	d10d      	bne.n	8104ea4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8104e88:	4b05      	ldr	r3, [pc, #20]	; (8104ea0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104e8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104e8c:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8104e90:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104e94:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8104e96:	4a02      	ldr	r2, [pc, #8]	; (8104ea0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8104e98:	430b      	orrs	r3, r1
 8104e9a:	6513      	str	r3, [r2, #80]	; 0x50
 8104e9c:	e006      	b.n	8104eac <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8104e9e:	bf00      	nop
 8104ea0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104ea4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104ea8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8104eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104eb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104eb4:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 8104eb8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8104ebc:	2300      	movs	r3, #0
 8104ebe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8104ec2:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 8104ec6:	460b      	mov	r3, r1
 8104ec8:	4313      	orrs	r3, r2
 8104eca:	d055      	beq.n	8104f78 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8104ecc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104ed0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8104ed4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8104ed8:	d033      	beq.n	8104f42 <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8104eda:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8104ede:	d82c      	bhi.n	8104f3a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8104ee0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104ee4:	d02f      	beq.n	8104f46 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8104ee6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8104eea:	d826      	bhi.n	8104f3a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8104eec:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8104ef0:	d02b      	beq.n	8104f4a <HAL_RCCEx_PeriphCLKConfig+0x672>
 8104ef2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8104ef6:	d820      	bhi.n	8104f3a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8104ef8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104efc:	d012      	beq.n	8104f24 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8104efe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104f02:	d81a      	bhi.n	8104f3a <HAL_RCCEx_PeriphCLKConfig+0x662>
 8104f04:	2b00      	cmp	r3, #0
 8104f06:	d022      	beq.n	8104f4e <HAL_RCCEx_PeriphCLKConfig+0x676>
 8104f08:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8104f0c:	d115      	bne.n	8104f3a <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104f0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104f12:	3308      	adds	r3, #8
 8104f14:	2101      	movs	r1, #1
 8104f16:	4618      	mov	r0, r3
 8104f18:	f002 f878 	bl	810700c <RCCEx_PLL2_Config>
 8104f1c:	4603      	mov	r3, r0
 8104f1e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8104f22:	e015      	b.n	8104f50 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8104f24:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104f28:	3328      	adds	r3, #40	; 0x28
 8104f2a:	2101      	movs	r1, #1
 8104f2c:	4618      	mov	r0, r3
 8104f2e:	f002 f91f 	bl	8107170 <RCCEx_PLL3_Config>
 8104f32:	4603      	mov	r3, r0
 8104f34:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8104f38:	e00a      	b.n	8104f50 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8104f3a:	2301      	movs	r3, #1
 8104f3c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104f40:	e006      	b.n	8104f50 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8104f42:	bf00      	nop
 8104f44:	e004      	b.n	8104f50 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8104f46:	bf00      	nop
 8104f48:	e002      	b.n	8104f50 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8104f4a:	bf00      	nop
 8104f4c:	e000      	b.n	8104f50 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8104f4e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104f50:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104f54:	2b00      	cmp	r3, #0
 8104f56:	d10b      	bne.n	8104f70 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8104f58:	4ba4      	ldr	r3, [pc, #656]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104f5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8104f5c:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8104f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104f64:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8104f68:	4aa0      	ldr	r2, [pc, #640]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104f6a:	430b      	orrs	r3, r1
 8104f6c:	6593      	str	r3, [r2, #88]	; 0x58
 8104f6e:	e003      	b.n	8104f78 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8104f70:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104f74:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8104f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8104f80:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 8104f84:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8104f88:	2300      	movs	r3, #0
 8104f8a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8104f8e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8104f92:	460b      	mov	r3, r1
 8104f94:	4313      	orrs	r3, r2
 8104f96:	d037      	beq.n	8105008 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8104f98:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104f9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104f9e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104fa2:	d00e      	beq.n	8104fc2 <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8104fa4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8104fa8:	d816      	bhi.n	8104fd8 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8104faa:	2b00      	cmp	r3, #0
 8104fac:	d018      	beq.n	8104fe0 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8104fae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8104fb2:	d111      	bne.n	8104fd8 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8104fb4:	4b8d      	ldr	r3, [pc, #564]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8104fb8:	4a8c      	ldr	r2, [pc, #560]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104fba:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8104fbe:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8104fc0:	e00f      	b.n	8104fe2 <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8104fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104fc6:	3308      	adds	r3, #8
 8104fc8:	2101      	movs	r1, #1
 8104fca:	4618      	mov	r0, r3
 8104fcc:	f002 f81e 	bl	810700c <RCCEx_PLL2_Config>
 8104fd0:	4603      	mov	r3, r0
 8104fd2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8104fd6:	e004      	b.n	8104fe2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8104fd8:	2301      	movs	r3, #1
 8104fda:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8104fde:	e000      	b.n	8104fe2 <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8104fe0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8104fe2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8104fe6:	2b00      	cmp	r3, #0
 8104fe8:	d10a      	bne.n	8105000 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8104fea:	4b80      	ldr	r3, [pc, #512]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104fec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8104fee:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8104ff2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8104ff6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8104ff8:	4a7c      	ldr	r2, [pc, #496]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8104ffa:	430b      	orrs	r3, r1
 8104ffc:	6513      	str	r3, [r2, #80]	; 0x50
 8104ffe:	e003      	b.n	8105008 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105000:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105004:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8105008:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810500c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105010:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 8105014:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8105018:	2300      	movs	r3, #0
 810501a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 810501e:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 8105022:	460b      	mov	r3, r1
 8105024:	4313      	orrs	r3, r2
 8105026:	d039      	beq.n	810509c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8105028:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810502c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810502e:	2b03      	cmp	r3, #3
 8105030:	d81c      	bhi.n	810506c <HAL_RCCEx_PeriphCLKConfig+0x794>
 8105032:	a201      	add	r2, pc, #4	; (adr r2, 8105038 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8105034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105038:	08105075 	.word	0x08105075
 810503c:	08105049 	.word	0x08105049
 8105040:	08105057 	.word	0x08105057
 8105044:	08105075 	.word	0x08105075
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105048:	4b68      	ldr	r3, [pc, #416]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810504a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810504c:	4a67      	ldr	r2, [pc, #412]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810504e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8105052:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8105054:	e00f      	b.n	8105076 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8105056:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810505a:	3308      	adds	r3, #8
 810505c:	2102      	movs	r1, #2
 810505e:	4618      	mov	r0, r3
 8105060:	f001 ffd4 	bl	810700c <RCCEx_PLL2_Config>
 8105064:	4603      	mov	r3, r0
 8105066:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 810506a:	e004      	b.n	8105076 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 810506c:	2301      	movs	r3, #1
 810506e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8105072:	e000      	b.n	8105076 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8105074:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105076:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810507a:	2b00      	cmp	r3, #0
 810507c:	d10a      	bne.n	8105094 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 810507e:	4b5b      	ldr	r3, [pc, #364]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8105080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105082:	f023 0103 	bic.w	r1, r3, #3
 8105086:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810508a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 810508c:	4a57      	ldr	r2, [pc, #348]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810508e:	430b      	orrs	r3, r1
 8105090:	64d3      	str	r3, [r2, #76]	; 0x4c
 8105092:	e003      	b.n	810509c <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105094:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105098:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 810509c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81050a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 81050a4:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 81050a8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 81050ac:	2300      	movs	r3, #0
 81050ae:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 81050b2:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 81050b6:	460b      	mov	r3, r1
 81050b8:	4313      	orrs	r3, r2
 81050ba:	f000 809f 	beq.w	81051fc <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 81050be:	4b4c      	ldr	r3, [pc, #304]	; (81051f0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81050c0:	681b      	ldr	r3, [r3, #0]
 81050c2:	4a4b      	ldr	r2, [pc, #300]	; (81051f0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81050c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 81050c8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 81050ca:	f7fc fd99 	bl	8101c00 <HAL_GetTick>
 81050ce:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81050d2:	e00b      	b.n	81050ec <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 81050d4:	f7fc fd94 	bl	8101c00 <HAL_GetTick>
 81050d8:	4602      	mov	r2, r0
 81050da:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 81050de:	1ad3      	subs	r3, r2, r3
 81050e0:	2b64      	cmp	r3, #100	; 0x64
 81050e2:	d903      	bls.n	81050ec <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 81050e4:	2303      	movs	r3, #3
 81050e6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81050ea:	e005      	b.n	81050f8 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 81050ec:	4b40      	ldr	r3, [pc, #256]	; (81051f0 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 81050ee:	681b      	ldr	r3, [r3, #0]
 81050f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81050f4:	2b00      	cmp	r3, #0
 81050f6:	d0ed      	beq.n	81050d4 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 81050f8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81050fc:	2b00      	cmp	r3, #0
 81050fe:	d179      	bne.n	81051f4 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8105100:	4b3a      	ldr	r3, [pc, #232]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8105102:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8105104:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105108:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 810510c:	4053      	eors	r3, r2
 810510e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8105112:	2b00      	cmp	r3, #0
 8105114:	d015      	beq.n	8105142 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8105116:	4b35      	ldr	r3, [pc, #212]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8105118:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810511a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 810511e:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8105122:	4b32      	ldr	r3, [pc, #200]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8105124:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8105126:	4a31      	ldr	r2, [pc, #196]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8105128:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 810512c:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 810512e:	4b2f      	ldr	r3, [pc, #188]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8105130:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8105132:	4a2e      	ldr	r2, [pc, #184]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8105134:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8105138:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 810513a:	4a2c      	ldr	r2, [pc, #176]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810513c:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8105140:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8105142:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105146:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 810514a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810514e:	d118      	bne.n	8105182 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8105150:	f7fc fd56 	bl	8101c00 <HAL_GetTick>
 8105154:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8105158:	e00d      	b.n	8105176 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 810515a:	f7fc fd51 	bl	8101c00 <HAL_GetTick>
 810515e:	4602      	mov	r2, r0
 8105160:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8105164:	1ad2      	subs	r2, r2, r3
 8105166:	f241 3388 	movw	r3, #5000	; 0x1388
 810516a:	429a      	cmp	r2, r3
 810516c:	d903      	bls.n	8105176 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 810516e:	2303      	movs	r3, #3
 8105170:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 8105174:	e005      	b.n	8105182 <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8105176:	4b1d      	ldr	r3, [pc, #116]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8105178:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 810517a:	f003 0302 	and.w	r3, r3, #2
 810517e:	2b00      	cmp	r3, #0
 8105180:	d0eb      	beq.n	810515a <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8105182:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105186:	2b00      	cmp	r3, #0
 8105188:	d12b      	bne.n	81051e2 <HAL_RCCEx_PeriphCLKConfig+0x90a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 810518a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810518e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8105192:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8105196:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810519a:	d110      	bne.n	81051be <HAL_RCCEx_PeriphCLKConfig+0x8e6>
 810519c:	4b13      	ldr	r3, [pc, #76]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 810519e:	691b      	ldr	r3, [r3, #16]
 81051a0:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 81051a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81051a8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 81051ac:	091b      	lsrs	r3, r3, #4
 81051ae:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 81051b2:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 81051b6:	4a0d      	ldr	r2, [pc, #52]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81051b8:	430b      	orrs	r3, r1
 81051ba:	6113      	str	r3, [r2, #16]
 81051bc:	e005      	b.n	81051ca <HAL_RCCEx_PeriphCLKConfig+0x8f2>
 81051be:	4b0b      	ldr	r3, [pc, #44]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81051c0:	691b      	ldr	r3, [r3, #16]
 81051c2:	4a0a      	ldr	r2, [pc, #40]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81051c4:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 81051c8:	6113      	str	r3, [r2, #16]
 81051ca:	4b08      	ldr	r3, [pc, #32]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81051cc:	6f19      	ldr	r1, [r3, #112]	; 0x70
 81051ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81051d2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 81051d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 81051da:	4a04      	ldr	r2, [pc, #16]	; (81051ec <HAL_RCCEx_PeriphCLKConfig+0x914>)
 81051dc:	430b      	orrs	r3, r1
 81051de:	6713      	str	r3, [r2, #112]	; 0x70
 81051e0:	e00c      	b.n	81051fc <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 81051e2:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81051e6:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 81051ea:	e007      	b.n	81051fc <HAL_RCCEx_PeriphCLKConfig+0x924>
 81051ec:	58024400 	.word	0x58024400
 81051f0:	58024800 	.word	0x58024800
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 81051f4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81051f8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 81051fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105204:	f002 0301 	and.w	r3, r2, #1
 8105208:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 810520c:	2300      	movs	r3, #0
 810520e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8105212:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8105216:	460b      	mov	r3, r1
 8105218:	4313      	orrs	r3, r2
 810521a:	f000 8089 	beq.w	8105330 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 810521e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105222:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8105224:	2b28      	cmp	r3, #40	; 0x28
 8105226:	d86b      	bhi.n	8105300 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8105228:	a201      	add	r2, pc, #4	; (adr r2, 8105230 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 810522a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 810522e:	bf00      	nop
 8105230:	08105309 	.word	0x08105309
 8105234:	08105301 	.word	0x08105301
 8105238:	08105301 	.word	0x08105301
 810523c:	08105301 	.word	0x08105301
 8105240:	08105301 	.word	0x08105301
 8105244:	08105301 	.word	0x08105301
 8105248:	08105301 	.word	0x08105301
 810524c:	08105301 	.word	0x08105301
 8105250:	081052d5 	.word	0x081052d5
 8105254:	08105301 	.word	0x08105301
 8105258:	08105301 	.word	0x08105301
 810525c:	08105301 	.word	0x08105301
 8105260:	08105301 	.word	0x08105301
 8105264:	08105301 	.word	0x08105301
 8105268:	08105301 	.word	0x08105301
 810526c:	08105301 	.word	0x08105301
 8105270:	081052eb 	.word	0x081052eb
 8105274:	08105301 	.word	0x08105301
 8105278:	08105301 	.word	0x08105301
 810527c:	08105301 	.word	0x08105301
 8105280:	08105301 	.word	0x08105301
 8105284:	08105301 	.word	0x08105301
 8105288:	08105301 	.word	0x08105301
 810528c:	08105301 	.word	0x08105301
 8105290:	08105309 	.word	0x08105309
 8105294:	08105301 	.word	0x08105301
 8105298:	08105301 	.word	0x08105301
 810529c:	08105301 	.word	0x08105301
 81052a0:	08105301 	.word	0x08105301
 81052a4:	08105301 	.word	0x08105301
 81052a8:	08105301 	.word	0x08105301
 81052ac:	08105301 	.word	0x08105301
 81052b0:	08105309 	.word	0x08105309
 81052b4:	08105301 	.word	0x08105301
 81052b8:	08105301 	.word	0x08105301
 81052bc:	08105301 	.word	0x08105301
 81052c0:	08105301 	.word	0x08105301
 81052c4:	08105301 	.word	0x08105301
 81052c8:	08105301 	.word	0x08105301
 81052cc:	08105301 	.word	0x08105301
 81052d0:	08105309 	.word	0x08105309
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 81052d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81052d8:	3308      	adds	r3, #8
 81052da:	2101      	movs	r1, #1
 81052dc:	4618      	mov	r0, r3
 81052de:	f001 fe95 	bl	810700c <RCCEx_PLL2_Config>
 81052e2:	4603      	mov	r3, r0
 81052e4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 81052e8:	e00f      	b.n	810530a <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 81052ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81052ee:	3328      	adds	r3, #40	; 0x28
 81052f0:	2101      	movs	r1, #1
 81052f2:	4618      	mov	r0, r3
 81052f4:	f001 ff3c 	bl	8107170 <RCCEx_PLL3_Config>
 81052f8:	4603      	mov	r3, r0
 81052fa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 81052fe:	e004      	b.n	810530a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105300:	2301      	movs	r3, #1
 8105302:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8105306:	e000      	b.n	810530a <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8105308:	bf00      	nop
    }

    if (ret == HAL_OK)
 810530a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810530e:	2b00      	cmp	r3, #0
 8105310:	d10a      	bne.n	8105328 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8105312:	4bbf      	ldr	r3, [pc, #764]	; (8105610 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8105314:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105316:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 810531a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810531e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8105320:	4abb      	ldr	r2, [pc, #748]	; (8105610 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8105322:	430b      	orrs	r3, r1
 8105324:	6553      	str	r3, [r2, #84]	; 0x54
 8105326:	e003      	b.n	8105330 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105328:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810532c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8105330:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105338:	f002 0302 	and.w	r3, r2, #2
 810533c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8105340:	2300      	movs	r3, #0
 8105342:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8105346:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 810534a:	460b      	mov	r3, r1
 810534c:	4313      	orrs	r3, r2
 810534e:	d041      	beq.n	81053d4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8105350:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105354:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8105356:	2b05      	cmp	r3, #5
 8105358:	d824      	bhi.n	81053a4 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 810535a:	a201      	add	r2, pc, #4	; (adr r2, 8105360 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 810535c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105360:	081053ad 	.word	0x081053ad
 8105364:	08105379 	.word	0x08105379
 8105368:	0810538f 	.word	0x0810538f
 810536c:	081053ad 	.word	0x081053ad
 8105370:	081053ad 	.word	0x081053ad
 8105374:	081053ad 	.word	0x081053ad
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8105378:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810537c:	3308      	adds	r3, #8
 810537e:	2101      	movs	r1, #1
 8105380:	4618      	mov	r0, r3
 8105382:	f001 fe43 	bl	810700c <RCCEx_PLL2_Config>
 8105386:	4603      	mov	r3, r0
 8105388:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 810538c:	e00f      	b.n	81053ae <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810538e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105392:	3328      	adds	r3, #40	; 0x28
 8105394:	2101      	movs	r1, #1
 8105396:	4618      	mov	r0, r3
 8105398:	f001 feea 	bl	8107170 <RCCEx_PLL3_Config>
 810539c:	4603      	mov	r3, r0
 810539e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 81053a2:	e004      	b.n	81053ae <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81053a4:	2301      	movs	r3, #1
 81053a6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81053aa:	e000      	b.n	81053ae <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 81053ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 81053ae:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81053b2:	2b00      	cmp	r3, #0
 81053b4:	d10a      	bne.n	81053cc <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 81053b6:	4b96      	ldr	r3, [pc, #600]	; (8105610 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81053b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81053ba:	f023 0107 	bic.w	r1, r3, #7
 81053be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81053c2:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 81053c4:	4a92      	ldr	r2, [pc, #584]	; (8105610 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81053c6:	430b      	orrs	r3, r1
 81053c8:	6553      	str	r3, [r2, #84]	; 0x54
 81053ca:	e003      	b.n	81053d4 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81053cc:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81053d0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 81053d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81053d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81053dc:	f002 0304 	and.w	r3, r2, #4
 81053e0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 81053e4:	2300      	movs	r3, #0
 81053e6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 81053ea:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 81053ee:	460b      	mov	r3, r1
 81053f0:	4313      	orrs	r3, r2
 81053f2:	d044      	beq.n	810547e <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 81053f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81053f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 81053fc:	2b05      	cmp	r3, #5
 81053fe:	d825      	bhi.n	810544c <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8105400:	a201      	add	r2, pc, #4	; (adr r2, 8105408 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8105402:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105406:	bf00      	nop
 8105408:	08105455 	.word	0x08105455
 810540c:	08105421 	.word	0x08105421
 8105410:	08105437 	.word	0x08105437
 8105414:	08105455 	.word	0x08105455
 8105418:	08105455 	.word	0x08105455
 810541c:	08105455 	.word	0x08105455
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8105420:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105424:	3308      	adds	r3, #8
 8105426:	2101      	movs	r1, #1
 8105428:	4618      	mov	r0, r3
 810542a:	f001 fdef 	bl	810700c <RCCEx_PLL2_Config>
 810542e:	4603      	mov	r3, r0
 8105430:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8105434:	e00f      	b.n	8105456 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8105436:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810543a:	3328      	adds	r3, #40	; 0x28
 810543c:	2101      	movs	r1, #1
 810543e:	4618      	mov	r0, r3
 8105440:	f001 fe96 	bl	8107170 <RCCEx_PLL3_Config>
 8105444:	4603      	mov	r3, r0
 8105446:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 810544a:	e004      	b.n	8105456 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810544c:	2301      	movs	r3, #1
 810544e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8105452:	e000      	b.n	8105456 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8105454:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105456:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810545a:	2b00      	cmp	r3, #0
 810545c:	d10b      	bne.n	8105476 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 810545e:	4b6c      	ldr	r3, [pc, #432]	; (8105610 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8105460:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105462:	f023 0107 	bic.w	r1, r3, #7
 8105466:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810546a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 810546e:	4a68      	ldr	r2, [pc, #416]	; (8105610 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8105470:	430b      	orrs	r3, r1
 8105472:	6593      	str	r3, [r2, #88]	; 0x58
 8105474:	e003      	b.n	810547e <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105476:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810547a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 810547e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105486:	f002 0320 	and.w	r3, r2, #32
 810548a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 810548e:	2300      	movs	r3, #0
 8105490:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8105494:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8105498:	460b      	mov	r3, r1
 810549a:	4313      	orrs	r3, r2
 810549c:	d055      	beq.n	810554a <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 810549e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81054a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 81054a6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81054aa:	d033      	beq.n	8105514 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 81054ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 81054b0:	d82c      	bhi.n	810550c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81054b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81054b6:	d02f      	beq.n	8105518 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 81054b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 81054bc:	d826      	bhi.n	810550c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81054be:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81054c2:	d02b      	beq.n	810551c <HAL_RCCEx_PeriphCLKConfig+0xc44>
 81054c4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 81054c8:	d820      	bhi.n	810550c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81054ca:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81054ce:	d012      	beq.n	81054f6 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 81054d0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81054d4:	d81a      	bhi.n	810550c <HAL_RCCEx_PeriphCLKConfig+0xc34>
 81054d6:	2b00      	cmp	r3, #0
 81054d8:	d022      	beq.n	8105520 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 81054da:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81054de:	d115      	bne.n	810550c <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81054e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81054e4:	3308      	adds	r3, #8
 81054e6:	2100      	movs	r1, #0
 81054e8:	4618      	mov	r0, r3
 81054ea:	f001 fd8f 	bl	810700c <RCCEx_PLL2_Config>
 81054ee:	4603      	mov	r3, r0
 81054f0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 81054f4:	e015      	b.n	8105522 <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81054f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81054fa:	3328      	adds	r3, #40	; 0x28
 81054fc:	2102      	movs	r1, #2
 81054fe:	4618      	mov	r0, r3
 8105500:	f001 fe36 	bl	8107170 <RCCEx_PLL3_Config>
 8105504:	4603      	mov	r3, r0
 8105506:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 810550a:	e00a      	b.n	8105522 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 810550c:	2301      	movs	r3, #1
 810550e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8105512:	e006      	b.n	8105522 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8105514:	bf00      	nop
 8105516:	e004      	b.n	8105522 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8105518:	bf00      	nop
 810551a:	e002      	b.n	8105522 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 810551c:	bf00      	nop
 810551e:	e000      	b.n	8105522 <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8105520:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105522:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105526:	2b00      	cmp	r3, #0
 8105528:	d10b      	bne.n	8105542 <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 810552a:	4b39      	ldr	r3, [pc, #228]	; (8105610 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810552c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 810552e:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8105532:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105536:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 810553a:	4a35      	ldr	r2, [pc, #212]	; (8105610 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 810553c:	430b      	orrs	r3, r1
 810553e:	6553      	str	r3, [r2, #84]	; 0x54
 8105540:	e003      	b.n	810554a <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105542:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105546:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 810554a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810554e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105552:	f002 0340 	and.w	r3, r2, #64	; 0x40
 8105556:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 810555a:	2300      	movs	r3, #0
 810555c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8105560:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 8105564:	460b      	mov	r3, r1
 8105566:	4313      	orrs	r3, r2
 8105568:	d058      	beq.n	810561c <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 810556a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810556e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8105572:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8105576:	d033      	beq.n	81055e0 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8105578:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 810557c:	d82c      	bhi.n	81055d8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 810557e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8105582:	d02f      	beq.n	81055e4 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8105584:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8105588:	d826      	bhi.n	81055d8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 810558a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 810558e:	d02b      	beq.n	81055e8 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8105590:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8105594:	d820      	bhi.n	81055d8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8105596:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810559a:	d012      	beq.n	81055c2 <HAL_RCCEx_PeriphCLKConfig+0xcea>
 810559c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 81055a0:	d81a      	bhi.n	81055d8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 81055a2:	2b00      	cmp	r3, #0
 81055a4:	d022      	beq.n	81055ec <HAL_RCCEx_PeriphCLKConfig+0xd14>
 81055a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 81055aa:	d115      	bne.n	81055d8 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81055ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81055b0:	3308      	adds	r3, #8
 81055b2:	2100      	movs	r1, #0
 81055b4:	4618      	mov	r0, r3
 81055b6:	f001 fd29 	bl	810700c <RCCEx_PLL2_Config>
 81055ba:	4603      	mov	r3, r0
 81055bc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 81055c0:	e015      	b.n	81055ee <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81055c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81055c6:	3328      	adds	r3, #40	; 0x28
 81055c8:	2102      	movs	r1, #2
 81055ca:	4618      	mov	r0, r3
 81055cc:	f001 fdd0 	bl	8107170 <RCCEx_PLL3_Config>
 81055d0:	4603      	mov	r3, r0
 81055d2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 81055d6:	e00a      	b.n	81055ee <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81055d8:	2301      	movs	r3, #1
 81055da:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81055de:	e006      	b.n	81055ee <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81055e0:	bf00      	nop
 81055e2:	e004      	b.n	81055ee <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81055e4:	bf00      	nop
 81055e6:	e002      	b.n	81055ee <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81055e8:	bf00      	nop
 81055ea:	e000      	b.n	81055ee <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 81055ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 81055ee:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81055f2:	2b00      	cmp	r3, #0
 81055f4:	d10e      	bne.n	8105614 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 81055f6:	4b06      	ldr	r3, [pc, #24]	; (8105610 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 81055f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81055fa:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 81055fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105602:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8105606:	4a02      	ldr	r2, [pc, #8]	; (8105610 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8105608:	430b      	orrs	r3, r1
 810560a:	6593      	str	r3, [r2, #88]	; 0x58
 810560c:	e006      	b.n	810561c <HAL_RCCEx_PeriphCLKConfig+0xd44>
 810560e:	bf00      	nop
 8105610:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105614:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105618:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 810561c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105624:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8105628:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 810562c:	2300      	movs	r3, #0
 810562e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8105632:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 8105636:	460b      	mov	r3, r1
 8105638:	4313      	orrs	r3, r2
 810563a:	d055      	beq.n	81056e8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 810563c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105640:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8105644:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8105648:	d033      	beq.n	81056b2 <HAL_RCCEx_PeriphCLKConfig+0xdda>
 810564a:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 810564e:	d82c      	bhi.n	81056aa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8105650:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8105654:	d02f      	beq.n	81056b6 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8105656:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 810565a:	d826      	bhi.n	81056aa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 810565c:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8105660:	d02b      	beq.n	81056ba <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8105662:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8105666:	d820      	bhi.n	81056aa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8105668:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 810566c:	d012      	beq.n	8105694 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 810566e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8105672:	d81a      	bhi.n	81056aa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8105674:	2b00      	cmp	r3, #0
 8105676:	d022      	beq.n	81056be <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8105678:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810567c:	d115      	bne.n	81056aa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 810567e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105682:	3308      	adds	r3, #8
 8105684:	2100      	movs	r1, #0
 8105686:	4618      	mov	r0, r3
 8105688:	f001 fcc0 	bl	810700c <RCCEx_PLL2_Config>
 810568c:	4603      	mov	r3, r0
 810568e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8105692:	e015      	b.n	81056c0 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105694:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105698:	3328      	adds	r3, #40	; 0x28
 810569a:	2102      	movs	r1, #2
 810569c:	4618      	mov	r0, r3
 810569e:	f001 fd67 	bl	8107170 <RCCEx_PLL3_Config>
 81056a2:	4603      	mov	r3, r0
 81056a4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 81056a8:	e00a      	b.n	81056c0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81056aa:	2301      	movs	r3, #1
 81056ac:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81056b0:	e006      	b.n	81056c0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81056b2:	bf00      	nop
 81056b4:	e004      	b.n	81056c0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81056b6:	bf00      	nop
 81056b8:	e002      	b.n	81056c0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81056ba:	bf00      	nop
 81056bc:	e000      	b.n	81056c0 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 81056be:	bf00      	nop
    }

    if (ret == HAL_OK)
 81056c0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81056c4:	2b00      	cmp	r3, #0
 81056c6:	d10b      	bne.n	81056e0 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 81056c8:	4ba1      	ldr	r3, [pc, #644]	; (8105950 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81056ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81056cc:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 81056d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81056d4:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 81056d8:	4a9d      	ldr	r2, [pc, #628]	; (8105950 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81056da:	430b      	orrs	r3, r1
 81056dc:	6593      	str	r3, [r2, #88]	; 0x58
 81056de:	e003      	b.n	81056e8 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81056e0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81056e4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 81056e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81056ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 81056f0:	f002 0308 	and.w	r3, r2, #8
 81056f4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 81056f8:	2300      	movs	r3, #0
 81056fa:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 81056fe:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 8105702:	460b      	mov	r3, r1
 8105704:	4313      	orrs	r3, r2
 8105706:	d01e      	beq.n	8105746 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8105708:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810570c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105710:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8105714:	d10c      	bne.n	8105730 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8105716:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810571a:	3328      	adds	r3, #40	; 0x28
 810571c:	2102      	movs	r1, #2
 810571e:	4618      	mov	r0, r3
 8105720:	f001 fd26 	bl	8107170 <RCCEx_PLL3_Config>
 8105724:	4603      	mov	r3, r0
 8105726:	2b00      	cmp	r3, #0
 8105728:	d002      	beq.n	8105730 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 810572a:	2301      	movs	r3, #1
 810572c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8105730:	4b87      	ldr	r3, [pc, #540]	; (8105950 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105732:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105734:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8105738:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810573c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8105740:	4a83      	ldr	r2, [pc, #524]	; (8105950 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105742:	430b      	orrs	r3, r1
 8105744:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8105746:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810574a:	e9d3 2300 	ldrd	r2, r3, [r3]
 810574e:	f002 0310 	and.w	r3, r2, #16
 8105752:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8105756:	2300      	movs	r3, #0
 8105758:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 810575c:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8105760:	460b      	mov	r3, r1
 8105762:	4313      	orrs	r3, r2
 8105764:	d01e      	beq.n	81057a4 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8105766:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810576a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 810576e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105772:	d10c      	bne.n	810578e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8105774:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105778:	3328      	adds	r3, #40	; 0x28
 810577a:	2102      	movs	r1, #2
 810577c:	4618      	mov	r0, r3
 810577e:	f001 fcf7 	bl	8107170 <RCCEx_PLL3_Config>
 8105782:	4603      	mov	r3, r0
 8105784:	2b00      	cmp	r3, #0
 8105786:	d002      	beq.n	810578e <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8105788:	2301      	movs	r3, #1
 810578a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 810578e:	4b70      	ldr	r3, [pc, #448]	; (8105950 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105790:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105792:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8105796:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810579a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 810579e:	4a6c      	ldr	r2, [pc, #432]	; (8105950 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81057a0:	430b      	orrs	r3, r1
 81057a2:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 81057a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81057a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 81057ac:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 81057b0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 81057b4:	2300      	movs	r3, #0
 81057b6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 81057ba:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 81057be:	460b      	mov	r3, r1
 81057c0:	4313      	orrs	r3, r2
 81057c2:	d03e      	beq.n	8105842 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 81057c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81057c8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 81057cc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81057d0:	d022      	beq.n	8105818 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 81057d2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81057d6:	d81b      	bhi.n	8105810 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 81057d8:	2b00      	cmp	r3, #0
 81057da:	d003      	beq.n	81057e4 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 81057dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81057e0:	d00b      	beq.n	81057fa <HAL_RCCEx_PeriphCLKConfig+0xf22>
 81057e2:	e015      	b.n	8105810 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 81057e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81057e8:	3308      	adds	r3, #8
 81057ea:	2100      	movs	r1, #0
 81057ec:	4618      	mov	r0, r3
 81057ee:	f001 fc0d 	bl	810700c <RCCEx_PLL2_Config>
 81057f2:	4603      	mov	r3, r0
 81057f4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 81057f8:	e00f      	b.n	810581a <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 81057fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81057fe:	3328      	adds	r3, #40	; 0x28
 8105800:	2102      	movs	r1, #2
 8105802:	4618      	mov	r0, r3
 8105804:	f001 fcb4 	bl	8107170 <RCCEx_PLL3_Config>
 8105808:	4603      	mov	r3, r0
 810580a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 810580e:	e004      	b.n	810581a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8105810:	2301      	movs	r3, #1
 8105812:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8105816:	e000      	b.n	810581a <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8105818:	bf00      	nop
    }

    if (ret == HAL_OK)
 810581a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810581e:	2b00      	cmp	r3, #0
 8105820:	d10b      	bne.n	810583a <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8105822:	4b4b      	ldr	r3, [pc, #300]	; (8105950 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105824:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105826:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 810582a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810582e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8105832:	4a47      	ldr	r2, [pc, #284]	; (8105950 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105834:	430b      	orrs	r3, r1
 8105836:	6593      	str	r3, [r2, #88]	; 0x58
 8105838:	e003      	b.n	8105842 <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 810583a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 810583e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8105842:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105846:	e9d3 2300 	ldrd	r2, r3, [r3]
 810584a:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 810584e:	67bb      	str	r3, [r7, #120]	; 0x78
 8105850:	2300      	movs	r3, #0
 8105852:	67fb      	str	r3, [r7, #124]	; 0x7c
 8105854:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8105858:	460b      	mov	r3, r1
 810585a:	4313      	orrs	r3, r2
 810585c:	d03b      	beq.n	81058d6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 810585e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105862:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8105866:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 810586a:	d01f      	beq.n	81058ac <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 810586c:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8105870:	d818      	bhi.n	81058a4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8105872:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8105876:	d003      	beq.n	8105880 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8105878:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 810587c:	d007      	beq.n	810588e <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 810587e:	e011      	b.n	81058a4 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105880:	4b33      	ldr	r3, [pc, #204]	; (8105950 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105882:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105884:	4a32      	ldr	r2, [pc, #200]	; (8105950 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105886:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810588a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 810588c:	e00f      	b.n	81058ae <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 810588e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105892:	3328      	adds	r3, #40	; 0x28
 8105894:	2101      	movs	r1, #1
 8105896:	4618      	mov	r0, r3
 8105898:	f001 fc6a 	bl	8107170 <RCCEx_PLL3_Config>
 810589c:	4603      	mov	r3, r0
 810589e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 81058a2:	e004      	b.n	81058ae <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81058a4:	2301      	movs	r3, #1
 81058a6:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81058aa:	e000      	b.n	81058ae <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 81058ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 81058ae:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81058b2:	2b00      	cmp	r3, #0
 81058b4:	d10b      	bne.n	81058ce <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 81058b6:	4b26      	ldr	r3, [pc, #152]	; (8105950 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81058b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 81058ba:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 81058be:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81058c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 81058c6:	4a22      	ldr	r2, [pc, #136]	; (8105950 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 81058c8:	430b      	orrs	r3, r1
 81058ca:	6553      	str	r3, [r2, #84]	; 0x54
 81058cc:	e003      	b.n	81058d6 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 81058ce:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81058d2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 81058d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81058da:	e9d3 2300 	ldrd	r2, r3, [r3]
 81058de:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 81058e2:	673b      	str	r3, [r7, #112]	; 0x70
 81058e4:	2300      	movs	r3, #0
 81058e6:	677b      	str	r3, [r7, #116]	; 0x74
 81058e8:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 81058ec:	460b      	mov	r3, r1
 81058ee:	4313      	orrs	r3, r2
 81058f0:	d034      	beq.n	810595c <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 81058f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81058f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 81058f8:	2b00      	cmp	r3, #0
 81058fa:	d003      	beq.n	8105904 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 81058fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8105900:	d007      	beq.n	8105912 <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8105902:	e011      	b.n	8105928 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8105904:	4b12      	ldr	r3, [pc, #72]	; (8105950 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105906:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8105908:	4a11      	ldr	r2, [pc, #68]	; (8105950 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810590a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 810590e:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8105910:	e00e      	b.n	8105930 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8105912:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105916:	3308      	adds	r3, #8
 8105918:	2102      	movs	r1, #2
 810591a:	4618      	mov	r0, r3
 810591c:	f001 fb76 	bl	810700c <RCCEx_PLL2_Config>
 8105920:	4603      	mov	r3, r0
 8105922:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8105926:	e003      	b.n	8105930 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8105928:	2301      	movs	r3, #1
 810592a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 810592e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8105930:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105934:	2b00      	cmp	r3, #0
 8105936:	d10d      	bne.n	8105954 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8105938:	4b05      	ldr	r3, [pc, #20]	; (8105950 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 810593a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810593c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8105940:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105944:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105946:	4a02      	ldr	r2, [pc, #8]	; (8105950 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8105948:	430b      	orrs	r3, r1
 810594a:	64d3      	str	r3, [r2, #76]	; 0x4c
 810594c:	e006      	b.n	810595c <HAL_RCCEx_PeriphCLKConfig+0x1084>
 810594e:	bf00      	nop
 8105950:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105954:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105958:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 810595c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105964:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8105968:	66bb      	str	r3, [r7, #104]	; 0x68
 810596a:	2300      	movs	r3, #0
 810596c:	66fb      	str	r3, [r7, #108]	; 0x6c
 810596e:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8105972:	460b      	mov	r3, r1
 8105974:	4313      	orrs	r3, r2
 8105976:	d00c      	beq.n	8105992 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8105978:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 810597c:	3328      	adds	r3, #40	; 0x28
 810597e:	2102      	movs	r1, #2
 8105980:	4618      	mov	r0, r3
 8105982:	f001 fbf5 	bl	8107170 <RCCEx_PLL3_Config>
 8105986:	4603      	mov	r3, r0
 8105988:	2b00      	cmp	r3, #0
 810598a:	d002      	beq.n	8105992 <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 810598c:	2301      	movs	r3, #1
 810598e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8105992:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105996:	e9d3 2300 	ldrd	r2, r3, [r3]
 810599a:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 810599e:	663b      	str	r3, [r7, #96]	; 0x60
 81059a0:	2300      	movs	r3, #0
 81059a2:	667b      	str	r3, [r7, #100]	; 0x64
 81059a4:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 81059a8:	460b      	mov	r3, r1
 81059aa:	4313      	orrs	r3, r2
 81059ac:	d038      	beq.n	8105a20 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 81059ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 81059b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 81059b6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81059ba:	d018      	beq.n	81059ee <HAL_RCCEx_PeriphCLKConfig+0x1116>
 81059bc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 81059c0:	d811      	bhi.n	81059e6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 81059c2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 81059c6:	d014      	beq.n	81059f2 <HAL_RCCEx_PeriphCLKConfig+0x111a>
 81059c8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 81059cc:	d80b      	bhi.n	81059e6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 81059ce:	2b00      	cmp	r3, #0
 81059d0:	d011      	beq.n	81059f6 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 81059d2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81059d6:	d106      	bne.n	81059e6 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 81059d8:	4bc3      	ldr	r3, [pc, #780]	; (8105ce8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81059da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81059dc:	4ac2      	ldr	r2, [pc, #776]	; (8105ce8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 81059de:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 81059e2:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 81059e4:	e008      	b.n	81059f8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 81059e6:	2301      	movs	r3, #1
 81059e8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 81059ec:	e004      	b.n	81059f8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 81059ee:	bf00      	nop
 81059f0:	e002      	b.n	81059f8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 81059f2:	bf00      	nop
 81059f4:	e000      	b.n	81059f8 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 81059f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 81059f8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 81059fc:	2b00      	cmp	r3, #0
 81059fe:	d10b      	bne.n	8105a18 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8105a00:	4bb9      	ldr	r3, [pc, #740]	; (8105ce8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105a02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105a04:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8105a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105a0c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8105a10:	4ab5      	ldr	r2, [pc, #724]	; (8105ce8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105a12:	430b      	orrs	r3, r1
 8105a14:	6553      	str	r3, [r2, #84]	; 0x54
 8105a16:	e003      	b.n	8105a20 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105a18:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105a1c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8105a20:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105a28:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8105a2c:	65bb      	str	r3, [r7, #88]	; 0x58
 8105a2e:	2300      	movs	r3, #0
 8105a30:	65fb      	str	r3, [r7, #92]	; 0x5c
 8105a32:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8105a36:	460b      	mov	r3, r1
 8105a38:	4313      	orrs	r3, r2
 8105a3a:	d009      	beq.n	8105a50 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8105a3c:	4baa      	ldr	r3, [pc, #680]	; (8105ce8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105a3e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105a40:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8105a44:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105a48:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8105a4a:	4aa7      	ldr	r2, [pc, #668]	; (8105ce8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105a4c:	430b      	orrs	r3, r1
 8105a4e:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8105a50:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105a58:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 8105a5c:	653b      	str	r3, [r7, #80]	; 0x50
 8105a5e:	2300      	movs	r3, #0
 8105a60:	657b      	str	r3, [r7, #84]	; 0x54
 8105a62:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8105a66:	460b      	mov	r3, r1
 8105a68:	4313      	orrs	r3, r2
 8105a6a:	d00a      	beq.n	8105a82 <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8105a6c:	4b9e      	ldr	r3, [pc, #632]	; (8105ce8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105a6e:	691b      	ldr	r3, [r3, #16]
 8105a70:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 8105a74:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105a78:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8105a7c:	4a9a      	ldr	r2, [pc, #616]	; (8105ce8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105a7e:	430b      	orrs	r3, r1
 8105a80:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8105a82:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105a8a:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8105a8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8105a90:	2300      	movs	r3, #0
 8105a92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8105a94:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8105a98:	460b      	mov	r3, r1
 8105a9a:	4313      	orrs	r3, r2
 8105a9c:	d009      	beq.n	8105ab2 <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8105a9e:	4b92      	ldr	r3, [pc, #584]	; (8105ce8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105aa0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105aa2:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8105aa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105aaa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8105aac:	4a8e      	ldr	r2, [pc, #568]	; (8105ce8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105aae:	430b      	orrs	r3, r1
 8105ab0:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8105ab2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105ab6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105aba:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8105abe:	643b      	str	r3, [r7, #64]	; 0x40
 8105ac0:	2300      	movs	r3, #0
 8105ac2:	647b      	str	r3, [r7, #68]	; 0x44
 8105ac4:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8105ac8:	460b      	mov	r3, r1
 8105aca:	4313      	orrs	r3, r2
 8105acc:	d00e      	beq.n	8105aec <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8105ace:	4b86      	ldr	r3, [pc, #536]	; (8105ce8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105ad0:	691b      	ldr	r3, [r3, #16]
 8105ad2:	4a85      	ldr	r2, [pc, #532]	; (8105ce8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105ad4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8105ad8:	6113      	str	r3, [r2, #16]
 8105ada:	4b83      	ldr	r3, [pc, #524]	; (8105ce8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105adc:	6919      	ldr	r1, [r3, #16]
 8105ade:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105ae2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8105ae6:	4a80      	ldr	r2, [pc, #512]	; (8105ce8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105ae8:	430b      	orrs	r3, r1
 8105aea:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8105aec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105af0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105af4:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8105af8:	63bb      	str	r3, [r7, #56]	; 0x38
 8105afa:	2300      	movs	r3, #0
 8105afc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105afe:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8105b02:	460b      	mov	r3, r1
 8105b04:	4313      	orrs	r3, r2
 8105b06:	d009      	beq.n	8105b1c <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8105b08:	4b77      	ldr	r3, [pc, #476]	; (8105ce8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105b0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105b0c:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8105b10:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105b14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105b16:	4a74      	ldr	r2, [pc, #464]	; (8105ce8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105b18:	430b      	orrs	r3, r1
 8105b1a:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8105b1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105b24:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8105b28:	633b      	str	r3, [r7, #48]	; 0x30
 8105b2a:	2300      	movs	r3, #0
 8105b2c:	637b      	str	r3, [r7, #52]	; 0x34
 8105b2e:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8105b32:	460b      	mov	r3, r1
 8105b34:	4313      	orrs	r3, r2
 8105b36:	d00a      	beq.n	8105b4e <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8105b38:	4b6b      	ldr	r3, [pc, #428]	; (8105ce8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105b3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8105b3c:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8105b40:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105b44:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8105b48:	4a67      	ldr	r2, [pc, #412]	; (8105ce8 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8105b4a:	430b      	orrs	r3, r1
 8105b4c:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8105b4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105b56:	2100      	movs	r1, #0
 8105b58:	62b9      	str	r1, [r7, #40]	; 0x28
 8105b5a:	f003 0301 	and.w	r3, r3, #1
 8105b5e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8105b60:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8105b64:	460b      	mov	r3, r1
 8105b66:	4313      	orrs	r3, r2
 8105b68:	d011      	beq.n	8105b8e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8105b6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105b6e:	3308      	adds	r3, #8
 8105b70:	2100      	movs	r1, #0
 8105b72:	4618      	mov	r0, r3
 8105b74:	f001 fa4a 	bl	810700c <RCCEx_PLL2_Config>
 8105b78:	4603      	mov	r3, r0
 8105b7a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8105b7e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105b82:	2b00      	cmp	r3, #0
 8105b84:	d003      	beq.n	8105b8e <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105b86:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105b8a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8105b8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105b96:	2100      	movs	r1, #0
 8105b98:	6239      	str	r1, [r7, #32]
 8105b9a:	f003 0302 	and.w	r3, r3, #2
 8105b9e:	627b      	str	r3, [r7, #36]	; 0x24
 8105ba0:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8105ba4:	460b      	mov	r3, r1
 8105ba6:	4313      	orrs	r3, r2
 8105ba8:	d011      	beq.n	8105bce <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8105baa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105bae:	3308      	adds	r3, #8
 8105bb0:	2101      	movs	r1, #1
 8105bb2:	4618      	mov	r0, r3
 8105bb4:	f001 fa2a 	bl	810700c <RCCEx_PLL2_Config>
 8105bb8:	4603      	mov	r3, r0
 8105bba:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8105bbe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105bc2:	2b00      	cmp	r3, #0
 8105bc4:	d003      	beq.n	8105bce <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105bc6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105bca:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8105bce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105bd6:	2100      	movs	r1, #0
 8105bd8:	61b9      	str	r1, [r7, #24]
 8105bda:	f003 0304 	and.w	r3, r3, #4
 8105bde:	61fb      	str	r3, [r7, #28]
 8105be0:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8105be4:	460b      	mov	r3, r1
 8105be6:	4313      	orrs	r3, r2
 8105be8:	d011      	beq.n	8105c0e <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8105bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105bee:	3308      	adds	r3, #8
 8105bf0:	2102      	movs	r1, #2
 8105bf2:	4618      	mov	r0, r3
 8105bf4:	f001 fa0a 	bl	810700c <RCCEx_PLL2_Config>
 8105bf8:	4603      	mov	r3, r0
 8105bfa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8105bfe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105c02:	2b00      	cmp	r3, #0
 8105c04:	d003      	beq.n	8105c0e <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105c06:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105c0a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8105c0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105c16:	2100      	movs	r1, #0
 8105c18:	6139      	str	r1, [r7, #16]
 8105c1a:	f003 0308 	and.w	r3, r3, #8
 8105c1e:	617b      	str	r3, [r7, #20]
 8105c20:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8105c24:	460b      	mov	r3, r1
 8105c26:	4313      	orrs	r3, r2
 8105c28:	d011      	beq.n	8105c4e <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8105c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105c2e:	3328      	adds	r3, #40	; 0x28
 8105c30:	2100      	movs	r1, #0
 8105c32:	4618      	mov	r0, r3
 8105c34:	f001 fa9c 	bl	8107170 <RCCEx_PLL3_Config>
 8105c38:	4603      	mov	r3, r0
 8105c3a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 8105c3e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105c42:	2b00      	cmp	r3, #0
 8105c44:	d003      	beq.n	8105c4e <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105c46:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105c4a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8105c4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105c56:	2100      	movs	r1, #0
 8105c58:	60b9      	str	r1, [r7, #8]
 8105c5a:	f003 0310 	and.w	r3, r3, #16
 8105c5e:	60fb      	str	r3, [r7, #12]
 8105c60:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8105c64:	460b      	mov	r3, r1
 8105c66:	4313      	orrs	r3, r2
 8105c68:	d011      	beq.n	8105c8e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8105c6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105c6e:	3328      	adds	r3, #40	; 0x28
 8105c70:	2101      	movs	r1, #1
 8105c72:	4618      	mov	r0, r3
 8105c74:	f001 fa7c 	bl	8107170 <RCCEx_PLL3_Config>
 8105c78:	4603      	mov	r3, r0
 8105c7a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8105c7e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105c82:	2b00      	cmp	r3, #0
 8105c84:	d003      	beq.n	8105c8e <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105c86:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105c8a:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8105c8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8105c96:	2100      	movs	r1, #0
 8105c98:	6039      	str	r1, [r7, #0]
 8105c9a:	f003 0320 	and.w	r3, r3, #32
 8105c9e:	607b      	str	r3, [r7, #4]
 8105ca0:	e9d7 1200 	ldrd	r1, r2, [r7]
 8105ca4:	460b      	mov	r3, r1
 8105ca6:	4313      	orrs	r3, r2
 8105ca8:	d011      	beq.n	8105cce <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8105caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8105cae:	3328      	adds	r3, #40	; 0x28
 8105cb0:	2102      	movs	r1, #2
 8105cb2:	4618      	mov	r0, r3
 8105cb4:	f001 fa5c 	bl	8107170 <RCCEx_PLL3_Config>
 8105cb8:	4603      	mov	r3, r0
 8105cba:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8105cbe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105cc2:	2b00      	cmp	r3, #0
 8105cc4:	d003      	beq.n	8105cce <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8105cc6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8105cca:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 8105cce:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 8105cd2:	2b00      	cmp	r3, #0
 8105cd4:	d101      	bne.n	8105cda <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8105cd6:	2300      	movs	r3, #0
 8105cd8:	e000      	b.n	8105cdc <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8105cda:	2301      	movs	r3, #1
}
 8105cdc:	4618      	mov	r0, r3
 8105cde:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8105ce2:	46bd      	mov	sp, r7
 8105ce4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8105ce8:	58024400 	.word	0x58024400

08105cec <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8105cec:	b580      	push	{r7, lr}
 8105cee:	b090      	sub	sp, #64	; 0x40
 8105cf0:	af00      	add	r7, sp, #0
 8105cf2:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 8105cf6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8105cfa:	f5a2 7180 	sub.w	r1, r2, #256	; 0x100
 8105cfe:	430b      	orrs	r3, r1
 8105d00:	f040 8094 	bne.w	8105e2c <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8105d04:	4b9e      	ldr	r3, [pc, #632]	; (8105f80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8105d06:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105d08:	f003 0307 	and.w	r3, r3, #7
 8105d0c:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8105d0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105d10:	2b04      	cmp	r3, #4
 8105d12:	f200 8087 	bhi.w	8105e24 <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 8105d16:	a201      	add	r2, pc, #4	; (adr r2, 8105d1c <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8105d18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8105d1c:	08105d31 	.word	0x08105d31
 8105d20:	08105d59 	.word	0x08105d59
 8105d24:	08105d81 	.word	0x08105d81
 8105d28:	08105e1d 	.word	0x08105e1d
 8105d2c:	08105da9 	.word	0x08105da9
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105d30:	4b93      	ldr	r3, [pc, #588]	; (8105f80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8105d32:	681b      	ldr	r3, [r3, #0]
 8105d34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105d38:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105d3c:	d108      	bne.n	8105d50 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105d3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105d42:	4618      	mov	r0, r3
 8105d44:	f001 f810 	bl	8106d68 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8105d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105d4a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8105d4c:	f000 bd45 	b.w	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8105d50:	2300      	movs	r3, #0
 8105d52:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105d54:	f000 bd41 	b.w	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105d58:	4b89      	ldr	r3, [pc, #548]	; (8105f80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8105d5a:	681b      	ldr	r3, [r3, #0]
 8105d5c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105d60:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105d64:	d108      	bne.n	8105d78 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105d66:	f107 0318 	add.w	r3, r7, #24
 8105d6a:	4618      	mov	r0, r3
 8105d6c:	f000 fd54 	bl	8106818 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8105d70:	69bb      	ldr	r3, [r7, #24]
 8105d72:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8105d74:	f000 bd31 	b.w	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8105d78:	2300      	movs	r3, #0
 8105d7a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105d7c:	f000 bd2d 	b.w	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105d80:	4b7f      	ldr	r3, [pc, #508]	; (8105f80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8105d82:	681b      	ldr	r3, [r3, #0]
 8105d84:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105d88:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105d8c:	d108      	bne.n	8105da0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105d8e:	f107 030c 	add.w	r3, r7, #12
 8105d92:	4618      	mov	r0, r3
 8105d94:	f000 fe94 	bl	8106ac0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8105d98:	68fb      	ldr	r3, [r7, #12]
 8105d9a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8105d9c:	f000 bd1d 	b.w	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8105da0:	2300      	movs	r3, #0
 8105da2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105da4:	f000 bd19 	b.w	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8105da8:	4b75      	ldr	r3, [pc, #468]	; (8105f80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8105daa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105dac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8105db0:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8105db2:	4b73      	ldr	r3, [pc, #460]	; (8105f80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8105db4:	681b      	ldr	r3, [r3, #0]
 8105db6:	f003 0304 	and.w	r3, r3, #4
 8105dba:	2b04      	cmp	r3, #4
 8105dbc:	d10c      	bne.n	8105dd8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8105dbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105dc0:	2b00      	cmp	r3, #0
 8105dc2:	d109      	bne.n	8105dd8 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8105dc4:	4b6e      	ldr	r3, [pc, #440]	; (8105f80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8105dc6:	681b      	ldr	r3, [r3, #0]
 8105dc8:	08db      	lsrs	r3, r3, #3
 8105dca:	f003 0303 	and.w	r3, r3, #3
 8105dce:	4a6d      	ldr	r2, [pc, #436]	; (8105f84 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8105dd0:	fa22 f303 	lsr.w	r3, r2, r3
 8105dd4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105dd6:	e01f      	b.n	8105e18 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105dd8:	4b69      	ldr	r3, [pc, #420]	; (8105f80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8105dda:	681b      	ldr	r3, [r3, #0]
 8105ddc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105de0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105de4:	d106      	bne.n	8105df4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 8105de6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105de8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105dec:	d102      	bne.n	8105df4 <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8105dee:	4b66      	ldr	r3, [pc, #408]	; (8105f88 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8105df0:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105df2:	e011      	b.n	8105e18 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105df4:	4b62      	ldr	r3, [pc, #392]	; (8105f80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8105df6:	681b      	ldr	r3, [r3, #0]
 8105df8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105dfc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105e00:	d106      	bne.n	8105e10 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8105e02:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105e04:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105e08:	d102      	bne.n	8105e10 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8105e0a:	4b60      	ldr	r3, [pc, #384]	; (8105f8c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8105e0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105e0e:	e003      	b.n	8105e18 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8105e10:	2300      	movs	r3, #0
 8105e12:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8105e14:	f000 bce1 	b.w	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8105e18:	f000 bcdf 	b.w	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8105e1c:	4b5c      	ldr	r3, [pc, #368]	; (8105f90 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8105e1e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105e20:	f000 bcdb 	b.w	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8105e24:	2300      	movs	r3, #0
 8105e26:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105e28:	f000 bcd7 	b.w	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 8105e2c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8105e30:	f5a2 7100 	sub.w	r1, r2, #512	; 0x200
 8105e34:	430b      	orrs	r3, r1
 8105e36:	f040 80ad 	bne.w	8105f94 <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 8105e3a:	4b51      	ldr	r3, [pc, #324]	; (8105f80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8105e3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8105e3e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
 8105e42:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8105e44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e46:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105e4a:	d056      	beq.n	8105efa <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 8105e4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105e52:	f200 8090 	bhi.w	8105f76 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8105e56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e58:	2bc0      	cmp	r3, #192	; 0xc0
 8105e5a:	f000 8088 	beq.w	8105f6e <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8105e5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e60:	2bc0      	cmp	r3, #192	; 0xc0
 8105e62:	f200 8088 	bhi.w	8105f76 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8105e66:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e68:	2b80      	cmp	r3, #128	; 0x80
 8105e6a:	d032      	beq.n	8105ed2 <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8105e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e6e:	2b80      	cmp	r3, #128	; 0x80
 8105e70:	f200 8081 	bhi.w	8105f76 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 8105e74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e76:	2b00      	cmp	r3, #0
 8105e78:	d003      	beq.n	8105e82 <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8105e7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105e7c:	2b40      	cmp	r3, #64	; 0x40
 8105e7e:	d014      	beq.n	8105eaa <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8105e80:	e079      	b.n	8105f76 <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105e82:	4b3f      	ldr	r3, [pc, #252]	; (8105f80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8105e84:	681b      	ldr	r3, [r3, #0]
 8105e86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105e8a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105e8e:	d108      	bne.n	8105ea2 <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8105e90:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8105e94:	4618      	mov	r0, r3
 8105e96:	f000 ff67 	bl	8106d68 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8105e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8105e9c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8105e9e:	f000 bc9c 	b.w	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8105ea2:	2300      	movs	r3, #0
 8105ea4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105ea6:	f000 bc98 	b.w	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8105eaa:	4b35      	ldr	r3, [pc, #212]	; (8105f80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8105eac:	681b      	ldr	r3, [r3, #0]
 8105eae:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8105eb2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8105eb6:	d108      	bne.n	8105eca <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8105eb8:	f107 0318 	add.w	r3, r7, #24
 8105ebc:	4618      	mov	r0, r3
 8105ebe:	f000 fcab 	bl	8106818 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8105ec2:	69bb      	ldr	r3, [r7, #24]
 8105ec4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8105ec6:	f000 bc88 	b.w	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8105eca:	2300      	movs	r3, #0
 8105ecc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105ece:	f000 bc84 	b.w	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8105ed2:	4b2b      	ldr	r3, [pc, #172]	; (8105f80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8105ed4:	681b      	ldr	r3, [r3, #0]
 8105ed6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8105eda:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105ede:	d108      	bne.n	8105ef2 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8105ee0:	f107 030c 	add.w	r3, r7, #12
 8105ee4:	4618      	mov	r0, r3
 8105ee6:	f000 fdeb 	bl	8106ac0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8105eea:	68fb      	ldr	r3, [r7, #12]
 8105eec:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8105eee:	f000 bc74 	b.w	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8105ef2:	2300      	movs	r3, #0
 8105ef4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105ef6:	f000 bc70 	b.w	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8105efa:	4b21      	ldr	r3, [pc, #132]	; (8105f80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8105efc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8105efe:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8105f02:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8105f04:	4b1e      	ldr	r3, [pc, #120]	; (8105f80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8105f06:	681b      	ldr	r3, [r3, #0]
 8105f08:	f003 0304 	and.w	r3, r3, #4
 8105f0c:	2b04      	cmp	r3, #4
 8105f0e:	d10c      	bne.n	8105f2a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 8105f10:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105f12:	2b00      	cmp	r3, #0
 8105f14:	d109      	bne.n	8105f2a <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8105f16:	4b1a      	ldr	r3, [pc, #104]	; (8105f80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8105f18:	681b      	ldr	r3, [r3, #0]
 8105f1a:	08db      	lsrs	r3, r3, #3
 8105f1c:	f003 0303 	and.w	r3, r3, #3
 8105f20:	4a18      	ldr	r2, [pc, #96]	; (8105f84 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8105f22:	fa22 f303 	lsr.w	r3, r2, r3
 8105f26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105f28:	e01f      	b.n	8105f6a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8105f2a:	4b15      	ldr	r3, [pc, #84]	; (8105f80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8105f2c:	681b      	ldr	r3, [r3, #0]
 8105f2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8105f32:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8105f36:	d106      	bne.n	8105f46 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 8105f38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105f3a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8105f3e:	d102      	bne.n	8105f46 <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8105f40:	4b11      	ldr	r3, [pc, #68]	; (8105f88 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8105f42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105f44:	e011      	b.n	8105f6a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8105f46:	4b0e      	ldr	r3, [pc, #56]	; (8105f80 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8105f48:	681b      	ldr	r3, [r3, #0]
 8105f4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8105f4e:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8105f52:	d106      	bne.n	8105f62 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 8105f54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8105f56:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8105f5a:	d102      	bne.n	8105f62 <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8105f5c:	4b0b      	ldr	r3, [pc, #44]	; (8105f8c <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8105f5e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8105f60:	e003      	b.n	8105f6a <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8105f62:	2300      	movs	r3, #0
 8105f64:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8105f66:	f000 bc38 	b.w	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8105f6a:	f000 bc36 	b.w	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8105f6e:	4b08      	ldr	r3, [pc, #32]	; (8105f90 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8105f70:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105f72:	f000 bc32 	b.w	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8105f76:	2300      	movs	r3, #0
 8105f78:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8105f7a:	f000 bc2e 	b.w	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8105f7e:	bf00      	nop
 8105f80:	58024400 	.word	0x58024400
 8105f84:	03d09000 	.word	0x03d09000
 8105f88:	003d0900 	.word	0x003d0900
 8105f8c:	017d7840 	.word	0x017d7840
 8105f90:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 8105f94:	e9d7 2300 	ldrd	r2, r3, [r7]
 8105f98:	f5a2 6180 	sub.w	r1, r2, #1024	; 0x400
 8105f9c:	430b      	orrs	r3, r1
 8105f9e:	f040 809c 	bne.w	81060da <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 8105fa2:	4b9e      	ldr	r3, [pc, #632]	; (810621c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8105fa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8105fa6:	f403 0360 	and.w	r3, r3, #14680064	; 0xe00000
 8105faa:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 8105fac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105fae:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8105fb2:	d054      	beq.n	810605e <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 8105fb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105fb6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8105fba:	f200 808b 	bhi.w	81060d4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8105fbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105fc0:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8105fc4:	f000 8083 	beq.w	81060ce <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8105fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105fca:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8105fce:	f200 8081 	bhi.w	81060d4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8105fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105fd4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8105fd8:	d02f      	beq.n	810603a <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8105fda:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105fdc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8105fe0:	d878      	bhi.n	81060d4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8105fe2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105fe4:	2b00      	cmp	r3, #0
 8105fe6:	d004      	beq.n	8105ff2 <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8105fe8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8105fea:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8105fee:	d012      	beq.n	8106016 <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8105ff0:	e070      	b.n	81060d4 <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8105ff2:	4b8a      	ldr	r3, [pc, #552]	; (810621c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8105ff4:	681b      	ldr	r3, [r3, #0]
 8105ff6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8105ffa:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8105ffe:	d107      	bne.n	8106010 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106000:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8106004:	4618      	mov	r0, r3
 8106006:	f000 feaf 	bl	8106d68 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 810600a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810600c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810600e:	e3e4      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106010:	2300      	movs	r3, #0
 8106012:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106014:	e3e1      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106016:	4b81      	ldr	r3, [pc, #516]	; (810621c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106018:	681b      	ldr	r3, [r3, #0]
 810601a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810601e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8106022:	d107      	bne.n	8106034 <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8106024:	f107 0318 	add.w	r3, r7, #24
 8106028:	4618      	mov	r0, r3
 810602a:	f000 fbf5 	bl	8106818 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 810602e:	69bb      	ldr	r3, [r7, #24]
 8106030:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106032:	e3d2      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106034:	2300      	movs	r3, #0
 8106036:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106038:	e3cf      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 810603a:	4b78      	ldr	r3, [pc, #480]	; (810621c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810603c:	681b      	ldr	r3, [r3, #0]
 810603e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8106042:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106046:	d107      	bne.n	8106058 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106048:	f107 030c 	add.w	r3, r7, #12
 810604c:	4618      	mov	r0, r3
 810604e:	f000 fd37 	bl	8106ac0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8106052:	68fb      	ldr	r3, [r7, #12]
 8106054:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106056:	e3c0      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106058:	2300      	movs	r3, #0
 810605a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810605c:	e3bd      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 810605e:	4b6f      	ldr	r3, [pc, #444]	; (810621c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106060:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106062:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8106066:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8106068:	4b6c      	ldr	r3, [pc, #432]	; (810621c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810606a:	681b      	ldr	r3, [r3, #0]
 810606c:	f003 0304 	and.w	r3, r3, #4
 8106070:	2b04      	cmp	r3, #4
 8106072:	d10c      	bne.n	810608e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 8106074:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106076:	2b00      	cmp	r3, #0
 8106078:	d109      	bne.n	810608e <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810607a:	4b68      	ldr	r3, [pc, #416]	; (810621c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810607c:	681b      	ldr	r3, [r3, #0]
 810607e:	08db      	lsrs	r3, r3, #3
 8106080:	f003 0303 	and.w	r3, r3, #3
 8106084:	4a66      	ldr	r2, [pc, #408]	; (8106220 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8106086:	fa22 f303 	lsr.w	r3, r2, r3
 810608a:	63fb      	str	r3, [r7, #60]	; 0x3c
 810608c:	e01e      	b.n	81060cc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 810608e:	4b63      	ldr	r3, [pc, #396]	; (810621c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106090:	681b      	ldr	r3, [r3, #0]
 8106092:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8106096:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810609a:	d106      	bne.n	81060aa <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 810609c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810609e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81060a2:	d102      	bne.n	81060aa <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 81060a4:	4b5f      	ldr	r3, [pc, #380]	; (8106224 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 81060a6:	63fb      	str	r3, [r7, #60]	; 0x3c
 81060a8:	e010      	b.n	81060cc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81060aa:	4b5c      	ldr	r3, [pc, #368]	; (810621c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81060ac:	681b      	ldr	r3, [r3, #0]
 81060ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81060b2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81060b6:	d106      	bne.n	81060c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 81060b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81060ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81060be:	d102      	bne.n	81060c6 <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 81060c0:	4b59      	ldr	r3, [pc, #356]	; (8106228 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 81060c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 81060c4:	e002      	b.n	81060cc <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 81060c6:	2300      	movs	r3, #0
 81060c8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 81060ca:	e386      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 81060cc:	e385      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 81060ce:	4b57      	ldr	r3, [pc, #348]	; (810622c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 81060d0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81060d2:	e382      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 81060d4:	2300      	movs	r3, #0
 81060d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81060d8:	e37f      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 81060da:	e9d7 2300 	ldrd	r2, r3, [r7]
 81060de:	f5a2 6100 	sub.w	r1, r2, #2048	; 0x800
 81060e2:	430b      	orrs	r3, r1
 81060e4:	f040 80a7 	bne.w	8106236 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 81060e8:	4b4c      	ldr	r3, [pc, #304]	; (810621c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81060ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81060ec:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
 81060f0:	633b      	str	r3, [r7, #48]	; 0x30

    switch (saiclocksource)
 81060f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81060f4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 81060f8:	d055      	beq.n	81061a6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 81060fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81060fc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8106100:	f200 8096 	bhi.w	8106230 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8106104:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106106:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 810610a:	f000 8084 	beq.w	8106216 <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 810610e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106110:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8106114:	f200 808c 	bhi.w	8106230 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 8106118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810611a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 810611e:	d030      	beq.n	8106182 <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 8106120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106122:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8106126:	f200 8083 	bhi.w	8106230 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 810612a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810612c:	2b00      	cmp	r3, #0
 810612e:	d004      	beq.n	810613a <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 8106130:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8106132:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8106136:	d012      	beq.n	810615e <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 8106138:	e07a      	b.n	8106230 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 810613a:	4b38      	ldr	r3, [pc, #224]	; (810621c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 810613c:	681b      	ldr	r3, [r3, #0]
 810613e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8106142:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8106146:	d107      	bne.n	8106158 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106148:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810614c:	4618      	mov	r0, r3
 810614e:	f000 fe0b 	bl	8106d68 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8106152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8106154:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106156:	e340      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106158:	2300      	movs	r3, #0
 810615a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810615c:	e33d      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 810615e:	4b2f      	ldr	r3, [pc, #188]	; (810621c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106160:	681b      	ldr	r3, [r3, #0]
 8106162:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106166:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810616a:	d107      	bne.n	810617c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810616c:	f107 0318 	add.w	r3, r7, #24
 8106170:	4618      	mov	r0, r3
 8106172:	f000 fb51 	bl	8106818 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8106176:	69bb      	ldr	r3, [r7, #24]
 8106178:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810617a:	e32e      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810617c:	2300      	movs	r3, #0
 810617e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106180:	e32b      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8106182:	4b26      	ldr	r3, [pc, #152]	; (810621c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8106184:	681b      	ldr	r3, [r3, #0]
 8106186:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810618a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810618e:	d107      	bne.n	81061a0 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106190:	f107 030c 	add.w	r3, r7, #12
 8106194:	4618      	mov	r0, r3
 8106196:	f000 fc93 	bl	8106ac0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 810619a:	68fb      	ldr	r3, [r7, #12]
 810619c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810619e:	e31c      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81061a0:	2300      	movs	r3, #0
 81061a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81061a4:	e319      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 81061a6:	4b1d      	ldr	r3, [pc, #116]	; (810621c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81061a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81061aa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 81061ae:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 81061b0:	4b1a      	ldr	r3, [pc, #104]	; (810621c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81061b2:	681b      	ldr	r3, [r3, #0]
 81061b4:	f003 0304 	and.w	r3, r3, #4
 81061b8:	2b04      	cmp	r3, #4
 81061ba:	d10c      	bne.n	81061d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 81061bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81061be:	2b00      	cmp	r3, #0
 81061c0:	d109      	bne.n	81061d6 <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81061c2:	4b16      	ldr	r3, [pc, #88]	; (810621c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81061c4:	681b      	ldr	r3, [r3, #0]
 81061c6:	08db      	lsrs	r3, r3, #3
 81061c8:	f003 0303 	and.w	r3, r3, #3
 81061cc:	4a14      	ldr	r2, [pc, #80]	; (8106220 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 81061ce:	fa22 f303 	lsr.w	r3, r2, r3
 81061d2:	63fb      	str	r3, [r7, #60]	; 0x3c
 81061d4:	e01e      	b.n	8106214 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 81061d6:	4b11      	ldr	r3, [pc, #68]	; (810621c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81061d8:	681b      	ldr	r3, [r3, #0]
 81061da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81061de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81061e2:	d106      	bne.n	81061f2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 81061e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81061e6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 81061ea:	d102      	bne.n	81061f2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 81061ec:	4b0d      	ldr	r3, [pc, #52]	; (8106224 <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 81061ee:	63fb      	str	r3, [r7, #60]	; 0x3c
 81061f0:	e010      	b.n	8106214 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 81061f2:	4b0a      	ldr	r3, [pc, #40]	; (810621c <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 81061f4:	681b      	ldr	r3, [r3, #0]
 81061f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81061fa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81061fe:	d106      	bne.n	810620e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8106200:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106202:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106206:	d102      	bne.n	810620e <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8106208:	4b07      	ldr	r3, [pc, #28]	; (8106228 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 810620a:	63fb      	str	r3, [r7, #60]	; 0x3c
 810620c:	e002      	b.n	8106214 <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 810620e:	2300      	movs	r3, #0
 8106210:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8106212:	e2e2      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8106214:	e2e1      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8106216:	4b05      	ldr	r3, [pc, #20]	; (810622c <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8106218:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810621a:	e2de      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 810621c:	58024400 	.word	0x58024400
 8106220:	03d09000 	.word	0x03d09000
 8106224:	003d0900 	.word	0x003d0900
 8106228:	017d7840 	.word	0x017d7840
 810622c:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8106230:	2300      	movs	r3, #0
 8106232:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106234:	e2d1      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8106236:	e9d7 2300 	ldrd	r2, r3, [r7]
 810623a:	f5a2 5180 	sub.w	r1, r2, #4096	; 0x1000
 810623e:	430b      	orrs	r3, r1
 8106240:	f040 809c 	bne.w	810637c <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8106244:	4b93      	ldr	r3, [pc, #588]	; (8106494 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8106246:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8106248:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 810624c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 810624e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106250:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8106254:	d054      	beq.n	8106300 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8106256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106258:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 810625c:	f200 808b 	bhi.w	8106376 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8106260:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106262:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8106266:	f000 8083 	beq.w	8106370 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 810626a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810626c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8106270:	f200 8081 	bhi.w	8106376 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8106274:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106276:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 810627a:	d02f      	beq.n	81062dc <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 810627c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810627e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8106282:	d878      	bhi.n	8106376 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8106284:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106286:	2b00      	cmp	r3, #0
 8106288:	d004      	beq.n	8106294 <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 810628a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810628c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8106290:	d012      	beq.n	81062b8 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8106292:	e070      	b.n	8106376 <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8106294:	4b7f      	ldr	r3, [pc, #508]	; (8106494 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8106296:	681b      	ldr	r3, [r3, #0]
 8106298:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 810629c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81062a0:	d107      	bne.n	81062b2 <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81062a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81062a6:	4618      	mov	r0, r3
 81062a8:	f000 fd5e 	bl	8106d68 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81062ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81062ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81062b0:	e293      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81062b2:	2300      	movs	r3, #0
 81062b4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81062b6:	e290      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81062b8:	4b76      	ldr	r3, [pc, #472]	; (8106494 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81062ba:	681b      	ldr	r3, [r3, #0]
 81062bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81062c0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81062c4:	d107      	bne.n	81062d6 <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81062c6:	f107 0318 	add.w	r3, r7, #24
 81062ca:	4618      	mov	r0, r3
 81062cc:	f000 faa4 	bl	8106818 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81062d0:	69bb      	ldr	r3, [r7, #24]
 81062d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81062d4:	e281      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81062d6:	2300      	movs	r3, #0
 81062d8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81062da:	e27e      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81062dc:	4b6d      	ldr	r3, [pc, #436]	; (8106494 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81062de:	681b      	ldr	r3, [r3, #0]
 81062e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81062e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81062e8:	d107      	bne.n	81062fa <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81062ea:	f107 030c 	add.w	r3, r7, #12
 81062ee:	4618      	mov	r0, r3
 81062f0:	f000 fbe6 	bl	8106ac0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 81062f4:	68fb      	ldr	r3, [r7, #12]
 81062f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81062f8:	e26f      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81062fa:	2300      	movs	r3, #0
 81062fc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81062fe:	e26c      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8106300:	4b64      	ldr	r3, [pc, #400]	; (8106494 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8106302:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8106304:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8106308:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 810630a:	4b62      	ldr	r3, [pc, #392]	; (8106494 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810630c:	681b      	ldr	r3, [r3, #0]
 810630e:	f003 0304 	and.w	r3, r3, #4
 8106312:	2b04      	cmp	r3, #4
 8106314:	d10c      	bne.n	8106330 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8106316:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106318:	2b00      	cmp	r3, #0
 810631a:	d109      	bne.n	8106330 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 810631c:	4b5d      	ldr	r3, [pc, #372]	; (8106494 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810631e:	681b      	ldr	r3, [r3, #0]
 8106320:	08db      	lsrs	r3, r3, #3
 8106322:	f003 0303 	and.w	r3, r3, #3
 8106326:	4a5c      	ldr	r2, [pc, #368]	; (8106498 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8106328:	fa22 f303 	lsr.w	r3, r2, r3
 810632c:	63fb      	str	r3, [r7, #60]	; 0x3c
 810632e:	e01e      	b.n	810636e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8106330:	4b58      	ldr	r3, [pc, #352]	; (8106494 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8106332:	681b      	ldr	r3, [r3, #0]
 8106334:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8106338:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 810633c:	d106      	bne.n	810634c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 810633e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106340:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8106344:	d102      	bne.n	810634c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8106346:	4b55      	ldr	r3, [pc, #340]	; (810649c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8106348:	63fb      	str	r3, [r7, #60]	; 0x3c
 810634a:	e010      	b.n	810636e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 810634c:	4b51      	ldr	r3, [pc, #324]	; (8106494 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810634e:	681b      	ldr	r3, [r3, #0]
 8106350:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8106354:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8106358:	d106      	bne.n	8106368 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 810635a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810635c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106360:	d102      	bne.n	8106368 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8106362:	4b4f      	ldr	r3, [pc, #316]	; (81064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8106364:	63fb      	str	r3, [r7, #60]	; 0x3c
 8106366:	e002      	b.n	810636e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8106368:	2300      	movs	r3, #0
 810636a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 810636c:	e235      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 810636e:	e234      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8106370:	4b4c      	ldr	r3, [pc, #304]	; (81064a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8106372:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106374:	e231      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8106376:	2300      	movs	r3, #0
 8106378:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810637a:	e22e      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 810637c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8106380:	f5a2 5100 	sub.w	r1, r2, #8192	; 0x2000
 8106384:	430b      	orrs	r3, r1
 8106386:	f040 808f 	bne.w	81064a8 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 810638a:	4b42      	ldr	r3, [pc, #264]	; (8106494 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810638c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810638e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
 8106392:	63bb      	str	r3, [r7, #56]	; 0x38
    switch (srcclk)
 8106394:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106396:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 810639a:	d06b      	beq.n	8106474 <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 810639c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810639e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 81063a2:	d874      	bhi.n	810648e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 81063a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81063a6:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 81063aa:	d056      	beq.n	810645a <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 81063ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81063ae:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 81063b2:	d86c      	bhi.n	810648e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 81063b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81063b6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 81063ba:	d03b      	beq.n	8106434 <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 81063bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81063be:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 81063c2:	d864      	bhi.n	810648e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 81063c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81063c6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81063ca:	d021      	beq.n	8106410 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 81063cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81063ce:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81063d2:	d85c      	bhi.n	810648e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 81063d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81063d6:	2b00      	cmp	r3, #0
 81063d8:	d004      	beq.n	81063e4 <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 81063da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81063dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81063e0:	d004      	beq.n	81063ec <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 81063e2:	e054      	b.n	810648e <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 81063e4:	f7fe fa4c 	bl	8104880 <HAL_RCC_GetPCLK1Freq>
 81063e8:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 81063ea:	e1f6      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81063ec:	4b29      	ldr	r3, [pc, #164]	; (8106494 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 81063ee:	681b      	ldr	r3, [r3, #0]
 81063f0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81063f4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81063f8:	d107      	bne.n	810640a <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81063fa:	f107 0318 	add.w	r3, r7, #24
 81063fe:	4618      	mov	r0, r3
 8106400:	f000 fa0a 	bl	8106818 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8106404:	69fb      	ldr	r3, [r7, #28]
 8106406:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106408:	e1e7      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810640a:	2300      	movs	r3, #0
 810640c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810640e:	e1e4      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8106410:	4b20      	ldr	r3, [pc, #128]	; (8106494 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8106412:	681b      	ldr	r3, [r3, #0]
 8106414:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8106418:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810641c:	d107      	bne.n	810642e <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810641e:	f107 030c 	add.w	r3, r7, #12
 8106422:	4618      	mov	r0, r3
 8106424:	f000 fb4c 	bl	8106ac0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8106428:	693b      	ldr	r3, [r7, #16]
 810642a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810642c:	e1d5      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810642e:	2300      	movs	r3, #0
 8106430:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106432:	e1d2      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8106434:	4b17      	ldr	r3, [pc, #92]	; (8106494 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8106436:	681b      	ldr	r3, [r3, #0]
 8106438:	f003 0304 	and.w	r3, r3, #4
 810643c:	2b04      	cmp	r3, #4
 810643e:	d109      	bne.n	8106454 <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8106440:	4b14      	ldr	r3, [pc, #80]	; (8106494 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8106442:	681b      	ldr	r3, [r3, #0]
 8106444:	08db      	lsrs	r3, r3, #3
 8106446:	f003 0303 	and.w	r3, r3, #3
 810644a:	4a13      	ldr	r2, [pc, #76]	; (8106498 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 810644c:	fa22 f303 	lsr.w	r3, r2, r3
 8106450:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106452:	e1c2      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106454:	2300      	movs	r3, #0
 8106456:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106458:	e1bf      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 810645a:	4b0e      	ldr	r3, [pc, #56]	; (8106494 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 810645c:	681b      	ldr	r3, [r3, #0]
 810645e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8106462:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8106466:	d102      	bne.n	810646e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8106468:	4b0c      	ldr	r3, [pc, #48]	; (810649c <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 810646a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810646c:	e1b5      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810646e:	2300      	movs	r3, #0
 8106470:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106472:	e1b2      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8106474:	4b07      	ldr	r3, [pc, #28]	; (8106494 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8106476:	681b      	ldr	r3, [r3, #0]
 8106478:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 810647c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8106480:	d102      	bne.n	8106488 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8106482:	4b07      	ldr	r3, [pc, #28]	; (81064a0 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8106484:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106486:	e1a8      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106488:	2300      	movs	r3, #0
 810648a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810648c:	e1a5      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 810648e:	2300      	movs	r3, #0
 8106490:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106492:	e1a2      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8106494:	58024400 	.word	0x58024400
 8106498:	03d09000 	.word	0x03d09000
 810649c:	003d0900 	.word	0x003d0900
 81064a0:	017d7840 	.word	0x017d7840
 81064a4:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 81064a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 81064ac:	f5a2 2100 	sub.w	r1, r2, #524288	; 0x80000
 81064b0:	430b      	orrs	r3, r1
 81064b2:	d173      	bne.n	810659c <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 81064b4:	4b9c      	ldr	r3, [pc, #624]	; (8106728 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81064b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 81064b8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 81064bc:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 81064be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064c0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81064c4:	d02f      	beq.n	8106526 <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 81064c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064c8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 81064cc:	d863      	bhi.n	8106596 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 81064ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064d0:	2b00      	cmp	r3, #0
 81064d2:	d004      	beq.n	81064de <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 81064d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81064d6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81064da:	d012      	beq.n	8106502 <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 81064dc:	e05b      	b.n	8106596 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81064de:	4b92      	ldr	r3, [pc, #584]	; (8106728 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81064e0:	681b      	ldr	r3, [r3, #0]
 81064e2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81064e6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81064ea:	d107      	bne.n	81064fc <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81064ec:	f107 0318 	add.w	r3, r7, #24
 81064f0:	4618      	mov	r0, r3
 81064f2:	f000 f991 	bl	8106818 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 81064f6:	69bb      	ldr	r3, [r7, #24]
 81064f8:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81064fa:	e16e      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81064fc:	2300      	movs	r3, #0
 81064fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106500:	e16b      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8106502:	4b89      	ldr	r3, [pc, #548]	; (8106728 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106504:	681b      	ldr	r3, [r3, #0]
 8106506:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810650a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810650e:	d107      	bne.n	8106520 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8106510:	f107 030c 	add.w	r3, r7, #12
 8106514:	4618      	mov	r0, r3
 8106516:	f000 fad3 	bl	8106ac0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 810651a:	697b      	ldr	r3, [r7, #20]
 810651c:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810651e:	e15c      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106520:	2300      	movs	r3, #0
 8106522:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106524:	e159      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8106526:	4b80      	ldr	r3, [pc, #512]	; (8106728 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 810652a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 810652e:	637b      	str	r3, [r7, #52]	; 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8106530:	4b7d      	ldr	r3, [pc, #500]	; (8106728 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106532:	681b      	ldr	r3, [r3, #0]
 8106534:	f003 0304 	and.w	r3, r3, #4
 8106538:	2b04      	cmp	r3, #4
 810653a:	d10c      	bne.n	8106556 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 810653c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 810653e:	2b00      	cmp	r3, #0
 8106540:	d109      	bne.n	8106556 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8106542:	4b79      	ldr	r3, [pc, #484]	; (8106728 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106544:	681b      	ldr	r3, [r3, #0]
 8106546:	08db      	lsrs	r3, r3, #3
 8106548:	f003 0303 	and.w	r3, r3, #3
 810654c:	4a77      	ldr	r2, [pc, #476]	; (810672c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 810654e:	fa22 f303 	lsr.w	r3, r2, r3
 8106552:	63fb      	str	r3, [r7, #60]	; 0x3c
 8106554:	e01e      	b.n	8106594 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8106556:	4b74      	ldr	r3, [pc, #464]	; (8106728 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106558:	681b      	ldr	r3, [r3, #0]
 810655a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 810655e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8106562:	d106      	bne.n	8106572 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8106564:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106566:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810656a:	d102      	bne.n	8106572 <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 810656c:	4b70      	ldr	r3, [pc, #448]	; (8106730 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 810656e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8106570:	e010      	b.n	8106594 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8106572:	4b6d      	ldr	r3, [pc, #436]	; (8106728 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106574:	681b      	ldr	r3, [r3, #0]
 8106576:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 810657a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810657e:	d106      	bne.n	810658e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8106580:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8106582:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106586:	d102      	bne.n	810658e <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8106588:	4b6a      	ldr	r3, [pc, #424]	; (8106734 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 810658a:	63fb      	str	r3, [r7, #60]	; 0x3c
 810658c:	e002      	b.n	8106594 <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 810658e:	2300      	movs	r3, #0
 8106590:	63fb      	str	r3, [r7, #60]	; 0x3c
        }

        break;
 8106592:	e122      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8106594:	e121      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8106596:	2300      	movs	r3, #0
 8106598:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810659a:	e11e      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 810659c:	e9d7 2300 	ldrd	r2, r3, [r7]
 81065a0:	f5a2 3180 	sub.w	r1, r2, #65536	; 0x10000
 81065a4:	430b      	orrs	r3, r1
 81065a6:	d133      	bne.n	8106610 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 81065a8:	4b5f      	ldr	r3, [pc, #380]	; (8106728 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81065aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81065ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81065b0:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 81065b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81065b4:	2b00      	cmp	r3, #0
 81065b6:	d004      	beq.n	81065c2 <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 81065b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81065ba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81065be:	d012      	beq.n	81065e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 81065c0:	e023      	b.n	810660a <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 81065c2:	4b59      	ldr	r3, [pc, #356]	; (8106728 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81065c4:	681b      	ldr	r3, [r3, #0]
 81065c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 81065ca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 81065ce:	d107      	bne.n	81065e0 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 81065d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81065d4:	4618      	mov	r0, r3
 81065d6:	f000 fbc7 	bl	8106d68 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81065da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81065dc:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81065de:	e0fc      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81065e0:	2300      	movs	r3, #0
 81065e2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81065e4:	e0f9      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81065e6:	4b50      	ldr	r3, [pc, #320]	; (8106728 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81065e8:	681b      	ldr	r3, [r3, #0]
 81065ea:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81065ee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81065f2:	d107      	bne.n	8106604 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81065f4:	f107 0318 	add.w	r3, r7, #24
 81065f8:	4618      	mov	r0, r3
 81065fa:	f000 f90d 	bl	8106818 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 81065fe:	6a3b      	ldr	r3, [r7, #32]
 8106600:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106602:	e0ea      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106604:	2300      	movs	r3, #0
 8106606:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106608:	e0e7      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 810660a:	2300      	movs	r3, #0
 810660c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810660e:	e0e4      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8106610:	e9d7 2300 	ldrd	r2, r3, [r7]
 8106614:	f5a2 4180 	sub.w	r1, r2, #16384	; 0x4000
 8106618:	430b      	orrs	r3, r1
 810661a:	f040 808d 	bne.w	8106738 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 810661e:	4b42      	ldr	r3, [pc, #264]	; (8106728 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106620:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8106622:	f003 43e0 	and.w	r3, r3, #1879048192	; 0x70000000
 8106626:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 8106628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810662a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 810662e:	d06b      	beq.n	8106708 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8106630:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106632:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8106636:	d874      	bhi.n	8106722 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8106638:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810663a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 810663e:	d056      	beq.n	81066ee <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8106640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106642:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8106646:	d86c      	bhi.n	8106722 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8106648:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810664a:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 810664e:	d03b      	beq.n	81066c8 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8106650:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106652:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 8106656:	d864      	bhi.n	8106722 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8106658:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810665a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810665e:	d021      	beq.n	81066a4 <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8106660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106662:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106666:	d85c      	bhi.n	8106722 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8106668:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810666a:	2b00      	cmp	r3, #0
 810666c:	d004      	beq.n	8106678 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 810666e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106670:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8106674:	d004      	beq.n	8106680 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8106676:	e054      	b.n	8106722 <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8106678:	f000 f8b8 	bl	81067ec <HAL_RCCEx_GetD3PCLK1Freq>
 810667c:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 810667e:	e0ac      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8106680:	4b29      	ldr	r3, [pc, #164]	; (8106728 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8106682:	681b      	ldr	r3, [r3, #0]
 8106684:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8106688:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 810668c:	d107      	bne.n	810669e <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810668e:	f107 0318 	add.w	r3, r7, #24
 8106692:	4618      	mov	r0, r3
 8106694:	f000 f8c0 	bl	8106818 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8106698:	69fb      	ldr	r3, [r7, #28]
 810669a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810669c:	e09d      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810669e:	2300      	movs	r3, #0
 81066a0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81066a2:	e09a      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 81066a4:	4b20      	ldr	r3, [pc, #128]	; (8106728 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81066a6:	681b      	ldr	r3, [r3, #0]
 81066a8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81066ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 81066b0:	d107      	bne.n	81066c2 <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81066b2:	f107 030c 	add.w	r3, r7, #12
 81066b6:	4618      	mov	r0, r3
 81066b8:	f000 fa02 	bl	8106ac0 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 81066bc:	693b      	ldr	r3, [r7, #16]
 81066be:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81066c0:	e08b      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81066c2:	2300      	movs	r3, #0
 81066c4:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81066c6:	e088      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 81066c8:	4b17      	ldr	r3, [pc, #92]	; (8106728 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81066ca:	681b      	ldr	r3, [r3, #0]
 81066cc:	f003 0304 	and.w	r3, r3, #4
 81066d0:	2b04      	cmp	r3, #4
 81066d2:	d109      	bne.n	81066e8 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 81066d4:	4b14      	ldr	r3, [pc, #80]	; (8106728 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81066d6:	681b      	ldr	r3, [r3, #0]
 81066d8:	08db      	lsrs	r3, r3, #3
 81066da:	f003 0303 	and.w	r3, r3, #3
 81066de:	4a13      	ldr	r2, [pc, #76]	; (810672c <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 81066e0:	fa22 f303 	lsr.w	r3, r2, r3
 81066e4:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81066e6:	e078      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81066e8:	2300      	movs	r3, #0
 81066ea:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81066ec:	e075      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 81066ee:	4b0e      	ldr	r3, [pc, #56]	; (8106728 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 81066f0:	681b      	ldr	r3, [r3, #0]
 81066f2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 81066f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 81066fa:	d102      	bne.n	8106702 <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 81066fc:	4b0c      	ldr	r3, [pc, #48]	; (8106730 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 81066fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106700:	e06b      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106702:	2300      	movs	r3, #0
 8106704:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106706:	e068      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8106708:	4b07      	ldr	r3, [pc, #28]	; (8106728 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 810670a:	681b      	ldr	r3, [r3, #0]
 810670c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8106710:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8106714:	d102      	bne.n	810671c <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8106716:	4b07      	ldr	r3, [pc, #28]	; (8106734 <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8106718:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 810671a:	e05e      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 810671c:	2300      	movs	r3, #0
 810671e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106720:	e05b      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8106722:	2300      	movs	r3, #0
 8106724:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106726:	e058      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8106728:	58024400 	.word	0x58024400
 810672c:	03d09000 	.word	0x03d09000
 8106730:	003d0900 	.word	0x003d0900
 8106734:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8106738:	e9d7 2300 	ldrd	r2, r3, [r7]
 810673c:	f5a2 4100 	sub.w	r1, r2, #32768	; 0x8000
 8106740:	430b      	orrs	r3, r1
 8106742:	d148      	bne.n	81067d6 <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8106744:	4b27      	ldr	r3, [pc, #156]	; (81067e4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8106746:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8106748:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 810674c:	63bb      	str	r3, [r7, #56]	; 0x38

    switch (srcclk)
 810674e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106750:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8106754:	d02a      	beq.n	81067ac <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8106756:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106758:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 810675c:	d838      	bhi.n	81067d0 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 810675e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106760:	2b00      	cmp	r3, #0
 8106762:	d004      	beq.n	810676e <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8106764:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8106766:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 810676a:	d00d      	beq.n	8106788 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 810676c:	e030      	b.n	81067d0 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 810676e:	4b1d      	ldr	r3, [pc, #116]	; (81067e4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8106770:	681b      	ldr	r3, [r3, #0]
 8106772:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8106776:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 810677a:	d102      	bne.n	8106782 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 810677c:	4b1a      	ldr	r3, [pc, #104]	; (81067e8 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 810677e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8106780:	e02b      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8106782:	2300      	movs	r3, #0
 8106784:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8106786:	e028      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8106788:	4b16      	ldr	r3, [pc, #88]	; (81067e4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 810678a:	681b      	ldr	r3, [r3, #0]
 810678c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8106790:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8106794:	d107      	bne.n	81067a6 <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8106796:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810679a:	4618      	mov	r0, r3
 810679c:	f000 fae4 	bl	8106d68 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 81067a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81067a2:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81067a4:	e019      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81067a6:	2300      	movs	r3, #0
 81067a8:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81067aa:	e016      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 81067ac:	4b0d      	ldr	r3, [pc, #52]	; (81067e4 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 81067ae:	681b      	ldr	r3, [r3, #0]
 81067b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 81067b4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 81067b8:	d107      	bne.n	81067ca <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 81067ba:	f107 0318 	add.w	r3, r7, #24
 81067be:	4618      	mov	r0, r3
 81067c0:	f000 f82a 	bl	8106818 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 81067c4:	69fb      	ldr	r3, [r7, #28]
 81067c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 81067c8:	e007      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 81067ca:	2300      	movs	r3, #0
 81067cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81067ce:	e004      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 81067d0:	2300      	movs	r3, #0
 81067d2:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81067d4:	e001      	b.n	81067da <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 81067d6:	2300      	movs	r3, #0
 81067d8:	63fb      	str	r3, [r7, #60]	; 0x3c
  }

  return frequency;
 81067da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 81067dc:	4618      	mov	r0, r3
 81067de:	3740      	adds	r7, #64	; 0x40
 81067e0:	46bd      	mov	sp, r7
 81067e2:	bd80      	pop	{r7, pc}
 81067e4:	58024400 	.word	0x58024400
 81067e8:	017d7840 	.word	0x017d7840

081067ec <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 81067ec:	b580      	push	{r7, lr}
 81067ee:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 81067f0:	f7fe f814 	bl	810481c <HAL_RCC_GetHCLKFreq>
 81067f4:	4602      	mov	r2, r0
 81067f6:	4b06      	ldr	r3, [pc, #24]	; (8106810 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 81067f8:	6a1b      	ldr	r3, [r3, #32]
 81067fa:	091b      	lsrs	r3, r3, #4
 81067fc:	f003 0307 	and.w	r3, r3, #7
 8106800:	4904      	ldr	r1, [pc, #16]	; (8106814 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8106802:	5ccb      	ldrb	r3, [r1, r3]
 8106804:	f003 031f 	and.w	r3, r3, #31
 8106808:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 810680c:	4618      	mov	r0, r3
 810680e:	bd80      	pop	{r7, pc}
 8106810:	58024400 	.word	0x58024400
 8106814:	08109ac4 	.word	0x08109ac4

08106818 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8106818:	b480      	push	{r7}
 810681a:	b089      	sub	sp, #36	; 0x24
 810681c:	af00      	add	r7, sp, #0
 810681e:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8106820:	4ba1      	ldr	r3, [pc, #644]	; (8106aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106822:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106824:	f003 0303 	and.w	r3, r3, #3
 8106828:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 810682a:	4b9f      	ldr	r3, [pc, #636]	; (8106aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 810682c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810682e:	0b1b      	lsrs	r3, r3, #12
 8106830:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8106834:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8106836:	4b9c      	ldr	r3, [pc, #624]	; (8106aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810683a:	091b      	lsrs	r3, r3, #4
 810683c:	f003 0301 	and.w	r3, r3, #1
 8106840:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 8106842:	4b99      	ldr	r3, [pc, #612]	; (8106aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106844:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8106846:	08db      	lsrs	r3, r3, #3
 8106848:	f3c3 030c 	ubfx	r3, r3, #0, #13
 810684c:	693a      	ldr	r2, [r7, #16]
 810684e:	fb02 f303 	mul.w	r3, r2, r3
 8106852:	ee07 3a90 	vmov	s15, r3
 8106856:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810685a:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 810685e:	697b      	ldr	r3, [r7, #20]
 8106860:	2b00      	cmp	r3, #0
 8106862:	f000 8111 	beq.w	8106a88 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8106866:	69bb      	ldr	r3, [r7, #24]
 8106868:	2b02      	cmp	r3, #2
 810686a:	f000 8083 	beq.w	8106974 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 810686e:	69bb      	ldr	r3, [r7, #24]
 8106870:	2b02      	cmp	r3, #2
 8106872:	f200 80a1 	bhi.w	81069b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8106876:	69bb      	ldr	r3, [r7, #24]
 8106878:	2b00      	cmp	r3, #0
 810687a:	d003      	beq.n	8106884 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 810687c:	69bb      	ldr	r3, [r7, #24]
 810687e:	2b01      	cmp	r3, #1
 8106880:	d056      	beq.n	8106930 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 8106882:	e099      	b.n	81069b8 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106884:	4b88      	ldr	r3, [pc, #544]	; (8106aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106886:	681b      	ldr	r3, [r3, #0]
 8106888:	f003 0320 	and.w	r3, r3, #32
 810688c:	2b00      	cmp	r3, #0
 810688e:	d02d      	beq.n	81068ec <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8106890:	4b85      	ldr	r3, [pc, #532]	; (8106aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106892:	681b      	ldr	r3, [r3, #0]
 8106894:	08db      	lsrs	r3, r3, #3
 8106896:	f003 0303 	and.w	r3, r3, #3
 810689a:	4a84      	ldr	r2, [pc, #528]	; (8106aac <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 810689c:	fa22 f303 	lsr.w	r3, r2, r3
 81068a0:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 81068a2:	68bb      	ldr	r3, [r7, #8]
 81068a4:	ee07 3a90 	vmov	s15, r3
 81068a8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81068ac:	697b      	ldr	r3, [r7, #20]
 81068ae:	ee07 3a90 	vmov	s15, r3
 81068b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81068b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81068ba:	4b7b      	ldr	r3, [pc, #492]	; (8106aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81068bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81068be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81068c2:	ee07 3a90 	vmov	s15, r3
 81068c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81068ca:	ed97 6a03 	vldr	s12, [r7, #12]
 81068ce:	eddf 5a78 	vldr	s11, [pc, #480]	; 8106ab0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81068d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81068d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81068da:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81068de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81068e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81068e6:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 81068ea:	e087      	b.n	81069fc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 81068ec:	697b      	ldr	r3, [r7, #20]
 81068ee:	ee07 3a90 	vmov	s15, r3
 81068f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81068f6:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8106ab4 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 81068fa:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81068fe:	4b6a      	ldr	r3, [pc, #424]	; (8106aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106900:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106902:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106906:	ee07 3a90 	vmov	s15, r3
 810690a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 810690e:	ed97 6a03 	vldr	s12, [r7, #12]
 8106912:	eddf 5a67 	vldr	s11, [pc, #412]	; 8106ab0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8106916:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810691a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 810691e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106922:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106926:	ee67 7a27 	vmul.f32	s15, s14, s15
 810692a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 810692e:	e065      	b.n	81069fc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8106930:	697b      	ldr	r3, [r7, #20]
 8106932:	ee07 3a90 	vmov	s15, r3
 8106936:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810693a:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8106ab8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 810693e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106942:	4b59      	ldr	r3, [pc, #356]	; (8106aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106944:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106946:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810694a:	ee07 3a90 	vmov	s15, r3
 810694e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106952:	ed97 6a03 	vldr	s12, [r7, #12]
 8106956:	eddf 5a56 	vldr	s11, [pc, #344]	; 8106ab0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810695a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 810695e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106962:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106966:	ee77 7aa6 	vadd.f32	s15, s15, s13
 810696a:	ee67 7a27 	vmul.f32	s15, s14, s15
 810696e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106972:	e043      	b.n	81069fc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8106974:	697b      	ldr	r3, [r7, #20]
 8106976:	ee07 3a90 	vmov	s15, r3
 810697a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 810697e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8106abc <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 8106982:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106986:	4b48      	ldr	r3, [pc, #288]	; (8106aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106988:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 810698a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 810698e:	ee07 3a90 	vmov	s15, r3
 8106992:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106996:	ed97 6a03 	vldr	s12, [r7, #12]
 810699a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8106ab0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 810699e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81069a2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81069a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81069aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81069ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 81069b2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81069b6:	e021      	b.n	81069fc <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 81069b8:	697b      	ldr	r3, [r7, #20]
 81069ba:	ee07 3a90 	vmov	s15, r3
 81069be:	eef8 7a67 	vcvt.f32.u32	s15, s15
 81069c2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8106ab8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 81069c6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 81069ca:	4b37      	ldr	r3, [pc, #220]	; (8106aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81069cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81069ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 81069d2:	ee07 3a90 	vmov	s15, r3
 81069d6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 81069da:	ed97 6a03 	vldr	s12, [r7, #12]
 81069de:	eddf 5a34 	vldr	s11, [pc, #208]	; 8106ab0 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 81069e2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 81069e6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 81069ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 81069ee:	ee77 7aa6 	vadd.f32	s15, s15, s13
 81069f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 81069f6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 81069fa:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 81069fc:	4b2a      	ldr	r3, [pc, #168]	; (8106aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 81069fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106a00:	0a5b      	lsrs	r3, r3, #9
 8106a02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106a06:	ee07 3a90 	vmov	s15, r3
 8106a0a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106a0e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106a12:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106a16:	edd7 6a07 	vldr	s13, [r7, #28]
 8106a1a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106a1e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106a22:	ee17 2a90 	vmov	r2, s15
 8106a26:	687b      	ldr	r3, [r7, #4]
 8106a28:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8106a2a:	4b1f      	ldr	r3, [pc, #124]	; (8106aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106a2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106a2e:	0c1b      	lsrs	r3, r3, #16
 8106a30:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106a34:	ee07 3a90 	vmov	s15, r3
 8106a38:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106a3c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106a40:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106a44:	edd7 6a07 	vldr	s13, [r7, #28]
 8106a48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106a4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106a50:	ee17 2a90 	vmov	r2, s15
 8106a54:	687b      	ldr	r3, [r7, #4]
 8106a56:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8106a58:	4b13      	ldr	r3, [pc, #76]	; (8106aa8 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8106a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8106a5c:	0e1b      	lsrs	r3, r3, #24
 8106a5e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106a62:	ee07 3a90 	vmov	s15, r3
 8106a66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106a6a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106a6e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106a72:	edd7 6a07 	vldr	s13, [r7, #28]
 8106a76:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106a7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106a7e:	ee17 2a90 	vmov	r2, s15
 8106a82:	687b      	ldr	r3, [r7, #4]
 8106a84:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8106a86:	e008      	b.n	8106a9a <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8106a88:	687b      	ldr	r3, [r7, #4]
 8106a8a:	2200      	movs	r2, #0
 8106a8c:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8106a8e:	687b      	ldr	r3, [r7, #4]
 8106a90:	2200      	movs	r2, #0
 8106a92:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8106a94:	687b      	ldr	r3, [r7, #4]
 8106a96:	2200      	movs	r2, #0
 8106a98:	609a      	str	r2, [r3, #8]
}
 8106a9a:	bf00      	nop
 8106a9c:	3724      	adds	r7, #36	; 0x24
 8106a9e:	46bd      	mov	sp, r7
 8106aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106aa4:	4770      	bx	lr
 8106aa6:	bf00      	nop
 8106aa8:	58024400 	.word	0x58024400
 8106aac:	03d09000 	.word	0x03d09000
 8106ab0:	46000000 	.word	0x46000000
 8106ab4:	4c742400 	.word	0x4c742400
 8106ab8:	4a742400 	.word	0x4a742400
 8106abc:	4bbebc20 	.word	0x4bbebc20

08106ac0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8106ac0:	b480      	push	{r7}
 8106ac2:	b089      	sub	sp, #36	; 0x24
 8106ac4:	af00      	add	r7, sp, #0
 8106ac6:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8106ac8:	4ba1      	ldr	r3, [pc, #644]	; (8106d50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106acc:	f003 0303 	and.w	r3, r3, #3
 8106ad0:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 8106ad2:	4b9f      	ldr	r3, [pc, #636]	; (8106d50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106ad4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106ad6:	0d1b      	lsrs	r3, r3, #20
 8106ad8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8106adc:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8106ade:	4b9c      	ldr	r3, [pc, #624]	; (8106d50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106ae0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106ae2:	0a1b      	lsrs	r3, r3, #8
 8106ae4:	f003 0301 	and.w	r3, r3, #1
 8106ae8:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8106aea:	4b99      	ldr	r3, [pc, #612]	; (8106d50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8106aee:	08db      	lsrs	r3, r3, #3
 8106af0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8106af4:	693a      	ldr	r2, [r7, #16]
 8106af6:	fb02 f303 	mul.w	r3, r2, r3
 8106afa:	ee07 3a90 	vmov	s15, r3
 8106afe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106b02:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8106b06:	697b      	ldr	r3, [r7, #20]
 8106b08:	2b00      	cmp	r3, #0
 8106b0a:	f000 8111 	beq.w	8106d30 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8106b0e:	69bb      	ldr	r3, [r7, #24]
 8106b10:	2b02      	cmp	r3, #2
 8106b12:	f000 8083 	beq.w	8106c1c <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8106b16:	69bb      	ldr	r3, [r7, #24]
 8106b18:	2b02      	cmp	r3, #2
 8106b1a:	f200 80a1 	bhi.w	8106c60 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8106b1e:	69bb      	ldr	r3, [r7, #24]
 8106b20:	2b00      	cmp	r3, #0
 8106b22:	d003      	beq.n	8106b2c <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8106b24:	69bb      	ldr	r3, [r7, #24]
 8106b26:	2b01      	cmp	r3, #1
 8106b28:	d056      	beq.n	8106bd8 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8106b2a:	e099      	b.n	8106c60 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106b2c:	4b88      	ldr	r3, [pc, #544]	; (8106d50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106b2e:	681b      	ldr	r3, [r3, #0]
 8106b30:	f003 0320 	and.w	r3, r3, #32
 8106b34:	2b00      	cmp	r3, #0
 8106b36:	d02d      	beq.n	8106b94 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8106b38:	4b85      	ldr	r3, [pc, #532]	; (8106d50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106b3a:	681b      	ldr	r3, [r3, #0]
 8106b3c:	08db      	lsrs	r3, r3, #3
 8106b3e:	f003 0303 	and.w	r3, r3, #3
 8106b42:	4a84      	ldr	r2, [pc, #528]	; (8106d54 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8106b44:	fa22 f303 	lsr.w	r3, r2, r3
 8106b48:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8106b4a:	68bb      	ldr	r3, [r7, #8]
 8106b4c:	ee07 3a90 	vmov	s15, r3
 8106b50:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106b54:	697b      	ldr	r3, [r7, #20]
 8106b56:	ee07 3a90 	vmov	s15, r3
 8106b5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106b5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106b62:	4b7b      	ldr	r3, [pc, #492]	; (8106d50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106b66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106b6a:	ee07 3a90 	vmov	s15, r3
 8106b6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106b72:	ed97 6a03 	vldr	s12, [r7, #12]
 8106b76:	eddf 5a78 	vldr	s11, [pc, #480]	; 8106d58 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8106b7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106b7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106b82:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106b86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106b8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106b8e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8106b92:	e087      	b.n	8106ca4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8106b94:	697b      	ldr	r3, [r7, #20]
 8106b96:	ee07 3a90 	vmov	s15, r3
 8106b9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106b9e:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8106d5c <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 8106ba2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106ba6:	4b6a      	ldr	r3, [pc, #424]	; (8106d50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106baa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106bae:	ee07 3a90 	vmov	s15, r3
 8106bb2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106bb6:	ed97 6a03 	vldr	s12, [r7, #12]
 8106bba:	eddf 5a67 	vldr	s11, [pc, #412]	; 8106d58 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8106bbe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106bc2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106bc6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106bca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106bce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106bd2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106bd6:	e065      	b.n	8106ca4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8106bd8:	697b      	ldr	r3, [r7, #20]
 8106bda:	ee07 3a90 	vmov	s15, r3
 8106bde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106be2:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8106d60 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8106be6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106bea:	4b59      	ldr	r3, [pc, #356]	; (8106d50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106bee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106bf2:	ee07 3a90 	vmov	s15, r3
 8106bf6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106bfa:	ed97 6a03 	vldr	s12, [r7, #12]
 8106bfe:	eddf 5a56 	vldr	s11, [pc, #344]	; 8106d58 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8106c02:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106c06:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106c0a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106c0e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106c12:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106c16:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106c1a:	e043      	b.n	8106ca4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8106c1c:	697b      	ldr	r3, [r7, #20]
 8106c1e:	ee07 3a90 	vmov	s15, r3
 8106c22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106c26:	eddf 6a4f 	vldr	s13, [pc, #316]	; 8106d64 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8106c2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106c2e:	4b48      	ldr	r3, [pc, #288]	; (8106d50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106c32:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106c36:	ee07 3a90 	vmov	s15, r3
 8106c3a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106c3e:	ed97 6a03 	vldr	s12, [r7, #12]
 8106c42:	eddf 5a45 	vldr	s11, [pc, #276]	; 8106d58 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8106c46:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106c4a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106c4e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106c52:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106c56:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106c5a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106c5e:	e021      	b.n	8106ca4 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8106c60:	697b      	ldr	r3, [r7, #20]
 8106c62:	ee07 3a90 	vmov	s15, r3
 8106c66:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106c6a:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8106d60 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8106c6e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106c72:	4b37      	ldr	r3, [pc, #220]	; (8106d50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106c74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106c76:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106c7a:	ee07 3a90 	vmov	s15, r3
 8106c7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106c82:	ed97 6a03 	vldr	s12, [r7, #12]
 8106c86:	eddf 5a34 	vldr	s11, [pc, #208]	; 8106d58 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8106c8a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106c8e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106c92:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106c96:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106c9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106c9e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106ca2:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8106ca4:	4b2a      	ldr	r3, [pc, #168]	; (8106d50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106ca8:	0a5b      	lsrs	r3, r3, #9
 8106caa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106cae:	ee07 3a90 	vmov	s15, r3
 8106cb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106cb6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106cba:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106cbe:	edd7 6a07 	vldr	s13, [r7, #28]
 8106cc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106cc6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106cca:	ee17 2a90 	vmov	r2, s15
 8106cce:	687b      	ldr	r3, [r7, #4]
 8106cd0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 8106cd2:	4b1f      	ldr	r3, [pc, #124]	; (8106d50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106cd6:	0c1b      	lsrs	r3, r3, #16
 8106cd8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106cdc:	ee07 3a90 	vmov	s15, r3
 8106ce0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106ce4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106ce8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106cec:	edd7 6a07 	vldr	s13, [r7, #28]
 8106cf0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106cf4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106cf8:	ee17 2a90 	vmov	r2, s15
 8106cfc:	687b      	ldr	r3, [r7, #4]
 8106cfe:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 8106d00:	4b13      	ldr	r3, [pc, #76]	; (8106d50 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8106d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8106d04:	0e1b      	lsrs	r3, r3, #24
 8106d06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106d0a:	ee07 3a90 	vmov	s15, r3
 8106d0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106d12:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106d16:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106d1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8106d1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106d22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106d26:	ee17 2a90 	vmov	r2, s15
 8106d2a:	687b      	ldr	r3, [r7, #4]
 8106d2c:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8106d2e:	e008      	b.n	8106d42 <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8106d30:	687b      	ldr	r3, [r7, #4]
 8106d32:	2200      	movs	r2, #0
 8106d34:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8106d36:	687b      	ldr	r3, [r7, #4]
 8106d38:	2200      	movs	r2, #0
 8106d3a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8106d3c:	687b      	ldr	r3, [r7, #4]
 8106d3e:	2200      	movs	r2, #0
 8106d40:	609a      	str	r2, [r3, #8]
}
 8106d42:	bf00      	nop
 8106d44:	3724      	adds	r7, #36	; 0x24
 8106d46:	46bd      	mov	sp, r7
 8106d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106d4c:	4770      	bx	lr
 8106d4e:	bf00      	nop
 8106d50:	58024400 	.word	0x58024400
 8106d54:	03d09000 	.word	0x03d09000
 8106d58:	46000000 	.word	0x46000000
 8106d5c:	4c742400 	.word	0x4c742400
 8106d60:	4a742400 	.word	0x4a742400
 8106d64:	4bbebc20 	.word	0x4bbebc20

08106d68 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8106d68:	b480      	push	{r7}
 8106d6a:	b089      	sub	sp, #36	; 0x24
 8106d6c:	af00      	add	r7, sp, #0
 8106d6e:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8106d70:	4ba0      	ldr	r3, [pc, #640]	; (8106ff4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106d72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106d74:	f003 0303 	and.w	r3, r3, #3
 8106d78:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8106d7a:	4b9e      	ldr	r3, [pc, #632]	; (8106ff4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8106d7e:	091b      	lsrs	r3, r3, #4
 8106d80:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8106d84:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 8106d86:	4b9b      	ldr	r3, [pc, #620]	; (8106ff4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106d88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8106d8a:	f003 0301 	and.w	r3, r3, #1
 8106d8e:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8106d90:	4b98      	ldr	r3, [pc, #608]	; (8106ff4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106d92:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8106d94:	08db      	lsrs	r3, r3, #3
 8106d96:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8106d9a:	693a      	ldr	r2, [r7, #16]
 8106d9c:	fb02 f303 	mul.w	r3, r2, r3
 8106da0:	ee07 3a90 	vmov	s15, r3
 8106da4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106da8:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8106dac:	697b      	ldr	r3, [r7, #20]
 8106dae:	2b00      	cmp	r3, #0
 8106db0:	f000 8111 	beq.w	8106fd6 <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 8106db4:	69bb      	ldr	r3, [r7, #24]
 8106db6:	2b02      	cmp	r3, #2
 8106db8:	f000 8083 	beq.w	8106ec2 <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8106dbc:	69bb      	ldr	r3, [r7, #24]
 8106dbe:	2b02      	cmp	r3, #2
 8106dc0:	f200 80a1 	bhi.w	8106f06 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 8106dc4:	69bb      	ldr	r3, [r7, #24]
 8106dc6:	2b00      	cmp	r3, #0
 8106dc8:	d003      	beq.n	8106dd2 <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8106dca:	69bb      	ldr	r3, [r7, #24]
 8106dcc:	2b01      	cmp	r3, #1
 8106dce:	d056      	beq.n	8106e7e <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8106dd0:	e099      	b.n	8106f06 <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8106dd2:	4b88      	ldr	r3, [pc, #544]	; (8106ff4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106dd4:	681b      	ldr	r3, [r3, #0]
 8106dd6:	f003 0320 	and.w	r3, r3, #32
 8106dda:	2b00      	cmp	r3, #0
 8106ddc:	d02d      	beq.n	8106e3a <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8106dde:	4b85      	ldr	r3, [pc, #532]	; (8106ff4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106de0:	681b      	ldr	r3, [r3, #0]
 8106de2:	08db      	lsrs	r3, r3, #3
 8106de4:	f003 0303 	and.w	r3, r3, #3
 8106de8:	4a83      	ldr	r2, [pc, #524]	; (8106ff8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8106dea:	fa22 f303 	lsr.w	r3, r2, r3
 8106dee:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8106df0:	68bb      	ldr	r3, [r7, #8]
 8106df2:	ee07 3a90 	vmov	s15, r3
 8106df6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106dfa:	697b      	ldr	r3, [r7, #20]
 8106dfc:	ee07 3a90 	vmov	s15, r3
 8106e00:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106e04:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106e08:	4b7a      	ldr	r3, [pc, #488]	; (8106ff4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106e0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106e0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106e10:	ee07 3a90 	vmov	s15, r3
 8106e14:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106e18:	ed97 6a03 	vldr	s12, [r7, #12]
 8106e1c:	eddf 5a77 	vldr	s11, [pc, #476]	; 8106ffc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8106e20:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106e24:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106e28:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106e2c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106e30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106e34:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8106e38:	e087      	b.n	8106f4a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8106e3a:	697b      	ldr	r3, [r7, #20]
 8106e3c:	ee07 3a90 	vmov	s15, r3
 8106e40:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106e44:	eddf 6a6e 	vldr	s13, [pc, #440]	; 8107000 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8106e48:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106e4c:	4b69      	ldr	r3, [pc, #420]	; (8106ff4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106e4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106e50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106e54:	ee07 3a90 	vmov	s15, r3
 8106e58:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106e5c:	ed97 6a03 	vldr	s12, [r7, #12]
 8106e60:	eddf 5a66 	vldr	s11, [pc, #408]	; 8106ffc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8106e64:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106e68:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106e6c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106e70:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106e74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106e78:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106e7c:	e065      	b.n	8106f4a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8106e7e:	697b      	ldr	r3, [r7, #20]
 8106e80:	ee07 3a90 	vmov	s15, r3
 8106e84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106e88:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8107004 <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8106e8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106e90:	4b58      	ldr	r3, [pc, #352]	; (8106ff4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106e92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106e94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106e98:	ee07 3a90 	vmov	s15, r3
 8106e9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106ea0:	ed97 6a03 	vldr	s12, [r7, #12]
 8106ea4:	eddf 5a55 	vldr	s11, [pc, #340]	; 8106ffc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8106ea8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106eac:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106eb0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106eb4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106eb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106ebc:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106ec0:	e043      	b.n	8106f4a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8106ec2:	697b      	ldr	r3, [r7, #20]
 8106ec4:	ee07 3a90 	vmov	s15, r3
 8106ec8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106ecc:	eddf 6a4e 	vldr	s13, [pc, #312]	; 8107008 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8106ed0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106ed4:	4b47      	ldr	r3, [pc, #284]	; (8106ff4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106ed8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106edc:	ee07 3a90 	vmov	s15, r3
 8106ee0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106ee4:	ed97 6a03 	vldr	s12, [r7, #12]
 8106ee8:	eddf 5a44 	vldr	s11, [pc, #272]	; 8106ffc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8106eec:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106ef0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106ef4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106ef8:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106efc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106f00:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106f04:	e021      	b.n	8106f4a <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8106f06:	697b      	ldr	r3, [r7, #20]
 8106f08:	ee07 3a90 	vmov	s15, r3
 8106f0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106f10:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8107000 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 8106f14:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8106f18:	4b36      	ldr	r3, [pc, #216]	; (8106ff4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106f1c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8106f20:	ee07 3a90 	vmov	s15, r3
 8106f24:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8106f28:	ed97 6a03 	vldr	s12, [r7, #12]
 8106f2c:	eddf 5a33 	vldr	s11, [pc, #204]	; 8106ffc <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8106f30:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8106f34:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8106f38:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8106f3c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8106f40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8106f44:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8106f48:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 8106f4a:	4b2a      	ldr	r3, [pc, #168]	; (8106ff4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106f4e:	0a5b      	lsrs	r3, r3, #9
 8106f50:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106f54:	ee07 3a90 	vmov	s15, r3
 8106f58:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106f5c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106f60:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106f64:	edd7 6a07 	vldr	s13, [r7, #28]
 8106f68:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106f6c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106f70:	ee17 2a90 	vmov	r2, s15
 8106f74:	687b      	ldr	r3, [r7, #4]
 8106f76:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8106f78:	4b1e      	ldr	r3, [pc, #120]	; (8106ff4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106f7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106f7c:	0c1b      	lsrs	r3, r3, #16
 8106f7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106f82:	ee07 3a90 	vmov	s15, r3
 8106f86:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106f8a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106f8e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106f92:	edd7 6a07 	vldr	s13, [r7, #28]
 8106f96:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106f9a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106f9e:	ee17 2a90 	vmov	r2, s15
 8106fa2:	687b      	ldr	r3, [r7, #4]
 8106fa4:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 8106fa6:	4b13      	ldr	r3, [pc, #76]	; (8106ff4 <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8106fa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8106faa:	0e1b      	lsrs	r3, r3, #24
 8106fac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8106fb0:	ee07 3a90 	vmov	s15, r3
 8106fb4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8106fb8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8106fbc:	ee37 7a87 	vadd.f32	s14, s15, s14
 8106fc0:	edd7 6a07 	vldr	s13, [r7, #28]
 8106fc4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8106fc8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8106fcc:	ee17 2a90 	vmov	r2, s15
 8106fd0:	687b      	ldr	r3, [r7, #4]
 8106fd2:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8106fd4:	e008      	b.n	8106fe8 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8106fd6:	687b      	ldr	r3, [r7, #4]
 8106fd8:	2200      	movs	r2, #0
 8106fda:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8106fdc:	687b      	ldr	r3, [r7, #4]
 8106fde:	2200      	movs	r2, #0
 8106fe0:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8106fe2:	687b      	ldr	r3, [r7, #4]
 8106fe4:	2200      	movs	r2, #0
 8106fe6:	609a      	str	r2, [r3, #8]
}
 8106fe8:	bf00      	nop
 8106fea:	3724      	adds	r7, #36	; 0x24
 8106fec:	46bd      	mov	sp, r7
 8106fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8106ff2:	4770      	bx	lr
 8106ff4:	58024400 	.word	0x58024400
 8106ff8:	03d09000 	.word	0x03d09000
 8106ffc:	46000000 	.word	0x46000000
 8107000:	4c742400 	.word	0x4c742400
 8107004:	4a742400 	.word	0x4a742400
 8107008:	4bbebc20 	.word	0x4bbebc20

0810700c <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 810700c:	b580      	push	{r7, lr}
 810700e:	b084      	sub	sp, #16
 8107010:	af00      	add	r7, sp, #0
 8107012:	6078      	str	r0, [r7, #4]
 8107014:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8107016:	2300      	movs	r3, #0
 8107018:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810701a:	4b54      	ldr	r3, [pc, #336]	; (810716c <RCCEx_PLL2_Config+0x160>)
 810701c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810701e:	f003 0303 	and.w	r3, r3, #3
 8107022:	2b03      	cmp	r3, #3
 8107024:	d101      	bne.n	810702a <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8107026:	2301      	movs	r3, #1
 8107028:	e09b      	b.n	8107162 <RCCEx_PLL2_Config+0x156>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 810702a:	4b50      	ldr	r3, [pc, #320]	; (810716c <RCCEx_PLL2_Config+0x160>)
 810702c:	681b      	ldr	r3, [r3, #0]
 810702e:	4a4f      	ldr	r2, [pc, #316]	; (810716c <RCCEx_PLL2_Config+0x160>)
 8107030:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8107034:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8107036:	f7fa fde3 	bl	8101c00 <HAL_GetTick>
 810703a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 810703c:	e008      	b.n	8107050 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 810703e:	f7fa fddf 	bl	8101c00 <HAL_GetTick>
 8107042:	4602      	mov	r2, r0
 8107044:	68bb      	ldr	r3, [r7, #8]
 8107046:	1ad3      	subs	r3, r2, r3
 8107048:	2b02      	cmp	r3, #2
 810704a:	d901      	bls.n	8107050 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 810704c:	2303      	movs	r3, #3
 810704e:	e088      	b.n	8107162 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8107050:	4b46      	ldr	r3, [pc, #280]	; (810716c <RCCEx_PLL2_Config+0x160>)
 8107052:	681b      	ldr	r3, [r3, #0]
 8107054:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8107058:	2b00      	cmp	r3, #0
 810705a:	d1f0      	bne.n	810703e <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 810705c:	4b43      	ldr	r3, [pc, #268]	; (810716c <RCCEx_PLL2_Config+0x160>)
 810705e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107060:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8107064:	687b      	ldr	r3, [r7, #4]
 8107066:	681b      	ldr	r3, [r3, #0]
 8107068:	031b      	lsls	r3, r3, #12
 810706a:	4940      	ldr	r1, [pc, #256]	; (810716c <RCCEx_PLL2_Config+0x160>)
 810706c:	4313      	orrs	r3, r2
 810706e:	628b      	str	r3, [r1, #40]	; 0x28
 8107070:	687b      	ldr	r3, [r7, #4]
 8107072:	685b      	ldr	r3, [r3, #4]
 8107074:	3b01      	subs	r3, #1
 8107076:	f3c3 0208 	ubfx	r2, r3, #0, #9
 810707a:	687b      	ldr	r3, [r7, #4]
 810707c:	689b      	ldr	r3, [r3, #8]
 810707e:	3b01      	subs	r3, #1
 8107080:	025b      	lsls	r3, r3, #9
 8107082:	b29b      	uxth	r3, r3
 8107084:	431a      	orrs	r2, r3
 8107086:	687b      	ldr	r3, [r7, #4]
 8107088:	68db      	ldr	r3, [r3, #12]
 810708a:	3b01      	subs	r3, #1
 810708c:	041b      	lsls	r3, r3, #16
 810708e:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 8107092:	431a      	orrs	r2, r3
 8107094:	687b      	ldr	r3, [r7, #4]
 8107096:	691b      	ldr	r3, [r3, #16]
 8107098:	3b01      	subs	r3, #1
 810709a:	061b      	lsls	r3, r3, #24
 810709c:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 81070a0:	4932      	ldr	r1, [pc, #200]	; (810716c <RCCEx_PLL2_Config+0x160>)
 81070a2:	4313      	orrs	r3, r2
 81070a4:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 81070a6:	4b31      	ldr	r3, [pc, #196]	; (810716c <RCCEx_PLL2_Config+0x160>)
 81070a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81070aa:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 81070ae:	687b      	ldr	r3, [r7, #4]
 81070b0:	695b      	ldr	r3, [r3, #20]
 81070b2:	492e      	ldr	r1, [pc, #184]	; (810716c <RCCEx_PLL2_Config+0x160>)
 81070b4:	4313      	orrs	r3, r2
 81070b6:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 81070b8:	4b2c      	ldr	r3, [pc, #176]	; (810716c <RCCEx_PLL2_Config+0x160>)
 81070ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81070bc:	f023 0220 	bic.w	r2, r3, #32
 81070c0:	687b      	ldr	r3, [r7, #4]
 81070c2:	699b      	ldr	r3, [r3, #24]
 81070c4:	4929      	ldr	r1, [pc, #164]	; (810716c <RCCEx_PLL2_Config+0x160>)
 81070c6:	4313      	orrs	r3, r2
 81070c8:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 81070ca:	4b28      	ldr	r3, [pc, #160]	; (810716c <RCCEx_PLL2_Config+0x160>)
 81070cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81070ce:	4a27      	ldr	r2, [pc, #156]	; (810716c <RCCEx_PLL2_Config+0x160>)
 81070d0:	f023 0310 	bic.w	r3, r3, #16
 81070d4:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 81070d6:	4b25      	ldr	r3, [pc, #148]	; (810716c <RCCEx_PLL2_Config+0x160>)
 81070d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81070da:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 81070de:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 81070e2:	687a      	ldr	r2, [r7, #4]
 81070e4:	69d2      	ldr	r2, [r2, #28]
 81070e6:	00d2      	lsls	r2, r2, #3
 81070e8:	4920      	ldr	r1, [pc, #128]	; (810716c <RCCEx_PLL2_Config+0x160>)
 81070ea:	4313      	orrs	r3, r2
 81070ec:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 81070ee:	4b1f      	ldr	r3, [pc, #124]	; (810716c <RCCEx_PLL2_Config+0x160>)
 81070f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 81070f2:	4a1e      	ldr	r2, [pc, #120]	; (810716c <RCCEx_PLL2_Config+0x160>)
 81070f4:	f043 0310 	orr.w	r3, r3, #16
 81070f8:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 81070fa:	683b      	ldr	r3, [r7, #0]
 81070fc:	2b00      	cmp	r3, #0
 81070fe:	d106      	bne.n	810710e <RCCEx_PLL2_Config+0x102>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8107100:	4b1a      	ldr	r3, [pc, #104]	; (810716c <RCCEx_PLL2_Config+0x160>)
 8107102:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107104:	4a19      	ldr	r2, [pc, #100]	; (810716c <RCCEx_PLL2_Config+0x160>)
 8107106:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 810710a:	62d3      	str	r3, [r2, #44]	; 0x2c
 810710c:	e00f      	b.n	810712e <RCCEx_PLL2_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 810710e:	683b      	ldr	r3, [r7, #0]
 8107110:	2b01      	cmp	r3, #1
 8107112:	d106      	bne.n	8107122 <RCCEx_PLL2_Config+0x116>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8107114:	4b15      	ldr	r3, [pc, #84]	; (810716c <RCCEx_PLL2_Config+0x160>)
 8107116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107118:	4a14      	ldr	r2, [pc, #80]	; (810716c <RCCEx_PLL2_Config+0x160>)
 810711a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 810711e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8107120:	e005      	b.n	810712e <RCCEx_PLL2_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8107122:	4b12      	ldr	r3, [pc, #72]	; (810716c <RCCEx_PLL2_Config+0x160>)
 8107124:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107126:	4a11      	ldr	r2, [pc, #68]	; (810716c <RCCEx_PLL2_Config+0x160>)
 8107128:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 810712c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 810712e:	4b0f      	ldr	r3, [pc, #60]	; (810716c <RCCEx_PLL2_Config+0x160>)
 8107130:	681b      	ldr	r3, [r3, #0]
 8107132:	4a0e      	ldr	r2, [pc, #56]	; (810716c <RCCEx_PLL2_Config+0x160>)
 8107134:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8107138:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810713a:	f7fa fd61 	bl	8101c00 <HAL_GetTick>
 810713e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8107140:	e008      	b.n	8107154 <RCCEx_PLL2_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8107142:	f7fa fd5d 	bl	8101c00 <HAL_GetTick>
 8107146:	4602      	mov	r2, r0
 8107148:	68bb      	ldr	r3, [r7, #8]
 810714a:	1ad3      	subs	r3, r2, r3
 810714c:	2b02      	cmp	r3, #2
 810714e:	d901      	bls.n	8107154 <RCCEx_PLL2_Config+0x148>
      {
        return HAL_TIMEOUT;
 8107150:	2303      	movs	r3, #3
 8107152:	e006      	b.n	8107162 <RCCEx_PLL2_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8107154:	4b05      	ldr	r3, [pc, #20]	; (810716c <RCCEx_PLL2_Config+0x160>)
 8107156:	681b      	ldr	r3, [r3, #0]
 8107158:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810715c:	2b00      	cmp	r3, #0
 810715e:	d0f0      	beq.n	8107142 <RCCEx_PLL2_Config+0x136>
    }

  }


  return status;
 8107160:	7bfb      	ldrb	r3, [r7, #15]
}
 8107162:	4618      	mov	r0, r3
 8107164:	3710      	adds	r7, #16
 8107166:	46bd      	mov	sp, r7
 8107168:	bd80      	pop	{r7, pc}
 810716a:	bf00      	nop
 810716c:	58024400 	.word	0x58024400

08107170 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8107170:	b580      	push	{r7, lr}
 8107172:	b084      	sub	sp, #16
 8107174:	af00      	add	r7, sp, #0
 8107176:	6078      	str	r0, [r7, #4]
 8107178:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 810717a:	2300      	movs	r3, #0
 810717c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 810717e:	4b54      	ldr	r3, [pc, #336]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 8107180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107182:	f003 0303 	and.w	r3, r3, #3
 8107186:	2b03      	cmp	r3, #3
 8107188:	d101      	bne.n	810718e <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 810718a:	2301      	movs	r3, #1
 810718c:	e09b      	b.n	81072c6 <RCCEx_PLL3_Config+0x156>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 810718e:	4b50      	ldr	r3, [pc, #320]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 8107190:	681b      	ldr	r3, [r3, #0]
 8107192:	4a4f      	ldr	r2, [pc, #316]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 8107194:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8107198:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810719a:	f7fa fd31 	bl	8101c00 <HAL_GetTick>
 810719e:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81071a0:	e008      	b.n	81071b4 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 81071a2:	f7fa fd2d 	bl	8101c00 <HAL_GetTick>
 81071a6:	4602      	mov	r2, r0
 81071a8:	68bb      	ldr	r3, [r7, #8]
 81071aa:	1ad3      	subs	r3, r2, r3
 81071ac:	2b02      	cmp	r3, #2
 81071ae:	d901      	bls.n	81071b4 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 81071b0:	2303      	movs	r3, #3
 81071b2:	e088      	b.n	81072c6 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 81071b4:	4b46      	ldr	r3, [pc, #280]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 81071b6:	681b      	ldr	r3, [r3, #0]
 81071b8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81071bc:	2b00      	cmp	r3, #0
 81071be:	d1f0      	bne.n	81071a2 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 81071c0:	4b43      	ldr	r3, [pc, #268]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 81071c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81071c4:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 81071c8:	687b      	ldr	r3, [r7, #4]
 81071ca:	681b      	ldr	r3, [r3, #0]
 81071cc:	051b      	lsls	r3, r3, #20
 81071ce:	4940      	ldr	r1, [pc, #256]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 81071d0:	4313      	orrs	r3, r2
 81071d2:	628b      	str	r3, [r1, #40]	; 0x28
 81071d4:	687b      	ldr	r3, [r7, #4]
 81071d6:	685b      	ldr	r3, [r3, #4]
 81071d8:	3b01      	subs	r3, #1
 81071da:	f3c3 0208 	ubfx	r2, r3, #0, #9
 81071de:	687b      	ldr	r3, [r7, #4]
 81071e0:	689b      	ldr	r3, [r3, #8]
 81071e2:	3b01      	subs	r3, #1
 81071e4:	025b      	lsls	r3, r3, #9
 81071e6:	b29b      	uxth	r3, r3
 81071e8:	431a      	orrs	r2, r3
 81071ea:	687b      	ldr	r3, [r7, #4]
 81071ec:	68db      	ldr	r3, [r3, #12]
 81071ee:	3b01      	subs	r3, #1
 81071f0:	041b      	lsls	r3, r3, #16
 81071f2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 81071f6:	431a      	orrs	r2, r3
 81071f8:	687b      	ldr	r3, [r7, #4]
 81071fa:	691b      	ldr	r3, [r3, #16]
 81071fc:	3b01      	subs	r3, #1
 81071fe:	061b      	lsls	r3, r3, #24
 8107200:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8107204:	4932      	ldr	r1, [pc, #200]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 8107206:	4313      	orrs	r3, r2
 8107208:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 810720a:	4b31      	ldr	r3, [pc, #196]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 810720c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810720e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8107212:	687b      	ldr	r3, [r7, #4]
 8107214:	695b      	ldr	r3, [r3, #20]
 8107216:	492e      	ldr	r1, [pc, #184]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 8107218:	4313      	orrs	r3, r2
 810721a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 810721c:	4b2c      	ldr	r3, [pc, #176]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 810721e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107220:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8107224:	687b      	ldr	r3, [r7, #4]
 8107226:	699b      	ldr	r3, [r3, #24]
 8107228:	4929      	ldr	r1, [pc, #164]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 810722a:	4313      	orrs	r3, r2
 810722c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 810722e:	4b28      	ldr	r3, [pc, #160]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 8107230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107232:	4a27      	ldr	r2, [pc, #156]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 8107234:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8107238:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 810723a:	4b25      	ldr	r3, [pc, #148]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 810723c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810723e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8107242:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8107246:	687a      	ldr	r2, [r7, #4]
 8107248:	69d2      	ldr	r2, [r2, #28]
 810724a:	00d2      	lsls	r2, r2, #3
 810724c:	4920      	ldr	r1, [pc, #128]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 810724e:	4313      	orrs	r3, r2
 8107250:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8107252:	4b1f      	ldr	r3, [pc, #124]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 8107254:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107256:	4a1e      	ldr	r2, [pc, #120]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 8107258:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 810725c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 810725e:	683b      	ldr	r3, [r7, #0]
 8107260:	2b00      	cmp	r3, #0
 8107262:	d106      	bne.n	8107272 <RCCEx_PLL3_Config+0x102>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8107264:	4b1a      	ldr	r3, [pc, #104]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 8107266:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107268:	4a19      	ldr	r2, [pc, #100]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 810726a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 810726e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8107270:	e00f      	b.n	8107292 <RCCEx_PLL3_Config+0x122>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8107272:	683b      	ldr	r3, [r7, #0]
 8107274:	2b01      	cmp	r3, #1
 8107276:	d106      	bne.n	8107286 <RCCEx_PLL3_Config+0x116>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8107278:	4b15      	ldr	r3, [pc, #84]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 810727a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810727c:	4a14      	ldr	r2, [pc, #80]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 810727e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8107282:	62d3      	str	r3, [r2, #44]	; 0x2c
 8107284:	e005      	b.n	8107292 <RCCEx_PLL3_Config+0x122>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8107286:	4b12      	ldr	r3, [pc, #72]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 8107288:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 810728a:	4a11      	ldr	r2, [pc, #68]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 810728c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8107290:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8107292:	4b0f      	ldr	r3, [pc, #60]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 8107294:	681b      	ldr	r3, [r3, #0]
 8107296:	4a0e      	ldr	r2, [pc, #56]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 8107298:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 810729c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 810729e:	f7fa fcaf 	bl	8101c00 <HAL_GetTick>
 81072a2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81072a4:	e008      	b.n	81072b8 <RCCEx_PLL3_Config+0x148>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 81072a6:	f7fa fcab 	bl	8101c00 <HAL_GetTick>
 81072aa:	4602      	mov	r2, r0
 81072ac:	68bb      	ldr	r3, [r7, #8]
 81072ae:	1ad3      	subs	r3, r2, r3
 81072b0:	2b02      	cmp	r3, #2
 81072b2:	d901      	bls.n	81072b8 <RCCEx_PLL3_Config+0x148>
      {
        return HAL_TIMEOUT;
 81072b4:	2303      	movs	r3, #3
 81072b6:	e006      	b.n	81072c6 <RCCEx_PLL3_Config+0x156>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 81072b8:	4b05      	ldr	r3, [pc, #20]	; (81072d0 <RCCEx_PLL3_Config+0x160>)
 81072ba:	681b      	ldr	r3, [r3, #0]
 81072bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 81072c0:	2b00      	cmp	r3, #0
 81072c2:	d0f0      	beq.n	81072a6 <RCCEx_PLL3_Config+0x136>
    }

  }


  return status;
 81072c4:	7bfb      	ldrb	r3, [r7, #15]
}
 81072c6:	4618      	mov	r0, r3
 81072c8:	3710      	adds	r7, #16
 81072ca:	46bd      	mov	sp, r7
 81072cc:	bd80      	pop	{r7, pc}
 81072ce:	bf00      	nop
 81072d0:	58024400 	.word	0x58024400

081072d4 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 81072d4:	b580      	push	{r7, lr}
 81072d6:	b08a      	sub	sp, #40	; 0x28
 81072d8:	af00      	add	r7, sp, #0
 81072da:	6078      	str	r0, [r7, #4]
  uint32_t ckstr_bits;
  uint32_t syncen_bits;
  SAI_TypeDef *SaiBaseAddress;

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 81072dc:	687b      	ldr	r3, [r7, #4]
 81072de:	2b00      	cmp	r3, #0
 81072e0:	d101      	bne.n	81072e6 <HAL_SAI_Init+0x12>
  {
    return HAL_ERROR;
 81072e2:	2301      	movs	r3, #1
 81072e4:	e290      	b.n	8107808 <HAL_SAI_Init+0x534>
  assert_param(IS_SAI_BLOCK_FIRST_BIT(hsai->Init.FirstBit));
  assert_param(IS_SAI_BLOCK_CLOCK_STROBING(hsai->Init.ClockStrobing));
  assert_param(IS_SAI_BLOCK_SYNCHRO(hsai->Init.Synchro));
#if defined(SAI_VER_V2_X)
  /* SAI Peripheral version depends on STM32H7 device revision ID */
  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 81072e6:	f7fa fcbb 	bl	8101c60 <HAL_GetREVID>
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  /* Check the SAI PDM parameters */
  assert_param(IS_FUNCTIONAL_STATE(hsai->Init.PdmInit.Activation));
  if (hsai->Init.PdmInit.Activation == ENABLE)
 81072ea:	687b      	ldr	r3, [r7, #4]
 81072ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 81072f0:	2b01      	cmp	r3, #1
 81072f2:	d113      	bne.n	810731c <HAL_SAI_Init+0x48>
  {
    assert_param(IS_SAI_PDM_MIC_PAIRS_NUMBER(hsai->Init.PdmInit.MicPairsNbr));
    assert_param(IS_SAI_PDM_CLOCK_ENABLE(hsai->Init.PdmInit.ClockEnable));
    /* Check that SAI sub-block is SAI1 or SAI4 sub-block A, in master RX mode with free protocol */
#if defined(SAI4)
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 81072f4:	687b      	ldr	r3, [r7, #4]
 81072f6:	681b      	ldr	r3, [r3, #0]
 81072f8:	4a96      	ldr	r2, [pc, #600]	; (8107554 <HAL_SAI_Init+0x280>)
 81072fa:	4293      	cmp	r3, r2
 81072fc:	d004      	beq.n	8107308 <HAL_SAI_Init+0x34>
 81072fe:	687b      	ldr	r3, [r7, #4]
 8107300:	681b      	ldr	r3, [r3, #0]
 8107302:	4a95      	ldr	r2, [pc, #596]	; (8107558 <HAL_SAI_Init+0x284>)
 8107304:	4293      	cmp	r3, r2
 8107306:	d107      	bne.n	8107318 <HAL_SAI_Init+0x44>
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8107308:	687b      	ldr	r3, [r7, #4]
 810730a:	685b      	ldr	r3, [r3, #4]
    if (((hsai->Instance != SAI1_Block_A) && (hsai->Instance != SAI4_Block_A)) ||
 810730c:	2b01      	cmp	r3, #1
 810730e:	d103      	bne.n	8107318 <HAL_SAI_Init+0x44>
         (hsai->Init.Protocol != SAI_FREE_PROTOCOL))
 8107310:	687b      	ldr	r3, [r7, #4]
 8107312:	6c5b      	ldr	r3, [r3, #68]	; 0x44
         (hsai->Init.AudioMode != SAI_MODEMASTER_RX) ||
 8107314:	2b00      	cmp	r3, #0
 8107316:	d001      	beq.n	810731c <HAL_SAI_Init+0x48>
    {
      return HAL_ERROR;
 8107318:	2301      	movs	r3, #1
 810731a:	e275      	b.n	8107808 <HAL_SAI_Init+0x534>
    }
#endif /* SAI4 */
  }

  /* Get the SAI base address according to the SAI handle */
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 810731c:	687b      	ldr	r3, [r7, #4]
 810731e:	681b      	ldr	r3, [r3, #0]
 8107320:	4a8c      	ldr	r2, [pc, #560]	; (8107554 <HAL_SAI_Init+0x280>)
 8107322:	4293      	cmp	r3, r2
 8107324:	d004      	beq.n	8107330 <HAL_SAI_Init+0x5c>
 8107326:	687b      	ldr	r3, [r7, #4]
 8107328:	681b      	ldr	r3, [r3, #0]
 810732a:	4a8c      	ldr	r2, [pc, #560]	; (810755c <HAL_SAI_Init+0x288>)
 810732c:	4293      	cmp	r3, r2
 810732e:	d102      	bne.n	8107336 <HAL_SAI_Init+0x62>
  {
    SaiBaseAddress = SAI1;
 8107330:	4b8b      	ldr	r3, [pc, #556]	; (8107560 <HAL_SAI_Init+0x28c>)
 8107332:	61bb      	str	r3, [r7, #24]
 8107334:	e028      	b.n	8107388 <HAL_SAI_Init+0xb4>
  }
#if defined(SAI2)
  else if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8107336:	687b      	ldr	r3, [r7, #4]
 8107338:	681b      	ldr	r3, [r3, #0]
 810733a:	4a8a      	ldr	r2, [pc, #552]	; (8107564 <HAL_SAI_Init+0x290>)
 810733c:	4293      	cmp	r3, r2
 810733e:	d004      	beq.n	810734a <HAL_SAI_Init+0x76>
 8107340:	687b      	ldr	r3, [r7, #4]
 8107342:	681b      	ldr	r3, [r3, #0]
 8107344:	4a88      	ldr	r2, [pc, #544]	; (8107568 <HAL_SAI_Init+0x294>)
 8107346:	4293      	cmp	r3, r2
 8107348:	d102      	bne.n	8107350 <HAL_SAI_Init+0x7c>
  {
    SaiBaseAddress = SAI2;
 810734a:	4b88      	ldr	r3, [pc, #544]	; (810756c <HAL_SAI_Init+0x298>)
 810734c:	61bb      	str	r3, [r7, #24]
 810734e:	e01b      	b.n	8107388 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI2 */
#if defined(SAI3)
  else if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 8107350:	687b      	ldr	r3, [r7, #4]
 8107352:	681b      	ldr	r3, [r3, #0]
 8107354:	4a86      	ldr	r2, [pc, #536]	; (8107570 <HAL_SAI_Init+0x29c>)
 8107356:	4293      	cmp	r3, r2
 8107358:	d004      	beq.n	8107364 <HAL_SAI_Init+0x90>
 810735a:	687b      	ldr	r3, [r7, #4]
 810735c:	681b      	ldr	r3, [r3, #0]
 810735e:	4a85      	ldr	r2, [pc, #532]	; (8107574 <HAL_SAI_Init+0x2a0>)
 8107360:	4293      	cmp	r3, r2
 8107362:	d102      	bne.n	810736a <HAL_SAI_Init+0x96>
  {
    SaiBaseAddress = SAI3;
 8107364:	4b84      	ldr	r3, [pc, #528]	; (8107578 <HAL_SAI_Init+0x2a4>)
 8107366:	61bb      	str	r3, [r7, #24]
 8107368:	e00e      	b.n	8107388 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI3 */
#if defined(SAI4)
  else if ((hsai->Instance == SAI4_Block_A) || (hsai->Instance == SAI4_Block_B))
 810736a:	687b      	ldr	r3, [r7, #4]
 810736c:	681b      	ldr	r3, [r3, #0]
 810736e:	4a7a      	ldr	r2, [pc, #488]	; (8107558 <HAL_SAI_Init+0x284>)
 8107370:	4293      	cmp	r3, r2
 8107372:	d004      	beq.n	810737e <HAL_SAI_Init+0xaa>
 8107374:	687b      	ldr	r3, [r7, #4]
 8107376:	681b      	ldr	r3, [r3, #0]
 8107378:	4a80      	ldr	r2, [pc, #512]	; (810757c <HAL_SAI_Init+0x2a8>)
 810737a:	4293      	cmp	r3, r2
 810737c:	d102      	bne.n	8107384 <HAL_SAI_Init+0xb0>
  {
    SaiBaseAddress = SAI4;
 810737e:	4b80      	ldr	r3, [pc, #512]	; (8107580 <HAL_SAI_Init+0x2ac>)
 8107380:	61bb      	str	r3, [r7, #24]
 8107382:	e001      	b.n	8107388 <HAL_SAI_Init+0xb4>
  }
#endif /* SAI4 */
  else
  {
    return HAL_ERROR;
 8107384:	2301      	movs	r3, #1
 8107386:	e23f      	b.n	8107808 <HAL_SAI_Init+0x534>
  }

  if (hsai->State == HAL_SAI_STATE_RESET)
 8107388:	687b      	ldr	r3, [r7, #4]
 810738a:	f893 3091 	ldrb.w	r3, [r3, #145]	; 0x91
 810738e:	b2db      	uxtb	r3, r3
 8107390:	2b00      	cmp	r3, #0
 8107392:	d106      	bne.n	81073a2 <HAL_SAI_Init+0xce>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 8107394:	687b      	ldr	r3, [r7, #4]
 8107396:	2200      	movs	r2, #0
 8107398:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 810739c:	6878      	ldr	r0, [r7, #4]
 810739e:	f7fa fa77 	bl	8101890 <HAL_SAI_MspInit>
#endif
  }

  /* Disable the selected SAI peripheral */
  if(SAI_Disable(hsai) != HAL_OK)
 81073a2:	6878      	ldr	r0, [r7, #4]
 81073a4:	f000 fa40 	bl	8107828 <SAI_Disable>
 81073a8:	4603      	mov	r3, r0
 81073aa:	2b00      	cmp	r3, #0
 81073ac:	d001      	beq.n	81073b2 <HAL_SAI_Init+0xde>
  {
    return HAL_ERROR;
 81073ae:	2301      	movs	r3, #1
 81073b0:	e22a      	b.n	8107808 <HAL_SAI_Init+0x534>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 81073b2:	687b      	ldr	r3, [r7, #4]
 81073b4:	2202      	movs	r2, #2
 81073b6:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 81073ba:	687b      	ldr	r3, [r7, #4]
 81073bc:	68db      	ldr	r3, [r3, #12]
 81073be:	2b02      	cmp	r3, #2
 81073c0:	d00c      	beq.n	81073dc <HAL_SAI_Init+0x108>
 81073c2:	2b02      	cmp	r3, #2
 81073c4:	d80d      	bhi.n	81073e2 <HAL_SAI_Init+0x10e>
 81073c6:	2b00      	cmp	r3, #0
 81073c8:	d002      	beq.n	81073d0 <HAL_SAI_Init+0xfc>
 81073ca:	2b01      	cmp	r3, #1
 81073cc:	d003      	beq.n	81073d6 <HAL_SAI_Init+0x102>
 81073ce:	e008      	b.n	81073e2 <HAL_SAI_Init+0x10e>
  {
    case SAI_SYNCEXT_DISABLE :
      tmpregisterGCR = 0;
 81073d0:	2300      	movs	r3, #0
 81073d2:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 81073d4:	e008      	b.n	81073e8 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKA_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 81073d6:	2310      	movs	r3, #16
 81073d8:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 81073da:	e005      	b.n	81073e8 <HAL_SAI_Init+0x114>
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 81073dc:	2320      	movs	r3, #32
 81073de:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 81073e0:	e002      	b.n	81073e8 <HAL_SAI_Init+0x114>
    default:
      tmpregisterGCR = 0;
 81073e2:	2300      	movs	r3, #0
 81073e4:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 81073e6:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 81073e8:	687b      	ldr	r3, [r7, #4]
 81073ea:	689b      	ldr	r3, [r3, #8]
 81073ec:	2b05      	cmp	r3, #5
 81073ee:	d832      	bhi.n	8107456 <HAL_SAI_Init+0x182>
 81073f0:	a201      	add	r2, pc, #4	; (adr r2, 81073f8 <HAL_SAI_Init+0x124>)
 81073f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 81073f6:	bf00      	nop
 81073f8:	08107411 	.word	0x08107411
 81073fc:	08107417 	.word	0x08107417
 8107400:	0810741f 	.word	0x0810741f
 8107404:	08107427 	.word	0x08107427
 8107408:	08107437 	.word	0x08107437
 810740c:	08107447 	.word	0x08107447
  {
    case SAI_ASYNCHRONOUS :
      syncen_bits = 0;
 8107410:	2300      	movs	r3, #0
 8107412:	61fb      	str	r3, [r7, #28]
      break;
 8107414:	e022      	b.n	810745c <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS :
      syncen_bits = SAI_xCR1_SYNCEN_0;
 8107416:	f44f 6380 	mov.w	r3, #1024	; 0x400
 810741a:	61fb      	str	r3, [r7, #28]
      break;
 810741c:	e01e      	b.n	810745c <HAL_SAI_Init+0x188>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 810741e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8107422:	61fb      	str	r3, [r7, #28]
      break;
 8107424:	e01a      	b.n	810745c <HAL_SAI_Init+0x188>
#if defined(SAI2)
    case SAI_SYNCHRONOUS_EXT_SAI2 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8107426:	f44f 6300 	mov.w	r3, #2048	; 0x800
 810742a:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 810742c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810742e:	f043 0301 	orr.w	r3, r3, #1
 8107432:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8107434:	e012      	b.n	810745c <HAL_SAI_Init+0x188>
#endif /* SAI2 */
#if defined(SAI3)
    case SAI_SYNCHRONOUS_EXT_SAI3 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8107436:	f44f 6300 	mov.w	r3, #2048	; 0x800
 810743a:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= SAI_GCR_SYNCIN_1;
 810743c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810743e:	f043 0302 	orr.w	r3, r3, #2
 8107442:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8107444:	e00a      	b.n	810745c <HAL_SAI_Init+0x188>
#endif /* SAI3 */
#if defined(SAI4)
    case SAI_SYNCHRONOUS_EXT_SAI4 :
      syncen_bits = SAI_xCR1_SYNCEN_1;
 8107446:	f44f 6300 	mov.w	r3, #2048	; 0x800
 810744a:	61fb      	str	r3, [r7, #28]
      tmpregisterGCR |= (SAI_GCR_SYNCIN_1 | SAI_GCR_SYNCIN_0);
 810744c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810744e:	f043 0303 	orr.w	r3, r3, #3
 8107452:	627b      	str	r3, [r7, #36]	; 0x24
      break;
 8107454:	e002      	b.n	810745c <HAL_SAI_Init+0x188>
#endif /* SAI4 */
    default:
      syncen_bits = 0;
 8107456:	2300      	movs	r3, #0
 8107458:	61fb      	str	r3, [r7, #28]
      break;
 810745a:	bf00      	nop
  }

  /* Set the SAI Block Synchro Configuration */
  SaiBaseAddress->GCR = tmpregisterGCR;
 810745c:	69bb      	ldr	r3, [r7, #24]
 810745e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8107460:	601a      	str	r2, [r3, #0]

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 8107462:	687b      	ldr	r3, [r7, #4]
 8107464:	6a1b      	ldr	r3, [r3, #32]
 8107466:	2b00      	cmp	r3, #0
 8107468:	f000 80c5 	beq.w	81075f6 <HAL_SAI_Init+0x322>
  {
    uint32_t freq = 0;
 810746c:	2300      	movs	r3, #0
 810746e:	617b      	str	r3, [r7, #20]
    uint32_t tmpval;

    /* In this case, the MCKDIV value is calculated to get AudioFrequency */
    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 8107470:	687b      	ldr	r3, [r7, #4]
 8107472:	681b      	ldr	r3, [r3, #0]
 8107474:	4a37      	ldr	r2, [pc, #220]	; (8107554 <HAL_SAI_Init+0x280>)
 8107476:	4293      	cmp	r3, r2
 8107478:	d004      	beq.n	8107484 <HAL_SAI_Init+0x1b0>
 810747a:	687b      	ldr	r3, [r7, #4]
 810747c:	681b      	ldr	r3, [r3, #0]
 810747e:	4a37      	ldr	r2, [pc, #220]	; (810755c <HAL_SAI_Init+0x288>)
 8107480:	4293      	cmp	r3, r2
 8107482:	d106      	bne.n	8107492 <HAL_SAI_Init+0x1be>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 8107484:	f44f 7080 	mov.w	r0, #256	; 0x100
 8107488:	f04f 0100 	mov.w	r1, #0
 810748c:	f7fe fc2e 	bl	8105cec <HAL_RCCEx_GetPeriphCLKFreq>
 8107490:	6178      	str	r0, [r7, #20]
    }

#if defined(SAI2)
#if defined(RCC_PERIPHCLK_SAI2)
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 8107492:	687b      	ldr	r3, [r7, #4]
 8107494:	681b      	ldr	r3, [r3, #0]
 8107496:	4a33      	ldr	r2, [pc, #204]	; (8107564 <HAL_SAI_Init+0x290>)
 8107498:	4293      	cmp	r3, r2
 810749a:	d004      	beq.n	81074a6 <HAL_SAI_Init+0x1d2>
 810749c:	687b      	ldr	r3, [r7, #4]
 810749e:	681b      	ldr	r3, [r3, #0]
 81074a0:	4a31      	ldr	r2, [pc, #196]	; (8107568 <HAL_SAI_Init+0x294>)
 81074a2:	4293      	cmp	r3, r2
 81074a4:	d106      	bne.n	81074b4 <HAL_SAI_Init+0x1e0>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 81074a6:	f44f 7000 	mov.w	r0, #512	; 0x200
 81074aa:	f04f 0100 	mov.w	r1, #0
 81074ae:	f7fe fc1d 	bl	8105cec <HAL_RCCEx_GetPeriphCLKFreq>
 81074b2:	6178      	str	r0, [r7, #20]
    }
#endif /* RCC_PERIPHCLK_SAI2 */
#endif /* SAI2 */

#if defined(SAI3)
    if ((hsai->Instance == SAI3_Block_A) || (hsai->Instance == SAI3_Block_B))
 81074b4:	687b      	ldr	r3, [r7, #4]
 81074b6:	681b      	ldr	r3, [r3, #0]
 81074b8:	4a2d      	ldr	r2, [pc, #180]	; (8107570 <HAL_SAI_Init+0x29c>)
 81074ba:	4293      	cmp	r3, r2
 81074bc:	d004      	beq.n	81074c8 <HAL_SAI_Init+0x1f4>
 81074be:	687b      	ldr	r3, [r7, #4]
 81074c0:	681b      	ldr	r3, [r3, #0]
 81074c2:	4a2c      	ldr	r2, [pc, #176]	; (8107574 <HAL_SAI_Init+0x2a0>)
 81074c4:	4293      	cmp	r3, r2
 81074c6:	d106      	bne.n	81074d6 <HAL_SAI_Init+0x202>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI3);
 81074c8:	f44f 7000 	mov.w	r0, #512	; 0x200
 81074cc:	f04f 0100 	mov.w	r1, #0
 81074d0:	f7fe fc0c 	bl	8105cec <HAL_RCCEx_GetPeriphCLKFreq>
 81074d4:	6178      	str	r0, [r7, #20]
    }
#endif /* SAI3 */
#if defined(SAI4)
    if (hsai->Instance == SAI4_Block_A)
 81074d6:	687b      	ldr	r3, [r7, #4]
 81074d8:	681b      	ldr	r3, [r3, #0]
 81074da:	4a1f      	ldr	r2, [pc, #124]	; (8107558 <HAL_SAI_Init+0x284>)
 81074dc:	4293      	cmp	r3, r2
 81074de:	d106      	bne.n	81074ee <HAL_SAI_Init+0x21a>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4A);
 81074e0:	f44f 6080 	mov.w	r0, #1024	; 0x400
 81074e4:	f04f 0100 	mov.w	r1, #0
 81074e8:	f7fe fc00 	bl	8105cec <HAL_RCCEx_GetPeriphCLKFreq>
 81074ec:	6178      	str	r0, [r7, #20]
    }
    if (hsai->Instance == SAI4_Block_B)
 81074ee:	687b      	ldr	r3, [r7, #4]
 81074f0:	681b      	ldr	r3, [r3, #0]
 81074f2:	4a22      	ldr	r2, [pc, #136]	; (810757c <HAL_SAI_Init+0x2a8>)
 81074f4:	4293      	cmp	r3, r2
 81074f6:	d106      	bne.n	8107506 <HAL_SAI_Init+0x232>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI4B);
 81074f8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 81074fc:	f04f 0100 	mov.w	r1, #0
 8107500:	f7fe fbf4 	bl	8105cec <HAL_RCCEx_GetPeriphCLKFreq>
 8107504:	6178      	str	r0, [r7, #20]
    /* Configure Master Clock Divider using the following formula :
       - If NODIV = 1 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (FRL + 1))
       - If NODIV = 0 :
         MCKDIV[5:0] = SAI_CK_x / (FS * (OSR + 1) * 256) */
    if (hsai->Init.NoDivider == SAI_MASTERDIVIDER_DISABLE)
 8107506:	687b      	ldr	r3, [r7, #4]
 8107508:	699b      	ldr	r3, [r3, #24]
 810750a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 810750e:	d139      	bne.n	8107584 <HAL_SAI_Init+0x2b0>
    {
      /* NODIV = 1 */
      uint32_t tmpframelength;

      if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 8107510:	687b      	ldr	r3, [r7, #4]
 8107512:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8107514:	2b04      	cmp	r3, #4
 8107516:	d102      	bne.n	810751e <HAL_SAI_Init+0x24a>
      {
        /* For SPDIF protocol, frame length is set by hardware to 64 */
        tmpframelength = SAI_SPDIF_FRAME_LENGTH;
 8107518:	2340      	movs	r3, #64	; 0x40
 810751a:	60fb      	str	r3, [r7, #12]
 810751c:	e00a      	b.n	8107534 <HAL_SAI_Init+0x260>
      }
      else if (hsai->Init.Protocol == SAI_AC97_PROTOCOL)
 810751e:	687b      	ldr	r3, [r7, #4]
 8107520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8107522:	2b08      	cmp	r3, #8
 8107524:	d103      	bne.n	810752e <HAL_SAI_Init+0x25a>
      {
        /* For AC97 protocol, frame length is set by hardware to 256 */
        tmpframelength = SAI_AC97_FRAME_LENGTH;
 8107526:	f44f 7380 	mov.w	r3, #256	; 0x100
 810752a:	60fb      	str	r3, [r7, #12]
 810752c:	e002      	b.n	8107534 <HAL_SAI_Init+0x260>
      }
      else
      {
        /* For free protocol, frame length is set by user */
        tmpframelength = hsai->FrameInit.FrameLength;
 810752e:	687b      	ldr	r3, [r7, #4]
 8107530:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107532:	60fb      	str	r3, [r7, #12]
      }

      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmpframelength);
 8107534:	697a      	ldr	r2, [r7, #20]
 8107536:	4613      	mov	r3, r2
 8107538:	009b      	lsls	r3, r3, #2
 810753a:	4413      	add	r3, r2
 810753c:	005b      	lsls	r3, r3, #1
 810753e:	4619      	mov	r1, r3
 8107540:	687b      	ldr	r3, [r7, #4]
 8107542:	6a1b      	ldr	r3, [r3, #32]
 8107544:	68fa      	ldr	r2, [r7, #12]
 8107546:	fb02 f303 	mul.w	r3, r2, r3
 810754a:	fbb1 f3f3 	udiv	r3, r1, r3
 810754e:	613b      	str	r3, [r7, #16]
 8107550:	e030      	b.n	81075b4 <HAL_SAI_Init+0x2e0>
 8107552:	bf00      	nop
 8107554:	40015804 	.word	0x40015804
 8107558:	58005404 	.word	0x58005404
 810755c:	40015824 	.word	0x40015824
 8107560:	40015800 	.word	0x40015800
 8107564:	40015c04 	.word	0x40015c04
 8107568:	40015c24 	.word	0x40015c24
 810756c:	40015c00 	.word	0x40015c00
 8107570:	40016004 	.word	0x40016004
 8107574:	40016024 	.word	0x40016024
 8107578:	40016000 	.word	0x40016000
 810757c:	58005424 	.word	0x58005424
 8107580:	58005400 	.word	0x58005400
    }
    else
    {
      /* NODIV = 0 */
      uint32_t tmposr;
      tmposr = (hsai->Init.MckOverSampling == SAI_MCK_OVERSAMPLING_ENABLE) ? 2U : 1U;
 8107584:	687b      	ldr	r3, [r7, #4]
 8107586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8107588:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 810758c:	d101      	bne.n	8107592 <HAL_SAI_Init+0x2be>
 810758e:	2302      	movs	r3, #2
 8107590:	e000      	b.n	8107594 <HAL_SAI_Init+0x2c0>
 8107592:	2301      	movs	r3, #1
 8107594:	60bb      	str	r3, [r7, #8]
      /* (freq x 10) to keep Significant digits */
      tmpval = (freq * 10U) / (hsai->Init.AudioFrequency * tmposr * 256U);
 8107596:	697a      	ldr	r2, [r7, #20]
 8107598:	4613      	mov	r3, r2
 810759a:	009b      	lsls	r3, r3, #2
 810759c:	4413      	add	r3, r2
 810759e:	005b      	lsls	r3, r3, #1
 81075a0:	4619      	mov	r1, r3
 81075a2:	687b      	ldr	r3, [r7, #4]
 81075a4:	6a1b      	ldr	r3, [r3, #32]
 81075a6:	68ba      	ldr	r2, [r7, #8]
 81075a8:	fb02 f303 	mul.w	r3, r2, r3
 81075ac:	021b      	lsls	r3, r3, #8
 81075ae:	fbb1 f3f3 	udiv	r3, r1, r3
 81075b2:	613b      	str	r3, [r7, #16]
    }
    hsai->Init.Mckdiv = tmpval / 10U;
 81075b4:	693b      	ldr	r3, [r7, #16]
 81075b6:	4a96      	ldr	r2, [pc, #600]	; (8107810 <HAL_SAI_Init+0x53c>)
 81075b8:	fba2 2303 	umull	r2, r3, r2, r3
 81075bc:	08da      	lsrs	r2, r3, #3
 81075be:	687b      	ldr	r3, [r7, #4]
 81075c0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Round result to the nearest integer */
    if ((tmpval % 10U) > 8U)
 81075c2:	6939      	ldr	r1, [r7, #16]
 81075c4:	4b92      	ldr	r3, [pc, #584]	; (8107810 <HAL_SAI_Init+0x53c>)
 81075c6:	fba3 2301 	umull	r2, r3, r3, r1
 81075ca:	08da      	lsrs	r2, r3, #3
 81075cc:	4613      	mov	r3, r2
 81075ce:	009b      	lsls	r3, r3, #2
 81075d0:	4413      	add	r3, r2
 81075d2:	005b      	lsls	r3, r3, #1
 81075d4:	1aca      	subs	r2, r1, r3
 81075d6:	2a08      	cmp	r2, #8
 81075d8:	d904      	bls.n	81075e4 <HAL_SAI_Init+0x310>
    {
      hsai->Init.Mckdiv += 1U;
 81075da:	687b      	ldr	r3, [r7, #4]
 81075dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81075de:	1c5a      	adds	r2, r3, #1
 81075e0:	687b      	ldr	r3, [r7, #4]
 81075e2:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 81075e4:	687b      	ldr	r3, [r7, #4]
 81075e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81075e8:	2b04      	cmp	r3, #4
 81075ea:	d104      	bne.n	81075f6 <HAL_SAI_Init+0x322>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 81075ec:	687b      	ldr	r3, [r7, #4]
 81075ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81075f0:	085a      	lsrs	r2, r3, #1
 81075f2:	687b      	ldr	r3, [r7, #4]
 81075f4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 81075f6:	687b      	ldr	r3, [r7, #4]
 81075f8:	685b      	ldr	r3, [r3, #4]
 81075fa:	2b00      	cmp	r3, #0
 81075fc:	d003      	beq.n	8107606 <HAL_SAI_Init+0x332>
 81075fe:	687b      	ldr	r3, [r7, #4]
 8107600:	685b      	ldr	r3, [r3, #4]
 8107602:	2b02      	cmp	r3, #2
 8107604:	d109      	bne.n	810761a <HAL_SAI_Init+0x346>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0U : SAI_xCR1_CKSTR;
 8107606:	687b      	ldr	r3, [r7, #4]
 8107608:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810760a:	2b01      	cmp	r3, #1
 810760c:	d101      	bne.n	8107612 <HAL_SAI_Init+0x33e>
 810760e:	2300      	movs	r3, #0
 8107610:	e001      	b.n	8107616 <HAL_SAI_Init+0x342>
 8107612:	f44f 7300 	mov.w	r3, #512	; 0x200
 8107616:	623b      	str	r3, [r7, #32]
 8107618:	e008      	b.n	810762c <HAL_SAI_Init+0x358>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0U;
 810761a:	687b      	ldr	r3, [r7, #4]
 810761c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 810761e:	2b01      	cmp	r3, #1
 8107620:	d102      	bne.n	8107628 <HAL_SAI_Init+0x354>
 8107622:	f44f 7300 	mov.w	r3, #512	; 0x200
 8107626:	e000      	b.n	810762a <HAL_SAI_Init+0x356>
 8107628:	2300      	movs	r3, #0
 810762a:	623b      	str	r3, [r7, #32]

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
#if defined(SAI_VER_V2_X) /* SAI Peripheral version depends on STM32H7 device revision ID */

  if (HAL_GetREVID() >= REV_ID_B) /* STM32H7xx Rev.B and above */
 810762c:	f7fa fb18 	bl	8101c60 <HAL_GetREVID>
 8107630:	4603      	mov	r3, r0
 8107632:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8107636:	d331      	bcc.n	810769c <HAL_SAI_Init+0x3c8>
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 8107638:	687b      	ldr	r3, [r7, #4]
 810763a:	681b      	ldr	r3, [r3, #0]
 810763c:	6819      	ldr	r1, [r3, #0]
 810763e:	687b      	ldr	r3, [r7, #4]
 8107640:	681a      	ldr	r2, [r3, #0]
 8107642:	4b74      	ldr	r3, [pc, #464]	; (8107814 <HAL_SAI_Init+0x540>)
 8107644:	400b      	ands	r3, r1
 8107646:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR |     \
                             SAI_xCR1_MCKEN);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8107648:	687b      	ldr	r3, [r7, #4]
 810764a:	681b      	ldr	r3, [r3, #0]
 810764c:	6819      	ldr	r1, [r3, #0]
 810764e:	687b      	ldr	r3, [r7, #4]
 8107650:	685a      	ldr	r2, [r3, #4]
 8107652:	687b      	ldr	r3, [r7, #4]
 8107654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8107656:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 8107658:	687b      	ldr	r3, [r7, #4]
 810765a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 810765c:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 810765e:	687b      	ldr	r3, [r7, #4]
 8107660:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8107662:	431a      	orrs	r2, r3
 8107664:	6a3b      	ldr	r3, [r7, #32]
 8107666:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 8107668:	69fb      	ldr	r3, [r7, #28]
 810766a:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 810766c:	687b      	ldr	r3, [r7, #4]
 810766e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                            ckstr_bits | syncen_bits |                             \
 8107670:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 8107672:	687b      	ldr	r3, [r7, #4]
 8107674:	695b      	ldr	r3, [r3, #20]
 8107676:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 8107678:	687b      	ldr	r3, [r7, #4]
 810767a:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 810767c:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 810767e:	687b      	ldr	r3, [r7, #4]
 8107680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8107682:	051b      	lsls	r3, r3, #20
 8107684:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 8107686:	687b      	ldr	r3, [r7, #4]
 8107688:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 810768a:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling | hsai->Init.MckOutput);
 810768c:	687b      	ldr	r3, [r7, #4]
 810768e:	691b      	ldr	r3, [r3, #16]
 8107690:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 8107692:	687b      	ldr	r3, [r7, #4]
 8107694:	681b      	ldr	r3, [r3, #0]
 8107696:	430a      	orrs	r2, r1
 8107698:	601a      	str	r2, [r3, #0]
 810769a:	e02d      	b.n	81076f8 <HAL_SAI_Init+0x424>
  }
  else /* STM32H7xx Rev.Y */
  {
    hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 810769c:	687b      	ldr	r3, [r7, #4]
 810769e:	681b      	ldr	r3, [r3, #0]
 81076a0:	6819      	ldr	r1, [r3, #0]
 81076a2:	687b      	ldr	r3, [r7, #4]
 81076a4:	681a      	ldr	r2, [r3, #0]
 81076a6:	4b5c      	ldr	r3, [pc, #368]	; (8107818 <HAL_SAI_Init+0x544>)
 81076a8:	400b      	ands	r3, r1
 81076aa:	6013      	str	r3, [r2, #0]
                             SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                             SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                             SAI_xCR1_NODIV | SAI_xCR1_MCKDIV | SAI_xCR1_OSR);

    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 81076ac:	687b      	ldr	r3, [r7, #4]
 81076ae:	681b      	ldr	r3, [r3, #0]
 81076b0:	6819      	ldr	r1, [r3, #0]
 81076b2:	687b      	ldr	r3, [r7, #4]
 81076b4:	685a      	ldr	r2, [r3, #4]
 81076b6:	687b      	ldr	r3, [r7, #4]
 81076b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81076ba:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 81076bc:	687b      	ldr	r3, [r7, #4]
 81076be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 81076c0:	431a      	orrs	r2, r3
                            hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 81076c2:	687b      	ldr	r3, [r7, #4]
 81076c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 81076c6:	431a      	orrs	r2, r3
 81076c8:	6a3b      	ldr	r3, [r7, #32]
 81076ca:	431a      	orrs	r2, r3
                            ckstr_bits | syncen_bits |                             \
 81076cc:	69fb      	ldr	r3, [r7, #28]
 81076ce:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 81076d0:	687b      	ldr	r3, [r7, #4]
 81076d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                            ckstr_bits | syncen_bits |                             \
 81076d4:	431a      	orrs	r2, r3
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 81076d6:	687b      	ldr	r3, [r7, #4]
 81076d8:	695b      	ldr	r3, [r3, #20]
 81076da:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 81076dc:	687b      	ldr	r3, [r7, #4]
 81076de:	699b      	ldr	r3, [r3, #24]
                            hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 81076e0:	431a      	orrs	r2, r3
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 81076e2:	687b      	ldr	r3, [r7, #4]
 81076e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81076e6:	051b      	lsls	r3, r3, #20
 81076e8:	431a      	orrs	r2, r3
                            hsai->Init.MckOverSampling);
 81076ea:	687b      	ldr	r3, [r7, #4]
 81076ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                            hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
 81076ee:	431a      	orrs	r2, r3
    hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 81076f0:	687b      	ldr	r3, [r7, #4]
 81076f2:	681b      	ldr	r3, [r3, #0]
 81076f4:	430a      	orrs	r2, r1
 81076f6:	601a      	str	r2, [r3, #0]
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20) |     \
                          hsai->Init.MckOverSampling | hsai->Init.MckOutput);
#endif /* SAI_VER_V2_X */

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 81076f8:	687b      	ldr	r3, [r7, #4]
 81076fa:	681b      	ldr	r3, [r3, #0]
 81076fc:	685b      	ldr	r3, [r3, #4]
 81076fe:	687a      	ldr	r2, [r7, #4]
 8107700:	6812      	ldr	r2, [r2, #0]
 8107702:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8107706:	f023 030f 	bic.w	r3, r3, #15
 810770a:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 810770c:	687b      	ldr	r3, [r7, #4]
 810770e:	681b      	ldr	r3, [r3, #0]
 8107710:	6859      	ldr	r1, [r3, #4]
 8107712:	687b      	ldr	r3, [r7, #4]
 8107714:	69da      	ldr	r2, [r3, #28]
 8107716:	687b      	ldr	r3, [r7, #4]
 8107718:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 810771a:	431a      	orrs	r2, r3
 810771c:	687b      	ldr	r3, [r7, #4]
 810771e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8107720:	431a      	orrs	r2, r3
 8107722:	687b      	ldr	r3, [r7, #4]
 8107724:	681b      	ldr	r3, [r3, #0]
 8107726:	430a      	orrs	r2, r1
 8107728:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 810772a:	687b      	ldr	r3, [r7, #4]
 810772c:	681b      	ldr	r3, [r3, #0]
 810772e:	6899      	ldr	r1, [r3, #8]
 8107730:	687b      	ldr	r3, [r7, #4]
 8107732:	681a      	ldr	r2, [r3, #0]
 8107734:	4b39      	ldr	r3, [pc, #228]	; (810781c <HAL_SAI_Init+0x548>)
 8107736:	400b      	ands	r3, r1
 8107738:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 810773a:	687b      	ldr	r3, [r7, #4]
 810773c:	681b      	ldr	r3, [r3, #0]
 810773e:	6899      	ldr	r1, [r3, #8]
 8107740:	687b      	ldr	r3, [r7, #4]
 8107742:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107744:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 8107746:	687b      	ldr	r3, [r7, #4]
 8107748:	6e5b      	ldr	r3, [r3, #100]	; 0x64
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 810774a:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 810774c:	687b      	ldr	r3, [r7, #4]
 810774e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                           hsai->FrameInit.FSOffset |
 8107750:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 8107752:	687b      	ldr	r3, [r7, #4]
 8107754:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                           hsai->FrameInit.FSDefinition |
 8107756:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1U) << 8));
 8107758:	687b      	ldr	r3, [r7, #4]
 810775a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 810775c:	3b01      	subs	r3, #1
 810775e:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 8107760:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1U) |
 8107762:	687b      	ldr	r3, [r7, #4]
 8107764:	681b      	ldr	r3, [r3, #0]
 8107766:	430a      	orrs	r2, r1
 8107768:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |  \
 810776a:	687b      	ldr	r3, [r7, #4]
 810776c:	681b      	ldr	r3, [r3, #0]
 810776e:	68d9      	ldr	r1, [r3, #12]
 8107770:	687b      	ldr	r3, [r7, #4]
 8107772:	681a      	ldr	r2, [r3, #0]
 8107774:	f24f 0320 	movw	r3, #61472	; 0xf020
 8107778:	400b      	ands	r3, r1
 810777a:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 810777c:	687b      	ldr	r3, [r7, #4]
 810777e:	681b      	ldr	r3, [r3, #0]
 8107780:	68d9      	ldr	r1, [r3, #12]
 8107782:	687b      	ldr	r3, [r7, #4]
 8107784:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8107786:	687b      	ldr	r3, [r7, #4]
 8107788:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 810778a:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 810778c:	687b      	ldr	r3, [r7, #4]
 810778e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8107790:	041b      	lsls	r3, r3, #16
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 8107792:	431a      	orrs	r2, r3
                           (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1U) <<  8);
 8107794:	687b      	ldr	r3, [r7, #4]
 8107796:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8107798:	3b01      	subs	r3, #1
 810779a:	021b      	lsls	r3, r3, #8
 810779c:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |= hsai->SlotInit.FirstBitOffset | hsai->SlotInit.SlotSize | \
 810779e:	687b      	ldr	r3, [r7, #4]
 81077a0:	681b      	ldr	r3, [r3, #0]
 81077a2:	430a      	orrs	r2, r1
 81077a4:	60da      	str	r2, [r3, #12]

  /* SAI PDM Configuration ---------------------------------------------------*/
#if defined(SAI4)
  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI4_Block_A))
 81077a6:	687b      	ldr	r3, [r7, #4]
 81077a8:	681b      	ldr	r3, [r3, #0]
 81077aa:	4a1d      	ldr	r2, [pc, #116]	; (8107820 <HAL_SAI_Init+0x54c>)
 81077ac:	4293      	cmp	r3, r2
 81077ae:	d004      	beq.n	81077ba <HAL_SAI_Init+0x4e6>
 81077b0:	687b      	ldr	r3, [r7, #4]
 81077b2:	681b      	ldr	r3, [r3, #0]
 81077b4:	4a1b      	ldr	r2, [pc, #108]	; (8107824 <HAL_SAI_Init+0x550>)
 81077b6:	4293      	cmp	r3, r2
 81077b8:	d119      	bne.n	81077ee <HAL_SAI_Init+0x51a>
#else
  if (hsai->Instance == SAI1_Block_A)
#endif /* SAI4 */
  {
    /* Disable PDM interface */
    SaiBaseAddress->PDMCR &= ~(SAI_PDMCR_PDMEN);
 81077ba:	69bb      	ldr	r3, [r7, #24]
 81077bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81077be:	f023 0201 	bic.w	r2, r3, #1
 81077c2:	69bb      	ldr	r3, [r7, #24]
 81077c4:	645a      	str	r2, [r3, #68]	; 0x44
    if (hsai->Init.PdmInit.Activation == ENABLE)
 81077c6:	687b      	ldr	r3, [r7, #4]
 81077c8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 81077cc:	2b01      	cmp	r3, #1
 81077ce:	d10e      	bne.n	81077ee <HAL_SAI_Init+0x51a>
    {
      /* Configure and enable PDM interface */
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 81077d0:	687b      	ldr	r3, [r7, #4]
 81077d2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               ((hsai->Init.PdmInit.MicPairsNbr - 1U) << SAI_PDMCR_MICNBR_Pos));
 81077d4:	687b      	ldr	r3, [r7, #4]
 81077d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 81077d8:	3b01      	subs	r3, #1
 81077da:	011b      	lsls	r3, r3, #4
      SaiBaseAddress->PDMCR = (hsai->Init.PdmInit.ClockEnable |
 81077dc:	431a      	orrs	r2, r3
 81077de:	69bb      	ldr	r3, [r7, #24]
 81077e0:	645a      	str	r2, [r3, #68]	; 0x44
      SaiBaseAddress->PDMCR |= SAI_PDMCR_PDMEN;
 81077e2:	69bb      	ldr	r3, [r7, #24]
 81077e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 81077e6:	f043 0201 	orr.w	r2, r3, #1
 81077ea:	69bb      	ldr	r3, [r7, #24]
 81077ec:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 81077ee:	687b      	ldr	r3, [r7, #4]
 81077f0:	2200      	movs	r2, #0
 81077f2:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 81077f6:	687b      	ldr	r3, [r7, #4]
 81077f8:	2201      	movs	r2, #1
 81077fa:	f883 2091 	strb.w	r2, [r3, #145]	; 0x91

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 81077fe:	687b      	ldr	r3, [r7, #4]
 8107800:	2200      	movs	r2, #0
 8107802:	f883 2090 	strb.w	r2, [r3, #144]	; 0x90

  return HAL_OK;
 8107806:	2300      	movs	r3, #0
}
 8107808:	4618      	mov	r0, r3
 810780a:	3728      	adds	r7, #40	; 0x28
 810780c:	46bd      	mov	sp, r7
 810780e:	bd80      	pop	{r7, pc}
 8107810:	cccccccd 	.word	0xcccccccd
 8107814:	f005c010 	.word	0xf005c010
 8107818:	f805c010 	.word	0xf805c010
 810781c:	fff88000 	.word	0xfff88000
 8107820:	40015804 	.word	0x40015804
 8107824:	58005404 	.word	0x58005404

08107828 <SAI_Disable>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *              the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 8107828:	b480      	push	{r7}
 810782a:	b085      	sub	sp, #20
 810782c:	af00      	add	r7, sp, #0
 810782e:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7U / 1000U);
 8107830:	4b18      	ldr	r3, [pc, #96]	; (8107894 <SAI_Disable+0x6c>)
 8107832:	681b      	ldr	r3, [r3, #0]
 8107834:	4a18      	ldr	r2, [pc, #96]	; (8107898 <SAI_Disable+0x70>)
 8107836:	fba2 2303 	umull	r2, r3, r2, r3
 810783a:	0b1b      	lsrs	r3, r3, #12
 810783c:	009b      	lsls	r3, r3, #2
 810783e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8107840:	2300      	movs	r3, #0
 8107842:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 8107844:	687b      	ldr	r3, [r7, #4]
 8107846:	681b      	ldr	r3, [r3, #0]
 8107848:	681a      	ldr	r2, [r3, #0]
 810784a:	687b      	ldr	r3, [r7, #4]
 810784c:	681b      	ldr	r3, [r3, #0]
 810784e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8107852:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count == 0U)
 8107854:	68fb      	ldr	r3, [r7, #12]
 8107856:	2b00      	cmp	r3, #0
 8107858:	d10a      	bne.n	8107870 <SAI_Disable+0x48>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 810785a:	687b      	ldr	r3, [r7, #4]
 810785c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8107860:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8107864:	687b      	ldr	r3, [r7, #4]
 8107866:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
      status = HAL_TIMEOUT;
 810786a:	2303      	movs	r3, #3
 810786c:	72fb      	strb	r3, [r7, #11]
      break;
 810786e:	e009      	b.n	8107884 <SAI_Disable+0x5c>
    }
    count--;
 8107870:	68fb      	ldr	r3, [r7, #12]
 8107872:	3b01      	subs	r3, #1
 8107874:	60fb      	str	r3, [r7, #12]
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != 0U);
 8107876:	687b      	ldr	r3, [r7, #4]
 8107878:	681b      	ldr	r3, [r3, #0]
 810787a:	681b      	ldr	r3, [r3, #0]
 810787c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8107880:	2b00      	cmp	r3, #0
 8107882:	d1e7      	bne.n	8107854 <SAI_Disable+0x2c>

  return status;
 8107884:	7afb      	ldrb	r3, [r7, #11]
}
 8107886:	4618      	mov	r0, r3
 8107888:	3714      	adds	r7, #20
 810788a:	46bd      	mov	sp, r7
 810788c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8107890:	4770      	bx	lr
 8107892:	bf00      	nop
 8107894:	10000000 	.word	0x10000000
 8107898:	95cbec1b 	.word	0x95cbec1b

0810789c <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 810789c:	b580      	push	{r7, lr}
 810789e:	b082      	sub	sp, #8
 81078a0:	af00      	add	r7, sp, #0
 81078a2:	6078      	str	r0, [r7, #4]
 81078a4:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 81078a6:	687b      	ldr	r3, [r7, #4]
 81078a8:	2b00      	cmp	r3, #0
 81078aa:	d101      	bne.n	81078b0 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 81078ac:	2301      	movs	r3, #1
 81078ae:	e02b      	b.n	8107908 <HAL_SDRAM_Init+0x6c>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 81078b0:	687b      	ldr	r3, [r7, #4]
 81078b2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 81078b6:	b2db      	uxtb	r3, r3
 81078b8:	2b00      	cmp	r3, #0
 81078ba:	d106      	bne.n	81078ca <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 81078bc:	687b      	ldr	r3, [r7, #4]
 81078be:	2200      	movs	r2, #0
 81078c0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 81078c4:	6878      	ldr	r0, [r7, #4]
 81078c6:	f7f9 ffd9 	bl	810187c <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 81078ca:	687b      	ldr	r3, [r7, #4]
 81078cc:	2202      	movs	r2, #2
 81078ce:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 81078d2:	687b      	ldr	r3, [r7, #4]
 81078d4:	681a      	ldr	r2, [r3, #0]
 81078d6:	687b      	ldr	r3, [r7, #4]
 81078d8:	3304      	adds	r3, #4
 81078da:	4619      	mov	r1, r3
 81078dc:	4610      	mov	r0, r2
 81078de:	f001 f8ed 	bl	8108abc <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 81078e2:	687b      	ldr	r3, [r7, #4]
 81078e4:	6818      	ldr	r0, [r3, #0]
 81078e6:	687b      	ldr	r3, [r7, #4]
 81078e8:	685b      	ldr	r3, [r3, #4]
 81078ea:	461a      	mov	r2, r3
 81078ec:	6839      	ldr	r1, [r7, #0]
 81078ee:	f001 f942 	bl	8108b76 <FMC_SDRAM_Timing_Init>

  /* Enable FMC Peripheral */
  __FMC_ENABLE();
 81078f2:	4b07      	ldr	r3, [pc, #28]	; (8107910 <HAL_SDRAM_Init+0x74>)
 81078f4:	681b      	ldr	r3, [r3, #0]
 81078f6:	4a06      	ldr	r2, [pc, #24]	; (8107910 <HAL_SDRAM_Init+0x74>)
 81078f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 81078fc:	6013      	str	r3, [r2, #0]
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 81078fe:	687b      	ldr	r3, [r7, #4]
 8107900:	2201      	movs	r2, #1
 8107902:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8107906:	2300      	movs	r3, #0
}
 8107908:	4618      	mov	r0, r3
 810790a:	3708      	adds	r7, #8
 810790c:	46bd      	mov	sp, r7
 810790e:	bd80      	pop	{r7, pc}
 8107910:	52004000 	.word	0x52004000

08107914 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8107914:	b580      	push	{r7, lr}
 8107916:	b082      	sub	sp, #8
 8107918:	af00      	add	r7, sp, #0
 810791a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 810791c:	687b      	ldr	r3, [r7, #4]
 810791e:	2b00      	cmp	r3, #0
 8107920:	d101      	bne.n	8107926 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8107922:	2301      	movs	r3, #1
 8107924:	e042      	b.n	81079ac <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8107926:	687b      	ldr	r3, [r7, #4]
 8107928:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 810792c:	2b00      	cmp	r3, #0
 810792e:	d106      	bne.n	810793e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8107930:	687b      	ldr	r3, [r7, #4]
 8107932:	2200      	movs	r2, #0
 8107934:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8107938:	6878      	ldr	r0, [r7, #4]
 810793a:	f7f9 fdfd 	bl	8101538 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 810793e:	687b      	ldr	r3, [r7, #4]
 8107940:	2224      	movs	r2, #36	; 0x24
 8107942:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8107946:	687b      	ldr	r3, [r7, #4]
 8107948:	681b      	ldr	r3, [r3, #0]
 810794a:	681a      	ldr	r2, [r3, #0]
 810794c:	687b      	ldr	r3, [r7, #4]
 810794e:	681b      	ldr	r3, [r3, #0]
 8107950:	f022 0201 	bic.w	r2, r2, #1
 8107954:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8107956:	6878      	ldr	r0, [r7, #4]
 8107958:	f000 f82c 	bl	81079b4 <UART_SetConfig>
 810795c:	4603      	mov	r3, r0
 810795e:	2b01      	cmp	r3, #1
 8107960:	d101      	bne.n	8107966 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8107962:	2301      	movs	r3, #1
 8107964:	e022      	b.n	81079ac <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8107966:	687b      	ldr	r3, [r7, #4]
 8107968:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810796a:	2b00      	cmp	r3, #0
 810796c:	d002      	beq.n	8107974 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 810796e:	6878      	ldr	r0, [r7, #4]
 8107970:	f000 fd88 	bl	8108484 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8107974:	687b      	ldr	r3, [r7, #4]
 8107976:	681b      	ldr	r3, [r3, #0]
 8107978:	685a      	ldr	r2, [r3, #4]
 810797a:	687b      	ldr	r3, [r7, #4]
 810797c:	681b      	ldr	r3, [r3, #0]
 810797e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8107982:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8107984:	687b      	ldr	r3, [r7, #4]
 8107986:	681b      	ldr	r3, [r3, #0]
 8107988:	689a      	ldr	r2, [r3, #8]
 810798a:	687b      	ldr	r3, [r7, #4]
 810798c:	681b      	ldr	r3, [r3, #0]
 810798e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8107992:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8107994:	687b      	ldr	r3, [r7, #4]
 8107996:	681b      	ldr	r3, [r3, #0]
 8107998:	681a      	ldr	r2, [r3, #0]
 810799a:	687b      	ldr	r3, [r7, #4]
 810799c:	681b      	ldr	r3, [r3, #0]
 810799e:	f042 0201 	orr.w	r2, r2, #1
 81079a2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 81079a4:	6878      	ldr	r0, [r7, #4]
 81079a6:	f000 fe0f 	bl	81085c8 <UART_CheckIdleState>
 81079aa:	4603      	mov	r3, r0
}
 81079ac:	4618      	mov	r0, r3
 81079ae:	3708      	adds	r7, #8
 81079b0:	46bd      	mov	sp, r7
 81079b2:	bd80      	pop	{r7, pc}

081079b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 81079b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 81079b8:	b092      	sub	sp, #72	; 0x48
 81079ba:	af00      	add	r7, sp, #0
 81079bc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 81079be:	2300      	movs	r3, #0
 81079c0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 81079c4:	697b      	ldr	r3, [r7, #20]
 81079c6:	689a      	ldr	r2, [r3, #8]
 81079c8:	697b      	ldr	r3, [r7, #20]
 81079ca:	691b      	ldr	r3, [r3, #16]
 81079cc:	431a      	orrs	r2, r3
 81079ce:	697b      	ldr	r3, [r7, #20]
 81079d0:	695b      	ldr	r3, [r3, #20]
 81079d2:	431a      	orrs	r2, r3
 81079d4:	697b      	ldr	r3, [r7, #20]
 81079d6:	69db      	ldr	r3, [r3, #28]
 81079d8:	4313      	orrs	r3, r2
 81079da:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 81079dc:	697b      	ldr	r3, [r7, #20]
 81079de:	681b      	ldr	r3, [r3, #0]
 81079e0:	681a      	ldr	r2, [r3, #0]
 81079e2:	4bbd      	ldr	r3, [pc, #756]	; (8107cd8 <UART_SetConfig+0x324>)
 81079e4:	4013      	ands	r3, r2
 81079e6:	697a      	ldr	r2, [r7, #20]
 81079e8:	6812      	ldr	r2, [r2, #0]
 81079ea:	6c79      	ldr	r1, [r7, #68]	; 0x44
 81079ec:	430b      	orrs	r3, r1
 81079ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 81079f0:	697b      	ldr	r3, [r7, #20]
 81079f2:	681b      	ldr	r3, [r3, #0]
 81079f4:	685b      	ldr	r3, [r3, #4]
 81079f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 81079fa:	697b      	ldr	r3, [r7, #20]
 81079fc:	68da      	ldr	r2, [r3, #12]
 81079fe:	697b      	ldr	r3, [r7, #20]
 8107a00:	681b      	ldr	r3, [r3, #0]
 8107a02:	430a      	orrs	r2, r1
 8107a04:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8107a06:	697b      	ldr	r3, [r7, #20]
 8107a08:	699b      	ldr	r3, [r3, #24]
 8107a0a:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8107a0c:	697b      	ldr	r3, [r7, #20]
 8107a0e:	681b      	ldr	r3, [r3, #0]
 8107a10:	4ab2      	ldr	r2, [pc, #712]	; (8107cdc <UART_SetConfig+0x328>)
 8107a12:	4293      	cmp	r3, r2
 8107a14:	d004      	beq.n	8107a20 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8107a16:	697b      	ldr	r3, [r7, #20]
 8107a18:	6a1b      	ldr	r3, [r3, #32]
 8107a1a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8107a1c:	4313      	orrs	r3, r2
 8107a1e:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8107a20:	697b      	ldr	r3, [r7, #20]
 8107a22:	681b      	ldr	r3, [r3, #0]
 8107a24:	689b      	ldr	r3, [r3, #8]
 8107a26:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8107a2a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8107a2e:	697a      	ldr	r2, [r7, #20]
 8107a30:	6812      	ldr	r2, [r2, #0]
 8107a32:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8107a34:	430b      	orrs	r3, r1
 8107a36:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8107a38:	697b      	ldr	r3, [r7, #20]
 8107a3a:	681b      	ldr	r3, [r3, #0]
 8107a3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8107a3e:	f023 010f 	bic.w	r1, r3, #15
 8107a42:	697b      	ldr	r3, [r7, #20]
 8107a44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8107a46:	697b      	ldr	r3, [r7, #20]
 8107a48:	681b      	ldr	r3, [r3, #0]
 8107a4a:	430a      	orrs	r2, r1
 8107a4c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8107a4e:	697b      	ldr	r3, [r7, #20]
 8107a50:	681b      	ldr	r3, [r3, #0]
 8107a52:	4aa3      	ldr	r2, [pc, #652]	; (8107ce0 <UART_SetConfig+0x32c>)
 8107a54:	4293      	cmp	r3, r2
 8107a56:	d177      	bne.n	8107b48 <UART_SetConfig+0x194>
 8107a58:	4ba2      	ldr	r3, [pc, #648]	; (8107ce4 <UART_SetConfig+0x330>)
 8107a5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107a5c:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8107a60:	2b28      	cmp	r3, #40	; 0x28
 8107a62:	d86d      	bhi.n	8107b40 <UART_SetConfig+0x18c>
 8107a64:	a201      	add	r2, pc, #4	; (adr r2, 8107a6c <UART_SetConfig+0xb8>)
 8107a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107a6a:	bf00      	nop
 8107a6c:	08107b11 	.word	0x08107b11
 8107a70:	08107b41 	.word	0x08107b41
 8107a74:	08107b41 	.word	0x08107b41
 8107a78:	08107b41 	.word	0x08107b41
 8107a7c:	08107b41 	.word	0x08107b41
 8107a80:	08107b41 	.word	0x08107b41
 8107a84:	08107b41 	.word	0x08107b41
 8107a88:	08107b41 	.word	0x08107b41
 8107a8c:	08107b19 	.word	0x08107b19
 8107a90:	08107b41 	.word	0x08107b41
 8107a94:	08107b41 	.word	0x08107b41
 8107a98:	08107b41 	.word	0x08107b41
 8107a9c:	08107b41 	.word	0x08107b41
 8107aa0:	08107b41 	.word	0x08107b41
 8107aa4:	08107b41 	.word	0x08107b41
 8107aa8:	08107b41 	.word	0x08107b41
 8107aac:	08107b21 	.word	0x08107b21
 8107ab0:	08107b41 	.word	0x08107b41
 8107ab4:	08107b41 	.word	0x08107b41
 8107ab8:	08107b41 	.word	0x08107b41
 8107abc:	08107b41 	.word	0x08107b41
 8107ac0:	08107b41 	.word	0x08107b41
 8107ac4:	08107b41 	.word	0x08107b41
 8107ac8:	08107b41 	.word	0x08107b41
 8107acc:	08107b29 	.word	0x08107b29
 8107ad0:	08107b41 	.word	0x08107b41
 8107ad4:	08107b41 	.word	0x08107b41
 8107ad8:	08107b41 	.word	0x08107b41
 8107adc:	08107b41 	.word	0x08107b41
 8107ae0:	08107b41 	.word	0x08107b41
 8107ae4:	08107b41 	.word	0x08107b41
 8107ae8:	08107b41 	.word	0x08107b41
 8107aec:	08107b31 	.word	0x08107b31
 8107af0:	08107b41 	.word	0x08107b41
 8107af4:	08107b41 	.word	0x08107b41
 8107af8:	08107b41 	.word	0x08107b41
 8107afc:	08107b41 	.word	0x08107b41
 8107b00:	08107b41 	.word	0x08107b41
 8107b04:	08107b41 	.word	0x08107b41
 8107b08:	08107b41 	.word	0x08107b41
 8107b0c:	08107b39 	.word	0x08107b39
 8107b10:	2301      	movs	r3, #1
 8107b12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b16:	e220      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107b18:	2304      	movs	r3, #4
 8107b1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b1e:	e21c      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107b20:	2308      	movs	r3, #8
 8107b22:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b26:	e218      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107b28:	2310      	movs	r3, #16
 8107b2a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b2e:	e214      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107b30:	2320      	movs	r3, #32
 8107b32:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b36:	e210      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107b38:	2340      	movs	r3, #64	; 0x40
 8107b3a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b3e:	e20c      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107b40:	2380      	movs	r3, #128	; 0x80
 8107b42:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b46:	e208      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107b48:	697b      	ldr	r3, [r7, #20]
 8107b4a:	681b      	ldr	r3, [r3, #0]
 8107b4c:	4a66      	ldr	r2, [pc, #408]	; (8107ce8 <UART_SetConfig+0x334>)
 8107b4e:	4293      	cmp	r3, r2
 8107b50:	d130      	bne.n	8107bb4 <UART_SetConfig+0x200>
 8107b52:	4b64      	ldr	r3, [pc, #400]	; (8107ce4 <UART_SetConfig+0x330>)
 8107b54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107b56:	f003 0307 	and.w	r3, r3, #7
 8107b5a:	2b05      	cmp	r3, #5
 8107b5c:	d826      	bhi.n	8107bac <UART_SetConfig+0x1f8>
 8107b5e:	a201      	add	r2, pc, #4	; (adr r2, 8107b64 <UART_SetConfig+0x1b0>)
 8107b60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107b64:	08107b7d 	.word	0x08107b7d
 8107b68:	08107b85 	.word	0x08107b85
 8107b6c:	08107b8d 	.word	0x08107b8d
 8107b70:	08107b95 	.word	0x08107b95
 8107b74:	08107b9d 	.word	0x08107b9d
 8107b78:	08107ba5 	.word	0x08107ba5
 8107b7c:	2300      	movs	r3, #0
 8107b7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b82:	e1ea      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107b84:	2304      	movs	r3, #4
 8107b86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b8a:	e1e6      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107b8c:	2308      	movs	r3, #8
 8107b8e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b92:	e1e2      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107b94:	2310      	movs	r3, #16
 8107b96:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107b9a:	e1de      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107b9c:	2320      	movs	r3, #32
 8107b9e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107ba2:	e1da      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107ba4:	2340      	movs	r3, #64	; 0x40
 8107ba6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107baa:	e1d6      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107bac:	2380      	movs	r3, #128	; 0x80
 8107bae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107bb2:	e1d2      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107bb4:	697b      	ldr	r3, [r7, #20]
 8107bb6:	681b      	ldr	r3, [r3, #0]
 8107bb8:	4a4c      	ldr	r2, [pc, #304]	; (8107cec <UART_SetConfig+0x338>)
 8107bba:	4293      	cmp	r3, r2
 8107bbc:	d130      	bne.n	8107c20 <UART_SetConfig+0x26c>
 8107bbe:	4b49      	ldr	r3, [pc, #292]	; (8107ce4 <UART_SetConfig+0x330>)
 8107bc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107bc2:	f003 0307 	and.w	r3, r3, #7
 8107bc6:	2b05      	cmp	r3, #5
 8107bc8:	d826      	bhi.n	8107c18 <UART_SetConfig+0x264>
 8107bca:	a201      	add	r2, pc, #4	; (adr r2, 8107bd0 <UART_SetConfig+0x21c>)
 8107bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107bd0:	08107be9 	.word	0x08107be9
 8107bd4:	08107bf1 	.word	0x08107bf1
 8107bd8:	08107bf9 	.word	0x08107bf9
 8107bdc:	08107c01 	.word	0x08107c01
 8107be0:	08107c09 	.word	0x08107c09
 8107be4:	08107c11 	.word	0x08107c11
 8107be8:	2300      	movs	r3, #0
 8107bea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107bee:	e1b4      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107bf0:	2304      	movs	r3, #4
 8107bf2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107bf6:	e1b0      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107bf8:	2308      	movs	r3, #8
 8107bfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107bfe:	e1ac      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107c00:	2310      	movs	r3, #16
 8107c02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107c06:	e1a8      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107c08:	2320      	movs	r3, #32
 8107c0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107c0e:	e1a4      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107c10:	2340      	movs	r3, #64	; 0x40
 8107c12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107c16:	e1a0      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107c18:	2380      	movs	r3, #128	; 0x80
 8107c1a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107c1e:	e19c      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107c20:	697b      	ldr	r3, [r7, #20]
 8107c22:	681b      	ldr	r3, [r3, #0]
 8107c24:	4a32      	ldr	r2, [pc, #200]	; (8107cf0 <UART_SetConfig+0x33c>)
 8107c26:	4293      	cmp	r3, r2
 8107c28:	d130      	bne.n	8107c8c <UART_SetConfig+0x2d8>
 8107c2a:	4b2e      	ldr	r3, [pc, #184]	; (8107ce4 <UART_SetConfig+0x330>)
 8107c2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107c2e:	f003 0307 	and.w	r3, r3, #7
 8107c32:	2b05      	cmp	r3, #5
 8107c34:	d826      	bhi.n	8107c84 <UART_SetConfig+0x2d0>
 8107c36:	a201      	add	r2, pc, #4	; (adr r2, 8107c3c <UART_SetConfig+0x288>)
 8107c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107c3c:	08107c55 	.word	0x08107c55
 8107c40:	08107c5d 	.word	0x08107c5d
 8107c44:	08107c65 	.word	0x08107c65
 8107c48:	08107c6d 	.word	0x08107c6d
 8107c4c:	08107c75 	.word	0x08107c75
 8107c50:	08107c7d 	.word	0x08107c7d
 8107c54:	2300      	movs	r3, #0
 8107c56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107c5a:	e17e      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107c5c:	2304      	movs	r3, #4
 8107c5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107c62:	e17a      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107c64:	2308      	movs	r3, #8
 8107c66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107c6a:	e176      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107c6c:	2310      	movs	r3, #16
 8107c6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107c72:	e172      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107c74:	2320      	movs	r3, #32
 8107c76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107c7a:	e16e      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107c7c:	2340      	movs	r3, #64	; 0x40
 8107c7e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107c82:	e16a      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107c84:	2380      	movs	r3, #128	; 0x80
 8107c86:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107c8a:	e166      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107c8c:	697b      	ldr	r3, [r7, #20]
 8107c8e:	681b      	ldr	r3, [r3, #0]
 8107c90:	4a18      	ldr	r2, [pc, #96]	; (8107cf4 <UART_SetConfig+0x340>)
 8107c92:	4293      	cmp	r3, r2
 8107c94:	d140      	bne.n	8107d18 <UART_SetConfig+0x364>
 8107c96:	4b13      	ldr	r3, [pc, #76]	; (8107ce4 <UART_SetConfig+0x330>)
 8107c98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107c9a:	f003 0307 	and.w	r3, r3, #7
 8107c9e:	2b05      	cmp	r3, #5
 8107ca0:	d836      	bhi.n	8107d10 <UART_SetConfig+0x35c>
 8107ca2:	a201      	add	r2, pc, #4	; (adr r2, 8107ca8 <UART_SetConfig+0x2f4>)
 8107ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107ca8:	08107cc1 	.word	0x08107cc1
 8107cac:	08107cc9 	.word	0x08107cc9
 8107cb0:	08107cd1 	.word	0x08107cd1
 8107cb4:	08107cf9 	.word	0x08107cf9
 8107cb8:	08107d01 	.word	0x08107d01
 8107cbc:	08107d09 	.word	0x08107d09
 8107cc0:	2300      	movs	r3, #0
 8107cc2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107cc6:	e148      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107cc8:	2304      	movs	r3, #4
 8107cca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107cce:	e144      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107cd0:	2308      	movs	r3, #8
 8107cd2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107cd6:	e140      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107cd8:	cfff69f3 	.word	0xcfff69f3
 8107cdc:	58000c00 	.word	0x58000c00
 8107ce0:	40011000 	.word	0x40011000
 8107ce4:	58024400 	.word	0x58024400
 8107ce8:	40004400 	.word	0x40004400
 8107cec:	40004800 	.word	0x40004800
 8107cf0:	40004c00 	.word	0x40004c00
 8107cf4:	40005000 	.word	0x40005000
 8107cf8:	2310      	movs	r3, #16
 8107cfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107cfe:	e12c      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107d00:	2320      	movs	r3, #32
 8107d02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107d06:	e128      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107d08:	2340      	movs	r3, #64	; 0x40
 8107d0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107d0e:	e124      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107d10:	2380      	movs	r3, #128	; 0x80
 8107d12:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107d16:	e120      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107d18:	697b      	ldr	r3, [r7, #20]
 8107d1a:	681b      	ldr	r3, [r3, #0]
 8107d1c:	4acb      	ldr	r2, [pc, #812]	; (810804c <UART_SetConfig+0x698>)
 8107d1e:	4293      	cmp	r3, r2
 8107d20:	d176      	bne.n	8107e10 <UART_SetConfig+0x45c>
 8107d22:	4bcb      	ldr	r3, [pc, #812]	; (8108050 <UART_SetConfig+0x69c>)
 8107d24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107d26:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8107d2a:	2b28      	cmp	r3, #40	; 0x28
 8107d2c:	d86c      	bhi.n	8107e08 <UART_SetConfig+0x454>
 8107d2e:	a201      	add	r2, pc, #4	; (adr r2, 8107d34 <UART_SetConfig+0x380>)
 8107d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107d34:	08107dd9 	.word	0x08107dd9
 8107d38:	08107e09 	.word	0x08107e09
 8107d3c:	08107e09 	.word	0x08107e09
 8107d40:	08107e09 	.word	0x08107e09
 8107d44:	08107e09 	.word	0x08107e09
 8107d48:	08107e09 	.word	0x08107e09
 8107d4c:	08107e09 	.word	0x08107e09
 8107d50:	08107e09 	.word	0x08107e09
 8107d54:	08107de1 	.word	0x08107de1
 8107d58:	08107e09 	.word	0x08107e09
 8107d5c:	08107e09 	.word	0x08107e09
 8107d60:	08107e09 	.word	0x08107e09
 8107d64:	08107e09 	.word	0x08107e09
 8107d68:	08107e09 	.word	0x08107e09
 8107d6c:	08107e09 	.word	0x08107e09
 8107d70:	08107e09 	.word	0x08107e09
 8107d74:	08107de9 	.word	0x08107de9
 8107d78:	08107e09 	.word	0x08107e09
 8107d7c:	08107e09 	.word	0x08107e09
 8107d80:	08107e09 	.word	0x08107e09
 8107d84:	08107e09 	.word	0x08107e09
 8107d88:	08107e09 	.word	0x08107e09
 8107d8c:	08107e09 	.word	0x08107e09
 8107d90:	08107e09 	.word	0x08107e09
 8107d94:	08107df1 	.word	0x08107df1
 8107d98:	08107e09 	.word	0x08107e09
 8107d9c:	08107e09 	.word	0x08107e09
 8107da0:	08107e09 	.word	0x08107e09
 8107da4:	08107e09 	.word	0x08107e09
 8107da8:	08107e09 	.word	0x08107e09
 8107dac:	08107e09 	.word	0x08107e09
 8107db0:	08107e09 	.word	0x08107e09
 8107db4:	08107df9 	.word	0x08107df9
 8107db8:	08107e09 	.word	0x08107e09
 8107dbc:	08107e09 	.word	0x08107e09
 8107dc0:	08107e09 	.word	0x08107e09
 8107dc4:	08107e09 	.word	0x08107e09
 8107dc8:	08107e09 	.word	0x08107e09
 8107dcc:	08107e09 	.word	0x08107e09
 8107dd0:	08107e09 	.word	0x08107e09
 8107dd4:	08107e01 	.word	0x08107e01
 8107dd8:	2301      	movs	r3, #1
 8107dda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107dde:	e0bc      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107de0:	2304      	movs	r3, #4
 8107de2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107de6:	e0b8      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107de8:	2308      	movs	r3, #8
 8107dea:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107dee:	e0b4      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107df0:	2310      	movs	r3, #16
 8107df2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107df6:	e0b0      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107df8:	2320      	movs	r3, #32
 8107dfa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107dfe:	e0ac      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107e00:	2340      	movs	r3, #64	; 0x40
 8107e02:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107e06:	e0a8      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107e08:	2380      	movs	r3, #128	; 0x80
 8107e0a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107e0e:	e0a4      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107e10:	697b      	ldr	r3, [r7, #20]
 8107e12:	681b      	ldr	r3, [r3, #0]
 8107e14:	4a8f      	ldr	r2, [pc, #572]	; (8108054 <UART_SetConfig+0x6a0>)
 8107e16:	4293      	cmp	r3, r2
 8107e18:	d130      	bne.n	8107e7c <UART_SetConfig+0x4c8>
 8107e1a:	4b8d      	ldr	r3, [pc, #564]	; (8108050 <UART_SetConfig+0x69c>)
 8107e1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107e1e:	f003 0307 	and.w	r3, r3, #7
 8107e22:	2b05      	cmp	r3, #5
 8107e24:	d826      	bhi.n	8107e74 <UART_SetConfig+0x4c0>
 8107e26:	a201      	add	r2, pc, #4	; (adr r2, 8107e2c <UART_SetConfig+0x478>)
 8107e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107e2c:	08107e45 	.word	0x08107e45
 8107e30:	08107e4d 	.word	0x08107e4d
 8107e34:	08107e55 	.word	0x08107e55
 8107e38:	08107e5d 	.word	0x08107e5d
 8107e3c:	08107e65 	.word	0x08107e65
 8107e40:	08107e6d 	.word	0x08107e6d
 8107e44:	2300      	movs	r3, #0
 8107e46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107e4a:	e086      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107e4c:	2304      	movs	r3, #4
 8107e4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107e52:	e082      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107e54:	2308      	movs	r3, #8
 8107e56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107e5a:	e07e      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107e5c:	2310      	movs	r3, #16
 8107e5e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107e62:	e07a      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107e64:	2320      	movs	r3, #32
 8107e66:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107e6a:	e076      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107e6c:	2340      	movs	r3, #64	; 0x40
 8107e6e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107e72:	e072      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107e74:	2380      	movs	r3, #128	; 0x80
 8107e76:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107e7a:	e06e      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107e7c:	697b      	ldr	r3, [r7, #20]
 8107e7e:	681b      	ldr	r3, [r3, #0]
 8107e80:	4a75      	ldr	r2, [pc, #468]	; (8108058 <UART_SetConfig+0x6a4>)
 8107e82:	4293      	cmp	r3, r2
 8107e84:	d130      	bne.n	8107ee8 <UART_SetConfig+0x534>
 8107e86:	4b72      	ldr	r3, [pc, #456]	; (8108050 <UART_SetConfig+0x69c>)
 8107e88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8107e8a:	f003 0307 	and.w	r3, r3, #7
 8107e8e:	2b05      	cmp	r3, #5
 8107e90:	d826      	bhi.n	8107ee0 <UART_SetConfig+0x52c>
 8107e92:	a201      	add	r2, pc, #4	; (adr r2, 8107e98 <UART_SetConfig+0x4e4>)
 8107e94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107e98:	08107eb1 	.word	0x08107eb1
 8107e9c:	08107eb9 	.word	0x08107eb9
 8107ea0:	08107ec1 	.word	0x08107ec1
 8107ea4:	08107ec9 	.word	0x08107ec9
 8107ea8:	08107ed1 	.word	0x08107ed1
 8107eac:	08107ed9 	.word	0x08107ed9
 8107eb0:	2300      	movs	r3, #0
 8107eb2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107eb6:	e050      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107eb8:	2304      	movs	r3, #4
 8107eba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107ebe:	e04c      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107ec0:	2308      	movs	r3, #8
 8107ec2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107ec6:	e048      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107ec8:	2310      	movs	r3, #16
 8107eca:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107ece:	e044      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107ed0:	2320      	movs	r3, #32
 8107ed2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107ed6:	e040      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107ed8:	2340      	movs	r3, #64	; 0x40
 8107eda:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107ede:	e03c      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107ee0:	2380      	movs	r3, #128	; 0x80
 8107ee2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107ee6:	e038      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107ee8:	697b      	ldr	r3, [r7, #20]
 8107eea:	681b      	ldr	r3, [r3, #0]
 8107eec:	4a5b      	ldr	r2, [pc, #364]	; (810805c <UART_SetConfig+0x6a8>)
 8107eee:	4293      	cmp	r3, r2
 8107ef0:	d130      	bne.n	8107f54 <UART_SetConfig+0x5a0>
 8107ef2:	4b57      	ldr	r3, [pc, #348]	; (8108050 <UART_SetConfig+0x69c>)
 8107ef4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8107ef6:	f003 0307 	and.w	r3, r3, #7
 8107efa:	2b05      	cmp	r3, #5
 8107efc:	d826      	bhi.n	8107f4c <UART_SetConfig+0x598>
 8107efe:	a201      	add	r2, pc, #4	; (adr r2, 8107f04 <UART_SetConfig+0x550>)
 8107f00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107f04:	08107f1d 	.word	0x08107f1d
 8107f08:	08107f25 	.word	0x08107f25
 8107f0c:	08107f2d 	.word	0x08107f2d
 8107f10:	08107f35 	.word	0x08107f35
 8107f14:	08107f3d 	.word	0x08107f3d
 8107f18:	08107f45 	.word	0x08107f45
 8107f1c:	2302      	movs	r3, #2
 8107f1e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107f22:	e01a      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107f24:	2304      	movs	r3, #4
 8107f26:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107f2a:	e016      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107f2c:	2308      	movs	r3, #8
 8107f2e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107f32:	e012      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107f34:	2310      	movs	r3, #16
 8107f36:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107f3a:	e00e      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107f3c:	2320      	movs	r3, #32
 8107f3e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107f42:	e00a      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107f44:	2340      	movs	r3, #64	; 0x40
 8107f46:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107f4a:	e006      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107f4c:	2380      	movs	r3, #128	; 0x80
 8107f4e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8107f52:	e002      	b.n	8107f5a <UART_SetConfig+0x5a6>
 8107f54:	2380      	movs	r3, #128	; 0x80
 8107f56:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8107f5a:	697b      	ldr	r3, [r7, #20]
 8107f5c:	681b      	ldr	r3, [r3, #0]
 8107f5e:	4a3f      	ldr	r2, [pc, #252]	; (810805c <UART_SetConfig+0x6a8>)
 8107f60:	4293      	cmp	r3, r2
 8107f62:	f040 80f8 	bne.w	8108156 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8107f66:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8107f6a:	2b20      	cmp	r3, #32
 8107f6c:	dc46      	bgt.n	8107ffc <UART_SetConfig+0x648>
 8107f6e:	2b02      	cmp	r3, #2
 8107f70:	f2c0 8082 	blt.w	8108078 <UART_SetConfig+0x6c4>
 8107f74:	3b02      	subs	r3, #2
 8107f76:	2b1e      	cmp	r3, #30
 8107f78:	d87e      	bhi.n	8108078 <UART_SetConfig+0x6c4>
 8107f7a:	a201      	add	r2, pc, #4	; (adr r2, 8107f80 <UART_SetConfig+0x5cc>)
 8107f7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8107f80:	08108003 	.word	0x08108003
 8107f84:	08108079 	.word	0x08108079
 8107f88:	0810800b 	.word	0x0810800b
 8107f8c:	08108079 	.word	0x08108079
 8107f90:	08108079 	.word	0x08108079
 8107f94:	08108079 	.word	0x08108079
 8107f98:	0810801b 	.word	0x0810801b
 8107f9c:	08108079 	.word	0x08108079
 8107fa0:	08108079 	.word	0x08108079
 8107fa4:	08108079 	.word	0x08108079
 8107fa8:	08108079 	.word	0x08108079
 8107fac:	08108079 	.word	0x08108079
 8107fb0:	08108079 	.word	0x08108079
 8107fb4:	08108079 	.word	0x08108079
 8107fb8:	0810802b 	.word	0x0810802b
 8107fbc:	08108079 	.word	0x08108079
 8107fc0:	08108079 	.word	0x08108079
 8107fc4:	08108079 	.word	0x08108079
 8107fc8:	08108079 	.word	0x08108079
 8107fcc:	08108079 	.word	0x08108079
 8107fd0:	08108079 	.word	0x08108079
 8107fd4:	08108079 	.word	0x08108079
 8107fd8:	08108079 	.word	0x08108079
 8107fdc:	08108079 	.word	0x08108079
 8107fe0:	08108079 	.word	0x08108079
 8107fe4:	08108079 	.word	0x08108079
 8107fe8:	08108079 	.word	0x08108079
 8107fec:	08108079 	.word	0x08108079
 8107ff0:	08108079 	.word	0x08108079
 8107ff4:	08108079 	.word	0x08108079
 8107ff8:	0810806b 	.word	0x0810806b
 8107ffc:	2b40      	cmp	r3, #64	; 0x40
 8107ffe:	d037      	beq.n	8108070 <UART_SetConfig+0x6bc>
 8108000:	e03a      	b.n	8108078 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8108002:	f7fe fbf3 	bl	81067ec <HAL_RCCEx_GetD3PCLK1Freq>
 8108006:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8108008:	e03c      	b.n	8108084 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810800a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 810800e:	4618      	mov	r0, r3
 8108010:	f7fe fc02 	bl	8106818 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8108014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8108016:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108018:	e034      	b.n	8108084 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 810801a:	f107 0318 	add.w	r3, r7, #24
 810801e:	4618      	mov	r0, r3
 8108020:	f7fe fd4e 	bl	8106ac0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8108024:	69fb      	ldr	r3, [r7, #28]
 8108026:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108028:	e02c      	b.n	8108084 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 810802a:	4b09      	ldr	r3, [pc, #36]	; (8108050 <UART_SetConfig+0x69c>)
 810802c:	681b      	ldr	r3, [r3, #0]
 810802e:	f003 0320 	and.w	r3, r3, #32
 8108032:	2b00      	cmp	r3, #0
 8108034:	d016      	beq.n	8108064 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8108036:	4b06      	ldr	r3, [pc, #24]	; (8108050 <UART_SetConfig+0x69c>)
 8108038:	681b      	ldr	r3, [r3, #0]
 810803a:	08db      	lsrs	r3, r3, #3
 810803c:	f003 0303 	and.w	r3, r3, #3
 8108040:	4a07      	ldr	r2, [pc, #28]	; (8108060 <UART_SetConfig+0x6ac>)
 8108042:	fa22 f303 	lsr.w	r3, r2, r3
 8108046:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8108048:	e01c      	b.n	8108084 <UART_SetConfig+0x6d0>
 810804a:	bf00      	nop
 810804c:	40011400 	.word	0x40011400
 8108050:	58024400 	.word	0x58024400
 8108054:	40007800 	.word	0x40007800
 8108058:	40007c00 	.word	0x40007c00
 810805c:	58000c00 	.word	0x58000c00
 8108060:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8108064:	4b9d      	ldr	r3, [pc, #628]	; (81082dc <UART_SetConfig+0x928>)
 8108066:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108068:	e00c      	b.n	8108084 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 810806a:	4b9d      	ldr	r3, [pc, #628]	; (81082e0 <UART_SetConfig+0x92c>)
 810806c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810806e:	e009      	b.n	8108084 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8108070:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8108074:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108076:	e005      	b.n	8108084 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8108078:	2300      	movs	r3, #0
 810807a:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 810807c:	2301      	movs	r3, #1
 810807e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8108082:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8108084:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108086:	2b00      	cmp	r3, #0
 8108088:	f000 81de 	beq.w	8108448 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 810808c:	697b      	ldr	r3, [r7, #20]
 810808e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108090:	4a94      	ldr	r2, [pc, #592]	; (81082e4 <UART_SetConfig+0x930>)
 8108092:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8108096:	461a      	mov	r2, r3
 8108098:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 810809a:	fbb3 f3f2 	udiv	r3, r3, r2
 810809e:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 81080a0:	697b      	ldr	r3, [r7, #20]
 81080a2:	685a      	ldr	r2, [r3, #4]
 81080a4:	4613      	mov	r3, r2
 81080a6:	005b      	lsls	r3, r3, #1
 81080a8:	4413      	add	r3, r2
 81080aa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 81080ac:	429a      	cmp	r2, r3
 81080ae:	d305      	bcc.n	81080bc <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 81080b0:	697b      	ldr	r3, [r7, #20]
 81080b2:	685b      	ldr	r3, [r3, #4]
 81080b4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 81080b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 81080b8:	429a      	cmp	r2, r3
 81080ba:	d903      	bls.n	81080c4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 81080bc:	2301      	movs	r3, #1
 81080be:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 81080c2:	e1c1      	b.n	8108448 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 81080c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81080c6:	2200      	movs	r2, #0
 81080c8:	60bb      	str	r3, [r7, #8]
 81080ca:	60fa      	str	r2, [r7, #12]
 81080cc:	697b      	ldr	r3, [r7, #20]
 81080ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 81080d0:	4a84      	ldr	r2, [pc, #528]	; (81082e4 <UART_SetConfig+0x930>)
 81080d2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 81080d6:	b29b      	uxth	r3, r3
 81080d8:	2200      	movs	r2, #0
 81080da:	603b      	str	r3, [r7, #0]
 81080dc:	607a      	str	r2, [r7, #4]
 81080de:	e9d7 2300 	ldrd	r2, r3, [r7]
 81080e2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 81080e6:	f7f8 f8f7 	bl	81002d8 <__aeabi_uldivmod>
 81080ea:	4602      	mov	r2, r0
 81080ec:	460b      	mov	r3, r1
 81080ee:	4610      	mov	r0, r2
 81080f0:	4619      	mov	r1, r3
 81080f2:	f04f 0200 	mov.w	r2, #0
 81080f6:	f04f 0300 	mov.w	r3, #0
 81080fa:	020b      	lsls	r3, r1, #8
 81080fc:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8108100:	0202      	lsls	r2, r0, #8
 8108102:	6979      	ldr	r1, [r7, #20]
 8108104:	6849      	ldr	r1, [r1, #4]
 8108106:	0849      	lsrs	r1, r1, #1
 8108108:	2000      	movs	r0, #0
 810810a:	460c      	mov	r4, r1
 810810c:	4605      	mov	r5, r0
 810810e:	eb12 0804 	adds.w	r8, r2, r4
 8108112:	eb43 0905 	adc.w	r9, r3, r5
 8108116:	697b      	ldr	r3, [r7, #20]
 8108118:	685b      	ldr	r3, [r3, #4]
 810811a:	2200      	movs	r2, #0
 810811c:	469a      	mov	sl, r3
 810811e:	4693      	mov	fp, r2
 8108120:	4652      	mov	r2, sl
 8108122:	465b      	mov	r3, fp
 8108124:	4640      	mov	r0, r8
 8108126:	4649      	mov	r1, r9
 8108128:	f7f8 f8d6 	bl	81002d8 <__aeabi_uldivmod>
 810812c:	4602      	mov	r2, r0
 810812e:	460b      	mov	r3, r1
 8108130:	4613      	mov	r3, r2
 8108132:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8108134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108136:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 810813a:	d308      	bcc.n	810814e <UART_SetConfig+0x79a>
 810813c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810813e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8108142:	d204      	bcs.n	810814e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8108144:	697b      	ldr	r3, [r7, #20]
 8108146:	681b      	ldr	r3, [r3, #0]
 8108148:	6bba      	ldr	r2, [r7, #56]	; 0x38
 810814a:	60da      	str	r2, [r3, #12]
 810814c:	e17c      	b.n	8108448 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 810814e:	2301      	movs	r3, #1
 8108150:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8108154:	e178      	b.n	8108448 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8108156:	697b      	ldr	r3, [r7, #20]
 8108158:	69db      	ldr	r3, [r3, #28]
 810815a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 810815e:	f040 80c5 	bne.w	81082ec <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8108162:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8108166:	2b20      	cmp	r3, #32
 8108168:	dc48      	bgt.n	81081fc <UART_SetConfig+0x848>
 810816a:	2b00      	cmp	r3, #0
 810816c:	db7b      	blt.n	8108266 <UART_SetConfig+0x8b2>
 810816e:	2b20      	cmp	r3, #32
 8108170:	d879      	bhi.n	8108266 <UART_SetConfig+0x8b2>
 8108172:	a201      	add	r2, pc, #4	; (adr r2, 8108178 <UART_SetConfig+0x7c4>)
 8108174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108178:	08108203 	.word	0x08108203
 810817c:	0810820b 	.word	0x0810820b
 8108180:	08108267 	.word	0x08108267
 8108184:	08108267 	.word	0x08108267
 8108188:	08108213 	.word	0x08108213
 810818c:	08108267 	.word	0x08108267
 8108190:	08108267 	.word	0x08108267
 8108194:	08108267 	.word	0x08108267
 8108198:	08108223 	.word	0x08108223
 810819c:	08108267 	.word	0x08108267
 81081a0:	08108267 	.word	0x08108267
 81081a4:	08108267 	.word	0x08108267
 81081a8:	08108267 	.word	0x08108267
 81081ac:	08108267 	.word	0x08108267
 81081b0:	08108267 	.word	0x08108267
 81081b4:	08108267 	.word	0x08108267
 81081b8:	08108233 	.word	0x08108233
 81081bc:	08108267 	.word	0x08108267
 81081c0:	08108267 	.word	0x08108267
 81081c4:	08108267 	.word	0x08108267
 81081c8:	08108267 	.word	0x08108267
 81081cc:	08108267 	.word	0x08108267
 81081d0:	08108267 	.word	0x08108267
 81081d4:	08108267 	.word	0x08108267
 81081d8:	08108267 	.word	0x08108267
 81081dc:	08108267 	.word	0x08108267
 81081e0:	08108267 	.word	0x08108267
 81081e4:	08108267 	.word	0x08108267
 81081e8:	08108267 	.word	0x08108267
 81081ec:	08108267 	.word	0x08108267
 81081f0:	08108267 	.word	0x08108267
 81081f4:	08108267 	.word	0x08108267
 81081f8:	08108259 	.word	0x08108259
 81081fc:	2b40      	cmp	r3, #64	; 0x40
 81081fe:	d02e      	beq.n	810825e <UART_SetConfig+0x8aa>
 8108200:	e031      	b.n	8108266 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8108202:	f7fc fb3d 	bl	8104880 <HAL_RCC_GetPCLK1Freq>
 8108206:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8108208:	e033      	b.n	8108272 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 810820a:	f7fc fb4f 	bl	81048ac <HAL_RCC_GetPCLK2Freq>
 810820e:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8108210:	e02f      	b.n	8108272 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8108212:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8108216:	4618      	mov	r0, r3
 8108218:	f7fe fafe 	bl	8106818 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 810821c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 810821e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108220:	e027      	b.n	8108272 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8108222:	f107 0318 	add.w	r3, r7, #24
 8108226:	4618      	mov	r0, r3
 8108228:	f7fe fc4a 	bl	8106ac0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 810822c:	69fb      	ldr	r3, [r7, #28]
 810822e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108230:	e01f      	b.n	8108272 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8108232:	4b2d      	ldr	r3, [pc, #180]	; (81082e8 <UART_SetConfig+0x934>)
 8108234:	681b      	ldr	r3, [r3, #0]
 8108236:	f003 0320 	and.w	r3, r3, #32
 810823a:	2b00      	cmp	r3, #0
 810823c:	d009      	beq.n	8108252 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 810823e:	4b2a      	ldr	r3, [pc, #168]	; (81082e8 <UART_SetConfig+0x934>)
 8108240:	681b      	ldr	r3, [r3, #0]
 8108242:	08db      	lsrs	r3, r3, #3
 8108244:	f003 0303 	and.w	r3, r3, #3
 8108248:	4a24      	ldr	r2, [pc, #144]	; (81082dc <UART_SetConfig+0x928>)
 810824a:	fa22 f303 	lsr.w	r3, r2, r3
 810824e:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8108250:	e00f      	b.n	8108272 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8108252:	4b22      	ldr	r3, [pc, #136]	; (81082dc <UART_SetConfig+0x928>)
 8108254:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108256:	e00c      	b.n	8108272 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8108258:	4b21      	ldr	r3, [pc, #132]	; (81082e0 <UART_SetConfig+0x92c>)
 810825a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 810825c:	e009      	b.n	8108272 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 810825e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8108262:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8108264:	e005      	b.n	8108272 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8108266:	2300      	movs	r3, #0
 8108268:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 810826a:	2301      	movs	r3, #1
 810826c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8108270:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8108272:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108274:	2b00      	cmp	r3, #0
 8108276:	f000 80e7 	beq.w	8108448 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 810827a:	697b      	ldr	r3, [r7, #20]
 810827c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 810827e:	4a19      	ldr	r2, [pc, #100]	; (81082e4 <UART_SetConfig+0x930>)
 8108280:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8108284:	461a      	mov	r2, r3
 8108286:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108288:	fbb3 f3f2 	udiv	r3, r3, r2
 810828c:	005a      	lsls	r2, r3, #1
 810828e:	697b      	ldr	r3, [r7, #20]
 8108290:	685b      	ldr	r3, [r3, #4]
 8108292:	085b      	lsrs	r3, r3, #1
 8108294:	441a      	add	r2, r3
 8108296:	697b      	ldr	r3, [r7, #20]
 8108298:	685b      	ldr	r3, [r3, #4]
 810829a:	fbb2 f3f3 	udiv	r3, r2, r3
 810829e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 81082a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082a2:	2b0f      	cmp	r3, #15
 81082a4:	d916      	bls.n	81082d4 <UART_SetConfig+0x920>
 81082a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 81082ac:	d212      	bcs.n	81082d4 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 81082ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082b0:	b29b      	uxth	r3, r3
 81082b2:	f023 030f 	bic.w	r3, r3, #15
 81082b6:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 81082b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 81082ba:	085b      	lsrs	r3, r3, #1
 81082bc:	b29b      	uxth	r3, r3
 81082be:	f003 0307 	and.w	r3, r3, #7
 81082c2:	b29a      	uxth	r2, r3
 81082c4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 81082c6:	4313      	orrs	r3, r2
 81082c8:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 81082ca:	697b      	ldr	r3, [r7, #20]
 81082cc:	681b      	ldr	r3, [r3, #0]
 81082ce:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 81082d0:	60da      	str	r2, [r3, #12]
 81082d2:	e0b9      	b.n	8108448 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 81082d4:	2301      	movs	r3, #1
 81082d6:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 81082da:	e0b5      	b.n	8108448 <UART_SetConfig+0xa94>
 81082dc:	03d09000 	.word	0x03d09000
 81082e0:	003d0900 	.word	0x003d0900
 81082e4:	08109ad4 	.word	0x08109ad4
 81082e8:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 81082ec:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 81082f0:	2b20      	cmp	r3, #32
 81082f2:	dc49      	bgt.n	8108388 <UART_SetConfig+0x9d4>
 81082f4:	2b00      	cmp	r3, #0
 81082f6:	db7c      	blt.n	81083f2 <UART_SetConfig+0xa3e>
 81082f8:	2b20      	cmp	r3, #32
 81082fa:	d87a      	bhi.n	81083f2 <UART_SetConfig+0xa3e>
 81082fc:	a201      	add	r2, pc, #4	; (adr r2, 8108304 <UART_SetConfig+0x950>)
 81082fe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8108302:	bf00      	nop
 8108304:	0810838f 	.word	0x0810838f
 8108308:	08108397 	.word	0x08108397
 810830c:	081083f3 	.word	0x081083f3
 8108310:	081083f3 	.word	0x081083f3
 8108314:	0810839f 	.word	0x0810839f
 8108318:	081083f3 	.word	0x081083f3
 810831c:	081083f3 	.word	0x081083f3
 8108320:	081083f3 	.word	0x081083f3
 8108324:	081083af 	.word	0x081083af
 8108328:	081083f3 	.word	0x081083f3
 810832c:	081083f3 	.word	0x081083f3
 8108330:	081083f3 	.word	0x081083f3
 8108334:	081083f3 	.word	0x081083f3
 8108338:	081083f3 	.word	0x081083f3
 810833c:	081083f3 	.word	0x081083f3
 8108340:	081083f3 	.word	0x081083f3
 8108344:	081083bf 	.word	0x081083bf
 8108348:	081083f3 	.word	0x081083f3
 810834c:	081083f3 	.word	0x081083f3
 8108350:	081083f3 	.word	0x081083f3
 8108354:	081083f3 	.word	0x081083f3
 8108358:	081083f3 	.word	0x081083f3
 810835c:	081083f3 	.word	0x081083f3
 8108360:	081083f3 	.word	0x081083f3
 8108364:	081083f3 	.word	0x081083f3
 8108368:	081083f3 	.word	0x081083f3
 810836c:	081083f3 	.word	0x081083f3
 8108370:	081083f3 	.word	0x081083f3
 8108374:	081083f3 	.word	0x081083f3
 8108378:	081083f3 	.word	0x081083f3
 810837c:	081083f3 	.word	0x081083f3
 8108380:	081083f3 	.word	0x081083f3
 8108384:	081083e5 	.word	0x081083e5
 8108388:	2b40      	cmp	r3, #64	; 0x40
 810838a:	d02e      	beq.n	81083ea <UART_SetConfig+0xa36>
 810838c:	e031      	b.n	81083f2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 810838e:	f7fc fa77 	bl	8104880 <HAL_RCC_GetPCLK1Freq>
 8108392:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8108394:	e033      	b.n	81083fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8108396:	f7fc fa89 	bl	81048ac <HAL_RCC_GetPCLK2Freq>
 810839a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 810839c:	e02f      	b.n	81083fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 810839e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 81083a2:	4618      	mov	r0, r3
 81083a4:	f7fe fa38 	bl	8106818 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 81083a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81083aa:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81083ac:	e027      	b.n	81083fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 81083ae:	f107 0318 	add.w	r3, r7, #24
 81083b2:	4618      	mov	r0, r3
 81083b4:	f7fe fb84 	bl	8106ac0 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 81083b8:	69fb      	ldr	r3, [r7, #28]
 81083ba:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81083bc:	e01f      	b.n	81083fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 81083be:	4b2d      	ldr	r3, [pc, #180]	; (8108474 <UART_SetConfig+0xac0>)
 81083c0:	681b      	ldr	r3, [r3, #0]
 81083c2:	f003 0320 	and.w	r3, r3, #32
 81083c6:	2b00      	cmp	r3, #0
 81083c8:	d009      	beq.n	81083de <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 81083ca:	4b2a      	ldr	r3, [pc, #168]	; (8108474 <UART_SetConfig+0xac0>)
 81083cc:	681b      	ldr	r3, [r3, #0]
 81083ce:	08db      	lsrs	r3, r3, #3
 81083d0:	f003 0303 	and.w	r3, r3, #3
 81083d4:	4a28      	ldr	r2, [pc, #160]	; (8108478 <UART_SetConfig+0xac4>)
 81083d6:	fa22 f303 	lsr.w	r3, r2, r3
 81083da:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 81083dc:	e00f      	b.n	81083fe <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 81083de:	4b26      	ldr	r3, [pc, #152]	; (8108478 <UART_SetConfig+0xac4>)
 81083e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81083e2:	e00c      	b.n	81083fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 81083e4:	4b25      	ldr	r3, [pc, #148]	; (810847c <UART_SetConfig+0xac8>)
 81083e6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81083e8:	e009      	b.n	81083fe <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 81083ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 81083ee:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 81083f0:	e005      	b.n	81083fe <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 81083f2:	2300      	movs	r3, #0
 81083f4:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 81083f6:	2301      	movs	r3, #1
 81083f8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 81083fc:	bf00      	nop
    }

    if (pclk != 0U)
 81083fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108400:	2b00      	cmp	r3, #0
 8108402:	d021      	beq.n	8108448 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8108404:	697b      	ldr	r3, [r7, #20]
 8108406:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108408:	4a1d      	ldr	r2, [pc, #116]	; (8108480 <UART_SetConfig+0xacc>)
 810840a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 810840e:	461a      	mov	r2, r3
 8108410:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108412:	fbb3 f2f2 	udiv	r2, r3, r2
 8108416:	697b      	ldr	r3, [r7, #20]
 8108418:	685b      	ldr	r3, [r3, #4]
 810841a:	085b      	lsrs	r3, r3, #1
 810841c:	441a      	add	r2, r3
 810841e:	697b      	ldr	r3, [r7, #20]
 8108420:	685b      	ldr	r3, [r3, #4]
 8108422:	fbb2 f3f3 	udiv	r3, r2, r3
 8108426:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8108428:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810842a:	2b0f      	cmp	r3, #15
 810842c:	d909      	bls.n	8108442 <UART_SetConfig+0xa8e>
 810842e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108430:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8108434:	d205      	bcs.n	8108442 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8108436:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108438:	b29a      	uxth	r2, r3
 810843a:	697b      	ldr	r3, [r7, #20]
 810843c:	681b      	ldr	r3, [r3, #0]
 810843e:	60da      	str	r2, [r3, #12]
 8108440:	e002      	b.n	8108448 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8108442:	2301      	movs	r3, #1
 8108444:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8108448:	697b      	ldr	r3, [r7, #20]
 810844a:	2201      	movs	r2, #1
 810844c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8108450:	697b      	ldr	r3, [r7, #20]
 8108452:	2201      	movs	r2, #1
 8108454:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8108458:	697b      	ldr	r3, [r7, #20]
 810845a:	2200      	movs	r2, #0
 810845c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 810845e:	697b      	ldr	r3, [r7, #20]
 8108460:	2200      	movs	r2, #0
 8108462:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8108464:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8108468:	4618      	mov	r0, r3
 810846a:	3748      	adds	r7, #72	; 0x48
 810846c:	46bd      	mov	sp, r7
 810846e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8108472:	bf00      	nop
 8108474:	58024400 	.word	0x58024400
 8108478:	03d09000 	.word	0x03d09000
 810847c:	003d0900 	.word	0x003d0900
 8108480:	08109ad4 	.word	0x08109ad4

08108484 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8108484:	b480      	push	{r7}
 8108486:	b083      	sub	sp, #12
 8108488:	af00      	add	r7, sp, #0
 810848a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 810848c:	687b      	ldr	r3, [r7, #4]
 810848e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108490:	f003 0301 	and.w	r3, r3, #1
 8108494:	2b00      	cmp	r3, #0
 8108496:	d00a      	beq.n	81084ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8108498:	687b      	ldr	r3, [r7, #4]
 810849a:	681b      	ldr	r3, [r3, #0]
 810849c:	685b      	ldr	r3, [r3, #4]
 810849e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 81084a2:	687b      	ldr	r3, [r7, #4]
 81084a4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 81084a6:	687b      	ldr	r3, [r7, #4]
 81084a8:	681b      	ldr	r3, [r3, #0]
 81084aa:	430a      	orrs	r2, r1
 81084ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 81084ae:	687b      	ldr	r3, [r7, #4]
 81084b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81084b2:	f003 0302 	and.w	r3, r3, #2
 81084b6:	2b00      	cmp	r3, #0
 81084b8:	d00a      	beq.n	81084d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 81084ba:	687b      	ldr	r3, [r7, #4]
 81084bc:	681b      	ldr	r3, [r3, #0]
 81084be:	685b      	ldr	r3, [r3, #4]
 81084c0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 81084c4:	687b      	ldr	r3, [r7, #4]
 81084c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 81084c8:	687b      	ldr	r3, [r7, #4]
 81084ca:	681b      	ldr	r3, [r3, #0]
 81084cc:	430a      	orrs	r2, r1
 81084ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 81084d0:	687b      	ldr	r3, [r7, #4]
 81084d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81084d4:	f003 0304 	and.w	r3, r3, #4
 81084d8:	2b00      	cmp	r3, #0
 81084da:	d00a      	beq.n	81084f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 81084dc:	687b      	ldr	r3, [r7, #4]
 81084de:	681b      	ldr	r3, [r3, #0]
 81084e0:	685b      	ldr	r3, [r3, #4]
 81084e2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 81084e6:	687b      	ldr	r3, [r7, #4]
 81084e8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 81084ea:	687b      	ldr	r3, [r7, #4]
 81084ec:	681b      	ldr	r3, [r3, #0]
 81084ee:	430a      	orrs	r2, r1
 81084f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 81084f2:	687b      	ldr	r3, [r7, #4]
 81084f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 81084f6:	f003 0308 	and.w	r3, r3, #8
 81084fa:	2b00      	cmp	r3, #0
 81084fc:	d00a      	beq.n	8108514 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 81084fe:	687b      	ldr	r3, [r7, #4]
 8108500:	681b      	ldr	r3, [r3, #0]
 8108502:	685b      	ldr	r3, [r3, #4]
 8108504:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8108508:	687b      	ldr	r3, [r7, #4]
 810850a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 810850c:	687b      	ldr	r3, [r7, #4]
 810850e:	681b      	ldr	r3, [r3, #0]
 8108510:	430a      	orrs	r2, r1
 8108512:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8108514:	687b      	ldr	r3, [r7, #4]
 8108516:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8108518:	f003 0310 	and.w	r3, r3, #16
 810851c:	2b00      	cmp	r3, #0
 810851e:	d00a      	beq.n	8108536 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8108520:	687b      	ldr	r3, [r7, #4]
 8108522:	681b      	ldr	r3, [r3, #0]
 8108524:	689b      	ldr	r3, [r3, #8]
 8108526:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 810852a:	687b      	ldr	r3, [r7, #4]
 810852c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 810852e:	687b      	ldr	r3, [r7, #4]
 8108530:	681b      	ldr	r3, [r3, #0]
 8108532:	430a      	orrs	r2, r1
 8108534:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8108536:	687b      	ldr	r3, [r7, #4]
 8108538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810853a:	f003 0320 	and.w	r3, r3, #32
 810853e:	2b00      	cmp	r3, #0
 8108540:	d00a      	beq.n	8108558 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8108542:	687b      	ldr	r3, [r7, #4]
 8108544:	681b      	ldr	r3, [r3, #0]
 8108546:	689b      	ldr	r3, [r3, #8]
 8108548:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 810854c:	687b      	ldr	r3, [r7, #4]
 810854e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8108550:	687b      	ldr	r3, [r7, #4]
 8108552:	681b      	ldr	r3, [r3, #0]
 8108554:	430a      	orrs	r2, r1
 8108556:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8108558:	687b      	ldr	r3, [r7, #4]
 810855a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810855c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8108560:	2b00      	cmp	r3, #0
 8108562:	d01a      	beq.n	810859a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8108564:	687b      	ldr	r3, [r7, #4]
 8108566:	681b      	ldr	r3, [r3, #0]
 8108568:	685b      	ldr	r3, [r3, #4]
 810856a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 810856e:	687b      	ldr	r3, [r7, #4]
 8108570:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8108572:	687b      	ldr	r3, [r7, #4]
 8108574:	681b      	ldr	r3, [r3, #0]
 8108576:	430a      	orrs	r2, r1
 8108578:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 810857a:	687b      	ldr	r3, [r7, #4]
 810857c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 810857e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8108582:	d10a      	bne.n	810859a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8108584:	687b      	ldr	r3, [r7, #4]
 8108586:	681b      	ldr	r3, [r3, #0]
 8108588:	685b      	ldr	r3, [r3, #4]
 810858a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 810858e:	687b      	ldr	r3, [r7, #4]
 8108590:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8108592:	687b      	ldr	r3, [r7, #4]
 8108594:	681b      	ldr	r3, [r3, #0]
 8108596:	430a      	orrs	r2, r1
 8108598:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 810859a:	687b      	ldr	r3, [r7, #4]
 810859c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 810859e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81085a2:	2b00      	cmp	r3, #0
 81085a4:	d00a      	beq.n	81085bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 81085a6:	687b      	ldr	r3, [r7, #4]
 81085a8:	681b      	ldr	r3, [r3, #0]
 81085aa:	685b      	ldr	r3, [r3, #4]
 81085ac:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 81085b0:	687b      	ldr	r3, [r7, #4]
 81085b2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 81085b4:	687b      	ldr	r3, [r7, #4]
 81085b6:	681b      	ldr	r3, [r3, #0]
 81085b8:	430a      	orrs	r2, r1
 81085ba:	605a      	str	r2, [r3, #4]
  }
}
 81085bc:	bf00      	nop
 81085be:	370c      	adds	r7, #12
 81085c0:	46bd      	mov	sp, r7
 81085c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 81085c6:	4770      	bx	lr

081085c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 81085c8:	b580      	push	{r7, lr}
 81085ca:	b098      	sub	sp, #96	; 0x60
 81085cc:	af02      	add	r7, sp, #8
 81085ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 81085d0:	687b      	ldr	r3, [r7, #4]
 81085d2:	2200      	movs	r2, #0
 81085d4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 81085d8:	f7f9 fb12 	bl	8101c00 <HAL_GetTick>
 81085dc:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 81085de:	687b      	ldr	r3, [r7, #4]
 81085e0:	681b      	ldr	r3, [r3, #0]
 81085e2:	681b      	ldr	r3, [r3, #0]
 81085e4:	f003 0308 	and.w	r3, r3, #8
 81085e8:	2b08      	cmp	r3, #8
 81085ea:	d12f      	bne.n	810864c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 81085ec:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 81085f0:	9300      	str	r3, [sp, #0]
 81085f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 81085f4:	2200      	movs	r2, #0
 81085f6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 81085fa:	6878      	ldr	r0, [r7, #4]
 81085fc:	f000 f88e 	bl	810871c <UART_WaitOnFlagUntilTimeout>
 8108600:	4603      	mov	r3, r0
 8108602:	2b00      	cmp	r3, #0
 8108604:	d022      	beq.n	810864c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8108606:	687b      	ldr	r3, [r7, #4]
 8108608:	681b      	ldr	r3, [r3, #0]
 810860a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810860c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 810860e:	e853 3f00 	ldrex	r3, [r3]
 8108612:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8108614:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8108616:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 810861a:	653b      	str	r3, [r7, #80]	; 0x50
 810861c:	687b      	ldr	r3, [r7, #4]
 810861e:	681b      	ldr	r3, [r3, #0]
 8108620:	461a      	mov	r2, r3
 8108622:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8108624:	647b      	str	r3, [r7, #68]	; 0x44
 8108626:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108628:	6c39      	ldr	r1, [r7, #64]	; 0x40
 810862a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 810862c:	e841 2300 	strex	r3, r2, [r1]
 8108630:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8108632:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8108634:	2b00      	cmp	r3, #0
 8108636:	d1e6      	bne.n	8108606 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8108638:	687b      	ldr	r3, [r7, #4]
 810863a:	2220      	movs	r2, #32
 810863c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8108640:	687b      	ldr	r3, [r7, #4]
 8108642:	2200      	movs	r2, #0
 8108644:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8108648:	2303      	movs	r3, #3
 810864a:	e063      	b.n	8108714 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 810864c:	687b      	ldr	r3, [r7, #4]
 810864e:	681b      	ldr	r3, [r3, #0]
 8108650:	681b      	ldr	r3, [r3, #0]
 8108652:	f003 0304 	and.w	r3, r3, #4
 8108656:	2b04      	cmp	r3, #4
 8108658:	d149      	bne.n	81086ee <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 810865a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 810865e:	9300      	str	r3, [sp, #0]
 8108660:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8108662:	2200      	movs	r2, #0
 8108664:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8108668:	6878      	ldr	r0, [r7, #4]
 810866a:	f000 f857 	bl	810871c <UART_WaitOnFlagUntilTimeout>
 810866e:	4603      	mov	r3, r0
 8108670:	2b00      	cmp	r3, #0
 8108672:	d03c      	beq.n	81086ee <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8108674:	687b      	ldr	r3, [r7, #4]
 8108676:	681b      	ldr	r3, [r3, #0]
 8108678:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810867a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810867c:	e853 3f00 	ldrex	r3, [r3]
 8108680:	623b      	str	r3, [r7, #32]
   return(result);
 8108682:	6a3b      	ldr	r3, [r7, #32]
 8108684:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8108688:	64fb      	str	r3, [r7, #76]	; 0x4c
 810868a:	687b      	ldr	r3, [r7, #4]
 810868c:	681b      	ldr	r3, [r3, #0]
 810868e:	461a      	mov	r2, r3
 8108690:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8108692:	633b      	str	r3, [r7, #48]	; 0x30
 8108694:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108696:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8108698:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 810869a:	e841 2300 	strex	r3, r2, [r1]
 810869e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 81086a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 81086a2:	2b00      	cmp	r3, #0
 81086a4:	d1e6      	bne.n	8108674 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 81086a6:	687b      	ldr	r3, [r7, #4]
 81086a8:	681b      	ldr	r3, [r3, #0]
 81086aa:	3308      	adds	r3, #8
 81086ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81086ae:	693b      	ldr	r3, [r7, #16]
 81086b0:	e853 3f00 	ldrex	r3, [r3]
 81086b4:	60fb      	str	r3, [r7, #12]
   return(result);
 81086b6:	68fb      	ldr	r3, [r7, #12]
 81086b8:	f023 0301 	bic.w	r3, r3, #1
 81086bc:	64bb      	str	r3, [r7, #72]	; 0x48
 81086be:	687b      	ldr	r3, [r7, #4]
 81086c0:	681b      	ldr	r3, [r3, #0]
 81086c2:	3308      	adds	r3, #8
 81086c4:	6cba      	ldr	r2, [r7, #72]	; 0x48
 81086c6:	61fa      	str	r2, [r7, #28]
 81086c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 81086ca:	69b9      	ldr	r1, [r7, #24]
 81086cc:	69fa      	ldr	r2, [r7, #28]
 81086ce:	e841 2300 	strex	r3, r2, [r1]
 81086d2:	617b      	str	r3, [r7, #20]
   return(result);
 81086d4:	697b      	ldr	r3, [r7, #20]
 81086d6:	2b00      	cmp	r3, #0
 81086d8:	d1e5      	bne.n	81086a6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 81086da:	687b      	ldr	r3, [r7, #4]
 81086dc:	2220      	movs	r2, #32
 81086de:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 81086e2:	687b      	ldr	r3, [r7, #4]
 81086e4:	2200      	movs	r2, #0
 81086e6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 81086ea:	2303      	movs	r3, #3
 81086ec:	e012      	b.n	8108714 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 81086ee:	687b      	ldr	r3, [r7, #4]
 81086f0:	2220      	movs	r2, #32
 81086f2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 81086f6:	687b      	ldr	r3, [r7, #4]
 81086f8:	2220      	movs	r2, #32
 81086fa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 81086fe:	687b      	ldr	r3, [r7, #4]
 8108700:	2200      	movs	r2, #0
 8108702:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8108704:	687b      	ldr	r3, [r7, #4]
 8108706:	2200      	movs	r2, #0
 8108708:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 810870a:	687b      	ldr	r3, [r7, #4]
 810870c:	2200      	movs	r2, #0
 810870e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8108712:	2300      	movs	r3, #0
}
 8108714:	4618      	mov	r0, r3
 8108716:	3758      	adds	r7, #88	; 0x58
 8108718:	46bd      	mov	sp, r7
 810871a:	bd80      	pop	{r7, pc}

0810871c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 810871c:	b580      	push	{r7, lr}
 810871e:	b084      	sub	sp, #16
 8108720:	af00      	add	r7, sp, #0
 8108722:	60f8      	str	r0, [r7, #12]
 8108724:	60b9      	str	r1, [r7, #8]
 8108726:	603b      	str	r3, [r7, #0]
 8108728:	4613      	mov	r3, r2
 810872a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 810872c:	e049      	b.n	81087c2 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 810872e:	69bb      	ldr	r3, [r7, #24]
 8108730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8108734:	d045      	beq.n	81087c2 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8108736:	f7f9 fa63 	bl	8101c00 <HAL_GetTick>
 810873a:	4602      	mov	r2, r0
 810873c:	683b      	ldr	r3, [r7, #0]
 810873e:	1ad3      	subs	r3, r2, r3
 8108740:	69ba      	ldr	r2, [r7, #24]
 8108742:	429a      	cmp	r2, r3
 8108744:	d302      	bcc.n	810874c <UART_WaitOnFlagUntilTimeout+0x30>
 8108746:	69bb      	ldr	r3, [r7, #24]
 8108748:	2b00      	cmp	r3, #0
 810874a:	d101      	bne.n	8108750 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 810874c:	2303      	movs	r3, #3
 810874e:	e048      	b.n	81087e2 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8108750:	68fb      	ldr	r3, [r7, #12]
 8108752:	681b      	ldr	r3, [r3, #0]
 8108754:	681b      	ldr	r3, [r3, #0]
 8108756:	f003 0304 	and.w	r3, r3, #4
 810875a:	2b00      	cmp	r3, #0
 810875c:	d031      	beq.n	81087c2 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 810875e:	68fb      	ldr	r3, [r7, #12]
 8108760:	681b      	ldr	r3, [r3, #0]
 8108762:	69db      	ldr	r3, [r3, #28]
 8108764:	f003 0308 	and.w	r3, r3, #8
 8108768:	2b08      	cmp	r3, #8
 810876a:	d110      	bne.n	810878e <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 810876c:	68fb      	ldr	r3, [r7, #12]
 810876e:	681b      	ldr	r3, [r3, #0]
 8108770:	2208      	movs	r2, #8
 8108772:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8108774:	68f8      	ldr	r0, [r7, #12]
 8108776:	f000 f838 	bl	81087ea <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 810877a:	68fb      	ldr	r3, [r7, #12]
 810877c:	2208      	movs	r2, #8
 810877e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8108782:	68fb      	ldr	r3, [r7, #12]
 8108784:	2200      	movs	r2, #0
 8108786:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

           return HAL_ERROR;
 810878a:	2301      	movs	r3, #1
 810878c:	e029      	b.n	81087e2 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 810878e:	68fb      	ldr	r3, [r7, #12]
 8108790:	681b      	ldr	r3, [r3, #0]
 8108792:	69db      	ldr	r3, [r3, #28]
 8108794:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8108798:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 810879c:	d111      	bne.n	81087c2 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 810879e:	68fb      	ldr	r3, [r7, #12]
 81087a0:	681b      	ldr	r3, [r3, #0]
 81087a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 81087a6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 81087a8:	68f8      	ldr	r0, [r7, #12]
 81087aa:	f000 f81e 	bl	81087ea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 81087ae:	68fb      	ldr	r3, [r7, #12]
 81087b0:	2220      	movs	r2, #32
 81087b2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 81087b6:	68fb      	ldr	r3, [r7, #12]
 81087b8:	2200      	movs	r2, #0
 81087ba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 81087be:	2303      	movs	r3, #3
 81087c0:	e00f      	b.n	81087e2 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 81087c2:	68fb      	ldr	r3, [r7, #12]
 81087c4:	681b      	ldr	r3, [r3, #0]
 81087c6:	69da      	ldr	r2, [r3, #28]
 81087c8:	68bb      	ldr	r3, [r7, #8]
 81087ca:	4013      	ands	r3, r2
 81087cc:	68ba      	ldr	r2, [r7, #8]
 81087ce:	429a      	cmp	r2, r3
 81087d0:	bf0c      	ite	eq
 81087d2:	2301      	moveq	r3, #1
 81087d4:	2300      	movne	r3, #0
 81087d6:	b2db      	uxtb	r3, r3
 81087d8:	461a      	mov	r2, r3
 81087da:	79fb      	ldrb	r3, [r7, #7]
 81087dc:	429a      	cmp	r2, r3
 81087de:	d0a6      	beq.n	810872e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 81087e0:	2300      	movs	r3, #0
}
 81087e2:	4618      	mov	r0, r3
 81087e4:	3710      	adds	r7, #16
 81087e6:	46bd      	mov	sp, r7
 81087e8:	bd80      	pop	{r7, pc}

081087ea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 81087ea:	b480      	push	{r7}
 81087ec:	b095      	sub	sp, #84	; 0x54
 81087ee:	af00      	add	r7, sp, #0
 81087f0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 81087f2:	687b      	ldr	r3, [r7, #4]
 81087f4:	681b      	ldr	r3, [r3, #0]
 81087f6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 81087f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 81087fa:	e853 3f00 	ldrex	r3, [r3]
 81087fe:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8108800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8108802:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8108806:	64fb      	str	r3, [r7, #76]	; 0x4c
 8108808:	687b      	ldr	r3, [r7, #4]
 810880a:	681b      	ldr	r3, [r3, #0]
 810880c:	461a      	mov	r2, r3
 810880e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8108810:	643b      	str	r3, [r7, #64]	; 0x40
 8108812:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108814:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8108816:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8108818:	e841 2300 	strex	r3, r2, [r1]
 810881c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 810881e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8108820:	2b00      	cmp	r3, #0
 8108822:	d1e6      	bne.n	81087f2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8108824:	687b      	ldr	r3, [r7, #4]
 8108826:	681b      	ldr	r3, [r3, #0]
 8108828:	3308      	adds	r3, #8
 810882a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810882c:	6a3b      	ldr	r3, [r7, #32]
 810882e:	e853 3f00 	ldrex	r3, [r3]
 8108832:	61fb      	str	r3, [r7, #28]
   return(result);
 8108834:	69fb      	ldr	r3, [r7, #28]
 8108836:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 810883a:	f023 0301 	bic.w	r3, r3, #1
 810883e:	64bb      	str	r3, [r7, #72]	; 0x48
 8108840:	687b      	ldr	r3, [r7, #4]
 8108842:	681b      	ldr	r3, [r3, #0]
 8108844:	3308      	adds	r3, #8
 8108846:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8108848:	62fa      	str	r2, [r7, #44]	; 0x2c
 810884a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 810884c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 810884e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8108850:	e841 2300 	strex	r3, r2, [r1]
 8108854:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8108856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8108858:	2b00      	cmp	r3, #0
 810885a:	d1e3      	bne.n	8108824 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 810885c:	687b      	ldr	r3, [r7, #4]
 810885e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8108860:	2b01      	cmp	r3, #1
 8108862:	d118      	bne.n	8108896 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8108864:	687b      	ldr	r3, [r7, #4]
 8108866:	681b      	ldr	r3, [r3, #0]
 8108868:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 810886a:	68fb      	ldr	r3, [r7, #12]
 810886c:	e853 3f00 	ldrex	r3, [r3]
 8108870:	60bb      	str	r3, [r7, #8]
   return(result);
 8108872:	68bb      	ldr	r3, [r7, #8]
 8108874:	f023 0310 	bic.w	r3, r3, #16
 8108878:	647b      	str	r3, [r7, #68]	; 0x44
 810887a:	687b      	ldr	r3, [r7, #4]
 810887c:	681b      	ldr	r3, [r3, #0]
 810887e:	461a      	mov	r2, r3
 8108880:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8108882:	61bb      	str	r3, [r7, #24]
 8108884:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8108886:	6979      	ldr	r1, [r7, #20]
 8108888:	69ba      	ldr	r2, [r7, #24]
 810888a:	e841 2300 	strex	r3, r2, [r1]
 810888e:	613b      	str	r3, [r7, #16]
   return(result);
 8108890:	693b      	ldr	r3, [r7, #16]
 8108892:	2b00      	cmp	r3, #0
 8108894:	d1e6      	bne.n	8108864 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8108896:	687b      	ldr	r3, [r7, #4]
 8108898:	2220      	movs	r2, #32
 810889a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 810889e:	687b      	ldr	r3, [r7, #4]
 81088a0:	2200      	movs	r2, #0
 81088a2:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 81088a4:	687b      	ldr	r3, [r7, #4]
 81088a6:	2200      	movs	r2, #0
 81088a8:	675a      	str	r2, [r3, #116]	; 0x74
}
 81088aa:	bf00      	nop
 81088ac:	3754      	adds	r7, #84	; 0x54
 81088ae:	46bd      	mov	sp, r7
 81088b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81088b4:	4770      	bx	lr

081088b6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 81088b6:	b480      	push	{r7}
 81088b8:	b085      	sub	sp, #20
 81088ba:	af00      	add	r7, sp, #0
 81088bc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 81088be:	687b      	ldr	r3, [r7, #4]
 81088c0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 81088c4:	2b01      	cmp	r3, #1
 81088c6:	d101      	bne.n	81088cc <HAL_UARTEx_DisableFifoMode+0x16>
 81088c8:	2302      	movs	r3, #2
 81088ca:	e027      	b.n	810891c <HAL_UARTEx_DisableFifoMode+0x66>
 81088cc:	687b      	ldr	r3, [r7, #4]
 81088ce:	2201      	movs	r2, #1
 81088d0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 81088d4:	687b      	ldr	r3, [r7, #4]
 81088d6:	2224      	movs	r2, #36	; 0x24
 81088d8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81088dc:	687b      	ldr	r3, [r7, #4]
 81088de:	681b      	ldr	r3, [r3, #0]
 81088e0:	681b      	ldr	r3, [r3, #0]
 81088e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81088e4:	687b      	ldr	r3, [r7, #4]
 81088e6:	681b      	ldr	r3, [r3, #0]
 81088e8:	681a      	ldr	r2, [r3, #0]
 81088ea:	687b      	ldr	r3, [r7, #4]
 81088ec:	681b      	ldr	r3, [r3, #0]
 81088ee:	f022 0201 	bic.w	r2, r2, #1
 81088f2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 81088f4:	68fb      	ldr	r3, [r7, #12]
 81088f6:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 81088fa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 81088fc:	687b      	ldr	r3, [r7, #4]
 81088fe:	2200      	movs	r2, #0
 8108900:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8108902:	687b      	ldr	r3, [r7, #4]
 8108904:	681b      	ldr	r3, [r3, #0]
 8108906:	68fa      	ldr	r2, [r7, #12]
 8108908:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810890a:	687b      	ldr	r3, [r7, #4]
 810890c:	2220      	movs	r2, #32
 810890e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8108912:	687b      	ldr	r3, [r7, #4]
 8108914:	2200      	movs	r2, #0
 8108916:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 810891a:	2300      	movs	r3, #0
}
 810891c:	4618      	mov	r0, r3
 810891e:	3714      	adds	r7, #20
 8108920:	46bd      	mov	sp, r7
 8108922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108926:	4770      	bx	lr

08108928 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8108928:	b580      	push	{r7, lr}
 810892a:	b084      	sub	sp, #16
 810892c:	af00      	add	r7, sp, #0
 810892e:	6078      	str	r0, [r7, #4]
 8108930:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8108932:	687b      	ldr	r3, [r7, #4]
 8108934:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8108938:	2b01      	cmp	r3, #1
 810893a:	d101      	bne.n	8108940 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 810893c:	2302      	movs	r3, #2
 810893e:	e02d      	b.n	810899c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8108940:	687b      	ldr	r3, [r7, #4]
 8108942:	2201      	movs	r2, #1
 8108944:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8108948:	687b      	ldr	r3, [r7, #4]
 810894a:	2224      	movs	r2, #36	; 0x24
 810894c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8108950:	687b      	ldr	r3, [r7, #4]
 8108952:	681b      	ldr	r3, [r3, #0]
 8108954:	681b      	ldr	r3, [r3, #0]
 8108956:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8108958:	687b      	ldr	r3, [r7, #4]
 810895a:	681b      	ldr	r3, [r3, #0]
 810895c:	681a      	ldr	r2, [r3, #0]
 810895e:	687b      	ldr	r3, [r7, #4]
 8108960:	681b      	ldr	r3, [r3, #0]
 8108962:	f022 0201 	bic.w	r2, r2, #1
 8108966:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8108968:	687b      	ldr	r3, [r7, #4]
 810896a:	681b      	ldr	r3, [r3, #0]
 810896c:	689b      	ldr	r3, [r3, #8]
 810896e:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8108972:	687b      	ldr	r3, [r7, #4]
 8108974:	681b      	ldr	r3, [r3, #0]
 8108976:	683a      	ldr	r2, [r7, #0]
 8108978:	430a      	orrs	r2, r1
 810897a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 810897c:	6878      	ldr	r0, [r7, #4]
 810897e:	f000 f84f 	bl	8108a20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8108982:	687b      	ldr	r3, [r7, #4]
 8108984:	681b      	ldr	r3, [r3, #0]
 8108986:	68fa      	ldr	r2, [r7, #12]
 8108988:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 810898a:	687b      	ldr	r3, [r7, #4]
 810898c:	2220      	movs	r2, #32
 810898e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8108992:	687b      	ldr	r3, [r7, #4]
 8108994:	2200      	movs	r2, #0
 8108996:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 810899a:	2300      	movs	r3, #0
}
 810899c:	4618      	mov	r0, r3
 810899e:	3710      	adds	r7, #16
 81089a0:	46bd      	mov	sp, r7
 81089a2:	bd80      	pop	{r7, pc}

081089a4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 81089a4:	b580      	push	{r7, lr}
 81089a6:	b084      	sub	sp, #16
 81089a8:	af00      	add	r7, sp, #0
 81089aa:	6078      	str	r0, [r7, #4]
 81089ac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 81089ae:	687b      	ldr	r3, [r7, #4]
 81089b0:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 81089b4:	2b01      	cmp	r3, #1
 81089b6:	d101      	bne.n	81089bc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 81089b8:	2302      	movs	r3, #2
 81089ba:	e02d      	b.n	8108a18 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 81089bc:	687b      	ldr	r3, [r7, #4]
 81089be:	2201      	movs	r2, #1
 81089c0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 81089c4:	687b      	ldr	r3, [r7, #4]
 81089c6:	2224      	movs	r2, #36	; 0x24
 81089c8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 81089cc:	687b      	ldr	r3, [r7, #4]
 81089ce:	681b      	ldr	r3, [r3, #0]
 81089d0:	681b      	ldr	r3, [r3, #0]
 81089d2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 81089d4:	687b      	ldr	r3, [r7, #4]
 81089d6:	681b      	ldr	r3, [r3, #0]
 81089d8:	681a      	ldr	r2, [r3, #0]
 81089da:	687b      	ldr	r3, [r7, #4]
 81089dc:	681b      	ldr	r3, [r3, #0]
 81089de:	f022 0201 	bic.w	r2, r2, #1
 81089e2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 81089e4:	687b      	ldr	r3, [r7, #4]
 81089e6:	681b      	ldr	r3, [r3, #0]
 81089e8:	689b      	ldr	r3, [r3, #8]
 81089ea:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 81089ee:	687b      	ldr	r3, [r7, #4]
 81089f0:	681b      	ldr	r3, [r3, #0]
 81089f2:	683a      	ldr	r2, [r7, #0]
 81089f4:	430a      	orrs	r2, r1
 81089f6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 81089f8:	6878      	ldr	r0, [r7, #4]
 81089fa:	f000 f811 	bl	8108a20 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 81089fe:	687b      	ldr	r3, [r7, #4]
 8108a00:	681b      	ldr	r3, [r3, #0]
 8108a02:	68fa      	ldr	r2, [r7, #12]
 8108a04:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8108a06:	687b      	ldr	r3, [r7, #4]
 8108a08:	2220      	movs	r2, #32
 8108a0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8108a0e:	687b      	ldr	r3, [r7, #4]
 8108a10:	2200      	movs	r2, #0
 8108a12:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8108a16:	2300      	movs	r3, #0
}
 8108a18:	4618      	mov	r0, r3
 8108a1a:	3710      	adds	r7, #16
 8108a1c:	46bd      	mov	sp, r7
 8108a1e:	bd80      	pop	{r7, pc}

08108a20 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8108a20:	b480      	push	{r7}
 8108a22:	b085      	sub	sp, #20
 8108a24:	af00      	add	r7, sp, #0
 8108a26:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8108a28:	687b      	ldr	r3, [r7, #4]
 8108a2a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8108a2c:	2b00      	cmp	r3, #0
 8108a2e:	d108      	bne.n	8108a42 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8108a30:	687b      	ldr	r3, [r7, #4]
 8108a32:	2201      	movs	r2, #1
 8108a34:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8108a38:	687b      	ldr	r3, [r7, #4]
 8108a3a:	2201      	movs	r2, #1
 8108a3c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8108a40:	e031      	b.n	8108aa6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8108a42:	2310      	movs	r3, #16
 8108a44:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8108a46:	2310      	movs	r3, #16
 8108a48:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8108a4a:	687b      	ldr	r3, [r7, #4]
 8108a4c:	681b      	ldr	r3, [r3, #0]
 8108a4e:	689b      	ldr	r3, [r3, #8]
 8108a50:	0e5b      	lsrs	r3, r3, #25
 8108a52:	b2db      	uxtb	r3, r3
 8108a54:	f003 0307 	and.w	r3, r3, #7
 8108a58:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8108a5a:	687b      	ldr	r3, [r7, #4]
 8108a5c:	681b      	ldr	r3, [r3, #0]
 8108a5e:	689b      	ldr	r3, [r3, #8]
 8108a60:	0f5b      	lsrs	r3, r3, #29
 8108a62:	b2db      	uxtb	r3, r3
 8108a64:	f003 0307 	and.w	r3, r3, #7
 8108a68:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8108a6a:	7bbb      	ldrb	r3, [r7, #14]
 8108a6c:	7b3a      	ldrb	r2, [r7, #12]
 8108a6e:	4911      	ldr	r1, [pc, #68]	; (8108ab4 <UARTEx_SetNbDataToProcess+0x94>)
 8108a70:	5c8a      	ldrb	r2, [r1, r2]
 8108a72:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8108a76:	7b3a      	ldrb	r2, [r7, #12]
 8108a78:	490f      	ldr	r1, [pc, #60]	; (8108ab8 <UARTEx_SetNbDataToProcess+0x98>)
 8108a7a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8108a7c:	fb93 f3f2 	sdiv	r3, r3, r2
 8108a80:	b29a      	uxth	r2, r3
 8108a82:	687b      	ldr	r3, [r7, #4]
 8108a84:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8108a88:	7bfb      	ldrb	r3, [r7, #15]
 8108a8a:	7b7a      	ldrb	r2, [r7, #13]
 8108a8c:	4909      	ldr	r1, [pc, #36]	; (8108ab4 <UARTEx_SetNbDataToProcess+0x94>)
 8108a8e:	5c8a      	ldrb	r2, [r1, r2]
 8108a90:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8108a94:	7b7a      	ldrb	r2, [r7, #13]
 8108a96:	4908      	ldr	r1, [pc, #32]	; (8108ab8 <UARTEx_SetNbDataToProcess+0x98>)
 8108a98:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8108a9a:	fb93 f3f2 	sdiv	r3, r3, r2
 8108a9e:	b29a      	uxth	r2, r3
 8108aa0:	687b      	ldr	r3, [r7, #4]
 8108aa2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8108aa6:	bf00      	nop
 8108aa8:	3714      	adds	r7, #20
 8108aaa:	46bd      	mov	sp, r7
 8108aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108ab0:	4770      	bx	lr
 8108ab2:	bf00      	nop
 8108ab4:	08109aec 	.word	0x08109aec
 8108ab8:	08109af4 	.word	0x08109af4

08108abc <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 8108abc:	b480      	push	{r7}
 8108abe:	b083      	sub	sp, #12
 8108ac0:	af00      	add	r7, sp, #0
 8108ac2:	6078      	str	r0, [r7, #4]
 8108ac4:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8108ac6:	683b      	ldr	r3, [r7, #0]
 8108ac8:	681b      	ldr	r3, [r3, #0]
 8108aca:	2b00      	cmp	r3, #0
 8108acc:	d123      	bne.n	8108b16 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8108ace:	687b      	ldr	r3, [r7, #4]
 8108ad0:	681b      	ldr	r3, [r3, #0]
 8108ad2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8108ad6:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8108ada:	683a      	ldr	r2, [r7, #0]
 8108adc:	6851      	ldr	r1, [r2, #4]
 8108ade:	683a      	ldr	r2, [r7, #0]
 8108ae0:	6892      	ldr	r2, [r2, #8]
 8108ae2:	4311      	orrs	r1, r2
 8108ae4:	683a      	ldr	r2, [r7, #0]
 8108ae6:	68d2      	ldr	r2, [r2, #12]
 8108ae8:	4311      	orrs	r1, r2
 8108aea:	683a      	ldr	r2, [r7, #0]
 8108aec:	6912      	ldr	r2, [r2, #16]
 8108aee:	4311      	orrs	r1, r2
 8108af0:	683a      	ldr	r2, [r7, #0]
 8108af2:	6952      	ldr	r2, [r2, #20]
 8108af4:	4311      	orrs	r1, r2
 8108af6:	683a      	ldr	r2, [r7, #0]
 8108af8:	6992      	ldr	r2, [r2, #24]
 8108afa:	4311      	orrs	r1, r2
 8108afc:	683a      	ldr	r2, [r7, #0]
 8108afe:	69d2      	ldr	r2, [r2, #28]
 8108b00:	4311      	orrs	r1, r2
 8108b02:	683a      	ldr	r2, [r7, #0]
 8108b04:	6a12      	ldr	r2, [r2, #32]
 8108b06:	4311      	orrs	r1, r2
 8108b08:	683a      	ldr	r2, [r7, #0]
 8108b0a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8108b0c:	430a      	orrs	r2, r1
 8108b0e:	431a      	orrs	r2, r3
 8108b10:	687b      	ldr	r3, [r7, #4]
 8108b12:	601a      	str	r2, [r3, #0]
 8108b14:	e028      	b.n	8108b68 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8108b16:	687b      	ldr	r3, [r7, #4]
 8108b18:	681b      	ldr	r3, [r3, #0]
 8108b1a:	f423 42f8 	bic.w	r2, r3, #31744	; 0x7c00
 8108b1e:	683b      	ldr	r3, [r7, #0]
 8108b20:	69d9      	ldr	r1, [r3, #28]
 8108b22:	683b      	ldr	r3, [r7, #0]
 8108b24:	6a1b      	ldr	r3, [r3, #32]
 8108b26:	4319      	orrs	r1, r3
 8108b28:	683b      	ldr	r3, [r7, #0]
 8108b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8108b2c:	430b      	orrs	r3, r1
 8108b2e:	431a      	orrs	r2, r3
 8108b30:	687b      	ldr	r3, [r7, #4]
 8108b32:	601a      	str	r2, [r3, #0]
               FMC_SDCRx_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8108b34:	687b      	ldr	r3, [r7, #4]
 8108b36:	685b      	ldr	r3, [r3, #4]
 8108b38:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8108b3c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8108b40:	683a      	ldr	r2, [r7, #0]
 8108b42:	6851      	ldr	r1, [r2, #4]
 8108b44:	683a      	ldr	r2, [r7, #0]
 8108b46:	6892      	ldr	r2, [r2, #8]
 8108b48:	4311      	orrs	r1, r2
 8108b4a:	683a      	ldr	r2, [r7, #0]
 8108b4c:	68d2      	ldr	r2, [r2, #12]
 8108b4e:	4311      	orrs	r1, r2
 8108b50:	683a      	ldr	r2, [r7, #0]
 8108b52:	6912      	ldr	r2, [r2, #16]
 8108b54:	4311      	orrs	r1, r2
 8108b56:	683a      	ldr	r2, [r7, #0]
 8108b58:	6952      	ldr	r2, [r2, #20]
 8108b5a:	4311      	orrs	r1, r2
 8108b5c:	683a      	ldr	r2, [r7, #0]
 8108b5e:	6992      	ldr	r2, [r2, #24]
 8108b60:	430a      	orrs	r2, r1
 8108b62:	431a      	orrs	r2, r3
 8108b64:	687b      	ldr	r3, [r7, #4]
 8108b66:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8108b68:	2300      	movs	r3, #0
}
 8108b6a:	4618      	mov	r0, r3
 8108b6c:	370c      	adds	r7, #12
 8108b6e:	46bd      	mov	sp, r7
 8108b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108b74:	4770      	bx	lr

08108b76 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8108b76:	b480      	push	{r7}
 8108b78:	b085      	sub	sp, #20
 8108b7a:	af00      	add	r7, sp, #0
 8108b7c:	60f8      	str	r0, [r7, #12]
 8108b7e:	60b9      	str	r1, [r7, #8]
 8108b80:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8108b82:	687b      	ldr	r3, [r7, #4]
 8108b84:	2b00      	cmp	r3, #0
 8108b86:	d128      	bne.n	8108bda <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8108b88:	68fb      	ldr	r3, [r7, #12]
 8108b8a:	689b      	ldr	r3, [r3, #8]
 8108b8c:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8108b90:	68bb      	ldr	r3, [r7, #8]
 8108b92:	681b      	ldr	r3, [r3, #0]
 8108b94:	1e59      	subs	r1, r3, #1
 8108b96:	68bb      	ldr	r3, [r7, #8]
 8108b98:	685b      	ldr	r3, [r3, #4]
 8108b9a:	3b01      	subs	r3, #1
 8108b9c:	011b      	lsls	r3, r3, #4
 8108b9e:	4319      	orrs	r1, r3
 8108ba0:	68bb      	ldr	r3, [r7, #8]
 8108ba2:	689b      	ldr	r3, [r3, #8]
 8108ba4:	3b01      	subs	r3, #1
 8108ba6:	021b      	lsls	r3, r3, #8
 8108ba8:	4319      	orrs	r1, r3
 8108baa:	68bb      	ldr	r3, [r7, #8]
 8108bac:	68db      	ldr	r3, [r3, #12]
 8108bae:	3b01      	subs	r3, #1
 8108bb0:	031b      	lsls	r3, r3, #12
 8108bb2:	4319      	orrs	r1, r3
 8108bb4:	68bb      	ldr	r3, [r7, #8]
 8108bb6:	691b      	ldr	r3, [r3, #16]
 8108bb8:	3b01      	subs	r3, #1
 8108bba:	041b      	lsls	r3, r3, #16
 8108bbc:	4319      	orrs	r1, r3
 8108bbe:	68bb      	ldr	r3, [r7, #8]
 8108bc0:	695b      	ldr	r3, [r3, #20]
 8108bc2:	3b01      	subs	r3, #1
 8108bc4:	051b      	lsls	r3, r3, #20
 8108bc6:	4319      	orrs	r1, r3
 8108bc8:	68bb      	ldr	r3, [r7, #8]
 8108bca:	699b      	ldr	r3, [r3, #24]
 8108bcc:	3b01      	subs	r3, #1
 8108bce:	061b      	lsls	r3, r3, #24
 8108bd0:	430b      	orrs	r3, r1
 8108bd2:	431a      	orrs	r2, r3
 8108bd4:	68fb      	ldr	r3, [r7, #12]
 8108bd6:	609a      	str	r2, [r3, #8]
 8108bd8:	e02f      	b.n	8108c3a <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTRx_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8108bda:	68fb      	ldr	r3, [r7, #12]
 8108bdc:	689b      	ldr	r3, [r3, #8]
 8108bde:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8108be2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8108be6:	68ba      	ldr	r2, [r7, #8]
 8108be8:	68d2      	ldr	r2, [r2, #12]
 8108bea:	3a01      	subs	r2, #1
 8108bec:	0311      	lsls	r1, r2, #12
 8108bee:	68ba      	ldr	r2, [r7, #8]
 8108bf0:	6952      	ldr	r2, [r2, #20]
 8108bf2:	3a01      	subs	r2, #1
 8108bf4:	0512      	lsls	r2, r2, #20
 8108bf6:	430a      	orrs	r2, r1
 8108bf8:	431a      	orrs	r2, r3
 8108bfa:	68fb      	ldr	r3, [r7, #12]
 8108bfc:	609a      	str	r2, [r3, #8]
               FMC_SDTRx_TRC |
               FMC_SDTRx_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTRx_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTRx_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8108bfe:	68fb      	ldr	r3, [r7, #12]
 8108c00:	68db      	ldr	r3, [r3, #12]
 8108c02:	f003 4270 	and.w	r2, r3, #4026531840	; 0xf0000000
 8108c06:	68bb      	ldr	r3, [r7, #8]
 8108c08:	681b      	ldr	r3, [r3, #0]
 8108c0a:	1e59      	subs	r1, r3, #1
 8108c0c:	68bb      	ldr	r3, [r7, #8]
 8108c0e:	685b      	ldr	r3, [r3, #4]
 8108c10:	3b01      	subs	r3, #1
 8108c12:	011b      	lsls	r3, r3, #4
 8108c14:	4319      	orrs	r1, r3
 8108c16:	68bb      	ldr	r3, [r7, #8]
 8108c18:	689b      	ldr	r3, [r3, #8]
 8108c1a:	3b01      	subs	r3, #1
 8108c1c:	021b      	lsls	r3, r3, #8
 8108c1e:	4319      	orrs	r1, r3
 8108c20:	68bb      	ldr	r3, [r7, #8]
 8108c22:	691b      	ldr	r3, [r3, #16]
 8108c24:	3b01      	subs	r3, #1
 8108c26:	041b      	lsls	r3, r3, #16
 8108c28:	4319      	orrs	r1, r3
 8108c2a:	68bb      	ldr	r3, [r7, #8]
 8108c2c:	699b      	ldr	r3, [r3, #24]
 8108c2e:	3b01      	subs	r3, #1
 8108c30:	061b      	lsls	r3, r3, #24
 8108c32:	430b      	orrs	r3, r1
 8108c34:	431a      	orrs	r2, r3
 8108c36:	68fb      	ldr	r3, [r7, #12]
 8108c38:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTRx_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTRx_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTRx_TRCD_Pos)));
  }

  return HAL_OK;
 8108c3a:	2300      	movs	r3, #0
}
 8108c3c:	4618      	mov	r0, r3
 8108c3e:	3714      	adds	r7, #20
 8108c40:	46bd      	mov	sp, r7
 8108c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108c46:	4770      	bx	lr

08108c48 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8108c48:	b084      	sub	sp, #16
 8108c4a:	b480      	push	{r7}
 8108c4c:	b085      	sub	sp, #20
 8108c4e:	af00      	add	r7, sp, #0
 8108c50:	6078      	str	r0, [r7, #4]
 8108c52:	f107 001c 	add.w	r0, r7, #28
 8108c56:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8108c5a:	2300      	movs	r3, #0
 8108c5c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 8108c5e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 8108c60:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 8108c62:	431a      	orrs	r2, r3
             Init.BusWide             | \
 8108c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockPowerSave      | \
 8108c66:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 8108c68:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.BusWide             | \
 8108c6a:	431a      	orrs	r2, r3
             Init.ClockDiv
 8108c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.HardwareFlowControl | \
 8108c6e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 8108c70:	68fa      	ldr	r2, [r7, #12]
 8108c72:	4313      	orrs	r3, r2
 8108c74:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 8108c76:	687b      	ldr	r3, [r7, #4]
 8108c78:	685a      	ldr	r2, [r3, #4]
 8108c7a:	4b07      	ldr	r3, [pc, #28]	; (8108c98 <SDMMC_Init+0x50>)
 8108c7c:	4013      	ands	r3, r2
 8108c7e:	68fa      	ldr	r2, [r7, #12]
 8108c80:	431a      	orrs	r2, r3
 8108c82:	687b      	ldr	r3, [r7, #4]
 8108c84:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8108c86:	2300      	movs	r3, #0
}
 8108c88:	4618      	mov	r0, r3
 8108c8a:	3714      	adds	r7, #20
 8108c8c:	46bd      	mov	sp, r7
 8108c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108c92:	b004      	add	sp, #16
 8108c94:	4770      	bx	lr
 8108c96:	bf00      	nop
 8108c98:	ffc02c00 	.word	0xffc02c00

08108c9c <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 8108c9c:	b480      	push	{r7}
 8108c9e:	b083      	sub	sp, #12
 8108ca0:	af00      	add	r7, sp, #0
 8108ca2:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 8108ca4:	687b      	ldr	r3, [r7, #4]
 8108ca6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8108caa:	4618      	mov	r0, r3
 8108cac:	370c      	adds	r7, #12
 8108cae:	46bd      	mov	sp, r7
 8108cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108cb4:	4770      	bx	lr

08108cb6 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8108cb6:	b480      	push	{r7}
 8108cb8:	b083      	sub	sp, #12
 8108cba:	af00      	add	r7, sp, #0
 8108cbc:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8108cbe:	687b      	ldr	r3, [r7, #4]
 8108cc0:	681b      	ldr	r3, [r3, #0]
 8108cc2:	f043 0203 	orr.w	r2, r3, #3
 8108cc6:	687b      	ldr	r3, [r7, #4]
 8108cc8:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8108cca:	2300      	movs	r3, #0
}
 8108ccc:	4618      	mov	r0, r3
 8108cce:	370c      	adds	r7, #12
 8108cd0:	46bd      	mov	sp, r7
 8108cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108cd6:	4770      	bx	lr

08108cd8 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)
{
 8108cd8:	b480      	push	{r7}
 8108cda:	b083      	sub	sp, #12
 8108cdc:	af00      	add	r7, sp, #0
 8108cde:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8108ce0:	687b      	ldr	r3, [r7, #4]
 8108ce2:	681b      	ldr	r3, [r3, #0]
 8108ce4:	f003 0303 	and.w	r3, r3, #3
}
 8108ce8:	4618      	mov	r0, r3
 8108cea:	370c      	adds	r7, #12
 8108cec:	46bd      	mov	sp, r7
 8108cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108cf2:	4770      	bx	lr

08108cf4 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8108cf4:	b480      	push	{r7}
 8108cf6:	b085      	sub	sp, #20
 8108cf8:	af00      	add	r7, sp, #0
 8108cfa:	6078      	str	r0, [r7, #4]
 8108cfc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8108cfe:	2300      	movs	r3, #0
 8108d00:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8108d02:	683b      	ldr	r3, [r7, #0]
 8108d04:	681a      	ldr	r2, [r3, #0]
 8108d06:	687b      	ldr	r3, [r7, #4]
 8108d08:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8108d0a:	683b      	ldr	r3, [r7, #0]
 8108d0c:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8108d0e:	683b      	ldr	r3, [r7, #0]
 8108d10:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8108d12:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8108d14:	683b      	ldr	r3, [r7, #0]
 8108d16:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 8108d18:	431a      	orrs	r2, r3
                       Command->CPSM);
 8108d1a:	683b      	ldr	r3, [r7, #0]
 8108d1c:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8108d1e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8108d20:	68fa      	ldr	r2, [r7, #12]
 8108d22:	4313      	orrs	r3, r2
 8108d24:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 8108d26:	687b      	ldr	r3, [r7, #4]
 8108d28:	68da      	ldr	r2, [r3, #12]
 8108d2a:	4b06      	ldr	r3, [pc, #24]	; (8108d44 <SDMMC_SendCommand+0x50>)
 8108d2c:	4013      	ands	r3, r2
 8108d2e:	68fa      	ldr	r2, [r7, #12]
 8108d30:	431a      	orrs	r2, r3
 8108d32:	687b      	ldr	r3, [r7, #4]
 8108d34:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8108d36:	2300      	movs	r3, #0
}
 8108d38:	4618      	mov	r0, r3
 8108d3a:	3714      	adds	r7, #20
 8108d3c:	46bd      	mov	sp, r7
 8108d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108d42:	4770      	bx	lr
 8108d44:	fffee0c0 	.word	0xfffee0c0

08108d48 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 8108d48:	b480      	push	{r7}
 8108d4a:	b083      	sub	sp, #12
 8108d4c:	af00      	add	r7, sp, #0
 8108d4e:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8108d50:	687b      	ldr	r3, [r7, #4]
 8108d52:	691b      	ldr	r3, [r3, #16]
 8108d54:	b2db      	uxtb	r3, r3
}
 8108d56:	4618      	mov	r0, r3
 8108d58:	370c      	adds	r7, #12
 8108d5a:	46bd      	mov	sp, r7
 8108d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108d60:	4770      	bx	lr

08108d62 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8108d62:	b480      	push	{r7}
 8108d64:	b085      	sub	sp, #20
 8108d66:	af00      	add	r7, sp, #0
 8108d68:	6078      	str	r0, [r7, #4]
 8108d6a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8108d6c:	687b      	ldr	r3, [r7, #4]
 8108d6e:	3314      	adds	r3, #20
 8108d70:	461a      	mov	r2, r3
 8108d72:	683b      	ldr	r3, [r7, #0]
 8108d74:	4413      	add	r3, r2
 8108d76:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 8108d78:	68fb      	ldr	r3, [r7, #12]
 8108d7a:	681b      	ldr	r3, [r3, #0]
}
 8108d7c:	4618      	mov	r0, r3
 8108d7e:	3714      	adds	r7, #20
 8108d80:	46bd      	mov	sp, r7
 8108d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108d86:	4770      	bx	lr

08108d88 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef *Data)
{
 8108d88:	b480      	push	{r7}
 8108d8a:	b085      	sub	sp, #20
 8108d8c:	af00      	add	r7, sp, #0
 8108d8e:	6078      	str	r0, [r7, #4]
 8108d90:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8108d92:	2300      	movs	r3, #0
 8108d94:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8108d96:	683b      	ldr	r3, [r7, #0]
 8108d98:	681a      	ldr	r2, [r3, #0]
 8108d9a:	687b      	ldr	r3, [r7, #4]
 8108d9c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8108d9e:	683b      	ldr	r3, [r7, #0]
 8108da0:	685a      	ldr	r2, [r3, #4]
 8108da2:	687b      	ldr	r3, [r7, #4]
 8108da4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8108da6:	683b      	ldr	r3, [r7, #0]
 8108da8:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 8108daa:	683b      	ldr	r3, [r7, #0]
 8108dac:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8108dae:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8108db0:	683b      	ldr	r3, [r7, #0]
 8108db2:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8108db4:	431a      	orrs	r2, r3
                       Data->DPSM);
 8108db6:	683b      	ldr	r3, [r7, #0]
 8108db8:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 8108dba:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8108dbc:	68fa      	ldr	r2, [r7, #12]
 8108dbe:	4313      	orrs	r3, r2
 8108dc0:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8108dc2:	687b      	ldr	r3, [r7, #4]
 8108dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8108dc6:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8108dca:	68fb      	ldr	r3, [r7, #12]
 8108dcc:	431a      	orrs	r2, r3
 8108dce:	687b      	ldr	r3, [r7, #4]
 8108dd0:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8108dd2:	2300      	movs	r3, #0

}
 8108dd4:	4618      	mov	r0, r3
 8108dd6:	3714      	adds	r7, #20
 8108dd8:	46bd      	mov	sp, r7
 8108dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8108dde:	4770      	bx	lr

08108de0 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8108de0:	b580      	push	{r7, lr}
 8108de2:	b088      	sub	sp, #32
 8108de4:	af00      	add	r7, sp, #0
 8108de6:	6078      	str	r0, [r7, #4]
 8108de8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8108dea:	683b      	ldr	r3, [r7, #0]
 8108dec:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8108dee:	2310      	movs	r3, #16
 8108df0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8108df2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8108df6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8108df8:	2300      	movs	r3, #0
 8108dfa:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8108dfc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8108e00:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8108e02:	f107 0308 	add.w	r3, r7, #8
 8108e06:	4619      	mov	r1, r3
 8108e08:	6878      	ldr	r0, [r7, #4]
 8108e0a:	f7ff ff73 	bl	8108cf4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8108e0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8108e12:	2110      	movs	r1, #16
 8108e14:	6878      	ldr	r0, [r7, #4]
 8108e16:	f000 f935 	bl	8109084 <SDMMC_GetCmdResp1>
 8108e1a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8108e1c:	69fb      	ldr	r3, [r7, #28]
}
 8108e1e:	4618      	mov	r0, r3
 8108e20:	3720      	adds	r7, #32
 8108e22:	46bd      	mov	sp, r7
 8108e24:	bd80      	pop	{r7, pc}

08108e26 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 8108e26:	b580      	push	{r7, lr}
 8108e28:	b088      	sub	sp, #32
 8108e2a:	af00      	add	r7, sp, #0
 8108e2c:	6078      	str	r0, [r7, #4]
 8108e2e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8108e30:	683b      	ldr	r3, [r7, #0]
 8108e32:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8108e34:	2307      	movs	r3, #7
 8108e36:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8108e38:	f44f 7380 	mov.w	r3, #256	; 0x100
 8108e3c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8108e3e:	2300      	movs	r3, #0
 8108e40:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8108e42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8108e46:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8108e48:	f107 0308 	add.w	r3, r7, #8
 8108e4c:	4619      	mov	r1, r3
 8108e4e:	6878      	ldr	r0, [r7, #4]
 8108e50:	f7ff ff50 	bl	8108cf4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8108e54:	f241 3288 	movw	r2, #5000	; 0x1388
 8108e58:	2107      	movs	r1, #7
 8108e5a:	6878      	ldr	r0, [r7, #4]
 8108e5c:	f000 f912 	bl	8109084 <SDMMC_GetCmdResp1>
 8108e60:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8108e62:	69fb      	ldr	r3, [r7, #28]
}
 8108e64:	4618      	mov	r0, r3
 8108e66:	3720      	adds	r7, #32
 8108e68:	46bd      	mov	sp, r7
 8108e6a:	bd80      	pop	{r7, pc}

08108e6c <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8108e6c:	b580      	push	{r7, lr}
 8108e6e:	b088      	sub	sp, #32
 8108e70:	af00      	add	r7, sp, #0
 8108e72:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 8108e74:	2300      	movs	r3, #0
 8108e76:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8108e78:	2300      	movs	r3, #0
 8108e7a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8108e7c:	2300      	movs	r3, #0
 8108e7e:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8108e80:	2300      	movs	r3, #0
 8108e82:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8108e84:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8108e88:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8108e8a:	f107 0308 	add.w	r3, r7, #8
 8108e8e:	4619      	mov	r1, r3
 8108e90:	6878      	ldr	r0, [r7, #4]
 8108e92:	f7ff ff2f 	bl	8108cf4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8108e96:	6878      	ldr	r0, [r7, #4]
 8108e98:	f000 fa70 	bl	810937c <SDMMC_GetCmdError>
 8108e9c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8108e9e:	69fb      	ldr	r3, [r7, #28]
}
 8108ea0:	4618      	mov	r0, r3
 8108ea2:	3720      	adds	r7, #32
 8108ea4:	46bd      	mov	sp, r7
 8108ea6:	bd80      	pop	{r7, pc}

08108ea8 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8108ea8:	b580      	push	{r7, lr}
 8108eaa:	b088      	sub	sp, #32
 8108eac:	af00      	add	r7, sp, #0
 8108eae:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8108eb0:	2300      	movs	r3, #0
 8108eb2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8108eb4:	2302      	movs	r3, #2
 8108eb6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8108eb8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8108ebc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8108ebe:	2300      	movs	r3, #0
 8108ec0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8108ec2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8108ec6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8108ec8:	f107 0308 	add.w	r3, r7, #8
 8108ecc:	4619      	mov	r1, r3
 8108ece:	6878      	ldr	r0, [r7, #4]
 8108ed0:	f7ff ff10 	bl	8108cf4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8108ed4:	6878      	ldr	r0, [r7, #4]
 8108ed6:	f000 f9c7 	bl	8109268 <SDMMC_GetCmdResp2>
 8108eda:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8108edc:	69fb      	ldr	r3, [r7, #28]
}
 8108ede:	4618      	mov	r0, r3
 8108ee0:	3720      	adds	r7, #32
 8108ee2:	46bd      	mov	sp, r7
 8108ee4:	bd80      	pop	{r7, pc}

08108ee6 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8108ee6:	b580      	push	{r7, lr}
 8108ee8:	b088      	sub	sp, #32
 8108eea:	af00      	add	r7, sp, #0
 8108eec:	6078      	str	r0, [r7, #4]
 8108eee:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8108ef0:	683b      	ldr	r3, [r7, #0]
 8108ef2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8108ef4:	2309      	movs	r3, #9
 8108ef6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8108ef8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8108efc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8108efe:	2300      	movs	r3, #0
 8108f00:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8108f02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8108f06:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8108f08:	f107 0308 	add.w	r3, r7, #8
 8108f0c:	4619      	mov	r1, r3
 8108f0e:	6878      	ldr	r0, [r7, #4]
 8108f10:	f7ff fef0 	bl	8108cf4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8108f14:	6878      	ldr	r0, [r7, #4]
 8108f16:	f000 f9a7 	bl	8109268 <SDMMC_GetCmdResp2>
 8108f1a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8108f1c:	69fb      	ldr	r3, [r7, #28]
}
 8108f1e:	4618      	mov	r0, r3
 8108f20:	3720      	adds	r7, #32
 8108f22:	46bd      	mov	sp, r7
 8108f24:	bd80      	pop	{r7, pc}

08108f26 <SDMMC_CmdSetRelAddMmc>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  RCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAddMmc(SDMMC_TypeDef *SDMMCx, uint16_t RCA)
{
 8108f26:	b580      	push	{r7, lr}
 8108f28:	b088      	sub	sp, #32
 8108f2a:	af00      	add	r7, sp, #0
 8108f2c:	6078      	str	r0, [r7, #4]
 8108f2e:	460b      	mov	r3, r1
 8108f30:	807b      	strh	r3, [r7, #2]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = ((uint32_t)RCA << 16U);
 8108f32:	887b      	ldrh	r3, [r7, #2]
 8108f34:	041b      	lsls	r3, r3, #16
 8108f36:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8108f38:	2303      	movs	r3, #3
 8108f3a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8108f3c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8108f40:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8108f42:	2300      	movs	r3, #0
 8108f44:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8108f46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8108f4a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8108f4c:	f107 0308 	add.w	r3, r7, #8
 8108f50:	4619      	mov	r1, r3
 8108f52:	6878      	ldr	r0, [r7, #4]
 8108f54:	f7ff fece 	bl	8108cf4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_REL_ADDR, SDMMC_CMDTIMEOUT);
 8108f58:	f241 3288 	movw	r2, #5000	; 0x1388
 8108f5c:	2103      	movs	r1, #3
 8108f5e:	6878      	ldr	r0, [r7, #4]
 8108f60:	f000 f890 	bl	8109084 <SDMMC_GetCmdResp1>
 8108f64:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8108f66:	69fb      	ldr	r3, [r7, #28]
}
 8108f68:	4618      	mov	r0, r3
 8108f6a:	3720      	adds	r7, #32
 8108f6c:	46bd      	mov	sp, r7
 8108f6e:	bd80      	pop	{r7, pc}

08108f70 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8108f70:	b580      	push	{r7, lr}
 8108f72:	b088      	sub	sp, #32
 8108f74:	af00      	add	r7, sp, #0
 8108f76:	6078      	str	r0, [r7, #4]
 8108f78:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8108f7a:	683b      	ldr	r3, [r7, #0]
 8108f7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8108f7e:	230d      	movs	r3, #13
 8108f80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8108f82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8108f86:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8108f88:	2300      	movs	r3, #0
 8108f8a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8108f8c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8108f90:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8108f92:	f107 0308 	add.w	r3, r7, #8
 8108f96:	4619      	mov	r1, r3
 8108f98:	6878      	ldr	r0, [r7, #4]
 8108f9a:	f7ff feab 	bl	8108cf4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8108f9e:	f241 3288 	movw	r2, #5000	; 0x1388
 8108fa2:	210d      	movs	r1, #13
 8108fa4:	6878      	ldr	r0, [r7, #4]
 8108fa6:	f000 f86d 	bl	8109084 <SDMMC_GetCmdResp1>
 8108faa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8108fac:	69fb      	ldr	r3, [r7, #28]
}
 8108fae:	4618      	mov	r0, r3
 8108fb0:	3720      	adds	r7, #32
 8108fb2:	46bd      	mov	sp, r7
 8108fb4:	bd80      	pop	{r7, pc}

08108fb6 <SDMMC_CmdOpCondition>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @parame Argument: Argument used for the command
  * @retval HAL status
  */
uint32_t SDMMC_CmdOpCondition(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8108fb6:	b580      	push	{r7, lr}
 8108fb8:	b088      	sub	sp, #32
 8108fba:	af00      	add	r7, sp, #0
 8108fbc:	6078      	str	r0, [r7, #4]
 8108fbe:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8108fc0:	683b      	ldr	r3, [r7, #0]
 8108fc2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_OP_COND;
 8108fc4:	2301      	movs	r3, #1
 8108fc6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8108fc8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8108fcc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8108fce:	2300      	movs	r3, #0
 8108fd0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8108fd2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8108fd6:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8108fd8:	f107 0308 	add.w	r3, r7, #8
 8108fdc:	4619      	mov	r1, r3
 8108fde:	6878      	ldr	r0, [r7, #4]
 8108fe0:	f7ff fe88 	bl	8108cf4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8108fe4:	6878      	ldr	r0, [r7, #4]
 8108fe6:	f000 f989 	bl	81092fc <SDMMC_GetCmdResp3>
 8108fea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8108fec:	69fb      	ldr	r3, [r7, #28]
}
 8108fee:	4618      	mov	r0, r3
 8108ff0:	3720      	adds	r7, #32
 8108ff2:	46bd      	mov	sp, r7
 8108ff4:	bd80      	pop	{r7, pc}

08108ff6 <SDMMC_CmdSwitch>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @parame Argument: Argument used for the command
  * @retval HAL status
  */
uint32_t SDMMC_CmdSwitch(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8108ff6:	b580      	push	{r7, lr}
 8108ff8:	b088      	sub	sp, #32
 8108ffa:	af00      	add	r7, sp, #0
 8108ffc:	6078      	str	r0, [r7, #4]
 8108ffe:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD6 to activate SDR50 Mode and Power Limit 1.44W */
  /* CMD Response: R1 */
  sdmmc_cmdinit.Argument         = Argument; /* SDMMC_SDR25_SWITCH_PATTERN*/
 8109000:	683b      	ldr	r3, [r7, #0]
 8109002:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 8109004:	2306      	movs	r3, #6
 8109006:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8109008:	f44f 7380 	mov.w	r3, #256	; 0x100
 810900c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 810900e:	2300      	movs	r3, #0
 8109010:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8109012:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8109016:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8109018:	f107 0308 	add.w	r3, r7, #8
 810901c:	4619      	mov	r1, r3
 810901e:	6878      	ldr	r0, [r7, #4]
 8109020:	f7ff fe68 	bl	8108cf4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_HS_SWITCH, SDMMC_CMDTIMEOUT);
 8109024:	f241 3288 	movw	r2, #5000	; 0x1388
 8109028:	2106      	movs	r1, #6
 810902a:	6878      	ldr	r0, [r7, #4]
 810902c:	f000 f82a 	bl	8109084 <SDMMC_GetCmdResp1>
 8109030:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8109032:	69fb      	ldr	r3, [r7, #28]
}
 8109034:	4618      	mov	r0, r3
 8109036:	3720      	adds	r7, #32
 8109038:	46bd      	mov	sp, r7
 810903a:	bd80      	pop	{r7, pc}

0810903c <SDMMC_CmdSendEXTCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendEXTCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 810903c:	b580      	push	{r7, lr}
 810903e:	b088      	sub	sp, #32
 8109040:	af00      	add	r7, sp, #0
 8109042:	6078      	str	r0, [r7, #4]
 8109044:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8109046:	683b      	ldr	r3, [r7, #0]
 8109048:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 810904a:	2308      	movs	r3, #8
 810904c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 810904e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8109052:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8109054:	2300      	movs	r3, #0
 8109056:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8109058:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 810905c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 810905e:	f107 0308 	add.w	r3, r7, #8
 8109062:	4619      	mov	r1, r3
 8109064:	6878      	ldr	r0, [r7, #4]
 8109066:	f7ff fe45 	bl	8108cf4 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_HS_SEND_EXT_CSD, SDMMC_CMDTIMEOUT);
 810906a:	f241 3288 	movw	r2, #5000	; 0x1388
 810906e:	2108      	movs	r1, #8
 8109070:	6878      	ldr	r0, [r7, #4]
 8109072:	f000 f807 	bl	8109084 <SDMMC_GetCmdResp1>
 8109076:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8109078:	69fb      	ldr	r3, [r7, #28]
}
 810907a:	4618      	mov	r0, r3
 810907c:	3720      	adds	r7, #32
 810907e:	46bd      	mov	sp, r7
 8109080:	bd80      	pop	{r7, pc}
	...

08109084 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8109084:	b580      	push	{r7, lr}
 8109086:	b088      	sub	sp, #32
 8109088:	af00      	add	r7, sp, #0
 810908a:	60f8      	str	r0, [r7, #12]
 810908c:	460b      	mov	r3, r1
 810908e:	607a      	str	r2, [r7, #4]
 8109090:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 8109092:	4b70      	ldr	r3, [pc, #448]	; (8109254 <SDMMC_GetCmdResp1+0x1d0>)
 8109094:	681b      	ldr	r3, [r3, #0]
 8109096:	4a70      	ldr	r2, [pc, #448]	; (8109258 <SDMMC_GetCmdResp1+0x1d4>)
 8109098:	fba2 2303 	umull	r2, r3, r2, r3
 810909c:	0a5a      	lsrs	r2, r3, #9
 810909e:	687b      	ldr	r3, [r7, #4]
 81090a0:	fb02 f303 	mul.w	r3, r2, r3
 81090a4:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 81090a6:	69fb      	ldr	r3, [r7, #28]
 81090a8:	1e5a      	subs	r2, r3, #1
 81090aa:	61fa      	str	r2, [r7, #28]
 81090ac:	2b00      	cmp	r3, #0
 81090ae:	d102      	bne.n	81090b6 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 81090b0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 81090b4:	e0c9      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 81090b6:	68fb      	ldr	r3, [r7, #12]
 81090b8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81090ba:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 81090bc:	69ba      	ldr	r2, [r7, #24]
 81090be:	4b67      	ldr	r3, [pc, #412]	; (810925c <SDMMC_GetCmdResp1+0x1d8>)
 81090c0:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 81090c2:	2b00      	cmp	r3, #0
 81090c4:	d0ef      	beq.n	81090a6 <SDMMC_GetCmdResp1+0x22>
 81090c6:	69bb      	ldr	r3, [r7, #24]
 81090c8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 81090cc:	2b00      	cmp	r3, #0
 81090ce:	d1ea      	bne.n	81090a6 <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 81090d0:	68fb      	ldr	r3, [r7, #12]
 81090d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81090d4:	f003 0304 	and.w	r3, r3, #4
 81090d8:	2b00      	cmp	r3, #0
 81090da:	d004      	beq.n	81090e6 <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 81090dc:	68fb      	ldr	r3, [r7, #12]
 81090de:	2204      	movs	r2, #4
 81090e0:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 81090e2:	2304      	movs	r3, #4
 81090e4:	e0b1      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 81090e6:	68fb      	ldr	r3, [r7, #12]
 81090e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81090ea:	f003 0301 	and.w	r3, r3, #1
 81090ee:	2b00      	cmp	r3, #0
 81090f0:	d004      	beq.n	81090fc <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 81090f2:	68fb      	ldr	r3, [r7, #12]
 81090f4:	2201      	movs	r2, #1
 81090f6:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 81090f8:	2301      	movs	r3, #1
 81090fa:	e0a6      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 81090fc:	68fb      	ldr	r3, [r7, #12]
 81090fe:	4a58      	ldr	r2, [pc, #352]	; (8109260 <SDMMC_GetCmdResp1+0x1dc>)
 8109100:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8109102:	68f8      	ldr	r0, [r7, #12]
 8109104:	f7ff fe20 	bl	8108d48 <SDMMC_GetCommandResponse>
 8109108:	4603      	mov	r3, r0
 810910a:	461a      	mov	r2, r3
 810910c:	7afb      	ldrb	r3, [r7, #11]
 810910e:	4293      	cmp	r3, r2
 8109110:	d001      	beq.n	8109116 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8109112:	2301      	movs	r3, #1
 8109114:	e099      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8109116:	2100      	movs	r1, #0
 8109118:	68f8      	ldr	r0, [r7, #12]
 810911a:	f7ff fe22 	bl	8108d62 <SDMMC_GetResponse>
 810911e:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8109120:	697a      	ldr	r2, [r7, #20]
 8109122:	4b50      	ldr	r3, [pc, #320]	; (8109264 <SDMMC_GetCmdResp1+0x1e0>)
 8109124:	4013      	ands	r3, r2
 8109126:	2b00      	cmp	r3, #0
 8109128:	d101      	bne.n	810912e <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 810912a:	2300      	movs	r3, #0
 810912c:	e08d      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 810912e:	697b      	ldr	r3, [r7, #20]
 8109130:	2b00      	cmp	r3, #0
 8109132:	da02      	bge.n	810913a <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8109134:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8109138:	e087      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 810913a:	697b      	ldr	r3, [r7, #20]
 810913c:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8109140:	2b00      	cmp	r3, #0
 8109142:	d001      	beq.n	8109148 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8109144:	2340      	movs	r3, #64	; 0x40
 8109146:	e080      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8109148:	697b      	ldr	r3, [r7, #20]
 810914a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 810914e:	2b00      	cmp	r3, #0
 8109150:	d001      	beq.n	8109156 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8109152:	2380      	movs	r3, #128	; 0x80
 8109154:	e079      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8109156:	697b      	ldr	r3, [r7, #20]
 8109158:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 810915c:	2b00      	cmp	r3, #0
 810915e:	d002      	beq.n	8109166 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8109160:	f44f 7380 	mov.w	r3, #256	; 0x100
 8109164:	e071      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8109166:	697b      	ldr	r3, [r7, #20]
 8109168:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 810916c:	2b00      	cmp	r3, #0
 810916e:	d002      	beq.n	8109176 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8109170:	f44f 7300 	mov.w	r3, #512	; 0x200
 8109174:	e069      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8109176:	697b      	ldr	r3, [r7, #20]
 8109178:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 810917c:	2b00      	cmp	r3, #0
 810917e:	d002      	beq.n	8109186 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8109180:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8109184:	e061      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8109186:	697b      	ldr	r3, [r7, #20]
 8109188:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 810918c:	2b00      	cmp	r3, #0
 810918e:	d002      	beq.n	8109196 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8109190:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8109194:	e059      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8109196:	697b      	ldr	r3, [r7, #20]
 8109198:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 810919c:	2b00      	cmp	r3, #0
 810919e:	d002      	beq.n	81091a6 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 81091a0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 81091a4:	e051      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 81091a6:	697b      	ldr	r3, [r7, #20]
 81091a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 81091ac:	2b00      	cmp	r3, #0
 81091ae:	d002      	beq.n	81091b6 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 81091b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 81091b4:	e049      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 81091b6:	697b      	ldr	r3, [r7, #20]
 81091b8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 81091bc:	2b00      	cmp	r3, #0
 81091be:	d002      	beq.n	81091c6 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 81091c0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 81091c4:	e041      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 81091c6:	697b      	ldr	r3, [r7, #20]
 81091c8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 81091cc:	2b00      	cmp	r3, #0
 81091ce:	d002      	beq.n	81091d6 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 81091d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 81091d4:	e039      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 81091d6:	697b      	ldr	r3, [r7, #20]
 81091d8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 81091dc:	2b00      	cmp	r3, #0
 81091de:	d002      	beq.n	81091e6 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 81091e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 81091e4:	e031      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 81091e6:	697b      	ldr	r3, [r7, #20]
 81091e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 81091ec:	2b00      	cmp	r3, #0
 81091ee:	d002      	beq.n	81091f6 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 81091f0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 81091f4:	e029      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 81091f6:	697b      	ldr	r3, [r7, #20]
 81091f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 81091fc:	2b00      	cmp	r3, #0
 81091fe:	d002      	beq.n	8109206 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8109200:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8109204:	e021      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8109206:	697b      	ldr	r3, [r7, #20]
 8109208:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 810920c:	2b00      	cmp	r3, #0
 810920e:	d002      	beq.n	8109216 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8109210:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8109214:	e019      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8109216:	697b      	ldr	r3, [r7, #20]
 8109218:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 810921c:	2b00      	cmp	r3, #0
 810921e:	d002      	beq.n	8109226 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8109220:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8109224:	e011      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8109226:	697b      	ldr	r3, [r7, #20]
 8109228:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 810922c:	2b00      	cmp	r3, #0
 810922e:	d002      	beq.n	8109236 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8109230:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8109234:	e009      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8109236:	697b      	ldr	r3, [r7, #20]
 8109238:	f003 0308 	and.w	r3, r3, #8
 810923c:	2b00      	cmp	r3, #0
 810923e:	d002      	beq.n	8109246 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8109240:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8109244:	e001      	b.n	810924a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8109246:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 810924a:	4618      	mov	r0, r3
 810924c:	3720      	adds	r7, #32
 810924e:	46bd      	mov	sp, r7
 8109250:	bd80      	pop	{r7, pc}
 8109252:	bf00      	nop
 8109254:	10000000 	.word	0x10000000
 8109258:	10624dd3 	.word	0x10624dd3
 810925c:	00200045 	.word	0x00200045
 8109260:	002000c5 	.word	0x002000c5
 8109264:	fdffe008 	.word	0xfdffe008

08109268 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8109268:	b480      	push	{r7}
 810926a:	b085      	sub	sp, #20
 810926c:	af00      	add	r7, sp, #0
 810926e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8109270:	4b1f      	ldr	r3, [pc, #124]	; (81092f0 <SDMMC_GetCmdResp2+0x88>)
 8109272:	681b      	ldr	r3, [r3, #0]
 8109274:	4a1f      	ldr	r2, [pc, #124]	; (81092f4 <SDMMC_GetCmdResp2+0x8c>)
 8109276:	fba2 2303 	umull	r2, r3, r2, r3
 810927a:	0a5b      	lsrs	r3, r3, #9
 810927c:	f241 3288 	movw	r2, #5000	; 0x1388
 8109280:	fb02 f303 	mul.w	r3, r2, r3
 8109284:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8109286:	68fb      	ldr	r3, [r7, #12]
 8109288:	1e5a      	subs	r2, r3, #1
 810928a:	60fa      	str	r2, [r7, #12]
 810928c:	2b00      	cmp	r3, #0
 810928e:	d102      	bne.n	8109296 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8109290:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8109294:	e026      	b.n	81092e4 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8109296:	687b      	ldr	r3, [r7, #4]
 8109298:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810929a:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 810929c:	68bb      	ldr	r3, [r7, #8]
 810929e:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 81092a2:	2b00      	cmp	r3, #0
 81092a4:	d0ef      	beq.n	8109286 <SDMMC_GetCmdResp2+0x1e>
 81092a6:	68bb      	ldr	r3, [r7, #8]
 81092a8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 81092ac:	2b00      	cmp	r3, #0
 81092ae:	d1ea      	bne.n	8109286 <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 81092b0:	687b      	ldr	r3, [r7, #4]
 81092b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81092b4:	f003 0304 	and.w	r3, r3, #4
 81092b8:	2b00      	cmp	r3, #0
 81092ba:	d004      	beq.n	81092c6 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 81092bc:	687b      	ldr	r3, [r7, #4]
 81092be:	2204      	movs	r2, #4
 81092c0:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 81092c2:	2304      	movs	r3, #4
 81092c4:	e00e      	b.n	81092e4 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 81092c6:	687b      	ldr	r3, [r7, #4]
 81092c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81092ca:	f003 0301 	and.w	r3, r3, #1
 81092ce:	2b00      	cmp	r3, #0
 81092d0:	d004      	beq.n	81092dc <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 81092d2:	687b      	ldr	r3, [r7, #4]
 81092d4:	2201      	movs	r2, #1
 81092d6:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 81092d8:	2301      	movs	r3, #1
 81092da:	e003      	b.n	81092e4 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 81092dc:	687b      	ldr	r3, [r7, #4]
 81092de:	4a06      	ldr	r2, [pc, #24]	; (81092f8 <SDMMC_GetCmdResp2+0x90>)
 81092e0:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 81092e2:	2300      	movs	r3, #0
}
 81092e4:	4618      	mov	r0, r3
 81092e6:	3714      	adds	r7, #20
 81092e8:	46bd      	mov	sp, r7
 81092ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 81092ee:	4770      	bx	lr
 81092f0:	10000000 	.word	0x10000000
 81092f4:	10624dd3 	.word	0x10624dd3
 81092f8:	002000c5 	.word	0x002000c5

081092fc <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 81092fc:	b480      	push	{r7}
 81092fe:	b085      	sub	sp, #20
 8109300:	af00      	add	r7, sp, #0
 8109302:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8109304:	4b1a      	ldr	r3, [pc, #104]	; (8109370 <SDMMC_GetCmdResp3+0x74>)
 8109306:	681b      	ldr	r3, [r3, #0]
 8109308:	4a1a      	ldr	r2, [pc, #104]	; (8109374 <SDMMC_GetCmdResp3+0x78>)
 810930a:	fba2 2303 	umull	r2, r3, r2, r3
 810930e:	0a5b      	lsrs	r3, r3, #9
 8109310:	f241 3288 	movw	r2, #5000	; 0x1388
 8109314:	fb02 f303 	mul.w	r3, r2, r3
 8109318:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 810931a:	68fb      	ldr	r3, [r7, #12]
 810931c:	1e5a      	subs	r2, r3, #1
 810931e:	60fa      	str	r2, [r7, #12]
 8109320:	2b00      	cmp	r3, #0
 8109322:	d102      	bne.n	810932a <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8109324:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8109328:	e01b      	b.n	8109362 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 810932a:	687b      	ldr	r3, [r7, #4]
 810932c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 810932e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8109330:	68bb      	ldr	r3, [r7, #8]
 8109332:	f003 0345 	and.w	r3, r3, #69	; 0x45
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8109336:	2b00      	cmp	r3, #0
 8109338:	d0ef      	beq.n	810931a <SDMMC_GetCmdResp3+0x1e>
 810933a:	68bb      	ldr	r3, [r7, #8]
 810933c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8109340:	2b00      	cmp	r3, #0
 8109342:	d1ea      	bne.n	810931a <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8109344:	687b      	ldr	r3, [r7, #4]
 8109346:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8109348:	f003 0304 	and.w	r3, r3, #4
 810934c:	2b00      	cmp	r3, #0
 810934e:	d004      	beq.n	810935a <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8109350:	687b      	ldr	r3, [r7, #4]
 8109352:	2204      	movs	r2, #4
 8109354:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8109356:	2304      	movs	r3, #4
 8109358:	e003      	b.n	8109362 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 810935a:	687b      	ldr	r3, [r7, #4]
 810935c:	4a06      	ldr	r2, [pc, #24]	; (8109378 <SDMMC_GetCmdResp3+0x7c>)
 810935e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8109360:	2300      	movs	r3, #0
}
 8109362:	4618      	mov	r0, r3
 8109364:	3714      	adds	r7, #20
 8109366:	46bd      	mov	sp, r7
 8109368:	f85d 7b04 	ldr.w	r7, [sp], #4
 810936c:	4770      	bx	lr
 810936e:	bf00      	nop
 8109370:	10000000 	.word	0x10000000
 8109374:	10624dd3 	.word	0x10624dd3
 8109378:	002000c5 	.word	0x002000c5

0810937c <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 810937c:	b480      	push	{r7}
 810937e:	b085      	sub	sp, #20
 8109380:	af00      	add	r7, sp, #0
 8109382:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8109384:	4b11      	ldr	r3, [pc, #68]	; (81093cc <SDMMC_GetCmdError+0x50>)
 8109386:	681b      	ldr	r3, [r3, #0]
 8109388:	4a11      	ldr	r2, [pc, #68]	; (81093d0 <SDMMC_GetCmdError+0x54>)
 810938a:	fba2 2303 	umull	r2, r3, r2, r3
 810938e:	0a5b      	lsrs	r3, r3, #9
 8109390:	f241 3288 	movw	r2, #5000	; 0x1388
 8109394:	fb02 f303 	mul.w	r3, r2, r3
 8109398:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 810939a:	68fb      	ldr	r3, [r7, #12]
 810939c:	1e5a      	subs	r2, r3, #1
 810939e:	60fa      	str	r2, [r7, #12]
 81093a0:	2b00      	cmp	r3, #0
 81093a2:	d102      	bne.n	81093aa <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 81093a4:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 81093a8:	e009      	b.n	81093be <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 81093aa:	687b      	ldr	r3, [r7, #4]
 81093ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 81093ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 81093b2:	2b00      	cmp	r3, #0
 81093b4:	d0f1      	beq.n	810939a <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 81093b6:	687b      	ldr	r3, [r7, #4]
 81093b8:	4a06      	ldr	r2, [pc, #24]	; (81093d4 <SDMMC_GetCmdError+0x58>)
 81093ba:	639a      	str	r2, [r3, #56]	; 0x38

  return SDMMC_ERROR_NONE;
 81093bc:	2300      	movs	r3, #0
}
 81093be:	4618      	mov	r0, r3
 81093c0:	3714      	adds	r7, #20
 81093c2:	46bd      	mov	sp, r7
 81093c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 81093c8:	4770      	bx	lr
 81093ca:	bf00      	nop
 81093cc:	10000000 	.word	0x10000000
 81093d0:	10624dd3 	.word	0x10624dd3
 81093d4:	002000c5 	.word	0x002000c5

081093d8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 81093d8:	b084      	sub	sp, #16
 81093da:	b580      	push	{r7, lr}
 81093dc:	b084      	sub	sp, #16
 81093de:	af00      	add	r7, sp, #0
 81093e0:	6078      	str	r0, [r7, #4]
 81093e2:	f107 001c 	add.w	r0, r7, #28
 81093e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 81093ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 81093ec:	2b01      	cmp	r3, #1
 81093ee:	d122      	bne.n	8109436 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 81093f0:	687b      	ldr	r3, [r7, #4]
 81093f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81093f4:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 81093f8:	687b      	ldr	r3, [r7, #4]
 81093fa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 81093fc:	687b      	ldr	r3, [r7, #4]
 81093fe:	68db      	ldr	r3, [r3, #12]
 8109400:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8109404:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8109408:	687a      	ldr	r2, [r7, #4]
 810940a:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 810940c:	687b      	ldr	r3, [r7, #4]
 810940e:	68db      	ldr	r3, [r3, #12]
 8109410:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8109414:	687b      	ldr	r3, [r7, #4]
 8109416:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8109418:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 810941a:	2b01      	cmp	r3, #1
 810941c:	d105      	bne.n	810942a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 810941e:	687b      	ldr	r3, [r7, #4]
 8109420:	68db      	ldr	r3, [r3, #12]
 8109422:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8109426:	687b      	ldr	r3, [r7, #4]
 8109428:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 810942a:	6878      	ldr	r0, [r7, #4]
 810942c:	f000 faaa 	bl	8109984 <USB_CoreReset>
 8109430:	4603      	mov	r3, r0
 8109432:	73fb      	strb	r3, [r7, #15]
 8109434:	e01a      	b.n	810946c <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8109436:	687b      	ldr	r3, [r7, #4]
 8109438:	68db      	ldr	r3, [r3, #12]
 810943a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 810943e:	687b      	ldr	r3, [r7, #4]
 8109440:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8109442:	6878      	ldr	r0, [r7, #4]
 8109444:	f000 fa9e 	bl	8109984 <USB_CoreReset>
 8109448:	4603      	mov	r3, r0
 810944a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 810944c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 810944e:	2b00      	cmp	r3, #0
 8109450:	d106      	bne.n	8109460 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8109452:	687b      	ldr	r3, [r7, #4]
 8109454:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8109456:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 810945a:	687b      	ldr	r3, [r7, #4]
 810945c:	639a      	str	r2, [r3, #56]	; 0x38
 810945e:	e005      	b.n	810946c <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8109460:	687b      	ldr	r3, [r7, #4]
 8109462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8109464:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8109468:	687b      	ldr	r3, [r7, #4]
 810946a:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 810946c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 810946e:	2b01      	cmp	r3, #1
 8109470:	d118      	bne.n	81094a4 <USB_CoreInit+0xcc>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8109472:	687b      	ldr	r3, [r7, #4]
 8109474:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8109476:	b29a      	uxth	r2, r3
 8109478:	687b      	ldr	r3, [r7, #4]
 810947a:	65da      	str	r2, [r3, #92]	; 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 810947c:	687b      	ldr	r3, [r7, #4]
 810947e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8109480:	f043 737b 	orr.w	r3, r3, #65798144	; 0x3ec0000
 8109484:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8109488:	687a      	ldr	r2, [r7, #4]
 810948a:	65d3      	str	r3, [r2, #92]	; 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 810948c:	687b      	ldr	r3, [r7, #4]
 810948e:	689b      	ldr	r3, [r3, #8]
 8109490:	f043 0206 	orr.w	r2, r3, #6
 8109494:	687b      	ldr	r3, [r7, #4]
 8109496:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8109498:	687b      	ldr	r3, [r7, #4]
 810949a:	689b      	ldr	r3, [r3, #8]
 810949c:	f043 0220 	orr.w	r2, r3, #32
 81094a0:	687b      	ldr	r3, [r7, #4]
 81094a2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 81094a4:	7bfb      	ldrb	r3, [r7, #15]
}
 81094a6:	4618      	mov	r0, r3
 81094a8:	3710      	adds	r7, #16
 81094aa:	46bd      	mov	sp, r7
 81094ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 81094b0:	b004      	add	sp, #16
 81094b2:	4770      	bx	lr

081094b4 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 81094b4:	b480      	push	{r7}
 81094b6:	b083      	sub	sp, #12
 81094b8:	af00      	add	r7, sp, #0
 81094ba:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 81094bc:	687b      	ldr	r3, [r7, #4]
 81094be:	689b      	ldr	r3, [r3, #8]
 81094c0:	f023 0201 	bic.w	r2, r3, #1
 81094c4:	687b      	ldr	r3, [r7, #4]
 81094c6:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 81094c8:	2300      	movs	r3, #0
}
 81094ca:	4618      	mov	r0, r3
 81094cc:	370c      	adds	r7, #12
 81094ce:	46bd      	mov	sp, r7
 81094d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81094d4:	4770      	bx	lr

081094d6 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 81094d6:	b580      	push	{r7, lr}
 81094d8:	b084      	sub	sp, #16
 81094da:	af00      	add	r7, sp, #0
 81094dc:	6078      	str	r0, [r7, #4]
 81094de:	460b      	mov	r3, r1
 81094e0:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 81094e2:	2300      	movs	r3, #0
 81094e4:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 81094e6:	687b      	ldr	r3, [r7, #4]
 81094e8:	68db      	ldr	r3, [r3, #12]
 81094ea:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 81094ee:	687b      	ldr	r3, [r7, #4]
 81094f0:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 81094f2:	78fb      	ldrb	r3, [r7, #3]
 81094f4:	2b01      	cmp	r3, #1
 81094f6:	d115      	bne.n	8109524 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 81094f8:	687b      	ldr	r3, [r7, #4]
 81094fa:	68db      	ldr	r3, [r3, #12]
 81094fc:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8109500:	687b      	ldr	r3, [r7, #4]
 8109502:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8109504:	2001      	movs	r0, #1
 8109506:	f7f8 fb87 	bl	8101c18 <HAL_Delay>
      ms++;
 810950a:	68fb      	ldr	r3, [r7, #12]
 810950c:	3301      	adds	r3, #1
 810950e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8109510:	6878      	ldr	r0, [r7, #4]
 8109512:	f000 fa29 	bl	8109968 <USB_GetMode>
 8109516:	4603      	mov	r3, r0
 8109518:	2b01      	cmp	r3, #1
 810951a:	d01e      	beq.n	810955a <USB_SetCurrentMode+0x84>
 810951c:	68fb      	ldr	r3, [r7, #12]
 810951e:	2b31      	cmp	r3, #49	; 0x31
 8109520:	d9f0      	bls.n	8109504 <USB_SetCurrentMode+0x2e>
 8109522:	e01a      	b.n	810955a <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8109524:	78fb      	ldrb	r3, [r7, #3]
 8109526:	2b00      	cmp	r3, #0
 8109528:	d115      	bne.n	8109556 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 810952a:	687b      	ldr	r3, [r7, #4]
 810952c:	68db      	ldr	r3, [r3, #12]
 810952e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8109532:	687b      	ldr	r3, [r7, #4]
 8109534:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8109536:	2001      	movs	r0, #1
 8109538:	f7f8 fb6e 	bl	8101c18 <HAL_Delay>
      ms++;
 810953c:	68fb      	ldr	r3, [r7, #12]
 810953e:	3301      	adds	r3, #1
 8109540:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8109542:	6878      	ldr	r0, [r7, #4]
 8109544:	f000 fa10 	bl	8109968 <USB_GetMode>
 8109548:	4603      	mov	r3, r0
 810954a:	2b00      	cmp	r3, #0
 810954c:	d005      	beq.n	810955a <USB_SetCurrentMode+0x84>
 810954e:	68fb      	ldr	r3, [r7, #12]
 8109550:	2b31      	cmp	r3, #49	; 0x31
 8109552:	d9f0      	bls.n	8109536 <USB_SetCurrentMode+0x60>
 8109554:	e001      	b.n	810955a <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8109556:	2301      	movs	r3, #1
 8109558:	e005      	b.n	8109566 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 810955a:	68fb      	ldr	r3, [r7, #12]
 810955c:	2b32      	cmp	r3, #50	; 0x32
 810955e:	d101      	bne.n	8109564 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8109560:	2301      	movs	r3, #1
 8109562:	e000      	b.n	8109566 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8109564:	2300      	movs	r3, #0
}
 8109566:	4618      	mov	r0, r3
 8109568:	3710      	adds	r7, #16
 810956a:	46bd      	mov	sp, r7
 810956c:	bd80      	pop	{r7, pc}
	...

08109570 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8109570:	b084      	sub	sp, #16
 8109572:	b580      	push	{r7, lr}
 8109574:	b086      	sub	sp, #24
 8109576:	af00      	add	r7, sp, #0
 8109578:	6078      	str	r0, [r7, #4]
 810957a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 810957e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8109582:	2300      	movs	r3, #0
 8109584:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8109586:	687b      	ldr	r3, [r7, #4]
 8109588:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 810958a:	2300      	movs	r3, #0
 810958c:	613b      	str	r3, [r7, #16]
 810958e:	e009      	b.n	81095a4 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8109590:	687a      	ldr	r2, [r7, #4]
 8109592:	693b      	ldr	r3, [r7, #16]
 8109594:	3340      	adds	r3, #64	; 0x40
 8109596:	009b      	lsls	r3, r3, #2
 8109598:	4413      	add	r3, r2
 810959a:	2200      	movs	r2, #0
 810959c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 810959e:	693b      	ldr	r3, [r7, #16]
 81095a0:	3301      	adds	r3, #1
 81095a2:	613b      	str	r3, [r7, #16]
 81095a4:	693b      	ldr	r3, [r7, #16]
 81095a6:	2b0e      	cmp	r3, #14
 81095a8:	d9f2      	bls.n	8109590 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 81095aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 81095ac:	2b00      	cmp	r3, #0
 81095ae:	d11c      	bne.n	81095ea <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 81095b0:	68fb      	ldr	r3, [r7, #12]
 81095b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 81095b6:	685b      	ldr	r3, [r3, #4]
 81095b8:	68fa      	ldr	r2, [r7, #12]
 81095ba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 81095be:	f043 0302 	orr.w	r3, r3, #2
 81095c2:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 81095c4:	687b      	ldr	r3, [r7, #4]
 81095c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81095c8:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 81095cc:	687b      	ldr	r3, [r7, #4]
 81095ce:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 81095d0:	687b      	ldr	r3, [r7, #4]
 81095d2:	681b      	ldr	r3, [r3, #0]
 81095d4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 81095d8:	687b      	ldr	r3, [r7, #4]
 81095da:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 81095dc:	687b      	ldr	r3, [r7, #4]
 81095de:	681b      	ldr	r3, [r3, #0]
 81095e0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 81095e4:	687b      	ldr	r3, [r7, #4]
 81095e6:	601a      	str	r2, [r3, #0]
 81095e8:	e005      	b.n	81095f6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 81095ea:	687b      	ldr	r3, [r7, #4]
 81095ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 81095ee:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 81095f2:	687b      	ldr	r3, [r7, #4]
 81095f4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 81095f6:	68fb      	ldr	r3, [r7, #12]
 81095f8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 81095fc:	461a      	mov	r2, r3
 81095fe:	2300      	movs	r3, #0
 8109600:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8109602:	68fb      	ldr	r3, [r7, #12]
 8109604:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8109608:	4619      	mov	r1, r3
 810960a:	68fb      	ldr	r3, [r7, #12]
 810960c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8109610:	461a      	mov	r2, r3
 8109612:	680b      	ldr	r3, [r1, #0]
 8109614:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8109616:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8109618:	2b01      	cmp	r3, #1
 810961a:	d10c      	bne.n	8109636 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 810961c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 810961e:	2b00      	cmp	r3, #0
 8109620:	d104      	bne.n	810962c <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8109622:	2100      	movs	r1, #0
 8109624:	6878      	ldr	r0, [r7, #4]
 8109626:	f000 f965 	bl	81098f4 <USB_SetDevSpeed>
 810962a:	e008      	b.n	810963e <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 810962c:	2101      	movs	r1, #1
 810962e:	6878      	ldr	r0, [r7, #4]
 8109630:	f000 f960 	bl	81098f4 <USB_SetDevSpeed>
 8109634:	e003      	b.n	810963e <USB_DevInit+0xce>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8109636:	2103      	movs	r1, #3
 8109638:	6878      	ldr	r0, [r7, #4]
 810963a:	f000 f95b 	bl	81098f4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 810963e:	2110      	movs	r1, #16
 8109640:	6878      	ldr	r0, [r7, #4]
 8109642:	f000 f8f3 	bl	810982c <USB_FlushTxFifo>
 8109646:	4603      	mov	r3, r0
 8109648:	2b00      	cmp	r3, #0
 810964a:	d001      	beq.n	8109650 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 810964c:	2301      	movs	r3, #1
 810964e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8109650:	6878      	ldr	r0, [r7, #4]
 8109652:	f000 f91f 	bl	8109894 <USB_FlushRxFifo>
 8109656:	4603      	mov	r3, r0
 8109658:	2b00      	cmp	r3, #0
 810965a:	d001      	beq.n	8109660 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 810965c:	2301      	movs	r3, #1
 810965e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8109660:	68fb      	ldr	r3, [r7, #12]
 8109662:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8109666:	461a      	mov	r2, r3
 8109668:	2300      	movs	r3, #0
 810966a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 810966c:	68fb      	ldr	r3, [r7, #12]
 810966e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8109672:	461a      	mov	r2, r3
 8109674:	2300      	movs	r3, #0
 8109676:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8109678:	68fb      	ldr	r3, [r7, #12]
 810967a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810967e:	461a      	mov	r2, r3
 8109680:	2300      	movs	r3, #0
 8109682:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8109684:	2300      	movs	r3, #0
 8109686:	613b      	str	r3, [r7, #16]
 8109688:	e043      	b.n	8109712 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 810968a:	693b      	ldr	r3, [r7, #16]
 810968c:	015a      	lsls	r2, r3, #5
 810968e:	68fb      	ldr	r3, [r7, #12]
 8109690:	4413      	add	r3, r2
 8109692:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8109696:	681b      	ldr	r3, [r3, #0]
 8109698:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 810969c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 81096a0:	d118      	bne.n	81096d4 <USB_DevInit+0x164>
    {
      if (i == 0U)
 81096a2:	693b      	ldr	r3, [r7, #16]
 81096a4:	2b00      	cmp	r3, #0
 81096a6:	d10a      	bne.n	81096be <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 81096a8:	693b      	ldr	r3, [r7, #16]
 81096aa:	015a      	lsls	r2, r3, #5
 81096ac:	68fb      	ldr	r3, [r7, #12]
 81096ae:	4413      	add	r3, r2
 81096b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 81096b4:	461a      	mov	r2, r3
 81096b6:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 81096ba:	6013      	str	r3, [r2, #0]
 81096bc:	e013      	b.n	81096e6 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 81096be:	693b      	ldr	r3, [r7, #16]
 81096c0:	015a      	lsls	r2, r3, #5
 81096c2:	68fb      	ldr	r3, [r7, #12]
 81096c4:	4413      	add	r3, r2
 81096c6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 81096ca:	461a      	mov	r2, r3
 81096cc:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 81096d0:	6013      	str	r3, [r2, #0]
 81096d2:	e008      	b.n	81096e6 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 81096d4:	693b      	ldr	r3, [r7, #16]
 81096d6:	015a      	lsls	r2, r3, #5
 81096d8:	68fb      	ldr	r3, [r7, #12]
 81096da:	4413      	add	r3, r2
 81096dc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 81096e0:	461a      	mov	r2, r3
 81096e2:	2300      	movs	r3, #0
 81096e4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 81096e6:	693b      	ldr	r3, [r7, #16]
 81096e8:	015a      	lsls	r2, r3, #5
 81096ea:	68fb      	ldr	r3, [r7, #12]
 81096ec:	4413      	add	r3, r2
 81096ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 81096f2:	461a      	mov	r2, r3
 81096f4:	2300      	movs	r3, #0
 81096f6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 81096f8:	693b      	ldr	r3, [r7, #16]
 81096fa:	015a      	lsls	r2, r3, #5
 81096fc:	68fb      	ldr	r3, [r7, #12]
 81096fe:	4413      	add	r3, r2
 8109700:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8109704:	461a      	mov	r2, r3
 8109706:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 810970a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 810970c:	693b      	ldr	r3, [r7, #16]
 810970e:	3301      	adds	r3, #1
 8109710:	613b      	str	r3, [r7, #16]
 8109712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8109714:	693a      	ldr	r2, [r7, #16]
 8109716:	429a      	cmp	r2, r3
 8109718:	d3b7      	bcc.n	810968a <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 810971a:	2300      	movs	r3, #0
 810971c:	613b      	str	r3, [r7, #16]
 810971e:	e043      	b.n	81097a8 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8109720:	693b      	ldr	r3, [r7, #16]
 8109722:	015a      	lsls	r2, r3, #5
 8109724:	68fb      	ldr	r3, [r7, #12]
 8109726:	4413      	add	r3, r2
 8109728:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810972c:	681b      	ldr	r3, [r3, #0]
 810972e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8109732:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8109736:	d118      	bne.n	810976a <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 8109738:	693b      	ldr	r3, [r7, #16]
 810973a:	2b00      	cmp	r3, #0
 810973c:	d10a      	bne.n	8109754 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 810973e:	693b      	ldr	r3, [r7, #16]
 8109740:	015a      	lsls	r2, r3, #5
 8109742:	68fb      	ldr	r3, [r7, #12]
 8109744:	4413      	add	r3, r2
 8109746:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810974a:	461a      	mov	r2, r3
 810974c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8109750:	6013      	str	r3, [r2, #0]
 8109752:	e013      	b.n	810977c <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8109754:	693b      	ldr	r3, [r7, #16]
 8109756:	015a      	lsls	r2, r3, #5
 8109758:	68fb      	ldr	r3, [r7, #12]
 810975a:	4413      	add	r3, r2
 810975c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8109760:	461a      	mov	r2, r3
 8109762:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8109766:	6013      	str	r3, [r2, #0]
 8109768:	e008      	b.n	810977c <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 810976a:	693b      	ldr	r3, [r7, #16]
 810976c:	015a      	lsls	r2, r3, #5
 810976e:	68fb      	ldr	r3, [r7, #12]
 8109770:	4413      	add	r3, r2
 8109772:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8109776:	461a      	mov	r2, r3
 8109778:	2300      	movs	r3, #0
 810977a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 810977c:	693b      	ldr	r3, [r7, #16]
 810977e:	015a      	lsls	r2, r3, #5
 8109780:	68fb      	ldr	r3, [r7, #12]
 8109782:	4413      	add	r3, r2
 8109784:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8109788:	461a      	mov	r2, r3
 810978a:	2300      	movs	r3, #0
 810978c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 810978e:	693b      	ldr	r3, [r7, #16]
 8109790:	015a      	lsls	r2, r3, #5
 8109792:	68fb      	ldr	r3, [r7, #12]
 8109794:	4413      	add	r3, r2
 8109796:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 810979a:	461a      	mov	r2, r3
 810979c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 81097a0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 81097a2:	693b      	ldr	r3, [r7, #16]
 81097a4:	3301      	adds	r3, #1
 81097a6:	613b      	str	r3, [r7, #16]
 81097a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 81097aa:	693a      	ldr	r2, [r7, #16]
 81097ac:	429a      	cmp	r2, r3
 81097ae:	d3b7      	bcc.n	8109720 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 81097b0:	68fb      	ldr	r3, [r7, #12]
 81097b2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 81097b6:	691b      	ldr	r3, [r3, #16]
 81097b8:	68fa      	ldr	r2, [r7, #12]
 81097ba:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 81097be:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 81097c2:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 81097c4:	687b      	ldr	r3, [r7, #4]
 81097c6:	2200      	movs	r2, #0
 81097c8:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 81097ca:	687b      	ldr	r3, [r7, #4]
 81097cc:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 81097d0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 81097d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 81097d4:	2b00      	cmp	r3, #0
 81097d6:	d105      	bne.n	81097e4 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 81097d8:	687b      	ldr	r3, [r7, #4]
 81097da:	699b      	ldr	r3, [r3, #24]
 81097dc:	f043 0210 	orr.w	r2, r3, #16
 81097e0:	687b      	ldr	r3, [r7, #4]
 81097e2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 81097e4:	687b      	ldr	r3, [r7, #4]
 81097e6:	699a      	ldr	r2, [r3, #24]
 81097e8:	4b0f      	ldr	r3, [pc, #60]	; (8109828 <USB_DevInit+0x2b8>)
 81097ea:	4313      	orrs	r3, r2
 81097ec:	687a      	ldr	r2, [r7, #4]
 81097ee:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 81097f0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 81097f2:	2b00      	cmp	r3, #0
 81097f4:	d005      	beq.n	8109802 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 81097f6:	687b      	ldr	r3, [r7, #4]
 81097f8:	699b      	ldr	r3, [r3, #24]
 81097fa:	f043 0208 	orr.w	r2, r3, #8
 81097fe:	687b      	ldr	r3, [r7, #4]
 8109800:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8109802:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8109804:	2b01      	cmp	r3, #1
 8109806:	d107      	bne.n	8109818 <USB_DevInit+0x2a8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8109808:	687b      	ldr	r3, [r7, #4]
 810980a:	699b      	ldr	r3, [r3, #24]
 810980c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8109810:	f043 0304 	orr.w	r3, r3, #4
 8109814:	687a      	ldr	r2, [r7, #4]
 8109816:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8109818:	7dfb      	ldrb	r3, [r7, #23]
}
 810981a:	4618      	mov	r0, r3
 810981c:	3718      	adds	r7, #24
 810981e:	46bd      	mov	sp, r7
 8109820:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8109824:	b004      	add	sp, #16
 8109826:	4770      	bx	lr
 8109828:	803c3800 	.word	0x803c3800

0810982c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 810982c:	b480      	push	{r7}
 810982e:	b085      	sub	sp, #20
 8109830:	af00      	add	r7, sp, #0
 8109832:	6078      	str	r0, [r7, #4]
 8109834:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8109836:	2300      	movs	r3, #0
 8109838:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 810983a:	68fb      	ldr	r3, [r7, #12]
 810983c:	3301      	adds	r3, #1
 810983e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8109840:	68fb      	ldr	r3, [r7, #12]
 8109842:	4a13      	ldr	r2, [pc, #76]	; (8109890 <USB_FlushTxFifo+0x64>)
 8109844:	4293      	cmp	r3, r2
 8109846:	d901      	bls.n	810984c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8109848:	2303      	movs	r3, #3
 810984a:	e01b      	b.n	8109884 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 810984c:	687b      	ldr	r3, [r7, #4]
 810984e:	691b      	ldr	r3, [r3, #16]
 8109850:	2b00      	cmp	r3, #0
 8109852:	daf2      	bge.n	810983a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8109854:	2300      	movs	r3, #0
 8109856:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8109858:	683b      	ldr	r3, [r7, #0]
 810985a:	019b      	lsls	r3, r3, #6
 810985c:	f043 0220 	orr.w	r2, r3, #32
 8109860:	687b      	ldr	r3, [r7, #4]
 8109862:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8109864:	68fb      	ldr	r3, [r7, #12]
 8109866:	3301      	adds	r3, #1
 8109868:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 810986a:	68fb      	ldr	r3, [r7, #12]
 810986c:	4a08      	ldr	r2, [pc, #32]	; (8109890 <USB_FlushTxFifo+0x64>)
 810986e:	4293      	cmp	r3, r2
 8109870:	d901      	bls.n	8109876 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8109872:	2303      	movs	r3, #3
 8109874:	e006      	b.n	8109884 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8109876:	687b      	ldr	r3, [r7, #4]
 8109878:	691b      	ldr	r3, [r3, #16]
 810987a:	f003 0320 	and.w	r3, r3, #32
 810987e:	2b20      	cmp	r3, #32
 8109880:	d0f0      	beq.n	8109864 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8109882:	2300      	movs	r3, #0
}
 8109884:	4618      	mov	r0, r3
 8109886:	3714      	adds	r7, #20
 8109888:	46bd      	mov	sp, r7
 810988a:	f85d 7b04 	ldr.w	r7, [sp], #4
 810988e:	4770      	bx	lr
 8109890:	00030d40 	.word	0x00030d40

08109894 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8109894:	b480      	push	{r7}
 8109896:	b085      	sub	sp, #20
 8109898:	af00      	add	r7, sp, #0
 810989a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 810989c:	2300      	movs	r3, #0
 810989e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 81098a0:	68fb      	ldr	r3, [r7, #12]
 81098a2:	3301      	adds	r3, #1
 81098a4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 81098a6:	68fb      	ldr	r3, [r7, #12]
 81098a8:	4a11      	ldr	r2, [pc, #68]	; (81098f0 <USB_FlushRxFifo+0x5c>)
 81098aa:	4293      	cmp	r3, r2
 81098ac:	d901      	bls.n	81098b2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 81098ae:	2303      	movs	r3, #3
 81098b0:	e018      	b.n	81098e4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 81098b2:	687b      	ldr	r3, [r7, #4]
 81098b4:	691b      	ldr	r3, [r3, #16]
 81098b6:	2b00      	cmp	r3, #0
 81098b8:	daf2      	bge.n	81098a0 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 81098ba:	2300      	movs	r3, #0
 81098bc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 81098be:	687b      	ldr	r3, [r7, #4]
 81098c0:	2210      	movs	r2, #16
 81098c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 81098c4:	68fb      	ldr	r3, [r7, #12]
 81098c6:	3301      	adds	r3, #1
 81098c8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 81098ca:	68fb      	ldr	r3, [r7, #12]
 81098cc:	4a08      	ldr	r2, [pc, #32]	; (81098f0 <USB_FlushRxFifo+0x5c>)
 81098ce:	4293      	cmp	r3, r2
 81098d0:	d901      	bls.n	81098d6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 81098d2:	2303      	movs	r3, #3
 81098d4:	e006      	b.n	81098e4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 81098d6:	687b      	ldr	r3, [r7, #4]
 81098d8:	691b      	ldr	r3, [r3, #16]
 81098da:	f003 0310 	and.w	r3, r3, #16
 81098de:	2b10      	cmp	r3, #16
 81098e0:	d0f0      	beq.n	81098c4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 81098e2:	2300      	movs	r3, #0
}
 81098e4:	4618      	mov	r0, r3
 81098e6:	3714      	adds	r7, #20
 81098e8:	46bd      	mov	sp, r7
 81098ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 81098ee:	4770      	bx	lr
 81098f0:	00030d40 	.word	0x00030d40

081098f4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 81098f4:	b480      	push	{r7}
 81098f6:	b085      	sub	sp, #20
 81098f8:	af00      	add	r7, sp, #0
 81098fa:	6078      	str	r0, [r7, #4]
 81098fc:	460b      	mov	r3, r1
 81098fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8109900:	687b      	ldr	r3, [r7, #4]
 8109902:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8109904:	68fb      	ldr	r3, [r7, #12]
 8109906:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810990a:	681a      	ldr	r2, [r3, #0]
 810990c:	78fb      	ldrb	r3, [r7, #3]
 810990e:	68f9      	ldr	r1, [r7, #12]
 8109910:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8109914:	4313      	orrs	r3, r2
 8109916:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8109918:	2300      	movs	r3, #0
}
 810991a:	4618      	mov	r0, r3
 810991c:	3714      	adds	r7, #20
 810991e:	46bd      	mov	sp, r7
 8109920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109924:	4770      	bx	lr

08109926 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8109926:	b480      	push	{r7}
 8109928:	b085      	sub	sp, #20
 810992a:	af00      	add	r7, sp, #0
 810992c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 810992e:	687b      	ldr	r3, [r7, #4]
 8109930:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8109932:	68fb      	ldr	r3, [r7, #12]
 8109934:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8109938:	681b      	ldr	r3, [r3, #0]
 810993a:	68fa      	ldr	r2, [r7, #12]
 810993c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8109940:	f023 0303 	bic.w	r3, r3, #3
 8109944:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8109946:	68fb      	ldr	r3, [r7, #12]
 8109948:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 810994c:	685b      	ldr	r3, [r3, #4]
 810994e:	68fa      	ldr	r2, [r7, #12]
 8109950:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8109954:	f043 0302 	orr.w	r3, r3, #2
 8109958:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 810995a:	2300      	movs	r3, #0
}
 810995c:	4618      	mov	r0, r3
 810995e:	3714      	adds	r7, #20
 8109960:	46bd      	mov	sp, r7
 8109962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109966:	4770      	bx	lr

08109968 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8109968:	b480      	push	{r7}
 810996a:	b083      	sub	sp, #12
 810996c:	af00      	add	r7, sp, #0
 810996e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8109970:	687b      	ldr	r3, [r7, #4]
 8109972:	695b      	ldr	r3, [r3, #20]
 8109974:	f003 0301 	and.w	r3, r3, #1
}
 8109978:	4618      	mov	r0, r3
 810997a:	370c      	adds	r7, #12
 810997c:	46bd      	mov	sp, r7
 810997e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8109982:	4770      	bx	lr

08109984 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8109984:	b480      	push	{r7}
 8109986:	b085      	sub	sp, #20
 8109988:	af00      	add	r7, sp, #0
 810998a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 810998c:	2300      	movs	r3, #0
 810998e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8109990:	68fb      	ldr	r3, [r7, #12]
 8109992:	3301      	adds	r3, #1
 8109994:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8109996:	68fb      	ldr	r3, [r7, #12]
 8109998:	4a13      	ldr	r2, [pc, #76]	; (81099e8 <USB_CoreReset+0x64>)
 810999a:	4293      	cmp	r3, r2
 810999c:	d901      	bls.n	81099a2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 810999e:	2303      	movs	r3, #3
 81099a0:	e01b      	b.n	81099da <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 81099a2:	687b      	ldr	r3, [r7, #4]
 81099a4:	691b      	ldr	r3, [r3, #16]
 81099a6:	2b00      	cmp	r3, #0
 81099a8:	daf2      	bge.n	8109990 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 81099aa:	2300      	movs	r3, #0
 81099ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 81099ae:	687b      	ldr	r3, [r7, #4]
 81099b0:	691b      	ldr	r3, [r3, #16]
 81099b2:	f043 0201 	orr.w	r2, r3, #1
 81099b6:	687b      	ldr	r3, [r7, #4]
 81099b8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 81099ba:	68fb      	ldr	r3, [r7, #12]
 81099bc:	3301      	adds	r3, #1
 81099be:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 81099c0:	68fb      	ldr	r3, [r7, #12]
 81099c2:	4a09      	ldr	r2, [pc, #36]	; (81099e8 <USB_CoreReset+0x64>)
 81099c4:	4293      	cmp	r3, r2
 81099c6:	d901      	bls.n	81099cc <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 81099c8:	2303      	movs	r3, #3
 81099ca:	e006      	b.n	81099da <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 81099cc:	687b      	ldr	r3, [r7, #4]
 81099ce:	691b      	ldr	r3, [r3, #16]
 81099d0:	f003 0301 	and.w	r3, r3, #1
 81099d4:	2b01      	cmp	r3, #1
 81099d6:	d0f0      	beq.n	81099ba <USB_CoreReset+0x36>

  return HAL_OK;
 81099d8:	2300      	movs	r3, #0
}
 81099da:	4618      	mov	r0, r3
 81099dc:	3714      	adds	r7, #20
 81099de:	46bd      	mov	sp, r7
 81099e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 81099e4:	4770      	bx	lr
 81099e6:	bf00      	nop
 81099e8:	00030d40 	.word	0x00030d40

081099ec <__libc_init_array>:
 81099ec:	b570      	push	{r4, r5, r6, lr}
 81099ee:	4d0d      	ldr	r5, [pc, #52]	; (8109a24 <__libc_init_array+0x38>)
 81099f0:	4c0d      	ldr	r4, [pc, #52]	; (8109a28 <__libc_init_array+0x3c>)
 81099f2:	1b64      	subs	r4, r4, r5
 81099f4:	10a4      	asrs	r4, r4, #2
 81099f6:	2600      	movs	r6, #0
 81099f8:	42a6      	cmp	r6, r4
 81099fa:	d109      	bne.n	8109a10 <__libc_init_array+0x24>
 81099fc:	4d0b      	ldr	r5, [pc, #44]	; (8109a2c <__libc_init_array+0x40>)
 81099fe:	4c0c      	ldr	r4, [pc, #48]	; (8109a30 <__libc_init_array+0x44>)
 8109a00:	f000 f82e 	bl	8109a60 <_init>
 8109a04:	1b64      	subs	r4, r4, r5
 8109a06:	10a4      	asrs	r4, r4, #2
 8109a08:	2600      	movs	r6, #0
 8109a0a:	42a6      	cmp	r6, r4
 8109a0c:	d105      	bne.n	8109a1a <__libc_init_array+0x2e>
 8109a0e:	bd70      	pop	{r4, r5, r6, pc}
 8109a10:	f855 3b04 	ldr.w	r3, [r5], #4
 8109a14:	4798      	blx	r3
 8109a16:	3601      	adds	r6, #1
 8109a18:	e7ee      	b.n	81099f8 <__libc_init_array+0xc>
 8109a1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8109a1e:	4798      	blx	r3
 8109a20:	3601      	adds	r6, #1
 8109a22:	e7f2      	b.n	8109a0a <__libc_init_array+0x1e>
 8109a24:	08109b04 	.word	0x08109b04
 8109a28:	08109b04 	.word	0x08109b04
 8109a2c:	08109b04 	.word	0x08109b04
 8109a30:	08109b08 	.word	0x08109b08

08109a34 <memcpy>:
 8109a34:	440a      	add	r2, r1
 8109a36:	4291      	cmp	r1, r2
 8109a38:	f100 33ff 	add.w	r3, r0, #4294967295
 8109a3c:	d100      	bne.n	8109a40 <memcpy+0xc>
 8109a3e:	4770      	bx	lr
 8109a40:	b510      	push	{r4, lr}
 8109a42:	f811 4b01 	ldrb.w	r4, [r1], #1
 8109a46:	f803 4f01 	strb.w	r4, [r3, #1]!
 8109a4a:	4291      	cmp	r1, r2
 8109a4c:	d1f9      	bne.n	8109a42 <memcpy+0xe>
 8109a4e:	bd10      	pop	{r4, pc}

08109a50 <memset>:
 8109a50:	4402      	add	r2, r0
 8109a52:	4603      	mov	r3, r0
 8109a54:	4293      	cmp	r3, r2
 8109a56:	d100      	bne.n	8109a5a <memset+0xa>
 8109a58:	4770      	bx	lr
 8109a5a:	f803 1b01 	strb.w	r1, [r3], #1
 8109a5e:	e7f9      	b.n	8109a54 <memset+0x4>

08109a60 <_init>:
 8109a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8109a62:	bf00      	nop
 8109a64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8109a66:	bc08      	pop	{r3}
 8109a68:	469e      	mov	lr, r3
 8109a6a:	4770      	bx	lr

08109a6c <_fini>:
 8109a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8109a6e:	bf00      	nop
 8109a70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8109a72:	bc08      	pop	{r3}
 8109a74:	469e      	mov	lr, r3
 8109a76:	4770      	bx	lr
