// Seed: 880790486
module module_0 (
    output reg id_0,
    output id_1,
    output id_2,
    input id_3,
    input id_4
);
  if (1) begin
    logic id_5;
  end else begin
    begin
      logic id_6;
    end
    logic id_7;
    always begin
      id_0 <= id_3;
    end
    logic id_8 = 1;
    logic id_9;
    assign id_0 = 1;
  end
endmodule
