
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2026  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.62+91 (git sha1 fb653c418-dirty, aarch64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)

-- Executing script file `bcp_accel_jtag.ys' --

1. Executing RTLIL frontend.
Input filename: bcp_accel_jtag.il

2. Executing SYNTH_LATTICE pass.

2.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_sim_ecp5.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\VLO'.
Generating RTLIL representation for module `\VHI'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\DP16KD'.
Replacing existing blackbox module `\FD1P3AX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:2.1-2.261.
Generating RTLIL representation for module `\FD1P3AX'.
Replacing existing blackbox module `\FD1P3AY' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:3.1-3.261.
Generating RTLIL representation for module `\FD1P3AY'.
Replacing existing blackbox module `\FD1P3BX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:4.1-4.261.
Generating RTLIL representation for module `\FD1P3BX'.
Replacing existing blackbox module `\FD1P3DX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:5.1-5.261.
Generating RTLIL representation for module `\FD1P3DX'.
Replacing existing blackbox module `\FD1P3IX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:6.1-6.261.
Generating RTLIL representation for module `\FD1P3IX'.
Replacing existing blackbox module `\FD1P3JX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:7.1-7.261.
Generating RTLIL representation for module `\FD1P3JX'.
Replacing existing blackbox module `\FD1S3AX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:8.1-8.261.
Generating RTLIL representation for module `\FD1S3AX'.
Replacing existing blackbox module `\FD1S3AY' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:9.1-9.261.
Generating RTLIL representation for module `\FD1S3AY'.
Replacing existing blackbox module `\FD1S3BX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:10.1-10.261.
Generating RTLIL representation for module `\FD1S3BX'.
Replacing existing blackbox module `\FD1S3DX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:11.1-11.261.
Generating RTLIL representation for module `\FD1S3DX'.
Replacing existing blackbox module `\FD1S3IX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:12.1-12.261.
Generating RTLIL representation for module `\FD1S3IX'.
Replacing existing blackbox module `\FD1S3JX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:13.1-13.261.
Generating RTLIL representation for module `\FD1S3JX'.
Replacing existing blackbox module `\IFS1P3BX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:26.1-26.301.
Generating RTLIL representation for module `\IFS1P3BX'.
Replacing existing blackbox module `\IFS1P3DX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:27.1-27.301.
Generating RTLIL representation for module `\IFS1P3DX'.
Replacing existing blackbox module `\IFS1P3IX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:28.1-28.301.
Generating RTLIL representation for module `\IFS1P3IX'.
Replacing existing blackbox module `\IFS1P3JX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:29.1-29.301.
Generating RTLIL representation for module `\IFS1P3JX'.
Replacing existing blackbox module `\OFS1P3BX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:31.1-31.302.
Generating RTLIL representation for module `\OFS1P3BX'.
Replacing existing blackbox module `\OFS1P3DX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:32.1-32.302.
Generating RTLIL representation for module `\OFS1P3DX'.
Replacing existing blackbox module `\OFS1P3IX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:33.1-33.302.
Generating RTLIL representation for module `\OFS1P3IX'.
Replacing existing blackbox module `\OFS1P3JX' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_ff.vh:34.1-34.302.
Generating RTLIL representation for module `\OFS1P3JX'.
Replacing existing blackbox module `\IB' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:2.1-2.157.
Generating RTLIL representation for module `\IB'.
Replacing existing blackbox module `\IBPU' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:3.1-3.157.
Generating RTLIL representation for module `\IBPU'.
Replacing existing blackbox module `\IBPD' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:4.1-4.157.
Generating RTLIL representation for module `\IBPD'.
Replacing existing blackbox module `\OB' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:5.1-5.157.
Generating RTLIL representation for module `\OB'.
Replacing existing blackbox module `\OBZ' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:6.1-6.164.
Generating RTLIL representation for module `\OBZ'.
Replacing existing blackbox module `\OBZPU' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:7.1-7.164.
Generating RTLIL representation for module `\OBZPU'.
Replacing existing blackbox module `\OBZPD' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:8.1-8.164.
Generating RTLIL representation for module `\OBZPD'.
Replacing existing blackbox module `\OBCO' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:9.1-9.90.
Generating RTLIL representation for module `\OBCO'.
Replacing existing blackbox module `\BB' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:10.1-10.179.
Generating RTLIL representation for module `\BB'.
Replacing existing blackbox module `\BBPU' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:11.1-11.179.
Generating RTLIL representation for module `\BBPU'.
Replacing existing blackbox module `\BBPD' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:12.1-12.179.
Generating RTLIL representation for module `\BBPD'.
Replacing existing blackbox module `\ILVDS' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:13.1-13.139.
Generating RTLIL representation for module `\ILVDS'.
Replacing existing blackbox module `\OLVDS' at /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_io.vh:14.1-14.146.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_bb_ecp5.v' to AST representation.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DCUA'.
Successfully finished Verilog frontend.

2.3. Executing HIERARCHY pass (managing design hierarchy).

2.3.1. Analyzing design hierarchy..
Top module:  \bcp_accel_jtag
Used module:     \bcp_accel_jtag.pin_led_0
Used module:         \bcp_accel_jtag.pin_led_0.buf
Used module:             \bcp_accel_jtag.pin_led_0.buf.buf
Used module:     \bcp_accel_jtag.cd_sync
Used module:         \bcp_accel_jtag.cd_sync.rst_buf
Used module:             \bcp_accel_jtag.cd_sync.rst_buf.buf
Used module:         \bcp_accel_jtag.cd_sync.clk_buf
Used module:             \bcp_accel_jtag.cd_sync.clk_buf.buf
Used module:     \bcp_accel_jtag.bcp
Used module:         \bcp_accel_jtag.bcp.impl_fifo
Used module:         \bcp_accel_jtag.bcp.evaluator
Used module:         \bcp_accel_jtag.bcp.prefetcher
Used module:         \bcp_accel_jtag.bcp.watch_mgr
Used module:         \bcp_accel_jtag.bcp.assign_mem
Used module:         \bcp_accel_jtag.bcp.watch_mem
Used module:         \bcp_accel_jtag.bcp.clause_mem
Used module:     \bcp_accel_jtag.host_if

2.3.2. Analyzing design hierarchy..
Top module:  \bcp_accel_jtag
Used module:     \bcp_accel_jtag.pin_led_0
Used module:         \bcp_accel_jtag.pin_led_0.buf
Used module:             \bcp_accel_jtag.pin_led_0.buf.buf
Used module:     \bcp_accel_jtag.cd_sync
Used module:         \bcp_accel_jtag.cd_sync.rst_buf
Used module:             \bcp_accel_jtag.cd_sync.rst_buf.buf
Used module:         \bcp_accel_jtag.cd_sync.clk_buf
Used module:             \bcp_accel_jtag.cd_sync.clk_buf.buf
Used module:     \bcp_accel_jtag.bcp
Used module:         \bcp_accel_jtag.bcp.impl_fifo
Used module:         \bcp_accel_jtag.bcp.evaluator
Used module:         \bcp_accel_jtag.bcp.prefetcher
Used module:         \bcp_accel_jtag.bcp.watch_mgr
Used module:         \bcp_accel_jtag.bcp.assign_mem
Used module:         \bcp_accel_jtag.bcp.watch_mem
Used module:         \bcp_accel_jtag.bcp.clause_mem
Used module:     \bcp_accel_jtag.host_if
Removed 0 unused modules.

2.4. Executing PROC pass (convert processes to netlists).

2.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $41 in module bcp_accel_jtag.bcp.impl_fifo.
Marked 1 switch rules as full_case in process $39 in module bcp_accel_jtag.bcp.impl_fifo.
Marked 2 switch rules as full_case in process $81 in module bcp_accel_jtag.bcp.evaluator.
Marked 1 switch rules as full_case in process $79 in module bcp_accel_jtag.bcp.evaluator.
Marked 1 switch rules as full_case in process $77 in module bcp_accel_jtag.bcp.evaluator.
Marked 1 switch rules as full_case in process $56 in module bcp_accel_jtag.bcp.evaluator.
Marked 1 switch rules as full_case in process $64 in module bcp_accel_jtag.bcp.watch_mgr.
Marked 3 switch rules as full_case in process $62 in module bcp_accel_jtag.bcp.watch_mgr.
Marked 2 switch rules as full_case in process $60 in module bcp_accel_jtag.bcp.watch_mgr.
Marked 4 switch rules as full_case in process $58 in module bcp_accel_jtag.bcp.watch_mgr.
Marked 1 switch rules as full_case in process $55 in module bcp_accel_jtag.bcp.watch_mgr.
Marked 2 switch rules as full_case in process $54 in module bcp_accel_jtag.bcp.watch_mgr.
Marked 2 switch rules as full_case in process $53 in module bcp_accel_jtag.bcp.watch_mgr.
Marked 4 switch rules as full_case in process $52 in module bcp_accel_jtag.bcp.watch_mgr.
Marked 4 switch rules as full_case in process $51 in module bcp_accel_jtag.bcp.watch_mgr.
Marked 4 switch rules as full_case in process $50 in module bcp_accel_jtag.bcp.watch_mgr.
Marked 1 switch rules as full_case in process $105 in module bcp_accel_jtag.host_if.
Marked 1 switch rules as full_case in process $103 in module bcp_accel_jtag.host_if.
Marked 1 switch rules as full_case in process $101 in module bcp_accel_jtag.host_if.
Marked 3 switch rules as full_case in process $93 in module bcp_accel_jtag.host_if.
Removed a total of 0 dead cases.

2.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 2 redundant assignments.
Promoted 10 assignments to connections.

2.4.4. Executing PROC_INIT pass (extract init attributes).

2.4.5. Executing PROC_ARST pass (detect async resets in processes).

2.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~189 debug messages>

2.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\bcp_accel_jtag.bcp.impl_fifo.$41'.
     1/1: $15
Creating decoders for process `\bcp_accel_jtag.bcp.impl_fifo.$39'.
     1/1: $14
Creating decoders for process `\bcp_accel_jtag.bcp.impl_fifo.$37'.
     1/1: $13
Creating decoders for process `\bcp_accel_jtag.bcp.impl_fifo.$36'.
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$81'.
     1/1: $31
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$79'.
     1/1: $30
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$77'.
     1/1: $29
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$75'.
     1/1: $28
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$73'.
     1/1: $27
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$71'.
     1/1: $26
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$69'.
     1/1: $25
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$67'.
     1/1: $24
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$65'.
     1/1: $23
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$63'.
     1/1: $22
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$61'.
     1/1: $21
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$59'.
     1/1: $20
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$58'.
     1/1: \result_implied_val
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$57'.
     1/1: \result_implied_var
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$56'.
     1/1: \result_status
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$55'.
     1/1: \result_clause_id
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$54'.
     1/1: \lit_unassigned
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$53'.
     1/1: \lit_true
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$52'.
     1/1: \result_valid
Creating decoders for process `\bcp_accel_jtag.bcp.evaluator.$32'.
     1/1: \current_lit
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$64'.
     1/1: $27
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$62'.
     1/1: $26
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$60'.
     1/1: $25
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$58'.
     1/1: $24
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$56'.
     1/1: $23
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$55'.
     1/1: \done
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$54'.
     1/1: \clause_id_valid
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$53'.
     1/1: \clause_id
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$52'.
     1/1: \wl_rd_en
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$51'.
     1/1: \wl_rd_idx
Creating decoders for process `\bcp_accel_jtag.bcp.watch_mgr.$50'.
     1/1: \wl_rd_lit
Creating decoders for process `\bcp_accel_jtag.bcp.clause_mem.$4'.
Creating decoders for process `\bcp_accel_jtag.bcp.$61'.
     1/1: $25
Creating decoders for process `\bcp_accel_jtag.bcp.$59'.
     1/1: $24
Creating decoders for process `\bcp_accel_jtag.bcp.$57'.
     1/1: $23
Creating decoders for process `\bcp_accel_jtag.bcp.$55'.
     1/1: $22
Creating decoders for process `\bcp_accel_jtag.bcp.$53'.
     1/1: $21
Creating decoders for process `\bcp_accel_jtag.bcp.$52'.
     1/1: \done
Creating decoders for process `\bcp_accel_jtag.bcp.$51'.
     1/1: \busy
Creating decoders for process `\bcp_accel_jtag.bcp.$50'.
     1/1: \start$120
Creating decoders for process `\bcp_accel_jtag.bcp.$49'.
     1/1: \fsm_starting
Creating decoders for process `\bcp_accel_jtag.host_if.$111'.
     1/1: $37
Creating decoders for process `\bcp_accel_jtag.host_if.$109'.
     1/1: $36
Creating decoders for process `\bcp_accel_jtag.host_if.$107'.
     1/1: $35
Creating decoders for process `\bcp_accel_jtag.host_if.$105'.
     1/1: $34
Creating decoders for process `\bcp_accel_jtag.host_if.$103'.
     1/1: $33
Creating decoders for process `\bcp_accel_jtag.host_if.$101'.
     1/1: $32
Creating decoders for process `\bcp_accel_jtag.host_if.$99'.
     1/1: $31
Creating decoders for process `\bcp_accel_jtag.host_if.$97'.
     1/1: $30
Creating decoders for process `\bcp_accel_jtag.host_if.$95'.
     1/1: $29
Creating decoders for process `\bcp_accel_jtag.host_if.$93'.
     1/1: $28
Creating decoders for process `\bcp_accel_jtag.host_if.$91'.
     1/1: $27
Creating decoders for process `\bcp_accel_jtag.host_if.$87'.
     1/1: \impl_ready
Creating decoders for process `\bcp_accel_jtag.host_if.$86'.
     1/1: \bcp_start
Creating decoders for process `\bcp_accel_jtag.host_if.$85'.
     1/1: \bcp_false_lit
Creating decoders for process `\bcp_accel_jtag.host_if.$84'.
     1/1: \assign_wr_en
Creating decoders for process `\bcp_accel_jtag.host_if.$83'.
     1/1: \assign_wr_data
Creating decoders for process `\bcp_accel_jtag.host_if.$82'.
     1/1: \assign_wr_addr
Creating decoders for process `\bcp_accel_jtag.host_if.$81'.
     1/1: \wl_wr_len_en
Creating decoders for process `\bcp_accel_jtag.host_if.$80'.
     1/1: \wl_wr_len
Creating decoders for process `\bcp_accel_jtag.host_if.$79'.
     1/1: \wl_wr_en
Creating decoders for process `\bcp_accel_jtag.host_if.$78'.
     1/1: \wl_wr_data
Creating decoders for process `\bcp_accel_jtag.host_if.$77'.
     1/1: \wl_wr_idx
Creating decoders for process `\bcp_accel_jtag.host_if.$76'.
     1/1: \wl_wr_lit
Creating decoders for process `\bcp_accel_jtag.host_if.$75'.
     1/1: \clause_wr_en
Creating decoders for process `\bcp_accel_jtag.host_if.$74'.
     1/1: \clause_wr_lit4
Creating decoders for process `\bcp_accel_jtag.host_if.$73'.
     1/1: \clause_wr_lit3
Creating decoders for process `\bcp_accel_jtag.host_if.$72'.
     1/1: \clause_wr_lit2
Creating decoders for process `\bcp_accel_jtag.host_if.$71'.
     1/1: \clause_wr_lit1
Creating decoders for process `\bcp_accel_jtag.host_if.$70'.
     1/1: \clause_wr_lit0
Creating decoders for process `\bcp_accel_jtag.host_if.$69'.
     1/1: \clause_wr_sat_bit
Creating decoders for process `\bcp_accel_jtag.host_if.$68'.
     1/1: \clause_wr_size
Creating decoders for process `\bcp_accel_jtag.host_if.$67'.
     1/1: \clause_wr_addr
Creating decoders for process `\bcp_accel_jtag.host_if.$66'.
     1/1: \rsp_status

2.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.4.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.impl_fifo.$41'.
Removing empty process `bcp_accel_jtag.bcp.impl_fifo.$41'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.impl_fifo.$39'.
Removing empty process `bcp_accel_jtag.bcp.impl_fifo.$39'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.impl_fifo.$37'.
Removing empty process `bcp_accel_jtag.bcp.impl_fifo.$37'.
Removing empty process `bcp_accel_jtag.bcp.impl_fifo.$36'.
Found and cleaned up 4 empty switches in `\bcp_accel_jtag.bcp.evaluator.$81'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$81'.
Found and cleaned up 4 empty switches in `\bcp_accel_jtag.bcp.evaluator.$79'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$79'.
Found and cleaned up 4 empty switches in `\bcp_accel_jtag.bcp.evaluator.$77'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$77'.
Found and cleaned up 3 empty switches in `\bcp_accel_jtag.bcp.evaluator.$75'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$75'.
Found and cleaned up 3 empty switches in `\bcp_accel_jtag.bcp.evaluator.$73'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$73'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.evaluator.$71'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$71'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.evaluator.$69'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$69'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.evaluator.$67'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$67'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.evaluator.$65'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$65'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.evaluator.$63'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$63'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.evaluator.$61'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$61'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.evaluator.$59'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$59'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.evaluator.$58'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$58'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.evaluator.$57'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$57'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.evaluator.$56'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$56'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.evaluator.$55'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$55'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.evaluator.$54'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$54'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.evaluator.$53'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$53'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.evaluator.$52'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$52'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.evaluator.$32'.
Removing empty process `bcp_accel_jtag.bcp.evaluator.$32'.
Found and cleaned up 3 empty switches in `\bcp_accel_jtag.bcp.watch_mgr.$64'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$64'.
Found and cleaned up 6 empty switches in `\bcp_accel_jtag.bcp.watch_mgr.$62'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$62'.
Found and cleaned up 4 empty switches in `\bcp_accel_jtag.bcp.watch_mgr.$60'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$60'.
Found and cleaned up 8 empty switches in `\bcp_accel_jtag.bcp.watch_mgr.$58'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$58'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.watch_mgr.$56'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$56'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.watch_mgr.$55'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$55'.
Found and cleaned up 3 empty switches in `\bcp_accel_jtag.bcp.watch_mgr.$54'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$54'.
Found and cleaned up 3 empty switches in `\bcp_accel_jtag.bcp.watch_mgr.$53'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$53'.
Found and cleaned up 8 empty switches in `\bcp_accel_jtag.bcp.watch_mgr.$52'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$52'.
Found and cleaned up 8 empty switches in `\bcp_accel_jtag.bcp.watch_mgr.$51'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$51'.
Found and cleaned up 8 empty switches in `\bcp_accel_jtag.bcp.watch_mgr.$50'.
Removing empty process `bcp_accel_jtag.bcp.watch_mgr.$50'.
Removing empty process `bcp_accel_jtag.bcp.clause_mem.$4'.
Found and cleaned up 3 empty switches in `\bcp_accel_jtag.bcp.$61'.
Removing empty process `bcp_accel_jtag.bcp.$61'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.$59'.
Removing empty process `bcp_accel_jtag.bcp.$59'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.$57'.
Removing empty process `bcp_accel_jtag.bcp.$57'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.$55'.
Removing empty process `bcp_accel_jtag.bcp.$55'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.$53'.
Removing empty process `bcp_accel_jtag.bcp.$53'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.$52'.
Removing empty process `bcp_accel_jtag.bcp.$52'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.bcp.$51'.
Removing empty process `bcp_accel_jtag.bcp.$51'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.$50'.
Removing empty process `bcp_accel_jtag.bcp.$50'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.bcp.$49'.
Removing empty process `bcp_accel_jtag.bcp.$49'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$111'.
Removing empty process `bcp_accel_jtag.host_if.$111'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$109'.
Removing empty process `bcp_accel_jtag.host_if.$109'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$107'.
Removing empty process `bcp_accel_jtag.host_if.$107'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$105'.
Removing empty process `bcp_accel_jtag.host_if.$105'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$103'.
Removing empty process `bcp_accel_jtag.host_if.$103'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$101'.
Removing empty process `bcp_accel_jtag.host_if.$101'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$99'.
Removing empty process `bcp_accel_jtag.host_if.$99'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$97'.
Removing empty process `bcp_accel_jtag.host_if.$97'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$95'.
Removing empty process `bcp_accel_jtag.host_if.$95'.
Found and cleaned up 8 empty switches in `\bcp_accel_jtag.host_if.$93'.
Removing empty process `bcp_accel_jtag.host_if.$93'.
Found and cleaned up 4 empty switches in `\bcp_accel_jtag.host_if.$91'.
Removing empty process `bcp_accel_jtag.host_if.$91'.
Found and cleaned up 3 empty switches in `\bcp_accel_jtag.host_if.$87'.
Removing empty process `bcp_accel_jtag.host_if.$87'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$86'.
Removing empty process `bcp_accel_jtag.host_if.$86'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$85'.
Removing empty process `bcp_accel_jtag.host_if.$85'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$84'.
Removing empty process `bcp_accel_jtag.host_if.$84'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$83'.
Removing empty process `bcp_accel_jtag.host_if.$83'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$82'.
Removing empty process `bcp_accel_jtag.host_if.$82'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$81'.
Removing empty process `bcp_accel_jtag.host_if.$81'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$80'.
Removing empty process `bcp_accel_jtag.host_if.$80'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$79'.
Removing empty process `bcp_accel_jtag.host_if.$79'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$78'.
Removing empty process `bcp_accel_jtag.host_if.$78'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$77'.
Removing empty process `bcp_accel_jtag.host_if.$77'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$76'.
Removing empty process `bcp_accel_jtag.host_if.$76'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$75'.
Removing empty process `bcp_accel_jtag.host_if.$75'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$74'.
Removing empty process `bcp_accel_jtag.host_if.$74'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$73'.
Removing empty process `bcp_accel_jtag.host_if.$73'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$72'.
Removing empty process `bcp_accel_jtag.host_if.$72'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$71'.
Removing empty process `bcp_accel_jtag.host_if.$71'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$70'.
Removing empty process `bcp_accel_jtag.host_if.$70'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$69'.
Removing empty process `bcp_accel_jtag.host_if.$69'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$68'.
Removing empty process `bcp_accel_jtag.host_if.$68'.
Found and cleaned up 2 empty switches in `\bcp_accel_jtag.host_if.$67'.
Removing empty process `bcp_accel_jtag.host_if.$67'.
Found and cleaned up 1 empty switch in `\bcp_accel_jtag.host_if.$66'.
Removing empty process `bcp_accel_jtag.host_if.$66'.
Cleaned up 189 empty switches.

2.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.pin_led_0.buf.buf.
Optimizing module bcp_accel_jtag.pin_led_0.buf.
<suppressed ~2 debug messages>
Optimizing module bcp_accel_jtag.pin_led_0.
Optimizing module bcp_accel_jtag.cd_sync.rst_buf.buf.
Optimizing module bcp_accel_jtag.cd_sync.rst_buf.
<suppressed ~1 debug messages>
Optimizing module bcp_accel_jtag.cd_sync.clk_buf.buf.
Optimizing module bcp_accel_jtag.cd_sync.clk_buf.
<suppressed ~1 debug messages>
Optimizing module bcp_accel_jtag.cd_sync.
Optimizing module bcp_accel_jtag.bcp.impl_fifo.
<suppressed ~1 debug messages>
Optimizing module bcp_accel_jtag.bcp.evaluator.
<suppressed ~18 debug messages>
Optimizing module bcp_accel_jtag.bcp.prefetcher.
Optimizing module bcp_accel_jtag.bcp.watch_mgr.
<suppressed ~11 debug messages>
Optimizing module bcp_accel_jtag.bcp.assign_mem.
Optimizing module bcp_accel_jtag.bcp.watch_mem.
Optimizing module bcp_accel_jtag.bcp.clause_mem.
Optimizing module bcp_accel_jtag.bcp.
<suppressed ~5 debug messages>
Optimizing module bcp_accel_jtag.host_if.
<suppressed ~3 debug messages>
Optimizing module bcp_accel_jtag.

2.5. Executing FLATTEN pass (flatten design).
Deleting now unused module bcp_accel_jtag.pin_led_0.buf.buf.
Deleting now unused module bcp_accel_jtag.pin_led_0.buf.
Deleting now unused module bcp_accel_jtag.pin_led_0.
Deleting now unused module bcp_accel_jtag.cd_sync.rst_buf.buf.
Deleting now unused module bcp_accel_jtag.cd_sync.rst_buf.
Deleting now unused module bcp_accel_jtag.cd_sync.clk_buf.buf.
Deleting now unused module bcp_accel_jtag.cd_sync.clk_buf.
Deleting now unused module bcp_accel_jtag.cd_sync.
Deleting now unused module bcp_accel_jtag.bcp.impl_fifo.
Deleting now unused module bcp_accel_jtag.bcp.evaluator.
Deleting now unused module bcp_accel_jtag.bcp.prefetcher.
Deleting now unused module bcp_accel_jtag.bcp.watch_mgr.
Deleting now unused module bcp_accel_jtag.bcp.assign_mem.
Deleting now unused module bcp_accel_jtag.bcp.watch_mem.
Deleting now unused module bcp_accel_jtag.bcp.clause_mem.
Deleting now unused module bcp_accel_jtag.bcp.
Deleting now unused module bcp_accel_jtag.host_if.
<suppressed ~17 debug messages>

2.6. Executing TRIBUF pass.

2.7. Executing DEMINOUT pass (demote inout ports to input or output).

2.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.
<suppressed ~7 debug messages>

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 24 unused cells and 226 unused wires.
<suppressed ~36 debug messages>

2.10. Executing CHECK pass (checking for obvious problems).
Checking module bcp_accel_jtag...
Found and reported 0 problems.

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 500 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 392 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 387 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 384 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
<suppressed ~348 debug messages>
Removed a total of 116 cells.

2.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~279 debug messages>

2.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
    New ctrl vector for $pmux cell $flatten\host_if.$procmux$657: $auto$opt_reduce.cc:137:opt_pmux$724
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 1 changes.

2.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 385 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 381 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 380 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

2.11.6. Executing OPT_DFF pass (perform DFF optimizations).

2.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 0 unused cells and 120 unused wires.
<suppressed ~1 debug messages>

2.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.11.9. Rerunning OPT passes. (Maybe there is more to do..)

2.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~276 debug messages>

2.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
    New ctrl vector for $pmux cell $flatten\host_if.$procmux$578: { $flatten\host_if.$procmux$575_CMP $flatten\host_if.$procmux$566_CMP $flatten\host_if.$procmux$552_CMP $flatten\host_if.$procmux$574_CMP $auto$opt_reduce.cc:137:opt_pmux$726 }
    New ctrl vector for $pmux cell $flatten\host_if.$procmux$603: $auto$opt_reduce.cc:137:opt_pmux$728
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 2 changes.

2.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 382 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.11.13. Executing OPT_DFF pass (perform DFF optimizations).

2.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.11.16. Rerunning OPT passes. (Maybe there is more to do..)

2.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~273 debug messages>

2.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 382 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.11.20. Executing OPT_DFF pass (perform DFF optimizations).

2.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.11.23. Finished fast OPT passes. (There is nothing left to do.)

2.12. Executing FSM pass (extract and optimize FSM).

2.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking bcp_accel_jtag.bcp.watch_mgr.fsm_state as FSM state register:
    Register has an initialization value.
Not marking bcp_accel_jtag.bcp.fsm_state as FSM state register:
    Register has an initialization value.
Not marking bcp_accel_jtag.bcp.evaluator.eval_state as FSM state register:
    Register has an initialization value.
Not marking bcp_accel_jtag.host_if.fsm_state as FSM state register:
    Register has an initialization value.

2.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

2.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

2.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

2.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

2.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

2.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

2.13. Executing OPT pass (performing simple optimizations).

2.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 382 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~273 debug messages>

2.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 382 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\host_if.$112 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$26, Q = \host_if.cmd_valid_toggle).
Adding EN signal on $flatten\host_if.$110 ($dff) from module bcp_accel_jtag (D = \host_if.shift_reg, Q = \host_if.cmd_latch).
Adding EN signal on $flatten\host_if.$108 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$35, Q = \host_if.shift_reg).
Adding EN signal on $flatten\host_if.$106 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$procmux$549_Y, Q = \host_if.rsp_reason_id).
Adding EN signal on $flatten\host_if.$104 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$procmux$554_Y, Q = \host_if.rsp_val).
Adding SRST signal on $auto$ff.cc:337:slice$743 ($dffe) from module bcp_accel_jtag (D = \bcp.impl_fifo.rd_port__data [9], Q = \host_if.rsp_val [0], rval = 1'0).
Adding EN signal on $flatten\host_if.$102 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$procmux$559_Y, Q = \host_if.rsp_var).
Adding SRST signal on $auto$ff.cc:337:slice$746 ($dffe) from module bcp_accel_jtag (D = \bcp.impl_fifo.rd_port__data [8:0], Q = \host_if.rsp_var [8:0], rval = 9'000000000).
Adding EN signal on $flatten\host_if.$100 ($dff) from module bcp_accel_jtag (D = \bcp.conflict_clause_id, Q = \host_if.conflict_id_reg).
Adding EN signal on $flatten\host_if.$98 ($dff) from module bcp_accel_jtag (D = \bcp.conflict, Q = \host_if.conflict_reg).
Adding EN signal on $flatten\host_if.$96 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$29, Q = \host_if.ack_seq).
Adding EN signal on $flatten\host_if.$94 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$28, Q = \host_if.fsm_state).
Adding EN signal on $flatten\host_if.$92 ($dff) from module bcp_accel_jtag (D = \host_if.cmd_latch [7:0], Q = \host_if.last_processed_seq).
Adding EN signal on $flatten\bcp.\impl_fifo.$38 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\impl_fifo.$13, Q = \bcp.impl_fifo.count).
Adding EN signal on $flatten\bcp.\impl_fifo.$40 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\impl_fifo.$procmux$232_Y, Q = \bcp.impl_fifo.wr_port__addr).
Adding SRST signal on $auto$ff.cc:337:slice$779 ($dffe) from module bcp_accel_jtag (D = $flatten\bcp.\impl_fifo.$10 [3:0], Q = \bcp.impl_fifo.wr_port__addr, rval = 4'0000).
Adding EN signal on $flatten\bcp.\impl_fifo.$42 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\impl_fifo.$procmux$227_Y, Q = \bcp.impl_fifo.rd_port__addr).
Adding SRST signal on $auto$ff.cc:337:slice$781 ($dffe) from module bcp_accel_jtag (D = $flatten\bcp.\impl_fifo.$12 [3:0], Q = \bcp.impl_fifo.rd_port__addr, rval = 4'0000).
Adding EN signal on $flatten\bcp.\evaluator.$60 ($dff) from module bcp_accel_jtag (D = \bcp.prefetcher.clause_id_out, Q = \bcp.evaluator.clause_id_reg).
Adding EN signal on $flatten\bcp.\evaluator.$62 ($dff) from module bcp_accel_jtag (D = \bcp.clause_mem.stage2_data [3:1], Q = \bcp.evaluator.size_reg).
Adding EN signal on $flatten\bcp.\evaluator.$64 ($dff) from module bcp_accel_jtag (D = \bcp.clause_mem.stage2_data [19:4], Q = \bcp.evaluator.lit_reg0).
Adding EN signal on $flatten\bcp.\evaluator.$66 ($dff) from module bcp_accel_jtag (D = \bcp.clause_mem.stage2_data [35:20], Q = \bcp.evaluator.lit_reg1).
Adding EN signal on $flatten\bcp.\evaluator.$68 ($dff) from module bcp_accel_jtag (D = \bcp.clause_mem.stage2_data [51:36], Q = \bcp.evaluator.lit_reg2).
Adding EN signal on $flatten\bcp.\evaluator.$70 ($dff) from module bcp_accel_jtag (D = \bcp.clause_mem.stage2_data [67:52], Q = \bcp.evaluator.lit_reg3).
Adding EN signal on $flatten\bcp.\evaluator.$72 ($dff) from module bcp_accel_jtag (D = \bcp.clause_mem.stage2_data [83:68], Q = \bcp.evaluator.lit_reg4).
Adding EN signal on $flatten\bcp.\evaluator.$74 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\evaluator.$27, Q = \bcp.evaluator.unassigned_count).
Adding EN signal on $flatten\bcp.\evaluator.$76 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\evaluator.$28, Q = \bcp.evaluator.last_unassigned_lit).
Adding EN signal on $flatten\bcp.\evaluator.$78 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\evaluator.$29, Q = \bcp.evaluator.satisfied).
Adding EN signal on $flatten\bcp.\evaluator.$80 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\evaluator.$30, Q = \bcp.evaluator.eval_state).
Adding EN signal on $flatten\bcp.\evaluator.$82 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\evaluator.$31, Q = \bcp.evaluator.lit_idx).
Adding EN signal on $flatten\bcp.$62 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.$25, Q = \bcp.fsm_state).
Adding EN signal on $flatten\bcp.\watch_mgr.$57 ($dff) from module bcp_accel_jtag (D = \bcp.watch_mgr.false_lit, Q = \bcp.watch_mgr.stored_lit).
Adding EN signal on $flatten\bcp.\watch_mgr.$59 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\watch_mgr.$24, Q = \bcp.watch_mgr.pipe_idx).
Adding EN signal on $flatten\bcp.\watch_mgr.$61 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\watch_mgr.$25, Q = \bcp.watch_mgr.output_count).
Adding EN signal on $flatten\bcp.\watch_mgr.$63 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.\watch_mgr.$26, Q = \bcp.watch_mgr.fsm_state).
Adding EN signal on $flatten\bcp.\watch_mgr.$65 ($dff) from module bcp_accel_jtag (D = \bcp.watch_mem.rd_len, Q = \bcp.watch_mgr.watch_len).
Adding SRST signal on $flatten\bcp.$60 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.$procmux$506_Y, Q = \bcp.wlm_done_seen, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$905 ($sdff) from module bcp_accel_jtag (D = 1'1, Q = \bcp.wlm_done_seen).
Adding SRST signal on $flatten\bcp.$58 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.$procmux$510_Y, Q = \bcp.conflict_clause_id, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:337:slice$907 ($sdff) from module bcp_accel_jtag (D = \bcp.push_reason, Q = \bcp.conflict_clause_id).
Adding SRST signal on $flatten\bcp.$56 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.$procmux$514_Y, Q = \bcp.conflict, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$909 ($sdff) from module bcp_accel_jtag (D = 1'1, Q = \bcp.conflict).
Adding SRST signal on $flatten\bcp.$54 ($dff) from module bcp_accel_jtag (D = $flatten\bcp.$procmux$520_Y, Q = \bcp.in_flight, rval = 7'0000000).
Adding EN signal on $auto$ff.cc:337:slice$911 ($sdff) from module bcp_accel_jtag (D = $flatten\bcp.$procmux$520_Y, Q = \bcp.in_flight).

2.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 43 unused cells and 43 unused wires.
<suppressed ~44 debug messages>

2.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.
<suppressed ~14 debug messages>

2.13.9. Rerunning OPT passes. (Maybe there is more to do..)

2.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~207 debug messages>

2.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 411 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 391 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 389 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
<suppressed ~66 debug messages>
Removed a total of 22 cells.

2.13.13. Executing OPT_DFF pass (perform DFF optimizations).

2.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

2.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.13.16. Rerunning OPT passes. (Maybe there is more to do..)

2.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~207 debug messages>

2.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 389 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.13.20. Executing OPT_DFF pass (perform DFF optimizations).

2.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.13.23. Finished fast OPT passes. (There is nothing left to do.)

2.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell bcp_accel_jtag.$auto$opt_dff.cc:235:make_patterns_logic$877 ($ne).
Removed top 2 bits (of 3) from port B of cell bcp_accel_jtag.$auto$opt_dff.cc:235:make_patterns_logic$857 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel_jtag.$auto$opt_dff.cc:235:make_patterns_logic$855 ($ne).
Removed top 6 bits (of 16) from FF cell bcp_accel_jtag.$auto$ff.cc:337:slice$813 ($dffe).
Removed top 1 bits (of 2) from port B of cell bcp_accel_jtag.$auto$opt_dff.cc:235:make_patterns_logic$810 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel_jtag.$auto$opt_dff.cc:235:make_patterns_logic$770 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel_jtag.$auto$opt_dff.cc:235:make_patterns_logic$768 ($ne).
Removed top 1 bits (of 2) from port B of cell bcp_accel_jtag.$auto$opt_dff.cc:235:make_patterns_logic$766 ($ne).
Removed top 1 bits (of 24) from port Y of cell bcp_accel_jtag.$3 ($add).
Removed top 7 bits (of 8) from port B of cell bcp_accel_jtag.$flatten\host_if.$procmux$663_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell bcp_accel_jtag.$flatten\host_if.$procmux$646_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell bcp_accel_jtag.$flatten\host_if.$procmux$638_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell bcp_accel_jtag.$flatten\host_if.$procmux$626_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell bcp_accel_jtag.$flatten\host_if.$procmux$595 ($mux).
Removed top 5 bits (of 8) from port B of cell bcp_accel_jtag.$flatten\host_if.$procmux$596_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell bcp_accel_jtag.$flatten\host_if.$procmux$587 ($mux).
Removed top 1 bits (of 3) from mux cell bcp_accel_jtag.$flatten\host_if.$procmux$581 ($mux).
Removed top 2 bits (of 3) from port B of cell bcp_accel_jtag.$flatten\host_if.$procmux$575_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell bcp_accel_jtag.$flatten\host_if.$procmux$566_CMP0 ($eq).
Removed cell bcp_accel_jtag.$flatten\host_if.$procmux$559 ($mux).
Removed cell bcp_accel_jtag.$flatten\host_if.$procmux$554 ($mux).
Removed top 1 bits (of 3) from port B of cell bcp_accel_jtag.$flatten\host_if.$procmux$552_CMP0 ($eq).
Removed top 3 bits (of 16) from mux cell bcp_accel_jtag.$flatten\host_if.$procmux$549 ($mux).
Removed top 7 bits (of 8) from mux cell bcp_accel_jtag.$flatten\host_if.$46 ($mux).
Removed top 1 bits (of 6) from port Y of cell bcp_accel_jtag.$flatten\bcp.\impl_fifo.$27 ($add).
Removed top 1 bits (of 6) from port Y of cell bcp_accel_jtag.$flatten\bcp.\impl_fifo.$28 ($sub).
Removed top 1 bits (of 5) from port Y of cell bcp_accel_jtag.$flatten\bcp.\impl_fifo.$30 ($add).
Removed top 1 bits (of 5) from port Y of cell bcp_accel_jtag.$flatten\bcp.\impl_fifo.$32 ($add).
Removed top 2 bits (of 3) from port B of cell bcp_accel_jtag.$flatten\bcp.\evaluator.$procmux$351_CMP0 ($eq).
Removed top 1 bits (of 4) from port Y of cell bcp_accel_jtag.$flatten\bcp.\evaluator.$48 ($add).
Removed top 1 bits (of 4) from port Y of cell bcp_accel_jtag.$flatten\bcp.\evaluator.$51 ($add).
Removed top 6 bits (of 16) from mux cell bcp_accel_jtag.$flatten\bcp.\evaluator.$procmux$274 ($pmux).
Removed top 6 bits (of 16) from mux cell bcp_accel_jtag.$flatten\bcp.\evaluator.$procmux$276 ($mux).
Removed top 1 bits (of 2) from port B of cell bcp_accel_jtag.$flatten\bcp.\evaluator.$procmux$346_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell bcp_accel_jtag.$flatten\bcp.\evaluator.$procmux$349_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell bcp_accel_jtag.$flatten\bcp.\evaluator.$procmux$350_CMP0 ($eq).
Removed top 1 bits (of 8) from port Y of cell bcp_accel_jtag.$flatten\bcp.\watch_mgr.$49 ($add).
Removed top 1 bits (of 2) from port B of cell bcp_accel_jtag.$flatten\bcp.\watch_mgr.$procmux$492_CMP0 ($eq).
Removed top 1 bits (of 18) from port Y of cell bcp_accel_jtag.$flatten\bcp.\watch_mem.$6 ($add).
Removed top 1 bits (of 18) from port Y of cell bcp_accel_jtag.$flatten\bcp.\watch_mem.$8 ($add).
Removed top 1 bits (of 2) from port B of cell bcp_accel_jtag.$flatten\bcp.$procmux$502_CMP0 ($eq).
Removed top 1 bits (of 8) from port Y of cell bcp_accel_jtag.$flatten\bcp.$38 ($sub).
Removed top 1 bits (of 8) from port Y of cell bcp_accel_jtag.$flatten\bcp.$37 ($add).
Removed top 6 bits (of 16) from mux cell bcp_accel_jtag.$flatten\bcp.\evaluator.$procmux$272 ($mux).
Removed top 6 bits (of 16) from mux cell bcp_accel_jtag.$flatten\bcp.\evaluator.$procmux$347 ($pmux).
Removed top 6 bits (of 16) from FF cell bcp_accel_jtag.$auto$ff.cc:337:slice$801 ($dffe).
Removed top 6 bits (of 16) from FF cell bcp_accel_jtag.$auto$ff.cc:337:slice$798 ($dffe).
Removed top 6 bits (of 16) from FF cell bcp_accel_jtag.$auto$ff.cc:337:slice$795 ($dffe).
Removed top 6 bits (of 16) from FF cell bcp_accel_jtag.$auto$ff.cc:337:slice$792 ($dffe).
Removed top 6 bits (of 16) from FF cell bcp_accel_jtag.$auto$ff.cc:337:slice$789 ($dffe).
Removed top 6 bits (of 84) from FF cell bcp_accel_jtag.$flatten\bcp.\clause_mem.$5 ($dff).
Removed top 1 bits (of 8) from wire bcp_accel_jtag.$flatten\bcp.$9.
Removed top 1 bits (of 8) from wire bcp_accel_jtag.$flatten\bcp.$10.
Removed top 1 bits (of 8) from wire bcp_accel_jtag.$flatten\bcp.\watch_mgr.$12.
Removed top 6 bits (of 16) from wire bcp_accel_jtag.$flatten\bcp.\evaluator.$procmux$276_Y.
Removed top 6 bits (of 16) from wire bcp_accel_jtag.$flatten\bcp.\evaluator.$procmux$272_Y.
Removed top 6 bits (of 16) from wire bcp_accel_jtag.$flatten\bcp.\evaluator.$28.
Removed top 1 bits (of 4) from wire bcp_accel_jtag.$flatten\bcp.\evaluator.$19.
Removed top 1 bits (of 4) from wire bcp_accel_jtag.$flatten\bcp.\evaluator.$16.
Removed top 1 bits (of 5) from wire bcp_accel_jtag.$flatten\bcp.\impl_fifo.$12.
Removed top 1 bits (of 5) from wire bcp_accel_jtag.$flatten\bcp.\impl_fifo.$10.
Removed top 1 bits (of 6) from wire bcp_accel_jtag.$flatten\bcp.\impl_fifo.$8.
Removed top 1 bits (of 6) from wire bcp_accel_jtag.$flatten\bcp.\impl_fifo.$7.
Removed top 7 bits (of 8) from wire bcp_accel_jtag.$flatten\host_if.$7.
Removed top 3 bits (of 16) from wire bcp_accel_jtag.$flatten\host_if.$procmux$549_Y.
Removed top 1 bits (of 3) from wire bcp_accel_jtag.$flatten\host_if.$procmux$581_Y.
Removed top 2 bits (of 3) from wire bcp_accel_jtag.$flatten\host_if.$procmux$587_Y.
Removed top 1 bits (of 3) from wire bcp_accel_jtag.$flatten\host_if.$procmux$595_Y.
Removed top 1 bits (of 24) from wire bcp_accel_jtag.$1.

2.15. Executing PEEPOPT pass (run peephole optimizers).

2.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

2.17. Executing SHARE pass (SAT-based resource sharing).

2.18. Executing TECHMAP pass (map to technology primitives).

2.18.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/cmp2lut.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~114 debug messages>

2.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.21. Executing TECHMAP pass (map to technology primitives).

2.21.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/mul2dsp.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

2.21.2. Continuing TECHMAP pass.
Using template $paramod$4ca47fb6052dc7a94c46d57cd150e1027e32b974\_80_mul for cells of type $mul.
No more expansions possible.
<suppressed ~86 debug messages>

2.22. Executing TECHMAP pass (map to technology primitives).

2.22.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/dsp_map_18x18.v' to AST representation.
Generating RTLIL representation for module `$__MUL18X18'.
Successfully finished Verilog frontend.

2.22.2. Continuing TECHMAP pass.
Using template $paramod$d4225c01b5b9490b69aa1af0e58f81b853aea0ee$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~24 debug messages>

2.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module bcp_accel_jtag:
  creating $macc model for $flatten\bcp.\watch_mgr.$49 ($add).
  creating $macc model for $flatten\bcp.\watch_mgr.$46 ($add).
  creating $macc model for $flatten\bcp.\evaluator.$51 ($add).
  creating $macc model for $flatten\bcp.\evaluator.$49 ($sub).
  creating $macc model for $flatten\bcp.\evaluator.$48 ($add).
  creating $macc model for $flatten\bcp.\impl_fifo.$32 ($add).
  creating $macc model for $flatten\bcp.\impl_fifo.$30 ($add).
  creating $macc model for $flatten\bcp.\impl_fifo.$28 ($sub).
  creating $macc model for $flatten\bcp.\impl_fifo.$27 ($add).
  creating $macc model for $flatten\bcp.\watch_mem.$8 ($add).
  creating $macc model for $flatten\bcp.\watch_mem.$6 ($add).
  creating $macc model for $flatten\bcp.$37 ($add).
  creating $macc model for $flatten\bcp.$38 ($sub).
  creating $macc model for $3 ($add).
  creating $alu model for $macc $3.
  creating $alu model for $macc $flatten\bcp.$38.
  creating $alu model for $macc $flatten\bcp.$37.
  creating $alu model for $macc $flatten\bcp.\watch_mem.$6.
  creating $alu model for $macc $flatten\bcp.\watch_mem.$8.
  creating $alu model for $macc $flatten\bcp.\impl_fifo.$27.
  creating $alu model for $macc $flatten\bcp.\impl_fifo.$28.
  creating $alu model for $macc $flatten\bcp.\impl_fifo.$30.
  creating $alu model for $macc $flatten\bcp.\impl_fifo.$32.
  creating $alu model for $macc $flatten\bcp.\evaluator.$48.
  creating $alu model for $macc $flatten\bcp.\evaluator.$49.
  creating $alu model for $macc $flatten\bcp.\evaluator.$51.
  creating $alu model for $macc $flatten\bcp.\watch_mgr.$46.
  creating $alu model for $macc $flatten\bcp.\watch_mgr.$49.
  creating $alu model for $flatten\bcp.\watch_mgr.$48 ($lt): new $alu
  creating $alu model for $flatten\bcp.\watch_mgr.$47 ($ge): new $alu
  creating $alu model for $flatten\bcp.\watch_mgr.$43 ($lt): new $alu
  creating $alu model for $flatten\host_if.$39 ($ge): new $alu
  creating $alu model for $flatten\host_if.$40 ($le): new $alu
  creating $alu model for $flatten\host_if.$45 ($eq): merged with $flatten\host_if.$40.
  creating $alu model for $flatten\host_if.$procmux$663_CMP0 ($eq): merged with $flatten\host_if.$39.
  creating $alu cell for $flatten\host_if.$40, $flatten\host_if.$45: $auto$alumacc.cc:512:replace_alu$943
  creating $alu cell for $flatten\host_if.$39, $flatten\host_if.$procmux$663_CMP0: $auto$alumacc.cc:512:replace_alu$952
  creating $alu cell for $flatten\bcp.\watch_mgr.$43: $auto$alumacc.cc:512:replace_alu$965
  creating $alu cell for $flatten\bcp.\watch_mgr.$47: $auto$alumacc.cc:512:replace_alu$970
  creating $alu cell for $flatten\bcp.\watch_mgr.$48: $auto$alumacc.cc:512:replace_alu$983
  creating $alu cell for $flatten\bcp.\watch_mgr.$49: $auto$alumacc.cc:512:replace_alu$988
  creating $alu cell for $flatten\bcp.\watch_mgr.$46: $auto$alumacc.cc:512:replace_alu$991
  creating $alu cell for $flatten\bcp.\evaluator.$51: $auto$alumacc.cc:512:replace_alu$994
  creating $alu cell for $flatten\bcp.\evaluator.$49: $auto$alumacc.cc:512:replace_alu$997
  creating $alu cell for $flatten\bcp.\evaluator.$48: $auto$alumacc.cc:512:replace_alu$1000
  creating $alu cell for $flatten\bcp.\impl_fifo.$32: $auto$alumacc.cc:512:replace_alu$1003
  creating $alu cell for $flatten\bcp.\impl_fifo.$30: $auto$alumacc.cc:512:replace_alu$1006
  creating $alu cell for $flatten\bcp.\impl_fifo.$28: $auto$alumacc.cc:512:replace_alu$1009
  creating $alu cell for $flatten\bcp.\impl_fifo.$27: $auto$alumacc.cc:512:replace_alu$1012
  creating $alu cell for $flatten\bcp.\watch_mem.$8: $auto$alumacc.cc:512:replace_alu$1015
  creating $alu cell for $flatten\bcp.\watch_mem.$6: $auto$alumacc.cc:512:replace_alu$1018
  creating $alu cell for $flatten\bcp.$37: $auto$alumacc.cc:512:replace_alu$1021
  creating $alu cell for $flatten\bcp.$38: $auto$alumacc.cc:512:replace_alu$1024
  creating $alu cell for $3: $auto$alumacc.cc:512:replace_alu$1027
  created 19 $alu and 0 $macc cells.

2.24. Executing OPT pass (performing simple optimizations).

2.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.
<suppressed ~8 debug messages>

2.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 400 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 399 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~203 debug messages>

2.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 399 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 13 on $auto$ff.cc:337:slice$742 ($dffe) from module bcp_accel_jtag.
Setting constant 0-bit at position 14 on $auto$ff.cc:337:slice$742 ($dffe) from module bcp_accel_jtag.
Setting constant 0-bit at position 15 on $auto$ff.cc:337:slice$742 ($dffe) from module bcp_accel_jtag.
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$745 ($dffe) from module bcp_accel_jtag.
Setting constant 0-bit at position 1 on $auto$ff.cc:337:slice$745 ($dffe) from module bcp_accel_jtag.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$745 ($dffe) from module bcp_accel_jtag.
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$745 ($dffe) from module bcp_accel_jtag.
Setting constant 0-bit at position 4 on $auto$ff.cc:337:slice$745 ($dffe) from module bcp_accel_jtag.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$745 ($dffe) from module bcp_accel_jtag.
Setting constant 0-bit at position 6 on $auto$ff.cc:337:slice$745 ($dffe) from module bcp_accel_jtag.

2.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 0 unused cells and 23 unused wires.
<suppressed ~1 debug messages>

2.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.24.9. Rerunning OPT passes. (Maybe there is more to do..)

2.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~203 debug messages>

2.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 398 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.24.13. Executing OPT_DFF pass (perform DFF optimizations).

2.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.24.16. Finished fast OPT passes. (There is nothing left to do.)

2.25. Executing MEMORY pass.

2.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing bcp_accel_jtag.bcp.assign_mem.mem write port 0.
  Analyzing bcp_accel_jtag.bcp.impl_fifo.mem write port 0.

2.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\bcp.assign_mem.mem'[0] in module `\bcp_accel_jtag': no output FF found.
Checking read port `\bcp.impl_fifo.mem'[0] in module `\bcp_accel_jtag': no output FF found.
Checking read port address `\bcp.assign_mem.mem'[0] in module `\bcp_accel_jtag': no address FF found.
Checking read port address `\bcp.impl_fifo.mem'[0] in module `\bcp_accel_jtag': address FF has fully-defined init value, not supported.

2.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory bcp_accel_jtag.bcp.clause_mem.mem via $__DP16KD_
mapping memory bcp_accel_jtag.bcp.impl_fifo.mem via $__TRELLIS_DPR16X4_
mapping memory bcp_accel_jtag.bcp.watch_mem.cid_mem via $__DP16KD_
mapping memory bcp_accel_jtag.bcp.watch_mem.len_mem via $__DP16KD_
mapping memory bcp_accel_jtag.bcp.assign_mem.mem via $__TRELLIS_DPR16X4_
<suppressed ~1579 debug messages>

2.28. Executing TECHMAP pass (map to technology primitives).

2.28.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/lutrams_map_trellis.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/lutrams_map_trellis.v' to AST representation.
Generating RTLIL representation for module `$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

2.28.2. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/brams_map_16kd.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/brams_map_16kd.v' to AST representation.
Generating RTLIL representation for module `$__DP16KD_'.
Generating RTLIL representation for module `$__PDPW16KD_'.
Successfully finished Verilog frontend.

2.28.3. Continuing TECHMAP pass.
Using template $paramod$eed5c07ccc20b30fea5f07adc53d361b0ef0f8bc$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$23110e440dd343be7ccff453e7838cea1dda03ba$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$42f7a005d59182f78ec864539264964271974ecd$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
Using template $paramod$b99d13011bae2fd5e48b61b83819a784fc9d6021$__DP16KD_ for cells of type $__DP16KD_.
Using template $paramod$b3da1b51266664d62ca2fa3f569723f73889e02c$__TRELLIS_DPR16X4_ for cells of type $__TRELLIS_DPR16X4_.
No more expansions possible.
<suppressed ~272 debug messages>

2.29. Executing OPT pass (performing simple optimizations).

2.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.
<suppressed ~505 debug messages>

2.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 535 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:337:slice$804 ($dffe) from module bcp_accel_jtag (D = $flatten\bcp.\evaluator.$procmux$279_Y, Q = \bcp.evaluator.unassigned_count, rval = 3'000).
Adding SRST signal on $auto$ff.cc:337:slice$813 ($dffe) from module bcp_accel_jtag (D = $auto$wreduce.cc:514:run$919 [9:0], Q = \bcp.evaluator.last_unassigned_lit [9:0], rval = 10'0000000000).
Adding SRST signal on $auto$ff.cc:337:slice$822 ($dffe) from module bcp_accel_jtag (D = $flatten\bcp.\evaluator.$procmux$269_Y, Q = \bcp.evaluator.satisfied, rval = 1'1).
Adding SRST signal on $auto$ff.cc:337:slice$840 ($dffe) from module bcp_accel_jtag (D = $flatten\bcp.\evaluator.$procmux$241_Y, Q = \bcp.evaluator.lit_idx, rval = 3'000).
Adding SRST signal on $auto$ff.cc:337:slice$880 ($dffe) from module bcp_accel_jtag (D = $flatten\bcp.\watch_mgr.$18 [6:1], Q = \bcp.watch_mgr.output_count [6:1], rval = 6'000000).
Adding SRST signal on $auto$ff.cc:337:slice$880 ($dffe) from module bcp_accel_jtag (D = $flatten\bcp.\watch_mgr.$procmux$381_Y [0], Q = \bcp.watch_mgr.output_count [0], rval = 1'0).
Adding SRST signal on $auto$mem.cc:1646:emulate_read_first$1038 ($dff) from module bcp_accel_jtag (D = { \host_if.cmd_latch [23:8] \host_if.cmd_latch [39:24] \host_if.cmd_latch [55:40] \host_if.cmd_latch [71:56] \host_if.cmd_latch [87:72] \host_if.cmd_latch [98:96] \host_if.cmd_latch [88] }, Q = $auto$mem.cc:1642:emulate_read_first$1035, rval = 84'000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$mem.cc:1647:emulate_read_first$1039 ($dff) from module bcp_accel_jtag (D = \host_if.cmd_latch [116:104], Q = $auto$mem.cc:1643:emulate_read_first$1036, rval = 13'0000000000000).
Adding SRST signal on $auto$mem.cc:1648:emulate_read_first$1040 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$procmux$662_Y, Q = $auto$mem.cc:1645:emulate_read_first$1037, rval = 1'0).
Adding SRST signal on $auto$mem.cc:1646:emulate_read_first$1229 ($dff) from module bcp_accel_jtag (D = \host_if.cmd_latch [92:80], Q = $auto$mem.cc:1642:emulate_read_first$1226, rval = 13'0000000000000).
Adding SRST signal on $auto$mem.cc:1648:emulate_read_first$1231 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$procmux$645_Y, Q = $auto$mem.cc:1645:emulate_read_first$1228, rval = 1'0).
Adding SRST signal on $auto$mem.cc:1648:emulate_read_first$1623 ($dff) from module bcp_accel_jtag (D = $flatten\host_if.$procmux$637_Y, Q = $auto$mem.cc:1645:emulate_read_first$1620, rval = 1'0).
Adding SRST signal on $auto$mem.cc:1646:emulate_read_first$1621 ($dff) from module bcp_accel_jtag (D = \host_if.cmd_latch [102:96], Q = $auto$mem.cc:1642:emulate_read_first$1618, rval = 7'0000000).

2.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 28 unused cells and 3441 unused wires.
<suppressed ~115 debug messages>

2.29.5. Rerunning OPT passes. (Removed registers in this run.)

2.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 514 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 513 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.29.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:337:slice$739 ($dffe) from module bcp_accel_jtag (D = { \host_if.shift_reg [120:114] \host_if.shift_reg [104:98] \host_if.shift_reg [96:94] \host_if.shift_reg [80:9] }, Q = { \host_if.shift_reg [119:113] \host_if.shift_reg [103:97] \host_if.shift_reg [95:93] \host_if.shift_reg [79:8] }, rval = 89'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$mem.cc:1647:emulate_read_first$1230 ($dff) from module bcp_accel_jtag (D = \host_if.cmd_latch [97:96], Q = $auto$mem.cc:1643:emulate_read_first$1227 [1:0], rval = 2'00).

2.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.29.10. Rerunning OPT passes. (Removed registers in this run.)

2.29.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 516 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 515 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.29.13. Executing OPT_DFF pass (perform DFF optimizations).

2.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.29.15. Finished fast OPT passes.

2.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.31. Executing OPT pass (performing simple optimizations).

2.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 515 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~110 debug messages>

2.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
    New input vector for $reduce_and cell $auto$opt_dff.cc:278:combine_resets$2149: { $flatten\host_if.$procmux$575_CMP $auto$alumacc.cc:528:replace_alu$953 }
    Consolidated identical input bits for $mux cell $flatten\bcp.\evaluator.$procmux$331:
      Old ports: A=2'11, B=2'01, Y=$flatten\bcp.\evaluator.$procmux$331_Y
      New ports: A=1'1, B=1'0, Y=$flatten\bcp.\evaluator.$procmux$331_Y [1]
      New connections: $flatten\bcp.\evaluator.$procmux$331_Y [0] = 1'1
    New ctrl vector for $pmux cell $flatten\bcp.\watch_mgr.$procmux$404: $auto$opt_reduce.cc:137:opt_pmux$2169
    Consolidated identical input bits for $mux cell $flatten\host_if.$procmux$581:
      Old ports: A=2'00, B=2'11, Y=$auto$wreduce.cc:514:run$929 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$929 [0]
      New connections: $auto$wreduce.cc:514:run$929 [1] = $auto$wreduce.cc:514:run$929 [0]
    Consolidated identical input bits for $mux cell $flatten\host_if.$procmux$595:
      Old ports: A=2'00, B=2'10, Y=$auto$wreduce.cc:514:run$931 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:514:run$931 [1]
      New connections: $auto$wreduce.cc:514:run$931 [0] = 1'0
    Consolidated identical input bits for $pmux cell $flatten\host_if.$procmux$698:
      Old ports: A=8'00000000, B={ 23'00000001101100001100000 \host_if.conflict_reg }, Y=\host_if.rsp_status
      New ports: A=4'0000, B={ 11'00011010110 \host_if.conflict_reg }, Y={ \host_if.rsp_status [7:6] \host_if.rsp_status [4] \host_if.rsp_status [0] }
      New connections: { \host_if.rsp_status [5] \host_if.rsp_status [3:1] } = { \host_if.rsp_status [4] 3'000 }
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 6 changes.

2.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 516 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.31.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:337:slice$863 ($dffe) from module bcp_accel_jtag (D = $auto$wreduce.cc:514:run$917 [6:0], Q = \bcp.watch_mgr.pipe_idx, rval = 7'0000001).

2.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

2.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.
<suppressed ~2 debug messages>

2.31.9. Rerunning OPT passes. (Maybe there is more to do..)

2.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

2.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 513 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:337:slice$2163 ($dffe) from module bcp_accel_jtag (D = \host_if.shift_reg [124:122], Q = \host_if.shift_reg [123:121], rval = 3'000).

2.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.31.16. Rerunning OPT passes. (Maybe there is more to do..)

2.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~106 debug messages>

2.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 514 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.31.20. Executing OPT_DFF pass (perform DFF optimizations).

2.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.31.23. Finished fast OPT passes. (There is nothing left to do.)

2.32. Executing TECHMAP pass (map to technology primitives).

2.32.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `$__div_mod_u'.
Generating RTLIL representation for module `$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `$connect'.
Generating RTLIL representation for module `$input_port'.
Successfully finished Verilog frontend.

2.32.2. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/arith_map_ccu2c.v' to AST representation.
Generating RTLIL representation for module `\_80_ccu2c_alu'.
Successfully finished Verilog frontend.

2.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$2407ada40cc3dda6c6015be2b49b748cddb5a800\_90_demux for cells of type $demux.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_demux for cells of type $demux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_demux for cells of type $demux.
Using template $paramod$36fdbc18fab0758c8553dda57bd33e3f8f3e8765\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$10ed987432f06055e5279101f9ec60a49861b43c\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$b756e651b7db7aeb455331d9a2df073db93fcc2e\_90_pmux for cells of type $pmux.
Using template $paramod$3ffae68224a0ade99241fd2af2f6b2f7e5dd9462\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$1a9b2adc0e90ccf2d22dba8d72430d10741e65ed\_90_alu for cells of type $alu.
Using template $paramod$0a77e3c00010cb33e399decd813a7380c6e25cba\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ccu2c_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$befd47b1c77b68561d11d0cb61a0fae29b79f34c\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$403a3c2fa431a154c52a6a5429d7a6260b5d144f\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$4504179771182265d0fe43701f70377fc04ca361\_80_ccu2c_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$3171ea4716c50ac6de78b1d4e41f62d66e1a1596\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$effaf36432c334223db2ff0ecd7fefb10188d957\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod$5d1d2614b24accd0f9d06c4779fd9ef771faf494\_90_demux for cells of type $demux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
No more expansions possible.
<suppressed ~1915 debug messages>

2.33. Executing OPT pass (performing simple optimizations).

2.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.
<suppressed ~3784 debug messages>

2.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 3242 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 3150 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 3135 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 3133 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
<suppressed ~327 debug messages>
Removed a total of 109 cells.

2.33.3. Executing OPT_DFF pass (perform DFF optimizations).

2.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 516 unused cells and 1520 unused wires.
<suppressed ~518 debug messages>

2.33.5. Finished fast OPT passes.

2.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.36. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 2990 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 2747 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 2636 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
<suppressed ~1062 debug messages>
Removed a total of 354 cells.

2.37. Executing TECHMAP pass (map to technology primitives).

2.37.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v' to AST representation.
Generating RTLIL representation for module `$_DFF_N_'.
Generating RTLIL representation for module `$_DFF_P_'.
Generating RTLIL representation for module `$_DFFE_NN_'.
Generating RTLIL representation for module `$_DFFE_PN_'.
Generating RTLIL representation for module `$_DFFE_NP_'.
Generating RTLIL representation for module `$_DFFE_PP_'.
Generating RTLIL representation for module `$_DFF_NP0_'.
Generating RTLIL representation for module `$_DFF_NP1_'.
Generating RTLIL representation for module `$_DFF_PP0_'.
Generating RTLIL representation for module `$_DFF_PP1_'.
Generating RTLIL representation for module `$_SDFF_NP0_'.
Generating RTLIL representation for module `$_SDFF_NP1_'.
Generating RTLIL representation for module `$_SDFF_PP0_'.
Generating RTLIL representation for module `$_SDFF_PP1_'.
Generating RTLIL representation for module `$_DFFE_NP0P_'.
Generating RTLIL representation for module `$_DFFE_NP1P_'.
Generating RTLIL representation for module `$_DFFE_PP0P_'.
Generating RTLIL representation for module `$_DFFE_PP1P_'.
Generating RTLIL representation for module `$_DFFE_NP0N_'.
Generating RTLIL representation for module `$_DFFE_NP1N_'.
Generating RTLIL representation for module `$_DFFE_PP0N_'.
Generating RTLIL representation for module `$_DFFE_PP1N_'.
Generating RTLIL representation for module `$_SDFFE_NP0P_'.
Generating RTLIL representation for module `$_SDFFE_NP1P_'.
Generating RTLIL representation for module `$_SDFFE_PP0P_'.
Generating RTLIL representation for module `$_SDFFE_PP1P_'.
Generating RTLIL representation for module `$_SDFFE_NP0N_'.
Generating RTLIL representation for module `$_SDFFE_NP1N_'.
Generating RTLIL representation for module `$_SDFFE_PP0N_'.
Generating RTLIL representation for module `$_SDFFE_PP1N_'.
Generating RTLIL representation for module `$_ALDFF_NP_'.
Generating RTLIL representation for module `$_ALDFF_PP_'.
Generating RTLIL representation for module `$_ALDFFE_NPN_'.
Generating RTLIL representation for module `$_ALDFFE_NPP_'.
Generating RTLIL representation for module `$_ALDFFE_PPN_'.
Generating RTLIL representation for module `$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

2.37.2. Continuing TECHMAP pass.
Using template IB for cells of type IB.
Using template $paramod$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template $paramod$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PN_.
Using template $_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod$9a2269bd69ed96c519eeb284ffb51a5ff01e36e5\FD1S3AX for cells of type FD1S3AX.
Using template OBZ for cells of type OBZ.
No more expansions possible.
<suppressed ~954 debug messages>

2.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.
<suppressed ~74 debug messages>

2.39. Executing SIMPLEMAP pass (map simple cells to gate primitives).

2.40. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in bcp_accel_jtag.
<suppressed ~1 debug messages>

2.41. Executing ATTRMVCP pass (move or copy attributes).

2.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 0 unused cells and 4435 unused wires.
<suppressed ~1 debug messages>

2.43. Executing TECHMAP pass (map to technology primitives).

2.43.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/latches_map.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/latches_map.v' to AST representation.
Generating RTLIL representation for module `$_DLATCH_N_'.
Generating RTLIL representation for module `$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.44. Executing ABC9 pass.

2.44.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.3. Executing PROC pass (convert processes to netlists).

2.44.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$11565'.
Cleaned up 1 empty switch.

2.44.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11566 in module $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

2.44.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

2.44.3.4. Executing PROC_INIT pass (extract init attributes).

2.44.3.5. Executing PROC_ARST pass (detect async resets in processes).

2.44.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

2.44.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11590'.
Creating decoders for process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11566'.
     1/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$11564_EN[3:0]$11572
     2/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$11564_DATA[3:0]$11571
     3/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$11564_ADDR[3:0]$11570
Creating decoders for process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$11565'.

2.44.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.\i' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11590'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11548_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11590'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11549_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11590'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11550_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11590'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11551_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11590'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11552_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11590'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11553_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11590'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11554_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11590'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11555_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11590'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11556_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11590'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11557_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11590'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11558_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11590'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11559_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11590'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11560_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11590'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11561_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11590'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11562_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11590'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11563_EN' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11590'.
No latch inferred for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.\muxwre' from process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$11565'.

2.44.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$11564_ADDR' using process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11566'.
  created $dff cell `$procdff$11616' with positive edge clock.
Creating register for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$11564_DATA' using process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11566'.
  created $dff cell `$procdff$11617' with positive edge clock.
Creating register for signal `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$11564_EN' using process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11566'.
  created $dff cell `$procdff$11618' with positive edge clock.

2.44.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.44.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11590'.
Found and cleaned up 1 empty switch in `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11566'.
Removing empty process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11566'.
Removing empty process `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$11565'.
Cleaned up 1 empty switch.

2.44.4. Executing PROC pass (convert processes to netlists).

2.44.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$11637'.
Cleaned up 1 empty switch.

2.44.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11638 in module $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

2.44.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

2.44.4.4. Executing PROC_INIT pass (extract init attributes).

2.44.4.5. Executing PROC_ARST pass (detect async resets in processes).

2.44.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

2.44.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11662'.
Creating decoders for process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11638'.
     1/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$11636_EN[3:0]$11644
     2/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$11636_DATA[3:0]$11643
     3/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$11636_ADDR[3:0]$11642
Creating decoders for process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$11637'.

2.44.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.\i' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11662'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11620_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11662'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11621_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11662'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11622_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11662'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11623_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11662'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11624_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11662'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11625_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11662'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11626_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11662'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11627_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11662'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11628_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11662'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11629_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11662'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11630_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11662'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11631_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11662'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11632_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11662'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11633_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11662'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11634_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11662'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11635_EN' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11662'.
No latch inferred for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.\muxwre' from process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$11637'.

2.44.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$11636_ADDR' using process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11638'.
  created $dff cell `$procdff$11688' with positive edge clock.
Creating register for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$11636_DATA' using process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11638'.
  created $dff cell `$procdff$11689' with positive edge clock.
Creating register for signal `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$11636_EN' using process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11638'.
  created $dff cell `$procdff$11690' with positive edge clock.

2.44.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.44.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11662'.
Found and cleaned up 1 empty switch in `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11638'.
Removing empty process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11638'.
Removing empty process `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$11637'.
Cleaned up 1 empty switch.

2.44.5. Executing PROC pass (convert processes to netlists).

2.44.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$11709'.
Cleaned up 1 empty switch.

2.44.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11710 in module $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.
Removed a total of 0 dead cases.

2.44.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 22 assignments to connections.

2.44.5.4. Executing PROC_INIT pass (extract init attributes).

2.44.5.5. Executing PROC_ARST pass (detect async resets in processes).

2.44.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

2.44.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11734'.
Creating decoders for process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11710'.
     1/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$11708_EN[3:0]$11716
     2/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$11708_DATA[3:0]$11715
     3/3: $1$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$11708_ADDR[3:0]$11714
Creating decoders for process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$11709'.

2.44.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.\i' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11734'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11692_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11734'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11693_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11734'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11694_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11734'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11695_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11734'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11696_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11734'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11697_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11734'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11698_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11734'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11699_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11734'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11700_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11734'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11701_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11734'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11702_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11734'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11703_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11734'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11704_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11734'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11705_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11734'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11706_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11734'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:145$11707_EN' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11734'.
No latch inferred for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.\muxwre' from process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$11709'.

2.44.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$11708_ADDR' using process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11710'.
  created $dff cell `$procdff$11760' with positive edge clock.
Creating register for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$11708_DATA' using process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11710'.
  created $dff cell `$procdff$11761' with positive edge clock.
Creating register for signal `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$memwr$\mem$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:161$11708_EN' using process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11710'.
  created $dff cell `$procdff$11762' with positive edge clock.

2.44.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.44.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:143$11734'.
Found and cleaned up 1 empty switch in `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11710'.
Removing empty process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:159$11710'.
Removing empty process `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:151$11709'.
Cleaned up 1 empty switch.

2.44.6. Executing PROC pass (convert processes to netlists).

2.44.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.44.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:282$11771 in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Removed a total of 0 dead cases.

2.44.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

2.44.6.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:278$11772'.
  Set init value: \Q = 1'0

2.44.6.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:282$11771'.

2.44.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

2.44.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:278$11772'.
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:282$11771'.
     1/1: $0\Q[0:0]

2.44.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.44.6.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.\Q' using process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:282$11771'.
  created $adff cell `$procdff$11777' with positive edge clock and positive level reset.

2.44.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.44.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:278$11772'.
Found and cleaned up 1 empty switch in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:282$11771'.
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/common_sim.vh:282$11771'.
Cleaned up 1 empty switch.

2.44.7. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$opt_expr.cc:609:replace_const_cells$9838 $auto$ff.cc:337:slice$4172 $auto$simplemap.cc:157:simplemap_reduce$4920 $auto$opt_expr.cc:609:replace_const_cells$9840 $auto$ff.cc:337:slice$4171 $auto$opt_expr.cc:609:replace_const_cells$9842 $auto$ff.cc:337:slice$4170 $auto$simplemap.cc:157:simplemap_reduce$4922 $auto$simplemap.cc:157:simplemap_reduce$4919 $auto$opt_expr.cc:609:replace_const_cells$9844 $auto$ff.cc:337:slice$4169 $auto$dfflegalize.cc:941:flip_pol$9962 $auto$ff.cc:573:convert_ce_over_srst$10634
Found an SCC: $auto$simplemap.cc:256:simplemap_logbin$7804 $auto$simplemap.cc:256:simplemap_logbin$7803 $auto$simplemap.cc:256:simplemap_logbin$7724 $auto$simplemap.cc:256:simplemap_logbin$7723 $auto$ff.cc:337:slice$2303 $auto$ff.cc:337:slice$2302 $auto$ff.cc:337:slice$2301 $auto$ff.cc:337:slice$2300 $auto$ff.cc:337:slice$2299 $auto$simplemap.cc:157:simplemap_reduce$3928 $auto$simplemap.cc:157:simplemap_reduce$3984 $auto$simplemap.cc:157:simplemap_reduce$3982 $auto$simplemap.cc:46:simplemap_not$3722 $auto$simplemap.cc:256:simplemap_logbin$7721 $auto$simplemap.cc:256:simplemap_logbin$7722 $auto$alumacc.cc:512:replace_alu$983.slice[4].ccu2c_i $auto$alumacc.cc:512:replace_alu$983.slice[2].ccu2c_i $auto$alumacc.cc:512:replace_alu$983.slice[0].ccu2c_i $auto$simplemap.cc:157:simplemap_reduce$3930 $auto$simplemap.cc:157:simplemap_reduce$3927 $auto$simplemap.cc:157:simplemap_reduce$3954 $auto$simplemap.cc:157:simplemap_reduce$3952 $auto$simplemap.cc:46:simplemap_not$3780 $auto$simplemap.cc:256:simplemap_logbin$7801 $auto$simplemap.cc:256:simplemap_logbin$7802 $auto$alumacc.cc:512:replace_alu$965.slice[4].ccu2c_i $auto$alumacc.cc:512:replace_alu$965.slice[2].ccu2c_i $auto$alumacc.cc:512:replace_alu$965.slice[0].ccu2c_i $auto$ff.cc:337:slice$2298 $auto$dfflegalize.cc:941:flip_pol$10586 $auto$ff.cc:573:convert_ce_over_srst$10622 $auto$simplemap.cc:157:simplemap_reduce$3933 $auto$simplemap.cc:157:simplemap_reduce$3931
Found an SCC: $auto$ff.cc:337:slice$2548 $auto$ff.cc:567:convert_ce_over_srst$10620 $auto$ff.cc:337:slice$2557 $auto$ff.cc:337:slice$2556 $auto$simplemap.cc:198:logic_reduce$5630 $auto$simplemap.cc:198:logic_reduce$5627 $auto$ff.cc:337:slice$2555 $auto$ff.cc:337:slice$2554 $auto$simplemap.cc:198:logic_reduce$5626 $auto$ff.cc:337:slice$2553 $auto$simplemap.cc:157:simplemap_reduce$2550 $auto$simplemap.cc:227:simplemap_lognot$5633 $auto$simplemap.cc:157:simplemap_reduce$3974 $auto$simplemap.cc:157:simplemap_reduce$3972 $auto$simplemap.cc:198:logic_reduce$5632 $auto$simplemap.cc:198:logic_reduce$5629 $auto$simplemap.cc:198:logic_reduce$5625 $auto$ff.cc:337:slice$2552 $auto$ff.cc:567:convert_ce_over_srst$9998 $auto$simplemap.cc:157:simplemap_reduce$3922
Found an SCC: $auto$opt_expr.cc:609:replace_const_cells$9846 $auto$ff.cc:337:slice$4176 $auto$simplemap.cc:157:simplemap_reduce$4905 $auto$opt_expr.cc:609:replace_const_cells$9848 $auto$ff.cc:337:slice$4175 $auto$opt_expr.cc:609:replace_const_cells$9850 $auto$ff.cc:337:slice$4174 $auto$simplemap.cc:157:simplemap_reduce$4907 $auto$simplemap.cc:157:simplemap_reduce$4904 $auto$opt_expr.cc:609:replace_const_cells$9852 $auto$ff.cc:337:slice$4173 $auto$dfflegalize.cc:941:flip_pol$9950 $auto$ff.cc:573:convert_ce_over_srst$10638
Found an SCC: $auto$simplemap.cc:157:simplemap_reduce$4999 $auto$simplemap.cc:106:simplemap_bitop$4993 $auto$ff.cc:337:slice$2560 $auto$simplemap.cc:106:simplemap_bitop$4992 $auto$ff.cc:337:slice$2559 $auto$simplemap.cc:157:simplemap_reduce$4052 $auto$simplemap.cc:157:simplemap_reduce$5001 $auto$simplemap.cc:157:simplemap_reduce$4998 $auto$simplemap.cc:106:simplemap_bitop$4991 $auto$ff.cc:337:slice$2558 $auto$ff.cc:567:convert_ce_over_srst$9994 $auto$simplemap.cc:157:simplemap_reduce$4038 $auto$simplemap.cc:157:simplemap_reduce$4035
Found 5 SCCs in module bcp_accel_jtag.
Found 5 SCCs.

2.44.8. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.9. Executing TECHMAP pass (map to technology primitives).

2.44.9.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `$__div_mod_u'.
Generating RTLIL representation for module `$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `$connect'.
Generating RTLIL representation for module `$input_port'.
Successfully finished Verilog frontend.

2.44.9.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~174 debug messages>

2.44.10. Executing OPT pass (performing simple optimizations).

2.44.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.
Optimizing module $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.
Optimizing module $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.

2.44.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4'.
Computing hashes of 2 cells of `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4'.
Finding duplicate cells in `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4'.
Computing hashes of 2 cells of `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4'.
Finding duplicate cells in `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4'.
Computing hashes of 2 cells of `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4'.
Finding duplicate cells in `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Computing hashes of 2 cells of `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding duplicate cells in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Removed a total of 0 cells.

2.44.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.44.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.
  Optimizing cells in module $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.
  Optimizing cells in module $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.
  Optimizing cells in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Performed a total of 0 changes.

2.44.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4'.
Computing hashes of 2 cells of `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4'.
Finding duplicate cells in `$paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4'.
Computing hashes of 2 cells of `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4'.
Finding duplicate cells in `$paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4'.
Computing hashes of 2 cells of `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4'.
Finding duplicate cells in `$paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4'.
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Computing hashes of 2 cells of `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Finding duplicate cells in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Removed a total of 0 cells.

2.44.10.6. Executing OPT_DFF pass (perform DFF optimizations).

2.44.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4..
Finding unused cells or wires in module $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4..
Finding unused cells or wires in module $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4..
Finding unused cells or wires in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..

2.44.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.
Optimizing module $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.
Optimizing module $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.

2.44.10.9. Finished fast OPT passes. (There is nothing left to do.)

2.44.11. Executing TECHMAP pass (map to technology primitives).

2.44.11.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/abc9_map.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

2.44.11.2. Continuing TECHMAP pass.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Using template $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4 for cells of type $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.
Using template $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4 for cells of type $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.
Using template $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4 for cells of type $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~46 debug messages>

2.44.12. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/abc9_model.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

2.44.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

2.44.14. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.15. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

2.44.16. Executing TECHMAP pass (map to technology primitives).

2.44.16.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/techmap.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `$__div_mod_u'.
Generating RTLIL representation for module `$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `$connect'.
Generating RTLIL representation for module `$input_port'.
Successfully finished Verilog frontend.

2.44.16.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~213 debug messages>

2.44.17. Executing OPT pass (performing simple optimizations).

2.44.17.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.
<suppressed ~18 debug messages>

2.44.17.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 59 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Computing hashes of 57 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.44.17.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.44.17.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.44.17.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 57 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.44.17.6. Executing OPT_DFF pass (perform DFF optimizations).

2.44.17.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

2.44.17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.44.17.9. Rerunning OPT passes. (Maybe there is more to do..)

2.44.17.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \bcp_accel_jtag..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.44.17.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \bcp_accel_jtag.
Performed a total of 0 changes.

2.44.17.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\bcp_accel_jtag'.
Computing hashes of 57 cells of `\bcp_accel_jtag'.
Finding duplicate cells in `\bcp_accel_jtag'.
Removed a total of 0 cells.

2.44.17.13. Executing OPT_DFF pass (perform DFF optimizations).

2.44.17.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \bcp_accel_jtag..

2.44.17.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module bcp_accel_jtag.

2.44.17.16. Finished fast OPT passes. (There is nothing left to do.)

2.44.18. Executing AIGMAP pass (map logic to AIG).
Module bcp_accel_jtag: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
      14 $_MUX_
       2 $_OR_
       2 $_XOR_
  not replaced 3 cell types:
       4 $_AND_
       4 $_NOT_
      31 $specify2

2.44.19. Executing AIGMAP pass (map logic to AIG).
Module bcp_accel_jtag: replaced 1176 cells with 7364 new cells, skipped 1488 cells.
  replaced 4 cell types:
     817 $_MUX_
       4 $_ORNOT_
     284 $_OR_
      71 $_XOR_
  not replaced 19 cell types:
     250 $_AND_
     125 $_NOT_
       1 $__ABC9_SCC_BREAKER
      17 $scopeinfo
       1 SGSR
     812 TRELLIS_FF
       1 JTAGG
       3 TRELLIS_IO
     128 DP16KD
       2 MULT18X18D
      68 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C
      32 $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4
       1 $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4
       5 $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4
       2 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF
      32 $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4_$abc9_byp
       1 $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4_$abc9_byp
       5 $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4_$abc9_byp
       2 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp

2.44.19.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.19.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.44.19.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 3202 AND gates and 9771 wires from module `bcp_accel_jtag' to a netlist network with 1325 inputs and 909 outputs.

2.44.19.4. Executing ABC9_EXE pass (technology mapping using ABC9).

2.44.19.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1325/    909  and =    2490  lev =   24 (1.69)  mem = 0.08 MB  box = 108  bb = 40
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f -r 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1325/    909  and =    3810  lev =   20 (1.52)  mem = 0.10 MB  ch =  564  box = 108  bb = 40
ABC: cst =       0  cls =    476  lit =     564  unused =    4453  proof =     0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =    3810.  Ch =   476.  Total mem =    1.15 MB. Peak cut mem =    0.05 MB.
ABC: P:  Del = 4627.00.  Ar =    2319.0.  Edge =     2952.  Cut =    36038.  T =     0.00 sec
ABC: P:  Del = 4627.00.  Ar =    2268.0.  Edge =     2874.  Cut =    36154.  T =     0.00 sec
ABC: P:  Del = 4627.00.  Ar =    1002.0.  Edge =     2771.  Cut =    57926.  T =     0.01 sec
ABC: F:  Del = 4627.00.  Ar =     780.0.  Edge =     2571.  Cut =    51940.  T =     0.01 sec
ABC: A:  Del = 4627.00.  Ar =     768.0.  Edge =     2484.  Cut =    51417.  T =     0.01 sec
ABC: A:  Del = 4627.00.  Ar =     768.0.  Edge =     2482.  Cut =    51293.  T =     0.01 sec
ABC: Total time =     0.03 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   1325/    909  and =    2312  lev =   21 (1.49)  mem = 0.08 MB  box = 108  bb = 40
ABC: Mapping (K=7)  :  lut =    679  edge =    2452  lev =    9 (0.80)  levB =   16  mem = 0.04 MB
ABC: LUT = 679 : 2=89 13.1 %  3=154 22.7 %  4=383 56.4 %  5=41 6.0 %  6=9 1.3 %  7=3 0.4 %  Ave = 3.61
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &verify 
ABC: Networks are equivalent.  Time =     0.03 sec
ABC: + time 
ABC: elapse: 0.20 seconds, total: 0.20 seconds

2.44.19.6. Executing AIGER frontend.
<suppressed ~4480 debug messages>
Removed 3543 unused cells and 7677 unused wires.

2.44.19.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      690
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:       68
ABC RESULTS:   $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4_$abc9_byp cells:       32
ABC RESULTS:   $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4_$abc9_byp cells:        1
ABC RESULTS:   $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4_$abc9_byp cells:        5
ABC RESULTS:   $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp cells:        2
ABC RESULTS:           input signals:      213
ABC RESULTS:          output signals:      136
Removing temp directory.

2.44.20. Executing TECHMAP pass (map to technology primitives).

2.44.20.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

2.44.20.2. Continuing TECHMAP pass.
Using template $paramod$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000000101 for cells of type $__ABC9_SCC_BREAKER.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp.
Using template $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4 for cells of type $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4.
Using template $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4 for cells of type $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4.
Using template $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4 for cells of type $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$e65cfc0fa558124bdcdce13f023dbd05639efacd\TRELLIS_DPR16X4_$abc9_byp.
Using template $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$290a668d85566f768cef2a3c9e7f08d4029b51c7\TRELLIS_DPR16X4_$abc9_byp.
Using template $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4_$abc9_byp for cells of type $paramod$378c3fa2b2129209288e560bc43d985d5c6bb70b\TRELLIS_DPR16X4_$abc9_byp.
No more expansions possible.
<suppressed ~174 debug messages>
Removed 47 unused cells and 10858 unused wires.

2.45. Executing TECHMAP pass (map to technology primitives).

2.45.1. Executing Verilog-2005 frontend: /Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v
Parsing Verilog input from `/Users/christianscaff/oss-cad-suite/libexec/../share/yosys/lattice/cells_map_trellis.v' to AST representation.
Generating RTLIL representation for module `$_DFF_N_'.
Generating RTLIL representation for module `$_DFF_P_'.
Generating RTLIL representation for module `$_DFFE_NN_'.
Generating RTLIL representation for module `$_DFFE_PN_'.
Generating RTLIL representation for module `$_DFFE_NP_'.
Generating RTLIL representation for module `$_DFFE_PP_'.
Generating RTLIL representation for module `$_DFF_NP0_'.
Generating RTLIL representation for module `$_DFF_NP1_'.
Generating RTLIL representation for module `$_DFF_PP0_'.
Generating RTLIL representation for module `$_DFF_PP1_'.
Generating RTLIL representation for module `$_SDFF_NP0_'.
Generating RTLIL representation for module `$_SDFF_NP1_'.
Generating RTLIL representation for module `$_SDFF_PP0_'.
Generating RTLIL representation for module `$_SDFF_PP1_'.
Generating RTLIL representation for module `$_DFFE_NP0P_'.
Generating RTLIL representation for module `$_DFFE_NP1P_'.
Generating RTLIL representation for module `$_DFFE_PP0P_'.
Generating RTLIL representation for module `$_DFFE_PP1P_'.
Generating RTLIL representation for module `$_DFFE_NP0N_'.
Generating RTLIL representation for module `$_DFFE_NP1N_'.
Generating RTLIL representation for module `$_DFFE_PP0N_'.
Generating RTLIL representation for module `$_DFFE_PP1N_'.
Generating RTLIL representation for module `$_SDFFE_NP0P_'.
Generating RTLIL representation for module `$_SDFFE_NP1P_'.
Generating RTLIL representation for module `$_SDFFE_PP0P_'.
Generating RTLIL representation for module `$_SDFFE_PP1P_'.
Generating RTLIL representation for module `$_SDFFE_NP0N_'.
Generating RTLIL representation for module `$_SDFFE_NP1N_'.
Generating RTLIL representation for module `$_SDFFE_PP0N_'.
Generating RTLIL representation for module `$_SDFFE_PP1N_'.
Generating RTLIL representation for module `$_ALDFF_NP_'.
Generating RTLIL representation for module `$_ALDFF_PP_'.
Generating RTLIL representation for module `$_ALDFFE_NPN_'.
Generating RTLIL representation for module `$_ALDFFE_NPP_'.
Generating RTLIL representation for module `$_ALDFFE_PPN_'.
Generating RTLIL representation for module `$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `$lut'.
Successfully finished Verilog frontend.

2.45.2. Continuing TECHMAP pass.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$219b71aec9a19e7a27754ed85a7d6cdad9e5ec96$lut for cells of type $lut.
Using template $paramod$ead66ba22839f96e739c8f1b5a09bc1717b3be02$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000110 for cells of type $lut.
Using template $paramod$b40080b643baa8bb528ec249e10d82b2d80dfed9$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110011 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$0fbe9d05d6e9ed1135766ccaca021325a669c775$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$d9e8a9202a309414c0f15ab8409d7ae7d0a2d2a2$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$dd2e2c89f79dffd1c74ec66a3f8685359931e1a9$lut for cells of type $lut.
Using template $paramod$f49ce66e128380f779bb156dc9c7e7c36a5d0b0c$lut for cells of type $lut.
Using template $paramod$f9e6b8c8bbaa4b164a91075c553341d15958d0ba$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602$lut for cells of type $lut.
Using template $paramod$d153b56b0a7fa15b91ae6e9c35ace46dc29a9c9e$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$200337237619ba4c0bed9a492562f1d1b57fb569$lut for cells of type $lut.
Using template $paramod$74cc8577a00e3dbe2da8ecb56b5b430f4023212d$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101011 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111001 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b$lut for cells of type $lut.
Using template $paramod$176a6ceafa512d807921d7dfc76320dfbbfb5fe4$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4$lut for cells of type $lut.
Using template $paramod$fcff9a7b1687e357a40264efcefe8443c8b2971a$lut for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a$lut for cells of type $lut.
Using template $paramod$18368a3da11a7221c7fb674ec80ee0d0bd64b883$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$085cb83d0db09780ae5aa544a0f286ba9445143f$lut for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705$lut for cells of type $lut.
Using template $paramod$e019cb14313283ce60b57907d30cf3eefa00a93d$lut for cells of type $lut.
Using template $paramod$be6ac5828ef34873154e44fd05a2dbaadc4bbfbd$lut for cells of type $lut.
Using template $paramod$4bb50eb57a7efebc2c54efb3432cbec4353786e4$lut for cells of type $lut.
Using template $paramod$4273ed824176bb789e75828ba1462f492ff07d84$lut for cells of type $lut.
Using template $paramod$014824f8089263cfbf58ce8f648a946d3566a962$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111101 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001110 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$a7be344af0979c41b8930051bf1455c2976339f4$lut for cells of type $lut.
Using template $paramod$3b56205e0e57b3ea26d80fc7983017f83663129e$lut for cells of type $lut.
Using template $paramod$e88154f49b32b6adf393268e67233475f842b21d$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31$lut for cells of type $lut.
Using template $paramod$af01034afe1bdbc87587d263805971d96e724ed7$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba$lut for cells of type $lut.
Using template $paramod$7491e7206ae8c682d288373efe06a43b67c277cf$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$6c22e4c9acd607e1249c5e3017b6703f378da140$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8$lut for cells of type $lut.
Using template $paramod$da6ce1ea59171f561915980132d6030e69df997b$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b$lut for cells of type $lut.
Using template $paramod$479dcfd7608e5ced82751b0b0cabb1928370abf8$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$6d35b249e50a58f0f8fdfc54bab40ade95543fdc$lut for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2$lut for cells of type $lut.
Using template $paramod$f95909d64331310db56758521de9583a8e79fadb$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$34f175c661a2b49f49c95125e5808326d6d27089$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$3dda0f29a2eb726310bf192049ebe6243c89618e$lut for cells of type $lut.
Using template $paramod$4609d6170df9df51ab903023a98ef7fe930e70d9$lut for cells of type $lut.
Using template $paramod$e3e4230bb990723642112b292aa705ee0cbad0d4$lut for cells of type $lut.
Using template $paramod$7c085cdbf0919cd3ad402d9495d97f0d71e4db93$lut for cells of type $lut.
Using template $paramod$810e0f22d547104f8208898922f6ac2444aeece7$lut for cells of type $lut.
Using template $paramod$d575d3554e876f643193272ee6813447059f103f$lut for cells of type $lut.
Using template $paramod$8cac5452d526045503c5864c3a1dac0121c7053e$lut for cells of type $lut.
Using template $paramod$75f0cee70bbec27b556fcced2589362f891d0e7e$lut for cells of type $lut.
Using template $paramod$b5babc618720ace64bafddb303d6f59fd10af395$lut for cells of type $lut.
Using template $paramod$b287726797d0722f64e731f1134f7c05af8f1578$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$cad45b6c9da81941161a13849773fe2ed4bc1c6f$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$74922f428f41b65caaf001df5b932d9aefd6dfb7$lut for cells of type $lut.
Using template $paramod$8d7a8d6e3356de09670738ba85f2c6b874f6b06d$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7$lut for cells of type $lut.
Using template $paramod$c388bdf5bc34e848632d723db494e9a79bee28dd$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336$lut for cells of type $lut.
Using template $paramod$23395325b56d063886fc56b419de630a473fd983$lut for cells of type $lut.
Using template $paramod$47b1691cce9d3422c6243f646236643e13e69f0c$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10011100 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100001 for cells of type $lut.
Using template $paramod$72d04cda0ad63fcea17225ad4256bc664683b513$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624$lut for cells of type $lut.
Using template $paramod$bc0fe5931249097e32d6a94971378b9c7b3398b2$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$98891ed48d374e377f5110c4b14e65e3b6905c2e$lut for cells of type $lut.
Using template $paramod$993c4247bd27277eb9f982be96e0f00c20b6c4f9$lut for cells of type $lut.
Using template $paramod$32ccf65669c41e1e3bce1f16051f6d60ad96a2a0$lut for cells of type $lut.
Using template $paramod$f45429e380905f064bb0bad3a8bdb941708e63a7$lut for cells of type $lut.
Using template $paramod$6ce5dccd1aa4c767e5b0f90cc34b5fbb0414b2c2$lut for cells of type $lut.
Using template $paramod$800ad51c173ef1531dc8c2197ac409be85e8cb0a$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673$lut for cells of type $lut.
Using template $paramod$8cda9acfcdd664690718154da50dffdad66f2321$lut for cells of type $lut.
Using template $paramod$5a9973bc41def5ddf5b821420b2173a81b5efedb$lut for cells of type $lut.
Using template $paramod$2e38e563b48bbff8f07a0bf19ab64d4ba413d5e0$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110100 for cells of type $lut.
Using template $paramod$05ac1639ab7543654a2476d11c1711de01f760e6$lut for cells of type $lut.
Using template $paramod$1d8da67e55226ee6f849b82c7c3ba5690a649089$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b$lut for cells of type $lut.
Using template $paramod$13caa797f9204188208579865e8a63f743d9eed1$lut for cells of type $lut.
Using template $paramod$00fcf2b03b5c283997f6055e685c9052f9b1d0a2$lut for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e$lut for cells of type $lut.
Using template $paramod$5502a85110dbca29ac631107f0b0635e7fade476$lut for cells of type $lut.
Using template $paramod$fd139540075dea08f0335d049077402e7af003ee$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730$lut for cells of type $lut.
Using template $paramod$8c14e6d85060218e346675600ae1194fdf5a803e$lut for cells of type $lut.
Using template $paramod$6ab09678774909facb6b1f4b18e2316c047cec52$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000110 for cells of type $lut.
Using template $paramod$a36debbcfde9e32a01ea5076ccf3d75225452c4d$lut for cells of type $lut.
Using template $paramod$4133fe00eb18442862a284ccc67a95f8194d041c$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$31ea2d6383111ae9716c91ed706836a45d1a3ea3$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$c8fa204f192a89018870d56e54f6929e87c7aa60$lut for cells of type $lut.
Using template $paramod$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
No more expansions possible.
<suppressed ~2726 debug messages>

2.46. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in bcp_accel_jtag.
  Optimizing lut $abc$27013$lut$aiger27012$1854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$1859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$1864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$1869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$1874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27013$lut$auto$rtlil.cc:3386:And$1238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27013$lut$auto$rtlil.cc:3386:And$1238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27013$lut$auto$rtlil.cc:3386:And$1238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$27013$lut$auto$rtlil.cc:3386:And$1238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$27013$lut$auto$rtlil.cc:3386:And$1238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$1903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$1881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27013$lut$aiger27012$1881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$27013$lut$aiger27012$1881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$27013$lut$aiger27012$1881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$1881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$1881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$1881.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$1896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$27013$lut$aiger27012$1896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$27013$lut$aiger27012$2004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$27013$lut$aiger27012$2004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$27013$lut$aiger27012$2004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$27013$lut$aiger27012$2004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$27013$lut$aiger27012$2004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$27013$lut$aiger27012$2004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$27013$lut$aiger27012$2004.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$27013$lut$aiger27012$2399.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27013$lut$aiger27012$2213.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27013$lut$aiger27012$1707.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$27013$lut$auto$abc9_ops.cc:595:break_scc$11914.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$1854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$27013$lut$aiger27012$1854.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$27013$lut$aiger27012$1859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$27013$lut$aiger27012$1859.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$27013$lut$aiger27012$1864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$27013$lut$aiger27012$1864.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$27013$lut$aiger27012$1869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$27013$lut$aiger27012$1869.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$27013$lut$aiger27012$1874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$27013$lut$aiger27012$1874.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$27013$lut$aiger27012$2450.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$27013$lut$aiger27012$1896.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27013$lut$auto$opt_dff.cc:251:make_patterns_logic$903.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27013$lut$aiger27012$1903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$1918.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$2294.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27013$lut$aiger27012$1931.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27013$lut$aiger27012$1925.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$1903.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27013$lut$auto$rtlil.cc:3576:NotGate$10641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27013$lut$auto$rtlil.cc:3386:And$1238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27013$lut$auto$rtlil.cc:3386:And$1238.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27013$lut$auto$rtlil.cc:3576:NotGate$10637.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$2039.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$2534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27013$lut$aiger27012$2509.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$2022.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$2561.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$2378.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27013$lut$aiger27012$2064.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$2076.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$27013$lut$aiger27012$1707.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$27054.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27013$lut$aiger27012$1739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$27022.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$27013$lut$flatten\host_if.$35[127].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$27013$lut$aiger27012$1707.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
Removed 0 unused cells and 1502 unused wires.

2.47. Executing AUTONAME pass.
Renamed 3035 objects in module bcp_accel_jtag (296 iterations).
<suppressed ~3035 debug messages>

2.48. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `bcp_accel_jtag'. Setting top module to bcp_accel_jtag.

2.48.1. Analyzing design hierarchy..
Top module:  \bcp_accel_jtag

2.48.2. Analyzing design hierarchy..
Top module:  \bcp_accel_jtag
Removed 0 unused modules.

2.49. Printing statistics.

=== bcp_accel_jtag ===

        +----------Local Count, excluding submodules.
        | 
     1602 wires
    11212 wire bits
     1602 public wires
    11212 public wire bits
        3 ports
        3 port bits
      152 cells
       17   $scopeinfo
      128   DP16KD
        1   JTAGG
        2   MULT18X18D
        1   SGSR
        3   TRELLIS_IO
     1789 submodules
       68   CCU2C
       18   L6MUX21
      780   LUT4
       71   PFUMX
       38   TRELLIS_DPR16X4
      814   TRELLIS_FF

=== design hierarchy ===

        +----------Count including submodules.
        | 
      152 bcp_accel_jtag

        +----------Count including submodules.
        | 
     1602 wires
    11212 wire bits
     1602 public wires
    11212 public wire bits
        3 ports
        3 port bits
        - memories
        - memory bits
        - processes
      152 cells
       17   $scopeinfo
      128   DP16KD
        1   JTAGG
        2   MULT18X18D
        1   SGSR
        3   TRELLIS_IO
     1789 submodules
       68   CCU2C
       18   L6MUX21
      780   LUT4
       71   PFUMX
       38   TRELLIS_DPR16X4
      814   TRELLIS_FF

2.50. Executing CHECK pass (checking for obvious problems).
Checking module bcp_accel_jtag...
Found and reported 0 problems.

3. Executing JSON backend.

End of script. Logfile hash: 99483c06b0, CPU: user 2.09s system 0.08s, MEM: 208.86 MB peak
Yosys 0.62+91 (git sha1 fb653c418-dirty, aarch64-apple-darwin23.5-clang++ 18.1.8 -fPIC -O3)
Time spent: 22% 29x opt_clean (0 sec), 11% 33x opt_expr (0 sec), ...
