# Asynchronous-FIFO
<h3><u>PROJECT OVERVIEW:</u></h3>
               
               
This project implements a parameterized Asynchronous FIFO in Verilog HDL for reliable data transfer between independent clock domains.
The design ensures Clock Domain Crossing (CDC) safety using Gray-code pointers and dual flip-flop synchronizers, effectively preventing metastability and data corruption.

The FIFO supports robust flow control, boundary-condition handling, and debug-friendly error signaling, making it suitable for FPGA-based real-time systems and multi-clock SoC designs.


---

<h3><u> TABLE OF CONTENTS: </u></h3>

**Key contents:**

- [Problem statement](https://github.com/SiliconWorks/Asynchornous-FIFO/blob/main/README.md#problem-statement)
- [Features](https://github.com/SiliconWorks/Asynchornous-FIFO/blob/main/README.md#features)
- [Tools and Hardware](https://github.com/SiliconWorks/Asynchornous-FIFO/blob/main/README.md#tools-and-hardware)
- [Block diagram](https://github.com/SiliconWorks/Asynchornous-FIFO/blob/main/README.md#--block-diagram-)
- [Async FIFO Operational Principle](https://github.com/SiliconWorks/Asynchornous-FIFO/blob/main/README.md#async-fifo-operational-principle)
- [Asynchronous FIFO states](https://github.com/SiliconWorks/Asynchornous-FIFO/blob/main/README.md#asynchrnous-fifo-states)
- [FIFO Table](https://github.com/SiliconWorks/Asynchornous-FIFO/blob/main/README.md#fifo-timing-table)
- [Verilog Implementation](https://github.com/SiliconWorks/Asynchornous-FIFO/blob/main/README.md#verilog-implementation)
- [Simulation](https://github.com/SiliconWorks/Asynchornous-FIFO/blob/main/README.md#simulation)
- [Contributors](https://github.com/SiliconWorks/Asynchornous-FIFO/blob/main/README.md#contributors)
- [Conclusion](https://github.com/SiliconWorks/Asynchornous-FIFO/blob/main/README.md#conclusion)

___

<h3><u>PROBLEM STATEMENT:</u></h3>

In multi-clock digital systems, direct data transfer between asynchronous clock domains can cause metastability and data corruption.
This project addresses the problem by designing a CDC-safe Asynchronous FIFO in Verilog HDL.
The FIFO ensures reliable data transfer using Gray-code pointers and synchronized control logic.
Correct operation is maintained under clock mismatch, pointer wrap-around, and boundary condition

**Inputs:**

-  Binary data input (din)

**Conditions:**

-  Reset

-  Write enable (wr_en)

-  Read enable (rd_en)

**Logical Flow:**

INPUT ‚Üí WRITE ‚Üí READ ‚Üí OUTPUT

---

<h3><u>FEATURES:</u></h3>

 ‚ùñ  Fully parameterized FIFO (Data Width & Depth)
 
 ‚ùñ  Independent write and read clocks
 
 ‚ùñ  Binary & Gray-code pointer architecture
 
 ‚ùñ  2-FF synchronizers for CDC safety
 
 ‚ùñ  FULL / EMPTY flag generation
 
 ‚ùñ  Almost Full / Almost Empty early-warning flags
 
 ‚ùñ  Overflow & Underflow detection with visible pulse stretching
 
 ‚ùñ  Automatic operational mode selection (Write / Read controlled by flags)
 
 ‚ùñ  Verified for wrap-around and simultaneous R/W operations
 
---

<h3><u>TOOLS AND HARDWARE:</u></h3>

‚ùñ  **FPGA:** ZedBoard Zynq-7000

‚ùñ  **HDL Tool:** AMD Vivado 2023 Edition

‚ùñ  **Language:** Verilog HDL

‚ùñ  **Simulation:** Vivado Simulator

‚ùñ  **Verification:** Self-checking Testbench

---

<h3><u>  BLOCK DIAGRAM: </u></h3>

The below block diagram shows how the Asynchrnous FIFO works

<img width="1920" height="1080" alt="WRITE POINTER BLOCK" src="https://github.com/user-attachments/assets/f3ec50de-ef2f-40c1-af0d-c1ea826cfbff" />

**The block diagram illustrates:**

- Separate read and write clock domains

- Binary and Gray-code pointer paths

- Synchronization across clock domains

- FULL / EMPTY flag generation

---


### **Async FIFO Operational Principle:**

Although no global FSM is used, the FIFO implicitly operates in multiple modes, determined by pointer comparison and status flags:

‚û§ **WRITE MODE**

-  wr_en = 1

-  full = 0

-  Data is written safely into FIFO memory

-  Write pointer increments (Binary ‚Üí Gray)

‚û§ **READ MODE**

-  rd_en = 1

-  empty = 0

-  Data is read from FIFO memory

-  Read pointer increments (Binary ‚Üí Gray)

‚û§ **FULL MODE**

-  FIFO reaches maximum capacity

-  Write operations are automatically blocked

-  Read operations remain enabled

‚û§ **EMPTY MODE**

-  FIFO contains no valid data

-  Read operations are blocked

-  Write operations remain enabled

**Mode selection is automatic and flag-driven**, requiring no FSM ‚Äî improving reliability across clock domains.



 ‚û§ **FULL & EMPTY Flag Generation:**

 -  **EMPTY (Read Domain):**
     Indicates no unread data is available

 -  **FULL (Write Domain):**
     Indicates FIFO has reached maximum capacity

---


<h3><u>ASYNCHRNOUS FIFO STATES:</u></h3>
The below image indicates the FIFO states 

<img width="1240" height="701" alt="image" src="https://github.com/user-attachments/assets/432d89ff-c023-4fdf-8ee3-c3ce5860b088" />



-  **EMPTY :** The starting state. The buffer contains no data. Any attempt to read from here would typically trigger an Underflow.

-  **ALMOST EMPTY :** Only one slot is filled. This is a critical threshold state often used to signal the consumer to stop reading soon.

-  **PARTIALLY FULL OR EMPTY :** The "normal" operating range. The FIFO is neither nearing its maximum capacity nor its empty state.

-  **ALMOST FULL :** The buffer is nearing capacity. Only one or two slots remain. This signals the producer to slow down or stop writing.

-  **FULL :** The buffer has reached its maximum capacity.

**Error Conditions:**

-  **OVERFLOW:** This occurs if the system attempts to write (DATA_IN) more data when the state is already FULL. This results in data loss as there is no space left.

-  **UNDERFLOW:** This occurs if the system attempts to read data when the state is EMPTY. This results in invalid data being passed to the next stage.

<h3><u>FIFO TIMING TABLE:</u></h3>

| Time (s) | Write | Read | FIFO Cnt | State                  | OUT |
|----------|-------|------|----------|------------------------|-----|
| 0        | ‚Äì     | ‚Äì    | 0        | IDLE                   | ‚ùå  |
| 1        | W1    | ‚Äì    | 1        | EMPTY_WAIT             | ‚ùå  |
| 2        | W2    | ‚Äì    | 2        | EMPTY_WAIT             | ‚ùå  |
| 3        | W3    | ‚Äì    | 3        | EMPTY_WAIT (decision)  | ‚ùå  |
| 4        | W4    | ‚Äì    | 4        | WRITE_MODE             | ‚ùå  |
| 5        | W5    | ‚Äì    | 5        | WRITE_MODE             | ‚ùå  |
| 6        | W6    | R1   | 5        | WRITE_MODE             | ‚úÖ  |
| 7        | W7    | ‚Äì    | 6        | WRITE_MODE             | ‚ùå  |
| 8        | W8    | R2   | 6        | WRITE_MODE             | ‚úÖ  |
| 9        | W9    | ‚Äì    | 7 (FULL) | FULL_WAIT              | ‚ùå  |
| 10       | ‚Äì     | R3   | 6        | FULL_WAIT              | ‚úÖ  |
| 11       | ‚Äì     | ‚Äì    | 6        | FULL_WAIT              | ‚ùå  |
| 12       | ‚Äì     | R4   | 5        | FULL_WAIT              | ‚úÖ  |
| 13       | ‚Äì     | ‚Äì    | 5        | FULL_WAIT              | ‚ùå  |
| 14       | ‚Äì     | R5   | 4        | FULL_WAIT (decision)   | ‚úÖ  |
| 15       | W10   | ‚Äì    | 5        | WRITE_MODE             | ‚ùå  |
| 16       | W11   | R6   | 5        | WRITE_MODE             | ‚úÖ  |
| 17       | W12   | ‚Äì    | 6        | WRITE_MODE             | ‚ùå  |
| 18       | W13   | R7   | 6        | WRITE_MODE             | ‚úÖ  |
| 19       | W14   | ‚Äì    | 7 (FULL) | FULL_WAIT              | ‚ùå  |
| 20       | ‚Äì     | R8   | 6        | FULL_WAIT              | ‚úÖ  |
| 21       | ‚Äì     | ‚Äì    | 6        | FULL_WAIT              | ‚ùå  |
| 22       | ‚Äì     | R9   | 5        | FULL_WAIT              | ‚úÖ  |
| 23       | ‚Äì     | ‚Äì    | 5        | FULL_WAIT              | ‚ùå  |
| 24       | ‚Äì     | R10  | 4        | FULL_WAIT (decision)   | ‚úÖ  |
| 25       | W15   | ‚Äì    | 5        | WRITE_MODE             | ‚ùå  |
| 26       | W16   | R11  | 5        | WRITE_MODE             | ‚úÖ  |
| 27       | W17   | ‚Äì    | 6        | WRITE_MODE             | ‚ùå  |
| 28       | W18   | R12  | 6        | WRITE_MODE             | ‚úÖ  |
| 29       | W19   | ‚Äì    | 7 (FULL) | FULL_WAIT              | ‚ùå  |
| 30       | ‚Äì     | R13  | 6        | FULL_WAIT              | ‚úÖ  |


---


<h3><u>VERILOG IMPLEMENTATION:</u></h3>  

**Design:**

This design implements an asynchronous FIFO that allows safe data transfer between two independent clock domains (wr_clk and rd_clk). Design code for Asynchronous FIFO is given below

[asyncfifo.v](https://github.com/SiliconWorks/Asynchornous-FIFO/blob/e25803a02717f30da43833a0de1aca54d5e8da44/FILES/asyncfifo.v)

**Testbench:**


The testbench verifies the functionality of the asynchronous FIFO by generating independent write and read clocks, applying reset, and driving controlled write and read enable signals.
The Testbench code for Asyynchronous FIFO is given below

[tb_asyncfifo.v](https://github.com/SiliconWorks/Asynchornous-FIFO/blob/dc1fc3ffead233bdd8a9f80220b244209f044258/FILES/tb_asyncfifo.v)

---

<h3><u>SIMULATION:</u></h3>

**WAVEFORM:**

This waveform represents the functional simulation of an Asynchronous FIFO where write and read operations occur in different clock domains (wr_clk and rd_clk). The FIFO safely transfers data across clock domains using synchronized pointers.
<img width="1917" height="1026" alt="Output Waveform" src="https://github.com/user-attachments/assets/a3a330f5-fba1-46dd-8b94-89a03dbeef12" />

**Simulation confirms:**

-  Correct CDC synchronization

-  Safe pointer transfer

-  FULL / EMPTY transitions

-  Proper error flag assertion


**OUTPUT :**

FIFO in Zedboard Zynq 7000 FPGA :

<img width="1569" height="903" alt="Your paragraph text (5)" src="https://github.com/user-attachments/assets/59d447c3-9ac6-4033-aa43-afa75a7b0be6" />




The FIFO was successfully implemented on ZedBoard (Zynq-7000).
Output behavior was verified using:

-  On-board LEDs

-  Real-time read/write control

**Output demonstration video linked here**


[Output video](https://drive.google.com/file/d/1viKmUqhM3-F26fnSBRfTKp3kEVEVbU0f/view?usp=drive_link)



**TECHNICAL VIEW:**

<img width="971" height="1079" alt="Technical View" src="https://github.com/user-attachments/assets/06203465-841b-4e36-b259-0957a380aa09" />





**SCHEMATIC VIEW:**
<img width="1919" height="515" alt="Schematic View" src="https://github.com/user-attachments/assets/5f097f81-bcd2-4e3a-a391-74166897bf45" />


**FILE STRUCTURE:**

<img width="737" height="663" alt="File structure" src="https://github.com/user-attachments/assets/f27e8576-d47b-452e-a3bb-3bb1f32dfed9" />


---




<h3><u>CONTRIBUTORS:</u></h3>

**Durai Murugan M** , Bannari Amman Institute of Technology   üîó[LinkedIn](https://www.linkedin.com/in/durai-murugan-859b67354)



**Vasan T** , Bannari Amman Institute of Technology           üîó[LinkedIn](https://www.linkedin.com/in/vasan-t-7225x)



**Harish P** , Bannari Amman Institute of Technology          üîó[LinkedIn](https://www.linkedin.com/in/harish-p-493476355)


**Velmurugan R** , Bannari Amman Institute of Technology      üîó[LinkedIn](https://www.linkedin.com/in/velmurugan-r-43b0b2355)


We are grateful to our VLSI faculty for his consistent support and valuable guidance throughout the project.

**Dr.Elango Sekar** 

üîó[[Linkedin](https://www.linkedin.com/in/elango-sekar-8973b958/)]     **|**  üîó[[Github](https://github.com/eceelango)] 

Associate Professor , Department of ECE ,
Bannari Amman Institute Of Technology.

We also extend our sincere thanks to **BIT ‚Äì Centre for SoC and FPGA Design** for providing an excellent learning environment and technical support throughout this work.


üîó[LinkedIn](https://www.linkedin.com/in/bit-centre-for-soc-and-fpga-design-52a50b3a3)


---



<h3><u>CONCLUSION:</u></h3>

This project successfully demonstrates the design and verification of an Asynchronous FIFO for reliable data transfer between two independent clock domains. By using Gray-coded read and write pointers along with dual flip-flop synchronizers, the design effectively mitigates metastability issues common in CDC systems. The FIFO correctly generates Full, Empty, Almost Full, and Almost Empty flags, ensuring safe and efficient flow control. Simulation results confirm correct operation during normal, boundary, and wrap-around conditions. This implementation provides a robust and scalable solution suitable for real-time embedded and FPGA-based communication systems.



**NOTES:**

This project improved my understanding of clock domain crossing issues and the practical use of Gray code and synchronizers in FPGA designs. It also strengthened my skills in Verilog coding, simulation, and debugging timing-related problems.

---










