{"tags": ["vhdl", "simulation", "test-bench"], "is_answered": false, "creation_date": 1477577071, "view_count": 17, "score": 0, "last_activity_date": 1477687957, "title": "How can I get internal signals to testbench in VHDL 97 and ISim?", "answer_count": 1, "owner": {"user_id": 5703461, "reputation": 12, "user_type": "registered", "display_name": "ferdepe", "link": "http://stackoverflow.com/users/5703461/ferdepe", "profile_image": "https://www.gravatar.com/avatar/25f462141d10777eea477acf331311f5?s=128&d=identicon&r=PG&f=1"}, "link": "http://stackoverflow.com/questions/40286725/how-can-i-get-internal-signals-to-testbench-in-vhdl-97-and-isim", "question_id": 40286725}