--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf papilio_pro.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5707 paths analyzed, 1143 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.037ns.
--------------------------------------------------------------------------------

Paths for end point gold_recv/data_out_4 (SLICE_X14Y18.A1), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_recv/etu_cnt_9 (FF)
  Destination:          gold_recv/data_out_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.923ns (Levels of Logic = 3)
  Clock Path Skew:      -0.079ns (0.600 - 0.679)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_recv/etu_cnt_9 to gold_recv/data_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.BQ      Tcko                  0.430   gold_recv/etu_cnt<11>
                                                       gold_recv/etu_cnt_9
    SLICE_X12Y9.B1       net (fanout=3)        1.473   gold_recv/etu_cnt<9>
    SLICE_X12Y9.B        Tilo                  0.254   gold_recv/etu_half<14>1
                                                       gold_recv/etu_half<14>2
    SLICE_X15Y9.C2       net (fanout=2)        0.866   gold_recv/etu_half<14>1
    SLICE_X15Y9.C        Tilo                  0.259   gold_recv/bit_cnt<1>
                                                       gold_recv/etu_half<14>3
    SLICE_X14Y18.A1      net (fanout=26)       1.292   gold_recv/etu_half
    SLICE_X14Y18.CLK     Tas                   0.349   gold_recv/data_out<7>
                                                       gold_recv/data_out_4_dpot
                                                       gold_recv/data_out_4
    -------------------------------------------------  ---------------------------
    Total                                      4.923ns (1.292ns logic, 3.631ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_recv/etu_cnt_8 (FF)
  Destination:          gold_recv/data_out_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.226ns (Levels of Logic = 3)
  Clock Path Skew:      -0.079ns (0.600 - 0.679)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_recv/etu_cnt_8 to gold_recv/data_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.AQ      Tcko                  0.430   gold_recv/etu_cnt<11>
                                                       gold_recv/etu_cnt_8
    SLICE_X12Y9.B2       net (fanout=3)        0.776   gold_recv/etu_cnt<8>
    SLICE_X12Y9.B        Tilo                  0.254   gold_recv/etu_half<14>1
                                                       gold_recv/etu_half<14>2
    SLICE_X15Y9.C2       net (fanout=2)        0.866   gold_recv/etu_half<14>1
    SLICE_X15Y9.C        Tilo                  0.259   gold_recv/bit_cnt<1>
                                                       gold_recv/etu_half<14>3
    SLICE_X14Y18.A1      net (fanout=26)       1.292   gold_recv/etu_half
    SLICE_X14Y18.CLK     Tas                   0.349   gold_recv/data_out<7>
                                                       gold_recv/data_out_4_dpot
                                                       gold_recv/data_out_4
    -------------------------------------------------  ---------------------------
    Total                                      4.226ns (1.292ns logic, 2.934ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     27.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_recv/etu_cnt_11 (FF)
  Destination:          gold_recv/data_out_4 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.122ns (Levels of Logic = 3)
  Clock Path Skew:      -0.079ns (0.600 - 0.679)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_recv/etu_cnt_11 to gold_recv/data_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.DQ      Tcko                  0.430   gold_recv/etu_cnt<11>
                                                       gold_recv/etu_cnt_11
    SLICE_X12Y9.B3       net (fanout=3)        0.672   gold_recv/etu_cnt<11>
    SLICE_X12Y9.B        Tilo                  0.254   gold_recv/etu_half<14>1
                                                       gold_recv/etu_half<14>2
    SLICE_X15Y9.C2       net (fanout=2)        0.866   gold_recv/etu_half<14>1
    SLICE_X15Y9.C        Tilo                  0.259   gold_recv/bit_cnt<1>
                                                       gold_recv/etu_half<14>3
    SLICE_X14Y18.A1      net (fanout=26)       1.292   gold_recv/etu_half
    SLICE_X14Y18.CLK     Tas                   0.349   gold_recv/data_out<7>
                                                       gold_recv/data_out_4_dpot
                                                       gold_recv/data_out_4
    -------------------------------------------------  ---------------------------
    Total                                      4.122ns (1.292ns logic, 2.830ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------

Paths for end point txi/data_7 (SLICE_X12Y22.D2), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_5 (FF)
  Destination:          txi/data_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.886ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.285 - 0.300)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_5 to txi/data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.BQ      Tcko                  0.430   txi/etu_cnt<7>
                                                       txi/etu_cnt_5
    SLICE_X16Y24.C1      net (fanout=2)        0.788   txi/etu_cnt<5>
    SLICE_X16Y24.C       Tilo                  0.255   txi/etu_full<14>1
                                                       txi/etu_full<14>2
    SLICE_X16Y24.A1      net (fanout=2)        0.572   txi/etu_full<14>1
    SLICE_X16Y24.A       Tilo                  0.254   txi/etu_full<14>1
                                                       txi/etu_full<14>3_1
    SLICE_X17Y24.D1      net (fanout=1)        0.657   txi/etu_full<14>3
    SLICE_X17Y24.D       Tilo                  0.259   txi/bit_cnt<2>
                                                       txi/_n0093_inv1_rstpot
    SLICE_X12Y22.D2      net (fanout=9)        1.332   txi/_n0093_inv1_rstpot
    SLICE_X12Y22.CLK     Tas                   0.339   txi/data<7>
                                                       txi/data_7_dpot
                                                       txi/data_7
    -------------------------------------------------  ---------------------------
    Total                                      4.886ns (1.537ns logic, 3.349ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_11 (FF)
  Destination:          txi/data_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.855ns (Levels of Logic = 4)
  Clock Path Skew:      -0.018ns (0.285 - 0.303)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_11 to txi/data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y25.DQ      Tcko                  0.430   txi/etu_cnt<11>
                                                       txi/etu_cnt_11
    SLICE_X16Y24.C2      net (fanout=2)        0.757   txi/etu_cnt<11>
    SLICE_X16Y24.C       Tilo                  0.255   txi/etu_full<14>1
                                                       txi/etu_full<14>2
    SLICE_X16Y24.A1      net (fanout=2)        0.572   txi/etu_full<14>1
    SLICE_X16Y24.A       Tilo                  0.254   txi/etu_full<14>1
                                                       txi/etu_full<14>3_1
    SLICE_X17Y24.D1      net (fanout=1)        0.657   txi/etu_full<14>3
    SLICE_X17Y24.D       Tilo                  0.259   txi/bit_cnt<2>
                                                       txi/_n0093_inv1_rstpot
    SLICE_X12Y22.D2      net (fanout=9)        1.332   txi/_n0093_inv1_rstpot
    SLICE_X12Y22.CLK     Tas                   0.339   txi/data<7>
                                                       txi/data_7_dpot
                                                       txi/data_7
    -------------------------------------------------  ---------------------------
    Total                                      4.855ns (1.537ns logic, 3.318ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               txi/etu_cnt_7 (FF)
  Destination:          txi/data_7 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.690ns (Levels of Logic = 4)
  Clock Path Skew:      -0.015ns (0.285 - 0.300)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: txi/etu_cnt_7 to txi/data_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.DQ      Tcko                  0.430   txi/etu_cnt<7>
                                                       txi/etu_cnt_7
    SLICE_X16Y24.C3      net (fanout=2)        0.592   txi/etu_cnt<7>
    SLICE_X16Y24.C       Tilo                  0.255   txi/etu_full<14>1
                                                       txi/etu_full<14>2
    SLICE_X16Y24.A1      net (fanout=2)        0.572   txi/etu_full<14>1
    SLICE_X16Y24.A       Tilo                  0.254   txi/etu_full<14>1
                                                       txi/etu_full<14>3_1
    SLICE_X17Y24.D1      net (fanout=1)        0.657   txi/etu_full<14>3
    SLICE_X17Y24.D       Tilo                  0.259   txi/bit_cnt<2>
                                                       txi/_n0093_inv1_rstpot
    SLICE_X12Y22.D2      net (fanout=9)        1.332   txi/_n0093_inv1_rstpot
    SLICE_X12Y22.CLK     Tas                   0.339   txi/data<7>
                                                       txi/data_7_dpot
                                                       txi/data_7
    -------------------------------------------------  ---------------------------
    Total                                      4.690ns (1.537ns logic, 3.153ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------

Paths for end point gold_recv/bit_cnt_2 (SLICE_X13Y10.A3), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     26.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_recv/etu_cnt_9 (FF)
  Destination:          gold_recv/bit_cnt_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.881ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_recv/etu_cnt_9 to gold_recv/bit_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.BQ      Tcko                  0.430   gold_recv/etu_cnt<11>
                                                       gold_recv/etu_cnt_9
    SLICE_X12Y9.B1       net (fanout=3)        1.473   gold_recv/etu_cnt<9>
    SLICE_X12Y9.B        Tilo                  0.254   gold_recv/etu_half<14>1
                                                       gold_recv/etu_half<14>2
    SLICE_X12Y9.D1       net (fanout=2)        0.598   gold_recv/etu_half<14>1
    SLICE_X12Y9.CMUX     Topdc                 0.456   gold_recv/etu_half<14>1
                                                       gold_recv/_n0106_inv1_rstpot_F
                                                       gold_recv/_n0106_inv1_rstpot
    SLICE_X13Y10.A3      net (fanout=1)        1.406   gold_recv/_n0106_inv1_rstpot
    SLICE_X13Y10.CLK     Tas                   0.264   gold_recv/_n0106_inv1_cepot
                                                       gold_recv/bit_cnt_2_dpot
                                                       gold_recv/bit_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      4.881ns (1.404ns logic, 3.477ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_recv/etu_cnt_8 (FF)
  Destination:          gold_recv/bit_cnt_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.360ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.288 - 0.305)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_recv/etu_cnt_8 to gold_recv/bit_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y10.AQ      Tcko                  0.430   gold_recv/etu_cnt<11>
                                                       gold_recv/etu_cnt_8
    SLICE_X12Y10.D1      net (fanout=3)        1.008   gold_recv/etu_cnt<8>
    SLICE_X12Y10.D       Tilo                  0.254   gold_recv/etu_cnt<14>
                                                       gold_recv/etu_full<14>1
    SLICE_X12Y9.C3       net (fanout=2)        0.568   gold_recv/etu_full<14>
    SLICE_X12Y9.CMUX     Tilo                  0.430   gold_recv/etu_half<14>1
                                                       gold_recv/_n0106_inv1_rstpot_G
                                                       gold_recv/_n0106_inv1_rstpot
    SLICE_X13Y10.A3      net (fanout=1)        1.406   gold_recv/_n0106_inv1_rstpot
    SLICE_X13Y10.CLK     Tas                   0.264   gold_recv/_n0106_inv1_cepot
                                                       gold_recv/bit_cnt_2_dpot
                                                       gold_recv/bit_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      4.360ns (1.378ns logic, 2.982ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     26.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gold_recv/etu_cnt_4 (FF)
  Destination:          gold_recv/bit_cnt_2 (FF)
  Requirement:          31.250ns
  Data Path Delay:      4.309ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.288 - 0.303)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gold_recv/etu_cnt_4 to gold_recv/bit_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.AQ       Tcko                  0.525   gold_recv/etu_cnt<7>
                                                       gold_recv/etu_cnt_4
    SLICE_X12Y10.D3      net (fanout=4)        0.862   gold_recv/etu_cnt<4>
    SLICE_X12Y10.D       Tilo                  0.254   gold_recv/etu_cnt<14>
                                                       gold_recv/etu_full<14>1
    SLICE_X12Y9.C3       net (fanout=2)        0.568   gold_recv/etu_full<14>
    SLICE_X12Y9.CMUX     Tilo                  0.430   gold_recv/etu_half<14>1
                                                       gold_recv/_n0106_inv1_rstpot_G
                                                       gold_recv/_n0106_inv1_rstpot
    SLICE_X13Y10.A3      net (fanout=1)        1.406   gold_recv/_n0106_inv1_rstpot
    SLICE_X13Y10.CLK     Tas                   0.264   gold_recv/_n0106_inv1_cepot
                                                       gold_recv/bit_cnt_2_dpot
                                                       gold_recv/bit_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      4.309ns (1.473ns logic, 2.836ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point txi/data_3 (SLICE_X14Y22.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               txi/data_3 (FF)
  Destination:          txi/data_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: txi/data_3 to txi/data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y22.DQ      Tcko                  0.200   txi/data<3>
                                                       txi/data_3
    SLICE_X14Y22.D6      net (fanout=2)        0.025   txi/data<3>
    SLICE_X14Y22.CLK     Tah         (-Th)    -0.190   txi/data<3>
                                                       txi/data_3_dpot
                                                       txi/data_3
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point gold_tx/data_0 (SLICE_X10Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gold_tx/data_0 (FF)
  Destination:          gold_tx/data_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gold_tx/data_0 to gold_tx/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y19.AQ      Tcko                  0.200   gold_tx/data<3>
                                                       gold_tx/data_0
    SLICE_X10Y19.A6      net (fanout=3)        0.030   gold_tx/data<0>
    SLICE_X10Y19.CLK     Tah         (-Th)    -0.190   gold_tx/data<3>
                                                       gold_tx/data_0_dpot
                                                       gold_tx/data_0
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.390ns logic, 0.030ns route)
                                                       (92.9% logic, 7.1% route)

--------------------------------------------------------------------------------

Paths for end point gold_recv/data_out_0 (SLICE_X14Y19.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               gold_recv/data_out_0 (FF)
  Destination:          gold_recv/data_out_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 31.250ns
  Destination Clock:    CLK_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: gold_recv/data_out_0 to gold_recv/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y19.AQ      Tcko                  0.200   gold_recv/data_out<3>
                                                       gold_recv/data_out_0
    SLICE_X14Y19.A6      net (fanout=3)        0.031   gold_recv/data_out<0>
    SLICE_X14Y19.CLK     Tah         (-Th)    -0.190   gold_recv/data_out<3>
                                                       gold_recv/data_out_0_dpot
                                                       gold_recv/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.421ns (0.390ns logic, 0.031ns route)
                                                       (92.6% logic, 7.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: silver_recv/bit_cnt<1>/CLK
  Logical resource: silver_recv/bit_cnt_0/CK
  Location pin: SLICE_X4Y9.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 30.770ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: silver_recv/bit_cnt<1>/CLK
  Logical resource: silver_recv/bit_cnt_1/CK
  Location pin: SLICE_X4Y9.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.037|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5707 paths, 0 nets, and 1528 connections

Design statistics:
   Minimum period:   5.037ns{1}   (Maximum frequency: 198.531MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar  9 12:36:43 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 382 MB



