set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
    {{"Slow Model"} {CLK_Divider_Quartus.vo CLK_Divider_Quartus_v.sdo}}
}
