<pre>
<h3>
<a href="http://www.clifford.at/yosys/" target="_blank">yosys</a>
</h3>
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_techmap_tech.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_techmap_tech.v</a> <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>



-- Executing script file `scr.ys&#39; --

1. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/hana/test_simulation_techmap_tech.v.html" target="file-frame">third_party/tools/yosys/tests/hana/test_simulation_techmap_tech.v</a>&#39; to AST representation.
Generating RTLIL representation for module `\f1_TECH_AND18&#39;.
Generating RTLIL representation for module `\f1_TECH_AND4&#39;.
Generating RTLIL representation for module `\f2_TECH_AND5&#39;.
Generating RTLIL representation for module `\f3_TECH_NAND18&#39;.
Generating RTLIL representation for module `\f3_TECH_NAND4&#39;.
Generating RTLIL representation for module `\f3_TECH_NAND2&#39;.
Generating RTLIL representation for module `\f4_TECH_NAND18&#39;.
Generating RTLIL representation for module `\f4_TECH_NAND4&#39;.
Generating RTLIL representation for module `\f4_TECH_NAND2&#39;.
Generating RTLIL representation for module `\f5_TECH_NAND18&#39;.
Generating RTLIL representation for module `\f5_TECH_NAND4&#39;.
Generating RTLIL representation for module `\f5_TECH_NAND2&#39;.
Generating RTLIL representation for module `\f6_TECH_NOR18&#39;.
Generating RTLIL representation for module `\f6_TECH_NOR4&#39;.
Generating RTLIL representation for module `\f6_TECH_NOR2&#39;.
Generating RTLIL representation for module `\f7_TECH_NOR18&#39;.
Generating RTLIL representation for module `\f7_TECH_NOR4&#39;.
Generating RTLIL representation for module `\f7_TECH_NOR2&#39;.
Generating RTLIL representation for module `\f8_TECH_NOR18&#39;.
Generating RTLIL representation for module `\f8_TECH_NOR4&#39;.
Generating RTLIL representation for module `\f8_TECH_NOR2&#39;.
Generating RTLIL representation for module `\f9_TECH_OR18&#39;.
Generating RTLIL representation for module `\f9_TECH_OR4&#39;.
Generating RTLIL representation for module `\f10_TECH_OR5&#39;.
Generating RTLIL representation for module `\f11_TECH_XOR5&#39;.
Generating RTLIL representation for module `\f11_TECH_XOR2&#39;.
Generating RTLIL representation for module `\f12_TECH_XOR5&#39;.
Generating RTLIL representation for module `\f12_TECH_XOR2&#39;.
Generating RTLIL representation for module `\f13_TECH_XOR2&#39;.
Generating RTLIL representation for module `\f14_TECH_XOR5&#39;.
Generating RTLIL representation for module `\f14_TECH_XOR2&#39;.
Generating RTLIL representation for module `\f15_TECH_XOR5&#39;.
Generating RTLIL representation for module `\f15_TECH_XOR2&#39;.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend.
Parsing SystemVerilog input from `<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v</a>&#39; to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (<a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html#l-27" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v:27</a>)
ERROR: Parser error in line <a href="../../../../third_party/tools/yosys/tests/hana/hana_vlib.v.html#l-1097" target="file-frame">third_party/tools/yosys/tests/hana/hana_vlib.v:1097</a>: syntax error, unexpected TOK_SUPPLY1


</pre>