
*** Running vivado
    with args -log artya7_35_spi2uart.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source artya7_35_spi2uart.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source artya7_35_spi2uart.tcl -notrace
Command: synth_design -top artya7_35_spi2uart -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3844
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1000.129 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'artya7_35_spi2uart' [C:/Users/fath_local/Desktop/pico_contest/SKY130_PLL1/eval/digital_configuration/sky130_pll_controller/s1_SPI_Master.srcs/sources_1/imports/ARTY_A7_SPI_MASTER.srcs/artya7_35_spi2uart.vhd:73]
INFO: [Synth 8-638] synthesizing module 'pll_controller' [C:/Users/fath_local/Desktop/pico_contest/SKY130_PLL1/eval/digital_configuration/sky130_pll_controller/s1_SPI_Master.srcs/sources_1/imports/src/pll_controller.vhd:60]
	Parameter reset_active bound to: 1'b0 
	Parameter half_clk_period_index bound to: 100 - type: integer 
	Parameter n bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'pll_controller' (1#1) [C:/Users/fath_local/Desktop/pico_contest/SKY130_PLL1/eval/digital_configuration/sky130_pll_controller/s1_SPI_Master.srcs/sources_1/imports/src/pll_controller.vhd:60]
INFO: [Synth 8-637] synthesizing blackbox instance 'ETH_inst' of component 'FC1001_MII' [C:/Users/fath_local/Desktop/pico_contest/SKY130_PLL1/eval/digital_configuration/sky130_pll_controller/s1_SPI_Master.srcs/sources_1/imports/ARTY_A7_SPI_MASTER.srcs/artya7_35_spi2uart.vhd:190]
INFO: [Synth 8-638] synthesizing module 'udp2spi_unit' [C:/Users/fath_local/Desktop/pico_contest/SKY130_PLL1/eval/digital_configuration/sky130_pll_controller/s1_SPI_Master.srcs/sources_1/imports/ARTY_A7_SPI_MASTER.srcs/udp2spi_unit_ea.vhd:67]
	Parameter reset_active bound to: 1'b0 
	Parameter reset_dut_period bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'udp2spi_unit' (2#1) [C:/Users/fath_local/Desktop/pico_contest/SKY130_PLL1/eval/digital_configuration/sky130_pll_controller/s1_SPI_Master.srcs/sources_1/imports/ARTY_A7_SPI_MASTER.srcs/udp2spi_unit_ea.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'artya7_35_spi2uart' (3#1) [C:/Users/fath_local/Desktop/pico_contest/SKY130_PLL1/eval/digital_configuration/sky130_pll_controller/s1_SPI_Master.srcs/sources_1/imports/ARTY_A7_SPI_MASTER.srcs/artya7_35_spi2uart.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.129 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.129 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.129 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1000.129 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/fath_local/Desktop/pico_contest/SKY130_PLL1/eval/digital_configuration/sky130_pll_controller/s1_SPI_Master.srcs/constrs_1/Arty-A7-35-Master.xdc]
Finished Parsing XDC File [C:/Users/fath_local/Desktop/pico_contest/SKY130_PLL1/eval/digital_configuration/sky130_pll_controller/s1_SPI_Master.srcs/constrs_1/Arty-A7-35-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/fath_local/Desktop/pico_contest/SKY130_PLL1/eval/digital_configuration/sky130_pll_controller/s1_SPI_Master.srcs/constrs_1/Arty-A7-35-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/artya7_35_spi2uart_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/artya7_35_spi2uart_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.129 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1000.129 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.129 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.129 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.129 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'master_state_reg' in module 'pll_controller'
INFO: [Synth 8-802] inferred FSM for state register 's_state_reg' in module 'udp2spi_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                          0000001 |                              000
                set_read |                          0000010 |                              001
           set_read_wait |                          0000100 |                              010
       send_receive_data |                          0001000 |                              011
  send_receive_data_wait |                          0010000 |                              100
                set_load |                          0100000 |                              101
           set_load_wait |                          1000000 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'master_state_reg' using encoding 'one-hot' in module 'pll_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_e |                            00000 |                            00000
             reset_dut_e |                            00001 |                            11011
         receive_spi_1_e |                            00010 |                            00001
         receive_spi_2_e |                            00011 |                            00010
         receive_spi_3_e |                            00100 |                            00011
         receive_spi_4_e |                            00101 |                            00100
         receive_spi_5_e |                            00110 |                            00101
         receive_spi_6_e |                            00111 |                            00110
         receive_spi_7_e |                            01000 |                            00111
         receive_spi_8_e |                            01001 |                            01000
         receive_spi_9_e |                            01010 |                            01001
        receive_spi_10_e |                            01011 |                            01010
        receive_spi_11_e |                            01100 |                            01011
      receive_spi_last_e |                            01101 |                            01100
            send_spi_1_e |                            01110 |                            01101
            send_spi_2_e |                            01111 |                            01110
            send_spi_3_e |                            10000 |                            01111
            send_spi_4_e |                            10001 |                            10000
            send_spi_5_e |                            10010 |                            10001
            send_spi_6_e |                            10011 |                            10010
            send_spi_7_e |                            10100 |                            10011
            send_spi_8_e |                            10101 |                            10100
            send_spi_9_e |                            10110 |                            10101
           send_spi_10_e |                            10111 |                            10110
           send_spi_11_e |                            11000 |                            10111
         send_spi_last_e |                            11001 |                            11000
            write_gpio_e |                            11010 |                            11001
             read_gpio_e |                            11011 |                            11010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 's_state_reg' using encoding 'sequential' in module 'udp2spi_unit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1000.129 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 3     
+---Registers : 
	               96 Bit    Registers := 3     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   7 Input   96 Bit        Muxes := 1     
	  28 Input   96 Bit        Muxes := 2     
	  28 Input   16 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   7 Input    8 Bit        Muxes := 1     
	  28 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   7 Input    7 Bit        Muxes := 1     
	  28 Input    5 Bit        Muxes := 1     
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 11    
	   6 Input    1 Bit        Muxes := 2     
	  28 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1000.129 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1000.129 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1013.195 ; gain = 13.066
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1031.262 ; gain = 31.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1031.262 ; gain = 31.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1031.262 ; gain = 31.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1031.262 ; gain = 31.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 1031.262 ; gain = 31.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1031.262 ; gain = 31.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1031.262 ; gain = 31.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |FC1001_MII    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |FC1001_MII_bbox |     1|
|2     |BUFG            |     1|
|3     |CARRY4          |     4|
|4     |LUT1            |    17|
|5     |LUT2            |    46|
|6     |LUT3            |    62|
|7     |LUT4            |    48|
|8     |LUT5            |    26|
|9     |LUT6            |   214|
|10    |MUXF7           |    13|
|11    |MUXF8           |     4|
|12    |FDCE            |   245|
|13    |FDPE            |     2|
|14    |FDRE            |   119|
|15    |IBUF            |    15|
|16    |OBUF            |    17|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1031.262 ; gain = 31.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1031.262 ; gain = 31.133
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1031.262 ; gain = 31.133
INFO: [Project 1-571] Translating synthesized netlist
Parsing EDIF File [C:/Users/fath_local/Desktop/pico_contest/SKY130_PLL1/eval/digital_configuration/sky130_pll_controller/s1_SPI_Master.srcs/sources_1/imports/ARTY_A7_SPI_MASTER.srcs/ip/eth/FC1001_MII.edn]
Finished Parsing EDIF File [C:/Users/fath_local/Desktop/pico_contest/SKY130_PLL1/eval/digital_configuration/sky130_pll_controller/s1_SPI_Master.srcs/sources_1/imports/ARTY_A7_SPI_MASTER.srcs/ip/eth/FC1001_MII.edn]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1031.262 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 210 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'artya7_35_spi2uart' is not ideal for floorplanning, since the cellview 'FC1001_MII' defined in file 'FC1001_MII.edn' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1031.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:51 . Memory (MB): peak = 1031.262 ; gain = 31.133
INFO: [Common 17-1381] The checkpoint 'C:/Users/fath_local/Desktop/pico_contest/SKY130_PLL1/eval/digital_configuration/sky130_pll_controller/s1_SPI_Master.runs/synth_1/artya7_35_spi2uart.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file artya7_35_spi2uart_utilization_synth.rpt -pb artya7_35_spi2uart_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 14:46:20 2024...
