============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  12:48:50 pm
  Module:                 es_naive_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

          Pin                Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock clk)                launch                                    0 R 
TOP
  stoch2bin
    countval_reg[0]/CLK                                0             0 R 
    countval_reg[0]/Q      DFFSR             1  1.5   10  +115     115 F 
    drc_bufs177/A                                           +0     115   
    drc_bufs177/Y          BUFX2             3 19.1   25   +50     165 F 
    inc_add_23_27_1/A[0] 
      g143/A                                                +0     165   
      g143/YC              HAX1              1  3.4   20   +55     220 F 
      g142/B                                                +0     220   
      g142/YC              HAX1              1  3.4   20   +50     271 F 
      g141/B                                                +0     271   
      g141/YC              HAX1              1  3.4   20   +50     321 F 
      g140/B                                                +0     321   
      g140/YC              HAX1              1  3.4   20   +50     371 F 
      g139/B                                                +0     371   
      g139/YC              HAX1              1  3.4   20   +50     421 F 
      g138/B                                                +0     421   
      g138/YC              HAX1              1  3.4   20   +50     472 F 
      g137/B                                                +0     472   
      g137/YC              HAX1              1  3.4   20   +50     522 F 
      g136/B                                                +0     522   
      g136/YC              HAX1              1  3.4   20   +50     572 F 
      g135/B                                                +0     572   
      g135/YC              HAX1              1  3.4   20   +50     622 F 
      g134/B                                                +0     622   
      g134/YC              HAX1              1  3.4   20   +50     672 F 
      g133/B                                                +0     672   
      g133/YC              HAX1              1  3.4   20   +50     722 F 
      g132/B                                                +0     722   
      g132/YC              HAX1              1  3.4   20   +50     773 F 
      g131/B                                                +0     773   
      g131/YC              HAX1              1  3.4   20   +50     823 F 
      g130/B                                                +0     823   
      g130/YC              HAX1              1  3.4   20   +50     873 F 
      g129/B                                                +0     873   
      g129/YC              HAX1              1  3.4   20   +50     923 F 
      g128/B                                                +0     923   
      g128/YC              HAX1              1  3.4   20   +50     974 F 
      g127/B                                                +0     974   
      g127/YC              HAX1              1  5.0   24   +54    1027 F 
      g126/A                                                +0    1027   
      g126/Y               XOR2X1            1  2.8   45   +36    1064 R 
    inc_add_23_27_1/Z[18] 
    g71/A                                                   +0    1064   
    g71/Y                  MUX2X1            1  1.5   55   +28    1092 F 
    g70/A                                                   +0    1092   
    g70/Y                  INVX1             1  2.0    0   +16    1108 R 
    countval_reg[18]/D     DFFSR                            +0    1108   
    countval_reg[18]/CLK   setup                       0   +70    1178 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                capture                                5000 R 
                           uncertainty                     -50    4950 R 
-------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3772ps 
Start-point  : TOP/stoch2bin/countval_reg[0]/CLK
End-point    : TOP/stoch2bin/countval_reg[18]/D
