\tikzstyle{block} = [rectangle, draw, fill=blue!20, text width=3cm, text centered, rounded corners, minimum height=1.5cm]
\tikzstyle{line} = [draw, very thick, color=black!50, -latex']

The general flow chart of the overall process flow can be seen in \autoref{full_flow}.
These process steps will be discussed within the following sections.
\begin{figure}[H]
	\centering
	\begin{tikzpicture}[node distance=2cm, thick,scale=0.7, every node/.style={transform shape}]
		%% Place nodes
		%active CMOS	
		% first row

		\node [block]  (sti)  at (0,16)  {Isolation (STI)\\ \autoref{sti_chapter}};

		\node [block, right=0.75cm of sti] (nwell) {N-Well\\ \autoref{nwell_chapter}};
		\node [block, below of=nwell] (pwell) {P-Well\\ \autoref{pwell_chapter}};
		\node [block, below of=pwell] (pbase) {P-Base\\ \autoref{pbase_chapter}};
		\node [block, below of=pbase] (nbase) {N-Base\\ \autoref{nbase_chapter}};		;

		\node [block, right=0.75cm of nbase] (fox) {Field oxide\\ \autoref{fox_chapter}};
		\node [block, above of=fox] (sonos) {SONOS\\ \autoref{sonos_chapter}};
		\node [block, above of=sonos] (gate) {Gate\\ \autoref{gate_chapter}};

		\node [block, right=0.75cm of gate] (np) {n+ Implant\\ \autoref{nimplant_chapter}};
		\node [block, above of=np] (pp) {p+ Implant\\ \autoref{pimplant_chapter}};
		\node [block, above of=pp] (silicification){Silicification\\ \autoref{step_silicification}};

		\node [block, right=0.75cm of silicification] (contact) {Contact \\ \autoref{chapter_contact}};
		\node [block, below of=contact] (metal1) {Metal 1\\ \autoref{chapter_metal1}};
		\node [block, below of=metal1] (via1) {Via 1\\ \autoref{chapter_via1}};
		\node [block, below of=via1] (metal2) {Metal 2\\ \autoref{chapter_metal2}};
		\node [block, below of=metal2] (via2) {Via 2\\ \autoref{chapter_via2}};
		\node [block, below of=via2] (metal3) {Metal 3\\ \autoref{chapter_metal3}};
		\node [block, below of=metal3] (glass) {Glass\\ \autoref{chapter_glass}};

		%\node (repeat) at (10.5,14.5) {Repeat};

		%% Draw edges
		\path [line] (sti) -- (nwell);
		\path [line] (nwell) -- (pwell);
		\path [line] (pwell) -- (pbase);
		\path [line] (pbase) -- (nbase);
		\path [line] (nbase) -- (fox);
		\path [line] (fox) -- (sonos);
		\path [line] (sonos) -- (gate);
		\path [line] (gate) -- (np);
		\path [line] (np) -- (pp);
		\path [line] (pp) -- (silicification);
		\path [line] (silicification) -- (contact);
		\path [line] (contact) -- (metal1);
		\path [line] (metal1) -- (via1);
		\path [line] (via1) -- (metal2);
		\path [line] (metal2) -- (via2);
		\path [line] (via2) -- (metal3);
		\path [line] (metal3) -- (glass);

		%\draw[dotted] (-2,6) rectangle (6.25,17);
		%\node at (2,6.5) {CMOS process};
		%\draw[dotted] (6.5,6) rectangle (12,17);
		%\node at (8,6.5) {Interconnect};
	\end{tikzpicture}
	\caption{Frontend and backend process flow}
	\label{full_flow}
\end{figure}
The six overall process steps are part of an active part of the technology, while the final metal (respectively contact) layers will be used for making a contact between the logic gates and macro cells and making them available to the exterior world.

For this process p-substrate is the required basic substrate, but forks and modifications will be very well possible based on a Graphene substrate or alike, still under the LSPL.
The starting material is a p-type, <100> oriented silicon with a doping concentration of $\approx 9\times10^{14}cm^{-3}$.\\

\textbf{Machines required}:
\begin{itemize}
	\item Ion implanter
	\item Plasma etcher
	\item Sputter engine (Metal deposition) 
	\item Diffusion furnace
	\item CVD/LPCVD machine 
	\item Exposure unit
\end{itemize}
