ILP formulations for variation/defect-tolerant logic mapping on crossbar nano-architectures