VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/arbiter.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml
Circuit name: arbiter

# Loading Architecture Description
# Loading Architecture Description took 0.37 seconds (max_rss 79.5 MiB, delta_rss +64.7 MiB)

Timing analysis: ON
Circuit netlist file: arbiter.net
Circuit placement file: arbiter.place
Circuit routing file: arbiter.route
Circuit SDC file: arbiter.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 4.55 seconds (max_rss 953.2 MiB, delta_rss +873.7 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/arbiter.blif
# Load circuit
# Load circuit took 0.02 seconds (max_rss 953.2 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 953.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 953.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 953.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 3107
    .input :     256
    .output:     129
    6-LUT  :    2722
  Nets  : 2978
    Avg Fanout:     5.1
    Max Fanout:    42.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 18244
  Timing Graph Edges: 30403
  Timing Graph Levels: 38
# Build Timing Graph took 0.01 seconds (max_rss 953.2 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'arbiter.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 953.2 MiB, delta_rss +0.0 MiB)
# Packing
Warning 1: Block type 'M144K' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Warning 2: Block type 'EMPTY' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/arbiter.blif'.

After removing unused inputs...
	total blocks: 3107, total nets: 2978, total inputs: 256, total outputs: 129
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].cin[0]


There is one chain in this architecture called "share_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].sharein[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.01382e-09
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: io:1,1 PLL:1,1 LAB:0.8,1 DSP:1,1 M9K:1,1 M144K:1,1
Packing with high fanout thresholds: io:128 PLL:128 LAB:32 DSP:128 M9K:128 M144K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   124/3107      3%                            7     9 x 7     
   248/3107      7%                           15    11 x 8     
   372/3107     11%                           22    12 x 9     
   496/3107     15%                           30    12 x 9     
   620/3107     19%                           37    13 x 10    
   744/3107     23%                           45    14 x 10    
   868/3107     27%                           52    15 x 11    
   992/3107     31%                           60    15 x 11    
  1116/3107     35%                           68    16 x 12    
  1240/3107     39%                           75    16 x 12    
  1364/3107     43%                           83    17 x 13    
  1488/3107     47%                           91    17 x 13    
  1612/3107     51%                           98    17 x 13    
  1736/3107     55%                          105    18 x 13    
  1860/3107     59%                          112    19 x 14    
  1984/3107     63%                          120    19 x 14    
  2108/3107     67%                          128    19 x 14    
  2232/3107     71%                          136    20 x 15    
  2356/3107     75%                          144    20 x 15    
  2480/3107     79%                          153    20 x 15    
  2604/3107     83%                          162    21 x 16    
  2728/3107     87%                          180    21 x 16    
  2852/3107     91%                          304    27 x 20    
  2976/3107     95%                          428    45 x 33    
  3100/3107     99%                          552    63 x 47    
Incr Slack updates 1 in 0.000411179 sec
Full Max Req/Worst Slack updates 1 in 4.088e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00258878 sec
FPGA sized to 64 x 47 (auto)
Device Utilization: 0.12 (target 1.00)
	Block Utilization: 0.99 Type: io
	Block Utilization: 0.08 Type: LAB

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        385                               0.335065                     0.664935   
       PLL          0                                      0                            0   
       LAB        175                                47.2229                      4.50857   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 1933 out of 2978 nets, 1045 nets not absorbed.

Netlist conversion complete.

# Packing took 3.04 seconds (max_rss 968.4 MiB, delta_rss +15.2 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'arbiter.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.143725 seconds).
Warning 3: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.15 seconds (max_rss 1006.4 MiB, delta_rss +38.1 MiB)
Warning 4: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io         : 385
   pad       : 385
    inpad    : 256
    outpad   : 129
  LAB        : 175
   alm       : 1677
    lut      : 2722
     lut6    : 2722
      lut    : 2722

# Create Device
## Build Device Grid
FPGA sized to 64 x 47: 3008 grid tiles (auto)

Resource usage...
	Netlist
		385	blocks of type: io
	Architecture
		388	blocks of type: io
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL
	Netlist
		175	blocks of type: LAB
	Architecture
		2322	blocks of type: LAB
	Netlist
		0	blocks of type: DSP
	Architecture
		20	blocks of type: DSP
	Netlist
		0	blocks of type: M9K
	Architecture
		129	blocks of type: M9K
	Netlist
		0	blocks of type: M144K
	Architecture
		5	blocks of type: M144K

Device Utilization: 0.12 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.99 Logical Block: io
	Physical Tile PLL:
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile LAB:
	Block Utilization: 0.08 Logical Block: LAB
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M9K:
	Block Utilization: 0.00 Logical Block: M9K
	Physical Tile M144K:
	Block Utilization: 0.00 Logical Block: M144K

FPGA size limited by block type(s): io

## Build Device Grid took 0.01 seconds (max_rss 1006.7 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:379412
OPIN->CHANX/CHANY edge count before creating direct connections: 1948240
OPIN->CHANX/CHANY edge count after creating direct connections: 2055330
CHAN->CHAN type edge count:5575672
## Build routing resource graph took 4.65 seconds (max_rss 1239.5 MiB, delta_rss +232.8 MiB)
  RR Graph Nodes: 811214
  RR Graph Edges: 8010414
# Create Device took 4.79 seconds (max_rss 1239.5 MiB, delta_rss +232.8 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 34.97 seconds (max_rss 1239.5 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 1239.5 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 34.97 seconds (max_rss 1239.5 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 13.95 seconds (max_rss 1239.5 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 13.96 seconds (max_rss 1239.5 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1239.5 MiB, delta_rss +0.0 MiB)

There are 8393 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 84206

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 336.824 td_cost: 4.05169e-06
Initial placement estimated Critical Path Delay (CPD): 19.1487 ns
Initial placement estimated setup Total Negative Slack (sTNS): -2113.87 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -19.1487 ns

Initial placement estimated setup slack histogram:
[ -1.9e-08: -1.8e-08) 11 (  8.5%) |***********
[ -1.8e-08: -1.7e-08) 13 ( 10.1%) |*************
[ -1.7e-08: -1.6e-08) 46 ( 35.7%) |***********************************************
[ -1.6e-08: -1.5e-08) 47 ( 36.4%) |************************************************
[ -1.5e-08: -1.4e-08) 11 (  8.5%) |***********
[ -1.4e-08: -1.3e-08)  0 (  0.0%) |
[ -1.3e-08: -1.2e-08)  0 (  0.0%) |
[ -1.2e-08: -1.1e-08)  0 (  0.0%) |
[ -1.1e-08:   -1e-08)  0 (  0.0%) |
[   -1e-08: -9.4e-09)  1 (  0.8%) |*
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 2307
Warning 5: Starting t: 209 of 560 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 5.6e-04   0.880     264.22 3.0851e-06  18.558  -2.03e+03  -18.558   0.789  0.0568   63.0     1.00      2307  0.200
   2    0.0 5.3e-04   0.933     220.83 2.7466e-06  18.226  -1.97e+03  -18.226   0.749  0.0281   63.0     1.00      4614  0.950
   3    0.0 5.0e-04   0.957     200.18 2.6394e-06  17.661  -1.95e+03  -17.661   0.717  0.0274   63.0     1.00      6921  0.950
   4    0.0 4.8e-04   0.981     183.82 2.5086e-06  17.385  -1.92e+03  -17.385   0.678  0.0109   63.0     1.00      9228  0.950
   5    0.0 4.5e-04   0.970     171.03 2.5016e-06  17.018  -1.93e+03  -17.018   0.657  0.0145   63.0     1.00     11535  0.950
   6    0.0 4.3e-04   0.992     165.22 2.5528e-06  16.281  -1.91e+03  -16.281   0.636  0.0053   63.0     1.00     13842  0.950
   7    0.0 4.1e-04   0.993     163.03 2.5081e-06  16.418  -1.91e+03  -16.418   0.660  0.0021   63.0     1.00     16149  0.950
   8    0.0 3.9e-04   0.983     159.56 2.4838e-06  16.272  -1.92e+03  -16.272   0.636  0.0069   63.0     1.00     18456  0.950
   9    0.0 3.7e-04   0.996     156.72 2.4463e-06  16.340   -1.9e+03  -16.340   0.633  0.0023   63.0     1.00     20763  0.950
  10    0.0 3.5e-04   0.993     155.80 2.3893e-06  16.589   -1.9e+03  -16.589   0.622  0.0058   63.0     1.00     23070  0.950
  11    0.0 3.3e-04   0.993     152.94 2.406e-06   16.330   -1.9e+03  -16.330   0.604  0.0037   63.0     1.00     25377  0.950
  12    0.0 3.2e-04   0.992     151.08 2.4065e-06  16.225   -1.9e+03  -16.225   0.592  0.0023   63.0     1.00     27684  0.950
  13    0.0 3.0e-04   0.998     149.99 2.4115e-06  16.203   -1.9e+03  -16.203   0.594  0.0017   63.0     1.00     29991  0.950
  14    0.0 2.9e-04   0.993     149.01 2.331e-06   16.606   -1.9e+03  -16.606   0.569  0.0040   63.0     1.00     32298  0.950
  15    0.0 2.7e-04   0.991     145.65 2.305e-06   16.660   -1.9e+03  -16.660   0.533  0.0043   63.0     1.00     34605  0.950
  16    0.0 2.6e-04   0.997     144.54 2.3071e-06  16.534  -1.89e+03  -16.534   0.520  0.0018   63.0     1.00     36912  0.950
  17    0.0 2.4e-04   0.992     143.84 2.3073e-06  16.448  -1.89e+03  -16.448   0.525  0.0044   63.0     1.00     39219  0.950
  18    0.0 2.3e-04   0.996     141.87 2.3266e-06  16.298   -1.9e+03  -16.298   0.500  0.0029   63.0     1.00     41526  0.950
  19    0.0 2.2e-04   0.998     140.45 2.348e-06   16.171  -1.89e+03  -16.171   0.510  0.0019   63.0     1.00     43833  0.950
  20    0.0 2.1e-04   0.998     140.04 2.3394e-06  16.275  -1.89e+03  -16.275   0.493  0.0014   63.0     1.00     46140  0.950
  21    0.0 2.0e-04   0.993     138.25 2.2965e-06  16.476  -1.89e+03  -16.476   0.489  0.0028   63.0     1.00     48447  0.950
  22    0.0 1.9e-04   0.997     138.42 2.2795e-06  16.439  -1.89e+03  -16.439   0.493  0.0019   63.0     1.00     50754  0.950
  23    0.0 1.8e-04   0.996     137.29 2.2866e-06  16.331  -1.89e+03  -16.331   0.492  0.0023   63.0     1.00     53061  0.950
  24    0.0 1.7e-04   0.999     135.92 2.3596e-06  15.904  -1.89e+03  -15.904   0.456  0.0013   63.0     1.00     55368  0.950
  25    0.0 1.6e-04   0.996     135.03 2.2669e-06  16.482  -1.89e+03  -16.482   0.447  0.0022   63.0     1.00     57675  0.950
  26    0.0 1.5e-04   0.995     134.49 2.3236e-06  15.863  -1.89e+03  -15.863   0.437  0.0022   63.0     1.00     59982  0.950
  27    0.0 1.5e-04   0.997     133.70 2.2878e-06  15.945  -1.89e+03  -15.945   0.419  0.0011   62.8     1.02     62289  0.950
  28    0.0 1.4e-04   0.999     133.66 2.1896e-06  16.041  -1.89e+03  -16.041   0.391  0.0008   61.5     1.17     64596  0.950
  29    0.0 1.3e-04   0.998     133.52 2.0339e-06  15.979  -1.89e+03  -15.979   0.384  0.0009   58.5     1.51     66903  0.950
  30    0.0 1.3e-04   0.995     132.87 1.8249e-06  16.247  -1.88e+03  -16.247   0.358  0.0013   55.3     1.87     69210  0.950
  31    0.0 1.2e-04   0.998     132.44 1.6671e-06  16.113  -1.89e+03  -16.113   0.338  0.0014   50.8     2.38     71517  0.950
  32    0.0 1.1e-04   0.996     132.27 1.4765e-06  16.129  -1.88e+03  -16.129   0.359  0.0019   45.6     2.97     73824  0.950
  33    0.0 1.1e-04   0.996     131.67 1.4154e-06  15.935  -1.88e+03  -15.935   0.319  0.0017   41.9     3.38     76131  0.950
  34    0.0 1.0e-04   0.993     131.20 1.2228e-06  16.169  -1.88e+03  -16.169   0.296  0.0033   36.8     3.95     78438  0.950
  35    0.0 9.7e-05   0.997     130.22 1.079e-06   16.217  -1.88e+03  -16.217   0.283  0.0014   31.5     4.55     80745  0.950
  36    0.0 9.2e-05   0.995     129.99 1.0973e-06  15.862  -1.88e+03  -15.862   0.309  0.0023   26.6     5.11     83052  0.950
  37    0.0 8.8e-05   0.995     129.50 9.4258e-07  16.132  -1.88e+03  -16.132   0.272  0.0026   23.1     5.50     85359  0.950
  38    0.0 8.3e-05   0.997     129.34 9.6784e-07  15.810  -1.87e+03  -15.810   0.267  0.0024   19.2     5.94     87666  0.950
  39    0.0 7.9e-05   0.994     128.69 7.6693e-07  16.310  -1.87e+03  -16.310   0.264  0.0027   15.9     6.32     89973  0.950
  40    0.0 7.5e-05   0.997     128.56 8.8508e-07  15.813  -1.87e+03  -15.813   0.268  0.0018   13.1     6.63     92280  0.950
  41    0.0 7.2e-05   0.994     128.37 8.1197e-07  15.921  -1.87e+03  -15.921   0.228  0.0021   10.8     6.89     94587  0.950
  42    0.0 6.8e-05   0.997     128.24 7.3605e-07  16.049  -1.87e+03  -16.049   0.366  0.0020    8.5     7.15     96894  0.950
  43    0.0 6.5e-05   0.995     127.27 8.3742e-07  15.717  -1.87e+03  -15.717   0.356  0.0023    7.9     7.22     99201  0.950
  44    0.0 6.1e-05   0.998     126.65 7.3773e-07  15.975  -1.87e+03  -15.975   0.355  0.0014    7.2     7.30    101508  0.950
  45    0.0 5.8e-05   0.996     126.29 7.3116e-07  15.986  -1.87e+03  -15.986   0.340  0.0023    6.6     7.36    103815  0.950
  46    0.0 5.5e-05   0.998     126.09 7.3585e-07  15.930  -1.87e+03  -15.930   0.323  0.0012    6.0     7.44    106122  0.950
  47    0.0 5.3e-05   0.996     125.94 6.7333e-07  16.061  -1.86e+03  -16.061   0.329  0.0020    5.3     7.52    108429  0.950
  48    0.0 5.0e-05   0.998     125.82 6.8488e-07  15.962  -1.86e+03  -15.962   0.313  0.0009    4.7     7.58    110736  0.950
  49    0.0 4.7e-05   0.997     125.63 7.5963e-07  15.733  -1.86e+03  -15.733   0.311  0.0012    4.1     7.65    113043  0.950
  50    0.0 4.5e-05   0.998     125.52 7.6652e-07  15.684  -1.86e+03  -15.684   0.302  0.0014    3.6     7.71    115350  0.950
  51    0.0 4.3e-05   0.999     125.18 7.3402e-07  15.739  -1.86e+03  -15.739   0.306  0.0010    3.1     7.77    117657  0.950
  52    0.0 4.1e-05   0.998     125.11 6.7545e-07  15.890  -1.86e+03  -15.890   0.289  0.0012    2.7     7.81    119964  0.950
  53    0.0 3.9e-05   0.999     125.00 7.5325e-07  15.661  -1.86e+03  -15.661   0.281  0.0006    2.3     7.86    122271  0.950
  54    0.0 3.7e-05   0.998     124.88 7.9476e-07  15.510  -1.86e+03  -15.510   0.276  0.0015    1.9     7.90    124578  0.950
  55    0.0 3.5e-05   0.998     124.69 7.536e-07   15.602  -1.86e+03  -15.602   0.230  0.0008    1.6     7.93    126885  0.950
  56    0.0 3.3e-05   0.999     124.75 7.4234e-07  15.614  -1.85e+03  -15.614   0.242  0.0004    1.2     7.97    129192  0.950
  57    0.0 3.1e-05   0.999     124.68 7.1059e-07  15.674  -1.86e+03  -15.674   0.253  0.0009    1.0     8.00    131499  0.950
  58    0.0 3.0e-05   0.999     124.65 7.4977e-07  15.578  -1.86e+03  -15.578   0.205  0.0004    1.0     8.00    133806  0.950
  59    0.0 2.8e-05   0.998     124.52 6.8361e-07  15.749  -1.86e+03  -15.749   0.212  0.0011    1.0     8.00    136113  0.950
  60    0.0 2.7e-05   0.999     124.47 7.0274e-07  15.706  -1.85e+03  -15.706   0.208  0.0005    1.0     8.00    138420  0.950
  61    0.0 2.6e-05   0.999     124.36 7.0203e-07  15.689  -1.85e+03  -15.689   0.181  0.0005    1.0     8.00    140727  0.950
  62    0.0 2.4e-05   0.999     124.25 6.8873e-07  15.740  -1.85e+03  -15.740   0.183  0.0007    1.0     8.00    143034  0.950
  63    0.0 2.3e-05   0.999     124.23 6.8653e-07  15.747  -1.85e+03  -15.747   0.193  0.0003    1.0     8.00    145341  0.950
  64    0.0 2.2e-05   0.999     124.34 7.0635e-07  15.673  -1.85e+03  -15.673   0.172  0.0007    1.0     8.00    147648  0.950
  65    0.0 2.1e-05   0.999     124.24 6.9107e-07  15.701  -1.85e+03  -15.701   0.173  0.0005    1.0     8.00    149955  0.950
  66    0.0 2.0e-05   0.999     124.11 7.3968e-07  15.564  -1.85e+03  -15.564   0.159  0.0007    1.0     8.00    152262  0.950
  67    0.0 1.9e-05   0.999     124.01 7.371e-07   15.560  -1.85e+03  -15.560   0.145  0.0004    1.0     8.00    154569  0.950
  68    0.0 1.5e-05   1.000     124.02 7.4675e-07  15.530  -1.85e+03  -15.530   0.126  0.0002    1.0     8.00    156876  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=124.026, TD costs=7.44794e-07, CPD= 15.530 (ns) 
  69    0.0 1.2e-05   0.999     124.01 7.4374e-07  15.530  -1.85e+03  -15.530   0.089  0.0003    1.0     8.00    159183  0.800
  70    0.0 9.6e-06   0.999     123.95 7.2504e-07  15.581  -1.85e+03  -15.581   0.082  0.0006    1.0     8.00    161490  0.800
  71    0.0 7.7e-06   0.999     123.81 7.1453e-07  15.612  -1.85e+03  -15.612   0.068  0.0006    1.0     8.00    163797  0.800
  72    0.0 6.2e-06   0.999     123.83 7.1975e-07  15.581  -1.85e+03  -15.581   0.042  0.0003    1.0     8.00    166104  0.800
  73    0.0 4.9e-06   1.000     123.79 7.0761e-07  15.612  -1.85e+03  -15.612   0.044  0.0003    1.0     8.00    168411  0.800
  74    0.0 0.0e+00   1.000     123.80 7.1689e-07  15.581  -1.85e+03  -15.581   0.015  0.0002    1.0     8.00    170718  0.800
## Placement Quench took 0.01 seconds (max_rss 1239.5 MiB)
post-quench CPD = 15.6184 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 31006

Completed placement consistency check successfully.

Swaps called: 171278

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 15.5302 ns, Fmax: 64.3907 MHz
Placement estimated setup Worst Negative Slack (sWNS): -15.5302 ns
Placement estimated setup Total Negative Slack (sTNS): -1849.46 ns

Placement estimated setup slack histogram:
[ -1.6e-08: -1.5e-08) 11 (  8.5%) |********
[ -1.5e-08: -1.4e-08) 70 ( 54.3%) |************************************************
[ -1.4e-08: -1.4e-08) 45 ( 34.9%) |*******************************
[ -1.4e-08: -1.3e-08)  2 (  1.6%) |*
[ -1.3e-08: -1.2e-08)  0 (  0.0%) |
[ -1.2e-08: -1.2e-08)  0 (  0.0%) |
[ -1.2e-08: -1.1e-08)  0 (  0.0%) |
[ -1.1e-08:   -1e-08)  0 (  0.0%) |
[   -1e-08: -9.8e-09)  0 (  0.0%) |
[ -9.8e-09: -9.2e-09)  1 (  0.8%) |*

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 124.026, td_cost: 7.44794e-07, 

Placement resource usage:
  io  implemented as io : 385
  LAB implemented as LAB: 175

Placement number of temperatures: 74
Placement total # of swap attempts: 171278
	Swaps accepted:  62387 (36.4 %)
	Swaps rejected: 105416 (61.5 %)
	Swaps aborted:   3475 ( 2.0 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                16.78            51.01           48.99          0.00         
                   Median                 16.39            49.53           46.70          3.77         
                   Centroid               16.50            50.02           46.42          3.56         
                   W. Centroid            16.52            49.98           46.29          3.73         
                   W. Median              0.80             8.63            77.63          13.74        
                   Crit. Uniform          0.48             8.93            91.07          0.00         
                   Feasible Region        0.44             7.48            70.47          22.05        

LAB                Uniform                7.60             2.13            97.87          0.00         
                   Median                 7.52             12.33           87.67          0.00         
                   Centroid               7.52             12.92           87.08          0.00         
                   W. Centroid            7.66             13.31           86.69          0.00         
                   W. Median              0.38             1.38            98.62          0.00         
                   Crit. Uniform          0.68             0.77            99.23          0.00         
                   Feasible Region        0.72             0.00            100.00         0.00         


Placement Quench timing analysis took 0.00578063 seconds (0.00484406 STA, 0.000936571 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.627365 seconds (0.514601 STA, 0.112764 slack) (77 full updates: 77 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 1.28 seconds (max_rss 1239.5 MiB, delta_rss +0.0 MiB)

# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
Confirming router algorithm: TIMING_DRIVEN.
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1)    0 (  0.0%) |
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.4:      0.5)  329 (  3.9%) |******
[      0.5:      0.6) 1121 ( 13.4%) |*******************
[      0.6:      0.7) 1091 ( 13.0%) |*******************
[      0.7:      0.8) 1277 ( 15.2%) |**********************
[      0.8:      0.9) 1876 ( 22.4%) |********************************
[      0.9:        1) 2699 ( 32.2%) |**********************************************
## Initializing router criticalities took 0.08 seconds (max_rss 1239.5 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.3     0.0    0 5692006    1045    8393    3675 ( 0.453%)   45013 ( 3.2%)   16.121     -1904.    -16.121      0.000      0.000      N/A
Incr Slack updates 77 in 0.0233796 sec
Full Max Req/Worst Slack updates 47 in 0.000175777 sec
Incr Max Req/Worst Slack updates 30 in 0.000163534 sec
Incr Criticality updates 1 in 0.000754802 sec
Full Criticality updates 76 in 0.0863655 sec
   2    0.3     0.5    5 4980019     856    7421    2219 ( 0.274%)   44342 ( 3.1%)   16.119     -1905.    -16.119      0.000      0.000      N/A
   3    0.2     0.6    1 3053697     665    4729    1704 ( 0.210%)   44684 ( 3.1%)   16.122     -1906.    -16.122      0.000      0.000      N/A
   4    0.2     0.8    2 2477760     598    3938    1382 ( 0.170%)   44857 ( 3.2%)   16.123     -1907.    -16.123      0.000      0.000      N/A
   5    0.2     1.1    1 2113180     525    3283    1086 ( 0.134%)   45508 ( 3.2%)   16.133     -1907.    -16.133      0.000      0.000      N/A
   6    0.1     1.4    0 1706502     494    2715     819 ( 0.101%)   46117 ( 3.2%)   16.133     -1907.    -16.133      0.000      0.000      N/A
   7    0.1     1.9    0 1379918     413    2180     602 ( 0.074%)   46537 ( 3.3%)   16.143     -1907.    -16.143      0.000      0.000      N/A
   8    0.1     2.4    0 1044286     365    1675     453 ( 0.056%)   46909 ( 3.3%)   16.143     -1907.    -16.143      0.000      0.000      N/A
   9    0.1     3.1    0  741312     298    1139     278 ( 0.034%)   47365 ( 3.3%)   16.143     -1907.    -16.143      0.000      0.000      N/A
  10    0.0     4.1    0  524185     240     822     166 ( 0.020%)   47787 ( 3.4%)   16.143     -1907.    -16.143      0.000      0.000       26
  11    0.0     5.3    0  301208     166     472      90 ( 0.011%)   47920 ( 3.4%)   16.143     -1907.    -16.143      0.000      0.000       23
  12    0.0     6.9    0  188951     116     316      50 ( 0.006%)   48131 ( 3.4%)   16.143     -1907.    -16.143      0.000      0.000       22
  13    0.0     9.0    0   95725      63     169      24 ( 0.003%)   48204 ( 3.4%)   16.143     -1907.    -16.143      0.000      0.000       20
  14    0.0    11.6    0   81779      38     147      13 ( 0.002%)   48225 ( 3.4%)   16.143     -1907.    -16.143      0.000      0.000       19
  15    0.0    15.1    0   36399      19      68       5 ( 0.001%)   48237 ( 3.4%)   16.143     -1907.    -16.143      0.000      0.000       18
  16    0.0    19.7    0   17202      10      36       1 ( 0.000%)   48245 ( 3.4%)   16.143     -1907.    -16.143      0.000      0.000       18
  17    0.0    25.6    0     756       1       1       0 ( 0.000%)   48241 ( 3.4%)   16.143     -1907.    -16.143      0.000      0.000       17
Restoring best routing
Critical path: 16.1429 ns
Successfully routed after 17 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1)    0 (  0.0%) |
[      0.1:      0.2)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.4:      0.5)  363 (  4.3%) |******
[      0.5:      0.6) 1171 ( 14.0%) |*********************
[      0.6:      0.7) 1137 ( 13.5%) |********************
[      0.7:      0.8) 1610 ( 19.2%) |*****************************
[      0.8:      0.9) 2574 ( 30.7%) |**********************************************
[      0.9:        1) 1538 ( 18.3%) |***************************
Router Stats: total_nets_routed: 5912 total_connections_routed: 37504 total_heap_pushes: 24434885 total_heap_pops: 1885601 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 24434885 total_external_heap_pops: 1885601 total_external_SOURCE_pushes: 37504 total_external_SOURCE_pops: 33896 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 37504 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 37504 total_external_SINK_pushes: 68922 total_external_SINK_pops: 59844 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 86658 total_external_IPIN_pops: 68999 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 1277910 total_external_OPIN_pops: 1260956 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 74971 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 74971 total_external_CHANX_pushes: 11347976 total_external_CHANX_pops: 335213 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 185676 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 185676 total_external_CHANY_pushes: 11615915 total_external_CHANY_pops: 126693 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 258681 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 258681 total_number_of_adding_all_rt: 1635978 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 1.92 seconds (max_rss 1239.5 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.03 seconds (max_rss 1239.5 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 1229781588
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1239.5 MiB, delta_rss +0.0 MiB)
Found 13036 mismatches between routing and packing results.
Fixed 8156 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.09 seconds (max_rss 1239.5 MiB, delta_rss +0.0 MiB)
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        385                               0.335065                     0.664935   
       PLL          0                                      0                            0   
       LAB        175                                47.2229                      4.50857   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 1933 out of 2978 nets, 1045 nets not absorbed.


Average number of bends per net: 2.68995  Maximum # of bends: 13

Number of global nets: 0
Number of routed nets (nonglobal): 1045
Wire length results (in units of 1 clb segments)...
	Total wirelength: 48241, average net length: 46.1636
	Maximum net length: 143

Wire length results in terms of physical segments...
	Total wiring segments used: 9505, average wire segments per net: 9.09569
	Maximum segments used by a net: 35
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 23

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    6 (  0.1%) |
[      0.5:      0.6)   22 (  0.4%) |
[      0.4:      0.5)   50 (  0.9%) |
[      0.3:      0.4)   62 (  1.1%) |*
[      0.2:      0.3)  122 (  2.1%) |*
[      0.1:      0.2)  108 (  1.9%) |*
[        0:      0.1) 5426 ( 93.6%) |**********************************************
Maximum routing channel utilization:      0.63 at (22,17)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      22  12.281      250
                         1      13   5.766      250
                         2       4   2.141      250
                         3       2   1.453      250
                         4       3   1.297      250
                         5       3   0.750      250
                         6       3   0.859      250
                         7       4   1.172      250
                         8       4   2.922      250
                         9       9   4.188      250
                        10      33   4.125      250
                        11      65   7.344      250
                        12      96  16.953      250
                        13     113  20.781      250
                        14     113  20.453      250
                        15     107  21.875      250
                        16     129  30.031      250
                        17     157  34.078      250
                        18     152  30.016      250
                        19     117  24.703      250
                        20      91  20.703      250
                        21      72  17.406      250
                        22      67  13.047      250
                        23      71  12.172      250
                        24      56   8.969      250
                        25      19   4.125      250
                        26       6   3.469      250
                        27       6   1.906      250
                        28       3   0.953      250
                        29       2   0.922      250
                        30       3   0.953      250
                        31       3   0.812      250
                        32       3   1.453      250
                        33       4   2.328      250
                        34       2   0.406      250
                        35       2   0.938      250
                        36       5   1.984      250
                        37       4   1.891      250
                        38       3   1.438      250
                        39       6   2.984      250
                        40       3   1.250      250
                        41       5   1.906      250
                        42       6   2.391      250
                        43       3   0.953      250
                        44       2   0.797      250
                        45      20  12.031      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0      17   9.000      250
                         1       4   1.553      250
                         2       5   2.489      250
                         3       3   1.106      250
                         4       4   2.447      250
                         5       3   0.574      250
                         6       2   1.106      250
                         7       3   1.426      250
                         8       2   0.426      250
                         9       4   1.064      250
                        10       1   0.170      250
                        11       4   0.787      250
                        12       1   0.596      250
                        13       4   1.851      250
                        14       2   0.553      250
                        15       6   2.830      250
                        16      30   6.383      250
                        17      61  13.638      250
                        18     110  26.915      250
                        19     146  38.596      250
                        20     141  37.085      250
                        21     145  42.979      250
                        22     130  35.745      250
                        23     142  38.043      250
                        24     133  37.277      250
                        25     134  42.468      250
                        26     137  40.936      250
                        27     142  38.574      250
                        28     107  27.191      250
                        29      88  23.723      250
                        30      38   9.447      250
                        31      20   3.064      250
                        32      26   4.638      250
                        33       7   2.872      250
                        34       3   1.383      250
                        35       3   1.128      250
                        36       4   1.681      250
                        37       5   0.745      250
                        38       2   0.404      250
                        39       4   1.809      250
                        40       6   2.234      250
                        41       4   2.000      250
                        42       4   2.128      250
                        43       4   1.064      250
                        44       4   1.064      250
                        45       5   2.787      250
                        46       4   0.915      250
                        47       3   0.851      250
                        48       3   0.872      250
                        49       3   0.404      250
                        50       1   0.447      250
                        51       2   0.468      250
                        52       4   0.170      250
                        53       3   0.617      250
                        54       2   0.340      250
                        55       2   0.149      250
                        56       6   1.277      250
                        57       2   0.638      250
                        58       5   2.170      250
                        59       1   0.383      250
                        60       2   0.298      250
                        61       7   4.191      250
                        62       7   4.149      250

Total tracks in x-direction: 11500, in y-direction: 15750

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block area: 0

Routing area (in minimum width transistor areas)...
	Total routing area: 4.71295e+07, per logic tile: 15668.1

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      4 161460
                                                      Y      4 163296
                                                      X     16   7528
                                                      Y     16   8034

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4      0.0234
                                            16      0.0709

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             4       0.029
                                            16      0.0556

Segment occupancy by length: Length utilization
                             ------ -----------
                             L4          0.0262
                             L16           0.063

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L4    0      0.0262
                            L16    1       0.063

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[    6e-09:  6.1e-09)  2 (  1.6%) |***
[  6.1e-09:  6.3e-09)  5 (  3.9%) |*******
[  6.3e-09:  6.4e-09) 13 ( 10.1%) |******************
[  6.4e-09:  6.5e-09) 11 (  8.5%) |***************
[  6.5e-09:  6.7e-09) 21 ( 16.3%) |*****************************
[  6.7e-09:  6.8e-09) 22 ( 17.1%) |******************************
[  6.8e-09:  6.9e-09) 35 ( 27.1%) |************************************************
[  6.9e-09:  7.1e-09) 15 ( 11.6%) |*********************
[  7.1e-09:  7.2e-09)  3 (  2.3%) |****
[  7.2e-09:  7.3e-09)  2 (  1.6%) |***

Final critical path delay (least slack): 16.1429 ns, Fmax: 61.9469 MHz
Final setup Worst Negative Slack (sWNS): -16.1429 ns
Final setup Total Negative Slack (sTNS): -1906.99 ns

Final setup slack histogram:
[ -1.6e-08: -1.5e-08) 10 (  7.8%) |********
[ -1.5e-08: -1.5e-08) 53 ( 41.1%) |*******************************************
[ -1.5e-08: -1.4e-08) 59 ( 45.7%) |************************************************
[ -1.4e-08: -1.4e-08)  6 (  4.7%) |*****
[ -1.4e-08: -1.3e-08)  0 (  0.0%) |
[ -1.3e-08: -1.2e-08)  0 (  0.0%) |
[ -1.2e-08: -1.2e-08)  0 (  0.0%) |
[ -1.2e-08: -1.1e-08)  0 (  0.0%) |
[ -1.1e-08:   -1e-08)  0 (  0.0%) |
[   -1e-08: -9.6e-09)  1 (  0.8%) |*

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 0.00025146 sec
Full Max Req/Worst Slack updates 1 in 4.147e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.00079142 sec
Flow timing analysis took 0.946596 seconds (0.807623 STA, 0.138973 slack) (97 full updates: 78 setup, 0 hold, 19 combined).
VPR succeeded
The entire flow of VPR took 66.10 seconds (max_rss 1239.5 MiB)
Incr Slack updates 18 in 0.00461503 sec
Full Max Req/Worst Slack updates 2 in 7.204e-06 sec
Incr Max Req/Worst Slack updates 16 in 0.000104926 sec
Incr Criticality updates 10 in 0.00461277 sec
Full Criticality updates 8 in 0.00522823 sec
