$date
	Sun Oct 23 07:42:51 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#667275
b1011 !
1"
#667278
b1011 &
b1011 %
1$
#667279
0"
#667282
b100010 &
b100010 %
#667286
b10001 &
b10001 %
#667290
b110100 &
b110100 %
#667294
b11010 &
b11010 %
#667298
b1101 &
b1101 %
#667302
b101000 &
b101000 %
#667306
b10100 &
b10100 %
#667310
b1010 &
b1010 %
#667314
b101 &
b101 %
#667318
b10000 &
b10000 %
#667322
b1000 &
b1000 %
#667326
b100 &
b100 %
#667330
b10 &
b10 %
#667334
b1 &
1#
b1 %
#667338
b0 &
b0 %
0#
0$
#1638838
b11010 &
b11010 %
1$
b11010 !
1"
#1638839
0"
#1638842
b1101 &
b1101 %
#1638846
b101000 &
b101000 %
#1638850
b10100 &
b10100 %
#1638854
b1010 &
b1010 %
#1638858
b101 &
b101 %
#1638862
b10000 &
b10000 %
#1638866
b1000 &
b1000 %
#1638870
b100 &
b100 %
#1638874
b10 &
b10 %
#1638878
b1 &
1#
b1 %
#1638882
b0 &
b0 %
0#
0$
#2663237
b1101 !
1"
#2663238
b1101 &
b1101 %
1$
#2663239
0"
#2663242
b101000 &
b101000 %
#2663246
b10100 &
b10100 %
#2663250
b1010 &
b1010 %
#2663254
b101 &
b101 %
#2663258
b10000 &
b10000 %
#2663262
b1000 &
b1000 %
#2663266
b100 &
b100 %
#2663270
b10 &
b10 %
#2663274
b1 &
b1 %
1#
#2663278
b0 &
0#
b0 %
0$
#4500012
