###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov 20 17:00:15 2016
#  Command:           clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
###############################################################
Path 1: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_
mem_reg[0][27] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][27] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.560
- Setup                         0.213
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.927
- Arrival Time                  8.091
= Slack Time                   -3.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.164 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.788 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    0.974 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.005 | 
     | tx_core/axi_master/link_addr_0_fifo/U27            | A ^ -> Y v   | INVX2    | 0.735 | 0.762 |   7.931 |    4.767 | 
     | tx_core/axi_master/link_addr_0_fifo/U119           | C v -> Y ^   | OAI22X1  | 0.230 | 0.159 |   8.090 |    4.927 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.230 | 0.000 |   8.091 |    4.927 | 
     | 0][27]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.164 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.387 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.622 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.855 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.092 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.319 | 
     | tx_core/axi_master/link_addr_0_fifo/U19            | A ^ -> Y ^   | BUFX2    | 0.133 | 0.178 |   1.333 |    4.497 | 
     | tx_core/axi_master/link_addr_0_fifo/n34__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.137 | 0.216 |   1.550 |    4.713 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.138 | 0.010 |   1.560 |    4.724 | 
     | 0][27]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_
mem_reg[0][28] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][28] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.556
- Setup                         0.213
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.922
- Arrival Time                  8.084
= Slack Time                   -3.161
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.161 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.786 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    0.976 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.008 | 
     | tx_core/axi_master/link_addr_0_fifo/U27            | A ^ -> Y v   | INVX2    | 0.735 | 0.762 |   7.931 |    4.770 | 
     | tx_core/axi_master/link_addr_0_fifo/U118           | C v -> Y ^   | OAI22X1  | 0.224 | 0.152 |   8.083 |    4.922 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.224 | 0.000 |   8.084 |    4.922 | 
     | 0][28]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.161 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.385 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.620 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.852 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.090 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.317 | 
     | tx_core/axi_master/link_addr_0_fifo/U19            | A ^ -> Y ^   | BUFX2    | 0.133 | 0.178 |   1.333 |    4.495 | 
     | tx_core/axi_master/link_addr_0_fifo/n34__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.137 | 0.216 |   1.550 |    4.711 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.138 | 0.006 |   1.556 |    4.717 | 
     | 0][28]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_
mem_reg[0][20] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][20] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
- Setup                         0.209
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.914
- Arrival Time                  8.074
= Slack Time                   -3.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.160 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.785 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    0.978 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.009 | 
     | tx_core/axi_master/link_addr_0_fifo/U27            | A ^ -> Y v   | INVX2    | 0.735 | 0.762 |   7.931 |    4.771 | 
     | tx_core/axi_master/link_addr_0_fifo/U126           | C v -> Y ^   | OAI22X1  | 0.221 | 0.143 |   8.074 |    4.914 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.221 | 0.000 |   8.074 |    4.914 | 
     | 0][20]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.160 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.383 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.618 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.851 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.089 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.316 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.169 |   1.324 |    4.484 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.215 |   1.539 |    4.699 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.128 | 0.004 |   1.543 |    4.703 | 
     | 0][20]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_
mem_reg[0][26] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][26] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.571
- Setup                         0.226
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.925
- Arrival Time                  8.085
= Slack Time                   -3.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.160 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.784 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    0.978 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.009 | 
     | tx_core/axi_master/link_addr_0_fifo/U27            | A ^ -> Y v   | INVX2    | 0.735 | 0.762 |   7.931 |    4.771 | 
     | tx_core/axi_master/link_addr_0_fifo/U120           | C v -> Y ^   | OAI22X1  | 0.224 | 0.154 |   8.085 |    4.925 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.224 | 0.000 |   8.085 |    4.925 | 
     | 0][26]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.160 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.383 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.618 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.851 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.088 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.315 | 
     | tx_core/axi_master/link_addr_0_fifo/U19            | A ^ -> Y ^   | BUFX2    | 0.133 | 0.178 |   1.333 |    4.493 | 
     | tx_core/axi_master/link_addr_0_fifo/n34__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.231 |   1.564 |    4.724 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.165 | 0.007 |   1.571 |    4.731 | 
     | 0][26]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_
mem_reg[0][25] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][25] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.559
- Setup                         0.213
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.926
- Arrival Time                  8.085
= Slack Time                   -3.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.159 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.784 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    0.979 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.010 | 
     | tx_core/axi_master/link_addr_0_fifo/U27            | A ^ -> Y v   | INVX2    | 0.735 | 0.762 |   7.931 |    4.772 | 
     | tx_core/axi_master/link_addr_0_fifo/U121           | C v -> Y ^   | OAI22X1  | 0.225 | 0.154 |   8.085 |    4.926 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.225 | 0.000 |   8.085 |    4.926 | 
     | 0][25]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.159 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.382 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.617 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.850 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.088 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.315 | 
     | tx_core/axi_master/link_addr_0_fifo/U19            | A ^ -> Y ^   | BUFX2    | 0.133 | 0.178 |   1.333 |    4.492 | 
     | tx_core/axi_master/link_addr_0_fifo/n34__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.137 | 0.216 |   1.550 |    4.709 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.138 | 0.010 |   1.559 |    4.718 | 
     | 0][25]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_
mem_reg[0][30] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][30] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.559
- Setup                         0.213
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.926
- Arrival Time                  8.085
= Slack Time                   -3.159
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.159 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.783 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    0.979 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.010 | 
     | tx_core/axi_master/link_addr_0_fifo/U27            | A ^ -> Y v   | INVX2    | 0.735 | 0.762 |   7.931 |    4.773 | 
     | tx_core/axi_master/link_addr_0_fifo/U116           | C v -> Y ^   | OAI22X1  | 0.224 | 0.153 |   8.084 |    4.926 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.224 | 0.000 |   8.085 |    4.926 | 
     | 0][30]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.159 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.382 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.617 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.850 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.087 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.314 | 
     | tx_core/axi_master/link_addr_0_fifo/U19            | A ^ -> Y ^   | BUFX2    | 0.133 | 0.178 |   1.333 |    4.492 | 
     | tx_core/axi_master/link_addr_0_fifo/n34__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.137 | 0.216 |   1.550 |    4.708 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.138 | 0.010 |   1.559 |    4.718 | 
     | 0][30]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_
mem_reg[0][31] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.555
- Setup                         0.213
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.922
- Arrival Time                  8.080
= Slack Time                   -3.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.158 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.783 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    0.979 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.010 | 
     | tx_core/axi_master/link_addr_0_fifo/U27            | A ^ -> Y v   | INVX2    | 0.735 | 0.762 |   7.931 |    4.773 | 
     | tx_core/axi_master/link_addr_0_fifo/U115           | C v -> Y ^   | OAI22X1  | 0.222 | 0.149 |   8.080 |    4.922 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.222 | 0.000 |   8.080 |    4.922 | 
     | 0][31]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.158 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.382 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.617 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.849 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.087 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.314 | 
     | tx_core/axi_master/link_addr_0_fifo/U19            | A ^ -> Y ^   | BUFX2    | 0.133 | 0.178 |   1.333 |    4.492 | 
     | tx_core/axi_master/link_addr_0_fifo/n34__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.137 | 0.216 |   1.550 |    4.708 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.138 | 0.006 |   1.555 |    4.714 | 
     | 0][31]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_
mem_reg[0][29] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][29] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.570
- Setup                         0.226
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.925
- Arrival Time                  8.083
= Slack Time                   -3.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.158 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.783 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    0.980 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.011 | 
     | tx_core/axi_master/link_addr_0_fifo/U27            | A ^ -> Y v   | INVX2    | 0.735 | 0.762 |   7.931 |    4.773 | 
     | tx_core/axi_master/link_addr_0_fifo/U117           | C v -> Y ^   | OAI22X1  | 0.225 | 0.152 |   8.083 |    4.925 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.225 | 0.000 |   8.083 |    4.925 | 
     | 0][29]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.158 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.382 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.616 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.849 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.087 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.314 | 
     | tx_core/axi_master/link_addr_0_fifo/U19            | A ^ -> Y ^   | BUFX2    | 0.133 | 0.178 |   1.333 |    4.492 | 
     | tx_core/axi_master/link_addr_0_fifo/n34__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.231 |   1.564 |    4.722 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.165 | 0.006 |   1.570 |    4.728 | 
     | 0][29]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/\data_
mem_reg[0][24] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][24] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.558
- Setup                         0.213
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.925
- Arrival Time                  8.082
= Slack Time                   -3.157
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.157 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.782 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    0.981 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.012 | 
     | tx_core/axi_master/link_addr_0_fifo/U27            | A ^ -> Y v   | INVX2    | 0.735 | 0.762 |   7.931 |    4.774 | 
     | tx_core/axi_master/link_addr_0_fifo/U122           | C v -> Y ^   | OAI22X1  | 0.221 | 0.151 |   8.082 |    4.925 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.221 | 0.000 |   8.082 |    4.925 | 
     | 0][24]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.157 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.380 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.615 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.848 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.086 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.313 | 
     | tx_core/axi_master/link_addr_0_fifo/U19            | A ^ -> Y ^   | BUFX2    | 0.133 | 0.178 |   1.333 |    4.490 | 
     | tx_core/axi_master/link_addr_0_fifo/n34__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.137 | 0.216 |   1.550 |    4.707 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.138 | 0.009 |   1.558 |    4.715 | 
     | 0][24]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/
\data_mem_reg[0][21] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][21] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.573
- Setup                         0.226
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.927
- Arrival Time                  8.080
= Slack Time                   -3.153
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.153 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.777 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    0.985 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.016 | 
     | tx_core/axi_master/link_addr_0_fifo/U27            | A ^ -> Y v   | INVX2    | 0.735 | 0.762 |   7.931 |    4.778 | 
     | tx_core/axi_master/link_addr_0_fifo/U125           | C v -> Y ^   | OAI22X1  | 0.226 | 0.148 |   8.079 |    4.927 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.226 | 0.000 |   8.080 |    4.927 | 
     | 0][21]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.153 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.376 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.611 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.844 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.081 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.308 | 
     | tx_core/axi_master/link_addr_0_fifo/U19            | A ^ -> Y ^   | BUFX2    | 0.133 | 0.178 |   1.333 |    4.486 | 
     | tx_core/axi_master/link_addr_0_fifo/n34__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.231 |   1.564 |    4.717 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.166 | 0.009 |   1.573 |    4.725 | 
     | 0][21]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/
\data_mem_reg[0][22] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][22] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.573
- Setup                         0.226
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.927
- Arrival Time                  8.080
= Slack Time                   -3.152
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.152 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.777 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    0.985 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.016 | 
     | tx_core/axi_master/link_addr_0_fifo/U27            | A ^ -> Y v   | INVX2    | 0.735 | 0.762 |   7.931 |    4.779 | 
     | tx_core/axi_master/link_addr_0_fifo/U124           | C v -> Y ^   | OAI22X1  | 0.226 | 0.148 |   8.080 |    4.927 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.226 | 0.000 |   8.080 |    4.927 | 
     | 0][22]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.152 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.376 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.611 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.843 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.081 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.308 | 
     | tx_core/axi_master/link_addr_0_fifo/U19            | A ^ -> Y ^   | BUFX2    | 0.133 | 0.178 |   1.333 |    4.486 | 
     | tx_core/axi_master/link_addr_0_fifo/n34__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.231 |   1.564 |    4.717 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.166 | 0.009 |   1.573 |    4.725 | 
     | 0][22]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/
\data_mem_reg[0][23] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][23] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.571
- Setup                         0.226
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.925
- Arrival Time                  8.074
= Slack Time                   -3.149
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.149 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.774 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    0.989 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.020 | 
     | tx_core/axi_master/link_addr_0_fifo/U27            | A ^ -> Y v   | INVX2    | 0.735 | 0.762 |   7.931 |    4.782 | 
     | tx_core/axi_master/link_addr_0_fifo/U123           | C v -> Y ^   | OAI22X1  | 0.221 | 0.143 |   8.074 |    4.925 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.221 | 0.000 |   8.074 |    4.925 | 
     | 0][23]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.149 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.372 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.607 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.840 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.078 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.305 | 
     | tx_core/axi_master/link_addr_0_fifo/U19            | A ^ -> Y ^   | BUFX2    | 0.133 | 0.178 |   1.333 |    4.482 | 
     | tx_core/axi_master/link_addr_0_fifo/n34__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.231 |   1.564 |    4.713 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.166 | 0.007 |   1.571 |    4.720 | 
     | 0][23]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/
\data_mem_reg[0][10] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][10] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
- Setup                         0.209
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.914
- Arrival Time                  8.014
= Slack Time                   -3.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.100 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.725 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    1.037 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.069 | 
     | tx_core/axi_master/link_addr_0_fifo/U28            | A ^ -> Y v   | INVX2    | 0.714 | 0.694 |   7.862 |    4.762 | 
     | tx_core/axi_master/link_addr_0_fifo/U136           | C v -> Y ^   | OAI22X1  | 0.228 | 0.151 |   8.014 |    4.914 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.228 | 0.000 |   8.014 |    4.914 | 
     | 0][10]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.100 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.324 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.559 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.791 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.029 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.256 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.169 |   1.324 |    4.425 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.215 |   1.539 |    4.639 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.128 | 0.004 |   1.543 |    4.643 | 
     | 0][10]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/
\data_mem_reg[0][14] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.539
- Setup                         0.208
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.910
- Arrival Time                  8.008
= Slack Time                   -3.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.098 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.722 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    1.040 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.071 | 
     | tx_core/axi_master/link_addr_0_fifo/U28            | A ^ -> Y v   | INVX2    | 0.714 | 0.694 |   7.862 |    4.765 | 
     | tx_core/axi_master/link_addr_0_fifo/U132           | C v -> Y ^   | OAI22X1  | 0.225 | 0.145 |   8.008 |    4.910 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.225 | 0.000 |   8.008 |    4.910 | 
     | 0][14]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.098 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.321 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.556 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.789 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.026 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.253 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.169 |   1.324 |    4.422 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.127 | 0.210 |   1.534 |    4.632 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.127 | 0.004 |   1.539 |    4.636 | 
     | 0][14]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/
\data_mem_reg[0][8] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][8] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                  (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.540
- Setup                         0.209
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.911
- Arrival Time                  8.008
= Slack Time                   -3.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.097 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.722 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    1.040 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.072 | 
     | tx_core/axi_master/link_addr_0_fifo/U28            | A ^ -> Y v   | INVX2    | 0.714 | 0.694 |   7.862 |    4.765 | 
     | tx_core/axi_master/link_addr_0_fifo/U138           | C v -> Y ^   | OAI22X1  | 0.224 | 0.146 |   8.008 |    4.911 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.224 | 0.000 |   8.008 |    4.911 | 
     | 0][8]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.097 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.321 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.556 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.788 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.026 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.253 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.169 |   1.324 |    4.422 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.215 |   1.539 |    4.636 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.128 | 0.001 |   1.540 |    4.637 | 
     | 0][8]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/
\data_mem_reg[0][13] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][13] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
- Setup                         0.209
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.914
- Arrival Time                  8.010
= Slack Time                   -3.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.096 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.721 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    1.041 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.073 | 
     | tx_core/axi_master/link_addr_0_fifo/U28            | A ^ -> Y v   | INVX2    | 0.714 | 0.694 |   7.862 |    4.766 | 
     | tx_core/axi_master/link_addr_0_fifo/U133           | C v -> Y ^   | OAI22X1  | 0.225 | 0.148 |   8.010 |    4.914 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.225 | 0.000 |   8.010 |    4.914 | 
     | 0][13]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.096 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.320 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.555 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.787 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.025 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.252 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.169 |   1.324 |    4.421 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.215 |   1.539 |    4.635 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.128 | 0.004 |   1.543 |    4.640 | 
     | 0][13]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/
\data_mem_reg[0][15] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][15] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.540
- Setup                         0.208
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.911
- Arrival Time                  8.007
= Slack Time                   -3.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.096 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.721 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    1.041 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.073 | 
     | tx_core/axi_master/link_addr_0_fifo/U28            | A ^ -> Y v   | INVX2    | 0.714 | 0.694 |   7.862 |    4.766 | 
     | tx_core/axi_master/link_addr_0_fifo/U131           | C v -> Y ^   | OAI22X1  | 0.223 | 0.145 |   8.007 |    4.911 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.223 | 0.000 |   8.007 |    4.911 | 
     | 0][15]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.096 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.320 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.555 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.787 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.025 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.252 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.169 |   1.324 |    4.421 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.127 | 0.210 |   1.534 |    4.631 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.127 | 0.005 |   1.540 |    4.636 | 
     | 0][15]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/
\data_mem_reg[0][12] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][12] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.539
- Setup                         0.208
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.910
- Arrival Time                  8.006
= Slack Time                   -3.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.096 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.720 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    1.042 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.073 | 
     | tx_core/axi_master/link_addr_0_fifo/U28            | A ^ -> Y v   | INVX2    | 0.714 | 0.694 |   7.862 |    4.767 | 
     | tx_core/axi_master/link_addr_0_fifo/U134           | C v -> Y ^   | OAI22X1  | 0.224 | 0.143 |   8.006 |    4.910 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.224 | 0.000 |   8.006 |    4.910 | 
     | 0][12]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.096 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.319 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.554 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.787 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.024 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.251 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.169 |   1.324 |    4.420 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.127 | 0.210 |   1.534 |    4.630 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.127 | 0.004 |   1.539 |    4.634 | 
     | 0][12]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/
\data_mem_reg[0][17] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][17] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.541
- Setup                         0.208
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.913
- Arrival Time                  8.008
= Slack Time                   -3.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.095 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.720 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    1.042 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.074 | 
     | tx_core/axi_master/link_addr_0_fifo/U28            | A ^ -> Y v   | INVX2    | 0.714 | 0.694 |   7.862 |    4.767 | 
     | tx_core/axi_master/link_addr_0_fifo/U129           | C v -> Y ^   | OAI22X1  | 0.223 | 0.146 |   8.008 |    4.913 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.223 | 0.000 |   8.008 |    4.913 | 
     | 0][17]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.095 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.319 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.554 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.786 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.024 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.251 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.169 |   1.324 |    4.420 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.127 | 0.210 |   1.534 |    4.630 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.127 | 0.007 |   1.541 |    4.637 | 
     | 0][17]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/
\data_mem_reg[0][16] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][16] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.541
- Setup                         0.209
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.912
- Arrival Time                  8.007
= Slack Time                   -3.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.094 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.719 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    1.044 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.075 | 
     | tx_core/axi_master/link_addr_0_fifo/U28            | A ^ -> Y v   | INVX2    | 0.714 | 0.694 |   7.862 |    4.768 | 
     | tx_core/axi_master/link_addr_0_fifo/U130           | C v -> Y ^   | OAI22X1  | 0.222 | 0.144 |   8.006 |    4.912 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.222 | 0.000 |   8.007 |    4.912 | 
     | 0][16]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.094 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.318 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.552 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.785 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.023 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.250 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.169 |   1.324 |    4.418 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.127 | 0.210 |   1.534 |    4.628 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.127 | 0.007 |   1.541 |    4.635 | 
     | 0][16]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/
\data_mem_reg[0][11] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][11] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
- Setup                         0.209
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.913
- Arrival Time                  8.007
= Slack Time                   -3.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.093 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.718 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    1.044 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.075 | 
     | tx_core/axi_master/link_addr_0_fifo/U28            | A ^ -> Y v   | INVX2    | 0.714 | 0.694 |   7.862 |    4.769 | 
     | tx_core/axi_master/link_addr_0_fifo/U135           | C v -> Y ^   | OAI22X1  | 0.222 | 0.144 |   8.007 |    4.913 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.222 | 0.000 |   8.007 |    4.913 | 
     | 0][11]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.093 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.317 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.552 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.784 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.022 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.249 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.169 |   1.324 |    4.418 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.215 |   1.539 |    4.632 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.128 | 0.004 |   1.543 |    4.636 | 
     | 0][11]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/
\data_mem_reg[0][9] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][9] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                  (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
- Setup                         0.209
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.914
- Arrival Time                  8.007
= Slack Time                   -3.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.093 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.718 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    1.044 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.076 | 
     | tx_core/axi_master/link_addr_0_fifo/U28            | A ^ -> Y v   | INVX2    | 0.714 | 0.694 |   7.862 |    4.769 | 
     | tx_core/axi_master/link_addr_0_fifo/U137           | C v -> Y ^   | OAI22X1  | 0.222 | 0.144 |   8.007 |    4.913 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.222 | 0.000 |   8.007 |    4.914 | 
     | 0][9]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.093 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.317 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.552 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.784 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.022 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.249 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.169 |   1.324 |    4.418 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.128 | 0.215 |   1.539 |    4.632 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.128 | 0.004 |   1.543 |    4.636 | 
     | 0][9]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/
\data_mem_reg[0][18] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][18] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.541
- Setup                         0.209
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.912
- Arrival Time                  8.005
= Slack Time                   -3.093
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.093 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.717 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    1.045 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.076 | 
     | tx_core/axi_master/link_addr_0_fifo/U28            | A ^ -> Y v   | INVX2    | 0.714 | 0.694 |   7.862 |    4.770 | 
     | tx_core/axi_master/link_addr_0_fifo/U128           | C v -> Y ^   | OAI22X1  | 0.221 | 0.142 |   8.005 |    4.912 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.221 | 0.000 |   8.005 |    4.912 | 
     | 0][18]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.092 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.316 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.551 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.783 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.021 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.248 | 
     | tx_core/axi_master/link_addr_0_fifo/U15            | A ^ -> Y ^   | BUFX2    | 0.119 | 0.169 |   1.324 |    4.417 | 
     | tx_core/axi_master/link_addr_0_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.127 | 0.210 |   1.534 |    4.627 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.127 | 0.007 |   1.541 |    4.634 | 
     | 0][18]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_2_fifo/
\data_mem_reg[0][18] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][18] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
- Setup                         0.212
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.911
- Arrival Time                  7.994
= Slack Time                   -3.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.083 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.708 | 
     | tx_core/axi_master/U192                            | A ^ -> Y v   | INVX2    | 2.282 | 2.774 |   4.149 |    1.066 | 
     | tx_core/axi_master/link_addr_2_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.324 | 2.960 |   7.109 |    4.026 | 
     | tx_core/axi_master/link_addr_2_fifo/U30            | A ^ -> Y v   | INVX2    | 0.719 | 0.736 |   7.845 |    4.762 | 
     | tx_core/axi_master/link_addr_2_fifo/U128           | C v -> Y ^   | OAI22X1  | 0.226 | 0.149 |   7.994 |    4.911 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.226 | 0.000 |   7.994 |    4.911 | 
     | 0][18]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.083 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.307 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.542 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.774 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.012 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.239 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.114 | 0.170 |   1.326 |    4.409 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.214 |   1.540 |    4.623 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.134 | 0.003 |   1.543 |    4.626 | 
     | 0][18]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_2_fifo/
\data_mem_reg[0][15] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][15] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.546
- Setup                         0.211
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.914
- Arrival Time                  7.997
= Slack Time                   -3.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.083 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.708 | 
     | tx_core/axi_master/U192                            | A ^ -> Y v   | INVX2    | 2.282 | 2.774 |   4.149 |    1.066 | 
     | tx_core/axi_master/link_addr_2_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.324 | 2.960 |   7.109 |    4.026 | 
     | tx_core/axi_master/link_addr_2_fifo/U30            | A ^ -> Y v   | INVX2    | 0.719 | 0.736 |   7.845 |    4.762 | 
     | tx_core/axi_master/link_addr_2_fifo/U131           | C v -> Y ^   | OAI22X1  | 0.228 | 0.152 |   7.997 |    4.914 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.228 | 0.000 |   7.997 |    4.914 | 
     | 0][15]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.083 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.307 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.542 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.774 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.012 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.239 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.114 | 0.170 |   1.326 |    4.409 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.214 |   1.540 |    4.623 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.134 | 0.006 |   1.545 |    4.629 | 
     | 0][15]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_0_fifo/
\data_mem_reg[0][19] /CLK 
Endpoint:   tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[0][19] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.574
- Setup                         0.226
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.928
- Arrival Time                  8.011
= Slack Time                   -3.083
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.083 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.708 | 
     | tx_core/axi_master/U191                            | A ^ -> Y v   | INVX2    | 2.270 | 2.762 |   4.138 |    1.055 | 
     | tx_core/axi_master/link_addr_0_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.365 | 3.031 |   7.169 |    4.086 | 
     | tx_core/axi_master/link_addr_0_fifo/U28            | A ^ -> Y v   | INVX2    | 0.714 | 0.694 |   7.862 |    4.779 | 
     | tx_core/axi_master/link_addr_0_fifo/U127           | C v -> Y ^   | OAI22X1  | 0.227 | 0.149 |   8.011 |    4.928 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.227 | 0.000 |   8.011 |    4.928 | 
     | 0][19]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.083 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.307 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.542 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.774 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.012 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.239 | 
     | tx_core/axi_master/link_addr_0_fifo/U19            | A ^ -> Y ^   | BUFX2    | 0.133 | 0.178 |   1.333 |    4.417 | 
     | tx_core/axi_master/link_addr_0_fifo/n34__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.163 | 0.231 |   1.564 |    4.647 | 
     | tx_core/axi_master/link_addr_0_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.166 | 0.010 |   1.574 |    4.657 | 
     | 0][19]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_2_fifo/
\data_mem_reg[0][13] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][13] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.540
- Setup                         0.209
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.910
- Arrival Time                  7.991
= Slack Time                   -3.081
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.081 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.705 | 
     | tx_core/axi_master/U192                            | A ^ -> Y v   | INVX2    | 2.282 | 2.774 |   4.149 |    1.069 | 
     | tx_core/axi_master/link_addr_2_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.324 | 2.960 |   7.109 |    4.029 | 
     | tx_core/axi_master/link_addr_2_fifo/U30            | A ^ -> Y v   | INVX2    | 0.719 | 0.736 |   7.845 |    4.765 | 
     | tx_core/axi_master/link_addr_2_fifo/U133           | C v -> Y ^   | OAI22X1  | 0.224 | 0.146 |   7.991 |    4.910 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.224 | 0.000 |   7.991 |    4.910 | 
     | 0][13]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.081 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.304 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.539 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.772 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.009 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.236 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.114 | 0.170 |   1.326 |    4.406 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.209 |   1.535 |    4.615 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.129 | 0.005 |   1.540 |    4.620 | 
     | 0][13]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_2_fifo/
\data_mem_reg[0][9] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][9] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                  (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.542
- Setup                         0.209
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.912
- Arrival Time                  7.992
= Slack Time                   -3.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.080 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.705 | 
     | tx_core/axi_master/U192                            | A ^ -> Y v   | INVX2    | 2.282 | 2.774 |   4.149 |    1.069 | 
     | tx_core/axi_master/link_addr_2_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.324 | 2.960 |   7.109 |    4.030 | 
     | tx_core/axi_master/link_addr_2_fifo/U30            | A ^ -> Y v   | INVX2    | 0.719 | 0.736 |   7.845 |    4.765 | 
     | tx_core/axi_master/link_addr_2_fifo/U137           | C v -> Y ^   | OAI22X1  | 0.223 | 0.147 |   7.992 |    4.912 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.223 | 0.000 |   7.992 |    4.912 | 
     | 0][9]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.080 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.304 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.538 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.771 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.009 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.236 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.114 | 0.170 |   1.326 |    4.406 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.209 |   1.535 |    4.615 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.129 | 0.007 |   1.542 |    4.622 | 
     | 0][9]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_2_fifo/
\data_mem_reg[0][8] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][8] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                  (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
- Setup                         0.209
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.913
- Arrival Time                  7.993
= Slack Time                   -3.080
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.080 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.705 | 
     | tx_core/axi_master/U192                            | A ^ -> Y v   | INVX2    | 2.282 | 2.774 |   4.149 |    1.069 | 
     | tx_core/axi_master/link_addr_2_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.324 | 2.960 |   7.109 |    4.030 | 
     | tx_core/axi_master/link_addr_2_fifo/U30            | A ^ -> Y v   | INVX2    | 0.719 | 0.736 |   7.845 |    4.765 | 
     | tx_core/axi_master/link_addr_2_fifo/U138           | C v -> Y ^   | OAI22X1  | 0.224 | 0.148 |   7.993 |    4.913 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.224 | 0.000 |   7.993 |    4.913 | 
     | 0][8]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.080 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.304 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.538 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.771 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.009 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.236 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.114 | 0.170 |   1.326 |    4.406 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.209 |   1.535 |    4.615 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.129 | 0.008 |   1.543 |    4.623 | 
     | 0][8]                                              |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_2_fifo/
\data_mem_reg[0][10] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][10] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.542
- Setup                         0.209
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.912
- Arrival Time                  7.992
= Slack Time                   -3.079
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.079 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.704 | 
     | tx_core/axi_master/U192                            | A ^ -> Y v   | INVX2    | 2.282 | 2.774 |   4.149 |    1.070 | 
     | tx_core/axi_master/link_addr_2_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.324 | 2.960 |   7.109 |    4.030 | 
     | tx_core/axi_master/link_addr_2_fifo/U30            | A ^ -> Y v   | INVX2    | 0.719 | 0.736 |   7.845 |    4.766 | 
     | tx_core/axi_master/link_addr_2_fifo/U136           | C v -> Y ^   | OAI22X1  | 0.222 | 0.146 |   7.991 |    4.912 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.222 | 0.000 |   7.992 |    4.912 | 
     | 0][10]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.079 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.303 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.538 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.770 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.008 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.235 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.114 | 0.170 |   1.326 |    4.405 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.209 |   1.535 |    4.614 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.129 | 0.007 |   1.542 |    4.621 | 
     | 0][10]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_2_fifo/
\data_mem_reg[0][14] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][14] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
- Setup                         0.212
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.912
- Arrival Time                  7.990
= Slack Time                   -3.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.078 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.703 | 
     | tx_core/axi_master/U192                            | A ^ -> Y v   | INVX2    | 2.282 | 2.774 |   4.149 |    1.071 | 
     | tx_core/axi_master/link_addr_2_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.324 | 2.960 |   7.109 |    4.031 | 
     | tx_core/axi_master/link_addr_2_fifo/U30            | A ^ -> Y v   | INVX2    | 0.719 | 0.736 |   7.845 |    4.767 | 
     | tx_core/axi_master/link_addr_2_fifo/U132           | C v -> Y ^   | OAI22X1  | 0.222 | 0.144 |   7.989 |    4.911 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.222 | 0.000 |   7.990 |    4.912 | 
     | 0][14]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.078 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.302 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.536 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.769 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.007 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.234 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.114 | 0.170 |   1.326 |    4.404 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.214 |   1.540 |    4.618 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.134 | 0.004 |   1.543 |    4.621 | 
     | 0][14]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_2_fifo/
\data_mem_reg[0][17] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][17] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.546
- Setup                         0.212
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.914
- Arrival Time                  7.992
= Slack Time                   -3.078
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.078 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.703 | 
     | tx_core/axi_master/U192                            | A ^ -> Y v   | INVX2    | 2.282 | 2.774 |   4.149 |    1.072 | 
     | tx_core/axi_master/link_addr_2_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.324 | 2.960 |   7.109 |    4.032 | 
     | tx_core/axi_master/link_addr_2_fifo/U30            | A ^ -> Y v   | INVX2    | 0.719 | 0.736 |   7.845 |    4.767 | 
     | tx_core/axi_master/link_addr_2_fifo/U129           | C v -> Y ^   | OAI22X1  | 0.223 | 0.147 |   7.992 |    4.914 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.223 | 0.000 |   7.992 |    4.914 | 
     | 0][17]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.078 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.301 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.536 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.769 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.007 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.234 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.114 | 0.170 |   1.326 |    4.404 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.214 |   1.540 |    4.618 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.134 | 0.006 |   1.546 |    4.624 | 
     | 0][17]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_2_fifo/
\data_mem_reg[0][12] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][12] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.540
- Setup                         0.210
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.911
- Arrival Time                  7.987
= Slack Time                   -3.077
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.077 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.701 | 
     | tx_core/axi_master/U192                            | A ^ -> Y v   | INVX2    | 2.282 | 2.774 |   4.149 |    1.073 | 
     | tx_core/axi_master/link_addr_2_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.324 | 2.960 |   7.109 |    4.033 | 
     | tx_core/axi_master/link_addr_2_fifo/U30            | A ^ -> Y v   | INVX2    | 0.719 | 0.736 |   7.845 |    4.769 | 
     | tx_core/axi_master/link_addr_2_fifo/U134           | C v -> Y ^   | OAI22X1  | 0.220 | 0.142 |   7.987 |    4.910 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.220 | 0.000 |   7.987 |    4.911 | 
     | 0][12]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.077 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.300 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.535 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.768 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.005 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.232 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.114 | 0.170 |   1.326 |    4.402 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.209 |   1.535 |    4.611 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.129 | 0.005 |   1.540 |    4.617 | 
     | 0][12]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_2_fifo/
\data_mem_reg[0][16] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][16] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.546
- Setup                         0.212
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.914
- Arrival Time                  7.990
= Slack Time                   -3.076
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.076 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.701 | 
     | tx_core/axi_master/U192                            | A ^ -> Y v   | INVX2    | 2.282 | 2.774 |   4.149 |    1.074 | 
     | tx_core/axi_master/link_addr_2_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.324 | 2.960 |   7.109 |    4.034 | 
     | tx_core/axi_master/link_addr_2_fifo/U30            | A ^ -> Y v   | INVX2    | 0.719 | 0.736 |   7.845 |    4.769 | 
     | tx_core/axi_master/link_addr_2_fifo/U130           | C v -> Y ^   | OAI22X1  | 0.221 | 0.144 |   7.990 |    4.914 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.221 | 0.000 |   7.990 |    4.914 | 
     | 0][16]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.076 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.299 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.534 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.767 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.005 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.232 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.114 | 0.170 |   1.326 |    4.401 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.134 | 0.214 |   1.540 |    4.616 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.134 | 0.006 |   1.546 |    4.622 | 
     | 0][16]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_2_fifo/
\data_mem_reg[0][11] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][11] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.543
- Setup                         0.210
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.913
- Arrival Time                  7.988
= Slack Time                   -3.075
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.075 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.700 | 
     | tx_core/axi_master/U192                            | A ^ -> Y v   | INVX2    | 2.282 | 2.774 |   4.149 |    1.074 | 
     | tx_core/axi_master/link_addr_2_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.324 | 2.960 |   7.109 |    4.034 | 
     | tx_core/axi_master/link_addr_2_fifo/U30            | A ^ -> Y v   | INVX2    | 0.719 | 0.736 |   7.845 |    4.770 | 
     | tx_core/axi_master/link_addr_2_fifo/U135           | C v -> Y ^   | OAI22X1  | 0.220 | 0.143 |   7.988 |    4.913 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.220 | 0.000 |   7.988 |    4.913 | 
     | 0][11]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.075 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.299 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.534 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.766 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    4.004 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.231 | 
     | tx_core/axi_master/link_addr_2_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.114 | 0.170 |   1.326 |    4.401 | 
     | tx_core/axi_master/link_addr_2_fifo/n36__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.129 | 0.209 |   1.535 |    4.610 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.129 | 0.008 |   1.543 |    4.618 | 
     | 0][11]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_2_fifo/
\data_mem_reg[0][19] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][19] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.557
- Setup                         0.213
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.923
- Arrival Time                  7.992
= Slack Time                   -3.069
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.069 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.694 | 
     | tx_core/axi_master/U192                            | A ^ -> Y v   | INVX2    | 2.282 | 2.774 |   4.149 |    1.081 | 
     | tx_core/axi_master/link_addr_2_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.324 | 2.960 |   7.109 |    4.041 | 
     | tx_core/axi_master/link_addr_2_fifo/U30            | A ^ -> Y v   | INVX2    | 0.719 | 0.736 |   7.845 |    4.776 | 
     | tx_core/axi_master/link_addr_2_fifo/U127           | C v -> Y ^   | OAI22X1  | 0.224 | 0.147 |   7.992 |    4.923 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.224 | 0.000 |   7.992 |    4.923 | 
     | 0][19]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.069 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.292 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.527 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.760 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    3.998 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.225 | 
     | tx_core/axi_master/link_addr_2_fifo/U21            | A ^ -> Y ^   | BUFX2    | 0.124 | 0.175 |   1.331 |    4.400 | 
     | tx_core/axi_master/link_addr_2_fifo/n37__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.138 | 0.219 |   1.550 |    4.619 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.138 | 0.007 |   1.557 |    4.626 | 
     | 0][19]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_1_fifo/
\data_mem_reg[0][31] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[0][31] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.510
- Setup                         0.211
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.878
- Arrival Time                  7.926
= Slack Time                   -3.048
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.048 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.672 | 
     | tx_core/axi_master/U193                            | A ^ -> Y v   | INVX2    | 2.253 | 2.739 |   4.114 |    1.066 | 
     | tx_core/axi_master/link_addr_1_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.320 | 2.939 |   7.053 |    4.006 | 
     | tx_core/axi_master/link_addr_1_fifo/U25            | A ^ -> Y v   | INVX2    | 0.710 | 0.715 |   7.768 |    4.721 | 
     | tx_core/axi_master/link_addr_1_fifo/U115           | C v -> Y ^   | OAI22X1  | 0.226 | 0.157 |   7.926 |    4.878 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.226 | 0.000 |   7.926 |    4.878 | 
     | 0][31]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.048 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.271 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.289 |   0.513 |    3.560 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.242 |   0.754 |    3.802 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.165 | 0.199 |   0.954 |    4.001 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.057 | 0.172 |   1.126 |    4.174 | 
     | tx_core/axi_master/link_addr_1_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.129 | 0.161 |   1.287 |    4.334 | 
     | tx_core/axi_master/link_addr_1_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.216 |   1.503 |    4.550 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.133 | 0.007 |   1.510 |    4.557 | 
     | 0][31]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_1_fifo/
\data_mem_reg[0][28] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[0][28] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.509
- Setup                         0.211
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.878
- Arrival Time                  7.922
= Slack Time                   -3.045
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.045 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.669 | 
     | tx_core/axi_master/U193                            | A ^ -> Y v   | INVX2    | 2.253 | 2.739 |   4.114 |    1.069 | 
     | tx_core/axi_master/link_addr_1_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.320 | 2.939 |   7.053 |    4.009 | 
     | tx_core/axi_master/link_addr_1_fifo/U25            | A ^ -> Y v   | INVX2    | 0.710 | 0.715 |   7.768 |    4.724 | 
     | tx_core/axi_master/link_addr_1_fifo/U118           | C v -> Y ^   | OAI22X1  | 0.223 | 0.154 |   7.922 |    4.878 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.223 | 0.000 |   7.922 |    4.878 | 
     | 0][28]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.045 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.268 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.289 |   0.513 |    3.557 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.242 |   0.754 |    3.799 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.165 | 0.199 |   0.954 |    3.998 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.057 | 0.172 |   1.126 |    4.171 | 
     | tx_core/axi_master/link_addr_1_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.129 | 0.161 |   1.287 |    4.332 | 
     | tx_core/axi_master/link_addr_1_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.216 |   1.503 |    4.548 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.133 | 0.006 |   1.509 |    4.554 | 
     | 0][28]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_1_fifo/
\data_mem_reg[0][20] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[0][20] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.492
- Setup                         0.208
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.864
- Arrival Time                  7.908
= Slack Time                   -3.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.044 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.669 | 
     | tx_core/axi_master/U193                            | A ^ -> Y v   | INVX2    | 2.253 | 2.739 |   4.114 |    1.070 | 
     | tx_core/axi_master/link_addr_1_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.320 | 2.939 |   7.053 |    4.009 | 
     | tx_core/axi_master/link_addr_1_fifo/U25            | A ^ -> Y v   | INVX2    | 0.710 | 0.715 |   7.768 |    4.724 | 
     | tx_core/axi_master/link_addr_1_fifo/U126           | C v -> Y ^   | OAI22X1  | 0.219 | 0.139 |   7.907 |    4.863 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.219 | 0.000 |   7.908 |    4.864 | 
     | 0][20]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.044 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.267 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.289 |   0.513 |    3.556 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.242 |   0.754 |    3.798 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.165 | 0.199 |   0.954 |    3.997 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.057 | 0.172 |   1.126 |    4.170 | 
     | tx_core/axi_master/link_addr_1_fifo/U13            | A ^ -> Y ^   | BUFX2    | 0.117 | 0.152 |   1.278 |    4.322 | 
     | tx_core/axi_master/link_addr_1_fifo/n32__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.212 |   1.489 |    4.533 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.126 | 0.003 |   1.492 |    4.536 | 
     | 0][20]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_1_fifo/
\data_mem_reg[0][29] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[0][29] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.510
- Setup                         0.212
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.878
- Arrival Time                  7.922
= Slack Time                   -3.044
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.044 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.668 | 
     | tx_core/axi_master/U193                            | A ^ -> Y v   | INVX2    | 2.253 | 2.739 |   4.114 |    1.070 | 
     | tx_core/axi_master/link_addr_1_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.320 | 2.939 |   7.053 |    4.010 | 
     | tx_core/axi_master/link_addr_1_fifo/U25            | A ^ -> Y v   | INVX2    | 0.710 | 0.715 |   7.768 |    4.725 | 
     | tx_core/axi_master/link_addr_1_fifo/U117           | C v -> Y ^   | OAI22X1  | 0.222 | 0.153 |   7.922 |    4.878 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.222 | 0.000 |   7.922 |    4.878 | 
     | 0][29]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.044 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.267 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.289 |   0.513 |    3.556 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.242 |   0.754 |    3.798 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.165 | 0.199 |   0.954 |    3.997 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.057 | 0.172 |   1.126 |    4.170 | 
     | tx_core/axi_master/link_addr_1_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.129 | 0.161 |   1.287 |    4.330 | 
     | tx_core/axi_master/link_addr_1_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.216 |   1.503 |    4.547 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.133 | 0.007 |   1.510 |    4.553 | 
     | 0][29]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_1_fifo/
\data_mem_reg[0][26] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[0][26] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.523
- Setup                         0.220
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.883
- Arrival Time                  7.926
= Slack Time                   -3.043
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.043 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.668 | 
     | tx_core/axi_master/U193                            | A ^ -> Y v   | INVX2    | 2.253 | 2.739 |   4.114 |    1.071 | 
     | tx_core/axi_master/link_addr_1_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.320 | 2.939 |   7.053 |    4.010 | 
     | tx_core/axi_master/link_addr_1_fifo/U25            | A ^ -> Y v   | INVX2    | 0.710 | 0.715 |   7.768 |    4.725 | 
     | tx_core/axi_master/link_addr_1_fifo/U120           | C v -> Y ^   | OAI22X1  | 0.227 | 0.158 |   7.926 |    4.883 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.227 | 0.000 |   7.926 |    4.883 | 
     | 0][26]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.043 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.267 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.289 |   0.513 |    3.556 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.242 |   0.754 |    3.798 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.165 | 0.199 |   0.954 |    3.997 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.057 | 0.172 |   1.126 |    4.169 | 
     | tx_core/axi_master/link_addr_1_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.129 | 0.161 |   1.287 |    4.330 | 
     | tx_core/axi_master/link_addr_1_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.152 | 0.231 |   1.518 |    4.561 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.152 | 0.004 |   1.523 |    4.566 | 
     | 0][26]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_1_fifo/
\data_mem_reg[0][24] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[0][24] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.510
- Setup                         0.211
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.878
- Arrival Time                  7.919
= Slack Time                   -3.040
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.040 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.665 | 
     | tx_core/axi_master/U193                            | A ^ -> Y v   | INVX2    | 2.253 | 2.739 |   4.114 |    1.074 | 
     | tx_core/axi_master/link_addr_1_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.320 | 2.939 |   7.053 |    4.013 | 
     | tx_core/axi_master/link_addr_1_fifo/U25            | A ^ -> Y v   | INVX2    | 0.710 | 0.715 |   7.768 |    4.728 | 
     | tx_core/axi_master/link_addr_1_fifo/U122           | C v -> Y ^   | OAI22X1  | 0.221 | 0.150 |   7.919 |    4.878 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.221 | 0.000 |   7.919 |    4.878 | 
     | 0][24]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.040 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.264 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.289 |   0.513 |    3.553 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.242 |   0.754 |    3.795 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.165 | 0.199 |   0.954 |    3.994 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.057 | 0.172 |   1.126 |    4.166 | 
     | tx_core/axi_master/link_addr_1_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.129 | 0.161 |   1.287 |    4.327 | 
     | tx_core/axi_master/link_addr_1_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.216 |   1.503 |    4.543 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.133 | 0.007 |   1.510 |    4.550 | 
     | 0][24]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_1_fifo/
\data_mem_reg[0][27] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[0][27] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.510
- Setup                         0.212
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.879
- Arrival Time                  7.916
= Slack Time                   -3.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.037 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.662 | 
     | tx_core/axi_master/U193                            | A ^ -> Y v   | INVX2    | 2.253 | 2.739 |   4.114 |    1.077 | 
     | tx_core/axi_master/link_addr_1_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.320 | 2.939 |   7.053 |    4.016 | 
     | tx_core/axi_master/link_addr_1_fifo/U25            | A ^ -> Y v   | INVX2    | 0.710 | 0.715 |   7.768 |    4.731 | 
     | tx_core/axi_master/link_addr_1_fifo/U119           | C v -> Y ^   | OAI22X1  | 0.219 | 0.147 |   7.916 |    4.879 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.219 | 0.000 |   7.916 |    4.879 | 
     | 0][27]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.261 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.289 |   0.513 |    3.550 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.242 |   0.754 |    3.792 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.165 | 0.199 |   0.954 |    3.991 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.057 | 0.172 |   1.126 |    4.163 | 
     | tx_core/axi_master/link_addr_1_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.129 | 0.161 |   1.287 |    4.324 | 
     | tx_core/axi_master/link_addr_1_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.216 |   1.503 |    4.540 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.133 | 0.007 |   1.510 |    4.548 | 
     | 0][27]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_1_fifo/
\data_mem_reg[0][23] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[0][23] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.523
- Setup                         0.220
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.883
- Arrival Time                  7.920
= Slack Time                   -3.037
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.037 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.661 | 
     | tx_core/axi_master/U193                            | A ^ -> Y v   | INVX2    | 2.253 | 2.739 |   4.114 |    1.077 | 
     | tx_core/axi_master/link_addr_1_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.320 | 2.939 |   7.053 |    4.017 | 
     | tx_core/axi_master/link_addr_1_fifo/U25            | A ^ -> Y v   | INVX2    | 0.710 | 0.715 |   7.768 |    4.732 | 
     | tx_core/axi_master/link_addr_1_fifo/U123           | C v -> Y ^   | OAI22X1  | 0.220 | 0.151 |   7.920 |    4.883 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.220 | 0.000 |   7.920 |    4.883 | 
     | 0][23]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.037 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.260 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.289 |   0.513 |    3.549 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.242 |   0.754 |    3.791 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.165 | 0.199 |   0.954 |    3.990 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.057 | 0.172 |   1.126 |    4.163 | 
     | tx_core/axi_master/link_addr_1_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.129 | 0.161 |   1.287 |    4.324 | 
     | tx_core/axi_master/link_addr_1_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.152 | 0.231 |   1.518 |    4.555 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.152 | 0.005 |   1.523 |    4.560 | 
     | 0][23]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_1_fifo/
\data_mem_reg[0][30] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[0][30] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.511
- Setup                         0.212
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.879
- Arrival Time                  7.915
= Slack Time                   -3.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.036 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.660 | 
     | tx_core/axi_master/U193                            | A ^ -> Y v   | INVX2    | 2.253 | 2.739 |   4.114 |    1.078 | 
     | tx_core/axi_master/link_addr_1_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.320 | 2.939 |   7.053 |    4.018 | 
     | tx_core/axi_master/link_addr_1_fifo/U25            | A ^ -> Y v   | INVX2    | 0.710 | 0.715 |   7.768 |    4.733 | 
     | tx_core/axi_master/link_addr_1_fifo/U116           | C v -> Y ^   | OAI22X1  | 0.218 | 0.146 |   7.915 |    4.879 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.218 | 0.000 |   7.915 |    4.879 | 
     | 0][30]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.036 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.259 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.289 |   0.513 |    3.548 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.242 |   0.754 |    3.790 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.165 | 0.199 |   0.954 |    3.989 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.057 | 0.172 |   1.126 |    4.162 | 
     | tx_core/axi_master/link_addr_1_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.129 | 0.161 |   1.287 |    4.322 | 
     | tx_core/axi_master/link_addr_1_fifo/n33__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.133 | 0.216 |   1.503 |    4.539 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.133 | 0.008 |   1.511 |    4.546 | 
     | 0][30]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_1_fifo/
\data_mem_reg[0][21] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[0][21] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.521
- Setup                         0.220
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.881
- Arrival Time                  7.915
= Slack Time                   -3.034
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.034 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.659 | 
     | tx_core/axi_master/U193                            | A ^ -> Y v   | INVX2    | 2.253 | 2.739 |   4.114 |    1.080 | 
     | tx_core/axi_master/link_addr_1_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.320 | 2.939 |   7.053 |    4.019 | 
     | tx_core/axi_master/link_addr_1_fifo/U25            | A ^ -> Y v   | INVX2    | 0.710 | 0.715 |   7.768 |    4.734 | 
     | tx_core/axi_master/link_addr_1_fifo/U125           | C v -> Y ^   | OAI22X1  | 0.222 | 0.147 |   7.915 |    4.881 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.222 | 0.000 |   7.915 |    4.881 | 
     | 0][21]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.034 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.257 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.289 |   0.513 |    3.547 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.242 |   0.755 |    3.788 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.165 | 0.199 |   0.954 |    3.988 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.057 | 0.172 |   1.126 |    4.160 | 
     | tx_core/axi_master/link_addr_1_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.129 | 0.161 |   1.287 |    4.321 | 
     | tx_core/axi_master/link_addr_1_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.152 | 0.231 |   1.518 |    4.552 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.152 | 0.003 |   1.521 |    4.555 | 
     | 0][21]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_1_fifo/
\data_mem_reg[0][25] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[0][25] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.523
- Setup                         0.220
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.883
- Arrival Time                  7.913
= Slack Time                   -3.030
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.030 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.655 | 
     | tx_core/axi_master/U193                            | A ^ -> Y v   | INVX2    | 2.253 | 2.739 |   4.114 |    1.084 | 
     | tx_core/axi_master/link_addr_1_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.320 | 2.939 |   7.053 |    4.023 | 
     | tx_core/axi_master/link_addr_1_fifo/U25            | A ^ -> Y v   | INVX2    | 0.710 | 0.715 |   7.768 |    4.738 | 
     | tx_core/axi_master/link_addr_1_fifo/U121           | C v -> Y ^   | OAI22X1  | 0.218 | 0.145 |   7.913 |    4.883 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.218 | 0.000 |   7.913 |    4.883 | 
     | 0][25]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.030 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.254 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.289 |   0.513 |    3.543 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.242 |   0.755 |    3.785 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.165 | 0.199 |   0.954 |    3.984 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.057 | 0.172 |   1.126 |    4.156 | 
     | tx_core/axi_master/link_addr_1_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.129 | 0.161 |   1.287 |    4.317 | 
     | tx_core/axi_master/link_addr_1_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.152 | 0.231 |   1.518 |    4.548 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.152 | 0.005 |   1.523 |    4.553 | 
     | 0][25]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_1_fifo/
\data_mem_reg[0][22] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[0][22] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.521
- Setup                         0.220
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.881
- Arrival Time                  7.910
= Slack Time                   -3.029
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.029 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.654 | 
     | tx_core/axi_master/U193                            | A ^ -> Y v   | INVX2    | 2.253 | 2.739 |   4.114 |    1.085 | 
     | tx_core/axi_master/link_addr_1_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.320 | 2.939 |   7.053 |    4.025 | 
     | tx_core/axi_master/link_addr_1_fifo/U25            | A ^ -> Y v   | INVX2    | 0.710 | 0.715 |   7.768 |    4.740 | 
     | tx_core/axi_master/link_addr_1_fifo/U124           | C v -> Y ^   | OAI22X1  | 0.218 | 0.141 |   7.910 |    4.881 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.218 | 0.000 |   7.910 |    4.881 | 
     | 0][22]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.029 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.224 |    3.252 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.289 |   0.513 |    3.541 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.242 |   0.754 |    3.783 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.165 | 0.199 |   0.954 |    3.982 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.057 | 0.172 |   1.126 |    4.155 | 
     | tx_core/axi_master/link_addr_1_fifo/U17            | A ^ -> Y ^   | BUFX2    | 0.129 | 0.161 |   1.287 |    4.316 | 
     | tx_core/axi_master/link_addr_1_fifo/n33__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.152 | 0.231 |   1.518 |    4.547 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.152 | 0.003 |   1.521 |    4.550 | 
     | 0][22]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_2_fifo/
\data_mem_reg[0][27] /CLK 
Endpoint:   tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[0][27] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.550
- Setup                         0.208
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.921
- Arrival Time                  7.937
= Slack Time                   -3.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.016 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.640 | 
     | tx_core/axi_master/U192                            | A ^ -> Y v   | INVX2    | 2.282 | 2.774 |   4.149 |    1.134 | 
     | tx_core/axi_master/link_addr_2_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.324 | 2.960 |   7.109 |    4.094 | 
     | tx_core/axi_master/link_addr_2_fifo/U29            | A ^ -> Y v   | INVX2    | 0.698 | 0.670 |   7.780 |    4.764 | 
     | tx_core/axi_master/link_addr_2_fifo/U119           | C v -> Y ^   | OAI22X1  | 0.233 | 0.157 |   7.937 |    4.921 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.233 | 0.000 |   7.937 |    4.921 | 
     | 0][27]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.016 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.239 | 
     | FECTS_clks_clk___L2_I2                             | A ^ -> Y ^   | CLKBUF1  | 0.097 | 0.235 |   0.458 |    3.474 | 
     | FECTS_clks_clk___L3_I7                             | A ^ -> Y ^   | CLKBUF1  | 0.190 | 0.233 |   0.691 |    3.707 | 
     | tx_core/axi_master/U252                            | A ^ -> Y ^   | BUFX2    | 0.181 | 0.238 |   0.929 |    3.944 | 
     | tx_core/axi_master/n208__L1_I1                     | A ^ -> Y ^   | CLKBUF1  | 0.131 | 0.227 |   1.156 |    4.171 | 
     | tx_core/axi_master/link_addr_2_fifo/U21            | A ^ -> Y ^   | BUFX2    | 0.124 | 0.175 |   1.331 |    4.347 | 
     | tx_core/axi_master/link_addr_2_fifo/n37__L1_I0     | A ^ -> Y ^   | CLKBUF1  | 0.127 | 0.210 |   1.542 |    4.557 | 
     | tx_core/axi_master/link_addr_2_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.127 | 0.008 |   1.550 |    4.565 | 
     | 0][27]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin tx_core/axi_master/link_addr_1_fifo/
\data_mem_reg[0][17] /CLK 
Endpoint:   tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[0][17] /D (^) 
checked with  leading edge of 'clk'
Beginpoint: \clks.rst                                                   (v) 
triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.492
- Setup                         0.208
+ Phase Shift                   3.830
- Uncertainty                   0.250
= Required Time                 4.864
- Arrival Time                  7.877
= Slack Time                   -3.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.rst  v |          | 0.000 |       |   0.000 |   -3.013 | 
     | tx_core/axi_master/U221                            | A v -> Y ^   | INVX2    | 0.527 | 1.375 |   1.375 |   -1.638 | 
     | tx_core/axi_master/U193                            | A ^ -> Y v   | INVX2    | 2.253 | 2.739 |   4.114 |    1.101 | 
     | tx_core/axi_master/link_addr_1_fifo/U147           | A v -> Y ^   | NAND3X1  | 2.320 | 2.939 |   7.053 |    4.040 | 
     | tx_core/axi_master/link_addr_1_fifo/U26            | A ^ -> Y v   | INVX2    | 0.697 | 0.674 |   7.728 |    4.714 | 
     | tx_core/axi_master/link_addr_1_fifo/U129           | C v -> Y ^   | OAI22X1  | 0.227 | 0.149 |   7.877 |    4.864 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | D ^          | DFFPOSX1 | 0.227 | 0.000 |   7.877 |    4.864 | 
     | 0][17]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^ |          | 0.000 |       |   0.000 |    3.013 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^   | CLKBUF1  | 0.195 | 0.223 |   0.223 |    3.237 | 
     | FECTS_clks_clk___L2_I1                             | A ^ -> Y ^   | CLKBUF1  | 0.203 | 0.289 |   0.513 |    3.526 | 
     | FECTS_clks_clk___L3_I5                             | A ^ -> Y ^   | CLKBUF1  | 0.140 | 0.242 |   0.754 |    3.768 | 
     | tx_core/axi_master/U251                            | A ^ -> Y ^   | BUFX2    | 0.165 | 0.199 |   0.954 |    3.967 | 
     | tx_core/axi_master/n207__L1_I0                     | A ^ -> Y ^   | CLKBUF1  | 0.057 | 0.172 |   1.126 |    4.139 | 
     | tx_core/axi_master/link_addr_1_fifo/U13            | A ^ -> Y ^   | BUFX2    | 0.117 | 0.152 |   1.278 |    4.291 | 
     | tx_core/axi_master/link_addr_1_fifo/n32__L1_I1     | A ^ -> Y ^   | CLKBUF1  | 0.126 | 0.212 |   1.489 |    4.503 | 
     | tx_core/axi_master/link_addr_1_fifo/\data_mem_reg[ | CLK ^        | DFFPOSX1 | 0.126 | 0.003 |   1.492 |    4.505 | 
     | 0][17]                                             |              |          |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 

