// Seed: 1729823774
module module_0;
  id_1(
      id_2, id_2 * id_2, id_3 > -1'b0, id_2, -1 + 1, id_3, id_3, id_3, id_2
  );
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    input  tri  id_1
);
  assign id_0 = -1;
  wire id_3;
  tri  id_4 = id_1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_5 = -1'd0;
  assign id_5 = 1;
  wire id_6;
  module_0 modCall_1 ();
  assign id_5 = id_4;
endmodule
