// Seed: 1077029846
module module_0 ();
  wire id_1;
  static logic id_2;
  ;
  assign module_1.id_30 = 0;
  assign id_2 = id_2;
endmodule
module module_1 #(
    parameter id_14 = 32'd84,
    parameter id_23 = 32'd92,
    parameter id_26 = 32'd72,
    parameter id_9  = 32'd72
) (
    input tri1 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    output wand id_5,
    output wand id_6,
    input tri0 id_7,
    output wire id_8,
    output supply0 _id_9,
    input uwire id_10,
    input tri0 id_11,
    input uwire id_12,
    output wire id_13,
    output tri _id_14,
    output tri1 id_15,
    input tri id_16,
    input supply1 id_17,
    output tri id_18,
    output uwire id_19,
    output uwire id_20,
    input wor id_21,
    output uwire id_22,
    output wor _id_23
);
  localparam id_25 = 1 && 1;
  logic _id_26;
  ;
  wire id_27;
  logic [1 : id_23  >  id_14] id_28;
  id_29 :
  assert property (@(-1) 1)
  else disable id_30;
  assign id_30 = 1;
  wire id_31;
  module_0 modCall_1 ();
  wire id_32;
  ;
  reg  id_33;
  wire id_34;
  reg [id_26 : -1 'b0]
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41[1 : id_9],
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57,
      id_58,
      id_59,
      id_60,
      id_61,
      id_62;
  initial begin : LABEL_0
    id_55 = 1;
    id_36 = -1'h0 == id_31;
  end
  wire id_63;
  always_comb #1 begin : LABEL_1
    id_33 = -1'b0;
  end
endmodule
