{"vcs1":{"timestamp_begin":1712301161.095710649, "rt":10.83, "ut":10.39, "st":0.31}}
{"vcselab":{"timestamp_begin":1712301172.008127943, "rt":0.44, "ut":0.24, "st":0.07}}
{"link":{"timestamp_begin":1712301172.518017994, "rt":0.40, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1712301160.536154110}
{"VCS_COMP_START_TIME": 1712301160.536154110}
{"VCS_COMP_END_TIME": 1712301173.032531579}
{"VCS_USER_OPTIONS": "-Mupdate -debug_access+all -sverilog -ntb_opts uvm-1.2 -f /home/harishkv/automation/Automated_regression/final/regs/src/filelist.f -f /home/harishkv/automation/Automated_regression/final/agents/apb/src/filelist.f -f /home/harishkv/automation/Automated_regression/final/sequence_lib/src/filelist.f -f /home/harishkv/automation/Automated_regression/final/env/src/filelist.f -f /home/harishkv/automation/Automated_regression/final/tb/src/filelist.f -f /home/harishkv/automation/Automated_regression/final/src/filelist.f -o gen_exe_apb_write_verify_error_test"}
{"vcs1": {"peak_mem": 295288}}
{"vcselab": {"peak_mem": 147740}}
