Date: 02 Nov 2000 10:09:36 -0800
From: Ulrich Drepper <>
Subject: Re: Dual XEON - >>SLOW<< on SMP
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/2000/11/2/150

"Richard B. Johnson" <root@chaos.analogic.com> writes:
> Yes. Look at the NMI count. Looks like every access produces a
> NMI.
I'm seeing this as well, but only with PIII Xeon systems, not PII
Xeon.  Every single timer interrupt on any CPU is accompanied by a NMI
and LOC increment on every CPU.
           CPU0       CPU1       
  0:     146727     153389    IO-APIC-edge  timer
[...]
NMI:     300035     300035 
LOC:     300028     300028 
-- 
---------------.                          ,-.   1325 Chesapeake Terrace
Ulrich Drepper  \    ,-------------------'   \  Sunnyvale, CA 94089 USA
Red Hat          `--' drepper at redhat.com   `------------------------
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
Please read the FAQ at 
http://www.tux.org/lkml/