// Seed: 1435260122
module module_0 (
    input tri1 id_0,
    output wor id_1,
    input tri id_2,
    input tri id_3
    , id_20,
    input wand id_4,
    input supply1 id_5,
    input wand id_6,
    output wire id_7,
    input supply1 id_8
    , id_21,
    input supply0 id_9,
    input supply1 id_10,
    output wand id_11,
    input supply1 id_12,
    output supply0 id_13,
    input wor id_14,
    input wire id_15,
    input wand id_16,
    input tri id_17,
    output wand id_18
);
  wire id_22;
  wire id_23;
endmodule
module module_1 (
    output uwire id_0,
    input  uwire id_1,
    output wire  id_2
);
  assign id_0 = 1'b0;
  module_0(
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
endmodule
