\subsection{arch Architecture Reference}
\label{classFX3__slaveFIFO5b__top_1_1arch}\index{arch@{arch}}


Collaboration diagram for arch\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=209pt]{d9/d05/classFX3__slaveFIFO5b__top_1_1arch__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Components}
 \begin{DoxyCompactItemize}
\item 
{\bf slave\+F\+I\+F\+O5b}  {\bfseries }  
\item 
{\bf fifo\+\_\+inst}  {\bfseries }  
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf socket0\+\_\+wrusedw\+\_\+size} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }} 
\item 
{\bf socket0\+\_\+rdusedw\+\_\+size} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }} 
\item 
{\bf socket1\+\_\+wrusedw\+\_\+size} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }} 
\item 
{\bf socket1\+\_\+rdusedw\+\_\+size} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }} 
\item 
{\bf socket2\+\_\+wrusedw\+\_\+size} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }} 
\item 
{\bf socket2\+\_\+rdusedw\+\_\+size} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }} 
\item 
{\bf socket3\+\_\+wrusedw\+\_\+size} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }} 
\item 
{\bf socket3\+\_\+rdusedw\+\_\+size} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf inst1\+\_\+socket0\+\_\+fifo\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+socket0\+\_\+fifo\+\_\+wrusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket0\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+socket0\+\_\+fifo\+\_\+wr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+socket1\+\_\+fifo\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+socket1\+\_\+fifo\+\_\+wrusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket1\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+socket1\+\_\+fifo\+\_\+wr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+fifo\+\_\+wrusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket0\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst4\+\_\+fifo\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst4\+\_\+fifo\+\_\+rdusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket2\+\_\+rdusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst4\+\_\+fifo\+\_\+rd} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst5\+\_\+fifo\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst5\+\_\+fifo\+\_\+rdusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket3\+\_\+rdusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst5\+\_\+fifo\+\_\+rd} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf ddr\+\_\+clk\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf altddio\+\_\+out\+\_\+component}  {\bfseries altddio\+\_\+out}   
\item 
{\bf inst1}  {\bfseries slave\+F\+I\+F\+O5b}   
\item 
{\bf inst3}  {\bfseries fifo\+\_\+inst}   
\item 
{\bf inst4}  {\bfseries fifo\+\_\+inst}   
\item 
{\bf inst5}  {\bfseries fifo\+\_\+inst}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 81} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.



\subsubsection{Member Data Documentation}
\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!altddio\+\_\+out\+\_\+component@{altddio\+\_\+out\+\_\+component}}
\index{altddio\+\_\+out\+\_\+component@{altddio\+\_\+out\+\_\+component}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{altddio\+\_\+out\+\_\+component}]{\setlength{\rightskip}{0pt plus 5cm}{\bf altddio\+\_\+out\+\_\+component} {\bfseries \textcolor{vhdlchar}{altddio\+\_\+out}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classFX3__slaveFIFO5b__top_1_1arch_ac64e3d97688e4ce7e7b87896d83667f4}


Definition at line {\bf 236} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!ddr\+\_\+clk\+\_\+out@{ddr\+\_\+clk\+\_\+out}}
\index{ddr\+\_\+clk\+\_\+out@{ddr\+\_\+clk\+\_\+out}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{ddr\+\_\+clk\+\_\+out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr\+\_\+clk\+\_\+out} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a3744a578d4268151584f0a815619194c}


Definition at line {\bf 117} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!fifo\+\_\+inst@{fifo\+\_\+inst}}
\index{fifo\+\_\+inst@{fifo\+\_\+inst}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{fifo\+\_\+inst}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+inst} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classFX3__slaveFIFO5b__top_1_1arch_ad96bb2323ad696436bccbd33dd3a05ed}


Definition at line {\bf 193} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!inst1@{inst1}}
\index{inst1@{inst1}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{inst1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1} {\bfseries \textcolor{vhdlchar}{slave\+F\+I\+F\+O5b}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a177b86ce8cd09b5692d562034b81fabc}


Definition at line {\bf 311} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!inst1\+\_\+socket0\+\_\+fifo\+\_\+data@{inst1\+\_\+socket0\+\_\+fifo\+\_\+data}}
\index{inst1\+\_\+socket0\+\_\+fifo\+\_\+data@{inst1\+\_\+socket0\+\_\+fifo\+\_\+data}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+socket0\+\_\+fifo\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+socket0\+\_\+fifo\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a3a5fa8465813f724148591d7f48badd6}


Definition at line {\bf 97} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!inst1\+\_\+socket0\+\_\+fifo\+\_\+wr@{inst1\+\_\+socket0\+\_\+fifo\+\_\+wr}}
\index{inst1\+\_\+socket0\+\_\+fifo\+\_\+wr@{inst1\+\_\+socket0\+\_\+fifo\+\_\+wr}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+socket0\+\_\+fifo\+\_\+wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+socket0\+\_\+fifo\+\_\+wr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a2047cb719af23f2bf7a7769368405a27}


Definition at line {\bf 99} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!inst1\+\_\+socket0\+\_\+fifo\+\_\+wrusedw@{inst1\+\_\+socket0\+\_\+fifo\+\_\+wrusedw}}
\index{inst1\+\_\+socket0\+\_\+fifo\+\_\+wrusedw@{inst1\+\_\+socket0\+\_\+fifo\+\_\+wrusedw}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+socket0\+\_\+fifo\+\_\+wrusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+socket0\+\_\+fifo\+\_\+wrusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket0\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a0dfb703279d261dac742ddb4fea60972}


Definition at line {\bf 98} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!inst1\+\_\+socket1\+\_\+fifo\+\_\+data@{inst1\+\_\+socket1\+\_\+fifo\+\_\+data}}
\index{inst1\+\_\+socket1\+\_\+fifo\+\_\+data@{inst1\+\_\+socket1\+\_\+fifo\+\_\+data}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+socket1\+\_\+fifo\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+socket1\+\_\+fifo\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFX3__slaveFIFO5b__top_1_1arch_aad9153644652fdfa113a4686379cad12}


Definition at line {\bf 102} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!inst1\+\_\+socket1\+\_\+fifo\+\_\+wr@{inst1\+\_\+socket1\+\_\+fifo\+\_\+wr}}
\index{inst1\+\_\+socket1\+\_\+fifo\+\_\+wr@{inst1\+\_\+socket1\+\_\+fifo\+\_\+wr}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+socket1\+\_\+fifo\+\_\+wr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+socket1\+\_\+fifo\+\_\+wr} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a91b310320771efc2b7071c396eea6284}


Definition at line {\bf 104} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!inst1\+\_\+socket1\+\_\+fifo\+\_\+wrusedw@{inst1\+\_\+socket1\+\_\+fifo\+\_\+wrusedw}}
\index{inst1\+\_\+socket1\+\_\+fifo\+\_\+wrusedw@{inst1\+\_\+socket1\+\_\+fifo\+\_\+wrusedw}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{inst1\+\_\+socket1\+\_\+fifo\+\_\+wrusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+socket1\+\_\+fifo\+\_\+wrusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket1\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a8d995b10006c7e1084e29660639db36c}


Definition at line {\bf 103} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!inst2\+\_\+fifo\+\_\+wrusedw@{inst2\+\_\+fifo\+\_\+wrusedw}}
\index{inst2\+\_\+fifo\+\_\+wrusedw@{inst2\+\_\+fifo\+\_\+wrusedw}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{inst2\+\_\+fifo\+\_\+wrusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+fifo\+\_\+wrusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket0\+\_\+wrusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a2bf32c69769e55c2ab0ceafb04c9a58c}


Definition at line {\bf 106} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!inst3@{inst3}}
\index{inst3@{inst3}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{inst3}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst3} {\bfseries \textcolor{vhdlchar}{fifo\+\_\+inst}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a43a245e212d99dce2c3a006010cfc82a}


Definition at line {\bf 367} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!inst4@{inst4}}
\index{inst4@{inst4}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{inst4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst4} {\bfseries \textcolor{vhdlchar}{fifo\+\_\+inst}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a3b1f36cb0acb4a7886f719d6fd11c247}


Definition at line {\bf 392} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!inst4\+\_\+fifo\+\_\+q@{inst4\+\_\+fifo\+\_\+q}}
\index{inst4\+\_\+fifo\+\_\+q@{inst4\+\_\+fifo\+\_\+q}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{inst4\+\_\+fifo\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst4\+\_\+fifo\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFX3__slaveFIFO5b__top_1_1arch_aa6561578802f652c123d98c5681ce544}


Definition at line {\bf 109} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!inst4\+\_\+fifo\+\_\+rd@{inst4\+\_\+fifo\+\_\+rd}}
\index{inst4\+\_\+fifo\+\_\+rd@{inst4\+\_\+fifo\+\_\+rd}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{inst4\+\_\+fifo\+\_\+rd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst4\+\_\+fifo\+\_\+rd} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a65174e6e0cb79ebb762052246d7fcc96}


Definition at line {\bf 111} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!inst4\+\_\+fifo\+\_\+rdusedw@{inst4\+\_\+fifo\+\_\+rdusedw}}
\index{inst4\+\_\+fifo\+\_\+rdusedw@{inst4\+\_\+fifo\+\_\+rdusedw}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{inst4\+\_\+fifo\+\_\+rdusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst4\+\_\+fifo\+\_\+rdusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket2\+\_\+rdusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFX3__slaveFIFO5b__top_1_1arch_abde51b00f3bd7759890c45552221eebf}


Definition at line {\bf 110} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!inst5@{inst5}}
\index{inst5@{inst5}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{inst5}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst5} {\bfseries \textcolor{vhdlchar}{fifo\+\_\+inst}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classFX3__slaveFIFO5b__top_1_1arch_ac2dcf0c531e33ea533a0b94d363ec9d2}


Definition at line {\bf 417} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!inst5\+\_\+fifo\+\_\+q@{inst5\+\_\+fifo\+\_\+q}}
\index{inst5\+\_\+fifo\+\_\+q@{inst5\+\_\+fifo\+\_\+q}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{inst5\+\_\+fifo\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst5\+\_\+fifo\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf data\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFX3__slaveFIFO5b__top_1_1arch_aedf452340f9e9ac86765560bc46c90cd}


Definition at line {\bf 113} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!inst5\+\_\+fifo\+\_\+rd@{inst5\+\_\+fifo\+\_\+rd}}
\index{inst5\+\_\+fifo\+\_\+rd@{inst5\+\_\+fifo\+\_\+rd}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{inst5\+\_\+fifo\+\_\+rd}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst5\+\_\+fifo\+\_\+rd} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a217309d30f1506e6ea02899822fbcfaa}


Definition at line {\bf 115} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!inst5\+\_\+fifo\+\_\+rdusedw@{inst5\+\_\+fifo\+\_\+rdusedw}}
\index{inst5\+\_\+fifo\+\_\+rdusedw@{inst5\+\_\+fifo\+\_\+rdusedw}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{inst5\+\_\+fifo\+\_\+rdusedw}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst5\+\_\+fifo\+\_\+rdusedw} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf socket3\+\_\+rdusedw\+\_\+size}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a672fd5c7f8cac1d1562cc71b2f132fd5}


Definition at line {\bf 114} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}}
\index{slave\+F\+I\+F\+O5b@{slave\+F\+I\+F\+O5b}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{slave\+F\+I\+F\+O5b}]{\setlength{\rightskip}{0pt plus 5cm}{\bf slave\+F\+I\+F\+O5b} {\bfseries \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Component]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a661ba7d80bacca22cbca2fa18986b1f9}


Definition at line {\bf 120} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!socket0\+\_\+rdusedw\+\_\+size@{socket0\+\_\+rdusedw\+\_\+size}}
\index{socket0\+\_\+rdusedw\+\_\+size@{socket0\+\_\+rdusedw\+\_\+size}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{socket0\+\_\+rdusedw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket0\+\_\+rdusedw\+\_\+size} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a3e50fc680d3de006f3d68eef613a7fa9}


Definition at line {\bf 84} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!socket0\+\_\+wrusedw\+\_\+size@{socket0\+\_\+wrusedw\+\_\+size}}
\index{socket0\+\_\+wrusedw\+\_\+size@{socket0\+\_\+wrusedw\+\_\+size}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{socket0\+\_\+wrusedw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket0\+\_\+wrusedw\+\_\+size} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a8ab4e7b10428e62562fb362880e900c5}


Definition at line {\bf 83} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!socket1\+\_\+rdusedw\+\_\+size@{socket1\+\_\+rdusedw\+\_\+size}}
\index{socket1\+\_\+rdusedw\+\_\+size@{socket1\+\_\+rdusedw\+\_\+size}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{socket1\+\_\+rdusedw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket1\+\_\+rdusedw\+\_\+size} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a053658a84260135da139cec8bb58bb93}


Definition at line {\bf 87} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!socket1\+\_\+wrusedw\+\_\+size@{socket1\+\_\+wrusedw\+\_\+size}}
\index{socket1\+\_\+wrusedw\+\_\+size@{socket1\+\_\+wrusedw\+\_\+size}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{socket1\+\_\+wrusedw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket1\+\_\+wrusedw\+\_\+size} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a245fb1a9029dcda97597e3fa21483427}


Definition at line {\bf 86} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!socket2\+\_\+rdusedw\+\_\+size@{socket2\+\_\+rdusedw\+\_\+size}}
\index{socket2\+\_\+rdusedw\+\_\+size@{socket2\+\_\+rdusedw\+\_\+size}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{socket2\+\_\+rdusedw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket2\+\_\+rdusedw\+\_\+size} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a5a0390c0d77392989e439568ff1c1e8c}


Definition at line {\bf 90} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!socket2\+\_\+wrusedw\+\_\+size@{socket2\+\_\+wrusedw\+\_\+size}}
\index{socket2\+\_\+wrusedw\+\_\+size@{socket2\+\_\+wrusedw\+\_\+size}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{socket2\+\_\+wrusedw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket2\+\_\+wrusedw\+\_\+size} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a1673cc1be071635052dee0384f2a27a3}


Definition at line {\bf 89} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!socket3\+\_\+rdusedw\+\_\+size@{socket3\+\_\+rdusedw\+\_\+size}}
\index{socket3\+\_\+rdusedw\+\_\+size@{socket3\+\_\+rdusedw\+\_\+size}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{socket3\+\_\+rdusedw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket3\+\_\+rdusedw\+\_\+size} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a3a1c4043f3b54c40d17194da8ebe9c41}


Definition at line {\bf 93} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.

\index{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}!socket3\+\_\+wrusedw\+\_\+size@{socket3\+\_\+wrusedw\+\_\+size}}
\index{socket3\+\_\+wrusedw\+\_\+size@{socket3\+\_\+wrusedw\+\_\+size}!F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch@{F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top\+::arch}}
\paragraph[{socket3\+\_\+wrusedw\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf socket3\+\_\+wrusedw\+\_\+size} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{9} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classFX3__slaveFIFO5b__top_1_1arch_a8b5e4d8c3aacb4373e386e9f91bf55c9}


Definition at line {\bf 92} of file {\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/fx3/slave\+F\+I\+F\+O5b/{\bf F\+X3\+\_\+slave\+F\+I\+F\+O5b\+\_\+top.\+vhd}\end{DoxyCompactItemize}
