
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /users/cad/xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/users/cad/xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jhchen22' on host 'ic22' (Linux_x86_64 version 3.10.0-1160.45.1.el7.x86_64) on Sun Oct 01 22:25:58 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/users/student/mr111/jhchen22/ViT_HLS/Testing'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset proj_stage0_kernel 
INFO: [HLS 200-10] Opening and resetting project '/users/student/mr111/jhchen22/ViT_HLS/Testing/proj_stage0_kernel'.
WARNING: [HLS 200-40] No /users/student/mr111/jhchen22/ViT_HLS/Testing/proj_stage0_kernel/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: add_files kernel_stage0.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_stage0.cpp' to the project
INFO: [HLS 200-1510] Running: add_files BatchNorm.cpp 
INFO: [HLS 200-10] Adding design file 'BatchNorm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files DW_conv.cpp 
INFO: [HLS 200-10] Adding design file 'DW_conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Pointwise_conv.cpp 
INFO: [HLS 200-10] Adding design file 'Pointwise_conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files ReLU.cpp 
INFO: [HLS 200-10] Adding design file 'ReLU.cpp' to the project
INFO: [HLS 200-1510] Running: add_files Conv.cpp 
INFO: [HLS 200-10] Adding design file 'Conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb kernel_stage0_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'kernel_stage0_test.cpp' to the project
INFO: [HLS 200-1510] Running: set_top kernel_stage0 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/users/student/mr111/jhchen22/ViT_HLS/Testing/proj_stage0_kernel/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /users/student/mr111/jhchen22/ViT_HLS/Testing/proj_stage0_kernel/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 15 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../kernel_stage0_test.cpp in debug mode
   Compiling ../../../../Conv.cpp in debug mode
   Compiling ../../../../ReLU.cpp in debug mode
   Compiling ../../../../Pointwise_conv.cpp in debug mode
   Compiling ../../../../DW_conv.cpp in debug mode
   Compiling ../../../../BatchNorm.cpp in debug mode
   Compiling ../../../../kernel_stage0.cpp in debug mode
   Generating csim.exe
 after Proj - [0, 0]
1.9 2.8 2.8 2.8 2.8 2.8 2.8 2.8
5.5 8.2 8.2 8.2 8.2 8.2 8.2 8.2
9.1 13.6 13.6 13.6 13.6 13.6 13.6 13.6
12.7 19 19 19 19 19 19 19
16.3 24.4 24.4 24.4 24.4 24.4 24.4 24.4
19.9 29.8 29.8 29.8 29.8 29.8 29.8 29.8
23.5 35.2 35.2 35.2 35.2 35.2 35.2 35.2
27.1 40.6 40.6 40.6 40.6 40.6 40.6 40.6
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 38.03 seconds. CPU system time: 2.5 seconds. Elapsed time: 40.86 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 42.81 seconds. Total CPU system time: 3.64 seconds. Total elapsed time: 45.4 seconds; peak allocated memory: 776.172 MB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Oct  1 22:26:43 2023...
