// Seed: 4220753320
module module_0 #(
    parameter id_4 = 32'd97
) (
    input wor id_0,
    input supply1 id_1
);
  wire id_3;
  ;
  wire _id_4;
  logic [1 'h0 : 1] id_5;
  ;
  logic [id_4 : ~  -1] id_6;
  logic id_7, id_8 = 1;
  tri1 id_9 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd83
) (
    input wire id_0,
    output tri0 id_1,
    input wire id_2,
    output wand id_3,
    output tri0 id_4
    , id_15,
    input supply0 _id_5
    , id_16,
    input tri1 id_6,
    output tri1 id_7,
    output uwire id_8,
    input tri0 id_9,
    output tri1 id_10,
    input tri id_11,
    input tri0 id_12,
    input supply1 id_13
);
  logic [1 : id_5] id_17;
  module_0 modCall_1 (
      id_6,
      id_9
  );
  assign modCall_1.id_8 = 0;
endmodule
