strict digraph "" {
	node [label="\N"];
	"92:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f4056d88bd0>",
		fillcolor=turquoise,
		label="92:BL
prod <= a_reg * b_reg;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4056d885d0>]",
		style=filled,
		typ=Block];
	"Leaf_92:AL"	 [def_var="['prod']",
		label="Leaf_92:AL"];
	"92:BL" -> "Leaf_92:AL"	 [cond="[]",
		lineno=None];
	"92:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f4056d88c10>",
		clk_sens=True,
		fillcolor=gold,
		label="92:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['b_reg', 'a_reg']"];
	"92:AL" -> "92:BL"	 [cond="[]",
		lineno=None];
}
