// AvalonMM_mm_interconnect_0.v

// This file was auto-generated from altera_mm_interconnect_hw.tcl.  If you edit it your changes
// will probably be lost.
// 
// Generated using ACDS version 18.1 625

`timescale 1 ps / 1 ps
module AvalonMM_mm_interconnect_0 (
		input  wire        sdram_pll_sys_clk_clk,                              //                            sdram_pll_sys_clk.clk
		input  wire        jtag_master_clk_reset_reset_bridge_in_reset_reset,  //  jtag_master_clk_reset_reset_bridge_in_reset.reset
		input  wire        sdram_controller_reset_reset_bridge_in_reset_reset, // sdram_controller_reset_reset_bridge_in_reset.reset
		input  wire        vga_dma_reset_reset_bridge_in_reset_reset,          //          vga_dma_reset_reset_bridge_in_reset.reset
		input  wire [31:0] jtag_master_master_address,                         //                           jtag_master_master.address
		output wire        jtag_master_master_waitrequest,                     //                                             .waitrequest
		input  wire [3:0]  jtag_master_master_byteenable,                      //                                             .byteenable
		input  wire        jtag_master_master_read,                            //                                             .read
		output wire [31:0] jtag_master_master_readdata,                        //                                             .readdata
		output wire        jtag_master_master_readdatavalid,                   //                                             .readdatavalid
		input  wire        jtag_master_master_write,                           //                                             .write
		input  wire [31:0] jtag_master_master_writedata,                       //                                             .writedata
		input  wire [27:0] mm_bridge_m0_address,                               //                                 mm_bridge_m0.address
		output wire        mm_bridge_m0_waitrequest,                           //                                             .waitrequest
		input  wire [0:0]  mm_bridge_m0_burstcount,                            //                                             .burstcount
		input  wire [3:0]  mm_bridge_m0_byteenable,                            //                                             .byteenable
		input  wire        mm_bridge_m0_read,                                  //                                             .read
		output wire [31:0] mm_bridge_m0_readdata,                              //                                             .readdata
		output wire        mm_bridge_m0_readdatavalid,                         //                                             .readdatavalid
		input  wire        mm_bridge_m0_write,                                 //                                             .write
		input  wire [31:0] mm_bridge_m0_writedata,                             //                                             .writedata
		input  wire        mm_bridge_m0_debugaccess,                           //                                             .debugaccess
		input  wire [31:0] vga_dma_avalon_dma_master_address,                  //                    vga_dma_avalon_dma_master.address
		output wire        vga_dma_avalon_dma_master_waitrequest,              //                                             .waitrequest
		input  wire        vga_dma_avalon_dma_master_read,                     //                                             .read
		output wire [31:0] vga_dma_avalon_dma_master_readdata,                 //                                             .readdata
		output wire        vga_dma_avalon_dma_master_readdatavalid,            //                                             .readdatavalid
		input  wire        vga_dma_avalon_dma_master_lock,                     //                                             .lock
		output wire [1:0]  key_s1_address,                                     //                                       key_s1.address
		output wire        key_s1_write,                                       //                                             .write
		input  wire [31:0] key_s1_readdata,                                    //                                             .readdata
		output wire [31:0] key_s1_writedata,                                   //                                             .writedata
		output wire        key_s1_chipselect,                                  //                                             .chipselect
		output wire [1:0]  led_r_s1_address,                                   //                                     led_r_s1.address
		output wire        led_r_s1_write,                                     //                                             .write
		input  wire [31:0] led_r_s1_readdata,                                  //                                             .readdata
		output wire [31:0] led_r_s1_writedata,                                 //                                             .writedata
		output wire        led_r_s1_chipselect,                                //                                             .chipselect
		output wire [1:0]  leg_g_s1_address,                                   //                                     leg_g_s1.address
		output wire        leg_g_s1_write,                                     //                                             .write
		input  wire [31:0] leg_g_s1_readdata,                                  //                                             .readdata
		output wire [31:0] leg_g_s1_writedata,                                 //                                             .writedata
		output wire        leg_g_s1_chipselect,                                //                                             .chipselect
		output wire [0:0]  ps2_avalon_ps2_slave_address,                       //                         ps2_avalon_ps2_slave.address
		output wire        ps2_avalon_ps2_slave_write,                         //                                             .write
		output wire        ps2_avalon_ps2_slave_read,                          //                                             .read
		input  wire [31:0] ps2_avalon_ps2_slave_readdata,                      //                                             .readdata
		output wire [31:0] ps2_avalon_ps2_slave_writedata,                     //                                             .writedata
		output wire [3:0]  ps2_avalon_ps2_slave_byteenable,                    //                                             .byteenable
		input  wire        ps2_avalon_ps2_slave_waitrequest,                   //                                             .waitrequest
		output wire        ps2_avalon_ps2_slave_chipselect,                    //                                             .chipselect
		output wire [24:0] sdram_controller_s1_address,                        //                          sdram_controller_s1.address
		output wire        sdram_controller_s1_write,                          //                                             .write
		output wire        sdram_controller_s1_read,                           //                                             .read
		input  wire [31:0] sdram_controller_s1_readdata,                       //                                             .readdata
		output wire [31:0] sdram_controller_s1_writedata,                      //                                             .writedata
		output wire [3:0]  sdram_controller_s1_byteenable,                     //                                             .byteenable
		input  wire        sdram_controller_s1_readdatavalid,                  //                                             .readdatavalid
		input  wire        sdram_controller_s1_waitrequest,                    //                                             .waitrequest
		output wire        sdram_controller_s1_chipselect,                     //                                             .chipselect
		output wire [1:0]  sev_seg03_s1_address,                               //                                 sev_seg03_s1.address
		output wire        sev_seg03_s1_write,                                 //                                             .write
		input  wire [31:0] sev_seg03_s1_readdata,                              //                                             .readdata
		output wire [31:0] sev_seg03_s1_writedata,                             //                                             .writedata
		output wire        sev_seg03_s1_chipselect,                            //                                             .chipselect
		output wire [1:0]  sev_seg47_s1_address,                               //                                 sev_seg47_s1.address
		output wire        sev_seg47_s1_write,                                 //                                             .write
		input  wire [31:0] sev_seg47_s1_readdata,                              //                                             .readdata
		output wire [31:0] sev_seg47_s1_writedata,                             //                                             .writedata
		output wire        sev_seg47_s1_chipselect,                            //                                             .chipselect
		output wire [19:0] sram_0_avalon_sram_slave_address,                   //                     sram_0_avalon_sram_slave.address
		output wire        sram_0_avalon_sram_slave_write,                     //                                             .write
		output wire        sram_0_avalon_sram_slave_read,                      //                                             .read
		input  wire [15:0] sram_0_avalon_sram_slave_readdata,                  //                                             .readdata
		output wire [15:0] sram_0_avalon_sram_slave_writedata,                 //                                             .writedata
		output wire [1:0]  sram_0_avalon_sram_slave_byteenable,                //                                             .byteenable
		input  wire        sram_0_avalon_sram_slave_readdatavalid,             //                                             .readdatavalid
		output wire [1:0]  switch_s1_address,                                  //                                    switch_s1.address
		output wire        switch_s1_write,                                    //                                             .write
		input  wire [31:0] switch_s1_readdata,                                 //                                             .readdata
		output wire [31:0] switch_s1_writedata,                                //                                             .writedata
		output wire        switch_s1_chipselect,                               //                                             .chipselect
		output wire [1:0]  vga_dma_avalon_dma_control_slave_address,           //             vga_dma_avalon_dma_control_slave.address
		output wire        vga_dma_avalon_dma_control_slave_write,             //                                             .write
		output wire        vga_dma_avalon_dma_control_slave_read,              //                                             .read
		input  wire [31:0] vga_dma_avalon_dma_control_slave_readdata,          //                                             .readdata
		output wire [31:0] vga_dma_avalon_dma_control_slave_writedata,         //                                             .writedata
		output wire [3:0]  vga_dma_avalon_dma_control_slave_byteenable         //                                             .byteenable
	);

	wire          vga_dma_avalon_dma_master_translator_avalon_universal_master_0_waitrequest;   // vga_dma_avalon_dma_master_agent:av_waitrequest -> vga_dma_avalon_dma_master_translator:uav_waitrequest
	wire   [31:0] vga_dma_avalon_dma_master_translator_avalon_universal_master_0_readdata;      // vga_dma_avalon_dma_master_agent:av_readdata -> vga_dma_avalon_dma_master_translator:uav_readdata
	wire          vga_dma_avalon_dma_master_translator_avalon_universal_master_0_debugaccess;   // vga_dma_avalon_dma_master_translator:uav_debugaccess -> vga_dma_avalon_dma_master_agent:av_debugaccess
	wire   [31:0] vga_dma_avalon_dma_master_translator_avalon_universal_master_0_address;       // vga_dma_avalon_dma_master_translator:uav_address -> vga_dma_avalon_dma_master_agent:av_address
	wire          vga_dma_avalon_dma_master_translator_avalon_universal_master_0_read;          // vga_dma_avalon_dma_master_translator:uav_read -> vga_dma_avalon_dma_master_agent:av_read
	wire    [3:0] vga_dma_avalon_dma_master_translator_avalon_universal_master_0_byteenable;    // vga_dma_avalon_dma_master_translator:uav_byteenable -> vga_dma_avalon_dma_master_agent:av_byteenable
	wire          vga_dma_avalon_dma_master_translator_avalon_universal_master_0_readdatavalid; // vga_dma_avalon_dma_master_agent:av_readdatavalid -> vga_dma_avalon_dma_master_translator:uav_readdatavalid
	wire          vga_dma_avalon_dma_master_translator_avalon_universal_master_0_lock;          // vga_dma_avalon_dma_master_translator:uav_lock -> vga_dma_avalon_dma_master_agent:av_lock
	wire          vga_dma_avalon_dma_master_translator_avalon_universal_master_0_write;         // vga_dma_avalon_dma_master_translator:uav_write -> vga_dma_avalon_dma_master_agent:av_write
	wire   [31:0] vga_dma_avalon_dma_master_translator_avalon_universal_master_0_writedata;     // vga_dma_avalon_dma_master_translator:uav_writedata -> vga_dma_avalon_dma_master_agent:av_writedata
	wire    [2:0] vga_dma_avalon_dma_master_translator_avalon_universal_master_0_burstcount;    // vga_dma_avalon_dma_master_translator:uav_burstcount -> vga_dma_avalon_dma_master_agent:av_burstcount
	wire          rsp_mux_src_valid;                                                            // rsp_mux:src_valid -> vga_dma_avalon_dma_master_agent:rp_valid
	wire  [107:0] rsp_mux_src_data;                                                             // rsp_mux:src_data -> vga_dma_avalon_dma_master_agent:rp_data
	wire          rsp_mux_src_ready;                                                            // vga_dma_avalon_dma_master_agent:rp_ready -> rsp_mux:src_ready
	wire    [9:0] rsp_mux_src_channel;                                                          // rsp_mux:src_channel -> vga_dma_avalon_dma_master_agent:rp_channel
	wire          rsp_mux_src_startofpacket;                                                    // rsp_mux:src_startofpacket -> vga_dma_avalon_dma_master_agent:rp_startofpacket
	wire          rsp_mux_src_endofpacket;                                                      // rsp_mux:src_endofpacket -> vga_dma_avalon_dma_master_agent:rp_endofpacket
	wire          mm_bridge_m0_translator_avalon_universal_master_0_waitrequest;                // mm_bridge_m0_agent:av_waitrequest -> mm_bridge_m0_translator:uav_waitrequest
	wire   [31:0] mm_bridge_m0_translator_avalon_universal_master_0_readdata;                   // mm_bridge_m0_agent:av_readdata -> mm_bridge_m0_translator:uav_readdata
	wire          mm_bridge_m0_translator_avalon_universal_master_0_debugaccess;                // mm_bridge_m0_translator:uav_debugaccess -> mm_bridge_m0_agent:av_debugaccess
	wire   [31:0] mm_bridge_m0_translator_avalon_universal_master_0_address;                    // mm_bridge_m0_translator:uav_address -> mm_bridge_m0_agent:av_address
	wire          mm_bridge_m0_translator_avalon_universal_master_0_read;                       // mm_bridge_m0_translator:uav_read -> mm_bridge_m0_agent:av_read
	wire    [3:0] mm_bridge_m0_translator_avalon_universal_master_0_byteenable;                 // mm_bridge_m0_translator:uav_byteenable -> mm_bridge_m0_agent:av_byteenable
	wire          mm_bridge_m0_translator_avalon_universal_master_0_readdatavalid;              // mm_bridge_m0_agent:av_readdatavalid -> mm_bridge_m0_translator:uav_readdatavalid
	wire          mm_bridge_m0_translator_avalon_universal_master_0_lock;                       // mm_bridge_m0_translator:uav_lock -> mm_bridge_m0_agent:av_lock
	wire          mm_bridge_m0_translator_avalon_universal_master_0_write;                      // mm_bridge_m0_translator:uav_write -> mm_bridge_m0_agent:av_write
	wire   [31:0] mm_bridge_m0_translator_avalon_universal_master_0_writedata;                  // mm_bridge_m0_translator:uav_writedata -> mm_bridge_m0_agent:av_writedata
	wire    [2:0] mm_bridge_m0_translator_avalon_universal_master_0_burstcount;                 // mm_bridge_m0_translator:uav_burstcount -> mm_bridge_m0_agent:av_burstcount
	wire          jtag_master_master_translator_avalon_universal_master_0_waitrequest;          // jtag_master_master_agent:av_waitrequest -> jtag_master_master_translator:uav_waitrequest
	wire   [31:0] jtag_master_master_translator_avalon_universal_master_0_readdata;             // jtag_master_master_agent:av_readdata -> jtag_master_master_translator:uav_readdata
	wire          jtag_master_master_translator_avalon_universal_master_0_debugaccess;          // jtag_master_master_translator:uav_debugaccess -> jtag_master_master_agent:av_debugaccess
	wire   [31:0] jtag_master_master_translator_avalon_universal_master_0_address;              // jtag_master_master_translator:uav_address -> jtag_master_master_agent:av_address
	wire          jtag_master_master_translator_avalon_universal_master_0_read;                 // jtag_master_master_translator:uav_read -> jtag_master_master_agent:av_read
	wire    [3:0] jtag_master_master_translator_avalon_universal_master_0_byteenable;           // jtag_master_master_translator:uav_byteenable -> jtag_master_master_agent:av_byteenable
	wire          jtag_master_master_translator_avalon_universal_master_0_readdatavalid;        // jtag_master_master_agent:av_readdatavalid -> jtag_master_master_translator:uav_readdatavalid
	wire          jtag_master_master_translator_avalon_universal_master_0_lock;                 // jtag_master_master_translator:uav_lock -> jtag_master_master_agent:av_lock
	wire          jtag_master_master_translator_avalon_universal_master_0_write;                // jtag_master_master_translator:uav_write -> jtag_master_master_agent:av_write
	wire   [31:0] jtag_master_master_translator_avalon_universal_master_0_writedata;            // jtag_master_master_translator:uav_writedata -> jtag_master_master_agent:av_writedata
	wire    [2:0] jtag_master_master_translator_avalon_universal_master_0_burstcount;           // jtag_master_master_translator:uav_burstcount -> jtag_master_master_agent:av_burstcount
	wire   [15:0] sram_0_avalon_sram_slave_agent_m0_readdata;                                   // sram_0_avalon_sram_slave_translator:uav_readdata -> sram_0_avalon_sram_slave_agent:m0_readdata
	wire          sram_0_avalon_sram_slave_agent_m0_waitrequest;                                // sram_0_avalon_sram_slave_translator:uav_waitrequest -> sram_0_avalon_sram_slave_agent:m0_waitrequest
	wire          sram_0_avalon_sram_slave_agent_m0_debugaccess;                                // sram_0_avalon_sram_slave_agent:m0_debugaccess -> sram_0_avalon_sram_slave_translator:uav_debugaccess
	wire   [31:0] sram_0_avalon_sram_slave_agent_m0_address;                                    // sram_0_avalon_sram_slave_agent:m0_address -> sram_0_avalon_sram_slave_translator:uav_address
	wire    [1:0] sram_0_avalon_sram_slave_agent_m0_byteenable;                                 // sram_0_avalon_sram_slave_agent:m0_byteenable -> sram_0_avalon_sram_slave_translator:uav_byteenable
	wire          sram_0_avalon_sram_slave_agent_m0_read;                                       // sram_0_avalon_sram_slave_agent:m0_read -> sram_0_avalon_sram_slave_translator:uav_read
	wire          sram_0_avalon_sram_slave_agent_m0_readdatavalid;                              // sram_0_avalon_sram_slave_translator:uav_readdatavalid -> sram_0_avalon_sram_slave_agent:m0_readdatavalid
	wire          sram_0_avalon_sram_slave_agent_m0_lock;                                       // sram_0_avalon_sram_slave_agent:m0_lock -> sram_0_avalon_sram_slave_translator:uav_lock
	wire   [15:0] sram_0_avalon_sram_slave_agent_m0_writedata;                                  // sram_0_avalon_sram_slave_agent:m0_writedata -> sram_0_avalon_sram_slave_translator:uav_writedata
	wire          sram_0_avalon_sram_slave_agent_m0_write;                                      // sram_0_avalon_sram_slave_agent:m0_write -> sram_0_avalon_sram_slave_translator:uav_write
	wire    [1:0] sram_0_avalon_sram_slave_agent_m0_burstcount;                                 // sram_0_avalon_sram_slave_agent:m0_burstcount -> sram_0_avalon_sram_slave_translator:uav_burstcount
	wire          sram_0_avalon_sram_slave_agent_rf_source_valid;                               // sram_0_avalon_sram_slave_agent:rf_source_valid -> sram_0_avalon_sram_slave_agent_rsp_fifo:in_valid
	wire   [90:0] sram_0_avalon_sram_slave_agent_rf_source_data;                                // sram_0_avalon_sram_slave_agent:rf_source_data -> sram_0_avalon_sram_slave_agent_rsp_fifo:in_data
	wire          sram_0_avalon_sram_slave_agent_rf_source_ready;                               // sram_0_avalon_sram_slave_agent_rsp_fifo:in_ready -> sram_0_avalon_sram_slave_agent:rf_source_ready
	wire          sram_0_avalon_sram_slave_agent_rf_source_startofpacket;                       // sram_0_avalon_sram_slave_agent:rf_source_startofpacket -> sram_0_avalon_sram_slave_agent_rsp_fifo:in_startofpacket
	wire          sram_0_avalon_sram_slave_agent_rf_source_endofpacket;                         // sram_0_avalon_sram_slave_agent:rf_source_endofpacket -> sram_0_avalon_sram_slave_agent_rsp_fifo:in_endofpacket
	wire          sram_0_avalon_sram_slave_agent_rsp_fifo_out_valid;                            // sram_0_avalon_sram_slave_agent_rsp_fifo:out_valid -> sram_0_avalon_sram_slave_agent:rf_sink_valid
	wire   [90:0] sram_0_avalon_sram_slave_agent_rsp_fifo_out_data;                             // sram_0_avalon_sram_slave_agent_rsp_fifo:out_data -> sram_0_avalon_sram_slave_agent:rf_sink_data
	wire          sram_0_avalon_sram_slave_agent_rsp_fifo_out_ready;                            // sram_0_avalon_sram_slave_agent:rf_sink_ready -> sram_0_avalon_sram_slave_agent_rsp_fifo:out_ready
	wire          sram_0_avalon_sram_slave_agent_rsp_fifo_out_startofpacket;                    // sram_0_avalon_sram_slave_agent_rsp_fifo:out_startofpacket -> sram_0_avalon_sram_slave_agent:rf_sink_startofpacket
	wire          sram_0_avalon_sram_slave_agent_rsp_fifo_out_endofpacket;                      // sram_0_avalon_sram_slave_agent_rsp_fifo:out_endofpacket -> sram_0_avalon_sram_slave_agent:rf_sink_endofpacket
	wire          sram_0_avalon_sram_slave_agent_rdata_fifo_src_valid;                          // sram_0_avalon_sram_slave_agent:rdata_fifo_src_valid -> sram_0_avalon_sram_slave_agent_rdata_fifo:in_valid
	wire   [17:0] sram_0_avalon_sram_slave_agent_rdata_fifo_src_data;                           // sram_0_avalon_sram_slave_agent:rdata_fifo_src_data -> sram_0_avalon_sram_slave_agent_rdata_fifo:in_data
	wire          sram_0_avalon_sram_slave_agent_rdata_fifo_src_ready;                          // sram_0_avalon_sram_slave_agent_rdata_fifo:in_ready -> sram_0_avalon_sram_slave_agent:rdata_fifo_src_ready
	wire   [31:0] vga_dma_avalon_dma_control_slave_agent_m0_readdata;                           // vga_dma_avalon_dma_control_slave_translator:uav_readdata -> vga_dma_avalon_dma_control_slave_agent:m0_readdata
	wire          vga_dma_avalon_dma_control_slave_agent_m0_waitrequest;                        // vga_dma_avalon_dma_control_slave_translator:uav_waitrequest -> vga_dma_avalon_dma_control_slave_agent:m0_waitrequest
	wire          vga_dma_avalon_dma_control_slave_agent_m0_debugaccess;                        // vga_dma_avalon_dma_control_slave_agent:m0_debugaccess -> vga_dma_avalon_dma_control_slave_translator:uav_debugaccess
	wire   [31:0] vga_dma_avalon_dma_control_slave_agent_m0_address;                            // vga_dma_avalon_dma_control_slave_agent:m0_address -> vga_dma_avalon_dma_control_slave_translator:uav_address
	wire    [3:0] vga_dma_avalon_dma_control_slave_agent_m0_byteenable;                         // vga_dma_avalon_dma_control_slave_agent:m0_byteenable -> vga_dma_avalon_dma_control_slave_translator:uav_byteenable
	wire          vga_dma_avalon_dma_control_slave_agent_m0_read;                               // vga_dma_avalon_dma_control_slave_agent:m0_read -> vga_dma_avalon_dma_control_slave_translator:uav_read
	wire          vga_dma_avalon_dma_control_slave_agent_m0_readdatavalid;                      // vga_dma_avalon_dma_control_slave_translator:uav_readdatavalid -> vga_dma_avalon_dma_control_slave_agent:m0_readdatavalid
	wire          vga_dma_avalon_dma_control_slave_agent_m0_lock;                               // vga_dma_avalon_dma_control_slave_agent:m0_lock -> vga_dma_avalon_dma_control_slave_translator:uav_lock
	wire   [31:0] vga_dma_avalon_dma_control_slave_agent_m0_writedata;                          // vga_dma_avalon_dma_control_slave_agent:m0_writedata -> vga_dma_avalon_dma_control_slave_translator:uav_writedata
	wire          vga_dma_avalon_dma_control_slave_agent_m0_write;                              // vga_dma_avalon_dma_control_slave_agent:m0_write -> vga_dma_avalon_dma_control_slave_translator:uav_write
	wire    [2:0] vga_dma_avalon_dma_control_slave_agent_m0_burstcount;                         // vga_dma_avalon_dma_control_slave_agent:m0_burstcount -> vga_dma_avalon_dma_control_slave_translator:uav_burstcount
	wire          vga_dma_avalon_dma_control_slave_agent_rf_source_valid;                       // vga_dma_avalon_dma_control_slave_agent:rf_source_valid -> vga_dma_avalon_dma_control_slave_agent_rsp_fifo:in_valid
	wire  [108:0] vga_dma_avalon_dma_control_slave_agent_rf_source_data;                        // vga_dma_avalon_dma_control_slave_agent:rf_source_data -> vga_dma_avalon_dma_control_slave_agent_rsp_fifo:in_data
	wire          vga_dma_avalon_dma_control_slave_agent_rf_source_ready;                       // vga_dma_avalon_dma_control_slave_agent_rsp_fifo:in_ready -> vga_dma_avalon_dma_control_slave_agent:rf_source_ready
	wire          vga_dma_avalon_dma_control_slave_agent_rf_source_startofpacket;               // vga_dma_avalon_dma_control_slave_agent:rf_source_startofpacket -> vga_dma_avalon_dma_control_slave_agent_rsp_fifo:in_startofpacket
	wire          vga_dma_avalon_dma_control_slave_agent_rf_source_endofpacket;                 // vga_dma_avalon_dma_control_slave_agent:rf_source_endofpacket -> vga_dma_avalon_dma_control_slave_agent_rsp_fifo:in_endofpacket
	wire          vga_dma_avalon_dma_control_slave_agent_rsp_fifo_out_valid;                    // vga_dma_avalon_dma_control_slave_agent_rsp_fifo:out_valid -> vga_dma_avalon_dma_control_slave_agent:rf_sink_valid
	wire  [108:0] vga_dma_avalon_dma_control_slave_agent_rsp_fifo_out_data;                     // vga_dma_avalon_dma_control_slave_agent_rsp_fifo:out_data -> vga_dma_avalon_dma_control_slave_agent:rf_sink_data
	wire          vga_dma_avalon_dma_control_slave_agent_rsp_fifo_out_ready;                    // vga_dma_avalon_dma_control_slave_agent:rf_sink_ready -> vga_dma_avalon_dma_control_slave_agent_rsp_fifo:out_ready
	wire          vga_dma_avalon_dma_control_slave_agent_rsp_fifo_out_startofpacket;            // vga_dma_avalon_dma_control_slave_agent_rsp_fifo:out_startofpacket -> vga_dma_avalon_dma_control_slave_agent:rf_sink_startofpacket
	wire          vga_dma_avalon_dma_control_slave_agent_rsp_fifo_out_endofpacket;              // vga_dma_avalon_dma_control_slave_agent_rsp_fifo:out_endofpacket -> vga_dma_avalon_dma_control_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_001_src_valid;                                                        // cmd_mux_001:src_valid -> vga_dma_avalon_dma_control_slave_agent:cp_valid
	wire  [107:0] cmd_mux_001_src_data;                                                         // cmd_mux_001:src_data -> vga_dma_avalon_dma_control_slave_agent:cp_data
	wire          cmd_mux_001_src_ready;                                                        // vga_dma_avalon_dma_control_slave_agent:cp_ready -> cmd_mux_001:src_ready
	wire    [9:0] cmd_mux_001_src_channel;                                                      // cmd_mux_001:src_channel -> vga_dma_avalon_dma_control_slave_agent:cp_channel
	wire          cmd_mux_001_src_startofpacket;                                                // cmd_mux_001:src_startofpacket -> vga_dma_avalon_dma_control_slave_agent:cp_startofpacket
	wire          cmd_mux_001_src_endofpacket;                                                  // cmd_mux_001:src_endofpacket -> vga_dma_avalon_dma_control_slave_agent:cp_endofpacket
	wire   [31:0] ps2_avalon_ps2_slave_agent_m0_readdata;                                       // ps2_avalon_ps2_slave_translator:uav_readdata -> ps2_avalon_ps2_slave_agent:m0_readdata
	wire          ps2_avalon_ps2_slave_agent_m0_waitrequest;                                    // ps2_avalon_ps2_slave_translator:uav_waitrequest -> ps2_avalon_ps2_slave_agent:m0_waitrequest
	wire          ps2_avalon_ps2_slave_agent_m0_debugaccess;                                    // ps2_avalon_ps2_slave_agent:m0_debugaccess -> ps2_avalon_ps2_slave_translator:uav_debugaccess
	wire   [31:0] ps2_avalon_ps2_slave_agent_m0_address;                                        // ps2_avalon_ps2_slave_agent:m0_address -> ps2_avalon_ps2_slave_translator:uav_address
	wire    [3:0] ps2_avalon_ps2_slave_agent_m0_byteenable;                                     // ps2_avalon_ps2_slave_agent:m0_byteenable -> ps2_avalon_ps2_slave_translator:uav_byteenable
	wire          ps2_avalon_ps2_slave_agent_m0_read;                                           // ps2_avalon_ps2_slave_agent:m0_read -> ps2_avalon_ps2_slave_translator:uav_read
	wire          ps2_avalon_ps2_slave_agent_m0_readdatavalid;                                  // ps2_avalon_ps2_slave_translator:uav_readdatavalid -> ps2_avalon_ps2_slave_agent:m0_readdatavalid
	wire          ps2_avalon_ps2_slave_agent_m0_lock;                                           // ps2_avalon_ps2_slave_agent:m0_lock -> ps2_avalon_ps2_slave_translator:uav_lock
	wire   [31:0] ps2_avalon_ps2_slave_agent_m0_writedata;                                      // ps2_avalon_ps2_slave_agent:m0_writedata -> ps2_avalon_ps2_slave_translator:uav_writedata
	wire          ps2_avalon_ps2_slave_agent_m0_write;                                          // ps2_avalon_ps2_slave_agent:m0_write -> ps2_avalon_ps2_slave_translator:uav_write
	wire    [2:0] ps2_avalon_ps2_slave_agent_m0_burstcount;                                     // ps2_avalon_ps2_slave_agent:m0_burstcount -> ps2_avalon_ps2_slave_translator:uav_burstcount
	wire          ps2_avalon_ps2_slave_agent_rf_source_valid;                                   // ps2_avalon_ps2_slave_agent:rf_source_valid -> ps2_avalon_ps2_slave_agent_rsp_fifo:in_valid
	wire  [108:0] ps2_avalon_ps2_slave_agent_rf_source_data;                                    // ps2_avalon_ps2_slave_agent:rf_source_data -> ps2_avalon_ps2_slave_agent_rsp_fifo:in_data
	wire          ps2_avalon_ps2_slave_agent_rf_source_ready;                                   // ps2_avalon_ps2_slave_agent_rsp_fifo:in_ready -> ps2_avalon_ps2_slave_agent:rf_source_ready
	wire          ps2_avalon_ps2_slave_agent_rf_source_startofpacket;                           // ps2_avalon_ps2_slave_agent:rf_source_startofpacket -> ps2_avalon_ps2_slave_agent_rsp_fifo:in_startofpacket
	wire          ps2_avalon_ps2_slave_agent_rf_source_endofpacket;                             // ps2_avalon_ps2_slave_agent:rf_source_endofpacket -> ps2_avalon_ps2_slave_agent_rsp_fifo:in_endofpacket
	wire          ps2_avalon_ps2_slave_agent_rsp_fifo_out_valid;                                // ps2_avalon_ps2_slave_agent_rsp_fifo:out_valid -> ps2_avalon_ps2_slave_agent:rf_sink_valid
	wire  [108:0] ps2_avalon_ps2_slave_agent_rsp_fifo_out_data;                                 // ps2_avalon_ps2_slave_agent_rsp_fifo:out_data -> ps2_avalon_ps2_slave_agent:rf_sink_data
	wire          ps2_avalon_ps2_slave_agent_rsp_fifo_out_ready;                                // ps2_avalon_ps2_slave_agent:rf_sink_ready -> ps2_avalon_ps2_slave_agent_rsp_fifo:out_ready
	wire          ps2_avalon_ps2_slave_agent_rsp_fifo_out_startofpacket;                        // ps2_avalon_ps2_slave_agent_rsp_fifo:out_startofpacket -> ps2_avalon_ps2_slave_agent:rf_sink_startofpacket
	wire          ps2_avalon_ps2_slave_agent_rsp_fifo_out_endofpacket;                          // ps2_avalon_ps2_slave_agent_rsp_fifo:out_endofpacket -> ps2_avalon_ps2_slave_agent:rf_sink_endofpacket
	wire          cmd_mux_002_src_valid;                                                        // cmd_mux_002:src_valid -> ps2_avalon_ps2_slave_agent:cp_valid
	wire  [107:0] cmd_mux_002_src_data;                                                         // cmd_mux_002:src_data -> ps2_avalon_ps2_slave_agent:cp_data
	wire          cmd_mux_002_src_ready;                                                        // ps2_avalon_ps2_slave_agent:cp_ready -> cmd_mux_002:src_ready
	wire    [9:0] cmd_mux_002_src_channel;                                                      // cmd_mux_002:src_channel -> ps2_avalon_ps2_slave_agent:cp_channel
	wire          cmd_mux_002_src_startofpacket;                                                // cmd_mux_002:src_startofpacket -> ps2_avalon_ps2_slave_agent:cp_startofpacket
	wire          cmd_mux_002_src_endofpacket;                                                  // cmd_mux_002:src_endofpacket -> ps2_avalon_ps2_slave_agent:cp_endofpacket
	wire   [31:0] sdram_controller_s1_agent_m0_readdata;                                        // sdram_controller_s1_translator:uav_readdata -> sdram_controller_s1_agent:m0_readdata
	wire          sdram_controller_s1_agent_m0_waitrequest;                                     // sdram_controller_s1_translator:uav_waitrequest -> sdram_controller_s1_agent:m0_waitrequest
	wire          sdram_controller_s1_agent_m0_debugaccess;                                     // sdram_controller_s1_agent:m0_debugaccess -> sdram_controller_s1_translator:uav_debugaccess
	wire   [31:0] sdram_controller_s1_agent_m0_address;                                         // sdram_controller_s1_agent:m0_address -> sdram_controller_s1_translator:uav_address
	wire    [3:0] sdram_controller_s1_agent_m0_byteenable;                                      // sdram_controller_s1_agent:m0_byteenable -> sdram_controller_s1_translator:uav_byteenable
	wire          sdram_controller_s1_agent_m0_read;                                            // sdram_controller_s1_agent:m0_read -> sdram_controller_s1_translator:uav_read
	wire          sdram_controller_s1_agent_m0_readdatavalid;                                   // sdram_controller_s1_translator:uav_readdatavalid -> sdram_controller_s1_agent:m0_readdatavalid
	wire          sdram_controller_s1_agent_m0_lock;                                            // sdram_controller_s1_agent:m0_lock -> sdram_controller_s1_translator:uav_lock
	wire   [31:0] sdram_controller_s1_agent_m0_writedata;                                       // sdram_controller_s1_agent:m0_writedata -> sdram_controller_s1_translator:uav_writedata
	wire          sdram_controller_s1_agent_m0_write;                                           // sdram_controller_s1_agent:m0_write -> sdram_controller_s1_translator:uav_write
	wire    [2:0] sdram_controller_s1_agent_m0_burstcount;                                      // sdram_controller_s1_agent:m0_burstcount -> sdram_controller_s1_translator:uav_burstcount
	wire          sdram_controller_s1_agent_rf_source_valid;                                    // sdram_controller_s1_agent:rf_source_valid -> sdram_controller_s1_agent_rsp_fifo:in_valid
	wire  [108:0] sdram_controller_s1_agent_rf_source_data;                                     // sdram_controller_s1_agent:rf_source_data -> sdram_controller_s1_agent_rsp_fifo:in_data
	wire          sdram_controller_s1_agent_rf_source_ready;                                    // sdram_controller_s1_agent_rsp_fifo:in_ready -> sdram_controller_s1_agent:rf_source_ready
	wire          sdram_controller_s1_agent_rf_source_startofpacket;                            // sdram_controller_s1_agent:rf_source_startofpacket -> sdram_controller_s1_agent_rsp_fifo:in_startofpacket
	wire          sdram_controller_s1_agent_rf_source_endofpacket;                              // sdram_controller_s1_agent:rf_source_endofpacket -> sdram_controller_s1_agent_rsp_fifo:in_endofpacket
	wire          sdram_controller_s1_agent_rsp_fifo_out_valid;                                 // sdram_controller_s1_agent_rsp_fifo:out_valid -> sdram_controller_s1_agent:rf_sink_valid
	wire  [108:0] sdram_controller_s1_agent_rsp_fifo_out_data;                                  // sdram_controller_s1_agent_rsp_fifo:out_data -> sdram_controller_s1_agent:rf_sink_data
	wire          sdram_controller_s1_agent_rsp_fifo_out_ready;                                 // sdram_controller_s1_agent:rf_sink_ready -> sdram_controller_s1_agent_rsp_fifo:out_ready
	wire          sdram_controller_s1_agent_rsp_fifo_out_startofpacket;                         // sdram_controller_s1_agent_rsp_fifo:out_startofpacket -> sdram_controller_s1_agent:rf_sink_startofpacket
	wire          sdram_controller_s1_agent_rsp_fifo_out_endofpacket;                           // sdram_controller_s1_agent_rsp_fifo:out_endofpacket -> sdram_controller_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_003_src_valid;                                                        // cmd_mux_003:src_valid -> sdram_controller_s1_agent:cp_valid
	wire  [107:0] cmd_mux_003_src_data;                                                         // cmd_mux_003:src_data -> sdram_controller_s1_agent:cp_data
	wire          cmd_mux_003_src_ready;                                                        // sdram_controller_s1_agent:cp_ready -> cmd_mux_003:src_ready
	wire    [9:0] cmd_mux_003_src_channel;                                                      // cmd_mux_003:src_channel -> sdram_controller_s1_agent:cp_channel
	wire          cmd_mux_003_src_startofpacket;                                                // cmd_mux_003:src_startofpacket -> sdram_controller_s1_agent:cp_startofpacket
	wire          cmd_mux_003_src_endofpacket;                                                  // cmd_mux_003:src_endofpacket -> sdram_controller_s1_agent:cp_endofpacket
	wire   [31:0] leg_g_s1_agent_m0_readdata;                                                   // leg_g_s1_translator:uav_readdata -> leg_g_s1_agent:m0_readdata
	wire          leg_g_s1_agent_m0_waitrequest;                                                // leg_g_s1_translator:uav_waitrequest -> leg_g_s1_agent:m0_waitrequest
	wire          leg_g_s1_agent_m0_debugaccess;                                                // leg_g_s1_agent:m0_debugaccess -> leg_g_s1_translator:uav_debugaccess
	wire   [31:0] leg_g_s1_agent_m0_address;                                                    // leg_g_s1_agent:m0_address -> leg_g_s1_translator:uav_address
	wire    [3:0] leg_g_s1_agent_m0_byteenable;                                                 // leg_g_s1_agent:m0_byteenable -> leg_g_s1_translator:uav_byteenable
	wire          leg_g_s1_agent_m0_read;                                                       // leg_g_s1_agent:m0_read -> leg_g_s1_translator:uav_read
	wire          leg_g_s1_agent_m0_readdatavalid;                                              // leg_g_s1_translator:uav_readdatavalid -> leg_g_s1_agent:m0_readdatavalid
	wire          leg_g_s1_agent_m0_lock;                                                       // leg_g_s1_agent:m0_lock -> leg_g_s1_translator:uav_lock
	wire   [31:0] leg_g_s1_agent_m0_writedata;                                                  // leg_g_s1_agent:m0_writedata -> leg_g_s1_translator:uav_writedata
	wire          leg_g_s1_agent_m0_write;                                                      // leg_g_s1_agent:m0_write -> leg_g_s1_translator:uav_write
	wire    [2:0] leg_g_s1_agent_m0_burstcount;                                                 // leg_g_s1_agent:m0_burstcount -> leg_g_s1_translator:uav_burstcount
	wire          leg_g_s1_agent_rf_source_valid;                                               // leg_g_s1_agent:rf_source_valid -> leg_g_s1_agent_rsp_fifo:in_valid
	wire  [108:0] leg_g_s1_agent_rf_source_data;                                                // leg_g_s1_agent:rf_source_data -> leg_g_s1_agent_rsp_fifo:in_data
	wire          leg_g_s1_agent_rf_source_ready;                                               // leg_g_s1_agent_rsp_fifo:in_ready -> leg_g_s1_agent:rf_source_ready
	wire          leg_g_s1_agent_rf_source_startofpacket;                                       // leg_g_s1_agent:rf_source_startofpacket -> leg_g_s1_agent_rsp_fifo:in_startofpacket
	wire          leg_g_s1_agent_rf_source_endofpacket;                                         // leg_g_s1_agent:rf_source_endofpacket -> leg_g_s1_agent_rsp_fifo:in_endofpacket
	wire          leg_g_s1_agent_rsp_fifo_out_valid;                                            // leg_g_s1_agent_rsp_fifo:out_valid -> leg_g_s1_agent:rf_sink_valid
	wire  [108:0] leg_g_s1_agent_rsp_fifo_out_data;                                             // leg_g_s1_agent_rsp_fifo:out_data -> leg_g_s1_agent:rf_sink_data
	wire          leg_g_s1_agent_rsp_fifo_out_ready;                                            // leg_g_s1_agent:rf_sink_ready -> leg_g_s1_agent_rsp_fifo:out_ready
	wire          leg_g_s1_agent_rsp_fifo_out_startofpacket;                                    // leg_g_s1_agent_rsp_fifo:out_startofpacket -> leg_g_s1_agent:rf_sink_startofpacket
	wire          leg_g_s1_agent_rsp_fifo_out_endofpacket;                                      // leg_g_s1_agent_rsp_fifo:out_endofpacket -> leg_g_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_004_src_valid;                                                        // cmd_mux_004:src_valid -> leg_g_s1_agent:cp_valid
	wire  [107:0] cmd_mux_004_src_data;                                                         // cmd_mux_004:src_data -> leg_g_s1_agent:cp_data
	wire          cmd_mux_004_src_ready;                                                        // leg_g_s1_agent:cp_ready -> cmd_mux_004:src_ready
	wire    [9:0] cmd_mux_004_src_channel;                                                      // cmd_mux_004:src_channel -> leg_g_s1_agent:cp_channel
	wire          cmd_mux_004_src_startofpacket;                                                // cmd_mux_004:src_startofpacket -> leg_g_s1_agent:cp_startofpacket
	wire          cmd_mux_004_src_endofpacket;                                                  // cmd_mux_004:src_endofpacket -> leg_g_s1_agent:cp_endofpacket
	wire   [31:0] switch_s1_agent_m0_readdata;                                                  // switch_s1_translator:uav_readdata -> switch_s1_agent:m0_readdata
	wire          switch_s1_agent_m0_waitrequest;                                               // switch_s1_translator:uav_waitrequest -> switch_s1_agent:m0_waitrequest
	wire          switch_s1_agent_m0_debugaccess;                                               // switch_s1_agent:m0_debugaccess -> switch_s1_translator:uav_debugaccess
	wire   [31:0] switch_s1_agent_m0_address;                                                   // switch_s1_agent:m0_address -> switch_s1_translator:uav_address
	wire    [3:0] switch_s1_agent_m0_byteenable;                                                // switch_s1_agent:m0_byteenable -> switch_s1_translator:uav_byteenable
	wire          switch_s1_agent_m0_read;                                                      // switch_s1_agent:m0_read -> switch_s1_translator:uav_read
	wire          switch_s1_agent_m0_readdatavalid;                                             // switch_s1_translator:uav_readdatavalid -> switch_s1_agent:m0_readdatavalid
	wire          switch_s1_agent_m0_lock;                                                      // switch_s1_agent:m0_lock -> switch_s1_translator:uav_lock
	wire   [31:0] switch_s1_agent_m0_writedata;                                                 // switch_s1_agent:m0_writedata -> switch_s1_translator:uav_writedata
	wire          switch_s1_agent_m0_write;                                                     // switch_s1_agent:m0_write -> switch_s1_translator:uav_write
	wire    [2:0] switch_s1_agent_m0_burstcount;                                                // switch_s1_agent:m0_burstcount -> switch_s1_translator:uav_burstcount
	wire          switch_s1_agent_rf_source_valid;                                              // switch_s1_agent:rf_source_valid -> switch_s1_agent_rsp_fifo:in_valid
	wire  [108:0] switch_s1_agent_rf_source_data;                                               // switch_s1_agent:rf_source_data -> switch_s1_agent_rsp_fifo:in_data
	wire          switch_s1_agent_rf_source_ready;                                              // switch_s1_agent_rsp_fifo:in_ready -> switch_s1_agent:rf_source_ready
	wire          switch_s1_agent_rf_source_startofpacket;                                      // switch_s1_agent:rf_source_startofpacket -> switch_s1_agent_rsp_fifo:in_startofpacket
	wire          switch_s1_agent_rf_source_endofpacket;                                        // switch_s1_agent:rf_source_endofpacket -> switch_s1_agent_rsp_fifo:in_endofpacket
	wire          switch_s1_agent_rsp_fifo_out_valid;                                           // switch_s1_agent_rsp_fifo:out_valid -> switch_s1_agent:rf_sink_valid
	wire  [108:0] switch_s1_agent_rsp_fifo_out_data;                                            // switch_s1_agent_rsp_fifo:out_data -> switch_s1_agent:rf_sink_data
	wire          switch_s1_agent_rsp_fifo_out_ready;                                           // switch_s1_agent:rf_sink_ready -> switch_s1_agent_rsp_fifo:out_ready
	wire          switch_s1_agent_rsp_fifo_out_startofpacket;                                   // switch_s1_agent_rsp_fifo:out_startofpacket -> switch_s1_agent:rf_sink_startofpacket
	wire          switch_s1_agent_rsp_fifo_out_endofpacket;                                     // switch_s1_agent_rsp_fifo:out_endofpacket -> switch_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_005_src_valid;                                                        // cmd_mux_005:src_valid -> switch_s1_agent:cp_valid
	wire  [107:0] cmd_mux_005_src_data;                                                         // cmd_mux_005:src_data -> switch_s1_agent:cp_data
	wire          cmd_mux_005_src_ready;                                                        // switch_s1_agent:cp_ready -> cmd_mux_005:src_ready
	wire    [9:0] cmd_mux_005_src_channel;                                                      // cmd_mux_005:src_channel -> switch_s1_agent:cp_channel
	wire          cmd_mux_005_src_startofpacket;                                                // cmd_mux_005:src_startofpacket -> switch_s1_agent:cp_startofpacket
	wire          cmd_mux_005_src_endofpacket;                                                  // cmd_mux_005:src_endofpacket -> switch_s1_agent:cp_endofpacket
	wire   [31:0] key_s1_agent_m0_readdata;                                                     // key_s1_translator:uav_readdata -> key_s1_agent:m0_readdata
	wire          key_s1_agent_m0_waitrequest;                                                  // key_s1_translator:uav_waitrequest -> key_s1_agent:m0_waitrequest
	wire          key_s1_agent_m0_debugaccess;                                                  // key_s1_agent:m0_debugaccess -> key_s1_translator:uav_debugaccess
	wire   [31:0] key_s1_agent_m0_address;                                                      // key_s1_agent:m0_address -> key_s1_translator:uav_address
	wire    [3:0] key_s1_agent_m0_byteenable;                                                   // key_s1_agent:m0_byteenable -> key_s1_translator:uav_byteenable
	wire          key_s1_agent_m0_read;                                                         // key_s1_agent:m0_read -> key_s1_translator:uav_read
	wire          key_s1_agent_m0_readdatavalid;                                                // key_s1_translator:uav_readdatavalid -> key_s1_agent:m0_readdatavalid
	wire          key_s1_agent_m0_lock;                                                         // key_s1_agent:m0_lock -> key_s1_translator:uav_lock
	wire   [31:0] key_s1_agent_m0_writedata;                                                    // key_s1_agent:m0_writedata -> key_s1_translator:uav_writedata
	wire          key_s1_agent_m0_write;                                                        // key_s1_agent:m0_write -> key_s1_translator:uav_write
	wire    [2:0] key_s1_agent_m0_burstcount;                                                   // key_s1_agent:m0_burstcount -> key_s1_translator:uav_burstcount
	wire          key_s1_agent_rf_source_valid;                                                 // key_s1_agent:rf_source_valid -> key_s1_agent_rsp_fifo:in_valid
	wire  [108:0] key_s1_agent_rf_source_data;                                                  // key_s1_agent:rf_source_data -> key_s1_agent_rsp_fifo:in_data
	wire          key_s1_agent_rf_source_ready;                                                 // key_s1_agent_rsp_fifo:in_ready -> key_s1_agent:rf_source_ready
	wire          key_s1_agent_rf_source_startofpacket;                                         // key_s1_agent:rf_source_startofpacket -> key_s1_agent_rsp_fifo:in_startofpacket
	wire          key_s1_agent_rf_source_endofpacket;                                           // key_s1_agent:rf_source_endofpacket -> key_s1_agent_rsp_fifo:in_endofpacket
	wire          key_s1_agent_rsp_fifo_out_valid;                                              // key_s1_agent_rsp_fifo:out_valid -> key_s1_agent:rf_sink_valid
	wire  [108:0] key_s1_agent_rsp_fifo_out_data;                                               // key_s1_agent_rsp_fifo:out_data -> key_s1_agent:rf_sink_data
	wire          key_s1_agent_rsp_fifo_out_ready;                                              // key_s1_agent:rf_sink_ready -> key_s1_agent_rsp_fifo:out_ready
	wire          key_s1_agent_rsp_fifo_out_startofpacket;                                      // key_s1_agent_rsp_fifo:out_startofpacket -> key_s1_agent:rf_sink_startofpacket
	wire          key_s1_agent_rsp_fifo_out_endofpacket;                                        // key_s1_agent_rsp_fifo:out_endofpacket -> key_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_006_src_valid;                                                        // cmd_mux_006:src_valid -> key_s1_agent:cp_valid
	wire  [107:0] cmd_mux_006_src_data;                                                         // cmd_mux_006:src_data -> key_s1_agent:cp_data
	wire          cmd_mux_006_src_ready;                                                        // key_s1_agent:cp_ready -> cmd_mux_006:src_ready
	wire    [9:0] cmd_mux_006_src_channel;                                                      // cmd_mux_006:src_channel -> key_s1_agent:cp_channel
	wire          cmd_mux_006_src_startofpacket;                                                // cmd_mux_006:src_startofpacket -> key_s1_agent:cp_startofpacket
	wire          cmd_mux_006_src_endofpacket;                                                  // cmd_mux_006:src_endofpacket -> key_s1_agent:cp_endofpacket
	wire   [31:0] led_r_s1_agent_m0_readdata;                                                   // led_r_s1_translator:uav_readdata -> led_r_s1_agent:m0_readdata
	wire          led_r_s1_agent_m0_waitrequest;                                                // led_r_s1_translator:uav_waitrequest -> led_r_s1_agent:m0_waitrequest
	wire          led_r_s1_agent_m0_debugaccess;                                                // led_r_s1_agent:m0_debugaccess -> led_r_s1_translator:uav_debugaccess
	wire   [31:0] led_r_s1_agent_m0_address;                                                    // led_r_s1_agent:m0_address -> led_r_s1_translator:uav_address
	wire    [3:0] led_r_s1_agent_m0_byteenable;                                                 // led_r_s1_agent:m0_byteenable -> led_r_s1_translator:uav_byteenable
	wire          led_r_s1_agent_m0_read;                                                       // led_r_s1_agent:m0_read -> led_r_s1_translator:uav_read
	wire          led_r_s1_agent_m0_readdatavalid;                                              // led_r_s1_translator:uav_readdatavalid -> led_r_s1_agent:m0_readdatavalid
	wire          led_r_s1_agent_m0_lock;                                                       // led_r_s1_agent:m0_lock -> led_r_s1_translator:uav_lock
	wire   [31:0] led_r_s1_agent_m0_writedata;                                                  // led_r_s1_agent:m0_writedata -> led_r_s1_translator:uav_writedata
	wire          led_r_s1_agent_m0_write;                                                      // led_r_s1_agent:m0_write -> led_r_s1_translator:uav_write
	wire    [2:0] led_r_s1_agent_m0_burstcount;                                                 // led_r_s1_agent:m0_burstcount -> led_r_s1_translator:uav_burstcount
	wire          led_r_s1_agent_rf_source_valid;                                               // led_r_s1_agent:rf_source_valid -> led_r_s1_agent_rsp_fifo:in_valid
	wire  [108:0] led_r_s1_agent_rf_source_data;                                                // led_r_s1_agent:rf_source_data -> led_r_s1_agent_rsp_fifo:in_data
	wire          led_r_s1_agent_rf_source_ready;                                               // led_r_s1_agent_rsp_fifo:in_ready -> led_r_s1_agent:rf_source_ready
	wire          led_r_s1_agent_rf_source_startofpacket;                                       // led_r_s1_agent:rf_source_startofpacket -> led_r_s1_agent_rsp_fifo:in_startofpacket
	wire          led_r_s1_agent_rf_source_endofpacket;                                         // led_r_s1_agent:rf_source_endofpacket -> led_r_s1_agent_rsp_fifo:in_endofpacket
	wire          led_r_s1_agent_rsp_fifo_out_valid;                                            // led_r_s1_agent_rsp_fifo:out_valid -> led_r_s1_agent:rf_sink_valid
	wire  [108:0] led_r_s1_agent_rsp_fifo_out_data;                                             // led_r_s1_agent_rsp_fifo:out_data -> led_r_s1_agent:rf_sink_data
	wire          led_r_s1_agent_rsp_fifo_out_ready;                                            // led_r_s1_agent:rf_sink_ready -> led_r_s1_agent_rsp_fifo:out_ready
	wire          led_r_s1_agent_rsp_fifo_out_startofpacket;                                    // led_r_s1_agent_rsp_fifo:out_startofpacket -> led_r_s1_agent:rf_sink_startofpacket
	wire          led_r_s1_agent_rsp_fifo_out_endofpacket;                                      // led_r_s1_agent_rsp_fifo:out_endofpacket -> led_r_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_007_src_valid;                                                        // cmd_mux_007:src_valid -> led_r_s1_agent:cp_valid
	wire  [107:0] cmd_mux_007_src_data;                                                         // cmd_mux_007:src_data -> led_r_s1_agent:cp_data
	wire          cmd_mux_007_src_ready;                                                        // led_r_s1_agent:cp_ready -> cmd_mux_007:src_ready
	wire    [9:0] cmd_mux_007_src_channel;                                                      // cmd_mux_007:src_channel -> led_r_s1_agent:cp_channel
	wire          cmd_mux_007_src_startofpacket;                                                // cmd_mux_007:src_startofpacket -> led_r_s1_agent:cp_startofpacket
	wire          cmd_mux_007_src_endofpacket;                                                  // cmd_mux_007:src_endofpacket -> led_r_s1_agent:cp_endofpacket
	wire   [31:0] sev_seg03_s1_agent_m0_readdata;                                               // sev_seg03_s1_translator:uav_readdata -> sev_seg03_s1_agent:m0_readdata
	wire          sev_seg03_s1_agent_m0_waitrequest;                                            // sev_seg03_s1_translator:uav_waitrequest -> sev_seg03_s1_agent:m0_waitrequest
	wire          sev_seg03_s1_agent_m0_debugaccess;                                            // sev_seg03_s1_agent:m0_debugaccess -> sev_seg03_s1_translator:uav_debugaccess
	wire   [31:0] sev_seg03_s1_agent_m0_address;                                                // sev_seg03_s1_agent:m0_address -> sev_seg03_s1_translator:uav_address
	wire    [3:0] sev_seg03_s1_agent_m0_byteenable;                                             // sev_seg03_s1_agent:m0_byteenable -> sev_seg03_s1_translator:uav_byteenable
	wire          sev_seg03_s1_agent_m0_read;                                                   // sev_seg03_s1_agent:m0_read -> sev_seg03_s1_translator:uav_read
	wire          sev_seg03_s1_agent_m0_readdatavalid;                                          // sev_seg03_s1_translator:uav_readdatavalid -> sev_seg03_s1_agent:m0_readdatavalid
	wire          sev_seg03_s1_agent_m0_lock;                                                   // sev_seg03_s1_agent:m0_lock -> sev_seg03_s1_translator:uav_lock
	wire   [31:0] sev_seg03_s1_agent_m0_writedata;                                              // sev_seg03_s1_agent:m0_writedata -> sev_seg03_s1_translator:uav_writedata
	wire          sev_seg03_s1_agent_m0_write;                                                  // sev_seg03_s1_agent:m0_write -> sev_seg03_s1_translator:uav_write
	wire    [2:0] sev_seg03_s1_agent_m0_burstcount;                                             // sev_seg03_s1_agent:m0_burstcount -> sev_seg03_s1_translator:uav_burstcount
	wire          sev_seg03_s1_agent_rf_source_valid;                                           // sev_seg03_s1_agent:rf_source_valid -> sev_seg03_s1_agent_rsp_fifo:in_valid
	wire  [108:0] sev_seg03_s1_agent_rf_source_data;                                            // sev_seg03_s1_agent:rf_source_data -> sev_seg03_s1_agent_rsp_fifo:in_data
	wire          sev_seg03_s1_agent_rf_source_ready;                                           // sev_seg03_s1_agent_rsp_fifo:in_ready -> sev_seg03_s1_agent:rf_source_ready
	wire          sev_seg03_s1_agent_rf_source_startofpacket;                                   // sev_seg03_s1_agent:rf_source_startofpacket -> sev_seg03_s1_agent_rsp_fifo:in_startofpacket
	wire          sev_seg03_s1_agent_rf_source_endofpacket;                                     // sev_seg03_s1_agent:rf_source_endofpacket -> sev_seg03_s1_agent_rsp_fifo:in_endofpacket
	wire          sev_seg03_s1_agent_rsp_fifo_out_valid;                                        // sev_seg03_s1_agent_rsp_fifo:out_valid -> sev_seg03_s1_agent:rf_sink_valid
	wire  [108:0] sev_seg03_s1_agent_rsp_fifo_out_data;                                         // sev_seg03_s1_agent_rsp_fifo:out_data -> sev_seg03_s1_agent:rf_sink_data
	wire          sev_seg03_s1_agent_rsp_fifo_out_ready;                                        // sev_seg03_s1_agent:rf_sink_ready -> sev_seg03_s1_agent_rsp_fifo:out_ready
	wire          sev_seg03_s1_agent_rsp_fifo_out_startofpacket;                                // sev_seg03_s1_agent_rsp_fifo:out_startofpacket -> sev_seg03_s1_agent:rf_sink_startofpacket
	wire          sev_seg03_s1_agent_rsp_fifo_out_endofpacket;                                  // sev_seg03_s1_agent_rsp_fifo:out_endofpacket -> sev_seg03_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_008_src_valid;                                                        // cmd_mux_008:src_valid -> sev_seg03_s1_agent:cp_valid
	wire  [107:0] cmd_mux_008_src_data;                                                         // cmd_mux_008:src_data -> sev_seg03_s1_agent:cp_data
	wire          cmd_mux_008_src_ready;                                                        // sev_seg03_s1_agent:cp_ready -> cmd_mux_008:src_ready
	wire    [9:0] cmd_mux_008_src_channel;                                                      // cmd_mux_008:src_channel -> sev_seg03_s1_agent:cp_channel
	wire          cmd_mux_008_src_startofpacket;                                                // cmd_mux_008:src_startofpacket -> sev_seg03_s1_agent:cp_startofpacket
	wire          cmd_mux_008_src_endofpacket;                                                  // cmd_mux_008:src_endofpacket -> sev_seg03_s1_agent:cp_endofpacket
	wire   [31:0] sev_seg47_s1_agent_m0_readdata;                                               // sev_seg47_s1_translator:uav_readdata -> sev_seg47_s1_agent:m0_readdata
	wire          sev_seg47_s1_agent_m0_waitrequest;                                            // sev_seg47_s1_translator:uav_waitrequest -> sev_seg47_s1_agent:m0_waitrequest
	wire          sev_seg47_s1_agent_m0_debugaccess;                                            // sev_seg47_s1_agent:m0_debugaccess -> sev_seg47_s1_translator:uav_debugaccess
	wire   [31:0] sev_seg47_s1_agent_m0_address;                                                // sev_seg47_s1_agent:m0_address -> sev_seg47_s1_translator:uav_address
	wire    [3:0] sev_seg47_s1_agent_m0_byteenable;                                             // sev_seg47_s1_agent:m0_byteenable -> sev_seg47_s1_translator:uav_byteenable
	wire          sev_seg47_s1_agent_m0_read;                                                   // sev_seg47_s1_agent:m0_read -> sev_seg47_s1_translator:uav_read
	wire          sev_seg47_s1_agent_m0_readdatavalid;                                          // sev_seg47_s1_translator:uav_readdatavalid -> sev_seg47_s1_agent:m0_readdatavalid
	wire          sev_seg47_s1_agent_m0_lock;                                                   // sev_seg47_s1_agent:m0_lock -> sev_seg47_s1_translator:uav_lock
	wire   [31:0] sev_seg47_s1_agent_m0_writedata;                                              // sev_seg47_s1_agent:m0_writedata -> sev_seg47_s1_translator:uav_writedata
	wire          sev_seg47_s1_agent_m0_write;                                                  // sev_seg47_s1_agent:m0_write -> sev_seg47_s1_translator:uav_write
	wire    [2:0] sev_seg47_s1_agent_m0_burstcount;                                             // sev_seg47_s1_agent:m0_burstcount -> sev_seg47_s1_translator:uav_burstcount
	wire          sev_seg47_s1_agent_rf_source_valid;                                           // sev_seg47_s1_agent:rf_source_valid -> sev_seg47_s1_agent_rsp_fifo:in_valid
	wire  [108:0] sev_seg47_s1_agent_rf_source_data;                                            // sev_seg47_s1_agent:rf_source_data -> sev_seg47_s1_agent_rsp_fifo:in_data
	wire          sev_seg47_s1_agent_rf_source_ready;                                           // sev_seg47_s1_agent_rsp_fifo:in_ready -> sev_seg47_s1_agent:rf_source_ready
	wire          sev_seg47_s1_agent_rf_source_startofpacket;                                   // sev_seg47_s1_agent:rf_source_startofpacket -> sev_seg47_s1_agent_rsp_fifo:in_startofpacket
	wire          sev_seg47_s1_agent_rf_source_endofpacket;                                     // sev_seg47_s1_agent:rf_source_endofpacket -> sev_seg47_s1_agent_rsp_fifo:in_endofpacket
	wire          sev_seg47_s1_agent_rsp_fifo_out_valid;                                        // sev_seg47_s1_agent_rsp_fifo:out_valid -> sev_seg47_s1_agent:rf_sink_valid
	wire  [108:0] sev_seg47_s1_agent_rsp_fifo_out_data;                                         // sev_seg47_s1_agent_rsp_fifo:out_data -> sev_seg47_s1_agent:rf_sink_data
	wire          sev_seg47_s1_agent_rsp_fifo_out_ready;                                        // sev_seg47_s1_agent:rf_sink_ready -> sev_seg47_s1_agent_rsp_fifo:out_ready
	wire          sev_seg47_s1_agent_rsp_fifo_out_startofpacket;                                // sev_seg47_s1_agent_rsp_fifo:out_startofpacket -> sev_seg47_s1_agent:rf_sink_startofpacket
	wire          sev_seg47_s1_agent_rsp_fifo_out_endofpacket;                                  // sev_seg47_s1_agent_rsp_fifo:out_endofpacket -> sev_seg47_s1_agent:rf_sink_endofpacket
	wire          cmd_mux_009_src_valid;                                                        // cmd_mux_009:src_valid -> sev_seg47_s1_agent:cp_valid
	wire  [107:0] cmd_mux_009_src_data;                                                         // cmd_mux_009:src_data -> sev_seg47_s1_agent:cp_data
	wire          cmd_mux_009_src_ready;                                                        // sev_seg47_s1_agent:cp_ready -> cmd_mux_009:src_ready
	wire    [9:0] cmd_mux_009_src_channel;                                                      // cmd_mux_009:src_channel -> sev_seg47_s1_agent:cp_channel
	wire          cmd_mux_009_src_startofpacket;                                                // cmd_mux_009:src_startofpacket -> sev_seg47_s1_agent:cp_startofpacket
	wire          cmd_mux_009_src_endofpacket;                                                  // cmd_mux_009:src_endofpacket -> sev_seg47_s1_agent:cp_endofpacket
	wire          vga_dma_avalon_dma_master_agent_cp_valid;                                     // vga_dma_avalon_dma_master_agent:cp_valid -> router:sink_valid
	wire  [107:0] vga_dma_avalon_dma_master_agent_cp_data;                                      // vga_dma_avalon_dma_master_agent:cp_data -> router:sink_data
	wire          vga_dma_avalon_dma_master_agent_cp_ready;                                     // router:sink_ready -> vga_dma_avalon_dma_master_agent:cp_ready
	wire          vga_dma_avalon_dma_master_agent_cp_startofpacket;                             // vga_dma_avalon_dma_master_agent:cp_startofpacket -> router:sink_startofpacket
	wire          vga_dma_avalon_dma_master_agent_cp_endofpacket;                               // vga_dma_avalon_dma_master_agent:cp_endofpacket -> router:sink_endofpacket
	wire          router_src_valid;                                                             // router:src_valid -> cmd_demux:sink_valid
	wire  [107:0] router_src_data;                                                              // router:src_data -> cmd_demux:sink_data
	wire          router_src_ready;                                                             // cmd_demux:sink_ready -> router:src_ready
	wire    [9:0] router_src_channel;                                                           // router:src_channel -> cmd_demux:sink_channel
	wire          router_src_startofpacket;                                                     // router:src_startofpacket -> cmd_demux:sink_startofpacket
	wire          router_src_endofpacket;                                                       // router:src_endofpacket -> cmd_demux:sink_endofpacket
	wire          mm_bridge_m0_agent_cp_valid;                                                  // mm_bridge_m0_agent:cp_valid -> router_001:sink_valid
	wire  [107:0] mm_bridge_m0_agent_cp_data;                                                   // mm_bridge_m0_agent:cp_data -> router_001:sink_data
	wire          mm_bridge_m0_agent_cp_ready;                                                  // router_001:sink_ready -> mm_bridge_m0_agent:cp_ready
	wire          mm_bridge_m0_agent_cp_startofpacket;                                          // mm_bridge_m0_agent:cp_startofpacket -> router_001:sink_startofpacket
	wire          mm_bridge_m0_agent_cp_endofpacket;                                            // mm_bridge_m0_agent:cp_endofpacket -> router_001:sink_endofpacket
	wire          jtag_master_master_agent_cp_valid;                                            // jtag_master_master_agent:cp_valid -> router_002:sink_valid
	wire  [107:0] jtag_master_master_agent_cp_data;                                             // jtag_master_master_agent:cp_data -> router_002:sink_data
	wire          jtag_master_master_agent_cp_ready;                                            // router_002:sink_ready -> jtag_master_master_agent:cp_ready
	wire          jtag_master_master_agent_cp_startofpacket;                                    // jtag_master_master_agent:cp_startofpacket -> router_002:sink_startofpacket
	wire          jtag_master_master_agent_cp_endofpacket;                                      // jtag_master_master_agent:cp_endofpacket -> router_002:sink_endofpacket
	wire          sram_0_avalon_sram_slave_agent_rp_valid;                                      // sram_0_avalon_sram_slave_agent:rp_valid -> router_003:sink_valid
	wire   [89:0] sram_0_avalon_sram_slave_agent_rp_data;                                       // sram_0_avalon_sram_slave_agent:rp_data -> router_003:sink_data
	wire          sram_0_avalon_sram_slave_agent_rp_ready;                                      // router_003:sink_ready -> sram_0_avalon_sram_slave_agent:rp_ready
	wire          sram_0_avalon_sram_slave_agent_rp_startofpacket;                              // sram_0_avalon_sram_slave_agent:rp_startofpacket -> router_003:sink_startofpacket
	wire          sram_0_avalon_sram_slave_agent_rp_endofpacket;                                // sram_0_avalon_sram_slave_agent:rp_endofpacket -> router_003:sink_endofpacket
	wire          vga_dma_avalon_dma_control_slave_agent_rp_valid;                              // vga_dma_avalon_dma_control_slave_agent:rp_valid -> router_004:sink_valid
	wire  [107:0] vga_dma_avalon_dma_control_slave_agent_rp_data;                               // vga_dma_avalon_dma_control_slave_agent:rp_data -> router_004:sink_data
	wire          vga_dma_avalon_dma_control_slave_agent_rp_ready;                              // router_004:sink_ready -> vga_dma_avalon_dma_control_slave_agent:rp_ready
	wire          vga_dma_avalon_dma_control_slave_agent_rp_startofpacket;                      // vga_dma_avalon_dma_control_slave_agent:rp_startofpacket -> router_004:sink_startofpacket
	wire          vga_dma_avalon_dma_control_slave_agent_rp_endofpacket;                        // vga_dma_avalon_dma_control_slave_agent:rp_endofpacket -> router_004:sink_endofpacket
	wire          router_004_src_valid;                                                         // router_004:src_valid -> rsp_demux_001:sink_valid
	wire  [107:0] router_004_src_data;                                                          // router_004:src_data -> rsp_demux_001:sink_data
	wire          router_004_src_ready;                                                         // rsp_demux_001:sink_ready -> router_004:src_ready
	wire    [9:0] router_004_src_channel;                                                       // router_004:src_channel -> rsp_demux_001:sink_channel
	wire          router_004_src_startofpacket;                                                 // router_004:src_startofpacket -> rsp_demux_001:sink_startofpacket
	wire          router_004_src_endofpacket;                                                   // router_004:src_endofpacket -> rsp_demux_001:sink_endofpacket
	wire          ps2_avalon_ps2_slave_agent_rp_valid;                                          // ps2_avalon_ps2_slave_agent:rp_valid -> router_005:sink_valid
	wire  [107:0] ps2_avalon_ps2_slave_agent_rp_data;                                           // ps2_avalon_ps2_slave_agent:rp_data -> router_005:sink_data
	wire          ps2_avalon_ps2_slave_agent_rp_ready;                                          // router_005:sink_ready -> ps2_avalon_ps2_slave_agent:rp_ready
	wire          ps2_avalon_ps2_slave_agent_rp_startofpacket;                                  // ps2_avalon_ps2_slave_agent:rp_startofpacket -> router_005:sink_startofpacket
	wire          ps2_avalon_ps2_slave_agent_rp_endofpacket;                                    // ps2_avalon_ps2_slave_agent:rp_endofpacket -> router_005:sink_endofpacket
	wire          router_005_src_valid;                                                         // router_005:src_valid -> rsp_demux_002:sink_valid
	wire  [107:0] router_005_src_data;                                                          // router_005:src_data -> rsp_demux_002:sink_data
	wire          router_005_src_ready;                                                         // rsp_demux_002:sink_ready -> router_005:src_ready
	wire    [9:0] router_005_src_channel;                                                       // router_005:src_channel -> rsp_demux_002:sink_channel
	wire          router_005_src_startofpacket;                                                 // router_005:src_startofpacket -> rsp_demux_002:sink_startofpacket
	wire          router_005_src_endofpacket;                                                   // router_005:src_endofpacket -> rsp_demux_002:sink_endofpacket
	wire          sdram_controller_s1_agent_rp_valid;                                           // sdram_controller_s1_agent:rp_valid -> router_006:sink_valid
	wire  [107:0] sdram_controller_s1_agent_rp_data;                                            // sdram_controller_s1_agent:rp_data -> router_006:sink_data
	wire          sdram_controller_s1_agent_rp_ready;                                           // router_006:sink_ready -> sdram_controller_s1_agent:rp_ready
	wire          sdram_controller_s1_agent_rp_startofpacket;                                   // sdram_controller_s1_agent:rp_startofpacket -> router_006:sink_startofpacket
	wire          sdram_controller_s1_agent_rp_endofpacket;                                     // sdram_controller_s1_agent:rp_endofpacket -> router_006:sink_endofpacket
	wire          router_006_src_valid;                                                         // router_006:src_valid -> rsp_demux_003:sink_valid
	wire  [107:0] router_006_src_data;                                                          // router_006:src_data -> rsp_demux_003:sink_data
	wire          router_006_src_ready;                                                         // rsp_demux_003:sink_ready -> router_006:src_ready
	wire    [9:0] router_006_src_channel;                                                       // router_006:src_channel -> rsp_demux_003:sink_channel
	wire          router_006_src_startofpacket;                                                 // router_006:src_startofpacket -> rsp_demux_003:sink_startofpacket
	wire          router_006_src_endofpacket;                                                   // router_006:src_endofpacket -> rsp_demux_003:sink_endofpacket
	wire          leg_g_s1_agent_rp_valid;                                                      // leg_g_s1_agent:rp_valid -> router_007:sink_valid
	wire  [107:0] leg_g_s1_agent_rp_data;                                                       // leg_g_s1_agent:rp_data -> router_007:sink_data
	wire          leg_g_s1_agent_rp_ready;                                                      // router_007:sink_ready -> leg_g_s1_agent:rp_ready
	wire          leg_g_s1_agent_rp_startofpacket;                                              // leg_g_s1_agent:rp_startofpacket -> router_007:sink_startofpacket
	wire          leg_g_s1_agent_rp_endofpacket;                                                // leg_g_s1_agent:rp_endofpacket -> router_007:sink_endofpacket
	wire          router_007_src_valid;                                                         // router_007:src_valid -> rsp_demux_004:sink_valid
	wire  [107:0] router_007_src_data;                                                          // router_007:src_data -> rsp_demux_004:sink_data
	wire          router_007_src_ready;                                                         // rsp_demux_004:sink_ready -> router_007:src_ready
	wire    [9:0] router_007_src_channel;                                                       // router_007:src_channel -> rsp_demux_004:sink_channel
	wire          router_007_src_startofpacket;                                                 // router_007:src_startofpacket -> rsp_demux_004:sink_startofpacket
	wire          router_007_src_endofpacket;                                                   // router_007:src_endofpacket -> rsp_demux_004:sink_endofpacket
	wire          switch_s1_agent_rp_valid;                                                     // switch_s1_agent:rp_valid -> router_008:sink_valid
	wire  [107:0] switch_s1_agent_rp_data;                                                      // switch_s1_agent:rp_data -> router_008:sink_data
	wire          switch_s1_agent_rp_ready;                                                     // router_008:sink_ready -> switch_s1_agent:rp_ready
	wire          switch_s1_agent_rp_startofpacket;                                             // switch_s1_agent:rp_startofpacket -> router_008:sink_startofpacket
	wire          switch_s1_agent_rp_endofpacket;                                               // switch_s1_agent:rp_endofpacket -> router_008:sink_endofpacket
	wire          router_008_src_valid;                                                         // router_008:src_valid -> rsp_demux_005:sink_valid
	wire  [107:0] router_008_src_data;                                                          // router_008:src_data -> rsp_demux_005:sink_data
	wire          router_008_src_ready;                                                         // rsp_demux_005:sink_ready -> router_008:src_ready
	wire    [9:0] router_008_src_channel;                                                       // router_008:src_channel -> rsp_demux_005:sink_channel
	wire          router_008_src_startofpacket;                                                 // router_008:src_startofpacket -> rsp_demux_005:sink_startofpacket
	wire          router_008_src_endofpacket;                                                   // router_008:src_endofpacket -> rsp_demux_005:sink_endofpacket
	wire          key_s1_agent_rp_valid;                                                        // key_s1_agent:rp_valid -> router_009:sink_valid
	wire  [107:0] key_s1_agent_rp_data;                                                         // key_s1_agent:rp_data -> router_009:sink_data
	wire          key_s1_agent_rp_ready;                                                        // router_009:sink_ready -> key_s1_agent:rp_ready
	wire          key_s1_agent_rp_startofpacket;                                                // key_s1_agent:rp_startofpacket -> router_009:sink_startofpacket
	wire          key_s1_agent_rp_endofpacket;                                                  // key_s1_agent:rp_endofpacket -> router_009:sink_endofpacket
	wire          router_009_src_valid;                                                         // router_009:src_valid -> rsp_demux_006:sink_valid
	wire  [107:0] router_009_src_data;                                                          // router_009:src_data -> rsp_demux_006:sink_data
	wire          router_009_src_ready;                                                         // rsp_demux_006:sink_ready -> router_009:src_ready
	wire    [9:0] router_009_src_channel;                                                       // router_009:src_channel -> rsp_demux_006:sink_channel
	wire          router_009_src_startofpacket;                                                 // router_009:src_startofpacket -> rsp_demux_006:sink_startofpacket
	wire          router_009_src_endofpacket;                                                   // router_009:src_endofpacket -> rsp_demux_006:sink_endofpacket
	wire          led_r_s1_agent_rp_valid;                                                      // led_r_s1_agent:rp_valid -> router_010:sink_valid
	wire  [107:0] led_r_s1_agent_rp_data;                                                       // led_r_s1_agent:rp_data -> router_010:sink_data
	wire          led_r_s1_agent_rp_ready;                                                      // router_010:sink_ready -> led_r_s1_agent:rp_ready
	wire          led_r_s1_agent_rp_startofpacket;                                              // led_r_s1_agent:rp_startofpacket -> router_010:sink_startofpacket
	wire          led_r_s1_agent_rp_endofpacket;                                                // led_r_s1_agent:rp_endofpacket -> router_010:sink_endofpacket
	wire          router_010_src_valid;                                                         // router_010:src_valid -> rsp_demux_007:sink_valid
	wire  [107:0] router_010_src_data;                                                          // router_010:src_data -> rsp_demux_007:sink_data
	wire          router_010_src_ready;                                                         // rsp_demux_007:sink_ready -> router_010:src_ready
	wire    [9:0] router_010_src_channel;                                                       // router_010:src_channel -> rsp_demux_007:sink_channel
	wire          router_010_src_startofpacket;                                                 // router_010:src_startofpacket -> rsp_demux_007:sink_startofpacket
	wire          router_010_src_endofpacket;                                                   // router_010:src_endofpacket -> rsp_demux_007:sink_endofpacket
	wire          sev_seg03_s1_agent_rp_valid;                                                  // sev_seg03_s1_agent:rp_valid -> router_011:sink_valid
	wire  [107:0] sev_seg03_s1_agent_rp_data;                                                   // sev_seg03_s1_agent:rp_data -> router_011:sink_data
	wire          sev_seg03_s1_agent_rp_ready;                                                  // router_011:sink_ready -> sev_seg03_s1_agent:rp_ready
	wire          sev_seg03_s1_agent_rp_startofpacket;                                          // sev_seg03_s1_agent:rp_startofpacket -> router_011:sink_startofpacket
	wire          sev_seg03_s1_agent_rp_endofpacket;                                            // sev_seg03_s1_agent:rp_endofpacket -> router_011:sink_endofpacket
	wire          router_011_src_valid;                                                         // router_011:src_valid -> rsp_demux_008:sink_valid
	wire  [107:0] router_011_src_data;                                                          // router_011:src_data -> rsp_demux_008:sink_data
	wire          router_011_src_ready;                                                         // rsp_demux_008:sink_ready -> router_011:src_ready
	wire    [9:0] router_011_src_channel;                                                       // router_011:src_channel -> rsp_demux_008:sink_channel
	wire          router_011_src_startofpacket;                                                 // router_011:src_startofpacket -> rsp_demux_008:sink_startofpacket
	wire          router_011_src_endofpacket;                                                   // router_011:src_endofpacket -> rsp_demux_008:sink_endofpacket
	wire          sev_seg47_s1_agent_rp_valid;                                                  // sev_seg47_s1_agent:rp_valid -> router_012:sink_valid
	wire  [107:0] sev_seg47_s1_agent_rp_data;                                                   // sev_seg47_s1_agent:rp_data -> router_012:sink_data
	wire          sev_seg47_s1_agent_rp_ready;                                                  // router_012:sink_ready -> sev_seg47_s1_agent:rp_ready
	wire          sev_seg47_s1_agent_rp_startofpacket;                                          // sev_seg47_s1_agent:rp_startofpacket -> router_012:sink_startofpacket
	wire          sev_seg47_s1_agent_rp_endofpacket;                                            // sev_seg47_s1_agent:rp_endofpacket -> router_012:sink_endofpacket
	wire          router_012_src_valid;                                                         // router_012:src_valid -> rsp_demux_009:sink_valid
	wire  [107:0] router_012_src_data;                                                          // router_012:src_data -> rsp_demux_009:sink_data
	wire          router_012_src_ready;                                                         // rsp_demux_009:sink_ready -> router_012:src_ready
	wire    [9:0] router_012_src_channel;                                                       // router_012:src_channel -> rsp_demux_009:sink_channel
	wire          router_012_src_startofpacket;                                                 // router_012:src_startofpacket -> rsp_demux_009:sink_startofpacket
	wire          router_012_src_endofpacket;                                                   // router_012:src_endofpacket -> rsp_demux_009:sink_endofpacket
	wire          router_001_src_valid;                                                         // router_001:src_valid -> mm_bridge_m0_limiter:cmd_sink_valid
	wire  [107:0] router_001_src_data;                                                          // router_001:src_data -> mm_bridge_m0_limiter:cmd_sink_data
	wire          router_001_src_ready;                                                         // mm_bridge_m0_limiter:cmd_sink_ready -> router_001:src_ready
	wire    [9:0] router_001_src_channel;                                                       // router_001:src_channel -> mm_bridge_m0_limiter:cmd_sink_channel
	wire          router_001_src_startofpacket;                                                 // router_001:src_startofpacket -> mm_bridge_m0_limiter:cmd_sink_startofpacket
	wire          router_001_src_endofpacket;                                                   // router_001:src_endofpacket -> mm_bridge_m0_limiter:cmd_sink_endofpacket
	wire  [107:0] mm_bridge_m0_limiter_cmd_src_data;                                            // mm_bridge_m0_limiter:cmd_src_data -> cmd_demux_001:sink_data
	wire          mm_bridge_m0_limiter_cmd_src_ready;                                           // cmd_demux_001:sink_ready -> mm_bridge_m0_limiter:cmd_src_ready
	wire    [9:0] mm_bridge_m0_limiter_cmd_src_channel;                                         // mm_bridge_m0_limiter:cmd_src_channel -> cmd_demux_001:sink_channel
	wire          mm_bridge_m0_limiter_cmd_src_startofpacket;                                   // mm_bridge_m0_limiter:cmd_src_startofpacket -> cmd_demux_001:sink_startofpacket
	wire          mm_bridge_m0_limiter_cmd_src_endofpacket;                                     // mm_bridge_m0_limiter:cmd_src_endofpacket -> cmd_demux_001:sink_endofpacket
	wire          rsp_mux_001_src_valid;                                                        // rsp_mux_001:src_valid -> mm_bridge_m0_limiter:rsp_sink_valid
	wire  [107:0] rsp_mux_001_src_data;                                                         // rsp_mux_001:src_data -> mm_bridge_m0_limiter:rsp_sink_data
	wire          rsp_mux_001_src_ready;                                                        // mm_bridge_m0_limiter:rsp_sink_ready -> rsp_mux_001:src_ready
	wire    [9:0] rsp_mux_001_src_channel;                                                      // rsp_mux_001:src_channel -> mm_bridge_m0_limiter:rsp_sink_channel
	wire          rsp_mux_001_src_startofpacket;                                                // rsp_mux_001:src_startofpacket -> mm_bridge_m0_limiter:rsp_sink_startofpacket
	wire          rsp_mux_001_src_endofpacket;                                                  // rsp_mux_001:src_endofpacket -> mm_bridge_m0_limiter:rsp_sink_endofpacket
	wire          mm_bridge_m0_limiter_rsp_src_valid;                                           // mm_bridge_m0_limiter:rsp_src_valid -> mm_bridge_m0_agent:rp_valid
	wire  [107:0] mm_bridge_m0_limiter_rsp_src_data;                                            // mm_bridge_m0_limiter:rsp_src_data -> mm_bridge_m0_agent:rp_data
	wire          mm_bridge_m0_limiter_rsp_src_ready;                                           // mm_bridge_m0_agent:rp_ready -> mm_bridge_m0_limiter:rsp_src_ready
	wire    [9:0] mm_bridge_m0_limiter_rsp_src_channel;                                         // mm_bridge_m0_limiter:rsp_src_channel -> mm_bridge_m0_agent:rp_channel
	wire          mm_bridge_m0_limiter_rsp_src_startofpacket;                                   // mm_bridge_m0_limiter:rsp_src_startofpacket -> mm_bridge_m0_agent:rp_startofpacket
	wire          mm_bridge_m0_limiter_rsp_src_endofpacket;                                     // mm_bridge_m0_limiter:rsp_src_endofpacket -> mm_bridge_m0_agent:rp_endofpacket
	wire          router_002_src_valid;                                                         // router_002:src_valid -> jtag_master_master_limiter:cmd_sink_valid
	wire  [107:0] router_002_src_data;                                                          // router_002:src_data -> jtag_master_master_limiter:cmd_sink_data
	wire          router_002_src_ready;                                                         // jtag_master_master_limiter:cmd_sink_ready -> router_002:src_ready
	wire    [9:0] router_002_src_channel;                                                       // router_002:src_channel -> jtag_master_master_limiter:cmd_sink_channel
	wire          router_002_src_startofpacket;                                                 // router_002:src_startofpacket -> jtag_master_master_limiter:cmd_sink_startofpacket
	wire          router_002_src_endofpacket;                                                   // router_002:src_endofpacket -> jtag_master_master_limiter:cmd_sink_endofpacket
	wire  [107:0] jtag_master_master_limiter_cmd_src_data;                                      // jtag_master_master_limiter:cmd_src_data -> cmd_demux_002:sink_data
	wire          jtag_master_master_limiter_cmd_src_ready;                                     // cmd_demux_002:sink_ready -> jtag_master_master_limiter:cmd_src_ready
	wire    [9:0] jtag_master_master_limiter_cmd_src_channel;                                   // jtag_master_master_limiter:cmd_src_channel -> cmd_demux_002:sink_channel
	wire          jtag_master_master_limiter_cmd_src_startofpacket;                             // jtag_master_master_limiter:cmd_src_startofpacket -> cmd_demux_002:sink_startofpacket
	wire          jtag_master_master_limiter_cmd_src_endofpacket;                               // jtag_master_master_limiter:cmd_src_endofpacket -> cmd_demux_002:sink_endofpacket
	wire          rsp_mux_002_src_valid;                                                        // rsp_mux_002:src_valid -> jtag_master_master_limiter:rsp_sink_valid
	wire  [107:0] rsp_mux_002_src_data;                                                         // rsp_mux_002:src_data -> jtag_master_master_limiter:rsp_sink_data
	wire          rsp_mux_002_src_ready;                                                        // jtag_master_master_limiter:rsp_sink_ready -> rsp_mux_002:src_ready
	wire    [9:0] rsp_mux_002_src_channel;                                                      // rsp_mux_002:src_channel -> jtag_master_master_limiter:rsp_sink_channel
	wire          rsp_mux_002_src_startofpacket;                                                // rsp_mux_002:src_startofpacket -> jtag_master_master_limiter:rsp_sink_startofpacket
	wire          rsp_mux_002_src_endofpacket;                                                  // rsp_mux_002:src_endofpacket -> jtag_master_master_limiter:rsp_sink_endofpacket
	wire          jtag_master_master_limiter_rsp_src_valid;                                     // jtag_master_master_limiter:rsp_src_valid -> jtag_master_master_agent:rp_valid
	wire  [107:0] jtag_master_master_limiter_rsp_src_data;                                      // jtag_master_master_limiter:rsp_src_data -> jtag_master_master_agent:rp_data
	wire          jtag_master_master_limiter_rsp_src_ready;                                     // jtag_master_master_agent:rp_ready -> jtag_master_master_limiter:rsp_src_ready
	wire    [9:0] jtag_master_master_limiter_rsp_src_channel;                                   // jtag_master_master_limiter:rsp_src_channel -> jtag_master_master_agent:rp_channel
	wire          jtag_master_master_limiter_rsp_src_startofpacket;                             // jtag_master_master_limiter:rsp_src_startofpacket -> jtag_master_master_agent:rp_startofpacket
	wire          jtag_master_master_limiter_rsp_src_endofpacket;                               // jtag_master_master_limiter:rsp_src_endofpacket -> jtag_master_master_agent:rp_endofpacket
	wire          sram_0_avalon_sram_slave_burst_adapter_source0_valid;                         // sram_0_avalon_sram_slave_burst_adapter:source0_valid -> sram_0_avalon_sram_slave_agent:cp_valid
	wire   [89:0] sram_0_avalon_sram_slave_burst_adapter_source0_data;                          // sram_0_avalon_sram_slave_burst_adapter:source0_data -> sram_0_avalon_sram_slave_agent:cp_data
	wire          sram_0_avalon_sram_slave_burst_adapter_source0_ready;                         // sram_0_avalon_sram_slave_agent:cp_ready -> sram_0_avalon_sram_slave_burst_adapter:source0_ready
	wire    [9:0] sram_0_avalon_sram_slave_burst_adapter_source0_channel;                       // sram_0_avalon_sram_slave_burst_adapter:source0_channel -> sram_0_avalon_sram_slave_agent:cp_channel
	wire          sram_0_avalon_sram_slave_burst_adapter_source0_startofpacket;                 // sram_0_avalon_sram_slave_burst_adapter:source0_startofpacket -> sram_0_avalon_sram_slave_agent:cp_startofpacket
	wire          sram_0_avalon_sram_slave_burst_adapter_source0_endofpacket;                   // sram_0_avalon_sram_slave_burst_adapter:source0_endofpacket -> sram_0_avalon_sram_slave_agent:cp_endofpacket
	wire          cmd_demux_src0_valid;                                                         // cmd_demux:src0_valid -> cmd_mux:sink0_valid
	wire  [107:0] cmd_demux_src0_data;                                                          // cmd_demux:src0_data -> cmd_mux:sink0_data
	wire          cmd_demux_src0_ready;                                                         // cmd_mux:sink0_ready -> cmd_demux:src0_ready
	wire    [9:0] cmd_demux_src0_channel;                                                       // cmd_demux:src0_channel -> cmd_mux:sink0_channel
	wire          cmd_demux_src0_startofpacket;                                                 // cmd_demux:src0_startofpacket -> cmd_mux:sink0_startofpacket
	wire          cmd_demux_src0_endofpacket;                                                   // cmd_demux:src0_endofpacket -> cmd_mux:sink0_endofpacket
	wire          cmd_demux_001_src0_valid;                                                     // cmd_demux_001:src0_valid -> cmd_mux:sink1_valid
	wire  [107:0] cmd_demux_001_src0_data;                                                      // cmd_demux_001:src0_data -> cmd_mux:sink1_data
	wire          cmd_demux_001_src0_ready;                                                     // cmd_mux:sink1_ready -> cmd_demux_001:src0_ready
	wire    [9:0] cmd_demux_001_src0_channel;                                                   // cmd_demux_001:src0_channel -> cmd_mux:sink1_channel
	wire          cmd_demux_001_src0_startofpacket;                                             // cmd_demux_001:src0_startofpacket -> cmd_mux:sink1_startofpacket
	wire          cmd_demux_001_src0_endofpacket;                                               // cmd_demux_001:src0_endofpacket -> cmd_mux:sink1_endofpacket
	wire          cmd_demux_001_src1_valid;                                                     // cmd_demux_001:src1_valid -> cmd_mux_001:sink0_valid
	wire  [107:0] cmd_demux_001_src1_data;                                                      // cmd_demux_001:src1_data -> cmd_mux_001:sink0_data
	wire          cmd_demux_001_src1_ready;                                                     // cmd_mux_001:sink0_ready -> cmd_demux_001:src1_ready
	wire    [9:0] cmd_demux_001_src1_channel;                                                   // cmd_demux_001:src1_channel -> cmd_mux_001:sink0_channel
	wire          cmd_demux_001_src1_startofpacket;                                             // cmd_demux_001:src1_startofpacket -> cmd_mux_001:sink0_startofpacket
	wire          cmd_demux_001_src1_endofpacket;                                               // cmd_demux_001:src1_endofpacket -> cmd_mux_001:sink0_endofpacket
	wire          cmd_demux_001_src2_valid;                                                     // cmd_demux_001:src2_valid -> cmd_mux_002:sink0_valid
	wire  [107:0] cmd_demux_001_src2_data;                                                      // cmd_demux_001:src2_data -> cmd_mux_002:sink0_data
	wire          cmd_demux_001_src2_ready;                                                     // cmd_mux_002:sink0_ready -> cmd_demux_001:src2_ready
	wire    [9:0] cmd_demux_001_src2_channel;                                                   // cmd_demux_001:src2_channel -> cmd_mux_002:sink0_channel
	wire          cmd_demux_001_src2_startofpacket;                                             // cmd_demux_001:src2_startofpacket -> cmd_mux_002:sink0_startofpacket
	wire          cmd_demux_001_src2_endofpacket;                                               // cmd_demux_001:src2_endofpacket -> cmd_mux_002:sink0_endofpacket
	wire          cmd_demux_001_src3_valid;                                                     // cmd_demux_001:src3_valid -> cmd_mux_003:sink0_valid
	wire  [107:0] cmd_demux_001_src3_data;                                                      // cmd_demux_001:src3_data -> cmd_mux_003:sink0_data
	wire          cmd_demux_001_src3_ready;                                                     // cmd_mux_003:sink0_ready -> cmd_demux_001:src3_ready
	wire    [9:0] cmd_demux_001_src3_channel;                                                   // cmd_demux_001:src3_channel -> cmd_mux_003:sink0_channel
	wire          cmd_demux_001_src3_startofpacket;                                             // cmd_demux_001:src3_startofpacket -> cmd_mux_003:sink0_startofpacket
	wire          cmd_demux_001_src3_endofpacket;                                               // cmd_demux_001:src3_endofpacket -> cmd_mux_003:sink0_endofpacket
	wire          cmd_demux_001_src4_valid;                                                     // cmd_demux_001:src4_valid -> cmd_mux_004:sink0_valid
	wire  [107:0] cmd_demux_001_src4_data;                                                      // cmd_demux_001:src4_data -> cmd_mux_004:sink0_data
	wire          cmd_demux_001_src4_ready;                                                     // cmd_mux_004:sink0_ready -> cmd_demux_001:src4_ready
	wire    [9:0] cmd_demux_001_src4_channel;                                                   // cmd_demux_001:src4_channel -> cmd_mux_004:sink0_channel
	wire          cmd_demux_001_src4_startofpacket;                                             // cmd_demux_001:src4_startofpacket -> cmd_mux_004:sink0_startofpacket
	wire          cmd_demux_001_src4_endofpacket;                                               // cmd_demux_001:src4_endofpacket -> cmd_mux_004:sink0_endofpacket
	wire          cmd_demux_001_src5_valid;                                                     // cmd_demux_001:src5_valid -> cmd_mux_005:sink0_valid
	wire  [107:0] cmd_demux_001_src5_data;                                                      // cmd_demux_001:src5_data -> cmd_mux_005:sink0_data
	wire          cmd_demux_001_src5_ready;                                                     // cmd_mux_005:sink0_ready -> cmd_demux_001:src5_ready
	wire    [9:0] cmd_demux_001_src5_channel;                                                   // cmd_demux_001:src5_channel -> cmd_mux_005:sink0_channel
	wire          cmd_demux_001_src5_startofpacket;                                             // cmd_demux_001:src5_startofpacket -> cmd_mux_005:sink0_startofpacket
	wire          cmd_demux_001_src5_endofpacket;                                               // cmd_demux_001:src5_endofpacket -> cmd_mux_005:sink0_endofpacket
	wire          cmd_demux_001_src6_valid;                                                     // cmd_demux_001:src6_valid -> cmd_mux_006:sink0_valid
	wire  [107:0] cmd_demux_001_src6_data;                                                      // cmd_demux_001:src6_data -> cmd_mux_006:sink0_data
	wire          cmd_demux_001_src6_ready;                                                     // cmd_mux_006:sink0_ready -> cmd_demux_001:src6_ready
	wire    [9:0] cmd_demux_001_src6_channel;                                                   // cmd_demux_001:src6_channel -> cmd_mux_006:sink0_channel
	wire          cmd_demux_001_src6_startofpacket;                                             // cmd_demux_001:src6_startofpacket -> cmd_mux_006:sink0_startofpacket
	wire          cmd_demux_001_src6_endofpacket;                                               // cmd_demux_001:src6_endofpacket -> cmd_mux_006:sink0_endofpacket
	wire          cmd_demux_001_src7_valid;                                                     // cmd_demux_001:src7_valid -> cmd_mux_007:sink0_valid
	wire  [107:0] cmd_demux_001_src7_data;                                                      // cmd_demux_001:src7_data -> cmd_mux_007:sink0_data
	wire          cmd_demux_001_src7_ready;                                                     // cmd_mux_007:sink0_ready -> cmd_demux_001:src7_ready
	wire    [9:0] cmd_demux_001_src7_channel;                                                   // cmd_demux_001:src7_channel -> cmd_mux_007:sink0_channel
	wire          cmd_demux_001_src7_startofpacket;                                             // cmd_demux_001:src7_startofpacket -> cmd_mux_007:sink0_startofpacket
	wire          cmd_demux_001_src7_endofpacket;                                               // cmd_demux_001:src7_endofpacket -> cmd_mux_007:sink0_endofpacket
	wire          cmd_demux_001_src8_valid;                                                     // cmd_demux_001:src8_valid -> cmd_mux_008:sink0_valid
	wire  [107:0] cmd_demux_001_src8_data;                                                      // cmd_demux_001:src8_data -> cmd_mux_008:sink0_data
	wire          cmd_demux_001_src8_ready;                                                     // cmd_mux_008:sink0_ready -> cmd_demux_001:src8_ready
	wire    [9:0] cmd_demux_001_src8_channel;                                                   // cmd_demux_001:src8_channel -> cmd_mux_008:sink0_channel
	wire          cmd_demux_001_src8_startofpacket;                                             // cmd_demux_001:src8_startofpacket -> cmd_mux_008:sink0_startofpacket
	wire          cmd_demux_001_src8_endofpacket;                                               // cmd_demux_001:src8_endofpacket -> cmd_mux_008:sink0_endofpacket
	wire          cmd_demux_001_src9_valid;                                                     // cmd_demux_001:src9_valid -> cmd_mux_009:sink0_valid
	wire  [107:0] cmd_demux_001_src9_data;                                                      // cmd_demux_001:src9_data -> cmd_mux_009:sink0_data
	wire          cmd_demux_001_src9_ready;                                                     // cmd_mux_009:sink0_ready -> cmd_demux_001:src9_ready
	wire    [9:0] cmd_demux_001_src9_channel;                                                   // cmd_demux_001:src9_channel -> cmd_mux_009:sink0_channel
	wire          cmd_demux_001_src9_startofpacket;                                             // cmd_demux_001:src9_startofpacket -> cmd_mux_009:sink0_startofpacket
	wire          cmd_demux_001_src9_endofpacket;                                               // cmd_demux_001:src9_endofpacket -> cmd_mux_009:sink0_endofpacket
	wire          cmd_demux_002_src0_valid;                                                     // cmd_demux_002:src0_valid -> cmd_mux:sink2_valid
	wire  [107:0] cmd_demux_002_src0_data;                                                      // cmd_demux_002:src0_data -> cmd_mux:sink2_data
	wire          cmd_demux_002_src0_ready;                                                     // cmd_mux:sink2_ready -> cmd_demux_002:src0_ready
	wire    [9:0] cmd_demux_002_src0_channel;                                                   // cmd_demux_002:src0_channel -> cmd_mux:sink2_channel
	wire          cmd_demux_002_src0_startofpacket;                                             // cmd_demux_002:src0_startofpacket -> cmd_mux:sink2_startofpacket
	wire          cmd_demux_002_src0_endofpacket;                                               // cmd_demux_002:src0_endofpacket -> cmd_mux:sink2_endofpacket
	wire          cmd_demux_002_src1_valid;                                                     // cmd_demux_002:src1_valid -> cmd_mux_001:sink1_valid
	wire  [107:0] cmd_demux_002_src1_data;                                                      // cmd_demux_002:src1_data -> cmd_mux_001:sink1_data
	wire          cmd_demux_002_src1_ready;                                                     // cmd_mux_001:sink1_ready -> cmd_demux_002:src1_ready
	wire    [9:0] cmd_demux_002_src1_channel;                                                   // cmd_demux_002:src1_channel -> cmd_mux_001:sink1_channel
	wire          cmd_demux_002_src1_startofpacket;                                             // cmd_demux_002:src1_startofpacket -> cmd_mux_001:sink1_startofpacket
	wire          cmd_demux_002_src1_endofpacket;                                               // cmd_demux_002:src1_endofpacket -> cmd_mux_001:sink1_endofpacket
	wire          cmd_demux_002_src2_valid;                                                     // cmd_demux_002:src2_valid -> cmd_mux_002:sink1_valid
	wire  [107:0] cmd_demux_002_src2_data;                                                      // cmd_demux_002:src2_data -> cmd_mux_002:sink1_data
	wire          cmd_demux_002_src2_ready;                                                     // cmd_mux_002:sink1_ready -> cmd_demux_002:src2_ready
	wire    [9:0] cmd_demux_002_src2_channel;                                                   // cmd_demux_002:src2_channel -> cmd_mux_002:sink1_channel
	wire          cmd_demux_002_src2_startofpacket;                                             // cmd_demux_002:src2_startofpacket -> cmd_mux_002:sink1_startofpacket
	wire          cmd_demux_002_src2_endofpacket;                                               // cmd_demux_002:src2_endofpacket -> cmd_mux_002:sink1_endofpacket
	wire          cmd_demux_002_src3_valid;                                                     // cmd_demux_002:src3_valid -> cmd_mux_003:sink1_valid
	wire  [107:0] cmd_demux_002_src3_data;                                                      // cmd_demux_002:src3_data -> cmd_mux_003:sink1_data
	wire          cmd_demux_002_src3_ready;                                                     // cmd_mux_003:sink1_ready -> cmd_demux_002:src3_ready
	wire    [9:0] cmd_demux_002_src3_channel;                                                   // cmd_demux_002:src3_channel -> cmd_mux_003:sink1_channel
	wire          cmd_demux_002_src3_startofpacket;                                             // cmd_demux_002:src3_startofpacket -> cmd_mux_003:sink1_startofpacket
	wire          cmd_demux_002_src3_endofpacket;                                               // cmd_demux_002:src3_endofpacket -> cmd_mux_003:sink1_endofpacket
	wire          cmd_demux_002_src4_valid;                                                     // cmd_demux_002:src4_valid -> cmd_mux_004:sink1_valid
	wire  [107:0] cmd_demux_002_src4_data;                                                      // cmd_demux_002:src4_data -> cmd_mux_004:sink1_data
	wire          cmd_demux_002_src4_ready;                                                     // cmd_mux_004:sink1_ready -> cmd_demux_002:src4_ready
	wire    [9:0] cmd_demux_002_src4_channel;                                                   // cmd_demux_002:src4_channel -> cmd_mux_004:sink1_channel
	wire          cmd_demux_002_src4_startofpacket;                                             // cmd_demux_002:src4_startofpacket -> cmd_mux_004:sink1_startofpacket
	wire          cmd_demux_002_src4_endofpacket;                                               // cmd_demux_002:src4_endofpacket -> cmd_mux_004:sink1_endofpacket
	wire          cmd_demux_002_src5_valid;                                                     // cmd_demux_002:src5_valid -> cmd_mux_005:sink1_valid
	wire  [107:0] cmd_demux_002_src5_data;                                                      // cmd_demux_002:src5_data -> cmd_mux_005:sink1_data
	wire          cmd_demux_002_src5_ready;                                                     // cmd_mux_005:sink1_ready -> cmd_demux_002:src5_ready
	wire    [9:0] cmd_demux_002_src5_channel;                                                   // cmd_demux_002:src5_channel -> cmd_mux_005:sink1_channel
	wire          cmd_demux_002_src5_startofpacket;                                             // cmd_demux_002:src5_startofpacket -> cmd_mux_005:sink1_startofpacket
	wire          cmd_demux_002_src5_endofpacket;                                               // cmd_demux_002:src5_endofpacket -> cmd_mux_005:sink1_endofpacket
	wire          cmd_demux_002_src6_valid;                                                     // cmd_demux_002:src6_valid -> cmd_mux_006:sink1_valid
	wire  [107:0] cmd_demux_002_src6_data;                                                      // cmd_demux_002:src6_data -> cmd_mux_006:sink1_data
	wire          cmd_demux_002_src6_ready;                                                     // cmd_mux_006:sink1_ready -> cmd_demux_002:src6_ready
	wire    [9:0] cmd_demux_002_src6_channel;                                                   // cmd_demux_002:src6_channel -> cmd_mux_006:sink1_channel
	wire          cmd_demux_002_src6_startofpacket;                                             // cmd_demux_002:src6_startofpacket -> cmd_mux_006:sink1_startofpacket
	wire          cmd_demux_002_src6_endofpacket;                                               // cmd_demux_002:src6_endofpacket -> cmd_mux_006:sink1_endofpacket
	wire          cmd_demux_002_src7_valid;                                                     // cmd_demux_002:src7_valid -> cmd_mux_007:sink1_valid
	wire  [107:0] cmd_demux_002_src7_data;                                                      // cmd_demux_002:src7_data -> cmd_mux_007:sink1_data
	wire          cmd_demux_002_src7_ready;                                                     // cmd_mux_007:sink1_ready -> cmd_demux_002:src7_ready
	wire    [9:0] cmd_demux_002_src7_channel;                                                   // cmd_demux_002:src7_channel -> cmd_mux_007:sink1_channel
	wire          cmd_demux_002_src7_startofpacket;                                             // cmd_demux_002:src7_startofpacket -> cmd_mux_007:sink1_startofpacket
	wire          cmd_demux_002_src7_endofpacket;                                               // cmd_demux_002:src7_endofpacket -> cmd_mux_007:sink1_endofpacket
	wire          cmd_demux_002_src8_valid;                                                     // cmd_demux_002:src8_valid -> cmd_mux_008:sink1_valid
	wire  [107:0] cmd_demux_002_src8_data;                                                      // cmd_demux_002:src8_data -> cmd_mux_008:sink1_data
	wire          cmd_demux_002_src8_ready;                                                     // cmd_mux_008:sink1_ready -> cmd_demux_002:src8_ready
	wire    [9:0] cmd_demux_002_src8_channel;                                                   // cmd_demux_002:src8_channel -> cmd_mux_008:sink1_channel
	wire          cmd_demux_002_src8_startofpacket;                                             // cmd_demux_002:src8_startofpacket -> cmd_mux_008:sink1_startofpacket
	wire          cmd_demux_002_src8_endofpacket;                                               // cmd_demux_002:src8_endofpacket -> cmd_mux_008:sink1_endofpacket
	wire          cmd_demux_002_src9_valid;                                                     // cmd_demux_002:src9_valid -> cmd_mux_009:sink1_valid
	wire  [107:0] cmd_demux_002_src9_data;                                                      // cmd_demux_002:src9_data -> cmd_mux_009:sink1_data
	wire          cmd_demux_002_src9_ready;                                                     // cmd_mux_009:sink1_ready -> cmd_demux_002:src9_ready
	wire    [9:0] cmd_demux_002_src9_channel;                                                   // cmd_demux_002:src9_channel -> cmd_mux_009:sink1_channel
	wire          cmd_demux_002_src9_startofpacket;                                             // cmd_demux_002:src9_startofpacket -> cmd_mux_009:sink1_startofpacket
	wire          cmd_demux_002_src9_endofpacket;                                               // cmd_demux_002:src9_endofpacket -> cmd_mux_009:sink1_endofpacket
	wire          rsp_demux_src0_valid;                                                         // rsp_demux:src0_valid -> rsp_mux:sink0_valid
	wire  [107:0] rsp_demux_src0_data;                                                          // rsp_demux:src0_data -> rsp_mux:sink0_data
	wire          rsp_demux_src0_ready;                                                         // rsp_mux:sink0_ready -> rsp_demux:src0_ready
	wire    [9:0] rsp_demux_src0_channel;                                                       // rsp_demux:src0_channel -> rsp_mux:sink0_channel
	wire          rsp_demux_src0_startofpacket;                                                 // rsp_demux:src0_startofpacket -> rsp_mux:sink0_startofpacket
	wire          rsp_demux_src0_endofpacket;                                                   // rsp_demux:src0_endofpacket -> rsp_mux:sink0_endofpacket
	wire          rsp_demux_src1_valid;                                                         // rsp_demux:src1_valid -> rsp_mux_001:sink0_valid
	wire  [107:0] rsp_demux_src1_data;                                                          // rsp_demux:src1_data -> rsp_mux_001:sink0_data
	wire          rsp_demux_src1_ready;                                                         // rsp_mux_001:sink0_ready -> rsp_demux:src1_ready
	wire    [9:0] rsp_demux_src1_channel;                                                       // rsp_demux:src1_channel -> rsp_mux_001:sink0_channel
	wire          rsp_demux_src1_startofpacket;                                                 // rsp_demux:src1_startofpacket -> rsp_mux_001:sink0_startofpacket
	wire          rsp_demux_src1_endofpacket;                                                   // rsp_demux:src1_endofpacket -> rsp_mux_001:sink0_endofpacket
	wire          rsp_demux_src2_valid;                                                         // rsp_demux:src2_valid -> rsp_mux_002:sink0_valid
	wire  [107:0] rsp_demux_src2_data;                                                          // rsp_demux:src2_data -> rsp_mux_002:sink0_data
	wire          rsp_demux_src2_ready;                                                         // rsp_mux_002:sink0_ready -> rsp_demux:src2_ready
	wire    [9:0] rsp_demux_src2_channel;                                                       // rsp_demux:src2_channel -> rsp_mux_002:sink0_channel
	wire          rsp_demux_src2_startofpacket;                                                 // rsp_demux:src2_startofpacket -> rsp_mux_002:sink0_startofpacket
	wire          rsp_demux_src2_endofpacket;                                                   // rsp_demux:src2_endofpacket -> rsp_mux_002:sink0_endofpacket
	wire          rsp_demux_001_src0_valid;                                                     // rsp_demux_001:src0_valid -> rsp_mux_001:sink1_valid
	wire  [107:0] rsp_demux_001_src0_data;                                                      // rsp_demux_001:src0_data -> rsp_mux_001:sink1_data
	wire          rsp_demux_001_src0_ready;                                                     // rsp_mux_001:sink1_ready -> rsp_demux_001:src0_ready
	wire    [9:0] rsp_demux_001_src0_channel;                                                   // rsp_demux_001:src0_channel -> rsp_mux_001:sink1_channel
	wire          rsp_demux_001_src0_startofpacket;                                             // rsp_demux_001:src0_startofpacket -> rsp_mux_001:sink1_startofpacket
	wire          rsp_demux_001_src0_endofpacket;                                               // rsp_demux_001:src0_endofpacket -> rsp_mux_001:sink1_endofpacket
	wire          rsp_demux_001_src1_valid;                                                     // rsp_demux_001:src1_valid -> rsp_mux_002:sink1_valid
	wire  [107:0] rsp_demux_001_src1_data;                                                      // rsp_demux_001:src1_data -> rsp_mux_002:sink1_data
	wire          rsp_demux_001_src1_ready;                                                     // rsp_mux_002:sink1_ready -> rsp_demux_001:src1_ready
	wire    [9:0] rsp_demux_001_src1_channel;                                                   // rsp_demux_001:src1_channel -> rsp_mux_002:sink1_channel
	wire          rsp_demux_001_src1_startofpacket;                                             // rsp_demux_001:src1_startofpacket -> rsp_mux_002:sink1_startofpacket
	wire          rsp_demux_001_src1_endofpacket;                                               // rsp_demux_001:src1_endofpacket -> rsp_mux_002:sink1_endofpacket
	wire          rsp_demux_002_src0_valid;                                                     // rsp_demux_002:src0_valid -> rsp_mux_001:sink2_valid
	wire  [107:0] rsp_demux_002_src0_data;                                                      // rsp_demux_002:src0_data -> rsp_mux_001:sink2_data
	wire          rsp_demux_002_src0_ready;                                                     // rsp_mux_001:sink2_ready -> rsp_demux_002:src0_ready
	wire    [9:0] rsp_demux_002_src0_channel;                                                   // rsp_demux_002:src0_channel -> rsp_mux_001:sink2_channel
	wire          rsp_demux_002_src0_startofpacket;                                             // rsp_demux_002:src0_startofpacket -> rsp_mux_001:sink2_startofpacket
	wire          rsp_demux_002_src0_endofpacket;                                               // rsp_demux_002:src0_endofpacket -> rsp_mux_001:sink2_endofpacket
	wire          rsp_demux_002_src1_valid;                                                     // rsp_demux_002:src1_valid -> rsp_mux_002:sink2_valid
	wire  [107:0] rsp_demux_002_src1_data;                                                      // rsp_demux_002:src1_data -> rsp_mux_002:sink2_data
	wire          rsp_demux_002_src1_ready;                                                     // rsp_mux_002:sink2_ready -> rsp_demux_002:src1_ready
	wire    [9:0] rsp_demux_002_src1_channel;                                                   // rsp_demux_002:src1_channel -> rsp_mux_002:sink2_channel
	wire          rsp_demux_002_src1_startofpacket;                                             // rsp_demux_002:src1_startofpacket -> rsp_mux_002:sink2_startofpacket
	wire          rsp_demux_002_src1_endofpacket;                                               // rsp_demux_002:src1_endofpacket -> rsp_mux_002:sink2_endofpacket
	wire          rsp_demux_003_src0_valid;                                                     // rsp_demux_003:src0_valid -> rsp_mux_001:sink3_valid
	wire  [107:0] rsp_demux_003_src0_data;                                                      // rsp_demux_003:src0_data -> rsp_mux_001:sink3_data
	wire          rsp_demux_003_src0_ready;                                                     // rsp_mux_001:sink3_ready -> rsp_demux_003:src0_ready
	wire    [9:0] rsp_demux_003_src0_channel;                                                   // rsp_demux_003:src0_channel -> rsp_mux_001:sink3_channel
	wire          rsp_demux_003_src0_startofpacket;                                             // rsp_demux_003:src0_startofpacket -> rsp_mux_001:sink3_startofpacket
	wire          rsp_demux_003_src0_endofpacket;                                               // rsp_demux_003:src0_endofpacket -> rsp_mux_001:sink3_endofpacket
	wire          rsp_demux_003_src1_valid;                                                     // rsp_demux_003:src1_valid -> rsp_mux_002:sink3_valid
	wire  [107:0] rsp_demux_003_src1_data;                                                      // rsp_demux_003:src1_data -> rsp_mux_002:sink3_data
	wire          rsp_demux_003_src1_ready;                                                     // rsp_mux_002:sink3_ready -> rsp_demux_003:src1_ready
	wire    [9:0] rsp_demux_003_src1_channel;                                                   // rsp_demux_003:src1_channel -> rsp_mux_002:sink3_channel
	wire          rsp_demux_003_src1_startofpacket;                                             // rsp_demux_003:src1_startofpacket -> rsp_mux_002:sink3_startofpacket
	wire          rsp_demux_003_src1_endofpacket;                                               // rsp_demux_003:src1_endofpacket -> rsp_mux_002:sink3_endofpacket
	wire          rsp_demux_004_src0_valid;                                                     // rsp_demux_004:src0_valid -> rsp_mux_001:sink4_valid
	wire  [107:0] rsp_demux_004_src0_data;                                                      // rsp_demux_004:src0_data -> rsp_mux_001:sink4_data
	wire          rsp_demux_004_src0_ready;                                                     // rsp_mux_001:sink4_ready -> rsp_demux_004:src0_ready
	wire    [9:0] rsp_demux_004_src0_channel;                                                   // rsp_demux_004:src0_channel -> rsp_mux_001:sink4_channel
	wire          rsp_demux_004_src0_startofpacket;                                             // rsp_demux_004:src0_startofpacket -> rsp_mux_001:sink4_startofpacket
	wire          rsp_demux_004_src0_endofpacket;                                               // rsp_demux_004:src0_endofpacket -> rsp_mux_001:sink4_endofpacket
	wire          rsp_demux_004_src1_valid;                                                     // rsp_demux_004:src1_valid -> rsp_mux_002:sink4_valid
	wire  [107:0] rsp_demux_004_src1_data;                                                      // rsp_demux_004:src1_data -> rsp_mux_002:sink4_data
	wire          rsp_demux_004_src1_ready;                                                     // rsp_mux_002:sink4_ready -> rsp_demux_004:src1_ready
	wire    [9:0] rsp_demux_004_src1_channel;                                                   // rsp_demux_004:src1_channel -> rsp_mux_002:sink4_channel
	wire          rsp_demux_004_src1_startofpacket;                                             // rsp_demux_004:src1_startofpacket -> rsp_mux_002:sink4_startofpacket
	wire          rsp_demux_004_src1_endofpacket;                                               // rsp_demux_004:src1_endofpacket -> rsp_mux_002:sink4_endofpacket
	wire          rsp_demux_005_src0_valid;                                                     // rsp_demux_005:src0_valid -> rsp_mux_001:sink5_valid
	wire  [107:0] rsp_demux_005_src0_data;                                                      // rsp_demux_005:src0_data -> rsp_mux_001:sink5_data
	wire          rsp_demux_005_src0_ready;                                                     // rsp_mux_001:sink5_ready -> rsp_demux_005:src0_ready
	wire    [9:0] rsp_demux_005_src0_channel;                                                   // rsp_demux_005:src0_channel -> rsp_mux_001:sink5_channel
	wire          rsp_demux_005_src0_startofpacket;                                             // rsp_demux_005:src0_startofpacket -> rsp_mux_001:sink5_startofpacket
	wire          rsp_demux_005_src0_endofpacket;                                               // rsp_demux_005:src0_endofpacket -> rsp_mux_001:sink5_endofpacket
	wire          rsp_demux_005_src1_valid;                                                     // rsp_demux_005:src1_valid -> rsp_mux_002:sink5_valid
	wire  [107:0] rsp_demux_005_src1_data;                                                      // rsp_demux_005:src1_data -> rsp_mux_002:sink5_data
	wire          rsp_demux_005_src1_ready;                                                     // rsp_mux_002:sink5_ready -> rsp_demux_005:src1_ready
	wire    [9:0] rsp_demux_005_src1_channel;                                                   // rsp_demux_005:src1_channel -> rsp_mux_002:sink5_channel
	wire          rsp_demux_005_src1_startofpacket;                                             // rsp_demux_005:src1_startofpacket -> rsp_mux_002:sink5_startofpacket
	wire          rsp_demux_005_src1_endofpacket;                                               // rsp_demux_005:src1_endofpacket -> rsp_mux_002:sink5_endofpacket
	wire          rsp_demux_006_src0_valid;                                                     // rsp_demux_006:src0_valid -> rsp_mux_001:sink6_valid
	wire  [107:0] rsp_demux_006_src0_data;                                                      // rsp_demux_006:src0_data -> rsp_mux_001:sink6_data
	wire          rsp_demux_006_src0_ready;                                                     // rsp_mux_001:sink6_ready -> rsp_demux_006:src0_ready
	wire    [9:0] rsp_demux_006_src0_channel;                                                   // rsp_demux_006:src0_channel -> rsp_mux_001:sink6_channel
	wire          rsp_demux_006_src0_startofpacket;                                             // rsp_demux_006:src0_startofpacket -> rsp_mux_001:sink6_startofpacket
	wire          rsp_demux_006_src0_endofpacket;                                               // rsp_demux_006:src0_endofpacket -> rsp_mux_001:sink6_endofpacket
	wire          rsp_demux_006_src1_valid;                                                     // rsp_demux_006:src1_valid -> rsp_mux_002:sink6_valid
	wire  [107:0] rsp_demux_006_src1_data;                                                      // rsp_demux_006:src1_data -> rsp_mux_002:sink6_data
	wire          rsp_demux_006_src1_ready;                                                     // rsp_mux_002:sink6_ready -> rsp_demux_006:src1_ready
	wire    [9:0] rsp_demux_006_src1_channel;                                                   // rsp_demux_006:src1_channel -> rsp_mux_002:sink6_channel
	wire          rsp_demux_006_src1_startofpacket;                                             // rsp_demux_006:src1_startofpacket -> rsp_mux_002:sink6_startofpacket
	wire          rsp_demux_006_src1_endofpacket;                                               // rsp_demux_006:src1_endofpacket -> rsp_mux_002:sink6_endofpacket
	wire          rsp_demux_007_src0_valid;                                                     // rsp_demux_007:src0_valid -> rsp_mux_001:sink7_valid
	wire  [107:0] rsp_demux_007_src0_data;                                                      // rsp_demux_007:src0_data -> rsp_mux_001:sink7_data
	wire          rsp_demux_007_src0_ready;                                                     // rsp_mux_001:sink7_ready -> rsp_demux_007:src0_ready
	wire    [9:0] rsp_demux_007_src0_channel;                                                   // rsp_demux_007:src0_channel -> rsp_mux_001:sink7_channel
	wire          rsp_demux_007_src0_startofpacket;                                             // rsp_demux_007:src0_startofpacket -> rsp_mux_001:sink7_startofpacket
	wire          rsp_demux_007_src0_endofpacket;                                               // rsp_demux_007:src0_endofpacket -> rsp_mux_001:sink7_endofpacket
	wire          rsp_demux_007_src1_valid;                                                     // rsp_demux_007:src1_valid -> rsp_mux_002:sink7_valid
	wire  [107:0] rsp_demux_007_src1_data;                                                      // rsp_demux_007:src1_data -> rsp_mux_002:sink7_data
	wire          rsp_demux_007_src1_ready;                                                     // rsp_mux_002:sink7_ready -> rsp_demux_007:src1_ready
	wire    [9:0] rsp_demux_007_src1_channel;                                                   // rsp_demux_007:src1_channel -> rsp_mux_002:sink7_channel
	wire          rsp_demux_007_src1_startofpacket;                                             // rsp_demux_007:src1_startofpacket -> rsp_mux_002:sink7_startofpacket
	wire          rsp_demux_007_src1_endofpacket;                                               // rsp_demux_007:src1_endofpacket -> rsp_mux_002:sink7_endofpacket
	wire          rsp_demux_008_src0_valid;                                                     // rsp_demux_008:src0_valid -> rsp_mux_001:sink8_valid
	wire  [107:0] rsp_demux_008_src0_data;                                                      // rsp_demux_008:src0_data -> rsp_mux_001:sink8_data
	wire          rsp_demux_008_src0_ready;                                                     // rsp_mux_001:sink8_ready -> rsp_demux_008:src0_ready
	wire    [9:0] rsp_demux_008_src0_channel;                                                   // rsp_demux_008:src0_channel -> rsp_mux_001:sink8_channel
	wire          rsp_demux_008_src0_startofpacket;                                             // rsp_demux_008:src0_startofpacket -> rsp_mux_001:sink8_startofpacket
	wire          rsp_demux_008_src0_endofpacket;                                               // rsp_demux_008:src0_endofpacket -> rsp_mux_001:sink8_endofpacket
	wire          rsp_demux_008_src1_valid;                                                     // rsp_demux_008:src1_valid -> rsp_mux_002:sink8_valid
	wire  [107:0] rsp_demux_008_src1_data;                                                      // rsp_demux_008:src1_data -> rsp_mux_002:sink8_data
	wire          rsp_demux_008_src1_ready;                                                     // rsp_mux_002:sink8_ready -> rsp_demux_008:src1_ready
	wire    [9:0] rsp_demux_008_src1_channel;                                                   // rsp_demux_008:src1_channel -> rsp_mux_002:sink8_channel
	wire          rsp_demux_008_src1_startofpacket;                                             // rsp_demux_008:src1_startofpacket -> rsp_mux_002:sink8_startofpacket
	wire          rsp_demux_008_src1_endofpacket;                                               // rsp_demux_008:src1_endofpacket -> rsp_mux_002:sink8_endofpacket
	wire          rsp_demux_009_src0_valid;                                                     // rsp_demux_009:src0_valid -> rsp_mux_001:sink9_valid
	wire  [107:0] rsp_demux_009_src0_data;                                                      // rsp_demux_009:src0_data -> rsp_mux_001:sink9_data
	wire          rsp_demux_009_src0_ready;                                                     // rsp_mux_001:sink9_ready -> rsp_demux_009:src0_ready
	wire    [9:0] rsp_demux_009_src0_channel;                                                   // rsp_demux_009:src0_channel -> rsp_mux_001:sink9_channel
	wire          rsp_demux_009_src0_startofpacket;                                             // rsp_demux_009:src0_startofpacket -> rsp_mux_001:sink9_startofpacket
	wire          rsp_demux_009_src0_endofpacket;                                               // rsp_demux_009:src0_endofpacket -> rsp_mux_001:sink9_endofpacket
	wire          rsp_demux_009_src1_valid;                                                     // rsp_demux_009:src1_valid -> rsp_mux_002:sink9_valid
	wire  [107:0] rsp_demux_009_src1_data;                                                      // rsp_demux_009:src1_data -> rsp_mux_002:sink9_data
	wire          rsp_demux_009_src1_ready;                                                     // rsp_mux_002:sink9_ready -> rsp_demux_009:src1_ready
	wire    [9:0] rsp_demux_009_src1_channel;                                                   // rsp_demux_009:src1_channel -> rsp_mux_002:sink9_channel
	wire          rsp_demux_009_src1_startofpacket;                                             // rsp_demux_009:src1_startofpacket -> rsp_mux_002:sink9_startofpacket
	wire          rsp_demux_009_src1_endofpacket;                                               // rsp_demux_009:src1_endofpacket -> rsp_mux_002:sink9_endofpacket
	wire          router_003_src_valid;                                                         // router_003:src_valid -> sram_0_avalon_sram_slave_rsp_width_adapter:in_valid
	wire   [89:0] router_003_src_data;                                                          // router_003:src_data -> sram_0_avalon_sram_slave_rsp_width_adapter:in_data
	wire          router_003_src_ready;                                                         // sram_0_avalon_sram_slave_rsp_width_adapter:in_ready -> router_003:src_ready
	wire    [9:0] router_003_src_channel;                                                       // router_003:src_channel -> sram_0_avalon_sram_slave_rsp_width_adapter:in_channel
	wire          router_003_src_startofpacket;                                                 // router_003:src_startofpacket -> sram_0_avalon_sram_slave_rsp_width_adapter:in_startofpacket
	wire          router_003_src_endofpacket;                                                   // router_003:src_endofpacket -> sram_0_avalon_sram_slave_rsp_width_adapter:in_endofpacket
	wire          sram_0_avalon_sram_slave_rsp_width_adapter_src_valid;                         // sram_0_avalon_sram_slave_rsp_width_adapter:out_valid -> rsp_demux:sink_valid
	wire  [107:0] sram_0_avalon_sram_slave_rsp_width_adapter_src_data;                          // sram_0_avalon_sram_slave_rsp_width_adapter:out_data -> rsp_demux:sink_data
	wire          sram_0_avalon_sram_slave_rsp_width_adapter_src_ready;                         // rsp_demux:sink_ready -> sram_0_avalon_sram_slave_rsp_width_adapter:out_ready
	wire    [9:0] sram_0_avalon_sram_slave_rsp_width_adapter_src_channel;                       // sram_0_avalon_sram_slave_rsp_width_adapter:out_channel -> rsp_demux:sink_channel
	wire          sram_0_avalon_sram_slave_rsp_width_adapter_src_startofpacket;                 // sram_0_avalon_sram_slave_rsp_width_adapter:out_startofpacket -> rsp_demux:sink_startofpacket
	wire          sram_0_avalon_sram_slave_rsp_width_adapter_src_endofpacket;                   // sram_0_avalon_sram_slave_rsp_width_adapter:out_endofpacket -> rsp_demux:sink_endofpacket
	wire          cmd_mux_src_valid;                                                            // cmd_mux:src_valid -> sram_0_avalon_sram_slave_cmd_width_adapter:in_valid
	wire  [107:0] cmd_mux_src_data;                                                             // cmd_mux:src_data -> sram_0_avalon_sram_slave_cmd_width_adapter:in_data
	wire          cmd_mux_src_ready;                                                            // sram_0_avalon_sram_slave_cmd_width_adapter:in_ready -> cmd_mux:src_ready
	wire    [9:0] cmd_mux_src_channel;                                                          // cmd_mux:src_channel -> sram_0_avalon_sram_slave_cmd_width_adapter:in_channel
	wire          cmd_mux_src_startofpacket;                                                    // cmd_mux:src_startofpacket -> sram_0_avalon_sram_slave_cmd_width_adapter:in_startofpacket
	wire          cmd_mux_src_endofpacket;                                                      // cmd_mux:src_endofpacket -> sram_0_avalon_sram_slave_cmd_width_adapter:in_endofpacket
	wire          sram_0_avalon_sram_slave_cmd_width_adapter_src_valid;                         // sram_0_avalon_sram_slave_cmd_width_adapter:out_valid -> sram_0_avalon_sram_slave_burst_adapter:sink0_valid
	wire   [89:0] sram_0_avalon_sram_slave_cmd_width_adapter_src_data;                          // sram_0_avalon_sram_slave_cmd_width_adapter:out_data -> sram_0_avalon_sram_slave_burst_adapter:sink0_data
	wire          sram_0_avalon_sram_slave_cmd_width_adapter_src_ready;                         // sram_0_avalon_sram_slave_burst_adapter:sink0_ready -> sram_0_avalon_sram_slave_cmd_width_adapter:out_ready
	wire    [9:0] sram_0_avalon_sram_slave_cmd_width_adapter_src_channel;                       // sram_0_avalon_sram_slave_cmd_width_adapter:out_channel -> sram_0_avalon_sram_slave_burst_adapter:sink0_channel
	wire          sram_0_avalon_sram_slave_cmd_width_adapter_src_startofpacket;                 // sram_0_avalon_sram_slave_cmd_width_adapter:out_startofpacket -> sram_0_avalon_sram_slave_burst_adapter:sink0_startofpacket
	wire          sram_0_avalon_sram_slave_cmd_width_adapter_src_endofpacket;                   // sram_0_avalon_sram_slave_cmd_width_adapter:out_endofpacket -> sram_0_avalon_sram_slave_burst_adapter:sink0_endofpacket
	wire    [9:0] mm_bridge_m0_limiter_cmd_valid_data;                                          // mm_bridge_m0_limiter:cmd_src_valid -> cmd_demux_001:sink_valid
	wire    [9:0] jtag_master_master_limiter_cmd_valid_data;                                    // jtag_master_master_limiter:cmd_src_valid -> cmd_demux_002:sink_valid
	wire          sram_0_avalon_sram_slave_agent_rdata_fifo_out_valid;                          // sram_0_avalon_sram_slave_agent_rdata_fifo:out_valid -> avalon_st_adapter:in_0_valid
	wire   [17:0] sram_0_avalon_sram_slave_agent_rdata_fifo_out_data;                           // sram_0_avalon_sram_slave_agent_rdata_fifo:out_data -> avalon_st_adapter:in_0_data
	wire          sram_0_avalon_sram_slave_agent_rdata_fifo_out_ready;                          // avalon_st_adapter:in_0_ready -> sram_0_avalon_sram_slave_agent_rdata_fifo:out_ready
	wire          avalon_st_adapter_out_0_valid;                                                // avalon_st_adapter:out_0_valid -> sram_0_avalon_sram_slave_agent:rdata_fifo_sink_valid
	wire   [17:0] avalon_st_adapter_out_0_data;                                                 // avalon_st_adapter:out_0_data -> sram_0_avalon_sram_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_out_0_ready;                                                // sram_0_avalon_sram_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter:out_0_ready
	wire    [0:0] avalon_st_adapter_out_0_error;                                                // avalon_st_adapter:out_0_error -> sram_0_avalon_sram_slave_agent:rdata_fifo_sink_error
	wire          vga_dma_avalon_dma_control_slave_agent_rdata_fifo_src_valid;                  // vga_dma_avalon_dma_control_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_001:in_0_valid
	wire   [33:0] vga_dma_avalon_dma_control_slave_agent_rdata_fifo_src_data;                   // vga_dma_avalon_dma_control_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_001:in_0_data
	wire          vga_dma_avalon_dma_control_slave_agent_rdata_fifo_src_ready;                  // avalon_st_adapter_001:in_0_ready -> vga_dma_avalon_dma_control_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_001_out_0_valid;                                            // avalon_st_adapter_001:out_0_valid -> vga_dma_avalon_dma_control_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_001_out_0_data;                                             // avalon_st_adapter_001:out_0_data -> vga_dma_avalon_dma_control_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_001_out_0_ready;                                            // vga_dma_avalon_dma_control_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_001:out_0_ready
	wire    [0:0] avalon_st_adapter_001_out_0_error;                                            // avalon_st_adapter_001:out_0_error -> vga_dma_avalon_dma_control_slave_agent:rdata_fifo_sink_error
	wire          ps2_avalon_ps2_slave_agent_rdata_fifo_src_valid;                              // ps2_avalon_ps2_slave_agent:rdata_fifo_src_valid -> avalon_st_adapter_002:in_0_valid
	wire   [33:0] ps2_avalon_ps2_slave_agent_rdata_fifo_src_data;                               // ps2_avalon_ps2_slave_agent:rdata_fifo_src_data -> avalon_st_adapter_002:in_0_data
	wire          ps2_avalon_ps2_slave_agent_rdata_fifo_src_ready;                              // avalon_st_adapter_002:in_0_ready -> ps2_avalon_ps2_slave_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_002_out_0_valid;                                            // avalon_st_adapter_002:out_0_valid -> ps2_avalon_ps2_slave_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_002_out_0_data;                                             // avalon_st_adapter_002:out_0_data -> ps2_avalon_ps2_slave_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_002_out_0_ready;                                            // ps2_avalon_ps2_slave_agent:rdata_fifo_sink_ready -> avalon_st_adapter_002:out_0_ready
	wire    [0:0] avalon_st_adapter_002_out_0_error;                                            // avalon_st_adapter_002:out_0_error -> ps2_avalon_ps2_slave_agent:rdata_fifo_sink_error
	wire          sdram_controller_s1_agent_rdata_fifo_src_valid;                               // sdram_controller_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_003:in_0_valid
	wire   [33:0] sdram_controller_s1_agent_rdata_fifo_src_data;                                // sdram_controller_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_003:in_0_data
	wire          sdram_controller_s1_agent_rdata_fifo_src_ready;                               // avalon_st_adapter_003:in_0_ready -> sdram_controller_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_003_out_0_valid;                                            // avalon_st_adapter_003:out_0_valid -> sdram_controller_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_003_out_0_data;                                             // avalon_st_adapter_003:out_0_data -> sdram_controller_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_003_out_0_ready;                                            // sdram_controller_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_003:out_0_ready
	wire    [0:0] avalon_st_adapter_003_out_0_error;                                            // avalon_st_adapter_003:out_0_error -> sdram_controller_s1_agent:rdata_fifo_sink_error
	wire          leg_g_s1_agent_rdata_fifo_src_valid;                                          // leg_g_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_004:in_0_valid
	wire   [33:0] leg_g_s1_agent_rdata_fifo_src_data;                                           // leg_g_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_004:in_0_data
	wire          leg_g_s1_agent_rdata_fifo_src_ready;                                          // avalon_st_adapter_004:in_0_ready -> leg_g_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_004_out_0_valid;                                            // avalon_st_adapter_004:out_0_valid -> leg_g_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_004_out_0_data;                                             // avalon_st_adapter_004:out_0_data -> leg_g_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_004_out_0_ready;                                            // leg_g_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_004:out_0_ready
	wire    [0:0] avalon_st_adapter_004_out_0_error;                                            // avalon_st_adapter_004:out_0_error -> leg_g_s1_agent:rdata_fifo_sink_error
	wire          switch_s1_agent_rdata_fifo_src_valid;                                         // switch_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_005:in_0_valid
	wire   [33:0] switch_s1_agent_rdata_fifo_src_data;                                          // switch_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_005:in_0_data
	wire          switch_s1_agent_rdata_fifo_src_ready;                                         // avalon_st_adapter_005:in_0_ready -> switch_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_005_out_0_valid;                                            // avalon_st_adapter_005:out_0_valid -> switch_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_005_out_0_data;                                             // avalon_st_adapter_005:out_0_data -> switch_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_005_out_0_ready;                                            // switch_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_005:out_0_ready
	wire    [0:0] avalon_st_adapter_005_out_0_error;                                            // avalon_st_adapter_005:out_0_error -> switch_s1_agent:rdata_fifo_sink_error
	wire          key_s1_agent_rdata_fifo_src_valid;                                            // key_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_006:in_0_valid
	wire   [33:0] key_s1_agent_rdata_fifo_src_data;                                             // key_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_006:in_0_data
	wire          key_s1_agent_rdata_fifo_src_ready;                                            // avalon_st_adapter_006:in_0_ready -> key_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_006_out_0_valid;                                            // avalon_st_adapter_006:out_0_valid -> key_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_006_out_0_data;                                             // avalon_st_adapter_006:out_0_data -> key_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_006_out_0_ready;                                            // key_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_006:out_0_ready
	wire    [0:0] avalon_st_adapter_006_out_0_error;                                            // avalon_st_adapter_006:out_0_error -> key_s1_agent:rdata_fifo_sink_error
	wire          led_r_s1_agent_rdata_fifo_src_valid;                                          // led_r_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_007:in_0_valid
	wire   [33:0] led_r_s1_agent_rdata_fifo_src_data;                                           // led_r_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_007:in_0_data
	wire          led_r_s1_agent_rdata_fifo_src_ready;                                          // avalon_st_adapter_007:in_0_ready -> led_r_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_007_out_0_valid;                                            // avalon_st_adapter_007:out_0_valid -> led_r_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_007_out_0_data;                                             // avalon_st_adapter_007:out_0_data -> led_r_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_007_out_0_ready;                                            // led_r_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_007:out_0_ready
	wire    [0:0] avalon_st_adapter_007_out_0_error;                                            // avalon_st_adapter_007:out_0_error -> led_r_s1_agent:rdata_fifo_sink_error
	wire          sev_seg03_s1_agent_rdata_fifo_src_valid;                                      // sev_seg03_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_008:in_0_valid
	wire   [33:0] sev_seg03_s1_agent_rdata_fifo_src_data;                                       // sev_seg03_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_008:in_0_data
	wire          sev_seg03_s1_agent_rdata_fifo_src_ready;                                      // avalon_st_adapter_008:in_0_ready -> sev_seg03_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_008_out_0_valid;                                            // avalon_st_adapter_008:out_0_valid -> sev_seg03_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_008_out_0_data;                                             // avalon_st_adapter_008:out_0_data -> sev_seg03_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_008_out_0_ready;                                            // sev_seg03_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_008:out_0_ready
	wire    [0:0] avalon_st_adapter_008_out_0_error;                                            // avalon_st_adapter_008:out_0_error -> sev_seg03_s1_agent:rdata_fifo_sink_error
	wire          sev_seg47_s1_agent_rdata_fifo_src_valid;                                      // sev_seg47_s1_agent:rdata_fifo_src_valid -> avalon_st_adapter_009:in_0_valid
	wire   [33:0] sev_seg47_s1_agent_rdata_fifo_src_data;                                       // sev_seg47_s1_agent:rdata_fifo_src_data -> avalon_st_adapter_009:in_0_data
	wire          sev_seg47_s1_agent_rdata_fifo_src_ready;                                      // avalon_st_adapter_009:in_0_ready -> sev_seg47_s1_agent:rdata_fifo_src_ready
	wire          avalon_st_adapter_009_out_0_valid;                                            // avalon_st_adapter_009:out_0_valid -> sev_seg47_s1_agent:rdata_fifo_sink_valid
	wire   [33:0] avalon_st_adapter_009_out_0_data;                                             // avalon_st_adapter_009:out_0_data -> sev_seg47_s1_agent:rdata_fifo_sink_data
	wire          avalon_st_adapter_009_out_0_ready;                                            // sev_seg47_s1_agent:rdata_fifo_sink_ready -> avalon_st_adapter_009:out_0_ready
	wire    [0:0] avalon_st_adapter_009_out_0_error;                                            // avalon_st_adapter_009:out_0_error -> sev_seg47_s1_agent:rdata_fifo_sink_error

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (0),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) vga_dma_avalon_dma_master_translator (
		.clk                    (sdram_pll_sys_clk_clk),                                                        //                       clk.clk
		.reset                  (vga_dma_reset_reset_bridge_in_reset_reset),                                    //                     reset.reset
		.uav_address            (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (vga_dma_avalon_dma_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (vga_dma_avalon_dma_master_waitrequest),                                        //                          .waitrequest
		.av_read                (vga_dma_avalon_dma_master_read),                                               //                          .read
		.av_readdata            (vga_dma_avalon_dma_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (vga_dma_avalon_dma_master_readdatavalid),                                      //                          .readdatavalid
		.av_lock                (vga_dma_avalon_dma_master_lock),                                               //                          .lock
		.av_burstcount          (1'b1),                                                                         //               (terminated)
		.av_byteenable          (4'b1111),                                                                      //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                         //               (terminated)
		.av_begintransfer       (1'b0),                                                                         //               (terminated)
		.av_chipselect          (1'b0),                                                                         //               (terminated)
		.av_write               (1'b0),                                                                         //               (terminated)
		.av_writedata           (32'b00000000000000000000000000000000),                                         //               (terminated)
		.av_debugaccess         (1'b0),                                                                         //               (terminated)
		.uav_clken              (),                                                                             //               (terminated)
		.av_clken               (1'b1),                                                                         //               (terminated)
		.uav_response           (2'b00),                                                                        //               (terminated)
		.av_response            (),                                                                             //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                         //               (terminated)
		.av_writeresponsevalid  ()                                                                              //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (28),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (1),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) mm_bridge_m0_translator (
		.clk                    (sdram_pll_sys_clk_clk),                                           //                       clk.clk
		.reset                  (vga_dma_reset_reset_bridge_in_reset_reset),                       //                     reset.reset
		.uav_address            (mm_bridge_m0_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (mm_bridge_m0_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (mm_bridge_m0_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (mm_bridge_m0_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (mm_bridge_m0_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (mm_bridge_m0_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (mm_bridge_m0_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (mm_bridge_m0_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (mm_bridge_m0_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (mm_bridge_m0_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (mm_bridge_m0_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (mm_bridge_m0_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (mm_bridge_m0_waitrequest),                                        //                          .waitrequest
		.av_burstcount          (mm_bridge_m0_burstcount),                                         //                          .burstcount
		.av_byteenable          (mm_bridge_m0_byteenable),                                         //                          .byteenable
		.av_read                (mm_bridge_m0_read),                                               //                          .read
		.av_readdata            (mm_bridge_m0_readdata),                                           //                          .readdata
		.av_readdatavalid       (mm_bridge_m0_readdatavalid),                                      //                          .readdatavalid
		.av_write               (mm_bridge_m0_write),                                              //                          .write
		.av_writedata           (mm_bridge_m0_writedata),                                          //                          .writedata
		.av_debugaccess         (mm_bridge_m0_debugaccess),                                        //                          .debugaccess
		.av_beginbursttransfer  (1'b0),                                                            //               (terminated)
		.av_begintransfer       (1'b0),                                                            //               (terminated)
		.av_chipselect          (1'b0),                                                            //               (terminated)
		.av_lock                (1'b0),                                                            //               (terminated)
		.uav_clken              (),                                                                //               (terminated)
		.av_clken               (1'b1),                                                            //               (terminated)
		.uav_response           (2'b00),                                                           //               (terminated)
		.av_response            (),                                                                //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                            //               (terminated)
		.av_writeresponsevalid  ()                                                                 //               (terminated)
	);

	altera_merlin_master_translator #(
		.AV_ADDRESS_W                (32),
		.AV_DATA_W                   (32),
		.AV_BURSTCOUNT_W             (1),
		.AV_BYTEENABLE_W             (4),
		.UAV_ADDRESS_W               (32),
		.UAV_BURSTCOUNT_W            (3),
		.USE_READ                    (1),
		.USE_WRITE                   (1),
		.USE_BEGINBURSTTRANSFER      (0),
		.USE_BEGINTRANSFER           (0),
		.USE_CHIPSELECT              (0),
		.USE_BURSTCOUNT              (0),
		.USE_READDATAVALID           (1),
		.USE_WAITREQUEST             (1),
		.USE_READRESPONSE            (0),
		.USE_WRITERESPONSE           (0),
		.AV_SYMBOLS_PER_WORD         (4),
		.AV_ADDRESS_SYMBOLS          (1),
		.AV_BURSTCOUNT_SYMBOLS       (0),
		.AV_CONSTANT_BURST_BEHAVIOR  (0),
		.UAV_CONSTANT_BURST_BEHAVIOR (0),
		.AV_LINEWRAPBURSTS           (0),
		.AV_REGISTERINCOMINGSIGNALS  (0)
	) jtag_master_master_translator (
		.clk                    (sdram_pll_sys_clk_clk),                                                 //                       clk.clk
		.reset                  (vga_dma_reset_reset_bridge_in_reset_reset),                             //                     reset.reset
		.uav_address            (jtag_master_master_translator_avalon_universal_master_0_address),       // avalon_universal_master_0.address
		.uav_burstcount         (jtag_master_master_translator_avalon_universal_master_0_burstcount),    //                          .burstcount
		.uav_read               (jtag_master_master_translator_avalon_universal_master_0_read),          //                          .read
		.uav_write              (jtag_master_master_translator_avalon_universal_master_0_write),         //                          .write
		.uav_waitrequest        (jtag_master_master_translator_avalon_universal_master_0_waitrequest),   //                          .waitrequest
		.uav_readdatavalid      (jtag_master_master_translator_avalon_universal_master_0_readdatavalid), //                          .readdatavalid
		.uav_byteenable         (jtag_master_master_translator_avalon_universal_master_0_byteenable),    //                          .byteenable
		.uav_readdata           (jtag_master_master_translator_avalon_universal_master_0_readdata),      //                          .readdata
		.uav_writedata          (jtag_master_master_translator_avalon_universal_master_0_writedata),     //                          .writedata
		.uav_lock               (jtag_master_master_translator_avalon_universal_master_0_lock),          //                          .lock
		.uav_debugaccess        (jtag_master_master_translator_avalon_universal_master_0_debugaccess),   //                          .debugaccess
		.av_address             (jtag_master_master_address),                                            //      avalon_anti_master_0.address
		.av_waitrequest         (jtag_master_master_waitrequest),                                        //                          .waitrequest
		.av_byteenable          (jtag_master_master_byteenable),                                         //                          .byteenable
		.av_read                (jtag_master_master_read),                                               //                          .read
		.av_readdata            (jtag_master_master_readdata),                                           //                          .readdata
		.av_readdatavalid       (jtag_master_master_readdatavalid),                                      //                          .readdatavalid
		.av_write               (jtag_master_master_write),                                              //                          .write
		.av_writedata           (jtag_master_master_writedata),                                          //                          .writedata
		.av_burstcount          (1'b1),                                                                  //               (terminated)
		.av_beginbursttransfer  (1'b0),                                                                  //               (terminated)
		.av_begintransfer       (1'b0),                                                                  //               (terminated)
		.av_chipselect          (1'b0),                                                                  //               (terminated)
		.av_lock                (1'b0),                                                                  //               (terminated)
		.av_debugaccess         (1'b0),                                                                  //               (terminated)
		.uav_clken              (),                                                                      //               (terminated)
		.av_clken               (1'b1),                                                                  //               (terminated)
		.uav_response           (2'b00),                                                                 //               (terminated)
		.av_response            (),                                                                      //               (terminated)
		.uav_writeresponsevalid (1'b0),                                                                  //               (terminated)
		.av_writeresponsevalid  ()                                                                       //               (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (20),
		.AV_DATA_W                      (16),
		.UAV_DATA_W                     (16),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (2),
		.UAV_BYTEENABLE_W               (2),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (2),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (2),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sram_0_avalon_sram_slave_translator (
		.clk                    (sdram_pll_sys_clk_clk),                           //                      clk.clk
		.reset                  (vga_dma_reset_reset_bridge_in_reset_reset),       //                    reset.reset
		.uav_address            (sram_0_avalon_sram_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (sram_0_avalon_sram_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (sram_0_avalon_sram_slave_agent_m0_read),          //                         .read
		.uav_write              (sram_0_avalon_sram_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (sram_0_avalon_sram_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (sram_0_avalon_sram_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (sram_0_avalon_sram_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (sram_0_avalon_sram_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (sram_0_avalon_sram_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (sram_0_avalon_sram_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (sram_0_avalon_sram_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (sram_0_avalon_sram_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (sram_0_avalon_sram_slave_write),                  //                         .write
		.av_read                (sram_0_avalon_sram_slave_read),                   //                         .read
		.av_readdata            (sram_0_avalon_sram_slave_readdata),               //                         .readdata
		.av_writedata           (sram_0_avalon_sram_slave_writedata),              //                         .writedata
		.av_byteenable          (sram_0_avalon_sram_slave_byteenable),             //                         .byteenable
		.av_readdatavalid       (sram_0_avalon_sram_slave_readdatavalid),          //                         .readdatavalid
		.av_begintransfer       (),                                                //              (terminated)
		.av_beginbursttransfer  (),                                                //              (terminated)
		.av_burstcount          (),                                                //              (terminated)
		.av_waitrequest         (1'b0),                                            //              (terminated)
		.av_writebyteenable     (),                                                //              (terminated)
		.av_lock                (),                                                //              (terminated)
		.av_chipselect          (),                                                //              (terminated)
		.av_clken               (),                                                //              (terminated)
		.uav_clken              (1'b0),                                            //              (terminated)
		.av_debugaccess         (),                                                //              (terminated)
		.av_outputenable        (),                                                //              (terminated)
		.uav_response           (),                                                //              (terminated)
		.av_response            (2'b00),                                           //              (terminated)
		.uav_writeresponsevalid (),                                                //              (terminated)
		.av_writeresponsevalid  (1'b0)                                             //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) vga_dma_avalon_dma_control_slave_translator (
		.clk                    (sdram_pll_sys_clk_clk),                                   //                      clk.clk
		.reset                  (vga_dma_reset_reset_bridge_in_reset_reset),               //                    reset.reset
		.uav_address            (vga_dma_avalon_dma_control_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (vga_dma_avalon_dma_control_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (vga_dma_avalon_dma_control_slave_agent_m0_read),          //                         .read
		.uav_write              (vga_dma_avalon_dma_control_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (vga_dma_avalon_dma_control_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (vga_dma_avalon_dma_control_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (vga_dma_avalon_dma_control_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (vga_dma_avalon_dma_control_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (vga_dma_avalon_dma_control_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (vga_dma_avalon_dma_control_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (vga_dma_avalon_dma_control_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (vga_dma_avalon_dma_control_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (vga_dma_avalon_dma_control_slave_write),                  //                         .write
		.av_read                (vga_dma_avalon_dma_control_slave_read),                   //                         .read
		.av_readdata            (vga_dma_avalon_dma_control_slave_readdata),               //                         .readdata
		.av_writedata           (vga_dma_avalon_dma_control_slave_writedata),              //                         .writedata
		.av_byteenable          (vga_dma_avalon_dma_control_slave_byteenable),             //                         .byteenable
		.av_begintransfer       (),                                                        //              (terminated)
		.av_beginbursttransfer  (),                                                        //              (terminated)
		.av_burstcount          (),                                                        //              (terminated)
		.av_readdatavalid       (1'b0),                                                    //              (terminated)
		.av_waitrequest         (1'b0),                                                    //              (terminated)
		.av_writebyteenable     (),                                                        //              (terminated)
		.av_lock                (),                                                        //              (terminated)
		.av_chipselect          (),                                                        //              (terminated)
		.av_clken               (),                                                        //              (terminated)
		.uav_clken              (1'b0),                                                    //              (terminated)
		.av_debugaccess         (),                                                        //              (terminated)
		.av_outputenable        (),                                                        //              (terminated)
		.uav_response           (),                                                        //              (terminated)
		.av_response            (2'b00),                                                   //              (terminated)
		.uav_writeresponsevalid (),                                                        //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                     //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (1),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (1),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (0),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) ps2_avalon_ps2_slave_translator (
		.clk                    (sdram_pll_sys_clk_clk),                       //                      clk.clk
		.reset                  (vga_dma_reset_reset_bridge_in_reset_reset),   //                    reset.reset
		.uav_address            (ps2_avalon_ps2_slave_agent_m0_address),       // avalon_universal_slave_0.address
		.uav_burstcount         (ps2_avalon_ps2_slave_agent_m0_burstcount),    //                         .burstcount
		.uav_read               (ps2_avalon_ps2_slave_agent_m0_read),          //                         .read
		.uav_write              (ps2_avalon_ps2_slave_agent_m0_write),         //                         .write
		.uav_waitrequest        (ps2_avalon_ps2_slave_agent_m0_waitrequest),   //                         .waitrequest
		.uav_readdatavalid      (ps2_avalon_ps2_slave_agent_m0_readdatavalid), //                         .readdatavalid
		.uav_byteenable         (ps2_avalon_ps2_slave_agent_m0_byteenable),    //                         .byteenable
		.uav_readdata           (ps2_avalon_ps2_slave_agent_m0_readdata),      //                         .readdata
		.uav_writedata          (ps2_avalon_ps2_slave_agent_m0_writedata),     //                         .writedata
		.uav_lock               (ps2_avalon_ps2_slave_agent_m0_lock),          //                         .lock
		.uav_debugaccess        (ps2_avalon_ps2_slave_agent_m0_debugaccess),   //                         .debugaccess
		.av_address             (ps2_avalon_ps2_slave_address),                //      avalon_anti_slave_0.address
		.av_write               (ps2_avalon_ps2_slave_write),                  //                         .write
		.av_read                (ps2_avalon_ps2_slave_read),                   //                         .read
		.av_readdata            (ps2_avalon_ps2_slave_readdata),               //                         .readdata
		.av_writedata           (ps2_avalon_ps2_slave_writedata),              //                         .writedata
		.av_byteenable          (ps2_avalon_ps2_slave_byteenable),             //                         .byteenable
		.av_waitrequest         (ps2_avalon_ps2_slave_waitrequest),            //                         .waitrequest
		.av_chipselect          (ps2_avalon_ps2_slave_chipselect),             //                         .chipselect
		.av_begintransfer       (),                                            //              (terminated)
		.av_beginbursttransfer  (),                                            //              (terminated)
		.av_burstcount          (),                                            //              (terminated)
		.av_readdatavalid       (1'b0),                                        //              (terminated)
		.av_writebyteenable     (),                                            //              (terminated)
		.av_lock                (),                                            //              (terminated)
		.av_clken               (),                                            //              (terminated)
		.uav_clken              (1'b0),                                        //              (terminated)
		.av_debugaccess         (),                                            //              (terminated)
		.av_outputenable        (),                                            //              (terminated)
		.uav_response           (),                                            //              (terminated)
		.av_response            (2'b00),                                       //              (terminated)
		.uav_writeresponsevalid (),                                            //              (terminated)
		.av_writeresponsevalid  (1'b0)                                         //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (25),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (4),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (1),
		.USE_WAITREQUEST                (1),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sdram_controller_s1_translator (
		.clk                    (sdram_pll_sys_clk_clk),                              //                      clk.clk
		.reset                  (sdram_controller_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (sdram_controller_s1_agent_m0_address),               // avalon_universal_slave_0.address
		.uav_burstcount         (sdram_controller_s1_agent_m0_burstcount),            //                         .burstcount
		.uav_read               (sdram_controller_s1_agent_m0_read),                  //                         .read
		.uav_write              (sdram_controller_s1_agent_m0_write),                 //                         .write
		.uav_waitrequest        (sdram_controller_s1_agent_m0_waitrequest),           //                         .waitrequest
		.uav_readdatavalid      (sdram_controller_s1_agent_m0_readdatavalid),         //                         .readdatavalid
		.uav_byteenable         (sdram_controller_s1_agent_m0_byteenable),            //                         .byteenable
		.uav_readdata           (sdram_controller_s1_agent_m0_readdata),              //                         .readdata
		.uav_writedata          (sdram_controller_s1_agent_m0_writedata),             //                         .writedata
		.uav_lock               (sdram_controller_s1_agent_m0_lock),                  //                         .lock
		.uav_debugaccess        (sdram_controller_s1_agent_m0_debugaccess),           //                         .debugaccess
		.av_address             (sdram_controller_s1_address),                        //      avalon_anti_slave_0.address
		.av_write               (sdram_controller_s1_write),                          //                         .write
		.av_read                (sdram_controller_s1_read),                           //                         .read
		.av_readdata            (sdram_controller_s1_readdata),                       //                         .readdata
		.av_writedata           (sdram_controller_s1_writedata),                      //                         .writedata
		.av_byteenable          (sdram_controller_s1_byteenable),                     //                         .byteenable
		.av_readdatavalid       (sdram_controller_s1_readdatavalid),                  //                         .readdatavalid
		.av_waitrequest         (sdram_controller_s1_waitrequest),                    //                         .waitrequest
		.av_chipselect          (sdram_controller_s1_chipselect),                     //                         .chipselect
		.av_begintransfer       (),                                                   //              (terminated)
		.av_beginbursttransfer  (),                                                   //              (terminated)
		.av_burstcount          (),                                                   //              (terminated)
		.av_writebyteenable     (),                                                   //              (terminated)
		.av_lock                (),                                                   //              (terminated)
		.av_clken               (),                                                   //              (terminated)
		.uav_clken              (1'b0),                                               //              (terminated)
		.av_debugaccess         (),                                                   //              (terminated)
		.av_outputenable        (),                                                   //              (terminated)
		.uav_response           (),                                                   //              (terminated)
		.av_response            (2'b00),                                              //              (terminated)
		.uav_writeresponsevalid (),                                                   //              (terminated)
		.av_writeresponsevalid  (1'b0)                                                //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) leg_g_s1_translator (
		.clk                    (sdram_pll_sys_clk_clk),                     //                      clk.clk
		.reset                  (vga_dma_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (leg_g_s1_agent_m0_address),                 // avalon_universal_slave_0.address
		.uav_burstcount         (leg_g_s1_agent_m0_burstcount),              //                         .burstcount
		.uav_read               (leg_g_s1_agent_m0_read),                    //                         .read
		.uav_write              (leg_g_s1_agent_m0_write),                   //                         .write
		.uav_waitrequest        (leg_g_s1_agent_m0_waitrequest),             //                         .waitrequest
		.uav_readdatavalid      (leg_g_s1_agent_m0_readdatavalid),           //                         .readdatavalid
		.uav_byteenable         (leg_g_s1_agent_m0_byteenable),              //                         .byteenable
		.uav_readdata           (leg_g_s1_agent_m0_readdata),                //                         .readdata
		.uav_writedata          (leg_g_s1_agent_m0_writedata),               //                         .writedata
		.uav_lock               (leg_g_s1_agent_m0_lock),                    //                         .lock
		.uav_debugaccess        (leg_g_s1_agent_m0_debugaccess),             //                         .debugaccess
		.av_address             (leg_g_s1_address),                          //      avalon_anti_slave_0.address
		.av_write               (leg_g_s1_write),                            //                         .write
		.av_readdata            (leg_g_s1_readdata),                         //                         .readdata
		.av_writedata           (leg_g_s1_writedata),                        //                         .writedata
		.av_chipselect          (leg_g_s1_chipselect),                       //                         .chipselect
		.av_read                (),                                          //              (terminated)
		.av_begintransfer       (),                                          //              (terminated)
		.av_beginbursttransfer  (),                                          //              (terminated)
		.av_burstcount          (),                                          //              (terminated)
		.av_byteenable          (),                                          //              (terminated)
		.av_readdatavalid       (1'b0),                                      //              (terminated)
		.av_waitrequest         (1'b0),                                      //              (terminated)
		.av_writebyteenable     (),                                          //              (terminated)
		.av_lock                (),                                          //              (terminated)
		.av_clken               (),                                          //              (terminated)
		.uav_clken              (1'b0),                                      //              (terminated)
		.av_debugaccess         (),                                          //              (terminated)
		.av_outputenable        (),                                          //              (terminated)
		.uav_response           (),                                          //              (terminated)
		.av_response            (2'b00),                                     //              (terminated)
		.uav_writeresponsevalid (),                                          //              (terminated)
		.av_writeresponsevalid  (1'b0)                                       //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) switch_s1_translator (
		.clk                    (sdram_pll_sys_clk_clk),                     //                      clk.clk
		.reset                  (vga_dma_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (switch_s1_agent_m0_address),                // avalon_universal_slave_0.address
		.uav_burstcount         (switch_s1_agent_m0_burstcount),             //                         .burstcount
		.uav_read               (switch_s1_agent_m0_read),                   //                         .read
		.uav_write              (switch_s1_agent_m0_write),                  //                         .write
		.uav_waitrequest        (switch_s1_agent_m0_waitrequest),            //                         .waitrequest
		.uav_readdatavalid      (switch_s1_agent_m0_readdatavalid),          //                         .readdatavalid
		.uav_byteenable         (switch_s1_agent_m0_byteenable),             //                         .byteenable
		.uav_readdata           (switch_s1_agent_m0_readdata),               //                         .readdata
		.uav_writedata          (switch_s1_agent_m0_writedata),              //                         .writedata
		.uav_lock               (switch_s1_agent_m0_lock),                   //                         .lock
		.uav_debugaccess        (switch_s1_agent_m0_debugaccess),            //                         .debugaccess
		.av_address             (switch_s1_address),                         //      avalon_anti_slave_0.address
		.av_write               (switch_s1_write),                           //                         .write
		.av_readdata            (switch_s1_readdata),                        //                         .readdata
		.av_writedata           (switch_s1_writedata),                       //                         .writedata
		.av_chipselect          (switch_s1_chipselect),                      //                         .chipselect
		.av_read                (),                                          //              (terminated)
		.av_begintransfer       (),                                          //              (terminated)
		.av_beginbursttransfer  (),                                          //              (terminated)
		.av_burstcount          (),                                          //              (terminated)
		.av_byteenable          (),                                          //              (terminated)
		.av_readdatavalid       (1'b0),                                      //              (terminated)
		.av_waitrequest         (1'b0),                                      //              (terminated)
		.av_writebyteenable     (),                                          //              (terminated)
		.av_lock                (),                                          //              (terminated)
		.av_clken               (),                                          //              (terminated)
		.uav_clken              (1'b0),                                      //              (terminated)
		.av_debugaccess         (),                                          //              (terminated)
		.av_outputenable        (),                                          //              (terminated)
		.uav_response           (),                                          //              (terminated)
		.av_response            (2'b00),                                     //              (terminated)
		.uav_writeresponsevalid (),                                          //              (terminated)
		.av_writeresponsevalid  (1'b0)                                       //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) key_s1_translator (
		.clk                    (sdram_pll_sys_clk_clk),                     //                      clk.clk
		.reset                  (vga_dma_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (key_s1_agent_m0_address),                   // avalon_universal_slave_0.address
		.uav_burstcount         (key_s1_agent_m0_burstcount),                //                         .burstcount
		.uav_read               (key_s1_agent_m0_read),                      //                         .read
		.uav_write              (key_s1_agent_m0_write),                     //                         .write
		.uav_waitrequest        (key_s1_agent_m0_waitrequest),               //                         .waitrequest
		.uav_readdatavalid      (key_s1_agent_m0_readdatavalid),             //                         .readdatavalid
		.uav_byteenable         (key_s1_agent_m0_byteenable),                //                         .byteenable
		.uav_readdata           (key_s1_agent_m0_readdata),                  //                         .readdata
		.uav_writedata          (key_s1_agent_m0_writedata),                 //                         .writedata
		.uav_lock               (key_s1_agent_m0_lock),                      //                         .lock
		.uav_debugaccess        (key_s1_agent_m0_debugaccess),               //                         .debugaccess
		.av_address             (key_s1_address),                            //      avalon_anti_slave_0.address
		.av_write               (key_s1_write),                              //                         .write
		.av_readdata            (key_s1_readdata),                           //                         .readdata
		.av_writedata           (key_s1_writedata),                          //                         .writedata
		.av_chipselect          (key_s1_chipselect),                         //                         .chipselect
		.av_read                (),                                          //              (terminated)
		.av_begintransfer       (),                                          //              (terminated)
		.av_beginbursttransfer  (),                                          //              (terminated)
		.av_burstcount          (),                                          //              (terminated)
		.av_byteenable          (),                                          //              (terminated)
		.av_readdatavalid       (1'b0),                                      //              (terminated)
		.av_waitrequest         (1'b0),                                      //              (terminated)
		.av_writebyteenable     (),                                          //              (terminated)
		.av_lock                (),                                          //              (terminated)
		.av_clken               (),                                          //              (terminated)
		.uav_clken              (1'b0),                                      //              (terminated)
		.av_debugaccess         (),                                          //              (terminated)
		.av_outputenable        (),                                          //              (terminated)
		.uav_response           (),                                          //              (terminated)
		.av_response            (2'b00),                                     //              (terminated)
		.uav_writeresponsevalid (),                                          //              (terminated)
		.av_writeresponsevalid  (1'b0)                                       //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) led_r_s1_translator (
		.clk                    (sdram_pll_sys_clk_clk),                     //                      clk.clk
		.reset                  (vga_dma_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (led_r_s1_agent_m0_address),                 // avalon_universal_slave_0.address
		.uav_burstcount         (led_r_s1_agent_m0_burstcount),              //                         .burstcount
		.uav_read               (led_r_s1_agent_m0_read),                    //                         .read
		.uav_write              (led_r_s1_agent_m0_write),                   //                         .write
		.uav_waitrequest        (led_r_s1_agent_m0_waitrequest),             //                         .waitrequest
		.uav_readdatavalid      (led_r_s1_agent_m0_readdatavalid),           //                         .readdatavalid
		.uav_byteenable         (led_r_s1_agent_m0_byteenable),              //                         .byteenable
		.uav_readdata           (led_r_s1_agent_m0_readdata),                //                         .readdata
		.uav_writedata          (led_r_s1_agent_m0_writedata),               //                         .writedata
		.uav_lock               (led_r_s1_agent_m0_lock),                    //                         .lock
		.uav_debugaccess        (led_r_s1_agent_m0_debugaccess),             //                         .debugaccess
		.av_address             (led_r_s1_address),                          //      avalon_anti_slave_0.address
		.av_write               (led_r_s1_write),                            //                         .write
		.av_readdata            (led_r_s1_readdata),                         //                         .readdata
		.av_writedata           (led_r_s1_writedata),                        //                         .writedata
		.av_chipselect          (led_r_s1_chipselect),                       //                         .chipselect
		.av_read                (),                                          //              (terminated)
		.av_begintransfer       (),                                          //              (terminated)
		.av_beginbursttransfer  (),                                          //              (terminated)
		.av_burstcount          (),                                          //              (terminated)
		.av_byteenable          (),                                          //              (terminated)
		.av_readdatavalid       (1'b0),                                      //              (terminated)
		.av_waitrequest         (1'b0),                                      //              (terminated)
		.av_writebyteenable     (),                                          //              (terminated)
		.av_lock                (),                                          //              (terminated)
		.av_clken               (),                                          //              (terminated)
		.uav_clken              (1'b0),                                      //              (terminated)
		.av_debugaccess         (),                                          //              (terminated)
		.av_outputenable        (),                                          //              (terminated)
		.uav_response           (),                                          //              (terminated)
		.av_response            (2'b00),                                     //              (terminated)
		.uav_writeresponsevalid (),                                          //              (terminated)
		.av_writeresponsevalid  (1'b0)                                       //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sev_seg03_s1_translator (
		.clk                    (sdram_pll_sys_clk_clk),                     //                      clk.clk
		.reset                  (vga_dma_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (sev_seg03_s1_agent_m0_address),             // avalon_universal_slave_0.address
		.uav_burstcount         (sev_seg03_s1_agent_m0_burstcount),          //                         .burstcount
		.uav_read               (sev_seg03_s1_agent_m0_read),                //                         .read
		.uav_write              (sev_seg03_s1_agent_m0_write),               //                         .write
		.uav_waitrequest        (sev_seg03_s1_agent_m0_waitrequest),         //                         .waitrequest
		.uav_readdatavalid      (sev_seg03_s1_agent_m0_readdatavalid),       //                         .readdatavalid
		.uav_byteenable         (sev_seg03_s1_agent_m0_byteenable),          //                         .byteenable
		.uav_readdata           (sev_seg03_s1_agent_m0_readdata),            //                         .readdata
		.uav_writedata          (sev_seg03_s1_agent_m0_writedata),           //                         .writedata
		.uav_lock               (sev_seg03_s1_agent_m0_lock),                //                         .lock
		.uav_debugaccess        (sev_seg03_s1_agent_m0_debugaccess),         //                         .debugaccess
		.av_address             (sev_seg03_s1_address),                      //      avalon_anti_slave_0.address
		.av_write               (sev_seg03_s1_write),                        //                         .write
		.av_readdata            (sev_seg03_s1_readdata),                     //                         .readdata
		.av_writedata           (sev_seg03_s1_writedata),                    //                         .writedata
		.av_chipselect          (sev_seg03_s1_chipselect),                   //                         .chipselect
		.av_read                (),                                          //              (terminated)
		.av_begintransfer       (),                                          //              (terminated)
		.av_beginbursttransfer  (),                                          //              (terminated)
		.av_burstcount          (),                                          //              (terminated)
		.av_byteenable          (),                                          //              (terminated)
		.av_readdatavalid       (1'b0),                                      //              (terminated)
		.av_waitrequest         (1'b0),                                      //              (terminated)
		.av_writebyteenable     (),                                          //              (terminated)
		.av_lock                (),                                          //              (terminated)
		.av_clken               (),                                          //              (terminated)
		.uav_clken              (1'b0),                                      //              (terminated)
		.av_debugaccess         (),                                          //              (terminated)
		.av_outputenable        (),                                          //              (terminated)
		.uav_response           (),                                          //              (terminated)
		.av_response            (2'b00),                                     //              (terminated)
		.uav_writeresponsevalid (),                                          //              (terminated)
		.av_writeresponsevalid  (1'b0)                                       //              (terminated)
	);

	altera_merlin_slave_translator #(
		.AV_ADDRESS_W                   (2),
		.AV_DATA_W                      (32),
		.UAV_DATA_W                     (32),
		.AV_BURSTCOUNT_W                (1),
		.AV_BYTEENABLE_W                (1),
		.UAV_BYTEENABLE_W               (4),
		.UAV_ADDRESS_W                  (32),
		.UAV_BURSTCOUNT_W               (3),
		.AV_READLATENCY                 (0),
		.USE_READDATAVALID              (0),
		.USE_WAITREQUEST                (0),
		.USE_UAV_CLKEN                  (0),
		.USE_READRESPONSE               (0),
		.USE_WRITERESPONSE              (0),
		.AV_SYMBOLS_PER_WORD            (4),
		.AV_ADDRESS_SYMBOLS             (0),
		.AV_BURSTCOUNT_SYMBOLS          (0),
		.AV_CONSTANT_BURST_BEHAVIOR     (0),
		.UAV_CONSTANT_BURST_BEHAVIOR    (0),
		.AV_REQUIRE_UNALIGNED_ADDRESSES (0),
		.CHIPSELECT_THROUGH_READLATENCY (0),
		.AV_READ_WAIT_CYCLES            (1),
		.AV_WRITE_WAIT_CYCLES           (0),
		.AV_SETUP_WAIT_CYCLES           (0),
		.AV_DATA_HOLD_CYCLES            (0)
	) sev_seg47_s1_translator (
		.clk                    (sdram_pll_sys_clk_clk),                     //                      clk.clk
		.reset                  (vga_dma_reset_reset_bridge_in_reset_reset), //                    reset.reset
		.uav_address            (sev_seg47_s1_agent_m0_address),             // avalon_universal_slave_0.address
		.uav_burstcount         (sev_seg47_s1_agent_m0_burstcount),          //                         .burstcount
		.uav_read               (sev_seg47_s1_agent_m0_read),                //                         .read
		.uav_write              (sev_seg47_s1_agent_m0_write),               //                         .write
		.uav_waitrequest        (sev_seg47_s1_agent_m0_waitrequest),         //                         .waitrequest
		.uav_readdatavalid      (sev_seg47_s1_agent_m0_readdatavalid),       //                         .readdatavalid
		.uav_byteenable         (sev_seg47_s1_agent_m0_byteenable),          //                         .byteenable
		.uav_readdata           (sev_seg47_s1_agent_m0_readdata),            //                         .readdata
		.uav_writedata          (sev_seg47_s1_agent_m0_writedata),           //                         .writedata
		.uav_lock               (sev_seg47_s1_agent_m0_lock),                //                         .lock
		.uav_debugaccess        (sev_seg47_s1_agent_m0_debugaccess),         //                         .debugaccess
		.av_address             (sev_seg47_s1_address),                      //      avalon_anti_slave_0.address
		.av_write               (sev_seg47_s1_write),                        //                         .write
		.av_readdata            (sev_seg47_s1_readdata),                     //                         .readdata
		.av_writedata           (sev_seg47_s1_writedata),                    //                         .writedata
		.av_chipselect          (sev_seg47_s1_chipselect),                   //                         .chipselect
		.av_read                (),                                          //              (terminated)
		.av_begintransfer       (),                                          //              (terminated)
		.av_beginbursttransfer  (),                                          //              (terminated)
		.av_burstcount          (),                                          //              (terminated)
		.av_byteenable          (),                                          //              (terminated)
		.av_readdatavalid       (1'b0),                                      //              (terminated)
		.av_waitrequest         (1'b0),                                      //              (terminated)
		.av_writebyteenable     (),                                          //              (terminated)
		.av_lock                (),                                          //              (terminated)
		.av_clken               (),                                          //              (terminated)
		.uav_clken              (1'b0),                                      //              (terminated)
		.av_debugaccess         (),                                          //              (terminated)
		.av_outputenable        (),                                          //              (terminated)
		.uav_response           (),                                          //              (terminated)
		.av_response            (2'b00),                                     //              (terminated)
		.uav_writeresponsevalid (),                                          //              (terminated)
		.av_writeresponsevalid  (1'b0)                                       //              (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_QOS_H                 (86),
		.PKT_QOS_L                 (86),
		.PKT_DATA_SIDEBAND_H       (84),
		.PKT_DATA_SIDEBAND_L       (84),
		.PKT_ADDR_SIDEBAND_H       (83),
		.PKT_ADDR_SIDEBAND_L       (83),
		.PKT_BURST_TYPE_H          (82),
		.PKT_BURST_TYPE_L          (81),
		.PKT_CACHE_H               (102),
		.PKT_CACHE_L               (99),
		.PKT_THREAD_ID_H           (95),
		.PKT_THREAD_ID_L           (95),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (90),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (91),
		.ST_DATA_W                 (108),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (2),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) vga_dma_avalon_dma_master_agent (
		.clk                   (sdram_pll_sys_clk_clk),                                                        //       clk.clk
		.reset                 (vga_dma_reset_reset_bridge_in_reset_reset),                                    // clk_reset.reset
		.av_address            (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (vga_dma_avalon_dma_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (vga_dma_avalon_dma_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (vga_dma_avalon_dma_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (vga_dma_avalon_dma_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (vga_dma_avalon_dma_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (vga_dma_avalon_dma_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (rsp_mux_src_valid),                                                            //        rp.valid
		.rp_data               (rsp_mux_src_data),                                                             //          .data
		.rp_channel            (rsp_mux_src_channel),                                                          //          .channel
		.rp_startofpacket      (rsp_mux_src_startofpacket),                                                    //          .startofpacket
		.rp_endofpacket        (rsp_mux_src_endofpacket),                                                      //          .endofpacket
		.rp_ready              (rsp_mux_src_ready),                                                            //          .ready
		.av_response           (),                                                                             // (terminated)
		.av_writeresponsevalid ()                                                                              // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_QOS_H                 (86),
		.PKT_QOS_L                 (86),
		.PKT_DATA_SIDEBAND_H       (84),
		.PKT_DATA_SIDEBAND_L       (84),
		.PKT_ADDR_SIDEBAND_H       (83),
		.PKT_ADDR_SIDEBAND_L       (83),
		.PKT_BURST_TYPE_H          (82),
		.PKT_BURST_TYPE_L          (81),
		.PKT_CACHE_H               (102),
		.PKT_CACHE_L               (99),
		.PKT_THREAD_ID_H           (95),
		.PKT_THREAD_ID_L           (95),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (90),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (91),
		.ST_DATA_W                 (108),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (1),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) mm_bridge_m0_agent (
		.clk                   (sdram_pll_sys_clk_clk),                                           //       clk.clk
		.reset                 (vga_dma_reset_reset_bridge_in_reset_reset),                       // clk_reset.reset
		.av_address            (mm_bridge_m0_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (mm_bridge_m0_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (mm_bridge_m0_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (mm_bridge_m0_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (mm_bridge_m0_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (mm_bridge_m0_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (mm_bridge_m0_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (mm_bridge_m0_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (mm_bridge_m0_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (mm_bridge_m0_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (mm_bridge_m0_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (mm_bridge_m0_agent_cp_valid),                                     //        cp.valid
		.cp_data               (mm_bridge_m0_agent_cp_data),                                      //          .data
		.cp_startofpacket      (mm_bridge_m0_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (mm_bridge_m0_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (mm_bridge_m0_agent_cp_ready),                                     //          .ready
		.rp_valid              (mm_bridge_m0_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (mm_bridge_m0_limiter_rsp_src_data),                               //          .data
		.rp_channel            (mm_bridge_m0_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (mm_bridge_m0_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (mm_bridge_m0_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (mm_bridge_m0_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                // (terminated)
		.av_writeresponsevalid ()                                                                 // (terminated)
	);

	altera_merlin_master_agent #(
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_QOS_H                 (86),
		.PKT_QOS_L                 (86),
		.PKT_DATA_SIDEBAND_H       (84),
		.PKT_DATA_SIDEBAND_L       (84),
		.PKT_ADDR_SIDEBAND_H       (83),
		.PKT_ADDR_SIDEBAND_L       (83),
		.PKT_BURST_TYPE_H          (82),
		.PKT_BURST_TYPE_L          (81),
		.PKT_CACHE_H               (102),
		.PKT_CACHE_L               (99),
		.PKT_THREAD_ID_H           (95),
		.PKT_THREAD_ID_L           (95),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_EXCLUSIVE       (73),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (90),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (91),
		.ST_DATA_W                 (108),
		.ST_CHANNEL_W              (10),
		.AV_BURSTCOUNT_W           (3),
		.SUPPRESS_0_BYTEEN_RSP     (0),
		.ID                        (0),
		.BURSTWRAP_VALUE           (1),
		.CACHE_VALUE               (0),
		.SECURE_ACCESS_BIT         (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0)
	) jtag_master_master_agent (
		.clk                   (sdram_pll_sys_clk_clk),                                                 //       clk.clk
		.reset                 (vga_dma_reset_reset_bridge_in_reset_reset),                             // clk_reset.reset
		.av_address            (jtag_master_master_translator_avalon_universal_master_0_address),       //        av.address
		.av_write              (jtag_master_master_translator_avalon_universal_master_0_write),         //          .write
		.av_read               (jtag_master_master_translator_avalon_universal_master_0_read),          //          .read
		.av_writedata          (jtag_master_master_translator_avalon_universal_master_0_writedata),     //          .writedata
		.av_readdata           (jtag_master_master_translator_avalon_universal_master_0_readdata),      //          .readdata
		.av_waitrequest        (jtag_master_master_translator_avalon_universal_master_0_waitrequest),   //          .waitrequest
		.av_readdatavalid      (jtag_master_master_translator_avalon_universal_master_0_readdatavalid), //          .readdatavalid
		.av_byteenable         (jtag_master_master_translator_avalon_universal_master_0_byteenable),    //          .byteenable
		.av_burstcount         (jtag_master_master_translator_avalon_universal_master_0_burstcount),    //          .burstcount
		.av_debugaccess        (jtag_master_master_translator_avalon_universal_master_0_debugaccess),   //          .debugaccess
		.av_lock               (jtag_master_master_translator_avalon_universal_master_0_lock),          //          .lock
		.cp_valid              (jtag_master_master_agent_cp_valid),                                     //        cp.valid
		.cp_data               (jtag_master_master_agent_cp_data),                                      //          .data
		.cp_startofpacket      (jtag_master_master_agent_cp_startofpacket),                             //          .startofpacket
		.cp_endofpacket        (jtag_master_master_agent_cp_endofpacket),                               //          .endofpacket
		.cp_ready              (jtag_master_master_agent_cp_ready),                                     //          .ready
		.rp_valid              (jtag_master_master_limiter_rsp_src_valid),                              //        rp.valid
		.rp_data               (jtag_master_master_limiter_rsp_src_data),                               //          .data
		.rp_channel            (jtag_master_master_limiter_rsp_src_channel),                            //          .channel
		.rp_startofpacket      (jtag_master_master_limiter_rsp_src_startofpacket),                      //          .startofpacket
		.rp_endofpacket        (jtag_master_master_limiter_rsp_src_endofpacket),                        //          .endofpacket
		.rp_ready              (jtag_master_master_limiter_rsp_src_ready),                              //          .ready
		.av_response           (),                                                                      // (terminated)
		.av_writeresponsevalid ()                                                                       // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (89),
		.PKT_ORI_BURST_SIZE_L      (87),
		.PKT_RESPONSE_STATUS_H     (86),
		.PKT_RESPONSE_STATUS_L     (85),
		.PKT_BURST_SIZE_H          (62),
		.PKT_BURST_SIZE_L          (60),
		.PKT_TRANS_LOCK            (54),
		.PKT_BEGIN_BURST           (67),
		.PKT_PROTECTION_H          (80),
		.PKT_PROTECTION_L          (78),
		.PKT_BURSTWRAP_H           (59),
		.PKT_BURSTWRAP_L           (59),
		.PKT_BYTE_CNT_H            (58),
		.PKT_BYTE_CNT_L            (56),
		.PKT_ADDR_H                (49),
		.PKT_ADDR_L                (18),
		.PKT_TRANS_COMPRESSED_READ (50),
		.PKT_TRANS_POSTED          (51),
		.PKT_TRANS_WRITE           (52),
		.PKT_TRANS_READ            (53),
		.PKT_DATA_H                (15),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_SRC_ID_H              (72),
		.PKT_SRC_ID_L              (69),
		.PKT_DEST_ID_H             (76),
		.PKT_DEST_ID_L             (73),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (90),
		.AVS_BURSTCOUNT_W          (2),
		.SUPPRESS_0_BYTEEN_CMD     (1),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) sram_0_avalon_sram_slave_agent (
		.clk                     (sdram_pll_sys_clk_clk),                                        //             clk.clk
		.reset                   (vga_dma_reset_reset_bridge_in_reset_reset),                    //       clk_reset.reset
		.m0_address              (sram_0_avalon_sram_slave_agent_m0_address),                    //              m0.address
		.m0_burstcount           (sram_0_avalon_sram_slave_agent_m0_burstcount),                 //                .burstcount
		.m0_byteenable           (sram_0_avalon_sram_slave_agent_m0_byteenable),                 //                .byteenable
		.m0_debugaccess          (sram_0_avalon_sram_slave_agent_m0_debugaccess),                //                .debugaccess
		.m0_lock                 (sram_0_avalon_sram_slave_agent_m0_lock),                       //                .lock
		.m0_readdata             (sram_0_avalon_sram_slave_agent_m0_readdata),                   //                .readdata
		.m0_readdatavalid        (sram_0_avalon_sram_slave_agent_m0_readdatavalid),              //                .readdatavalid
		.m0_read                 (sram_0_avalon_sram_slave_agent_m0_read),                       //                .read
		.m0_waitrequest          (sram_0_avalon_sram_slave_agent_m0_waitrequest),                //                .waitrequest
		.m0_writedata            (sram_0_avalon_sram_slave_agent_m0_writedata),                  //                .writedata
		.m0_write                (sram_0_avalon_sram_slave_agent_m0_write),                      //                .write
		.rp_endofpacket          (sram_0_avalon_sram_slave_agent_rp_endofpacket),                //              rp.endofpacket
		.rp_ready                (sram_0_avalon_sram_slave_agent_rp_ready),                      //                .ready
		.rp_valid                (sram_0_avalon_sram_slave_agent_rp_valid),                      //                .valid
		.rp_data                 (sram_0_avalon_sram_slave_agent_rp_data),                       //                .data
		.rp_startofpacket        (sram_0_avalon_sram_slave_agent_rp_startofpacket),              //                .startofpacket
		.cp_ready                (sram_0_avalon_sram_slave_burst_adapter_source0_ready),         //              cp.ready
		.cp_valid                (sram_0_avalon_sram_slave_burst_adapter_source0_valid),         //                .valid
		.cp_data                 (sram_0_avalon_sram_slave_burst_adapter_source0_data),          //                .data
		.cp_startofpacket        (sram_0_avalon_sram_slave_burst_adapter_source0_startofpacket), //                .startofpacket
		.cp_endofpacket          (sram_0_avalon_sram_slave_burst_adapter_source0_endofpacket),   //                .endofpacket
		.cp_channel              (sram_0_avalon_sram_slave_burst_adapter_source0_channel),       //                .channel
		.rf_sink_ready           (sram_0_avalon_sram_slave_agent_rsp_fifo_out_ready),            //         rf_sink.ready
		.rf_sink_valid           (sram_0_avalon_sram_slave_agent_rsp_fifo_out_valid),            //                .valid
		.rf_sink_startofpacket   (sram_0_avalon_sram_slave_agent_rsp_fifo_out_startofpacket),    //                .startofpacket
		.rf_sink_endofpacket     (sram_0_avalon_sram_slave_agent_rsp_fifo_out_endofpacket),      //                .endofpacket
		.rf_sink_data            (sram_0_avalon_sram_slave_agent_rsp_fifo_out_data),             //                .data
		.rf_source_ready         (sram_0_avalon_sram_slave_agent_rf_source_ready),               //       rf_source.ready
		.rf_source_valid         (sram_0_avalon_sram_slave_agent_rf_source_valid),               //                .valid
		.rf_source_startofpacket (sram_0_avalon_sram_slave_agent_rf_source_startofpacket),       //                .startofpacket
		.rf_source_endofpacket   (sram_0_avalon_sram_slave_agent_rf_source_endofpacket),         //                .endofpacket
		.rf_source_data          (sram_0_avalon_sram_slave_agent_rf_source_data),                //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_out_0_ready),                                // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_out_0_valid),                                //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_out_0_data),                                 //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_out_0_error),                                //                .error
		.rdata_fifo_src_ready    (sram_0_avalon_sram_slave_agent_rdata_fifo_src_ready),          //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sram_0_avalon_sram_slave_agent_rdata_fifo_src_valid),          //                .valid
		.rdata_fifo_src_data     (sram_0_avalon_sram_slave_agent_rdata_fifo_src_data),           //                .data
		.m0_response             (2'b00),                                                        //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                          //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (91),
		.FIFO_DEPTH          (3),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sram_0_avalon_sram_slave_agent_rsp_fifo (
		.clk               (sdram_pll_sys_clk_clk),                                     //       clk.clk
		.reset             (vga_dma_reset_reset_bridge_in_reset_reset),                 // clk_reset.reset
		.in_data           (sram_0_avalon_sram_slave_agent_rf_source_data),             //        in.data
		.in_valid          (sram_0_avalon_sram_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (sram_0_avalon_sram_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (sram_0_avalon_sram_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (sram_0_avalon_sram_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (sram_0_avalon_sram_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (sram_0_avalon_sram_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (sram_0_avalon_sram_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (sram_0_avalon_sram_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (sram_0_avalon_sram_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                     // (terminated)
		.csr_read          (1'b0),                                                      // (terminated)
		.csr_write         (1'b0),                                                      // (terminated)
		.csr_readdata      (),                                                          // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                      // (terminated)
		.almost_full_data  (),                                                          // (terminated)
		.almost_empty_data (),                                                          // (terminated)
		.in_empty          (1'b0),                                                      // (terminated)
		.out_empty         (),                                                          // (terminated)
		.in_error          (1'b0),                                                      // (terminated)
		.out_error         (),                                                          // (terminated)
		.in_channel        (1'b0),                                                      // (terminated)
		.out_channel       ()                                                           // (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (18),
		.FIFO_DEPTH          (3),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (0),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (0),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sram_0_avalon_sram_slave_agent_rdata_fifo (
		.clk               (sdram_pll_sys_clk_clk),                               //       clk.clk
		.reset             (vga_dma_reset_reset_bridge_in_reset_reset),           // clk_reset.reset
		.in_data           (sram_0_avalon_sram_slave_agent_rdata_fifo_src_data),  //        in.data
		.in_valid          (sram_0_avalon_sram_slave_agent_rdata_fifo_src_valid), //          .valid
		.in_ready          (sram_0_avalon_sram_slave_agent_rdata_fifo_src_ready), //          .ready
		.out_data          (sram_0_avalon_sram_slave_agent_rdata_fifo_out_data),  //       out.data
		.out_valid         (sram_0_avalon_sram_slave_agent_rdata_fifo_out_valid), //          .valid
		.out_ready         (sram_0_avalon_sram_slave_agent_rdata_fifo_out_ready), //          .ready
		.csr_address       (2'b00),                                               // (terminated)
		.csr_read          (1'b0),                                                // (terminated)
		.csr_write         (1'b0),                                                // (terminated)
		.csr_readdata      (),                                                    // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                // (terminated)
		.almost_full_data  (),                                                    // (terminated)
		.almost_empty_data (),                                                    // (terminated)
		.in_startofpacket  (1'b0),                                                // (terminated)
		.in_endofpacket    (1'b0),                                                // (terminated)
		.out_startofpacket (),                                                    // (terminated)
		.out_endofpacket   (),                                                    // (terminated)
		.in_empty          (1'b0),                                                // (terminated)
		.out_empty         (),                                                    // (terminated)
		.in_error          (1'b0),                                                // (terminated)
		.out_error         (),                                                    // (terminated)
		.in_channel        (1'b0),                                                // (terminated)
		.out_channel       ()                                                     // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (90),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (91),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (108),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) vga_dma_avalon_dma_control_slave_agent (
		.clk                     (sdram_pll_sys_clk_clk),                                             //             clk.clk
		.reset                   (vga_dma_reset_reset_bridge_in_reset_reset),                         //       clk_reset.reset
		.m0_address              (vga_dma_avalon_dma_control_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (vga_dma_avalon_dma_control_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (vga_dma_avalon_dma_control_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (vga_dma_avalon_dma_control_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (vga_dma_avalon_dma_control_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (vga_dma_avalon_dma_control_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (vga_dma_avalon_dma_control_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (vga_dma_avalon_dma_control_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (vga_dma_avalon_dma_control_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (vga_dma_avalon_dma_control_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (vga_dma_avalon_dma_control_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (vga_dma_avalon_dma_control_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (vga_dma_avalon_dma_control_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (vga_dma_avalon_dma_control_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (vga_dma_avalon_dma_control_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (vga_dma_avalon_dma_control_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_001_src_ready),                                             //              cp.ready
		.cp_valid                (cmd_mux_001_src_valid),                                             //                .valid
		.cp_data                 (cmd_mux_001_src_data),                                              //                .data
		.cp_startofpacket        (cmd_mux_001_src_startofpacket),                                     //                .startofpacket
		.cp_endofpacket          (cmd_mux_001_src_endofpacket),                                       //                .endofpacket
		.cp_channel              (cmd_mux_001_src_channel),                                           //                .channel
		.rf_sink_ready           (vga_dma_avalon_dma_control_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (vga_dma_avalon_dma_control_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (vga_dma_avalon_dma_control_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (vga_dma_avalon_dma_control_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (vga_dma_avalon_dma_control_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (vga_dma_avalon_dma_control_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (vga_dma_avalon_dma_control_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (vga_dma_avalon_dma_control_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (vga_dma_avalon_dma_control_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (vga_dma_avalon_dma_control_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_001_out_0_ready),                                 // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_001_out_0_valid),                                 //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_001_out_0_data),                                  //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_001_out_0_error),                                 //                .error
		.rdata_fifo_src_ready    (vga_dma_avalon_dma_control_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (vga_dma_avalon_dma_control_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (vga_dma_avalon_dma_control_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                             //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                               //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (109),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) vga_dma_avalon_dma_control_slave_agent_rsp_fifo (
		.clk               (sdram_pll_sys_clk_clk),                                             //       clk.clk
		.reset             (vga_dma_reset_reset_bridge_in_reset_reset),                         // clk_reset.reset
		.in_data           (vga_dma_avalon_dma_control_slave_agent_rf_source_data),             //        in.data
		.in_valid          (vga_dma_avalon_dma_control_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (vga_dma_avalon_dma_control_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (vga_dma_avalon_dma_control_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (vga_dma_avalon_dma_control_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (vga_dma_avalon_dma_control_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (vga_dma_avalon_dma_control_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (vga_dma_avalon_dma_control_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (vga_dma_avalon_dma_control_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (vga_dma_avalon_dma_control_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                             // (terminated)
		.csr_read          (1'b0),                                                              // (terminated)
		.csr_write         (1'b0),                                                              // (terminated)
		.csr_readdata      (),                                                                  // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                              // (terminated)
		.almost_full_data  (),                                                                  // (terminated)
		.almost_empty_data (),                                                                  // (terminated)
		.in_empty          (1'b0),                                                              // (terminated)
		.out_empty         (),                                                                  // (terminated)
		.in_error          (1'b0),                                                              // (terminated)
		.out_error         (),                                                                  // (terminated)
		.in_channel        (1'b0),                                                              // (terminated)
		.out_channel       ()                                                                   // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (90),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (91),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (108),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) ps2_avalon_ps2_slave_agent (
		.clk                     (sdram_pll_sys_clk_clk),                                 //             clk.clk
		.reset                   (vga_dma_reset_reset_bridge_in_reset_reset),             //       clk_reset.reset
		.m0_address              (ps2_avalon_ps2_slave_agent_m0_address),                 //              m0.address
		.m0_burstcount           (ps2_avalon_ps2_slave_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (ps2_avalon_ps2_slave_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (ps2_avalon_ps2_slave_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (ps2_avalon_ps2_slave_agent_m0_lock),                    //                .lock
		.m0_readdata             (ps2_avalon_ps2_slave_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (ps2_avalon_ps2_slave_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (ps2_avalon_ps2_slave_agent_m0_read),                    //                .read
		.m0_waitrequest          (ps2_avalon_ps2_slave_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (ps2_avalon_ps2_slave_agent_m0_writedata),               //                .writedata
		.m0_write                (ps2_avalon_ps2_slave_agent_m0_write),                   //                .write
		.rp_endofpacket          (ps2_avalon_ps2_slave_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (ps2_avalon_ps2_slave_agent_rp_ready),                   //                .ready
		.rp_valid                (ps2_avalon_ps2_slave_agent_rp_valid),                   //                .valid
		.rp_data                 (ps2_avalon_ps2_slave_agent_rp_data),                    //                .data
		.rp_startofpacket        (ps2_avalon_ps2_slave_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_002_src_ready),                                 //              cp.ready
		.cp_valid                (cmd_mux_002_src_valid),                                 //                .valid
		.cp_data                 (cmd_mux_002_src_data),                                  //                .data
		.cp_startofpacket        (cmd_mux_002_src_startofpacket),                         //                .startofpacket
		.cp_endofpacket          (cmd_mux_002_src_endofpacket),                           //                .endofpacket
		.cp_channel              (cmd_mux_002_src_channel),                               //                .channel
		.rf_sink_ready           (ps2_avalon_ps2_slave_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (ps2_avalon_ps2_slave_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (ps2_avalon_ps2_slave_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (ps2_avalon_ps2_slave_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (ps2_avalon_ps2_slave_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (ps2_avalon_ps2_slave_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (ps2_avalon_ps2_slave_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (ps2_avalon_ps2_slave_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (ps2_avalon_ps2_slave_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (ps2_avalon_ps2_slave_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_002_out_0_ready),                     // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_002_out_0_valid),                     //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_002_out_0_data),                      //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_002_out_0_error),                     //                .error
		.rdata_fifo_src_ready    (ps2_avalon_ps2_slave_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (ps2_avalon_ps2_slave_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (ps2_avalon_ps2_slave_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                 //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                   //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (109),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) ps2_avalon_ps2_slave_agent_rsp_fifo (
		.clk               (sdram_pll_sys_clk_clk),                                 //       clk.clk
		.reset             (vga_dma_reset_reset_bridge_in_reset_reset),             // clk_reset.reset
		.in_data           (ps2_avalon_ps2_slave_agent_rf_source_data),             //        in.data
		.in_valid          (ps2_avalon_ps2_slave_agent_rf_source_valid),            //          .valid
		.in_ready          (ps2_avalon_ps2_slave_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (ps2_avalon_ps2_slave_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (ps2_avalon_ps2_slave_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (ps2_avalon_ps2_slave_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (ps2_avalon_ps2_slave_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (ps2_avalon_ps2_slave_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (ps2_avalon_ps2_slave_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (ps2_avalon_ps2_slave_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                 // (terminated)
		.csr_read          (1'b0),                                                  // (terminated)
		.csr_write         (1'b0),                                                  // (terminated)
		.csr_readdata      (),                                                      // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                  // (terminated)
		.almost_full_data  (),                                                      // (terminated)
		.almost_empty_data (),                                                      // (terminated)
		.in_empty          (1'b0),                                                  // (terminated)
		.out_empty         (),                                                      // (terminated)
		.in_error          (1'b0),                                                  // (terminated)
		.out_error         (),                                                      // (terminated)
		.in_channel        (1'b0),                                                  // (terminated)
		.out_channel       ()                                                       // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (90),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (91),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (108),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) sdram_controller_s1_agent (
		.clk                     (sdram_pll_sys_clk_clk),                                //             clk.clk
		.reset                   (sdram_controller_reset_reset_bridge_in_reset_reset),   //       clk_reset.reset
		.m0_address              (sdram_controller_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (sdram_controller_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (sdram_controller_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (sdram_controller_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (sdram_controller_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (sdram_controller_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (sdram_controller_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (sdram_controller_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (sdram_controller_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (sdram_controller_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (sdram_controller_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (sdram_controller_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (sdram_controller_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (sdram_controller_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (sdram_controller_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (sdram_controller_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_003_src_ready),                                //              cp.ready
		.cp_valid                (cmd_mux_003_src_valid),                                //                .valid
		.cp_data                 (cmd_mux_003_src_data),                                 //                .data
		.cp_startofpacket        (cmd_mux_003_src_startofpacket),                        //                .startofpacket
		.cp_endofpacket          (cmd_mux_003_src_endofpacket),                          //                .endofpacket
		.cp_channel              (cmd_mux_003_src_channel),                              //                .channel
		.rf_sink_ready           (sdram_controller_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (sdram_controller_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (sdram_controller_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (sdram_controller_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (sdram_controller_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (sdram_controller_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (sdram_controller_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (sdram_controller_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (sdram_controller_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (sdram_controller_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_003_out_0_ready),                    // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_003_out_0_valid),                    //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_003_out_0_data),                     //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_003_out_0_error),                    //                .error
		.rdata_fifo_src_ready    (sdram_controller_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sdram_controller_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (sdram_controller_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                                //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                                  //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (109),
		.FIFO_DEPTH          (8),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sdram_controller_s1_agent_rsp_fifo (
		.clk               (sdram_pll_sys_clk_clk),                                //       clk.clk
		.reset             (sdram_controller_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.in_data           (sdram_controller_s1_agent_rf_source_data),             //        in.data
		.in_valid          (sdram_controller_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (sdram_controller_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (sdram_controller_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (sdram_controller_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (sdram_controller_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (sdram_controller_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (sdram_controller_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (sdram_controller_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (sdram_controller_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                                // (terminated)
		.csr_read          (1'b0),                                                 // (terminated)
		.csr_write         (1'b0),                                                 // (terminated)
		.csr_readdata      (),                                                     // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),                 // (terminated)
		.almost_full_data  (),                                                     // (terminated)
		.almost_empty_data (),                                                     // (terminated)
		.in_empty          (1'b0),                                                 // (terminated)
		.out_empty         (),                                                     // (terminated)
		.in_error          (1'b0),                                                 // (terminated)
		.out_error         (),                                                     // (terminated)
		.in_channel        (1'b0),                                                 // (terminated)
		.out_channel       ()                                                      // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (90),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (91),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (108),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) leg_g_s1_agent (
		.clk                     (sdram_pll_sys_clk_clk),                     //             clk.clk
		.reset                   (vga_dma_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (leg_g_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (leg_g_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (leg_g_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (leg_g_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (leg_g_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (leg_g_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (leg_g_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (leg_g_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (leg_g_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (leg_g_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (leg_g_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (leg_g_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (leg_g_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (leg_g_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (leg_g_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (leg_g_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_004_src_ready),                     //              cp.ready
		.cp_valid                (cmd_mux_004_src_valid),                     //                .valid
		.cp_data                 (cmd_mux_004_src_data),                      //                .data
		.cp_startofpacket        (cmd_mux_004_src_startofpacket),             //                .startofpacket
		.cp_endofpacket          (cmd_mux_004_src_endofpacket),               //                .endofpacket
		.cp_channel              (cmd_mux_004_src_channel),                   //                .channel
		.rf_sink_ready           (leg_g_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (leg_g_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (leg_g_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (leg_g_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (leg_g_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (leg_g_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (leg_g_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (leg_g_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (leg_g_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (leg_g_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_004_out_0_ready),         // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_004_out_0_valid),         //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_004_out_0_data),          //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_004_out_0_error),         //                .error
		.rdata_fifo_src_ready    (leg_g_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (leg_g_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (leg_g_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                     //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                       //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (109),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) leg_g_s1_agent_rsp_fifo (
		.clk               (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset             (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (leg_g_s1_agent_rf_source_data),             //        in.data
		.in_valid          (leg_g_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (leg_g_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (leg_g_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (leg_g_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (leg_g_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (leg_g_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (leg_g_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (leg_g_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (leg_g_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                     // (terminated)
		.csr_read          (1'b0),                                      // (terminated)
		.csr_write         (1'b0),                                      // (terminated)
		.csr_readdata      (),                                          // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),      // (terminated)
		.almost_full_data  (),                                          // (terminated)
		.almost_empty_data (),                                          // (terminated)
		.in_empty          (1'b0),                                      // (terminated)
		.out_empty         (),                                          // (terminated)
		.in_error          (1'b0),                                      // (terminated)
		.out_error         (),                                          // (terminated)
		.in_channel        (1'b0),                                      // (terminated)
		.out_channel       ()                                           // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (90),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (91),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (108),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) switch_s1_agent (
		.clk                     (sdram_pll_sys_clk_clk),                      //             clk.clk
		.reset                   (vga_dma_reset_reset_bridge_in_reset_reset),  //       clk_reset.reset
		.m0_address              (switch_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (switch_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (switch_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (switch_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (switch_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (switch_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (switch_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (switch_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (switch_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (switch_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (switch_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (switch_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (switch_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (switch_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (switch_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (switch_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_005_src_ready),                      //              cp.ready
		.cp_valid                (cmd_mux_005_src_valid),                      //                .valid
		.cp_data                 (cmd_mux_005_src_data),                       //                .data
		.cp_startofpacket        (cmd_mux_005_src_startofpacket),              //                .startofpacket
		.cp_endofpacket          (cmd_mux_005_src_endofpacket),                //                .endofpacket
		.cp_channel              (cmd_mux_005_src_channel),                    //                .channel
		.rf_sink_ready           (switch_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (switch_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (switch_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (switch_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (switch_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (switch_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (switch_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (switch_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (switch_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (switch_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_005_out_0_ready),          // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_005_out_0_valid),          //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_005_out_0_data),           //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_005_out_0_error),          //                .error
		.rdata_fifo_src_ready    (switch_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (switch_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (switch_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                      //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                        //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (109),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) switch_s1_agent_rsp_fifo (
		.clk               (sdram_pll_sys_clk_clk),                      //       clk.clk
		.reset             (vga_dma_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.in_data           (switch_s1_agent_rf_source_data),             //        in.data
		.in_valid          (switch_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (switch_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (switch_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (switch_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (switch_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (switch_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (switch_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (switch_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (switch_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                      // (terminated)
		.csr_read          (1'b0),                                       // (terminated)
		.csr_write         (1'b0),                                       // (terminated)
		.csr_readdata      (),                                           // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),       // (terminated)
		.almost_full_data  (),                                           // (terminated)
		.almost_empty_data (),                                           // (terminated)
		.in_empty          (1'b0),                                       // (terminated)
		.out_empty         (),                                           // (terminated)
		.in_error          (1'b0),                                       // (terminated)
		.out_error         (),                                           // (terminated)
		.in_channel        (1'b0),                                       // (terminated)
		.out_channel       ()                                            // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (90),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (91),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (108),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) key_s1_agent (
		.clk                     (sdram_pll_sys_clk_clk),                     //             clk.clk
		.reset                   (vga_dma_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (key_s1_agent_m0_address),                   //              m0.address
		.m0_burstcount           (key_s1_agent_m0_burstcount),                //                .burstcount
		.m0_byteenable           (key_s1_agent_m0_byteenable),                //                .byteenable
		.m0_debugaccess          (key_s1_agent_m0_debugaccess),               //                .debugaccess
		.m0_lock                 (key_s1_agent_m0_lock),                      //                .lock
		.m0_readdata             (key_s1_agent_m0_readdata),                  //                .readdata
		.m0_readdatavalid        (key_s1_agent_m0_readdatavalid),             //                .readdatavalid
		.m0_read                 (key_s1_agent_m0_read),                      //                .read
		.m0_waitrequest          (key_s1_agent_m0_waitrequest),               //                .waitrequest
		.m0_writedata            (key_s1_agent_m0_writedata),                 //                .writedata
		.m0_write                (key_s1_agent_m0_write),                     //                .write
		.rp_endofpacket          (key_s1_agent_rp_endofpacket),               //              rp.endofpacket
		.rp_ready                (key_s1_agent_rp_ready),                     //                .ready
		.rp_valid                (key_s1_agent_rp_valid),                     //                .valid
		.rp_data                 (key_s1_agent_rp_data),                      //                .data
		.rp_startofpacket        (key_s1_agent_rp_startofpacket),             //                .startofpacket
		.cp_ready                (cmd_mux_006_src_ready),                     //              cp.ready
		.cp_valid                (cmd_mux_006_src_valid),                     //                .valid
		.cp_data                 (cmd_mux_006_src_data),                      //                .data
		.cp_startofpacket        (cmd_mux_006_src_startofpacket),             //                .startofpacket
		.cp_endofpacket          (cmd_mux_006_src_endofpacket),               //                .endofpacket
		.cp_channel              (cmd_mux_006_src_channel),                   //                .channel
		.rf_sink_ready           (key_s1_agent_rsp_fifo_out_ready),           //         rf_sink.ready
		.rf_sink_valid           (key_s1_agent_rsp_fifo_out_valid),           //                .valid
		.rf_sink_startofpacket   (key_s1_agent_rsp_fifo_out_startofpacket),   //                .startofpacket
		.rf_sink_endofpacket     (key_s1_agent_rsp_fifo_out_endofpacket),     //                .endofpacket
		.rf_sink_data            (key_s1_agent_rsp_fifo_out_data),            //                .data
		.rf_source_ready         (key_s1_agent_rf_source_ready),              //       rf_source.ready
		.rf_source_valid         (key_s1_agent_rf_source_valid),              //                .valid
		.rf_source_startofpacket (key_s1_agent_rf_source_startofpacket),      //                .startofpacket
		.rf_source_endofpacket   (key_s1_agent_rf_source_endofpacket),        //                .endofpacket
		.rf_source_data          (key_s1_agent_rf_source_data),               //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_006_out_0_ready),         // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_006_out_0_valid),         //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_006_out_0_data),          //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_006_out_0_error),         //                .error
		.rdata_fifo_src_ready    (key_s1_agent_rdata_fifo_src_ready),         //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (key_s1_agent_rdata_fifo_src_valid),         //                .valid
		.rdata_fifo_src_data     (key_s1_agent_rdata_fifo_src_data),          //                .data
		.m0_response             (2'b00),                                     //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                       //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (109),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) key_s1_agent_rsp_fifo (
		.clk               (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset             (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (key_s1_agent_rf_source_data),               //        in.data
		.in_valid          (key_s1_agent_rf_source_valid),              //          .valid
		.in_ready          (key_s1_agent_rf_source_ready),              //          .ready
		.in_startofpacket  (key_s1_agent_rf_source_startofpacket),      //          .startofpacket
		.in_endofpacket    (key_s1_agent_rf_source_endofpacket),        //          .endofpacket
		.out_data          (key_s1_agent_rsp_fifo_out_data),            //       out.data
		.out_valid         (key_s1_agent_rsp_fifo_out_valid),           //          .valid
		.out_ready         (key_s1_agent_rsp_fifo_out_ready),           //          .ready
		.out_startofpacket (key_s1_agent_rsp_fifo_out_startofpacket),   //          .startofpacket
		.out_endofpacket   (key_s1_agent_rsp_fifo_out_endofpacket),     //          .endofpacket
		.csr_address       (2'b00),                                     // (terminated)
		.csr_read          (1'b0),                                      // (terminated)
		.csr_write         (1'b0),                                      // (terminated)
		.csr_readdata      (),                                          // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),      // (terminated)
		.almost_full_data  (),                                          // (terminated)
		.almost_empty_data (),                                          // (terminated)
		.in_empty          (1'b0),                                      // (terminated)
		.out_empty         (),                                          // (terminated)
		.in_error          (1'b0),                                      // (terminated)
		.out_error         (),                                          // (terminated)
		.in_channel        (1'b0),                                      // (terminated)
		.out_channel       ()                                           // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (90),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (91),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (108),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) led_r_s1_agent (
		.clk                     (sdram_pll_sys_clk_clk),                     //             clk.clk
		.reset                   (vga_dma_reset_reset_bridge_in_reset_reset), //       clk_reset.reset
		.m0_address              (led_r_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (led_r_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (led_r_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (led_r_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (led_r_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (led_r_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (led_r_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (led_r_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (led_r_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (led_r_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (led_r_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (led_r_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (led_r_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (led_r_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (led_r_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (led_r_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_007_src_ready),                     //              cp.ready
		.cp_valid                (cmd_mux_007_src_valid),                     //                .valid
		.cp_data                 (cmd_mux_007_src_data),                      //                .data
		.cp_startofpacket        (cmd_mux_007_src_startofpacket),             //                .startofpacket
		.cp_endofpacket          (cmd_mux_007_src_endofpacket),               //                .endofpacket
		.cp_channel              (cmd_mux_007_src_channel),                   //                .channel
		.rf_sink_ready           (led_r_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (led_r_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (led_r_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (led_r_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (led_r_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (led_r_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (led_r_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (led_r_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (led_r_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (led_r_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_007_out_0_ready),         // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_007_out_0_valid),         //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_007_out_0_data),          //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_007_out_0_error),         //                .error
		.rdata_fifo_src_ready    (led_r_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (led_r_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (led_r_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                     //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                       //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (109),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) led_r_s1_agent_rsp_fifo (
		.clk               (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset             (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.in_data           (led_r_s1_agent_rf_source_data),             //        in.data
		.in_valid          (led_r_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (led_r_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (led_r_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (led_r_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (led_r_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (led_r_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (led_r_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (led_r_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (led_r_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                     // (terminated)
		.csr_read          (1'b0),                                      // (terminated)
		.csr_write         (1'b0),                                      // (terminated)
		.csr_readdata      (),                                          // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),      // (terminated)
		.almost_full_data  (),                                          // (terminated)
		.almost_empty_data (),                                          // (terminated)
		.in_empty          (1'b0),                                      // (terminated)
		.out_empty         (),                                          // (terminated)
		.in_error          (1'b0),                                      // (terminated)
		.out_error         (),                                          // (terminated)
		.in_channel        (1'b0),                                      // (terminated)
		.out_channel       ()                                           // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (90),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (91),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (108),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) sev_seg03_s1_agent (
		.clk                     (sdram_pll_sys_clk_clk),                         //             clk.clk
		.reset                   (vga_dma_reset_reset_bridge_in_reset_reset),     //       clk_reset.reset
		.m0_address              (sev_seg03_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (sev_seg03_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (sev_seg03_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (sev_seg03_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (sev_seg03_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (sev_seg03_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (sev_seg03_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (sev_seg03_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (sev_seg03_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (sev_seg03_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (sev_seg03_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (sev_seg03_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (sev_seg03_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (sev_seg03_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (sev_seg03_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (sev_seg03_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_008_src_ready),                         //              cp.ready
		.cp_valid                (cmd_mux_008_src_valid),                         //                .valid
		.cp_data                 (cmd_mux_008_src_data),                          //                .data
		.cp_startofpacket        (cmd_mux_008_src_startofpacket),                 //                .startofpacket
		.cp_endofpacket          (cmd_mux_008_src_endofpacket),                   //                .endofpacket
		.cp_channel              (cmd_mux_008_src_channel),                       //                .channel
		.rf_sink_ready           (sev_seg03_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (sev_seg03_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (sev_seg03_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (sev_seg03_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (sev_seg03_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (sev_seg03_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (sev_seg03_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (sev_seg03_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (sev_seg03_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (sev_seg03_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_008_out_0_ready),             // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_008_out_0_valid),             //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_008_out_0_data),              //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_008_out_0_error),             //                .error
		.rdata_fifo_src_ready    (sev_seg03_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sev_seg03_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (sev_seg03_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                         //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                           //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (109),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sev_seg03_s1_agent_rsp_fifo (
		.clk               (sdram_pll_sys_clk_clk),                         //       clk.clk
		.reset             (vga_dma_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_data           (sev_seg03_s1_agent_rf_source_data),             //        in.data
		.in_valid          (sev_seg03_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (sev_seg03_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (sev_seg03_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (sev_seg03_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (sev_seg03_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (sev_seg03_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (sev_seg03_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (sev_seg03_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (sev_seg03_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                         // (terminated)
		.csr_read          (1'b0),                                          // (terminated)
		.csr_write         (1'b0),                                          // (terminated)
		.csr_readdata      (),                                              // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated)
		.almost_full_data  (),                                              // (terminated)
		.almost_empty_data (),                                              // (terminated)
		.in_empty          (1'b0),                                          // (terminated)
		.out_empty         (),                                              // (terminated)
		.in_error          (1'b0),                                          // (terminated)
		.out_error         (),                                              // (terminated)
		.in_channel        (1'b0),                                          // (terminated)
		.out_channel       ()                                               // (terminated)
	);

	altera_merlin_slave_agent #(
		.PKT_ORI_BURST_SIZE_H      (107),
		.PKT_ORI_BURST_SIZE_L      (105),
		.PKT_RESPONSE_STATUS_H     (104),
		.PKT_RESPONSE_STATUS_L     (103),
		.PKT_BURST_SIZE_H          (80),
		.PKT_BURST_SIZE_L          (78),
		.PKT_TRANS_LOCK            (72),
		.PKT_BEGIN_BURST           (85),
		.PKT_PROTECTION_H          (98),
		.PKT_PROTECTION_L          (96),
		.PKT_BURSTWRAP_H           (77),
		.PKT_BURSTWRAP_L           (77),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_ADDR_H                (67),
		.PKT_ADDR_L                (36),
		.PKT_TRANS_COMPRESSED_READ (68),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.PKT_TRANS_READ            (71),
		.PKT_DATA_H                (31),
		.PKT_DATA_L                (0),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_SRC_ID_H              (90),
		.PKT_SRC_ID_L              (87),
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (91),
		.PKT_SYMBOL_W              (8),
		.ST_CHANNEL_W              (10),
		.ST_DATA_W                 (108),
		.AVS_BURSTCOUNT_W          (3),
		.SUPPRESS_0_BYTEEN_CMD     (0),
		.PREVENT_FIFO_OVERFLOW     (1),
		.USE_READRESPONSE          (0),
		.USE_WRITERESPONSE         (0),
		.ECC_ENABLE                (0)
	) sev_seg47_s1_agent (
		.clk                     (sdram_pll_sys_clk_clk),                         //             clk.clk
		.reset                   (vga_dma_reset_reset_bridge_in_reset_reset),     //       clk_reset.reset
		.m0_address              (sev_seg47_s1_agent_m0_address),                 //              m0.address
		.m0_burstcount           (sev_seg47_s1_agent_m0_burstcount),              //                .burstcount
		.m0_byteenable           (sev_seg47_s1_agent_m0_byteenable),              //                .byteenable
		.m0_debugaccess          (sev_seg47_s1_agent_m0_debugaccess),             //                .debugaccess
		.m0_lock                 (sev_seg47_s1_agent_m0_lock),                    //                .lock
		.m0_readdata             (sev_seg47_s1_agent_m0_readdata),                //                .readdata
		.m0_readdatavalid        (sev_seg47_s1_agent_m0_readdatavalid),           //                .readdatavalid
		.m0_read                 (sev_seg47_s1_agent_m0_read),                    //                .read
		.m0_waitrequest          (sev_seg47_s1_agent_m0_waitrequest),             //                .waitrequest
		.m0_writedata            (sev_seg47_s1_agent_m0_writedata),               //                .writedata
		.m0_write                (sev_seg47_s1_agent_m0_write),                   //                .write
		.rp_endofpacket          (sev_seg47_s1_agent_rp_endofpacket),             //              rp.endofpacket
		.rp_ready                (sev_seg47_s1_agent_rp_ready),                   //                .ready
		.rp_valid                (sev_seg47_s1_agent_rp_valid),                   //                .valid
		.rp_data                 (sev_seg47_s1_agent_rp_data),                    //                .data
		.rp_startofpacket        (sev_seg47_s1_agent_rp_startofpacket),           //                .startofpacket
		.cp_ready                (cmd_mux_009_src_ready),                         //              cp.ready
		.cp_valid                (cmd_mux_009_src_valid),                         //                .valid
		.cp_data                 (cmd_mux_009_src_data),                          //                .data
		.cp_startofpacket        (cmd_mux_009_src_startofpacket),                 //                .startofpacket
		.cp_endofpacket          (cmd_mux_009_src_endofpacket),                   //                .endofpacket
		.cp_channel              (cmd_mux_009_src_channel),                       //                .channel
		.rf_sink_ready           (sev_seg47_s1_agent_rsp_fifo_out_ready),         //         rf_sink.ready
		.rf_sink_valid           (sev_seg47_s1_agent_rsp_fifo_out_valid),         //                .valid
		.rf_sink_startofpacket   (sev_seg47_s1_agent_rsp_fifo_out_startofpacket), //                .startofpacket
		.rf_sink_endofpacket     (sev_seg47_s1_agent_rsp_fifo_out_endofpacket),   //                .endofpacket
		.rf_sink_data            (sev_seg47_s1_agent_rsp_fifo_out_data),          //                .data
		.rf_source_ready         (sev_seg47_s1_agent_rf_source_ready),            //       rf_source.ready
		.rf_source_valid         (sev_seg47_s1_agent_rf_source_valid),            //                .valid
		.rf_source_startofpacket (sev_seg47_s1_agent_rf_source_startofpacket),    //                .startofpacket
		.rf_source_endofpacket   (sev_seg47_s1_agent_rf_source_endofpacket),      //                .endofpacket
		.rf_source_data          (sev_seg47_s1_agent_rf_source_data),             //                .data
		.rdata_fifo_sink_ready   (avalon_st_adapter_009_out_0_ready),             // rdata_fifo_sink.ready
		.rdata_fifo_sink_valid   (avalon_st_adapter_009_out_0_valid),             //                .valid
		.rdata_fifo_sink_data    (avalon_st_adapter_009_out_0_data),              //                .data
		.rdata_fifo_sink_error   (avalon_st_adapter_009_out_0_error),             //                .error
		.rdata_fifo_src_ready    (sev_seg47_s1_agent_rdata_fifo_src_ready),       //  rdata_fifo_src.ready
		.rdata_fifo_src_valid    (sev_seg47_s1_agent_rdata_fifo_src_valid),       //                .valid
		.rdata_fifo_src_data     (sev_seg47_s1_agent_rdata_fifo_src_data),        //                .data
		.m0_response             (2'b00),                                         //     (terminated)
		.m0_writeresponsevalid   (1'b0)                                           //     (terminated)
	);

	altera_avalon_sc_fifo #(
		.SYMBOLS_PER_BEAT    (1),
		.BITS_PER_SYMBOL     (109),
		.FIFO_DEPTH          (2),
		.CHANNEL_WIDTH       (0),
		.ERROR_WIDTH         (0),
		.USE_PACKETS         (1),
		.USE_FILL_LEVEL      (0),
		.EMPTY_LATENCY       (1),
		.USE_MEMORY_BLOCKS   (0),
		.USE_STORE_FORWARD   (0),
		.USE_ALMOST_FULL_IF  (0),
		.USE_ALMOST_EMPTY_IF (0)
	) sev_seg47_s1_agent_rsp_fifo (
		.clk               (sdram_pll_sys_clk_clk),                         //       clk.clk
		.reset             (vga_dma_reset_reset_bridge_in_reset_reset),     // clk_reset.reset
		.in_data           (sev_seg47_s1_agent_rf_source_data),             //        in.data
		.in_valid          (sev_seg47_s1_agent_rf_source_valid),            //          .valid
		.in_ready          (sev_seg47_s1_agent_rf_source_ready),            //          .ready
		.in_startofpacket  (sev_seg47_s1_agent_rf_source_startofpacket),    //          .startofpacket
		.in_endofpacket    (sev_seg47_s1_agent_rf_source_endofpacket),      //          .endofpacket
		.out_data          (sev_seg47_s1_agent_rsp_fifo_out_data),          //       out.data
		.out_valid         (sev_seg47_s1_agent_rsp_fifo_out_valid),         //          .valid
		.out_ready         (sev_seg47_s1_agent_rsp_fifo_out_ready),         //          .ready
		.out_startofpacket (sev_seg47_s1_agent_rsp_fifo_out_startofpacket), //          .startofpacket
		.out_endofpacket   (sev_seg47_s1_agent_rsp_fifo_out_endofpacket),   //          .endofpacket
		.csr_address       (2'b00),                                         // (terminated)
		.csr_read          (1'b0),                                          // (terminated)
		.csr_write         (1'b0),                                          // (terminated)
		.csr_readdata      (),                                              // (terminated)
		.csr_writedata     (32'b00000000000000000000000000000000),          // (terminated)
		.almost_full_data  (),                                              // (terminated)
		.almost_empty_data (),                                              // (terminated)
		.in_empty          (1'b0),                                          // (terminated)
		.out_empty         (),                                              // (terminated)
		.in_error          (1'b0),                                          // (terminated)
		.out_error         (),                                              // (terminated)
		.in_channel        (1'b0),                                          // (terminated)
		.out_channel       ()                                               // (terminated)
	);

	AvalonMM_mm_interconnect_0_router router (
		.sink_ready         (vga_dma_avalon_dma_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (vga_dma_avalon_dma_master_agent_cp_valid),         //          .valid
		.sink_data          (vga_dma_avalon_dma_master_agent_cp_data),          //          .data
		.sink_startofpacket (vga_dma_avalon_dma_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (vga_dma_avalon_dma_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (sdram_pll_sys_clk_clk),                            //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.src_ready          (router_src_ready),                                 //       src.ready
		.src_valid          (router_src_valid),                                 //          .valid
		.src_data           (router_src_data),                                  //          .data
		.src_channel        (router_src_channel),                               //          .channel
		.src_startofpacket  (router_src_startofpacket),                         //          .startofpacket
		.src_endofpacket    (router_src_endofpacket)                            //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_router_001 router_001 (
		.sink_ready         (mm_bridge_m0_agent_cp_ready),               //      sink.ready
		.sink_valid         (mm_bridge_m0_agent_cp_valid),               //          .valid
		.sink_data          (mm_bridge_m0_agent_cp_data),                //          .data
		.sink_startofpacket (mm_bridge_m0_agent_cp_startofpacket),       //          .startofpacket
		.sink_endofpacket   (mm_bridge_m0_agent_cp_endofpacket),         //          .endofpacket
		.clk                (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_001_src_ready),                      //       src.ready
		.src_valid          (router_001_src_valid),                      //          .valid
		.src_data           (router_001_src_data),                       //          .data
		.src_channel        (router_001_src_channel),                    //          .channel
		.src_startofpacket  (router_001_src_startofpacket),              //          .startofpacket
		.src_endofpacket    (router_001_src_endofpacket)                 //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_router_001 router_002 (
		.sink_ready         (jtag_master_master_agent_cp_ready),         //      sink.ready
		.sink_valid         (jtag_master_master_agent_cp_valid),         //          .valid
		.sink_data          (jtag_master_master_agent_cp_data),          //          .data
		.sink_startofpacket (jtag_master_master_agent_cp_startofpacket), //          .startofpacket
		.sink_endofpacket   (jtag_master_master_agent_cp_endofpacket),   //          .endofpacket
		.clk                (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_002_src_ready),                      //       src.ready
		.src_valid          (router_002_src_valid),                      //          .valid
		.src_data           (router_002_src_data),                       //          .data
		.src_channel        (router_002_src_channel),                    //          .channel
		.src_startofpacket  (router_002_src_startofpacket),              //          .startofpacket
		.src_endofpacket    (router_002_src_endofpacket)                 //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_router_003 router_003 (
		.sink_ready         (sram_0_avalon_sram_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (sram_0_avalon_sram_slave_agent_rp_valid),         //          .valid
		.sink_data          (sram_0_avalon_sram_slave_agent_rp_data),          //          .data
		.sink_startofpacket (sram_0_avalon_sram_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (sram_0_avalon_sram_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (sdram_pll_sys_clk_clk),                           //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset),       // clk_reset.reset
		.src_ready          (router_003_src_ready),                            //       src.ready
		.src_valid          (router_003_src_valid),                            //          .valid
		.src_data           (router_003_src_data),                             //          .data
		.src_channel        (router_003_src_channel),                          //          .channel
		.src_startofpacket  (router_003_src_startofpacket),                    //          .startofpacket
		.src_endofpacket    (router_003_src_endofpacket)                       //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_router_004 router_004 (
		.sink_ready         (vga_dma_avalon_dma_control_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (vga_dma_avalon_dma_control_slave_agent_rp_valid),         //          .valid
		.sink_data          (vga_dma_avalon_dma_control_slave_agent_rp_data),          //          .data
		.sink_startofpacket (vga_dma_avalon_dma_control_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (vga_dma_avalon_dma_control_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (sdram_pll_sys_clk_clk),                                   //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset),               // clk_reset.reset
		.src_ready          (router_004_src_ready),                                    //       src.ready
		.src_valid          (router_004_src_valid),                                    //          .valid
		.src_data           (router_004_src_data),                                     //          .data
		.src_channel        (router_004_src_channel),                                  //          .channel
		.src_startofpacket  (router_004_src_startofpacket),                            //          .startofpacket
		.src_endofpacket    (router_004_src_endofpacket)                               //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_router_004 router_005 (
		.sink_ready         (ps2_avalon_ps2_slave_agent_rp_ready),         //      sink.ready
		.sink_valid         (ps2_avalon_ps2_slave_agent_rp_valid),         //          .valid
		.sink_data          (ps2_avalon_ps2_slave_agent_rp_data),          //          .data
		.sink_startofpacket (ps2_avalon_ps2_slave_agent_rp_startofpacket), //          .startofpacket
		.sink_endofpacket   (ps2_avalon_ps2_slave_agent_rp_endofpacket),   //          .endofpacket
		.clk                (sdram_pll_sys_clk_clk),                       //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset),   // clk_reset.reset
		.src_ready          (router_005_src_ready),                        //       src.ready
		.src_valid          (router_005_src_valid),                        //          .valid
		.src_data           (router_005_src_data),                         //          .data
		.src_channel        (router_005_src_channel),                      //          .channel
		.src_startofpacket  (router_005_src_startofpacket),                //          .startofpacket
		.src_endofpacket    (router_005_src_endofpacket)                   //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_router_004 router_006 (
		.sink_ready         (sdram_controller_s1_agent_rp_ready),                 //      sink.ready
		.sink_valid         (sdram_controller_s1_agent_rp_valid),                 //          .valid
		.sink_data          (sdram_controller_s1_agent_rp_data),                  //          .data
		.sink_startofpacket (sdram_controller_s1_agent_rp_startofpacket),         //          .startofpacket
		.sink_endofpacket   (sdram_controller_s1_agent_rp_endofpacket),           //          .endofpacket
		.clk                (sdram_pll_sys_clk_clk),                              //       clk.clk
		.reset              (sdram_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_006_src_ready),                               //       src.ready
		.src_valid          (router_006_src_valid),                               //          .valid
		.src_data           (router_006_src_data),                                //          .data
		.src_channel        (router_006_src_channel),                             //          .channel
		.src_startofpacket  (router_006_src_startofpacket),                       //          .startofpacket
		.src_endofpacket    (router_006_src_endofpacket)                          //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_router_004 router_007 (
		.sink_ready         (leg_g_s1_agent_rp_ready),                   //      sink.ready
		.sink_valid         (leg_g_s1_agent_rp_valid),                   //          .valid
		.sink_data          (leg_g_s1_agent_rp_data),                    //          .data
		.sink_startofpacket (leg_g_s1_agent_rp_startofpacket),           //          .startofpacket
		.sink_endofpacket   (leg_g_s1_agent_rp_endofpacket),             //          .endofpacket
		.clk                (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_007_src_ready),                      //       src.ready
		.src_valid          (router_007_src_valid),                      //          .valid
		.src_data           (router_007_src_data),                       //          .data
		.src_channel        (router_007_src_channel),                    //          .channel
		.src_startofpacket  (router_007_src_startofpacket),              //          .startofpacket
		.src_endofpacket    (router_007_src_endofpacket)                 //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_router_004 router_008 (
		.sink_ready         (switch_s1_agent_rp_ready),                  //      sink.ready
		.sink_valid         (switch_s1_agent_rp_valid),                  //          .valid
		.sink_data          (switch_s1_agent_rp_data),                   //          .data
		.sink_startofpacket (switch_s1_agent_rp_startofpacket),          //          .startofpacket
		.sink_endofpacket   (switch_s1_agent_rp_endofpacket),            //          .endofpacket
		.clk                (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_008_src_ready),                      //       src.ready
		.src_valid          (router_008_src_valid),                      //          .valid
		.src_data           (router_008_src_data),                       //          .data
		.src_channel        (router_008_src_channel),                    //          .channel
		.src_startofpacket  (router_008_src_startofpacket),              //          .startofpacket
		.src_endofpacket    (router_008_src_endofpacket)                 //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_router_004 router_009 (
		.sink_ready         (key_s1_agent_rp_ready),                     //      sink.ready
		.sink_valid         (key_s1_agent_rp_valid),                     //          .valid
		.sink_data          (key_s1_agent_rp_data),                      //          .data
		.sink_startofpacket (key_s1_agent_rp_startofpacket),             //          .startofpacket
		.sink_endofpacket   (key_s1_agent_rp_endofpacket),               //          .endofpacket
		.clk                (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_009_src_ready),                      //       src.ready
		.src_valid          (router_009_src_valid),                      //          .valid
		.src_data           (router_009_src_data),                       //          .data
		.src_channel        (router_009_src_channel),                    //          .channel
		.src_startofpacket  (router_009_src_startofpacket),              //          .startofpacket
		.src_endofpacket    (router_009_src_endofpacket)                 //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_router_004 router_010 (
		.sink_ready         (led_r_s1_agent_rp_ready),                   //      sink.ready
		.sink_valid         (led_r_s1_agent_rp_valid),                   //          .valid
		.sink_data          (led_r_s1_agent_rp_data),                    //          .data
		.sink_startofpacket (led_r_s1_agent_rp_startofpacket),           //          .startofpacket
		.sink_endofpacket   (led_r_s1_agent_rp_endofpacket),             //          .endofpacket
		.clk                (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_010_src_ready),                      //       src.ready
		.src_valid          (router_010_src_valid),                      //          .valid
		.src_data           (router_010_src_data),                       //          .data
		.src_channel        (router_010_src_channel),                    //          .channel
		.src_startofpacket  (router_010_src_startofpacket),              //          .startofpacket
		.src_endofpacket    (router_010_src_endofpacket)                 //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_router_004 router_011 (
		.sink_ready         (sev_seg03_s1_agent_rp_ready),               //      sink.ready
		.sink_valid         (sev_seg03_s1_agent_rp_valid),               //          .valid
		.sink_data          (sev_seg03_s1_agent_rp_data),                //          .data
		.sink_startofpacket (sev_seg03_s1_agent_rp_startofpacket),       //          .startofpacket
		.sink_endofpacket   (sev_seg03_s1_agent_rp_endofpacket),         //          .endofpacket
		.clk                (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_011_src_ready),                      //       src.ready
		.src_valid          (router_011_src_valid),                      //          .valid
		.src_data           (router_011_src_data),                       //          .data
		.src_channel        (router_011_src_channel),                    //          .channel
		.src_startofpacket  (router_011_src_startofpacket),              //          .startofpacket
		.src_endofpacket    (router_011_src_endofpacket)                 //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_router_004 router_012 (
		.sink_ready         (sev_seg47_s1_agent_rp_ready),               //      sink.ready
		.sink_valid         (sev_seg47_s1_agent_rp_valid),               //          .valid
		.sink_data          (sev_seg47_s1_agent_rp_data),                //          .data
		.sink_startofpacket (sev_seg47_s1_agent_rp_startofpacket),       //          .startofpacket
		.sink_endofpacket   (sev_seg47_s1_agent_rp_endofpacket),         //          .endofpacket
		.clk                (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready          (router_012_src_ready),                      //       src.ready
		.src_valid          (router_012_src_valid),                      //          .valid
		.src_data           (router_012_src_data),                       //          .data
		.src_channel        (router_012_src_channel),                    //          .channel
		.src_startofpacket  (router_012_src_startofpacket),              //          .startofpacket
		.src_endofpacket    (router_012_src_endofpacket)                 //          .endofpacket
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (91),
		.PKT_SRC_ID_H              (90),
		.PKT_SRC_ID_L              (87),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.MAX_OUTSTANDING_RESPONSES (7),
		.PIPELINED                 (0),
		.ST_DATA_W                 (108),
		.ST_CHANNEL_W              (10),
		.VALID_WIDTH               (10),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) mm_bridge_m0_limiter (
		.clk                    (sdram_pll_sys_clk_clk),                      //       clk.clk
		.reset                  (vga_dma_reset_reset_bridge_in_reset_reset),  // clk_reset.reset
		.cmd_sink_ready         (router_001_src_ready),                       //  cmd_sink.ready
		.cmd_sink_valid         (router_001_src_valid),                       //          .valid
		.cmd_sink_data          (router_001_src_data),                        //          .data
		.cmd_sink_channel       (router_001_src_channel),                     //          .channel
		.cmd_sink_startofpacket (router_001_src_startofpacket),               //          .startofpacket
		.cmd_sink_endofpacket   (router_001_src_endofpacket),                 //          .endofpacket
		.cmd_src_ready          (mm_bridge_m0_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (mm_bridge_m0_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (mm_bridge_m0_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (mm_bridge_m0_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (mm_bridge_m0_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_001_src_ready),                      //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_001_src_valid),                      //          .valid
		.rsp_sink_channel       (rsp_mux_001_src_channel),                    //          .channel
		.rsp_sink_data          (rsp_mux_001_src_data),                       //          .data
		.rsp_sink_startofpacket (rsp_mux_001_src_startofpacket),              //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_001_src_endofpacket),                //          .endofpacket
		.rsp_src_ready          (mm_bridge_m0_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (mm_bridge_m0_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (mm_bridge_m0_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (mm_bridge_m0_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (mm_bridge_m0_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (mm_bridge_m0_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (mm_bridge_m0_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_traffic_limiter #(
		.PKT_DEST_ID_H             (94),
		.PKT_DEST_ID_L             (91),
		.PKT_SRC_ID_H              (90),
		.PKT_SRC_ID_L              (87),
		.PKT_BYTE_CNT_H            (76),
		.PKT_BYTE_CNT_L            (74),
		.PKT_BYTEEN_H              (35),
		.PKT_BYTEEN_L              (32),
		.PKT_TRANS_POSTED          (69),
		.PKT_TRANS_WRITE           (70),
		.MAX_OUTSTANDING_RESPONSES (7),
		.PIPELINED                 (0),
		.ST_DATA_W                 (108),
		.ST_CHANNEL_W              (10),
		.VALID_WIDTH               (10),
		.ENFORCE_ORDER             (1),
		.PREVENT_HAZARDS           (0),
		.SUPPORTS_POSTED_WRITES    (1),
		.SUPPORTS_NONPOSTED_WRITES (0),
		.REORDER                   (0)
	) jtag_master_master_limiter (
		.clk                    (sdram_pll_sys_clk_clk),                            //       clk.clk
		.reset                  (vga_dma_reset_reset_bridge_in_reset_reset),        // clk_reset.reset
		.cmd_sink_ready         (router_002_src_ready),                             //  cmd_sink.ready
		.cmd_sink_valid         (router_002_src_valid),                             //          .valid
		.cmd_sink_data          (router_002_src_data),                              //          .data
		.cmd_sink_channel       (router_002_src_channel),                           //          .channel
		.cmd_sink_startofpacket (router_002_src_startofpacket),                     //          .startofpacket
		.cmd_sink_endofpacket   (router_002_src_endofpacket),                       //          .endofpacket
		.cmd_src_ready          (jtag_master_master_limiter_cmd_src_ready),         //   cmd_src.ready
		.cmd_src_data           (jtag_master_master_limiter_cmd_src_data),          //          .data
		.cmd_src_channel        (jtag_master_master_limiter_cmd_src_channel),       //          .channel
		.cmd_src_startofpacket  (jtag_master_master_limiter_cmd_src_startofpacket), //          .startofpacket
		.cmd_src_endofpacket    (jtag_master_master_limiter_cmd_src_endofpacket),   //          .endofpacket
		.rsp_sink_ready         (rsp_mux_002_src_ready),                            //  rsp_sink.ready
		.rsp_sink_valid         (rsp_mux_002_src_valid),                            //          .valid
		.rsp_sink_channel       (rsp_mux_002_src_channel),                          //          .channel
		.rsp_sink_data          (rsp_mux_002_src_data),                             //          .data
		.rsp_sink_startofpacket (rsp_mux_002_src_startofpacket),                    //          .startofpacket
		.rsp_sink_endofpacket   (rsp_mux_002_src_endofpacket),                      //          .endofpacket
		.rsp_src_ready          (jtag_master_master_limiter_rsp_src_ready),         //   rsp_src.ready
		.rsp_src_valid          (jtag_master_master_limiter_rsp_src_valid),         //          .valid
		.rsp_src_data           (jtag_master_master_limiter_rsp_src_data),          //          .data
		.rsp_src_channel        (jtag_master_master_limiter_rsp_src_channel),       //          .channel
		.rsp_src_startofpacket  (jtag_master_master_limiter_rsp_src_startofpacket), //          .startofpacket
		.rsp_src_endofpacket    (jtag_master_master_limiter_rsp_src_endofpacket),   //          .endofpacket
		.cmd_src_valid          (jtag_master_master_limiter_cmd_valid_data)         // cmd_valid.data
	);

	altera_merlin_burst_adapter #(
		.PKT_ADDR_H                (49),
		.PKT_ADDR_L                (18),
		.PKT_BEGIN_BURST           (67),
		.PKT_BYTE_CNT_H            (58),
		.PKT_BYTE_CNT_L            (56),
		.PKT_BYTEEN_H              (17),
		.PKT_BYTEEN_L              (16),
		.PKT_BURST_SIZE_H          (62),
		.PKT_BURST_SIZE_L          (60),
		.PKT_BURST_TYPE_H          (64),
		.PKT_BURST_TYPE_L          (63),
		.PKT_BURSTWRAP_H           (59),
		.PKT_BURSTWRAP_L           (59),
		.PKT_TRANS_COMPRESSED_READ (50),
		.PKT_TRANS_WRITE           (52),
		.PKT_TRANS_READ            (53),
		.OUT_NARROW_SIZE           (0),
		.IN_NARROW_SIZE            (0),
		.OUT_FIXED                 (0),
		.OUT_COMPLETE_WRAP         (0),
		.ST_DATA_W                 (90),
		.ST_CHANNEL_W              (10),
		.OUT_BYTE_CNT_H            (57),
		.OUT_BURSTWRAP_H           (59),
		.COMPRESSED_READ_SUPPORT   (0),
		.BYTEENABLE_SYNTHESIS      (1),
		.PIPE_INPUTS               (0),
		.NO_WRAP_SUPPORT           (0),
		.INCOMPLETE_WRAP_SUPPORT   (0),
		.BURSTWRAP_CONST_MASK      (1),
		.BURSTWRAP_CONST_VALUE     (1),
		.ADAPTER_VERSION           ("13.1")
	) sram_0_avalon_sram_slave_burst_adapter (
		.clk                   (sdram_pll_sys_clk_clk),                                        //       cr0.clk
		.reset                 (vga_dma_reset_reset_bridge_in_reset_reset),                    // cr0_reset.reset
		.sink0_valid           (sram_0_avalon_sram_slave_cmd_width_adapter_src_valid),         //     sink0.valid
		.sink0_data            (sram_0_avalon_sram_slave_cmd_width_adapter_src_data),          //          .data
		.sink0_channel         (sram_0_avalon_sram_slave_cmd_width_adapter_src_channel),       //          .channel
		.sink0_startofpacket   (sram_0_avalon_sram_slave_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.sink0_endofpacket     (sram_0_avalon_sram_slave_cmd_width_adapter_src_endofpacket),   //          .endofpacket
		.sink0_ready           (sram_0_avalon_sram_slave_cmd_width_adapter_src_ready),         //          .ready
		.source0_valid         (sram_0_avalon_sram_slave_burst_adapter_source0_valid),         //   source0.valid
		.source0_data          (sram_0_avalon_sram_slave_burst_adapter_source0_data),          //          .data
		.source0_channel       (sram_0_avalon_sram_slave_burst_adapter_source0_channel),       //          .channel
		.source0_startofpacket (sram_0_avalon_sram_slave_burst_adapter_source0_startofpacket), //          .startofpacket
		.source0_endofpacket   (sram_0_avalon_sram_slave_burst_adapter_source0_endofpacket),   //          .endofpacket
		.source0_ready         (sram_0_avalon_sram_slave_burst_adapter_source0_ready)          //          .ready
	);

	AvalonMM_mm_interconnect_0_cmd_demux cmd_demux (
		.clk                (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_src_ready),                          //      sink.ready
		.sink_channel       (router_src_channel),                        //          .channel
		.sink_data          (router_src_data),                           //          .data
		.sink_startofpacket (router_src_startofpacket),                  //          .startofpacket
		.sink_endofpacket   (router_src_endofpacket),                    //          .endofpacket
		.sink_valid         (router_src_valid),                          //          .valid
		.src0_ready         (cmd_demux_src0_ready),                      //      src0.ready
		.src0_valid         (cmd_demux_src0_valid),                      //          .valid
		.src0_data          (cmd_demux_src0_data),                       //          .data
		.src0_channel       (cmd_demux_src0_channel),                    //          .channel
		.src0_startofpacket (cmd_demux_src0_startofpacket),              //          .startofpacket
		.src0_endofpacket   (cmd_demux_src0_endofpacket)                 //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_cmd_demux_001 cmd_demux_001 (
		.clk                (sdram_pll_sys_clk_clk),                      //        clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset),  //  clk_reset.reset
		.sink_ready         (mm_bridge_m0_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (mm_bridge_m0_limiter_cmd_src_channel),       //           .channel
		.sink_data          (mm_bridge_m0_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (mm_bridge_m0_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (mm_bridge_m0_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (mm_bridge_m0_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_001_src0_ready),                   //       src0.ready
		.src0_valid         (cmd_demux_001_src0_valid),                   //           .valid
		.src0_data          (cmd_demux_001_src0_data),                    //           .data
		.src0_channel       (cmd_demux_001_src0_channel),                 //           .channel
		.src0_startofpacket (cmd_demux_001_src0_startofpacket),           //           .startofpacket
		.src0_endofpacket   (cmd_demux_001_src0_endofpacket),             //           .endofpacket
		.src1_ready         (cmd_demux_001_src1_ready),                   //       src1.ready
		.src1_valid         (cmd_demux_001_src1_valid),                   //           .valid
		.src1_data          (cmd_demux_001_src1_data),                    //           .data
		.src1_channel       (cmd_demux_001_src1_channel),                 //           .channel
		.src1_startofpacket (cmd_demux_001_src1_startofpacket),           //           .startofpacket
		.src1_endofpacket   (cmd_demux_001_src1_endofpacket),             //           .endofpacket
		.src2_ready         (cmd_demux_001_src2_ready),                   //       src2.ready
		.src2_valid         (cmd_demux_001_src2_valid),                   //           .valid
		.src2_data          (cmd_demux_001_src2_data),                    //           .data
		.src2_channel       (cmd_demux_001_src2_channel),                 //           .channel
		.src2_startofpacket (cmd_demux_001_src2_startofpacket),           //           .startofpacket
		.src2_endofpacket   (cmd_demux_001_src2_endofpacket),             //           .endofpacket
		.src3_ready         (cmd_demux_001_src3_ready),                   //       src3.ready
		.src3_valid         (cmd_demux_001_src3_valid),                   //           .valid
		.src3_data          (cmd_demux_001_src3_data),                    //           .data
		.src3_channel       (cmd_demux_001_src3_channel),                 //           .channel
		.src3_startofpacket (cmd_demux_001_src3_startofpacket),           //           .startofpacket
		.src3_endofpacket   (cmd_demux_001_src3_endofpacket),             //           .endofpacket
		.src4_ready         (cmd_demux_001_src4_ready),                   //       src4.ready
		.src4_valid         (cmd_demux_001_src4_valid),                   //           .valid
		.src4_data          (cmd_demux_001_src4_data),                    //           .data
		.src4_channel       (cmd_demux_001_src4_channel),                 //           .channel
		.src4_startofpacket (cmd_demux_001_src4_startofpacket),           //           .startofpacket
		.src4_endofpacket   (cmd_demux_001_src4_endofpacket),             //           .endofpacket
		.src5_ready         (cmd_demux_001_src5_ready),                   //       src5.ready
		.src5_valid         (cmd_demux_001_src5_valid),                   //           .valid
		.src5_data          (cmd_demux_001_src5_data),                    //           .data
		.src5_channel       (cmd_demux_001_src5_channel),                 //           .channel
		.src5_startofpacket (cmd_demux_001_src5_startofpacket),           //           .startofpacket
		.src5_endofpacket   (cmd_demux_001_src5_endofpacket),             //           .endofpacket
		.src6_ready         (cmd_demux_001_src6_ready),                   //       src6.ready
		.src6_valid         (cmd_demux_001_src6_valid),                   //           .valid
		.src6_data          (cmd_demux_001_src6_data),                    //           .data
		.src6_channel       (cmd_demux_001_src6_channel),                 //           .channel
		.src6_startofpacket (cmd_demux_001_src6_startofpacket),           //           .startofpacket
		.src6_endofpacket   (cmd_demux_001_src6_endofpacket),             //           .endofpacket
		.src7_ready         (cmd_demux_001_src7_ready),                   //       src7.ready
		.src7_valid         (cmd_demux_001_src7_valid),                   //           .valid
		.src7_data          (cmd_demux_001_src7_data),                    //           .data
		.src7_channel       (cmd_demux_001_src7_channel),                 //           .channel
		.src7_startofpacket (cmd_demux_001_src7_startofpacket),           //           .startofpacket
		.src7_endofpacket   (cmd_demux_001_src7_endofpacket),             //           .endofpacket
		.src8_ready         (cmd_demux_001_src8_ready),                   //       src8.ready
		.src8_valid         (cmd_demux_001_src8_valid),                   //           .valid
		.src8_data          (cmd_demux_001_src8_data),                    //           .data
		.src8_channel       (cmd_demux_001_src8_channel),                 //           .channel
		.src8_startofpacket (cmd_demux_001_src8_startofpacket),           //           .startofpacket
		.src8_endofpacket   (cmd_demux_001_src8_endofpacket),             //           .endofpacket
		.src9_ready         (cmd_demux_001_src9_ready),                   //       src9.ready
		.src9_valid         (cmd_demux_001_src9_valid),                   //           .valid
		.src9_data          (cmd_demux_001_src9_data),                    //           .data
		.src9_channel       (cmd_demux_001_src9_channel),                 //           .channel
		.src9_startofpacket (cmd_demux_001_src9_startofpacket),           //           .startofpacket
		.src9_endofpacket   (cmd_demux_001_src9_endofpacket)              //           .endofpacket
	);

	AvalonMM_mm_interconnect_0_cmd_demux_001 cmd_demux_002 (
		.clk                (sdram_pll_sys_clk_clk),                            //        clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset),        //  clk_reset.reset
		.sink_ready         (jtag_master_master_limiter_cmd_src_ready),         //       sink.ready
		.sink_channel       (jtag_master_master_limiter_cmd_src_channel),       //           .channel
		.sink_data          (jtag_master_master_limiter_cmd_src_data),          //           .data
		.sink_startofpacket (jtag_master_master_limiter_cmd_src_startofpacket), //           .startofpacket
		.sink_endofpacket   (jtag_master_master_limiter_cmd_src_endofpacket),   //           .endofpacket
		.sink_valid         (jtag_master_master_limiter_cmd_valid_data),        // sink_valid.data
		.src0_ready         (cmd_demux_002_src0_ready),                         //       src0.ready
		.src0_valid         (cmd_demux_002_src0_valid),                         //           .valid
		.src0_data          (cmd_demux_002_src0_data),                          //           .data
		.src0_channel       (cmd_demux_002_src0_channel),                       //           .channel
		.src0_startofpacket (cmd_demux_002_src0_startofpacket),                 //           .startofpacket
		.src0_endofpacket   (cmd_demux_002_src0_endofpacket),                   //           .endofpacket
		.src1_ready         (cmd_demux_002_src1_ready),                         //       src1.ready
		.src1_valid         (cmd_demux_002_src1_valid),                         //           .valid
		.src1_data          (cmd_demux_002_src1_data),                          //           .data
		.src1_channel       (cmd_demux_002_src1_channel),                       //           .channel
		.src1_startofpacket (cmd_demux_002_src1_startofpacket),                 //           .startofpacket
		.src1_endofpacket   (cmd_demux_002_src1_endofpacket),                   //           .endofpacket
		.src2_ready         (cmd_demux_002_src2_ready),                         //       src2.ready
		.src2_valid         (cmd_demux_002_src2_valid),                         //           .valid
		.src2_data          (cmd_demux_002_src2_data),                          //           .data
		.src2_channel       (cmd_demux_002_src2_channel),                       //           .channel
		.src2_startofpacket (cmd_demux_002_src2_startofpacket),                 //           .startofpacket
		.src2_endofpacket   (cmd_demux_002_src2_endofpacket),                   //           .endofpacket
		.src3_ready         (cmd_demux_002_src3_ready),                         //       src3.ready
		.src3_valid         (cmd_demux_002_src3_valid),                         //           .valid
		.src3_data          (cmd_demux_002_src3_data),                          //           .data
		.src3_channel       (cmd_demux_002_src3_channel),                       //           .channel
		.src3_startofpacket (cmd_demux_002_src3_startofpacket),                 //           .startofpacket
		.src3_endofpacket   (cmd_demux_002_src3_endofpacket),                   //           .endofpacket
		.src4_ready         (cmd_demux_002_src4_ready),                         //       src4.ready
		.src4_valid         (cmd_demux_002_src4_valid),                         //           .valid
		.src4_data          (cmd_demux_002_src4_data),                          //           .data
		.src4_channel       (cmd_demux_002_src4_channel),                       //           .channel
		.src4_startofpacket (cmd_demux_002_src4_startofpacket),                 //           .startofpacket
		.src4_endofpacket   (cmd_demux_002_src4_endofpacket),                   //           .endofpacket
		.src5_ready         (cmd_demux_002_src5_ready),                         //       src5.ready
		.src5_valid         (cmd_demux_002_src5_valid),                         //           .valid
		.src5_data          (cmd_demux_002_src5_data),                          //           .data
		.src5_channel       (cmd_demux_002_src5_channel),                       //           .channel
		.src5_startofpacket (cmd_demux_002_src5_startofpacket),                 //           .startofpacket
		.src5_endofpacket   (cmd_demux_002_src5_endofpacket),                   //           .endofpacket
		.src6_ready         (cmd_demux_002_src6_ready),                         //       src6.ready
		.src6_valid         (cmd_demux_002_src6_valid),                         //           .valid
		.src6_data          (cmd_demux_002_src6_data),                          //           .data
		.src6_channel       (cmd_demux_002_src6_channel),                       //           .channel
		.src6_startofpacket (cmd_demux_002_src6_startofpacket),                 //           .startofpacket
		.src6_endofpacket   (cmd_demux_002_src6_endofpacket),                   //           .endofpacket
		.src7_ready         (cmd_demux_002_src7_ready),                         //       src7.ready
		.src7_valid         (cmd_demux_002_src7_valid),                         //           .valid
		.src7_data          (cmd_demux_002_src7_data),                          //           .data
		.src7_channel       (cmd_demux_002_src7_channel),                       //           .channel
		.src7_startofpacket (cmd_demux_002_src7_startofpacket),                 //           .startofpacket
		.src7_endofpacket   (cmd_demux_002_src7_endofpacket),                   //           .endofpacket
		.src8_ready         (cmd_demux_002_src8_ready),                         //       src8.ready
		.src8_valid         (cmd_demux_002_src8_valid),                         //           .valid
		.src8_data          (cmd_demux_002_src8_data),                          //           .data
		.src8_channel       (cmd_demux_002_src8_channel),                       //           .channel
		.src8_startofpacket (cmd_demux_002_src8_startofpacket),                 //           .startofpacket
		.src8_endofpacket   (cmd_demux_002_src8_endofpacket),                   //           .endofpacket
		.src9_ready         (cmd_demux_002_src9_ready),                         //       src9.ready
		.src9_valid         (cmd_demux_002_src9_valid),                         //           .valid
		.src9_data          (cmd_demux_002_src9_data),                          //           .data
		.src9_channel       (cmd_demux_002_src9_channel),                       //           .channel
		.src9_startofpacket (cmd_demux_002_src9_startofpacket),                 //           .startofpacket
		.src9_endofpacket   (cmd_demux_002_src9_endofpacket)                    //           .endofpacket
	);

	AvalonMM_mm_interconnect_0_cmd_mux cmd_mux (
		.clk                 (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset               (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_src_ready),                         //       src.ready
		.src_valid           (cmd_mux_src_valid),                         //          .valid
		.src_data            (cmd_mux_src_data),                          //          .data
		.src_channel         (cmd_mux_src_channel),                       //          .channel
		.src_startofpacket   (cmd_mux_src_startofpacket),                 //          .startofpacket
		.src_endofpacket     (cmd_mux_src_endofpacket),                   //          .endofpacket
		.sink0_ready         (cmd_demux_src0_ready),                      //     sink0.ready
		.sink0_valid         (cmd_demux_src0_valid),                      //          .valid
		.sink0_channel       (cmd_demux_src0_channel),                    //          .channel
		.sink0_data          (cmd_demux_src0_data),                       //          .data
		.sink0_startofpacket (cmd_demux_src0_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (cmd_demux_src0_endofpacket),                //          .endofpacket
		.sink1_ready         (cmd_demux_001_src0_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_001_src0_valid),                  //          .valid
		.sink1_channel       (cmd_demux_001_src0_channel),                //          .channel
		.sink1_data          (cmd_demux_001_src0_data),                   //          .data
		.sink1_startofpacket (cmd_demux_001_src0_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_001_src0_endofpacket),            //          .endofpacket
		.sink2_ready         (cmd_demux_002_src0_ready),                  //     sink2.ready
		.sink2_valid         (cmd_demux_002_src0_valid),                  //          .valid
		.sink2_channel       (cmd_demux_002_src0_channel),                //          .channel
		.sink2_data          (cmd_demux_002_src0_data),                   //          .data
		.sink2_startofpacket (cmd_demux_002_src0_startofpacket),          //          .startofpacket
		.sink2_endofpacket   (cmd_demux_002_src0_endofpacket)             //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_cmd_mux_001 cmd_mux_001 (
		.clk                 (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset               (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_001_src_ready),                     //       src.ready
		.src_valid           (cmd_mux_001_src_valid),                     //          .valid
		.src_data            (cmd_mux_001_src_data),                      //          .data
		.src_channel         (cmd_mux_001_src_channel),                   //          .channel
		.src_startofpacket   (cmd_mux_001_src_startofpacket),             //          .startofpacket
		.src_endofpacket     (cmd_mux_001_src_endofpacket),               //          .endofpacket
		.sink0_ready         (cmd_demux_001_src1_ready),                  //     sink0.ready
		.sink0_valid         (cmd_demux_001_src1_valid),                  //          .valid
		.sink0_channel       (cmd_demux_001_src1_channel),                //          .channel
		.sink0_data          (cmd_demux_001_src1_data),                   //          .data
		.sink0_startofpacket (cmd_demux_001_src1_startofpacket),          //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src1_endofpacket),            //          .endofpacket
		.sink1_ready         (cmd_demux_002_src1_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_002_src1_valid),                  //          .valid
		.sink1_channel       (cmd_demux_002_src1_channel),                //          .channel
		.sink1_data          (cmd_demux_002_src1_data),                   //          .data
		.sink1_startofpacket (cmd_demux_002_src1_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src1_endofpacket)             //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_cmd_mux_001 cmd_mux_002 (
		.clk                 (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset               (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_002_src_ready),                     //       src.ready
		.src_valid           (cmd_mux_002_src_valid),                     //          .valid
		.src_data            (cmd_mux_002_src_data),                      //          .data
		.src_channel         (cmd_mux_002_src_channel),                   //          .channel
		.src_startofpacket   (cmd_mux_002_src_startofpacket),             //          .startofpacket
		.src_endofpacket     (cmd_mux_002_src_endofpacket),               //          .endofpacket
		.sink0_ready         (cmd_demux_001_src2_ready),                  //     sink0.ready
		.sink0_valid         (cmd_demux_001_src2_valid),                  //          .valid
		.sink0_channel       (cmd_demux_001_src2_channel),                //          .channel
		.sink0_data          (cmd_demux_001_src2_data),                   //          .data
		.sink0_startofpacket (cmd_demux_001_src2_startofpacket),          //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src2_endofpacket),            //          .endofpacket
		.sink1_ready         (cmd_demux_002_src2_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_002_src2_valid),                  //          .valid
		.sink1_channel       (cmd_demux_002_src2_channel),                //          .channel
		.sink1_data          (cmd_demux_002_src2_data),                   //          .data
		.sink1_startofpacket (cmd_demux_002_src2_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src2_endofpacket)             //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_cmd_mux_001 cmd_mux_003 (
		.clk                 (sdram_pll_sys_clk_clk),                              //       clk.clk
		.reset               (sdram_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_003_src_ready),                              //       src.ready
		.src_valid           (cmd_mux_003_src_valid),                              //          .valid
		.src_data            (cmd_mux_003_src_data),                               //          .data
		.src_channel         (cmd_mux_003_src_channel),                            //          .channel
		.src_startofpacket   (cmd_mux_003_src_startofpacket),                      //          .startofpacket
		.src_endofpacket     (cmd_mux_003_src_endofpacket),                        //          .endofpacket
		.sink0_ready         (cmd_demux_001_src3_ready),                           //     sink0.ready
		.sink0_valid         (cmd_demux_001_src3_valid),                           //          .valid
		.sink0_channel       (cmd_demux_001_src3_channel),                         //          .channel
		.sink0_data          (cmd_demux_001_src3_data),                            //          .data
		.sink0_startofpacket (cmd_demux_001_src3_startofpacket),                   //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src3_endofpacket),                     //          .endofpacket
		.sink1_ready         (cmd_demux_002_src3_ready),                           //     sink1.ready
		.sink1_valid         (cmd_demux_002_src3_valid),                           //          .valid
		.sink1_channel       (cmd_demux_002_src3_channel),                         //          .channel
		.sink1_data          (cmd_demux_002_src3_data),                            //          .data
		.sink1_startofpacket (cmd_demux_002_src3_startofpacket),                   //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src3_endofpacket)                      //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_cmd_mux_001 cmd_mux_004 (
		.clk                 (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset               (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_004_src_ready),                     //       src.ready
		.src_valid           (cmd_mux_004_src_valid),                     //          .valid
		.src_data            (cmd_mux_004_src_data),                      //          .data
		.src_channel         (cmd_mux_004_src_channel),                   //          .channel
		.src_startofpacket   (cmd_mux_004_src_startofpacket),             //          .startofpacket
		.src_endofpacket     (cmd_mux_004_src_endofpacket),               //          .endofpacket
		.sink0_ready         (cmd_demux_001_src4_ready),                  //     sink0.ready
		.sink0_valid         (cmd_demux_001_src4_valid),                  //          .valid
		.sink0_channel       (cmd_demux_001_src4_channel),                //          .channel
		.sink0_data          (cmd_demux_001_src4_data),                   //          .data
		.sink0_startofpacket (cmd_demux_001_src4_startofpacket),          //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src4_endofpacket),            //          .endofpacket
		.sink1_ready         (cmd_demux_002_src4_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_002_src4_valid),                  //          .valid
		.sink1_channel       (cmd_demux_002_src4_channel),                //          .channel
		.sink1_data          (cmd_demux_002_src4_data),                   //          .data
		.sink1_startofpacket (cmd_demux_002_src4_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src4_endofpacket)             //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_cmd_mux_001 cmd_mux_005 (
		.clk                 (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset               (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_005_src_ready),                     //       src.ready
		.src_valid           (cmd_mux_005_src_valid),                     //          .valid
		.src_data            (cmd_mux_005_src_data),                      //          .data
		.src_channel         (cmd_mux_005_src_channel),                   //          .channel
		.src_startofpacket   (cmd_mux_005_src_startofpacket),             //          .startofpacket
		.src_endofpacket     (cmd_mux_005_src_endofpacket),               //          .endofpacket
		.sink0_ready         (cmd_demux_001_src5_ready),                  //     sink0.ready
		.sink0_valid         (cmd_demux_001_src5_valid),                  //          .valid
		.sink0_channel       (cmd_demux_001_src5_channel),                //          .channel
		.sink0_data          (cmd_demux_001_src5_data),                   //          .data
		.sink0_startofpacket (cmd_demux_001_src5_startofpacket),          //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src5_endofpacket),            //          .endofpacket
		.sink1_ready         (cmd_demux_002_src5_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_002_src5_valid),                  //          .valid
		.sink1_channel       (cmd_demux_002_src5_channel),                //          .channel
		.sink1_data          (cmd_demux_002_src5_data),                   //          .data
		.sink1_startofpacket (cmd_demux_002_src5_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src5_endofpacket)             //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_cmd_mux_001 cmd_mux_006 (
		.clk                 (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset               (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_006_src_ready),                     //       src.ready
		.src_valid           (cmd_mux_006_src_valid),                     //          .valid
		.src_data            (cmd_mux_006_src_data),                      //          .data
		.src_channel         (cmd_mux_006_src_channel),                   //          .channel
		.src_startofpacket   (cmd_mux_006_src_startofpacket),             //          .startofpacket
		.src_endofpacket     (cmd_mux_006_src_endofpacket),               //          .endofpacket
		.sink0_ready         (cmd_demux_001_src6_ready),                  //     sink0.ready
		.sink0_valid         (cmd_demux_001_src6_valid),                  //          .valid
		.sink0_channel       (cmd_demux_001_src6_channel),                //          .channel
		.sink0_data          (cmd_demux_001_src6_data),                   //          .data
		.sink0_startofpacket (cmd_demux_001_src6_startofpacket),          //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src6_endofpacket),            //          .endofpacket
		.sink1_ready         (cmd_demux_002_src6_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_002_src6_valid),                  //          .valid
		.sink1_channel       (cmd_demux_002_src6_channel),                //          .channel
		.sink1_data          (cmd_demux_002_src6_data),                   //          .data
		.sink1_startofpacket (cmd_demux_002_src6_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src6_endofpacket)             //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_cmd_mux_001 cmd_mux_007 (
		.clk                 (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset               (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_007_src_ready),                     //       src.ready
		.src_valid           (cmd_mux_007_src_valid),                     //          .valid
		.src_data            (cmd_mux_007_src_data),                      //          .data
		.src_channel         (cmd_mux_007_src_channel),                   //          .channel
		.src_startofpacket   (cmd_mux_007_src_startofpacket),             //          .startofpacket
		.src_endofpacket     (cmd_mux_007_src_endofpacket),               //          .endofpacket
		.sink0_ready         (cmd_demux_001_src7_ready),                  //     sink0.ready
		.sink0_valid         (cmd_demux_001_src7_valid),                  //          .valid
		.sink0_channel       (cmd_demux_001_src7_channel),                //          .channel
		.sink0_data          (cmd_demux_001_src7_data),                   //          .data
		.sink0_startofpacket (cmd_demux_001_src7_startofpacket),          //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src7_endofpacket),            //          .endofpacket
		.sink1_ready         (cmd_demux_002_src7_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_002_src7_valid),                  //          .valid
		.sink1_channel       (cmd_demux_002_src7_channel),                //          .channel
		.sink1_data          (cmd_demux_002_src7_data),                   //          .data
		.sink1_startofpacket (cmd_demux_002_src7_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src7_endofpacket)             //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_cmd_mux_001 cmd_mux_008 (
		.clk                 (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset               (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_008_src_ready),                     //       src.ready
		.src_valid           (cmd_mux_008_src_valid),                     //          .valid
		.src_data            (cmd_mux_008_src_data),                      //          .data
		.src_channel         (cmd_mux_008_src_channel),                   //          .channel
		.src_startofpacket   (cmd_mux_008_src_startofpacket),             //          .startofpacket
		.src_endofpacket     (cmd_mux_008_src_endofpacket),               //          .endofpacket
		.sink0_ready         (cmd_demux_001_src8_ready),                  //     sink0.ready
		.sink0_valid         (cmd_demux_001_src8_valid),                  //          .valid
		.sink0_channel       (cmd_demux_001_src8_channel),                //          .channel
		.sink0_data          (cmd_demux_001_src8_data),                   //          .data
		.sink0_startofpacket (cmd_demux_001_src8_startofpacket),          //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src8_endofpacket),            //          .endofpacket
		.sink1_ready         (cmd_demux_002_src8_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_002_src8_valid),                  //          .valid
		.sink1_channel       (cmd_demux_002_src8_channel),                //          .channel
		.sink1_data          (cmd_demux_002_src8_data),                   //          .data
		.sink1_startofpacket (cmd_demux_002_src8_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src8_endofpacket)             //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_cmd_mux_001 cmd_mux_009 (
		.clk                 (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset               (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (cmd_mux_009_src_ready),                     //       src.ready
		.src_valid           (cmd_mux_009_src_valid),                     //          .valid
		.src_data            (cmd_mux_009_src_data),                      //          .data
		.src_channel         (cmd_mux_009_src_channel),                   //          .channel
		.src_startofpacket   (cmd_mux_009_src_startofpacket),             //          .startofpacket
		.src_endofpacket     (cmd_mux_009_src_endofpacket),               //          .endofpacket
		.sink0_ready         (cmd_demux_001_src9_ready),                  //     sink0.ready
		.sink0_valid         (cmd_demux_001_src9_valid),                  //          .valid
		.sink0_channel       (cmd_demux_001_src9_channel),                //          .channel
		.sink0_data          (cmd_demux_001_src9_data),                   //          .data
		.sink0_startofpacket (cmd_demux_001_src9_startofpacket),          //          .startofpacket
		.sink0_endofpacket   (cmd_demux_001_src9_endofpacket),            //          .endofpacket
		.sink1_ready         (cmd_demux_002_src9_ready),                  //     sink1.ready
		.sink1_valid         (cmd_demux_002_src9_valid),                  //          .valid
		.sink1_channel       (cmd_demux_002_src9_channel),                //          .channel
		.sink1_data          (cmd_demux_002_src9_data),                   //          .data
		.sink1_startofpacket (cmd_demux_002_src9_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (cmd_demux_002_src9_endofpacket)             //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_rsp_demux rsp_demux (
		.clk                (sdram_pll_sys_clk_clk),                                        //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset),                    // clk_reset.reset
		.sink_ready         (sram_0_avalon_sram_slave_rsp_width_adapter_src_ready),         //      sink.ready
		.sink_channel       (sram_0_avalon_sram_slave_rsp_width_adapter_src_channel),       //          .channel
		.sink_data          (sram_0_avalon_sram_slave_rsp_width_adapter_src_data),          //          .data
		.sink_startofpacket (sram_0_avalon_sram_slave_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.sink_endofpacket   (sram_0_avalon_sram_slave_rsp_width_adapter_src_endofpacket),   //          .endofpacket
		.sink_valid         (sram_0_avalon_sram_slave_rsp_width_adapter_src_valid),         //          .valid
		.src0_ready         (rsp_demux_src0_ready),                                         //      src0.ready
		.src0_valid         (rsp_demux_src0_valid),                                         //          .valid
		.src0_data          (rsp_demux_src0_data),                                          //          .data
		.src0_channel       (rsp_demux_src0_channel),                                       //          .channel
		.src0_startofpacket (rsp_demux_src0_startofpacket),                                 //          .startofpacket
		.src0_endofpacket   (rsp_demux_src0_endofpacket),                                   //          .endofpacket
		.src1_ready         (rsp_demux_src1_ready),                                         //      src1.ready
		.src1_valid         (rsp_demux_src1_valid),                                         //          .valid
		.src1_data          (rsp_demux_src1_data),                                          //          .data
		.src1_channel       (rsp_demux_src1_channel),                                       //          .channel
		.src1_startofpacket (rsp_demux_src1_startofpacket),                                 //          .startofpacket
		.src1_endofpacket   (rsp_demux_src1_endofpacket),                                   //          .endofpacket
		.src2_ready         (rsp_demux_src2_ready),                                         //      src2.ready
		.src2_valid         (rsp_demux_src2_valid),                                         //          .valid
		.src2_data          (rsp_demux_src2_data),                                          //          .data
		.src2_channel       (rsp_demux_src2_channel),                                       //          .channel
		.src2_startofpacket (rsp_demux_src2_startofpacket),                                 //          .startofpacket
		.src2_endofpacket   (rsp_demux_src2_endofpacket)                                    //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_rsp_demux_001 rsp_demux_001 (
		.clk                (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_004_src_ready),                      //      sink.ready
		.sink_channel       (router_004_src_channel),                    //          .channel
		.sink_data          (router_004_src_data),                       //          .data
		.sink_startofpacket (router_004_src_startofpacket),              //          .startofpacket
		.sink_endofpacket   (router_004_src_endofpacket),                //          .endofpacket
		.sink_valid         (router_004_src_valid),                      //          .valid
		.src0_ready         (rsp_demux_001_src0_ready),                  //      src0.ready
		.src0_valid         (rsp_demux_001_src0_valid),                  //          .valid
		.src0_data          (rsp_demux_001_src0_data),                   //          .data
		.src0_channel       (rsp_demux_001_src0_channel),                //          .channel
		.src0_startofpacket (rsp_demux_001_src0_startofpacket),          //          .startofpacket
		.src0_endofpacket   (rsp_demux_001_src0_endofpacket),            //          .endofpacket
		.src1_ready         (rsp_demux_001_src1_ready),                  //      src1.ready
		.src1_valid         (rsp_demux_001_src1_valid),                  //          .valid
		.src1_data          (rsp_demux_001_src1_data),                   //          .data
		.src1_channel       (rsp_demux_001_src1_channel),                //          .channel
		.src1_startofpacket (rsp_demux_001_src1_startofpacket),          //          .startofpacket
		.src1_endofpacket   (rsp_demux_001_src1_endofpacket)             //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_rsp_demux_001 rsp_demux_002 (
		.clk                (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_005_src_ready),                      //      sink.ready
		.sink_channel       (router_005_src_channel),                    //          .channel
		.sink_data          (router_005_src_data),                       //          .data
		.sink_startofpacket (router_005_src_startofpacket),              //          .startofpacket
		.sink_endofpacket   (router_005_src_endofpacket),                //          .endofpacket
		.sink_valid         (router_005_src_valid),                      //          .valid
		.src0_ready         (rsp_demux_002_src0_ready),                  //      src0.ready
		.src0_valid         (rsp_demux_002_src0_valid),                  //          .valid
		.src0_data          (rsp_demux_002_src0_data),                   //          .data
		.src0_channel       (rsp_demux_002_src0_channel),                //          .channel
		.src0_startofpacket (rsp_demux_002_src0_startofpacket),          //          .startofpacket
		.src0_endofpacket   (rsp_demux_002_src0_endofpacket),            //          .endofpacket
		.src1_ready         (rsp_demux_002_src1_ready),                  //      src1.ready
		.src1_valid         (rsp_demux_002_src1_valid),                  //          .valid
		.src1_data          (rsp_demux_002_src1_data),                   //          .data
		.src1_channel       (rsp_demux_002_src1_channel),                //          .channel
		.src1_startofpacket (rsp_demux_002_src1_startofpacket),          //          .startofpacket
		.src1_endofpacket   (rsp_demux_002_src1_endofpacket)             //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_rsp_demux_001 rsp_demux_003 (
		.clk                (sdram_pll_sys_clk_clk),                              //       clk.clk
		.reset              (sdram_controller_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_006_src_ready),                               //      sink.ready
		.sink_channel       (router_006_src_channel),                             //          .channel
		.sink_data          (router_006_src_data),                                //          .data
		.sink_startofpacket (router_006_src_startofpacket),                       //          .startofpacket
		.sink_endofpacket   (router_006_src_endofpacket),                         //          .endofpacket
		.sink_valid         (router_006_src_valid),                               //          .valid
		.src0_ready         (rsp_demux_003_src0_ready),                           //      src0.ready
		.src0_valid         (rsp_demux_003_src0_valid),                           //          .valid
		.src0_data          (rsp_demux_003_src0_data),                            //          .data
		.src0_channel       (rsp_demux_003_src0_channel),                         //          .channel
		.src0_startofpacket (rsp_demux_003_src0_startofpacket),                   //          .startofpacket
		.src0_endofpacket   (rsp_demux_003_src0_endofpacket),                     //          .endofpacket
		.src1_ready         (rsp_demux_003_src1_ready),                           //      src1.ready
		.src1_valid         (rsp_demux_003_src1_valid),                           //          .valid
		.src1_data          (rsp_demux_003_src1_data),                            //          .data
		.src1_channel       (rsp_demux_003_src1_channel),                         //          .channel
		.src1_startofpacket (rsp_demux_003_src1_startofpacket),                   //          .startofpacket
		.src1_endofpacket   (rsp_demux_003_src1_endofpacket)                      //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_rsp_demux_001 rsp_demux_004 (
		.clk                (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_007_src_ready),                      //      sink.ready
		.sink_channel       (router_007_src_channel),                    //          .channel
		.sink_data          (router_007_src_data),                       //          .data
		.sink_startofpacket (router_007_src_startofpacket),              //          .startofpacket
		.sink_endofpacket   (router_007_src_endofpacket),                //          .endofpacket
		.sink_valid         (router_007_src_valid),                      //          .valid
		.src0_ready         (rsp_demux_004_src0_ready),                  //      src0.ready
		.src0_valid         (rsp_demux_004_src0_valid),                  //          .valid
		.src0_data          (rsp_demux_004_src0_data),                   //          .data
		.src0_channel       (rsp_demux_004_src0_channel),                //          .channel
		.src0_startofpacket (rsp_demux_004_src0_startofpacket),          //          .startofpacket
		.src0_endofpacket   (rsp_demux_004_src0_endofpacket),            //          .endofpacket
		.src1_ready         (rsp_demux_004_src1_ready),                  //      src1.ready
		.src1_valid         (rsp_demux_004_src1_valid),                  //          .valid
		.src1_data          (rsp_demux_004_src1_data),                   //          .data
		.src1_channel       (rsp_demux_004_src1_channel),                //          .channel
		.src1_startofpacket (rsp_demux_004_src1_startofpacket),          //          .startofpacket
		.src1_endofpacket   (rsp_demux_004_src1_endofpacket)             //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_rsp_demux_001 rsp_demux_005 (
		.clk                (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_008_src_ready),                      //      sink.ready
		.sink_channel       (router_008_src_channel),                    //          .channel
		.sink_data          (router_008_src_data),                       //          .data
		.sink_startofpacket (router_008_src_startofpacket),              //          .startofpacket
		.sink_endofpacket   (router_008_src_endofpacket),                //          .endofpacket
		.sink_valid         (router_008_src_valid),                      //          .valid
		.src0_ready         (rsp_demux_005_src0_ready),                  //      src0.ready
		.src0_valid         (rsp_demux_005_src0_valid),                  //          .valid
		.src0_data          (rsp_demux_005_src0_data),                   //          .data
		.src0_channel       (rsp_demux_005_src0_channel),                //          .channel
		.src0_startofpacket (rsp_demux_005_src0_startofpacket),          //          .startofpacket
		.src0_endofpacket   (rsp_demux_005_src0_endofpacket),            //          .endofpacket
		.src1_ready         (rsp_demux_005_src1_ready),                  //      src1.ready
		.src1_valid         (rsp_demux_005_src1_valid),                  //          .valid
		.src1_data          (rsp_demux_005_src1_data),                   //          .data
		.src1_channel       (rsp_demux_005_src1_channel),                //          .channel
		.src1_startofpacket (rsp_demux_005_src1_startofpacket),          //          .startofpacket
		.src1_endofpacket   (rsp_demux_005_src1_endofpacket)             //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_rsp_demux_001 rsp_demux_006 (
		.clk                (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_009_src_ready),                      //      sink.ready
		.sink_channel       (router_009_src_channel),                    //          .channel
		.sink_data          (router_009_src_data),                       //          .data
		.sink_startofpacket (router_009_src_startofpacket),              //          .startofpacket
		.sink_endofpacket   (router_009_src_endofpacket),                //          .endofpacket
		.sink_valid         (router_009_src_valid),                      //          .valid
		.src0_ready         (rsp_demux_006_src0_ready),                  //      src0.ready
		.src0_valid         (rsp_demux_006_src0_valid),                  //          .valid
		.src0_data          (rsp_demux_006_src0_data),                   //          .data
		.src0_channel       (rsp_demux_006_src0_channel),                //          .channel
		.src0_startofpacket (rsp_demux_006_src0_startofpacket),          //          .startofpacket
		.src0_endofpacket   (rsp_demux_006_src0_endofpacket),            //          .endofpacket
		.src1_ready         (rsp_demux_006_src1_ready),                  //      src1.ready
		.src1_valid         (rsp_demux_006_src1_valid),                  //          .valid
		.src1_data          (rsp_demux_006_src1_data),                   //          .data
		.src1_channel       (rsp_demux_006_src1_channel),                //          .channel
		.src1_startofpacket (rsp_demux_006_src1_startofpacket),          //          .startofpacket
		.src1_endofpacket   (rsp_demux_006_src1_endofpacket)             //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_rsp_demux_001 rsp_demux_007 (
		.clk                (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_010_src_ready),                      //      sink.ready
		.sink_channel       (router_010_src_channel),                    //          .channel
		.sink_data          (router_010_src_data),                       //          .data
		.sink_startofpacket (router_010_src_startofpacket),              //          .startofpacket
		.sink_endofpacket   (router_010_src_endofpacket),                //          .endofpacket
		.sink_valid         (router_010_src_valid),                      //          .valid
		.src0_ready         (rsp_demux_007_src0_ready),                  //      src0.ready
		.src0_valid         (rsp_demux_007_src0_valid),                  //          .valid
		.src0_data          (rsp_demux_007_src0_data),                   //          .data
		.src0_channel       (rsp_demux_007_src0_channel),                //          .channel
		.src0_startofpacket (rsp_demux_007_src0_startofpacket),          //          .startofpacket
		.src0_endofpacket   (rsp_demux_007_src0_endofpacket),            //          .endofpacket
		.src1_ready         (rsp_demux_007_src1_ready),                  //      src1.ready
		.src1_valid         (rsp_demux_007_src1_valid),                  //          .valid
		.src1_data          (rsp_demux_007_src1_data),                   //          .data
		.src1_channel       (rsp_demux_007_src1_channel),                //          .channel
		.src1_startofpacket (rsp_demux_007_src1_startofpacket),          //          .startofpacket
		.src1_endofpacket   (rsp_demux_007_src1_endofpacket)             //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_rsp_demux_001 rsp_demux_008 (
		.clk                (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_011_src_ready),                      //      sink.ready
		.sink_channel       (router_011_src_channel),                    //          .channel
		.sink_data          (router_011_src_data),                       //          .data
		.sink_startofpacket (router_011_src_startofpacket),              //          .startofpacket
		.sink_endofpacket   (router_011_src_endofpacket),                //          .endofpacket
		.sink_valid         (router_011_src_valid),                      //          .valid
		.src0_ready         (rsp_demux_008_src0_ready),                  //      src0.ready
		.src0_valid         (rsp_demux_008_src0_valid),                  //          .valid
		.src0_data          (rsp_demux_008_src0_data),                   //          .data
		.src0_channel       (rsp_demux_008_src0_channel),                //          .channel
		.src0_startofpacket (rsp_demux_008_src0_startofpacket),          //          .startofpacket
		.src0_endofpacket   (rsp_demux_008_src0_endofpacket),            //          .endofpacket
		.src1_ready         (rsp_demux_008_src1_ready),                  //      src1.ready
		.src1_valid         (rsp_demux_008_src1_valid),                  //          .valid
		.src1_data          (rsp_demux_008_src1_data),                   //          .data
		.src1_channel       (rsp_demux_008_src1_channel),                //          .channel
		.src1_startofpacket (rsp_demux_008_src1_startofpacket),          //          .startofpacket
		.src1_endofpacket   (rsp_demux_008_src1_endofpacket)             //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_rsp_demux_001 rsp_demux_009 (
		.clk                (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset              (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.sink_ready         (router_012_src_ready),                      //      sink.ready
		.sink_channel       (router_012_src_channel),                    //          .channel
		.sink_data          (router_012_src_data),                       //          .data
		.sink_startofpacket (router_012_src_startofpacket),              //          .startofpacket
		.sink_endofpacket   (router_012_src_endofpacket),                //          .endofpacket
		.sink_valid         (router_012_src_valid),                      //          .valid
		.src0_ready         (rsp_demux_009_src0_ready),                  //      src0.ready
		.src0_valid         (rsp_demux_009_src0_valid),                  //          .valid
		.src0_data          (rsp_demux_009_src0_data),                   //          .data
		.src0_channel       (rsp_demux_009_src0_channel),                //          .channel
		.src0_startofpacket (rsp_demux_009_src0_startofpacket),          //          .startofpacket
		.src0_endofpacket   (rsp_demux_009_src0_endofpacket),            //          .endofpacket
		.src1_ready         (rsp_demux_009_src1_ready),                  //      src1.ready
		.src1_valid         (rsp_demux_009_src1_valid),                  //          .valid
		.src1_data          (rsp_demux_009_src1_data),                   //          .data
		.src1_channel       (rsp_demux_009_src1_channel),                //          .channel
		.src1_startofpacket (rsp_demux_009_src1_startofpacket),          //          .startofpacket
		.src1_endofpacket   (rsp_demux_009_src1_endofpacket)             //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_rsp_mux rsp_mux (
		.clk                 (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset               (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_src_ready),                         //       src.ready
		.src_valid           (rsp_mux_src_valid),                         //          .valid
		.src_data            (rsp_mux_src_data),                          //          .data
		.src_channel         (rsp_mux_src_channel),                       //          .channel
		.src_startofpacket   (rsp_mux_src_startofpacket),                 //          .startofpacket
		.src_endofpacket     (rsp_mux_src_endofpacket),                   //          .endofpacket
		.sink0_ready         (rsp_demux_src0_ready),                      //     sink0.ready
		.sink0_valid         (rsp_demux_src0_valid),                      //          .valid
		.sink0_channel       (rsp_demux_src0_channel),                    //          .channel
		.sink0_data          (rsp_demux_src0_data),                       //          .data
		.sink0_startofpacket (rsp_demux_src0_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src0_endofpacket)                 //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_rsp_mux_001 rsp_mux_001 (
		.clk                 (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset               (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_001_src_ready),                     //       src.ready
		.src_valid           (rsp_mux_001_src_valid),                     //          .valid
		.src_data            (rsp_mux_001_src_data),                      //          .data
		.src_channel         (rsp_mux_001_src_channel),                   //          .channel
		.src_startofpacket   (rsp_mux_001_src_startofpacket),             //          .startofpacket
		.src_endofpacket     (rsp_mux_001_src_endofpacket),               //          .endofpacket
		.sink0_ready         (rsp_demux_src1_ready),                      //     sink0.ready
		.sink0_valid         (rsp_demux_src1_valid),                      //          .valid
		.sink0_channel       (rsp_demux_src1_channel),                    //          .channel
		.sink0_data          (rsp_demux_src1_data),                       //          .data
		.sink0_startofpacket (rsp_demux_src1_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src1_endofpacket),                //          .endofpacket
		.sink1_ready         (rsp_demux_001_src0_ready),                  //     sink1.ready
		.sink1_valid         (rsp_demux_001_src0_valid),                  //          .valid
		.sink1_channel       (rsp_demux_001_src0_channel),                //          .channel
		.sink1_data          (rsp_demux_001_src0_data),                   //          .data
		.sink1_startofpacket (rsp_demux_001_src0_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src0_endofpacket),            //          .endofpacket
		.sink2_ready         (rsp_demux_002_src0_ready),                  //     sink2.ready
		.sink2_valid         (rsp_demux_002_src0_valid),                  //          .valid
		.sink2_channel       (rsp_demux_002_src0_channel),                //          .channel
		.sink2_data          (rsp_demux_002_src0_data),                   //          .data
		.sink2_startofpacket (rsp_demux_002_src0_startofpacket),          //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src0_endofpacket),            //          .endofpacket
		.sink3_ready         (rsp_demux_003_src0_ready),                  //     sink3.ready
		.sink3_valid         (rsp_demux_003_src0_valid),                  //          .valid
		.sink3_channel       (rsp_demux_003_src0_channel),                //          .channel
		.sink3_data          (rsp_demux_003_src0_data),                   //          .data
		.sink3_startofpacket (rsp_demux_003_src0_startofpacket),          //          .startofpacket
		.sink3_endofpacket   (rsp_demux_003_src0_endofpacket),            //          .endofpacket
		.sink4_ready         (rsp_demux_004_src0_ready),                  //     sink4.ready
		.sink4_valid         (rsp_demux_004_src0_valid),                  //          .valid
		.sink4_channel       (rsp_demux_004_src0_channel),                //          .channel
		.sink4_data          (rsp_demux_004_src0_data),                   //          .data
		.sink4_startofpacket (rsp_demux_004_src0_startofpacket),          //          .startofpacket
		.sink4_endofpacket   (rsp_demux_004_src0_endofpacket),            //          .endofpacket
		.sink5_ready         (rsp_demux_005_src0_ready),                  //     sink5.ready
		.sink5_valid         (rsp_demux_005_src0_valid),                  //          .valid
		.sink5_channel       (rsp_demux_005_src0_channel),                //          .channel
		.sink5_data          (rsp_demux_005_src0_data),                   //          .data
		.sink5_startofpacket (rsp_demux_005_src0_startofpacket),          //          .startofpacket
		.sink5_endofpacket   (rsp_demux_005_src0_endofpacket),            //          .endofpacket
		.sink6_ready         (rsp_demux_006_src0_ready),                  //     sink6.ready
		.sink6_valid         (rsp_demux_006_src0_valid),                  //          .valid
		.sink6_channel       (rsp_demux_006_src0_channel),                //          .channel
		.sink6_data          (rsp_demux_006_src0_data),                   //          .data
		.sink6_startofpacket (rsp_demux_006_src0_startofpacket),          //          .startofpacket
		.sink6_endofpacket   (rsp_demux_006_src0_endofpacket),            //          .endofpacket
		.sink7_ready         (rsp_demux_007_src0_ready),                  //     sink7.ready
		.sink7_valid         (rsp_demux_007_src0_valid),                  //          .valid
		.sink7_channel       (rsp_demux_007_src0_channel),                //          .channel
		.sink7_data          (rsp_demux_007_src0_data),                   //          .data
		.sink7_startofpacket (rsp_demux_007_src0_startofpacket),          //          .startofpacket
		.sink7_endofpacket   (rsp_demux_007_src0_endofpacket),            //          .endofpacket
		.sink8_ready         (rsp_demux_008_src0_ready),                  //     sink8.ready
		.sink8_valid         (rsp_demux_008_src0_valid),                  //          .valid
		.sink8_channel       (rsp_demux_008_src0_channel),                //          .channel
		.sink8_data          (rsp_demux_008_src0_data),                   //          .data
		.sink8_startofpacket (rsp_demux_008_src0_startofpacket),          //          .startofpacket
		.sink8_endofpacket   (rsp_demux_008_src0_endofpacket),            //          .endofpacket
		.sink9_ready         (rsp_demux_009_src0_ready),                  //     sink9.ready
		.sink9_valid         (rsp_demux_009_src0_valid),                  //          .valid
		.sink9_channel       (rsp_demux_009_src0_channel),                //          .channel
		.sink9_data          (rsp_demux_009_src0_data),                   //          .data
		.sink9_startofpacket (rsp_demux_009_src0_startofpacket),          //          .startofpacket
		.sink9_endofpacket   (rsp_demux_009_src0_endofpacket)             //          .endofpacket
	);

	AvalonMM_mm_interconnect_0_rsp_mux_001 rsp_mux_002 (
		.clk                 (sdram_pll_sys_clk_clk),                     //       clk.clk
		.reset               (vga_dma_reset_reset_bridge_in_reset_reset), // clk_reset.reset
		.src_ready           (rsp_mux_002_src_ready),                     //       src.ready
		.src_valid           (rsp_mux_002_src_valid),                     //          .valid
		.src_data            (rsp_mux_002_src_data),                      //          .data
		.src_channel         (rsp_mux_002_src_channel),                   //          .channel
		.src_startofpacket   (rsp_mux_002_src_startofpacket),             //          .startofpacket
		.src_endofpacket     (rsp_mux_002_src_endofpacket),               //          .endofpacket
		.sink0_ready         (rsp_demux_src2_ready),                      //     sink0.ready
		.sink0_valid         (rsp_demux_src2_valid),                      //          .valid
		.sink0_channel       (rsp_demux_src2_channel),                    //          .channel
		.sink0_data          (rsp_demux_src2_data),                       //          .data
		.sink0_startofpacket (rsp_demux_src2_startofpacket),              //          .startofpacket
		.sink0_endofpacket   (rsp_demux_src2_endofpacket),                //          .endofpacket
		.sink1_ready         (rsp_demux_001_src1_ready),                  //     sink1.ready
		.sink1_valid         (rsp_demux_001_src1_valid),                  //          .valid
		.sink1_channel       (rsp_demux_001_src1_channel),                //          .channel
		.sink1_data          (rsp_demux_001_src1_data),                   //          .data
		.sink1_startofpacket (rsp_demux_001_src1_startofpacket),          //          .startofpacket
		.sink1_endofpacket   (rsp_demux_001_src1_endofpacket),            //          .endofpacket
		.sink2_ready         (rsp_demux_002_src1_ready),                  //     sink2.ready
		.sink2_valid         (rsp_demux_002_src1_valid),                  //          .valid
		.sink2_channel       (rsp_demux_002_src1_channel),                //          .channel
		.sink2_data          (rsp_demux_002_src1_data),                   //          .data
		.sink2_startofpacket (rsp_demux_002_src1_startofpacket),          //          .startofpacket
		.sink2_endofpacket   (rsp_demux_002_src1_endofpacket),            //          .endofpacket
		.sink3_ready         (rsp_demux_003_src1_ready),                  //     sink3.ready
		.sink3_valid         (rsp_demux_003_src1_valid),                  //          .valid
		.sink3_channel       (rsp_demux_003_src1_channel),                //          .channel
		.sink3_data          (rsp_demux_003_src1_data),                   //          .data
		.sink3_startofpacket (rsp_demux_003_src1_startofpacket),          //          .startofpacket
		.sink3_endofpacket   (rsp_demux_003_src1_endofpacket),            //          .endofpacket
		.sink4_ready         (rsp_demux_004_src1_ready),                  //     sink4.ready
		.sink4_valid         (rsp_demux_004_src1_valid),                  //          .valid
		.sink4_channel       (rsp_demux_004_src1_channel),                //          .channel
		.sink4_data          (rsp_demux_004_src1_data),                   //          .data
		.sink4_startofpacket (rsp_demux_004_src1_startofpacket),          //          .startofpacket
		.sink4_endofpacket   (rsp_demux_004_src1_endofpacket),            //          .endofpacket
		.sink5_ready         (rsp_demux_005_src1_ready),                  //     sink5.ready
		.sink5_valid         (rsp_demux_005_src1_valid),                  //          .valid
		.sink5_channel       (rsp_demux_005_src1_channel),                //          .channel
		.sink5_data          (rsp_demux_005_src1_data),                   //          .data
		.sink5_startofpacket (rsp_demux_005_src1_startofpacket),          //          .startofpacket
		.sink5_endofpacket   (rsp_demux_005_src1_endofpacket),            //          .endofpacket
		.sink6_ready         (rsp_demux_006_src1_ready),                  //     sink6.ready
		.sink6_valid         (rsp_demux_006_src1_valid),                  //          .valid
		.sink6_channel       (rsp_demux_006_src1_channel),                //          .channel
		.sink6_data          (rsp_demux_006_src1_data),                   //          .data
		.sink6_startofpacket (rsp_demux_006_src1_startofpacket),          //          .startofpacket
		.sink6_endofpacket   (rsp_demux_006_src1_endofpacket),            //          .endofpacket
		.sink7_ready         (rsp_demux_007_src1_ready),                  //     sink7.ready
		.sink7_valid         (rsp_demux_007_src1_valid),                  //          .valid
		.sink7_channel       (rsp_demux_007_src1_channel),                //          .channel
		.sink7_data          (rsp_demux_007_src1_data),                   //          .data
		.sink7_startofpacket (rsp_demux_007_src1_startofpacket),          //          .startofpacket
		.sink7_endofpacket   (rsp_demux_007_src1_endofpacket),            //          .endofpacket
		.sink8_ready         (rsp_demux_008_src1_ready),                  //     sink8.ready
		.sink8_valid         (rsp_demux_008_src1_valid),                  //          .valid
		.sink8_channel       (rsp_demux_008_src1_channel),                //          .channel
		.sink8_data          (rsp_demux_008_src1_data),                   //          .data
		.sink8_startofpacket (rsp_demux_008_src1_startofpacket),          //          .startofpacket
		.sink8_endofpacket   (rsp_demux_008_src1_endofpacket),            //          .endofpacket
		.sink9_ready         (rsp_demux_009_src1_ready),                  //     sink9.ready
		.sink9_valid         (rsp_demux_009_src1_valid),                  //          .valid
		.sink9_channel       (rsp_demux_009_src1_channel),                //          .channel
		.sink9_data          (rsp_demux_009_src1_data),                   //          .data
		.sink9_startofpacket (rsp_demux_009_src1_startofpacket),          //          .startofpacket
		.sink9_endofpacket   (rsp_demux_009_src1_endofpacket)             //          .endofpacket
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (49),
		.IN_PKT_ADDR_L                 (18),
		.IN_PKT_DATA_H                 (15),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (17),
		.IN_PKT_BYTEEN_L               (16),
		.IN_PKT_BYTE_CNT_H             (58),
		.IN_PKT_BYTE_CNT_L             (56),
		.IN_PKT_TRANS_COMPRESSED_READ  (50),
		.IN_PKT_TRANS_WRITE            (52),
		.IN_PKT_BURSTWRAP_H            (59),
		.IN_PKT_BURSTWRAP_L            (59),
		.IN_PKT_BURST_SIZE_H           (62),
		.IN_PKT_BURST_SIZE_L           (60),
		.IN_PKT_RESPONSE_STATUS_H      (86),
		.IN_PKT_RESPONSE_STATUS_L      (85),
		.IN_PKT_TRANS_EXCLUSIVE        (55),
		.IN_PKT_BURST_TYPE_H           (64),
		.IN_PKT_BURST_TYPE_L           (63),
		.IN_PKT_ORI_BURST_SIZE_L       (87),
		.IN_PKT_ORI_BURST_SIZE_H       (89),
		.IN_ST_DATA_W                  (90),
		.OUT_PKT_ADDR_H                (67),
		.OUT_PKT_ADDR_L                (36),
		.OUT_PKT_DATA_H                (31),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (35),
		.OUT_PKT_BYTEEN_L              (32),
		.OUT_PKT_BYTE_CNT_H            (76),
		.OUT_PKT_BYTE_CNT_L            (74),
		.OUT_PKT_TRANS_COMPRESSED_READ (68),
		.OUT_PKT_BURST_SIZE_H          (80),
		.OUT_PKT_BURST_SIZE_L          (78),
		.OUT_PKT_RESPONSE_STATUS_H     (104),
		.OUT_PKT_RESPONSE_STATUS_L     (103),
		.OUT_PKT_TRANS_EXCLUSIVE       (73),
		.OUT_PKT_BURST_TYPE_H          (82),
		.OUT_PKT_BURST_TYPE_L          (81),
		.OUT_PKT_ORI_BURST_SIZE_L      (105),
		.OUT_PKT_ORI_BURST_SIZE_H      (107),
		.OUT_ST_DATA_W                 (108),
		.ST_CHANNEL_W                  (10),
		.OPTIMIZE_FOR_RSP              (1),
		.RESPONSE_PATH                 (1),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) sram_0_avalon_sram_slave_rsp_width_adapter (
		.clk                  (sdram_pll_sys_clk_clk),                                        //       clk.clk
		.reset                (vga_dma_reset_reset_bridge_in_reset_reset),                    // clk_reset.reset
		.in_valid             (router_003_src_valid),                                         //      sink.valid
		.in_channel           (router_003_src_channel),                                       //          .channel
		.in_startofpacket     (router_003_src_startofpacket),                                 //          .startofpacket
		.in_endofpacket       (router_003_src_endofpacket),                                   //          .endofpacket
		.in_ready             (router_003_src_ready),                                         //          .ready
		.in_data              (router_003_src_data),                                          //          .data
		.out_endofpacket      (sram_0_avalon_sram_slave_rsp_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (sram_0_avalon_sram_slave_rsp_width_adapter_src_data),          //          .data
		.out_channel          (sram_0_avalon_sram_slave_rsp_width_adapter_src_channel),       //          .channel
		.out_valid            (sram_0_avalon_sram_slave_rsp_width_adapter_src_valid),         //          .valid
		.out_ready            (sram_0_avalon_sram_slave_rsp_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (sram_0_avalon_sram_slave_rsp_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                        // (terminated)
	);

	altera_merlin_width_adapter #(
		.IN_PKT_ADDR_H                 (67),
		.IN_PKT_ADDR_L                 (36),
		.IN_PKT_DATA_H                 (31),
		.IN_PKT_DATA_L                 (0),
		.IN_PKT_BYTEEN_H               (35),
		.IN_PKT_BYTEEN_L               (32),
		.IN_PKT_BYTE_CNT_H             (76),
		.IN_PKT_BYTE_CNT_L             (74),
		.IN_PKT_TRANS_COMPRESSED_READ  (68),
		.IN_PKT_TRANS_WRITE            (70),
		.IN_PKT_BURSTWRAP_H            (77),
		.IN_PKT_BURSTWRAP_L            (77),
		.IN_PKT_BURST_SIZE_H           (80),
		.IN_PKT_BURST_SIZE_L           (78),
		.IN_PKT_RESPONSE_STATUS_H      (104),
		.IN_PKT_RESPONSE_STATUS_L      (103),
		.IN_PKT_TRANS_EXCLUSIVE        (73),
		.IN_PKT_BURST_TYPE_H           (82),
		.IN_PKT_BURST_TYPE_L           (81),
		.IN_PKT_ORI_BURST_SIZE_L       (105),
		.IN_PKT_ORI_BURST_SIZE_H       (107),
		.IN_ST_DATA_W                  (108),
		.OUT_PKT_ADDR_H                (49),
		.OUT_PKT_ADDR_L                (18),
		.OUT_PKT_DATA_H                (15),
		.OUT_PKT_DATA_L                (0),
		.OUT_PKT_BYTEEN_H              (17),
		.OUT_PKT_BYTEEN_L              (16),
		.OUT_PKT_BYTE_CNT_H            (58),
		.OUT_PKT_BYTE_CNT_L            (56),
		.OUT_PKT_TRANS_COMPRESSED_READ (50),
		.OUT_PKT_BURST_SIZE_H          (62),
		.OUT_PKT_BURST_SIZE_L          (60),
		.OUT_PKT_RESPONSE_STATUS_H     (86),
		.OUT_PKT_RESPONSE_STATUS_L     (85),
		.OUT_PKT_TRANS_EXCLUSIVE       (55),
		.OUT_PKT_BURST_TYPE_H          (64),
		.OUT_PKT_BURST_TYPE_L          (63),
		.OUT_PKT_ORI_BURST_SIZE_L      (87),
		.OUT_PKT_ORI_BURST_SIZE_H      (89),
		.OUT_ST_DATA_W                 (90),
		.ST_CHANNEL_W                  (10),
		.OPTIMIZE_FOR_RSP              (0),
		.RESPONSE_PATH                 (0),
		.CONSTANT_BURST_SIZE           (1),
		.PACKING                       (1),
		.ENABLE_ADDRESS_ALIGNMENT      (0)
	) sram_0_avalon_sram_slave_cmd_width_adapter (
		.clk                  (sdram_pll_sys_clk_clk),                                        //       clk.clk
		.reset                (vga_dma_reset_reset_bridge_in_reset_reset),                    // clk_reset.reset
		.in_valid             (cmd_mux_src_valid),                                            //      sink.valid
		.in_channel           (cmd_mux_src_channel),                                          //          .channel
		.in_startofpacket     (cmd_mux_src_startofpacket),                                    //          .startofpacket
		.in_endofpacket       (cmd_mux_src_endofpacket),                                      //          .endofpacket
		.in_ready             (cmd_mux_src_ready),                                            //          .ready
		.in_data              (cmd_mux_src_data),                                             //          .data
		.out_endofpacket      (sram_0_avalon_sram_slave_cmd_width_adapter_src_endofpacket),   //       src.endofpacket
		.out_data             (sram_0_avalon_sram_slave_cmd_width_adapter_src_data),          //          .data
		.out_channel          (sram_0_avalon_sram_slave_cmd_width_adapter_src_channel),       //          .channel
		.out_valid            (sram_0_avalon_sram_slave_cmd_width_adapter_src_valid),         //          .valid
		.out_ready            (sram_0_avalon_sram_slave_cmd_width_adapter_src_ready),         //          .ready
		.out_startofpacket    (sram_0_avalon_sram_slave_cmd_width_adapter_src_startofpacket), //          .startofpacket
		.in_command_size_data (3'b000)                                                        // (terminated)
	);

	AvalonMM_mm_interconnect_0_avalon_st_adapter #(
		.inBitsPerSymbol (18),
		.inUsePackets    (0),
		.inDataWidth     (18),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (18),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (sdram_pll_sys_clk_clk),                               // in_clk_0.clk
		.in_rst_0_reset (vga_dma_reset_reset_bridge_in_reset_reset),           // in_rst_0.reset
		.in_0_data      (sram_0_avalon_sram_slave_agent_rdata_fifo_out_data),  //     in_0.data
		.in_0_valid     (sram_0_avalon_sram_slave_agent_rdata_fifo_out_valid), //         .valid
		.in_0_ready     (sram_0_avalon_sram_slave_agent_rdata_fifo_out_ready), //         .ready
		.out_0_data     (avalon_st_adapter_out_0_data),                        //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),                       //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready),                       //         .ready
		.out_0_error    (avalon_st_adapter_out_0_error)                        //         .error
	);

	AvalonMM_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_001 (
		.in_clk_0_clk   (sdram_pll_sys_clk_clk),                                       // in_clk_0.clk
		.in_rst_0_reset (vga_dma_reset_reset_bridge_in_reset_reset),                   // in_rst_0.reset
		.in_0_data      (vga_dma_avalon_dma_control_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (vga_dma_avalon_dma_control_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (vga_dma_avalon_dma_control_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_001_out_0_data),                            //    out_0.data
		.out_0_valid    (avalon_st_adapter_001_out_0_valid),                           //         .valid
		.out_0_ready    (avalon_st_adapter_001_out_0_ready),                           //         .ready
		.out_0_error    (avalon_st_adapter_001_out_0_error)                            //         .error
	);

	AvalonMM_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_002 (
		.in_clk_0_clk   (sdram_pll_sys_clk_clk),                           // in_clk_0.clk
		.in_rst_0_reset (vga_dma_reset_reset_bridge_in_reset_reset),       // in_rst_0.reset
		.in_0_data      (ps2_avalon_ps2_slave_agent_rdata_fifo_src_data),  //     in_0.data
		.in_0_valid     (ps2_avalon_ps2_slave_agent_rdata_fifo_src_valid), //         .valid
		.in_0_ready     (ps2_avalon_ps2_slave_agent_rdata_fifo_src_ready), //         .ready
		.out_0_data     (avalon_st_adapter_002_out_0_data),                //    out_0.data
		.out_0_valid    (avalon_st_adapter_002_out_0_valid),               //         .valid
		.out_0_ready    (avalon_st_adapter_002_out_0_ready),               //         .ready
		.out_0_error    (avalon_st_adapter_002_out_0_error)                //         .error
	);

	AvalonMM_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_003 (
		.in_clk_0_clk   (sdram_pll_sys_clk_clk),                              // in_clk_0.clk
		.in_rst_0_reset (sdram_controller_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (sdram_controller_s1_agent_rdata_fifo_src_data),      //     in_0.data
		.in_0_valid     (sdram_controller_s1_agent_rdata_fifo_src_valid),     //         .valid
		.in_0_ready     (sdram_controller_s1_agent_rdata_fifo_src_ready),     //         .ready
		.out_0_data     (avalon_st_adapter_003_out_0_data),                   //    out_0.data
		.out_0_valid    (avalon_st_adapter_003_out_0_valid),                  //         .valid
		.out_0_ready    (avalon_st_adapter_003_out_0_ready),                  //         .ready
		.out_0_error    (avalon_st_adapter_003_out_0_error)                   //         .error
	);

	AvalonMM_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_004 (
		.in_clk_0_clk   (sdram_pll_sys_clk_clk),                     // in_clk_0.clk
		.in_rst_0_reset (vga_dma_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (leg_g_s1_agent_rdata_fifo_src_data),        //     in_0.data
		.in_0_valid     (leg_g_s1_agent_rdata_fifo_src_valid),       //         .valid
		.in_0_ready     (leg_g_s1_agent_rdata_fifo_src_ready),       //         .ready
		.out_0_data     (avalon_st_adapter_004_out_0_data),          //    out_0.data
		.out_0_valid    (avalon_st_adapter_004_out_0_valid),         //         .valid
		.out_0_ready    (avalon_st_adapter_004_out_0_ready),         //         .ready
		.out_0_error    (avalon_st_adapter_004_out_0_error)          //         .error
	);

	AvalonMM_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_005 (
		.in_clk_0_clk   (sdram_pll_sys_clk_clk),                     // in_clk_0.clk
		.in_rst_0_reset (vga_dma_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (switch_s1_agent_rdata_fifo_src_data),       //     in_0.data
		.in_0_valid     (switch_s1_agent_rdata_fifo_src_valid),      //         .valid
		.in_0_ready     (switch_s1_agent_rdata_fifo_src_ready),      //         .ready
		.out_0_data     (avalon_st_adapter_005_out_0_data),          //    out_0.data
		.out_0_valid    (avalon_st_adapter_005_out_0_valid),         //         .valid
		.out_0_ready    (avalon_st_adapter_005_out_0_ready),         //         .ready
		.out_0_error    (avalon_st_adapter_005_out_0_error)          //         .error
	);

	AvalonMM_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_006 (
		.in_clk_0_clk   (sdram_pll_sys_clk_clk),                     // in_clk_0.clk
		.in_rst_0_reset (vga_dma_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (key_s1_agent_rdata_fifo_src_data),          //     in_0.data
		.in_0_valid     (key_s1_agent_rdata_fifo_src_valid),         //         .valid
		.in_0_ready     (key_s1_agent_rdata_fifo_src_ready),         //         .ready
		.out_0_data     (avalon_st_adapter_006_out_0_data),          //    out_0.data
		.out_0_valid    (avalon_st_adapter_006_out_0_valid),         //         .valid
		.out_0_ready    (avalon_st_adapter_006_out_0_ready),         //         .ready
		.out_0_error    (avalon_st_adapter_006_out_0_error)          //         .error
	);

	AvalonMM_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_007 (
		.in_clk_0_clk   (sdram_pll_sys_clk_clk),                     // in_clk_0.clk
		.in_rst_0_reset (vga_dma_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (led_r_s1_agent_rdata_fifo_src_data),        //     in_0.data
		.in_0_valid     (led_r_s1_agent_rdata_fifo_src_valid),       //         .valid
		.in_0_ready     (led_r_s1_agent_rdata_fifo_src_ready),       //         .ready
		.out_0_data     (avalon_st_adapter_007_out_0_data),          //    out_0.data
		.out_0_valid    (avalon_st_adapter_007_out_0_valid),         //         .valid
		.out_0_ready    (avalon_st_adapter_007_out_0_ready),         //         .ready
		.out_0_error    (avalon_st_adapter_007_out_0_error)          //         .error
	);

	AvalonMM_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_008 (
		.in_clk_0_clk   (sdram_pll_sys_clk_clk),                     // in_clk_0.clk
		.in_rst_0_reset (vga_dma_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (sev_seg03_s1_agent_rdata_fifo_src_data),    //     in_0.data
		.in_0_valid     (sev_seg03_s1_agent_rdata_fifo_src_valid),   //         .valid
		.in_0_ready     (sev_seg03_s1_agent_rdata_fifo_src_ready),   //         .ready
		.out_0_data     (avalon_st_adapter_008_out_0_data),          //    out_0.data
		.out_0_valid    (avalon_st_adapter_008_out_0_valid),         //         .valid
		.out_0_ready    (avalon_st_adapter_008_out_0_ready),         //         .ready
		.out_0_error    (avalon_st_adapter_008_out_0_error)          //         .error
	);

	AvalonMM_mm_interconnect_0_avalon_st_adapter_001 #(
		.inBitsPerSymbol (34),
		.inUsePackets    (0),
		.inDataWidth     (34),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (1),
		.inReadyLatency  (0),
		.outDataWidth    (34),
		.outChannelWidth (0),
		.outErrorWidth   (1),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter_009 (
		.in_clk_0_clk   (sdram_pll_sys_clk_clk),                     // in_clk_0.clk
		.in_rst_0_reset (vga_dma_reset_reset_bridge_in_reset_reset), // in_rst_0.reset
		.in_0_data      (sev_seg47_s1_agent_rdata_fifo_src_data),    //     in_0.data
		.in_0_valid     (sev_seg47_s1_agent_rdata_fifo_src_valid),   //         .valid
		.in_0_ready     (sev_seg47_s1_agent_rdata_fifo_src_ready),   //         .ready
		.out_0_data     (avalon_st_adapter_009_out_0_data),          //    out_0.data
		.out_0_valid    (avalon_st_adapter_009_out_0_valid),         //         .valid
		.out_0_ready    (avalon_st_adapter_009_out_0_ready),         //         .ready
		.out_0_error    (avalon_st_adapter_009_out_0_error)          //         .error
	);

endmodule
