// Seed: 1341770549
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  id_8 :
  assert property (@(posedge id_6) 1)
  else $display(1);
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    output uwire id_2,
    input supply1 id_3,
    input wire id_4,
    output wire id_5,
    input tri1 id_6,
    input supply1 id_7,
    output tri id_8,
    output uwire id_9,
    input uwire id_10,
    output wor id_11,
    input wor id_12,
    output uwire id_13,
    output uwire id_14
);
  wire id_16;
  module_0(
      id_16, id_16, id_16, id_16, id_16, id_16, id_16
  );
endmodule
