// Seed: 1300004705
module module_0 (
    output tri1 id_0
);
  bit id_2, id_3;
  always id_2 <= id_3;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    output tri1 id_2,
    input supply1 id_3,
    output uwire id_4,
    output supply1 id_5,
    input wire id_6,
    output wire id_7,
    input tri id_8,
    input supply1 id_9,
    input supply0 id_10
);
  assign id_7 = 1;
  assign id_4 = 1'b0;
  module_0 modCall_1 (id_2);
  wire id_12, id_13;
  assign id_5 = 1'b0;
  always id_5 = 1;
endmodule
