#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000156be61ef30 .scope module, "tb_fpu_add" "tb_fpu_add" 2 3;
 .timescale -9 -12;
v00000156be66d570_0 .var "a", 31 0;
v00000156be66d4d0_0 .var "b", 31 0;
o00000156be622158 .functor BUFZ 1, C4<z>; HiZ drive
v00000156be66ded0_0 .net "exception", 0 0, o00000156be622158;  0 drivers
v00000156be66db10_0 .net "result", 31 0, L_00000156be6b7b70;  1 drivers
S_00000156be61f0c0 .scope module, "dut" "fpu_add" 2 14, 3 1 0, S_00000156be61ef30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "result";
    .port_info 3 /INPUT 1 "exception";
P_00000156be61f250 .param/l "double" 0 3 2, +C4<00000000000000000000000000000000>;
P_00000156be61f288 .param/l "exponent" 1 3 10, +C4<00000000000000000000000000001000>;
P_00000156be61f2c0 .param/l "mantissa" 1 3 11, +C4<00000000000000000000000000010111>;
P_00000156be61f2f8 .param/l "size" 1 3 9, +C4<00000000000000000000000000100000>;
v00000156be5e2ce0_0 .net *"_ivl_11", 22 0, L_00000156be66d6b0;  1 drivers
L_00000156be66e080 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000156be614860_0 .net/2u *"_ivl_14", 0 0, L_00000156be66e080;  1 drivers
v00000156be614900_0 .net *"_ivl_17", 22 0, L_00000156be6b7ad0;  1 drivers
v00000156be6149a0_0 .net *"_ivl_23", 22 0, L_00000156be6b6f90;  1 drivers
L_00000156be66e038 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000156be614a40_0 .net/2u *"_ivl_8", 0 0, L_00000156be66e038;  1 drivers
v00000156be614ae0_0 .net "a", 31 0, v00000156be66d570_0;  1 drivers
v00000156be614b80_0 .var "aligned_frac_a", 24 0;
v00000156be66df70_0 .var "aligned_frac_b", 24 0;
v00000156be66d110_0 .net "b", 31 0, v00000156be66d4d0_0;  1 drivers
v00000156be66d610_0 .var "diff_mantissa", 24 0;
v00000156be66d930_0 .net "exception", 0 0, o00000156be622158;  alias, 0 drivers
v00000156be66d890_0 .net "exp_a", 7 0, L_00000156be66d2f0;  1 drivers
v00000156be66d250_0 .net "exp_a_gt_exp_b", 0 0, L_00000156be6b68b0;  1 drivers
v00000156be66da70_0 .net "exp_b", 7 0, L_00000156be66d390;  1 drivers
v00000156be66dc50_0 .var "exp_diff", 7 0;
v00000156be66dcf0_0 .net "frac_a", 23 0, L_00000156be66d430;  1 drivers
v00000156be66d1b0_0 .net "frac_b", 23 0, L_00000156be6b63b0;  1 drivers
v00000156be66dd90_0 .var "new_exp", 7 0;
v00000156be66d7f0_0 .var "new_sign_bit", 0 0;
v00000156be66d750_0 .net "result", 31 0, L_00000156be6b7b70;  alias, 1 drivers
v00000156be66d9d0_0 .net "sign_a", 0 0, L_00000156be66dbb0;  1 drivers
v00000156be66d070_0 .net "sign_b", 0 0, L_00000156be66de30;  1 drivers
E_00000156be6072e0/0 .event anyedge, v00000156be66d250_0, v00000156be66d890_0, v00000156be66da70_0, v00000156be66dcf0_0;
E_00000156be6072e0/1 .event anyedge, v00000156be66dc50_0, v00000156be66d1b0_0, v00000156be66d9d0_0, v00000156be66d070_0;
E_00000156be6072e0/2 .event anyedge, v00000156be614b80_0, v00000156be66df70_0, v00000156be66d610_0;
E_00000156be6072e0 .event/or E_00000156be6072e0/0, E_00000156be6072e0/1, E_00000156be6072e0/2;
L_00000156be66dbb0 .part v00000156be66d570_0, 31, 1;
L_00000156be66de30 .part v00000156be66d4d0_0, 31, 1;
L_00000156be66d2f0 .part v00000156be66d570_0, 23, 8;
L_00000156be66d390 .part v00000156be66d4d0_0, 23, 8;
L_00000156be66d6b0 .part v00000156be66d570_0, 0, 23;
L_00000156be66d430 .concat [ 23 1 0 0], L_00000156be66d6b0, L_00000156be66e038;
L_00000156be6b7ad0 .part v00000156be66d4d0_0, 0, 23;
L_00000156be6b63b0 .concat [ 23 1 0 0], L_00000156be6b7ad0, L_00000156be66e080;
L_00000156be6b68b0 .cmp/gt 8, L_00000156be66d2f0, L_00000156be66d390;
L_00000156be6b6f90 .part v00000156be66d610_0, 0, 23;
L_00000156be6b7b70 .concat [ 23 8 1 0], L_00000156be6b6f90, v00000156be66dd90_0, v00000156be66d7f0_0;
    .scope S_00000156be61f0c0;
T_0 ;
    %wait E_00000156be6072e0;
    %load/vec4 v00000156be66d250_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v00000156be66d890_0;
    %load/vec4 v00000156be66da70_0;
    %sub;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v00000156be66da70_0;
    %load/vec4 v00000156be66d890_0;
    %sub;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v00000156be66dc50_0, 0, 8;
    %load/vec4 v00000156be66d250_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000156be66dcf0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000156be66dcf0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000156be66dc50_0;
    %shiftr 4;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %store/vec4 v00000156be614b80_0, 0, 25;
    %load/vec4 v00000156be66d250_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000156be66d1b0_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000156be66dc50_0;
    %shiftr 4;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v00000156be66d1b0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %store/vec4 v00000156be66df70_0, 0, 25;
    %load/vec4 v00000156be66d9d0_0;
    %load/vec4 v00000156be66d070_0;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v00000156be614b80_0;
    %load/vec4 v00000156be66df70_0;
    %add;
    %store/vec4 v00000156be66d610_0, 0, 25;
    %load/vec4 v00000156be66d9d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %pad/s 1;
    %store/vec4 v00000156be66d7f0_0, 0, 1;
    %load/vec4 v00000156be66d250_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.10, 8;
    %load/vec4 v00000156be66d890_0;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %load/vec4 v00000156be66da70_0;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %store/vec4 v00000156be66dd90_0, 0, 8;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v00000156be66df70_0;
    %load/vec4 v00000156be614b80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %load/vec4 v00000156be614b80_0;
    %load/vec4 v00000156be66df70_0;
    %sub;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v00000156be66df70_0;
    %load/vec4 v00000156be614b80_0;
    %sub;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %store/vec4 v00000156be66d610_0, 0, 25;
    %load/vec4 v00000156be66df70_0;
    %load/vec4 v00000156be614b80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v00000156be66d9d0_0;
    %and;
    %load/vec4 v00000156be614b80_0;
    %load/vec4 v00000156be66df70_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v00000156be66d070_0;
    %and;
    %or;
    %flag_set/vec4 8;
    %jmp/0 T_0.14, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.15, 8;
T_0.14 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.15, 8;
 ; End of false expr.
    %blend;
T_0.15;
    %pad/s 1;
    %store/vec4 v00000156be66d7f0_0, 0, 1;
    %load/vec4 v00000156be66d250_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.16, 8;
    %load/vec4 v00000156be66d890_0;
    %jmp/1 T_0.17, 8;
T_0.16 ; End of true expr.
    %load/vec4 v00000156be66da70_0;
    %jmp/0 T_0.17, 8;
 ; End of false expr.
    %blend;
T_0.17;
    %store/vec4 v00000156be66dd90_0, 0, 8;
T_0.7 ;
    %load/vec4 v00000156be66d610_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.18, 8;
    %load/vec4 v00000156be66d610_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000156be66d610_0, 0, 25;
T_0.18 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000156be61ef30;
T_1 ;
    %vpi_call 2 23 "$dumpfile", "fpu_add.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000156be61ef30 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000156be66d570_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v00000156be66d4d0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_fpu_add.v";
    "fpu_add.v";
