0.6
2017.4
Dec 15 2017
21:07:18
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sim_1/imports/sysgen/demo_sg_tb.v,1594637316,verilog,,,,demo_sg_tb;xlclk;xltbsink;xltbsource,,,../../../../demo_sg.srcs/sources_1/imports/sysgen,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/conv_pkg.v,1594637316,verilog,,,,,,,,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/convert_type.v,1594637316,verilog,,E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/xlclockdriver_rd.v,E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/conv_pkg.v,align_input;cast;convert_type;extend_msb;pad_lsb;round_towards_even;round_towards_inf;saturation_arith;shift_division_result;shift_op;sign_ext;trunc;wrap_arith;zero_ext,,,../../../../demo_sg.srcs/sources_1/imports/sysgen,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/demo_sg.v,1594638053,verilog,,E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sim_1/imports/sysgen/demo_sg_tb.v,,demo_sg;demo_sg_default_clock_driver;demo_sg_struct,,,../../../../demo_sg.srcs/sources_1/imports/sysgen,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/demo_sg_entity_declarations.v,1594637316,verilog,,E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/demo_sg.v,E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/conv_pkg.v,demo_sg_xladdsub;demo_sg_xlcmult;demo_sg_xlconvert;demo_sg_xlcounter_limit;demo_sg_xldelay;demo_sg_xlsprom,,,../../../../demo_sg.srcs/sources_1/imports/sysgen,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/synth_reg.v,1594637316,verilog,,E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/synth_reg_w_init.v,,srlc33e;synth_reg;synth_reg_reg,,,../../../../demo_sg.srcs/sources_1/imports/sysgen,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/synth_reg_w_init.v,1594637316,verilog,,E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/convert_type.v,,single_reg_w_init;synth_reg_w_init,,,../../../../demo_sg.srcs/sources_1/imports/sysgen,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/xlclockdriver_rd.v,1594637316,verilog,,E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/demo_sg_entity_declarations.v,,xlclockdriver,,,../../../../demo_sg.srcs/sources_1/imports/sysgen,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/ip/demo_sg_blk_mem_gen_i0/sim/demo_sg_blk_mem_gen_i0.v,1594638148,verilog,,E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/imports/sysgen/synth_reg.v,,demo_sg_blk_mem_gen_i0,,,../../../../demo_sg.srcs/sources_1/imports/sysgen,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/ip/demo_sg_c_addsub_v12_0_i0/sim/demo_sg_c_addsub_v12_0_i0.vhd,1594638144,vhdl,,,,demo_sg_c_addsub_v12_0_i0,,,,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/ip/demo_sg_c_counter_binary_v12_0_i0/sim/demo_sg_c_counter_binary_v12_0_i0.vhd,1594638149,vhdl,,,,demo_sg_c_counter_binary_v12_0_i0,,,,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/ip/demo_sg_mult_gen_v12_0_i0/sim/demo_sg_mult_gen_v12_0_i0.vhd,1594638145,vhdl,,,,demo_sg_mult_gen_v12_0_i0,,,,,,,,
E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/ip/ila_0/sim/ila_0.v,1594637919,verilog,,E:/Bilibili_FPGA/N2_Project/VIVADO/demo_v1/hdl_netlist/demo_sg.srcs/sources_1/ip/demo_sg_blk_mem_gen_i0/sim/demo_sg_blk_mem_gen_i0.v,,ila_0,,,../../../../demo_sg.srcs/sources_1/imports/sysgen,,,,,
