{"vcs1":{"timestamp_begin":1712713956.060511899, "rt":0.83, "ut":0.47, "st":0.27}}
{"vcselab":{"timestamp_begin":1712713957.090205741, "rt":0.89, "ut":0.59, "st":0.26}}
{"link":{"timestamp_begin":1712713958.133334310, "rt":0.47, "ut":0.18, "st":0.26}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1712713955.160271516}
{"VCS_COMP_START_TIME": 1712713955.160271516}
{"VCS_COMP_END_TIME": 1712713958.769598267}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv task2.sv"}
{"vcs1": {"peak_mem": 338684}}
{"stitch_vcselab": {"peak_mem": 238992}}
