-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.4b/841621 Production Release                     
-- Build Date:               Thu Oct 24 17:20:07 PDT 2019                        
                                                                                 
-- Generated by:             mdk@mdk-FX504                                       
-- Generated date:           Sat Jan 04 23:54:53 PST 2020                        

Solution Settings: SAD_MATCH.v3
  Current state: schedule
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/fpga_temp_match.cpp
      $PROJECT_HOME/src/fpga_temp_matching.h
        $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/ac_channel.h
        $PROJECT_HOME/src/params.h
  
  Processes/Blocks in Design
    Process         Real Operation(s) count   Latency Throughput Reset Length II Comments 
    --------------- ----------------------- --------- ---------- ------------ -- --------
    /SAD_MATCH/core                      63 237319999  237320001            0  0          
    Design Total:                        63 237319999  237320001            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 10.000             20.00    0.000000 /SAD_MATCH/core          
    
  I/O Data Ranges
    Port           Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    -------------- ---- -------- --------- --------- ------- -------- --------
    clk            IN   Unsigned         1                                     
    rst            IN   Unsigned         1                                     
    INPUT:rsc.dat  IN   Unsigned         8                                     
    INPUT:rsc.vld  IN   Unsigned         1                                     
    OUTPUT:rsc.rdy IN   Unsigned         1                                     
    INPUT:rsc.rdy  OUT  Unsigned         1                                     
    OUTPUT:rsc.dat OUT  Unsigned         8                                     
    OUTPUT:rsc.vld OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /SAD_MATCH/core/row_buf:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         100 x 8
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable                Indices Phys Memory Address      
      ----------------------- ------- ------------------------
      /SAD_MATCH/core/row_buf     0:7 00000063-00000000 (99-0) 
      
    Resource Name: /SAD_MATCH/core/win_buf:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         100 x 8
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable                Indices Phys Memory Address      
      ----------------------- ------- ------------------------
      /SAD_MATCH/core/win_buf     0:7 00000063-00000000 (99-0) 
      
    Resource Name: /SAD_MATCH/INPUT:rsc
      Memory Component: ccs_in_wait                  Size:         1 x 8
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable         Indices Phys Memory Address     
      ---------------- ------- -----------------------
      /SAD_MATCH/INPUT     0:7 00000000-00000000 (0-0) 
      
    Resource Name: /SAD_MATCH/OUTPUT:rsc
      Memory Component: ccs_out_wait                 Size:         1 x 8
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable          Indices Phys Memory Address     
      ----------------- ------- -----------------------
      /SAD_MATCH/OUTPUT     0:7 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process         Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    --------------- ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /SAD_MATCH/core core:rlp           Infinite       0    237320001   2.37 sec                       
    /SAD_MATCH/core  main              Infinite       1    237320001   2.37 sec                       
    /SAD_MATCH/core   loop_lmm            40000       5    237320000   2.37 sec                       
    /SAD_MATCH/core    loop_2                 9       1          279    2.79 us                       
    /SAD_MATCH/core     loop_3               10       3           30  300.00 ns                       
    /SAD_MATCH/core    loop_4                10       3           30  300.00 ns                       
    /SAD_MATCH/core    loop_5                10       1          210    2.10 us                       
    /SAD_MATCH/core     loop_6               10       2           20  200.00 ns                       
    /SAD_MATCH/core    loop_7                 9       1         5409   54.09 us                       
    /SAD_MATCH/core     loop_8              200       3          600    6.00 us                       
    
  Loop Execution Profile
    Process         Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    --------------- ---------------- ------------ -------------------------- ----------------- --------
    /SAD_MATCH/core core:rlp                   0                        0.00        237320001           
    /SAD_MATCH/core  main                      1                        0.00        237320001           
    /SAD_MATCH/core   loop_lmm            200000                        0.08        237320000           
    /SAD_MATCH/core    loop_2             360000                        0.15         11160000           
    /SAD_MATCH/core     loop_3          10800000                        4.55         10800000           
    /SAD_MATCH/core    loop_4            1200000                        0.51          1200000           
    /SAD_MATCH/core    loop_5             400000                        0.17          8400000           
    /SAD_MATCH/core     loop_6           8000000                        3.37          8000000           
    /SAD_MATCH/core    loop_7             360000                        0.15        216360000           
    /SAD_MATCH/core     loop_8         216000000                       91.02        216000000           
    
  End of Report
