num_sets	,	V_1
P7_DSISR_MC_UE_TABLEWALK	,	V_57
uint64_t	,	T_1
mce_err	,	V_37
POWER8_TLB_SETS	,	V_11
nip	,	V_70
action	,	V_2
persistent	,	V_18
P7_SRR1_MC_IFETCH_SLB_BOTH	,	V_35
MCE_TLB_ERROR_MULTIHIT	,	V_46
slb	,	V_13
cur_cpu_spec	,	V_28
be32_to_cpu	,	F_10
dsisr	,	V_24
MCE_ERROR_TYPE_TLB	,	V_44
rb	,	V_3
kvm_hstate	,	V_15
MCE_SLB_ERROR_INDETERMINATE	,	V_54
save_mce_event	,	F_23
rs	,	V_22
MCE_UE_ERROR_PAGE_TABLE_WALK_LOAD_STORE	,	V_58
POWER7_TLB_SETS	,	V_10
CONFIG_KVM_BOOK3S_HANDLER	,	F_6
P8_SRR1_MC_IFETCH_ERAT_MULTIHIT	,	V_74
slb_shadow	,	V_12
mce_get_derror_p7	,	F_19
mce_handle_ue_error	,	F_20
BUG	,	F_2
mce_get_derror_p8	,	F_25
P7_DSISR_MC_TLB_MULTIHIT_MFTLB	,	V_27
esid	,	V_21
MCE_SLB_ERROR_MULTIHIT	,	V_43
i	,	V_4
MCE_ERROR_TYPE_SLB	,	V_39
regs	,	V_67
TLB_INVAL_SCOPE_LPID	,	V_7
P7_DSISR_MC_SLB_ERRORS	,	V_30
n	,	V_14
u	,	V_40
P7_DSISR_MC_SLB_MULTIHIT_PARITY	,	V_65
handled	,	V_26
P8_DSISR_MC_SLB_ERRORS	,	V_76
in_guest	,	V_16
MCE_UE_ERROR_PAGE_TABLE_WALK_IFETCH	,	V_53
ue_error_type	,	V_50
P7_DSISR_MC_SLB_MULTIHIT	,	V_63
TLBIEL_INVAL_SET_LPID	,	V_8
P7_SRR1_MC_IFETCH_UE_IFU_INTERNAL	,	V_48
ppc_md	,	V_68
MCE_ERROR_TYPE_ERAT	,	V_60
msr	,	V_72
flush_tlb	,	V_29
get_slb_shadow	,	F_8
dar	,	V_73
u32	,	V_17
P7_SRR1_MC_IFETCH_UE_TLB_RELOAD	,	V_52
P7_DSISR_MC_UE	,	V_55
get_paca	,	F_7
error_type	,	V_38
__flush_tlb_power8	,	F_4
__flush_tlb_power7	,	F_3
MCE_SLB_ERROR_PARITY	,	V_42
flush_tlb_206	,	F_1
P7_DSISR_MC_SLB_PARITY_MFSLB	,	V_64
TLB_INVAL_SCOPE_GLOBAL	,	V_5
mce_error_info	,	V_36
pt_regs	,	V_66
mce_handle_common_ierror	,	F_14
srr1	,	V_31
slb_error_type	,	V_41
tlb_error_type	,	V_45
vsid	,	V_23
TLBIEL_INVAL_SET	,	V_6
mce_handle_derror_p7	,	F_13
P7_SRR1_MC_LOADSTORE	,	F_22
mce_check_early_recovery	,	V_69
mce_handle_derror_p8	,	F_27
mce_handle_derror	,	F_12
MCE_ERROR_TYPE_UE	,	V_49
SLB_MIN_SIZE	,	V_19
erat_error_type	,	V_61
P7_SRR1_MC_IFETCH_SLB_MULTIHIT	,	V_33
MCE_UE_ERROR_LOAD_STORE	,	V_56
mce_handle_ierror_p7	,	F_16
MCE_UE_ERROR_IFETCH	,	V_51
mce_handle_ierror_p8	,	F_26
flush_and_reload_slb	,	F_5
addr	,	V_71
MCE_ERAT_ERROR_MULTIHIT	,	V_62
TLBIEL_INVAL_SET_SHIFT	,	V_9
mce_get_common_ierror	,	F_17
__machine_check_early_realmode_p7	,	F_21
P7_SRR1_MC_IFETCH_UE	,	V_47
__machine_check_early_realmode_p8	,	F_28
P7_DSISR_MC_ERAT_MULTIHIT	,	V_59
slb_error_bits	,	V_25
min_t	,	F_9
P7_SRR1_MC_IFETCH	,	F_15
P7_SRR1_MC_IFETCH_SLB_PARITY	,	V_32
P7_SRR1_MC_IFETCH_TLB_MULTIHIT	,	V_34
mce_get_ierror_p8	,	F_24
mce_get_ierror_p7	,	F_18
P8_DSISR_MC_ERAT_MULTIHIT_SEC	,	V_75
save_area	,	V_20
be64_to_cpu	,	F_11
