Open()
0: Cycle
Sleep(1000)
EnqueueEnableEvents()
>> 01 46 18 0A 03 00 01 01 01 0F 00 00 01 00 28 7D
<< 01 46 14 02 01 00 2D A5
11000: <modbus:1:(type 0): 1> with errors: 001
11000: Cycle end

11000: Cycle
Sleep(1000)
EnqueueEnableEvents()
>> 01 46 18 0A 03 00 01 01 01 0F 00 00 01 00 28 7D
<< 01 46 18 02 00 00 2F 65
Sleep(10000)
EnqueueReadHolding()
>> 01 03 00 01 00 01 D5 CA
<< 01 03 02 00 00 B8 44
42000: <modbus:1:(type 0): 1>
42000: Cycle end

42000: Cycle
Sleep(10000)
EnqueueReadHolding()
>> 01 03 00 01 00 01 D5 CA
<< 01 03 02 00 00 B8 44
62000: <modbus:1:(type 0): 1>
62000: Cycle end

62000: Cycle
Sleep(10000)
EnqueueReadHolding()
>> 01 03 00 01 00 01 D5 CA
<< 01 03 02 00 00 B8 44
82000: <modbus:1:(type 0): 1>
82000: Cycle end

82000: Cycle
Sleep(10000)
EnqueueReadHolding()
>> 01 03 00 01 00 01 D5 CA
<< 01 03 02 00 00 B8 44
102000: <modbus:1:(type 0): 1>
102000: Cycle end

102000: Cycle
Sleep(10000)
EnqueueReadHolding()
>> 01 03 00 01 00 01 D5 CA
<< 01 03 02 00 00 B8 44
122000: <modbus:1:(type 0): 1>
122000: Cycle end

122000: Cycle
Sleep(10000)
EnqueueReadHolding()
>> 01 03 00 01 00 01 D5 CA
<< 01 03 02 00 00 B8 44
142000: <modbus:1:(type 0): 1>
142000: Cycle end

142000: Cycle
Sleep(10000)
EnqueueReadHolding()
>> 01 03 00 01 00 01 D5 CA
<< 01 03 02 00 00 B8 44
162000: <modbus:1:(type 0): 1>
162000: Cycle end

162000: Cycle
Sleep(10000)
EnqueueReadHolding()
>> 01 03 00 01 00 01 D5 CA
<< 01 03 02 00 00 B8 44
182000: <modbus:1:(type 0): 1>
182000: Cycle end

182000: Cycle
Sleep(10000)
EnqueueReadHolding()
>> 01 03 00 01 00 01 D5 CA
<< 01 03 02 00 00 B8 44
202000: <modbus:1:(type 0): 1>
202000: Cycle end

202000: Cycle
Sleep(10000)
EnqueueReadHolding()
>> 01 03 00 01 00 01 D5 CA
<< 01 03 02 00 00 B8 44
222000: <modbus:1:(type 0): 1>
222000: Cycle end

222000: Cycle
Sleep(10000)
EnqueueReadHolding()
>> 01 03 00 01 00 01 D5 CA
<< 01 03 02 00 00 B8 44
242000: <modbus:1:(type 0): 1>
242000: Cycle end

Close()
