vendor_name = ModelSim
source_file = 1, A:/Git/learn-verilog/soc-fpga-design/basic-logic/or_gate_s.v
source_file = 1, A:/Git/learn-verilog/soc-fpga-design/basic-logic/or_gate_d.v
source_file = 1, A:/Git/learn-verilog/soc-fpga-design/basic-logic/or_gate_b.v
source_file = 1, A:/Git/learn-verilog/soc-fpga-design/basic-logic/testbench_or_gate_s.v
source_file = 1, A:/Git/learn-verilog/soc-fpga-design/basic-logic/testbench_or_gate_d.v
source_file = 1, A:/Git/learn-verilog/soc-fpga-design/basic-logic/testbench_or_gate_b.v
source_file = 1, A:/Git/learn-verilog/soc-fpga-design/basic-logic/db/basic-logic.cbx.xml
design_name = or_gate_b
instance = comp, \y~output , y~output, or_gate_b, 1
instance = comp, \a~input , a~input, or_gate_b, 1
instance = comp, \b~input , b~input, or_gate_b, 1
instance = comp, \y~0 , y~0, or_gate_b, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, or_gate_b, 1
