module top  (y, clk, wire4, wire3, wire2, wire1, wire0);
  output wire [(32'h43):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h4):(1'h0)] wire4;
  input wire signed [(3'h5):(1'h0)] wire3;
  input wire [(4'hd):(1'h0)] wire2;
  input wire signed [(5'h13):(1'h0)] wire1;
  input wire [(5'h10):(1'h0)] wire0;
  wire [(5'h11):(1'h0)] wire10;
  wire [(5'h13):(1'h0)] wire9;
  wire signed [(4'ha):(1'h0)] wire8;
  wire [(2'h3):(1'h0)] wire7;
  wire signed [(4'hf):(1'h0)] wire6;
  wire signed [(2'h2):(1'h0)] wire5;
  assign y = {wire10, wire9, wire8, wire7, wire6, wire5, (1'h0)};
  assign wire5 = $unsigned({(-$signed((+wire4))), wire4[(2'h3):(2'h3)]});
  assign wire6 = wire2[(3'h5):(1'h0)];
  assign wire7 = (&wire0);
  assign wire8 = (|wire7);
  assign wire9 = $unsigned(wire5);
  assign wire10 = $signed($signed($signed(($unsigned((8'hbc)) && (^~wire1)))));
endmodule
