{"title":"3-8 Decoder","tid":2001,"order":1,"content":"\nThe name of Top module should be top_module\n\nFollowing is an example\n\n```verilog\nmodule top_module\n(\n    input clk,rst,\n    input [2:0] enable,\n    input [2:0] switch,\n    output [7:0] led \n);\n    \n    assign led=8'hff;//fix me\n    \nendmodule\n```\n"}