0.6
2019.2
Nov  6 2019
21:42:20
/home/commit/RISC_V/verilog_test/matbi/01_VerilogHDL/chapter_16_fsm/fsm_test.v,1614301957,verilog,,/home/commit/RISC_V/verilog_test/matbi/01_VerilogHDL/chapter_16_fsm/tb_fsm_test.v,,fsm_test,,,,,,,,
/home/commit/RISC_V/verilog_test/matbi/01_VerilogHDL/chapter_16_fsm/tb_fsm_test.v,1614301957,verilog,,,,tb_fsm_test,,,,,,,,
