ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Nov 11, 2021 at 15:59:52 CST
ncverilog
	Lab4_Team3_Content_Addressable_Memory.v
Recompiling... reason: file './Lab4_Team3_Content_Addressable_Memory.v' is newer than expected.
	expected: Thu Nov 11 15:56:40 2021
	actual:   Thu Nov 11 16:01:08 2021
file: Lab4_Team3_Content_Addressable_Memory.v
	module worklib.Content_Addressable_Memory:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Content_Addressable_Memory:v <0x51f61256>
			streams:   0, words:     0
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 1       1
		Registers:               6       6
		Always blocks:           2       2
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.Content_Addressable_Memory:v
Loading snapshot worklib.Content_Addressable_Memory:v .................... Done
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
ncsim: *W,RNQUIE: Simulation is complete.
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Nov 11, 2021 at 15:59:57 CST  (total: 00:00:05)
