<pre>name: integers-sized-illegal
description: Integer literal constants
should_fail: 1
tags: 5.7.1
files: <a href="../../../tests/chapter-5/5.7.1--integers-signed-illegal.sv.html" target="file-frame">tests/chapter-5/5.7.1--integers-signed-illegal.sv</a>
incdirs: 
top_module: 
rc: 1


-- Executing script file `scr.ys' --

1. Executing Verilog-2005 frontend.
ERROR: Parser error in line <a href="../../../tests/chapter-5/5.7.1--integers-signed-illegal.sv.html" target="file-frame">tests/chapter-5/5.7.1--integers-signed-illegal.sv</a>:11: syntax error, unexpected $undefined
</pre>