################################################################################
#                    DO NOT MANUALLY EDIT THIS FILE!                           #
################################################################################
# This file contains the automatically generated build configuration (2017/07/31 15:57:29)
# requested at line 3 in /home/vor/git/aep/summer_course/labs/p2s_sv/.dvt/default.build


################ Verilog Auto-config Directives ################
+dvt_init




tb/ex_env.svh
tb/ex_pkg.sv
tb/in/ex_in_agent.svh
tb/in/ex_in_cmd.svh
tb/in/ex_in_driver.svh
tb/in/ex_in_intf.sv
tb/in/ex_in_monitor.svh
tb/in/ex_in_pkg.sv
tb/out/ex_out_agent.svh
tb/out/ex_out_intf.sv
tb/out/ex_out_monitor.svh
tb/out/ex_out_pkg.sv
tb/out/ex_out_serial_obj.svh
tb/ex_scoreboard.svh
tb/out/ex_top.sv
rtl/ex_p2s.v
