// Seed: 1105966304
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wand id_1;
  assign id_1 = -1;
  wire id_5;
endmodule
module module_1 #(
    parameter id_13 = 32'd35,
    parameter id_6  = 32'd8,
    parameter id_9  = 32'd62
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    _id_9,
    id_10,
    id_11,
    id_12,
    _id_13,
    id_14
);
  output wire id_14;
  output wire _id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire _id_9;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_10,
      id_8
  );
  inout wire id_8;
  inout wire id_7;
  input wire _id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  logic [1 : -  id_6] id_15;
  wire [-1  ==  1  -  id_9 : 1  ==  1] id_16;
  logic [1 'b0 : id_13] id_17;
endmodule
