// Seed: 4230050021
`timescale 1ps / 1ps
module module_0 #(
    parameter id_1 = 32'd93
) (
    input logic _id_1,
    output id_2
);
  assign id_1 = id_2[id_1];
  assign id_1[1'd0] = 1'd0;
endmodule
