
my_code_form.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002ef0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000067c  08002ffc  08002ffc  00003ffc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003678  08003678  0000505c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08003678  08003678  00004678  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003680  08003680  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003680  08003680  00004680  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003684  08003684  00004684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08003688  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000254  2000005c  080036e4  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002b0  080036e4  000052b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000dc84  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002518  00000000  00000000  00012d09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e68  00000000  00000000  00015228  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b26  00000000  00000000  00016090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018b24  00000000  00000000  00016bb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001194e  00000000  00000000  0002f6da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008c66f  00000000  00000000  00041028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000cd697  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003fd8  00000000  00000000  000cd6dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000044  00000000  00000000  000d16b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002fe4 	.word	0x08002fe4

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	08002fe4 	.word	0x08002fe4

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b088      	sub	sp, #32
 8000160:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000162:	f107 0310 	add.w	r3, r7, #16
 8000166:	2200      	movs	r2, #0
 8000168:	601a      	str	r2, [r3, #0]
 800016a:	605a      	str	r2, [r3, #4]
 800016c:	609a      	str	r2, [r3, #8]
 800016e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000170:	4b24      	ldr	r3, [pc, #144]	@ (8000204 <MX_GPIO_Init+0xa8>)
 8000172:	699b      	ldr	r3, [r3, #24]
 8000174:	4a23      	ldr	r2, [pc, #140]	@ (8000204 <MX_GPIO_Init+0xa8>)
 8000176:	f043 0310 	orr.w	r3, r3, #16
 800017a:	6193      	str	r3, [r2, #24]
 800017c:	4b21      	ldr	r3, [pc, #132]	@ (8000204 <MX_GPIO_Init+0xa8>)
 800017e:	699b      	ldr	r3, [r3, #24]
 8000180:	f003 0310 	and.w	r3, r3, #16
 8000184:	60fb      	str	r3, [r7, #12]
 8000186:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000188:	4b1e      	ldr	r3, [pc, #120]	@ (8000204 <MX_GPIO_Init+0xa8>)
 800018a:	699b      	ldr	r3, [r3, #24]
 800018c:	4a1d      	ldr	r2, [pc, #116]	@ (8000204 <MX_GPIO_Init+0xa8>)
 800018e:	f043 0320 	orr.w	r3, r3, #32
 8000192:	6193      	str	r3, [r2, #24]
 8000194:	4b1b      	ldr	r3, [pc, #108]	@ (8000204 <MX_GPIO_Init+0xa8>)
 8000196:	699b      	ldr	r3, [r3, #24]
 8000198:	f003 0320 	and.w	r3, r3, #32
 800019c:	60bb      	str	r3, [r7, #8]
 800019e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80001a0:	4b18      	ldr	r3, [pc, #96]	@ (8000204 <MX_GPIO_Init+0xa8>)
 80001a2:	699b      	ldr	r3, [r3, #24]
 80001a4:	4a17      	ldr	r2, [pc, #92]	@ (8000204 <MX_GPIO_Init+0xa8>)
 80001a6:	f043 0304 	orr.w	r3, r3, #4
 80001aa:	6193      	str	r3, [r2, #24]
 80001ac:	4b15      	ldr	r3, [pc, #84]	@ (8000204 <MX_GPIO_Init+0xa8>)
 80001ae:	699b      	ldr	r3, [r3, #24]
 80001b0:	f003 0304 	and.w	r3, r3, #4
 80001b4:	607b      	str	r3, [r7, #4]
 80001b6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80001b8:	4b12      	ldr	r3, [pc, #72]	@ (8000204 <MX_GPIO_Init+0xa8>)
 80001ba:	699b      	ldr	r3, [r3, #24]
 80001bc:	4a11      	ldr	r2, [pc, #68]	@ (8000204 <MX_GPIO_Init+0xa8>)
 80001be:	f043 0308 	orr.w	r3, r3, #8
 80001c2:	6193      	str	r3, [r2, #24]
 80001c4:	4b0f      	ldr	r3, [pc, #60]	@ (8000204 <MX_GPIO_Init+0xa8>)
 80001c6:	699b      	ldr	r3, [r3, #24]
 80001c8:	f003 0308 	and.w	r3, r3, #8
 80001cc:	603b      	str	r3, [r7, #0]
 80001ce:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_DC_Pin|LCD_RST_Pin|LCD_CS_Pin|LCD_BL_Pin, GPIO_PIN_RESET);
 80001d0:	2200      	movs	r2, #0
 80001d2:	f44f 4170 	mov.w	r1, #61440	@ 0xf000
 80001d6:	480c      	ldr	r0, [pc, #48]	@ (8000208 <MX_GPIO_Init+0xac>)
 80001d8:	f000 fd76 	bl	8000cc8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LCD_DC_Pin LCD_RST_Pin LCD_CS_Pin LCD_BL_Pin */
  GPIO_InitStruct.Pin = LCD_DC_Pin|LCD_RST_Pin|LCD_CS_Pin|LCD_BL_Pin;
 80001dc:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 80001e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80001e2:	2301      	movs	r3, #1
 80001e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80001e6:	2300      	movs	r3, #0
 80001e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80001ea:	2303      	movs	r3, #3
 80001ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80001ee:	f107 0310 	add.w	r3, r7, #16
 80001f2:	4619      	mov	r1, r3
 80001f4:	4804      	ldr	r0, [pc, #16]	@ (8000208 <MX_GPIO_Init+0xac>)
 80001f6:	f000 fbe3 	bl	80009c0 <HAL_GPIO_Init>

}
 80001fa:	bf00      	nop
 80001fc:	3720      	adds	r7, #32
 80001fe:	46bd      	mov	sp, r7
 8000200:	bd80      	pop	{r7, pc}
 8000202:	bf00      	nop
 8000204:	40021000 	.word	0x40021000
 8000208:	40010c00 	.word	0x40010c00

0800020c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800020c:	b580      	push	{r7, lr}
 800020e:	b08a      	sub	sp, #40	@ 0x28
 8000210:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000212:	f000 fac3 	bl	800079c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000216:	f000 f825 	bl	8000264 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800021a:	f7ff ff9f 	bl	800015c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800021e:	f000 fa21 	bl	8000664 <MX_USART1_UART_Init>
  MX_SPI1_Init();
 8000222:	f000 f87d 	bl	8000320 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  LCD_Driver_Init();
 8000226:	f002 f9e1 	bl	80025ec <LCD_Driver_Init>
  char display_buf[20];
  sprintf(display_buf,"LCD SUCCEED");
 800022a:	1d3b      	adds	r3, r7, #4
 800022c:	490c      	ldr	r1, [pc, #48]	@ (8000260 <main+0x54>)
 800022e:	4618      	mov	r0, r3
 8000230:	f002 fa28 	bl	8002684 <siprintf>
  GUI_sprintf_string(0, 0, (uint8_t *)display_buf, strlen(display_buf), 1, 0xf800, 0x07e0);
 8000234:	1d3b      	adds	r3, r7, #4
 8000236:	4618      	mov	r0, r3
 8000238:	f7ff ff88 	bl	800014c <strlen>
 800023c:	4603      	mov	r3, r0
 800023e:	b21b      	sxth	r3, r3
 8000240:	1d3a      	adds	r2, r7, #4
 8000242:	f44f 61fc 	mov.w	r1, #2016	@ 0x7e0
 8000246:	9102      	str	r1, [sp, #8]
 8000248:	f44f 4178 	mov.w	r1, #63488	@ 0xf800
 800024c:	9101      	str	r1, [sp, #4]
 800024e:	2101      	movs	r1, #1
 8000250:	9100      	str	r1, [sp, #0]
 8000252:	2100      	movs	r1, #0
 8000254:	2000      	movs	r0, #0
 8000256:	f001 ffcb 	bl	80021f0 <GUI_sprintf_string>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800025a:	bf00      	nop
 800025c:	e7fd      	b.n	800025a <main+0x4e>
 800025e:	bf00      	nop
 8000260:	08002ffc 	.word	0x08002ffc

08000264 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000264:	b580      	push	{r7, lr}
 8000266:	b090      	sub	sp, #64	@ 0x40
 8000268:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800026a:	f107 0318 	add.w	r3, r7, #24
 800026e:	2228      	movs	r2, #40	@ 0x28
 8000270:	2100      	movs	r1, #0
 8000272:	4618      	mov	r0, r3
 8000274:	f002 fa28 	bl	80026c8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000278:	1d3b      	adds	r3, r7, #4
 800027a:	2200      	movs	r2, #0
 800027c:	601a      	str	r2, [r3, #0]
 800027e:	605a      	str	r2, [r3, #4]
 8000280:	609a      	str	r2, [r3, #8]
 8000282:	60da      	str	r2, [r3, #12]
 8000284:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000286:	2301      	movs	r3, #1
 8000288:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800028a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800028e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000290:	2300      	movs	r3, #0
 8000292:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000294:	2301      	movs	r3, #1
 8000296:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000298:	2302      	movs	r3, #2
 800029a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800029c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80002a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002a2:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80002a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002a8:	f107 0318 	add.w	r3, r7, #24
 80002ac:	4618      	mov	r0, r3
 80002ae:	f000 fd23 	bl	8000cf8 <HAL_RCC_OscConfig>
 80002b2:	4603      	mov	r3, r0
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d001      	beq.n	80002bc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80002b8:	f000 f82c 	bl	8000314 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002bc:	230f      	movs	r3, #15
 80002be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002c0:	2302      	movs	r3, #2
 80002c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80002c4:	2300      	movs	r3, #0
 80002c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80002c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80002cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80002ce:	2300      	movs	r3, #0
 80002d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80002d2:	1d3b      	adds	r3, r7, #4
 80002d4:	2102      	movs	r1, #2
 80002d6:	4618      	mov	r0, r3
 80002d8:	f000 ff90 	bl	80011fc <HAL_RCC_ClockConfig>
 80002dc:	4603      	mov	r3, r0
 80002de:	2b00      	cmp	r3, #0
 80002e0:	d001      	beq.n	80002e6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80002e2:	f000 f817 	bl	8000314 <Error_Handler>
  }
}
 80002e6:	bf00      	nop
 80002e8:	3740      	adds	r7, #64	@ 0x40
 80002ea:	46bd      	mov	sp, r7
 80002ec:	bd80      	pop	{r7, pc}
	...

080002f0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80002f0:	b580      	push	{r7, lr}
 80002f2:	b082      	sub	sp, #8
 80002f4:	af00      	add	r7, sp, #0
 80002f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM4)
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	681b      	ldr	r3, [r3, #0]
 80002fc:	4a04      	ldr	r2, [pc, #16]	@ (8000310 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80002fe:	4293      	cmp	r3, r2
 8000300:	d101      	bne.n	8000306 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000302:	f000 fa61 	bl	80007c8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000306:	bf00      	nop
 8000308:	3708      	adds	r7, #8
 800030a:	46bd      	mov	sp, r7
 800030c:	bd80      	pop	{r7, pc}
 800030e:	bf00      	nop
 8000310:	40000800 	.word	0x40000800

08000314 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000314:	b480      	push	{r7}
 8000316:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000318:	b672      	cpsid	i
}
 800031a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800031c:	bf00      	nop
 800031e:	e7fd      	b.n	800031c <Error_Handler+0x8>

08000320 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000320:	b580      	push	{r7, lr}
 8000322:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000324:	4b17      	ldr	r3, [pc, #92]	@ (8000384 <MX_SPI1_Init+0x64>)
 8000326:	4a18      	ldr	r2, [pc, #96]	@ (8000388 <MX_SPI1_Init+0x68>)
 8000328:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800032a:	4b16      	ldr	r3, [pc, #88]	@ (8000384 <MX_SPI1_Init+0x64>)
 800032c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000330:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000332:	4b14      	ldr	r3, [pc, #80]	@ (8000384 <MX_SPI1_Init+0x64>)
 8000334:	2200      	movs	r2, #0
 8000336:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000338:	4b12      	ldr	r3, [pc, #72]	@ (8000384 <MX_SPI1_Init+0x64>)
 800033a:	2200      	movs	r2, #0
 800033c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800033e:	4b11      	ldr	r3, [pc, #68]	@ (8000384 <MX_SPI1_Init+0x64>)
 8000340:	2202      	movs	r2, #2
 8000342:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000344:	4b0f      	ldr	r3, [pc, #60]	@ (8000384 <MX_SPI1_Init+0x64>)
 8000346:	2201      	movs	r2, #1
 8000348:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800034a:	4b0e      	ldr	r3, [pc, #56]	@ (8000384 <MX_SPI1_Init+0x64>)
 800034c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000350:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8000352:	4b0c      	ldr	r3, [pc, #48]	@ (8000384 <MX_SPI1_Init+0x64>)
 8000354:	2208      	movs	r2, #8
 8000356:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000358:	4b0a      	ldr	r3, [pc, #40]	@ (8000384 <MX_SPI1_Init+0x64>)
 800035a:	2200      	movs	r2, #0
 800035c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800035e:	4b09      	ldr	r3, [pc, #36]	@ (8000384 <MX_SPI1_Init+0x64>)
 8000360:	2200      	movs	r2, #0
 8000362:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000364:	4b07      	ldr	r3, [pc, #28]	@ (8000384 <MX_SPI1_Init+0x64>)
 8000366:	2200      	movs	r2, #0
 8000368:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800036a:	4b06      	ldr	r3, [pc, #24]	@ (8000384 <MX_SPI1_Init+0x64>)
 800036c:	220a      	movs	r2, #10
 800036e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000370:	4804      	ldr	r0, [pc, #16]	@ (8000384 <MX_SPI1_Init+0x64>)
 8000372:	f001 f901 	bl	8001578 <HAL_SPI_Init>
 8000376:	4603      	mov	r3, r0
 8000378:	2b00      	cmp	r3, #0
 800037a:	d001      	beq.n	8000380 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800037c:	f7ff ffca 	bl	8000314 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000380:	bf00      	nop
 8000382:	bd80      	pop	{r7, pc}
 8000384:	20000078 	.word	0x20000078
 8000388:	40013000 	.word	0x40013000

0800038c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b088      	sub	sp, #32
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000394:	f107 0310 	add.w	r3, r7, #16
 8000398:	2200      	movs	r2, #0
 800039a:	601a      	str	r2, [r3, #0]
 800039c:	605a      	str	r2, [r3, #4]
 800039e:	609a      	str	r2, [r3, #8]
 80003a0:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	4a1b      	ldr	r2, [pc, #108]	@ (8000414 <HAL_SPI_MspInit+0x88>)
 80003a8:	4293      	cmp	r3, r2
 80003aa:	d12f      	bne.n	800040c <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80003ac:	4b1a      	ldr	r3, [pc, #104]	@ (8000418 <HAL_SPI_MspInit+0x8c>)
 80003ae:	699b      	ldr	r3, [r3, #24]
 80003b0:	4a19      	ldr	r2, [pc, #100]	@ (8000418 <HAL_SPI_MspInit+0x8c>)
 80003b2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80003b6:	6193      	str	r3, [r2, #24]
 80003b8:	4b17      	ldr	r3, [pc, #92]	@ (8000418 <HAL_SPI_MspInit+0x8c>)
 80003ba:	699b      	ldr	r3, [r3, #24]
 80003bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80003c0:	60fb      	str	r3, [r7, #12]
 80003c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003c4:	4b14      	ldr	r3, [pc, #80]	@ (8000418 <HAL_SPI_MspInit+0x8c>)
 80003c6:	699b      	ldr	r3, [r3, #24]
 80003c8:	4a13      	ldr	r2, [pc, #76]	@ (8000418 <HAL_SPI_MspInit+0x8c>)
 80003ca:	f043 0304 	orr.w	r3, r3, #4
 80003ce:	6193      	str	r3, [r2, #24]
 80003d0:	4b11      	ldr	r3, [pc, #68]	@ (8000418 <HAL_SPI_MspInit+0x8c>)
 80003d2:	699b      	ldr	r3, [r3, #24]
 80003d4:	f003 0304 	and.w	r3, r3, #4
 80003d8:	60bb      	str	r3, [r7, #8]
 80003da:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80003dc:	23a0      	movs	r3, #160	@ 0xa0
 80003de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003e0:	2302      	movs	r3, #2
 80003e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80003e4:	2303      	movs	r3, #3
 80003e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003e8:	f107 0310 	add.w	r3, r7, #16
 80003ec:	4619      	mov	r1, r3
 80003ee:	480b      	ldr	r0, [pc, #44]	@ (800041c <HAL_SPI_MspInit+0x90>)
 80003f0:	f000 fae6 	bl	80009c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80003f4:	2340      	movs	r3, #64	@ 0x40
 80003f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80003f8:	2300      	movs	r3, #0
 80003fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003fc:	2300      	movs	r3, #0
 80003fe:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000400:	f107 0310 	add.w	r3, r7, #16
 8000404:	4619      	mov	r1, r3
 8000406:	4805      	ldr	r0, [pc, #20]	@ (800041c <HAL_SPI_MspInit+0x90>)
 8000408:	f000 fada 	bl	80009c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800040c:	bf00      	nop
 800040e:	3720      	adds	r7, #32
 8000410:	46bd      	mov	sp, r7
 8000412:	bd80      	pop	{r7, pc}
 8000414:	40013000 	.word	0x40013000
 8000418:	40021000 	.word	0x40021000
 800041c:	40010800 	.word	0x40010800

08000420 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000420:	b480      	push	{r7}
 8000422:	b085      	sub	sp, #20
 8000424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000426:	4b15      	ldr	r3, [pc, #84]	@ (800047c <HAL_MspInit+0x5c>)
 8000428:	699b      	ldr	r3, [r3, #24]
 800042a:	4a14      	ldr	r2, [pc, #80]	@ (800047c <HAL_MspInit+0x5c>)
 800042c:	f043 0301 	orr.w	r3, r3, #1
 8000430:	6193      	str	r3, [r2, #24]
 8000432:	4b12      	ldr	r3, [pc, #72]	@ (800047c <HAL_MspInit+0x5c>)
 8000434:	699b      	ldr	r3, [r3, #24]
 8000436:	f003 0301 	and.w	r3, r3, #1
 800043a:	60bb      	str	r3, [r7, #8]
 800043c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800043e:	4b0f      	ldr	r3, [pc, #60]	@ (800047c <HAL_MspInit+0x5c>)
 8000440:	69db      	ldr	r3, [r3, #28]
 8000442:	4a0e      	ldr	r2, [pc, #56]	@ (800047c <HAL_MspInit+0x5c>)
 8000444:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000448:	61d3      	str	r3, [r2, #28]
 800044a:	4b0c      	ldr	r3, [pc, #48]	@ (800047c <HAL_MspInit+0x5c>)
 800044c:	69db      	ldr	r3, [r3, #28]
 800044e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000452:	607b      	str	r3, [r7, #4]
 8000454:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000456:	4b0a      	ldr	r3, [pc, #40]	@ (8000480 <HAL_MspInit+0x60>)
 8000458:	685b      	ldr	r3, [r3, #4]
 800045a:	60fb      	str	r3, [r7, #12]
 800045c:	68fb      	ldr	r3, [r7, #12]
 800045e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000462:	60fb      	str	r3, [r7, #12]
 8000464:	68fb      	ldr	r3, [r7, #12]
 8000466:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800046a:	60fb      	str	r3, [r7, #12]
 800046c:	4a04      	ldr	r2, [pc, #16]	@ (8000480 <HAL_MspInit+0x60>)
 800046e:	68fb      	ldr	r3, [r7, #12]
 8000470:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000472:	bf00      	nop
 8000474:	3714      	adds	r7, #20
 8000476:	46bd      	mov	sp, r7
 8000478:	bc80      	pop	{r7}
 800047a:	4770      	bx	lr
 800047c:	40021000 	.word	0x40021000
 8000480:	40010000 	.word	0x40010000

08000484 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000484:	b580      	push	{r7, lr}
 8000486:	b08e      	sub	sp, #56	@ 0x38
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800048c:	2300      	movs	r3, #0
 800048e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000490:	2300      	movs	r3, #0
 8000492:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8000494:	2300      	movs	r3, #0
 8000496:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 800049a:	4b34      	ldr	r3, [pc, #208]	@ (800056c <HAL_InitTick+0xe8>)
 800049c:	69db      	ldr	r3, [r3, #28]
 800049e:	4a33      	ldr	r2, [pc, #204]	@ (800056c <HAL_InitTick+0xe8>)
 80004a0:	f043 0304 	orr.w	r3, r3, #4
 80004a4:	61d3      	str	r3, [r2, #28]
 80004a6:	4b31      	ldr	r3, [pc, #196]	@ (800056c <HAL_InitTick+0xe8>)
 80004a8:	69db      	ldr	r3, [r3, #28]
 80004aa:	f003 0304 	and.w	r3, r3, #4
 80004ae:	60fb      	str	r3, [r7, #12]
 80004b0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80004b2:	f107 0210 	add.w	r2, r7, #16
 80004b6:	f107 0314 	add.w	r3, r7, #20
 80004ba:	4611      	mov	r1, r2
 80004bc:	4618      	mov	r0, r3
 80004be:	f001 f80d 	bl	80014dc <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80004c2:	6a3b      	ldr	r3, [r7, #32]
 80004c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80004c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80004c8:	2b00      	cmp	r3, #0
 80004ca:	d103      	bne.n	80004d4 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80004cc:	f000 ffde 	bl	800148c <HAL_RCC_GetPCLK1Freq>
 80004d0:	6378      	str	r0, [r7, #52]	@ 0x34
 80004d2:	e004      	b.n	80004de <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80004d4:	f000 ffda 	bl	800148c <HAL_RCC_GetPCLK1Freq>
 80004d8:	4603      	mov	r3, r0
 80004da:	005b      	lsls	r3, r3, #1
 80004dc:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80004de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80004e0:	4a23      	ldr	r2, [pc, #140]	@ (8000570 <HAL_InitTick+0xec>)
 80004e2:	fba2 2303 	umull	r2, r3, r2, r3
 80004e6:	0c9b      	lsrs	r3, r3, #18
 80004e8:	3b01      	subs	r3, #1
 80004ea:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80004ec:	4b21      	ldr	r3, [pc, #132]	@ (8000574 <HAL_InitTick+0xf0>)
 80004ee:	4a22      	ldr	r2, [pc, #136]	@ (8000578 <HAL_InitTick+0xf4>)
 80004f0:	601a      	str	r2, [r3, #0]
   * Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80004f2:	4b20      	ldr	r3, [pc, #128]	@ (8000574 <HAL_InitTick+0xf0>)
 80004f4:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80004f8:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80004fa:	4a1e      	ldr	r2, [pc, #120]	@ (8000574 <HAL_InitTick+0xf0>)
 80004fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80004fe:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 8000500:	4b1c      	ldr	r3, [pc, #112]	@ (8000574 <HAL_InitTick+0xf0>)
 8000502:	2200      	movs	r2, #0
 8000504:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000506:	4b1b      	ldr	r3, [pc, #108]	@ (8000574 <HAL_InitTick+0xf0>)
 8000508:	2200      	movs	r2, #0
 800050a:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800050c:	4b19      	ldr	r3, [pc, #100]	@ (8000574 <HAL_InitTick+0xf0>)
 800050e:	2200      	movs	r2, #0
 8000510:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 8000512:	4818      	ldr	r0, [pc, #96]	@ (8000574 <HAL_InitTick+0xf0>)
 8000514:	f001 fab1 	bl	8001a7a <HAL_TIM_Base_Init>
 8000518:	4603      	mov	r3, r0
 800051a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800051e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000522:	2b00      	cmp	r3, #0
 8000524:	d11b      	bne.n	800055e <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 8000526:	4813      	ldr	r0, [pc, #76]	@ (8000574 <HAL_InitTick+0xf0>)
 8000528:	f001 fb00 	bl	8001b2c <HAL_TIM_Base_Start_IT>
 800052c:	4603      	mov	r3, r0
 800052e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000532:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000536:	2b00      	cmp	r3, #0
 8000538:	d111      	bne.n	800055e <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800053a:	201e      	movs	r0, #30
 800053c:	f000 fa31 	bl	80009a2 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	2b0f      	cmp	r3, #15
 8000544:	d808      	bhi.n	8000558 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 8000546:	2200      	movs	r2, #0
 8000548:	6879      	ldr	r1, [r7, #4]
 800054a:	201e      	movs	r0, #30
 800054c:	f000 fa0d 	bl	800096a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000550:	4a0a      	ldr	r2, [pc, #40]	@ (800057c <HAL_InitTick+0xf8>)
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	6013      	str	r3, [r2, #0]
 8000556:	e002      	b.n	800055e <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8000558:	2301      	movs	r3, #1
 800055a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800055e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000562:	4618      	mov	r0, r3
 8000564:	3738      	adds	r7, #56	@ 0x38
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	40021000 	.word	0x40021000
 8000570:	431bde83 	.word	0x431bde83
 8000574:	200000d0 	.word	0x200000d0
 8000578:	40000800 	.word	0x40000800
 800057c:	20000004 	.word	0x20000004

08000580 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000580:	b480      	push	{r7}
 8000582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000584:	bf00      	nop
 8000586:	e7fd      	b.n	8000584 <NMI_Handler+0x4>

08000588 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000588:	b480      	push	{r7}
 800058a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800058c:	bf00      	nop
 800058e:	e7fd      	b.n	800058c <HardFault_Handler+0x4>

08000590 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000590:	b480      	push	{r7}
 8000592:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000594:	bf00      	nop
 8000596:	e7fd      	b.n	8000594 <MemManage_Handler+0x4>

08000598 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800059c:	bf00      	nop
 800059e:	e7fd      	b.n	800059c <BusFault_Handler+0x4>

080005a0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005a4:	bf00      	nop
 80005a6:	e7fd      	b.n	80005a4 <UsageFault_Handler+0x4>

080005a8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005a8:	b480      	push	{r7}
 80005aa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005ac:	bf00      	nop
 80005ae:	46bd      	mov	sp, r7
 80005b0:	bc80      	pop	{r7}
 80005b2:	4770      	bx	lr

080005b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005b8:	bf00      	nop
 80005ba:	46bd      	mov	sp, r7
 80005bc:	bc80      	pop	{r7}
 80005be:	4770      	bx	lr

080005c0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005c4:	bf00      	nop
 80005c6:	46bd      	mov	sp, r7
 80005c8:	bc80      	pop	{r7}
 80005ca:	4770      	bx	lr

080005cc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80005d0:	bf00      	nop
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bc80      	pop	{r7}
 80005d6:	4770      	bx	lr

080005d8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80005dc:	4802      	ldr	r0, [pc, #8]	@ (80005e8 <TIM4_IRQHandler+0x10>)
 80005de:	f001 faf7 	bl	8001bd0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80005e2:	bf00      	nop
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	200000d0 	.word	0x200000d0

080005ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b086      	sub	sp, #24
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80005f4:	4a14      	ldr	r2, [pc, #80]	@ (8000648 <_sbrk+0x5c>)
 80005f6:	4b15      	ldr	r3, [pc, #84]	@ (800064c <_sbrk+0x60>)
 80005f8:	1ad3      	subs	r3, r2, r3
 80005fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80005fc:	697b      	ldr	r3, [r7, #20]
 80005fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000600:	4b13      	ldr	r3, [pc, #76]	@ (8000650 <_sbrk+0x64>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d102      	bne.n	800060e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000608:	4b11      	ldr	r3, [pc, #68]	@ (8000650 <_sbrk+0x64>)
 800060a:	4a12      	ldr	r2, [pc, #72]	@ (8000654 <_sbrk+0x68>)
 800060c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800060e:	4b10      	ldr	r3, [pc, #64]	@ (8000650 <_sbrk+0x64>)
 8000610:	681a      	ldr	r2, [r3, #0]
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	4413      	add	r3, r2
 8000616:	693a      	ldr	r2, [r7, #16]
 8000618:	429a      	cmp	r2, r3
 800061a:	d207      	bcs.n	800062c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800061c:	f002 f85c 	bl	80026d8 <__errno>
 8000620:	4603      	mov	r3, r0
 8000622:	220c      	movs	r2, #12
 8000624:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000626:	f04f 33ff 	mov.w	r3, #4294967295
 800062a:	e009      	b.n	8000640 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800062c:	4b08      	ldr	r3, [pc, #32]	@ (8000650 <_sbrk+0x64>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000632:	4b07      	ldr	r3, [pc, #28]	@ (8000650 <_sbrk+0x64>)
 8000634:	681a      	ldr	r2, [r3, #0]
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	4413      	add	r3, r2
 800063a:	4a05      	ldr	r2, [pc, #20]	@ (8000650 <_sbrk+0x64>)
 800063c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800063e:	68fb      	ldr	r3, [r7, #12]
}
 8000640:	4618      	mov	r0, r3
 8000642:	3718      	adds	r7, #24
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	20005000 	.word	0x20005000
 800064c:	00000400 	.word	0x00000400
 8000650:	20000118 	.word	0x20000118
 8000654:	200002b0 	.word	0x200002b0

08000658 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000658:	b480      	push	{r7}
 800065a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800065c:	bf00      	nop
 800065e:	46bd      	mov	sp, r7
 8000660:	bc80      	pop	{r7}
 8000662:	4770      	bx	lr

08000664 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000668:	4b11      	ldr	r3, [pc, #68]	@ (80006b0 <MX_USART1_UART_Init+0x4c>)
 800066a:	4a12      	ldr	r2, [pc, #72]	@ (80006b4 <MX_USART1_UART_Init+0x50>)
 800066c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800066e:	4b10      	ldr	r3, [pc, #64]	@ (80006b0 <MX_USART1_UART_Init+0x4c>)
 8000670:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000674:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000676:	4b0e      	ldr	r3, [pc, #56]	@ (80006b0 <MX_USART1_UART_Init+0x4c>)
 8000678:	2200      	movs	r2, #0
 800067a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800067c:	4b0c      	ldr	r3, [pc, #48]	@ (80006b0 <MX_USART1_UART_Init+0x4c>)
 800067e:	2200      	movs	r2, #0
 8000680:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000682:	4b0b      	ldr	r3, [pc, #44]	@ (80006b0 <MX_USART1_UART_Init+0x4c>)
 8000684:	2200      	movs	r2, #0
 8000686:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000688:	4b09      	ldr	r3, [pc, #36]	@ (80006b0 <MX_USART1_UART_Init+0x4c>)
 800068a:	220c      	movs	r2, #12
 800068c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800068e:	4b08      	ldr	r3, [pc, #32]	@ (80006b0 <MX_USART1_UART_Init+0x4c>)
 8000690:	2200      	movs	r2, #0
 8000692:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000694:	4b06      	ldr	r3, [pc, #24]	@ (80006b0 <MX_USART1_UART_Init+0x4c>)
 8000696:	2200      	movs	r2, #0
 8000698:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800069a:	4805      	ldr	r0, [pc, #20]	@ (80006b0 <MX_USART1_UART_Init+0x4c>)
 800069c:	f001 fc2c 	bl	8001ef8 <HAL_UART_Init>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80006a6:	f7ff fe35 	bl	8000314 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80006aa:	bf00      	nop
 80006ac:	bd80      	pop	{r7, pc}
 80006ae:	bf00      	nop
 80006b0:	2000011c 	.word	0x2000011c
 80006b4:	40013800 	.word	0x40013800

080006b8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b088      	sub	sp, #32
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006c0:	f107 0310 	add.w	r3, r7, #16
 80006c4:	2200      	movs	r2, #0
 80006c6:	601a      	str	r2, [r3, #0]
 80006c8:	605a      	str	r2, [r3, #4]
 80006ca:	609a      	str	r2, [r3, #8]
 80006cc:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 80006ce:	687b      	ldr	r3, [r7, #4]
 80006d0:	681b      	ldr	r3, [r3, #0]
 80006d2:	4a1c      	ldr	r2, [pc, #112]	@ (8000744 <HAL_UART_MspInit+0x8c>)
 80006d4:	4293      	cmp	r3, r2
 80006d6:	d131      	bne.n	800073c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80006d8:	4b1b      	ldr	r3, [pc, #108]	@ (8000748 <HAL_UART_MspInit+0x90>)
 80006da:	699b      	ldr	r3, [r3, #24]
 80006dc:	4a1a      	ldr	r2, [pc, #104]	@ (8000748 <HAL_UART_MspInit+0x90>)
 80006de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006e2:	6193      	str	r3, [r2, #24]
 80006e4:	4b18      	ldr	r3, [pc, #96]	@ (8000748 <HAL_UART_MspInit+0x90>)
 80006e6:	699b      	ldr	r3, [r3, #24]
 80006e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006ec:	60fb      	str	r3, [r7, #12]
 80006ee:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f0:	4b15      	ldr	r3, [pc, #84]	@ (8000748 <HAL_UART_MspInit+0x90>)
 80006f2:	699b      	ldr	r3, [r3, #24]
 80006f4:	4a14      	ldr	r2, [pc, #80]	@ (8000748 <HAL_UART_MspInit+0x90>)
 80006f6:	f043 0304 	orr.w	r3, r3, #4
 80006fa:	6193      	str	r3, [r2, #24]
 80006fc:	4b12      	ldr	r3, [pc, #72]	@ (8000748 <HAL_UART_MspInit+0x90>)
 80006fe:	699b      	ldr	r3, [r3, #24]
 8000700:	f003 0304 	and.w	r3, r3, #4
 8000704:	60bb      	str	r3, [r7, #8]
 8000706:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000708:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800070c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800070e:	2302      	movs	r3, #2
 8000710:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000712:	2303      	movs	r3, #3
 8000714:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000716:	f107 0310 	add.w	r3, r7, #16
 800071a:	4619      	mov	r1, r3
 800071c:	480b      	ldr	r0, [pc, #44]	@ (800074c <HAL_UART_MspInit+0x94>)
 800071e:	f000 f94f 	bl	80009c0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000722:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000726:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000728:	2300      	movs	r3, #0
 800072a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800072c:	2300      	movs	r3, #0
 800072e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000730:	f107 0310 	add.w	r3, r7, #16
 8000734:	4619      	mov	r1, r3
 8000736:	4805      	ldr	r0, [pc, #20]	@ (800074c <HAL_UART_MspInit+0x94>)
 8000738:	f000 f942 	bl	80009c0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800073c:	bf00      	nop
 800073e:	3720      	adds	r7, #32
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}
 8000744:	40013800 	.word	0x40013800
 8000748:	40021000 	.word	0x40021000
 800074c:	40010800 	.word	0x40010800

08000750 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000750:	f7ff ff82 	bl	8000658 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000754:	480b      	ldr	r0, [pc, #44]	@ (8000784 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000756:	490c      	ldr	r1, [pc, #48]	@ (8000788 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000758:	4a0c      	ldr	r2, [pc, #48]	@ (800078c <LoopFillZerobss+0x16>)
  movs r3, #0
 800075a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800075c:	e002      	b.n	8000764 <LoopCopyDataInit>

0800075e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800075e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000760:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000762:	3304      	adds	r3, #4

08000764 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000764:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000766:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000768:	d3f9      	bcc.n	800075e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800076a:	4a09      	ldr	r2, [pc, #36]	@ (8000790 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800076c:	4c09      	ldr	r4, [pc, #36]	@ (8000794 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800076e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000770:	e001      	b.n	8000776 <LoopFillZerobss>

08000772 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000772:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000774:	3204      	adds	r2, #4

08000776 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000776:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000778:	d3fb      	bcc.n	8000772 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800077a:	f001 ffb3 	bl	80026e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800077e:	f7ff fd45 	bl	800020c <main>
  bx lr
 8000782:	4770      	bx	lr
  ldr r0, =_sdata
 8000784:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000788:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800078c:	08003688 	.word	0x08003688
  ldr r2, =_sbss
 8000790:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000794:	200002b0 	.word	0x200002b0

08000798 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000798:	e7fe      	b.n	8000798 <ADC1_2_IRQHandler>
	...

0800079c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80007a0:	4b08      	ldr	r3, [pc, #32]	@ (80007c4 <HAL_Init+0x28>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	4a07      	ldr	r2, [pc, #28]	@ (80007c4 <HAL_Init+0x28>)
 80007a6:	f043 0310 	orr.w	r3, r3, #16
 80007aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80007ac:	2003      	movs	r0, #3
 80007ae:	f000 f8d1 	bl	8000954 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80007b2:	200f      	movs	r0, #15
 80007b4:	f7ff fe66 	bl	8000484 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80007b8:	f7ff fe32 	bl	8000420 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80007bc:	2300      	movs	r3, #0
}
 80007be:	4618      	mov	r0, r3
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	40022000 	.word	0x40022000

080007c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80007cc:	4b05      	ldr	r3, [pc, #20]	@ (80007e4 <HAL_IncTick+0x1c>)
 80007ce:	781b      	ldrb	r3, [r3, #0]
 80007d0:	461a      	mov	r2, r3
 80007d2:	4b05      	ldr	r3, [pc, #20]	@ (80007e8 <HAL_IncTick+0x20>)
 80007d4:	681b      	ldr	r3, [r3, #0]
 80007d6:	4413      	add	r3, r2
 80007d8:	4a03      	ldr	r2, [pc, #12]	@ (80007e8 <HAL_IncTick+0x20>)
 80007da:	6013      	str	r3, [r2, #0]
}
 80007dc:	bf00      	nop
 80007de:	46bd      	mov	sp, r7
 80007e0:	bc80      	pop	{r7}
 80007e2:	4770      	bx	lr
 80007e4:	20000008 	.word	0x20000008
 80007e8:	20000164 	.word	0x20000164

080007ec <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007ec:	b480      	push	{r7}
 80007ee:	af00      	add	r7, sp, #0
  return uwTick;
 80007f0:	4b02      	ldr	r3, [pc, #8]	@ (80007fc <HAL_GetTick+0x10>)
 80007f2:	681b      	ldr	r3, [r3, #0]
}
 80007f4:	4618      	mov	r0, r3
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bc80      	pop	{r7}
 80007fa:	4770      	bx	lr
 80007fc:	20000164 	.word	0x20000164

08000800 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000800:	b480      	push	{r7}
 8000802:	b085      	sub	sp, #20
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	f003 0307 	and.w	r3, r3, #7
 800080e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000810:	4b0c      	ldr	r3, [pc, #48]	@ (8000844 <__NVIC_SetPriorityGrouping+0x44>)
 8000812:	68db      	ldr	r3, [r3, #12]
 8000814:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000816:	68ba      	ldr	r2, [r7, #8]
 8000818:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800081c:	4013      	ands	r3, r2
 800081e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000820:	68fb      	ldr	r3, [r7, #12]
 8000822:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000824:	68bb      	ldr	r3, [r7, #8]
 8000826:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000828:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800082c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000830:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000832:	4a04      	ldr	r2, [pc, #16]	@ (8000844 <__NVIC_SetPriorityGrouping+0x44>)
 8000834:	68bb      	ldr	r3, [r7, #8]
 8000836:	60d3      	str	r3, [r2, #12]
}
 8000838:	bf00      	nop
 800083a:	3714      	adds	r7, #20
 800083c:	46bd      	mov	sp, r7
 800083e:	bc80      	pop	{r7}
 8000840:	4770      	bx	lr
 8000842:	bf00      	nop
 8000844:	e000ed00 	.word	0xe000ed00

08000848 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000848:	b480      	push	{r7}
 800084a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800084c:	4b04      	ldr	r3, [pc, #16]	@ (8000860 <__NVIC_GetPriorityGrouping+0x18>)
 800084e:	68db      	ldr	r3, [r3, #12]
 8000850:	0a1b      	lsrs	r3, r3, #8
 8000852:	f003 0307 	and.w	r3, r3, #7
}
 8000856:	4618      	mov	r0, r3
 8000858:	46bd      	mov	sp, r7
 800085a:	bc80      	pop	{r7}
 800085c:	4770      	bx	lr
 800085e:	bf00      	nop
 8000860:	e000ed00 	.word	0xe000ed00

08000864 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000864:	b480      	push	{r7}
 8000866:	b083      	sub	sp, #12
 8000868:	af00      	add	r7, sp, #0
 800086a:	4603      	mov	r3, r0
 800086c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800086e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000872:	2b00      	cmp	r3, #0
 8000874:	db0b      	blt.n	800088e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000876:	79fb      	ldrb	r3, [r7, #7]
 8000878:	f003 021f 	and.w	r2, r3, #31
 800087c:	4906      	ldr	r1, [pc, #24]	@ (8000898 <__NVIC_EnableIRQ+0x34>)
 800087e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000882:	095b      	lsrs	r3, r3, #5
 8000884:	2001      	movs	r0, #1
 8000886:	fa00 f202 	lsl.w	r2, r0, r2
 800088a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800088e:	bf00      	nop
 8000890:	370c      	adds	r7, #12
 8000892:	46bd      	mov	sp, r7
 8000894:	bc80      	pop	{r7}
 8000896:	4770      	bx	lr
 8000898:	e000e100 	.word	0xe000e100

0800089c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800089c:	b480      	push	{r7}
 800089e:	b083      	sub	sp, #12
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	4603      	mov	r3, r0
 80008a4:	6039      	str	r1, [r7, #0]
 80008a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	db0a      	blt.n	80008c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	b2da      	uxtb	r2, r3
 80008b4:	490c      	ldr	r1, [pc, #48]	@ (80008e8 <__NVIC_SetPriority+0x4c>)
 80008b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ba:	0112      	lsls	r2, r2, #4
 80008bc:	b2d2      	uxtb	r2, r2
 80008be:	440b      	add	r3, r1
 80008c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80008c4:	e00a      	b.n	80008dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80008c6:	683b      	ldr	r3, [r7, #0]
 80008c8:	b2da      	uxtb	r2, r3
 80008ca:	4908      	ldr	r1, [pc, #32]	@ (80008ec <__NVIC_SetPriority+0x50>)
 80008cc:	79fb      	ldrb	r3, [r7, #7]
 80008ce:	f003 030f 	and.w	r3, r3, #15
 80008d2:	3b04      	subs	r3, #4
 80008d4:	0112      	lsls	r2, r2, #4
 80008d6:	b2d2      	uxtb	r2, r2
 80008d8:	440b      	add	r3, r1
 80008da:	761a      	strb	r2, [r3, #24]
}
 80008dc:	bf00      	nop
 80008de:	370c      	adds	r7, #12
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bc80      	pop	{r7}
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop
 80008e8:	e000e100 	.word	0xe000e100
 80008ec:	e000ed00 	.word	0xe000ed00

080008f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80008f0:	b480      	push	{r7}
 80008f2:	b089      	sub	sp, #36	@ 0x24
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	60f8      	str	r0, [r7, #12]
 80008f8:	60b9      	str	r1, [r7, #8]
 80008fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80008fc:	68fb      	ldr	r3, [r7, #12]
 80008fe:	f003 0307 	and.w	r3, r3, #7
 8000902:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000904:	69fb      	ldr	r3, [r7, #28]
 8000906:	f1c3 0307 	rsb	r3, r3, #7
 800090a:	2b04      	cmp	r3, #4
 800090c:	bf28      	it	cs
 800090e:	2304      	movcs	r3, #4
 8000910:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000912:	69fb      	ldr	r3, [r7, #28]
 8000914:	3304      	adds	r3, #4
 8000916:	2b06      	cmp	r3, #6
 8000918:	d902      	bls.n	8000920 <NVIC_EncodePriority+0x30>
 800091a:	69fb      	ldr	r3, [r7, #28]
 800091c:	3b03      	subs	r3, #3
 800091e:	e000      	b.n	8000922 <NVIC_EncodePriority+0x32>
 8000920:	2300      	movs	r3, #0
 8000922:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000924:	f04f 32ff 	mov.w	r2, #4294967295
 8000928:	69bb      	ldr	r3, [r7, #24]
 800092a:	fa02 f303 	lsl.w	r3, r2, r3
 800092e:	43da      	mvns	r2, r3
 8000930:	68bb      	ldr	r3, [r7, #8]
 8000932:	401a      	ands	r2, r3
 8000934:	697b      	ldr	r3, [r7, #20]
 8000936:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000938:	f04f 31ff 	mov.w	r1, #4294967295
 800093c:	697b      	ldr	r3, [r7, #20]
 800093e:	fa01 f303 	lsl.w	r3, r1, r3
 8000942:	43d9      	mvns	r1, r3
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000948:	4313      	orrs	r3, r2
         );
}
 800094a:	4618      	mov	r0, r3
 800094c:	3724      	adds	r7, #36	@ 0x24
 800094e:	46bd      	mov	sp, r7
 8000950:	bc80      	pop	{r7}
 8000952:	4770      	bx	lr

08000954 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800095c:	6878      	ldr	r0, [r7, #4]
 800095e:	f7ff ff4f 	bl	8000800 <__NVIC_SetPriorityGrouping>
}
 8000962:	bf00      	nop
 8000964:	3708      	adds	r7, #8
 8000966:	46bd      	mov	sp, r7
 8000968:	bd80      	pop	{r7, pc}

0800096a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800096a:	b580      	push	{r7, lr}
 800096c:	b086      	sub	sp, #24
 800096e:	af00      	add	r7, sp, #0
 8000970:	4603      	mov	r3, r0
 8000972:	60b9      	str	r1, [r7, #8]
 8000974:	607a      	str	r2, [r7, #4]
 8000976:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000978:	2300      	movs	r3, #0
 800097a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800097c:	f7ff ff64 	bl	8000848 <__NVIC_GetPriorityGrouping>
 8000980:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000982:	687a      	ldr	r2, [r7, #4]
 8000984:	68b9      	ldr	r1, [r7, #8]
 8000986:	6978      	ldr	r0, [r7, #20]
 8000988:	f7ff ffb2 	bl	80008f0 <NVIC_EncodePriority>
 800098c:	4602      	mov	r2, r0
 800098e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000992:	4611      	mov	r1, r2
 8000994:	4618      	mov	r0, r3
 8000996:	f7ff ff81 	bl	800089c <__NVIC_SetPriority>
}
 800099a:	bf00      	nop
 800099c:	3718      	adds	r7, #24
 800099e:	46bd      	mov	sp, r7
 80009a0:	bd80      	pop	{r7, pc}

080009a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009a2:	b580      	push	{r7, lr}
 80009a4:	b082      	sub	sp, #8
 80009a6:	af00      	add	r7, sp, #0
 80009a8:	4603      	mov	r3, r0
 80009aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80009ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b0:	4618      	mov	r0, r3
 80009b2:	f7ff ff57 	bl	8000864 <__NVIC_EnableIRQ>
}
 80009b6:	bf00      	nop
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
	...

080009c0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009c0:	b480      	push	{r7}
 80009c2:	b08b      	sub	sp, #44	@ 0x2c
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
 80009c8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80009ca:	2300      	movs	r3, #0
 80009cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80009ce:	2300      	movs	r3, #0
 80009d0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80009d2:	e169      	b.n	8000ca8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80009d4:	2201      	movs	r2, #1
 80009d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009d8:	fa02 f303 	lsl.w	r3, r2, r3
 80009dc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009de:	683b      	ldr	r3, [r7, #0]
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	69fa      	ldr	r2, [r7, #28]
 80009e4:	4013      	ands	r3, r2
 80009e6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80009e8:	69ba      	ldr	r2, [r7, #24]
 80009ea:	69fb      	ldr	r3, [r7, #28]
 80009ec:	429a      	cmp	r2, r3
 80009ee:	f040 8158 	bne.w	8000ca2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	4a9a      	ldr	r2, [pc, #616]	@ (8000c60 <HAL_GPIO_Init+0x2a0>)
 80009f8:	4293      	cmp	r3, r2
 80009fa:	d05e      	beq.n	8000aba <HAL_GPIO_Init+0xfa>
 80009fc:	4a98      	ldr	r2, [pc, #608]	@ (8000c60 <HAL_GPIO_Init+0x2a0>)
 80009fe:	4293      	cmp	r3, r2
 8000a00:	d875      	bhi.n	8000aee <HAL_GPIO_Init+0x12e>
 8000a02:	4a98      	ldr	r2, [pc, #608]	@ (8000c64 <HAL_GPIO_Init+0x2a4>)
 8000a04:	4293      	cmp	r3, r2
 8000a06:	d058      	beq.n	8000aba <HAL_GPIO_Init+0xfa>
 8000a08:	4a96      	ldr	r2, [pc, #600]	@ (8000c64 <HAL_GPIO_Init+0x2a4>)
 8000a0a:	4293      	cmp	r3, r2
 8000a0c:	d86f      	bhi.n	8000aee <HAL_GPIO_Init+0x12e>
 8000a0e:	4a96      	ldr	r2, [pc, #600]	@ (8000c68 <HAL_GPIO_Init+0x2a8>)
 8000a10:	4293      	cmp	r3, r2
 8000a12:	d052      	beq.n	8000aba <HAL_GPIO_Init+0xfa>
 8000a14:	4a94      	ldr	r2, [pc, #592]	@ (8000c68 <HAL_GPIO_Init+0x2a8>)
 8000a16:	4293      	cmp	r3, r2
 8000a18:	d869      	bhi.n	8000aee <HAL_GPIO_Init+0x12e>
 8000a1a:	4a94      	ldr	r2, [pc, #592]	@ (8000c6c <HAL_GPIO_Init+0x2ac>)
 8000a1c:	4293      	cmp	r3, r2
 8000a1e:	d04c      	beq.n	8000aba <HAL_GPIO_Init+0xfa>
 8000a20:	4a92      	ldr	r2, [pc, #584]	@ (8000c6c <HAL_GPIO_Init+0x2ac>)
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d863      	bhi.n	8000aee <HAL_GPIO_Init+0x12e>
 8000a26:	4a92      	ldr	r2, [pc, #584]	@ (8000c70 <HAL_GPIO_Init+0x2b0>)
 8000a28:	4293      	cmp	r3, r2
 8000a2a:	d046      	beq.n	8000aba <HAL_GPIO_Init+0xfa>
 8000a2c:	4a90      	ldr	r2, [pc, #576]	@ (8000c70 <HAL_GPIO_Init+0x2b0>)
 8000a2e:	4293      	cmp	r3, r2
 8000a30:	d85d      	bhi.n	8000aee <HAL_GPIO_Init+0x12e>
 8000a32:	2b12      	cmp	r3, #18
 8000a34:	d82a      	bhi.n	8000a8c <HAL_GPIO_Init+0xcc>
 8000a36:	2b12      	cmp	r3, #18
 8000a38:	d859      	bhi.n	8000aee <HAL_GPIO_Init+0x12e>
 8000a3a:	a201      	add	r2, pc, #4	@ (adr r2, 8000a40 <HAL_GPIO_Init+0x80>)
 8000a3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a40:	08000abb 	.word	0x08000abb
 8000a44:	08000a95 	.word	0x08000a95
 8000a48:	08000aa7 	.word	0x08000aa7
 8000a4c:	08000ae9 	.word	0x08000ae9
 8000a50:	08000aef 	.word	0x08000aef
 8000a54:	08000aef 	.word	0x08000aef
 8000a58:	08000aef 	.word	0x08000aef
 8000a5c:	08000aef 	.word	0x08000aef
 8000a60:	08000aef 	.word	0x08000aef
 8000a64:	08000aef 	.word	0x08000aef
 8000a68:	08000aef 	.word	0x08000aef
 8000a6c:	08000aef 	.word	0x08000aef
 8000a70:	08000aef 	.word	0x08000aef
 8000a74:	08000aef 	.word	0x08000aef
 8000a78:	08000aef 	.word	0x08000aef
 8000a7c:	08000aef 	.word	0x08000aef
 8000a80:	08000aef 	.word	0x08000aef
 8000a84:	08000a9d 	.word	0x08000a9d
 8000a88:	08000ab1 	.word	0x08000ab1
 8000a8c:	4a79      	ldr	r2, [pc, #484]	@ (8000c74 <HAL_GPIO_Init+0x2b4>)
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d013      	beq.n	8000aba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000a92:	e02c      	b.n	8000aee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000a94:	683b      	ldr	r3, [r7, #0]
 8000a96:	68db      	ldr	r3, [r3, #12]
 8000a98:	623b      	str	r3, [r7, #32]
          break;
 8000a9a:	e029      	b.n	8000af0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000a9c:	683b      	ldr	r3, [r7, #0]
 8000a9e:	68db      	ldr	r3, [r3, #12]
 8000aa0:	3304      	adds	r3, #4
 8000aa2:	623b      	str	r3, [r7, #32]
          break;
 8000aa4:	e024      	b.n	8000af0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	68db      	ldr	r3, [r3, #12]
 8000aaa:	3308      	adds	r3, #8
 8000aac:	623b      	str	r3, [r7, #32]
          break;
 8000aae:	e01f      	b.n	8000af0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	68db      	ldr	r3, [r3, #12]
 8000ab4:	330c      	adds	r3, #12
 8000ab6:	623b      	str	r3, [r7, #32]
          break;
 8000ab8:	e01a      	b.n	8000af0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	689b      	ldr	r3, [r3, #8]
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d102      	bne.n	8000ac8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000ac2:	2304      	movs	r3, #4
 8000ac4:	623b      	str	r3, [r7, #32]
          break;
 8000ac6:	e013      	b.n	8000af0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	689b      	ldr	r3, [r3, #8]
 8000acc:	2b01      	cmp	r3, #1
 8000ace:	d105      	bne.n	8000adc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ad0:	2308      	movs	r3, #8
 8000ad2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	69fa      	ldr	r2, [r7, #28]
 8000ad8:	611a      	str	r2, [r3, #16]
          break;
 8000ada:	e009      	b.n	8000af0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000adc:	2308      	movs	r3, #8
 8000ade:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	69fa      	ldr	r2, [r7, #28]
 8000ae4:	615a      	str	r2, [r3, #20]
          break;
 8000ae6:	e003      	b.n	8000af0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	623b      	str	r3, [r7, #32]
          break;
 8000aec:	e000      	b.n	8000af0 <HAL_GPIO_Init+0x130>
          break;
 8000aee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000af0:	69bb      	ldr	r3, [r7, #24]
 8000af2:	2bff      	cmp	r3, #255	@ 0xff
 8000af4:	d801      	bhi.n	8000afa <HAL_GPIO_Init+0x13a>
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	e001      	b.n	8000afe <HAL_GPIO_Init+0x13e>
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	3304      	adds	r3, #4
 8000afe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000b00:	69bb      	ldr	r3, [r7, #24]
 8000b02:	2bff      	cmp	r3, #255	@ 0xff
 8000b04:	d802      	bhi.n	8000b0c <HAL_GPIO_Init+0x14c>
 8000b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b08:	009b      	lsls	r3, r3, #2
 8000b0a:	e002      	b.n	8000b12 <HAL_GPIO_Init+0x152>
 8000b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b0e:	3b08      	subs	r3, #8
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000b14:	697b      	ldr	r3, [r7, #20]
 8000b16:	681a      	ldr	r2, [r3, #0]
 8000b18:	210f      	movs	r1, #15
 8000b1a:	693b      	ldr	r3, [r7, #16]
 8000b1c:	fa01 f303 	lsl.w	r3, r1, r3
 8000b20:	43db      	mvns	r3, r3
 8000b22:	401a      	ands	r2, r3
 8000b24:	6a39      	ldr	r1, [r7, #32]
 8000b26:	693b      	ldr	r3, [r7, #16]
 8000b28:	fa01 f303 	lsl.w	r3, r1, r3
 8000b2c:	431a      	orrs	r2, r3
 8000b2e:	697b      	ldr	r3, [r7, #20]
 8000b30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	685b      	ldr	r3, [r3, #4]
 8000b36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	f000 80b1 	beq.w	8000ca2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000b40:	4b4d      	ldr	r3, [pc, #308]	@ (8000c78 <HAL_GPIO_Init+0x2b8>)
 8000b42:	699b      	ldr	r3, [r3, #24]
 8000b44:	4a4c      	ldr	r2, [pc, #304]	@ (8000c78 <HAL_GPIO_Init+0x2b8>)
 8000b46:	f043 0301 	orr.w	r3, r3, #1
 8000b4a:	6193      	str	r3, [r2, #24]
 8000b4c:	4b4a      	ldr	r3, [pc, #296]	@ (8000c78 <HAL_GPIO_Init+0x2b8>)
 8000b4e:	699b      	ldr	r3, [r3, #24]
 8000b50:	f003 0301 	and.w	r3, r3, #1
 8000b54:	60bb      	str	r3, [r7, #8]
 8000b56:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000b58:	4a48      	ldr	r2, [pc, #288]	@ (8000c7c <HAL_GPIO_Init+0x2bc>)
 8000b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b5c:	089b      	lsrs	r3, r3, #2
 8000b5e:	3302      	adds	r3, #2
 8000b60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b64:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000b66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b68:	f003 0303 	and.w	r3, r3, #3
 8000b6c:	009b      	lsls	r3, r3, #2
 8000b6e:	220f      	movs	r2, #15
 8000b70:	fa02 f303 	lsl.w	r3, r2, r3
 8000b74:	43db      	mvns	r3, r3
 8000b76:	68fa      	ldr	r2, [r7, #12]
 8000b78:	4013      	ands	r3, r2
 8000b7a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	4a40      	ldr	r2, [pc, #256]	@ (8000c80 <HAL_GPIO_Init+0x2c0>)
 8000b80:	4293      	cmp	r3, r2
 8000b82:	d013      	beq.n	8000bac <HAL_GPIO_Init+0x1ec>
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	4a3f      	ldr	r2, [pc, #252]	@ (8000c84 <HAL_GPIO_Init+0x2c4>)
 8000b88:	4293      	cmp	r3, r2
 8000b8a:	d00d      	beq.n	8000ba8 <HAL_GPIO_Init+0x1e8>
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	4a3e      	ldr	r2, [pc, #248]	@ (8000c88 <HAL_GPIO_Init+0x2c8>)
 8000b90:	4293      	cmp	r3, r2
 8000b92:	d007      	beq.n	8000ba4 <HAL_GPIO_Init+0x1e4>
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	4a3d      	ldr	r2, [pc, #244]	@ (8000c8c <HAL_GPIO_Init+0x2cc>)
 8000b98:	4293      	cmp	r3, r2
 8000b9a:	d101      	bne.n	8000ba0 <HAL_GPIO_Init+0x1e0>
 8000b9c:	2303      	movs	r3, #3
 8000b9e:	e006      	b.n	8000bae <HAL_GPIO_Init+0x1ee>
 8000ba0:	2304      	movs	r3, #4
 8000ba2:	e004      	b.n	8000bae <HAL_GPIO_Init+0x1ee>
 8000ba4:	2302      	movs	r3, #2
 8000ba6:	e002      	b.n	8000bae <HAL_GPIO_Init+0x1ee>
 8000ba8:	2301      	movs	r3, #1
 8000baa:	e000      	b.n	8000bae <HAL_GPIO_Init+0x1ee>
 8000bac:	2300      	movs	r3, #0
 8000bae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000bb0:	f002 0203 	and.w	r2, r2, #3
 8000bb4:	0092      	lsls	r2, r2, #2
 8000bb6:	4093      	lsls	r3, r2
 8000bb8:	68fa      	ldr	r2, [r7, #12]
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000bbe:	492f      	ldr	r1, [pc, #188]	@ (8000c7c <HAL_GPIO_Init+0x2bc>)
 8000bc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bc2:	089b      	lsrs	r3, r3, #2
 8000bc4:	3302      	adds	r3, #2
 8000bc6:	68fa      	ldr	r2, [r7, #12]
 8000bc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000bcc:	683b      	ldr	r3, [r7, #0]
 8000bce:	685b      	ldr	r3, [r3, #4]
 8000bd0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d006      	beq.n	8000be6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000bd8:	4b2d      	ldr	r3, [pc, #180]	@ (8000c90 <HAL_GPIO_Init+0x2d0>)
 8000bda:	689a      	ldr	r2, [r3, #8]
 8000bdc:	492c      	ldr	r1, [pc, #176]	@ (8000c90 <HAL_GPIO_Init+0x2d0>)
 8000bde:	69bb      	ldr	r3, [r7, #24]
 8000be0:	4313      	orrs	r3, r2
 8000be2:	608b      	str	r3, [r1, #8]
 8000be4:	e006      	b.n	8000bf4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000be6:	4b2a      	ldr	r3, [pc, #168]	@ (8000c90 <HAL_GPIO_Init+0x2d0>)
 8000be8:	689a      	ldr	r2, [r3, #8]
 8000bea:	69bb      	ldr	r3, [r7, #24]
 8000bec:	43db      	mvns	r3, r3
 8000bee:	4928      	ldr	r1, [pc, #160]	@ (8000c90 <HAL_GPIO_Init+0x2d0>)
 8000bf0:	4013      	ands	r3, r2
 8000bf2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000bf4:	683b      	ldr	r3, [r7, #0]
 8000bf6:	685b      	ldr	r3, [r3, #4]
 8000bf8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bfc:	2b00      	cmp	r3, #0
 8000bfe:	d006      	beq.n	8000c0e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000c00:	4b23      	ldr	r3, [pc, #140]	@ (8000c90 <HAL_GPIO_Init+0x2d0>)
 8000c02:	68da      	ldr	r2, [r3, #12]
 8000c04:	4922      	ldr	r1, [pc, #136]	@ (8000c90 <HAL_GPIO_Init+0x2d0>)
 8000c06:	69bb      	ldr	r3, [r7, #24]
 8000c08:	4313      	orrs	r3, r2
 8000c0a:	60cb      	str	r3, [r1, #12]
 8000c0c:	e006      	b.n	8000c1c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000c0e:	4b20      	ldr	r3, [pc, #128]	@ (8000c90 <HAL_GPIO_Init+0x2d0>)
 8000c10:	68da      	ldr	r2, [r3, #12]
 8000c12:	69bb      	ldr	r3, [r7, #24]
 8000c14:	43db      	mvns	r3, r3
 8000c16:	491e      	ldr	r1, [pc, #120]	@ (8000c90 <HAL_GPIO_Init+0x2d0>)
 8000c18:	4013      	ands	r3, r2
 8000c1a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d006      	beq.n	8000c36 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000c28:	4b19      	ldr	r3, [pc, #100]	@ (8000c90 <HAL_GPIO_Init+0x2d0>)
 8000c2a:	685a      	ldr	r2, [r3, #4]
 8000c2c:	4918      	ldr	r1, [pc, #96]	@ (8000c90 <HAL_GPIO_Init+0x2d0>)
 8000c2e:	69bb      	ldr	r3, [r7, #24]
 8000c30:	4313      	orrs	r3, r2
 8000c32:	604b      	str	r3, [r1, #4]
 8000c34:	e006      	b.n	8000c44 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000c36:	4b16      	ldr	r3, [pc, #88]	@ (8000c90 <HAL_GPIO_Init+0x2d0>)
 8000c38:	685a      	ldr	r2, [r3, #4]
 8000c3a:	69bb      	ldr	r3, [r7, #24]
 8000c3c:	43db      	mvns	r3, r3
 8000c3e:	4914      	ldr	r1, [pc, #80]	@ (8000c90 <HAL_GPIO_Init+0x2d0>)
 8000c40:	4013      	ands	r3, r2
 8000c42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c44:	683b      	ldr	r3, [r7, #0]
 8000c46:	685b      	ldr	r3, [r3, #4]
 8000c48:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d021      	beq.n	8000c94 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000c50:	4b0f      	ldr	r3, [pc, #60]	@ (8000c90 <HAL_GPIO_Init+0x2d0>)
 8000c52:	681a      	ldr	r2, [r3, #0]
 8000c54:	490e      	ldr	r1, [pc, #56]	@ (8000c90 <HAL_GPIO_Init+0x2d0>)
 8000c56:	69bb      	ldr	r3, [r7, #24]
 8000c58:	4313      	orrs	r3, r2
 8000c5a:	600b      	str	r3, [r1, #0]
 8000c5c:	e021      	b.n	8000ca2 <HAL_GPIO_Init+0x2e2>
 8000c5e:	bf00      	nop
 8000c60:	10320000 	.word	0x10320000
 8000c64:	10310000 	.word	0x10310000
 8000c68:	10220000 	.word	0x10220000
 8000c6c:	10210000 	.word	0x10210000
 8000c70:	10120000 	.word	0x10120000
 8000c74:	10110000 	.word	0x10110000
 8000c78:	40021000 	.word	0x40021000
 8000c7c:	40010000 	.word	0x40010000
 8000c80:	40010800 	.word	0x40010800
 8000c84:	40010c00 	.word	0x40010c00
 8000c88:	40011000 	.word	0x40011000
 8000c8c:	40011400 	.word	0x40011400
 8000c90:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000c94:	4b0b      	ldr	r3, [pc, #44]	@ (8000cc4 <HAL_GPIO_Init+0x304>)
 8000c96:	681a      	ldr	r2, [r3, #0]
 8000c98:	69bb      	ldr	r3, [r7, #24]
 8000c9a:	43db      	mvns	r3, r3
 8000c9c:	4909      	ldr	r1, [pc, #36]	@ (8000cc4 <HAL_GPIO_Init+0x304>)
 8000c9e:	4013      	ands	r3, r2
 8000ca0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ca4:	3301      	adds	r3, #1
 8000ca6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ca8:	683b      	ldr	r3, [r7, #0]
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000cae:	fa22 f303 	lsr.w	r3, r2, r3
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	f47f ae8e 	bne.w	80009d4 <HAL_GPIO_Init+0x14>
  }
}
 8000cb8:	bf00      	nop
 8000cba:	bf00      	nop
 8000cbc:	372c      	adds	r7, #44	@ 0x2c
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	bc80      	pop	{r7}
 8000cc2:	4770      	bx	lr
 8000cc4:	40010400 	.word	0x40010400

08000cc8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cc8:	b480      	push	{r7}
 8000cca:	b083      	sub	sp, #12
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
 8000cd0:	460b      	mov	r3, r1
 8000cd2:	807b      	strh	r3, [r7, #2]
 8000cd4:	4613      	mov	r3, r2
 8000cd6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000cd8:	787b      	ldrb	r3, [r7, #1]
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d003      	beq.n	8000ce6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000cde:	887a      	ldrh	r2, [r7, #2]
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000ce4:	e003      	b.n	8000cee <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000ce6:	887b      	ldrh	r3, [r7, #2]
 8000ce8:	041a      	lsls	r2, r3, #16
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	611a      	str	r2, [r3, #16]
}
 8000cee:	bf00      	nop
 8000cf0:	370c      	adds	r7, #12
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bc80      	pop	{r7}
 8000cf6:	4770      	bx	lr

08000cf8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b086      	sub	sp, #24
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d101      	bne.n	8000d0a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000d06:	2301      	movs	r3, #1
 8000d08:	e272      	b.n	80011f0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f003 0301 	and.w	r3, r3, #1
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	f000 8087 	beq.w	8000e26 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000d18:	4b92      	ldr	r3, [pc, #584]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000d1a:	685b      	ldr	r3, [r3, #4]
 8000d1c:	f003 030c 	and.w	r3, r3, #12
 8000d20:	2b04      	cmp	r3, #4
 8000d22:	d00c      	beq.n	8000d3e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000d24:	4b8f      	ldr	r3, [pc, #572]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	f003 030c 	and.w	r3, r3, #12
 8000d2c:	2b08      	cmp	r3, #8
 8000d2e:	d112      	bne.n	8000d56 <HAL_RCC_OscConfig+0x5e>
 8000d30:	4b8c      	ldr	r3, [pc, #560]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000d38:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d3c:	d10b      	bne.n	8000d56 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d3e:	4b89      	ldr	r3, [pc, #548]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d06c      	beq.n	8000e24 <HAL_RCC_OscConfig+0x12c>
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d168      	bne.n	8000e24 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000d52:	2301      	movs	r3, #1
 8000d54:	e24c      	b.n	80011f0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d5e:	d106      	bne.n	8000d6e <HAL_RCC_OscConfig+0x76>
 8000d60:	4b80      	ldr	r3, [pc, #512]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000d62:	681b      	ldr	r3, [r3, #0]
 8000d64:	4a7f      	ldr	r2, [pc, #508]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000d66:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d6a:	6013      	str	r3, [r2, #0]
 8000d6c:	e02e      	b.n	8000dcc <HAL_RCC_OscConfig+0xd4>
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	685b      	ldr	r3, [r3, #4]
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d10c      	bne.n	8000d90 <HAL_RCC_OscConfig+0x98>
 8000d76:	4b7b      	ldr	r3, [pc, #492]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	4a7a      	ldr	r2, [pc, #488]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000d7c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000d80:	6013      	str	r3, [r2, #0]
 8000d82:	4b78      	ldr	r3, [pc, #480]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	4a77      	ldr	r2, [pc, #476]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000d88:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d8c:	6013      	str	r3, [r2, #0]
 8000d8e:	e01d      	b.n	8000dcc <HAL_RCC_OscConfig+0xd4>
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	685b      	ldr	r3, [r3, #4]
 8000d94:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000d98:	d10c      	bne.n	8000db4 <HAL_RCC_OscConfig+0xbc>
 8000d9a:	4b72      	ldr	r3, [pc, #456]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a71      	ldr	r2, [pc, #452]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000da0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000da4:	6013      	str	r3, [r2, #0]
 8000da6:	4b6f      	ldr	r3, [pc, #444]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	4a6e      	ldr	r2, [pc, #440]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000dac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000db0:	6013      	str	r3, [r2, #0]
 8000db2:	e00b      	b.n	8000dcc <HAL_RCC_OscConfig+0xd4>
 8000db4:	4b6b      	ldr	r3, [pc, #428]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a6a      	ldr	r2, [pc, #424]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000dba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000dbe:	6013      	str	r3, [r2, #0]
 8000dc0:	4b68      	ldr	r3, [pc, #416]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a67      	ldr	r2, [pc, #412]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000dc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000dca:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d013      	beq.n	8000dfc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dd4:	f7ff fd0a 	bl	80007ec <HAL_GetTick>
 8000dd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dda:	e008      	b.n	8000dee <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ddc:	f7ff fd06 	bl	80007ec <HAL_GetTick>
 8000de0:	4602      	mov	r2, r0
 8000de2:	693b      	ldr	r3, [r7, #16]
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	2b64      	cmp	r3, #100	@ 0x64
 8000de8:	d901      	bls.n	8000dee <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000dea:	2303      	movs	r3, #3
 8000dec:	e200      	b.n	80011f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dee:	4b5d      	ldr	r3, [pc, #372]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d0f0      	beq.n	8000ddc <HAL_RCC_OscConfig+0xe4>
 8000dfa:	e014      	b.n	8000e26 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dfc:	f7ff fcf6 	bl	80007ec <HAL_GetTick>
 8000e00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e02:	e008      	b.n	8000e16 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e04:	f7ff fcf2 	bl	80007ec <HAL_GetTick>
 8000e08:	4602      	mov	r2, r0
 8000e0a:	693b      	ldr	r3, [r7, #16]
 8000e0c:	1ad3      	subs	r3, r2, r3
 8000e0e:	2b64      	cmp	r3, #100	@ 0x64
 8000e10:	d901      	bls.n	8000e16 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000e12:	2303      	movs	r3, #3
 8000e14:	e1ec      	b.n	80011f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e16:	4b53      	ldr	r3, [pc, #332]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d1f0      	bne.n	8000e04 <HAL_RCC_OscConfig+0x10c>
 8000e22:	e000      	b.n	8000e26 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f003 0302 	and.w	r3, r3, #2
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d063      	beq.n	8000efa <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000e32:	4b4c      	ldr	r3, [pc, #304]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	f003 030c 	and.w	r3, r3, #12
 8000e3a:	2b00      	cmp	r3, #0
 8000e3c:	d00b      	beq.n	8000e56 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000e3e:	4b49      	ldr	r3, [pc, #292]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000e40:	685b      	ldr	r3, [r3, #4]
 8000e42:	f003 030c 	and.w	r3, r3, #12
 8000e46:	2b08      	cmp	r3, #8
 8000e48:	d11c      	bne.n	8000e84 <HAL_RCC_OscConfig+0x18c>
 8000e4a:	4b46      	ldr	r3, [pc, #280]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000e4c:	685b      	ldr	r3, [r3, #4]
 8000e4e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d116      	bne.n	8000e84 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e56:	4b43      	ldr	r3, [pc, #268]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	f003 0302 	and.w	r3, r3, #2
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d005      	beq.n	8000e6e <HAL_RCC_OscConfig+0x176>
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	691b      	ldr	r3, [r3, #16]
 8000e66:	2b01      	cmp	r3, #1
 8000e68:	d001      	beq.n	8000e6e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	e1c0      	b.n	80011f0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e6e:	4b3d      	ldr	r3, [pc, #244]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	695b      	ldr	r3, [r3, #20]
 8000e7a:	00db      	lsls	r3, r3, #3
 8000e7c:	4939      	ldr	r1, [pc, #228]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000e7e:	4313      	orrs	r3, r2
 8000e80:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000e82:	e03a      	b.n	8000efa <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	691b      	ldr	r3, [r3, #16]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d020      	beq.n	8000ece <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e8c:	4b36      	ldr	r3, [pc, #216]	@ (8000f68 <HAL_RCC_OscConfig+0x270>)
 8000e8e:	2201      	movs	r2, #1
 8000e90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e92:	f7ff fcab 	bl	80007ec <HAL_GetTick>
 8000e96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e98:	e008      	b.n	8000eac <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e9a:	f7ff fca7 	bl	80007ec <HAL_GetTick>
 8000e9e:	4602      	mov	r2, r0
 8000ea0:	693b      	ldr	r3, [r7, #16]
 8000ea2:	1ad3      	subs	r3, r2, r3
 8000ea4:	2b02      	cmp	r3, #2
 8000ea6:	d901      	bls.n	8000eac <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000ea8:	2303      	movs	r3, #3
 8000eaa:	e1a1      	b.n	80011f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000eac:	4b2d      	ldr	r3, [pc, #180]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f003 0302 	and.w	r3, r3, #2
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d0f0      	beq.n	8000e9a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eb8:	4b2a      	ldr	r3, [pc, #168]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	695b      	ldr	r3, [r3, #20]
 8000ec4:	00db      	lsls	r3, r3, #3
 8000ec6:	4927      	ldr	r1, [pc, #156]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000ec8:	4313      	orrs	r3, r2
 8000eca:	600b      	str	r3, [r1, #0]
 8000ecc:	e015      	b.n	8000efa <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ece:	4b26      	ldr	r3, [pc, #152]	@ (8000f68 <HAL_RCC_OscConfig+0x270>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ed4:	f7ff fc8a 	bl	80007ec <HAL_GetTick>
 8000ed8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eda:	e008      	b.n	8000eee <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000edc:	f7ff fc86 	bl	80007ec <HAL_GetTick>
 8000ee0:	4602      	mov	r2, r0
 8000ee2:	693b      	ldr	r3, [r7, #16]
 8000ee4:	1ad3      	subs	r3, r2, r3
 8000ee6:	2b02      	cmp	r3, #2
 8000ee8:	d901      	bls.n	8000eee <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000eea:	2303      	movs	r3, #3
 8000eec:	e180      	b.n	80011f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000eee:	4b1d      	ldr	r3, [pc, #116]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000ef0:	681b      	ldr	r3, [r3, #0]
 8000ef2:	f003 0302 	and.w	r3, r3, #2
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d1f0      	bne.n	8000edc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	f003 0308 	and.w	r3, r3, #8
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d03a      	beq.n	8000f7c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	699b      	ldr	r3, [r3, #24]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d019      	beq.n	8000f42 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f0e:	4b17      	ldr	r3, [pc, #92]	@ (8000f6c <HAL_RCC_OscConfig+0x274>)
 8000f10:	2201      	movs	r2, #1
 8000f12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f14:	f7ff fc6a 	bl	80007ec <HAL_GetTick>
 8000f18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f1a:	e008      	b.n	8000f2e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f1c:	f7ff fc66 	bl	80007ec <HAL_GetTick>
 8000f20:	4602      	mov	r2, r0
 8000f22:	693b      	ldr	r3, [r7, #16]
 8000f24:	1ad3      	subs	r3, r2, r3
 8000f26:	2b02      	cmp	r3, #2
 8000f28:	d901      	bls.n	8000f2e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000f2a:	2303      	movs	r3, #3
 8000f2c:	e160      	b.n	80011f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000f2e:	4b0d      	ldr	r3, [pc, #52]	@ (8000f64 <HAL_RCC_OscConfig+0x26c>)
 8000f30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f32:	f003 0302 	and.w	r3, r3, #2
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d0f0      	beq.n	8000f1c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000f3a:	2001      	movs	r0, #1
 8000f3c:	f000 fafe 	bl	800153c <RCC_Delay>
 8000f40:	e01c      	b.n	8000f7c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000f42:	4b0a      	ldr	r3, [pc, #40]	@ (8000f6c <HAL_RCC_OscConfig+0x274>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f48:	f7ff fc50 	bl	80007ec <HAL_GetTick>
 8000f4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f4e:	e00f      	b.n	8000f70 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f50:	f7ff fc4c 	bl	80007ec <HAL_GetTick>
 8000f54:	4602      	mov	r2, r0
 8000f56:	693b      	ldr	r3, [r7, #16]
 8000f58:	1ad3      	subs	r3, r2, r3
 8000f5a:	2b02      	cmp	r3, #2
 8000f5c:	d908      	bls.n	8000f70 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	e146      	b.n	80011f0 <HAL_RCC_OscConfig+0x4f8>
 8000f62:	bf00      	nop
 8000f64:	40021000 	.word	0x40021000
 8000f68:	42420000 	.word	0x42420000
 8000f6c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000f70:	4b92      	ldr	r3, [pc, #584]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8000f72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f74:	f003 0302 	and.w	r3, r3, #2
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d1e9      	bne.n	8000f50 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f003 0304 	and.w	r3, r3, #4
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	f000 80a6 	beq.w	80010d6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000f8e:	4b8b      	ldr	r3, [pc, #556]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8000f90:	69db      	ldr	r3, [r3, #28]
 8000f92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d10d      	bne.n	8000fb6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000f9a:	4b88      	ldr	r3, [pc, #544]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8000f9c:	69db      	ldr	r3, [r3, #28]
 8000f9e:	4a87      	ldr	r2, [pc, #540]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8000fa0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fa4:	61d3      	str	r3, [r2, #28]
 8000fa6:	4b85      	ldr	r3, [pc, #532]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8000fa8:	69db      	ldr	r3, [r3, #28]
 8000faa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fae:	60bb      	str	r3, [r7, #8]
 8000fb0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fb6:	4b82      	ldr	r3, [pc, #520]	@ (80011c0 <HAL_RCC_OscConfig+0x4c8>)
 8000fb8:	681b      	ldr	r3, [r3, #0]
 8000fba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d118      	bne.n	8000ff4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000fc2:	4b7f      	ldr	r3, [pc, #508]	@ (80011c0 <HAL_RCC_OscConfig+0x4c8>)
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4a7e      	ldr	r2, [pc, #504]	@ (80011c0 <HAL_RCC_OscConfig+0x4c8>)
 8000fc8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fcc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000fce:	f7ff fc0d 	bl	80007ec <HAL_GetTick>
 8000fd2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fd4:	e008      	b.n	8000fe8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000fd6:	f7ff fc09 	bl	80007ec <HAL_GetTick>
 8000fda:	4602      	mov	r2, r0
 8000fdc:	693b      	ldr	r3, [r7, #16]
 8000fde:	1ad3      	subs	r3, r2, r3
 8000fe0:	2b64      	cmp	r3, #100	@ 0x64
 8000fe2:	d901      	bls.n	8000fe8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000fe4:	2303      	movs	r3, #3
 8000fe6:	e103      	b.n	80011f0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000fe8:	4b75      	ldr	r3, [pc, #468]	@ (80011c0 <HAL_RCC_OscConfig+0x4c8>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d0f0      	beq.n	8000fd6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	68db      	ldr	r3, [r3, #12]
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d106      	bne.n	800100a <HAL_RCC_OscConfig+0x312>
 8000ffc:	4b6f      	ldr	r3, [pc, #444]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8000ffe:	6a1b      	ldr	r3, [r3, #32]
 8001000:	4a6e      	ldr	r2, [pc, #440]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8001002:	f043 0301 	orr.w	r3, r3, #1
 8001006:	6213      	str	r3, [r2, #32]
 8001008:	e02d      	b.n	8001066 <HAL_RCC_OscConfig+0x36e>
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	68db      	ldr	r3, [r3, #12]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d10c      	bne.n	800102c <HAL_RCC_OscConfig+0x334>
 8001012:	4b6a      	ldr	r3, [pc, #424]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8001014:	6a1b      	ldr	r3, [r3, #32]
 8001016:	4a69      	ldr	r2, [pc, #420]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8001018:	f023 0301 	bic.w	r3, r3, #1
 800101c:	6213      	str	r3, [r2, #32]
 800101e:	4b67      	ldr	r3, [pc, #412]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8001020:	6a1b      	ldr	r3, [r3, #32]
 8001022:	4a66      	ldr	r2, [pc, #408]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8001024:	f023 0304 	bic.w	r3, r3, #4
 8001028:	6213      	str	r3, [r2, #32]
 800102a:	e01c      	b.n	8001066 <HAL_RCC_OscConfig+0x36e>
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	68db      	ldr	r3, [r3, #12]
 8001030:	2b05      	cmp	r3, #5
 8001032:	d10c      	bne.n	800104e <HAL_RCC_OscConfig+0x356>
 8001034:	4b61      	ldr	r3, [pc, #388]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8001036:	6a1b      	ldr	r3, [r3, #32]
 8001038:	4a60      	ldr	r2, [pc, #384]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 800103a:	f043 0304 	orr.w	r3, r3, #4
 800103e:	6213      	str	r3, [r2, #32]
 8001040:	4b5e      	ldr	r3, [pc, #376]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8001042:	6a1b      	ldr	r3, [r3, #32]
 8001044:	4a5d      	ldr	r2, [pc, #372]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8001046:	f043 0301 	orr.w	r3, r3, #1
 800104a:	6213      	str	r3, [r2, #32]
 800104c:	e00b      	b.n	8001066 <HAL_RCC_OscConfig+0x36e>
 800104e:	4b5b      	ldr	r3, [pc, #364]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8001050:	6a1b      	ldr	r3, [r3, #32]
 8001052:	4a5a      	ldr	r2, [pc, #360]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8001054:	f023 0301 	bic.w	r3, r3, #1
 8001058:	6213      	str	r3, [r2, #32]
 800105a:	4b58      	ldr	r3, [pc, #352]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 800105c:	6a1b      	ldr	r3, [r3, #32]
 800105e:	4a57      	ldr	r2, [pc, #348]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8001060:	f023 0304 	bic.w	r3, r3, #4
 8001064:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	68db      	ldr	r3, [r3, #12]
 800106a:	2b00      	cmp	r3, #0
 800106c:	d015      	beq.n	800109a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800106e:	f7ff fbbd 	bl	80007ec <HAL_GetTick>
 8001072:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001074:	e00a      	b.n	800108c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001076:	f7ff fbb9 	bl	80007ec <HAL_GetTick>
 800107a:	4602      	mov	r2, r0
 800107c:	693b      	ldr	r3, [r7, #16]
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001084:	4293      	cmp	r3, r2
 8001086:	d901      	bls.n	800108c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001088:	2303      	movs	r3, #3
 800108a:	e0b1      	b.n	80011f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800108c:	4b4b      	ldr	r3, [pc, #300]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 800108e:	6a1b      	ldr	r3, [r3, #32]
 8001090:	f003 0302 	and.w	r3, r3, #2
 8001094:	2b00      	cmp	r3, #0
 8001096:	d0ee      	beq.n	8001076 <HAL_RCC_OscConfig+0x37e>
 8001098:	e014      	b.n	80010c4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800109a:	f7ff fba7 	bl	80007ec <HAL_GetTick>
 800109e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010a0:	e00a      	b.n	80010b8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80010a2:	f7ff fba3 	bl	80007ec <HAL_GetTick>
 80010a6:	4602      	mov	r2, r0
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	1ad3      	subs	r3, r2, r3
 80010ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010b0:	4293      	cmp	r3, r2
 80010b2:	d901      	bls.n	80010b8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80010b4:	2303      	movs	r3, #3
 80010b6:	e09b      	b.n	80011f0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80010b8:	4b40      	ldr	r3, [pc, #256]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 80010ba:	6a1b      	ldr	r3, [r3, #32]
 80010bc:	f003 0302 	and.w	r3, r3, #2
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d1ee      	bne.n	80010a2 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80010c4:	7dfb      	ldrb	r3, [r7, #23]
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d105      	bne.n	80010d6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80010ca:	4b3c      	ldr	r3, [pc, #240]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 80010cc:	69db      	ldr	r3, [r3, #28]
 80010ce:	4a3b      	ldr	r2, [pc, #236]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 80010d0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80010d4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	69db      	ldr	r3, [r3, #28]
 80010da:	2b00      	cmp	r3, #0
 80010dc:	f000 8087 	beq.w	80011ee <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80010e0:	4b36      	ldr	r3, [pc, #216]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	f003 030c 	and.w	r3, r3, #12
 80010e8:	2b08      	cmp	r3, #8
 80010ea:	d061      	beq.n	80011b0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	69db      	ldr	r3, [r3, #28]
 80010f0:	2b02      	cmp	r3, #2
 80010f2:	d146      	bne.n	8001182 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80010f4:	4b33      	ldr	r3, [pc, #204]	@ (80011c4 <HAL_RCC_OscConfig+0x4cc>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010fa:	f7ff fb77 	bl	80007ec <HAL_GetTick>
 80010fe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001100:	e008      	b.n	8001114 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001102:	f7ff fb73 	bl	80007ec <HAL_GetTick>
 8001106:	4602      	mov	r2, r0
 8001108:	693b      	ldr	r3, [r7, #16]
 800110a:	1ad3      	subs	r3, r2, r3
 800110c:	2b02      	cmp	r3, #2
 800110e:	d901      	bls.n	8001114 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001110:	2303      	movs	r3, #3
 8001112:	e06d      	b.n	80011f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001114:	4b29      	ldr	r3, [pc, #164]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800111c:	2b00      	cmp	r3, #0
 800111e:	d1f0      	bne.n	8001102 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	6a1b      	ldr	r3, [r3, #32]
 8001124:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001128:	d108      	bne.n	800113c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800112a:	4b24      	ldr	r3, [pc, #144]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	689b      	ldr	r3, [r3, #8]
 8001136:	4921      	ldr	r1, [pc, #132]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8001138:	4313      	orrs	r3, r2
 800113a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800113c:	4b1f      	ldr	r3, [pc, #124]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	6a19      	ldr	r1, [r3, #32]
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800114c:	430b      	orrs	r3, r1
 800114e:	491b      	ldr	r1, [pc, #108]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8001150:	4313      	orrs	r3, r2
 8001152:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001154:	4b1b      	ldr	r3, [pc, #108]	@ (80011c4 <HAL_RCC_OscConfig+0x4cc>)
 8001156:	2201      	movs	r2, #1
 8001158:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800115a:	f7ff fb47 	bl	80007ec <HAL_GetTick>
 800115e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001160:	e008      	b.n	8001174 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001162:	f7ff fb43 	bl	80007ec <HAL_GetTick>
 8001166:	4602      	mov	r2, r0
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	1ad3      	subs	r3, r2, r3
 800116c:	2b02      	cmp	r3, #2
 800116e:	d901      	bls.n	8001174 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001170:	2303      	movs	r3, #3
 8001172:	e03d      	b.n	80011f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001174:	4b11      	ldr	r3, [pc, #68]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800117c:	2b00      	cmp	r3, #0
 800117e:	d0f0      	beq.n	8001162 <HAL_RCC_OscConfig+0x46a>
 8001180:	e035      	b.n	80011ee <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001182:	4b10      	ldr	r3, [pc, #64]	@ (80011c4 <HAL_RCC_OscConfig+0x4cc>)
 8001184:	2200      	movs	r2, #0
 8001186:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001188:	f7ff fb30 	bl	80007ec <HAL_GetTick>
 800118c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800118e:	e008      	b.n	80011a2 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001190:	f7ff fb2c 	bl	80007ec <HAL_GetTick>
 8001194:	4602      	mov	r2, r0
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	1ad3      	subs	r3, r2, r3
 800119a:	2b02      	cmp	r3, #2
 800119c:	d901      	bls.n	80011a2 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800119e:	2303      	movs	r3, #3
 80011a0:	e026      	b.n	80011f0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80011a2:	4b06      	ldr	r3, [pc, #24]	@ (80011bc <HAL_RCC_OscConfig+0x4c4>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d1f0      	bne.n	8001190 <HAL_RCC_OscConfig+0x498>
 80011ae:	e01e      	b.n	80011ee <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	69db      	ldr	r3, [r3, #28]
 80011b4:	2b01      	cmp	r3, #1
 80011b6:	d107      	bne.n	80011c8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80011b8:	2301      	movs	r3, #1
 80011ba:	e019      	b.n	80011f0 <HAL_RCC_OscConfig+0x4f8>
 80011bc:	40021000 	.word	0x40021000
 80011c0:	40007000 	.word	0x40007000
 80011c4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80011c8:	4b0b      	ldr	r3, [pc, #44]	@ (80011f8 <HAL_RCC_OscConfig+0x500>)
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	6a1b      	ldr	r3, [r3, #32]
 80011d8:	429a      	cmp	r2, r3
 80011da:	d106      	bne.n	80011ea <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d001      	beq.n	80011ee <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80011ea:	2301      	movs	r3, #1
 80011ec:	e000      	b.n	80011f0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80011ee:	2300      	movs	r3, #0
}
 80011f0:	4618      	mov	r0, r3
 80011f2:	3718      	adds	r7, #24
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40021000 	.word	0x40021000

080011fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b084      	sub	sp, #16
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
 8001204:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d101      	bne.n	8001210 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800120c:	2301      	movs	r3, #1
 800120e:	e0d0      	b.n	80013b2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001210:	4b6a      	ldr	r3, [pc, #424]	@ (80013bc <HAL_RCC_ClockConfig+0x1c0>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f003 0307 	and.w	r3, r3, #7
 8001218:	683a      	ldr	r2, [r7, #0]
 800121a:	429a      	cmp	r2, r3
 800121c:	d910      	bls.n	8001240 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800121e:	4b67      	ldr	r3, [pc, #412]	@ (80013bc <HAL_RCC_ClockConfig+0x1c0>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f023 0207 	bic.w	r2, r3, #7
 8001226:	4965      	ldr	r1, [pc, #404]	@ (80013bc <HAL_RCC_ClockConfig+0x1c0>)
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	4313      	orrs	r3, r2
 800122c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800122e:	4b63      	ldr	r3, [pc, #396]	@ (80013bc <HAL_RCC_ClockConfig+0x1c0>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	f003 0307 	and.w	r3, r3, #7
 8001236:	683a      	ldr	r2, [r7, #0]
 8001238:	429a      	cmp	r2, r3
 800123a:	d001      	beq.n	8001240 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800123c:	2301      	movs	r3, #1
 800123e:	e0b8      	b.n	80013b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	f003 0302 	and.w	r3, r3, #2
 8001248:	2b00      	cmp	r3, #0
 800124a:	d020      	beq.n	800128e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	f003 0304 	and.w	r3, r3, #4
 8001254:	2b00      	cmp	r3, #0
 8001256:	d005      	beq.n	8001264 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001258:	4b59      	ldr	r3, [pc, #356]	@ (80013c0 <HAL_RCC_ClockConfig+0x1c4>)
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	4a58      	ldr	r2, [pc, #352]	@ (80013c0 <HAL_RCC_ClockConfig+0x1c4>)
 800125e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001262:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f003 0308 	and.w	r3, r3, #8
 800126c:	2b00      	cmp	r3, #0
 800126e:	d005      	beq.n	800127c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001270:	4b53      	ldr	r3, [pc, #332]	@ (80013c0 <HAL_RCC_ClockConfig+0x1c4>)
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	4a52      	ldr	r2, [pc, #328]	@ (80013c0 <HAL_RCC_ClockConfig+0x1c4>)
 8001276:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800127a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800127c:	4b50      	ldr	r3, [pc, #320]	@ (80013c0 <HAL_RCC_ClockConfig+0x1c4>)
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	494d      	ldr	r1, [pc, #308]	@ (80013c0 <HAL_RCC_ClockConfig+0x1c4>)
 800128a:	4313      	orrs	r3, r2
 800128c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f003 0301 	and.w	r3, r3, #1
 8001296:	2b00      	cmp	r3, #0
 8001298:	d040      	beq.n	800131c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d107      	bne.n	80012b2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80012a2:	4b47      	ldr	r3, [pc, #284]	@ (80013c0 <HAL_RCC_ClockConfig+0x1c4>)
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d115      	bne.n	80012da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012ae:	2301      	movs	r3, #1
 80012b0:	e07f      	b.n	80013b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	2b02      	cmp	r3, #2
 80012b8:	d107      	bne.n	80012ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012ba:	4b41      	ldr	r3, [pc, #260]	@ (80013c0 <HAL_RCC_ClockConfig+0x1c4>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d109      	bne.n	80012da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012c6:	2301      	movs	r3, #1
 80012c8:	e073      	b.n	80013b2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012ca:	4b3d      	ldr	r3, [pc, #244]	@ (80013c0 <HAL_RCC_ClockConfig+0x1c4>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f003 0302 	and.w	r3, r3, #2
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d101      	bne.n	80012da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	e06b      	b.n	80013b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012da:	4b39      	ldr	r3, [pc, #228]	@ (80013c0 <HAL_RCC_ClockConfig+0x1c4>)
 80012dc:	685b      	ldr	r3, [r3, #4]
 80012de:	f023 0203 	bic.w	r2, r3, #3
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	685b      	ldr	r3, [r3, #4]
 80012e6:	4936      	ldr	r1, [pc, #216]	@ (80013c0 <HAL_RCC_ClockConfig+0x1c4>)
 80012e8:	4313      	orrs	r3, r2
 80012ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012ec:	f7ff fa7e 	bl	80007ec <HAL_GetTick>
 80012f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012f2:	e00a      	b.n	800130a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012f4:	f7ff fa7a 	bl	80007ec <HAL_GetTick>
 80012f8:	4602      	mov	r2, r0
 80012fa:	68fb      	ldr	r3, [r7, #12]
 80012fc:	1ad3      	subs	r3, r2, r3
 80012fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001302:	4293      	cmp	r3, r2
 8001304:	d901      	bls.n	800130a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001306:	2303      	movs	r3, #3
 8001308:	e053      	b.n	80013b2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800130a:	4b2d      	ldr	r3, [pc, #180]	@ (80013c0 <HAL_RCC_ClockConfig+0x1c4>)
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	f003 020c 	and.w	r2, r3, #12
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	429a      	cmp	r2, r3
 800131a:	d1eb      	bne.n	80012f4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800131c:	4b27      	ldr	r3, [pc, #156]	@ (80013bc <HAL_RCC_ClockConfig+0x1c0>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 0307 	and.w	r3, r3, #7
 8001324:	683a      	ldr	r2, [r7, #0]
 8001326:	429a      	cmp	r2, r3
 8001328:	d210      	bcs.n	800134c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800132a:	4b24      	ldr	r3, [pc, #144]	@ (80013bc <HAL_RCC_ClockConfig+0x1c0>)
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f023 0207 	bic.w	r2, r3, #7
 8001332:	4922      	ldr	r1, [pc, #136]	@ (80013bc <HAL_RCC_ClockConfig+0x1c0>)
 8001334:	683b      	ldr	r3, [r7, #0]
 8001336:	4313      	orrs	r3, r2
 8001338:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800133a:	4b20      	ldr	r3, [pc, #128]	@ (80013bc <HAL_RCC_ClockConfig+0x1c0>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0307 	and.w	r3, r3, #7
 8001342:	683a      	ldr	r2, [r7, #0]
 8001344:	429a      	cmp	r2, r3
 8001346:	d001      	beq.n	800134c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001348:	2301      	movs	r3, #1
 800134a:	e032      	b.n	80013b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	f003 0304 	and.w	r3, r3, #4
 8001354:	2b00      	cmp	r3, #0
 8001356:	d008      	beq.n	800136a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001358:	4b19      	ldr	r3, [pc, #100]	@ (80013c0 <HAL_RCC_ClockConfig+0x1c4>)
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	4916      	ldr	r1, [pc, #88]	@ (80013c0 <HAL_RCC_ClockConfig+0x1c4>)
 8001366:	4313      	orrs	r3, r2
 8001368:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f003 0308 	and.w	r3, r3, #8
 8001372:	2b00      	cmp	r3, #0
 8001374:	d009      	beq.n	800138a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001376:	4b12      	ldr	r3, [pc, #72]	@ (80013c0 <HAL_RCC_ClockConfig+0x1c4>)
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	691b      	ldr	r3, [r3, #16]
 8001382:	00db      	lsls	r3, r3, #3
 8001384:	490e      	ldr	r1, [pc, #56]	@ (80013c0 <HAL_RCC_ClockConfig+0x1c4>)
 8001386:	4313      	orrs	r3, r2
 8001388:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800138a:	f000 f821 	bl	80013d0 <HAL_RCC_GetSysClockFreq>
 800138e:	4602      	mov	r2, r0
 8001390:	4b0b      	ldr	r3, [pc, #44]	@ (80013c0 <HAL_RCC_ClockConfig+0x1c4>)
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	091b      	lsrs	r3, r3, #4
 8001396:	f003 030f 	and.w	r3, r3, #15
 800139a:	490a      	ldr	r1, [pc, #40]	@ (80013c4 <HAL_RCC_ClockConfig+0x1c8>)
 800139c:	5ccb      	ldrb	r3, [r1, r3]
 800139e:	fa22 f303 	lsr.w	r3, r2, r3
 80013a2:	4a09      	ldr	r2, [pc, #36]	@ (80013c8 <HAL_RCC_ClockConfig+0x1cc>)
 80013a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80013a6:	4b09      	ldr	r3, [pc, #36]	@ (80013cc <HAL_RCC_ClockConfig+0x1d0>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	4618      	mov	r0, r3
 80013ac:	f7ff f86a 	bl	8000484 <HAL_InitTick>

  return HAL_OK;
 80013b0:	2300      	movs	r3, #0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3710      	adds	r7, #16
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
 80013ba:	bf00      	nop
 80013bc:	40022000 	.word	0x40022000
 80013c0:	40021000 	.word	0x40021000
 80013c4:	08003008 	.word	0x08003008
 80013c8:	20000000 	.word	0x20000000
 80013cc:	20000004 	.word	0x20000004

080013d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	b087      	sub	sp, #28
 80013d4:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80013d6:	2300      	movs	r3, #0
 80013d8:	60fb      	str	r3, [r7, #12]
 80013da:	2300      	movs	r3, #0
 80013dc:	60bb      	str	r3, [r7, #8]
 80013de:	2300      	movs	r3, #0
 80013e0:	617b      	str	r3, [r7, #20]
 80013e2:	2300      	movs	r3, #0
 80013e4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80013e6:	2300      	movs	r3, #0
 80013e8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80013ea:	4b1e      	ldr	r3, [pc, #120]	@ (8001464 <HAL_RCC_GetSysClockFreq+0x94>)
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	f003 030c 	and.w	r3, r3, #12
 80013f6:	2b04      	cmp	r3, #4
 80013f8:	d002      	beq.n	8001400 <HAL_RCC_GetSysClockFreq+0x30>
 80013fa:	2b08      	cmp	r3, #8
 80013fc:	d003      	beq.n	8001406 <HAL_RCC_GetSysClockFreq+0x36>
 80013fe:	e027      	b.n	8001450 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001400:	4b19      	ldr	r3, [pc, #100]	@ (8001468 <HAL_RCC_GetSysClockFreq+0x98>)
 8001402:	613b      	str	r3, [r7, #16]
      break;
 8001404:	e027      	b.n	8001456 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	0c9b      	lsrs	r3, r3, #18
 800140a:	f003 030f 	and.w	r3, r3, #15
 800140e:	4a17      	ldr	r2, [pc, #92]	@ (800146c <HAL_RCC_GetSysClockFreq+0x9c>)
 8001410:	5cd3      	ldrb	r3, [r2, r3]
 8001412:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800141a:	2b00      	cmp	r3, #0
 800141c:	d010      	beq.n	8001440 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800141e:	4b11      	ldr	r3, [pc, #68]	@ (8001464 <HAL_RCC_GetSysClockFreq+0x94>)
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	0c5b      	lsrs	r3, r3, #17
 8001424:	f003 0301 	and.w	r3, r3, #1
 8001428:	4a11      	ldr	r2, [pc, #68]	@ (8001470 <HAL_RCC_GetSysClockFreq+0xa0>)
 800142a:	5cd3      	ldrb	r3, [r2, r3]
 800142c:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4a0d      	ldr	r2, [pc, #52]	@ (8001468 <HAL_RCC_GetSysClockFreq+0x98>)
 8001432:	fb03 f202 	mul.w	r2, r3, r2
 8001436:	68bb      	ldr	r3, [r7, #8]
 8001438:	fbb2 f3f3 	udiv	r3, r2, r3
 800143c:	617b      	str	r3, [r7, #20]
 800143e:	e004      	b.n	800144a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	4a0c      	ldr	r2, [pc, #48]	@ (8001474 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001444:	fb02 f303 	mul.w	r3, r2, r3
 8001448:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	613b      	str	r3, [r7, #16]
      break;
 800144e:	e002      	b.n	8001456 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001450:	4b05      	ldr	r3, [pc, #20]	@ (8001468 <HAL_RCC_GetSysClockFreq+0x98>)
 8001452:	613b      	str	r3, [r7, #16]
      break;
 8001454:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001456:	693b      	ldr	r3, [r7, #16]
}
 8001458:	4618      	mov	r0, r3
 800145a:	371c      	adds	r7, #28
 800145c:	46bd      	mov	sp, r7
 800145e:	bc80      	pop	{r7}
 8001460:	4770      	bx	lr
 8001462:	bf00      	nop
 8001464:	40021000 	.word	0x40021000
 8001468:	007a1200 	.word	0x007a1200
 800146c:	08003020 	.word	0x08003020
 8001470:	08003030 	.word	0x08003030
 8001474:	003d0900 	.word	0x003d0900

08001478 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001478:	b480      	push	{r7}
 800147a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800147c:	4b02      	ldr	r3, [pc, #8]	@ (8001488 <HAL_RCC_GetHCLKFreq+0x10>)
 800147e:	681b      	ldr	r3, [r3, #0]
}
 8001480:	4618      	mov	r0, r3
 8001482:	46bd      	mov	sp, r7
 8001484:	bc80      	pop	{r7}
 8001486:	4770      	bx	lr
 8001488:	20000000 	.word	0x20000000

0800148c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001490:	f7ff fff2 	bl	8001478 <HAL_RCC_GetHCLKFreq>
 8001494:	4602      	mov	r2, r0
 8001496:	4b05      	ldr	r3, [pc, #20]	@ (80014ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8001498:	685b      	ldr	r3, [r3, #4]
 800149a:	0a1b      	lsrs	r3, r3, #8
 800149c:	f003 0307 	and.w	r3, r3, #7
 80014a0:	4903      	ldr	r1, [pc, #12]	@ (80014b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80014a2:	5ccb      	ldrb	r3, [r1, r3]
 80014a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40021000 	.word	0x40021000
 80014b0:	08003018 	.word	0x08003018

080014b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80014b8:	f7ff ffde 	bl	8001478 <HAL_RCC_GetHCLKFreq>
 80014bc:	4602      	mov	r2, r0
 80014be:	4b05      	ldr	r3, [pc, #20]	@ (80014d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	0adb      	lsrs	r3, r3, #11
 80014c4:	f003 0307 	and.w	r3, r3, #7
 80014c8:	4903      	ldr	r1, [pc, #12]	@ (80014d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80014ca:	5ccb      	ldrb	r3, [r1, r3]
 80014cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014d0:	4618      	mov	r0, r3
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	40021000 	.word	0x40021000
 80014d8:	08003018 	.word	0x08003018

080014dc <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	6078      	str	r0, [r7, #4]
 80014e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	220f      	movs	r2, #15
 80014ea:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80014ec:	4b11      	ldr	r3, [pc, #68]	@ (8001534 <HAL_RCC_GetClockConfig+0x58>)
 80014ee:	685b      	ldr	r3, [r3, #4]
 80014f0:	f003 0203 	and.w	r2, r3, #3
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80014f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001534 <HAL_RCC_GetClockConfig+0x58>)
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001504:	4b0b      	ldr	r3, [pc, #44]	@ (8001534 <HAL_RCC_GetClockConfig+0x58>)
 8001506:	685b      	ldr	r3, [r3, #4]
 8001508:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8001510:	4b08      	ldr	r3, [pc, #32]	@ (8001534 <HAL_RCC_GetClockConfig+0x58>)
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	08db      	lsrs	r3, r3, #3
 8001516:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800151e:	4b06      	ldr	r3, [pc, #24]	@ (8001538 <HAL_RCC_GetClockConfig+0x5c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f003 0207 	and.w	r2, r3, #7
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 800152a:	bf00      	nop
 800152c:	370c      	adds	r7, #12
 800152e:	46bd      	mov	sp, r7
 8001530:	bc80      	pop	{r7}
 8001532:	4770      	bx	lr
 8001534:	40021000 	.word	0x40021000
 8001538:	40022000 	.word	0x40022000

0800153c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800153c:	b480      	push	{r7}
 800153e:	b085      	sub	sp, #20
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001544:	4b0a      	ldr	r3, [pc, #40]	@ (8001570 <RCC_Delay+0x34>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a0a      	ldr	r2, [pc, #40]	@ (8001574 <RCC_Delay+0x38>)
 800154a:	fba2 2303 	umull	r2, r3, r2, r3
 800154e:	0a5b      	lsrs	r3, r3, #9
 8001550:	687a      	ldr	r2, [r7, #4]
 8001552:	fb02 f303 	mul.w	r3, r2, r3
 8001556:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001558:	bf00      	nop
  }
  while (Delay --);
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	1e5a      	subs	r2, r3, #1
 800155e:	60fa      	str	r2, [r7, #12]
 8001560:	2b00      	cmp	r3, #0
 8001562:	d1f9      	bne.n	8001558 <RCC_Delay+0x1c>
}
 8001564:	bf00      	nop
 8001566:	bf00      	nop
 8001568:	3714      	adds	r7, #20
 800156a:	46bd      	mov	sp, r7
 800156c:	bc80      	pop	{r7}
 800156e:	4770      	bx	lr
 8001570:	20000000 	.word	0x20000000
 8001574:	10624dd3 	.word	0x10624dd3

08001578 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b082      	sub	sp, #8
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d101      	bne.n	800158a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001586:	2301      	movs	r3, #1
 8001588:	e076      	b.n	8001678 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800158e:	2b00      	cmp	r3, #0
 8001590:	d108      	bne.n	80015a4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800159a:	d009      	beq.n	80015b0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2200      	movs	r2, #0
 80015a0:	61da      	str	r2, [r3, #28]
 80015a2:	e005      	b.n	80015b0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	2200      	movs	r2, #0
 80015a8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	2200      	movs	r2, #0
 80015ae:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	2200      	movs	r2, #0
 80015b4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80015bc:	b2db      	uxtb	r3, r3
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d106      	bne.n	80015d0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	2200      	movs	r2, #0
 80015c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80015ca:	6878      	ldr	r0, [r7, #4]
 80015cc:	f7fe fede 	bl	800038c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	2202      	movs	r2, #2
 80015d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	681a      	ldr	r2, [r3, #0]
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80015e6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	685b      	ldr	r3, [r3, #4]
 80015ec:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	689b      	ldr	r3, [r3, #8]
 80015f4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80015f8:	431a      	orrs	r2, r3
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	68db      	ldr	r3, [r3, #12]
 80015fe:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001602:	431a      	orrs	r2, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	691b      	ldr	r3, [r3, #16]
 8001608:	f003 0302 	and.w	r3, r3, #2
 800160c:	431a      	orrs	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	695b      	ldr	r3, [r3, #20]
 8001612:	f003 0301 	and.w	r3, r3, #1
 8001616:	431a      	orrs	r2, r3
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001620:	431a      	orrs	r2, r3
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	69db      	ldr	r3, [r3, #28]
 8001626:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800162a:	431a      	orrs	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	6a1b      	ldr	r3, [r3, #32]
 8001630:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001634:	ea42 0103 	orr.w	r1, r2, r3
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800163c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	430a      	orrs	r2, r1
 8001646:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	0c1a      	lsrs	r2, r3, #16
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f002 0204 	and.w	r2, r2, #4
 8001656:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	69da      	ldr	r2, [r3, #28]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001666:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	2200      	movs	r2, #0
 800166c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	2201      	movs	r2, #1
 8001672:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8001676:	2300      	movs	r3, #0
}
 8001678:	4618      	mov	r0, r3
 800167a:	3708      	adds	r7, #8
 800167c:	46bd      	mov	sp, r7
 800167e:	bd80      	pop	{r7, pc}

08001680 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	b088      	sub	sp, #32
 8001684:	af00      	add	r7, sp, #0
 8001686:	60f8      	str	r0, [r7, #12]
 8001688:	60b9      	str	r1, [r7, #8]
 800168a:	603b      	str	r3, [r7, #0]
 800168c:	4613      	mov	r3, r2
 800168e:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001690:	f7ff f8ac 	bl	80007ec <HAL_GetTick>
 8001694:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8001696:	88fb      	ldrh	r3, [r7, #6]
 8001698:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80016a0:	b2db      	uxtb	r3, r3
 80016a2:	2b01      	cmp	r3, #1
 80016a4:	d001      	beq.n	80016aa <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80016a6:	2302      	movs	r3, #2
 80016a8:	e12a      	b.n	8001900 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80016aa:	68bb      	ldr	r3, [r7, #8]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d002      	beq.n	80016b6 <HAL_SPI_Transmit+0x36>
 80016b0:	88fb      	ldrh	r3, [r7, #6]
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	d101      	bne.n	80016ba <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e122      	b.n	8001900 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80016c0:	2b01      	cmp	r3, #1
 80016c2:	d101      	bne.n	80016c8 <HAL_SPI_Transmit+0x48>
 80016c4:	2302      	movs	r3, #2
 80016c6:	e11b      	b.n	8001900 <HAL_SPI_Transmit+0x280>
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	2201      	movs	r2, #1
 80016cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	2203      	movs	r2, #3
 80016d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	2200      	movs	r2, #0
 80016dc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	68ba      	ldr	r2, [r7, #8]
 80016e2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	88fa      	ldrh	r2, [r7, #6]
 80016e8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80016ea:	68fb      	ldr	r3, [r7, #12]
 80016ec:	88fa      	ldrh	r2, [r7, #6]
 80016ee:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	2200      	movs	r2, #0
 80016f4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	2200      	movs	r2, #0
 80016fa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	2200      	movs	r2, #0
 8001700:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	2200      	movs	r2, #0
 8001706:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	2200      	movs	r2, #0
 800170c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	689b      	ldr	r3, [r3, #8]
 8001712:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001716:	d10f      	bne.n	8001738 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001718:	68fb      	ldr	r3, [r7, #12]
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	681a      	ldr	r2, [r3, #0]
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001726:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	681a      	ldr	r2, [r3, #0]
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001736:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001742:	2b40      	cmp	r3, #64	@ 0x40
 8001744:	d007      	beq.n	8001756 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001754:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	68db      	ldr	r3, [r3, #12]
 800175a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800175e:	d152      	bne.n	8001806 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	685b      	ldr	r3, [r3, #4]
 8001764:	2b00      	cmp	r3, #0
 8001766:	d002      	beq.n	800176e <HAL_SPI_Transmit+0xee>
 8001768:	8b7b      	ldrh	r3, [r7, #26]
 800176a:	2b01      	cmp	r3, #1
 800176c:	d145      	bne.n	80017fa <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001772:	881a      	ldrh	r2, [r3, #0]
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800177e:	1c9a      	adds	r2, r3, #2
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001788:	b29b      	uxth	r3, r3
 800178a:	3b01      	subs	r3, #1
 800178c:	b29a      	uxth	r2, r3
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001792:	e032      	b.n	80017fa <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	f003 0302 	and.w	r3, r3, #2
 800179e:	2b02      	cmp	r3, #2
 80017a0:	d112      	bne.n	80017c8 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a6:	881a      	ldrh	r2, [r3, #0]
 80017a8:	68fb      	ldr	r3, [r7, #12]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b2:	1c9a      	adds	r2, r3, #2
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80017bc:	b29b      	uxth	r3, r3
 80017be:	3b01      	subs	r3, #1
 80017c0:	b29a      	uxth	r2, r3
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	86da      	strh	r2, [r3, #54]	@ 0x36
 80017c6:	e018      	b.n	80017fa <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80017c8:	f7ff f810 	bl	80007ec <HAL_GetTick>
 80017cc:	4602      	mov	r2, r0
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	683a      	ldr	r2, [r7, #0]
 80017d4:	429a      	cmp	r2, r3
 80017d6:	d803      	bhi.n	80017e0 <HAL_SPI_Transmit+0x160>
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017de:	d102      	bne.n	80017e6 <HAL_SPI_Transmit+0x166>
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d109      	bne.n	80017fa <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	2201      	movs	r2, #1
 80017ea:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	2200      	movs	r2, #0
 80017f2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80017f6:	2303      	movs	r3, #3
 80017f8:	e082      	b.n	8001900 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80017fe:	b29b      	uxth	r3, r3
 8001800:	2b00      	cmp	r3, #0
 8001802:	d1c7      	bne.n	8001794 <HAL_SPI_Transmit+0x114>
 8001804:	e053      	b.n	80018ae <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001806:	68fb      	ldr	r3, [r7, #12]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	2b00      	cmp	r3, #0
 800180c:	d002      	beq.n	8001814 <HAL_SPI_Transmit+0x194>
 800180e:	8b7b      	ldrh	r3, [r7, #26]
 8001810:	2b01      	cmp	r3, #1
 8001812:	d147      	bne.n	80018a4 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	330c      	adds	r3, #12
 800181e:	7812      	ldrb	r2, [r2, #0]
 8001820:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001826:	1c5a      	adds	r2, r3, #1
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001830:	b29b      	uxth	r3, r3
 8001832:	3b01      	subs	r3, #1
 8001834:	b29a      	uxth	r2, r3
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800183a:	e033      	b.n	80018a4 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	689b      	ldr	r3, [r3, #8]
 8001842:	f003 0302 	and.w	r3, r3, #2
 8001846:	2b02      	cmp	r3, #2
 8001848:	d113      	bne.n	8001872 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	330c      	adds	r3, #12
 8001854:	7812      	ldrb	r2, [r2, #0]
 8001856:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001858:	68fb      	ldr	r3, [r7, #12]
 800185a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185c:	1c5a      	adds	r2, r3, #1
 800185e:	68fb      	ldr	r3, [r7, #12]
 8001860:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8001866:	b29b      	uxth	r3, r3
 8001868:	3b01      	subs	r3, #1
 800186a:	b29a      	uxth	r2, r3
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8001870:	e018      	b.n	80018a4 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001872:	f7fe ffbb 	bl	80007ec <HAL_GetTick>
 8001876:	4602      	mov	r2, r0
 8001878:	69fb      	ldr	r3, [r7, #28]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	683a      	ldr	r2, [r7, #0]
 800187e:	429a      	cmp	r2, r3
 8001880:	d803      	bhi.n	800188a <HAL_SPI_Transmit+0x20a>
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001888:	d102      	bne.n	8001890 <HAL_SPI_Transmit+0x210>
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d109      	bne.n	80018a4 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8001890:	68fb      	ldr	r3, [r7, #12]
 8001892:	2201      	movs	r2, #1
 8001894:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	2200      	movs	r2, #0
 800189c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80018a0:	2303      	movs	r3, #3
 80018a2:	e02d      	b.n	8001900 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80018a8:	b29b      	uxth	r3, r3
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d1c6      	bne.n	800183c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80018ae:	69fa      	ldr	r2, [r7, #28]
 80018b0:	6839      	ldr	r1, [r7, #0]
 80018b2:	68f8      	ldr	r0, [r7, #12]
 80018b4:	f000 f8b0 	bl	8001a18 <SPI_EndRxTxTransaction>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d002      	beq.n	80018c4 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	2220      	movs	r2, #32
 80018c2:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d10a      	bne.n	80018e2 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80018cc:	2300      	movs	r3, #0
 80018ce:	617b      	str	r3, [r7, #20]
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	68db      	ldr	r3, [r3, #12]
 80018d6:	617b      	str	r3, [r7, #20]
 80018d8:	68fb      	ldr	r3, [r7, #12]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	689b      	ldr	r3, [r3, #8]
 80018de:	617b      	str	r3, [r7, #20]
 80018e0:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	2201      	movs	r2, #1
 80018e6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	2200      	movs	r2, #0
 80018ee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80018f2:	68fb      	ldr	r3, [r7, #12]
 80018f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d001      	beq.n	80018fe <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	e000      	b.n	8001900 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80018fe:	2300      	movs	r3, #0
  }
}
 8001900:	4618      	mov	r0, r3
 8001902:	3720      	adds	r7, #32
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}

08001908 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	b088      	sub	sp, #32
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	603b      	str	r3, [r7, #0]
 8001914:	4613      	mov	r3, r2
 8001916:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001918:	f7fe ff68 	bl	80007ec <HAL_GetTick>
 800191c:	4602      	mov	r2, r0
 800191e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001920:	1a9b      	subs	r3, r3, r2
 8001922:	683a      	ldr	r2, [r7, #0]
 8001924:	4413      	add	r3, r2
 8001926:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001928:	f7fe ff60 	bl	80007ec <HAL_GetTick>
 800192c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800192e:	4b39      	ldr	r3, [pc, #228]	@ (8001a14 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	015b      	lsls	r3, r3, #5
 8001934:	0d1b      	lsrs	r3, r3, #20
 8001936:	69fa      	ldr	r2, [r7, #28]
 8001938:	fb02 f303 	mul.w	r3, r2, r3
 800193c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800193e:	e054      	b.n	80019ea <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001940:	683b      	ldr	r3, [r7, #0]
 8001942:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001946:	d050      	beq.n	80019ea <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001948:	f7fe ff50 	bl	80007ec <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	69fa      	ldr	r2, [r7, #28]
 8001954:	429a      	cmp	r2, r3
 8001956:	d902      	bls.n	800195e <SPI_WaitFlagStateUntilTimeout+0x56>
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d13d      	bne.n	80019da <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	685a      	ldr	r2, [r3, #4]
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800196c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8001976:	d111      	bne.n	800199c <SPI_WaitFlagStateUntilTimeout+0x94>
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	689b      	ldr	r3, [r3, #8]
 800197c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001980:	d004      	beq.n	800198c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800198a:	d107      	bne.n	800199c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800198c:	68fb      	ldr	r3, [r7, #12]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	681a      	ldr	r2, [r3, #0]
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800199a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80019a4:	d10f      	bne.n	80019c6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	681a      	ldr	r2, [r3, #0]
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80019c4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	2201      	movs	r2, #1
 80019ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	2200      	movs	r2, #0
 80019d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80019d6:	2303      	movs	r3, #3
 80019d8:	e017      	b.n	8001a0a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80019da:	697b      	ldr	r3, [r7, #20]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d101      	bne.n	80019e4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80019e0:	2300      	movs	r3, #0
 80019e2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80019e4:	697b      	ldr	r3, [r7, #20]
 80019e6:	3b01      	subs	r3, #1
 80019e8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	689a      	ldr	r2, [r3, #8]
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	4013      	ands	r3, r2
 80019f4:	68ba      	ldr	r2, [r7, #8]
 80019f6:	429a      	cmp	r2, r3
 80019f8:	bf0c      	ite	eq
 80019fa:	2301      	moveq	r3, #1
 80019fc:	2300      	movne	r3, #0
 80019fe:	b2db      	uxtb	r3, r3
 8001a00:	461a      	mov	r2, r3
 8001a02:	79fb      	ldrb	r3, [r7, #7]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d19b      	bne.n	8001940 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001a08:	2300      	movs	r3, #0
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3720      	adds	r7, #32
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	20000000 	.word	0x20000000

08001a18 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b086      	sub	sp, #24
 8001a1c:	af02      	add	r7, sp, #8
 8001a1e:	60f8      	str	r0, [r7, #12]
 8001a20:	60b9      	str	r1, [r7, #8]
 8001a22:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	9300      	str	r3, [sp, #0]
 8001a28:	68bb      	ldr	r3, [r7, #8]
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	2102      	movs	r1, #2
 8001a2e:	68f8      	ldr	r0, [r7, #12]
 8001a30:	f7ff ff6a 	bl	8001908 <SPI_WaitFlagStateUntilTimeout>
 8001a34:	4603      	mov	r3, r0
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d007      	beq.n	8001a4a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a3e:	f043 0220 	orr.w	r2, r3, #32
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8001a46:	2303      	movs	r3, #3
 8001a48:	e013      	b.n	8001a72 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	9300      	str	r3, [sp, #0]
 8001a4e:	68bb      	ldr	r3, [r7, #8]
 8001a50:	2200      	movs	r2, #0
 8001a52:	2180      	movs	r1, #128	@ 0x80
 8001a54:	68f8      	ldr	r0, [r7, #12]
 8001a56:	f7ff ff57 	bl	8001908 <SPI_WaitFlagStateUntilTimeout>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d007      	beq.n	8001a70 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a64:	f043 0220 	orr.w	r2, r3, #32
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	e000      	b.n	8001a72 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8001a70:	2300      	movs	r3, #0
}
 8001a72:	4618      	mov	r0, r3
 8001a74:	3710      	adds	r7, #16
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}

08001a7a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a7a:	b580      	push	{r7, lr}
 8001a7c:	b082      	sub	sp, #8
 8001a7e:	af00      	add	r7, sp, #0
 8001a80:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d101      	bne.n	8001a8c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001a88:	2301      	movs	r3, #1
 8001a8a:	e041      	b.n	8001b10 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d106      	bne.n	8001aa6 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001aa0:	6878      	ldr	r0, [r7, #4]
 8001aa2:	f000 f839 	bl	8001b18 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	2202      	movs	r2, #2
 8001aaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681a      	ldr	r2, [r3, #0]
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	3304      	adds	r3, #4
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	4610      	mov	r0, r2
 8001aba:	f000 f99d 	bl	8001df8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	2201      	movs	r2, #1
 8001aca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2201      	movs	r2, #1
 8001ada:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	2201      	movs	r2, #1
 8001aea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2201      	movs	r2, #1
 8001af2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	2201      	movs	r2, #1
 8001afa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2201      	movs	r2, #1
 8001b02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2201      	movs	r2, #1
 8001b0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001b0e:	2300      	movs	r3, #0
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3708      	adds	r7, #8
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	b083      	sub	sp, #12
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001b20:	bf00      	nop
 8001b22:	370c      	adds	r7, #12
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bc80      	pop	{r7}
 8001b28:	4770      	bx	lr
	...

08001b2c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b085      	sub	sp, #20
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b3a:	b2db      	uxtb	r3, r3
 8001b3c:	2b01      	cmp	r3, #1
 8001b3e:	d001      	beq.n	8001b44 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e03a      	b.n	8001bba <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2202      	movs	r2, #2
 8001b48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	68da      	ldr	r2, [r3, #12]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	f042 0201 	orr.w	r2, r2, #1
 8001b5a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a18      	ldr	r2, [pc, #96]	@ (8001bc4 <HAL_TIM_Base_Start_IT+0x98>)
 8001b62:	4293      	cmp	r3, r2
 8001b64:	d00e      	beq.n	8001b84 <HAL_TIM_Base_Start_IT+0x58>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001b6e:	d009      	beq.n	8001b84 <HAL_TIM_Base_Start_IT+0x58>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a14      	ldr	r2, [pc, #80]	@ (8001bc8 <HAL_TIM_Base_Start_IT+0x9c>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d004      	beq.n	8001b84 <HAL_TIM_Base_Start_IT+0x58>
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	4a13      	ldr	r2, [pc, #76]	@ (8001bcc <HAL_TIM_Base_Start_IT+0xa0>)
 8001b80:	4293      	cmp	r3, r2
 8001b82:	d111      	bne.n	8001ba8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	689b      	ldr	r3, [r3, #8]
 8001b8a:	f003 0307 	and.w	r3, r3, #7
 8001b8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	2b06      	cmp	r3, #6
 8001b94:	d010      	beq.n	8001bb8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	681a      	ldr	r2, [r3, #0]
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f042 0201 	orr.w	r2, r2, #1
 8001ba4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001ba6:	e007      	b.n	8001bb8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	681a      	ldr	r2, [r3, #0]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f042 0201 	orr.w	r2, r2, #1
 8001bb6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001bb8:	2300      	movs	r3, #0
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3714      	adds	r7, #20
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bc80      	pop	{r7}
 8001bc2:	4770      	bx	lr
 8001bc4:	40012c00 	.word	0x40012c00
 8001bc8:	40000400 	.word	0x40000400
 8001bcc:	40000800 	.word	0x40000800

08001bd0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b084      	sub	sp, #16
 8001bd4:	af00      	add	r7, sp, #0
 8001bd6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	691b      	ldr	r3, [r3, #16]
 8001be6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	f003 0302 	and.w	r3, r3, #2
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d020      	beq.n	8001c34 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001bf2:	68fb      	ldr	r3, [r7, #12]
 8001bf4:	f003 0302 	and.w	r3, r3, #2
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d01b      	beq.n	8001c34 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	f06f 0202 	mvn.w	r2, #2
 8001c04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2201      	movs	r2, #1
 8001c0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	699b      	ldr	r3, [r3, #24]
 8001c12:	f003 0303 	and.w	r3, r3, #3
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d003      	beq.n	8001c22 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	f000 f8d1 	bl	8001dc2 <HAL_TIM_IC_CaptureCallback>
 8001c20:	e005      	b.n	8001c2e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f000 f8c4 	bl	8001db0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c28:	6878      	ldr	r0, [r7, #4]
 8001c2a:	f000 f8d3 	bl	8001dd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2200      	movs	r2, #0
 8001c32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	f003 0304 	and.w	r3, r3, #4
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d020      	beq.n	8001c80 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	f003 0304 	and.w	r3, r3, #4
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d01b      	beq.n	8001c80 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	f06f 0204 	mvn.w	r2, #4
 8001c50:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2202      	movs	r2, #2
 8001c56:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	699b      	ldr	r3, [r3, #24]
 8001c5e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d003      	beq.n	8001c6e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c66:	6878      	ldr	r0, [r7, #4]
 8001c68:	f000 f8ab 	bl	8001dc2 <HAL_TIM_IC_CaptureCallback>
 8001c6c:	e005      	b.n	8001c7a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c6e:	6878      	ldr	r0, [r7, #4]
 8001c70:	f000 f89e 	bl	8001db0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	f000 f8ad 	bl	8001dd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001c80:	68bb      	ldr	r3, [r7, #8]
 8001c82:	f003 0308 	and.w	r3, r3, #8
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d020      	beq.n	8001ccc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	f003 0308 	and.w	r3, r3, #8
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d01b      	beq.n	8001ccc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f06f 0208 	mvn.w	r2, #8
 8001c9c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2204      	movs	r2, #4
 8001ca2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	69db      	ldr	r3, [r3, #28]
 8001caa:	f003 0303 	and.w	r3, r3, #3
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d003      	beq.n	8001cba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f000 f885 	bl	8001dc2 <HAL_TIM_IC_CaptureCallback>
 8001cb8:	e005      	b.n	8001cc6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f000 f878 	bl	8001db0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cc0:	6878      	ldr	r0, [r7, #4]
 8001cc2:	f000 f887 	bl	8001dd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2200      	movs	r2, #0
 8001cca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	f003 0310 	and.w	r3, r3, #16
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d020      	beq.n	8001d18 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	f003 0310 	and.w	r3, r3, #16
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d01b      	beq.n	8001d18 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f06f 0210 	mvn.w	r2, #16
 8001ce8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2208      	movs	r2, #8
 8001cee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	69db      	ldr	r3, [r3, #28]
 8001cf6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d003      	beq.n	8001d06 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f000 f85f 	bl	8001dc2 <HAL_TIM_IC_CaptureCallback>
 8001d04:	e005      	b.n	8001d12 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	f000 f852 	bl	8001db0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f000 f861 	bl	8001dd4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2200      	movs	r2, #0
 8001d16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	f003 0301 	and.w	r3, r3, #1
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d00c      	beq.n	8001d3c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	f003 0301 	and.w	r3, r3, #1
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d007      	beq.n	8001d3c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f06f 0201 	mvn.w	r2, #1
 8001d34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d36:	6878      	ldr	r0, [r7, #4]
 8001d38:	f7fe fada 	bl	80002f0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d00c      	beq.n	8001d60 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	d007      	beq.n	8001d60 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001d58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001d5a:	6878      	ldr	r0, [r7, #4]
 8001d5c:	f000 f8c3 	bl	8001ee6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d00c      	beq.n	8001d84 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d007      	beq.n	8001d84 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001d7c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001d7e:	6878      	ldr	r0, [r7, #4]
 8001d80:	f000 f831 	bl	8001de6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	f003 0320 	and.w	r3, r3, #32
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d00c      	beq.n	8001da8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	f003 0320 	and.w	r3, r3, #32
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d007      	beq.n	8001da8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f06f 0220 	mvn.w	r2, #32
 8001da0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001da2:	6878      	ldr	r0, [r7, #4]
 8001da4:	f000 f896 	bl	8001ed4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001da8:	bf00      	nop
 8001daa:	3710      	adds	r7, #16
 8001dac:	46bd      	mov	sp, r7
 8001dae:	bd80      	pop	{r7, pc}

08001db0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001db0:	b480      	push	{r7}
 8001db2:	b083      	sub	sp, #12
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001db8:	bf00      	nop
 8001dba:	370c      	adds	r7, #12
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bc80      	pop	{r7}
 8001dc0:	4770      	bx	lr

08001dc2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	b083      	sub	sp, #12
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001dca:	bf00      	nop
 8001dcc:	370c      	adds	r7, #12
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bc80      	pop	{r7}
 8001dd2:	4770      	bx	lr

08001dd4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001ddc:	bf00      	nop
 8001dde:	370c      	adds	r7, #12
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bc80      	pop	{r7}
 8001de4:	4770      	bx	lr

08001de6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001de6:	b480      	push	{r7}
 8001de8:	b083      	sub	sp, #12
 8001dea:	af00      	add	r7, sp, #0
 8001dec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001dee:	bf00      	nop
 8001df0:	370c      	adds	r7, #12
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bc80      	pop	{r7}
 8001df6:	4770      	bx	lr

08001df8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b085      	sub	sp, #20
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	4a2f      	ldr	r2, [pc, #188]	@ (8001ec8 <TIM_Base_SetConfig+0xd0>)
 8001e0c:	4293      	cmp	r3, r2
 8001e0e:	d00b      	beq.n	8001e28 <TIM_Base_SetConfig+0x30>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e16:	d007      	beq.n	8001e28 <TIM_Base_SetConfig+0x30>
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	4a2c      	ldr	r2, [pc, #176]	@ (8001ecc <TIM_Base_SetConfig+0xd4>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d003      	beq.n	8001e28 <TIM_Base_SetConfig+0x30>
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	4a2b      	ldr	r2, [pc, #172]	@ (8001ed0 <TIM_Base_SetConfig+0xd8>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d108      	bne.n	8001e3a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001e2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	68fa      	ldr	r2, [r7, #12]
 8001e36:	4313      	orrs	r3, r2
 8001e38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	4a22      	ldr	r2, [pc, #136]	@ (8001ec8 <TIM_Base_SetConfig+0xd0>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d00b      	beq.n	8001e5a <TIM_Base_SetConfig+0x62>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001e48:	d007      	beq.n	8001e5a <TIM_Base_SetConfig+0x62>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4a1f      	ldr	r2, [pc, #124]	@ (8001ecc <TIM_Base_SetConfig+0xd4>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d003      	beq.n	8001e5a <TIM_Base_SetConfig+0x62>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4a1e      	ldr	r2, [pc, #120]	@ (8001ed0 <TIM_Base_SetConfig+0xd8>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d108      	bne.n	8001e6c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001e60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	68db      	ldr	r3, [r3, #12]
 8001e66:	68fa      	ldr	r2, [r7, #12]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	695b      	ldr	r3, [r3, #20]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	68fa      	ldr	r2, [r7, #12]
 8001e7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e80:	683b      	ldr	r3, [r7, #0]
 8001e82:	689a      	ldr	r2, [r3, #8]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001e88:	683b      	ldr	r3, [r7, #0]
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	4a0d      	ldr	r2, [pc, #52]	@ (8001ec8 <TIM_Base_SetConfig+0xd0>)
 8001e94:	4293      	cmp	r3, r2
 8001e96:	d103      	bne.n	8001ea0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001e98:	683b      	ldr	r3, [r7, #0]
 8001e9a:	691a      	ldr	r2, [r3, #16]
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	691b      	ldr	r3, [r3, #16]
 8001eaa:	f003 0301 	and.w	r3, r3, #1
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d005      	beq.n	8001ebe <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	691b      	ldr	r3, [r3, #16]
 8001eb6:	f023 0201 	bic.w	r2, r3, #1
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	611a      	str	r2, [r3, #16]
  }
}
 8001ebe:	bf00      	nop
 8001ec0:	3714      	adds	r7, #20
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr
 8001ec8:	40012c00 	.word	0x40012c00
 8001ecc:	40000400 	.word	0x40000400
 8001ed0:	40000800 	.word	0x40000800

08001ed4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001edc:	bf00      	nop
 8001ede:	370c      	adds	r7, #12
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bc80      	pop	{r7}
 8001ee4:	4770      	bx	lr

08001ee6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001ee6:	b480      	push	{r7}
 8001ee8:	b083      	sub	sp, #12
 8001eea:	af00      	add	r7, sp, #0
 8001eec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001eee:	bf00      	nop
 8001ef0:	370c      	adds	r7, #12
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bc80      	pop	{r7}
 8001ef6:	4770      	bx	lr

08001ef8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d101      	bne.n	8001f0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e042      	b.n	8001f90 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d106      	bne.n	8001f24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f7fe fbca 	bl	80006b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2224      	movs	r2, #36	@ 0x24
 8001f28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	68da      	ldr	r2, [r3, #12]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001f3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	f000 f82b 	bl	8001f98 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	691a      	ldr	r2, [r3, #16]
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001f50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	695a      	ldr	r2, [r3, #20]
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001f60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	68da      	ldr	r2, [r3, #12]
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001f70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2200      	movs	r2, #0
 8001f76:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2220      	movs	r2, #32
 8001f7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2220      	movs	r2, #32
 8001f84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001f8e:	2300      	movs	r3, #0
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3708      	adds	r7, #8
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	691b      	ldr	r3, [r3, #16]
 8001fa6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	68da      	ldr	r2, [r3, #12]
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	430a      	orrs	r2, r1
 8001fb4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	689a      	ldr	r2, [r3, #8]
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	691b      	ldr	r3, [r3, #16]
 8001fbe:	431a      	orrs	r2, r3
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	695b      	ldr	r3, [r3, #20]
 8001fc4:	4313      	orrs	r3, r2
 8001fc6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	68db      	ldr	r3, [r3, #12]
 8001fce:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8001fd2:	f023 030c 	bic.w	r3, r3, #12
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	6812      	ldr	r2, [r2, #0]
 8001fda:	68b9      	ldr	r1, [r7, #8]
 8001fdc:	430b      	orrs	r3, r1
 8001fde:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	695b      	ldr	r3, [r3, #20]
 8001fe6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	699a      	ldr	r2, [r3, #24]
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	430a      	orrs	r2, r1
 8001ff4:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	4a2c      	ldr	r2, [pc, #176]	@ (80020ac <UART_SetConfig+0x114>)
 8001ffc:	4293      	cmp	r3, r2
 8001ffe:	d103      	bne.n	8002008 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002000:	f7ff fa58 	bl	80014b4 <HAL_RCC_GetPCLK2Freq>
 8002004:	60f8      	str	r0, [r7, #12]
 8002006:	e002      	b.n	800200e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002008:	f7ff fa40 	bl	800148c <HAL_RCC_GetPCLK1Freq>
 800200c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800200e:	68fa      	ldr	r2, [r7, #12]
 8002010:	4613      	mov	r3, r2
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	4413      	add	r3, r2
 8002016:	009a      	lsls	r2, r3, #2
 8002018:	441a      	add	r2, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	009b      	lsls	r3, r3, #2
 8002020:	fbb2 f3f3 	udiv	r3, r2, r3
 8002024:	4a22      	ldr	r2, [pc, #136]	@ (80020b0 <UART_SetConfig+0x118>)
 8002026:	fba2 2303 	umull	r2, r3, r2, r3
 800202a:	095b      	lsrs	r3, r3, #5
 800202c:	0119      	lsls	r1, r3, #4
 800202e:	68fa      	ldr	r2, [r7, #12]
 8002030:	4613      	mov	r3, r2
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	4413      	add	r3, r2
 8002036:	009a      	lsls	r2, r3, #2
 8002038:	441a      	add	r2, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	009b      	lsls	r3, r3, #2
 8002040:	fbb2 f2f3 	udiv	r2, r2, r3
 8002044:	4b1a      	ldr	r3, [pc, #104]	@ (80020b0 <UART_SetConfig+0x118>)
 8002046:	fba3 0302 	umull	r0, r3, r3, r2
 800204a:	095b      	lsrs	r3, r3, #5
 800204c:	2064      	movs	r0, #100	@ 0x64
 800204e:	fb00 f303 	mul.w	r3, r0, r3
 8002052:	1ad3      	subs	r3, r2, r3
 8002054:	011b      	lsls	r3, r3, #4
 8002056:	3332      	adds	r3, #50	@ 0x32
 8002058:	4a15      	ldr	r2, [pc, #84]	@ (80020b0 <UART_SetConfig+0x118>)
 800205a:	fba2 2303 	umull	r2, r3, r2, r3
 800205e:	095b      	lsrs	r3, r3, #5
 8002060:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002064:	4419      	add	r1, r3
 8002066:	68fa      	ldr	r2, [r7, #12]
 8002068:	4613      	mov	r3, r2
 800206a:	009b      	lsls	r3, r3, #2
 800206c:	4413      	add	r3, r2
 800206e:	009a      	lsls	r2, r3, #2
 8002070:	441a      	add	r2, r3
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	685b      	ldr	r3, [r3, #4]
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	fbb2 f2f3 	udiv	r2, r2, r3
 800207c:	4b0c      	ldr	r3, [pc, #48]	@ (80020b0 <UART_SetConfig+0x118>)
 800207e:	fba3 0302 	umull	r0, r3, r3, r2
 8002082:	095b      	lsrs	r3, r3, #5
 8002084:	2064      	movs	r0, #100	@ 0x64
 8002086:	fb00 f303 	mul.w	r3, r0, r3
 800208a:	1ad3      	subs	r3, r2, r3
 800208c:	011b      	lsls	r3, r3, #4
 800208e:	3332      	adds	r3, #50	@ 0x32
 8002090:	4a07      	ldr	r2, [pc, #28]	@ (80020b0 <UART_SetConfig+0x118>)
 8002092:	fba2 2303 	umull	r2, r3, r2, r3
 8002096:	095b      	lsrs	r3, r3, #5
 8002098:	f003 020f 	and.w	r2, r3, #15
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	440a      	add	r2, r1
 80020a2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80020a4:	bf00      	nop
 80020a6:	3710      	adds	r7, #16
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	40013800 	.word	0x40013800
 80020b0:	51eb851f 	.word	0x51eb851f

080020b4 <GUI_sprintf_char>:
    LCD_WR_DATA(color);
}

// 
void GUI_sprintf_char(uint8_t x, uint16_t y, uint8_t value, uint8_t size, uint16_t dcolor, uint16_t bgcolor, uint8_t mode)
{
 80020b4:	b590      	push	{r4, r7, lr}
 80020b6:	b087      	sub	sp, #28
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	4604      	mov	r4, r0
 80020bc:	4608      	mov	r0, r1
 80020be:	4611      	mov	r1, r2
 80020c0:	461a      	mov	r2, r3
 80020c2:	4623      	mov	r3, r4
 80020c4:	71fb      	strb	r3, [r7, #7]
 80020c6:	4603      	mov	r3, r0
 80020c8:	80bb      	strh	r3, [r7, #4]
 80020ca:	460b      	mov	r3, r1
 80020cc:	71bb      	strb	r3, [r7, #6]
 80020ce:	4613      	mov	r3, r2
 80020d0:	70fb      	strb	r3, [r7, #3]
    uint8_t i, j;
    uint8_t *temp = (uint8_t *)zifu816;
 80020d2:	4b46      	ldr	r3, [pc, #280]	@ (80021ec <GUI_sprintf_char+0x138>)
 80020d4:	613b      	str	r3, [r7, #16]
    uint16_t pixel_x, pixel_y;

    // ASCII 32~127
    if(value < 32 || value > 127) return;
 80020d6:	79bb      	ldrb	r3, [r7, #6]
 80020d8:	2b1f      	cmp	r3, #31
 80020da:	f240 8083 	bls.w	80021e4 <GUI_sprintf_char+0x130>
 80020de:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	db7e      	blt.n	80021e4 <GUI_sprintf_char+0x130>
    temp += (value - 32) * 16; // 
 80020e6:	79bb      	ldrb	r3, [r7, #6]
 80020e8:	3b20      	subs	r3, #32
 80020ea:	011b      	lsls	r3, r3, #4
 80020ec:	461a      	mov	r2, r3
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	4413      	add	r3, r2
 80020f2:	613b      	str	r3, [r7, #16]

    // 
    if(mode == 0) // 8x16
 80020f4:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80020f8:	2b00      	cmp	r3, #0
 80020fa:	d119      	bne.n	8002130 <GUI_sprintf_char+0x7c>
        LCD_Address_Set(x, y, x + 8*size - 1, y + 16*size - 1);
 80020fc:	79fb      	ldrb	r3, [r7, #7]
 80020fe:	b298      	uxth	r0, r3
 8002100:	79fb      	ldrb	r3, [r7, #7]
 8002102:	b29a      	uxth	r2, r3
 8002104:	78fb      	ldrb	r3, [r7, #3]
 8002106:	b29b      	uxth	r3, r3
 8002108:	00db      	lsls	r3, r3, #3
 800210a:	b29b      	uxth	r3, r3
 800210c:	4413      	add	r3, r2
 800210e:	b29b      	uxth	r3, r3
 8002110:	3b01      	subs	r3, #1
 8002112:	b29c      	uxth	r4, r3
 8002114:	78fb      	ldrb	r3, [r7, #3]
 8002116:	b29b      	uxth	r3, r3
 8002118:	011b      	lsls	r3, r3, #4
 800211a:	b29a      	uxth	r2, r3
 800211c:	88bb      	ldrh	r3, [r7, #4]
 800211e:	4413      	add	r3, r2
 8002120:	b29b      	uxth	r3, r3
 8002122:	3b01      	subs	r3, #1
 8002124:	b29b      	uxth	r3, r3
 8002126:	88b9      	ldrh	r1, [r7, #4]
 8002128:	4622      	mov	r2, r4
 800212a:	f000 f92f 	bl	800238c <LCD_Address_Set>
 800212e:	e018      	b.n	8002162 <GUI_sprintf_char+0xae>
    else // 16x8
        LCD_Address_Set(x, y, x + 16*size - 1, y + 8*size - 1);
 8002130:	79fb      	ldrb	r3, [r7, #7]
 8002132:	b298      	uxth	r0, r3
 8002134:	79fb      	ldrb	r3, [r7, #7]
 8002136:	b29a      	uxth	r2, r3
 8002138:	78fb      	ldrb	r3, [r7, #3]
 800213a:	b29b      	uxth	r3, r3
 800213c:	011b      	lsls	r3, r3, #4
 800213e:	b29b      	uxth	r3, r3
 8002140:	4413      	add	r3, r2
 8002142:	b29b      	uxth	r3, r3
 8002144:	3b01      	subs	r3, #1
 8002146:	b29c      	uxth	r4, r3
 8002148:	78fb      	ldrb	r3, [r7, #3]
 800214a:	b29b      	uxth	r3, r3
 800214c:	00db      	lsls	r3, r3, #3
 800214e:	b29a      	uxth	r2, r3
 8002150:	88bb      	ldrh	r3, [r7, #4]
 8002152:	4413      	add	r3, r2
 8002154:	b29b      	uxth	r3, r3
 8002156:	3b01      	subs	r3, #1
 8002158:	b29b      	uxth	r3, r3
 800215a:	88b9      	ldrh	r1, [r7, #4]
 800215c:	4622      	mov	r2, r4
 800215e:	f000 f915 	bl	800238c <LCD_Address_Set>

    // 
    for(j = 0; j < 16; j++) // 16
 8002162:	2300      	movs	r3, #0
 8002164:	75bb      	strb	r3, [r7, #22]
 8002166:	e039      	b.n	80021dc <GUI_sprintf_char+0x128>
    {
        for(pixel_y = 0; pixel_y < size; pixel_y++) // 
 8002168:	2300      	movs	r3, #0
 800216a:	81bb      	strh	r3, [r7, #12]
 800216c:	e02e      	b.n	80021cc <GUI_sprintf_char+0x118>
        {
            for(i = 0; i < 8; i++) // 8
 800216e:	2300      	movs	r3, #0
 8002170:	75fb      	strb	r3, [r7, #23]
 8002172:	e022      	b.n	80021ba <GUI_sprintf_char+0x106>
            {
                for(pixel_x = 0; pixel_x < size; pixel_x++) // 
 8002174:	2300      	movs	r3, #0
 8002176:	81fb      	strh	r3, [r7, #14]
 8002178:	e017      	b.n	80021aa <GUI_sprintf_char+0xf6>
                {
                    if((*temp & (1 << (7 - i))) != 0)
 800217a:	693b      	ldr	r3, [r7, #16]
 800217c:	781b      	ldrb	r3, [r3, #0]
 800217e:	461a      	mov	r2, r3
 8002180:	7dfb      	ldrb	r3, [r7, #23]
 8002182:	f1c3 0307 	rsb	r3, r3, #7
 8002186:	fa42 f303 	asr.w	r3, r2, r3
 800218a:	f003 0301 	and.w	r3, r3, #1
 800218e:	2b00      	cmp	r3, #0
 8002190:	d004      	beq.n	800219c <GUI_sprintf_char+0xe8>
                        LCD_WR_DATA(dcolor); // 
 8002192:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8002194:	4618      	mov	r0, r3
 8002196:	f000 f8c5 	bl	8002324 <LCD_WR_DATA>
 800219a:	e003      	b.n	80021a4 <GUI_sprintf_char+0xf0>
                    else
                        LCD_WR_DATA(bgcolor); // 
 800219c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800219e:	4618      	mov	r0, r3
 80021a0:	f000 f8c0 	bl	8002324 <LCD_WR_DATA>
                for(pixel_x = 0; pixel_x < size; pixel_x++) // 
 80021a4:	89fb      	ldrh	r3, [r7, #14]
 80021a6:	3301      	adds	r3, #1
 80021a8:	81fb      	strh	r3, [r7, #14]
 80021aa:	78fb      	ldrb	r3, [r7, #3]
 80021ac:	b29b      	uxth	r3, r3
 80021ae:	89fa      	ldrh	r2, [r7, #14]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d3e2      	bcc.n	800217a <GUI_sprintf_char+0xc6>
            for(i = 0; i < 8; i++) // 8
 80021b4:	7dfb      	ldrb	r3, [r7, #23]
 80021b6:	3301      	adds	r3, #1
 80021b8:	75fb      	strb	r3, [r7, #23]
 80021ba:	7dfb      	ldrb	r3, [r7, #23]
 80021bc:	2b07      	cmp	r3, #7
 80021be:	d9d9      	bls.n	8002174 <GUI_sprintf_char+0xc0>
                }
            }
            temp++; // 
 80021c0:	693b      	ldr	r3, [r7, #16]
 80021c2:	3301      	adds	r3, #1
 80021c4:	613b      	str	r3, [r7, #16]
        for(pixel_y = 0; pixel_y < size; pixel_y++) // 
 80021c6:	89bb      	ldrh	r3, [r7, #12]
 80021c8:	3301      	adds	r3, #1
 80021ca:	81bb      	strh	r3, [r7, #12]
 80021cc:	78fb      	ldrb	r3, [r7, #3]
 80021ce:	b29b      	uxth	r3, r3
 80021d0:	89ba      	ldrh	r2, [r7, #12]
 80021d2:	429a      	cmp	r2, r3
 80021d4:	d3cb      	bcc.n	800216e <GUI_sprintf_char+0xba>
    for(j = 0; j < 16; j++) // 16
 80021d6:	7dbb      	ldrb	r3, [r7, #22]
 80021d8:	3301      	adds	r3, #1
 80021da:	75bb      	strb	r3, [r7, #22]
 80021dc:	7dbb      	ldrb	r3, [r7, #22]
 80021de:	2b0f      	cmp	r3, #15
 80021e0:	d9c2      	bls.n	8002168 <GUI_sprintf_char+0xb4>
 80021e2:	e000      	b.n	80021e6 <GUI_sprintf_char+0x132>
    if(value < 32 || value > 127) return;
 80021e4:	bf00      	nop
        }
    }
}
 80021e6:	371c      	adds	r7, #28
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd90      	pop	{r4, r7, pc}
 80021ec:	08003034 	.word	0x08003034

080021f0 <GUI_sprintf_string>:

// 
void GUI_sprintf_string(uint8_t x1, uint16_t y1, uint8_t *str, int16_t len, uint8_t size, uint16_t dcolor, uint16_t bgcolor)
{
 80021f0:	b590      	push	{r4, r7, lr}
 80021f2:	b08b      	sub	sp, #44	@ 0x2c
 80021f4:	af04      	add	r7, sp, #16
 80021f6:	60ba      	str	r2, [r7, #8]
 80021f8:	461a      	mov	r2, r3
 80021fa:	4603      	mov	r3, r0
 80021fc:	73fb      	strb	r3, [r7, #15]
 80021fe:	460b      	mov	r3, r1
 8002200:	81bb      	strh	r3, [r7, #12]
 8002202:	4613      	mov	r3, r2
 8002204:	80fb      	strh	r3, [r7, #6]
    uint8_t char_width = 8 * size; // 
 8002206:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800220a:	00db      	lsls	r3, r3, #3
 800220c:	75fb      	strb	r3, [r7, #23]

    while(*str && len-- > 0)
 800220e:	e022      	b.n	8002256 <GUI_sprintf_string+0x66>
    {
        if(*str >= 0x20 && *str < 0x80) // ASCII
 8002210:	68bb      	ldr	r3, [r7, #8]
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	2b1f      	cmp	r3, #31
 8002216:	d91b      	bls.n	8002250 <GUI_sprintf_string+0x60>
 8002218:	68bb      	ldr	r3, [r7, #8]
 800221a:	781b      	ldrb	r3, [r3, #0]
 800221c:	b25b      	sxtb	r3, r3
 800221e:	2b00      	cmp	r3, #0
 8002220:	db16      	blt.n	8002250 <GUI_sprintf_string+0x60>
        {
            GUI_sprintf_char(x1, y1, *str, size, dcolor, bgcolor, 0);
 8002222:	68bb      	ldr	r3, [r7, #8]
 8002224:	781a      	ldrb	r2, [r3, #0]
 8002226:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 800222a:	89b9      	ldrh	r1, [r7, #12]
 800222c:	7bf8      	ldrb	r0, [r7, #15]
 800222e:	2300      	movs	r3, #0
 8002230:	9302      	str	r3, [sp, #8]
 8002232:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8002234:	9301      	str	r3, [sp, #4]
 8002236:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8002238:	9300      	str	r3, [sp, #0]
 800223a:	4623      	mov	r3, r4
 800223c:	f7ff ff3a 	bl	80020b4 <GUI_sprintf_char>
            x1 += char_width; // 
 8002240:	7bfa      	ldrb	r2, [r7, #15]
 8002242:	7dfb      	ldrb	r3, [r7, #23]
 8002244:	4413      	add	r3, r2
 8002246:	73fb      	strb	r3, [r7, #15]
            str++;
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	3301      	adds	r3, #1
 800224c:	60bb      	str	r3, [r7, #8]
 800224e:	e002      	b.n	8002256 <GUI_sprintf_string+0x66>
        }
        else
        {
            str++; // 
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	3301      	adds	r3, #1
 8002254:	60bb      	str	r3, [r7, #8]
    while(*str && len-- > 0)
 8002256:	68bb      	ldr	r3, [r7, #8]
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d007      	beq.n	800226e <GUI_sprintf_string+0x7e>
 800225e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002262:	b29a      	uxth	r2, r3
 8002264:	3a01      	subs	r2, #1
 8002266:	b292      	uxth	r2, r2
 8002268:	80fa      	strh	r2, [r7, #6]
 800226a:	2b00      	cmp	r3, #0
 800226c:	dcd0      	bgt.n	8002210 <GUI_sprintf_string+0x20>
        }
    }
}
 800226e:	bf00      	nop
 8002270:	371c      	adds	r7, #28
 8002272:	46bd      	mov	sp, r7
 8002274:	bd90      	pop	{r4, r7, pc}

08002276 <LCD_Clear>:

// 
void LCD_Clear(uint16_t color)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	b084      	sub	sp, #16
 800227a:	af00      	add	r7, sp, #0
 800227c:	4603      	mov	r3, r0
 800227e:	80fb      	strh	r3, [r7, #6]
    uint32_t i;
    uint32_t total_pixels = (uint32_t)LCD_W * LCD_H; // 
 8002280:	f44f 5348 	mov.w	r3, #12800	@ 0x3200
 8002284:	60bb      	str	r3, [r7, #8]

    LCD_Address_Set(0, 0, LCD_W - 1, LCD_H - 1);
 8002286:	234f      	movs	r3, #79	@ 0x4f
 8002288:	229f      	movs	r2, #159	@ 0x9f
 800228a:	2100      	movs	r1, #0
 800228c:	2000      	movs	r0, #0
 800228e:	f000 f87d 	bl	800238c <LCD_Address_Set>
    // 
    for(i = 0; i < total_pixels; i++)
 8002292:	2300      	movs	r3, #0
 8002294:	60fb      	str	r3, [r7, #12]
 8002296:	e006      	b.n	80022a6 <LCD_Clear+0x30>
    {
        LCD_WR_DATA(color);
 8002298:	88fb      	ldrh	r3, [r7, #6]
 800229a:	4618      	mov	r0, r3
 800229c:	f000 f842 	bl	8002324 <LCD_WR_DATA>
    for(i = 0; i < total_pixels; i++)
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	3301      	adds	r3, #1
 80022a4:	60fb      	str	r3, [r7, #12]
 80022a6:	68fa      	ldr	r2, [r7, #12]
 80022a8:	68bb      	ldr	r3, [r7, #8]
 80022aa:	429a      	cmp	r2, r3
 80022ac:	d3f4      	bcc.n	8002298 <LCD_Clear+0x22>
    }
}
 80022ae:	bf00      	nop
 80022b0:	bf00      	nop
 80022b2:	3710      	adds	r7, #16
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bd80      	pop	{r7, pc}

080022b8 <LCD_Writ_Bus>:
      LCD spi
      dat  
        
******************************************************************************/
void LCD_Writ_Bus(uint8_t dat)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	4603      	mov	r3, r0
 80022c0:	71fb      	strb	r3, [r7, #7]
	// FreeRTOS
	LCD_CS_ENABLE();  //
 80022c2:	2200      	movs	r2, #0
 80022c4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80022c8:	4809      	ldr	r0, [pc, #36]	@ (80022f0 <LCD_Writ_Bus+0x38>)
 80022ca:	f7fe fcfd 	bl	8000cc8 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &dat, 1, HAL_MAX_DELAY);
 80022ce:	1df9      	adds	r1, r7, #7
 80022d0:	f04f 33ff 	mov.w	r3, #4294967295
 80022d4:	2201      	movs	r2, #1
 80022d6:	4807      	ldr	r0, [pc, #28]	@ (80022f4 <LCD_Writ_Bus+0x3c>)
 80022d8:	f7ff f9d2 	bl	8001680 <HAL_SPI_Transmit>
	LCD_CS_DISABLE();  //
 80022dc:	2201      	movs	r2, #1
 80022de:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80022e2:	4803      	ldr	r0, [pc, #12]	@ (80022f0 <LCD_Writ_Bus+0x38>)
 80022e4:	f7fe fcf0 	bl	8000cc8 <HAL_GPIO_WritePin>
}
 80022e8:	bf00      	nop
 80022ea:	3708      	adds	r7, #8
 80022ec:	46bd      	mov	sp, r7
 80022ee:	bd80      	pop	{r7, pc}
 80022f0:	40010c00 	.word	0x40010c00
 80022f4:	20000078 	.word	0x20000078

080022f8 <LCD_WR_DATA8>:
      LCD
      dat 
        
******************************************************************************/
void LCD_WR_DATA8(uint8_t dat)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	4603      	mov	r3, r0
 8002300:	71fb      	strb	r3, [r7, #7]
	LCD_DC_DATA_MODE();//
 8002302:	2201      	movs	r2, #1
 8002304:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002308:	4805      	ldr	r0, [pc, #20]	@ (8002320 <LCD_WR_DATA8+0x28>)
 800230a:	f7fe fcdd 	bl	8000cc8 <HAL_GPIO_WritePin>
	LCD_Writ_Bus(dat);
 800230e:	79fb      	ldrb	r3, [r7, #7]
 8002310:	4618      	mov	r0, r3
 8002312:	f7ff ffd1 	bl	80022b8 <LCD_Writ_Bus>
}
 8002316:	bf00      	nop
 8002318:	3708      	adds	r7, #8
 800231a:	46bd      	mov	sp, r7
 800231c:	bd80      	pop	{r7, pc}
 800231e:	bf00      	nop
 8002320:	40010c00 	.word	0x40010c00

08002324 <LCD_WR_DATA>:
      LCD
      dat 
        
******************************************************************************/
void LCD_WR_DATA(uint16_t dat)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b082      	sub	sp, #8
 8002328:	af00      	add	r7, sp, #0
 800232a:	4603      	mov	r3, r0
 800232c:	80fb      	strh	r3, [r7, #6]
	LCD_DC_DATA_MODE();//
 800232e:	2201      	movs	r2, #1
 8002330:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002334:	4809      	ldr	r0, [pc, #36]	@ (800235c <LCD_WR_DATA+0x38>)
 8002336:	f7fe fcc7 	bl	8000cc8 <HAL_GPIO_WritePin>
	LCD_Writ_Bus(dat>>8);
 800233a:	88fb      	ldrh	r3, [r7, #6]
 800233c:	0a1b      	lsrs	r3, r3, #8
 800233e:	b29b      	uxth	r3, r3
 8002340:	b2db      	uxtb	r3, r3
 8002342:	4618      	mov	r0, r3
 8002344:	f7ff ffb8 	bl	80022b8 <LCD_Writ_Bus>
	LCD_Writ_Bus(dat);
 8002348:	88fb      	ldrh	r3, [r7, #6]
 800234a:	b2db      	uxtb	r3, r3
 800234c:	4618      	mov	r0, r3
 800234e:	f7ff ffb3 	bl	80022b8 <LCD_Writ_Bus>
}
 8002352:	bf00      	nop
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
 800235a:	bf00      	nop
 800235c:	40010c00 	.word	0x40010c00

08002360 <LCD_WR_REG>:
      LCD
      dat 
        
******************************************************************************/
void LCD_WR_REG(uint8_t dat)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	4603      	mov	r3, r0
 8002368:	71fb      	strb	r3, [r7, #7]
	LCD_DC_CMD_MODE();//
 800236a:	2200      	movs	r2, #0
 800236c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8002370:	4805      	ldr	r0, [pc, #20]	@ (8002388 <LCD_WR_REG+0x28>)
 8002372:	f7fe fca9 	bl	8000cc8 <HAL_GPIO_WritePin>
	LCD_Writ_Bus(dat);
 8002376:	79fb      	ldrb	r3, [r7, #7]
 8002378:	4618      	mov	r0, r3
 800237a:	f7ff ff9d 	bl	80022b8 <LCD_Writ_Bus>
}
 800237e:	bf00      	nop
 8002380:	3708      	adds	r7, #8
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40010c00 	.word	0x40010c00

0800238c <LCD_Address_Set>:
      x1,x2 
                y1,y2 
        
******************************************************************************/
void LCD_Address_Set(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 800238c:	b590      	push	{r4, r7, lr}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	4604      	mov	r4, r0
 8002394:	4608      	mov	r0, r1
 8002396:	4611      	mov	r1, r2
 8002398:	461a      	mov	r2, r3
 800239a:	4623      	mov	r3, r4
 800239c:	80fb      	strh	r3, [r7, #6]
 800239e:	4603      	mov	r3, r0
 80023a0:	80bb      	strh	r3, [r7, #4]
 80023a2:	460b      	mov	r3, r1
 80023a4:	807b      	strh	r3, [r7, #2]
 80023a6:	4613      	mov	r3, r2
 80023a8:	803b      	strh	r3, [r7, #0]
		LCD_WR_DATA(y2+1);
		LCD_WR_REG(0x2c);//
	}
	else if(USE_HORIZONTAL==2)
	{
		LCD_WR_REG(0x2a);//
 80023aa:	202a      	movs	r0, #42	@ 0x2a
 80023ac:	f7ff ffd8 	bl	8002360 <LCD_WR_REG>
		LCD_WR_DATA(x1+1);
 80023b0:	88fb      	ldrh	r3, [r7, #6]
 80023b2:	3301      	adds	r3, #1
 80023b4:	b29b      	uxth	r3, r3
 80023b6:	4618      	mov	r0, r3
 80023b8:	f7ff ffb4 	bl	8002324 <LCD_WR_DATA>
		LCD_WR_DATA(x2+1);
 80023bc:	887b      	ldrh	r3, [r7, #2]
 80023be:	3301      	adds	r3, #1
 80023c0:	b29b      	uxth	r3, r3
 80023c2:	4618      	mov	r0, r3
 80023c4:	f7ff ffae 	bl	8002324 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);//
 80023c8:	202b      	movs	r0, #43	@ 0x2b
 80023ca:	f7ff ffc9 	bl	8002360 <LCD_WR_REG>
		LCD_WR_DATA(y1+26);
 80023ce:	88bb      	ldrh	r3, [r7, #4]
 80023d0:	331a      	adds	r3, #26
 80023d2:	b29b      	uxth	r3, r3
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7ff ffa5 	bl	8002324 <LCD_WR_DATA>
		LCD_WR_DATA(y2+26);
 80023da:	883b      	ldrh	r3, [r7, #0]
 80023dc:	331a      	adds	r3, #26
 80023de:	b29b      	uxth	r3, r3
 80023e0:	4618      	mov	r0, r3
 80023e2:	f7ff ff9f 	bl	8002324 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);//
 80023e6:	202c      	movs	r0, #44	@ 0x2c
 80023e8:	f7ff ffba 	bl	8002360 <LCD_WR_REG>
		LCD_WR_REG(0x2b);//
		LCD_WR_DATA(y1+26);
		LCD_WR_DATA(y2+26);
		LCD_WR_REG(0x2c);//
	}
}
 80023ec:	bf00      	nop
 80023ee:	370c      	adds	r7, #12
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd90      	pop	{r4, r7, pc}

080023f4 <LCD_Init>:

void LCD_Init(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	af00      	add	r7, sp, #0
    LCD_RST_START();
 80023f8:	2200      	movs	r2, #0
 80023fa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80023fe:	487a      	ldr	r0, [pc, #488]	@ (80025e8 <LCD_Init+0x1f4>)
 8002400:	f7fe fc62 	bl	8000cc8 <HAL_GPIO_WritePin>
    my_delay_ms(200); // delay_msTimer_Delay_ms
 8002404:	20c8      	movs	r0, #200	@ 0xc8
 8002406:	f000 f929 	bl	800265c <my_delay_ms>
    LCD_RST_END();
 800240a:	2201      	movs	r2, #1
 800240c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002410:	4875      	ldr	r0, [pc, #468]	@ (80025e8 <LCD_Init+0x1f4>)
 8002412:	f7fe fc59 	bl	8000cc8 <HAL_GPIO_WritePin>

    my_delay_ms(20);
 8002416:	2014      	movs	r0, #20
 8002418:	f000 f920 	bl	800265c <my_delay_ms>

    LCD_WR_REG(0x11);
 800241c:	2011      	movs	r0, #17
 800241e:	f7ff ff9f 	bl	8002360 <LCD_WR_REG>
    my_delay_ms(100);
 8002422:	2064      	movs	r0, #100	@ 0x64
 8002424:	f000 f91a 	bl	800265c <my_delay_ms>

	LCD_WR_REG(0x21);
 8002428:	2021      	movs	r0, #33	@ 0x21
 800242a:	f7ff ff99 	bl	8002360 <LCD_WR_REG>

	LCD_WR_REG(0xB1);
 800242e:	20b1      	movs	r0, #177	@ 0xb1
 8002430:	f7ff ff96 	bl	8002360 <LCD_WR_REG>
	LCD_WR_DATA8(0x05);
 8002434:	2005      	movs	r0, #5
 8002436:	f7ff ff5f 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3A);
 800243a:	203a      	movs	r0, #58	@ 0x3a
 800243c:	f7ff ff5c 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3A);
 8002440:	203a      	movs	r0, #58	@ 0x3a
 8002442:	f7ff ff59 	bl	80022f8 <LCD_WR_DATA8>

	LCD_WR_REG(0xB2);
 8002446:	20b2      	movs	r0, #178	@ 0xb2
 8002448:	f7ff ff8a 	bl	8002360 <LCD_WR_REG>
	LCD_WR_DATA8(0x05);
 800244c:	2005      	movs	r0, #5
 800244e:	f7ff ff53 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3A);
 8002452:	203a      	movs	r0, #58	@ 0x3a
 8002454:	f7ff ff50 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3A);
 8002458:	203a      	movs	r0, #58	@ 0x3a
 800245a:	f7ff ff4d 	bl	80022f8 <LCD_WR_DATA8>

	LCD_WR_REG(0xB3);
 800245e:	20b3      	movs	r0, #179	@ 0xb3
 8002460:	f7ff ff7e 	bl	8002360 <LCD_WR_REG>
	LCD_WR_DATA8(0x05);
 8002464:	2005      	movs	r0, #5
 8002466:	f7ff ff47 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3A);
 800246a:	203a      	movs	r0, #58	@ 0x3a
 800246c:	f7ff ff44 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3A);
 8002470:	203a      	movs	r0, #58	@ 0x3a
 8002472:	f7ff ff41 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x05);
 8002476:	2005      	movs	r0, #5
 8002478:	f7ff ff3e 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3A);
 800247c:	203a      	movs	r0, #58	@ 0x3a
 800247e:	f7ff ff3b 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x3A);
 8002482:	203a      	movs	r0, #58	@ 0x3a
 8002484:	f7ff ff38 	bl	80022f8 <LCD_WR_DATA8>

	LCD_WR_REG(0xB4);
 8002488:	20b4      	movs	r0, #180	@ 0xb4
 800248a:	f7ff ff69 	bl	8002360 <LCD_WR_REG>
	LCD_WR_DATA8(0x03);
 800248e:	2003      	movs	r0, #3
 8002490:	f7ff ff32 	bl	80022f8 <LCD_WR_DATA8>

	LCD_WR_REG(0xC0);
 8002494:	20c0      	movs	r0, #192	@ 0xc0
 8002496:	f7ff ff63 	bl	8002360 <LCD_WR_REG>
	LCD_WR_DATA8(0x62);
 800249a:	2062      	movs	r0, #98	@ 0x62
 800249c:	f7ff ff2c 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x02);
 80024a0:	2002      	movs	r0, #2
 80024a2:	f7ff ff29 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x04);
 80024a6:	2004      	movs	r0, #4
 80024a8:	f7ff ff26 	bl	80022f8 <LCD_WR_DATA8>

	LCD_WR_REG(0xC1);
 80024ac:	20c1      	movs	r0, #193	@ 0xc1
 80024ae:	f7ff ff57 	bl	8002360 <LCD_WR_REG>
	LCD_WR_DATA8(0xC0);
 80024b2:	20c0      	movs	r0, #192	@ 0xc0
 80024b4:	f7ff ff20 	bl	80022f8 <LCD_WR_DATA8>

	LCD_WR_REG(0xC2);
 80024b8:	20c2      	movs	r0, #194	@ 0xc2
 80024ba:	f7ff ff51 	bl	8002360 <LCD_WR_REG>
	LCD_WR_DATA8(0x0D);
 80024be:	200d      	movs	r0, #13
 80024c0:	f7ff ff1a 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x00);
 80024c4:	2000      	movs	r0, #0
 80024c6:	f7ff ff17 	bl	80022f8 <LCD_WR_DATA8>

	LCD_WR_REG(0xC3);
 80024ca:	20c3      	movs	r0, #195	@ 0xc3
 80024cc:	f7ff ff48 	bl	8002360 <LCD_WR_REG>
	LCD_WR_DATA8(0x8D);
 80024d0:	208d      	movs	r0, #141	@ 0x8d
 80024d2:	f7ff ff11 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x6A);
 80024d6:	206a      	movs	r0, #106	@ 0x6a
 80024d8:	f7ff ff0e 	bl	80022f8 <LCD_WR_DATA8>

	LCD_WR_REG(0xC4);
 80024dc:	20c4      	movs	r0, #196	@ 0xc4
 80024de:	f7ff ff3f 	bl	8002360 <LCD_WR_REG>
	LCD_WR_DATA8(0x8D);
 80024e2:	208d      	movs	r0, #141	@ 0x8d
 80024e4:	f7ff ff08 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0xEE);
 80024e8:	20ee      	movs	r0, #238	@ 0xee
 80024ea:	f7ff ff05 	bl	80022f8 <LCD_WR_DATA8>

	LCD_WR_REG(0xC5);  /*VCOM*/
 80024ee:	20c5      	movs	r0, #197	@ 0xc5
 80024f0:	f7ff ff36 	bl	8002360 <LCD_WR_REG>
	LCD_WR_DATA8(0x0E);
 80024f4:	200e      	movs	r0, #14
 80024f6:	f7ff feff 	bl	80022f8 <LCD_WR_DATA8>

	LCD_WR_REG(0xE0);
 80024fa:	20e0      	movs	r0, #224	@ 0xe0
 80024fc:	f7ff ff30 	bl	8002360 <LCD_WR_REG>
	LCD_WR_DATA8(0x10);
 8002500:	2010      	movs	r0, #16
 8002502:	f7ff fef9 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0E);
 8002506:	200e      	movs	r0, #14
 8002508:	f7ff fef6 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x02);
 800250c:	2002      	movs	r0, #2
 800250e:	f7ff fef3 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x03);
 8002512:	2003      	movs	r0, #3
 8002514:	f7ff fef0 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0E);
 8002518:	200e      	movs	r0, #14
 800251a:	f7ff feed 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x07);
 800251e:	2007      	movs	r0, #7
 8002520:	f7ff feea 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x02);
 8002524:	2002      	movs	r0, #2
 8002526:	f7ff fee7 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x07);
 800252a:	2007      	movs	r0, #7
 800252c:	f7ff fee4 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0A);
 8002530:	200a      	movs	r0, #10
 8002532:	f7ff fee1 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x12);
 8002536:	2012      	movs	r0, #18
 8002538:	f7ff fede 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x27);
 800253c:	2027      	movs	r0, #39	@ 0x27
 800253e:	f7ff fedb 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x37);
 8002542:	2037      	movs	r0, #55	@ 0x37
 8002544:	f7ff fed8 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x00);
 8002548:	2000      	movs	r0, #0
 800254a:	f7ff fed5 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0D);
 800254e:	200d      	movs	r0, #13
 8002550:	f7ff fed2 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0E);
 8002554:	200e      	movs	r0, #14
 8002556:	f7ff fecf 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x10);
 800255a:	2010      	movs	r0, #16
 800255c:	f7ff fecc 	bl	80022f8 <LCD_WR_DATA8>

	LCD_WR_REG(0xE1);
 8002560:	20e1      	movs	r0, #225	@ 0xe1
 8002562:	f7ff fefd 	bl	8002360 <LCD_WR_REG>
	LCD_WR_DATA8(0x10);
 8002566:	2010      	movs	r0, #16
 8002568:	f7ff fec6 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0E);
 800256c:	200e      	movs	r0, #14
 800256e:	f7ff fec3 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x03);
 8002572:	2003      	movs	r0, #3
 8002574:	f7ff fec0 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x03);
 8002578:	2003      	movs	r0, #3
 800257a:	f7ff febd 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0F);
 800257e:	200f      	movs	r0, #15
 8002580:	f7ff feba 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x06);
 8002584:	2006      	movs	r0, #6
 8002586:	f7ff feb7 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x02);
 800258a:	2002      	movs	r0, #2
 800258c:	f7ff feb4 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x08);
 8002590:	2008      	movs	r0, #8
 8002592:	f7ff feb1 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0A);
 8002596:	200a      	movs	r0, #10
 8002598:	f7ff feae 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x13);
 800259c:	2013      	movs	r0, #19
 800259e:	f7ff feab 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x26);
 80025a2:	2026      	movs	r0, #38	@ 0x26
 80025a4:	f7ff fea8 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x36);
 80025a8:	2036      	movs	r0, #54	@ 0x36
 80025aa:	f7ff fea5 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x00);
 80025ae:	2000      	movs	r0, #0
 80025b0:	f7ff fea2 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0D);
 80025b4:	200d      	movs	r0, #13
 80025b6:	f7ff fe9f 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x0E);
 80025ba:	200e      	movs	r0, #14
 80025bc:	f7ff fe9c 	bl	80022f8 <LCD_WR_DATA8>
	LCD_WR_DATA8(0x10);
 80025c0:	2010      	movs	r0, #16
 80025c2:	f7ff fe99 	bl	80022f8 <LCD_WR_DATA8>

	LCD_WR_REG(0x3A);
 80025c6:	203a      	movs	r0, #58	@ 0x3a
 80025c8:	f7ff feca 	bl	8002360 <LCD_WR_REG>
	LCD_WR_DATA8(0x05);
 80025cc:	2005      	movs	r0, #5
 80025ce:	f7ff fe93 	bl	80022f8 <LCD_WR_DATA8>

	LCD_WR_REG(0x36);
 80025d2:	2036      	movs	r0, #54	@ 0x36
 80025d4:	f7ff fec4 	bl	8002360 <LCD_WR_REG>
	if(USE_HORIZONTAL==0)LCD_WR_DATA8(0x08);
	else if(USE_HORIZONTAL==1)LCD_WR_DATA8(0xC8);
	else if(USE_HORIZONTAL==2)LCD_WR_DATA8(0x78);
 80025d8:	2078      	movs	r0, #120	@ 0x78
 80025da:	f7ff fe8d 	bl	80022f8 <LCD_WR_DATA8>
	else LCD_WR_DATA8(0xA8);

	LCD_WR_REG(0x29);
 80025de:	2029      	movs	r0, #41	@ 0x29
 80025e0:	f7ff febe 	bl	8002360 <LCD_WR_REG>
}
 80025e4:	bf00      	nop
 80025e6:	bd80      	pop	{r7, pc}
 80025e8:	40010c00 	.word	0x40010c00

080025ec <LCD_Driver_Init>:
void LCD_Driver_Init(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
    // 1. LCD+
    LCD_Init();
 80025f0:	f7ff ff00 	bl	80023f4 <LCD_Init>

    // 2. LCD
    LCD_BL_ENABLE();
 80025f4:	2200      	movs	r2, #0
 80025f6:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80025fa:	4804      	ldr	r0, [pc, #16]	@ (800260c <LCD_Driver_Init+0x20>)
 80025fc:	f7fe fb64 	bl	8000cc8 <HAL_GPIO_WritePin>

    // 3. 
    LCD_Clear(0x0000);
 8002600:	2000      	movs	r0, #0
 8002602:	f7ff fe38 	bl	8002276 <LCD_Clear>
}
 8002606:	bf00      	nop
 8002608:	bd80      	pop	{r7, pc}
 800260a:	bf00      	nop
 800260c:	40010c00 	.word	0x40010c00

08002610 <my_delay_us>:
 * @brief  
 * @param  us: 72MHz0~1000000
 * @note   72MHz15
 */
void my_delay_us(uint32_t us)
{
 8002610:	b480      	push	{r7}
 8002612:	b085      	sub	sp, #20
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
    // SystemCoreClock=72MHz  1us=72  1472/514
    uint32_t cycles = us * (SystemCoreClock / 1000000) / 5;
 8002618:	4b0d      	ldr	r3, [pc, #52]	@ (8002650 <my_delay_us+0x40>)
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a0d      	ldr	r2, [pc, #52]	@ (8002654 <my_delay_us+0x44>)
 800261e:	fba2 2303 	umull	r2, r3, r2, r3
 8002622:	0c9b      	lsrs	r3, r3, #18
 8002624:	687a      	ldr	r2, [r7, #4]
 8002626:	fb02 f303 	mul.w	r3, r2, r3
 800262a:	4a0b      	ldr	r2, [pc, #44]	@ (8002658 <my_delay_us+0x48>)
 800262c:	fba2 2303 	umull	r2, r3, r2, r3
 8002630:	089b      	lsrs	r3, r3, #2
 8002632:	60fb      	str	r3, [r7, #12]
    while (cycles--)
 8002634:	e000      	b.n	8002638 <my_delay_us+0x28>
    {
        __NOP(); // 1
 8002636:	bf00      	nop
    while (cycles--)
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	1e5a      	subs	r2, r3, #1
 800263c:	60fa      	str	r2, [r7, #12]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d1f9      	bne.n	8002636 <my_delay_us+0x26>
    }
}
 8002642:	bf00      	nop
 8002644:	bf00      	nop
 8002646:	3714      	adds	r7, #20
 8002648:	46bd      	mov	sp, r7
 800264a:	bc80      	pop	{r7}
 800264c:	4770      	bx	lr
 800264e:	bf00      	nop
 8002650:	20000000 	.word	0x20000000
 8002654:	431bde83 	.word	0x431bde83
 8002658:	cccccccd 	.word	0xcccccccd

0800265c <my_delay_ms>:
/**
 * @brief  
 * @param  ms: 
 */
void my_delay_ms(uint32_t ms)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b082      	sub	sp, #8
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
    while (ms--)
 8002664:	e003      	b.n	800266e <my_delay_ms+0x12>
    {
        my_delay_us(1000); // 1000s=1ms
 8002666:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800266a:	f7ff ffd1 	bl	8002610 <my_delay_us>
    while (ms--)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	1e5a      	subs	r2, r3, #1
 8002672:	607a      	str	r2, [r7, #4]
 8002674:	2b00      	cmp	r3, #0
 8002676:	d1f6      	bne.n	8002666 <my_delay_ms+0xa>
    }
}
 8002678:	bf00      	nop
 800267a:	bf00      	nop
 800267c:	3708      	adds	r7, #8
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
	...

08002684 <siprintf>:
 8002684:	b40e      	push	{r1, r2, r3}
 8002686:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800268a:	b510      	push	{r4, lr}
 800268c:	2400      	movs	r4, #0
 800268e:	b09d      	sub	sp, #116	@ 0x74
 8002690:	ab1f      	add	r3, sp, #124	@ 0x7c
 8002692:	9002      	str	r0, [sp, #8]
 8002694:	9006      	str	r0, [sp, #24]
 8002696:	9107      	str	r1, [sp, #28]
 8002698:	9104      	str	r1, [sp, #16]
 800269a:	4809      	ldr	r0, [pc, #36]	@ (80026c0 <siprintf+0x3c>)
 800269c:	4909      	ldr	r1, [pc, #36]	@ (80026c4 <siprintf+0x40>)
 800269e:	f853 2b04 	ldr.w	r2, [r3], #4
 80026a2:	9105      	str	r1, [sp, #20]
 80026a4:	6800      	ldr	r0, [r0, #0]
 80026a6:	a902      	add	r1, sp, #8
 80026a8:	9301      	str	r3, [sp, #4]
 80026aa:	941b      	str	r4, [sp, #108]	@ 0x6c
 80026ac:	f000 f992 	bl	80029d4 <_svfiprintf_r>
 80026b0:	9b02      	ldr	r3, [sp, #8]
 80026b2:	701c      	strb	r4, [r3, #0]
 80026b4:	b01d      	add	sp, #116	@ 0x74
 80026b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80026ba:	b003      	add	sp, #12
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	2000000c 	.word	0x2000000c
 80026c4:	ffff0208 	.word	0xffff0208

080026c8 <memset>:
 80026c8:	4603      	mov	r3, r0
 80026ca:	4402      	add	r2, r0
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d100      	bne.n	80026d2 <memset+0xa>
 80026d0:	4770      	bx	lr
 80026d2:	f803 1b01 	strb.w	r1, [r3], #1
 80026d6:	e7f9      	b.n	80026cc <memset+0x4>

080026d8 <__errno>:
 80026d8:	4b01      	ldr	r3, [pc, #4]	@ (80026e0 <__errno+0x8>)
 80026da:	6818      	ldr	r0, [r3, #0]
 80026dc:	4770      	bx	lr
 80026de:	bf00      	nop
 80026e0:	2000000c 	.word	0x2000000c

080026e4 <__libc_init_array>:
 80026e4:	b570      	push	{r4, r5, r6, lr}
 80026e6:	2600      	movs	r6, #0
 80026e8:	4d0c      	ldr	r5, [pc, #48]	@ (800271c <__libc_init_array+0x38>)
 80026ea:	4c0d      	ldr	r4, [pc, #52]	@ (8002720 <__libc_init_array+0x3c>)
 80026ec:	1b64      	subs	r4, r4, r5
 80026ee:	10a4      	asrs	r4, r4, #2
 80026f0:	42a6      	cmp	r6, r4
 80026f2:	d109      	bne.n	8002708 <__libc_init_array+0x24>
 80026f4:	f000 fc76 	bl	8002fe4 <_init>
 80026f8:	2600      	movs	r6, #0
 80026fa:	4d0a      	ldr	r5, [pc, #40]	@ (8002724 <__libc_init_array+0x40>)
 80026fc:	4c0a      	ldr	r4, [pc, #40]	@ (8002728 <__libc_init_array+0x44>)
 80026fe:	1b64      	subs	r4, r4, r5
 8002700:	10a4      	asrs	r4, r4, #2
 8002702:	42a6      	cmp	r6, r4
 8002704:	d105      	bne.n	8002712 <__libc_init_array+0x2e>
 8002706:	bd70      	pop	{r4, r5, r6, pc}
 8002708:	f855 3b04 	ldr.w	r3, [r5], #4
 800270c:	4798      	blx	r3
 800270e:	3601      	adds	r6, #1
 8002710:	e7ee      	b.n	80026f0 <__libc_init_array+0xc>
 8002712:	f855 3b04 	ldr.w	r3, [r5], #4
 8002716:	4798      	blx	r3
 8002718:	3601      	adds	r6, #1
 800271a:	e7f2      	b.n	8002702 <__libc_init_array+0x1e>
 800271c:	08003680 	.word	0x08003680
 8002720:	08003680 	.word	0x08003680
 8002724:	08003680 	.word	0x08003680
 8002728:	08003684 	.word	0x08003684

0800272c <__retarget_lock_acquire_recursive>:
 800272c:	4770      	bx	lr

0800272e <__retarget_lock_release_recursive>:
 800272e:	4770      	bx	lr

08002730 <_free_r>:
 8002730:	b538      	push	{r3, r4, r5, lr}
 8002732:	4605      	mov	r5, r0
 8002734:	2900      	cmp	r1, #0
 8002736:	d040      	beq.n	80027ba <_free_r+0x8a>
 8002738:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800273c:	1f0c      	subs	r4, r1, #4
 800273e:	2b00      	cmp	r3, #0
 8002740:	bfb8      	it	lt
 8002742:	18e4      	addlt	r4, r4, r3
 8002744:	f000 f8de 	bl	8002904 <__malloc_lock>
 8002748:	4a1c      	ldr	r2, [pc, #112]	@ (80027bc <_free_r+0x8c>)
 800274a:	6813      	ldr	r3, [r2, #0]
 800274c:	b933      	cbnz	r3, 800275c <_free_r+0x2c>
 800274e:	6063      	str	r3, [r4, #4]
 8002750:	6014      	str	r4, [r2, #0]
 8002752:	4628      	mov	r0, r5
 8002754:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002758:	f000 b8da 	b.w	8002910 <__malloc_unlock>
 800275c:	42a3      	cmp	r3, r4
 800275e:	d908      	bls.n	8002772 <_free_r+0x42>
 8002760:	6820      	ldr	r0, [r4, #0]
 8002762:	1821      	adds	r1, r4, r0
 8002764:	428b      	cmp	r3, r1
 8002766:	bf01      	itttt	eq
 8002768:	6819      	ldreq	r1, [r3, #0]
 800276a:	685b      	ldreq	r3, [r3, #4]
 800276c:	1809      	addeq	r1, r1, r0
 800276e:	6021      	streq	r1, [r4, #0]
 8002770:	e7ed      	b.n	800274e <_free_r+0x1e>
 8002772:	461a      	mov	r2, r3
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	b10b      	cbz	r3, 800277c <_free_r+0x4c>
 8002778:	42a3      	cmp	r3, r4
 800277a:	d9fa      	bls.n	8002772 <_free_r+0x42>
 800277c:	6811      	ldr	r1, [r2, #0]
 800277e:	1850      	adds	r0, r2, r1
 8002780:	42a0      	cmp	r0, r4
 8002782:	d10b      	bne.n	800279c <_free_r+0x6c>
 8002784:	6820      	ldr	r0, [r4, #0]
 8002786:	4401      	add	r1, r0
 8002788:	1850      	adds	r0, r2, r1
 800278a:	4283      	cmp	r3, r0
 800278c:	6011      	str	r1, [r2, #0]
 800278e:	d1e0      	bne.n	8002752 <_free_r+0x22>
 8002790:	6818      	ldr	r0, [r3, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	4408      	add	r0, r1
 8002796:	6010      	str	r0, [r2, #0]
 8002798:	6053      	str	r3, [r2, #4]
 800279a:	e7da      	b.n	8002752 <_free_r+0x22>
 800279c:	d902      	bls.n	80027a4 <_free_r+0x74>
 800279e:	230c      	movs	r3, #12
 80027a0:	602b      	str	r3, [r5, #0]
 80027a2:	e7d6      	b.n	8002752 <_free_r+0x22>
 80027a4:	6820      	ldr	r0, [r4, #0]
 80027a6:	1821      	adds	r1, r4, r0
 80027a8:	428b      	cmp	r3, r1
 80027aa:	bf01      	itttt	eq
 80027ac:	6819      	ldreq	r1, [r3, #0]
 80027ae:	685b      	ldreq	r3, [r3, #4]
 80027b0:	1809      	addeq	r1, r1, r0
 80027b2:	6021      	streq	r1, [r4, #0]
 80027b4:	6063      	str	r3, [r4, #4]
 80027b6:	6054      	str	r4, [r2, #4]
 80027b8:	e7cb      	b.n	8002752 <_free_r+0x22>
 80027ba:	bd38      	pop	{r3, r4, r5, pc}
 80027bc:	200002ac 	.word	0x200002ac

080027c0 <sbrk_aligned>:
 80027c0:	b570      	push	{r4, r5, r6, lr}
 80027c2:	4e0f      	ldr	r6, [pc, #60]	@ (8002800 <sbrk_aligned+0x40>)
 80027c4:	460c      	mov	r4, r1
 80027c6:	6831      	ldr	r1, [r6, #0]
 80027c8:	4605      	mov	r5, r0
 80027ca:	b911      	cbnz	r1, 80027d2 <sbrk_aligned+0x12>
 80027cc:	f000 fba8 	bl	8002f20 <_sbrk_r>
 80027d0:	6030      	str	r0, [r6, #0]
 80027d2:	4621      	mov	r1, r4
 80027d4:	4628      	mov	r0, r5
 80027d6:	f000 fba3 	bl	8002f20 <_sbrk_r>
 80027da:	1c43      	adds	r3, r0, #1
 80027dc:	d103      	bne.n	80027e6 <sbrk_aligned+0x26>
 80027de:	f04f 34ff 	mov.w	r4, #4294967295
 80027e2:	4620      	mov	r0, r4
 80027e4:	bd70      	pop	{r4, r5, r6, pc}
 80027e6:	1cc4      	adds	r4, r0, #3
 80027e8:	f024 0403 	bic.w	r4, r4, #3
 80027ec:	42a0      	cmp	r0, r4
 80027ee:	d0f8      	beq.n	80027e2 <sbrk_aligned+0x22>
 80027f0:	1a21      	subs	r1, r4, r0
 80027f2:	4628      	mov	r0, r5
 80027f4:	f000 fb94 	bl	8002f20 <_sbrk_r>
 80027f8:	3001      	adds	r0, #1
 80027fa:	d1f2      	bne.n	80027e2 <sbrk_aligned+0x22>
 80027fc:	e7ef      	b.n	80027de <sbrk_aligned+0x1e>
 80027fe:	bf00      	nop
 8002800:	200002a8 	.word	0x200002a8

08002804 <_malloc_r>:
 8002804:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002808:	1ccd      	adds	r5, r1, #3
 800280a:	f025 0503 	bic.w	r5, r5, #3
 800280e:	3508      	adds	r5, #8
 8002810:	2d0c      	cmp	r5, #12
 8002812:	bf38      	it	cc
 8002814:	250c      	movcc	r5, #12
 8002816:	2d00      	cmp	r5, #0
 8002818:	4606      	mov	r6, r0
 800281a:	db01      	blt.n	8002820 <_malloc_r+0x1c>
 800281c:	42a9      	cmp	r1, r5
 800281e:	d904      	bls.n	800282a <_malloc_r+0x26>
 8002820:	230c      	movs	r3, #12
 8002822:	6033      	str	r3, [r6, #0]
 8002824:	2000      	movs	r0, #0
 8002826:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800282a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002900 <_malloc_r+0xfc>
 800282e:	f000 f869 	bl	8002904 <__malloc_lock>
 8002832:	f8d8 3000 	ldr.w	r3, [r8]
 8002836:	461c      	mov	r4, r3
 8002838:	bb44      	cbnz	r4, 800288c <_malloc_r+0x88>
 800283a:	4629      	mov	r1, r5
 800283c:	4630      	mov	r0, r6
 800283e:	f7ff ffbf 	bl	80027c0 <sbrk_aligned>
 8002842:	1c43      	adds	r3, r0, #1
 8002844:	4604      	mov	r4, r0
 8002846:	d158      	bne.n	80028fa <_malloc_r+0xf6>
 8002848:	f8d8 4000 	ldr.w	r4, [r8]
 800284c:	4627      	mov	r7, r4
 800284e:	2f00      	cmp	r7, #0
 8002850:	d143      	bne.n	80028da <_malloc_r+0xd6>
 8002852:	2c00      	cmp	r4, #0
 8002854:	d04b      	beq.n	80028ee <_malloc_r+0xea>
 8002856:	6823      	ldr	r3, [r4, #0]
 8002858:	4639      	mov	r1, r7
 800285a:	4630      	mov	r0, r6
 800285c:	eb04 0903 	add.w	r9, r4, r3
 8002860:	f000 fb5e 	bl	8002f20 <_sbrk_r>
 8002864:	4581      	cmp	r9, r0
 8002866:	d142      	bne.n	80028ee <_malloc_r+0xea>
 8002868:	6821      	ldr	r1, [r4, #0]
 800286a:	4630      	mov	r0, r6
 800286c:	1a6d      	subs	r5, r5, r1
 800286e:	4629      	mov	r1, r5
 8002870:	f7ff ffa6 	bl	80027c0 <sbrk_aligned>
 8002874:	3001      	adds	r0, #1
 8002876:	d03a      	beq.n	80028ee <_malloc_r+0xea>
 8002878:	6823      	ldr	r3, [r4, #0]
 800287a:	442b      	add	r3, r5
 800287c:	6023      	str	r3, [r4, #0]
 800287e:	f8d8 3000 	ldr.w	r3, [r8]
 8002882:	685a      	ldr	r2, [r3, #4]
 8002884:	bb62      	cbnz	r2, 80028e0 <_malloc_r+0xdc>
 8002886:	f8c8 7000 	str.w	r7, [r8]
 800288a:	e00f      	b.n	80028ac <_malloc_r+0xa8>
 800288c:	6822      	ldr	r2, [r4, #0]
 800288e:	1b52      	subs	r2, r2, r5
 8002890:	d420      	bmi.n	80028d4 <_malloc_r+0xd0>
 8002892:	2a0b      	cmp	r2, #11
 8002894:	d917      	bls.n	80028c6 <_malloc_r+0xc2>
 8002896:	1961      	adds	r1, r4, r5
 8002898:	42a3      	cmp	r3, r4
 800289a:	6025      	str	r5, [r4, #0]
 800289c:	bf18      	it	ne
 800289e:	6059      	strne	r1, [r3, #4]
 80028a0:	6863      	ldr	r3, [r4, #4]
 80028a2:	bf08      	it	eq
 80028a4:	f8c8 1000 	streq.w	r1, [r8]
 80028a8:	5162      	str	r2, [r4, r5]
 80028aa:	604b      	str	r3, [r1, #4]
 80028ac:	4630      	mov	r0, r6
 80028ae:	f000 f82f 	bl	8002910 <__malloc_unlock>
 80028b2:	f104 000b 	add.w	r0, r4, #11
 80028b6:	1d23      	adds	r3, r4, #4
 80028b8:	f020 0007 	bic.w	r0, r0, #7
 80028bc:	1ac2      	subs	r2, r0, r3
 80028be:	bf1c      	itt	ne
 80028c0:	1a1b      	subne	r3, r3, r0
 80028c2:	50a3      	strne	r3, [r4, r2]
 80028c4:	e7af      	b.n	8002826 <_malloc_r+0x22>
 80028c6:	6862      	ldr	r2, [r4, #4]
 80028c8:	42a3      	cmp	r3, r4
 80028ca:	bf0c      	ite	eq
 80028cc:	f8c8 2000 	streq.w	r2, [r8]
 80028d0:	605a      	strne	r2, [r3, #4]
 80028d2:	e7eb      	b.n	80028ac <_malloc_r+0xa8>
 80028d4:	4623      	mov	r3, r4
 80028d6:	6864      	ldr	r4, [r4, #4]
 80028d8:	e7ae      	b.n	8002838 <_malloc_r+0x34>
 80028da:	463c      	mov	r4, r7
 80028dc:	687f      	ldr	r7, [r7, #4]
 80028de:	e7b6      	b.n	800284e <_malloc_r+0x4a>
 80028e0:	461a      	mov	r2, r3
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	42a3      	cmp	r3, r4
 80028e6:	d1fb      	bne.n	80028e0 <_malloc_r+0xdc>
 80028e8:	2300      	movs	r3, #0
 80028ea:	6053      	str	r3, [r2, #4]
 80028ec:	e7de      	b.n	80028ac <_malloc_r+0xa8>
 80028ee:	230c      	movs	r3, #12
 80028f0:	4630      	mov	r0, r6
 80028f2:	6033      	str	r3, [r6, #0]
 80028f4:	f000 f80c 	bl	8002910 <__malloc_unlock>
 80028f8:	e794      	b.n	8002824 <_malloc_r+0x20>
 80028fa:	6005      	str	r5, [r0, #0]
 80028fc:	e7d6      	b.n	80028ac <_malloc_r+0xa8>
 80028fe:	bf00      	nop
 8002900:	200002ac 	.word	0x200002ac

08002904 <__malloc_lock>:
 8002904:	4801      	ldr	r0, [pc, #4]	@ (800290c <__malloc_lock+0x8>)
 8002906:	f7ff bf11 	b.w	800272c <__retarget_lock_acquire_recursive>
 800290a:	bf00      	nop
 800290c:	200002a4 	.word	0x200002a4

08002910 <__malloc_unlock>:
 8002910:	4801      	ldr	r0, [pc, #4]	@ (8002918 <__malloc_unlock+0x8>)
 8002912:	f7ff bf0c 	b.w	800272e <__retarget_lock_release_recursive>
 8002916:	bf00      	nop
 8002918:	200002a4 	.word	0x200002a4

0800291c <__ssputs_r>:
 800291c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002920:	461f      	mov	r7, r3
 8002922:	688e      	ldr	r6, [r1, #8]
 8002924:	4682      	mov	sl, r0
 8002926:	42be      	cmp	r6, r7
 8002928:	460c      	mov	r4, r1
 800292a:	4690      	mov	r8, r2
 800292c:	680b      	ldr	r3, [r1, #0]
 800292e:	d82d      	bhi.n	800298c <__ssputs_r+0x70>
 8002930:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002934:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002938:	d026      	beq.n	8002988 <__ssputs_r+0x6c>
 800293a:	6965      	ldr	r5, [r4, #20]
 800293c:	6909      	ldr	r1, [r1, #16]
 800293e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002942:	eba3 0901 	sub.w	r9, r3, r1
 8002946:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800294a:	1c7b      	adds	r3, r7, #1
 800294c:	444b      	add	r3, r9
 800294e:	106d      	asrs	r5, r5, #1
 8002950:	429d      	cmp	r5, r3
 8002952:	bf38      	it	cc
 8002954:	461d      	movcc	r5, r3
 8002956:	0553      	lsls	r3, r2, #21
 8002958:	d527      	bpl.n	80029aa <__ssputs_r+0x8e>
 800295a:	4629      	mov	r1, r5
 800295c:	f7ff ff52 	bl	8002804 <_malloc_r>
 8002960:	4606      	mov	r6, r0
 8002962:	b360      	cbz	r0, 80029be <__ssputs_r+0xa2>
 8002964:	464a      	mov	r2, r9
 8002966:	6921      	ldr	r1, [r4, #16]
 8002968:	f000 faf8 	bl	8002f5c <memcpy>
 800296c:	89a3      	ldrh	r3, [r4, #12]
 800296e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002972:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002976:	81a3      	strh	r3, [r4, #12]
 8002978:	6126      	str	r6, [r4, #16]
 800297a:	444e      	add	r6, r9
 800297c:	6026      	str	r6, [r4, #0]
 800297e:	463e      	mov	r6, r7
 8002980:	6165      	str	r5, [r4, #20]
 8002982:	eba5 0509 	sub.w	r5, r5, r9
 8002986:	60a5      	str	r5, [r4, #8]
 8002988:	42be      	cmp	r6, r7
 800298a:	d900      	bls.n	800298e <__ssputs_r+0x72>
 800298c:	463e      	mov	r6, r7
 800298e:	4632      	mov	r2, r6
 8002990:	4641      	mov	r1, r8
 8002992:	6820      	ldr	r0, [r4, #0]
 8002994:	f000 faaa 	bl	8002eec <memmove>
 8002998:	2000      	movs	r0, #0
 800299a:	68a3      	ldr	r3, [r4, #8]
 800299c:	1b9b      	subs	r3, r3, r6
 800299e:	60a3      	str	r3, [r4, #8]
 80029a0:	6823      	ldr	r3, [r4, #0]
 80029a2:	4433      	add	r3, r6
 80029a4:	6023      	str	r3, [r4, #0]
 80029a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029aa:	462a      	mov	r2, r5
 80029ac:	f000 fae4 	bl	8002f78 <_realloc_r>
 80029b0:	4606      	mov	r6, r0
 80029b2:	2800      	cmp	r0, #0
 80029b4:	d1e0      	bne.n	8002978 <__ssputs_r+0x5c>
 80029b6:	4650      	mov	r0, sl
 80029b8:	6921      	ldr	r1, [r4, #16]
 80029ba:	f7ff feb9 	bl	8002730 <_free_r>
 80029be:	230c      	movs	r3, #12
 80029c0:	f8ca 3000 	str.w	r3, [sl]
 80029c4:	89a3      	ldrh	r3, [r4, #12]
 80029c6:	f04f 30ff 	mov.w	r0, #4294967295
 80029ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80029ce:	81a3      	strh	r3, [r4, #12]
 80029d0:	e7e9      	b.n	80029a6 <__ssputs_r+0x8a>
	...

080029d4 <_svfiprintf_r>:
 80029d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80029d8:	4698      	mov	r8, r3
 80029da:	898b      	ldrh	r3, [r1, #12]
 80029dc:	4607      	mov	r7, r0
 80029de:	061b      	lsls	r3, r3, #24
 80029e0:	460d      	mov	r5, r1
 80029e2:	4614      	mov	r4, r2
 80029e4:	b09d      	sub	sp, #116	@ 0x74
 80029e6:	d510      	bpl.n	8002a0a <_svfiprintf_r+0x36>
 80029e8:	690b      	ldr	r3, [r1, #16]
 80029ea:	b973      	cbnz	r3, 8002a0a <_svfiprintf_r+0x36>
 80029ec:	2140      	movs	r1, #64	@ 0x40
 80029ee:	f7ff ff09 	bl	8002804 <_malloc_r>
 80029f2:	6028      	str	r0, [r5, #0]
 80029f4:	6128      	str	r0, [r5, #16]
 80029f6:	b930      	cbnz	r0, 8002a06 <_svfiprintf_r+0x32>
 80029f8:	230c      	movs	r3, #12
 80029fa:	603b      	str	r3, [r7, #0]
 80029fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002a00:	b01d      	add	sp, #116	@ 0x74
 8002a02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a06:	2340      	movs	r3, #64	@ 0x40
 8002a08:	616b      	str	r3, [r5, #20]
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	9309      	str	r3, [sp, #36]	@ 0x24
 8002a0e:	2320      	movs	r3, #32
 8002a10:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002a14:	2330      	movs	r3, #48	@ 0x30
 8002a16:	f04f 0901 	mov.w	r9, #1
 8002a1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8002a1e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8002bb8 <_svfiprintf_r+0x1e4>
 8002a22:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002a26:	4623      	mov	r3, r4
 8002a28:	469a      	mov	sl, r3
 8002a2a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002a2e:	b10a      	cbz	r2, 8002a34 <_svfiprintf_r+0x60>
 8002a30:	2a25      	cmp	r2, #37	@ 0x25
 8002a32:	d1f9      	bne.n	8002a28 <_svfiprintf_r+0x54>
 8002a34:	ebba 0b04 	subs.w	fp, sl, r4
 8002a38:	d00b      	beq.n	8002a52 <_svfiprintf_r+0x7e>
 8002a3a:	465b      	mov	r3, fp
 8002a3c:	4622      	mov	r2, r4
 8002a3e:	4629      	mov	r1, r5
 8002a40:	4638      	mov	r0, r7
 8002a42:	f7ff ff6b 	bl	800291c <__ssputs_r>
 8002a46:	3001      	adds	r0, #1
 8002a48:	f000 80a7 	beq.w	8002b9a <_svfiprintf_r+0x1c6>
 8002a4c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002a4e:	445a      	add	r2, fp
 8002a50:	9209      	str	r2, [sp, #36]	@ 0x24
 8002a52:	f89a 3000 	ldrb.w	r3, [sl]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	f000 809f 	beq.w	8002b9a <_svfiprintf_r+0x1c6>
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	f04f 32ff 	mov.w	r2, #4294967295
 8002a62:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002a66:	f10a 0a01 	add.w	sl, sl, #1
 8002a6a:	9304      	str	r3, [sp, #16]
 8002a6c:	9307      	str	r3, [sp, #28]
 8002a6e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002a72:	931a      	str	r3, [sp, #104]	@ 0x68
 8002a74:	4654      	mov	r4, sl
 8002a76:	2205      	movs	r2, #5
 8002a78:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a7c:	484e      	ldr	r0, [pc, #312]	@ (8002bb8 <_svfiprintf_r+0x1e4>)
 8002a7e:	f000 fa5f 	bl	8002f40 <memchr>
 8002a82:	9a04      	ldr	r2, [sp, #16]
 8002a84:	b9d8      	cbnz	r0, 8002abe <_svfiprintf_r+0xea>
 8002a86:	06d0      	lsls	r0, r2, #27
 8002a88:	bf44      	itt	mi
 8002a8a:	2320      	movmi	r3, #32
 8002a8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002a90:	0711      	lsls	r1, r2, #28
 8002a92:	bf44      	itt	mi
 8002a94:	232b      	movmi	r3, #43	@ 0x2b
 8002a96:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002a9a:	f89a 3000 	ldrb.w	r3, [sl]
 8002a9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8002aa0:	d015      	beq.n	8002ace <_svfiprintf_r+0xfa>
 8002aa2:	4654      	mov	r4, sl
 8002aa4:	2000      	movs	r0, #0
 8002aa6:	f04f 0c0a 	mov.w	ip, #10
 8002aaa:	9a07      	ldr	r2, [sp, #28]
 8002aac:	4621      	mov	r1, r4
 8002aae:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ab2:	3b30      	subs	r3, #48	@ 0x30
 8002ab4:	2b09      	cmp	r3, #9
 8002ab6:	d94b      	bls.n	8002b50 <_svfiprintf_r+0x17c>
 8002ab8:	b1b0      	cbz	r0, 8002ae8 <_svfiprintf_r+0x114>
 8002aba:	9207      	str	r2, [sp, #28]
 8002abc:	e014      	b.n	8002ae8 <_svfiprintf_r+0x114>
 8002abe:	eba0 0308 	sub.w	r3, r0, r8
 8002ac2:	fa09 f303 	lsl.w	r3, r9, r3
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	46a2      	mov	sl, r4
 8002aca:	9304      	str	r3, [sp, #16]
 8002acc:	e7d2      	b.n	8002a74 <_svfiprintf_r+0xa0>
 8002ace:	9b03      	ldr	r3, [sp, #12]
 8002ad0:	1d19      	adds	r1, r3, #4
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	9103      	str	r1, [sp, #12]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	bfbb      	ittet	lt
 8002ada:	425b      	neglt	r3, r3
 8002adc:	f042 0202 	orrlt.w	r2, r2, #2
 8002ae0:	9307      	strge	r3, [sp, #28]
 8002ae2:	9307      	strlt	r3, [sp, #28]
 8002ae4:	bfb8      	it	lt
 8002ae6:	9204      	strlt	r2, [sp, #16]
 8002ae8:	7823      	ldrb	r3, [r4, #0]
 8002aea:	2b2e      	cmp	r3, #46	@ 0x2e
 8002aec:	d10a      	bne.n	8002b04 <_svfiprintf_r+0x130>
 8002aee:	7863      	ldrb	r3, [r4, #1]
 8002af0:	2b2a      	cmp	r3, #42	@ 0x2a
 8002af2:	d132      	bne.n	8002b5a <_svfiprintf_r+0x186>
 8002af4:	9b03      	ldr	r3, [sp, #12]
 8002af6:	3402      	adds	r4, #2
 8002af8:	1d1a      	adds	r2, r3, #4
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	9203      	str	r2, [sp, #12]
 8002afe:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002b02:	9305      	str	r3, [sp, #20]
 8002b04:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8002bbc <_svfiprintf_r+0x1e8>
 8002b08:	2203      	movs	r2, #3
 8002b0a:	4650      	mov	r0, sl
 8002b0c:	7821      	ldrb	r1, [r4, #0]
 8002b0e:	f000 fa17 	bl	8002f40 <memchr>
 8002b12:	b138      	cbz	r0, 8002b24 <_svfiprintf_r+0x150>
 8002b14:	2240      	movs	r2, #64	@ 0x40
 8002b16:	9b04      	ldr	r3, [sp, #16]
 8002b18:	eba0 000a 	sub.w	r0, r0, sl
 8002b1c:	4082      	lsls	r2, r0
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	3401      	adds	r4, #1
 8002b22:	9304      	str	r3, [sp, #16]
 8002b24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002b28:	2206      	movs	r2, #6
 8002b2a:	4825      	ldr	r0, [pc, #148]	@ (8002bc0 <_svfiprintf_r+0x1ec>)
 8002b2c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002b30:	f000 fa06 	bl	8002f40 <memchr>
 8002b34:	2800      	cmp	r0, #0
 8002b36:	d036      	beq.n	8002ba6 <_svfiprintf_r+0x1d2>
 8002b38:	4b22      	ldr	r3, [pc, #136]	@ (8002bc4 <_svfiprintf_r+0x1f0>)
 8002b3a:	bb1b      	cbnz	r3, 8002b84 <_svfiprintf_r+0x1b0>
 8002b3c:	9b03      	ldr	r3, [sp, #12]
 8002b3e:	3307      	adds	r3, #7
 8002b40:	f023 0307 	bic.w	r3, r3, #7
 8002b44:	3308      	adds	r3, #8
 8002b46:	9303      	str	r3, [sp, #12]
 8002b48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002b4a:	4433      	add	r3, r6
 8002b4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8002b4e:	e76a      	b.n	8002a26 <_svfiprintf_r+0x52>
 8002b50:	460c      	mov	r4, r1
 8002b52:	2001      	movs	r0, #1
 8002b54:	fb0c 3202 	mla	r2, ip, r2, r3
 8002b58:	e7a8      	b.n	8002aac <_svfiprintf_r+0xd8>
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	f04f 0c0a 	mov.w	ip, #10
 8002b60:	4619      	mov	r1, r3
 8002b62:	3401      	adds	r4, #1
 8002b64:	9305      	str	r3, [sp, #20]
 8002b66:	4620      	mov	r0, r4
 8002b68:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002b6c:	3a30      	subs	r2, #48	@ 0x30
 8002b6e:	2a09      	cmp	r2, #9
 8002b70:	d903      	bls.n	8002b7a <_svfiprintf_r+0x1a6>
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d0c6      	beq.n	8002b04 <_svfiprintf_r+0x130>
 8002b76:	9105      	str	r1, [sp, #20]
 8002b78:	e7c4      	b.n	8002b04 <_svfiprintf_r+0x130>
 8002b7a:	4604      	mov	r4, r0
 8002b7c:	2301      	movs	r3, #1
 8002b7e:	fb0c 2101 	mla	r1, ip, r1, r2
 8002b82:	e7f0      	b.n	8002b66 <_svfiprintf_r+0x192>
 8002b84:	ab03      	add	r3, sp, #12
 8002b86:	9300      	str	r3, [sp, #0]
 8002b88:	462a      	mov	r2, r5
 8002b8a:	4638      	mov	r0, r7
 8002b8c:	4b0e      	ldr	r3, [pc, #56]	@ (8002bc8 <_svfiprintf_r+0x1f4>)
 8002b8e:	a904      	add	r1, sp, #16
 8002b90:	f3af 8000 	nop.w
 8002b94:	1c42      	adds	r2, r0, #1
 8002b96:	4606      	mov	r6, r0
 8002b98:	d1d6      	bne.n	8002b48 <_svfiprintf_r+0x174>
 8002b9a:	89ab      	ldrh	r3, [r5, #12]
 8002b9c:	065b      	lsls	r3, r3, #25
 8002b9e:	f53f af2d 	bmi.w	80029fc <_svfiprintf_r+0x28>
 8002ba2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002ba4:	e72c      	b.n	8002a00 <_svfiprintf_r+0x2c>
 8002ba6:	ab03      	add	r3, sp, #12
 8002ba8:	9300      	str	r3, [sp, #0]
 8002baa:	462a      	mov	r2, r5
 8002bac:	4638      	mov	r0, r7
 8002bae:	4b06      	ldr	r3, [pc, #24]	@ (8002bc8 <_svfiprintf_r+0x1f4>)
 8002bb0:	a904      	add	r1, sp, #16
 8002bb2:	f000 f87d 	bl	8002cb0 <_printf_i>
 8002bb6:	e7ed      	b.n	8002b94 <_svfiprintf_r+0x1c0>
 8002bb8:	08003644 	.word	0x08003644
 8002bbc:	0800364a 	.word	0x0800364a
 8002bc0:	0800364e 	.word	0x0800364e
 8002bc4:	00000000 	.word	0x00000000
 8002bc8:	0800291d 	.word	0x0800291d

08002bcc <_printf_common>:
 8002bcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002bd0:	4616      	mov	r6, r2
 8002bd2:	4698      	mov	r8, r3
 8002bd4:	688a      	ldr	r2, [r1, #8]
 8002bd6:	690b      	ldr	r3, [r1, #16]
 8002bd8:	4607      	mov	r7, r0
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	bfb8      	it	lt
 8002bde:	4613      	movlt	r3, r2
 8002be0:	6033      	str	r3, [r6, #0]
 8002be2:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002be6:	460c      	mov	r4, r1
 8002be8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002bec:	b10a      	cbz	r2, 8002bf2 <_printf_common+0x26>
 8002bee:	3301      	adds	r3, #1
 8002bf0:	6033      	str	r3, [r6, #0]
 8002bf2:	6823      	ldr	r3, [r4, #0]
 8002bf4:	0699      	lsls	r1, r3, #26
 8002bf6:	bf42      	ittt	mi
 8002bf8:	6833      	ldrmi	r3, [r6, #0]
 8002bfa:	3302      	addmi	r3, #2
 8002bfc:	6033      	strmi	r3, [r6, #0]
 8002bfe:	6825      	ldr	r5, [r4, #0]
 8002c00:	f015 0506 	ands.w	r5, r5, #6
 8002c04:	d106      	bne.n	8002c14 <_printf_common+0x48>
 8002c06:	f104 0a19 	add.w	sl, r4, #25
 8002c0a:	68e3      	ldr	r3, [r4, #12]
 8002c0c:	6832      	ldr	r2, [r6, #0]
 8002c0e:	1a9b      	subs	r3, r3, r2
 8002c10:	42ab      	cmp	r3, r5
 8002c12:	dc2b      	bgt.n	8002c6c <_printf_common+0xa0>
 8002c14:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002c18:	6822      	ldr	r2, [r4, #0]
 8002c1a:	3b00      	subs	r3, #0
 8002c1c:	bf18      	it	ne
 8002c1e:	2301      	movne	r3, #1
 8002c20:	0692      	lsls	r2, r2, #26
 8002c22:	d430      	bmi.n	8002c86 <_printf_common+0xba>
 8002c24:	4641      	mov	r1, r8
 8002c26:	4638      	mov	r0, r7
 8002c28:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002c2c:	47c8      	blx	r9
 8002c2e:	3001      	adds	r0, #1
 8002c30:	d023      	beq.n	8002c7a <_printf_common+0xae>
 8002c32:	6823      	ldr	r3, [r4, #0]
 8002c34:	6922      	ldr	r2, [r4, #16]
 8002c36:	f003 0306 	and.w	r3, r3, #6
 8002c3a:	2b04      	cmp	r3, #4
 8002c3c:	bf14      	ite	ne
 8002c3e:	2500      	movne	r5, #0
 8002c40:	6833      	ldreq	r3, [r6, #0]
 8002c42:	f04f 0600 	mov.w	r6, #0
 8002c46:	bf08      	it	eq
 8002c48:	68e5      	ldreq	r5, [r4, #12]
 8002c4a:	f104 041a 	add.w	r4, r4, #26
 8002c4e:	bf08      	it	eq
 8002c50:	1aed      	subeq	r5, r5, r3
 8002c52:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002c56:	bf08      	it	eq
 8002c58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	bfc4      	itt	gt
 8002c60:	1a9b      	subgt	r3, r3, r2
 8002c62:	18ed      	addgt	r5, r5, r3
 8002c64:	42b5      	cmp	r5, r6
 8002c66:	d11a      	bne.n	8002c9e <_printf_common+0xd2>
 8002c68:	2000      	movs	r0, #0
 8002c6a:	e008      	b.n	8002c7e <_printf_common+0xb2>
 8002c6c:	2301      	movs	r3, #1
 8002c6e:	4652      	mov	r2, sl
 8002c70:	4641      	mov	r1, r8
 8002c72:	4638      	mov	r0, r7
 8002c74:	47c8      	blx	r9
 8002c76:	3001      	adds	r0, #1
 8002c78:	d103      	bne.n	8002c82 <_printf_common+0xb6>
 8002c7a:	f04f 30ff 	mov.w	r0, #4294967295
 8002c7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002c82:	3501      	adds	r5, #1
 8002c84:	e7c1      	b.n	8002c0a <_printf_common+0x3e>
 8002c86:	2030      	movs	r0, #48	@ 0x30
 8002c88:	18e1      	adds	r1, r4, r3
 8002c8a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002c8e:	1c5a      	adds	r2, r3, #1
 8002c90:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002c94:	4422      	add	r2, r4
 8002c96:	3302      	adds	r3, #2
 8002c98:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002c9c:	e7c2      	b.n	8002c24 <_printf_common+0x58>
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	4622      	mov	r2, r4
 8002ca2:	4641      	mov	r1, r8
 8002ca4:	4638      	mov	r0, r7
 8002ca6:	47c8      	blx	r9
 8002ca8:	3001      	adds	r0, #1
 8002caa:	d0e6      	beq.n	8002c7a <_printf_common+0xae>
 8002cac:	3601      	adds	r6, #1
 8002cae:	e7d9      	b.n	8002c64 <_printf_common+0x98>

08002cb0 <_printf_i>:
 8002cb0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002cb4:	7e0f      	ldrb	r7, [r1, #24]
 8002cb6:	4691      	mov	r9, r2
 8002cb8:	2f78      	cmp	r7, #120	@ 0x78
 8002cba:	4680      	mov	r8, r0
 8002cbc:	460c      	mov	r4, r1
 8002cbe:	469a      	mov	sl, r3
 8002cc0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002cc2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002cc6:	d807      	bhi.n	8002cd8 <_printf_i+0x28>
 8002cc8:	2f62      	cmp	r7, #98	@ 0x62
 8002cca:	d80a      	bhi.n	8002ce2 <_printf_i+0x32>
 8002ccc:	2f00      	cmp	r7, #0
 8002cce:	f000 80d1 	beq.w	8002e74 <_printf_i+0x1c4>
 8002cd2:	2f58      	cmp	r7, #88	@ 0x58
 8002cd4:	f000 80b8 	beq.w	8002e48 <_printf_i+0x198>
 8002cd8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002cdc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002ce0:	e03a      	b.n	8002d58 <_printf_i+0xa8>
 8002ce2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002ce6:	2b15      	cmp	r3, #21
 8002ce8:	d8f6      	bhi.n	8002cd8 <_printf_i+0x28>
 8002cea:	a101      	add	r1, pc, #4	@ (adr r1, 8002cf0 <_printf_i+0x40>)
 8002cec:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002cf0:	08002d49 	.word	0x08002d49
 8002cf4:	08002d5d 	.word	0x08002d5d
 8002cf8:	08002cd9 	.word	0x08002cd9
 8002cfc:	08002cd9 	.word	0x08002cd9
 8002d00:	08002cd9 	.word	0x08002cd9
 8002d04:	08002cd9 	.word	0x08002cd9
 8002d08:	08002d5d 	.word	0x08002d5d
 8002d0c:	08002cd9 	.word	0x08002cd9
 8002d10:	08002cd9 	.word	0x08002cd9
 8002d14:	08002cd9 	.word	0x08002cd9
 8002d18:	08002cd9 	.word	0x08002cd9
 8002d1c:	08002e5b 	.word	0x08002e5b
 8002d20:	08002d87 	.word	0x08002d87
 8002d24:	08002e15 	.word	0x08002e15
 8002d28:	08002cd9 	.word	0x08002cd9
 8002d2c:	08002cd9 	.word	0x08002cd9
 8002d30:	08002e7d 	.word	0x08002e7d
 8002d34:	08002cd9 	.word	0x08002cd9
 8002d38:	08002d87 	.word	0x08002d87
 8002d3c:	08002cd9 	.word	0x08002cd9
 8002d40:	08002cd9 	.word	0x08002cd9
 8002d44:	08002e1d 	.word	0x08002e1d
 8002d48:	6833      	ldr	r3, [r6, #0]
 8002d4a:	1d1a      	adds	r2, r3, #4
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	6032      	str	r2, [r6, #0]
 8002d50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002d54:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e09c      	b.n	8002e96 <_printf_i+0x1e6>
 8002d5c:	6833      	ldr	r3, [r6, #0]
 8002d5e:	6820      	ldr	r0, [r4, #0]
 8002d60:	1d19      	adds	r1, r3, #4
 8002d62:	6031      	str	r1, [r6, #0]
 8002d64:	0606      	lsls	r6, r0, #24
 8002d66:	d501      	bpl.n	8002d6c <_printf_i+0xbc>
 8002d68:	681d      	ldr	r5, [r3, #0]
 8002d6a:	e003      	b.n	8002d74 <_printf_i+0xc4>
 8002d6c:	0645      	lsls	r5, r0, #25
 8002d6e:	d5fb      	bpl.n	8002d68 <_printf_i+0xb8>
 8002d70:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002d74:	2d00      	cmp	r5, #0
 8002d76:	da03      	bge.n	8002d80 <_printf_i+0xd0>
 8002d78:	232d      	movs	r3, #45	@ 0x2d
 8002d7a:	426d      	negs	r5, r5
 8002d7c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002d80:	230a      	movs	r3, #10
 8002d82:	4858      	ldr	r0, [pc, #352]	@ (8002ee4 <_printf_i+0x234>)
 8002d84:	e011      	b.n	8002daa <_printf_i+0xfa>
 8002d86:	6821      	ldr	r1, [r4, #0]
 8002d88:	6833      	ldr	r3, [r6, #0]
 8002d8a:	0608      	lsls	r0, r1, #24
 8002d8c:	f853 5b04 	ldr.w	r5, [r3], #4
 8002d90:	d402      	bmi.n	8002d98 <_printf_i+0xe8>
 8002d92:	0649      	lsls	r1, r1, #25
 8002d94:	bf48      	it	mi
 8002d96:	b2ad      	uxthmi	r5, r5
 8002d98:	2f6f      	cmp	r7, #111	@ 0x6f
 8002d9a:	6033      	str	r3, [r6, #0]
 8002d9c:	bf14      	ite	ne
 8002d9e:	230a      	movne	r3, #10
 8002da0:	2308      	moveq	r3, #8
 8002da2:	4850      	ldr	r0, [pc, #320]	@ (8002ee4 <_printf_i+0x234>)
 8002da4:	2100      	movs	r1, #0
 8002da6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002daa:	6866      	ldr	r6, [r4, #4]
 8002dac:	2e00      	cmp	r6, #0
 8002dae:	60a6      	str	r6, [r4, #8]
 8002db0:	db05      	blt.n	8002dbe <_printf_i+0x10e>
 8002db2:	6821      	ldr	r1, [r4, #0]
 8002db4:	432e      	orrs	r6, r5
 8002db6:	f021 0104 	bic.w	r1, r1, #4
 8002dba:	6021      	str	r1, [r4, #0]
 8002dbc:	d04b      	beq.n	8002e56 <_printf_i+0x1a6>
 8002dbe:	4616      	mov	r6, r2
 8002dc0:	fbb5 f1f3 	udiv	r1, r5, r3
 8002dc4:	fb03 5711 	mls	r7, r3, r1, r5
 8002dc8:	5dc7      	ldrb	r7, [r0, r7]
 8002dca:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002dce:	462f      	mov	r7, r5
 8002dd0:	42bb      	cmp	r3, r7
 8002dd2:	460d      	mov	r5, r1
 8002dd4:	d9f4      	bls.n	8002dc0 <_printf_i+0x110>
 8002dd6:	2b08      	cmp	r3, #8
 8002dd8:	d10b      	bne.n	8002df2 <_printf_i+0x142>
 8002dda:	6823      	ldr	r3, [r4, #0]
 8002ddc:	07df      	lsls	r7, r3, #31
 8002dde:	d508      	bpl.n	8002df2 <_printf_i+0x142>
 8002de0:	6923      	ldr	r3, [r4, #16]
 8002de2:	6861      	ldr	r1, [r4, #4]
 8002de4:	4299      	cmp	r1, r3
 8002de6:	bfde      	ittt	le
 8002de8:	2330      	movle	r3, #48	@ 0x30
 8002dea:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002dee:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002df2:	1b92      	subs	r2, r2, r6
 8002df4:	6122      	str	r2, [r4, #16]
 8002df6:	464b      	mov	r3, r9
 8002df8:	4621      	mov	r1, r4
 8002dfa:	4640      	mov	r0, r8
 8002dfc:	f8cd a000 	str.w	sl, [sp]
 8002e00:	aa03      	add	r2, sp, #12
 8002e02:	f7ff fee3 	bl	8002bcc <_printf_common>
 8002e06:	3001      	adds	r0, #1
 8002e08:	d14a      	bne.n	8002ea0 <_printf_i+0x1f0>
 8002e0a:	f04f 30ff 	mov.w	r0, #4294967295
 8002e0e:	b004      	add	sp, #16
 8002e10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e14:	6823      	ldr	r3, [r4, #0]
 8002e16:	f043 0320 	orr.w	r3, r3, #32
 8002e1a:	6023      	str	r3, [r4, #0]
 8002e1c:	2778      	movs	r7, #120	@ 0x78
 8002e1e:	4832      	ldr	r0, [pc, #200]	@ (8002ee8 <_printf_i+0x238>)
 8002e20:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002e24:	6823      	ldr	r3, [r4, #0]
 8002e26:	6831      	ldr	r1, [r6, #0]
 8002e28:	061f      	lsls	r7, r3, #24
 8002e2a:	f851 5b04 	ldr.w	r5, [r1], #4
 8002e2e:	d402      	bmi.n	8002e36 <_printf_i+0x186>
 8002e30:	065f      	lsls	r7, r3, #25
 8002e32:	bf48      	it	mi
 8002e34:	b2ad      	uxthmi	r5, r5
 8002e36:	6031      	str	r1, [r6, #0]
 8002e38:	07d9      	lsls	r1, r3, #31
 8002e3a:	bf44      	itt	mi
 8002e3c:	f043 0320 	orrmi.w	r3, r3, #32
 8002e40:	6023      	strmi	r3, [r4, #0]
 8002e42:	b11d      	cbz	r5, 8002e4c <_printf_i+0x19c>
 8002e44:	2310      	movs	r3, #16
 8002e46:	e7ad      	b.n	8002da4 <_printf_i+0xf4>
 8002e48:	4826      	ldr	r0, [pc, #152]	@ (8002ee4 <_printf_i+0x234>)
 8002e4a:	e7e9      	b.n	8002e20 <_printf_i+0x170>
 8002e4c:	6823      	ldr	r3, [r4, #0]
 8002e4e:	f023 0320 	bic.w	r3, r3, #32
 8002e52:	6023      	str	r3, [r4, #0]
 8002e54:	e7f6      	b.n	8002e44 <_printf_i+0x194>
 8002e56:	4616      	mov	r6, r2
 8002e58:	e7bd      	b.n	8002dd6 <_printf_i+0x126>
 8002e5a:	6833      	ldr	r3, [r6, #0]
 8002e5c:	6825      	ldr	r5, [r4, #0]
 8002e5e:	1d18      	adds	r0, r3, #4
 8002e60:	6961      	ldr	r1, [r4, #20]
 8002e62:	6030      	str	r0, [r6, #0]
 8002e64:	062e      	lsls	r6, r5, #24
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	d501      	bpl.n	8002e6e <_printf_i+0x1be>
 8002e6a:	6019      	str	r1, [r3, #0]
 8002e6c:	e002      	b.n	8002e74 <_printf_i+0x1c4>
 8002e6e:	0668      	lsls	r0, r5, #25
 8002e70:	d5fb      	bpl.n	8002e6a <_printf_i+0x1ba>
 8002e72:	8019      	strh	r1, [r3, #0]
 8002e74:	2300      	movs	r3, #0
 8002e76:	4616      	mov	r6, r2
 8002e78:	6123      	str	r3, [r4, #16]
 8002e7a:	e7bc      	b.n	8002df6 <_printf_i+0x146>
 8002e7c:	6833      	ldr	r3, [r6, #0]
 8002e7e:	2100      	movs	r1, #0
 8002e80:	1d1a      	adds	r2, r3, #4
 8002e82:	6032      	str	r2, [r6, #0]
 8002e84:	681e      	ldr	r6, [r3, #0]
 8002e86:	6862      	ldr	r2, [r4, #4]
 8002e88:	4630      	mov	r0, r6
 8002e8a:	f000 f859 	bl	8002f40 <memchr>
 8002e8e:	b108      	cbz	r0, 8002e94 <_printf_i+0x1e4>
 8002e90:	1b80      	subs	r0, r0, r6
 8002e92:	6060      	str	r0, [r4, #4]
 8002e94:	6863      	ldr	r3, [r4, #4]
 8002e96:	6123      	str	r3, [r4, #16]
 8002e98:	2300      	movs	r3, #0
 8002e9a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002e9e:	e7aa      	b.n	8002df6 <_printf_i+0x146>
 8002ea0:	4632      	mov	r2, r6
 8002ea2:	4649      	mov	r1, r9
 8002ea4:	4640      	mov	r0, r8
 8002ea6:	6923      	ldr	r3, [r4, #16]
 8002ea8:	47d0      	blx	sl
 8002eaa:	3001      	adds	r0, #1
 8002eac:	d0ad      	beq.n	8002e0a <_printf_i+0x15a>
 8002eae:	6823      	ldr	r3, [r4, #0]
 8002eb0:	079b      	lsls	r3, r3, #30
 8002eb2:	d413      	bmi.n	8002edc <_printf_i+0x22c>
 8002eb4:	68e0      	ldr	r0, [r4, #12]
 8002eb6:	9b03      	ldr	r3, [sp, #12]
 8002eb8:	4298      	cmp	r0, r3
 8002eba:	bfb8      	it	lt
 8002ebc:	4618      	movlt	r0, r3
 8002ebe:	e7a6      	b.n	8002e0e <_printf_i+0x15e>
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	4632      	mov	r2, r6
 8002ec4:	4649      	mov	r1, r9
 8002ec6:	4640      	mov	r0, r8
 8002ec8:	47d0      	blx	sl
 8002eca:	3001      	adds	r0, #1
 8002ecc:	d09d      	beq.n	8002e0a <_printf_i+0x15a>
 8002ece:	3501      	adds	r5, #1
 8002ed0:	68e3      	ldr	r3, [r4, #12]
 8002ed2:	9903      	ldr	r1, [sp, #12]
 8002ed4:	1a5b      	subs	r3, r3, r1
 8002ed6:	42ab      	cmp	r3, r5
 8002ed8:	dcf2      	bgt.n	8002ec0 <_printf_i+0x210>
 8002eda:	e7eb      	b.n	8002eb4 <_printf_i+0x204>
 8002edc:	2500      	movs	r5, #0
 8002ede:	f104 0619 	add.w	r6, r4, #25
 8002ee2:	e7f5      	b.n	8002ed0 <_printf_i+0x220>
 8002ee4:	08003655 	.word	0x08003655
 8002ee8:	08003666 	.word	0x08003666

08002eec <memmove>:
 8002eec:	4288      	cmp	r0, r1
 8002eee:	b510      	push	{r4, lr}
 8002ef0:	eb01 0402 	add.w	r4, r1, r2
 8002ef4:	d902      	bls.n	8002efc <memmove+0x10>
 8002ef6:	4284      	cmp	r4, r0
 8002ef8:	4623      	mov	r3, r4
 8002efa:	d807      	bhi.n	8002f0c <memmove+0x20>
 8002efc:	1e43      	subs	r3, r0, #1
 8002efe:	42a1      	cmp	r1, r4
 8002f00:	d008      	beq.n	8002f14 <memmove+0x28>
 8002f02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8002f06:	f803 2f01 	strb.w	r2, [r3, #1]!
 8002f0a:	e7f8      	b.n	8002efe <memmove+0x12>
 8002f0c:	4601      	mov	r1, r0
 8002f0e:	4402      	add	r2, r0
 8002f10:	428a      	cmp	r2, r1
 8002f12:	d100      	bne.n	8002f16 <memmove+0x2a>
 8002f14:	bd10      	pop	{r4, pc}
 8002f16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002f1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8002f1e:	e7f7      	b.n	8002f10 <memmove+0x24>

08002f20 <_sbrk_r>:
 8002f20:	b538      	push	{r3, r4, r5, lr}
 8002f22:	2300      	movs	r3, #0
 8002f24:	4d05      	ldr	r5, [pc, #20]	@ (8002f3c <_sbrk_r+0x1c>)
 8002f26:	4604      	mov	r4, r0
 8002f28:	4608      	mov	r0, r1
 8002f2a:	602b      	str	r3, [r5, #0]
 8002f2c:	f7fd fb5e 	bl	80005ec <_sbrk>
 8002f30:	1c43      	adds	r3, r0, #1
 8002f32:	d102      	bne.n	8002f3a <_sbrk_r+0x1a>
 8002f34:	682b      	ldr	r3, [r5, #0]
 8002f36:	b103      	cbz	r3, 8002f3a <_sbrk_r+0x1a>
 8002f38:	6023      	str	r3, [r4, #0]
 8002f3a:	bd38      	pop	{r3, r4, r5, pc}
 8002f3c:	200002a0 	.word	0x200002a0

08002f40 <memchr>:
 8002f40:	4603      	mov	r3, r0
 8002f42:	b510      	push	{r4, lr}
 8002f44:	b2c9      	uxtb	r1, r1
 8002f46:	4402      	add	r2, r0
 8002f48:	4293      	cmp	r3, r2
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	d101      	bne.n	8002f52 <memchr+0x12>
 8002f4e:	2000      	movs	r0, #0
 8002f50:	e003      	b.n	8002f5a <memchr+0x1a>
 8002f52:	7804      	ldrb	r4, [r0, #0]
 8002f54:	3301      	adds	r3, #1
 8002f56:	428c      	cmp	r4, r1
 8002f58:	d1f6      	bne.n	8002f48 <memchr+0x8>
 8002f5a:	bd10      	pop	{r4, pc}

08002f5c <memcpy>:
 8002f5c:	440a      	add	r2, r1
 8002f5e:	4291      	cmp	r1, r2
 8002f60:	f100 33ff 	add.w	r3, r0, #4294967295
 8002f64:	d100      	bne.n	8002f68 <memcpy+0xc>
 8002f66:	4770      	bx	lr
 8002f68:	b510      	push	{r4, lr}
 8002f6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002f6e:	4291      	cmp	r1, r2
 8002f70:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002f74:	d1f9      	bne.n	8002f6a <memcpy+0xe>
 8002f76:	bd10      	pop	{r4, pc}

08002f78 <_realloc_r>:
 8002f78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002f7c:	4607      	mov	r7, r0
 8002f7e:	4614      	mov	r4, r2
 8002f80:	460d      	mov	r5, r1
 8002f82:	b921      	cbnz	r1, 8002f8e <_realloc_r+0x16>
 8002f84:	4611      	mov	r1, r2
 8002f86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002f8a:	f7ff bc3b 	b.w	8002804 <_malloc_r>
 8002f8e:	b92a      	cbnz	r2, 8002f9c <_realloc_r+0x24>
 8002f90:	f7ff fbce 	bl	8002730 <_free_r>
 8002f94:	4625      	mov	r5, r4
 8002f96:	4628      	mov	r0, r5
 8002f98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002f9c:	f000 f81a 	bl	8002fd4 <_malloc_usable_size_r>
 8002fa0:	4284      	cmp	r4, r0
 8002fa2:	4606      	mov	r6, r0
 8002fa4:	d802      	bhi.n	8002fac <_realloc_r+0x34>
 8002fa6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8002faa:	d8f4      	bhi.n	8002f96 <_realloc_r+0x1e>
 8002fac:	4621      	mov	r1, r4
 8002fae:	4638      	mov	r0, r7
 8002fb0:	f7ff fc28 	bl	8002804 <_malloc_r>
 8002fb4:	4680      	mov	r8, r0
 8002fb6:	b908      	cbnz	r0, 8002fbc <_realloc_r+0x44>
 8002fb8:	4645      	mov	r5, r8
 8002fba:	e7ec      	b.n	8002f96 <_realloc_r+0x1e>
 8002fbc:	42b4      	cmp	r4, r6
 8002fbe:	4622      	mov	r2, r4
 8002fc0:	4629      	mov	r1, r5
 8002fc2:	bf28      	it	cs
 8002fc4:	4632      	movcs	r2, r6
 8002fc6:	f7ff ffc9 	bl	8002f5c <memcpy>
 8002fca:	4629      	mov	r1, r5
 8002fcc:	4638      	mov	r0, r7
 8002fce:	f7ff fbaf 	bl	8002730 <_free_r>
 8002fd2:	e7f1      	b.n	8002fb8 <_realloc_r+0x40>

08002fd4 <_malloc_usable_size_r>:
 8002fd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002fd8:	1f18      	subs	r0, r3, #4
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	bfbc      	itt	lt
 8002fde:	580b      	ldrlt	r3, [r1, r0]
 8002fe0:	18c0      	addlt	r0, r0, r3
 8002fe2:	4770      	bx	lr

08002fe4 <_init>:
 8002fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fe6:	bf00      	nop
 8002fe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002fea:	bc08      	pop	{r3}
 8002fec:	469e      	mov	lr, r3
 8002fee:	4770      	bx	lr

08002ff0 <_fini>:
 8002ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ff2:	bf00      	nop
 8002ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ff6:	bc08      	pop	{r3}
 8002ff8:	469e      	mov	lr, r3
 8002ffa:	4770      	bx	lr
