{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 27 11:36:34 2017 " "Info: Processing started: Sat May 27 11:36:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HamsterBall -c HamsterBall " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off HamsterBall -c HamsterBall" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "HamsterBall EP2C70F672C8 " "Info: Selected device EP2C70F672C8 for design \"HamsterBall\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Info: Device EP2C35F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Info: Device EP2C35F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Info: Device EP2C50F672C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Info: Device EP2C50F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Info: Device EP2C70F672I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_0 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk_0 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|clk1 " "Info: Destination node vga640480:u1\|clk1" {  } { { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 32 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|clk1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkf " "Info: Destination node clkf" {  } { { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 81 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkf } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { clk_0 } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_0" } } } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 9 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga640480:u1\|clk  " "Info: Automatically promoted node vga640480:u1\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|clkv " "Info: Destination node vga640480:u1\|clkv" {  } { { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|clkv } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|clk~0 " "Info: Destination node vga640480:u1\|clk~0" {  } { { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 48 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|clk~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 48 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|clk } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkf  " "Info: Automatically promoted node clkf " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "controller:u6\|Keyboard:u0\|fok " "Info: Destination node controller:u6\|Keyboard:u0\|fok" {  } { { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/Keyboard.vhd" 17 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:u6|Keyboard:u0|fok } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkf~0 " "Info: Destination node clkf~0" {  } { { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 81 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkf~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 81 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkf } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga640480:u1\|clkv  " "Info: Automatically promoted node vga640480:u1\|clkv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|clkv~7 " "Info: Destination node vga640480:u1\|clkv~7" {  } { { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|clkv~7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga640480:u1|clkv } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:u6\|Keyboard:u0\|fok  " "Info: Automatically promoted node controller:u6\|Keyboard:u0\|fok " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Keyboard.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/Keyboard.vhd" 17 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:u6|Keyboard:u0|fok } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[0\] " "Warning: Node \"seg0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg0\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[1\] " "Warning: Node \"seg0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg0\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[2\] " "Warning: Node \"seg0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg0\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[3\] " "Warning: Node \"seg0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg0\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[4\] " "Warning: Node \"seg0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg0\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[5\] " "Warning: Node \"seg0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg0\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[6\] " "Warning: Node \"seg0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg0\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[0\] " "Warning: Node \"seg1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[1\] " "Warning: Node \"seg1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[2\] " "Warning: Node \"seg1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[3\] " "Warning: Node \"seg1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[4\] " "Warning: Node \"seg1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[5\] " "Warning: Node \"seg1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[6\] " "Warning: Node \"seg1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register controller:u6\|vXout\[2\] register vga640480:u1\|startx\[11\] -7.752 ns " "Info: Slack time is -7.752 ns between source register \"controller:u6\|vXout\[2\]\" and destination register \"vga640480:u1\|startx\[11\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-1.823 ns + Largest register register " "Info: + Largest register to register requirement is -1.823 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 10.624 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_0\" to destination register is 10.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_0 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.830 ns) + CELL(0.970 ns) 4.654 ns vga640480:u1\|clk1 2 REG Unassigned 2 " "Info: 2: + IC(2.830 ns) + CELL(0.970 ns) = 4.654 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 6.057 ns vga640480:u1\|clk 3 REG Unassigned 3 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 6.057 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.453 ns) + CELL(0.000 ns) 8.510 ns vga640480:u1\|clk~clkctrl 4 COMB Unassigned 2036 " "Info: 4: + IC(2.453 ns) + CELL(0.000 ns) = 8.510 ns; Loc. = Unassigned; Fanout = 2036; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 10.624 ns vga640480:u1\|startx\[11\] 5 REG Unassigned 4 " "Info: 5: + IC(1.448 ns) + CELL(0.666 ns) = 10.624 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'vga640480:u1\|startx\[11\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { vga640480:u1|clk~clkctrl vga640480:u1|startx[11] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.460 ns ( 32.57 % ) " "Info: Total cell delay = 3.460 ns ( 32.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.164 ns ( 67.43 % ) " "Info: Total interconnect delay = 7.164 ns ( 67.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 destination 10.624 ns   Longest register " "Info:   Longest clock path from clock \"clk_0\" to destination register is 10.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_0 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.830 ns) + CELL(0.970 ns) 4.654 ns vga640480:u1\|clk1 2 REG Unassigned 2 " "Info: 2: + IC(2.830 ns) + CELL(0.970 ns) = 4.654 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 6.057 ns vga640480:u1\|clk 3 REG Unassigned 3 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 6.057 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.453 ns) + CELL(0.000 ns) 8.510 ns vga640480:u1\|clk~clkctrl 4 COMB Unassigned 2036 " "Info: 4: + IC(2.453 ns) + CELL(0.000 ns) = 8.510 ns; Loc. = Unassigned; Fanout = 2036; COMB Node = 'vga640480:u1\|clk~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.453 ns" { vga640480:u1|clk vga640480:u1|clk~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 10.624 ns vga640480:u1\|startx\[11\] 5 REG Unassigned 4 " "Info: 5: + IC(1.448 ns) + CELL(0.666 ns) = 10.624 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'vga640480:u1\|startx\[11\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { vga640480:u1|clk~clkctrl vga640480:u1|startx[11] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.460 ns ( 32.57 % ) " "Info: Total cell delay = 3.460 ns ( 32.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.164 ns ( 67.43 % ) " "Info: Total interconnect delay = 7.164 ns ( 67.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 13.183 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_0\" to source register is 13.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_0 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.830 ns) + CELL(0.970 ns) 4.654 ns vga640480:u1\|clk1 2 REG Unassigned 2 " "Info: 2: + IC(2.830 ns) + CELL(0.970 ns) = 4.654 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 6.057 ns vga640480:u1\|clk 3 REG Unassigned 3 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 6.057 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.970 ns) 8.602 ns vga640480:u1\|clkv 4 REG Unassigned 2 " "Info: 4: + IC(1.575 ns) + CELL(0.970 ns) = 8.602 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.467 ns) + CELL(0.000 ns) 11.069 ns vga640480:u1\|clkv~clkctrl 5 COMB Unassigned 18 " "Info: 5: + IC(2.467 ns) + CELL(0.000 ns) = 11.069 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'vga640480:u1\|clkv~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { vga640480:u1|clkv vga640480:u1|clkv~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 13.183 ns controller:u6\|vXout\[2\] 6 REG Unassigned 1 " "Info: 6: + IC(1.448 ns) + CELL(0.666 ns) = 13.183 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'controller:u6\|vXout\[2\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { vga640480:u1|clkv~clkctrl controller:u6|vXout[2] } "NODE_NAME" } } { "controller.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/controller.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.430 ns ( 33.60 % ) " "Info: Total cell delay = 4.430 ns ( 33.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.753 ns ( 66.40 % ) " "Info: Total interconnect delay = 8.753 ns ( 66.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_0 source 13.183 ns   Longest register " "Info:   Longest clock path from clock \"clk_0\" to source register is 13.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_0 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk_0'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.830 ns) + CELL(0.970 ns) 4.654 ns vga640480:u1\|clk1 2 REG Unassigned 2 " "Info: 2: + IC(2.830 ns) + CELL(0.970 ns) = 4.654 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga640480:u1\|clk1'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { clk_0 vga640480:u1|clk1 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.970 ns) 6.057 ns vga640480:u1\|clk 3 REG Unassigned 3 " "Info: 3: + IC(0.433 ns) + CELL(0.970 ns) = 6.057 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'vga640480:u1\|clk'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.403 ns" { vga640480:u1|clk1 vga640480:u1|clk } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.970 ns) 8.602 ns vga640480:u1\|clkv 4 REG Unassigned 2 " "Info: 4: + IC(1.575 ns) + CELL(0.970 ns) = 8.602 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'vga640480:u1\|clkv'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.545 ns" { vga640480:u1|clk vga640480:u1|clkv } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.467 ns) + CELL(0.000 ns) 11.069 ns vga640480:u1\|clkv~clkctrl 5 COMB Unassigned 18 " "Info: 5: + IC(2.467 ns) + CELL(0.000 ns) = 11.069 ns; Loc. = Unassigned; Fanout = 18; COMB Node = 'vga640480:u1\|clkv~clkctrl'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.467 ns" { vga640480:u1|clkv vga640480:u1|clkv~clkctrl } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.448 ns) + CELL(0.666 ns) 13.183 ns controller:u6\|vXout\[2\] 6 REG Unassigned 1 " "Info: 6: + IC(1.448 ns) + CELL(0.666 ns) = 13.183 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'controller:u6\|vXout\[2\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.114 ns" { vga640480:u1|clkv~clkctrl controller:u6|vXout[2] } "NODE_NAME" } } { "controller.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/controller.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.430 ns ( 33.60 % ) " "Info: Total cell delay = 4.430 ns ( 33.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.753 ns ( 66.40 % ) " "Info: Total interconnect delay = 8.753 ns ( 66.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 9 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "controller.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/controller.vhd" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 78 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.929 ns - Longest register register " "Info: - Longest register to register delay is 5.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:u6\|vXout\[2\] 1 REG Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; REG Node = 'controller:u6\|vXout\[2\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:u6|vXout[2] } "NODE_NAME" } } { "controller.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/controller.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.206 ns) 1.589 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|_~11 2 COMB Unassigned 2 " "Info: 2: + IC(1.383 ns) + CELL(0.206 ns) = 1.589 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|_~11'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { controller:u6|vXout[2] vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|_~11 } "NODE_NAME" } } { "lpm_add_sub.tdf" "" { Text "d:/develop/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 3.095 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[3\]~7 3 COMB Unassigned 2 " "Info: 3: + IC(0.885 ns) + CELL(0.621 ns) = 3.095 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[3\]~7'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|_~11 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[3]~7 } "NODE_NAME" } } { "db/add_sub_5ri.tdf" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.181 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[4\]~9 4 COMB Unassigned 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.181 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[4\]~9'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[3]~7 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[4]~9 } "NODE_NAME" } } { "db/add_sub_5ri.tdf" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.267 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[5\]~11 5 COMB Unassigned 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.267 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[5\]~11'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[4]~9 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[5]~11 } "NODE_NAME" } } { "db/add_sub_5ri.tdf" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.353 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[6\]~13 6 COMB Unassigned 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.353 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[6\]~13'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[5]~11 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[6]~13 } "NODE_NAME" } } { "db/add_sub_5ri.tdf" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.439 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[7\]~15 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.439 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[7\]~15'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[6]~13 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[7]~15 } "NODE_NAME" } } { "db/add_sub_5ri.tdf" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.525 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[8\]~17 8 COMB Unassigned 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.525 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[8\]~17'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[7]~15 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[8]~17 } "NODE_NAME" } } { "db/add_sub_5ri.tdf" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.611 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[9\]~19 9 COMB Unassigned 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.611 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[9\]~19'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[8]~17 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[9]~19 } "NODE_NAME" } } { "db/add_sub_5ri.tdf" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.697 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[10\]~21 10 COMB Unassigned 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 3.697 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[10\]~21'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[9]~19 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[10]~21 } "NODE_NAME" } } { "db/add_sub_5ri.tdf" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.783 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[11\]~23 11 COMB Unassigned 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.783 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[11\]~23'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[10]~21 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[11]~23 } "NODE_NAME" } } { "db/add_sub_5ri.tdf" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.289 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[12\]~24 12 COMB Unassigned 1 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 4.289 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[12\]~24'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[11]~23 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[12]~24 } "NODE_NAME" } } { "db/add_sub_5ri.tdf" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.624 ns) 5.821 ns vga640480:u1\|startx~37 13 COMB Unassigned 1 " "Info: 13: + IC(0.908 ns) + CELL(0.624 ns) = 5.821 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'vga640480:u1\|startx~37'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[12]~24 vga640480:u1|startx~37 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.929 ns vga640480:u1\|startx\[11\] 14 REG Unassigned 4 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 5.929 ns; Loc. = Unassigned; Fanout = 4; REG Node = 'vga640480:u1\|startx\[11\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vga640480:u1|startx~37 vga640480:u1|startx[11] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.753 ns ( 46.43 % ) " "Info: Total cell delay = 2.753 ns ( 46.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.176 ns ( 53.57 % ) " "Info: Total interconnect delay = 3.176 ns ( 53.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.929 ns" { controller:u6|vXout[2] vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|_~11 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[3]~7 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[4]~9 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[5]~11 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[6]~13 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[7]~15 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[8]~17 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[9]~19 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[10]~21 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[11]~23 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[12]~24 vga640480:u1|startx~37 vga640480:u1|startx[11] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.929 ns" { controller:u6|vXout[2] vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|_~11 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[3]~7 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[4]~9 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[5]~11 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[6]~13 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[7]~15 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[8]~17 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[9]~19 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[10]~21 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[11]~23 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[12]~24 vga640480:u1|startx~37 vga640480:u1|startx[11] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.929 ns register register " "Info: Estimated most critical path is register to register delay of 5.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns controller:u6\|vXout\[2\] 1 REG LAB_X70_Y31 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X70_Y31; Fanout = 1; REG Node = 'controller:u6\|vXout\[2\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { controller:u6|vXout[2] } "NODE_NAME" } } { "controller.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/controller.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.383 ns) + CELL(0.206 ns) 1.589 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|_~11 2 COMB LAB_X72_Y31 2 " "Info: 2: + IC(1.383 ns) + CELL(0.206 ns) = 1.589 ns; Loc. = LAB_X72_Y31; Fanout = 2; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|_~11'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.589 ns" { controller:u6|vXout[2] vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|_~11 } "NODE_NAME" } } { "lpm_add_sub.tdf" "" { Text "d:/develop/altera/90/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.621 ns) 3.095 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[3\]~7 3 COMB LAB_X71_Y31 2 " "Info: 3: + IC(0.885 ns) + CELL(0.621 ns) = 3.095 ns; Loc. = LAB_X71_Y31; Fanout = 2; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[3\]~7'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|_~11 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[3]~7 } "NODE_NAME" } } { "db/add_sub_5ri.tdf" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.181 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[4\]~9 4 COMB LAB_X71_Y31 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 3.181 ns; Loc. = LAB_X71_Y31; Fanout = 2; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[4\]~9'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[3]~7 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[4]~9 } "NODE_NAME" } } { "db/add_sub_5ri.tdf" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.267 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[5\]~11 5 COMB LAB_X71_Y31 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.267 ns; Loc. = LAB_X71_Y31; Fanout = 2; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[5\]~11'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[4]~9 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[5]~11 } "NODE_NAME" } } { "db/add_sub_5ri.tdf" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.353 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[6\]~13 6 COMB LAB_X71_Y31 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.353 ns; Loc. = LAB_X71_Y31; Fanout = 2; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[6\]~13'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[5]~11 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[6]~13 } "NODE_NAME" } } { "db/add_sub_5ri.tdf" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.439 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[7\]~15 7 COMB LAB_X71_Y31 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.439 ns; Loc. = LAB_X71_Y31; Fanout = 2; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[7\]~15'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[6]~13 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[7]~15 } "NODE_NAME" } } { "db/add_sub_5ri.tdf" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.525 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[8\]~17 8 COMB LAB_X71_Y31 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.525 ns; Loc. = LAB_X71_Y31; Fanout = 2; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[8\]~17'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[7]~15 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[8]~17 } "NODE_NAME" } } { "db/add_sub_5ri.tdf" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.611 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[9\]~19 9 COMB LAB_X71_Y31 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 3.611 ns; Loc. = LAB_X71_Y31; Fanout = 2; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[9\]~19'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[8]~17 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[9]~19 } "NODE_NAME" } } { "db/add_sub_5ri.tdf" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.697 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[10\]~21 10 COMB LAB_X71_Y31 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 3.697 ns; Loc. = LAB_X71_Y31; Fanout = 2; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[10\]~21'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[9]~19 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[10]~21 } "NODE_NAME" } } { "db/add_sub_5ri.tdf" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.783 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[11\]~23 11 COMB LAB_X71_Y31 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.783 ns; Loc. = LAB_X71_Y31; Fanout = 1; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[11\]~23'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[10]~21 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[11]~23 } "NODE_NAME" } } { "db/add_sub_5ri.tdf" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 4.289 ns vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[12\]~24 12 COMB LAB_X71_Y31 1 " "Info: 12: + IC(0.000 ns) + CELL(0.506 ns) = 4.289 ns; Loc. = LAB_X71_Y31; Fanout = 1; COMB Node = 'vga640480:u1\|lpm_add_sub:Add0\|add_sub_5ri:auto_generated\|result_int\[12\]~24'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[11]~23 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[12]~24 } "NODE_NAME" } } { "db/add_sub_5ri.tdf" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/db/add_sub_5ri.tdf" 30 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.624 ns) 5.821 ns vga640480:u1\|startx~37 13 COMB LAB_X71_Y32 1 " "Info: 13: + IC(0.908 ns) + CELL(0.624 ns) = 5.821 ns; Loc. = LAB_X71_Y32; Fanout = 1; COMB Node = 'vga640480:u1\|startx~37'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[12]~24 vga640480:u1|startx~37 } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.929 ns vga640480:u1\|startx\[11\] 14 REG LAB_X71_Y32 4 " "Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 5.929 ns; Loc. = LAB_X71_Y32; Fanout = 4; REG Node = 'vga640480:u1\|startx\[11\]'" {  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { vga640480:u1|startx~37 vga640480:u1|startx[11] } "NODE_NAME" } } { "VGA_640480.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/VGA_640480.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.753 ns ( 46.43 % ) " "Info: Total cell delay = 2.753 ns ( 46.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.176 ns ( 53.57 % ) " "Info: Total interconnect delay = 3.176 ns ( 53.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.929 ns" { controller:u6|vXout[2] vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|_~11 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[3]~7 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[4]~9 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[5]~11 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[6]~13 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[7]~15 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[8]~17 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[9]~19 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[10]~21 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[11]~23 vga640480:u1|lpm_add_sub:Add0|add_sub_5ri:auto_generated|result_int[12]~24 vga640480:u1|startx~37 vga640480:u1|startx[11] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X60_Y26 X71_Y38 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X60_Y26 to location X71_Y38" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hs 0 " "Info: Pin \"hs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vs 0 " "Info: Pin \"vs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "seg 0 " "Info: Pin \"seg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "segf 0 " "Info: Pin \"segf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "breako 0 " "Info: Pin \"breako\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "f0o 0 " "Info: Pin \"f0o\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "do 0 " "Info: Pin \"do\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[0\] 0 " "Info: Pin \"r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[1\] 0 " "Info: Pin \"r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[2\] 0 " "Info: Pin \"r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[0\] 0 " "Info: Pin \"g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[1\] 0 " "Info: Pin \"g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[2\] 0 " "Info: Pin \"g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[0\] 0 " "Info: Pin \"b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[1\] 0 " "Info: Pin \"b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[2\] 0 " "Info: Pin \"b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "5 " "Warning: Following 5 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "seg GND " "Info: Pin seg has GND driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { seg } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "seg" } } } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 10 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { seg } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "segf GND " "Info: Pin segf has GND driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { segf } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "segf" } } } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 10 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { segf } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "breako GND " "Info: Pin breako has GND driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { breako } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "breako" } } } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 10 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { breako } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "f0o GND " "Info: Pin f0o has GND driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { f0o } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "f0o" } } } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 10 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { f0o } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "do GND " "Info: Pin do has GND driving its datain port" {  } { { "d:/develop/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/develop/altera/90/quartus/bin/pin_planner.ppl" { do } } } { "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/develop/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "do" } } } } { "HamsterBall.vhd" "" { Text "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.vhd" 10 -1 0 } } { "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/develop/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { do } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.fit.smsg " "Info: Generated suppressed messages file E:/mycode/quartus/prj/clean_prj/HamsterBall/HamsterBall.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Info: Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 27 11:36:44 2017 " "Info: Processing ended: Sat May 27 11:36:44 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
