$date
	Mon Nov 10 08:01:39 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_b_nb $end
$var wire 1 ! z $end
$var wire 1 " y $end
$var wire 1 # x $end
$var wire 1 $ c $end
$var wire 1 % b $end
$var wire 1 & a $end
$scope module dut1 $end
$var reg 1 & a $end
$var reg 1 % b $end
$var reg 1 $ c $end
$upscope $end
$scope module dut2 $end
$var reg 1 # x $end
$var reg 1 " y $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#1
1#
1$
1%
1&
#2
