{
  "path": "/documentation/hypervisor/hv_feature_reg_t",
  "type": "Structure",
  "name": "hv_feature_reg_t",
  "desc": "The type that defines feature registers.",
  "items": [
    {
      "name": "var HV_FEATURE_REG_ID_AA64DFR0_EL1: hv_feature_reg_t",
      "desc": "The value that identifies debug feature register 0, EL1 (DFR0_EL1)."
    },
    {
      "name": "var HV_FEATURE_REG_ID_AA64DFR1_EL1: hv_feature_reg_t",
      "desc": "The value that identifies debug feature register 1, EL1 (DFR1_EL1)."
    },
    {
      "name": "var HV_FEATURE_REG_ID_AA64ISAR0_EL1: hv_feature_reg_t",
      "desc": "The value that identifies instruction set attribute register 0, EL1 (ISAR0_EL1)."
    },
    {
      "name": "var HV_FEATURE_REG_ID_AA64ISAR1_EL1: hv_feature_reg_t",
      "desc": "The value that identifies instruction set attribute register 1, EL1 (ISAR_EL1)."
    },
    {
      "name": "var HV_FEATURE_REG_ID_AA64MMFR0_EL1: hv_feature_reg_t",
      "desc": "The value that identifies memory model feature register 0, EL1(MMFR0_EL1)."
    },
    {
      "name": "var HV_FEATURE_REG_ID_AA64MMFR1_EL1: hv_feature_reg_t",
      "desc": "The value that identifies memory model feature register 1, EL1 (MMFR1_EL1)."
    },
    {
      "name": "var HV_FEATURE_REG_ID_AA64MMFR2_EL1: hv_feature_reg_t",
      "desc": "The value that identifies memory model feature register 2, EL1 (MMFR2_EL1)."
    },
    {
      "name": "var HV_FEATURE_REG_ID_AA64PFR0_EL1: hv_feature_reg_t",
      "desc": "The value that identifies processor feature register 0, EL1 (PFR0_EL1)."
    },
    {
      "name": "var HV_FEATURE_REG_ID_AA64PFR1_EL1: hv_feature_reg_t",
      "desc": "The value that identifies processor feature register 1, EL1 (PFR1_EL1)."
    },
    {
      "name": "var HV_FEATURE_REG_CLIDR_EL1: hv_feature_reg_t",
      "desc": "The value that describes Cache Level ID Register, EL1."
    },
    {
      "name": "var HV_FEATURE_REG_CTR_EL0: hv_feature_reg_t",
      "desc": "The value that describes Cache Type Register, EL0."
    },
    {
      "name": "var HV_FEATURE_REG_DCZID_EL0: hv_feature_reg_t",
      "desc": "The values that describes Data Cache Zero ID Register, EL0."
    },
    {
      "name": "var rawValue: UInt32",
      "desc": "A 32-bit unsigned integer that represents the hardware feature registers."
    },
    {
      "name": "init(UInt32)",
      "desc": "Creates a new instance of the hardware feature registers."
    },
    {
      "name": "init(rawValue: UInt32)",
      "desc": "Creates a new instance of the hardware feature registers."
    }
  ],
  "declaration": "struct hv_feature_reg_t",
  "conformsTo": [
    "Equatable",
    "RawRepresentable"
  ]
}