#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Fri Aug 25 15:24:50 2017
# Process ID: 17946
# Current directory: /home/bma/git/fpga_design/redpitaya/pid_vco_pid_only
# Command line: vivado pid_vco_pid_only.xpr
# Log file: /home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/vivado.log
# Journal file: /home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/vivado.jou
#-----------------------------------------------------------
start_gui
open_project pid_vco_pid_only.xpr
open_bd_design {/home/bma/git/fpga_design/redpitaya/pid_vco_pid_only/pid_vco_pid_only.srcs/sources_1/bd/pid_vco_pid_only_wrapper/pid_vco_pid_only_wrapper.bd}
disconnect_bd_net /xlslice_mod_out_pid2_Dout [get_bd_pins mod_out_pid2_ampl/data_i]
connect_bd_net [get_bd_pins mod_out_pid2_ampl/data_i] [get_bd_pins xlconstant_0/dout]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_project
