// Seed: 1244251908
`define pp_7 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output id_7;
  output id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  inout id_1;
  type_8(
      id_2, id_1, 1 - id_1
  );
  assign id_1 = 1;
  logic id_7;
endmodule
