# RISC-V_OoO_CPU
Out-of-Order RISC-V CPU core with ROB, reservation stations, load/store queue, branch predictor, and non-blocking caches â€” designed in SystemVerilog for performance and correctness.
