$date
	Thu Nov 20 04:13:12 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module universal_tb $end
$var wire 32 ! instr_rdata1 [31:0] $end
$var wire 32 " instr_rdata [31:0] $end
$var wire 32 # instr_addr1 [31:0] $end
$var wire 32 $ instr_addr [31:0] $end
$var wire 1 % dbg_stall $end
$var wire 32 & dbg_result_e1 [31:0] $end
$var wire 32 ' dbg_result_e [31:0] $end
$var wire 32 ( dbg_pc_f [31:0] $end
$var wire 32 ) dbg_instr_f [31:0] $end
$var wire 32 * dbg_instr_e1 [31:0] $end
$var wire 32 + dbg_instr_e [31:0] $end
$var wire 32 , dbg_instr_d [31:0] $end
$var wire 1 - dbg_fwd_rs2 $end
$var wire 1 . dbg_fwd_rs1 $end
$var wire 32 / dbg_busy_vec [31:0] $end
$var wire 1 0 dbg_bubble_ex $end
$var wire 1 1 dbg_branch_taken1 $end
$var wire 1 2 dbg_branch_taken $end
$var wire 4 3 data_we [3:0] $end
$var wire 32 4 data_wdata [31:0] $end
$var wire 1 5 data_re $end
$var wire 32 6 data_rdata [31:0] $end
$var wire 32 7 data_addr [31:0] $end
$var reg 1 8 clk $end
$var reg 1 9 rst $end
$var integer 32 : cycle_count [31:0] $end
$var reg 1 ; debug $end
$var integer 32 < max_cycles [31:0] $end
$var integer 32 = trace_fd [31:0] $end
$scope module dut $end
$var wire 1 > branch_taken_any $end
$var wire 1 ? branch_taken_e $end
$var wire 1 @ branch_taken_e1 $end
$var wire 1 8 clk $end
$var wire 1 5 data_re $end
$var wire 1 2 dbg_branch_taken $end
$var wire 1 1 dbg_branch_taken1 $end
$var wire 1 0 dbg_bubble_ex $end
$var wire 32 A dbg_busy_vec [31:0] $end
$var wire 1 . dbg_fwd_rs1 $end
$var wire 1 - dbg_fwd_rs2 $end
$var wire 32 B dbg_instr_d [31:0] $end
$var wire 32 C dbg_instr_e [31:0] $end
$var wire 32 D dbg_instr_e1 [31:0] $end
$var wire 32 E dbg_instr_f [31:0] $end
$var wire 32 F dbg_pc_f [31:0] $end
$var wire 32 G dbg_result_e [31:0] $end
$var wire 32 H dbg_result_e1 [31:0] $end
$var wire 1 % dbg_stall $end
$var wire 32 I instr0_f [31:0] $end
$var wire 32 J instr1_f [31:0] $end
$var wire 32 K instr_addr [31:0] $end
$var wire 1 L is_load_ex $end
$var wire 1 M issue_slot0 $end
$var wire 1 N issue_slot1 $end
$var wire 1 9 rst $end
$var wire 1 O use_mem0 $end
$var wire 1 P use_mem1 $end
$var wire 1 Q use_rs2_d $end
$var wire 1 R use_rs2_1_d $end
$var wire 1 S use_rs1_d $end
$var wire 1 T use_rs1_1_d $end
$var wire 1 U stall_if_id $end
$var wire 1 V slot1_valid $end
$var wire 1 W slot0_valid $end
$var wire 32 X rs2_val_d_fwd [31:0] $end
$var wire 32 Y rs2_val_d [31:0] $end
$var wire 32 Z rs2_val1_d_fwd [31:0] $end
$var wire 32 [ rs2_val1_d [31:0] $end
$var wire 5 \ rs2_d [4:0] $end
$var wire 5 ] rs2_1_d [4:0] $end
$var wire 32 ^ rs1_val_d_fwd [31:0] $end
$var wire 32 _ rs1_val_d [31:0] $end
$var wire 32 ` rs1_val1_d_fwd [31:0] $end
$var wire 32 a rs1_val1_d [31:0] $end
$var wire 5 b rs1_d [4:0] $end
$var wire 5 c rs1_1_d [4:0] $end
$var wire 5 d rd_d [4:0] $end
$var wire 5 e rd1_d [4:0] $end
$var wire 1 f prod_is_load_rs2 $end
$var wire 1 g prod_is_load_rs1 $end
$var wire 32 h pc_plus8_f [31:0] $end
$var wire 32 i pc_plus4_f [31:0] $end
$var wire 32 j pc_next [31:0] $end
$var wire 32 k load_pending_vec [31:0] $end
$var wire 1 l issue_slot1_raw $end
$var wire 1 m issue_slot0_raw $end
$var wire 32 n instr_rdata1 [31:0] $end
$var wire 32 o instr_rdata [31:0] $end
$var wire 32 p instr_addr1 [31:0] $end
$var wire 32 q imm_d [31:0] $end
$var wire 32 r imm1_d [31:0] $end
$var wire 1 s hazard_rs2 $end
$var wire 1 t hazard_rs1 $end
$var wire 1 u fwd_rs2_en $end
$var wire 1 v fwd_rs1_en $end
$var wire 4 w data_we [3:0] $end
$var wire 32 x data_wdata [31:0] $end
$var wire 32 y data_rdata [31:0] $end
$var wire 32 z data_addr [31:0] $end
$var wire 28 { ctrl_d [27:0] $end
$var wire 28 | ctrl1_d [27:0] $end
$var wire 32 } busy_vec [31:0] $end
$var wire 32 ~ branch_target_e1 [31:0] $end
$var wire 32 !" branch_target_any [31:0] $end
$var wire 1 "" branch_cond_e1 $end
$var wire 1 #" branch_cond_e $end
$var wire 1 $" branch_cmp1 $end
$var wire 1 %" branch_cmp0 $end
$var wire 32 &" addr_e1 [31:0] $end
$var wire 32 '" addr_e0 [31:0] $end
$var parameter 32 (" NOP $end
$var reg 32 )" alu_result_e0 [31:0] $end
$var reg 32 *" alu_result_e1 [31:0] $end
$var reg 4 +" be_e [3:0] $end
$var reg 4 ," be_e1 [3:0] $end
$var reg 32 -" branch_target_e [31:0] $end
$var reg 1 ." bubble_ex $end
$var reg 28 /" de1_ctrl [27:0] $end
$var reg 32 0" de1_imm [31:0] $end
$var reg 32 1" de1_instr [31:0] $end
$var reg 32 2" de1_pc [31:0] $end
$var reg 5 3" de1_rd [4:0] $end
$var reg 5 4" de1_rs1 [4:0] $end
$var reg 32 5" de1_rs1_val [31:0] $end
$var reg 5 6" de1_rs2 [4:0] $end
$var reg 32 7" de1_rs2_val [31:0] $end
$var reg 28 8" de_ctrl [27:0] $end
$var reg 32 9" de_imm [31:0] $end
$var reg 32 :" de_instr [31:0] $end
$var reg 32 ;" de_pc [31:0] $end
$var reg 5 <" de_rd [4:0] $end
$var reg 5 =" de_rs1 [4:0] $end
$var reg 32 >" de_rs1_val [31:0] $end
$var reg 5 ?" de_rs2 [4:0] $end
$var reg 32 @" de_rs2_val [31:0] $end
$var reg 32 A" fd_instr [31:0] $end
$var reg 32 B" fd_instr1 [31:0] $end
$var reg 32 C" fd_pc [31:0] $end
$var reg 32 D" load_data_e0 [31:0] $end
$var reg 32 E" load_data_e1 [31:0] $end
$var reg 32 F" op1_e0 [31:0] $end
$var reg 32 G" op1_e1 [31:0] $end
$var reg 32 H" op2_e0 [31:0] $end
$var reg 32 I" op2_e1 [31:0] $end
$var reg 32 J" pc_f [31:0] $end
$var reg 32 K" wb_data_e0 [31:0] $end
$var reg 32 L" wb_data_e1 [31:0] $end
$var reg 32 M" wdata_e [31:0] $end
$var reg 32 N" wdata_e1 [31:0] $end
$scope module u_branch0 $end
$var wire 3 O" branch_type [2:0] $end
$var wire 32 P" rs1_val [31:0] $end
$var wire 32 Q" rs2_val [31:0] $end
$var reg 1 %" take_branch $end
$upscope $end
$scope module u_branch1 $end
$var wire 3 R" branch_type [2:0] $end
$var wire 32 S" rs1_val [31:0] $end
$var wire 32 T" rs2_val [31:0] $end
$var reg 1 $" take_branch $end
$upscope $end
$scope module u_decoder $end
$var wire 32 U" instr [31:0] $end
$var wire 5 V" rs2 [4:0] $end
$var wire 5 W" rs1 [4:0] $end
$var wire 5 X" rd [4:0] $end
$var wire 7 Y" opcode [6:0] $end
$var wire 7 Z" funct7 [6:0] $end
$var wire 3 [" funct3 [2:0] $end
$var reg 28 \" ctrl [27:0] $end
$var reg 1 S use_rs1 $end
$var reg 1 Q use_rs2 $end
$upscope $end
$scope module u_decoder1 $end
$var wire 32 ]" instr [31:0] $end
$var wire 5 ^" rs2 [4:0] $end
$var wire 5 _" rs1 [4:0] $end
$var wire 5 `" rd [4:0] $end
$var wire 7 a" opcode [6:0] $end
$var wire 7 b" funct7 [6:0] $end
$var wire 3 c" funct3 [2:0] $end
$var reg 28 d" ctrl [27:0] $end
$var reg 1 T use_rs1 $end
$var reg 1 R use_rs2 $end
$upscope $end
$scope module u_forward_unit $end
$var wire 32 e" ex0_result [31:0] $end
$var wire 32 f" ex1_result [31:0] $end
$var wire 1 L is_load_ex0 $end
$var wire 1 g" is_load_ex1 $end
$var wire 5 h" rd_ex0 [4:0] $end
$var wire 5 i" rd_ex1 [4:0] $end
$var wire 1 j" reg_write_ex0 $end
$var wire 1 k" reg_write_ex1 $end
$var wire 5 l" rs1_0_id [4:0] $end
$var wire 5 m" rs1_1_id [4:0] $end
$var wire 5 n" rs2_0_id [4:0] $end
$var wire 5 o" rs2_1_id [4:0] $end
$var wire 32 p" rs2_1_reg [31:0] $end
$var wire 32 q" rs2_0_reg [31:0] $end
$var wire 32 r" rs1_1_reg [31:0] $end
$var wire 32 s" rs1_0_reg [31:0] $end
$var reg 32 t" fwd_rs1_0 [31:0] $end
$var reg 1 v fwd_rs1_0_en $end
$var reg 32 u" fwd_rs1_1 [31:0] $end
$var reg 32 v" fwd_rs2_0 [31:0] $end
$var reg 1 u fwd_rs2_0_en $end
$var reg 32 w" fwd_rs2_1 [31:0] $end
$upscope $end
$scope module u_imm_gen $end
$var wire 3 x" imm_sel [2:0] $end
$var wire 32 y" instr [31:0] $end
$var reg 32 z" imm [31:0] $end
$upscope $end
$scope module u_imm_gen1 $end
$var wire 3 {" imm_sel [2:0] $end
$var wire 32 |" instr [31:0] $end
$var reg 32 }" imm [31:0] $end
$upscope $end
$scope module u_issue_unit $end
$var wire 28 ~" ctrl0 [27:0] $end
$var wire 28 !# ctrl1 [27:0] $end
$var wire 5 "# rd_0 [4:0] $end
$var wire 5 ## rd_1 [4:0] $end
$var wire 5 $# rs1_0 [4:0] $end
$var wire 5 %# rs1_1 [4:0] $end
$var wire 5 &# rs2_0 [4:0] $end
$var wire 5 '# rs2_1 [4:0] $end
$var wire 1 S use_rs1_0 $end
$var wire 1 T use_rs1_1 $end
$var wire 1 Q use_rs2_0 $end
$var wire 1 R use_rs2_1 $end
$var wire 32 (# load_pending_vec [31:0] $end
$var wire 32 )# busy_vec [31:0] $end
$var reg 1 *# branch0 $end
$var reg 1 +# branch1 $end
$var reg 1 ,# branch1_conflict $end
$var reg 1 -# hazard1 $end
$var reg 1 m issue_slot0 $end
$var reg 1 l issue_slot1 $end
$var reg 1 .# load0 $end
$var reg 1 /# load_use0 $end
$var reg 1 0# load_use_same_cycle $end
$var reg 1 1# mem0 $end
$var reg 1 2# mem1 $end
$var reg 1 3# mem_conflict $end
$var reg 1 4# raw10 $end
$var reg 1 5# rs1_0_valid $end
$var reg 1 6# rs1_1_valid $end
$var reg 1 7# rs2_0_valid $end
$var reg 1 8# rs2_1_valid $end
$var reg 1 9# sb_load_use1 $end
$var reg 1 :# sb_raw1 $end
$var reg 1 ;# sb_waw1 $end
$var reg 1 U stall_if $end
$var reg 1 <# war10 $end
$var reg 1 =# waw10 $end
$var reg 1 ># write0 $end
$var reg 1 ?# write1 $end
$scope function is_busy $end
$upscope $end
$scope function is_load_pending $end
$upscope $end
$upscope $end
$scope module u_reg_status_table $end
$var wire 1 8 clk $end
$var wire 1 L is_load0_ex $end
$var wire 1 @# is_load1_ex $end
$var wire 5 A# rd0_ex [4:0] $end
$var wire 1 B# rd0_write_en_ex $end
$var wire 5 C# rd1_ex [4:0] $end
$var wire 1 D# rd1_write_en_ex $end
$var wire 5 E# rs1_id [4:0] $end
$var wire 5 F# rs2_id [4:0] $end
$var wire 1 9 rst $end
$var wire 1 S use_rs1_id $end
$var wire 1 Q use_rs2_id $end
$var reg 32 G# busy_vec [31:0] $end
$var reg 1 t hazard_rs1 $end
$var reg 1 s hazard_rs2 $end
$var reg 32 H# load_pending_vec [31:0] $end
$var reg 1 g producer_is_load_rs1 $end
$var reg 1 f producer_is_load_rs2 $end
$scope begin $ivl_for_loop0 $end
$var integer 32 I# i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 J# j [31:0] $end
$upscope $end
$upscope $end
$scope module u_regfile $end
$var wire 1 8 clk $end
$var wire 5 K# raddr0_1 [4:0] $end
$var wire 5 L# raddr0_2 [4:0] $end
$var wire 5 M# raddr1_1 [4:0] $end
$var wire 5 N# raddr1_2 [4:0] $end
$var wire 1 9 rst $end
$var wire 5 O# waddr0 [4:0] $end
$var wire 5 P# waddr1 [4:0] $end
$var wire 32 Q# wdata0 [31:0] $end
$var wire 32 R# wdata1 [31:0] $end
$var wire 1 S# we0 $end
$var wire 1 T# we1 $end
$var wire 32 U# rdata1_2 [31:0] $end
$var wire 32 V# rdata1_1 [31:0] $end
$var wire 32 W# rdata0_2 [31:0] $end
$var wire 32 X# rdata0_1 [31:0] $end
$var integer 32 Y# i [31:0] $end
$upscope $end
$scope begin $unm_blk_50 $end
$var reg 8 Z# b [7:0] $end
$upscope $end
$scope begin $unm_blk_51 $end
$var reg 8 [# b [7:0] $end
$upscope $end
$scope begin $unm_blk_52 $end
$var reg 16 \# h [15:0] $end
$upscope $end
$scope begin $unm_blk_53 $end
$var reg 16 ]# h [15:0] $end
$upscope $end
$scope begin $unm_blk_55 $end
$var reg 8 ^# b1 [7:0] $end
$upscope $end
$scope begin $unm_blk_56 $end
$var reg 8 _# b1 [7:0] $end
$upscope $end
$scope begin $unm_blk_57 $end
$var reg 16 `# h1 [15:0] $end
$upscope $end
$scope begin $unm_blk_58 $end
$var reg 16 a# h1 [15:0] $end
$upscope $end
$upscope $end
$scope module mem $end
$var wire 1 8 clk $end
$var wire 32 b# data_addr [31:0] $end
$var wire 1 5 data_re $end
$var wire 32 c# data_wdata [31:0] $end
$var wire 4 d# data_we [3:0] $end
$var wire 32 e# instr_addr [31:0] $end
$var wire 32 f# instr_addr1 [31:0] $end
$var wire 32 g# instr_rdata [31:0] $end
$var wire 32 h# instr_rdata1 [31:0] $end
$var parameter 32 i# MEM_WORDS $end
$var reg 32 j# data_rdata [31:0] $end
$var integer 32 k# i [31:0] $end
$scope task load_hex $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000000000 i#
b10011 ("
$end
#0
$dumpvars
b100000000000 k#
b0 j#
bx h#
bx g#
bx f#
bx e#
b0 d#
bx c#
bx b#
bx a#
bx `#
bx _#
bx ^#
bx ]#
bx \#
bx [#
bx Z#
bx Y#
bx X#
bx W#
bx V#
bx U#
xT#
xS#
bx R#
bx Q#
bx P#
bx O#
bx N#
bx M#
bx L#
bx K#
b100000 J#
b100000 I#
b0 H#
b0 G#
bx F#
bx E#
xD#
bx C#
xB#
bx A#
x@#
0?#
0>#
0=#
0<#
0;#
0:#
09#
08#
07#
x6#
x5#
04#
03#
02#
01#
00#
0/#
0.#
0-#
0,#
0+#
0*#
b0 )#
b0 (#
bx '#
bx &#
bx %#
bx $#
bx ##
bx "#
b1000000000000000000000 !#
b1000000000000000000000 ~"
bx }"
bx |"
b0 {"
bx z"
bx y"
b0 x"
bx w"
bx v"
bx u"
bx t"
bx s"
bx r"
bx q"
bx p"
bx o"
bx n"
bx m"
bx l"
xk"
xj"
bx i"
bx h"
xg"
bx f"
bx e"
b1000000000000000000000 d"
bx c"
bx b"
bx a"
bx `"
bx _"
bx ^"
bx ]"
b1000000000000000000000 \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
b0 E"
b0 D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
x."
bx -"
b0 ,"
b0 +"
bx *"
bx )"
bx '"
bx &"
0%"
0$"
0#"
0""
bx !"
bx ~
b0 }
b1000000000000000000000 |
b1000000000000000000000 {
bx z
b0 y
bx x
b0 w
0v
0u
xt
0s
bx r
bx q
bx p
bx o
bx n
1m
1l
b0 k
bx j
bx i
bx h
xg
0f
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
xW
xV
0U
1T
1S
0R
0Q
xP
xO
xN
1M
xL
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
b0 A
0@
x?
x>
b10000000000000000000000000000011 =
b110010 <
0;
b0 :
19
08
bx 7
b0 6
x5
bx 4
b0 3
x2
01
x0
b0 /
0.
0-
bx ,
bx +
bx *
bx )
bx (
bx '
bx &
0%
bx $
bx #
bx "
bx !
$end
#5000
0T#
b0 Z
b0 w"
b0 `
b0 u"
b0 X
b0 v"
b0 ^
b0 t"
b0 4
b0 x
b0 c#
0P
05
b1000000000000001000000 |
b1000000000000001000000 d"
b1000000000000001000000 !#
b0 a
b0 r"
b0 V#
b0 [
b0 p"
b0 U#
b1000000000000001000000 {
b1000000000000001000000 \"
b1000000000000001000000 ~"
b0 _
b0 s"
b0 X#
b0 Y
b0 q"
b0 W#
06#
05#
1l
b100 j
b0 7
b0 z
b0 b#
0g
0t
0@#
0g"
0L
0O
0>
b0 !"
0N
b10011 a"
b0 c"
b0 b"
b0 c
b0 _"
b0 m"
b0 %#
b0 M#
b0 ]
b0 ^"
b0 o"
b0 '#
b0 N#
b0 e
b0 `"
b0 ##
b0 r
b0 }"
b10011 Y"
b0 ["
b0 Z"
b0 b
b0 W"
b0 l"
b0 $#
b0 E#
b0 K#
b0 \
b0 V"
b0 n"
b0 &#
b0 F#
b0 L#
b0 d
b0 X"
b0 "#
b0 q
b0 z"
b10001100011 J
b10001100011 !
b10001100011 n
b10001100011 h#
b10000011 )
b10000011 E
b10000011 I
b10000011 "
b10000011 o
b10000011 g#
1$"
b0 N"
b0 ^#
b0 I"
0D#
0k"
b0 R"
b0 G"
1%"
b100000 J#
b100000 I#
b0 Z#
b0 M"
b0 H"
0S#
0B#
0j"
b0 O"
02
0?
b0 -"
b0 F"
0V
b10011 B"
b10011 ]"
b10011 |"
0W
b10011 ,
b10011 B
b10011 A"
b10011 U"
b10011 y"
b0 C"
b100 #
b100 p
b100 f#
b100 i
b1000 h
b0 (
b0 F
b0 $
b0 K
b0 e#
b0 J"
b0 ~
b0 &"
b0 0"
b0 7"
b0 T"
b0 5"
b0 S"
b0 3"
b0 i"
b0 C#
b0 P#
b0 6"
b0 4"
b0 /"
b10011 *
b10011 D
b10011 1"
b0 2"
b0 '"
b0 9"
b0 @"
b0 Q"
b0 >"
b0 P"
b0 <"
b0 h"
b0 A#
b0 O#
b0 ?"
b0 ="
b0 8"
b10011 +
b10011 C
b10011 :"
b0 ;"
b100000 Y#
18
#10000
08
#15000
b100000 Y#
18
#20000
08
#25000
b100000 Y#
18
#30000
08
#35000
b100000 Y#
18
#40000
08
#45000
b1000 r
b1000 }"
b10 {"
1.#
1+#
11#
1R
b100000000000010000000000000 |
b100000000000010000000000000 d"
b100000000000010000000000000 !#
b1000000000100001010000 {
b1000000000100001010000 \"
b1000000000100001010000 ~"
0?#
1>#
1l
b1100 j
b100000 J#
b100000 I#
1N
b1100011 a"
b1000 e
b1000 `"
b1000 ##
b11 Y"
b1 d
b1 X"
b1 "#
b100000000000001110011 J
b100000000000001110011 !
b100000000000001110011 n
b100000000000001110011 h#
b10001100011 )
b10001100011 E
b10001100011 I
b10001100011 "
b10001100011 o
b10001100011 g#
1S#
1B#
1j"
1V
b10001100011 B"
b10001100011 ]"
b10001100011 |"
1W
b10000011 ,
b10000011 B
b10000011 A"
b10000011 U"
b10000011 y"
b1000 #
b1000 p
b1000 f#
b1000 i
b1100 h
b100 (
b100 F
b100 $
b100 K
b100 e#
b100 J"
b1000000000000001000000 8"
09
18
#50000
08
#55000
b1100 !"
b10000011 ^#
b11111111111111111111111110000011 E"
b10000011 Z#
b11111111111111111111111110000011 D"
1>
b10000011 6
b10000011 y
b10000011 j#
1N
11
1@
15
b1000 q
b1000 z"
b0 {"
b10 k
b10 (#
b10 H#
b10 x"
0.#
0>#
0+#
1*#
01#
1""
1L
1O
0T
0R
b1000000000000000000010 |
b1000000000000000000010 d"
b1000000000000000000010 !#
1Q
b100000000000010000000000000 {
b100000000000010000000000000 \"
b100000000000010000000000000 ~"
0-#
0:#
08#
1l
b1100 j
b10 /
b10 A
b10 }
b10 )#
b10 G#
b100000 J#
b100000 I#
b11111111111111111111111110000011 '
b11111111111111111111111110000011 G
b11111111111111111111111110000011 K"
b11111111111111111111111110000011 e"
b11111111111111111111111110000011 Q#
b1110011 a"
b1 ]
b1 ^"
b1 o"
b1 '#
b1 N#
b0 e
b0 `"
b0 ##
b1 r
b1 }"
b1100011 Y"
b1000 d
b1000 X"
b1000 "#
b0 J
b0 !
b0 n
b0 h#
b0 )
b0 E
b0 I
b0 "
b0 o
b0 g#
b1000 &"
b1000 0"
b1000 3"
b1000 i"
b1000 C#
b1000 P#
b100000000000010000000000000 /"
b10001100011 *
b10001100011 D
b10001100011 1"
b1100 ~
b100 2"
b1 <"
b1 h"
b1 A#
b1 O#
b1000000000100001010000 8"
b10000011 +
b10000011 C
b10000011 :"
b100000000000001110011 B"
b100000000000001110011 ]"
b100000000000001110011 |"
b10001100011 ,
b10001100011 B
b10001100011 A"
b10001100011 U"
b10001100011 y"
b100 C"
b10000 #
b10000 p
b10000 f#
b10000 i
b10100 h
b1100 (
b1100 F
b1100 $
b1100 K
b1100 e#
b1100 J"
b1 :
18
#60000
08
#65000
b0 ^#
b0 Z#
b0 6
b0 y
b0 j#
0*#
b0 x"
b10000 j
05
1T
b1000000000000001000000 |
b1000000000000001000000 d"
b1000000000000001000000 !#
0Q
b1000000000000001000000 {
b1000000000000001000000 \"
b1000000000000001000000 ~"
0""
0>
b0 !"
1l
0L
0O
0N
b10011 a"
b0 ]
b0 ^"
b0 o"
b0 '#
b0 N#
b0 r
b0 }"
b10011 Y"
b0 d
b0 X"
b0 "#
b0 q
b0 z"
b0 E"
01
0@
b0 k
b0 (#
b0 H#
b0 /
b0 A
b0 }
b0 )#
b0 G#
b100000 J#
b100000 I#
bx '
bx G
bx K"
bx e"
bx Q#
b0 D"
0S#
0B#
0j"
0V
b10011 B"
b10011 ]"
b10011 |"
0W
b10011 ,
b10011 B
b10011 A"
b10011 U"
b10011 y"
b1100 C"
b0 &"
b0 0"
b0 3"
b0 i"
b0 C#
b0 P#
b0 /"
b10011 *
b10011 D
b10011 1"
b0 ~
b0 2"
b0 <"
b0 h"
b0 A#
b0 O#
b0 8"
b10011 +
b10011 C
b10011 :"
b10 :
18
#70000
08
#75000
1l
b100000 J#
b100000 I#
b1000000000000000000000 |
b1000000000000000000000 d"
b1000000000000000000000 !#
b1000000000000000000000 {
b1000000000000000000000 \"
b1000000000000000000000 ~"
b11000 j
1S#
1B#
1j"
b1100 -"
1N
b0 a"
b0 Y"
b1000000000000001000000 8"
b1100 ;"
1V
b0 B"
b0 ]"
b0 |"
1W
b0 ,
b0 B
b0 A"
b0 U"
b0 y"
b10100 #
b10100 p
b10100 f#
b10100 i
b11000 h
b10000 (
b10000 F
b10000 $
b10000 K
b10000 e#
b10000 J"
b11 :
18
#80000
08
#85000
b100000 j
b100000 J#
b100000 I#
0S#
0B#
0j"
b10000 C"
b11100 #
b11100 p
b11100 f#
b11100 i
b100000 h
b11000 (
b11000 F
b11000 $
b11000 K
b11000 e#
b11000 J"
b1000000000000000000000 /"
b0 *
b0 D
b0 1"
b10000 ~
b10000 2"
b1000000000000000000000 8"
b0 +
b0 C
b0 :"
b100 :
18
#90000
08
#95000
b101000 j
b10000 -"
b10100 ~
b10100 2"
b10000 ;"
b11000 C"
b100100 #
b100100 p
b100100 f#
b100100 i
b101000 h
b100000 (
b100000 F
b100000 $
b100000 K
b100000 e#
b100000 J"
b101 :
18
#100000
08
#105000
b110000 j
b11000 -"
b100000 C"
b101100 #
b101100 p
b101100 f#
b101100 i
b110000 h
b101000 (
b101000 F
b101000 $
b101000 K
b101000 e#
b101000 J"
b11100 ~
b11100 2"
b11000 ;"
b110 :
18
#110000
08
#115000
b111000 j
b100000 -"
b100100 ~
b100100 2"
b100000 ;"
b101000 C"
b110100 #
b110100 p
b110100 f#
b110100 i
b111000 h
b110000 (
b110000 F
b110000 $
b110000 K
b110000 e#
b110000 J"
b111 :
18
#120000
08
#125000
b1000000 j
b101000 -"
b110000 C"
b111100 #
b111100 p
b111100 f#
b111100 i
b1000000 h
b111000 (
b111000 F
b111000 $
b111000 K
b111000 e#
b111000 J"
b101100 ~
b101100 2"
b101000 ;"
b1000 :
18
#130000
08
#135000
b1001000 j
b110000 -"
b110100 ~
b110100 2"
b110000 ;"
b111000 C"
b1000100 #
b1000100 p
b1000100 f#
b1000100 i
b1001000 h
b1000000 (
b1000000 F
b1000000 $
b1000000 K
b1000000 e#
b1000000 J"
b1001 :
18
#140000
08
#145000
b1010000 j
b111000 -"
b1000000 C"
b1001100 #
b1001100 p
b1001100 f#
b1001100 i
b1010000 h
b1001000 (
b1001000 F
b1001000 $
b1001000 K
b1001000 e#
b1001000 J"
b111100 ~
b111100 2"
b111000 ;"
b1010 :
18
#150000
08
#155000
b1011000 j
b1000000 -"
b1000100 ~
b1000100 2"
b1000000 ;"
b1001000 C"
b1010100 #
b1010100 p
b1010100 f#
b1010100 i
b1011000 h
b1010000 (
b1010000 F
b1010000 $
b1010000 K
b1010000 e#
b1010000 J"
b1011 :
18
#160000
08
#165000
b1100000 j
b1001000 -"
b1010000 C"
b1011100 #
b1011100 p
b1011100 f#
b1011100 i
b1100000 h
b1011000 (
b1011000 F
b1011000 $
b1011000 K
b1011000 e#
b1011000 J"
b1001100 ~
b1001100 2"
b1001000 ;"
b1100 :
18
#170000
08
#175000
b1101000 j
b1010000 -"
b1010100 ~
b1010100 2"
b1010000 ;"
b1011000 C"
b1100100 #
b1100100 p
b1100100 f#
b1100100 i
b1101000 h
b1100000 (
b1100000 F
b1100000 $
b1100000 K
b1100000 e#
b1100000 J"
b1101 :
18
#180000
08
#185000
b1110000 j
b1011000 -"
b1100000 C"
b1101100 #
b1101100 p
b1101100 f#
b1101100 i
b1110000 h
b1101000 (
b1101000 F
b1101000 $
b1101000 K
b1101000 e#
b1101000 J"
b1011100 ~
b1011100 2"
b1011000 ;"
b1110 :
18
#190000
08
#195000
b1111000 j
b1100000 -"
b1100100 ~
b1100100 2"
b1100000 ;"
b1101000 C"
b1110100 #
b1110100 p
b1110100 f#
b1110100 i
b1111000 h
b1110000 (
b1110000 F
b1110000 $
b1110000 K
b1110000 e#
b1110000 J"
b1111 :
18
#200000
08
#205000
b10000000 j
b1101000 -"
b1110000 C"
b1111100 #
b1111100 p
b1111100 f#
b1111100 i
b10000000 h
b1111000 (
b1111000 F
b1111000 $
b1111000 K
b1111000 e#
b1111000 J"
b1101100 ~
b1101100 2"
b1101000 ;"
b10000 :
18
#210000
08
#215000
b10001000 j
b1110000 -"
b1110100 ~
b1110100 2"
b1110000 ;"
b1111000 C"
b10000100 #
b10000100 p
b10000100 f#
b10000100 i
b10001000 h
b10000000 (
b10000000 F
b10000000 $
b10000000 K
b10000000 e#
b10000000 J"
b10001 :
18
#220000
08
#225000
b10010000 j
b1111000 -"
b10000000 C"
b10001100 #
b10001100 p
b10001100 f#
b10001100 i
b10010000 h
b10001000 (
b10001000 F
b10001000 $
b10001000 K
b10001000 e#
b10001000 J"
b1111100 ~
b1111100 2"
b1111000 ;"
b10010 :
18
#230000
08
#235000
b10011000 j
b10000000 -"
b10000100 ~
b10000100 2"
b10000000 ;"
b10001000 C"
b10010100 #
b10010100 p
b10010100 f#
b10010100 i
b10011000 h
b10010000 (
b10010000 F
b10010000 $
b10010000 K
b10010000 e#
b10010000 J"
b10011 :
18
#240000
08
#245000
b10100000 j
b10001000 -"
b10010000 C"
b10011100 #
b10011100 p
b10011100 f#
b10011100 i
b10100000 h
b10011000 (
b10011000 F
b10011000 $
b10011000 K
b10011000 e#
b10011000 J"
b10001100 ~
b10001100 2"
b10001000 ;"
b10100 :
18
#250000
08
#255000
b10101000 j
b10010000 -"
b10010100 ~
b10010100 2"
b10010000 ;"
b10011000 C"
b10100100 #
b10100100 p
b10100100 f#
b10100100 i
b10101000 h
b10100000 (
b10100000 F
b10100000 $
b10100000 K
b10100000 e#
b10100000 J"
b10101 :
18
#260000
08
#265000
b10110000 j
b10011000 -"
b10100000 C"
b10101100 #
b10101100 p
b10101100 f#
b10101100 i
b10110000 h
b10101000 (
b10101000 F
b10101000 $
b10101000 K
b10101000 e#
b10101000 J"
b10011100 ~
b10011100 2"
b10011000 ;"
b10110 :
18
#270000
08
#275000
b10111000 j
b10100000 -"
b10100100 ~
b10100100 2"
b10100000 ;"
b10101000 C"
b10110100 #
b10110100 p
b10110100 f#
b10110100 i
b10111000 h
b10110000 (
b10110000 F
b10110000 $
b10110000 K
b10110000 e#
b10110000 J"
b10111 :
18
#280000
08
#285000
b11000000 j
b10101000 -"
b10110000 C"
b10111100 #
b10111100 p
b10111100 f#
b10111100 i
b11000000 h
b10111000 (
b10111000 F
b10111000 $
b10111000 K
b10111000 e#
b10111000 J"
b10101100 ~
b10101100 2"
b10101000 ;"
b11000 :
18
#290000
08
#295000
b11001000 j
b10110000 -"
b10110100 ~
b10110100 2"
b10110000 ;"
b10111000 C"
b11000100 #
b11000100 p
b11000100 f#
b11000100 i
b11001000 h
b11000000 (
b11000000 F
b11000000 $
b11000000 K
b11000000 e#
b11000000 J"
b11001 :
18
#300000
08
#305000
b11010000 j
b10111000 -"
b11000000 C"
b11001100 #
b11001100 p
b11001100 f#
b11001100 i
b11010000 h
b11001000 (
b11001000 F
b11001000 $
b11001000 K
b11001000 e#
b11001000 J"
b10111100 ~
b10111100 2"
b10111000 ;"
b11010 :
18
#310000
08
#315000
b11011000 j
b11000000 -"
b11000100 ~
b11000100 2"
b11000000 ;"
b11001000 C"
b11010100 #
b11010100 p
b11010100 f#
b11010100 i
b11011000 h
b11010000 (
b11010000 F
b11010000 $
b11010000 K
b11010000 e#
b11010000 J"
b11011 :
18
#320000
08
#325000
b11100000 j
b11001000 -"
b11010000 C"
b11011100 #
b11011100 p
b11011100 f#
b11011100 i
b11100000 h
b11011000 (
b11011000 F
b11011000 $
b11011000 K
b11011000 e#
b11011000 J"
b11001100 ~
b11001100 2"
b11001000 ;"
b11100 :
18
#330000
08
#335000
b11101000 j
b11010000 -"
b11010100 ~
b11010100 2"
b11010000 ;"
b11011000 C"
b11100100 #
b11100100 p
b11100100 f#
b11100100 i
b11101000 h
b11100000 (
b11100000 F
b11100000 $
b11100000 K
b11100000 e#
b11100000 J"
b11101 :
18
#340000
08
#345000
b11110000 j
b11011000 -"
b11100000 C"
b11101100 #
b11101100 p
b11101100 f#
b11101100 i
b11110000 h
b11101000 (
b11101000 F
b11101000 $
b11101000 K
b11101000 e#
b11101000 J"
b11011100 ~
b11011100 2"
b11011000 ;"
b11110 :
18
#350000
08
#355000
b11111000 j
b11100000 -"
b11100100 ~
b11100100 2"
b11100000 ;"
b11101000 C"
b11110100 #
b11110100 p
b11110100 f#
b11110100 i
b11111000 h
b11110000 (
b11110000 F
b11110000 $
b11110000 K
b11110000 e#
b11110000 J"
b11111 :
18
#360000
08
#365000
b100000000 j
b11101000 -"
b11110000 C"
b11111100 #
b11111100 p
b11111100 f#
b11111100 i
b100000000 h
b11111000 (
b11111000 F
b11111000 $
b11111000 K
b11111000 e#
b11111000 J"
b11101100 ~
b11101100 2"
b11101000 ;"
b100000 :
18
#370000
08
#375000
b100001000 j
b11110000 -"
b11110100 ~
b11110100 2"
b11110000 ;"
b11111000 C"
b100000100 #
b100000100 p
b100000100 f#
b100000100 i
b100001000 h
b100000000 (
b100000000 F
b100000000 $
b100000000 K
b100000000 e#
b100000000 J"
b100001 :
18
#380000
08
#385000
b100010000 j
b11111000 -"
b100000000 C"
b100001100 #
b100001100 p
b100001100 f#
b100001100 i
b100010000 h
b100001000 (
b100001000 F
b100001000 $
b100001000 K
b100001000 e#
b100001000 J"
b11111100 ~
b11111100 2"
b11111000 ;"
b100010 :
18
#390000
08
#395000
b100011000 j
b100000000 -"
b100000100 ~
b100000100 2"
b100000000 ;"
b100001000 C"
b100010100 #
b100010100 p
b100010100 f#
b100010100 i
b100011000 h
b100010000 (
b100010000 F
b100010000 $
b100010000 K
b100010000 e#
b100010000 J"
b100011 :
18
#400000
08
#405000
b100100000 j
b100001000 -"
b100010000 C"
b100011100 #
b100011100 p
b100011100 f#
b100011100 i
b100100000 h
b100011000 (
b100011000 F
b100011000 $
b100011000 K
b100011000 e#
b100011000 J"
b100001100 ~
b100001100 2"
b100001000 ;"
b100100 :
18
#410000
08
#415000
b100101000 j
b100010000 -"
b100010100 ~
b100010100 2"
b100010000 ;"
b100011000 C"
b100100100 #
b100100100 p
b100100100 f#
b100100100 i
b100101000 h
b100100000 (
b100100000 F
b100100000 $
b100100000 K
b100100000 e#
b100100000 J"
b100101 :
18
#420000
08
#425000
b100110000 j
b100011000 -"
b100100000 C"
b100101100 #
b100101100 p
b100101100 f#
b100101100 i
b100110000 h
b100101000 (
b100101000 F
b100101000 $
b100101000 K
b100101000 e#
b100101000 J"
b100011100 ~
b100011100 2"
b100011000 ;"
b100110 :
18
#430000
08
#435000
b100111000 j
b100100000 -"
b100100100 ~
b100100100 2"
b100100000 ;"
b100101000 C"
b100110100 #
b100110100 p
b100110100 f#
b100110100 i
b100111000 h
b100110000 (
b100110000 F
b100110000 $
b100110000 K
b100110000 e#
b100110000 J"
b100111 :
18
#440000
08
#445000
b101000000 j
b100101000 -"
b100110000 C"
b100111100 #
b100111100 p
b100111100 f#
b100111100 i
b101000000 h
b100111000 (
b100111000 F
b100111000 $
b100111000 K
b100111000 e#
b100111000 J"
b100101100 ~
b100101100 2"
b100101000 ;"
b101000 :
18
#450000
08
#455000
b101001000 j
b100110000 -"
b100110100 ~
b100110100 2"
b100110000 ;"
b100111000 C"
b101000100 #
b101000100 p
b101000100 f#
b101000100 i
b101001000 h
b101000000 (
b101000000 F
b101000000 $
b101000000 K
b101000000 e#
b101000000 J"
b101001 :
18
#460000
08
#465000
b101010000 j
b100111000 -"
b101000000 C"
b101001100 #
b101001100 p
b101001100 f#
b101001100 i
b101010000 h
b101001000 (
b101001000 F
b101001000 $
b101001000 K
b101001000 e#
b101001000 J"
b100111100 ~
b100111100 2"
b100111000 ;"
b101010 :
18
#470000
08
#475000
b101011000 j
b101000000 -"
b101000100 ~
b101000100 2"
b101000000 ;"
b101001000 C"
b101010100 #
b101010100 p
b101010100 f#
b101010100 i
b101011000 h
b101010000 (
b101010000 F
b101010000 $
b101010000 K
b101010000 e#
b101010000 J"
b101011 :
18
#480000
08
#485000
b101100000 j
b101001000 -"
b101010000 C"
b101011100 #
b101011100 p
b101011100 f#
b101011100 i
b101100000 h
b101011000 (
b101011000 F
b101011000 $
b101011000 K
b101011000 e#
b101011000 J"
b101001100 ~
b101001100 2"
b101001000 ;"
b101100 :
18
#490000
08
#495000
b101101000 j
b101010000 -"
b101010100 ~
b101010100 2"
b101010000 ;"
b101011000 C"
b101100100 #
b101100100 p
b101100100 f#
b101100100 i
b101101000 h
b101100000 (
b101100000 F
b101100000 $
b101100000 K
b101100000 e#
b101100000 J"
b101101 :
18
#500000
08
#505000
b101110000 j
b101011000 -"
b101100000 C"
b101101100 #
b101101100 p
b101101100 f#
b101101100 i
b101110000 h
b101101000 (
b101101000 F
b101101000 $
b101101000 K
b101101000 e#
b101101000 J"
b101011100 ~
b101011100 2"
b101011000 ;"
b101110 :
18
#510000
08
#515000
b101111000 j
b101100000 -"
b101100100 ~
b101100100 2"
b101100000 ;"
b101101000 C"
b101110100 #
b101110100 p
b101110100 f#
b101110100 i
b101111000 h
b101110000 (
b101110000 F
b101110000 $
b101110000 K
b101110000 e#
b101110000 J"
b101111 :
18
#520000
08
#525000
b110000000 j
b101101000 -"
b101110000 C"
b101111100 #
b101111100 p
b101111100 f#
b101111100 i
b110000000 h
b101111000 (
b101111000 F
b101111000 $
b101111000 K
b101111000 e#
b101111000 J"
b101101100 ~
b101101100 2"
b101101000 ;"
b110000 :
18
#530000
08
#535000
b110001000 j
b101110000 -"
b101110100 ~
b101110100 2"
b101110000 ;"
b101111000 C"
b110000100 #
b110000100 p
b110000100 f#
b110000100 i
b110001000 h
b110000000 (
b110000000 F
b110000000 $
b110000000 K
b110000000 e#
b110000000 J"
b110001 :
18
#540000
08
#545000
b110010000 j
b101111000 -"
b110000000 C"
b110001100 #
b110001100 p
b110001100 f#
b110001100 i
b110010000 h
b110001000 (
b110001000 F
b110001000 $
b110001000 K
b110001000 e#
b110001000 J"
b101111100 ~
b101111100 2"
b101111000 ;"
b110010 :
18
#550000
08
#555000
b110011000 j
b110000000 -"
b110000100 ~
b110000100 2"
b110000000 ;"
b110001000 C"
b110010100 #
b110010100 p
b110010100 f#
b110010100 i
b110011000 h
b110010000 (
b110010000 F
b110010000 $
b110010000 K
b110010000 e#
b110010000 J"
b110011 :
18
