
Input_Capture.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a904  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000051c  0800aab8  0800aab8  0001aab8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800afd4  0800afd4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800afd4  0800afd4  0001afd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800afdc  0800afdc  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800afdc  0800afdc  0001afdc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800afe0  0800afe0  0001afe0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800afe4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          00000180  200001e0  200001e0  000201e0  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000360  20000360  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   000101be  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000251c  00000000  00000000  000303ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000df0  00000000  00000000  000328f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000ce8  00000000  00000000  000336e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024d61  00000000  00000000  000343c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010c74  00000000  00000000  00059129  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dbc36  00000000  00000000  00069d9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  001459d3  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004f74  00000000  00000000  00145a24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800aa9c 	.word	0x0800aa9c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	0800aa9c 	.word	0x0800aa9c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9aa 	b.w	8001014 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468e      	mov	lr, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d14d      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d52:	428a      	cmp	r2, r1
 8000d54:	4694      	mov	ip, r2
 8000d56:	d969      	bls.n	8000e2c <__udivmoddi4+0xe8>
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b152      	cbz	r2, 8000d74 <__udivmoddi4+0x30>
 8000d5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d62:	f1c2 0120 	rsb	r1, r2, #32
 8000d66:	fa20 f101 	lsr.w	r1, r0, r1
 8000d6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d72:	4094      	lsls	r4, r2
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d7e:	fa1f f78c 	uxth.w	r7, ip
 8000d82:	fb08 e316 	mls	r3, r8, r6, lr
 8000d86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d8a:	fb06 f107 	mul.w	r1, r6, r7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d9a:	f080 811f 	bcs.w	8000fdc <__udivmoddi4+0x298>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 811c 	bls.w	8000fdc <__udivmoddi4+0x298>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db8:	fb00 f707 	mul.w	r7, r0, r7
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x92>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	f080 810a 	bcs.w	8000fe0 <__udivmoddi4+0x29c>
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	f240 8107 	bls.w	8000fe0 <__udivmoddi4+0x29c>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	1be4      	subs	r4, r4, r7
 8000ddc:	2600      	movs	r6, #0
 8000dde:	b11d      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000de0:	40d4      	lsrs	r4, r2
 8000de2:	2300      	movs	r3, #0
 8000de4:	e9c5 4300 	strd	r4, r3, [r5]
 8000de8:	4631      	mov	r1, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0xc2>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80ef 	beq.w	8000fd6 <__udivmoddi4+0x292>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x160>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xd4>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80f9 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	469e      	mov	lr, r3
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0e0      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e2a:	e7dd      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e2c:	b902      	cbnz	r2, 8000e30 <__udivmoddi4+0xec>
 8000e2e:	deff      	udf	#255	; 0xff
 8000e30:	fab2 f282 	clz	r2, r2
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f040 8092 	bne.w	8000f5e <__udivmoddi4+0x21a>
 8000e3a:	eba1 010c 	sub.w	r1, r1, ip
 8000e3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	2601      	movs	r6, #1
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb0e f003 	mul.w	r0, lr, r3
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x12c>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x12a>
 8000e68:	4288      	cmp	r0, r1
 8000e6a:	f200 80cb 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000e6e:	4643      	mov	r3, r8
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1110 	mls	r1, r7, r0, r1
 8000e7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e80:	fb0e fe00 	mul.w	lr, lr, r0
 8000e84:	45a6      	cmp	lr, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x156>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e90:	d202      	bcs.n	8000e98 <__udivmoddi4+0x154>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f200 80bb 	bhi.w	800100e <__udivmoddi4+0x2ca>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x9a>
 8000ea4:	f1c6 0720 	rsb	r7, r6, #32
 8000ea8:	40b3      	lsls	r3, r6
 8000eaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eca:	0c20      	lsrs	r0, r4, #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ed4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed8:	fb08 f00e 	mul.w	r0, r8, lr
 8000edc:	4288      	cmp	r0, r1
 8000ede:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee2:	d90b      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eec:	f080 8088 	bcs.w	8001000 <__udivmoddi4+0x2bc>
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	f240 8085 	bls.w	8001000 <__udivmoddi4+0x2bc>
 8000ef6:	f1a8 0802 	sub.w	r8, r8, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	1a09      	subs	r1, r1, r0
 8000efe:	b2a4      	uxth	r4, r4
 8000f00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f04:	fb09 1110 	mls	r1, r9, r0, r1
 8000f08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f10:	458e      	cmp	lr, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1e2>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f1c:	d26c      	bcs.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f1e:	458e      	cmp	lr, r1
 8000f20:	d96a      	bls.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f2e:	eba1 010e 	sub.w	r1, r1, lr
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	46c8      	mov	r8, r9
 8000f36:	46a6      	mov	lr, r4
 8000f38:	d356      	bcc.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f3a:	d053      	beq.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x212>
 8000f3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f42:	eb61 010e 	sbc.w	r1, r1, lr
 8000f46:	fa01 f707 	lsl.w	r7, r1, r7
 8000f4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f4e:	40f1      	lsrs	r1, r6
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e9c5 7100 	strd	r7, r1, [r5]
 8000f56:	2600      	movs	r6, #0
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	f1c2 0320 	rsb	r3, r2, #32
 8000f62:	40d8      	lsrs	r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa21 f303 	lsr.w	r3, r1, r3
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	4301      	orrs	r1, r0
 8000f70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f74:	fa1f fe8c 	uxth.w	lr, ip
 8000f78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f80:	0c0b      	lsrs	r3, r1, #16
 8000f82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f86:	fb00 f60e 	mul.w	r6, r0, lr
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x260>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f9a:	d22f      	bcs.n	8000ffc <__udivmoddi4+0x2b8>
 8000f9c:	429e      	cmp	r6, r3
 8000f9e:	d92d      	bls.n	8000ffc <__udivmoddi4+0x2b8>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1b9b      	subs	r3, r3, r6
 8000fa6:	b289      	uxth	r1, r1
 8000fa8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fac:	fb07 3316 	mls	r3, r7, r6, r3
 8000fb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x28a>
 8000fbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fc4:	d216      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fc6:	428b      	cmp	r3, r1
 8000fc8:	d914      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fca:	3e02      	subs	r6, #2
 8000fcc:	4461      	add	r1, ip
 8000fce:	1ac9      	subs	r1, r1, r3
 8000fd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fd4:	e738      	b.n	8000e48 <__udivmoddi4+0x104>
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e705      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e3      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6f8      	b.n	8000dd6 <__udivmoddi4+0x92>
 8000fe4:	454b      	cmp	r3, r9
 8000fe6:	d2a9      	bcs.n	8000f3c <__udivmoddi4+0x1f8>
 8000fe8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7a3      	b.n	8000f3c <__udivmoddi4+0x1f8>
 8000ff4:	4646      	mov	r6, r8
 8000ff6:	e7ea      	b.n	8000fce <__udivmoddi4+0x28a>
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	e794      	b.n	8000f26 <__udivmoddi4+0x1e2>
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	e7d1      	b.n	8000fa4 <__udivmoddi4+0x260>
 8001000:	46d0      	mov	r8, sl
 8001002:	e77b      	b.n	8000efc <__udivmoddi4+0x1b8>
 8001004:	3b02      	subs	r3, #2
 8001006:	4461      	add	r1, ip
 8001008:	e732      	b.n	8000e70 <__udivmoddi4+0x12c>
 800100a:	4630      	mov	r0, r6
 800100c:	e709      	b.n	8000e22 <__udivmoddi4+0xde>
 800100e:	4464      	add	r4, ip
 8001010:	3802      	subs	r0, #2
 8001012:	e742      	b.n	8000e9a <__udivmoddi4+0x156>

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b082      	sub	sp, #8
 800101c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800101e:	2300      	movs	r3, #0
 8001020:	607b      	str	r3, [r7, #4]
 8001022:	4b0c      	ldr	r3, [pc, #48]	; (8001054 <MX_DMA_Init+0x3c>)
 8001024:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001026:	4a0b      	ldr	r2, [pc, #44]	; (8001054 <MX_DMA_Init+0x3c>)
 8001028:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800102c:	6313      	str	r3, [r2, #48]	; 0x30
 800102e:	4b09      	ldr	r3, [pc, #36]	; (8001054 <MX_DMA_Init+0x3c>)
 8001030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001032:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800103a:	2200      	movs	r2, #0
 800103c:	2100      	movs	r1, #0
 800103e:	200f      	movs	r0, #15
 8001040:	f001 f833 	bl	80020aa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001044:	200f      	movs	r0, #15
 8001046:	f001 f84c 	bl	80020e2 <HAL_NVIC_EnableIRQ>

}
 800104a:	bf00      	nop
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	40023800 	.word	0x40023800

08001058 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b08c      	sub	sp, #48	; 0x30
 800105c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800105e:	f107 031c 	add.w	r3, r7, #28
 8001062:	2200      	movs	r2, #0
 8001064:	601a      	str	r2, [r3, #0]
 8001066:	605a      	str	r2, [r3, #4]
 8001068:	609a      	str	r2, [r3, #8]
 800106a:	60da      	str	r2, [r3, #12]
 800106c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800106e:	2300      	movs	r3, #0
 8001070:	61bb      	str	r3, [r7, #24]
 8001072:	4b7c      	ldr	r3, [pc, #496]	; (8001264 <MX_GPIO_Init+0x20c>)
 8001074:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001076:	4a7b      	ldr	r2, [pc, #492]	; (8001264 <MX_GPIO_Init+0x20c>)
 8001078:	f043 0304 	orr.w	r3, r3, #4
 800107c:	6313      	str	r3, [r2, #48]	; 0x30
 800107e:	4b79      	ldr	r3, [pc, #484]	; (8001264 <MX_GPIO_Init+0x20c>)
 8001080:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001082:	f003 0304 	and.w	r3, r3, #4
 8001086:	61bb      	str	r3, [r7, #24]
 8001088:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800108a:	2300      	movs	r3, #0
 800108c:	617b      	str	r3, [r7, #20]
 800108e:	4b75      	ldr	r3, [pc, #468]	; (8001264 <MX_GPIO_Init+0x20c>)
 8001090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001092:	4a74      	ldr	r2, [pc, #464]	; (8001264 <MX_GPIO_Init+0x20c>)
 8001094:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001098:	6313      	str	r3, [r2, #48]	; 0x30
 800109a:	4b72      	ldr	r3, [pc, #456]	; (8001264 <MX_GPIO_Init+0x20c>)
 800109c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800109e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010a2:	617b      	str	r3, [r7, #20]
 80010a4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010a6:	2300      	movs	r3, #0
 80010a8:	613b      	str	r3, [r7, #16]
 80010aa:	4b6e      	ldr	r3, [pc, #440]	; (8001264 <MX_GPIO_Init+0x20c>)
 80010ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ae:	4a6d      	ldr	r2, [pc, #436]	; (8001264 <MX_GPIO_Init+0x20c>)
 80010b0:	f043 0301 	orr.w	r3, r3, #1
 80010b4:	6313      	str	r3, [r2, #48]	; 0x30
 80010b6:	4b6b      	ldr	r3, [pc, #428]	; (8001264 <MX_GPIO_Init+0x20c>)
 80010b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ba:	f003 0301 	and.w	r3, r3, #1
 80010be:	613b      	str	r3, [r7, #16]
 80010c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010c2:	2300      	movs	r3, #0
 80010c4:	60fb      	str	r3, [r7, #12]
 80010c6:	4b67      	ldr	r3, [pc, #412]	; (8001264 <MX_GPIO_Init+0x20c>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ca:	4a66      	ldr	r2, [pc, #408]	; (8001264 <MX_GPIO_Init+0x20c>)
 80010cc:	f043 0302 	orr.w	r3, r3, #2
 80010d0:	6313      	str	r3, [r2, #48]	; 0x30
 80010d2:	4b64      	ldr	r3, [pc, #400]	; (8001264 <MX_GPIO_Init+0x20c>)
 80010d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010d6:	f003 0302 	and.w	r3, r3, #2
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80010de:	2300      	movs	r3, #0
 80010e0:	60bb      	str	r3, [r7, #8]
 80010e2:	4b60      	ldr	r3, [pc, #384]	; (8001264 <MX_GPIO_Init+0x20c>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e6:	4a5f      	ldr	r2, [pc, #380]	; (8001264 <MX_GPIO_Init+0x20c>)
 80010e8:	f043 0308 	orr.w	r3, r3, #8
 80010ec:	6313      	str	r3, [r2, #48]	; 0x30
 80010ee:	4b5d      	ldr	r3, [pc, #372]	; (8001264 <MX_GPIO_Init+0x20c>)
 80010f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010f2:	f003 0308 	and.w	r3, r3, #8
 80010f6:	60bb      	str	r3, [r7, #8]
 80010f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80010fa:	2300      	movs	r3, #0
 80010fc:	607b      	str	r3, [r7, #4]
 80010fe:	4b59      	ldr	r3, [pc, #356]	; (8001264 <MX_GPIO_Init+0x20c>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001102:	4a58      	ldr	r2, [pc, #352]	; (8001264 <MX_GPIO_Init+0x20c>)
 8001104:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001108:	6313      	str	r3, [r2, #48]	; 0x30
 800110a:	4b56      	ldr	r3, [pc, #344]	; (8001264 <MX_GPIO_Init+0x20c>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001112:	607b      	str	r3, [r7, #4]
 8001114:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|TRIGGER_Pin|LD2_Pin, GPIO_PIN_RESET);
 8001116:	2200      	movs	r2, #0
 8001118:	f244 01c1 	movw	r1, #16577	; 0x40c1
 800111c:	4852      	ldr	r0, [pc, #328]	; (8001268 <MX_GPIO_Init+0x210>)
 800111e:	f001 fda9 	bl	8002c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8001122:	2200      	movs	r2, #0
 8001124:	2140      	movs	r1, #64	; 0x40
 8001126:	4851      	ldr	r0, [pc, #324]	; (800126c <MX_GPIO_Init+0x214>)
 8001128:	f001 fda4 	bl	8002c74 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800112c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001130:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001132:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001136:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001138:	2300      	movs	r3, #0
 800113a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800113c:	f107 031c 	add.w	r3, r7, #28
 8001140:	4619      	mov	r1, r3
 8001142:	484b      	ldr	r0, [pc, #300]	; (8001270 <MX_GPIO_Init+0x218>)
 8001144:	f001 fbea 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001148:	2332      	movs	r3, #50	; 0x32
 800114a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800114c:	2302      	movs	r3, #2
 800114e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001150:	2300      	movs	r3, #0
 8001152:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001154:	2303      	movs	r3, #3
 8001156:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001158:	230b      	movs	r3, #11
 800115a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800115c:	f107 031c 	add.w	r3, r7, #28
 8001160:	4619      	mov	r1, r3
 8001162:	4843      	ldr	r0, [pc, #268]	; (8001270 <MX_GPIO_Init+0x218>)
 8001164:	f001 fbda 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001168:	2386      	movs	r3, #134	; 0x86
 800116a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800116c:	2302      	movs	r3, #2
 800116e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001170:	2300      	movs	r3, #0
 8001172:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001174:	2303      	movs	r3, #3
 8001176:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001178:	230b      	movs	r3, #11
 800117a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117c:	f107 031c 	add.w	r3, r7, #28
 8001180:	4619      	mov	r1, r3
 8001182:	483c      	ldr	r0, [pc, #240]	; (8001274 <MX_GPIO_Init+0x21c>)
 8001184:	f001 fbca 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|TRIGGER_Pin|LD2_Pin;
 8001188:	f244 03c1 	movw	r3, #16577	; 0x40c1
 800118c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800118e:	2301      	movs	r3, #1
 8001190:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001192:	2300      	movs	r3, #0
 8001194:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001196:	2300      	movs	r3, #0
 8001198:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800119a:	f107 031c 	add.w	r3, r7, #28
 800119e:	4619      	mov	r1, r3
 80011a0:	4831      	ldr	r0, [pc, #196]	; (8001268 <MX_GPIO_Init+0x210>)
 80011a2:	f001 fbbb 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80011a6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ac:	2302      	movs	r3, #2
 80011ae:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b0:	2300      	movs	r3, #0
 80011b2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011b4:	2303      	movs	r3, #3
 80011b6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011b8:	230b      	movs	r3, #11
 80011ba:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80011bc:	f107 031c 	add.w	r3, r7, #28
 80011c0:	4619      	mov	r1, r3
 80011c2:	4829      	ldr	r0, [pc, #164]	; (8001268 <MX_GPIO_Init+0x210>)
 80011c4:	f001 fbaa 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80011c8:	2340      	movs	r3, #64	; 0x40
 80011ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011cc:	2301      	movs	r3, #1
 80011ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d0:	2300      	movs	r3, #0
 80011d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d4:	2300      	movs	r3, #0
 80011d6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80011d8:	f107 031c 	add.w	r3, r7, #28
 80011dc:	4619      	mov	r1, r3
 80011de:	4823      	ldr	r0, [pc, #140]	; (800126c <MX_GPIO_Init+0x214>)
 80011e0:	f001 fb9c 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80011e4:	2380      	movs	r3, #128	; 0x80
 80011e6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011e8:	2300      	movs	r3, #0
 80011ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80011f0:	f107 031c 	add.w	r3, r7, #28
 80011f4:	4619      	mov	r1, r3
 80011f6:	481d      	ldr	r0, [pc, #116]	; (800126c <MX_GPIO_Init+0x214>)
 80011f8:	f001 fb90 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80011fc:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001200:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001202:	2302      	movs	r3, #2
 8001204:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001206:	2300      	movs	r3, #0
 8001208:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800120a:	2303      	movs	r3, #3
 800120c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800120e:	230a      	movs	r3, #10
 8001210:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001212:	f107 031c 	add.w	r3, r7, #28
 8001216:	4619      	mov	r1, r3
 8001218:	4816      	ldr	r0, [pc, #88]	; (8001274 <MX_GPIO_Init+0x21c>)
 800121a:	f001 fb7f 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800121e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001222:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001224:	2300      	movs	r3, #0
 8001226:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001228:	2300      	movs	r3, #0
 800122a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800122c:	f107 031c 	add.w	r3, r7, #28
 8001230:	4619      	mov	r1, r3
 8001232:	4810      	ldr	r0, [pc, #64]	; (8001274 <MX_GPIO_Init+0x21c>)
 8001234:	f001 fb72 	bl	800291c <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001238:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800123c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800123e:	2302      	movs	r3, #2
 8001240:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001242:	2300      	movs	r3, #0
 8001244:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001246:	2303      	movs	r3, #3
 8001248:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800124a:	230b      	movs	r3, #11
 800124c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800124e:	f107 031c 	add.w	r3, r7, #28
 8001252:	4619      	mov	r1, r3
 8001254:	4805      	ldr	r0, [pc, #20]	; (800126c <MX_GPIO_Init+0x214>)
 8001256:	f001 fb61 	bl	800291c <HAL_GPIO_Init>

}
 800125a:	bf00      	nop
 800125c:	3730      	adds	r7, #48	; 0x30
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	40023800 	.word	0x40023800
 8001268:	40020400 	.word	0x40020400
 800126c:	40021800 	.word	0x40021800
 8001270:	40020800 	.word	0x40020800
 8001274:	40020000 	.word	0x40020000

08001278 <_write>:

/* Private function prototypes -----------------------------------------------*/
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */
int _write(int file, char* p, int len)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b084      	sub	sp, #16
 800127c:	af00      	add	r7, sp, #0
 800127e:	60f8      	str	r0, [r7, #12]
 8001280:	60b9      	str	r1, [r7, #8]
 8001282:	607a      	str	r2, [r7, #4]
	if(HAL_UART_Transmit(&huart3, (uint8_t *)p, len, 10) == HAL_OK) return len;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	b29a      	uxth	r2, r3
 8001288:	230a      	movs	r3, #10
 800128a:	68b9      	ldr	r1, [r7, #8]
 800128c:	4806      	ldr	r0, [pc, #24]	; (80012a8 <_write+0x30>)
 800128e:	f003 ff0e 	bl	80050ae <HAL_UART_Transmit>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d101      	bne.n	800129c <_write+0x24>
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	e000      	b.n	800129e <_write+0x26>
	else return 0;
 800129c:	2300      	movs	r3, #0
}
 800129e:	4618      	mov	r0, r3
 80012a0:	3710      	adds	r7, #16
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20000308 	.word	0x20000308

080012ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012ae:	b087      	sub	sp, #28
 80012b0:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012b2:	f000 fd89 	bl	8001dc8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012b6:	f000 f857 	bl	8001368 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012ba:	f7ff fecd 	bl	8001058 <MX_GPIO_Init>
  MX_DMA_Init();
 80012be:	f7ff feab 	bl	8001018 <MX_DMA_Init>
  MX_TIM3_Init();
 80012c2:	f000 fb13 	bl	80018ec <MX_TIM3_Init>
  MX_TIM4_Init();
 80012c6:	f000 fb81 	bl	80019cc <MX_TIM4_Init>
  MX_USART3_UART_Init();
 80012ca:	f000 fcd9 	bl	8001c80 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  DWT_Delay_Init();
 80012ce:	f000 f9a1 	bl	8001614 <DWT_Delay_Init>

  //HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
  HAL_TIM_OC_Start_IT(&htim4, TIM_CHANNEL_1);		// Sonar
 80012d2:	2100      	movs	r1, #0
 80012d4:	481c      	ldr	r0, [pc, #112]	; (8001348 <main+0x9c>)
 80012d6:	f002 fae9 	bl	80038ac <HAL_TIM_OC_Start_IT>
  //htim3.State = HAL_TIM_STATE_READY;
  HAL_TIM_IC_Start_DMA(&htim3, TIM_CHANNEL_1, (uint32_t *)capture, 4);
 80012da:	2304      	movs	r3, #4
 80012dc:	4a1b      	ldr	r2, [pc, #108]	; (800134c <main+0xa0>)
 80012de:	2100      	movs	r1, #0
 80012e0:	481b      	ldr	r0, [pc, #108]	; (8001350 <main+0xa4>)
 80012e2:	f002 fc53 	bl	8003b8c <HAL_TIM_IC_Start_DMA>

  HAL_TIM_Base_Start_IT(&htim3);
 80012e6:	481a      	ldr	r0, [pc, #104]	; (8001350 <main+0xa4>)
 80012e8:	f002 fa16 	bl	8003718 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim4);	// Sonar
 80012ec:	4816      	ldr	r0, [pc, #88]	; (8001348 <main+0x9c>)
 80012ee:	f002 fa13 	bl	8003718 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  printf("start this program \r\n");
 80012f2:	4818      	ldr	r0, [pc, #96]	; (8001354 <main+0xa8>)
 80012f4:	f005 fdd4 	bl	8006ea0 <puts>
  HAL_Delay(1000);
 80012f8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012fc:	f000 fdd6 	bl	8001eac <HAL_Delay>
  while (1)
  {
	 //HAL_Delay(100);
	 printf("%lx %x [%d] %5d | %5d | %5d | %5d | width : %5d\r\n",TIM3->CCER & TIM_CCER_CC1P, 0x01 << 1 , captureCNT, capture[0], capture[1], capture[2], capture[3], DMAwidth);
 8001300:	4b15      	ldr	r3, [pc, #84]	; (8001358 <main+0xac>)
 8001302:	6a1b      	ldr	r3, [r3, #32]
 8001304:	f003 0102 	and.w	r1, r3, #2
 8001308:	4b14      	ldr	r3, [pc, #80]	; (800135c <main+0xb0>)
 800130a:	781b      	ldrb	r3, [r3, #0]
 800130c:	461e      	mov	r6, r3
 800130e:	4b0f      	ldr	r3, [pc, #60]	; (800134c <main+0xa0>)
 8001310:	881b      	ldrh	r3, [r3, #0]
 8001312:	b29b      	uxth	r3, r3
 8001314:	461a      	mov	r2, r3
 8001316:	4b0d      	ldr	r3, [pc, #52]	; (800134c <main+0xa0>)
 8001318:	885b      	ldrh	r3, [r3, #2]
 800131a:	b29b      	uxth	r3, r3
 800131c:	4618      	mov	r0, r3
 800131e:	4b0b      	ldr	r3, [pc, #44]	; (800134c <main+0xa0>)
 8001320:	889b      	ldrh	r3, [r3, #4]
 8001322:	b29b      	uxth	r3, r3
 8001324:	461c      	mov	r4, r3
 8001326:	4b09      	ldr	r3, [pc, #36]	; (800134c <main+0xa0>)
 8001328:	88db      	ldrh	r3, [r3, #6]
 800132a:	b29b      	uxth	r3, r3
 800132c:	461d      	mov	r5, r3
 800132e:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <main+0xb4>)
 8001330:	881b      	ldrh	r3, [r3, #0]
 8001332:	9304      	str	r3, [sp, #16]
 8001334:	9503      	str	r5, [sp, #12]
 8001336:	9402      	str	r4, [sp, #8]
 8001338:	9001      	str	r0, [sp, #4]
 800133a:	9200      	str	r2, [sp, #0]
 800133c:	4633      	mov	r3, r6
 800133e:	2202      	movs	r2, #2
 8001340:	4808      	ldr	r0, [pc, #32]	; (8001364 <main+0xb8>)
 8001342:	f005 fd27 	bl	8006d94 <iprintf>
 8001346:	e7db      	b.n	8001300 <main+0x54>
 8001348:	20000260 	.word	0x20000260
 800134c:	200001fc 	.word	0x200001fc
 8001350:	20000218 	.word	0x20000218
 8001354:	0800aab8 	.word	0x0800aab8
 8001358:	40000400 	.word	0x40000400
 800135c:	2000020c 	.word	0x2000020c
 8001360:	2000020e 	.word	0x2000020e
 8001364:	0800aad0 	.word	0x0800aad0

08001368 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b094      	sub	sp, #80	; 0x50
 800136c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800136e:	f107 0320 	add.w	r3, r7, #32
 8001372:	2230      	movs	r2, #48	; 0x30
 8001374:	2100      	movs	r1, #0
 8001376:	4618      	mov	r0, r3
 8001378:	f004 fe8a 	bl	8006090 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800137c:	f107 030c 	add.w	r3, r7, #12
 8001380:	2200      	movs	r2, #0
 8001382:	601a      	str	r2, [r3, #0]
 8001384:	605a      	str	r2, [r3, #4]
 8001386:	609a      	str	r2, [r3, #8]
 8001388:	60da      	str	r2, [r3, #12]
 800138a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800138c:	2300      	movs	r3, #0
 800138e:	60bb      	str	r3, [r7, #8]
 8001390:	4b2b      	ldr	r3, [pc, #172]	; (8001440 <SystemClock_Config+0xd8>)
 8001392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001394:	4a2a      	ldr	r2, [pc, #168]	; (8001440 <SystemClock_Config+0xd8>)
 8001396:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800139a:	6413      	str	r3, [r2, #64]	; 0x40
 800139c:	4b28      	ldr	r3, [pc, #160]	; (8001440 <SystemClock_Config+0xd8>)
 800139e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013a4:	60bb      	str	r3, [r7, #8]
 80013a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80013a8:	2300      	movs	r3, #0
 80013aa:	607b      	str	r3, [r7, #4]
 80013ac:	4b25      	ldr	r3, [pc, #148]	; (8001444 <SystemClock_Config+0xdc>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a24      	ldr	r2, [pc, #144]	; (8001444 <SystemClock_Config+0xdc>)
 80013b2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80013b6:	6013      	str	r3, [r2, #0]
 80013b8:	4b22      	ldr	r3, [pc, #136]	; (8001444 <SystemClock_Config+0xdc>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80013c0:	607b      	str	r3, [r7, #4]
 80013c2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80013c4:	2301      	movs	r3, #1
 80013c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 80013c8:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 80013cc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013ce:	2302      	movs	r3, #2
 80013d0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80013d2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80013d6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80013d8:	2304      	movs	r3, #4
 80013da:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 80013dc:	23b4      	movs	r3, #180	; 0xb4
 80013de:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013e0:	2302      	movs	r3, #2
 80013e2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80013e4:	2304      	movs	r3, #4
 80013e6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013e8:	f107 0320 	add.w	r3, r7, #32
 80013ec:	4618      	mov	r0, r3
 80013ee:	f001 fcab 	bl	8002d48 <HAL_RCC_OscConfig>
 80013f2:	4603      	mov	r3, r0
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d001      	beq.n	80013fc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80013f8:	f000 f93c 	bl	8001674 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80013fc:	f001 fc54 	bl	8002ca8 <HAL_PWREx_EnableOverDrive>
 8001400:	4603      	mov	r3, r0
 8001402:	2b00      	cmp	r3, #0
 8001404:	d001      	beq.n	800140a <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001406:	f000 f935 	bl	8001674 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800140a:	230f      	movs	r3, #15
 800140c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800140e:	2302      	movs	r3, #2
 8001410:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001412:	2300      	movs	r3, #0
 8001414:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001416:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800141a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800141c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001420:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001422:	f107 030c 	add.w	r3, r7, #12
 8001426:	2105      	movs	r1, #5
 8001428:	4618      	mov	r0, r3
 800142a:	f001 ff05 	bl	8003238 <HAL_RCC_ClockConfig>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8001434:	f000 f91e 	bl	8001674 <Error_Handler>
  }
}
 8001438:	bf00      	nop
 800143a:	3750      	adds	r7, #80	; 0x50
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	40023800 	.word	0x40023800
 8001444:	40007000 	.word	0x40007000

08001448 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
/* DMA */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001448:	b480      	push	{r7}
 800144a:	b083      	sub	sp, #12
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM4)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a0a      	ldr	r2, [pc, #40]	; (8001480 <HAL_TIM_PeriodElapsedCallback+0x38>)
 8001456:	4293      	cmp	r3, r2
 8001458:	d10b      	bne.n	8001472 <HAL_TIM_PeriodElapsedCallback+0x2a>
	{
		GPIOB->ODR |= 0x01 << 6;  // PB 6 SET
 800145a:	4b0a      	ldr	r3, [pc, #40]	; (8001484 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800145c:	695b      	ldr	r3, [r3, #20]
 800145e:	4a09      	ldr	r2, [pc, #36]	; (8001484 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001460:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001464:	6153      	str	r3, [r2, #20]
		GPIOB->ODR |= LD1_Pin;
 8001466:	4b07      	ldr	r3, [pc, #28]	; (8001484 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8001468:	695b      	ldr	r3, [r3, #20]
 800146a:	4a06      	ldr	r2, [pc, #24]	; (8001484 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 800146c:	f043 0301 	orr.w	r3, r3, #1
 8001470:	6153      	str	r3, [r2, #20]
		//TriggerEnable();
	}

}
 8001472:	bf00      	nop
 8001474:	370c      	adds	r7, #12
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	40000800 	.word	0x40000800
 8001484:	40020400 	.word	0x40020400

08001488 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001488:	b480      	push	{r7}
 800148a:	b083      	sub	sp, #12
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM4)	// Pulse 7
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	4a0a      	ldr	r2, [pc, #40]	; (80014c0 <HAL_TIM_OC_DelayElapsedCallback+0x38>)
 8001496:	4293      	cmp	r3, r2
 8001498:	d10b      	bne.n	80014b2 <HAL_TIM_OC_DelayElapsedCallback+0x2a>
	{
		GPIOB->ODR &= ~(0x01 << 6);	// PB 6	RESET, Pulse
 800149a:	4b0a      	ldr	r3, [pc, #40]	; (80014c4 <HAL_TIM_OC_DelayElapsedCallback+0x3c>)
 800149c:	695b      	ldr	r3, [r3, #20]
 800149e:	4a09      	ldr	r2, [pc, #36]	; (80014c4 <HAL_TIM_OC_DelayElapsedCallback+0x3c>)
 80014a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80014a4:	6153      	str	r3, [r2, #20]
		GPIOB->ODR &= ~LD1_Pin;
 80014a6:	4b07      	ldr	r3, [pc, #28]	; (80014c4 <HAL_TIM_OC_DelayElapsedCallback+0x3c>)
 80014a8:	695b      	ldr	r3, [r3, #20]
 80014aa:	4a06      	ldr	r2, [pc, #24]	; (80014c4 <HAL_TIM_OC_DelayElapsedCallback+0x3c>)
 80014ac:	f023 0301 	bic.w	r3, r3, #1
 80014b0:	6153      	str	r3, [r2, #20]
	}
}
 80014b2:	bf00      	nop
 80014b4:	370c      	adds	r7, #12
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	40000800 	.word	0x40000800
 80014c4:	40020400 	.word	0x40020400

080014c8 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a48      	ldr	r2, [pc, #288]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x130>)
 80014d6:	4293      	cmp	r3, r2
 80014d8:	f040 8087 	bne.w	80015ea <HAL_TIM_IC_CaptureCallback+0x122>
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	7f1b      	ldrb	r3, [r3, #28]
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	f040 8082 	bne.w	80015ea <HAL_TIM_IC_CaptureCallback+0x122>
	{


		/*   */
		if((TIM3->CCER & TIM_CCER_CC1P) != TIM_CCER_CC1P)
 80014e6:	4b44      	ldr	r3, [pc, #272]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x130>)
 80014e8:	6a1b      	ldr	r3, [r3, #32]
 80014ea:	f003 0302 	and.w	r3, r3, #2
 80014ee:	2b02      	cmp	r3, #2
 80014f0:	d022      	beq.n	8001538 <HAL_TIM_IC_CaptureCallback+0x70>
		{
			array[captureCNT] = capture[captureCNT];	// f(past <- get) - r(current <- capture[1, 3]) - f(future)
 80014f2:	4b42      	ldr	r3, [pc, #264]	; (80015fc <HAL_TIM_IC_CaptureCallback+0x134>)
 80014f4:	781b      	ldrb	r3, [r3, #0]
 80014f6:	4619      	mov	r1, r3
 80014f8:	4b40      	ldr	r3, [pc, #256]	; (80015fc <HAL_TIM_IC_CaptureCallback+0x134>)
 80014fa:	781b      	ldrb	r3, [r3, #0]
 80014fc:	461a      	mov	r2, r3
 80014fe:	4b40      	ldr	r3, [pc, #256]	; (8001600 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001500:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8001504:	b299      	uxth	r1, r3
 8001506:	4b3f      	ldr	r3, [pc, #252]	; (8001604 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8001508:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			TIM3->CCER |= TIM_CCER_CC1P;		// Rising -> Falling (0 -> 1)
 800150c:	4b3a      	ldr	r3, [pc, #232]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x130>)
 800150e:	6a1b      	ldr	r3, [r3, #32]
 8001510:	4a39      	ldr	r2, [pc, #228]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001512:	f043 0302 	orr.w	r3, r3, #2
 8001516:	6213      	str	r3, [r2, #32]
			GPIOB->ODR |= LD2_Pin;
 8001518:	4b3b      	ldr	r3, [pc, #236]	; (8001608 <HAL_TIM_IC_CaptureCallback+0x140>)
 800151a:	695b      	ldr	r3, [r3, #20]
 800151c:	4a3a      	ldr	r2, [pc, #232]	; (8001608 <HAL_TIM_IC_CaptureCallback+0x140>)
 800151e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001522:	6153      	str	r3, [r2, #20]
			GPIOB->ODR &= ~LD3_Pin;
 8001524:	4b38      	ldr	r3, [pc, #224]	; (8001608 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001526:	695b      	ldr	r3, [r3, #20]
 8001528:	4a37      	ldr	r2, [pc, #220]	; (8001608 <HAL_TIM_IC_CaptureCallback+0x140>)
 800152a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800152e:	6153      	str	r3, [r2, #20]
			ch1done = true;
 8001530:	4b36      	ldr	r3, [pc, #216]	; (800160c <HAL_TIM_IC_CaptureCallback+0x144>)
 8001532:	2201      	movs	r2, #1
 8001534:	701a      	strb	r2, [r3, #0]
 8001536:	e021      	b.n	800157c <HAL_TIM_IC_CaptureCallback+0xb4>
		}
		else
		{
			array[captureCNT] = capture[captureCNT];		// r(past <- get) - f(current <- capture[0, 2]) - r(future)
 8001538:	4b30      	ldr	r3, [pc, #192]	; (80015fc <HAL_TIM_IC_CaptureCallback+0x134>)
 800153a:	781b      	ldrb	r3, [r3, #0]
 800153c:	4619      	mov	r1, r3
 800153e:	4b2f      	ldr	r3, [pc, #188]	; (80015fc <HAL_TIM_IC_CaptureCallback+0x134>)
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	461a      	mov	r2, r3
 8001544:	4b2e      	ldr	r3, [pc, #184]	; (8001600 <HAL_TIM_IC_CaptureCallback+0x138>)
 8001546:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 800154a:	b299      	uxth	r1, r3
 800154c:	4b2d      	ldr	r3, [pc, #180]	; (8001604 <HAL_TIM_IC_CaptureCallback+0x13c>)
 800154e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			TIM3->CCER &= ~TIM_CCER_CC1P;		// Falling -> Rising	(1 -> 0)
 8001552:	4b29      	ldr	r3, [pc, #164]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001554:	6a1b      	ldr	r3, [r3, #32]
 8001556:	4a28      	ldr	r2, [pc, #160]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x130>)
 8001558:	f023 0302 	bic.w	r3, r3, #2
 800155c:	6213      	str	r3, [r2, #32]
			GPIOB->ODR |= LD3_Pin;
 800155e:	4b2a      	ldr	r3, [pc, #168]	; (8001608 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001560:	695b      	ldr	r3, [r3, #20]
 8001562:	4a29      	ldr	r2, [pc, #164]	; (8001608 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001564:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001568:	6153      	str	r3, [r2, #20]
			GPIOB->ODR &= ~LD2_Pin;
 800156a:	4b27      	ldr	r3, [pc, #156]	; (8001608 <HAL_TIM_IC_CaptureCallback+0x140>)
 800156c:	695b      	ldr	r3, [r3, #20]
 800156e:	4a26      	ldr	r2, [pc, #152]	; (8001608 <HAL_TIM_IC_CaptureCallback+0x140>)
 8001570:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001574:	6153      	str	r3, [r2, #20]
			ch1done = false;
 8001576:	4b25      	ldr	r3, [pc, #148]	; (800160c <HAL_TIM_IC_CaptureCallback+0x144>)
 8001578:	2200      	movs	r2, #0
 800157a:	701a      	strb	r2, [r3, #0]

		}


		if(!ch1done)
 800157c:	4b23      	ldr	r3, [pc, #140]	; (800160c <HAL_TIM_IC_CaptureCallback+0x144>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	f083 0301 	eor.w	r3, r3, #1
 8001584:	b2db      	uxtb	r3, r3
 8001586:	2b00      	cmp	r3, #0
 8001588:	d021      	beq.n	80015ce <HAL_TIM_IC_CaptureCallback+0x106>
		{
					if(array[0] > array[1]){
 800158a:	4b1e      	ldr	r3, [pc, #120]	; (8001604 <HAL_TIM_IC_CaptureCallback+0x13c>)
 800158c:	881b      	ldrh	r3, [r3, #0]
 800158e:	b29a      	uxth	r2, r3
 8001590:	4b1c      	ldr	r3, [pc, #112]	; (8001604 <HAL_TIM_IC_CaptureCallback+0x13c>)
 8001592:	885b      	ldrh	r3, [r3, #2]
 8001594:	b29b      	uxth	r3, r3
 8001596:	429a      	cmp	r2, r3
 8001598:	d90a      	bls.n	80015b0 <HAL_TIM_IC_CaptureCallback+0xe8>
						DMAwidth = array[0] - array[1];
 800159a:	4b1a      	ldr	r3, [pc, #104]	; (8001604 <HAL_TIM_IC_CaptureCallback+0x13c>)
 800159c:	881b      	ldrh	r3, [r3, #0]
 800159e:	b29a      	uxth	r2, r3
 80015a0:	4b18      	ldr	r3, [pc, #96]	; (8001604 <HAL_TIM_IC_CaptureCallback+0x13c>)
 80015a2:	885b      	ldrh	r3, [r3, #2]
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	1ad3      	subs	r3, r2, r3
 80015a8:	b29a      	uxth	r2, r3
 80015aa:	4b19      	ldr	r3, [pc, #100]	; (8001610 <HAL_TIM_IC_CaptureCallback+0x148>)
 80015ac:	801a      	strh	r2, [r3, #0]
 80015ae:	e00e      	b.n	80015ce <HAL_TIM_IC_CaptureCallback+0x106>
					}
					else
					{
						DMAwidth = TIM3->ARR - array[1] + array[0];
 80015b0:	4b11      	ldr	r3, [pc, #68]	; (80015f8 <HAL_TIM_IC_CaptureCallback+0x130>)
 80015b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015b4:	b29a      	uxth	r2, r3
 80015b6:	4b13      	ldr	r3, [pc, #76]	; (8001604 <HAL_TIM_IC_CaptureCallback+0x13c>)
 80015b8:	885b      	ldrh	r3, [r3, #2]
 80015ba:	b29b      	uxth	r3, r3
 80015bc:	1ad3      	subs	r3, r2, r3
 80015be:	b29a      	uxth	r2, r3
 80015c0:	4b10      	ldr	r3, [pc, #64]	; (8001604 <HAL_TIM_IC_CaptureCallback+0x13c>)
 80015c2:	881b      	ldrh	r3, [r3, #0]
 80015c4:	b29b      	uxth	r3, r3
 80015c6:	4413      	add	r3, r2
 80015c8:	b29a      	uxth	r2, r3
 80015ca:	4b11      	ldr	r3, [pc, #68]	; (8001610 <HAL_TIM_IC_CaptureCallback+0x148>)
 80015cc:	801a      	strh	r2, [r3, #0]
		//			 freq = freq / period;
		//
		//			 duty = DMAwidth * 100/period;
		}

		if(captureCNT > 3) captureCNT = 0;
 80015ce:	4b0b      	ldr	r3, [pc, #44]	; (80015fc <HAL_TIM_IC_CaptureCallback+0x134>)
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	2b03      	cmp	r3, #3
 80015d4:	d903      	bls.n	80015de <HAL_TIM_IC_CaptureCallback+0x116>
 80015d6:	4b09      	ldr	r3, [pc, #36]	; (80015fc <HAL_TIM_IC_CaptureCallback+0x134>)
 80015d8:	2200      	movs	r2, #0
 80015da:	701a      	strb	r2, [r3, #0]
		else captureCNT++;

	}
}
 80015dc:	e005      	b.n	80015ea <HAL_TIM_IC_CaptureCallback+0x122>
		else captureCNT++;
 80015de:	4b07      	ldr	r3, [pc, #28]	; (80015fc <HAL_TIM_IC_CaptureCallback+0x134>)
 80015e0:	781b      	ldrb	r3, [r3, #0]
 80015e2:	3301      	adds	r3, #1
 80015e4:	b2da      	uxtb	r2, r3
 80015e6:	4b05      	ldr	r3, [pc, #20]	; (80015fc <HAL_TIM_IC_CaptureCallback+0x134>)
 80015e8:	701a      	strb	r2, [r3, #0]
}
 80015ea:	bf00      	nop
 80015ec:	370c      	adds	r7, #12
 80015ee:	46bd      	mov	sp, r7
 80015f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f4:	4770      	bx	lr
 80015f6:	bf00      	nop
 80015f8:	40000400 	.word	0x40000400
 80015fc:	2000020c 	.word	0x2000020c
 8001600:	200001fc 	.word	0x200001fc
 8001604:	20000204 	.word	0x20000204
 8001608:	40020400 	.word	0x40020400
 800160c:	20000210 	.word	0x20000210
 8001610:	2000020e 	.word	0x2000020e

08001614 <DWT_Delay_Init>:

uint32_t DWT_Delay_Init(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8001618:	4b14      	ldr	r3, [pc, #80]	; (800166c <DWT_Delay_Init+0x58>)
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	4a13      	ldr	r2, [pc, #76]	; (800166c <DWT_Delay_Init+0x58>)
 800161e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001622:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001624:	4b11      	ldr	r3, [pc, #68]	; (800166c <DWT_Delay_Init+0x58>)
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	4a10      	ldr	r2, [pc, #64]	; (800166c <DWT_Delay_Init+0x58>)
 800162a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800162e:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001630:	4b0f      	ldr	r3, [pc, #60]	; (8001670 <DWT_Delay_Init+0x5c>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	4a0e      	ldr	r2, [pc, #56]	; (8001670 <DWT_Delay_Init+0x5c>)
 8001636:	f023 0301 	bic.w	r3, r3, #1
 800163a:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 800163c:	4b0c      	ldr	r3, [pc, #48]	; (8001670 <DWT_Delay_Init+0x5c>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4a0b      	ldr	r2, [pc, #44]	; (8001670 <DWT_Delay_Init+0x5c>)
 8001642:	f043 0301 	orr.w	r3, r3, #1
 8001646:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8001648:	4b09      	ldr	r3, [pc, #36]	; (8001670 <DWT_Delay_Init+0x5c>)
 800164a:	2200      	movs	r2, #0
 800164c:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 800164e:	bf00      	nop
     __ASM volatile ("NOP");
 8001650:	bf00      	nop
  __ASM volatile ("NOP");
 8001652:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8001654:	4b06      	ldr	r3, [pc, #24]	; (8001670 <DWT_Delay_Init+0x5c>)
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d001      	beq.n	8001660 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 800165c:	2300      	movs	r3, #0
 800165e:	e000      	b.n	8001662 <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8001660:	2301      	movs	r3, #1
  }
}
 8001662:	4618      	mov	r0, r3
 8001664:	46bd      	mov	sp, r7
 8001666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166a:	4770      	bx	lr
 800166c:	e000edf0 	.word	0xe000edf0
 8001670:	e0001000 	.word	0xe0001000

08001674 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001674:	b480      	push	{r7}
 8001676:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001678:	b672      	cpsid	i
}
 800167a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800167c:	e7fe      	b.n	800167c <Error_Handler+0x8>
	...

08001680 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001680:	b480      	push	{r7}
 8001682:	b083      	sub	sp, #12
 8001684:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001686:	2300      	movs	r3, #0
 8001688:	607b      	str	r3, [r7, #4]
 800168a:	4b10      	ldr	r3, [pc, #64]	; (80016cc <HAL_MspInit+0x4c>)
 800168c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800168e:	4a0f      	ldr	r2, [pc, #60]	; (80016cc <HAL_MspInit+0x4c>)
 8001690:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001694:	6453      	str	r3, [r2, #68]	; 0x44
 8001696:	4b0d      	ldr	r3, [pc, #52]	; (80016cc <HAL_MspInit+0x4c>)
 8001698:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800169a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800169e:	607b      	str	r3, [r7, #4]
 80016a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80016a2:	2300      	movs	r3, #0
 80016a4:	603b      	str	r3, [r7, #0]
 80016a6:	4b09      	ldr	r3, [pc, #36]	; (80016cc <HAL_MspInit+0x4c>)
 80016a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016aa:	4a08      	ldr	r2, [pc, #32]	; (80016cc <HAL_MspInit+0x4c>)
 80016ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016b0:	6413      	str	r3, [r2, #64]	; 0x40
 80016b2:	4b06      	ldr	r3, [pc, #24]	; (80016cc <HAL_MspInit+0x4c>)
 80016b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016ba:	603b      	str	r3, [r7, #0]
 80016bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016be:	bf00      	nop
 80016c0:	370c      	adds	r7, #12
 80016c2:	46bd      	mov	sp, r7
 80016c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c8:	4770      	bx	lr
 80016ca:	bf00      	nop
 80016cc:	40023800 	.word	0x40023800

080016d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016d4:	e7fe      	b.n	80016d4 <NMI_Handler+0x4>

080016d6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016d6:	b480      	push	{r7}
 80016d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016da:	e7fe      	b.n	80016da <HardFault_Handler+0x4>

080016dc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016e0:	e7fe      	b.n	80016e0 <MemManage_Handler+0x4>

080016e2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016e2:	b480      	push	{r7}
 80016e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016e6:	e7fe      	b.n	80016e6 <BusFault_Handler+0x4>

080016e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016ec:	e7fe      	b.n	80016ec <UsageFault_Handler+0x4>

080016ee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016ee:	b480      	push	{r7}
 80016f0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016f2:	bf00      	nop
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr

080016fc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016fc:	b480      	push	{r7}
 80016fe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001700:	bf00      	nop
 8001702:	46bd      	mov	sp, r7
 8001704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001708:	4770      	bx	lr

0800170a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800170a:	b480      	push	{r7}
 800170c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800170e:	bf00      	nop
 8001710:	46bd      	mov	sp, r7
 8001712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001716:	4770      	bx	lr

08001718 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800171c:	f000 fba6 	bl	8001e6c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001720:	bf00      	nop
 8001722:	bd80      	pop	{r7, pc}

08001724 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch1_trig);
 8001728:	4802      	ldr	r0, [pc, #8]	; (8001734 <DMA1_Stream4_IRQHandler+0x10>)
 800172a:	f000 fe8d 	bl	8002448 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 800172e:	bf00      	nop
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	200002a8 	.word	0x200002a8

08001738 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800173c:	4802      	ldr	r0, [pc, #8]	; (8001748 <TIM3_IRQHandler+0x10>)
 800173e:	f002 fbcf 	bl	8003ee0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8001742:	bf00      	nop
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	20000218 	.word	0x20000218

0800174c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001750:	4802      	ldr	r0, [pc, #8]	; (800175c <TIM4_IRQHandler+0x10>)
 8001752:	f002 fbc5 	bl	8003ee0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001756:	bf00      	nop
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	20000260 	.word	0x20000260

08001760 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8001764:	4802      	ldr	r0, [pc, #8]	; (8001770 <USART3_IRQHandler+0x10>)
 8001766:	f003 fd35 	bl	80051d4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800176a:	bf00      	nop
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	20000308 	.word	0x20000308

08001774 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001774:	b480      	push	{r7}
 8001776:	af00      	add	r7, sp, #0
	return 1;
 8001778:	2301      	movs	r3, #1
}
 800177a:	4618      	mov	r0, r3
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr

08001784 <_kill>:

int _kill(int pid, int sig)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800178e:	f004 fc55 	bl	800603c <__errno>
 8001792:	4603      	mov	r3, r0
 8001794:	2216      	movs	r2, #22
 8001796:	601a      	str	r2, [r3, #0]
	return -1;
 8001798:	f04f 33ff 	mov.w	r3, #4294967295
}
 800179c:	4618      	mov	r0, r3
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}

080017a4 <_exit>:

void _exit (int status)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b082      	sub	sp, #8
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80017ac:	f04f 31ff 	mov.w	r1, #4294967295
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	f7ff ffe7 	bl	8001784 <_kill>
	while (1) {}		/* Make sure we hang here */
 80017b6:	e7fe      	b.n	80017b6 <_exit+0x12>

080017b8 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b086      	sub	sp, #24
 80017bc:	af00      	add	r7, sp, #0
 80017be:	60f8      	str	r0, [r7, #12]
 80017c0:	60b9      	str	r1, [r7, #8]
 80017c2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017c4:	2300      	movs	r3, #0
 80017c6:	617b      	str	r3, [r7, #20]
 80017c8:	e00a      	b.n	80017e0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80017ca:	f3af 8000 	nop.w
 80017ce:	4601      	mov	r1, r0
 80017d0:	68bb      	ldr	r3, [r7, #8]
 80017d2:	1c5a      	adds	r2, r3, #1
 80017d4:	60ba      	str	r2, [r7, #8]
 80017d6:	b2ca      	uxtb	r2, r1
 80017d8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	3301      	adds	r3, #1
 80017de:	617b      	str	r3, [r7, #20]
 80017e0:	697a      	ldr	r2, [r7, #20]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	429a      	cmp	r2, r3
 80017e6:	dbf0      	blt.n	80017ca <_read+0x12>
	}

return len;
 80017e8:	687b      	ldr	r3, [r7, #4]
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	3718      	adds	r7, #24
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}

080017f2 <_close>:
	}
	return len;
}

int _close(int file)
{
 80017f2:	b480      	push	{r7}
 80017f4:	b083      	sub	sp, #12
 80017f6:	af00      	add	r7, sp, #0
 80017f8:	6078      	str	r0, [r7, #4]
	return -1;
 80017fa:	f04f 33ff 	mov.w	r3, #4294967295
}
 80017fe:	4618      	mov	r0, r3
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr

0800180a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800180a:	b480      	push	{r7}
 800180c:	b083      	sub	sp, #12
 800180e:	af00      	add	r7, sp, #0
 8001810:	6078      	str	r0, [r7, #4]
 8001812:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800181a:	605a      	str	r2, [r3, #4]
	return 0;
 800181c:	2300      	movs	r3, #0
}
 800181e:	4618      	mov	r0, r3
 8001820:	370c      	adds	r7, #12
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr

0800182a <_isatty>:

int _isatty(int file)
{
 800182a:	b480      	push	{r7}
 800182c:	b083      	sub	sp, #12
 800182e:	af00      	add	r7, sp, #0
 8001830:	6078      	str	r0, [r7, #4]
	return 1;
 8001832:	2301      	movs	r3, #1
}
 8001834:	4618      	mov	r0, r3
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001840:	b480      	push	{r7}
 8001842:	b085      	sub	sp, #20
 8001844:	af00      	add	r7, sp, #0
 8001846:	60f8      	str	r0, [r7, #12]
 8001848:	60b9      	str	r1, [r7, #8]
 800184a:	607a      	str	r2, [r7, #4]
	return 0;
 800184c:	2300      	movs	r3, #0
}
 800184e:	4618      	mov	r0, r3
 8001850:	3714      	adds	r7, #20
 8001852:	46bd      	mov	sp, r7
 8001854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001858:	4770      	bx	lr
	...

0800185c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800185c:	b580      	push	{r7, lr}
 800185e:	b086      	sub	sp, #24
 8001860:	af00      	add	r7, sp, #0
 8001862:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001864:	4a14      	ldr	r2, [pc, #80]	; (80018b8 <_sbrk+0x5c>)
 8001866:	4b15      	ldr	r3, [pc, #84]	; (80018bc <_sbrk+0x60>)
 8001868:	1ad3      	subs	r3, r2, r3
 800186a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001870:	4b13      	ldr	r3, [pc, #76]	; (80018c0 <_sbrk+0x64>)
 8001872:	681b      	ldr	r3, [r3, #0]
 8001874:	2b00      	cmp	r3, #0
 8001876:	d102      	bne.n	800187e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001878:	4b11      	ldr	r3, [pc, #68]	; (80018c0 <_sbrk+0x64>)
 800187a:	4a12      	ldr	r2, [pc, #72]	; (80018c4 <_sbrk+0x68>)
 800187c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800187e:	4b10      	ldr	r3, [pc, #64]	; (80018c0 <_sbrk+0x64>)
 8001880:	681a      	ldr	r2, [r3, #0]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	4413      	add	r3, r2
 8001886:	693a      	ldr	r2, [r7, #16]
 8001888:	429a      	cmp	r2, r3
 800188a:	d207      	bcs.n	800189c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800188c:	f004 fbd6 	bl	800603c <__errno>
 8001890:	4603      	mov	r3, r0
 8001892:	220c      	movs	r2, #12
 8001894:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001896:	f04f 33ff 	mov.w	r3, #4294967295
 800189a:	e009      	b.n	80018b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800189c:	4b08      	ldr	r3, [pc, #32]	; (80018c0 <_sbrk+0x64>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80018a2:	4b07      	ldr	r3, [pc, #28]	; (80018c0 <_sbrk+0x64>)
 80018a4:	681a      	ldr	r2, [r3, #0]
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	4413      	add	r3, r2
 80018aa:	4a05      	ldr	r2, [pc, #20]	; (80018c0 <_sbrk+0x64>)
 80018ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80018ae:	68fb      	ldr	r3, [r7, #12]
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	3718      	adds	r7, #24
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	20030000 	.word	0x20030000
 80018bc:	00000400 	.word	0x00000400
 80018c0:	20000214 	.word	0x20000214
 80018c4:	20000360 	.word	0x20000360

080018c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80018cc:	4b06      	ldr	r3, [pc, #24]	; (80018e8 <SystemInit+0x20>)
 80018ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80018d2:	4a05      	ldr	r2, [pc, #20]	; (80018e8 <SystemInit+0x20>)
 80018d4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80018d8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80018dc:	bf00      	nop
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	e000ed00 	.word	0xe000ed00

080018ec <MX_TIM3_Init>:
TIM_HandleTypeDef htim4;
DMA_HandleTypeDef hdma_tim3_ch1_trig;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80018ec:	b580      	push	{r7, lr}
 80018ee:	b08a      	sub	sp, #40	; 0x28
 80018f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80018f2:	f107 0318 	add.w	r3, r7, #24
 80018f6:	2200      	movs	r2, #0
 80018f8:	601a      	str	r2, [r3, #0]
 80018fa:	605a      	str	r2, [r3, #4]
 80018fc:	609a      	str	r2, [r3, #8]
 80018fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001900:	f107 0310 	add.w	r3, r7, #16
 8001904:	2200      	movs	r2, #0
 8001906:	601a      	str	r2, [r3, #0]
 8001908:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800190a:	463b      	mov	r3, r7
 800190c:	2200      	movs	r2, #0
 800190e:	601a      	str	r2, [r3, #0]
 8001910:	605a      	str	r2, [r3, #4]
 8001912:	609a      	str	r2, [r3, #8]
 8001914:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001916:	4b2b      	ldr	r3, [pc, #172]	; (80019c4 <MX_TIM3_Init+0xd8>)
 8001918:	4a2b      	ldr	r2, [pc, #172]	; (80019c8 <MX_TIM3_Init+0xdc>)
 800191a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 800191c:	4b29      	ldr	r3, [pc, #164]	; (80019c4 <MX_TIM3_Init+0xd8>)
 800191e:	2259      	movs	r2, #89	; 0x59
 8001920:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001922:	4b28      	ldr	r3, [pc, #160]	; (80019c4 <MX_TIM3_Init+0xd8>)
 8001924:	2200      	movs	r2, #0
 8001926:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001928:	4b26      	ldr	r3, [pc, #152]	; (80019c4 <MX_TIM3_Init+0xd8>)
 800192a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800192e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001930:	4b24      	ldr	r3, [pc, #144]	; (80019c4 <MX_TIM3_Init+0xd8>)
 8001932:	2200      	movs	r2, #0
 8001934:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001936:	4b23      	ldr	r3, [pc, #140]	; (80019c4 <MX_TIM3_Init+0xd8>)
 8001938:	2280      	movs	r2, #128	; 0x80
 800193a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800193c:	4821      	ldr	r0, [pc, #132]	; (80019c4 <MX_TIM3_Init+0xd8>)
 800193e:	f001 fe9b 	bl	8003678 <HAL_TIM_Base_Init>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d001      	beq.n	800194c <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8001948:	f7ff fe94 	bl	8001674 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800194c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001950:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001952:	f107 0318 	add.w	r3, r7, #24
 8001956:	4619      	mov	r1, r3
 8001958:	481a      	ldr	r0, [pc, #104]	; (80019c4 <MX_TIM3_Init+0xd8>)
 800195a:	f002 fcc1 	bl	80042e0 <HAL_TIM_ConfigClockSource>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001964:	f7ff fe86 	bl	8001674 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001968:	4816      	ldr	r0, [pc, #88]	; (80019c4 <MX_TIM3_Init+0xd8>)
 800196a:	f002 f8b5 	bl	8003ad8 <HAL_TIM_IC_Init>
 800196e:	4603      	mov	r3, r0
 8001970:	2b00      	cmp	r3, #0
 8001972:	d001      	beq.n	8001978 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8001974:	f7ff fe7e 	bl	8001674 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001978:	2300      	movs	r3, #0
 800197a:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800197c:	2300      	movs	r3, #0
 800197e:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001980:	f107 0310 	add.w	r3, r7, #16
 8001984:	4619      	mov	r1, r3
 8001986:	480f      	ldr	r0, [pc, #60]	; (80019c4 <MX_TIM3_Init+0xd8>)
 8001988:	f003 fab4 	bl	8004ef4 <HAL_TIMEx_MasterConfigSynchronization>
 800198c:	4603      	mov	r3, r0
 800198e:	2b00      	cmp	r3, #0
 8001990:	d001      	beq.n	8001996 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 8001992:	f7ff fe6f 	bl	8001674 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001996:	2300      	movs	r3, #0
 8001998:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 800199a:	2301      	movs	r3, #1
 800199c:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 800199e:	2300      	movs	r3, #0
 80019a0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 15;
 80019a2:	230f      	movs	r3, #15
 80019a4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80019a6:	463b      	mov	r3, r7
 80019a8:	2200      	movs	r2, #0
 80019aa:	4619      	mov	r1, r3
 80019ac:	4805      	ldr	r0, [pc, #20]	; (80019c4 <MX_TIM3_Init+0xd8>)
 80019ae:	f002 fbfb 	bl	80041a8 <HAL_TIM_IC_ConfigChannel>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 80019b8:	f7ff fe5c 	bl	8001674 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80019bc:	bf00      	nop
 80019be:	3728      	adds	r7, #40	; 0x28
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}
 80019c4:	20000218 	.word	0x20000218
 80019c8:	40000400 	.word	0x40000400

080019cc <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b08e      	sub	sp, #56	; 0x38
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80019d2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
 80019da:	605a      	str	r2, [r3, #4]
 80019dc:	609a      	str	r2, [r3, #8]
 80019de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019e0:	f107 0320 	add.w	r3, r7, #32
 80019e4:	2200      	movs	r2, #0
 80019e6:	601a      	str	r2, [r3, #0]
 80019e8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019ea:	1d3b      	adds	r3, r7, #4
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	60da      	str	r2, [r3, #12]
 80019f6:	611a      	str	r2, [r3, #16]
 80019f8:	615a      	str	r2, [r3, #20]
 80019fa:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80019fc:	4b2c      	ldr	r3, [pc, #176]	; (8001ab0 <MX_TIM4_Init+0xe4>)
 80019fe:	4a2d      	ldr	r2, [pc, #180]	; (8001ab4 <MX_TIM4_Init+0xe8>)
 8001a00:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 150-1;
 8001a02:	4b2b      	ldr	r3, [pc, #172]	; (8001ab0 <MX_TIM4_Init+0xe4>)
 8001a04:	2295      	movs	r2, #149	; 0x95
 8001a06:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a08:	4b29      	ldr	r3, [pc, #164]	; (8001ab0 <MX_TIM4_Init+0xe4>)
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 60000-1;
 8001a0e:	4b28      	ldr	r3, [pc, #160]	; (8001ab0 <MX_TIM4_Init+0xe4>)
 8001a10:	f64e 225f 	movw	r2, #59999	; 0xea5f
 8001a14:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a16:	4b26      	ldr	r3, [pc, #152]	; (8001ab0 <MX_TIM4_Init+0xe4>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001a1c:	4b24      	ldr	r3, [pc, #144]	; (8001ab0 <MX_TIM4_Init+0xe4>)
 8001a1e:	2280      	movs	r2, #128	; 0x80
 8001a20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001a22:	4823      	ldr	r0, [pc, #140]	; (8001ab0 <MX_TIM4_Init+0xe4>)
 8001a24:	f001 fe28 	bl	8003678 <HAL_TIM_Base_Init>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d001      	beq.n	8001a32 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001a2e:	f7ff fe21 	bl	8001674 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001a32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a36:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001a38:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001a3c:	4619      	mov	r1, r3
 8001a3e:	481c      	ldr	r0, [pc, #112]	; (8001ab0 <MX_TIM4_Init+0xe4>)
 8001a40:	f002 fc4e 	bl	80042e0 <HAL_TIM_ConfigClockSource>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001a4a:	f7ff fe13 	bl	8001674 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim4) != HAL_OK)
 8001a4e:	4818      	ldr	r0, [pc, #96]	; (8001ab0 <MX_TIM4_Init+0xe4>)
 8001a50:	f001 fed2 	bl	80037f8 <HAL_TIM_OC_Init>
 8001a54:	4603      	mov	r3, r0
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d001      	beq.n	8001a5e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001a5a:	f7ff fe0b 	bl	8001674 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a5e:	2300      	movs	r3, #0
 8001a60:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a62:	2300      	movs	r3, #0
 8001a64:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a66:	f107 0320 	add.w	r3, r7, #32
 8001a6a:	4619      	mov	r1, r3
 8001a6c:	4810      	ldr	r0, [pc, #64]	; (8001ab0 <MX_TIM4_Init+0xe4>)
 8001a6e:	f003 fa41 	bl	8004ef4 <HAL_TIMEx_MasterConfigSynchronization>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d001      	beq.n	8001a7c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001a78:	f7ff fdfc 	bl	8001674 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 7;
 8001a80:	2307      	movs	r3, #7
 8001a82:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a84:	2300      	movs	r3, #0
 8001a86:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a8c:	1d3b      	adds	r3, r7, #4
 8001a8e:	2200      	movs	r2, #0
 8001a90:	4619      	mov	r1, r3
 8001a92:	4807      	ldr	r0, [pc, #28]	; (8001ab0 <MX_TIM4_Init+0xe4>)
 8001a94:	f002 fb2c 	bl	80040f0 <HAL_TIM_OC_ConfigChannel>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001a9e:	f7ff fde9 	bl	8001674 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001aa2:	4803      	ldr	r0, [pc, #12]	; (8001ab0 <MX_TIM4_Init+0xe4>)
 8001aa4:	f000 f8b2 	bl	8001c0c <HAL_TIM_MspPostInit>

}
 8001aa8:	bf00      	nop
 8001aaa:	3738      	adds	r7, #56	; 0x38
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	20000260 	.word	0x20000260
 8001ab4:	40000800 	.word	0x40000800

08001ab8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b08a      	sub	sp, #40	; 0x28
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac0:	f107 0314 	add.w	r3, r7, #20
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	605a      	str	r2, [r3, #4]
 8001aca:	609a      	str	r2, [r3, #8]
 8001acc:	60da      	str	r2, [r3, #12]
 8001ace:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM3)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a47      	ldr	r2, [pc, #284]	; (8001bf4 <HAL_TIM_Base_MspInit+0x13c>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d16c      	bne.n	8001bb4 <HAL_TIM_Base_MspInit+0xfc>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ada:	2300      	movs	r3, #0
 8001adc:	613b      	str	r3, [r7, #16]
 8001ade:	4b46      	ldr	r3, [pc, #280]	; (8001bf8 <HAL_TIM_Base_MspInit+0x140>)
 8001ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae2:	4a45      	ldr	r2, [pc, #276]	; (8001bf8 <HAL_TIM_Base_MspInit+0x140>)
 8001ae4:	f043 0302 	orr.w	r3, r3, #2
 8001ae8:	6413      	str	r3, [r2, #64]	; 0x40
 8001aea:	4b43      	ldr	r3, [pc, #268]	; (8001bf8 <HAL_TIM_Base_MspInit+0x140>)
 8001aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aee:	f003 0302 	and.w	r3, r3, #2
 8001af2:	613b      	str	r3, [r7, #16]
 8001af4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001af6:	2300      	movs	r3, #0
 8001af8:	60fb      	str	r3, [r7, #12]
 8001afa:	4b3f      	ldr	r3, [pc, #252]	; (8001bf8 <HAL_TIM_Base_MspInit+0x140>)
 8001afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001afe:	4a3e      	ldr	r2, [pc, #248]	; (8001bf8 <HAL_TIM_Base_MspInit+0x140>)
 8001b00:	f043 0301 	orr.w	r3, r3, #1
 8001b04:	6313      	str	r3, [r2, #48]	; 0x30
 8001b06:	4b3c      	ldr	r3, [pc, #240]	; (8001bf8 <HAL_TIM_Base_MspInit+0x140>)
 8001b08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0a:	f003 0301 	and.w	r3, r3, #1
 8001b0e:	60fb      	str	r3, [r7, #12]
 8001b10:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001b12:	2340      	movs	r3, #64	; 0x40
 8001b14:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b16:	2302      	movs	r3, #2
 8001b18:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b1e:	2300      	movs	r3, #0
 8001b20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001b22:	2302      	movs	r3, #2
 8001b24:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b26:	f107 0314 	add.w	r3, r7, #20
 8001b2a:	4619      	mov	r1, r3
 8001b2c:	4833      	ldr	r0, [pc, #204]	; (8001bfc <HAL_TIM_Base_MspInit+0x144>)
 8001b2e:	f000 fef5 	bl	800291c <HAL_GPIO_Init>

    /* TIM3 DMA Init */
    /* TIM3_CH1_TRIG Init */
    hdma_tim3_ch1_trig.Instance = DMA1_Stream4;
 8001b32:	4b33      	ldr	r3, [pc, #204]	; (8001c00 <HAL_TIM_Base_MspInit+0x148>)
 8001b34:	4a33      	ldr	r2, [pc, #204]	; (8001c04 <HAL_TIM_Base_MspInit+0x14c>)
 8001b36:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch1_trig.Init.Channel = DMA_CHANNEL_5;
 8001b38:	4b31      	ldr	r3, [pc, #196]	; (8001c00 <HAL_TIM_Base_MspInit+0x148>)
 8001b3a:	f04f 6220 	mov.w	r2, #167772160	; 0xa000000
 8001b3e:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch1_trig.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b40:	4b2f      	ldr	r3, [pc, #188]	; (8001c00 <HAL_TIM_Base_MspInit+0x148>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch1_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b46:	4b2e      	ldr	r3, [pc, #184]	; (8001c00 <HAL_TIM_Base_MspInit+0x148>)
 8001b48:	2200      	movs	r2, #0
 8001b4a:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch1_trig.Init.MemInc = DMA_MINC_ENABLE;
 8001b4c:	4b2c      	ldr	r3, [pc, #176]	; (8001c00 <HAL_TIM_Base_MspInit+0x148>)
 8001b4e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001b52:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch1_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b54:	4b2a      	ldr	r3, [pc, #168]	; (8001c00 <HAL_TIM_Base_MspInit+0x148>)
 8001b56:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001b5a:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch1_trig.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b5c:	4b28      	ldr	r3, [pc, #160]	; (8001c00 <HAL_TIM_Base_MspInit+0x148>)
 8001b5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b62:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch1_trig.Init.Mode = DMA_CIRCULAR;
 8001b64:	4b26      	ldr	r3, [pc, #152]	; (8001c00 <HAL_TIM_Base_MspInit+0x148>)
 8001b66:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b6a:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch1_trig.Init.Priority = DMA_PRIORITY_MEDIUM;
 8001b6c:	4b24      	ldr	r3, [pc, #144]	; (8001c00 <HAL_TIM_Base_MspInit+0x148>)
 8001b6e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001b72:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch1_trig.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b74:	4b22      	ldr	r3, [pc, #136]	; (8001c00 <HAL_TIM_Base_MspInit+0x148>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim3_ch1_trig) != HAL_OK)
 8001b7a:	4821      	ldr	r0, [pc, #132]	; (8001c00 <HAL_TIM_Base_MspInit+0x148>)
 8001b7c:	f000 facc 	bl	8002118 <HAL_DMA_Init>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <HAL_TIM_Base_MspInit+0xd2>
    {
      Error_Handler();
 8001b86:	f7ff fd75 	bl	8001674 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim3_ch1_trig);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	4a1c      	ldr	r2, [pc, #112]	; (8001c00 <HAL_TIM_Base_MspInit+0x148>)
 8001b8e:	625a      	str	r2, [r3, #36]	; 0x24
 8001b90:	4a1b      	ldr	r2, [pc, #108]	; (8001c00 <HAL_TIM_Base_MspInit+0x148>)
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim3_ch1_trig);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4a19      	ldr	r2, [pc, #100]	; (8001c00 <HAL_TIM_Base_MspInit+0x148>)
 8001b9a:	639a      	str	r2, [r3, #56]	; 0x38
 8001b9c:	4a18      	ldr	r2, [pc, #96]	; (8001c00 <HAL_TIM_Base_MspInit+0x148>)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	6393      	str	r3, [r2, #56]	; 0x38

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	2100      	movs	r1, #0
 8001ba6:	201d      	movs	r0, #29
 8001ba8:	f000 fa7f 	bl	80020aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001bac:	201d      	movs	r0, #29
 8001bae:	f000 fa98 	bl	80020e2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001bb2:	e01a      	b.n	8001bea <HAL_TIM_Base_MspInit+0x132>
  else if(tim_baseHandle->Instance==TIM4)
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a13      	ldr	r2, [pc, #76]	; (8001c08 <HAL_TIM_Base_MspInit+0x150>)
 8001bba:	4293      	cmp	r3, r2
 8001bbc:	d115      	bne.n	8001bea <HAL_TIM_Base_MspInit+0x132>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60bb      	str	r3, [r7, #8]
 8001bc2:	4b0d      	ldr	r3, [pc, #52]	; (8001bf8 <HAL_TIM_Base_MspInit+0x140>)
 8001bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc6:	4a0c      	ldr	r2, [pc, #48]	; (8001bf8 <HAL_TIM_Base_MspInit+0x140>)
 8001bc8:	f043 0304 	orr.w	r3, r3, #4
 8001bcc:	6413      	str	r3, [r2, #64]	; 0x40
 8001bce:	4b0a      	ldr	r3, [pc, #40]	; (8001bf8 <HAL_TIM_Base_MspInit+0x140>)
 8001bd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bd2:	f003 0304 	and.w	r3, r3, #4
 8001bd6:	60bb      	str	r3, [r7, #8]
 8001bd8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8001bda:	2200      	movs	r2, #0
 8001bdc:	2100      	movs	r1, #0
 8001bde:	201e      	movs	r0, #30
 8001be0:	f000 fa63 	bl	80020aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8001be4:	201e      	movs	r0, #30
 8001be6:	f000 fa7c 	bl	80020e2 <HAL_NVIC_EnableIRQ>
}
 8001bea:	bf00      	nop
 8001bec:	3728      	adds	r7, #40	; 0x28
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	40000400 	.word	0x40000400
 8001bf8:	40023800 	.word	0x40023800
 8001bfc:	40020000 	.word	0x40020000
 8001c00:	200002a8 	.word	0x200002a8
 8001c04:	40026070 	.word	0x40026070
 8001c08:	40000800 	.word	0x40000800

08001c0c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b088      	sub	sp, #32
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c14:	f107 030c 	add.w	r3, r7, #12
 8001c18:	2200      	movs	r2, #0
 8001c1a:	601a      	str	r2, [r3, #0]
 8001c1c:	605a      	str	r2, [r3, #4]
 8001c1e:	609a      	str	r2, [r3, #8]
 8001c20:	60da      	str	r2, [r3, #12]
 8001c22:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4a12      	ldr	r2, [pc, #72]	; (8001c74 <HAL_TIM_MspPostInit+0x68>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d11e      	bne.n	8001c6c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c2e:	2300      	movs	r3, #0
 8001c30:	60bb      	str	r3, [r7, #8]
 8001c32:	4b11      	ldr	r3, [pc, #68]	; (8001c78 <HAL_TIM_MspPostInit+0x6c>)
 8001c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c36:	4a10      	ldr	r2, [pc, #64]	; (8001c78 <HAL_TIM_MspPostInit+0x6c>)
 8001c38:	f043 0308 	orr.w	r3, r3, #8
 8001c3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c3e:	4b0e      	ldr	r3, [pc, #56]	; (8001c78 <HAL_TIM_MspPostInit+0x6c>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c42:	f003 0308 	and.w	r3, r3, #8
 8001c46:	60bb      	str	r3, [r7, #8]
 8001c48:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001c4a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c4e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c50:	2302      	movs	r3, #2
 8001c52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c54:	2300      	movs	r3, #0
 8001c56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001c5c:	2302      	movs	r3, #2
 8001c5e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c60:	f107 030c 	add.w	r3, r7, #12
 8001c64:	4619      	mov	r1, r3
 8001c66:	4805      	ldr	r0, [pc, #20]	; (8001c7c <HAL_TIM_MspPostInit+0x70>)
 8001c68:	f000 fe58 	bl	800291c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001c6c:	bf00      	nop
 8001c6e:	3720      	adds	r7, #32
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40000800 	.word	0x40000800
 8001c78:	40023800 	.word	0x40023800
 8001c7c:	40020c00 	.word	0x40020c00

08001c80 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001c84:	4b11      	ldr	r3, [pc, #68]	; (8001ccc <MX_USART3_UART_Init+0x4c>)
 8001c86:	4a12      	ldr	r2, [pc, #72]	; (8001cd0 <MX_USART3_UART_Init+0x50>)
 8001c88:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001c8a:	4b10      	ldr	r3, [pc, #64]	; (8001ccc <MX_USART3_UART_Init+0x4c>)
 8001c8c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001c90:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001c92:	4b0e      	ldr	r3, [pc, #56]	; (8001ccc <MX_USART3_UART_Init+0x4c>)
 8001c94:	2200      	movs	r2, #0
 8001c96:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001c98:	4b0c      	ldr	r3, [pc, #48]	; (8001ccc <MX_USART3_UART_Init+0x4c>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001c9e:	4b0b      	ldr	r3, [pc, #44]	; (8001ccc <MX_USART3_UART_Init+0x4c>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001ca4:	4b09      	ldr	r3, [pc, #36]	; (8001ccc <MX_USART3_UART_Init+0x4c>)
 8001ca6:	220c      	movs	r2, #12
 8001ca8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001caa:	4b08      	ldr	r3, [pc, #32]	; (8001ccc <MX_USART3_UART_Init+0x4c>)
 8001cac:	2200      	movs	r2, #0
 8001cae:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001cb0:	4b06      	ldr	r3, [pc, #24]	; (8001ccc <MX_USART3_UART_Init+0x4c>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001cb6:	4805      	ldr	r0, [pc, #20]	; (8001ccc <MX_USART3_UART_Init+0x4c>)
 8001cb8:	f003 f9ac 	bl	8005014 <HAL_UART_Init>
 8001cbc:	4603      	mov	r3, r0
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d001      	beq.n	8001cc6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001cc2:	f7ff fcd7 	bl	8001674 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001cc6:	bf00      	nop
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20000308 	.word	0x20000308
 8001cd0:	40004800 	.word	0x40004800

08001cd4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b08a      	sub	sp, #40	; 0x28
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cdc:	f107 0314 	add.w	r3, r7, #20
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	601a      	str	r2, [r3, #0]
 8001ce4:	605a      	str	r2, [r3, #4]
 8001ce6:	609a      	str	r2, [r3, #8]
 8001ce8:	60da      	str	r2, [r3, #12]
 8001cea:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a1d      	ldr	r2, [pc, #116]	; (8001d68 <HAL_UART_MspInit+0x94>)
 8001cf2:	4293      	cmp	r3, r2
 8001cf4:	d134      	bne.n	8001d60 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	613b      	str	r3, [r7, #16]
 8001cfa:	4b1c      	ldr	r3, [pc, #112]	; (8001d6c <HAL_UART_MspInit+0x98>)
 8001cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cfe:	4a1b      	ldr	r2, [pc, #108]	; (8001d6c <HAL_UART_MspInit+0x98>)
 8001d00:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d04:	6413      	str	r3, [r2, #64]	; 0x40
 8001d06:	4b19      	ldr	r3, [pc, #100]	; (8001d6c <HAL_UART_MspInit+0x98>)
 8001d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001d0e:	613b      	str	r3, [r7, #16]
 8001d10:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d12:	2300      	movs	r3, #0
 8001d14:	60fb      	str	r3, [r7, #12]
 8001d16:	4b15      	ldr	r3, [pc, #84]	; (8001d6c <HAL_UART_MspInit+0x98>)
 8001d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1a:	4a14      	ldr	r2, [pc, #80]	; (8001d6c <HAL_UART_MspInit+0x98>)
 8001d1c:	f043 0302 	orr.w	r3, r3, #2
 8001d20:	6313      	str	r3, [r2, #48]	; 0x30
 8001d22:	4b12      	ldr	r3, [pc, #72]	; (8001d6c <HAL_UART_MspInit+0x98>)
 8001d24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d26:	f003 0302 	and.w	r3, r3, #2
 8001d2a:	60fb      	str	r3, [r7, #12]
 8001d2c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001d2e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001d32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d34:	2302      	movs	r3, #2
 8001d36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d3c:	2303      	movs	r3, #3
 8001d3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001d40:	2307      	movs	r3, #7
 8001d42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d44:	f107 0314 	add.w	r3, r7, #20
 8001d48:	4619      	mov	r1, r3
 8001d4a:	4809      	ldr	r0, [pc, #36]	; (8001d70 <HAL_UART_MspInit+0x9c>)
 8001d4c:	f000 fde6 	bl	800291c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001d50:	2200      	movs	r2, #0
 8001d52:	2100      	movs	r1, #0
 8001d54:	2027      	movs	r0, #39	; 0x27
 8001d56:	f000 f9a8 	bl	80020aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8001d5a:	2027      	movs	r0, #39	; 0x27
 8001d5c:	f000 f9c1 	bl	80020e2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001d60:	bf00      	nop
 8001d62:	3728      	adds	r7, #40	; 0x28
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	40004800 	.word	0x40004800
 8001d6c:	40023800 	.word	0x40023800
 8001d70:	40020400 	.word	0x40020400

08001d74 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001d74:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001dac <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001d78:	480d      	ldr	r0, [pc, #52]	; (8001db0 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001d7a:	490e      	ldr	r1, [pc, #56]	; (8001db4 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001d7c:	4a0e      	ldr	r2, [pc, #56]	; (8001db8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001d7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d80:	e002      	b.n	8001d88 <LoopCopyDataInit>

08001d82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d86:	3304      	adds	r3, #4

08001d88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d8c:	d3f9      	bcc.n	8001d82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d8e:	4a0b      	ldr	r2, [pc, #44]	; (8001dbc <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001d90:	4c0b      	ldr	r4, [pc, #44]	; (8001dc0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001d92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d94:	e001      	b.n	8001d9a <LoopFillZerobss>

08001d96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d98:	3204      	adds	r2, #4

08001d9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d9c:	d3fb      	bcc.n	8001d96 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001d9e:	f7ff fd93 	bl	80018c8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001da2:	f004 f951 	bl	8006048 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001da6:	f7ff fa81 	bl	80012ac <main>
  bx  lr    
 8001daa:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001dac:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001db0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001db4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001db8:	0800afe4 	.word	0x0800afe4
  ldr r2, =_sbss
 8001dbc:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001dc0:	20000360 	.word	0x20000360

08001dc4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001dc4:	e7fe      	b.n	8001dc4 <ADC_IRQHandler>
	...

08001dc8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001dcc:	4b0e      	ldr	r3, [pc, #56]	; (8001e08 <HAL_Init+0x40>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	4a0d      	ldr	r2, [pc, #52]	; (8001e08 <HAL_Init+0x40>)
 8001dd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001dd6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001dd8:	4b0b      	ldr	r3, [pc, #44]	; (8001e08 <HAL_Init+0x40>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a0a      	ldr	r2, [pc, #40]	; (8001e08 <HAL_Init+0x40>)
 8001dde:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001de2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001de4:	4b08      	ldr	r3, [pc, #32]	; (8001e08 <HAL_Init+0x40>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a07      	ldr	r2, [pc, #28]	; (8001e08 <HAL_Init+0x40>)
 8001dea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001dee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001df0:	2003      	movs	r0, #3
 8001df2:	f000 f94f 	bl	8002094 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001df6:	2000      	movs	r0, #0
 8001df8:	f000 f808 	bl	8001e0c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001dfc:	f7ff fc40 	bl	8001680 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	bd80      	pop	{r7, pc}
 8001e06:	bf00      	nop
 8001e08:	40023c00 	.word	0x40023c00

08001e0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e14:	4b12      	ldr	r3, [pc, #72]	; (8001e60 <HAL_InitTick+0x54>)
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	4b12      	ldr	r3, [pc, #72]	; (8001e64 <HAL_InitTick+0x58>)
 8001e1a:	781b      	ldrb	r3, [r3, #0]
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e22:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e26:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	f000 f967 	bl	80020fe <HAL_SYSTICK_Config>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e00e      	b.n	8001e58 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	2b0f      	cmp	r3, #15
 8001e3e:	d80a      	bhi.n	8001e56 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e40:	2200      	movs	r2, #0
 8001e42:	6879      	ldr	r1, [r7, #4]
 8001e44:	f04f 30ff 	mov.w	r0, #4294967295
 8001e48:	f000 f92f 	bl	80020aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001e4c:	4a06      	ldr	r2, [pc, #24]	; (8001e68 <HAL_InitTick+0x5c>)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001e52:	2300      	movs	r3, #0
 8001e54:	e000      	b.n	8001e58 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	3708      	adds	r7, #8
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}
 8001e60:	20000000 	.word	0x20000000
 8001e64:	20000008 	.word	0x20000008
 8001e68:	20000004 	.word	0x20000004

08001e6c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e70:	4b06      	ldr	r3, [pc, #24]	; (8001e8c <HAL_IncTick+0x20>)
 8001e72:	781b      	ldrb	r3, [r3, #0]
 8001e74:	461a      	mov	r2, r3
 8001e76:	4b06      	ldr	r3, [pc, #24]	; (8001e90 <HAL_IncTick+0x24>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4413      	add	r3, r2
 8001e7c:	4a04      	ldr	r2, [pc, #16]	; (8001e90 <HAL_IncTick+0x24>)
 8001e7e:	6013      	str	r3, [r2, #0]
}
 8001e80:	bf00      	nop
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr
 8001e8a:	bf00      	nop
 8001e8c:	20000008 	.word	0x20000008
 8001e90:	2000034c 	.word	0x2000034c

08001e94 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
  return uwTick;
 8001e98:	4b03      	ldr	r3, [pc, #12]	; (8001ea8 <HAL_GetTick+0x14>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
}
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr
 8001ea6:	bf00      	nop
 8001ea8:	2000034c 	.word	0x2000034c

08001eac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001eb4:	f7ff ffee 	bl	8001e94 <HAL_GetTick>
 8001eb8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ec4:	d005      	beq.n	8001ed2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ec6:	4b0a      	ldr	r3, [pc, #40]	; (8001ef0 <HAL_Delay+0x44>)
 8001ec8:	781b      	ldrb	r3, [r3, #0]
 8001eca:	461a      	mov	r2, r3
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	4413      	add	r3, r2
 8001ed0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001ed2:	bf00      	nop
 8001ed4:	f7ff ffde 	bl	8001e94 <HAL_GetTick>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	68bb      	ldr	r3, [r7, #8]
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	68fa      	ldr	r2, [r7, #12]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d8f7      	bhi.n	8001ed4 <HAL_Delay+0x28>
  {
  }
}
 8001ee4:	bf00      	nop
 8001ee6:	bf00      	nop
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	20000008 	.word	0x20000008

08001ef4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	b085      	sub	sp, #20
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	f003 0307 	and.w	r3, r3, #7
 8001f02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f04:	4b0c      	ldr	r3, [pc, #48]	; (8001f38 <__NVIC_SetPriorityGrouping+0x44>)
 8001f06:	68db      	ldr	r3, [r3, #12]
 8001f08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f0a:	68ba      	ldr	r2, [r7, #8]
 8001f0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f10:	4013      	ands	r3, r2
 8001f12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f14:	68fb      	ldr	r3, [r7, #12]
 8001f16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f26:	4a04      	ldr	r2, [pc, #16]	; (8001f38 <__NVIC_SetPriorityGrouping+0x44>)
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	60d3      	str	r3, [r2, #12]
}
 8001f2c:	bf00      	nop
 8001f2e:	3714      	adds	r7, #20
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr
 8001f38:	e000ed00 	.word	0xe000ed00

08001f3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f3c:	b480      	push	{r7}
 8001f3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f40:	4b04      	ldr	r3, [pc, #16]	; (8001f54 <__NVIC_GetPriorityGrouping+0x18>)
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	0a1b      	lsrs	r3, r3, #8
 8001f46:	f003 0307 	and.w	r3, r3, #7
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr
 8001f54:	e000ed00 	.word	0xe000ed00

08001f58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b083      	sub	sp, #12
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	4603      	mov	r3, r0
 8001f60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	db0b      	blt.n	8001f82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f6a:	79fb      	ldrb	r3, [r7, #7]
 8001f6c:	f003 021f 	and.w	r2, r3, #31
 8001f70:	4907      	ldr	r1, [pc, #28]	; (8001f90 <__NVIC_EnableIRQ+0x38>)
 8001f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f76:	095b      	lsrs	r3, r3, #5
 8001f78:	2001      	movs	r0, #1
 8001f7a:	fa00 f202 	lsl.w	r2, r0, r2
 8001f7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001f82:	bf00      	nop
 8001f84:	370c      	adds	r7, #12
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
 8001f8e:	bf00      	nop
 8001f90:	e000e100 	.word	0xe000e100

08001f94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f94:	b480      	push	{r7}
 8001f96:	b083      	sub	sp, #12
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	6039      	str	r1, [r7, #0]
 8001f9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	db0a      	blt.n	8001fbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	b2da      	uxtb	r2, r3
 8001fac:	490c      	ldr	r1, [pc, #48]	; (8001fe0 <__NVIC_SetPriority+0x4c>)
 8001fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fb2:	0112      	lsls	r2, r2, #4
 8001fb4:	b2d2      	uxtb	r2, r2
 8001fb6:	440b      	add	r3, r1
 8001fb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fbc:	e00a      	b.n	8001fd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	b2da      	uxtb	r2, r3
 8001fc2:	4908      	ldr	r1, [pc, #32]	; (8001fe4 <__NVIC_SetPriority+0x50>)
 8001fc4:	79fb      	ldrb	r3, [r7, #7]
 8001fc6:	f003 030f 	and.w	r3, r3, #15
 8001fca:	3b04      	subs	r3, #4
 8001fcc:	0112      	lsls	r2, r2, #4
 8001fce:	b2d2      	uxtb	r2, r2
 8001fd0:	440b      	add	r3, r1
 8001fd2:	761a      	strb	r2, [r3, #24]
}
 8001fd4:	bf00      	nop
 8001fd6:	370c      	adds	r7, #12
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fde:	4770      	bx	lr
 8001fe0:	e000e100 	.word	0xe000e100
 8001fe4:	e000ed00 	.word	0xe000ed00

08001fe8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b089      	sub	sp, #36	; 0x24
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	60f8      	str	r0, [r7, #12]
 8001ff0:	60b9      	str	r1, [r7, #8]
 8001ff2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f003 0307 	and.w	r3, r3, #7
 8001ffa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ffc:	69fb      	ldr	r3, [r7, #28]
 8001ffe:	f1c3 0307 	rsb	r3, r3, #7
 8002002:	2b04      	cmp	r3, #4
 8002004:	bf28      	it	cs
 8002006:	2304      	movcs	r3, #4
 8002008:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	3304      	adds	r3, #4
 800200e:	2b06      	cmp	r3, #6
 8002010:	d902      	bls.n	8002018 <NVIC_EncodePriority+0x30>
 8002012:	69fb      	ldr	r3, [r7, #28]
 8002014:	3b03      	subs	r3, #3
 8002016:	e000      	b.n	800201a <NVIC_EncodePriority+0x32>
 8002018:	2300      	movs	r3, #0
 800201a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800201c:	f04f 32ff 	mov.w	r2, #4294967295
 8002020:	69bb      	ldr	r3, [r7, #24]
 8002022:	fa02 f303 	lsl.w	r3, r2, r3
 8002026:	43da      	mvns	r2, r3
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	401a      	ands	r2, r3
 800202c:	697b      	ldr	r3, [r7, #20]
 800202e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002030:	f04f 31ff 	mov.w	r1, #4294967295
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	fa01 f303 	lsl.w	r3, r1, r3
 800203a:	43d9      	mvns	r1, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002040:	4313      	orrs	r3, r2
         );
}
 8002042:	4618      	mov	r0, r3
 8002044:	3724      	adds	r7, #36	; 0x24
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr
	...

08002050 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	3b01      	subs	r3, #1
 800205c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002060:	d301      	bcc.n	8002066 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002062:	2301      	movs	r3, #1
 8002064:	e00f      	b.n	8002086 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002066:	4a0a      	ldr	r2, [pc, #40]	; (8002090 <SysTick_Config+0x40>)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	3b01      	subs	r3, #1
 800206c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800206e:	210f      	movs	r1, #15
 8002070:	f04f 30ff 	mov.w	r0, #4294967295
 8002074:	f7ff ff8e 	bl	8001f94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002078:	4b05      	ldr	r3, [pc, #20]	; (8002090 <SysTick_Config+0x40>)
 800207a:	2200      	movs	r2, #0
 800207c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800207e:	4b04      	ldr	r3, [pc, #16]	; (8002090 <SysTick_Config+0x40>)
 8002080:	2207      	movs	r2, #7
 8002082:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002084:	2300      	movs	r3, #0
}
 8002086:	4618      	mov	r0, r3
 8002088:	3708      	adds	r7, #8
 800208a:	46bd      	mov	sp, r7
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	e000e010 	.word	0xe000e010

08002094 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	b082      	sub	sp, #8
 8002098:	af00      	add	r7, sp, #0
 800209a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800209c:	6878      	ldr	r0, [r7, #4]
 800209e:	f7ff ff29 	bl	8001ef4 <__NVIC_SetPriorityGrouping>
}
 80020a2:	bf00      	nop
 80020a4:	3708      	adds	r7, #8
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}

080020aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80020aa:	b580      	push	{r7, lr}
 80020ac:	b086      	sub	sp, #24
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	4603      	mov	r3, r0
 80020b2:	60b9      	str	r1, [r7, #8]
 80020b4:	607a      	str	r2, [r7, #4]
 80020b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80020b8:	2300      	movs	r3, #0
 80020ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80020bc:	f7ff ff3e 	bl	8001f3c <__NVIC_GetPriorityGrouping>
 80020c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020c2:	687a      	ldr	r2, [r7, #4]
 80020c4:	68b9      	ldr	r1, [r7, #8]
 80020c6:	6978      	ldr	r0, [r7, #20]
 80020c8:	f7ff ff8e 	bl	8001fe8 <NVIC_EncodePriority>
 80020cc:	4602      	mov	r2, r0
 80020ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020d2:	4611      	mov	r1, r2
 80020d4:	4618      	mov	r0, r3
 80020d6:	f7ff ff5d 	bl	8001f94 <__NVIC_SetPriority>
}
 80020da:	bf00      	nop
 80020dc:	3718      	adds	r7, #24
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}

080020e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020e2:	b580      	push	{r7, lr}
 80020e4:	b082      	sub	sp, #8
 80020e6:	af00      	add	r7, sp, #0
 80020e8:	4603      	mov	r3, r0
 80020ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff ff31 	bl	8001f58 <__NVIC_EnableIRQ>
}
 80020f6:	bf00      	nop
 80020f8:	3708      	adds	r7, #8
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}

080020fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020fe:	b580      	push	{r7, lr}
 8002100:	b082      	sub	sp, #8
 8002102:	af00      	add	r7, sp, #0
 8002104:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f7ff ffa2 	bl	8002050 <SysTick_Config>
 800210c:	4603      	mov	r3, r0
}
 800210e:	4618      	mov	r0, r3
 8002110:	3708      	adds	r7, #8
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
	...

08002118 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002120:	2300      	movs	r3, #0
 8002122:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002124:	f7ff feb6 	bl	8001e94 <HAL_GetTick>
 8002128:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2b00      	cmp	r3, #0
 800212e:	d101      	bne.n	8002134 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002130:	2301      	movs	r3, #1
 8002132:	e099      	b.n	8002268 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	2202      	movs	r2, #2
 8002138:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2200      	movs	r2, #0
 8002140:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f022 0201 	bic.w	r2, r2, #1
 8002152:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002154:	e00f      	b.n	8002176 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002156:	f7ff fe9d 	bl	8001e94 <HAL_GetTick>
 800215a:	4602      	mov	r2, r0
 800215c:	693b      	ldr	r3, [r7, #16]
 800215e:	1ad3      	subs	r3, r2, r3
 8002160:	2b05      	cmp	r3, #5
 8002162:	d908      	bls.n	8002176 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2220      	movs	r2, #32
 8002168:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2203      	movs	r2, #3
 800216e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002172:	2303      	movs	r3, #3
 8002174:	e078      	b.n	8002268 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	f003 0301 	and.w	r3, r3, #1
 8002180:	2b00      	cmp	r3, #0
 8002182:	d1e8      	bne.n	8002156 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800218c:	697a      	ldr	r2, [r7, #20]
 800218e:	4b38      	ldr	r3, [pc, #224]	; (8002270 <HAL_DMA_Init+0x158>)
 8002190:	4013      	ands	r3, r2
 8002192:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	685a      	ldr	r2, [r3, #4]
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021a2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	691b      	ldr	r3, [r3, #16]
 80021a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80021ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	699b      	ldr	r3, [r3, #24]
 80021b4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80021ba:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	6a1b      	ldr	r3, [r3, #32]
 80021c0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80021c2:	697a      	ldr	r2, [r7, #20]
 80021c4:	4313      	orrs	r3, r2
 80021c6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021cc:	2b04      	cmp	r3, #4
 80021ce:	d107      	bne.n	80021e0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021d8:	4313      	orrs	r3, r2
 80021da:	697a      	ldr	r2, [r7, #20]
 80021dc:	4313      	orrs	r3, r2
 80021de:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	697a      	ldr	r2, [r7, #20]
 80021e6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	695b      	ldr	r3, [r3, #20]
 80021ee:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	f023 0307 	bic.w	r3, r3, #7
 80021f6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fc:	697a      	ldr	r2, [r7, #20]
 80021fe:	4313      	orrs	r3, r2
 8002200:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002206:	2b04      	cmp	r3, #4
 8002208:	d117      	bne.n	800223a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800220e:	697a      	ldr	r2, [r7, #20]
 8002210:	4313      	orrs	r3, r2
 8002212:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002218:	2b00      	cmp	r3, #0
 800221a:	d00e      	beq.n	800223a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f000 fb01 	bl	8002824 <DMA_CheckFifoParam>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d008      	beq.n	800223a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2240      	movs	r2, #64	; 0x40
 800222c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2201      	movs	r2, #1
 8002232:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002236:	2301      	movs	r3, #1
 8002238:	e016      	b.n	8002268 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	697a      	ldr	r2, [r7, #20]
 8002240:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f000 fab8 	bl	80027b8 <DMA_CalcBaseAndBitshift>
 8002248:	4603      	mov	r3, r0
 800224a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002250:	223f      	movs	r2, #63	; 0x3f
 8002252:	409a      	lsls	r2, r3
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2200      	movs	r2, #0
 800225c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	2201      	movs	r2, #1
 8002262:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002266:	2300      	movs	r3, #0
}
 8002268:	4618      	mov	r0, r3
 800226a:	3718      	adds	r7, #24
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	f010803f 	.word	0xf010803f

08002274 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b086      	sub	sp, #24
 8002278:	af00      	add	r7, sp, #0
 800227a:	60f8      	str	r0, [r7, #12]
 800227c:	60b9      	str	r1, [r7, #8]
 800227e:	607a      	str	r2, [r7, #4]
 8002280:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002282:	2300      	movs	r3, #0
 8002284:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800228a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002292:	2b01      	cmp	r3, #1
 8002294:	d101      	bne.n	800229a <HAL_DMA_Start_IT+0x26>
 8002296:	2302      	movs	r3, #2
 8002298:	e040      	b.n	800231c <HAL_DMA_Start_IT+0xa8>
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	2201      	movs	r2, #1
 800229e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022a8:	b2db      	uxtb	r3, r3
 80022aa:	2b01      	cmp	r3, #1
 80022ac:	d12f      	bne.n	800230e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	2202      	movs	r2, #2
 80022b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	2200      	movs	r2, #0
 80022ba:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	687a      	ldr	r2, [r7, #4]
 80022c0:	68b9      	ldr	r1, [r7, #8]
 80022c2:	68f8      	ldr	r0, [r7, #12]
 80022c4:	f000 fa4a 	bl	800275c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022cc:	223f      	movs	r2, #63	; 0x3f
 80022ce:	409a      	lsls	r2, r3
 80022d0:	693b      	ldr	r3, [r7, #16]
 80022d2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	681a      	ldr	r2, [r3, #0]
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f042 0216 	orr.w	r2, r2, #22
 80022e2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d007      	beq.n	80022fc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f042 0208 	orr.w	r2, r2, #8
 80022fa:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	681a      	ldr	r2, [r3, #0]
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f042 0201 	orr.w	r2, r2, #1
 800230a:	601a      	str	r2, [r3, #0]
 800230c:	e005      	b.n	800231a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	2200      	movs	r2, #0
 8002312:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002316:	2302      	movs	r3, #2
 8002318:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800231a:	7dfb      	ldrb	r3, [r7, #23]
}
 800231c:	4618      	mov	r0, r3
 800231e:	3718      	adds	r7, #24
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}

08002324 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002324:	b580      	push	{r7, lr}
 8002326:	b084      	sub	sp, #16
 8002328:	af00      	add	r7, sp, #0
 800232a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002330:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002332:	f7ff fdaf 	bl	8001e94 <HAL_GetTick>
 8002336:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800233e:	b2db      	uxtb	r3, r3
 8002340:	2b02      	cmp	r3, #2
 8002342:	d008      	beq.n	8002356 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2280      	movs	r2, #128	; 0x80
 8002348:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	2200      	movs	r2, #0
 800234e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002352:	2301      	movs	r3, #1
 8002354:	e052      	b.n	80023fc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f022 0216 	bic.w	r2, r2, #22
 8002364:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	695a      	ldr	r2, [r3, #20]
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002374:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800237a:	2b00      	cmp	r3, #0
 800237c:	d103      	bne.n	8002386 <HAL_DMA_Abort+0x62>
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002382:	2b00      	cmp	r3, #0
 8002384:	d007      	beq.n	8002396 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f022 0208 	bic.w	r2, r2, #8
 8002394:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	681a      	ldr	r2, [r3, #0]
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f022 0201 	bic.w	r2, r2, #1
 80023a4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023a6:	e013      	b.n	80023d0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80023a8:	f7ff fd74 	bl	8001e94 <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	2b05      	cmp	r3, #5
 80023b4:	d90c      	bls.n	80023d0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	2220      	movs	r2, #32
 80023ba:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2203      	movs	r2, #3
 80023c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2200      	movs	r2, #0
 80023c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80023cc:	2303      	movs	r3, #3
 80023ce:	e015      	b.n	80023fc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f003 0301 	and.w	r3, r3, #1
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d1e4      	bne.n	80023a8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023e2:	223f      	movs	r2, #63	; 0x3f
 80023e4:	409a      	lsls	r2, r3
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2201      	movs	r2, #1
 80023ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2200      	movs	r2, #0
 80023f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80023fa:	2300      	movs	r3, #0
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	3710      	adds	r7, #16
 8002400:	46bd      	mov	sp, r7
 8002402:	bd80      	pop	{r7, pc}

08002404 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002404:	b480      	push	{r7}
 8002406:	b083      	sub	sp, #12
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002412:	b2db      	uxtb	r3, r3
 8002414:	2b02      	cmp	r3, #2
 8002416:	d004      	beq.n	8002422 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2280      	movs	r2, #128	; 0x80
 800241c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e00c      	b.n	800243c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2205      	movs	r2, #5
 8002426:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	f022 0201 	bic.w	r2, r2, #1
 8002438:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800243a:	2300      	movs	r3, #0
}
 800243c:	4618      	mov	r0, r3
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b086      	sub	sp, #24
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002450:	2300      	movs	r3, #0
 8002452:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002454:	4b8e      	ldr	r3, [pc, #568]	; (8002690 <HAL_DMA_IRQHandler+0x248>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a8e      	ldr	r2, [pc, #568]	; (8002694 <HAL_DMA_IRQHandler+0x24c>)
 800245a:	fba2 2303 	umull	r2, r3, r2, r3
 800245e:	0a9b      	lsrs	r3, r3, #10
 8002460:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002466:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002468:	693b      	ldr	r3, [r7, #16]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002472:	2208      	movs	r2, #8
 8002474:	409a      	lsls	r2, r3
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	4013      	ands	r3, r2
 800247a:	2b00      	cmp	r3, #0
 800247c:	d01a      	beq.n	80024b4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0304 	and.w	r3, r3, #4
 8002488:	2b00      	cmp	r3, #0
 800248a:	d013      	beq.n	80024b4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f022 0204 	bic.w	r2, r2, #4
 800249a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024a0:	2208      	movs	r2, #8
 80024a2:	409a      	lsls	r2, r3
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024ac:	f043 0201 	orr.w	r2, r3, #1
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024b8:	2201      	movs	r2, #1
 80024ba:	409a      	lsls	r2, r3
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	4013      	ands	r3, r2
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d012      	beq.n	80024ea <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	695b      	ldr	r3, [r3, #20]
 80024ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	d00b      	beq.n	80024ea <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024d6:	2201      	movs	r2, #1
 80024d8:	409a      	lsls	r2, r3
 80024da:	693b      	ldr	r3, [r7, #16]
 80024dc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80024e2:	f043 0202 	orr.w	r2, r3, #2
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ee:	2204      	movs	r2, #4
 80024f0:	409a      	lsls	r2, r3
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	4013      	ands	r3, r2
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d012      	beq.n	8002520 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f003 0302 	and.w	r3, r3, #2
 8002504:	2b00      	cmp	r3, #0
 8002506:	d00b      	beq.n	8002520 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800250c:	2204      	movs	r2, #4
 800250e:	409a      	lsls	r2, r3
 8002510:	693b      	ldr	r3, [r7, #16]
 8002512:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002518:	f043 0204 	orr.w	r2, r3, #4
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002524:	2210      	movs	r2, #16
 8002526:	409a      	lsls	r2, r3
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	4013      	ands	r3, r2
 800252c:	2b00      	cmp	r3, #0
 800252e:	d043      	beq.n	80025b8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	f003 0308 	and.w	r3, r3, #8
 800253a:	2b00      	cmp	r3, #0
 800253c:	d03c      	beq.n	80025b8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002542:	2210      	movs	r2, #16
 8002544:	409a      	lsls	r2, r3
 8002546:	693b      	ldr	r3, [r7, #16]
 8002548:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002554:	2b00      	cmp	r3, #0
 8002556:	d018      	beq.n	800258a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002562:	2b00      	cmp	r3, #0
 8002564:	d108      	bne.n	8002578 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256a:	2b00      	cmp	r3, #0
 800256c:	d024      	beq.n	80025b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	4798      	blx	r3
 8002576:	e01f      	b.n	80025b8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800257c:	2b00      	cmp	r3, #0
 800257e:	d01b      	beq.n	80025b8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	4798      	blx	r3
 8002588:	e016      	b.n	80025b8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002594:	2b00      	cmp	r3, #0
 8002596:	d107      	bne.n	80025a8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	681a      	ldr	r2, [r3, #0]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	f022 0208 	bic.w	r2, r2, #8
 80025a6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d003      	beq.n	80025b8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b4:	6878      	ldr	r0, [r7, #4]
 80025b6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025bc:	2220      	movs	r2, #32
 80025be:	409a      	lsls	r2, r3
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	4013      	ands	r3, r2
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	f000 808f 	beq.w	80026e8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	f003 0310 	and.w	r3, r3, #16
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	f000 8087 	beq.w	80026e8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80025de:	2220      	movs	r2, #32
 80025e0:	409a      	lsls	r2, r3
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	2b05      	cmp	r3, #5
 80025f0:	d136      	bne.n	8002660 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f022 0216 	bic.w	r2, r2, #22
 8002600:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	695a      	ldr	r2, [r3, #20]
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002610:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002616:	2b00      	cmp	r3, #0
 8002618:	d103      	bne.n	8002622 <HAL_DMA_IRQHandler+0x1da>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800261e:	2b00      	cmp	r3, #0
 8002620:	d007      	beq.n	8002632 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f022 0208 	bic.w	r2, r2, #8
 8002630:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002636:	223f      	movs	r2, #63	; 0x3f
 8002638:	409a      	lsls	r2, r3
 800263a:	693b      	ldr	r3, [r7, #16]
 800263c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2201      	movs	r2, #1
 8002642:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002652:	2b00      	cmp	r3, #0
 8002654:	d07e      	beq.n	8002754 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	4798      	blx	r3
        }
        return;
 800265e:	e079      	b.n	8002754 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800266a:	2b00      	cmp	r3, #0
 800266c:	d01d      	beq.n	80026aa <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002678:	2b00      	cmp	r3, #0
 800267a:	d10d      	bne.n	8002698 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002680:	2b00      	cmp	r3, #0
 8002682:	d031      	beq.n	80026e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	4798      	blx	r3
 800268c:	e02c      	b.n	80026e8 <HAL_DMA_IRQHandler+0x2a0>
 800268e:	bf00      	nop
 8002690:	20000000 	.word	0x20000000
 8002694:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800269c:	2b00      	cmp	r3, #0
 800269e:	d023      	beq.n	80026e8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	4798      	blx	r3
 80026a8:	e01e      	b.n	80026e8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d10f      	bne.n	80026d8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	681a      	ldr	r2, [r3, #0]
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	f022 0210 	bic.w	r2, r2, #16
 80026c6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2201      	movs	r2, #1
 80026cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	2200      	movs	r2, #0
 80026d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d003      	beq.n	80026e8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d032      	beq.n	8002756 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80026f4:	f003 0301 	and.w	r3, r3, #1
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d022      	beq.n	8002742 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2205      	movs	r2, #5
 8002700:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681a      	ldr	r2, [r3, #0]
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f022 0201 	bic.w	r2, r2, #1
 8002712:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002714:	68bb      	ldr	r3, [r7, #8]
 8002716:	3301      	adds	r3, #1
 8002718:	60bb      	str	r3, [r7, #8]
 800271a:	697a      	ldr	r2, [r7, #20]
 800271c:	429a      	cmp	r2, r3
 800271e:	d307      	bcc.n	8002730 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	f003 0301 	and.w	r3, r3, #1
 800272a:	2b00      	cmp	r3, #0
 800272c:	d1f2      	bne.n	8002714 <HAL_DMA_IRQHandler+0x2cc>
 800272e:	e000      	b.n	8002732 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002730:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2201      	movs	r2, #1
 8002736:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002746:	2b00      	cmp	r3, #0
 8002748:	d005      	beq.n	8002756 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800274e:	6878      	ldr	r0, [r7, #4]
 8002750:	4798      	blx	r3
 8002752:	e000      	b.n	8002756 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002754:	bf00      	nop
    }
  }
}
 8002756:	3718      	adds	r7, #24
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}

0800275c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	60f8      	str	r0, [r7, #12]
 8002764:	60b9      	str	r1, [r7, #8]
 8002766:	607a      	str	r2, [r7, #4]
 8002768:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	68fb      	ldr	r3, [r7, #12]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002778:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	683a      	ldr	r2, [r7, #0]
 8002780:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	689b      	ldr	r3, [r3, #8]
 8002786:	2b40      	cmp	r3, #64	; 0x40
 8002788:	d108      	bne.n	800279c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	687a      	ldr	r2, [r7, #4]
 8002790:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	68ba      	ldr	r2, [r7, #8]
 8002798:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800279a:	e007      	b.n	80027ac <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	68ba      	ldr	r2, [r7, #8]
 80027a2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	687a      	ldr	r2, [r7, #4]
 80027aa:	60da      	str	r2, [r3, #12]
}
 80027ac:	bf00      	nop
 80027ae:	3714      	adds	r7, #20
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80027b8:	b480      	push	{r7}
 80027ba:	b085      	sub	sp, #20
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	b2db      	uxtb	r3, r3
 80027c6:	3b10      	subs	r3, #16
 80027c8:	4a14      	ldr	r2, [pc, #80]	; (800281c <DMA_CalcBaseAndBitshift+0x64>)
 80027ca:	fba2 2303 	umull	r2, r3, r2, r3
 80027ce:	091b      	lsrs	r3, r3, #4
 80027d0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80027d2:	4a13      	ldr	r2, [pc, #76]	; (8002820 <DMA_CalcBaseAndBitshift+0x68>)
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	4413      	add	r3, r2
 80027d8:	781b      	ldrb	r3, [r3, #0]
 80027da:	461a      	mov	r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	2b03      	cmp	r3, #3
 80027e4:	d909      	bls.n	80027fa <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80027ee:	f023 0303 	bic.w	r3, r3, #3
 80027f2:	1d1a      	adds	r2, r3, #4
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	659a      	str	r2, [r3, #88]	; 0x58
 80027f8:	e007      	b.n	800280a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002802:	f023 0303 	bic.w	r3, r3, #3
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800280e:	4618      	mov	r0, r3
 8002810:	3714      	adds	r7, #20
 8002812:	46bd      	mov	sp, r7
 8002814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002818:	4770      	bx	lr
 800281a:	bf00      	nop
 800281c:	aaaaaaab 	.word	0xaaaaaaab
 8002820:	0800ab1c 	.word	0x0800ab1c

08002824 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002824:	b480      	push	{r7}
 8002826:	b085      	sub	sp, #20
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800282c:	2300      	movs	r3, #0
 800282e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002834:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	699b      	ldr	r3, [r3, #24]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d11f      	bne.n	800287e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800283e:	68bb      	ldr	r3, [r7, #8]
 8002840:	2b03      	cmp	r3, #3
 8002842:	d856      	bhi.n	80028f2 <DMA_CheckFifoParam+0xce>
 8002844:	a201      	add	r2, pc, #4	; (adr r2, 800284c <DMA_CheckFifoParam+0x28>)
 8002846:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800284a:	bf00      	nop
 800284c:	0800285d 	.word	0x0800285d
 8002850:	0800286f 	.word	0x0800286f
 8002854:	0800285d 	.word	0x0800285d
 8002858:	080028f3 	.word	0x080028f3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002860:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002864:	2b00      	cmp	r3, #0
 8002866:	d046      	beq.n	80028f6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800286c:	e043      	b.n	80028f6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002872:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002876:	d140      	bne.n	80028fa <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800287c:	e03d      	b.n	80028fa <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	699b      	ldr	r3, [r3, #24]
 8002882:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002886:	d121      	bne.n	80028cc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	2b03      	cmp	r3, #3
 800288c:	d837      	bhi.n	80028fe <DMA_CheckFifoParam+0xda>
 800288e:	a201      	add	r2, pc, #4	; (adr r2, 8002894 <DMA_CheckFifoParam+0x70>)
 8002890:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002894:	080028a5 	.word	0x080028a5
 8002898:	080028ab 	.word	0x080028ab
 800289c:	080028a5 	.word	0x080028a5
 80028a0:	080028bd 	.word	0x080028bd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80028a4:	2301      	movs	r3, #1
 80028a6:	73fb      	strb	r3, [r7, #15]
      break;
 80028a8:	e030      	b.n	800290c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d025      	beq.n	8002902 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028ba:	e022      	b.n	8002902 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028c0:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80028c4:	d11f      	bne.n	8002906 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80028c6:	2301      	movs	r3, #1
 80028c8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80028ca:	e01c      	b.n	8002906 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	d903      	bls.n	80028da <DMA_CheckFifoParam+0xb6>
 80028d2:	68bb      	ldr	r3, [r7, #8]
 80028d4:	2b03      	cmp	r3, #3
 80028d6:	d003      	beq.n	80028e0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80028d8:	e018      	b.n	800290c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	73fb      	strb	r3, [r7, #15]
      break;
 80028de:	e015      	b.n	800290c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d00e      	beq.n	800290a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80028ec:	2301      	movs	r3, #1
 80028ee:	73fb      	strb	r3, [r7, #15]
      break;
 80028f0:	e00b      	b.n	800290a <DMA_CheckFifoParam+0xe6>
      break;
 80028f2:	bf00      	nop
 80028f4:	e00a      	b.n	800290c <DMA_CheckFifoParam+0xe8>
      break;
 80028f6:	bf00      	nop
 80028f8:	e008      	b.n	800290c <DMA_CheckFifoParam+0xe8>
      break;
 80028fa:	bf00      	nop
 80028fc:	e006      	b.n	800290c <DMA_CheckFifoParam+0xe8>
      break;
 80028fe:	bf00      	nop
 8002900:	e004      	b.n	800290c <DMA_CheckFifoParam+0xe8>
      break;
 8002902:	bf00      	nop
 8002904:	e002      	b.n	800290c <DMA_CheckFifoParam+0xe8>
      break;   
 8002906:	bf00      	nop
 8002908:	e000      	b.n	800290c <DMA_CheckFifoParam+0xe8>
      break;
 800290a:	bf00      	nop
    }
  } 
  
  return status; 
 800290c:	7bfb      	ldrb	r3, [r7, #15]
}
 800290e:	4618      	mov	r0, r3
 8002910:	3714      	adds	r7, #20
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop

0800291c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800291c:	b480      	push	{r7}
 800291e:	b089      	sub	sp, #36	; 0x24
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002926:	2300      	movs	r3, #0
 8002928:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800292a:	2300      	movs	r3, #0
 800292c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800292e:	2300      	movs	r3, #0
 8002930:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002932:	2300      	movs	r3, #0
 8002934:	61fb      	str	r3, [r7, #28]
 8002936:	e177      	b.n	8002c28 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002938:	2201      	movs	r2, #1
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002942:	683b      	ldr	r3, [r7, #0]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	697a      	ldr	r2, [r7, #20]
 8002948:	4013      	ands	r3, r2
 800294a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800294c:	693a      	ldr	r2, [r7, #16]
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	429a      	cmp	r2, r3
 8002952:	f040 8166 	bne.w	8002c22 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	f003 0303 	and.w	r3, r3, #3
 800295e:	2b01      	cmp	r3, #1
 8002960:	d005      	beq.n	800296e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002962:	683b      	ldr	r3, [r7, #0]
 8002964:	685b      	ldr	r3, [r3, #4]
 8002966:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800296a:	2b02      	cmp	r3, #2
 800296c:	d130      	bne.n	80029d0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	005b      	lsls	r3, r3, #1
 8002978:	2203      	movs	r2, #3
 800297a:	fa02 f303 	lsl.w	r3, r2, r3
 800297e:	43db      	mvns	r3, r3
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	4013      	ands	r3, r2
 8002984:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	68da      	ldr	r2, [r3, #12]
 800298a:	69fb      	ldr	r3, [r7, #28]
 800298c:	005b      	lsls	r3, r3, #1
 800298e:	fa02 f303 	lsl.w	r3, r2, r3
 8002992:	69ba      	ldr	r2, [r7, #24]
 8002994:	4313      	orrs	r3, r2
 8002996:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	69ba      	ldr	r2, [r7, #24]
 800299c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029a4:	2201      	movs	r2, #1
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ac:	43db      	mvns	r3, r3
 80029ae:	69ba      	ldr	r2, [r7, #24]
 80029b0:	4013      	ands	r3, r2
 80029b2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029b4:	683b      	ldr	r3, [r7, #0]
 80029b6:	685b      	ldr	r3, [r3, #4]
 80029b8:	091b      	lsrs	r3, r3, #4
 80029ba:	f003 0201 	and.w	r2, r3, #1
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	fa02 f303 	lsl.w	r3, r2, r3
 80029c4:	69ba      	ldr	r2, [r7, #24]
 80029c6:	4313      	orrs	r3, r2
 80029c8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	69ba      	ldr	r2, [r7, #24]
 80029ce:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	685b      	ldr	r3, [r3, #4]
 80029d4:	f003 0303 	and.w	r3, r3, #3
 80029d8:	2b03      	cmp	r3, #3
 80029da:	d017      	beq.n	8002a0c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029e2:	69fb      	ldr	r3, [r7, #28]
 80029e4:	005b      	lsls	r3, r3, #1
 80029e6:	2203      	movs	r2, #3
 80029e8:	fa02 f303 	lsl.w	r3, r2, r3
 80029ec:	43db      	mvns	r3, r3
 80029ee:	69ba      	ldr	r2, [r7, #24]
 80029f0:	4013      	ands	r3, r2
 80029f2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	689a      	ldr	r2, [r3, #8]
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	005b      	lsls	r3, r3, #1
 80029fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002a00:	69ba      	ldr	r2, [r7, #24]
 8002a02:	4313      	orrs	r3, r2
 8002a04:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	69ba      	ldr	r2, [r7, #24]
 8002a0a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	685b      	ldr	r3, [r3, #4]
 8002a10:	f003 0303 	and.w	r3, r3, #3
 8002a14:	2b02      	cmp	r3, #2
 8002a16:	d123      	bne.n	8002a60 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a18:	69fb      	ldr	r3, [r7, #28]
 8002a1a:	08da      	lsrs	r2, r3, #3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	3208      	adds	r2, #8
 8002a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a24:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	f003 0307 	and.w	r3, r3, #7
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	220f      	movs	r2, #15
 8002a30:	fa02 f303 	lsl.w	r3, r2, r3
 8002a34:	43db      	mvns	r3, r3
 8002a36:	69ba      	ldr	r2, [r7, #24]
 8002a38:	4013      	ands	r3, r2
 8002a3a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	691a      	ldr	r2, [r3, #16]
 8002a40:	69fb      	ldr	r3, [r7, #28]
 8002a42:	f003 0307 	and.w	r3, r3, #7
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4c:	69ba      	ldr	r2, [r7, #24]
 8002a4e:	4313      	orrs	r3, r2
 8002a50:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a52:	69fb      	ldr	r3, [r7, #28]
 8002a54:	08da      	lsrs	r2, r3, #3
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	3208      	adds	r2, #8
 8002a5a:	69b9      	ldr	r1, [r7, #24]
 8002a5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a66:	69fb      	ldr	r3, [r7, #28]
 8002a68:	005b      	lsls	r3, r3, #1
 8002a6a:	2203      	movs	r2, #3
 8002a6c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a70:	43db      	mvns	r3, r3
 8002a72:	69ba      	ldr	r2, [r7, #24]
 8002a74:	4013      	ands	r3, r2
 8002a76:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a78:	683b      	ldr	r3, [r7, #0]
 8002a7a:	685b      	ldr	r3, [r3, #4]
 8002a7c:	f003 0203 	and.w	r2, r3, #3
 8002a80:	69fb      	ldr	r3, [r7, #28]
 8002a82:	005b      	lsls	r3, r3, #1
 8002a84:	fa02 f303 	lsl.w	r3, r2, r3
 8002a88:	69ba      	ldr	r2, [r7, #24]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	69ba      	ldr	r2, [r7, #24]
 8002a92:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	685b      	ldr	r3, [r3, #4]
 8002a98:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	f000 80c0 	beq.w	8002c22 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	60fb      	str	r3, [r7, #12]
 8002aa6:	4b66      	ldr	r3, [pc, #408]	; (8002c40 <HAL_GPIO_Init+0x324>)
 8002aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aaa:	4a65      	ldr	r2, [pc, #404]	; (8002c40 <HAL_GPIO_Init+0x324>)
 8002aac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ab0:	6453      	str	r3, [r2, #68]	; 0x44
 8002ab2:	4b63      	ldr	r3, [pc, #396]	; (8002c40 <HAL_GPIO_Init+0x324>)
 8002ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ab6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002aba:	60fb      	str	r3, [r7, #12]
 8002abc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002abe:	4a61      	ldr	r2, [pc, #388]	; (8002c44 <HAL_GPIO_Init+0x328>)
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	089b      	lsrs	r3, r3, #2
 8002ac4:	3302      	adds	r3, #2
 8002ac6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	f003 0303 	and.w	r3, r3, #3
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	220f      	movs	r2, #15
 8002ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8002ada:	43db      	mvns	r3, r3
 8002adc:	69ba      	ldr	r2, [r7, #24]
 8002ade:	4013      	ands	r3, r2
 8002ae0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4a58      	ldr	r2, [pc, #352]	; (8002c48 <HAL_GPIO_Init+0x32c>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d037      	beq.n	8002b5a <HAL_GPIO_Init+0x23e>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	4a57      	ldr	r2, [pc, #348]	; (8002c4c <HAL_GPIO_Init+0x330>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d031      	beq.n	8002b56 <HAL_GPIO_Init+0x23a>
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	4a56      	ldr	r2, [pc, #344]	; (8002c50 <HAL_GPIO_Init+0x334>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d02b      	beq.n	8002b52 <HAL_GPIO_Init+0x236>
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	4a55      	ldr	r2, [pc, #340]	; (8002c54 <HAL_GPIO_Init+0x338>)
 8002afe:	4293      	cmp	r3, r2
 8002b00:	d025      	beq.n	8002b4e <HAL_GPIO_Init+0x232>
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	4a54      	ldr	r2, [pc, #336]	; (8002c58 <HAL_GPIO_Init+0x33c>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d01f      	beq.n	8002b4a <HAL_GPIO_Init+0x22e>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	4a53      	ldr	r2, [pc, #332]	; (8002c5c <HAL_GPIO_Init+0x340>)
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d019      	beq.n	8002b46 <HAL_GPIO_Init+0x22a>
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	4a52      	ldr	r2, [pc, #328]	; (8002c60 <HAL_GPIO_Init+0x344>)
 8002b16:	4293      	cmp	r3, r2
 8002b18:	d013      	beq.n	8002b42 <HAL_GPIO_Init+0x226>
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	4a51      	ldr	r2, [pc, #324]	; (8002c64 <HAL_GPIO_Init+0x348>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d00d      	beq.n	8002b3e <HAL_GPIO_Init+0x222>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	4a50      	ldr	r2, [pc, #320]	; (8002c68 <HAL_GPIO_Init+0x34c>)
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d007      	beq.n	8002b3a <HAL_GPIO_Init+0x21e>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	4a4f      	ldr	r2, [pc, #316]	; (8002c6c <HAL_GPIO_Init+0x350>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d101      	bne.n	8002b36 <HAL_GPIO_Init+0x21a>
 8002b32:	2309      	movs	r3, #9
 8002b34:	e012      	b.n	8002b5c <HAL_GPIO_Init+0x240>
 8002b36:	230a      	movs	r3, #10
 8002b38:	e010      	b.n	8002b5c <HAL_GPIO_Init+0x240>
 8002b3a:	2308      	movs	r3, #8
 8002b3c:	e00e      	b.n	8002b5c <HAL_GPIO_Init+0x240>
 8002b3e:	2307      	movs	r3, #7
 8002b40:	e00c      	b.n	8002b5c <HAL_GPIO_Init+0x240>
 8002b42:	2306      	movs	r3, #6
 8002b44:	e00a      	b.n	8002b5c <HAL_GPIO_Init+0x240>
 8002b46:	2305      	movs	r3, #5
 8002b48:	e008      	b.n	8002b5c <HAL_GPIO_Init+0x240>
 8002b4a:	2304      	movs	r3, #4
 8002b4c:	e006      	b.n	8002b5c <HAL_GPIO_Init+0x240>
 8002b4e:	2303      	movs	r3, #3
 8002b50:	e004      	b.n	8002b5c <HAL_GPIO_Init+0x240>
 8002b52:	2302      	movs	r3, #2
 8002b54:	e002      	b.n	8002b5c <HAL_GPIO_Init+0x240>
 8002b56:	2301      	movs	r3, #1
 8002b58:	e000      	b.n	8002b5c <HAL_GPIO_Init+0x240>
 8002b5a:	2300      	movs	r3, #0
 8002b5c:	69fa      	ldr	r2, [r7, #28]
 8002b5e:	f002 0203 	and.w	r2, r2, #3
 8002b62:	0092      	lsls	r2, r2, #2
 8002b64:	4093      	lsls	r3, r2
 8002b66:	69ba      	ldr	r2, [r7, #24]
 8002b68:	4313      	orrs	r3, r2
 8002b6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b6c:	4935      	ldr	r1, [pc, #212]	; (8002c44 <HAL_GPIO_Init+0x328>)
 8002b6e:	69fb      	ldr	r3, [r7, #28]
 8002b70:	089b      	lsrs	r3, r3, #2
 8002b72:	3302      	adds	r3, #2
 8002b74:	69ba      	ldr	r2, [r7, #24]
 8002b76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b7a:	4b3d      	ldr	r3, [pc, #244]	; (8002c70 <HAL_GPIO_Init+0x354>)
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b80:	693b      	ldr	r3, [r7, #16]
 8002b82:	43db      	mvns	r3, r3
 8002b84:	69ba      	ldr	r2, [r7, #24]
 8002b86:	4013      	ands	r3, r2
 8002b88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b8a:	683b      	ldr	r3, [r7, #0]
 8002b8c:	685b      	ldr	r3, [r3, #4]
 8002b8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d003      	beq.n	8002b9e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8002b96:	69ba      	ldr	r2, [r7, #24]
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b9e:	4a34      	ldr	r2, [pc, #208]	; (8002c70 <HAL_GPIO_Init+0x354>)
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ba4:	4b32      	ldr	r3, [pc, #200]	; (8002c70 <HAL_GPIO_Init+0x354>)
 8002ba6:	68db      	ldr	r3, [r3, #12]
 8002ba8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	43db      	mvns	r3, r3
 8002bae:	69ba      	ldr	r2, [r7, #24]
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002bb4:	683b      	ldr	r3, [r7, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d003      	beq.n	8002bc8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002bc0:	69ba      	ldr	r2, [r7, #24]
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	4313      	orrs	r3, r2
 8002bc6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002bc8:	4a29      	ldr	r2, [pc, #164]	; (8002c70 <HAL_GPIO_Init+0x354>)
 8002bca:	69bb      	ldr	r3, [r7, #24]
 8002bcc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002bce:	4b28      	ldr	r3, [pc, #160]	; (8002c70 <HAL_GPIO_Init+0x354>)
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	43db      	mvns	r3, r3
 8002bd8:	69ba      	ldr	r2, [r7, #24]
 8002bda:	4013      	ands	r3, r2
 8002bdc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002bde:	683b      	ldr	r3, [r7, #0]
 8002be0:	685b      	ldr	r3, [r3, #4]
 8002be2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d003      	beq.n	8002bf2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8002bea:	69ba      	ldr	r2, [r7, #24]
 8002bec:	693b      	ldr	r3, [r7, #16]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002bf2:	4a1f      	ldr	r2, [pc, #124]	; (8002c70 <HAL_GPIO_Init+0x354>)
 8002bf4:	69bb      	ldr	r3, [r7, #24]
 8002bf6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002bf8:	4b1d      	ldr	r3, [pc, #116]	; (8002c70 <HAL_GPIO_Init+0x354>)
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bfe:	693b      	ldr	r3, [r7, #16]
 8002c00:	43db      	mvns	r3, r3
 8002c02:	69ba      	ldr	r2, [r7, #24]
 8002c04:	4013      	ands	r3, r2
 8002c06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	685b      	ldr	r3, [r3, #4]
 8002c0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d003      	beq.n	8002c1c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002c14:	69ba      	ldr	r2, [r7, #24]
 8002c16:	693b      	ldr	r3, [r7, #16]
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c1c:	4a14      	ldr	r2, [pc, #80]	; (8002c70 <HAL_GPIO_Init+0x354>)
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c22:	69fb      	ldr	r3, [r7, #28]
 8002c24:	3301      	adds	r3, #1
 8002c26:	61fb      	str	r3, [r7, #28]
 8002c28:	69fb      	ldr	r3, [r7, #28]
 8002c2a:	2b0f      	cmp	r3, #15
 8002c2c:	f67f ae84 	bls.w	8002938 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c30:	bf00      	nop
 8002c32:	bf00      	nop
 8002c34:	3724      	adds	r7, #36	; 0x24
 8002c36:	46bd      	mov	sp, r7
 8002c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3c:	4770      	bx	lr
 8002c3e:	bf00      	nop
 8002c40:	40023800 	.word	0x40023800
 8002c44:	40013800 	.word	0x40013800
 8002c48:	40020000 	.word	0x40020000
 8002c4c:	40020400 	.word	0x40020400
 8002c50:	40020800 	.word	0x40020800
 8002c54:	40020c00 	.word	0x40020c00
 8002c58:	40021000 	.word	0x40021000
 8002c5c:	40021400 	.word	0x40021400
 8002c60:	40021800 	.word	0x40021800
 8002c64:	40021c00 	.word	0x40021c00
 8002c68:	40022000 	.word	0x40022000
 8002c6c:	40022400 	.word	0x40022400
 8002c70:	40013c00 	.word	0x40013c00

08002c74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
 8002c7c:	460b      	mov	r3, r1
 8002c7e:	807b      	strh	r3, [r7, #2]
 8002c80:	4613      	mov	r3, r2
 8002c82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c84:	787b      	ldrb	r3, [r7, #1]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d003      	beq.n	8002c92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c8a:	887a      	ldrh	r2, [r7, #2]
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c90:	e003      	b.n	8002c9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c92:	887b      	ldrh	r3, [r7, #2]
 8002c94:	041a      	lsls	r2, r3, #16
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	619a      	str	r2, [r3, #24]
}
 8002c9a:	bf00      	nop
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
	...

08002ca8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	603b      	str	r3, [r7, #0]
 8002cb6:	4b20      	ldr	r3, [pc, #128]	; (8002d38 <HAL_PWREx_EnableOverDrive+0x90>)
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cba:	4a1f      	ldr	r2, [pc, #124]	; (8002d38 <HAL_PWREx_EnableOverDrive+0x90>)
 8002cbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cc0:	6413      	str	r3, [r2, #64]	; 0x40
 8002cc2:	4b1d      	ldr	r3, [pc, #116]	; (8002d38 <HAL_PWREx_EnableOverDrive+0x90>)
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cca:	603b      	str	r3, [r7, #0]
 8002ccc:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002cce:	4b1b      	ldr	r3, [pc, #108]	; (8002d3c <HAL_PWREx_EnableOverDrive+0x94>)
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002cd4:	f7ff f8de 	bl	8001e94 <HAL_GetTick>
 8002cd8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002cda:	e009      	b.n	8002cf0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002cdc:	f7ff f8da 	bl	8001e94 <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002cea:	d901      	bls.n	8002cf0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002cec:	2303      	movs	r3, #3
 8002cee:	e01f      	b.n	8002d30 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002cf0:	4b13      	ldr	r3, [pc, #76]	; (8002d40 <HAL_PWREx_EnableOverDrive+0x98>)
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cf8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cfc:	d1ee      	bne.n	8002cdc <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002cfe:	4b11      	ldr	r3, [pc, #68]	; (8002d44 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002d00:	2201      	movs	r2, #1
 8002d02:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002d04:	f7ff f8c6 	bl	8001e94 <HAL_GetTick>
 8002d08:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002d0a:	e009      	b.n	8002d20 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002d0c:	f7ff f8c2 	bl	8001e94 <HAL_GetTick>
 8002d10:	4602      	mov	r2, r0
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	1ad3      	subs	r3, r2, r3
 8002d16:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002d1a:	d901      	bls.n	8002d20 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002d1c:	2303      	movs	r3, #3
 8002d1e:	e007      	b.n	8002d30 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002d20:	4b07      	ldr	r3, [pc, #28]	; (8002d40 <HAL_PWREx_EnableOverDrive+0x98>)
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d28:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8002d2c:	d1ee      	bne.n	8002d0c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002d2e:	2300      	movs	r3, #0
}
 8002d30:	4618      	mov	r0, r3
 8002d32:	3708      	adds	r7, #8
 8002d34:	46bd      	mov	sp, r7
 8002d36:	bd80      	pop	{r7, pc}
 8002d38:	40023800 	.word	0x40023800
 8002d3c:	420e0040 	.word	0x420e0040
 8002d40:	40007000 	.word	0x40007000
 8002d44:	420e0044 	.word	0x420e0044

08002d48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b086      	sub	sp, #24
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d101      	bne.n	8002d5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d56:	2301      	movs	r3, #1
 8002d58:	e267      	b.n	800322a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	f003 0301 	and.w	r3, r3, #1
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d075      	beq.n	8002e52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d66:	4b88      	ldr	r3, [pc, #544]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002d68:	689b      	ldr	r3, [r3, #8]
 8002d6a:	f003 030c 	and.w	r3, r3, #12
 8002d6e:	2b04      	cmp	r3, #4
 8002d70:	d00c      	beq.n	8002d8c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d72:	4b85      	ldr	r3, [pc, #532]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002d7a:	2b08      	cmp	r3, #8
 8002d7c:	d112      	bne.n	8002da4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d7e:	4b82      	ldr	r3, [pc, #520]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002d80:	685b      	ldr	r3, [r3, #4]
 8002d82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d8a:	d10b      	bne.n	8002da4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d8c:	4b7e      	ldr	r3, [pc, #504]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d05b      	beq.n	8002e50 <HAL_RCC_OscConfig+0x108>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d157      	bne.n	8002e50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002da0:	2301      	movs	r3, #1
 8002da2:	e242      	b.n	800322a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002dac:	d106      	bne.n	8002dbc <HAL_RCC_OscConfig+0x74>
 8002dae:	4b76      	ldr	r3, [pc, #472]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a75      	ldr	r2, [pc, #468]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002db4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002db8:	6013      	str	r3, [r2, #0]
 8002dba:	e01d      	b.n	8002df8 <HAL_RCC_OscConfig+0xb0>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002dc4:	d10c      	bne.n	8002de0 <HAL_RCC_OscConfig+0x98>
 8002dc6:	4b70      	ldr	r3, [pc, #448]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a6f      	ldr	r2, [pc, #444]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002dcc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002dd0:	6013      	str	r3, [r2, #0]
 8002dd2:	4b6d      	ldr	r3, [pc, #436]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a6c      	ldr	r2, [pc, #432]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002dd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ddc:	6013      	str	r3, [r2, #0]
 8002dde:	e00b      	b.n	8002df8 <HAL_RCC_OscConfig+0xb0>
 8002de0:	4b69      	ldr	r3, [pc, #420]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	4a68      	ldr	r2, [pc, #416]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002de6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002dea:	6013      	str	r3, [r2, #0]
 8002dec:	4b66      	ldr	r3, [pc, #408]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a65      	ldr	r2, [pc, #404]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002df2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002df6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d013      	beq.n	8002e28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e00:	f7ff f848 	bl	8001e94 <HAL_GetTick>
 8002e04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e06:	e008      	b.n	8002e1a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e08:	f7ff f844 	bl	8001e94 <HAL_GetTick>
 8002e0c:	4602      	mov	r2, r0
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	1ad3      	subs	r3, r2, r3
 8002e12:	2b64      	cmp	r3, #100	; 0x64
 8002e14:	d901      	bls.n	8002e1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002e16:	2303      	movs	r3, #3
 8002e18:	e207      	b.n	800322a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002e1a:	4b5b      	ldr	r3, [pc, #364]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d0f0      	beq.n	8002e08 <HAL_RCC_OscConfig+0xc0>
 8002e26:	e014      	b.n	8002e52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e28:	f7ff f834 	bl	8001e94 <HAL_GetTick>
 8002e2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e2e:	e008      	b.n	8002e42 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e30:	f7ff f830 	bl	8001e94 <HAL_GetTick>
 8002e34:	4602      	mov	r2, r0
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	1ad3      	subs	r3, r2, r3
 8002e3a:	2b64      	cmp	r3, #100	; 0x64
 8002e3c:	d901      	bls.n	8002e42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002e3e:	2303      	movs	r3, #3
 8002e40:	e1f3      	b.n	800322a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e42:	4b51      	ldr	r3, [pc, #324]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d1f0      	bne.n	8002e30 <HAL_RCC_OscConfig+0xe8>
 8002e4e:	e000      	b.n	8002e52 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	f003 0302 	and.w	r3, r3, #2
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d063      	beq.n	8002f26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e5e:	4b4a      	ldr	r3, [pc, #296]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002e60:	689b      	ldr	r3, [r3, #8]
 8002e62:	f003 030c 	and.w	r3, r3, #12
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d00b      	beq.n	8002e82 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e6a:	4b47      	ldr	r3, [pc, #284]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002e6c:	689b      	ldr	r3, [r3, #8]
 8002e6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002e72:	2b08      	cmp	r3, #8
 8002e74:	d11c      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e76:	4b44      	ldr	r3, [pc, #272]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d116      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e82:	4b41      	ldr	r3, [pc, #260]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 0302 	and.w	r3, r3, #2
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d005      	beq.n	8002e9a <HAL_RCC_OscConfig+0x152>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	68db      	ldr	r3, [r3, #12]
 8002e92:	2b01      	cmp	r3, #1
 8002e94:	d001      	beq.n	8002e9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e96:	2301      	movs	r3, #1
 8002e98:	e1c7      	b.n	800322a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e9a:	4b3b      	ldr	r3, [pc, #236]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	691b      	ldr	r3, [r3, #16]
 8002ea6:	00db      	lsls	r3, r3, #3
 8002ea8:	4937      	ldr	r1, [pc, #220]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002eaa:	4313      	orrs	r3, r2
 8002eac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002eae:	e03a      	b.n	8002f26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d020      	beq.n	8002efa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002eb8:	4b34      	ldr	r3, [pc, #208]	; (8002f8c <HAL_RCC_OscConfig+0x244>)
 8002eba:	2201      	movs	r2, #1
 8002ebc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ebe:	f7fe ffe9 	bl	8001e94 <HAL_GetTick>
 8002ec2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ec4:	e008      	b.n	8002ed8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ec6:	f7fe ffe5 	bl	8001e94 <HAL_GetTick>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d901      	bls.n	8002ed8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	e1a8      	b.n	800322a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ed8:	4b2b      	ldr	r3, [pc, #172]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f003 0302 	and.w	r3, r3, #2
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d0f0      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ee4:	4b28      	ldr	r3, [pc, #160]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	691b      	ldr	r3, [r3, #16]
 8002ef0:	00db      	lsls	r3, r3, #3
 8002ef2:	4925      	ldr	r1, [pc, #148]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	600b      	str	r3, [r1, #0]
 8002ef8:	e015      	b.n	8002f26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002efa:	4b24      	ldr	r3, [pc, #144]	; (8002f8c <HAL_RCC_OscConfig+0x244>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f00:	f7fe ffc8 	bl	8001e94 <HAL_GetTick>
 8002f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f06:	e008      	b.n	8002f1a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f08:	f7fe ffc4 	bl	8001e94 <HAL_GetTick>
 8002f0c:	4602      	mov	r2, r0
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	2b02      	cmp	r3, #2
 8002f14:	d901      	bls.n	8002f1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e187      	b.n	800322a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002f1a:	4b1b      	ldr	r3, [pc, #108]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	f003 0302 	and.w	r3, r3, #2
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d1f0      	bne.n	8002f08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	f003 0308 	and.w	r3, r3, #8
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d036      	beq.n	8002fa0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	695b      	ldr	r3, [r3, #20]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d016      	beq.n	8002f68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f3a:	4b15      	ldr	r3, [pc, #84]	; (8002f90 <HAL_RCC_OscConfig+0x248>)
 8002f3c:	2201      	movs	r2, #1
 8002f3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f40:	f7fe ffa8 	bl	8001e94 <HAL_GetTick>
 8002f44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f46:	e008      	b.n	8002f5a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f48:	f7fe ffa4 	bl	8001e94 <HAL_GetTick>
 8002f4c:	4602      	mov	r2, r0
 8002f4e:	693b      	ldr	r3, [r7, #16]
 8002f50:	1ad3      	subs	r3, r2, r3
 8002f52:	2b02      	cmp	r3, #2
 8002f54:	d901      	bls.n	8002f5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002f56:	2303      	movs	r3, #3
 8002f58:	e167      	b.n	800322a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f5a:	4b0b      	ldr	r3, [pc, #44]	; (8002f88 <HAL_RCC_OscConfig+0x240>)
 8002f5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f5e:	f003 0302 	and.w	r3, r3, #2
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d0f0      	beq.n	8002f48 <HAL_RCC_OscConfig+0x200>
 8002f66:	e01b      	b.n	8002fa0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f68:	4b09      	ldr	r3, [pc, #36]	; (8002f90 <HAL_RCC_OscConfig+0x248>)
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f6e:	f7fe ff91 	bl	8001e94 <HAL_GetTick>
 8002f72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f74:	e00e      	b.n	8002f94 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f76:	f7fe ff8d 	bl	8001e94 <HAL_GetTick>
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	1ad3      	subs	r3, r2, r3
 8002f80:	2b02      	cmp	r3, #2
 8002f82:	d907      	bls.n	8002f94 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002f84:	2303      	movs	r3, #3
 8002f86:	e150      	b.n	800322a <HAL_RCC_OscConfig+0x4e2>
 8002f88:	40023800 	.word	0x40023800
 8002f8c:	42470000 	.word	0x42470000
 8002f90:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f94:	4b88      	ldr	r3, [pc, #544]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 8002f96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f98:	f003 0302 	and.w	r3, r3, #2
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d1ea      	bne.n	8002f76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0304 	and.w	r3, r3, #4
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	f000 8097 	beq.w	80030dc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002fb2:	4b81      	ldr	r3, [pc, #516]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d10f      	bne.n	8002fde <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fbe:	2300      	movs	r3, #0
 8002fc0:	60bb      	str	r3, [r7, #8]
 8002fc2:	4b7d      	ldr	r3, [pc, #500]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 8002fc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc6:	4a7c      	ldr	r2, [pc, #496]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 8002fc8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fcc:	6413      	str	r3, [r2, #64]	; 0x40
 8002fce:	4b7a      	ldr	r3, [pc, #488]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 8002fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fd6:	60bb      	str	r3, [r7, #8]
 8002fd8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fde:	4b77      	ldr	r3, [pc, #476]	; (80031bc <HAL_RCC_OscConfig+0x474>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d118      	bne.n	800301c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fea:	4b74      	ldr	r3, [pc, #464]	; (80031bc <HAL_RCC_OscConfig+0x474>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	4a73      	ldr	r2, [pc, #460]	; (80031bc <HAL_RCC_OscConfig+0x474>)
 8002ff0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ff4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ff6:	f7fe ff4d 	bl	8001e94 <HAL_GetTick>
 8002ffa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ffc:	e008      	b.n	8003010 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ffe:	f7fe ff49 	bl	8001e94 <HAL_GetTick>
 8003002:	4602      	mov	r2, r0
 8003004:	693b      	ldr	r3, [r7, #16]
 8003006:	1ad3      	subs	r3, r2, r3
 8003008:	2b02      	cmp	r3, #2
 800300a:	d901      	bls.n	8003010 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800300c:	2303      	movs	r3, #3
 800300e:	e10c      	b.n	800322a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003010:	4b6a      	ldr	r3, [pc, #424]	; (80031bc <HAL_RCC_OscConfig+0x474>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003018:	2b00      	cmp	r3, #0
 800301a:	d0f0      	beq.n	8002ffe <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	2b01      	cmp	r3, #1
 8003022:	d106      	bne.n	8003032 <HAL_RCC_OscConfig+0x2ea>
 8003024:	4b64      	ldr	r3, [pc, #400]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 8003026:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003028:	4a63      	ldr	r2, [pc, #396]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 800302a:	f043 0301 	orr.w	r3, r3, #1
 800302e:	6713      	str	r3, [r2, #112]	; 0x70
 8003030:	e01c      	b.n	800306c <HAL_RCC_OscConfig+0x324>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	2b05      	cmp	r3, #5
 8003038:	d10c      	bne.n	8003054 <HAL_RCC_OscConfig+0x30c>
 800303a:	4b5f      	ldr	r3, [pc, #380]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 800303c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800303e:	4a5e      	ldr	r2, [pc, #376]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 8003040:	f043 0304 	orr.w	r3, r3, #4
 8003044:	6713      	str	r3, [r2, #112]	; 0x70
 8003046:	4b5c      	ldr	r3, [pc, #368]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 8003048:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800304a:	4a5b      	ldr	r2, [pc, #364]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 800304c:	f043 0301 	orr.w	r3, r3, #1
 8003050:	6713      	str	r3, [r2, #112]	; 0x70
 8003052:	e00b      	b.n	800306c <HAL_RCC_OscConfig+0x324>
 8003054:	4b58      	ldr	r3, [pc, #352]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 8003056:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003058:	4a57      	ldr	r2, [pc, #348]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 800305a:	f023 0301 	bic.w	r3, r3, #1
 800305e:	6713      	str	r3, [r2, #112]	; 0x70
 8003060:	4b55      	ldr	r3, [pc, #340]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 8003062:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003064:	4a54      	ldr	r2, [pc, #336]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 8003066:	f023 0304 	bic.w	r3, r3, #4
 800306a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	689b      	ldr	r3, [r3, #8]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d015      	beq.n	80030a0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003074:	f7fe ff0e 	bl	8001e94 <HAL_GetTick>
 8003078:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800307a:	e00a      	b.n	8003092 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800307c:	f7fe ff0a 	bl	8001e94 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	f241 3288 	movw	r2, #5000	; 0x1388
 800308a:	4293      	cmp	r3, r2
 800308c:	d901      	bls.n	8003092 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	e0cb      	b.n	800322a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003092:	4b49      	ldr	r3, [pc, #292]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 8003094:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003096:	f003 0302 	and.w	r3, r3, #2
 800309a:	2b00      	cmp	r3, #0
 800309c:	d0ee      	beq.n	800307c <HAL_RCC_OscConfig+0x334>
 800309e:	e014      	b.n	80030ca <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030a0:	f7fe fef8 	bl	8001e94 <HAL_GetTick>
 80030a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030a6:	e00a      	b.n	80030be <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80030a8:	f7fe fef4 	bl	8001e94 <HAL_GetTick>
 80030ac:	4602      	mov	r2, r0
 80030ae:	693b      	ldr	r3, [r7, #16]
 80030b0:	1ad3      	subs	r3, r2, r3
 80030b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80030b6:	4293      	cmp	r3, r2
 80030b8:	d901      	bls.n	80030be <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e0b5      	b.n	800322a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030be:	4b3e      	ldr	r3, [pc, #248]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 80030c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030c2:	f003 0302 	and.w	r3, r3, #2
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d1ee      	bne.n	80030a8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030ca:	7dfb      	ldrb	r3, [r7, #23]
 80030cc:	2b01      	cmp	r3, #1
 80030ce:	d105      	bne.n	80030dc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030d0:	4b39      	ldr	r3, [pc, #228]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 80030d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d4:	4a38      	ldr	r2, [pc, #224]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 80030d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030da:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	699b      	ldr	r3, [r3, #24]
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	f000 80a1 	beq.w	8003228 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80030e6:	4b34      	ldr	r3, [pc, #208]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f003 030c 	and.w	r3, r3, #12
 80030ee:	2b08      	cmp	r3, #8
 80030f0:	d05c      	beq.n	80031ac <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	699b      	ldr	r3, [r3, #24]
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	d141      	bne.n	800317e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030fa:	4b31      	ldr	r3, [pc, #196]	; (80031c0 <HAL_RCC_OscConfig+0x478>)
 80030fc:	2200      	movs	r2, #0
 80030fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003100:	f7fe fec8 	bl	8001e94 <HAL_GetTick>
 8003104:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003106:	e008      	b.n	800311a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003108:	f7fe fec4 	bl	8001e94 <HAL_GetTick>
 800310c:	4602      	mov	r2, r0
 800310e:	693b      	ldr	r3, [r7, #16]
 8003110:	1ad3      	subs	r3, r2, r3
 8003112:	2b02      	cmp	r3, #2
 8003114:	d901      	bls.n	800311a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003116:	2303      	movs	r3, #3
 8003118:	e087      	b.n	800322a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800311a:	4b27      	ldr	r3, [pc, #156]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003122:	2b00      	cmp	r3, #0
 8003124:	d1f0      	bne.n	8003108 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	69da      	ldr	r2, [r3, #28]
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6a1b      	ldr	r3, [r3, #32]
 800312e:	431a      	orrs	r2, r3
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003134:	019b      	lsls	r3, r3, #6
 8003136:	431a      	orrs	r2, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800313c:	085b      	lsrs	r3, r3, #1
 800313e:	3b01      	subs	r3, #1
 8003140:	041b      	lsls	r3, r3, #16
 8003142:	431a      	orrs	r2, r3
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003148:	061b      	lsls	r3, r3, #24
 800314a:	491b      	ldr	r1, [pc, #108]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 800314c:	4313      	orrs	r3, r2
 800314e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003150:	4b1b      	ldr	r3, [pc, #108]	; (80031c0 <HAL_RCC_OscConfig+0x478>)
 8003152:	2201      	movs	r2, #1
 8003154:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003156:	f7fe fe9d 	bl	8001e94 <HAL_GetTick>
 800315a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800315c:	e008      	b.n	8003170 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800315e:	f7fe fe99 	bl	8001e94 <HAL_GetTick>
 8003162:	4602      	mov	r2, r0
 8003164:	693b      	ldr	r3, [r7, #16]
 8003166:	1ad3      	subs	r3, r2, r3
 8003168:	2b02      	cmp	r3, #2
 800316a:	d901      	bls.n	8003170 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800316c:	2303      	movs	r3, #3
 800316e:	e05c      	b.n	800322a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003170:	4b11      	ldr	r3, [pc, #68]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003178:	2b00      	cmp	r3, #0
 800317a:	d0f0      	beq.n	800315e <HAL_RCC_OscConfig+0x416>
 800317c:	e054      	b.n	8003228 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800317e:	4b10      	ldr	r3, [pc, #64]	; (80031c0 <HAL_RCC_OscConfig+0x478>)
 8003180:	2200      	movs	r2, #0
 8003182:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003184:	f7fe fe86 	bl	8001e94 <HAL_GetTick>
 8003188:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800318a:	e008      	b.n	800319e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800318c:	f7fe fe82 	bl	8001e94 <HAL_GetTick>
 8003190:	4602      	mov	r2, r0
 8003192:	693b      	ldr	r3, [r7, #16]
 8003194:	1ad3      	subs	r3, r2, r3
 8003196:	2b02      	cmp	r3, #2
 8003198:	d901      	bls.n	800319e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800319a:	2303      	movs	r3, #3
 800319c:	e045      	b.n	800322a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800319e:	4b06      	ldr	r3, [pc, #24]	; (80031b8 <HAL_RCC_OscConfig+0x470>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d1f0      	bne.n	800318c <HAL_RCC_OscConfig+0x444>
 80031aa:	e03d      	b.n	8003228 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	699b      	ldr	r3, [r3, #24]
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d107      	bne.n	80031c4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e038      	b.n	800322a <HAL_RCC_OscConfig+0x4e2>
 80031b8:	40023800 	.word	0x40023800
 80031bc:	40007000 	.word	0x40007000
 80031c0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80031c4:	4b1b      	ldr	r3, [pc, #108]	; (8003234 <HAL_RCC_OscConfig+0x4ec>)
 80031c6:	685b      	ldr	r3, [r3, #4]
 80031c8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	699b      	ldr	r3, [r3, #24]
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d028      	beq.n	8003224 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80031dc:	429a      	cmp	r2, r3
 80031de:	d121      	bne.n	8003224 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031ea:	429a      	cmp	r2, r3
 80031ec:	d11a      	bne.n	8003224 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80031ee:	68fa      	ldr	r2, [r7, #12]
 80031f0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80031f4:	4013      	ands	r3, r2
 80031f6:	687a      	ldr	r2, [r7, #4]
 80031f8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80031fa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d111      	bne.n	8003224 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800320a:	085b      	lsrs	r3, r3, #1
 800320c:	3b01      	subs	r3, #1
 800320e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003210:	429a      	cmp	r2, r3
 8003212:	d107      	bne.n	8003224 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800321e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003220:	429a      	cmp	r2, r3
 8003222:	d001      	beq.n	8003228 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003224:	2301      	movs	r3, #1
 8003226:	e000      	b.n	800322a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003228:	2300      	movs	r3, #0
}
 800322a:	4618      	mov	r0, r3
 800322c:	3718      	adds	r7, #24
 800322e:	46bd      	mov	sp, r7
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	40023800 	.word	0x40023800

08003238 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003238:	b580      	push	{r7, lr}
 800323a:	b084      	sub	sp, #16
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d101      	bne.n	800324c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e0cc      	b.n	80033e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800324c:	4b68      	ldr	r3, [pc, #416]	; (80033f0 <HAL_RCC_ClockConfig+0x1b8>)
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	f003 030f 	and.w	r3, r3, #15
 8003254:	683a      	ldr	r2, [r7, #0]
 8003256:	429a      	cmp	r2, r3
 8003258:	d90c      	bls.n	8003274 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800325a:	4b65      	ldr	r3, [pc, #404]	; (80033f0 <HAL_RCC_ClockConfig+0x1b8>)
 800325c:	683a      	ldr	r2, [r7, #0]
 800325e:	b2d2      	uxtb	r2, r2
 8003260:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003262:	4b63      	ldr	r3, [pc, #396]	; (80033f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 030f 	and.w	r3, r3, #15
 800326a:	683a      	ldr	r2, [r7, #0]
 800326c:	429a      	cmp	r2, r3
 800326e:	d001      	beq.n	8003274 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003270:	2301      	movs	r3, #1
 8003272:	e0b8      	b.n	80033e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f003 0302 	and.w	r3, r3, #2
 800327c:	2b00      	cmp	r3, #0
 800327e:	d020      	beq.n	80032c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0304 	and.w	r3, r3, #4
 8003288:	2b00      	cmp	r3, #0
 800328a:	d005      	beq.n	8003298 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800328c:	4b59      	ldr	r3, [pc, #356]	; (80033f4 <HAL_RCC_ClockConfig+0x1bc>)
 800328e:	689b      	ldr	r3, [r3, #8]
 8003290:	4a58      	ldr	r2, [pc, #352]	; (80033f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003292:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003296:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	f003 0308 	and.w	r3, r3, #8
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d005      	beq.n	80032b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80032a4:	4b53      	ldr	r3, [pc, #332]	; (80033f4 <HAL_RCC_ClockConfig+0x1bc>)
 80032a6:	689b      	ldr	r3, [r3, #8]
 80032a8:	4a52      	ldr	r2, [pc, #328]	; (80033f4 <HAL_RCC_ClockConfig+0x1bc>)
 80032aa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80032ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032b0:	4b50      	ldr	r3, [pc, #320]	; (80033f4 <HAL_RCC_ClockConfig+0x1bc>)
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	689b      	ldr	r3, [r3, #8]
 80032bc:	494d      	ldr	r1, [pc, #308]	; (80033f4 <HAL_RCC_ClockConfig+0x1bc>)
 80032be:	4313      	orrs	r3, r2
 80032c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f003 0301 	and.w	r3, r3, #1
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d044      	beq.n	8003358 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	685b      	ldr	r3, [r3, #4]
 80032d2:	2b01      	cmp	r3, #1
 80032d4:	d107      	bne.n	80032e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80032d6:	4b47      	ldr	r3, [pc, #284]	; (80033f4 <HAL_RCC_ClockConfig+0x1bc>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d119      	bne.n	8003316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e07f      	b.n	80033e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	685b      	ldr	r3, [r3, #4]
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d003      	beq.n	80032f6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80032f2:	2b03      	cmp	r3, #3
 80032f4:	d107      	bne.n	8003306 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032f6:	4b3f      	ldr	r3, [pc, #252]	; (80033f4 <HAL_RCC_ClockConfig+0x1bc>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d109      	bne.n	8003316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e06f      	b.n	80033e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003306:	4b3b      	ldr	r3, [pc, #236]	; (80033f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d101      	bne.n	8003316 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e067      	b.n	80033e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003316:	4b37      	ldr	r3, [pc, #220]	; (80033f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	f023 0203 	bic.w	r2, r3, #3
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	4934      	ldr	r1, [pc, #208]	; (80033f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003324:	4313      	orrs	r3, r2
 8003326:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003328:	f7fe fdb4 	bl	8001e94 <HAL_GetTick>
 800332c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800332e:	e00a      	b.n	8003346 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003330:	f7fe fdb0 	bl	8001e94 <HAL_GetTick>
 8003334:	4602      	mov	r2, r0
 8003336:	68fb      	ldr	r3, [r7, #12]
 8003338:	1ad3      	subs	r3, r2, r3
 800333a:	f241 3288 	movw	r2, #5000	; 0x1388
 800333e:	4293      	cmp	r3, r2
 8003340:	d901      	bls.n	8003346 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003342:	2303      	movs	r3, #3
 8003344:	e04f      	b.n	80033e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003346:	4b2b      	ldr	r3, [pc, #172]	; (80033f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	f003 020c 	and.w	r2, r3, #12
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	009b      	lsls	r3, r3, #2
 8003354:	429a      	cmp	r2, r3
 8003356:	d1eb      	bne.n	8003330 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003358:	4b25      	ldr	r3, [pc, #148]	; (80033f0 <HAL_RCC_ClockConfig+0x1b8>)
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f003 030f 	and.w	r3, r3, #15
 8003360:	683a      	ldr	r2, [r7, #0]
 8003362:	429a      	cmp	r2, r3
 8003364:	d20c      	bcs.n	8003380 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003366:	4b22      	ldr	r3, [pc, #136]	; (80033f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003368:	683a      	ldr	r2, [r7, #0]
 800336a:	b2d2      	uxtb	r2, r2
 800336c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800336e:	4b20      	ldr	r3, [pc, #128]	; (80033f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 030f 	and.w	r3, r3, #15
 8003376:	683a      	ldr	r2, [r7, #0]
 8003378:	429a      	cmp	r2, r3
 800337a:	d001      	beq.n	8003380 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800337c:	2301      	movs	r3, #1
 800337e:	e032      	b.n	80033e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f003 0304 	and.w	r3, r3, #4
 8003388:	2b00      	cmp	r3, #0
 800338a:	d008      	beq.n	800339e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800338c:	4b19      	ldr	r3, [pc, #100]	; (80033f4 <HAL_RCC_ClockConfig+0x1bc>)
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	68db      	ldr	r3, [r3, #12]
 8003398:	4916      	ldr	r1, [pc, #88]	; (80033f4 <HAL_RCC_ClockConfig+0x1bc>)
 800339a:	4313      	orrs	r3, r2
 800339c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 0308 	and.w	r3, r3, #8
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d009      	beq.n	80033be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033aa:	4b12      	ldr	r3, [pc, #72]	; (80033f4 <HAL_RCC_ClockConfig+0x1bc>)
 80033ac:	689b      	ldr	r3, [r3, #8]
 80033ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	691b      	ldr	r3, [r3, #16]
 80033b6:	00db      	lsls	r3, r3, #3
 80033b8:	490e      	ldr	r1, [pc, #56]	; (80033f4 <HAL_RCC_ClockConfig+0x1bc>)
 80033ba:	4313      	orrs	r3, r2
 80033bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80033be:	f000 f821 	bl	8003404 <HAL_RCC_GetSysClockFreq>
 80033c2:	4602      	mov	r2, r0
 80033c4:	4b0b      	ldr	r3, [pc, #44]	; (80033f4 <HAL_RCC_ClockConfig+0x1bc>)
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	091b      	lsrs	r3, r3, #4
 80033ca:	f003 030f 	and.w	r3, r3, #15
 80033ce:	490a      	ldr	r1, [pc, #40]	; (80033f8 <HAL_RCC_ClockConfig+0x1c0>)
 80033d0:	5ccb      	ldrb	r3, [r1, r3]
 80033d2:	fa22 f303 	lsr.w	r3, r2, r3
 80033d6:	4a09      	ldr	r2, [pc, #36]	; (80033fc <HAL_RCC_ClockConfig+0x1c4>)
 80033d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80033da:	4b09      	ldr	r3, [pc, #36]	; (8003400 <HAL_RCC_ClockConfig+0x1c8>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4618      	mov	r0, r3
 80033e0:	f7fe fd14 	bl	8001e0c <HAL_InitTick>

  return HAL_OK;
 80033e4:	2300      	movs	r3, #0
}
 80033e6:	4618      	mov	r0, r3
 80033e8:	3710      	adds	r7, #16
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	40023c00 	.word	0x40023c00
 80033f4:	40023800 	.word	0x40023800
 80033f8:	0800ab04 	.word	0x0800ab04
 80033fc:	20000000 	.word	0x20000000
 8003400:	20000004 	.word	0x20000004

08003404 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003404:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003408:	b094      	sub	sp, #80	; 0x50
 800340a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800340c:	2300      	movs	r3, #0
 800340e:	647b      	str	r3, [r7, #68]	; 0x44
 8003410:	2300      	movs	r3, #0
 8003412:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003414:	2300      	movs	r3, #0
 8003416:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003418:	2300      	movs	r3, #0
 800341a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800341c:	4b79      	ldr	r3, [pc, #484]	; (8003604 <HAL_RCC_GetSysClockFreq+0x200>)
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	f003 030c 	and.w	r3, r3, #12
 8003424:	2b08      	cmp	r3, #8
 8003426:	d00d      	beq.n	8003444 <HAL_RCC_GetSysClockFreq+0x40>
 8003428:	2b08      	cmp	r3, #8
 800342a:	f200 80e1 	bhi.w	80035f0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800342e:	2b00      	cmp	r3, #0
 8003430:	d002      	beq.n	8003438 <HAL_RCC_GetSysClockFreq+0x34>
 8003432:	2b04      	cmp	r3, #4
 8003434:	d003      	beq.n	800343e <HAL_RCC_GetSysClockFreq+0x3a>
 8003436:	e0db      	b.n	80035f0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003438:	4b73      	ldr	r3, [pc, #460]	; (8003608 <HAL_RCC_GetSysClockFreq+0x204>)
 800343a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800343c:	e0db      	b.n	80035f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800343e:	4b73      	ldr	r3, [pc, #460]	; (800360c <HAL_RCC_GetSysClockFreq+0x208>)
 8003440:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003442:	e0d8      	b.n	80035f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003444:	4b6f      	ldr	r3, [pc, #444]	; (8003604 <HAL_RCC_GetSysClockFreq+0x200>)
 8003446:	685b      	ldr	r3, [r3, #4]
 8003448:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800344c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800344e:	4b6d      	ldr	r3, [pc, #436]	; (8003604 <HAL_RCC_GetSysClockFreq+0x200>)
 8003450:	685b      	ldr	r3, [r3, #4]
 8003452:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003456:	2b00      	cmp	r3, #0
 8003458:	d063      	beq.n	8003522 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800345a:	4b6a      	ldr	r3, [pc, #424]	; (8003604 <HAL_RCC_GetSysClockFreq+0x200>)
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	099b      	lsrs	r3, r3, #6
 8003460:	2200      	movs	r2, #0
 8003462:	63bb      	str	r3, [r7, #56]	; 0x38
 8003464:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003466:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003468:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800346c:	633b      	str	r3, [r7, #48]	; 0x30
 800346e:	2300      	movs	r3, #0
 8003470:	637b      	str	r3, [r7, #52]	; 0x34
 8003472:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003476:	4622      	mov	r2, r4
 8003478:	462b      	mov	r3, r5
 800347a:	f04f 0000 	mov.w	r0, #0
 800347e:	f04f 0100 	mov.w	r1, #0
 8003482:	0159      	lsls	r1, r3, #5
 8003484:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003488:	0150      	lsls	r0, r2, #5
 800348a:	4602      	mov	r2, r0
 800348c:	460b      	mov	r3, r1
 800348e:	4621      	mov	r1, r4
 8003490:	1a51      	subs	r1, r2, r1
 8003492:	6139      	str	r1, [r7, #16]
 8003494:	4629      	mov	r1, r5
 8003496:	eb63 0301 	sbc.w	r3, r3, r1
 800349a:	617b      	str	r3, [r7, #20]
 800349c:	f04f 0200 	mov.w	r2, #0
 80034a0:	f04f 0300 	mov.w	r3, #0
 80034a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80034a8:	4659      	mov	r1, fp
 80034aa:	018b      	lsls	r3, r1, #6
 80034ac:	4651      	mov	r1, sl
 80034ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80034b2:	4651      	mov	r1, sl
 80034b4:	018a      	lsls	r2, r1, #6
 80034b6:	4651      	mov	r1, sl
 80034b8:	ebb2 0801 	subs.w	r8, r2, r1
 80034bc:	4659      	mov	r1, fp
 80034be:	eb63 0901 	sbc.w	r9, r3, r1
 80034c2:	f04f 0200 	mov.w	r2, #0
 80034c6:	f04f 0300 	mov.w	r3, #0
 80034ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80034ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80034d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80034d6:	4690      	mov	r8, r2
 80034d8:	4699      	mov	r9, r3
 80034da:	4623      	mov	r3, r4
 80034dc:	eb18 0303 	adds.w	r3, r8, r3
 80034e0:	60bb      	str	r3, [r7, #8]
 80034e2:	462b      	mov	r3, r5
 80034e4:	eb49 0303 	adc.w	r3, r9, r3
 80034e8:	60fb      	str	r3, [r7, #12]
 80034ea:	f04f 0200 	mov.w	r2, #0
 80034ee:	f04f 0300 	mov.w	r3, #0
 80034f2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80034f6:	4629      	mov	r1, r5
 80034f8:	024b      	lsls	r3, r1, #9
 80034fa:	4621      	mov	r1, r4
 80034fc:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003500:	4621      	mov	r1, r4
 8003502:	024a      	lsls	r2, r1, #9
 8003504:	4610      	mov	r0, r2
 8003506:	4619      	mov	r1, r3
 8003508:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800350a:	2200      	movs	r2, #0
 800350c:	62bb      	str	r3, [r7, #40]	; 0x28
 800350e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003510:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003514:	f7fd fbc8 	bl	8000ca8 <__aeabi_uldivmod>
 8003518:	4602      	mov	r2, r0
 800351a:	460b      	mov	r3, r1
 800351c:	4613      	mov	r3, r2
 800351e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003520:	e058      	b.n	80035d4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003522:	4b38      	ldr	r3, [pc, #224]	; (8003604 <HAL_RCC_GetSysClockFreq+0x200>)
 8003524:	685b      	ldr	r3, [r3, #4]
 8003526:	099b      	lsrs	r3, r3, #6
 8003528:	2200      	movs	r2, #0
 800352a:	4618      	mov	r0, r3
 800352c:	4611      	mov	r1, r2
 800352e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003532:	623b      	str	r3, [r7, #32]
 8003534:	2300      	movs	r3, #0
 8003536:	627b      	str	r3, [r7, #36]	; 0x24
 8003538:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800353c:	4642      	mov	r2, r8
 800353e:	464b      	mov	r3, r9
 8003540:	f04f 0000 	mov.w	r0, #0
 8003544:	f04f 0100 	mov.w	r1, #0
 8003548:	0159      	lsls	r1, r3, #5
 800354a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800354e:	0150      	lsls	r0, r2, #5
 8003550:	4602      	mov	r2, r0
 8003552:	460b      	mov	r3, r1
 8003554:	4641      	mov	r1, r8
 8003556:	ebb2 0a01 	subs.w	sl, r2, r1
 800355a:	4649      	mov	r1, r9
 800355c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003560:	f04f 0200 	mov.w	r2, #0
 8003564:	f04f 0300 	mov.w	r3, #0
 8003568:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800356c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003570:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003574:	ebb2 040a 	subs.w	r4, r2, sl
 8003578:	eb63 050b 	sbc.w	r5, r3, fp
 800357c:	f04f 0200 	mov.w	r2, #0
 8003580:	f04f 0300 	mov.w	r3, #0
 8003584:	00eb      	lsls	r3, r5, #3
 8003586:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800358a:	00e2      	lsls	r2, r4, #3
 800358c:	4614      	mov	r4, r2
 800358e:	461d      	mov	r5, r3
 8003590:	4643      	mov	r3, r8
 8003592:	18e3      	adds	r3, r4, r3
 8003594:	603b      	str	r3, [r7, #0]
 8003596:	464b      	mov	r3, r9
 8003598:	eb45 0303 	adc.w	r3, r5, r3
 800359c:	607b      	str	r3, [r7, #4]
 800359e:	f04f 0200 	mov.w	r2, #0
 80035a2:	f04f 0300 	mov.w	r3, #0
 80035a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80035aa:	4629      	mov	r1, r5
 80035ac:	028b      	lsls	r3, r1, #10
 80035ae:	4621      	mov	r1, r4
 80035b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80035b4:	4621      	mov	r1, r4
 80035b6:	028a      	lsls	r2, r1, #10
 80035b8:	4610      	mov	r0, r2
 80035ba:	4619      	mov	r1, r3
 80035bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035be:	2200      	movs	r2, #0
 80035c0:	61bb      	str	r3, [r7, #24]
 80035c2:	61fa      	str	r2, [r7, #28]
 80035c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80035c8:	f7fd fb6e 	bl	8000ca8 <__aeabi_uldivmod>
 80035cc:	4602      	mov	r2, r0
 80035ce:	460b      	mov	r3, r1
 80035d0:	4613      	mov	r3, r2
 80035d2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80035d4:	4b0b      	ldr	r3, [pc, #44]	; (8003604 <HAL_RCC_GetSysClockFreq+0x200>)
 80035d6:	685b      	ldr	r3, [r3, #4]
 80035d8:	0c1b      	lsrs	r3, r3, #16
 80035da:	f003 0303 	and.w	r3, r3, #3
 80035de:	3301      	adds	r3, #1
 80035e0:	005b      	lsls	r3, r3, #1
 80035e2:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80035e4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80035e6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80035ec:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80035ee:	e002      	b.n	80035f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80035f0:	4b05      	ldr	r3, [pc, #20]	; (8003608 <HAL_RCC_GetSysClockFreq+0x204>)
 80035f2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80035f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035f6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3750      	adds	r7, #80	; 0x50
 80035fc:	46bd      	mov	sp, r7
 80035fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003602:	bf00      	nop
 8003604:	40023800 	.word	0x40023800
 8003608:	00f42400 	.word	0x00f42400
 800360c:	007a1200 	.word	0x007a1200

08003610 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003610:	b480      	push	{r7}
 8003612:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003614:	4b03      	ldr	r3, [pc, #12]	; (8003624 <HAL_RCC_GetHCLKFreq+0x14>)
 8003616:	681b      	ldr	r3, [r3, #0]
}
 8003618:	4618      	mov	r0, r3
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	20000000 	.word	0x20000000

08003628 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800362c:	f7ff fff0 	bl	8003610 <HAL_RCC_GetHCLKFreq>
 8003630:	4602      	mov	r2, r0
 8003632:	4b05      	ldr	r3, [pc, #20]	; (8003648 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	0a9b      	lsrs	r3, r3, #10
 8003638:	f003 0307 	and.w	r3, r3, #7
 800363c:	4903      	ldr	r1, [pc, #12]	; (800364c <HAL_RCC_GetPCLK1Freq+0x24>)
 800363e:	5ccb      	ldrb	r3, [r1, r3]
 8003640:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003644:	4618      	mov	r0, r3
 8003646:	bd80      	pop	{r7, pc}
 8003648:	40023800 	.word	0x40023800
 800364c:	0800ab14 	.word	0x0800ab14

08003650 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003654:	f7ff ffdc 	bl	8003610 <HAL_RCC_GetHCLKFreq>
 8003658:	4602      	mov	r2, r0
 800365a:	4b05      	ldr	r3, [pc, #20]	; (8003670 <HAL_RCC_GetPCLK2Freq+0x20>)
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	0b5b      	lsrs	r3, r3, #13
 8003660:	f003 0307 	and.w	r3, r3, #7
 8003664:	4903      	ldr	r1, [pc, #12]	; (8003674 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003666:	5ccb      	ldrb	r3, [r1, r3]
 8003668:	fa22 f303 	lsr.w	r3, r2, r3
}
 800366c:	4618      	mov	r0, r3
 800366e:	bd80      	pop	{r7, pc}
 8003670:	40023800 	.word	0x40023800
 8003674:	0800ab14 	.word	0x0800ab14

08003678 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b082      	sub	sp, #8
 800367c:	af00      	add	r7, sp, #0
 800367e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d101      	bne.n	800368a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003686:	2301      	movs	r3, #1
 8003688:	e041      	b.n	800370e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003690:	b2db      	uxtb	r3, r3
 8003692:	2b00      	cmp	r3, #0
 8003694:	d106      	bne.n	80036a4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2200      	movs	r2, #0
 800369a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f7fe fa0a 	bl	8001ab8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	2202      	movs	r2, #2
 80036a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681a      	ldr	r2, [r3, #0]
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	3304      	adds	r3, #4
 80036b4:	4619      	mov	r1, r3
 80036b6:	4610      	mov	r0, r2
 80036b8:	f000 ffe2 	bl	8004680 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	2201      	movs	r2, #1
 80036c0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	2201      	movs	r2, #1
 80036c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2201      	movs	r2, #1
 80036d0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2201      	movs	r2, #1
 80036d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2201      	movs	r2, #1
 80036e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2201      	movs	r2, #1
 80036e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2201      	movs	r2, #1
 8003700:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2201      	movs	r2, #1
 8003708:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	3708      	adds	r7, #8
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}
	...

08003718 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003718:	b480      	push	{r7}
 800371a:	b085      	sub	sp, #20
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003726:	b2db      	uxtb	r3, r3
 8003728:	2b01      	cmp	r3, #1
 800372a:	d001      	beq.n	8003730 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e04e      	b.n	80037ce <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	2202      	movs	r2, #2
 8003734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	68da      	ldr	r2, [r3, #12]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f042 0201 	orr.w	r2, r2, #1
 8003746:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a23      	ldr	r2, [pc, #140]	; (80037dc <HAL_TIM_Base_Start_IT+0xc4>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d022      	beq.n	8003798 <HAL_TIM_Base_Start_IT+0x80>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800375a:	d01d      	beq.n	8003798 <HAL_TIM_Base_Start_IT+0x80>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4a1f      	ldr	r2, [pc, #124]	; (80037e0 <HAL_TIM_Base_Start_IT+0xc8>)
 8003762:	4293      	cmp	r3, r2
 8003764:	d018      	beq.n	8003798 <HAL_TIM_Base_Start_IT+0x80>
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a1e      	ldr	r2, [pc, #120]	; (80037e4 <HAL_TIM_Base_Start_IT+0xcc>)
 800376c:	4293      	cmp	r3, r2
 800376e:	d013      	beq.n	8003798 <HAL_TIM_Base_Start_IT+0x80>
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	4a1c      	ldr	r2, [pc, #112]	; (80037e8 <HAL_TIM_Base_Start_IT+0xd0>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d00e      	beq.n	8003798 <HAL_TIM_Base_Start_IT+0x80>
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4a1b      	ldr	r2, [pc, #108]	; (80037ec <HAL_TIM_Base_Start_IT+0xd4>)
 8003780:	4293      	cmp	r3, r2
 8003782:	d009      	beq.n	8003798 <HAL_TIM_Base_Start_IT+0x80>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4a19      	ldr	r2, [pc, #100]	; (80037f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800378a:	4293      	cmp	r3, r2
 800378c:	d004      	beq.n	8003798 <HAL_TIM_Base_Start_IT+0x80>
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	4a18      	ldr	r2, [pc, #96]	; (80037f4 <HAL_TIM_Base_Start_IT+0xdc>)
 8003794:	4293      	cmp	r3, r2
 8003796:	d111      	bne.n	80037bc <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	f003 0307 	and.w	r3, r3, #7
 80037a2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2b06      	cmp	r3, #6
 80037a8:	d010      	beq.n	80037cc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f042 0201 	orr.w	r2, r2, #1
 80037b8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037ba:	e007      	b.n	80037cc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	681a      	ldr	r2, [r3, #0]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f042 0201 	orr.w	r2, r2, #1
 80037ca:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037cc:	2300      	movs	r3, #0
}
 80037ce:	4618      	mov	r0, r3
 80037d0:	3714      	adds	r7, #20
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop
 80037dc:	40010000 	.word	0x40010000
 80037e0:	40000400 	.word	0x40000400
 80037e4:	40000800 	.word	0x40000800
 80037e8:	40000c00 	.word	0x40000c00
 80037ec:	40010400 	.word	0x40010400
 80037f0:	40014000 	.word	0x40014000
 80037f4:	40001800 	.word	0x40001800

080037f8 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2b00      	cmp	r3, #0
 8003804:	d101      	bne.n	800380a <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003806:	2301      	movs	r3, #1
 8003808:	e041      	b.n	800388e <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003810:	b2db      	uxtb	r3, r3
 8003812:	2b00      	cmp	r3, #0
 8003814:	d106      	bne.n	8003824 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f000 f839 	bl	8003896 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	2202      	movs	r2, #2
 8003828:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681a      	ldr	r2, [r3, #0]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	3304      	adds	r3, #4
 8003834:	4619      	mov	r1, r3
 8003836:	4610      	mov	r0, r2
 8003838:	f000 ff22 	bl	8004680 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2201      	movs	r2, #1
 8003840:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	2201      	movs	r2, #1
 8003848:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	2201      	movs	r2, #1
 8003858:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	2201      	movs	r2, #1
 8003860:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	2201      	movs	r2, #1
 8003868:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	2201      	movs	r2, #1
 8003870:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2201      	movs	r2, #1
 8003878:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2201      	movs	r2, #1
 8003880:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2201      	movs	r2, #1
 8003888:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800388c:	2300      	movs	r3, #0
}
 800388e:	4618      	mov	r0, r3
 8003890:	3708      	adds	r7, #8
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}

08003896 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003896:	b480      	push	{r7}
 8003898:	b083      	sub	sp, #12
 800389a:	af00      	add	r7, sp, #0
 800389c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800389e:	bf00      	nop
 80038a0:	370c      	adds	r7, #12
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
	...

080038ac <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80038b6:	2300      	movs	r3, #0
 80038b8:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80038ba:	683b      	ldr	r3, [r7, #0]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d109      	bne.n	80038d4 <HAL_TIM_OC_Start_IT+0x28>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80038c6:	b2db      	uxtb	r3, r3
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	bf14      	ite	ne
 80038cc:	2301      	movne	r3, #1
 80038ce:	2300      	moveq	r3, #0
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	e022      	b.n	800391a <HAL_TIM_OC_Start_IT+0x6e>
 80038d4:	683b      	ldr	r3, [r7, #0]
 80038d6:	2b04      	cmp	r3, #4
 80038d8:	d109      	bne.n	80038ee <HAL_TIM_OC_Start_IT+0x42>
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80038e0:	b2db      	uxtb	r3, r3
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	bf14      	ite	ne
 80038e6:	2301      	movne	r3, #1
 80038e8:	2300      	moveq	r3, #0
 80038ea:	b2db      	uxtb	r3, r3
 80038ec:	e015      	b.n	800391a <HAL_TIM_OC_Start_IT+0x6e>
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	2b08      	cmp	r3, #8
 80038f2:	d109      	bne.n	8003908 <HAL_TIM_OC_Start_IT+0x5c>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	2b01      	cmp	r3, #1
 80038fe:	bf14      	ite	ne
 8003900:	2301      	movne	r3, #1
 8003902:	2300      	moveq	r3, #0
 8003904:	b2db      	uxtb	r3, r3
 8003906:	e008      	b.n	800391a <HAL_TIM_OC_Start_IT+0x6e>
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800390e:	b2db      	uxtb	r3, r3
 8003910:	2b01      	cmp	r3, #1
 8003912:	bf14      	ite	ne
 8003914:	2301      	movne	r3, #1
 8003916:	2300      	moveq	r3, #0
 8003918:	b2db      	uxtb	r3, r3
 800391a:	2b00      	cmp	r3, #0
 800391c:	d001      	beq.n	8003922 <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	e0c7      	b.n	8003ab2 <HAL_TIM_OC_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003922:	683b      	ldr	r3, [r7, #0]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d104      	bne.n	8003932 <HAL_TIM_OC_Start_IT+0x86>
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2202      	movs	r2, #2
 800392c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003930:	e013      	b.n	800395a <HAL_TIM_OC_Start_IT+0xae>
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	2b04      	cmp	r3, #4
 8003936:	d104      	bne.n	8003942 <HAL_TIM_OC_Start_IT+0x96>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2202      	movs	r2, #2
 800393c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003940:	e00b      	b.n	800395a <HAL_TIM_OC_Start_IT+0xae>
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	2b08      	cmp	r3, #8
 8003946:	d104      	bne.n	8003952 <HAL_TIM_OC_Start_IT+0xa6>
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2202      	movs	r2, #2
 800394c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003950:	e003      	b.n	800395a <HAL_TIM_OC_Start_IT+0xae>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2202      	movs	r2, #2
 8003956:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	2b0c      	cmp	r3, #12
 800395e:	d841      	bhi.n	80039e4 <HAL_TIM_OC_Start_IT+0x138>
 8003960:	a201      	add	r2, pc, #4	; (adr r2, 8003968 <HAL_TIM_OC_Start_IT+0xbc>)
 8003962:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003966:	bf00      	nop
 8003968:	0800399d 	.word	0x0800399d
 800396c:	080039e5 	.word	0x080039e5
 8003970:	080039e5 	.word	0x080039e5
 8003974:	080039e5 	.word	0x080039e5
 8003978:	080039af 	.word	0x080039af
 800397c:	080039e5 	.word	0x080039e5
 8003980:	080039e5 	.word	0x080039e5
 8003984:	080039e5 	.word	0x080039e5
 8003988:	080039c1 	.word	0x080039c1
 800398c:	080039e5 	.word	0x080039e5
 8003990:	080039e5 	.word	0x080039e5
 8003994:	080039e5 	.word	0x080039e5
 8003998:	080039d3 	.word	0x080039d3
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	68da      	ldr	r2, [r3, #12]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f042 0202 	orr.w	r2, r2, #2
 80039aa:	60da      	str	r2, [r3, #12]
      break;
 80039ac:	e01d      	b.n	80039ea <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	68da      	ldr	r2, [r3, #12]
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f042 0204 	orr.w	r2, r2, #4
 80039bc:	60da      	str	r2, [r3, #12]
      break;
 80039be:	e014      	b.n	80039ea <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	68da      	ldr	r2, [r3, #12]
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	f042 0208 	orr.w	r2, r2, #8
 80039ce:	60da      	str	r2, [r3, #12]
      break;
 80039d0:	e00b      	b.n	80039ea <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	68da      	ldr	r2, [r3, #12]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f042 0210 	orr.w	r2, r2, #16
 80039e0:	60da      	str	r2, [r3, #12]
      break;
 80039e2:	e002      	b.n	80039ea <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80039e4:	2301      	movs	r3, #1
 80039e6:	73fb      	strb	r3, [r7, #15]
      break;
 80039e8:	bf00      	nop
  }

  if (status == HAL_OK)
 80039ea:	7bfb      	ldrb	r3, [r7, #15]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d15f      	bne.n	8003ab0 <HAL_TIM_OC_Start_IT+0x204>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2201      	movs	r2, #1
 80039f6:	6839      	ldr	r1, [r7, #0]
 80039f8:	4618      	mov	r0, r3
 80039fa:	f001 fa55 	bl	8004ea8 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a2e      	ldr	r2, [pc, #184]	; (8003abc <HAL_TIM_OC_Start_IT+0x210>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d004      	beq.n	8003a12 <HAL_TIM_OC_Start_IT+0x166>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a2c      	ldr	r2, [pc, #176]	; (8003ac0 <HAL_TIM_OC_Start_IT+0x214>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d101      	bne.n	8003a16 <HAL_TIM_OC_Start_IT+0x16a>
 8003a12:	2301      	movs	r3, #1
 8003a14:	e000      	b.n	8003a18 <HAL_TIM_OC_Start_IT+0x16c>
 8003a16:	2300      	movs	r3, #0
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d007      	beq.n	8003a2c <HAL_TIM_OC_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003a2a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	4a22      	ldr	r2, [pc, #136]	; (8003abc <HAL_TIM_OC_Start_IT+0x210>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d022      	beq.n	8003a7c <HAL_TIM_OC_Start_IT+0x1d0>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a3e:	d01d      	beq.n	8003a7c <HAL_TIM_OC_Start_IT+0x1d0>
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	4a1f      	ldr	r2, [pc, #124]	; (8003ac4 <HAL_TIM_OC_Start_IT+0x218>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d018      	beq.n	8003a7c <HAL_TIM_OC_Start_IT+0x1d0>
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	4a1e      	ldr	r2, [pc, #120]	; (8003ac8 <HAL_TIM_OC_Start_IT+0x21c>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d013      	beq.n	8003a7c <HAL_TIM_OC_Start_IT+0x1d0>
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	4a1c      	ldr	r2, [pc, #112]	; (8003acc <HAL_TIM_OC_Start_IT+0x220>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d00e      	beq.n	8003a7c <HAL_TIM_OC_Start_IT+0x1d0>
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4a17      	ldr	r2, [pc, #92]	; (8003ac0 <HAL_TIM_OC_Start_IT+0x214>)
 8003a64:	4293      	cmp	r3, r2
 8003a66:	d009      	beq.n	8003a7c <HAL_TIM_OC_Start_IT+0x1d0>
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a18      	ldr	r2, [pc, #96]	; (8003ad0 <HAL_TIM_OC_Start_IT+0x224>)
 8003a6e:	4293      	cmp	r3, r2
 8003a70:	d004      	beq.n	8003a7c <HAL_TIM_OC_Start_IT+0x1d0>
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a17      	ldr	r2, [pc, #92]	; (8003ad4 <HAL_TIM_OC_Start_IT+0x228>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d111      	bne.n	8003aa0 <HAL_TIM_OC_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	689b      	ldr	r3, [r3, #8]
 8003a82:	f003 0307 	and.w	r3, r3, #7
 8003a86:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	2b06      	cmp	r3, #6
 8003a8c:	d010      	beq.n	8003ab0 <HAL_TIM_OC_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	681a      	ldr	r2, [r3, #0]
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f042 0201 	orr.w	r2, r2, #1
 8003a9c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a9e:	e007      	b.n	8003ab0 <HAL_TIM_OC_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f042 0201 	orr.w	r2, r2, #1
 8003aae:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8003ab0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	3710      	adds	r7, #16
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}
 8003aba:	bf00      	nop
 8003abc:	40010000 	.word	0x40010000
 8003ac0:	40010400 	.word	0x40010400
 8003ac4:	40000400 	.word	0x40000400
 8003ac8:	40000800 	.word	0x40000800
 8003acc:	40000c00 	.word	0x40000c00
 8003ad0:	40014000 	.word	0x40014000
 8003ad4:	40001800 	.word	0x40001800

08003ad8 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	b082      	sub	sp, #8
 8003adc:	af00      	add	r7, sp, #0
 8003ade:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d101      	bne.n	8003aea <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e041      	b.n	8003b6e <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003af0:	b2db      	uxtb	r3, r3
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d106      	bne.n	8003b04 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8003afe:	6878      	ldr	r0, [r7, #4]
 8003b00:	f000 f839 	bl	8003b76 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	2202      	movs	r2, #2
 8003b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	3304      	adds	r3, #4
 8003b14:	4619      	mov	r1, r3
 8003b16:	4610      	mov	r0, r2
 8003b18:	f000 fdb2 	bl	8004680 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	2201      	movs	r2, #1
 8003b20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	2201      	movs	r2, #1
 8003b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	2201      	movs	r2, #1
 8003b30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2201      	movs	r2, #1
 8003b40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	2201      	movs	r2, #1
 8003b50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	2201      	movs	r2, #1
 8003b58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	2201      	movs	r2, #1
 8003b60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	2201      	movs	r2, #1
 8003b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003b6c:	2300      	movs	r3, #0
}
 8003b6e:	4618      	mov	r0, r3
 8003b70:	3708      	adds	r7, #8
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}

08003b76 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8003b76:	b480      	push	{r7}
 8003b78:	b083      	sub	sp, #12
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8003b7e:	bf00      	nop
 8003b80:	370c      	adds	r7, #12
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr
	...

08003b8c <HAL_TIM_IC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from TIM peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b086      	sub	sp, #24
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	60f8      	str	r0, [r7, #12]
 8003b94:	60b9      	str	r1, [r7, #8]
 8003b96:	607a      	str	r2, [r7, #4]
 8003b98:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8003b9e:	68bb      	ldr	r3, [r7, #8]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d104      	bne.n	8003bae <HAL_TIM_IC_Start_DMA+0x22>
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	e013      	b.n	8003bd6 <HAL_TIM_IC_Start_DMA+0x4a>
 8003bae:	68bb      	ldr	r3, [r7, #8]
 8003bb0:	2b04      	cmp	r3, #4
 8003bb2:	d104      	bne.n	8003bbe <HAL_TIM_IC_Start_DMA+0x32>
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	e00b      	b.n	8003bd6 <HAL_TIM_IC_Start_DMA+0x4a>
 8003bbe:	68bb      	ldr	r3, [r7, #8]
 8003bc0:	2b08      	cmp	r3, #8
 8003bc2:	d104      	bne.n	8003bce <HAL_TIM_IC_Start_DMA+0x42>
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	e003      	b.n	8003bd6 <HAL_TIM_IC_Start_DMA+0x4a>
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	75bb      	strb	r3, [r7, #22]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d104      	bne.n	8003be8 <HAL_TIM_IC_Start_DMA+0x5c>
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003be4:	b2db      	uxtb	r3, r3
 8003be6:	e013      	b.n	8003c10 <HAL_TIM_IC_Start_DMA+0x84>
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	2b04      	cmp	r3, #4
 8003bec:	d104      	bne.n	8003bf8 <HAL_TIM_IC_Start_DMA+0x6c>
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	e00b      	b.n	8003c10 <HAL_TIM_IC_Start_DMA+0x84>
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	2b08      	cmp	r3, #8
 8003bfc:	d104      	bne.n	8003c08 <HAL_TIM_IC_Start_DMA+0x7c>
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	e003      	b.n	8003c10 <HAL_TIM_IC_Start_DMA+0x84>
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003c0e:	b2db      	uxtb	r3, r3
 8003c10:	757b      	strb	r3, [r7, #21]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
  assert_param(IS_TIM_DMA_CC_INSTANCE(htim->Instance));

  /* Set the TIM channel state */
  if ((channel_state == HAL_TIM_CHANNEL_STATE_BUSY)
 8003c12:	7dbb      	ldrb	r3, [r7, #22]
 8003c14:	2b02      	cmp	r3, #2
 8003c16:	d002      	beq.n	8003c1e <HAL_TIM_IC_Start_DMA+0x92>
      || (complementary_channel_state == HAL_TIM_CHANNEL_STATE_BUSY))
 8003c18:	7d7b      	ldrb	r3, [r7, #21]
 8003c1a:	2b02      	cmp	r3, #2
 8003c1c:	d101      	bne.n	8003c22 <HAL_TIM_IC_Start_DMA+0x96>
  {
    return HAL_BUSY;
 8003c1e:	2302      	movs	r3, #2
 8003c20:	e146      	b.n	8003eb0 <HAL_TIM_IC_Start_DMA+0x324>
  }
  else if ((channel_state == HAL_TIM_CHANNEL_STATE_READY)
 8003c22:	7dbb      	ldrb	r3, [r7, #22]
 8003c24:	2b01      	cmp	r3, #1
 8003c26:	d143      	bne.n	8003cb0 <HAL_TIM_IC_Start_DMA+0x124>
           && (complementary_channel_state == HAL_TIM_CHANNEL_STATE_READY))
 8003c28:	7d7b      	ldrb	r3, [r7, #21]
 8003c2a:	2b01      	cmp	r3, #1
 8003c2c:	d140      	bne.n	8003cb0 <HAL_TIM_IC_Start_DMA+0x124>
  {
    if ((pData == NULL) && (Length > 0U))
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d104      	bne.n	8003c3e <HAL_TIM_IC_Start_DMA+0xb2>
 8003c34:	887b      	ldrh	r3, [r7, #2]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d001      	beq.n	8003c3e <HAL_TIM_IC_Start_DMA+0xb2>
    {
      return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
 8003c3c:	e138      	b.n	8003eb0 <HAL_TIM_IC_Start_DMA+0x324>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c3e:	68bb      	ldr	r3, [r7, #8]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d104      	bne.n	8003c4e <HAL_TIM_IC_Start_DMA+0xc2>
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2202      	movs	r2, #2
 8003c48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c4c:	e013      	b.n	8003c76 <HAL_TIM_IC_Start_DMA+0xea>
 8003c4e:	68bb      	ldr	r3, [r7, #8]
 8003c50:	2b04      	cmp	r3, #4
 8003c52:	d104      	bne.n	8003c5e <HAL_TIM_IC_Start_DMA+0xd2>
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2202      	movs	r2, #2
 8003c58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c5c:	e00b      	b.n	8003c76 <HAL_TIM_IC_Start_DMA+0xea>
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	2b08      	cmp	r3, #8
 8003c62:	d104      	bne.n	8003c6e <HAL_TIM_IC_Start_DMA+0xe2>
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2202      	movs	r2, #2
 8003c68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c6c:	e003      	b.n	8003c76 <HAL_TIM_IC_Start_DMA+0xea>
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2202      	movs	r2, #2
 8003c72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c76:	68bb      	ldr	r3, [r7, #8]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d104      	bne.n	8003c86 <HAL_TIM_IC_Start_DMA+0xfa>
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2202      	movs	r2, #2
 8003c80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    if ((pData == NULL) && (Length > 0U))
 8003c84:	e016      	b.n	8003cb4 <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c86:	68bb      	ldr	r3, [r7, #8]
 8003c88:	2b04      	cmp	r3, #4
 8003c8a:	d104      	bne.n	8003c96 <HAL_TIM_IC_Start_DMA+0x10a>
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2202      	movs	r2, #2
 8003c90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    if ((pData == NULL) && (Length > 0U))
 8003c94:	e00e      	b.n	8003cb4 <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c96:	68bb      	ldr	r3, [r7, #8]
 8003c98:	2b08      	cmp	r3, #8
 8003c9a:	d104      	bne.n	8003ca6 <HAL_TIM_IC_Start_DMA+0x11a>
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2202      	movs	r2, #2
 8003ca0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    if ((pData == NULL) && (Length > 0U))
 8003ca4:	e006      	b.n	8003cb4 <HAL_TIM_IC_Start_DMA+0x128>
      TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2202      	movs	r2, #2
 8003caa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    if ((pData == NULL) && (Length > 0U))
 8003cae:	e001      	b.n	8003cb4 <HAL_TIM_IC_Start_DMA+0x128>
    }
  }
  else
  {
    return HAL_ERROR;
 8003cb0:	2301      	movs	r3, #1
 8003cb2:	e0fd      	b.n	8003eb0 <HAL_TIM_IC_Start_DMA+0x324>
  }

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	2201      	movs	r2, #1
 8003cba:	68b9      	ldr	r1, [r7, #8]
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f001 f8f3 	bl	8004ea8 <TIM_CCxChannelCmd>

  switch (Channel)
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	2b0c      	cmp	r3, #12
 8003cc6:	f200 80ad 	bhi.w	8003e24 <HAL_TIM_IC_Start_DMA+0x298>
 8003cca:	a201      	add	r2, pc, #4	; (adr r2, 8003cd0 <HAL_TIM_IC_Start_DMA+0x144>)
 8003ccc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cd0:	08003d05 	.word	0x08003d05
 8003cd4:	08003e25 	.word	0x08003e25
 8003cd8:	08003e25 	.word	0x08003e25
 8003cdc:	08003e25 	.word	0x08003e25
 8003ce0:	08003d4d 	.word	0x08003d4d
 8003ce4:	08003e25 	.word	0x08003e25
 8003ce8:	08003e25 	.word	0x08003e25
 8003cec:	08003e25 	.word	0x08003e25
 8003cf0:	08003d95 	.word	0x08003d95
 8003cf4:	08003e25 	.word	0x08003e25
 8003cf8:	08003e25 	.word	0x08003e25
 8003cfc:	08003e25 	.word	0x08003e25
 8003d00:	08003ddd 	.word	0x08003ddd
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMACaptureCplt;
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d08:	4a6b      	ldr	r2, [pc, #428]	; (8003eb8 <HAL_TIM_IC_Start_DMA+0x32c>)
 8003d0a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d10:	4a6a      	ldr	r2, [pc, #424]	; (8003ebc <HAL_TIM_IC_Start_DMA+0x330>)
 8003d12:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d18:	4a69      	ldr	r2, [pc, #420]	; (8003ec0 <HAL_TIM_IC_Start_DMA+0x334>)
 8003d1a:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)&htim->Instance->CCR1, (uint32_t)pData,
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	3334      	adds	r3, #52	; 0x34
 8003d26:	4619      	mov	r1, r3
 8003d28:	687a      	ldr	r2, [r7, #4]
 8003d2a:	887b      	ldrh	r3, [r7, #2]
 8003d2c:	f7fe faa2 	bl	8002274 <HAL_DMA_Start_IT>
 8003d30:	4603      	mov	r3, r0
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d001      	beq.n	8003d3a <HAL_TIM_IC_Start_DMA+0x1ae>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e0ba      	b.n	8003eb0 <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	68da      	ldr	r2, [r3, #12]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003d48:	60da      	str	r2, [r3, #12]
      break;
 8003d4a:	e06e      	b.n	8003e2a <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMACaptureCplt;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d50:	4a59      	ldr	r2, [pc, #356]	; (8003eb8 <HAL_TIM_IC_Start_DMA+0x32c>)
 8003d52:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d58:	4a58      	ldr	r2, [pc, #352]	; (8003ebc <HAL_TIM_IC_Start_DMA+0x330>)
 8003d5a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d60:	4a57      	ldr	r2, [pc, #348]	; (8003ec0 <HAL_TIM_IC_Start_DMA+0x334>)
 8003d62:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)&htim->Instance->CCR2, (uint32_t)pData,
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	3338      	adds	r3, #56	; 0x38
 8003d6e:	4619      	mov	r1, r3
 8003d70:	687a      	ldr	r2, [r7, #4]
 8003d72:	887b      	ldrh	r3, [r7, #2]
 8003d74:	f7fe fa7e 	bl	8002274 <HAL_DMA_Start_IT>
 8003d78:	4603      	mov	r3, r0
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d001      	beq.n	8003d82 <HAL_TIM_IC_Start_DMA+0x1f6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003d7e:	2301      	movs	r3, #1
 8003d80:	e096      	b.n	8003eb0 <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 2  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	68da      	ldr	r2, [r3, #12]
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003d90:	60da      	str	r2, [r3, #12]
      break;
 8003d92:	e04a      	b.n	8003e2a <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMACaptureCplt;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d98:	4a47      	ldr	r2, [pc, #284]	; (8003eb8 <HAL_TIM_IC_Start_DMA+0x32c>)
 8003d9a:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da0:	4a46      	ldr	r2, [pc, #280]	; (8003ebc <HAL_TIM_IC_Start_DMA+0x330>)
 8003da2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da8:	4a45      	ldr	r2, [pc, #276]	; (8003ec0 <HAL_TIM_IC_Start_DMA+0x334>)
 8003daa:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)&htim->Instance->CCR3, (uint32_t)pData,
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	333c      	adds	r3, #60	; 0x3c
 8003db6:	4619      	mov	r1, r3
 8003db8:	687a      	ldr	r2, [r7, #4]
 8003dba:	887b      	ldrh	r3, [r7, #2]
 8003dbc:	f7fe fa5a 	bl	8002274 <HAL_DMA_Start_IT>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <HAL_TIM_IC_Start_DMA+0x23e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e072      	b.n	8003eb0 <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 3  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	68da      	ldr	r2, [r3, #12]
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003dd8:	60da      	str	r2, [r3, #12]
      break;
 8003dda:	e026      	b.n	8003e2a <HAL_TIM_IC_Start_DMA+0x29e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA capture callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMACaptureCplt;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de0:	4a35      	ldr	r2, [pc, #212]	; (8003eb8 <HAL_TIM_IC_Start_DMA+0x32c>)
 8003de2:	63da      	str	r2, [r3, #60]	; 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMACaptureHalfCplt;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003de8:	4a34      	ldr	r2, [pc, #208]	; (8003ebc <HAL_TIM_IC_Start_DMA+0x330>)
 8003dea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003df0:	4a33      	ldr	r2, [pc, #204]	; (8003ec0 <HAL_TIM_IC_Start_DMA+0x334>)
 8003df2:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)&htim->Instance->CCR4, (uint32_t)pData,
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	3340      	adds	r3, #64	; 0x40
 8003dfe:	4619      	mov	r1, r3
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	887b      	ldrh	r3, [r7, #2]
 8003e04:	f7fe fa36 	bl	8002274 <HAL_DMA_Start_IT>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d001      	beq.n	8003e12 <HAL_TIM_IC_Start_DMA+0x286>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	e04e      	b.n	8003eb0 <HAL_TIM_IC_Start_DMA+0x324>
      }
      /* Enable the TIM Capture/Compare 4  DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	68da      	ldr	r2, [r3, #12]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003e20:	60da      	str	r2, [r3, #12]
      break;
 8003e22:	e002      	b.n	8003e2a <HAL_TIM_IC_Start_DMA+0x29e>
    }

    default:
      status = HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	75fb      	strb	r3, [r7, #23]
      break;
 8003e28:	bf00      	nop
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a25      	ldr	r2, [pc, #148]	; (8003ec4 <HAL_TIM_IC_Start_DMA+0x338>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d022      	beq.n	8003e7a <HAL_TIM_IC_Start_DMA+0x2ee>
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e3c:	d01d      	beq.n	8003e7a <HAL_TIM_IC_Start_DMA+0x2ee>
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a21      	ldr	r2, [pc, #132]	; (8003ec8 <HAL_TIM_IC_Start_DMA+0x33c>)
 8003e44:	4293      	cmp	r3, r2
 8003e46:	d018      	beq.n	8003e7a <HAL_TIM_IC_Start_DMA+0x2ee>
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a1f      	ldr	r2, [pc, #124]	; (8003ecc <HAL_TIM_IC_Start_DMA+0x340>)
 8003e4e:	4293      	cmp	r3, r2
 8003e50:	d013      	beq.n	8003e7a <HAL_TIM_IC_Start_DMA+0x2ee>
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4a1e      	ldr	r2, [pc, #120]	; (8003ed0 <HAL_TIM_IC_Start_DMA+0x344>)
 8003e58:	4293      	cmp	r3, r2
 8003e5a:	d00e      	beq.n	8003e7a <HAL_TIM_IC_Start_DMA+0x2ee>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	4a1c      	ldr	r2, [pc, #112]	; (8003ed4 <HAL_TIM_IC_Start_DMA+0x348>)
 8003e62:	4293      	cmp	r3, r2
 8003e64:	d009      	beq.n	8003e7a <HAL_TIM_IC_Start_DMA+0x2ee>
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	4a1b      	ldr	r2, [pc, #108]	; (8003ed8 <HAL_TIM_IC_Start_DMA+0x34c>)
 8003e6c:	4293      	cmp	r3, r2
 8003e6e:	d004      	beq.n	8003e7a <HAL_TIM_IC_Start_DMA+0x2ee>
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a19      	ldr	r2, [pc, #100]	; (8003edc <HAL_TIM_IC_Start_DMA+0x350>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d111      	bne.n	8003e9e <HAL_TIM_IC_Start_DMA+0x312>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	689b      	ldr	r3, [r3, #8]
 8003e80:	f003 0307 	and.w	r3, r3, #7
 8003e84:	613b      	str	r3, [r7, #16]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	2b06      	cmp	r3, #6
 8003e8a:	d010      	beq.n	8003eae <HAL_TIM_IC_Start_DMA+0x322>
    {
      __HAL_TIM_ENABLE(htim);
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	681a      	ldr	r2, [r3, #0]
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f042 0201 	orr.w	r2, r2, #1
 8003e9a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e9c:	e007      	b.n	8003eae <HAL_TIM_IC_Start_DMA+0x322>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	681a      	ldr	r2, [r3, #0]
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f042 0201 	orr.w	r2, r2, #1
 8003eac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003eae:	7dfb      	ldrb	r3, [r7, #23]
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3718      	adds	r7, #24
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	08004551 	.word	0x08004551
 8003ebc:	08004619 	.word	0x08004619
 8003ec0:	080044bf 	.word	0x080044bf
 8003ec4:	40010000 	.word	0x40010000
 8003ec8:	40000400 	.word	0x40000400
 8003ecc:	40000800 	.word	0x40000800
 8003ed0:	40000c00 	.word	0x40000c00
 8003ed4:	40010400 	.word	0x40010400
 8003ed8:	40014000 	.word	0x40014000
 8003edc:	40001800 	.word	0x40001800

08003ee0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b082      	sub	sp, #8
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	691b      	ldr	r3, [r3, #16]
 8003eee:	f003 0302 	and.w	r3, r3, #2
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	d122      	bne.n	8003f3c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	68db      	ldr	r3, [r3, #12]
 8003efc:	f003 0302 	and.w	r3, r3, #2
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d11b      	bne.n	8003f3c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f06f 0202 	mvn.w	r2, #2
 8003f0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2201      	movs	r2, #1
 8003f12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	699b      	ldr	r3, [r3, #24]
 8003f1a:	f003 0303 	and.w	r3, r3, #3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d003      	beq.n	8003f2a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003f22:	6878      	ldr	r0, [r7, #4]
 8003f24:	f7fd fad0 	bl	80014c8 <HAL_TIM_IC_CaptureCallback>
 8003f28:	e005      	b.n	8003f36 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f2a:	6878      	ldr	r0, [r7, #4]
 8003f2c:	f7fd faac 	bl	8001488 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f000 faa6 	bl	8004482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	691b      	ldr	r3, [r3, #16]
 8003f42:	f003 0304 	and.w	r3, r3, #4
 8003f46:	2b04      	cmp	r3, #4
 8003f48:	d122      	bne.n	8003f90 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	68db      	ldr	r3, [r3, #12]
 8003f50:	f003 0304 	and.w	r3, r3, #4
 8003f54:	2b04      	cmp	r3, #4
 8003f56:	d11b      	bne.n	8003f90 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f06f 0204 	mvn.w	r2, #4
 8003f60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2202      	movs	r2, #2
 8003f66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	699b      	ldr	r3, [r3, #24]
 8003f6e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d003      	beq.n	8003f7e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f76:	6878      	ldr	r0, [r7, #4]
 8003f78:	f7fd faa6 	bl	80014c8 <HAL_TIM_IC_CaptureCallback>
 8003f7c:	e005      	b.n	8003f8a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f7fd fa82 	bl	8001488 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f000 fa7c 	bl	8004482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	f003 0308 	and.w	r3, r3, #8
 8003f9a:	2b08      	cmp	r3, #8
 8003f9c:	d122      	bne.n	8003fe4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	f003 0308 	and.w	r3, r3, #8
 8003fa8:	2b08      	cmp	r3, #8
 8003faa:	d11b      	bne.n	8003fe4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f06f 0208 	mvn.w	r2, #8
 8003fb4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2204      	movs	r2, #4
 8003fba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	69db      	ldr	r3, [r3, #28]
 8003fc2:	f003 0303 	and.w	r3, r3, #3
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d003      	beq.n	8003fd2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f7fd fa7c 	bl	80014c8 <HAL_TIM_IC_CaptureCallback>
 8003fd0:	e005      	b.n	8003fde <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f7fd fa58 	bl	8001488 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f000 fa52 	bl	8004482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	691b      	ldr	r3, [r3, #16]
 8003fea:	f003 0310 	and.w	r3, r3, #16
 8003fee:	2b10      	cmp	r3, #16
 8003ff0:	d122      	bne.n	8004038 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	f003 0310 	and.w	r3, r3, #16
 8003ffc:	2b10      	cmp	r3, #16
 8003ffe:	d11b      	bne.n	8004038 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f06f 0210 	mvn.w	r2, #16
 8004008:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2208      	movs	r2, #8
 800400e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	69db      	ldr	r3, [r3, #28]
 8004016:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800401a:	2b00      	cmp	r3, #0
 800401c:	d003      	beq.n	8004026 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f7fd fa52 	bl	80014c8 <HAL_TIM_IC_CaptureCallback>
 8004024:	e005      	b.n	8004032 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f7fd fa2e 	bl	8001488 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f000 fa28 	bl	8004482 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	f003 0301 	and.w	r3, r3, #1
 8004042:	2b01      	cmp	r3, #1
 8004044:	d10e      	bne.n	8004064 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	f003 0301 	and.w	r3, r3, #1
 8004050:	2b01      	cmp	r3, #1
 8004052:	d107      	bne.n	8004064 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f06f 0201 	mvn.w	r2, #1
 800405c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f7fd f9f2 	bl	8001448 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	691b      	ldr	r3, [r3, #16]
 800406a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800406e:	2b80      	cmp	r3, #128	; 0x80
 8004070:	d10e      	bne.n	8004090 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800407c:	2b80      	cmp	r3, #128	; 0x80
 800407e:	d107      	bne.n	8004090 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004088:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f000 ffb8 	bl	8005000 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800409a:	2b40      	cmp	r3, #64	; 0x40
 800409c:	d10e      	bne.n	80040bc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040a8:	2b40      	cmp	r3, #64	; 0x40
 80040aa:	d107      	bne.n	80040bc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80040b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 f9ed 	bl	8004496 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	691b      	ldr	r3, [r3, #16]
 80040c2:	f003 0320 	and.w	r3, r3, #32
 80040c6:	2b20      	cmp	r3, #32
 80040c8:	d10e      	bne.n	80040e8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	f003 0320 	and.w	r3, r3, #32
 80040d4:	2b20      	cmp	r3, #32
 80040d6:	d107      	bne.n	80040e8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	f06f 0220 	mvn.w	r2, #32
 80040e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f000 ff82 	bl	8004fec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80040e8:	bf00      	nop
 80040ea:	3708      	adds	r7, #8
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}

080040f0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b086      	sub	sp, #24
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	60f8      	str	r0, [r7, #12]
 80040f8:	60b9      	str	r1, [r7, #8]
 80040fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040fc:	2300      	movs	r3, #0
 80040fe:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004106:	2b01      	cmp	r3, #1
 8004108:	d101      	bne.n	800410e <HAL_TIM_OC_ConfigChannel+0x1e>
 800410a:	2302      	movs	r3, #2
 800410c:	e048      	b.n	80041a0 <HAL_TIM_OC_ConfigChannel+0xb0>
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2201      	movs	r2, #1
 8004112:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	2b0c      	cmp	r3, #12
 800411a:	d839      	bhi.n	8004190 <HAL_TIM_OC_ConfigChannel+0xa0>
 800411c:	a201      	add	r2, pc, #4	; (adr r2, 8004124 <HAL_TIM_OC_ConfigChannel+0x34>)
 800411e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004122:	bf00      	nop
 8004124:	08004159 	.word	0x08004159
 8004128:	08004191 	.word	0x08004191
 800412c:	08004191 	.word	0x08004191
 8004130:	08004191 	.word	0x08004191
 8004134:	08004167 	.word	0x08004167
 8004138:	08004191 	.word	0x08004191
 800413c:	08004191 	.word	0x08004191
 8004140:	08004191 	.word	0x08004191
 8004144:	08004175 	.word	0x08004175
 8004148:	08004191 	.word	0x08004191
 800414c:	08004191 	.word	0x08004191
 8004150:	08004191 	.word	0x08004191
 8004154:	08004183 	.word	0x08004183
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	68b9      	ldr	r1, [r7, #8]
 800415e:	4618      	mov	r0, r3
 8004160:	f000 fb2e 	bl	80047c0 <TIM_OC1_SetConfig>
      break;
 8004164:	e017      	b.n	8004196 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	68b9      	ldr	r1, [r7, #8]
 800416c:	4618      	mov	r0, r3
 800416e:	f000 fb97 	bl	80048a0 <TIM_OC2_SetConfig>
      break;
 8004172:	e010      	b.n	8004196 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	68b9      	ldr	r1, [r7, #8]
 800417a:	4618      	mov	r0, r3
 800417c:	f000 fc06 	bl	800498c <TIM_OC3_SetConfig>
      break;
 8004180:	e009      	b.n	8004196 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	68b9      	ldr	r1, [r7, #8]
 8004188:	4618      	mov	r0, r3
 800418a:	f000 fc73 	bl	8004a74 <TIM_OC4_SetConfig>
      break;
 800418e:	e002      	b.n	8004196 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	75fb      	strb	r3, [r7, #23]
      break;
 8004194:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2200      	movs	r2, #0
 800419a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800419e:	7dfb      	ldrb	r3, [r7, #23]
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3718      	adds	r7, #24
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}

080041a8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b086      	sub	sp, #24
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	60f8      	str	r0, [r7, #12]
 80041b0:	60b9      	str	r1, [r7, #8]
 80041b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041b4:	2300      	movs	r3, #0
 80041b6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041be:	2b01      	cmp	r3, #1
 80041c0:	d101      	bne.n	80041c6 <HAL_TIM_IC_ConfigChannel+0x1e>
 80041c2:	2302      	movs	r3, #2
 80041c4:	e088      	b.n	80042d8 <HAL_TIM_IC_ConfigChannel+0x130>
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	2201      	movs	r2, #1
 80041ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d11b      	bne.n	800420c <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	6818      	ldr	r0, [r3, #0]
 80041d8:	68bb      	ldr	r3, [r7, #8]
 80041da:	6819      	ldr	r1, [r3, #0]
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	685a      	ldr	r2, [r3, #4]
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	f000 fc9c 	bl	8004b20 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	699a      	ldr	r2, [r3, #24]
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f022 020c 	bic.w	r2, r2, #12
 80041f6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	6999      	ldr	r1, [r3, #24]
 80041fe:	68bb      	ldr	r3, [r7, #8]
 8004200:	689a      	ldr	r2, [r3, #8]
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	430a      	orrs	r2, r1
 8004208:	619a      	str	r2, [r3, #24]
 800420a:	e060      	b.n	80042ce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2b04      	cmp	r3, #4
 8004210:	d11c      	bne.n	800424c <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	6818      	ldr	r0, [r3, #0]
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	6819      	ldr	r1, [r3, #0]
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	685a      	ldr	r2, [r3, #4]
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	68db      	ldr	r3, [r3, #12]
 8004222:	f000 fd20 	bl	8004c66 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	699a      	ldr	r2, [r3, #24]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004234:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	6999      	ldr	r1, [r3, #24]
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	021a      	lsls	r2, r3, #8
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	430a      	orrs	r2, r1
 8004248:	619a      	str	r2, [r3, #24]
 800424a:	e040      	b.n	80042ce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2b08      	cmp	r3, #8
 8004250:	d11b      	bne.n	800428a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6818      	ldr	r0, [r3, #0]
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	6819      	ldr	r1, [r3, #0]
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	685a      	ldr	r2, [r3, #4]
 800425e:	68bb      	ldr	r3, [r7, #8]
 8004260:	68db      	ldr	r3, [r3, #12]
 8004262:	f000 fd6d 	bl	8004d40 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	69da      	ldr	r2, [r3, #28]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f022 020c 	bic.w	r2, r2, #12
 8004274:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	69d9      	ldr	r1, [r3, #28]
 800427c:	68bb      	ldr	r3, [r7, #8]
 800427e:	689a      	ldr	r2, [r3, #8]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	430a      	orrs	r2, r1
 8004286:	61da      	str	r2, [r3, #28]
 8004288:	e021      	b.n	80042ce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2b0c      	cmp	r3, #12
 800428e:	d11c      	bne.n	80042ca <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	6818      	ldr	r0, [r3, #0]
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	6819      	ldr	r1, [r3, #0]
 8004298:	68bb      	ldr	r3, [r7, #8]
 800429a:	685a      	ldr	r2, [r3, #4]
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	68db      	ldr	r3, [r3, #12]
 80042a0:	f000 fd8a 	bl	8004db8 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	69da      	ldr	r2, [r3, #28]
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80042b2:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	69d9      	ldr	r1, [r3, #28]
 80042ba:	68bb      	ldr	r3, [r7, #8]
 80042bc:	689b      	ldr	r3, [r3, #8]
 80042be:	021a      	lsls	r2, r3, #8
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	430a      	orrs	r2, r1
 80042c6:	61da      	str	r2, [r3, #28]
 80042c8:	e001      	b.n	80042ce <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	2200      	movs	r2, #0
 80042d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80042d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80042d8:	4618      	mov	r0, r3
 80042da:	3718      	adds	r7, #24
 80042dc:	46bd      	mov	sp, r7
 80042de:	bd80      	pop	{r7, pc}

080042e0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b084      	sub	sp, #16
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
 80042e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042ea:	2300      	movs	r3, #0
 80042ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d101      	bne.n	80042fc <HAL_TIM_ConfigClockSource+0x1c>
 80042f8:	2302      	movs	r3, #2
 80042fa:	e0b4      	b.n	8004466 <HAL_TIM_ConfigClockSource+0x186>
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	2201      	movs	r2, #1
 8004300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2202      	movs	r2, #2
 8004308:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	689b      	ldr	r3, [r3, #8]
 8004312:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004314:	68bb      	ldr	r3, [r7, #8]
 8004316:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800431a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800431c:	68bb      	ldr	r3, [r7, #8]
 800431e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004322:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	68ba      	ldr	r2, [r7, #8]
 800432a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800432c:	683b      	ldr	r3, [r7, #0]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004334:	d03e      	beq.n	80043b4 <HAL_TIM_ConfigClockSource+0xd4>
 8004336:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800433a:	f200 8087 	bhi.w	800444c <HAL_TIM_ConfigClockSource+0x16c>
 800433e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004342:	f000 8086 	beq.w	8004452 <HAL_TIM_ConfigClockSource+0x172>
 8004346:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800434a:	d87f      	bhi.n	800444c <HAL_TIM_ConfigClockSource+0x16c>
 800434c:	2b70      	cmp	r3, #112	; 0x70
 800434e:	d01a      	beq.n	8004386 <HAL_TIM_ConfigClockSource+0xa6>
 8004350:	2b70      	cmp	r3, #112	; 0x70
 8004352:	d87b      	bhi.n	800444c <HAL_TIM_ConfigClockSource+0x16c>
 8004354:	2b60      	cmp	r3, #96	; 0x60
 8004356:	d050      	beq.n	80043fa <HAL_TIM_ConfigClockSource+0x11a>
 8004358:	2b60      	cmp	r3, #96	; 0x60
 800435a:	d877      	bhi.n	800444c <HAL_TIM_ConfigClockSource+0x16c>
 800435c:	2b50      	cmp	r3, #80	; 0x50
 800435e:	d03c      	beq.n	80043da <HAL_TIM_ConfigClockSource+0xfa>
 8004360:	2b50      	cmp	r3, #80	; 0x50
 8004362:	d873      	bhi.n	800444c <HAL_TIM_ConfigClockSource+0x16c>
 8004364:	2b40      	cmp	r3, #64	; 0x40
 8004366:	d058      	beq.n	800441a <HAL_TIM_ConfigClockSource+0x13a>
 8004368:	2b40      	cmp	r3, #64	; 0x40
 800436a:	d86f      	bhi.n	800444c <HAL_TIM_ConfigClockSource+0x16c>
 800436c:	2b30      	cmp	r3, #48	; 0x30
 800436e:	d064      	beq.n	800443a <HAL_TIM_ConfigClockSource+0x15a>
 8004370:	2b30      	cmp	r3, #48	; 0x30
 8004372:	d86b      	bhi.n	800444c <HAL_TIM_ConfigClockSource+0x16c>
 8004374:	2b20      	cmp	r3, #32
 8004376:	d060      	beq.n	800443a <HAL_TIM_ConfigClockSource+0x15a>
 8004378:	2b20      	cmp	r3, #32
 800437a:	d867      	bhi.n	800444c <HAL_TIM_ConfigClockSource+0x16c>
 800437c:	2b00      	cmp	r3, #0
 800437e:	d05c      	beq.n	800443a <HAL_TIM_ConfigClockSource+0x15a>
 8004380:	2b10      	cmp	r3, #16
 8004382:	d05a      	beq.n	800443a <HAL_TIM_ConfigClockSource+0x15a>
 8004384:	e062      	b.n	800444c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6818      	ldr	r0, [r3, #0]
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	6899      	ldr	r1, [r3, #8]
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	685a      	ldr	r2, [r3, #4]
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	68db      	ldr	r3, [r3, #12]
 8004396:	f000 fd67 	bl	8004e68 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80043a2:	68bb      	ldr	r3, [r7, #8]
 80043a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80043a8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	68ba      	ldr	r2, [r7, #8]
 80043b0:	609a      	str	r2, [r3, #8]
      break;
 80043b2:	e04f      	b.n	8004454 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6818      	ldr	r0, [r3, #0]
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	6899      	ldr	r1, [r3, #8]
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	685a      	ldr	r2, [r3, #4]
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	68db      	ldr	r3, [r3, #12]
 80043c4:	f000 fd50 	bl	8004e68 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	689a      	ldr	r2, [r3, #8]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80043d6:	609a      	str	r2, [r3, #8]
      break;
 80043d8:	e03c      	b.n	8004454 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	6818      	ldr	r0, [r3, #0]
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	6859      	ldr	r1, [r3, #4]
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	68db      	ldr	r3, [r3, #12]
 80043e6:	461a      	mov	r2, r3
 80043e8:	f000 fc0e 	bl	8004c08 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	2150      	movs	r1, #80	; 0x50
 80043f2:	4618      	mov	r0, r3
 80043f4:	f000 fd1d 	bl	8004e32 <TIM_ITRx_SetConfig>
      break;
 80043f8:	e02c      	b.n	8004454 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6818      	ldr	r0, [r3, #0]
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	6859      	ldr	r1, [r3, #4]
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	68db      	ldr	r3, [r3, #12]
 8004406:	461a      	mov	r2, r3
 8004408:	f000 fc6a 	bl	8004ce0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	2160      	movs	r1, #96	; 0x60
 8004412:	4618      	mov	r0, r3
 8004414:	f000 fd0d 	bl	8004e32 <TIM_ITRx_SetConfig>
      break;
 8004418:	e01c      	b.n	8004454 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6818      	ldr	r0, [r3, #0]
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	6859      	ldr	r1, [r3, #4]
 8004422:	683b      	ldr	r3, [r7, #0]
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	461a      	mov	r2, r3
 8004428:	f000 fbee 	bl	8004c08 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	2140      	movs	r1, #64	; 0x40
 8004432:	4618      	mov	r0, r3
 8004434:	f000 fcfd 	bl	8004e32 <TIM_ITRx_SetConfig>
      break;
 8004438:	e00c      	b.n	8004454 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681a      	ldr	r2, [r3, #0]
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	4619      	mov	r1, r3
 8004444:	4610      	mov	r0, r2
 8004446:	f000 fcf4 	bl	8004e32 <TIM_ITRx_SetConfig>
      break;
 800444a:	e003      	b.n	8004454 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800444c:	2301      	movs	r3, #1
 800444e:	73fb      	strb	r3, [r7, #15]
      break;
 8004450:	e000      	b.n	8004454 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004452:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2201      	movs	r2, #1
 8004458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004464:	7bfb      	ldrb	r3, [r7, #15]
}
 8004466:	4618      	mov	r0, r3
 8004468:	3710      	adds	r7, #16
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}

0800446e <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800446e:	b480      	push	{r7}
 8004470:	b083      	sub	sp, #12
 8004472:	af00      	add	r7, sp, #0
 8004474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8004476:	bf00      	nop
 8004478:	370c      	adds	r7, #12
 800447a:	46bd      	mov	sp, r7
 800447c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004480:	4770      	bx	lr

08004482 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004482:	b480      	push	{r7}
 8004484:	b083      	sub	sp, #12
 8004486:	af00      	add	r7, sp, #0
 8004488:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800448a:	bf00      	nop
 800448c:	370c      	adds	r7, #12
 800448e:	46bd      	mov	sp, r7
 8004490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004494:	4770      	bx	lr

08004496 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004496:	b480      	push	{r7}
 8004498:	b083      	sub	sp, #12
 800449a:	af00      	add	r7, sp, #0
 800449c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800449e:	bf00      	nop
 80044a0:	370c      	adds	r7, #12
 80044a2:	46bd      	mov	sp, r7
 80044a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a8:	4770      	bx	lr

080044aa <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80044aa:	b480      	push	{r7}
 80044ac:	b083      	sub	sp, #12
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80044b2:	bf00      	nop
 80044b4:	370c      	adds	r7, #12
 80044b6:	46bd      	mov	sp, r7
 80044b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044bc:	4770      	bx	lr

080044be <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80044be:	b580      	push	{r7, lr}
 80044c0:	b084      	sub	sp, #16
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044ca:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d0:	687a      	ldr	r2, [r7, #4]
 80044d2:	429a      	cmp	r2, r3
 80044d4:	d107      	bne.n	80044e6 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	2201      	movs	r2, #1
 80044da:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80044e4:	e02a      	b.n	800453c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80044ea:	687a      	ldr	r2, [r7, #4]
 80044ec:	429a      	cmp	r2, r3
 80044ee:	d107      	bne.n	8004500 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2202      	movs	r2, #2
 80044f4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	2201      	movs	r2, #1
 80044fa:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80044fe:	e01d      	b.n	800453c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004504:	687a      	ldr	r2, [r7, #4]
 8004506:	429a      	cmp	r2, r3
 8004508:	d107      	bne.n	800451a <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2204      	movs	r2, #4
 800450e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004518:	e010      	b.n	800453c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	429a      	cmp	r2, r3
 8004522:	d107      	bne.n	8004534 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2208      	movs	r2, #8
 8004528:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	2201      	movs	r2, #1
 800452e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004532:	e003      	b.n	800453c <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800453c:	68f8      	ldr	r0, [r7, #12]
 800453e:	f7ff ffb4 	bl	80044aa <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	2200      	movs	r2, #0
 8004546:	771a      	strb	r2, [r3, #28]
}
 8004548:	bf00      	nop
 800454a:	3710      	adds	r7, #16
 800454c:	46bd      	mov	sp, r7
 800454e:	bd80      	pop	{r7, pc}

08004550 <TIM_DMACaptureCplt>:
  * @brief  TIM DMA Capture complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureCplt(DMA_HandleTypeDef *hdma)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800455c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004562:	687a      	ldr	r2, [r7, #4]
 8004564:	429a      	cmp	r2, r3
 8004566:	d10f      	bne.n	8004588 <TIM_DMACaptureCplt+0x38>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2201      	movs	r2, #1
 800456c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	69db      	ldr	r3, [r3, #28]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d146      	bne.n	8004604 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2201      	movs	r2, #1
 800457a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	2201      	movs	r2, #1
 8004582:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004586:	e03d      	b.n	8004604 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800458c:	687a      	ldr	r2, [r7, #4]
 800458e:	429a      	cmp	r2, r3
 8004590:	d10f      	bne.n	80045b2 <TIM_DMACaptureCplt+0x62>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2202      	movs	r2, #2
 8004596:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	69db      	ldr	r3, [r3, #28]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d131      	bne.n	8004604 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	2201      	movs	r2, #1
 80045a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	2201      	movs	r2, #1
 80045ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80045b0:	e028      	b.n	8004604 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045b6:	687a      	ldr	r2, [r7, #4]
 80045b8:	429a      	cmp	r2, r3
 80045ba:	d10f      	bne.n	80045dc <TIM_DMACaptureCplt+0x8c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2204      	movs	r2, #4
 80045c0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	69db      	ldr	r3, [r3, #28]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d11c      	bne.n	8004604 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2201      	movs	r2, #1
 80045ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	2201      	movs	r2, #1
 80045d6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80045da:	e013      	b.n	8004604 <TIM_DMACaptureCplt+0xb4>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045e0:	687a      	ldr	r2, [r7, #4]
 80045e2:	429a      	cmp	r2, r3
 80045e4:	d10e      	bne.n	8004604 <TIM_DMACaptureCplt+0xb4>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2208      	movs	r2, #8
 80045ea:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	69db      	ldr	r3, [r3, #28]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d107      	bne.n	8004604 <TIM_DMACaptureCplt+0xb4>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2201      	movs	r2, #1
 80045f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2201      	movs	r2, #1
 8004600:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureCallback(htim);
#else
  HAL_TIM_IC_CaptureCallback(htim);
 8004604:	68f8      	ldr	r0, [r7, #12]
 8004606:	f7fc ff5f 	bl	80014c8 <HAL_TIM_IC_CaptureCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2200      	movs	r2, #0
 800460e:	771a      	strb	r2, [r3, #28]
}
 8004610:	bf00      	nop
 8004612:	3710      	adds	r7, #16
 8004614:	46bd      	mov	sp, r7
 8004616:	bd80      	pop	{r7, pc}

08004618 <TIM_DMACaptureHalfCplt>:
  * @brief  TIM DMA Capture half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMACaptureHalfCplt(DMA_HandleTypeDef *hdma)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b084      	sub	sp, #16
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004624:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800462a:	687a      	ldr	r2, [r7, #4]
 800462c:	429a      	cmp	r2, r3
 800462e:	d103      	bne.n	8004638 <TIM_DMACaptureHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	2201      	movs	r2, #1
 8004634:	771a      	strb	r2, [r3, #28]
 8004636:	e019      	b.n	800466c <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	429a      	cmp	r2, r3
 8004640:	d103      	bne.n	800464a <TIM_DMACaptureHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	2202      	movs	r2, #2
 8004646:	771a      	strb	r2, [r3, #28]
 8004648:	e010      	b.n	800466c <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	429a      	cmp	r2, r3
 8004652:	d103      	bne.n	800465c <TIM_DMACaptureHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	2204      	movs	r2, #4
 8004658:	771a      	strb	r2, [r3, #28]
 800465a:	e007      	b.n	800466c <TIM_DMACaptureHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004660:	687a      	ldr	r2, [r7, #4]
 8004662:	429a      	cmp	r2, r3
 8004664:	d102      	bne.n	800466c <TIM_DMACaptureHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	2208      	movs	r2, #8
 800466a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->IC_CaptureHalfCpltCallback(htim);
#else
  HAL_TIM_IC_CaptureHalfCpltCallback(htim);
 800466c:	68f8      	ldr	r0, [r7, #12]
 800466e:	f7ff fefe 	bl	800446e <HAL_TIM_IC_CaptureHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	2200      	movs	r2, #0
 8004676:	771a      	strb	r2, [r3, #28]
}
 8004678:	bf00      	nop
 800467a:	3710      	adds	r7, #16
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}

08004680 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004680:	b480      	push	{r7}
 8004682:	b085      	sub	sp, #20
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
 8004688:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	4a40      	ldr	r2, [pc, #256]	; (8004794 <TIM_Base_SetConfig+0x114>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d013      	beq.n	80046c0 <TIM_Base_SetConfig+0x40>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800469e:	d00f      	beq.n	80046c0 <TIM_Base_SetConfig+0x40>
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	4a3d      	ldr	r2, [pc, #244]	; (8004798 <TIM_Base_SetConfig+0x118>)
 80046a4:	4293      	cmp	r3, r2
 80046a6:	d00b      	beq.n	80046c0 <TIM_Base_SetConfig+0x40>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	4a3c      	ldr	r2, [pc, #240]	; (800479c <TIM_Base_SetConfig+0x11c>)
 80046ac:	4293      	cmp	r3, r2
 80046ae:	d007      	beq.n	80046c0 <TIM_Base_SetConfig+0x40>
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	4a3b      	ldr	r2, [pc, #236]	; (80047a0 <TIM_Base_SetConfig+0x120>)
 80046b4:	4293      	cmp	r3, r2
 80046b6:	d003      	beq.n	80046c0 <TIM_Base_SetConfig+0x40>
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	4a3a      	ldr	r2, [pc, #232]	; (80047a4 <TIM_Base_SetConfig+0x124>)
 80046bc:	4293      	cmp	r3, r2
 80046be:	d108      	bne.n	80046d2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80046c8:	683b      	ldr	r3, [r7, #0]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	68fa      	ldr	r2, [r7, #12]
 80046ce:	4313      	orrs	r3, r2
 80046d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a2f      	ldr	r2, [pc, #188]	; (8004794 <TIM_Base_SetConfig+0x114>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d02b      	beq.n	8004732 <TIM_Base_SetConfig+0xb2>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046e0:	d027      	beq.n	8004732 <TIM_Base_SetConfig+0xb2>
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	4a2c      	ldr	r2, [pc, #176]	; (8004798 <TIM_Base_SetConfig+0x118>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d023      	beq.n	8004732 <TIM_Base_SetConfig+0xb2>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	4a2b      	ldr	r2, [pc, #172]	; (800479c <TIM_Base_SetConfig+0x11c>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d01f      	beq.n	8004732 <TIM_Base_SetConfig+0xb2>
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	4a2a      	ldr	r2, [pc, #168]	; (80047a0 <TIM_Base_SetConfig+0x120>)
 80046f6:	4293      	cmp	r3, r2
 80046f8:	d01b      	beq.n	8004732 <TIM_Base_SetConfig+0xb2>
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	4a29      	ldr	r2, [pc, #164]	; (80047a4 <TIM_Base_SetConfig+0x124>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d017      	beq.n	8004732 <TIM_Base_SetConfig+0xb2>
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	4a28      	ldr	r2, [pc, #160]	; (80047a8 <TIM_Base_SetConfig+0x128>)
 8004706:	4293      	cmp	r3, r2
 8004708:	d013      	beq.n	8004732 <TIM_Base_SetConfig+0xb2>
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	4a27      	ldr	r2, [pc, #156]	; (80047ac <TIM_Base_SetConfig+0x12c>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d00f      	beq.n	8004732 <TIM_Base_SetConfig+0xb2>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	4a26      	ldr	r2, [pc, #152]	; (80047b0 <TIM_Base_SetConfig+0x130>)
 8004716:	4293      	cmp	r3, r2
 8004718:	d00b      	beq.n	8004732 <TIM_Base_SetConfig+0xb2>
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	4a25      	ldr	r2, [pc, #148]	; (80047b4 <TIM_Base_SetConfig+0x134>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d007      	beq.n	8004732 <TIM_Base_SetConfig+0xb2>
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	4a24      	ldr	r2, [pc, #144]	; (80047b8 <TIM_Base_SetConfig+0x138>)
 8004726:	4293      	cmp	r3, r2
 8004728:	d003      	beq.n	8004732 <TIM_Base_SetConfig+0xb2>
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	4a23      	ldr	r2, [pc, #140]	; (80047bc <TIM_Base_SetConfig+0x13c>)
 800472e:	4293      	cmp	r3, r2
 8004730:	d108      	bne.n	8004744 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004738:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800473a:	683b      	ldr	r3, [r7, #0]
 800473c:	68db      	ldr	r3, [r3, #12]
 800473e:	68fa      	ldr	r2, [r7, #12]
 8004740:	4313      	orrs	r3, r2
 8004742:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800474a:	683b      	ldr	r3, [r7, #0]
 800474c:	695b      	ldr	r3, [r3, #20]
 800474e:	4313      	orrs	r3, r2
 8004750:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	68fa      	ldr	r2, [r7, #12]
 8004756:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004758:	683b      	ldr	r3, [r7, #0]
 800475a:	689a      	ldr	r2, [r3, #8]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004760:	683b      	ldr	r3, [r7, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	4a0a      	ldr	r2, [pc, #40]	; (8004794 <TIM_Base_SetConfig+0x114>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d003      	beq.n	8004778 <TIM_Base_SetConfig+0xf8>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	4a0c      	ldr	r2, [pc, #48]	; (80047a4 <TIM_Base_SetConfig+0x124>)
 8004774:	4293      	cmp	r3, r2
 8004776:	d103      	bne.n	8004780 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	691a      	ldr	r2, [r3, #16]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	615a      	str	r2, [r3, #20]
}
 8004786:	bf00      	nop
 8004788:	3714      	adds	r7, #20
 800478a:	46bd      	mov	sp, r7
 800478c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004790:	4770      	bx	lr
 8004792:	bf00      	nop
 8004794:	40010000 	.word	0x40010000
 8004798:	40000400 	.word	0x40000400
 800479c:	40000800 	.word	0x40000800
 80047a0:	40000c00 	.word	0x40000c00
 80047a4:	40010400 	.word	0x40010400
 80047a8:	40014000 	.word	0x40014000
 80047ac:	40014400 	.word	0x40014400
 80047b0:	40014800 	.word	0x40014800
 80047b4:	40001800 	.word	0x40001800
 80047b8:	40001c00 	.word	0x40001c00
 80047bc:	40002000 	.word	0x40002000

080047c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b087      	sub	sp, #28
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
 80047c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6a1b      	ldr	r3, [r3, #32]
 80047ce:	f023 0201 	bic.w	r2, r3, #1
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a1b      	ldr	r3, [r3, #32]
 80047da:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	699b      	ldr	r3, [r3, #24]
 80047e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047ee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	f023 0303 	bic.w	r3, r3, #3
 80047f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	68fa      	ldr	r2, [r7, #12]
 80047fe:	4313      	orrs	r3, r2
 8004800:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	f023 0302 	bic.w	r3, r3, #2
 8004808:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800480a:	683b      	ldr	r3, [r7, #0]
 800480c:	689b      	ldr	r3, [r3, #8]
 800480e:	697a      	ldr	r2, [r7, #20]
 8004810:	4313      	orrs	r3, r2
 8004812:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	4a20      	ldr	r2, [pc, #128]	; (8004898 <TIM_OC1_SetConfig+0xd8>)
 8004818:	4293      	cmp	r3, r2
 800481a:	d003      	beq.n	8004824 <TIM_OC1_SetConfig+0x64>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	4a1f      	ldr	r2, [pc, #124]	; (800489c <TIM_OC1_SetConfig+0xdc>)
 8004820:	4293      	cmp	r3, r2
 8004822:	d10c      	bne.n	800483e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004824:	697b      	ldr	r3, [r7, #20]
 8004826:	f023 0308 	bic.w	r3, r3, #8
 800482a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	68db      	ldr	r3, [r3, #12]
 8004830:	697a      	ldr	r2, [r7, #20]
 8004832:	4313      	orrs	r3, r2
 8004834:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004836:	697b      	ldr	r3, [r7, #20]
 8004838:	f023 0304 	bic.w	r3, r3, #4
 800483c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a15      	ldr	r2, [pc, #84]	; (8004898 <TIM_OC1_SetConfig+0xd8>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d003      	beq.n	800484e <TIM_OC1_SetConfig+0x8e>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	4a14      	ldr	r2, [pc, #80]	; (800489c <TIM_OC1_SetConfig+0xdc>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d111      	bne.n	8004872 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004854:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004856:	693b      	ldr	r3, [r7, #16]
 8004858:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800485c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800485e:	683b      	ldr	r3, [r7, #0]
 8004860:	695b      	ldr	r3, [r3, #20]
 8004862:	693a      	ldr	r2, [r7, #16]
 8004864:	4313      	orrs	r3, r2
 8004866:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	699b      	ldr	r3, [r3, #24]
 800486c:	693a      	ldr	r2, [r7, #16]
 800486e:	4313      	orrs	r3, r2
 8004870:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	693a      	ldr	r2, [r7, #16]
 8004876:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	68fa      	ldr	r2, [r7, #12]
 800487c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800487e:	683b      	ldr	r3, [r7, #0]
 8004880:	685a      	ldr	r2, [r3, #4]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	697a      	ldr	r2, [r7, #20]
 800488a:	621a      	str	r2, [r3, #32]
}
 800488c:	bf00      	nop
 800488e:	371c      	adds	r7, #28
 8004890:	46bd      	mov	sp, r7
 8004892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004896:	4770      	bx	lr
 8004898:	40010000 	.word	0x40010000
 800489c:	40010400 	.word	0x40010400

080048a0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80048a0:	b480      	push	{r7}
 80048a2:	b087      	sub	sp, #28
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
 80048a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	6a1b      	ldr	r3, [r3, #32]
 80048ae:	f023 0210 	bic.w	r2, r3, #16
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6a1b      	ldr	r3, [r3, #32]
 80048ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	699b      	ldr	r3, [r3, #24]
 80048c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	021b      	lsls	r3, r3, #8
 80048de:	68fa      	ldr	r2, [r7, #12]
 80048e0:	4313      	orrs	r3, r2
 80048e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80048e4:	697b      	ldr	r3, [r7, #20]
 80048e6:	f023 0320 	bic.w	r3, r3, #32
 80048ea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048ec:	683b      	ldr	r3, [r7, #0]
 80048ee:	689b      	ldr	r3, [r3, #8]
 80048f0:	011b      	lsls	r3, r3, #4
 80048f2:	697a      	ldr	r2, [r7, #20]
 80048f4:	4313      	orrs	r3, r2
 80048f6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	4a22      	ldr	r2, [pc, #136]	; (8004984 <TIM_OC2_SetConfig+0xe4>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d003      	beq.n	8004908 <TIM_OC2_SetConfig+0x68>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	4a21      	ldr	r2, [pc, #132]	; (8004988 <TIM_OC2_SetConfig+0xe8>)
 8004904:	4293      	cmp	r3, r2
 8004906:	d10d      	bne.n	8004924 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800490e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	68db      	ldr	r3, [r3, #12]
 8004914:	011b      	lsls	r3, r3, #4
 8004916:	697a      	ldr	r2, [r7, #20]
 8004918:	4313      	orrs	r3, r2
 800491a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004922:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	4a17      	ldr	r2, [pc, #92]	; (8004984 <TIM_OC2_SetConfig+0xe4>)
 8004928:	4293      	cmp	r3, r2
 800492a:	d003      	beq.n	8004934 <TIM_OC2_SetConfig+0x94>
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	4a16      	ldr	r2, [pc, #88]	; (8004988 <TIM_OC2_SetConfig+0xe8>)
 8004930:	4293      	cmp	r3, r2
 8004932:	d113      	bne.n	800495c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800493a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004942:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	695b      	ldr	r3, [r3, #20]
 8004948:	009b      	lsls	r3, r3, #2
 800494a:	693a      	ldr	r2, [r7, #16]
 800494c:	4313      	orrs	r3, r2
 800494e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	699b      	ldr	r3, [r3, #24]
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	693a      	ldr	r2, [r7, #16]
 8004958:	4313      	orrs	r3, r2
 800495a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	693a      	ldr	r2, [r7, #16]
 8004960:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	68fa      	ldr	r2, [r7, #12]
 8004966:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004968:	683b      	ldr	r3, [r7, #0]
 800496a:	685a      	ldr	r2, [r3, #4]
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	697a      	ldr	r2, [r7, #20]
 8004974:	621a      	str	r2, [r3, #32]
}
 8004976:	bf00      	nop
 8004978:	371c      	adds	r7, #28
 800497a:	46bd      	mov	sp, r7
 800497c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004980:	4770      	bx	lr
 8004982:	bf00      	nop
 8004984:	40010000 	.word	0x40010000
 8004988:	40010400 	.word	0x40010400

0800498c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800498c:	b480      	push	{r7}
 800498e:	b087      	sub	sp, #28
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
 8004994:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6a1b      	ldr	r3, [r3, #32]
 800499a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6a1b      	ldr	r3, [r3, #32]
 80049a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	69db      	ldr	r3, [r3, #28]
 80049b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f023 0303 	bic.w	r3, r3, #3
 80049c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	68fa      	ldr	r2, [r7, #12]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80049d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	021b      	lsls	r3, r3, #8
 80049dc:	697a      	ldr	r2, [r7, #20]
 80049de:	4313      	orrs	r3, r2
 80049e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	4a21      	ldr	r2, [pc, #132]	; (8004a6c <TIM_OC3_SetConfig+0xe0>)
 80049e6:	4293      	cmp	r3, r2
 80049e8:	d003      	beq.n	80049f2 <TIM_OC3_SetConfig+0x66>
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	4a20      	ldr	r2, [pc, #128]	; (8004a70 <TIM_OC3_SetConfig+0xe4>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d10d      	bne.n	8004a0e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80049f8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	68db      	ldr	r3, [r3, #12]
 80049fe:	021b      	lsls	r3, r3, #8
 8004a00:	697a      	ldr	r2, [r7, #20]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a06:	697b      	ldr	r3, [r7, #20]
 8004a08:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	4a16      	ldr	r2, [pc, #88]	; (8004a6c <TIM_OC3_SetConfig+0xe0>)
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d003      	beq.n	8004a1e <TIM_OC3_SetConfig+0x92>
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	4a15      	ldr	r2, [pc, #84]	; (8004a70 <TIM_OC3_SetConfig+0xe4>)
 8004a1a:	4293      	cmp	r3, r2
 8004a1c:	d113      	bne.n	8004a46 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004a24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004a2e:	683b      	ldr	r3, [r7, #0]
 8004a30:	695b      	ldr	r3, [r3, #20]
 8004a32:	011b      	lsls	r3, r3, #4
 8004a34:	693a      	ldr	r2, [r7, #16]
 8004a36:	4313      	orrs	r3, r2
 8004a38:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	699b      	ldr	r3, [r3, #24]
 8004a3e:	011b      	lsls	r3, r3, #4
 8004a40:	693a      	ldr	r2, [r7, #16]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	693a      	ldr	r2, [r7, #16]
 8004a4a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	68fa      	ldr	r2, [r7, #12]
 8004a50:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	685a      	ldr	r2, [r3, #4]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	697a      	ldr	r2, [r7, #20]
 8004a5e:	621a      	str	r2, [r3, #32]
}
 8004a60:	bf00      	nop
 8004a62:	371c      	adds	r7, #28
 8004a64:	46bd      	mov	sp, r7
 8004a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6a:	4770      	bx	lr
 8004a6c:	40010000 	.word	0x40010000
 8004a70:	40010400 	.word	0x40010400

08004a74 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a74:	b480      	push	{r7}
 8004a76:	b087      	sub	sp, #28
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	6078      	str	r0, [r7, #4]
 8004a7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	6a1b      	ldr	r3, [r3, #32]
 8004a82:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	6a1b      	ldr	r3, [r3, #32]
 8004a8e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	685b      	ldr	r3, [r3, #4]
 8004a94:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	69db      	ldr	r3, [r3, #28]
 8004a9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004aa2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004aaa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004aac:	683b      	ldr	r3, [r7, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	021b      	lsls	r3, r3, #8
 8004ab2:	68fa      	ldr	r2, [r7, #12]
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ab8:	693b      	ldr	r3, [r7, #16]
 8004aba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004abe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	689b      	ldr	r3, [r3, #8]
 8004ac4:	031b      	lsls	r3, r3, #12
 8004ac6:	693a      	ldr	r2, [r7, #16]
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	4a12      	ldr	r2, [pc, #72]	; (8004b18 <TIM_OC4_SetConfig+0xa4>)
 8004ad0:	4293      	cmp	r3, r2
 8004ad2:	d003      	beq.n	8004adc <TIM_OC4_SetConfig+0x68>
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	4a11      	ldr	r2, [pc, #68]	; (8004b1c <TIM_OC4_SetConfig+0xa8>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d109      	bne.n	8004af0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ae2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ae4:	683b      	ldr	r3, [r7, #0]
 8004ae6:	695b      	ldr	r3, [r3, #20]
 8004ae8:	019b      	lsls	r3, r3, #6
 8004aea:	697a      	ldr	r2, [r7, #20]
 8004aec:	4313      	orrs	r3, r2
 8004aee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	697a      	ldr	r2, [r7, #20]
 8004af4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	68fa      	ldr	r2, [r7, #12]
 8004afa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	685a      	ldr	r2, [r3, #4]
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	693a      	ldr	r2, [r7, #16]
 8004b08:	621a      	str	r2, [r3, #32]
}
 8004b0a:	bf00      	nop
 8004b0c:	371c      	adds	r7, #28
 8004b0e:	46bd      	mov	sp, r7
 8004b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b14:	4770      	bx	lr
 8004b16:	bf00      	nop
 8004b18:	40010000 	.word	0x40010000
 8004b1c:	40010400 	.word	0x40010400

08004b20 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b087      	sub	sp, #28
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	60f8      	str	r0, [r7, #12]
 8004b28:	60b9      	str	r1, [r7, #8]
 8004b2a:	607a      	str	r2, [r7, #4]
 8004b2c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	6a1b      	ldr	r3, [r3, #32]
 8004b32:	f023 0201 	bic.w	r2, r3, #1
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	699b      	ldr	r3, [r3, #24]
 8004b3e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6a1b      	ldr	r3, [r3, #32]
 8004b44:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	4a28      	ldr	r2, [pc, #160]	; (8004bec <TIM_TI1_SetConfig+0xcc>)
 8004b4a:	4293      	cmp	r3, r2
 8004b4c:	d01b      	beq.n	8004b86 <TIM_TI1_SetConfig+0x66>
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b54:	d017      	beq.n	8004b86 <TIM_TI1_SetConfig+0x66>
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	4a25      	ldr	r2, [pc, #148]	; (8004bf0 <TIM_TI1_SetConfig+0xd0>)
 8004b5a:	4293      	cmp	r3, r2
 8004b5c:	d013      	beq.n	8004b86 <TIM_TI1_SetConfig+0x66>
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	4a24      	ldr	r2, [pc, #144]	; (8004bf4 <TIM_TI1_SetConfig+0xd4>)
 8004b62:	4293      	cmp	r3, r2
 8004b64:	d00f      	beq.n	8004b86 <TIM_TI1_SetConfig+0x66>
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	4a23      	ldr	r2, [pc, #140]	; (8004bf8 <TIM_TI1_SetConfig+0xd8>)
 8004b6a:	4293      	cmp	r3, r2
 8004b6c:	d00b      	beq.n	8004b86 <TIM_TI1_SetConfig+0x66>
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	4a22      	ldr	r2, [pc, #136]	; (8004bfc <TIM_TI1_SetConfig+0xdc>)
 8004b72:	4293      	cmp	r3, r2
 8004b74:	d007      	beq.n	8004b86 <TIM_TI1_SetConfig+0x66>
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	4a21      	ldr	r2, [pc, #132]	; (8004c00 <TIM_TI1_SetConfig+0xe0>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d003      	beq.n	8004b86 <TIM_TI1_SetConfig+0x66>
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	4a20      	ldr	r2, [pc, #128]	; (8004c04 <TIM_TI1_SetConfig+0xe4>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	d101      	bne.n	8004b8a <TIM_TI1_SetConfig+0x6a>
 8004b86:	2301      	movs	r3, #1
 8004b88:	e000      	b.n	8004b8c <TIM_TI1_SetConfig+0x6c>
 8004b8a:	2300      	movs	r3, #0
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d008      	beq.n	8004ba2 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8004b90:	697b      	ldr	r3, [r7, #20]
 8004b92:	f023 0303 	bic.w	r3, r3, #3
 8004b96:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8004b98:	697a      	ldr	r2, [r7, #20]
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4313      	orrs	r3, r2
 8004b9e:	617b      	str	r3, [r7, #20]
 8004ba0:	e003      	b.n	8004baa <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8004ba2:	697b      	ldr	r3, [r7, #20]
 8004ba4:	f043 0301 	orr.w	r3, r3, #1
 8004ba8:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004baa:	697b      	ldr	r3, [r7, #20]
 8004bac:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004bb0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8004bb2:	683b      	ldr	r3, [r7, #0]
 8004bb4:	011b      	lsls	r3, r3, #4
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	697a      	ldr	r2, [r7, #20]
 8004bba:	4313      	orrs	r3, r2
 8004bbc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004bbe:	693b      	ldr	r3, [r7, #16]
 8004bc0:	f023 030a 	bic.w	r3, r3, #10
 8004bc4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	f003 030a 	and.w	r3, r3, #10
 8004bcc:	693a      	ldr	r2, [r7, #16]
 8004bce:	4313      	orrs	r3, r2
 8004bd0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	697a      	ldr	r2, [r7, #20]
 8004bd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	693a      	ldr	r2, [r7, #16]
 8004bdc:	621a      	str	r2, [r3, #32]
}
 8004bde:	bf00      	nop
 8004be0:	371c      	adds	r7, #28
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop
 8004bec:	40010000 	.word	0x40010000
 8004bf0:	40000400 	.word	0x40000400
 8004bf4:	40000800 	.word	0x40000800
 8004bf8:	40000c00 	.word	0x40000c00
 8004bfc:	40010400 	.word	0x40010400
 8004c00:	40014000 	.word	0x40014000
 8004c04:	40001800 	.word	0x40001800

08004c08 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	b087      	sub	sp, #28
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	60f8      	str	r0, [r7, #12]
 8004c10:	60b9      	str	r1, [r7, #8]
 8004c12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	6a1b      	ldr	r3, [r3, #32]
 8004c18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	6a1b      	ldr	r3, [r3, #32]
 8004c1e:	f023 0201 	bic.w	r2, r3, #1
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	699b      	ldr	r3, [r3, #24]
 8004c2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004c2c:	693b      	ldr	r3, [r7, #16]
 8004c2e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	011b      	lsls	r3, r3, #4
 8004c38:	693a      	ldr	r2, [r7, #16]
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	f023 030a 	bic.w	r3, r3, #10
 8004c44:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004c46:	697a      	ldr	r2, [r7, #20]
 8004c48:	68bb      	ldr	r3, [r7, #8]
 8004c4a:	4313      	orrs	r3, r2
 8004c4c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	693a      	ldr	r2, [r7, #16]
 8004c52:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	697a      	ldr	r2, [r7, #20]
 8004c58:	621a      	str	r2, [r3, #32]
}
 8004c5a:	bf00      	nop
 8004c5c:	371c      	adds	r7, #28
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c64:	4770      	bx	lr

08004c66 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004c66:	b480      	push	{r7}
 8004c68:	b087      	sub	sp, #28
 8004c6a:	af00      	add	r7, sp, #0
 8004c6c:	60f8      	str	r0, [r7, #12]
 8004c6e:	60b9      	str	r1, [r7, #8]
 8004c70:	607a      	str	r2, [r7, #4]
 8004c72:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	6a1b      	ldr	r3, [r3, #32]
 8004c78:	f023 0210 	bic.w	r2, r3, #16
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	699b      	ldr	r3, [r3, #24]
 8004c84:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	6a1b      	ldr	r3, [r3, #32]
 8004c8a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c92:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	021b      	lsls	r3, r3, #8
 8004c98:	697a      	ldr	r2, [r7, #20]
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004ca4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	031b      	lsls	r3, r3, #12
 8004caa:	b29b      	uxth	r3, r3
 8004cac:	697a      	ldr	r2, [r7, #20]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004cb8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8004cba:	68bb      	ldr	r3, [r7, #8]
 8004cbc:	011b      	lsls	r3, r3, #4
 8004cbe:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8004cc2:	693a      	ldr	r2, [r7, #16]
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	697a      	ldr	r2, [r7, #20]
 8004ccc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	693a      	ldr	r2, [r7, #16]
 8004cd2:	621a      	str	r2, [r3, #32]
}
 8004cd4:	bf00      	nop
 8004cd6:	371c      	adds	r7, #28
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr

08004ce0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b087      	sub	sp, #28
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	60f8      	str	r0, [r7, #12]
 8004ce8:	60b9      	str	r1, [r7, #8]
 8004cea:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	6a1b      	ldr	r3, [r3, #32]
 8004cf0:	f023 0210 	bic.w	r2, r3, #16
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	699b      	ldr	r3, [r3, #24]
 8004cfc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	6a1b      	ldr	r3, [r3, #32]
 8004d02:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004d04:	697b      	ldr	r3, [r7, #20]
 8004d06:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004d0a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	031b      	lsls	r3, r3, #12
 8004d10:	697a      	ldr	r2, [r7, #20]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004d16:	693b      	ldr	r3, [r7, #16]
 8004d18:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004d1c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	011b      	lsls	r3, r3, #4
 8004d22:	693a      	ldr	r2, [r7, #16]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	697a      	ldr	r2, [r7, #20]
 8004d2c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	693a      	ldr	r2, [r7, #16]
 8004d32:	621a      	str	r2, [r3, #32]
}
 8004d34:	bf00      	nop
 8004d36:	371c      	adds	r7, #28
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr

08004d40 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b087      	sub	sp, #28
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	60b9      	str	r1, [r7, #8]
 8004d4a:	607a      	str	r2, [r7, #4]
 8004d4c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	6a1b      	ldr	r3, [r3, #32]
 8004d52:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	69db      	ldr	r3, [r3, #28]
 8004d5e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	6a1b      	ldr	r3, [r3, #32]
 8004d64:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8004d66:	697b      	ldr	r3, [r7, #20]
 8004d68:	f023 0303 	bic.w	r3, r3, #3
 8004d6c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 8004d6e:	697a      	ldr	r2, [r7, #20]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d7c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	011b      	lsls	r3, r3, #4
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	697a      	ldr	r2, [r7, #20]
 8004d86:	4313      	orrs	r3, r2
 8004d88:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8004d90:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	021b      	lsls	r3, r3, #8
 8004d96:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8004d9a:	693a      	ldr	r2, [r7, #16]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	697a      	ldr	r2, [r7, #20]
 8004da4:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	693a      	ldr	r2, [r7, #16]
 8004daa:	621a      	str	r2, [r3, #32]
}
 8004dac:	bf00      	nop
 8004dae:	371c      	adds	r7, #28
 8004db0:	46bd      	mov	sp, r7
 8004db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db6:	4770      	bx	lr

08004db8 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8004db8:	b480      	push	{r7}
 8004dba:	b087      	sub	sp, #28
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	60f8      	str	r0, [r7, #12]
 8004dc0:	60b9      	str	r1, [r7, #8]
 8004dc2:	607a      	str	r2, [r7, #4]
 8004dc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6a1b      	ldr	r3, [r3, #32]
 8004dca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	69db      	ldr	r3, [r3, #28]
 8004dd6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	6a1b      	ldr	r3, [r3, #32]
 8004ddc:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8004dde:	697b      	ldr	r3, [r7, #20]
 8004de0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004de4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	021b      	lsls	r3, r3, #8
 8004dea:	697a      	ldr	r2, [r7, #20]
 8004dec:	4313      	orrs	r3, r2
 8004dee:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004df6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	031b      	lsls	r3, r3, #12
 8004dfc:	b29b      	uxth	r3, r3
 8004dfe:	697a      	ldr	r2, [r7, #20]
 8004e00:	4313      	orrs	r3, r2
 8004e02:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8004e0a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8004e0c:	68bb      	ldr	r3, [r7, #8]
 8004e0e:	031b      	lsls	r3, r3, #12
 8004e10:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8004e14:	693a      	ldr	r2, [r7, #16]
 8004e16:	4313      	orrs	r3, r2
 8004e18:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	697a      	ldr	r2, [r7, #20]
 8004e1e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	693a      	ldr	r2, [r7, #16]
 8004e24:	621a      	str	r2, [r3, #32]
}
 8004e26:	bf00      	nop
 8004e28:	371c      	adds	r7, #28
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e30:	4770      	bx	lr

08004e32 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e32:	b480      	push	{r7}
 8004e34:	b085      	sub	sp, #20
 8004e36:	af00      	add	r7, sp, #0
 8004e38:	6078      	str	r0, [r7, #4]
 8004e3a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	689b      	ldr	r3, [r3, #8]
 8004e40:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e48:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e4a:	683a      	ldr	r2, [r7, #0]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	4313      	orrs	r3, r2
 8004e50:	f043 0307 	orr.w	r3, r3, #7
 8004e54:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	68fa      	ldr	r2, [r7, #12]
 8004e5a:	609a      	str	r2, [r3, #8]
}
 8004e5c:	bf00      	nop
 8004e5e:	3714      	adds	r7, #20
 8004e60:	46bd      	mov	sp, r7
 8004e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e66:	4770      	bx	lr

08004e68 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004e68:	b480      	push	{r7}
 8004e6a:	b087      	sub	sp, #28
 8004e6c:	af00      	add	r7, sp, #0
 8004e6e:	60f8      	str	r0, [r7, #12]
 8004e70:	60b9      	str	r1, [r7, #8]
 8004e72:	607a      	str	r2, [r7, #4]
 8004e74:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e82:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004e84:	683b      	ldr	r3, [r7, #0]
 8004e86:	021a      	lsls	r2, r3, #8
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	431a      	orrs	r2, r3
 8004e8c:	68bb      	ldr	r3, [r7, #8]
 8004e8e:	4313      	orrs	r3, r2
 8004e90:	697a      	ldr	r2, [r7, #20]
 8004e92:	4313      	orrs	r3, r2
 8004e94:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	697a      	ldr	r2, [r7, #20]
 8004e9a:	609a      	str	r2, [r3, #8]
}
 8004e9c:	bf00      	nop
 8004e9e:	371c      	adds	r7, #28
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr

08004ea8 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ea8:	b480      	push	{r7}
 8004eaa:	b087      	sub	sp, #28
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	60f8      	str	r0, [r7, #12]
 8004eb0:	60b9      	str	r1, [r7, #8]
 8004eb2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004eb4:	68bb      	ldr	r3, [r7, #8]
 8004eb6:	f003 031f 	and.w	r3, r3, #31
 8004eba:	2201      	movs	r2, #1
 8004ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ec0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	6a1a      	ldr	r2, [r3, #32]
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	43db      	mvns	r3, r3
 8004eca:	401a      	ands	r2, r3
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	6a1a      	ldr	r2, [r3, #32]
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	f003 031f 	and.w	r3, r3, #31
 8004eda:	6879      	ldr	r1, [r7, #4]
 8004edc:	fa01 f303 	lsl.w	r3, r1, r3
 8004ee0:	431a      	orrs	r2, r3
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	621a      	str	r2, [r3, #32]
}
 8004ee6:	bf00      	nop
 8004ee8:	371c      	adds	r7, #28
 8004eea:	46bd      	mov	sp, r7
 8004eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef0:	4770      	bx	lr
	...

08004ef4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b085      	sub	sp, #20
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
 8004efc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f04:	2b01      	cmp	r3, #1
 8004f06:	d101      	bne.n	8004f0c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f08:	2302      	movs	r3, #2
 8004f0a:	e05a      	b.n	8004fc2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	2202      	movs	r2, #2
 8004f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	689b      	ldr	r3, [r3, #8]
 8004f2a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f32:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f34:	683b      	ldr	r3, [r7, #0]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	68fa      	ldr	r2, [r7, #12]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	68fa      	ldr	r2, [r7, #12]
 8004f44:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	4a21      	ldr	r2, [pc, #132]	; (8004fd0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004f4c:	4293      	cmp	r3, r2
 8004f4e:	d022      	beq.n	8004f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f58:	d01d      	beq.n	8004f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	4a1d      	ldr	r2, [pc, #116]	; (8004fd4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d018      	beq.n	8004f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4a1b      	ldr	r2, [pc, #108]	; (8004fd8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004f6a:	4293      	cmp	r3, r2
 8004f6c:	d013      	beq.n	8004f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4a1a      	ldr	r2, [pc, #104]	; (8004fdc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004f74:	4293      	cmp	r3, r2
 8004f76:	d00e      	beq.n	8004f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a18      	ldr	r2, [pc, #96]	; (8004fe0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d009      	beq.n	8004f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a17      	ldr	r2, [pc, #92]	; (8004fe4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004f88:	4293      	cmp	r3, r2
 8004f8a:	d004      	beq.n	8004f96 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a15      	ldr	r2, [pc, #84]	; (8004fe8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004f92:	4293      	cmp	r3, r2
 8004f94:	d10c      	bne.n	8004fb0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004f9c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004f9e:	683b      	ldr	r3, [r7, #0]
 8004fa0:	685b      	ldr	r3, [r3, #4]
 8004fa2:	68ba      	ldr	r2, [r7, #8]
 8004fa4:	4313      	orrs	r3, r2
 8004fa6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	68ba      	ldr	r2, [r7, #8]
 8004fae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2200      	movs	r2, #0
 8004fbc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004fc0:	2300      	movs	r3, #0
}
 8004fc2:	4618      	mov	r0, r3
 8004fc4:	3714      	adds	r7, #20
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fcc:	4770      	bx	lr
 8004fce:	bf00      	nop
 8004fd0:	40010000 	.word	0x40010000
 8004fd4:	40000400 	.word	0x40000400
 8004fd8:	40000800 	.word	0x40000800
 8004fdc:	40000c00 	.word	0x40000c00
 8004fe0:	40010400 	.word	0x40010400
 8004fe4:	40014000 	.word	0x40014000
 8004fe8:	40001800 	.word	0x40001800

08004fec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b083      	sub	sp, #12
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004ff4:	bf00      	nop
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005000:	b480      	push	{r7}
 8005002:	b083      	sub	sp, #12
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005008:	bf00      	nop
 800500a:	370c      	adds	r7, #12
 800500c:	46bd      	mov	sp, r7
 800500e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005012:	4770      	bx	lr

08005014 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b082      	sub	sp, #8
 8005018:	af00      	add	r7, sp, #0
 800501a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d101      	bne.n	8005026 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e03f      	b.n	80050a6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800502c:	b2db      	uxtb	r3, r3
 800502e:	2b00      	cmp	r3, #0
 8005030:	d106      	bne.n	8005040 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	2200      	movs	r2, #0
 8005036:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800503a:	6878      	ldr	r0, [r7, #4]
 800503c:	f7fc fe4a 	bl	8001cd4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2224      	movs	r2, #36	; 0x24
 8005044:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	68da      	ldr	r2, [r3, #12]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005056:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	f000 fd7b 	bl	8005b54 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	691a      	ldr	r2, [r3, #16]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800506c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	695a      	ldr	r2, [r3, #20]
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800507c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	68da      	ldr	r2, [r3, #12]
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800508c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2220      	movs	r2, #32
 8005098:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2220      	movs	r2, #32
 80050a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80050a4:	2300      	movs	r3, #0
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3708      	adds	r7, #8
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}

080050ae <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80050ae:	b580      	push	{r7, lr}
 80050b0:	b08a      	sub	sp, #40	; 0x28
 80050b2:	af02      	add	r7, sp, #8
 80050b4:	60f8      	str	r0, [r7, #12]
 80050b6:	60b9      	str	r1, [r7, #8]
 80050b8:	603b      	str	r3, [r7, #0]
 80050ba:	4613      	mov	r3, r2
 80050bc:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80050be:	2300      	movs	r3, #0
 80050c0:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	2b20      	cmp	r3, #32
 80050cc:	d17c      	bne.n	80051c8 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d002      	beq.n	80050da <HAL_UART_Transmit+0x2c>
 80050d4:	88fb      	ldrh	r3, [r7, #6]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d101      	bne.n	80050de <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	e075      	b.n	80051ca <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050e4:	2b01      	cmp	r3, #1
 80050e6:	d101      	bne.n	80050ec <HAL_UART_Transmit+0x3e>
 80050e8:	2302      	movs	r3, #2
 80050ea:	e06e      	b.n	80051ca <HAL_UART_Transmit+0x11c>
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	2201      	movs	r2, #1
 80050f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2200      	movs	r2, #0
 80050f8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	2221      	movs	r2, #33	; 0x21
 80050fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005102:	f7fc fec7 	bl	8001e94 <HAL_GetTick>
 8005106:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	88fa      	ldrh	r2, [r7, #6]
 800510c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	88fa      	ldrh	r2, [r7, #6]
 8005112:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800511c:	d108      	bne.n	8005130 <HAL_UART_Transmit+0x82>
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	2b00      	cmp	r3, #0
 8005124:	d104      	bne.n	8005130 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005126:	2300      	movs	r3, #0
 8005128:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800512a:	68bb      	ldr	r3, [r7, #8]
 800512c:	61bb      	str	r3, [r7, #24]
 800512e:	e003      	b.n	8005138 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005130:	68bb      	ldr	r3, [r7, #8]
 8005132:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005134:	2300      	movs	r3, #0
 8005136:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2200      	movs	r2, #0
 800513c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005140:	e02a      	b.n	8005198 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	9300      	str	r3, [sp, #0]
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	2200      	movs	r2, #0
 800514a:	2180      	movs	r1, #128	; 0x80
 800514c:	68f8      	ldr	r0, [r7, #12]
 800514e:	f000 faf9 	bl	8005744 <UART_WaitOnFlagUntilTimeout>
 8005152:	4603      	mov	r3, r0
 8005154:	2b00      	cmp	r3, #0
 8005156:	d001      	beq.n	800515c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005158:	2303      	movs	r3, #3
 800515a:	e036      	b.n	80051ca <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d10b      	bne.n	800517a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005162:	69bb      	ldr	r3, [r7, #24]
 8005164:	881b      	ldrh	r3, [r3, #0]
 8005166:	461a      	mov	r2, r3
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005170:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005172:	69bb      	ldr	r3, [r7, #24]
 8005174:	3302      	adds	r3, #2
 8005176:	61bb      	str	r3, [r7, #24]
 8005178:	e007      	b.n	800518a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800517a:	69fb      	ldr	r3, [r7, #28]
 800517c:	781a      	ldrb	r2, [r3, #0]
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005184:	69fb      	ldr	r3, [r7, #28]
 8005186:	3301      	adds	r3, #1
 8005188:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800518e:	b29b      	uxth	r3, r3
 8005190:	3b01      	subs	r3, #1
 8005192:	b29a      	uxth	r2, r3
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800519c:	b29b      	uxth	r3, r3
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d1cf      	bne.n	8005142 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	9300      	str	r3, [sp, #0]
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	2200      	movs	r2, #0
 80051aa:	2140      	movs	r1, #64	; 0x40
 80051ac:	68f8      	ldr	r0, [r7, #12]
 80051ae:	f000 fac9 	bl	8005744 <UART_WaitOnFlagUntilTimeout>
 80051b2:	4603      	mov	r3, r0
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d001      	beq.n	80051bc <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80051b8:	2303      	movs	r3, #3
 80051ba:	e006      	b.n	80051ca <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	2220      	movs	r2, #32
 80051c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80051c4:	2300      	movs	r3, #0
 80051c6:	e000      	b.n	80051ca <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80051c8:	2302      	movs	r3, #2
  }
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3720      	adds	r7, #32
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}
	...

080051d4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b0ba      	sub	sp, #232	; 0xe8
 80051d8:	af00      	add	r7, sp, #0
 80051da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	68db      	ldr	r3, [r3, #12]
 80051ec:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	695b      	ldr	r3, [r3, #20]
 80051f6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80051fa:	2300      	movs	r3, #0
 80051fc:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005200:	2300      	movs	r3, #0
 8005202:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005206:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800520a:	f003 030f 	and.w	r3, r3, #15
 800520e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005212:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005216:	2b00      	cmp	r3, #0
 8005218:	d10f      	bne.n	800523a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800521a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800521e:	f003 0320 	and.w	r3, r3, #32
 8005222:	2b00      	cmp	r3, #0
 8005224:	d009      	beq.n	800523a <HAL_UART_IRQHandler+0x66>
 8005226:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800522a:	f003 0320 	and.w	r3, r3, #32
 800522e:	2b00      	cmp	r3, #0
 8005230:	d003      	beq.n	800523a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f000 fbd3 	bl	80059de <UART_Receive_IT>
      return;
 8005238:	e256      	b.n	80056e8 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800523a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800523e:	2b00      	cmp	r3, #0
 8005240:	f000 80de 	beq.w	8005400 <HAL_UART_IRQHandler+0x22c>
 8005244:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005248:	f003 0301 	and.w	r3, r3, #1
 800524c:	2b00      	cmp	r3, #0
 800524e:	d106      	bne.n	800525e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005250:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005254:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005258:	2b00      	cmp	r3, #0
 800525a:	f000 80d1 	beq.w	8005400 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800525e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005262:	f003 0301 	and.w	r3, r3, #1
 8005266:	2b00      	cmp	r3, #0
 8005268:	d00b      	beq.n	8005282 <HAL_UART_IRQHandler+0xae>
 800526a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800526e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005272:	2b00      	cmp	r3, #0
 8005274:	d005      	beq.n	8005282 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800527a:	f043 0201 	orr.w	r2, r3, #1
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005282:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005286:	f003 0304 	and.w	r3, r3, #4
 800528a:	2b00      	cmp	r3, #0
 800528c:	d00b      	beq.n	80052a6 <HAL_UART_IRQHandler+0xd2>
 800528e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005292:	f003 0301 	and.w	r3, r3, #1
 8005296:	2b00      	cmp	r3, #0
 8005298:	d005      	beq.n	80052a6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800529e:	f043 0202 	orr.w	r2, r3, #2
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80052a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052aa:	f003 0302 	and.w	r3, r3, #2
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d00b      	beq.n	80052ca <HAL_UART_IRQHandler+0xf6>
 80052b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80052b6:	f003 0301 	and.w	r3, r3, #1
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d005      	beq.n	80052ca <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052c2:	f043 0204 	orr.w	r2, r3, #4
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80052ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80052ce:	f003 0308 	and.w	r3, r3, #8
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d011      	beq.n	80052fa <HAL_UART_IRQHandler+0x126>
 80052d6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80052da:	f003 0320 	and.w	r3, r3, #32
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d105      	bne.n	80052ee <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80052e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80052e6:	f003 0301 	and.w	r3, r3, #1
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d005      	beq.n	80052fa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f2:	f043 0208 	orr.w	r2, r3, #8
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052fe:	2b00      	cmp	r3, #0
 8005300:	f000 81ed 	beq.w	80056de <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005304:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005308:	f003 0320 	and.w	r3, r3, #32
 800530c:	2b00      	cmp	r3, #0
 800530e:	d008      	beq.n	8005322 <HAL_UART_IRQHandler+0x14e>
 8005310:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005314:	f003 0320 	and.w	r3, r3, #32
 8005318:	2b00      	cmp	r3, #0
 800531a:	d002      	beq.n	8005322 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800531c:	6878      	ldr	r0, [r7, #4]
 800531e:	f000 fb5e 	bl	80059de <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	695b      	ldr	r3, [r3, #20]
 8005328:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800532c:	2b40      	cmp	r3, #64	; 0x40
 800532e:	bf0c      	ite	eq
 8005330:	2301      	moveq	r3, #1
 8005332:	2300      	movne	r3, #0
 8005334:	b2db      	uxtb	r3, r3
 8005336:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800533e:	f003 0308 	and.w	r3, r3, #8
 8005342:	2b00      	cmp	r3, #0
 8005344:	d103      	bne.n	800534e <HAL_UART_IRQHandler+0x17a>
 8005346:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800534a:	2b00      	cmp	r3, #0
 800534c:	d04f      	beq.n	80053ee <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f000 fa66 	bl	8005820 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	695b      	ldr	r3, [r3, #20]
 800535a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800535e:	2b40      	cmp	r3, #64	; 0x40
 8005360:	d141      	bne.n	80053e6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	3314      	adds	r3, #20
 8005368:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800536c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005370:	e853 3f00 	ldrex	r3, [r3]
 8005374:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005378:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800537c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005380:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	3314      	adds	r3, #20
 800538a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800538e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005392:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005396:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800539a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800539e:	e841 2300 	strex	r3, r2, [r1]
 80053a2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80053a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d1d9      	bne.n	8005362 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d013      	beq.n	80053de <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ba:	4a7d      	ldr	r2, [pc, #500]	; (80055b0 <HAL_UART_IRQHandler+0x3dc>)
 80053bc:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053c2:	4618      	mov	r0, r3
 80053c4:	f7fd f81e 	bl	8002404 <HAL_DMA_Abort_IT>
 80053c8:	4603      	mov	r3, r0
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d016      	beq.n	80053fc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053d4:	687a      	ldr	r2, [r7, #4]
 80053d6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80053d8:	4610      	mov	r0, r2
 80053da:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053dc:	e00e      	b.n	80053fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	f000 f99a 	bl	8005718 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053e4:	e00a      	b.n	80053fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f000 f996 	bl	8005718 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053ec:	e006      	b.n	80053fc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f000 f992 	bl	8005718 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2200      	movs	r2, #0
 80053f8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80053fa:	e170      	b.n	80056de <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053fc:	bf00      	nop
    return;
 80053fe:	e16e      	b.n	80056de <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005404:	2b01      	cmp	r3, #1
 8005406:	f040 814a 	bne.w	800569e <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800540a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800540e:	f003 0310 	and.w	r3, r3, #16
 8005412:	2b00      	cmp	r3, #0
 8005414:	f000 8143 	beq.w	800569e <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005418:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800541c:	f003 0310 	and.w	r3, r3, #16
 8005420:	2b00      	cmp	r3, #0
 8005422:	f000 813c 	beq.w	800569e <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005426:	2300      	movs	r3, #0
 8005428:	60bb      	str	r3, [r7, #8]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	60bb      	str	r3, [r7, #8]
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	685b      	ldr	r3, [r3, #4]
 8005438:	60bb      	str	r3, [r7, #8]
 800543a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	695b      	ldr	r3, [r3, #20]
 8005442:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005446:	2b40      	cmp	r3, #64	; 0x40
 8005448:	f040 80b4 	bne.w	80055b4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005458:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800545c:	2b00      	cmp	r3, #0
 800545e:	f000 8140 	beq.w	80056e2 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005466:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800546a:	429a      	cmp	r2, r3
 800546c:	f080 8139 	bcs.w	80056e2 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005476:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800547c:	69db      	ldr	r3, [r3, #28]
 800547e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005482:	f000 8088 	beq.w	8005596 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	330c      	adds	r3, #12
 800548c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005490:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005494:	e853 3f00 	ldrex	r3, [r3]
 8005498:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800549c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80054a0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	330c      	adds	r3, #12
 80054ae:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80054b2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80054b6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054ba:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80054be:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80054c2:	e841 2300 	strex	r3, r2, [r1]
 80054c6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80054ca:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d1d9      	bne.n	8005486 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	3314      	adds	r3, #20
 80054d8:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054da:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80054dc:	e853 3f00 	ldrex	r3, [r3]
 80054e0:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80054e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80054e4:	f023 0301 	bic.w	r3, r3, #1
 80054e8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	3314      	adds	r3, #20
 80054f2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80054f6:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80054fa:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054fc:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80054fe:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005502:	e841 2300 	strex	r3, r2, [r1]
 8005506:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005508:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800550a:	2b00      	cmp	r3, #0
 800550c:	d1e1      	bne.n	80054d2 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	3314      	adds	r3, #20
 8005514:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005516:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005518:	e853 3f00 	ldrex	r3, [r3]
 800551c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800551e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005520:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005524:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	3314      	adds	r3, #20
 800552e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005532:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005534:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005536:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005538:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800553a:	e841 2300 	strex	r3, r2, [r1]
 800553e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005540:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005542:	2b00      	cmp	r3, #0
 8005544:	d1e3      	bne.n	800550e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	2220      	movs	r2, #32
 800554a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	330c      	adds	r3, #12
 800555a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800555c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800555e:	e853 3f00 	ldrex	r3, [r3]
 8005562:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005564:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005566:	f023 0310 	bic.w	r3, r3, #16
 800556a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	330c      	adds	r3, #12
 8005574:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005578:	65ba      	str	r2, [r7, #88]	; 0x58
 800557a:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800557c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800557e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005580:	e841 2300 	strex	r3, r2, [r1]
 8005584:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005586:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005588:	2b00      	cmp	r3, #0
 800558a:	d1e3      	bne.n	8005554 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005590:	4618      	mov	r0, r3
 8005592:	f7fc fec7 	bl	8002324 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800559e:	b29b      	uxth	r3, r3
 80055a0:	1ad3      	subs	r3, r2, r3
 80055a2:	b29b      	uxth	r3, r3
 80055a4:	4619      	mov	r1, r3
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f000 f8c0 	bl	800572c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80055ac:	e099      	b.n	80056e2 <HAL_UART_IRQHandler+0x50e>
 80055ae:	bf00      	nop
 80055b0:	080058e7 	.word	0x080058e7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055bc:	b29b      	uxth	r3, r3
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055c8:	b29b      	uxth	r3, r3
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	f000 808b 	beq.w	80056e6 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 80055d0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	f000 8086 	beq.w	80056e6 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	330c      	adds	r3, #12
 80055e0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80055e4:	e853 3f00 	ldrex	r3, [r3]
 80055e8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80055ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80055ec:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80055f0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	330c      	adds	r3, #12
 80055fa:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80055fe:	647a      	str	r2, [r7, #68]	; 0x44
 8005600:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005602:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005604:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005606:	e841 2300 	strex	r3, r2, [r1]
 800560a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800560c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800560e:	2b00      	cmp	r3, #0
 8005610:	d1e3      	bne.n	80055da <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	3314      	adds	r3, #20
 8005618:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800561a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800561c:	e853 3f00 	ldrex	r3, [r3]
 8005620:	623b      	str	r3, [r7, #32]
   return(result);
 8005622:	6a3b      	ldr	r3, [r7, #32]
 8005624:	f023 0301 	bic.w	r3, r3, #1
 8005628:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	3314      	adds	r3, #20
 8005632:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005636:	633a      	str	r2, [r7, #48]	; 0x30
 8005638:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800563a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800563c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800563e:	e841 2300 	strex	r3, r2, [r1]
 8005642:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005646:	2b00      	cmp	r3, #0
 8005648:	d1e3      	bne.n	8005612 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2220      	movs	r2, #32
 800564e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	330c      	adds	r3, #12
 800565e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	e853 3f00 	ldrex	r3, [r3]
 8005666:	60fb      	str	r3, [r7, #12]
   return(result);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	f023 0310 	bic.w	r3, r3, #16
 800566e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	330c      	adds	r3, #12
 8005678:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800567c:	61fa      	str	r2, [r7, #28]
 800567e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005680:	69b9      	ldr	r1, [r7, #24]
 8005682:	69fa      	ldr	r2, [r7, #28]
 8005684:	e841 2300 	strex	r3, r2, [r1]
 8005688:	617b      	str	r3, [r7, #20]
   return(result);
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d1e3      	bne.n	8005658 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005690:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005694:	4619      	mov	r1, r3
 8005696:	6878      	ldr	r0, [r7, #4]
 8005698:	f000 f848 	bl	800572c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800569c:	e023      	b.n	80056e6 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800569e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d009      	beq.n	80056be <HAL_UART_IRQHandler+0x4ea>
 80056aa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d003      	beq.n	80056be <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80056b6:	6878      	ldr	r0, [r7, #4]
 80056b8:	f000 f929 	bl	800590e <UART_Transmit_IT>
    return;
 80056bc:	e014      	b.n	80056e8 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80056be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80056c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d00e      	beq.n	80056e8 <HAL_UART_IRQHandler+0x514>
 80056ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80056ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d008      	beq.n	80056e8 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80056d6:	6878      	ldr	r0, [r7, #4]
 80056d8:	f000 f969 	bl	80059ae <UART_EndTransmit_IT>
    return;
 80056dc:	e004      	b.n	80056e8 <HAL_UART_IRQHandler+0x514>
    return;
 80056de:	bf00      	nop
 80056e0:	e002      	b.n	80056e8 <HAL_UART_IRQHandler+0x514>
      return;
 80056e2:	bf00      	nop
 80056e4:	e000      	b.n	80056e8 <HAL_UART_IRQHandler+0x514>
      return;
 80056e6:	bf00      	nop
  }
}
 80056e8:	37e8      	adds	r7, #232	; 0xe8
 80056ea:	46bd      	mov	sp, r7
 80056ec:	bd80      	pop	{r7, pc}
 80056ee:	bf00      	nop

080056f0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80056f0:	b480      	push	{r7}
 80056f2:	b083      	sub	sp, #12
 80056f4:	af00      	add	r7, sp, #0
 80056f6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80056f8:	bf00      	nop
 80056fa:	370c      	adds	r7, #12
 80056fc:	46bd      	mov	sp, r7
 80056fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005702:	4770      	bx	lr

08005704 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005704:	b480      	push	{r7}
 8005706:	b083      	sub	sp, #12
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800570c:	bf00      	nop
 800570e:	370c      	adds	r7, #12
 8005710:	46bd      	mov	sp, r7
 8005712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005716:	4770      	bx	lr

08005718 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005718:	b480      	push	{r7}
 800571a:	b083      	sub	sp, #12
 800571c:	af00      	add	r7, sp, #0
 800571e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005720:	bf00      	nop
 8005722:	370c      	adds	r7, #12
 8005724:	46bd      	mov	sp, r7
 8005726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800572a:	4770      	bx	lr

0800572c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
 8005734:	460b      	mov	r3, r1
 8005736:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005738:	bf00      	nop
 800573a:	370c      	adds	r7, #12
 800573c:	46bd      	mov	sp, r7
 800573e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005742:	4770      	bx	lr

08005744 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b090      	sub	sp, #64	; 0x40
 8005748:	af00      	add	r7, sp, #0
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	603b      	str	r3, [r7, #0]
 8005750:	4613      	mov	r3, r2
 8005752:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005754:	e050      	b.n	80057f8 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005756:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005758:	f1b3 3fff 	cmp.w	r3, #4294967295
 800575c:	d04c      	beq.n	80057f8 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800575e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005760:	2b00      	cmp	r3, #0
 8005762:	d007      	beq.n	8005774 <UART_WaitOnFlagUntilTimeout+0x30>
 8005764:	f7fc fb96 	bl	8001e94 <HAL_GetTick>
 8005768:	4602      	mov	r2, r0
 800576a:	683b      	ldr	r3, [r7, #0]
 800576c:	1ad3      	subs	r3, r2, r3
 800576e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005770:	429a      	cmp	r2, r3
 8005772:	d241      	bcs.n	80057f8 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	330c      	adds	r3, #12
 800577a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800577c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800577e:	e853 3f00 	ldrex	r3, [r3]
 8005782:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005786:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800578a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	330c      	adds	r3, #12
 8005792:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005794:	637a      	str	r2, [r7, #52]	; 0x34
 8005796:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005798:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800579a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800579c:	e841 2300 	strex	r3, r2, [r1]
 80057a0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80057a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d1e5      	bne.n	8005774 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	3314      	adds	r3, #20
 80057ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b0:	697b      	ldr	r3, [r7, #20]
 80057b2:	e853 3f00 	ldrex	r3, [r3]
 80057b6:	613b      	str	r3, [r7, #16]
   return(result);
 80057b8:	693b      	ldr	r3, [r7, #16]
 80057ba:	f023 0301 	bic.w	r3, r3, #1
 80057be:	63bb      	str	r3, [r7, #56]	; 0x38
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	3314      	adds	r3, #20
 80057c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80057c8:	623a      	str	r2, [r7, #32]
 80057ca:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057cc:	69f9      	ldr	r1, [r7, #28]
 80057ce:	6a3a      	ldr	r2, [r7, #32]
 80057d0:	e841 2300 	strex	r3, r2, [r1]
 80057d4:	61bb      	str	r3, [r7, #24]
   return(result);
 80057d6:	69bb      	ldr	r3, [r7, #24]
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d1e5      	bne.n	80057a8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	2220      	movs	r2, #32
 80057e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	2220      	movs	r2, #32
 80057e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	2200      	movs	r2, #0
 80057f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80057f4:	2303      	movs	r3, #3
 80057f6:	e00f      	b.n	8005818 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	681a      	ldr	r2, [r3, #0]
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	4013      	ands	r3, r2
 8005802:	68ba      	ldr	r2, [r7, #8]
 8005804:	429a      	cmp	r2, r3
 8005806:	bf0c      	ite	eq
 8005808:	2301      	moveq	r3, #1
 800580a:	2300      	movne	r3, #0
 800580c:	b2db      	uxtb	r3, r3
 800580e:	461a      	mov	r2, r3
 8005810:	79fb      	ldrb	r3, [r7, #7]
 8005812:	429a      	cmp	r2, r3
 8005814:	d09f      	beq.n	8005756 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005816:	2300      	movs	r3, #0
}
 8005818:	4618      	mov	r0, r3
 800581a:	3740      	adds	r7, #64	; 0x40
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}

08005820 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005820:	b480      	push	{r7}
 8005822:	b095      	sub	sp, #84	; 0x54
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	330c      	adds	r3, #12
 800582e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005830:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005832:	e853 3f00 	ldrex	r3, [r3]
 8005836:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800583a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800583e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	330c      	adds	r3, #12
 8005846:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005848:	643a      	str	r2, [r7, #64]	; 0x40
 800584a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800584c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800584e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005850:	e841 2300 	strex	r3, r2, [r1]
 8005854:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005858:	2b00      	cmp	r3, #0
 800585a:	d1e5      	bne.n	8005828 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	3314      	adds	r3, #20
 8005862:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005864:	6a3b      	ldr	r3, [r7, #32]
 8005866:	e853 3f00 	ldrex	r3, [r3]
 800586a:	61fb      	str	r3, [r7, #28]
   return(result);
 800586c:	69fb      	ldr	r3, [r7, #28]
 800586e:	f023 0301 	bic.w	r3, r3, #1
 8005872:	64bb      	str	r3, [r7, #72]	; 0x48
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	3314      	adds	r3, #20
 800587a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800587c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800587e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005880:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005882:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005884:	e841 2300 	strex	r3, r2, [r1]
 8005888:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800588a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800588c:	2b00      	cmp	r3, #0
 800588e:	d1e5      	bne.n	800585c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005894:	2b01      	cmp	r3, #1
 8005896:	d119      	bne.n	80058cc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	330c      	adds	r3, #12
 800589e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	e853 3f00 	ldrex	r3, [r3]
 80058a6:	60bb      	str	r3, [r7, #8]
   return(result);
 80058a8:	68bb      	ldr	r3, [r7, #8]
 80058aa:	f023 0310 	bic.w	r3, r3, #16
 80058ae:	647b      	str	r3, [r7, #68]	; 0x44
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	330c      	adds	r3, #12
 80058b6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80058b8:	61ba      	str	r2, [r7, #24]
 80058ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058bc:	6979      	ldr	r1, [r7, #20]
 80058be:	69ba      	ldr	r2, [r7, #24]
 80058c0:	e841 2300 	strex	r3, r2, [r1]
 80058c4:	613b      	str	r3, [r7, #16]
   return(result);
 80058c6:	693b      	ldr	r3, [r7, #16]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d1e5      	bne.n	8005898 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2220      	movs	r2, #32
 80058d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2200      	movs	r2, #0
 80058d8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80058da:	bf00      	nop
 80058dc:	3754      	adds	r7, #84	; 0x54
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr

080058e6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80058e6:	b580      	push	{r7, lr}
 80058e8:	b084      	sub	sp, #16
 80058ea:	af00      	add	r7, sp, #0
 80058ec:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058f2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	2200      	movs	r2, #0
 80058f8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	2200      	movs	r2, #0
 80058fe:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005900:	68f8      	ldr	r0, [r7, #12]
 8005902:	f7ff ff09 	bl	8005718 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005906:	bf00      	nop
 8005908:	3710      	adds	r7, #16
 800590a:	46bd      	mov	sp, r7
 800590c:	bd80      	pop	{r7, pc}

0800590e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800590e:	b480      	push	{r7}
 8005910:	b085      	sub	sp, #20
 8005912:	af00      	add	r7, sp, #0
 8005914:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800591c:	b2db      	uxtb	r3, r3
 800591e:	2b21      	cmp	r3, #33	; 0x21
 8005920:	d13e      	bne.n	80059a0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	689b      	ldr	r3, [r3, #8]
 8005926:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800592a:	d114      	bne.n	8005956 <UART_Transmit_IT+0x48>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	691b      	ldr	r3, [r3, #16]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d110      	bne.n	8005956 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	6a1b      	ldr	r3, [r3, #32]
 8005938:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800593a:	68fb      	ldr	r3, [r7, #12]
 800593c:	881b      	ldrh	r3, [r3, #0]
 800593e:	461a      	mov	r2, r3
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005948:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6a1b      	ldr	r3, [r3, #32]
 800594e:	1c9a      	adds	r2, r3, #2
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	621a      	str	r2, [r3, #32]
 8005954:	e008      	b.n	8005968 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	6a1b      	ldr	r3, [r3, #32]
 800595a:	1c59      	adds	r1, r3, #1
 800595c:	687a      	ldr	r2, [r7, #4]
 800595e:	6211      	str	r1, [r2, #32]
 8005960:	781a      	ldrb	r2, [r3, #0]
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800596c:	b29b      	uxth	r3, r3
 800596e:	3b01      	subs	r3, #1
 8005970:	b29b      	uxth	r3, r3
 8005972:	687a      	ldr	r2, [r7, #4]
 8005974:	4619      	mov	r1, r3
 8005976:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005978:	2b00      	cmp	r3, #0
 800597a:	d10f      	bne.n	800599c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	68da      	ldr	r2, [r3, #12]
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800598a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	68da      	ldr	r2, [r3, #12]
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800599a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800599c:	2300      	movs	r3, #0
 800599e:	e000      	b.n	80059a2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80059a0:	2302      	movs	r3, #2
  }
}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3714      	adds	r7, #20
 80059a6:	46bd      	mov	sp, r7
 80059a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ac:	4770      	bx	lr

080059ae <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80059ae:	b580      	push	{r7, lr}
 80059b0:	b082      	sub	sp, #8
 80059b2:	af00      	add	r7, sp, #0
 80059b4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	68da      	ldr	r2, [r3, #12]
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80059c4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	2220      	movs	r2, #32
 80059ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80059ce:	6878      	ldr	r0, [r7, #4]
 80059d0:	f7ff fe8e 	bl	80056f0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80059d4:	2300      	movs	r3, #0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3708      	adds	r7, #8
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}

080059de <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80059de:	b580      	push	{r7, lr}
 80059e0:	b08c      	sub	sp, #48	; 0x30
 80059e2:	af00      	add	r7, sp, #0
 80059e4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	2b22      	cmp	r3, #34	; 0x22
 80059f0:	f040 80ab 	bne.w	8005b4a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059fc:	d117      	bne.n	8005a2e <UART_Receive_IT+0x50>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	691b      	ldr	r3, [r3, #16]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d113      	bne.n	8005a2e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005a06:	2300      	movs	r3, #0
 8005a08:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a0e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	685b      	ldr	r3, [r3, #4]
 8005a16:	b29b      	uxth	r3, r3
 8005a18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005a1c:	b29a      	uxth	r2, r3
 8005a1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a20:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a26:	1c9a      	adds	r2, r3, #2
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	629a      	str	r2, [r3, #40]	; 0x28
 8005a2c:	e026      	b.n	8005a7c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a32:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005a34:	2300      	movs	r3, #0
 8005a36:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	689b      	ldr	r3, [r3, #8]
 8005a3c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a40:	d007      	beq.n	8005a52 <UART_Receive_IT+0x74>
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d10a      	bne.n	8005a60 <UART_Receive_IT+0x82>
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	691b      	ldr	r3, [r3, #16]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d106      	bne.n	8005a60 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	b2da      	uxtb	r2, r3
 8005a5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a5c:	701a      	strb	r2, [r3, #0]
 8005a5e:	e008      	b.n	8005a72 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	685b      	ldr	r3, [r3, #4]
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005a6c:	b2da      	uxtb	r2, r3
 8005a6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a70:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a76:	1c5a      	adds	r2, r3, #1
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005a80:	b29b      	uxth	r3, r3
 8005a82:	3b01      	subs	r3, #1
 8005a84:	b29b      	uxth	r3, r3
 8005a86:	687a      	ldr	r2, [r7, #4]
 8005a88:	4619      	mov	r1, r3
 8005a8a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d15a      	bne.n	8005b46 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	68da      	ldr	r2, [r3, #12]
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	f022 0220 	bic.w	r2, r2, #32
 8005a9e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	68da      	ldr	r2, [r3, #12]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005aae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	695a      	ldr	r2, [r3, #20]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f022 0201 	bic.w	r2, r2, #1
 8005abe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2220      	movs	r2, #32
 8005ac4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d135      	bne.n	8005b3c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	330c      	adds	r3, #12
 8005adc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	e853 3f00 	ldrex	r3, [r3]
 8005ae4:	613b      	str	r3, [r7, #16]
   return(result);
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	f023 0310 	bic.w	r3, r3, #16
 8005aec:	627b      	str	r3, [r7, #36]	; 0x24
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	330c      	adds	r3, #12
 8005af4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005af6:	623a      	str	r2, [r7, #32]
 8005af8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005afa:	69f9      	ldr	r1, [r7, #28]
 8005afc:	6a3a      	ldr	r2, [r7, #32]
 8005afe:	e841 2300 	strex	r3, r2, [r1]
 8005b02:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d1e5      	bne.n	8005ad6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	f003 0310 	and.w	r3, r3, #16
 8005b14:	2b10      	cmp	r3, #16
 8005b16:	d10a      	bne.n	8005b2e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005b18:	2300      	movs	r3, #0
 8005b1a:	60fb      	str	r3, [r7, #12]
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	60fb      	str	r3, [r7, #12]
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	685b      	ldr	r3, [r3, #4]
 8005b2a:	60fb      	str	r3, [r7, #12]
 8005b2c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005b32:	4619      	mov	r1, r3
 8005b34:	6878      	ldr	r0, [r7, #4]
 8005b36:	f7ff fdf9 	bl	800572c <HAL_UARTEx_RxEventCallback>
 8005b3a:	e002      	b.n	8005b42 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005b3c:	6878      	ldr	r0, [r7, #4]
 8005b3e:	f7ff fde1 	bl	8005704 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005b42:	2300      	movs	r3, #0
 8005b44:	e002      	b.n	8005b4c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005b46:	2300      	movs	r3, #0
 8005b48:	e000      	b.n	8005b4c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005b4a:	2302      	movs	r3, #2
  }
}
 8005b4c:	4618      	mov	r0, r3
 8005b4e:	3730      	adds	r7, #48	; 0x30
 8005b50:	46bd      	mov	sp, r7
 8005b52:	bd80      	pop	{r7, pc}

08005b54 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005b54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005b58:	b0c0      	sub	sp, #256	; 0x100
 8005b5a:	af00      	add	r7, sp, #0
 8005b5c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	691b      	ldr	r3, [r3, #16]
 8005b68:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005b6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b70:	68d9      	ldr	r1, [r3, #12]
 8005b72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	ea40 0301 	orr.w	r3, r0, r1
 8005b7c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005b7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b82:	689a      	ldr	r2, [r3, #8]
 8005b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	431a      	orrs	r2, r3
 8005b8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b90:	695b      	ldr	r3, [r3, #20]
 8005b92:	431a      	orrs	r2, r3
 8005b94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005b98:	69db      	ldr	r3, [r3, #28]
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005ba0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	68db      	ldr	r3, [r3, #12]
 8005ba8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005bac:	f021 010c 	bic.w	r1, r1, #12
 8005bb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bb4:	681a      	ldr	r2, [r3, #0]
 8005bb6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8005bba:	430b      	orrs	r3, r1
 8005bbc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005bbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	695b      	ldr	r3, [r3, #20]
 8005bc6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005bca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bce:	6999      	ldr	r1, [r3, #24]
 8005bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bd4:	681a      	ldr	r2, [r3, #0]
 8005bd6:	ea40 0301 	orr.w	r3, r0, r1
 8005bda:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005bdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005be0:	681a      	ldr	r2, [r3, #0]
 8005be2:	4b8f      	ldr	r3, [pc, #572]	; (8005e20 <UART_SetConfig+0x2cc>)
 8005be4:	429a      	cmp	r2, r3
 8005be6:	d005      	beq.n	8005bf4 <UART_SetConfig+0xa0>
 8005be8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005bec:	681a      	ldr	r2, [r3, #0]
 8005bee:	4b8d      	ldr	r3, [pc, #564]	; (8005e24 <UART_SetConfig+0x2d0>)
 8005bf0:	429a      	cmp	r2, r3
 8005bf2:	d104      	bne.n	8005bfe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005bf4:	f7fd fd2c 	bl	8003650 <HAL_RCC_GetPCLK2Freq>
 8005bf8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8005bfc:	e003      	b.n	8005c06 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005bfe:	f7fd fd13 	bl	8003628 <HAL_RCC_GetPCLK1Freq>
 8005c02:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c0a:	69db      	ldr	r3, [r3, #28]
 8005c0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c10:	f040 810c 	bne.w	8005e2c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005c14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005c18:	2200      	movs	r2, #0
 8005c1a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8005c1e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005c22:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005c26:	4622      	mov	r2, r4
 8005c28:	462b      	mov	r3, r5
 8005c2a:	1891      	adds	r1, r2, r2
 8005c2c:	65b9      	str	r1, [r7, #88]	; 0x58
 8005c2e:	415b      	adcs	r3, r3
 8005c30:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005c32:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005c36:	4621      	mov	r1, r4
 8005c38:	eb12 0801 	adds.w	r8, r2, r1
 8005c3c:	4629      	mov	r1, r5
 8005c3e:	eb43 0901 	adc.w	r9, r3, r1
 8005c42:	f04f 0200 	mov.w	r2, #0
 8005c46:	f04f 0300 	mov.w	r3, #0
 8005c4a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005c4e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005c52:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005c56:	4690      	mov	r8, r2
 8005c58:	4699      	mov	r9, r3
 8005c5a:	4623      	mov	r3, r4
 8005c5c:	eb18 0303 	adds.w	r3, r8, r3
 8005c60:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005c64:	462b      	mov	r3, r5
 8005c66:	eb49 0303 	adc.w	r3, r9, r3
 8005c6a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8005c6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	2200      	movs	r2, #0
 8005c76:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8005c7a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8005c7e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005c82:	460b      	mov	r3, r1
 8005c84:	18db      	adds	r3, r3, r3
 8005c86:	653b      	str	r3, [r7, #80]	; 0x50
 8005c88:	4613      	mov	r3, r2
 8005c8a:	eb42 0303 	adc.w	r3, r2, r3
 8005c8e:	657b      	str	r3, [r7, #84]	; 0x54
 8005c90:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005c94:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005c98:	f7fb f806 	bl	8000ca8 <__aeabi_uldivmod>
 8005c9c:	4602      	mov	r2, r0
 8005c9e:	460b      	mov	r3, r1
 8005ca0:	4b61      	ldr	r3, [pc, #388]	; (8005e28 <UART_SetConfig+0x2d4>)
 8005ca2:	fba3 2302 	umull	r2, r3, r3, r2
 8005ca6:	095b      	lsrs	r3, r3, #5
 8005ca8:	011c      	lsls	r4, r3, #4
 8005caa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005cae:	2200      	movs	r2, #0
 8005cb0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005cb4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005cb8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8005cbc:	4642      	mov	r2, r8
 8005cbe:	464b      	mov	r3, r9
 8005cc0:	1891      	adds	r1, r2, r2
 8005cc2:	64b9      	str	r1, [r7, #72]	; 0x48
 8005cc4:	415b      	adcs	r3, r3
 8005cc6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005cc8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005ccc:	4641      	mov	r1, r8
 8005cce:	eb12 0a01 	adds.w	sl, r2, r1
 8005cd2:	4649      	mov	r1, r9
 8005cd4:	eb43 0b01 	adc.w	fp, r3, r1
 8005cd8:	f04f 0200 	mov.w	r2, #0
 8005cdc:	f04f 0300 	mov.w	r3, #0
 8005ce0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005ce4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005ce8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8005cec:	4692      	mov	sl, r2
 8005cee:	469b      	mov	fp, r3
 8005cf0:	4643      	mov	r3, r8
 8005cf2:	eb1a 0303 	adds.w	r3, sl, r3
 8005cf6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005cfa:	464b      	mov	r3, r9
 8005cfc:	eb4b 0303 	adc.w	r3, fp, r3
 8005d00:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005d04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005d10:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005d14:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005d18:	460b      	mov	r3, r1
 8005d1a:	18db      	adds	r3, r3, r3
 8005d1c:	643b      	str	r3, [r7, #64]	; 0x40
 8005d1e:	4613      	mov	r3, r2
 8005d20:	eb42 0303 	adc.w	r3, r2, r3
 8005d24:	647b      	str	r3, [r7, #68]	; 0x44
 8005d26:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005d2a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8005d2e:	f7fa ffbb 	bl	8000ca8 <__aeabi_uldivmod>
 8005d32:	4602      	mov	r2, r0
 8005d34:	460b      	mov	r3, r1
 8005d36:	4611      	mov	r1, r2
 8005d38:	4b3b      	ldr	r3, [pc, #236]	; (8005e28 <UART_SetConfig+0x2d4>)
 8005d3a:	fba3 2301 	umull	r2, r3, r3, r1
 8005d3e:	095b      	lsrs	r3, r3, #5
 8005d40:	2264      	movs	r2, #100	; 0x64
 8005d42:	fb02 f303 	mul.w	r3, r2, r3
 8005d46:	1acb      	subs	r3, r1, r3
 8005d48:	00db      	lsls	r3, r3, #3
 8005d4a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8005d4e:	4b36      	ldr	r3, [pc, #216]	; (8005e28 <UART_SetConfig+0x2d4>)
 8005d50:	fba3 2302 	umull	r2, r3, r3, r2
 8005d54:	095b      	lsrs	r3, r3, #5
 8005d56:	005b      	lsls	r3, r3, #1
 8005d58:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005d5c:	441c      	add	r4, r3
 8005d5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005d62:	2200      	movs	r2, #0
 8005d64:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005d68:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8005d6c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005d70:	4642      	mov	r2, r8
 8005d72:	464b      	mov	r3, r9
 8005d74:	1891      	adds	r1, r2, r2
 8005d76:	63b9      	str	r1, [r7, #56]	; 0x38
 8005d78:	415b      	adcs	r3, r3
 8005d7a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d7c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005d80:	4641      	mov	r1, r8
 8005d82:	1851      	adds	r1, r2, r1
 8005d84:	6339      	str	r1, [r7, #48]	; 0x30
 8005d86:	4649      	mov	r1, r9
 8005d88:	414b      	adcs	r3, r1
 8005d8a:	637b      	str	r3, [r7, #52]	; 0x34
 8005d8c:	f04f 0200 	mov.w	r2, #0
 8005d90:	f04f 0300 	mov.w	r3, #0
 8005d94:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005d98:	4659      	mov	r1, fp
 8005d9a:	00cb      	lsls	r3, r1, #3
 8005d9c:	4651      	mov	r1, sl
 8005d9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005da2:	4651      	mov	r1, sl
 8005da4:	00ca      	lsls	r2, r1, #3
 8005da6:	4610      	mov	r0, r2
 8005da8:	4619      	mov	r1, r3
 8005daa:	4603      	mov	r3, r0
 8005dac:	4642      	mov	r2, r8
 8005dae:	189b      	adds	r3, r3, r2
 8005db0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005db4:	464b      	mov	r3, r9
 8005db6:	460a      	mov	r2, r1
 8005db8:	eb42 0303 	adc.w	r3, r2, r3
 8005dbc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005dc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	2200      	movs	r2, #0
 8005dc8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8005dcc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005dd0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005dd4:	460b      	mov	r3, r1
 8005dd6:	18db      	adds	r3, r3, r3
 8005dd8:	62bb      	str	r3, [r7, #40]	; 0x28
 8005dda:	4613      	mov	r3, r2
 8005ddc:	eb42 0303 	adc.w	r3, r2, r3
 8005de0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005de2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005de6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8005dea:	f7fa ff5d 	bl	8000ca8 <__aeabi_uldivmod>
 8005dee:	4602      	mov	r2, r0
 8005df0:	460b      	mov	r3, r1
 8005df2:	4b0d      	ldr	r3, [pc, #52]	; (8005e28 <UART_SetConfig+0x2d4>)
 8005df4:	fba3 1302 	umull	r1, r3, r3, r2
 8005df8:	095b      	lsrs	r3, r3, #5
 8005dfa:	2164      	movs	r1, #100	; 0x64
 8005dfc:	fb01 f303 	mul.w	r3, r1, r3
 8005e00:	1ad3      	subs	r3, r2, r3
 8005e02:	00db      	lsls	r3, r3, #3
 8005e04:	3332      	adds	r3, #50	; 0x32
 8005e06:	4a08      	ldr	r2, [pc, #32]	; (8005e28 <UART_SetConfig+0x2d4>)
 8005e08:	fba2 2303 	umull	r2, r3, r2, r3
 8005e0c:	095b      	lsrs	r3, r3, #5
 8005e0e:	f003 0207 	and.w	r2, r3, #7
 8005e12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4422      	add	r2, r4
 8005e1a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005e1c:	e105      	b.n	800602a <UART_SetConfig+0x4d6>
 8005e1e:	bf00      	nop
 8005e20:	40011000 	.word	0x40011000
 8005e24:	40011400 	.word	0x40011400
 8005e28:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005e30:	2200      	movs	r2, #0
 8005e32:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005e36:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8005e3a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8005e3e:	4642      	mov	r2, r8
 8005e40:	464b      	mov	r3, r9
 8005e42:	1891      	adds	r1, r2, r2
 8005e44:	6239      	str	r1, [r7, #32]
 8005e46:	415b      	adcs	r3, r3
 8005e48:	627b      	str	r3, [r7, #36]	; 0x24
 8005e4a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005e4e:	4641      	mov	r1, r8
 8005e50:	1854      	adds	r4, r2, r1
 8005e52:	4649      	mov	r1, r9
 8005e54:	eb43 0501 	adc.w	r5, r3, r1
 8005e58:	f04f 0200 	mov.w	r2, #0
 8005e5c:	f04f 0300 	mov.w	r3, #0
 8005e60:	00eb      	lsls	r3, r5, #3
 8005e62:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005e66:	00e2      	lsls	r2, r4, #3
 8005e68:	4614      	mov	r4, r2
 8005e6a:	461d      	mov	r5, r3
 8005e6c:	4643      	mov	r3, r8
 8005e6e:	18e3      	adds	r3, r4, r3
 8005e70:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005e74:	464b      	mov	r3, r9
 8005e76:	eb45 0303 	adc.w	r3, r5, r3
 8005e7a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8005e7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005e82:	685b      	ldr	r3, [r3, #4]
 8005e84:	2200      	movs	r2, #0
 8005e86:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8005e8a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005e8e:	f04f 0200 	mov.w	r2, #0
 8005e92:	f04f 0300 	mov.w	r3, #0
 8005e96:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8005e9a:	4629      	mov	r1, r5
 8005e9c:	008b      	lsls	r3, r1, #2
 8005e9e:	4621      	mov	r1, r4
 8005ea0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ea4:	4621      	mov	r1, r4
 8005ea6:	008a      	lsls	r2, r1, #2
 8005ea8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8005eac:	f7fa fefc 	bl	8000ca8 <__aeabi_uldivmod>
 8005eb0:	4602      	mov	r2, r0
 8005eb2:	460b      	mov	r3, r1
 8005eb4:	4b60      	ldr	r3, [pc, #384]	; (8006038 <UART_SetConfig+0x4e4>)
 8005eb6:	fba3 2302 	umull	r2, r3, r3, r2
 8005eba:	095b      	lsrs	r3, r3, #5
 8005ebc:	011c      	lsls	r4, r3, #4
 8005ebe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005ec8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8005ecc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005ed0:	4642      	mov	r2, r8
 8005ed2:	464b      	mov	r3, r9
 8005ed4:	1891      	adds	r1, r2, r2
 8005ed6:	61b9      	str	r1, [r7, #24]
 8005ed8:	415b      	adcs	r3, r3
 8005eda:	61fb      	str	r3, [r7, #28]
 8005edc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ee0:	4641      	mov	r1, r8
 8005ee2:	1851      	adds	r1, r2, r1
 8005ee4:	6139      	str	r1, [r7, #16]
 8005ee6:	4649      	mov	r1, r9
 8005ee8:	414b      	adcs	r3, r1
 8005eea:	617b      	str	r3, [r7, #20]
 8005eec:	f04f 0200 	mov.w	r2, #0
 8005ef0:	f04f 0300 	mov.w	r3, #0
 8005ef4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005ef8:	4659      	mov	r1, fp
 8005efa:	00cb      	lsls	r3, r1, #3
 8005efc:	4651      	mov	r1, sl
 8005efe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005f02:	4651      	mov	r1, sl
 8005f04:	00ca      	lsls	r2, r1, #3
 8005f06:	4610      	mov	r0, r2
 8005f08:	4619      	mov	r1, r3
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	4642      	mov	r2, r8
 8005f0e:	189b      	adds	r3, r3, r2
 8005f10:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005f14:	464b      	mov	r3, r9
 8005f16:	460a      	mov	r2, r1
 8005f18:	eb42 0303 	adc.w	r3, r2, r3
 8005f1c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	2200      	movs	r2, #0
 8005f28:	67bb      	str	r3, [r7, #120]	; 0x78
 8005f2a:	67fa      	str	r2, [r7, #124]	; 0x7c
 8005f2c:	f04f 0200 	mov.w	r2, #0
 8005f30:	f04f 0300 	mov.w	r3, #0
 8005f34:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005f38:	4649      	mov	r1, r9
 8005f3a:	008b      	lsls	r3, r1, #2
 8005f3c:	4641      	mov	r1, r8
 8005f3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005f42:	4641      	mov	r1, r8
 8005f44:	008a      	lsls	r2, r1, #2
 8005f46:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8005f4a:	f7fa fead 	bl	8000ca8 <__aeabi_uldivmod>
 8005f4e:	4602      	mov	r2, r0
 8005f50:	460b      	mov	r3, r1
 8005f52:	4b39      	ldr	r3, [pc, #228]	; (8006038 <UART_SetConfig+0x4e4>)
 8005f54:	fba3 1302 	umull	r1, r3, r3, r2
 8005f58:	095b      	lsrs	r3, r3, #5
 8005f5a:	2164      	movs	r1, #100	; 0x64
 8005f5c:	fb01 f303 	mul.w	r3, r1, r3
 8005f60:	1ad3      	subs	r3, r2, r3
 8005f62:	011b      	lsls	r3, r3, #4
 8005f64:	3332      	adds	r3, #50	; 0x32
 8005f66:	4a34      	ldr	r2, [pc, #208]	; (8006038 <UART_SetConfig+0x4e4>)
 8005f68:	fba2 2303 	umull	r2, r3, r2, r3
 8005f6c:	095b      	lsrs	r3, r3, #5
 8005f6e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f72:	441c      	add	r4, r3
 8005f74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005f78:	2200      	movs	r2, #0
 8005f7a:	673b      	str	r3, [r7, #112]	; 0x70
 8005f7c:	677a      	str	r2, [r7, #116]	; 0x74
 8005f7e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005f82:	4642      	mov	r2, r8
 8005f84:	464b      	mov	r3, r9
 8005f86:	1891      	adds	r1, r2, r2
 8005f88:	60b9      	str	r1, [r7, #8]
 8005f8a:	415b      	adcs	r3, r3
 8005f8c:	60fb      	str	r3, [r7, #12]
 8005f8e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005f92:	4641      	mov	r1, r8
 8005f94:	1851      	adds	r1, r2, r1
 8005f96:	6039      	str	r1, [r7, #0]
 8005f98:	4649      	mov	r1, r9
 8005f9a:	414b      	adcs	r3, r1
 8005f9c:	607b      	str	r3, [r7, #4]
 8005f9e:	f04f 0200 	mov.w	r2, #0
 8005fa2:	f04f 0300 	mov.w	r3, #0
 8005fa6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005faa:	4659      	mov	r1, fp
 8005fac:	00cb      	lsls	r3, r1, #3
 8005fae:	4651      	mov	r1, sl
 8005fb0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005fb4:	4651      	mov	r1, sl
 8005fb6:	00ca      	lsls	r2, r1, #3
 8005fb8:	4610      	mov	r0, r2
 8005fba:	4619      	mov	r1, r3
 8005fbc:	4603      	mov	r3, r0
 8005fbe:	4642      	mov	r2, r8
 8005fc0:	189b      	adds	r3, r3, r2
 8005fc2:	66bb      	str	r3, [r7, #104]	; 0x68
 8005fc4:	464b      	mov	r3, r9
 8005fc6:	460a      	mov	r2, r1
 8005fc8:	eb42 0303 	adc.w	r3, r2, r3
 8005fcc:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005fce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	663b      	str	r3, [r7, #96]	; 0x60
 8005fd8:	667a      	str	r2, [r7, #100]	; 0x64
 8005fda:	f04f 0200 	mov.w	r2, #0
 8005fde:	f04f 0300 	mov.w	r3, #0
 8005fe2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005fe6:	4649      	mov	r1, r9
 8005fe8:	008b      	lsls	r3, r1, #2
 8005fea:	4641      	mov	r1, r8
 8005fec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005ff0:	4641      	mov	r1, r8
 8005ff2:	008a      	lsls	r2, r1, #2
 8005ff4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005ff8:	f7fa fe56 	bl	8000ca8 <__aeabi_uldivmod>
 8005ffc:	4602      	mov	r2, r0
 8005ffe:	460b      	mov	r3, r1
 8006000:	4b0d      	ldr	r3, [pc, #52]	; (8006038 <UART_SetConfig+0x4e4>)
 8006002:	fba3 1302 	umull	r1, r3, r3, r2
 8006006:	095b      	lsrs	r3, r3, #5
 8006008:	2164      	movs	r1, #100	; 0x64
 800600a:	fb01 f303 	mul.w	r3, r1, r3
 800600e:	1ad3      	subs	r3, r2, r3
 8006010:	011b      	lsls	r3, r3, #4
 8006012:	3332      	adds	r3, #50	; 0x32
 8006014:	4a08      	ldr	r2, [pc, #32]	; (8006038 <UART_SetConfig+0x4e4>)
 8006016:	fba2 2303 	umull	r2, r3, r2, r3
 800601a:	095b      	lsrs	r3, r3, #5
 800601c:	f003 020f 	and.w	r2, r3, #15
 8006020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4422      	add	r2, r4
 8006028:	609a      	str	r2, [r3, #8]
}
 800602a:	bf00      	nop
 800602c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006030:	46bd      	mov	sp, r7
 8006032:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006036:	bf00      	nop
 8006038:	51eb851f 	.word	0x51eb851f

0800603c <__errno>:
 800603c:	4b01      	ldr	r3, [pc, #4]	; (8006044 <__errno+0x8>)
 800603e:	6818      	ldr	r0, [r3, #0]
 8006040:	4770      	bx	lr
 8006042:	bf00      	nop
 8006044:	2000000c 	.word	0x2000000c

08006048 <__libc_init_array>:
 8006048:	b570      	push	{r4, r5, r6, lr}
 800604a:	4d0d      	ldr	r5, [pc, #52]	; (8006080 <__libc_init_array+0x38>)
 800604c:	4c0d      	ldr	r4, [pc, #52]	; (8006084 <__libc_init_array+0x3c>)
 800604e:	1b64      	subs	r4, r4, r5
 8006050:	10a4      	asrs	r4, r4, #2
 8006052:	2600      	movs	r6, #0
 8006054:	42a6      	cmp	r6, r4
 8006056:	d109      	bne.n	800606c <__libc_init_array+0x24>
 8006058:	4d0b      	ldr	r5, [pc, #44]	; (8006088 <__libc_init_array+0x40>)
 800605a:	4c0c      	ldr	r4, [pc, #48]	; (800608c <__libc_init_array+0x44>)
 800605c:	f004 fd1e 	bl	800aa9c <_init>
 8006060:	1b64      	subs	r4, r4, r5
 8006062:	10a4      	asrs	r4, r4, #2
 8006064:	2600      	movs	r6, #0
 8006066:	42a6      	cmp	r6, r4
 8006068:	d105      	bne.n	8006076 <__libc_init_array+0x2e>
 800606a:	bd70      	pop	{r4, r5, r6, pc}
 800606c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006070:	4798      	blx	r3
 8006072:	3601      	adds	r6, #1
 8006074:	e7ee      	b.n	8006054 <__libc_init_array+0xc>
 8006076:	f855 3b04 	ldr.w	r3, [r5], #4
 800607a:	4798      	blx	r3
 800607c:	3601      	adds	r6, #1
 800607e:	e7f2      	b.n	8006066 <__libc_init_array+0x1e>
 8006080:	0800afdc 	.word	0x0800afdc
 8006084:	0800afdc 	.word	0x0800afdc
 8006088:	0800afdc 	.word	0x0800afdc
 800608c:	0800afe0 	.word	0x0800afe0

08006090 <memset>:
 8006090:	4402      	add	r2, r0
 8006092:	4603      	mov	r3, r0
 8006094:	4293      	cmp	r3, r2
 8006096:	d100      	bne.n	800609a <memset+0xa>
 8006098:	4770      	bx	lr
 800609a:	f803 1b01 	strb.w	r1, [r3], #1
 800609e:	e7f9      	b.n	8006094 <memset+0x4>

080060a0 <__cvt>:
 80060a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80060a4:	ec55 4b10 	vmov	r4, r5, d0
 80060a8:	2d00      	cmp	r5, #0
 80060aa:	460e      	mov	r6, r1
 80060ac:	4619      	mov	r1, r3
 80060ae:	462b      	mov	r3, r5
 80060b0:	bfbb      	ittet	lt
 80060b2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80060b6:	461d      	movlt	r5, r3
 80060b8:	2300      	movge	r3, #0
 80060ba:	232d      	movlt	r3, #45	; 0x2d
 80060bc:	700b      	strb	r3, [r1, #0]
 80060be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80060c0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80060c4:	4691      	mov	r9, r2
 80060c6:	f023 0820 	bic.w	r8, r3, #32
 80060ca:	bfbc      	itt	lt
 80060cc:	4622      	movlt	r2, r4
 80060ce:	4614      	movlt	r4, r2
 80060d0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80060d4:	d005      	beq.n	80060e2 <__cvt+0x42>
 80060d6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80060da:	d100      	bne.n	80060de <__cvt+0x3e>
 80060dc:	3601      	adds	r6, #1
 80060de:	2102      	movs	r1, #2
 80060e0:	e000      	b.n	80060e4 <__cvt+0x44>
 80060e2:	2103      	movs	r1, #3
 80060e4:	ab03      	add	r3, sp, #12
 80060e6:	9301      	str	r3, [sp, #4]
 80060e8:	ab02      	add	r3, sp, #8
 80060ea:	9300      	str	r3, [sp, #0]
 80060ec:	ec45 4b10 	vmov	d0, r4, r5
 80060f0:	4653      	mov	r3, sl
 80060f2:	4632      	mov	r2, r6
 80060f4:	f001 fefc 	bl	8007ef0 <_dtoa_r>
 80060f8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80060fc:	4607      	mov	r7, r0
 80060fe:	d102      	bne.n	8006106 <__cvt+0x66>
 8006100:	f019 0f01 	tst.w	r9, #1
 8006104:	d022      	beq.n	800614c <__cvt+0xac>
 8006106:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800610a:	eb07 0906 	add.w	r9, r7, r6
 800610e:	d110      	bne.n	8006132 <__cvt+0x92>
 8006110:	783b      	ldrb	r3, [r7, #0]
 8006112:	2b30      	cmp	r3, #48	; 0x30
 8006114:	d10a      	bne.n	800612c <__cvt+0x8c>
 8006116:	2200      	movs	r2, #0
 8006118:	2300      	movs	r3, #0
 800611a:	4620      	mov	r0, r4
 800611c:	4629      	mov	r1, r5
 800611e:	f7fa fce3 	bl	8000ae8 <__aeabi_dcmpeq>
 8006122:	b918      	cbnz	r0, 800612c <__cvt+0x8c>
 8006124:	f1c6 0601 	rsb	r6, r6, #1
 8006128:	f8ca 6000 	str.w	r6, [sl]
 800612c:	f8da 3000 	ldr.w	r3, [sl]
 8006130:	4499      	add	r9, r3
 8006132:	2200      	movs	r2, #0
 8006134:	2300      	movs	r3, #0
 8006136:	4620      	mov	r0, r4
 8006138:	4629      	mov	r1, r5
 800613a:	f7fa fcd5 	bl	8000ae8 <__aeabi_dcmpeq>
 800613e:	b108      	cbz	r0, 8006144 <__cvt+0xa4>
 8006140:	f8cd 900c 	str.w	r9, [sp, #12]
 8006144:	2230      	movs	r2, #48	; 0x30
 8006146:	9b03      	ldr	r3, [sp, #12]
 8006148:	454b      	cmp	r3, r9
 800614a:	d307      	bcc.n	800615c <__cvt+0xbc>
 800614c:	9b03      	ldr	r3, [sp, #12]
 800614e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006150:	1bdb      	subs	r3, r3, r7
 8006152:	4638      	mov	r0, r7
 8006154:	6013      	str	r3, [r2, #0]
 8006156:	b004      	add	sp, #16
 8006158:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800615c:	1c59      	adds	r1, r3, #1
 800615e:	9103      	str	r1, [sp, #12]
 8006160:	701a      	strb	r2, [r3, #0]
 8006162:	e7f0      	b.n	8006146 <__cvt+0xa6>

08006164 <__exponent>:
 8006164:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006166:	4603      	mov	r3, r0
 8006168:	2900      	cmp	r1, #0
 800616a:	bfb8      	it	lt
 800616c:	4249      	neglt	r1, r1
 800616e:	f803 2b02 	strb.w	r2, [r3], #2
 8006172:	bfb4      	ite	lt
 8006174:	222d      	movlt	r2, #45	; 0x2d
 8006176:	222b      	movge	r2, #43	; 0x2b
 8006178:	2909      	cmp	r1, #9
 800617a:	7042      	strb	r2, [r0, #1]
 800617c:	dd2a      	ble.n	80061d4 <__exponent+0x70>
 800617e:	f10d 0407 	add.w	r4, sp, #7
 8006182:	46a4      	mov	ip, r4
 8006184:	270a      	movs	r7, #10
 8006186:	46a6      	mov	lr, r4
 8006188:	460a      	mov	r2, r1
 800618a:	fb91 f6f7 	sdiv	r6, r1, r7
 800618e:	fb07 1516 	mls	r5, r7, r6, r1
 8006192:	3530      	adds	r5, #48	; 0x30
 8006194:	2a63      	cmp	r2, #99	; 0x63
 8006196:	f104 34ff 	add.w	r4, r4, #4294967295
 800619a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800619e:	4631      	mov	r1, r6
 80061a0:	dcf1      	bgt.n	8006186 <__exponent+0x22>
 80061a2:	3130      	adds	r1, #48	; 0x30
 80061a4:	f1ae 0502 	sub.w	r5, lr, #2
 80061a8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80061ac:	1c44      	adds	r4, r0, #1
 80061ae:	4629      	mov	r1, r5
 80061b0:	4561      	cmp	r1, ip
 80061b2:	d30a      	bcc.n	80061ca <__exponent+0x66>
 80061b4:	f10d 0209 	add.w	r2, sp, #9
 80061b8:	eba2 020e 	sub.w	r2, r2, lr
 80061bc:	4565      	cmp	r5, ip
 80061be:	bf88      	it	hi
 80061c0:	2200      	movhi	r2, #0
 80061c2:	4413      	add	r3, r2
 80061c4:	1a18      	subs	r0, r3, r0
 80061c6:	b003      	add	sp, #12
 80061c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80061ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80061ce:	f804 2f01 	strb.w	r2, [r4, #1]!
 80061d2:	e7ed      	b.n	80061b0 <__exponent+0x4c>
 80061d4:	2330      	movs	r3, #48	; 0x30
 80061d6:	3130      	adds	r1, #48	; 0x30
 80061d8:	7083      	strb	r3, [r0, #2]
 80061da:	70c1      	strb	r1, [r0, #3]
 80061dc:	1d03      	adds	r3, r0, #4
 80061de:	e7f1      	b.n	80061c4 <__exponent+0x60>

080061e0 <_printf_float>:
 80061e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061e4:	ed2d 8b02 	vpush	{d8}
 80061e8:	b08d      	sub	sp, #52	; 0x34
 80061ea:	460c      	mov	r4, r1
 80061ec:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80061f0:	4616      	mov	r6, r2
 80061f2:	461f      	mov	r7, r3
 80061f4:	4605      	mov	r5, r0
 80061f6:	f003 f98f 	bl	8009518 <_localeconv_r>
 80061fa:	f8d0 a000 	ldr.w	sl, [r0]
 80061fe:	4650      	mov	r0, sl
 8006200:	f7f9 fff6 	bl	80001f0 <strlen>
 8006204:	2300      	movs	r3, #0
 8006206:	930a      	str	r3, [sp, #40]	; 0x28
 8006208:	6823      	ldr	r3, [r4, #0]
 800620a:	9305      	str	r3, [sp, #20]
 800620c:	f8d8 3000 	ldr.w	r3, [r8]
 8006210:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006214:	3307      	adds	r3, #7
 8006216:	f023 0307 	bic.w	r3, r3, #7
 800621a:	f103 0208 	add.w	r2, r3, #8
 800621e:	f8c8 2000 	str.w	r2, [r8]
 8006222:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006226:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800622a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800622e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006232:	9307      	str	r3, [sp, #28]
 8006234:	f8cd 8018 	str.w	r8, [sp, #24]
 8006238:	ee08 0a10 	vmov	s16, r0
 800623c:	4b9f      	ldr	r3, [pc, #636]	; (80064bc <_printf_float+0x2dc>)
 800623e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006242:	f04f 32ff 	mov.w	r2, #4294967295
 8006246:	f7fa fc81 	bl	8000b4c <__aeabi_dcmpun>
 800624a:	bb88      	cbnz	r0, 80062b0 <_printf_float+0xd0>
 800624c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006250:	4b9a      	ldr	r3, [pc, #616]	; (80064bc <_printf_float+0x2dc>)
 8006252:	f04f 32ff 	mov.w	r2, #4294967295
 8006256:	f7fa fc5b 	bl	8000b10 <__aeabi_dcmple>
 800625a:	bb48      	cbnz	r0, 80062b0 <_printf_float+0xd0>
 800625c:	2200      	movs	r2, #0
 800625e:	2300      	movs	r3, #0
 8006260:	4640      	mov	r0, r8
 8006262:	4649      	mov	r1, r9
 8006264:	f7fa fc4a 	bl	8000afc <__aeabi_dcmplt>
 8006268:	b110      	cbz	r0, 8006270 <_printf_float+0x90>
 800626a:	232d      	movs	r3, #45	; 0x2d
 800626c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006270:	4b93      	ldr	r3, [pc, #588]	; (80064c0 <_printf_float+0x2e0>)
 8006272:	4894      	ldr	r0, [pc, #592]	; (80064c4 <_printf_float+0x2e4>)
 8006274:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006278:	bf94      	ite	ls
 800627a:	4698      	movls	r8, r3
 800627c:	4680      	movhi	r8, r0
 800627e:	2303      	movs	r3, #3
 8006280:	6123      	str	r3, [r4, #16]
 8006282:	9b05      	ldr	r3, [sp, #20]
 8006284:	f023 0204 	bic.w	r2, r3, #4
 8006288:	6022      	str	r2, [r4, #0]
 800628a:	f04f 0900 	mov.w	r9, #0
 800628e:	9700      	str	r7, [sp, #0]
 8006290:	4633      	mov	r3, r6
 8006292:	aa0b      	add	r2, sp, #44	; 0x2c
 8006294:	4621      	mov	r1, r4
 8006296:	4628      	mov	r0, r5
 8006298:	f000 f9d8 	bl	800664c <_printf_common>
 800629c:	3001      	adds	r0, #1
 800629e:	f040 8090 	bne.w	80063c2 <_printf_float+0x1e2>
 80062a2:	f04f 30ff 	mov.w	r0, #4294967295
 80062a6:	b00d      	add	sp, #52	; 0x34
 80062a8:	ecbd 8b02 	vpop	{d8}
 80062ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062b0:	4642      	mov	r2, r8
 80062b2:	464b      	mov	r3, r9
 80062b4:	4640      	mov	r0, r8
 80062b6:	4649      	mov	r1, r9
 80062b8:	f7fa fc48 	bl	8000b4c <__aeabi_dcmpun>
 80062bc:	b140      	cbz	r0, 80062d0 <_printf_float+0xf0>
 80062be:	464b      	mov	r3, r9
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	bfbc      	itt	lt
 80062c4:	232d      	movlt	r3, #45	; 0x2d
 80062c6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80062ca:	487f      	ldr	r0, [pc, #508]	; (80064c8 <_printf_float+0x2e8>)
 80062cc:	4b7f      	ldr	r3, [pc, #508]	; (80064cc <_printf_float+0x2ec>)
 80062ce:	e7d1      	b.n	8006274 <_printf_float+0x94>
 80062d0:	6863      	ldr	r3, [r4, #4]
 80062d2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80062d6:	9206      	str	r2, [sp, #24]
 80062d8:	1c5a      	adds	r2, r3, #1
 80062da:	d13f      	bne.n	800635c <_printf_float+0x17c>
 80062dc:	2306      	movs	r3, #6
 80062de:	6063      	str	r3, [r4, #4]
 80062e0:	9b05      	ldr	r3, [sp, #20]
 80062e2:	6861      	ldr	r1, [r4, #4]
 80062e4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80062e8:	2300      	movs	r3, #0
 80062ea:	9303      	str	r3, [sp, #12]
 80062ec:	ab0a      	add	r3, sp, #40	; 0x28
 80062ee:	e9cd b301 	strd	fp, r3, [sp, #4]
 80062f2:	ab09      	add	r3, sp, #36	; 0x24
 80062f4:	ec49 8b10 	vmov	d0, r8, r9
 80062f8:	9300      	str	r3, [sp, #0]
 80062fa:	6022      	str	r2, [r4, #0]
 80062fc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006300:	4628      	mov	r0, r5
 8006302:	f7ff fecd 	bl	80060a0 <__cvt>
 8006306:	9b06      	ldr	r3, [sp, #24]
 8006308:	9909      	ldr	r1, [sp, #36]	; 0x24
 800630a:	2b47      	cmp	r3, #71	; 0x47
 800630c:	4680      	mov	r8, r0
 800630e:	d108      	bne.n	8006322 <_printf_float+0x142>
 8006310:	1cc8      	adds	r0, r1, #3
 8006312:	db02      	blt.n	800631a <_printf_float+0x13a>
 8006314:	6863      	ldr	r3, [r4, #4]
 8006316:	4299      	cmp	r1, r3
 8006318:	dd41      	ble.n	800639e <_printf_float+0x1be>
 800631a:	f1ab 0b02 	sub.w	fp, fp, #2
 800631e:	fa5f fb8b 	uxtb.w	fp, fp
 8006322:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006326:	d820      	bhi.n	800636a <_printf_float+0x18a>
 8006328:	3901      	subs	r1, #1
 800632a:	465a      	mov	r2, fp
 800632c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006330:	9109      	str	r1, [sp, #36]	; 0x24
 8006332:	f7ff ff17 	bl	8006164 <__exponent>
 8006336:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006338:	1813      	adds	r3, r2, r0
 800633a:	2a01      	cmp	r2, #1
 800633c:	4681      	mov	r9, r0
 800633e:	6123      	str	r3, [r4, #16]
 8006340:	dc02      	bgt.n	8006348 <_printf_float+0x168>
 8006342:	6822      	ldr	r2, [r4, #0]
 8006344:	07d2      	lsls	r2, r2, #31
 8006346:	d501      	bpl.n	800634c <_printf_float+0x16c>
 8006348:	3301      	adds	r3, #1
 800634a:	6123      	str	r3, [r4, #16]
 800634c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006350:	2b00      	cmp	r3, #0
 8006352:	d09c      	beq.n	800628e <_printf_float+0xae>
 8006354:	232d      	movs	r3, #45	; 0x2d
 8006356:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800635a:	e798      	b.n	800628e <_printf_float+0xae>
 800635c:	9a06      	ldr	r2, [sp, #24]
 800635e:	2a47      	cmp	r2, #71	; 0x47
 8006360:	d1be      	bne.n	80062e0 <_printf_float+0x100>
 8006362:	2b00      	cmp	r3, #0
 8006364:	d1bc      	bne.n	80062e0 <_printf_float+0x100>
 8006366:	2301      	movs	r3, #1
 8006368:	e7b9      	b.n	80062de <_printf_float+0xfe>
 800636a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800636e:	d118      	bne.n	80063a2 <_printf_float+0x1c2>
 8006370:	2900      	cmp	r1, #0
 8006372:	6863      	ldr	r3, [r4, #4]
 8006374:	dd0b      	ble.n	800638e <_printf_float+0x1ae>
 8006376:	6121      	str	r1, [r4, #16]
 8006378:	b913      	cbnz	r3, 8006380 <_printf_float+0x1a0>
 800637a:	6822      	ldr	r2, [r4, #0]
 800637c:	07d0      	lsls	r0, r2, #31
 800637e:	d502      	bpl.n	8006386 <_printf_float+0x1a6>
 8006380:	3301      	adds	r3, #1
 8006382:	440b      	add	r3, r1
 8006384:	6123      	str	r3, [r4, #16]
 8006386:	65a1      	str	r1, [r4, #88]	; 0x58
 8006388:	f04f 0900 	mov.w	r9, #0
 800638c:	e7de      	b.n	800634c <_printf_float+0x16c>
 800638e:	b913      	cbnz	r3, 8006396 <_printf_float+0x1b6>
 8006390:	6822      	ldr	r2, [r4, #0]
 8006392:	07d2      	lsls	r2, r2, #31
 8006394:	d501      	bpl.n	800639a <_printf_float+0x1ba>
 8006396:	3302      	adds	r3, #2
 8006398:	e7f4      	b.n	8006384 <_printf_float+0x1a4>
 800639a:	2301      	movs	r3, #1
 800639c:	e7f2      	b.n	8006384 <_printf_float+0x1a4>
 800639e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80063a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063a4:	4299      	cmp	r1, r3
 80063a6:	db05      	blt.n	80063b4 <_printf_float+0x1d4>
 80063a8:	6823      	ldr	r3, [r4, #0]
 80063aa:	6121      	str	r1, [r4, #16]
 80063ac:	07d8      	lsls	r0, r3, #31
 80063ae:	d5ea      	bpl.n	8006386 <_printf_float+0x1a6>
 80063b0:	1c4b      	adds	r3, r1, #1
 80063b2:	e7e7      	b.n	8006384 <_printf_float+0x1a4>
 80063b4:	2900      	cmp	r1, #0
 80063b6:	bfd4      	ite	le
 80063b8:	f1c1 0202 	rsble	r2, r1, #2
 80063bc:	2201      	movgt	r2, #1
 80063be:	4413      	add	r3, r2
 80063c0:	e7e0      	b.n	8006384 <_printf_float+0x1a4>
 80063c2:	6823      	ldr	r3, [r4, #0]
 80063c4:	055a      	lsls	r2, r3, #21
 80063c6:	d407      	bmi.n	80063d8 <_printf_float+0x1f8>
 80063c8:	6923      	ldr	r3, [r4, #16]
 80063ca:	4642      	mov	r2, r8
 80063cc:	4631      	mov	r1, r6
 80063ce:	4628      	mov	r0, r5
 80063d0:	47b8      	blx	r7
 80063d2:	3001      	adds	r0, #1
 80063d4:	d12c      	bne.n	8006430 <_printf_float+0x250>
 80063d6:	e764      	b.n	80062a2 <_printf_float+0xc2>
 80063d8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80063dc:	f240 80e0 	bls.w	80065a0 <_printf_float+0x3c0>
 80063e0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80063e4:	2200      	movs	r2, #0
 80063e6:	2300      	movs	r3, #0
 80063e8:	f7fa fb7e 	bl	8000ae8 <__aeabi_dcmpeq>
 80063ec:	2800      	cmp	r0, #0
 80063ee:	d034      	beq.n	800645a <_printf_float+0x27a>
 80063f0:	4a37      	ldr	r2, [pc, #220]	; (80064d0 <_printf_float+0x2f0>)
 80063f2:	2301      	movs	r3, #1
 80063f4:	4631      	mov	r1, r6
 80063f6:	4628      	mov	r0, r5
 80063f8:	47b8      	blx	r7
 80063fa:	3001      	adds	r0, #1
 80063fc:	f43f af51 	beq.w	80062a2 <_printf_float+0xc2>
 8006400:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006404:	429a      	cmp	r2, r3
 8006406:	db02      	blt.n	800640e <_printf_float+0x22e>
 8006408:	6823      	ldr	r3, [r4, #0]
 800640a:	07d8      	lsls	r0, r3, #31
 800640c:	d510      	bpl.n	8006430 <_printf_float+0x250>
 800640e:	ee18 3a10 	vmov	r3, s16
 8006412:	4652      	mov	r2, sl
 8006414:	4631      	mov	r1, r6
 8006416:	4628      	mov	r0, r5
 8006418:	47b8      	blx	r7
 800641a:	3001      	adds	r0, #1
 800641c:	f43f af41 	beq.w	80062a2 <_printf_float+0xc2>
 8006420:	f04f 0800 	mov.w	r8, #0
 8006424:	f104 091a 	add.w	r9, r4, #26
 8006428:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800642a:	3b01      	subs	r3, #1
 800642c:	4543      	cmp	r3, r8
 800642e:	dc09      	bgt.n	8006444 <_printf_float+0x264>
 8006430:	6823      	ldr	r3, [r4, #0]
 8006432:	079b      	lsls	r3, r3, #30
 8006434:	f100 8105 	bmi.w	8006642 <_printf_float+0x462>
 8006438:	68e0      	ldr	r0, [r4, #12]
 800643a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800643c:	4298      	cmp	r0, r3
 800643e:	bfb8      	it	lt
 8006440:	4618      	movlt	r0, r3
 8006442:	e730      	b.n	80062a6 <_printf_float+0xc6>
 8006444:	2301      	movs	r3, #1
 8006446:	464a      	mov	r2, r9
 8006448:	4631      	mov	r1, r6
 800644a:	4628      	mov	r0, r5
 800644c:	47b8      	blx	r7
 800644e:	3001      	adds	r0, #1
 8006450:	f43f af27 	beq.w	80062a2 <_printf_float+0xc2>
 8006454:	f108 0801 	add.w	r8, r8, #1
 8006458:	e7e6      	b.n	8006428 <_printf_float+0x248>
 800645a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800645c:	2b00      	cmp	r3, #0
 800645e:	dc39      	bgt.n	80064d4 <_printf_float+0x2f4>
 8006460:	4a1b      	ldr	r2, [pc, #108]	; (80064d0 <_printf_float+0x2f0>)
 8006462:	2301      	movs	r3, #1
 8006464:	4631      	mov	r1, r6
 8006466:	4628      	mov	r0, r5
 8006468:	47b8      	blx	r7
 800646a:	3001      	adds	r0, #1
 800646c:	f43f af19 	beq.w	80062a2 <_printf_float+0xc2>
 8006470:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006474:	4313      	orrs	r3, r2
 8006476:	d102      	bne.n	800647e <_printf_float+0x29e>
 8006478:	6823      	ldr	r3, [r4, #0]
 800647a:	07d9      	lsls	r1, r3, #31
 800647c:	d5d8      	bpl.n	8006430 <_printf_float+0x250>
 800647e:	ee18 3a10 	vmov	r3, s16
 8006482:	4652      	mov	r2, sl
 8006484:	4631      	mov	r1, r6
 8006486:	4628      	mov	r0, r5
 8006488:	47b8      	blx	r7
 800648a:	3001      	adds	r0, #1
 800648c:	f43f af09 	beq.w	80062a2 <_printf_float+0xc2>
 8006490:	f04f 0900 	mov.w	r9, #0
 8006494:	f104 0a1a 	add.w	sl, r4, #26
 8006498:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800649a:	425b      	negs	r3, r3
 800649c:	454b      	cmp	r3, r9
 800649e:	dc01      	bgt.n	80064a4 <_printf_float+0x2c4>
 80064a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064a2:	e792      	b.n	80063ca <_printf_float+0x1ea>
 80064a4:	2301      	movs	r3, #1
 80064a6:	4652      	mov	r2, sl
 80064a8:	4631      	mov	r1, r6
 80064aa:	4628      	mov	r0, r5
 80064ac:	47b8      	blx	r7
 80064ae:	3001      	adds	r0, #1
 80064b0:	f43f aef7 	beq.w	80062a2 <_printf_float+0xc2>
 80064b4:	f109 0901 	add.w	r9, r9, #1
 80064b8:	e7ee      	b.n	8006498 <_printf_float+0x2b8>
 80064ba:	bf00      	nop
 80064bc:	7fefffff 	.word	0x7fefffff
 80064c0:	0800ab28 	.word	0x0800ab28
 80064c4:	0800ab2c 	.word	0x0800ab2c
 80064c8:	0800ab34 	.word	0x0800ab34
 80064cc:	0800ab30 	.word	0x0800ab30
 80064d0:	0800ab38 	.word	0x0800ab38
 80064d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80064d6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80064d8:	429a      	cmp	r2, r3
 80064da:	bfa8      	it	ge
 80064dc:	461a      	movge	r2, r3
 80064de:	2a00      	cmp	r2, #0
 80064e0:	4691      	mov	r9, r2
 80064e2:	dc37      	bgt.n	8006554 <_printf_float+0x374>
 80064e4:	f04f 0b00 	mov.w	fp, #0
 80064e8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80064ec:	f104 021a 	add.w	r2, r4, #26
 80064f0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80064f2:	9305      	str	r3, [sp, #20]
 80064f4:	eba3 0309 	sub.w	r3, r3, r9
 80064f8:	455b      	cmp	r3, fp
 80064fa:	dc33      	bgt.n	8006564 <_printf_float+0x384>
 80064fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006500:	429a      	cmp	r2, r3
 8006502:	db3b      	blt.n	800657c <_printf_float+0x39c>
 8006504:	6823      	ldr	r3, [r4, #0]
 8006506:	07da      	lsls	r2, r3, #31
 8006508:	d438      	bmi.n	800657c <_printf_float+0x39c>
 800650a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800650c:	9a05      	ldr	r2, [sp, #20]
 800650e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006510:	1a9a      	subs	r2, r3, r2
 8006512:	eba3 0901 	sub.w	r9, r3, r1
 8006516:	4591      	cmp	r9, r2
 8006518:	bfa8      	it	ge
 800651a:	4691      	movge	r9, r2
 800651c:	f1b9 0f00 	cmp.w	r9, #0
 8006520:	dc35      	bgt.n	800658e <_printf_float+0x3ae>
 8006522:	f04f 0800 	mov.w	r8, #0
 8006526:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800652a:	f104 0a1a 	add.w	sl, r4, #26
 800652e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006532:	1a9b      	subs	r3, r3, r2
 8006534:	eba3 0309 	sub.w	r3, r3, r9
 8006538:	4543      	cmp	r3, r8
 800653a:	f77f af79 	ble.w	8006430 <_printf_float+0x250>
 800653e:	2301      	movs	r3, #1
 8006540:	4652      	mov	r2, sl
 8006542:	4631      	mov	r1, r6
 8006544:	4628      	mov	r0, r5
 8006546:	47b8      	blx	r7
 8006548:	3001      	adds	r0, #1
 800654a:	f43f aeaa 	beq.w	80062a2 <_printf_float+0xc2>
 800654e:	f108 0801 	add.w	r8, r8, #1
 8006552:	e7ec      	b.n	800652e <_printf_float+0x34e>
 8006554:	4613      	mov	r3, r2
 8006556:	4631      	mov	r1, r6
 8006558:	4642      	mov	r2, r8
 800655a:	4628      	mov	r0, r5
 800655c:	47b8      	blx	r7
 800655e:	3001      	adds	r0, #1
 8006560:	d1c0      	bne.n	80064e4 <_printf_float+0x304>
 8006562:	e69e      	b.n	80062a2 <_printf_float+0xc2>
 8006564:	2301      	movs	r3, #1
 8006566:	4631      	mov	r1, r6
 8006568:	4628      	mov	r0, r5
 800656a:	9205      	str	r2, [sp, #20]
 800656c:	47b8      	blx	r7
 800656e:	3001      	adds	r0, #1
 8006570:	f43f ae97 	beq.w	80062a2 <_printf_float+0xc2>
 8006574:	9a05      	ldr	r2, [sp, #20]
 8006576:	f10b 0b01 	add.w	fp, fp, #1
 800657a:	e7b9      	b.n	80064f0 <_printf_float+0x310>
 800657c:	ee18 3a10 	vmov	r3, s16
 8006580:	4652      	mov	r2, sl
 8006582:	4631      	mov	r1, r6
 8006584:	4628      	mov	r0, r5
 8006586:	47b8      	blx	r7
 8006588:	3001      	adds	r0, #1
 800658a:	d1be      	bne.n	800650a <_printf_float+0x32a>
 800658c:	e689      	b.n	80062a2 <_printf_float+0xc2>
 800658e:	9a05      	ldr	r2, [sp, #20]
 8006590:	464b      	mov	r3, r9
 8006592:	4442      	add	r2, r8
 8006594:	4631      	mov	r1, r6
 8006596:	4628      	mov	r0, r5
 8006598:	47b8      	blx	r7
 800659a:	3001      	adds	r0, #1
 800659c:	d1c1      	bne.n	8006522 <_printf_float+0x342>
 800659e:	e680      	b.n	80062a2 <_printf_float+0xc2>
 80065a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065a2:	2a01      	cmp	r2, #1
 80065a4:	dc01      	bgt.n	80065aa <_printf_float+0x3ca>
 80065a6:	07db      	lsls	r3, r3, #31
 80065a8:	d538      	bpl.n	800661c <_printf_float+0x43c>
 80065aa:	2301      	movs	r3, #1
 80065ac:	4642      	mov	r2, r8
 80065ae:	4631      	mov	r1, r6
 80065b0:	4628      	mov	r0, r5
 80065b2:	47b8      	blx	r7
 80065b4:	3001      	adds	r0, #1
 80065b6:	f43f ae74 	beq.w	80062a2 <_printf_float+0xc2>
 80065ba:	ee18 3a10 	vmov	r3, s16
 80065be:	4652      	mov	r2, sl
 80065c0:	4631      	mov	r1, r6
 80065c2:	4628      	mov	r0, r5
 80065c4:	47b8      	blx	r7
 80065c6:	3001      	adds	r0, #1
 80065c8:	f43f ae6b 	beq.w	80062a2 <_printf_float+0xc2>
 80065cc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80065d0:	2200      	movs	r2, #0
 80065d2:	2300      	movs	r3, #0
 80065d4:	f7fa fa88 	bl	8000ae8 <__aeabi_dcmpeq>
 80065d8:	b9d8      	cbnz	r0, 8006612 <_printf_float+0x432>
 80065da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065dc:	f108 0201 	add.w	r2, r8, #1
 80065e0:	3b01      	subs	r3, #1
 80065e2:	4631      	mov	r1, r6
 80065e4:	4628      	mov	r0, r5
 80065e6:	47b8      	blx	r7
 80065e8:	3001      	adds	r0, #1
 80065ea:	d10e      	bne.n	800660a <_printf_float+0x42a>
 80065ec:	e659      	b.n	80062a2 <_printf_float+0xc2>
 80065ee:	2301      	movs	r3, #1
 80065f0:	4652      	mov	r2, sl
 80065f2:	4631      	mov	r1, r6
 80065f4:	4628      	mov	r0, r5
 80065f6:	47b8      	blx	r7
 80065f8:	3001      	adds	r0, #1
 80065fa:	f43f ae52 	beq.w	80062a2 <_printf_float+0xc2>
 80065fe:	f108 0801 	add.w	r8, r8, #1
 8006602:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006604:	3b01      	subs	r3, #1
 8006606:	4543      	cmp	r3, r8
 8006608:	dcf1      	bgt.n	80065ee <_printf_float+0x40e>
 800660a:	464b      	mov	r3, r9
 800660c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006610:	e6dc      	b.n	80063cc <_printf_float+0x1ec>
 8006612:	f04f 0800 	mov.w	r8, #0
 8006616:	f104 0a1a 	add.w	sl, r4, #26
 800661a:	e7f2      	b.n	8006602 <_printf_float+0x422>
 800661c:	2301      	movs	r3, #1
 800661e:	4642      	mov	r2, r8
 8006620:	e7df      	b.n	80065e2 <_printf_float+0x402>
 8006622:	2301      	movs	r3, #1
 8006624:	464a      	mov	r2, r9
 8006626:	4631      	mov	r1, r6
 8006628:	4628      	mov	r0, r5
 800662a:	47b8      	blx	r7
 800662c:	3001      	adds	r0, #1
 800662e:	f43f ae38 	beq.w	80062a2 <_printf_float+0xc2>
 8006632:	f108 0801 	add.w	r8, r8, #1
 8006636:	68e3      	ldr	r3, [r4, #12]
 8006638:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800663a:	1a5b      	subs	r3, r3, r1
 800663c:	4543      	cmp	r3, r8
 800663e:	dcf0      	bgt.n	8006622 <_printf_float+0x442>
 8006640:	e6fa      	b.n	8006438 <_printf_float+0x258>
 8006642:	f04f 0800 	mov.w	r8, #0
 8006646:	f104 0919 	add.w	r9, r4, #25
 800664a:	e7f4      	b.n	8006636 <_printf_float+0x456>

0800664c <_printf_common>:
 800664c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006650:	4616      	mov	r6, r2
 8006652:	4699      	mov	r9, r3
 8006654:	688a      	ldr	r2, [r1, #8]
 8006656:	690b      	ldr	r3, [r1, #16]
 8006658:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800665c:	4293      	cmp	r3, r2
 800665e:	bfb8      	it	lt
 8006660:	4613      	movlt	r3, r2
 8006662:	6033      	str	r3, [r6, #0]
 8006664:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006668:	4607      	mov	r7, r0
 800666a:	460c      	mov	r4, r1
 800666c:	b10a      	cbz	r2, 8006672 <_printf_common+0x26>
 800666e:	3301      	adds	r3, #1
 8006670:	6033      	str	r3, [r6, #0]
 8006672:	6823      	ldr	r3, [r4, #0]
 8006674:	0699      	lsls	r1, r3, #26
 8006676:	bf42      	ittt	mi
 8006678:	6833      	ldrmi	r3, [r6, #0]
 800667a:	3302      	addmi	r3, #2
 800667c:	6033      	strmi	r3, [r6, #0]
 800667e:	6825      	ldr	r5, [r4, #0]
 8006680:	f015 0506 	ands.w	r5, r5, #6
 8006684:	d106      	bne.n	8006694 <_printf_common+0x48>
 8006686:	f104 0a19 	add.w	sl, r4, #25
 800668a:	68e3      	ldr	r3, [r4, #12]
 800668c:	6832      	ldr	r2, [r6, #0]
 800668e:	1a9b      	subs	r3, r3, r2
 8006690:	42ab      	cmp	r3, r5
 8006692:	dc26      	bgt.n	80066e2 <_printf_common+0x96>
 8006694:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006698:	1e13      	subs	r3, r2, #0
 800669a:	6822      	ldr	r2, [r4, #0]
 800669c:	bf18      	it	ne
 800669e:	2301      	movne	r3, #1
 80066a0:	0692      	lsls	r2, r2, #26
 80066a2:	d42b      	bmi.n	80066fc <_printf_common+0xb0>
 80066a4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80066a8:	4649      	mov	r1, r9
 80066aa:	4638      	mov	r0, r7
 80066ac:	47c0      	blx	r8
 80066ae:	3001      	adds	r0, #1
 80066b0:	d01e      	beq.n	80066f0 <_printf_common+0xa4>
 80066b2:	6823      	ldr	r3, [r4, #0]
 80066b4:	68e5      	ldr	r5, [r4, #12]
 80066b6:	6832      	ldr	r2, [r6, #0]
 80066b8:	f003 0306 	and.w	r3, r3, #6
 80066bc:	2b04      	cmp	r3, #4
 80066be:	bf08      	it	eq
 80066c0:	1aad      	subeq	r5, r5, r2
 80066c2:	68a3      	ldr	r3, [r4, #8]
 80066c4:	6922      	ldr	r2, [r4, #16]
 80066c6:	bf0c      	ite	eq
 80066c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80066cc:	2500      	movne	r5, #0
 80066ce:	4293      	cmp	r3, r2
 80066d0:	bfc4      	itt	gt
 80066d2:	1a9b      	subgt	r3, r3, r2
 80066d4:	18ed      	addgt	r5, r5, r3
 80066d6:	2600      	movs	r6, #0
 80066d8:	341a      	adds	r4, #26
 80066da:	42b5      	cmp	r5, r6
 80066dc:	d11a      	bne.n	8006714 <_printf_common+0xc8>
 80066de:	2000      	movs	r0, #0
 80066e0:	e008      	b.n	80066f4 <_printf_common+0xa8>
 80066e2:	2301      	movs	r3, #1
 80066e4:	4652      	mov	r2, sl
 80066e6:	4649      	mov	r1, r9
 80066e8:	4638      	mov	r0, r7
 80066ea:	47c0      	blx	r8
 80066ec:	3001      	adds	r0, #1
 80066ee:	d103      	bne.n	80066f8 <_printf_common+0xac>
 80066f0:	f04f 30ff 	mov.w	r0, #4294967295
 80066f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066f8:	3501      	adds	r5, #1
 80066fa:	e7c6      	b.n	800668a <_printf_common+0x3e>
 80066fc:	18e1      	adds	r1, r4, r3
 80066fe:	1c5a      	adds	r2, r3, #1
 8006700:	2030      	movs	r0, #48	; 0x30
 8006702:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006706:	4422      	add	r2, r4
 8006708:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800670c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006710:	3302      	adds	r3, #2
 8006712:	e7c7      	b.n	80066a4 <_printf_common+0x58>
 8006714:	2301      	movs	r3, #1
 8006716:	4622      	mov	r2, r4
 8006718:	4649      	mov	r1, r9
 800671a:	4638      	mov	r0, r7
 800671c:	47c0      	blx	r8
 800671e:	3001      	adds	r0, #1
 8006720:	d0e6      	beq.n	80066f0 <_printf_common+0xa4>
 8006722:	3601      	adds	r6, #1
 8006724:	e7d9      	b.n	80066da <_printf_common+0x8e>
	...

08006728 <_printf_i>:
 8006728:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800672c:	7e0f      	ldrb	r7, [r1, #24]
 800672e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006730:	2f78      	cmp	r7, #120	; 0x78
 8006732:	4691      	mov	r9, r2
 8006734:	4680      	mov	r8, r0
 8006736:	460c      	mov	r4, r1
 8006738:	469a      	mov	sl, r3
 800673a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800673e:	d807      	bhi.n	8006750 <_printf_i+0x28>
 8006740:	2f62      	cmp	r7, #98	; 0x62
 8006742:	d80a      	bhi.n	800675a <_printf_i+0x32>
 8006744:	2f00      	cmp	r7, #0
 8006746:	f000 80d8 	beq.w	80068fa <_printf_i+0x1d2>
 800674a:	2f58      	cmp	r7, #88	; 0x58
 800674c:	f000 80a3 	beq.w	8006896 <_printf_i+0x16e>
 8006750:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006754:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006758:	e03a      	b.n	80067d0 <_printf_i+0xa8>
 800675a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800675e:	2b15      	cmp	r3, #21
 8006760:	d8f6      	bhi.n	8006750 <_printf_i+0x28>
 8006762:	a101      	add	r1, pc, #4	; (adr r1, 8006768 <_printf_i+0x40>)
 8006764:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006768:	080067c1 	.word	0x080067c1
 800676c:	080067d5 	.word	0x080067d5
 8006770:	08006751 	.word	0x08006751
 8006774:	08006751 	.word	0x08006751
 8006778:	08006751 	.word	0x08006751
 800677c:	08006751 	.word	0x08006751
 8006780:	080067d5 	.word	0x080067d5
 8006784:	08006751 	.word	0x08006751
 8006788:	08006751 	.word	0x08006751
 800678c:	08006751 	.word	0x08006751
 8006790:	08006751 	.word	0x08006751
 8006794:	080068e1 	.word	0x080068e1
 8006798:	08006805 	.word	0x08006805
 800679c:	080068c3 	.word	0x080068c3
 80067a0:	08006751 	.word	0x08006751
 80067a4:	08006751 	.word	0x08006751
 80067a8:	08006903 	.word	0x08006903
 80067ac:	08006751 	.word	0x08006751
 80067b0:	08006805 	.word	0x08006805
 80067b4:	08006751 	.word	0x08006751
 80067b8:	08006751 	.word	0x08006751
 80067bc:	080068cb 	.word	0x080068cb
 80067c0:	682b      	ldr	r3, [r5, #0]
 80067c2:	1d1a      	adds	r2, r3, #4
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	602a      	str	r2, [r5, #0]
 80067c8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067cc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80067d0:	2301      	movs	r3, #1
 80067d2:	e0a3      	b.n	800691c <_printf_i+0x1f4>
 80067d4:	6820      	ldr	r0, [r4, #0]
 80067d6:	6829      	ldr	r1, [r5, #0]
 80067d8:	0606      	lsls	r6, r0, #24
 80067da:	f101 0304 	add.w	r3, r1, #4
 80067de:	d50a      	bpl.n	80067f6 <_printf_i+0xce>
 80067e0:	680e      	ldr	r6, [r1, #0]
 80067e2:	602b      	str	r3, [r5, #0]
 80067e4:	2e00      	cmp	r6, #0
 80067e6:	da03      	bge.n	80067f0 <_printf_i+0xc8>
 80067e8:	232d      	movs	r3, #45	; 0x2d
 80067ea:	4276      	negs	r6, r6
 80067ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80067f0:	485e      	ldr	r0, [pc, #376]	; (800696c <_printf_i+0x244>)
 80067f2:	230a      	movs	r3, #10
 80067f4:	e019      	b.n	800682a <_printf_i+0x102>
 80067f6:	680e      	ldr	r6, [r1, #0]
 80067f8:	602b      	str	r3, [r5, #0]
 80067fa:	f010 0f40 	tst.w	r0, #64	; 0x40
 80067fe:	bf18      	it	ne
 8006800:	b236      	sxthne	r6, r6
 8006802:	e7ef      	b.n	80067e4 <_printf_i+0xbc>
 8006804:	682b      	ldr	r3, [r5, #0]
 8006806:	6820      	ldr	r0, [r4, #0]
 8006808:	1d19      	adds	r1, r3, #4
 800680a:	6029      	str	r1, [r5, #0]
 800680c:	0601      	lsls	r1, r0, #24
 800680e:	d501      	bpl.n	8006814 <_printf_i+0xec>
 8006810:	681e      	ldr	r6, [r3, #0]
 8006812:	e002      	b.n	800681a <_printf_i+0xf2>
 8006814:	0646      	lsls	r6, r0, #25
 8006816:	d5fb      	bpl.n	8006810 <_printf_i+0xe8>
 8006818:	881e      	ldrh	r6, [r3, #0]
 800681a:	4854      	ldr	r0, [pc, #336]	; (800696c <_printf_i+0x244>)
 800681c:	2f6f      	cmp	r7, #111	; 0x6f
 800681e:	bf0c      	ite	eq
 8006820:	2308      	moveq	r3, #8
 8006822:	230a      	movne	r3, #10
 8006824:	2100      	movs	r1, #0
 8006826:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800682a:	6865      	ldr	r5, [r4, #4]
 800682c:	60a5      	str	r5, [r4, #8]
 800682e:	2d00      	cmp	r5, #0
 8006830:	bfa2      	ittt	ge
 8006832:	6821      	ldrge	r1, [r4, #0]
 8006834:	f021 0104 	bicge.w	r1, r1, #4
 8006838:	6021      	strge	r1, [r4, #0]
 800683a:	b90e      	cbnz	r6, 8006840 <_printf_i+0x118>
 800683c:	2d00      	cmp	r5, #0
 800683e:	d04d      	beq.n	80068dc <_printf_i+0x1b4>
 8006840:	4615      	mov	r5, r2
 8006842:	fbb6 f1f3 	udiv	r1, r6, r3
 8006846:	fb03 6711 	mls	r7, r3, r1, r6
 800684a:	5dc7      	ldrb	r7, [r0, r7]
 800684c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006850:	4637      	mov	r7, r6
 8006852:	42bb      	cmp	r3, r7
 8006854:	460e      	mov	r6, r1
 8006856:	d9f4      	bls.n	8006842 <_printf_i+0x11a>
 8006858:	2b08      	cmp	r3, #8
 800685a:	d10b      	bne.n	8006874 <_printf_i+0x14c>
 800685c:	6823      	ldr	r3, [r4, #0]
 800685e:	07de      	lsls	r6, r3, #31
 8006860:	d508      	bpl.n	8006874 <_printf_i+0x14c>
 8006862:	6923      	ldr	r3, [r4, #16]
 8006864:	6861      	ldr	r1, [r4, #4]
 8006866:	4299      	cmp	r1, r3
 8006868:	bfde      	ittt	le
 800686a:	2330      	movle	r3, #48	; 0x30
 800686c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006870:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006874:	1b52      	subs	r2, r2, r5
 8006876:	6122      	str	r2, [r4, #16]
 8006878:	f8cd a000 	str.w	sl, [sp]
 800687c:	464b      	mov	r3, r9
 800687e:	aa03      	add	r2, sp, #12
 8006880:	4621      	mov	r1, r4
 8006882:	4640      	mov	r0, r8
 8006884:	f7ff fee2 	bl	800664c <_printf_common>
 8006888:	3001      	adds	r0, #1
 800688a:	d14c      	bne.n	8006926 <_printf_i+0x1fe>
 800688c:	f04f 30ff 	mov.w	r0, #4294967295
 8006890:	b004      	add	sp, #16
 8006892:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006896:	4835      	ldr	r0, [pc, #212]	; (800696c <_printf_i+0x244>)
 8006898:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800689c:	6829      	ldr	r1, [r5, #0]
 800689e:	6823      	ldr	r3, [r4, #0]
 80068a0:	f851 6b04 	ldr.w	r6, [r1], #4
 80068a4:	6029      	str	r1, [r5, #0]
 80068a6:	061d      	lsls	r5, r3, #24
 80068a8:	d514      	bpl.n	80068d4 <_printf_i+0x1ac>
 80068aa:	07df      	lsls	r7, r3, #31
 80068ac:	bf44      	itt	mi
 80068ae:	f043 0320 	orrmi.w	r3, r3, #32
 80068b2:	6023      	strmi	r3, [r4, #0]
 80068b4:	b91e      	cbnz	r6, 80068be <_printf_i+0x196>
 80068b6:	6823      	ldr	r3, [r4, #0]
 80068b8:	f023 0320 	bic.w	r3, r3, #32
 80068bc:	6023      	str	r3, [r4, #0]
 80068be:	2310      	movs	r3, #16
 80068c0:	e7b0      	b.n	8006824 <_printf_i+0xfc>
 80068c2:	6823      	ldr	r3, [r4, #0]
 80068c4:	f043 0320 	orr.w	r3, r3, #32
 80068c8:	6023      	str	r3, [r4, #0]
 80068ca:	2378      	movs	r3, #120	; 0x78
 80068cc:	4828      	ldr	r0, [pc, #160]	; (8006970 <_printf_i+0x248>)
 80068ce:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80068d2:	e7e3      	b.n	800689c <_printf_i+0x174>
 80068d4:	0659      	lsls	r1, r3, #25
 80068d6:	bf48      	it	mi
 80068d8:	b2b6      	uxthmi	r6, r6
 80068da:	e7e6      	b.n	80068aa <_printf_i+0x182>
 80068dc:	4615      	mov	r5, r2
 80068de:	e7bb      	b.n	8006858 <_printf_i+0x130>
 80068e0:	682b      	ldr	r3, [r5, #0]
 80068e2:	6826      	ldr	r6, [r4, #0]
 80068e4:	6961      	ldr	r1, [r4, #20]
 80068e6:	1d18      	adds	r0, r3, #4
 80068e8:	6028      	str	r0, [r5, #0]
 80068ea:	0635      	lsls	r5, r6, #24
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	d501      	bpl.n	80068f4 <_printf_i+0x1cc>
 80068f0:	6019      	str	r1, [r3, #0]
 80068f2:	e002      	b.n	80068fa <_printf_i+0x1d2>
 80068f4:	0670      	lsls	r0, r6, #25
 80068f6:	d5fb      	bpl.n	80068f0 <_printf_i+0x1c8>
 80068f8:	8019      	strh	r1, [r3, #0]
 80068fa:	2300      	movs	r3, #0
 80068fc:	6123      	str	r3, [r4, #16]
 80068fe:	4615      	mov	r5, r2
 8006900:	e7ba      	b.n	8006878 <_printf_i+0x150>
 8006902:	682b      	ldr	r3, [r5, #0]
 8006904:	1d1a      	adds	r2, r3, #4
 8006906:	602a      	str	r2, [r5, #0]
 8006908:	681d      	ldr	r5, [r3, #0]
 800690a:	6862      	ldr	r2, [r4, #4]
 800690c:	2100      	movs	r1, #0
 800690e:	4628      	mov	r0, r5
 8006910:	f7f9 fc76 	bl	8000200 <memchr>
 8006914:	b108      	cbz	r0, 800691a <_printf_i+0x1f2>
 8006916:	1b40      	subs	r0, r0, r5
 8006918:	6060      	str	r0, [r4, #4]
 800691a:	6863      	ldr	r3, [r4, #4]
 800691c:	6123      	str	r3, [r4, #16]
 800691e:	2300      	movs	r3, #0
 8006920:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006924:	e7a8      	b.n	8006878 <_printf_i+0x150>
 8006926:	6923      	ldr	r3, [r4, #16]
 8006928:	462a      	mov	r2, r5
 800692a:	4649      	mov	r1, r9
 800692c:	4640      	mov	r0, r8
 800692e:	47d0      	blx	sl
 8006930:	3001      	adds	r0, #1
 8006932:	d0ab      	beq.n	800688c <_printf_i+0x164>
 8006934:	6823      	ldr	r3, [r4, #0]
 8006936:	079b      	lsls	r3, r3, #30
 8006938:	d413      	bmi.n	8006962 <_printf_i+0x23a>
 800693a:	68e0      	ldr	r0, [r4, #12]
 800693c:	9b03      	ldr	r3, [sp, #12]
 800693e:	4298      	cmp	r0, r3
 8006940:	bfb8      	it	lt
 8006942:	4618      	movlt	r0, r3
 8006944:	e7a4      	b.n	8006890 <_printf_i+0x168>
 8006946:	2301      	movs	r3, #1
 8006948:	4632      	mov	r2, r6
 800694a:	4649      	mov	r1, r9
 800694c:	4640      	mov	r0, r8
 800694e:	47d0      	blx	sl
 8006950:	3001      	adds	r0, #1
 8006952:	d09b      	beq.n	800688c <_printf_i+0x164>
 8006954:	3501      	adds	r5, #1
 8006956:	68e3      	ldr	r3, [r4, #12]
 8006958:	9903      	ldr	r1, [sp, #12]
 800695a:	1a5b      	subs	r3, r3, r1
 800695c:	42ab      	cmp	r3, r5
 800695e:	dcf2      	bgt.n	8006946 <_printf_i+0x21e>
 8006960:	e7eb      	b.n	800693a <_printf_i+0x212>
 8006962:	2500      	movs	r5, #0
 8006964:	f104 0619 	add.w	r6, r4, #25
 8006968:	e7f5      	b.n	8006956 <_printf_i+0x22e>
 800696a:	bf00      	nop
 800696c:	0800ab3a 	.word	0x0800ab3a
 8006970:	0800ab4b 	.word	0x0800ab4b

08006974 <_scanf_float>:
 8006974:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006978:	b087      	sub	sp, #28
 800697a:	4617      	mov	r7, r2
 800697c:	9303      	str	r3, [sp, #12]
 800697e:	688b      	ldr	r3, [r1, #8]
 8006980:	1e5a      	subs	r2, r3, #1
 8006982:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006986:	bf83      	ittte	hi
 8006988:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800698c:	195b      	addhi	r3, r3, r5
 800698e:	9302      	strhi	r3, [sp, #8]
 8006990:	2300      	movls	r3, #0
 8006992:	bf86      	itte	hi
 8006994:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006998:	608b      	strhi	r3, [r1, #8]
 800699a:	9302      	strls	r3, [sp, #8]
 800699c:	680b      	ldr	r3, [r1, #0]
 800699e:	468b      	mov	fp, r1
 80069a0:	2500      	movs	r5, #0
 80069a2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80069a6:	f84b 3b1c 	str.w	r3, [fp], #28
 80069aa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80069ae:	4680      	mov	r8, r0
 80069b0:	460c      	mov	r4, r1
 80069b2:	465e      	mov	r6, fp
 80069b4:	46aa      	mov	sl, r5
 80069b6:	46a9      	mov	r9, r5
 80069b8:	9501      	str	r5, [sp, #4]
 80069ba:	68a2      	ldr	r2, [r4, #8]
 80069bc:	b152      	cbz	r2, 80069d4 <_scanf_float+0x60>
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	781b      	ldrb	r3, [r3, #0]
 80069c2:	2b4e      	cmp	r3, #78	; 0x4e
 80069c4:	d864      	bhi.n	8006a90 <_scanf_float+0x11c>
 80069c6:	2b40      	cmp	r3, #64	; 0x40
 80069c8:	d83c      	bhi.n	8006a44 <_scanf_float+0xd0>
 80069ca:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80069ce:	b2c8      	uxtb	r0, r1
 80069d0:	280e      	cmp	r0, #14
 80069d2:	d93a      	bls.n	8006a4a <_scanf_float+0xd6>
 80069d4:	f1b9 0f00 	cmp.w	r9, #0
 80069d8:	d003      	beq.n	80069e2 <_scanf_float+0x6e>
 80069da:	6823      	ldr	r3, [r4, #0]
 80069dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80069e0:	6023      	str	r3, [r4, #0]
 80069e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80069e6:	f1ba 0f01 	cmp.w	sl, #1
 80069ea:	f200 8113 	bhi.w	8006c14 <_scanf_float+0x2a0>
 80069ee:	455e      	cmp	r6, fp
 80069f0:	f200 8105 	bhi.w	8006bfe <_scanf_float+0x28a>
 80069f4:	2501      	movs	r5, #1
 80069f6:	4628      	mov	r0, r5
 80069f8:	b007      	add	sp, #28
 80069fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069fe:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006a02:	2a0d      	cmp	r2, #13
 8006a04:	d8e6      	bhi.n	80069d4 <_scanf_float+0x60>
 8006a06:	a101      	add	r1, pc, #4	; (adr r1, 8006a0c <_scanf_float+0x98>)
 8006a08:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006a0c:	08006b4b 	.word	0x08006b4b
 8006a10:	080069d5 	.word	0x080069d5
 8006a14:	080069d5 	.word	0x080069d5
 8006a18:	080069d5 	.word	0x080069d5
 8006a1c:	08006bab 	.word	0x08006bab
 8006a20:	08006b83 	.word	0x08006b83
 8006a24:	080069d5 	.word	0x080069d5
 8006a28:	080069d5 	.word	0x080069d5
 8006a2c:	08006b59 	.word	0x08006b59
 8006a30:	080069d5 	.word	0x080069d5
 8006a34:	080069d5 	.word	0x080069d5
 8006a38:	080069d5 	.word	0x080069d5
 8006a3c:	080069d5 	.word	0x080069d5
 8006a40:	08006b11 	.word	0x08006b11
 8006a44:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006a48:	e7db      	b.n	8006a02 <_scanf_float+0x8e>
 8006a4a:	290e      	cmp	r1, #14
 8006a4c:	d8c2      	bhi.n	80069d4 <_scanf_float+0x60>
 8006a4e:	a001      	add	r0, pc, #4	; (adr r0, 8006a54 <_scanf_float+0xe0>)
 8006a50:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006a54:	08006b03 	.word	0x08006b03
 8006a58:	080069d5 	.word	0x080069d5
 8006a5c:	08006b03 	.word	0x08006b03
 8006a60:	08006b97 	.word	0x08006b97
 8006a64:	080069d5 	.word	0x080069d5
 8006a68:	08006ab1 	.word	0x08006ab1
 8006a6c:	08006aed 	.word	0x08006aed
 8006a70:	08006aed 	.word	0x08006aed
 8006a74:	08006aed 	.word	0x08006aed
 8006a78:	08006aed 	.word	0x08006aed
 8006a7c:	08006aed 	.word	0x08006aed
 8006a80:	08006aed 	.word	0x08006aed
 8006a84:	08006aed 	.word	0x08006aed
 8006a88:	08006aed 	.word	0x08006aed
 8006a8c:	08006aed 	.word	0x08006aed
 8006a90:	2b6e      	cmp	r3, #110	; 0x6e
 8006a92:	d809      	bhi.n	8006aa8 <_scanf_float+0x134>
 8006a94:	2b60      	cmp	r3, #96	; 0x60
 8006a96:	d8b2      	bhi.n	80069fe <_scanf_float+0x8a>
 8006a98:	2b54      	cmp	r3, #84	; 0x54
 8006a9a:	d077      	beq.n	8006b8c <_scanf_float+0x218>
 8006a9c:	2b59      	cmp	r3, #89	; 0x59
 8006a9e:	d199      	bne.n	80069d4 <_scanf_float+0x60>
 8006aa0:	2d07      	cmp	r5, #7
 8006aa2:	d197      	bne.n	80069d4 <_scanf_float+0x60>
 8006aa4:	2508      	movs	r5, #8
 8006aa6:	e029      	b.n	8006afc <_scanf_float+0x188>
 8006aa8:	2b74      	cmp	r3, #116	; 0x74
 8006aaa:	d06f      	beq.n	8006b8c <_scanf_float+0x218>
 8006aac:	2b79      	cmp	r3, #121	; 0x79
 8006aae:	e7f6      	b.n	8006a9e <_scanf_float+0x12a>
 8006ab0:	6821      	ldr	r1, [r4, #0]
 8006ab2:	05c8      	lsls	r0, r1, #23
 8006ab4:	d51a      	bpl.n	8006aec <_scanf_float+0x178>
 8006ab6:	9b02      	ldr	r3, [sp, #8]
 8006ab8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006abc:	6021      	str	r1, [r4, #0]
 8006abe:	f109 0901 	add.w	r9, r9, #1
 8006ac2:	b11b      	cbz	r3, 8006acc <_scanf_float+0x158>
 8006ac4:	3b01      	subs	r3, #1
 8006ac6:	3201      	adds	r2, #1
 8006ac8:	9302      	str	r3, [sp, #8]
 8006aca:	60a2      	str	r2, [r4, #8]
 8006acc:	68a3      	ldr	r3, [r4, #8]
 8006ace:	3b01      	subs	r3, #1
 8006ad0:	60a3      	str	r3, [r4, #8]
 8006ad2:	6923      	ldr	r3, [r4, #16]
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	6123      	str	r3, [r4, #16]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	3b01      	subs	r3, #1
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	607b      	str	r3, [r7, #4]
 8006ae0:	f340 8084 	ble.w	8006bec <_scanf_float+0x278>
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	3301      	adds	r3, #1
 8006ae8:	603b      	str	r3, [r7, #0]
 8006aea:	e766      	b.n	80069ba <_scanf_float+0x46>
 8006aec:	eb1a 0f05 	cmn.w	sl, r5
 8006af0:	f47f af70 	bne.w	80069d4 <_scanf_float+0x60>
 8006af4:	6822      	ldr	r2, [r4, #0]
 8006af6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006afa:	6022      	str	r2, [r4, #0]
 8006afc:	f806 3b01 	strb.w	r3, [r6], #1
 8006b00:	e7e4      	b.n	8006acc <_scanf_float+0x158>
 8006b02:	6822      	ldr	r2, [r4, #0]
 8006b04:	0610      	lsls	r0, r2, #24
 8006b06:	f57f af65 	bpl.w	80069d4 <_scanf_float+0x60>
 8006b0a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006b0e:	e7f4      	b.n	8006afa <_scanf_float+0x186>
 8006b10:	f1ba 0f00 	cmp.w	sl, #0
 8006b14:	d10e      	bne.n	8006b34 <_scanf_float+0x1c0>
 8006b16:	f1b9 0f00 	cmp.w	r9, #0
 8006b1a:	d10e      	bne.n	8006b3a <_scanf_float+0x1c6>
 8006b1c:	6822      	ldr	r2, [r4, #0]
 8006b1e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006b22:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006b26:	d108      	bne.n	8006b3a <_scanf_float+0x1c6>
 8006b28:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006b2c:	6022      	str	r2, [r4, #0]
 8006b2e:	f04f 0a01 	mov.w	sl, #1
 8006b32:	e7e3      	b.n	8006afc <_scanf_float+0x188>
 8006b34:	f1ba 0f02 	cmp.w	sl, #2
 8006b38:	d055      	beq.n	8006be6 <_scanf_float+0x272>
 8006b3a:	2d01      	cmp	r5, #1
 8006b3c:	d002      	beq.n	8006b44 <_scanf_float+0x1d0>
 8006b3e:	2d04      	cmp	r5, #4
 8006b40:	f47f af48 	bne.w	80069d4 <_scanf_float+0x60>
 8006b44:	3501      	adds	r5, #1
 8006b46:	b2ed      	uxtb	r5, r5
 8006b48:	e7d8      	b.n	8006afc <_scanf_float+0x188>
 8006b4a:	f1ba 0f01 	cmp.w	sl, #1
 8006b4e:	f47f af41 	bne.w	80069d4 <_scanf_float+0x60>
 8006b52:	f04f 0a02 	mov.w	sl, #2
 8006b56:	e7d1      	b.n	8006afc <_scanf_float+0x188>
 8006b58:	b97d      	cbnz	r5, 8006b7a <_scanf_float+0x206>
 8006b5a:	f1b9 0f00 	cmp.w	r9, #0
 8006b5e:	f47f af3c 	bne.w	80069da <_scanf_float+0x66>
 8006b62:	6822      	ldr	r2, [r4, #0]
 8006b64:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006b68:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006b6c:	f47f af39 	bne.w	80069e2 <_scanf_float+0x6e>
 8006b70:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006b74:	6022      	str	r2, [r4, #0]
 8006b76:	2501      	movs	r5, #1
 8006b78:	e7c0      	b.n	8006afc <_scanf_float+0x188>
 8006b7a:	2d03      	cmp	r5, #3
 8006b7c:	d0e2      	beq.n	8006b44 <_scanf_float+0x1d0>
 8006b7e:	2d05      	cmp	r5, #5
 8006b80:	e7de      	b.n	8006b40 <_scanf_float+0x1cc>
 8006b82:	2d02      	cmp	r5, #2
 8006b84:	f47f af26 	bne.w	80069d4 <_scanf_float+0x60>
 8006b88:	2503      	movs	r5, #3
 8006b8a:	e7b7      	b.n	8006afc <_scanf_float+0x188>
 8006b8c:	2d06      	cmp	r5, #6
 8006b8e:	f47f af21 	bne.w	80069d4 <_scanf_float+0x60>
 8006b92:	2507      	movs	r5, #7
 8006b94:	e7b2      	b.n	8006afc <_scanf_float+0x188>
 8006b96:	6822      	ldr	r2, [r4, #0]
 8006b98:	0591      	lsls	r1, r2, #22
 8006b9a:	f57f af1b 	bpl.w	80069d4 <_scanf_float+0x60>
 8006b9e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006ba2:	6022      	str	r2, [r4, #0]
 8006ba4:	f8cd 9004 	str.w	r9, [sp, #4]
 8006ba8:	e7a8      	b.n	8006afc <_scanf_float+0x188>
 8006baa:	6822      	ldr	r2, [r4, #0]
 8006bac:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006bb0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006bb4:	d006      	beq.n	8006bc4 <_scanf_float+0x250>
 8006bb6:	0550      	lsls	r0, r2, #21
 8006bb8:	f57f af0c 	bpl.w	80069d4 <_scanf_float+0x60>
 8006bbc:	f1b9 0f00 	cmp.w	r9, #0
 8006bc0:	f43f af0f 	beq.w	80069e2 <_scanf_float+0x6e>
 8006bc4:	0591      	lsls	r1, r2, #22
 8006bc6:	bf58      	it	pl
 8006bc8:	9901      	ldrpl	r1, [sp, #4]
 8006bca:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006bce:	bf58      	it	pl
 8006bd0:	eba9 0101 	subpl.w	r1, r9, r1
 8006bd4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006bd8:	bf58      	it	pl
 8006bda:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006bde:	6022      	str	r2, [r4, #0]
 8006be0:	f04f 0900 	mov.w	r9, #0
 8006be4:	e78a      	b.n	8006afc <_scanf_float+0x188>
 8006be6:	f04f 0a03 	mov.w	sl, #3
 8006bea:	e787      	b.n	8006afc <_scanf_float+0x188>
 8006bec:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006bf0:	4639      	mov	r1, r7
 8006bf2:	4640      	mov	r0, r8
 8006bf4:	4798      	blx	r3
 8006bf6:	2800      	cmp	r0, #0
 8006bf8:	f43f aedf 	beq.w	80069ba <_scanf_float+0x46>
 8006bfc:	e6ea      	b.n	80069d4 <_scanf_float+0x60>
 8006bfe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c02:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006c06:	463a      	mov	r2, r7
 8006c08:	4640      	mov	r0, r8
 8006c0a:	4798      	blx	r3
 8006c0c:	6923      	ldr	r3, [r4, #16]
 8006c0e:	3b01      	subs	r3, #1
 8006c10:	6123      	str	r3, [r4, #16]
 8006c12:	e6ec      	b.n	80069ee <_scanf_float+0x7a>
 8006c14:	1e6b      	subs	r3, r5, #1
 8006c16:	2b06      	cmp	r3, #6
 8006c18:	d825      	bhi.n	8006c66 <_scanf_float+0x2f2>
 8006c1a:	2d02      	cmp	r5, #2
 8006c1c:	d836      	bhi.n	8006c8c <_scanf_float+0x318>
 8006c1e:	455e      	cmp	r6, fp
 8006c20:	f67f aee8 	bls.w	80069f4 <_scanf_float+0x80>
 8006c24:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c28:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006c2c:	463a      	mov	r2, r7
 8006c2e:	4640      	mov	r0, r8
 8006c30:	4798      	blx	r3
 8006c32:	6923      	ldr	r3, [r4, #16]
 8006c34:	3b01      	subs	r3, #1
 8006c36:	6123      	str	r3, [r4, #16]
 8006c38:	e7f1      	b.n	8006c1e <_scanf_float+0x2aa>
 8006c3a:	9802      	ldr	r0, [sp, #8]
 8006c3c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c40:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006c44:	9002      	str	r0, [sp, #8]
 8006c46:	463a      	mov	r2, r7
 8006c48:	4640      	mov	r0, r8
 8006c4a:	4798      	blx	r3
 8006c4c:	6923      	ldr	r3, [r4, #16]
 8006c4e:	3b01      	subs	r3, #1
 8006c50:	6123      	str	r3, [r4, #16]
 8006c52:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006c56:	fa5f fa8a 	uxtb.w	sl, sl
 8006c5a:	f1ba 0f02 	cmp.w	sl, #2
 8006c5e:	d1ec      	bne.n	8006c3a <_scanf_float+0x2c6>
 8006c60:	3d03      	subs	r5, #3
 8006c62:	b2ed      	uxtb	r5, r5
 8006c64:	1b76      	subs	r6, r6, r5
 8006c66:	6823      	ldr	r3, [r4, #0]
 8006c68:	05da      	lsls	r2, r3, #23
 8006c6a:	d52f      	bpl.n	8006ccc <_scanf_float+0x358>
 8006c6c:	055b      	lsls	r3, r3, #21
 8006c6e:	d510      	bpl.n	8006c92 <_scanf_float+0x31e>
 8006c70:	455e      	cmp	r6, fp
 8006c72:	f67f aebf 	bls.w	80069f4 <_scanf_float+0x80>
 8006c76:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006c7a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006c7e:	463a      	mov	r2, r7
 8006c80:	4640      	mov	r0, r8
 8006c82:	4798      	blx	r3
 8006c84:	6923      	ldr	r3, [r4, #16]
 8006c86:	3b01      	subs	r3, #1
 8006c88:	6123      	str	r3, [r4, #16]
 8006c8a:	e7f1      	b.n	8006c70 <_scanf_float+0x2fc>
 8006c8c:	46aa      	mov	sl, r5
 8006c8e:	9602      	str	r6, [sp, #8]
 8006c90:	e7df      	b.n	8006c52 <_scanf_float+0x2de>
 8006c92:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006c96:	6923      	ldr	r3, [r4, #16]
 8006c98:	2965      	cmp	r1, #101	; 0x65
 8006c9a:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c9e:	f106 35ff 	add.w	r5, r6, #4294967295
 8006ca2:	6123      	str	r3, [r4, #16]
 8006ca4:	d00c      	beq.n	8006cc0 <_scanf_float+0x34c>
 8006ca6:	2945      	cmp	r1, #69	; 0x45
 8006ca8:	d00a      	beq.n	8006cc0 <_scanf_float+0x34c>
 8006caa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006cae:	463a      	mov	r2, r7
 8006cb0:	4640      	mov	r0, r8
 8006cb2:	4798      	blx	r3
 8006cb4:	6923      	ldr	r3, [r4, #16]
 8006cb6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006cba:	3b01      	subs	r3, #1
 8006cbc:	1eb5      	subs	r5, r6, #2
 8006cbe:	6123      	str	r3, [r4, #16]
 8006cc0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006cc4:	463a      	mov	r2, r7
 8006cc6:	4640      	mov	r0, r8
 8006cc8:	4798      	blx	r3
 8006cca:	462e      	mov	r6, r5
 8006ccc:	6825      	ldr	r5, [r4, #0]
 8006cce:	f015 0510 	ands.w	r5, r5, #16
 8006cd2:	d159      	bne.n	8006d88 <_scanf_float+0x414>
 8006cd4:	7035      	strb	r5, [r6, #0]
 8006cd6:	6823      	ldr	r3, [r4, #0]
 8006cd8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006cdc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ce0:	d11b      	bne.n	8006d1a <_scanf_float+0x3a6>
 8006ce2:	9b01      	ldr	r3, [sp, #4]
 8006ce4:	454b      	cmp	r3, r9
 8006ce6:	eba3 0209 	sub.w	r2, r3, r9
 8006cea:	d123      	bne.n	8006d34 <_scanf_float+0x3c0>
 8006cec:	2200      	movs	r2, #0
 8006cee:	4659      	mov	r1, fp
 8006cf0:	4640      	mov	r0, r8
 8006cf2:	f000 ff27 	bl	8007b44 <_strtod_r>
 8006cf6:	6822      	ldr	r2, [r4, #0]
 8006cf8:	9b03      	ldr	r3, [sp, #12]
 8006cfa:	f012 0f02 	tst.w	r2, #2
 8006cfe:	ec57 6b10 	vmov	r6, r7, d0
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	d021      	beq.n	8006d4a <_scanf_float+0x3d6>
 8006d06:	9903      	ldr	r1, [sp, #12]
 8006d08:	1d1a      	adds	r2, r3, #4
 8006d0a:	600a      	str	r2, [r1, #0]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	e9c3 6700 	strd	r6, r7, [r3]
 8006d12:	68e3      	ldr	r3, [r4, #12]
 8006d14:	3301      	adds	r3, #1
 8006d16:	60e3      	str	r3, [r4, #12]
 8006d18:	e66d      	b.n	80069f6 <_scanf_float+0x82>
 8006d1a:	9b04      	ldr	r3, [sp, #16]
 8006d1c:	2b00      	cmp	r3, #0
 8006d1e:	d0e5      	beq.n	8006cec <_scanf_float+0x378>
 8006d20:	9905      	ldr	r1, [sp, #20]
 8006d22:	230a      	movs	r3, #10
 8006d24:	462a      	mov	r2, r5
 8006d26:	3101      	adds	r1, #1
 8006d28:	4640      	mov	r0, r8
 8006d2a:	f000 ff93 	bl	8007c54 <_strtol_r>
 8006d2e:	9b04      	ldr	r3, [sp, #16]
 8006d30:	9e05      	ldr	r6, [sp, #20]
 8006d32:	1ac2      	subs	r2, r0, r3
 8006d34:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006d38:	429e      	cmp	r6, r3
 8006d3a:	bf28      	it	cs
 8006d3c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006d40:	4912      	ldr	r1, [pc, #72]	; (8006d8c <_scanf_float+0x418>)
 8006d42:	4630      	mov	r0, r6
 8006d44:	f000 f8ba 	bl	8006ebc <siprintf>
 8006d48:	e7d0      	b.n	8006cec <_scanf_float+0x378>
 8006d4a:	9903      	ldr	r1, [sp, #12]
 8006d4c:	f012 0f04 	tst.w	r2, #4
 8006d50:	f103 0204 	add.w	r2, r3, #4
 8006d54:	600a      	str	r2, [r1, #0]
 8006d56:	d1d9      	bne.n	8006d0c <_scanf_float+0x398>
 8006d58:	f8d3 8000 	ldr.w	r8, [r3]
 8006d5c:	ee10 2a10 	vmov	r2, s0
 8006d60:	ee10 0a10 	vmov	r0, s0
 8006d64:	463b      	mov	r3, r7
 8006d66:	4639      	mov	r1, r7
 8006d68:	f7f9 fef0 	bl	8000b4c <__aeabi_dcmpun>
 8006d6c:	b128      	cbz	r0, 8006d7a <_scanf_float+0x406>
 8006d6e:	4808      	ldr	r0, [pc, #32]	; (8006d90 <_scanf_float+0x41c>)
 8006d70:	f000 f89e 	bl	8006eb0 <nanf>
 8006d74:	ed88 0a00 	vstr	s0, [r8]
 8006d78:	e7cb      	b.n	8006d12 <_scanf_float+0x39e>
 8006d7a:	4630      	mov	r0, r6
 8006d7c:	4639      	mov	r1, r7
 8006d7e:	f7f9 ff43 	bl	8000c08 <__aeabi_d2f>
 8006d82:	f8c8 0000 	str.w	r0, [r8]
 8006d86:	e7c4      	b.n	8006d12 <_scanf_float+0x39e>
 8006d88:	2500      	movs	r5, #0
 8006d8a:	e634      	b.n	80069f6 <_scanf_float+0x82>
 8006d8c:	0800ab5c 	.word	0x0800ab5c
 8006d90:	0800afd0 	.word	0x0800afd0

08006d94 <iprintf>:
 8006d94:	b40f      	push	{r0, r1, r2, r3}
 8006d96:	4b0a      	ldr	r3, [pc, #40]	; (8006dc0 <iprintf+0x2c>)
 8006d98:	b513      	push	{r0, r1, r4, lr}
 8006d9a:	681c      	ldr	r4, [r3, #0]
 8006d9c:	b124      	cbz	r4, 8006da8 <iprintf+0x14>
 8006d9e:	69a3      	ldr	r3, [r4, #24]
 8006da0:	b913      	cbnz	r3, 8006da8 <iprintf+0x14>
 8006da2:	4620      	mov	r0, r4
 8006da4:	f001 ffac 	bl	8008d00 <__sinit>
 8006da8:	ab05      	add	r3, sp, #20
 8006daa:	9a04      	ldr	r2, [sp, #16]
 8006dac:	68a1      	ldr	r1, [r4, #8]
 8006dae:	9301      	str	r3, [sp, #4]
 8006db0:	4620      	mov	r0, r4
 8006db2:	f003 fb83 	bl	800a4bc <_vfiprintf_r>
 8006db6:	b002      	add	sp, #8
 8006db8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006dbc:	b004      	add	sp, #16
 8006dbe:	4770      	bx	lr
 8006dc0:	2000000c 	.word	0x2000000c

08006dc4 <_puts_r>:
 8006dc4:	b570      	push	{r4, r5, r6, lr}
 8006dc6:	460e      	mov	r6, r1
 8006dc8:	4605      	mov	r5, r0
 8006dca:	b118      	cbz	r0, 8006dd4 <_puts_r+0x10>
 8006dcc:	6983      	ldr	r3, [r0, #24]
 8006dce:	b90b      	cbnz	r3, 8006dd4 <_puts_r+0x10>
 8006dd0:	f001 ff96 	bl	8008d00 <__sinit>
 8006dd4:	69ab      	ldr	r3, [r5, #24]
 8006dd6:	68ac      	ldr	r4, [r5, #8]
 8006dd8:	b913      	cbnz	r3, 8006de0 <_puts_r+0x1c>
 8006dda:	4628      	mov	r0, r5
 8006ddc:	f001 ff90 	bl	8008d00 <__sinit>
 8006de0:	4b2c      	ldr	r3, [pc, #176]	; (8006e94 <_puts_r+0xd0>)
 8006de2:	429c      	cmp	r4, r3
 8006de4:	d120      	bne.n	8006e28 <_puts_r+0x64>
 8006de6:	686c      	ldr	r4, [r5, #4]
 8006de8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006dea:	07db      	lsls	r3, r3, #31
 8006dec:	d405      	bmi.n	8006dfa <_puts_r+0x36>
 8006dee:	89a3      	ldrh	r3, [r4, #12]
 8006df0:	0598      	lsls	r0, r3, #22
 8006df2:	d402      	bmi.n	8006dfa <_puts_r+0x36>
 8006df4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006df6:	f002 fb94 	bl	8009522 <__retarget_lock_acquire_recursive>
 8006dfa:	89a3      	ldrh	r3, [r4, #12]
 8006dfc:	0719      	lsls	r1, r3, #28
 8006dfe:	d51d      	bpl.n	8006e3c <_puts_r+0x78>
 8006e00:	6923      	ldr	r3, [r4, #16]
 8006e02:	b1db      	cbz	r3, 8006e3c <_puts_r+0x78>
 8006e04:	3e01      	subs	r6, #1
 8006e06:	68a3      	ldr	r3, [r4, #8]
 8006e08:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006e0c:	3b01      	subs	r3, #1
 8006e0e:	60a3      	str	r3, [r4, #8]
 8006e10:	bb39      	cbnz	r1, 8006e62 <_puts_r+0x9e>
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	da38      	bge.n	8006e88 <_puts_r+0xc4>
 8006e16:	4622      	mov	r2, r4
 8006e18:	210a      	movs	r1, #10
 8006e1a:	4628      	mov	r0, r5
 8006e1c:	f000 ff1c 	bl	8007c58 <__swbuf_r>
 8006e20:	3001      	adds	r0, #1
 8006e22:	d011      	beq.n	8006e48 <_puts_r+0x84>
 8006e24:	250a      	movs	r5, #10
 8006e26:	e011      	b.n	8006e4c <_puts_r+0x88>
 8006e28:	4b1b      	ldr	r3, [pc, #108]	; (8006e98 <_puts_r+0xd4>)
 8006e2a:	429c      	cmp	r4, r3
 8006e2c:	d101      	bne.n	8006e32 <_puts_r+0x6e>
 8006e2e:	68ac      	ldr	r4, [r5, #8]
 8006e30:	e7da      	b.n	8006de8 <_puts_r+0x24>
 8006e32:	4b1a      	ldr	r3, [pc, #104]	; (8006e9c <_puts_r+0xd8>)
 8006e34:	429c      	cmp	r4, r3
 8006e36:	bf08      	it	eq
 8006e38:	68ec      	ldreq	r4, [r5, #12]
 8006e3a:	e7d5      	b.n	8006de8 <_puts_r+0x24>
 8006e3c:	4621      	mov	r1, r4
 8006e3e:	4628      	mov	r0, r5
 8006e40:	f000 ff5c 	bl	8007cfc <__swsetup_r>
 8006e44:	2800      	cmp	r0, #0
 8006e46:	d0dd      	beq.n	8006e04 <_puts_r+0x40>
 8006e48:	f04f 35ff 	mov.w	r5, #4294967295
 8006e4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006e4e:	07da      	lsls	r2, r3, #31
 8006e50:	d405      	bmi.n	8006e5e <_puts_r+0x9a>
 8006e52:	89a3      	ldrh	r3, [r4, #12]
 8006e54:	059b      	lsls	r3, r3, #22
 8006e56:	d402      	bmi.n	8006e5e <_puts_r+0x9a>
 8006e58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006e5a:	f002 fb63 	bl	8009524 <__retarget_lock_release_recursive>
 8006e5e:	4628      	mov	r0, r5
 8006e60:	bd70      	pop	{r4, r5, r6, pc}
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	da04      	bge.n	8006e70 <_puts_r+0xac>
 8006e66:	69a2      	ldr	r2, [r4, #24]
 8006e68:	429a      	cmp	r2, r3
 8006e6a:	dc06      	bgt.n	8006e7a <_puts_r+0xb6>
 8006e6c:	290a      	cmp	r1, #10
 8006e6e:	d004      	beq.n	8006e7a <_puts_r+0xb6>
 8006e70:	6823      	ldr	r3, [r4, #0]
 8006e72:	1c5a      	adds	r2, r3, #1
 8006e74:	6022      	str	r2, [r4, #0]
 8006e76:	7019      	strb	r1, [r3, #0]
 8006e78:	e7c5      	b.n	8006e06 <_puts_r+0x42>
 8006e7a:	4622      	mov	r2, r4
 8006e7c:	4628      	mov	r0, r5
 8006e7e:	f000 feeb 	bl	8007c58 <__swbuf_r>
 8006e82:	3001      	adds	r0, #1
 8006e84:	d1bf      	bne.n	8006e06 <_puts_r+0x42>
 8006e86:	e7df      	b.n	8006e48 <_puts_r+0x84>
 8006e88:	6823      	ldr	r3, [r4, #0]
 8006e8a:	250a      	movs	r5, #10
 8006e8c:	1c5a      	adds	r2, r3, #1
 8006e8e:	6022      	str	r2, [r4, #0]
 8006e90:	701d      	strb	r5, [r3, #0]
 8006e92:	e7db      	b.n	8006e4c <_puts_r+0x88>
 8006e94:	0800ad6c 	.word	0x0800ad6c
 8006e98:	0800ad8c 	.word	0x0800ad8c
 8006e9c:	0800ad4c 	.word	0x0800ad4c

08006ea0 <puts>:
 8006ea0:	4b02      	ldr	r3, [pc, #8]	; (8006eac <puts+0xc>)
 8006ea2:	4601      	mov	r1, r0
 8006ea4:	6818      	ldr	r0, [r3, #0]
 8006ea6:	f7ff bf8d 	b.w	8006dc4 <_puts_r>
 8006eaa:	bf00      	nop
 8006eac:	2000000c 	.word	0x2000000c

08006eb0 <nanf>:
 8006eb0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006eb8 <nanf+0x8>
 8006eb4:	4770      	bx	lr
 8006eb6:	bf00      	nop
 8006eb8:	7fc00000 	.word	0x7fc00000

08006ebc <siprintf>:
 8006ebc:	b40e      	push	{r1, r2, r3}
 8006ebe:	b500      	push	{lr}
 8006ec0:	b09c      	sub	sp, #112	; 0x70
 8006ec2:	ab1d      	add	r3, sp, #116	; 0x74
 8006ec4:	9002      	str	r0, [sp, #8]
 8006ec6:	9006      	str	r0, [sp, #24]
 8006ec8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006ecc:	4809      	ldr	r0, [pc, #36]	; (8006ef4 <siprintf+0x38>)
 8006ece:	9107      	str	r1, [sp, #28]
 8006ed0:	9104      	str	r1, [sp, #16]
 8006ed2:	4909      	ldr	r1, [pc, #36]	; (8006ef8 <siprintf+0x3c>)
 8006ed4:	f853 2b04 	ldr.w	r2, [r3], #4
 8006ed8:	9105      	str	r1, [sp, #20]
 8006eda:	6800      	ldr	r0, [r0, #0]
 8006edc:	9301      	str	r3, [sp, #4]
 8006ede:	a902      	add	r1, sp, #8
 8006ee0:	f003 f9c2 	bl	800a268 <_svfiprintf_r>
 8006ee4:	9b02      	ldr	r3, [sp, #8]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	701a      	strb	r2, [r3, #0]
 8006eea:	b01c      	add	sp, #112	; 0x70
 8006eec:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ef0:	b003      	add	sp, #12
 8006ef2:	4770      	bx	lr
 8006ef4:	2000000c 	.word	0x2000000c
 8006ef8:	ffff0208 	.word	0xffff0208

08006efc <sulp>:
 8006efc:	b570      	push	{r4, r5, r6, lr}
 8006efe:	4604      	mov	r4, r0
 8006f00:	460d      	mov	r5, r1
 8006f02:	ec45 4b10 	vmov	d0, r4, r5
 8006f06:	4616      	mov	r6, r2
 8006f08:	f002 ff0c 	bl	8009d24 <__ulp>
 8006f0c:	ec51 0b10 	vmov	r0, r1, d0
 8006f10:	b17e      	cbz	r6, 8006f32 <sulp+0x36>
 8006f12:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006f16:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	dd09      	ble.n	8006f32 <sulp+0x36>
 8006f1e:	051b      	lsls	r3, r3, #20
 8006f20:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006f24:	2400      	movs	r4, #0
 8006f26:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006f2a:	4622      	mov	r2, r4
 8006f2c:	462b      	mov	r3, r5
 8006f2e:	f7f9 fb73 	bl	8000618 <__aeabi_dmul>
 8006f32:	bd70      	pop	{r4, r5, r6, pc}
 8006f34:	0000      	movs	r0, r0
	...

08006f38 <_strtod_l>:
 8006f38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f3c:	ed2d 8b02 	vpush	{d8}
 8006f40:	b09d      	sub	sp, #116	; 0x74
 8006f42:	461f      	mov	r7, r3
 8006f44:	2300      	movs	r3, #0
 8006f46:	9318      	str	r3, [sp, #96]	; 0x60
 8006f48:	4ba2      	ldr	r3, [pc, #648]	; (80071d4 <_strtod_l+0x29c>)
 8006f4a:	9213      	str	r2, [sp, #76]	; 0x4c
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	9305      	str	r3, [sp, #20]
 8006f50:	4604      	mov	r4, r0
 8006f52:	4618      	mov	r0, r3
 8006f54:	4688      	mov	r8, r1
 8006f56:	f7f9 f94b 	bl	80001f0 <strlen>
 8006f5a:	f04f 0a00 	mov.w	sl, #0
 8006f5e:	4605      	mov	r5, r0
 8006f60:	f04f 0b00 	mov.w	fp, #0
 8006f64:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006f68:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f6a:	781a      	ldrb	r2, [r3, #0]
 8006f6c:	2a2b      	cmp	r2, #43	; 0x2b
 8006f6e:	d04e      	beq.n	800700e <_strtod_l+0xd6>
 8006f70:	d83b      	bhi.n	8006fea <_strtod_l+0xb2>
 8006f72:	2a0d      	cmp	r2, #13
 8006f74:	d834      	bhi.n	8006fe0 <_strtod_l+0xa8>
 8006f76:	2a08      	cmp	r2, #8
 8006f78:	d834      	bhi.n	8006fe4 <_strtod_l+0xac>
 8006f7a:	2a00      	cmp	r2, #0
 8006f7c:	d03e      	beq.n	8006ffc <_strtod_l+0xc4>
 8006f7e:	2300      	movs	r3, #0
 8006f80:	930a      	str	r3, [sp, #40]	; 0x28
 8006f82:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006f84:	7833      	ldrb	r3, [r6, #0]
 8006f86:	2b30      	cmp	r3, #48	; 0x30
 8006f88:	f040 80b0 	bne.w	80070ec <_strtod_l+0x1b4>
 8006f8c:	7873      	ldrb	r3, [r6, #1]
 8006f8e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006f92:	2b58      	cmp	r3, #88	; 0x58
 8006f94:	d168      	bne.n	8007068 <_strtod_l+0x130>
 8006f96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f98:	9301      	str	r3, [sp, #4]
 8006f9a:	ab18      	add	r3, sp, #96	; 0x60
 8006f9c:	9702      	str	r7, [sp, #8]
 8006f9e:	9300      	str	r3, [sp, #0]
 8006fa0:	4a8d      	ldr	r2, [pc, #564]	; (80071d8 <_strtod_l+0x2a0>)
 8006fa2:	ab19      	add	r3, sp, #100	; 0x64
 8006fa4:	a917      	add	r1, sp, #92	; 0x5c
 8006fa6:	4620      	mov	r0, r4
 8006fa8:	f001 ffae 	bl	8008f08 <__gethex>
 8006fac:	f010 0707 	ands.w	r7, r0, #7
 8006fb0:	4605      	mov	r5, r0
 8006fb2:	d005      	beq.n	8006fc0 <_strtod_l+0x88>
 8006fb4:	2f06      	cmp	r7, #6
 8006fb6:	d12c      	bne.n	8007012 <_strtod_l+0xda>
 8006fb8:	3601      	adds	r6, #1
 8006fba:	2300      	movs	r3, #0
 8006fbc:	9617      	str	r6, [sp, #92]	; 0x5c
 8006fbe:	930a      	str	r3, [sp, #40]	; 0x28
 8006fc0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	f040 8590 	bne.w	8007ae8 <_strtod_l+0xbb0>
 8006fc8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fca:	b1eb      	cbz	r3, 8007008 <_strtod_l+0xd0>
 8006fcc:	4652      	mov	r2, sl
 8006fce:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006fd2:	ec43 2b10 	vmov	d0, r2, r3
 8006fd6:	b01d      	add	sp, #116	; 0x74
 8006fd8:	ecbd 8b02 	vpop	{d8}
 8006fdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fe0:	2a20      	cmp	r2, #32
 8006fe2:	d1cc      	bne.n	8006f7e <_strtod_l+0x46>
 8006fe4:	3301      	adds	r3, #1
 8006fe6:	9317      	str	r3, [sp, #92]	; 0x5c
 8006fe8:	e7be      	b.n	8006f68 <_strtod_l+0x30>
 8006fea:	2a2d      	cmp	r2, #45	; 0x2d
 8006fec:	d1c7      	bne.n	8006f7e <_strtod_l+0x46>
 8006fee:	2201      	movs	r2, #1
 8006ff0:	920a      	str	r2, [sp, #40]	; 0x28
 8006ff2:	1c5a      	adds	r2, r3, #1
 8006ff4:	9217      	str	r2, [sp, #92]	; 0x5c
 8006ff6:	785b      	ldrb	r3, [r3, #1]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d1c2      	bne.n	8006f82 <_strtod_l+0x4a>
 8006ffc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006ffe:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007002:	2b00      	cmp	r3, #0
 8007004:	f040 856e 	bne.w	8007ae4 <_strtod_l+0xbac>
 8007008:	4652      	mov	r2, sl
 800700a:	465b      	mov	r3, fp
 800700c:	e7e1      	b.n	8006fd2 <_strtod_l+0x9a>
 800700e:	2200      	movs	r2, #0
 8007010:	e7ee      	b.n	8006ff0 <_strtod_l+0xb8>
 8007012:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007014:	b13a      	cbz	r2, 8007026 <_strtod_l+0xee>
 8007016:	2135      	movs	r1, #53	; 0x35
 8007018:	a81a      	add	r0, sp, #104	; 0x68
 800701a:	f002 ff8e 	bl	8009f3a <__copybits>
 800701e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007020:	4620      	mov	r0, r4
 8007022:	f002 fb4d 	bl	80096c0 <_Bfree>
 8007026:	3f01      	subs	r7, #1
 8007028:	2f04      	cmp	r7, #4
 800702a:	d806      	bhi.n	800703a <_strtod_l+0x102>
 800702c:	e8df f007 	tbb	[pc, r7]
 8007030:	1714030a 	.word	0x1714030a
 8007034:	0a          	.byte	0x0a
 8007035:	00          	.byte	0x00
 8007036:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800703a:	0728      	lsls	r0, r5, #28
 800703c:	d5c0      	bpl.n	8006fc0 <_strtod_l+0x88>
 800703e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007042:	e7bd      	b.n	8006fc0 <_strtod_l+0x88>
 8007044:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007048:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800704a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800704e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007052:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007056:	e7f0      	b.n	800703a <_strtod_l+0x102>
 8007058:	f8df b180 	ldr.w	fp, [pc, #384]	; 80071dc <_strtod_l+0x2a4>
 800705c:	e7ed      	b.n	800703a <_strtod_l+0x102>
 800705e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007062:	f04f 3aff 	mov.w	sl, #4294967295
 8007066:	e7e8      	b.n	800703a <_strtod_l+0x102>
 8007068:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800706a:	1c5a      	adds	r2, r3, #1
 800706c:	9217      	str	r2, [sp, #92]	; 0x5c
 800706e:	785b      	ldrb	r3, [r3, #1]
 8007070:	2b30      	cmp	r3, #48	; 0x30
 8007072:	d0f9      	beq.n	8007068 <_strtod_l+0x130>
 8007074:	2b00      	cmp	r3, #0
 8007076:	d0a3      	beq.n	8006fc0 <_strtod_l+0x88>
 8007078:	2301      	movs	r3, #1
 800707a:	f04f 0900 	mov.w	r9, #0
 800707e:	9304      	str	r3, [sp, #16]
 8007080:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007082:	9308      	str	r3, [sp, #32]
 8007084:	f8cd 901c 	str.w	r9, [sp, #28]
 8007088:	464f      	mov	r7, r9
 800708a:	220a      	movs	r2, #10
 800708c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800708e:	7806      	ldrb	r6, [r0, #0]
 8007090:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007094:	b2d9      	uxtb	r1, r3
 8007096:	2909      	cmp	r1, #9
 8007098:	d92a      	bls.n	80070f0 <_strtod_l+0x1b8>
 800709a:	9905      	ldr	r1, [sp, #20]
 800709c:	462a      	mov	r2, r5
 800709e:	f003 fb9a 	bl	800a7d6 <strncmp>
 80070a2:	b398      	cbz	r0, 800710c <_strtod_l+0x1d4>
 80070a4:	2000      	movs	r0, #0
 80070a6:	4632      	mov	r2, r6
 80070a8:	463d      	mov	r5, r7
 80070aa:	9005      	str	r0, [sp, #20]
 80070ac:	4603      	mov	r3, r0
 80070ae:	2a65      	cmp	r2, #101	; 0x65
 80070b0:	d001      	beq.n	80070b6 <_strtod_l+0x17e>
 80070b2:	2a45      	cmp	r2, #69	; 0x45
 80070b4:	d118      	bne.n	80070e8 <_strtod_l+0x1b0>
 80070b6:	b91d      	cbnz	r5, 80070c0 <_strtod_l+0x188>
 80070b8:	9a04      	ldr	r2, [sp, #16]
 80070ba:	4302      	orrs	r2, r0
 80070bc:	d09e      	beq.n	8006ffc <_strtod_l+0xc4>
 80070be:	2500      	movs	r5, #0
 80070c0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80070c4:	f108 0201 	add.w	r2, r8, #1
 80070c8:	9217      	str	r2, [sp, #92]	; 0x5c
 80070ca:	f898 2001 	ldrb.w	r2, [r8, #1]
 80070ce:	2a2b      	cmp	r2, #43	; 0x2b
 80070d0:	d075      	beq.n	80071be <_strtod_l+0x286>
 80070d2:	2a2d      	cmp	r2, #45	; 0x2d
 80070d4:	d07b      	beq.n	80071ce <_strtod_l+0x296>
 80070d6:	f04f 0c00 	mov.w	ip, #0
 80070da:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80070de:	2909      	cmp	r1, #9
 80070e0:	f240 8082 	bls.w	80071e8 <_strtod_l+0x2b0>
 80070e4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80070e8:	2600      	movs	r6, #0
 80070ea:	e09d      	b.n	8007228 <_strtod_l+0x2f0>
 80070ec:	2300      	movs	r3, #0
 80070ee:	e7c4      	b.n	800707a <_strtod_l+0x142>
 80070f0:	2f08      	cmp	r7, #8
 80070f2:	bfd8      	it	le
 80070f4:	9907      	ldrle	r1, [sp, #28]
 80070f6:	f100 0001 	add.w	r0, r0, #1
 80070fa:	bfda      	itte	le
 80070fc:	fb02 3301 	mlale	r3, r2, r1, r3
 8007100:	9307      	strle	r3, [sp, #28]
 8007102:	fb02 3909 	mlagt	r9, r2, r9, r3
 8007106:	3701      	adds	r7, #1
 8007108:	9017      	str	r0, [sp, #92]	; 0x5c
 800710a:	e7bf      	b.n	800708c <_strtod_l+0x154>
 800710c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800710e:	195a      	adds	r2, r3, r5
 8007110:	9217      	str	r2, [sp, #92]	; 0x5c
 8007112:	5d5a      	ldrb	r2, [r3, r5]
 8007114:	2f00      	cmp	r7, #0
 8007116:	d037      	beq.n	8007188 <_strtod_l+0x250>
 8007118:	9005      	str	r0, [sp, #20]
 800711a:	463d      	mov	r5, r7
 800711c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007120:	2b09      	cmp	r3, #9
 8007122:	d912      	bls.n	800714a <_strtod_l+0x212>
 8007124:	2301      	movs	r3, #1
 8007126:	e7c2      	b.n	80070ae <_strtod_l+0x176>
 8007128:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800712a:	1c5a      	adds	r2, r3, #1
 800712c:	9217      	str	r2, [sp, #92]	; 0x5c
 800712e:	785a      	ldrb	r2, [r3, #1]
 8007130:	3001      	adds	r0, #1
 8007132:	2a30      	cmp	r2, #48	; 0x30
 8007134:	d0f8      	beq.n	8007128 <_strtod_l+0x1f0>
 8007136:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800713a:	2b08      	cmp	r3, #8
 800713c:	f200 84d9 	bhi.w	8007af2 <_strtod_l+0xbba>
 8007140:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007142:	9005      	str	r0, [sp, #20]
 8007144:	2000      	movs	r0, #0
 8007146:	9308      	str	r3, [sp, #32]
 8007148:	4605      	mov	r5, r0
 800714a:	3a30      	subs	r2, #48	; 0x30
 800714c:	f100 0301 	add.w	r3, r0, #1
 8007150:	d014      	beq.n	800717c <_strtod_l+0x244>
 8007152:	9905      	ldr	r1, [sp, #20]
 8007154:	4419      	add	r1, r3
 8007156:	9105      	str	r1, [sp, #20]
 8007158:	462b      	mov	r3, r5
 800715a:	eb00 0e05 	add.w	lr, r0, r5
 800715e:	210a      	movs	r1, #10
 8007160:	4573      	cmp	r3, lr
 8007162:	d113      	bne.n	800718c <_strtod_l+0x254>
 8007164:	182b      	adds	r3, r5, r0
 8007166:	2b08      	cmp	r3, #8
 8007168:	f105 0501 	add.w	r5, r5, #1
 800716c:	4405      	add	r5, r0
 800716e:	dc1c      	bgt.n	80071aa <_strtod_l+0x272>
 8007170:	9907      	ldr	r1, [sp, #28]
 8007172:	230a      	movs	r3, #10
 8007174:	fb03 2301 	mla	r3, r3, r1, r2
 8007178:	9307      	str	r3, [sp, #28]
 800717a:	2300      	movs	r3, #0
 800717c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800717e:	1c51      	adds	r1, r2, #1
 8007180:	9117      	str	r1, [sp, #92]	; 0x5c
 8007182:	7852      	ldrb	r2, [r2, #1]
 8007184:	4618      	mov	r0, r3
 8007186:	e7c9      	b.n	800711c <_strtod_l+0x1e4>
 8007188:	4638      	mov	r0, r7
 800718a:	e7d2      	b.n	8007132 <_strtod_l+0x1fa>
 800718c:	2b08      	cmp	r3, #8
 800718e:	dc04      	bgt.n	800719a <_strtod_l+0x262>
 8007190:	9e07      	ldr	r6, [sp, #28]
 8007192:	434e      	muls	r6, r1
 8007194:	9607      	str	r6, [sp, #28]
 8007196:	3301      	adds	r3, #1
 8007198:	e7e2      	b.n	8007160 <_strtod_l+0x228>
 800719a:	f103 0c01 	add.w	ip, r3, #1
 800719e:	f1bc 0f10 	cmp.w	ip, #16
 80071a2:	bfd8      	it	le
 80071a4:	fb01 f909 	mulle.w	r9, r1, r9
 80071a8:	e7f5      	b.n	8007196 <_strtod_l+0x25e>
 80071aa:	2d10      	cmp	r5, #16
 80071ac:	bfdc      	itt	le
 80071ae:	230a      	movle	r3, #10
 80071b0:	fb03 2909 	mlale	r9, r3, r9, r2
 80071b4:	e7e1      	b.n	800717a <_strtod_l+0x242>
 80071b6:	2300      	movs	r3, #0
 80071b8:	9305      	str	r3, [sp, #20]
 80071ba:	2301      	movs	r3, #1
 80071bc:	e77c      	b.n	80070b8 <_strtod_l+0x180>
 80071be:	f04f 0c00 	mov.w	ip, #0
 80071c2:	f108 0202 	add.w	r2, r8, #2
 80071c6:	9217      	str	r2, [sp, #92]	; 0x5c
 80071c8:	f898 2002 	ldrb.w	r2, [r8, #2]
 80071cc:	e785      	b.n	80070da <_strtod_l+0x1a2>
 80071ce:	f04f 0c01 	mov.w	ip, #1
 80071d2:	e7f6      	b.n	80071c2 <_strtod_l+0x28a>
 80071d4:	0800ae14 	.word	0x0800ae14
 80071d8:	0800ab64 	.word	0x0800ab64
 80071dc:	7ff00000 	.word	0x7ff00000
 80071e0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80071e2:	1c51      	adds	r1, r2, #1
 80071e4:	9117      	str	r1, [sp, #92]	; 0x5c
 80071e6:	7852      	ldrb	r2, [r2, #1]
 80071e8:	2a30      	cmp	r2, #48	; 0x30
 80071ea:	d0f9      	beq.n	80071e0 <_strtod_l+0x2a8>
 80071ec:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80071f0:	2908      	cmp	r1, #8
 80071f2:	f63f af79 	bhi.w	80070e8 <_strtod_l+0x1b0>
 80071f6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80071fa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80071fc:	9206      	str	r2, [sp, #24]
 80071fe:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007200:	1c51      	adds	r1, r2, #1
 8007202:	9117      	str	r1, [sp, #92]	; 0x5c
 8007204:	7852      	ldrb	r2, [r2, #1]
 8007206:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800720a:	2e09      	cmp	r6, #9
 800720c:	d937      	bls.n	800727e <_strtod_l+0x346>
 800720e:	9e06      	ldr	r6, [sp, #24]
 8007210:	1b89      	subs	r1, r1, r6
 8007212:	2908      	cmp	r1, #8
 8007214:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007218:	dc02      	bgt.n	8007220 <_strtod_l+0x2e8>
 800721a:	4576      	cmp	r6, lr
 800721c:	bfa8      	it	ge
 800721e:	4676      	movge	r6, lr
 8007220:	f1bc 0f00 	cmp.w	ip, #0
 8007224:	d000      	beq.n	8007228 <_strtod_l+0x2f0>
 8007226:	4276      	negs	r6, r6
 8007228:	2d00      	cmp	r5, #0
 800722a:	d14d      	bne.n	80072c8 <_strtod_l+0x390>
 800722c:	9904      	ldr	r1, [sp, #16]
 800722e:	4301      	orrs	r1, r0
 8007230:	f47f aec6 	bne.w	8006fc0 <_strtod_l+0x88>
 8007234:	2b00      	cmp	r3, #0
 8007236:	f47f aee1 	bne.w	8006ffc <_strtod_l+0xc4>
 800723a:	2a69      	cmp	r2, #105	; 0x69
 800723c:	d027      	beq.n	800728e <_strtod_l+0x356>
 800723e:	dc24      	bgt.n	800728a <_strtod_l+0x352>
 8007240:	2a49      	cmp	r2, #73	; 0x49
 8007242:	d024      	beq.n	800728e <_strtod_l+0x356>
 8007244:	2a4e      	cmp	r2, #78	; 0x4e
 8007246:	f47f aed9 	bne.w	8006ffc <_strtod_l+0xc4>
 800724a:	499f      	ldr	r1, [pc, #636]	; (80074c8 <_strtod_l+0x590>)
 800724c:	a817      	add	r0, sp, #92	; 0x5c
 800724e:	f002 f8b3 	bl	80093b8 <__match>
 8007252:	2800      	cmp	r0, #0
 8007254:	f43f aed2 	beq.w	8006ffc <_strtod_l+0xc4>
 8007258:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800725a:	781b      	ldrb	r3, [r3, #0]
 800725c:	2b28      	cmp	r3, #40	; 0x28
 800725e:	d12d      	bne.n	80072bc <_strtod_l+0x384>
 8007260:	499a      	ldr	r1, [pc, #616]	; (80074cc <_strtod_l+0x594>)
 8007262:	aa1a      	add	r2, sp, #104	; 0x68
 8007264:	a817      	add	r0, sp, #92	; 0x5c
 8007266:	f002 f8bb 	bl	80093e0 <__hexnan>
 800726a:	2805      	cmp	r0, #5
 800726c:	d126      	bne.n	80072bc <_strtod_l+0x384>
 800726e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007270:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8007274:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007278:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800727c:	e6a0      	b.n	8006fc0 <_strtod_l+0x88>
 800727e:	210a      	movs	r1, #10
 8007280:	fb01 2e0e 	mla	lr, r1, lr, r2
 8007284:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007288:	e7b9      	b.n	80071fe <_strtod_l+0x2c6>
 800728a:	2a6e      	cmp	r2, #110	; 0x6e
 800728c:	e7db      	b.n	8007246 <_strtod_l+0x30e>
 800728e:	4990      	ldr	r1, [pc, #576]	; (80074d0 <_strtod_l+0x598>)
 8007290:	a817      	add	r0, sp, #92	; 0x5c
 8007292:	f002 f891 	bl	80093b8 <__match>
 8007296:	2800      	cmp	r0, #0
 8007298:	f43f aeb0 	beq.w	8006ffc <_strtod_l+0xc4>
 800729c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800729e:	498d      	ldr	r1, [pc, #564]	; (80074d4 <_strtod_l+0x59c>)
 80072a0:	3b01      	subs	r3, #1
 80072a2:	a817      	add	r0, sp, #92	; 0x5c
 80072a4:	9317      	str	r3, [sp, #92]	; 0x5c
 80072a6:	f002 f887 	bl	80093b8 <__match>
 80072aa:	b910      	cbnz	r0, 80072b2 <_strtod_l+0x37a>
 80072ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80072ae:	3301      	adds	r3, #1
 80072b0:	9317      	str	r3, [sp, #92]	; 0x5c
 80072b2:	f8df b230 	ldr.w	fp, [pc, #560]	; 80074e4 <_strtod_l+0x5ac>
 80072b6:	f04f 0a00 	mov.w	sl, #0
 80072ba:	e681      	b.n	8006fc0 <_strtod_l+0x88>
 80072bc:	4886      	ldr	r0, [pc, #536]	; (80074d8 <_strtod_l+0x5a0>)
 80072be:	f003 fa2f 	bl	800a720 <nan>
 80072c2:	ec5b ab10 	vmov	sl, fp, d0
 80072c6:	e67b      	b.n	8006fc0 <_strtod_l+0x88>
 80072c8:	9b05      	ldr	r3, [sp, #20]
 80072ca:	9807      	ldr	r0, [sp, #28]
 80072cc:	1af3      	subs	r3, r6, r3
 80072ce:	2f00      	cmp	r7, #0
 80072d0:	bf08      	it	eq
 80072d2:	462f      	moveq	r7, r5
 80072d4:	2d10      	cmp	r5, #16
 80072d6:	9306      	str	r3, [sp, #24]
 80072d8:	46a8      	mov	r8, r5
 80072da:	bfa8      	it	ge
 80072dc:	f04f 0810 	movge.w	r8, #16
 80072e0:	f7f9 f920 	bl	8000524 <__aeabi_ui2d>
 80072e4:	2d09      	cmp	r5, #9
 80072e6:	4682      	mov	sl, r0
 80072e8:	468b      	mov	fp, r1
 80072ea:	dd13      	ble.n	8007314 <_strtod_l+0x3dc>
 80072ec:	4b7b      	ldr	r3, [pc, #492]	; (80074dc <_strtod_l+0x5a4>)
 80072ee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80072f2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80072f6:	f7f9 f98f 	bl	8000618 <__aeabi_dmul>
 80072fa:	4682      	mov	sl, r0
 80072fc:	4648      	mov	r0, r9
 80072fe:	468b      	mov	fp, r1
 8007300:	f7f9 f910 	bl	8000524 <__aeabi_ui2d>
 8007304:	4602      	mov	r2, r0
 8007306:	460b      	mov	r3, r1
 8007308:	4650      	mov	r0, sl
 800730a:	4659      	mov	r1, fp
 800730c:	f7f8 ffce 	bl	80002ac <__adddf3>
 8007310:	4682      	mov	sl, r0
 8007312:	468b      	mov	fp, r1
 8007314:	2d0f      	cmp	r5, #15
 8007316:	dc38      	bgt.n	800738a <_strtod_l+0x452>
 8007318:	9b06      	ldr	r3, [sp, #24]
 800731a:	2b00      	cmp	r3, #0
 800731c:	f43f ae50 	beq.w	8006fc0 <_strtod_l+0x88>
 8007320:	dd24      	ble.n	800736c <_strtod_l+0x434>
 8007322:	2b16      	cmp	r3, #22
 8007324:	dc0b      	bgt.n	800733e <_strtod_l+0x406>
 8007326:	496d      	ldr	r1, [pc, #436]	; (80074dc <_strtod_l+0x5a4>)
 8007328:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800732c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007330:	4652      	mov	r2, sl
 8007332:	465b      	mov	r3, fp
 8007334:	f7f9 f970 	bl	8000618 <__aeabi_dmul>
 8007338:	4682      	mov	sl, r0
 800733a:	468b      	mov	fp, r1
 800733c:	e640      	b.n	8006fc0 <_strtod_l+0x88>
 800733e:	9a06      	ldr	r2, [sp, #24]
 8007340:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007344:	4293      	cmp	r3, r2
 8007346:	db20      	blt.n	800738a <_strtod_l+0x452>
 8007348:	4c64      	ldr	r4, [pc, #400]	; (80074dc <_strtod_l+0x5a4>)
 800734a:	f1c5 050f 	rsb	r5, r5, #15
 800734e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007352:	4652      	mov	r2, sl
 8007354:	465b      	mov	r3, fp
 8007356:	e9d1 0100 	ldrd	r0, r1, [r1]
 800735a:	f7f9 f95d 	bl	8000618 <__aeabi_dmul>
 800735e:	9b06      	ldr	r3, [sp, #24]
 8007360:	1b5d      	subs	r5, r3, r5
 8007362:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007366:	e9d4 2300 	ldrd	r2, r3, [r4]
 800736a:	e7e3      	b.n	8007334 <_strtod_l+0x3fc>
 800736c:	9b06      	ldr	r3, [sp, #24]
 800736e:	3316      	adds	r3, #22
 8007370:	db0b      	blt.n	800738a <_strtod_l+0x452>
 8007372:	9b05      	ldr	r3, [sp, #20]
 8007374:	1b9e      	subs	r6, r3, r6
 8007376:	4b59      	ldr	r3, [pc, #356]	; (80074dc <_strtod_l+0x5a4>)
 8007378:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800737c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007380:	4650      	mov	r0, sl
 8007382:	4659      	mov	r1, fp
 8007384:	f7f9 fa72 	bl	800086c <__aeabi_ddiv>
 8007388:	e7d6      	b.n	8007338 <_strtod_l+0x400>
 800738a:	9b06      	ldr	r3, [sp, #24]
 800738c:	eba5 0808 	sub.w	r8, r5, r8
 8007390:	4498      	add	r8, r3
 8007392:	f1b8 0f00 	cmp.w	r8, #0
 8007396:	dd74      	ble.n	8007482 <_strtod_l+0x54a>
 8007398:	f018 030f 	ands.w	r3, r8, #15
 800739c:	d00a      	beq.n	80073b4 <_strtod_l+0x47c>
 800739e:	494f      	ldr	r1, [pc, #316]	; (80074dc <_strtod_l+0x5a4>)
 80073a0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80073a4:	4652      	mov	r2, sl
 80073a6:	465b      	mov	r3, fp
 80073a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80073ac:	f7f9 f934 	bl	8000618 <__aeabi_dmul>
 80073b0:	4682      	mov	sl, r0
 80073b2:	468b      	mov	fp, r1
 80073b4:	f038 080f 	bics.w	r8, r8, #15
 80073b8:	d04f      	beq.n	800745a <_strtod_l+0x522>
 80073ba:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80073be:	dd22      	ble.n	8007406 <_strtod_l+0x4ce>
 80073c0:	2500      	movs	r5, #0
 80073c2:	462e      	mov	r6, r5
 80073c4:	9507      	str	r5, [sp, #28]
 80073c6:	9505      	str	r5, [sp, #20]
 80073c8:	2322      	movs	r3, #34	; 0x22
 80073ca:	f8df b118 	ldr.w	fp, [pc, #280]	; 80074e4 <_strtod_l+0x5ac>
 80073ce:	6023      	str	r3, [r4, #0]
 80073d0:	f04f 0a00 	mov.w	sl, #0
 80073d4:	9b07      	ldr	r3, [sp, #28]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	f43f adf2 	beq.w	8006fc0 <_strtod_l+0x88>
 80073dc:	9918      	ldr	r1, [sp, #96]	; 0x60
 80073de:	4620      	mov	r0, r4
 80073e0:	f002 f96e 	bl	80096c0 <_Bfree>
 80073e4:	9905      	ldr	r1, [sp, #20]
 80073e6:	4620      	mov	r0, r4
 80073e8:	f002 f96a 	bl	80096c0 <_Bfree>
 80073ec:	4631      	mov	r1, r6
 80073ee:	4620      	mov	r0, r4
 80073f0:	f002 f966 	bl	80096c0 <_Bfree>
 80073f4:	9907      	ldr	r1, [sp, #28]
 80073f6:	4620      	mov	r0, r4
 80073f8:	f002 f962 	bl	80096c0 <_Bfree>
 80073fc:	4629      	mov	r1, r5
 80073fe:	4620      	mov	r0, r4
 8007400:	f002 f95e 	bl	80096c0 <_Bfree>
 8007404:	e5dc      	b.n	8006fc0 <_strtod_l+0x88>
 8007406:	4b36      	ldr	r3, [pc, #216]	; (80074e0 <_strtod_l+0x5a8>)
 8007408:	9304      	str	r3, [sp, #16]
 800740a:	2300      	movs	r3, #0
 800740c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007410:	4650      	mov	r0, sl
 8007412:	4659      	mov	r1, fp
 8007414:	4699      	mov	r9, r3
 8007416:	f1b8 0f01 	cmp.w	r8, #1
 800741a:	dc21      	bgt.n	8007460 <_strtod_l+0x528>
 800741c:	b10b      	cbz	r3, 8007422 <_strtod_l+0x4ea>
 800741e:	4682      	mov	sl, r0
 8007420:	468b      	mov	fp, r1
 8007422:	4b2f      	ldr	r3, [pc, #188]	; (80074e0 <_strtod_l+0x5a8>)
 8007424:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007428:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800742c:	4652      	mov	r2, sl
 800742e:	465b      	mov	r3, fp
 8007430:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007434:	f7f9 f8f0 	bl	8000618 <__aeabi_dmul>
 8007438:	4b2a      	ldr	r3, [pc, #168]	; (80074e4 <_strtod_l+0x5ac>)
 800743a:	460a      	mov	r2, r1
 800743c:	400b      	ands	r3, r1
 800743e:	492a      	ldr	r1, [pc, #168]	; (80074e8 <_strtod_l+0x5b0>)
 8007440:	428b      	cmp	r3, r1
 8007442:	4682      	mov	sl, r0
 8007444:	d8bc      	bhi.n	80073c0 <_strtod_l+0x488>
 8007446:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800744a:	428b      	cmp	r3, r1
 800744c:	bf86      	itte	hi
 800744e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80074ec <_strtod_l+0x5b4>
 8007452:	f04f 3aff 	movhi.w	sl, #4294967295
 8007456:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800745a:	2300      	movs	r3, #0
 800745c:	9304      	str	r3, [sp, #16]
 800745e:	e084      	b.n	800756a <_strtod_l+0x632>
 8007460:	f018 0f01 	tst.w	r8, #1
 8007464:	d005      	beq.n	8007472 <_strtod_l+0x53a>
 8007466:	9b04      	ldr	r3, [sp, #16]
 8007468:	e9d3 2300 	ldrd	r2, r3, [r3]
 800746c:	f7f9 f8d4 	bl	8000618 <__aeabi_dmul>
 8007470:	2301      	movs	r3, #1
 8007472:	9a04      	ldr	r2, [sp, #16]
 8007474:	3208      	adds	r2, #8
 8007476:	f109 0901 	add.w	r9, r9, #1
 800747a:	ea4f 0868 	mov.w	r8, r8, asr #1
 800747e:	9204      	str	r2, [sp, #16]
 8007480:	e7c9      	b.n	8007416 <_strtod_l+0x4de>
 8007482:	d0ea      	beq.n	800745a <_strtod_l+0x522>
 8007484:	f1c8 0800 	rsb	r8, r8, #0
 8007488:	f018 020f 	ands.w	r2, r8, #15
 800748c:	d00a      	beq.n	80074a4 <_strtod_l+0x56c>
 800748e:	4b13      	ldr	r3, [pc, #76]	; (80074dc <_strtod_l+0x5a4>)
 8007490:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007494:	4650      	mov	r0, sl
 8007496:	4659      	mov	r1, fp
 8007498:	e9d3 2300 	ldrd	r2, r3, [r3]
 800749c:	f7f9 f9e6 	bl	800086c <__aeabi_ddiv>
 80074a0:	4682      	mov	sl, r0
 80074a2:	468b      	mov	fp, r1
 80074a4:	ea5f 1828 	movs.w	r8, r8, asr #4
 80074a8:	d0d7      	beq.n	800745a <_strtod_l+0x522>
 80074aa:	f1b8 0f1f 	cmp.w	r8, #31
 80074ae:	dd1f      	ble.n	80074f0 <_strtod_l+0x5b8>
 80074b0:	2500      	movs	r5, #0
 80074b2:	462e      	mov	r6, r5
 80074b4:	9507      	str	r5, [sp, #28]
 80074b6:	9505      	str	r5, [sp, #20]
 80074b8:	2322      	movs	r3, #34	; 0x22
 80074ba:	f04f 0a00 	mov.w	sl, #0
 80074be:	f04f 0b00 	mov.w	fp, #0
 80074c2:	6023      	str	r3, [r4, #0]
 80074c4:	e786      	b.n	80073d4 <_strtod_l+0x49c>
 80074c6:	bf00      	nop
 80074c8:	0800ab35 	.word	0x0800ab35
 80074cc:	0800ab78 	.word	0x0800ab78
 80074d0:	0800ab2d 	.word	0x0800ab2d
 80074d4:	0800acbc 	.word	0x0800acbc
 80074d8:	0800afd0 	.word	0x0800afd0
 80074dc:	0800aeb0 	.word	0x0800aeb0
 80074e0:	0800ae88 	.word	0x0800ae88
 80074e4:	7ff00000 	.word	0x7ff00000
 80074e8:	7ca00000 	.word	0x7ca00000
 80074ec:	7fefffff 	.word	0x7fefffff
 80074f0:	f018 0310 	ands.w	r3, r8, #16
 80074f4:	bf18      	it	ne
 80074f6:	236a      	movne	r3, #106	; 0x6a
 80074f8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80078a8 <_strtod_l+0x970>
 80074fc:	9304      	str	r3, [sp, #16]
 80074fe:	4650      	mov	r0, sl
 8007500:	4659      	mov	r1, fp
 8007502:	2300      	movs	r3, #0
 8007504:	f018 0f01 	tst.w	r8, #1
 8007508:	d004      	beq.n	8007514 <_strtod_l+0x5dc>
 800750a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800750e:	f7f9 f883 	bl	8000618 <__aeabi_dmul>
 8007512:	2301      	movs	r3, #1
 8007514:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007518:	f109 0908 	add.w	r9, r9, #8
 800751c:	d1f2      	bne.n	8007504 <_strtod_l+0x5cc>
 800751e:	b10b      	cbz	r3, 8007524 <_strtod_l+0x5ec>
 8007520:	4682      	mov	sl, r0
 8007522:	468b      	mov	fp, r1
 8007524:	9b04      	ldr	r3, [sp, #16]
 8007526:	b1c3      	cbz	r3, 800755a <_strtod_l+0x622>
 8007528:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800752c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007530:	2b00      	cmp	r3, #0
 8007532:	4659      	mov	r1, fp
 8007534:	dd11      	ble.n	800755a <_strtod_l+0x622>
 8007536:	2b1f      	cmp	r3, #31
 8007538:	f340 8124 	ble.w	8007784 <_strtod_l+0x84c>
 800753c:	2b34      	cmp	r3, #52	; 0x34
 800753e:	bfde      	ittt	le
 8007540:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007544:	f04f 33ff 	movle.w	r3, #4294967295
 8007548:	fa03 f202 	lslle.w	r2, r3, r2
 800754c:	f04f 0a00 	mov.w	sl, #0
 8007550:	bfcc      	ite	gt
 8007552:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007556:	ea02 0b01 	andle.w	fp, r2, r1
 800755a:	2200      	movs	r2, #0
 800755c:	2300      	movs	r3, #0
 800755e:	4650      	mov	r0, sl
 8007560:	4659      	mov	r1, fp
 8007562:	f7f9 fac1 	bl	8000ae8 <__aeabi_dcmpeq>
 8007566:	2800      	cmp	r0, #0
 8007568:	d1a2      	bne.n	80074b0 <_strtod_l+0x578>
 800756a:	9b07      	ldr	r3, [sp, #28]
 800756c:	9300      	str	r3, [sp, #0]
 800756e:	9908      	ldr	r1, [sp, #32]
 8007570:	462b      	mov	r3, r5
 8007572:	463a      	mov	r2, r7
 8007574:	4620      	mov	r0, r4
 8007576:	f002 f90b 	bl	8009790 <__s2b>
 800757a:	9007      	str	r0, [sp, #28]
 800757c:	2800      	cmp	r0, #0
 800757e:	f43f af1f 	beq.w	80073c0 <_strtod_l+0x488>
 8007582:	9b05      	ldr	r3, [sp, #20]
 8007584:	1b9e      	subs	r6, r3, r6
 8007586:	9b06      	ldr	r3, [sp, #24]
 8007588:	2b00      	cmp	r3, #0
 800758a:	bfb4      	ite	lt
 800758c:	4633      	movlt	r3, r6
 800758e:	2300      	movge	r3, #0
 8007590:	930c      	str	r3, [sp, #48]	; 0x30
 8007592:	9b06      	ldr	r3, [sp, #24]
 8007594:	2500      	movs	r5, #0
 8007596:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800759a:	9312      	str	r3, [sp, #72]	; 0x48
 800759c:	462e      	mov	r6, r5
 800759e:	9b07      	ldr	r3, [sp, #28]
 80075a0:	4620      	mov	r0, r4
 80075a2:	6859      	ldr	r1, [r3, #4]
 80075a4:	f002 f84c 	bl	8009640 <_Balloc>
 80075a8:	9005      	str	r0, [sp, #20]
 80075aa:	2800      	cmp	r0, #0
 80075ac:	f43f af0c 	beq.w	80073c8 <_strtod_l+0x490>
 80075b0:	9b07      	ldr	r3, [sp, #28]
 80075b2:	691a      	ldr	r2, [r3, #16]
 80075b4:	3202      	adds	r2, #2
 80075b6:	f103 010c 	add.w	r1, r3, #12
 80075ba:	0092      	lsls	r2, r2, #2
 80075bc:	300c      	adds	r0, #12
 80075be:	f002 f831 	bl	8009624 <memcpy>
 80075c2:	ec4b ab10 	vmov	d0, sl, fp
 80075c6:	aa1a      	add	r2, sp, #104	; 0x68
 80075c8:	a919      	add	r1, sp, #100	; 0x64
 80075ca:	4620      	mov	r0, r4
 80075cc:	f002 fc26 	bl	8009e1c <__d2b>
 80075d0:	ec4b ab18 	vmov	d8, sl, fp
 80075d4:	9018      	str	r0, [sp, #96]	; 0x60
 80075d6:	2800      	cmp	r0, #0
 80075d8:	f43f aef6 	beq.w	80073c8 <_strtod_l+0x490>
 80075dc:	2101      	movs	r1, #1
 80075de:	4620      	mov	r0, r4
 80075e0:	f002 f970 	bl	80098c4 <__i2b>
 80075e4:	4606      	mov	r6, r0
 80075e6:	2800      	cmp	r0, #0
 80075e8:	f43f aeee 	beq.w	80073c8 <_strtod_l+0x490>
 80075ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80075ee:	9904      	ldr	r1, [sp, #16]
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	bfab      	itete	ge
 80075f4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80075f6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80075f8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80075fa:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80075fe:	bfac      	ite	ge
 8007600:	eb03 0902 	addge.w	r9, r3, r2
 8007604:	1ad7      	sublt	r7, r2, r3
 8007606:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007608:	eba3 0801 	sub.w	r8, r3, r1
 800760c:	4490      	add	r8, r2
 800760e:	4ba1      	ldr	r3, [pc, #644]	; (8007894 <_strtod_l+0x95c>)
 8007610:	f108 38ff 	add.w	r8, r8, #4294967295
 8007614:	4598      	cmp	r8, r3
 8007616:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800761a:	f280 80c7 	bge.w	80077ac <_strtod_l+0x874>
 800761e:	eba3 0308 	sub.w	r3, r3, r8
 8007622:	2b1f      	cmp	r3, #31
 8007624:	eba2 0203 	sub.w	r2, r2, r3
 8007628:	f04f 0101 	mov.w	r1, #1
 800762c:	f300 80b1 	bgt.w	8007792 <_strtod_l+0x85a>
 8007630:	fa01 f303 	lsl.w	r3, r1, r3
 8007634:	930d      	str	r3, [sp, #52]	; 0x34
 8007636:	2300      	movs	r3, #0
 8007638:	9308      	str	r3, [sp, #32]
 800763a:	eb09 0802 	add.w	r8, r9, r2
 800763e:	9b04      	ldr	r3, [sp, #16]
 8007640:	45c1      	cmp	r9, r8
 8007642:	4417      	add	r7, r2
 8007644:	441f      	add	r7, r3
 8007646:	464b      	mov	r3, r9
 8007648:	bfa8      	it	ge
 800764a:	4643      	movge	r3, r8
 800764c:	42bb      	cmp	r3, r7
 800764e:	bfa8      	it	ge
 8007650:	463b      	movge	r3, r7
 8007652:	2b00      	cmp	r3, #0
 8007654:	bfc2      	ittt	gt
 8007656:	eba8 0803 	subgt.w	r8, r8, r3
 800765a:	1aff      	subgt	r7, r7, r3
 800765c:	eba9 0903 	subgt.w	r9, r9, r3
 8007660:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007662:	2b00      	cmp	r3, #0
 8007664:	dd17      	ble.n	8007696 <_strtod_l+0x75e>
 8007666:	4631      	mov	r1, r6
 8007668:	461a      	mov	r2, r3
 800766a:	4620      	mov	r0, r4
 800766c:	f002 f9ea 	bl	8009a44 <__pow5mult>
 8007670:	4606      	mov	r6, r0
 8007672:	2800      	cmp	r0, #0
 8007674:	f43f aea8 	beq.w	80073c8 <_strtod_l+0x490>
 8007678:	4601      	mov	r1, r0
 800767a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800767c:	4620      	mov	r0, r4
 800767e:	f002 f937 	bl	80098f0 <__multiply>
 8007682:	900b      	str	r0, [sp, #44]	; 0x2c
 8007684:	2800      	cmp	r0, #0
 8007686:	f43f ae9f 	beq.w	80073c8 <_strtod_l+0x490>
 800768a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800768c:	4620      	mov	r0, r4
 800768e:	f002 f817 	bl	80096c0 <_Bfree>
 8007692:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007694:	9318      	str	r3, [sp, #96]	; 0x60
 8007696:	f1b8 0f00 	cmp.w	r8, #0
 800769a:	f300 808c 	bgt.w	80077b6 <_strtod_l+0x87e>
 800769e:	9b06      	ldr	r3, [sp, #24]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	dd08      	ble.n	80076b6 <_strtod_l+0x77e>
 80076a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80076a6:	9905      	ldr	r1, [sp, #20]
 80076a8:	4620      	mov	r0, r4
 80076aa:	f002 f9cb 	bl	8009a44 <__pow5mult>
 80076ae:	9005      	str	r0, [sp, #20]
 80076b0:	2800      	cmp	r0, #0
 80076b2:	f43f ae89 	beq.w	80073c8 <_strtod_l+0x490>
 80076b6:	2f00      	cmp	r7, #0
 80076b8:	dd08      	ble.n	80076cc <_strtod_l+0x794>
 80076ba:	9905      	ldr	r1, [sp, #20]
 80076bc:	463a      	mov	r2, r7
 80076be:	4620      	mov	r0, r4
 80076c0:	f002 fa1a 	bl	8009af8 <__lshift>
 80076c4:	9005      	str	r0, [sp, #20]
 80076c6:	2800      	cmp	r0, #0
 80076c8:	f43f ae7e 	beq.w	80073c8 <_strtod_l+0x490>
 80076cc:	f1b9 0f00 	cmp.w	r9, #0
 80076d0:	dd08      	ble.n	80076e4 <_strtod_l+0x7ac>
 80076d2:	4631      	mov	r1, r6
 80076d4:	464a      	mov	r2, r9
 80076d6:	4620      	mov	r0, r4
 80076d8:	f002 fa0e 	bl	8009af8 <__lshift>
 80076dc:	4606      	mov	r6, r0
 80076de:	2800      	cmp	r0, #0
 80076e0:	f43f ae72 	beq.w	80073c8 <_strtod_l+0x490>
 80076e4:	9a05      	ldr	r2, [sp, #20]
 80076e6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80076e8:	4620      	mov	r0, r4
 80076ea:	f002 fa91 	bl	8009c10 <__mdiff>
 80076ee:	4605      	mov	r5, r0
 80076f0:	2800      	cmp	r0, #0
 80076f2:	f43f ae69 	beq.w	80073c8 <_strtod_l+0x490>
 80076f6:	68c3      	ldr	r3, [r0, #12]
 80076f8:	930b      	str	r3, [sp, #44]	; 0x2c
 80076fa:	2300      	movs	r3, #0
 80076fc:	60c3      	str	r3, [r0, #12]
 80076fe:	4631      	mov	r1, r6
 8007700:	f002 fa6a 	bl	8009bd8 <__mcmp>
 8007704:	2800      	cmp	r0, #0
 8007706:	da60      	bge.n	80077ca <_strtod_l+0x892>
 8007708:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800770a:	ea53 030a 	orrs.w	r3, r3, sl
 800770e:	f040 8082 	bne.w	8007816 <_strtod_l+0x8de>
 8007712:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007716:	2b00      	cmp	r3, #0
 8007718:	d17d      	bne.n	8007816 <_strtod_l+0x8de>
 800771a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800771e:	0d1b      	lsrs	r3, r3, #20
 8007720:	051b      	lsls	r3, r3, #20
 8007722:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007726:	d976      	bls.n	8007816 <_strtod_l+0x8de>
 8007728:	696b      	ldr	r3, [r5, #20]
 800772a:	b913      	cbnz	r3, 8007732 <_strtod_l+0x7fa>
 800772c:	692b      	ldr	r3, [r5, #16]
 800772e:	2b01      	cmp	r3, #1
 8007730:	dd71      	ble.n	8007816 <_strtod_l+0x8de>
 8007732:	4629      	mov	r1, r5
 8007734:	2201      	movs	r2, #1
 8007736:	4620      	mov	r0, r4
 8007738:	f002 f9de 	bl	8009af8 <__lshift>
 800773c:	4631      	mov	r1, r6
 800773e:	4605      	mov	r5, r0
 8007740:	f002 fa4a 	bl	8009bd8 <__mcmp>
 8007744:	2800      	cmp	r0, #0
 8007746:	dd66      	ble.n	8007816 <_strtod_l+0x8de>
 8007748:	9904      	ldr	r1, [sp, #16]
 800774a:	4a53      	ldr	r2, [pc, #332]	; (8007898 <_strtod_l+0x960>)
 800774c:	465b      	mov	r3, fp
 800774e:	2900      	cmp	r1, #0
 8007750:	f000 8081 	beq.w	8007856 <_strtod_l+0x91e>
 8007754:	ea02 010b 	and.w	r1, r2, fp
 8007758:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800775c:	dc7b      	bgt.n	8007856 <_strtod_l+0x91e>
 800775e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007762:	f77f aea9 	ble.w	80074b8 <_strtod_l+0x580>
 8007766:	4b4d      	ldr	r3, [pc, #308]	; (800789c <_strtod_l+0x964>)
 8007768:	4650      	mov	r0, sl
 800776a:	4659      	mov	r1, fp
 800776c:	2200      	movs	r2, #0
 800776e:	f7f8 ff53 	bl	8000618 <__aeabi_dmul>
 8007772:	460b      	mov	r3, r1
 8007774:	4303      	orrs	r3, r0
 8007776:	bf08      	it	eq
 8007778:	2322      	moveq	r3, #34	; 0x22
 800777a:	4682      	mov	sl, r0
 800777c:	468b      	mov	fp, r1
 800777e:	bf08      	it	eq
 8007780:	6023      	streq	r3, [r4, #0]
 8007782:	e62b      	b.n	80073dc <_strtod_l+0x4a4>
 8007784:	f04f 32ff 	mov.w	r2, #4294967295
 8007788:	fa02 f303 	lsl.w	r3, r2, r3
 800778c:	ea03 0a0a 	and.w	sl, r3, sl
 8007790:	e6e3      	b.n	800755a <_strtod_l+0x622>
 8007792:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007796:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800779a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800779e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80077a2:	fa01 f308 	lsl.w	r3, r1, r8
 80077a6:	9308      	str	r3, [sp, #32]
 80077a8:	910d      	str	r1, [sp, #52]	; 0x34
 80077aa:	e746      	b.n	800763a <_strtod_l+0x702>
 80077ac:	2300      	movs	r3, #0
 80077ae:	9308      	str	r3, [sp, #32]
 80077b0:	2301      	movs	r3, #1
 80077b2:	930d      	str	r3, [sp, #52]	; 0x34
 80077b4:	e741      	b.n	800763a <_strtod_l+0x702>
 80077b6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80077b8:	4642      	mov	r2, r8
 80077ba:	4620      	mov	r0, r4
 80077bc:	f002 f99c 	bl	8009af8 <__lshift>
 80077c0:	9018      	str	r0, [sp, #96]	; 0x60
 80077c2:	2800      	cmp	r0, #0
 80077c4:	f47f af6b 	bne.w	800769e <_strtod_l+0x766>
 80077c8:	e5fe      	b.n	80073c8 <_strtod_l+0x490>
 80077ca:	465f      	mov	r7, fp
 80077cc:	d16e      	bne.n	80078ac <_strtod_l+0x974>
 80077ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80077d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80077d4:	b342      	cbz	r2, 8007828 <_strtod_l+0x8f0>
 80077d6:	4a32      	ldr	r2, [pc, #200]	; (80078a0 <_strtod_l+0x968>)
 80077d8:	4293      	cmp	r3, r2
 80077da:	d128      	bne.n	800782e <_strtod_l+0x8f6>
 80077dc:	9b04      	ldr	r3, [sp, #16]
 80077de:	4651      	mov	r1, sl
 80077e0:	b1eb      	cbz	r3, 800781e <_strtod_l+0x8e6>
 80077e2:	4b2d      	ldr	r3, [pc, #180]	; (8007898 <_strtod_l+0x960>)
 80077e4:	403b      	ands	r3, r7
 80077e6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80077ea:	f04f 32ff 	mov.w	r2, #4294967295
 80077ee:	d819      	bhi.n	8007824 <_strtod_l+0x8ec>
 80077f0:	0d1b      	lsrs	r3, r3, #20
 80077f2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80077f6:	fa02 f303 	lsl.w	r3, r2, r3
 80077fa:	4299      	cmp	r1, r3
 80077fc:	d117      	bne.n	800782e <_strtod_l+0x8f6>
 80077fe:	4b29      	ldr	r3, [pc, #164]	; (80078a4 <_strtod_l+0x96c>)
 8007800:	429f      	cmp	r7, r3
 8007802:	d102      	bne.n	800780a <_strtod_l+0x8d2>
 8007804:	3101      	adds	r1, #1
 8007806:	f43f addf 	beq.w	80073c8 <_strtod_l+0x490>
 800780a:	4b23      	ldr	r3, [pc, #140]	; (8007898 <_strtod_l+0x960>)
 800780c:	403b      	ands	r3, r7
 800780e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007812:	f04f 0a00 	mov.w	sl, #0
 8007816:	9b04      	ldr	r3, [sp, #16]
 8007818:	2b00      	cmp	r3, #0
 800781a:	d1a4      	bne.n	8007766 <_strtod_l+0x82e>
 800781c:	e5de      	b.n	80073dc <_strtod_l+0x4a4>
 800781e:	f04f 33ff 	mov.w	r3, #4294967295
 8007822:	e7ea      	b.n	80077fa <_strtod_l+0x8c2>
 8007824:	4613      	mov	r3, r2
 8007826:	e7e8      	b.n	80077fa <_strtod_l+0x8c2>
 8007828:	ea53 030a 	orrs.w	r3, r3, sl
 800782c:	d08c      	beq.n	8007748 <_strtod_l+0x810>
 800782e:	9b08      	ldr	r3, [sp, #32]
 8007830:	b1db      	cbz	r3, 800786a <_strtod_l+0x932>
 8007832:	423b      	tst	r3, r7
 8007834:	d0ef      	beq.n	8007816 <_strtod_l+0x8de>
 8007836:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007838:	9a04      	ldr	r2, [sp, #16]
 800783a:	4650      	mov	r0, sl
 800783c:	4659      	mov	r1, fp
 800783e:	b1c3      	cbz	r3, 8007872 <_strtod_l+0x93a>
 8007840:	f7ff fb5c 	bl	8006efc <sulp>
 8007844:	4602      	mov	r2, r0
 8007846:	460b      	mov	r3, r1
 8007848:	ec51 0b18 	vmov	r0, r1, d8
 800784c:	f7f8 fd2e 	bl	80002ac <__adddf3>
 8007850:	4682      	mov	sl, r0
 8007852:	468b      	mov	fp, r1
 8007854:	e7df      	b.n	8007816 <_strtod_l+0x8de>
 8007856:	4013      	ands	r3, r2
 8007858:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800785c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007860:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007864:	f04f 3aff 	mov.w	sl, #4294967295
 8007868:	e7d5      	b.n	8007816 <_strtod_l+0x8de>
 800786a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800786c:	ea13 0f0a 	tst.w	r3, sl
 8007870:	e7e0      	b.n	8007834 <_strtod_l+0x8fc>
 8007872:	f7ff fb43 	bl	8006efc <sulp>
 8007876:	4602      	mov	r2, r0
 8007878:	460b      	mov	r3, r1
 800787a:	ec51 0b18 	vmov	r0, r1, d8
 800787e:	f7f8 fd13 	bl	80002a8 <__aeabi_dsub>
 8007882:	2200      	movs	r2, #0
 8007884:	2300      	movs	r3, #0
 8007886:	4682      	mov	sl, r0
 8007888:	468b      	mov	fp, r1
 800788a:	f7f9 f92d 	bl	8000ae8 <__aeabi_dcmpeq>
 800788e:	2800      	cmp	r0, #0
 8007890:	d0c1      	beq.n	8007816 <_strtod_l+0x8de>
 8007892:	e611      	b.n	80074b8 <_strtod_l+0x580>
 8007894:	fffffc02 	.word	0xfffffc02
 8007898:	7ff00000 	.word	0x7ff00000
 800789c:	39500000 	.word	0x39500000
 80078a0:	000fffff 	.word	0x000fffff
 80078a4:	7fefffff 	.word	0x7fefffff
 80078a8:	0800ab90 	.word	0x0800ab90
 80078ac:	4631      	mov	r1, r6
 80078ae:	4628      	mov	r0, r5
 80078b0:	f002 fb10 	bl	8009ed4 <__ratio>
 80078b4:	ec59 8b10 	vmov	r8, r9, d0
 80078b8:	ee10 0a10 	vmov	r0, s0
 80078bc:	2200      	movs	r2, #0
 80078be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80078c2:	4649      	mov	r1, r9
 80078c4:	f7f9 f924 	bl	8000b10 <__aeabi_dcmple>
 80078c8:	2800      	cmp	r0, #0
 80078ca:	d07a      	beq.n	80079c2 <_strtod_l+0xa8a>
 80078cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078ce:	2b00      	cmp	r3, #0
 80078d0:	d04a      	beq.n	8007968 <_strtod_l+0xa30>
 80078d2:	4b95      	ldr	r3, [pc, #596]	; (8007b28 <_strtod_l+0xbf0>)
 80078d4:	2200      	movs	r2, #0
 80078d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80078da:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007b28 <_strtod_l+0xbf0>
 80078de:	f04f 0800 	mov.w	r8, #0
 80078e2:	4b92      	ldr	r3, [pc, #584]	; (8007b2c <_strtod_l+0xbf4>)
 80078e4:	403b      	ands	r3, r7
 80078e6:	930d      	str	r3, [sp, #52]	; 0x34
 80078e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80078ea:	4b91      	ldr	r3, [pc, #580]	; (8007b30 <_strtod_l+0xbf8>)
 80078ec:	429a      	cmp	r2, r3
 80078ee:	f040 80b0 	bne.w	8007a52 <_strtod_l+0xb1a>
 80078f2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80078f6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80078fa:	ec4b ab10 	vmov	d0, sl, fp
 80078fe:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007902:	f002 fa0f 	bl	8009d24 <__ulp>
 8007906:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800790a:	ec53 2b10 	vmov	r2, r3, d0
 800790e:	f7f8 fe83 	bl	8000618 <__aeabi_dmul>
 8007912:	4652      	mov	r2, sl
 8007914:	465b      	mov	r3, fp
 8007916:	f7f8 fcc9 	bl	80002ac <__adddf3>
 800791a:	460b      	mov	r3, r1
 800791c:	4983      	ldr	r1, [pc, #524]	; (8007b2c <_strtod_l+0xbf4>)
 800791e:	4a85      	ldr	r2, [pc, #532]	; (8007b34 <_strtod_l+0xbfc>)
 8007920:	4019      	ands	r1, r3
 8007922:	4291      	cmp	r1, r2
 8007924:	4682      	mov	sl, r0
 8007926:	d960      	bls.n	80079ea <_strtod_l+0xab2>
 8007928:	ee18 3a90 	vmov	r3, s17
 800792c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007930:	4293      	cmp	r3, r2
 8007932:	d104      	bne.n	800793e <_strtod_l+0xa06>
 8007934:	ee18 3a10 	vmov	r3, s16
 8007938:	3301      	adds	r3, #1
 800793a:	f43f ad45 	beq.w	80073c8 <_strtod_l+0x490>
 800793e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8007b40 <_strtod_l+0xc08>
 8007942:	f04f 3aff 	mov.w	sl, #4294967295
 8007946:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007948:	4620      	mov	r0, r4
 800794a:	f001 feb9 	bl	80096c0 <_Bfree>
 800794e:	9905      	ldr	r1, [sp, #20]
 8007950:	4620      	mov	r0, r4
 8007952:	f001 feb5 	bl	80096c0 <_Bfree>
 8007956:	4631      	mov	r1, r6
 8007958:	4620      	mov	r0, r4
 800795a:	f001 feb1 	bl	80096c0 <_Bfree>
 800795e:	4629      	mov	r1, r5
 8007960:	4620      	mov	r0, r4
 8007962:	f001 fead 	bl	80096c0 <_Bfree>
 8007966:	e61a      	b.n	800759e <_strtod_l+0x666>
 8007968:	f1ba 0f00 	cmp.w	sl, #0
 800796c:	d11b      	bne.n	80079a6 <_strtod_l+0xa6e>
 800796e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007972:	b9f3      	cbnz	r3, 80079b2 <_strtod_l+0xa7a>
 8007974:	4b6c      	ldr	r3, [pc, #432]	; (8007b28 <_strtod_l+0xbf0>)
 8007976:	2200      	movs	r2, #0
 8007978:	4640      	mov	r0, r8
 800797a:	4649      	mov	r1, r9
 800797c:	f7f9 f8be 	bl	8000afc <__aeabi_dcmplt>
 8007980:	b9d0      	cbnz	r0, 80079b8 <_strtod_l+0xa80>
 8007982:	4640      	mov	r0, r8
 8007984:	4649      	mov	r1, r9
 8007986:	4b6c      	ldr	r3, [pc, #432]	; (8007b38 <_strtod_l+0xc00>)
 8007988:	2200      	movs	r2, #0
 800798a:	f7f8 fe45 	bl	8000618 <__aeabi_dmul>
 800798e:	4680      	mov	r8, r0
 8007990:	4689      	mov	r9, r1
 8007992:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007996:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800799a:	9315      	str	r3, [sp, #84]	; 0x54
 800799c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80079a0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80079a4:	e79d      	b.n	80078e2 <_strtod_l+0x9aa>
 80079a6:	f1ba 0f01 	cmp.w	sl, #1
 80079aa:	d102      	bne.n	80079b2 <_strtod_l+0xa7a>
 80079ac:	2f00      	cmp	r7, #0
 80079ae:	f43f ad83 	beq.w	80074b8 <_strtod_l+0x580>
 80079b2:	4b62      	ldr	r3, [pc, #392]	; (8007b3c <_strtod_l+0xc04>)
 80079b4:	2200      	movs	r2, #0
 80079b6:	e78e      	b.n	80078d6 <_strtod_l+0x99e>
 80079b8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8007b38 <_strtod_l+0xc00>
 80079bc:	f04f 0800 	mov.w	r8, #0
 80079c0:	e7e7      	b.n	8007992 <_strtod_l+0xa5a>
 80079c2:	4b5d      	ldr	r3, [pc, #372]	; (8007b38 <_strtod_l+0xc00>)
 80079c4:	4640      	mov	r0, r8
 80079c6:	4649      	mov	r1, r9
 80079c8:	2200      	movs	r2, #0
 80079ca:	f7f8 fe25 	bl	8000618 <__aeabi_dmul>
 80079ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079d0:	4680      	mov	r8, r0
 80079d2:	4689      	mov	r9, r1
 80079d4:	b933      	cbnz	r3, 80079e4 <_strtod_l+0xaac>
 80079d6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80079da:	900e      	str	r0, [sp, #56]	; 0x38
 80079dc:	930f      	str	r3, [sp, #60]	; 0x3c
 80079de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80079e2:	e7dd      	b.n	80079a0 <_strtod_l+0xa68>
 80079e4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80079e8:	e7f9      	b.n	80079de <_strtod_l+0xaa6>
 80079ea:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80079ee:	9b04      	ldr	r3, [sp, #16]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d1a8      	bne.n	8007946 <_strtod_l+0xa0e>
 80079f4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80079f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80079fa:	0d1b      	lsrs	r3, r3, #20
 80079fc:	051b      	lsls	r3, r3, #20
 80079fe:	429a      	cmp	r2, r3
 8007a00:	d1a1      	bne.n	8007946 <_strtod_l+0xa0e>
 8007a02:	4640      	mov	r0, r8
 8007a04:	4649      	mov	r1, r9
 8007a06:	f7f9 f967 	bl	8000cd8 <__aeabi_d2lz>
 8007a0a:	f7f8 fdd7 	bl	80005bc <__aeabi_l2d>
 8007a0e:	4602      	mov	r2, r0
 8007a10:	460b      	mov	r3, r1
 8007a12:	4640      	mov	r0, r8
 8007a14:	4649      	mov	r1, r9
 8007a16:	f7f8 fc47 	bl	80002a8 <__aeabi_dsub>
 8007a1a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007a1c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007a20:	ea43 030a 	orr.w	r3, r3, sl
 8007a24:	4313      	orrs	r3, r2
 8007a26:	4680      	mov	r8, r0
 8007a28:	4689      	mov	r9, r1
 8007a2a:	d055      	beq.n	8007ad8 <_strtod_l+0xba0>
 8007a2c:	a336      	add	r3, pc, #216	; (adr r3, 8007b08 <_strtod_l+0xbd0>)
 8007a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a32:	f7f9 f863 	bl	8000afc <__aeabi_dcmplt>
 8007a36:	2800      	cmp	r0, #0
 8007a38:	f47f acd0 	bne.w	80073dc <_strtod_l+0x4a4>
 8007a3c:	a334      	add	r3, pc, #208	; (adr r3, 8007b10 <_strtod_l+0xbd8>)
 8007a3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a42:	4640      	mov	r0, r8
 8007a44:	4649      	mov	r1, r9
 8007a46:	f7f9 f877 	bl	8000b38 <__aeabi_dcmpgt>
 8007a4a:	2800      	cmp	r0, #0
 8007a4c:	f43f af7b 	beq.w	8007946 <_strtod_l+0xa0e>
 8007a50:	e4c4      	b.n	80073dc <_strtod_l+0x4a4>
 8007a52:	9b04      	ldr	r3, [sp, #16]
 8007a54:	b333      	cbz	r3, 8007aa4 <_strtod_l+0xb6c>
 8007a56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a58:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007a5c:	d822      	bhi.n	8007aa4 <_strtod_l+0xb6c>
 8007a5e:	a32e      	add	r3, pc, #184	; (adr r3, 8007b18 <_strtod_l+0xbe0>)
 8007a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a64:	4640      	mov	r0, r8
 8007a66:	4649      	mov	r1, r9
 8007a68:	f7f9 f852 	bl	8000b10 <__aeabi_dcmple>
 8007a6c:	b1a0      	cbz	r0, 8007a98 <_strtod_l+0xb60>
 8007a6e:	4649      	mov	r1, r9
 8007a70:	4640      	mov	r0, r8
 8007a72:	f7f9 f8a9 	bl	8000bc8 <__aeabi_d2uiz>
 8007a76:	2801      	cmp	r0, #1
 8007a78:	bf38      	it	cc
 8007a7a:	2001      	movcc	r0, #1
 8007a7c:	f7f8 fd52 	bl	8000524 <__aeabi_ui2d>
 8007a80:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a82:	4680      	mov	r8, r0
 8007a84:	4689      	mov	r9, r1
 8007a86:	bb23      	cbnz	r3, 8007ad2 <_strtod_l+0xb9a>
 8007a88:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a8c:	9010      	str	r0, [sp, #64]	; 0x40
 8007a8e:	9311      	str	r3, [sp, #68]	; 0x44
 8007a90:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007a94:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007a98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a9a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007a9c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007aa0:	1a9b      	subs	r3, r3, r2
 8007aa2:	9309      	str	r3, [sp, #36]	; 0x24
 8007aa4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007aa8:	eeb0 0a48 	vmov.f32	s0, s16
 8007aac:	eef0 0a68 	vmov.f32	s1, s17
 8007ab0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007ab4:	f002 f936 	bl	8009d24 <__ulp>
 8007ab8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007abc:	ec53 2b10 	vmov	r2, r3, d0
 8007ac0:	f7f8 fdaa 	bl	8000618 <__aeabi_dmul>
 8007ac4:	ec53 2b18 	vmov	r2, r3, d8
 8007ac8:	f7f8 fbf0 	bl	80002ac <__adddf3>
 8007acc:	4682      	mov	sl, r0
 8007ace:	468b      	mov	fp, r1
 8007ad0:	e78d      	b.n	80079ee <_strtod_l+0xab6>
 8007ad2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8007ad6:	e7db      	b.n	8007a90 <_strtod_l+0xb58>
 8007ad8:	a311      	add	r3, pc, #68	; (adr r3, 8007b20 <_strtod_l+0xbe8>)
 8007ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ade:	f7f9 f80d 	bl	8000afc <__aeabi_dcmplt>
 8007ae2:	e7b2      	b.n	8007a4a <_strtod_l+0xb12>
 8007ae4:	2300      	movs	r3, #0
 8007ae6:	930a      	str	r3, [sp, #40]	; 0x28
 8007ae8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007aea:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007aec:	6013      	str	r3, [r2, #0]
 8007aee:	f7ff ba6b 	b.w	8006fc8 <_strtod_l+0x90>
 8007af2:	2a65      	cmp	r2, #101	; 0x65
 8007af4:	f43f ab5f 	beq.w	80071b6 <_strtod_l+0x27e>
 8007af8:	2a45      	cmp	r2, #69	; 0x45
 8007afa:	f43f ab5c 	beq.w	80071b6 <_strtod_l+0x27e>
 8007afe:	2301      	movs	r3, #1
 8007b00:	f7ff bb94 	b.w	800722c <_strtod_l+0x2f4>
 8007b04:	f3af 8000 	nop.w
 8007b08:	94a03595 	.word	0x94a03595
 8007b0c:	3fdfffff 	.word	0x3fdfffff
 8007b10:	35afe535 	.word	0x35afe535
 8007b14:	3fe00000 	.word	0x3fe00000
 8007b18:	ffc00000 	.word	0xffc00000
 8007b1c:	41dfffff 	.word	0x41dfffff
 8007b20:	94a03595 	.word	0x94a03595
 8007b24:	3fcfffff 	.word	0x3fcfffff
 8007b28:	3ff00000 	.word	0x3ff00000
 8007b2c:	7ff00000 	.word	0x7ff00000
 8007b30:	7fe00000 	.word	0x7fe00000
 8007b34:	7c9fffff 	.word	0x7c9fffff
 8007b38:	3fe00000 	.word	0x3fe00000
 8007b3c:	bff00000 	.word	0xbff00000
 8007b40:	7fefffff 	.word	0x7fefffff

08007b44 <_strtod_r>:
 8007b44:	4b01      	ldr	r3, [pc, #4]	; (8007b4c <_strtod_r+0x8>)
 8007b46:	f7ff b9f7 	b.w	8006f38 <_strtod_l>
 8007b4a:	bf00      	nop
 8007b4c:	20000074 	.word	0x20000074

08007b50 <_strtol_l.constprop.0>:
 8007b50:	2b01      	cmp	r3, #1
 8007b52:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b56:	d001      	beq.n	8007b5c <_strtol_l.constprop.0+0xc>
 8007b58:	2b24      	cmp	r3, #36	; 0x24
 8007b5a:	d906      	bls.n	8007b6a <_strtol_l.constprop.0+0x1a>
 8007b5c:	f7fe fa6e 	bl	800603c <__errno>
 8007b60:	2316      	movs	r3, #22
 8007b62:	6003      	str	r3, [r0, #0]
 8007b64:	2000      	movs	r0, #0
 8007b66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b6a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007c50 <_strtol_l.constprop.0+0x100>
 8007b6e:	460d      	mov	r5, r1
 8007b70:	462e      	mov	r6, r5
 8007b72:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b76:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007b7a:	f017 0708 	ands.w	r7, r7, #8
 8007b7e:	d1f7      	bne.n	8007b70 <_strtol_l.constprop.0+0x20>
 8007b80:	2c2d      	cmp	r4, #45	; 0x2d
 8007b82:	d132      	bne.n	8007bea <_strtol_l.constprop.0+0x9a>
 8007b84:	782c      	ldrb	r4, [r5, #0]
 8007b86:	2701      	movs	r7, #1
 8007b88:	1cb5      	adds	r5, r6, #2
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d05b      	beq.n	8007c46 <_strtol_l.constprop.0+0xf6>
 8007b8e:	2b10      	cmp	r3, #16
 8007b90:	d109      	bne.n	8007ba6 <_strtol_l.constprop.0+0x56>
 8007b92:	2c30      	cmp	r4, #48	; 0x30
 8007b94:	d107      	bne.n	8007ba6 <_strtol_l.constprop.0+0x56>
 8007b96:	782c      	ldrb	r4, [r5, #0]
 8007b98:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007b9c:	2c58      	cmp	r4, #88	; 0x58
 8007b9e:	d14d      	bne.n	8007c3c <_strtol_l.constprop.0+0xec>
 8007ba0:	786c      	ldrb	r4, [r5, #1]
 8007ba2:	2310      	movs	r3, #16
 8007ba4:	3502      	adds	r5, #2
 8007ba6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007baa:	f108 38ff 	add.w	r8, r8, #4294967295
 8007bae:	f04f 0c00 	mov.w	ip, #0
 8007bb2:	fbb8 f9f3 	udiv	r9, r8, r3
 8007bb6:	4666      	mov	r6, ip
 8007bb8:	fb03 8a19 	mls	sl, r3, r9, r8
 8007bbc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007bc0:	f1be 0f09 	cmp.w	lr, #9
 8007bc4:	d816      	bhi.n	8007bf4 <_strtol_l.constprop.0+0xa4>
 8007bc6:	4674      	mov	r4, lr
 8007bc8:	42a3      	cmp	r3, r4
 8007bca:	dd24      	ble.n	8007c16 <_strtol_l.constprop.0+0xc6>
 8007bcc:	f1bc 0f00 	cmp.w	ip, #0
 8007bd0:	db1e      	blt.n	8007c10 <_strtol_l.constprop.0+0xc0>
 8007bd2:	45b1      	cmp	r9, r6
 8007bd4:	d31c      	bcc.n	8007c10 <_strtol_l.constprop.0+0xc0>
 8007bd6:	d101      	bne.n	8007bdc <_strtol_l.constprop.0+0x8c>
 8007bd8:	45a2      	cmp	sl, r4
 8007bda:	db19      	blt.n	8007c10 <_strtol_l.constprop.0+0xc0>
 8007bdc:	fb06 4603 	mla	r6, r6, r3, r4
 8007be0:	f04f 0c01 	mov.w	ip, #1
 8007be4:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007be8:	e7e8      	b.n	8007bbc <_strtol_l.constprop.0+0x6c>
 8007bea:	2c2b      	cmp	r4, #43	; 0x2b
 8007bec:	bf04      	itt	eq
 8007bee:	782c      	ldrbeq	r4, [r5, #0]
 8007bf0:	1cb5      	addeq	r5, r6, #2
 8007bf2:	e7ca      	b.n	8007b8a <_strtol_l.constprop.0+0x3a>
 8007bf4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007bf8:	f1be 0f19 	cmp.w	lr, #25
 8007bfc:	d801      	bhi.n	8007c02 <_strtol_l.constprop.0+0xb2>
 8007bfe:	3c37      	subs	r4, #55	; 0x37
 8007c00:	e7e2      	b.n	8007bc8 <_strtol_l.constprop.0+0x78>
 8007c02:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007c06:	f1be 0f19 	cmp.w	lr, #25
 8007c0a:	d804      	bhi.n	8007c16 <_strtol_l.constprop.0+0xc6>
 8007c0c:	3c57      	subs	r4, #87	; 0x57
 8007c0e:	e7db      	b.n	8007bc8 <_strtol_l.constprop.0+0x78>
 8007c10:	f04f 3cff 	mov.w	ip, #4294967295
 8007c14:	e7e6      	b.n	8007be4 <_strtol_l.constprop.0+0x94>
 8007c16:	f1bc 0f00 	cmp.w	ip, #0
 8007c1a:	da05      	bge.n	8007c28 <_strtol_l.constprop.0+0xd8>
 8007c1c:	2322      	movs	r3, #34	; 0x22
 8007c1e:	6003      	str	r3, [r0, #0]
 8007c20:	4646      	mov	r6, r8
 8007c22:	b942      	cbnz	r2, 8007c36 <_strtol_l.constprop.0+0xe6>
 8007c24:	4630      	mov	r0, r6
 8007c26:	e79e      	b.n	8007b66 <_strtol_l.constprop.0+0x16>
 8007c28:	b107      	cbz	r7, 8007c2c <_strtol_l.constprop.0+0xdc>
 8007c2a:	4276      	negs	r6, r6
 8007c2c:	2a00      	cmp	r2, #0
 8007c2e:	d0f9      	beq.n	8007c24 <_strtol_l.constprop.0+0xd4>
 8007c30:	f1bc 0f00 	cmp.w	ip, #0
 8007c34:	d000      	beq.n	8007c38 <_strtol_l.constprop.0+0xe8>
 8007c36:	1e69      	subs	r1, r5, #1
 8007c38:	6011      	str	r1, [r2, #0]
 8007c3a:	e7f3      	b.n	8007c24 <_strtol_l.constprop.0+0xd4>
 8007c3c:	2430      	movs	r4, #48	; 0x30
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d1b1      	bne.n	8007ba6 <_strtol_l.constprop.0+0x56>
 8007c42:	2308      	movs	r3, #8
 8007c44:	e7af      	b.n	8007ba6 <_strtol_l.constprop.0+0x56>
 8007c46:	2c30      	cmp	r4, #48	; 0x30
 8007c48:	d0a5      	beq.n	8007b96 <_strtol_l.constprop.0+0x46>
 8007c4a:	230a      	movs	r3, #10
 8007c4c:	e7ab      	b.n	8007ba6 <_strtol_l.constprop.0+0x56>
 8007c4e:	bf00      	nop
 8007c50:	0800abb9 	.word	0x0800abb9

08007c54 <_strtol_r>:
 8007c54:	f7ff bf7c 	b.w	8007b50 <_strtol_l.constprop.0>

08007c58 <__swbuf_r>:
 8007c58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c5a:	460e      	mov	r6, r1
 8007c5c:	4614      	mov	r4, r2
 8007c5e:	4605      	mov	r5, r0
 8007c60:	b118      	cbz	r0, 8007c6a <__swbuf_r+0x12>
 8007c62:	6983      	ldr	r3, [r0, #24]
 8007c64:	b90b      	cbnz	r3, 8007c6a <__swbuf_r+0x12>
 8007c66:	f001 f84b 	bl	8008d00 <__sinit>
 8007c6a:	4b21      	ldr	r3, [pc, #132]	; (8007cf0 <__swbuf_r+0x98>)
 8007c6c:	429c      	cmp	r4, r3
 8007c6e:	d12b      	bne.n	8007cc8 <__swbuf_r+0x70>
 8007c70:	686c      	ldr	r4, [r5, #4]
 8007c72:	69a3      	ldr	r3, [r4, #24]
 8007c74:	60a3      	str	r3, [r4, #8]
 8007c76:	89a3      	ldrh	r3, [r4, #12]
 8007c78:	071a      	lsls	r2, r3, #28
 8007c7a:	d52f      	bpl.n	8007cdc <__swbuf_r+0x84>
 8007c7c:	6923      	ldr	r3, [r4, #16]
 8007c7e:	b36b      	cbz	r3, 8007cdc <__swbuf_r+0x84>
 8007c80:	6923      	ldr	r3, [r4, #16]
 8007c82:	6820      	ldr	r0, [r4, #0]
 8007c84:	1ac0      	subs	r0, r0, r3
 8007c86:	6963      	ldr	r3, [r4, #20]
 8007c88:	b2f6      	uxtb	r6, r6
 8007c8a:	4283      	cmp	r3, r0
 8007c8c:	4637      	mov	r7, r6
 8007c8e:	dc04      	bgt.n	8007c9a <__swbuf_r+0x42>
 8007c90:	4621      	mov	r1, r4
 8007c92:	4628      	mov	r0, r5
 8007c94:	f000 ffa0 	bl	8008bd8 <_fflush_r>
 8007c98:	bb30      	cbnz	r0, 8007ce8 <__swbuf_r+0x90>
 8007c9a:	68a3      	ldr	r3, [r4, #8]
 8007c9c:	3b01      	subs	r3, #1
 8007c9e:	60a3      	str	r3, [r4, #8]
 8007ca0:	6823      	ldr	r3, [r4, #0]
 8007ca2:	1c5a      	adds	r2, r3, #1
 8007ca4:	6022      	str	r2, [r4, #0]
 8007ca6:	701e      	strb	r6, [r3, #0]
 8007ca8:	6963      	ldr	r3, [r4, #20]
 8007caa:	3001      	adds	r0, #1
 8007cac:	4283      	cmp	r3, r0
 8007cae:	d004      	beq.n	8007cba <__swbuf_r+0x62>
 8007cb0:	89a3      	ldrh	r3, [r4, #12]
 8007cb2:	07db      	lsls	r3, r3, #31
 8007cb4:	d506      	bpl.n	8007cc4 <__swbuf_r+0x6c>
 8007cb6:	2e0a      	cmp	r6, #10
 8007cb8:	d104      	bne.n	8007cc4 <__swbuf_r+0x6c>
 8007cba:	4621      	mov	r1, r4
 8007cbc:	4628      	mov	r0, r5
 8007cbe:	f000 ff8b 	bl	8008bd8 <_fflush_r>
 8007cc2:	b988      	cbnz	r0, 8007ce8 <__swbuf_r+0x90>
 8007cc4:	4638      	mov	r0, r7
 8007cc6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007cc8:	4b0a      	ldr	r3, [pc, #40]	; (8007cf4 <__swbuf_r+0x9c>)
 8007cca:	429c      	cmp	r4, r3
 8007ccc:	d101      	bne.n	8007cd2 <__swbuf_r+0x7a>
 8007cce:	68ac      	ldr	r4, [r5, #8]
 8007cd0:	e7cf      	b.n	8007c72 <__swbuf_r+0x1a>
 8007cd2:	4b09      	ldr	r3, [pc, #36]	; (8007cf8 <__swbuf_r+0xa0>)
 8007cd4:	429c      	cmp	r4, r3
 8007cd6:	bf08      	it	eq
 8007cd8:	68ec      	ldreq	r4, [r5, #12]
 8007cda:	e7ca      	b.n	8007c72 <__swbuf_r+0x1a>
 8007cdc:	4621      	mov	r1, r4
 8007cde:	4628      	mov	r0, r5
 8007ce0:	f000 f80c 	bl	8007cfc <__swsetup_r>
 8007ce4:	2800      	cmp	r0, #0
 8007ce6:	d0cb      	beq.n	8007c80 <__swbuf_r+0x28>
 8007ce8:	f04f 37ff 	mov.w	r7, #4294967295
 8007cec:	e7ea      	b.n	8007cc4 <__swbuf_r+0x6c>
 8007cee:	bf00      	nop
 8007cf0:	0800ad6c 	.word	0x0800ad6c
 8007cf4:	0800ad8c 	.word	0x0800ad8c
 8007cf8:	0800ad4c 	.word	0x0800ad4c

08007cfc <__swsetup_r>:
 8007cfc:	4b32      	ldr	r3, [pc, #200]	; (8007dc8 <__swsetup_r+0xcc>)
 8007cfe:	b570      	push	{r4, r5, r6, lr}
 8007d00:	681d      	ldr	r5, [r3, #0]
 8007d02:	4606      	mov	r6, r0
 8007d04:	460c      	mov	r4, r1
 8007d06:	b125      	cbz	r5, 8007d12 <__swsetup_r+0x16>
 8007d08:	69ab      	ldr	r3, [r5, #24]
 8007d0a:	b913      	cbnz	r3, 8007d12 <__swsetup_r+0x16>
 8007d0c:	4628      	mov	r0, r5
 8007d0e:	f000 fff7 	bl	8008d00 <__sinit>
 8007d12:	4b2e      	ldr	r3, [pc, #184]	; (8007dcc <__swsetup_r+0xd0>)
 8007d14:	429c      	cmp	r4, r3
 8007d16:	d10f      	bne.n	8007d38 <__swsetup_r+0x3c>
 8007d18:	686c      	ldr	r4, [r5, #4]
 8007d1a:	89a3      	ldrh	r3, [r4, #12]
 8007d1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007d20:	0719      	lsls	r1, r3, #28
 8007d22:	d42c      	bmi.n	8007d7e <__swsetup_r+0x82>
 8007d24:	06dd      	lsls	r5, r3, #27
 8007d26:	d411      	bmi.n	8007d4c <__swsetup_r+0x50>
 8007d28:	2309      	movs	r3, #9
 8007d2a:	6033      	str	r3, [r6, #0]
 8007d2c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007d30:	81a3      	strh	r3, [r4, #12]
 8007d32:	f04f 30ff 	mov.w	r0, #4294967295
 8007d36:	e03e      	b.n	8007db6 <__swsetup_r+0xba>
 8007d38:	4b25      	ldr	r3, [pc, #148]	; (8007dd0 <__swsetup_r+0xd4>)
 8007d3a:	429c      	cmp	r4, r3
 8007d3c:	d101      	bne.n	8007d42 <__swsetup_r+0x46>
 8007d3e:	68ac      	ldr	r4, [r5, #8]
 8007d40:	e7eb      	b.n	8007d1a <__swsetup_r+0x1e>
 8007d42:	4b24      	ldr	r3, [pc, #144]	; (8007dd4 <__swsetup_r+0xd8>)
 8007d44:	429c      	cmp	r4, r3
 8007d46:	bf08      	it	eq
 8007d48:	68ec      	ldreq	r4, [r5, #12]
 8007d4a:	e7e6      	b.n	8007d1a <__swsetup_r+0x1e>
 8007d4c:	0758      	lsls	r0, r3, #29
 8007d4e:	d512      	bpl.n	8007d76 <__swsetup_r+0x7a>
 8007d50:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007d52:	b141      	cbz	r1, 8007d66 <__swsetup_r+0x6a>
 8007d54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007d58:	4299      	cmp	r1, r3
 8007d5a:	d002      	beq.n	8007d62 <__swsetup_r+0x66>
 8007d5c:	4630      	mov	r0, r6
 8007d5e:	f002 f947 	bl	8009ff0 <_free_r>
 8007d62:	2300      	movs	r3, #0
 8007d64:	6363      	str	r3, [r4, #52]	; 0x34
 8007d66:	89a3      	ldrh	r3, [r4, #12]
 8007d68:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007d6c:	81a3      	strh	r3, [r4, #12]
 8007d6e:	2300      	movs	r3, #0
 8007d70:	6063      	str	r3, [r4, #4]
 8007d72:	6923      	ldr	r3, [r4, #16]
 8007d74:	6023      	str	r3, [r4, #0]
 8007d76:	89a3      	ldrh	r3, [r4, #12]
 8007d78:	f043 0308 	orr.w	r3, r3, #8
 8007d7c:	81a3      	strh	r3, [r4, #12]
 8007d7e:	6923      	ldr	r3, [r4, #16]
 8007d80:	b94b      	cbnz	r3, 8007d96 <__swsetup_r+0x9a>
 8007d82:	89a3      	ldrh	r3, [r4, #12]
 8007d84:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007d88:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007d8c:	d003      	beq.n	8007d96 <__swsetup_r+0x9a>
 8007d8e:	4621      	mov	r1, r4
 8007d90:	4630      	mov	r0, r6
 8007d92:	f001 fbed 	bl	8009570 <__smakebuf_r>
 8007d96:	89a0      	ldrh	r0, [r4, #12]
 8007d98:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007d9c:	f010 0301 	ands.w	r3, r0, #1
 8007da0:	d00a      	beq.n	8007db8 <__swsetup_r+0xbc>
 8007da2:	2300      	movs	r3, #0
 8007da4:	60a3      	str	r3, [r4, #8]
 8007da6:	6963      	ldr	r3, [r4, #20]
 8007da8:	425b      	negs	r3, r3
 8007daa:	61a3      	str	r3, [r4, #24]
 8007dac:	6923      	ldr	r3, [r4, #16]
 8007dae:	b943      	cbnz	r3, 8007dc2 <__swsetup_r+0xc6>
 8007db0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007db4:	d1ba      	bne.n	8007d2c <__swsetup_r+0x30>
 8007db6:	bd70      	pop	{r4, r5, r6, pc}
 8007db8:	0781      	lsls	r1, r0, #30
 8007dba:	bf58      	it	pl
 8007dbc:	6963      	ldrpl	r3, [r4, #20]
 8007dbe:	60a3      	str	r3, [r4, #8]
 8007dc0:	e7f4      	b.n	8007dac <__swsetup_r+0xb0>
 8007dc2:	2000      	movs	r0, #0
 8007dc4:	e7f7      	b.n	8007db6 <__swsetup_r+0xba>
 8007dc6:	bf00      	nop
 8007dc8:	2000000c 	.word	0x2000000c
 8007dcc:	0800ad6c 	.word	0x0800ad6c
 8007dd0:	0800ad8c 	.word	0x0800ad8c
 8007dd4:	0800ad4c 	.word	0x0800ad4c

08007dd8 <quorem>:
 8007dd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ddc:	6903      	ldr	r3, [r0, #16]
 8007dde:	690c      	ldr	r4, [r1, #16]
 8007de0:	42a3      	cmp	r3, r4
 8007de2:	4607      	mov	r7, r0
 8007de4:	f2c0 8081 	blt.w	8007eea <quorem+0x112>
 8007de8:	3c01      	subs	r4, #1
 8007dea:	f101 0814 	add.w	r8, r1, #20
 8007dee:	f100 0514 	add.w	r5, r0, #20
 8007df2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007df6:	9301      	str	r3, [sp, #4]
 8007df8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007dfc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e00:	3301      	adds	r3, #1
 8007e02:	429a      	cmp	r2, r3
 8007e04:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007e08:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007e0c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007e10:	d331      	bcc.n	8007e76 <quorem+0x9e>
 8007e12:	f04f 0e00 	mov.w	lr, #0
 8007e16:	4640      	mov	r0, r8
 8007e18:	46ac      	mov	ip, r5
 8007e1a:	46f2      	mov	sl, lr
 8007e1c:	f850 2b04 	ldr.w	r2, [r0], #4
 8007e20:	b293      	uxth	r3, r2
 8007e22:	fb06 e303 	mla	r3, r6, r3, lr
 8007e26:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007e2a:	b29b      	uxth	r3, r3
 8007e2c:	ebaa 0303 	sub.w	r3, sl, r3
 8007e30:	f8dc a000 	ldr.w	sl, [ip]
 8007e34:	0c12      	lsrs	r2, r2, #16
 8007e36:	fa13 f38a 	uxtah	r3, r3, sl
 8007e3a:	fb06 e202 	mla	r2, r6, r2, lr
 8007e3e:	9300      	str	r3, [sp, #0]
 8007e40:	9b00      	ldr	r3, [sp, #0]
 8007e42:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007e46:	b292      	uxth	r2, r2
 8007e48:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007e4c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007e50:	f8bd 3000 	ldrh.w	r3, [sp]
 8007e54:	4581      	cmp	r9, r0
 8007e56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e5a:	f84c 3b04 	str.w	r3, [ip], #4
 8007e5e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007e62:	d2db      	bcs.n	8007e1c <quorem+0x44>
 8007e64:	f855 300b 	ldr.w	r3, [r5, fp]
 8007e68:	b92b      	cbnz	r3, 8007e76 <quorem+0x9e>
 8007e6a:	9b01      	ldr	r3, [sp, #4]
 8007e6c:	3b04      	subs	r3, #4
 8007e6e:	429d      	cmp	r5, r3
 8007e70:	461a      	mov	r2, r3
 8007e72:	d32e      	bcc.n	8007ed2 <quorem+0xfa>
 8007e74:	613c      	str	r4, [r7, #16]
 8007e76:	4638      	mov	r0, r7
 8007e78:	f001 feae 	bl	8009bd8 <__mcmp>
 8007e7c:	2800      	cmp	r0, #0
 8007e7e:	db24      	blt.n	8007eca <quorem+0xf2>
 8007e80:	3601      	adds	r6, #1
 8007e82:	4628      	mov	r0, r5
 8007e84:	f04f 0c00 	mov.w	ip, #0
 8007e88:	f858 2b04 	ldr.w	r2, [r8], #4
 8007e8c:	f8d0 e000 	ldr.w	lr, [r0]
 8007e90:	b293      	uxth	r3, r2
 8007e92:	ebac 0303 	sub.w	r3, ip, r3
 8007e96:	0c12      	lsrs	r2, r2, #16
 8007e98:	fa13 f38e 	uxtah	r3, r3, lr
 8007e9c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007ea0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ea4:	b29b      	uxth	r3, r3
 8007ea6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007eaa:	45c1      	cmp	r9, r8
 8007eac:	f840 3b04 	str.w	r3, [r0], #4
 8007eb0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007eb4:	d2e8      	bcs.n	8007e88 <quorem+0xb0>
 8007eb6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007eba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007ebe:	b922      	cbnz	r2, 8007eca <quorem+0xf2>
 8007ec0:	3b04      	subs	r3, #4
 8007ec2:	429d      	cmp	r5, r3
 8007ec4:	461a      	mov	r2, r3
 8007ec6:	d30a      	bcc.n	8007ede <quorem+0x106>
 8007ec8:	613c      	str	r4, [r7, #16]
 8007eca:	4630      	mov	r0, r6
 8007ecc:	b003      	add	sp, #12
 8007ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ed2:	6812      	ldr	r2, [r2, #0]
 8007ed4:	3b04      	subs	r3, #4
 8007ed6:	2a00      	cmp	r2, #0
 8007ed8:	d1cc      	bne.n	8007e74 <quorem+0x9c>
 8007eda:	3c01      	subs	r4, #1
 8007edc:	e7c7      	b.n	8007e6e <quorem+0x96>
 8007ede:	6812      	ldr	r2, [r2, #0]
 8007ee0:	3b04      	subs	r3, #4
 8007ee2:	2a00      	cmp	r2, #0
 8007ee4:	d1f0      	bne.n	8007ec8 <quorem+0xf0>
 8007ee6:	3c01      	subs	r4, #1
 8007ee8:	e7eb      	b.n	8007ec2 <quorem+0xea>
 8007eea:	2000      	movs	r0, #0
 8007eec:	e7ee      	b.n	8007ecc <quorem+0xf4>
	...

08007ef0 <_dtoa_r>:
 8007ef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ef4:	ed2d 8b04 	vpush	{d8-d9}
 8007ef8:	ec57 6b10 	vmov	r6, r7, d0
 8007efc:	b093      	sub	sp, #76	; 0x4c
 8007efe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007f00:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007f04:	9106      	str	r1, [sp, #24]
 8007f06:	ee10 aa10 	vmov	sl, s0
 8007f0a:	4604      	mov	r4, r0
 8007f0c:	9209      	str	r2, [sp, #36]	; 0x24
 8007f0e:	930c      	str	r3, [sp, #48]	; 0x30
 8007f10:	46bb      	mov	fp, r7
 8007f12:	b975      	cbnz	r5, 8007f32 <_dtoa_r+0x42>
 8007f14:	2010      	movs	r0, #16
 8007f16:	f001 fb6b 	bl	80095f0 <malloc>
 8007f1a:	4602      	mov	r2, r0
 8007f1c:	6260      	str	r0, [r4, #36]	; 0x24
 8007f1e:	b920      	cbnz	r0, 8007f2a <_dtoa_r+0x3a>
 8007f20:	4ba7      	ldr	r3, [pc, #668]	; (80081c0 <_dtoa_r+0x2d0>)
 8007f22:	21ea      	movs	r1, #234	; 0xea
 8007f24:	48a7      	ldr	r0, [pc, #668]	; (80081c4 <_dtoa_r+0x2d4>)
 8007f26:	f002 fc89 	bl	800a83c <__assert_func>
 8007f2a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007f2e:	6005      	str	r5, [r0, #0]
 8007f30:	60c5      	str	r5, [r0, #12]
 8007f32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f34:	6819      	ldr	r1, [r3, #0]
 8007f36:	b151      	cbz	r1, 8007f4e <_dtoa_r+0x5e>
 8007f38:	685a      	ldr	r2, [r3, #4]
 8007f3a:	604a      	str	r2, [r1, #4]
 8007f3c:	2301      	movs	r3, #1
 8007f3e:	4093      	lsls	r3, r2
 8007f40:	608b      	str	r3, [r1, #8]
 8007f42:	4620      	mov	r0, r4
 8007f44:	f001 fbbc 	bl	80096c0 <_Bfree>
 8007f48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	601a      	str	r2, [r3, #0]
 8007f4e:	1e3b      	subs	r3, r7, #0
 8007f50:	bfaa      	itet	ge
 8007f52:	2300      	movge	r3, #0
 8007f54:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007f58:	f8c8 3000 	strge.w	r3, [r8]
 8007f5c:	4b9a      	ldr	r3, [pc, #616]	; (80081c8 <_dtoa_r+0x2d8>)
 8007f5e:	bfbc      	itt	lt
 8007f60:	2201      	movlt	r2, #1
 8007f62:	f8c8 2000 	strlt.w	r2, [r8]
 8007f66:	ea33 030b 	bics.w	r3, r3, fp
 8007f6a:	d11b      	bne.n	8007fa4 <_dtoa_r+0xb4>
 8007f6c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007f6e:	f242 730f 	movw	r3, #9999	; 0x270f
 8007f72:	6013      	str	r3, [r2, #0]
 8007f74:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007f78:	4333      	orrs	r3, r6
 8007f7a:	f000 8592 	beq.w	8008aa2 <_dtoa_r+0xbb2>
 8007f7e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f80:	b963      	cbnz	r3, 8007f9c <_dtoa_r+0xac>
 8007f82:	4b92      	ldr	r3, [pc, #584]	; (80081cc <_dtoa_r+0x2dc>)
 8007f84:	e022      	b.n	8007fcc <_dtoa_r+0xdc>
 8007f86:	4b92      	ldr	r3, [pc, #584]	; (80081d0 <_dtoa_r+0x2e0>)
 8007f88:	9301      	str	r3, [sp, #4]
 8007f8a:	3308      	adds	r3, #8
 8007f8c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007f8e:	6013      	str	r3, [r2, #0]
 8007f90:	9801      	ldr	r0, [sp, #4]
 8007f92:	b013      	add	sp, #76	; 0x4c
 8007f94:	ecbd 8b04 	vpop	{d8-d9}
 8007f98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f9c:	4b8b      	ldr	r3, [pc, #556]	; (80081cc <_dtoa_r+0x2dc>)
 8007f9e:	9301      	str	r3, [sp, #4]
 8007fa0:	3303      	adds	r3, #3
 8007fa2:	e7f3      	b.n	8007f8c <_dtoa_r+0x9c>
 8007fa4:	2200      	movs	r2, #0
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	4650      	mov	r0, sl
 8007faa:	4659      	mov	r1, fp
 8007fac:	f7f8 fd9c 	bl	8000ae8 <__aeabi_dcmpeq>
 8007fb0:	ec4b ab19 	vmov	d9, sl, fp
 8007fb4:	4680      	mov	r8, r0
 8007fb6:	b158      	cbz	r0, 8007fd0 <_dtoa_r+0xe0>
 8007fb8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007fba:	2301      	movs	r3, #1
 8007fbc:	6013      	str	r3, [r2, #0]
 8007fbe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	f000 856b 	beq.w	8008a9c <_dtoa_r+0xbac>
 8007fc6:	4883      	ldr	r0, [pc, #524]	; (80081d4 <_dtoa_r+0x2e4>)
 8007fc8:	6018      	str	r0, [r3, #0]
 8007fca:	1e43      	subs	r3, r0, #1
 8007fcc:	9301      	str	r3, [sp, #4]
 8007fce:	e7df      	b.n	8007f90 <_dtoa_r+0xa0>
 8007fd0:	ec4b ab10 	vmov	d0, sl, fp
 8007fd4:	aa10      	add	r2, sp, #64	; 0x40
 8007fd6:	a911      	add	r1, sp, #68	; 0x44
 8007fd8:	4620      	mov	r0, r4
 8007fda:	f001 ff1f 	bl	8009e1c <__d2b>
 8007fde:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007fe2:	ee08 0a10 	vmov	s16, r0
 8007fe6:	2d00      	cmp	r5, #0
 8007fe8:	f000 8084 	beq.w	80080f4 <_dtoa_r+0x204>
 8007fec:	ee19 3a90 	vmov	r3, s19
 8007ff0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ff4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007ff8:	4656      	mov	r6, sl
 8007ffa:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007ffe:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008002:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008006:	4b74      	ldr	r3, [pc, #464]	; (80081d8 <_dtoa_r+0x2e8>)
 8008008:	2200      	movs	r2, #0
 800800a:	4630      	mov	r0, r6
 800800c:	4639      	mov	r1, r7
 800800e:	f7f8 f94b 	bl	80002a8 <__aeabi_dsub>
 8008012:	a365      	add	r3, pc, #404	; (adr r3, 80081a8 <_dtoa_r+0x2b8>)
 8008014:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008018:	f7f8 fafe 	bl	8000618 <__aeabi_dmul>
 800801c:	a364      	add	r3, pc, #400	; (adr r3, 80081b0 <_dtoa_r+0x2c0>)
 800801e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008022:	f7f8 f943 	bl	80002ac <__adddf3>
 8008026:	4606      	mov	r6, r0
 8008028:	4628      	mov	r0, r5
 800802a:	460f      	mov	r7, r1
 800802c:	f7f8 fa8a 	bl	8000544 <__aeabi_i2d>
 8008030:	a361      	add	r3, pc, #388	; (adr r3, 80081b8 <_dtoa_r+0x2c8>)
 8008032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008036:	f7f8 faef 	bl	8000618 <__aeabi_dmul>
 800803a:	4602      	mov	r2, r0
 800803c:	460b      	mov	r3, r1
 800803e:	4630      	mov	r0, r6
 8008040:	4639      	mov	r1, r7
 8008042:	f7f8 f933 	bl	80002ac <__adddf3>
 8008046:	4606      	mov	r6, r0
 8008048:	460f      	mov	r7, r1
 800804a:	f7f8 fd95 	bl	8000b78 <__aeabi_d2iz>
 800804e:	2200      	movs	r2, #0
 8008050:	9000      	str	r0, [sp, #0]
 8008052:	2300      	movs	r3, #0
 8008054:	4630      	mov	r0, r6
 8008056:	4639      	mov	r1, r7
 8008058:	f7f8 fd50 	bl	8000afc <__aeabi_dcmplt>
 800805c:	b150      	cbz	r0, 8008074 <_dtoa_r+0x184>
 800805e:	9800      	ldr	r0, [sp, #0]
 8008060:	f7f8 fa70 	bl	8000544 <__aeabi_i2d>
 8008064:	4632      	mov	r2, r6
 8008066:	463b      	mov	r3, r7
 8008068:	f7f8 fd3e 	bl	8000ae8 <__aeabi_dcmpeq>
 800806c:	b910      	cbnz	r0, 8008074 <_dtoa_r+0x184>
 800806e:	9b00      	ldr	r3, [sp, #0]
 8008070:	3b01      	subs	r3, #1
 8008072:	9300      	str	r3, [sp, #0]
 8008074:	9b00      	ldr	r3, [sp, #0]
 8008076:	2b16      	cmp	r3, #22
 8008078:	d85a      	bhi.n	8008130 <_dtoa_r+0x240>
 800807a:	9a00      	ldr	r2, [sp, #0]
 800807c:	4b57      	ldr	r3, [pc, #348]	; (80081dc <_dtoa_r+0x2ec>)
 800807e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008086:	ec51 0b19 	vmov	r0, r1, d9
 800808a:	f7f8 fd37 	bl	8000afc <__aeabi_dcmplt>
 800808e:	2800      	cmp	r0, #0
 8008090:	d050      	beq.n	8008134 <_dtoa_r+0x244>
 8008092:	9b00      	ldr	r3, [sp, #0]
 8008094:	3b01      	subs	r3, #1
 8008096:	9300      	str	r3, [sp, #0]
 8008098:	2300      	movs	r3, #0
 800809a:	930b      	str	r3, [sp, #44]	; 0x2c
 800809c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800809e:	1b5d      	subs	r5, r3, r5
 80080a0:	1e6b      	subs	r3, r5, #1
 80080a2:	9305      	str	r3, [sp, #20]
 80080a4:	bf45      	ittet	mi
 80080a6:	f1c5 0301 	rsbmi	r3, r5, #1
 80080aa:	9304      	strmi	r3, [sp, #16]
 80080ac:	2300      	movpl	r3, #0
 80080ae:	2300      	movmi	r3, #0
 80080b0:	bf4c      	ite	mi
 80080b2:	9305      	strmi	r3, [sp, #20]
 80080b4:	9304      	strpl	r3, [sp, #16]
 80080b6:	9b00      	ldr	r3, [sp, #0]
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	db3d      	blt.n	8008138 <_dtoa_r+0x248>
 80080bc:	9b05      	ldr	r3, [sp, #20]
 80080be:	9a00      	ldr	r2, [sp, #0]
 80080c0:	920a      	str	r2, [sp, #40]	; 0x28
 80080c2:	4413      	add	r3, r2
 80080c4:	9305      	str	r3, [sp, #20]
 80080c6:	2300      	movs	r3, #0
 80080c8:	9307      	str	r3, [sp, #28]
 80080ca:	9b06      	ldr	r3, [sp, #24]
 80080cc:	2b09      	cmp	r3, #9
 80080ce:	f200 8089 	bhi.w	80081e4 <_dtoa_r+0x2f4>
 80080d2:	2b05      	cmp	r3, #5
 80080d4:	bfc4      	itt	gt
 80080d6:	3b04      	subgt	r3, #4
 80080d8:	9306      	strgt	r3, [sp, #24]
 80080da:	9b06      	ldr	r3, [sp, #24]
 80080dc:	f1a3 0302 	sub.w	r3, r3, #2
 80080e0:	bfcc      	ite	gt
 80080e2:	2500      	movgt	r5, #0
 80080e4:	2501      	movle	r5, #1
 80080e6:	2b03      	cmp	r3, #3
 80080e8:	f200 8087 	bhi.w	80081fa <_dtoa_r+0x30a>
 80080ec:	e8df f003 	tbb	[pc, r3]
 80080f0:	59383a2d 	.word	0x59383a2d
 80080f4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80080f8:	441d      	add	r5, r3
 80080fa:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80080fe:	2b20      	cmp	r3, #32
 8008100:	bfc1      	itttt	gt
 8008102:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008106:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800810a:	fa0b f303 	lslgt.w	r3, fp, r3
 800810e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008112:	bfda      	itte	le
 8008114:	f1c3 0320 	rsble	r3, r3, #32
 8008118:	fa06 f003 	lslle.w	r0, r6, r3
 800811c:	4318      	orrgt	r0, r3
 800811e:	f7f8 fa01 	bl	8000524 <__aeabi_ui2d>
 8008122:	2301      	movs	r3, #1
 8008124:	4606      	mov	r6, r0
 8008126:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800812a:	3d01      	subs	r5, #1
 800812c:	930e      	str	r3, [sp, #56]	; 0x38
 800812e:	e76a      	b.n	8008006 <_dtoa_r+0x116>
 8008130:	2301      	movs	r3, #1
 8008132:	e7b2      	b.n	800809a <_dtoa_r+0x1aa>
 8008134:	900b      	str	r0, [sp, #44]	; 0x2c
 8008136:	e7b1      	b.n	800809c <_dtoa_r+0x1ac>
 8008138:	9b04      	ldr	r3, [sp, #16]
 800813a:	9a00      	ldr	r2, [sp, #0]
 800813c:	1a9b      	subs	r3, r3, r2
 800813e:	9304      	str	r3, [sp, #16]
 8008140:	4253      	negs	r3, r2
 8008142:	9307      	str	r3, [sp, #28]
 8008144:	2300      	movs	r3, #0
 8008146:	930a      	str	r3, [sp, #40]	; 0x28
 8008148:	e7bf      	b.n	80080ca <_dtoa_r+0x1da>
 800814a:	2300      	movs	r3, #0
 800814c:	9308      	str	r3, [sp, #32]
 800814e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008150:	2b00      	cmp	r3, #0
 8008152:	dc55      	bgt.n	8008200 <_dtoa_r+0x310>
 8008154:	2301      	movs	r3, #1
 8008156:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800815a:	461a      	mov	r2, r3
 800815c:	9209      	str	r2, [sp, #36]	; 0x24
 800815e:	e00c      	b.n	800817a <_dtoa_r+0x28a>
 8008160:	2301      	movs	r3, #1
 8008162:	e7f3      	b.n	800814c <_dtoa_r+0x25c>
 8008164:	2300      	movs	r3, #0
 8008166:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008168:	9308      	str	r3, [sp, #32]
 800816a:	9b00      	ldr	r3, [sp, #0]
 800816c:	4413      	add	r3, r2
 800816e:	9302      	str	r3, [sp, #8]
 8008170:	3301      	adds	r3, #1
 8008172:	2b01      	cmp	r3, #1
 8008174:	9303      	str	r3, [sp, #12]
 8008176:	bfb8      	it	lt
 8008178:	2301      	movlt	r3, #1
 800817a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800817c:	2200      	movs	r2, #0
 800817e:	6042      	str	r2, [r0, #4]
 8008180:	2204      	movs	r2, #4
 8008182:	f102 0614 	add.w	r6, r2, #20
 8008186:	429e      	cmp	r6, r3
 8008188:	6841      	ldr	r1, [r0, #4]
 800818a:	d93d      	bls.n	8008208 <_dtoa_r+0x318>
 800818c:	4620      	mov	r0, r4
 800818e:	f001 fa57 	bl	8009640 <_Balloc>
 8008192:	9001      	str	r0, [sp, #4]
 8008194:	2800      	cmp	r0, #0
 8008196:	d13b      	bne.n	8008210 <_dtoa_r+0x320>
 8008198:	4b11      	ldr	r3, [pc, #68]	; (80081e0 <_dtoa_r+0x2f0>)
 800819a:	4602      	mov	r2, r0
 800819c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80081a0:	e6c0      	b.n	8007f24 <_dtoa_r+0x34>
 80081a2:	2301      	movs	r3, #1
 80081a4:	e7df      	b.n	8008166 <_dtoa_r+0x276>
 80081a6:	bf00      	nop
 80081a8:	636f4361 	.word	0x636f4361
 80081ac:	3fd287a7 	.word	0x3fd287a7
 80081b0:	8b60c8b3 	.word	0x8b60c8b3
 80081b4:	3fc68a28 	.word	0x3fc68a28
 80081b8:	509f79fb 	.word	0x509f79fb
 80081bc:	3fd34413 	.word	0x3fd34413
 80081c0:	0800acc6 	.word	0x0800acc6
 80081c4:	0800acdd 	.word	0x0800acdd
 80081c8:	7ff00000 	.word	0x7ff00000
 80081cc:	0800acc2 	.word	0x0800acc2
 80081d0:	0800acb9 	.word	0x0800acb9
 80081d4:	0800ab39 	.word	0x0800ab39
 80081d8:	3ff80000 	.word	0x3ff80000
 80081dc:	0800aeb0 	.word	0x0800aeb0
 80081e0:	0800ad38 	.word	0x0800ad38
 80081e4:	2501      	movs	r5, #1
 80081e6:	2300      	movs	r3, #0
 80081e8:	9306      	str	r3, [sp, #24]
 80081ea:	9508      	str	r5, [sp, #32]
 80081ec:	f04f 33ff 	mov.w	r3, #4294967295
 80081f0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80081f4:	2200      	movs	r2, #0
 80081f6:	2312      	movs	r3, #18
 80081f8:	e7b0      	b.n	800815c <_dtoa_r+0x26c>
 80081fa:	2301      	movs	r3, #1
 80081fc:	9308      	str	r3, [sp, #32]
 80081fe:	e7f5      	b.n	80081ec <_dtoa_r+0x2fc>
 8008200:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008202:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008206:	e7b8      	b.n	800817a <_dtoa_r+0x28a>
 8008208:	3101      	adds	r1, #1
 800820a:	6041      	str	r1, [r0, #4]
 800820c:	0052      	lsls	r2, r2, #1
 800820e:	e7b8      	b.n	8008182 <_dtoa_r+0x292>
 8008210:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008212:	9a01      	ldr	r2, [sp, #4]
 8008214:	601a      	str	r2, [r3, #0]
 8008216:	9b03      	ldr	r3, [sp, #12]
 8008218:	2b0e      	cmp	r3, #14
 800821a:	f200 809d 	bhi.w	8008358 <_dtoa_r+0x468>
 800821e:	2d00      	cmp	r5, #0
 8008220:	f000 809a 	beq.w	8008358 <_dtoa_r+0x468>
 8008224:	9b00      	ldr	r3, [sp, #0]
 8008226:	2b00      	cmp	r3, #0
 8008228:	dd32      	ble.n	8008290 <_dtoa_r+0x3a0>
 800822a:	4ab7      	ldr	r2, [pc, #732]	; (8008508 <_dtoa_r+0x618>)
 800822c:	f003 030f 	and.w	r3, r3, #15
 8008230:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008234:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008238:	9b00      	ldr	r3, [sp, #0]
 800823a:	05d8      	lsls	r0, r3, #23
 800823c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008240:	d516      	bpl.n	8008270 <_dtoa_r+0x380>
 8008242:	4bb2      	ldr	r3, [pc, #712]	; (800850c <_dtoa_r+0x61c>)
 8008244:	ec51 0b19 	vmov	r0, r1, d9
 8008248:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800824c:	f7f8 fb0e 	bl	800086c <__aeabi_ddiv>
 8008250:	f007 070f 	and.w	r7, r7, #15
 8008254:	4682      	mov	sl, r0
 8008256:	468b      	mov	fp, r1
 8008258:	2503      	movs	r5, #3
 800825a:	4eac      	ldr	r6, [pc, #688]	; (800850c <_dtoa_r+0x61c>)
 800825c:	b957      	cbnz	r7, 8008274 <_dtoa_r+0x384>
 800825e:	4642      	mov	r2, r8
 8008260:	464b      	mov	r3, r9
 8008262:	4650      	mov	r0, sl
 8008264:	4659      	mov	r1, fp
 8008266:	f7f8 fb01 	bl	800086c <__aeabi_ddiv>
 800826a:	4682      	mov	sl, r0
 800826c:	468b      	mov	fp, r1
 800826e:	e028      	b.n	80082c2 <_dtoa_r+0x3d2>
 8008270:	2502      	movs	r5, #2
 8008272:	e7f2      	b.n	800825a <_dtoa_r+0x36a>
 8008274:	07f9      	lsls	r1, r7, #31
 8008276:	d508      	bpl.n	800828a <_dtoa_r+0x39a>
 8008278:	4640      	mov	r0, r8
 800827a:	4649      	mov	r1, r9
 800827c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008280:	f7f8 f9ca 	bl	8000618 <__aeabi_dmul>
 8008284:	3501      	adds	r5, #1
 8008286:	4680      	mov	r8, r0
 8008288:	4689      	mov	r9, r1
 800828a:	107f      	asrs	r7, r7, #1
 800828c:	3608      	adds	r6, #8
 800828e:	e7e5      	b.n	800825c <_dtoa_r+0x36c>
 8008290:	f000 809b 	beq.w	80083ca <_dtoa_r+0x4da>
 8008294:	9b00      	ldr	r3, [sp, #0]
 8008296:	4f9d      	ldr	r7, [pc, #628]	; (800850c <_dtoa_r+0x61c>)
 8008298:	425e      	negs	r6, r3
 800829a:	4b9b      	ldr	r3, [pc, #620]	; (8008508 <_dtoa_r+0x618>)
 800829c:	f006 020f 	and.w	r2, r6, #15
 80082a0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082a8:	ec51 0b19 	vmov	r0, r1, d9
 80082ac:	f7f8 f9b4 	bl	8000618 <__aeabi_dmul>
 80082b0:	1136      	asrs	r6, r6, #4
 80082b2:	4682      	mov	sl, r0
 80082b4:	468b      	mov	fp, r1
 80082b6:	2300      	movs	r3, #0
 80082b8:	2502      	movs	r5, #2
 80082ba:	2e00      	cmp	r6, #0
 80082bc:	d17a      	bne.n	80083b4 <_dtoa_r+0x4c4>
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d1d3      	bne.n	800826a <_dtoa_r+0x37a>
 80082c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	f000 8082 	beq.w	80083ce <_dtoa_r+0x4de>
 80082ca:	4b91      	ldr	r3, [pc, #580]	; (8008510 <_dtoa_r+0x620>)
 80082cc:	2200      	movs	r2, #0
 80082ce:	4650      	mov	r0, sl
 80082d0:	4659      	mov	r1, fp
 80082d2:	f7f8 fc13 	bl	8000afc <__aeabi_dcmplt>
 80082d6:	2800      	cmp	r0, #0
 80082d8:	d079      	beq.n	80083ce <_dtoa_r+0x4de>
 80082da:	9b03      	ldr	r3, [sp, #12]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d076      	beq.n	80083ce <_dtoa_r+0x4de>
 80082e0:	9b02      	ldr	r3, [sp, #8]
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	dd36      	ble.n	8008354 <_dtoa_r+0x464>
 80082e6:	9b00      	ldr	r3, [sp, #0]
 80082e8:	4650      	mov	r0, sl
 80082ea:	4659      	mov	r1, fp
 80082ec:	1e5f      	subs	r7, r3, #1
 80082ee:	2200      	movs	r2, #0
 80082f0:	4b88      	ldr	r3, [pc, #544]	; (8008514 <_dtoa_r+0x624>)
 80082f2:	f7f8 f991 	bl	8000618 <__aeabi_dmul>
 80082f6:	9e02      	ldr	r6, [sp, #8]
 80082f8:	4682      	mov	sl, r0
 80082fa:	468b      	mov	fp, r1
 80082fc:	3501      	adds	r5, #1
 80082fe:	4628      	mov	r0, r5
 8008300:	f7f8 f920 	bl	8000544 <__aeabi_i2d>
 8008304:	4652      	mov	r2, sl
 8008306:	465b      	mov	r3, fp
 8008308:	f7f8 f986 	bl	8000618 <__aeabi_dmul>
 800830c:	4b82      	ldr	r3, [pc, #520]	; (8008518 <_dtoa_r+0x628>)
 800830e:	2200      	movs	r2, #0
 8008310:	f7f7 ffcc 	bl	80002ac <__adddf3>
 8008314:	46d0      	mov	r8, sl
 8008316:	46d9      	mov	r9, fp
 8008318:	4682      	mov	sl, r0
 800831a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800831e:	2e00      	cmp	r6, #0
 8008320:	d158      	bne.n	80083d4 <_dtoa_r+0x4e4>
 8008322:	4b7e      	ldr	r3, [pc, #504]	; (800851c <_dtoa_r+0x62c>)
 8008324:	2200      	movs	r2, #0
 8008326:	4640      	mov	r0, r8
 8008328:	4649      	mov	r1, r9
 800832a:	f7f7 ffbd 	bl	80002a8 <__aeabi_dsub>
 800832e:	4652      	mov	r2, sl
 8008330:	465b      	mov	r3, fp
 8008332:	4680      	mov	r8, r0
 8008334:	4689      	mov	r9, r1
 8008336:	f7f8 fbff 	bl	8000b38 <__aeabi_dcmpgt>
 800833a:	2800      	cmp	r0, #0
 800833c:	f040 8295 	bne.w	800886a <_dtoa_r+0x97a>
 8008340:	4652      	mov	r2, sl
 8008342:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008346:	4640      	mov	r0, r8
 8008348:	4649      	mov	r1, r9
 800834a:	f7f8 fbd7 	bl	8000afc <__aeabi_dcmplt>
 800834e:	2800      	cmp	r0, #0
 8008350:	f040 8289 	bne.w	8008866 <_dtoa_r+0x976>
 8008354:	ec5b ab19 	vmov	sl, fp, d9
 8008358:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800835a:	2b00      	cmp	r3, #0
 800835c:	f2c0 8148 	blt.w	80085f0 <_dtoa_r+0x700>
 8008360:	9a00      	ldr	r2, [sp, #0]
 8008362:	2a0e      	cmp	r2, #14
 8008364:	f300 8144 	bgt.w	80085f0 <_dtoa_r+0x700>
 8008368:	4b67      	ldr	r3, [pc, #412]	; (8008508 <_dtoa_r+0x618>)
 800836a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800836e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008372:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008374:	2b00      	cmp	r3, #0
 8008376:	f280 80d5 	bge.w	8008524 <_dtoa_r+0x634>
 800837a:	9b03      	ldr	r3, [sp, #12]
 800837c:	2b00      	cmp	r3, #0
 800837e:	f300 80d1 	bgt.w	8008524 <_dtoa_r+0x634>
 8008382:	f040 826f 	bne.w	8008864 <_dtoa_r+0x974>
 8008386:	4b65      	ldr	r3, [pc, #404]	; (800851c <_dtoa_r+0x62c>)
 8008388:	2200      	movs	r2, #0
 800838a:	4640      	mov	r0, r8
 800838c:	4649      	mov	r1, r9
 800838e:	f7f8 f943 	bl	8000618 <__aeabi_dmul>
 8008392:	4652      	mov	r2, sl
 8008394:	465b      	mov	r3, fp
 8008396:	f7f8 fbc5 	bl	8000b24 <__aeabi_dcmpge>
 800839a:	9e03      	ldr	r6, [sp, #12]
 800839c:	4637      	mov	r7, r6
 800839e:	2800      	cmp	r0, #0
 80083a0:	f040 8245 	bne.w	800882e <_dtoa_r+0x93e>
 80083a4:	9d01      	ldr	r5, [sp, #4]
 80083a6:	2331      	movs	r3, #49	; 0x31
 80083a8:	f805 3b01 	strb.w	r3, [r5], #1
 80083ac:	9b00      	ldr	r3, [sp, #0]
 80083ae:	3301      	adds	r3, #1
 80083b0:	9300      	str	r3, [sp, #0]
 80083b2:	e240      	b.n	8008836 <_dtoa_r+0x946>
 80083b4:	07f2      	lsls	r2, r6, #31
 80083b6:	d505      	bpl.n	80083c4 <_dtoa_r+0x4d4>
 80083b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083bc:	f7f8 f92c 	bl	8000618 <__aeabi_dmul>
 80083c0:	3501      	adds	r5, #1
 80083c2:	2301      	movs	r3, #1
 80083c4:	1076      	asrs	r6, r6, #1
 80083c6:	3708      	adds	r7, #8
 80083c8:	e777      	b.n	80082ba <_dtoa_r+0x3ca>
 80083ca:	2502      	movs	r5, #2
 80083cc:	e779      	b.n	80082c2 <_dtoa_r+0x3d2>
 80083ce:	9f00      	ldr	r7, [sp, #0]
 80083d0:	9e03      	ldr	r6, [sp, #12]
 80083d2:	e794      	b.n	80082fe <_dtoa_r+0x40e>
 80083d4:	9901      	ldr	r1, [sp, #4]
 80083d6:	4b4c      	ldr	r3, [pc, #304]	; (8008508 <_dtoa_r+0x618>)
 80083d8:	4431      	add	r1, r6
 80083da:	910d      	str	r1, [sp, #52]	; 0x34
 80083dc:	9908      	ldr	r1, [sp, #32]
 80083de:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80083e2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80083e6:	2900      	cmp	r1, #0
 80083e8:	d043      	beq.n	8008472 <_dtoa_r+0x582>
 80083ea:	494d      	ldr	r1, [pc, #308]	; (8008520 <_dtoa_r+0x630>)
 80083ec:	2000      	movs	r0, #0
 80083ee:	f7f8 fa3d 	bl	800086c <__aeabi_ddiv>
 80083f2:	4652      	mov	r2, sl
 80083f4:	465b      	mov	r3, fp
 80083f6:	f7f7 ff57 	bl	80002a8 <__aeabi_dsub>
 80083fa:	9d01      	ldr	r5, [sp, #4]
 80083fc:	4682      	mov	sl, r0
 80083fe:	468b      	mov	fp, r1
 8008400:	4649      	mov	r1, r9
 8008402:	4640      	mov	r0, r8
 8008404:	f7f8 fbb8 	bl	8000b78 <__aeabi_d2iz>
 8008408:	4606      	mov	r6, r0
 800840a:	f7f8 f89b 	bl	8000544 <__aeabi_i2d>
 800840e:	4602      	mov	r2, r0
 8008410:	460b      	mov	r3, r1
 8008412:	4640      	mov	r0, r8
 8008414:	4649      	mov	r1, r9
 8008416:	f7f7 ff47 	bl	80002a8 <__aeabi_dsub>
 800841a:	3630      	adds	r6, #48	; 0x30
 800841c:	f805 6b01 	strb.w	r6, [r5], #1
 8008420:	4652      	mov	r2, sl
 8008422:	465b      	mov	r3, fp
 8008424:	4680      	mov	r8, r0
 8008426:	4689      	mov	r9, r1
 8008428:	f7f8 fb68 	bl	8000afc <__aeabi_dcmplt>
 800842c:	2800      	cmp	r0, #0
 800842e:	d163      	bne.n	80084f8 <_dtoa_r+0x608>
 8008430:	4642      	mov	r2, r8
 8008432:	464b      	mov	r3, r9
 8008434:	4936      	ldr	r1, [pc, #216]	; (8008510 <_dtoa_r+0x620>)
 8008436:	2000      	movs	r0, #0
 8008438:	f7f7 ff36 	bl	80002a8 <__aeabi_dsub>
 800843c:	4652      	mov	r2, sl
 800843e:	465b      	mov	r3, fp
 8008440:	f7f8 fb5c 	bl	8000afc <__aeabi_dcmplt>
 8008444:	2800      	cmp	r0, #0
 8008446:	f040 80b5 	bne.w	80085b4 <_dtoa_r+0x6c4>
 800844a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800844c:	429d      	cmp	r5, r3
 800844e:	d081      	beq.n	8008354 <_dtoa_r+0x464>
 8008450:	4b30      	ldr	r3, [pc, #192]	; (8008514 <_dtoa_r+0x624>)
 8008452:	2200      	movs	r2, #0
 8008454:	4650      	mov	r0, sl
 8008456:	4659      	mov	r1, fp
 8008458:	f7f8 f8de 	bl	8000618 <__aeabi_dmul>
 800845c:	4b2d      	ldr	r3, [pc, #180]	; (8008514 <_dtoa_r+0x624>)
 800845e:	4682      	mov	sl, r0
 8008460:	468b      	mov	fp, r1
 8008462:	4640      	mov	r0, r8
 8008464:	4649      	mov	r1, r9
 8008466:	2200      	movs	r2, #0
 8008468:	f7f8 f8d6 	bl	8000618 <__aeabi_dmul>
 800846c:	4680      	mov	r8, r0
 800846e:	4689      	mov	r9, r1
 8008470:	e7c6      	b.n	8008400 <_dtoa_r+0x510>
 8008472:	4650      	mov	r0, sl
 8008474:	4659      	mov	r1, fp
 8008476:	f7f8 f8cf 	bl	8000618 <__aeabi_dmul>
 800847a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800847c:	9d01      	ldr	r5, [sp, #4]
 800847e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008480:	4682      	mov	sl, r0
 8008482:	468b      	mov	fp, r1
 8008484:	4649      	mov	r1, r9
 8008486:	4640      	mov	r0, r8
 8008488:	f7f8 fb76 	bl	8000b78 <__aeabi_d2iz>
 800848c:	4606      	mov	r6, r0
 800848e:	f7f8 f859 	bl	8000544 <__aeabi_i2d>
 8008492:	3630      	adds	r6, #48	; 0x30
 8008494:	4602      	mov	r2, r0
 8008496:	460b      	mov	r3, r1
 8008498:	4640      	mov	r0, r8
 800849a:	4649      	mov	r1, r9
 800849c:	f7f7 ff04 	bl	80002a8 <__aeabi_dsub>
 80084a0:	f805 6b01 	strb.w	r6, [r5], #1
 80084a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084a6:	429d      	cmp	r5, r3
 80084a8:	4680      	mov	r8, r0
 80084aa:	4689      	mov	r9, r1
 80084ac:	f04f 0200 	mov.w	r2, #0
 80084b0:	d124      	bne.n	80084fc <_dtoa_r+0x60c>
 80084b2:	4b1b      	ldr	r3, [pc, #108]	; (8008520 <_dtoa_r+0x630>)
 80084b4:	4650      	mov	r0, sl
 80084b6:	4659      	mov	r1, fp
 80084b8:	f7f7 fef8 	bl	80002ac <__adddf3>
 80084bc:	4602      	mov	r2, r0
 80084be:	460b      	mov	r3, r1
 80084c0:	4640      	mov	r0, r8
 80084c2:	4649      	mov	r1, r9
 80084c4:	f7f8 fb38 	bl	8000b38 <__aeabi_dcmpgt>
 80084c8:	2800      	cmp	r0, #0
 80084ca:	d173      	bne.n	80085b4 <_dtoa_r+0x6c4>
 80084cc:	4652      	mov	r2, sl
 80084ce:	465b      	mov	r3, fp
 80084d0:	4913      	ldr	r1, [pc, #76]	; (8008520 <_dtoa_r+0x630>)
 80084d2:	2000      	movs	r0, #0
 80084d4:	f7f7 fee8 	bl	80002a8 <__aeabi_dsub>
 80084d8:	4602      	mov	r2, r0
 80084da:	460b      	mov	r3, r1
 80084dc:	4640      	mov	r0, r8
 80084de:	4649      	mov	r1, r9
 80084e0:	f7f8 fb0c 	bl	8000afc <__aeabi_dcmplt>
 80084e4:	2800      	cmp	r0, #0
 80084e6:	f43f af35 	beq.w	8008354 <_dtoa_r+0x464>
 80084ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80084ec:	1e6b      	subs	r3, r5, #1
 80084ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80084f0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80084f4:	2b30      	cmp	r3, #48	; 0x30
 80084f6:	d0f8      	beq.n	80084ea <_dtoa_r+0x5fa>
 80084f8:	9700      	str	r7, [sp, #0]
 80084fa:	e049      	b.n	8008590 <_dtoa_r+0x6a0>
 80084fc:	4b05      	ldr	r3, [pc, #20]	; (8008514 <_dtoa_r+0x624>)
 80084fe:	f7f8 f88b 	bl	8000618 <__aeabi_dmul>
 8008502:	4680      	mov	r8, r0
 8008504:	4689      	mov	r9, r1
 8008506:	e7bd      	b.n	8008484 <_dtoa_r+0x594>
 8008508:	0800aeb0 	.word	0x0800aeb0
 800850c:	0800ae88 	.word	0x0800ae88
 8008510:	3ff00000 	.word	0x3ff00000
 8008514:	40240000 	.word	0x40240000
 8008518:	401c0000 	.word	0x401c0000
 800851c:	40140000 	.word	0x40140000
 8008520:	3fe00000 	.word	0x3fe00000
 8008524:	9d01      	ldr	r5, [sp, #4]
 8008526:	4656      	mov	r6, sl
 8008528:	465f      	mov	r7, fp
 800852a:	4642      	mov	r2, r8
 800852c:	464b      	mov	r3, r9
 800852e:	4630      	mov	r0, r6
 8008530:	4639      	mov	r1, r7
 8008532:	f7f8 f99b 	bl	800086c <__aeabi_ddiv>
 8008536:	f7f8 fb1f 	bl	8000b78 <__aeabi_d2iz>
 800853a:	4682      	mov	sl, r0
 800853c:	f7f8 f802 	bl	8000544 <__aeabi_i2d>
 8008540:	4642      	mov	r2, r8
 8008542:	464b      	mov	r3, r9
 8008544:	f7f8 f868 	bl	8000618 <__aeabi_dmul>
 8008548:	4602      	mov	r2, r0
 800854a:	460b      	mov	r3, r1
 800854c:	4630      	mov	r0, r6
 800854e:	4639      	mov	r1, r7
 8008550:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008554:	f7f7 fea8 	bl	80002a8 <__aeabi_dsub>
 8008558:	f805 6b01 	strb.w	r6, [r5], #1
 800855c:	9e01      	ldr	r6, [sp, #4]
 800855e:	9f03      	ldr	r7, [sp, #12]
 8008560:	1bae      	subs	r6, r5, r6
 8008562:	42b7      	cmp	r7, r6
 8008564:	4602      	mov	r2, r0
 8008566:	460b      	mov	r3, r1
 8008568:	d135      	bne.n	80085d6 <_dtoa_r+0x6e6>
 800856a:	f7f7 fe9f 	bl	80002ac <__adddf3>
 800856e:	4642      	mov	r2, r8
 8008570:	464b      	mov	r3, r9
 8008572:	4606      	mov	r6, r0
 8008574:	460f      	mov	r7, r1
 8008576:	f7f8 fadf 	bl	8000b38 <__aeabi_dcmpgt>
 800857a:	b9d0      	cbnz	r0, 80085b2 <_dtoa_r+0x6c2>
 800857c:	4642      	mov	r2, r8
 800857e:	464b      	mov	r3, r9
 8008580:	4630      	mov	r0, r6
 8008582:	4639      	mov	r1, r7
 8008584:	f7f8 fab0 	bl	8000ae8 <__aeabi_dcmpeq>
 8008588:	b110      	cbz	r0, 8008590 <_dtoa_r+0x6a0>
 800858a:	f01a 0f01 	tst.w	sl, #1
 800858e:	d110      	bne.n	80085b2 <_dtoa_r+0x6c2>
 8008590:	4620      	mov	r0, r4
 8008592:	ee18 1a10 	vmov	r1, s16
 8008596:	f001 f893 	bl	80096c0 <_Bfree>
 800859a:	2300      	movs	r3, #0
 800859c:	9800      	ldr	r0, [sp, #0]
 800859e:	702b      	strb	r3, [r5, #0]
 80085a0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80085a2:	3001      	adds	r0, #1
 80085a4:	6018      	str	r0, [r3, #0]
 80085a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	f43f acf1 	beq.w	8007f90 <_dtoa_r+0xa0>
 80085ae:	601d      	str	r5, [r3, #0]
 80085b0:	e4ee      	b.n	8007f90 <_dtoa_r+0xa0>
 80085b2:	9f00      	ldr	r7, [sp, #0]
 80085b4:	462b      	mov	r3, r5
 80085b6:	461d      	mov	r5, r3
 80085b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80085bc:	2a39      	cmp	r2, #57	; 0x39
 80085be:	d106      	bne.n	80085ce <_dtoa_r+0x6de>
 80085c0:	9a01      	ldr	r2, [sp, #4]
 80085c2:	429a      	cmp	r2, r3
 80085c4:	d1f7      	bne.n	80085b6 <_dtoa_r+0x6c6>
 80085c6:	9901      	ldr	r1, [sp, #4]
 80085c8:	2230      	movs	r2, #48	; 0x30
 80085ca:	3701      	adds	r7, #1
 80085cc:	700a      	strb	r2, [r1, #0]
 80085ce:	781a      	ldrb	r2, [r3, #0]
 80085d0:	3201      	adds	r2, #1
 80085d2:	701a      	strb	r2, [r3, #0]
 80085d4:	e790      	b.n	80084f8 <_dtoa_r+0x608>
 80085d6:	4ba6      	ldr	r3, [pc, #664]	; (8008870 <_dtoa_r+0x980>)
 80085d8:	2200      	movs	r2, #0
 80085da:	f7f8 f81d 	bl	8000618 <__aeabi_dmul>
 80085de:	2200      	movs	r2, #0
 80085e0:	2300      	movs	r3, #0
 80085e2:	4606      	mov	r6, r0
 80085e4:	460f      	mov	r7, r1
 80085e6:	f7f8 fa7f 	bl	8000ae8 <__aeabi_dcmpeq>
 80085ea:	2800      	cmp	r0, #0
 80085ec:	d09d      	beq.n	800852a <_dtoa_r+0x63a>
 80085ee:	e7cf      	b.n	8008590 <_dtoa_r+0x6a0>
 80085f0:	9a08      	ldr	r2, [sp, #32]
 80085f2:	2a00      	cmp	r2, #0
 80085f4:	f000 80d7 	beq.w	80087a6 <_dtoa_r+0x8b6>
 80085f8:	9a06      	ldr	r2, [sp, #24]
 80085fa:	2a01      	cmp	r2, #1
 80085fc:	f300 80ba 	bgt.w	8008774 <_dtoa_r+0x884>
 8008600:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008602:	2a00      	cmp	r2, #0
 8008604:	f000 80b2 	beq.w	800876c <_dtoa_r+0x87c>
 8008608:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800860c:	9e07      	ldr	r6, [sp, #28]
 800860e:	9d04      	ldr	r5, [sp, #16]
 8008610:	9a04      	ldr	r2, [sp, #16]
 8008612:	441a      	add	r2, r3
 8008614:	9204      	str	r2, [sp, #16]
 8008616:	9a05      	ldr	r2, [sp, #20]
 8008618:	2101      	movs	r1, #1
 800861a:	441a      	add	r2, r3
 800861c:	4620      	mov	r0, r4
 800861e:	9205      	str	r2, [sp, #20]
 8008620:	f001 f950 	bl	80098c4 <__i2b>
 8008624:	4607      	mov	r7, r0
 8008626:	2d00      	cmp	r5, #0
 8008628:	dd0c      	ble.n	8008644 <_dtoa_r+0x754>
 800862a:	9b05      	ldr	r3, [sp, #20]
 800862c:	2b00      	cmp	r3, #0
 800862e:	dd09      	ble.n	8008644 <_dtoa_r+0x754>
 8008630:	42ab      	cmp	r3, r5
 8008632:	9a04      	ldr	r2, [sp, #16]
 8008634:	bfa8      	it	ge
 8008636:	462b      	movge	r3, r5
 8008638:	1ad2      	subs	r2, r2, r3
 800863a:	9204      	str	r2, [sp, #16]
 800863c:	9a05      	ldr	r2, [sp, #20]
 800863e:	1aed      	subs	r5, r5, r3
 8008640:	1ad3      	subs	r3, r2, r3
 8008642:	9305      	str	r3, [sp, #20]
 8008644:	9b07      	ldr	r3, [sp, #28]
 8008646:	b31b      	cbz	r3, 8008690 <_dtoa_r+0x7a0>
 8008648:	9b08      	ldr	r3, [sp, #32]
 800864a:	2b00      	cmp	r3, #0
 800864c:	f000 80af 	beq.w	80087ae <_dtoa_r+0x8be>
 8008650:	2e00      	cmp	r6, #0
 8008652:	dd13      	ble.n	800867c <_dtoa_r+0x78c>
 8008654:	4639      	mov	r1, r7
 8008656:	4632      	mov	r2, r6
 8008658:	4620      	mov	r0, r4
 800865a:	f001 f9f3 	bl	8009a44 <__pow5mult>
 800865e:	ee18 2a10 	vmov	r2, s16
 8008662:	4601      	mov	r1, r0
 8008664:	4607      	mov	r7, r0
 8008666:	4620      	mov	r0, r4
 8008668:	f001 f942 	bl	80098f0 <__multiply>
 800866c:	ee18 1a10 	vmov	r1, s16
 8008670:	4680      	mov	r8, r0
 8008672:	4620      	mov	r0, r4
 8008674:	f001 f824 	bl	80096c0 <_Bfree>
 8008678:	ee08 8a10 	vmov	s16, r8
 800867c:	9b07      	ldr	r3, [sp, #28]
 800867e:	1b9a      	subs	r2, r3, r6
 8008680:	d006      	beq.n	8008690 <_dtoa_r+0x7a0>
 8008682:	ee18 1a10 	vmov	r1, s16
 8008686:	4620      	mov	r0, r4
 8008688:	f001 f9dc 	bl	8009a44 <__pow5mult>
 800868c:	ee08 0a10 	vmov	s16, r0
 8008690:	2101      	movs	r1, #1
 8008692:	4620      	mov	r0, r4
 8008694:	f001 f916 	bl	80098c4 <__i2b>
 8008698:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800869a:	2b00      	cmp	r3, #0
 800869c:	4606      	mov	r6, r0
 800869e:	f340 8088 	ble.w	80087b2 <_dtoa_r+0x8c2>
 80086a2:	461a      	mov	r2, r3
 80086a4:	4601      	mov	r1, r0
 80086a6:	4620      	mov	r0, r4
 80086a8:	f001 f9cc 	bl	8009a44 <__pow5mult>
 80086ac:	9b06      	ldr	r3, [sp, #24]
 80086ae:	2b01      	cmp	r3, #1
 80086b0:	4606      	mov	r6, r0
 80086b2:	f340 8081 	ble.w	80087b8 <_dtoa_r+0x8c8>
 80086b6:	f04f 0800 	mov.w	r8, #0
 80086ba:	6933      	ldr	r3, [r6, #16]
 80086bc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80086c0:	6918      	ldr	r0, [r3, #16]
 80086c2:	f001 f8af 	bl	8009824 <__hi0bits>
 80086c6:	f1c0 0020 	rsb	r0, r0, #32
 80086ca:	9b05      	ldr	r3, [sp, #20]
 80086cc:	4418      	add	r0, r3
 80086ce:	f010 001f 	ands.w	r0, r0, #31
 80086d2:	f000 8092 	beq.w	80087fa <_dtoa_r+0x90a>
 80086d6:	f1c0 0320 	rsb	r3, r0, #32
 80086da:	2b04      	cmp	r3, #4
 80086dc:	f340 808a 	ble.w	80087f4 <_dtoa_r+0x904>
 80086e0:	f1c0 001c 	rsb	r0, r0, #28
 80086e4:	9b04      	ldr	r3, [sp, #16]
 80086e6:	4403      	add	r3, r0
 80086e8:	9304      	str	r3, [sp, #16]
 80086ea:	9b05      	ldr	r3, [sp, #20]
 80086ec:	4403      	add	r3, r0
 80086ee:	4405      	add	r5, r0
 80086f0:	9305      	str	r3, [sp, #20]
 80086f2:	9b04      	ldr	r3, [sp, #16]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	dd07      	ble.n	8008708 <_dtoa_r+0x818>
 80086f8:	ee18 1a10 	vmov	r1, s16
 80086fc:	461a      	mov	r2, r3
 80086fe:	4620      	mov	r0, r4
 8008700:	f001 f9fa 	bl	8009af8 <__lshift>
 8008704:	ee08 0a10 	vmov	s16, r0
 8008708:	9b05      	ldr	r3, [sp, #20]
 800870a:	2b00      	cmp	r3, #0
 800870c:	dd05      	ble.n	800871a <_dtoa_r+0x82a>
 800870e:	4631      	mov	r1, r6
 8008710:	461a      	mov	r2, r3
 8008712:	4620      	mov	r0, r4
 8008714:	f001 f9f0 	bl	8009af8 <__lshift>
 8008718:	4606      	mov	r6, r0
 800871a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800871c:	2b00      	cmp	r3, #0
 800871e:	d06e      	beq.n	80087fe <_dtoa_r+0x90e>
 8008720:	ee18 0a10 	vmov	r0, s16
 8008724:	4631      	mov	r1, r6
 8008726:	f001 fa57 	bl	8009bd8 <__mcmp>
 800872a:	2800      	cmp	r0, #0
 800872c:	da67      	bge.n	80087fe <_dtoa_r+0x90e>
 800872e:	9b00      	ldr	r3, [sp, #0]
 8008730:	3b01      	subs	r3, #1
 8008732:	ee18 1a10 	vmov	r1, s16
 8008736:	9300      	str	r3, [sp, #0]
 8008738:	220a      	movs	r2, #10
 800873a:	2300      	movs	r3, #0
 800873c:	4620      	mov	r0, r4
 800873e:	f000 ffe1 	bl	8009704 <__multadd>
 8008742:	9b08      	ldr	r3, [sp, #32]
 8008744:	ee08 0a10 	vmov	s16, r0
 8008748:	2b00      	cmp	r3, #0
 800874a:	f000 81b1 	beq.w	8008ab0 <_dtoa_r+0xbc0>
 800874e:	2300      	movs	r3, #0
 8008750:	4639      	mov	r1, r7
 8008752:	220a      	movs	r2, #10
 8008754:	4620      	mov	r0, r4
 8008756:	f000 ffd5 	bl	8009704 <__multadd>
 800875a:	9b02      	ldr	r3, [sp, #8]
 800875c:	2b00      	cmp	r3, #0
 800875e:	4607      	mov	r7, r0
 8008760:	f300 808e 	bgt.w	8008880 <_dtoa_r+0x990>
 8008764:	9b06      	ldr	r3, [sp, #24]
 8008766:	2b02      	cmp	r3, #2
 8008768:	dc51      	bgt.n	800880e <_dtoa_r+0x91e>
 800876a:	e089      	b.n	8008880 <_dtoa_r+0x990>
 800876c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800876e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008772:	e74b      	b.n	800860c <_dtoa_r+0x71c>
 8008774:	9b03      	ldr	r3, [sp, #12]
 8008776:	1e5e      	subs	r6, r3, #1
 8008778:	9b07      	ldr	r3, [sp, #28]
 800877a:	42b3      	cmp	r3, r6
 800877c:	bfbf      	itttt	lt
 800877e:	9b07      	ldrlt	r3, [sp, #28]
 8008780:	9607      	strlt	r6, [sp, #28]
 8008782:	1af2      	sublt	r2, r6, r3
 8008784:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8008786:	bfb6      	itet	lt
 8008788:	189b      	addlt	r3, r3, r2
 800878a:	1b9e      	subge	r6, r3, r6
 800878c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800878e:	9b03      	ldr	r3, [sp, #12]
 8008790:	bfb8      	it	lt
 8008792:	2600      	movlt	r6, #0
 8008794:	2b00      	cmp	r3, #0
 8008796:	bfb7      	itett	lt
 8008798:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800879c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80087a0:	1a9d      	sublt	r5, r3, r2
 80087a2:	2300      	movlt	r3, #0
 80087a4:	e734      	b.n	8008610 <_dtoa_r+0x720>
 80087a6:	9e07      	ldr	r6, [sp, #28]
 80087a8:	9d04      	ldr	r5, [sp, #16]
 80087aa:	9f08      	ldr	r7, [sp, #32]
 80087ac:	e73b      	b.n	8008626 <_dtoa_r+0x736>
 80087ae:	9a07      	ldr	r2, [sp, #28]
 80087b0:	e767      	b.n	8008682 <_dtoa_r+0x792>
 80087b2:	9b06      	ldr	r3, [sp, #24]
 80087b4:	2b01      	cmp	r3, #1
 80087b6:	dc18      	bgt.n	80087ea <_dtoa_r+0x8fa>
 80087b8:	f1ba 0f00 	cmp.w	sl, #0
 80087bc:	d115      	bne.n	80087ea <_dtoa_r+0x8fa>
 80087be:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80087c2:	b993      	cbnz	r3, 80087ea <_dtoa_r+0x8fa>
 80087c4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80087c8:	0d1b      	lsrs	r3, r3, #20
 80087ca:	051b      	lsls	r3, r3, #20
 80087cc:	b183      	cbz	r3, 80087f0 <_dtoa_r+0x900>
 80087ce:	9b04      	ldr	r3, [sp, #16]
 80087d0:	3301      	adds	r3, #1
 80087d2:	9304      	str	r3, [sp, #16]
 80087d4:	9b05      	ldr	r3, [sp, #20]
 80087d6:	3301      	adds	r3, #1
 80087d8:	9305      	str	r3, [sp, #20]
 80087da:	f04f 0801 	mov.w	r8, #1
 80087de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	f47f af6a 	bne.w	80086ba <_dtoa_r+0x7ca>
 80087e6:	2001      	movs	r0, #1
 80087e8:	e76f      	b.n	80086ca <_dtoa_r+0x7da>
 80087ea:	f04f 0800 	mov.w	r8, #0
 80087ee:	e7f6      	b.n	80087de <_dtoa_r+0x8ee>
 80087f0:	4698      	mov	r8, r3
 80087f2:	e7f4      	b.n	80087de <_dtoa_r+0x8ee>
 80087f4:	f43f af7d 	beq.w	80086f2 <_dtoa_r+0x802>
 80087f8:	4618      	mov	r0, r3
 80087fa:	301c      	adds	r0, #28
 80087fc:	e772      	b.n	80086e4 <_dtoa_r+0x7f4>
 80087fe:	9b03      	ldr	r3, [sp, #12]
 8008800:	2b00      	cmp	r3, #0
 8008802:	dc37      	bgt.n	8008874 <_dtoa_r+0x984>
 8008804:	9b06      	ldr	r3, [sp, #24]
 8008806:	2b02      	cmp	r3, #2
 8008808:	dd34      	ble.n	8008874 <_dtoa_r+0x984>
 800880a:	9b03      	ldr	r3, [sp, #12]
 800880c:	9302      	str	r3, [sp, #8]
 800880e:	9b02      	ldr	r3, [sp, #8]
 8008810:	b96b      	cbnz	r3, 800882e <_dtoa_r+0x93e>
 8008812:	4631      	mov	r1, r6
 8008814:	2205      	movs	r2, #5
 8008816:	4620      	mov	r0, r4
 8008818:	f000 ff74 	bl	8009704 <__multadd>
 800881c:	4601      	mov	r1, r0
 800881e:	4606      	mov	r6, r0
 8008820:	ee18 0a10 	vmov	r0, s16
 8008824:	f001 f9d8 	bl	8009bd8 <__mcmp>
 8008828:	2800      	cmp	r0, #0
 800882a:	f73f adbb 	bgt.w	80083a4 <_dtoa_r+0x4b4>
 800882e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008830:	9d01      	ldr	r5, [sp, #4]
 8008832:	43db      	mvns	r3, r3
 8008834:	9300      	str	r3, [sp, #0]
 8008836:	f04f 0800 	mov.w	r8, #0
 800883a:	4631      	mov	r1, r6
 800883c:	4620      	mov	r0, r4
 800883e:	f000 ff3f 	bl	80096c0 <_Bfree>
 8008842:	2f00      	cmp	r7, #0
 8008844:	f43f aea4 	beq.w	8008590 <_dtoa_r+0x6a0>
 8008848:	f1b8 0f00 	cmp.w	r8, #0
 800884c:	d005      	beq.n	800885a <_dtoa_r+0x96a>
 800884e:	45b8      	cmp	r8, r7
 8008850:	d003      	beq.n	800885a <_dtoa_r+0x96a>
 8008852:	4641      	mov	r1, r8
 8008854:	4620      	mov	r0, r4
 8008856:	f000 ff33 	bl	80096c0 <_Bfree>
 800885a:	4639      	mov	r1, r7
 800885c:	4620      	mov	r0, r4
 800885e:	f000 ff2f 	bl	80096c0 <_Bfree>
 8008862:	e695      	b.n	8008590 <_dtoa_r+0x6a0>
 8008864:	2600      	movs	r6, #0
 8008866:	4637      	mov	r7, r6
 8008868:	e7e1      	b.n	800882e <_dtoa_r+0x93e>
 800886a:	9700      	str	r7, [sp, #0]
 800886c:	4637      	mov	r7, r6
 800886e:	e599      	b.n	80083a4 <_dtoa_r+0x4b4>
 8008870:	40240000 	.word	0x40240000
 8008874:	9b08      	ldr	r3, [sp, #32]
 8008876:	2b00      	cmp	r3, #0
 8008878:	f000 80ca 	beq.w	8008a10 <_dtoa_r+0xb20>
 800887c:	9b03      	ldr	r3, [sp, #12]
 800887e:	9302      	str	r3, [sp, #8]
 8008880:	2d00      	cmp	r5, #0
 8008882:	dd05      	ble.n	8008890 <_dtoa_r+0x9a0>
 8008884:	4639      	mov	r1, r7
 8008886:	462a      	mov	r2, r5
 8008888:	4620      	mov	r0, r4
 800888a:	f001 f935 	bl	8009af8 <__lshift>
 800888e:	4607      	mov	r7, r0
 8008890:	f1b8 0f00 	cmp.w	r8, #0
 8008894:	d05b      	beq.n	800894e <_dtoa_r+0xa5e>
 8008896:	6879      	ldr	r1, [r7, #4]
 8008898:	4620      	mov	r0, r4
 800889a:	f000 fed1 	bl	8009640 <_Balloc>
 800889e:	4605      	mov	r5, r0
 80088a0:	b928      	cbnz	r0, 80088ae <_dtoa_r+0x9be>
 80088a2:	4b87      	ldr	r3, [pc, #540]	; (8008ac0 <_dtoa_r+0xbd0>)
 80088a4:	4602      	mov	r2, r0
 80088a6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80088aa:	f7ff bb3b 	b.w	8007f24 <_dtoa_r+0x34>
 80088ae:	693a      	ldr	r2, [r7, #16]
 80088b0:	3202      	adds	r2, #2
 80088b2:	0092      	lsls	r2, r2, #2
 80088b4:	f107 010c 	add.w	r1, r7, #12
 80088b8:	300c      	adds	r0, #12
 80088ba:	f000 feb3 	bl	8009624 <memcpy>
 80088be:	2201      	movs	r2, #1
 80088c0:	4629      	mov	r1, r5
 80088c2:	4620      	mov	r0, r4
 80088c4:	f001 f918 	bl	8009af8 <__lshift>
 80088c8:	9b01      	ldr	r3, [sp, #4]
 80088ca:	f103 0901 	add.w	r9, r3, #1
 80088ce:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80088d2:	4413      	add	r3, r2
 80088d4:	9305      	str	r3, [sp, #20]
 80088d6:	f00a 0301 	and.w	r3, sl, #1
 80088da:	46b8      	mov	r8, r7
 80088dc:	9304      	str	r3, [sp, #16]
 80088de:	4607      	mov	r7, r0
 80088e0:	4631      	mov	r1, r6
 80088e2:	ee18 0a10 	vmov	r0, s16
 80088e6:	f7ff fa77 	bl	8007dd8 <quorem>
 80088ea:	4641      	mov	r1, r8
 80088ec:	9002      	str	r0, [sp, #8]
 80088ee:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80088f2:	ee18 0a10 	vmov	r0, s16
 80088f6:	f001 f96f 	bl	8009bd8 <__mcmp>
 80088fa:	463a      	mov	r2, r7
 80088fc:	9003      	str	r0, [sp, #12]
 80088fe:	4631      	mov	r1, r6
 8008900:	4620      	mov	r0, r4
 8008902:	f001 f985 	bl	8009c10 <__mdiff>
 8008906:	68c2      	ldr	r2, [r0, #12]
 8008908:	f109 3bff 	add.w	fp, r9, #4294967295
 800890c:	4605      	mov	r5, r0
 800890e:	bb02      	cbnz	r2, 8008952 <_dtoa_r+0xa62>
 8008910:	4601      	mov	r1, r0
 8008912:	ee18 0a10 	vmov	r0, s16
 8008916:	f001 f95f 	bl	8009bd8 <__mcmp>
 800891a:	4602      	mov	r2, r0
 800891c:	4629      	mov	r1, r5
 800891e:	4620      	mov	r0, r4
 8008920:	9207      	str	r2, [sp, #28]
 8008922:	f000 fecd 	bl	80096c0 <_Bfree>
 8008926:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800892a:	ea43 0102 	orr.w	r1, r3, r2
 800892e:	9b04      	ldr	r3, [sp, #16]
 8008930:	430b      	orrs	r3, r1
 8008932:	464d      	mov	r5, r9
 8008934:	d10f      	bne.n	8008956 <_dtoa_r+0xa66>
 8008936:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800893a:	d02a      	beq.n	8008992 <_dtoa_r+0xaa2>
 800893c:	9b03      	ldr	r3, [sp, #12]
 800893e:	2b00      	cmp	r3, #0
 8008940:	dd02      	ble.n	8008948 <_dtoa_r+0xa58>
 8008942:	9b02      	ldr	r3, [sp, #8]
 8008944:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8008948:	f88b a000 	strb.w	sl, [fp]
 800894c:	e775      	b.n	800883a <_dtoa_r+0x94a>
 800894e:	4638      	mov	r0, r7
 8008950:	e7ba      	b.n	80088c8 <_dtoa_r+0x9d8>
 8008952:	2201      	movs	r2, #1
 8008954:	e7e2      	b.n	800891c <_dtoa_r+0xa2c>
 8008956:	9b03      	ldr	r3, [sp, #12]
 8008958:	2b00      	cmp	r3, #0
 800895a:	db04      	blt.n	8008966 <_dtoa_r+0xa76>
 800895c:	9906      	ldr	r1, [sp, #24]
 800895e:	430b      	orrs	r3, r1
 8008960:	9904      	ldr	r1, [sp, #16]
 8008962:	430b      	orrs	r3, r1
 8008964:	d122      	bne.n	80089ac <_dtoa_r+0xabc>
 8008966:	2a00      	cmp	r2, #0
 8008968:	ddee      	ble.n	8008948 <_dtoa_r+0xa58>
 800896a:	ee18 1a10 	vmov	r1, s16
 800896e:	2201      	movs	r2, #1
 8008970:	4620      	mov	r0, r4
 8008972:	f001 f8c1 	bl	8009af8 <__lshift>
 8008976:	4631      	mov	r1, r6
 8008978:	ee08 0a10 	vmov	s16, r0
 800897c:	f001 f92c 	bl	8009bd8 <__mcmp>
 8008980:	2800      	cmp	r0, #0
 8008982:	dc03      	bgt.n	800898c <_dtoa_r+0xa9c>
 8008984:	d1e0      	bne.n	8008948 <_dtoa_r+0xa58>
 8008986:	f01a 0f01 	tst.w	sl, #1
 800898a:	d0dd      	beq.n	8008948 <_dtoa_r+0xa58>
 800898c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008990:	d1d7      	bne.n	8008942 <_dtoa_r+0xa52>
 8008992:	2339      	movs	r3, #57	; 0x39
 8008994:	f88b 3000 	strb.w	r3, [fp]
 8008998:	462b      	mov	r3, r5
 800899a:	461d      	mov	r5, r3
 800899c:	3b01      	subs	r3, #1
 800899e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80089a2:	2a39      	cmp	r2, #57	; 0x39
 80089a4:	d071      	beq.n	8008a8a <_dtoa_r+0xb9a>
 80089a6:	3201      	adds	r2, #1
 80089a8:	701a      	strb	r2, [r3, #0]
 80089aa:	e746      	b.n	800883a <_dtoa_r+0x94a>
 80089ac:	2a00      	cmp	r2, #0
 80089ae:	dd07      	ble.n	80089c0 <_dtoa_r+0xad0>
 80089b0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80089b4:	d0ed      	beq.n	8008992 <_dtoa_r+0xaa2>
 80089b6:	f10a 0301 	add.w	r3, sl, #1
 80089ba:	f88b 3000 	strb.w	r3, [fp]
 80089be:	e73c      	b.n	800883a <_dtoa_r+0x94a>
 80089c0:	9b05      	ldr	r3, [sp, #20]
 80089c2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80089c6:	4599      	cmp	r9, r3
 80089c8:	d047      	beq.n	8008a5a <_dtoa_r+0xb6a>
 80089ca:	ee18 1a10 	vmov	r1, s16
 80089ce:	2300      	movs	r3, #0
 80089d0:	220a      	movs	r2, #10
 80089d2:	4620      	mov	r0, r4
 80089d4:	f000 fe96 	bl	8009704 <__multadd>
 80089d8:	45b8      	cmp	r8, r7
 80089da:	ee08 0a10 	vmov	s16, r0
 80089de:	f04f 0300 	mov.w	r3, #0
 80089e2:	f04f 020a 	mov.w	r2, #10
 80089e6:	4641      	mov	r1, r8
 80089e8:	4620      	mov	r0, r4
 80089ea:	d106      	bne.n	80089fa <_dtoa_r+0xb0a>
 80089ec:	f000 fe8a 	bl	8009704 <__multadd>
 80089f0:	4680      	mov	r8, r0
 80089f2:	4607      	mov	r7, r0
 80089f4:	f109 0901 	add.w	r9, r9, #1
 80089f8:	e772      	b.n	80088e0 <_dtoa_r+0x9f0>
 80089fa:	f000 fe83 	bl	8009704 <__multadd>
 80089fe:	4639      	mov	r1, r7
 8008a00:	4680      	mov	r8, r0
 8008a02:	2300      	movs	r3, #0
 8008a04:	220a      	movs	r2, #10
 8008a06:	4620      	mov	r0, r4
 8008a08:	f000 fe7c 	bl	8009704 <__multadd>
 8008a0c:	4607      	mov	r7, r0
 8008a0e:	e7f1      	b.n	80089f4 <_dtoa_r+0xb04>
 8008a10:	9b03      	ldr	r3, [sp, #12]
 8008a12:	9302      	str	r3, [sp, #8]
 8008a14:	9d01      	ldr	r5, [sp, #4]
 8008a16:	ee18 0a10 	vmov	r0, s16
 8008a1a:	4631      	mov	r1, r6
 8008a1c:	f7ff f9dc 	bl	8007dd8 <quorem>
 8008a20:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008a24:	9b01      	ldr	r3, [sp, #4]
 8008a26:	f805 ab01 	strb.w	sl, [r5], #1
 8008a2a:	1aea      	subs	r2, r5, r3
 8008a2c:	9b02      	ldr	r3, [sp, #8]
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	dd09      	ble.n	8008a46 <_dtoa_r+0xb56>
 8008a32:	ee18 1a10 	vmov	r1, s16
 8008a36:	2300      	movs	r3, #0
 8008a38:	220a      	movs	r2, #10
 8008a3a:	4620      	mov	r0, r4
 8008a3c:	f000 fe62 	bl	8009704 <__multadd>
 8008a40:	ee08 0a10 	vmov	s16, r0
 8008a44:	e7e7      	b.n	8008a16 <_dtoa_r+0xb26>
 8008a46:	9b02      	ldr	r3, [sp, #8]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	bfc8      	it	gt
 8008a4c:	461d      	movgt	r5, r3
 8008a4e:	9b01      	ldr	r3, [sp, #4]
 8008a50:	bfd8      	it	le
 8008a52:	2501      	movle	r5, #1
 8008a54:	441d      	add	r5, r3
 8008a56:	f04f 0800 	mov.w	r8, #0
 8008a5a:	ee18 1a10 	vmov	r1, s16
 8008a5e:	2201      	movs	r2, #1
 8008a60:	4620      	mov	r0, r4
 8008a62:	f001 f849 	bl	8009af8 <__lshift>
 8008a66:	4631      	mov	r1, r6
 8008a68:	ee08 0a10 	vmov	s16, r0
 8008a6c:	f001 f8b4 	bl	8009bd8 <__mcmp>
 8008a70:	2800      	cmp	r0, #0
 8008a72:	dc91      	bgt.n	8008998 <_dtoa_r+0xaa8>
 8008a74:	d102      	bne.n	8008a7c <_dtoa_r+0xb8c>
 8008a76:	f01a 0f01 	tst.w	sl, #1
 8008a7a:	d18d      	bne.n	8008998 <_dtoa_r+0xaa8>
 8008a7c:	462b      	mov	r3, r5
 8008a7e:	461d      	mov	r5, r3
 8008a80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a84:	2a30      	cmp	r2, #48	; 0x30
 8008a86:	d0fa      	beq.n	8008a7e <_dtoa_r+0xb8e>
 8008a88:	e6d7      	b.n	800883a <_dtoa_r+0x94a>
 8008a8a:	9a01      	ldr	r2, [sp, #4]
 8008a8c:	429a      	cmp	r2, r3
 8008a8e:	d184      	bne.n	800899a <_dtoa_r+0xaaa>
 8008a90:	9b00      	ldr	r3, [sp, #0]
 8008a92:	3301      	adds	r3, #1
 8008a94:	9300      	str	r3, [sp, #0]
 8008a96:	2331      	movs	r3, #49	; 0x31
 8008a98:	7013      	strb	r3, [r2, #0]
 8008a9a:	e6ce      	b.n	800883a <_dtoa_r+0x94a>
 8008a9c:	4b09      	ldr	r3, [pc, #36]	; (8008ac4 <_dtoa_r+0xbd4>)
 8008a9e:	f7ff ba95 	b.w	8007fcc <_dtoa_r+0xdc>
 8008aa2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	f47f aa6e 	bne.w	8007f86 <_dtoa_r+0x96>
 8008aaa:	4b07      	ldr	r3, [pc, #28]	; (8008ac8 <_dtoa_r+0xbd8>)
 8008aac:	f7ff ba8e 	b.w	8007fcc <_dtoa_r+0xdc>
 8008ab0:	9b02      	ldr	r3, [sp, #8]
 8008ab2:	2b00      	cmp	r3, #0
 8008ab4:	dcae      	bgt.n	8008a14 <_dtoa_r+0xb24>
 8008ab6:	9b06      	ldr	r3, [sp, #24]
 8008ab8:	2b02      	cmp	r3, #2
 8008aba:	f73f aea8 	bgt.w	800880e <_dtoa_r+0x91e>
 8008abe:	e7a9      	b.n	8008a14 <_dtoa_r+0xb24>
 8008ac0:	0800ad38 	.word	0x0800ad38
 8008ac4:	0800ab38 	.word	0x0800ab38
 8008ac8:	0800acb9 	.word	0x0800acb9

08008acc <__sflush_r>:
 8008acc:	898a      	ldrh	r2, [r1, #12]
 8008ace:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ad2:	4605      	mov	r5, r0
 8008ad4:	0710      	lsls	r0, r2, #28
 8008ad6:	460c      	mov	r4, r1
 8008ad8:	d458      	bmi.n	8008b8c <__sflush_r+0xc0>
 8008ada:	684b      	ldr	r3, [r1, #4]
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	dc05      	bgt.n	8008aec <__sflush_r+0x20>
 8008ae0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	dc02      	bgt.n	8008aec <__sflush_r+0x20>
 8008ae6:	2000      	movs	r0, #0
 8008ae8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008aec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008aee:	2e00      	cmp	r6, #0
 8008af0:	d0f9      	beq.n	8008ae6 <__sflush_r+0x1a>
 8008af2:	2300      	movs	r3, #0
 8008af4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008af8:	682f      	ldr	r7, [r5, #0]
 8008afa:	602b      	str	r3, [r5, #0]
 8008afc:	d032      	beq.n	8008b64 <__sflush_r+0x98>
 8008afe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008b00:	89a3      	ldrh	r3, [r4, #12]
 8008b02:	075a      	lsls	r2, r3, #29
 8008b04:	d505      	bpl.n	8008b12 <__sflush_r+0x46>
 8008b06:	6863      	ldr	r3, [r4, #4]
 8008b08:	1ac0      	subs	r0, r0, r3
 8008b0a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008b0c:	b10b      	cbz	r3, 8008b12 <__sflush_r+0x46>
 8008b0e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008b10:	1ac0      	subs	r0, r0, r3
 8008b12:	2300      	movs	r3, #0
 8008b14:	4602      	mov	r2, r0
 8008b16:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008b18:	6a21      	ldr	r1, [r4, #32]
 8008b1a:	4628      	mov	r0, r5
 8008b1c:	47b0      	blx	r6
 8008b1e:	1c43      	adds	r3, r0, #1
 8008b20:	89a3      	ldrh	r3, [r4, #12]
 8008b22:	d106      	bne.n	8008b32 <__sflush_r+0x66>
 8008b24:	6829      	ldr	r1, [r5, #0]
 8008b26:	291d      	cmp	r1, #29
 8008b28:	d82c      	bhi.n	8008b84 <__sflush_r+0xb8>
 8008b2a:	4a2a      	ldr	r2, [pc, #168]	; (8008bd4 <__sflush_r+0x108>)
 8008b2c:	40ca      	lsrs	r2, r1
 8008b2e:	07d6      	lsls	r6, r2, #31
 8008b30:	d528      	bpl.n	8008b84 <__sflush_r+0xb8>
 8008b32:	2200      	movs	r2, #0
 8008b34:	6062      	str	r2, [r4, #4]
 8008b36:	04d9      	lsls	r1, r3, #19
 8008b38:	6922      	ldr	r2, [r4, #16]
 8008b3a:	6022      	str	r2, [r4, #0]
 8008b3c:	d504      	bpl.n	8008b48 <__sflush_r+0x7c>
 8008b3e:	1c42      	adds	r2, r0, #1
 8008b40:	d101      	bne.n	8008b46 <__sflush_r+0x7a>
 8008b42:	682b      	ldr	r3, [r5, #0]
 8008b44:	b903      	cbnz	r3, 8008b48 <__sflush_r+0x7c>
 8008b46:	6560      	str	r0, [r4, #84]	; 0x54
 8008b48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b4a:	602f      	str	r7, [r5, #0]
 8008b4c:	2900      	cmp	r1, #0
 8008b4e:	d0ca      	beq.n	8008ae6 <__sflush_r+0x1a>
 8008b50:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b54:	4299      	cmp	r1, r3
 8008b56:	d002      	beq.n	8008b5e <__sflush_r+0x92>
 8008b58:	4628      	mov	r0, r5
 8008b5a:	f001 fa49 	bl	8009ff0 <_free_r>
 8008b5e:	2000      	movs	r0, #0
 8008b60:	6360      	str	r0, [r4, #52]	; 0x34
 8008b62:	e7c1      	b.n	8008ae8 <__sflush_r+0x1c>
 8008b64:	6a21      	ldr	r1, [r4, #32]
 8008b66:	2301      	movs	r3, #1
 8008b68:	4628      	mov	r0, r5
 8008b6a:	47b0      	blx	r6
 8008b6c:	1c41      	adds	r1, r0, #1
 8008b6e:	d1c7      	bne.n	8008b00 <__sflush_r+0x34>
 8008b70:	682b      	ldr	r3, [r5, #0]
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d0c4      	beq.n	8008b00 <__sflush_r+0x34>
 8008b76:	2b1d      	cmp	r3, #29
 8008b78:	d001      	beq.n	8008b7e <__sflush_r+0xb2>
 8008b7a:	2b16      	cmp	r3, #22
 8008b7c:	d101      	bne.n	8008b82 <__sflush_r+0xb6>
 8008b7e:	602f      	str	r7, [r5, #0]
 8008b80:	e7b1      	b.n	8008ae6 <__sflush_r+0x1a>
 8008b82:	89a3      	ldrh	r3, [r4, #12]
 8008b84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008b88:	81a3      	strh	r3, [r4, #12]
 8008b8a:	e7ad      	b.n	8008ae8 <__sflush_r+0x1c>
 8008b8c:	690f      	ldr	r7, [r1, #16]
 8008b8e:	2f00      	cmp	r7, #0
 8008b90:	d0a9      	beq.n	8008ae6 <__sflush_r+0x1a>
 8008b92:	0793      	lsls	r3, r2, #30
 8008b94:	680e      	ldr	r6, [r1, #0]
 8008b96:	bf08      	it	eq
 8008b98:	694b      	ldreq	r3, [r1, #20]
 8008b9a:	600f      	str	r7, [r1, #0]
 8008b9c:	bf18      	it	ne
 8008b9e:	2300      	movne	r3, #0
 8008ba0:	eba6 0807 	sub.w	r8, r6, r7
 8008ba4:	608b      	str	r3, [r1, #8]
 8008ba6:	f1b8 0f00 	cmp.w	r8, #0
 8008baa:	dd9c      	ble.n	8008ae6 <__sflush_r+0x1a>
 8008bac:	6a21      	ldr	r1, [r4, #32]
 8008bae:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008bb0:	4643      	mov	r3, r8
 8008bb2:	463a      	mov	r2, r7
 8008bb4:	4628      	mov	r0, r5
 8008bb6:	47b0      	blx	r6
 8008bb8:	2800      	cmp	r0, #0
 8008bba:	dc06      	bgt.n	8008bca <__sflush_r+0xfe>
 8008bbc:	89a3      	ldrh	r3, [r4, #12]
 8008bbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008bc2:	81a3      	strh	r3, [r4, #12]
 8008bc4:	f04f 30ff 	mov.w	r0, #4294967295
 8008bc8:	e78e      	b.n	8008ae8 <__sflush_r+0x1c>
 8008bca:	4407      	add	r7, r0
 8008bcc:	eba8 0800 	sub.w	r8, r8, r0
 8008bd0:	e7e9      	b.n	8008ba6 <__sflush_r+0xda>
 8008bd2:	bf00      	nop
 8008bd4:	20400001 	.word	0x20400001

08008bd8 <_fflush_r>:
 8008bd8:	b538      	push	{r3, r4, r5, lr}
 8008bda:	690b      	ldr	r3, [r1, #16]
 8008bdc:	4605      	mov	r5, r0
 8008bde:	460c      	mov	r4, r1
 8008be0:	b913      	cbnz	r3, 8008be8 <_fflush_r+0x10>
 8008be2:	2500      	movs	r5, #0
 8008be4:	4628      	mov	r0, r5
 8008be6:	bd38      	pop	{r3, r4, r5, pc}
 8008be8:	b118      	cbz	r0, 8008bf2 <_fflush_r+0x1a>
 8008bea:	6983      	ldr	r3, [r0, #24]
 8008bec:	b90b      	cbnz	r3, 8008bf2 <_fflush_r+0x1a>
 8008bee:	f000 f887 	bl	8008d00 <__sinit>
 8008bf2:	4b14      	ldr	r3, [pc, #80]	; (8008c44 <_fflush_r+0x6c>)
 8008bf4:	429c      	cmp	r4, r3
 8008bf6:	d11b      	bne.n	8008c30 <_fflush_r+0x58>
 8008bf8:	686c      	ldr	r4, [r5, #4]
 8008bfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d0ef      	beq.n	8008be2 <_fflush_r+0xa>
 8008c02:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008c04:	07d0      	lsls	r0, r2, #31
 8008c06:	d404      	bmi.n	8008c12 <_fflush_r+0x3a>
 8008c08:	0599      	lsls	r1, r3, #22
 8008c0a:	d402      	bmi.n	8008c12 <_fflush_r+0x3a>
 8008c0c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c0e:	f000 fc88 	bl	8009522 <__retarget_lock_acquire_recursive>
 8008c12:	4628      	mov	r0, r5
 8008c14:	4621      	mov	r1, r4
 8008c16:	f7ff ff59 	bl	8008acc <__sflush_r>
 8008c1a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008c1c:	07da      	lsls	r2, r3, #31
 8008c1e:	4605      	mov	r5, r0
 8008c20:	d4e0      	bmi.n	8008be4 <_fflush_r+0xc>
 8008c22:	89a3      	ldrh	r3, [r4, #12]
 8008c24:	059b      	lsls	r3, r3, #22
 8008c26:	d4dd      	bmi.n	8008be4 <_fflush_r+0xc>
 8008c28:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008c2a:	f000 fc7b 	bl	8009524 <__retarget_lock_release_recursive>
 8008c2e:	e7d9      	b.n	8008be4 <_fflush_r+0xc>
 8008c30:	4b05      	ldr	r3, [pc, #20]	; (8008c48 <_fflush_r+0x70>)
 8008c32:	429c      	cmp	r4, r3
 8008c34:	d101      	bne.n	8008c3a <_fflush_r+0x62>
 8008c36:	68ac      	ldr	r4, [r5, #8]
 8008c38:	e7df      	b.n	8008bfa <_fflush_r+0x22>
 8008c3a:	4b04      	ldr	r3, [pc, #16]	; (8008c4c <_fflush_r+0x74>)
 8008c3c:	429c      	cmp	r4, r3
 8008c3e:	bf08      	it	eq
 8008c40:	68ec      	ldreq	r4, [r5, #12]
 8008c42:	e7da      	b.n	8008bfa <_fflush_r+0x22>
 8008c44:	0800ad6c 	.word	0x0800ad6c
 8008c48:	0800ad8c 	.word	0x0800ad8c
 8008c4c:	0800ad4c 	.word	0x0800ad4c

08008c50 <std>:
 8008c50:	2300      	movs	r3, #0
 8008c52:	b510      	push	{r4, lr}
 8008c54:	4604      	mov	r4, r0
 8008c56:	e9c0 3300 	strd	r3, r3, [r0]
 8008c5a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008c5e:	6083      	str	r3, [r0, #8]
 8008c60:	8181      	strh	r1, [r0, #12]
 8008c62:	6643      	str	r3, [r0, #100]	; 0x64
 8008c64:	81c2      	strh	r2, [r0, #14]
 8008c66:	6183      	str	r3, [r0, #24]
 8008c68:	4619      	mov	r1, r3
 8008c6a:	2208      	movs	r2, #8
 8008c6c:	305c      	adds	r0, #92	; 0x5c
 8008c6e:	f7fd fa0f 	bl	8006090 <memset>
 8008c72:	4b05      	ldr	r3, [pc, #20]	; (8008c88 <std+0x38>)
 8008c74:	6263      	str	r3, [r4, #36]	; 0x24
 8008c76:	4b05      	ldr	r3, [pc, #20]	; (8008c8c <std+0x3c>)
 8008c78:	62a3      	str	r3, [r4, #40]	; 0x28
 8008c7a:	4b05      	ldr	r3, [pc, #20]	; (8008c90 <std+0x40>)
 8008c7c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008c7e:	4b05      	ldr	r3, [pc, #20]	; (8008c94 <std+0x44>)
 8008c80:	6224      	str	r4, [r4, #32]
 8008c82:	6323      	str	r3, [r4, #48]	; 0x30
 8008c84:	bd10      	pop	{r4, pc}
 8008c86:	bf00      	nop
 8008c88:	0800a751 	.word	0x0800a751
 8008c8c:	0800a773 	.word	0x0800a773
 8008c90:	0800a7ab 	.word	0x0800a7ab
 8008c94:	0800a7cf 	.word	0x0800a7cf

08008c98 <_cleanup_r>:
 8008c98:	4901      	ldr	r1, [pc, #4]	; (8008ca0 <_cleanup_r+0x8>)
 8008c9a:	f000 b8af 	b.w	8008dfc <_fwalk_reent>
 8008c9e:	bf00      	nop
 8008ca0:	08008bd9 	.word	0x08008bd9

08008ca4 <__sfmoreglue>:
 8008ca4:	b570      	push	{r4, r5, r6, lr}
 8008ca6:	2268      	movs	r2, #104	; 0x68
 8008ca8:	1e4d      	subs	r5, r1, #1
 8008caa:	4355      	muls	r5, r2
 8008cac:	460e      	mov	r6, r1
 8008cae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008cb2:	f001 fa09 	bl	800a0c8 <_malloc_r>
 8008cb6:	4604      	mov	r4, r0
 8008cb8:	b140      	cbz	r0, 8008ccc <__sfmoreglue+0x28>
 8008cba:	2100      	movs	r1, #0
 8008cbc:	e9c0 1600 	strd	r1, r6, [r0]
 8008cc0:	300c      	adds	r0, #12
 8008cc2:	60a0      	str	r0, [r4, #8]
 8008cc4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008cc8:	f7fd f9e2 	bl	8006090 <memset>
 8008ccc:	4620      	mov	r0, r4
 8008cce:	bd70      	pop	{r4, r5, r6, pc}

08008cd0 <__sfp_lock_acquire>:
 8008cd0:	4801      	ldr	r0, [pc, #4]	; (8008cd8 <__sfp_lock_acquire+0x8>)
 8008cd2:	f000 bc26 	b.w	8009522 <__retarget_lock_acquire_recursive>
 8008cd6:	bf00      	nop
 8008cd8:	20000351 	.word	0x20000351

08008cdc <__sfp_lock_release>:
 8008cdc:	4801      	ldr	r0, [pc, #4]	; (8008ce4 <__sfp_lock_release+0x8>)
 8008cde:	f000 bc21 	b.w	8009524 <__retarget_lock_release_recursive>
 8008ce2:	bf00      	nop
 8008ce4:	20000351 	.word	0x20000351

08008ce8 <__sinit_lock_acquire>:
 8008ce8:	4801      	ldr	r0, [pc, #4]	; (8008cf0 <__sinit_lock_acquire+0x8>)
 8008cea:	f000 bc1a 	b.w	8009522 <__retarget_lock_acquire_recursive>
 8008cee:	bf00      	nop
 8008cf0:	20000352 	.word	0x20000352

08008cf4 <__sinit_lock_release>:
 8008cf4:	4801      	ldr	r0, [pc, #4]	; (8008cfc <__sinit_lock_release+0x8>)
 8008cf6:	f000 bc15 	b.w	8009524 <__retarget_lock_release_recursive>
 8008cfa:	bf00      	nop
 8008cfc:	20000352 	.word	0x20000352

08008d00 <__sinit>:
 8008d00:	b510      	push	{r4, lr}
 8008d02:	4604      	mov	r4, r0
 8008d04:	f7ff fff0 	bl	8008ce8 <__sinit_lock_acquire>
 8008d08:	69a3      	ldr	r3, [r4, #24]
 8008d0a:	b11b      	cbz	r3, 8008d14 <__sinit+0x14>
 8008d0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008d10:	f7ff bff0 	b.w	8008cf4 <__sinit_lock_release>
 8008d14:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008d18:	6523      	str	r3, [r4, #80]	; 0x50
 8008d1a:	4b13      	ldr	r3, [pc, #76]	; (8008d68 <__sinit+0x68>)
 8008d1c:	4a13      	ldr	r2, [pc, #76]	; (8008d6c <__sinit+0x6c>)
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	62a2      	str	r2, [r4, #40]	; 0x28
 8008d22:	42a3      	cmp	r3, r4
 8008d24:	bf04      	itt	eq
 8008d26:	2301      	moveq	r3, #1
 8008d28:	61a3      	streq	r3, [r4, #24]
 8008d2a:	4620      	mov	r0, r4
 8008d2c:	f000 f820 	bl	8008d70 <__sfp>
 8008d30:	6060      	str	r0, [r4, #4]
 8008d32:	4620      	mov	r0, r4
 8008d34:	f000 f81c 	bl	8008d70 <__sfp>
 8008d38:	60a0      	str	r0, [r4, #8]
 8008d3a:	4620      	mov	r0, r4
 8008d3c:	f000 f818 	bl	8008d70 <__sfp>
 8008d40:	2200      	movs	r2, #0
 8008d42:	60e0      	str	r0, [r4, #12]
 8008d44:	2104      	movs	r1, #4
 8008d46:	6860      	ldr	r0, [r4, #4]
 8008d48:	f7ff ff82 	bl	8008c50 <std>
 8008d4c:	68a0      	ldr	r0, [r4, #8]
 8008d4e:	2201      	movs	r2, #1
 8008d50:	2109      	movs	r1, #9
 8008d52:	f7ff ff7d 	bl	8008c50 <std>
 8008d56:	68e0      	ldr	r0, [r4, #12]
 8008d58:	2202      	movs	r2, #2
 8008d5a:	2112      	movs	r1, #18
 8008d5c:	f7ff ff78 	bl	8008c50 <std>
 8008d60:	2301      	movs	r3, #1
 8008d62:	61a3      	str	r3, [r4, #24]
 8008d64:	e7d2      	b.n	8008d0c <__sinit+0xc>
 8008d66:	bf00      	nop
 8008d68:	0800ab24 	.word	0x0800ab24
 8008d6c:	08008c99 	.word	0x08008c99

08008d70 <__sfp>:
 8008d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d72:	4607      	mov	r7, r0
 8008d74:	f7ff ffac 	bl	8008cd0 <__sfp_lock_acquire>
 8008d78:	4b1e      	ldr	r3, [pc, #120]	; (8008df4 <__sfp+0x84>)
 8008d7a:	681e      	ldr	r6, [r3, #0]
 8008d7c:	69b3      	ldr	r3, [r6, #24]
 8008d7e:	b913      	cbnz	r3, 8008d86 <__sfp+0x16>
 8008d80:	4630      	mov	r0, r6
 8008d82:	f7ff ffbd 	bl	8008d00 <__sinit>
 8008d86:	3648      	adds	r6, #72	; 0x48
 8008d88:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008d8c:	3b01      	subs	r3, #1
 8008d8e:	d503      	bpl.n	8008d98 <__sfp+0x28>
 8008d90:	6833      	ldr	r3, [r6, #0]
 8008d92:	b30b      	cbz	r3, 8008dd8 <__sfp+0x68>
 8008d94:	6836      	ldr	r6, [r6, #0]
 8008d96:	e7f7      	b.n	8008d88 <__sfp+0x18>
 8008d98:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008d9c:	b9d5      	cbnz	r5, 8008dd4 <__sfp+0x64>
 8008d9e:	4b16      	ldr	r3, [pc, #88]	; (8008df8 <__sfp+0x88>)
 8008da0:	60e3      	str	r3, [r4, #12]
 8008da2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008da6:	6665      	str	r5, [r4, #100]	; 0x64
 8008da8:	f000 fbba 	bl	8009520 <__retarget_lock_init_recursive>
 8008dac:	f7ff ff96 	bl	8008cdc <__sfp_lock_release>
 8008db0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008db4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008db8:	6025      	str	r5, [r4, #0]
 8008dba:	61a5      	str	r5, [r4, #24]
 8008dbc:	2208      	movs	r2, #8
 8008dbe:	4629      	mov	r1, r5
 8008dc0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008dc4:	f7fd f964 	bl	8006090 <memset>
 8008dc8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008dcc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008dd0:	4620      	mov	r0, r4
 8008dd2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008dd4:	3468      	adds	r4, #104	; 0x68
 8008dd6:	e7d9      	b.n	8008d8c <__sfp+0x1c>
 8008dd8:	2104      	movs	r1, #4
 8008dda:	4638      	mov	r0, r7
 8008ddc:	f7ff ff62 	bl	8008ca4 <__sfmoreglue>
 8008de0:	4604      	mov	r4, r0
 8008de2:	6030      	str	r0, [r6, #0]
 8008de4:	2800      	cmp	r0, #0
 8008de6:	d1d5      	bne.n	8008d94 <__sfp+0x24>
 8008de8:	f7ff ff78 	bl	8008cdc <__sfp_lock_release>
 8008dec:	230c      	movs	r3, #12
 8008dee:	603b      	str	r3, [r7, #0]
 8008df0:	e7ee      	b.n	8008dd0 <__sfp+0x60>
 8008df2:	bf00      	nop
 8008df4:	0800ab24 	.word	0x0800ab24
 8008df8:	ffff0001 	.word	0xffff0001

08008dfc <_fwalk_reent>:
 8008dfc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e00:	4606      	mov	r6, r0
 8008e02:	4688      	mov	r8, r1
 8008e04:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008e08:	2700      	movs	r7, #0
 8008e0a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008e0e:	f1b9 0901 	subs.w	r9, r9, #1
 8008e12:	d505      	bpl.n	8008e20 <_fwalk_reent+0x24>
 8008e14:	6824      	ldr	r4, [r4, #0]
 8008e16:	2c00      	cmp	r4, #0
 8008e18:	d1f7      	bne.n	8008e0a <_fwalk_reent+0xe>
 8008e1a:	4638      	mov	r0, r7
 8008e1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e20:	89ab      	ldrh	r3, [r5, #12]
 8008e22:	2b01      	cmp	r3, #1
 8008e24:	d907      	bls.n	8008e36 <_fwalk_reent+0x3a>
 8008e26:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008e2a:	3301      	adds	r3, #1
 8008e2c:	d003      	beq.n	8008e36 <_fwalk_reent+0x3a>
 8008e2e:	4629      	mov	r1, r5
 8008e30:	4630      	mov	r0, r6
 8008e32:	47c0      	blx	r8
 8008e34:	4307      	orrs	r7, r0
 8008e36:	3568      	adds	r5, #104	; 0x68
 8008e38:	e7e9      	b.n	8008e0e <_fwalk_reent+0x12>

08008e3a <rshift>:
 8008e3a:	6903      	ldr	r3, [r0, #16]
 8008e3c:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008e40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008e44:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008e48:	f100 0414 	add.w	r4, r0, #20
 8008e4c:	dd45      	ble.n	8008eda <rshift+0xa0>
 8008e4e:	f011 011f 	ands.w	r1, r1, #31
 8008e52:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008e56:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008e5a:	d10c      	bne.n	8008e76 <rshift+0x3c>
 8008e5c:	f100 0710 	add.w	r7, r0, #16
 8008e60:	4629      	mov	r1, r5
 8008e62:	42b1      	cmp	r1, r6
 8008e64:	d334      	bcc.n	8008ed0 <rshift+0x96>
 8008e66:	1a9b      	subs	r3, r3, r2
 8008e68:	009b      	lsls	r3, r3, #2
 8008e6a:	1eea      	subs	r2, r5, #3
 8008e6c:	4296      	cmp	r6, r2
 8008e6e:	bf38      	it	cc
 8008e70:	2300      	movcc	r3, #0
 8008e72:	4423      	add	r3, r4
 8008e74:	e015      	b.n	8008ea2 <rshift+0x68>
 8008e76:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008e7a:	f1c1 0820 	rsb	r8, r1, #32
 8008e7e:	40cf      	lsrs	r7, r1
 8008e80:	f105 0e04 	add.w	lr, r5, #4
 8008e84:	46a1      	mov	r9, r4
 8008e86:	4576      	cmp	r6, lr
 8008e88:	46f4      	mov	ip, lr
 8008e8a:	d815      	bhi.n	8008eb8 <rshift+0x7e>
 8008e8c:	1a9a      	subs	r2, r3, r2
 8008e8e:	0092      	lsls	r2, r2, #2
 8008e90:	3a04      	subs	r2, #4
 8008e92:	3501      	adds	r5, #1
 8008e94:	42ae      	cmp	r6, r5
 8008e96:	bf38      	it	cc
 8008e98:	2200      	movcc	r2, #0
 8008e9a:	18a3      	adds	r3, r4, r2
 8008e9c:	50a7      	str	r7, [r4, r2]
 8008e9e:	b107      	cbz	r7, 8008ea2 <rshift+0x68>
 8008ea0:	3304      	adds	r3, #4
 8008ea2:	1b1a      	subs	r2, r3, r4
 8008ea4:	42a3      	cmp	r3, r4
 8008ea6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008eaa:	bf08      	it	eq
 8008eac:	2300      	moveq	r3, #0
 8008eae:	6102      	str	r2, [r0, #16]
 8008eb0:	bf08      	it	eq
 8008eb2:	6143      	streq	r3, [r0, #20]
 8008eb4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008eb8:	f8dc c000 	ldr.w	ip, [ip]
 8008ebc:	fa0c fc08 	lsl.w	ip, ip, r8
 8008ec0:	ea4c 0707 	orr.w	r7, ip, r7
 8008ec4:	f849 7b04 	str.w	r7, [r9], #4
 8008ec8:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008ecc:	40cf      	lsrs	r7, r1
 8008ece:	e7da      	b.n	8008e86 <rshift+0x4c>
 8008ed0:	f851 cb04 	ldr.w	ip, [r1], #4
 8008ed4:	f847 cf04 	str.w	ip, [r7, #4]!
 8008ed8:	e7c3      	b.n	8008e62 <rshift+0x28>
 8008eda:	4623      	mov	r3, r4
 8008edc:	e7e1      	b.n	8008ea2 <rshift+0x68>

08008ede <__hexdig_fun>:
 8008ede:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008ee2:	2b09      	cmp	r3, #9
 8008ee4:	d802      	bhi.n	8008eec <__hexdig_fun+0xe>
 8008ee6:	3820      	subs	r0, #32
 8008ee8:	b2c0      	uxtb	r0, r0
 8008eea:	4770      	bx	lr
 8008eec:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008ef0:	2b05      	cmp	r3, #5
 8008ef2:	d801      	bhi.n	8008ef8 <__hexdig_fun+0x1a>
 8008ef4:	3847      	subs	r0, #71	; 0x47
 8008ef6:	e7f7      	b.n	8008ee8 <__hexdig_fun+0xa>
 8008ef8:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008efc:	2b05      	cmp	r3, #5
 8008efe:	d801      	bhi.n	8008f04 <__hexdig_fun+0x26>
 8008f00:	3827      	subs	r0, #39	; 0x27
 8008f02:	e7f1      	b.n	8008ee8 <__hexdig_fun+0xa>
 8008f04:	2000      	movs	r0, #0
 8008f06:	4770      	bx	lr

08008f08 <__gethex>:
 8008f08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f0c:	ed2d 8b02 	vpush	{d8}
 8008f10:	b089      	sub	sp, #36	; 0x24
 8008f12:	ee08 0a10 	vmov	s16, r0
 8008f16:	9304      	str	r3, [sp, #16]
 8008f18:	4bb4      	ldr	r3, [pc, #720]	; (80091ec <__gethex+0x2e4>)
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	9301      	str	r3, [sp, #4]
 8008f1e:	4618      	mov	r0, r3
 8008f20:	468b      	mov	fp, r1
 8008f22:	4690      	mov	r8, r2
 8008f24:	f7f7 f964 	bl	80001f0 <strlen>
 8008f28:	9b01      	ldr	r3, [sp, #4]
 8008f2a:	f8db 2000 	ldr.w	r2, [fp]
 8008f2e:	4403      	add	r3, r0
 8008f30:	4682      	mov	sl, r0
 8008f32:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008f36:	9305      	str	r3, [sp, #20]
 8008f38:	1c93      	adds	r3, r2, #2
 8008f3a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008f3e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008f42:	32fe      	adds	r2, #254	; 0xfe
 8008f44:	18d1      	adds	r1, r2, r3
 8008f46:	461f      	mov	r7, r3
 8008f48:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008f4c:	9100      	str	r1, [sp, #0]
 8008f4e:	2830      	cmp	r0, #48	; 0x30
 8008f50:	d0f8      	beq.n	8008f44 <__gethex+0x3c>
 8008f52:	f7ff ffc4 	bl	8008ede <__hexdig_fun>
 8008f56:	4604      	mov	r4, r0
 8008f58:	2800      	cmp	r0, #0
 8008f5a:	d13a      	bne.n	8008fd2 <__gethex+0xca>
 8008f5c:	9901      	ldr	r1, [sp, #4]
 8008f5e:	4652      	mov	r2, sl
 8008f60:	4638      	mov	r0, r7
 8008f62:	f001 fc38 	bl	800a7d6 <strncmp>
 8008f66:	4605      	mov	r5, r0
 8008f68:	2800      	cmp	r0, #0
 8008f6a:	d168      	bne.n	800903e <__gethex+0x136>
 8008f6c:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008f70:	eb07 060a 	add.w	r6, r7, sl
 8008f74:	f7ff ffb3 	bl	8008ede <__hexdig_fun>
 8008f78:	2800      	cmp	r0, #0
 8008f7a:	d062      	beq.n	8009042 <__gethex+0x13a>
 8008f7c:	4633      	mov	r3, r6
 8008f7e:	7818      	ldrb	r0, [r3, #0]
 8008f80:	2830      	cmp	r0, #48	; 0x30
 8008f82:	461f      	mov	r7, r3
 8008f84:	f103 0301 	add.w	r3, r3, #1
 8008f88:	d0f9      	beq.n	8008f7e <__gethex+0x76>
 8008f8a:	f7ff ffa8 	bl	8008ede <__hexdig_fun>
 8008f8e:	2301      	movs	r3, #1
 8008f90:	fab0 f480 	clz	r4, r0
 8008f94:	0964      	lsrs	r4, r4, #5
 8008f96:	4635      	mov	r5, r6
 8008f98:	9300      	str	r3, [sp, #0]
 8008f9a:	463a      	mov	r2, r7
 8008f9c:	4616      	mov	r6, r2
 8008f9e:	3201      	adds	r2, #1
 8008fa0:	7830      	ldrb	r0, [r6, #0]
 8008fa2:	f7ff ff9c 	bl	8008ede <__hexdig_fun>
 8008fa6:	2800      	cmp	r0, #0
 8008fa8:	d1f8      	bne.n	8008f9c <__gethex+0x94>
 8008faa:	9901      	ldr	r1, [sp, #4]
 8008fac:	4652      	mov	r2, sl
 8008fae:	4630      	mov	r0, r6
 8008fb0:	f001 fc11 	bl	800a7d6 <strncmp>
 8008fb4:	b980      	cbnz	r0, 8008fd8 <__gethex+0xd0>
 8008fb6:	b94d      	cbnz	r5, 8008fcc <__gethex+0xc4>
 8008fb8:	eb06 050a 	add.w	r5, r6, sl
 8008fbc:	462a      	mov	r2, r5
 8008fbe:	4616      	mov	r6, r2
 8008fc0:	3201      	adds	r2, #1
 8008fc2:	7830      	ldrb	r0, [r6, #0]
 8008fc4:	f7ff ff8b 	bl	8008ede <__hexdig_fun>
 8008fc8:	2800      	cmp	r0, #0
 8008fca:	d1f8      	bne.n	8008fbe <__gethex+0xb6>
 8008fcc:	1bad      	subs	r5, r5, r6
 8008fce:	00ad      	lsls	r5, r5, #2
 8008fd0:	e004      	b.n	8008fdc <__gethex+0xd4>
 8008fd2:	2400      	movs	r4, #0
 8008fd4:	4625      	mov	r5, r4
 8008fd6:	e7e0      	b.n	8008f9a <__gethex+0x92>
 8008fd8:	2d00      	cmp	r5, #0
 8008fda:	d1f7      	bne.n	8008fcc <__gethex+0xc4>
 8008fdc:	7833      	ldrb	r3, [r6, #0]
 8008fde:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008fe2:	2b50      	cmp	r3, #80	; 0x50
 8008fe4:	d13b      	bne.n	800905e <__gethex+0x156>
 8008fe6:	7873      	ldrb	r3, [r6, #1]
 8008fe8:	2b2b      	cmp	r3, #43	; 0x2b
 8008fea:	d02c      	beq.n	8009046 <__gethex+0x13e>
 8008fec:	2b2d      	cmp	r3, #45	; 0x2d
 8008fee:	d02e      	beq.n	800904e <__gethex+0x146>
 8008ff0:	1c71      	adds	r1, r6, #1
 8008ff2:	f04f 0900 	mov.w	r9, #0
 8008ff6:	7808      	ldrb	r0, [r1, #0]
 8008ff8:	f7ff ff71 	bl	8008ede <__hexdig_fun>
 8008ffc:	1e43      	subs	r3, r0, #1
 8008ffe:	b2db      	uxtb	r3, r3
 8009000:	2b18      	cmp	r3, #24
 8009002:	d82c      	bhi.n	800905e <__gethex+0x156>
 8009004:	f1a0 0210 	sub.w	r2, r0, #16
 8009008:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800900c:	f7ff ff67 	bl	8008ede <__hexdig_fun>
 8009010:	1e43      	subs	r3, r0, #1
 8009012:	b2db      	uxtb	r3, r3
 8009014:	2b18      	cmp	r3, #24
 8009016:	d91d      	bls.n	8009054 <__gethex+0x14c>
 8009018:	f1b9 0f00 	cmp.w	r9, #0
 800901c:	d000      	beq.n	8009020 <__gethex+0x118>
 800901e:	4252      	negs	r2, r2
 8009020:	4415      	add	r5, r2
 8009022:	f8cb 1000 	str.w	r1, [fp]
 8009026:	b1e4      	cbz	r4, 8009062 <__gethex+0x15a>
 8009028:	9b00      	ldr	r3, [sp, #0]
 800902a:	2b00      	cmp	r3, #0
 800902c:	bf14      	ite	ne
 800902e:	2700      	movne	r7, #0
 8009030:	2706      	moveq	r7, #6
 8009032:	4638      	mov	r0, r7
 8009034:	b009      	add	sp, #36	; 0x24
 8009036:	ecbd 8b02 	vpop	{d8}
 800903a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800903e:	463e      	mov	r6, r7
 8009040:	4625      	mov	r5, r4
 8009042:	2401      	movs	r4, #1
 8009044:	e7ca      	b.n	8008fdc <__gethex+0xd4>
 8009046:	f04f 0900 	mov.w	r9, #0
 800904a:	1cb1      	adds	r1, r6, #2
 800904c:	e7d3      	b.n	8008ff6 <__gethex+0xee>
 800904e:	f04f 0901 	mov.w	r9, #1
 8009052:	e7fa      	b.n	800904a <__gethex+0x142>
 8009054:	230a      	movs	r3, #10
 8009056:	fb03 0202 	mla	r2, r3, r2, r0
 800905a:	3a10      	subs	r2, #16
 800905c:	e7d4      	b.n	8009008 <__gethex+0x100>
 800905e:	4631      	mov	r1, r6
 8009060:	e7df      	b.n	8009022 <__gethex+0x11a>
 8009062:	1bf3      	subs	r3, r6, r7
 8009064:	3b01      	subs	r3, #1
 8009066:	4621      	mov	r1, r4
 8009068:	2b07      	cmp	r3, #7
 800906a:	dc0b      	bgt.n	8009084 <__gethex+0x17c>
 800906c:	ee18 0a10 	vmov	r0, s16
 8009070:	f000 fae6 	bl	8009640 <_Balloc>
 8009074:	4604      	mov	r4, r0
 8009076:	b940      	cbnz	r0, 800908a <__gethex+0x182>
 8009078:	4b5d      	ldr	r3, [pc, #372]	; (80091f0 <__gethex+0x2e8>)
 800907a:	4602      	mov	r2, r0
 800907c:	21de      	movs	r1, #222	; 0xde
 800907e:	485d      	ldr	r0, [pc, #372]	; (80091f4 <__gethex+0x2ec>)
 8009080:	f001 fbdc 	bl	800a83c <__assert_func>
 8009084:	3101      	adds	r1, #1
 8009086:	105b      	asrs	r3, r3, #1
 8009088:	e7ee      	b.n	8009068 <__gethex+0x160>
 800908a:	f100 0914 	add.w	r9, r0, #20
 800908e:	f04f 0b00 	mov.w	fp, #0
 8009092:	f1ca 0301 	rsb	r3, sl, #1
 8009096:	f8cd 9008 	str.w	r9, [sp, #8]
 800909a:	f8cd b000 	str.w	fp, [sp]
 800909e:	9306      	str	r3, [sp, #24]
 80090a0:	42b7      	cmp	r7, r6
 80090a2:	d340      	bcc.n	8009126 <__gethex+0x21e>
 80090a4:	9802      	ldr	r0, [sp, #8]
 80090a6:	9b00      	ldr	r3, [sp, #0]
 80090a8:	f840 3b04 	str.w	r3, [r0], #4
 80090ac:	eba0 0009 	sub.w	r0, r0, r9
 80090b0:	1080      	asrs	r0, r0, #2
 80090b2:	0146      	lsls	r6, r0, #5
 80090b4:	6120      	str	r0, [r4, #16]
 80090b6:	4618      	mov	r0, r3
 80090b8:	f000 fbb4 	bl	8009824 <__hi0bits>
 80090bc:	1a30      	subs	r0, r6, r0
 80090be:	f8d8 6000 	ldr.w	r6, [r8]
 80090c2:	42b0      	cmp	r0, r6
 80090c4:	dd63      	ble.n	800918e <__gethex+0x286>
 80090c6:	1b87      	subs	r7, r0, r6
 80090c8:	4639      	mov	r1, r7
 80090ca:	4620      	mov	r0, r4
 80090cc:	f000 ff58 	bl	8009f80 <__any_on>
 80090d0:	4682      	mov	sl, r0
 80090d2:	b1a8      	cbz	r0, 8009100 <__gethex+0x1f8>
 80090d4:	1e7b      	subs	r3, r7, #1
 80090d6:	1159      	asrs	r1, r3, #5
 80090d8:	f003 021f 	and.w	r2, r3, #31
 80090dc:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80090e0:	f04f 0a01 	mov.w	sl, #1
 80090e4:	fa0a f202 	lsl.w	r2, sl, r2
 80090e8:	420a      	tst	r2, r1
 80090ea:	d009      	beq.n	8009100 <__gethex+0x1f8>
 80090ec:	4553      	cmp	r3, sl
 80090ee:	dd05      	ble.n	80090fc <__gethex+0x1f4>
 80090f0:	1eb9      	subs	r1, r7, #2
 80090f2:	4620      	mov	r0, r4
 80090f4:	f000 ff44 	bl	8009f80 <__any_on>
 80090f8:	2800      	cmp	r0, #0
 80090fa:	d145      	bne.n	8009188 <__gethex+0x280>
 80090fc:	f04f 0a02 	mov.w	sl, #2
 8009100:	4639      	mov	r1, r7
 8009102:	4620      	mov	r0, r4
 8009104:	f7ff fe99 	bl	8008e3a <rshift>
 8009108:	443d      	add	r5, r7
 800910a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800910e:	42ab      	cmp	r3, r5
 8009110:	da4c      	bge.n	80091ac <__gethex+0x2a4>
 8009112:	ee18 0a10 	vmov	r0, s16
 8009116:	4621      	mov	r1, r4
 8009118:	f000 fad2 	bl	80096c0 <_Bfree>
 800911c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800911e:	2300      	movs	r3, #0
 8009120:	6013      	str	r3, [r2, #0]
 8009122:	27a3      	movs	r7, #163	; 0xa3
 8009124:	e785      	b.n	8009032 <__gethex+0x12a>
 8009126:	1e73      	subs	r3, r6, #1
 8009128:	9a05      	ldr	r2, [sp, #20]
 800912a:	9303      	str	r3, [sp, #12]
 800912c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009130:	4293      	cmp	r3, r2
 8009132:	d019      	beq.n	8009168 <__gethex+0x260>
 8009134:	f1bb 0f20 	cmp.w	fp, #32
 8009138:	d107      	bne.n	800914a <__gethex+0x242>
 800913a:	9b02      	ldr	r3, [sp, #8]
 800913c:	9a00      	ldr	r2, [sp, #0]
 800913e:	f843 2b04 	str.w	r2, [r3], #4
 8009142:	9302      	str	r3, [sp, #8]
 8009144:	2300      	movs	r3, #0
 8009146:	9300      	str	r3, [sp, #0]
 8009148:	469b      	mov	fp, r3
 800914a:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800914e:	f7ff fec6 	bl	8008ede <__hexdig_fun>
 8009152:	9b00      	ldr	r3, [sp, #0]
 8009154:	f000 000f 	and.w	r0, r0, #15
 8009158:	fa00 f00b 	lsl.w	r0, r0, fp
 800915c:	4303      	orrs	r3, r0
 800915e:	9300      	str	r3, [sp, #0]
 8009160:	f10b 0b04 	add.w	fp, fp, #4
 8009164:	9b03      	ldr	r3, [sp, #12]
 8009166:	e00d      	b.n	8009184 <__gethex+0x27c>
 8009168:	9b03      	ldr	r3, [sp, #12]
 800916a:	9a06      	ldr	r2, [sp, #24]
 800916c:	4413      	add	r3, r2
 800916e:	42bb      	cmp	r3, r7
 8009170:	d3e0      	bcc.n	8009134 <__gethex+0x22c>
 8009172:	4618      	mov	r0, r3
 8009174:	9901      	ldr	r1, [sp, #4]
 8009176:	9307      	str	r3, [sp, #28]
 8009178:	4652      	mov	r2, sl
 800917a:	f001 fb2c 	bl	800a7d6 <strncmp>
 800917e:	9b07      	ldr	r3, [sp, #28]
 8009180:	2800      	cmp	r0, #0
 8009182:	d1d7      	bne.n	8009134 <__gethex+0x22c>
 8009184:	461e      	mov	r6, r3
 8009186:	e78b      	b.n	80090a0 <__gethex+0x198>
 8009188:	f04f 0a03 	mov.w	sl, #3
 800918c:	e7b8      	b.n	8009100 <__gethex+0x1f8>
 800918e:	da0a      	bge.n	80091a6 <__gethex+0x29e>
 8009190:	1a37      	subs	r7, r6, r0
 8009192:	4621      	mov	r1, r4
 8009194:	ee18 0a10 	vmov	r0, s16
 8009198:	463a      	mov	r2, r7
 800919a:	f000 fcad 	bl	8009af8 <__lshift>
 800919e:	1bed      	subs	r5, r5, r7
 80091a0:	4604      	mov	r4, r0
 80091a2:	f100 0914 	add.w	r9, r0, #20
 80091a6:	f04f 0a00 	mov.w	sl, #0
 80091aa:	e7ae      	b.n	800910a <__gethex+0x202>
 80091ac:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80091b0:	42a8      	cmp	r0, r5
 80091b2:	dd72      	ble.n	800929a <__gethex+0x392>
 80091b4:	1b45      	subs	r5, r0, r5
 80091b6:	42ae      	cmp	r6, r5
 80091b8:	dc36      	bgt.n	8009228 <__gethex+0x320>
 80091ba:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80091be:	2b02      	cmp	r3, #2
 80091c0:	d02a      	beq.n	8009218 <__gethex+0x310>
 80091c2:	2b03      	cmp	r3, #3
 80091c4:	d02c      	beq.n	8009220 <__gethex+0x318>
 80091c6:	2b01      	cmp	r3, #1
 80091c8:	d11c      	bne.n	8009204 <__gethex+0x2fc>
 80091ca:	42ae      	cmp	r6, r5
 80091cc:	d11a      	bne.n	8009204 <__gethex+0x2fc>
 80091ce:	2e01      	cmp	r6, #1
 80091d0:	d112      	bne.n	80091f8 <__gethex+0x2f0>
 80091d2:	9a04      	ldr	r2, [sp, #16]
 80091d4:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80091d8:	6013      	str	r3, [r2, #0]
 80091da:	2301      	movs	r3, #1
 80091dc:	6123      	str	r3, [r4, #16]
 80091de:	f8c9 3000 	str.w	r3, [r9]
 80091e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80091e4:	2762      	movs	r7, #98	; 0x62
 80091e6:	601c      	str	r4, [r3, #0]
 80091e8:	e723      	b.n	8009032 <__gethex+0x12a>
 80091ea:	bf00      	nop
 80091ec:	0800ae14 	.word	0x0800ae14
 80091f0:	0800ad38 	.word	0x0800ad38
 80091f4:	0800adac 	.word	0x0800adac
 80091f8:	1e71      	subs	r1, r6, #1
 80091fa:	4620      	mov	r0, r4
 80091fc:	f000 fec0 	bl	8009f80 <__any_on>
 8009200:	2800      	cmp	r0, #0
 8009202:	d1e6      	bne.n	80091d2 <__gethex+0x2ca>
 8009204:	ee18 0a10 	vmov	r0, s16
 8009208:	4621      	mov	r1, r4
 800920a:	f000 fa59 	bl	80096c0 <_Bfree>
 800920e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009210:	2300      	movs	r3, #0
 8009212:	6013      	str	r3, [r2, #0]
 8009214:	2750      	movs	r7, #80	; 0x50
 8009216:	e70c      	b.n	8009032 <__gethex+0x12a>
 8009218:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800921a:	2b00      	cmp	r3, #0
 800921c:	d1f2      	bne.n	8009204 <__gethex+0x2fc>
 800921e:	e7d8      	b.n	80091d2 <__gethex+0x2ca>
 8009220:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009222:	2b00      	cmp	r3, #0
 8009224:	d1d5      	bne.n	80091d2 <__gethex+0x2ca>
 8009226:	e7ed      	b.n	8009204 <__gethex+0x2fc>
 8009228:	1e6f      	subs	r7, r5, #1
 800922a:	f1ba 0f00 	cmp.w	sl, #0
 800922e:	d131      	bne.n	8009294 <__gethex+0x38c>
 8009230:	b127      	cbz	r7, 800923c <__gethex+0x334>
 8009232:	4639      	mov	r1, r7
 8009234:	4620      	mov	r0, r4
 8009236:	f000 fea3 	bl	8009f80 <__any_on>
 800923a:	4682      	mov	sl, r0
 800923c:	117b      	asrs	r3, r7, #5
 800923e:	2101      	movs	r1, #1
 8009240:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009244:	f007 071f 	and.w	r7, r7, #31
 8009248:	fa01 f707 	lsl.w	r7, r1, r7
 800924c:	421f      	tst	r7, r3
 800924e:	4629      	mov	r1, r5
 8009250:	4620      	mov	r0, r4
 8009252:	bf18      	it	ne
 8009254:	f04a 0a02 	orrne.w	sl, sl, #2
 8009258:	1b76      	subs	r6, r6, r5
 800925a:	f7ff fdee 	bl	8008e3a <rshift>
 800925e:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009262:	2702      	movs	r7, #2
 8009264:	f1ba 0f00 	cmp.w	sl, #0
 8009268:	d048      	beq.n	80092fc <__gethex+0x3f4>
 800926a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800926e:	2b02      	cmp	r3, #2
 8009270:	d015      	beq.n	800929e <__gethex+0x396>
 8009272:	2b03      	cmp	r3, #3
 8009274:	d017      	beq.n	80092a6 <__gethex+0x39e>
 8009276:	2b01      	cmp	r3, #1
 8009278:	d109      	bne.n	800928e <__gethex+0x386>
 800927a:	f01a 0f02 	tst.w	sl, #2
 800927e:	d006      	beq.n	800928e <__gethex+0x386>
 8009280:	f8d9 0000 	ldr.w	r0, [r9]
 8009284:	ea4a 0a00 	orr.w	sl, sl, r0
 8009288:	f01a 0f01 	tst.w	sl, #1
 800928c:	d10e      	bne.n	80092ac <__gethex+0x3a4>
 800928e:	f047 0710 	orr.w	r7, r7, #16
 8009292:	e033      	b.n	80092fc <__gethex+0x3f4>
 8009294:	f04f 0a01 	mov.w	sl, #1
 8009298:	e7d0      	b.n	800923c <__gethex+0x334>
 800929a:	2701      	movs	r7, #1
 800929c:	e7e2      	b.n	8009264 <__gethex+0x35c>
 800929e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80092a0:	f1c3 0301 	rsb	r3, r3, #1
 80092a4:	9315      	str	r3, [sp, #84]	; 0x54
 80092a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d0f0      	beq.n	800928e <__gethex+0x386>
 80092ac:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80092b0:	f104 0314 	add.w	r3, r4, #20
 80092b4:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80092b8:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80092bc:	f04f 0c00 	mov.w	ip, #0
 80092c0:	4618      	mov	r0, r3
 80092c2:	f853 2b04 	ldr.w	r2, [r3], #4
 80092c6:	f1b2 3fff 	cmp.w	r2, #4294967295
 80092ca:	d01c      	beq.n	8009306 <__gethex+0x3fe>
 80092cc:	3201      	adds	r2, #1
 80092ce:	6002      	str	r2, [r0, #0]
 80092d0:	2f02      	cmp	r7, #2
 80092d2:	f104 0314 	add.w	r3, r4, #20
 80092d6:	d13f      	bne.n	8009358 <__gethex+0x450>
 80092d8:	f8d8 2000 	ldr.w	r2, [r8]
 80092dc:	3a01      	subs	r2, #1
 80092de:	42b2      	cmp	r2, r6
 80092e0:	d10a      	bne.n	80092f8 <__gethex+0x3f0>
 80092e2:	1171      	asrs	r1, r6, #5
 80092e4:	2201      	movs	r2, #1
 80092e6:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80092ea:	f006 061f 	and.w	r6, r6, #31
 80092ee:	fa02 f606 	lsl.w	r6, r2, r6
 80092f2:	421e      	tst	r6, r3
 80092f4:	bf18      	it	ne
 80092f6:	4617      	movne	r7, r2
 80092f8:	f047 0720 	orr.w	r7, r7, #32
 80092fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80092fe:	601c      	str	r4, [r3, #0]
 8009300:	9b04      	ldr	r3, [sp, #16]
 8009302:	601d      	str	r5, [r3, #0]
 8009304:	e695      	b.n	8009032 <__gethex+0x12a>
 8009306:	4299      	cmp	r1, r3
 8009308:	f843 cc04 	str.w	ip, [r3, #-4]
 800930c:	d8d8      	bhi.n	80092c0 <__gethex+0x3b8>
 800930e:	68a3      	ldr	r3, [r4, #8]
 8009310:	459b      	cmp	fp, r3
 8009312:	db19      	blt.n	8009348 <__gethex+0x440>
 8009314:	6861      	ldr	r1, [r4, #4]
 8009316:	ee18 0a10 	vmov	r0, s16
 800931a:	3101      	adds	r1, #1
 800931c:	f000 f990 	bl	8009640 <_Balloc>
 8009320:	4681      	mov	r9, r0
 8009322:	b918      	cbnz	r0, 800932c <__gethex+0x424>
 8009324:	4b1a      	ldr	r3, [pc, #104]	; (8009390 <__gethex+0x488>)
 8009326:	4602      	mov	r2, r0
 8009328:	2184      	movs	r1, #132	; 0x84
 800932a:	e6a8      	b.n	800907e <__gethex+0x176>
 800932c:	6922      	ldr	r2, [r4, #16]
 800932e:	3202      	adds	r2, #2
 8009330:	f104 010c 	add.w	r1, r4, #12
 8009334:	0092      	lsls	r2, r2, #2
 8009336:	300c      	adds	r0, #12
 8009338:	f000 f974 	bl	8009624 <memcpy>
 800933c:	4621      	mov	r1, r4
 800933e:	ee18 0a10 	vmov	r0, s16
 8009342:	f000 f9bd 	bl	80096c0 <_Bfree>
 8009346:	464c      	mov	r4, r9
 8009348:	6923      	ldr	r3, [r4, #16]
 800934a:	1c5a      	adds	r2, r3, #1
 800934c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009350:	6122      	str	r2, [r4, #16]
 8009352:	2201      	movs	r2, #1
 8009354:	615a      	str	r2, [r3, #20]
 8009356:	e7bb      	b.n	80092d0 <__gethex+0x3c8>
 8009358:	6922      	ldr	r2, [r4, #16]
 800935a:	455a      	cmp	r2, fp
 800935c:	dd0b      	ble.n	8009376 <__gethex+0x46e>
 800935e:	2101      	movs	r1, #1
 8009360:	4620      	mov	r0, r4
 8009362:	f7ff fd6a 	bl	8008e3a <rshift>
 8009366:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800936a:	3501      	adds	r5, #1
 800936c:	42ab      	cmp	r3, r5
 800936e:	f6ff aed0 	blt.w	8009112 <__gethex+0x20a>
 8009372:	2701      	movs	r7, #1
 8009374:	e7c0      	b.n	80092f8 <__gethex+0x3f0>
 8009376:	f016 061f 	ands.w	r6, r6, #31
 800937a:	d0fa      	beq.n	8009372 <__gethex+0x46a>
 800937c:	4453      	add	r3, sl
 800937e:	f1c6 0620 	rsb	r6, r6, #32
 8009382:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009386:	f000 fa4d 	bl	8009824 <__hi0bits>
 800938a:	42b0      	cmp	r0, r6
 800938c:	dbe7      	blt.n	800935e <__gethex+0x456>
 800938e:	e7f0      	b.n	8009372 <__gethex+0x46a>
 8009390:	0800ad38 	.word	0x0800ad38

08009394 <L_shift>:
 8009394:	f1c2 0208 	rsb	r2, r2, #8
 8009398:	0092      	lsls	r2, r2, #2
 800939a:	b570      	push	{r4, r5, r6, lr}
 800939c:	f1c2 0620 	rsb	r6, r2, #32
 80093a0:	6843      	ldr	r3, [r0, #4]
 80093a2:	6804      	ldr	r4, [r0, #0]
 80093a4:	fa03 f506 	lsl.w	r5, r3, r6
 80093a8:	432c      	orrs	r4, r5
 80093aa:	40d3      	lsrs	r3, r2
 80093ac:	6004      	str	r4, [r0, #0]
 80093ae:	f840 3f04 	str.w	r3, [r0, #4]!
 80093b2:	4288      	cmp	r0, r1
 80093b4:	d3f4      	bcc.n	80093a0 <L_shift+0xc>
 80093b6:	bd70      	pop	{r4, r5, r6, pc}

080093b8 <__match>:
 80093b8:	b530      	push	{r4, r5, lr}
 80093ba:	6803      	ldr	r3, [r0, #0]
 80093bc:	3301      	adds	r3, #1
 80093be:	f811 4b01 	ldrb.w	r4, [r1], #1
 80093c2:	b914      	cbnz	r4, 80093ca <__match+0x12>
 80093c4:	6003      	str	r3, [r0, #0]
 80093c6:	2001      	movs	r0, #1
 80093c8:	bd30      	pop	{r4, r5, pc}
 80093ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80093ce:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80093d2:	2d19      	cmp	r5, #25
 80093d4:	bf98      	it	ls
 80093d6:	3220      	addls	r2, #32
 80093d8:	42a2      	cmp	r2, r4
 80093da:	d0f0      	beq.n	80093be <__match+0x6>
 80093dc:	2000      	movs	r0, #0
 80093de:	e7f3      	b.n	80093c8 <__match+0x10>

080093e0 <__hexnan>:
 80093e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093e4:	680b      	ldr	r3, [r1, #0]
 80093e6:	115e      	asrs	r6, r3, #5
 80093e8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80093ec:	f013 031f 	ands.w	r3, r3, #31
 80093f0:	b087      	sub	sp, #28
 80093f2:	bf18      	it	ne
 80093f4:	3604      	addne	r6, #4
 80093f6:	2500      	movs	r5, #0
 80093f8:	1f37      	subs	r7, r6, #4
 80093fa:	4690      	mov	r8, r2
 80093fc:	6802      	ldr	r2, [r0, #0]
 80093fe:	9301      	str	r3, [sp, #4]
 8009400:	4682      	mov	sl, r0
 8009402:	f846 5c04 	str.w	r5, [r6, #-4]
 8009406:	46b9      	mov	r9, r7
 8009408:	463c      	mov	r4, r7
 800940a:	9502      	str	r5, [sp, #8]
 800940c:	46ab      	mov	fp, r5
 800940e:	7851      	ldrb	r1, [r2, #1]
 8009410:	1c53      	adds	r3, r2, #1
 8009412:	9303      	str	r3, [sp, #12]
 8009414:	b341      	cbz	r1, 8009468 <__hexnan+0x88>
 8009416:	4608      	mov	r0, r1
 8009418:	9205      	str	r2, [sp, #20]
 800941a:	9104      	str	r1, [sp, #16]
 800941c:	f7ff fd5f 	bl	8008ede <__hexdig_fun>
 8009420:	2800      	cmp	r0, #0
 8009422:	d14f      	bne.n	80094c4 <__hexnan+0xe4>
 8009424:	9904      	ldr	r1, [sp, #16]
 8009426:	9a05      	ldr	r2, [sp, #20]
 8009428:	2920      	cmp	r1, #32
 800942a:	d818      	bhi.n	800945e <__hexnan+0x7e>
 800942c:	9b02      	ldr	r3, [sp, #8]
 800942e:	459b      	cmp	fp, r3
 8009430:	dd13      	ble.n	800945a <__hexnan+0x7a>
 8009432:	454c      	cmp	r4, r9
 8009434:	d206      	bcs.n	8009444 <__hexnan+0x64>
 8009436:	2d07      	cmp	r5, #7
 8009438:	dc04      	bgt.n	8009444 <__hexnan+0x64>
 800943a:	462a      	mov	r2, r5
 800943c:	4649      	mov	r1, r9
 800943e:	4620      	mov	r0, r4
 8009440:	f7ff ffa8 	bl	8009394 <L_shift>
 8009444:	4544      	cmp	r4, r8
 8009446:	d950      	bls.n	80094ea <__hexnan+0x10a>
 8009448:	2300      	movs	r3, #0
 800944a:	f1a4 0904 	sub.w	r9, r4, #4
 800944e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009452:	f8cd b008 	str.w	fp, [sp, #8]
 8009456:	464c      	mov	r4, r9
 8009458:	461d      	mov	r5, r3
 800945a:	9a03      	ldr	r2, [sp, #12]
 800945c:	e7d7      	b.n	800940e <__hexnan+0x2e>
 800945e:	2929      	cmp	r1, #41	; 0x29
 8009460:	d156      	bne.n	8009510 <__hexnan+0x130>
 8009462:	3202      	adds	r2, #2
 8009464:	f8ca 2000 	str.w	r2, [sl]
 8009468:	f1bb 0f00 	cmp.w	fp, #0
 800946c:	d050      	beq.n	8009510 <__hexnan+0x130>
 800946e:	454c      	cmp	r4, r9
 8009470:	d206      	bcs.n	8009480 <__hexnan+0xa0>
 8009472:	2d07      	cmp	r5, #7
 8009474:	dc04      	bgt.n	8009480 <__hexnan+0xa0>
 8009476:	462a      	mov	r2, r5
 8009478:	4649      	mov	r1, r9
 800947a:	4620      	mov	r0, r4
 800947c:	f7ff ff8a 	bl	8009394 <L_shift>
 8009480:	4544      	cmp	r4, r8
 8009482:	d934      	bls.n	80094ee <__hexnan+0x10e>
 8009484:	f1a8 0204 	sub.w	r2, r8, #4
 8009488:	4623      	mov	r3, r4
 800948a:	f853 1b04 	ldr.w	r1, [r3], #4
 800948e:	f842 1f04 	str.w	r1, [r2, #4]!
 8009492:	429f      	cmp	r7, r3
 8009494:	d2f9      	bcs.n	800948a <__hexnan+0xaa>
 8009496:	1b3b      	subs	r3, r7, r4
 8009498:	f023 0303 	bic.w	r3, r3, #3
 800949c:	3304      	adds	r3, #4
 800949e:	3401      	adds	r4, #1
 80094a0:	3e03      	subs	r6, #3
 80094a2:	42b4      	cmp	r4, r6
 80094a4:	bf88      	it	hi
 80094a6:	2304      	movhi	r3, #4
 80094a8:	4443      	add	r3, r8
 80094aa:	2200      	movs	r2, #0
 80094ac:	f843 2b04 	str.w	r2, [r3], #4
 80094b0:	429f      	cmp	r7, r3
 80094b2:	d2fb      	bcs.n	80094ac <__hexnan+0xcc>
 80094b4:	683b      	ldr	r3, [r7, #0]
 80094b6:	b91b      	cbnz	r3, 80094c0 <__hexnan+0xe0>
 80094b8:	4547      	cmp	r7, r8
 80094ba:	d127      	bne.n	800950c <__hexnan+0x12c>
 80094bc:	2301      	movs	r3, #1
 80094be:	603b      	str	r3, [r7, #0]
 80094c0:	2005      	movs	r0, #5
 80094c2:	e026      	b.n	8009512 <__hexnan+0x132>
 80094c4:	3501      	adds	r5, #1
 80094c6:	2d08      	cmp	r5, #8
 80094c8:	f10b 0b01 	add.w	fp, fp, #1
 80094cc:	dd06      	ble.n	80094dc <__hexnan+0xfc>
 80094ce:	4544      	cmp	r4, r8
 80094d0:	d9c3      	bls.n	800945a <__hexnan+0x7a>
 80094d2:	2300      	movs	r3, #0
 80094d4:	f844 3c04 	str.w	r3, [r4, #-4]
 80094d8:	2501      	movs	r5, #1
 80094da:	3c04      	subs	r4, #4
 80094dc:	6822      	ldr	r2, [r4, #0]
 80094de:	f000 000f 	and.w	r0, r0, #15
 80094e2:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80094e6:	6022      	str	r2, [r4, #0]
 80094e8:	e7b7      	b.n	800945a <__hexnan+0x7a>
 80094ea:	2508      	movs	r5, #8
 80094ec:	e7b5      	b.n	800945a <__hexnan+0x7a>
 80094ee:	9b01      	ldr	r3, [sp, #4]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d0df      	beq.n	80094b4 <__hexnan+0xd4>
 80094f4:	f04f 32ff 	mov.w	r2, #4294967295
 80094f8:	f1c3 0320 	rsb	r3, r3, #32
 80094fc:	fa22 f303 	lsr.w	r3, r2, r3
 8009500:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009504:	401a      	ands	r2, r3
 8009506:	f846 2c04 	str.w	r2, [r6, #-4]
 800950a:	e7d3      	b.n	80094b4 <__hexnan+0xd4>
 800950c:	3f04      	subs	r7, #4
 800950e:	e7d1      	b.n	80094b4 <__hexnan+0xd4>
 8009510:	2004      	movs	r0, #4
 8009512:	b007      	add	sp, #28
 8009514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009518 <_localeconv_r>:
 8009518:	4800      	ldr	r0, [pc, #0]	; (800951c <_localeconv_r+0x4>)
 800951a:	4770      	bx	lr
 800951c:	20000164 	.word	0x20000164

08009520 <__retarget_lock_init_recursive>:
 8009520:	4770      	bx	lr

08009522 <__retarget_lock_acquire_recursive>:
 8009522:	4770      	bx	lr

08009524 <__retarget_lock_release_recursive>:
 8009524:	4770      	bx	lr

08009526 <__swhatbuf_r>:
 8009526:	b570      	push	{r4, r5, r6, lr}
 8009528:	460e      	mov	r6, r1
 800952a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800952e:	2900      	cmp	r1, #0
 8009530:	b096      	sub	sp, #88	; 0x58
 8009532:	4614      	mov	r4, r2
 8009534:	461d      	mov	r5, r3
 8009536:	da08      	bge.n	800954a <__swhatbuf_r+0x24>
 8009538:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800953c:	2200      	movs	r2, #0
 800953e:	602a      	str	r2, [r5, #0]
 8009540:	061a      	lsls	r2, r3, #24
 8009542:	d410      	bmi.n	8009566 <__swhatbuf_r+0x40>
 8009544:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009548:	e00e      	b.n	8009568 <__swhatbuf_r+0x42>
 800954a:	466a      	mov	r2, sp
 800954c:	f001 f9b6 	bl	800a8bc <_fstat_r>
 8009550:	2800      	cmp	r0, #0
 8009552:	dbf1      	blt.n	8009538 <__swhatbuf_r+0x12>
 8009554:	9a01      	ldr	r2, [sp, #4]
 8009556:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800955a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800955e:	425a      	negs	r2, r3
 8009560:	415a      	adcs	r2, r3
 8009562:	602a      	str	r2, [r5, #0]
 8009564:	e7ee      	b.n	8009544 <__swhatbuf_r+0x1e>
 8009566:	2340      	movs	r3, #64	; 0x40
 8009568:	2000      	movs	r0, #0
 800956a:	6023      	str	r3, [r4, #0]
 800956c:	b016      	add	sp, #88	; 0x58
 800956e:	bd70      	pop	{r4, r5, r6, pc}

08009570 <__smakebuf_r>:
 8009570:	898b      	ldrh	r3, [r1, #12]
 8009572:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009574:	079d      	lsls	r5, r3, #30
 8009576:	4606      	mov	r6, r0
 8009578:	460c      	mov	r4, r1
 800957a:	d507      	bpl.n	800958c <__smakebuf_r+0x1c>
 800957c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009580:	6023      	str	r3, [r4, #0]
 8009582:	6123      	str	r3, [r4, #16]
 8009584:	2301      	movs	r3, #1
 8009586:	6163      	str	r3, [r4, #20]
 8009588:	b002      	add	sp, #8
 800958a:	bd70      	pop	{r4, r5, r6, pc}
 800958c:	ab01      	add	r3, sp, #4
 800958e:	466a      	mov	r2, sp
 8009590:	f7ff ffc9 	bl	8009526 <__swhatbuf_r>
 8009594:	9900      	ldr	r1, [sp, #0]
 8009596:	4605      	mov	r5, r0
 8009598:	4630      	mov	r0, r6
 800959a:	f000 fd95 	bl	800a0c8 <_malloc_r>
 800959e:	b948      	cbnz	r0, 80095b4 <__smakebuf_r+0x44>
 80095a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095a4:	059a      	lsls	r2, r3, #22
 80095a6:	d4ef      	bmi.n	8009588 <__smakebuf_r+0x18>
 80095a8:	f023 0303 	bic.w	r3, r3, #3
 80095ac:	f043 0302 	orr.w	r3, r3, #2
 80095b0:	81a3      	strh	r3, [r4, #12]
 80095b2:	e7e3      	b.n	800957c <__smakebuf_r+0xc>
 80095b4:	4b0d      	ldr	r3, [pc, #52]	; (80095ec <__smakebuf_r+0x7c>)
 80095b6:	62b3      	str	r3, [r6, #40]	; 0x28
 80095b8:	89a3      	ldrh	r3, [r4, #12]
 80095ba:	6020      	str	r0, [r4, #0]
 80095bc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095c0:	81a3      	strh	r3, [r4, #12]
 80095c2:	9b00      	ldr	r3, [sp, #0]
 80095c4:	6163      	str	r3, [r4, #20]
 80095c6:	9b01      	ldr	r3, [sp, #4]
 80095c8:	6120      	str	r0, [r4, #16]
 80095ca:	b15b      	cbz	r3, 80095e4 <__smakebuf_r+0x74>
 80095cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80095d0:	4630      	mov	r0, r6
 80095d2:	f001 f985 	bl	800a8e0 <_isatty_r>
 80095d6:	b128      	cbz	r0, 80095e4 <__smakebuf_r+0x74>
 80095d8:	89a3      	ldrh	r3, [r4, #12]
 80095da:	f023 0303 	bic.w	r3, r3, #3
 80095de:	f043 0301 	orr.w	r3, r3, #1
 80095e2:	81a3      	strh	r3, [r4, #12]
 80095e4:	89a0      	ldrh	r0, [r4, #12]
 80095e6:	4305      	orrs	r5, r0
 80095e8:	81a5      	strh	r5, [r4, #12]
 80095ea:	e7cd      	b.n	8009588 <__smakebuf_r+0x18>
 80095ec:	08008c99 	.word	0x08008c99

080095f0 <malloc>:
 80095f0:	4b02      	ldr	r3, [pc, #8]	; (80095fc <malloc+0xc>)
 80095f2:	4601      	mov	r1, r0
 80095f4:	6818      	ldr	r0, [r3, #0]
 80095f6:	f000 bd67 	b.w	800a0c8 <_malloc_r>
 80095fa:	bf00      	nop
 80095fc:	2000000c 	.word	0x2000000c

08009600 <__ascii_mbtowc>:
 8009600:	b082      	sub	sp, #8
 8009602:	b901      	cbnz	r1, 8009606 <__ascii_mbtowc+0x6>
 8009604:	a901      	add	r1, sp, #4
 8009606:	b142      	cbz	r2, 800961a <__ascii_mbtowc+0x1a>
 8009608:	b14b      	cbz	r3, 800961e <__ascii_mbtowc+0x1e>
 800960a:	7813      	ldrb	r3, [r2, #0]
 800960c:	600b      	str	r3, [r1, #0]
 800960e:	7812      	ldrb	r2, [r2, #0]
 8009610:	1e10      	subs	r0, r2, #0
 8009612:	bf18      	it	ne
 8009614:	2001      	movne	r0, #1
 8009616:	b002      	add	sp, #8
 8009618:	4770      	bx	lr
 800961a:	4610      	mov	r0, r2
 800961c:	e7fb      	b.n	8009616 <__ascii_mbtowc+0x16>
 800961e:	f06f 0001 	mvn.w	r0, #1
 8009622:	e7f8      	b.n	8009616 <__ascii_mbtowc+0x16>

08009624 <memcpy>:
 8009624:	440a      	add	r2, r1
 8009626:	4291      	cmp	r1, r2
 8009628:	f100 33ff 	add.w	r3, r0, #4294967295
 800962c:	d100      	bne.n	8009630 <memcpy+0xc>
 800962e:	4770      	bx	lr
 8009630:	b510      	push	{r4, lr}
 8009632:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009636:	f803 4f01 	strb.w	r4, [r3, #1]!
 800963a:	4291      	cmp	r1, r2
 800963c:	d1f9      	bne.n	8009632 <memcpy+0xe>
 800963e:	bd10      	pop	{r4, pc}

08009640 <_Balloc>:
 8009640:	b570      	push	{r4, r5, r6, lr}
 8009642:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009644:	4604      	mov	r4, r0
 8009646:	460d      	mov	r5, r1
 8009648:	b976      	cbnz	r6, 8009668 <_Balloc+0x28>
 800964a:	2010      	movs	r0, #16
 800964c:	f7ff ffd0 	bl	80095f0 <malloc>
 8009650:	4602      	mov	r2, r0
 8009652:	6260      	str	r0, [r4, #36]	; 0x24
 8009654:	b920      	cbnz	r0, 8009660 <_Balloc+0x20>
 8009656:	4b18      	ldr	r3, [pc, #96]	; (80096b8 <_Balloc+0x78>)
 8009658:	4818      	ldr	r0, [pc, #96]	; (80096bc <_Balloc+0x7c>)
 800965a:	2166      	movs	r1, #102	; 0x66
 800965c:	f001 f8ee 	bl	800a83c <__assert_func>
 8009660:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009664:	6006      	str	r6, [r0, #0]
 8009666:	60c6      	str	r6, [r0, #12]
 8009668:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800966a:	68f3      	ldr	r3, [r6, #12]
 800966c:	b183      	cbz	r3, 8009690 <_Balloc+0x50>
 800966e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009670:	68db      	ldr	r3, [r3, #12]
 8009672:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009676:	b9b8      	cbnz	r0, 80096a8 <_Balloc+0x68>
 8009678:	2101      	movs	r1, #1
 800967a:	fa01 f605 	lsl.w	r6, r1, r5
 800967e:	1d72      	adds	r2, r6, #5
 8009680:	0092      	lsls	r2, r2, #2
 8009682:	4620      	mov	r0, r4
 8009684:	f000 fc9d 	bl	8009fc2 <_calloc_r>
 8009688:	b160      	cbz	r0, 80096a4 <_Balloc+0x64>
 800968a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800968e:	e00e      	b.n	80096ae <_Balloc+0x6e>
 8009690:	2221      	movs	r2, #33	; 0x21
 8009692:	2104      	movs	r1, #4
 8009694:	4620      	mov	r0, r4
 8009696:	f000 fc94 	bl	8009fc2 <_calloc_r>
 800969a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800969c:	60f0      	str	r0, [r6, #12]
 800969e:	68db      	ldr	r3, [r3, #12]
 80096a0:	2b00      	cmp	r3, #0
 80096a2:	d1e4      	bne.n	800966e <_Balloc+0x2e>
 80096a4:	2000      	movs	r0, #0
 80096a6:	bd70      	pop	{r4, r5, r6, pc}
 80096a8:	6802      	ldr	r2, [r0, #0]
 80096aa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80096ae:	2300      	movs	r3, #0
 80096b0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80096b4:	e7f7      	b.n	80096a6 <_Balloc+0x66>
 80096b6:	bf00      	nop
 80096b8:	0800acc6 	.word	0x0800acc6
 80096bc:	0800ae28 	.word	0x0800ae28

080096c0 <_Bfree>:
 80096c0:	b570      	push	{r4, r5, r6, lr}
 80096c2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80096c4:	4605      	mov	r5, r0
 80096c6:	460c      	mov	r4, r1
 80096c8:	b976      	cbnz	r6, 80096e8 <_Bfree+0x28>
 80096ca:	2010      	movs	r0, #16
 80096cc:	f7ff ff90 	bl	80095f0 <malloc>
 80096d0:	4602      	mov	r2, r0
 80096d2:	6268      	str	r0, [r5, #36]	; 0x24
 80096d4:	b920      	cbnz	r0, 80096e0 <_Bfree+0x20>
 80096d6:	4b09      	ldr	r3, [pc, #36]	; (80096fc <_Bfree+0x3c>)
 80096d8:	4809      	ldr	r0, [pc, #36]	; (8009700 <_Bfree+0x40>)
 80096da:	218a      	movs	r1, #138	; 0x8a
 80096dc:	f001 f8ae 	bl	800a83c <__assert_func>
 80096e0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80096e4:	6006      	str	r6, [r0, #0]
 80096e6:	60c6      	str	r6, [r0, #12]
 80096e8:	b13c      	cbz	r4, 80096fa <_Bfree+0x3a>
 80096ea:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80096ec:	6862      	ldr	r2, [r4, #4]
 80096ee:	68db      	ldr	r3, [r3, #12]
 80096f0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80096f4:	6021      	str	r1, [r4, #0]
 80096f6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80096fa:	bd70      	pop	{r4, r5, r6, pc}
 80096fc:	0800acc6 	.word	0x0800acc6
 8009700:	0800ae28 	.word	0x0800ae28

08009704 <__multadd>:
 8009704:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009708:	690d      	ldr	r5, [r1, #16]
 800970a:	4607      	mov	r7, r0
 800970c:	460c      	mov	r4, r1
 800970e:	461e      	mov	r6, r3
 8009710:	f101 0c14 	add.w	ip, r1, #20
 8009714:	2000      	movs	r0, #0
 8009716:	f8dc 3000 	ldr.w	r3, [ip]
 800971a:	b299      	uxth	r1, r3
 800971c:	fb02 6101 	mla	r1, r2, r1, r6
 8009720:	0c1e      	lsrs	r6, r3, #16
 8009722:	0c0b      	lsrs	r3, r1, #16
 8009724:	fb02 3306 	mla	r3, r2, r6, r3
 8009728:	b289      	uxth	r1, r1
 800972a:	3001      	adds	r0, #1
 800972c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009730:	4285      	cmp	r5, r0
 8009732:	f84c 1b04 	str.w	r1, [ip], #4
 8009736:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800973a:	dcec      	bgt.n	8009716 <__multadd+0x12>
 800973c:	b30e      	cbz	r6, 8009782 <__multadd+0x7e>
 800973e:	68a3      	ldr	r3, [r4, #8]
 8009740:	42ab      	cmp	r3, r5
 8009742:	dc19      	bgt.n	8009778 <__multadd+0x74>
 8009744:	6861      	ldr	r1, [r4, #4]
 8009746:	4638      	mov	r0, r7
 8009748:	3101      	adds	r1, #1
 800974a:	f7ff ff79 	bl	8009640 <_Balloc>
 800974e:	4680      	mov	r8, r0
 8009750:	b928      	cbnz	r0, 800975e <__multadd+0x5a>
 8009752:	4602      	mov	r2, r0
 8009754:	4b0c      	ldr	r3, [pc, #48]	; (8009788 <__multadd+0x84>)
 8009756:	480d      	ldr	r0, [pc, #52]	; (800978c <__multadd+0x88>)
 8009758:	21b5      	movs	r1, #181	; 0xb5
 800975a:	f001 f86f 	bl	800a83c <__assert_func>
 800975e:	6922      	ldr	r2, [r4, #16]
 8009760:	3202      	adds	r2, #2
 8009762:	f104 010c 	add.w	r1, r4, #12
 8009766:	0092      	lsls	r2, r2, #2
 8009768:	300c      	adds	r0, #12
 800976a:	f7ff ff5b 	bl	8009624 <memcpy>
 800976e:	4621      	mov	r1, r4
 8009770:	4638      	mov	r0, r7
 8009772:	f7ff ffa5 	bl	80096c0 <_Bfree>
 8009776:	4644      	mov	r4, r8
 8009778:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800977c:	3501      	adds	r5, #1
 800977e:	615e      	str	r6, [r3, #20]
 8009780:	6125      	str	r5, [r4, #16]
 8009782:	4620      	mov	r0, r4
 8009784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009788:	0800ad38 	.word	0x0800ad38
 800978c:	0800ae28 	.word	0x0800ae28

08009790 <__s2b>:
 8009790:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009794:	460c      	mov	r4, r1
 8009796:	4615      	mov	r5, r2
 8009798:	461f      	mov	r7, r3
 800979a:	2209      	movs	r2, #9
 800979c:	3308      	adds	r3, #8
 800979e:	4606      	mov	r6, r0
 80097a0:	fb93 f3f2 	sdiv	r3, r3, r2
 80097a4:	2100      	movs	r1, #0
 80097a6:	2201      	movs	r2, #1
 80097a8:	429a      	cmp	r2, r3
 80097aa:	db09      	blt.n	80097c0 <__s2b+0x30>
 80097ac:	4630      	mov	r0, r6
 80097ae:	f7ff ff47 	bl	8009640 <_Balloc>
 80097b2:	b940      	cbnz	r0, 80097c6 <__s2b+0x36>
 80097b4:	4602      	mov	r2, r0
 80097b6:	4b19      	ldr	r3, [pc, #100]	; (800981c <__s2b+0x8c>)
 80097b8:	4819      	ldr	r0, [pc, #100]	; (8009820 <__s2b+0x90>)
 80097ba:	21ce      	movs	r1, #206	; 0xce
 80097bc:	f001 f83e 	bl	800a83c <__assert_func>
 80097c0:	0052      	lsls	r2, r2, #1
 80097c2:	3101      	adds	r1, #1
 80097c4:	e7f0      	b.n	80097a8 <__s2b+0x18>
 80097c6:	9b08      	ldr	r3, [sp, #32]
 80097c8:	6143      	str	r3, [r0, #20]
 80097ca:	2d09      	cmp	r5, #9
 80097cc:	f04f 0301 	mov.w	r3, #1
 80097d0:	6103      	str	r3, [r0, #16]
 80097d2:	dd16      	ble.n	8009802 <__s2b+0x72>
 80097d4:	f104 0909 	add.w	r9, r4, #9
 80097d8:	46c8      	mov	r8, r9
 80097da:	442c      	add	r4, r5
 80097dc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80097e0:	4601      	mov	r1, r0
 80097e2:	3b30      	subs	r3, #48	; 0x30
 80097e4:	220a      	movs	r2, #10
 80097e6:	4630      	mov	r0, r6
 80097e8:	f7ff ff8c 	bl	8009704 <__multadd>
 80097ec:	45a0      	cmp	r8, r4
 80097ee:	d1f5      	bne.n	80097dc <__s2b+0x4c>
 80097f0:	f1a5 0408 	sub.w	r4, r5, #8
 80097f4:	444c      	add	r4, r9
 80097f6:	1b2d      	subs	r5, r5, r4
 80097f8:	1963      	adds	r3, r4, r5
 80097fa:	42bb      	cmp	r3, r7
 80097fc:	db04      	blt.n	8009808 <__s2b+0x78>
 80097fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009802:	340a      	adds	r4, #10
 8009804:	2509      	movs	r5, #9
 8009806:	e7f6      	b.n	80097f6 <__s2b+0x66>
 8009808:	f814 3b01 	ldrb.w	r3, [r4], #1
 800980c:	4601      	mov	r1, r0
 800980e:	3b30      	subs	r3, #48	; 0x30
 8009810:	220a      	movs	r2, #10
 8009812:	4630      	mov	r0, r6
 8009814:	f7ff ff76 	bl	8009704 <__multadd>
 8009818:	e7ee      	b.n	80097f8 <__s2b+0x68>
 800981a:	bf00      	nop
 800981c:	0800ad38 	.word	0x0800ad38
 8009820:	0800ae28 	.word	0x0800ae28

08009824 <__hi0bits>:
 8009824:	0c03      	lsrs	r3, r0, #16
 8009826:	041b      	lsls	r3, r3, #16
 8009828:	b9d3      	cbnz	r3, 8009860 <__hi0bits+0x3c>
 800982a:	0400      	lsls	r0, r0, #16
 800982c:	2310      	movs	r3, #16
 800982e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009832:	bf04      	itt	eq
 8009834:	0200      	lsleq	r0, r0, #8
 8009836:	3308      	addeq	r3, #8
 8009838:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800983c:	bf04      	itt	eq
 800983e:	0100      	lsleq	r0, r0, #4
 8009840:	3304      	addeq	r3, #4
 8009842:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009846:	bf04      	itt	eq
 8009848:	0080      	lsleq	r0, r0, #2
 800984a:	3302      	addeq	r3, #2
 800984c:	2800      	cmp	r0, #0
 800984e:	db05      	blt.n	800985c <__hi0bits+0x38>
 8009850:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009854:	f103 0301 	add.w	r3, r3, #1
 8009858:	bf08      	it	eq
 800985a:	2320      	moveq	r3, #32
 800985c:	4618      	mov	r0, r3
 800985e:	4770      	bx	lr
 8009860:	2300      	movs	r3, #0
 8009862:	e7e4      	b.n	800982e <__hi0bits+0xa>

08009864 <__lo0bits>:
 8009864:	6803      	ldr	r3, [r0, #0]
 8009866:	f013 0207 	ands.w	r2, r3, #7
 800986a:	4601      	mov	r1, r0
 800986c:	d00b      	beq.n	8009886 <__lo0bits+0x22>
 800986e:	07da      	lsls	r2, r3, #31
 8009870:	d423      	bmi.n	80098ba <__lo0bits+0x56>
 8009872:	0798      	lsls	r0, r3, #30
 8009874:	bf49      	itett	mi
 8009876:	085b      	lsrmi	r3, r3, #1
 8009878:	089b      	lsrpl	r3, r3, #2
 800987a:	2001      	movmi	r0, #1
 800987c:	600b      	strmi	r3, [r1, #0]
 800987e:	bf5c      	itt	pl
 8009880:	600b      	strpl	r3, [r1, #0]
 8009882:	2002      	movpl	r0, #2
 8009884:	4770      	bx	lr
 8009886:	b298      	uxth	r0, r3
 8009888:	b9a8      	cbnz	r0, 80098b6 <__lo0bits+0x52>
 800988a:	0c1b      	lsrs	r3, r3, #16
 800988c:	2010      	movs	r0, #16
 800988e:	b2da      	uxtb	r2, r3
 8009890:	b90a      	cbnz	r2, 8009896 <__lo0bits+0x32>
 8009892:	3008      	adds	r0, #8
 8009894:	0a1b      	lsrs	r3, r3, #8
 8009896:	071a      	lsls	r2, r3, #28
 8009898:	bf04      	itt	eq
 800989a:	091b      	lsreq	r3, r3, #4
 800989c:	3004      	addeq	r0, #4
 800989e:	079a      	lsls	r2, r3, #30
 80098a0:	bf04      	itt	eq
 80098a2:	089b      	lsreq	r3, r3, #2
 80098a4:	3002      	addeq	r0, #2
 80098a6:	07da      	lsls	r2, r3, #31
 80098a8:	d403      	bmi.n	80098b2 <__lo0bits+0x4e>
 80098aa:	085b      	lsrs	r3, r3, #1
 80098ac:	f100 0001 	add.w	r0, r0, #1
 80098b0:	d005      	beq.n	80098be <__lo0bits+0x5a>
 80098b2:	600b      	str	r3, [r1, #0]
 80098b4:	4770      	bx	lr
 80098b6:	4610      	mov	r0, r2
 80098b8:	e7e9      	b.n	800988e <__lo0bits+0x2a>
 80098ba:	2000      	movs	r0, #0
 80098bc:	4770      	bx	lr
 80098be:	2020      	movs	r0, #32
 80098c0:	4770      	bx	lr
	...

080098c4 <__i2b>:
 80098c4:	b510      	push	{r4, lr}
 80098c6:	460c      	mov	r4, r1
 80098c8:	2101      	movs	r1, #1
 80098ca:	f7ff feb9 	bl	8009640 <_Balloc>
 80098ce:	4602      	mov	r2, r0
 80098d0:	b928      	cbnz	r0, 80098de <__i2b+0x1a>
 80098d2:	4b05      	ldr	r3, [pc, #20]	; (80098e8 <__i2b+0x24>)
 80098d4:	4805      	ldr	r0, [pc, #20]	; (80098ec <__i2b+0x28>)
 80098d6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80098da:	f000 ffaf 	bl	800a83c <__assert_func>
 80098de:	2301      	movs	r3, #1
 80098e0:	6144      	str	r4, [r0, #20]
 80098e2:	6103      	str	r3, [r0, #16]
 80098e4:	bd10      	pop	{r4, pc}
 80098e6:	bf00      	nop
 80098e8:	0800ad38 	.word	0x0800ad38
 80098ec:	0800ae28 	.word	0x0800ae28

080098f0 <__multiply>:
 80098f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098f4:	4691      	mov	r9, r2
 80098f6:	690a      	ldr	r2, [r1, #16]
 80098f8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80098fc:	429a      	cmp	r2, r3
 80098fe:	bfb8      	it	lt
 8009900:	460b      	movlt	r3, r1
 8009902:	460c      	mov	r4, r1
 8009904:	bfbc      	itt	lt
 8009906:	464c      	movlt	r4, r9
 8009908:	4699      	movlt	r9, r3
 800990a:	6927      	ldr	r7, [r4, #16]
 800990c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009910:	68a3      	ldr	r3, [r4, #8]
 8009912:	6861      	ldr	r1, [r4, #4]
 8009914:	eb07 060a 	add.w	r6, r7, sl
 8009918:	42b3      	cmp	r3, r6
 800991a:	b085      	sub	sp, #20
 800991c:	bfb8      	it	lt
 800991e:	3101      	addlt	r1, #1
 8009920:	f7ff fe8e 	bl	8009640 <_Balloc>
 8009924:	b930      	cbnz	r0, 8009934 <__multiply+0x44>
 8009926:	4602      	mov	r2, r0
 8009928:	4b44      	ldr	r3, [pc, #272]	; (8009a3c <__multiply+0x14c>)
 800992a:	4845      	ldr	r0, [pc, #276]	; (8009a40 <__multiply+0x150>)
 800992c:	f240 115d 	movw	r1, #349	; 0x15d
 8009930:	f000 ff84 	bl	800a83c <__assert_func>
 8009934:	f100 0514 	add.w	r5, r0, #20
 8009938:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800993c:	462b      	mov	r3, r5
 800993e:	2200      	movs	r2, #0
 8009940:	4543      	cmp	r3, r8
 8009942:	d321      	bcc.n	8009988 <__multiply+0x98>
 8009944:	f104 0314 	add.w	r3, r4, #20
 8009948:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800994c:	f109 0314 	add.w	r3, r9, #20
 8009950:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009954:	9202      	str	r2, [sp, #8]
 8009956:	1b3a      	subs	r2, r7, r4
 8009958:	3a15      	subs	r2, #21
 800995a:	f022 0203 	bic.w	r2, r2, #3
 800995e:	3204      	adds	r2, #4
 8009960:	f104 0115 	add.w	r1, r4, #21
 8009964:	428f      	cmp	r7, r1
 8009966:	bf38      	it	cc
 8009968:	2204      	movcc	r2, #4
 800996a:	9201      	str	r2, [sp, #4]
 800996c:	9a02      	ldr	r2, [sp, #8]
 800996e:	9303      	str	r3, [sp, #12]
 8009970:	429a      	cmp	r2, r3
 8009972:	d80c      	bhi.n	800998e <__multiply+0x9e>
 8009974:	2e00      	cmp	r6, #0
 8009976:	dd03      	ble.n	8009980 <__multiply+0x90>
 8009978:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800997c:	2b00      	cmp	r3, #0
 800997e:	d05a      	beq.n	8009a36 <__multiply+0x146>
 8009980:	6106      	str	r6, [r0, #16]
 8009982:	b005      	add	sp, #20
 8009984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009988:	f843 2b04 	str.w	r2, [r3], #4
 800998c:	e7d8      	b.n	8009940 <__multiply+0x50>
 800998e:	f8b3 a000 	ldrh.w	sl, [r3]
 8009992:	f1ba 0f00 	cmp.w	sl, #0
 8009996:	d024      	beq.n	80099e2 <__multiply+0xf2>
 8009998:	f104 0e14 	add.w	lr, r4, #20
 800999c:	46a9      	mov	r9, r5
 800999e:	f04f 0c00 	mov.w	ip, #0
 80099a2:	f85e 2b04 	ldr.w	r2, [lr], #4
 80099a6:	f8d9 1000 	ldr.w	r1, [r9]
 80099aa:	fa1f fb82 	uxth.w	fp, r2
 80099ae:	b289      	uxth	r1, r1
 80099b0:	fb0a 110b 	mla	r1, sl, fp, r1
 80099b4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80099b8:	f8d9 2000 	ldr.w	r2, [r9]
 80099bc:	4461      	add	r1, ip
 80099be:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80099c2:	fb0a c20b 	mla	r2, sl, fp, ip
 80099c6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80099ca:	b289      	uxth	r1, r1
 80099cc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80099d0:	4577      	cmp	r7, lr
 80099d2:	f849 1b04 	str.w	r1, [r9], #4
 80099d6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80099da:	d8e2      	bhi.n	80099a2 <__multiply+0xb2>
 80099dc:	9a01      	ldr	r2, [sp, #4]
 80099de:	f845 c002 	str.w	ip, [r5, r2]
 80099e2:	9a03      	ldr	r2, [sp, #12]
 80099e4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80099e8:	3304      	adds	r3, #4
 80099ea:	f1b9 0f00 	cmp.w	r9, #0
 80099ee:	d020      	beq.n	8009a32 <__multiply+0x142>
 80099f0:	6829      	ldr	r1, [r5, #0]
 80099f2:	f104 0c14 	add.w	ip, r4, #20
 80099f6:	46ae      	mov	lr, r5
 80099f8:	f04f 0a00 	mov.w	sl, #0
 80099fc:	f8bc b000 	ldrh.w	fp, [ip]
 8009a00:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009a04:	fb09 220b 	mla	r2, r9, fp, r2
 8009a08:	4492      	add	sl, r2
 8009a0a:	b289      	uxth	r1, r1
 8009a0c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009a10:	f84e 1b04 	str.w	r1, [lr], #4
 8009a14:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009a18:	f8be 1000 	ldrh.w	r1, [lr]
 8009a1c:	0c12      	lsrs	r2, r2, #16
 8009a1e:	fb09 1102 	mla	r1, r9, r2, r1
 8009a22:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009a26:	4567      	cmp	r7, ip
 8009a28:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009a2c:	d8e6      	bhi.n	80099fc <__multiply+0x10c>
 8009a2e:	9a01      	ldr	r2, [sp, #4]
 8009a30:	50a9      	str	r1, [r5, r2]
 8009a32:	3504      	adds	r5, #4
 8009a34:	e79a      	b.n	800996c <__multiply+0x7c>
 8009a36:	3e01      	subs	r6, #1
 8009a38:	e79c      	b.n	8009974 <__multiply+0x84>
 8009a3a:	bf00      	nop
 8009a3c:	0800ad38 	.word	0x0800ad38
 8009a40:	0800ae28 	.word	0x0800ae28

08009a44 <__pow5mult>:
 8009a44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a48:	4615      	mov	r5, r2
 8009a4a:	f012 0203 	ands.w	r2, r2, #3
 8009a4e:	4606      	mov	r6, r0
 8009a50:	460f      	mov	r7, r1
 8009a52:	d007      	beq.n	8009a64 <__pow5mult+0x20>
 8009a54:	4c25      	ldr	r4, [pc, #148]	; (8009aec <__pow5mult+0xa8>)
 8009a56:	3a01      	subs	r2, #1
 8009a58:	2300      	movs	r3, #0
 8009a5a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009a5e:	f7ff fe51 	bl	8009704 <__multadd>
 8009a62:	4607      	mov	r7, r0
 8009a64:	10ad      	asrs	r5, r5, #2
 8009a66:	d03d      	beq.n	8009ae4 <__pow5mult+0xa0>
 8009a68:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009a6a:	b97c      	cbnz	r4, 8009a8c <__pow5mult+0x48>
 8009a6c:	2010      	movs	r0, #16
 8009a6e:	f7ff fdbf 	bl	80095f0 <malloc>
 8009a72:	4602      	mov	r2, r0
 8009a74:	6270      	str	r0, [r6, #36]	; 0x24
 8009a76:	b928      	cbnz	r0, 8009a84 <__pow5mult+0x40>
 8009a78:	4b1d      	ldr	r3, [pc, #116]	; (8009af0 <__pow5mult+0xac>)
 8009a7a:	481e      	ldr	r0, [pc, #120]	; (8009af4 <__pow5mult+0xb0>)
 8009a7c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009a80:	f000 fedc 	bl	800a83c <__assert_func>
 8009a84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009a88:	6004      	str	r4, [r0, #0]
 8009a8a:	60c4      	str	r4, [r0, #12]
 8009a8c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009a90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009a94:	b94c      	cbnz	r4, 8009aaa <__pow5mult+0x66>
 8009a96:	f240 2171 	movw	r1, #625	; 0x271
 8009a9a:	4630      	mov	r0, r6
 8009a9c:	f7ff ff12 	bl	80098c4 <__i2b>
 8009aa0:	2300      	movs	r3, #0
 8009aa2:	f8c8 0008 	str.w	r0, [r8, #8]
 8009aa6:	4604      	mov	r4, r0
 8009aa8:	6003      	str	r3, [r0, #0]
 8009aaa:	f04f 0900 	mov.w	r9, #0
 8009aae:	07eb      	lsls	r3, r5, #31
 8009ab0:	d50a      	bpl.n	8009ac8 <__pow5mult+0x84>
 8009ab2:	4639      	mov	r1, r7
 8009ab4:	4622      	mov	r2, r4
 8009ab6:	4630      	mov	r0, r6
 8009ab8:	f7ff ff1a 	bl	80098f0 <__multiply>
 8009abc:	4639      	mov	r1, r7
 8009abe:	4680      	mov	r8, r0
 8009ac0:	4630      	mov	r0, r6
 8009ac2:	f7ff fdfd 	bl	80096c0 <_Bfree>
 8009ac6:	4647      	mov	r7, r8
 8009ac8:	106d      	asrs	r5, r5, #1
 8009aca:	d00b      	beq.n	8009ae4 <__pow5mult+0xa0>
 8009acc:	6820      	ldr	r0, [r4, #0]
 8009ace:	b938      	cbnz	r0, 8009ae0 <__pow5mult+0x9c>
 8009ad0:	4622      	mov	r2, r4
 8009ad2:	4621      	mov	r1, r4
 8009ad4:	4630      	mov	r0, r6
 8009ad6:	f7ff ff0b 	bl	80098f0 <__multiply>
 8009ada:	6020      	str	r0, [r4, #0]
 8009adc:	f8c0 9000 	str.w	r9, [r0]
 8009ae0:	4604      	mov	r4, r0
 8009ae2:	e7e4      	b.n	8009aae <__pow5mult+0x6a>
 8009ae4:	4638      	mov	r0, r7
 8009ae6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009aea:	bf00      	nop
 8009aec:	0800af78 	.word	0x0800af78
 8009af0:	0800acc6 	.word	0x0800acc6
 8009af4:	0800ae28 	.word	0x0800ae28

08009af8 <__lshift>:
 8009af8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009afc:	460c      	mov	r4, r1
 8009afe:	6849      	ldr	r1, [r1, #4]
 8009b00:	6923      	ldr	r3, [r4, #16]
 8009b02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009b06:	68a3      	ldr	r3, [r4, #8]
 8009b08:	4607      	mov	r7, r0
 8009b0a:	4691      	mov	r9, r2
 8009b0c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009b10:	f108 0601 	add.w	r6, r8, #1
 8009b14:	42b3      	cmp	r3, r6
 8009b16:	db0b      	blt.n	8009b30 <__lshift+0x38>
 8009b18:	4638      	mov	r0, r7
 8009b1a:	f7ff fd91 	bl	8009640 <_Balloc>
 8009b1e:	4605      	mov	r5, r0
 8009b20:	b948      	cbnz	r0, 8009b36 <__lshift+0x3e>
 8009b22:	4602      	mov	r2, r0
 8009b24:	4b2a      	ldr	r3, [pc, #168]	; (8009bd0 <__lshift+0xd8>)
 8009b26:	482b      	ldr	r0, [pc, #172]	; (8009bd4 <__lshift+0xdc>)
 8009b28:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009b2c:	f000 fe86 	bl	800a83c <__assert_func>
 8009b30:	3101      	adds	r1, #1
 8009b32:	005b      	lsls	r3, r3, #1
 8009b34:	e7ee      	b.n	8009b14 <__lshift+0x1c>
 8009b36:	2300      	movs	r3, #0
 8009b38:	f100 0114 	add.w	r1, r0, #20
 8009b3c:	f100 0210 	add.w	r2, r0, #16
 8009b40:	4618      	mov	r0, r3
 8009b42:	4553      	cmp	r3, sl
 8009b44:	db37      	blt.n	8009bb6 <__lshift+0xbe>
 8009b46:	6920      	ldr	r0, [r4, #16]
 8009b48:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009b4c:	f104 0314 	add.w	r3, r4, #20
 8009b50:	f019 091f 	ands.w	r9, r9, #31
 8009b54:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009b58:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009b5c:	d02f      	beq.n	8009bbe <__lshift+0xc6>
 8009b5e:	f1c9 0e20 	rsb	lr, r9, #32
 8009b62:	468a      	mov	sl, r1
 8009b64:	f04f 0c00 	mov.w	ip, #0
 8009b68:	681a      	ldr	r2, [r3, #0]
 8009b6a:	fa02 f209 	lsl.w	r2, r2, r9
 8009b6e:	ea42 020c 	orr.w	r2, r2, ip
 8009b72:	f84a 2b04 	str.w	r2, [sl], #4
 8009b76:	f853 2b04 	ldr.w	r2, [r3], #4
 8009b7a:	4298      	cmp	r0, r3
 8009b7c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009b80:	d8f2      	bhi.n	8009b68 <__lshift+0x70>
 8009b82:	1b03      	subs	r3, r0, r4
 8009b84:	3b15      	subs	r3, #21
 8009b86:	f023 0303 	bic.w	r3, r3, #3
 8009b8a:	3304      	adds	r3, #4
 8009b8c:	f104 0215 	add.w	r2, r4, #21
 8009b90:	4290      	cmp	r0, r2
 8009b92:	bf38      	it	cc
 8009b94:	2304      	movcc	r3, #4
 8009b96:	f841 c003 	str.w	ip, [r1, r3]
 8009b9a:	f1bc 0f00 	cmp.w	ip, #0
 8009b9e:	d001      	beq.n	8009ba4 <__lshift+0xac>
 8009ba0:	f108 0602 	add.w	r6, r8, #2
 8009ba4:	3e01      	subs	r6, #1
 8009ba6:	4638      	mov	r0, r7
 8009ba8:	612e      	str	r6, [r5, #16]
 8009baa:	4621      	mov	r1, r4
 8009bac:	f7ff fd88 	bl	80096c0 <_Bfree>
 8009bb0:	4628      	mov	r0, r5
 8009bb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bb6:	f842 0f04 	str.w	r0, [r2, #4]!
 8009bba:	3301      	adds	r3, #1
 8009bbc:	e7c1      	b.n	8009b42 <__lshift+0x4a>
 8009bbe:	3904      	subs	r1, #4
 8009bc0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009bc4:	f841 2f04 	str.w	r2, [r1, #4]!
 8009bc8:	4298      	cmp	r0, r3
 8009bca:	d8f9      	bhi.n	8009bc0 <__lshift+0xc8>
 8009bcc:	e7ea      	b.n	8009ba4 <__lshift+0xac>
 8009bce:	bf00      	nop
 8009bd0:	0800ad38 	.word	0x0800ad38
 8009bd4:	0800ae28 	.word	0x0800ae28

08009bd8 <__mcmp>:
 8009bd8:	b530      	push	{r4, r5, lr}
 8009bda:	6902      	ldr	r2, [r0, #16]
 8009bdc:	690c      	ldr	r4, [r1, #16]
 8009bde:	1b12      	subs	r2, r2, r4
 8009be0:	d10e      	bne.n	8009c00 <__mcmp+0x28>
 8009be2:	f100 0314 	add.w	r3, r0, #20
 8009be6:	3114      	adds	r1, #20
 8009be8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009bec:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009bf0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009bf4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009bf8:	42a5      	cmp	r5, r4
 8009bfa:	d003      	beq.n	8009c04 <__mcmp+0x2c>
 8009bfc:	d305      	bcc.n	8009c0a <__mcmp+0x32>
 8009bfe:	2201      	movs	r2, #1
 8009c00:	4610      	mov	r0, r2
 8009c02:	bd30      	pop	{r4, r5, pc}
 8009c04:	4283      	cmp	r3, r0
 8009c06:	d3f3      	bcc.n	8009bf0 <__mcmp+0x18>
 8009c08:	e7fa      	b.n	8009c00 <__mcmp+0x28>
 8009c0a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c0e:	e7f7      	b.n	8009c00 <__mcmp+0x28>

08009c10 <__mdiff>:
 8009c10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c14:	460c      	mov	r4, r1
 8009c16:	4606      	mov	r6, r0
 8009c18:	4611      	mov	r1, r2
 8009c1a:	4620      	mov	r0, r4
 8009c1c:	4690      	mov	r8, r2
 8009c1e:	f7ff ffdb 	bl	8009bd8 <__mcmp>
 8009c22:	1e05      	subs	r5, r0, #0
 8009c24:	d110      	bne.n	8009c48 <__mdiff+0x38>
 8009c26:	4629      	mov	r1, r5
 8009c28:	4630      	mov	r0, r6
 8009c2a:	f7ff fd09 	bl	8009640 <_Balloc>
 8009c2e:	b930      	cbnz	r0, 8009c3e <__mdiff+0x2e>
 8009c30:	4b3a      	ldr	r3, [pc, #232]	; (8009d1c <__mdiff+0x10c>)
 8009c32:	4602      	mov	r2, r0
 8009c34:	f240 2132 	movw	r1, #562	; 0x232
 8009c38:	4839      	ldr	r0, [pc, #228]	; (8009d20 <__mdiff+0x110>)
 8009c3a:	f000 fdff 	bl	800a83c <__assert_func>
 8009c3e:	2301      	movs	r3, #1
 8009c40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009c44:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c48:	bfa4      	itt	ge
 8009c4a:	4643      	movge	r3, r8
 8009c4c:	46a0      	movge	r8, r4
 8009c4e:	4630      	mov	r0, r6
 8009c50:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009c54:	bfa6      	itte	ge
 8009c56:	461c      	movge	r4, r3
 8009c58:	2500      	movge	r5, #0
 8009c5a:	2501      	movlt	r5, #1
 8009c5c:	f7ff fcf0 	bl	8009640 <_Balloc>
 8009c60:	b920      	cbnz	r0, 8009c6c <__mdiff+0x5c>
 8009c62:	4b2e      	ldr	r3, [pc, #184]	; (8009d1c <__mdiff+0x10c>)
 8009c64:	4602      	mov	r2, r0
 8009c66:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009c6a:	e7e5      	b.n	8009c38 <__mdiff+0x28>
 8009c6c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009c70:	6926      	ldr	r6, [r4, #16]
 8009c72:	60c5      	str	r5, [r0, #12]
 8009c74:	f104 0914 	add.w	r9, r4, #20
 8009c78:	f108 0514 	add.w	r5, r8, #20
 8009c7c:	f100 0e14 	add.w	lr, r0, #20
 8009c80:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009c84:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009c88:	f108 0210 	add.w	r2, r8, #16
 8009c8c:	46f2      	mov	sl, lr
 8009c8e:	2100      	movs	r1, #0
 8009c90:	f859 3b04 	ldr.w	r3, [r9], #4
 8009c94:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009c98:	fa1f f883 	uxth.w	r8, r3
 8009c9c:	fa11 f18b 	uxtah	r1, r1, fp
 8009ca0:	0c1b      	lsrs	r3, r3, #16
 8009ca2:	eba1 0808 	sub.w	r8, r1, r8
 8009ca6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009caa:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009cae:	fa1f f888 	uxth.w	r8, r8
 8009cb2:	1419      	asrs	r1, r3, #16
 8009cb4:	454e      	cmp	r6, r9
 8009cb6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009cba:	f84a 3b04 	str.w	r3, [sl], #4
 8009cbe:	d8e7      	bhi.n	8009c90 <__mdiff+0x80>
 8009cc0:	1b33      	subs	r3, r6, r4
 8009cc2:	3b15      	subs	r3, #21
 8009cc4:	f023 0303 	bic.w	r3, r3, #3
 8009cc8:	3304      	adds	r3, #4
 8009cca:	3415      	adds	r4, #21
 8009ccc:	42a6      	cmp	r6, r4
 8009cce:	bf38      	it	cc
 8009cd0:	2304      	movcc	r3, #4
 8009cd2:	441d      	add	r5, r3
 8009cd4:	4473      	add	r3, lr
 8009cd6:	469e      	mov	lr, r3
 8009cd8:	462e      	mov	r6, r5
 8009cda:	4566      	cmp	r6, ip
 8009cdc:	d30e      	bcc.n	8009cfc <__mdiff+0xec>
 8009cde:	f10c 0203 	add.w	r2, ip, #3
 8009ce2:	1b52      	subs	r2, r2, r5
 8009ce4:	f022 0203 	bic.w	r2, r2, #3
 8009ce8:	3d03      	subs	r5, #3
 8009cea:	45ac      	cmp	ip, r5
 8009cec:	bf38      	it	cc
 8009cee:	2200      	movcc	r2, #0
 8009cf0:	441a      	add	r2, r3
 8009cf2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009cf6:	b17b      	cbz	r3, 8009d18 <__mdiff+0x108>
 8009cf8:	6107      	str	r7, [r0, #16]
 8009cfa:	e7a3      	b.n	8009c44 <__mdiff+0x34>
 8009cfc:	f856 8b04 	ldr.w	r8, [r6], #4
 8009d00:	fa11 f288 	uxtah	r2, r1, r8
 8009d04:	1414      	asrs	r4, r2, #16
 8009d06:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009d0a:	b292      	uxth	r2, r2
 8009d0c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009d10:	f84e 2b04 	str.w	r2, [lr], #4
 8009d14:	1421      	asrs	r1, r4, #16
 8009d16:	e7e0      	b.n	8009cda <__mdiff+0xca>
 8009d18:	3f01      	subs	r7, #1
 8009d1a:	e7ea      	b.n	8009cf2 <__mdiff+0xe2>
 8009d1c:	0800ad38 	.word	0x0800ad38
 8009d20:	0800ae28 	.word	0x0800ae28

08009d24 <__ulp>:
 8009d24:	b082      	sub	sp, #8
 8009d26:	ed8d 0b00 	vstr	d0, [sp]
 8009d2a:	9b01      	ldr	r3, [sp, #4]
 8009d2c:	4912      	ldr	r1, [pc, #72]	; (8009d78 <__ulp+0x54>)
 8009d2e:	4019      	ands	r1, r3
 8009d30:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009d34:	2900      	cmp	r1, #0
 8009d36:	dd05      	ble.n	8009d44 <__ulp+0x20>
 8009d38:	2200      	movs	r2, #0
 8009d3a:	460b      	mov	r3, r1
 8009d3c:	ec43 2b10 	vmov	d0, r2, r3
 8009d40:	b002      	add	sp, #8
 8009d42:	4770      	bx	lr
 8009d44:	4249      	negs	r1, r1
 8009d46:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009d4a:	ea4f 5021 	mov.w	r0, r1, asr #20
 8009d4e:	f04f 0200 	mov.w	r2, #0
 8009d52:	f04f 0300 	mov.w	r3, #0
 8009d56:	da04      	bge.n	8009d62 <__ulp+0x3e>
 8009d58:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009d5c:	fa41 f300 	asr.w	r3, r1, r0
 8009d60:	e7ec      	b.n	8009d3c <__ulp+0x18>
 8009d62:	f1a0 0114 	sub.w	r1, r0, #20
 8009d66:	291e      	cmp	r1, #30
 8009d68:	bfda      	itte	le
 8009d6a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009d6e:	fa20 f101 	lsrle.w	r1, r0, r1
 8009d72:	2101      	movgt	r1, #1
 8009d74:	460a      	mov	r2, r1
 8009d76:	e7e1      	b.n	8009d3c <__ulp+0x18>
 8009d78:	7ff00000 	.word	0x7ff00000

08009d7c <__b2d>:
 8009d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d7e:	6905      	ldr	r5, [r0, #16]
 8009d80:	f100 0714 	add.w	r7, r0, #20
 8009d84:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009d88:	1f2e      	subs	r6, r5, #4
 8009d8a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009d8e:	4620      	mov	r0, r4
 8009d90:	f7ff fd48 	bl	8009824 <__hi0bits>
 8009d94:	f1c0 0320 	rsb	r3, r0, #32
 8009d98:	280a      	cmp	r0, #10
 8009d9a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009e18 <__b2d+0x9c>
 8009d9e:	600b      	str	r3, [r1, #0]
 8009da0:	dc14      	bgt.n	8009dcc <__b2d+0x50>
 8009da2:	f1c0 0e0b 	rsb	lr, r0, #11
 8009da6:	fa24 f10e 	lsr.w	r1, r4, lr
 8009daa:	42b7      	cmp	r7, r6
 8009dac:	ea41 030c 	orr.w	r3, r1, ip
 8009db0:	bf34      	ite	cc
 8009db2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009db6:	2100      	movcs	r1, #0
 8009db8:	3015      	adds	r0, #21
 8009dba:	fa04 f000 	lsl.w	r0, r4, r0
 8009dbe:	fa21 f10e 	lsr.w	r1, r1, lr
 8009dc2:	ea40 0201 	orr.w	r2, r0, r1
 8009dc6:	ec43 2b10 	vmov	d0, r2, r3
 8009dca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009dcc:	42b7      	cmp	r7, r6
 8009dce:	bf3a      	itte	cc
 8009dd0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009dd4:	f1a5 0608 	subcc.w	r6, r5, #8
 8009dd8:	2100      	movcs	r1, #0
 8009dda:	380b      	subs	r0, #11
 8009ddc:	d017      	beq.n	8009e0e <__b2d+0x92>
 8009dde:	f1c0 0c20 	rsb	ip, r0, #32
 8009de2:	fa04 f500 	lsl.w	r5, r4, r0
 8009de6:	42be      	cmp	r6, r7
 8009de8:	fa21 f40c 	lsr.w	r4, r1, ip
 8009dec:	ea45 0504 	orr.w	r5, r5, r4
 8009df0:	bf8c      	ite	hi
 8009df2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009df6:	2400      	movls	r4, #0
 8009df8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009dfc:	fa01 f000 	lsl.w	r0, r1, r0
 8009e00:	fa24 f40c 	lsr.w	r4, r4, ip
 8009e04:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009e08:	ea40 0204 	orr.w	r2, r0, r4
 8009e0c:	e7db      	b.n	8009dc6 <__b2d+0x4a>
 8009e0e:	ea44 030c 	orr.w	r3, r4, ip
 8009e12:	460a      	mov	r2, r1
 8009e14:	e7d7      	b.n	8009dc6 <__b2d+0x4a>
 8009e16:	bf00      	nop
 8009e18:	3ff00000 	.word	0x3ff00000

08009e1c <__d2b>:
 8009e1c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009e20:	4689      	mov	r9, r1
 8009e22:	2101      	movs	r1, #1
 8009e24:	ec57 6b10 	vmov	r6, r7, d0
 8009e28:	4690      	mov	r8, r2
 8009e2a:	f7ff fc09 	bl	8009640 <_Balloc>
 8009e2e:	4604      	mov	r4, r0
 8009e30:	b930      	cbnz	r0, 8009e40 <__d2b+0x24>
 8009e32:	4602      	mov	r2, r0
 8009e34:	4b25      	ldr	r3, [pc, #148]	; (8009ecc <__d2b+0xb0>)
 8009e36:	4826      	ldr	r0, [pc, #152]	; (8009ed0 <__d2b+0xb4>)
 8009e38:	f240 310a 	movw	r1, #778	; 0x30a
 8009e3c:	f000 fcfe 	bl	800a83c <__assert_func>
 8009e40:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009e44:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009e48:	bb35      	cbnz	r5, 8009e98 <__d2b+0x7c>
 8009e4a:	2e00      	cmp	r6, #0
 8009e4c:	9301      	str	r3, [sp, #4]
 8009e4e:	d028      	beq.n	8009ea2 <__d2b+0x86>
 8009e50:	4668      	mov	r0, sp
 8009e52:	9600      	str	r6, [sp, #0]
 8009e54:	f7ff fd06 	bl	8009864 <__lo0bits>
 8009e58:	9900      	ldr	r1, [sp, #0]
 8009e5a:	b300      	cbz	r0, 8009e9e <__d2b+0x82>
 8009e5c:	9a01      	ldr	r2, [sp, #4]
 8009e5e:	f1c0 0320 	rsb	r3, r0, #32
 8009e62:	fa02 f303 	lsl.w	r3, r2, r3
 8009e66:	430b      	orrs	r3, r1
 8009e68:	40c2      	lsrs	r2, r0
 8009e6a:	6163      	str	r3, [r4, #20]
 8009e6c:	9201      	str	r2, [sp, #4]
 8009e6e:	9b01      	ldr	r3, [sp, #4]
 8009e70:	61a3      	str	r3, [r4, #24]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	bf14      	ite	ne
 8009e76:	2202      	movne	r2, #2
 8009e78:	2201      	moveq	r2, #1
 8009e7a:	6122      	str	r2, [r4, #16]
 8009e7c:	b1d5      	cbz	r5, 8009eb4 <__d2b+0x98>
 8009e7e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009e82:	4405      	add	r5, r0
 8009e84:	f8c9 5000 	str.w	r5, [r9]
 8009e88:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009e8c:	f8c8 0000 	str.w	r0, [r8]
 8009e90:	4620      	mov	r0, r4
 8009e92:	b003      	add	sp, #12
 8009e94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009e98:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009e9c:	e7d5      	b.n	8009e4a <__d2b+0x2e>
 8009e9e:	6161      	str	r1, [r4, #20]
 8009ea0:	e7e5      	b.n	8009e6e <__d2b+0x52>
 8009ea2:	a801      	add	r0, sp, #4
 8009ea4:	f7ff fcde 	bl	8009864 <__lo0bits>
 8009ea8:	9b01      	ldr	r3, [sp, #4]
 8009eaa:	6163      	str	r3, [r4, #20]
 8009eac:	2201      	movs	r2, #1
 8009eae:	6122      	str	r2, [r4, #16]
 8009eb0:	3020      	adds	r0, #32
 8009eb2:	e7e3      	b.n	8009e7c <__d2b+0x60>
 8009eb4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009eb8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009ebc:	f8c9 0000 	str.w	r0, [r9]
 8009ec0:	6918      	ldr	r0, [r3, #16]
 8009ec2:	f7ff fcaf 	bl	8009824 <__hi0bits>
 8009ec6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009eca:	e7df      	b.n	8009e8c <__d2b+0x70>
 8009ecc:	0800ad38 	.word	0x0800ad38
 8009ed0:	0800ae28 	.word	0x0800ae28

08009ed4 <__ratio>:
 8009ed4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ed8:	4688      	mov	r8, r1
 8009eda:	4669      	mov	r1, sp
 8009edc:	4681      	mov	r9, r0
 8009ede:	f7ff ff4d 	bl	8009d7c <__b2d>
 8009ee2:	a901      	add	r1, sp, #4
 8009ee4:	4640      	mov	r0, r8
 8009ee6:	ec55 4b10 	vmov	r4, r5, d0
 8009eea:	f7ff ff47 	bl	8009d7c <__b2d>
 8009eee:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009ef2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009ef6:	eba3 0c02 	sub.w	ip, r3, r2
 8009efa:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009efe:	1a9b      	subs	r3, r3, r2
 8009f00:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009f04:	ec51 0b10 	vmov	r0, r1, d0
 8009f08:	2b00      	cmp	r3, #0
 8009f0a:	bfd6      	itet	le
 8009f0c:	460a      	movle	r2, r1
 8009f0e:	462a      	movgt	r2, r5
 8009f10:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009f14:	468b      	mov	fp, r1
 8009f16:	462f      	mov	r7, r5
 8009f18:	bfd4      	ite	le
 8009f1a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009f1e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009f22:	4620      	mov	r0, r4
 8009f24:	ee10 2a10 	vmov	r2, s0
 8009f28:	465b      	mov	r3, fp
 8009f2a:	4639      	mov	r1, r7
 8009f2c:	f7f6 fc9e 	bl	800086c <__aeabi_ddiv>
 8009f30:	ec41 0b10 	vmov	d0, r0, r1
 8009f34:	b003      	add	sp, #12
 8009f36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009f3a <__copybits>:
 8009f3a:	3901      	subs	r1, #1
 8009f3c:	b570      	push	{r4, r5, r6, lr}
 8009f3e:	1149      	asrs	r1, r1, #5
 8009f40:	6914      	ldr	r4, [r2, #16]
 8009f42:	3101      	adds	r1, #1
 8009f44:	f102 0314 	add.w	r3, r2, #20
 8009f48:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009f4c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009f50:	1f05      	subs	r5, r0, #4
 8009f52:	42a3      	cmp	r3, r4
 8009f54:	d30c      	bcc.n	8009f70 <__copybits+0x36>
 8009f56:	1aa3      	subs	r3, r4, r2
 8009f58:	3b11      	subs	r3, #17
 8009f5a:	f023 0303 	bic.w	r3, r3, #3
 8009f5e:	3211      	adds	r2, #17
 8009f60:	42a2      	cmp	r2, r4
 8009f62:	bf88      	it	hi
 8009f64:	2300      	movhi	r3, #0
 8009f66:	4418      	add	r0, r3
 8009f68:	2300      	movs	r3, #0
 8009f6a:	4288      	cmp	r0, r1
 8009f6c:	d305      	bcc.n	8009f7a <__copybits+0x40>
 8009f6e:	bd70      	pop	{r4, r5, r6, pc}
 8009f70:	f853 6b04 	ldr.w	r6, [r3], #4
 8009f74:	f845 6f04 	str.w	r6, [r5, #4]!
 8009f78:	e7eb      	b.n	8009f52 <__copybits+0x18>
 8009f7a:	f840 3b04 	str.w	r3, [r0], #4
 8009f7e:	e7f4      	b.n	8009f6a <__copybits+0x30>

08009f80 <__any_on>:
 8009f80:	f100 0214 	add.w	r2, r0, #20
 8009f84:	6900      	ldr	r0, [r0, #16]
 8009f86:	114b      	asrs	r3, r1, #5
 8009f88:	4298      	cmp	r0, r3
 8009f8a:	b510      	push	{r4, lr}
 8009f8c:	db11      	blt.n	8009fb2 <__any_on+0x32>
 8009f8e:	dd0a      	ble.n	8009fa6 <__any_on+0x26>
 8009f90:	f011 011f 	ands.w	r1, r1, #31
 8009f94:	d007      	beq.n	8009fa6 <__any_on+0x26>
 8009f96:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009f9a:	fa24 f001 	lsr.w	r0, r4, r1
 8009f9e:	fa00 f101 	lsl.w	r1, r0, r1
 8009fa2:	428c      	cmp	r4, r1
 8009fa4:	d10b      	bne.n	8009fbe <__any_on+0x3e>
 8009fa6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009faa:	4293      	cmp	r3, r2
 8009fac:	d803      	bhi.n	8009fb6 <__any_on+0x36>
 8009fae:	2000      	movs	r0, #0
 8009fb0:	bd10      	pop	{r4, pc}
 8009fb2:	4603      	mov	r3, r0
 8009fb4:	e7f7      	b.n	8009fa6 <__any_on+0x26>
 8009fb6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009fba:	2900      	cmp	r1, #0
 8009fbc:	d0f5      	beq.n	8009faa <__any_on+0x2a>
 8009fbe:	2001      	movs	r0, #1
 8009fc0:	e7f6      	b.n	8009fb0 <__any_on+0x30>

08009fc2 <_calloc_r>:
 8009fc2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009fc4:	fba1 2402 	umull	r2, r4, r1, r2
 8009fc8:	b94c      	cbnz	r4, 8009fde <_calloc_r+0x1c>
 8009fca:	4611      	mov	r1, r2
 8009fcc:	9201      	str	r2, [sp, #4]
 8009fce:	f000 f87b 	bl	800a0c8 <_malloc_r>
 8009fd2:	9a01      	ldr	r2, [sp, #4]
 8009fd4:	4605      	mov	r5, r0
 8009fd6:	b930      	cbnz	r0, 8009fe6 <_calloc_r+0x24>
 8009fd8:	4628      	mov	r0, r5
 8009fda:	b003      	add	sp, #12
 8009fdc:	bd30      	pop	{r4, r5, pc}
 8009fde:	220c      	movs	r2, #12
 8009fe0:	6002      	str	r2, [r0, #0]
 8009fe2:	2500      	movs	r5, #0
 8009fe4:	e7f8      	b.n	8009fd8 <_calloc_r+0x16>
 8009fe6:	4621      	mov	r1, r4
 8009fe8:	f7fc f852 	bl	8006090 <memset>
 8009fec:	e7f4      	b.n	8009fd8 <_calloc_r+0x16>
	...

08009ff0 <_free_r>:
 8009ff0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009ff2:	2900      	cmp	r1, #0
 8009ff4:	d044      	beq.n	800a080 <_free_r+0x90>
 8009ff6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ffa:	9001      	str	r0, [sp, #4]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	f1a1 0404 	sub.w	r4, r1, #4
 800a002:	bfb8      	it	lt
 800a004:	18e4      	addlt	r4, r4, r3
 800a006:	f000 fca7 	bl	800a958 <__malloc_lock>
 800a00a:	4a1e      	ldr	r2, [pc, #120]	; (800a084 <_free_r+0x94>)
 800a00c:	9801      	ldr	r0, [sp, #4]
 800a00e:	6813      	ldr	r3, [r2, #0]
 800a010:	b933      	cbnz	r3, 800a020 <_free_r+0x30>
 800a012:	6063      	str	r3, [r4, #4]
 800a014:	6014      	str	r4, [r2, #0]
 800a016:	b003      	add	sp, #12
 800a018:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a01c:	f000 bca2 	b.w	800a964 <__malloc_unlock>
 800a020:	42a3      	cmp	r3, r4
 800a022:	d908      	bls.n	800a036 <_free_r+0x46>
 800a024:	6825      	ldr	r5, [r4, #0]
 800a026:	1961      	adds	r1, r4, r5
 800a028:	428b      	cmp	r3, r1
 800a02a:	bf01      	itttt	eq
 800a02c:	6819      	ldreq	r1, [r3, #0]
 800a02e:	685b      	ldreq	r3, [r3, #4]
 800a030:	1949      	addeq	r1, r1, r5
 800a032:	6021      	streq	r1, [r4, #0]
 800a034:	e7ed      	b.n	800a012 <_free_r+0x22>
 800a036:	461a      	mov	r2, r3
 800a038:	685b      	ldr	r3, [r3, #4]
 800a03a:	b10b      	cbz	r3, 800a040 <_free_r+0x50>
 800a03c:	42a3      	cmp	r3, r4
 800a03e:	d9fa      	bls.n	800a036 <_free_r+0x46>
 800a040:	6811      	ldr	r1, [r2, #0]
 800a042:	1855      	adds	r5, r2, r1
 800a044:	42a5      	cmp	r5, r4
 800a046:	d10b      	bne.n	800a060 <_free_r+0x70>
 800a048:	6824      	ldr	r4, [r4, #0]
 800a04a:	4421      	add	r1, r4
 800a04c:	1854      	adds	r4, r2, r1
 800a04e:	42a3      	cmp	r3, r4
 800a050:	6011      	str	r1, [r2, #0]
 800a052:	d1e0      	bne.n	800a016 <_free_r+0x26>
 800a054:	681c      	ldr	r4, [r3, #0]
 800a056:	685b      	ldr	r3, [r3, #4]
 800a058:	6053      	str	r3, [r2, #4]
 800a05a:	4421      	add	r1, r4
 800a05c:	6011      	str	r1, [r2, #0]
 800a05e:	e7da      	b.n	800a016 <_free_r+0x26>
 800a060:	d902      	bls.n	800a068 <_free_r+0x78>
 800a062:	230c      	movs	r3, #12
 800a064:	6003      	str	r3, [r0, #0]
 800a066:	e7d6      	b.n	800a016 <_free_r+0x26>
 800a068:	6825      	ldr	r5, [r4, #0]
 800a06a:	1961      	adds	r1, r4, r5
 800a06c:	428b      	cmp	r3, r1
 800a06e:	bf04      	itt	eq
 800a070:	6819      	ldreq	r1, [r3, #0]
 800a072:	685b      	ldreq	r3, [r3, #4]
 800a074:	6063      	str	r3, [r4, #4]
 800a076:	bf04      	itt	eq
 800a078:	1949      	addeq	r1, r1, r5
 800a07a:	6021      	streq	r1, [r4, #0]
 800a07c:	6054      	str	r4, [r2, #4]
 800a07e:	e7ca      	b.n	800a016 <_free_r+0x26>
 800a080:	b003      	add	sp, #12
 800a082:	bd30      	pop	{r4, r5, pc}
 800a084:	20000354 	.word	0x20000354

0800a088 <sbrk_aligned>:
 800a088:	b570      	push	{r4, r5, r6, lr}
 800a08a:	4e0e      	ldr	r6, [pc, #56]	; (800a0c4 <sbrk_aligned+0x3c>)
 800a08c:	460c      	mov	r4, r1
 800a08e:	6831      	ldr	r1, [r6, #0]
 800a090:	4605      	mov	r5, r0
 800a092:	b911      	cbnz	r1, 800a09a <sbrk_aligned+0x12>
 800a094:	f000 fb4c 	bl	800a730 <_sbrk_r>
 800a098:	6030      	str	r0, [r6, #0]
 800a09a:	4621      	mov	r1, r4
 800a09c:	4628      	mov	r0, r5
 800a09e:	f000 fb47 	bl	800a730 <_sbrk_r>
 800a0a2:	1c43      	adds	r3, r0, #1
 800a0a4:	d00a      	beq.n	800a0bc <sbrk_aligned+0x34>
 800a0a6:	1cc4      	adds	r4, r0, #3
 800a0a8:	f024 0403 	bic.w	r4, r4, #3
 800a0ac:	42a0      	cmp	r0, r4
 800a0ae:	d007      	beq.n	800a0c0 <sbrk_aligned+0x38>
 800a0b0:	1a21      	subs	r1, r4, r0
 800a0b2:	4628      	mov	r0, r5
 800a0b4:	f000 fb3c 	bl	800a730 <_sbrk_r>
 800a0b8:	3001      	adds	r0, #1
 800a0ba:	d101      	bne.n	800a0c0 <sbrk_aligned+0x38>
 800a0bc:	f04f 34ff 	mov.w	r4, #4294967295
 800a0c0:	4620      	mov	r0, r4
 800a0c2:	bd70      	pop	{r4, r5, r6, pc}
 800a0c4:	20000358 	.word	0x20000358

0800a0c8 <_malloc_r>:
 800a0c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0cc:	1ccd      	adds	r5, r1, #3
 800a0ce:	f025 0503 	bic.w	r5, r5, #3
 800a0d2:	3508      	adds	r5, #8
 800a0d4:	2d0c      	cmp	r5, #12
 800a0d6:	bf38      	it	cc
 800a0d8:	250c      	movcc	r5, #12
 800a0da:	2d00      	cmp	r5, #0
 800a0dc:	4607      	mov	r7, r0
 800a0de:	db01      	blt.n	800a0e4 <_malloc_r+0x1c>
 800a0e0:	42a9      	cmp	r1, r5
 800a0e2:	d905      	bls.n	800a0f0 <_malloc_r+0x28>
 800a0e4:	230c      	movs	r3, #12
 800a0e6:	603b      	str	r3, [r7, #0]
 800a0e8:	2600      	movs	r6, #0
 800a0ea:	4630      	mov	r0, r6
 800a0ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a0f0:	4e2e      	ldr	r6, [pc, #184]	; (800a1ac <_malloc_r+0xe4>)
 800a0f2:	f000 fc31 	bl	800a958 <__malloc_lock>
 800a0f6:	6833      	ldr	r3, [r6, #0]
 800a0f8:	461c      	mov	r4, r3
 800a0fa:	bb34      	cbnz	r4, 800a14a <_malloc_r+0x82>
 800a0fc:	4629      	mov	r1, r5
 800a0fe:	4638      	mov	r0, r7
 800a100:	f7ff ffc2 	bl	800a088 <sbrk_aligned>
 800a104:	1c43      	adds	r3, r0, #1
 800a106:	4604      	mov	r4, r0
 800a108:	d14d      	bne.n	800a1a6 <_malloc_r+0xde>
 800a10a:	6834      	ldr	r4, [r6, #0]
 800a10c:	4626      	mov	r6, r4
 800a10e:	2e00      	cmp	r6, #0
 800a110:	d140      	bne.n	800a194 <_malloc_r+0xcc>
 800a112:	6823      	ldr	r3, [r4, #0]
 800a114:	4631      	mov	r1, r6
 800a116:	4638      	mov	r0, r7
 800a118:	eb04 0803 	add.w	r8, r4, r3
 800a11c:	f000 fb08 	bl	800a730 <_sbrk_r>
 800a120:	4580      	cmp	r8, r0
 800a122:	d13a      	bne.n	800a19a <_malloc_r+0xd2>
 800a124:	6821      	ldr	r1, [r4, #0]
 800a126:	3503      	adds	r5, #3
 800a128:	1a6d      	subs	r5, r5, r1
 800a12a:	f025 0503 	bic.w	r5, r5, #3
 800a12e:	3508      	adds	r5, #8
 800a130:	2d0c      	cmp	r5, #12
 800a132:	bf38      	it	cc
 800a134:	250c      	movcc	r5, #12
 800a136:	4629      	mov	r1, r5
 800a138:	4638      	mov	r0, r7
 800a13a:	f7ff ffa5 	bl	800a088 <sbrk_aligned>
 800a13e:	3001      	adds	r0, #1
 800a140:	d02b      	beq.n	800a19a <_malloc_r+0xd2>
 800a142:	6823      	ldr	r3, [r4, #0]
 800a144:	442b      	add	r3, r5
 800a146:	6023      	str	r3, [r4, #0]
 800a148:	e00e      	b.n	800a168 <_malloc_r+0xa0>
 800a14a:	6822      	ldr	r2, [r4, #0]
 800a14c:	1b52      	subs	r2, r2, r5
 800a14e:	d41e      	bmi.n	800a18e <_malloc_r+0xc6>
 800a150:	2a0b      	cmp	r2, #11
 800a152:	d916      	bls.n	800a182 <_malloc_r+0xba>
 800a154:	1961      	adds	r1, r4, r5
 800a156:	42a3      	cmp	r3, r4
 800a158:	6025      	str	r5, [r4, #0]
 800a15a:	bf18      	it	ne
 800a15c:	6059      	strne	r1, [r3, #4]
 800a15e:	6863      	ldr	r3, [r4, #4]
 800a160:	bf08      	it	eq
 800a162:	6031      	streq	r1, [r6, #0]
 800a164:	5162      	str	r2, [r4, r5]
 800a166:	604b      	str	r3, [r1, #4]
 800a168:	4638      	mov	r0, r7
 800a16a:	f104 060b 	add.w	r6, r4, #11
 800a16e:	f000 fbf9 	bl	800a964 <__malloc_unlock>
 800a172:	f026 0607 	bic.w	r6, r6, #7
 800a176:	1d23      	adds	r3, r4, #4
 800a178:	1af2      	subs	r2, r6, r3
 800a17a:	d0b6      	beq.n	800a0ea <_malloc_r+0x22>
 800a17c:	1b9b      	subs	r3, r3, r6
 800a17e:	50a3      	str	r3, [r4, r2]
 800a180:	e7b3      	b.n	800a0ea <_malloc_r+0x22>
 800a182:	6862      	ldr	r2, [r4, #4]
 800a184:	42a3      	cmp	r3, r4
 800a186:	bf0c      	ite	eq
 800a188:	6032      	streq	r2, [r6, #0]
 800a18a:	605a      	strne	r2, [r3, #4]
 800a18c:	e7ec      	b.n	800a168 <_malloc_r+0xa0>
 800a18e:	4623      	mov	r3, r4
 800a190:	6864      	ldr	r4, [r4, #4]
 800a192:	e7b2      	b.n	800a0fa <_malloc_r+0x32>
 800a194:	4634      	mov	r4, r6
 800a196:	6876      	ldr	r6, [r6, #4]
 800a198:	e7b9      	b.n	800a10e <_malloc_r+0x46>
 800a19a:	230c      	movs	r3, #12
 800a19c:	603b      	str	r3, [r7, #0]
 800a19e:	4638      	mov	r0, r7
 800a1a0:	f000 fbe0 	bl	800a964 <__malloc_unlock>
 800a1a4:	e7a1      	b.n	800a0ea <_malloc_r+0x22>
 800a1a6:	6025      	str	r5, [r4, #0]
 800a1a8:	e7de      	b.n	800a168 <_malloc_r+0xa0>
 800a1aa:	bf00      	nop
 800a1ac:	20000354 	.word	0x20000354

0800a1b0 <__ssputs_r>:
 800a1b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a1b4:	688e      	ldr	r6, [r1, #8]
 800a1b6:	429e      	cmp	r6, r3
 800a1b8:	4682      	mov	sl, r0
 800a1ba:	460c      	mov	r4, r1
 800a1bc:	4690      	mov	r8, r2
 800a1be:	461f      	mov	r7, r3
 800a1c0:	d838      	bhi.n	800a234 <__ssputs_r+0x84>
 800a1c2:	898a      	ldrh	r2, [r1, #12]
 800a1c4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a1c8:	d032      	beq.n	800a230 <__ssputs_r+0x80>
 800a1ca:	6825      	ldr	r5, [r4, #0]
 800a1cc:	6909      	ldr	r1, [r1, #16]
 800a1ce:	eba5 0901 	sub.w	r9, r5, r1
 800a1d2:	6965      	ldr	r5, [r4, #20]
 800a1d4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a1d8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a1dc:	3301      	adds	r3, #1
 800a1de:	444b      	add	r3, r9
 800a1e0:	106d      	asrs	r5, r5, #1
 800a1e2:	429d      	cmp	r5, r3
 800a1e4:	bf38      	it	cc
 800a1e6:	461d      	movcc	r5, r3
 800a1e8:	0553      	lsls	r3, r2, #21
 800a1ea:	d531      	bpl.n	800a250 <__ssputs_r+0xa0>
 800a1ec:	4629      	mov	r1, r5
 800a1ee:	f7ff ff6b 	bl	800a0c8 <_malloc_r>
 800a1f2:	4606      	mov	r6, r0
 800a1f4:	b950      	cbnz	r0, 800a20c <__ssputs_r+0x5c>
 800a1f6:	230c      	movs	r3, #12
 800a1f8:	f8ca 3000 	str.w	r3, [sl]
 800a1fc:	89a3      	ldrh	r3, [r4, #12]
 800a1fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a202:	81a3      	strh	r3, [r4, #12]
 800a204:	f04f 30ff 	mov.w	r0, #4294967295
 800a208:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a20c:	6921      	ldr	r1, [r4, #16]
 800a20e:	464a      	mov	r2, r9
 800a210:	f7ff fa08 	bl	8009624 <memcpy>
 800a214:	89a3      	ldrh	r3, [r4, #12]
 800a216:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a21a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a21e:	81a3      	strh	r3, [r4, #12]
 800a220:	6126      	str	r6, [r4, #16]
 800a222:	6165      	str	r5, [r4, #20]
 800a224:	444e      	add	r6, r9
 800a226:	eba5 0509 	sub.w	r5, r5, r9
 800a22a:	6026      	str	r6, [r4, #0]
 800a22c:	60a5      	str	r5, [r4, #8]
 800a22e:	463e      	mov	r6, r7
 800a230:	42be      	cmp	r6, r7
 800a232:	d900      	bls.n	800a236 <__ssputs_r+0x86>
 800a234:	463e      	mov	r6, r7
 800a236:	6820      	ldr	r0, [r4, #0]
 800a238:	4632      	mov	r2, r6
 800a23a:	4641      	mov	r1, r8
 800a23c:	f000 fb72 	bl	800a924 <memmove>
 800a240:	68a3      	ldr	r3, [r4, #8]
 800a242:	1b9b      	subs	r3, r3, r6
 800a244:	60a3      	str	r3, [r4, #8]
 800a246:	6823      	ldr	r3, [r4, #0]
 800a248:	4433      	add	r3, r6
 800a24a:	6023      	str	r3, [r4, #0]
 800a24c:	2000      	movs	r0, #0
 800a24e:	e7db      	b.n	800a208 <__ssputs_r+0x58>
 800a250:	462a      	mov	r2, r5
 800a252:	f000 fb8d 	bl	800a970 <_realloc_r>
 800a256:	4606      	mov	r6, r0
 800a258:	2800      	cmp	r0, #0
 800a25a:	d1e1      	bne.n	800a220 <__ssputs_r+0x70>
 800a25c:	6921      	ldr	r1, [r4, #16]
 800a25e:	4650      	mov	r0, sl
 800a260:	f7ff fec6 	bl	8009ff0 <_free_r>
 800a264:	e7c7      	b.n	800a1f6 <__ssputs_r+0x46>
	...

0800a268 <_svfiprintf_r>:
 800a268:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a26c:	4698      	mov	r8, r3
 800a26e:	898b      	ldrh	r3, [r1, #12]
 800a270:	061b      	lsls	r3, r3, #24
 800a272:	b09d      	sub	sp, #116	; 0x74
 800a274:	4607      	mov	r7, r0
 800a276:	460d      	mov	r5, r1
 800a278:	4614      	mov	r4, r2
 800a27a:	d50e      	bpl.n	800a29a <_svfiprintf_r+0x32>
 800a27c:	690b      	ldr	r3, [r1, #16]
 800a27e:	b963      	cbnz	r3, 800a29a <_svfiprintf_r+0x32>
 800a280:	2140      	movs	r1, #64	; 0x40
 800a282:	f7ff ff21 	bl	800a0c8 <_malloc_r>
 800a286:	6028      	str	r0, [r5, #0]
 800a288:	6128      	str	r0, [r5, #16]
 800a28a:	b920      	cbnz	r0, 800a296 <_svfiprintf_r+0x2e>
 800a28c:	230c      	movs	r3, #12
 800a28e:	603b      	str	r3, [r7, #0]
 800a290:	f04f 30ff 	mov.w	r0, #4294967295
 800a294:	e0d1      	b.n	800a43a <_svfiprintf_r+0x1d2>
 800a296:	2340      	movs	r3, #64	; 0x40
 800a298:	616b      	str	r3, [r5, #20]
 800a29a:	2300      	movs	r3, #0
 800a29c:	9309      	str	r3, [sp, #36]	; 0x24
 800a29e:	2320      	movs	r3, #32
 800a2a0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a2a4:	f8cd 800c 	str.w	r8, [sp, #12]
 800a2a8:	2330      	movs	r3, #48	; 0x30
 800a2aa:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a454 <_svfiprintf_r+0x1ec>
 800a2ae:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a2b2:	f04f 0901 	mov.w	r9, #1
 800a2b6:	4623      	mov	r3, r4
 800a2b8:	469a      	mov	sl, r3
 800a2ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a2be:	b10a      	cbz	r2, 800a2c4 <_svfiprintf_r+0x5c>
 800a2c0:	2a25      	cmp	r2, #37	; 0x25
 800a2c2:	d1f9      	bne.n	800a2b8 <_svfiprintf_r+0x50>
 800a2c4:	ebba 0b04 	subs.w	fp, sl, r4
 800a2c8:	d00b      	beq.n	800a2e2 <_svfiprintf_r+0x7a>
 800a2ca:	465b      	mov	r3, fp
 800a2cc:	4622      	mov	r2, r4
 800a2ce:	4629      	mov	r1, r5
 800a2d0:	4638      	mov	r0, r7
 800a2d2:	f7ff ff6d 	bl	800a1b0 <__ssputs_r>
 800a2d6:	3001      	adds	r0, #1
 800a2d8:	f000 80aa 	beq.w	800a430 <_svfiprintf_r+0x1c8>
 800a2dc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a2de:	445a      	add	r2, fp
 800a2e0:	9209      	str	r2, [sp, #36]	; 0x24
 800a2e2:	f89a 3000 	ldrb.w	r3, [sl]
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	f000 80a2 	beq.w	800a430 <_svfiprintf_r+0x1c8>
 800a2ec:	2300      	movs	r3, #0
 800a2ee:	f04f 32ff 	mov.w	r2, #4294967295
 800a2f2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2f6:	f10a 0a01 	add.w	sl, sl, #1
 800a2fa:	9304      	str	r3, [sp, #16]
 800a2fc:	9307      	str	r3, [sp, #28]
 800a2fe:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a302:	931a      	str	r3, [sp, #104]	; 0x68
 800a304:	4654      	mov	r4, sl
 800a306:	2205      	movs	r2, #5
 800a308:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a30c:	4851      	ldr	r0, [pc, #324]	; (800a454 <_svfiprintf_r+0x1ec>)
 800a30e:	f7f5 ff77 	bl	8000200 <memchr>
 800a312:	9a04      	ldr	r2, [sp, #16]
 800a314:	b9d8      	cbnz	r0, 800a34e <_svfiprintf_r+0xe6>
 800a316:	06d0      	lsls	r0, r2, #27
 800a318:	bf44      	itt	mi
 800a31a:	2320      	movmi	r3, #32
 800a31c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a320:	0711      	lsls	r1, r2, #28
 800a322:	bf44      	itt	mi
 800a324:	232b      	movmi	r3, #43	; 0x2b
 800a326:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a32a:	f89a 3000 	ldrb.w	r3, [sl]
 800a32e:	2b2a      	cmp	r3, #42	; 0x2a
 800a330:	d015      	beq.n	800a35e <_svfiprintf_r+0xf6>
 800a332:	9a07      	ldr	r2, [sp, #28]
 800a334:	4654      	mov	r4, sl
 800a336:	2000      	movs	r0, #0
 800a338:	f04f 0c0a 	mov.w	ip, #10
 800a33c:	4621      	mov	r1, r4
 800a33e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a342:	3b30      	subs	r3, #48	; 0x30
 800a344:	2b09      	cmp	r3, #9
 800a346:	d94e      	bls.n	800a3e6 <_svfiprintf_r+0x17e>
 800a348:	b1b0      	cbz	r0, 800a378 <_svfiprintf_r+0x110>
 800a34a:	9207      	str	r2, [sp, #28]
 800a34c:	e014      	b.n	800a378 <_svfiprintf_r+0x110>
 800a34e:	eba0 0308 	sub.w	r3, r0, r8
 800a352:	fa09 f303 	lsl.w	r3, r9, r3
 800a356:	4313      	orrs	r3, r2
 800a358:	9304      	str	r3, [sp, #16]
 800a35a:	46a2      	mov	sl, r4
 800a35c:	e7d2      	b.n	800a304 <_svfiprintf_r+0x9c>
 800a35e:	9b03      	ldr	r3, [sp, #12]
 800a360:	1d19      	adds	r1, r3, #4
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	9103      	str	r1, [sp, #12]
 800a366:	2b00      	cmp	r3, #0
 800a368:	bfbb      	ittet	lt
 800a36a:	425b      	neglt	r3, r3
 800a36c:	f042 0202 	orrlt.w	r2, r2, #2
 800a370:	9307      	strge	r3, [sp, #28]
 800a372:	9307      	strlt	r3, [sp, #28]
 800a374:	bfb8      	it	lt
 800a376:	9204      	strlt	r2, [sp, #16]
 800a378:	7823      	ldrb	r3, [r4, #0]
 800a37a:	2b2e      	cmp	r3, #46	; 0x2e
 800a37c:	d10c      	bne.n	800a398 <_svfiprintf_r+0x130>
 800a37e:	7863      	ldrb	r3, [r4, #1]
 800a380:	2b2a      	cmp	r3, #42	; 0x2a
 800a382:	d135      	bne.n	800a3f0 <_svfiprintf_r+0x188>
 800a384:	9b03      	ldr	r3, [sp, #12]
 800a386:	1d1a      	adds	r2, r3, #4
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	9203      	str	r2, [sp, #12]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	bfb8      	it	lt
 800a390:	f04f 33ff 	movlt.w	r3, #4294967295
 800a394:	3402      	adds	r4, #2
 800a396:	9305      	str	r3, [sp, #20]
 800a398:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a464 <_svfiprintf_r+0x1fc>
 800a39c:	7821      	ldrb	r1, [r4, #0]
 800a39e:	2203      	movs	r2, #3
 800a3a0:	4650      	mov	r0, sl
 800a3a2:	f7f5 ff2d 	bl	8000200 <memchr>
 800a3a6:	b140      	cbz	r0, 800a3ba <_svfiprintf_r+0x152>
 800a3a8:	2340      	movs	r3, #64	; 0x40
 800a3aa:	eba0 000a 	sub.w	r0, r0, sl
 800a3ae:	fa03 f000 	lsl.w	r0, r3, r0
 800a3b2:	9b04      	ldr	r3, [sp, #16]
 800a3b4:	4303      	orrs	r3, r0
 800a3b6:	3401      	adds	r4, #1
 800a3b8:	9304      	str	r3, [sp, #16]
 800a3ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a3be:	4826      	ldr	r0, [pc, #152]	; (800a458 <_svfiprintf_r+0x1f0>)
 800a3c0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a3c4:	2206      	movs	r2, #6
 800a3c6:	f7f5 ff1b 	bl	8000200 <memchr>
 800a3ca:	2800      	cmp	r0, #0
 800a3cc:	d038      	beq.n	800a440 <_svfiprintf_r+0x1d8>
 800a3ce:	4b23      	ldr	r3, [pc, #140]	; (800a45c <_svfiprintf_r+0x1f4>)
 800a3d0:	bb1b      	cbnz	r3, 800a41a <_svfiprintf_r+0x1b2>
 800a3d2:	9b03      	ldr	r3, [sp, #12]
 800a3d4:	3307      	adds	r3, #7
 800a3d6:	f023 0307 	bic.w	r3, r3, #7
 800a3da:	3308      	adds	r3, #8
 800a3dc:	9303      	str	r3, [sp, #12]
 800a3de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a3e0:	4433      	add	r3, r6
 800a3e2:	9309      	str	r3, [sp, #36]	; 0x24
 800a3e4:	e767      	b.n	800a2b6 <_svfiprintf_r+0x4e>
 800a3e6:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3ea:	460c      	mov	r4, r1
 800a3ec:	2001      	movs	r0, #1
 800a3ee:	e7a5      	b.n	800a33c <_svfiprintf_r+0xd4>
 800a3f0:	2300      	movs	r3, #0
 800a3f2:	3401      	adds	r4, #1
 800a3f4:	9305      	str	r3, [sp, #20]
 800a3f6:	4619      	mov	r1, r3
 800a3f8:	f04f 0c0a 	mov.w	ip, #10
 800a3fc:	4620      	mov	r0, r4
 800a3fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a402:	3a30      	subs	r2, #48	; 0x30
 800a404:	2a09      	cmp	r2, #9
 800a406:	d903      	bls.n	800a410 <_svfiprintf_r+0x1a8>
 800a408:	2b00      	cmp	r3, #0
 800a40a:	d0c5      	beq.n	800a398 <_svfiprintf_r+0x130>
 800a40c:	9105      	str	r1, [sp, #20]
 800a40e:	e7c3      	b.n	800a398 <_svfiprintf_r+0x130>
 800a410:	fb0c 2101 	mla	r1, ip, r1, r2
 800a414:	4604      	mov	r4, r0
 800a416:	2301      	movs	r3, #1
 800a418:	e7f0      	b.n	800a3fc <_svfiprintf_r+0x194>
 800a41a:	ab03      	add	r3, sp, #12
 800a41c:	9300      	str	r3, [sp, #0]
 800a41e:	462a      	mov	r2, r5
 800a420:	4b0f      	ldr	r3, [pc, #60]	; (800a460 <_svfiprintf_r+0x1f8>)
 800a422:	a904      	add	r1, sp, #16
 800a424:	4638      	mov	r0, r7
 800a426:	f7fb fedb 	bl	80061e0 <_printf_float>
 800a42a:	1c42      	adds	r2, r0, #1
 800a42c:	4606      	mov	r6, r0
 800a42e:	d1d6      	bne.n	800a3de <_svfiprintf_r+0x176>
 800a430:	89ab      	ldrh	r3, [r5, #12]
 800a432:	065b      	lsls	r3, r3, #25
 800a434:	f53f af2c 	bmi.w	800a290 <_svfiprintf_r+0x28>
 800a438:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a43a:	b01d      	add	sp, #116	; 0x74
 800a43c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a440:	ab03      	add	r3, sp, #12
 800a442:	9300      	str	r3, [sp, #0]
 800a444:	462a      	mov	r2, r5
 800a446:	4b06      	ldr	r3, [pc, #24]	; (800a460 <_svfiprintf_r+0x1f8>)
 800a448:	a904      	add	r1, sp, #16
 800a44a:	4638      	mov	r0, r7
 800a44c:	f7fc f96c 	bl	8006728 <_printf_i>
 800a450:	e7eb      	b.n	800a42a <_svfiprintf_r+0x1c2>
 800a452:	bf00      	nop
 800a454:	0800af84 	.word	0x0800af84
 800a458:	0800af8e 	.word	0x0800af8e
 800a45c:	080061e1 	.word	0x080061e1
 800a460:	0800a1b1 	.word	0x0800a1b1
 800a464:	0800af8a 	.word	0x0800af8a

0800a468 <__sfputc_r>:
 800a468:	6893      	ldr	r3, [r2, #8]
 800a46a:	3b01      	subs	r3, #1
 800a46c:	2b00      	cmp	r3, #0
 800a46e:	b410      	push	{r4}
 800a470:	6093      	str	r3, [r2, #8]
 800a472:	da08      	bge.n	800a486 <__sfputc_r+0x1e>
 800a474:	6994      	ldr	r4, [r2, #24]
 800a476:	42a3      	cmp	r3, r4
 800a478:	db01      	blt.n	800a47e <__sfputc_r+0x16>
 800a47a:	290a      	cmp	r1, #10
 800a47c:	d103      	bne.n	800a486 <__sfputc_r+0x1e>
 800a47e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a482:	f7fd bbe9 	b.w	8007c58 <__swbuf_r>
 800a486:	6813      	ldr	r3, [r2, #0]
 800a488:	1c58      	adds	r0, r3, #1
 800a48a:	6010      	str	r0, [r2, #0]
 800a48c:	7019      	strb	r1, [r3, #0]
 800a48e:	4608      	mov	r0, r1
 800a490:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a494:	4770      	bx	lr

0800a496 <__sfputs_r>:
 800a496:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a498:	4606      	mov	r6, r0
 800a49a:	460f      	mov	r7, r1
 800a49c:	4614      	mov	r4, r2
 800a49e:	18d5      	adds	r5, r2, r3
 800a4a0:	42ac      	cmp	r4, r5
 800a4a2:	d101      	bne.n	800a4a8 <__sfputs_r+0x12>
 800a4a4:	2000      	movs	r0, #0
 800a4a6:	e007      	b.n	800a4b8 <__sfputs_r+0x22>
 800a4a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a4ac:	463a      	mov	r2, r7
 800a4ae:	4630      	mov	r0, r6
 800a4b0:	f7ff ffda 	bl	800a468 <__sfputc_r>
 800a4b4:	1c43      	adds	r3, r0, #1
 800a4b6:	d1f3      	bne.n	800a4a0 <__sfputs_r+0xa>
 800a4b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a4bc <_vfiprintf_r>:
 800a4bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4c0:	460d      	mov	r5, r1
 800a4c2:	b09d      	sub	sp, #116	; 0x74
 800a4c4:	4614      	mov	r4, r2
 800a4c6:	4698      	mov	r8, r3
 800a4c8:	4606      	mov	r6, r0
 800a4ca:	b118      	cbz	r0, 800a4d4 <_vfiprintf_r+0x18>
 800a4cc:	6983      	ldr	r3, [r0, #24]
 800a4ce:	b90b      	cbnz	r3, 800a4d4 <_vfiprintf_r+0x18>
 800a4d0:	f7fe fc16 	bl	8008d00 <__sinit>
 800a4d4:	4b89      	ldr	r3, [pc, #548]	; (800a6fc <_vfiprintf_r+0x240>)
 800a4d6:	429d      	cmp	r5, r3
 800a4d8:	d11b      	bne.n	800a512 <_vfiprintf_r+0x56>
 800a4da:	6875      	ldr	r5, [r6, #4]
 800a4dc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a4de:	07d9      	lsls	r1, r3, #31
 800a4e0:	d405      	bmi.n	800a4ee <_vfiprintf_r+0x32>
 800a4e2:	89ab      	ldrh	r3, [r5, #12]
 800a4e4:	059a      	lsls	r2, r3, #22
 800a4e6:	d402      	bmi.n	800a4ee <_vfiprintf_r+0x32>
 800a4e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a4ea:	f7ff f81a 	bl	8009522 <__retarget_lock_acquire_recursive>
 800a4ee:	89ab      	ldrh	r3, [r5, #12]
 800a4f0:	071b      	lsls	r3, r3, #28
 800a4f2:	d501      	bpl.n	800a4f8 <_vfiprintf_r+0x3c>
 800a4f4:	692b      	ldr	r3, [r5, #16]
 800a4f6:	b9eb      	cbnz	r3, 800a534 <_vfiprintf_r+0x78>
 800a4f8:	4629      	mov	r1, r5
 800a4fa:	4630      	mov	r0, r6
 800a4fc:	f7fd fbfe 	bl	8007cfc <__swsetup_r>
 800a500:	b1c0      	cbz	r0, 800a534 <_vfiprintf_r+0x78>
 800a502:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a504:	07dc      	lsls	r4, r3, #31
 800a506:	d50e      	bpl.n	800a526 <_vfiprintf_r+0x6a>
 800a508:	f04f 30ff 	mov.w	r0, #4294967295
 800a50c:	b01d      	add	sp, #116	; 0x74
 800a50e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a512:	4b7b      	ldr	r3, [pc, #492]	; (800a700 <_vfiprintf_r+0x244>)
 800a514:	429d      	cmp	r5, r3
 800a516:	d101      	bne.n	800a51c <_vfiprintf_r+0x60>
 800a518:	68b5      	ldr	r5, [r6, #8]
 800a51a:	e7df      	b.n	800a4dc <_vfiprintf_r+0x20>
 800a51c:	4b79      	ldr	r3, [pc, #484]	; (800a704 <_vfiprintf_r+0x248>)
 800a51e:	429d      	cmp	r5, r3
 800a520:	bf08      	it	eq
 800a522:	68f5      	ldreq	r5, [r6, #12]
 800a524:	e7da      	b.n	800a4dc <_vfiprintf_r+0x20>
 800a526:	89ab      	ldrh	r3, [r5, #12]
 800a528:	0598      	lsls	r0, r3, #22
 800a52a:	d4ed      	bmi.n	800a508 <_vfiprintf_r+0x4c>
 800a52c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a52e:	f7fe fff9 	bl	8009524 <__retarget_lock_release_recursive>
 800a532:	e7e9      	b.n	800a508 <_vfiprintf_r+0x4c>
 800a534:	2300      	movs	r3, #0
 800a536:	9309      	str	r3, [sp, #36]	; 0x24
 800a538:	2320      	movs	r3, #32
 800a53a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a53e:	f8cd 800c 	str.w	r8, [sp, #12]
 800a542:	2330      	movs	r3, #48	; 0x30
 800a544:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a708 <_vfiprintf_r+0x24c>
 800a548:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a54c:	f04f 0901 	mov.w	r9, #1
 800a550:	4623      	mov	r3, r4
 800a552:	469a      	mov	sl, r3
 800a554:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a558:	b10a      	cbz	r2, 800a55e <_vfiprintf_r+0xa2>
 800a55a:	2a25      	cmp	r2, #37	; 0x25
 800a55c:	d1f9      	bne.n	800a552 <_vfiprintf_r+0x96>
 800a55e:	ebba 0b04 	subs.w	fp, sl, r4
 800a562:	d00b      	beq.n	800a57c <_vfiprintf_r+0xc0>
 800a564:	465b      	mov	r3, fp
 800a566:	4622      	mov	r2, r4
 800a568:	4629      	mov	r1, r5
 800a56a:	4630      	mov	r0, r6
 800a56c:	f7ff ff93 	bl	800a496 <__sfputs_r>
 800a570:	3001      	adds	r0, #1
 800a572:	f000 80aa 	beq.w	800a6ca <_vfiprintf_r+0x20e>
 800a576:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a578:	445a      	add	r2, fp
 800a57a:	9209      	str	r2, [sp, #36]	; 0x24
 800a57c:	f89a 3000 	ldrb.w	r3, [sl]
 800a580:	2b00      	cmp	r3, #0
 800a582:	f000 80a2 	beq.w	800a6ca <_vfiprintf_r+0x20e>
 800a586:	2300      	movs	r3, #0
 800a588:	f04f 32ff 	mov.w	r2, #4294967295
 800a58c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a590:	f10a 0a01 	add.w	sl, sl, #1
 800a594:	9304      	str	r3, [sp, #16]
 800a596:	9307      	str	r3, [sp, #28]
 800a598:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a59c:	931a      	str	r3, [sp, #104]	; 0x68
 800a59e:	4654      	mov	r4, sl
 800a5a0:	2205      	movs	r2, #5
 800a5a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a5a6:	4858      	ldr	r0, [pc, #352]	; (800a708 <_vfiprintf_r+0x24c>)
 800a5a8:	f7f5 fe2a 	bl	8000200 <memchr>
 800a5ac:	9a04      	ldr	r2, [sp, #16]
 800a5ae:	b9d8      	cbnz	r0, 800a5e8 <_vfiprintf_r+0x12c>
 800a5b0:	06d1      	lsls	r1, r2, #27
 800a5b2:	bf44      	itt	mi
 800a5b4:	2320      	movmi	r3, #32
 800a5b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5ba:	0713      	lsls	r3, r2, #28
 800a5bc:	bf44      	itt	mi
 800a5be:	232b      	movmi	r3, #43	; 0x2b
 800a5c0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a5c4:	f89a 3000 	ldrb.w	r3, [sl]
 800a5c8:	2b2a      	cmp	r3, #42	; 0x2a
 800a5ca:	d015      	beq.n	800a5f8 <_vfiprintf_r+0x13c>
 800a5cc:	9a07      	ldr	r2, [sp, #28]
 800a5ce:	4654      	mov	r4, sl
 800a5d0:	2000      	movs	r0, #0
 800a5d2:	f04f 0c0a 	mov.w	ip, #10
 800a5d6:	4621      	mov	r1, r4
 800a5d8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a5dc:	3b30      	subs	r3, #48	; 0x30
 800a5de:	2b09      	cmp	r3, #9
 800a5e0:	d94e      	bls.n	800a680 <_vfiprintf_r+0x1c4>
 800a5e2:	b1b0      	cbz	r0, 800a612 <_vfiprintf_r+0x156>
 800a5e4:	9207      	str	r2, [sp, #28]
 800a5e6:	e014      	b.n	800a612 <_vfiprintf_r+0x156>
 800a5e8:	eba0 0308 	sub.w	r3, r0, r8
 800a5ec:	fa09 f303 	lsl.w	r3, r9, r3
 800a5f0:	4313      	orrs	r3, r2
 800a5f2:	9304      	str	r3, [sp, #16]
 800a5f4:	46a2      	mov	sl, r4
 800a5f6:	e7d2      	b.n	800a59e <_vfiprintf_r+0xe2>
 800a5f8:	9b03      	ldr	r3, [sp, #12]
 800a5fa:	1d19      	adds	r1, r3, #4
 800a5fc:	681b      	ldr	r3, [r3, #0]
 800a5fe:	9103      	str	r1, [sp, #12]
 800a600:	2b00      	cmp	r3, #0
 800a602:	bfbb      	ittet	lt
 800a604:	425b      	neglt	r3, r3
 800a606:	f042 0202 	orrlt.w	r2, r2, #2
 800a60a:	9307      	strge	r3, [sp, #28]
 800a60c:	9307      	strlt	r3, [sp, #28]
 800a60e:	bfb8      	it	lt
 800a610:	9204      	strlt	r2, [sp, #16]
 800a612:	7823      	ldrb	r3, [r4, #0]
 800a614:	2b2e      	cmp	r3, #46	; 0x2e
 800a616:	d10c      	bne.n	800a632 <_vfiprintf_r+0x176>
 800a618:	7863      	ldrb	r3, [r4, #1]
 800a61a:	2b2a      	cmp	r3, #42	; 0x2a
 800a61c:	d135      	bne.n	800a68a <_vfiprintf_r+0x1ce>
 800a61e:	9b03      	ldr	r3, [sp, #12]
 800a620:	1d1a      	adds	r2, r3, #4
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	9203      	str	r2, [sp, #12]
 800a626:	2b00      	cmp	r3, #0
 800a628:	bfb8      	it	lt
 800a62a:	f04f 33ff 	movlt.w	r3, #4294967295
 800a62e:	3402      	adds	r4, #2
 800a630:	9305      	str	r3, [sp, #20]
 800a632:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a718 <_vfiprintf_r+0x25c>
 800a636:	7821      	ldrb	r1, [r4, #0]
 800a638:	2203      	movs	r2, #3
 800a63a:	4650      	mov	r0, sl
 800a63c:	f7f5 fde0 	bl	8000200 <memchr>
 800a640:	b140      	cbz	r0, 800a654 <_vfiprintf_r+0x198>
 800a642:	2340      	movs	r3, #64	; 0x40
 800a644:	eba0 000a 	sub.w	r0, r0, sl
 800a648:	fa03 f000 	lsl.w	r0, r3, r0
 800a64c:	9b04      	ldr	r3, [sp, #16]
 800a64e:	4303      	orrs	r3, r0
 800a650:	3401      	adds	r4, #1
 800a652:	9304      	str	r3, [sp, #16]
 800a654:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a658:	482c      	ldr	r0, [pc, #176]	; (800a70c <_vfiprintf_r+0x250>)
 800a65a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a65e:	2206      	movs	r2, #6
 800a660:	f7f5 fdce 	bl	8000200 <memchr>
 800a664:	2800      	cmp	r0, #0
 800a666:	d03f      	beq.n	800a6e8 <_vfiprintf_r+0x22c>
 800a668:	4b29      	ldr	r3, [pc, #164]	; (800a710 <_vfiprintf_r+0x254>)
 800a66a:	bb1b      	cbnz	r3, 800a6b4 <_vfiprintf_r+0x1f8>
 800a66c:	9b03      	ldr	r3, [sp, #12]
 800a66e:	3307      	adds	r3, #7
 800a670:	f023 0307 	bic.w	r3, r3, #7
 800a674:	3308      	adds	r3, #8
 800a676:	9303      	str	r3, [sp, #12]
 800a678:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a67a:	443b      	add	r3, r7
 800a67c:	9309      	str	r3, [sp, #36]	; 0x24
 800a67e:	e767      	b.n	800a550 <_vfiprintf_r+0x94>
 800a680:	fb0c 3202 	mla	r2, ip, r2, r3
 800a684:	460c      	mov	r4, r1
 800a686:	2001      	movs	r0, #1
 800a688:	e7a5      	b.n	800a5d6 <_vfiprintf_r+0x11a>
 800a68a:	2300      	movs	r3, #0
 800a68c:	3401      	adds	r4, #1
 800a68e:	9305      	str	r3, [sp, #20]
 800a690:	4619      	mov	r1, r3
 800a692:	f04f 0c0a 	mov.w	ip, #10
 800a696:	4620      	mov	r0, r4
 800a698:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a69c:	3a30      	subs	r2, #48	; 0x30
 800a69e:	2a09      	cmp	r2, #9
 800a6a0:	d903      	bls.n	800a6aa <_vfiprintf_r+0x1ee>
 800a6a2:	2b00      	cmp	r3, #0
 800a6a4:	d0c5      	beq.n	800a632 <_vfiprintf_r+0x176>
 800a6a6:	9105      	str	r1, [sp, #20]
 800a6a8:	e7c3      	b.n	800a632 <_vfiprintf_r+0x176>
 800a6aa:	fb0c 2101 	mla	r1, ip, r1, r2
 800a6ae:	4604      	mov	r4, r0
 800a6b0:	2301      	movs	r3, #1
 800a6b2:	e7f0      	b.n	800a696 <_vfiprintf_r+0x1da>
 800a6b4:	ab03      	add	r3, sp, #12
 800a6b6:	9300      	str	r3, [sp, #0]
 800a6b8:	462a      	mov	r2, r5
 800a6ba:	4b16      	ldr	r3, [pc, #88]	; (800a714 <_vfiprintf_r+0x258>)
 800a6bc:	a904      	add	r1, sp, #16
 800a6be:	4630      	mov	r0, r6
 800a6c0:	f7fb fd8e 	bl	80061e0 <_printf_float>
 800a6c4:	4607      	mov	r7, r0
 800a6c6:	1c78      	adds	r0, r7, #1
 800a6c8:	d1d6      	bne.n	800a678 <_vfiprintf_r+0x1bc>
 800a6ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a6cc:	07d9      	lsls	r1, r3, #31
 800a6ce:	d405      	bmi.n	800a6dc <_vfiprintf_r+0x220>
 800a6d0:	89ab      	ldrh	r3, [r5, #12]
 800a6d2:	059a      	lsls	r2, r3, #22
 800a6d4:	d402      	bmi.n	800a6dc <_vfiprintf_r+0x220>
 800a6d6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a6d8:	f7fe ff24 	bl	8009524 <__retarget_lock_release_recursive>
 800a6dc:	89ab      	ldrh	r3, [r5, #12]
 800a6de:	065b      	lsls	r3, r3, #25
 800a6e0:	f53f af12 	bmi.w	800a508 <_vfiprintf_r+0x4c>
 800a6e4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a6e6:	e711      	b.n	800a50c <_vfiprintf_r+0x50>
 800a6e8:	ab03      	add	r3, sp, #12
 800a6ea:	9300      	str	r3, [sp, #0]
 800a6ec:	462a      	mov	r2, r5
 800a6ee:	4b09      	ldr	r3, [pc, #36]	; (800a714 <_vfiprintf_r+0x258>)
 800a6f0:	a904      	add	r1, sp, #16
 800a6f2:	4630      	mov	r0, r6
 800a6f4:	f7fc f818 	bl	8006728 <_printf_i>
 800a6f8:	e7e4      	b.n	800a6c4 <_vfiprintf_r+0x208>
 800a6fa:	bf00      	nop
 800a6fc:	0800ad6c 	.word	0x0800ad6c
 800a700:	0800ad8c 	.word	0x0800ad8c
 800a704:	0800ad4c 	.word	0x0800ad4c
 800a708:	0800af84 	.word	0x0800af84
 800a70c:	0800af8e 	.word	0x0800af8e
 800a710:	080061e1 	.word	0x080061e1
 800a714:	0800a497 	.word	0x0800a497
 800a718:	0800af8a 	.word	0x0800af8a
 800a71c:	00000000 	.word	0x00000000

0800a720 <nan>:
 800a720:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a728 <nan+0x8>
 800a724:	4770      	bx	lr
 800a726:	bf00      	nop
 800a728:	00000000 	.word	0x00000000
 800a72c:	7ff80000 	.word	0x7ff80000

0800a730 <_sbrk_r>:
 800a730:	b538      	push	{r3, r4, r5, lr}
 800a732:	4d06      	ldr	r5, [pc, #24]	; (800a74c <_sbrk_r+0x1c>)
 800a734:	2300      	movs	r3, #0
 800a736:	4604      	mov	r4, r0
 800a738:	4608      	mov	r0, r1
 800a73a:	602b      	str	r3, [r5, #0]
 800a73c:	f7f7 f88e 	bl	800185c <_sbrk>
 800a740:	1c43      	adds	r3, r0, #1
 800a742:	d102      	bne.n	800a74a <_sbrk_r+0x1a>
 800a744:	682b      	ldr	r3, [r5, #0]
 800a746:	b103      	cbz	r3, 800a74a <_sbrk_r+0x1a>
 800a748:	6023      	str	r3, [r4, #0]
 800a74a:	bd38      	pop	{r3, r4, r5, pc}
 800a74c:	2000035c 	.word	0x2000035c

0800a750 <__sread>:
 800a750:	b510      	push	{r4, lr}
 800a752:	460c      	mov	r4, r1
 800a754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a758:	f000 f93a 	bl	800a9d0 <_read_r>
 800a75c:	2800      	cmp	r0, #0
 800a75e:	bfab      	itete	ge
 800a760:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a762:	89a3      	ldrhlt	r3, [r4, #12]
 800a764:	181b      	addge	r3, r3, r0
 800a766:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a76a:	bfac      	ite	ge
 800a76c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a76e:	81a3      	strhlt	r3, [r4, #12]
 800a770:	bd10      	pop	{r4, pc}

0800a772 <__swrite>:
 800a772:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a776:	461f      	mov	r7, r3
 800a778:	898b      	ldrh	r3, [r1, #12]
 800a77a:	05db      	lsls	r3, r3, #23
 800a77c:	4605      	mov	r5, r0
 800a77e:	460c      	mov	r4, r1
 800a780:	4616      	mov	r6, r2
 800a782:	d505      	bpl.n	800a790 <__swrite+0x1e>
 800a784:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a788:	2302      	movs	r3, #2
 800a78a:	2200      	movs	r2, #0
 800a78c:	f000 f8b8 	bl	800a900 <_lseek_r>
 800a790:	89a3      	ldrh	r3, [r4, #12]
 800a792:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a796:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a79a:	81a3      	strh	r3, [r4, #12]
 800a79c:	4632      	mov	r2, r6
 800a79e:	463b      	mov	r3, r7
 800a7a0:	4628      	mov	r0, r5
 800a7a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a7a6:	f000 b837 	b.w	800a818 <_write_r>

0800a7aa <__sseek>:
 800a7aa:	b510      	push	{r4, lr}
 800a7ac:	460c      	mov	r4, r1
 800a7ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7b2:	f000 f8a5 	bl	800a900 <_lseek_r>
 800a7b6:	1c43      	adds	r3, r0, #1
 800a7b8:	89a3      	ldrh	r3, [r4, #12]
 800a7ba:	bf15      	itete	ne
 800a7bc:	6560      	strne	r0, [r4, #84]	; 0x54
 800a7be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a7c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a7c6:	81a3      	strheq	r3, [r4, #12]
 800a7c8:	bf18      	it	ne
 800a7ca:	81a3      	strhne	r3, [r4, #12]
 800a7cc:	bd10      	pop	{r4, pc}

0800a7ce <__sclose>:
 800a7ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7d2:	f000 b851 	b.w	800a878 <_close_r>

0800a7d6 <strncmp>:
 800a7d6:	b510      	push	{r4, lr}
 800a7d8:	b17a      	cbz	r2, 800a7fa <strncmp+0x24>
 800a7da:	4603      	mov	r3, r0
 800a7dc:	3901      	subs	r1, #1
 800a7de:	1884      	adds	r4, r0, r2
 800a7e0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a7e4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a7e8:	4290      	cmp	r0, r2
 800a7ea:	d101      	bne.n	800a7f0 <strncmp+0x1a>
 800a7ec:	42a3      	cmp	r3, r4
 800a7ee:	d101      	bne.n	800a7f4 <strncmp+0x1e>
 800a7f0:	1a80      	subs	r0, r0, r2
 800a7f2:	bd10      	pop	{r4, pc}
 800a7f4:	2800      	cmp	r0, #0
 800a7f6:	d1f3      	bne.n	800a7e0 <strncmp+0xa>
 800a7f8:	e7fa      	b.n	800a7f0 <strncmp+0x1a>
 800a7fa:	4610      	mov	r0, r2
 800a7fc:	e7f9      	b.n	800a7f2 <strncmp+0x1c>

0800a7fe <__ascii_wctomb>:
 800a7fe:	b149      	cbz	r1, 800a814 <__ascii_wctomb+0x16>
 800a800:	2aff      	cmp	r2, #255	; 0xff
 800a802:	bf85      	ittet	hi
 800a804:	238a      	movhi	r3, #138	; 0x8a
 800a806:	6003      	strhi	r3, [r0, #0]
 800a808:	700a      	strbls	r2, [r1, #0]
 800a80a:	f04f 30ff 	movhi.w	r0, #4294967295
 800a80e:	bf98      	it	ls
 800a810:	2001      	movls	r0, #1
 800a812:	4770      	bx	lr
 800a814:	4608      	mov	r0, r1
 800a816:	4770      	bx	lr

0800a818 <_write_r>:
 800a818:	b538      	push	{r3, r4, r5, lr}
 800a81a:	4d07      	ldr	r5, [pc, #28]	; (800a838 <_write_r+0x20>)
 800a81c:	4604      	mov	r4, r0
 800a81e:	4608      	mov	r0, r1
 800a820:	4611      	mov	r1, r2
 800a822:	2200      	movs	r2, #0
 800a824:	602a      	str	r2, [r5, #0]
 800a826:	461a      	mov	r2, r3
 800a828:	f7f6 fd26 	bl	8001278 <_write>
 800a82c:	1c43      	adds	r3, r0, #1
 800a82e:	d102      	bne.n	800a836 <_write_r+0x1e>
 800a830:	682b      	ldr	r3, [r5, #0]
 800a832:	b103      	cbz	r3, 800a836 <_write_r+0x1e>
 800a834:	6023      	str	r3, [r4, #0]
 800a836:	bd38      	pop	{r3, r4, r5, pc}
 800a838:	2000035c 	.word	0x2000035c

0800a83c <__assert_func>:
 800a83c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a83e:	4614      	mov	r4, r2
 800a840:	461a      	mov	r2, r3
 800a842:	4b09      	ldr	r3, [pc, #36]	; (800a868 <__assert_func+0x2c>)
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	4605      	mov	r5, r0
 800a848:	68d8      	ldr	r0, [r3, #12]
 800a84a:	b14c      	cbz	r4, 800a860 <__assert_func+0x24>
 800a84c:	4b07      	ldr	r3, [pc, #28]	; (800a86c <__assert_func+0x30>)
 800a84e:	9100      	str	r1, [sp, #0]
 800a850:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a854:	4906      	ldr	r1, [pc, #24]	; (800a870 <__assert_func+0x34>)
 800a856:	462b      	mov	r3, r5
 800a858:	f000 f81e 	bl	800a898 <fiprintf>
 800a85c:	f000 f8ca 	bl	800a9f4 <abort>
 800a860:	4b04      	ldr	r3, [pc, #16]	; (800a874 <__assert_func+0x38>)
 800a862:	461c      	mov	r4, r3
 800a864:	e7f3      	b.n	800a84e <__assert_func+0x12>
 800a866:	bf00      	nop
 800a868:	2000000c 	.word	0x2000000c
 800a86c:	0800af95 	.word	0x0800af95
 800a870:	0800afa2 	.word	0x0800afa2
 800a874:	0800afd0 	.word	0x0800afd0

0800a878 <_close_r>:
 800a878:	b538      	push	{r3, r4, r5, lr}
 800a87a:	4d06      	ldr	r5, [pc, #24]	; (800a894 <_close_r+0x1c>)
 800a87c:	2300      	movs	r3, #0
 800a87e:	4604      	mov	r4, r0
 800a880:	4608      	mov	r0, r1
 800a882:	602b      	str	r3, [r5, #0]
 800a884:	f7f6 ffb5 	bl	80017f2 <_close>
 800a888:	1c43      	adds	r3, r0, #1
 800a88a:	d102      	bne.n	800a892 <_close_r+0x1a>
 800a88c:	682b      	ldr	r3, [r5, #0]
 800a88e:	b103      	cbz	r3, 800a892 <_close_r+0x1a>
 800a890:	6023      	str	r3, [r4, #0]
 800a892:	bd38      	pop	{r3, r4, r5, pc}
 800a894:	2000035c 	.word	0x2000035c

0800a898 <fiprintf>:
 800a898:	b40e      	push	{r1, r2, r3}
 800a89a:	b503      	push	{r0, r1, lr}
 800a89c:	4601      	mov	r1, r0
 800a89e:	ab03      	add	r3, sp, #12
 800a8a0:	4805      	ldr	r0, [pc, #20]	; (800a8b8 <fiprintf+0x20>)
 800a8a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8a6:	6800      	ldr	r0, [r0, #0]
 800a8a8:	9301      	str	r3, [sp, #4]
 800a8aa:	f7ff fe07 	bl	800a4bc <_vfiprintf_r>
 800a8ae:	b002      	add	sp, #8
 800a8b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a8b4:	b003      	add	sp, #12
 800a8b6:	4770      	bx	lr
 800a8b8:	2000000c 	.word	0x2000000c

0800a8bc <_fstat_r>:
 800a8bc:	b538      	push	{r3, r4, r5, lr}
 800a8be:	4d07      	ldr	r5, [pc, #28]	; (800a8dc <_fstat_r+0x20>)
 800a8c0:	2300      	movs	r3, #0
 800a8c2:	4604      	mov	r4, r0
 800a8c4:	4608      	mov	r0, r1
 800a8c6:	4611      	mov	r1, r2
 800a8c8:	602b      	str	r3, [r5, #0]
 800a8ca:	f7f6 ff9e 	bl	800180a <_fstat>
 800a8ce:	1c43      	adds	r3, r0, #1
 800a8d0:	d102      	bne.n	800a8d8 <_fstat_r+0x1c>
 800a8d2:	682b      	ldr	r3, [r5, #0]
 800a8d4:	b103      	cbz	r3, 800a8d8 <_fstat_r+0x1c>
 800a8d6:	6023      	str	r3, [r4, #0]
 800a8d8:	bd38      	pop	{r3, r4, r5, pc}
 800a8da:	bf00      	nop
 800a8dc:	2000035c 	.word	0x2000035c

0800a8e0 <_isatty_r>:
 800a8e0:	b538      	push	{r3, r4, r5, lr}
 800a8e2:	4d06      	ldr	r5, [pc, #24]	; (800a8fc <_isatty_r+0x1c>)
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	4604      	mov	r4, r0
 800a8e8:	4608      	mov	r0, r1
 800a8ea:	602b      	str	r3, [r5, #0]
 800a8ec:	f7f6 ff9d 	bl	800182a <_isatty>
 800a8f0:	1c43      	adds	r3, r0, #1
 800a8f2:	d102      	bne.n	800a8fa <_isatty_r+0x1a>
 800a8f4:	682b      	ldr	r3, [r5, #0]
 800a8f6:	b103      	cbz	r3, 800a8fa <_isatty_r+0x1a>
 800a8f8:	6023      	str	r3, [r4, #0]
 800a8fa:	bd38      	pop	{r3, r4, r5, pc}
 800a8fc:	2000035c 	.word	0x2000035c

0800a900 <_lseek_r>:
 800a900:	b538      	push	{r3, r4, r5, lr}
 800a902:	4d07      	ldr	r5, [pc, #28]	; (800a920 <_lseek_r+0x20>)
 800a904:	4604      	mov	r4, r0
 800a906:	4608      	mov	r0, r1
 800a908:	4611      	mov	r1, r2
 800a90a:	2200      	movs	r2, #0
 800a90c:	602a      	str	r2, [r5, #0]
 800a90e:	461a      	mov	r2, r3
 800a910:	f7f6 ff96 	bl	8001840 <_lseek>
 800a914:	1c43      	adds	r3, r0, #1
 800a916:	d102      	bne.n	800a91e <_lseek_r+0x1e>
 800a918:	682b      	ldr	r3, [r5, #0]
 800a91a:	b103      	cbz	r3, 800a91e <_lseek_r+0x1e>
 800a91c:	6023      	str	r3, [r4, #0]
 800a91e:	bd38      	pop	{r3, r4, r5, pc}
 800a920:	2000035c 	.word	0x2000035c

0800a924 <memmove>:
 800a924:	4288      	cmp	r0, r1
 800a926:	b510      	push	{r4, lr}
 800a928:	eb01 0402 	add.w	r4, r1, r2
 800a92c:	d902      	bls.n	800a934 <memmove+0x10>
 800a92e:	4284      	cmp	r4, r0
 800a930:	4623      	mov	r3, r4
 800a932:	d807      	bhi.n	800a944 <memmove+0x20>
 800a934:	1e43      	subs	r3, r0, #1
 800a936:	42a1      	cmp	r1, r4
 800a938:	d008      	beq.n	800a94c <memmove+0x28>
 800a93a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a93e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a942:	e7f8      	b.n	800a936 <memmove+0x12>
 800a944:	4402      	add	r2, r0
 800a946:	4601      	mov	r1, r0
 800a948:	428a      	cmp	r2, r1
 800a94a:	d100      	bne.n	800a94e <memmove+0x2a>
 800a94c:	bd10      	pop	{r4, pc}
 800a94e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a952:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a956:	e7f7      	b.n	800a948 <memmove+0x24>

0800a958 <__malloc_lock>:
 800a958:	4801      	ldr	r0, [pc, #4]	; (800a960 <__malloc_lock+0x8>)
 800a95a:	f7fe bde2 	b.w	8009522 <__retarget_lock_acquire_recursive>
 800a95e:	bf00      	nop
 800a960:	20000350 	.word	0x20000350

0800a964 <__malloc_unlock>:
 800a964:	4801      	ldr	r0, [pc, #4]	; (800a96c <__malloc_unlock+0x8>)
 800a966:	f7fe bddd 	b.w	8009524 <__retarget_lock_release_recursive>
 800a96a:	bf00      	nop
 800a96c:	20000350 	.word	0x20000350

0800a970 <_realloc_r>:
 800a970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a974:	4680      	mov	r8, r0
 800a976:	4614      	mov	r4, r2
 800a978:	460e      	mov	r6, r1
 800a97a:	b921      	cbnz	r1, 800a986 <_realloc_r+0x16>
 800a97c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a980:	4611      	mov	r1, r2
 800a982:	f7ff bba1 	b.w	800a0c8 <_malloc_r>
 800a986:	b92a      	cbnz	r2, 800a994 <_realloc_r+0x24>
 800a988:	f7ff fb32 	bl	8009ff0 <_free_r>
 800a98c:	4625      	mov	r5, r4
 800a98e:	4628      	mov	r0, r5
 800a990:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a994:	f000 f835 	bl	800aa02 <_malloc_usable_size_r>
 800a998:	4284      	cmp	r4, r0
 800a99a:	4607      	mov	r7, r0
 800a99c:	d802      	bhi.n	800a9a4 <_realloc_r+0x34>
 800a99e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a9a2:	d812      	bhi.n	800a9ca <_realloc_r+0x5a>
 800a9a4:	4621      	mov	r1, r4
 800a9a6:	4640      	mov	r0, r8
 800a9a8:	f7ff fb8e 	bl	800a0c8 <_malloc_r>
 800a9ac:	4605      	mov	r5, r0
 800a9ae:	2800      	cmp	r0, #0
 800a9b0:	d0ed      	beq.n	800a98e <_realloc_r+0x1e>
 800a9b2:	42bc      	cmp	r4, r7
 800a9b4:	4622      	mov	r2, r4
 800a9b6:	4631      	mov	r1, r6
 800a9b8:	bf28      	it	cs
 800a9ba:	463a      	movcs	r2, r7
 800a9bc:	f7fe fe32 	bl	8009624 <memcpy>
 800a9c0:	4631      	mov	r1, r6
 800a9c2:	4640      	mov	r0, r8
 800a9c4:	f7ff fb14 	bl	8009ff0 <_free_r>
 800a9c8:	e7e1      	b.n	800a98e <_realloc_r+0x1e>
 800a9ca:	4635      	mov	r5, r6
 800a9cc:	e7df      	b.n	800a98e <_realloc_r+0x1e>
	...

0800a9d0 <_read_r>:
 800a9d0:	b538      	push	{r3, r4, r5, lr}
 800a9d2:	4d07      	ldr	r5, [pc, #28]	; (800a9f0 <_read_r+0x20>)
 800a9d4:	4604      	mov	r4, r0
 800a9d6:	4608      	mov	r0, r1
 800a9d8:	4611      	mov	r1, r2
 800a9da:	2200      	movs	r2, #0
 800a9dc:	602a      	str	r2, [r5, #0]
 800a9de:	461a      	mov	r2, r3
 800a9e0:	f7f6 feea 	bl	80017b8 <_read>
 800a9e4:	1c43      	adds	r3, r0, #1
 800a9e6:	d102      	bne.n	800a9ee <_read_r+0x1e>
 800a9e8:	682b      	ldr	r3, [r5, #0]
 800a9ea:	b103      	cbz	r3, 800a9ee <_read_r+0x1e>
 800a9ec:	6023      	str	r3, [r4, #0]
 800a9ee:	bd38      	pop	{r3, r4, r5, pc}
 800a9f0:	2000035c 	.word	0x2000035c

0800a9f4 <abort>:
 800a9f4:	b508      	push	{r3, lr}
 800a9f6:	2006      	movs	r0, #6
 800a9f8:	f000 f834 	bl	800aa64 <raise>
 800a9fc:	2001      	movs	r0, #1
 800a9fe:	f7f6 fed1 	bl	80017a4 <_exit>

0800aa02 <_malloc_usable_size_r>:
 800aa02:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa06:	1f18      	subs	r0, r3, #4
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	bfbc      	itt	lt
 800aa0c:	580b      	ldrlt	r3, [r1, r0]
 800aa0e:	18c0      	addlt	r0, r0, r3
 800aa10:	4770      	bx	lr

0800aa12 <_raise_r>:
 800aa12:	291f      	cmp	r1, #31
 800aa14:	b538      	push	{r3, r4, r5, lr}
 800aa16:	4604      	mov	r4, r0
 800aa18:	460d      	mov	r5, r1
 800aa1a:	d904      	bls.n	800aa26 <_raise_r+0x14>
 800aa1c:	2316      	movs	r3, #22
 800aa1e:	6003      	str	r3, [r0, #0]
 800aa20:	f04f 30ff 	mov.w	r0, #4294967295
 800aa24:	bd38      	pop	{r3, r4, r5, pc}
 800aa26:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800aa28:	b112      	cbz	r2, 800aa30 <_raise_r+0x1e>
 800aa2a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aa2e:	b94b      	cbnz	r3, 800aa44 <_raise_r+0x32>
 800aa30:	4620      	mov	r0, r4
 800aa32:	f000 f831 	bl	800aa98 <_getpid_r>
 800aa36:	462a      	mov	r2, r5
 800aa38:	4601      	mov	r1, r0
 800aa3a:	4620      	mov	r0, r4
 800aa3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aa40:	f000 b818 	b.w	800aa74 <_kill_r>
 800aa44:	2b01      	cmp	r3, #1
 800aa46:	d00a      	beq.n	800aa5e <_raise_r+0x4c>
 800aa48:	1c59      	adds	r1, r3, #1
 800aa4a:	d103      	bne.n	800aa54 <_raise_r+0x42>
 800aa4c:	2316      	movs	r3, #22
 800aa4e:	6003      	str	r3, [r0, #0]
 800aa50:	2001      	movs	r0, #1
 800aa52:	e7e7      	b.n	800aa24 <_raise_r+0x12>
 800aa54:	2400      	movs	r4, #0
 800aa56:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800aa5a:	4628      	mov	r0, r5
 800aa5c:	4798      	blx	r3
 800aa5e:	2000      	movs	r0, #0
 800aa60:	e7e0      	b.n	800aa24 <_raise_r+0x12>
	...

0800aa64 <raise>:
 800aa64:	4b02      	ldr	r3, [pc, #8]	; (800aa70 <raise+0xc>)
 800aa66:	4601      	mov	r1, r0
 800aa68:	6818      	ldr	r0, [r3, #0]
 800aa6a:	f7ff bfd2 	b.w	800aa12 <_raise_r>
 800aa6e:	bf00      	nop
 800aa70:	2000000c 	.word	0x2000000c

0800aa74 <_kill_r>:
 800aa74:	b538      	push	{r3, r4, r5, lr}
 800aa76:	4d07      	ldr	r5, [pc, #28]	; (800aa94 <_kill_r+0x20>)
 800aa78:	2300      	movs	r3, #0
 800aa7a:	4604      	mov	r4, r0
 800aa7c:	4608      	mov	r0, r1
 800aa7e:	4611      	mov	r1, r2
 800aa80:	602b      	str	r3, [r5, #0]
 800aa82:	f7f6 fe7f 	bl	8001784 <_kill>
 800aa86:	1c43      	adds	r3, r0, #1
 800aa88:	d102      	bne.n	800aa90 <_kill_r+0x1c>
 800aa8a:	682b      	ldr	r3, [r5, #0]
 800aa8c:	b103      	cbz	r3, 800aa90 <_kill_r+0x1c>
 800aa8e:	6023      	str	r3, [r4, #0]
 800aa90:	bd38      	pop	{r3, r4, r5, pc}
 800aa92:	bf00      	nop
 800aa94:	2000035c 	.word	0x2000035c

0800aa98 <_getpid_r>:
 800aa98:	f7f6 be6c 	b.w	8001774 <_getpid>

0800aa9c <_init>:
 800aa9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa9e:	bf00      	nop
 800aaa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aaa2:	bc08      	pop	{r3}
 800aaa4:	469e      	mov	lr, r3
 800aaa6:	4770      	bx	lr

0800aaa8 <_fini>:
 800aaa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aaaa:	bf00      	nop
 800aaac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aaae:	bc08      	pop	{r3}
 800aab0:	469e      	mov	lr, r3
 800aab2:	4770      	bx	lr
