
GPT5p2r4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00017d3c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  08017f0c  08017f0c  00018f0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017fbc  08017fbc  0001c000  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08017fbc  08017fbc  00018fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017fc4  08017fc4  0001c000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017fc4  08017fc4  00018fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08017fc8  08017fc8  00018fc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000b4  20012000  08017fcc  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .RxDecripSection 000000a0  200120b4  08018080  000190b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .TxDecripSection 000000a0  20012154  08018120  00019154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 11 .RamData      00002000  20010000  20010000  0001a000  2**5
                  CONTENTS, ALLOC, LOAD, DATA
 12 .bss          00009b24  200121f4  080181c0  000191f4  2**2
                  ALLOC
 13 ._user_heap_stack 00000600  20000000  20000000  0001a000  2**0
                  ALLOC
 14 .ARM.attributes 00000030  00000000  00000000  0001c000  2**0
                  CONTENTS, READONLY
 15 .debug_info   000432b8  00000000  00000000  0001c030  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00008e9f  00000000  00000000  0005f2e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 00003740  00000000  00000000  00068188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_rnglists 00002ab4  00000000  00000000  0006b8c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_macro  000376b9  00000000  00000000  0006e37c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line   00045d7a  00000000  00000000  000a5a35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_str    0012dade  00000000  00000000  000eb7af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .comment      00000043  00000000  00000000  0021928d  2**0
                  CONTENTS, READONLY
 23 .debug_frame  0000ee10  00000000  00000000  002192d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_line_str 00000091  00000000  00000000  002280e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200121f4 	.word	0x200121f4
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08017ef4 	.word	0x08017ef4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200121f8 	.word	0x200121f8
 800020c:	08017ef4 	.word	0x08017ef4

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000224:	f000 b988 	b.w	8000538 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	468e      	mov	lr, r1
 8000248:	4604      	mov	r4, r0
 800024a:	4688      	mov	r8, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4617      	mov	r7, r2
 8000254:	d962      	bls.n	800031c <__udivmoddi4+0xdc>
 8000256:	fab2 f682 	clz	r6, r2
 800025a:	b14e      	cbz	r6, 8000270 <__udivmoddi4+0x30>
 800025c:	f1c6 0320 	rsb	r3, r6, #32
 8000260:	fa01 f806 	lsl.w	r8, r1, r6
 8000264:	fa20 f303 	lsr.w	r3, r0, r3
 8000268:	40b7      	lsls	r7, r6
 800026a:	ea43 0808 	orr.w	r8, r3, r8
 800026e:	40b4      	lsls	r4, r6
 8000270:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000274:	fa1f fc87 	uxth.w	ip, r7
 8000278:	fbb8 f1fe 	udiv	r1, r8, lr
 800027c:	0c23      	lsrs	r3, r4, #16
 800027e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000282:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000286:	fb01 f20c 	mul.w	r2, r1, ip
 800028a:	429a      	cmp	r2, r3
 800028c:	d909      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028e:	18fb      	adds	r3, r7, r3
 8000290:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000294:	f080 80ea 	bcs.w	800046c <__udivmoddi4+0x22c>
 8000298:	429a      	cmp	r2, r3
 800029a:	f240 80e7 	bls.w	800046c <__udivmoddi4+0x22c>
 800029e:	3902      	subs	r1, #2
 80002a0:	443b      	add	r3, r7
 80002a2:	1a9a      	subs	r2, r3, r2
 80002a4:	b2a3      	uxth	r3, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002b2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002b6:	459c      	cmp	ip, r3
 80002b8:	d909      	bls.n	80002ce <__udivmoddi4+0x8e>
 80002ba:	18fb      	adds	r3, r7, r3
 80002bc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002c0:	f080 80d6 	bcs.w	8000470 <__udivmoddi4+0x230>
 80002c4:	459c      	cmp	ip, r3
 80002c6:	f240 80d3 	bls.w	8000470 <__udivmoddi4+0x230>
 80002ca:	443b      	add	r3, r7
 80002cc:	3802      	subs	r0, #2
 80002ce:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d2:	eba3 030c 	sub.w	r3, r3, ip
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11d      	cbz	r5, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40f3      	lsrs	r3, r6
 80002dc:	2200      	movs	r2, #0
 80002de:	e9c5 3200 	strd	r3, r2, [r5]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d905      	bls.n	80002f6 <__udivmoddi4+0xb6>
 80002ea:	b10d      	cbz	r5, 80002f0 <__udivmoddi4+0xb0>
 80002ec:	e9c5 0100 	strd	r0, r1, [r5]
 80002f0:	2100      	movs	r1, #0
 80002f2:	4608      	mov	r0, r1
 80002f4:	e7f5      	b.n	80002e2 <__udivmoddi4+0xa2>
 80002f6:	fab3 f183 	clz	r1, r3
 80002fa:	2900      	cmp	r1, #0
 80002fc:	d146      	bne.n	800038c <__udivmoddi4+0x14c>
 80002fe:	4573      	cmp	r3, lr
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xc8>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 8105 	bhi.w	8000512 <__udivmoddi4+0x2d2>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb6e 0203 	sbc.w	r2, lr, r3
 800030e:	2001      	movs	r0, #1
 8000310:	4690      	mov	r8, r2
 8000312:	2d00      	cmp	r5, #0
 8000314:	d0e5      	beq.n	80002e2 <__udivmoddi4+0xa2>
 8000316:	e9c5 4800 	strd	r4, r8, [r5]
 800031a:	e7e2      	b.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	2a00      	cmp	r2, #0
 800031e:	f000 8090 	beq.w	8000442 <__udivmoddi4+0x202>
 8000322:	fab2 f682 	clz	r6, r2
 8000326:	2e00      	cmp	r6, #0
 8000328:	f040 80a4 	bne.w	8000474 <__udivmoddi4+0x234>
 800032c:	1a8a      	subs	r2, r1, r2
 800032e:	0c03      	lsrs	r3, r0, #16
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	b280      	uxth	r0, r0
 8000336:	b2bc      	uxth	r4, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb2 fcfe 	udiv	ip, r2, lr
 800033e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb04 f20c 	mul.w	r2, r4, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d907      	bls.n	800035e <__udivmoddi4+0x11e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x11c>
 8000356:	429a      	cmp	r2, r3
 8000358:	f200 80e0 	bhi.w	800051c <__udivmoddi4+0x2dc>
 800035c:	46c4      	mov	ip, r8
 800035e:	1a9b      	subs	r3, r3, r2
 8000360:	fbb3 f2fe 	udiv	r2, r3, lr
 8000364:	fb0e 3312 	mls	r3, lr, r2, r3
 8000368:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800036c:	fb02 f404 	mul.w	r4, r2, r4
 8000370:	429c      	cmp	r4, r3
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0x144>
 8000374:	18fb      	adds	r3, r7, r3
 8000376:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0x142>
 800037c:	429c      	cmp	r4, r3
 800037e:	f200 80ca 	bhi.w	8000516 <__udivmoddi4+0x2d6>
 8000382:	4602      	mov	r2, r0
 8000384:	1b1b      	subs	r3, r3, r4
 8000386:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800038a:	e7a5      	b.n	80002d8 <__udivmoddi4+0x98>
 800038c:	f1c1 0620 	rsb	r6, r1, #32
 8000390:	408b      	lsls	r3, r1
 8000392:	fa22 f706 	lsr.w	r7, r2, r6
 8000396:	431f      	orrs	r7, r3
 8000398:	fa0e f401 	lsl.w	r4, lr, r1
 800039c:	fa20 f306 	lsr.w	r3, r0, r6
 80003a0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003a4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003a8:	4323      	orrs	r3, r4
 80003aa:	fa00 f801 	lsl.w	r8, r0, r1
 80003ae:	fa1f fc87 	uxth.w	ip, r7
 80003b2:	fbbe f0f9 	udiv	r0, lr, r9
 80003b6:	0c1c      	lsrs	r4, r3, #16
 80003b8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003bc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003c4:	45a6      	cmp	lr, r4
 80003c6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ca:	d909      	bls.n	80003e0 <__udivmoddi4+0x1a0>
 80003cc:	193c      	adds	r4, r7, r4
 80003ce:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003d2:	f080 809c 	bcs.w	800050e <__udivmoddi4+0x2ce>
 80003d6:	45a6      	cmp	lr, r4
 80003d8:	f240 8099 	bls.w	800050e <__udivmoddi4+0x2ce>
 80003dc:	3802      	subs	r0, #2
 80003de:	443c      	add	r4, r7
 80003e0:	eba4 040e 	sub.w	r4, r4, lr
 80003e4:	fa1f fe83 	uxth.w	lr, r3
 80003e8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ec:	fb09 4413 	mls	r4, r9, r3, r4
 80003f0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003f4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d908      	bls.n	800040e <__udivmoddi4+0x1ce>
 80003fc:	193c      	adds	r4, r7, r4
 80003fe:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000402:	f080 8082 	bcs.w	800050a <__udivmoddi4+0x2ca>
 8000406:	45a4      	cmp	ip, r4
 8000408:	d97f      	bls.n	800050a <__udivmoddi4+0x2ca>
 800040a:	3b02      	subs	r3, #2
 800040c:	443c      	add	r4, r7
 800040e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000412:	eba4 040c 	sub.w	r4, r4, ip
 8000416:	fba0 ec02 	umull	lr, ip, r0, r2
 800041a:	4564      	cmp	r4, ip
 800041c:	4673      	mov	r3, lr
 800041e:	46e1      	mov	r9, ip
 8000420:	d362      	bcc.n	80004e8 <__udivmoddi4+0x2a8>
 8000422:	d05f      	beq.n	80004e4 <__udivmoddi4+0x2a4>
 8000424:	b15d      	cbz	r5, 800043e <__udivmoddi4+0x1fe>
 8000426:	ebb8 0203 	subs.w	r2, r8, r3
 800042a:	eb64 0409 	sbc.w	r4, r4, r9
 800042e:	fa04 f606 	lsl.w	r6, r4, r6
 8000432:	fa22 f301 	lsr.w	r3, r2, r1
 8000436:	431e      	orrs	r6, r3
 8000438:	40cc      	lsrs	r4, r1
 800043a:	e9c5 6400 	strd	r6, r4, [r5]
 800043e:	2100      	movs	r1, #0
 8000440:	e74f      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000442:	fbb1 fcf2 	udiv	ip, r1, r2
 8000446:	0c01      	lsrs	r1, r0, #16
 8000448:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800044c:	b280      	uxth	r0, r0
 800044e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000452:	463b      	mov	r3, r7
 8000454:	4638      	mov	r0, r7
 8000456:	463c      	mov	r4, r7
 8000458:	46b8      	mov	r8, r7
 800045a:	46be      	mov	lr, r7
 800045c:	2620      	movs	r6, #32
 800045e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000462:	eba2 0208 	sub.w	r2, r2, r8
 8000466:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800046a:	e766      	b.n	800033a <__udivmoddi4+0xfa>
 800046c:	4601      	mov	r1, r0
 800046e:	e718      	b.n	80002a2 <__udivmoddi4+0x62>
 8000470:	4610      	mov	r0, r2
 8000472:	e72c      	b.n	80002ce <__udivmoddi4+0x8e>
 8000474:	f1c6 0220 	rsb	r2, r6, #32
 8000478:	fa2e f302 	lsr.w	r3, lr, r2
 800047c:	40b7      	lsls	r7, r6
 800047e:	40b1      	lsls	r1, r6
 8000480:	fa20 f202 	lsr.w	r2, r0, r2
 8000484:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000488:	430a      	orrs	r2, r1
 800048a:	fbb3 f8fe 	udiv	r8, r3, lr
 800048e:	b2bc      	uxth	r4, r7
 8000490:	fb0e 3318 	mls	r3, lr, r8, r3
 8000494:	0c11      	lsrs	r1, r2, #16
 8000496:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800049a:	fb08 f904 	mul.w	r9, r8, r4
 800049e:	40b0      	lsls	r0, r6
 80004a0:	4589      	cmp	r9, r1
 80004a2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004a6:	b280      	uxth	r0, r0
 80004a8:	d93e      	bls.n	8000528 <__udivmoddi4+0x2e8>
 80004aa:	1879      	adds	r1, r7, r1
 80004ac:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004b0:	d201      	bcs.n	80004b6 <__udivmoddi4+0x276>
 80004b2:	4589      	cmp	r9, r1
 80004b4:	d81f      	bhi.n	80004f6 <__udivmoddi4+0x2b6>
 80004b6:	eba1 0109 	sub.w	r1, r1, r9
 80004ba:	fbb1 f9fe 	udiv	r9, r1, lr
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004c6:	b292      	uxth	r2, r2
 80004c8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d229      	bcs.n	8000524 <__udivmoddi4+0x2e4>
 80004d0:	18ba      	adds	r2, r7, r2
 80004d2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004d6:	d2c4      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004d8:	4542      	cmp	r2, r8
 80004da:	d2c2      	bcs.n	8000462 <__udivmoddi4+0x222>
 80004dc:	f1a9 0102 	sub.w	r1, r9, #2
 80004e0:	443a      	add	r2, r7
 80004e2:	e7be      	b.n	8000462 <__udivmoddi4+0x222>
 80004e4:	45f0      	cmp	r8, lr
 80004e6:	d29d      	bcs.n	8000424 <__udivmoddi4+0x1e4>
 80004e8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ec:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f0:	3801      	subs	r0, #1
 80004f2:	46e1      	mov	r9, ip
 80004f4:	e796      	b.n	8000424 <__udivmoddi4+0x1e4>
 80004f6:	eba7 0909 	sub.w	r9, r7, r9
 80004fa:	4449      	add	r1, r9
 80004fc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000500:	fbb1 f9fe 	udiv	r9, r1, lr
 8000504:	fb09 f804 	mul.w	r8, r9, r4
 8000508:	e7db      	b.n	80004c2 <__udivmoddi4+0x282>
 800050a:	4673      	mov	r3, lr
 800050c:	e77f      	b.n	800040e <__udivmoddi4+0x1ce>
 800050e:	4650      	mov	r0, sl
 8000510:	e766      	b.n	80003e0 <__udivmoddi4+0x1a0>
 8000512:	4608      	mov	r0, r1
 8000514:	e6fd      	b.n	8000312 <__udivmoddi4+0xd2>
 8000516:	443b      	add	r3, r7
 8000518:	3a02      	subs	r2, #2
 800051a:	e733      	b.n	8000384 <__udivmoddi4+0x144>
 800051c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000520:	443b      	add	r3, r7
 8000522:	e71c      	b.n	800035e <__udivmoddi4+0x11e>
 8000524:	4649      	mov	r1, r9
 8000526:	e79c      	b.n	8000462 <__udivmoddi4+0x222>
 8000528:	eba1 0109 	sub.w	r1, r1, r9
 800052c:	46c4      	mov	ip, r8
 800052e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	e7c4      	b.n	80004c2 <__udivmoddi4+0x282>

08000538 <__aeabi_idiv0>:
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop

0800053c <vApplicationIdleHook>:
void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName);
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 800053c:	b480      	push	{r7}
 800053e:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8000540:	bf00      	nop
 8000542:	46bd      	mov	sp, r7
 8000544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000548:	4770      	bx	lr

0800054a <vApplicationStackOverflowHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 4 */
__weak void vApplicationStackOverflowHook(xTaskHandle xTask, signed char *pcTaskName)
{
 800054a:	b480      	push	{r7}
 800054c:	b083      	sub	sp, #12
 800054e:	af00      	add	r7, sp, #0
 8000550:	6078      	str	r0, [r7, #4]
 8000552:	6039      	str	r1, [r7, #0]
   /* Run time stack overflow checking is performed if
   configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   called if a stack overflow is detected. */
}
 8000554:	bf00      	nop
 8000556:	370c      	adds	r7, #12
 8000558:	46bd      	mov	sp, r7
 800055a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800055e:	4770      	bx	lr

08000560 <vApplicationMallocFailedHook>:
/* USER CODE END 4 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8000560:	b480      	push	{r7}
 8000562:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8000564:	bf00      	nop
 8000566:	46bd      	mov	sp, r7
 8000568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056c:	4770      	bx	lr
	...

08000570 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	60f8      	str	r0, [r7, #12]
 8000578:	60b9      	str	r1, [r7, #8]
 800057a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	4a07      	ldr	r2, [pc, #28]	@ (800059c <vApplicationGetIdleTaskMemory+0x2c>)
 8000580:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000582:	68bb      	ldr	r3, [r7, #8]
 8000584:	4a06      	ldr	r2, [pc, #24]	@ (80005a0 <vApplicationGetIdleTaskMemory+0x30>)
 8000586:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800058e:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	20012210 	.word	0x20012210
 80005a0:	20012268 	.word	0x20012268

080005a4 <SCB_CleanDCache_by_Addr>:
  \details Cleans D-Cache for the given address
  \param[in]   addr    address (aligned to 32-byte boundary)
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_INLINE void SCB_CleanDCache_by_Addr (uint32_t *addr, int32_t dsize)
{
 80005a4:	b480      	push	{r7}
 80005a6:	b087      	sub	sp, #28
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	6078      	str	r0, [r7, #4]
 80005ac:	6039      	str	r1, [r7, #0]
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
     int32_t op_size = dsize;
 80005ae:	683b      	ldr	r3, [r7, #0]
 80005b0:	617b      	str	r3, [r7, #20]
    uint32_t op_addr = (uint32_t) addr;
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	613b      	str	r3, [r7, #16]
     int32_t linesize = 32;                /* in Cortex-M7 size of cache line is fixed to 8 words (32 bytes) */
 80005b6:	2320      	movs	r3, #32
 80005b8:	60fb      	str	r3, [r7, #12]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80005ba:	f3bf 8f4f 	dsb	sy
}
 80005be:	bf00      	nop

    __DSB();

    while (op_size > 0) {
 80005c0:	e00b      	b.n	80005da <SCB_CleanDCache_by_Addr+0x36>
      SCB->DCCMVAC = op_addr;
 80005c2:	4a0d      	ldr	r2, [pc, #52]	@ (80005f8 <SCB_CleanDCache_by_Addr+0x54>)
 80005c4:	693b      	ldr	r3, [r7, #16]
 80005c6:	f8c2 3268 	str.w	r3, [r2, #616]	@ 0x268
      op_addr += (uint32_t)linesize;
 80005ca:	68fb      	ldr	r3, [r7, #12]
 80005cc:	693a      	ldr	r2, [r7, #16]
 80005ce:	4413      	add	r3, r2
 80005d0:	613b      	str	r3, [r7, #16]
      op_size -=           linesize;
 80005d2:	697a      	ldr	r2, [r7, #20]
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	1ad3      	subs	r3, r2, r3
 80005d8:	617b      	str	r3, [r7, #20]
    while (op_size > 0) {
 80005da:	697b      	ldr	r3, [r7, #20]
 80005dc:	2b00      	cmp	r3, #0
 80005de:	dcf0      	bgt.n	80005c2 <SCB_CleanDCache_by_Addr+0x1e>
  __ASM volatile ("dsb 0xF":::"memory");
 80005e0:	f3bf 8f4f 	dsb	sy
}
 80005e4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80005e6:	f3bf 8f6f 	isb	sy
}
 80005ea:	bf00      	nop
    }

    __DSB();
    __ISB();
  #endif
}
 80005ec:	bf00      	nop
 80005ee:	371c      	adds	r7, #28
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr
 80005f8:	e000ed00 	.word	0xe000ed00

080005fc <Codec_WriteReg>:
/* USER CODE BEGIN 0 */
#define CODEC_I2C_ADDRESS 0x34

// Helper to write to the Codec
void Codec_WriteReg(uint16_t Reg, uint16_t Value)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b088      	sub	sp, #32
 8000600:	af04      	add	r7, sp, #16
 8000602:	4603      	mov	r3, r0
 8000604:	460a      	mov	r2, r1
 8000606:	80fb      	strh	r3, [r7, #6]
 8000608:	4613      	mov	r3, r2
 800060a:	80bb      	strh	r3, [r7, #4]
    uint8_t data[2];
    data[0] = (Value >> 8) & 0xFF;
 800060c:	88bb      	ldrh	r3, [r7, #4]
 800060e:	0a1b      	lsrs	r3, r3, #8
 8000610:	b29b      	uxth	r3, r3
 8000612:	b2db      	uxtb	r3, r3
 8000614:	733b      	strb	r3, [r7, #12]
    data[1] = Value & 0xFF;
 8000616:	88bb      	ldrh	r3, [r7, #4]
 8000618:	b2db      	uxtb	r3, r3
 800061a:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Mem_Write(&hi2c1, CODEC_I2C_ADDRESS, Reg, I2C_MEMADD_SIZE_16BIT, data, 2, 100);
 800061c:	88fa      	ldrh	r2, [r7, #6]
 800061e:	2364      	movs	r3, #100	@ 0x64
 8000620:	9302      	str	r3, [sp, #8]
 8000622:	2302      	movs	r3, #2
 8000624:	9301      	str	r3, [sp, #4]
 8000626:	f107 030c 	add.w	r3, r7, #12
 800062a:	9300      	str	r3, [sp, #0]
 800062c:	2302      	movs	r3, #2
 800062e:	2134      	movs	r1, #52	@ 0x34
 8000630:	4803      	ldr	r0, [pc, #12]	@ (8000640 <Codec_WriteReg+0x44>)
 8000632:	f009 fb21 	bl	8009c78 <HAL_I2C_Mem_Write>
}
 8000636:	bf00      	nop
 8000638:	3710      	adds	r7, #16
 800063a:	46bd      	mov	sp, r7
 800063c:	bd80      	pop	{r7, pc}
 800063e:	bf00      	nop
 8000640:	2001284c 	.word	0x2001284c

08000644 <main>:
  * @brief  The application entry point.
  * @retval int
  */

int main(void)
{
 8000644:	b5b0      	push	{r4, r5, r7, lr}
 8000646:	b088      	sub	sp, #32
 8000648:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN 1 */
	  //SCB_DisableDCache(); // <--- Add this.
	  User_MPU_Config(); // <--- Comment this out for this test.
 800064a:	f001 fa91 	bl	8001b70 <User_MPU_Config>
  //MPU_Config();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800064e:	f004 ff81 	bl	8005554 <HAL_Init>
  /* USER CODE Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000652:	f000 f88f 	bl	8000774 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000656:	f000 f8ff 	bl	8000858 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800065a:	f001 f899 	bl	8001790 <MX_GPIO_Init>
  MX_DMA_Init();
 800065e:	f001 f821 	bl	80016a4 <MX_DMA_Init>
  MX_ADC3_Init();
 8000662:	f000 f92b 	bl	80008bc <MX_ADC3_Init>
  MX_CRC_Init();
 8000666:	f000 f97b 	bl	8000960 <MX_CRC_Init>
  MX_DCMI_Init();
 800066a:	f000 f99b 	bl	80009a4 <MX_DCMI_Init>
  MX_DMA2D_Init();
 800066e:	f000 f9cd 	bl	8000a0c <MX_DMA2D_Init>
  MX_ETH_Init();
 8000672:	f000 f9fd 	bl	8000a70 <MX_ETH_Init>
  MX_FMC_Init();
 8000676:	f001 f83b 	bl	80016f0 <MX_FMC_Init>
  MX_I2C1_Init();
 800067a:	f000 fa47 	bl	8000b0c <MX_I2C1_Init>
  MX_I2C3_Init();
 800067e:	f000 fa85 	bl	8000b8c <MX_I2C3_Init>
  MX_LTDC_Init();
 8000682:	f000 fac3 	bl	8000c0c <MX_LTDC_Init>
  MX_QUADSPI_Init();
 8000686:	f000 fb43 	bl	8000d10 <MX_QUADSPI_Init>
  MX_RTC_Init();
 800068a:	f000 fb6d 	bl	8000d68 <MX_RTC_Init>
  MX_SAI2_Init();
 800068e:	f000 fc0f 	bl	8000eb0 <MX_SAI2_Init>
  MX_SDMMC1_SD_Init();
 8000692:	f000 fc6d 	bl	8000f70 <MX_SDMMC1_SD_Init>
  MX_SPDIFRX_Init();
 8000696:	f000 fc8b 	bl	8000fb0 <MX_SPDIFRX_Init>
  MX_SPI2_Init();
 800069a:	f000 fcb9 	bl	8001010 <MX_SPI2_Init>
  MX_TIM1_Init();
 800069e:	f000 fcf5 	bl	800108c <MX_TIM1_Init>
  MX_TIM2_Init();
 80006a2:	f000 fd9f 	bl	80011e4 <MX_TIM2_Init>
  MX_TIM3_Init();
 80006a6:	f000 fe13 	bl	80012d0 <MX_TIM3_Init>
  MX_TIM5_Init();
 80006aa:	f000 fe89 	bl	80013c0 <MX_TIM5_Init>
  MX_TIM8_Init();
 80006ae:	f000 feff 	bl	80014b0 <MX_TIM8_Init>
  MX_TIM12_Init();
 80006b2:	f000 ff51 	bl	8001558 <MX_TIM12_Init>
  MX_USART1_UART_Init();
 80006b6:	f000 ff95 	bl	80015e4 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 80006ba:	f000 ffc3 	bl	8001644 <MX_USART6_UART_Init>
  MX_FATFS_Init();
 80006be:	f011 ffc5 	bl	801264c <MX_FATFS_Init>
  /* USER CODE BEGIN 2 */

    // 1. Initialize Audio OUT (Headphone) - MASTER (Generates Clock)
    // This MUST be first because it sets up the SAI PLL and Codec Clocks.
    if (BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, 70, SAI_AUDIO_FREQUENCY_16K) != AUDIO_OK)
 80006c2:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 80006c6:	2146      	movs	r1, #70	@ 0x46
 80006c8:	2002      	movs	r0, #2
 80006ca:	f004 faa3 	bl	8004c14 <BSP_AUDIO_OUT_Init>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <main+0x94>
    {
      Error_Handler();
 80006d4:	f001 fab0 	bl	8001c38 <Error_Handler>
    }

    // 2. Initialize Audio IN (Microphone) - SLAVE (Uses Clock)
    if (BSP_AUDIO_IN_Init(SAI_AUDIO_FREQUENCY_16K, DEFAULT_AUDIO_IN_BIT_RESOLUTION, DEFAULT_AUDIO_IN_CHANNEL_NBR) != AUDIO_OK)
 80006d8:	2202      	movs	r2, #2
 80006da:	2110      	movs	r1, #16
 80006dc:	f44f 507a 	mov.w	r0, #16000	@ 0x3e80
 80006e0:	f004 fd02 	bl	80050e8 <BSP_AUDIO_IN_Init>
 80006e4:	4603      	mov	r3, r0
 80006e6:	2b00      	cmp	r3, #0
 80006e8:	d001      	beq.n	80006ee <main+0xaa>
    {
      Error_Handler();
 80006ea:	f001 faa5 	bl	8001c38 <Error_Handler>
    }

    // 3. Start Playing (Output) - Starts the Clock Generation
    // Even if the buffer is empty (0), we MUST start this to generate the clock for the mic.
    // Note: Size is in BYTES (multiply by 2 for int16_t)
    if (BSP_AUDIO_OUT_Play((uint16_t*)TxBuffer, AUDIO_BUFFER_SIZE * 2) != AUDIO_OK)
 80006ee:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80006f2:	481c      	ldr	r0, [pc, #112]	@ (8000764 <main+0x120>)
 80006f4:	f004 fae0 	bl	8004cb8 <BSP_AUDIO_OUT_Play>
 80006f8:	4603      	mov	r3, r0
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d001      	beq.n	8000702 <main+0xbe>
    {
      Error_Handler();
 80006fe:	f001 fa9b 	bl	8001c38 <Error_Handler>
    }

    // 4. Start Recording (Input) - Starts capturing data
    if (BSP_AUDIO_IN_Record((uint16_t*)RxBuffer, AUDIO_BUFFER_SIZE) != AUDIO_OK)
 8000702:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000706:	4818      	ldr	r0, [pc, #96]	@ (8000768 <main+0x124>)
 8000708:	f004 fd6c 	bl	80051e4 <BSP_AUDIO_IN_Record>
 800070c:	4603      	mov	r3, r0
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <main+0xd2>
    {
      Error_Handler();
 8000712:	f001 fa91 	bl	8001c38 <Error_Handler>
    }
    // FORCE UNMUTE HEADPHONES
     // 1. Set Headphone Volume to a high audible level
     // Note: 0x39 = +0dB, 0x3F = +6dB.
     // The '0x0100' bit is the UPDATE bit. It must be set to apply changes immediately.
     BSP_AUDIO_OUT_SetVolume(80); // Ensure software volume is up
 8000716:	2050      	movs	r0, #80	@ 0x50
 8000718:	f004 faf8 	bl	8004d0c <BSP_AUDIO_OUT_SetVolume>

     // 2. Direct Register Writes to ensure HP_L/HP_R are unmuted
     // Reg 0x39 (Left HP Vol): 0x100 (Enable/Update) | 0x39 (Volume)
     Codec_WriteReg(0x0039, 0x0139);
 800071c:	f240 1139 	movw	r1, #313	@ 0x139
 8000720:	2039      	movs	r0, #57	@ 0x39
 8000722:	f7ff ff6b 	bl	80005fc <Codec_WriteReg>
     // Reg 0x3A (Right HP Vol): 0x100 (Enable/Update) | 0x39 (Volume)
     Codec_WriteReg(0x003A, 0x0139);
 8000726:	f240 1139 	movw	r1, #313	@ 0x139
 800072a:	203a      	movs	r0, #58	@ 0x3a
 800072c:	f7ff ff66 	bl	80005fc <Codec_WriteReg>

     // 3. Enable Headphone Output PGAs (Power Management 2, Reg 0x02)
     // Ensure bit 4 (HPOUT1L_ENA) and bit 3 (HPOUT1R_ENA) are set.
     // We already set 0x6350 for mics. Adding HP bits (0x0018).
     // Total: 0x6350 | 0x0018 = 0x6368
     Codec_WriteReg(0x0002, 0x6368);
 8000730:	f246 3168 	movw	r1, #25448	@ 0x6368
 8000734:	2002      	movs	r0, #2
 8000736:	f7ff ff61 	bl	80005fc <Codec_WriteReg>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 4096);
 800073a:	4b0c      	ldr	r3, [pc, #48]	@ (800076c <main+0x128>)
 800073c:	1d3c      	adds	r4, r7, #4
 800073e:	461d      	mov	r5, r3
 8000740:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000742:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000744:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000748:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800074c:	1d3b      	adds	r3, r7, #4
 800074e:	2100      	movs	r1, #0
 8000750:	4618      	mov	r0, r3
 8000752:	f014 fc41 	bl	8014fd8 <osThreadCreate>
 8000756:	4603      	mov	r3, r0
 8000758:	4a05      	ldr	r2, [pc, #20]	@ (8000770 <main+0x12c>)
 800075a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800075c:	f014 fc19 	bl	8014f92 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000760:	bf00      	nop
 8000762:	e7fd      	b.n	8000760 <main+0x11c>
 8000764:	20011000 	.word	0x20011000
 8000768:	20010000 	.word	0x20010000
 800076c:	08017f18 	.word	0x08017f18
 8000770:	20013010 	.word	0x20013010

08000774 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b094      	sub	sp, #80	@ 0x50
 8000778:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800077a:	f107 0320 	add.w	r3, r7, #32
 800077e:	2230      	movs	r2, #48	@ 0x30
 8000780:	2100      	movs	r1, #0
 8000782:	4618      	mov	r0, r3
 8000784:	f017 fb1a 	bl	8017dbc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000788:	f107 030c 	add.w	r3, r7, #12
 800078c:	2200      	movs	r2, #0
 800078e:	601a      	str	r2, [r3, #0]
 8000790:	605a      	str	r2, [r3, #4]
 8000792:	609a      	str	r2, [r3, #8]
 8000794:	60da      	str	r2, [r3, #12]
 8000796:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000798:	f00a fb16 	bl	800adc8 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800079c:	4b2c      	ldr	r3, [pc, #176]	@ (8000850 <SystemClock_Config+0xdc>)
 800079e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007a0:	4a2b      	ldr	r2, [pc, #172]	@ (8000850 <SystemClock_Config+0xdc>)
 80007a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007a6:	6413      	str	r3, [r2, #64]	@ 0x40
 80007a8:	4b29      	ldr	r3, [pc, #164]	@ (8000850 <SystemClock_Config+0xdc>)
 80007aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007b0:	60bb      	str	r3, [r7, #8]
 80007b2:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007b4:	4b27      	ldr	r3, [pc, #156]	@ (8000854 <SystemClock_Config+0xe0>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	4a26      	ldr	r2, [pc, #152]	@ (8000854 <SystemClock_Config+0xe0>)
 80007ba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80007be:	6013      	str	r3, [r2, #0]
 80007c0:	4b24      	ldr	r3, [pc, #144]	@ (8000854 <SystemClock_Config+0xe0>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007c8:	607b      	str	r3, [r7, #4]
 80007ca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80007cc:	2309      	movs	r3, #9
 80007ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80007d0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80007d4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80007d6:	2301      	movs	r3, #1
 80007d8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007da:	2302      	movs	r3, #2
 80007dc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80007de:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80007e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80007e4:	2319      	movs	r3, #25
 80007e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 400;
 80007e8:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 80007ec:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007ee:	2302      	movs	r3, #2
 80007f0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 9;
 80007f2:	2309      	movs	r3, #9
 80007f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007f6:	f107 0320 	add.w	r3, r7, #32
 80007fa:	4618      	mov	r0, r3
 80007fc:	f00a fc06 	bl	800b00c <HAL_RCC_OscConfig>
 8000800:	4603      	mov	r3, r0
 8000802:	2b00      	cmp	r3, #0
 8000804:	d001      	beq.n	800080a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000806:	f001 fa17 	bl	8001c38 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800080a:	f00a faed 	bl	800ade8 <HAL_PWREx_EnableOverDrive>
 800080e:	4603      	mov	r3, r0
 8000810:	2b00      	cmp	r3, #0
 8000812:	d001      	beq.n	8000818 <SystemClock_Config+0xa4>
  {
    Error_Handler();
 8000814:	f001 fa10 	bl	8001c38 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000818:	230f      	movs	r3, #15
 800081a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800081c:	2302      	movs	r3, #2
 800081e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000820:	2300      	movs	r3, #0
 8000822:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000824:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000828:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800082a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800082e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_6) != HAL_OK)
 8000830:	f107 030c 	add.w	r3, r7, #12
 8000834:	2106      	movs	r1, #6
 8000836:	4618      	mov	r0, r3
 8000838:	f00a fe8c 	bl	800b554 <HAL_RCC_ClockConfig>
 800083c:	4603      	mov	r3, r0
 800083e:	2b00      	cmp	r3, #0
 8000840:	d001      	beq.n	8000846 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8000842:	f001 f9f9 	bl	8001c38 <Error_Handler>
  }
}
 8000846:	bf00      	nop
 8000848:	3750      	adds	r7, #80	@ 0x50
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	40023800 	.word	0x40023800
 8000854:	40007000 	.word	0x40007000

08000858 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b0a2      	sub	sp, #136	@ 0x88
 800085c:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800085e:	1d3b      	adds	r3, r7, #4
 8000860:	2284      	movs	r2, #132	@ 0x84
 8000862:	2100      	movs	r1, #0
 8000864:	4618      	mov	r0, r3
 8000866:	f017 faa9 	bl	8017dbc <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC|RCC_PERIPHCLK_SAI2
 800086a:	4b13      	ldr	r3, [pc, #76]	@ (80008b8 <PeriphCommonClock_Config+0x60>)
 800086c:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_SDMMC1|RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 800086e:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8000872:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 5;
 8000874:	2305      	movs	r3, #5
 8000876:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8000878:	2302      	movs	r3, #2
 800087a:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV8;
 800087c:	2303      	movs	r3, #3
 800087e:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.PLLSAIDivQ = 1;
 8000880:	2301      	movs	r3, #1
 8000882:	62fb      	str	r3, [r7, #44]	@ 0x2c
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8000884:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8000888:	633b      	str	r3, [r7, #48]	@ 0x30
  PeriphClkInitStruct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLSAI;
 800088a:	2300      	movs	r3, #0
 800088c:	647b      	str	r3, [r7, #68]	@ 0x44
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLLSAIP;
 800088e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000892:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  PeriphClkInitStruct.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_CLK48;
 8000896:	2300      	movs	r3, #0
 8000898:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800089c:	1d3b      	adds	r3, r7, #4
 800089e:	4618      	mov	r0, r3
 80008a0:	f00b f870 	bl	800b984 <HAL_RCCEx_PeriphCLKConfig>
 80008a4:	4603      	mov	r3, r0
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d001      	beq.n	80008ae <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80008aa:	f001 f9c5 	bl	8001c38 <Error_Handler>
  }
}
 80008ae:	bf00      	nop
 80008b0:	3788      	adds	r7, #136	@ 0x88
 80008b2:	46bd      	mov	sp, r7
 80008b4:	bd80      	pop	{r7, pc}
 80008b6:	bf00      	nop
 80008b8:	00b00008 	.word	0x00b00008

080008bc <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b084      	sub	sp, #16
 80008c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80008c2:	463b      	mov	r3, r7
 80008c4:	2200      	movs	r2, #0
 80008c6:	601a      	str	r2, [r3, #0]
 80008c8:	605a      	str	r2, [r3, #4]
 80008ca:	609a      	str	r2, [r3, #8]
 80008cc:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC3_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80008ce:	4b21      	ldr	r3, [pc, #132]	@ (8000954 <MX_ADC3_Init+0x98>)
 80008d0:	4a21      	ldr	r2, [pc, #132]	@ (8000958 <MX_ADC3_Init+0x9c>)
 80008d2:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80008d4:	4b1f      	ldr	r3, [pc, #124]	@ (8000954 <MX_ADC3_Init+0x98>)
 80008d6:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80008da:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80008dc:	4b1d      	ldr	r3, [pc, #116]	@ (8000954 <MX_ADC3_Init+0x98>)
 80008de:	2200      	movs	r2, #0
 80008e0:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80008e2:	4b1c      	ldr	r3, [pc, #112]	@ (8000954 <MX_ADC3_Init+0x98>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80008e8:	4b1a      	ldr	r3, [pc, #104]	@ (8000954 <MX_ADC3_Init+0x98>)
 80008ea:	2200      	movs	r2, #0
 80008ec:	619a      	str	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80008ee:	4b19      	ldr	r3, [pc, #100]	@ (8000954 <MX_ADC3_Init+0x98>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80008f6:	4b17      	ldr	r3, [pc, #92]	@ (8000954 <MX_ADC3_Init+0x98>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80008fc:	4b15      	ldr	r3, [pc, #84]	@ (8000954 <MX_ADC3_Init+0x98>)
 80008fe:	4a17      	ldr	r2, [pc, #92]	@ (800095c <MX_ADC3_Init+0xa0>)
 8000900:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000902:	4b14      	ldr	r3, [pc, #80]	@ (8000954 <MX_ADC3_Init+0x98>)
 8000904:	2200      	movs	r2, #0
 8000906:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 8000908:	4b12      	ldr	r3, [pc, #72]	@ (8000954 <MX_ADC3_Init+0x98>)
 800090a:	2201      	movs	r2, #1
 800090c:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 800090e:	4b11      	ldr	r3, [pc, #68]	@ (8000954 <MX_ADC3_Init+0x98>)
 8000910:	2200      	movs	r2, #0
 8000912:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000916:	4b0f      	ldr	r3, [pc, #60]	@ (8000954 <MX_ADC3_Init+0x98>)
 8000918:	2201      	movs	r2, #1
 800091a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800091c:	480d      	ldr	r0, [pc, #52]	@ (8000954 <MX_ADC3_Init+0x98>)
 800091e:	f004 fe6b 	bl	80055f8 <HAL_ADC_Init>
 8000922:	4603      	mov	r3, r0
 8000924:	2b00      	cmp	r3, #0
 8000926:	d001      	beq.n	800092c <MX_ADC3_Init+0x70>
  {
    Error_Handler();
 8000928:	f001 f986 	bl	8001c38 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800092c:	2304      	movs	r3, #4
 800092e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000930:	2301      	movs	r3, #1
 8000932:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000934:	2300      	movs	r3, #0
 8000936:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000938:	463b      	mov	r3, r7
 800093a:	4619      	mov	r1, r3
 800093c:	4805      	ldr	r0, [pc, #20]	@ (8000954 <MX_ADC3_Init+0x98>)
 800093e:	f004 fe9f 	bl	8005680 <HAL_ADC_ConfigChannel>
 8000942:	4603      	mov	r3, r0
 8000944:	2b00      	cmp	r3, #0
 8000946:	d001      	beq.n	800094c <MX_ADC3_Init+0x90>
  {
    Error_Handler();
 8000948:	f001 f976 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 800094c:	bf00      	nop
 800094e:	3710      	adds	r7, #16
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	200126a0 	.word	0x200126a0
 8000958:	40012200 	.word	0x40012200
 800095c:	0f000001 	.word	0x0f000001

08000960 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000964:	4b0d      	ldr	r3, [pc, #52]	@ (800099c <MX_CRC_Init+0x3c>)
 8000966:	4a0e      	ldr	r2, [pc, #56]	@ (80009a0 <MX_CRC_Init+0x40>)
 8000968:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 800096a:	4b0c      	ldr	r3, [pc, #48]	@ (800099c <MX_CRC_Init+0x3c>)
 800096c:	2200      	movs	r2, #0
 800096e:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000970:	4b0a      	ldr	r3, [pc, #40]	@ (800099c <MX_CRC_Init+0x3c>)
 8000972:	2200      	movs	r2, #0
 8000974:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 8000976:	4b09      	ldr	r3, [pc, #36]	@ (800099c <MX_CRC_Init+0x3c>)
 8000978:	2200      	movs	r2, #0
 800097a:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 800097c:	4b07      	ldr	r3, [pc, #28]	@ (800099c <MX_CRC_Init+0x3c>)
 800097e:	2200      	movs	r2, #0
 8000980:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 8000982:	4b06      	ldr	r3, [pc, #24]	@ (800099c <MX_CRC_Init+0x3c>)
 8000984:	2201      	movs	r2, #1
 8000986:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000988:	4804      	ldr	r0, [pc, #16]	@ (800099c <MX_CRC_Init+0x3c>)
 800098a:	f005 fa27 	bl	8005ddc <HAL_CRC_Init>
 800098e:	4603      	mov	r3, r0
 8000990:	2b00      	cmp	r3, #0
 8000992:	d001      	beq.n	8000998 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 8000994:	f001 f950 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000998:	bf00      	nop
 800099a:	bd80      	pop	{r7, pc}
 800099c:	200126e8 	.word	0x200126e8
 80009a0:	40023000 	.word	0x40023000

080009a4 <MX_DCMI_Init>:
  * @brief DCMI Initialization Function
  * @param None
  * @retval None
  */
static void MX_DCMI_Init(void)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	af00      	add	r7, sp, #0
  /* USER CODE END DCMI_Init 0 */

  /* USER CODE BEGIN DCMI_Init 1 */

  /* USER CODE END DCMI_Init 1 */
  hdcmi.Instance = DCMI;
 80009a8:	4b16      	ldr	r3, [pc, #88]	@ (8000a04 <MX_DCMI_Init+0x60>)
 80009aa:	4a17      	ldr	r2, [pc, #92]	@ (8000a08 <MX_DCMI_Init+0x64>)
 80009ac:	601a      	str	r2, [r3, #0]
  hdcmi.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 80009ae:	4b15      	ldr	r3, [pc, #84]	@ (8000a04 <MX_DCMI_Init+0x60>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	605a      	str	r2, [r3, #4]
  hdcmi.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 80009b4:	4b13      	ldr	r3, [pc, #76]	@ (8000a04 <MX_DCMI_Init+0x60>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	609a      	str	r2, [r3, #8]
  hdcmi.Init.VSPolarity = DCMI_VSPOLARITY_LOW;
 80009ba:	4b12      	ldr	r3, [pc, #72]	@ (8000a04 <MX_DCMI_Init+0x60>)
 80009bc:	2200      	movs	r2, #0
 80009be:	60da      	str	r2, [r3, #12]
  hdcmi.Init.HSPolarity = DCMI_HSPOLARITY_LOW;
 80009c0:	4b10      	ldr	r3, [pc, #64]	@ (8000a04 <MX_DCMI_Init+0x60>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	611a      	str	r2, [r3, #16]
  hdcmi.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 80009c6:	4b0f      	ldr	r3, [pc, #60]	@ (8000a04 <MX_DCMI_Init+0x60>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	615a      	str	r2, [r3, #20]
  hdcmi.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 80009cc:	4b0d      	ldr	r3, [pc, #52]	@ (8000a04 <MX_DCMI_Init+0x60>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	619a      	str	r2, [r3, #24]
  hdcmi.Init.JPEGMode = DCMI_JPEG_DISABLE;
 80009d2:	4b0c      	ldr	r3, [pc, #48]	@ (8000a04 <MX_DCMI_Init+0x60>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	621a      	str	r2, [r3, #32]
  hdcmi.Init.ByteSelectMode = DCMI_BSM_ALL;
 80009d8:	4b0a      	ldr	r3, [pc, #40]	@ (8000a04 <MX_DCMI_Init+0x60>)
 80009da:	2200      	movs	r2, #0
 80009dc:	625a      	str	r2, [r3, #36]	@ 0x24
  hdcmi.Init.ByteSelectStart = DCMI_OEBS_ODD;
 80009de:	4b09      	ldr	r3, [pc, #36]	@ (8000a04 <MX_DCMI_Init+0x60>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	629a      	str	r2, [r3, #40]	@ 0x28
  hdcmi.Init.LineSelectMode = DCMI_LSM_ALL;
 80009e4:	4b07      	ldr	r3, [pc, #28]	@ (8000a04 <MX_DCMI_Init+0x60>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdcmi.Init.LineSelectStart = DCMI_OELS_ODD;
 80009ea:	4b06      	ldr	r3, [pc, #24]	@ (8000a04 <MX_DCMI_Init+0x60>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DCMI_Init(&hdcmi) != HAL_OK)
 80009f0:	4804      	ldr	r0, [pc, #16]	@ (8000a04 <MX_DCMI_Init+0x60>)
 80009f2:	f005 fae5 	bl	8005fc0 <HAL_DCMI_Init>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <MX_DCMI_Init+0x5c>
  {
    Error_Handler();
 80009fc:	f001 f91c 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN DCMI_Init 2 */

  /* USER CODE END DCMI_Init 2 */

}
 8000a00:	bf00      	nop
 8000a02:	bd80      	pop	{r7, pc}
 8000a04:	2001270c 	.word	0x2001270c
 8000a08:	50050000 	.word	0x50050000

08000a0c <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 8000a10:	4b15      	ldr	r3, [pc, #84]	@ (8000a68 <MX_DMA2D_Init+0x5c>)
 8000a12:	4a16      	ldr	r2, [pc, #88]	@ (8000a6c <MX_DMA2D_Init+0x60>)
 8000a14:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8000a16:	4b14      	ldr	r3, [pc, #80]	@ (8000a68 <MX_DMA2D_Init+0x5c>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8000a1c:	4b12      	ldr	r3, [pc, #72]	@ (8000a68 <MX_DMA2D_Init+0x5c>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 8000a22:	4b11      	ldr	r3, [pc, #68]	@ (8000a68 <MX_DMA2D_Init+0x5c>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8000a28:	4b0f      	ldr	r3, [pc, #60]	@ (8000a68 <MX_DMA2D_Init+0x5c>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 8000a2e:	4b0e      	ldr	r3, [pc, #56]	@ (8000a68 <MX_DMA2D_Init+0x5c>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8000a34:	4b0c      	ldr	r3, [pc, #48]	@ (8000a68 <MX_DMA2D_Init+0x5c>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8000a3a:	4b0b      	ldr	r3, [pc, #44]	@ (8000a68 <MX_DMA2D_Init+0x5c>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 8000a40:	4809      	ldr	r0, [pc, #36]	@ (8000a68 <MX_DMA2D_Init+0x5c>)
 8000a42:	f005 ff19 	bl	8006878 <HAL_DMA2D_Init>
 8000a46:	4603      	mov	r3, r0
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d001      	beq.n	8000a50 <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8000a4c:	f001 f8f4 	bl	8001c38 <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 8000a50:	2101      	movs	r1, #1
 8000a52:	4805      	ldr	r0, [pc, #20]	@ (8000a68 <MX_DMA2D_Init+0x5c>)
 8000a54:	f006 f86a 	bl	8006b2c <HAL_DMA2D_ConfigLayer>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 8000a5e:	f001 f8eb 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 8000a62:	bf00      	nop
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop
 8000a68:	2001275c 	.word	0x2001275c
 8000a6c:	4002b000 	.word	0x4002b000

08000a70 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000a74:	4b1f      	ldr	r3, [pc, #124]	@ (8000af4 <MX_ETH_Init+0x84>)
 8000a76:	4a20      	ldr	r2, [pc, #128]	@ (8000af8 <MX_ETH_Init+0x88>)
 8000a78:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000a7a:	4b20      	ldr	r3, [pc, #128]	@ (8000afc <MX_ETH_Init+0x8c>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000a80:	4b1e      	ldr	r3, [pc, #120]	@ (8000afc <MX_ETH_Init+0x8c>)
 8000a82:	2280      	movs	r2, #128	@ 0x80
 8000a84:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000a86:	4b1d      	ldr	r3, [pc, #116]	@ (8000afc <MX_ETH_Init+0x8c>)
 8000a88:	22e1      	movs	r2, #225	@ 0xe1
 8000a8a:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000a8c:	4b1b      	ldr	r3, [pc, #108]	@ (8000afc <MX_ETH_Init+0x8c>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000a92:	4b1a      	ldr	r3, [pc, #104]	@ (8000afc <MX_ETH_Init+0x8c>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000a98:	4b18      	ldr	r3, [pc, #96]	@ (8000afc <MX_ETH_Init+0x8c>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000a9e:	4b15      	ldr	r3, [pc, #84]	@ (8000af4 <MX_ETH_Init+0x84>)
 8000aa0:	4a16      	ldr	r2, [pc, #88]	@ (8000afc <MX_ETH_Init+0x8c>)
 8000aa2:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000aa4:	4b13      	ldr	r3, [pc, #76]	@ (8000af4 <MX_ETH_Init+0x84>)
 8000aa6:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000aaa:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000aac:	4b11      	ldr	r3, [pc, #68]	@ (8000af4 <MX_ETH_Init+0x84>)
 8000aae:	4a14      	ldr	r2, [pc, #80]	@ (8000b00 <MX_ETH_Init+0x90>)
 8000ab0:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000ab2:	4b10      	ldr	r3, [pc, #64]	@ (8000af4 <MX_ETH_Init+0x84>)
 8000ab4:	4a13      	ldr	r2, [pc, #76]	@ (8000b04 <MX_ETH_Init+0x94>)
 8000ab6:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000ab8:	4b0e      	ldr	r3, [pc, #56]	@ (8000af4 <MX_ETH_Init+0x84>)
 8000aba:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000abe:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000ac0:	480c      	ldr	r0, [pc, #48]	@ (8000af4 <MX_ETH_Init+0x84>)
 8000ac2:	f006 f8c5 	bl	8006c50 <HAL_ETH_Init>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d001      	beq.n	8000ad0 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 8000acc:	f001 f8b4 	bl	8001c38 <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000ad0:	2238      	movs	r2, #56	@ 0x38
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	480c      	ldr	r0, [pc, #48]	@ (8000b08 <MX_ETH_Init+0x98>)
 8000ad6:	f017 f971 	bl	8017dbc <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000ada:	4b0b      	ldr	r3, [pc, #44]	@ (8000b08 <MX_ETH_Init+0x98>)
 8000adc:	2221      	movs	r2, #33	@ 0x21
 8000ade:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000ae0:	4b09      	ldr	r3, [pc, #36]	@ (8000b08 <MX_ETH_Init+0x98>)
 8000ae2:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000ae6:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000ae8:	4b07      	ldr	r3, [pc, #28]	@ (8000b08 <MX_ETH_Init+0x98>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000aee:	bf00      	nop
 8000af0:	bd80      	pop	{r7, pc}
 8000af2:	bf00      	nop
 8000af4:	2001279c 	.word	0x2001279c
 8000af8:	40028000 	.word	0x40028000
 8000afc:	20013018 	.word	0x20013018
 8000b00:	20012154 	.word	0x20012154
 8000b04:	200120b4 	.word	0x200120b4
 8000b08:	20012668 	.word	0x20012668

08000b0c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000b0c:	b580      	push	{r7, lr}
 8000b0e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000b10:	4b1b      	ldr	r3, [pc, #108]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b12:	4a1c      	ldr	r2, [pc, #112]	@ (8000b84 <MX_I2C1_Init+0x78>)
 8000b14:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00C0EAFF;
 8000b16:	4b1a      	ldr	r3, [pc, #104]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b18:	4a1b      	ldr	r2, [pc, #108]	@ (8000b88 <MX_I2C1_Init+0x7c>)
 8000b1a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000b1c:	4b18      	ldr	r3, [pc, #96]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b22:	4b17      	ldr	r3, [pc, #92]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b24:	2201      	movs	r2, #1
 8000b26:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b28:	4b15      	ldr	r3, [pc, #84]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000b2e:	4b14      	ldr	r3, [pc, #80]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000b34:	4b12      	ldr	r3, [pc, #72]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b36:	2200      	movs	r2, #0
 8000b38:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b3a:	4b11      	ldr	r3, [pc, #68]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b40:	4b0f      	ldr	r3, [pc, #60]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000b46:	480e      	ldr	r0, [pc, #56]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b48:	f008 ffca 	bl	8009ae0 <HAL_I2C_Init>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d001      	beq.n	8000b56 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000b52:	f001 f871 	bl	8001c38 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000b56:	2100      	movs	r1, #0
 8000b58:	4809      	ldr	r0, [pc, #36]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b5a:	f009 fd8b 	bl	800a674 <HAL_I2CEx_ConfigAnalogFilter>
 8000b5e:	4603      	mov	r3, r0
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	d001      	beq.n	8000b68 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8000b64:	f001 f868 	bl	8001c38 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000b68:	2100      	movs	r1, #0
 8000b6a:	4805      	ldr	r0, [pc, #20]	@ (8000b80 <MX_I2C1_Init+0x74>)
 8000b6c:	f009 fdcd 	bl	800a70a <HAL_I2CEx_ConfigDigitalFilter>
 8000b70:	4603      	mov	r3, r0
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d001      	beq.n	8000b7a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8000b76:	f001 f85f 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000b7a:	bf00      	nop
 8000b7c:	bd80      	pop	{r7, pc}
 8000b7e:	bf00      	nop
 8000b80:	2001284c 	.word	0x2001284c
 8000b84:	40005400 	.word	0x40005400
 8000b88:	00c0eaff 	.word	0x00c0eaff

08000b8c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8000b90:	4b1b      	ldr	r3, [pc, #108]	@ (8000c00 <MX_I2C3_Init+0x74>)
 8000b92:	4a1c      	ldr	r2, [pc, #112]	@ (8000c04 <MX_I2C3_Init+0x78>)
 8000b94:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00C0EAFF;
 8000b96:	4b1a      	ldr	r3, [pc, #104]	@ (8000c00 <MX_I2C3_Init+0x74>)
 8000b98:	4a1b      	ldr	r2, [pc, #108]	@ (8000c08 <MX_I2C3_Init+0x7c>)
 8000b9a:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8000b9c:	4b18      	ldr	r3, [pc, #96]	@ (8000c00 <MX_I2C3_Init+0x74>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ba2:	4b17      	ldr	r3, [pc, #92]	@ (8000c00 <MX_I2C3_Init+0x74>)
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000ba8:	4b15      	ldr	r3, [pc, #84]	@ (8000c00 <MX_I2C3_Init+0x74>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8000bae:	4b14      	ldr	r3, [pc, #80]	@ (8000c00 <MX_I2C3_Init+0x74>)
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000bb4:	4b12      	ldr	r3, [pc, #72]	@ (8000c00 <MX_I2C3_Init+0x74>)
 8000bb6:	2200      	movs	r2, #0
 8000bb8:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000bba:	4b11      	ldr	r3, [pc, #68]	@ (8000c00 <MX_I2C3_Init+0x74>)
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000bc0:	4b0f      	ldr	r3, [pc, #60]	@ (8000c00 <MX_I2C3_Init+0x74>)
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000bc6:	480e      	ldr	r0, [pc, #56]	@ (8000c00 <MX_I2C3_Init+0x74>)
 8000bc8:	f008 ff8a 	bl	8009ae0 <HAL_I2C_Init>
 8000bcc:	4603      	mov	r3, r0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d001      	beq.n	8000bd6 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000bd2:	f001 f831 	bl	8001c38 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	4809      	ldr	r0, [pc, #36]	@ (8000c00 <MX_I2C3_Init+0x74>)
 8000bda:	f009 fd4b 	bl	800a674 <HAL_I2CEx_ConfigAnalogFilter>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000be4:	f001 f828 	bl	8001c38 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000be8:	2100      	movs	r1, #0
 8000bea:	4805      	ldr	r0, [pc, #20]	@ (8000c00 <MX_I2C3_Init+0x74>)
 8000bec:	f009 fd8d 	bl	800a70a <HAL_I2CEx_ConfigDigitalFilter>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000bf6:	f001 f81f 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000bfa:	bf00      	nop
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	200128a0 	.word	0x200128a0
 8000c04:	40005c00 	.word	0x40005c00
 8000c08:	00c0eaff 	.word	0x00c0eaff

08000c0c <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b08e      	sub	sp, #56	@ 0x38
 8000c10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000c12:	1d3b      	adds	r3, r7, #4
 8000c14:	2234      	movs	r2, #52	@ 0x34
 8000c16:	2100      	movs	r1, #0
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f017 f8cf 	bl	8017dbc <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000c1e:	4b3a      	ldr	r3, [pc, #232]	@ (8000d08 <MX_LTDC_Init+0xfc>)
 8000c20:	4a3a      	ldr	r2, [pc, #232]	@ (8000d0c <MX_LTDC_Init+0x100>)
 8000c22:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000c24:	4b38      	ldr	r3, [pc, #224]	@ (8000d08 <MX_LTDC_Init+0xfc>)
 8000c26:	2200      	movs	r2, #0
 8000c28:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000c2a:	4b37      	ldr	r3, [pc, #220]	@ (8000d08 <MX_LTDC_Init+0xfc>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000c30:	4b35      	ldr	r3, [pc, #212]	@ (8000d08 <MX_LTDC_Init+0xfc>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000c36:	4b34      	ldr	r3, [pc, #208]	@ (8000d08 <MX_LTDC_Init+0xfc>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 40;
 8000c3c:	4b32      	ldr	r3, [pc, #200]	@ (8000d08 <MX_LTDC_Init+0xfc>)
 8000c3e:	2228      	movs	r2, #40	@ 0x28
 8000c40:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 9;
 8000c42:	4b31      	ldr	r3, [pc, #196]	@ (8000d08 <MX_LTDC_Init+0xfc>)
 8000c44:	2209      	movs	r2, #9
 8000c46:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 53;
 8000c48:	4b2f      	ldr	r3, [pc, #188]	@ (8000d08 <MX_LTDC_Init+0xfc>)
 8000c4a:	2235      	movs	r2, #53	@ 0x35
 8000c4c:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 11;
 8000c4e:	4b2e      	ldr	r3, [pc, #184]	@ (8000d08 <MX_LTDC_Init+0xfc>)
 8000c50:	220b      	movs	r2, #11
 8000c52:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 533;
 8000c54:	4b2c      	ldr	r3, [pc, #176]	@ (8000d08 <MX_LTDC_Init+0xfc>)
 8000c56:	f240 2215 	movw	r2, #533	@ 0x215
 8000c5a:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 283;
 8000c5c:	4b2a      	ldr	r3, [pc, #168]	@ (8000d08 <MX_LTDC_Init+0xfc>)
 8000c5e:	f240 121b 	movw	r2, #283	@ 0x11b
 8000c62:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 565;
 8000c64:	4b28      	ldr	r3, [pc, #160]	@ (8000d08 <MX_LTDC_Init+0xfc>)
 8000c66:	f240 2235 	movw	r2, #565	@ 0x235
 8000c6a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 285;
 8000c6c:	4b26      	ldr	r3, [pc, #152]	@ (8000d08 <MX_LTDC_Init+0xfc>)
 8000c6e:	f240 121d 	movw	r2, #285	@ 0x11d
 8000c72:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000c74:	4b24      	ldr	r3, [pc, #144]	@ (8000d08 <MX_LTDC_Init+0xfc>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000c7c:	4b22      	ldr	r3, [pc, #136]	@ (8000d08 <MX_LTDC_Init+0xfc>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000c84:	4b20      	ldr	r3, [pc, #128]	@ (8000d08 <MX_LTDC_Init+0xfc>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000c8c:	481e      	ldr	r0, [pc, #120]	@ (8000d08 <MX_LTDC_Init+0xfc>)
 8000c8e:	f009 fd88 	bl	800a7a2 <HAL_LTDC_Init>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <MX_LTDC_Init+0x90>
  {
    Error_Handler();
 8000c98:	f000 ffce 	bl	8001c38 <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	607b      	str	r3, [r7, #4]
  pLayerCfg.WindowX1 = 480;
 8000ca0:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000ca4:	60bb      	str	r3, [r7, #8]
  pLayerCfg.WindowY0 = 0;
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	60fb      	str	r3, [r7, #12]
  pLayerCfg.WindowY1 = 272;
 8000caa:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000cae:	613b      	str	r3, [r7, #16]
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000cb0:	2302      	movs	r3, #2
 8000cb2:	617b      	str	r3, [r7, #20]
  pLayerCfg.Alpha = 255;
 8000cb4:	23ff      	movs	r3, #255	@ 0xff
 8000cb6:	61bb      	str	r3, [r7, #24]
  pLayerCfg.Alpha0 = 0;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	61fb      	str	r3, [r7, #28]
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8000cbc:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000cc0:	623b      	str	r3, [r7, #32]
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8000cc2:	2307      	movs	r3, #7
 8000cc4:	627b      	str	r3, [r7, #36]	@ 0x24
  pLayerCfg.FBStartAdress = 0xC0000000;
 8000cc6:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8000cca:	62bb      	str	r3, [r7, #40]	@ 0x28
  pLayerCfg.ImageWidth = 480;
 8000ccc:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  pLayerCfg.ImageHeight = 272;
 8000cd2:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8000cd6:	633b      	str	r3, [r7, #48]	@ 0x30
  pLayerCfg.Backcolor.Blue = 0;
 8000cd8:	2300      	movs	r3, #0
 8000cda:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
  pLayerCfg.Backcolor.Green = 0;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  pLayerCfg.Backcolor.Red = 0;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000cea:	1d3b      	adds	r3, r7, #4
 8000cec:	2200      	movs	r2, #0
 8000cee:	4619      	mov	r1, r3
 8000cf0:	4805      	ldr	r0, [pc, #20]	@ (8000d08 <MX_LTDC_Init+0xfc>)
 8000cf2:	f009 feb5 	bl	800aa60 <HAL_LTDC_ConfigLayer>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_LTDC_Init+0xf4>
  {
    Error_Handler();
 8000cfc:	f000 ff9c 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */

  /* USER CODE END LTDC_Init 2 */

}
 8000d00:	bf00      	nop
 8000d02:	3738      	adds	r7, #56	@ 0x38
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	200128f4 	.word	0x200128f4
 8000d0c:	40016800 	.word	0x40016800

08000d10 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000d14:	4b12      	ldr	r3, [pc, #72]	@ (8000d60 <MX_QUADSPI_Init+0x50>)
 8000d16:	4a13      	ldr	r2, [pc, #76]	@ (8000d64 <MX_QUADSPI_Init+0x54>)
 8000d18:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000d1a:	4b11      	ldr	r3, [pc, #68]	@ (8000d60 <MX_QUADSPI_Init+0x50>)
 8000d1c:	2201      	movs	r2, #1
 8000d1e:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 4;
 8000d20:	4b0f      	ldr	r3, [pc, #60]	@ (8000d60 <MX_QUADSPI_Init+0x50>)
 8000d22:	2204      	movs	r2, #4
 8000d24:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000d26:	4b0e      	ldr	r3, [pc, #56]	@ (8000d60 <MX_QUADSPI_Init+0x50>)
 8000d28:	2210      	movs	r2, #16
 8000d2a:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 8000d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8000d60 <MX_QUADSPI_Init+0x50>)
 8000d2e:	2218      	movs	r2, #24
 8000d30:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_6_CYCLE;
 8000d32:	4b0b      	ldr	r3, [pc, #44]	@ (8000d60 <MX_QUADSPI_Init+0x50>)
 8000d34:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000d38:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000d3a:	4b09      	ldr	r3, [pc, #36]	@ (8000d60 <MX_QUADSPI_Init+0x50>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <MX_QUADSPI_Init+0x50>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000d46:	4b06      	ldr	r3, [pc, #24]	@ (8000d60 <MX_QUADSPI_Init+0x50>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000d4c:	4804      	ldr	r0, [pc, #16]	@ (8000d60 <MX_QUADSPI_Init+0x50>)
 8000d4e:	f00a f89b 	bl	800ae88 <HAL_QSPI_Init>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000d58:	f000 ff6e 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 8000d5c:	bf00      	nop
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	2001299c 	.word	0x2001299c
 8000d64:	a0001000 	.word	0xa0001000

08000d68 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b090      	sub	sp, #64	@ 0x40
 8000d6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000d6e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]
 8000d76:	605a      	str	r2, [r3, #4]
 8000d78:	609a      	str	r2, [r3, #8]
 8000d7a:	60da      	str	r2, [r3, #12]
 8000d7c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000d7e:	2300      	movs	r3, #0
 8000d80:	62bb      	str	r3, [r7, #40]	@ 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8000d82:	463b      	mov	r3, r7
 8000d84:	2228      	movs	r2, #40	@ 0x28
 8000d86:	2100      	movs	r1, #0
 8000d88:	4618      	mov	r0, r3
 8000d8a:	f017 f817 	bl	8017dbc <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000d8e:	4b46      	ldr	r3, [pc, #280]	@ (8000ea8 <MX_RTC_Init+0x140>)
 8000d90:	4a46      	ldr	r2, [pc, #280]	@ (8000eac <MX_RTC_Init+0x144>)
 8000d92:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000d94:	4b44      	ldr	r3, [pc, #272]	@ (8000ea8 <MX_RTC_Init+0x140>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000d9a:	4b43      	ldr	r3, [pc, #268]	@ (8000ea8 <MX_RTC_Init+0x140>)
 8000d9c:	227f      	movs	r2, #127	@ 0x7f
 8000d9e:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000da0:	4b41      	ldr	r3, [pc, #260]	@ (8000ea8 <MX_RTC_Init+0x140>)
 8000da2:	22ff      	movs	r2, #255	@ 0xff
 8000da4:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000da6:	4b40      	ldr	r3, [pc, #256]	@ (8000ea8 <MX_RTC_Init+0x140>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000dac:	4b3e      	ldr	r3, [pc, #248]	@ (8000ea8 <MX_RTC_Init+0x140>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000db2:	4b3d      	ldr	r3, [pc, #244]	@ (8000ea8 <MX_RTC_Init+0x140>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000db8:	483b      	ldr	r0, [pc, #236]	@ (8000ea8 <MX_RTC_Init+0x140>)
 8000dba:	f00b fc1f 	bl	800c5fc <HAL_RTC_Init>
 8000dbe:	4603      	mov	r3, r0
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d001      	beq.n	8000dc8 <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8000dc4:	f000 ff38 	bl	8001c38 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  sTime.Minutes = 0x0;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  sTime.Seconds = 0x0;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	63bb      	str	r3, [r7, #56]	@ 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000dde:	2300      	movs	r3, #0
 8000de0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8000de2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000de6:	2201      	movs	r2, #1
 8000de8:	4619      	mov	r1, r3
 8000dea:	482f      	ldr	r0, [pc, #188]	@ (8000ea8 <MX_RTC_Init+0x140>)
 8000dec:	f00b fc88 	bl	800c700 <HAL_RTC_SetTime>
 8000df0:	4603      	mov	r3, r0
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d001      	beq.n	8000dfa <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8000df6:	f000 ff1f 	bl	8001c38 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8000e00:	2301      	movs	r3, #1
 8000e02:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  sDate.Date = 0x1;
 8000e06:	2301      	movs	r3, #1
 8000e08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  sDate.Year = 0x0;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8000e12:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000e16:	2201      	movs	r2, #1
 8000e18:	4619      	mov	r1, r3
 8000e1a:	4823      	ldr	r0, [pc, #140]	@ (8000ea8 <MX_RTC_Init+0x140>)
 8000e1c:	f00b fd0a 	bl	800c834 <HAL_RTC_SetDate>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8000e26:	f000 ff07 	bl	8001c38 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8000e2a:	2300      	movs	r3, #0
 8000e2c:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8000e2e:	2300      	movs	r3, #0
 8000e30:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8000e32:	2300      	movs	r3, #0
 8000e34:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8000e36:	2300      	movs	r3, #0
 8000e38:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8000e42:	2300      	movs	r3, #0
 8000e44:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8000e46:	2300      	movs	r3, #0
 8000e48:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8000e54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e58:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000e5a:	463b      	mov	r3, r7
 8000e5c:	2201      	movs	r2, #1
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4811      	ldr	r0, [pc, #68]	@ (8000ea8 <MX_RTC_Init+0x140>)
 8000e62:	f00b fd6b 	bl	800c93c <HAL_RTC_SetAlarm>
 8000e66:	4603      	mov	r3, r0
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d001      	beq.n	8000e70 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8000e6c:	f000 fee4 	bl	8001c38 <Error_Handler>
  }

  /** Enable the Alarm B
  */
  sAlarm.Alarm = RTC_ALARM_B;
 8000e70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000e74:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_RTC_SetAlarm(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8000e76:	463b      	mov	r3, r7
 8000e78:	2201      	movs	r2, #1
 8000e7a:	4619      	mov	r1, r3
 8000e7c:	480a      	ldr	r0, [pc, #40]	@ (8000ea8 <MX_RTC_Init+0x140>)
 8000e7e:	f00b fd5d 	bl	800c93c <HAL_RTC_SetAlarm>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <MX_RTC_Init+0x124>
  {
    Error_Handler();
 8000e88:	f000 fed6 	bl	8001c38 <Error_Handler>
  }

  /** Enable the TimeStamp
  */
  if (HAL_RTCEx_SetTimeStamp(&hrtc, RTC_TIMESTAMPEDGE_RISING, RTC_TIMESTAMPPIN_POS1) != HAL_OK)
 8000e8c:	2202      	movs	r2, #2
 8000e8e:	2100      	movs	r1, #0
 8000e90:	4805      	ldr	r0, [pc, #20]	@ (8000ea8 <MX_RTC_Init+0x140>)
 8000e92:	f00b ff1d 	bl	800ccd0 <HAL_RTCEx_SetTimeStamp>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d001      	beq.n	8000ea0 <MX_RTC_Init+0x138>
  {
    Error_Handler();
 8000e9c:	f000 fecc 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000ea0:	bf00      	nop
 8000ea2:	3740      	adds	r7, #64	@ 0x40
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	200129e8 	.word	0x200129e8
 8000eac:	40002800 	.word	0x40002800

08000eb0 <MX_SAI2_Init>:
  * @brief SAI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SAI2_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	af00      	add	r7, sp, #0
  /* USER CODE END SAI2_Init 0 */

  /* USER CODE BEGIN SAI2_Init 1 */

  /* USER CODE END SAI2_Init 1 */
  hsai_BlockA2.Instance = SAI2_Block_A;
 8000eb4:	4b2a      	ldr	r3, [pc, #168]	@ (8000f60 <MX_SAI2_Init+0xb0>)
 8000eb6:	4a2b      	ldr	r2, [pc, #172]	@ (8000f64 <MX_SAI2_Init+0xb4>)
 8000eb8:	601a      	str	r2, [r3, #0]
  hsai_BlockA2.Init.AudioMode = SAI_MODEMASTER_TX;
 8000eba:	4b29      	ldr	r3, [pc, #164]	@ (8000f60 <MX_SAI2_Init+0xb0>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	605a      	str	r2, [r3, #4]
  hsai_BlockA2.Init.Synchro = SAI_ASYNCHRONOUS;
 8000ec0:	4b27      	ldr	r3, [pc, #156]	@ (8000f60 <MX_SAI2_Init+0xb0>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	609a      	str	r2, [r3, #8]
  hsai_BlockA2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000ec6:	4b26      	ldr	r3, [pc, #152]	@ (8000f60 <MX_SAI2_Init+0xb0>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	611a      	str	r2, [r3, #16]
  hsai_BlockA2.Init.NoDivider = SAI_MASTERDIVIDER_ENABLE;
 8000ecc:	4b24      	ldr	r3, [pc, #144]	@ (8000f60 <MX_SAI2_Init+0xb0>)
 8000ece:	2200      	movs	r2, #0
 8000ed0:	615a      	str	r2, [r3, #20]
  hsai_BlockA2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000ed2:	4b23      	ldr	r3, [pc, #140]	@ (8000f60 <MX_SAI2_Init+0xb0>)
 8000ed4:	2200      	movs	r2, #0
 8000ed6:	619a      	str	r2, [r3, #24]
  hsai_BlockA2.Init.AudioFrequency = SAI_AUDIO_FREQUENCY_16K;
 8000ed8:	4b21      	ldr	r3, [pc, #132]	@ (8000f60 <MX_SAI2_Init+0xb0>)
 8000eda:	f44f 527a 	mov.w	r2, #16000	@ 0x3e80
 8000ede:	61da      	str	r2, [r3, #28]
  hsai_BlockA2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000ee0:	4b1f      	ldr	r3, [pc, #124]	@ (8000f60 <MX_SAI2_Init+0xb0>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	60da      	str	r2, [r3, #12]
  hsai_BlockA2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000ee6:	4b1e      	ldr	r3, [pc, #120]	@ (8000f60 <MX_SAI2_Init+0xb0>)
 8000ee8:	2200      	movs	r2, #0
 8000eea:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockA2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000eec:	4b1c      	ldr	r3, [pc, #112]	@ (8000f60 <MX_SAI2_Init+0xb0>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockA2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000ef2:	4b1b      	ldr	r3, [pc, #108]	@ (8000f60 <MX_SAI2_Init+0xb0>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockA2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000ef8:	2302      	movs	r3, #2
 8000efa:	2200      	movs	r2, #0
 8000efc:	2100      	movs	r1, #0
 8000efe:	4818      	ldr	r0, [pc, #96]	@ (8000f60 <MX_SAI2_Init+0xb0>)
 8000f00:	f00b ff4e 	bl	800cda0 <HAL_SAI_InitProtocol>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <MX_SAI2_Init+0x5e>
  {
    Error_Handler();
 8000f0a:	f000 fe95 	bl	8001c38 <Error_Handler>
  }
  hsai_BlockB2.Instance = SAI2_Block_B;
 8000f0e:	4b16      	ldr	r3, [pc, #88]	@ (8000f68 <MX_SAI2_Init+0xb8>)
 8000f10:	4a16      	ldr	r2, [pc, #88]	@ (8000f6c <MX_SAI2_Init+0xbc>)
 8000f12:	601a      	str	r2, [r3, #0]
  hsai_BlockB2.Init.AudioMode = SAI_MODESLAVE_RX;
 8000f14:	4b14      	ldr	r3, [pc, #80]	@ (8000f68 <MX_SAI2_Init+0xb8>)
 8000f16:	2203      	movs	r2, #3
 8000f18:	605a      	str	r2, [r3, #4]
  hsai_BlockB2.Init.Synchro = SAI_SYNCHRONOUS;
 8000f1a:	4b13      	ldr	r3, [pc, #76]	@ (8000f68 <MX_SAI2_Init+0xb8>)
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	609a      	str	r2, [r3, #8]
  hsai_BlockB2.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLE;
 8000f20:	4b11      	ldr	r3, [pc, #68]	@ (8000f68 <MX_SAI2_Init+0xb8>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	611a      	str	r2, [r3, #16]
  hsai_BlockB2.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_EMPTY;
 8000f26:	4b10      	ldr	r3, [pc, #64]	@ (8000f68 <MX_SAI2_Init+0xb8>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	619a      	str	r2, [r3, #24]
  hsai_BlockB2.Init.SynchroExt = SAI_SYNCEXT_DISABLE;
 8000f2c:	4b0e      	ldr	r3, [pc, #56]	@ (8000f68 <MX_SAI2_Init+0xb8>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	60da      	str	r2, [r3, #12]
  hsai_BlockB2.Init.MonoStereoMode = SAI_STEREOMODE;
 8000f32:	4b0d      	ldr	r3, [pc, #52]	@ (8000f68 <MX_SAI2_Init+0xb8>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	625a      	str	r2, [r3, #36]	@ 0x24
  hsai_BlockB2.Init.CompandingMode = SAI_NOCOMPANDING;
 8000f38:	4b0b      	ldr	r3, [pc, #44]	@ (8000f68 <MX_SAI2_Init+0xb8>)
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	629a      	str	r2, [r3, #40]	@ 0x28
  hsai_BlockB2.Init.TriState = SAI_OUTPUT_NOTRELEASED;
 8000f3e:	4b0a      	ldr	r3, [pc, #40]	@ (8000f68 <MX_SAI2_Init+0xb8>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SAI_InitProtocol(&hsai_BlockB2, SAI_I2S_STANDARD, SAI_PROTOCOL_DATASIZE_16BIT, 2) != HAL_OK)
 8000f44:	2302      	movs	r3, #2
 8000f46:	2200      	movs	r2, #0
 8000f48:	2100      	movs	r1, #0
 8000f4a:	4807      	ldr	r0, [pc, #28]	@ (8000f68 <MX_SAI2_Init+0xb8>)
 8000f4c:	f00b ff28 	bl	800cda0 <HAL_SAI_InitProtocol>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_SAI2_Init+0xaa>
  {
    Error_Handler();
 8000f56:	f000 fe6f 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN SAI2_Init 2 */

  /* USER CODE END SAI2_Init 2 */

}
 8000f5a:	bf00      	nop
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	20012a08 	.word	0x20012a08
 8000f64:	40015c04 	.word	0x40015c04
 8000f68:	20012a8c 	.word	0x20012a8c
 8000f6c:	40015c24 	.word	0x40015c24

08000f70 <MX_SDMMC1_SD_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_SD_Init(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hsd1.Instance = SDMMC1;
 8000f74:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa8 <MX_SDMMC1_SD_Init+0x38>)
 8000f76:	4a0d      	ldr	r2, [pc, #52]	@ (8000fac <MX_SDMMC1_SD_Init+0x3c>)
 8000f78:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8000f7a:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa8 <MX_SDMMC1_SD_Init+0x38>)
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8000f80:	4b09      	ldr	r3, [pc, #36]	@ (8000fa8 <MX_SDMMC1_SD_Init+0x38>)
 8000f82:	2200      	movs	r2, #0
 8000f84:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8000f86:	4b08      	ldr	r3, [pc, #32]	@ (8000fa8 <MX_SDMMC1_SD_Init+0x38>)
 8000f88:	2200      	movs	r2, #0
 8000f8a:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8000f8c:	4b06      	ldr	r3, [pc, #24]	@ (8000fa8 <MX_SDMMC1_SD_Init+0x38>)
 8000f8e:	2200      	movs	r2, #0
 8000f90:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8000f92:	4b05      	ldr	r3, [pc, #20]	@ (8000fa8 <MX_SDMMC1_SD_Init+0x38>)
 8000f94:	2200      	movs	r2, #0
 8000f96:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8000f98:	4b03      	ldr	r3, [pc, #12]	@ (8000fa8 <MX_SDMMC1_SD_Init+0x38>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDMMC1_Init 2 */

  /* USER CODE END SDMMC1_Init 2 */

}
 8000f9e:	bf00      	nop
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	20012bd0 	.word	0x20012bd0
 8000fac:	40012c00 	.word	0x40012c00

08000fb0 <MX_SPDIFRX_Init>:
  * @brief SPDIFRX Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPDIFRX_Init(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE END SPDIFRX_Init 0 */

  /* USER CODE BEGIN SPDIFRX_Init 1 */

  /* USER CODE END SPDIFRX_Init 1 */
  hspdif.Instance = SPDIFRX;
 8000fb4:	4b15      	ldr	r3, [pc, #84]	@ (800100c <MX_SPDIFRX_Init+0x5c>)
 8000fb6:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8000fba:	601a      	str	r2, [r3, #0]
  hspdif.Init.InputSelection = SPDIFRX_INPUT_IN0;
 8000fbc:	4b13      	ldr	r3, [pc, #76]	@ (800100c <MX_SPDIFRX_Init+0x5c>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	605a      	str	r2, [r3, #4]
  hspdif.Init.Retries = SPDIFRX_MAXRETRIES_NONE;
 8000fc2:	4b12      	ldr	r3, [pc, #72]	@ (800100c <MX_SPDIFRX_Init+0x5c>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	609a      	str	r2, [r3, #8]
  hspdif.Init.WaitForActivity = SPDIFRX_WAITFORACTIVITY_OFF;
 8000fc8:	4b10      	ldr	r3, [pc, #64]	@ (800100c <MX_SPDIFRX_Init+0x5c>)
 8000fca:	2200      	movs	r2, #0
 8000fcc:	60da      	str	r2, [r3, #12]
  hspdif.Init.ChannelSelection = SPDIFRX_CHANNEL_A;
 8000fce:	4b0f      	ldr	r3, [pc, #60]	@ (800100c <MX_SPDIFRX_Init+0x5c>)
 8000fd0:	2200      	movs	r2, #0
 8000fd2:	611a      	str	r2, [r3, #16]
  hspdif.Init.DataFormat = SPDIFRX_DATAFORMAT_LSB;
 8000fd4:	4b0d      	ldr	r3, [pc, #52]	@ (800100c <MX_SPDIFRX_Init+0x5c>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	615a      	str	r2, [r3, #20]
  hspdif.Init.StereoMode = SPDIFRX_STEREOMODE_DISABLE;
 8000fda:	4b0c      	ldr	r3, [pc, #48]	@ (800100c <MX_SPDIFRX_Init+0x5c>)
 8000fdc:	2200      	movs	r2, #0
 8000fde:	619a      	str	r2, [r3, #24]
  hspdif.Init.PreambleTypeMask = SPDIFRX_PREAMBLETYPEMASK_OFF;
 8000fe0:	4b0a      	ldr	r3, [pc, #40]	@ (800100c <MX_SPDIFRX_Init+0x5c>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	61da      	str	r2, [r3, #28]
  hspdif.Init.ChannelStatusMask = SPDIFRX_CHANNELSTATUS_OFF;
 8000fe6:	4b09      	ldr	r3, [pc, #36]	@ (800100c <MX_SPDIFRX_Init+0x5c>)
 8000fe8:	2200      	movs	r2, #0
 8000fea:	621a      	str	r2, [r3, #32]
  hspdif.Init.ValidityBitMask = SPDIFRX_VALIDITYMASK_OFF;
 8000fec:	4b07      	ldr	r3, [pc, #28]	@ (800100c <MX_SPDIFRX_Init+0x5c>)
 8000fee:	2200      	movs	r2, #0
 8000ff0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspdif.Init.ParityErrorMask = SPDIFRX_PARITYERRORMASK_OFF;
 8000ff2:	4b06      	ldr	r3, [pc, #24]	@ (800100c <MX_SPDIFRX_Init+0x5c>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_SPDIFRX_Init(&hspdif) != HAL_OK)
 8000ff8:	4804      	ldr	r0, [pc, #16]	@ (800100c <MX_SPDIFRX_Init+0x5c>)
 8000ffa:	f00d fd1f 	bl	800ea3c <HAL_SPDIFRX_Init>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b00      	cmp	r3, #0
 8001002:	d001      	beq.n	8001008 <MX_SPDIFRX_Init+0x58>
  {
    Error_Handler();
 8001004:	f000 fe18 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN SPDIFRX_Init 2 */

  /* USER CODE END SPDIFRX_Init 2 */

}
 8001008:	bf00      	nop
 800100a:	bd80      	pop	{r7, pc}
 800100c:	20012c54 	.word	0x20012c54

08001010 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001014:	4b1b      	ldr	r3, [pc, #108]	@ (8001084 <MX_SPI2_Init+0x74>)
 8001016:	4a1c      	ldr	r2, [pc, #112]	@ (8001088 <MX_SPI2_Init+0x78>)
 8001018:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800101a:	4b1a      	ldr	r3, [pc, #104]	@ (8001084 <MX_SPI2_Init+0x74>)
 800101c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001020:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001022:	4b18      	ldr	r3, [pc, #96]	@ (8001084 <MX_SPI2_Init+0x74>)
 8001024:	2200      	movs	r2, #0
 8001026:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 8001028:	4b16      	ldr	r3, [pc, #88]	@ (8001084 <MX_SPI2_Init+0x74>)
 800102a:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800102e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001030:	4b14      	ldr	r3, [pc, #80]	@ (8001084 <MX_SPI2_Init+0x74>)
 8001032:	2200      	movs	r2, #0
 8001034:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001036:	4b13      	ldr	r3, [pc, #76]	@ (8001084 <MX_SPI2_Init+0x74>)
 8001038:	2200      	movs	r2, #0
 800103a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800103c:	4b11      	ldr	r3, [pc, #68]	@ (8001084 <MX_SPI2_Init+0x74>)
 800103e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001042:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001044:	4b0f      	ldr	r3, [pc, #60]	@ (8001084 <MX_SPI2_Init+0x74>)
 8001046:	2200      	movs	r2, #0
 8001048:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800104a:	4b0e      	ldr	r3, [pc, #56]	@ (8001084 <MX_SPI2_Init+0x74>)
 800104c:	2200      	movs	r2, #0
 800104e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001050:	4b0c      	ldr	r3, [pc, #48]	@ (8001084 <MX_SPI2_Init+0x74>)
 8001052:	2200      	movs	r2, #0
 8001054:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001056:	4b0b      	ldr	r3, [pc, #44]	@ (8001084 <MX_SPI2_Init+0x74>)
 8001058:	2200      	movs	r2, #0
 800105a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800105c:	4b09      	ldr	r3, [pc, #36]	@ (8001084 <MX_SPI2_Init+0x74>)
 800105e:	2207      	movs	r2, #7
 8001060:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001062:	4b08      	ldr	r3, [pc, #32]	@ (8001084 <MX_SPI2_Init+0x74>)
 8001064:	2200      	movs	r2, #0
 8001066:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001068:	4b06      	ldr	r3, [pc, #24]	@ (8001084 <MX_SPI2_Init+0x74>)
 800106a:	2208      	movs	r2, #8
 800106c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800106e:	4805      	ldr	r0, [pc, #20]	@ (8001084 <MX_SPI2_Init+0x74>)
 8001070:	f00d fd40 	bl	800eaf4 <HAL_SPI_Init>
 8001074:	4603      	mov	r3, r0
 8001076:	2b00      	cmp	r3, #0
 8001078:	d001      	beq.n	800107e <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 800107a:	f000 fddd 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800107e:	bf00      	nop
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	20012ca0 	.word	0x20012ca0
 8001088:	40003800 	.word	0x40003800

0800108c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b09a      	sub	sp, #104	@ 0x68
 8001090:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001092:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001096:	2200      	movs	r2, #0
 8001098:	601a      	str	r2, [r3, #0]
 800109a:	605a      	str	r2, [r3, #4]
 800109c:	609a      	str	r2, [r3, #8]
 800109e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010a0:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010ac:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
 80010b4:	605a      	str	r2, [r3, #4]
 80010b6:	609a      	str	r2, [r3, #8]
 80010b8:	60da      	str	r2, [r3, #12]
 80010ba:	611a      	str	r2, [r3, #16]
 80010bc:	615a      	str	r2, [r3, #20]
 80010be:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80010c0:	1d3b      	adds	r3, r7, #4
 80010c2:	222c      	movs	r2, #44	@ 0x2c
 80010c4:	2100      	movs	r1, #0
 80010c6:	4618      	mov	r0, r3
 80010c8:	f016 fe78 	bl	8017dbc <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80010cc:	4b43      	ldr	r3, [pc, #268]	@ (80011dc <MX_TIM1_Init+0x150>)
 80010ce:	4a44      	ldr	r2, [pc, #272]	@ (80011e0 <MX_TIM1_Init+0x154>)
 80010d0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80010d2:	4b42      	ldr	r3, [pc, #264]	@ (80011dc <MX_TIM1_Init+0x150>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010d8:	4b40      	ldr	r3, [pc, #256]	@ (80011dc <MX_TIM1_Init+0x150>)
 80010da:	2200      	movs	r2, #0
 80010dc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80010de:	4b3f      	ldr	r3, [pc, #252]	@ (80011dc <MX_TIM1_Init+0x150>)
 80010e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010e4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010e6:	4b3d      	ldr	r3, [pc, #244]	@ (80011dc <MX_TIM1_Init+0x150>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80010ec:	4b3b      	ldr	r3, [pc, #236]	@ (80011dc <MX_TIM1_Init+0x150>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010f2:	4b3a      	ldr	r3, [pc, #232]	@ (80011dc <MX_TIM1_Init+0x150>)
 80010f4:	2200      	movs	r2, #0
 80010f6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80010f8:	4838      	ldr	r0, [pc, #224]	@ (80011dc <MX_TIM1_Init+0x150>)
 80010fa:	f00d fda6 	bl	800ec4a <HAL_TIM_Base_Init>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d001      	beq.n	8001108 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8001104:	f000 fd98 	bl	8001c38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001108:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800110c:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800110e:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 8001112:	4619      	mov	r1, r3
 8001114:	4831      	ldr	r0, [pc, #196]	@ (80011dc <MX_TIM1_Init+0x150>)
 8001116:	f00e f8d9 	bl	800f2cc <HAL_TIM_ConfigClockSource>
 800111a:	4603      	mov	r3, r0
 800111c:	2b00      	cmp	r3, #0
 800111e:	d001      	beq.n	8001124 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8001120:	f000 fd8a 	bl	8001c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001124:	482d      	ldr	r0, [pc, #180]	@ (80011dc <MX_TIM1_Init+0x150>)
 8001126:	f00d fe5f 	bl	800ede8 <HAL_TIM_PWM_Init>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8001130:	f000 fd82 	bl	8001c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001134:	2300      	movs	r3, #0
 8001136:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001138:	2300      	movs	r3, #0
 800113a:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800113c:	2300      	movs	r3, #0
 800113e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001140:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001144:	4619      	mov	r1, r3
 8001146:	4825      	ldr	r0, [pc, #148]	@ (80011dc <MX_TIM1_Init+0x150>)
 8001148:	f00e fd50 	bl	800fbec <HAL_TIMEx_MasterConfigSynchronization>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d001      	beq.n	8001156 <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 8001152:	f000 fd71 	bl	8001c38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001156:	2360      	movs	r3, #96	@ 0x60
 8001158:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800115a:	2300      	movs	r3, #0
 800115c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800115e:	2300      	movs	r3, #0
 8001160:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001162:	2300      	movs	r3, #0
 8001164:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001166:	2300      	movs	r3, #0
 8001168:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800116a:	2300      	movs	r3, #0
 800116c:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800116e:	2300      	movs	r3, #0
 8001170:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001172:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001176:	2200      	movs	r2, #0
 8001178:	4619      	mov	r1, r3
 800117a:	4818      	ldr	r0, [pc, #96]	@ (80011dc <MX_TIM1_Init+0x150>)
 800117c:	f00d ff92 	bl	800f0a4 <HAL_TIM_PWM_ConfigChannel>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 8001186:	f000 fd57 	bl	8001c38 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800118a:	2300      	movs	r3, #0
 800118c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800118e:	2300      	movs	r3, #0
 8001190:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001192:	2300      	movs	r3, #0
 8001194:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001196:	2300      	movs	r3, #0
 8001198:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800119a:	2300      	movs	r3, #0
 800119c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800119e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011a2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80011a4:	2300      	movs	r3, #0
 80011a6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80011a8:	2300      	movs	r3, #0
 80011aa:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80011ac:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80011b0:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80011b6:	2300      	movs	r3, #0
 80011b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80011ba:	1d3b      	adds	r3, r7, #4
 80011bc:	4619      	mov	r1, r3
 80011be:	4807      	ldr	r0, [pc, #28]	@ (80011dc <MX_TIM1_Init+0x150>)
 80011c0:	f00e fda2 	bl	800fd08 <HAL_TIMEx_ConfigBreakDeadTime>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 80011ca:	f000 fd35 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80011ce:	4803      	ldr	r0, [pc, #12]	@ (80011dc <MX_TIM1_Init+0x150>)
 80011d0:	f001 fb76 	bl	80028c0 <HAL_TIM_MspPostInit>

}
 80011d4:	bf00      	nop
 80011d6:	3768      	adds	r7, #104	@ 0x68
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	20012d04 	.word	0x20012d04
 80011e0:	40010000 	.word	0x40010000

080011e4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b08e      	sub	sp, #56	@ 0x38
 80011e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80011ea:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011ee:	2200      	movs	r2, #0
 80011f0:	601a      	str	r2, [r3, #0]
 80011f2:	605a      	str	r2, [r3, #4]
 80011f4:	609a      	str	r2, [r3, #8]
 80011f6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011f8:	f107 031c 	add.w	r3, r7, #28
 80011fc:	2200      	movs	r2, #0
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	605a      	str	r2, [r3, #4]
 8001202:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001204:	463b      	mov	r3, r7
 8001206:	2200      	movs	r2, #0
 8001208:	601a      	str	r2, [r3, #0]
 800120a:	605a      	str	r2, [r3, #4]
 800120c:	609a      	str	r2, [r3, #8]
 800120e:	60da      	str	r2, [r3, #12]
 8001210:	611a      	str	r2, [r3, #16]
 8001212:	615a      	str	r2, [r3, #20]
 8001214:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001216:	4b2d      	ldr	r3, [pc, #180]	@ (80012cc <MX_TIM2_Init+0xe8>)
 8001218:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800121c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800121e:	4b2b      	ldr	r3, [pc, #172]	@ (80012cc <MX_TIM2_Init+0xe8>)
 8001220:	2200      	movs	r2, #0
 8001222:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001224:	4b29      	ldr	r3, [pc, #164]	@ (80012cc <MX_TIM2_Init+0xe8>)
 8001226:	2200      	movs	r2, #0
 8001228:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800122a:	4b28      	ldr	r3, [pc, #160]	@ (80012cc <MX_TIM2_Init+0xe8>)
 800122c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001230:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001232:	4b26      	ldr	r3, [pc, #152]	@ (80012cc <MX_TIM2_Init+0xe8>)
 8001234:	2200      	movs	r2, #0
 8001236:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001238:	4b24      	ldr	r3, [pc, #144]	@ (80012cc <MX_TIM2_Init+0xe8>)
 800123a:	2200      	movs	r2, #0
 800123c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800123e:	4823      	ldr	r0, [pc, #140]	@ (80012cc <MX_TIM2_Init+0xe8>)
 8001240:	f00d fd03 	bl	800ec4a <HAL_TIM_Base_Init>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 800124a:	f000 fcf5 	bl	8001c38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800124e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001252:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001254:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001258:	4619      	mov	r1, r3
 800125a:	481c      	ldr	r0, [pc, #112]	@ (80012cc <MX_TIM2_Init+0xe8>)
 800125c:	f00e f836 	bl	800f2cc <HAL_TIM_ConfigClockSource>
 8001260:	4603      	mov	r3, r0
 8001262:	2b00      	cmp	r3, #0
 8001264:	d001      	beq.n	800126a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001266:	f000 fce7 	bl	8001c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800126a:	4818      	ldr	r0, [pc, #96]	@ (80012cc <MX_TIM2_Init+0xe8>)
 800126c:	f00d fdbc 	bl	800ede8 <HAL_TIM_PWM_Init>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001276:	f000 fcdf 	bl	8001c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800127a:	2300      	movs	r3, #0
 800127c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800127e:	2300      	movs	r3, #0
 8001280:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001282:	f107 031c 	add.w	r3, r7, #28
 8001286:	4619      	mov	r1, r3
 8001288:	4810      	ldr	r0, [pc, #64]	@ (80012cc <MX_TIM2_Init+0xe8>)
 800128a:	f00e fcaf 	bl	800fbec <HAL_TIMEx_MasterConfigSynchronization>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001294:	f000 fcd0 	bl	8001c38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001298:	2360      	movs	r3, #96	@ 0x60
 800129a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800129c:	2300      	movs	r3, #0
 800129e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012a0:	2300      	movs	r3, #0
 80012a2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012a4:	2300      	movs	r3, #0
 80012a6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80012a8:	463b      	mov	r3, r7
 80012aa:	2200      	movs	r2, #0
 80012ac:	4619      	mov	r1, r3
 80012ae:	4807      	ldr	r0, [pc, #28]	@ (80012cc <MX_TIM2_Init+0xe8>)
 80012b0:	f00d fef8 	bl	800f0a4 <HAL_TIM_PWM_ConfigChannel>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80012ba:	f000 fcbd 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80012be:	4803      	ldr	r0, [pc, #12]	@ (80012cc <MX_TIM2_Init+0xe8>)
 80012c0:	f001 fafe 	bl	80028c0 <HAL_TIM_MspPostInit>

}
 80012c4:	bf00      	nop
 80012c6:	3738      	adds	r7, #56	@ 0x38
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	20012d50 	.word	0x20012d50

080012d0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	b08e      	sub	sp, #56	@ 0x38
 80012d4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012d6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	605a      	str	r2, [r3, #4]
 80012e0:	609a      	str	r2, [r3, #8]
 80012e2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012e4:	f107 031c 	add.w	r3, r7, #28
 80012e8:	2200      	movs	r2, #0
 80012ea:	601a      	str	r2, [r3, #0]
 80012ec:	605a      	str	r2, [r3, #4]
 80012ee:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80012f0:	463b      	mov	r3, r7
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
 80012f8:	609a      	str	r2, [r3, #8]
 80012fa:	60da      	str	r2, [r3, #12]
 80012fc:	611a      	str	r2, [r3, #16]
 80012fe:	615a      	str	r2, [r3, #20]
 8001300:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001302:	4b2d      	ldr	r3, [pc, #180]	@ (80013b8 <MX_TIM3_Init+0xe8>)
 8001304:	4a2d      	ldr	r2, [pc, #180]	@ (80013bc <MX_TIM3_Init+0xec>)
 8001306:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001308:	4b2b      	ldr	r3, [pc, #172]	@ (80013b8 <MX_TIM3_Init+0xe8>)
 800130a:	2200      	movs	r2, #0
 800130c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800130e:	4b2a      	ldr	r3, [pc, #168]	@ (80013b8 <MX_TIM3_Init+0xe8>)
 8001310:	2200      	movs	r2, #0
 8001312:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001314:	4b28      	ldr	r3, [pc, #160]	@ (80013b8 <MX_TIM3_Init+0xe8>)
 8001316:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800131a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800131c:	4b26      	ldr	r3, [pc, #152]	@ (80013b8 <MX_TIM3_Init+0xe8>)
 800131e:	2200      	movs	r2, #0
 8001320:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001322:	4b25      	ldr	r3, [pc, #148]	@ (80013b8 <MX_TIM3_Init+0xe8>)
 8001324:	2200      	movs	r2, #0
 8001326:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001328:	4823      	ldr	r0, [pc, #140]	@ (80013b8 <MX_TIM3_Init+0xe8>)
 800132a:	f00d fc8e 	bl	800ec4a <HAL_TIM_Base_Init>
 800132e:	4603      	mov	r3, r0
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 8001334:	f000 fc80 	bl	8001c38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001338:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800133c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800133e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001342:	4619      	mov	r1, r3
 8001344:	481c      	ldr	r0, [pc, #112]	@ (80013b8 <MX_TIM3_Init+0xe8>)
 8001346:	f00d ffc1 	bl	800f2cc <HAL_TIM_ConfigClockSource>
 800134a:	4603      	mov	r3, r0
 800134c:	2b00      	cmp	r3, #0
 800134e:	d001      	beq.n	8001354 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001350:	f000 fc72 	bl	8001c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001354:	4818      	ldr	r0, [pc, #96]	@ (80013b8 <MX_TIM3_Init+0xe8>)
 8001356:	f00d fd47 	bl	800ede8 <HAL_TIM_PWM_Init>
 800135a:	4603      	mov	r3, r0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d001      	beq.n	8001364 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001360:	f000 fc6a 	bl	8001c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001364:	2300      	movs	r3, #0
 8001366:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001368:	2300      	movs	r3, #0
 800136a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800136c:	f107 031c 	add.w	r3, r7, #28
 8001370:	4619      	mov	r1, r3
 8001372:	4811      	ldr	r0, [pc, #68]	@ (80013b8 <MX_TIM3_Init+0xe8>)
 8001374:	f00e fc3a 	bl	800fbec <HAL_TIMEx_MasterConfigSynchronization>
 8001378:	4603      	mov	r3, r0
 800137a:	2b00      	cmp	r3, #0
 800137c:	d001      	beq.n	8001382 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800137e:	f000 fc5b 	bl	8001c38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001382:	2360      	movs	r3, #96	@ 0x60
 8001384:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001386:	2300      	movs	r3, #0
 8001388:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800138a:	2300      	movs	r3, #0
 800138c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800138e:	2300      	movs	r3, #0
 8001390:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001392:	463b      	mov	r3, r7
 8001394:	2200      	movs	r2, #0
 8001396:	4619      	mov	r1, r3
 8001398:	4807      	ldr	r0, [pc, #28]	@ (80013b8 <MX_TIM3_Init+0xe8>)
 800139a:	f00d fe83 	bl	800f0a4 <HAL_TIM_PWM_ConfigChannel>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 80013a4:	f000 fc48 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80013a8:	4803      	ldr	r0, [pc, #12]	@ (80013b8 <MX_TIM3_Init+0xe8>)
 80013aa:	f001 fa89 	bl	80028c0 <HAL_TIM_MspPostInit>

}
 80013ae:	bf00      	nop
 80013b0:	3738      	adds	r7, #56	@ 0x38
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}
 80013b6:	bf00      	nop
 80013b8:	20012d9c 	.word	0x20012d9c
 80013bc:	40000400 	.word	0x40000400

080013c0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b08e      	sub	sp, #56	@ 0x38
 80013c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80013c6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80013ca:	2200      	movs	r2, #0
 80013cc:	601a      	str	r2, [r3, #0]
 80013ce:	605a      	str	r2, [r3, #4]
 80013d0:	609a      	str	r2, [r3, #8]
 80013d2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013d4:	f107 031c 	add.w	r3, r7, #28
 80013d8:	2200      	movs	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
 80013dc:	605a      	str	r2, [r3, #4]
 80013de:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80013e0:	463b      	mov	r3, r7
 80013e2:	2200      	movs	r2, #0
 80013e4:	601a      	str	r2, [r3, #0]
 80013e6:	605a      	str	r2, [r3, #4]
 80013e8:	609a      	str	r2, [r3, #8]
 80013ea:	60da      	str	r2, [r3, #12]
 80013ec:	611a      	str	r2, [r3, #16]
 80013ee:	615a      	str	r2, [r3, #20]
 80013f0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80013f2:	4b2d      	ldr	r3, [pc, #180]	@ (80014a8 <MX_TIM5_Init+0xe8>)
 80013f4:	4a2d      	ldr	r2, [pc, #180]	@ (80014ac <MX_TIM5_Init+0xec>)
 80013f6:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80013f8:	4b2b      	ldr	r3, [pc, #172]	@ (80014a8 <MX_TIM5_Init+0xe8>)
 80013fa:	2200      	movs	r2, #0
 80013fc:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013fe:	4b2a      	ldr	r3, [pc, #168]	@ (80014a8 <MX_TIM5_Init+0xe8>)
 8001400:	2200      	movs	r2, #0
 8001402:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8001404:	4b28      	ldr	r3, [pc, #160]	@ (80014a8 <MX_TIM5_Init+0xe8>)
 8001406:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800140a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800140c:	4b26      	ldr	r3, [pc, #152]	@ (80014a8 <MX_TIM5_Init+0xe8>)
 800140e:	2200      	movs	r2, #0
 8001410:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001412:	4b25      	ldr	r3, [pc, #148]	@ (80014a8 <MX_TIM5_Init+0xe8>)
 8001414:	2200      	movs	r2, #0
 8001416:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001418:	4823      	ldr	r0, [pc, #140]	@ (80014a8 <MX_TIM5_Init+0xe8>)
 800141a:	f00d fc16 	bl	800ec4a <HAL_TIM_Base_Init>
 800141e:	4603      	mov	r3, r0
 8001420:	2b00      	cmp	r3, #0
 8001422:	d001      	beq.n	8001428 <MX_TIM5_Init+0x68>
  {
    Error_Handler();
 8001424:	f000 fc08 	bl	8001c38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001428:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800142c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800142e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001432:	4619      	mov	r1, r3
 8001434:	481c      	ldr	r0, [pc, #112]	@ (80014a8 <MX_TIM5_Init+0xe8>)
 8001436:	f00d ff49 	bl	800f2cc <HAL_TIM_ConfigClockSource>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <MX_TIM5_Init+0x84>
  {
    Error_Handler();
 8001440:	f000 fbfa 	bl	8001c38 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001444:	4818      	ldr	r0, [pc, #96]	@ (80014a8 <MX_TIM5_Init+0xe8>)
 8001446:	f00d fccf 	bl	800ede8 <HAL_TIM_PWM_Init>
 800144a:	4603      	mov	r3, r0
 800144c:	2b00      	cmp	r3, #0
 800144e:	d001      	beq.n	8001454 <MX_TIM5_Init+0x94>
  {
    Error_Handler();
 8001450:	f000 fbf2 	bl	8001c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001454:	2300      	movs	r3, #0
 8001456:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001458:	2300      	movs	r3, #0
 800145a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800145c:	f107 031c 	add.w	r3, r7, #28
 8001460:	4619      	mov	r1, r3
 8001462:	4811      	ldr	r0, [pc, #68]	@ (80014a8 <MX_TIM5_Init+0xe8>)
 8001464:	f00e fbc2 	bl	800fbec <HAL_TIMEx_MasterConfigSynchronization>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_TIM5_Init+0xb2>
  {
    Error_Handler();
 800146e:	f000 fbe3 	bl	8001c38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001472:	2360      	movs	r3, #96	@ 0x60
 8001474:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001476:	2300      	movs	r3, #0
 8001478:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800147a:	2300      	movs	r3, #0
 800147c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800147e:	2300      	movs	r3, #0
 8001480:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001482:	463b      	mov	r3, r7
 8001484:	220c      	movs	r2, #12
 8001486:	4619      	mov	r1, r3
 8001488:	4807      	ldr	r0, [pc, #28]	@ (80014a8 <MX_TIM5_Init+0xe8>)
 800148a:	f00d fe0b 	bl	800f0a4 <HAL_TIM_PWM_ConfigChannel>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_TIM5_Init+0xd8>
  {
    Error_Handler();
 8001494:	f000 fbd0 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001498:	4803      	ldr	r0, [pc, #12]	@ (80014a8 <MX_TIM5_Init+0xe8>)
 800149a:	f001 fa11 	bl	80028c0 <HAL_TIM_MspPostInit>

}
 800149e:	bf00      	nop
 80014a0:	3738      	adds	r7, #56	@ 0x38
 80014a2:	46bd      	mov	sp, r7
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	20012de8 	.word	0x20012de8
 80014ac:	40000c00 	.word	0x40000c00

080014b0 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b088      	sub	sp, #32
 80014b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014b6:	f107 0310 	add.w	r3, r7, #16
 80014ba:	2200      	movs	r2, #0
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	605a      	str	r2, [r3, #4]
 80014c0:	609a      	str	r2, [r3, #8]
 80014c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014c4:	1d3b      	adds	r3, r7, #4
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80014ce:	4b20      	ldr	r3, [pc, #128]	@ (8001550 <MX_TIM8_Init+0xa0>)
 80014d0:	4a20      	ldr	r2, [pc, #128]	@ (8001554 <MX_TIM8_Init+0xa4>)
 80014d2:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80014d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001550 <MX_TIM8_Init+0xa0>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014da:	4b1d      	ldr	r3, [pc, #116]	@ (8001550 <MX_TIM8_Init+0xa0>)
 80014dc:	2200      	movs	r2, #0
 80014de:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80014e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001550 <MX_TIM8_Init+0xa0>)
 80014e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80014e6:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014e8:	4b19      	ldr	r3, [pc, #100]	@ (8001550 <MX_TIM8_Init+0xa0>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80014ee:	4b18      	ldr	r3, [pc, #96]	@ (8001550 <MX_TIM8_Init+0xa0>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014f4:	4b16      	ldr	r3, [pc, #88]	@ (8001550 <MX_TIM8_Init+0xa0>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80014fa:	4815      	ldr	r0, [pc, #84]	@ (8001550 <MX_TIM8_Init+0xa0>)
 80014fc:	f00d fba5 	bl	800ec4a <HAL_TIM_Base_Init>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d001      	beq.n	800150a <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 8001506:	f000 fb97 	bl	8001c38 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800150a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800150e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8001510:	f107 0310 	add.w	r3, r7, #16
 8001514:	4619      	mov	r1, r3
 8001516:	480e      	ldr	r0, [pc, #56]	@ (8001550 <MX_TIM8_Init+0xa0>)
 8001518:	f00d fed8 	bl	800f2cc <HAL_TIM_ConfigClockSource>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 8001522:	f000 fb89 	bl	8001c38 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001526:	2300      	movs	r3, #0
 8001528:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800152a:	2300      	movs	r3, #0
 800152c:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800152e:	2300      	movs	r3, #0
 8001530:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001532:	1d3b      	adds	r3, r7, #4
 8001534:	4619      	mov	r1, r3
 8001536:	4806      	ldr	r0, [pc, #24]	@ (8001550 <MX_TIM8_Init+0xa0>)
 8001538:	f00e fb58 	bl	800fbec <HAL_TIMEx_MasterConfigSynchronization>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8001542:	f000 fb79 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001546:	bf00      	nop
 8001548:	3720      	adds	r7, #32
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20012e34 	.word	0x20012e34
 8001554:	40010400 	.word	0x40010400

08001558 <MX_TIM12_Init>:
  * @brief TIM12 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM12_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b088      	sub	sp, #32
 800155c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800155e:	1d3b      	adds	r3, r7, #4
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	605a      	str	r2, [r3, #4]
 8001566:	609a      	str	r2, [r3, #8]
 8001568:	60da      	str	r2, [r3, #12]
 800156a:	611a      	str	r2, [r3, #16]
 800156c:	615a      	str	r2, [r3, #20]
 800156e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001570:	4b1a      	ldr	r3, [pc, #104]	@ (80015dc <MX_TIM12_Init+0x84>)
 8001572:	4a1b      	ldr	r2, [pc, #108]	@ (80015e0 <MX_TIM12_Init+0x88>)
 8001574:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 0;
 8001576:	4b19      	ldr	r3, [pc, #100]	@ (80015dc <MX_TIM12_Init+0x84>)
 8001578:	2200      	movs	r2, #0
 800157a:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800157c:	4b17      	ldr	r3, [pc, #92]	@ (80015dc <MX_TIM12_Init+0x84>)
 800157e:	2200      	movs	r2, #0
 8001580:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 65535;
 8001582:	4b16      	ldr	r3, [pc, #88]	@ (80015dc <MX_TIM12_Init+0x84>)
 8001584:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001588:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800158a:	4b14      	ldr	r3, [pc, #80]	@ (80015dc <MX_TIM12_Init+0x84>)
 800158c:	2200      	movs	r2, #0
 800158e:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001590:	4b12      	ldr	r3, [pc, #72]	@ (80015dc <MX_TIM12_Init+0x84>)
 8001592:	2200      	movs	r2, #0
 8001594:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001596:	4811      	ldr	r0, [pc, #68]	@ (80015dc <MX_TIM12_Init+0x84>)
 8001598:	f00d fc26 	bl	800ede8 <HAL_TIM_PWM_Init>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 80015a2:	f000 fb49 	bl	8001c38 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015a6:	2360      	movs	r3, #96	@ 0x60
 80015a8:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80015aa:	2300      	movs	r3, #0
 80015ac:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015ae:	2300      	movs	r3, #0
 80015b0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015b2:	2300      	movs	r3, #0
 80015b4:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80015b6:	1d3b      	adds	r3, r7, #4
 80015b8:	2200      	movs	r2, #0
 80015ba:	4619      	mov	r1, r3
 80015bc:	4807      	ldr	r0, [pc, #28]	@ (80015dc <MX_TIM12_Init+0x84>)
 80015be:	f00d fd71 	bl	800f0a4 <HAL_TIM_PWM_ConfigChannel>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 80015c8:	f000 fb36 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 80015cc:	4803      	ldr	r0, [pc, #12]	@ (80015dc <MX_TIM12_Init+0x84>)
 80015ce:	f001 f977 	bl	80028c0 <HAL_TIM_MspPostInit>

}
 80015d2:	bf00      	nop
 80015d4:	3720      	adds	r7, #32
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	20012e80 	.word	0x20012e80
 80015e0:	40001800 	.word	0x40001800

080015e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80015e8:	4b14      	ldr	r3, [pc, #80]	@ (800163c <MX_USART1_UART_Init+0x58>)
 80015ea:	4a15      	ldr	r2, [pc, #84]	@ (8001640 <MX_USART1_UART_Init+0x5c>)
 80015ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80015ee:	4b13      	ldr	r3, [pc, #76]	@ (800163c <MX_USART1_UART_Init+0x58>)
 80015f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80015f6:	4b11      	ldr	r3, [pc, #68]	@ (800163c <MX_USART1_UART_Init+0x58>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80015fc:	4b0f      	ldr	r3, [pc, #60]	@ (800163c <MX_USART1_UART_Init+0x58>)
 80015fe:	2200      	movs	r2, #0
 8001600:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001602:	4b0e      	ldr	r3, [pc, #56]	@ (800163c <MX_USART1_UART_Init+0x58>)
 8001604:	2200      	movs	r2, #0
 8001606:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001608:	4b0c      	ldr	r3, [pc, #48]	@ (800163c <MX_USART1_UART_Init+0x58>)
 800160a:	220c      	movs	r2, #12
 800160c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800160e:	4b0b      	ldr	r3, [pc, #44]	@ (800163c <MX_USART1_UART_Init+0x58>)
 8001610:	2200      	movs	r2, #0
 8001612:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001614:	4b09      	ldr	r3, [pc, #36]	@ (800163c <MX_USART1_UART_Init+0x58>)
 8001616:	2200      	movs	r2, #0
 8001618:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800161a:	4b08      	ldr	r3, [pc, #32]	@ (800163c <MX_USART1_UART_Init+0x58>)
 800161c:	2200      	movs	r2, #0
 800161e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001620:	4b06      	ldr	r3, [pc, #24]	@ (800163c <MX_USART1_UART_Init+0x58>)
 8001622:	2200      	movs	r2, #0
 8001624:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001626:	4805      	ldr	r0, [pc, #20]	@ (800163c <MX_USART1_UART_Init+0x58>)
 8001628:	f00e fc0a 	bl	800fe40 <HAL_UART_Init>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8001632:	f000 fb01 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001636:	bf00      	nop
 8001638:	bd80      	pop	{r7, pc}
 800163a:	bf00      	nop
 800163c:	20012ecc 	.word	0x20012ecc
 8001640:	40011000 	.word	0x40011000

08001644 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001648:	4b14      	ldr	r3, [pc, #80]	@ (800169c <MX_USART6_UART_Init+0x58>)
 800164a:	4a15      	ldr	r2, [pc, #84]	@ (80016a0 <MX_USART6_UART_Init+0x5c>)
 800164c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800164e:	4b13      	ldr	r3, [pc, #76]	@ (800169c <MX_USART6_UART_Init+0x58>)
 8001650:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001654:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001656:	4b11      	ldr	r3, [pc, #68]	@ (800169c <MX_USART6_UART_Init+0x58>)
 8001658:	2200      	movs	r2, #0
 800165a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800165c:	4b0f      	ldr	r3, [pc, #60]	@ (800169c <MX_USART6_UART_Init+0x58>)
 800165e:	2200      	movs	r2, #0
 8001660:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001662:	4b0e      	ldr	r3, [pc, #56]	@ (800169c <MX_USART6_UART_Init+0x58>)
 8001664:	2200      	movs	r2, #0
 8001666:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001668:	4b0c      	ldr	r3, [pc, #48]	@ (800169c <MX_USART6_UART_Init+0x58>)
 800166a:	220c      	movs	r2, #12
 800166c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800166e:	4b0b      	ldr	r3, [pc, #44]	@ (800169c <MX_USART6_UART_Init+0x58>)
 8001670:	2200      	movs	r2, #0
 8001672:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001674:	4b09      	ldr	r3, [pc, #36]	@ (800169c <MX_USART6_UART_Init+0x58>)
 8001676:	2200      	movs	r2, #0
 8001678:	61da      	str	r2, [r3, #28]
  huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800167a:	4b08      	ldr	r3, [pc, #32]	@ (800169c <MX_USART6_UART_Init+0x58>)
 800167c:	2200      	movs	r2, #0
 800167e:	621a      	str	r2, [r3, #32]
  huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001680:	4b06      	ldr	r3, [pc, #24]	@ (800169c <MX_USART6_UART_Init+0x58>)
 8001682:	2200      	movs	r2, #0
 8001684:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001686:	4805      	ldr	r0, [pc, #20]	@ (800169c <MX_USART6_UART_Init+0x58>)
 8001688:	f00e fbda 	bl	800fe40 <HAL_UART_Init>
 800168c:	4603      	mov	r3, r0
 800168e:	2b00      	cmp	r3, #0
 8001690:	d001      	beq.n	8001696 <MX_USART6_UART_Init+0x52>
  {
    Error_Handler();
 8001692:	f000 fad1 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001696:	bf00      	nop
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	20012f54 	.word	0x20012f54
 80016a0:	40011400 	.word	0x40011400

080016a4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b082      	sub	sp, #8
 80016a8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80016aa:	4b10      	ldr	r3, [pc, #64]	@ (80016ec <MX_DMA_Init+0x48>)
 80016ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ae:	4a0f      	ldr	r2, [pc, #60]	@ (80016ec <MX_DMA_Init+0x48>)
 80016b0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80016b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b6:	4b0d      	ldr	r3, [pc, #52]	@ (80016ec <MX_DMA_Init+0x48>)
 80016b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80016be:	607b      	str	r3, [r7, #4]
 80016c0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 5, 0);
 80016c2:	2200      	movs	r2, #0
 80016c4:	2105      	movs	r1, #5
 80016c6:	203c      	movs	r0, #60	@ 0x3c
 80016c8:	f004 fae6 	bl	8005c98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80016cc:	203c      	movs	r0, #60	@ 0x3c
 80016ce:	f004 faff 	bl	8005cd0 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 80016d2:	2200      	movs	r2, #0
 80016d4:	2105      	movs	r1, #5
 80016d6:	2045      	movs	r0, #69	@ 0x45
 80016d8:	f004 fade 	bl	8005c98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 80016dc:	2045      	movs	r0, #69	@ 0x45
 80016de:	f004 faf7 	bl	8005cd0 <HAL_NVIC_EnableIRQ>

}
 80016e2:	bf00      	nop
 80016e4:	3708      	adds	r7, #8
 80016e6:	46bd      	mov	sp, r7
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	bf00      	nop
 80016ec:	40023800 	.word	0x40023800

080016f0 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b088      	sub	sp, #32
 80016f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80016f6:	1d3b      	adds	r3, r7, #4
 80016f8:	2200      	movs	r2, #0
 80016fa:	601a      	str	r2, [r3, #0]
 80016fc:	605a      	str	r2, [r3, #4]
 80016fe:	609a      	str	r2, [r3, #8]
 8001700:	60da      	str	r2, [r3, #12]
 8001702:	611a      	str	r2, [r3, #16]
 8001704:	615a      	str	r2, [r3, #20]
 8001706:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8001708:	4b1f      	ldr	r3, [pc, #124]	@ (8001788 <MX_FMC_Init+0x98>)
 800170a:	4a20      	ldr	r2, [pc, #128]	@ (800178c <MX_FMC_Init+0x9c>)
 800170c:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 800170e:	4b1e      	ldr	r3, [pc, #120]	@ (8001788 <MX_FMC_Init+0x98>)
 8001710:	2200      	movs	r2, #0
 8001712:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8001714:	4b1c      	ldr	r3, [pc, #112]	@ (8001788 <MX_FMC_Init+0x98>)
 8001716:	2200      	movs	r2, #0
 8001718:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 800171a:	4b1b      	ldr	r3, [pc, #108]	@ (8001788 <MX_FMC_Init+0x98>)
 800171c:	2204      	movs	r2, #4
 800171e:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8001720:	4b19      	ldr	r3, [pc, #100]	@ (8001788 <MX_FMC_Init+0x98>)
 8001722:	2210      	movs	r2, #16
 8001724:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8001726:	4b18      	ldr	r3, [pc, #96]	@ (8001788 <MX_FMC_Init+0x98>)
 8001728:	2240      	movs	r2, #64	@ 0x40
 800172a:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 800172c:	4b16      	ldr	r3, [pc, #88]	@ (8001788 <MX_FMC_Init+0x98>)
 800172e:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8001732:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8001734:	4b14      	ldr	r3, [pc, #80]	@ (8001788 <MX_FMC_Init+0x98>)
 8001736:	2200      	movs	r2, #0
 8001738:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 800173a:	4b13      	ldr	r3, [pc, #76]	@ (8001788 <MX_FMC_Init+0x98>)
 800173c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001740:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8001742:	4b11      	ldr	r3, [pc, #68]	@ (8001788 <MX_FMC_Init+0x98>)
 8001744:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001748:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 800174a:	4b0f      	ldr	r3, [pc, #60]	@ (8001788 <MX_FMC_Init+0x98>)
 800174c:	2200      	movs	r2, #0
 800174e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8001750:	2302      	movs	r3, #2
 8001752:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8001754:	2307      	movs	r3, #7
 8001756:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 4;
 8001758:	2304      	movs	r3, #4
 800175a:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 7;
 800175c:	2307      	movs	r3, #7
 800175e:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 3;
 8001760:	2303      	movs	r3, #3
 8001762:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 2;
 8001764:	2302      	movs	r3, #2
 8001766:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 2;
 8001768:	2302      	movs	r3, #2
 800176a:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 800176c:	1d3b      	adds	r3, r7, #4
 800176e:	4619      	mov	r1, r3
 8001770:	4805      	ldr	r0, [pc, #20]	@ (8001788 <MX_FMC_Init+0x98>)
 8001772:	f00d f92e 	bl	800e9d2 <HAL_SDRAM_Init>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d001      	beq.n	8001780 <MX_FMC_Init+0x90>
  {
    Error_Handler( );
 800177c:	f000 fa5c 	bl	8001c38 <Error_Handler>
  }

  /* USER CODE BEGIN FMC_Init 2 */

  /* USER CODE END FMC_Init 2 */
}
 8001780:	bf00      	nop
 8001782:	3720      	adds	r7, #32
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	20012fdc 	.word	0x20012fdc
 800178c:	a0000140 	.word	0xa0000140

08001790 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b090      	sub	sp, #64	@ 0x40
 8001794:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001796:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800179a:	2200      	movs	r2, #0
 800179c:	601a      	str	r2, [r3, #0]
 800179e:	605a      	str	r2, [r3, #4]
 80017a0:	609a      	str	r2, [r3, #8]
 80017a2:	60da      	str	r2, [r3, #12]
 80017a4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80017a6:	4bb0      	ldr	r3, [pc, #704]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017aa:	4aaf      	ldr	r2, [pc, #700]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 80017ac:	f043 0310 	orr.w	r3, r3, #16
 80017b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017b2:	4bad      	ldr	r3, [pc, #692]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 80017b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017b6:	f003 0310 	and.w	r3, r3, #16
 80017ba:	62bb      	str	r3, [r7, #40]	@ 0x28
 80017bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80017be:	4baa      	ldr	r3, [pc, #680]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 80017c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017c2:	4aa9      	ldr	r2, [pc, #676]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 80017c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80017c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017ca:	4ba7      	ldr	r3, [pc, #668]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80017d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80017d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d6:	4ba4      	ldr	r3, [pc, #656]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017da:	4aa3      	ldr	r2, [pc, #652]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 80017dc:	f043 0302 	orr.w	r3, r3, #2
 80017e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017e2:	4ba1      	ldr	r3, [pc, #644]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017e6:	f003 0302 	and.w	r3, r3, #2
 80017ea:	623b      	str	r3, [r7, #32]
 80017ec:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017ee:	4b9e      	ldr	r3, [pc, #632]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 80017f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017f2:	4a9d      	ldr	r2, [pc, #628]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 80017f4:	f043 0308 	orr.w	r3, r3, #8
 80017f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80017fa:	4b9b      	ldr	r3, [pc, #620]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 80017fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017fe:	f003 0308 	and.w	r3, r3, #8
 8001802:	61fb      	str	r3, [r7, #28]
 8001804:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001806:	4b98      	ldr	r3, [pc, #608]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 8001808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800180a:	4a97      	ldr	r2, [pc, #604]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 800180c:	f043 0304 	orr.w	r3, r3, #4
 8001810:	6313      	str	r3, [r2, #48]	@ 0x30
 8001812:	4b95      	ldr	r3, [pc, #596]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001816:	f003 0304 	and.w	r3, r3, #4
 800181a:	61bb      	str	r3, [r7, #24]
 800181c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800181e:	4b92      	ldr	r3, [pc, #584]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001822:	4a91      	ldr	r2, [pc, #580]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 8001824:	f043 0301 	orr.w	r3, r3, #1
 8001828:	6313      	str	r3, [r2, #48]	@ 0x30
 800182a:	4b8f      	ldr	r3, [pc, #572]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182e:	f003 0301 	and.w	r3, r3, #1
 8001832:	617b      	str	r3, [r7, #20]
 8001834:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001836:	4b8c      	ldr	r3, [pc, #560]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183a:	4a8b      	ldr	r2, [pc, #556]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 800183c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001840:	6313      	str	r3, [r2, #48]	@ 0x30
 8001842:	4b89      	ldr	r3, [pc, #548]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001846:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800184a:	613b      	str	r3, [r7, #16]
 800184c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 800184e:	4b86      	ldr	r3, [pc, #536]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	4a85      	ldr	r2, [pc, #532]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 8001854:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001858:	6313      	str	r3, [r2, #48]	@ 0x30
 800185a:	4b83      	ldr	r3, [pc, #524]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001862:	60fb      	str	r3, [r7, #12]
 8001864:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOK_CLK_ENABLE();
 8001866:	4b80      	ldr	r3, [pc, #512]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 8001868:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800186a:	4a7f      	ldr	r2, [pc, #508]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 800186c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001870:	6313      	str	r3, [r2, #48]	@ 0x30
 8001872:	4b7d      	ldr	r3, [pc, #500]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001876:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800187a:	60bb      	str	r3, [r7, #8]
 800187c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800187e:	4b7a      	ldr	r3, [pc, #488]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001882:	4a79      	ldr	r2, [pc, #484]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 8001884:	f043 0320 	orr.w	r3, r3, #32
 8001888:	6313      	str	r3, [r2, #48]	@ 0x30
 800188a:	4b77      	ldr	r3, [pc, #476]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 800188c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188e:	f003 0320 	and.w	r3, r3, #32
 8001892:	607b      	str	r3, [r7, #4]
 8001894:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001896:	4b74      	ldr	r3, [pc, #464]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 8001898:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189a:	4a73      	ldr	r2, [pc, #460]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 800189c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018a2:	4b71      	ldr	r3, [pc, #452]	@ (8001a68 <MX_GPIO_Init+0x2d8>)
 80018a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018aa:	603b      	str	r3, [r7, #0]
 80018ac:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80018ae:	2201      	movs	r2, #1
 80018b0:	2120      	movs	r1, #32
 80018b2:	486e      	ldr	r0, [pc, #440]	@ (8001a6c <MX_GPIO_Init+0x2dc>)
 80018b4:	f005 ffea 	bl	800788c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, ARDUINO_D7_Pin|ARDUINO_D8_Pin, GPIO_PIN_RESET);
 80018b8:	2200      	movs	r2, #0
 80018ba:	210c      	movs	r1, #12
 80018bc:	486c      	ldr	r0, [pc, #432]	@ (8001a70 <MX_GPIO_Init+0x2e0>)
 80018be:	f005 ffe5 	bl	800788c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_BL_CTRL_GPIO_Port, LCD_BL_CTRL_Pin, GPIO_PIN_SET);
 80018c2:	2201      	movs	r2, #1
 80018c4:	2108      	movs	r1, #8
 80018c6:	486b      	ldr	r0, [pc, #428]	@ (8001a74 <MX_GPIO_Init+0x2e4>)
 80018c8:	f005 ffe0 	bl	800788c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DISP_GPIO_Port, LCD_DISP_Pin, GPIO_PIN_SET);
 80018cc:	2201      	movs	r2, #1
 80018ce:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80018d2:	4867      	ldr	r0, [pc, #412]	@ (8001a70 <MX_GPIO_Init+0x2e0>)
 80018d4:	f005 ffda 	bl	800788c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DCMI_PWR_EN_GPIO_Port, DCMI_PWR_EN_Pin, GPIO_PIN_RESET);
 80018d8:	2200      	movs	r2, #0
 80018da:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80018de:	4866      	ldr	r0, [pc, #408]	@ (8001a78 <MX_GPIO_Init+0x2e8>)
 80018e0:	f005 ffd4 	bl	800788c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin, GPIO_PIN_RESET);
 80018e4:	2200      	movs	r2, #0
 80018e6:	21c8      	movs	r1, #200	@ 0xc8
 80018e8:	4864      	ldr	r0, [pc, #400]	@ (8001a7c <MX_GPIO_Init+0x2ec>)
 80018ea:	f005 ffcf 	bl	800788c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : OTG_HS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_HS_OverCurrent_Pin;
 80018ee:	2308      	movs	r3, #8
 80018f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018f2:	2300      	movs	r3, #0
 80018f4:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f6:	2300      	movs	r3, #0
 80018f8:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_HS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80018fa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80018fe:	4619      	mov	r1, r3
 8001900:	485f      	ldr	r0, [pc, #380]	@ (8001a80 <MX_GPIO_Init+0x2f0>)
 8001902:	f005 fcf3 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_D7_Pin ULPI_D6_Pin ULPI_D5_Pin ULPI_D3_Pin
                           ULPI_D2_Pin ULPI_D1_Pin ULPI_D4_Pin */
  GPIO_InitStruct.Pin = ULPI_D7_Pin|ULPI_D6_Pin|ULPI_D5_Pin|ULPI_D3_Pin
 8001906:	f643 4323 	movw	r3, #15395	@ 0x3c23
 800190a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                          |ULPI_D2_Pin|ULPI_D1_Pin|ULPI_D4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800190c:	2302      	movs	r3, #2
 800190e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001910:	2300      	movs	r3, #0
 8001912:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001914:	2303      	movs	r3, #3
 8001916:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001918:	230a      	movs	r3, #10
 800191a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800191c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001920:	4619      	mov	r1, r3
 8001922:	4858      	ldr	r0, [pc, #352]	@ (8001a84 <MX_GPIO_Init+0x2f4>)
 8001924:	f005 fce2 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = OTG_FS_VBUS_Pin;
 8001928:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800192c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800192e:	2300      	movs	r3, #0
 8001930:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001932:	2300      	movs	r3, #0
 8001934:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 8001936:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800193a:	4619      	mov	r1, r3
 800193c:	4852      	ldr	r0, [pc, #328]	@ (8001a88 <MX_GPIO_Init+0x2f8>)
 800193e:	f005 fcd5 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pin : Audio_INT_Pin */
  GPIO_InitStruct.Pin = Audio_INT_Pin;
 8001942:	2340      	movs	r3, #64	@ 0x40
 8001944:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001946:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800194a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800194c:	2300      	movs	r3, #0
 800194e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(Audio_INT_GPIO_Port, &GPIO_InitStruct);
 8001950:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001954:	4619      	mov	r1, r3
 8001956:	4845      	ldr	r0, [pc, #276]	@ (8001a6c <MX_GPIO_Init+0x2dc>)
 8001958:	f005 fcc8 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800195c:	2320      	movs	r3, #32
 800195e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001960:	2301      	movs	r3, #1
 8001962:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001968:	2300      	movs	r3, #0
 800196a:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800196c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001970:	4619      	mov	r1, r3
 8001972:	483e      	ldr	r0, [pc, #248]	@ (8001a6c <MX_GPIO_Init+0x2dc>)
 8001974:	f005 fcba 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D7_Pin ARDUINO_D8_Pin LCD_DISP_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D7_Pin|ARDUINO_D8_Pin|LCD_DISP_Pin;
 8001978:	f241 030c 	movw	r3, #4108	@ 0x100c
 800197c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800197e:	2301      	movs	r3, #1
 8001980:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001982:	2300      	movs	r3, #0
 8001984:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001986:	2300      	movs	r3, #0
 8001988:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800198a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800198e:	4619      	mov	r1, r3
 8001990:	4837      	ldr	r0, [pc, #220]	@ (8001a70 <MX_GPIO_Init+0x2e0>)
 8001992:	f005 fcab 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pin : uSD_Detect_Pin */
  GPIO_InitStruct.Pin = uSD_Detect_Pin;
 8001996:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800199a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800199c:	2300      	movs	r3, #0
 800199e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019a0:	2300      	movs	r3, #0
 80019a2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(uSD_Detect_GPIO_Port, &GPIO_InitStruct);
 80019a4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019a8:	4619      	mov	r1, r3
 80019aa:	4838      	ldr	r0, [pc, #224]	@ (8001a8c <MX_GPIO_Init+0x2fc>)
 80019ac:	f005 fc9e 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_BL_CTRL_Pin */
  GPIO_InitStruct.Pin = LCD_BL_CTRL_Pin;
 80019b0:	2308      	movs	r3, #8
 80019b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019b4:	2301      	movs	r3, #1
 80019b6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b8:	2300      	movs	r3, #0
 80019ba:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019bc:	2300      	movs	r3, #0
 80019be:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(LCD_BL_CTRL_GPIO_Port, &GPIO_InitStruct);
 80019c0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019c4:	4619      	mov	r1, r3
 80019c6:	482b      	ldr	r0, [pc, #172]	@ (8001a74 <MX_GPIO_Init+0x2e4>)
 80019c8:	f005 fc90 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80019cc:	2310      	movs	r3, #16
 80019ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019d0:	2300      	movs	r3, #0
 80019d2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d4:	2300      	movs	r3, #0
 80019d6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80019d8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019dc:	4619      	mov	r1, r3
 80019de:	4823      	ldr	r0, [pc, #140]	@ (8001a6c <MX_GPIO_Init+0x2dc>)
 80019e0:	f005 fc84 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pins : TP3_Pin NC2_Pin */
  GPIO_InitStruct.Pin = TP3_Pin|NC2_Pin;
 80019e4:	f248 0304 	movw	r3, #32772	@ 0x8004
 80019e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80019ea:	2300      	movs	r3, #0
 80019ec:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ee:	2300      	movs	r3, #0
 80019f0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80019f2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80019f6:	4619      	mov	r1, r3
 80019f8:	481f      	ldr	r0, [pc, #124]	@ (8001a78 <MX_GPIO_Init+0x2e8>)
 80019fa:	f005 fc77 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pin : DCMI_PWR_EN_Pin */
  GPIO_InitStruct.Pin = DCMI_PWR_EN_Pin;
 80019fe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a04:	2301      	movs	r3, #1
 8001a06:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(DCMI_PWR_EN_GPIO_Port, &GPIO_InitStruct);
 8001a10:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a14:	4619      	mov	r1, r3
 8001a16:	4818      	ldr	r0, [pc, #96]	@ (8001a78 <MX_GPIO_Init+0x2e8>)
 8001a18:	f005 fc68 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_INT_Pin */
  GPIO_InitStruct.Pin = LCD_INT_Pin;
 8001a1c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8001a22:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8001a26:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(LCD_INT_GPIO_Port, &GPIO_InitStruct);
 8001a2c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a30:	4619      	mov	r1, r3
 8001a32:	480f      	ldr	r0, [pc, #60]	@ (8001a70 <MX_GPIO_Init+0x2e0>)
 8001a34:	f005 fc5a 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pin : ULPI_NXT_Pin */
  GPIO_InitStruct.Pin = ULPI_NXT_Pin;
 8001a38:	2310      	movs	r3, #16
 8001a3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3c:	2302      	movs	r3, #2
 8001a3e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a40:	2300      	movs	r3, #0
 8001a42:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a44:	2303      	movs	r3, #3
 8001a46:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001a48:	230a      	movs	r3, #10
 8001a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(ULPI_NXT_GPIO_Port, &GPIO_InitStruct);
 8001a4c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a50:	4619      	mov	r1, r3
 8001a52:	4809      	ldr	r0, [pc, #36]	@ (8001a78 <MX_GPIO_Init+0x2e8>)
 8001a54:	f005 fc4a 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pins : ARDUINO_D4_Pin ARDUINO_D2_Pin EXT_RST_Pin */
  GPIO_InitStruct.Pin = ARDUINO_D4_Pin|ARDUINO_D2_Pin|EXT_RST_Pin;
 8001a58:	23c8      	movs	r3, #200	@ 0xc8
 8001a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a5c:	2301      	movs	r3, #1
 8001a5e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a60:	2300      	movs	r3, #0
 8001a62:	637b      	str	r3, [r7, #52]	@ 0x34
 8001a64:	e014      	b.n	8001a90 <MX_GPIO_Init+0x300>
 8001a66:	bf00      	nop
 8001a68:	40023800 	.word	0x40023800
 8001a6c:	40020c00 	.word	0x40020c00
 8001a70:	40022000 	.word	0x40022000
 8001a74:	40022800 	.word	0x40022800
 8001a78:	40021c00 	.word	0x40021c00
 8001a7c:	40021800 	.word	0x40021800
 8001a80:	40021000 	.word	0x40021000
 8001a84:	40020400 	.word	0x40020400
 8001a88:	40022400 	.word	0x40022400
 8001a8c:	40020800 	.word	0x40020800
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a90:	2300      	movs	r3, #0
 8001a92:	63bb      	str	r3, [r7, #56]	@ 0x38
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001a94:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4819      	ldr	r0, [pc, #100]	@ (8001b00 <MX_GPIO_Init+0x370>)
 8001a9c:	f005 fc26 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_STP_Pin ULPI_DIR_Pin */
  GPIO_InitStruct.Pin = ULPI_STP_Pin|ULPI_DIR_Pin;
 8001aa0:	2305      	movs	r3, #5
 8001aa2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa4:	2302      	movs	r3, #2
 8001aa6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001aac:	2303      	movs	r3, #3
 8001aae:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001ab0:	230a      	movs	r3, #10
 8001ab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ab4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4812      	ldr	r0, [pc, #72]	@ (8001b04 <MX_GPIO_Init+0x374>)
 8001abc:	f005 fc16 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_RXER_Pin */
  GPIO_InitStruct.Pin = RMII_RXER_Pin;
 8001ac0:	2304      	movs	r3, #4
 8001ac2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(RMII_RXER_GPIO_Port, &GPIO_InitStruct);
 8001acc:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	480b      	ldr	r0, [pc, #44]	@ (8001b00 <MX_GPIO_Init+0x370>)
 8001ad4:	f005 fc0a 	bl	80072ec <HAL_GPIO_Init>

  /*Configure GPIO pins : ULPI_CLK_Pin ULPI_D0_Pin */
  GPIO_InitStruct.Pin = ULPI_CLK_Pin|ULPI_D0_Pin;
 8001ad8:	2328      	movs	r3, #40	@ 0x28
 8001ada:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001adc:	2302      	movs	r3, #2
 8001ade:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ae4:	2303      	movs	r3, #3
 8001ae6:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_HS;
 8001ae8:	230a      	movs	r3, #10
 8001aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aec:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001af0:	4619      	mov	r1, r3
 8001af2:	4805      	ldr	r0, [pc, #20]	@ (8001b08 <MX_GPIO_Init+0x378>)
 8001af4:	f005 fbfa 	bl	80072ec <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001af8:	bf00      	nop
 8001afa:	3740      	adds	r7, #64	@ 0x40
 8001afc:	46bd      	mov	sp, r7
 8001afe:	bd80      	pop	{r7, pc}
 8001b00:	40021800 	.word	0x40021800
 8001b04:	40020800 	.word	0x40020800
 8001b08:	40020000 	.word	0x40020000

08001b0c <BSP_AUDIO_IN_TransferComplete_CallBack>:

/* USER CODE BEGIN 4 */
void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b082      	sub	sp, #8
 8001b10:	af00      	add	r7, sp, #0
    // 1. Increment Debug Counter
    RxCallbackCount++;
 8001b12:	4b10      	ldr	r3, [pc, #64]	@ (8001b54 <BSP_AUDIO_IN_TransferComplete_CallBack+0x48>)
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	3301      	adds	r3, #1
 8001b18:	4a0e      	ldr	r2, [pc, #56]	@ (8001b54 <BSP_AUDIO_IN_TransferComplete_CallBack+0x48>)
 8001b1a:	6013      	str	r3, [r2, #0]

    // 2. Copy Input Buffer to Output Buffer (Loopback)
    // We iterate through the buffer and copy values.
    // Note: You can add simple processing here (volume, filtering) if you want.
    for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 8001b1c:	2300      	movs	r3, #0
 8001b1e:	607b      	str	r3, [r7, #4]
 8001b20:	e00a      	b.n	8001b38 <BSP_AUDIO_IN_TransferComplete_CallBack+0x2c>
    {
        TxBuffer[i] = RxBuffer[i];
 8001b22:	4a0d      	ldr	r2, [pc, #52]	@ (8001b58 <BSP_AUDIO_IN_TransferComplete_CallBack+0x4c>)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 8001b2a:	4a0c      	ldr	r2, [pc, #48]	@ (8001b5c <BSP_AUDIO_IN_TransferComplete_CallBack+0x50>)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < AUDIO_BUFFER_SIZE; i++)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	3301      	adds	r3, #1
 8001b36:	607b      	str	r3, [r7, #4]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001b3e:	dbf0      	blt.n	8001b22 <BSP_AUDIO_IN_TransferComplete_CallBack+0x16>

    // Note: BSP_AUDIO_OUT_Play is circular, so it automatically picks up
    // the new data in TxBuffer for the next transmission cycle.
    // ADD THIS LINE TEMPORARILY:
    // Force Flush Data Cache for TxBuffer from CPU -> RAM so DMA sees it.
    SCB_CleanDCache_by_Addr((uint32_t*)TxBuffer, AUDIO_BUFFER_SIZE * 2);
 8001b40:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001b44:	4805      	ldr	r0, [pc, #20]	@ (8001b5c <BSP_AUDIO_IN_TransferComplete_CallBack+0x50>)
 8001b46:	f7fe fd2d 	bl	80005a4 <SCB_CleanDCache_by_Addr>
}
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	20013014 	.word	0x20013014
 8001b58:	20010000 	.word	0x20010000
 8001b5c:	20011000 	.word	0x20011000

08001b60 <BSP_AUDIO_OUT_TransferComplete_CallBack>:

// You might also need this callback if the Play function triggers it
void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 8001b60:	b480      	push	{r7}
 8001b62:	af00      	add	r7, sp, #0
  // Usually nothing needed here for simple loopback,
  // but defining it prevents linker warnings if it's referenced.
}
 8001b64:	bf00      	nop
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
	...

08001b70 <User_MPU_Config>:
/* USER CODE END 4 */

void User_MPU_Config(void)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001b76:	463b      	mov	r3, r7
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	605a      	str	r2, [r3, #4]
 8001b7e:	609a      	str	r2, [r3, #8]
 8001b80:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001b82:	f004 f8b3 	bl	8005cec <HAL_MPU_Disable>

  /* Region 0: Background Map - Allow FULL ACCESS by default */
  /* This prevents MemManage faults when accessing peripherals (like FMC/SDRAM) */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001b86:	2301      	movs	r3, #1
 8001b88:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8001b92:	231f      	movs	r3, #31
 8001b94:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8001b96:	2387      	movs	r3, #135	@ 0x87
 8001b98:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS; // <--- CHANGED FROM NO_ACCESS
 8001b9e:	2303      	movs	r3, #3
 8001ba0:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001ba6:	2301      	movs	r3, #1
 8001ba8:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001baa:	2300      	movs	r3, #0
 8001bac:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001bb2:	463b      	mov	r3, r7
 8001bb4:	4618      	mov	r0, r3
 8001bb6:	f004 f8d1 	bl	8005d5c <HAL_MPU_ConfigRegion>

  /* Region 1: SRAM1 (0x20010000) - 32KB - Normal, Non-Cacheable */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001bba:	2301      	movs	r3, #1
 8001bbc:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8001bbe:	2301      	movs	r3, #1
 8001bc0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x20010000;
 8001bc2:	4b0e      	ldr	r3, [pc, #56]	@ (8001bfc <User_MPU_Config+0x8c>)
 8001bc4:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_32KB;
 8001bc6:	230e      	movs	r3, #14
 8001bc8:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x00;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	727b      	strb	r3, [r7, #9]

  // TEX=1, C=0, B=0 => Normal Memory, Non-Cacheable
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8001bde:	2300      	movs	r3, #0
 8001be0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001be2:	2300      	movs	r3, #0
 8001be4:	73fb      	strb	r3, [r7, #15]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001be6:	463b      	mov	r3, r7
 8001be8:	4618      	mov	r0, r3
 8001bea:	f004 f8b7 	bl	8005d5c <HAL_MPU_ConfigRegion>

  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8001bee:	2004      	movs	r0, #4
 8001bf0:	f004 f894 	bl	8005d1c <HAL_MPU_Enable>
}
 8001bf4:	bf00      	nop
 8001bf6:	3710      	adds	r7, #16
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}
 8001bfc:	20010000 	.word	0x20010000

08001c00 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
  /* init code for USB_HOST */
  MX_USB_HOST_Init();
 8001c08:	f015 fd34 	bl	8017674 <MX_USB_HOST_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001c0c:	2001      	movs	r0, #1
 8001c0e:	f013 fa2f 	bl	8015070 <osDelay>
 8001c12:	e7fb      	b.n	8001c0c <StartDefaultTask+0xc>

08001c14 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a04      	ldr	r2, [pc, #16]	@ (8001c34 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001c22:	4293      	cmp	r3, r2
 8001c24:	d101      	bne.n	8001c2a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001c26:	f003 fca3 	bl	8005570 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001c2a:	bf00      	nop
 8001c2c:	3708      	adds	r7, #8
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	40001000 	.word	0x40001000

08001c38 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001c3c:	b672      	cpsid	i
}
 8001c3e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c40:	bf00      	nop
 8001c42:	e7fd      	b.n	8001c40 <Error_Handler+0x8>

08001c44 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001c4a:	4b11      	ldr	r3, [pc, #68]	@ (8001c90 <HAL_MspInit+0x4c>)
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4e:	4a10      	ldr	r2, [pc, #64]	@ (8001c90 <HAL_MspInit+0x4c>)
 8001c50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c54:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c56:	4b0e      	ldr	r3, [pc, #56]	@ (8001c90 <HAL_MspInit+0x4c>)
 8001c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c5e:	607b      	str	r3, [r7, #4]
 8001c60:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c62:	4b0b      	ldr	r3, [pc, #44]	@ (8001c90 <HAL_MspInit+0x4c>)
 8001c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c66:	4a0a      	ldr	r2, [pc, #40]	@ (8001c90 <HAL_MspInit+0x4c>)
 8001c68:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c6c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c6e:	4b08      	ldr	r3, [pc, #32]	@ (8001c90 <HAL_MspInit+0x4c>)
 8001c70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c72:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c76:	603b      	str	r3, [r7, #0]
 8001c78:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	210f      	movs	r1, #15
 8001c7e:	f06f 0001 	mvn.w	r0, #1
 8001c82:	f004 f809 	bl	8005c98 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c86:	bf00      	nop
 8001c88:	3708      	adds	r7, #8
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	40023800 	.word	0x40023800

08001c94 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b08a      	sub	sp, #40	@ 0x28
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c9c:	f107 0314 	add.w	r3, r7, #20
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	601a      	str	r2, [r3, #0]
 8001ca4:	605a      	str	r2, [r3, #4]
 8001ca6:	609a      	str	r2, [r3, #8]
 8001ca8:	60da      	str	r2, [r3, #12]
 8001caa:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC3)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a21      	ldr	r2, [pc, #132]	@ (8001d38 <HAL_ADC_MspInit+0xa4>)
 8001cb2:	4293      	cmp	r3, r2
 8001cb4:	d13c      	bne.n	8001d30 <HAL_ADC_MspInit+0x9c>
  {
    /* USER CODE BEGIN ADC3_MspInit 0 */

    /* USER CODE END ADC3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001cb6:	4b21      	ldr	r3, [pc, #132]	@ (8001d3c <HAL_ADC_MspInit+0xa8>)
 8001cb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cba:	4a20      	ldr	r2, [pc, #128]	@ (8001d3c <HAL_ADC_MspInit+0xa8>)
 8001cbc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001cc0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cc2:	4b1e      	ldr	r3, [pc, #120]	@ (8001d3c <HAL_ADC_MspInit+0xa8>)
 8001cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001cca:	613b      	str	r3, [r7, #16]
 8001ccc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001cce:	4b1b      	ldr	r3, [pc, #108]	@ (8001d3c <HAL_ADC_MspInit+0xa8>)
 8001cd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd2:	4a1a      	ldr	r2, [pc, #104]	@ (8001d3c <HAL_ADC_MspInit+0xa8>)
 8001cd4:	f043 0320 	orr.w	r3, r3, #32
 8001cd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cda:	4b18      	ldr	r3, [pc, #96]	@ (8001d3c <HAL_ADC_MspInit+0xa8>)
 8001cdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cde:	f003 0320 	and.w	r3, r3, #32
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ce6:	4b15      	ldr	r3, [pc, #84]	@ (8001d3c <HAL_ADC_MspInit+0xa8>)
 8001ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cea:	4a14      	ldr	r2, [pc, #80]	@ (8001d3c <HAL_ADC_MspInit+0xa8>)
 8001cec:	f043 0301 	orr.w	r3, r3, #1
 8001cf0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cf2:	4b12      	ldr	r3, [pc, #72]	@ (8001d3c <HAL_ADC_MspInit+0xa8>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf6:	f003 0301 	and.w	r3, r3, #1
 8001cfa:	60bb      	str	r3, [r7, #8]
 8001cfc:	68bb      	ldr	r3, [r7, #8]
    PF10     ------> ADC3_IN8
    PF9     ------> ADC3_IN7
    PF8     ------> ADC3_IN6
    PA0/WKUP     ------> ADC3_IN0
    */
    GPIO_InitStruct.Pin = ARDUINO_A4_Pin|ARDUINO_A5_Pin|ARDUINO_A1_Pin|ARDUINO_A2_Pin
 8001cfe:	f44f 63f8 	mov.w	r3, #1984	@ 0x7c0
 8001d02:	617b      	str	r3, [r7, #20]
                          |ARDUINO_A3_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d04:	2303      	movs	r3, #3
 8001d06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001d0c:	f107 0314 	add.w	r3, r7, #20
 8001d10:	4619      	mov	r1, r3
 8001d12:	480b      	ldr	r0, [pc, #44]	@ (8001d40 <HAL_ADC_MspInit+0xac>)
 8001d14:	f005 faea 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_A0_Pin;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d20:	2300      	movs	r3, #0
 8001d22:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ARDUINO_A0_GPIO_Port, &GPIO_InitStruct);
 8001d24:	f107 0314 	add.w	r3, r7, #20
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4806      	ldr	r0, [pc, #24]	@ (8001d44 <HAL_ADC_MspInit+0xb0>)
 8001d2c:	f005 fade 	bl	80072ec <HAL_GPIO_Init>

    /* USER CODE END ADC3_MspInit 1 */

  }

}
 8001d30:	bf00      	nop
 8001d32:	3728      	adds	r7, #40	@ 0x28
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	40012200 	.word	0x40012200
 8001d3c:	40023800 	.word	0x40023800
 8001d40:	40021400 	.word	0x40021400
 8001d44:	40020000 	.word	0x40020000

08001d48 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	b085      	sub	sp, #20
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a0a      	ldr	r2, [pc, #40]	@ (8001d80 <HAL_CRC_MspInit+0x38>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d10b      	bne.n	8001d72 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8001d5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001d84 <HAL_CRC_MspInit+0x3c>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5e:	4a09      	ldr	r2, [pc, #36]	@ (8001d84 <HAL_CRC_MspInit+0x3c>)
 8001d60:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001d64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d66:	4b07      	ldr	r3, [pc, #28]	@ (8001d84 <HAL_CRC_MspInit+0x3c>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d6a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001d6e:	60fb      	str	r3, [r7, #12]
 8001d70:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001d72:	bf00      	nop
 8001d74:	3714      	adds	r7, #20
 8001d76:	46bd      	mov	sp, r7
 8001d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7c:	4770      	bx	lr
 8001d7e:	bf00      	nop
 8001d80:	40023000 	.word	0x40023000
 8001d84:	40023800 	.word	0x40023800

08001d88 <HAL_DCMI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdcmi: DCMI handle pointer
  * @retval None
  */
void HAL_DCMI_MspInit(DCMI_HandleTypeDef* hdcmi)
{
 8001d88:	b580      	push	{r7, lr}
 8001d8a:	b08e      	sub	sp, #56	@ 0x38
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d90:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d94:	2200      	movs	r2, #0
 8001d96:	601a      	str	r2, [r3, #0]
 8001d98:	605a      	str	r2, [r3, #4]
 8001d9a:	609a      	str	r2, [r3, #8]
 8001d9c:	60da      	str	r2, [r3, #12]
 8001d9e:	611a      	str	r2, [r3, #16]
  if(hdcmi->Instance==DCMI)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a50      	ldr	r2, [pc, #320]	@ (8001ee8 <HAL_DCMI_MspInit+0x160>)
 8001da6:	4293      	cmp	r3, r2
 8001da8:	f040 809a 	bne.w	8001ee0 <HAL_DCMI_MspInit+0x158>
  {
    /* USER CODE BEGIN DCMI_MspInit 0 */

    /* USER CODE END DCMI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DCMI_CLK_ENABLE();
 8001dac:	4b4f      	ldr	r3, [pc, #316]	@ (8001eec <HAL_DCMI_MspInit+0x164>)
 8001dae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001db0:	4a4e      	ldr	r2, [pc, #312]	@ (8001eec <HAL_DCMI_MspInit+0x164>)
 8001db2:	f043 0301 	orr.w	r3, r3, #1
 8001db6:	6353      	str	r3, [r2, #52]	@ 0x34
 8001db8:	4b4c      	ldr	r3, [pc, #304]	@ (8001eec <HAL_DCMI_MspInit+0x164>)
 8001dba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001dbc:	f003 0301 	and.w	r3, r3, #1
 8001dc0:	623b      	str	r3, [r7, #32]
 8001dc2:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001dc4:	4b49      	ldr	r3, [pc, #292]	@ (8001eec <HAL_DCMI_MspInit+0x164>)
 8001dc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc8:	4a48      	ldr	r2, [pc, #288]	@ (8001eec <HAL_DCMI_MspInit+0x164>)
 8001dca:	f043 0310 	orr.w	r3, r3, #16
 8001dce:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dd0:	4b46      	ldr	r3, [pc, #280]	@ (8001eec <HAL_DCMI_MspInit+0x164>)
 8001dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd4:	f003 0310 	and.w	r3, r3, #16
 8001dd8:	61fb      	str	r3, [r7, #28]
 8001dda:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001ddc:	4b43      	ldr	r3, [pc, #268]	@ (8001eec <HAL_DCMI_MspInit+0x164>)
 8001dde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de0:	4a42      	ldr	r2, [pc, #264]	@ (8001eec <HAL_DCMI_MspInit+0x164>)
 8001de2:	f043 0308 	orr.w	r3, r3, #8
 8001de6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001de8:	4b40      	ldr	r3, [pc, #256]	@ (8001eec <HAL_DCMI_MspInit+0x164>)
 8001dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dec:	f003 0308 	and.w	r3, r3, #8
 8001df0:	61bb      	str	r3, [r7, #24]
 8001df2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001df4:	4b3d      	ldr	r3, [pc, #244]	@ (8001eec <HAL_DCMI_MspInit+0x164>)
 8001df6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df8:	4a3c      	ldr	r2, [pc, #240]	@ (8001eec <HAL_DCMI_MspInit+0x164>)
 8001dfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001dfe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e00:	4b3a      	ldr	r3, [pc, #232]	@ (8001eec <HAL_DCMI_MspInit+0x164>)
 8001e02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e08:	617b      	str	r3, [r7, #20]
 8001e0a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e0c:	4b37      	ldr	r3, [pc, #220]	@ (8001eec <HAL_DCMI_MspInit+0x164>)
 8001e0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e10:	4a36      	ldr	r2, [pc, #216]	@ (8001eec <HAL_DCMI_MspInit+0x164>)
 8001e12:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e16:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e18:	4b34      	ldr	r3, [pc, #208]	@ (8001eec <HAL_DCMI_MspInit+0x164>)
 8001e1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e20:	613b      	str	r3, [r7, #16]
 8001e22:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e24:	4b31      	ldr	r3, [pc, #196]	@ (8001eec <HAL_DCMI_MspInit+0x164>)
 8001e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e28:	4a30      	ldr	r2, [pc, #192]	@ (8001eec <HAL_DCMI_MspInit+0x164>)
 8001e2a:	f043 0301 	orr.w	r3, r3, #1
 8001e2e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e30:	4b2e      	ldr	r3, [pc, #184]	@ (8001eec <HAL_DCMI_MspInit+0x164>)
 8001e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e34:	f003 0301 	and.w	r3, r3, #1
 8001e38:	60fb      	str	r3, [r7, #12]
 8001e3a:	68fb      	ldr	r3, [r7, #12]
    PH9     ------> DCMI_D0
    PH11     ------> DCMI_D2
    PA6     ------> DCMI_PIXCLK
    PH10     ------> DCMI_D1
    */
    GPIO_InitStruct.Pin = DCMI_D6_Pin|DCMI_D7_Pin;
 8001e3c:	2360      	movs	r3, #96	@ 0x60
 8001e3e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e40:	2302      	movs	r3, #2
 8001e42:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e44:	2300      	movs	r3, #0
 8001e46:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001e4c:	230d      	movs	r3, #13
 8001e4e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e50:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e54:	4619      	mov	r1, r3
 8001e56:	4826      	ldr	r0, [pc, #152]	@ (8001ef0 <HAL_DCMI_MspInit+0x168>)
 8001e58:	f005 fa48 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D5_Pin;
 8001e5c:	2308      	movs	r3, #8
 8001e5e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e60:	2302      	movs	r3, #2
 8001e62:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e64:	2300      	movs	r3, #0
 8001e66:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e68:	2300      	movs	r3, #0
 8001e6a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001e6c:	230d      	movs	r3, #13
 8001e6e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_D5_GPIO_Port, &GPIO_InitStruct);
 8001e70:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e74:	4619      	mov	r1, r3
 8001e76:	481f      	ldr	r0, [pc, #124]	@ (8001ef4 <HAL_DCMI_MspInit+0x16c>)
 8001e78:	f005 fa38 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_VSYNC_Pin;
 8001e7c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e80:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e82:	2302      	movs	r3, #2
 8001e84:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e86:	2300      	movs	r3, #0
 8001e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001e8e:	230d      	movs	r3, #13
 8001e90:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(DCMI_VSYNC_GPIO_Port, &GPIO_InitStruct);
 8001e92:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e96:	4619      	mov	r1, r3
 8001e98:	4817      	ldr	r0, [pc, #92]	@ (8001ef8 <HAL_DCMI_MspInit+0x170>)
 8001e9a:	f005 fa27 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_D4_Pin|DCMI_D3_Pin|DCMI_D0_Pin|DCMI_D2_Pin
 8001e9e:	f44f 43bc 	mov.w	r3, #24064	@ 0x5e00
 8001ea2:	627b      	str	r3, [r7, #36]	@ 0x24
                          |DCMI_D1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea4:	2302      	movs	r3, #2
 8001ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eac:	2300      	movs	r3, #0
 8001eae:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001eb0:	230d      	movs	r3, #13
 8001eb2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001eb4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eb8:	4619      	mov	r1, r3
 8001eba:	4810      	ldr	r0, [pc, #64]	@ (8001efc <HAL_DCMI_MspInit+0x174>)
 8001ebc:	f005 fa16 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DCMI_HSYNC_Pin|GPIO_PIN_6;
 8001ec0:	2350      	movs	r3, #80	@ 0x50
 8001ec2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec4:	2302      	movs	r3, #2
 8001ec6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF13_DCMI;
 8001ed0:	230d      	movs	r3, #13
 8001ed2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ed4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001ed8:	4619      	mov	r1, r3
 8001eda:	4809      	ldr	r0, [pc, #36]	@ (8001f00 <HAL_DCMI_MspInit+0x178>)
 8001edc:	f005 fa06 	bl	80072ec <HAL_GPIO_Init>

    /* USER CODE END DCMI_MspInit 1 */

  }

}
 8001ee0:	bf00      	nop
 8001ee2:	3738      	adds	r7, #56	@ 0x38
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	50050000 	.word	0x50050000
 8001eec:	40023800 	.word	0x40023800
 8001ef0:	40021000 	.word	0x40021000
 8001ef4:	40020c00 	.word	0x40020c00
 8001ef8:	40021800 	.word	0x40021800
 8001efc:	40021c00 	.word	0x40021c00
 8001f00:	40020000 	.word	0x40020000

08001f04 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a0d      	ldr	r2, [pc, #52]	@ (8001f48 <HAL_DMA2D_MspInit+0x44>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d113      	bne.n	8001f3e <HAL_DMA2D_MspInit+0x3a>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001f16:	4b0d      	ldr	r3, [pc, #52]	@ (8001f4c <HAL_DMA2D_MspInit+0x48>)
 8001f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1a:	4a0c      	ldr	r2, [pc, #48]	@ (8001f4c <HAL_DMA2D_MspInit+0x48>)
 8001f1c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001f20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f22:	4b0a      	ldr	r3, [pc, #40]	@ (8001f4c <HAL_DMA2D_MspInit+0x48>)
 8001f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f26:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001f2a:	60fb      	str	r3, [r7, #12]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 8001f2e:	2200      	movs	r2, #0
 8001f30:	2105      	movs	r1, #5
 8001f32:	205a      	movs	r0, #90	@ 0x5a
 8001f34:	f003 feb0 	bl	8005c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001f38:	205a      	movs	r0, #90	@ 0x5a
 8001f3a:	f003 fec9 	bl	8005cd0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8001f3e:	bf00      	nop
 8001f40:	3710      	adds	r7, #16
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	4002b000 	.word	0x4002b000
 8001f4c:	40023800 	.word	0x40023800

08001f50 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b08e      	sub	sp, #56	@ 0x38
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f58:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	601a      	str	r2, [r3, #0]
 8001f60:	605a      	str	r2, [r3, #4]
 8001f62:	609a      	str	r2, [r3, #8]
 8001f64:	60da      	str	r2, [r3, #12]
 8001f66:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a3f      	ldr	r2, [pc, #252]	@ (800206c <HAL_ETH_MspInit+0x11c>)
 8001f6e:	4293      	cmp	r3, r2
 8001f70:	d178      	bne.n	8002064 <HAL_ETH_MspInit+0x114>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001f72:	4b3f      	ldr	r3, [pc, #252]	@ (8002070 <HAL_ETH_MspInit+0x120>)
 8001f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f76:	4a3e      	ldr	r2, [pc, #248]	@ (8002070 <HAL_ETH_MspInit+0x120>)
 8001f78:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f7e:	4b3c      	ldr	r3, [pc, #240]	@ (8002070 <HAL_ETH_MspInit+0x120>)
 8001f80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f86:	623b      	str	r3, [r7, #32]
 8001f88:	6a3b      	ldr	r3, [r7, #32]
 8001f8a:	4b39      	ldr	r3, [pc, #228]	@ (8002070 <HAL_ETH_MspInit+0x120>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8e:	4a38      	ldr	r2, [pc, #224]	@ (8002070 <HAL_ETH_MspInit+0x120>)
 8001f90:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001f94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f96:	4b36      	ldr	r3, [pc, #216]	@ (8002070 <HAL_ETH_MspInit+0x120>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001f9e:	61fb      	str	r3, [r7, #28]
 8001fa0:	69fb      	ldr	r3, [r7, #28]
 8001fa2:	4b33      	ldr	r3, [pc, #204]	@ (8002070 <HAL_ETH_MspInit+0x120>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fa6:	4a32      	ldr	r2, [pc, #200]	@ (8002070 <HAL_ETH_MspInit+0x120>)
 8001fa8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001fac:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fae:	4b30      	ldr	r3, [pc, #192]	@ (8002070 <HAL_ETH_MspInit+0x120>)
 8001fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001fb6:	61bb      	str	r3, [r7, #24]
 8001fb8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8001fba:	4b2d      	ldr	r3, [pc, #180]	@ (8002070 <HAL_ETH_MspInit+0x120>)
 8001fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fbe:	4a2c      	ldr	r2, [pc, #176]	@ (8002070 <HAL_ETH_MspInit+0x120>)
 8001fc0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001fc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fc6:	4b2a      	ldr	r3, [pc, #168]	@ (8002070 <HAL_ETH_MspInit+0x120>)
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001fce:	617b      	str	r3, [r7, #20]
 8001fd0:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001fd2:	4b27      	ldr	r3, [pc, #156]	@ (8002070 <HAL_ETH_MspInit+0x120>)
 8001fd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd6:	4a26      	ldr	r2, [pc, #152]	@ (8002070 <HAL_ETH_MspInit+0x120>)
 8001fd8:	f043 0304 	orr.w	r3, r3, #4
 8001fdc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fde:	4b24      	ldr	r3, [pc, #144]	@ (8002070 <HAL_ETH_MspInit+0x120>)
 8001fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe2:	f003 0304 	and.w	r3, r3, #4
 8001fe6:	613b      	str	r3, [r7, #16]
 8001fe8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fea:	4b21      	ldr	r3, [pc, #132]	@ (8002070 <HAL_ETH_MspInit+0x120>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fee:	4a20      	ldr	r2, [pc, #128]	@ (8002070 <HAL_ETH_MspInit+0x120>)
 8001ff0:	f043 0301 	orr.w	r3, r3, #1
 8001ff4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ff6:	4b1e      	ldr	r3, [pc, #120]	@ (8002070 <HAL_ETH_MspInit+0x120>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ffa:	f003 0301 	and.w	r3, r3, #1
 8001ffe:	60fb      	str	r3, [r7, #12]
 8002000:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ETH_RXD0
    PA2     ------> ETH_MDIO
    PC5     ------> ETH_RXD1
    PA7     ------> ETH_CRS_DV
    */
    GPIO_InitStruct.Pin = RMII_TXD1_Pin|RMII_TXD0_Pin|RMII_TX_EN_Pin;
 8002002:	f44f 43d0 	mov.w	r3, #26624	@ 0x6800
 8002006:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002008:	2302      	movs	r3, #2
 800200a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800200c:	2300      	movs	r3, #0
 800200e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002010:	2302      	movs	r3, #2
 8002012:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002014:	230b      	movs	r3, #11
 8002016:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002018:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800201c:	4619      	mov	r1, r3
 800201e:	4815      	ldr	r0, [pc, #84]	@ (8002074 <HAL_ETH_MspInit+0x124>)
 8002020:	f005 f964 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002024:	2332      	movs	r3, #50	@ 0x32
 8002026:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002028:	2302      	movs	r3, #2
 800202a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202c:	2300      	movs	r3, #0
 800202e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002030:	2302      	movs	r3, #2
 8002032:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002034:	230b      	movs	r3, #11
 8002036:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002038:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800203c:	4619      	mov	r1, r3
 800203e:	480e      	ldr	r0, [pc, #56]	@ (8002078 <HAL_ETH_MspInit+0x128>)
 8002040:	f005 f954 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002044:	2386      	movs	r3, #134	@ 0x86
 8002046:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002048:	2302      	movs	r3, #2
 800204a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204c:	2300      	movs	r3, #0
 800204e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002050:	2302      	movs	r3, #2
 8002052:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002054:	230b      	movs	r3, #11
 8002056:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002058:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800205c:	4619      	mov	r1, r3
 800205e:	4807      	ldr	r0, [pc, #28]	@ (800207c <HAL_ETH_MspInit+0x12c>)
 8002060:	f005 f944 	bl	80072ec <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8002064:	bf00      	nop
 8002066:	3738      	adds	r7, #56	@ 0x38
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	40028000 	.word	0x40028000
 8002070:	40023800 	.word	0x40023800
 8002074:	40021800 	.word	0x40021800
 8002078:	40020800 	.word	0x40020800
 800207c:	40020000 	.word	0x40020000

08002080 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b0ac      	sub	sp, #176	@ 0xb0
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002088:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800208c:	2200      	movs	r2, #0
 800208e:	601a      	str	r2, [r3, #0]
 8002090:	605a      	str	r2, [r3, #4]
 8002092:	609a      	str	r2, [r3, #8]
 8002094:	60da      	str	r2, [r3, #12]
 8002096:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002098:	f107 0318 	add.w	r3, r7, #24
 800209c:	2284      	movs	r2, #132	@ 0x84
 800209e:	2100      	movs	r1, #0
 80020a0:	4618      	mov	r0, r3
 80020a2:	f015 fe8b 	bl	8017dbc <memset>
  if(hi2c->Instance==I2C1)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a44      	ldr	r2, [pc, #272]	@ (80021bc <HAL_I2C_MspInit+0x13c>)
 80020ac:	4293      	cmp	r3, r2
 80020ae:	d13d      	bne.n	800212c <HAL_I2C_MspInit+0xac>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80020b0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80020b4:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80020b6:	2300      	movs	r3, #0
 80020b8:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80020ba:	f107 0318 	add.w	r3, r7, #24
 80020be:	4618      	mov	r0, r3
 80020c0:	f009 fc60 	bl	800b984 <HAL_RCCEx_PeriphCLKConfig>
 80020c4:	4603      	mov	r3, r0
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d001      	beq.n	80020ce <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80020ca:	f7ff fdb5 	bl	8001c38 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ce:	4b3c      	ldr	r3, [pc, #240]	@ (80021c0 <HAL_I2C_MspInit+0x140>)
 80020d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d2:	4a3b      	ldr	r2, [pc, #236]	@ (80021c0 <HAL_I2C_MspInit+0x140>)
 80020d4:	f043 0302 	orr.w	r3, r3, #2
 80020d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020da:	4b39      	ldr	r3, [pc, #228]	@ (80021c0 <HAL_I2C_MspInit+0x140>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020de:	f003 0302 	and.w	r3, r3, #2
 80020e2:	617b      	str	r3, [r7, #20]
 80020e4:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ARDUINO_SCL_D15_Pin|ARDUINO_SDA_D14_Pin;
 80020e6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80020ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020ee:	2312      	movs	r3, #18
 80020f0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80020f4:	2301      	movs	r3, #1
 80020f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020fa:	2300      	movs	r3, #0
 80020fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002100:	2304      	movs	r3, #4
 8002102:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002106:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800210a:	4619      	mov	r1, r3
 800210c:	482d      	ldr	r0, [pc, #180]	@ (80021c4 <HAL_I2C_MspInit+0x144>)
 800210e:	f005 f8ed 	bl	80072ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002112:	4b2b      	ldr	r3, [pc, #172]	@ (80021c0 <HAL_I2C_MspInit+0x140>)
 8002114:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002116:	4a2a      	ldr	r2, [pc, #168]	@ (80021c0 <HAL_I2C_MspInit+0x140>)
 8002118:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800211c:	6413      	str	r3, [r2, #64]	@ 0x40
 800211e:	4b28      	ldr	r3, [pc, #160]	@ (80021c0 <HAL_I2C_MspInit+0x140>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002122:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002126:	613b      	str	r3, [r7, #16]
 8002128:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C3_MspInit 1 */

    /* USER CODE END I2C3_MspInit 1 */
  }

}
 800212a:	e042      	b.n	80021b2 <HAL_I2C_MspInit+0x132>
  else if(hi2c->Instance==I2C3)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a25      	ldr	r2, [pc, #148]	@ (80021c8 <HAL_I2C_MspInit+0x148>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d13d      	bne.n	80021b2 <HAL_I2C_MspInit+0x132>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002136:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800213a:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 800213c:	2300      	movs	r3, #0
 800213e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002142:	f107 0318 	add.w	r3, r7, #24
 8002146:	4618      	mov	r0, r3
 8002148:	f009 fc1c 	bl	800b984 <HAL_RCCEx_PeriphCLKConfig>
 800214c:	4603      	mov	r3, r0
 800214e:	2b00      	cmp	r3, #0
 8002150:	d001      	beq.n	8002156 <HAL_I2C_MspInit+0xd6>
      Error_Handler();
 8002152:	f7ff fd71 	bl	8001c38 <Error_Handler>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8002156:	4b1a      	ldr	r3, [pc, #104]	@ (80021c0 <HAL_I2C_MspInit+0x140>)
 8002158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215a:	4a19      	ldr	r2, [pc, #100]	@ (80021c0 <HAL_I2C_MspInit+0x140>)
 800215c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002160:	6313      	str	r3, [r2, #48]	@ 0x30
 8002162:	4b17      	ldr	r3, [pc, #92]	@ (80021c0 <HAL_I2C_MspInit+0x140>)
 8002164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002166:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800216a:	60fb      	str	r3, [r7, #12]
 800216c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = LCD_SCL_Pin|LCD_SDA_Pin;
 800216e:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002172:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002176:	2312      	movs	r3, #18
 8002178:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800217c:	2301      	movs	r3, #1
 800217e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002182:	2303      	movs	r3, #3
 8002184:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002188:	2304      	movs	r3, #4
 800218a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800218e:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002192:	4619      	mov	r1, r3
 8002194:	480d      	ldr	r0, [pc, #52]	@ (80021cc <HAL_I2C_MspInit+0x14c>)
 8002196:	f005 f8a9 	bl	80072ec <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800219a:	4b09      	ldr	r3, [pc, #36]	@ (80021c0 <HAL_I2C_MspInit+0x140>)
 800219c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219e:	4a08      	ldr	r2, [pc, #32]	@ (80021c0 <HAL_I2C_MspInit+0x140>)
 80021a0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80021a4:	6413      	str	r3, [r2, #64]	@ 0x40
 80021a6:	4b06      	ldr	r3, [pc, #24]	@ (80021c0 <HAL_I2C_MspInit+0x140>)
 80021a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021aa:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80021ae:	60bb      	str	r3, [r7, #8]
 80021b0:	68bb      	ldr	r3, [r7, #8]
}
 80021b2:	bf00      	nop
 80021b4:	37b0      	adds	r7, #176	@ 0xb0
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40005400 	.word	0x40005400
 80021c0:	40023800 	.word	0x40023800
 80021c4:	40020400 	.word	0x40020400
 80021c8:	40005c00 	.word	0x40005c00
 80021cc:	40021c00 	.word	0x40021c00

080021d0 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b082      	sub	sp, #8
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a15      	ldr	r2, [pc, #84]	@ (8002234 <HAL_I2C_MspDeInit+0x64>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d110      	bne.n	8002204 <HAL_I2C_MspDeInit+0x34>
  {
    /* USER CODE BEGIN I2C1_MspDeInit 0 */

    /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80021e2:	4b15      	ldr	r3, [pc, #84]	@ (8002238 <HAL_I2C_MspDeInit+0x68>)
 80021e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e6:	4a14      	ldr	r2, [pc, #80]	@ (8002238 <HAL_I2C_MspDeInit+0x68>)
 80021e8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80021ec:	6413      	str	r3, [r2, #64]	@ 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(ARDUINO_SCL_D15_GPIO_Port, ARDUINO_SCL_D15_Pin);
 80021ee:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80021f2:	4812      	ldr	r0, [pc, #72]	@ (800223c <HAL_I2C_MspDeInit+0x6c>)
 80021f4:	f005 fa26 	bl	8007644 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(ARDUINO_SDA_D14_GPIO_Port, ARDUINO_SDA_D14_Pin);
 80021f8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80021fc:	480f      	ldr	r0, [pc, #60]	@ (800223c <HAL_I2C_MspDeInit+0x6c>)
 80021fe:	f005 fa21 	bl	8007644 <HAL_GPIO_DeInit>
    /* USER CODE BEGIN I2C3_MspDeInit 1 */

    /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8002202:	e013      	b.n	800222c <HAL_I2C_MspDeInit+0x5c>
  else if(hi2c->Instance==I2C3)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a0d      	ldr	r2, [pc, #52]	@ (8002240 <HAL_I2C_MspDeInit+0x70>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d10e      	bne.n	800222c <HAL_I2C_MspDeInit+0x5c>
    __HAL_RCC_I2C3_CLK_DISABLE();
 800220e:	4b0a      	ldr	r3, [pc, #40]	@ (8002238 <HAL_I2C_MspDeInit+0x68>)
 8002210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002212:	4a09      	ldr	r2, [pc, #36]	@ (8002238 <HAL_I2C_MspDeInit+0x68>)
 8002214:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002218:	6413      	str	r3, [r2, #64]	@ 0x40
    HAL_GPIO_DeInit(LCD_SCL_GPIO_Port, LCD_SCL_Pin);
 800221a:	2180      	movs	r1, #128	@ 0x80
 800221c:	4809      	ldr	r0, [pc, #36]	@ (8002244 <HAL_I2C_MspDeInit+0x74>)
 800221e:	f005 fa11 	bl	8007644 <HAL_GPIO_DeInit>
    HAL_GPIO_DeInit(LCD_SDA_GPIO_Port, LCD_SDA_Pin);
 8002222:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002226:	4807      	ldr	r0, [pc, #28]	@ (8002244 <HAL_I2C_MspDeInit+0x74>)
 8002228:	f005 fa0c 	bl	8007644 <HAL_GPIO_DeInit>
}
 800222c:	bf00      	nop
 800222e:	3708      	adds	r7, #8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	40005400 	.word	0x40005400
 8002238:	40023800 	.word	0x40023800
 800223c:	40020400 	.word	0x40020400
 8002240:	40005c00 	.word	0x40005c00
 8002244:	40021c00 	.word	0x40021c00

08002248 <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b08e      	sub	sp, #56	@ 0x38
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002250:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002254:	2200      	movs	r2, #0
 8002256:	601a      	str	r2, [r3, #0]
 8002258:	605a      	str	r2, [r3, #4]
 800225a:	609a      	str	r2, [r3, #8]
 800225c:	60da      	str	r2, [r3, #12]
 800225e:	611a      	str	r2, [r3, #16]
  if(hltdc->Instance==LTDC)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	4a55      	ldr	r2, [pc, #340]	@ (80023bc <HAL_LTDC_MspInit+0x174>)
 8002266:	4293      	cmp	r3, r2
 8002268:	f040 80a3 	bne.w	80023b2 <HAL_LTDC_MspInit+0x16a>
  {
    /* USER CODE BEGIN LTDC_MspInit 0 */

    /* USER CODE END LTDC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 800226c:	4b54      	ldr	r3, [pc, #336]	@ (80023c0 <HAL_LTDC_MspInit+0x178>)
 800226e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002270:	4a53      	ldr	r2, [pc, #332]	@ (80023c0 <HAL_LTDC_MspInit+0x178>)
 8002272:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002276:	6453      	str	r3, [r2, #68]	@ 0x44
 8002278:	4b51      	ldr	r3, [pc, #324]	@ (80023c0 <HAL_LTDC_MspInit+0x178>)
 800227a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800227c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002280:	623b      	str	r3, [r7, #32]
 8002282:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002284:	4b4e      	ldr	r3, [pc, #312]	@ (80023c0 <HAL_LTDC_MspInit+0x178>)
 8002286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002288:	4a4d      	ldr	r2, [pc, #308]	@ (80023c0 <HAL_LTDC_MspInit+0x178>)
 800228a:	f043 0310 	orr.w	r3, r3, #16
 800228e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002290:	4b4b      	ldr	r3, [pc, #300]	@ (80023c0 <HAL_LTDC_MspInit+0x178>)
 8002292:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002294:	f003 0310 	and.w	r3, r3, #16
 8002298:	61fb      	str	r3, [r7, #28]
 800229a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOJ_CLK_ENABLE();
 800229c:	4b48      	ldr	r3, [pc, #288]	@ (80023c0 <HAL_LTDC_MspInit+0x178>)
 800229e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a0:	4a47      	ldr	r2, [pc, #284]	@ (80023c0 <HAL_LTDC_MspInit+0x178>)
 80022a2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022a6:	6313      	str	r3, [r2, #48]	@ 0x30
 80022a8:	4b45      	ldr	r3, [pc, #276]	@ (80023c0 <HAL_LTDC_MspInit+0x178>)
 80022aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80022b0:	61bb      	str	r3, [r7, #24]
 80022b2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOK_CLK_ENABLE();
 80022b4:	4b42      	ldr	r3, [pc, #264]	@ (80023c0 <HAL_LTDC_MspInit+0x178>)
 80022b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022b8:	4a41      	ldr	r2, [pc, #260]	@ (80023c0 <HAL_LTDC_MspInit+0x178>)
 80022ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022be:	6313      	str	r3, [r2, #48]	@ 0x30
 80022c0:	4b3f      	ldr	r3, [pc, #252]	@ (80023c0 <HAL_LTDC_MspInit+0x178>)
 80022c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022c8:	617b      	str	r3, [r7, #20]
 80022ca:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80022cc:	4b3c      	ldr	r3, [pc, #240]	@ (80023c0 <HAL_LTDC_MspInit+0x178>)
 80022ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d0:	4a3b      	ldr	r2, [pc, #236]	@ (80023c0 <HAL_LTDC_MspInit+0x178>)
 80022d2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80022d6:	6313      	str	r3, [r2, #48]	@ 0x30
 80022d8:	4b39      	ldr	r3, [pc, #228]	@ (80023c0 <HAL_LTDC_MspInit+0x178>)
 80022da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022e0:	613b      	str	r3, [r7, #16]
 80022e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80022e4:	4b36      	ldr	r3, [pc, #216]	@ (80023c0 <HAL_LTDC_MspInit+0x178>)
 80022e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022e8:	4a35      	ldr	r2, [pc, #212]	@ (80023c0 <HAL_LTDC_MspInit+0x178>)
 80022ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022ee:	6313      	str	r3, [r2, #48]	@ 0x30
 80022f0:	4b33      	ldr	r3, [pc, #204]	@ (80023c0 <HAL_LTDC_MspInit+0x178>)
 80022f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022f8:	60fb      	str	r3, [r7, #12]
 80022fa:	68fb      	ldr	r3, [r7, #12]
    PJ3     ------> LTDC_R4
    PJ2     ------> LTDC_R3
    PJ0     ------> LTDC_R1
    PJ1     ------> LTDC_R2
    */
    GPIO_InitStruct.Pin = LCD_B0_Pin;
 80022fc:	2310      	movs	r3, #16
 80022fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002300:	2302      	movs	r3, #2
 8002302:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002304:	2300      	movs	r3, #0
 8002306:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002308:	2300      	movs	r3, #0
 800230a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800230c:	230e      	movs	r3, #14
 800230e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B0_GPIO_Port, &GPIO_InitStruct);
 8002310:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002314:	4619      	mov	r1, r3
 8002316:	482b      	ldr	r0, [pc, #172]	@ (80023c4 <HAL_LTDC_MspInit+0x17c>)
 8002318:	f004 ffe8 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B1_Pin|LCD_B2_Pin|LCD_B3_Pin|LCD_G4_Pin
 800231c:	f64e 73ff 	movw	r3, #61439	@ 0xefff
 8002320:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G1_Pin|LCD_G3_Pin|LCD_G0_Pin|LCD_G2_Pin
                          |LCD_R7_Pin|LCD_R5_Pin|LCD_R6_Pin|LCD_R4_Pin
                          |LCD_R3_Pin|LCD_R1_Pin|LCD_R2_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002322:	2302      	movs	r3, #2
 8002324:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002326:	2300      	movs	r3, #0
 8002328:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800232a:	2300      	movs	r3, #0
 800232c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800232e:	230e      	movs	r3, #14
 8002330:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8002332:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002336:	4619      	mov	r1, r3
 8002338:	4823      	ldr	r0, [pc, #140]	@ (80023c8 <HAL_LTDC_MspInit+0x180>)
 800233a:	f004 ffd7 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_DE_Pin|LCD_B7_Pin|LCD_B6_Pin|LCD_B5_Pin
 800233e:	23f7      	movs	r3, #247	@ 0xf7
 8002340:	627b      	str	r3, [r7, #36]	@ 0x24
                          |LCD_G6_Pin|LCD_G7_Pin|LCD_G5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002342:	2302      	movs	r3, #2
 8002344:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002346:	2300      	movs	r3, #0
 8002348:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800234a:	2300      	movs	r3, #0
 800234c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800234e:	230e      	movs	r3, #14
 8002350:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOK, &GPIO_InitStruct);
 8002352:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002356:	4619      	mov	r1, r3
 8002358:	481c      	ldr	r0, [pc, #112]	@ (80023cc <HAL_LTDC_MspInit+0x184>)
 800235a:	f004 ffc7 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_B4_Pin;
 800235e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002362:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002364:	2302      	movs	r3, #2
 8002366:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002368:	2300      	movs	r3, #0
 800236a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800236c:	2300      	movs	r3, #0
 800236e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8002370:	2309      	movs	r3, #9
 8002372:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(LCD_B4_GPIO_Port, &GPIO_InitStruct);
 8002374:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002378:	4619      	mov	r1, r3
 800237a:	4815      	ldr	r0, [pc, #84]	@ (80023d0 <HAL_LTDC_MspInit+0x188>)
 800237c:	f004 ffb6 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LCD_HSYNC_Pin|LCD_VSYNC_Pin|LCD_R0_Pin|LCD_CLK_Pin;
 8002380:	f44f 4346 	mov.w	r3, #50688	@ 0xc600
 8002384:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002386:	2302      	movs	r3, #2
 8002388:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800238a:	2300      	movs	r3, #0
 800238c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800238e:	2300      	movs	r3, #0
 8002390:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8002392:	230e      	movs	r3, #14
 8002394:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002396:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800239a:	4619      	mov	r1, r3
 800239c:	480d      	ldr	r0, [pc, #52]	@ (80023d4 <HAL_LTDC_MspInit+0x18c>)
 800239e:	f004 ffa5 	bl	80072ec <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 5, 0);
 80023a2:	2200      	movs	r2, #0
 80023a4:	2105      	movs	r1, #5
 80023a6:	2058      	movs	r0, #88	@ 0x58
 80023a8:	f003 fc76 	bl	8005c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 80023ac:	2058      	movs	r0, #88	@ 0x58
 80023ae:	f003 fc8f 	bl	8005cd0 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 80023b2:	bf00      	nop
 80023b4:	3738      	adds	r7, #56	@ 0x38
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	bf00      	nop
 80023bc:	40016800 	.word	0x40016800
 80023c0:	40023800 	.word	0x40023800
 80023c4:	40021000 	.word	0x40021000
 80023c8:	40022400 	.word	0x40022400
 80023cc:	40022800 	.word	0x40022800
 80023d0:	40021800 	.word	0x40021800
 80023d4:	40022000 	.word	0x40022000

080023d8 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b08c      	sub	sp, #48	@ 0x30
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023e0:	f107 031c 	add.w	r3, r7, #28
 80023e4:	2200      	movs	r2, #0
 80023e6:	601a      	str	r2, [r3, #0]
 80023e8:	605a      	str	r2, [r3, #4]
 80023ea:	609a      	str	r2, [r3, #8]
 80023ec:	60da      	str	r2, [r3, #12]
 80023ee:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a3b      	ldr	r2, [pc, #236]	@ (80024e4 <HAL_QSPI_MspInit+0x10c>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d170      	bne.n	80024dc <HAL_QSPI_MspInit+0x104>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 80023fa:	4b3b      	ldr	r3, [pc, #236]	@ (80024e8 <HAL_QSPI_MspInit+0x110>)
 80023fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80023fe:	4a3a      	ldr	r2, [pc, #232]	@ (80024e8 <HAL_QSPI_MspInit+0x110>)
 8002400:	f043 0302 	orr.w	r3, r3, #2
 8002404:	6393      	str	r3, [r2, #56]	@ 0x38
 8002406:	4b38      	ldr	r3, [pc, #224]	@ (80024e8 <HAL_QSPI_MspInit+0x110>)
 8002408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800240a:	f003 0302 	and.w	r3, r3, #2
 800240e:	61bb      	str	r3, [r7, #24]
 8002410:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002412:	4b35      	ldr	r3, [pc, #212]	@ (80024e8 <HAL_QSPI_MspInit+0x110>)
 8002414:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002416:	4a34      	ldr	r2, [pc, #208]	@ (80024e8 <HAL_QSPI_MspInit+0x110>)
 8002418:	f043 0310 	orr.w	r3, r3, #16
 800241c:	6313      	str	r3, [r2, #48]	@ 0x30
 800241e:	4b32      	ldr	r3, [pc, #200]	@ (80024e8 <HAL_QSPI_MspInit+0x110>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002422:	f003 0310 	and.w	r3, r3, #16
 8002426:	617b      	str	r3, [r7, #20]
 8002428:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800242a:	4b2f      	ldr	r3, [pc, #188]	@ (80024e8 <HAL_QSPI_MspInit+0x110>)
 800242c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800242e:	4a2e      	ldr	r2, [pc, #184]	@ (80024e8 <HAL_QSPI_MspInit+0x110>)
 8002430:	f043 0302 	orr.w	r3, r3, #2
 8002434:	6313      	str	r3, [r2, #48]	@ 0x30
 8002436:	4b2c      	ldr	r3, [pc, #176]	@ (80024e8 <HAL_QSPI_MspInit+0x110>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243a:	f003 0302 	and.w	r3, r3, #2
 800243e:	613b      	str	r3, [r7, #16]
 8002440:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002442:	4b29      	ldr	r3, [pc, #164]	@ (80024e8 <HAL_QSPI_MspInit+0x110>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002446:	4a28      	ldr	r2, [pc, #160]	@ (80024e8 <HAL_QSPI_MspInit+0x110>)
 8002448:	f043 0308 	orr.w	r3, r3, #8
 800244c:	6313      	str	r3, [r2, #48]	@ 0x30
 800244e:	4b26      	ldr	r3, [pc, #152]	@ (80024e8 <HAL_QSPI_MspInit+0x110>)
 8002450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002452:	f003 0308 	and.w	r3, r3, #8
 8002456:	60fb      	str	r3, [r7, #12]
 8002458:	68fb      	ldr	r3, [r7, #12]
    PB2     ------> QUADSPI_CLK
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    PD11     ------> QUADSPI_BK1_IO0
    */
    GPIO_InitStruct.Pin = QSPI_D2_Pin;
 800245a:	2304      	movs	r3, #4
 800245c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800245e:	2302      	movs	r3, #2
 8002460:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002462:	2300      	movs	r3, #0
 8002464:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002466:	2303      	movs	r3, #3
 8002468:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800246a:	2309      	movs	r3, #9
 800246c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_D2_GPIO_Port, &GPIO_InitStruct);
 800246e:	f107 031c 	add.w	r3, r7, #28
 8002472:	4619      	mov	r1, r3
 8002474:	481d      	ldr	r0, [pc, #116]	@ (80024ec <HAL_QSPI_MspInit+0x114>)
 8002476:	f004 ff39 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_NCS_Pin;
 800247a:	2340      	movs	r3, #64	@ 0x40
 800247c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800247e:	2302      	movs	r3, #2
 8002480:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002482:	2300      	movs	r3, #0
 8002484:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002486:	2303      	movs	r3, #3
 8002488:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800248a:	230a      	movs	r3, #10
 800248c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(QSPI_NCS_GPIO_Port, &GPIO_InitStruct);
 800248e:	f107 031c 	add.w	r3, r7, #28
 8002492:	4619      	mov	r1, r3
 8002494:	4816      	ldr	r0, [pc, #88]	@ (80024f0 <HAL_QSPI_MspInit+0x118>)
 8002496:	f004 ff29 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800249a:	2304      	movs	r3, #4
 800249c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800249e:	2302      	movs	r3, #2
 80024a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a2:	2300      	movs	r3, #0
 80024a4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024a6:	2303      	movs	r3, #3
 80024a8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80024aa:	2309      	movs	r3, #9
 80024ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80024ae:	f107 031c 	add.w	r3, r7, #28
 80024b2:	4619      	mov	r1, r3
 80024b4:	480e      	ldr	r0, [pc, #56]	@ (80024f0 <HAL_QSPI_MspInit+0x118>)
 80024b6:	f004 ff19 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = QSPI_D1_Pin|QSPI_D3_Pin|QSPI_D0_Pin;
 80024ba:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 80024be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024c0:	2302      	movs	r3, #2
 80024c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c4:	2300      	movs	r3, #0
 80024c6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024c8:	2303      	movs	r3, #3
 80024ca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 80024cc:	2309      	movs	r3, #9
 80024ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024d0:	f107 031c 	add.w	r3, r7, #28
 80024d4:	4619      	mov	r1, r3
 80024d6:	4807      	ldr	r0, [pc, #28]	@ (80024f4 <HAL_QSPI_MspInit+0x11c>)
 80024d8:	f004 ff08 	bl	80072ec <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 80024dc:	bf00      	nop
 80024de:	3730      	adds	r7, #48	@ 0x30
 80024e0:	46bd      	mov	sp, r7
 80024e2:	bd80      	pop	{r7, pc}
 80024e4:	a0001000 	.word	0xa0001000
 80024e8:	40023800 	.word	0x40023800
 80024ec:	40021000 	.word	0x40021000
 80024f0:	40020400 	.word	0x40020400
 80024f4:	40020c00 	.word	0x40020c00

080024f8 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	b0a4      	sub	sp, #144	@ 0x90
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002500:	f107 030c 	add.w	r3, r7, #12
 8002504:	2284      	movs	r2, #132	@ 0x84
 8002506:	2100      	movs	r1, #0
 8002508:	4618      	mov	r0, r3
 800250a:	f015 fc57 	bl	8017dbc <memset>
  if(hrtc->Instance==RTC)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4a0e      	ldr	r2, [pc, #56]	@ (800254c <HAL_RTC_MspInit+0x54>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d114      	bne.n	8002542 <HAL_RTC_MspInit+0x4a>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002518:	2320      	movs	r3, #32
 800251a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800251c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002520:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002522:	f107 030c 	add.w	r3, r7, #12
 8002526:	4618      	mov	r0, r3
 8002528:	f009 fa2c 	bl	800b984 <HAL_RCCEx_PeriphCLKConfig>
 800252c:	4603      	mov	r3, r0
 800252e:	2b00      	cmp	r3, #0
 8002530:	d001      	beq.n	8002536 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002532:	f7ff fb81 	bl	8001c38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002536:	4b06      	ldr	r3, [pc, #24]	@ (8002550 <HAL_RTC_MspInit+0x58>)
 8002538:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800253a:	4a05      	ldr	r2, [pc, #20]	@ (8002550 <HAL_RTC_MspInit+0x58>)
 800253c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002540:	6713      	str	r3, [r2, #112]	@ 0x70

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8002542:	bf00      	nop
 8002544:	3790      	adds	r7, #144	@ 0x90
 8002546:	46bd      	mov	sp, r7
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	40002800 	.word	0x40002800
 8002550:	40023800 	.word	0x40023800

08002554 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b08a      	sub	sp, #40	@ 0x28
 8002558:	af00      	add	r7, sp, #0
 800255a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800255c:	f107 0314 	add.w	r3, r7, #20
 8002560:	2200      	movs	r2, #0
 8002562:	601a      	str	r2, [r3, #0]
 8002564:	605a      	str	r2, [r3, #4]
 8002566:	609a      	str	r2, [r3, #8]
 8002568:	60da      	str	r2, [r3, #12]
 800256a:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDMMC1)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	4a25      	ldr	r2, [pc, #148]	@ (8002608 <HAL_SD_MspInit+0xb4>)
 8002572:	4293      	cmp	r3, r2
 8002574:	d144      	bne.n	8002600 <HAL_SD_MspInit+0xac>
  {
    /* USER CODE BEGIN SDMMC1_MspInit 0 */

    /* USER CODE END SDMMC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8002576:	4b25      	ldr	r3, [pc, #148]	@ (800260c <HAL_SD_MspInit+0xb8>)
 8002578:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800257a:	4a24      	ldr	r2, [pc, #144]	@ (800260c <HAL_SD_MspInit+0xb8>)
 800257c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002580:	6453      	str	r3, [r2, #68]	@ 0x44
 8002582:	4b22      	ldr	r3, [pc, #136]	@ (800260c <HAL_SD_MspInit+0xb8>)
 8002584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002586:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800258a:	613b      	str	r3, [r7, #16]
 800258c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800258e:	4b1f      	ldr	r3, [pc, #124]	@ (800260c <HAL_SD_MspInit+0xb8>)
 8002590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002592:	4a1e      	ldr	r2, [pc, #120]	@ (800260c <HAL_SD_MspInit+0xb8>)
 8002594:	f043 0304 	orr.w	r3, r3, #4
 8002598:	6313      	str	r3, [r2, #48]	@ 0x30
 800259a:	4b1c      	ldr	r3, [pc, #112]	@ (800260c <HAL_SD_MspInit+0xb8>)
 800259c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800259e:	f003 0304 	and.w	r3, r3, #4
 80025a2:	60fb      	str	r3, [r7, #12]
 80025a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025a6:	4b19      	ldr	r3, [pc, #100]	@ (800260c <HAL_SD_MspInit+0xb8>)
 80025a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025aa:	4a18      	ldr	r2, [pc, #96]	@ (800260c <HAL_SD_MspInit+0xb8>)
 80025ac:	f043 0308 	orr.w	r3, r3, #8
 80025b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80025b2:	4b16      	ldr	r3, [pc, #88]	@ (800260c <HAL_SD_MspInit+0xb8>)
 80025b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025b6:	f003 0308 	and.w	r3, r3, #8
 80025ba:	60bb      	str	r3, [r7, #8]
 80025bc:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDMMC1_D2
    PD2     ------> SDMMC1_CMD
    PC9     ------> SDMMC1_D1
    PC8     ------> SDMMC1_D0
    */
    GPIO_InitStruct.Pin = SDMMC_CK_Pin|SDMMC_D3_Pin|SDMMC_D2_Pin|GPIO_PIN_9
 80025be:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 80025c2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025c4:	2302      	movs	r3, #2
 80025c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025c8:	2300      	movs	r3, #0
 80025ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025cc:	2303      	movs	r3, #3
 80025ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80025d0:	230c      	movs	r3, #12
 80025d2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80025d4:	f107 0314 	add.w	r3, r7, #20
 80025d8:	4619      	mov	r1, r3
 80025da:	480d      	ldr	r0, [pc, #52]	@ (8002610 <HAL_SD_MspInit+0xbc>)
 80025dc:	f004 fe86 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 80025e0:	2304      	movs	r3, #4
 80025e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025e4:	2302      	movs	r3, #2
 80025e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e8:	2300      	movs	r3, #0
 80025ea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025ec:	2303      	movs	r3, #3
 80025ee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80025f0:	230c      	movs	r3, #12
 80025f2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 80025f4:	f107 0314 	add.w	r3, r7, #20
 80025f8:	4619      	mov	r1, r3
 80025fa:	4806      	ldr	r0, [pc, #24]	@ (8002614 <HAL_SD_MspInit+0xc0>)
 80025fc:	f004 fe76 	bl	80072ec <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8002600:	bf00      	nop
 8002602:	3728      	adds	r7, #40	@ 0x28
 8002604:	46bd      	mov	sp, r7
 8002606:	bd80      	pop	{r7, pc}
 8002608:	40012c00 	.word	0x40012c00
 800260c:	40023800 	.word	0x40023800
 8002610:	40020800 	.word	0x40020800
 8002614:	40020c00 	.word	0x40020c00

08002618 <HAL_SPDIFRX_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspdifrx: SPDIFRX handle pointer
  * @retval None
  */
void HAL_SPDIFRX_MspInit(SPDIFRX_HandleTypeDef* hspdifrx)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b0aa      	sub	sp, #168	@ 0xa8
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002620:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002624:	2200      	movs	r2, #0
 8002626:	601a      	str	r2, [r3, #0]
 8002628:	605a      	str	r2, [r3, #4]
 800262a:	609a      	str	r2, [r3, #8]
 800262c:	60da      	str	r2, [r3, #12]
 800262e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002630:	f107 0310 	add.w	r3, r7, #16
 8002634:	2284      	movs	r2, #132	@ 0x84
 8002636:	2100      	movs	r1, #0
 8002638:	4618      	mov	r0, r3
 800263a:	f015 fbbf 	bl	8017dbc <memset>
  if(hspdifrx->Instance==SPDIFRX)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f1b3 2f40 	cmp.w	r3, #1073758208	@ 0x40004000
 8002646:	d143      	bne.n	80026d0 <HAL_SPDIFRX_MspInit+0xb8>

    /* USER CODE END SPDIFRX_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPDIFRX;
 8002648:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800264c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 100;
 800264e:	2364      	movs	r3, #100	@ 0x64
 8002650:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SP = RCC_PLLP_DIV2;
 8002652:	2302      	movs	r3, #2
 8002654:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8002656:	2302      	movs	r3, #2
 8002658:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SQ = 2;
 800265a:	2302      	movs	r3, #2
 800265c:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLI2SDivQ = 1;
 800265e:	2301      	movs	r3, #1
 8002660:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002662:	f107 0310 	add.w	r3, r7, #16
 8002666:	4618      	mov	r0, r3
 8002668:	f009 f98c 	bl	800b984 <HAL_RCCEx_PeriphCLKConfig>
 800266c:	4603      	mov	r3, r0
 800266e:	2b00      	cmp	r3, #0
 8002670:	d001      	beq.n	8002676 <HAL_SPDIFRX_MspInit+0x5e>
    {
      Error_Handler();
 8002672:	f7ff fae1 	bl	8001c38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPDIFRX_CLK_ENABLE();
 8002676:	4b18      	ldr	r3, [pc, #96]	@ (80026d8 <HAL_SPDIFRX_MspInit+0xc0>)
 8002678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800267a:	4a17      	ldr	r2, [pc, #92]	@ (80026d8 <HAL_SPDIFRX_MspInit+0xc0>)
 800267c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002680:	6413      	str	r3, [r2, #64]	@ 0x40
 8002682:	4b15      	ldr	r3, [pc, #84]	@ (80026d8 <HAL_SPDIFRX_MspInit+0xc0>)
 8002684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002686:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800268a:	60fb      	str	r3, [r7, #12]
 800268c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800268e:	4b12      	ldr	r3, [pc, #72]	@ (80026d8 <HAL_SPDIFRX_MspInit+0xc0>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002692:	4a11      	ldr	r2, [pc, #68]	@ (80026d8 <HAL_SPDIFRX_MspInit+0xc0>)
 8002694:	f043 0308 	orr.w	r3, r3, #8
 8002698:	6313      	str	r3, [r2, #48]	@ 0x30
 800269a:	4b0f      	ldr	r3, [pc, #60]	@ (80026d8 <HAL_SPDIFRX_MspInit+0xc0>)
 800269c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800269e:	f003 0308 	and.w	r3, r3, #8
 80026a2:	60bb      	str	r3, [r7, #8]
 80026a4:	68bb      	ldr	r3, [r7, #8]
    /**SPDIFRX GPIO Configuration
    PD7     ------> SPDIFRX_IN0
    */
    GPIO_InitStruct.Pin = SPDIF_RX0_Pin;
 80026a6:	2380      	movs	r3, #128	@ 0x80
 80026a8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026ac:	2302      	movs	r3, #2
 80026ae:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b2:	2300      	movs	r3, #0
 80026b4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b8:	2300      	movs	r3, #0
 80026ba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_SPDIFRX;
 80026be:	2308      	movs	r3, #8
 80026c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(SPDIF_RX0_GPIO_Port, &GPIO_InitStruct);
 80026c4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80026c8:	4619      	mov	r1, r3
 80026ca:	4804      	ldr	r0, [pc, #16]	@ (80026dc <HAL_SPDIFRX_MspInit+0xc4>)
 80026cc:	f004 fe0e 	bl	80072ec <HAL_GPIO_Init>

    /* USER CODE END SPDIFRX_MspInit 1 */

  }

}
 80026d0:	bf00      	nop
 80026d2:	37a8      	adds	r7, #168	@ 0xa8
 80026d4:	46bd      	mov	sp, r7
 80026d6:	bd80      	pop	{r7, pc}
 80026d8:	40023800 	.word	0x40023800
 80026dc:	40020c00 	.word	0x40020c00

080026e0 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80026e0:	b580      	push	{r7, lr}
 80026e2:	b08a      	sub	sp, #40	@ 0x28
 80026e4:	af00      	add	r7, sp, #0
 80026e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026e8:	f107 0314 	add.w	r3, r7, #20
 80026ec:	2200      	movs	r2, #0
 80026ee:	601a      	str	r2, [r3, #0]
 80026f0:	605a      	str	r2, [r3, #4]
 80026f2:	609a      	str	r2, [r3, #8]
 80026f4:	60da      	str	r2, [r3, #12]
 80026f6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	4a25      	ldr	r2, [pc, #148]	@ (8002794 <HAL_SPI_MspInit+0xb4>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d144      	bne.n	800278c <HAL_SPI_MspInit+0xac>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002702:	4b25      	ldr	r3, [pc, #148]	@ (8002798 <HAL_SPI_MspInit+0xb8>)
 8002704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002706:	4a24      	ldr	r2, [pc, #144]	@ (8002798 <HAL_SPI_MspInit+0xb8>)
 8002708:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800270c:	6413      	str	r3, [r2, #64]	@ 0x40
 800270e:	4b22      	ldr	r3, [pc, #136]	@ (8002798 <HAL_SPI_MspInit+0xb8>)
 8002710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002712:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002716:	613b      	str	r3, [r7, #16]
 8002718:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOI_CLK_ENABLE();
 800271a:	4b1f      	ldr	r3, [pc, #124]	@ (8002798 <HAL_SPI_MspInit+0xb8>)
 800271c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800271e:	4a1e      	ldr	r2, [pc, #120]	@ (8002798 <HAL_SPI_MspInit+0xb8>)
 8002720:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002724:	6313      	str	r3, [r2, #48]	@ 0x30
 8002726:	4b1c      	ldr	r3, [pc, #112]	@ (8002798 <HAL_SPI_MspInit+0xb8>)
 8002728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800272a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800272e:	60fb      	str	r3, [r7, #12]
 8002730:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002732:	4b19      	ldr	r3, [pc, #100]	@ (8002798 <HAL_SPI_MspInit+0xb8>)
 8002734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002736:	4a18      	ldr	r2, [pc, #96]	@ (8002798 <HAL_SPI_MspInit+0xb8>)
 8002738:	f043 0302 	orr.w	r3, r3, #2
 800273c:	6313      	str	r3, [r2, #48]	@ 0x30
 800273e:	4b16      	ldr	r3, [pc, #88]	@ (8002798 <HAL_SPI_MspInit+0xb8>)
 8002740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002742:	f003 0302 	and.w	r3, r3, #2
 8002746:	60bb      	str	r3, [r7, #8]
 8002748:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PI1     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = ARDUINO_SCK_D13_Pin;
 800274a:	2302      	movs	r3, #2
 800274c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800274e:	2302      	movs	r3, #2
 8002750:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002752:	2300      	movs	r3, #0
 8002754:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002756:	2300      	movs	r3, #0
 8002758:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800275a:	2305      	movs	r3, #5
 800275c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARDUINO_SCK_D13_GPIO_Port, &GPIO_InitStruct);
 800275e:	f107 0314 	add.w	r3, r7, #20
 8002762:	4619      	mov	r1, r3
 8002764:	480d      	ldr	r0, [pc, #52]	@ (800279c <HAL_SPI_MspInit+0xbc>)
 8002766:	f004 fdc1 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ARDUINO_MISO_D12_Pin|ARDUINO_MOSI_PWM_D11_Pin;
 800276a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800276e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002770:	2302      	movs	r3, #2
 8002772:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002774:	2300      	movs	r3, #0
 8002776:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002778:	2300      	movs	r3, #0
 800277a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800277c:	2305      	movs	r3, #5
 800277e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002780:	f107 0314 	add.w	r3, r7, #20
 8002784:	4619      	mov	r1, r3
 8002786:	4806      	ldr	r0, [pc, #24]	@ (80027a0 <HAL_SPI_MspInit+0xc0>)
 8002788:	f004 fdb0 	bl	80072ec <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 800278c:	bf00      	nop
 800278e:	3728      	adds	r7, #40	@ 0x28
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	40003800 	.word	0x40003800
 8002798:	40023800 	.word	0x40023800
 800279c:	40022000 	.word	0x40022000
 80027a0:	40020400 	.word	0x40020400

080027a4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027a4:	b480      	push	{r7}
 80027a6:	b089      	sub	sp, #36	@ 0x24
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a2e      	ldr	r2, [pc, #184]	@ (800286c <HAL_TIM_Base_MspInit+0xc8>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d10c      	bne.n	80027d0 <HAL_TIM_Base_MspInit+0x2c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027b6:	4b2e      	ldr	r3, [pc, #184]	@ (8002870 <HAL_TIM_Base_MspInit+0xcc>)
 80027b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027ba:	4a2d      	ldr	r2, [pc, #180]	@ (8002870 <HAL_TIM_Base_MspInit+0xcc>)
 80027bc:	f043 0301 	orr.w	r3, r3, #1
 80027c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80027c2:	4b2b      	ldr	r3, [pc, #172]	@ (8002870 <HAL_TIM_Base_MspInit+0xcc>)
 80027c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	61fb      	str	r3, [r7, #28]
 80027cc:	69fb      	ldr	r3, [r7, #28]
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 80027ce:	e046      	b.n	800285e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM2)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80027d8:	d10c      	bne.n	80027f4 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80027da:	4b25      	ldr	r3, [pc, #148]	@ (8002870 <HAL_TIM_Base_MspInit+0xcc>)
 80027dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027de:	4a24      	ldr	r2, [pc, #144]	@ (8002870 <HAL_TIM_Base_MspInit+0xcc>)
 80027e0:	f043 0301 	orr.w	r3, r3, #1
 80027e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80027e6:	4b22      	ldr	r3, [pc, #136]	@ (8002870 <HAL_TIM_Base_MspInit+0xcc>)
 80027e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ea:	f003 0301 	and.w	r3, r3, #1
 80027ee:	61bb      	str	r3, [r7, #24]
 80027f0:	69bb      	ldr	r3, [r7, #24]
}
 80027f2:	e034      	b.n	800285e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM3)
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	4a1e      	ldr	r2, [pc, #120]	@ (8002874 <HAL_TIM_Base_MspInit+0xd0>)
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d10c      	bne.n	8002818 <HAL_TIM_Base_MspInit+0x74>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80027fe:	4b1c      	ldr	r3, [pc, #112]	@ (8002870 <HAL_TIM_Base_MspInit+0xcc>)
 8002800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002802:	4a1b      	ldr	r2, [pc, #108]	@ (8002870 <HAL_TIM_Base_MspInit+0xcc>)
 8002804:	f043 0302 	orr.w	r3, r3, #2
 8002808:	6413      	str	r3, [r2, #64]	@ 0x40
 800280a:	4b19      	ldr	r3, [pc, #100]	@ (8002870 <HAL_TIM_Base_MspInit+0xcc>)
 800280c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800280e:	f003 0302 	and.w	r3, r3, #2
 8002812:	617b      	str	r3, [r7, #20]
 8002814:	697b      	ldr	r3, [r7, #20]
}
 8002816:	e022      	b.n	800285e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM5)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a16      	ldr	r2, [pc, #88]	@ (8002878 <HAL_TIM_Base_MspInit+0xd4>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d10c      	bne.n	800283c <HAL_TIM_Base_MspInit+0x98>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002822:	4b13      	ldr	r3, [pc, #76]	@ (8002870 <HAL_TIM_Base_MspInit+0xcc>)
 8002824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002826:	4a12      	ldr	r2, [pc, #72]	@ (8002870 <HAL_TIM_Base_MspInit+0xcc>)
 8002828:	f043 0308 	orr.w	r3, r3, #8
 800282c:	6413      	str	r3, [r2, #64]	@ 0x40
 800282e:	4b10      	ldr	r3, [pc, #64]	@ (8002870 <HAL_TIM_Base_MspInit+0xcc>)
 8002830:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002832:	f003 0308 	and.w	r3, r3, #8
 8002836:	613b      	str	r3, [r7, #16]
 8002838:	693b      	ldr	r3, [r7, #16]
}
 800283a:	e010      	b.n	800285e <HAL_TIM_Base_MspInit+0xba>
  else if(htim_base->Instance==TIM8)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a0e      	ldr	r2, [pc, #56]	@ (800287c <HAL_TIM_Base_MspInit+0xd8>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d10b      	bne.n	800285e <HAL_TIM_Base_MspInit+0xba>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002846:	4b0a      	ldr	r3, [pc, #40]	@ (8002870 <HAL_TIM_Base_MspInit+0xcc>)
 8002848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284a:	4a09      	ldr	r2, [pc, #36]	@ (8002870 <HAL_TIM_Base_MspInit+0xcc>)
 800284c:	f043 0302 	orr.w	r3, r3, #2
 8002850:	6453      	str	r3, [r2, #68]	@ 0x44
 8002852:	4b07      	ldr	r3, [pc, #28]	@ (8002870 <HAL_TIM_Base_MspInit+0xcc>)
 8002854:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002856:	f003 0302 	and.w	r3, r3, #2
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	68fb      	ldr	r3, [r7, #12]
}
 800285e:	bf00      	nop
 8002860:	3724      	adds	r7, #36	@ 0x24
 8002862:	46bd      	mov	sp, r7
 8002864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002868:	4770      	bx	lr
 800286a:	bf00      	nop
 800286c:	40010000 	.word	0x40010000
 8002870:	40023800 	.word	0x40023800
 8002874:	40000400 	.word	0x40000400
 8002878:	40000c00 	.word	0x40000c00
 800287c:	40010400 	.word	0x40010400

08002880 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002880:	b480      	push	{r7}
 8002882:	b085      	sub	sp, #20
 8002884:	af00      	add	r7, sp, #0
 8002886:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM12)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a0a      	ldr	r2, [pc, #40]	@ (80028b8 <HAL_TIM_PWM_MspInit+0x38>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d10b      	bne.n	80028aa <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM12_MspInit 0 */

    /* USER CODE END TIM12_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM12_CLK_ENABLE();
 8002892:	4b0a      	ldr	r3, [pc, #40]	@ (80028bc <HAL_TIM_PWM_MspInit+0x3c>)
 8002894:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002896:	4a09      	ldr	r2, [pc, #36]	@ (80028bc <HAL_TIM_PWM_MspInit+0x3c>)
 8002898:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800289c:	6413      	str	r3, [r2, #64]	@ 0x40
 800289e:	4b07      	ldr	r3, [pc, #28]	@ (80028bc <HAL_TIM_PWM_MspInit+0x3c>)
 80028a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028a6:	60fb      	str	r3, [r7, #12]
 80028a8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM12_MspInit 1 */

  }

}
 80028aa:	bf00      	nop
 80028ac:	3714      	adds	r7, #20
 80028ae:	46bd      	mov	sp, r7
 80028b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b4:	4770      	bx	lr
 80028b6:	bf00      	nop
 80028b8:	40001800 	.word	0x40001800
 80028bc:	40023800 	.word	0x40023800

080028c0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b08c      	sub	sp, #48	@ 0x30
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028c8:	f107 031c 	add.w	r3, r7, #28
 80028cc:	2200      	movs	r2, #0
 80028ce:	601a      	str	r2, [r3, #0]
 80028d0:	605a      	str	r2, [r3, #4]
 80028d2:	609a      	str	r2, [r3, #8]
 80028d4:	60da      	str	r2, [r3, #12]
 80028d6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a56      	ldr	r2, [pc, #344]	@ (8002a38 <HAL_TIM_MspPostInit+0x178>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d11d      	bne.n	800291e <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028e2:	4b56      	ldr	r3, [pc, #344]	@ (8002a3c <HAL_TIM_MspPostInit+0x17c>)
 80028e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028e6:	4a55      	ldr	r2, [pc, #340]	@ (8002a3c <HAL_TIM_MspPostInit+0x17c>)
 80028e8:	f043 0301 	orr.w	r3, r3, #1
 80028ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80028ee:	4b53      	ldr	r3, [pc, #332]	@ (8002a3c <HAL_TIM_MspPostInit+0x17c>)
 80028f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f2:	f003 0301 	and.w	r3, r3, #1
 80028f6:	61bb      	str	r3, [r7, #24]
 80028f8:	69bb      	ldr	r3, [r7, #24]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = ARDUINO_PWM_D10_Pin;
 80028fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002900:	2302      	movs	r3, #2
 8002902:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002904:	2300      	movs	r3, #0
 8002906:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002908:	2300      	movs	r3, #0
 800290a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800290c:	2301      	movs	r3, #1
 800290e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D10_GPIO_Port, &GPIO_InitStruct);
 8002910:	f107 031c 	add.w	r3, r7, #28
 8002914:	4619      	mov	r1, r3
 8002916:	484a      	ldr	r0, [pc, #296]	@ (8002a40 <HAL_TIM_MspPostInit+0x180>)
 8002918:	f004 fce8 	bl	80072ec <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM12_MspPostInit 1 */

    /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800291c:	e087      	b.n	8002a2e <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM2)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002926:	d11d      	bne.n	8002964 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002928:	4b44      	ldr	r3, [pc, #272]	@ (8002a3c <HAL_TIM_MspPostInit+0x17c>)
 800292a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292c:	4a43      	ldr	r2, [pc, #268]	@ (8002a3c <HAL_TIM_MspPostInit+0x17c>)
 800292e:	f043 0301 	orr.w	r3, r3, #1
 8002932:	6313      	str	r3, [r2, #48]	@ 0x30
 8002934:	4b41      	ldr	r3, [pc, #260]	@ (8002a3c <HAL_TIM_MspPostInit+0x17c>)
 8002936:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002938:	f003 0301 	and.w	r3, r3, #1
 800293c:	617b      	str	r3, [r7, #20]
 800293e:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D9_Pin;
 8002940:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002944:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002946:	2302      	movs	r3, #2
 8002948:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800294a:	2300      	movs	r3, #0
 800294c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800294e:	2300      	movs	r3, #0
 8002950:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002952:	2301      	movs	r3, #1
 8002954:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D9_GPIO_Port, &GPIO_InitStruct);
 8002956:	f107 031c 	add.w	r3, r7, #28
 800295a:	4619      	mov	r1, r3
 800295c:	4838      	ldr	r0, [pc, #224]	@ (8002a40 <HAL_TIM_MspPostInit+0x180>)
 800295e:	f004 fcc5 	bl	80072ec <HAL_GPIO_Init>
}
 8002962:	e064      	b.n	8002a2e <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM3)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a36      	ldr	r2, [pc, #216]	@ (8002a44 <HAL_TIM_MspPostInit+0x184>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d11c      	bne.n	80029a8 <HAL_TIM_MspPostInit+0xe8>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800296e:	4b33      	ldr	r3, [pc, #204]	@ (8002a3c <HAL_TIM_MspPostInit+0x17c>)
 8002970:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002972:	4a32      	ldr	r2, [pc, #200]	@ (8002a3c <HAL_TIM_MspPostInit+0x17c>)
 8002974:	f043 0302 	orr.w	r3, r3, #2
 8002978:	6313      	str	r3, [r2, #48]	@ 0x30
 800297a:	4b30      	ldr	r3, [pc, #192]	@ (8002a3c <HAL_TIM_MspPostInit+0x17c>)
 800297c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800297e:	f003 0302 	and.w	r3, r3, #2
 8002982:	613b      	str	r3, [r7, #16]
 8002984:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D3_Pin;
 8002986:	2310      	movs	r3, #16
 8002988:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800298a:	2302      	movs	r3, #2
 800298c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298e:	2300      	movs	r3, #0
 8002990:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002992:	2300      	movs	r3, #0
 8002994:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002996:	2302      	movs	r3, #2
 8002998:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D3_GPIO_Port, &GPIO_InitStruct);
 800299a:	f107 031c 	add.w	r3, r7, #28
 800299e:	4619      	mov	r1, r3
 80029a0:	4829      	ldr	r0, [pc, #164]	@ (8002a48 <HAL_TIM_MspPostInit+0x188>)
 80029a2:	f004 fca3 	bl	80072ec <HAL_GPIO_Init>
}
 80029a6:	e042      	b.n	8002a2e <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM5)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4a27      	ldr	r2, [pc, #156]	@ (8002a4c <HAL_TIM_MspPostInit+0x18c>)
 80029ae:	4293      	cmp	r3, r2
 80029b0:	d11c      	bne.n	80029ec <HAL_TIM_MspPostInit+0x12c>
    __HAL_RCC_GPIOI_CLK_ENABLE();
 80029b2:	4b22      	ldr	r3, [pc, #136]	@ (8002a3c <HAL_TIM_MspPostInit+0x17c>)
 80029b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029b6:	4a21      	ldr	r2, [pc, #132]	@ (8002a3c <HAL_TIM_MspPostInit+0x17c>)
 80029b8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80029bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80029be:	4b1f      	ldr	r3, [pc, #124]	@ (8002a3c <HAL_TIM_MspPostInit+0x17c>)
 80029c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029c6:	60fb      	str	r3, [r7, #12]
 80029c8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_PWM_CS_D5_Pin;
 80029ca:	2301      	movs	r3, #1
 80029cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029ce:	2302      	movs	r3, #2
 80029d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029d2:	2300      	movs	r3, #0
 80029d4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029d6:	2300      	movs	r3, #0
 80029d8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80029da:	2302      	movs	r3, #2
 80029dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_CS_D5_GPIO_Port, &GPIO_InitStruct);
 80029de:	f107 031c 	add.w	r3, r7, #28
 80029e2:	4619      	mov	r1, r3
 80029e4:	481a      	ldr	r0, [pc, #104]	@ (8002a50 <HAL_TIM_MspPostInit+0x190>)
 80029e6:	f004 fc81 	bl	80072ec <HAL_GPIO_Init>
}
 80029ea:	e020      	b.n	8002a2e <HAL_TIM_MspPostInit+0x16e>
  else if(htim->Instance==TIM12)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a18      	ldr	r2, [pc, #96]	@ (8002a54 <HAL_TIM_MspPostInit+0x194>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d11b      	bne.n	8002a2e <HAL_TIM_MspPostInit+0x16e>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80029f6:	4b11      	ldr	r3, [pc, #68]	@ (8002a3c <HAL_TIM_MspPostInit+0x17c>)
 80029f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029fa:	4a10      	ldr	r2, [pc, #64]	@ (8002a3c <HAL_TIM_MspPostInit+0x17c>)
 80029fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002a00:	6313      	str	r3, [r2, #48]	@ 0x30
 8002a02:	4b0e      	ldr	r3, [pc, #56]	@ (8002a3c <HAL_TIM_MspPostInit+0x17c>)
 8002a04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a06:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002a0a:	60bb      	str	r3, [r7, #8]
 8002a0c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ARDUINO_PWM_D6_Pin;
 8002a0e:	2340      	movs	r3, #64	@ 0x40
 8002a10:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a12:	2302      	movs	r3, #2
 8002a14:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a16:	2300      	movs	r3, #0
 8002a18:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8002a1e:	2309      	movs	r3, #9
 8002a20:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ARDUINO_PWM_D6_GPIO_Port, &GPIO_InitStruct);
 8002a22:	f107 031c 	add.w	r3, r7, #28
 8002a26:	4619      	mov	r1, r3
 8002a28:	480b      	ldr	r0, [pc, #44]	@ (8002a58 <HAL_TIM_MspPostInit+0x198>)
 8002a2a:	f004 fc5f 	bl	80072ec <HAL_GPIO_Init>
}
 8002a2e:	bf00      	nop
 8002a30:	3730      	adds	r7, #48	@ 0x30
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}
 8002a36:	bf00      	nop
 8002a38:	40010000 	.word	0x40010000
 8002a3c:	40023800 	.word	0x40023800
 8002a40:	40020000 	.word	0x40020000
 8002a44:	40000400 	.word	0x40000400
 8002a48:	40020400 	.word	0x40020400
 8002a4c:	40000c00 	.word	0x40000c00
 8002a50:	40022000 	.word	0x40022000
 8002a54:	40001800 	.word	0x40001800
 8002a58:	40021c00 	.word	0x40021c00

08002a5c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b0ae      	sub	sp, #184	@ 0xb8
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a64:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002a68:	2200      	movs	r2, #0
 8002a6a:	601a      	str	r2, [r3, #0]
 8002a6c:	605a      	str	r2, [r3, #4]
 8002a6e:	609a      	str	r2, [r3, #8]
 8002a70:	60da      	str	r2, [r3, #12]
 8002a72:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002a74:	f107 0320 	add.w	r3, r7, #32
 8002a78:	2284      	movs	r2, #132	@ 0x84
 8002a7a:	2100      	movs	r1, #0
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f015 f99d 	bl	8017dbc <memset>
  if(huart->Instance==USART1)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a53      	ldr	r2, [pc, #332]	@ (8002bd4 <HAL_UART_MspInit+0x178>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d15d      	bne.n	8002b48 <HAL_UART_MspInit+0xec>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002a8c:	2340      	movs	r3, #64	@ 0x40
 8002a8e:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002a90:	2300      	movs	r3, #0
 8002a92:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a94:	f107 0320 	add.w	r3, r7, #32
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f008 ff73 	bl	800b984 <HAL_RCCEx_PeriphCLKConfig>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d001      	beq.n	8002aa8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002aa4:	f7ff f8c8 	bl	8001c38 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002aa8:	4b4b      	ldr	r3, [pc, #300]	@ (8002bd8 <HAL_UART_MspInit+0x17c>)
 8002aaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002aac:	4a4a      	ldr	r2, [pc, #296]	@ (8002bd8 <HAL_UART_MspInit+0x17c>)
 8002aae:	f043 0310 	orr.w	r3, r3, #16
 8002ab2:	6453      	str	r3, [r2, #68]	@ 0x44
 8002ab4:	4b48      	ldr	r3, [pc, #288]	@ (8002bd8 <HAL_UART_MspInit+0x17c>)
 8002ab6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ab8:	f003 0310 	and.w	r3, r3, #16
 8002abc:	61fb      	str	r3, [r7, #28]
 8002abe:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ac0:	4b45      	ldr	r3, [pc, #276]	@ (8002bd8 <HAL_UART_MspInit+0x17c>)
 8002ac2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ac4:	4a44      	ldr	r2, [pc, #272]	@ (8002bd8 <HAL_UART_MspInit+0x17c>)
 8002ac6:	f043 0302 	orr.w	r3, r3, #2
 8002aca:	6313      	str	r3, [r2, #48]	@ 0x30
 8002acc:	4b42      	ldr	r3, [pc, #264]	@ (8002bd8 <HAL_UART_MspInit+0x17c>)
 8002ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ad0:	f003 0302 	and.w	r3, r3, #2
 8002ad4:	61bb      	str	r3, [r7, #24]
 8002ad6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ad8:	4b3f      	ldr	r3, [pc, #252]	@ (8002bd8 <HAL_UART_MspInit+0x17c>)
 8002ada:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002adc:	4a3e      	ldr	r2, [pc, #248]	@ (8002bd8 <HAL_UART_MspInit+0x17c>)
 8002ade:	f043 0301 	orr.w	r3, r3, #1
 8002ae2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ae4:	4b3c      	ldr	r3, [pc, #240]	@ (8002bd8 <HAL_UART_MspInit+0x17c>)
 8002ae6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae8:	f003 0301 	and.w	r3, r3, #1
 8002aec:	617b      	str	r3, [r7, #20]
 8002aee:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8002af0:	2380      	movs	r3, #128	@ 0x80
 8002af2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002af6:	2302      	movs	r3, #2
 8002af8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002afc:	2300      	movs	r3, #0
 8002afe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b02:	2300      	movs	r3, #0
 8002b04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b08:	2307      	movs	r3, #7
 8002b0a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8002b0e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002b12:	4619      	mov	r1, r3
 8002b14:	4831      	ldr	r0, [pc, #196]	@ (8002bdc <HAL_UART_MspInit+0x180>)
 8002b16:	f004 fbe9 	bl	80072ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8002b1a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002b1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b22:	2302      	movs	r3, #2
 8002b24:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002b34:	2307      	movs	r3, #7
 8002b36:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002b3a:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002b3e:	4619      	mov	r1, r3
 8002b40:	4827      	ldr	r0, [pc, #156]	@ (8002be0 <HAL_UART_MspInit+0x184>)
 8002b42:	f004 fbd3 	bl	80072ec <HAL_GPIO_Init>
    /* USER CODE BEGIN USART6_MspInit 1 */

    /* USER CODE END USART6_MspInit 1 */
  }

}
 8002b46:	e040      	b.n	8002bca <HAL_UART_MspInit+0x16e>
  else if(huart->Instance==USART6)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a25      	ldr	r2, [pc, #148]	@ (8002be4 <HAL_UART_MspInit+0x188>)
 8002b4e:	4293      	cmp	r3, r2
 8002b50:	d13b      	bne.n	8002bca <HAL_UART_MspInit+0x16e>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART6;
 8002b52:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002b56:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.Usart6ClockSelection = RCC_USART6CLKSOURCE_PCLK2;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	67bb      	str	r3, [r7, #120]	@ 0x78
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b5c:	f107 0320 	add.w	r3, r7, #32
 8002b60:	4618      	mov	r0, r3
 8002b62:	f008 ff0f 	bl	800b984 <HAL_RCCEx_PeriphCLKConfig>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <HAL_UART_MspInit+0x114>
      Error_Handler();
 8002b6c:	f7ff f864 	bl	8001c38 <Error_Handler>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002b70:	4b19      	ldr	r3, [pc, #100]	@ (8002bd8 <HAL_UART_MspInit+0x17c>)
 8002b72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b74:	4a18      	ldr	r2, [pc, #96]	@ (8002bd8 <HAL_UART_MspInit+0x17c>)
 8002b76:	f043 0320 	orr.w	r3, r3, #32
 8002b7a:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b7c:	4b16      	ldr	r3, [pc, #88]	@ (8002bd8 <HAL_UART_MspInit+0x17c>)
 8002b7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b80:	f003 0320 	and.w	r3, r3, #32
 8002b84:	613b      	str	r3, [r7, #16]
 8002b86:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002b88:	4b13      	ldr	r3, [pc, #76]	@ (8002bd8 <HAL_UART_MspInit+0x17c>)
 8002b8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8c:	4a12      	ldr	r2, [pc, #72]	@ (8002bd8 <HAL_UART_MspInit+0x17c>)
 8002b8e:	f043 0304 	orr.w	r3, r3, #4
 8002b92:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b94:	4b10      	ldr	r3, [pc, #64]	@ (8002bd8 <HAL_UART_MspInit+0x17c>)
 8002b96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b98:	f003 0304 	and.w	r3, r3, #4
 8002b9c:	60fb      	str	r3, [r7, #12]
 8002b9e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ARDUINO_RX_D0_Pin|ARDUINO_TX_D1_Pin;
 8002ba0:	23c0      	movs	r3, #192	@ 0xc0
 8002ba2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ba6:	2302      	movs	r3, #2
 8002ba8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bac:	2300      	movs	r3, #0
 8002bae:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bb2:	2303      	movs	r3, #3
 8002bb4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002bb8:	2308      	movs	r3, #8
 8002bba:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002bbe:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	4808      	ldr	r0, [pc, #32]	@ (8002be8 <HAL_UART_MspInit+0x18c>)
 8002bc6:	f004 fb91 	bl	80072ec <HAL_GPIO_Init>
}
 8002bca:	bf00      	nop
 8002bcc:	37b8      	adds	r7, #184	@ 0xb8
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	40011000 	.word	0x40011000
 8002bd8:	40023800 	.word	0x40023800
 8002bdc:	40020400 	.word	0x40020400
 8002be0:	40020000 	.word	0x40020000
 8002be4:	40011400 	.word	0x40011400
 8002be8:	40020800 	.word	0x40020800

08002bec <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8002bec:	b580      	push	{r7, lr}
 8002bee:	b086      	sub	sp, #24
 8002bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8002bf2:	1d3b      	adds	r3, r7, #4
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	601a      	str	r2, [r3, #0]
 8002bf8:	605a      	str	r2, [r3, #4]
 8002bfa:	609a      	str	r2, [r3, #8]
 8002bfc:	60da      	str	r2, [r3, #12]
 8002bfe:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8002c00:	4b3a      	ldr	r3, [pc, #232]	@ (8002cec <HAL_FMC_MspInit+0x100>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d16d      	bne.n	8002ce4 <HAL_FMC_MspInit+0xf8>
    return;
  }
  FMC_Initialized = 1;
 8002c08:	4b38      	ldr	r3, [pc, #224]	@ (8002cec <HAL_FMC_MspInit+0x100>)
 8002c0a:	2201      	movs	r2, #1
 8002c0c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8002c0e:	4b38      	ldr	r3, [pc, #224]	@ (8002cf0 <HAL_FMC_MspInit+0x104>)
 8002c10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c12:	4a37      	ldr	r2, [pc, #220]	@ (8002cf0 <HAL_FMC_MspInit+0x104>)
 8002c14:	f043 0301 	orr.w	r3, r3, #1
 8002c18:	6393      	str	r3, [r2, #56]	@ 0x38
 8002c1a:	4b35      	ldr	r3, [pc, #212]	@ (8002cf0 <HAL_FMC_MspInit+0x104>)
 8002c1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c1e:	f003 0301 	and.w	r3, r3, #1
 8002c22:	603b      	str	r3, [r7, #0]
 8002c24:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = FMC_NBL1_Pin|FMC_NBL0_Pin|FMC_D5_Pin|FMC_D6_Pin
 8002c26:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8002c2a:	607b      	str	r3, [r7, #4]
                          |FMC_D8_Pin|FMC_D11_Pin|FMC_D4_Pin|FMC_D7_Pin
                          |FMC_D9_Pin|FMC_D12_Pin|FMC_D10_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c2c:	2302      	movs	r3, #2
 8002c2e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c30:	2300      	movs	r3, #0
 8002c32:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c34:	2303      	movs	r3, #3
 8002c36:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002c38:	230c      	movs	r3, #12
 8002c3a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c3c:	1d3b      	adds	r3, r7, #4
 8002c3e:	4619      	mov	r1, r3
 8002c40:	482c      	ldr	r0, [pc, #176]	@ (8002cf4 <HAL_FMC_MspInit+0x108>)
 8002c42:	f004 fb53 	bl	80072ec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNCAS_Pin|FMC_SDCLK_Pin|FMC_A11_Pin|FMC_A10_Pin
 8002c46:	f248 1333 	movw	r3, #33075	@ 0x8133
 8002c4a:	607b      	str	r3, [r7, #4]
                          |FMC_BA1_Pin|FMC_BA0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c4c:	2302      	movs	r3, #2
 8002c4e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c50:	2300      	movs	r3, #0
 8002c52:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c54:	2303      	movs	r3, #3
 8002c56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002c58:	230c      	movs	r3, #12
 8002c5a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002c5c:	1d3b      	adds	r3, r7, #4
 8002c5e:	4619      	mov	r1, r3
 8002c60:	4825      	ldr	r0, [pc, #148]	@ (8002cf8 <HAL_FMC_MspInit+0x10c>)
 8002c62:	f004 fb43 	bl	80072ec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_D2_Pin|FMC_D3_Pin|FMC_D1_Pin|FMC_D15_Pin
 8002c66:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8002c6a:	607b      	str	r3, [r7, #4]
                          |FMC_D0_Pin|FMC_D14_Pin|FMC_D13_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c6c:	2302      	movs	r3, #2
 8002c6e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c70:	2300      	movs	r3, #0
 8002c72:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c74:	2303      	movs	r3, #3
 8002c76:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002c78:	230c      	movs	r3, #12
 8002c7a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002c7c:	1d3b      	adds	r3, r7, #4
 8002c7e:	4619      	mov	r1, r3
 8002c80:	481e      	ldr	r0, [pc, #120]	@ (8002cfc <HAL_FMC_MspInit+0x110>)
 8002c82:	f004 fb33 	bl	80072ec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_A0_Pin|FMC_A1_Pin|FMC_A2_Pin|FMC_A3_Pin
 8002c86:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8002c8a:	607b      	str	r3, [r7, #4]
                          |FMC_A4_Pin|FMC_A5_Pin|FMC_A6_Pin|FMC_A9_Pin
                          |FMC_A7_Pin|FMC_A8_Pin|FMC_SDNRAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c8c:	2302      	movs	r3, #2
 8002c8e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c90:	2300      	movs	r3, #0
 8002c92:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c94:	2303      	movs	r3, #3
 8002c96:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002c98:	230c      	movs	r3, #12
 8002c9a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002c9c:	1d3b      	adds	r3, r7, #4
 8002c9e:	4619      	mov	r1, r3
 8002ca0:	4817      	ldr	r0, [pc, #92]	@ (8002d00 <HAL_FMC_MspInit+0x114>)
 8002ca2:	f004 fb23 	bl	80072ec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDNME_Pin|FMC_SDNE0_Pin;
 8002ca6:	2328      	movs	r3, #40	@ 0x28
 8002ca8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002caa:	2302      	movs	r3, #2
 8002cac:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002cb6:	230c      	movs	r3, #12
 8002cb8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002cba:	1d3b      	adds	r3, r7, #4
 8002cbc:	4619      	mov	r1, r3
 8002cbe:	4811      	ldr	r0, [pc, #68]	@ (8002d04 <HAL_FMC_MspInit+0x118>)
 8002cc0:	f004 fb14 	bl	80072ec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = FMC_SDCKE0_Pin;
 8002cc4:	2308      	movs	r3, #8
 8002cc6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc8:	2302      	movs	r3, #2
 8002cca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8002cd4:	230c      	movs	r3, #12
 8002cd6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(FMC_SDCKE0_GPIO_Port, &GPIO_InitStruct);
 8002cd8:	1d3b      	adds	r3, r7, #4
 8002cda:	4619      	mov	r1, r3
 8002cdc:	480a      	ldr	r0, [pc, #40]	@ (8002d08 <HAL_FMC_MspInit+0x11c>)
 8002cde:	f004 fb05 	bl	80072ec <HAL_GPIO_Init>
 8002ce2:	e000      	b.n	8002ce6 <HAL_FMC_MspInit+0xfa>
    return;
 8002ce4:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8002ce6:	3718      	adds	r7, #24
 8002ce8:	46bd      	mov	sp, r7
 8002cea:	bd80      	pop	{r7, pc}
 8002cec:	20013020 	.word	0x20013020
 8002cf0:	40023800 	.word	0x40023800
 8002cf4:	40021000 	.word	0x40021000
 8002cf8:	40021800 	.word	0x40021800
 8002cfc:	40020c00 	.word	0x40020c00
 8002d00:	40021400 	.word	0x40021400
 8002d04:	40021c00 	.word	0x40021c00
 8002d08:	40020800 	.word	0x40020800

08002d0c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8002d14:	f7ff ff6a 	bl	8002bec <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8002d18:	bf00      	nop
 8002d1a:	3708      	adds	r7, #8
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	bd80      	pop	{r7, pc}

08002d20 <HAL_SAI_MspInit>:
extern DMA_HandleTypeDef hdma_sai2_b;

static uint32_t SAI2_client =0;

void HAL_SAI_MspInit(SAI_HandleTypeDef* hsai)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b08a      	sub	sp, #40	@ 0x28
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	4a62      	ldr	r2, [pc, #392]	@ (8002eb8 <HAL_SAI_MspInit+0x198>)
 8002d2e:	4293      	cmp	r3, r2
 8002d30:	d15c      	bne.n	8002dec <HAL_SAI_MspInit+0xcc>
    {
    /* Peripheral clock enable */
    if (SAI2_client == 0)
 8002d32:	4b62      	ldr	r3, [pc, #392]	@ (8002ebc <HAL_SAI_MspInit+0x19c>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d10b      	bne.n	8002d52 <HAL_SAI_MspInit+0x32>
    {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002d3a:	4b61      	ldr	r3, [pc, #388]	@ (8002ec0 <HAL_SAI_MspInit+0x1a0>)
 8002d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d3e:	4a60      	ldr	r2, [pc, #384]	@ (8002ec0 <HAL_SAI_MspInit+0x1a0>)
 8002d40:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002d44:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d46:	4b5e      	ldr	r3, [pc, #376]	@ (8002ec0 <HAL_SAI_MspInit+0x1a0>)
 8002d48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d4a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002d4e:	613b      	str	r3, [r7, #16]
 8002d50:	693b      	ldr	r3, [r7, #16]
    }
    SAI2_client ++;
 8002d52:	4b5a      	ldr	r3, [pc, #360]	@ (8002ebc <HAL_SAI_MspInit+0x19c>)
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	3301      	adds	r3, #1
 8002d58:	4a58      	ldr	r2, [pc, #352]	@ (8002ebc <HAL_SAI_MspInit+0x19c>)
 8002d5a:	6013      	str	r3, [r2, #0]
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    GPIO_InitStruct.Pin = SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin;
 8002d5c:	23f0      	movs	r3, #240	@ 0xf0
 8002d5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d60:	2302      	movs	r3, #2
 8002d62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d64:	2300      	movs	r3, #0
 8002d66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002d6c:	230a      	movs	r3, #10
 8002d6e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8002d70:	f107 0314 	add.w	r3, r7, #20
 8002d74:	4619      	mov	r1, r3
 8002d76:	4853      	ldr	r0, [pc, #332]	@ (8002ec4 <HAL_SAI_MspInit+0x1a4>)
 8002d78:	f004 fab8 	bl	80072ec <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_a.Instance = DMA2_Stream4;
 8002d7c:	4b52      	ldr	r3, [pc, #328]	@ (8002ec8 <HAL_SAI_MspInit+0x1a8>)
 8002d7e:	4a53      	ldr	r2, [pc, #332]	@ (8002ecc <HAL_SAI_MspInit+0x1ac>)
 8002d80:	601a      	str	r2, [r3, #0]
    hdma_sai2_a.Init.Channel = DMA_CHANNEL_3;
 8002d82:	4b51      	ldr	r3, [pc, #324]	@ (8002ec8 <HAL_SAI_MspInit+0x1a8>)
 8002d84:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002d88:	605a      	str	r2, [r3, #4]
    hdma_sai2_a.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002d8a:	4b4f      	ldr	r3, [pc, #316]	@ (8002ec8 <HAL_SAI_MspInit+0x1a8>)
 8002d8c:	2240      	movs	r2, #64	@ 0x40
 8002d8e:	609a      	str	r2, [r3, #8]
    hdma_sai2_a.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d90:	4b4d      	ldr	r3, [pc, #308]	@ (8002ec8 <HAL_SAI_MspInit+0x1a8>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	60da      	str	r2, [r3, #12]
    hdma_sai2_a.Init.MemInc = DMA_MINC_ENABLE;
 8002d96:	4b4c      	ldr	r3, [pc, #304]	@ (8002ec8 <HAL_SAI_MspInit+0x1a8>)
 8002d98:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d9c:	611a      	str	r2, [r3, #16]
    hdma_sai2_a.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002d9e:	4b4a      	ldr	r3, [pc, #296]	@ (8002ec8 <HAL_SAI_MspInit+0x1a8>)
 8002da0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002da4:	615a      	str	r2, [r3, #20]
    hdma_sai2_a.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002da6:	4b48      	ldr	r3, [pc, #288]	@ (8002ec8 <HAL_SAI_MspInit+0x1a8>)
 8002da8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002dac:	619a      	str	r2, [r3, #24]
    hdma_sai2_a.Init.Mode = DMA_CIRCULAR;
 8002dae:	4b46      	ldr	r3, [pc, #280]	@ (8002ec8 <HAL_SAI_MspInit+0x1a8>)
 8002db0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002db4:	61da      	str	r2, [r3, #28]
    hdma_sai2_a.Init.Priority = DMA_PRIORITY_HIGH;
 8002db6:	4b44      	ldr	r3, [pc, #272]	@ (8002ec8 <HAL_SAI_MspInit+0x1a8>)
 8002db8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002dbc:	621a      	str	r2, [r3, #32]
    hdma_sai2_a.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002dbe:	4b42      	ldr	r3, [pc, #264]	@ (8002ec8 <HAL_SAI_MspInit+0x1a8>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_a) != HAL_OK)
 8002dc4:	4840      	ldr	r0, [pc, #256]	@ (8002ec8 <HAL_SAI_MspInit+0x1a8>)
 8002dc6:	f003 f975 	bl	80060b4 <HAL_DMA_Init>
 8002dca:	4603      	mov	r3, r0
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d001      	beq.n	8002dd4 <HAL_SAI_MspInit+0xb4>
    {
      Error_Handler();
 8002dd0:	f7fe ff32 	bl	8001c38 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_a);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	4a3c      	ldr	r2, [pc, #240]	@ (8002ec8 <HAL_SAI_MspInit+0x1a8>)
 8002dd8:	671a      	str	r2, [r3, #112]	@ 0x70
 8002dda:	4a3b      	ldr	r2, [pc, #236]	@ (8002ec8 <HAL_SAI_MspInit+0x1a8>)
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6393      	str	r3, [r2, #56]	@ 0x38

    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_a);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	4a39      	ldr	r2, [pc, #228]	@ (8002ec8 <HAL_SAI_MspInit+0x1a8>)
 8002de4:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002de6:	4a38      	ldr	r2, [pc, #224]	@ (8002ec8 <HAL_SAI_MspInit+0x1a8>)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6393      	str	r3, [r2, #56]	@ 0x38

    }
    if(hsai->Instance==SAI2_Block_B)
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	4a37      	ldr	r2, [pc, #220]	@ (8002ed0 <HAL_SAI_MspInit+0x1b0>)
 8002df2:	4293      	cmp	r3, r2
 8002df4:	d15c      	bne.n	8002eb0 <HAL_SAI_MspInit+0x190>
    {
      /* Peripheral clock enable */
      if (SAI2_client == 0)
 8002df6:	4b31      	ldr	r3, [pc, #196]	@ (8002ebc <HAL_SAI_MspInit+0x19c>)
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d10b      	bne.n	8002e16 <HAL_SAI_MspInit+0xf6>
      {
       __HAL_RCC_SAI2_CLK_ENABLE();
 8002dfe:	4b30      	ldr	r3, [pc, #192]	@ (8002ec0 <HAL_SAI_MspInit+0x1a0>)
 8002e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e02:	4a2f      	ldr	r2, [pc, #188]	@ (8002ec0 <HAL_SAI_MspInit+0x1a0>)
 8002e04:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002e08:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e0a:	4b2d      	ldr	r3, [pc, #180]	@ (8002ec0 <HAL_SAI_MspInit+0x1a0>)
 8002e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e0e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002e12:	60fb      	str	r3, [r7, #12]
 8002e14:	68fb      	ldr	r3, [r7, #12]
      }
    SAI2_client ++;
 8002e16:	4b29      	ldr	r3, [pc, #164]	@ (8002ebc <HAL_SAI_MspInit+0x19c>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	4a27      	ldr	r2, [pc, #156]	@ (8002ebc <HAL_SAI_MspInit+0x19c>)
 8002e1e:	6013      	str	r3, [r2, #0]

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    GPIO_InitStruct.Pin = SAI2_SDB_Pin;
 8002e20:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e24:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e26:	2302      	movs	r3, #2
 8002e28:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_SAI2;
 8002e32:	230a      	movs	r3, #10
 8002e34:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SAI2_SDB_GPIO_Port, &GPIO_InitStruct);
 8002e36:	f107 0314 	add.w	r3, r7, #20
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	4825      	ldr	r0, [pc, #148]	@ (8002ed4 <HAL_SAI_MspInit+0x1b4>)
 8002e3e:	f004 fa55 	bl	80072ec <HAL_GPIO_Init>

      /* Peripheral DMA init*/

    hdma_sai2_b.Instance = DMA2_Stream6;
 8002e42:	4b25      	ldr	r3, [pc, #148]	@ (8002ed8 <HAL_SAI_MspInit+0x1b8>)
 8002e44:	4a25      	ldr	r2, [pc, #148]	@ (8002edc <HAL_SAI_MspInit+0x1bc>)
 8002e46:	601a      	str	r2, [r3, #0]
    hdma_sai2_b.Init.Channel = DMA_CHANNEL_3;
 8002e48:	4b23      	ldr	r3, [pc, #140]	@ (8002ed8 <HAL_SAI_MspInit+0x1b8>)
 8002e4a:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002e4e:	605a      	str	r2, [r3, #4]
    hdma_sai2_b.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e50:	4b21      	ldr	r3, [pc, #132]	@ (8002ed8 <HAL_SAI_MspInit+0x1b8>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	609a      	str	r2, [r3, #8]
    hdma_sai2_b.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e56:	4b20      	ldr	r3, [pc, #128]	@ (8002ed8 <HAL_SAI_MspInit+0x1b8>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	60da      	str	r2, [r3, #12]
    hdma_sai2_b.Init.MemInc = DMA_MINC_ENABLE;
 8002e5c:	4b1e      	ldr	r3, [pc, #120]	@ (8002ed8 <HAL_SAI_MspInit+0x1b8>)
 8002e5e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002e62:	611a      	str	r2, [r3, #16]
    hdma_sai2_b.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002e64:	4b1c      	ldr	r3, [pc, #112]	@ (8002ed8 <HAL_SAI_MspInit+0x1b8>)
 8002e66:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002e6a:	615a      	str	r2, [r3, #20]
    hdma_sai2_b.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002e6c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ed8 <HAL_SAI_MspInit+0x1b8>)
 8002e6e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002e72:	619a      	str	r2, [r3, #24]
    hdma_sai2_b.Init.Mode = DMA_CIRCULAR;
 8002e74:	4b18      	ldr	r3, [pc, #96]	@ (8002ed8 <HAL_SAI_MspInit+0x1b8>)
 8002e76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002e7a:	61da      	str	r2, [r3, #28]
    hdma_sai2_b.Init.Priority = DMA_PRIORITY_LOW;
 8002e7c:	4b16      	ldr	r3, [pc, #88]	@ (8002ed8 <HAL_SAI_MspInit+0x1b8>)
 8002e7e:	2200      	movs	r2, #0
 8002e80:	621a      	str	r2, [r3, #32]
    hdma_sai2_b.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002e82:	4b15      	ldr	r3, [pc, #84]	@ (8002ed8 <HAL_SAI_MspInit+0x1b8>)
 8002e84:	2200      	movs	r2, #0
 8002e86:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_sai2_b) != HAL_OK)
 8002e88:	4813      	ldr	r0, [pc, #76]	@ (8002ed8 <HAL_SAI_MspInit+0x1b8>)
 8002e8a:	f003 f913 	bl	80060b4 <HAL_DMA_Init>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d001      	beq.n	8002e98 <HAL_SAI_MspInit+0x178>
    {
      Error_Handler();
 8002e94:	f7fe fed0 	bl	8001c38 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(hsai,hdmarx,hdma_sai2_b);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	4a0f      	ldr	r2, [pc, #60]	@ (8002ed8 <HAL_SAI_MspInit+0x1b8>)
 8002e9c:	671a      	str	r2, [r3, #112]	@ 0x70
 8002e9e:	4a0e      	ldr	r2, [pc, #56]	@ (8002ed8 <HAL_SAI_MspInit+0x1b8>)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(hsai,hdmatx,hdma_sai2_b);
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	4a0c      	ldr	r2, [pc, #48]	@ (8002ed8 <HAL_SAI_MspInit+0x1b8>)
 8002ea8:	66da      	str	r2, [r3, #108]	@ 0x6c
 8002eaa:	4a0b      	ldr	r2, [pc, #44]	@ (8002ed8 <HAL_SAI_MspInit+0x1b8>)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6393      	str	r3, [r2, #56]	@ 0x38
    }
}
 8002eb0:	bf00      	nop
 8002eb2:	3728      	adds	r7, #40	@ 0x28
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	40015c04 	.word	0x40015c04
 8002ebc:	20013024 	.word	0x20013024
 8002ec0:	40023800 	.word	0x40023800
 8002ec4:	40022000 	.word	0x40022000
 8002ec8:	20012b10 	.word	0x20012b10
 8002ecc:	40026470 	.word	0x40026470
 8002ed0:	40015c24 	.word	0x40015c24
 8002ed4:	40021800 	.word	0x40021800
 8002ed8:	20012b70 	.word	0x20012b70
 8002edc:	400264a0 	.word	0x400264a0

08002ee0 <HAL_SAI_MspDeInit>:

void HAL_SAI_MspDeInit(SAI_HandleTypeDef* hsai)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
/* SAI2 */
    if(hsai->Instance==SAI2_Block_A)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a23      	ldr	r2, [pc, #140]	@ (8002f7c <HAL_SAI_MspDeInit+0x9c>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d11c      	bne.n	8002f2c <HAL_SAI_MspDeInit+0x4c>
    {
    SAI2_client --;
 8002ef2:	4b23      	ldr	r3, [pc, #140]	@ (8002f80 <HAL_SAI_MspDeInit+0xa0>)
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	3b01      	subs	r3, #1
 8002ef8:	4a21      	ldr	r2, [pc, #132]	@ (8002f80 <HAL_SAI_MspDeInit+0xa0>)
 8002efa:	6013      	str	r3, [r2, #0]
    if (SAI2_client == 0)
 8002efc:	4b20      	ldr	r3, [pc, #128]	@ (8002f80 <HAL_SAI_MspDeInit+0xa0>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d105      	bne.n	8002f10 <HAL_SAI_MspDeInit+0x30>
      {
      /* Peripheral clock disable */
       __HAL_RCC_SAI2_CLK_DISABLE();
 8002f04:	4b1f      	ldr	r3, [pc, #124]	@ (8002f84 <HAL_SAI_MspDeInit+0xa4>)
 8002f06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f08:	4a1e      	ldr	r2, [pc, #120]	@ (8002f84 <HAL_SAI_MspDeInit+0xa4>)
 8002f0a:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002f0e:	6453      	str	r3, [r2, #68]	@ 0x44
    PI4     ------> SAI2_MCLK_A
    PI5     ------> SAI2_SCK_A
    PI7     ------> SAI2_FS_A
    PI6     ------> SAI2_SD_A
    */
    HAL_GPIO_DeInit(GPIOI, SAI2_MCLKA_Pin|SAI2_SCKA_Pin|SAI2_FSA_Pin|SAI2_SDA_Pin);
 8002f10:	21f0      	movs	r1, #240	@ 0xf0
 8002f12:	481d      	ldr	r0, [pc, #116]	@ (8002f88 <HAL_SAI_MspDeInit+0xa8>)
 8002f14:	f004 fb96 	bl	8007644 <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	f003 f977 	bl	8006210 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f26:	4618      	mov	r0, r3
 8002f28:	f003 f972 	bl	8006210 <HAL_DMA_DeInit>
    }
    if(hsai->Instance==SAI2_Block_B)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a16      	ldr	r2, [pc, #88]	@ (8002f8c <HAL_SAI_MspDeInit+0xac>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d11d      	bne.n	8002f72 <HAL_SAI_MspDeInit+0x92>
    {
    SAI2_client --;
 8002f36:	4b12      	ldr	r3, [pc, #72]	@ (8002f80 <HAL_SAI_MspDeInit+0xa0>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	3b01      	subs	r3, #1
 8002f3c:	4a10      	ldr	r2, [pc, #64]	@ (8002f80 <HAL_SAI_MspDeInit+0xa0>)
 8002f3e:	6013      	str	r3, [r2, #0]
      if (SAI2_client == 0)
 8002f40:	4b0f      	ldr	r3, [pc, #60]	@ (8002f80 <HAL_SAI_MspDeInit+0xa0>)
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d105      	bne.n	8002f54 <HAL_SAI_MspDeInit+0x74>
      {
      /* Peripheral clock disable */
      __HAL_RCC_SAI2_CLK_DISABLE();
 8002f48:	4b0e      	ldr	r3, [pc, #56]	@ (8002f84 <HAL_SAI_MspDeInit+0xa4>)
 8002f4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f4c:	4a0d      	ldr	r2, [pc, #52]	@ (8002f84 <HAL_SAI_MspDeInit+0xa4>)
 8002f4e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002f52:	6453      	str	r3, [r2, #68]	@ 0x44
      }

    /**SAI2_B_Block_B GPIO Configuration
    PG10     ------> SAI2_SD_B
    */
    HAL_GPIO_DeInit(SAI2_SDB_GPIO_Port, SAI2_SDB_Pin);
 8002f54:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002f58:	480d      	ldr	r0, [pc, #52]	@ (8002f90 <HAL_SAI_MspDeInit+0xb0>)
 8002f5a:	f004 fb73 	bl	8007644 <HAL_GPIO_DeInit>

    /* SAI2 DMA Deinit */
    HAL_DMA_DeInit(hsai->hdmarx);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f62:	4618      	mov	r0, r3
 8002f64:	f003 f954 	bl	8006210 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hsai->hdmatx);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	f003 f94f 	bl	8006210 <HAL_DMA_DeInit>
    }
}
 8002f72:	bf00      	nop
 8002f74:	3708      	adds	r7, #8
 8002f76:	46bd      	mov	sp, r7
 8002f78:	bd80      	pop	{r7, pc}
 8002f7a:	bf00      	nop
 8002f7c:	40015c04 	.word	0x40015c04
 8002f80:	20013024 	.word	0x20013024
 8002f84:	40023800 	.word	0x40023800
 8002f88:	40022000 	.word	0x40022000
 8002f8c:	40015c24 	.word	0x40015c24
 8002f90:	40021800 	.word	0x40021800

08002f94 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b08e      	sub	sp, #56	@ 0x38
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002fa0:	2300      	movs	r3, #0
 8002fa2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002fa4:	4b33      	ldr	r3, [pc, #204]	@ (8003074 <HAL_InitTick+0xe0>)
 8002fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa8:	4a32      	ldr	r2, [pc, #200]	@ (8003074 <HAL_InitTick+0xe0>)
 8002faa:	f043 0310 	orr.w	r3, r3, #16
 8002fae:	6413      	str	r3, [r2, #64]	@ 0x40
 8002fb0:	4b30      	ldr	r3, [pc, #192]	@ (8003074 <HAL_InitTick+0xe0>)
 8002fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fb4:	f003 0310 	and.w	r3, r3, #16
 8002fb8:	60fb      	str	r3, [r7, #12]
 8002fba:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002fbc:	f107 0210 	add.w	r2, r7, #16
 8002fc0:	f107 0314 	add.w	r3, r7, #20
 8002fc4:	4611      	mov	r1, r2
 8002fc6:	4618      	mov	r0, r3
 8002fc8:	f008 fcaa 	bl	800b920 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002fcc:	6a3b      	ldr	r3, [r7, #32]
 8002fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002fd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d103      	bne.n	8002fde <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002fd6:	f008 fc7b 	bl	800b8d0 <HAL_RCC_GetPCLK1Freq>
 8002fda:	6378      	str	r0, [r7, #52]	@ 0x34
 8002fdc:	e004      	b.n	8002fe8 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002fde:	f008 fc77 	bl	800b8d0 <HAL_RCC_GetPCLK1Freq>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	005b      	lsls	r3, r3, #1
 8002fe6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002fe8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002fea:	4a23      	ldr	r2, [pc, #140]	@ (8003078 <HAL_InitTick+0xe4>)
 8002fec:	fba2 2303 	umull	r2, r3, r2, r3
 8002ff0:	0c9b      	lsrs	r3, r3, #18
 8002ff2:	3b01      	subs	r3, #1
 8002ff4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002ff6:	4b21      	ldr	r3, [pc, #132]	@ (800307c <HAL_InitTick+0xe8>)
 8002ff8:	4a21      	ldr	r2, [pc, #132]	@ (8003080 <HAL_InitTick+0xec>)
 8002ffa:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002ffc:	4b1f      	ldr	r3, [pc, #124]	@ (800307c <HAL_InitTick+0xe8>)
 8002ffe:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003002:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003004:	4a1d      	ldr	r2, [pc, #116]	@ (800307c <HAL_InitTick+0xe8>)
 8003006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003008:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800300a:	4b1c      	ldr	r3, [pc, #112]	@ (800307c <HAL_InitTick+0xe8>)
 800300c:	2200      	movs	r2, #0
 800300e:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003010:	4b1a      	ldr	r3, [pc, #104]	@ (800307c <HAL_InitTick+0xe8>)
 8003012:	2200      	movs	r2, #0
 8003014:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003016:	4b19      	ldr	r3, [pc, #100]	@ (800307c <HAL_InitTick+0xe8>)
 8003018:	2200      	movs	r2, #0
 800301a:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 800301c:	4817      	ldr	r0, [pc, #92]	@ (800307c <HAL_InitTick+0xe8>)
 800301e:	f00b fe14 	bl	800ec4a <HAL_TIM_Base_Init>
 8003022:	4603      	mov	r3, r0
 8003024:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003028:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800302c:	2b00      	cmp	r3, #0
 800302e:	d11b      	bne.n	8003068 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003030:	4812      	ldr	r0, [pc, #72]	@ (800307c <HAL_InitTick+0xe8>)
 8003032:	f00b fe61 	bl	800ecf8 <HAL_TIM_Base_Start_IT>
 8003036:	4603      	mov	r3, r0
 8003038:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800303c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003040:	2b00      	cmp	r3, #0
 8003042:	d111      	bne.n	8003068 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003044:	2036      	movs	r0, #54	@ 0x36
 8003046:	f002 fe43 	bl	8005cd0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	2b0f      	cmp	r3, #15
 800304e:	d808      	bhi.n	8003062 <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003050:	2200      	movs	r2, #0
 8003052:	6879      	ldr	r1, [r7, #4]
 8003054:	2036      	movs	r0, #54	@ 0x36
 8003056:	f002 fe1f 	bl	8005c98 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800305a:	4a0a      	ldr	r2, [pc, #40]	@ (8003084 <HAL_InitTick+0xf0>)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	6013      	str	r3, [r2, #0]
 8003060:	e002      	b.n	8003068 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003068:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800306c:	4618      	mov	r0, r3
 800306e:	3738      	adds	r7, #56	@ 0x38
 8003070:	46bd      	mov	sp, r7
 8003072:	bd80      	pop	{r7, pc}
 8003074:	40023800 	.word	0x40023800
 8003078:	431bde83 	.word	0x431bde83
 800307c:	20013028 	.word	0x20013028
 8003080:	40001000 	.word	0x40001000
 8003084:	20012038 	.word	0x20012038

08003088 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003088:	b480      	push	{r7}
 800308a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800308c:	bf00      	nop
 800308e:	e7fd      	b.n	800308c <NMI_Handler+0x4>

08003090 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003090:	b480      	push	{r7}
 8003092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003094:	bf00      	nop
 8003096:	e7fd      	b.n	8003094 <HardFault_Handler+0x4>

08003098 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800309c:	bf00      	nop
 800309e:	e7fd      	b.n	800309c <MemManage_Handler+0x4>

080030a0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030a4:	bf00      	nop
 80030a6:	e7fd      	b.n	80030a4 <BusFault_Handler+0x4>

080030a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030a8:	b480      	push	{r7}
 80030aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030ac:	bf00      	nop
 80030ae:	e7fd      	b.n	80030ac <UsageFault_Handler+0x4>

080030b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030b4:	bf00      	nop
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
	...

080030c0 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80030c4:	4802      	ldr	r0, [pc, #8]	@ (80030d0 <TIM6_DAC_IRQHandler+0x10>)
 80030c6:	f00b fee6 	bl	800ee96 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80030ca:	bf00      	nop
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	20013028 	.word	0x20013028

080030d4 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_a);
 80030d8:	4802      	ldr	r0, [pc, #8]	@ (80030e4 <DMA2_Stream4_IRQHandler+0x10>)
 80030da:	f003 f957 	bl	800638c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 80030de:	bf00      	nop
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	20012b10 	.word	0x20012b10

080030e8 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 80030ec:	4802      	ldr	r0, [pc, #8]	@ (80030f8 <OTG_FS_IRQHandler+0x10>)
 80030ee:	f004 fea3 	bl	8007e38 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80030f2:	bf00      	nop
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	2001b7f0 	.word	0x2001b7f0

080030fc <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sai2_b);
 8003100:	4802      	ldr	r0, [pc, #8]	@ (800310c <DMA2_Stream6_IRQHandler+0x10>)
 8003102:	f003 f943 	bl	800638c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8003106:	bf00      	nop
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	20012b70 	.word	0x20012b70

08003110 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8003114:	4802      	ldr	r0, [pc, #8]	@ (8003120 <LTDC_IRQHandler+0x10>)
 8003116:	f007 fbe1 	bl	800a8dc <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 800311a:	bf00      	nop
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	200128f4 	.word	0x200128f4

08003124 <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8003128:	4802      	ldr	r0, [pc, #8]	@ (8003134 <DMA2D_IRQHandler+0x10>)
 800312a:	f003 fbef 	bl	800690c <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 800312e:	bf00      	nop
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	2001275c 	.word	0x2001275c

08003138 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	b086      	sub	sp, #24
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003140:	4a14      	ldr	r2, [pc, #80]	@ (8003194 <_sbrk+0x5c>)
 8003142:	4b15      	ldr	r3, [pc, #84]	@ (8003198 <_sbrk+0x60>)
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800314c:	4b13      	ldr	r3, [pc, #76]	@ (800319c <_sbrk+0x64>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d102      	bne.n	800315a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003154:	4b11      	ldr	r3, [pc, #68]	@ (800319c <_sbrk+0x64>)
 8003156:	4a12      	ldr	r2, [pc, #72]	@ (80031a0 <_sbrk+0x68>)
 8003158:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800315a:	4b10      	ldr	r3, [pc, #64]	@ (800319c <_sbrk+0x64>)
 800315c:	681a      	ldr	r2, [r3, #0]
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4413      	add	r3, r2
 8003162:	693a      	ldr	r2, [r7, #16]
 8003164:	429a      	cmp	r2, r3
 8003166:	d207      	bcs.n	8003178 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003168:	f014 fe40 	bl	8017dec <__errno>
 800316c:	4603      	mov	r3, r0
 800316e:	220c      	movs	r2, #12
 8003170:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003172:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003176:	e009      	b.n	800318c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003178:	4b08      	ldr	r3, [pc, #32]	@ (800319c <_sbrk+0x64>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800317e:	4b07      	ldr	r3, [pc, #28]	@ (800319c <_sbrk+0x64>)
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	4413      	add	r3, r2
 8003186:	4a05      	ldr	r2, [pc, #20]	@ (800319c <_sbrk+0x64>)
 8003188:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800318a:	68fb      	ldr	r3, [r7, #12]
}
 800318c:	4618      	mov	r0, r3
 800318e:	3718      	adds	r7, #24
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	20010000 	.word	0x20010000
 8003198:	00000400 	.word	0x00000400
 800319c:	20013074 	.word	0x20013074
 80031a0:	20000000 	.word	0x20000000

080031a4 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80031a8:	4b06      	ldr	r3, [pc, #24]	@ (80031c4 <SystemInit+0x20>)
 80031aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80031ae:	4a05      	ldr	r2, [pc, #20]	@ (80031c4 <SystemInit+0x20>)
 80031b0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80031b4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80031b8:	bf00      	nop
 80031ba:	46bd      	mov	sp, r7
 80031bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c0:	4770      	bx	lr
 80031c2:	bf00      	nop
 80031c4:	e000ed00 	.word	0xe000ed00

080031c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80031c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003200 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit   
 80031cc:	f7ff ffea 	bl	80031a4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80031d0:	480c      	ldr	r0, [pc, #48]	@ (8003204 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80031d2:	490d      	ldr	r1, [pc, #52]	@ (8003208 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80031d4:	4a0d      	ldr	r2, [pc, #52]	@ (800320c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80031d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80031d8:	e002      	b.n	80031e0 <LoopCopyDataInit>

080031da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80031da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80031dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80031de:	3304      	adds	r3, #4

080031e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80031e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80031e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80031e4:	d3f9      	bcc.n	80031da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80031e6:	4a0a      	ldr	r2, [pc, #40]	@ (8003210 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80031e8:	4c0a      	ldr	r4, [pc, #40]	@ (8003214 <LoopFillZerobss+0x22>)
  movs r3, #0
 80031ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80031ec:	e001      	b.n	80031f2 <LoopFillZerobss>

080031ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80031ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80031f0:	3204      	adds	r2, #4

080031f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80031f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80031f4:	d3fb      	bcc.n	80031ee <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80031f6:	f014 fdff 	bl	8017df8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80031fa:	f7fd fa23 	bl	8000644 <main>
  bx  lr    
 80031fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003200:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003204:	20012000 	.word	0x20012000
  ldr r1, =_edata
 8003208:	200120b4 	.word	0x200120b4
  ldr r2, =_sidata
 800320c:	08017fcc 	.word	0x08017fcc
  ldr r2, =_sbss
 8003210:	200121f4 	.word	0x200121f4
  ldr r4, =_ebss
 8003214:	2001bd18 	.word	0x2001bd18

08003218 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003218:	e7fe      	b.n	8003218 <ADC_IRQHandler>
	...

0800321c <wm8994_Init>:
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param AudioFreq: Audio Frequency 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Init(uint16_t DeviceAddr, uint16_t OutputInputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 800321c:	b580      	push	{r7, lr}
 800321e:	b088      	sub	sp, #32
 8003220:	af00      	add	r7, sp, #0
 8003222:	607b      	str	r3, [r7, #4]
 8003224:	4603      	mov	r3, r0
 8003226:	81fb      	strh	r3, [r7, #14]
 8003228:	460b      	mov	r3, r1
 800322a:	81bb      	strh	r3, [r7, #12]
 800322c:	4613      	mov	r3, r2
 800322e:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8003230:	2300      	movs	r3, #0
 8003232:	61fb      	str	r3, [r7, #28]
  uint16_t output_device = OutputInputDevice & 0xFF;
 8003234:	89bb      	ldrh	r3, [r7, #12]
 8003236:	b2db      	uxtb	r3, r3
 8003238:	833b      	strh	r3, [r7, #24]
  uint16_t input_device = OutputInputDevice & 0xFF00;
 800323a:	89bb      	ldrh	r3, [r7, #12]
 800323c:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003240:	82fb      	strh	r3, [r7, #22]
  uint16_t power_mgnt_reg_1 = 0;
 8003242:	2300      	movs	r3, #0
 8003244:	837b      	strh	r3, [r7, #26]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8003246:	f001 fc71 	bl	8004b2c <AUDIO_IO_Init>
  /* wm8994 Errata Work-Arounds */
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0003);
 800324a:	89fb      	ldrh	r3, [r7, #14]
 800324c:	b2db      	uxtb	r3, r3
 800324e:	2203      	movs	r2, #3
 8003250:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8003254:	4618      	mov	r0, r3
 8003256:	f001 fafb 	bl	8004850 <CODEC_IO_Write>
 800325a:	4603      	mov	r3, r0
 800325c:	461a      	mov	r2, r3
 800325e:	69fb      	ldr	r3, [r7, #28]
 8003260:	4413      	add	r3, r2
 8003262:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x817, 0x0000);
 8003264:	89fb      	ldrh	r3, [r7, #14]
 8003266:	b2db      	uxtb	r3, r3
 8003268:	2200      	movs	r2, #0
 800326a:	f640 0117 	movw	r1, #2071	@ 0x817
 800326e:	4618      	mov	r0, r3
 8003270:	f001 faee 	bl	8004850 <CODEC_IO_Write>
 8003274:	4603      	mov	r3, r0
 8003276:	461a      	mov	r2, r3
 8003278:	69fb      	ldr	r3, [r7, #28]
 800327a:	4413      	add	r3, r2
 800327c:	61fb      	str	r3, [r7, #28]
  counter += CODEC_IO_Write(DeviceAddr, 0x102, 0x0000);
 800327e:	89fb      	ldrh	r3, [r7, #14]
 8003280:	b2db      	uxtb	r3, r3
 8003282:	2200      	movs	r2, #0
 8003284:	f44f 7181 	mov.w	r1, #258	@ 0x102
 8003288:	4618      	mov	r0, r3
 800328a:	f001 fae1 	bl	8004850 <CODEC_IO_Write>
 800328e:	4603      	mov	r3, r0
 8003290:	461a      	mov	r2, r3
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	4413      	add	r3, r2
 8003296:	61fb      	str	r3, [r7, #28]

  /* Enable VMID soft start (fast), Start-up Bias Current Enabled */
  counter += CODEC_IO_Write(DeviceAddr, 0x39, 0x006C);
 8003298:	89fb      	ldrh	r3, [r7, #14]
 800329a:	b2db      	uxtb	r3, r3
 800329c:	226c      	movs	r2, #108	@ 0x6c
 800329e:	2139      	movs	r1, #57	@ 0x39
 80032a0:	4618      	mov	r0, r3
 80032a2:	f001 fad5 	bl	8004850 <CODEC_IO_Write>
 80032a6:	4603      	mov	r3, r0
 80032a8:	461a      	mov	r2, r3
 80032aa:	69fb      	ldr	r3, [r7, #28]
 80032ac:	4413      	add	r3, r2
 80032ae:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID */
  if (input_device > 0)
 80032b0:	8afb      	ldrh	r3, [r7, #22]
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d00c      	beq.n	80032d0 <wm8994_Init+0xb4>
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0013);
 80032b6:	89fb      	ldrh	r3, [r7, #14]
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	2213      	movs	r2, #19
 80032bc:	2101      	movs	r1, #1
 80032be:	4618      	mov	r0, r3
 80032c0:	f001 fac6 	bl	8004850 <CODEC_IO_Write>
 80032c4:	4603      	mov	r3, r0
 80032c6:	461a      	mov	r2, r3
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	4413      	add	r3, r2
 80032cc:	61fb      	str	r3, [r7, #28]
 80032ce:	e00b      	b.n	80032e8 <wm8994_Init+0xcc>
  }
  else
  {
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x0003);
 80032d0:	89fb      	ldrh	r3, [r7, #14]
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	2203      	movs	r2, #3
 80032d6:	2101      	movs	r1, #1
 80032d8:	4618      	mov	r0, r3
 80032da:	f001 fab9 	bl	8004850 <CODEC_IO_Write>
 80032de:	4603      	mov	r3, r0
 80032e0:	461a      	mov	r2, r3
 80032e2:	69fb      	ldr	r3, [r7, #28]
 80032e4:	4413      	add	r3, r2
 80032e6:	61fb      	str	r3, [r7, #28]
  }

  /* Add Delay */
  AUDIO_IO_Delay(50);
 80032e8:	2032      	movs	r0, #50	@ 0x32
 80032ea:	f001 fc87 	bl	8004bfc <AUDIO_IO_Delay>

  /* Path Configurations for output */
  if (output_device > 0)
 80032ee:	8b3b      	ldrh	r3, [r7, #24]
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	f000 815f 	beq.w	80035b4 <wm8994_Init+0x398>
  {
    outputEnabled = 1;
 80032f6:	4bae      	ldr	r3, [pc, #696]	@ (80035b0 <wm8994_Init+0x394>)
 80032f8:	2201      	movs	r2, #1
 80032fa:	601a      	str	r2, [r3, #0]

    switch (output_device)
 80032fc:	8b3b      	ldrh	r3, [r7, #24]
 80032fe:	2b03      	cmp	r3, #3
 8003300:	f000 808c 	beq.w	800341c <wm8994_Init+0x200>
 8003304:	2b03      	cmp	r3, #3
 8003306:	f300 8111 	bgt.w	800352c <wm8994_Init+0x310>
 800330a:	2b01      	cmp	r3, #1
 800330c:	d002      	beq.n	8003314 <wm8994_Init+0xf8>
 800330e:	2b02      	cmp	r3, #2
 8003310:	d042      	beq.n	8003398 <wm8994_Init+0x17c>
 8003312:	e10b      	b.n	800352c <wm8994_Init+0x310>
    {
    case OUTPUT_DEVICE_SPEAKER:
      /* Enable DAC1 (Left), Enable DAC1 (Right),
      Disable DAC2 (Left), Disable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 8003314:	89fb      	ldrh	r3, [r7, #14]
 8003316:	b2db      	uxtb	r3, r3
 8003318:	f640 420c 	movw	r2, #3084	@ 0xc0c
 800331c:	2105      	movs	r1, #5
 800331e:	4618      	mov	r0, r3
 8003320:	f001 fa96 	bl	8004850 <CODEC_IO_Write>
 8003324:	4603      	mov	r3, r0
 8003326:	461a      	mov	r2, r3
 8003328:	69fb      	ldr	r3, [r7, #28]
 800332a:	4413      	add	r3, r2
 800332c:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 800332e:	89fb      	ldrh	r3, [r7, #14]
 8003330:	b2db      	uxtb	r3, r3
 8003332:	2200      	movs	r2, #0
 8003334:	f240 6101 	movw	r1, #1537	@ 0x601
 8003338:	4618      	mov	r0, r3
 800333a:	f001 fa89 	bl	8004850 <CODEC_IO_Write>
 800333e:	4603      	mov	r3, r0
 8003340:	461a      	mov	r2, r3
 8003342:	69fb      	ldr	r3, [r7, #28]
 8003344:	4413      	add	r3, r2
 8003346:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8003348:	89fb      	ldrh	r3, [r7, #14]
 800334a:	b2db      	uxtb	r3, r3
 800334c:	2200      	movs	r2, #0
 800334e:	f240 6102 	movw	r1, #1538	@ 0x602
 8003352:	4618      	mov	r0, r3
 8003354:	f001 fa7c 	bl	8004850 <CODEC_IO_Write>
 8003358:	4603      	mov	r3, r0
 800335a:	461a      	mov	r2, r3
 800335c:	69fb      	ldr	r3, [r7, #28]
 800335e:	4413      	add	r3, r2
 8003360:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 8003362:	89fb      	ldrh	r3, [r7, #14]
 8003364:	b2db      	uxtb	r3, r3
 8003366:	2202      	movs	r2, #2
 8003368:	f240 6104 	movw	r1, #1540	@ 0x604
 800336c:	4618      	mov	r0, r3
 800336e:	f001 fa6f 	bl	8004850 <CODEC_IO_Write>
 8003372:	4603      	mov	r3, r0
 8003374:	461a      	mov	r2, r3
 8003376:	69fb      	ldr	r3, [r7, #28]
 8003378:	4413      	add	r3, r2
 800337a:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 800337c:	89fb      	ldrh	r3, [r7, #14]
 800337e:	b2db      	uxtb	r3, r3
 8003380:	2202      	movs	r2, #2
 8003382:	f240 6105 	movw	r1, #1541	@ 0x605
 8003386:	4618      	mov	r0, r3
 8003388:	f001 fa62 	bl	8004850 <CODEC_IO_Write>
 800338c:	4603      	mov	r3, r0
 800338e:	461a      	mov	r2, r3
 8003390:	69fb      	ldr	r3, [r7, #28]
 8003392:	4413      	add	r3, r2
 8003394:	61fb      	str	r3, [r7, #28]
      break;
 8003396:	e110      	b.n	80035ba <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_HEADPHONE:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 8003398:	89fb      	ldrh	r3, [r7, #14]
 800339a:	b2db      	uxtb	r3, r3
 800339c:	f240 3203 	movw	r2, #771	@ 0x303
 80033a0:	2105      	movs	r1, #5
 80033a2:	4618      	mov	r0, r3
 80033a4:	f001 fa54 	bl	8004850 <CODEC_IO_Write>
 80033a8:	4603      	mov	r3, r0
 80033aa:	461a      	mov	r2, r3
 80033ac:	69fb      	ldr	r3, [r7, #28]
 80033ae:	4413      	add	r3, r2
 80033b0:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80033b2:	89fb      	ldrh	r3, [r7, #14]
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	2201      	movs	r2, #1
 80033b8:	f240 6101 	movw	r1, #1537	@ 0x601
 80033bc:	4618      	mov	r0, r3
 80033be:	f001 fa47 	bl	8004850 <CODEC_IO_Write>
 80033c2:	4603      	mov	r3, r0
 80033c4:	461a      	mov	r2, r3
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	4413      	add	r3, r2
 80033ca:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80033cc:	89fb      	ldrh	r3, [r7, #14]
 80033ce:	b2db      	uxtb	r3, r3
 80033d0:	2201      	movs	r2, #1
 80033d2:	f240 6102 	movw	r1, #1538	@ 0x602
 80033d6:	4618      	mov	r0, r3
 80033d8:	f001 fa3a 	bl	8004850 <CODEC_IO_Write>
 80033dc:	4603      	mov	r3, r0
 80033de:	461a      	mov	r2, r3
 80033e0:	69fb      	ldr	r3, [r7, #28]
 80033e2:	4413      	add	r3, r2
 80033e4:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 80033e6:	89fb      	ldrh	r3, [r7, #14]
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	2200      	movs	r2, #0
 80033ec:	f240 6104 	movw	r1, #1540	@ 0x604
 80033f0:	4618      	mov	r0, r3
 80033f2:	f001 fa2d 	bl	8004850 <CODEC_IO_Write>
 80033f6:	4603      	mov	r3, r0
 80033f8:	461a      	mov	r2, r3
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	4413      	add	r3, r2
 80033fe:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8003400:	89fb      	ldrh	r3, [r7, #14]
 8003402:	b2db      	uxtb	r3, r3
 8003404:	2200      	movs	r2, #0
 8003406:	f240 6105 	movw	r1, #1541	@ 0x605
 800340a:	4618      	mov	r0, r3
 800340c:	f001 fa20 	bl	8004850 <CODEC_IO_Write>
 8003410:	4603      	mov	r3, r0
 8003412:	461a      	mov	r2, r3
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	4413      	add	r3, r2
 8003418:	61fb      	str	r3, [r7, #28]
      break;
 800341a:	e0ce      	b.n	80035ba <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_BOTH:
      if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 800341c:	8afb      	ldrh	r3, [r7, #22]
 800341e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003422:	d141      	bne.n	80034a8 <wm8994_Init+0x28c>
      {
        /* Enable DAC1 (Left), Enable DAC1 (Right),
        also Enable DAC2 (Left), Enable DAC2 (Right)*/
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8003424:	89fb      	ldrh	r3, [r7, #14]
 8003426:	b2db      	uxtb	r3, r3
 8003428:	f640 720f 	movw	r2, #3855	@ 0xf0f
 800342c:	2105      	movs	r1, #5
 800342e:	4618      	mov	r0, r3
 8003430:	f001 fa0e 	bl	8004850 <CODEC_IO_Write>
 8003434:	4603      	mov	r3, r0
 8003436:	461a      	mov	r2, r3
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	4413      	add	r3, r2
 800343c:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 1 (Left) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0003);
 800343e:	89fb      	ldrh	r3, [r7, #14]
 8003440:	b2db      	uxtb	r3, r3
 8003442:	2203      	movs	r2, #3
 8003444:	f240 6101 	movw	r1, #1537	@ 0x601
 8003448:	4618      	mov	r0, r3
 800344a:	f001 fa01 	bl	8004850 <CODEC_IO_Write>
 800344e:	4603      	mov	r3, r0
 8003450:	461a      	mov	r2, r3
 8003452:	69fb      	ldr	r3, [r7, #28]
 8003454:	4413      	add	r3, r2
 8003456:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 1 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0003);
 8003458:	89fb      	ldrh	r3, [r7, #14]
 800345a:	b2db      	uxtb	r3, r3
 800345c:	2203      	movs	r2, #3
 800345e:	f240 6102 	movw	r1, #1538	@ 0x602
 8003462:	4618      	mov	r0, r3
 8003464:	f001 f9f4 	bl	8004850 <CODEC_IO_Write>
 8003468:	4603      	mov	r3, r0
 800346a:	461a      	mov	r2, r3
 800346c:	69fb      	ldr	r3, [r7, #28]
 800346e:	4413      	add	r3, r2
 8003470:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Left) to DAC 2 (Left) mixer path
        Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path  */
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0003);
 8003472:	89fb      	ldrh	r3, [r7, #14]
 8003474:	b2db      	uxtb	r3, r3
 8003476:	2203      	movs	r2, #3
 8003478:	f240 6104 	movw	r1, #1540	@ 0x604
 800347c:	4618      	mov	r0, r3
 800347e:	f001 f9e7 	bl	8004850 <CODEC_IO_Write>
 8003482:	4603      	mov	r3, r0
 8003484:	461a      	mov	r2, r3
 8003486:	69fb      	ldr	r3, [r7, #28]
 8003488:	4413      	add	r3, r2
 800348a:	61fb      	str	r3, [r7, #28]
        
        /* Enable the AIF1 Timeslot 0 (Right) to DAC 2 (Right) mixer path
        Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0003);
 800348c:	89fb      	ldrh	r3, [r7, #14]
 800348e:	b2db      	uxtb	r3, r3
 8003490:	2203      	movs	r2, #3
 8003492:	f240 6105 	movw	r1, #1541	@ 0x605
 8003496:	4618      	mov	r0, r3
 8003498:	f001 f9da 	bl	8004850 <CODEC_IO_Write>
 800349c:	4603      	mov	r3, r0
 800349e:	461a      	mov	r2, r3
 80034a0:	69fb      	ldr	r3, [r7, #28]
 80034a2:	4413      	add	r3, r2
 80034a4:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
        
        /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
      }
      break;
 80034a6:	e088      	b.n	80035ba <wm8994_Init+0x39e>
        counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 80034a8:	89fb      	ldrh	r3, [r7, #14]
 80034aa:	b2db      	uxtb	r3, r3
 80034ac:	f640 720f 	movw	r2, #3855	@ 0xf0f
 80034b0:	2105      	movs	r1, #5
 80034b2:	4618      	mov	r0, r3
 80034b4:	f001 f9cc 	bl	8004850 <CODEC_IO_Write>
 80034b8:	4603      	mov	r3, r0
 80034ba:	461a      	mov	r2, r3
 80034bc:	69fb      	ldr	r3, [r7, #28]
 80034be:	4413      	add	r3, r2
 80034c0:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80034c2:	89fb      	ldrh	r3, [r7, #14]
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	2201      	movs	r2, #1
 80034c8:	f240 6101 	movw	r1, #1537	@ 0x601
 80034cc:	4618      	mov	r0, r3
 80034ce:	f001 f9bf 	bl	8004850 <CODEC_IO_Write>
 80034d2:	4603      	mov	r3, r0
 80034d4:	461a      	mov	r2, r3
 80034d6:	69fb      	ldr	r3, [r7, #28]
 80034d8:	4413      	add	r3, r2
 80034da:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 80034dc:	89fb      	ldrh	r3, [r7, #14]
 80034de:	b2db      	uxtb	r3, r3
 80034e0:	2201      	movs	r2, #1
 80034e2:	f240 6102 	movw	r1, #1538	@ 0x602
 80034e6:	4618      	mov	r0, r3
 80034e8:	f001 f9b2 	bl	8004850 <CODEC_IO_Write>
 80034ec:	4603      	mov	r3, r0
 80034ee:	461a      	mov	r2, r3
 80034f0:	69fb      	ldr	r3, [r7, #28]
 80034f2:	4413      	add	r3, r2
 80034f4:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 80034f6:	89fb      	ldrh	r3, [r7, #14]
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	2202      	movs	r2, #2
 80034fc:	f240 6104 	movw	r1, #1540	@ 0x604
 8003500:	4618      	mov	r0, r3
 8003502:	f001 f9a5 	bl	8004850 <CODEC_IO_Write>
 8003506:	4603      	mov	r3, r0
 8003508:	461a      	mov	r2, r3
 800350a:	69fb      	ldr	r3, [r7, #28]
 800350c:	4413      	add	r3, r2
 800350e:	61fb      	str	r3, [r7, #28]
        counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);      
 8003510:	89fb      	ldrh	r3, [r7, #14]
 8003512:	b2db      	uxtb	r3, r3
 8003514:	2202      	movs	r2, #2
 8003516:	f240 6105 	movw	r1, #1541	@ 0x605
 800351a:	4618      	mov	r0, r3
 800351c:	f001 f998 	bl	8004850 <CODEC_IO_Write>
 8003520:	4603      	mov	r3, r0
 8003522:	461a      	mov	r2, r3
 8003524:	69fb      	ldr	r3, [r7, #28]
 8003526:	4413      	add	r3, r2
 8003528:	61fb      	str	r3, [r7, #28]
      break;
 800352a:	e046      	b.n	80035ba <wm8994_Init+0x39e>

    case OUTPUT_DEVICE_AUTO :
    default:
      /* Disable DAC1 (Left), Disable DAC1 (Right),
      Enable DAC2 (Left), Enable DAC2 (Right)*/
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 800352c:	89fb      	ldrh	r3, [r7, #14]
 800352e:	b2db      	uxtb	r3, r3
 8003530:	f240 3203 	movw	r2, #771	@ 0x303
 8003534:	2105      	movs	r1, #5
 8003536:	4618      	mov	r0, r3
 8003538:	f001 f98a 	bl	8004850 <CODEC_IO_Write>
 800353c:	4603      	mov	r3, r0
 800353e:	461a      	mov	r2, r3
 8003540:	69fb      	ldr	r3, [r7, #28]
 8003542:	4413      	add	r3, r2
 8003544:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 8003546:	89fb      	ldrh	r3, [r7, #14]
 8003548:	b2db      	uxtb	r3, r3
 800354a:	2201      	movs	r2, #1
 800354c:	f240 6101 	movw	r1, #1537	@ 0x601
 8003550:	4618      	mov	r0, r3
 8003552:	f001 f97d 	bl	8004850 <CODEC_IO_Write>
 8003556:	4603      	mov	r3, r0
 8003558:	461a      	mov	r2, r3
 800355a:	69fb      	ldr	r3, [r7, #28]
 800355c:	4413      	add	r3, r2
 800355e:	61fb      	str	r3, [r7, #28]

      /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8003560:	89fb      	ldrh	r3, [r7, #14]
 8003562:	b2db      	uxtb	r3, r3
 8003564:	2201      	movs	r2, #1
 8003566:	f240 6102 	movw	r1, #1538	@ 0x602
 800356a:	4618      	mov	r0, r3
 800356c:	f001 f970 	bl	8004850 <CODEC_IO_Write>
 8003570:	4603      	mov	r3, r0
 8003572:	461a      	mov	r2, r3
 8003574:	69fb      	ldr	r3, [r7, #28]
 8003576:	4413      	add	r3, r2
 8003578:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 800357a:	89fb      	ldrh	r3, [r7, #14]
 800357c:	b2db      	uxtb	r3, r3
 800357e:	2200      	movs	r2, #0
 8003580:	f240 6104 	movw	r1, #1540	@ 0x604
 8003584:	4618      	mov	r0, r3
 8003586:	f001 f963 	bl	8004850 <CODEC_IO_Write>
 800358a:	4603      	mov	r3, r0
 800358c:	461a      	mov	r2, r3
 800358e:	69fb      	ldr	r3, [r7, #28]
 8003590:	4413      	add	r3, r2
 8003592:	61fb      	str	r3, [r7, #28]

      /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8003594:	89fb      	ldrh	r3, [r7, #14]
 8003596:	b2db      	uxtb	r3, r3
 8003598:	2200      	movs	r2, #0
 800359a:	f240 6105 	movw	r1, #1541	@ 0x605
 800359e:	4618      	mov	r0, r3
 80035a0:	f001 f956 	bl	8004850 <CODEC_IO_Write>
 80035a4:	4603      	mov	r3, r0
 80035a6:	461a      	mov	r2, r3
 80035a8:	69fb      	ldr	r3, [r7, #28]
 80035aa:	4413      	add	r3, r2
 80035ac:	61fb      	str	r3, [r7, #28]
      break;
 80035ae:	e004      	b.n	80035ba <wm8994_Init+0x39e>
 80035b0:	20013078 	.word	0x20013078
    }
  }
  else
  {
    outputEnabled = 0;
 80035b4:	4b99      	ldr	r3, [pc, #612]	@ (800381c <wm8994_Init+0x600>)
 80035b6:	2200      	movs	r2, #0
 80035b8:	601a      	str	r2, [r3, #0]
  }

  /* Path Configurations for input */
  if (input_device > 0)
 80035ba:	8afb      	ldrh	r3, [r7, #22]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	f000 81ab 	beq.w	8003918 <wm8994_Init+0x6fc>
  {
    inputEnabled = 1;
 80035c2:	4b97      	ldr	r3, [pc, #604]	@ (8003820 <wm8994_Init+0x604>)
 80035c4:	2201      	movs	r2, #1
 80035c6:	601a      	str	r2, [r3, #0]
    switch (input_device)
 80035c8:	8afb      	ldrh	r3, [r7, #22]
 80035ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035ce:	f000 8129 	beq.w	8003824 <wm8994_Init+0x608>
 80035d2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80035d6:	f300 819b 	bgt.w	8003910 <wm8994_Init+0x6f4>
 80035da:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035de:	d05a      	beq.n	8003696 <wm8994_Init+0x47a>
 80035e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80035e4:	f300 8194 	bgt.w	8003910 <wm8994_Init+0x6f4>
 80035e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035ec:	f000 80c6 	beq.w	800377c <wm8994_Init+0x560>
 80035f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80035f4:	f040 818c 	bne.w	8003910 <wm8994_Init+0x6f4>
    {
    case INPUT_DEVICE_DIGITAL_MICROPHONE_2 :
      /* Enable AIF1ADC2 (Left), Enable AIF1ADC2 (Right)
       * Enable DMICDAT2 (Left), Enable DMICDAT2 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0C30);
 80035f8:	89fb      	ldrh	r3, [r7, #14]
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	f44f 6243 	mov.w	r2, #3120	@ 0xc30
 8003600:	2104      	movs	r1, #4
 8003602:	4618      	mov	r0, r3
 8003604:	f001 f924 	bl	8004850 <CODEC_IO_Write>
 8003608:	4603      	mov	r3, r0
 800360a:	461a      	mov	r2, r3
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	4413      	add	r3, r2
 8003610:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 8003612:	89fb      	ldrh	r3, [r7, #14]
 8003614:	b2db      	uxtb	r3, r3
 8003616:	22db      	movs	r2, #219	@ 0xdb
 8003618:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 800361c:	4618      	mov	r0, r3
 800361e:	f001 f917 	bl	8004850 <CODEC_IO_Write>
 8003622:	4603      	mov	r3, r0
 8003624:	461a      	mov	r2, r3
 8003626:	69fb      	ldr	r3, [r7, #28]
 8003628:	4413      	add	r3, r2
 800362a:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6000);
 800362c:	89fb      	ldrh	r3, [r7, #14]
 800362e:	b2db      	uxtb	r3, r3
 8003630:	f44f 42c0 	mov.w	r2, #24576	@ 0x6000
 8003634:	2102      	movs	r1, #2
 8003636:	4618      	mov	r0, r3
 8003638:	f001 f90a 	bl	8004850 <CODEC_IO_Write>
 800363c:	4603      	mov	r3, r0
 800363e:	461a      	mov	r2, r3
 8003640:	69fb      	ldr	r3, [r7, #28]
 8003642:	4413      	add	r3, r2
 8003644:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 8003646:	89fb      	ldrh	r3, [r7, #14]
 8003648:	b2db      	uxtb	r3, r3
 800364a:	2202      	movs	r2, #2
 800364c:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 8003650:	4618      	mov	r0, r3
 8003652:	f001 f8fd 	bl	8004850 <CODEC_IO_Write>
 8003656:	4603      	mov	r3, r0
 8003658:	461a      	mov	r2, r3
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	4413      	add	r3, r2
 800365e:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 8003660:	89fb      	ldrh	r3, [r7, #14]
 8003662:	b2db      	uxtb	r3, r3
 8003664:	2202      	movs	r2, #2
 8003666:	f240 6109 	movw	r1, #1545	@ 0x609
 800366a:	4618      	mov	r0, r3
 800366c:	f001 f8f0 	bl	8004850 <CODEC_IO_Write>
 8003670:	4603      	mov	r3, r0
 8003672:	461a      	mov	r2, r3
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	4413      	add	r3, r2
 8003678:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC2 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000E);
 800367a:	89fb      	ldrh	r3, [r7, #14]
 800367c:	b2db      	uxtb	r3, r3
 800367e:	220e      	movs	r2, #14
 8003680:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8003684:	4618      	mov	r0, r3
 8003686:	f001 f8e3 	bl	8004850 <CODEC_IO_Write>
 800368a:	4603      	mov	r3, r0
 800368c:	461a      	mov	r2, r3
 800368e:	69fb      	ldr	r3, [r7, #28]
 8003690:	4413      	add	r3, r2
 8003692:	61fb      	str	r3, [r7, #28]
      break;
 8003694:	e143      	b.n	800391e <wm8994_Init+0x702>

    case INPUT_DEVICE_INPUT_LINE_1 :
      /* IN1LN_TO_IN1L, IN1LP_TO_VMID, IN1RN_TO_IN1R, IN1RP_TO_VMID */
      counter += CODEC_IO_Write(DeviceAddr, 0x28, 0x0011);
 8003696:	89fb      	ldrh	r3, [r7, #14]
 8003698:	b2db      	uxtb	r3, r3
 800369a:	2211      	movs	r2, #17
 800369c:	2128      	movs	r1, #40	@ 0x28
 800369e:	4618      	mov	r0, r3
 80036a0:	f001 f8d6 	bl	8004850 <CODEC_IO_Write>
 80036a4:	4603      	mov	r3, r0
 80036a6:	461a      	mov	r2, r3
 80036a8:	69fb      	ldr	r3, [r7, #28]
 80036aa:	4413      	add	r3, r2
 80036ac:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1L_TO_MIXINL and +30dB on IN1L PGA output */
      counter += CODEC_IO_Write(DeviceAddr, 0x29, 0x0035);
 80036ae:	89fb      	ldrh	r3, [r7, #14]
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	2235      	movs	r2, #53	@ 0x35
 80036b4:	2129      	movs	r1, #41	@ 0x29
 80036b6:	4618      	mov	r0, r3
 80036b8:	f001 f8ca 	bl	8004850 <CODEC_IO_Write>
 80036bc:	4603      	mov	r3, r0
 80036be:	461a      	mov	r2, r3
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	4413      	add	r3, r2
 80036c4:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R_TO_MIXINL, Gain = +30dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x2A, 0x0035);
 80036c6:	89fb      	ldrh	r3, [r7, #14]
 80036c8:	b2db      	uxtb	r3, r3
 80036ca:	2235      	movs	r2, #53	@ 0x35
 80036cc:	212a      	movs	r1, #42	@ 0x2a
 80036ce:	4618      	mov	r0, r3
 80036d0:	f001 f8be 	bl	8004850 <CODEC_IO_Write>
 80036d4:	4603      	mov	r3, r0
 80036d6:	461a      	mov	r2, r3
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	4413      	add	r3, r2
 80036dc:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0303);
 80036de:	89fb      	ldrh	r3, [r7, #14]
 80036e0:	b2db      	uxtb	r3, r3
 80036e2:	f240 3203 	movw	r2, #771	@ 0x303
 80036e6:	2104      	movs	r1, #4
 80036e8:	4618      	mov	r0, r3
 80036ea:	f001 f8b1 	bl	8004850 <CODEC_IO_Write>
 80036ee:	4603      	mov	r3, r0
 80036f0:	461a      	mov	r2, r3
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	4413      	add	r3, r2
 80036f6:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC1 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 80036f8:	89fb      	ldrh	r3, [r7, #14]
 80036fa:	b2db      	uxtb	r3, r3
 80036fc:	22db      	movs	r2, #219	@ 0xdb
 80036fe:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8003702:	4618      	mov	r0, r3
 8003704:	f001 f8a4 	bl	8004850 <CODEC_IO_Write>
 8003708:	4603      	mov	r3, r0
 800370a:	461a      	mov	r2, r3
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	4413      	add	r3, r2
 8003710:	61fb      	str	r3, [r7, #28]

      /* Enable IN1L and IN1R, Disable IN2L and IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 8003712:	89fb      	ldrh	r3, [r7, #14]
 8003714:	b2db      	uxtb	r3, r3
 8003716:	f246 3250 	movw	r2, #25424	@ 0x6350
 800371a:	2102      	movs	r1, #2
 800371c:	4618      	mov	r0, r3
 800371e:	f001 f897 	bl	8004850 <CODEC_IO_Write>
 8003722:	4603      	mov	r3, r0
 8003724:	461a      	mov	r2, r3
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	4413      	add	r3, r2
 800372a:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCL(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 800372c:	89fb      	ldrh	r3, [r7, #14]
 800372e:	b2db      	uxtb	r3, r3
 8003730:	2202      	movs	r2, #2
 8003732:	f240 6106 	movw	r1, #1542	@ 0x606
 8003736:	4618      	mov	r0, r3
 8003738:	f001 f88a 	bl	8004850 <CODEC_IO_Write>
 800373c:	4603      	mov	r3, r0
 800373e:	461a      	mov	r2, r3
 8003740:	69fb      	ldr	r3, [r7, #28]
 8003742:	4413      	add	r3, r2
 8003744:	61fb      	str	r3, [r7, #28]

      /* Enable the ADCR(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 8003746:	89fb      	ldrh	r3, [r7, #14]
 8003748:	b2db      	uxtb	r3, r3
 800374a:	2202      	movs	r2, #2
 800374c:	f240 6107 	movw	r1, #1543	@ 0x607
 8003750:	4618      	mov	r0, r3
 8003752:	f001 f87d 	bl	8004850 <CODEC_IO_Write>
 8003756:	4603      	mov	r3, r0
 8003758:	461a      	mov	r2, r3
 800375a:	69fb      	ldr	r3, [r7, #28]
 800375c:	4413      	add	r3, r2
 800375e:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 8003760:	89fb      	ldrh	r3, [r7, #14]
 8003762:	b2db      	uxtb	r3, r3
 8003764:	220d      	movs	r2, #13
 8003766:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 800376a:	4618      	mov	r0, r3
 800376c:	f001 f870 	bl	8004850 <CODEC_IO_Write>
 8003770:	4603      	mov	r3, r0
 8003772:	461a      	mov	r2, r3
 8003774:	69fb      	ldr	r3, [r7, #28]
 8003776:	4413      	add	r3, r2
 8003778:	61fb      	str	r3, [r7, #28]
      break;
 800377a:	e0d0      	b.n	800391e <wm8994_Init+0x702>

    case INPUT_DEVICE_DIGITAL_MICROPHONE_1 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x030C);
 800377c:	89fb      	ldrh	r3, [r7, #14]
 800377e:	b2db      	uxtb	r3, r3
 8003780:	f44f 7243 	mov.w	r2, #780	@ 0x30c
 8003784:	2104      	movs	r1, #4
 8003786:	4618      	mov	r0, r3
 8003788:	f001 f862 	bl	8004850 <CODEC_IO_Write>
 800378c:	4603      	mov	r3, r0
 800378e:	461a      	mov	r2, r3
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	4413      	add	r3, r2
 8003794:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8003796:	89fb      	ldrh	r3, [r7, #14]
 8003798:	b2db      	uxtb	r3, r3
 800379a:	22db      	movs	r2, #219	@ 0xdb
 800379c:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 80037a0:	4618      	mov	r0, r3
 80037a2:	f001 f855 	bl	8004850 <CODEC_IO_Write>
 80037a6:	4603      	mov	r3, r0
 80037a8:	461a      	mov	r2, r3
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	4413      	add	r3, r2
 80037ae:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, IN2L, IN2R, Enable Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x6350);
 80037b0:	89fb      	ldrh	r3, [r7, #14]
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	f246 3250 	movw	r2, #25424	@ 0x6350
 80037b8:	2102      	movs	r1, #2
 80037ba:	4618      	mov	r0, r3
 80037bc:	f001 f848 	bl	8004850 <CODEC_IO_Write>
 80037c0:	4603      	mov	r3, r0
 80037c2:	461a      	mov	r2, r3
 80037c4:	69fb      	ldr	r3, [r7, #28]
 80037c6:	4413      	add	r3, r2
 80037c8:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 80037ca:	89fb      	ldrh	r3, [r7, #14]
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	2202      	movs	r2, #2
 80037d0:	f240 6106 	movw	r1, #1542	@ 0x606
 80037d4:	4618      	mov	r0, r3
 80037d6:	f001 f83b 	bl	8004850 <CODEC_IO_Write>
 80037da:	4603      	mov	r3, r0
 80037dc:	461a      	mov	r2, r3
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	4413      	add	r3, r2
 80037e2:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 80037e4:	89fb      	ldrh	r3, [r7, #14]
 80037e6:	b2db      	uxtb	r3, r3
 80037e8:	2202      	movs	r2, #2
 80037ea:	f240 6107 	movw	r1, #1543	@ 0x607
 80037ee:	4618      	mov	r0, r3
 80037f0:	f001 f82e 	bl	8004850 <CODEC_IO_Write>
 80037f4:	4603      	mov	r3, r0
 80037f6:	461a      	mov	r2, r3
 80037f8:	69fb      	ldr	r3, [r7, #28]
 80037fa:	4413      	add	r3, r2
 80037fc:	61fb      	str	r3, [r7, #28]

      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80037fe:	89fb      	ldrh	r3, [r7, #14]
 8003800:	b2db      	uxtb	r3, r3
 8003802:	220d      	movs	r2, #13
 8003804:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 8003808:	4618      	mov	r0, r3
 800380a:	f001 f821 	bl	8004850 <CODEC_IO_Write>
 800380e:	4603      	mov	r3, r0
 8003810:	461a      	mov	r2, r3
 8003812:	69fb      	ldr	r3, [r7, #28]
 8003814:	4413      	add	r3, r2
 8003816:	61fb      	str	r3, [r7, #28]
      break; 
 8003818:	e081      	b.n	800391e <wm8994_Init+0x702>
 800381a:	bf00      	nop
 800381c:	20013078 	.word	0x20013078
 8003820:	2001307c 	.word	0x2001307c
    case INPUT_DEVICE_DIGITAL_MIC1_MIC2 :
      /* Enable AIF1ADC1 (Left), Enable AIF1ADC1 (Right)
       * Enable DMICDAT1 (Left), Enable DMICDAT1 (Right)
       * Enable Left ADC, Enable Right ADC */
      counter += CODEC_IO_Write(DeviceAddr, 0x04, 0x0F3C);
 8003824:	89fb      	ldrh	r3, [r7, #14]
 8003826:	b2db      	uxtb	r3, r3
 8003828:	f640 723c 	movw	r2, #3900	@ 0xf3c
 800382c:	2104      	movs	r1, #4
 800382e:	4618      	mov	r0, r3
 8003830:	f001 f80e 	bl	8004850 <CODEC_IO_Write>
 8003834:	4603      	mov	r3, r0
 8003836:	461a      	mov	r2, r3
 8003838:	69fb      	ldr	r3, [r7, #28]
 800383a:	4413      	add	r3, r2
 800383c:	61fb      	str	r3, [r7, #28]

      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC2 Left/Right Timeslot 1 */
      counter += CODEC_IO_Write(DeviceAddr, 0x450, 0x00DB);
 800383e:	89fb      	ldrh	r3, [r7, #14]
 8003840:	b2db      	uxtb	r3, r3
 8003842:	22db      	movs	r2, #219	@ 0xdb
 8003844:	f44f 618a 	mov.w	r1, #1104	@ 0x450
 8003848:	4618      	mov	r0, r3
 800384a:	f001 f801 	bl	8004850 <CODEC_IO_Write>
 800384e:	4603      	mov	r3, r0
 8003850:	461a      	mov	r2, r3
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	4413      	add	r3, r2
 8003856:	61fb      	str	r3, [r7, #28]
      
      /* Enable AIF1 DRC2 Signal Detect & DRC in AIF1ADC1 Left/Right Timeslot 0 */
      counter += CODEC_IO_Write(DeviceAddr, 0x440, 0x00DB);
 8003858:	89fb      	ldrh	r3, [r7, #14]
 800385a:	b2db      	uxtb	r3, r3
 800385c:	22db      	movs	r2, #219	@ 0xdb
 800385e:	f44f 6188 	mov.w	r1, #1088	@ 0x440
 8003862:	4618      	mov	r0, r3
 8003864:	f000 fff4 	bl	8004850 <CODEC_IO_Write>
 8003868:	4603      	mov	r3, r0
 800386a:	461a      	mov	r2, r3
 800386c:	69fb      	ldr	r3, [r7, #28]
 800386e:	4413      	add	r3, r2
 8003870:	61fb      	str	r3, [r7, #28]

      /* Disable IN1L, IN1R, Enable IN2L, IN2R, Thermal sensor & shutdown */
      counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x63A0);
 8003872:	89fb      	ldrh	r3, [r7, #14]
 8003874:	b2db      	uxtb	r3, r3
 8003876:	f246 32a0 	movw	r2, #25504	@ 0x63a0
 800387a:	2102      	movs	r1, #2
 800387c:	4618      	mov	r0, r3
 800387e:	f000 ffe7 	bl	8004850 <CODEC_IO_Write>
 8003882:	4603      	mov	r3, r0
 8003884:	461a      	mov	r2, r3
 8003886:	69fb      	ldr	r3, [r7, #28]
 8003888:	4413      	add	r3, r2
 800388a:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 0 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x606, 0x0002);
 800388c:	89fb      	ldrh	r3, [r7, #14]
 800388e:	b2db      	uxtb	r3, r3
 8003890:	2202      	movs	r2, #2
 8003892:	f240 6106 	movw	r1, #1542	@ 0x606
 8003896:	4618      	mov	r0, r3
 8003898:	f000 ffda 	bl	8004850 <CODEC_IO_Write>
 800389c:	4603      	mov	r3, r0
 800389e:	461a      	mov	r2, r3
 80038a0:	69fb      	ldr	r3, [r7, #28]
 80038a2:	4413      	add	r3, r2
 80038a4:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 0 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x607, 0x0002);
 80038a6:	89fb      	ldrh	r3, [r7, #14]
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	2202      	movs	r2, #2
 80038ac:	f240 6107 	movw	r1, #1543	@ 0x607
 80038b0:	4618      	mov	r0, r3
 80038b2:	f000 ffcd 	bl	8004850 <CODEC_IO_Write>
 80038b6:	4603      	mov	r3, r0
 80038b8:	461a      	mov	r2, r3
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	4413      	add	r3, r2
 80038be:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Left) to AIF1 Timeslot 1 (Left) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x608, 0x0002);
 80038c0:	89fb      	ldrh	r3, [r7, #14]
 80038c2:	b2db      	uxtb	r3, r3
 80038c4:	2202      	movs	r2, #2
 80038c6:	f44f 61c1 	mov.w	r1, #1544	@ 0x608
 80038ca:	4618      	mov	r0, r3
 80038cc:	f000 ffc0 	bl	8004850 <CODEC_IO_Write>
 80038d0:	4603      	mov	r3, r0
 80038d2:	461a      	mov	r2, r3
 80038d4:	69fb      	ldr	r3, [r7, #28]
 80038d6:	4413      	add	r3, r2
 80038d8:	61fb      	str	r3, [r7, #28]

      /* Enable the DMIC2(Right) to AIF1 Timeslot 1 (Right) mixer path */
      counter += CODEC_IO_Write(DeviceAddr, 0x609, 0x0002);
 80038da:	89fb      	ldrh	r3, [r7, #14]
 80038dc:	b2db      	uxtb	r3, r3
 80038de:	2202      	movs	r2, #2
 80038e0:	f240 6109 	movw	r1, #1545	@ 0x609
 80038e4:	4618      	mov	r0, r3
 80038e6:	f000 ffb3 	bl	8004850 <CODEC_IO_Write>
 80038ea:	4603      	mov	r3, r0
 80038ec:	461a      	mov	r2, r3
 80038ee:	69fb      	ldr	r3, [r7, #28]
 80038f0:	4413      	add	r3, r2
 80038f2:	61fb      	str	r3, [r7, #28]
      
      /* GPIO1 pin configuration GP1_DIR = output, GP1_FN = AIF1 DRC1 signal detect */
      counter += CODEC_IO_Write(DeviceAddr, 0x700, 0x000D);
 80038f4:	89fb      	ldrh	r3, [r7, #14]
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	220d      	movs	r2, #13
 80038fa:	f44f 61e0 	mov.w	r1, #1792	@ 0x700
 80038fe:	4618      	mov	r0, r3
 8003900:	f000 ffa6 	bl	8004850 <CODEC_IO_Write>
 8003904:	4603      	mov	r3, r0
 8003906:	461a      	mov	r2, r3
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	4413      	add	r3, r2
 800390c:	61fb      	str	r3, [r7, #28]
      break;    
 800390e:	e006      	b.n	800391e <wm8994_Init+0x702>
    case INPUT_DEVICE_INPUT_LINE_2 :
    default:
      /* Actually, no other input devices supported */
      counter++;
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	3301      	adds	r3, #1
 8003914:	61fb      	str	r3, [r7, #28]
      break;
 8003916:	e002      	b.n	800391e <wm8994_Init+0x702>
    }
  }
  else
  {
    inputEnabled = 0;
 8003918:	4ba4      	ldr	r3, [pc, #656]	@ (8003bac <wm8994_Init+0x990>)
 800391a:	2200      	movs	r2, #0
 800391c:	601a      	str	r2, [r3, #0]
  }
  
  /*  Clock Configurations */
  switch (AudioFreq)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	4aa3      	ldr	r2, [pc, #652]	@ (8003bb0 <wm8994_Init+0x994>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d079      	beq.n	8003a1a <wm8994_Init+0x7fe>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	4aa1      	ldr	r2, [pc, #644]	@ (8003bb0 <wm8994_Init+0x994>)
 800392a:	4293      	cmp	r3, r2
 800392c:	f200 80ad 	bhi.w	8003a8a <wm8994_Init+0x86e>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8003936:	4293      	cmp	r3, r2
 8003938:	d061      	beq.n	80039fe <wm8994_Init+0x7e2>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8003940:	4293      	cmp	r3, r2
 8003942:	f200 80a2 	bhi.w	8003a8a <wm8994_Init+0x86e>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	f64a 4244 	movw	r2, #44100	@ 0xac44
 800394c:	4293      	cmp	r3, r2
 800394e:	f000 808e 	beq.w	8003a6e <wm8994_Init+0x852>
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8003958:	4293      	cmp	r3, r2
 800395a:	f200 8096 	bhi.w	8003a8a <wm8994_Init+0x86e>
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 8003964:	d03d      	beq.n	80039e2 <wm8994_Init+0x7c6>
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 800396c:	f200 808d 	bhi.w	8003a8a <wm8994_Init+0x86e>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	f245 6222 	movw	r2, #22050	@ 0x5622
 8003976:	4293      	cmp	r3, r2
 8003978:	d06b      	beq.n	8003a52 <wm8994_Init+0x836>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	f245 6222 	movw	r2, #22050	@ 0x5622
 8003980:	4293      	cmp	r3, r2
 8003982:	f200 8082 	bhi.w	8003a8a <wm8994_Init+0x86e>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 800398c:	d01b      	beq.n	80039c6 <wm8994_Init+0x7aa>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 8003994:	d879      	bhi.n	8003a8a <wm8994_Init+0x86e>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 800399c:	d005      	beq.n	80039aa <wm8994_Init+0x78e>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	f642 3211 	movw	r2, #11025	@ 0x2b11
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d046      	beq.n	8003a36 <wm8994_Init+0x81a>
 80039a8:	e06f      	b.n	8003a8a <wm8994_Init+0x86e>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 80039aa:	89fb      	ldrh	r3, [r7, #14]
 80039ac:	b2db      	uxtb	r3, r3
 80039ae:	2203      	movs	r2, #3
 80039b0:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80039b4:	4618      	mov	r0, r3
 80039b6:	f000 ff4b 	bl	8004850 <CODEC_IO_Write>
 80039ba:	4603      	mov	r3, r0
 80039bc:	461a      	mov	r2, r3
 80039be:	69fb      	ldr	r3, [r7, #28]
 80039c0:	4413      	add	r3, r2
 80039c2:	61fb      	str	r3, [r7, #28]
    break;
 80039c4:	e06f      	b.n	8003aa6 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 80039c6:	89fb      	ldrh	r3, [r7, #14]
 80039c8:	b2db      	uxtb	r3, r3
 80039ca:	2233      	movs	r2, #51	@ 0x33
 80039cc:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80039d0:	4618      	mov	r0, r3
 80039d2:	f000 ff3d 	bl	8004850 <CODEC_IO_Write>
 80039d6:	4603      	mov	r3, r0
 80039d8:	461a      	mov	r2, r3
 80039da:	69fb      	ldr	r3, [r7, #28]
 80039dc:	4413      	add	r3, r2
 80039de:	61fb      	str	r3, [r7, #28]
    break;
 80039e0:	e061      	b.n	8003aa6 <wm8994_Init+0x88a>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 80039e2:	89fb      	ldrh	r3, [r7, #14]
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	2263      	movs	r2, #99	@ 0x63
 80039e8:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80039ec:	4618      	mov	r0, r3
 80039ee:	f000 ff2f 	bl	8004850 <CODEC_IO_Write>
 80039f2:	4603      	mov	r3, r0
 80039f4:	461a      	mov	r2, r3
 80039f6:	69fb      	ldr	r3, [r7, #28]
 80039f8:	4413      	add	r3, r2
 80039fa:	61fb      	str	r3, [r7, #28]
    break;
 80039fc:	e053      	b.n	8003aa6 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80039fe:	89fb      	ldrh	r3, [r7, #14]
 8003a00:	b2db      	uxtb	r3, r3
 8003a02:	2283      	movs	r2, #131	@ 0x83
 8003a04:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a08:	4618      	mov	r0, r3
 8003a0a:	f000 ff21 	bl	8004850 <CODEC_IO_Write>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	461a      	mov	r2, r3
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	4413      	add	r3, r2
 8003a16:	61fb      	str	r3, [r7, #28]
    break;
 8003a18:	e045      	b.n	8003aa6 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8003a1a:	89fb      	ldrh	r3, [r7, #14]
 8003a1c:	b2db      	uxtb	r3, r3
 8003a1e:	22a3      	movs	r2, #163	@ 0xa3
 8003a20:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a24:	4618      	mov	r0, r3
 8003a26:	f000 ff13 	bl	8004850 <CODEC_IO_Write>
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	69fb      	ldr	r3, [r7, #28]
 8003a30:	4413      	add	r3, r2
 8003a32:	61fb      	str	r3, [r7, #28]
    break;
 8003a34:	e037      	b.n	8003aa6 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8003a36:	89fb      	ldrh	r3, [r7, #14]
 8003a38:	b2db      	uxtb	r3, r3
 8003a3a:	2213      	movs	r2, #19
 8003a3c:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a40:	4618      	mov	r0, r3
 8003a42:	f000 ff05 	bl	8004850 <CODEC_IO_Write>
 8003a46:	4603      	mov	r3, r0
 8003a48:	461a      	mov	r2, r3
 8003a4a:	69fb      	ldr	r3, [r7, #28]
 8003a4c:	4413      	add	r3, r2
 8003a4e:	61fb      	str	r3, [r7, #28]
    break;
 8003a50:	e029      	b.n	8003aa6 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 8003a52:	89fb      	ldrh	r3, [r7, #14]
 8003a54:	b2db      	uxtb	r3, r3
 8003a56:	2243      	movs	r2, #67	@ 0x43
 8003a58:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a5c:	4618      	mov	r0, r3
 8003a5e:	f000 fef7 	bl	8004850 <CODEC_IO_Write>
 8003a62:	4603      	mov	r3, r0
 8003a64:	461a      	mov	r2, r3
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	4413      	add	r3, r2
 8003a6a:	61fb      	str	r3, [r7, #28]
    break;
 8003a6c:	e01b      	b.n	8003aa6 <wm8994_Init+0x88a>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 8003a6e:	89fb      	ldrh	r3, [r7, #14]
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	2273      	movs	r2, #115	@ 0x73
 8003a74:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a78:	4618      	mov	r0, r3
 8003a7a:	f000 fee9 	bl	8004850 <CODEC_IO_Write>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	461a      	mov	r2, r3
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	4413      	add	r3, r2
 8003a86:	61fb      	str	r3, [r7, #28]
    break; 
 8003a88:	e00d      	b.n	8003aa6 <wm8994_Init+0x88a>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8003a8a:	89fb      	ldrh	r3, [r7, #14]
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	2283      	movs	r2, #131	@ 0x83
 8003a90:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8003a94:	4618      	mov	r0, r3
 8003a96:	f000 fedb 	bl	8004850 <CODEC_IO_Write>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	4413      	add	r3, r2
 8003aa2:	61fb      	str	r3, [r7, #28]
    break; 
 8003aa4:	bf00      	nop
  }

  if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003aa6:	8afb      	ldrh	r3, [r7, #22]
 8003aa8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003aac:	d10e      	bne.n	8003acc <wm8994_Init+0x8b0>
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = DSP mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4018);    
 8003aae:	89fb      	ldrh	r3, [r7, #14]
 8003ab0:	b2db      	uxtb	r3, r3
 8003ab2:	f244 0218 	movw	r2, #16408	@ 0x4018
 8003ab6:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003aba:	4618      	mov	r0, r3
 8003abc:	f000 fec8 	bl	8004850 <CODEC_IO_Write>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	69fb      	ldr	r3, [r7, #28]
 8003ac6:	4413      	add	r3, r2
 8003ac8:	61fb      	str	r3, [r7, #28]
 8003aca:	e00d      	b.n	8003ae8 <wm8994_Init+0x8cc>
  }
  else
  {
  /* AIF1 Word Length = 16-bits, AIF1 Format = I2S (Default Register Value) */
  counter += CODEC_IO_Write(DeviceAddr, 0x300, 0x4010);
 8003acc:	89fb      	ldrh	r3, [r7, #14]
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	f244 0210 	movw	r2, #16400	@ 0x4010
 8003ad4:	f44f 7140 	mov.w	r1, #768	@ 0x300
 8003ad8:	4618      	mov	r0, r3
 8003ada:	f000 feb9 	bl	8004850 <CODEC_IO_Write>
 8003ade:	4603      	mov	r3, r0
 8003ae0:	461a      	mov	r2, r3
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	4413      	add	r3, r2
 8003ae6:	61fb      	str	r3, [r7, #28]
  }
  
  /* slave mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x302, 0x0000);
 8003ae8:	89fb      	ldrh	r3, [r7, #14]
 8003aea:	b2db      	uxtb	r3, r3
 8003aec:	2200      	movs	r2, #0
 8003aee:	f240 3102 	movw	r1, #770	@ 0x302
 8003af2:	4618      	mov	r0, r3
 8003af4:	f000 feac 	bl	8004850 <CODEC_IO_Write>
 8003af8:	4603      	mov	r3, r0
 8003afa:	461a      	mov	r2, r3
 8003afc:	69fb      	ldr	r3, [r7, #28]
 8003afe:	4413      	add	r3, r2
 8003b00:	61fb      	str	r3, [r7, #28]
  
  /* Enable the DSP processing clock for AIF1, Enable the core clock */
  counter += CODEC_IO_Write(DeviceAddr, 0x208, 0x000A);
 8003b02:	89fb      	ldrh	r3, [r7, #14]
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	220a      	movs	r2, #10
 8003b08:	f44f 7102 	mov.w	r1, #520	@ 0x208
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f000 fe9f 	bl	8004850 <CODEC_IO_Write>
 8003b12:	4603      	mov	r3, r0
 8003b14:	461a      	mov	r2, r3
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	4413      	add	r3, r2
 8003b1a:	61fb      	str	r3, [r7, #28]
  
  /* Enable AIF1 Clock, AIF1 Clock Source = MCLK1 pin */
  counter += CODEC_IO_Write(DeviceAddr, 0x200, 0x0001);
 8003b1c:	89fb      	ldrh	r3, [r7, #14]
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	2201      	movs	r2, #1
 8003b22:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003b26:	4618      	mov	r0, r3
 8003b28:	f000 fe92 	bl	8004850 <CODEC_IO_Write>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	461a      	mov	r2, r3
 8003b30:	69fb      	ldr	r3, [r7, #28]
 8003b32:	4413      	add	r3, r2
 8003b34:	61fb      	str	r3, [r7, #28]

  if (output_device > 0)  /* Audio output selected */
 8003b36:	8b3b      	ldrh	r3, [r7, #24]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	f000 817b 	beq.w	8003e34 <wm8994_Init+0xc18>
  {
    if (output_device == OUTPUT_DEVICE_HEADPHONE)
 8003b3e:	8b3b      	ldrh	r3, [r7, #24]
 8003b40:	2b02      	cmp	r3, #2
 8003b42:	d157      	bne.n	8003bf4 <wm8994_Init+0x9d8>
    {      
      /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0100);
 8003b44:	89fb      	ldrh	r3, [r7, #14]
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b4c:	212d      	movs	r1, #45	@ 0x2d
 8003b4e:	4618      	mov	r0, r3
 8003b50:	f000 fe7e 	bl	8004850 <CODEC_IO_Write>
 8003b54:	4603      	mov	r3, r0
 8003b56:	461a      	mov	r2, r3
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	4413      	add	r3, r2
 8003b5c:	61fb      	str	r3, [r7, #28]
      
      /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0100);    
 8003b5e:	89fb      	ldrh	r3, [r7, #14]
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003b66:	212e      	movs	r1, #46	@ 0x2e
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f000 fe71 	bl	8004850 <CODEC_IO_Write>
 8003b6e:	4603      	mov	r3, r0
 8003b70:	461a      	mov	r2, r3
 8003b72:	69fb      	ldr	r3, [r7, #28]
 8003b74:	4413      	add	r3, r2
 8003b76:	61fb      	str	r3, [r7, #28]
            
      /* Startup sequence for Headphone */
      if(ColdStartup)
 8003b78:	4b0e      	ldr	r3, [pc, #56]	@ (8003bb4 <wm8994_Init+0x998>)
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d01b      	beq.n	8003bb8 <wm8994_Init+0x99c>
      {
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8100);
 8003b80:	89fb      	ldrh	r3, [r7, #14]
 8003b82:	b2db      	uxtb	r3, r3
 8003b84:	f44f 4201 	mov.w	r2, #33024	@ 0x8100
 8003b88:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003b8c:	4618      	mov	r0, r3
 8003b8e:	f000 fe5f 	bl	8004850 <CODEC_IO_Write>
 8003b92:	4603      	mov	r3, r0
 8003b94:	461a      	mov	r2, r3
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	4413      	add	r3, r2
 8003b9a:	61fb      	str	r3, [r7, #28]
        
        ColdStartup=0;
 8003b9c:	4b05      	ldr	r3, [pc, #20]	@ (8003bb4 <wm8994_Init+0x998>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	701a      	strb	r2, [r3, #0]
        /* Add Delay */
        AUDIO_IO_Delay(300);
 8003ba2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8003ba6:	f001 f829 	bl	8004bfc <AUDIO_IO_Delay>
 8003baa:	e016      	b.n	8003bda <wm8994_Init+0x9be>
 8003bac:	2001307c 	.word	0x2001307c
 8003bb0:	00017700 	.word	0x00017700
 8003bb4:	20012034 	.word	0x20012034
      }
      else /* Headphone Warm Start-Up */
      { 
        counter += CODEC_IO_Write(DeviceAddr,0x110,0x8108);
 8003bb8:	89fb      	ldrh	r3, [r7, #14]
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	f248 1208 	movw	r2, #33032	@ 0x8108
 8003bc0:	f44f 7188 	mov.w	r1, #272	@ 0x110
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f000 fe43 	bl	8004850 <CODEC_IO_Write>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	461a      	mov	r2, r3
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	4413      	add	r3, r2
 8003bd2:	61fb      	str	r3, [r7, #28]
        /* Add Delay */
        AUDIO_IO_Delay(50);
 8003bd4:	2032      	movs	r0, #50	@ 0x32
 8003bd6:	f001 f811 	bl	8004bfc <AUDIO_IO_Delay>
      }

      /* Soft un-Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0000);
 8003bda:	89fb      	ldrh	r3, [r7, #14]
 8003bdc:	b2db      	uxtb	r3, r3
 8003bde:	2200      	movs	r2, #0
 8003be0:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003be4:	4618      	mov	r0, r3
 8003be6:	f000 fe33 	bl	8004850 <CODEC_IO_Write>
 8003bea:	4603      	mov	r3, r0
 8003bec:	461a      	mov	r2, r3
 8003bee:	69fb      	ldr	r3, [r7, #28]
 8003bf0:	4413      	add	r3, r2
 8003bf2:	61fb      	str	r3, [r7, #28]
    }
    /* Analog Output Configuration */

    /* Enable SPKRVOL PGA, Enable SPKMIXR, Enable SPKLVOL PGA, Enable SPKMIXL */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0300);
 8003bf4:	89fb      	ldrh	r3, [r7, #14]
 8003bf6:	b2db      	uxtb	r3, r3
 8003bf8:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003bfc:	2103      	movs	r1, #3
 8003bfe:	4618      	mov	r0, r3
 8003c00:	f000 fe26 	bl	8004850 <CODEC_IO_Write>
 8003c04:	4603      	mov	r3, r0
 8003c06:	461a      	mov	r2, r3
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	4413      	add	r3, r2
 8003c0c:	61fb      	str	r3, [r7, #28]

    /* Left Speaker Mixer Volume = 0dB */
    counter += CODEC_IO_Write(DeviceAddr, 0x22, 0x0000);
 8003c0e:	89fb      	ldrh	r3, [r7, #14]
 8003c10:	b2db      	uxtb	r3, r3
 8003c12:	2200      	movs	r2, #0
 8003c14:	2122      	movs	r1, #34	@ 0x22
 8003c16:	4618      	mov	r0, r3
 8003c18:	f000 fe1a 	bl	8004850 <CODEC_IO_Write>
 8003c1c:	4603      	mov	r3, r0
 8003c1e:	461a      	mov	r2, r3
 8003c20:	69fb      	ldr	r3, [r7, #28]
 8003c22:	4413      	add	r3, r2
 8003c24:	61fb      	str	r3, [r7, #28]

    /* Speaker output mode = Class D, Right Speaker Mixer Volume = 0dB ((0x23, 0x0100) = class AB)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x23, 0x0000);
 8003c26:	89fb      	ldrh	r3, [r7, #14]
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	2123      	movs	r1, #35	@ 0x23
 8003c2e:	4618      	mov	r0, r3
 8003c30:	f000 fe0e 	bl	8004850 <CODEC_IO_Write>
 8003c34:	4603      	mov	r3, r0
 8003c36:	461a      	mov	r2, r3
 8003c38:	69fb      	ldr	r3, [r7, #28]
 8003c3a:	4413      	add	r3, r2
 8003c3c:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC2 (Left) to Left Speaker Mixer (SPKMIXL) path,
    Unmute DAC2 (Right) to Right Speaker Mixer (SPKMIXR) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x36, 0x0300);
 8003c3e:	89fb      	ldrh	r3, [r7, #14]
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8003c46:	2136      	movs	r1, #54	@ 0x36
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f000 fe01 	bl	8004850 <CODEC_IO_Write>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	461a      	mov	r2, r3
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	4413      	add	r3, r2
 8003c56:	61fb      	str	r3, [r7, #28]

    /* Enable bias generator, Enable VMID, Enable SPKOUTL, Enable SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x01, 0x3003);
 8003c58:	89fb      	ldrh	r3, [r7, #14]
 8003c5a:	b2db      	uxtb	r3, r3
 8003c5c:	f243 0203 	movw	r2, #12291	@ 0x3003
 8003c60:	2101      	movs	r1, #1
 8003c62:	4618      	mov	r0, r3
 8003c64:	f000 fdf4 	bl	8004850 <CODEC_IO_Write>
 8003c68:	4603      	mov	r3, r0
 8003c6a:	461a      	mov	r2, r3
 8003c6c:	69fb      	ldr	r3, [r7, #28]
 8003c6e:	4413      	add	r3, r2
 8003c70:	61fb      	str	r3, [r7, #28]

    /* Headphone/Speaker Enable */

    if (input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003c72:	8afb      	ldrh	r3, [r7, #22]
 8003c74:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c78:	d10d      	bne.n	8003c96 <wm8994_Init+0xa7a>
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslots 0 and 1 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0205);
 8003c7a:	89fb      	ldrh	r3, [r7, #14]
 8003c7c:	b2db      	uxtb	r3, r3
 8003c7e:	f240 2205 	movw	r2, #517	@ 0x205
 8003c82:	2151      	movs	r1, #81	@ 0x51
 8003c84:	4618      	mov	r0, r3
 8003c86:	f000 fde3 	bl	8004850 <CODEC_IO_Write>
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	461a      	mov	r2, r3
 8003c8e:	69fb      	ldr	r3, [r7, #28]
 8003c90:	4413      	add	r3, r2
 8003c92:	61fb      	str	r3, [r7, #28]
 8003c94:	e00b      	b.n	8003cae <wm8994_Init+0xa92>
    }
    else
    {
    /* Enable Class W, Class W Envelope Tracking = AIF1 Timeslot 0 */
    counter += CODEC_IO_Write(DeviceAddr, 0x51, 0x0005);      
 8003c96:	89fb      	ldrh	r3, [r7, #14]
 8003c98:	b2db      	uxtb	r3, r3
 8003c9a:	2205      	movs	r2, #5
 8003c9c:	2151      	movs	r1, #81	@ 0x51
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f000 fdd6 	bl	8004850 <CODEC_IO_Write>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	69fb      	ldr	r3, [r7, #28]
 8003caa:	4413      	add	r3, r2
 8003cac:	61fb      	str	r3, [r7, #28]
    }

    /* Enable bias generator, Enable VMID, Enable HPOUT1 (Left) and Enable HPOUT1 (Right) input stages */
    /* idem for Speaker */
    power_mgnt_reg_1 |= 0x0303 | 0x3003;
 8003cae:	8b7b      	ldrh	r3, [r7, #26]
 8003cb0:	f443 534c 	orr.w	r3, r3, #13056	@ 0x3300
 8003cb4:	f043 0303 	orr.w	r3, r3, #3
 8003cb8:	837b      	strh	r3, [r7, #26]
    counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003cba:	89fb      	ldrh	r3, [r7, #14]
 8003cbc:	b2db      	uxtb	r3, r3
 8003cbe:	8b7a      	ldrh	r2, [r7, #26]
 8003cc0:	2101      	movs	r1, #1
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f000 fdc4 	bl	8004850 <CODEC_IO_Write>
 8003cc8:	4603      	mov	r3, r0
 8003cca:	461a      	mov	r2, r3
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	4413      	add	r3, r2
 8003cd0:	61fb      	str	r3, [r7, #28]

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate stages */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x0022);
 8003cd2:	89fb      	ldrh	r3, [r7, #14]
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	2222      	movs	r2, #34	@ 0x22
 8003cd8:	2160      	movs	r1, #96	@ 0x60
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f000 fdb8 	bl	8004850 <CODEC_IO_Write>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	461a      	mov	r2, r3
 8003ce4:	69fb      	ldr	r3, [r7, #28]
 8003ce6:	4413      	add	r3, r2
 8003ce8:	61fb      	str	r3, [r7, #28]

    /* Enable Charge Pump */
    counter += CODEC_IO_Write(DeviceAddr, 0x4C, 0x9F25);
 8003cea:	89fb      	ldrh	r3, [r7, #14]
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	f649 7225 	movw	r2, #40741	@ 0x9f25
 8003cf2:	214c      	movs	r1, #76	@ 0x4c
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	f000 fdab 	bl	8004850 <CODEC_IO_Write>
 8003cfa:	4603      	mov	r3, r0
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	4413      	add	r3, r2
 8003d02:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(15);
 8003d04:	200f      	movs	r0, #15
 8003d06:	f000 ff79 	bl	8004bfc <AUDIO_IO_Delay>

    /* Select DAC1 (Left) to Left Headphone Output PGA (HPOUT1LVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0001);
 8003d0a:	89fb      	ldrh	r3, [r7, #14]
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	2201      	movs	r2, #1
 8003d10:	212d      	movs	r1, #45	@ 0x2d
 8003d12:	4618      	mov	r0, r3
 8003d14:	f000 fd9c 	bl	8004850 <CODEC_IO_Write>
 8003d18:	4603      	mov	r3, r0
 8003d1a:	461a      	mov	r2, r3
 8003d1c:	69fb      	ldr	r3, [r7, #28]
 8003d1e:	4413      	add	r3, r2
 8003d20:	61fb      	str	r3, [r7, #28]

    /* Select DAC1 (Right) to Right Headphone Output PGA (HPOUT1RVOL) path */
    counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0001);
 8003d22:	89fb      	ldrh	r3, [r7, #14]
 8003d24:	b2db      	uxtb	r3, r3
 8003d26:	2201      	movs	r2, #1
 8003d28:	212e      	movs	r1, #46	@ 0x2e
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f000 fd90 	bl	8004850 <CODEC_IO_Write>
 8003d30:	4603      	mov	r3, r0
 8003d32:	461a      	mov	r2, r3
 8003d34:	69fb      	ldr	r3, [r7, #28]
 8003d36:	4413      	add	r3, r2
 8003d38:	61fb      	str	r3, [r7, #28]

    /* Enable Left Output Mixer (MIXOUTL), Enable Right Output Mixer (MIXOUTR) */
    /* idem for SPKOUTL and SPKOUTR */
    counter += CODEC_IO_Write(DeviceAddr, 0x03, 0x0030 | 0x0300);
 8003d3a:	89fb      	ldrh	r3, [r7, #14]
 8003d3c:	b2db      	uxtb	r3, r3
 8003d3e:	f44f 724c 	mov.w	r2, #816	@ 0x330
 8003d42:	2103      	movs	r1, #3
 8003d44:	4618      	mov	r0, r3
 8003d46:	f000 fd83 	bl	8004850 <CODEC_IO_Write>
 8003d4a:	4603      	mov	r3, r0
 8003d4c:	461a      	mov	r2, r3
 8003d4e:	69fb      	ldr	r3, [r7, #28]
 8003d50:	4413      	add	r3, r2
 8003d52:	61fb      	str	r3, [r7, #28]

    /* Enable DC Servo and trigger start-up mode on left and right channels */
    counter += CODEC_IO_Write(DeviceAddr, 0x54, 0x0033);
 8003d54:	89fb      	ldrh	r3, [r7, #14]
 8003d56:	b2db      	uxtb	r3, r3
 8003d58:	2233      	movs	r2, #51	@ 0x33
 8003d5a:	2154      	movs	r1, #84	@ 0x54
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	f000 fd77 	bl	8004850 <CODEC_IO_Write>
 8003d62:	4603      	mov	r3, r0
 8003d64:	461a      	mov	r2, r3
 8003d66:	69fb      	ldr	r3, [r7, #28]
 8003d68:	4413      	add	r3, r2
 8003d6a:	61fb      	str	r3, [r7, #28]

    /* Add Delay */
    AUDIO_IO_Delay(257);
 8003d6c:	f240 1001 	movw	r0, #257	@ 0x101
 8003d70:	f000 ff44 	bl	8004bfc <AUDIO_IO_Delay>

    /* Enable HPOUT1 (Left) and HPOUT1 (Right) intermediate and output stages. Remove clamps */
    counter += CODEC_IO_Write(DeviceAddr, 0x60, 0x00EE);
 8003d74:	89fb      	ldrh	r3, [r7, #14]
 8003d76:	b2db      	uxtb	r3, r3
 8003d78:	22ee      	movs	r2, #238	@ 0xee
 8003d7a:	2160      	movs	r1, #96	@ 0x60
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	f000 fd67 	bl	8004850 <CODEC_IO_Write>
 8003d82:	4603      	mov	r3, r0
 8003d84:	461a      	mov	r2, r3
 8003d86:	69fb      	ldr	r3, [r7, #28]
 8003d88:	4413      	add	r3, r2
 8003d8a:	61fb      	str	r3, [r7, #28]

    /* Unmutes */

    /* Unmute DAC 1 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x610, 0x00C0);
 8003d8c:	89fb      	ldrh	r3, [r7, #14]
 8003d8e:	b2db      	uxtb	r3, r3
 8003d90:	22c0      	movs	r2, #192	@ 0xc0
 8003d92:	f44f 61c2 	mov.w	r1, #1552	@ 0x610
 8003d96:	4618      	mov	r0, r3
 8003d98:	f000 fd5a 	bl	8004850 <CODEC_IO_Write>
 8003d9c:	4603      	mov	r3, r0
 8003d9e:	461a      	mov	r2, r3
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	4413      	add	r3, r2
 8003da4:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 1 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x611, 0x00C0);
 8003da6:	89fb      	ldrh	r3, [r7, #14]
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	22c0      	movs	r2, #192	@ 0xc0
 8003dac:	f240 6111 	movw	r1, #1553	@ 0x611
 8003db0:	4618      	mov	r0, r3
 8003db2:	f000 fd4d 	bl	8004850 <CODEC_IO_Write>
 8003db6:	4603      	mov	r3, r0
 8003db8:	461a      	mov	r2, r3
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	4413      	add	r3, r2
 8003dbe:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 0 DAC path */
    counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 8003dc0:	89fb      	ldrh	r3, [r7, #14]
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	2210      	movs	r2, #16
 8003dc6:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 8003dca:	4618      	mov	r0, r3
 8003dcc:	f000 fd40 	bl	8004850 <CODEC_IO_Write>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	69fb      	ldr	r3, [r7, #28]
 8003dd6:	4413      	add	r3, r2
 8003dd8:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Left) */
    counter += CODEC_IO_Write(DeviceAddr, 0x612, 0x00C0);
 8003dda:	89fb      	ldrh	r3, [r7, #14]
 8003ddc:	b2db      	uxtb	r3, r3
 8003dde:	22c0      	movs	r2, #192	@ 0xc0
 8003de0:	f240 6112 	movw	r1, #1554	@ 0x612
 8003de4:	4618      	mov	r0, r3
 8003de6:	f000 fd33 	bl	8004850 <CODEC_IO_Write>
 8003dea:	4603      	mov	r3, r0
 8003dec:	461a      	mov	r2, r3
 8003dee:	69fb      	ldr	r3, [r7, #28]
 8003df0:	4413      	add	r3, r2
 8003df2:	61fb      	str	r3, [r7, #28]

    /* Unmute DAC 2 (Right) */
    counter += CODEC_IO_Write(DeviceAddr, 0x613, 0x00C0);
 8003df4:	89fb      	ldrh	r3, [r7, #14]
 8003df6:	b2db      	uxtb	r3, r3
 8003df8:	22c0      	movs	r2, #192	@ 0xc0
 8003dfa:	f240 6113 	movw	r1, #1555	@ 0x613
 8003dfe:	4618      	mov	r0, r3
 8003e00:	f000 fd26 	bl	8004850 <CODEC_IO_Write>
 8003e04:	4603      	mov	r3, r0
 8003e06:	461a      	mov	r2, r3
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	4413      	add	r3, r2
 8003e0c:	61fb      	str	r3, [r7, #28]

    /* Unmute the AIF1 Timeslot 1 DAC2 path */
    counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 8003e0e:	89fb      	ldrh	r3, [r7, #14]
 8003e10:	b2db      	uxtb	r3, r3
 8003e12:	2210      	movs	r2, #16
 8003e14:	f240 4122 	movw	r1, #1058	@ 0x422
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f000 fd19 	bl	8004850 <CODEC_IO_Write>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	461a      	mov	r2, r3
 8003e22:	69fb      	ldr	r3, [r7, #28]
 8003e24:	4413      	add	r3, r2
 8003e26:	61fb      	str	r3, [r7, #28]
    
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8003e28:	7afa      	ldrb	r2, [r7, #11]
 8003e2a:	89fb      	ldrh	r3, [r7, #14]
 8003e2c:	4611      	mov	r1, r2
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f000 f984 	bl	800413c <wm8994_SetVolume>
  }

  if (input_device > 0) /* Audio input selected */
 8003e34:	8afb      	ldrh	r3, [r7, #22]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	f000 80a6 	beq.w	8003f88 <wm8994_Init+0xd6c>
  {
    if ((input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_1) || (input_device == INPUT_DEVICE_DIGITAL_MICROPHONE_2))
 8003e3c:	8afb      	ldrh	r3, [r7, #22]
 8003e3e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e42:	d003      	beq.n	8003e4c <wm8994_Init+0xc30>
 8003e44:	8afb      	ldrh	r3, [r7, #22]
 8003e46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003e4a:	d12b      	bne.n	8003ea4 <wm8994_Init+0xc88>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8003e4c:	8b7b      	ldrh	r3, [r7, #26]
 8003e4e:	f043 0313 	orr.w	r3, r3, #19
 8003e52:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003e54:	89fb      	ldrh	r3, [r7, #14]
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	8b7a      	ldrh	r2, [r7, #26]
 8003e5a:	2101      	movs	r1, #1
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f000 fcf7 	bl	8004850 <CODEC_IO_Write>
 8003e62:	4603      	mov	r3, r0
 8003e64:	461a      	mov	r2, r3
 8003e66:	69fb      	ldr	r3, [r7, #28]
 8003e68:	4413      	add	r3, r2
 8003e6a:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8003e6c:	89fb      	ldrh	r3, [r7, #14]
 8003e6e:	b2db      	uxtb	r3, r3
 8003e70:	2202      	movs	r2, #2
 8003e72:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8003e76:	4618      	mov	r0, r3
 8003e78:	f000 fcea 	bl	8004850 <CODEC_IO_Write>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	461a      	mov	r2, r3
 8003e80:	69fb      	ldr	r3, [r7, #28]
 8003e82:	4413      	add	r3, r2
 8003e84:	61fb      	str	r3, [r7, #28]

      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x3800);
 8003e86:	89fb      	ldrh	r3, [r7, #14]
 8003e88:	b2db      	uxtb	r3, r3
 8003e8a:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 8003e8e:	f240 4111 	movw	r1, #1041	@ 0x411
 8003e92:	4618      	mov	r0, r3
 8003e94:	f000 fcdc 	bl	8004850 <CODEC_IO_Write>
 8003e98:	4603      	mov	r3, r0
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	4413      	add	r3, r2
 8003ea0:	61fb      	str	r3, [r7, #28]
 8003ea2:	e06b      	b.n	8003f7c <wm8994_Init+0xd60>
    }
    else if(input_device == INPUT_DEVICE_DIGITAL_MIC1_MIC2)
 8003ea4:	8afb      	ldrh	r3, [r7, #22]
 8003ea6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003eaa:	d139      	bne.n	8003f20 <wm8994_Init+0xd04>
    {
      /* Enable Microphone bias 1 generator, Enable VMID */
      power_mgnt_reg_1 |= 0x0013;
 8003eac:	8b7b      	ldrh	r3, [r7, #26]
 8003eae:	f043 0313 	orr.w	r3, r3, #19
 8003eb2:	837b      	strh	r3, [r7, #26]
      counter += CODEC_IO_Write(DeviceAddr, 0x01, power_mgnt_reg_1);
 8003eb4:	89fb      	ldrh	r3, [r7, #14]
 8003eb6:	b2db      	uxtb	r3, r3
 8003eb8:	8b7a      	ldrh	r2, [r7, #26]
 8003eba:	2101      	movs	r1, #1
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	f000 fcc7 	bl	8004850 <CODEC_IO_Write>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	461a      	mov	r2, r3
 8003ec6:	69fb      	ldr	r3, [r7, #28]
 8003ec8:	4413      	add	r3, r2
 8003eca:	61fb      	str	r3, [r7, #28]

      /* ADC oversample enable */
      counter += CODEC_IO_Write(DeviceAddr, 0x620, 0x0002);
 8003ecc:	89fb      	ldrh	r3, [r7, #14]
 8003ece:	b2db      	uxtb	r3, r3
 8003ed0:	2202      	movs	r2, #2
 8003ed2:	f44f 61c4 	mov.w	r1, #1568	@ 0x620
 8003ed6:	4618      	mov	r0, r3
 8003ed8:	f000 fcba 	bl	8004850 <CODEC_IO_Write>
 8003edc:	4603      	mov	r3, r0
 8003ede:	461a      	mov	r2, r3
 8003ee0:	69fb      	ldr	r3, [r7, #28]
 8003ee2:	4413      	add	r3, r2
 8003ee4:	61fb      	str	r3, [r7, #28]
    
      /* AIF ADC1 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8003ee6:	89fb      	ldrh	r3, [r7, #14]
 8003ee8:	b2db      	uxtb	r3, r3
 8003eea:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8003eee:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	f000 fcac 	bl	8004850 <CODEC_IO_Write>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	461a      	mov	r2, r3
 8003efc:	69fb      	ldr	r3, [r7, #28]
 8003efe:	4413      	add	r3, r2
 8003f00:	61fb      	str	r3, [r7, #28]
      
      /* AIF ADC2 HPF enable, HPF cut = voice mode 1 fc=127Hz at fs=8kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x411, 0x1800);      
 8003f02:	89fb      	ldrh	r3, [r7, #14]
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8003f0a:	f240 4111 	movw	r1, #1041	@ 0x411
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f000 fc9e 	bl	8004850 <CODEC_IO_Write>
 8003f14:	4603      	mov	r3, r0
 8003f16:	461a      	mov	r2, r3
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	4413      	add	r3, r2
 8003f1c:	61fb      	str	r3, [r7, #28]
 8003f1e:	e02d      	b.n	8003f7c <wm8994_Init+0xd60>
    }    
    else if ((input_device == INPUT_DEVICE_INPUT_LINE_1) || (input_device == INPUT_DEVICE_INPUT_LINE_2))
 8003f20:	8afb      	ldrh	r3, [r7, #22]
 8003f22:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003f26:	d003      	beq.n	8003f30 <wm8994_Init+0xd14>
 8003f28:	8afb      	ldrh	r3, [r7, #22]
 8003f2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f2e:	d125      	bne.n	8003f7c <wm8994_Init+0xd60>
    {

      /* Disable mute on IN1L, IN1L Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x18, 0x000B);
 8003f30:	89fb      	ldrh	r3, [r7, #14]
 8003f32:	b2db      	uxtb	r3, r3
 8003f34:	220b      	movs	r2, #11
 8003f36:	2118      	movs	r1, #24
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f000 fc89 	bl	8004850 <CODEC_IO_Write>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	461a      	mov	r2, r3
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	4413      	add	r3, r2
 8003f46:	61fb      	str	r3, [r7, #28]

      /* Disable mute on IN1R, IN1R Volume = +0dB */
      counter += CODEC_IO_Write(DeviceAddr, 0x1A, 0x000B);
 8003f48:	89fb      	ldrh	r3, [r7, #14]
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	220b      	movs	r2, #11
 8003f4e:	211a      	movs	r1, #26
 8003f50:	4618      	mov	r0, r3
 8003f52:	f000 fc7d 	bl	8004850 <CODEC_IO_Write>
 8003f56:	4603      	mov	r3, r0
 8003f58:	461a      	mov	r2, r3
 8003f5a:	69fb      	ldr	r3, [r7, #28]
 8003f5c:	4413      	add	r3, r2
 8003f5e:	61fb      	str	r3, [r7, #28]

      /* AIF ADC1 HPF enable, HPF cut = hifi mode fc=4Hz at fs=48kHz */
      counter += CODEC_IO_Write(DeviceAddr, 0x410, 0x1800);
 8003f60:	89fb      	ldrh	r3, [r7, #14]
 8003f62:	b2db      	uxtb	r3, r3
 8003f64:	f44f 52c0 	mov.w	r2, #6144	@ 0x1800
 8003f68:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f000 fc6f 	bl	8004850 <CODEC_IO_Write>
 8003f72:	4603      	mov	r3, r0
 8003f74:	461a      	mov	r2, r3
 8003f76:	69fb      	ldr	r3, [r7, #28]
 8003f78:	4413      	add	r3, r2
 8003f7a:	61fb      	str	r3, [r7, #28]
    }
    /* Volume Control */
    wm8994_SetVolume(DeviceAddr, Volume);
 8003f7c:	7afa      	ldrb	r2, [r7, #11]
 8003f7e:	89fb      	ldrh	r3, [r7, #14]
 8003f80:	4611      	mov	r1, r2
 8003f82:	4618      	mov	r0, r3
 8003f84:	f000 f8da 	bl	800413c <wm8994_SetVolume>
  }
  /* Return communication control value */
  return counter;  
 8003f88:	69fb      	ldr	r3, [r7, #28]
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3720      	adds	r7, #32
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bd80      	pop	{r7, pc}
 8003f92:	bf00      	nop

08003f94 <wm8994_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void wm8994_DeInit(void)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8003f98:	f000 fdd2 	bl	8004b40 <AUDIO_IO_DeInit>
}
 8003f9c:	bf00      	nop
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <wm8994_ReadID>:
  * @brief  Get the WM8994 ID.
  * @param DeviceAddr: Device address on communication Bus.
  * @retval The WM8994 ID 
  */
uint32_t wm8994_ReadID(uint16_t DeviceAddr)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b082      	sub	sp, #8
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	80fb      	strh	r3, [r7, #6]
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();
 8003faa:	f000 fdbf 	bl	8004b2c <AUDIO_IO_Init>

  return ((uint32_t)AUDIO_IO_Read(DeviceAddr, WM8994_CHIPID_ADDR));
 8003fae:	88fb      	ldrh	r3, [r7, #6]
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	2100      	movs	r1, #0
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f000 fdf5 	bl	8004ba4 <AUDIO_IO_Read>
 8003fba:	4603      	mov	r3, r0
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3708      	adds	r7, #8
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <wm8994_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b084      	sub	sp, #16
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	4603      	mov	r3, r0
 8003fcc:	6039      	str	r1, [r7, #0]
 8003fce:	80fb      	strh	r3, [r7, #6]
 8003fd0:	4613      	mov	r3, r2
 8003fd2:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8003fd8:	88fb      	ldrh	r3, [r7, #6]
 8003fda:	2100      	movs	r1, #0
 8003fdc:	4618      	mov	r0, r3
 8003fde:	f000 f9d1 	bl	8004384 <wm8994_SetMute>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	4413      	add	r3, r2
 8003fe8:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8003fea:	68fb      	ldr	r3, [r7, #12]
}
 8003fec:	4618      	mov	r0, r3
 8003fee:	3710      	adds	r7, #16
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	bd80      	pop	{r7, pc}

08003ff4 <wm8994_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Pause(uint16_t DeviceAddr)
{  
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8003ffe:	2300      	movs	r3, #0
 8004000:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8004002:	88fb      	ldrh	r3, [r7, #6]
 8004004:	2101      	movs	r1, #1
 8004006:	4618      	mov	r0, r3
 8004008:	f000 f9bc 	bl	8004384 <wm8994_SetMute>
 800400c:	4602      	mov	r2, r0
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	4413      	add	r3, r2
 8004012:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, 0x02, 0x01);
 8004014:	88fb      	ldrh	r3, [r7, #6]
 8004016:	b2db      	uxtb	r3, r3
 8004018:	2201      	movs	r2, #1
 800401a:	2102      	movs	r1, #2
 800401c:	4618      	mov	r0, r3
 800401e:	f000 fc17 	bl	8004850 <CODEC_IO_Write>
 8004022:	4603      	mov	r3, r0
 8004024:	461a      	mov	r2, r3
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	4413      	add	r3, r2
 800402a:	60fb      	str	r3, [r7, #12]
 
  return counter;
 800402c:	68fb      	ldr	r3, [r7, #12]
}
 800402e:	4618      	mov	r0, r3
 8004030:	3710      	adds	r7, #16
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}

08004036 <wm8994_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Resume(uint16_t DeviceAddr)
{
 8004036:	b580      	push	{r7, lr}
 8004038:	b084      	sub	sp, #16
 800403a:	af00      	add	r7, sp, #0
 800403c:	4603      	mov	r3, r0
 800403e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004040:	2300      	movs	r3, #0
 8004042:	60fb      	str	r3, [r7, #12]
 
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004044:	88fb      	ldrh	r3, [r7, #6]
 8004046:	2100      	movs	r1, #0
 8004048:	4618      	mov	r0, r3
 800404a:	f000 f99b 	bl	8004384 <wm8994_SetMute>
 800404e:	4602      	mov	r2, r0
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	4413      	add	r3, r2
 8004054:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8004056:	68fb      	ldr	r3, [r7, #12]
}
 8004058:	4618      	mov	r0, r3
 800405a:	3710      	adds	r7, #16
 800405c:	46bd      	mov	sp, r7
 800405e:	bd80      	pop	{r7, pc}

08004060 <wm8994_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b084      	sub	sp, #16
 8004064:	af00      	add	r7, sp, #0
 8004066:	4603      	mov	r3, r0
 8004068:	6039      	str	r1, [r7, #0]
 800406a:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800406c:	2300      	movs	r3, #0
 800406e:	60fb      	str	r3, [r7, #12]

  if (outputEnabled != 0)
 8004070:	4b31      	ldr	r3, [pc, #196]	@ (8004138 <wm8994_Stop+0xd8>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d05a      	beq.n	800412e <wm8994_Stop+0xce>
  {
    /* Mute the output first */
    counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8004078:	88fb      	ldrh	r3, [r7, #6]
 800407a:	2101      	movs	r1, #1
 800407c:	4618      	mov	r0, r3
 800407e:	f000 f981 	bl	8004384 <wm8994_SetMute>
 8004082:	4602      	mov	r2, r0
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	4413      	add	r3, r2
 8004088:	60fb      	str	r3, [r7, #12]

    if (CodecPdwnMode == CODEC_PDWN_SW)
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	2b02      	cmp	r3, #2
 800408e:	d04e      	beq.n	800412e <wm8994_Stop+0xce>
      /* Only output mute required*/
    }
    else /* CODEC_PDWN_HW */
    {
      /* Mute the AIF1 Timeslot 0 DAC1 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 8004090:	88fb      	ldrh	r3, [r7, #6]
 8004092:	b2db      	uxtb	r3, r3
 8004094:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004098:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 800409c:	4618      	mov	r0, r3
 800409e:	f000 fbd7 	bl	8004850 <CODEC_IO_Write>
 80040a2:	4603      	mov	r3, r0
 80040a4:	461a      	mov	r2, r3
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	4413      	add	r3, r2
 80040aa:	60fb      	str	r3, [r7, #12]

      /* Mute the AIF1 Timeslot 1 DAC2 path */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 80040ac:	88fb      	ldrh	r3, [r7, #6]
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040b4:	f240 4122 	movw	r1, #1058	@ 0x422
 80040b8:	4618      	mov	r0, r3
 80040ba:	f000 fbc9 	bl	8004850 <CODEC_IO_Write>
 80040be:	4603      	mov	r3, r0
 80040c0:	461a      	mov	r2, r3
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	4413      	add	r3, r2
 80040c6:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1L_TO_HPOUT1L */
      counter += CODEC_IO_Write(DeviceAddr, 0x2D, 0x0000);
 80040c8:	88fb      	ldrh	r3, [r7, #6]
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	2200      	movs	r2, #0
 80040ce:	212d      	movs	r1, #45	@ 0x2d
 80040d0:	4618      	mov	r0, r3
 80040d2:	f000 fbbd 	bl	8004850 <CODEC_IO_Write>
 80040d6:	4603      	mov	r3, r0
 80040d8:	461a      	mov	r2, r3
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	4413      	add	r3, r2
 80040de:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1R_TO_HPOUT1R */
      counter += CODEC_IO_Write(DeviceAddr, 0x2E, 0x0000);
 80040e0:	88fb      	ldrh	r3, [r7, #6]
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	2200      	movs	r2, #0
 80040e6:	212e      	movs	r1, #46	@ 0x2e
 80040e8:	4618      	mov	r0, r3
 80040ea:	f000 fbb1 	bl	8004850 <CODEC_IO_Write>
 80040ee:	4603      	mov	r3, r0
 80040f0:	461a      	mov	r2, r3
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	4413      	add	r3, r2
 80040f6:	60fb      	str	r3, [r7, #12]

      /* Disable DAC1 and DAC2 */
      counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0000);
 80040f8:	88fb      	ldrh	r3, [r7, #6]
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	2200      	movs	r2, #0
 80040fe:	2105      	movs	r1, #5
 8004100:	4618      	mov	r0, r3
 8004102:	f000 fba5 	bl	8004850 <CODEC_IO_Write>
 8004106:	4603      	mov	r3, r0
 8004108:	461a      	mov	r2, r3
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	4413      	add	r3, r2
 800410e:	60fb      	str	r3, [r7, #12]

      /* Reset Codec by writing in 0x0000 address register */
      counter += CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 8004110:	88fb      	ldrh	r3, [r7, #6]
 8004112:	b2db      	uxtb	r3, r3
 8004114:	2200      	movs	r2, #0
 8004116:	2100      	movs	r1, #0
 8004118:	4618      	mov	r0, r3
 800411a:	f000 fb99 	bl	8004850 <CODEC_IO_Write>
 800411e:	4603      	mov	r3, r0
 8004120:	461a      	mov	r2, r3
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	4413      	add	r3, r2
 8004126:	60fb      	str	r3, [r7, #12]

      outputEnabled = 0;
 8004128:	4b03      	ldr	r3, [pc, #12]	@ (8004138 <wm8994_Stop+0xd8>)
 800412a:	2200      	movs	r2, #0
 800412c:	601a      	str	r2, [r3, #0]
    }
  }
  return counter;
 800412e:	68fb      	ldr	r3, [r7, #12]
}
 8004130:	4618      	mov	r0, r3
 8004132:	3710      	adds	r7, #16
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}
 8004138:	20013078 	.word	0x20013078

0800413c <wm8994_SetVolume>:
  * @param Volume: a byte value from 0 to 255 (refer to codec registers 
  *         description for more details).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 800413c:	b580      	push	{r7, lr}
 800413e:	b084      	sub	sp, #16
 8004140:	af00      	add	r7, sp, #0
 8004142:	4603      	mov	r3, r0
 8004144:	460a      	mov	r2, r1
 8004146:	80fb      	strh	r3, [r7, #6]
 8004148:	4613      	mov	r3, r2
 800414a:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 800414c:	2300      	movs	r3, #0
 800414e:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8004150:	797b      	ldrb	r3, [r7, #5]
 8004152:	2b64      	cmp	r3, #100	@ 0x64
 8004154:	d80b      	bhi.n	800416e <wm8994_SetVolume+0x32>
 8004156:	797a      	ldrb	r2, [r7, #5]
 8004158:	4613      	mov	r3, r2
 800415a:	019b      	lsls	r3, r3, #6
 800415c:	1a9b      	subs	r3, r3, r2
 800415e:	4a86      	ldr	r2, [pc, #536]	@ (8004378 <wm8994_SetVolume+0x23c>)
 8004160:	fb82 1203 	smull	r1, r2, r2, r3
 8004164:	1152      	asrs	r2, r2, #5
 8004166:	17db      	asrs	r3, r3, #31
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	b2db      	uxtb	r3, r3
 800416c:	e000      	b.n	8004170 <wm8994_SetVolume+0x34>
 800416e:	2364      	movs	r3, #100	@ 0x64
 8004170:	72fb      	strb	r3, [r7, #11]

  /* Output volume */
  if (outputEnabled != 0)
 8004172:	4b82      	ldr	r3, [pc, #520]	@ (800437c <wm8994_SetVolume+0x240>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	2b00      	cmp	r3, #0
 8004178:	f000 809b 	beq.w	80042b2 <wm8994_SetVolume+0x176>
  {
    if(convertedvol > 0x3E)
 800417c:	7afb      	ldrb	r3, [r7, #11]
 800417e:	2b3e      	cmp	r3, #62	@ 0x3e
 8004180:	d93d      	bls.n	80041fe <wm8994_SetVolume+0xc2>
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004182:	88fb      	ldrh	r3, [r7, #6]
 8004184:	2100      	movs	r1, #0
 8004186:	4618      	mov	r0, r3
 8004188:	f000 f8fc 	bl	8004384 <wm8994_SetMute>
 800418c:	4602      	mov	r2, r0
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	4413      	add	r3, r2
 8004192:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, 0x3F | 0x140);
 8004194:	88fb      	ldrh	r3, [r7, #6]
 8004196:	b2db      	uxtb	r3, r3
 8004198:	f240 127f 	movw	r2, #383	@ 0x17f
 800419c:	211c      	movs	r1, #28
 800419e:	4618      	mov	r0, r3
 80041a0:	f000 fb56 	bl	8004850 <CODEC_IO_Write>
 80041a4:	4603      	mov	r3, r0
 80041a6:	461a      	mov	r2, r3
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	4413      	add	r3, r2
 80041ac:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, 0x3F | 0x140);
 80041ae:	88fb      	ldrh	r3, [r7, #6]
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	f240 127f 	movw	r2, #383	@ 0x17f
 80041b6:	211d      	movs	r1, #29
 80041b8:	4618      	mov	r0, r3
 80041ba:	f000 fb49 	bl	8004850 <CODEC_IO_Write>
 80041be:	4603      	mov	r3, r0
 80041c0:	461a      	mov	r2, r3
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	4413      	add	r3, r2
 80041c6:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, 0x3F | 0x140);
 80041c8:	88fb      	ldrh	r3, [r7, #6]
 80041ca:	b2db      	uxtb	r3, r3
 80041cc:	f240 127f 	movw	r2, #383	@ 0x17f
 80041d0:	2126      	movs	r1, #38	@ 0x26
 80041d2:	4618      	mov	r0, r3
 80041d4:	f000 fb3c 	bl	8004850 <CODEC_IO_Write>
 80041d8:	4603      	mov	r3, r0
 80041da:	461a      	mov	r2, r3
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	4413      	add	r3, r2
 80041e0:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, 0x3F | 0x140);
 80041e2:	88fb      	ldrh	r3, [r7, #6]
 80041e4:	b2db      	uxtb	r3, r3
 80041e6:	f240 127f 	movw	r2, #383	@ 0x17f
 80041ea:	2127      	movs	r1, #39	@ 0x27
 80041ec:	4618      	mov	r0, r3
 80041ee:	f000 fb2f 	bl	8004850 <CODEC_IO_Write>
 80041f2:	4603      	mov	r3, r0
 80041f4:	461a      	mov	r2, r3
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	4413      	add	r3, r2
 80041fa:	60fb      	str	r3, [r7, #12]
 80041fc:	e059      	b.n	80042b2 <wm8994_SetVolume+0x176>
    }
    else if (Volume == 0)
 80041fe:	797b      	ldrb	r3, [r7, #5]
 8004200:	2b00      	cmp	r3, #0
 8004202:	d109      	bne.n	8004218 <wm8994_SetVolume+0xdc>
    {
      /* Mute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8004204:	88fb      	ldrh	r3, [r7, #6]
 8004206:	2101      	movs	r1, #1
 8004208:	4618      	mov	r0, r3
 800420a:	f000 f8bb 	bl	8004384 <wm8994_SetMute>
 800420e:	4602      	mov	r2, r0
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	4413      	add	r3, r2
 8004214:	60fb      	str	r3, [r7, #12]
 8004216:	e04c      	b.n	80042b2 <wm8994_SetVolume+0x176>
    }
    else
    {
      /* Unmute audio codec */
      counter += wm8994_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004218:	88fb      	ldrh	r3, [r7, #6]
 800421a:	2100      	movs	r1, #0
 800421c:	4618      	mov	r0, r3
 800421e:	f000 f8b1 	bl	8004384 <wm8994_SetMute>
 8004222:	4602      	mov	r2, r0
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	4413      	add	r3, r2
 8004228:	60fb      	str	r3, [r7, #12]

      /* Left Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1C, convertedvol | 0x140);
 800422a:	88fb      	ldrh	r3, [r7, #6]
 800422c:	b2d8      	uxtb	r0, r3
 800422e:	7afb      	ldrb	r3, [r7, #11]
 8004230:	b21b      	sxth	r3, r3
 8004232:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004236:	b21b      	sxth	r3, r3
 8004238:	b29b      	uxth	r3, r3
 800423a:	461a      	mov	r2, r3
 800423c:	211c      	movs	r1, #28
 800423e:	f000 fb07 	bl	8004850 <CODEC_IO_Write>
 8004242:	4603      	mov	r3, r0
 8004244:	461a      	mov	r2, r3
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	4413      	add	r3, r2
 800424a:	60fb      	str	r3, [r7, #12]

      /* Right Headphone Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x1D, convertedvol | 0x140);
 800424c:	88fb      	ldrh	r3, [r7, #6]
 800424e:	b2d8      	uxtb	r0, r3
 8004250:	7afb      	ldrb	r3, [r7, #11]
 8004252:	b21b      	sxth	r3, r3
 8004254:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 8004258:	b21b      	sxth	r3, r3
 800425a:	b29b      	uxth	r3, r3
 800425c:	461a      	mov	r2, r3
 800425e:	211d      	movs	r1, #29
 8004260:	f000 faf6 	bl	8004850 <CODEC_IO_Write>
 8004264:	4603      	mov	r3, r0
 8004266:	461a      	mov	r2, r3
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	4413      	add	r3, r2
 800426c:	60fb      	str	r3, [r7, #12]

      /* Left Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x26, convertedvol | 0x140);
 800426e:	88fb      	ldrh	r3, [r7, #6]
 8004270:	b2d8      	uxtb	r0, r3
 8004272:	7afb      	ldrb	r3, [r7, #11]
 8004274:	b21b      	sxth	r3, r3
 8004276:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 800427a:	b21b      	sxth	r3, r3
 800427c:	b29b      	uxth	r3, r3
 800427e:	461a      	mov	r2, r3
 8004280:	2126      	movs	r1, #38	@ 0x26
 8004282:	f000 fae5 	bl	8004850 <CODEC_IO_Write>
 8004286:	4603      	mov	r3, r0
 8004288:	461a      	mov	r2, r3
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	4413      	add	r3, r2
 800428e:	60fb      	str	r3, [r7, #12]

      /* Right Speaker Volume */
      counter += CODEC_IO_Write(DeviceAddr, 0x27, convertedvol | 0x140);
 8004290:	88fb      	ldrh	r3, [r7, #6]
 8004292:	b2d8      	uxtb	r0, r3
 8004294:	7afb      	ldrb	r3, [r7, #11]
 8004296:	b21b      	sxth	r3, r3
 8004298:	f443 73a0 	orr.w	r3, r3, #320	@ 0x140
 800429c:	b21b      	sxth	r3, r3
 800429e:	b29b      	uxth	r3, r3
 80042a0:	461a      	mov	r2, r3
 80042a2:	2127      	movs	r1, #39	@ 0x27
 80042a4:	f000 fad4 	bl	8004850 <CODEC_IO_Write>
 80042a8:	4603      	mov	r3, r0
 80042aa:	461a      	mov	r2, r3
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	4413      	add	r3, r2
 80042b0:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Input volume */
  if (inputEnabled != 0)
 80042b2:	4b33      	ldr	r3, [pc, #204]	@ (8004380 <wm8994_SetVolume+0x244>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d059      	beq.n	800436e <wm8994_SetVolume+0x232>
  {
    convertedvol = VOLUME_IN_CONVERT(Volume);
 80042ba:	797b      	ldrb	r3, [r7, #5]
 80042bc:	2b63      	cmp	r3, #99	@ 0x63
 80042be:	d80c      	bhi.n	80042da <wm8994_SetVolume+0x19e>
 80042c0:	797a      	ldrb	r2, [r7, #5]
 80042c2:	4613      	mov	r3, r2
 80042c4:	011b      	lsls	r3, r3, #4
 80042c6:	1a9b      	subs	r3, r3, r2
 80042c8:	011b      	lsls	r3, r3, #4
 80042ca:	4a2b      	ldr	r2, [pc, #172]	@ (8004378 <wm8994_SetVolume+0x23c>)
 80042cc:	fb82 1203 	smull	r1, r2, r2, r3
 80042d0:	1152      	asrs	r2, r2, #5
 80042d2:	17db      	asrs	r3, r3, #31
 80042d4:	1ad3      	subs	r3, r2, r3
 80042d6:	b2db      	uxtb	r3, r3
 80042d8:	e000      	b.n	80042dc <wm8994_SetVolume+0x1a0>
 80042da:	23ef      	movs	r3, #239	@ 0xef
 80042dc:	72fb      	strb	r3, [r7, #11]

    /* Left AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x400, convertedvol | 0x100);
 80042de:	88fb      	ldrh	r3, [r7, #6]
 80042e0:	b2d8      	uxtb	r0, r3
 80042e2:	7afb      	ldrb	r3, [r7, #11]
 80042e4:	b21b      	sxth	r3, r3
 80042e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80042ea:	b21b      	sxth	r3, r3
 80042ec:	b29b      	uxth	r3, r3
 80042ee:	461a      	mov	r2, r3
 80042f0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80042f4:	f000 faac 	bl	8004850 <CODEC_IO_Write>
 80042f8:	4603      	mov	r3, r0
 80042fa:	461a      	mov	r2, r3
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	4413      	add	r3, r2
 8004300:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC1 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x401, convertedvol | 0x100);
 8004302:	88fb      	ldrh	r3, [r7, #6]
 8004304:	b2d8      	uxtb	r0, r3
 8004306:	7afb      	ldrb	r3, [r7, #11]
 8004308:	b21b      	sxth	r3, r3
 800430a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800430e:	b21b      	sxth	r3, r3
 8004310:	b29b      	uxth	r3, r3
 8004312:	461a      	mov	r2, r3
 8004314:	f240 4101 	movw	r1, #1025	@ 0x401
 8004318:	f000 fa9a 	bl	8004850 <CODEC_IO_Write>
 800431c:	4603      	mov	r3, r0
 800431e:	461a      	mov	r2, r3
 8004320:	68fb      	ldr	r3, [r7, #12]
 8004322:	4413      	add	r3, r2
 8004324:	60fb      	str	r3, [r7, #12]

    /* Left AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x404, convertedvol | 0x100);
 8004326:	88fb      	ldrh	r3, [r7, #6]
 8004328:	b2d8      	uxtb	r0, r3
 800432a:	7afb      	ldrb	r3, [r7, #11]
 800432c:	b21b      	sxth	r3, r3
 800432e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004332:	b21b      	sxth	r3, r3
 8004334:	b29b      	uxth	r3, r3
 8004336:	461a      	mov	r2, r3
 8004338:	f240 4104 	movw	r1, #1028	@ 0x404
 800433c:	f000 fa88 	bl	8004850 <CODEC_IO_Write>
 8004340:	4603      	mov	r3, r0
 8004342:	461a      	mov	r2, r3
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	4413      	add	r3, r2
 8004348:	60fb      	str	r3, [r7, #12]

    /* Right AIF1 ADC2 volume */
    counter += CODEC_IO_Write(DeviceAddr, 0x405, convertedvol | 0x100);
 800434a:	88fb      	ldrh	r3, [r7, #6]
 800434c:	b2d8      	uxtb	r0, r3
 800434e:	7afb      	ldrb	r3, [r7, #11]
 8004350:	b21b      	sxth	r3, r3
 8004352:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004356:	b21b      	sxth	r3, r3
 8004358:	b29b      	uxth	r3, r3
 800435a:	461a      	mov	r2, r3
 800435c:	f240 4105 	movw	r1, #1029	@ 0x405
 8004360:	f000 fa76 	bl	8004850 <CODEC_IO_Write>
 8004364:	4603      	mov	r3, r0
 8004366:	461a      	mov	r2, r3
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	4413      	add	r3, r2
 800436c:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 800436e:	68fb      	ldr	r3, [r7, #12]
}
 8004370:	4618      	mov	r0, r3
 8004372:	3710      	adds	r7, #16
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}
 8004378:	51eb851f 	.word	0x51eb851f
 800437c:	20013078 	.word	0x20013078
 8004380:	2001307c 	.word	0x2001307c

08004384 <wm8994_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8004384:	b580      	push	{r7, lr}
 8004386:	b084      	sub	sp, #16
 8004388:	af00      	add	r7, sp, #0
 800438a:	4603      	mov	r3, r0
 800438c:	6039      	str	r1, [r7, #0]
 800438e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004390:	2300      	movs	r3, #0
 8004392:	60fb      	str	r3, [r7, #12]
  
  if (outputEnabled != 0)
 8004394:	4b21      	ldr	r3, [pc, #132]	@ (800441c <wm8994_SetMute+0x98>)
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	2b00      	cmp	r3, #0
 800439a:	d039      	beq.n	8004410 <wm8994_SetMute+0x8c>
  {
    /* Set the Mute mode */
    if(Cmd == AUDIO_MUTE_ON)
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	2b01      	cmp	r3, #1
 80043a0:	d11c      	bne.n	80043dc <wm8994_SetMute+0x58>
    {
      /* Soft Mute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0200);
 80043a2:	88fb      	ldrh	r3, [r7, #6]
 80043a4:	b2db      	uxtb	r3, r3
 80043a6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043aa:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80043ae:	4618      	mov	r0, r3
 80043b0:	f000 fa4e 	bl	8004850 <CODEC_IO_Write>
 80043b4:	4603      	mov	r3, r0
 80043b6:	461a      	mov	r2, r3
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	4413      	add	r3, r2
 80043bc:	60fb      	str	r3, [r7, #12]

      /* Soft Mute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0200);
 80043be:	88fb      	ldrh	r3, [r7, #6]
 80043c0:	b2db      	uxtb	r3, r3
 80043c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80043c6:	f240 4122 	movw	r1, #1058	@ 0x422
 80043ca:	4618      	mov	r0, r3
 80043cc:	f000 fa40 	bl	8004850 <CODEC_IO_Write>
 80043d0:	4603      	mov	r3, r0
 80043d2:	461a      	mov	r2, r3
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	4413      	add	r3, r2
 80043d8:	60fb      	str	r3, [r7, #12]
 80043da:	e019      	b.n	8004410 <wm8994_SetMute+0x8c>
    }
    else /* AUDIO_MUTE_OFF Disable the Mute */
    {
      /* Unmute the AIF1 Timeslot 0 DAC1 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x420, 0x0010);
 80043dc:	88fb      	ldrh	r3, [r7, #6]
 80043de:	b2db      	uxtb	r3, r3
 80043e0:	2210      	movs	r2, #16
 80043e2:	f44f 6184 	mov.w	r1, #1056	@ 0x420
 80043e6:	4618      	mov	r0, r3
 80043e8:	f000 fa32 	bl	8004850 <CODEC_IO_Write>
 80043ec:	4603      	mov	r3, r0
 80043ee:	461a      	mov	r2, r3
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	4413      	add	r3, r2
 80043f4:	60fb      	str	r3, [r7, #12]

      /* Unmute the AIF1 Timeslot 1 DAC2 path L&R */
      counter += CODEC_IO_Write(DeviceAddr, 0x422, 0x0010);
 80043f6:	88fb      	ldrh	r3, [r7, #6]
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	2210      	movs	r2, #16
 80043fc:	f240 4122 	movw	r1, #1058	@ 0x422
 8004400:	4618      	mov	r0, r3
 8004402:	f000 fa25 	bl	8004850 <CODEC_IO_Write>
 8004406:	4603      	mov	r3, r0
 8004408:	461a      	mov	r2, r3
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	4413      	add	r3, r2
 800440e:	60fb      	str	r3, [r7, #12]
    }
  }
  return counter;
 8004410:	68fb      	ldr	r3, [r7, #12]
}
 8004412:	4618      	mov	r0, r3
 8004414:	3710      	adds	r7, #16
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	20013078 	.word	0x20013078

08004420 <wm8994_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b084      	sub	sp, #16
 8004424:	af00      	add	r7, sp, #0
 8004426:	4603      	mov	r3, r0
 8004428:	460a      	mov	r2, r1
 800442a:	80fb      	strh	r3, [r7, #6]
 800442c:	4613      	mov	r3, r2
 800442e:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8004430:	2300      	movs	r3, #0
 8004432:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8004434:	797b      	ldrb	r3, [r7, #5]
 8004436:	2b03      	cmp	r3, #3
 8004438:	f000 808c 	beq.w	8004554 <wm8994_SetOutputMode+0x134>
 800443c:	2b03      	cmp	r3, #3
 800443e:	f300 80cb 	bgt.w	80045d8 <wm8994_SetOutputMode+0x1b8>
 8004442:	2b01      	cmp	r3, #1
 8004444:	d002      	beq.n	800444c <wm8994_SetOutputMode+0x2c>
 8004446:	2b02      	cmp	r3, #2
 8004448:	d042      	beq.n	80044d0 <wm8994_SetOutputMode+0xb0>
 800444a:	e0c5      	b.n	80045d8 <wm8994_SetOutputMode+0x1b8>
  {
  case OUTPUT_DEVICE_SPEAKER:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    Disable DAC2 (Left), Disable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0C0C);
 800444c:	88fb      	ldrh	r3, [r7, #6]
 800444e:	b2db      	uxtb	r3, r3
 8004450:	f640 420c 	movw	r2, #3084	@ 0xc0c
 8004454:	2105      	movs	r1, #5
 8004456:	4618      	mov	r0, r3
 8004458:	f000 f9fa 	bl	8004850 <CODEC_IO_Write>
 800445c:	4603      	mov	r3, r0
 800445e:	461a      	mov	r2, r3
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	4413      	add	r3, r2
 8004464:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0000);
 8004466:	88fb      	ldrh	r3, [r7, #6]
 8004468:	b2db      	uxtb	r3, r3
 800446a:	2200      	movs	r2, #0
 800446c:	f240 6101 	movw	r1, #1537	@ 0x601
 8004470:	4618      	mov	r0, r3
 8004472:	f000 f9ed 	bl	8004850 <CODEC_IO_Write>
 8004476:	4603      	mov	r3, r0
 8004478:	461a      	mov	r2, r3
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	4413      	add	r3, r2
 800447e:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0000);
 8004480:	88fb      	ldrh	r3, [r7, #6]
 8004482:	b2db      	uxtb	r3, r3
 8004484:	2200      	movs	r2, #0
 8004486:	f240 6102 	movw	r1, #1538	@ 0x602
 800448a:	4618      	mov	r0, r3
 800448c:	f000 f9e0 	bl	8004850 <CODEC_IO_Write>
 8004490:	4603      	mov	r3, r0
 8004492:	461a      	mov	r2, r3
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	4413      	add	r3, r2
 8004498:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 800449a:	88fb      	ldrh	r3, [r7, #6]
 800449c:	b2db      	uxtb	r3, r3
 800449e:	2202      	movs	r2, #2
 80044a0:	f240 6104 	movw	r1, #1540	@ 0x604
 80044a4:	4618      	mov	r0, r3
 80044a6:	f000 f9d3 	bl	8004850 <CODEC_IO_Write>
 80044aa:	4603      	mov	r3, r0
 80044ac:	461a      	mov	r2, r3
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	4413      	add	r3, r2
 80044b2:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 80044b4:	88fb      	ldrh	r3, [r7, #6]
 80044b6:	b2db      	uxtb	r3, r3
 80044b8:	2202      	movs	r2, #2
 80044ba:	f240 6105 	movw	r1, #1541	@ 0x605
 80044be:	4618      	mov	r0, r3
 80044c0:	f000 f9c6 	bl	8004850 <CODEC_IO_Write>
 80044c4:	4603      	mov	r3, r0
 80044c6:	461a      	mov	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	4413      	add	r3, r2
 80044cc:	60fb      	str	r3, [r7, #12]
    break;
 80044ce:	e0c5      	b.n	800465c <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 80044d0:	88fb      	ldrh	r3, [r7, #6]
 80044d2:	b2db      	uxtb	r3, r3
 80044d4:	f240 3203 	movw	r2, #771	@ 0x303
 80044d8:	2105      	movs	r1, #5
 80044da:	4618      	mov	r0, r3
 80044dc:	f000 f9b8 	bl	8004850 <CODEC_IO_Write>
 80044e0:	4603      	mov	r3, r0
 80044e2:	461a      	mov	r2, r3
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	4413      	add	r3, r2
 80044e8:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80044ea:	88fb      	ldrh	r3, [r7, #6]
 80044ec:	b2db      	uxtb	r3, r3
 80044ee:	2201      	movs	r2, #1
 80044f0:	f240 6101 	movw	r1, #1537	@ 0x601
 80044f4:	4618      	mov	r0, r3
 80044f6:	f000 f9ab 	bl	8004850 <CODEC_IO_Write>
 80044fa:	4603      	mov	r3, r0
 80044fc:	461a      	mov	r2, r3
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	4413      	add	r3, r2
 8004502:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8004504:	88fb      	ldrh	r3, [r7, #6]
 8004506:	b2db      	uxtb	r3, r3
 8004508:	2201      	movs	r2, #1
 800450a:	f240 6102 	movw	r1, #1538	@ 0x602
 800450e:	4618      	mov	r0, r3
 8004510:	f000 f99e 	bl	8004850 <CODEC_IO_Write>
 8004514:	4603      	mov	r3, r0
 8004516:	461a      	mov	r2, r3
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	4413      	add	r3, r2
 800451c:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 800451e:	88fb      	ldrh	r3, [r7, #6]
 8004520:	b2db      	uxtb	r3, r3
 8004522:	2200      	movs	r2, #0
 8004524:	f240 6104 	movw	r1, #1540	@ 0x604
 8004528:	4618      	mov	r0, r3
 800452a:	f000 f991 	bl	8004850 <CODEC_IO_Write>
 800452e:	4603      	mov	r3, r0
 8004530:	461a      	mov	r2, r3
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	4413      	add	r3, r2
 8004536:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8004538:	88fb      	ldrh	r3, [r7, #6]
 800453a:	b2db      	uxtb	r3, r3
 800453c:	2200      	movs	r2, #0
 800453e:	f240 6105 	movw	r1, #1541	@ 0x605
 8004542:	4618      	mov	r0, r3
 8004544:	f000 f984 	bl	8004850 <CODEC_IO_Write>
 8004548:	4603      	mov	r3, r0
 800454a:	461a      	mov	r2, r3
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	4413      	add	r3, r2
 8004550:	60fb      	str	r3, [r7, #12]
    break;
 8004552:	e083      	b.n	800465c <wm8994_SetOutputMode+0x23c>
    
  case OUTPUT_DEVICE_BOTH:
    /* Enable DAC1 (Left), Enable DAC1 (Right), 
    also Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303 | 0x0C0C);
 8004554:	88fb      	ldrh	r3, [r7, #6]
 8004556:	b2db      	uxtb	r3, r3
 8004558:	f640 720f 	movw	r2, #3855	@ 0xf0f
 800455c:	2105      	movs	r1, #5
 800455e:	4618      	mov	r0, r3
 8004560:	f000 f976 	bl	8004850 <CODEC_IO_Write>
 8004564:	4603      	mov	r3, r0
 8004566:	461a      	mov	r2, r3
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	4413      	add	r3, r2
 800456c:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 800456e:	88fb      	ldrh	r3, [r7, #6]
 8004570:	b2db      	uxtb	r3, r3
 8004572:	2201      	movs	r2, #1
 8004574:	f240 6101 	movw	r1, #1537	@ 0x601
 8004578:	4618      	mov	r0, r3
 800457a:	f000 f969 	bl	8004850 <CODEC_IO_Write>
 800457e:	4603      	mov	r3, r0
 8004580:	461a      	mov	r2, r3
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	4413      	add	r3, r2
 8004586:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 8004588:	88fb      	ldrh	r3, [r7, #6]
 800458a:	b2db      	uxtb	r3, r3
 800458c:	2201      	movs	r2, #1
 800458e:	f240 6102 	movw	r1, #1538	@ 0x602
 8004592:	4618      	mov	r0, r3
 8004594:	f000 f95c 	bl	8004850 <CODEC_IO_Write>
 8004598:	4603      	mov	r3, r0
 800459a:	461a      	mov	r2, r3
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	4413      	add	r3, r2
 80045a0:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0002);
 80045a2:	88fb      	ldrh	r3, [r7, #6]
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	2202      	movs	r2, #2
 80045a8:	f240 6104 	movw	r1, #1540	@ 0x604
 80045ac:	4618      	mov	r0, r3
 80045ae:	f000 f94f 	bl	8004850 <CODEC_IO_Write>
 80045b2:	4603      	mov	r3, r0
 80045b4:	461a      	mov	r2, r3
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	4413      	add	r3, r2
 80045ba:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0002);
 80045bc:	88fb      	ldrh	r3, [r7, #6]
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	2202      	movs	r2, #2
 80045c2:	f240 6105 	movw	r1, #1541	@ 0x605
 80045c6:	4618      	mov	r0, r3
 80045c8:	f000 f942 	bl	8004850 <CODEC_IO_Write>
 80045cc:	4603      	mov	r3, r0
 80045ce:	461a      	mov	r2, r3
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	4413      	add	r3, r2
 80045d4:	60fb      	str	r3, [r7, #12]
    break;
 80045d6:	e041      	b.n	800465c <wm8994_SetOutputMode+0x23c>
    
  default:
    /* Disable DAC1 (Left), Disable DAC1 (Right), 
    Enable DAC2 (Left), Enable DAC2 (Right)*/
    counter += CODEC_IO_Write(DeviceAddr, 0x05, 0x0303);
 80045d8:	88fb      	ldrh	r3, [r7, #6]
 80045da:	b2db      	uxtb	r3, r3
 80045dc:	f240 3203 	movw	r2, #771	@ 0x303
 80045e0:	2105      	movs	r1, #5
 80045e2:	4618      	mov	r0, r3
 80045e4:	f000 f934 	bl	8004850 <CODEC_IO_Write>
 80045e8:	4603      	mov	r3, r0
 80045ea:	461a      	mov	r2, r3
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	4413      	add	r3, r2
 80045f0:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Left) to DAC 1 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x601, 0x0001);
 80045f2:	88fb      	ldrh	r3, [r7, #6]
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	2201      	movs	r2, #1
 80045f8:	f240 6101 	movw	r1, #1537	@ 0x601
 80045fc:	4618      	mov	r0, r3
 80045fe:	f000 f927 	bl	8004850 <CODEC_IO_Write>
 8004602:	4603      	mov	r3, r0
 8004604:	461a      	mov	r2, r3
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	4413      	add	r3, r2
 800460a:	60fb      	str	r3, [r7, #12]
    
    /* Enable the AIF1 Timeslot 0 (Right) to DAC 1 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x602, 0x0001);
 800460c:	88fb      	ldrh	r3, [r7, #6]
 800460e:	b2db      	uxtb	r3, r3
 8004610:	2201      	movs	r2, #1
 8004612:	f240 6102 	movw	r1, #1538	@ 0x602
 8004616:	4618      	mov	r0, r3
 8004618:	f000 f91a 	bl	8004850 <CODEC_IO_Write>
 800461c:	4603      	mov	r3, r0
 800461e:	461a      	mov	r2, r3
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	4413      	add	r3, r2
 8004624:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Left) to DAC 2 (Left) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x604, 0x0000);
 8004626:	88fb      	ldrh	r3, [r7, #6]
 8004628:	b2db      	uxtb	r3, r3
 800462a:	2200      	movs	r2, #0
 800462c:	f240 6104 	movw	r1, #1540	@ 0x604
 8004630:	4618      	mov	r0, r3
 8004632:	f000 f90d 	bl	8004850 <CODEC_IO_Write>
 8004636:	4603      	mov	r3, r0
 8004638:	461a      	mov	r2, r3
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	4413      	add	r3, r2
 800463e:	60fb      	str	r3, [r7, #12]
    
    /* Disable the AIF1 Timeslot 1 (Right) to DAC 2 (Right) mixer path */
    counter += CODEC_IO_Write(DeviceAddr, 0x605, 0x0000);
 8004640:	88fb      	ldrh	r3, [r7, #6]
 8004642:	b2db      	uxtb	r3, r3
 8004644:	2200      	movs	r2, #0
 8004646:	f240 6105 	movw	r1, #1541	@ 0x605
 800464a:	4618      	mov	r0, r3
 800464c:	f000 f900 	bl	8004850 <CODEC_IO_Write>
 8004650:	4603      	mov	r3, r0
 8004652:	461a      	mov	r2, r3
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	4413      	add	r3, r2
 8004658:	60fb      	str	r3, [r7, #12]
    break;    
 800465a:	bf00      	nop
  }  
  return counter;
 800465c:	68fb      	ldr	r3, [r7, #12]
}
 800465e:	4618      	mov	r0, r3
 8004660:	3710      	adds	r7, #16
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
	...

08004668 <wm8994_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b084      	sub	sp, #16
 800466c:	af00      	add	r7, sp, #0
 800466e:	4603      	mov	r3, r0
 8004670:	6039      	str	r1, [r7, #0]
 8004672:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004674:	2300      	movs	r3, #0
 8004676:	60fb      	str	r3, [r7, #12]
 
  /*  Clock Configurations */
  switch (AudioFreq)
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	4a64      	ldr	r2, [pc, #400]	@ (800480c <wm8994_SetFrequency+0x1a4>)
 800467c:	4293      	cmp	r3, r2
 800467e:	d079      	beq.n	8004774 <wm8994_SetFrequency+0x10c>
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	4a62      	ldr	r2, [pc, #392]	@ (800480c <wm8994_SetFrequency+0x1a4>)
 8004684:	4293      	cmp	r3, r2
 8004686:	f200 80ad 	bhi.w	80047e4 <wm8994_SetFrequency+0x17c>
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8004690:	4293      	cmp	r3, r2
 8004692:	d061      	beq.n	8004758 <wm8994_SetFrequency+0xf0>
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 800469a:	4293      	cmp	r3, r2
 800469c:	f200 80a2 	bhi.w	80047e4 <wm8994_SetFrequency+0x17c>
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80046a6:	4293      	cmp	r3, r2
 80046a8:	f000 808e 	beq.w	80047c8 <wm8994_SetFrequency+0x160>
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	f64a 4244 	movw	r2, #44100	@ 0xac44
 80046b2:	4293      	cmp	r3, r2
 80046b4:	f200 8096 	bhi.w	80047e4 <wm8994_SetFrequency+0x17c>
 80046b8:	683b      	ldr	r3, [r7, #0]
 80046ba:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80046be:	d03d      	beq.n	800473c <wm8994_SetFrequency+0xd4>
 80046c0:	683b      	ldr	r3, [r7, #0]
 80046c2:	f5b3 4ffa 	cmp.w	r3, #32000	@ 0x7d00
 80046c6:	f200 808d 	bhi.w	80047e4 <wm8994_SetFrequency+0x17c>
 80046ca:	683b      	ldr	r3, [r7, #0]
 80046cc:	f245 6222 	movw	r2, #22050	@ 0x5622
 80046d0:	4293      	cmp	r3, r2
 80046d2:	d06b      	beq.n	80047ac <wm8994_SetFrequency+0x144>
 80046d4:	683b      	ldr	r3, [r7, #0]
 80046d6:	f245 6222 	movw	r2, #22050	@ 0x5622
 80046da:	4293      	cmp	r3, r2
 80046dc:	f200 8082 	bhi.w	80047e4 <wm8994_SetFrequency+0x17c>
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80046e6:	d01b      	beq.n	8004720 <wm8994_SetFrequency+0xb8>
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	f5b3 5f7a 	cmp.w	r3, #16000	@ 0x3e80
 80046ee:	d879      	bhi.n	80047e4 <wm8994_SetFrequency+0x17c>
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	f5b3 5ffa 	cmp.w	r3, #8000	@ 0x1f40
 80046f6:	d005      	beq.n	8004704 <wm8994_SetFrequency+0x9c>
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	f642 3211 	movw	r2, #11025	@ 0x2b11
 80046fe:	4293      	cmp	r3, r2
 8004700:	d046      	beq.n	8004790 <wm8994_SetFrequency+0x128>
 8004702:	e06f      	b.n	80047e4 <wm8994_SetFrequency+0x17c>
  {
  case  AUDIO_FREQUENCY_8K:
    /* AIF1 Sample Rate = 8 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0003);
 8004704:	88fb      	ldrh	r3, [r7, #6]
 8004706:	b2db      	uxtb	r3, r3
 8004708:	2203      	movs	r2, #3
 800470a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800470e:	4618      	mov	r0, r3
 8004710:	f000 f89e 	bl	8004850 <CODEC_IO_Write>
 8004714:	4603      	mov	r3, r0
 8004716:	461a      	mov	r2, r3
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	4413      	add	r3, r2
 800471c:	60fb      	str	r3, [r7, #12]
    break;
 800471e:	e06f      	b.n	8004800 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_16K:
    /* AIF1 Sample Rate = 16 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0033);
 8004720:	88fb      	ldrh	r3, [r7, #6]
 8004722:	b2db      	uxtb	r3, r3
 8004724:	2233      	movs	r2, #51	@ 0x33
 8004726:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800472a:	4618      	mov	r0, r3
 800472c:	f000 f890 	bl	8004850 <CODEC_IO_Write>
 8004730:	4603      	mov	r3, r0
 8004732:	461a      	mov	r2, r3
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	4413      	add	r3, r2
 8004738:	60fb      	str	r3, [r7, #12]
    break;
 800473a:	e061      	b.n	8004800 <wm8994_SetFrequency+0x198>

  case  AUDIO_FREQUENCY_32K:
    /* AIF1 Sample Rate = 32 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0063);
 800473c:	88fb      	ldrh	r3, [r7, #6]
 800473e:	b2db      	uxtb	r3, r3
 8004740:	2263      	movs	r2, #99	@ 0x63
 8004742:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004746:	4618      	mov	r0, r3
 8004748:	f000 f882 	bl	8004850 <CODEC_IO_Write>
 800474c:	4603      	mov	r3, r0
 800474e:	461a      	mov	r2, r3
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	4413      	add	r3, r2
 8004754:	60fb      	str	r3, [r7, #12]
    break;
 8004756:	e053      	b.n	8004800 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_48K:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 8004758:	88fb      	ldrh	r3, [r7, #6]
 800475a:	b2db      	uxtb	r3, r3
 800475c:	2283      	movs	r2, #131	@ 0x83
 800475e:	f44f 7104 	mov.w	r1, #528	@ 0x210
 8004762:	4618      	mov	r0, r3
 8004764:	f000 f874 	bl	8004850 <CODEC_IO_Write>
 8004768:	4603      	mov	r3, r0
 800476a:	461a      	mov	r2, r3
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	4413      	add	r3, r2
 8004770:	60fb      	str	r3, [r7, #12]
    break;
 8004772:	e045      	b.n	8004800 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_96K:
    /* AIF1 Sample Rate = 96 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x00A3);
 8004774:	88fb      	ldrh	r3, [r7, #6]
 8004776:	b2db      	uxtb	r3, r3
 8004778:	22a3      	movs	r2, #163	@ 0xa3
 800477a:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800477e:	4618      	mov	r0, r3
 8004780:	f000 f866 	bl	8004850 <CODEC_IO_Write>
 8004784:	4603      	mov	r3, r0
 8004786:	461a      	mov	r2, r3
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	4413      	add	r3, r2
 800478c:	60fb      	str	r3, [r7, #12]
    break;
 800478e:	e037      	b.n	8004800 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_11K:
    /* AIF1 Sample Rate = 11.025 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0013);
 8004790:	88fb      	ldrh	r3, [r7, #6]
 8004792:	b2db      	uxtb	r3, r3
 8004794:	2213      	movs	r2, #19
 8004796:	f44f 7104 	mov.w	r1, #528	@ 0x210
 800479a:	4618      	mov	r0, r3
 800479c:	f000 f858 	bl	8004850 <CODEC_IO_Write>
 80047a0:	4603      	mov	r3, r0
 80047a2:	461a      	mov	r2, r3
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	4413      	add	r3, r2
 80047a8:	60fb      	str	r3, [r7, #12]
    break;
 80047aa:	e029      	b.n	8004800 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_22K:
    /* AIF1 Sample Rate = 22.050 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0043);
 80047ac:	88fb      	ldrh	r3, [r7, #6]
 80047ae:	b2db      	uxtb	r3, r3
 80047b0:	2243      	movs	r2, #67	@ 0x43
 80047b2:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80047b6:	4618      	mov	r0, r3
 80047b8:	f000 f84a 	bl	8004850 <CODEC_IO_Write>
 80047bc:	4603      	mov	r3, r0
 80047be:	461a      	mov	r2, r3
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	4413      	add	r3, r2
 80047c4:	60fb      	str	r3, [r7, #12]
    break;
 80047c6:	e01b      	b.n	8004800 <wm8994_SetFrequency+0x198>
    
  case  AUDIO_FREQUENCY_44K:
    /* AIF1 Sample Rate = 44.1 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0073);
 80047c8:	88fb      	ldrh	r3, [r7, #6]
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	2273      	movs	r2, #115	@ 0x73
 80047ce:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80047d2:	4618      	mov	r0, r3
 80047d4:	f000 f83c 	bl	8004850 <CODEC_IO_Write>
 80047d8:	4603      	mov	r3, r0
 80047da:	461a      	mov	r2, r3
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	4413      	add	r3, r2
 80047e0:	60fb      	str	r3, [r7, #12]
    break; 
 80047e2:	e00d      	b.n	8004800 <wm8994_SetFrequency+0x198>
    
  default:
    /* AIF1 Sample Rate = 48 (KHz), ratio=256 */ 
    counter += CODEC_IO_Write(DeviceAddr, 0x210, 0x0083);
 80047e4:	88fb      	ldrh	r3, [r7, #6]
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	2283      	movs	r2, #131	@ 0x83
 80047ea:	f44f 7104 	mov.w	r1, #528	@ 0x210
 80047ee:	4618      	mov	r0, r3
 80047f0:	f000 f82e 	bl	8004850 <CODEC_IO_Write>
 80047f4:	4603      	mov	r3, r0
 80047f6:	461a      	mov	r2, r3
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	4413      	add	r3, r2
 80047fc:	60fb      	str	r3, [r7, #12]
    break; 
 80047fe:	bf00      	nop
  }
  return counter;
 8004800:	68fb      	ldr	r3, [r7, #12]
}
 8004802:	4618      	mov	r0, r3
 8004804:	3710      	adds	r7, #16
 8004806:	46bd      	mov	sp, r7
 8004808:	bd80      	pop	{r7, pc}
 800480a:	bf00      	nop
 800480c:	00017700 	.word	0x00017700

08004810 <wm8994_Reset>:
  * @brief Resets wm8994 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t wm8994_Reset(uint16_t DeviceAddr)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b084      	sub	sp, #16
 8004814:	af00      	add	r7, sp, #0
 8004816:	4603      	mov	r3, r0
 8004818:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 800481a:	2300      	movs	r3, #0
 800481c:	60fb      	str	r3, [r7, #12]
  
  /* Reset Codec by writing in 0x0000 address register */
  counter = CODEC_IO_Write(DeviceAddr, 0x0000, 0x0000);
 800481e:	88fb      	ldrh	r3, [r7, #6]
 8004820:	b2db      	uxtb	r3, r3
 8004822:	2200      	movs	r2, #0
 8004824:	2100      	movs	r1, #0
 8004826:	4618      	mov	r0, r3
 8004828:	f000 f812 	bl	8004850 <CODEC_IO_Write>
 800482c:	4603      	mov	r3, r0
 800482e:	60fb      	str	r3, [r7, #12]
  outputEnabled = 0;
 8004830:	4b05      	ldr	r3, [pc, #20]	@ (8004848 <wm8994_Reset+0x38>)
 8004832:	2200      	movs	r2, #0
 8004834:	601a      	str	r2, [r3, #0]
  inputEnabled=0;
 8004836:	4b05      	ldr	r3, [pc, #20]	@ (800484c <wm8994_Reset+0x3c>)
 8004838:	2200      	movs	r2, #0
 800483a:	601a      	str	r2, [r3, #0]

  return counter;
 800483c:	68fb      	ldr	r3, [r7, #12]
}
 800483e:	4618      	mov	r0, r3
 8004840:	3710      	adds	r7, #16
 8004842:	46bd      	mov	sp, r7
 8004844:	bd80      	pop	{r7, pc}
 8004846:	bf00      	nop
 8004848:	20013078 	.word	0x20013078
 800484c:	2001307c 	.word	0x2001307c

08004850 <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8004850:	b580      	push	{r7, lr}
 8004852:	b084      	sub	sp, #16
 8004854:	af00      	add	r7, sp, #0
 8004856:	4603      	mov	r3, r0
 8004858:	71fb      	strb	r3, [r7, #7]
 800485a:	460b      	mov	r3, r1
 800485c:	80bb      	strh	r3, [r7, #4]
 800485e:	4613      	mov	r3, r2
 8004860:	807b      	strh	r3, [r7, #2]
  uint32_t result = 0;
 8004862:	2300      	movs	r3, #0
 8004864:	60fb      	str	r3, [r7, #12]
  
 AUDIO_IO_Write(Addr, Reg, Value);
 8004866:	887a      	ldrh	r2, [r7, #2]
 8004868:	88b9      	ldrh	r1, [r7, #4]
 800486a:	79fb      	ldrb	r3, [r7, #7]
 800486c:	4618      	mov	r0, r3
 800486e:	f000 f96f 	bl	8004b50 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	b2db      	uxtb	r3, r3
}
 8004876:	4618      	mov	r0, r3
 8004878:	3710      	adds	r7, #16
 800487a:	46bd      	mov	sp, r7
 800487c:	bd80      	pop	{r7, pc}
	...

08004880 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b08c      	sub	sp, #48	@ 0x30
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;
  
  if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	4a51      	ldr	r2, [pc, #324]	@ (80049d0 <I2Cx_MspInit+0x150>)
 800488c:	4293      	cmp	r3, r2
 800488e:	d14d      	bne.n	800492c <I2Cx_MspInit+0xac>
  {
    /* AUDIO and LCD I2C MSP init */

    /*** Configure the GPIOs ***/
    /* Enable GPIO clock */
    DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8004890:	4b50      	ldr	r3, [pc, #320]	@ (80049d4 <I2Cx_MspInit+0x154>)
 8004892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004894:	4a4f      	ldr	r2, [pc, #316]	@ (80049d4 <I2Cx_MspInit+0x154>)
 8004896:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800489a:	6313      	str	r3, [r2, #48]	@ 0x30
 800489c:	4b4d      	ldr	r3, [pc, #308]	@ (80049d4 <I2Cx_MspInit+0x154>)
 800489e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80048a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80048a4:	61bb      	str	r3, [r7, #24]
 80048a6:	69bb      	ldr	r3, [r7, #24]

    /* Configure I2C Tx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SCL_PIN;
 80048a8:	2380      	movs	r3, #128	@ 0x80
 80048aa:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80048ac:	2312      	movs	r3, #18
 80048ae:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 80048b0:	2300      	movs	r3, #0
 80048b2:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80048b4:	2302      	movs	r3, #2
 80048b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_AUDIO_I2Cx_SCL_SDA_AF;
 80048b8:	2304      	movs	r3, #4
 80048ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80048bc:	f107 031c 	add.w	r3, r7, #28
 80048c0:	4619      	mov	r1, r3
 80048c2:	4845      	ldr	r0, [pc, #276]	@ (80049d8 <I2Cx_MspInit+0x158>)
 80048c4:	f002 fd12 	bl	80072ec <HAL_GPIO_Init>

    /* Configure I2C Rx as alternate function */
    gpio_init_structure.Pin = DISCOVERY_AUDIO_I2Cx_SDA_PIN;
 80048c8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80048cc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_AUDIO_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80048ce:	f107 031c 	add.w	r3, r7, #28
 80048d2:	4619      	mov	r1, r3
 80048d4:	4840      	ldr	r0, [pc, #256]	@ (80049d8 <I2Cx_MspInit+0x158>)
 80048d6:	f002 fd09 	bl	80072ec <HAL_GPIO_Init>

    /*** Configure the I2C peripheral ***/
    /* Enable I2C clock */
    DISCOVERY_AUDIO_I2Cx_CLK_ENABLE();
 80048da:	4b3e      	ldr	r3, [pc, #248]	@ (80049d4 <I2Cx_MspInit+0x154>)
 80048dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048de:	4a3d      	ldr	r2, [pc, #244]	@ (80049d4 <I2Cx_MspInit+0x154>)
 80048e0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80048e4:	6413      	str	r3, [r2, #64]	@ 0x40
 80048e6:	4b3b      	ldr	r3, [pc, #236]	@ (80049d4 <I2Cx_MspInit+0x154>)
 80048e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80048ee:	617b      	str	r3, [r7, #20]
 80048f0:	697b      	ldr	r3, [r7, #20]

    /* Force the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_FORCE_RESET();
 80048f2:	4b38      	ldr	r3, [pc, #224]	@ (80049d4 <I2Cx_MspInit+0x154>)
 80048f4:	6a1b      	ldr	r3, [r3, #32]
 80048f6:	4a37      	ldr	r2, [pc, #220]	@ (80049d4 <I2Cx_MspInit+0x154>)
 80048f8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80048fc:	6213      	str	r3, [r2, #32]

    /* Release the I2C peripheral clock reset */
    DISCOVERY_AUDIO_I2Cx_RELEASE_RESET();
 80048fe:	4b35      	ldr	r3, [pc, #212]	@ (80049d4 <I2Cx_MspInit+0x154>)
 8004900:	6a1b      	ldr	r3, [r3, #32]
 8004902:	4a34      	ldr	r2, [pc, #208]	@ (80049d4 <I2Cx_MspInit+0x154>)
 8004904:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8004908:	6213      	str	r3, [r2, #32]

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_EV_IRQn, 0x0F, 0);
 800490a:	2200      	movs	r2, #0
 800490c:	210f      	movs	r1, #15
 800490e:	2048      	movs	r0, #72	@ 0x48
 8004910:	f001 f9c2 	bl	8005c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_EV_IRQn);
 8004914:	2048      	movs	r0, #72	@ 0x48
 8004916:	f001 f9db 	bl	8005cd0 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_AUDIO_I2Cx_ER_IRQn, 0x0F, 0);
 800491a:	2200      	movs	r2, #0
 800491c:	210f      	movs	r1, #15
 800491e:	2049      	movs	r0, #73	@ 0x49
 8004920:	f001 f9ba 	bl	8005c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_AUDIO_I2Cx_ER_IRQn);
 8004924:	2049      	movs	r0, #73	@ 0x49
 8004926:	f001 f9d3 	bl	8005cd0 <HAL_NVIC_EnableIRQ>

    /* Enable and set I2Cx Interrupt to a lower priority */
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
  }
}
 800492a:	e04d      	b.n	80049c8 <I2Cx_MspInit+0x148>
    DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800492c:	4b29      	ldr	r3, [pc, #164]	@ (80049d4 <I2Cx_MspInit+0x154>)
 800492e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004930:	4a28      	ldr	r2, [pc, #160]	@ (80049d4 <I2Cx_MspInit+0x154>)
 8004932:	f043 0302 	orr.w	r3, r3, #2
 8004936:	6313      	str	r3, [r2, #48]	@ 0x30
 8004938:	4b26      	ldr	r3, [pc, #152]	@ (80049d4 <I2Cx_MspInit+0x154>)
 800493a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800493c:	f003 0302 	and.w	r3, r3, #2
 8004940:	613b      	str	r3, [r7, #16]
 8004942:	693b      	ldr	r3, [r7, #16]
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SCL_PIN;
 8004944:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004948:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 800494a:	2312      	movs	r3, #18
 800494c:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Pull = GPIO_NOPULL;
 800494e:	2300      	movs	r3, #0
 8004950:	627b      	str	r3, [r7, #36]	@ 0x24
    gpio_init_structure.Speed = GPIO_SPEED_FAST;
 8004952:	2302      	movs	r3, #2
 8004954:	62bb      	str	r3, [r7, #40]	@ 0x28
    gpio_init_structure.Alternate = DISCOVERY_EXT_I2Cx_SCL_SDA_AF;
 8004956:	2304      	movs	r3, #4
 8004958:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800495a:	f107 031c 	add.w	r3, r7, #28
 800495e:	4619      	mov	r1, r3
 8004960:	481e      	ldr	r0, [pc, #120]	@ (80049dc <I2Cx_MspInit+0x15c>)
 8004962:	f002 fcc3 	bl	80072ec <HAL_GPIO_Init>
    gpio_init_structure.Pin = DISCOVERY_EXT_I2Cx_SDA_PIN;
 8004966:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800496a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DISCOVERY_EXT_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800496c:	f107 031c 	add.w	r3, r7, #28
 8004970:	4619      	mov	r1, r3
 8004972:	481a      	ldr	r0, [pc, #104]	@ (80049dc <I2Cx_MspInit+0x15c>)
 8004974:	f002 fcba 	bl	80072ec <HAL_GPIO_Init>
    DISCOVERY_EXT_I2Cx_CLK_ENABLE();
 8004978:	4b16      	ldr	r3, [pc, #88]	@ (80049d4 <I2Cx_MspInit+0x154>)
 800497a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800497c:	4a15      	ldr	r2, [pc, #84]	@ (80049d4 <I2Cx_MspInit+0x154>)
 800497e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004982:	6413      	str	r3, [r2, #64]	@ 0x40
 8004984:	4b13      	ldr	r3, [pc, #76]	@ (80049d4 <I2Cx_MspInit+0x154>)
 8004986:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004988:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800498c:	60fb      	str	r3, [r7, #12]
 800498e:	68fb      	ldr	r3, [r7, #12]
    DISCOVERY_EXT_I2Cx_FORCE_RESET();
 8004990:	4b10      	ldr	r3, [pc, #64]	@ (80049d4 <I2Cx_MspInit+0x154>)
 8004992:	6a1b      	ldr	r3, [r3, #32]
 8004994:	4a0f      	ldr	r2, [pc, #60]	@ (80049d4 <I2Cx_MspInit+0x154>)
 8004996:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800499a:	6213      	str	r3, [r2, #32]
    DISCOVERY_EXT_I2Cx_RELEASE_RESET();
 800499c:	4b0d      	ldr	r3, [pc, #52]	@ (80049d4 <I2Cx_MspInit+0x154>)
 800499e:	6a1b      	ldr	r3, [r3, #32]
 80049a0:	4a0c      	ldr	r2, [pc, #48]	@ (80049d4 <I2Cx_MspInit+0x154>)
 80049a2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80049a6:	6213      	str	r3, [r2, #32]
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_EV_IRQn, 0x0F, 0);
 80049a8:	2200      	movs	r2, #0
 80049aa:	210f      	movs	r1, #15
 80049ac:	201f      	movs	r0, #31
 80049ae:	f001 f973 	bl	8005c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_EV_IRQn);
 80049b2:	201f      	movs	r0, #31
 80049b4:	f001 f98c 	bl	8005cd0 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(DISCOVERY_EXT_I2Cx_ER_IRQn, 0x0F, 0);
 80049b8:	2200      	movs	r2, #0
 80049ba:	210f      	movs	r1, #15
 80049bc:	2020      	movs	r0, #32
 80049be:	f001 f96b 	bl	8005c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_EXT_I2Cx_ER_IRQn);
 80049c2:	2020      	movs	r0, #32
 80049c4:	f001 f984 	bl	8005cd0 <HAL_NVIC_EnableIRQ>
}
 80049c8:	bf00      	nop
 80049ca:	3730      	adds	r7, #48	@ 0x30
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}
 80049d0:	20013080 	.word	0x20013080
 80049d4:	40023800 	.word	0x40023800
 80049d8:	40021c00 	.word	0x40021c00
 80049dc:	40020400 	.word	0x40020400

080049e0 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler : I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  if(HAL_I2C_GetState(i2c_handler) == HAL_I2C_STATE_RESET)
 80049e8:	6878      	ldr	r0, [r7, #4]
 80049ea:	f005 fb73 	bl	800a0d4 <HAL_I2C_GetState>
 80049ee:	4603      	mov	r3, r0
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d125      	bne.n	8004a40 <I2Cx_Init+0x60>
  {
    if (i2c_handler == (I2C_HandleTypeDef*)(&hI2cAudioHandler))
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	4a14      	ldr	r2, [pc, #80]	@ (8004a48 <I2Cx_Init+0x68>)
 80049f8:	4293      	cmp	r3, r2
 80049fa:	d103      	bne.n	8004a04 <I2Cx_Init+0x24>
    {
      /* Audio and LCD I2C configuration */
      i2c_handler->Instance = DISCOVERY_AUDIO_I2Cx;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	4a13      	ldr	r2, [pc, #76]	@ (8004a4c <I2Cx_Init+0x6c>)
 8004a00:	601a      	str	r2, [r3, #0]
 8004a02:	e002      	b.n	8004a0a <I2Cx_Init+0x2a>
    }
    else
    {
      /* External, camera and Arduino connector  I2C configuration */
      i2c_handler->Instance = DISCOVERY_EXT_I2Cx;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	4a12      	ldr	r2, [pc, #72]	@ (8004a50 <I2Cx_Init+0x70>)
 8004a08:	601a      	str	r2, [r3, #0]
    }
    i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	4a11      	ldr	r2, [pc, #68]	@ (8004a54 <I2Cx_Init+0x74>)
 8004a0e:	605a      	str	r2, [r3, #4]
    i2c_handler->Init.OwnAddress1      = 0;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2200      	movs	r2, #0
 8004a14:	609a      	str	r2, [r3, #8]
    i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2201      	movs	r2, #1
 8004a1a:	60da      	str	r2, [r3, #12]
    i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	611a      	str	r2, [r3, #16]
    i2c_handler->Init.OwnAddress2      = 0;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2200      	movs	r2, #0
 8004a26:	615a      	str	r2, [r3, #20]
    i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2200      	movs	r2, #0
 8004a2c:	61da      	str	r2, [r3, #28]
    i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2200      	movs	r2, #0
 8004a32:	621a      	str	r2, [r3, #32]

    /* Init the I2C */
    I2Cx_MspInit(i2c_handler);
 8004a34:	6878      	ldr	r0, [r7, #4]
 8004a36:	f7ff ff23 	bl	8004880 <I2Cx_MspInit>
    HAL_I2C_Init(i2c_handler);
 8004a3a:	6878      	ldr	r0, [r7, #4]
 8004a3c:	f005 f850 	bl	8009ae0 <HAL_I2C_Init>
  }
}
 8004a40:	bf00      	nop
 8004a42:	3708      	adds	r7, #8
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}
 8004a48:	20013080 	.word	0x20013080
 8004a4c:	40005c00 	.word	0x40005c00
 8004a50:	40005400 	.word	0x40005400
 8004a54:	40912732 	.word	0x40912732

08004a58 <I2Cx_ReadMultiple>:
                                           uint8_t Addr,
                                           uint16_t Reg,
                                           uint16_t MemAddress,
                                           uint8_t *Buffer,
                                           uint16_t Length)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b08a      	sub	sp, #40	@ 0x28
 8004a5c:	af04      	add	r7, sp, #16
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	4608      	mov	r0, r1
 8004a62:	4611      	mov	r1, r2
 8004a64:	461a      	mov	r2, r3
 8004a66:	4603      	mov	r3, r0
 8004a68:	72fb      	strb	r3, [r7, #11]
 8004a6a:	460b      	mov	r3, r1
 8004a6c:	813b      	strh	r3, [r7, #8]
 8004a6e:	4613      	mov	r3, r2
 8004a70:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004a72:	2300      	movs	r3, #0
 8004a74:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004a76:	7afb      	ldrb	r3, [r7, #11]
 8004a78:	b299      	uxth	r1, r3
 8004a7a:	88f8      	ldrh	r0, [r7, #6]
 8004a7c:	893a      	ldrh	r2, [r7, #8]
 8004a7e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004a82:	9302      	str	r3, [sp, #8]
 8004a84:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004a86:	9301      	str	r3, [sp, #4]
 8004a88:	6a3b      	ldr	r3, [r7, #32]
 8004a8a:	9300      	str	r3, [sp, #0]
 8004a8c:	4603      	mov	r3, r0
 8004a8e:	68f8      	ldr	r0, [r7, #12]
 8004a90:	f005 fa06 	bl	8009ea0 <HAL_I2C_Mem_Read>
 8004a94:	4603      	mov	r3, r0
 8004a96:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8004a98:	7dfb      	ldrb	r3, [r7, #23]
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d004      	beq.n	8004aa8 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8004a9e:	7afb      	ldrb	r3, [r7, #11]
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	68f8      	ldr	r0, [r7, #12]
 8004aa4:	f000 f832 	bl	8004b0c <I2Cx_Error>
  }
  return status;    
 8004aa8:	7dfb      	ldrb	r3, [r7, #23]
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3718      	adds	r7, #24
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}

08004ab2 <I2Cx_WriteMultiple>:
                                            uint8_t Addr,
                                            uint16_t Reg,
                                            uint16_t MemAddress,
                                            uint8_t *Buffer,
                                            uint16_t Length)
{
 8004ab2:	b580      	push	{r7, lr}
 8004ab4:	b08a      	sub	sp, #40	@ 0x28
 8004ab6:	af04      	add	r7, sp, #16
 8004ab8:	60f8      	str	r0, [r7, #12]
 8004aba:	4608      	mov	r0, r1
 8004abc:	4611      	mov	r1, r2
 8004abe:	461a      	mov	r2, r3
 8004ac0:	4603      	mov	r3, r0
 8004ac2:	72fb      	strb	r3, [r7, #11]
 8004ac4:	460b      	mov	r3, r1
 8004ac6:	813b      	strh	r3, [r7, #8]
 8004ac8:	4613      	mov	r3, r2
 8004aca:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8004acc:	2300      	movs	r3, #0
 8004ace:	75fb      	strb	r3, [r7, #23]
  
  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8004ad0:	7afb      	ldrb	r3, [r7, #11]
 8004ad2:	b299      	uxth	r1, r3
 8004ad4:	88f8      	ldrh	r0, [r7, #6]
 8004ad6:	893a      	ldrh	r2, [r7, #8]
 8004ad8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004adc:	9302      	str	r3, [sp, #8]
 8004ade:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004ae0:	9301      	str	r3, [sp, #4]
 8004ae2:	6a3b      	ldr	r3, [r7, #32]
 8004ae4:	9300      	str	r3, [sp, #0]
 8004ae6:	4603      	mov	r3, r0
 8004ae8:	68f8      	ldr	r0, [r7, #12]
 8004aea:	f005 f8c5 	bl	8009c78 <HAL_I2C_Mem_Write>
 8004aee:	4603      	mov	r3, r0
 8004af0:	75fb      	strb	r3, [r7, #23]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8004af2:	7dfb      	ldrb	r3, [r7, #23]
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d004      	beq.n	8004b02 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8004af8:	7afb      	ldrb	r3, [r7, #11]
 8004afa:	4619      	mov	r1, r3
 8004afc:	68f8      	ldr	r0, [r7, #12]
 8004afe:	f000 f805 	bl	8004b0c <I2Cx_Error>
  }
  return status;
 8004b02:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3718      	adds	r7, #24
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}

08004b0c <I2Cx_Error>:
  * @param  i2c_handler : I2C handler
  * @param  Addr: I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b082      	sub	sp, #8
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	460b      	mov	r3, r1
 8004b16:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8004b18:	6878      	ldr	r0, [r7, #4]
 8004b1a:	f005 f87d 	bl	8009c18 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f7ff ff5e 	bl	80049e0 <I2Cx_Init>
}
 8004b24:	bf00      	nop
 8004b26:	3708      	adds	r7, #8
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <AUDIO_IO_Init>:
/**
  * @brief  Initializes Audio low level.
  * @retval None
  */
void AUDIO_IO_Init(void) 
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cAudioHandler);
 8004b30:	4802      	ldr	r0, [pc, #8]	@ (8004b3c <AUDIO_IO_Init+0x10>)
 8004b32:	f7ff ff55 	bl	80049e0 <I2Cx_Init>
}
 8004b36:	bf00      	nop
 8004b38:	bd80      	pop	{r7, pc}
 8004b3a:	bf00      	nop
 8004b3c:	20013080 	.word	0x20013080

08004b40 <AUDIO_IO_DeInit>:
/**
  * @brief  Deinitializes Audio low level.
  * @retval None
  */
void AUDIO_IO_DeInit(void)
{
 8004b40:	b480      	push	{r7}
 8004b42:	af00      	add	r7, sp, #0
}
 8004b44:	bf00      	nop
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr
	...

08004b50 <AUDIO_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
void AUDIO_IO_Write(uint8_t Addr, uint16_t Reg, uint16_t Value)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	b086      	sub	sp, #24
 8004b54:	af02      	add	r7, sp, #8
 8004b56:	4603      	mov	r3, r0
 8004b58:	71fb      	strb	r3, [r7, #7]
 8004b5a:	460b      	mov	r3, r1
 8004b5c:	80bb      	strh	r3, [r7, #4]
 8004b5e:	4613      	mov	r3, r2
 8004b60:	807b      	strh	r3, [r7, #2]
  uint16_t tmp = Value;
 8004b62:	887b      	ldrh	r3, [r7, #2]
 8004b64:	81fb      	strh	r3, [r7, #14]
  
  Value = ((uint16_t)(tmp >> 8) & 0x00FF);
 8004b66:	89fb      	ldrh	r3, [r7, #14]
 8004b68:	0a1b      	lsrs	r3, r3, #8
 8004b6a:	b29b      	uxth	r3, r3
 8004b6c:	807b      	strh	r3, [r7, #2]
  
  Value |= ((uint16_t)(tmp << 8)& 0xFF00);
 8004b6e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004b72:	021b      	lsls	r3, r3, #8
 8004b74:	b21a      	sxth	r2, r3
 8004b76:	887b      	ldrh	r3, [r7, #2]
 8004b78:	b21b      	sxth	r3, r3
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	b21b      	sxth	r3, r3
 8004b7e:	b29b      	uxth	r3, r3
 8004b80:	807b      	strh	r3, [r7, #2]
  
  I2Cx_WriteMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT,(uint8_t*)&Value, 2);
 8004b82:	88ba      	ldrh	r2, [r7, #4]
 8004b84:	79f9      	ldrb	r1, [r7, #7]
 8004b86:	2302      	movs	r3, #2
 8004b88:	9301      	str	r3, [sp, #4]
 8004b8a:	1cbb      	adds	r3, r7, #2
 8004b8c:	9300      	str	r3, [sp, #0]
 8004b8e:	2302      	movs	r3, #2
 8004b90:	4803      	ldr	r0, [pc, #12]	@ (8004ba0 <AUDIO_IO_Write+0x50>)
 8004b92:	f7ff ff8e 	bl	8004ab2 <I2Cx_WriteMultiple>
}
 8004b96:	bf00      	nop
 8004b98:	3710      	adds	r7, #16
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}
 8004b9e:	bf00      	nop
 8004ba0:	20013080 	.word	0x20013080

08004ba4 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint16_t AUDIO_IO_Read(uint8_t Addr, uint16_t Reg)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b086      	sub	sp, #24
 8004ba8:	af02      	add	r7, sp, #8
 8004baa:	4603      	mov	r3, r0
 8004bac:	460a      	mov	r2, r1
 8004bae:	71fb      	strb	r3, [r7, #7]
 8004bb0:	4613      	mov	r3, r2
 8004bb2:	80bb      	strh	r3, [r7, #4]
  uint16_t read_value = 0, tmp = 0;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	81bb      	strh	r3, [r7, #12]
 8004bb8:	2300      	movs	r3, #0
 8004bba:	81fb      	strh	r3, [r7, #14]
  
  I2Cx_ReadMultiple(&hI2cAudioHandler, Addr, Reg, I2C_MEMADD_SIZE_16BIT, (uint8_t*)&read_value, 2);
 8004bbc:	88ba      	ldrh	r2, [r7, #4]
 8004bbe:	79f9      	ldrb	r1, [r7, #7]
 8004bc0:	2302      	movs	r3, #2
 8004bc2:	9301      	str	r3, [sp, #4]
 8004bc4:	f107 030c 	add.w	r3, r7, #12
 8004bc8:	9300      	str	r3, [sp, #0]
 8004bca:	2302      	movs	r3, #2
 8004bcc:	480a      	ldr	r0, [pc, #40]	@ (8004bf8 <AUDIO_IO_Read+0x54>)
 8004bce:	f7ff ff43 	bl	8004a58 <I2Cx_ReadMultiple>
  
  tmp = ((uint16_t)(read_value >> 8) & 0x00FF);
 8004bd2:	89bb      	ldrh	r3, [r7, #12]
 8004bd4:	0a1b      	lsrs	r3, r3, #8
 8004bd6:	81fb      	strh	r3, [r7, #14]
  
  tmp |= ((uint16_t)(read_value << 8)& 0xFF00);
 8004bd8:	89bb      	ldrh	r3, [r7, #12]
 8004bda:	b21b      	sxth	r3, r3
 8004bdc:	021b      	lsls	r3, r3, #8
 8004bde:	b21a      	sxth	r2, r3
 8004be0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004be4:	4313      	orrs	r3, r2
 8004be6:	b21b      	sxth	r3, r3
 8004be8:	81fb      	strh	r3, [r7, #14]
  
  read_value = tmp;
 8004bea:	89fb      	ldrh	r3, [r7, #14]
 8004bec:	81bb      	strh	r3, [r7, #12]
  
  return read_value;
 8004bee:	89bb      	ldrh	r3, [r7, #12]
}
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	3710      	adds	r7, #16
 8004bf4:	46bd      	mov	sp, r7
 8004bf6:	bd80      	pop	{r7, pc}
 8004bf8:	20013080 	.word	0x20013080

08004bfc <AUDIO_IO_Delay>:
  * @brief  AUDIO Codec delay 
  * @param  Delay: Delay in ms
  * @retval None
  */
void AUDIO_IO_Delay(uint32_t Delay)
{
 8004bfc:	b580      	push	{r7, lr}
 8004bfe:	b082      	sub	sp, #8
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	f000 fcd3 	bl	80055b0 <HAL_Delay>
}
 8004c0a:	bf00      	nop
 8004c0c:	3708      	adds	r7, #8
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	bd80      	pop	{r7, pc}
	...

08004c14 <BSP_AUDIO_OUT_Init>:
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @note   The I2S PLL input clock must be done in the user application.  
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{ 
 8004c14:	b590      	push	{r4, r7, lr}
 8004c16:	b085      	sub	sp, #20
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	4603      	mov	r3, r0
 8004c1c:	603a      	str	r2, [r7, #0]
 8004c1e:	80fb      	strh	r3, [r7, #6]
 8004c20:	460b      	mov	r3, r1
 8004c22:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_ERROR;
 8004c24:	2301      	movs	r3, #1
 8004c26:	73fb      	strb	r3, [r7, #15]
  uint32_t deviceid = 0x00;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	60bb      	str	r3, [r7, #8]

  /* Disable SAI */
  SAIx_Out_DeInit();
 8004c2c:	f000 fa46 	bl	80050bc <SAIx_Out_DeInit>

  /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
  BSP_AUDIO_OUT_ClockConfig(&haudio_out_sai, AudioFreq, NULL);
 8004c30:	2200      	movs	r2, #0
 8004c32:	6839      	ldr	r1, [r7, #0]
 8004c34:	481c      	ldr	r0, [pc, #112]	@ (8004ca8 <BSP_AUDIO_OUT_Init+0x94>)
 8004c36:	f000 f99f 	bl	8004f78 <BSP_AUDIO_OUT_ClockConfig>
 
  /* SAI data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to SAI peripheral */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8004c3a:	4b1b      	ldr	r3, [pc, #108]	@ (8004ca8 <BSP_AUDIO_OUT_Init+0x94>)
 8004c3c:	4a1b      	ldr	r2, [pc, #108]	@ (8004cac <BSP_AUDIO_OUT_Init+0x98>)
 8004c3e:	601a      	str	r2, [r3, #0]
  if(HAL_SAI_GetState(&haudio_out_sai) == HAL_SAI_STATE_RESET)
 8004c40:	4819      	ldr	r0, [pc, #100]	@ (8004ca8 <BSP_AUDIO_OUT_Init+0x94>)
 8004c42:	f008 fbd3 	bl	800d3ec <HAL_SAI_GetState>
 8004c46:	4603      	mov	r3, r0
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d103      	bne.n	8004c54 <BSP_AUDIO_OUT_Init+0x40>
  {
    /* Init the SAI MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&haudio_out_sai, NULL);
 8004c4c:	2100      	movs	r1, #0
 8004c4e:	4816      	ldr	r0, [pc, #88]	@ (8004ca8 <BSP_AUDIO_OUT_Init+0x94>)
 8004c50:	f000 f8bc 	bl	8004dcc <BSP_AUDIO_OUT_MspInit>
  }
  SAIx_Out_Init(AudioFreq);
 8004c54:	6838      	ldr	r0, [r7, #0]
 8004c56:	f000 f9d3 	bl	8005000 <SAIx_Out_Init>

  /* wm8994 codec initialization */
  deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 8004c5a:	4b15      	ldr	r3, [pc, #84]	@ (8004cb0 <BSP_AUDIO_OUT_Init+0x9c>)
 8004c5c:	689b      	ldr	r3, [r3, #8]
 8004c5e:	2034      	movs	r0, #52	@ 0x34
 8004c60:	4798      	blx	r3
 8004c62:	60b8      	str	r0, [r7, #8]
  
  if((deviceid) == WM8994_ID)
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	f648 1294 	movw	r2, #35220	@ 0x8994
 8004c6a:	4293      	cmp	r3, r2
 8004c6c:	d109      	bne.n	8004c82 <BSP_AUDIO_OUT_Init+0x6e>
  {  
    /* Reset the Codec Registers */
    wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 8004c6e:	4b10      	ldr	r3, [pc, #64]	@ (8004cb0 <BSP_AUDIO_OUT_Init+0x9c>)
 8004c70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c72:	2034      	movs	r0, #52	@ 0x34
 8004c74:	4798      	blx	r3
    /* Initialize the audio driver structure */
    audio_drv = &wm8994_drv; 
 8004c76:	4b0f      	ldr	r3, [pc, #60]	@ (8004cb4 <BSP_AUDIO_OUT_Init+0xa0>)
 8004c78:	4a0d      	ldr	r2, [pc, #52]	@ (8004cb0 <BSP_AUDIO_OUT_Init+0x9c>)
 8004c7a:	601a      	str	r2, [r3, #0]
    ret = AUDIO_OK;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	73fb      	strb	r3, [r7, #15]
 8004c80:	e001      	b.n	8004c86 <BSP_AUDIO_OUT_Init+0x72>
  }
  else
  {
    ret = AUDIO_ERROR;
 8004c82:	2301      	movs	r3, #1
 8004c84:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == AUDIO_OK)
 8004c86:	7bfb      	ldrb	r3, [r7, #15]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d107      	bne.n	8004c9c <BSP_AUDIO_OUT_Init+0x88>
  {
    /* Initialize the codec internal registers */
    audio_drv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8004c8c:	4b09      	ldr	r3, [pc, #36]	@ (8004cb4 <BSP_AUDIO_OUT_Init+0xa0>)
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	681c      	ldr	r4, [r3, #0]
 8004c92:	797a      	ldrb	r2, [r7, #5]
 8004c94:	88f9      	ldrh	r1, [r7, #6]
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	2034      	movs	r0, #52	@ 0x34
 8004c9a:	47a0      	blx	r4
  }
 
  return ret;
 8004c9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3714      	adds	r7, #20
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd90      	pop	{r4, r7, pc}
 8004ca6:	bf00      	nop
 8004ca8:	200130d8 	.word	0x200130d8
 8004cac:	40015c04 	.word	0x40015c04
 8004cb0:	20012004 	.word	0x20012004
 8004cb4:	200130d4 	.word	0x200130d4

08004cb8 <BSP_AUDIO_OUT_Play>:
  * @param  Size: Number of audio data in BYTES unit.
  *         In memory, first element is for left channel, second element is for right channel
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 8004cb8:	b580      	push	{r7, lr}
 8004cba:	b082      	sub	sp, #8
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
 8004cc0:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(audio_drv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 8004cc2:	4b10      	ldr	r3, [pc, #64]	@ (8004d04 <BSP_AUDIO_OUT_Play+0x4c>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	68db      	ldr	r3, [r3, #12]
 8004cc8:	683a      	ldr	r2, [r7, #0]
 8004cca:	b292      	uxth	r2, r2
 8004ccc:	6879      	ldr	r1, [r7, #4]
 8004cce:	2034      	movs	r0, #52	@ 0x34
 8004cd0:	4798      	blx	r3
 8004cd2:	4603      	mov	r3, r0
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d001      	beq.n	8004cdc <BSP_AUDIO_OUT_Play+0x24>
  {  
    return AUDIO_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	e00f      	b.n	8004cfc <BSP_AUDIO_OUT_Play+0x44>
  }
  else
  {
    /* Update the Media layer and enable it for play */  
    HAL_SAI_Transmit_DMA(&haudio_out_sai, (uint8_t*) pBuffer, DMA_MAX(Size / AUDIODATA_SIZE));
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004ce2:	d203      	bcs.n	8004cec <BSP_AUDIO_OUT_Play+0x34>
 8004ce4:	683b      	ldr	r3, [r7, #0]
 8004ce6:	085b      	lsrs	r3, r3, #1
 8004ce8:	b29b      	uxth	r3, r3
 8004cea:	e001      	b.n	8004cf0 <BSP_AUDIO_OUT_Play+0x38>
 8004cec:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004cf0:	461a      	mov	r2, r3
 8004cf2:	6879      	ldr	r1, [r7, #4]
 8004cf4:	4804      	ldr	r0, [pc, #16]	@ (8004d08 <BSP_AUDIO_OUT_Play+0x50>)
 8004cf6:	f008 fa3b 	bl	800d170 <HAL_SAI_Transmit_DMA>
    
    return AUDIO_OK;
 8004cfa:	2300      	movs	r3, #0
  }
}
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	3708      	adds	r7, #8
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bd80      	pop	{r7, pc}
 8004d04:	200130d4 	.word	0x200130d4
 8004d08:	200130d8 	.word	0x200130d8

08004d0c <BSP_AUDIO_OUT_SetVolume>:
  * @param  Volume: Volume level to be set in percentage from 0% to 100% (0 for 
  *         Mute and 100 for Max volume level).
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_SetVolume(uint8_t Volume)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b082      	sub	sp, #8
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	4603      	mov	r3, r0
 8004d14:	71fb      	strb	r3, [r7, #7]
  /* Call the codec volume control function with converted volume value */
  if(audio_drv->SetVolume(AUDIO_I2C_ADDRESS, Volume) != 0)
 8004d16:	4b08      	ldr	r3, [pc, #32]	@ (8004d38 <BSP_AUDIO_OUT_SetVolume+0x2c>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	6a1b      	ldr	r3, [r3, #32]
 8004d1c:	79fa      	ldrb	r2, [r7, #7]
 8004d1e:	4611      	mov	r1, r2
 8004d20:	2034      	movs	r0, #52	@ 0x34
 8004d22:	4798      	blx	r3
 8004d24:	4603      	mov	r3, r0
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d001      	beq.n	8004d2e <BSP_AUDIO_OUT_SetVolume+0x22>
  {
    return AUDIO_ERROR;
 8004d2a:	2301      	movs	r3, #1
 8004d2c:	e000      	b.n	8004d30 <BSP_AUDIO_OUT_SetVolume+0x24>
  }
  else
  {
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 8004d2e:	2300      	movs	r3, #0
  }
}
 8004d30:	4618      	mov	r0, r3
 8004d32:	3708      	adds	r7, #8
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bd80      	pop	{r7, pc}
 8004d38:	200130d4 	.word	0x200130d4

08004d3c <HAL_SAI_TxCpltCallback>:
  * @brief  Tx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004d3c:	b580      	push	{r7, lr}
 8004d3e:	b082      	sub	sp, #8
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_OUT_TransferComplete_CallBack();
 8004d44:	f7fc ff0c 	bl	8001b60 <BSP_AUDIO_OUT_TransferComplete_CallBack>
}
 8004d48:	bf00      	nop
 8004d4a:	3708      	adds	r7, #8
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}

08004d50 <HAL_SAI_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_TxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b082      	sub	sp, #8
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_OUT_HalfTransfer_CallBack();
 8004d58:	f000 f82a 	bl	8004db0 <BSP_AUDIO_OUT_HalfTransfer_CallBack>
}
 8004d5c:	bf00      	nop
 8004d5e:	3708      	adds	r7, #8
 8004d60:	46bd      	mov	sp, r7
 8004d62:	bd80      	pop	{r7, pc}

08004d64 <HAL_SAI_ErrorCallback>:
  * @brief  SAI error callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_ErrorCallback(SAI_HandleTypeDef *hsai)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b084      	sub	sp, #16
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  HAL_SAI_StateTypeDef audio_out_state;
  HAL_SAI_StateTypeDef audio_in_state;

  audio_out_state = HAL_SAI_GetState(&haudio_out_sai);
 8004d6c:	480e      	ldr	r0, [pc, #56]	@ (8004da8 <HAL_SAI_ErrorCallback+0x44>)
 8004d6e:	f008 fb3d 	bl	800d3ec <HAL_SAI_GetState>
 8004d72:	4603      	mov	r3, r0
 8004d74:	73fb      	strb	r3, [r7, #15]
  audio_in_state = HAL_SAI_GetState(&haudio_in_sai);
 8004d76:	480d      	ldr	r0, [pc, #52]	@ (8004dac <HAL_SAI_ErrorCallback+0x48>)
 8004d78:	f008 fb38 	bl	800d3ec <HAL_SAI_GetState>
 8004d7c:	4603      	mov	r3, r0
 8004d7e:	73bb      	strb	r3, [r7, #14]

  /* Determines if it is an audio out or audio in error */
  if ((audio_out_state == HAL_SAI_STATE_BUSY) || (audio_out_state == HAL_SAI_STATE_BUSY_TX))
 8004d80:	7bfb      	ldrb	r3, [r7, #15]
 8004d82:	2b02      	cmp	r3, #2
 8004d84:	d002      	beq.n	8004d8c <HAL_SAI_ErrorCallback+0x28>
 8004d86:	7bfb      	ldrb	r3, [r7, #15]
 8004d88:	2b12      	cmp	r3, #18
 8004d8a:	d101      	bne.n	8004d90 <HAL_SAI_ErrorCallback+0x2c>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8004d8c:	f000 f817 	bl	8004dbe <BSP_AUDIO_OUT_Error_CallBack>
  }

  if ((audio_in_state == HAL_SAI_STATE_BUSY) || (audio_in_state == HAL_SAI_STATE_BUSY_RX))
 8004d90:	7bbb      	ldrb	r3, [r7, #14]
 8004d92:	2b02      	cmp	r3, #2
 8004d94:	d002      	beq.n	8004d9c <HAL_SAI_ErrorCallback+0x38>
 8004d96:	7bbb      	ldrb	r3, [r7, #14]
 8004d98:	2b22      	cmp	r3, #34	@ 0x22
 8004d9a:	d101      	bne.n	8004da0 <HAL_SAI_ErrorCallback+0x3c>
  {
    BSP_AUDIO_IN_Error_CallBack();
 8004d9c:	f000 fa55 	bl	800524a <BSP_AUDIO_IN_Error_CallBack>
  }
}
 8004da0:	bf00      	nop
 8004da2:	3710      	adds	r7, #16
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}
 8004da8:	200130d8 	.word	0x200130d8
 8004dac:	2001315c 	.word	0x2001315c

08004db0 <BSP_AUDIO_OUT_HalfTransfer_CallBack>:
/**
  * @brief  Manages the DMA Half Transfer complete event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{ 
 8004db0:	b480      	push	{r7}
 8004db2:	af00      	add	r7, sp, #0
}
 8004db4:	bf00      	nop
 8004db6:	46bd      	mov	sp, r7
 8004db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dbc:	4770      	bx	lr

08004dbe <BSP_AUDIO_OUT_Error_CallBack>:
/**
  * @brief  Manages the DMA FIFO error event.
  * @retval None
  */
__weak void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8004dbe:	b480      	push	{r7}
 8004dc0:	af00      	add	r7, sp, #0
}
 8004dc2:	bf00      	nop
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr

08004dcc <BSP_AUDIO_OUT_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_OUT_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{ 
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b08c      	sub	sp, #48	@ 0x30
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
 8004dd4:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_tx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_OUT_SAIx_CLK_ENABLE();
 8004dd6:	4b63      	ldr	r3, [pc, #396]	@ (8004f64 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dda:	4a62      	ldr	r2, [pc, #392]	@ (8004f64 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004ddc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004de0:	6453      	str	r3, [r2, #68]	@ 0x44
 8004de2:	4b60      	ldr	r3, [pc, #384]	@ (8004f64 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004de4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004de6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004dea:	61bb      	str	r3, [r7, #24]
 8004dec:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable GPIO clock */
  AUDIO_OUT_SAIx_MCLK_ENABLE();
 8004dee:	4b5d      	ldr	r3, [pc, #372]	@ (8004f64 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df2:	4a5c      	ldr	r2, [pc, #368]	@ (8004f64 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004df4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004df8:	6313      	str	r3, [r2, #48]	@ 0x30
 8004dfa:	4b5a      	ldr	r3, [pc, #360]	@ (8004f64 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004dfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e02:	617b      	str	r3, [r7, #20]
 8004e04:	697b      	ldr	r3, [r7, #20]
  AUDIO_OUT_SAIx_SCK_SD_ENABLE();
 8004e06:	4b57      	ldr	r3, [pc, #348]	@ (8004f64 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e0a:	4a56      	ldr	r2, [pc, #344]	@ (8004f64 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e0c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e10:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e12:	4b54      	ldr	r3, [pc, #336]	@ (8004f64 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e1a:	613b      	str	r3, [r7, #16]
 8004e1c:	693b      	ldr	r3, [r7, #16]
  AUDIO_OUT_SAIx_FS_ENABLE();
 8004e1e:	4b51      	ldr	r3, [pc, #324]	@ (8004f64 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e22:	4a50      	ldr	r2, [pc, #320]	@ (8004f64 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e28:	6313      	str	r3, [r2, #48]	@ 0x30
 8004e2a:	4b4e      	ldr	r3, [pc, #312]	@ (8004f64 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e32:	60fb      	str	r3, [r7, #12]
 8004e34:	68fb      	ldr	r3, [r7, #12]
  /* CODEC_SAI pins configuration: FS, SCK, MCK and SD pins ------------------*/
  gpio_init_structure.Pin = AUDIO_OUT_SAIx_FS_PIN;
 8004e36:	2380      	movs	r3, #128	@ 0x80
 8004e38:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004e3a:	2302      	movs	r3, #2
 8004e3c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004e3e:	2300      	movs	r3, #0
 8004e40:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004e42:	2303      	movs	r3, #3
 8004e44:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8004e46:	230a      	movs	r3, #10
 8004e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_FS_GPIO_PORT, &gpio_init_structure);
 8004e4a:	f107 031c 	add.w	r3, r7, #28
 8004e4e:	4619      	mov	r1, r3
 8004e50:	4845      	ldr	r0, [pc, #276]	@ (8004f68 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004e52:	f002 fa4b 	bl	80072ec <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_SCK_PIN;
 8004e56:	2320      	movs	r3, #32
 8004e58:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004e5a:	2302      	movs	r3, #2
 8004e5c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004e5e:	2300      	movs	r3, #0
 8004e60:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004e62:	2303      	movs	r3, #3
 8004e64:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_SCK_AF;
 8004e66:	230a      	movs	r3, #10
 8004e68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8004e6a:	f107 031c 	add.w	r3, r7, #28
 8004e6e:	4619      	mov	r1, r3
 8004e70:	483d      	ldr	r0, [pc, #244]	@ (8004f68 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004e72:	f002 fa3b 	bl	80072ec <HAL_GPIO_Init>

  gpio_init_structure.Pin =  AUDIO_OUT_SAIx_SD_PIN;
 8004e76:	2340      	movs	r3, #64	@ 0x40
 8004e78:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004e7a:	2302      	movs	r3, #2
 8004e7c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004e7e:	2300      	movs	r3, #0
 8004e80:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004e82:	2303      	movs	r3, #3
 8004e84:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8004e86:	230a      	movs	r3, #10
 8004e88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_SCK_SD_GPIO_PORT, &gpio_init_structure);
 8004e8a:	f107 031c 	add.w	r3, r7, #28
 8004e8e:	4619      	mov	r1, r3
 8004e90:	4835      	ldr	r0, [pc, #212]	@ (8004f68 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004e92:	f002 fa2b 	bl	80072ec <HAL_GPIO_Init>

  gpio_init_structure.Pin = AUDIO_OUT_SAIx_MCLK_PIN;
 8004e96:	2310      	movs	r3, #16
 8004e98:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8004e9a:	2302      	movs	r3, #2
 8004e9c:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_HIGH;
 8004ea2:	2303      	movs	r3, #3
 8004ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_OUT_SAIx_FS_SD_MCLK_AF;
 8004ea6:	230a      	movs	r3, #10
 8004ea8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_OUT_SAIx_MCLK_GPIO_PORT, &gpio_init_structure);
 8004eaa:	f107 031c 	add.w	r3, r7, #28
 8004eae:	4619      	mov	r1, r3
 8004eb0:	482d      	ldr	r0, [pc, #180]	@ (8004f68 <BSP_AUDIO_OUT_MspInit+0x19c>)
 8004eb2:	f002 fa1b 	bl	80072ec <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_OUT_SAIx_DMAx_CLK_ENABLE();
 8004eb6:	4b2b      	ldr	r3, [pc, #172]	@ (8004f64 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eba:	4a2a      	ldr	r2, [pc, #168]	@ (8004f64 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004ebc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004ec0:	6313      	str	r3, [r2, #48]	@ 0x30
 8004ec2:	4b28      	ldr	r3, [pc, #160]	@ (8004f64 <BSP_AUDIO_OUT_MspInit+0x198>)
 8004ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ec6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004eca:	60bb      	str	r3, [r7, #8]
 8004ecc:	68bb      	ldr	r3, [r7, #8]
    
  if(hsai->Instance == AUDIO_OUT_SAIx)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a26      	ldr	r2, [pc, #152]	@ (8004f6c <BSP_AUDIO_OUT_MspInit+0x1a0>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d138      	bne.n	8004f4a <BSP_AUDIO_OUT_MspInit+0x17e>
  {
    /* Configure the hdma_saiTx handle parameters */   
    hdma_sai_tx.Init.Channel             = AUDIO_OUT_SAIx_DMAx_CHANNEL;
 8004ed8:	4b25      	ldr	r3, [pc, #148]	@ (8004f70 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004eda:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8004ede:	605a      	str	r2, [r3, #4]
    hdma_sai_tx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 8004ee0:	4b23      	ldr	r3, [pc, #140]	@ (8004f70 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004ee2:	2240      	movs	r2, #64	@ 0x40
 8004ee4:	609a      	str	r2, [r3, #8]
    hdma_sai_tx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8004ee6:	4b22      	ldr	r3, [pc, #136]	@ (8004f70 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004ee8:	2200      	movs	r2, #0
 8004eea:	60da      	str	r2, [r3, #12]
    hdma_sai_tx.Init.MemInc              = DMA_MINC_ENABLE;
 8004eec:	4b20      	ldr	r3, [pc, #128]	@ (8004f70 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004eee:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004ef2:	611a      	str	r2, [r3, #16]
    hdma_sai_tx.Init.PeriphDataAlignment = AUDIO_OUT_SAIx_DMAx_PERIPH_DATA_SIZE;
 8004ef4:	4b1e      	ldr	r3, [pc, #120]	@ (8004f70 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004ef6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004efa:	615a      	str	r2, [r3, #20]
    hdma_sai_tx.Init.MemDataAlignment    = AUDIO_OUT_SAIx_DMAx_MEM_DATA_SIZE;
 8004efc:	4b1c      	ldr	r3, [pc, #112]	@ (8004f70 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004efe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004f02:	619a      	str	r2, [r3, #24]
    hdma_sai_tx.Init.Mode                = DMA_CIRCULAR;
 8004f04:	4b1a      	ldr	r3, [pc, #104]	@ (8004f70 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f06:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004f0a:	61da      	str	r2, [r3, #28]
    hdma_sai_tx.Init.Priority            = DMA_PRIORITY_HIGH;
 8004f0c:	4b18      	ldr	r3, [pc, #96]	@ (8004f70 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f0e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8004f12:	621a      	str	r2, [r3, #32]
    hdma_sai_tx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 8004f14:	4b16      	ldr	r3, [pc, #88]	@ (8004f70 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f16:	2204      	movs	r2, #4
 8004f18:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_tx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8004f1a:	4b15      	ldr	r3, [pc, #84]	@ (8004f70 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f1c:	2203      	movs	r2, #3
 8004f1e:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_tx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8004f20:	4b13      	ldr	r3, [pc, #76]	@ (8004f70 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f22:	2200      	movs	r2, #0
 8004f24:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_tx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8004f26:	4b12      	ldr	r3, [pc, #72]	@ (8004f70 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f28:	2200      	movs	r2, #0
 8004f2a:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_tx.Instance = AUDIO_OUT_SAIx_DMAx_STREAM;
 8004f2c:	4b10      	ldr	r3, [pc, #64]	@ (8004f70 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f2e:	4a11      	ldr	r2, [pc, #68]	@ (8004f74 <BSP_AUDIO_OUT_MspInit+0x1a8>)
 8004f30:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmatx, hdma_sai_tx);
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	4a0e      	ldr	r2, [pc, #56]	@ (8004f70 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f36:	66da      	str	r2, [r3, #108]	@ 0x6c
 8004f38:	4a0d      	ldr	r2, [pc, #52]	@ (8004f70 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_tx);
 8004f3e:	480c      	ldr	r0, [pc, #48]	@ (8004f70 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f40:	f001 f966 	bl	8006210 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_tx);      
 8004f44:	480a      	ldr	r0, [pc, #40]	@ (8004f70 <BSP_AUDIO_OUT_MspInit+0x1a4>)
 8004f46:	f001 f8b5 	bl	80060b4 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_OUT_SAIx_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	210e      	movs	r1, #14
 8004f4e:	203c      	movs	r0, #60	@ 0x3c
 8004f50:	f000 fea2 	bl	8005c98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_OUT_SAIx_DMAx_IRQ); 
 8004f54:	203c      	movs	r0, #60	@ 0x3c
 8004f56:	f000 febb 	bl	8005cd0 <HAL_NVIC_EnableIRQ>
}
 8004f5a:	bf00      	nop
 8004f5c:	3730      	adds	r7, #48	@ 0x30
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
 8004f62:	bf00      	nop
 8004f64:	40023800 	.word	0x40023800
 8004f68:	40022000 	.word	0x40022000
 8004f6c:	40015c04 	.word	0x40015c04
 8004f70:	200131e0 	.word	0x200131e0
 8004f74:	40026470 	.word	0x40026470

08004f78 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @retval None
  */
__weak void BSP_AUDIO_OUT_ClockConfig(SAI_HandleTypeDef *hsai, uint32_t AudioFreq, void *Params)
{ 
 8004f78:	b580      	push	{r7, lr}
 8004f7a:	b0a6      	sub	sp, #152	@ 0x98
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	60f8      	str	r0, [r7, #12]
 8004f80:	60b9      	str	r1, [r7, #8]
 8004f82:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rcc_ex_clk_init_struct;

  HAL_RCCEx_GetPeriphCLKConfig(&rcc_ex_clk_init_struct);
 8004f84:	f107 0314 	add.w	r3, r7, #20
 8004f88:	4618      	mov	r0, r3
 8004f8a:	f007 f8eb 	bl	800c164 <HAL_RCCEx_GetPeriphCLKConfig>
  
  /* Set the PLL configuration according to the audio frequency */
  if((AudioFreq == AUDIO_FREQUENCY_11K) || (AudioFreq == AUDIO_FREQUENCY_22K) || (AudioFreq == AUDIO_FREQUENCY_44K))
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	f642 3211 	movw	r2, #11025	@ 0x2b11
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d009      	beq.n	8004fac <BSP_AUDIO_OUT_ClockConfig+0x34>
 8004f98:	68bb      	ldr	r3, [r7, #8]
 8004f9a:	f245 6222 	movw	r2, #22050	@ 0x5622
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d004      	beq.n	8004fac <BSP_AUDIO_OUT_ClockConfig+0x34>
 8004fa2:	68bb      	ldr	r3, [r7, #8]
 8004fa4:	f64a 4244 	movw	r2, #44100	@ 0xac44
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d112      	bne.n	8004fd2 <BSP_AUDIO_OUT_ClockConfig+0x5a>
  {
    /* Configure PLLI2S prescalers */
    /* PLLI2S_VCO: VCO_429M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 429/2 = 214.5 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 214.5/19 = 11.289 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8004fac:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004fb0:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8004fb2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004fb6:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 429;
 8004fb8:	f240 13ad 	movw	r3, #429	@ 0x1ad
 8004fbc:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 2;
 8004fbe:	2302      	movs	r3, #2
 8004fc0:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 19;
 8004fc2:	2313      	movs	r3, #19
 8004fc4:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8004fc6:	f107 0314 	add.w	r3, r7, #20
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f006 fcda 	bl	800b984 <HAL_RCCEx_PeriphCLKConfig>
 8004fd0:	e012      	b.n	8004ff8 <BSP_AUDIO_OUT_ClockConfig+0x80>
  {
    /* I2S clock config
    PLLI2S_VCO: VCO_344M
    I2S_CLK(first level) = PLLI2S_VCO/PLLI2SQ = 344/7 = 49.142 Mhz
    I2S_CLK_x = I2S_CLK(first level)/PLLI2SDIVQ = 49.142/1 = 49.142 Mhz */
    rcc_ex_clk_init_struct.PeriphClockSelection = RCC_PERIPHCLK_SAI2;
 8004fd2:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8004fd6:	617b      	str	r3, [r7, #20]
    rcc_ex_clk_init_struct.Sai2ClockSelection = RCC_SAI2CLKSOURCE_PLLI2S;
 8004fd8:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004fdc:	657b      	str	r3, [r7, #84]	@ 0x54
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SN = 344;
 8004fde:	f44f 73ac 	mov.w	r3, #344	@ 0x158
 8004fe2:	61bb      	str	r3, [r7, #24]
    rcc_ex_clk_init_struct.PLLI2S.PLLI2SQ = 7;
 8004fe4:	2307      	movs	r3, #7
 8004fe6:	623b      	str	r3, [r7, #32]
    rcc_ex_clk_init_struct.PLLI2SDivQ = 1;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	63bb      	str	r3, [r7, #56]	@ 0x38
    
    HAL_RCCEx_PeriphCLKConfig(&rcc_ex_clk_init_struct);
 8004fec:	f107 0314 	add.w	r3, r7, #20
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	f006 fcc7 	bl	800b984 <HAL_RCCEx_PeriphCLKConfig>
  }
}
 8004ff6:	bf00      	nop
 8004ff8:	bf00      	nop
 8004ffa:	3798      	adds	r7, #152	@ 0x98
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	bd80      	pop	{r7, pc}

08005000 <SAIx_Out_Init>:
  * @note   The default SlotActive configuration is set to CODEC_AUDIOFRAME_SLOT_0123 
  *         and user can update this configuration using 
  * @retval None
  */
static void SAIx_Out_Init(uint32_t AudioFreq)
{
 8005000:	b580      	push	{r7, lr}
 8005002:	b082      	sub	sp, #8
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 8005008:	4b2a      	ldr	r3, [pc, #168]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 800500a:	4a2b      	ldr	r2, [pc, #172]	@ (80050b8 <SAIx_Out_Init+0xb8>)
 800500c:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 800500e:	4b29      	ldr	r3, [pc, #164]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	681a      	ldr	r2, [r3, #0]
 8005014:	4b27      	ldr	r3, [pc, #156]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800501c:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x 
  LSBFirst: Disabled 
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 800501e:	4a25      	ldr	r2, [pc, #148]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SAI_MODEMASTER_TX;
 8005024:	4b23      	ldr	r3, [pc, #140]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 8005026:	2200      	movs	r2, #0
 8005028:	605a      	str	r2, [r3, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 800502a:	4b22      	ldr	r3, [pc, #136]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 800502c:	2200      	movs	r2, #0
 800502e:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8005030:	4b20      	ldr	r3, [pc, #128]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 8005032:	2200      	movs	r2, #0
 8005034:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 8005036:	4b1f      	ldr	r3, [pc, #124]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 8005038:	2280      	movs	r2, #128	@ 0x80
 800503a:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 800503c:	4b1d      	ldr	r3, [pc, #116]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 800503e:	2200      	movs	r2, #0
 8005040:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8005042:	4b1c      	ldr	r3, [pc, #112]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 8005044:	2201      	movs	r2, #1
 8005046:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 8005048:	4b1a      	ldr	r3, [pc, #104]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 800504a:	2200      	movs	r2, #0
 800504c:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 800504e:	4b19      	ldr	r3, [pc, #100]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 8005050:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005054:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8005056:	4b17      	ldr	r3, [pc, #92]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 8005058:	2201      	movs	r2, #1
 800505a:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */ 
  haudio_out_sai.FrameInit.FrameLength = 64; 
 800505c:	4b15      	ldr	r3, [pc, #84]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 800505e:	2240      	movs	r2, #64	@ 0x40
 8005060:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 8005062:	4b14      	ldr	r3, [pc, #80]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 8005064:	2220      	movs	r2, #32
 8005066:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8005068:	4b12      	ldr	r3, [pc, #72]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 800506a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800506e:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005070:	4b10      	ldr	r3, [pc, #64]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 8005072:	2200      	movs	r2, #0
 8005074:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8005076:	4b0f      	ldr	r3, [pc, #60]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 8005078:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800507c:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot 
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 800507e:	4b0d      	ldr	r3, [pc, #52]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 8005080:	2200      	movs	r2, #0
 8005082:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8005084:	4b0b      	ldr	r3, [pc, #44]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 8005086:	2200      	movs	r2, #0
 8005088:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4; 
 800508a:	4b0a      	ldr	r3, [pc, #40]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 800508c:	2204      	movs	r2, #4
 800508e:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = CODEC_AUDIOFRAME_SLOT_0123;
 8005090:	4b08      	ldr	r3, [pc, #32]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 8005092:	220f      	movs	r2, #15
 8005094:	661a      	str	r2, [r3, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 8005096:	4807      	ldr	r0, [pc, #28]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 8005098:	f007 feb6 	bl	800ce08 <HAL_SAI_Init>
  
  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 800509c:	4b05      	ldr	r3, [pc, #20]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	681a      	ldr	r2, [r3, #0]
 80050a2:	4b04      	ldr	r3, [pc, #16]	@ (80050b4 <SAIx_Out_Init+0xb4>)
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80050aa:	601a      	str	r2, [r3, #0]
}
 80050ac:	bf00      	nop
 80050ae:	3708      	adds	r7, #8
 80050b0:	46bd      	mov	sp, r7
 80050b2:	bd80      	pop	{r7, pc}
 80050b4:	200130d8 	.word	0x200130d8
 80050b8:	40015c04 	.word	0x40015c04

080050bc <SAIx_Out_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_Out_DeInit(void)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	af00      	add	r7, sp, #0
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 80050c0:	4b07      	ldr	r3, [pc, #28]	@ (80050e0 <SAIx_Out_DeInit+0x24>)
 80050c2:	4a08      	ldr	r2, [pc, #32]	@ (80050e4 <SAIx_Out_DeInit+0x28>)
 80050c4:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 80050c6:	4b06      	ldr	r3, [pc, #24]	@ (80050e0 <SAIx_Out_DeInit+0x24>)
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	4b04      	ldr	r3, [pc, #16]	@ (80050e0 <SAIx_Out_DeInit+0x24>)
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80050d4:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_out_sai);
 80050d6:	4802      	ldr	r0, [pc, #8]	@ (80050e0 <SAIx_Out_DeInit+0x24>)
 80050d8:	f008 f814 	bl	800d104 <HAL_SAI_DeInit>
}
 80050dc:	bf00      	nop
 80050de:	bd80      	pop	{r7, pc}
 80050e0:	200130d8 	.word	0x200130d8
 80050e4:	40015c04 	.word	0x40015c04

080050e8 <BSP_AUDIO_IN_Init>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_Init(uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b084      	sub	sp, #16
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	60f8      	str	r0, [r7, #12]
 80050f0:	60b9      	str	r1, [r7, #8]
 80050f2:	607a      	str	r2, [r7, #4]
  return BSP_AUDIO_IN_InitEx(INPUT_DEVICE_DIGITAL_MICROPHONE_2, AudioFreq, BitRes, ChnlNbr); 
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	68ba      	ldr	r2, [r7, #8]
 80050f8:	68f9      	ldr	r1, [r7, #12]
 80050fa:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80050fe:	f000 f805 	bl	800510c <BSP_AUDIO_IN_InitEx>
 8005102:	4603      	mov	r3, r0
}
 8005104:	4618      	mov	r0, r3
 8005106:	3710      	adds	r7, #16
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}

0800510c <BSP_AUDIO_IN_InitEx>:
  * @param  BitRes: Audio frequency to be configured.
  * @param  ChnlNbr: Channel number.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_IN_InitEx(uint16_t InputDevice, uint32_t AudioFreq, uint32_t BitRes, uint32_t ChnlNbr)
{
 800510c:	b590      	push	{r4, r7, lr}
 800510e:	b089      	sub	sp, #36	@ 0x24
 8005110:	af00      	add	r7, sp, #0
 8005112:	60b9      	str	r1, [r7, #8]
 8005114:	607a      	str	r2, [r7, #4]
 8005116:	603b      	str	r3, [r7, #0]
 8005118:	4603      	mov	r3, r0
 800511a:	81fb      	strh	r3, [r7, #14]
  uint8_t ret = AUDIO_ERROR;
 800511c:	2301      	movs	r3, #1
 800511e:	77fb      	strb	r3, [r7, #31]
  uint32_t deviceid = 0x00;
 8005120:	2300      	movs	r3, #0
 8005122:	617b      	str	r3, [r7, #20]
  uint32_t slot_active;

  if ((InputDevice != INPUT_DEVICE_INPUT_LINE_1) &&       /* Only INPUT_LINE_1 and MICROPHONE_2 inputs supported */
 8005124:	89fb      	ldrh	r3, [r7, #14]
 8005126:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800512a:	d006      	beq.n	800513a <BSP_AUDIO_IN_InitEx+0x2e>
 800512c:	89fb      	ldrh	r3, [r7, #14]
 800512e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005132:	d002      	beq.n	800513a <BSP_AUDIO_IN_InitEx+0x2e>
      (InputDevice != INPUT_DEVICE_DIGITAL_MICROPHONE_2))
  {
    ret = AUDIO_ERROR;
 8005134:	2301      	movs	r3, #1
 8005136:	77fb      	strb	r3, [r7, #31]
 8005138:	e046      	b.n	80051c8 <BSP_AUDIO_IN_InitEx+0xbc>
  }
  else
  {
    /* Disable SAI */
    SAIx_In_DeInit();
 800513a:	f000 f9f5 	bl	8005528 <SAIx_In_DeInit>

    /* PLL clock is set depending on the AudioFreq (44.1khz vs 48khz groups) */
    BSP_AUDIO_OUT_ClockConfig(&haudio_in_sai, AudioFreq, NULL); /* Clock config is shared between AUDIO IN and OUT */
 800513e:	2200      	movs	r2, #0
 8005140:	68b9      	ldr	r1, [r7, #8]
 8005142:	4824      	ldr	r0, [pc, #144]	@ (80051d4 <BSP_AUDIO_IN_InitEx+0xc8>)
 8005144:	f7ff ff18 	bl	8004f78 <BSP_AUDIO_OUT_ClockConfig>

    /* SAI data transfer preparation:
    Prepare the Media to be used for the audio transfer from SAI peripheral to memory */
    haudio_in_sai.Instance = AUDIO_IN_SAIx;
 8005148:	4b22      	ldr	r3, [pc, #136]	@ (80051d4 <BSP_AUDIO_IN_InitEx+0xc8>)
 800514a:	4a23      	ldr	r2, [pc, #140]	@ (80051d8 <BSP_AUDIO_IN_InitEx+0xcc>)
 800514c:	601a      	str	r2, [r3, #0]
    if(HAL_SAI_GetState(&haudio_in_sai) == HAL_SAI_STATE_RESET)
 800514e:	4821      	ldr	r0, [pc, #132]	@ (80051d4 <BSP_AUDIO_IN_InitEx+0xc8>)
 8005150:	f008 f94c 	bl	800d3ec <HAL_SAI_GetState>
 8005154:	4603      	mov	r3, r0
 8005156:	2b00      	cmp	r3, #0
 8005158:	d107      	bne.n	800516a <BSP_AUDIO_IN_InitEx+0x5e>
    {
      /* Init the SAI MSP: this __weak function can be redefined by the application*/
      BSP_AUDIO_OUT_MspInit(&haudio_in_sai, NULL);  /* Initialize GPIOs for SAI2 block A Master signals */
 800515a:	2100      	movs	r1, #0
 800515c:	481d      	ldr	r0, [pc, #116]	@ (80051d4 <BSP_AUDIO_IN_InitEx+0xc8>)
 800515e:	f7ff fe35 	bl	8004dcc <BSP_AUDIO_OUT_MspInit>
      BSP_AUDIO_IN_MspInit(&haudio_in_sai, NULL);
 8005162:	2100      	movs	r1, #0
 8005164:	481b      	ldr	r0, [pc, #108]	@ (80051d4 <BSP_AUDIO_IN_InitEx+0xc8>)
 8005166:	f000 f877 	bl	8005258 <BSP_AUDIO_IN_MspInit>

    /* Configure SAI in master RX mode :
     *   - SAI2_block_A in master RX mode
     *   - SAI2_block_B in slave RX mode synchronous from SAI2_block_A
     */
    if (InputDevice == INPUT_DEVICE_DIGITAL_MICROPHONE_2)
 800516a:	89fb      	ldrh	r3, [r7, #14]
 800516c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005170:	d102      	bne.n	8005178 <BSP_AUDIO_IN_InitEx+0x6c>
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_13;
 8005172:	230a      	movs	r3, #10
 8005174:	61bb      	str	r3, [r7, #24]
 8005176:	e001      	b.n	800517c <BSP_AUDIO_IN_InitEx+0x70>
    }
    else
    {
      slot_active = CODEC_AUDIOFRAME_SLOT_02;
 8005178:	2305      	movs	r3, #5
 800517a:	61bb      	str	r3, [r7, #24]
    }
    SAIx_In_Init(SAI_MODEMASTER_RX, slot_active, AudioFreq);
 800517c:	68ba      	ldr	r2, [r7, #8]
 800517e:	69b9      	ldr	r1, [r7, #24]
 8005180:	2001      	movs	r0, #1
 8005182:	f000 f91b 	bl	80053bc <SAIx_In_Init>

    /* wm8994 codec initialization */
    deviceid = wm8994_drv.ReadID(AUDIO_I2C_ADDRESS);
 8005186:	4b15      	ldr	r3, [pc, #84]	@ (80051dc <BSP_AUDIO_IN_InitEx+0xd0>)
 8005188:	689b      	ldr	r3, [r3, #8]
 800518a:	2034      	movs	r0, #52	@ 0x34
 800518c:	4798      	blx	r3
 800518e:	6178      	str	r0, [r7, #20]

    if((deviceid) == WM8994_ID)
 8005190:	697b      	ldr	r3, [r7, #20]
 8005192:	f648 1294 	movw	r2, #35220	@ 0x8994
 8005196:	4293      	cmp	r3, r2
 8005198:	d109      	bne.n	80051ae <BSP_AUDIO_IN_InitEx+0xa2>
    {
      /* Reset the Codec Registers */
      wm8994_drv.Reset(AUDIO_I2C_ADDRESS);
 800519a:	4b10      	ldr	r3, [pc, #64]	@ (80051dc <BSP_AUDIO_IN_InitEx+0xd0>)
 800519c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800519e:	2034      	movs	r0, #52	@ 0x34
 80051a0:	4798      	blx	r3
      /* Initialize the audio driver structure */
      audio_drv = &wm8994_drv;
 80051a2:	4b0f      	ldr	r3, [pc, #60]	@ (80051e0 <BSP_AUDIO_IN_InitEx+0xd4>)
 80051a4:	4a0d      	ldr	r2, [pc, #52]	@ (80051dc <BSP_AUDIO_IN_InitEx+0xd0>)
 80051a6:	601a      	str	r2, [r3, #0]
      ret = AUDIO_OK;
 80051a8:	2300      	movs	r3, #0
 80051aa:	77fb      	strb	r3, [r7, #31]
 80051ac:	e001      	b.n	80051b2 <BSP_AUDIO_IN_InitEx+0xa6>
    }
    else
    {
      ret = AUDIO_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	77fb      	strb	r3, [r7, #31]
    }

    if(ret == AUDIO_OK)
 80051b2:	7ffb      	ldrb	r3, [r7, #31]
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d107      	bne.n	80051c8 <BSP_AUDIO_IN_InitEx+0xbc>
    {
      /* Initialize the codec internal registers */
      audio_drv->Init(AUDIO_I2C_ADDRESS, InputDevice, 100, AudioFreq);
 80051b8:	4b09      	ldr	r3, [pc, #36]	@ (80051e0 <BSP_AUDIO_IN_InitEx+0xd4>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	681c      	ldr	r4, [r3, #0]
 80051be:	89f9      	ldrh	r1, [r7, #14]
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	2264      	movs	r2, #100	@ 0x64
 80051c4:	2034      	movs	r0, #52	@ 0x34
 80051c6:	47a0      	blx	r4
    }
  }
  return ret;
 80051c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3724      	adds	r7, #36	@ 0x24
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd90      	pop	{r4, r7, pc}
 80051d2:	bf00      	nop
 80051d4:	2001315c 	.word	0x2001315c
 80051d8:	40015c24 	.word	0x40015c24
 80051dc:	20012004 	.word	0x20012004
 80051e0:	200130d4 	.word	0x200130d4

080051e4 <BSP_AUDIO_IN_Record>:
  * @param  size: size of the recorded buffer in number of elements (typically number of half-words)
  *               Be careful that it is not the same unit than BSP_AUDIO_OUT_Play function
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t  BSP_AUDIO_IN_Record(uint16_t* pbuf, uint32_t size)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b084      	sub	sp, #16
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
 80051ec:	6039      	str	r1, [r7, #0]
  uint32_t ret = AUDIO_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	60fb      	str	r3, [r7, #12]
  
  /* Start the process receive DMA */
  HAL_SAI_Receive_DMA(&haudio_in_sai, (uint8_t*)pbuf, size);
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	b29b      	uxth	r3, r3
 80051f6:	461a      	mov	r2, r3
 80051f8:	6879      	ldr	r1, [r7, #4]
 80051fa:	4805      	ldr	r0, [pc, #20]	@ (8005210 <BSP_AUDIO_IN_Record+0x2c>)
 80051fc:	f008 f868 	bl	800d2d0 <HAL_SAI_Receive_DMA>
  
  /* Return AUDIO_OK when all operations are correctly done */
  ret = AUDIO_OK;
 8005200:	2300      	movs	r3, #0
 8005202:	60fb      	str	r3, [r7, #12]
  
  return ret;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	b2db      	uxtb	r3, r3
}
 8005208:	4618      	mov	r0, r3
 800520a:	3710      	adds	r7, #16
 800520c:	46bd      	mov	sp, r7
 800520e:	bd80      	pop	{r7, pc}
 8005210:	2001315c 	.word	0x2001315c

08005214 <HAL_SAI_RxCpltCallback>:
  * @brief  Rx Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005214:	b580      	push	{r7, lr}
 8005216:	b082      	sub	sp, #8
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 800521c:	f7fc fc76 	bl	8001b0c <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8005220:	bf00      	nop
 8005222:	3708      	adds	r7, #8
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}

08005228 <HAL_SAI_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callbacks.
  * @param  hsai: SAI handle
  * @retval None
  */
void HAL_SAI_RxHalfCpltCallback(SAI_HandleTypeDef *hsai)
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b082      	sub	sp, #8
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
  /* Manage the remaining file size and new address offset: This function 
     should be coded by user (its prototype is already declared in stm32746g_discovery_audio.h) */
  BSP_AUDIO_IN_HalfTransfer_CallBack();
 8005230:	f000 f804 	bl	800523c <BSP_AUDIO_IN_HalfTransfer_CallBack>
}
 8005234:	bf00      	nop
 8005236:	3708      	adds	r7, #8
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}

0800523c <BSP_AUDIO_IN_HalfTransfer_CallBack>:
/**
  * @brief  Manages the DMA Half Transfer complete event.
  * @retval None
  */
__weak void BSP_AUDIO_IN_HalfTransfer_CallBack(void)
{ 
 800523c:	b480      	push	{r7}
 800523e:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 8005240:	bf00      	nop
 8005242:	46bd      	mov	sp, r7
 8005244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005248:	4770      	bx	lr

0800524a <BSP_AUDIO_IN_Error_CallBack>:
/**
  * @brief  Audio IN Error callback function.
  * @retval None
  */
__weak void BSP_AUDIO_IN_Error_CallBack(void)
{   
 800524a:	b480      	push	{r7}
 800524c:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 800524e:	bf00      	nop
 8005250:	46bd      	mov	sp, r7
 8005252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005256:	4770      	bx	lr

08005258 <BSP_AUDIO_IN_MspInit>:
  * @param  hsai: SAI handle
  * @param  Params
  * @retval None
  */
__weak void BSP_AUDIO_IN_MspInit(SAI_HandleTypeDef *hsai, void *Params)
{
 8005258:	b580      	push	{r7, lr}
 800525a:	b08c      	sub	sp, #48	@ 0x30
 800525c:	af00      	add	r7, sp, #0
 800525e:	6078      	str	r0, [r7, #4]
 8005260:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_sai_rx;
  GPIO_InitTypeDef  gpio_init_structure;  

  /* Enable SAI clock */
  AUDIO_IN_SAIx_CLK_ENABLE();
 8005262:	4b50      	ldr	r3, [pc, #320]	@ (80053a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005266:	4a4f      	ldr	r2, [pc, #316]	@ (80053a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005268:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800526c:	6453      	str	r3, [r2, #68]	@ 0x44
 800526e:	4b4d      	ldr	r3, [pc, #308]	@ (80053a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005272:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005276:	61bb      	str	r3, [r7, #24]
 8005278:	69bb      	ldr	r3, [r7, #24]
  
  /* Enable SD GPIO clock */
  AUDIO_IN_SAIx_SD_ENABLE();
 800527a:	4b4a      	ldr	r3, [pc, #296]	@ (80053a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 800527c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800527e:	4a49      	ldr	r2, [pc, #292]	@ (80053a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005280:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005284:	6313      	str	r3, [r2, #48]	@ 0x30
 8005286:	4b47      	ldr	r3, [pc, #284]	@ (80053a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 8005288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800528a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800528e:	617b      	str	r3, [r7, #20]
 8005290:	697b      	ldr	r3, [r7, #20]
  /* CODEC_SAI pin configuration: SD pin */
  gpio_init_structure.Pin = AUDIO_IN_SAIx_SD_PIN;
 8005292:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005296:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8005298:	2302      	movs	r3, #2
 800529a:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800529c:	2300      	movs	r3, #0
 800529e:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80052a0:	2302      	movs	r3, #2
 80052a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  gpio_init_structure.Alternate = AUDIO_IN_SAIx_SD_AF;
 80052a4:	230a      	movs	r3, #10
 80052a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(AUDIO_IN_SAIx_SD_GPIO_PORT, &gpio_init_structure);
 80052a8:	f107 031c 	add.w	r3, r7, #28
 80052ac:	4619      	mov	r1, r3
 80052ae:	483e      	ldr	r0, [pc, #248]	@ (80053a8 <BSP_AUDIO_IN_MspInit+0x150>)
 80052b0:	f002 f81c 	bl	80072ec <HAL_GPIO_Init>

  /* Enable Audio INT GPIO clock */
  AUDIO_IN_INT_GPIO_ENABLE();
 80052b4:	4b3b      	ldr	r3, [pc, #236]	@ (80053a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052b8:	4a3a      	ldr	r2, [pc, #232]	@ (80053a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80052be:	6313      	str	r3, [r2, #48]	@ 0x30
 80052c0:	4b38      	ldr	r3, [pc, #224]	@ (80053a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80052c8:	613b      	str	r3, [r7, #16]
 80052ca:	693b      	ldr	r3, [r7, #16]
  /* Audio INT pin configuration: input */
  gpio_init_structure.Pin = AUDIO_IN_INT_GPIO_PIN;
 80052cc:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80052d0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80052d2:	2300      	movs	r3, #0
 80052d4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_NOPULL;
 80052d6:	2300      	movs	r3, #0
 80052d8:	627b      	str	r3, [r7, #36]	@ 0x24
  gpio_init_structure.Speed = GPIO_SPEED_FAST;
 80052da:	2302      	movs	r3, #2
 80052dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(AUDIO_IN_INT_GPIO_PORT, &gpio_init_structure);
 80052de:	f107 031c 	add.w	r3, r7, #28
 80052e2:	4619      	mov	r1, r3
 80052e4:	4831      	ldr	r0, [pc, #196]	@ (80053ac <BSP_AUDIO_IN_MspInit+0x154>)
 80052e6:	f002 f801 	bl	80072ec <HAL_GPIO_Init>

  /* Enable the DMA clock */
  AUDIO_IN_SAIx_DMAx_CLK_ENABLE();
 80052ea:	4b2e      	ldr	r3, [pc, #184]	@ (80053a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052ee:	4a2d      	ldr	r2, [pc, #180]	@ (80053a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052f0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80052f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80052f6:	4b2b      	ldr	r3, [pc, #172]	@ (80053a4 <BSP_AUDIO_IN_MspInit+0x14c>)
 80052f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052fe:	60fb      	str	r3, [r7, #12]
 8005300:	68fb      	ldr	r3, [r7, #12]
    
  if(hsai->Instance == AUDIO_IN_SAIx)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	4a2a      	ldr	r2, [pc, #168]	@ (80053b0 <BSP_AUDIO_IN_MspInit+0x158>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d137      	bne.n	800537c <BSP_AUDIO_IN_MspInit+0x124>
  {
    /* Configure the hdma_sai_rx handle parameters */
    hdma_sai_rx.Init.Channel             = AUDIO_IN_SAIx_DMAx_CHANNEL;
 800530c:	4b29      	ldr	r3, [pc, #164]	@ (80053b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 800530e:	2200      	movs	r2, #0
 8005310:	605a      	str	r2, [r3, #4]
    hdma_sai_rx.Init.Direction           = DMA_PERIPH_TO_MEMORY;
 8005312:	4b28      	ldr	r3, [pc, #160]	@ (80053b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005314:	2200      	movs	r2, #0
 8005316:	609a      	str	r2, [r3, #8]
    hdma_sai_rx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8005318:	4b26      	ldr	r3, [pc, #152]	@ (80053b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 800531a:	2200      	movs	r2, #0
 800531c:	60da      	str	r2, [r3, #12]
    hdma_sai_rx.Init.MemInc              = DMA_MINC_ENABLE;
 800531e:	4b25      	ldr	r3, [pc, #148]	@ (80053b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005320:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005324:	611a      	str	r2, [r3, #16]
    hdma_sai_rx.Init.PeriphDataAlignment = AUDIO_IN_SAIx_DMAx_PERIPH_DATA_SIZE;
 8005326:	4b23      	ldr	r3, [pc, #140]	@ (80053b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005328:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800532c:	615a      	str	r2, [r3, #20]
    hdma_sai_rx.Init.MemDataAlignment    = AUDIO_IN_SAIx_DMAx_MEM_DATA_SIZE;
 800532e:	4b21      	ldr	r3, [pc, #132]	@ (80053b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005330:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005334:	619a      	str	r2, [r3, #24]
    hdma_sai_rx.Init.Mode                = DMA_CIRCULAR;
 8005336:	4b1f      	ldr	r3, [pc, #124]	@ (80053b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005338:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800533c:	61da      	str	r2, [r3, #28]
    hdma_sai_rx.Init.Priority            = DMA_PRIORITY_HIGH;
 800533e:	4b1d      	ldr	r3, [pc, #116]	@ (80053b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005340:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8005344:	621a      	str	r2, [r3, #32]
    hdma_sai_rx.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 8005346:	4b1b      	ldr	r3, [pc, #108]	@ (80053b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005348:	2200      	movs	r2, #0
 800534a:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sai_rx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800534c:	4b19      	ldr	r3, [pc, #100]	@ (80053b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 800534e:	2203      	movs	r2, #3
 8005350:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sai_rx.Init.MemBurst            = DMA_MBURST_SINGLE;
 8005352:	4b18      	ldr	r3, [pc, #96]	@ (80053b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005354:	2200      	movs	r2, #0
 8005356:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sai_rx.Init.PeriphBurst         = DMA_MBURST_SINGLE;
 8005358:	4b16      	ldr	r3, [pc, #88]	@ (80053b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 800535a:	2200      	movs	r2, #0
 800535c:	631a      	str	r2, [r3, #48]	@ 0x30
    
    hdma_sai_rx.Instance = AUDIO_IN_SAIx_DMAx_STREAM;
 800535e:	4b15      	ldr	r3, [pc, #84]	@ (80053b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005360:	4a15      	ldr	r2, [pc, #84]	@ (80053b8 <BSP_AUDIO_IN_MspInit+0x160>)
 8005362:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hsai, hdmarx, hdma_sai_rx);
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	4a13      	ldr	r2, [pc, #76]	@ (80053b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005368:	671a      	str	r2, [r3, #112]	@ 0x70
 800536a:	4a12      	ldr	r2, [pc, #72]	@ (80053b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6393      	str	r3, [r2, #56]	@ 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_sai_rx);
 8005370:	4810      	ldr	r0, [pc, #64]	@ (80053b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005372:	f000 ff4d 	bl	8006210 <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_sai_rx);
 8005376:	480f      	ldr	r0, [pc, #60]	@ (80053b4 <BSP_AUDIO_IN_MspInit+0x15c>)
 8005378:	f000 fe9c 	bl	80060b4 <HAL_DMA_Init>
  }
  
  /* SAI DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_SAIx_DMAx_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 800537c:	2200      	movs	r2, #0
 800537e:	210f      	movs	r1, #15
 8005380:	2046      	movs	r0, #70	@ 0x46
 8005382:	f000 fc89 	bl	8005c98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_SAIx_DMAx_IRQ);
 8005386:	2046      	movs	r0, #70	@ 0x46
 8005388:	f000 fca2 	bl	8005cd0 <HAL_NVIC_EnableIRQ>

  /* Audio INT IRQ Channel configuration */
  HAL_NVIC_SetPriority(AUDIO_IN_INT_IRQ, AUDIO_IN_IRQ_PREPRIO, 0);
 800538c:	2200      	movs	r2, #0
 800538e:	210f      	movs	r1, #15
 8005390:	2028      	movs	r0, #40	@ 0x28
 8005392:	f000 fc81 	bl	8005c98 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(AUDIO_IN_INT_IRQ);
 8005396:	2028      	movs	r0, #40	@ 0x28
 8005398:	f000 fc9a 	bl	8005cd0 <HAL_NVIC_EnableIRQ>
}
 800539c:	bf00      	nop
 800539e:	3730      	adds	r7, #48	@ 0x30
 80053a0:	46bd      	mov	sp, r7
 80053a2:	bd80      	pop	{r7, pc}
 80053a4:	40023800 	.word	0x40023800
 80053a8:	40021800 	.word	0x40021800
 80053ac:	40021c00 	.word	0x40021c00
 80053b0:	40015c24 	.word	0x40015c24
 80053b4:	20013240 	.word	0x20013240
 80053b8:	400264b8 	.word	0x400264b8

080053bc <SAIx_In_Init>:
  * @param  SlotActive: CODEC_AUDIOFRAME_SLOT_02 or CODEC_AUDIOFRAME_SLOT_13
  * @param  AudioFreq: Audio frequency to be configured for the SAI peripheral.
  * @retval None
  */
static void SAIx_In_Init(uint32_t SaiOutMode, uint32_t SlotActive, uint32_t AudioFreq)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b084      	sub	sp, #16
 80053c0:	af00      	add	r7, sp, #0
 80053c2:	60f8      	str	r0, [r7, #12]
 80053c4:	60b9      	str	r1, [r7, #8]
 80053c6:	607a      	str	r2, [r7, #4]
  /* Initialize SAI2 block A in MASTER RX */
  /* Initialize the haudio_out_sai Instance parameter */
  haudio_out_sai.Instance = AUDIO_OUT_SAIx;
 80053c8:	4b53      	ldr	r3, [pc, #332]	@ (8005518 <SAIx_In_Init+0x15c>)
 80053ca:	4a54      	ldr	r2, [pc, #336]	@ (800551c <SAIx_In_Init+0x160>)
 80053cc:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_out_sai);
 80053ce:	4b52      	ldr	r3, [pc, #328]	@ (8005518 <SAIx_In_Init+0x15c>)
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	4b50      	ldr	r3, [pc, #320]	@ (8005518 <SAIx_In_Init+0x15c>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80053dc:	601a      	str	r2, [r3, #0]

  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_out_sai.Init.AudioFrequency = AudioFreq;
 80053de:	4a4e      	ldr	r2, [pc, #312]	@ (8005518 <SAIx_In_Init+0x15c>)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	61d3      	str	r3, [r2, #28]
  haudio_out_sai.Init.AudioMode = SaiOutMode;
 80053e4:	4a4c      	ldr	r2, [pc, #304]	@ (8005518 <SAIx_In_Init+0x15c>)
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6053      	str	r3, [r2, #4]
  haudio_out_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 80053ea:	4b4b      	ldr	r3, [pc, #300]	@ (8005518 <SAIx_In_Init+0x15c>)
 80053ec:	2200      	movs	r2, #0
 80053ee:	615a      	str	r2, [r3, #20]
  haudio_out_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 80053f0:	4b49      	ldr	r3, [pc, #292]	@ (8005518 <SAIx_In_Init+0x15c>)
 80053f2:	2200      	movs	r2, #0
 80053f4:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_out_sai.Init.DataSize = SAI_DATASIZE_16;
 80053f6:	4b48      	ldr	r3, [pc, #288]	@ (8005518 <SAIx_In_Init+0x15c>)
 80053f8:	2280      	movs	r2, #128	@ 0x80
 80053fa:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_out_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 80053fc:	4b46      	ldr	r3, [pc, #280]	@ (8005518 <SAIx_In_Init+0x15c>)
 80053fe:	2200      	movs	r2, #0
 8005400:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_out_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8005402:	4b45      	ldr	r3, [pc, #276]	@ (8005518 <SAIx_In_Init+0x15c>)
 8005404:	2201      	movs	r2, #1
 8005406:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_out_sai.Init.Synchro = SAI_ASYNCHRONOUS;
 8005408:	4b43      	ldr	r3, [pc, #268]	@ (8005518 <SAIx_In_Init+0x15c>)
 800540a:	2200      	movs	r2, #0
 800540c:	609a      	str	r2, [r3, #8]
  haudio_out_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_ENABLED;
 800540e:	4b42      	ldr	r3, [pc, #264]	@ (8005518 <SAIx_In_Init+0x15c>)
 8005410:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8005414:	611a      	str	r2, [r3, #16]
  haudio_out_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 8005416:	4b40      	ldr	r3, [pc, #256]	@ (8005518 <SAIx_In_Init+0x15c>)
 8005418:	2201      	movs	r2, #1
 800541a:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_out_sai.FrameInit.FrameLength = 64;
 800541c:	4b3e      	ldr	r3, [pc, #248]	@ (8005518 <SAIx_In_Init+0x15c>)
 800541e:	2240      	movs	r2, #64	@ 0x40
 8005420:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_out_sai.FrameInit.ActiveFrameLength = 32;
 8005422:	4b3d      	ldr	r3, [pc, #244]	@ (8005518 <SAIx_In_Init+0x15c>)
 8005424:	2220      	movs	r2, #32
 8005426:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_out_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 8005428:	4b3b      	ldr	r3, [pc, #236]	@ (8005518 <SAIx_In_Init+0x15c>)
 800542a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800542e:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_out_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 8005430:	4b39      	ldr	r3, [pc, #228]	@ (8005518 <SAIx_In_Init+0x15c>)
 8005432:	2200      	movs	r2, #0
 8005434:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_out_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 8005436:	4b38      	ldr	r3, [pc, #224]	@ (8005518 <SAIx_In_Init+0x15c>)
 8005438:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800543c:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot actives */
  haudio_out_sai.SlotInit.FirstBitOffset = 0;
 800543e:	4b36      	ldr	r3, [pc, #216]	@ (8005518 <SAIx_In_Init+0x15c>)
 8005440:	2200      	movs	r2, #0
 8005442:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_out_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 8005444:	4b34      	ldr	r3, [pc, #208]	@ (8005518 <SAIx_In_Init+0x15c>)
 8005446:	2200      	movs	r2, #0
 8005448:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_out_sai.SlotInit.SlotNumber = 4;
 800544a:	4b33      	ldr	r3, [pc, #204]	@ (8005518 <SAIx_In_Init+0x15c>)
 800544c:	2204      	movs	r2, #4
 800544e:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_out_sai.SlotInit.SlotActive = SlotActive;
 8005450:	4a31      	ldr	r2, [pc, #196]	@ (8005518 <SAIx_In_Init+0x15c>)
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_out_sai);
 8005456:	4830      	ldr	r0, [pc, #192]	@ (8005518 <SAIx_In_Init+0x15c>)
 8005458:	f007 fcd6 	bl	800ce08 <HAL_SAI_Init>

  /* Initialize SAI2 block B in SLAVE RX synchronous from SAI2 block A */
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 800545c:	4b30      	ldr	r3, [pc, #192]	@ (8005520 <SAIx_In_Init+0x164>)
 800545e:	4a31      	ldr	r2, [pc, #196]	@ (8005524 <SAIx_In_Init+0x168>)
 8005460:	601a      	str	r2, [r3, #0]
  
  /* Disable SAI peripheral to allow access to SAI internal registers */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 8005462:	4b2f      	ldr	r3, [pc, #188]	@ (8005520 <SAIx_In_Init+0x164>)
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	681a      	ldr	r2, [r3, #0]
 8005468:	4b2d      	ldr	r3, [pc, #180]	@ (8005520 <SAIx_In_Init+0x164>)
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005470:	601a      	str	r2, [r3, #0]
  
  /* Configure SAI_Block_x
  LSBFirst: Disabled
  DataSize: 16 */
  haudio_in_sai.Init.AudioFrequency = AudioFreq;
 8005472:	4a2b      	ldr	r2, [pc, #172]	@ (8005520 <SAIx_In_Init+0x164>)
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	61d3      	str	r3, [r2, #28]
  haudio_in_sai.Init.AudioMode = SAI_MODESLAVE_RX;
 8005478:	4b29      	ldr	r3, [pc, #164]	@ (8005520 <SAIx_In_Init+0x164>)
 800547a:	2203      	movs	r2, #3
 800547c:	605a      	str	r2, [r3, #4]
  haudio_in_sai.Init.NoDivider = SAI_MASTERDIVIDER_ENABLED;
 800547e:	4b28      	ldr	r3, [pc, #160]	@ (8005520 <SAIx_In_Init+0x164>)
 8005480:	2200      	movs	r2, #0
 8005482:	615a      	str	r2, [r3, #20]
  haudio_in_sai.Init.Protocol = SAI_FREE_PROTOCOL;
 8005484:	4b26      	ldr	r3, [pc, #152]	@ (8005520 <SAIx_In_Init+0x164>)
 8005486:	2200      	movs	r2, #0
 8005488:	631a      	str	r2, [r3, #48]	@ 0x30
  haudio_in_sai.Init.DataSize = SAI_DATASIZE_16;
 800548a:	4b25      	ldr	r3, [pc, #148]	@ (8005520 <SAIx_In_Init+0x164>)
 800548c:	2280      	movs	r2, #128	@ 0x80
 800548e:	635a      	str	r2, [r3, #52]	@ 0x34
  haudio_in_sai.Init.FirstBit = SAI_FIRSTBIT_MSB;
 8005490:	4b23      	ldr	r3, [pc, #140]	@ (8005520 <SAIx_In_Init+0x164>)
 8005492:	2200      	movs	r2, #0
 8005494:	639a      	str	r2, [r3, #56]	@ 0x38
  haudio_in_sai.Init.ClockStrobing = SAI_CLOCKSTROBING_RISINGEDGE;
 8005496:	4b22      	ldr	r3, [pc, #136]	@ (8005520 <SAIx_In_Init+0x164>)
 8005498:	2201      	movs	r2, #1
 800549a:	63da      	str	r2, [r3, #60]	@ 0x3c
  haudio_in_sai.Init.Synchro = SAI_SYNCHRONOUS;
 800549c:	4b20      	ldr	r3, [pc, #128]	@ (8005520 <SAIx_In_Init+0x164>)
 800549e:	2201      	movs	r2, #1
 80054a0:	609a      	str	r2, [r3, #8]
  haudio_in_sai.Init.OutputDrive = SAI_OUTPUTDRIVE_DISABLED;
 80054a2:	4b1f      	ldr	r3, [pc, #124]	@ (8005520 <SAIx_In_Init+0x164>)
 80054a4:	2200      	movs	r2, #0
 80054a6:	611a      	str	r2, [r3, #16]
  haudio_in_sai.Init.FIFOThreshold = SAI_FIFOTHRESHOLD_1QF;
 80054a8:	4b1d      	ldr	r3, [pc, #116]	@ (8005520 <SAIx_In_Init+0x164>)
 80054aa:	2201      	movs	r2, #1
 80054ac:	619a      	str	r2, [r3, #24]
  Frame Length: 64
  Frame active Length: 32
  FS Definition: Start frame + Channel Side identification
  FS Polarity: FS active Low
  FS Offset: FS asserted one bit before the first bit of slot 0 */
  haudio_in_sai.FrameInit.FrameLength = 64;
 80054ae:	4b1c      	ldr	r3, [pc, #112]	@ (8005520 <SAIx_In_Init+0x164>)
 80054b0:	2240      	movs	r2, #64	@ 0x40
 80054b2:	641a      	str	r2, [r3, #64]	@ 0x40
  haudio_in_sai.FrameInit.ActiveFrameLength = 32;
 80054b4:	4b1a      	ldr	r3, [pc, #104]	@ (8005520 <SAIx_In_Init+0x164>)
 80054b6:	2220      	movs	r2, #32
 80054b8:	645a      	str	r2, [r3, #68]	@ 0x44
  haudio_in_sai.FrameInit.FSDefinition = SAI_FS_CHANNEL_IDENTIFICATION;
 80054ba:	4b19      	ldr	r3, [pc, #100]	@ (8005520 <SAIx_In_Init+0x164>)
 80054bc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80054c0:	649a      	str	r2, [r3, #72]	@ 0x48
  haudio_in_sai.FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 80054c2:	4b17      	ldr	r3, [pc, #92]	@ (8005520 <SAIx_In_Init+0x164>)
 80054c4:	2200      	movs	r2, #0
 80054c6:	64da      	str	r2, [r3, #76]	@ 0x4c
  haudio_in_sai.FrameInit.FSOffset = SAI_FS_BEFOREFIRSTBIT;
 80054c8:	4b15      	ldr	r3, [pc, #84]	@ (8005520 <SAIx_In_Init+0x164>)
 80054ca:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80054ce:	651a      	str	r2, [r3, #80]	@ 0x50
  /* Configure SAI Block_x Slot
  Slot First Bit Offset: 0
  Slot Size  : 16
  Slot Number: 4
  Slot Active: All slot active */
  haudio_in_sai.SlotInit.FirstBitOffset = 0;
 80054d0:	4b13      	ldr	r3, [pc, #76]	@ (8005520 <SAIx_In_Init+0x164>)
 80054d2:	2200      	movs	r2, #0
 80054d4:	655a      	str	r2, [r3, #84]	@ 0x54
  haudio_in_sai.SlotInit.SlotSize = SAI_SLOTSIZE_DATASIZE;
 80054d6:	4b12      	ldr	r3, [pc, #72]	@ (8005520 <SAIx_In_Init+0x164>)
 80054d8:	2200      	movs	r2, #0
 80054da:	659a      	str	r2, [r3, #88]	@ 0x58
  haudio_in_sai.SlotInit.SlotNumber = 4;
 80054dc:	4b10      	ldr	r3, [pc, #64]	@ (8005520 <SAIx_In_Init+0x164>)
 80054de:	2204      	movs	r2, #4
 80054e0:	65da      	str	r2, [r3, #92]	@ 0x5c
  haudio_in_sai.SlotInit.SlotActive = SlotActive;
 80054e2:	4a0f      	ldr	r2, [pc, #60]	@ (8005520 <SAIx_In_Init+0x164>)
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	6613      	str	r3, [r2, #96]	@ 0x60

  HAL_SAI_Init(&haudio_in_sai);
 80054e8:	480d      	ldr	r0, [pc, #52]	@ (8005520 <SAIx_In_Init+0x164>)
 80054ea:	f007 fc8d 	bl	800ce08 <HAL_SAI_Init>

  /* Enable SAI peripheral to generate MCLK */
  __HAL_SAI_ENABLE(&haudio_out_sai);
 80054ee:	4b0a      	ldr	r3, [pc, #40]	@ (8005518 <SAIx_In_Init+0x15c>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	681a      	ldr	r2, [r3, #0]
 80054f4:	4b08      	ldr	r3, [pc, #32]	@ (8005518 <SAIx_In_Init+0x15c>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 80054fc:	601a      	str	r2, [r3, #0]

  /* Enable SAI peripheral */
  __HAL_SAI_ENABLE(&haudio_in_sai);
 80054fe:	4b08      	ldr	r3, [pc, #32]	@ (8005520 <SAIx_In_Init+0x164>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	4b06      	ldr	r3, [pc, #24]	@ (8005520 <SAIx_In_Init+0x164>)
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800550c:	601a      	str	r2, [r3, #0]
}
 800550e:	bf00      	nop
 8005510:	3710      	adds	r7, #16
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	200130d8 	.word	0x200130d8
 800551c:	40015c04 	.word	0x40015c04
 8005520:	2001315c 	.word	0x2001315c
 8005524:	40015c24 	.word	0x40015c24

08005528 <SAIx_In_DeInit>:
/**
  * @brief  Deinitializes the output Audio Codec audio interface (SAI).
  * @retval None
  */
static void SAIx_In_DeInit(void)
{
 8005528:	b580      	push	{r7, lr}
 800552a:	af00      	add	r7, sp, #0
  /* Initialize the haudio_in_sai Instance parameter */
  haudio_in_sai.Instance = AUDIO_IN_SAIx;
 800552c:	4b07      	ldr	r3, [pc, #28]	@ (800554c <SAIx_In_DeInit+0x24>)
 800552e:	4a08      	ldr	r2, [pc, #32]	@ (8005550 <SAIx_In_DeInit+0x28>)
 8005530:	601a      	str	r2, [r3, #0]

  /* Disable SAI peripheral */
  __HAL_SAI_DISABLE(&haudio_in_sai);
 8005532:	4b06      	ldr	r3, [pc, #24]	@ (800554c <SAIx_In_DeInit+0x24>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	681a      	ldr	r2, [r3, #0]
 8005538:	4b04      	ldr	r3, [pc, #16]	@ (800554c <SAIx_In_DeInit+0x24>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8005540:	601a      	str	r2, [r3, #0]

  HAL_SAI_DeInit(&haudio_in_sai);
 8005542:	4802      	ldr	r0, [pc, #8]	@ (800554c <SAIx_In_DeInit+0x24>)
 8005544:	f007 fdde 	bl	800d104 <HAL_SAI_DeInit>
}
 8005548:	bf00      	nop
 800554a:	bd80      	pop	{r7, pc}
 800554c:	2001315c 	.word	0x2001315c
 8005550:	40015c24 	.word	0x40015c24

08005554 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005558:	2003      	movs	r0, #3
 800555a:	f000 fb92 	bl	8005c82 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800555e:	2000      	movs	r0, #0
 8005560:	f7fd fd18 	bl	8002f94 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005564:	f7fc fb6e 	bl	8001c44 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005568:	2300      	movs	r3, #0
}
 800556a:	4618      	mov	r0, r3
 800556c:	bd80      	pop	{r7, pc}
	...

08005570 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005570:	b480      	push	{r7}
 8005572:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005574:	4b06      	ldr	r3, [pc, #24]	@ (8005590 <HAL_IncTick+0x20>)
 8005576:	781b      	ldrb	r3, [r3, #0]
 8005578:	461a      	mov	r2, r3
 800557a:	4b06      	ldr	r3, [pc, #24]	@ (8005594 <HAL_IncTick+0x24>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4413      	add	r3, r2
 8005580:	4a04      	ldr	r2, [pc, #16]	@ (8005594 <HAL_IncTick+0x24>)
 8005582:	6013      	str	r3, [r2, #0]
}
 8005584:	bf00      	nop
 8005586:	46bd      	mov	sp, r7
 8005588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558c:	4770      	bx	lr
 800558e:	bf00      	nop
 8005590:	2001203c 	.word	0x2001203c
 8005594:	200132a0 	.word	0x200132a0

08005598 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005598:	b480      	push	{r7}
 800559a:	af00      	add	r7, sp, #0
  return uwTick;
 800559c:	4b03      	ldr	r3, [pc, #12]	@ (80055ac <HAL_GetTick+0x14>)
 800559e:	681b      	ldr	r3, [r3, #0]
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	46bd      	mov	sp, r7
 80055a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a8:	4770      	bx	lr
 80055aa:	bf00      	nop
 80055ac:	200132a0 	.word	0x200132a0

080055b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b084      	sub	sp, #16
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80055b8:	f7ff ffee 	bl	8005598 <HAL_GetTick>
 80055bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80055c8:	d005      	beq.n	80055d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80055ca:	4b0a      	ldr	r3, [pc, #40]	@ (80055f4 <HAL_Delay+0x44>)
 80055cc:	781b      	ldrb	r3, [r3, #0]
 80055ce:	461a      	mov	r2, r3
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	4413      	add	r3, r2
 80055d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80055d6:	bf00      	nop
 80055d8:	f7ff ffde 	bl	8005598 <HAL_GetTick>
 80055dc:	4602      	mov	r2, r0
 80055de:	68bb      	ldr	r3, [r7, #8]
 80055e0:	1ad3      	subs	r3, r2, r3
 80055e2:	68fa      	ldr	r2, [r7, #12]
 80055e4:	429a      	cmp	r2, r3
 80055e6:	d8f7      	bhi.n	80055d8 <HAL_Delay+0x28>
  {
  }
}
 80055e8:	bf00      	nop
 80055ea:	bf00      	nop
 80055ec:	3710      	adds	r7, #16
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	bf00      	nop
 80055f4:	2001203c 	.word	0x2001203c

080055f8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b084      	sub	sp, #16
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005600:	2300      	movs	r3, #0
 8005602:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d101      	bne.n	800560e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800560a:	2301      	movs	r3, #1
 800560c:	e031      	b.n	8005672 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005612:	2b00      	cmp	r3, #0
 8005614:	d109      	bne.n	800562a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f7fc fb3c 	bl	8001c94 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	2200      	movs	r2, #0
 8005620:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2200      	movs	r2, #0
 8005626:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800562e:	f003 0310 	and.w	r3, r3, #16
 8005632:	2b00      	cmp	r3, #0
 8005634:	d116      	bne.n	8005664 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800563a:	4b10      	ldr	r3, [pc, #64]	@ (800567c <HAL_ADC_Init+0x84>)
 800563c:	4013      	ands	r3, r2
 800563e:	f043 0202 	orr.w	r2, r3, #2
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8005646:	6878      	ldr	r0, [r7, #4]
 8005648:	f000 f974 	bl	8005934 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005656:	f023 0303 	bic.w	r3, r3, #3
 800565a:	f043 0201 	orr.w	r2, r3, #1
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	641a      	str	r2, [r3, #64]	@ 0x40
 8005662:	e001      	b.n	8005668 <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005664:	2301      	movs	r3, #1
 8005666:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2200      	movs	r2, #0
 800566c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005670:	7bfb      	ldrb	r3, [r7, #15]
}
 8005672:	4618      	mov	r0, r3
 8005674:	3710      	adds	r7, #16
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	ffffeefd 	.word	0xffffeefd

08005680 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8005680:	b480      	push	{r7}
 8005682:	b085      	sub	sp, #20
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
 8005688:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800568a:	2300      	movs	r3, #0
 800568c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005694:	2b01      	cmp	r3, #1
 8005696:	d101      	bne.n	800569c <HAL_ADC_ConfigChannel+0x1c>
 8005698:	2302      	movs	r3, #2
 800569a:	e13a      	b.n	8005912 <HAL_ADC_ConfigChannel+0x292>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2201      	movs	r2, #1
 80056a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 80056a4:	683b      	ldr	r3, [r7, #0]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	2b09      	cmp	r3, #9
 80056aa:	d93a      	bls.n	8005722 <HAL_ADC_ConfigChannel+0xa2>
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80056b4:	d035      	beq.n	8005722 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	68d9      	ldr	r1, [r3, #12]
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	b29b      	uxth	r3, r3
 80056c2:	461a      	mov	r2, r3
 80056c4:	4613      	mov	r3, r2
 80056c6:	005b      	lsls	r3, r3, #1
 80056c8:	4413      	add	r3, r2
 80056ca:	3b1e      	subs	r3, #30
 80056cc:	2207      	movs	r2, #7
 80056ce:	fa02 f303 	lsl.w	r3, r2, r3
 80056d2:	43da      	mvns	r2, r3
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	400a      	ands	r2, r1
 80056da:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	4a8f      	ldr	r2, [pc, #572]	@ (8005920 <HAL_ADC_ConfigChannel+0x2a0>)
 80056e2:	4293      	cmp	r3, r2
 80056e4:	d10a      	bne.n	80056fc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	68d9      	ldr	r1, [r3, #12]
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	689b      	ldr	r3, [r3, #8]
 80056f0:	061a      	lsls	r2, r3, #24
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	430a      	orrs	r2, r1
 80056f8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80056fa:	e039      	b.n	8005770 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	68d9      	ldr	r1, [r3, #12]
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	689a      	ldr	r2, [r3, #8]
 8005706:	683b      	ldr	r3, [r7, #0]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	b29b      	uxth	r3, r3
 800570c:	4618      	mov	r0, r3
 800570e:	4603      	mov	r3, r0
 8005710:	005b      	lsls	r3, r3, #1
 8005712:	4403      	add	r3, r0
 8005714:	3b1e      	subs	r3, #30
 8005716:	409a      	lsls	r2, r3
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	430a      	orrs	r2, r1
 800571e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005720:	e026      	b.n	8005770 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	6919      	ldr	r1, [r3, #16]
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	b29b      	uxth	r3, r3
 800572e:	461a      	mov	r2, r3
 8005730:	4613      	mov	r3, r2
 8005732:	005b      	lsls	r3, r3, #1
 8005734:	4413      	add	r3, r2
 8005736:	f003 031f 	and.w	r3, r3, #31
 800573a:	2207      	movs	r2, #7
 800573c:	fa02 f303 	lsl.w	r3, r2, r3
 8005740:	43da      	mvns	r2, r3
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	400a      	ands	r2, r1
 8005748:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	6919      	ldr	r1, [r3, #16]
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	689a      	ldr	r2, [r3, #8]
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	b29b      	uxth	r3, r3
 800575a:	4618      	mov	r0, r3
 800575c:	4603      	mov	r3, r0
 800575e:	005b      	lsls	r3, r3, #1
 8005760:	4403      	add	r3, r0
 8005762:	f003 031f 	and.w	r3, r3, #31
 8005766:	409a      	lsls	r2, r3
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	430a      	orrs	r2, r1
 800576e:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	685b      	ldr	r3, [r3, #4]
 8005774:	2b06      	cmp	r3, #6
 8005776:	d824      	bhi.n	80057c2 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	685a      	ldr	r2, [r3, #4]
 8005782:	4613      	mov	r3, r2
 8005784:	009b      	lsls	r3, r3, #2
 8005786:	4413      	add	r3, r2
 8005788:	3b05      	subs	r3, #5
 800578a:	221f      	movs	r2, #31
 800578c:	fa02 f303 	lsl.w	r3, r2, r3
 8005790:	43da      	mvns	r2, r3
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	400a      	ands	r2, r1
 8005798:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	4618      	mov	r0, r3
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	685a      	ldr	r2, [r3, #4]
 80057ac:	4613      	mov	r3, r2
 80057ae:	009b      	lsls	r3, r3, #2
 80057b0:	4413      	add	r3, r2
 80057b2:	3b05      	subs	r3, #5
 80057b4:	fa00 f203 	lsl.w	r2, r0, r3
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	430a      	orrs	r2, r1
 80057be:	635a      	str	r2, [r3, #52]	@ 0x34
 80057c0:	e04c      	b.n	800585c <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	2b0c      	cmp	r3, #12
 80057c8:	d824      	bhi.n	8005814 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	685a      	ldr	r2, [r3, #4]
 80057d4:	4613      	mov	r3, r2
 80057d6:	009b      	lsls	r3, r3, #2
 80057d8:	4413      	add	r3, r2
 80057da:	3b23      	subs	r3, #35	@ 0x23
 80057dc:	221f      	movs	r2, #31
 80057de:	fa02 f303 	lsl.w	r3, r2, r3
 80057e2:	43da      	mvns	r2, r3
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	400a      	ands	r2, r1
 80057ea:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	4618      	mov	r0, r3
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	685a      	ldr	r2, [r3, #4]
 80057fe:	4613      	mov	r3, r2
 8005800:	009b      	lsls	r3, r3, #2
 8005802:	4413      	add	r3, r2
 8005804:	3b23      	subs	r3, #35	@ 0x23
 8005806:	fa00 f203 	lsl.w	r2, r0, r3
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	430a      	orrs	r2, r1
 8005810:	631a      	str	r2, [r3, #48]	@ 0x30
 8005812:	e023      	b.n	800585c <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	685a      	ldr	r2, [r3, #4]
 800581e:	4613      	mov	r3, r2
 8005820:	009b      	lsls	r3, r3, #2
 8005822:	4413      	add	r3, r2
 8005824:	3b41      	subs	r3, #65	@ 0x41
 8005826:	221f      	movs	r2, #31
 8005828:	fa02 f303 	lsl.w	r3, r2, r3
 800582c:	43da      	mvns	r2, r3
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	400a      	ands	r2, r1
 8005834:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	b29b      	uxth	r3, r3
 8005842:	4618      	mov	r0, r3
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	685a      	ldr	r2, [r3, #4]
 8005848:	4613      	mov	r3, r2
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	4413      	add	r3, r2
 800584e:	3b41      	subs	r3, #65	@ 0x41
 8005850:	fa00 f203 	lsl.w	r2, r0, r3
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	430a      	orrs	r2, r1
 800585a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	4a30      	ldr	r2, [pc, #192]	@ (8005924 <HAL_ADC_ConfigChannel+0x2a4>)
 8005862:	4293      	cmp	r3, r2
 8005864:	d10a      	bne.n	800587c <HAL_ADC_ConfigChannel+0x1fc>
 8005866:	683b      	ldr	r3, [r7, #0]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800586e:	d105      	bne.n	800587c <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8005870:	4b2d      	ldr	r3, [pc, #180]	@ (8005928 <HAL_ADC_ConfigChannel+0x2a8>)
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	4a2c      	ldr	r2, [pc, #176]	@ (8005928 <HAL_ADC_ConfigChannel+0x2a8>)
 8005876:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 800587a:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a28      	ldr	r2, [pc, #160]	@ (8005924 <HAL_ADC_ConfigChannel+0x2a4>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d10f      	bne.n	80058a6 <HAL_ADC_ConfigChannel+0x226>
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2b12      	cmp	r3, #18
 800588c:	d10b      	bne.n	80058a6 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800588e:	4b26      	ldr	r3, [pc, #152]	@ (8005928 <HAL_ADC_ConfigChannel+0x2a8>)
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	4a25      	ldr	r2, [pc, #148]	@ (8005928 <HAL_ADC_ConfigChannel+0x2a8>)
 8005894:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005898:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800589a:	4b23      	ldr	r3, [pc, #140]	@ (8005928 <HAL_ADC_ConfigChannel+0x2a8>)
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	4a22      	ldr	r2, [pc, #136]	@ (8005928 <HAL_ADC_ConfigChannel+0x2a8>)
 80058a0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80058a4:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4a1e      	ldr	r2, [pc, #120]	@ (8005924 <HAL_ADC_ConfigChannel+0x2a4>)
 80058ac:	4293      	cmp	r3, r2
 80058ae:	d12b      	bne.n	8005908 <HAL_ADC_ConfigChannel+0x288>
 80058b0:	683b      	ldr	r3, [r7, #0]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	4a1a      	ldr	r2, [pc, #104]	@ (8005920 <HAL_ADC_ConfigChannel+0x2a0>)
 80058b6:	4293      	cmp	r3, r2
 80058b8:	d003      	beq.n	80058c2 <HAL_ADC_ConfigChannel+0x242>
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	2b11      	cmp	r3, #17
 80058c0:	d122      	bne.n	8005908 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 80058c2:	4b19      	ldr	r3, [pc, #100]	@ (8005928 <HAL_ADC_ConfigChannel+0x2a8>)
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	4a18      	ldr	r2, [pc, #96]	@ (8005928 <HAL_ADC_ConfigChannel+0x2a8>)
 80058c8:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 80058cc:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 80058ce:	4b16      	ldr	r3, [pc, #88]	@ (8005928 <HAL_ADC_ConfigChannel+0x2a8>)
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	4a15      	ldr	r2, [pc, #84]	@ (8005928 <HAL_ADC_ConfigChannel+0x2a8>)
 80058d4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80058d8:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80058da:	683b      	ldr	r3, [r7, #0]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a10      	ldr	r2, [pc, #64]	@ (8005920 <HAL_ADC_ConfigChannel+0x2a0>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d111      	bne.n	8005908 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80058e4:	4b11      	ldr	r3, [pc, #68]	@ (800592c <HAL_ADC_ConfigChannel+0x2ac>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a11      	ldr	r2, [pc, #68]	@ (8005930 <HAL_ADC_ConfigChannel+0x2b0>)
 80058ea:	fba2 2303 	umull	r2, r3, r2, r3
 80058ee:	0c9a      	lsrs	r2, r3, #18
 80058f0:	4613      	mov	r3, r2
 80058f2:	009b      	lsls	r3, r3, #2
 80058f4:	4413      	add	r3, r2
 80058f6:	005b      	lsls	r3, r3, #1
 80058f8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80058fa:	e002      	b.n	8005902 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	3b01      	subs	r3, #1
 8005900:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d1f9      	bne.n	80058fc <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2200      	movs	r2, #0
 800590c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8005910:	2300      	movs	r3, #0
}
 8005912:	4618      	mov	r0, r3
 8005914:	3714      	adds	r7, #20
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr
 800591e:	bf00      	nop
 8005920:	10000012 	.word	0x10000012
 8005924:	40012000 	.word	0x40012000
 8005928:	40012300 	.word	0x40012300
 800592c:	20012000 	.word	0x20012000
 8005930:	431bde83 	.word	0x431bde83

08005934 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8005934:	b480      	push	{r7}
 8005936:	b083      	sub	sp, #12
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 800593c:	4b78      	ldr	r3, [pc, #480]	@ (8005b20 <ADC_Init+0x1ec>)
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	4a77      	ldr	r2, [pc, #476]	@ (8005b20 <ADC_Init+0x1ec>)
 8005942:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8005946:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8005948:	4b75      	ldr	r3, [pc, #468]	@ (8005b20 <ADC_Init+0x1ec>)
 800594a:	685a      	ldr	r2, [r3, #4]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	685b      	ldr	r3, [r3, #4]
 8005950:	4973      	ldr	r1, [pc, #460]	@ (8005b20 <ADC_Init+0x1ec>)
 8005952:	4313      	orrs	r3, r2
 8005954:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	685a      	ldr	r2, [r3, #4]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005964:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	6859      	ldr	r1, [r3, #4]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	691b      	ldr	r3, [r3, #16]
 8005970:	021a      	lsls	r2, r3, #8
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	430a      	orrs	r2, r1
 8005978:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	685a      	ldr	r2, [r3, #4]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005988:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	6859      	ldr	r1, [r3, #4]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	689a      	ldr	r2, [r3, #8]
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	430a      	orrs	r2, r1
 800599a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	689a      	ldr	r2, [r3, #8]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80059aa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	6899      	ldr	r1, [r3, #8]
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	68da      	ldr	r2, [r3, #12]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	430a      	orrs	r2, r1
 80059bc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059c2:	4a58      	ldr	r2, [pc, #352]	@ (8005b24 <ADC_Init+0x1f0>)
 80059c4:	4293      	cmp	r3, r2
 80059c6:	d022      	beq.n	8005a0e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	689a      	ldr	r2, [r3, #8]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80059d6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	6899      	ldr	r1, [r3, #8]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	430a      	orrs	r2, r1
 80059e8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	689a      	ldr	r2, [r3, #8]
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80059f8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	6899      	ldr	r1, [r3, #8]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	430a      	orrs	r2, r1
 8005a0a:	609a      	str	r2, [r3, #8]
 8005a0c:	e00f      	b.n	8005a2e <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	689a      	ldr	r2, [r3, #8]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005a1c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	689a      	ldr	r2, [r3, #8]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005a2c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	689a      	ldr	r2, [r3, #8]
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	f022 0202 	bic.w	r2, r2, #2
 8005a3c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	6899      	ldr	r1, [r3, #8]
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	699b      	ldr	r3, [r3, #24]
 8005a48:	005a      	lsls	r2, r3, #1
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	430a      	orrs	r2, r1
 8005a50:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d01b      	beq.n	8005a94 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	685a      	ldr	r2, [r3, #4]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a6a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	685a      	ldr	r2, [r3, #4]
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005a7a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	6859      	ldr	r1, [r3, #4]
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a86:	3b01      	subs	r3, #1
 8005a88:	035a      	lsls	r2, r3, #13
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	681b      	ldr	r3, [r3, #0]
 8005a8e:	430a      	orrs	r2, r1
 8005a90:	605a      	str	r2, [r3, #4]
 8005a92:	e007      	b.n	8005aa4 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	685a      	ldr	r2, [r3, #4]
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005aa2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8005ab2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	69db      	ldr	r3, [r3, #28]
 8005abe:	3b01      	subs	r3, #1
 8005ac0:	051a      	lsls	r2, r3, #20
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	430a      	orrs	r2, r1
 8005ac8:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	689a      	ldr	r2, [r3, #8]
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005ad8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	6899      	ldr	r1, [r3, #8]
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005ae6:	025a      	lsls	r2, r3, #9
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	430a      	orrs	r2, r1
 8005aee:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	689a      	ldr	r2, [r3, #8]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005afe:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	6899      	ldr	r1, [r3, #8]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	695b      	ldr	r3, [r3, #20]
 8005b0a:	029a      	lsls	r2, r3, #10
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	430a      	orrs	r2, r1
 8005b12:	609a      	str	r2, [r3, #8]
}
 8005b14:	bf00      	nop
 8005b16:	370c      	adds	r7, #12
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr
 8005b20:	40012300 	.word	0x40012300
 8005b24:	0f000001 	.word	0x0f000001

08005b28 <__NVIC_SetPriorityGrouping>:
{
 8005b28:	b480      	push	{r7}
 8005b2a:	b085      	sub	sp, #20
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	f003 0307 	and.w	r3, r3, #7
 8005b36:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005b38:	4b0b      	ldr	r3, [pc, #44]	@ (8005b68 <__NVIC_SetPriorityGrouping+0x40>)
 8005b3a:	68db      	ldr	r3, [r3, #12]
 8005b3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005b3e:	68ba      	ldr	r2, [r7, #8]
 8005b40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005b44:	4013      	ands	r3, r2
 8005b46:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005b4c:	68bb      	ldr	r3, [r7, #8]
 8005b4e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005b50:	4b06      	ldr	r3, [pc, #24]	@ (8005b6c <__NVIC_SetPriorityGrouping+0x44>)
 8005b52:	4313      	orrs	r3, r2
 8005b54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005b56:	4a04      	ldr	r2, [pc, #16]	@ (8005b68 <__NVIC_SetPriorityGrouping+0x40>)
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	60d3      	str	r3, [r2, #12]
}
 8005b5c:	bf00      	nop
 8005b5e:	3714      	adds	r7, #20
 8005b60:	46bd      	mov	sp, r7
 8005b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b66:	4770      	bx	lr
 8005b68:	e000ed00 	.word	0xe000ed00
 8005b6c:	05fa0000 	.word	0x05fa0000

08005b70 <__NVIC_GetPriorityGrouping>:
{
 8005b70:	b480      	push	{r7}
 8005b72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005b74:	4b04      	ldr	r3, [pc, #16]	@ (8005b88 <__NVIC_GetPriorityGrouping+0x18>)
 8005b76:	68db      	ldr	r3, [r3, #12]
 8005b78:	0a1b      	lsrs	r3, r3, #8
 8005b7a:	f003 0307 	and.w	r3, r3, #7
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr
 8005b88:	e000ed00 	.word	0xe000ed00

08005b8c <__NVIC_EnableIRQ>:
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b083      	sub	sp, #12
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	4603      	mov	r3, r0
 8005b94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	db0b      	blt.n	8005bb6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005b9e:	79fb      	ldrb	r3, [r7, #7]
 8005ba0:	f003 021f 	and.w	r2, r3, #31
 8005ba4:	4907      	ldr	r1, [pc, #28]	@ (8005bc4 <__NVIC_EnableIRQ+0x38>)
 8005ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005baa:	095b      	lsrs	r3, r3, #5
 8005bac:	2001      	movs	r0, #1
 8005bae:	fa00 f202 	lsl.w	r2, r0, r2
 8005bb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005bb6:	bf00      	nop
 8005bb8:	370c      	adds	r7, #12
 8005bba:	46bd      	mov	sp, r7
 8005bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bc0:	4770      	bx	lr
 8005bc2:	bf00      	nop
 8005bc4:	e000e100 	.word	0xe000e100

08005bc8 <__NVIC_SetPriority>:
{
 8005bc8:	b480      	push	{r7}
 8005bca:	b083      	sub	sp, #12
 8005bcc:	af00      	add	r7, sp, #0
 8005bce:	4603      	mov	r3, r0
 8005bd0:	6039      	str	r1, [r7, #0]
 8005bd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005bd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	db0a      	blt.n	8005bf2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	b2da      	uxtb	r2, r3
 8005be0:	490c      	ldr	r1, [pc, #48]	@ (8005c14 <__NVIC_SetPriority+0x4c>)
 8005be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005be6:	0112      	lsls	r2, r2, #4
 8005be8:	b2d2      	uxtb	r2, r2
 8005bea:	440b      	add	r3, r1
 8005bec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005bf0:	e00a      	b.n	8005c08 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	b2da      	uxtb	r2, r3
 8005bf6:	4908      	ldr	r1, [pc, #32]	@ (8005c18 <__NVIC_SetPriority+0x50>)
 8005bf8:	79fb      	ldrb	r3, [r7, #7]
 8005bfa:	f003 030f 	and.w	r3, r3, #15
 8005bfe:	3b04      	subs	r3, #4
 8005c00:	0112      	lsls	r2, r2, #4
 8005c02:	b2d2      	uxtb	r2, r2
 8005c04:	440b      	add	r3, r1
 8005c06:	761a      	strb	r2, [r3, #24]
}
 8005c08:	bf00      	nop
 8005c0a:	370c      	adds	r7, #12
 8005c0c:	46bd      	mov	sp, r7
 8005c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c12:	4770      	bx	lr
 8005c14:	e000e100 	.word	0xe000e100
 8005c18:	e000ed00 	.word	0xe000ed00

08005c1c <NVIC_EncodePriority>:
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	b089      	sub	sp, #36	@ 0x24
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	60f8      	str	r0, [r7, #12]
 8005c24:	60b9      	str	r1, [r7, #8]
 8005c26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	f003 0307 	and.w	r3, r3, #7
 8005c2e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005c30:	69fb      	ldr	r3, [r7, #28]
 8005c32:	f1c3 0307 	rsb	r3, r3, #7
 8005c36:	2b04      	cmp	r3, #4
 8005c38:	bf28      	it	cs
 8005c3a:	2304      	movcs	r3, #4
 8005c3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005c3e:	69fb      	ldr	r3, [r7, #28]
 8005c40:	3304      	adds	r3, #4
 8005c42:	2b06      	cmp	r3, #6
 8005c44:	d902      	bls.n	8005c4c <NVIC_EncodePriority+0x30>
 8005c46:	69fb      	ldr	r3, [r7, #28]
 8005c48:	3b03      	subs	r3, #3
 8005c4a:	e000      	b.n	8005c4e <NVIC_EncodePriority+0x32>
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c50:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005c54:	69bb      	ldr	r3, [r7, #24]
 8005c56:	fa02 f303 	lsl.w	r3, r2, r3
 8005c5a:	43da      	mvns	r2, r3
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	401a      	ands	r2, r3
 8005c60:	697b      	ldr	r3, [r7, #20]
 8005c62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005c64:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8005c68:	697b      	ldr	r3, [r7, #20]
 8005c6a:	fa01 f303 	lsl.w	r3, r1, r3
 8005c6e:	43d9      	mvns	r1, r3
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005c74:	4313      	orrs	r3, r2
}
 8005c76:	4618      	mov	r0, r3
 8005c78:	3724      	adds	r7, #36	@ 0x24
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr

08005c82 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005c82:	b580      	push	{r7, lr}
 8005c84:	b082      	sub	sp, #8
 8005c86:	af00      	add	r7, sp, #0
 8005c88:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005c8a:	6878      	ldr	r0, [r7, #4]
 8005c8c:	f7ff ff4c 	bl	8005b28 <__NVIC_SetPriorityGrouping>
}
 8005c90:	bf00      	nop
 8005c92:	3708      	adds	r7, #8
 8005c94:	46bd      	mov	sp, r7
 8005c96:	bd80      	pop	{r7, pc}

08005c98 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005c98:	b580      	push	{r7, lr}
 8005c9a:	b086      	sub	sp, #24
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	4603      	mov	r3, r0
 8005ca0:	60b9      	str	r1, [r7, #8]
 8005ca2:	607a      	str	r2, [r7, #4]
 8005ca4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005caa:	f7ff ff61 	bl	8005b70 <__NVIC_GetPriorityGrouping>
 8005cae:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005cb0:	687a      	ldr	r2, [r7, #4]
 8005cb2:	68b9      	ldr	r1, [r7, #8]
 8005cb4:	6978      	ldr	r0, [r7, #20]
 8005cb6:	f7ff ffb1 	bl	8005c1c <NVIC_EncodePriority>
 8005cba:	4602      	mov	r2, r0
 8005cbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005cc0:	4611      	mov	r1, r2
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	f7ff ff80 	bl	8005bc8 <__NVIC_SetPriority>
}
 8005cc8:	bf00      	nop
 8005cca:	3718      	adds	r7, #24
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bd80      	pop	{r7, pc}

08005cd0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005cd0:	b580      	push	{r7, lr}
 8005cd2:	b082      	sub	sp, #8
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f7ff ff54 	bl	8005b8c <__NVIC_EnableIRQ>
}
 8005ce4:	bf00      	nop
 8005ce6:	3708      	adds	r7, #8
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	bd80      	pop	{r7, pc}

08005cec <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8005cec:	b480      	push	{r7}
 8005cee:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8005cf0:	f3bf 8f5f 	dmb	sy
}
 8005cf4:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005cf6:	4b07      	ldr	r3, [pc, #28]	@ (8005d14 <HAL_MPU_Disable+0x28>)
 8005cf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cfa:	4a06      	ldr	r2, [pc, #24]	@ (8005d14 <HAL_MPU_Disable+0x28>)
 8005cfc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005d00:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005d02:	4b05      	ldr	r3, [pc, #20]	@ (8005d18 <HAL_MPU_Disable+0x2c>)
 8005d04:	2200      	movs	r2, #0
 8005d06:	605a      	str	r2, [r3, #4]
}
 8005d08:	bf00      	nop
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d10:	4770      	bx	lr
 8005d12:	bf00      	nop
 8005d14:	e000ed00 	.word	0xe000ed00
 8005d18:	e000ed90 	.word	0xe000ed90

08005d1c <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8005d1c:	b480      	push	{r7}
 8005d1e:	b083      	sub	sp, #12
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8005d24:	4a0b      	ldr	r2, [pc, #44]	@ (8005d54 <HAL_MPU_Enable+0x38>)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	f043 0301 	orr.w	r3, r3, #1
 8005d2c:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8005d2e:	4b0a      	ldr	r3, [pc, #40]	@ (8005d58 <HAL_MPU_Enable+0x3c>)
 8005d30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d32:	4a09      	ldr	r2, [pc, #36]	@ (8005d58 <HAL_MPU_Enable+0x3c>)
 8005d34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d38:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8005d3a:	f3bf 8f4f 	dsb	sy
}
 8005d3e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005d40:	f3bf 8f6f 	isb	sy
}
 8005d44:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8005d46:	bf00      	nop
 8005d48:	370c      	adds	r7, #12
 8005d4a:	46bd      	mov	sp, r7
 8005d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d50:	4770      	bx	lr
 8005d52:	bf00      	nop
 8005d54:	e000ed90 	.word	0xe000ed90
 8005d58:	e000ed00 	.word	0xe000ed00

08005d5c <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b083      	sub	sp, #12
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	785a      	ldrb	r2, [r3, #1]
 8005d68:	4b1b      	ldr	r3, [pc, #108]	@ (8005dd8 <HAL_MPU_ConfigRegion+0x7c>)
 8005d6a:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8005d6c:	4b1a      	ldr	r3, [pc, #104]	@ (8005dd8 <HAL_MPU_ConfigRegion+0x7c>)
 8005d6e:	691b      	ldr	r3, [r3, #16]
 8005d70:	4a19      	ldr	r2, [pc, #100]	@ (8005dd8 <HAL_MPU_ConfigRegion+0x7c>)
 8005d72:	f023 0301 	bic.w	r3, r3, #1
 8005d76:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8005d78:	4a17      	ldr	r2, [pc, #92]	@ (8005dd8 <HAL_MPU_ConfigRegion+0x7c>)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	7b1b      	ldrb	r3, [r3, #12]
 8005d84:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	7adb      	ldrb	r3, [r3, #11]
 8005d8a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005d8c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	7a9b      	ldrb	r3, [r3, #10]
 8005d92:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005d94:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	7b5b      	ldrb	r3, [r3, #13]
 8005d9a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8005d9c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	7b9b      	ldrb	r3, [r3, #14]
 8005da2:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005da4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	7bdb      	ldrb	r3, [r3, #15]
 8005daa:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8005dac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	7a5b      	ldrb	r3, [r3, #9]
 8005db2:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005db4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	7a1b      	ldrb	r3, [r3, #8]
 8005dba:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8005dbc:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8005dbe:	687a      	ldr	r2, [r7, #4]
 8005dc0:	7812      	ldrb	r2, [r2, #0]
 8005dc2:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005dc4:	4a04      	ldr	r2, [pc, #16]	@ (8005dd8 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005dc6:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005dc8:	6113      	str	r3, [r2, #16]
}
 8005dca:	bf00      	nop
 8005dcc:	370c      	adds	r7, #12
 8005dce:	46bd      	mov	sp, r7
 8005dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd4:	4770      	bx	lr
 8005dd6:	bf00      	nop
 8005dd8:	e000ed90 	.word	0xe000ed90

08005ddc <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8005ddc:	b580      	push	{r7, lr}
 8005dde:	b082      	sub	sp, #8
 8005de0:	af00      	add	r7, sp, #0
 8005de2:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d101      	bne.n	8005dee <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8005dea:	2301      	movs	r3, #1
 8005dec:	e054      	b.n	8005e98 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	7f5b      	ldrb	r3, [r3, #29]
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d105      	bne.n	8005e04 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8005dfe:	6878      	ldr	r0, [r7, #4]
 8005e00:	f7fb ffa2 	bl	8001d48 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2202      	movs	r2, #2
 8005e08:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	791b      	ldrb	r3, [r3, #4]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d10c      	bne.n	8005e2c <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4a22      	ldr	r2, [pc, #136]	@ (8005ea0 <HAL_CRC_Init+0xc4>)
 8005e18:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	689a      	ldr	r2, [r3, #8]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f022 0218 	bic.w	r2, r2, #24
 8005e28:	609a      	str	r2, [r3, #8]
 8005e2a:	e00c      	b.n	8005e46 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	6899      	ldr	r1, [r3, #8]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	68db      	ldr	r3, [r3, #12]
 8005e34:	461a      	mov	r2, r3
 8005e36:	6878      	ldr	r0, [r7, #4]
 8005e38:	f000 f834 	bl	8005ea4 <HAL_CRCEx_Polynomial_Set>
 8005e3c:	4603      	mov	r3, r0
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d001      	beq.n	8005e46 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	e028      	b.n	8005e98 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	795b      	ldrb	r3, [r3, #5]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d105      	bne.n	8005e5a <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005e56:	611a      	str	r2, [r3, #16]
 8005e58:	e004      	b.n	8005e64 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	687a      	ldr	r2, [r7, #4]
 8005e60:	6912      	ldr	r2, [r2, #16]
 8005e62:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	689b      	ldr	r3, [r3, #8]
 8005e6a:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	695a      	ldr	r2, [r3, #20]
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	430a      	orrs	r2, r1
 8005e78:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	699a      	ldr	r2, [r3, #24]
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	430a      	orrs	r2, r1
 8005e8e:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2201      	movs	r2, #1
 8005e94:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8005e96:	2300      	movs	r3, #0
}
 8005e98:	4618      	mov	r0, r3
 8005e9a:	3708      	adds	r7, #8
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}
 8005ea0:	04c11db7 	.word	0x04c11db7

08005ea4 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b087      	sub	sp, #28
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	60f8      	str	r0, [r7, #12]
 8005eac:	60b9      	str	r1, [r7, #8]
 8005eae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005eb0:	2300      	movs	r3, #0
 8005eb2:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8005eb4:	231f      	movs	r3, #31
 8005eb6:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	f003 0301 	and.w	r3, r3, #1
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d102      	bne.n	8005ec8 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	75fb      	strb	r3, [r7, #23]
 8005ec6:	e063      	b.n	8005f90 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8005ec8:	bf00      	nop
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	1e5a      	subs	r2, r3, #1
 8005ece:	613a      	str	r2, [r7, #16]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d009      	beq.n	8005ee8 <HAL_CRCEx_Polynomial_Set+0x44>
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	f003 031f 	and.w	r3, r3, #31
 8005eda:	68ba      	ldr	r2, [r7, #8]
 8005edc:	fa22 f303 	lsr.w	r3, r2, r3
 8005ee0:	f003 0301 	and.w	r3, r3, #1
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d0f0      	beq.n	8005eca <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2b18      	cmp	r3, #24
 8005eec:	d846      	bhi.n	8005f7c <HAL_CRCEx_Polynomial_Set+0xd8>
 8005eee:	a201      	add	r2, pc, #4	@ (adr r2, 8005ef4 <HAL_CRCEx_Polynomial_Set+0x50>)
 8005ef0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ef4:	08005f83 	.word	0x08005f83
 8005ef8:	08005f7d 	.word	0x08005f7d
 8005efc:	08005f7d 	.word	0x08005f7d
 8005f00:	08005f7d 	.word	0x08005f7d
 8005f04:	08005f7d 	.word	0x08005f7d
 8005f08:	08005f7d 	.word	0x08005f7d
 8005f0c:	08005f7d 	.word	0x08005f7d
 8005f10:	08005f7d 	.word	0x08005f7d
 8005f14:	08005f71 	.word	0x08005f71
 8005f18:	08005f7d 	.word	0x08005f7d
 8005f1c:	08005f7d 	.word	0x08005f7d
 8005f20:	08005f7d 	.word	0x08005f7d
 8005f24:	08005f7d 	.word	0x08005f7d
 8005f28:	08005f7d 	.word	0x08005f7d
 8005f2c:	08005f7d 	.word	0x08005f7d
 8005f30:	08005f7d 	.word	0x08005f7d
 8005f34:	08005f65 	.word	0x08005f65
 8005f38:	08005f7d 	.word	0x08005f7d
 8005f3c:	08005f7d 	.word	0x08005f7d
 8005f40:	08005f7d 	.word	0x08005f7d
 8005f44:	08005f7d 	.word	0x08005f7d
 8005f48:	08005f7d 	.word	0x08005f7d
 8005f4c:	08005f7d 	.word	0x08005f7d
 8005f50:	08005f7d 	.word	0x08005f7d
 8005f54:	08005f59 	.word	0x08005f59
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8005f58:	693b      	ldr	r3, [r7, #16]
 8005f5a:	2b06      	cmp	r3, #6
 8005f5c:	d913      	bls.n	8005f86 <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8005f5e:	2301      	movs	r3, #1
 8005f60:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005f62:	e010      	b.n	8005f86 <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8005f64:	693b      	ldr	r3, [r7, #16]
 8005f66:	2b07      	cmp	r3, #7
 8005f68:	d90f      	bls.n	8005f8a <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005f6e:	e00c      	b.n	8005f8a <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8005f70:	693b      	ldr	r3, [r7, #16]
 8005f72:	2b0f      	cmp	r3, #15
 8005f74:	d90b      	bls.n	8005f8e <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8005f76:	2301      	movs	r3, #1
 8005f78:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8005f7a:	e008      	b.n	8005f8e <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8005f7c:	2301      	movs	r3, #1
 8005f7e:	75fb      	strb	r3, [r7, #23]
        break;
 8005f80:	e006      	b.n	8005f90 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005f82:	bf00      	nop
 8005f84:	e004      	b.n	8005f90 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005f86:	bf00      	nop
 8005f88:	e002      	b.n	8005f90 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005f8a:	bf00      	nop
 8005f8c:	e000      	b.n	8005f90 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8005f8e:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8005f90:	7dfb      	ldrb	r3, [r7, #23]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d10d      	bne.n	8005fb2 <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8005f96:	68fb      	ldr	r3, [r7, #12]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	68ba      	ldr	r2, [r7, #8]
 8005f9c:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	689b      	ldr	r3, [r3, #8]
 8005fa4:	f023 0118 	bic.w	r1, r3, #24
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	687a      	ldr	r2, [r7, #4]
 8005fae:	430a      	orrs	r2, r1
 8005fb0:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8005fb2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005fb4:	4618      	mov	r0, r3
 8005fb6:	371c      	adds	r7, #28
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbe:	4770      	bx	lr

08005fc0 <HAL_DCMI_Init>:
  * @param  hdcmi pointer to a DCMI_HandleTypeDef structure that contains
  *                the configuration information for DCMI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi)
{
 8005fc0:	b580      	push	{r7, lr}
 8005fc2:	b082      	sub	sp, #8
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
  /* Check the DCMI peripheral state */
  if (hdcmi == NULL)
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d101      	bne.n	8005fd2 <HAL_DCMI_Init+0x12>
  {
    return HAL_ERROR;
 8005fce:	2301      	movs	r3, #1
 8005fd0:	e069      	b.n	80060a6 <HAL_DCMI_Init+0xe6>
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif

  if (hdcmi->State == HAL_DCMI_STATE_RESET)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005fd8:	b2db      	uxtb	r3, r3
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d102      	bne.n	8005fe4 <HAL_DCMI_Init+0x24>
    }
    /* Initialize the low level hardware (MSP) */
    hdcmi->MspInitCallback(hdcmi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_DCMI_MspInit(hdcmi);
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f7fb fed2 	bl	8001d88 <HAL_DCMI_MspInit>
#endif /* (USE_HAL_DCMI_REGISTER_CALLBACKS) */
  }

  /* Change the DCMI state */
  hdcmi->State = HAL_DCMI_STATE_BUSY;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2202      	movs	r2, #2
 8005fe8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

#ifdef DCMI_CR_BSM
  if (hdcmi->Init.ExtendedDataMode != DCMI_EXTEND_DATA_8B)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	699b      	ldr	r3, [r3, #24]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d002      	beq.n	8005ffa <HAL_DCMI_Init+0x3a>
  {
    /* Byte select mode must be programmed to the reset value if the extended mode
    is not set to 8-bit data capture on every pixel clock */
    hdcmi->Init.ByteSelectMode = DCMI_BSM_ALL;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	625a      	str	r2, [r3, #36]	@ 0x24
  }
#endif
  /* Configures the HS, VS, DE and PC polarity */
#ifdef DCMI_CR_BSM
  hdcmi->Instance->CR &= ~(DCMI_CR_PCKPOL | DCMI_CR_HSPOL  | DCMI_CR_VSPOL  | DCMI_CR_EDM_0 | \
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	6819      	ldr	r1, [r3, #0]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	4b2a      	ldr	r3, [pc, #168]	@ (80060b0 <HAL_DCMI_Init+0xf0>)
 8006006:	400b      	ands	r3, r1
 8006008:	6013      	str	r3, [r2, #0]
                           DCMI_CR_EDM_1  | DCMI_CR_FCRC_0 | DCMI_CR_FCRC_1 | DCMI_CR_JPEG  | \
                           DCMI_CR_ESS | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS | \
                           DCMI_CR_LSM | DCMI_CR_OELS);

  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	6819      	ldr	r1, [r3, #0]
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	685a      	ldr	r2, [r3, #4]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	695b      	ldr	r3, [r3, #20]
 8006018:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	68db      	ldr	r3, [r3, #12]
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 800601e:	431a      	orrs	r2, r3
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	691b      	ldr	r3, [r3, #16]
 8006024:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	689b      	ldr	r3, [r3, #8]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
 800602a:	431a      	orrs	r2, r3
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	699b      	ldr	r3, [r3, #24]
 8006030:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	6a1b      	ldr	r3, [r3, #32]
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
 8006036:	431a      	orrs	r2, r3
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800603c:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                                    hdcmi->Init.JPEGMode | hdcmi->Init.ByteSelectMode | \
 8006042:	431a      	orrs	r2, r3
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006048:	431a      	orrs	r2, r3
                                    hdcmi->Init.LineSelectStart);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                                    hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode | \
 800604e:	431a      	orrs	r2, r3
  hdcmi->Instance->CR |= (uint32_t)(hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate | \
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	681b      	ldr	r3, [r3, #0]
 8006054:	430a      	orrs	r2, r1
 8006056:	601a      	str	r2, [r3, #0]
                                    hdcmi->Init.VSPolarity  | hdcmi->Init.HSPolarity  | \
                                    hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode | \
                                    hdcmi->Init.JPEGMode);
#endif

  if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	685b      	ldr	r3, [r3, #4]
 800605c:	2b10      	cmp	r3, #16
 800605e:	d112      	bne.n	8006086 <HAL_DCMI_Init+0xc6>
  {
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	7f1b      	ldrb	r3, [r3, #28]
 8006064:	461a      	mov	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	7f5b      	ldrb	r3, [r3, #29]
 800606a:	021b      	lsls	r3, r3, #8
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 800606c:	431a      	orrs	r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	7f9b      	ldrb	r3, [r3, #30]
 8006072:	041b      	lsls	r3, r3, #16
                             ((uint32_t)hdcmi->Init.SyncroCode.LineStartCode << DCMI_ESCR_LSC_Pos) | \
 8006074:	ea42 0103 	orr.w	r1, r2, r3
                             ((uint32_t)hdcmi->Init.SyncroCode.FrameEndCode << DCMI_ESCR_FEC_Pos));
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	7fdb      	ldrb	r3, [r3, #31]
 800607c:	061a      	lsls	r2, r3, #24
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)hdcmi->Init.SyncroCode.LineEndCode << DCMI_ESCR_LEC_Pos) | \
 8006082:	430a      	orrs	r2, r1
    hdcmi->Instance->ESCR = (((uint32_t)hdcmi->Init.SyncroCode.FrameStartCode)    | \
 8006084:	619a      	str	r2, [r3, #24]

  }

  /* Enable the Line, Vsync, Error and Overrun interrupts */
  __HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE | DCMI_IT_VSYNC | DCMI_IT_ERR | DCMI_IT_OVR);
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	68da      	ldr	r2, [r3, #12]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f042 021e 	orr.w	r2, r2, #30
 8006094:	60da      	str	r2, [r3, #12]

  /* Update error code */
  hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2200      	movs	r2, #0
 800609a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the DCMI state*/
  hdcmi->State  = HAL_DCMI_STATE_READY;
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	2201      	movs	r2, #1
 80060a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80060a4:	2300      	movs	r3, #0
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	3708      	adds	r7, #8
 80060aa:	46bd      	mov	sp, r7
 80060ac:	bd80      	pop	{r7, pc}
 80060ae:	bf00      	nop
 80060b0:	ffe0f007 	.word	0xffe0f007

080060b4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80060b4:	b580      	push	{r7, lr}
 80060b6:	b086      	sub	sp, #24
 80060b8:	af00      	add	r7, sp, #0
 80060ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80060bc:	2300      	movs	r3, #0
 80060be:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80060c0:	f7ff fa6a 	bl	8005598 <HAL_GetTick>
 80060c4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	d101      	bne.n	80060d0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80060cc:	2301      	movs	r3, #1
 80060ce:	e099      	b.n	8006204 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2202      	movs	r2, #2
 80060d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2200      	movs	r2, #0
 80060dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681a      	ldr	r2, [r3, #0]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f022 0201 	bic.w	r2, r2, #1
 80060ee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80060f0:	e00f      	b.n	8006112 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80060f2:	f7ff fa51 	bl	8005598 <HAL_GetTick>
 80060f6:	4602      	mov	r2, r0
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	1ad3      	subs	r3, r2, r3
 80060fc:	2b05      	cmp	r3, #5
 80060fe:	d908      	bls.n	8006112 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2220      	movs	r2, #32
 8006104:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2203      	movs	r2, #3
 800610a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800610e:	2303      	movs	r3, #3
 8006110:	e078      	b.n	8006204 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f003 0301 	and.w	r3, r3, #1
 800611c:	2b00      	cmp	r3, #0
 800611e:	d1e8      	bne.n	80060f2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006128:	697a      	ldr	r2, [r7, #20]
 800612a:	4b38      	ldr	r3, [pc, #224]	@ (800620c <HAL_DMA_Init+0x158>)
 800612c:	4013      	ands	r3, r2
 800612e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	685a      	ldr	r2, [r3, #4]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800613e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	691b      	ldr	r3, [r3, #16]
 8006144:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800614a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	699b      	ldr	r3, [r3, #24]
 8006150:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006156:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	6a1b      	ldr	r3, [r3, #32]
 800615c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800615e:	697a      	ldr	r2, [r7, #20]
 8006160:	4313      	orrs	r3, r2
 8006162:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006168:	2b04      	cmp	r3, #4
 800616a:	d107      	bne.n	800617c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006174:	4313      	orrs	r3, r2
 8006176:	697a      	ldr	r2, [r7, #20]
 8006178:	4313      	orrs	r3, r2
 800617a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	697a      	ldr	r2, [r7, #20]
 8006182:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	695b      	ldr	r3, [r3, #20]
 800618a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800618c:	697b      	ldr	r3, [r7, #20]
 800618e:	f023 0307 	bic.w	r3, r3, #7
 8006192:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006198:	697a      	ldr	r2, [r7, #20]
 800619a:	4313      	orrs	r3, r2
 800619c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061a2:	2b04      	cmp	r3, #4
 80061a4:	d117      	bne.n	80061d6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061aa:	697a      	ldr	r2, [r7, #20]
 80061ac:	4313      	orrs	r3, r2
 80061ae:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	d00e      	beq.n	80061d6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80061b8:	6878      	ldr	r0, [r7, #4]
 80061ba:	f000 fae1 	bl	8006780 <DMA_CheckFifoParam>
 80061be:	4603      	mov	r3, r0
 80061c0:	2b00      	cmp	r3, #0
 80061c2:	d008      	beq.n	80061d6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2240      	movs	r2, #64	@ 0x40
 80061c8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80061d2:	2301      	movs	r3, #1
 80061d4:	e016      	b.n	8006204 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	697a      	ldr	r2, [r7, #20]
 80061dc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f000 fa98 	bl	8006714 <DMA_CalcBaseAndBitshift>
 80061e4:	4603      	mov	r3, r0
 80061e6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061ec:	223f      	movs	r2, #63	@ 0x3f
 80061ee:	409a      	lsls	r2, r3
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2200      	movs	r2, #0
 80061f8:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2201      	movs	r2, #1
 80061fe:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8006202:	2300      	movs	r3, #0
}
 8006204:	4618      	mov	r0, r3
 8006206:	3718      	adds	r7, #24
 8006208:	46bd      	mov	sp, r7
 800620a:	bd80      	pop	{r7, pc}
 800620c:	f010803f 	.word	0xf010803f

08006210 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b084      	sub	sp, #16
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d101      	bne.n	8006222 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800621e:	2301      	movs	r3, #1
 8006220:	e050      	b.n	80062c4 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006228:	b2db      	uxtb	r3, r3
 800622a:	2b02      	cmp	r3, #2
 800622c:	d101      	bne.n	8006232 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800622e:	2302      	movs	r3, #2
 8006230:	e048      	b.n	80062c4 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	681b      	ldr	r3, [r3, #0]
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f022 0201 	bic.w	r2, r2, #1
 8006240:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	2200      	movs	r2, #0
 8006248:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	2200      	movs	r2, #0
 8006250:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	2200      	movs	r2, #0
 8006258:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800625a:	687b      	ldr	r3, [r7, #4]
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	2200      	movs	r2, #0
 8006260:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	2200      	movs	r2, #0
 8006268:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = (uint32_t)0x00000021U;
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	2221      	movs	r2, #33	@ 0x21
 8006270:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8006272:	6878      	ldr	r0, [r7, #4]
 8006274:	f000 fa4e 	bl	8006714 <DMA_CalcBaseAndBitshift>
 8006278:	4603      	mov	r3, r0
 800627a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006280:	223f      	movs	r2, #63	@ 0x3f
 8006282:	409a      	lsls	r2, r3
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	609a      	str	r2, [r3, #8]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	2200      	movs	r2, #0
 8006292:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2200      	movs	r2, #0
 8006298:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2200      	movs	r2, #0
 800629e:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2200      	movs	r2, #0
 80062a4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;  
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	2200      	movs	r2, #0
 80062aa:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2200      	movs	r2, #0
 80062b0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2200      	movs	r2, #0
 80062b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80062c2:	2300      	movs	r3, #0
}
 80062c4:	4618      	mov	r0, r3
 80062c6:	3710      	adds	r7, #16
 80062c8:	46bd      	mov	sp, r7
 80062ca:	bd80      	pop	{r7, pc}

080062cc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b086      	sub	sp, #24
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	60f8      	str	r0, [r7, #12]
 80062d4:	60b9      	str	r1, [r7, #8]
 80062d6:	607a      	str	r2, [r7, #4]
 80062d8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80062da:	2300      	movs	r3, #0
 80062dc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062e2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80062ea:	2b01      	cmp	r3, #1
 80062ec:	d101      	bne.n	80062f2 <HAL_DMA_Start_IT+0x26>
 80062ee:	2302      	movs	r3, #2
 80062f0:	e048      	b.n	8006384 <HAL_DMA_Start_IT+0xb8>
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	2201      	movs	r2, #1
 80062f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006300:	b2db      	uxtb	r3, r3
 8006302:	2b01      	cmp	r3, #1
 8006304:	d137      	bne.n	8006376 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	2202      	movs	r2, #2
 800630a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	2200      	movs	r2, #0
 8006312:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	687a      	ldr	r2, [r7, #4]
 8006318:	68b9      	ldr	r1, [r7, #8]
 800631a:	68f8      	ldr	r0, [r7, #12]
 800631c:	f000 f9cc 	bl	80066b8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006324:	223f      	movs	r2, #63	@ 0x3f
 8006326:	409a      	lsls	r2, r3
 8006328:	693b      	ldr	r3, [r7, #16]
 800632a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f042 0216 	orr.w	r2, r2, #22
 800633a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	695a      	ldr	r2, [r3, #20]
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800634a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800634c:	68fb      	ldr	r3, [r7, #12]
 800634e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006350:	2b00      	cmp	r3, #0
 8006352:	d007      	beq.n	8006364 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f042 0208 	orr.w	r2, r2, #8
 8006362:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f042 0201 	orr.w	r2, r2, #1
 8006372:	601a      	str	r2, [r3, #0]
 8006374:	e005      	b.n	8006382 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	2200      	movs	r2, #0
 800637a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800637e:	2302      	movs	r3, #2
 8006380:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006382:	7dfb      	ldrb	r3, [r7, #23]
}
 8006384:	4618      	mov	r0, r3
 8006386:	3718      	adds	r7, #24
 8006388:	46bd      	mov	sp, r7
 800638a:	bd80      	pop	{r7, pc}

0800638c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b086      	sub	sp, #24
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8006394:	2300      	movs	r3, #0
 8006396:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8006398:	4b8e      	ldr	r3, [pc, #568]	@ (80065d4 <HAL_DMA_IRQHandler+0x248>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a8e      	ldr	r2, [pc, #568]	@ (80065d8 <HAL_DMA_IRQHandler+0x24c>)
 800639e:	fba2 2303 	umull	r2, r3, r2, r3
 80063a2:	0a9b      	lsrs	r3, r3, #10
 80063a4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063aa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063b6:	2208      	movs	r2, #8
 80063b8:	409a      	lsls	r2, r3
 80063ba:	68fb      	ldr	r3, [r7, #12]
 80063bc:	4013      	ands	r3, r2
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d01a      	beq.n	80063f8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	681b      	ldr	r3, [r3, #0]
 80063c8:	f003 0304 	and.w	r3, r3, #4
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d013      	beq.n	80063f8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f022 0204 	bic.w	r2, r2, #4
 80063de:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063e4:	2208      	movs	r2, #8
 80063e6:	409a      	lsls	r2, r3
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063f0:	f043 0201 	orr.w	r2, r3, #1
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063fc:	2201      	movs	r2, #1
 80063fe:	409a      	lsls	r2, r3
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	4013      	ands	r3, r2
 8006404:	2b00      	cmp	r3, #0
 8006406:	d012      	beq.n	800642e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	695b      	ldr	r3, [r3, #20]
 800640e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006412:	2b00      	cmp	r3, #0
 8006414:	d00b      	beq.n	800642e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800641a:	2201      	movs	r2, #1
 800641c:	409a      	lsls	r2, r3
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006426:	f043 0202 	orr.w	r2, r3, #2
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006432:	2204      	movs	r2, #4
 8006434:	409a      	lsls	r2, r3
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	4013      	ands	r3, r2
 800643a:	2b00      	cmp	r3, #0
 800643c:	d012      	beq.n	8006464 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f003 0302 	and.w	r3, r3, #2
 8006448:	2b00      	cmp	r3, #0
 800644a:	d00b      	beq.n	8006464 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006450:	2204      	movs	r2, #4
 8006452:	409a      	lsls	r2, r3
 8006454:	693b      	ldr	r3, [r7, #16]
 8006456:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800645c:	f043 0204 	orr.w	r2, r3, #4
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006468:	2210      	movs	r2, #16
 800646a:	409a      	lsls	r2, r3
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	4013      	ands	r3, r2
 8006470:	2b00      	cmp	r3, #0
 8006472:	d043      	beq.n	80064fc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f003 0308 	and.w	r3, r3, #8
 800647e:	2b00      	cmp	r3, #0
 8006480:	d03c      	beq.n	80064fc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006486:	2210      	movs	r2, #16
 8006488:	409a      	lsls	r2, r3
 800648a:	693b      	ldr	r3, [r7, #16]
 800648c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006498:	2b00      	cmp	r3, #0
 800649a:	d018      	beq.n	80064ce <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d108      	bne.n	80064bc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d024      	beq.n	80064fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064b6:	6878      	ldr	r0, [r7, #4]
 80064b8:	4798      	blx	r3
 80064ba:	e01f      	b.n	80064fc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d01b      	beq.n	80064fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80064c8:	6878      	ldr	r0, [r7, #4]
 80064ca:	4798      	blx	r3
 80064cc:	e016      	b.n	80064fc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d107      	bne.n	80064ec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	681a      	ldr	r2, [r3, #0]
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f022 0208 	bic.w	r2, r2, #8
 80064ea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d003      	beq.n	80064fc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064f8:	6878      	ldr	r0, [r7, #4]
 80064fa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006500:	2220      	movs	r2, #32
 8006502:	409a      	lsls	r2, r3
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	4013      	ands	r3, r2
 8006508:	2b00      	cmp	r3, #0
 800650a:	f000 808f 	beq.w	800662c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	f003 0310 	and.w	r3, r3, #16
 8006518:	2b00      	cmp	r3, #0
 800651a:	f000 8087 	beq.w	800662c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006522:	2220      	movs	r2, #32
 8006524:	409a      	lsls	r2, r3
 8006526:	693b      	ldr	r3, [r7, #16]
 8006528:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006530:	b2db      	uxtb	r3, r3
 8006532:	2b05      	cmp	r3, #5
 8006534:	d136      	bne.n	80065a4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f022 0216 	bic.w	r2, r2, #22
 8006544:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	695a      	ldr	r2, [r3, #20]
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006554:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800655a:	2b00      	cmp	r3, #0
 800655c:	d103      	bne.n	8006566 <HAL_DMA_IRQHandler+0x1da>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006562:	2b00      	cmp	r3, #0
 8006564:	d007      	beq.n	8006576 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	681a      	ldr	r2, [r3, #0]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f022 0208 	bic.w	r2, r2, #8
 8006574:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800657a:	223f      	movs	r2, #63	@ 0x3f
 800657c:	409a      	lsls	r2, r3
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	2201      	movs	r2, #1
 8006586:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	2200      	movs	r2, #0
 800658e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006596:	2b00      	cmp	r3, #0
 8006598:	d07e      	beq.n	8006698 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	4798      	blx	r3
        }
        return;
 80065a2:	e079      	b.n	8006698 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d01d      	beq.n	80065ee <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d10d      	bne.n	80065dc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d031      	beq.n	800662c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	4798      	blx	r3
 80065d0:	e02c      	b.n	800662c <HAL_DMA_IRQHandler+0x2a0>
 80065d2:	bf00      	nop
 80065d4:	20012000 	.word	0x20012000
 80065d8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d023      	beq.n	800662c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	4798      	blx	r3
 80065ec:	e01e      	b.n	800662c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d10f      	bne.n	800661c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	681a      	ldr	r2, [r3, #0]
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f022 0210 	bic.w	r2, r2, #16
 800660a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006620:	2b00      	cmp	r3, #0
 8006622:	d003      	beq.n	800662c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006628:	6878      	ldr	r0, [r7, #4]
 800662a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006630:	2b00      	cmp	r3, #0
 8006632:	d032      	beq.n	800669a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006638:	f003 0301 	and.w	r3, r3, #1
 800663c:	2b00      	cmp	r3, #0
 800663e:	d022      	beq.n	8006686 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2205      	movs	r2, #5
 8006644:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	681b      	ldr	r3, [r3, #0]
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	f022 0201 	bic.w	r2, r2, #1
 8006656:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006658:	68bb      	ldr	r3, [r7, #8]
 800665a:	3301      	adds	r3, #1
 800665c:	60bb      	str	r3, [r7, #8]
 800665e:	697a      	ldr	r2, [r7, #20]
 8006660:	429a      	cmp	r2, r3
 8006662:	d307      	bcc.n	8006674 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f003 0301 	and.w	r3, r3, #1
 800666e:	2b00      	cmp	r3, #0
 8006670:	d1f2      	bne.n	8006658 <HAL_DMA_IRQHandler+0x2cc>
 8006672:	e000      	b.n	8006676 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006674:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	2201      	movs	r2, #1
 800667a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	2200      	movs	r2, #0
 8006682:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800668a:	2b00      	cmp	r3, #0
 800668c:	d005      	beq.n	800669a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	4798      	blx	r3
 8006696:	e000      	b.n	800669a <HAL_DMA_IRQHandler+0x30e>
        return;
 8006698:	bf00      	nop
    }
  }
}
 800669a:	3718      	adds	r7, #24
 800669c:	46bd      	mov	sp, r7
 800669e:	bd80      	pop	{r7, pc}

080066a0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80066a0:	b480      	push	{r7}
 80066a2:	b083      	sub	sp, #12
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80066ac:	4618      	mov	r0, r3
 80066ae:	370c      	adds	r7, #12
 80066b0:	46bd      	mov	sp, r7
 80066b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b6:	4770      	bx	lr

080066b8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80066b8:	b480      	push	{r7}
 80066ba:	b085      	sub	sp, #20
 80066bc:	af00      	add	r7, sp, #0
 80066be:	60f8      	str	r0, [r7, #12]
 80066c0:	60b9      	str	r1, [r7, #8]
 80066c2:	607a      	str	r2, [r7, #4]
 80066c4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	681a      	ldr	r2, [r3, #0]
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80066d4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	683a      	ldr	r2, [r7, #0]
 80066dc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	689b      	ldr	r3, [r3, #8]
 80066e2:	2b40      	cmp	r3, #64	@ 0x40
 80066e4:	d108      	bne.n	80066f8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	687a      	ldr	r2, [r7, #4]
 80066ec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	68ba      	ldr	r2, [r7, #8]
 80066f4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80066f6:	e007      	b.n	8006708 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	68ba      	ldr	r2, [r7, #8]
 80066fe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	687a      	ldr	r2, [r7, #4]
 8006706:	60da      	str	r2, [r3, #12]
}
 8006708:	bf00      	nop
 800670a:	3714      	adds	r7, #20
 800670c:	46bd      	mov	sp, r7
 800670e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006712:	4770      	bx	lr

08006714 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006714:	b480      	push	{r7}
 8006716:	b085      	sub	sp, #20
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	b2db      	uxtb	r3, r3
 8006722:	3b10      	subs	r3, #16
 8006724:	4a13      	ldr	r2, [pc, #76]	@ (8006774 <DMA_CalcBaseAndBitshift+0x60>)
 8006726:	fba2 2303 	umull	r2, r3, r2, r3
 800672a:	091b      	lsrs	r3, r3, #4
 800672c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800672e:	4a12      	ldr	r2, [pc, #72]	@ (8006778 <DMA_CalcBaseAndBitshift+0x64>)
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	4413      	add	r3, r2
 8006734:	781b      	ldrb	r3, [r3, #0]
 8006736:	461a      	mov	r2, r3
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2b03      	cmp	r3, #3
 8006740:	d908      	bls.n	8006754 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	461a      	mov	r2, r3
 8006748:	4b0c      	ldr	r3, [pc, #48]	@ (800677c <DMA_CalcBaseAndBitshift+0x68>)
 800674a:	4013      	ands	r3, r2
 800674c:	1d1a      	adds	r2, r3, #4
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	659a      	str	r2, [r3, #88]	@ 0x58
 8006752:	e006      	b.n	8006762 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	461a      	mov	r2, r3
 800675a:	4b08      	ldr	r3, [pc, #32]	@ (800677c <DMA_CalcBaseAndBitshift+0x68>)
 800675c:	4013      	ands	r3, r2
 800675e:	687a      	ldr	r2, [r7, #4]
 8006760:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8006766:	4618      	mov	r0, r3
 8006768:	3714      	adds	r7, #20
 800676a:	46bd      	mov	sp, r7
 800676c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006770:	4770      	bx	lr
 8006772:	bf00      	nop
 8006774:	aaaaaaab 	.word	0xaaaaaaab
 8006778:	08017fa0 	.word	0x08017fa0
 800677c:	fffffc00 	.word	0xfffffc00

08006780 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006780:	b480      	push	{r7}
 8006782:	b085      	sub	sp, #20
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006788:	2300      	movs	r3, #0
 800678a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006790:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	699b      	ldr	r3, [r3, #24]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d11f      	bne.n	80067da <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800679a:	68bb      	ldr	r3, [r7, #8]
 800679c:	2b03      	cmp	r3, #3
 800679e:	d856      	bhi.n	800684e <DMA_CheckFifoParam+0xce>
 80067a0:	a201      	add	r2, pc, #4	@ (adr r2, 80067a8 <DMA_CheckFifoParam+0x28>)
 80067a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067a6:	bf00      	nop
 80067a8:	080067b9 	.word	0x080067b9
 80067ac:	080067cb 	.word	0x080067cb
 80067b0:	080067b9 	.word	0x080067b9
 80067b4:	0800684f 	.word	0x0800684f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067bc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d046      	beq.n	8006852 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80067c4:	2301      	movs	r3, #1
 80067c6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067c8:	e043      	b.n	8006852 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067ce:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80067d2:	d140      	bne.n	8006856 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80067d4:	2301      	movs	r3, #1
 80067d6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80067d8:	e03d      	b.n	8006856 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	699b      	ldr	r3, [r3, #24]
 80067de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80067e2:	d121      	bne.n	8006828 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	2b03      	cmp	r3, #3
 80067e8:	d837      	bhi.n	800685a <DMA_CheckFifoParam+0xda>
 80067ea:	a201      	add	r2, pc, #4	@ (adr r2, 80067f0 <DMA_CheckFifoParam+0x70>)
 80067ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067f0:	08006801 	.word	0x08006801
 80067f4:	08006807 	.word	0x08006807
 80067f8:	08006801 	.word	0x08006801
 80067fc:	08006819 	.word	0x08006819
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006800:	2301      	movs	r3, #1
 8006802:	73fb      	strb	r3, [r7, #15]
      break;
 8006804:	e030      	b.n	8006868 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800680a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800680e:	2b00      	cmp	r3, #0
 8006810:	d025      	beq.n	800685e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006812:	2301      	movs	r3, #1
 8006814:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006816:	e022      	b.n	800685e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800681c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006820:	d11f      	bne.n	8006862 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006822:	2301      	movs	r3, #1
 8006824:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8006826:	e01c      	b.n	8006862 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8006828:	68bb      	ldr	r3, [r7, #8]
 800682a:	2b02      	cmp	r3, #2
 800682c:	d903      	bls.n	8006836 <DMA_CheckFifoParam+0xb6>
 800682e:	68bb      	ldr	r3, [r7, #8]
 8006830:	2b03      	cmp	r3, #3
 8006832:	d003      	beq.n	800683c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006834:	e018      	b.n	8006868 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8006836:	2301      	movs	r3, #1
 8006838:	73fb      	strb	r3, [r7, #15]
      break;
 800683a:	e015      	b.n	8006868 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006840:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006844:	2b00      	cmp	r3, #0
 8006846:	d00e      	beq.n	8006866 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8006848:	2301      	movs	r3, #1
 800684a:	73fb      	strb	r3, [r7, #15]
      break;
 800684c:	e00b      	b.n	8006866 <DMA_CheckFifoParam+0xe6>
      break;
 800684e:	bf00      	nop
 8006850:	e00a      	b.n	8006868 <DMA_CheckFifoParam+0xe8>
      break;
 8006852:	bf00      	nop
 8006854:	e008      	b.n	8006868 <DMA_CheckFifoParam+0xe8>
      break;
 8006856:	bf00      	nop
 8006858:	e006      	b.n	8006868 <DMA_CheckFifoParam+0xe8>
      break;
 800685a:	bf00      	nop
 800685c:	e004      	b.n	8006868 <DMA_CheckFifoParam+0xe8>
      break;
 800685e:	bf00      	nop
 8006860:	e002      	b.n	8006868 <DMA_CheckFifoParam+0xe8>
      break;   
 8006862:	bf00      	nop
 8006864:	e000      	b.n	8006868 <DMA_CheckFifoParam+0xe8>
      break;
 8006866:	bf00      	nop
    }
  } 
  
  return status; 
 8006868:	7bfb      	ldrb	r3, [r7, #15]
}
 800686a:	4618      	mov	r0, r3
 800686c:	3714      	adds	r7, #20
 800686e:	46bd      	mov	sp, r7
 8006870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006874:	4770      	bx	lr
 8006876:	bf00      	nop

08006878 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8006878:	b580      	push	{r7, lr}
 800687a:	b082      	sub	sp, #8
 800687c:	af00      	add	r7, sp, #0
 800687e:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d101      	bne.n	800688a <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8006886:	2301      	movs	r3, #1
 8006888:	e039      	b.n	80068fe <HAL_DMA2D_Init+0x86>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8006890:	b2db      	uxtb	r3, r3
 8006892:	2b00      	cmp	r3, #0
 8006894:	d106      	bne.n	80068a4 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	2200      	movs	r2, #0
 800689a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800689e:	6878      	ldr	r0, [r7, #4]
 80068a0:	f7fb fb30 	bl	8001f04 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2202      	movs	r2, #2
 80068a8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	685a      	ldr	r2, [r3, #4]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	430a      	orrs	r2, r1
 80068c0:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068c8:	f023 0107 	bic.w	r1, r3, #7
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	689a      	ldr	r2, [r3, #8]
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	430a      	orrs	r2, r1
 80068d6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	681b      	ldr	r3, [r3, #0]
 80068dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80068de:	4b0a      	ldr	r3, [pc, #40]	@ (8006908 <HAL_DMA2D_Init+0x90>)
 80068e0:	4013      	ands	r3, r2
 80068e2:	687a      	ldr	r2, [r7, #4]
 80068e4:	68d1      	ldr	r1, [r2, #12]
 80068e6:	687a      	ldr	r2, [r7, #4]
 80068e8:	6812      	ldr	r2, [r2, #0]
 80068ea:	430b      	orrs	r3, r1
 80068ec:	6413      	str	r3, [r2, #64]	@ 0x40
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2200      	movs	r2, #0
 80068f2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2201      	movs	r2, #1
 80068f8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 80068fc:	2300      	movs	r3, #0
}
 80068fe:	4618      	mov	r0, r3
 8006900:	3708      	adds	r7, #8
 8006902:	46bd      	mov	sp, r7
 8006904:	bd80      	pop	{r7, pc}
 8006906:	bf00      	nop
 8006908:	ffffc000 	.word	0xffffc000

0800690c <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 800690c:	b580      	push	{r7, lr}
 800690e:	b084      	sub	sp, #16
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	685b      	ldr	r3, [r3, #4]
 800691a:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006924:	68fb      	ldr	r3, [r7, #12]
 8006926:	f003 0301 	and.w	r3, r3, #1
 800692a:	2b00      	cmp	r3, #0
 800692c:	d026      	beq.n	800697c <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800692e:	68bb      	ldr	r3, [r7, #8]
 8006930:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006934:	2b00      	cmp	r3, #0
 8006936:	d021      	beq.n	800697c <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	681a      	ldr	r2, [r3, #0]
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006946:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800694c:	f043 0201 	orr.w	r2, r3, #1
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	2201      	movs	r2, #1
 800695a:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2204      	movs	r2, #4
 8006960:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2200      	movs	r2, #0
 8006968:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	695b      	ldr	r3, [r3, #20]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d003      	beq.n	800697c <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	695b      	ldr	r3, [r3, #20]
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f003 0320 	and.w	r3, r3, #32
 8006982:	2b00      	cmp	r3, #0
 8006984:	d026      	beq.n	80069d4 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8006986:	68bb      	ldr	r3, [r7, #8]
 8006988:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800698c:	2b00      	cmp	r3, #0
 800698e:	d021      	beq.n	80069d4 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	681a      	ldr	r2, [r3, #0]
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800699e:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2220      	movs	r2, #32
 80069a6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80069ac:	f043 0202 	orr.w	r2, r3, #2
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2204      	movs	r2, #4
 80069b8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	2200      	movs	r2, #0
 80069c0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	695b      	ldr	r3, [r3, #20]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d003      	beq.n	80069d4 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	695b      	ldr	r3, [r3, #20]
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	f003 0308 	and.w	r3, r3, #8
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d026      	beq.n	8006a2c <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 80069de:	68bb      	ldr	r3, [r7, #8]
 80069e0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d021      	beq.n	8006a2c <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	681a      	ldr	r2, [r3, #0]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80069f6:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	2208      	movs	r2, #8
 80069fe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006a04:	f043 0204 	orr.w	r2, r3, #4
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	2204      	movs	r2, #4
 8006a10:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	2200      	movs	r2, #0
 8006a18:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferErrorCallback != NULL)
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	695b      	ldr	r3, [r3, #20]
 8006a20:	2b00      	cmp	r3, #0
 8006a22:	d003      	beq.n	8006a2c <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	695b      	ldr	r3, [r3, #20]
 8006a28:	6878      	ldr	r0, [r7, #4]
 8006a2a:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	f003 0304 	and.w	r3, r3, #4
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d013      	beq.n	8006a5e <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d00e      	beq.n	8006a5e <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	681a      	ldr	r2, [r3, #0]
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a4e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	2204      	movs	r2, #4
 8006a56:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f000 f853 	bl	8006b04 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	f003 0302 	and.w	r3, r3, #2
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d024      	beq.n	8006ab2 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8006a68:	68bb      	ldr	r3, [r7, #8]
 8006a6a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d01f      	beq.n	8006ab2 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	681a      	ldr	r2, [r3, #0]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006a80:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	2202      	movs	r2, #2
 8006a88:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2201      	movs	r2, #1
 8006a96:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      if (hdma2d->XferCpltCallback != NULL)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	691b      	ldr	r3, [r3, #16]
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d003      	beq.n	8006ab2 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	691b      	ldr	r3, [r3, #16]
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	f003 0310 	and.w	r3, r3, #16
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d01f      	beq.n	8006afc <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8006abc:	68bb      	ldr	r3, [r7, #8]
 8006abe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d01a      	beq.n	8006afc <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	681a      	ldr	r2, [r3, #0]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006ad4:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	2210      	movs	r2, #16
 8006adc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	63da      	str	r2, [r3, #60]	@ 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2201      	movs	r2, #1
 8006aea:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2200      	movs	r2, #0
 8006af2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8006af6:	6878      	ldr	r0, [r7, #4]
 8006af8:	f000 f80e 	bl	8006b18 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8006afc:	bf00      	nop
 8006afe:	3710      	adds	r7, #16
 8006b00:	46bd      	mov	sp, r7
 8006b02:	bd80      	pop	{r7, pc}

08006b04 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8006b04:	b480      	push	{r7}
 8006b06:	b083      	sub	sp, #12
 8006b08:	af00      	add	r7, sp, #0
 8006b0a:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8006b0c:	bf00      	nop
 8006b0e:	370c      	adds	r7, #12
 8006b10:	46bd      	mov	sp, r7
 8006b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b16:	4770      	bx	lr

08006b18 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b083      	sub	sp, #12
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8006b20:	bf00      	nop
 8006b22:	370c      	adds	r7, #12
 8006b24:	46bd      	mov	sp, r7
 8006b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2a:	4770      	bx	lr

08006b2c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b087      	sub	sp, #28
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	6078      	str	r0, [r7, #4]
 8006b34:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d101      	bne.n	8006b4c <HAL_DMA2D_ConfigLayer+0x20>
 8006b48:	2302      	movs	r3, #2
 8006b4a:	e079      	b.n	8006c40 <HAL_DMA2D_ConfigLayer+0x114>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	2201      	movs	r2, #1
 8006b50:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	2202      	movs	r2, #2
 8006b58:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	011b      	lsls	r3, r3, #4
 8006b60:	3318      	adds	r3, #24
 8006b62:	687a      	ldr	r2, [r7, #4]
 8006b64:	4413      	add	r3, r2
 8006b66:	613b      	str	r3, [r7, #16]
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
#else
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8006b68:	693b      	ldr	r3, [r7, #16]
 8006b6a:	685a      	ldr	r2, [r3, #4]
 8006b6c:	693b      	ldr	r3, [r7, #16]
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	041b      	lsls	r3, r3, #16
 8006b72:	4313      	orrs	r3, r2
 8006b74:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8006b76:	4b35      	ldr	r3, [pc, #212]	@ (8006c4c <HAL_DMA2D_ConfigLayer+0x120>)
 8006b78:	60fb      	str	r3, [r7, #12]
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006b7a:	693b      	ldr	r3, [r7, #16]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	2b0a      	cmp	r3, #10
 8006b80:	d003      	beq.n	8006b8a <HAL_DMA2D_ConfigLayer+0x5e>
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	685b      	ldr	r3, [r3, #4]
 8006b86:	2b09      	cmp	r3, #9
 8006b88:	d107      	bne.n	8006b9a <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	68db      	ldr	r3, [r3, #12]
 8006b8e:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8006b92:	697a      	ldr	r2, [r7, #20]
 8006b94:	4313      	orrs	r3, r2
 8006b96:	617b      	str	r3, [r7, #20]
 8006b98:	e005      	b.n	8006ba6 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8006b9a:	693b      	ldr	r3, [r7, #16]
 8006b9c:	68db      	ldr	r3, [r3, #12]
 8006b9e:	061b      	lsls	r3, r3, #24
 8006ba0:	697a      	ldr	r2, [r7, #20]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d120      	bne.n	8006bee <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	43db      	mvns	r3, r3
 8006bb6:	ea02 0103 	and.w	r1, r2, r3
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	697a      	ldr	r2, [r7, #20]
 8006bc0:	430a      	orrs	r2, r1
 8006bc2:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	693a      	ldr	r2, [r7, #16]
 8006bca:	6812      	ldr	r2, [r2, #0]
 8006bcc:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	2b0a      	cmp	r3, #10
 8006bd4:	d003      	beq.n	8006bde <HAL_DMA2D_ConfigLayer+0xb2>
 8006bd6:	693b      	ldr	r3, [r7, #16]
 8006bd8:	685b      	ldr	r3, [r3, #4]
 8006bda:	2b09      	cmp	r3, #9
 8006bdc:	d127      	bne.n	8006c2e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8006bde:	693b      	ldr	r3, [r7, #16]
 8006be0:	68da      	ldr	r2, [r3, #12]
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8006bea:	629a      	str	r2, [r3, #40]	@ 0x28
 8006bec:	e01f      	b.n	8006c2e <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	69da      	ldr	r2, [r3, #28]
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	43db      	mvns	r3, r3
 8006bf8:	ea02 0103 	and.w	r1, r2, r3
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	697a      	ldr	r2, [r7, #20]
 8006c02:	430a      	orrs	r2, r1
 8006c04:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	693a      	ldr	r2, [r7, #16]
 8006c0c:	6812      	ldr	r2, [r2, #0]
 8006c0e:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006c10:	693b      	ldr	r3, [r7, #16]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	2b0a      	cmp	r3, #10
 8006c16:	d003      	beq.n	8006c20 <HAL_DMA2D_ConfigLayer+0xf4>
 8006c18:	693b      	ldr	r3, [r7, #16]
 8006c1a:	685b      	ldr	r3, [r3, #4]
 8006c1c:	2b09      	cmp	r3, #9
 8006c1e:	d106      	bne.n	8006c2e <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	68da      	ldr	r2, [r3, #12]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8006c2c:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2201      	movs	r2, #1
 8006c32:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8006c3e:	2300      	movs	r3, #0
}
 8006c40:	4618      	mov	r0, r3
 8006c42:	371c      	adds	r7, #28
 8006c44:	46bd      	mov	sp, r7
 8006c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4a:	4770      	bx	lr
 8006c4c:	ff03000f 	.word	0xff03000f

08006c50 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8006c50:	b580      	push	{r7, lr}
 8006c52:	b084      	sub	sp, #16
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d101      	bne.n	8006c62 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	e086      	b.n	8006d70 <HAL_ETH_Init+0x120>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d106      	bne.n	8006c7a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	2220      	movs	r2, #32
 8006c70:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	f7fb f96b 	bl	8001f50 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006c7a:	4b3f      	ldr	r3, [pc, #252]	@ (8006d78 <HAL_ETH_Init+0x128>)
 8006c7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c7e:	4a3e      	ldr	r2, [pc, #248]	@ (8006d78 <HAL_ETH_Init+0x128>)
 8006c80:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006c84:	6453      	str	r3, [r2, #68]	@ 0x44
 8006c86:	4b3c      	ldr	r3, [pc, #240]	@ (8006d78 <HAL_ETH_Init+0x128>)
 8006c88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c8a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c8e:	60bb      	str	r3, [r7, #8]
 8006c90:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8006c92:	4b3a      	ldr	r3, [pc, #232]	@ (8006d7c <HAL_ETH_Init+0x12c>)
 8006c94:	685b      	ldr	r3, [r3, #4]
 8006c96:	4a39      	ldr	r2, [pc, #228]	@ (8006d7c <HAL_ETH_Init+0x12c>)
 8006c98:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8006c9c:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8006c9e:	4b37      	ldr	r3, [pc, #220]	@ (8006d7c <HAL_ETH_Init+0x12c>)
 8006ca0:	685a      	ldr	r2, [r3, #4]
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	689b      	ldr	r3, [r3, #8]
 8006ca6:	4935      	ldr	r1, [pc, #212]	@ (8006d7c <HAL_ETH_Init+0x12c>)
 8006ca8:	4313      	orrs	r3, r2
 8006caa:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8006cac:	4b33      	ldr	r3, [pc, #204]	@ (8006d7c <HAL_ETH_Init+0x12c>)
 8006cae:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	687a      	ldr	r2, [r7, #4]
 8006cbc:	6812      	ldr	r2, [r2, #0]
 8006cbe:	f043 0301 	orr.w	r3, r3, #1
 8006cc2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006cc6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006cc8:	f7fe fc66 	bl	8005598 <HAL_GetTick>
 8006ccc:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8006cce:	e011      	b.n	8006cf4 <HAL_ETH_Init+0xa4>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8006cd0:	f7fe fc62 	bl	8005598 <HAL_GetTick>
 8006cd4:	4602      	mov	r2, r0
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	1ad3      	subs	r3, r2, r3
 8006cda:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8006cde:	d909      	bls.n	8006cf4 <HAL_ETH_Init+0xa4>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2204      	movs	r2, #4
 8006ce4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	22e0      	movs	r2, #224	@ 0xe0
 8006cec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8006cf0:	2301      	movs	r3, #1
 8006cf2:	e03d      	b.n	8006d70 <HAL_ETH_Init+0x120>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	f003 0301 	and.w	r3, r3, #1
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d1e4      	bne.n	8006cd0 <HAL_ETH_Init+0x80>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8006d06:	6878      	ldr	r0, [r7, #4]
 8006d08:	f000 f97a 	bl	8007000 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8006d0c:	6878      	ldr	r0, [r7, #4]
 8006d0e:	f000 fa25 	bl	800715c <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 8006d12:	6878      	ldr	r0, [r7, #4]
 8006d14:	f000 fa7b 	bl	800720e <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	685b      	ldr	r3, [r3, #4]
 8006d1c:	461a      	mov	r2, r3
 8006d1e:	2100      	movs	r1, #0
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f000 f9e3 	bl	80070ec <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 8006d34:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	f8d3 110c 	ldr.w	r1, [r3, #268]	@ 0x10c
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681a      	ldr	r2, [r3, #0]
 8006d42:	4b0f      	ldr	r3, [pc, #60]	@ (8006d80 <HAL_ETH_Init+0x130>)
 8006d44:	430b      	orrs	r3, r1
 8006d46:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8006d5a:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2200      	movs	r2, #0
 8006d62:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	2210      	movs	r2, #16
 8006d6a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006d6e:	2300      	movs	r3, #0
}
 8006d70:	4618      	mov	r0, r3
 8006d72:	3710      	adds	r7, #16
 8006d74:	46bd      	mov	sp, r7
 8006d76:	bd80      	pop	{r7, pc}
 8006d78:	40023800 	.word	0x40023800
 8006d7c:	40013800 	.word	0x40013800
 8006d80:	00020060 	.word	0x00020060

08006d84 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b084      	sub	sp, #16
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	6078      	str	r0, [r7, #4]
 8006d8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8006d96:	68fa      	ldr	r2, [r7, #12]
 8006d98:	4b53      	ldr	r3, [pc, #332]	@ (8006ee8 <ETH_SetMACConfig+0x164>)
 8006d9a:	4013      	ands	r3, r2
 8006d9c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	7b9b      	ldrb	r3, [r3, #14]
 8006da2:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8006da4:	683a      	ldr	r2, [r7, #0]
 8006da6:	7c12      	ldrb	r2, [r2, #16]
 8006da8:	2a00      	cmp	r2, #0
 8006daa:	d102      	bne.n	8006db2 <ETH_SetMACConfig+0x2e>
 8006dac:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8006db0:	e000      	b.n	8006db4 <ETH_SetMACConfig+0x30>
 8006db2:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8006db4:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8006db6:	683a      	ldr	r2, [r7, #0]
 8006db8:	7c52      	ldrb	r2, [r2, #17]
 8006dba:	2a00      	cmp	r2, #0
 8006dbc:	d102      	bne.n	8006dc4 <ETH_SetMACConfig+0x40>
 8006dbe:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8006dc2:	e000      	b.n	8006dc6 <ETH_SetMACConfig+0x42>
 8006dc4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8006dc6:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8006dcc:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8006dce:	683b      	ldr	r3, [r7, #0]
 8006dd0:	7fdb      	ldrb	r3, [r3, #31]
 8006dd2:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8006dd4:	431a      	orrs	r2, r3
                        macconf->Speed |
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8006dda:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8006ddc:	683a      	ldr	r2, [r7, #0]
 8006dde:	7f92      	ldrb	r2, [r2, #30]
 8006de0:	2a00      	cmp	r2, #0
 8006de2:	d102      	bne.n	8006dea <ETH_SetMACConfig+0x66>
 8006de4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006de8:	e000      	b.n	8006dec <ETH_SetMACConfig+0x68>
 8006dea:	2200      	movs	r2, #0
                        macconf->Speed |
 8006dec:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	7f1b      	ldrb	r3, [r3, #28]
 8006df2:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8006df4:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8006dfa:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8006dfc:	683b      	ldr	r3, [r7, #0]
 8006dfe:	791b      	ldrb	r3, [r3, #4]
 8006e00:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8006e02:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8006e04:	683a      	ldr	r2, [r7, #0]
 8006e06:	f892 2020 	ldrb.w	r2, [r2, #32]
 8006e0a:	2a00      	cmp	r2, #0
 8006e0c:	d102      	bne.n	8006e14 <ETH_SetMACConfig+0x90>
 8006e0e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e12:	e000      	b.n	8006e16 <ETH_SetMACConfig+0x92>
 8006e14:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8006e16:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8006e18:	683b      	ldr	r3, [r7, #0]
 8006e1a:	7bdb      	ldrb	r3, [r3, #15]
 8006e1c:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8006e1e:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8006e24:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e2c:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	68fa      	ldr	r2, [r7, #12]
 8006e32:	4313      	orrs	r3, r2
 8006e34:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	681b      	ldr	r3, [r3, #0]
 8006e3a:	68fa      	ldr	r2, [r7, #12]
 8006e3c:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006e46:	2001      	movs	r0, #1
 8006e48:	f7fe fbb2 	bl	80055b0 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	68fa      	ldr	r2, [r7, #12]
 8006e52:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	699b      	ldr	r3, [r3, #24]
 8006e5a:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8006e5c:	68fa      	ldr	r2, [r7, #12]
 8006e5e:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8006e62:	4013      	ands	r3, r2
 8006e64:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e6a:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8006e6c:	683a      	ldr	r2, [r7, #0]
 8006e6e:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8006e72:	2a00      	cmp	r2, #0
 8006e74:	d101      	bne.n	8006e7a <ETH_SetMACConfig+0xf6>
 8006e76:	2280      	movs	r2, #128	@ 0x80
 8006e78:	e000      	b.n	8006e7c <ETH_SetMACConfig+0xf8>
 8006e7a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006e7c:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8006e82:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8006e84:	683a      	ldr	r2, [r7, #0]
 8006e86:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 8006e8a:	2a01      	cmp	r2, #1
 8006e8c:	d101      	bne.n	8006e92 <ETH_SetMACConfig+0x10e>
 8006e8e:	2208      	movs	r2, #8
 8006e90:	e000      	b.n	8006e94 <ETH_SetMACConfig+0x110>
 8006e92:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8006e94:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 8006e96:	683a      	ldr	r2, [r7, #0]
 8006e98:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8006e9c:	2a01      	cmp	r2, #1
 8006e9e:	d101      	bne.n	8006ea4 <ETH_SetMACConfig+0x120>
 8006ea0:	2204      	movs	r2, #4
 8006ea2:	e000      	b.n	8006ea6 <ETH_SetMACConfig+0x122>
 8006ea4:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8006ea6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 8006ea8:	683a      	ldr	r2, [r7, #0]
 8006eaa:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8006eae:	2a01      	cmp	r2, #1
 8006eb0:	d101      	bne.n	8006eb6 <ETH_SetMACConfig+0x132>
 8006eb2:	2202      	movs	r2, #2
 8006eb4:	e000      	b.n	8006eb8 <ETH_SetMACConfig+0x134>
 8006eb6:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8006eb8:	4313      	orrs	r3, r2
 8006eba:	68fa      	ldr	r2, [r7, #12]
 8006ebc:	4313      	orrs	r3, r2
 8006ebe:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	68fa      	ldr	r2, [r7, #12]
 8006ec6:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	699b      	ldr	r3, [r3, #24]
 8006ece:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006ed0:	2001      	movs	r0, #1
 8006ed2:	f7fe fb6d 	bl	80055b0 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	68fa      	ldr	r2, [r7, #12]
 8006edc:	619a      	str	r2, [r3, #24]
}
 8006ede:	bf00      	nop
 8006ee0:	3710      	adds	r7, #16
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}
 8006ee6:	bf00      	nop
 8006ee8:	fd20810f 	.word	0xfd20810f

08006eec <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b084      	sub	sp, #16
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	6078      	str	r0, [r7, #4]
 8006ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006efe:	699b      	ldr	r3, [r3, #24]
 8006f00:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8006f02:	68fa      	ldr	r2, [r7, #12]
 8006f04:	4b3d      	ldr	r3, [pc, #244]	@ (8006ffc <ETH_SetDMAConfig+0x110>)
 8006f06:	4013      	ands	r3, r2
 8006f08:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006f0a:	683b      	ldr	r3, [r7, #0]
 8006f0c:	7b1b      	ldrb	r3, [r3, #12]
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d102      	bne.n	8006f18 <ETH_SetDMAConfig+0x2c>
 8006f12:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8006f16:	e000      	b.n	8006f1a <ETH_SetDMAConfig+0x2e>
 8006f18:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8006f1a:	683b      	ldr	r3, [r7, #0]
 8006f1c:	7b5b      	ldrb	r3, [r3, #13]
 8006f1e:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006f20:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8006f22:	683a      	ldr	r2, [r7, #0]
 8006f24:	7f52      	ldrb	r2, [r2, #29]
 8006f26:	2a00      	cmp	r2, #0
 8006f28:	d102      	bne.n	8006f30 <ETH_SetDMAConfig+0x44>
 8006f2a:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006f2e:	e000      	b.n	8006f32 <ETH_SetDMAConfig+0x46>
 8006f30:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8006f32:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8006f34:	683b      	ldr	r3, [r7, #0]
 8006f36:	7b9b      	ldrb	r3, [r3, #14]
 8006f38:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8006f3a:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8006f40:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8006f42:	683b      	ldr	r3, [r7, #0]
 8006f44:	7f1b      	ldrb	r3, [r3, #28]
 8006f46:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 8006f48:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	7f9b      	ldrb	r3, [r3, #30]
 8006f4e:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8006f50:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 8006f52:	683b      	ldr	r3, [r7, #0]
 8006f54:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 8006f56:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 8006f58:	683b      	ldr	r3, [r7, #0]
 8006f5a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006f5e:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8006f60:	4313      	orrs	r3, r2
 8006f62:	68fa      	ldr	r2, [r7, #12]
 8006f64:	4313      	orrs	r3, r2
 8006f66:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006f70:	461a      	mov	r2, r3
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006f7e:	699b      	ldr	r3, [r3, #24]
 8006f80:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006f82:	2001      	movs	r0, #1
 8006f84:	f7fe fb14 	bl	80055b0 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	681b      	ldr	r3, [r3, #0]
 8006f8c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006f90:	461a      	mov	r2, r3
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8006f96:	683b      	ldr	r3, [r7, #0]
 8006f98:	791b      	ldrb	r3, [r3, #4]
 8006f9a:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8006fa0:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8006fa2:	683b      	ldr	r3, [r7, #0]
 8006fa4:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 8006fa6:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8006fac:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006fb4:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 8006fb6:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8006fb8:	683b      	ldr	r3, [r7, #0]
 8006fba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fbc:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8006fbe:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8006fc0:	683b      	ldr	r3, [r7, #0]
 8006fc2:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8006fc4:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8006fc6:	687a      	ldr	r2, [r7, #4]
 8006fc8:	6812      	ldr	r2, [r2, #0]
 8006fca:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006fce:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006fd2:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8006fe0:	2001      	movs	r0, #1
 8006fe2:	f7fe fae5 	bl	80055b0 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006fee:	461a      	mov	r2, r3
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	6013      	str	r3, [r2, #0]
}
 8006ff4:	bf00      	nop
 8006ff6:	3710      	adds	r7, #16
 8006ff8:	46bd      	mov	sp, r7
 8006ffa:	bd80      	pop	{r7, pc}
 8006ffc:	f8de3f23 	.word	0xf8de3f23

08007000 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8007000:	b580      	push	{r7, lr}
 8007002:	b0a6      	sub	sp, #152	@ 0x98
 8007004:	af00      	add	r7, sp, #0
 8007006:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 8007008:	2301      	movs	r3, #1
 800700a:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 800700e:	2301      	movs	r3, #1
 8007010:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8007014:	2300      	movs	r3, #0
 8007016:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8007018:	2300      	movs	r3, #0
 800701a:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 800701e:	2301      	movs	r3, #1
 8007020:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8007024:	2300      	movs	r3, #0
 8007026:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800702a:	2301      	movs	r3, #1
 800702c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 8007030:	2301      	movs	r3, #1
 8007032:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8007036:	2300      	movs	r3, #0
 8007038:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800703c:	2300      	movs	r3, #0
 800703e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8007042:	2300      	movs	r3, #0
 8007044:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8007046:	2300      	movs	r3, #0
 8007048:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800704c:	2300      	movs	r3, #0
 800704e:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 8007050:	2300      	movs	r3, #0
 8007052:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8007056:	2300      	movs	r3, #0
 8007058:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 800705c:	2300      	movs	r3, #0
 800705e:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8007062:	2300      	movs	r3, #0
 8007064:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 8007068:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800706c:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 800706e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8007072:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8007074:	2300      	movs	r3, #0
 8007076:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800707a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800707e:	4619      	mov	r1, r3
 8007080:	6878      	ldr	r0, [r7, #4]
 8007082:	f7ff fe7f 	bl	8006d84 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 8007086:	2301      	movs	r3, #1
 8007088:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800708a:	2301      	movs	r3, #1
 800708c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 800708e:	2301      	movs	r3, #1
 8007090:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8007094:	2301      	movs	r3, #1
 8007096:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8007098:	2300      	movs	r3, #0
 800709a:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 800709c:	2300      	movs	r3, #0
 800709e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80070a2:	2300      	movs	r3, #0
 80070a4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80070a8:	2300      	movs	r3, #0
 80070aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80070ac:	2301      	movs	r3, #1
 80070ae:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80070b2:	2301      	movs	r3, #1
 80070b4:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80070b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80070ba:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 80070bc:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80070c0:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 80070c2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80070c6:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 80070c8:	2301      	movs	r3, #1
 80070ca:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 80070ce:	2300      	movs	r3, #0
 80070d0:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 80070d2:	2300      	movs	r3, #0
 80070d4:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 80070d6:	f107 0308 	add.w	r3, r7, #8
 80070da:	4619      	mov	r1, r3
 80070dc:	6878      	ldr	r0, [r7, #4]
 80070de:	f7ff ff05 	bl	8006eec <ETH_SetDMAConfig>
}
 80070e2:	bf00      	nop
 80070e4:	3798      	adds	r7, #152	@ 0x98
 80070e6:	46bd      	mov	sp, r7
 80070e8:	bd80      	pop	{r7, pc}
	...

080070ec <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b087      	sub	sp, #28
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	60f8      	str	r0, [r7, #12]
 80070f4:	60b9      	str	r1, [r7, #8]
 80070f6:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	3305      	adds	r3, #5
 80070fc:	781b      	ldrb	r3, [r3, #0]
 80070fe:	021b      	lsls	r3, r3, #8
 8007100:	687a      	ldr	r2, [r7, #4]
 8007102:	3204      	adds	r2, #4
 8007104:	7812      	ldrb	r2, [r2, #0]
 8007106:	4313      	orrs	r3, r2
 8007108:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 800710a:	68ba      	ldr	r2, [r7, #8]
 800710c:	4b11      	ldr	r3, [pc, #68]	@ (8007154 <ETH_MACAddressConfig+0x68>)
 800710e:	4413      	add	r3, r2
 8007110:	461a      	mov	r2, r3
 8007112:	697b      	ldr	r3, [r7, #20]
 8007114:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	3303      	adds	r3, #3
 800711a:	781b      	ldrb	r3, [r3, #0]
 800711c:	061a      	lsls	r2, r3, #24
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	3302      	adds	r3, #2
 8007122:	781b      	ldrb	r3, [r3, #0]
 8007124:	041b      	lsls	r3, r3, #16
 8007126:	431a      	orrs	r2, r3
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	3301      	adds	r3, #1
 800712c:	781b      	ldrb	r3, [r3, #0]
 800712e:	021b      	lsls	r3, r3, #8
 8007130:	4313      	orrs	r3, r2
 8007132:	687a      	ldr	r2, [r7, #4]
 8007134:	7812      	ldrb	r2, [r2, #0]
 8007136:	4313      	orrs	r3, r2
 8007138:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 800713a:	68ba      	ldr	r2, [r7, #8]
 800713c:	4b06      	ldr	r3, [pc, #24]	@ (8007158 <ETH_MACAddressConfig+0x6c>)
 800713e:	4413      	add	r3, r2
 8007140:	461a      	mov	r2, r3
 8007142:	697b      	ldr	r3, [r7, #20]
 8007144:	6013      	str	r3, [r2, #0]
}
 8007146:	bf00      	nop
 8007148:	371c      	adds	r7, #28
 800714a:	46bd      	mov	sp, r7
 800714c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007150:	4770      	bx	lr
 8007152:	bf00      	nop
 8007154:	40028040 	.word	0x40028040
 8007158:	40028044 	.word	0x40028044

0800715c <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800715c:	b480      	push	{r7}
 800715e:	b085      	sub	sp, #20
 8007160:	af00      	add	r7, sp, #0
 8007162:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8007164:	2300      	movs	r3, #0
 8007166:	60fb      	str	r3, [r7, #12]
 8007168:	e03e      	b.n	80071e8 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	68d9      	ldr	r1, [r3, #12]
 800716e:	68fa      	ldr	r2, [r7, #12]
 8007170:	4613      	mov	r3, r2
 8007172:	009b      	lsls	r3, r3, #2
 8007174:	4413      	add	r3, r2
 8007176:	00db      	lsls	r3, r3, #3
 8007178:	440b      	add	r3, r1
 800717a:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 800717c:	68bb      	ldr	r3, [r7, #8]
 800717e:	2200      	movs	r2, #0
 8007180:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8007182:	68bb      	ldr	r3, [r7, #8]
 8007184:	2200      	movs	r2, #0
 8007186:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 8007188:	68bb      	ldr	r3, [r7, #8]
 800718a:	2200      	movs	r2, #0
 800718c:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 800718e:	68bb      	ldr	r3, [r7, #8]
 8007190:	2200      	movs	r2, #0
 8007192:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8007194:	68b9      	ldr	r1, [r7, #8]
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	68fa      	ldr	r2, [r7, #12]
 800719a:	3206      	adds	r2, #6
 800719c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80071a8:	68bb      	ldr	r3, [r7, #8]
 80071aa:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2b02      	cmp	r3, #2
 80071b0:	d80c      	bhi.n	80071cc <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	68d9      	ldr	r1, [r3, #12]
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	1c5a      	adds	r2, r3, #1
 80071ba:	4613      	mov	r3, r2
 80071bc:	009b      	lsls	r3, r3, #2
 80071be:	4413      	add	r3, r2
 80071c0:	00db      	lsls	r3, r3, #3
 80071c2:	440b      	add	r3, r1
 80071c4:	461a      	mov	r2, r3
 80071c6:	68bb      	ldr	r3, [r7, #8]
 80071c8:	60da      	str	r2, [r3, #12]
 80071ca:	e004      	b.n	80071d6 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	68db      	ldr	r3, [r3, #12]
 80071d0:	461a      	mov	r2, r3
 80071d2:	68bb      	ldr	r3, [r7, #8]
 80071d4:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 80071d6:	68bb      	ldr	r3, [r7, #8]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 80071de:	68bb      	ldr	r3, [r7, #8]
 80071e0:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	3301      	adds	r3, #1
 80071e6:	60fb      	str	r3, [r7, #12]
 80071e8:	68fb      	ldr	r3, [r7, #12]
 80071ea:	2b03      	cmp	r3, #3
 80071ec:	d9bd      	bls.n	800716a <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	2200      	movs	r2, #0
 80071f2:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	68da      	ldr	r2, [r3, #12]
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007200:	611a      	str	r2, [r3, #16]
}
 8007202:	bf00      	nop
 8007204:	3714      	adds	r7, #20
 8007206:	46bd      	mov	sp, r7
 8007208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800720c:	4770      	bx	lr

0800720e <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 800720e:	b480      	push	{r7}
 8007210:	b085      	sub	sp, #20
 8007212:	af00      	add	r7, sp, #0
 8007214:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007216:	2300      	movs	r3, #0
 8007218:	60fb      	str	r3, [r7, #12]
 800721a:	e048      	b.n	80072ae <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6919      	ldr	r1, [r3, #16]
 8007220:	68fa      	ldr	r2, [r7, #12]
 8007222:	4613      	mov	r3, r2
 8007224:	009b      	lsls	r3, r3, #2
 8007226:	4413      	add	r3, r2
 8007228:	00db      	lsls	r3, r3, #3
 800722a:	440b      	add	r3, r1
 800722c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 800722e:	68bb      	ldr	r3, [r7, #8]
 8007230:	2200      	movs	r2, #0
 8007232:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 8007234:	68bb      	ldr	r3, [r7, #8]
 8007236:	2200      	movs	r2, #0
 8007238:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	2200      	movs	r2, #0
 800723e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8007240:	68bb      	ldr	r3, [r7, #8]
 8007242:	2200      	movs	r2, #0
 8007244:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8007246:	68bb      	ldr	r3, [r7, #8]
 8007248:	2200      	movs	r2, #0
 800724a:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 800724c:	68bb      	ldr	r3, [r7, #8]
 800724e:	2200      	movs	r2, #0
 8007250:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8007252:	68bb      	ldr	r3, [r7, #8]
 8007254:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8007258:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	695b      	ldr	r3, [r3, #20]
 800725e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8007262:	68bb      	ldr	r3, [r7, #8]
 8007264:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	685b      	ldr	r3, [r3, #4]
 800726a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800726e:	68bb      	ldr	r3, [r7, #8]
 8007270:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8007272:	68b9      	ldr	r1, [r7, #8]
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	68fa      	ldr	r2, [r7, #12]
 8007278:	3212      	adds	r2, #18
 800727a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	2b02      	cmp	r3, #2
 8007282:	d80c      	bhi.n	800729e <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6919      	ldr	r1, [r3, #16]
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	1c5a      	adds	r2, r3, #1
 800728c:	4613      	mov	r3, r2
 800728e:	009b      	lsls	r3, r3, #2
 8007290:	4413      	add	r3, r2
 8007292:	00db      	lsls	r3, r3, #3
 8007294:	440b      	add	r3, r1
 8007296:	461a      	mov	r2, r3
 8007298:	68bb      	ldr	r3, [r7, #8]
 800729a:	60da      	str	r2, [r3, #12]
 800729c:	e004      	b.n	80072a8 <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	691b      	ldr	r3, [r3, #16]
 80072a2:	461a      	mov	r2, r3
 80072a4:	68bb      	ldr	r3, [r7, #8]
 80072a6:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	3301      	adds	r3, #1
 80072ac:	60fb      	str	r3, [r7, #12]
 80072ae:	68fb      	ldr	r3, [r7, #12]
 80072b0:	2b03      	cmp	r3, #3
 80072b2:	d9b3      	bls.n	800721c <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	2200      	movs	r2, #0
 80072b8:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	2200      	movs	r2, #0
 80072be:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2200      	movs	r2, #0
 80072c4:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2200      	movs	r2, #0
 80072d0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	691a      	ldr	r2, [r3, #16]
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80072de:	60da      	str	r2, [r3, #12]
}
 80072e0:	bf00      	nop
 80072e2:	3714      	adds	r7, #20
 80072e4:	46bd      	mov	sp, r7
 80072e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ea:	4770      	bx	lr

080072ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80072ec:	b480      	push	{r7}
 80072ee:	b089      	sub	sp, #36	@ 0x24
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
 80072f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80072f6:	2300      	movs	r3, #0
 80072f8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80072fa:	2300      	movs	r3, #0
 80072fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80072fe:	2300      	movs	r3, #0
 8007300:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8007302:	2300      	movs	r3, #0
 8007304:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8007306:	2300      	movs	r3, #0
 8007308:	61fb      	str	r3, [r7, #28]
 800730a:	e175      	b.n	80075f8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800730c:	2201      	movs	r2, #1
 800730e:	69fb      	ldr	r3, [r7, #28]
 8007310:	fa02 f303 	lsl.w	r3, r2, r3
 8007314:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007316:	683b      	ldr	r3, [r7, #0]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	697a      	ldr	r2, [r7, #20]
 800731c:	4013      	ands	r3, r2
 800731e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8007320:	693a      	ldr	r2, [r7, #16]
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	429a      	cmp	r2, r3
 8007326:	f040 8164 	bne.w	80075f2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	685b      	ldr	r3, [r3, #4]
 800732e:	f003 0303 	and.w	r3, r3, #3
 8007332:	2b01      	cmp	r3, #1
 8007334:	d005      	beq.n	8007342 <HAL_GPIO_Init+0x56>
 8007336:	683b      	ldr	r3, [r7, #0]
 8007338:	685b      	ldr	r3, [r3, #4]
 800733a:	f003 0303 	and.w	r3, r3, #3
 800733e:	2b02      	cmp	r3, #2
 8007340:	d130      	bne.n	80073a4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	689b      	ldr	r3, [r3, #8]
 8007346:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8007348:	69fb      	ldr	r3, [r7, #28]
 800734a:	005b      	lsls	r3, r3, #1
 800734c:	2203      	movs	r2, #3
 800734e:	fa02 f303 	lsl.w	r3, r2, r3
 8007352:	43db      	mvns	r3, r3
 8007354:	69ba      	ldr	r2, [r7, #24]
 8007356:	4013      	ands	r3, r2
 8007358:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800735a:	683b      	ldr	r3, [r7, #0]
 800735c:	68da      	ldr	r2, [r3, #12]
 800735e:	69fb      	ldr	r3, [r7, #28]
 8007360:	005b      	lsls	r3, r3, #1
 8007362:	fa02 f303 	lsl.w	r3, r2, r3
 8007366:	69ba      	ldr	r2, [r7, #24]
 8007368:	4313      	orrs	r3, r2
 800736a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	69ba      	ldr	r2, [r7, #24]
 8007370:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	685b      	ldr	r3, [r3, #4]
 8007376:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007378:	2201      	movs	r2, #1
 800737a:	69fb      	ldr	r3, [r7, #28]
 800737c:	fa02 f303 	lsl.w	r3, r2, r3
 8007380:	43db      	mvns	r3, r3
 8007382:	69ba      	ldr	r2, [r7, #24]
 8007384:	4013      	ands	r3, r2
 8007386:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007388:	683b      	ldr	r3, [r7, #0]
 800738a:	685b      	ldr	r3, [r3, #4]
 800738c:	091b      	lsrs	r3, r3, #4
 800738e:	f003 0201 	and.w	r2, r3, #1
 8007392:	69fb      	ldr	r3, [r7, #28]
 8007394:	fa02 f303 	lsl.w	r3, r2, r3
 8007398:	69ba      	ldr	r2, [r7, #24]
 800739a:	4313      	orrs	r3, r2
 800739c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	69ba      	ldr	r2, [r7, #24]
 80073a2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	685b      	ldr	r3, [r3, #4]
 80073a8:	f003 0303 	and.w	r3, r3, #3
 80073ac:	2b03      	cmp	r3, #3
 80073ae:	d017      	beq.n	80073e0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	68db      	ldr	r3, [r3, #12]
 80073b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80073b6:	69fb      	ldr	r3, [r7, #28]
 80073b8:	005b      	lsls	r3, r3, #1
 80073ba:	2203      	movs	r2, #3
 80073bc:	fa02 f303 	lsl.w	r3, r2, r3
 80073c0:	43db      	mvns	r3, r3
 80073c2:	69ba      	ldr	r2, [r7, #24]
 80073c4:	4013      	ands	r3, r2
 80073c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	689a      	ldr	r2, [r3, #8]
 80073cc:	69fb      	ldr	r3, [r7, #28]
 80073ce:	005b      	lsls	r3, r3, #1
 80073d0:	fa02 f303 	lsl.w	r3, r2, r3
 80073d4:	69ba      	ldr	r2, [r7, #24]
 80073d6:	4313      	orrs	r3, r2
 80073d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	69ba      	ldr	r2, [r7, #24]
 80073de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	685b      	ldr	r3, [r3, #4]
 80073e4:	f003 0303 	and.w	r3, r3, #3
 80073e8:	2b02      	cmp	r3, #2
 80073ea:	d123      	bne.n	8007434 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 80073ec:	69fb      	ldr	r3, [r7, #28]
 80073ee:	08da      	lsrs	r2, r3, #3
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	3208      	adds	r2, #8
 80073f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80073f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80073fa:	69fb      	ldr	r3, [r7, #28]
 80073fc:	f003 0307 	and.w	r3, r3, #7
 8007400:	009b      	lsls	r3, r3, #2
 8007402:	220f      	movs	r2, #15
 8007404:	fa02 f303 	lsl.w	r3, r2, r3
 8007408:	43db      	mvns	r3, r3
 800740a:	69ba      	ldr	r2, [r7, #24]
 800740c:	4013      	ands	r3, r2
 800740e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8007410:	683b      	ldr	r3, [r7, #0]
 8007412:	691a      	ldr	r2, [r3, #16]
 8007414:	69fb      	ldr	r3, [r7, #28]
 8007416:	f003 0307 	and.w	r3, r3, #7
 800741a:	009b      	lsls	r3, r3, #2
 800741c:	fa02 f303 	lsl.w	r3, r2, r3
 8007420:	69ba      	ldr	r2, [r7, #24]
 8007422:	4313      	orrs	r3, r2
 8007424:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8007426:	69fb      	ldr	r3, [r7, #28]
 8007428:	08da      	lsrs	r2, r3, #3
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	3208      	adds	r2, #8
 800742e:	69b9      	ldr	r1, [r7, #24]
 8007430:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	681b      	ldr	r3, [r3, #0]
 8007438:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800743a:	69fb      	ldr	r3, [r7, #28]
 800743c:	005b      	lsls	r3, r3, #1
 800743e:	2203      	movs	r2, #3
 8007440:	fa02 f303 	lsl.w	r3, r2, r3
 8007444:	43db      	mvns	r3, r3
 8007446:	69ba      	ldr	r2, [r7, #24]
 8007448:	4013      	ands	r3, r2
 800744a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800744c:	683b      	ldr	r3, [r7, #0]
 800744e:	685b      	ldr	r3, [r3, #4]
 8007450:	f003 0203 	and.w	r2, r3, #3
 8007454:	69fb      	ldr	r3, [r7, #28]
 8007456:	005b      	lsls	r3, r3, #1
 8007458:	fa02 f303 	lsl.w	r3, r2, r3
 800745c:	69ba      	ldr	r2, [r7, #24]
 800745e:	4313      	orrs	r3, r2
 8007460:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	69ba      	ldr	r2, [r7, #24]
 8007466:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	685b      	ldr	r3, [r3, #4]
 800746c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007470:	2b00      	cmp	r3, #0
 8007472:	f000 80be 	beq.w	80075f2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007476:	4b66      	ldr	r3, [pc, #408]	@ (8007610 <HAL_GPIO_Init+0x324>)
 8007478:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800747a:	4a65      	ldr	r2, [pc, #404]	@ (8007610 <HAL_GPIO_Init+0x324>)
 800747c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007480:	6453      	str	r3, [r2, #68]	@ 0x44
 8007482:	4b63      	ldr	r3, [pc, #396]	@ (8007610 <HAL_GPIO_Init+0x324>)
 8007484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007486:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800748a:	60fb      	str	r3, [r7, #12]
 800748c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800748e:	4a61      	ldr	r2, [pc, #388]	@ (8007614 <HAL_GPIO_Init+0x328>)
 8007490:	69fb      	ldr	r3, [r7, #28]
 8007492:	089b      	lsrs	r3, r3, #2
 8007494:	3302      	adds	r3, #2
 8007496:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800749a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800749c:	69fb      	ldr	r3, [r7, #28]
 800749e:	f003 0303 	and.w	r3, r3, #3
 80074a2:	009b      	lsls	r3, r3, #2
 80074a4:	220f      	movs	r2, #15
 80074a6:	fa02 f303 	lsl.w	r3, r2, r3
 80074aa:	43db      	mvns	r3, r3
 80074ac:	69ba      	ldr	r2, [r7, #24]
 80074ae:	4013      	ands	r3, r2
 80074b0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	4a58      	ldr	r2, [pc, #352]	@ (8007618 <HAL_GPIO_Init+0x32c>)
 80074b6:	4293      	cmp	r3, r2
 80074b8:	d037      	beq.n	800752a <HAL_GPIO_Init+0x23e>
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	4a57      	ldr	r2, [pc, #348]	@ (800761c <HAL_GPIO_Init+0x330>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d031      	beq.n	8007526 <HAL_GPIO_Init+0x23a>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	4a56      	ldr	r2, [pc, #344]	@ (8007620 <HAL_GPIO_Init+0x334>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d02b      	beq.n	8007522 <HAL_GPIO_Init+0x236>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	4a55      	ldr	r2, [pc, #340]	@ (8007624 <HAL_GPIO_Init+0x338>)
 80074ce:	4293      	cmp	r3, r2
 80074d0:	d025      	beq.n	800751e <HAL_GPIO_Init+0x232>
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	4a54      	ldr	r2, [pc, #336]	@ (8007628 <HAL_GPIO_Init+0x33c>)
 80074d6:	4293      	cmp	r3, r2
 80074d8:	d01f      	beq.n	800751a <HAL_GPIO_Init+0x22e>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	4a53      	ldr	r2, [pc, #332]	@ (800762c <HAL_GPIO_Init+0x340>)
 80074de:	4293      	cmp	r3, r2
 80074e0:	d019      	beq.n	8007516 <HAL_GPIO_Init+0x22a>
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	4a52      	ldr	r2, [pc, #328]	@ (8007630 <HAL_GPIO_Init+0x344>)
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d013      	beq.n	8007512 <HAL_GPIO_Init+0x226>
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	4a51      	ldr	r2, [pc, #324]	@ (8007634 <HAL_GPIO_Init+0x348>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d00d      	beq.n	800750e <HAL_GPIO_Init+0x222>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	4a50      	ldr	r2, [pc, #320]	@ (8007638 <HAL_GPIO_Init+0x34c>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d007      	beq.n	800750a <HAL_GPIO_Init+0x21e>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	4a4f      	ldr	r2, [pc, #316]	@ (800763c <HAL_GPIO_Init+0x350>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d101      	bne.n	8007506 <HAL_GPIO_Init+0x21a>
 8007502:	2309      	movs	r3, #9
 8007504:	e012      	b.n	800752c <HAL_GPIO_Init+0x240>
 8007506:	230a      	movs	r3, #10
 8007508:	e010      	b.n	800752c <HAL_GPIO_Init+0x240>
 800750a:	2308      	movs	r3, #8
 800750c:	e00e      	b.n	800752c <HAL_GPIO_Init+0x240>
 800750e:	2307      	movs	r3, #7
 8007510:	e00c      	b.n	800752c <HAL_GPIO_Init+0x240>
 8007512:	2306      	movs	r3, #6
 8007514:	e00a      	b.n	800752c <HAL_GPIO_Init+0x240>
 8007516:	2305      	movs	r3, #5
 8007518:	e008      	b.n	800752c <HAL_GPIO_Init+0x240>
 800751a:	2304      	movs	r3, #4
 800751c:	e006      	b.n	800752c <HAL_GPIO_Init+0x240>
 800751e:	2303      	movs	r3, #3
 8007520:	e004      	b.n	800752c <HAL_GPIO_Init+0x240>
 8007522:	2302      	movs	r3, #2
 8007524:	e002      	b.n	800752c <HAL_GPIO_Init+0x240>
 8007526:	2301      	movs	r3, #1
 8007528:	e000      	b.n	800752c <HAL_GPIO_Init+0x240>
 800752a:	2300      	movs	r3, #0
 800752c:	69fa      	ldr	r2, [r7, #28]
 800752e:	f002 0203 	and.w	r2, r2, #3
 8007532:	0092      	lsls	r2, r2, #2
 8007534:	4093      	lsls	r3, r2
 8007536:	69ba      	ldr	r2, [r7, #24]
 8007538:	4313      	orrs	r3, r2
 800753a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800753c:	4935      	ldr	r1, [pc, #212]	@ (8007614 <HAL_GPIO_Init+0x328>)
 800753e:	69fb      	ldr	r3, [r7, #28]
 8007540:	089b      	lsrs	r3, r3, #2
 8007542:	3302      	adds	r3, #2
 8007544:	69ba      	ldr	r2, [r7, #24]
 8007546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800754a:	4b3d      	ldr	r3, [pc, #244]	@ (8007640 <HAL_GPIO_Init+0x354>)
 800754c:	689b      	ldr	r3, [r3, #8]
 800754e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007550:	693b      	ldr	r3, [r7, #16]
 8007552:	43db      	mvns	r3, r3
 8007554:	69ba      	ldr	r2, [r7, #24]
 8007556:	4013      	ands	r3, r2
 8007558:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007562:	2b00      	cmp	r3, #0
 8007564:	d003      	beq.n	800756e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8007566:	69ba      	ldr	r2, [r7, #24]
 8007568:	693b      	ldr	r3, [r7, #16]
 800756a:	4313      	orrs	r3, r2
 800756c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800756e:	4a34      	ldr	r2, [pc, #208]	@ (8007640 <HAL_GPIO_Init+0x354>)
 8007570:	69bb      	ldr	r3, [r7, #24]
 8007572:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8007574:	4b32      	ldr	r3, [pc, #200]	@ (8007640 <HAL_GPIO_Init+0x354>)
 8007576:	68db      	ldr	r3, [r3, #12]
 8007578:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	43db      	mvns	r3, r3
 800757e:	69ba      	ldr	r2, [r7, #24]
 8007580:	4013      	ands	r3, r2
 8007582:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	685b      	ldr	r3, [r3, #4]
 8007588:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800758c:	2b00      	cmp	r3, #0
 800758e:	d003      	beq.n	8007598 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8007590:	69ba      	ldr	r2, [r7, #24]
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	4313      	orrs	r3, r2
 8007596:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007598:	4a29      	ldr	r2, [pc, #164]	@ (8007640 <HAL_GPIO_Init+0x354>)
 800759a:	69bb      	ldr	r3, [r7, #24]
 800759c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800759e:	4b28      	ldr	r3, [pc, #160]	@ (8007640 <HAL_GPIO_Init+0x354>)
 80075a0:	685b      	ldr	r3, [r3, #4]
 80075a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80075a4:	693b      	ldr	r3, [r7, #16]
 80075a6:	43db      	mvns	r3, r3
 80075a8:	69ba      	ldr	r2, [r7, #24]
 80075aa:	4013      	ands	r3, r2
 80075ac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80075ae:	683b      	ldr	r3, [r7, #0]
 80075b0:	685b      	ldr	r3, [r3, #4]
 80075b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d003      	beq.n	80075c2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80075ba:	69ba      	ldr	r2, [r7, #24]
 80075bc:	693b      	ldr	r3, [r7, #16]
 80075be:	4313      	orrs	r3, r2
 80075c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80075c2:	4a1f      	ldr	r2, [pc, #124]	@ (8007640 <HAL_GPIO_Init+0x354>)
 80075c4:	69bb      	ldr	r3, [r7, #24]
 80075c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80075c8:	4b1d      	ldr	r3, [pc, #116]	@ (8007640 <HAL_GPIO_Init+0x354>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80075ce:	693b      	ldr	r3, [r7, #16]
 80075d0:	43db      	mvns	r3, r3
 80075d2:	69ba      	ldr	r2, [r7, #24]
 80075d4:	4013      	ands	r3, r2
 80075d6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	685b      	ldr	r3, [r3, #4]
 80075dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d003      	beq.n	80075ec <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80075e4:	69ba      	ldr	r2, [r7, #24]
 80075e6:	693b      	ldr	r3, [r7, #16]
 80075e8:	4313      	orrs	r3, r2
 80075ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80075ec:	4a14      	ldr	r2, [pc, #80]	@ (8007640 <HAL_GPIO_Init+0x354>)
 80075ee:	69bb      	ldr	r3, [r7, #24]
 80075f0:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80075f2:	69fb      	ldr	r3, [r7, #28]
 80075f4:	3301      	adds	r3, #1
 80075f6:	61fb      	str	r3, [r7, #28]
 80075f8:	69fb      	ldr	r3, [r7, #28]
 80075fa:	2b0f      	cmp	r3, #15
 80075fc:	f67f ae86 	bls.w	800730c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8007600:	bf00      	nop
 8007602:	bf00      	nop
 8007604:	3724      	adds	r7, #36	@ 0x24
 8007606:	46bd      	mov	sp, r7
 8007608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800760c:	4770      	bx	lr
 800760e:	bf00      	nop
 8007610:	40023800 	.word	0x40023800
 8007614:	40013800 	.word	0x40013800
 8007618:	40020000 	.word	0x40020000
 800761c:	40020400 	.word	0x40020400
 8007620:	40020800 	.word	0x40020800
 8007624:	40020c00 	.word	0x40020c00
 8007628:	40021000 	.word	0x40021000
 800762c:	40021400 	.word	0x40021400
 8007630:	40021800 	.word	0x40021800
 8007634:	40021c00 	.word	0x40021c00
 8007638:	40022000 	.word	0x40022000
 800763c:	40022400 	.word	0x40022400
 8007640:	40013c00 	.word	0x40013c00

08007644 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007644:	b480      	push	{r7}
 8007646:	b087      	sub	sp, #28
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
 800764c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 800764e:	2300      	movs	r3, #0
 8007650:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00;
 8007652:	2300      	movs	r3, #0
 8007654:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00;
 8007656:	2300      	movs	r3, #0
 8007658:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 800765a:	2300      	movs	r3, #0
 800765c:	617b      	str	r3, [r7, #20]
 800765e:	e0d9      	b.n	8007814 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8007660:	2201      	movs	r2, #1
 8007662:	697b      	ldr	r3, [r7, #20]
 8007664:	fa02 f303 	lsl.w	r3, r2, r3
 8007668:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800766a:	683a      	ldr	r2, [r7, #0]
 800766c:	693b      	ldr	r3, [r7, #16]
 800766e:	4013      	ands	r3, r2
 8007670:	60fb      	str	r3, [r7, #12]

    if (iocurrent == ioposition)
 8007672:	68fa      	ldr	r2, [r7, #12]
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	429a      	cmp	r2, r3
 8007678:	f040 80c9 	bne.w	800780e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2];
 800767c:	4a6b      	ldr	r2, [pc, #428]	@ (800782c <HAL_GPIO_DeInit+0x1e8>)
 800767e:	697b      	ldr	r3, [r7, #20]
 8007680:	089b      	lsrs	r3, r3, #2
 8007682:	3302      	adds	r3, #2
 8007684:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007688:	60bb      	str	r3, [r7, #8]
      tmp &= (((uint32_t)0x0F) << (4 * (position & 0x03)));
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	f003 0303 	and.w	r3, r3, #3
 8007690:	009b      	lsls	r3, r3, #2
 8007692:	220f      	movs	r2, #15
 8007694:	fa02 f303 	lsl.w	r3, r2, r3
 8007698:	68ba      	ldr	r2, [r7, #8]
 800769a:	4013      	ands	r3, r2
 800769c:	60bb      	str	r3, [r7, #8]
      if (tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03))))
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	4a63      	ldr	r2, [pc, #396]	@ (8007830 <HAL_GPIO_DeInit+0x1ec>)
 80076a2:	4293      	cmp	r3, r2
 80076a4:	d037      	beq.n	8007716 <HAL_GPIO_DeInit+0xd2>
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	4a62      	ldr	r2, [pc, #392]	@ (8007834 <HAL_GPIO_DeInit+0x1f0>)
 80076aa:	4293      	cmp	r3, r2
 80076ac:	d031      	beq.n	8007712 <HAL_GPIO_DeInit+0xce>
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	4a61      	ldr	r2, [pc, #388]	@ (8007838 <HAL_GPIO_DeInit+0x1f4>)
 80076b2:	4293      	cmp	r3, r2
 80076b4:	d02b      	beq.n	800770e <HAL_GPIO_DeInit+0xca>
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	4a60      	ldr	r2, [pc, #384]	@ (800783c <HAL_GPIO_DeInit+0x1f8>)
 80076ba:	4293      	cmp	r3, r2
 80076bc:	d025      	beq.n	800770a <HAL_GPIO_DeInit+0xc6>
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	4a5f      	ldr	r2, [pc, #380]	@ (8007840 <HAL_GPIO_DeInit+0x1fc>)
 80076c2:	4293      	cmp	r3, r2
 80076c4:	d01f      	beq.n	8007706 <HAL_GPIO_DeInit+0xc2>
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	4a5e      	ldr	r2, [pc, #376]	@ (8007844 <HAL_GPIO_DeInit+0x200>)
 80076ca:	4293      	cmp	r3, r2
 80076cc:	d019      	beq.n	8007702 <HAL_GPIO_DeInit+0xbe>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	4a5d      	ldr	r2, [pc, #372]	@ (8007848 <HAL_GPIO_DeInit+0x204>)
 80076d2:	4293      	cmp	r3, r2
 80076d4:	d013      	beq.n	80076fe <HAL_GPIO_DeInit+0xba>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	4a5c      	ldr	r2, [pc, #368]	@ (800784c <HAL_GPIO_DeInit+0x208>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d00d      	beq.n	80076fa <HAL_GPIO_DeInit+0xb6>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	4a5b      	ldr	r2, [pc, #364]	@ (8007850 <HAL_GPIO_DeInit+0x20c>)
 80076e2:	4293      	cmp	r3, r2
 80076e4:	d007      	beq.n	80076f6 <HAL_GPIO_DeInit+0xb2>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	4a5a      	ldr	r2, [pc, #360]	@ (8007854 <HAL_GPIO_DeInit+0x210>)
 80076ea:	4293      	cmp	r3, r2
 80076ec:	d101      	bne.n	80076f2 <HAL_GPIO_DeInit+0xae>
 80076ee:	2309      	movs	r3, #9
 80076f0:	e012      	b.n	8007718 <HAL_GPIO_DeInit+0xd4>
 80076f2:	230a      	movs	r3, #10
 80076f4:	e010      	b.n	8007718 <HAL_GPIO_DeInit+0xd4>
 80076f6:	2308      	movs	r3, #8
 80076f8:	e00e      	b.n	8007718 <HAL_GPIO_DeInit+0xd4>
 80076fa:	2307      	movs	r3, #7
 80076fc:	e00c      	b.n	8007718 <HAL_GPIO_DeInit+0xd4>
 80076fe:	2306      	movs	r3, #6
 8007700:	e00a      	b.n	8007718 <HAL_GPIO_DeInit+0xd4>
 8007702:	2305      	movs	r3, #5
 8007704:	e008      	b.n	8007718 <HAL_GPIO_DeInit+0xd4>
 8007706:	2304      	movs	r3, #4
 8007708:	e006      	b.n	8007718 <HAL_GPIO_DeInit+0xd4>
 800770a:	2303      	movs	r3, #3
 800770c:	e004      	b.n	8007718 <HAL_GPIO_DeInit+0xd4>
 800770e:	2302      	movs	r3, #2
 8007710:	e002      	b.n	8007718 <HAL_GPIO_DeInit+0xd4>
 8007712:	2301      	movs	r3, #1
 8007714:	e000      	b.n	8007718 <HAL_GPIO_DeInit+0xd4>
 8007716:	2300      	movs	r3, #0
 8007718:	697a      	ldr	r2, [r7, #20]
 800771a:	f002 0203 	and.w	r2, r2, #3
 800771e:	0092      	lsls	r2, r2, #2
 8007720:	4093      	lsls	r3, r2
 8007722:	68ba      	ldr	r2, [r7, #8]
 8007724:	429a      	cmp	r2, r3
 8007726:	d132      	bne.n	800778e <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8007728:	4b4b      	ldr	r3, [pc, #300]	@ (8007858 <HAL_GPIO_DeInit+0x214>)
 800772a:	681a      	ldr	r2, [r3, #0]
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	43db      	mvns	r3, r3
 8007730:	4949      	ldr	r1, [pc, #292]	@ (8007858 <HAL_GPIO_DeInit+0x214>)
 8007732:	4013      	ands	r3, r2
 8007734:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8007736:	4b48      	ldr	r3, [pc, #288]	@ (8007858 <HAL_GPIO_DeInit+0x214>)
 8007738:	685a      	ldr	r2, [r3, #4]
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	43db      	mvns	r3, r3
 800773e:	4946      	ldr	r1, [pc, #280]	@ (8007858 <HAL_GPIO_DeInit+0x214>)
 8007740:	4013      	ands	r3, r2
 8007742:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8007744:	4b44      	ldr	r3, [pc, #272]	@ (8007858 <HAL_GPIO_DeInit+0x214>)
 8007746:	68da      	ldr	r2, [r3, #12]
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	43db      	mvns	r3, r3
 800774c:	4942      	ldr	r1, [pc, #264]	@ (8007858 <HAL_GPIO_DeInit+0x214>)
 800774e:	4013      	ands	r3, r2
 8007750:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8007752:	4b41      	ldr	r3, [pc, #260]	@ (8007858 <HAL_GPIO_DeInit+0x214>)
 8007754:	689a      	ldr	r2, [r3, #8]
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	43db      	mvns	r3, r3
 800775a:	493f      	ldr	r1, [pc, #252]	@ (8007858 <HAL_GPIO_DeInit+0x214>)
 800775c:	4013      	ands	r3, r2
 800775e:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = ((uint32_t)0x0F) << (4 * (position & 0x03));
 8007760:	697b      	ldr	r3, [r7, #20]
 8007762:	f003 0303 	and.w	r3, r3, #3
 8007766:	009b      	lsls	r3, r3, #2
 8007768:	220f      	movs	r2, #15
 800776a:	fa02 f303 	lsl.w	r3, r2, r3
 800776e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2] &= ~tmp;
 8007770:	4a2e      	ldr	r2, [pc, #184]	@ (800782c <HAL_GPIO_DeInit+0x1e8>)
 8007772:	697b      	ldr	r3, [r7, #20]
 8007774:	089b      	lsrs	r3, r3, #2
 8007776:	3302      	adds	r3, #2
 8007778:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800777c:	68bb      	ldr	r3, [r7, #8]
 800777e:	43da      	mvns	r2, r3
 8007780:	482a      	ldr	r0, [pc, #168]	@ (800782c <HAL_GPIO_DeInit+0x1e8>)
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	089b      	lsrs	r3, r3, #2
 8007786:	400a      	ands	r2, r1
 8007788:	3302      	adds	r3, #2
 800778a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }
      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2));
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681a      	ldr	r2, [r3, #0]
 8007792:	697b      	ldr	r3, [r7, #20]
 8007794:	005b      	lsls	r3, r3, #1
 8007796:	2103      	movs	r1, #3
 8007798:	fa01 f303 	lsl.w	r3, r1, r3
 800779c:	43db      	mvns	r3, r3
 800779e:	401a      	ands	r2, r3
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3] &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 80077a4:	697b      	ldr	r3, [r7, #20]
 80077a6:	08da      	lsrs	r2, r3, #3
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	3208      	adds	r2, #8
 80077ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80077b0:	697b      	ldr	r3, [r7, #20]
 80077b2:	f003 0307 	and.w	r3, r3, #7
 80077b6:	009b      	lsls	r3, r3, #2
 80077b8:	220f      	movs	r2, #15
 80077ba:	fa02 f303 	lsl.w	r3, r2, r3
 80077be:	43db      	mvns	r3, r3
 80077c0:	697a      	ldr	r2, [r7, #20]
 80077c2:	08d2      	lsrs	r2, r2, #3
 80077c4:	4019      	ands	r1, r3
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	3208      	adds	r2, #8
 80077ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	68da      	ldr	r2, [r3, #12]
 80077d2:	697b      	ldr	r3, [r7, #20]
 80077d4:	005b      	lsls	r3, r3, #1
 80077d6:	2103      	movs	r1, #3
 80077d8:	fa01 f303 	lsl.w	r3, r1, r3
 80077dc:	43db      	mvns	r3, r3
 80077de:	401a      	ands	r2, r3
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	685a      	ldr	r2, [r3, #4]
 80077e8:	2101      	movs	r1, #1
 80077ea:	697b      	ldr	r3, [r7, #20]
 80077ec:	fa01 f303 	lsl.w	r3, r1, r3
 80077f0:	43db      	mvns	r3, r3
 80077f2:	401a      	ands	r2, r3
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	689a      	ldr	r2, [r3, #8]
 80077fc:	697b      	ldr	r3, [r7, #20]
 80077fe:	005b      	lsls	r3, r3, #1
 8007800:	2103      	movs	r1, #3
 8007802:	fa01 f303 	lsl.w	r3, r1, r3
 8007806:	43db      	mvns	r3, r3
 8007808:	401a      	ands	r2, r3
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	609a      	str	r2, [r3, #8]
  for (position = 0; position < GPIO_NUMBER; position++)
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	3301      	adds	r3, #1
 8007812:	617b      	str	r3, [r7, #20]
 8007814:	697b      	ldr	r3, [r7, #20]
 8007816:	2b0f      	cmp	r3, #15
 8007818:	f67f af22 	bls.w	8007660 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800781c:	bf00      	nop
 800781e:	bf00      	nop
 8007820:	371c      	adds	r7, #28
 8007822:	46bd      	mov	sp, r7
 8007824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007828:	4770      	bx	lr
 800782a:	bf00      	nop
 800782c:	40013800 	.word	0x40013800
 8007830:	40020000 	.word	0x40020000
 8007834:	40020400 	.word	0x40020400
 8007838:	40020800 	.word	0x40020800
 800783c:	40020c00 	.word	0x40020c00
 8007840:	40021000 	.word	0x40021000
 8007844:	40021400 	.word	0x40021400
 8007848:	40021800 	.word	0x40021800
 800784c:	40021c00 	.word	0x40021c00
 8007850:	40022000 	.word	0x40022000
 8007854:	40022400 	.word	0x40022400
 8007858:	40013c00 	.word	0x40013c00

0800785c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800785c:	b480      	push	{r7}
 800785e:	b085      	sub	sp, #20
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
 8007864:	460b      	mov	r3, r1
 8007866:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	691a      	ldr	r2, [r3, #16]
 800786c:	887b      	ldrh	r3, [r7, #2]
 800786e:	4013      	ands	r3, r2
 8007870:	2b00      	cmp	r3, #0
 8007872:	d002      	beq.n	800787a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007874:	2301      	movs	r3, #1
 8007876:	73fb      	strb	r3, [r7, #15]
 8007878:	e001      	b.n	800787e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800787a:	2300      	movs	r3, #0
 800787c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800787e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007880:	4618      	mov	r0, r3
 8007882:	3714      	adds	r7, #20
 8007884:	46bd      	mov	sp, r7
 8007886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788a:	4770      	bx	lr

0800788c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800788c:	b480      	push	{r7}
 800788e:	b083      	sub	sp, #12
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
 8007894:	460b      	mov	r3, r1
 8007896:	807b      	strh	r3, [r7, #2]
 8007898:	4613      	mov	r3, r2
 800789a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800789c:	787b      	ldrb	r3, [r7, #1]
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d003      	beq.n	80078aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80078a2:	887a      	ldrh	r2, [r7, #2]
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80078a8:	e003      	b.n	80078b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80078aa:	887b      	ldrh	r3, [r7, #2]
 80078ac:	041a      	lsls	r2, r3, #16
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	619a      	str	r2, [r3, #24]
}
 80078b2:	bf00      	nop
 80078b4:	370c      	adds	r7, #12
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr

080078be <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80078be:	b580      	push	{r7, lr}
 80078c0:	b086      	sub	sp, #24
 80078c2:	af02      	add	r7, sp, #8
 80078c4:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2b00      	cmp	r3, #0
 80078ca:	d101      	bne.n	80078d0 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80078cc:	2301      	movs	r3, #1
 80078ce:	e059      	b.n	8007984 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 80078dc:	b2db      	uxtb	r3, r3
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d106      	bne.n	80078f0 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	2200      	movs	r2, #0
 80078e6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80078ea:	6878      	ldr	r0, [r7, #4]
 80078ec:	f00f ff16 	bl	801771c <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	2203      	movs	r2, #3
 80078f4:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80078fe:	d102      	bne.n	8007906 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2200      	movs	r2, #0
 8007904:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	4618      	mov	r0, r3
 800790c:	f009 fdab 	bl	8011466 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6818      	ldr	r0, [r3, #0]
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	7c1a      	ldrb	r2, [r3, #16]
 8007918:	f88d 2000 	strb.w	r2, [sp]
 800791c:	3304      	adds	r3, #4
 800791e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007920:	f009 fd36 	bl	8011390 <USB_CoreInit>
 8007924:	4603      	mov	r3, r0
 8007926:	2b00      	cmp	r3, #0
 8007928:	d005      	beq.n	8007936 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2202      	movs	r2, #2
 800792e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007932:	2301      	movs	r3, #1
 8007934:	e026      	b.n	8007984 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	2101      	movs	r1, #1
 800793c:	4618      	mov	r0, r3
 800793e:	f009 fda3 	bl	8011488 <USB_SetCurrentMode>
 8007942:	4603      	mov	r3, r0
 8007944:	2b00      	cmp	r3, #0
 8007946:	d005      	beq.n	8007954 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2202      	movs	r2, #2
 800794c:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007950:	2301      	movs	r3, #1
 8007952:	e017      	b.n	8007984 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6818      	ldr	r0, [r3, #0]
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	7c1a      	ldrb	r2, [r3, #16]
 800795c:	f88d 2000 	strb.w	r2, [sp]
 8007960:	3304      	adds	r3, #4
 8007962:	cb0e      	ldmia	r3, {r1, r2, r3}
 8007964:	f009 ff4c 	bl	8011800 <USB_HostInit>
 8007968:	4603      	mov	r3, r0
 800796a:	2b00      	cmp	r3, #0
 800796c:	d005      	beq.n	800797a <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	2202      	movs	r2, #2
 8007972:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 8007976:	2301      	movs	r3, #1
 8007978:	e004      	b.n	8007984 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2201      	movs	r2, #1
 800797e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 8007982:	2300      	movs	r3, #0
}
 8007984:	4618      	mov	r0, r3
 8007986:	3710      	adds	r7, #16
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}

0800798c <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800798c:	b590      	push	{r4, r7, lr}
 800798e:	b08b      	sub	sp, #44	@ 0x2c
 8007990:	af04      	add	r7, sp, #16
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	4608      	mov	r0, r1
 8007996:	4611      	mov	r1, r2
 8007998:	461a      	mov	r2, r3
 800799a:	4603      	mov	r3, r0
 800799c:	70fb      	strb	r3, [r7, #3]
 800799e:	460b      	mov	r3, r1
 80079a0:	70bb      	strb	r3, [r7, #2]
 80079a2:	4613      	mov	r3, r2
 80079a4:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80079a6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80079a8:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80079b0:	2b01      	cmp	r3, #1
 80079b2:	d101      	bne.n	80079b8 <HAL_HCD_HC_Init+0x2c>
 80079b4:	2302      	movs	r3, #2
 80079b6:	e09d      	b.n	8007af4 <HAL_HCD_HC_Init+0x168>
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2201      	movs	r2, #1
 80079bc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80079c0:	78fa      	ldrb	r2, [r7, #3]
 80079c2:	6879      	ldr	r1, [r7, #4]
 80079c4:	4613      	mov	r3, r2
 80079c6:	011b      	lsls	r3, r3, #4
 80079c8:	1a9b      	subs	r3, r3, r2
 80079ca:	009b      	lsls	r3, r3, #2
 80079cc:	440b      	add	r3, r1
 80079ce:	3319      	adds	r3, #25
 80079d0:	2200      	movs	r2, #0
 80079d2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80079d4:	78fa      	ldrb	r2, [r7, #3]
 80079d6:	6879      	ldr	r1, [r7, #4]
 80079d8:	4613      	mov	r3, r2
 80079da:	011b      	lsls	r3, r3, #4
 80079dc:	1a9b      	subs	r3, r3, r2
 80079de:	009b      	lsls	r3, r3, #2
 80079e0:	440b      	add	r3, r1
 80079e2:	3314      	adds	r3, #20
 80079e4:	787a      	ldrb	r2, [r7, #1]
 80079e6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80079e8:	78fa      	ldrb	r2, [r7, #3]
 80079ea:	6879      	ldr	r1, [r7, #4]
 80079ec:	4613      	mov	r3, r2
 80079ee:	011b      	lsls	r3, r3, #4
 80079f0:	1a9b      	subs	r3, r3, r2
 80079f2:	009b      	lsls	r3, r3, #2
 80079f4:	440b      	add	r3, r1
 80079f6:	3315      	adds	r3, #21
 80079f8:	78fa      	ldrb	r2, [r7, #3]
 80079fa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80079fc:	78fa      	ldrb	r2, [r7, #3]
 80079fe:	6879      	ldr	r1, [r7, #4]
 8007a00:	4613      	mov	r3, r2
 8007a02:	011b      	lsls	r3, r3, #4
 8007a04:	1a9b      	subs	r3, r3, r2
 8007a06:	009b      	lsls	r3, r3, #2
 8007a08:	440b      	add	r3, r1
 8007a0a:	3326      	adds	r3, #38	@ 0x26
 8007a0c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8007a10:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8007a12:	78fa      	ldrb	r2, [r7, #3]
 8007a14:	78bb      	ldrb	r3, [r7, #2]
 8007a16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a1a:	b2d8      	uxtb	r0, r3
 8007a1c:	6879      	ldr	r1, [r7, #4]
 8007a1e:	4613      	mov	r3, r2
 8007a20:	011b      	lsls	r3, r3, #4
 8007a22:	1a9b      	subs	r3, r3, r2
 8007a24:	009b      	lsls	r3, r3, #2
 8007a26:	440b      	add	r3, r1
 8007a28:	3316      	adds	r3, #22
 8007a2a:	4602      	mov	r2, r0
 8007a2c:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8007a2e:	78fb      	ldrb	r3, [r7, #3]
 8007a30:	4619      	mov	r1, r3
 8007a32:	6878      	ldr	r0, [r7, #4]
 8007a34:	f000 fba4 	bl	8008180 <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8007a38:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	da0a      	bge.n	8007a56 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8007a40:	78fa      	ldrb	r2, [r7, #3]
 8007a42:	6879      	ldr	r1, [r7, #4]
 8007a44:	4613      	mov	r3, r2
 8007a46:	011b      	lsls	r3, r3, #4
 8007a48:	1a9b      	subs	r3, r3, r2
 8007a4a:	009b      	lsls	r3, r3, #2
 8007a4c:	440b      	add	r3, r1
 8007a4e:	3317      	adds	r3, #23
 8007a50:	2201      	movs	r2, #1
 8007a52:	701a      	strb	r2, [r3, #0]
 8007a54:	e009      	b.n	8007a6a <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8007a56:	78fa      	ldrb	r2, [r7, #3]
 8007a58:	6879      	ldr	r1, [r7, #4]
 8007a5a:	4613      	mov	r3, r2
 8007a5c:	011b      	lsls	r3, r3, #4
 8007a5e:	1a9b      	subs	r3, r3, r2
 8007a60:	009b      	lsls	r3, r3, #2
 8007a62:	440b      	add	r3, r1
 8007a64:	3317      	adds	r3, #23
 8007a66:	2200      	movs	r2, #0
 8007a68:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	4618      	mov	r0, r3
 8007a70:	f00a f81e 	bl	8011ab0 <USB_GetHostSpeed>
 8007a74:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8007a76:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007a7a:	2b01      	cmp	r3, #1
 8007a7c:	d10b      	bne.n	8007a96 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8007a7e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007a82:	2b01      	cmp	r3, #1
 8007a84:	d107      	bne.n	8007a96 <HAL_HCD_HC_Init+0x10a>
 8007a86:	693b      	ldr	r3, [r7, #16]
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d104      	bne.n	8007a96 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	2bbc      	cmp	r3, #188	@ 0xbc
 8007a90:	d901      	bls.n	8007a96 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8007a92:	23bc      	movs	r3, #188	@ 0xbc
 8007a94:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8007a96:	78fa      	ldrb	r2, [r7, #3]
 8007a98:	6879      	ldr	r1, [r7, #4]
 8007a9a:	4613      	mov	r3, r2
 8007a9c:	011b      	lsls	r3, r3, #4
 8007a9e:	1a9b      	subs	r3, r3, r2
 8007aa0:	009b      	lsls	r3, r3, #2
 8007aa2:	440b      	add	r3, r1
 8007aa4:	3318      	adds	r3, #24
 8007aa6:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8007aaa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8007aac:	78fa      	ldrb	r2, [r7, #3]
 8007aae:	697b      	ldr	r3, [r7, #20]
 8007ab0:	b298      	uxth	r0, r3
 8007ab2:	6879      	ldr	r1, [r7, #4]
 8007ab4:	4613      	mov	r3, r2
 8007ab6:	011b      	lsls	r3, r3, #4
 8007ab8:	1a9b      	subs	r3, r3, r2
 8007aba:	009b      	lsls	r3, r3, #2
 8007abc:	440b      	add	r3, r1
 8007abe:	3328      	adds	r3, #40	@ 0x28
 8007ac0:	4602      	mov	r2, r0
 8007ac2:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	6818      	ldr	r0, [r3, #0]
 8007ac8:	697b      	ldr	r3, [r7, #20]
 8007aca:	b29b      	uxth	r3, r3
 8007acc:	787c      	ldrb	r4, [r7, #1]
 8007ace:	78ba      	ldrb	r2, [r7, #2]
 8007ad0:	78f9      	ldrb	r1, [r7, #3]
 8007ad2:	9302      	str	r3, [sp, #8]
 8007ad4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8007ad8:	9301      	str	r3, [sp, #4]
 8007ada:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007ade:	9300      	str	r3, [sp, #0]
 8007ae0:	4623      	mov	r3, r4
 8007ae2:	f00a f80d 	bl	8011b00 <USB_HC_Init>
 8007ae6:	4603      	mov	r3, r0
 8007ae8:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2200      	movs	r2, #0
 8007aee:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 8007af2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007af4:	4618      	mov	r0, r3
 8007af6:	371c      	adds	r7, #28
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bd90      	pop	{r4, r7, pc}

08007afc <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b082      	sub	sp, #8
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
 8007b04:	4608      	mov	r0, r1
 8007b06:	4611      	mov	r1, r2
 8007b08:	461a      	mov	r2, r3
 8007b0a:	4603      	mov	r3, r0
 8007b0c:	70fb      	strb	r3, [r7, #3]
 8007b0e:	460b      	mov	r3, r1
 8007b10:	70bb      	strb	r3, [r7, #2]
 8007b12:	4613      	mov	r3, r2
 8007b14:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8007b16:	78fa      	ldrb	r2, [r7, #3]
 8007b18:	6879      	ldr	r1, [r7, #4]
 8007b1a:	4613      	mov	r3, r2
 8007b1c:	011b      	lsls	r3, r3, #4
 8007b1e:	1a9b      	subs	r3, r3, r2
 8007b20:	009b      	lsls	r3, r3, #2
 8007b22:	440b      	add	r3, r1
 8007b24:	3317      	adds	r3, #23
 8007b26:	78ba      	ldrb	r2, [r7, #2]
 8007b28:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8007b2a:	78fa      	ldrb	r2, [r7, #3]
 8007b2c:	6879      	ldr	r1, [r7, #4]
 8007b2e:	4613      	mov	r3, r2
 8007b30:	011b      	lsls	r3, r3, #4
 8007b32:	1a9b      	subs	r3, r3, r2
 8007b34:	009b      	lsls	r3, r3, #2
 8007b36:	440b      	add	r3, r1
 8007b38:	3326      	adds	r3, #38	@ 0x26
 8007b3a:	787a      	ldrb	r2, [r7, #1]
 8007b3c:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8007b3e:	7c3b      	ldrb	r3, [r7, #16]
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d114      	bne.n	8007b6e <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8007b44:	78fa      	ldrb	r2, [r7, #3]
 8007b46:	6879      	ldr	r1, [r7, #4]
 8007b48:	4613      	mov	r3, r2
 8007b4a:	011b      	lsls	r3, r3, #4
 8007b4c:	1a9b      	subs	r3, r3, r2
 8007b4e:	009b      	lsls	r3, r3, #2
 8007b50:	440b      	add	r3, r1
 8007b52:	332a      	adds	r3, #42	@ 0x2a
 8007b54:	2203      	movs	r2, #3
 8007b56:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8007b58:	78fa      	ldrb	r2, [r7, #3]
 8007b5a:	6879      	ldr	r1, [r7, #4]
 8007b5c:	4613      	mov	r3, r2
 8007b5e:	011b      	lsls	r3, r3, #4
 8007b60:	1a9b      	subs	r3, r3, r2
 8007b62:	009b      	lsls	r3, r3, #2
 8007b64:	440b      	add	r3, r1
 8007b66:	3319      	adds	r3, #25
 8007b68:	7f3a      	ldrb	r2, [r7, #28]
 8007b6a:	701a      	strb	r2, [r3, #0]
 8007b6c:	e009      	b.n	8007b82 <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007b6e:	78fa      	ldrb	r2, [r7, #3]
 8007b70:	6879      	ldr	r1, [r7, #4]
 8007b72:	4613      	mov	r3, r2
 8007b74:	011b      	lsls	r3, r3, #4
 8007b76:	1a9b      	subs	r3, r3, r2
 8007b78:	009b      	lsls	r3, r3, #2
 8007b7a:	440b      	add	r3, r1
 8007b7c:	332a      	adds	r3, #42	@ 0x2a
 8007b7e:	2202      	movs	r2, #2
 8007b80:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8007b82:	787b      	ldrb	r3, [r7, #1]
 8007b84:	2b03      	cmp	r3, #3
 8007b86:	f200 8102 	bhi.w	8007d8e <HAL_HCD_HC_SubmitRequest+0x292>
 8007b8a:	a201      	add	r2, pc, #4	@ (adr r2, 8007b90 <HAL_HCD_HC_SubmitRequest+0x94>)
 8007b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b90:	08007ba1 	.word	0x08007ba1
 8007b94:	08007d79 	.word	0x08007d79
 8007b98:	08007c65 	.word	0x08007c65
 8007b9c:	08007cef 	.word	0x08007cef
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8007ba0:	7c3b      	ldrb	r3, [r7, #16]
 8007ba2:	2b01      	cmp	r3, #1
 8007ba4:	f040 80f5 	bne.w	8007d92 <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8007ba8:	78bb      	ldrb	r3, [r7, #2]
 8007baa:	2b00      	cmp	r3, #0
 8007bac:	d12d      	bne.n	8007c0a <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8007bae:	8b3b      	ldrh	r3, [r7, #24]
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d109      	bne.n	8007bc8 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8007bb4:	78fa      	ldrb	r2, [r7, #3]
 8007bb6:	6879      	ldr	r1, [r7, #4]
 8007bb8:	4613      	mov	r3, r2
 8007bba:	011b      	lsls	r3, r3, #4
 8007bbc:	1a9b      	subs	r3, r3, r2
 8007bbe:	009b      	lsls	r3, r3, #2
 8007bc0:	440b      	add	r3, r1
 8007bc2:	333d      	adds	r3, #61	@ 0x3d
 8007bc4:	2201      	movs	r2, #1
 8007bc6:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8007bc8:	78fa      	ldrb	r2, [r7, #3]
 8007bca:	6879      	ldr	r1, [r7, #4]
 8007bcc:	4613      	mov	r3, r2
 8007bce:	011b      	lsls	r3, r3, #4
 8007bd0:	1a9b      	subs	r3, r3, r2
 8007bd2:	009b      	lsls	r3, r3, #2
 8007bd4:	440b      	add	r3, r1
 8007bd6:	333d      	adds	r3, #61	@ 0x3d
 8007bd8:	781b      	ldrb	r3, [r3, #0]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d10a      	bne.n	8007bf4 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007bde:	78fa      	ldrb	r2, [r7, #3]
 8007be0:	6879      	ldr	r1, [r7, #4]
 8007be2:	4613      	mov	r3, r2
 8007be4:	011b      	lsls	r3, r3, #4
 8007be6:	1a9b      	subs	r3, r3, r2
 8007be8:	009b      	lsls	r3, r3, #2
 8007bea:	440b      	add	r3, r1
 8007bec:	332a      	adds	r3, #42	@ 0x2a
 8007bee:	2200      	movs	r2, #0
 8007bf0:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8007bf2:	e0ce      	b.n	8007d92 <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007bf4:	78fa      	ldrb	r2, [r7, #3]
 8007bf6:	6879      	ldr	r1, [r7, #4]
 8007bf8:	4613      	mov	r3, r2
 8007bfa:	011b      	lsls	r3, r3, #4
 8007bfc:	1a9b      	subs	r3, r3, r2
 8007bfe:	009b      	lsls	r3, r3, #2
 8007c00:	440b      	add	r3, r1
 8007c02:	332a      	adds	r3, #42	@ 0x2a
 8007c04:	2202      	movs	r2, #2
 8007c06:	701a      	strb	r2, [r3, #0]
      break;
 8007c08:	e0c3      	b.n	8007d92 <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8007c0a:	78fa      	ldrb	r2, [r7, #3]
 8007c0c:	6879      	ldr	r1, [r7, #4]
 8007c0e:	4613      	mov	r3, r2
 8007c10:	011b      	lsls	r3, r3, #4
 8007c12:	1a9b      	subs	r3, r3, r2
 8007c14:	009b      	lsls	r3, r3, #2
 8007c16:	440b      	add	r3, r1
 8007c18:	331a      	adds	r3, #26
 8007c1a:	781b      	ldrb	r3, [r3, #0]
 8007c1c:	2b01      	cmp	r3, #1
 8007c1e:	f040 80b8 	bne.w	8007d92 <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8007c22:	78fa      	ldrb	r2, [r7, #3]
 8007c24:	6879      	ldr	r1, [r7, #4]
 8007c26:	4613      	mov	r3, r2
 8007c28:	011b      	lsls	r3, r3, #4
 8007c2a:	1a9b      	subs	r3, r3, r2
 8007c2c:	009b      	lsls	r3, r3, #2
 8007c2e:	440b      	add	r3, r1
 8007c30:	333c      	adds	r3, #60	@ 0x3c
 8007c32:	781b      	ldrb	r3, [r3, #0]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d10a      	bne.n	8007c4e <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007c38:	78fa      	ldrb	r2, [r7, #3]
 8007c3a:	6879      	ldr	r1, [r7, #4]
 8007c3c:	4613      	mov	r3, r2
 8007c3e:	011b      	lsls	r3, r3, #4
 8007c40:	1a9b      	subs	r3, r3, r2
 8007c42:	009b      	lsls	r3, r3, #2
 8007c44:	440b      	add	r3, r1
 8007c46:	332a      	adds	r3, #42	@ 0x2a
 8007c48:	2200      	movs	r2, #0
 8007c4a:	701a      	strb	r2, [r3, #0]
      break;
 8007c4c:	e0a1      	b.n	8007d92 <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007c4e:	78fa      	ldrb	r2, [r7, #3]
 8007c50:	6879      	ldr	r1, [r7, #4]
 8007c52:	4613      	mov	r3, r2
 8007c54:	011b      	lsls	r3, r3, #4
 8007c56:	1a9b      	subs	r3, r3, r2
 8007c58:	009b      	lsls	r3, r3, #2
 8007c5a:	440b      	add	r3, r1
 8007c5c:	332a      	adds	r3, #42	@ 0x2a
 8007c5e:	2202      	movs	r2, #2
 8007c60:	701a      	strb	r2, [r3, #0]
      break;
 8007c62:	e096      	b.n	8007d92 <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8007c64:	78bb      	ldrb	r3, [r7, #2]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d120      	bne.n	8007cac <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8007c6a:	78fa      	ldrb	r2, [r7, #3]
 8007c6c:	6879      	ldr	r1, [r7, #4]
 8007c6e:	4613      	mov	r3, r2
 8007c70:	011b      	lsls	r3, r3, #4
 8007c72:	1a9b      	subs	r3, r3, r2
 8007c74:	009b      	lsls	r3, r3, #2
 8007c76:	440b      	add	r3, r1
 8007c78:	333d      	adds	r3, #61	@ 0x3d
 8007c7a:	781b      	ldrb	r3, [r3, #0]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d10a      	bne.n	8007c96 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007c80:	78fa      	ldrb	r2, [r7, #3]
 8007c82:	6879      	ldr	r1, [r7, #4]
 8007c84:	4613      	mov	r3, r2
 8007c86:	011b      	lsls	r3, r3, #4
 8007c88:	1a9b      	subs	r3, r3, r2
 8007c8a:	009b      	lsls	r3, r3, #2
 8007c8c:	440b      	add	r3, r1
 8007c8e:	332a      	adds	r3, #42	@ 0x2a
 8007c90:	2200      	movs	r2, #0
 8007c92:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8007c94:	e07e      	b.n	8007d94 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007c96:	78fa      	ldrb	r2, [r7, #3]
 8007c98:	6879      	ldr	r1, [r7, #4]
 8007c9a:	4613      	mov	r3, r2
 8007c9c:	011b      	lsls	r3, r3, #4
 8007c9e:	1a9b      	subs	r3, r3, r2
 8007ca0:	009b      	lsls	r3, r3, #2
 8007ca2:	440b      	add	r3, r1
 8007ca4:	332a      	adds	r3, #42	@ 0x2a
 8007ca6:	2202      	movs	r2, #2
 8007ca8:	701a      	strb	r2, [r3, #0]
      break;
 8007caa:	e073      	b.n	8007d94 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8007cac:	78fa      	ldrb	r2, [r7, #3]
 8007cae:	6879      	ldr	r1, [r7, #4]
 8007cb0:	4613      	mov	r3, r2
 8007cb2:	011b      	lsls	r3, r3, #4
 8007cb4:	1a9b      	subs	r3, r3, r2
 8007cb6:	009b      	lsls	r3, r3, #2
 8007cb8:	440b      	add	r3, r1
 8007cba:	333c      	adds	r3, #60	@ 0x3c
 8007cbc:	781b      	ldrb	r3, [r3, #0]
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d10a      	bne.n	8007cd8 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007cc2:	78fa      	ldrb	r2, [r7, #3]
 8007cc4:	6879      	ldr	r1, [r7, #4]
 8007cc6:	4613      	mov	r3, r2
 8007cc8:	011b      	lsls	r3, r3, #4
 8007cca:	1a9b      	subs	r3, r3, r2
 8007ccc:	009b      	lsls	r3, r3, #2
 8007cce:	440b      	add	r3, r1
 8007cd0:	332a      	adds	r3, #42	@ 0x2a
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	701a      	strb	r2, [r3, #0]
      break;
 8007cd6:	e05d      	b.n	8007d94 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007cd8:	78fa      	ldrb	r2, [r7, #3]
 8007cda:	6879      	ldr	r1, [r7, #4]
 8007cdc:	4613      	mov	r3, r2
 8007cde:	011b      	lsls	r3, r3, #4
 8007ce0:	1a9b      	subs	r3, r3, r2
 8007ce2:	009b      	lsls	r3, r3, #2
 8007ce4:	440b      	add	r3, r1
 8007ce6:	332a      	adds	r3, #42	@ 0x2a
 8007ce8:	2202      	movs	r2, #2
 8007cea:	701a      	strb	r2, [r3, #0]
      break;
 8007cec:	e052      	b.n	8007d94 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8007cee:	78bb      	ldrb	r3, [r7, #2]
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	d120      	bne.n	8007d36 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8007cf4:	78fa      	ldrb	r2, [r7, #3]
 8007cf6:	6879      	ldr	r1, [r7, #4]
 8007cf8:	4613      	mov	r3, r2
 8007cfa:	011b      	lsls	r3, r3, #4
 8007cfc:	1a9b      	subs	r3, r3, r2
 8007cfe:	009b      	lsls	r3, r3, #2
 8007d00:	440b      	add	r3, r1
 8007d02:	333d      	adds	r3, #61	@ 0x3d
 8007d04:	781b      	ldrb	r3, [r3, #0]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d10a      	bne.n	8007d20 <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007d0a:	78fa      	ldrb	r2, [r7, #3]
 8007d0c:	6879      	ldr	r1, [r7, #4]
 8007d0e:	4613      	mov	r3, r2
 8007d10:	011b      	lsls	r3, r3, #4
 8007d12:	1a9b      	subs	r3, r3, r2
 8007d14:	009b      	lsls	r3, r3, #2
 8007d16:	440b      	add	r3, r1
 8007d18:	332a      	adds	r3, #42	@ 0x2a
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8007d1e:	e039      	b.n	8007d94 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007d20:	78fa      	ldrb	r2, [r7, #3]
 8007d22:	6879      	ldr	r1, [r7, #4]
 8007d24:	4613      	mov	r3, r2
 8007d26:	011b      	lsls	r3, r3, #4
 8007d28:	1a9b      	subs	r3, r3, r2
 8007d2a:	009b      	lsls	r3, r3, #2
 8007d2c:	440b      	add	r3, r1
 8007d2e:	332a      	adds	r3, #42	@ 0x2a
 8007d30:	2202      	movs	r2, #2
 8007d32:	701a      	strb	r2, [r3, #0]
      break;
 8007d34:	e02e      	b.n	8007d94 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8007d36:	78fa      	ldrb	r2, [r7, #3]
 8007d38:	6879      	ldr	r1, [r7, #4]
 8007d3a:	4613      	mov	r3, r2
 8007d3c:	011b      	lsls	r3, r3, #4
 8007d3e:	1a9b      	subs	r3, r3, r2
 8007d40:	009b      	lsls	r3, r3, #2
 8007d42:	440b      	add	r3, r1
 8007d44:	333c      	adds	r3, #60	@ 0x3c
 8007d46:	781b      	ldrb	r3, [r3, #0]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d10a      	bne.n	8007d62 <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007d4c:	78fa      	ldrb	r2, [r7, #3]
 8007d4e:	6879      	ldr	r1, [r7, #4]
 8007d50:	4613      	mov	r3, r2
 8007d52:	011b      	lsls	r3, r3, #4
 8007d54:	1a9b      	subs	r3, r3, r2
 8007d56:	009b      	lsls	r3, r3, #2
 8007d58:	440b      	add	r3, r1
 8007d5a:	332a      	adds	r3, #42	@ 0x2a
 8007d5c:	2200      	movs	r2, #0
 8007d5e:	701a      	strb	r2, [r3, #0]
      break;
 8007d60:	e018      	b.n	8007d94 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8007d62:	78fa      	ldrb	r2, [r7, #3]
 8007d64:	6879      	ldr	r1, [r7, #4]
 8007d66:	4613      	mov	r3, r2
 8007d68:	011b      	lsls	r3, r3, #4
 8007d6a:	1a9b      	subs	r3, r3, r2
 8007d6c:	009b      	lsls	r3, r3, #2
 8007d6e:	440b      	add	r3, r1
 8007d70:	332a      	adds	r3, #42	@ 0x2a
 8007d72:	2202      	movs	r2, #2
 8007d74:	701a      	strb	r2, [r3, #0]
      break;
 8007d76:	e00d      	b.n	8007d94 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8007d78:	78fa      	ldrb	r2, [r7, #3]
 8007d7a:	6879      	ldr	r1, [r7, #4]
 8007d7c:	4613      	mov	r3, r2
 8007d7e:	011b      	lsls	r3, r3, #4
 8007d80:	1a9b      	subs	r3, r3, r2
 8007d82:	009b      	lsls	r3, r3, #2
 8007d84:	440b      	add	r3, r1
 8007d86:	332a      	adds	r3, #42	@ 0x2a
 8007d88:	2200      	movs	r2, #0
 8007d8a:	701a      	strb	r2, [r3, #0]
      break;
 8007d8c:	e002      	b.n	8007d94 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8007d8e:	bf00      	nop
 8007d90:	e000      	b.n	8007d94 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8007d92:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8007d94:	78fa      	ldrb	r2, [r7, #3]
 8007d96:	6879      	ldr	r1, [r7, #4]
 8007d98:	4613      	mov	r3, r2
 8007d9a:	011b      	lsls	r3, r3, #4
 8007d9c:	1a9b      	subs	r3, r3, r2
 8007d9e:	009b      	lsls	r3, r3, #2
 8007da0:	440b      	add	r3, r1
 8007da2:	332c      	adds	r3, #44	@ 0x2c
 8007da4:	697a      	ldr	r2, [r7, #20]
 8007da6:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8007da8:	78fa      	ldrb	r2, [r7, #3]
 8007daa:	8b39      	ldrh	r1, [r7, #24]
 8007dac:	6878      	ldr	r0, [r7, #4]
 8007dae:	4613      	mov	r3, r2
 8007db0:	011b      	lsls	r3, r3, #4
 8007db2:	1a9b      	subs	r3, r3, r2
 8007db4:	009b      	lsls	r3, r3, #2
 8007db6:	4403      	add	r3, r0
 8007db8:	3334      	adds	r3, #52	@ 0x34
 8007dba:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8007dbc:	78fa      	ldrb	r2, [r7, #3]
 8007dbe:	6879      	ldr	r1, [r7, #4]
 8007dc0:	4613      	mov	r3, r2
 8007dc2:	011b      	lsls	r3, r3, #4
 8007dc4:	1a9b      	subs	r3, r3, r2
 8007dc6:	009b      	lsls	r3, r3, #2
 8007dc8:	440b      	add	r3, r1
 8007dca:	334c      	adds	r3, #76	@ 0x4c
 8007dcc:	2200      	movs	r2, #0
 8007dce:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8007dd0:	78fa      	ldrb	r2, [r7, #3]
 8007dd2:	6879      	ldr	r1, [r7, #4]
 8007dd4:	4613      	mov	r3, r2
 8007dd6:	011b      	lsls	r3, r3, #4
 8007dd8:	1a9b      	subs	r3, r3, r2
 8007dda:	009b      	lsls	r3, r3, #2
 8007ddc:	440b      	add	r3, r1
 8007dde:	3338      	adds	r3, #56	@ 0x38
 8007de0:	2200      	movs	r2, #0
 8007de2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8007de4:	78fa      	ldrb	r2, [r7, #3]
 8007de6:	6879      	ldr	r1, [r7, #4]
 8007de8:	4613      	mov	r3, r2
 8007dea:	011b      	lsls	r3, r3, #4
 8007dec:	1a9b      	subs	r3, r3, r2
 8007dee:	009b      	lsls	r3, r3, #2
 8007df0:	440b      	add	r3, r1
 8007df2:	3315      	adds	r3, #21
 8007df4:	78fa      	ldrb	r2, [r7, #3]
 8007df6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8007df8:	78fa      	ldrb	r2, [r7, #3]
 8007dfa:	6879      	ldr	r1, [r7, #4]
 8007dfc:	4613      	mov	r3, r2
 8007dfe:	011b      	lsls	r3, r3, #4
 8007e00:	1a9b      	subs	r3, r3, r2
 8007e02:	009b      	lsls	r3, r3, #2
 8007e04:	440b      	add	r3, r1
 8007e06:	334d      	adds	r3, #77	@ 0x4d
 8007e08:	2200      	movs	r2, #0
 8007e0a:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	6818      	ldr	r0, [r3, #0]
 8007e10:	78fa      	ldrb	r2, [r7, #3]
 8007e12:	4613      	mov	r3, r2
 8007e14:	011b      	lsls	r3, r3, #4
 8007e16:	1a9b      	subs	r3, r3, r2
 8007e18:	009b      	lsls	r3, r3, #2
 8007e1a:	3310      	adds	r3, #16
 8007e1c:	687a      	ldr	r2, [r7, #4]
 8007e1e:	4413      	add	r3, r2
 8007e20:	1d19      	adds	r1, r3, #4
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	799b      	ldrb	r3, [r3, #6]
 8007e26:	461a      	mov	r2, r3
 8007e28:	f009 ff96 	bl	8011d58 <USB_HC_StartXfer>
 8007e2c:	4603      	mov	r3, r0
}
 8007e2e:	4618      	mov	r0, r3
 8007e30:	3708      	adds	r7, #8
 8007e32:	46bd      	mov	sp, r7
 8007e34:	bd80      	pop	{r7, pc}
 8007e36:	bf00      	nop

08007e38 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	b086      	sub	sp, #24
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e46:	693b      	ldr	r3, [r7, #16]
 8007e48:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	4618      	mov	r0, r3
 8007e50:	f009 fc90 	bl	8011774 <USB_GetMode>
 8007e54:	4603      	mov	r3, r0
 8007e56:	2b01      	cmp	r3, #1
 8007e58:	f040 80fb 	bne.w	8008052 <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	4618      	mov	r0, r3
 8007e62:	f009 fc53 	bl	801170c <USB_ReadInterrupts>
 8007e66:	4603      	mov	r3, r0
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	f000 80f1 	beq.w	8008050 <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	4618      	mov	r0, r3
 8007e74:	f009 fc4a 	bl	801170c <USB_ReadInterrupts>
 8007e78:	4603      	mov	r3, r0
 8007e7a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007e7e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007e82:	d104      	bne.n	8007e8e <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8007e8c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	4618      	mov	r0, r3
 8007e94:	f009 fc3a 	bl	801170c <USB_ReadInterrupts>
 8007e98:	4603      	mov	r3, r0
 8007e9a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007e9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007ea2:	d104      	bne.n	8007eae <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007eac:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4618      	mov	r0, r3
 8007eb4:	f009 fc2a 	bl	801170c <USB_ReadInterrupts>
 8007eb8:	4603      	mov	r3, r0
 8007eba:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007ebe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007ec2:	d104      	bne.n	8007ece <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8007ecc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	4618      	mov	r0, r3
 8007ed4:	f009 fc1a 	bl	801170c <USB_ReadInterrupts>
 8007ed8:	4603      	mov	r3, r0
 8007eda:	f003 0302 	and.w	r3, r3, #2
 8007ede:	2b02      	cmp	r3, #2
 8007ee0:	d103      	bne.n	8007eea <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	2202      	movs	r2, #2
 8007ee8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	4618      	mov	r0, r3
 8007ef0:	f009 fc0c 	bl	801170c <USB_ReadInterrupts>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007efa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8007efe:	d120      	bne.n	8007f42 <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8007f08:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	f003 0301 	and.w	r3, r3, #1
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d113      	bne.n	8007f42 <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8007f1a:	2110      	movs	r1, #16
 8007f1c:	6938      	ldr	r0, [r7, #16]
 8007f1e:	f009 faff 	bl	8011520 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8007f22:	6938      	ldr	r0, [r7, #16]
 8007f24:	f009 fb2e 	bl	8011584 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	7a5b      	ldrb	r3, [r3, #9]
 8007f2c:	2b02      	cmp	r3, #2
 8007f2e:	d105      	bne.n	8007f3c <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	681b      	ldr	r3, [r3, #0]
 8007f34:	2101      	movs	r1, #1
 8007f36:	4618      	mov	r0, r3
 8007f38:	f009 fd1a 	bl	8011970 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f00f fc5f 	bl	8017800 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	4618      	mov	r0, r3
 8007f48:	f009 fbe0 	bl	801170c <USB_ReadInterrupts>
 8007f4c:	4603      	mov	r3, r0
 8007f4e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007f52:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007f56:	d102      	bne.n	8007f5e <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8007f58:	6878      	ldr	r0, [r7, #4]
 8007f5a:	f001 fd4d 	bl	80099f8 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	681b      	ldr	r3, [r3, #0]
 8007f62:	4618      	mov	r0, r3
 8007f64:	f009 fbd2 	bl	801170c <USB_ReadInterrupts>
 8007f68:	4603      	mov	r3, r0
 8007f6a:	f003 0308 	and.w	r3, r3, #8
 8007f6e:	2b08      	cmp	r3, #8
 8007f70:	d106      	bne.n	8007f80 <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f00f fc28 	bl	80177c8 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	2208      	movs	r2, #8
 8007f7e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	4618      	mov	r0, r3
 8007f86:	f009 fbc1 	bl	801170c <USB_ReadInterrupts>
 8007f8a:	4603      	mov	r3, r0
 8007f8c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007f90:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8007f94:	d139      	bne.n	800800a <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	f00a f956 	bl	801224c <USB_HC_ReadInterrupt>
 8007fa0:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	617b      	str	r3, [r7, #20]
 8007fa6:	e025      	b.n	8007ff4 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8007fa8:	697b      	ldr	r3, [r7, #20]
 8007faa:	f003 030f 	and.w	r3, r3, #15
 8007fae:	68ba      	ldr	r2, [r7, #8]
 8007fb0:	fa22 f303 	lsr.w	r3, r2, r3
 8007fb4:	f003 0301 	and.w	r3, r3, #1
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d018      	beq.n	8007fee <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	015a      	lsls	r2, r3, #5
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	4413      	add	r3, r2
 8007fc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007fce:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007fd2:	d106      	bne.n	8007fe2 <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	b2db      	uxtb	r3, r3
 8007fd8:	4619      	mov	r1, r3
 8007fda:	6878      	ldr	r0, [r7, #4]
 8007fdc:	f000 f905 	bl	80081ea <HCD_HC_IN_IRQHandler>
 8007fe0:	e005      	b.n	8007fee <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	b2db      	uxtb	r3, r3
 8007fe6:	4619      	mov	r1, r3
 8007fe8:	6878      	ldr	r0, [r7, #4]
 8007fea:	f000 ff67 	bl	8008ebc <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8007fee:	697b      	ldr	r3, [r7, #20]
 8007ff0:	3301      	adds	r3, #1
 8007ff2:	617b      	str	r3, [r7, #20]
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	795b      	ldrb	r3, [r3, #5]
 8007ff8:	461a      	mov	r2, r3
 8007ffa:	697b      	ldr	r3, [r7, #20]
 8007ffc:	4293      	cmp	r3, r2
 8007ffe:	d3d3      	bcc.n	8007fa8 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8008008:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4618      	mov	r0, r3
 8008010:	f009 fb7c 	bl	801170c <USB_ReadInterrupts>
 8008014:	4603      	mov	r3, r0
 8008016:	f003 0310 	and.w	r3, r3, #16
 800801a:	2b10      	cmp	r3, #16
 800801c:	d101      	bne.n	8008022 <HAL_HCD_IRQHandler+0x1ea>
 800801e:	2301      	movs	r3, #1
 8008020:	e000      	b.n	8008024 <HAL_HCD_IRQHandler+0x1ec>
 8008022:	2300      	movs	r3, #0
 8008024:	2b00      	cmp	r3, #0
 8008026:	d014      	beq.n	8008052 <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	699a      	ldr	r2, [r3, #24]
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	f022 0210 	bic.w	r2, r2, #16
 8008036:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f001 fbfe 	bl	800983a <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	699a      	ldr	r2, [r3, #24]
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	f042 0210 	orr.w	r2, r2, #16
 800804c:	619a      	str	r2, [r3, #24]
 800804e:	e000      	b.n	8008052 <HAL_HCD_IRQHandler+0x21a>
      return;
 8008050:	bf00      	nop
    }
  }
}
 8008052:	3718      	adds	r7, #24
 8008054:	46bd      	mov	sp, r7
 8008056:	bd80      	pop	{r7, pc}

08008058 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b082      	sub	sp, #8
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8008066:	2b01      	cmp	r3, #1
 8008068:	d101      	bne.n	800806e <HAL_HCD_Start+0x16>
 800806a:	2302      	movs	r3, #2
 800806c:	e013      	b.n	8008096 <HAL_HCD_Start+0x3e>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	2201      	movs	r2, #1
 8008072:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	2101      	movs	r1, #1
 800807c:	4618      	mov	r0, r3
 800807e:	f009 fcde 	bl	8011a3e <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	4618      	mov	r0, r3
 8008088:	f009 f9dc 	bl	8011444 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2200      	movs	r2, #0
 8008090:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 8008094:	2300      	movs	r3, #0
}
 8008096:	4618      	mov	r0, r3
 8008098:	3708      	adds	r7, #8
 800809a:	46bd      	mov	sp, r7
 800809c:	bd80      	pop	{r7, pc}

0800809e <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800809e:	b580      	push	{r7, lr}
 80080a0:	b082      	sub	sp, #8
 80080a2:	af00      	add	r7, sp, #0
 80080a4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80080ac:	2b01      	cmp	r3, #1
 80080ae:	d101      	bne.n	80080b4 <HAL_HCD_Stop+0x16>
 80080b0:	2302      	movs	r3, #2
 80080b2:	e00d      	b.n	80080d0 <HAL_HCD_Stop+0x32>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2201      	movs	r2, #1
 80080b8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	4618      	mov	r0, r3
 80080c2:	f00a fa31 	bl	8012528 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	2200      	movs	r2, #0
 80080ca:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80080ce:	2300      	movs	r3, #0
}
 80080d0:	4618      	mov	r0, r3
 80080d2:	3708      	adds	r7, #8
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}

080080d8 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b082      	sub	sp, #8
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	4618      	mov	r0, r3
 80080e6:	f009 fc80 	bl	80119ea <USB_ResetPort>
 80080ea:	4603      	mov	r3, r0
}
 80080ec:	4618      	mov	r0, r3
 80080ee:	3708      	adds	r7, #8
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}

080080f4 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80080f4:	b480      	push	{r7}
 80080f6:	b083      	sub	sp, #12
 80080f8:	af00      	add	r7, sp, #0
 80080fa:	6078      	str	r0, [r7, #4]
 80080fc:	460b      	mov	r3, r1
 80080fe:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8008100:	78fa      	ldrb	r2, [r7, #3]
 8008102:	6879      	ldr	r1, [r7, #4]
 8008104:	4613      	mov	r3, r2
 8008106:	011b      	lsls	r3, r3, #4
 8008108:	1a9b      	subs	r3, r3, r2
 800810a:	009b      	lsls	r3, r3, #2
 800810c:	440b      	add	r3, r1
 800810e:	334c      	adds	r3, #76	@ 0x4c
 8008110:	781b      	ldrb	r3, [r3, #0]
}
 8008112:	4618      	mov	r0, r3
 8008114:	370c      	adds	r7, #12
 8008116:	46bd      	mov	sp, r7
 8008118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800811c:	4770      	bx	lr

0800811e <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800811e:	b480      	push	{r7}
 8008120:	b083      	sub	sp, #12
 8008122:	af00      	add	r7, sp, #0
 8008124:	6078      	str	r0, [r7, #4]
 8008126:	460b      	mov	r3, r1
 8008128:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800812a:	78fa      	ldrb	r2, [r7, #3]
 800812c:	6879      	ldr	r1, [r7, #4]
 800812e:	4613      	mov	r3, r2
 8008130:	011b      	lsls	r3, r3, #4
 8008132:	1a9b      	subs	r3, r3, r2
 8008134:	009b      	lsls	r3, r3, #2
 8008136:	440b      	add	r3, r1
 8008138:	3338      	adds	r3, #56	@ 0x38
 800813a:	681b      	ldr	r3, [r3, #0]
}
 800813c:	4618      	mov	r0, r3
 800813e:	370c      	adds	r7, #12
 8008140:	46bd      	mov	sp, r7
 8008142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008146:	4770      	bx	lr

08008148 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b082      	sub	sp, #8
 800814c:	af00      	add	r7, sp, #0
 800814e:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	4618      	mov	r0, r3
 8008156:	f009 fcc2 	bl	8011ade <USB_GetCurrentFrame>
 800815a:	4603      	mov	r3, r0
}
 800815c:	4618      	mov	r0, r3
 800815e:	3708      	adds	r7, #8
 8008160:	46bd      	mov	sp, r7
 8008162:	bd80      	pop	{r7, pc}

08008164 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b082      	sub	sp, #8
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4618      	mov	r0, r3
 8008172:	f009 fc9d 	bl	8011ab0 <USB_GetHostSpeed>
 8008176:	4603      	mov	r3, r0
}
 8008178:	4618      	mov	r0, r3
 800817a:	3708      	adds	r7, #8
 800817c:	46bd      	mov	sp, r7
 800817e:	bd80      	pop	{r7, pc}

08008180 <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8008180:	b480      	push	{r7}
 8008182:	b083      	sub	sp, #12
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
 8008188:	460b      	mov	r3, r1
 800818a:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 800818c:	78fa      	ldrb	r2, [r7, #3]
 800818e:	6879      	ldr	r1, [r7, #4]
 8008190:	4613      	mov	r3, r2
 8008192:	011b      	lsls	r3, r3, #4
 8008194:	1a9b      	subs	r3, r3, r2
 8008196:	009b      	lsls	r3, r3, #2
 8008198:	440b      	add	r3, r1
 800819a:	331a      	adds	r3, #26
 800819c:	2200      	movs	r2, #0
 800819e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80081a0:	78fa      	ldrb	r2, [r7, #3]
 80081a2:	6879      	ldr	r1, [r7, #4]
 80081a4:	4613      	mov	r3, r2
 80081a6:	011b      	lsls	r3, r3, #4
 80081a8:	1a9b      	subs	r3, r3, r2
 80081aa:	009b      	lsls	r3, r3, #2
 80081ac:	440b      	add	r3, r1
 80081ae:	331b      	adds	r3, #27
 80081b0:	2200      	movs	r2, #0
 80081b2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80081b4:	78fa      	ldrb	r2, [r7, #3]
 80081b6:	6879      	ldr	r1, [r7, #4]
 80081b8:	4613      	mov	r3, r2
 80081ba:	011b      	lsls	r3, r3, #4
 80081bc:	1a9b      	subs	r3, r3, r2
 80081be:	009b      	lsls	r3, r3, #2
 80081c0:	440b      	add	r3, r1
 80081c2:	3325      	adds	r3, #37	@ 0x25
 80081c4:	2200      	movs	r2, #0
 80081c6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80081c8:	78fa      	ldrb	r2, [r7, #3]
 80081ca:	6879      	ldr	r1, [r7, #4]
 80081cc:	4613      	mov	r3, r2
 80081ce:	011b      	lsls	r3, r3, #4
 80081d0:	1a9b      	subs	r3, r3, r2
 80081d2:	009b      	lsls	r3, r3, #2
 80081d4:	440b      	add	r3, r1
 80081d6:	3324      	adds	r3, #36	@ 0x24
 80081d8:	2200      	movs	r2, #0
 80081da:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 80081dc:	2300      	movs	r3, #0
}
 80081de:	4618      	mov	r0, r3
 80081e0:	370c      	adds	r7, #12
 80081e2:	46bd      	mov	sp, r7
 80081e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e8:	4770      	bx	lr

080081ea <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80081ea:	b580      	push	{r7, lr}
 80081ec:	b086      	sub	sp, #24
 80081ee:	af00      	add	r7, sp, #0
 80081f0:	6078      	str	r0, [r7, #4]
 80081f2:	460b      	mov	r3, r1
 80081f4:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80081fc:	697b      	ldr	r3, [r7, #20]
 80081fe:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	78fa      	ldrb	r2, [r7, #3]
 8008206:	4611      	mov	r1, r2
 8008208:	4618      	mov	r0, r3
 800820a:	f009 fa92 	bl	8011732 <USB_ReadChInterrupts>
 800820e:	4603      	mov	r3, r0
 8008210:	f003 0304 	and.w	r3, r3, #4
 8008214:	2b04      	cmp	r3, #4
 8008216:	d11a      	bne.n	800824e <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8008218:	78fb      	ldrb	r3, [r7, #3]
 800821a:	015a      	lsls	r2, r3, #5
 800821c:	693b      	ldr	r3, [r7, #16]
 800821e:	4413      	add	r3, r2
 8008220:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008224:	461a      	mov	r2, r3
 8008226:	2304      	movs	r3, #4
 8008228:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800822a:	78fa      	ldrb	r2, [r7, #3]
 800822c:	6879      	ldr	r1, [r7, #4]
 800822e:	4613      	mov	r3, r2
 8008230:	011b      	lsls	r3, r3, #4
 8008232:	1a9b      	subs	r3, r3, r2
 8008234:	009b      	lsls	r3, r3, #2
 8008236:	440b      	add	r3, r1
 8008238:	334d      	adds	r3, #77	@ 0x4d
 800823a:	2207      	movs	r2, #7
 800823c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	78fa      	ldrb	r2, [r7, #3]
 8008244:	4611      	mov	r1, r2
 8008246:	4618      	mov	r0, r3
 8008248:	f00a f811 	bl	801226e <USB_HC_Halt>
 800824c:	e09e      	b.n	800838c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	78fa      	ldrb	r2, [r7, #3]
 8008254:	4611      	mov	r1, r2
 8008256:	4618      	mov	r0, r3
 8008258:	f009 fa6b 	bl	8011732 <USB_ReadChInterrupts>
 800825c:	4603      	mov	r3, r0
 800825e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008262:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008266:	d11b      	bne.n	80082a0 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8008268:	78fb      	ldrb	r3, [r7, #3]
 800826a:	015a      	lsls	r2, r3, #5
 800826c:	693b      	ldr	r3, [r7, #16]
 800826e:	4413      	add	r3, r2
 8008270:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008274:	461a      	mov	r2, r3
 8008276:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800827a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 800827c:	78fa      	ldrb	r2, [r7, #3]
 800827e:	6879      	ldr	r1, [r7, #4]
 8008280:	4613      	mov	r3, r2
 8008282:	011b      	lsls	r3, r3, #4
 8008284:	1a9b      	subs	r3, r3, r2
 8008286:	009b      	lsls	r3, r3, #2
 8008288:	440b      	add	r3, r1
 800828a:	334d      	adds	r3, #77	@ 0x4d
 800828c:	2208      	movs	r2, #8
 800828e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	78fa      	ldrb	r2, [r7, #3]
 8008296:	4611      	mov	r1, r2
 8008298:	4618      	mov	r0, r3
 800829a:	f009 ffe8 	bl	801226e <USB_HC_Halt>
 800829e:	e075      	b.n	800838c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	78fa      	ldrb	r2, [r7, #3]
 80082a6:	4611      	mov	r1, r2
 80082a8:	4618      	mov	r0, r3
 80082aa:	f009 fa42 	bl	8011732 <USB_ReadChInterrupts>
 80082ae:	4603      	mov	r3, r0
 80082b0:	f003 0308 	and.w	r3, r3, #8
 80082b4:	2b08      	cmp	r3, #8
 80082b6:	d11a      	bne.n	80082ee <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80082b8:	78fb      	ldrb	r3, [r7, #3]
 80082ba:	015a      	lsls	r2, r3, #5
 80082bc:	693b      	ldr	r3, [r7, #16]
 80082be:	4413      	add	r3, r2
 80082c0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80082c4:	461a      	mov	r2, r3
 80082c6:	2308      	movs	r3, #8
 80082c8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80082ca:	78fa      	ldrb	r2, [r7, #3]
 80082cc:	6879      	ldr	r1, [r7, #4]
 80082ce:	4613      	mov	r3, r2
 80082d0:	011b      	lsls	r3, r3, #4
 80082d2:	1a9b      	subs	r3, r3, r2
 80082d4:	009b      	lsls	r3, r3, #2
 80082d6:	440b      	add	r3, r1
 80082d8:	334d      	adds	r3, #77	@ 0x4d
 80082da:	2206      	movs	r2, #6
 80082dc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	78fa      	ldrb	r2, [r7, #3]
 80082e4:	4611      	mov	r1, r2
 80082e6:	4618      	mov	r0, r3
 80082e8:	f009 ffc1 	bl	801226e <USB_HC_Halt>
 80082ec:	e04e      	b.n	800838c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	78fa      	ldrb	r2, [r7, #3]
 80082f4:	4611      	mov	r1, r2
 80082f6:	4618      	mov	r0, r3
 80082f8:	f009 fa1b 	bl	8011732 <USB_ReadChInterrupts>
 80082fc:	4603      	mov	r3, r0
 80082fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008302:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008306:	d11b      	bne.n	8008340 <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8008308:	78fb      	ldrb	r3, [r7, #3]
 800830a:	015a      	lsls	r2, r3, #5
 800830c:	693b      	ldr	r3, [r7, #16]
 800830e:	4413      	add	r3, r2
 8008310:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008314:	461a      	mov	r2, r3
 8008316:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800831a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800831c:	78fa      	ldrb	r2, [r7, #3]
 800831e:	6879      	ldr	r1, [r7, #4]
 8008320:	4613      	mov	r3, r2
 8008322:	011b      	lsls	r3, r3, #4
 8008324:	1a9b      	subs	r3, r3, r2
 8008326:	009b      	lsls	r3, r3, #2
 8008328:	440b      	add	r3, r1
 800832a:	334d      	adds	r3, #77	@ 0x4d
 800832c:	2209      	movs	r2, #9
 800832e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	78fa      	ldrb	r2, [r7, #3]
 8008336:	4611      	mov	r1, r2
 8008338:	4618      	mov	r0, r3
 800833a:	f009 ff98 	bl	801226e <USB_HC_Halt>
 800833e:	e025      	b.n	800838c <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	78fa      	ldrb	r2, [r7, #3]
 8008346:	4611      	mov	r1, r2
 8008348:	4618      	mov	r0, r3
 800834a:	f009 f9f2 	bl	8011732 <USB_ReadChInterrupts>
 800834e:	4603      	mov	r3, r0
 8008350:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008354:	2b80      	cmp	r3, #128	@ 0x80
 8008356:	d119      	bne.n	800838c <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8008358:	78fb      	ldrb	r3, [r7, #3]
 800835a:	015a      	lsls	r2, r3, #5
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	4413      	add	r3, r2
 8008360:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008364:	461a      	mov	r2, r3
 8008366:	2380      	movs	r3, #128	@ 0x80
 8008368:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 800836a:	78fa      	ldrb	r2, [r7, #3]
 800836c:	6879      	ldr	r1, [r7, #4]
 800836e:	4613      	mov	r3, r2
 8008370:	011b      	lsls	r3, r3, #4
 8008372:	1a9b      	subs	r3, r3, r2
 8008374:	009b      	lsls	r3, r3, #2
 8008376:	440b      	add	r3, r1
 8008378:	334d      	adds	r3, #77	@ 0x4d
 800837a:	2207      	movs	r2, #7
 800837c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	78fa      	ldrb	r2, [r7, #3]
 8008384:	4611      	mov	r1, r2
 8008386:	4618      	mov	r0, r3
 8008388:	f009 ff71 	bl	801226e <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	78fa      	ldrb	r2, [r7, #3]
 8008392:	4611      	mov	r1, r2
 8008394:	4618      	mov	r0, r3
 8008396:	f009 f9cc 	bl	8011732 <USB_ReadChInterrupts>
 800839a:	4603      	mov	r3, r0
 800839c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80083a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80083a4:	d112      	bne.n	80083cc <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	78fa      	ldrb	r2, [r7, #3]
 80083ac:	4611      	mov	r1, r2
 80083ae:	4618      	mov	r0, r3
 80083b0:	f009 ff5d 	bl	801226e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 80083b4:	78fb      	ldrb	r3, [r7, #3]
 80083b6:	015a      	lsls	r2, r3, #5
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	4413      	add	r3, r2
 80083bc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083c0:	461a      	mov	r2, r3
 80083c2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80083c6:	6093      	str	r3, [r2, #8]
 80083c8:	f000 bd75 	b.w	8008eb6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	78fa      	ldrb	r2, [r7, #3]
 80083d2:	4611      	mov	r1, r2
 80083d4:	4618      	mov	r0, r3
 80083d6:	f009 f9ac 	bl	8011732 <USB_ReadChInterrupts>
 80083da:	4603      	mov	r3, r0
 80083dc:	f003 0301 	and.w	r3, r3, #1
 80083e0:	2b01      	cmp	r3, #1
 80083e2:	f040 8128 	bne.w	8008636 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80083e6:	78fb      	ldrb	r3, [r7, #3]
 80083e8:	015a      	lsls	r2, r3, #5
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	4413      	add	r3, r2
 80083ee:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80083f2:	461a      	mov	r2, r3
 80083f4:	2320      	movs	r3, #32
 80083f6:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80083f8:	78fa      	ldrb	r2, [r7, #3]
 80083fa:	6879      	ldr	r1, [r7, #4]
 80083fc:	4613      	mov	r3, r2
 80083fe:	011b      	lsls	r3, r3, #4
 8008400:	1a9b      	subs	r3, r3, r2
 8008402:	009b      	lsls	r3, r3, #2
 8008404:	440b      	add	r3, r1
 8008406:	331b      	adds	r3, #27
 8008408:	781b      	ldrb	r3, [r3, #0]
 800840a:	2b01      	cmp	r3, #1
 800840c:	d119      	bne.n	8008442 <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800840e:	78fa      	ldrb	r2, [r7, #3]
 8008410:	6879      	ldr	r1, [r7, #4]
 8008412:	4613      	mov	r3, r2
 8008414:	011b      	lsls	r3, r3, #4
 8008416:	1a9b      	subs	r3, r3, r2
 8008418:	009b      	lsls	r3, r3, #2
 800841a:	440b      	add	r3, r1
 800841c:	331b      	adds	r3, #27
 800841e:	2200      	movs	r2, #0
 8008420:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008422:	78fb      	ldrb	r3, [r7, #3]
 8008424:	015a      	lsls	r2, r3, #5
 8008426:	693b      	ldr	r3, [r7, #16]
 8008428:	4413      	add	r3, r2
 800842a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800842e:	685b      	ldr	r3, [r3, #4]
 8008430:	78fa      	ldrb	r2, [r7, #3]
 8008432:	0151      	lsls	r1, r2, #5
 8008434:	693a      	ldr	r2, [r7, #16]
 8008436:	440a      	add	r2, r1
 8008438:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800843c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008440:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	799b      	ldrb	r3, [r3, #6]
 8008446:	2b00      	cmp	r3, #0
 8008448:	d01b      	beq.n	8008482 <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 800844a:	78fa      	ldrb	r2, [r7, #3]
 800844c:	6879      	ldr	r1, [r7, #4]
 800844e:	4613      	mov	r3, r2
 8008450:	011b      	lsls	r3, r3, #4
 8008452:	1a9b      	subs	r3, r3, r2
 8008454:	009b      	lsls	r3, r3, #2
 8008456:	440b      	add	r3, r1
 8008458:	3330      	adds	r3, #48	@ 0x30
 800845a:	6819      	ldr	r1, [r3, #0]
 800845c:	78fb      	ldrb	r3, [r7, #3]
 800845e:	015a      	lsls	r2, r3, #5
 8008460:	693b      	ldr	r3, [r7, #16]
 8008462:	4413      	add	r3, r2
 8008464:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008468:	691b      	ldr	r3, [r3, #16]
 800846a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800846e:	78fa      	ldrb	r2, [r7, #3]
 8008470:	1ac9      	subs	r1, r1, r3
 8008472:	6878      	ldr	r0, [r7, #4]
 8008474:	4613      	mov	r3, r2
 8008476:	011b      	lsls	r3, r3, #4
 8008478:	1a9b      	subs	r3, r3, r2
 800847a:	009b      	lsls	r3, r3, #2
 800847c:	4403      	add	r3, r0
 800847e:	3338      	adds	r3, #56	@ 0x38
 8008480:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8008482:	78fa      	ldrb	r2, [r7, #3]
 8008484:	6879      	ldr	r1, [r7, #4]
 8008486:	4613      	mov	r3, r2
 8008488:	011b      	lsls	r3, r3, #4
 800848a:	1a9b      	subs	r3, r3, r2
 800848c:	009b      	lsls	r3, r3, #2
 800848e:	440b      	add	r3, r1
 8008490:	334d      	adds	r3, #77	@ 0x4d
 8008492:	2201      	movs	r2, #1
 8008494:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8008496:	78fa      	ldrb	r2, [r7, #3]
 8008498:	6879      	ldr	r1, [r7, #4]
 800849a:	4613      	mov	r3, r2
 800849c:	011b      	lsls	r3, r3, #4
 800849e:	1a9b      	subs	r3, r3, r2
 80084a0:	009b      	lsls	r3, r3, #2
 80084a2:	440b      	add	r3, r1
 80084a4:	3344      	adds	r3, #68	@ 0x44
 80084a6:	2200      	movs	r2, #0
 80084a8:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80084aa:	78fb      	ldrb	r3, [r7, #3]
 80084ac:	015a      	lsls	r2, r3, #5
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	4413      	add	r3, r2
 80084b2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80084b6:	461a      	mov	r2, r3
 80084b8:	2301      	movs	r3, #1
 80084ba:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80084bc:	78fa      	ldrb	r2, [r7, #3]
 80084be:	6879      	ldr	r1, [r7, #4]
 80084c0:	4613      	mov	r3, r2
 80084c2:	011b      	lsls	r3, r3, #4
 80084c4:	1a9b      	subs	r3, r3, r2
 80084c6:	009b      	lsls	r3, r3, #2
 80084c8:	440b      	add	r3, r1
 80084ca:	3326      	adds	r3, #38	@ 0x26
 80084cc:	781b      	ldrb	r3, [r3, #0]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d00a      	beq.n	80084e8 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80084d2:	78fa      	ldrb	r2, [r7, #3]
 80084d4:	6879      	ldr	r1, [r7, #4]
 80084d6:	4613      	mov	r3, r2
 80084d8:	011b      	lsls	r3, r3, #4
 80084da:	1a9b      	subs	r3, r3, r2
 80084dc:	009b      	lsls	r3, r3, #2
 80084de:	440b      	add	r3, r1
 80084e0:	3326      	adds	r3, #38	@ 0x26
 80084e2:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80084e4:	2b02      	cmp	r3, #2
 80084e6:	d110      	bne.n	800850a <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	78fa      	ldrb	r2, [r7, #3]
 80084ee:	4611      	mov	r1, r2
 80084f0:	4618      	mov	r0, r3
 80084f2:	f009 febc 	bl	801226e <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80084f6:	78fb      	ldrb	r3, [r7, #3]
 80084f8:	015a      	lsls	r2, r3, #5
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	4413      	add	r3, r2
 80084fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008502:	461a      	mov	r2, r3
 8008504:	2310      	movs	r3, #16
 8008506:	6093      	str	r3, [r2, #8]
 8008508:	e03d      	b.n	8008586 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800850a:	78fa      	ldrb	r2, [r7, #3]
 800850c:	6879      	ldr	r1, [r7, #4]
 800850e:	4613      	mov	r3, r2
 8008510:	011b      	lsls	r3, r3, #4
 8008512:	1a9b      	subs	r3, r3, r2
 8008514:	009b      	lsls	r3, r3, #2
 8008516:	440b      	add	r3, r1
 8008518:	3326      	adds	r3, #38	@ 0x26
 800851a:	781b      	ldrb	r3, [r3, #0]
 800851c:	2b03      	cmp	r3, #3
 800851e:	d00a      	beq.n	8008536 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8008520:	78fa      	ldrb	r2, [r7, #3]
 8008522:	6879      	ldr	r1, [r7, #4]
 8008524:	4613      	mov	r3, r2
 8008526:	011b      	lsls	r3, r3, #4
 8008528:	1a9b      	subs	r3, r3, r2
 800852a:	009b      	lsls	r3, r3, #2
 800852c:	440b      	add	r3, r1
 800852e:	3326      	adds	r3, #38	@ 0x26
 8008530:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8008532:	2b01      	cmp	r3, #1
 8008534:	d127      	bne.n	8008586 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8008536:	78fb      	ldrb	r3, [r7, #3]
 8008538:	015a      	lsls	r2, r3, #5
 800853a:	693b      	ldr	r3, [r7, #16]
 800853c:	4413      	add	r3, r2
 800853e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	78fa      	ldrb	r2, [r7, #3]
 8008546:	0151      	lsls	r1, r2, #5
 8008548:	693a      	ldr	r2, [r7, #16]
 800854a:	440a      	add	r2, r1
 800854c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008550:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008554:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008556:	78fa      	ldrb	r2, [r7, #3]
 8008558:	6879      	ldr	r1, [r7, #4]
 800855a:	4613      	mov	r3, r2
 800855c:	011b      	lsls	r3, r3, #4
 800855e:	1a9b      	subs	r3, r3, r2
 8008560:	009b      	lsls	r3, r3, #2
 8008562:	440b      	add	r3, r1
 8008564:	334c      	adds	r3, #76	@ 0x4c
 8008566:	2201      	movs	r2, #1
 8008568:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800856a:	78fa      	ldrb	r2, [r7, #3]
 800856c:	6879      	ldr	r1, [r7, #4]
 800856e:	4613      	mov	r3, r2
 8008570:	011b      	lsls	r3, r3, #4
 8008572:	1a9b      	subs	r3, r3, r2
 8008574:	009b      	lsls	r3, r3, #2
 8008576:	440b      	add	r3, r1
 8008578:	334c      	adds	r3, #76	@ 0x4c
 800857a:	781a      	ldrb	r2, [r3, #0]
 800857c:	78fb      	ldrb	r3, [r7, #3]
 800857e:	4619      	mov	r1, r3
 8008580:	6878      	ldr	r0, [r7, #4]
 8008582:	f00f f94b 	bl	801781c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	799b      	ldrb	r3, [r3, #6]
 800858a:	2b01      	cmp	r3, #1
 800858c:	d13b      	bne.n	8008606 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800858e:	78fa      	ldrb	r2, [r7, #3]
 8008590:	6879      	ldr	r1, [r7, #4]
 8008592:	4613      	mov	r3, r2
 8008594:	011b      	lsls	r3, r3, #4
 8008596:	1a9b      	subs	r3, r3, r2
 8008598:	009b      	lsls	r3, r3, #2
 800859a:	440b      	add	r3, r1
 800859c:	3338      	adds	r3, #56	@ 0x38
 800859e:	6819      	ldr	r1, [r3, #0]
 80085a0:	78fa      	ldrb	r2, [r7, #3]
 80085a2:	6878      	ldr	r0, [r7, #4]
 80085a4:	4613      	mov	r3, r2
 80085a6:	011b      	lsls	r3, r3, #4
 80085a8:	1a9b      	subs	r3, r3, r2
 80085aa:	009b      	lsls	r3, r3, #2
 80085ac:	4403      	add	r3, r0
 80085ae:	3328      	adds	r3, #40	@ 0x28
 80085b0:	881b      	ldrh	r3, [r3, #0]
 80085b2:	440b      	add	r3, r1
 80085b4:	1e59      	subs	r1, r3, #1
 80085b6:	78fa      	ldrb	r2, [r7, #3]
 80085b8:	6878      	ldr	r0, [r7, #4]
 80085ba:	4613      	mov	r3, r2
 80085bc:	011b      	lsls	r3, r3, #4
 80085be:	1a9b      	subs	r3, r3, r2
 80085c0:	009b      	lsls	r3, r3, #2
 80085c2:	4403      	add	r3, r0
 80085c4:	3328      	adds	r3, #40	@ 0x28
 80085c6:	881b      	ldrh	r3, [r3, #0]
 80085c8:	fbb1 f3f3 	udiv	r3, r1, r3
 80085cc:	f003 0301 	and.w	r3, r3, #1
 80085d0:	2b00      	cmp	r3, #0
 80085d2:	f000 8470 	beq.w	8008eb6 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80085d6:	78fa      	ldrb	r2, [r7, #3]
 80085d8:	6879      	ldr	r1, [r7, #4]
 80085da:	4613      	mov	r3, r2
 80085dc:	011b      	lsls	r3, r3, #4
 80085de:	1a9b      	subs	r3, r3, r2
 80085e0:	009b      	lsls	r3, r3, #2
 80085e2:	440b      	add	r3, r1
 80085e4:	333c      	adds	r3, #60	@ 0x3c
 80085e6:	781b      	ldrb	r3, [r3, #0]
 80085e8:	78fa      	ldrb	r2, [r7, #3]
 80085ea:	f083 0301 	eor.w	r3, r3, #1
 80085ee:	b2d8      	uxtb	r0, r3
 80085f0:	6879      	ldr	r1, [r7, #4]
 80085f2:	4613      	mov	r3, r2
 80085f4:	011b      	lsls	r3, r3, #4
 80085f6:	1a9b      	subs	r3, r3, r2
 80085f8:	009b      	lsls	r3, r3, #2
 80085fa:	440b      	add	r3, r1
 80085fc:	333c      	adds	r3, #60	@ 0x3c
 80085fe:	4602      	mov	r2, r0
 8008600:	701a      	strb	r2, [r3, #0]
 8008602:	f000 bc58 	b.w	8008eb6 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8008606:	78fa      	ldrb	r2, [r7, #3]
 8008608:	6879      	ldr	r1, [r7, #4]
 800860a:	4613      	mov	r3, r2
 800860c:	011b      	lsls	r3, r3, #4
 800860e:	1a9b      	subs	r3, r3, r2
 8008610:	009b      	lsls	r3, r3, #2
 8008612:	440b      	add	r3, r1
 8008614:	333c      	adds	r3, #60	@ 0x3c
 8008616:	781b      	ldrb	r3, [r3, #0]
 8008618:	78fa      	ldrb	r2, [r7, #3]
 800861a:	f083 0301 	eor.w	r3, r3, #1
 800861e:	b2d8      	uxtb	r0, r3
 8008620:	6879      	ldr	r1, [r7, #4]
 8008622:	4613      	mov	r3, r2
 8008624:	011b      	lsls	r3, r3, #4
 8008626:	1a9b      	subs	r3, r3, r2
 8008628:	009b      	lsls	r3, r3, #2
 800862a:	440b      	add	r3, r1
 800862c:	333c      	adds	r3, #60	@ 0x3c
 800862e:	4602      	mov	r2, r0
 8008630:	701a      	strb	r2, [r3, #0]
 8008632:	f000 bc40 	b.w	8008eb6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	78fa      	ldrb	r2, [r7, #3]
 800863c:	4611      	mov	r1, r2
 800863e:	4618      	mov	r0, r3
 8008640:	f009 f877 	bl	8011732 <USB_ReadChInterrupts>
 8008644:	4603      	mov	r3, r0
 8008646:	f003 0320 	and.w	r3, r3, #32
 800864a:	2b20      	cmp	r3, #32
 800864c:	d131      	bne.n	80086b2 <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800864e:	78fb      	ldrb	r3, [r7, #3]
 8008650:	015a      	lsls	r2, r3, #5
 8008652:	693b      	ldr	r3, [r7, #16]
 8008654:	4413      	add	r3, r2
 8008656:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800865a:	461a      	mov	r2, r3
 800865c:	2320      	movs	r3, #32
 800865e:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8008660:	78fa      	ldrb	r2, [r7, #3]
 8008662:	6879      	ldr	r1, [r7, #4]
 8008664:	4613      	mov	r3, r2
 8008666:	011b      	lsls	r3, r3, #4
 8008668:	1a9b      	subs	r3, r3, r2
 800866a:	009b      	lsls	r3, r3, #2
 800866c:	440b      	add	r3, r1
 800866e:	331a      	adds	r3, #26
 8008670:	781b      	ldrb	r3, [r3, #0]
 8008672:	2b01      	cmp	r3, #1
 8008674:	f040 841f 	bne.w	8008eb6 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8008678:	78fa      	ldrb	r2, [r7, #3]
 800867a:	6879      	ldr	r1, [r7, #4]
 800867c:	4613      	mov	r3, r2
 800867e:	011b      	lsls	r3, r3, #4
 8008680:	1a9b      	subs	r3, r3, r2
 8008682:	009b      	lsls	r3, r3, #2
 8008684:	440b      	add	r3, r1
 8008686:	331b      	adds	r3, #27
 8008688:	2201      	movs	r2, #1
 800868a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 800868c:	78fa      	ldrb	r2, [r7, #3]
 800868e:	6879      	ldr	r1, [r7, #4]
 8008690:	4613      	mov	r3, r2
 8008692:	011b      	lsls	r3, r3, #4
 8008694:	1a9b      	subs	r3, r3, r2
 8008696:	009b      	lsls	r3, r3, #2
 8008698:	440b      	add	r3, r1
 800869a:	334d      	adds	r3, #77	@ 0x4d
 800869c:	2203      	movs	r2, #3
 800869e:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	78fa      	ldrb	r2, [r7, #3]
 80086a6:	4611      	mov	r1, r2
 80086a8:	4618      	mov	r0, r3
 80086aa:	f009 fde0 	bl	801226e <USB_HC_Halt>
 80086ae:	f000 bc02 	b.w	8008eb6 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	78fa      	ldrb	r2, [r7, #3]
 80086b8:	4611      	mov	r1, r2
 80086ba:	4618      	mov	r0, r3
 80086bc:	f009 f839 	bl	8011732 <USB_ReadChInterrupts>
 80086c0:	4603      	mov	r3, r0
 80086c2:	f003 0302 	and.w	r3, r3, #2
 80086c6:	2b02      	cmp	r3, #2
 80086c8:	f040 8305 	bne.w	8008cd6 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80086cc:	78fb      	ldrb	r3, [r7, #3]
 80086ce:	015a      	lsls	r2, r3, #5
 80086d0:	693b      	ldr	r3, [r7, #16]
 80086d2:	4413      	add	r3, r2
 80086d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80086d8:	461a      	mov	r2, r3
 80086da:	2302      	movs	r3, #2
 80086dc:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80086de:	78fa      	ldrb	r2, [r7, #3]
 80086e0:	6879      	ldr	r1, [r7, #4]
 80086e2:	4613      	mov	r3, r2
 80086e4:	011b      	lsls	r3, r3, #4
 80086e6:	1a9b      	subs	r3, r3, r2
 80086e8:	009b      	lsls	r3, r3, #2
 80086ea:	440b      	add	r3, r1
 80086ec:	334d      	adds	r3, #77	@ 0x4d
 80086ee:	781b      	ldrb	r3, [r3, #0]
 80086f0:	2b01      	cmp	r3, #1
 80086f2:	d114      	bne.n	800871e <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80086f4:	78fa      	ldrb	r2, [r7, #3]
 80086f6:	6879      	ldr	r1, [r7, #4]
 80086f8:	4613      	mov	r3, r2
 80086fa:	011b      	lsls	r3, r3, #4
 80086fc:	1a9b      	subs	r3, r3, r2
 80086fe:	009b      	lsls	r3, r3, #2
 8008700:	440b      	add	r3, r1
 8008702:	334d      	adds	r3, #77	@ 0x4d
 8008704:	2202      	movs	r2, #2
 8008706:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8008708:	78fa      	ldrb	r2, [r7, #3]
 800870a:	6879      	ldr	r1, [r7, #4]
 800870c:	4613      	mov	r3, r2
 800870e:	011b      	lsls	r3, r3, #4
 8008710:	1a9b      	subs	r3, r3, r2
 8008712:	009b      	lsls	r3, r3, #2
 8008714:	440b      	add	r3, r1
 8008716:	334c      	adds	r3, #76	@ 0x4c
 8008718:	2201      	movs	r2, #1
 800871a:	701a      	strb	r2, [r3, #0]
 800871c:	e2cc      	b.n	8008cb8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800871e:	78fa      	ldrb	r2, [r7, #3]
 8008720:	6879      	ldr	r1, [r7, #4]
 8008722:	4613      	mov	r3, r2
 8008724:	011b      	lsls	r3, r3, #4
 8008726:	1a9b      	subs	r3, r3, r2
 8008728:	009b      	lsls	r3, r3, #2
 800872a:	440b      	add	r3, r1
 800872c:	334d      	adds	r3, #77	@ 0x4d
 800872e:	781b      	ldrb	r3, [r3, #0]
 8008730:	2b06      	cmp	r3, #6
 8008732:	d114      	bne.n	800875e <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008734:	78fa      	ldrb	r2, [r7, #3]
 8008736:	6879      	ldr	r1, [r7, #4]
 8008738:	4613      	mov	r3, r2
 800873a:	011b      	lsls	r3, r3, #4
 800873c:	1a9b      	subs	r3, r3, r2
 800873e:	009b      	lsls	r3, r3, #2
 8008740:	440b      	add	r3, r1
 8008742:	334d      	adds	r3, #77	@ 0x4d
 8008744:	2202      	movs	r2, #2
 8008746:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8008748:	78fa      	ldrb	r2, [r7, #3]
 800874a:	6879      	ldr	r1, [r7, #4]
 800874c:	4613      	mov	r3, r2
 800874e:	011b      	lsls	r3, r3, #4
 8008750:	1a9b      	subs	r3, r3, r2
 8008752:	009b      	lsls	r3, r3, #2
 8008754:	440b      	add	r3, r1
 8008756:	334c      	adds	r3, #76	@ 0x4c
 8008758:	2205      	movs	r2, #5
 800875a:	701a      	strb	r2, [r3, #0]
 800875c:	e2ac      	b.n	8008cb8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800875e:	78fa      	ldrb	r2, [r7, #3]
 8008760:	6879      	ldr	r1, [r7, #4]
 8008762:	4613      	mov	r3, r2
 8008764:	011b      	lsls	r3, r3, #4
 8008766:	1a9b      	subs	r3, r3, r2
 8008768:	009b      	lsls	r3, r3, #2
 800876a:	440b      	add	r3, r1
 800876c:	334d      	adds	r3, #77	@ 0x4d
 800876e:	781b      	ldrb	r3, [r3, #0]
 8008770:	2b07      	cmp	r3, #7
 8008772:	d00b      	beq.n	800878c <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8008774:	78fa      	ldrb	r2, [r7, #3]
 8008776:	6879      	ldr	r1, [r7, #4]
 8008778:	4613      	mov	r3, r2
 800877a:	011b      	lsls	r3, r3, #4
 800877c:	1a9b      	subs	r3, r3, r2
 800877e:	009b      	lsls	r3, r3, #2
 8008780:	440b      	add	r3, r1
 8008782:	334d      	adds	r3, #77	@ 0x4d
 8008784:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8008786:	2b09      	cmp	r3, #9
 8008788:	f040 80a6 	bne.w	80088d8 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800878c:	78fa      	ldrb	r2, [r7, #3]
 800878e:	6879      	ldr	r1, [r7, #4]
 8008790:	4613      	mov	r3, r2
 8008792:	011b      	lsls	r3, r3, #4
 8008794:	1a9b      	subs	r3, r3, r2
 8008796:	009b      	lsls	r3, r3, #2
 8008798:	440b      	add	r3, r1
 800879a:	334d      	adds	r3, #77	@ 0x4d
 800879c:	2202      	movs	r2, #2
 800879e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80087a0:	78fa      	ldrb	r2, [r7, #3]
 80087a2:	6879      	ldr	r1, [r7, #4]
 80087a4:	4613      	mov	r3, r2
 80087a6:	011b      	lsls	r3, r3, #4
 80087a8:	1a9b      	subs	r3, r3, r2
 80087aa:	009b      	lsls	r3, r3, #2
 80087ac:	440b      	add	r3, r1
 80087ae:	3344      	adds	r3, #68	@ 0x44
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	1c59      	adds	r1, r3, #1
 80087b4:	6878      	ldr	r0, [r7, #4]
 80087b6:	4613      	mov	r3, r2
 80087b8:	011b      	lsls	r3, r3, #4
 80087ba:	1a9b      	subs	r3, r3, r2
 80087bc:	009b      	lsls	r3, r3, #2
 80087be:	4403      	add	r3, r0
 80087c0:	3344      	adds	r3, #68	@ 0x44
 80087c2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80087c4:	78fa      	ldrb	r2, [r7, #3]
 80087c6:	6879      	ldr	r1, [r7, #4]
 80087c8:	4613      	mov	r3, r2
 80087ca:	011b      	lsls	r3, r3, #4
 80087cc:	1a9b      	subs	r3, r3, r2
 80087ce:	009b      	lsls	r3, r3, #2
 80087d0:	440b      	add	r3, r1
 80087d2:	3344      	adds	r3, #68	@ 0x44
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	2b02      	cmp	r3, #2
 80087d8:	d943      	bls.n	8008862 <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80087da:	78fa      	ldrb	r2, [r7, #3]
 80087dc:	6879      	ldr	r1, [r7, #4]
 80087de:	4613      	mov	r3, r2
 80087e0:	011b      	lsls	r3, r3, #4
 80087e2:	1a9b      	subs	r3, r3, r2
 80087e4:	009b      	lsls	r3, r3, #2
 80087e6:	440b      	add	r3, r1
 80087e8:	3344      	adds	r3, #68	@ 0x44
 80087ea:	2200      	movs	r2, #0
 80087ec:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80087ee:	78fa      	ldrb	r2, [r7, #3]
 80087f0:	6879      	ldr	r1, [r7, #4]
 80087f2:	4613      	mov	r3, r2
 80087f4:	011b      	lsls	r3, r3, #4
 80087f6:	1a9b      	subs	r3, r3, r2
 80087f8:	009b      	lsls	r3, r3, #2
 80087fa:	440b      	add	r3, r1
 80087fc:	331a      	adds	r3, #26
 80087fe:	781b      	ldrb	r3, [r3, #0]
 8008800:	2b01      	cmp	r3, #1
 8008802:	d123      	bne.n	800884c <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8008804:	78fa      	ldrb	r2, [r7, #3]
 8008806:	6879      	ldr	r1, [r7, #4]
 8008808:	4613      	mov	r3, r2
 800880a:	011b      	lsls	r3, r3, #4
 800880c:	1a9b      	subs	r3, r3, r2
 800880e:	009b      	lsls	r3, r3, #2
 8008810:	440b      	add	r3, r1
 8008812:	331b      	adds	r3, #27
 8008814:	2200      	movs	r2, #0
 8008816:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8008818:	78fa      	ldrb	r2, [r7, #3]
 800881a:	6879      	ldr	r1, [r7, #4]
 800881c:	4613      	mov	r3, r2
 800881e:	011b      	lsls	r3, r3, #4
 8008820:	1a9b      	subs	r3, r3, r2
 8008822:	009b      	lsls	r3, r3, #2
 8008824:	440b      	add	r3, r1
 8008826:	331c      	adds	r3, #28
 8008828:	2200      	movs	r2, #0
 800882a:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800882c:	78fb      	ldrb	r3, [r7, #3]
 800882e:	015a      	lsls	r2, r3, #5
 8008830:	693b      	ldr	r3, [r7, #16]
 8008832:	4413      	add	r3, r2
 8008834:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008838:	685b      	ldr	r3, [r3, #4]
 800883a:	78fa      	ldrb	r2, [r7, #3]
 800883c:	0151      	lsls	r1, r2, #5
 800883e:	693a      	ldr	r2, [r7, #16]
 8008840:	440a      	add	r2, r1
 8008842:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008846:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800884a:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 800884c:	78fa      	ldrb	r2, [r7, #3]
 800884e:	6879      	ldr	r1, [r7, #4]
 8008850:	4613      	mov	r3, r2
 8008852:	011b      	lsls	r3, r3, #4
 8008854:	1a9b      	subs	r3, r3, r2
 8008856:	009b      	lsls	r3, r3, #2
 8008858:	440b      	add	r3, r1
 800885a:	334c      	adds	r3, #76	@ 0x4c
 800885c:	2204      	movs	r2, #4
 800885e:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008860:	e229      	b.n	8008cb6 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008862:	78fa      	ldrb	r2, [r7, #3]
 8008864:	6879      	ldr	r1, [r7, #4]
 8008866:	4613      	mov	r3, r2
 8008868:	011b      	lsls	r3, r3, #4
 800886a:	1a9b      	subs	r3, r3, r2
 800886c:	009b      	lsls	r3, r3, #2
 800886e:	440b      	add	r3, r1
 8008870:	334c      	adds	r3, #76	@ 0x4c
 8008872:	2202      	movs	r2, #2
 8008874:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008876:	78fa      	ldrb	r2, [r7, #3]
 8008878:	6879      	ldr	r1, [r7, #4]
 800887a:	4613      	mov	r3, r2
 800887c:	011b      	lsls	r3, r3, #4
 800887e:	1a9b      	subs	r3, r3, r2
 8008880:	009b      	lsls	r3, r3, #2
 8008882:	440b      	add	r3, r1
 8008884:	3326      	adds	r3, #38	@ 0x26
 8008886:	781b      	ldrb	r3, [r3, #0]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d00b      	beq.n	80088a4 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800888c:	78fa      	ldrb	r2, [r7, #3]
 800888e:	6879      	ldr	r1, [r7, #4]
 8008890:	4613      	mov	r3, r2
 8008892:	011b      	lsls	r3, r3, #4
 8008894:	1a9b      	subs	r3, r3, r2
 8008896:	009b      	lsls	r3, r3, #2
 8008898:	440b      	add	r3, r1
 800889a:	3326      	adds	r3, #38	@ 0x26
 800889c:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800889e:	2b02      	cmp	r3, #2
 80088a0:	f040 8209 	bne.w	8008cb6 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80088a4:	78fb      	ldrb	r3, [r7, #3]
 80088a6:	015a      	lsls	r2, r3, #5
 80088a8:	693b      	ldr	r3, [r7, #16]
 80088aa:	4413      	add	r3, r2
 80088ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80088ba:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80088c2:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80088c4:	78fb      	ldrb	r3, [r7, #3]
 80088c6:	015a      	lsls	r2, r3, #5
 80088c8:	693b      	ldr	r3, [r7, #16]
 80088ca:	4413      	add	r3, r2
 80088cc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80088d0:	461a      	mov	r2, r3
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80088d6:	e1ee      	b.n	8008cb6 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80088d8:	78fa      	ldrb	r2, [r7, #3]
 80088da:	6879      	ldr	r1, [r7, #4]
 80088dc:	4613      	mov	r3, r2
 80088de:	011b      	lsls	r3, r3, #4
 80088e0:	1a9b      	subs	r3, r3, r2
 80088e2:	009b      	lsls	r3, r3, #2
 80088e4:	440b      	add	r3, r1
 80088e6:	334d      	adds	r3, #77	@ 0x4d
 80088e8:	781b      	ldrb	r3, [r3, #0]
 80088ea:	2b05      	cmp	r3, #5
 80088ec:	f040 80c8 	bne.w	8008a80 <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80088f0:	78fa      	ldrb	r2, [r7, #3]
 80088f2:	6879      	ldr	r1, [r7, #4]
 80088f4:	4613      	mov	r3, r2
 80088f6:	011b      	lsls	r3, r3, #4
 80088f8:	1a9b      	subs	r3, r3, r2
 80088fa:	009b      	lsls	r3, r3, #2
 80088fc:	440b      	add	r3, r1
 80088fe:	334d      	adds	r3, #77	@ 0x4d
 8008900:	2202      	movs	r2, #2
 8008902:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008904:	78fa      	ldrb	r2, [r7, #3]
 8008906:	6879      	ldr	r1, [r7, #4]
 8008908:	4613      	mov	r3, r2
 800890a:	011b      	lsls	r3, r3, #4
 800890c:	1a9b      	subs	r3, r3, r2
 800890e:	009b      	lsls	r3, r3, #2
 8008910:	440b      	add	r3, r1
 8008912:	331b      	adds	r3, #27
 8008914:	781b      	ldrb	r3, [r3, #0]
 8008916:	2b01      	cmp	r3, #1
 8008918:	f040 81ce 	bne.w	8008cb8 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 800891c:	78fa      	ldrb	r2, [r7, #3]
 800891e:	6879      	ldr	r1, [r7, #4]
 8008920:	4613      	mov	r3, r2
 8008922:	011b      	lsls	r3, r3, #4
 8008924:	1a9b      	subs	r3, r3, r2
 8008926:	009b      	lsls	r3, r3, #2
 8008928:	440b      	add	r3, r1
 800892a:	3326      	adds	r3, #38	@ 0x26
 800892c:	781b      	ldrb	r3, [r3, #0]
 800892e:	2b03      	cmp	r3, #3
 8008930:	d16b      	bne.n	8008a0a <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 8008932:	78fa      	ldrb	r2, [r7, #3]
 8008934:	6879      	ldr	r1, [r7, #4]
 8008936:	4613      	mov	r3, r2
 8008938:	011b      	lsls	r3, r3, #4
 800893a:	1a9b      	subs	r3, r3, r2
 800893c:	009b      	lsls	r3, r3, #2
 800893e:	440b      	add	r3, r1
 8008940:	3348      	adds	r3, #72	@ 0x48
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	1c59      	adds	r1, r3, #1
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	4613      	mov	r3, r2
 800894a:	011b      	lsls	r3, r3, #4
 800894c:	1a9b      	subs	r3, r3, r2
 800894e:	009b      	lsls	r3, r3, #2
 8008950:	4403      	add	r3, r0
 8008952:	3348      	adds	r3, #72	@ 0x48
 8008954:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8008956:	78fa      	ldrb	r2, [r7, #3]
 8008958:	6879      	ldr	r1, [r7, #4]
 800895a:	4613      	mov	r3, r2
 800895c:	011b      	lsls	r3, r3, #4
 800895e:	1a9b      	subs	r3, r3, r2
 8008960:	009b      	lsls	r3, r3, #2
 8008962:	440b      	add	r3, r1
 8008964:	3348      	adds	r3, #72	@ 0x48
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	2b02      	cmp	r3, #2
 800896a:	d943      	bls.n	80089f4 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 800896c:	78fa      	ldrb	r2, [r7, #3]
 800896e:	6879      	ldr	r1, [r7, #4]
 8008970:	4613      	mov	r3, r2
 8008972:	011b      	lsls	r3, r3, #4
 8008974:	1a9b      	subs	r3, r3, r2
 8008976:	009b      	lsls	r3, r3, #2
 8008978:	440b      	add	r3, r1
 800897a:	3348      	adds	r3, #72	@ 0x48
 800897c:	2200      	movs	r2, #0
 800897e:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8008980:	78fa      	ldrb	r2, [r7, #3]
 8008982:	6879      	ldr	r1, [r7, #4]
 8008984:	4613      	mov	r3, r2
 8008986:	011b      	lsls	r3, r3, #4
 8008988:	1a9b      	subs	r3, r3, r2
 800898a:	009b      	lsls	r3, r3, #2
 800898c:	440b      	add	r3, r1
 800898e:	331b      	adds	r3, #27
 8008990:	2200      	movs	r2, #0
 8008992:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8008994:	78fa      	ldrb	r2, [r7, #3]
 8008996:	6879      	ldr	r1, [r7, #4]
 8008998:	4613      	mov	r3, r2
 800899a:	011b      	lsls	r3, r3, #4
 800899c:	1a9b      	subs	r3, r3, r2
 800899e:	009b      	lsls	r3, r3, #2
 80089a0:	440b      	add	r3, r1
 80089a2:	3344      	adds	r3, #68	@ 0x44
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	2b02      	cmp	r3, #2
 80089a8:	d809      	bhi.n	80089be <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80089aa:	78fa      	ldrb	r2, [r7, #3]
 80089ac:	6879      	ldr	r1, [r7, #4]
 80089ae:	4613      	mov	r3, r2
 80089b0:	011b      	lsls	r3, r3, #4
 80089b2:	1a9b      	subs	r3, r3, r2
 80089b4:	009b      	lsls	r3, r3, #2
 80089b6:	440b      	add	r3, r1
 80089b8:	331c      	adds	r3, #28
 80089ba:	2201      	movs	r2, #1
 80089bc:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80089be:	78fb      	ldrb	r3, [r7, #3]
 80089c0:	015a      	lsls	r2, r3, #5
 80089c2:	693b      	ldr	r3, [r7, #16]
 80089c4:	4413      	add	r3, r2
 80089c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80089ca:	685b      	ldr	r3, [r3, #4]
 80089cc:	78fa      	ldrb	r2, [r7, #3]
 80089ce:	0151      	lsls	r1, r2, #5
 80089d0:	693a      	ldr	r2, [r7, #16]
 80089d2:	440a      	add	r2, r1
 80089d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80089d8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80089dc:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80089de:	78fa      	ldrb	r2, [r7, #3]
 80089e0:	6879      	ldr	r1, [r7, #4]
 80089e2:	4613      	mov	r3, r2
 80089e4:	011b      	lsls	r3, r3, #4
 80089e6:	1a9b      	subs	r3, r3, r2
 80089e8:	009b      	lsls	r3, r3, #2
 80089ea:	440b      	add	r3, r1
 80089ec:	334c      	adds	r3, #76	@ 0x4c
 80089ee:	2204      	movs	r2, #4
 80089f0:	701a      	strb	r2, [r3, #0]
 80089f2:	e014      	b.n	8008a1e <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80089f4:	78fa      	ldrb	r2, [r7, #3]
 80089f6:	6879      	ldr	r1, [r7, #4]
 80089f8:	4613      	mov	r3, r2
 80089fa:	011b      	lsls	r3, r3, #4
 80089fc:	1a9b      	subs	r3, r3, r2
 80089fe:	009b      	lsls	r3, r3, #2
 8008a00:	440b      	add	r3, r1
 8008a02:	334c      	adds	r3, #76	@ 0x4c
 8008a04:	2202      	movs	r2, #2
 8008a06:	701a      	strb	r2, [r3, #0]
 8008a08:	e009      	b.n	8008a1e <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008a0a:	78fa      	ldrb	r2, [r7, #3]
 8008a0c:	6879      	ldr	r1, [r7, #4]
 8008a0e:	4613      	mov	r3, r2
 8008a10:	011b      	lsls	r3, r3, #4
 8008a12:	1a9b      	subs	r3, r3, r2
 8008a14:	009b      	lsls	r3, r3, #2
 8008a16:	440b      	add	r3, r1
 8008a18:	334c      	adds	r3, #76	@ 0x4c
 8008a1a:	2202      	movs	r2, #2
 8008a1c:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008a1e:	78fa      	ldrb	r2, [r7, #3]
 8008a20:	6879      	ldr	r1, [r7, #4]
 8008a22:	4613      	mov	r3, r2
 8008a24:	011b      	lsls	r3, r3, #4
 8008a26:	1a9b      	subs	r3, r3, r2
 8008a28:	009b      	lsls	r3, r3, #2
 8008a2a:	440b      	add	r3, r1
 8008a2c:	3326      	adds	r3, #38	@ 0x26
 8008a2e:	781b      	ldrb	r3, [r3, #0]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d00b      	beq.n	8008a4c <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008a34:	78fa      	ldrb	r2, [r7, #3]
 8008a36:	6879      	ldr	r1, [r7, #4]
 8008a38:	4613      	mov	r3, r2
 8008a3a:	011b      	lsls	r3, r3, #4
 8008a3c:	1a9b      	subs	r3, r3, r2
 8008a3e:	009b      	lsls	r3, r3, #2
 8008a40:	440b      	add	r3, r1
 8008a42:	3326      	adds	r3, #38	@ 0x26
 8008a44:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008a46:	2b02      	cmp	r3, #2
 8008a48:	f040 8136 	bne.w	8008cb8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008a4c:	78fb      	ldrb	r3, [r7, #3]
 8008a4e:	015a      	lsls	r2, r3, #5
 8008a50:	693b      	ldr	r3, [r7, #16]
 8008a52:	4413      	add	r3, r2
 8008a54:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008a5c:	68fb      	ldr	r3, [r7, #12]
 8008a5e:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008a62:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008a6a:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008a6c:	78fb      	ldrb	r3, [r7, #3]
 8008a6e:	015a      	lsls	r2, r3, #5
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	4413      	add	r3, r2
 8008a74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008a78:	461a      	mov	r2, r3
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	6013      	str	r3, [r2, #0]
 8008a7e:	e11b      	b.n	8008cb8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8008a80:	78fa      	ldrb	r2, [r7, #3]
 8008a82:	6879      	ldr	r1, [r7, #4]
 8008a84:	4613      	mov	r3, r2
 8008a86:	011b      	lsls	r3, r3, #4
 8008a88:	1a9b      	subs	r3, r3, r2
 8008a8a:	009b      	lsls	r3, r3, #2
 8008a8c:	440b      	add	r3, r1
 8008a8e:	334d      	adds	r3, #77	@ 0x4d
 8008a90:	781b      	ldrb	r3, [r3, #0]
 8008a92:	2b03      	cmp	r3, #3
 8008a94:	f040 8081 	bne.w	8008b9a <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008a98:	78fa      	ldrb	r2, [r7, #3]
 8008a9a:	6879      	ldr	r1, [r7, #4]
 8008a9c:	4613      	mov	r3, r2
 8008a9e:	011b      	lsls	r3, r3, #4
 8008aa0:	1a9b      	subs	r3, r3, r2
 8008aa2:	009b      	lsls	r3, r3, #2
 8008aa4:	440b      	add	r3, r1
 8008aa6:	334d      	adds	r3, #77	@ 0x4d
 8008aa8:	2202      	movs	r2, #2
 8008aaa:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8008aac:	78fa      	ldrb	r2, [r7, #3]
 8008aae:	6879      	ldr	r1, [r7, #4]
 8008ab0:	4613      	mov	r3, r2
 8008ab2:	011b      	lsls	r3, r3, #4
 8008ab4:	1a9b      	subs	r3, r3, r2
 8008ab6:	009b      	lsls	r3, r3, #2
 8008ab8:	440b      	add	r3, r1
 8008aba:	331b      	adds	r3, #27
 8008abc:	781b      	ldrb	r3, [r3, #0]
 8008abe:	2b01      	cmp	r3, #1
 8008ac0:	f040 80fa 	bne.w	8008cb8 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008ac4:	78fa      	ldrb	r2, [r7, #3]
 8008ac6:	6879      	ldr	r1, [r7, #4]
 8008ac8:	4613      	mov	r3, r2
 8008aca:	011b      	lsls	r3, r3, #4
 8008acc:	1a9b      	subs	r3, r3, r2
 8008ace:	009b      	lsls	r3, r3, #2
 8008ad0:	440b      	add	r3, r1
 8008ad2:	334c      	adds	r3, #76	@ 0x4c
 8008ad4:	2202      	movs	r2, #2
 8008ad6:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8008ad8:	78fb      	ldrb	r3, [r7, #3]
 8008ada:	015a      	lsls	r2, r3, #5
 8008adc:	693b      	ldr	r3, [r7, #16]
 8008ade:	4413      	add	r3, r2
 8008ae0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ae4:	685b      	ldr	r3, [r3, #4]
 8008ae6:	78fa      	ldrb	r2, [r7, #3]
 8008ae8:	0151      	lsls	r1, r2, #5
 8008aea:	693a      	ldr	r2, [r7, #16]
 8008aec:	440a      	add	r2, r1
 8008aee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008af2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008af6:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8008af8:	78fb      	ldrb	r3, [r7, #3]
 8008afa:	015a      	lsls	r2, r3, #5
 8008afc:	693b      	ldr	r3, [r7, #16]
 8008afe:	4413      	add	r3, r2
 8008b00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b04:	68db      	ldr	r3, [r3, #12]
 8008b06:	78fa      	ldrb	r2, [r7, #3]
 8008b08:	0151      	lsls	r1, r2, #5
 8008b0a:	693a      	ldr	r2, [r7, #16]
 8008b0c:	440a      	add	r2, r1
 8008b0e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b12:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008b16:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8008b18:	78fb      	ldrb	r3, [r7, #3]
 8008b1a:	015a      	lsls	r2, r3, #5
 8008b1c:	693b      	ldr	r3, [r7, #16]
 8008b1e:	4413      	add	r3, r2
 8008b20:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b24:	68db      	ldr	r3, [r3, #12]
 8008b26:	78fa      	ldrb	r2, [r7, #3]
 8008b28:	0151      	lsls	r1, r2, #5
 8008b2a:	693a      	ldr	r2, [r7, #16]
 8008b2c:	440a      	add	r2, r1
 8008b2e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008b32:	f023 0320 	bic.w	r3, r3, #32
 8008b36:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008b38:	78fa      	ldrb	r2, [r7, #3]
 8008b3a:	6879      	ldr	r1, [r7, #4]
 8008b3c:	4613      	mov	r3, r2
 8008b3e:	011b      	lsls	r3, r3, #4
 8008b40:	1a9b      	subs	r3, r3, r2
 8008b42:	009b      	lsls	r3, r3, #2
 8008b44:	440b      	add	r3, r1
 8008b46:	3326      	adds	r3, #38	@ 0x26
 8008b48:	781b      	ldrb	r3, [r3, #0]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d00b      	beq.n	8008b66 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008b4e:	78fa      	ldrb	r2, [r7, #3]
 8008b50:	6879      	ldr	r1, [r7, #4]
 8008b52:	4613      	mov	r3, r2
 8008b54:	011b      	lsls	r3, r3, #4
 8008b56:	1a9b      	subs	r3, r3, r2
 8008b58:	009b      	lsls	r3, r3, #2
 8008b5a:	440b      	add	r3, r1
 8008b5c:	3326      	adds	r3, #38	@ 0x26
 8008b5e:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008b60:	2b02      	cmp	r3, #2
 8008b62:	f040 80a9 	bne.w	8008cb8 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8008b66:	78fb      	ldrb	r3, [r7, #3]
 8008b68:	015a      	lsls	r2, r3, #5
 8008b6a:	693b      	ldr	r3, [r7, #16]
 8008b6c:	4413      	add	r3, r2
 8008b6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008b7c:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008b84:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8008b86:	78fb      	ldrb	r3, [r7, #3]
 8008b88:	015a      	lsls	r2, r3, #5
 8008b8a:	693b      	ldr	r3, [r7, #16]
 8008b8c:	4413      	add	r3, r2
 8008b8e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b92:	461a      	mov	r2, r3
 8008b94:	68fb      	ldr	r3, [r7, #12]
 8008b96:	6013      	str	r3, [r2, #0]
 8008b98:	e08e      	b.n	8008cb8 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8008b9a:	78fa      	ldrb	r2, [r7, #3]
 8008b9c:	6879      	ldr	r1, [r7, #4]
 8008b9e:	4613      	mov	r3, r2
 8008ba0:	011b      	lsls	r3, r3, #4
 8008ba2:	1a9b      	subs	r3, r3, r2
 8008ba4:	009b      	lsls	r3, r3, #2
 8008ba6:	440b      	add	r3, r1
 8008ba8:	334d      	adds	r3, #77	@ 0x4d
 8008baa:	781b      	ldrb	r3, [r3, #0]
 8008bac:	2b04      	cmp	r3, #4
 8008bae:	d143      	bne.n	8008c38 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008bb0:	78fa      	ldrb	r2, [r7, #3]
 8008bb2:	6879      	ldr	r1, [r7, #4]
 8008bb4:	4613      	mov	r3, r2
 8008bb6:	011b      	lsls	r3, r3, #4
 8008bb8:	1a9b      	subs	r3, r3, r2
 8008bba:	009b      	lsls	r3, r3, #2
 8008bbc:	440b      	add	r3, r1
 8008bbe:	334d      	adds	r3, #77	@ 0x4d
 8008bc0:	2202      	movs	r2, #2
 8008bc2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008bc4:	78fa      	ldrb	r2, [r7, #3]
 8008bc6:	6879      	ldr	r1, [r7, #4]
 8008bc8:	4613      	mov	r3, r2
 8008bca:	011b      	lsls	r3, r3, #4
 8008bcc:	1a9b      	subs	r3, r3, r2
 8008bce:	009b      	lsls	r3, r3, #2
 8008bd0:	440b      	add	r3, r1
 8008bd2:	334c      	adds	r3, #76	@ 0x4c
 8008bd4:	2202      	movs	r2, #2
 8008bd6:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008bd8:	78fa      	ldrb	r2, [r7, #3]
 8008bda:	6879      	ldr	r1, [r7, #4]
 8008bdc:	4613      	mov	r3, r2
 8008bde:	011b      	lsls	r3, r3, #4
 8008be0:	1a9b      	subs	r3, r3, r2
 8008be2:	009b      	lsls	r3, r3, #2
 8008be4:	440b      	add	r3, r1
 8008be6:	3326      	adds	r3, #38	@ 0x26
 8008be8:	781b      	ldrb	r3, [r3, #0]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d00a      	beq.n	8008c04 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008bee:	78fa      	ldrb	r2, [r7, #3]
 8008bf0:	6879      	ldr	r1, [r7, #4]
 8008bf2:	4613      	mov	r3, r2
 8008bf4:	011b      	lsls	r3, r3, #4
 8008bf6:	1a9b      	subs	r3, r3, r2
 8008bf8:	009b      	lsls	r3, r3, #2
 8008bfa:	440b      	add	r3, r1
 8008bfc:	3326      	adds	r3, #38	@ 0x26
 8008bfe:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008c00:	2b02      	cmp	r3, #2
 8008c02:	d159      	bne.n	8008cb8 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8008c04:	78fb      	ldrb	r3, [r7, #3]
 8008c06:	015a      	lsls	r2, r3, #5
 8008c08:	693b      	ldr	r3, [r7, #16]
 8008c0a:	4413      	add	r3, r2
 8008c0c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c10:	681b      	ldr	r3, [r3, #0]
 8008c12:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008c1a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8008c1c:	68fb      	ldr	r3, [r7, #12]
 8008c1e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008c22:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8008c24:	78fb      	ldrb	r3, [r7, #3]
 8008c26:	015a      	lsls	r2, r3, #5
 8008c28:	693b      	ldr	r3, [r7, #16]
 8008c2a:	4413      	add	r3, r2
 8008c2c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008c30:	461a      	mov	r2, r3
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	6013      	str	r3, [r2, #0]
 8008c36:	e03f      	b.n	8008cb8 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8008c38:	78fa      	ldrb	r2, [r7, #3]
 8008c3a:	6879      	ldr	r1, [r7, #4]
 8008c3c:	4613      	mov	r3, r2
 8008c3e:	011b      	lsls	r3, r3, #4
 8008c40:	1a9b      	subs	r3, r3, r2
 8008c42:	009b      	lsls	r3, r3, #2
 8008c44:	440b      	add	r3, r1
 8008c46:	334d      	adds	r3, #77	@ 0x4d
 8008c48:	781b      	ldrb	r3, [r3, #0]
 8008c4a:	2b08      	cmp	r3, #8
 8008c4c:	d126      	bne.n	8008c9c <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8008c4e:	78fa      	ldrb	r2, [r7, #3]
 8008c50:	6879      	ldr	r1, [r7, #4]
 8008c52:	4613      	mov	r3, r2
 8008c54:	011b      	lsls	r3, r3, #4
 8008c56:	1a9b      	subs	r3, r3, r2
 8008c58:	009b      	lsls	r3, r3, #2
 8008c5a:	440b      	add	r3, r1
 8008c5c:	334d      	adds	r3, #77	@ 0x4d
 8008c5e:	2202      	movs	r2, #2
 8008c60:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8008c62:	78fa      	ldrb	r2, [r7, #3]
 8008c64:	6879      	ldr	r1, [r7, #4]
 8008c66:	4613      	mov	r3, r2
 8008c68:	011b      	lsls	r3, r3, #4
 8008c6a:	1a9b      	subs	r3, r3, r2
 8008c6c:	009b      	lsls	r3, r3, #2
 8008c6e:	440b      	add	r3, r1
 8008c70:	3344      	adds	r3, #68	@ 0x44
 8008c72:	681b      	ldr	r3, [r3, #0]
 8008c74:	1c59      	adds	r1, r3, #1
 8008c76:	6878      	ldr	r0, [r7, #4]
 8008c78:	4613      	mov	r3, r2
 8008c7a:	011b      	lsls	r3, r3, #4
 8008c7c:	1a9b      	subs	r3, r3, r2
 8008c7e:	009b      	lsls	r3, r3, #2
 8008c80:	4403      	add	r3, r0
 8008c82:	3344      	adds	r3, #68	@ 0x44
 8008c84:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8008c86:	78fa      	ldrb	r2, [r7, #3]
 8008c88:	6879      	ldr	r1, [r7, #4]
 8008c8a:	4613      	mov	r3, r2
 8008c8c:	011b      	lsls	r3, r3, #4
 8008c8e:	1a9b      	subs	r3, r3, r2
 8008c90:	009b      	lsls	r3, r3, #2
 8008c92:	440b      	add	r3, r1
 8008c94:	334c      	adds	r3, #76	@ 0x4c
 8008c96:	2204      	movs	r2, #4
 8008c98:	701a      	strb	r2, [r3, #0]
 8008c9a:	e00d      	b.n	8008cb8 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8008c9c:	78fa      	ldrb	r2, [r7, #3]
 8008c9e:	6879      	ldr	r1, [r7, #4]
 8008ca0:	4613      	mov	r3, r2
 8008ca2:	011b      	lsls	r3, r3, #4
 8008ca4:	1a9b      	subs	r3, r3, r2
 8008ca6:	009b      	lsls	r3, r3, #2
 8008ca8:	440b      	add	r3, r1
 8008caa:	334d      	adds	r3, #77	@ 0x4d
 8008cac:	781b      	ldrb	r3, [r3, #0]
 8008cae:	2b02      	cmp	r3, #2
 8008cb0:	f000 8100 	beq.w	8008eb4 <HCD_HC_IN_IRQHandler+0xcca>
 8008cb4:	e000      	b.n	8008cb8 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8008cb6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8008cb8:	78fa      	ldrb	r2, [r7, #3]
 8008cba:	6879      	ldr	r1, [r7, #4]
 8008cbc:	4613      	mov	r3, r2
 8008cbe:	011b      	lsls	r3, r3, #4
 8008cc0:	1a9b      	subs	r3, r3, r2
 8008cc2:	009b      	lsls	r3, r3, #2
 8008cc4:	440b      	add	r3, r1
 8008cc6:	334c      	adds	r3, #76	@ 0x4c
 8008cc8:	781a      	ldrb	r2, [r3, #0]
 8008cca:	78fb      	ldrb	r3, [r7, #3]
 8008ccc:	4619      	mov	r1, r3
 8008cce:	6878      	ldr	r0, [r7, #4]
 8008cd0:	f00e fda4 	bl	801781c <HAL_HCD_HC_NotifyURBChange_Callback>
 8008cd4:	e0ef      	b.n	8008eb6 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	78fa      	ldrb	r2, [r7, #3]
 8008cdc:	4611      	mov	r1, r2
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f008 fd27 	bl	8011732 <USB_ReadChInterrupts>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cea:	2b40      	cmp	r3, #64	@ 0x40
 8008cec:	d12f      	bne.n	8008d4e <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8008cee:	78fb      	ldrb	r3, [r7, #3]
 8008cf0:	015a      	lsls	r2, r3, #5
 8008cf2:	693b      	ldr	r3, [r7, #16]
 8008cf4:	4413      	add	r3, r2
 8008cf6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cfa:	461a      	mov	r2, r3
 8008cfc:	2340      	movs	r3, #64	@ 0x40
 8008cfe:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8008d00:	78fa      	ldrb	r2, [r7, #3]
 8008d02:	6879      	ldr	r1, [r7, #4]
 8008d04:	4613      	mov	r3, r2
 8008d06:	011b      	lsls	r3, r3, #4
 8008d08:	1a9b      	subs	r3, r3, r2
 8008d0a:	009b      	lsls	r3, r3, #2
 8008d0c:	440b      	add	r3, r1
 8008d0e:	334d      	adds	r3, #77	@ 0x4d
 8008d10:	2205      	movs	r2, #5
 8008d12:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8008d14:	78fa      	ldrb	r2, [r7, #3]
 8008d16:	6879      	ldr	r1, [r7, #4]
 8008d18:	4613      	mov	r3, r2
 8008d1a:	011b      	lsls	r3, r3, #4
 8008d1c:	1a9b      	subs	r3, r3, r2
 8008d1e:	009b      	lsls	r3, r3, #2
 8008d20:	440b      	add	r3, r1
 8008d22:	331a      	adds	r3, #26
 8008d24:	781b      	ldrb	r3, [r3, #0]
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d109      	bne.n	8008d3e <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008d2a:	78fa      	ldrb	r2, [r7, #3]
 8008d2c:	6879      	ldr	r1, [r7, #4]
 8008d2e:	4613      	mov	r3, r2
 8008d30:	011b      	lsls	r3, r3, #4
 8008d32:	1a9b      	subs	r3, r3, r2
 8008d34:	009b      	lsls	r3, r3, #2
 8008d36:	440b      	add	r3, r1
 8008d38:	3344      	adds	r3, #68	@ 0x44
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	78fa      	ldrb	r2, [r7, #3]
 8008d44:	4611      	mov	r1, r2
 8008d46:	4618      	mov	r0, r3
 8008d48:	f009 fa91 	bl	801226e <USB_HC_Halt>
 8008d4c:	e0b3      	b.n	8008eb6 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	78fa      	ldrb	r2, [r7, #3]
 8008d54:	4611      	mov	r1, r2
 8008d56:	4618      	mov	r0, r3
 8008d58:	f008 fceb 	bl	8011732 <USB_ReadChInterrupts>
 8008d5c:	4603      	mov	r3, r0
 8008d5e:	f003 0310 	and.w	r3, r3, #16
 8008d62:	2b10      	cmp	r3, #16
 8008d64:	f040 80a7 	bne.w	8008eb6 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8008d68:	78fa      	ldrb	r2, [r7, #3]
 8008d6a:	6879      	ldr	r1, [r7, #4]
 8008d6c:	4613      	mov	r3, r2
 8008d6e:	011b      	lsls	r3, r3, #4
 8008d70:	1a9b      	subs	r3, r3, r2
 8008d72:	009b      	lsls	r3, r3, #2
 8008d74:	440b      	add	r3, r1
 8008d76:	3326      	adds	r3, #38	@ 0x26
 8008d78:	781b      	ldrb	r3, [r3, #0]
 8008d7a:	2b03      	cmp	r3, #3
 8008d7c:	d11b      	bne.n	8008db6 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008d7e:	78fa      	ldrb	r2, [r7, #3]
 8008d80:	6879      	ldr	r1, [r7, #4]
 8008d82:	4613      	mov	r3, r2
 8008d84:	011b      	lsls	r3, r3, #4
 8008d86:	1a9b      	subs	r3, r3, r2
 8008d88:	009b      	lsls	r3, r3, #2
 8008d8a:	440b      	add	r3, r1
 8008d8c:	3344      	adds	r3, #68	@ 0x44
 8008d8e:	2200      	movs	r2, #0
 8008d90:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8008d92:	78fa      	ldrb	r2, [r7, #3]
 8008d94:	6879      	ldr	r1, [r7, #4]
 8008d96:	4613      	mov	r3, r2
 8008d98:	011b      	lsls	r3, r3, #4
 8008d9a:	1a9b      	subs	r3, r3, r2
 8008d9c:	009b      	lsls	r3, r3, #2
 8008d9e:	440b      	add	r3, r1
 8008da0:	334d      	adds	r3, #77	@ 0x4d
 8008da2:	2204      	movs	r2, #4
 8008da4:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	78fa      	ldrb	r2, [r7, #3]
 8008dac:	4611      	mov	r1, r2
 8008dae:	4618      	mov	r0, r3
 8008db0:	f009 fa5d 	bl	801226e <USB_HC_Halt>
 8008db4:	e03f      	b.n	8008e36 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008db6:	78fa      	ldrb	r2, [r7, #3]
 8008db8:	6879      	ldr	r1, [r7, #4]
 8008dba:	4613      	mov	r3, r2
 8008dbc:	011b      	lsls	r3, r3, #4
 8008dbe:	1a9b      	subs	r3, r3, r2
 8008dc0:	009b      	lsls	r3, r3, #2
 8008dc2:	440b      	add	r3, r1
 8008dc4:	3326      	adds	r3, #38	@ 0x26
 8008dc6:	781b      	ldrb	r3, [r3, #0]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d00a      	beq.n	8008de2 <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8008dcc:	78fa      	ldrb	r2, [r7, #3]
 8008dce:	6879      	ldr	r1, [r7, #4]
 8008dd0:	4613      	mov	r3, r2
 8008dd2:	011b      	lsls	r3, r3, #4
 8008dd4:	1a9b      	subs	r3, r3, r2
 8008dd6:	009b      	lsls	r3, r3, #2
 8008dd8:	440b      	add	r3, r1
 8008dda:	3326      	adds	r3, #38	@ 0x26
 8008ddc:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8008dde:	2b02      	cmp	r3, #2
 8008de0:	d129      	bne.n	8008e36 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8008de2:	78fa      	ldrb	r2, [r7, #3]
 8008de4:	6879      	ldr	r1, [r7, #4]
 8008de6:	4613      	mov	r3, r2
 8008de8:	011b      	lsls	r3, r3, #4
 8008dea:	1a9b      	subs	r3, r3, r2
 8008dec:	009b      	lsls	r3, r3, #2
 8008dee:	440b      	add	r3, r1
 8008df0:	3344      	adds	r3, #68	@ 0x44
 8008df2:	2200      	movs	r2, #0
 8008df4:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	799b      	ldrb	r3, [r3, #6]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d00a      	beq.n	8008e14 <HCD_HC_IN_IRQHandler+0xc2a>
 8008dfe:	78fa      	ldrb	r2, [r7, #3]
 8008e00:	6879      	ldr	r1, [r7, #4]
 8008e02:	4613      	mov	r3, r2
 8008e04:	011b      	lsls	r3, r3, #4
 8008e06:	1a9b      	subs	r3, r3, r2
 8008e08:	009b      	lsls	r3, r3, #2
 8008e0a:	440b      	add	r3, r1
 8008e0c:	331b      	adds	r3, #27
 8008e0e:	781b      	ldrb	r3, [r3, #0]
 8008e10:	2b01      	cmp	r3, #1
 8008e12:	d110      	bne.n	8008e36 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8008e14:	78fa      	ldrb	r2, [r7, #3]
 8008e16:	6879      	ldr	r1, [r7, #4]
 8008e18:	4613      	mov	r3, r2
 8008e1a:	011b      	lsls	r3, r3, #4
 8008e1c:	1a9b      	subs	r3, r3, r2
 8008e1e:	009b      	lsls	r3, r3, #2
 8008e20:	440b      	add	r3, r1
 8008e22:	334d      	adds	r3, #77	@ 0x4d
 8008e24:	2204      	movs	r2, #4
 8008e26:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	681b      	ldr	r3, [r3, #0]
 8008e2c:	78fa      	ldrb	r2, [r7, #3]
 8008e2e:	4611      	mov	r1, r2
 8008e30:	4618      	mov	r0, r3
 8008e32:	f009 fa1c 	bl	801226e <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8008e36:	78fa      	ldrb	r2, [r7, #3]
 8008e38:	6879      	ldr	r1, [r7, #4]
 8008e3a:	4613      	mov	r3, r2
 8008e3c:	011b      	lsls	r3, r3, #4
 8008e3e:	1a9b      	subs	r3, r3, r2
 8008e40:	009b      	lsls	r3, r3, #2
 8008e42:	440b      	add	r3, r1
 8008e44:	331b      	adds	r3, #27
 8008e46:	781b      	ldrb	r3, [r3, #0]
 8008e48:	2b01      	cmp	r3, #1
 8008e4a:	d129      	bne.n	8008ea0 <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8008e4c:	78fa      	ldrb	r2, [r7, #3]
 8008e4e:	6879      	ldr	r1, [r7, #4]
 8008e50:	4613      	mov	r3, r2
 8008e52:	011b      	lsls	r3, r3, #4
 8008e54:	1a9b      	subs	r3, r3, r2
 8008e56:	009b      	lsls	r3, r3, #2
 8008e58:	440b      	add	r3, r1
 8008e5a:	331b      	adds	r3, #27
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8008e60:	78fb      	ldrb	r3, [r7, #3]
 8008e62:	015a      	lsls	r2, r3, #5
 8008e64:	693b      	ldr	r3, [r7, #16]
 8008e66:	4413      	add	r3, r2
 8008e68:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e6c:	685b      	ldr	r3, [r3, #4]
 8008e6e:	78fa      	ldrb	r2, [r7, #3]
 8008e70:	0151      	lsls	r1, r2, #5
 8008e72:	693a      	ldr	r2, [r7, #16]
 8008e74:	440a      	add	r2, r1
 8008e76:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008e7e:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8008e80:	78fb      	ldrb	r3, [r7, #3]
 8008e82:	015a      	lsls	r2, r3, #5
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	4413      	add	r3, r2
 8008e88:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008e8c:	68db      	ldr	r3, [r3, #12]
 8008e8e:	78fa      	ldrb	r2, [r7, #3]
 8008e90:	0151      	lsls	r1, r2, #5
 8008e92:	693a      	ldr	r2, [r7, #16]
 8008e94:	440a      	add	r2, r1
 8008e96:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008e9a:	f043 0320 	orr.w	r3, r3, #32
 8008e9e:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8008ea0:	78fb      	ldrb	r3, [r7, #3]
 8008ea2:	015a      	lsls	r2, r3, #5
 8008ea4:	693b      	ldr	r3, [r7, #16]
 8008ea6:	4413      	add	r3, r2
 8008ea8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008eac:	461a      	mov	r2, r3
 8008eae:	2310      	movs	r3, #16
 8008eb0:	6093      	str	r3, [r2, #8]
 8008eb2:	e000      	b.n	8008eb6 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8008eb4:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8008eb6:	3718      	adds	r7, #24
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	bd80      	pop	{r7, pc}

08008ebc <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b086      	sub	sp, #24
 8008ec0:	af00      	add	r7, sp, #0
 8008ec2:	6078      	str	r0, [r7, #4]
 8008ec4:	460b      	mov	r3, r1
 8008ec6:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	681b      	ldr	r3, [r3, #0]
 8008ecc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ece:	697b      	ldr	r3, [r7, #20]
 8008ed0:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	78fa      	ldrb	r2, [r7, #3]
 8008ed8:	4611      	mov	r1, r2
 8008eda:	4618      	mov	r0, r3
 8008edc:	f008 fc29 	bl	8011732 <USB_ReadChInterrupts>
 8008ee0:	4603      	mov	r3, r0
 8008ee2:	f003 0304 	and.w	r3, r3, #4
 8008ee6:	2b04      	cmp	r3, #4
 8008ee8:	d11b      	bne.n	8008f22 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8008eea:	78fb      	ldrb	r3, [r7, #3]
 8008eec:	015a      	lsls	r2, r3, #5
 8008eee:	693b      	ldr	r3, [r7, #16]
 8008ef0:	4413      	add	r3, r2
 8008ef2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008ef6:	461a      	mov	r2, r3
 8008ef8:	2304      	movs	r3, #4
 8008efa:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8008efc:	78fa      	ldrb	r2, [r7, #3]
 8008efe:	6879      	ldr	r1, [r7, #4]
 8008f00:	4613      	mov	r3, r2
 8008f02:	011b      	lsls	r3, r3, #4
 8008f04:	1a9b      	subs	r3, r3, r2
 8008f06:	009b      	lsls	r3, r3, #2
 8008f08:	440b      	add	r3, r1
 8008f0a:	334d      	adds	r3, #77	@ 0x4d
 8008f0c:	2207      	movs	r2, #7
 8008f0e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	78fa      	ldrb	r2, [r7, #3]
 8008f16:	4611      	mov	r1, r2
 8008f18:	4618      	mov	r0, r3
 8008f1a:	f009 f9a8 	bl	801226e <USB_HC_Halt>
 8008f1e:	f000 bc89 	b.w	8009834 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	78fa      	ldrb	r2, [r7, #3]
 8008f28:	4611      	mov	r1, r2
 8008f2a:	4618      	mov	r0, r3
 8008f2c:	f008 fc01 	bl	8011732 <USB_ReadChInterrupts>
 8008f30:	4603      	mov	r3, r0
 8008f32:	f003 0320 	and.w	r3, r3, #32
 8008f36:	2b20      	cmp	r3, #32
 8008f38:	f040 8082 	bne.w	8009040 <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8008f3c:	78fb      	ldrb	r3, [r7, #3]
 8008f3e:	015a      	lsls	r2, r3, #5
 8008f40:	693b      	ldr	r3, [r7, #16]
 8008f42:	4413      	add	r3, r2
 8008f44:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f48:	461a      	mov	r2, r3
 8008f4a:	2320      	movs	r3, #32
 8008f4c:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8008f4e:	78fa      	ldrb	r2, [r7, #3]
 8008f50:	6879      	ldr	r1, [r7, #4]
 8008f52:	4613      	mov	r3, r2
 8008f54:	011b      	lsls	r3, r3, #4
 8008f56:	1a9b      	subs	r3, r3, r2
 8008f58:	009b      	lsls	r3, r3, #2
 8008f5a:	440b      	add	r3, r1
 8008f5c:	3319      	adds	r3, #25
 8008f5e:	781b      	ldrb	r3, [r3, #0]
 8008f60:	2b01      	cmp	r3, #1
 8008f62:	d124      	bne.n	8008fae <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8008f64:	78fa      	ldrb	r2, [r7, #3]
 8008f66:	6879      	ldr	r1, [r7, #4]
 8008f68:	4613      	mov	r3, r2
 8008f6a:	011b      	lsls	r3, r3, #4
 8008f6c:	1a9b      	subs	r3, r3, r2
 8008f6e:	009b      	lsls	r3, r3, #2
 8008f70:	440b      	add	r3, r1
 8008f72:	3319      	adds	r3, #25
 8008f74:	2200      	movs	r2, #0
 8008f76:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8008f78:	78fa      	ldrb	r2, [r7, #3]
 8008f7a:	6879      	ldr	r1, [r7, #4]
 8008f7c:	4613      	mov	r3, r2
 8008f7e:	011b      	lsls	r3, r3, #4
 8008f80:	1a9b      	subs	r3, r3, r2
 8008f82:	009b      	lsls	r3, r3, #2
 8008f84:	440b      	add	r3, r1
 8008f86:	334c      	adds	r3, #76	@ 0x4c
 8008f88:	2202      	movs	r2, #2
 8008f8a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8008f8c:	78fa      	ldrb	r2, [r7, #3]
 8008f8e:	6879      	ldr	r1, [r7, #4]
 8008f90:	4613      	mov	r3, r2
 8008f92:	011b      	lsls	r3, r3, #4
 8008f94:	1a9b      	subs	r3, r3, r2
 8008f96:	009b      	lsls	r3, r3, #2
 8008f98:	440b      	add	r3, r1
 8008f9a:	334d      	adds	r3, #77	@ 0x4d
 8008f9c:	2203      	movs	r2, #3
 8008f9e:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	78fa      	ldrb	r2, [r7, #3]
 8008fa6:	4611      	mov	r1, r2
 8008fa8:	4618      	mov	r0, r3
 8008faa:	f009 f960 	bl	801226e <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8008fae:	78fa      	ldrb	r2, [r7, #3]
 8008fb0:	6879      	ldr	r1, [r7, #4]
 8008fb2:	4613      	mov	r3, r2
 8008fb4:	011b      	lsls	r3, r3, #4
 8008fb6:	1a9b      	subs	r3, r3, r2
 8008fb8:	009b      	lsls	r3, r3, #2
 8008fba:	440b      	add	r3, r1
 8008fbc:	331a      	adds	r3, #26
 8008fbe:	781b      	ldrb	r3, [r3, #0]
 8008fc0:	2b01      	cmp	r3, #1
 8008fc2:	f040 8437 	bne.w	8009834 <HCD_HC_OUT_IRQHandler+0x978>
 8008fc6:	78fa      	ldrb	r2, [r7, #3]
 8008fc8:	6879      	ldr	r1, [r7, #4]
 8008fca:	4613      	mov	r3, r2
 8008fcc:	011b      	lsls	r3, r3, #4
 8008fce:	1a9b      	subs	r3, r3, r2
 8008fd0:	009b      	lsls	r3, r3, #2
 8008fd2:	440b      	add	r3, r1
 8008fd4:	331b      	adds	r3, #27
 8008fd6:	781b      	ldrb	r3, [r3, #0]
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	f040 842b 	bne.w	8009834 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8008fde:	78fa      	ldrb	r2, [r7, #3]
 8008fe0:	6879      	ldr	r1, [r7, #4]
 8008fe2:	4613      	mov	r3, r2
 8008fe4:	011b      	lsls	r3, r3, #4
 8008fe6:	1a9b      	subs	r3, r3, r2
 8008fe8:	009b      	lsls	r3, r3, #2
 8008fea:	440b      	add	r3, r1
 8008fec:	3326      	adds	r3, #38	@ 0x26
 8008fee:	781b      	ldrb	r3, [r3, #0]
 8008ff0:	2b01      	cmp	r3, #1
 8008ff2:	d009      	beq.n	8009008 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8008ff4:	78fa      	ldrb	r2, [r7, #3]
 8008ff6:	6879      	ldr	r1, [r7, #4]
 8008ff8:	4613      	mov	r3, r2
 8008ffa:	011b      	lsls	r3, r3, #4
 8008ffc:	1a9b      	subs	r3, r3, r2
 8008ffe:	009b      	lsls	r3, r3, #2
 8009000:	440b      	add	r3, r1
 8009002:	331b      	adds	r3, #27
 8009004:	2201      	movs	r2, #1
 8009006:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8009008:	78fa      	ldrb	r2, [r7, #3]
 800900a:	6879      	ldr	r1, [r7, #4]
 800900c:	4613      	mov	r3, r2
 800900e:	011b      	lsls	r3, r3, #4
 8009010:	1a9b      	subs	r3, r3, r2
 8009012:	009b      	lsls	r3, r3, #2
 8009014:	440b      	add	r3, r1
 8009016:	334d      	adds	r3, #77	@ 0x4d
 8009018:	2203      	movs	r2, #3
 800901a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	78fa      	ldrb	r2, [r7, #3]
 8009022:	4611      	mov	r1, r2
 8009024:	4618      	mov	r0, r3
 8009026:	f009 f922 	bl	801226e <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 800902a:	78fa      	ldrb	r2, [r7, #3]
 800902c:	6879      	ldr	r1, [r7, #4]
 800902e:	4613      	mov	r3, r2
 8009030:	011b      	lsls	r3, r3, #4
 8009032:	1a9b      	subs	r3, r3, r2
 8009034:	009b      	lsls	r3, r3, #2
 8009036:	440b      	add	r3, r1
 8009038:	3344      	adds	r3, #68	@ 0x44
 800903a:	2200      	movs	r2, #0
 800903c:	601a      	str	r2, [r3, #0]
 800903e:	e3f9      	b.n	8009834 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	681b      	ldr	r3, [r3, #0]
 8009044:	78fa      	ldrb	r2, [r7, #3]
 8009046:	4611      	mov	r1, r2
 8009048:	4618      	mov	r0, r3
 800904a:	f008 fb72 	bl	8011732 <USB_ReadChInterrupts>
 800904e:	4603      	mov	r3, r0
 8009050:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009054:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009058:	d111      	bne.n	800907e <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 800905a:	78fb      	ldrb	r3, [r7, #3]
 800905c:	015a      	lsls	r2, r3, #5
 800905e:	693b      	ldr	r3, [r7, #16]
 8009060:	4413      	add	r3, r2
 8009062:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009066:	461a      	mov	r2, r3
 8009068:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800906c:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	78fa      	ldrb	r2, [r7, #3]
 8009074:	4611      	mov	r1, r2
 8009076:	4618      	mov	r0, r3
 8009078:	f009 f8f9 	bl	801226e <USB_HC_Halt>
 800907c:	e3da      	b.n	8009834 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	78fa      	ldrb	r2, [r7, #3]
 8009084:	4611      	mov	r1, r2
 8009086:	4618      	mov	r0, r3
 8009088:	f008 fb53 	bl	8011732 <USB_ReadChInterrupts>
 800908c:	4603      	mov	r3, r0
 800908e:	f003 0301 	and.w	r3, r3, #1
 8009092:	2b01      	cmp	r3, #1
 8009094:	d168      	bne.n	8009168 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8009096:	78fa      	ldrb	r2, [r7, #3]
 8009098:	6879      	ldr	r1, [r7, #4]
 800909a:	4613      	mov	r3, r2
 800909c:	011b      	lsls	r3, r3, #4
 800909e:	1a9b      	subs	r3, r3, r2
 80090a0:	009b      	lsls	r3, r3, #2
 80090a2:	440b      	add	r3, r1
 80090a4:	3344      	adds	r3, #68	@ 0x44
 80090a6:	2200      	movs	r2, #0
 80090a8:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	78fa      	ldrb	r2, [r7, #3]
 80090b0:	4611      	mov	r1, r2
 80090b2:	4618      	mov	r0, r3
 80090b4:	f008 fb3d 	bl	8011732 <USB_ReadChInterrupts>
 80090b8:	4603      	mov	r3, r0
 80090ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80090be:	2b40      	cmp	r3, #64	@ 0x40
 80090c0:	d112      	bne.n	80090e8 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80090c2:	78fa      	ldrb	r2, [r7, #3]
 80090c4:	6879      	ldr	r1, [r7, #4]
 80090c6:	4613      	mov	r3, r2
 80090c8:	011b      	lsls	r3, r3, #4
 80090ca:	1a9b      	subs	r3, r3, r2
 80090cc:	009b      	lsls	r3, r3, #2
 80090ce:	440b      	add	r3, r1
 80090d0:	3319      	adds	r3, #25
 80090d2:	2201      	movs	r2, #1
 80090d4:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80090d6:	78fb      	ldrb	r3, [r7, #3]
 80090d8:	015a      	lsls	r2, r3, #5
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	4413      	add	r3, r2
 80090de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090e2:	461a      	mov	r2, r3
 80090e4:	2340      	movs	r3, #64	@ 0x40
 80090e6:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80090e8:	78fa      	ldrb	r2, [r7, #3]
 80090ea:	6879      	ldr	r1, [r7, #4]
 80090ec:	4613      	mov	r3, r2
 80090ee:	011b      	lsls	r3, r3, #4
 80090f0:	1a9b      	subs	r3, r3, r2
 80090f2:	009b      	lsls	r3, r3, #2
 80090f4:	440b      	add	r3, r1
 80090f6:	331b      	adds	r3, #27
 80090f8:	781b      	ldrb	r3, [r3, #0]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d019      	beq.n	8009132 <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80090fe:	78fa      	ldrb	r2, [r7, #3]
 8009100:	6879      	ldr	r1, [r7, #4]
 8009102:	4613      	mov	r3, r2
 8009104:	011b      	lsls	r3, r3, #4
 8009106:	1a9b      	subs	r3, r3, r2
 8009108:	009b      	lsls	r3, r3, #2
 800910a:	440b      	add	r3, r1
 800910c:	331b      	adds	r3, #27
 800910e:	2200      	movs	r2, #0
 8009110:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009112:	78fb      	ldrb	r3, [r7, #3]
 8009114:	015a      	lsls	r2, r3, #5
 8009116:	693b      	ldr	r3, [r7, #16]
 8009118:	4413      	add	r3, r2
 800911a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800911e:	685b      	ldr	r3, [r3, #4]
 8009120:	78fa      	ldrb	r2, [r7, #3]
 8009122:	0151      	lsls	r1, r2, #5
 8009124:	693a      	ldr	r2, [r7, #16]
 8009126:	440a      	add	r2, r1
 8009128:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800912c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009130:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8009132:	78fb      	ldrb	r3, [r7, #3]
 8009134:	015a      	lsls	r2, r3, #5
 8009136:	693b      	ldr	r3, [r7, #16]
 8009138:	4413      	add	r3, r2
 800913a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800913e:	461a      	mov	r2, r3
 8009140:	2301      	movs	r3, #1
 8009142:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8009144:	78fa      	ldrb	r2, [r7, #3]
 8009146:	6879      	ldr	r1, [r7, #4]
 8009148:	4613      	mov	r3, r2
 800914a:	011b      	lsls	r3, r3, #4
 800914c:	1a9b      	subs	r3, r3, r2
 800914e:	009b      	lsls	r3, r3, #2
 8009150:	440b      	add	r3, r1
 8009152:	334d      	adds	r3, #77	@ 0x4d
 8009154:	2201      	movs	r2, #1
 8009156:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	78fa      	ldrb	r2, [r7, #3]
 800915e:	4611      	mov	r1, r2
 8009160:	4618      	mov	r0, r3
 8009162:	f009 f884 	bl	801226e <USB_HC_Halt>
 8009166:	e365      	b.n	8009834 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	681b      	ldr	r3, [r3, #0]
 800916c:	78fa      	ldrb	r2, [r7, #3]
 800916e:	4611      	mov	r1, r2
 8009170:	4618      	mov	r0, r3
 8009172:	f008 fade 	bl	8011732 <USB_ReadChInterrupts>
 8009176:	4603      	mov	r3, r0
 8009178:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800917c:	2b40      	cmp	r3, #64	@ 0x40
 800917e:	d139      	bne.n	80091f4 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8009180:	78fa      	ldrb	r2, [r7, #3]
 8009182:	6879      	ldr	r1, [r7, #4]
 8009184:	4613      	mov	r3, r2
 8009186:	011b      	lsls	r3, r3, #4
 8009188:	1a9b      	subs	r3, r3, r2
 800918a:	009b      	lsls	r3, r3, #2
 800918c:	440b      	add	r3, r1
 800918e:	334d      	adds	r3, #77	@ 0x4d
 8009190:	2205      	movs	r2, #5
 8009192:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8009194:	78fa      	ldrb	r2, [r7, #3]
 8009196:	6879      	ldr	r1, [r7, #4]
 8009198:	4613      	mov	r3, r2
 800919a:	011b      	lsls	r3, r3, #4
 800919c:	1a9b      	subs	r3, r3, r2
 800919e:	009b      	lsls	r3, r3, #2
 80091a0:	440b      	add	r3, r1
 80091a2:	331a      	adds	r3, #26
 80091a4:	781b      	ldrb	r3, [r3, #0]
 80091a6:	2b00      	cmp	r3, #0
 80091a8:	d109      	bne.n	80091be <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80091aa:	78fa      	ldrb	r2, [r7, #3]
 80091ac:	6879      	ldr	r1, [r7, #4]
 80091ae:	4613      	mov	r3, r2
 80091b0:	011b      	lsls	r3, r3, #4
 80091b2:	1a9b      	subs	r3, r3, r2
 80091b4:	009b      	lsls	r3, r3, #2
 80091b6:	440b      	add	r3, r1
 80091b8:	3319      	adds	r3, #25
 80091ba:	2201      	movs	r2, #1
 80091bc:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80091be:	78fa      	ldrb	r2, [r7, #3]
 80091c0:	6879      	ldr	r1, [r7, #4]
 80091c2:	4613      	mov	r3, r2
 80091c4:	011b      	lsls	r3, r3, #4
 80091c6:	1a9b      	subs	r3, r3, r2
 80091c8:	009b      	lsls	r3, r3, #2
 80091ca:	440b      	add	r3, r1
 80091cc:	3344      	adds	r3, #68	@ 0x44
 80091ce:	2200      	movs	r2, #0
 80091d0:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	78fa      	ldrb	r2, [r7, #3]
 80091d8:	4611      	mov	r1, r2
 80091da:	4618      	mov	r0, r3
 80091dc:	f009 f847 	bl	801226e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80091e0:	78fb      	ldrb	r3, [r7, #3]
 80091e2:	015a      	lsls	r2, r3, #5
 80091e4:	693b      	ldr	r3, [r7, #16]
 80091e6:	4413      	add	r3, r2
 80091e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091ec:	461a      	mov	r2, r3
 80091ee:	2340      	movs	r3, #64	@ 0x40
 80091f0:	6093      	str	r3, [r2, #8]
 80091f2:	e31f      	b.n	8009834 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	78fa      	ldrb	r2, [r7, #3]
 80091fa:	4611      	mov	r1, r2
 80091fc:	4618      	mov	r0, r3
 80091fe:	f008 fa98 	bl	8011732 <USB_ReadChInterrupts>
 8009202:	4603      	mov	r3, r0
 8009204:	f003 0308 	and.w	r3, r3, #8
 8009208:	2b08      	cmp	r3, #8
 800920a:	d11a      	bne.n	8009242 <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 800920c:	78fb      	ldrb	r3, [r7, #3]
 800920e:	015a      	lsls	r2, r3, #5
 8009210:	693b      	ldr	r3, [r7, #16]
 8009212:	4413      	add	r3, r2
 8009214:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009218:	461a      	mov	r2, r3
 800921a:	2308      	movs	r3, #8
 800921c:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800921e:	78fa      	ldrb	r2, [r7, #3]
 8009220:	6879      	ldr	r1, [r7, #4]
 8009222:	4613      	mov	r3, r2
 8009224:	011b      	lsls	r3, r3, #4
 8009226:	1a9b      	subs	r3, r3, r2
 8009228:	009b      	lsls	r3, r3, #2
 800922a:	440b      	add	r3, r1
 800922c:	334d      	adds	r3, #77	@ 0x4d
 800922e:	2206      	movs	r2, #6
 8009230:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	78fa      	ldrb	r2, [r7, #3]
 8009238:	4611      	mov	r1, r2
 800923a:	4618      	mov	r0, r3
 800923c:	f009 f817 	bl	801226e <USB_HC_Halt>
 8009240:	e2f8      	b.n	8009834 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	78fa      	ldrb	r2, [r7, #3]
 8009248:	4611      	mov	r1, r2
 800924a:	4618      	mov	r0, r3
 800924c:	f008 fa71 	bl	8011732 <USB_ReadChInterrupts>
 8009250:	4603      	mov	r3, r0
 8009252:	f003 0310 	and.w	r3, r3, #16
 8009256:	2b10      	cmp	r3, #16
 8009258:	d144      	bne.n	80092e4 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 800925a:	78fa      	ldrb	r2, [r7, #3]
 800925c:	6879      	ldr	r1, [r7, #4]
 800925e:	4613      	mov	r3, r2
 8009260:	011b      	lsls	r3, r3, #4
 8009262:	1a9b      	subs	r3, r3, r2
 8009264:	009b      	lsls	r3, r3, #2
 8009266:	440b      	add	r3, r1
 8009268:	3344      	adds	r3, #68	@ 0x44
 800926a:	2200      	movs	r2, #0
 800926c:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800926e:	78fa      	ldrb	r2, [r7, #3]
 8009270:	6879      	ldr	r1, [r7, #4]
 8009272:	4613      	mov	r3, r2
 8009274:	011b      	lsls	r3, r3, #4
 8009276:	1a9b      	subs	r3, r3, r2
 8009278:	009b      	lsls	r3, r3, #2
 800927a:	440b      	add	r3, r1
 800927c:	334d      	adds	r3, #77	@ 0x4d
 800927e:	2204      	movs	r2, #4
 8009280:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8009282:	78fa      	ldrb	r2, [r7, #3]
 8009284:	6879      	ldr	r1, [r7, #4]
 8009286:	4613      	mov	r3, r2
 8009288:	011b      	lsls	r3, r3, #4
 800928a:	1a9b      	subs	r3, r3, r2
 800928c:	009b      	lsls	r3, r3, #2
 800928e:	440b      	add	r3, r1
 8009290:	3319      	adds	r3, #25
 8009292:	781b      	ldrb	r3, [r3, #0]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d114      	bne.n	80092c2 <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8009298:	78fa      	ldrb	r2, [r7, #3]
 800929a:	6879      	ldr	r1, [r7, #4]
 800929c:	4613      	mov	r3, r2
 800929e:	011b      	lsls	r3, r3, #4
 80092a0:	1a9b      	subs	r3, r3, r2
 80092a2:	009b      	lsls	r3, r3, #2
 80092a4:	440b      	add	r3, r1
 80092a6:	3318      	adds	r3, #24
 80092a8:	781b      	ldrb	r3, [r3, #0]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d109      	bne.n	80092c2 <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80092ae:	78fa      	ldrb	r2, [r7, #3]
 80092b0:	6879      	ldr	r1, [r7, #4]
 80092b2:	4613      	mov	r3, r2
 80092b4:	011b      	lsls	r3, r3, #4
 80092b6:	1a9b      	subs	r3, r3, r2
 80092b8:	009b      	lsls	r3, r3, #2
 80092ba:	440b      	add	r3, r1
 80092bc:	3319      	adds	r3, #25
 80092be:	2201      	movs	r2, #1
 80092c0:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	78fa      	ldrb	r2, [r7, #3]
 80092c8:	4611      	mov	r1, r2
 80092ca:	4618      	mov	r0, r3
 80092cc:	f008 ffcf 	bl	801226e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80092d0:	78fb      	ldrb	r3, [r7, #3]
 80092d2:	015a      	lsls	r2, r3, #5
 80092d4:	693b      	ldr	r3, [r7, #16]
 80092d6:	4413      	add	r3, r2
 80092d8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80092dc:	461a      	mov	r2, r3
 80092de:	2310      	movs	r3, #16
 80092e0:	6093      	str	r3, [r2, #8]
 80092e2:	e2a7      	b.n	8009834 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	78fa      	ldrb	r2, [r7, #3]
 80092ea:	4611      	mov	r1, r2
 80092ec:	4618      	mov	r0, r3
 80092ee:	f008 fa20 	bl	8011732 <USB_ReadChInterrupts>
 80092f2:	4603      	mov	r3, r0
 80092f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092f8:	2b80      	cmp	r3, #128	@ 0x80
 80092fa:	f040 8083 	bne.w	8009404 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	799b      	ldrb	r3, [r3, #6]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d111      	bne.n	800932a <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8009306:	78fa      	ldrb	r2, [r7, #3]
 8009308:	6879      	ldr	r1, [r7, #4]
 800930a:	4613      	mov	r3, r2
 800930c:	011b      	lsls	r3, r3, #4
 800930e:	1a9b      	subs	r3, r3, r2
 8009310:	009b      	lsls	r3, r3, #2
 8009312:	440b      	add	r3, r1
 8009314:	334d      	adds	r3, #77	@ 0x4d
 8009316:	2207      	movs	r2, #7
 8009318:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	681b      	ldr	r3, [r3, #0]
 800931e:	78fa      	ldrb	r2, [r7, #3]
 8009320:	4611      	mov	r1, r2
 8009322:	4618      	mov	r0, r3
 8009324:	f008 ffa3 	bl	801226e <USB_HC_Halt>
 8009328:	e062      	b.n	80093f0 <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 800932a:	78fa      	ldrb	r2, [r7, #3]
 800932c:	6879      	ldr	r1, [r7, #4]
 800932e:	4613      	mov	r3, r2
 8009330:	011b      	lsls	r3, r3, #4
 8009332:	1a9b      	subs	r3, r3, r2
 8009334:	009b      	lsls	r3, r3, #2
 8009336:	440b      	add	r3, r1
 8009338:	3344      	adds	r3, #68	@ 0x44
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	1c59      	adds	r1, r3, #1
 800933e:	6878      	ldr	r0, [r7, #4]
 8009340:	4613      	mov	r3, r2
 8009342:	011b      	lsls	r3, r3, #4
 8009344:	1a9b      	subs	r3, r3, r2
 8009346:	009b      	lsls	r3, r3, #2
 8009348:	4403      	add	r3, r0
 800934a:	3344      	adds	r3, #68	@ 0x44
 800934c:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800934e:	78fa      	ldrb	r2, [r7, #3]
 8009350:	6879      	ldr	r1, [r7, #4]
 8009352:	4613      	mov	r3, r2
 8009354:	011b      	lsls	r3, r3, #4
 8009356:	1a9b      	subs	r3, r3, r2
 8009358:	009b      	lsls	r3, r3, #2
 800935a:	440b      	add	r3, r1
 800935c:	3344      	adds	r3, #68	@ 0x44
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	2b02      	cmp	r3, #2
 8009362:	d922      	bls.n	80093aa <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8009364:	78fa      	ldrb	r2, [r7, #3]
 8009366:	6879      	ldr	r1, [r7, #4]
 8009368:	4613      	mov	r3, r2
 800936a:	011b      	lsls	r3, r3, #4
 800936c:	1a9b      	subs	r3, r3, r2
 800936e:	009b      	lsls	r3, r3, #2
 8009370:	440b      	add	r3, r1
 8009372:	3344      	adds	r3, #68	@ 0x44
 8009374:	2200      	movs	r2, #0
 8009376:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8009378:	78fa      	ldrb	r2, [r7, #3]
 800937a:	6879      	ldr	r1, [r7, #4]
 800937c:	4613      	mov	r3, r2
 800937e:	011b      	lsls	r3, r3, #4
 8009380:	1a9b      	subs	r3, r3, r2
 8009382:	009b      	lsls	r3, r3, #2
 8009384:	440b      	add	r3, r1
 8009386:	334c      	adds	r3, #76	@ 0x4c
 8009388:	2204      	movs	r2, #4
 800938a:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 800938c:	78fa      	ldrb	r2, [r7, #3]
 800938e:	6879      	ldr	r1, [r7, #4]
 8009390:	4613      	mov	r3, r2
 8009392:	011b      	lsls	r3, r3, #4
 8009394:	1a9b      	subs	r3, r3, r2
 8009396:	009b      	lsls	r3, r3, #2
 8009398:	440b      	add	r3, r1
 800939a:	334c      	adds	r3, #76	@ 0x4c
 800939c:	781a      	ldrb	r2, [r3, #0]
 800939e:	78fb      	ldrb	r3, [r7, #3]
 80093a0:	4619      	mov	r1, r3
 80093a2:	6878      	ldr	r0, [r7, #4]
 80093a4:	f00e fa3a 	bl	801781c <HAL_HCD_HC_NotifyURBChange_Callback>
 80093a8:	e022      	b.n	80093f0 <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80093aa:	78fa      	ldrb	r2, [r7, #3]
 80093ac:	6879      	ldr	r1, [r7, #4]
 80093ae:	4613      	mov	r3, r2
 80093b0:	011b      	lsls	r3, r3, #4
 80093b2:	1a9b      	subs	r3, r3, r2
 80093b4:	009b      	lsls	r3, r3, #2
 80093b6:	440b      	add	r3, r1
 80093b8:	334c      	adds	r3, #76	@ 0x4c
 80093ba:	2202      	movs	r2, #2
 80093bc:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80093be:	78fb      	ldrb	r3, [r7, #3]
 80093c0:	015a      	lsls	r2, r3, #5
 80093c2:	693b      	ldr	r3, [r7, #16]
 80093c4:	4413      	add	r3, r2
 80093c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80093d4:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80093dc:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80093de:	78fb      	ldrb	r3, [r7, #3]
 80093e0:	015a      	lsls	r2, r3, #5
 80093e2:	693b      	ldr	r3, [r7, #16]
 80093e4:	4413      	add	r3, r2
 80093e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093ea:	461a      	mov	r2, r3
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 80093f0:	78fb      	ldrb	r3, [r7, #3]
 80093f2:	015a      	lsls	r2, r3, #5
 80093f4:	693b      	ldr	r3, [r7, #16]
 80093f6:	4413      	add	r3, r2
 80093f8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093fc:	461a      	mov	r2, r3
 80093fe:	2380      	movs	r3, #128	@ 0x80
 8009400:	6093      	str	r3, [r2, #8]
 8009402:	e217      	b.n	8009834 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	78fa      	ldrb	r2, [r7, #3]
 800940a:	4611      	mov	r1, r2
 800940c:	4618      	mov	r0, r3
 800940e:	f008 f990 	bl	8011732 <USB_ReadChInterrupts>
 8009412:	4603      	mov	r3, r0
 8009414:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009418:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800941c:	d11b      	bne.n	8009456 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 800941e:	78fa      	ldrb	r2, [r7, #3]
 8009420:	6879      	ldr	r1, [r7, #4]
 8009422:	4613      	mov	r3, r2
 8009424:	011b      	lsls	r3, r3, #4
 8009426:	1a9b      	subs	r3, r3, r2
 8009428:	009b      	lsls	r3, r3, #2
 800942a:	440b      	add	r3, r1
 800942c:	334d      	adds	r3, #77	@ 0x4d
 800942e:	2209      	movs	r2, #9
 8009430:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	78fa      	ldrb	r2, [r7, #3]
 8009438:	4611      	mov	r1, r2
 800943a:	4618      	mov	r0, r3
 800943c:	f008 ff17 	bl	801226e <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8009440:	78fb      	ldrb	r3, [r7, #3]
 8009442:	015a      	lsls	r2, r3, #5
 8009444:	693b      	ldr	r3, [r7, #16]
 8009446:	4413      	add	r3, r2
 8009448:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800944c:	461a      	mov	r2, r3
 800944e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009452:	6093      	str	r3, [r2, #8]
 8009454:	e1ee      	b.n	8009834 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	78fa      	ldrb	r2, [r7, #3]
 800945c:	4611      	mov	r1, r2
 800945e:	4618      	mov	r0, r3
 8009460:	f008 f967 	bl	8011732 <USB_ReadChInterrupts>
 8009464:	4603      	mov	r3, r0
 8009466:	f003 0302 	and.w	r3, r3, #2
 800946a:	2b02      	cmp	r3, #2
 800946c:	f040 81df 	bne.w	800982e <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8009470:	78fb      	ldrb	r3, [r7, #3]
 8009472:	015a      	lsls	r2, r3, #5
 8009474:	693b      	ldr	r3, [r7, #16]
 8009476:	4413      	add	r3, r2
 8009478:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800947c:	461a      	mov	r2, r3
 800947e:	2302      	movs	r3, #2
 8009480:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8009482:	78fa      	ldrb	r2, [r7, #3]
 8009484:	6879      	ldr	r1, [r7, #4]
 8009486:	4613      	mov	r3, r2
 8009488:	011b      	lsls	r3, r3, #4
 800948a:	1a9b      	subs	r3, r3, r2
 800948c:	009b      	lsls	r3, r3, #2
 800948e:	440b      	add	r3, r1
 8009490:	334d      	adds	r3, #77	@ 0x4d
 8009492:	781b      	ldrb	r3, [r3, #0]
 8009494:	2b01      	cmp	r3, #1
 8009496:	f040 8093 	bne.w	80095c0 <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800949a:	78fa      	ldrb	r2, [r7, #3]
 800949c:	6879      	ldr	r1, [r7, #4]
 800949e:	4613      	mov	r3, r2
 80094a0:	011b      	lsls	r3, r3, #4
 80094a2:	1a9b      	subs	r3, r3, r2
 80094a4:	009b      	lsls	r3, r3, #2
 80094a6:	440b      	add	r3, r1
 80094a8:	334d      	adds	r3, #77	@ 0x4d
 80094aa:	2202      	movs	r2, #2
 80094ac:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80094ae:	78fa      	ldrb	r2, [r7, #3]
 80094b0:	6879      	ldr	r1, [r7, #4]
 80094b2:	4613      	mov	r3, r2
 80094b4:	011b      	lsls	r3, r3, #4
 80094b6:	1a9b      	subs	r3, r3, r2
 80094b8:	009b      	lsls	r3, r3, #2
 80094ba:	440b      	add	r3, r1
 80094bc:	334c      	adds	r3, #76	@ 0x4c
 80094be:	2201      	movs	r2, #1
 80094c0:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80094c2:	78fa      	ldrb	r2, [r7, #3]
 80094c4:	6879      	ldr	r1, [r7, #4]
 80094c6:	4613      	mov	r3, r2
 80094c8:	011b      	lsls	r3, r3, #4
 80094ca:	1a9b      	subs	r3, r3, r2
 80094cc:	009b      	lsls	r3, r3, #2
 80094ce:	440b      	add	r3, r1
 80094d0:	3326      	adds	r3, #38	@ 0x26
 80094d2:	781b      	ldrb	r3, [r3, #0]
 80094d4:	2b02      	cmp	r3, #2
 80094d6:	d00b      	beq.n	80094f0 <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80094d8:	78fa      	ldrb	r2, [r7, #3]
 80094da:	6879      	ldr	r1, [r7, #4]
 80094dc:	4613      	mov	r3, r2
 80094de:	011b      	lsls	r3, r3, #4
 80094e0:	1a9b      	subs	r3, r3, r2
 80094e2:	009b      	lsls	r3, r3, #2
 80094e4:	440b      	add	r3, r1
 80094e6:	3326      	adds	r3, #38	@ 0x26
 80094e8:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80094ea:	2b03      	cmp	r3, #3
 80094ec:	f040 8190 	bne.w	8009810 <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	799b      	ldrb	r3, [r3, #6]
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d115      	bne.n	8009524 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80094f8:	78fa      	ldrb	r2, [r7, #3]
 80094fa:	6879      	ldr	r1, [r7, #4]
 80094fc:	4613      	mov	r3, r2
 80094fe:	011b      	lsls	r3, r3, #4
 8009500:	1a9b      	subs	r3, r3, r2
 8009502:	009b      	lsls	r3, r3, #2
 8009504:	440b      	add	r3, r1
 8009506:	333d      	adds	r3, #61	@ 0x3d
 8009508:	781b      	ldrb	r3, [r3, #0]
 800950a:	78fa      	ldrb	r2, [r7, #3]
 800950c:	f083 0301 	eor.w	r3, r3, #1
 8009510:	b2d8      	uxtb	r0, r3
 8009512:	6879      	ldr	r1, [r7, #4]
 8009514:	4613      	mov	r3, r2
 8009516:	011b      	lsls	r3, r3, #4
 8009518:	1a9b      	subs	r3, r3, r2
 800951a:	009b      	lsls	r3, r3, #2
 800951c:	440b      	add	r3, r1
 800951e:	333d      	adds	r3, #61	@ 0x3d
 8009520:	4602      	mov	r2, r0
 8009522:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	799b      	ldrb	r3, [r3, #6]
 8009528:	2b01      	cmp	r3, #1
 800952a:	f040 8171 	bne.w	8009810 <HCD_HC_OUT_IRQHandler+0x954>
 800952e:	78fa      	ldrb	r2, [r7, #3]
 8009530:	6879      	ldr	r1, [r7, #4]
 8009532:	4613      	mov	r3, r2
 8009534:	011b      	lsls	r3, r3, #4
 8009536:	1a9b      	subs	r3, r3, r2
 8009538:	009b      	lsls	r3, r3, #2
 800953a:	440b      	add	r3, r1
 800953c:	3334      	adds	r3, #52	@ 0x34
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	2b00      	cmp	r3, #0
 8009542:	f000 8165 	beq.w	8009810 <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8009546:	78fa      	ldrb	r2, [r7, #3]
 8009548:	6879      	ldr	r1, [r7, #4]
 800954a:	4613      	mov	r3, r2
 800954c:	011b      	lsls	r3, r3, #4
 800954e:	1a9b      	subs	r3, r3, r2
 8009550:	009b      	lsls	r3, r3, #2
 8009552:	440b      	add	r3, r1
 8009554:	3334      	adds	r3, #52	@ 0x34
 8009556:	6819      	ldr	r1, [r3, #0]
 8009558:	78fa      	ldrb	r2, [r7, #3]
 800955a:	6878      	ldr	r0, [r7, #4]
 800955c:	4613      	mov	r3, r2
 800955e:	011b      	lsls	r3, r3, #4
 8009560:	1a9b      	subs	r3, r3, r2
 8009562:	009b      	lsls	r3, r3, #2
 8009564:	4403      	add	r3, r0
 8009566:	3328      	adds	r3, #40	@ 0x28
 8009568:	881b      	ldrh	r3, [r3, #0]
 800956a:	440b      	add	r3, r1
 800956c:	1e59      	subs	r1, r3, #1
 800956e:	78fa      	ldrb	r2, [r7, #3]
 8009570:	6878      	ldr	r0, [r7, #4]
 8009572:	4613      	mov	r3, r2
 8009574:	011b      	lsls	r3, r3, #4
 8009576:	1a9b      	subs	r3, r3, r2
 8009578:	009b      	lsls	r3, r3, #2
 800957a:	4403      	add	r3, r0
 800957c:	3328      	adds	r3, #40	@ 0x28
 800957e:	881b      	ldrh	r3, [r3, #0]
 8009580:	fbb1 f3f3 	udiv	r3, r1, r3
 8009584:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	f003 0301 	and.w	r3, r3, #1
 800958c:	2b00      	cmp	r3, #0
 800958e:	f000 813f 	beq.w	8009810 <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8009592:	78fa      	ldrb	r2, [r7, #3]
 8009594:	6879      	ldr	r1, [r7, #4]
 8009596:	4613      	mov	r3, r2
 8009598:	011b      	lsls	r3, r3, #4
 800959a:	1a9b      	subs	r3, r3, r2
 800959c:	009b      	lsls	r3, r3, #2
 800959e:	440b      	add	r3, r1
 80095a0:	333d      	adds	r3, #61	@ 0x3d
 80095a2:	781b      	ldrb	r3, [r3, #0]
 80095a4:	78fa      	ldrb	r2, [r7, #3]
 80095a6:	f083 0301 	eor.w	r3, r3, #1
 80095aa:	b2d8      	uxtb	r0, r3
 80095ac:	6879      	ldr	r1, [r7, #4]
 80095ae:	4613      	mov	r3, r2
 80095b0:	011b      	lsls	r3, r3, #4
 80095b2:	1a9b      	subs	r3, r3, r2
 80095b4:	009b      	lsls	r3, r3, #2
 80095b6:	440b      	add	r3, r1
 80095b8:	333d      	adds	r3, #61	@ 0x3d
 80095ba:	4602      	mov	r2, r0
 80095bc:	701a      	strb	r2, [r3, #0]
 80095be:	e127      	b.n	8009810 <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80095c0:	78fa      	ldrb	r2, [r7, #3]
 80095c2:	6879      	ldr	r1, [r7, #4]
 80095c4:	4613      	mov	r3, r2
 80095c6:	011b      	lsls	r3, r3, #4
 80095c8:	1a9b      	subs	r3, r3, r2
 80095ca:	009b      	lsls	r3, r3, #2
 80095cc:	440b      	add	r3, r1
 80095ce:	334d      	adds	r3, #77	@ 0x4d
 80095d0:	781b      	ldrb	r3, [r3, #0]
 80095d2:	2b03      	cmp	r3, #3
 80095d4:	d120      	bne.n	8009618 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80095d6:	78fa      	ldrb	r2, [r7, #3]
 80095d8:	6879      	ldr	r1, [r7, #4]
 80095da:	4613      	mov	r3, r2
 80095dc:	011b      	lsls	r3, r3, #4
 80095de:	1a9b      	subs	r3, r3, r2
 80095e0:	009b      	lsls	r3, r3, #2
 80095e2:	440b      	add	r3, r1
 80095e4:	334d      	adds	r3, #77	@ 0x4d
 80095e6:	2202      	movs	r2, #2
 80095e8:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80095ea:	78fa      	ldrb	r2, [r7, #3]
 80095ec:	6879      	ldr	r1, [r7, #4]
 80095ee:	4613      	mov	r3, r2
 80095f0:	011b      	lsls	r3, r3, #4
 80095f2:	1a9b      	subs	r3, r3, r2
 80095f4:	009b      	lsls	r3, r3, #2
 80095f6:	440b      	add	r3, r1
 80095f8:	331b      	adds	r3, #27
 80095fa:	781b      	ldrb	r3, [r3, #0]
 80095fc:	2b01      	cmp	r3, #1
 80095fe:	f040 8107 	bne.w	8009810 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009602:	78fa      	ldrb	r2, [r7, #3]
 8009604:	6879      	ldr	r1, [r7, #4]
 8009606:	4613      	mov	r3, r2
 8009608:	011b      	lsls	r3, r3, #4
 800960a:	1a9b      	subs	r3, r3, r2
 800960c:	009b      	lsls	r3, r3, #2
 800960e:	440b      	add	r3, r1
 8009610:	334c      	adds	r3, #76	@ 0x4c
 8009612:	2202      	movs	r2, #2
 8009614:	701a      	strb	r2, [r3, #0]
 8009616:	e0fb      	b.n	8009810 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8009618:	78fa      	ldrb	r2, [r7, #3]
 800961a:	6879      	ldr	r1, [r7, #4]
 800961c:	4613      	mov	r3, r2
 800961e:	011b      	lsls	r3, r3, #4
 8009620:	1a9b      	subs	r3, r3, r2
 8009622:	009b      	lsls	r3, r3, #2
 8009624:	440b      	add	r3, r1
 8009626:	334d      	adds	r3, #77	@ 0x4d
 8009628:	781b      	ldrb	r3, [r3, #0]
 800962a:	2b04      	cmp	r3, #4
 800962c:	d13a      	bne.n	80096a4 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800962e:	78fa      	ldrb	r2, [r7, #3]
 8009630:	6879      	ldr	r1, [r7, #4]
 8009632:	4613      	mov	r3, r2
 8009634:	011b      	lsls	r3, r3, #4
 8009636:	1a9b      	subs	r3, r3, r2
 8009638:	009b      	lsls	r3, r3, #2
 800963a:	440b      	add	r3, r1
 800963c:	334d      	adds	r3, #77	@ 0x4d
 800963e:	2202      	movs	r2, #2
 8009640:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8009642:	78fa      	ldrb	r2, [r7, #3]
 8009644:	6879      	ldr	r1, [r7, #4]
 8009646:	4613      	mov	r3, r2
 8009648:	011b      	lsls	r3, r3, #4
 800964a:	1a9b      	subs	r3, r3, r2
 800964c:	009b      	lsls	r3, r3, #2
 800964e:	440b      	add	r3, r1
 8009650:	334c      	adds	r3, #76	@ 0x4c
 8009652:	2202      	movs	r2, #2
 8009654:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8009656:	78fa      	ldrb	r2, [r7, #3]
 8009658:	6879      	ldr	r1, [r7, #4]
 800965a:	4613      	mov	r3, r2
 800965c:	011b      	lsls	r3, r3, #4
 800965e:	1a9b      	subs	r3, r3, r2
 8009660:	009b      	lsls	r3, r3, #2
 8009662:	440b      	add	r3, r1
 8009664:	331b      	adds	r3, #27
 8009666:	781b      	ldrb	r3, [r3, #0]
 8009668:	2b01      	cmp	r3, #1
 800966a:	f040 80d1 	bne.w	8009810 <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 800966e:	78fa      	ldrb	r2, [r7, #3]
 8009670:	6879      	ldr	r1, [r7, #4]
 8009672:	4613      	mov	r3, r2
 8009674:	011b      	lsls	r3, r3, #4
 8009676:	1a9b      	subs	r3, r3, r2
 8009678:	009b      	lsls	r3, r3, #2
 800967a:	440b      	add	r3, r1
 800967c:	331b      	adds	r3, #27
 800967e:	2200      	movs	r2, #0
 8009680:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8009682:	78fb      	ldrb	r3, [r7, #3]
 8009684:	015a      	lsls	r2, r3, #5
 8009686:	693b      	ldr	r3, [r7, #16]
 8009688:	4413      	add	r3, r2
 800968a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800968e:	685b      	ldr	r3, [r3, #4]
 8009690:	78fa      	ldrb	r2, [r7, #3]
 8009692:	0151      	lsls	r1, r2, #5
 8009694:	693a      	ldr	r2, [r7, #16]
 8009696:	440a      	add	r2, r1
 8009698:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800969c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80096a0:	6053      	str	r3, [r2, #4]
 80096a2:	e0b5      	b.n	8009810 <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80096a4:	78fa      	ldrb	r2, [r7, #3]
 80096a6:	6879      	ldr	r1, [r7, #4]
 80096a8:	4613      	mov	r3, r2
 80096aa:	011b      	lsls	r3, r3, #4
 80096ac:	1a9b      	subs	r3, r3, r2
 80096ae:	009b      	lsls	r3, r3, #2
 80096b0:	440b      	add	r3, r1
 80096b2:	334d      	adds	r3, #77	@ 0x4d
 80096b4:	781b      	ldrb	r3, [r3, #0]
 80096b6:	2b05      	cmp	r3, #5
 80096b8:	d114      	bne.n	80096e4 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80096ba:	78fa      	ldrb	r2, [r7, #3]
 80096bc:	6879      	ldr	r1, [r7, #4]
 80096be:	4613      	mov	r3, r2
 80096c0:	011b      	lsls	r3, r3, #4
 80096c2:	1a9b      	subs	r3, r3, r2
 80096c4:	009b      	lsls	r3, r3, #2
 80096c6:	440b      	add	r3, r1
 80096c8:	334d      	adds	r3, #77	@ 0x4d
 80096ca:	2202      	movs	r2, #2
 80096cc:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80096ce:	78fa      	ldrb	r2, [r7, #3]
 80096d0:	6879      	ldr	r1, [r7, #4]
 80096d2:	4613      	mov	r3, r2
 80096d4:	011b      	lsls	r3, r3, #4
 80096d6:	1a9b      	subs	r3, r3, r2
 80096d8:	009b      	lsls	r3, r3, #2
 80096da:	440b      	add	r3, r1
 80096dc:	334c      	adds	r3, #76	@ 0x4c
 80096de:	2202      	movs	r2, #2
 80096e0:	701a      	strb	r2, [r3, #0]
 80096e2:	e095      	b.n	8009810 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80096e4:	78fa      	ldrb	r2, [r7, #3]
 80096e6:	6879      	ldr	r1, [r7, #4]
 80096e8:	4613      	mov	r3, r2
 80096ea:	011b      	lsls	r3, r3, #4
 80096ec:	1a9b      	subs	r3, r3, r2
 80096ee:	009b      	lsls	r3, r3, #2
 80096f0:	440b      	add	r3, r1
 80096f2:	334d      	adds	r3, #77	@ 0x4d
 80096f4:	781b      	ldrb	r3, [r3, #0]
 80096f6:	2b06      	cmp	r3, #6
 80096f8:	d114      	bne.n	8009724 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80096fa:	78fa      	ldrb	r2, [r7, #3]
 80096fc:	6879      	ldr	r1, [r7, #4]
 80096fe:	4613      	mov	r3, r2
 8009700:	011b      	lsls	r3, r3, #4
 8009702:	1a9b      	subs	r3, r3, r2
 8009704:	009b      	lsls	r3, r3, #2
 8009706:	440b      	add	r3, r1
 8009708:	334d      	adds	r3, #77	@ 0x4d
 800970a:	2202      	movs	r2, #2
 800970c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 800970e:	78fa      	ldrb	r2, [r7, #3]
 8009710:	6879      	ldr	r1, [r7, #4]
 8009712:	4613      	mov	r3, r2
 8009714:	011b      	lsls	r3, r3, #4
 8009716:	1a9b      	subs	r3, r3, r2
 8009718:	009b      	lsls	r3, r3, #2
 800971a:	440b      	add	r3, r1
 800971c:	334c      	adds	r3, #76	@ 0x4c
 800971e:	2205      	movs	r2, #5
 8009720:	701a      	strb	r2, [r3, #0]
 8009722:	e075      	b.n	8009810 <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8009724:	78fa      	ldrb	r2, [r7, #3]
 8009726:	6879      	ldr	r1, [r7, #4]
 8009728:	4613      	mov	r3, r2
 800972a:	011b      	lsls	r3, r3, #4
 800972c:	1a9b      	subs	r3, r3, r2
 800972e:	009b      	lsls	r3, r3, #2
 8009730:	440b      	add	r3, r1
 8009732:	334d      	adds	r3, #77	@ 0x4d
 8009734:	781b      	ldrb	r3, [r3, #0]
 8009736:	2b07      	cmp	r3, #7
 8009738:	d00a      	beq.n	8009750 <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 800973a:	78fa      	ldrb	r2, [r7, #3]
 800973c:	6879      	ldr	r1, [r7, #4]
 800973e:	4613      	mov	r3, r2
 8009740:	011b      	lsls	r3, r3, #4
 8009742:	1a9b      	subs	r3, r3, r2
 8009744:	009b      	lsls	r3, r3, #2
 8009746:	440b      	add	r3, r1
 8009748:	334d      	adds	r3, #77	@ 0x4d
 800974a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800974c:	2b09      	cmp	r3, #9
 800974e:	d170      	bne.n	8009832 <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8009750:	78fa      	ldrb	r2, [r7, #3]
 8009752:	6879      	ldr	r1, [r7, #4]
 8009754:	4613      	mov	r3, r2
 8009756:	011b      	lsls	r3, r3, #4
 8009758:	1a9b      	subs	r3, r3, r2
 800975a:	009b      	lsls	r3, r3, #2
 800975c:	440b      	add	r3, r1
 800975e:	334d      	adds	r3, #77	@ 0x4d
 8009760:	2202      	movs	r2, #2
 8009762:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8009764:	78fa      	ldrb	r2, [r7, #3]
 8009766:	6879      	ldr	r1, [r7, #4]
 8009768:	4613      	mov	r3, r2
 800976a:	011b      	lsls	r3, r3, #4
 800976c:	1a9b      	subs	r3, r3, r2
 800976e:	009b      	lsls	r3, r3, #2
 8009770:	440b      	add	r3, r1
 8009772:	3344      	adds	r3, #68	@ 0x44
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	1c59      	adds	r1, r3, #1
 8009778:	6878      	ldr	r0, [r7, #4]
 800977a:	4613      	mov	r3, r2
 800977c:	011b      	lsls	r3, r3, #4
 800977e:	1a9b      	subs	r3, r3, r2
 8009780:	009b      	lsls	r3, r3, #2
 8009782:	4403      	add	r3, r0
 8009784:	3344      	adds	r3, #68	@ 0x44
 8009786:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8009788:	78fa      	ldrb	r2, [r7, #3]
 800978a:	6879      	ldr	r1, [r7, #4]
 800978c:	4613      	mov	r3, r2
 800978e:	011b      	lsls	r3, r3, #4
 8009790:	1a9b      	subs	r3, r3, r2
 8009792:	009b      	lsls	r3, r3, #2
 8009794:	440b      	add	r3, r1
 8009796:	3344      	adds	r3, #68	@ 0x44
 8009798:	681b      	ldr	r3, [r3, #0]
 800979a:	2b02      	cmp	r3, #2
 800979c:	d914      	bls.n	80097c8 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800979e:	78fa      	ldrb	r2, [r7, #3]
 80097a0:	6879      	ldr	r1, [r7, #4]
 80097a2:	4613      	mov	r3, r2
 80097a4:	011b      	lsls	r3, r3, #4
 80097a6:	1a9b      	subs	r3, r3, r2
 80097a8:	009b      	lsls	r3, r3, #2
 80097aa:	440b      	add	r3, r1
 80097ac:	3344      	adds	r3, #68	@ 0x44
 80097ae:	2200      	movs	r2, #0
 80097b0:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 80097b2:	78fa      	ldrb	r2, [r7, #3]
 80097b4:	6879      	ldr	r1, [r7, #4]
 80097b6:	4613      	mov	r3, r2
 80097b8:	011b      	lsls	r3, r3, #4
 80097ba:	1a9b      	subs	r3, r3, r2
 80097bc:	009b      	lsls	r3, r3, #2
 80097be:	440b      	add	r3, r1
 80097c0:	334c      	adds	r3, #76	@ 0x4c
 80097c2:	2204      	movs	r2, #4
 80097c4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80097c6:	e022      	b.n	800980e <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80097c8:	78fa      	ldrb	r2, [r7, #3]
 80097ca:	6879      	ldr	r1, [r7, #4]
 80097cc:	4613      	mov	r3, r2
 80097ce:	011b      	lsls	r3, r3, #4
 80097d0:	1a9b      	subs	r3, r3, r2
 80097d2:	009b      	lsls	r3, r3, #2
 80097d4:	440b      	add	r3, r1
 80097d6:	334c      	adds	r3, #76	@ 0x4c
 80097d8:	2202      	movs	r2, #2
 80097da:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80097dc:	78fb      	ldrb	r3, [r7, #3]
 80097de:	015a      	lsls	r2, r3, #5
 80097e0:	693b      	ldr	r3, [r7, #16]
 80097e2:	4413      	add	r3, r2
 80097e4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80097f2:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80097fa:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80097fc:	78fb      	ldrb	r3, [r7, #3]
 80097fe:	015a      	lsls	r2, r3, #5
 8009800:	693b      	ldr	r3, [r7, #16]
 8009802:	4413      	add	r3, r2
 8009804:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009808:	461a      	mov	r2, r3
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800980e:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8009810:	78fa      	ldrb	r2, [r7, #3]
 8009812:	6879      	ldr	r1, [r7, #4]
 8009814:	4613      	mov	r3, r2
 8009816:	011b      	lsls	r3, r3, #4
 8009818:	1a9b      	subs	r3, r3, r2
 800981a:	009b      	lsls	r3, r3, #2
 800981c:	440b      	add	r3, r1
 800981e:	334c      	adds	r3, #76	@ 0x4c
 8009820:	781a      	ldrb	r2, [r3, #0]
 8009822:	78fb      	ldrb	r3, [r7, #3]
 8009824:	4619      	mov	r1, r3
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f00d fff8 	bl	801781c <HAL_HCD_HC_NotifyURBChange_Callback>
 800982c:	e002      	b.n	8009834 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 800982e:	bf00      	nop
 8009830:	e000      	b.n	8009834 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8009832:	bf00      	nop
  }
}
 8009834:	3718      	adds	r7, #24
 8009836:	46bd      	mov	sp, r7
 8009838:	bd80      	pop	{r7, pc}

0800983a <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 800983a:	b580      	push	{r7, lr}
 800983c:	b08a      	sub	sp, #40	@ 0x28
 800983e:	af00      	add	r7, sp, #0
 8009840:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	681b      	ldr	r3, [r3, #0]
 8009846:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800984a:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	6a1b      	ldr	r3, [r3, #32]
 8009852:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8009854:	69fb      	ldr	r3, [r7, #28]
 8009856:	f003 030f 	and.w	r3, r3, #15
 800985a:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 800985c:	69fb      	ldr	r3, [r7, #28]
 800985e:	0c5b      	lsrs	r3, r3, #17
 8009860:	f003 030f 	and.w	r3, r3, #15
 8009864:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8009866:	69fb      	ldr	r3, [r7, #28]
 8009868:	091b      	lsrs	r3, r3, #4
 800986a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800986e:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8009870:	697b      	ldr	r3, [r7, #20]
 8009872:	2b02      	cmp	r3, #2
 8009874:	d004      	beq.n	8009880 <HCD_RXQLVL_IRQHandler+0x46>
 8009876:	697b      	ldr	r3, [r7, #20]
 8009878:	2b05      	cmp	r3, #5
 800987a:	f000 80b6 	beq.w	80099ea <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800987e:	e0b7      	b.n	80099f0 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8009880:	693b      	ldr	r3, [r7, #16]
 8009882:	2b00      	cmp	r3, #0
 8009884:	f000 80b3 	beq.w	80099ee <HCD_RXQLVL_IRQHandler+0x1b4>
 8009888:	6879      	ldr	r1, [r7, #4]
 800988a:	69ba      	ldr	r2, [r7, #24]
 800988c:	4613      	mov	r3, r2
 800988e:	011b      	lsls	r3, r3, #4
 8009890:	1a9b      	subs	r3, r3, r2
 8009892:	009b      	lsls	r3, r3, #2
 8009894:	440b      	add	r3, r1
 8009896:	332c      	adds	r3, #44	@ 0x2c
 8009898:	681b      	ldr	r3, [r3, #0]
 800989a:	2b00      	cmp	r3, #0
 800989c:	f000 80a7 	beq.w	80099ee <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 80098a0:	6879      	ldr	r1, [r7, #4]
 80098a2:	69ba      	ldr	r2, [r7, #24]
 80098a4:	4613      	mov	r3, r2
 80098a6:	011b      	lsls	r3, r3, #4
 80098a8:	1a9b      	subs	r3, r3, r2
 80098aa:	009b      	lsls	r3, r3, #2
 80098ac:	440b      	add	r3, r1
 80098ae:	3338      	adds	r3, #56	@ 0x38
 80098b0:	681a      	ldr	r2, [r3, #0]
 80098b2:	693b      	ldr	r3, [r7, #16]
 80098b4:	18d1      	adds	r1, r2, r3
 80098b6:	6878      	ldr	r0, [r7, #4]
 80098b8:	69ba      	ldr	r2, [r7, #24]
 80098ba:	4613      	mov	r3, r2
 80098bc:	011b      	lsls	r3, r3, #4
 80098be:	1a9b      	subs	r3, r3, r2
 80098c0:	009b      	lsls	r3, r3, #2
 80098c2:	4403      	add	r3, r0
 80098c4:	3334      	adds	r3, #52	@ 0x34
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	4299      	cmp	r1, r3
 80098ca:	f200 8083 	bhi.w	80099d4 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	6818      	ldr	r0, [r3, #0]
 80098d2:	6879      	ldr	r1, [r7, #4]
 80098d4:	69ba      	ldr	r2, [r7, #24]
 80098d6:	4613      	mov	r3, r2
 80098d8:	011b      	lsls	r3, r3, #4
 80098da:	1a9b      	subs	r3, r3, r2
 80098dc:	009b      	lsls	r3, r3, #2
 80098de:	440b      	add	r3, r1
 80098e0:	332c      	adds	r3, #44	@ 0x2c
 80098e2:	681b      	ldr	r3, [r3, #0]
 80098e4:	693a      	ldr	r2, [r7, #16]
 80098e6:	b292      	uxth	r2, r2
 80098e8:	4619      	mov	r1, r3
 80098ea:	f007 feb7 	bl	801165c <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80098ee:	6879      	ldr	r1, [r7, #4]
 80098f0:	69ba      	ldr	r2, [r7, #24]
 80098f2:	4613      	mov	r3, r2
 80098f4:	011b      	lsls	r3, r3, #4
 80098f6:	1a9b      	subs	r3, r3, r2
 80098f8:	009b      	lsls	r3, r3, #2
 80098fa:	440b      	add	r3, r1
 80098fc:	332c      	adds	r3, #44	@ 0x2c
 80098fe:	681a      	ldr	r2, [r3, #0]
 8009900:	693b      	ldr	r3, [r7, #16]
 8009902:	18d1      	adds	r1, r2, r3
 8009904:	6878      	ldr	r0, [r7, #4]
 8009906:	69ba      	ldr	r2, [r7, #24]
 8009908:	4613      	mov	r3, r2
 800990a:	011b      	lsls	r3, r3, #4
 800990c:	1a9b      	subs	r3, r3, r2
 800990e:	009b      	lsls	r3, r3, #2
 8009910:	4403      	add	r3, r0
 8009912:	332c      	adds	r3, #44	@ 0x2c
 8009914:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8009916:	6879      	ldr	r1, [r7, #4]
 8009918:	69ba      	ldr	r2, [r7, #24]
 800991a:	4613      	mov	r3, r2
 800991c:	011b      	lsls	r3, r3, #4
 800991e:	1a9b      	subs	r3, r3, r2
 8009920:	009b      	lsls	r3, r3, #2
 8009922:	440b      	add	r3, r1
 8009924:	3338      	adds	r3, #56	@ 0x38
 8009926:	681a      	ldr	r2, [r3, #0]
 8009928:	693b      	ldr	r3, [r7, #16]
 800992a:	18d1      	adds	r1, r2, r3
 800992c:	6878      	ldr	r0, [r7, #4]
 800992e:	69ba      	ldr	r2, [r7, #24]
 8009930:	4613      	mov	r3, r2
 8009932:	011b      	lsls	r3, r3, #4
 8009934:	1a9b      	subs	r3, r3, r2
 8009936:	009b      	lsls	r3, r3, #2
 8009938:	4403      	add	r3, r0
 800993a:	3338      	adds	r3, #56	@ 0x38
 800993c:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800993e:	69bb      	ldr	r3, [r7, #24]
 8009940:	015a      	lsls	r2, r3, #5
 8009942:	6a3b      	ldr	r3, [r7, #32]
 8009944:	4413      	add	r3, r2
 8009946:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800994a:	691b      	ldr	r3, [r3, #16]
 800994c:	0cdb      	lsrs	r3, r3, #19
 800994e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009952:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8009954:	6879      	ldr	r1, [r7, #4]
 8009956:	69ba      	ldr	r2, [r7, #24]
 8009958:	4613      	mov	r3, r2
 800995a:	011b      	lsls	r3, r3, #4
 800995c:	1a9b      	subs	r3, r3, r2
 800995e:	009b      	lsls	r3, r3, #2
 8009960:	440b      	add	r3, r1
 8009962:	3328      	adds	r3, #40	@ 0x28
 8009964:	881b      	ldrh	r3, [r3, #0]
 8009966:	461a      	mov	r2, r3
 8009968:	693b      	ldr	r3, [r7, #16]
 800996a:	4293      	cmp	r3, r2
 800996c:	d13f      	bne.n	80099ee <HCD_RXQLVL_IRQHandler+0x1b4>
 800996e:	68fb      	ldr	r3, [r7, #12]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d03c      	beq.n	80099ee <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 8009974:	69bb      	ldr	r3, [r7, #24]
 8009976:	015a      	lsls	r2, r3, #5
 8009978:	6a3b      	ldr	r3, [r7, #32]
 800997a:	4413      	add	r3, r2
 800997c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009984:	68bb      	ldr	r3, [r7, #8]
 8009986:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800998a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 800998c:	68bb      	ldr	r3, [r7, #8]
 800998e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009992:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8009994:	69bb      	ldr	r3, [r7, #24]
 8009996:	015a      	lsls	r2, r3, #5
 8009998:	6a3b      	ldr	r3, [r7, #32]
 800999a:	4413      	add	r3, r2
 800999c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099a0:	461a      	mov	r2, r3
 80099a2:	68bb      	ldr	r3, [r7, #8]
 80099a4:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80099a6:	6879      	ldr	r1, [r7, #4]
 80099a8:	69ba      	ldr	r2, [r7, #24]
 80099aa:	4613      	mov	r3, r2
 80099ac:	011b      	lsls	r3, r3, #4
 80099ae:	1a9b      	subs	r3, r3, r2
 80099b0:	009b      	lsls	r3, r3, #2
 80099b2:	440b      	add	r3, r1
 80099b4:	333c      	adds	r3, #60	@ 0x3c
 80099b6:	781b      	ldrb	r3, [r3, #0]
 80099b8:	f083 0301 	eor.w	r3, r3, #1
 80099bc:	b2d8      	uxtb	r0, r3
 80099be:	6879      	ldr	r1, [r7, #4]
 80099c0:	69ba      	ldr	r2, [r7, #24]
 80099c2:	4613      	mov	r3, r2
 80099c4:	011b      	lsls	r3, r3, #4
 80099c6:	1a9b      	subs	r3, r3, r2
 80099c8:	009b      	lsls	r3, r3, #2
 80099ca:	440b      	add	r3, r1
 80099cc:	333c      	adds	r3, #60	@ 0x3c
 80099ce:	4602      	mov	r2, r0
 80099d0:	701a      	strb	r2, [r3, #0]
      break;
 80099d2:	e00c      	b.n	80099ee <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80099d4:	6879      	ldr	r1, [r7, #4]
 80099d6:	69ba      	ldr	r2, [r7, #24]
 80099d8:	4613      	mov	r3, r2
 80099da:	011b      	lsls	r3, r3, #4
 80099dc:	1a9b      	subs	r3, r3, r2
 80099de:	009b      	lsls	r3, r3, #2
 80099e0:	440b      	add	r3, r1
 80099e2:	334c      	adds	r3, #76	@ 0x4c
 80099e4:	2204      	movs	r2, #4
 80099e6:	701a      	strb	r2, [r3, #0]
      break;
 80099e8:	e001      	b.n	80099ee <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80099ea:	bf00      	nop
 80099ec:	e000      	b.n	80099f0 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80099ee:	bf00      	nop
  }
}
 80099f0:	bf00      	nop
 80099f2:	3728      	adds	r7, #40	@ 0x28
 80099f4:	46bd      	mov	sp, r7
 80099f6:	bd80      	pop	{r7, pc}

080099f8 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80099f8:	b580      	push	{r7, lr}
 80099fa:	b086      	sub	sp, #24
 80099fc:	af00      	add	r7, sp, #0
 80099fe:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a06:	697b      	ldr	r3, [r7, #20]
 8009a08:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8009a0a:	693b      	ldr	r3, [r7, #16]
 8009a0c:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8009a1e:	68bb      	ldr	r3, [r7, #8]
 8009a20:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8009a24:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	f003 0302 	and.w	r3, r3, #2
 8009a2c:	2b02      	cmp	r3, #2
 8009a2e:	d10b      	bne.n	8009a48 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	f003 0301 	and.w	r3, r3, #1
 8009a36:	2b01      	cmp	r3, #1
 8009a38:	d102      	bne.n	8009a40 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	f00d fed2 	bl	80177e4 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8009a40:	68bb      	ldr	r3, [r7, #8]
 8009a42:	f043 0302 	orr.w	r3, r3, #2
 8009a46:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	f003 0308 	and.w	r3, r3, #8
 8009a4e:	2b08      	cmp	r3, #8
 8009a50:	d132      	bne.n	8009ab8 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	f043 0308 	orr.w	r3, r3, #8
 8009a58:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8009a5a:	68fb      	ldr	r3, [r7, #12]
 8009a5c:	f003 0304 	and.w	r3, r3, #4
 8009a60:	2b04      	cmp	r3, #4
 8009a62:	d126      	bne.n	8009ab2 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	7a5b      	ldrb	r3, [r3, #9]
 8009a68:	2b02      	cmp	r3, #2
 8009a6a:	d113      	bne.n	8009a94 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8009a6c:	68fb      	ldr	r3, [r7, #12]
 8009a6e:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 8009a72:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009a76:	d106      	bne.n	8009a86 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	2102      	movs	r1, #2
 8009a7e:	4618      	mov	r0, r3
 8009a80:	f007 ff76 	bl	8011970 <USB_InitFSLSPClkSel>
 8009a84:	e011      	b.n	8009aaa <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	2101      	movs	r1, #1
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	f007 ff6f 	bl	8011970 <USB_InitFSLSPClkSel>
 8009a92:	e00a      	b.n	8009aaa <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	79db      	ldrb	r3, [r3, #7]
 8009a98:	2b01      	cmp	r3, #1
 8009a9a:	d106      	bne.n	8009aaa <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8009a9c:	693b      	ldr	r3, [r7, #16]
 8009a9e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009aa2:	461a      	mov	r2, r3
 8009aa4:	f64e 2360 	movw	r3, #60000	@ 0xea60
 8009aa8:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8009aaa:	6878      	ldr	r0, [r7, #4]
 8009aac:	f00d fec8 	bl	8017840 <HAL_HCD_PortEnabled_Callback>
 8009ab0:	e002      	b.n	8009ab8 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8009ab2:	6878      	ldr	r0, [r7, #4]
 8009ab4:	f00d fed2 	bl	801785c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8009ab8:	68fb      	ldr	r3, [r7, #12]
 8009aba:	f003 0320 	and.w	r3, r3, #32
 8009abe:	2b20      	cmp	r3, #32
 8009ac0:	d103      	bne.n	8009aca <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	f043 0320 	orr.w	r3, r3, #32
 8009ac8:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8009aca:	693b      	ldr	r3, [r7, #16]
 8009acc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8009ad0:	461a      	mov	r2, r3
 8009ad2:	68bb      	ldr	r3, [r7, #8]
 8009ad4:	6013      	str	r3, [r2, #0]
}
 8009ad6:	bf00      	nop
 8009ad8:	3718      	adds	r7, #24
 8009ada:	46bd      	mov	sp, r7
 8009adc:	bd80      	pop	{r7, pc}
	...

08009ae0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8009ae0:	b580      	push	{r7, lr}
 8009ae2:	b082      	sub	sp, #8
 8009ae4:	af00      	add	r7, sp, #0
 8009ae6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d101      	bne.n	8009af2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8009aee:	2301      	movs	r3, #1
 8009af0:	e08b      	b.n	8009c0a <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009af8:	b2db      	uxtb	r3, r3
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d106      	bne.n	8009b0c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	2200      	movs	r2, #0
 8009b02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8009b06:	6878      	ldr	r0, [r7, #4]
 8009b08:	f7f8 faba 	bl	8002080 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	2224      	movs	r2, #36	@ 0x24
 8009b10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	681a      	ldr	r2, [r3, #0]
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f022 0201 	bic.w	r2, r2, #1
 8009b22:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	685a      	ldr	r2, [r3, #4]
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8009b30:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	689a      	ldr	r2, [r3, #8]
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009b40:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	68db      	ldr	r3, [r3, #12]
 8009b46:	2b01      	cmp	r3, #1
 8009b48:	d107      	bne.n	8009b5a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	689a      	ldr	r2, [r3, #8]
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009b56:	609a      	str	r2, [r3, #8]
 8009b58:	e006      	b.n	8009b68 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8009b5a:	687b      	ldr	r3, [r7, #4]
 8009b5c:	689a      	ldr	r2, [r3, #8]
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8009b66:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	68db      	ldr	r3, [r3, #12]
 8009b6c:	2b02      	cmp	r3, #2
 8009b6e:	d108      	bne.n	8009b82 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	685a      	ldr	r2, [r3, #4]
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009b7e:	605a      	str	r2, [r3, #4]
 8009b80:	e007      	b.n	8009b92 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	685a      	ldr	r2, [r3, #4]
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009b90:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	6859      	ldr	r1, [r3, #4]
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681a      	ldr	r2, [r3, #0]
 8009b9c:	4b1d      	ldr	r3, [pc, #116]	@ (8009c14 <HAL_I2C_Init+0x134>)
 8009b9e:	430b      	orrs	r3, r1
 8009ba0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	68da      	ldr	r2, [r3, #12]
 8009ba8:	687b      	ldr	r3, [r7, #4]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8009bb0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	691a      	ldr	r2, [r3, #16]
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	695b      	ldr	r3, [r3, #20]
 8009bba:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	699b      	ldr	r3, [r3, #24]
 8009bc2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	430a      	orrs	r2, r1
 8009bca:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	69d9      	ldr	r1, [r3, #28]
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	6a1a      	ldr	r2, [r3, #32]
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	430a      	orrs	r2, r1
 8009bda:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	681a      	ldr	r2, [r3, #0]
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	f042 0201 	orr.w	r2, r2, #1
 8009bea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2200      	movs	r2, #0
 8009bf0:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	2220      	movs	r2, #32
 8009bf6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	2200      	movs	r2, #0
 8009c04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8009c08:	2300      	movs	r3, #0
}
 8009c0a:	4618      	mov	r0, r3
 8009c0c:	3708      	adds	r7, #8
 8009c0e:	46bd      	mov	sp, r7
 8009c10:	bd80      	pop	{r7, pc}
 8009c12:	bf00      	nop
 8009c14:	02008000 	.word	0x02008000

08009c18 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8009c18:	b580      	push	{r7, lr}
 8009c1a:	b082      	sub	sp, #8
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d101      	bne.n	8009c2a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8009c26:	2301      	movs	r3, #1
 8009c28:	e021      	b.n	8009c6e <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2224      	movs	r2, #36	@ 0x24
 8009c2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	681b      	ldr	r3, [r3, #0]
 8009c36:	681a      	ldr	r2, [r3, #0]
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	f022 0201 	bic.w	r2, r2, #1
 8009c40:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8009c42:	6878      	ldr	r0, [r7, #4]
 8009c44:	f7f8 fac4 	bl	80021d0 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	2200      	movs	r2, #0
 8009c52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2200      	movs	r2, #0
 8009c5a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2200      	movs	r2, #0
 8009c60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2200      	movs	r2, #0
 8009c68:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8009c6c:	2300      	movs	r3, #0
}
 8009c6e:	4618      	mov	r0, r3
 8009c70:	3708      	adds	r7, #8
 8009c72:	46bd      	mov	sp, r7
 8009c74:	bd80      	pop	{r7, pc}
	...

08009c78 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009c78:	b580      	push	{r7, lr}
 8009c7a:	b088      	sub	sp, #32
 8009c7c:	af02      	add	r7, sp, #8
 8009c7e:	60f8      	str	r0, [r7, #12]
 8009c80:	4608      	mov	r0, r1
 8009c82:	4611      	mov	r1, r2
 8009c84:	461a      	mov	r2, r3
 8009c86:	4603      	mov	r3, r0
 8009c88:	817b      	strh	r3, [r7, #10]
 8009c8a:	460b      	mov	r3, r1
 8009c8c:	813b      	strh	r3, [r7, #8]
 8009c8e:	4613      	mov	r3, r2
 8009c90:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c98:	b2db      	uxtb	r3, r3
 8009c9a:	2b20      	cmp	r3, #32
 8009c9c:	f040 80f9 	bne.w	8009e92 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8009ca0:	6a3b      	ldr	r3, [r7, #32]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d002      	beq.n	8009cac <HAL_I2C_Mem_Write+0x34>
 8009ca6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d105      	bne.n	8009cb8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009cac:	68fb      	ldr	r3, [r7, #12]
 8009cae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009cb2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009cb4:	2301      	movs	r3, #1
 8009cb6:	e0ed      	b.n	8009e94 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009cbe:	2b01      	cmp	r3, #1
 8009cc0:	d101      	bne.n	8009cc6 <HAL_I2C_Mem_Write+0x4e>
 8009cc2:	2302      	movs	r3, #2
 8009cc4:	e0e6      	b.n	8009e94 <HAL_I2C_Mem_Write+0x21c>
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	2201      	movs	r2, #1
 8009cca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009cce:	f7fb fc63 	bl	8005598 <HAL_GetTick>
 8009cd2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009cd4:	697b      	ldr	r3, [r7, #20]
 8009cd6:	9300      	str	r3, [sp, #0]
 8009cd8:	2319      	movs	r3, #25
 8009cda:	2201      	movs	r2, #1
 8009cdc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009ce0:	68f8      	ldr	r0, [r7, #12]
 8009ce2:	f000 fad1 	bl	800a288 <I2C_WaitOnFlagUntilTimeout>
 8009ce6:	4603      	mov	r3, r0
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d001      	beq.n	8009cf0 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8009cec:	2301      	movs	r3, #1
 8009cee:	e0d1      	b.n	8009e94 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	2221      	movs	r2, #33	@ 0x21
 8009cf4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	2240      	movs	r2, #64	@ 0x40
 8009cfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	2200      	movs	r2, #0
 8009d04:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	6a3a      	ldr	r2, [r7, #32]
 8009d0a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009d10:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	2200      	movs	r2, #0
 8009d16:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009d18:	88f8      	ldrh	r0, [r7, #6]
 8009d1a:	893a      	ldrh	r2, [r7, #8]
 8009d1c:	8979      	ldrh	r1, [r7, #10]
 8009d1e:	697b      	ldr	r3, [r7, #20]
 8009d20:	9301      	str	r3, [sp, #4]
 8009d22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d24:	9300      	str	r3, [sp, #0]
 8009d26:	4603      	mov	r3, r0
 8009d28:	68f8      	ldr	r0, [r7, #12]
 8009d2a:	f000 f9e1 	bl	800a0f0 <I2C_RequestMemoryWrite>
 8009d2e:	4603      	mov	r3, r0
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d005      	beq.n	8009d40 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	2200      	movs	r2, #0
 8009d38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009d3c:	2301      	movs	r3, #1
 8009d3e:	e0a9      	b.n	8009e94 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d44:	b29b      	uxth	r3, r3
 8009d46:	2bff      	cmp	r3, #255	@ 0xff
 8009d48:	d90e      	bls.n	8009d68 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	22ff      	movs	r2, #255	@ 0xff
 8009d4e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d54:	b2da      	uxtb	r2, r3
 8009d56:	8979      	ldrh	r1, [r7, #10]
 8009d58:	2300      	movs	r3, #0
 8009d5a:	9300      	str	r3, [sp, #0]
 8009d5c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009d60:	68f8      	ldr	r0, [r7, #12]
 8009d62:	f000 fc55 	bl	800a610 <I2C_TransferConfig>
 8009d66:	e00f      	b.n	8009d88 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009d6c:	b29a      	uxth	r2, r3
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009d76:	b2da      	uxtb	r2, r3
 8009d78:	8979      	ldrh	r1, [r7, #10]
 8009d7a:	2300      	movs	r3, #0
 8009d7c:	9300      	str	r3, [sp, #0]
 8009d7e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009d82:	68f8      	ldr	r0, [r7, #12]
 8009d84:	f000 fc44 	bl	800a610 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009d88:	697a      	ldr	r2, [r7, #20]
 8009d8a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009d8c:	68f8      	ldr	r0, [r7, #12]
 8009d8e:	f000 fad4 	bl	800a33a <I2C_WaitOnTXISFlagUntilTimeout>
 8009d92:	4603      	mov	r3, r0
 8009d94:	2b00      	cmp	r3, #0
 8009d96:	d001      	beq.n	8009d9c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8009d98:	2301      	movs	r3, #1
 8009d9a:	e07b      	b.n	8009e94 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009da0:	781a      	ldrb	r2, [r3, #0]
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009dac:	1c5a      	adds	r2, r3, #1
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8009db2:	68fb      	ldr	r3, [r7, #12]
 8009db4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009db6:	b29b      	uxth	r3, r3
 8009db8:	3b01      	subs	r3, #1
 8009dba:	b29a      	uxth	r2, r3
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8009dc0:	68fb      	ldr	r3, [r7, #12]
 8009dc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009dc4:	3b01      	subs	r3, #1
 8009dc6:	b29a      	uxth	r2, r3
 8009dc8:	68fb      	ldr	r3, [r7, #12]
 8009dca:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009dcc:	68fb      	ldr	r3, [r7, #12]
 8009dce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009dd0:	b29b      	uxth	r3, r3
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d034      	beq.n	8009e40 <HAL_I2C_Mem_Write+0x1c8>
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d130      	bne.n	8009e40 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8009dde:	697b      	ldr	r3, [r7, #20]
 8009de0:	9300      	str	r3, [sp, #0]
 8009de2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009de4:	2200      	movs	r2, #0
 8009de6:	2180      	movs	r1, #128	@ 0x80
 8009de8:	68f8      	ldr	r0, [r7, #12]
 8009dea:	f000 fa4d 	bl	800a288 <I2C_WaitOnFlagUntilTimeout>
 8009dee:	4603      	mov	r3, r0
 8009df0:	2b00      	cmp	r3, #0
 8009df2:	d001      	beq.n	8009df8 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8009df4:	2301      	movs	r3, #1
 8009df6:	e04d      	b.n	8009e94 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009dfc:	b29b      	uxth	r3, r3
 8009dfe:	2bff      	cmp	r3, #255	@ 0xff
 8009e00:	d90e      	bls.n	8009e20 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	22ff      	movs	r2, #255	@ 0xff
 8009e06:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009e08:	68fb      	ldr	r3, [r7, #12]
 8009e0a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e0c:	b2da      	uxtb	r2, r3
 8009e0e:	8979      	ldrh	r1, [r7, #10]
 8009e10:	2300      	movs	r3, #0
 8009e12:	9300      	str	r3, [sp, #0]
 8009e14:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009e18:	68f8      	ldr	r0, [r7, #12]
 8009e1a:	f000 fbf9 	bl	800a610 <I2C_TransferConfig>
 8009e1e:	e00f      	b.n	8009e40 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8009e20:	68fb      	ldr	r3, [r7, #12]
 8009e22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e24:	b29a      	uxth	r2, r3
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009e2e:	b2da      	uxtb	r2, r3
 8009e30:	8979      	ldrh	r1, [r7, #10]
 8009e32:	2300      	movs	r3, #0
 8009e34:	9300      	str	r3, [sp, #0]
 8009e36:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009e3a:	68f8      	ldr	r0, [r7, #12]
 8009e3c:	f000 fbe8 	bl	800a610 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8009e40:	68fb      	ldr	r3, [r7, #12]
 8009e42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009e44:	b29b      	uxth	r3, r3
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d19e      	bne.n	8009d88 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009e4a:	697a      	ldr	r2, [r7, #20]
 8009e4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009e4e:	68f8      	ldr	r0, [r7, #12]
 8009e50:	f000 faba 	bl	800a3c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8009e54:	4603      	mov	r3, r0
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d001      	beq.n	8009e5e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8009e5a:	2301      	movs	r3, #1
 8009e5c:	e01a      	b.n	8009e94 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009e5e:	68fb      	ldr	r3, [r7, #12]
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	2220      	movs	r2, #32
 8009e64:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	6859      	ldr	r1, [r3, #4]
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681a      	ldr	r2, [r3, #0]
 8009e70:	4b0a      	ldr	r3, [pc, #40]	@ (8009e9c <HAL_I2C_Mem_Write+0x224>)
 8009e72:	400b      	ands	r3, r1
 8009e74:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	2220      	movs	r2, #32
 8009e7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	2200      	movs	r2, #0
 8009e82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009e86:	68fb      	ldr	r3, [r7, #12]
 8009e88:	2200      	movs	r2, #0
 8009e8a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8009e8e:	2300      	movs	r3, #0
 8009e90:	e000      	b.n	8009e94 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8009e92:	2302      	movs	r3, #2
  }
}
 8009e94:	4618      	mov	r0, r3
 8009e96:	3718      	adds	r7, #24
 8009e98:	46bd      	mov	sp, r7
 8009e9a:	bd80      	pop	{r7, pc}
 8009e9c:	fe00e800 	.word	0xfe00e800

08009ea0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b088      	sub	sp, #32
 8009ea4:	af02      	add	r7, sp, #8
 8009ea6:	60f8      	str	r0, [r7, #12]
 8009ea8:	4608      	mov	r0, r1
 8009eaa:	4611      	mov	r1, r2
 8009eac:	461a      	mov	r2, r3
 8009eae:	4603      	mov	r3, r0
 8009eb0:	817b      	strh	r3, [r7, #10]
 8009eb2:	460b      	mov	r3, r1
 8009eb4:	813b      	strh	r3, [r7, #8]
 8009eb6:	4613      	mov	r3, r2
 8009eb8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009eba:	68fb      	ldr	r3, [r7, #12]
 8009ebc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009ec0:	b2db      	uxtb	r3, r3
 8009ec2:	2b20      	cmp	r3, #32
 8009ec4:	f040 80fd 	bne.w	800a0c2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8009ec8:	6a3b      	ldr	r3, [r7, #32]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d002      	beq.n	8009ed4 <HAL_I2C_Mem_Read+0x34>
 8009ece:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d105      	bne.n	8009ee0 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009eda:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8009edc:	2301      	movs	r3, #1
 8009ede:	e0f1      	b.n	800a0c4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009ee6:	2b01      	cmp	r3, #1
 8009ee8:	d101      	bne.n	8009eee <HAL_I2C_Mem_Read+0x4e>
 8009eea:	2302      	movs	r3, #2
 8009eec:	e0ea      	b.n	800a0c4 <HAL_I2C_Mem_Read+0x224>
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	2201      	movs	r2, #1
 8009ef2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8009ef6:	f7fb fb4f 	bl	8005598 <HAL_GetTick>
 8009efa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8009efc:	697b      	ldr	r3, [r7, #20]
 8009efe:	9300      	str	r3, [sp, #0]
 8009f00:	2319      	movs	r3, #25
 8009f02:	2201      	movs	r2, #1
 8009f04:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8009f08:	68f8      	ldr	r0, [r7, #12]
 8009f0a:	f000 f9bd 	bl	800a288 <I2C_WaitOnFlagUntilTimeout>
 8009f0e:	4603      	mov	r3, r0
 8009f10:	2b00      	cmp	r3, #0
 8009f12:	d001      	beq.n	8009f18 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8009f14:	2301      	movs	r3, #1
 8009f16:	e0d5      	b.n	800a0c4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	2222      	movs	r2, #34	@ 0x22
 8009f1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	2240      	movs	r2, #64	@ 0x40
 8009f24:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	6a3a      	ldr	r2, [r7, #32]
 8009f32:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8009f38:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009f40:	88f8      	ldrh	r0, [r7, #6]
 8009f42:	893a      	ldrh	r2, [r7, #8]
 8009f44:	8979      	ldrh	r1, [r7, #10]
 8009f46:	697b      	ldr	r3, [r7, #20]
 8009f48:	9301      	str	r3, [sp, #4]
 8009f4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f4c:	9300      	str	r3, [sp, #0]
 8009f4e:	4603      	mov	r3, r0
 8009f50:	68f8      	ldr	r0, [r7, #12]
 8009f52:	f000 f921 	bl	800a198 <I2C_RequestMemoryRead>
 8009f56:	4603      	mov	r3, r0
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d005      	beq.n	8009f68 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009f5c:	68fb      	ldr	r3, [r7, #12]
 8009f5e:	2200      	movs	r2, #0
 8009f60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8009f64:	2301      	movs	r3, #1
 8009f66:	e0ad      	b.n	800a0c4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8009f68:	68fb      	ldr	r3, [r7, #12]
 8009f6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009f6c:	b29b      	uxth	r3, r3
 8009f6e:	2bff      	cmp	r3, #255	@ 0xff
 8009f70:	d90e      	bls.n	8009f90 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8009f72:	68fb      	ldr	r3, [r7, #12]
 8009f74:	2201      	movs	r2, #1
 8009f76:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009f7c:	b2da      	uxtb	r2, r3
 8009f7e:	8979      	ldrh	r1, [r7, #10]
 8009f80:	4b52      	ldr	r3, [pc, #328]	@ (800a0cc <HAL_I2C_Mem_Read+0x22c>)
 8009f82:	9300      	str	r3, [sp, #0]
 8009f84:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009f88:	68f8      	ldr	r0, [r7, #12]
 8009f8a:	f000 fb41 	bl	800a610 <I2C_TransferConfig>
 8009f8e:	e00f      	b.n	8009fb0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009f94:	b29a      	uxth	r2, r3
 8009f96:	68fb      	ldr	r3, [r7, #12]
 8009f98:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8009f9a:	68fb      	ldr	r3, [r7, #12]
 8009f9c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009f9e:	b2da      	uxtb	r2, r3
 8009fa0:	8979      	ldrh	r1, [r7, #10]
 8009fa2:	4b4a      	ldr	r3, [pc, #296]	@ (800a0cc <HAL_I2C_Mem_Read+0x22c>)
 8009fa4:	9300      	str	r3, [sp, #0]
 8009fa6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009faa:	68f8      	ldr	r0, [r7, #12]
 8009fac:	f000 fb30 	bl	800a610 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8009fb0:	697b      	ldr	r3, [r7, #20]
 8009fb2:	9300      	str	r3, [sp, #0]
 8009fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	2104      	movs	r1, #4
 8009fba:	68f8      	ldr	r0, [r7, #12]
 8009fbc:	f000 f964 	bl	800a288 <I2C_WaitOnFlagUntilTimeout>
 8009fc0:	4603      	mov	r3, r0
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d001      	beq.n	8009fca <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8009fc6:	2301      	movs	r3, #1
 8009fc8:	e07c      	b.n	800a0c4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fd4:	b2d2      	uxtb	r2, r2
 8009fd6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fdc:	1c5a      	adds	r2, r3, #1
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8009fe6:	3b01      	subs	r3, #1
 8009fe8:	b29a      	uxth	r2, r3
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8009fee:	68fb      	ldr	r3, [r7, #12]
 8009ff0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8009ff2:	b29b      	uxth	r3, r3
 8009ff4:	3b01      	subs	r3, #1
 8009ff6:	b29a      	uxth	r2, r3
 8009ff8:	68fb      	ldr	r3, [r7, #12]
 8009ffa:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a000:	b29b      	uxth	r3, r3
 800a002:	2b00      	cmp	r3, #0
 800a004:	d034      	beq.n	800a070 <HAL_I2C_Mem_Read+0x1d0>
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d130      	bne.n	800a070 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800a00e:	697b      	ldr	r3, [r7, #20]
 800a010:	9300      	str	r3, [sp, #0]
 800a012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a014:	2200      	movs	r2, #0
 800a016:	2180      	movs	r1, #128	@ 0x80
 800a018:	68f8      	ldr	r0, [r7, #12]
 800a01a:	f000 f935 	bl	800a288 <I2C_WaitOnFlagUntilTimeout>
 800a01e:	4603      	mov	r3, r0
 800a020:	2b00      	cmp	r3, #0
 800a022:	d001      	beq.n	800a028 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800a024:	2301      	movs	r3, #1
 800a026:	e04d      	b.n	800a0c4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a02c:	b29b      	uxth	r3, r3
 800a02e:	2bff      	cmp	r3, #255	@ 0xff
 800a030:	d90e      	bls.n	800a050 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	2201      	movs	r2, #1
 800a036:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a03c:	b2da      	uxtb	r2, r3
 800a03e:	8979      	ldrh	r1, [r7, #10]
 800a040:	2300      	movs	r3, #0
 800a042:	9300      	str	r3, [sp, #0]
 800a044:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a048:	68f8      	ldr	r0, [r7, #12]
 800a04a:	f000 fae1 	bl	800a610 <I2C_TransferConfig>
 800a04e:	e00f      	b.n	800a070 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800a050:	68fb      	ldr	r3, [r7, #12]
 800a052:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a054:	b29a      	uxth	r2, r3
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800a05e:	b2da      	uxtb	r2, r3
 800a060:	8979      	ldrh	r1, [r7, #10]
 800a062:	2300      	movs	r3, #0
 800a064:	9300      	str	r3, [sp, #0]
 800a066:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800a06a:	68f8      	ldr	r0, [r7, #12]
 800a06c:	f000 fad0 	bl	800a610 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800a074:	b29b      	uxth	r3, r3
 800a076:	2b00      	cmp	r3, #0
 800a078:	d19a      	bne.n	8009fb0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800a07a:	697a      	ldr	r2, [r7, #20]
 800a07c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a07e:	68f8      	ldr	r0, [r7, #12]
 800a080:	f000 f9a2 	bl	800a3c8 <I2C_WaitOnSTOPFlagUntilTimeout>
 800a084:	4603      	mov	r3, r0
 800a086:	2b00      	cmp	r3, #0
 800a088:	d001      	beq.n	800a08e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800a08a:	2301      	movs	r3, #1
 800a08c:	e01a      	b.n	800a0c4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	681b      	ldr	r3, [r3, #0]
 800a092:	2220      	movs	r2, #32
 800a094:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	681b      	ldr	r3, [r3, #0]
 800a09a:	6859      	ldr	r1, [r3, #4]
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	681a      	ldr	r2, [r3, #0]
 800a0a0:	4b0b      	ldr	r3, [pc, #44]	@ (800a0d0 <HAL_I2C_Mem_Read+0x230>)
 800a0a2:	400b      	ands	r3, r1
 800a0a4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	2220      	movs	r2, #32
 800a0aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a0b6:	68fb      	ldr	r3, [r7, #12]
 800a0b8:	2200      	movs	r2, #0
 800a0ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a0be:	2300      	movs	r3, #0
 800a0c0:	e000      	b.n	800a0c4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800a0c2:	2302      	movs	r3, #2
  }
}
 800a0c4:	4618      	mov	r0, r3
 800a0c6:	3718      	adds	r7, #24
 800a0c8:	46bd      	mov	sp, r7
 800a0ca:	bd80      	pop	{r7, pc}
 800a0cc:	80002400 	.word	0x80002400
 800a0d0:	fe00e800 	.word	0xfe00e800

0800a0d4 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 800a0d4:	b480      	push	{r7}
 800a0d6:	b083      	sub	sp, #12
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800a0dc:	687b      	ldr	r3, [r7, #4]
 800a0de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a0e2:	b2db      	uxtb	r3, r3
}
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	370c      	adds	r7, #12
 800a0e8:	46bd      	mov	sp, r7
 800a0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ee:	4770      	bx	lr

0800a0f0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 800a0f0:	b580      	push	{r7, lr}
 800a0f2:	b086      	sub	sp, #24
 800a0f4:	af02      	add	r7, sp, #8
 800a0f6:	60f8      	str	r0, [r7, #12]
 800a0f8:	4608      	mov	r0, r1
 800a0fa:	4611      	mov	r1, r2
 800a0fc:	461a      	mov	r2, r3
 800a0fe:	4603      	mov	r3, r0
 800a100:	817b      	strh	r3, [r7, #10]
 800a102:	460b      	mov	r3, r1
 800a104:	813b      	strh	r3, [r7, #8]
 800a106:	4613      	mov	r3, r2
 800a108:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800a10a:	88fb      	ldrh	r3, [r7, #6]
 800a10c:	b2da      	uxtb	r2, r3
 800a10e:	8979      	ldrh	r1, [r7, #10]
 800a110:	4b20      	ldr	r3, [pc, #128]	@ (800a194 <I2C_RequestMemoryWrite+0xa4>)
 800a112:	9300      	str	r3, [sp, #0]
 800a114:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800a118:	68f8      	ldr	r0, [r7, #12]
 800a11a:	f000 fa79 	bl	800a610 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a11e:	69fa      	ldr	r2, [r7, #28]
 800a120:	69b9      	ldr	r1, [r7, #24]
 800a122:	68f8      	ldr	r0, [r7, #12]
 800a124:	f000 f909 	bl	800a33a <I2C_WaitOnTXISFlagUntilTimeout>
 800a128:	4603      	mov	r3, r0
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d001      	beq.n	800a132 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800a12e:	2301      	movs	r3, #1
 800a130:	e02c      	b.n	800a18c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a132:	88fb      	ldrh	r3, [r7, #6]
 800a134:	2b01      	cmp	r3, #1
 800a136:	d105      	bne.n	800a144 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a138:	893b      	ldrh	r3, [r7, #8]
 800a13a:	b2da      	uxtb	r2, r3
 800a13c:	68fb      	ldr	r3, [r7, #12]
 800a13e:	681b      	ldr	r3, [r3, #0]
 800a140:	629a      	str	r2, [r3, #40]	@ 0x28
 800a142:	e015      	b.n	800a170 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a144:	893b      	ldrh	r3, [r7, #8]
 800a146:	0a1b      	lsrs	r3, r3, #8
 800a148:	b29b      	uxth	r3, r3
 800a14a:	b2da      	uxtb	r2, r3
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a152:	69fa      	ldr	r2, [r7, #28]
 800a154:	69b9      	ldr	r1, [r7, #24]
 800a156:	68f8      	ldr	r0, [r7, #12]
 800a158:	f000 f8ef 	bl	800a33a <I2C_WaitOnTXISFlagUntilTimeout>
 800a15c:	4603      	mov	r3, r0
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d001      	beq.n	800a166 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800a162:	2301      	movs	r3, #1
 800a164:	e012      	b.n	800a18c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a166:	893b      	ldrh	r3, [r7, #8]
 800a168:	b2da      	uxtb	r2, r3
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800a170:	69fb      	ldr	r3, [r7, #28]
 800a172:	9300      	str	r3, [sp, #0]
 800a174:	69bb      	ldr	r3, [r7, #24]
 800a176:	2200      	movs	r2, #0
 800a178:	2180      	movs	r1, #128	@ 0x80
 800a17a:	68f8      	ldr	r0, [r7, #12]
 800a17c:	f000 f884 	bl	800a288 <I2C_WaitOnFlagUntilTimeout>
 800a180:	4603      	mov	r3, r0
 800a182:	2b00      	cmp	r3, #0
 800a184:	d001      	beq.n	800a18a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800a186:	2301      	movs	r3, #1
 800a188:	e000      	b.n	800a18c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800a18a:	2300      	movs	r3, #0
}
 800a18c:	4618      	mov	r0, r3
 800a18e:	3710      	adds	r7, #16
 800a190:	46bd      	mov	sp, r7
 800a192:	bd80      	pop	{r7, pc}
 800a194:	80002000 	.word	0x80002000

0800a198 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800a198:	b580      	push	{r7, lr}
 800a19a:	b086      	sub	sp, #24
 800a19c:	af02      	add	r7, sp, #8
 800a19e:	60f8      	str	r0, [r7, #12]
 800a1a0:	4608      	mov	r0, r1
 800a1a2:	4611      	mov	r1, r2
 800a1a4:	461a      	mov	r2, r3
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	817b      	strh	r3, [r7, #10]
 800a1aa:	460b      	mov	r3, r1
 800a1ac:	813b      	strh	r3, [r7, #8]
 800a1ae:	4613      	mov	r3, r2
 800a1b0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800a1b2:	88fb      	ldrh	r3, [r7, #6]
 800a1b4:	b2da      	uxtb	r2, r3
 800a1b6:	8979      	ldrh	r1, [r7, #10]
 800a1b8:	4b20      	ldr	r3, [pc, #128]	@ (800a23c <I2C_RequestMemoryRead+0xa4>)
 800a1ba:	9300      	str	r3, [sp, #0]
 800a1bc:	2300      	movs	r3, #0
 800a1be:	68f8      	ldr	r0, [r7, #12]
 800a1c0:	f000 fa26 	bl	800a610 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a1c4:	69fa      	ldr	r2, [r7, #28]
 800a1c6:	69b9      	ldr	r1, [r7, #24]
 800a1c8:	68f8      	ldr	r0, [r7, #12]
 800a1ca:	f000 f8b6 	bl	800a33a <I2C_WaitOnTXISFlagUntilTimeout>
 800a1ce:	4603      	mov	r3, r0
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d001      	beq.n	800a1d8 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800a1d4:	2301      	movs	r3, #1
 800a1d6:	e02c      	b.n	800a232 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800a1d8:	88fb      	ldrh	r3, [r7, #6]
 800a1da:	2b01      	cmp	r3, #1
 800a1dc:	d105      	bne.n	800a1ea <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a1de:	893b      	ldrh	r3, [r7, #8]
 800a1e0:	b2da      	uxtb	r2, r3
 800a1e2:	68fb      	ldr	r3, [r7, #12]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	629a      	str	r2, [r3, #40]	@ 0x28
 800a1e8:	e015      	b.n	800a216 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800a1ea:	893b      	ldrh	r3, [r7, #8]
 800a1ec:	0a1b      	lsrs	r3, r3, #8
 800a1ee:	b29b      	uxth	r3, r3
 800a1f0:	b2da      	uxtb	r2, r3
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800a1f8:	69fa      	ldr	r2, [r7, #28]
 800a1fa:	69b9      	ldr	r1, [r7, #24]
 800a1fc:	68f8      	ldr	r0, [r7, #12]
 800a1fe:	f000 f89c 	bl	800a33a <I2C_WaitOnTXISFlagUntilTimeout>
 800a202:	4603      	mov	r3, r0
 800a204:	2b00      	cmp	r3, #0
 800a206:	d001      	beq.n	800a20c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 800a208:	2301      	movs	r3, #1
 800a20a:	e012      	b.n	800a232 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800a20c:	893b      	ldrh	r3, [r7, #8]
 800a20e:	b2da      	uxtb	r2, r3
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800a216:	69fb      	ldr	r3, [r7, #28]
 800a218:	9300      	str	r3, [sp, #0]
 800a21a:	69bb      	ldr	r3, [r7, #24]
 800a21c:	2200      	movs	r2, #0
 800a21e:	2140      	movs	r1, #64	@ 0x40
 800a220:	68f8      	ldr	r0, [r7, #12]
 800a222:	f000 f831 	bl	800a288 <I2C_WaitOnFlagUntilTimeout>
 800a226:	4603      	mov	r3, r0
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d001      	beq.n	800a230 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800a22c:	2301      	movs	r3, #1
 800a22e:	e000      	b.n	800a232 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 800a230:	2300      	movs	r3, #0
}
 800a232:	4618      	mov	r0, r3
 800a234:	3710      	adds	r7, #16
 800a236:	46bd      	mov	sp, r7
 800a238:	bd80      	pop	{r7, pc}
 800a23a:	bf00      	nop
 800a23c:	80002000 	.word	0x80002000

0800a240 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800a240:	b480      	push	{r7}
 800a242:	b083      	sub	sp, #12
 800a244:	af00      	add	r7, sp, #0
 800a246:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	699b      	ldr	r3, [r3, #24]
 800a24e:	f003 0302 	and.w	r3, r3, #2
 800a252:	2b02      	cmp	r3, #2
 800a254:	d103      	bne.n	800a25e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	2200      	movs	r2, #0
 800a25c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a25e:	687b      	ldr	r3, [r7, #4]
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	699b      	ldr	r3, [r3, #24]
 800a264:	f003 0301 	and.w	r3, r3, #1
 800a268:	2b01      	cmp	r3, #1
 800a26a:	d007      	beq.n	800a27c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	699a      	ldr	r2, [r3, #24]
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	f042 0201 	orr.w	r2, r2, #1
 800a27a:	619a      	str	r2, [r3, #24]
  }
}
 800a27c:	bf00      	nop
 800a27e:	370c      	adds	r7, #12
 800a280:	46bd      	mov	sp, r7
 800a282:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a286:	4770      	bx	lr

0800a288 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800a288:	b580      	push	{r7, lr}
 800a28a:	b084      	sub	sp, #16
 800a28c:	af00      	add	r7, sp, #0
 800a28e:	60f8      	str	r0, [r7, #12]
 800a290:	60b9      	str	r1, [r7, #8]
 800a292:	603b      	str	r3, [r7, #0]
 800a294:	4613      	mov	r3, r2
 800a296:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a298:	e03b      	b.n	800a312 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a29a:	69ba      	ldr	r2, [r7, #24]
 800a29c:	6839      	ldr	r1, [r7, #0]
 800a29e:	68f8      	ldr	r0, [r7, #12]
 800a2a0:	f000 f8d6 	bl	800a450 <I2C_IsErrorOccurred>
 800a2a4:	4603      	mov	r3, r0
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d001      	beq.n	800a2ae <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800a2aa:	2301      	movs	r3, #1
 800a2ac:	e041      	b.n	800a332 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a2ae:	683b      	ldr	r3, [r7, #0]
 800a2b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a2b4:	d02d      	beq.n	800a312 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a2b6:	f7fb f96f 	bl	8005598 <HAL_GetTick>
 800a2ba:	4602      	mov	r2, r0
 800a2bc:	69bb      	ldr	r3, [r7, #24]
 800a2be:	1ad3      	subs	r3, r2, r3
 800a2c0:	683a      	ldr	r2, [r7, #0]
 800a2c2:	429a      	cmp	r2, r3
 800a2c4:	d302      	bcc.n	800a2cc <I2C_WaitOnFlagUntilTimeout+0x44>
 800a2c6:	683b      	ldr	r3, [r7, #0]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d122      	bne.n	800a312 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	699a      	ldr	r2, [r3, #24]
 800a2d2:	68bb      	ldr	r3, [r7, #8]
 800a2d4:	4013      	ands	r3, r2
 800a2d6:	68ba      	ldr	r2, [r7, #8]
 800a2d8:	429a      	cmp	r2, r3
 800a2da:	bf0c      	ite	eq
 800a2dc:	2301      	moveq	r3, #1
 800a2de:	2300      	movne	r3, #0
 800a2e0:	b2db      	uxtb	r3, r3
 800a2e2:	461a      	mov	r2, r3
 800a2e4:	79fb      	ldrb	r3, [r7, #7]
 800a2e6:	429a      	cmp	r2, r3
 800a2e8:	d113      	bne.n	800a312 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a2ee:	f043 0220 	orr.w	r2, r3, #32
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	2220      	movs	r2, #32
 800a2fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a2fe:	68fb      	ldr	r3, [r7, #12]
 800a300:	2200      	movs	r2, #0
 800a302:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	2200      	movs	r2, #0
 800a30a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800a30e:	2301      	movs	r3, #1
 800a310:	e00f      	b.n	800a332 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	699a      	ldr	r2, [r3, #24]
 800a318:	68bb      	ldr	r3, [r7, #8]
 800a31a:	4013      	ands	r3, r2
 800a31c:	68ba      	ldr	r2, [r7, #8]
 800a31e:	429a      	cmp	r2, r3
 800a320:	bf0c      	ite	eq
 800a322:	2301      	moveq	r3, #1
 800a324:	2300      	movne	r3, #0
 800a326:	b2db      	uxtb	r3, r3
 800a328:	461a      	mov	r2, r3
 800a32a:	79fb      	ldrb	r3, [r7, #7]
 800a32c:	429a      	cmp	r2, r3
 800a32e:	d0b4      	beq.n	800a29a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800a330:	2300      	movs	r3, #0
}
 800a332:	4618      	mov	r0, r3
 800a334:	3710      	adds	r7, #16
 800a336:	46bd      	mov	sp, r7
 800a338:	bd80      	pop	{r7, pc}

0800a33a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a33a:	b580      	push	{r7, lr}
 800a33c:	b084      	sub	sp, #16
 800a33e:	af00      	add	r7, sp, #0
 800a340:	60f8      	str	r0, [r7, #12]
 800a342:	60b9      	str	r1, [r7, #8]
 800a344:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a346:	e033      	b.n	800a3b0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a348:	687a      	ldr	r2, [r7, #4]
 800a34a:	68b9      	ldr	r1, [r7, #8]
 800a34c:	68f8      	ldr	r0, [r7, #12]
 800a34e:	f000 f87f 	bl	800a450 <I2C_IsErrorOccurred>
 800a352:	4603      	mov	r3, r0
 800a354:	2b00      	cmp	r3, #0
 800a356:	d001      	beq.n	800a35c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a358:	2301      	movs	r3, #1
 800a35a:	e031      	b.n	800a3c0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a35c:	68bb      	ldr	r3, [r7, #8]
 800a35e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a362:	d025      	beq.n	800a3b0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a364:	f7fb f918 	bl	8005598 <HAL_GetTick>
 800a368:	4602      	mov	r2, r0
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	1ad3      	subs	r3, r2, r3
 800a36e:	68ba      	ldr	r2, [r7, #8]
 800a370:	429a      	cmp	r2, r3
 800a372:	d302      	bcc.n	800a37a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800a374:	68bb      	ldr	r3, [r7, #8]
 800a376:	2b00      	cmp	r3, #0
 800a378:	d11a      	bne.n	800a3b0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	699b      	ldr	r3, [r3, #24]
 800a380:	f003 0302 	and.w	r3, r3, #2
 800a384:	2b02      	cmp	r3, #2
 800a386:	d013      	beq.n	800a3b0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a38c:	f043 0220 	orr.w	r2, r3, #32
 800a390:	68fb      	ldr	r3, [r7, #12]
 800a392:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	2220      	movs	r2, #32
 800a398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	2200      	movs	r2, #0
 800a3a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	2200      	movs	r2, #0
 800a3a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800a3ac:	2301      	movs	r3, #1
 800a3ae:	e007      	b.n	800a3c0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800a3b0:	68fb      	ldr	r3, [r7, #12]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	699b      	ldr	r3, [r3, #24]
 800a3b6:	f003 0302 	and.w	r3, r3, #2
 800a3ba:	2b02      	cmp	r3, #2
 800a3bc:	d1c4      	bne.n	800a348 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800a3be:	2300      	movs	r3, #0
}
 800a3c0:	4618      	mov	r0, r3
 800a3c2:	3710      	adds	r7, #16
 800a3c4:	46bd      	mov	sp, r7
 800a3c6:	bd80      	pop	{r7, pc}

0800a3c8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800a3c8:	b580      	push	{r7, lr}
 800a3ca:	b084      	sub	sp, #16
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	60f8      	str	r0, [r7, #12]
 800a3d0:	60b9      	str	r1, [r7, #8]
 800a3d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a3d4:	e02f      	b.n	800a436 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800a3d6:	687a      	ldr	r2, [r7, #4]
 800a3d8:	68b9      	ldr	r1, [r7, #8]
 800a3da:	68f8      	ldr	r0, [r7, #12]
 800a3dc:	f000 f838 	bl	800a450 <I2C_IsErrorOccurred>
 800a3e0:	4603      	mov	r3, r0
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d001      	beq.n	800a3ea <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800a3e6:	2301      	movs	r3, #1
 800a3e8:	e02d      	b.n	800a446 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a3ea:	f7fb f8d5 	bl	8005598 <HAL_GetTick>
 800a3ee:	4602      	mov	r2, r0
 800a3f0:	687b      	ldr	r3, [r7, #4]
 800a3f2:	1ad3      	subs	r3, r2, r3
 800a3f4:	68ba      	ldr	r2, [r7, #8]
 800a3f6:	429a      	cmp	r2, r3
 800a3f8:	d302      	bcc.n	800a400 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800a3fa:	68bb      	ldr	r3, [r7, #8]
 800a3fc:	2b00      	cmp	r3, #0
 800a3fe:	d11a      	bne.n	800a436 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	699b      	ldr	r3, [r3, #24]
 800a406:	f003 0320 	and.w	r3, r3, #32
 800a40a:	2b20      	cmp	r3, #32
 800a40c:	d013      	beq.n	800a436 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a412:	f043 0220 	orr.w	r2, r3, #32
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800a41a:	68fb      	ldr	r3, [r7, #12]
 800a41c:	2220      	movs	r2, #32
 800a41e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	2200      	movs	r2, #0
 800a426:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	2200      	movs	r2, #0
 800a42e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800a432:	2301      	movs	r3, #1
 800a434:	e007      	b.n	800a446 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	699b      	ldr	r3, [r3, #24]
 800a43c:	f003 0320 	and.w	r3, r3, #32
 800a440:	2b20      	cmp	r3, #32
 800a442:	d1c8      	bne.n	800a3d6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a444:	2300      	movs	r3, #0
}
 800a446:	4618      	mov	r0, r3
 800a448:	3710      	adds	r7, #16
 800a44a:	46bd      	mov	sp, r7
 800a44c:	bd80      	pop	{r7, pc}
	...

0800a450 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a450:	b580      	push	{r7, lr}
 800a452:	b08a      	sub	sp, #40	@ 0x28
 800a454:	af00      	add	r7, sp, #0
 800a456:	60f8      	str	r0, [r7, #12]
 800a458:	60b9      	str	r1, [r7, #8]
 800a45a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a45c:	2300      	movs	r3, #0
 800a45e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	699b      	ldr	r3, [r3, #24]
 800a468:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800a46a:	2300      	movs	r3, #0
 800a46c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800a46e:	687b      	ldr	r3, [r7, #4]
 800a470:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800a472:	69bb      	ldr	r3, [r7, #24]
 800a474:	f003 0310 	and.w	r3, r3, #16
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d068      	beq.n	800a54e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	2210      	movs	r2, #16
 800a482:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a484:	e049      	b.n	800a51a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800a486:	68bb      	ldr	r3, [r7, #8]
 800a488:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a48c:	d045      	beq.n	800a51a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800a48e:	f7fb f883 	bl	8005598 <HAL_GetTick>
 800a492:	4602      	mov	r2, r0
 800a494:	69fb      	ldr	r3, [r7, #28]
 800a496:	1ad3      	subs	r3, r2, r3
 800a498:	68ba      	ldr	r2, [r7, #8]
 800a49a:	429a      	cmp	r2, r3
 800a49c:	d302      	bcc.n	800a4a4 <I2C_IsErrorOccurred+0x54>
 800a49e:	68bb      	ldr	r3, [r7, #8]
 800a4a0:	2b00      	cmp	r3, #0
 800a4a2:	d13a      	bne.n	800a51a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	685b      	ldr	r3, [r3, #4]
 800a4aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a4ae:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a4b6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	681b      	ldr	r3, [r3, #0]
 800a4bc:	699b      	ldr	r3, [r3, #24]
 800a4be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a4c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a4c6:	d121      	bne.n	800a50c <I2C_IsErrorOccurred+0xbc>
 800a4c8:	697b      	ldr	r3, [r7, #20]
 800a4ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800a4ce:	d01d      	beq.n	800a50c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800a4d0:	7cfb      	ldrb	r3, [r7, #19]
 800a4d2:	2b20      	cmp	r3, #32
 800a4d4:	d01a      	beq.n	800a50c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800a4d6:	68fb      	ldr	r3, [r7, #12]
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	685a      	ldr	r2, [r3, #4]
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a4e4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800a4e6:	f7fb f857 	bl	8005598 <HAL_GetTick>
 800a4ea:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a4ec:	e00e      	b.n	800a50c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800a4ee:	f7fb f853 	bl	8005598 <HAL_GetTick>
 800a4f2:	4602      	mov	r2, r0
 800a4f4:	69fb      	ldr	r3, [r7, #28]
 800a4f6:	1ad3      	subs	r3, r2, r3
 800a4f8:	2b19      	cmp	r3, #25
 800a4fa:	d907      	bls.n	800a50c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800a4fc:	6a3b      	ldr	r3, [r7, #32]
 800a4fe:	f043 0320 	orr.w	r3, r3, #32
 800a502:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800a504:	2301      	movs	r3, #1
 800a506:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800a50a:	e006      	b.n	800a51a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800a50c:	68fb      	ldr	r3, [r7, #12]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	699b      	ldr	r3, [r3, #24]
 800a512:	f003 0320 	and.w	r3, r3, #32
 800a516:	2b20      	cmp	r3, #32
 800a518:	d1e9      	bne.n	800a4ee <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	699b      	ldr	r3, [r3, #24]
 800a520:	f003 0320 	and.w	r3, r3, #32
 800a524:	2b20      	cmp	r3, #32
 800a526:	d003      	beq.n	800a530 <I2C_IsErrorOccurred+0xe0>
 800a528:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d0aa      	beq.n	800a486 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800a530:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a534:	2b00      	cmp	r3, #0
 800a536:	d103      	bne.n	800a540 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	681b      	ldr	r3, [r3, #0]
 800a53c:	2220      	movs	r2, #32
 800a53e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800a540:	6a3b      	ldr	r3, [r7, #32]
 800a542:	f043 0304 	orr.w	r3, r3, #4
 800a546:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 800a548:	2301      	movs	r3, #1
 800a54a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	699b      	ldr	r3, [r3, #24]
 800a554:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800a556:	69bb      	ldr	r3, [r7, #24]
 800a558:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d00b      	beq.n	800a578 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800a560:	6a3b      	ldr	r3, [r7, #32]
 800a562:	f043 0301 	orr.w	r3, r3, #1
 800a566:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a570:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a572:	2301      	movs	r3, #1
 800a574:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 800a578:	69bb      	ldr	r3, [r7, #24]
 800a57a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a57e:	2b00      	cmp	r3, #0
 800a580:	d00b      	beq.n	800a59a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800a582:	6a3b      	ldr	r3, [r7, #32]
 800a584:	f043 0308 	orr.w	r3, r3, #8
 800a588:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800a592:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a594:	2301      	movs	r3, #1
 800a596:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800a59a:	69bb      	ldr	r3, [r7, #24]
 800a59c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d00b      	beq.n	800a5bc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800a5a4:	6a3b      	ldr	r3, [r7, #32]
 800a5a6:	f043 0302 	orr.w	r3, r3, #2
 800a5aa:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a5b4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800a5b6:	2301      	movs	r3, #1
 800a5b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800a5bc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d01c      	beq.n	800a5fe <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800a5c4:	68f8      	ldr	r0, [r7, #12]
 800a5c6:	f7ff fe3b 	bl	800a240 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800a5ca:	68fb      	ldr	r3, [r7, #12]
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	6859      	ldr	r1, [r3, #4]
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	681a      	ldr	r2, [r3, #0]
 800a5d4:	4b0d      	ldr	r3, [pc, #52]	@ (800a60c <I2C_IsErrorOccurred+0x1bc>)
 800a5d6:	400b      	ands	r3, r1
 800a5d8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a5de:	6a3b      	ldr	r3, [r7, #32]
 800a5e0:	431a      	orrs	r2, r3
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	2220      	movs	r2, #32
 800a5ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	2200      	movs	r2, #0
 800a5fa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800a5fe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800a602:	4618      	mov	r0, r3
 800a604:	3728      	adds	r7, #40	@ 0x28
 800a606:	46bd      	mov	sp, r7
 800a608:	bd80      	pop	{r7, pc}
 800a60a:	bf00      	nop
 800a60c:	fe00e800 	.word	0xfe00e800

0800a610 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800a610:	b480      	push	{r7}
 800a612:	b087      	sub	sp, #28
 800a614:	af00      	add	r7, sp, #0
 800a616:	60f8      	str	r0, [r7, #12]
 800a618:	607b      	str	r3, [r7, #4]
 800a61a:	460b      	mov	r3, r1
 800a61c:	817b      	strh	r3, [r7, #10]
 800a61e:	4613      	mov	r3, r2
 800a620:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a622:	897b      	ldrh	r3, [r7, #10]
 800a624:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a628:	7a7b      	ldrb	r3, [r7, #9]
 800a62a:	041b      	lsls	r3, r3, #16
 800a62c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a630:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800a636:	6a3b      	ldr	r3, [r7, #32]
 800a638:	4313      	orrs	r3, r2
 800a63a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800a63e:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	685a      	ldr	r2, [r3, #4]
 800a646:	6a3b      	ldr	r3, [r7, #32]
 800a648:	0d5b      	lsrs	r3, r3, #21
 800a64a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800a64e:	4b08      	ldr	r3, [pc, #32]	@ (800a670 <I2C_TransferConfig+0x60>)
 800a650:	430b      	orrs	r3, r1
 800a652:	43db      	mvns	r3, r3
 800a654:	ea02 0103 	and.w	r1, r2, r3
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	697a      	ldr	r2, [r7, #20]
 800a65e:	430a      	orrs	r2, r1
 800a660:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800a662:	bf00      	nop
 800a664:	371c      	adds	r7, #28
 800a666:	46bd      	mov	sp, r7
 800a668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a66c:	4770      	bx	lr
 800a66e:	bf00      	nop
 800a670:	03ff63ff 	.word	0x03ff63ff

0800a674 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800a674:	b480      	push	{r7}
 800a676:	b083      	sub	sp, #12
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
 800a67c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a684:	b2db      	uxtb	r3, r3
 800a686:	2b20      	cmp	r3, #32
 800a688:	d138      	bne.n	800a6fc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a690:	2b01      	cmp	r3, #1
 800a692:	d101      	bne.n	800a698 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800a694:	2302      	movs	r3, #2
 800a696:	e032      	b.n	800a6fe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2201      	movs	r2, #1
 800a69c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	2224      	movs	r2, #36	@ 0x24
 800a6a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	681a      	ldr	r2, [r3, #0]
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	f022 0201 	bic.w	r2, r2, #1
 800a6b6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	681a      	ldr	r2, [r3, #0]
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	681b      	ldr	r3, [r3, #0]
 800a6c2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800a6c6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	6819      	ldr	r1, [r3, #0]
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	683a      	ldr	r2, [r7, #0]
 800a6d4:	430a      	orrs	r2, r1
 800a6d6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	681a      	ldr	r2, [r3, #0]
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	f042 0201 	orr.w	r2, r2, #1
 800a6e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	2220      	movs	r2, #32
 800a6ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	2200      	movs	r2, #0
 800a6f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a6f8:	2300      	movs	r3, #0
 800a6fa:	e000      	b.n	800a6fe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800a6fc:	2302      	movs	r3, #2
  }
}
 800a6fe:	4618      	mov	r0, r3
 800a700:	370c      	adds	r7, #12
 800a702:	46bd      	mov	sp, r7
 800a704:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a708:	4770      	bx	lr

0800a70a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800a70a:	b480      	push	{r7}
 800a70c:	b085      	sub	sp, #20
 800a70e:	af00      	add	r7, sp, #0
 800a710:	6078      	str	r0, [r7, #4]
 800a712:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a71a:	b2db      	uxtb	r3, r3
 800a71c:	2b20      	cmp	r3, #32
 800a71e:	d139      	bne.n	800a794 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a726:	2b01      	cmp	r3, #1
 800a728:	d101      	bne.n	800a72e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800a72a:	2302      	movs	r3, #2
 800a72c:	e033      	b.n	800a796 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	2201      	movs	r2, #1
 800a732:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	2224      	movs	r2, #36	@ 0x24
 800a73a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	681a      	ldr	r2, [r3, #0]
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	681b      	ldr	r3, [r3, #0]
 800a748:	f022 0201 	bic.w	r2, r2, #1
 800a74c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	681b      	ldr	r3, [r3, #0]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800a756:	68fb      	ldr	r3, [r7, #12]
 800a758:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800a75c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800a75e:	683b      	ldr	r3, [r7, #0]
 800a760:	021b      	lsls	r3, r3, #8
 800a762:	68fa      	ldr	r2, [r7, #12]
 800a764:	4313      	orrs	r3, r2
 800a766:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	68fa      	ldr	r2, [r7, #12]
 800a76e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	681b      	ldr	r3, [r3, #0]
 800a774:	681a      	ldr	r2, [r3, #0]
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	681b      	ldr	r3, [r3, #0]
 800a77a:	f042 0201 	orr.w	r2, r2, #1
 800a77e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	2220      	movs	r2, #32
 800a784:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	2200      	movs	r2, #0
 800a78c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800a790:	2300      	movs	r3, #0
 800a792:	e000      	b.n	800a796 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800a794:	2302      	movs	r3, #2
  }
}
 800a796:	4618      	mov	r0, r3
 800a798:	3714      	adds	r7, #20
 800a79a:	46bd      	mov	sp, r7
 800a79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a0:	4770      	bx	lr

0800a7a2 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800a7a2:	b580      	push	{r7, lr}
 800a7a4:	b084      	sub	sp, #16
 800a7a6:	af00      	add	r7, sp, #0
 800a7a8:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d101      	bne.n	800a7b4 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800a7b0:	2301      	movs	r3, #1
 800a7b2:	e08f      	b.n	800a8d4 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800a7ba:	b2db      	uxtb	r3, r3
 800a7bc:	2b00      	cmp	r3, #0
 800a7be:	d106      	bne.n	800a7ce <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800a7c8:	6878      	ldr	r0, [r7, #4]
 800a7ca:	f7f7 fd3d 	bl	8002248 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	2202      	movs	r2, #2
 800a7d2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800a7d6:	687b      	ldr	r3, [r7, #4]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	699a      	ldr	r2, [r3, #24]
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 800a7e4:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	6999      	ldr	r1, [r3, #24]
 800a7ec:	687b      	ldr	r3, [r7, #4]
 800a7ee:	685a      	ldr	r2, [r3, #4]
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	689b      	ldr	r3, [r3, #8]
 800a7f4:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a7fa:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	691b      	ldr	r3, [r3, #16]
 800a800:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	430a      	orrs	r2, r1
 800a808:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	695b      	ldr	r3, [r3, #20]
 800a80e:	041b      	lsls	r3, r3, #16
 800a810:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	6999      	ldr	r1, [r3, #24]
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	68fa      	ldr	r2, [r7, #12]
 800a81c:	430a      	orrs	r2, r1
 800a81e:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	69db      	ldr	r3, [r3, #28]
 800a824:	041b      	lsls	r3, r3, #16
 800a826:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	6a19      	ldr	r1, [r3, #32]
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	68fa      	ldr	r2, [r7, #12]
 800a832:	430a      	orrs	r2, r1
 800a834:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a83a:	041b      	lsls	r3, r3, #16
 800a83c:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	68fa      	ldr	r2, [r7, #12]
 800a848:	430a      	orrs	r2, r1
 800a84a:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a850:	041b      	lsls	r3, r3, #16
 800a852:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	68fa      	ldr	r2, [r7, #12]
 800a85e:	430a      	orrs	r2, r1
 800a860:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800a868:	021b      	lsls	r3, r3, #8
 800a86a:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800a872:	041b      	lsls	r3, r3, #16
 800a874:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 800a884:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800a88c:	68ba      	ldr	r2, [r7, #8]
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	4313      	orrs	r3, r2
 800a892:	687a      	ldr	r2, [r7, #4]
 800a894:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800a898:	431a      	orrs	r2, r3
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	430a      	orrs	r2, r1
 800a8a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	681b      	ldr	r3, [r3, #0]
 800a8a6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	681b      	ldr	r3, [r3, #0]
 800a8ac:	f042 0206 	orr.w	r2, r2, #6
 800a8b0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	699a      	ldr	r2, [r3, #24]
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	f042 0201 	orr.w	r2, r2, #1
 800a8c0:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	2200      	movs	r2, #0
 800a8c6:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	2201      	movs	r2, #1
 800a8ce:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 800a8d2:	2300      	movs	r3, #0
}
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	3710      	adds	r7, #16
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	bd80      	pop	{r7, pc}

0800a8dc <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 800a8dc:	b580      	push	{r7, lr}
 800a8de:	b084      	sub	sp, #16
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a8ea:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a8f2:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 800a8f4:	68fb      	ldr	r3, [r7, #12]
 800a8f6:	f003 0304 	and.w	r3, r3, #4
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d023      	beq.n	800a946 <HAL_LTDC_IRQHandler+0x6a>
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	f003 0304 	and.w	r3, r3, #4
 800a904:	2b00      	cmp	r3, #0
 800a906:	d01e      	beq.n	800a946 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	f022 0204 	bic.w	r2, r2, #4
 800a916:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	2204      	movs	r2, #4
 800a91e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a926:	f043 0201 	orr.w	r2, r3, #1
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	2204      	movs	r2, #4
 800a934:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	2200      	movs	r2, #0
 800a93c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800a940:	6878      	ldr	r0, [r7, #4]
 800a942:	f000 f86f 	bl	800aa24 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	f003 0302 	and.w	r3, r3, #2
 800a94c:	2b00      	cmp	r3, #0
 800a94e:	d023      	beq.n	800a998 <HAL_LTDC_IRQHandler+0xbc>
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	f003 0302 	and.w	r3, r3, #2
 800a956:	2b00      	cmp	r3, #0
 800a958:	d01e      	beq.n	800a998 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	f022 0202 	bic.w	r2, r2, #2
 800a968:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	2202      	movs	r2, #2
 800a970:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800a978:	f043 0202 	orr.w	r2, r3, #2
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2204      	movs	r2, #4
 800a986:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	2200      	movs	r2, #0
 800a98e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f000 f846 	bl	800aa24 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	f003 0301 	and.w	r3, r3, #1
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d01b      	beq.n	800a9da <HAL_LTDC_IRQHandler+0xfe>
 800a9a2:	68bb      	ldr	r3, [r7, #8]
 800a9a4:	f003 0301 	and.w	r3, r3, #1
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d016      	beq.n	800a9da <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a9b2:	687b      	ldr	r3, [r7, #4]
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	f022 0201 	bic.w	r2, r2, #1
 800a9ba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	2201      	movs	r2, #1
 800a9c2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800a9c4:	687b      	ldr	r3, [r7, #4]
 800a9c6:	2201      	movs	r2, #1
 800a9c8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	2200      	movs	r2, #0
 800a9d0:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 800a9d4:	6878      	ldr	r0, [r7, #4]
 800a9d6:	f000 f82f 	bl	800aa38 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 800a9da:	68fb      	ldr	r3, [r7, #12]
 800a9dc:	f003 0308 	and.w	r3, r3, #8
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d01b      	beq.n	800aa1c <HAL_LTDC_IRQHandler+0x140>
 800a9e4:	68bb      	ldr	r3, [r7, #8]
 800a9e6:	f003 0308 	and.w	r3, r3, #8
 800a9ea:	2b00      	cmp	r3, #0
 800a9ec:	d016      	beq.n	800aa1c <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	681b      	ldr	r3, [r3, #0]
 800a9f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	681b      	ldr	r3, [r3, #0]
 800a9f8:	f022 0208 	bic.w	r2, r2, #8
 800a9fc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	681b      	ldr	r3, [r3, #0]
 800aa02:	2208      	movs	r2, #8
 800aa04:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	2201      	movs	r2, #1
 800aa0a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	2200      	movs	r2, #0
 800aa12:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 800aa16:	6878      	ldr	r0, [r7, #4]
 800aa18:	f000 f818 	bl	800aa4c <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 800aa1c:	bf00      	nop
 800aa1e:	3710      	adds	r7, #16
 800aa20:	46bd      	mov	sp, r7
 800aa22:	bd80      	pop	{r7, pc}

0800aa24 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 800aa24:	b480      	push	{r7}
 800aa26:	b083      	sub	sp, #12
 800aa28:	af00      	add	r7, sp, #0
 800aa2a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 800aa2c:	bf00      	nop
 800aa2e:	370c      	adds	r7, #12
 800aa30:	46bd      	mov	sp, r7
 800aa32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa36:	4770      	bx	lr

0800aa38 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800aa38:	b480      	push	{r7}
 800aa3a:	b083      	sub	sp, #12
 800aa3c:	af00      	add	r7, sp, #0
 800aa3e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800aa40:	bf00      	nop
 800aa42:	370c      	adds	r7, #12
 800aa44:	46bd      	mov	sp, r7
 800aa46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa4a:	4770      	bx	lr

0800aa4c <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 800aa4c:	b480      	push	{r7}
 800aa4e:	b083      	sub	sp, #12
 800aa50:	af00      	add	r7, sp, #0
 800aa52:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 800aa54:	bf00      	nop
 800aa56:	370c      	adds	r7, #12
 800aa58:	46bd      	mov	sp, r7
 800aa5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5e:	4770      	bx	lr

0800aa60 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800aa60:	b5b0      	push	{r4, r5, r7, lr}
 800aa62:	b084      	sub	sp, #16
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	60f8      	str	r0, [r7, #12]
 800aa68:	60b9      	str	r1, [r7, #8]
 800aa6a:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800aa72:	2b01      	cmp	r3, #1
 800aa74:	d101      	bne.n	800aa7a <HAL_LTDC_ConfigLayer+0x1a>
 800aa76:	2302      	movs	r3, #2
 800aa78:	e02c      	b.n	800aad4 <HAL_LTDC_ConfigLayer+0x74>
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	2201      	movs	r2, #1
 800aa7e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	2202      	movs	r2, #2
 800aa86:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800aa8a:	68fa      	ldr	r2, [r7, #12]
 800aa8c:	687b      	ldr	r3, [r7, #4]
 800aa8e:	2134      	movs	r1, #52	@ 0x34
 800aa90:	fb01 f303 	mul.w	r3, r1, r3
 800aa94:	4413      	add	r3, r2
 800aa96:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800aa9a:	68bb      	ldr	r3, [r7, #8]
 800aa9c:	4614      	mov	r4, r2
 800aa9e:	461d      	mov	r5, r3
 800aaa0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aaa2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aaa4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aaa6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aaa8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800aaaa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800aaac:	682b      	ldr	r3, [r5, #0]
 800aaae:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800aab0:	687a      	ldr	r2, [r7, #4]
 800aab2:	68b9      	ldr	r1, [r7, #8]
 800aab4:	68f8      	ldr	r0, [r7, #12]
 800aab6:	f000 f811 	bl	800aadc <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800aaba:	68fb      	ldr	r3, [r7, #12]
 800aabc:	681b      	ldr	r3, [r3, #0]
 800aabe:	2201      	movs	r2, #1
 800aac0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800aac2:	68fb      	ldr	r3, [r7, #12]
 800aac4:	2201      	movs	r2, #1
 800aac6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	2200      	movs	r2, #0
 800aace:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 800aad2:	2300      	movs	r3, #0
}
 800aad4:	4618      	mov	r0, r3
 800aad6:	3710      	adds	r7, #16
 800aad8:	46bd      	mov	sp, r7
 800aada:	bdb0      	pop	{r4, r5, r7, pc}

0800aadc <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800aadc:	b480      	push	{r7}
 800aade:	b089      	sub	sp, #36	@ 0x24
 800aae0:	af00      	add	r7, sp, #0
 800aae2:	60f8      	str	r0, [r7, #12]
 800aae4:	60b9      	str	r1, [r7, #8]
 800aae6:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800aae8:	68bb      	ldr	r3, [r7, #8]
 800aaea:	685a      	ldr	r2, [r3, #4]
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	681b      	ldr	r3, [r3, #0]
 800aaf0:	68db      	ldr	r3, [r3, #12]
 800aaf2:	0c1b      	lsrs	r3, r3, #16
 800aaf4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800aaf8:	4413      	add	r3, r2
 800aafa:	041b      	lsls	r3, r3, #16
 800aafc:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	461a      	mov	r2, r3
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	01db      	lsls	r3, r3, #7
 800ab08:	4413      	add	r3, r2
 800ab0a:	3384      	adds	r3, #132	@ 0x84
 800ab0c:	685b      	ldr	r3, [r3, #4]
 800ab0e:	68fa      	ldr	r2, [r7, #12]
 800ab10:	6812      	ldr	r2, [r2, #0]
 800ab12:	4611      	mov	r1, r2
 800ab14:	687a      	ldr	r2, [r7, #4]
 800ab16:	01d2      	lsls	r2, r2, #7
 800ab18:	440a      	add	r2, r1
 800ab1a:	3284      	adds	r2, #132	@ 0x84
 800ab1c:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800ab20:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800ab22:	68bb      	ldr	r3, [r7, #8]
 800ab24:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800ab26:	68fb      	ldr	r3, [r7, #12]
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	68db      	ldr	r3, [r3, #12]
 800ab2c:	0c1b      	lsrs	r3, r3, #16
 800ab2e:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800ab32:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800ab34:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	4619      	mov	r1, r3
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	01db      	lsls	r3, r3, #7
 800ab40:	440b      	add	r3, r1
 800ab42:	3384      	adds	r3, #132	@ 0x84
 800ab44:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800ab46:	69fb      	ldr	r3, [r7, #28]
 800ab48:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800ab4a:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800ab4c:	68bb      	ldr	r3, [r7, #8]
 800ab4e:	68da      	ldr	r2, [r3, #12]
 800ab50:	68fb      	ldr	r3, [r7, #12]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	68db      	ldr	r3, [r3, #12]
 800ab56:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ab5a:	4413      	add	r3, r2
 800ab5c:	041b      	lsls	r3, r3, #16
 800ab5e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	681b      	ldr	r3, [r3, #0]
 800ab64:	461a      	mov	r2, r3
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	01db      	lsls	r3, r3, #7
 800ab6a:	4413      	add	r3, r2
 800ab6c:	3384      	adds	r3, #132	@ 0x84
 800ab6e:	689b      	ldr	r3, [r3, #8]
 800ab70:	68fa      	ldr	r2, [r7, #12]
 800ab72:	6812      	ldr	r2, [r2, #0]
 800ab74:	4611      	mov	r1, r2
 800ab76:	687a      	ldr	r2, [r7, #4]
 800ab78:	01d2      	lsls	r2, r2, #7
 800ab7a:	440a      	add	r2, r1
 800ab7c:	3284      	adds	r2, #132	@ 0x84
 800ab7e:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800ab82:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800ab84:	68bb      	ldr	r3, [r7, #8]
 800ab86:	689a      	ldr	r2, [r3, #8]
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	68db      	ldr	r3, [r3, #12]
 800ab8e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800ab92:	4413      	add	r3, r2
 800ab94:	1c5a      	adds	r2, r3, #1
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	4619      	mov	r1, r3
 800ab9c:	687b      	ldr	r3, [r7, #4]
 800ab9e:	01db      	lsls	r3, r3, #7
 800aba0:	440b      	add	r3, r1
 800aba2:	3384      	adds	r3, #132	@ 0x84
 800aba4:	4619      	mov	r1, r3
 800aba6:	69fb      	ldr	r3, [r7, #28]
 800aba8:	4313      	orrs	r3, r2
 800abaa:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	461a      	mov	r2, r3
 800abb2:	687b      	ldr	r3, [r7, #4]
 800abb4:	01db      	lsls	r3, r3, #7
 800abb6:	4413      	add	r3, r2
 800abb8:	3384      	adds	r3, #132	@ 0x84
 800abba:	691b      	ldr	r3, [r3, #16]
 800abbc:	68fa      	ldr	r2, [r7, #12]
 800abbe:	6812      	ldr	r2, [r2, #0]
 800abc0:	4611      	mov	r1, r2
 800abc2:	687a      	ldr	r2, [r7, #4]
 800abc4:	01d2      	lsls	r2, r2, #7
 800abc6:	440a      	add	r2, r1
 800abc8:	3284      	adds	r2, #132	@ 0x84
 800abca:	f023 0307 	bic.w	r3, r3, #7
 800abce:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	461a      	mov	r2, r3
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	01db      	lsls	r3, r3, #7
 800abda:	4413      	add	r3, r2
 800abdc:	3384      	adds	r3, #132	@ 0x84
 800abde:	461a      	mov	r2, r3
 800abe0:	68bb      	ldr	r3, [r7, #8]
 800abe2:	691b      	ldr	r3, [r3, #16]
 800abe4:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800abe6:	68bb      	ldr	r3, [r7, #8]
 800abe8:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 800abec:	021b      	lsls	r3, r3, #8
 800abee:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800abf0:	68bb      	ldr	r3, [r7, #8]
 800abf2:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800abf6:	041b      	lsls	r3, r3, #16
 800abf8:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800abfa:	68bb      	ldr	r3, [r7, #8]
 800abfc:	699b      	ldr	r3, [r3, #24]
 800abfe:	061b      	lsls	r3, r3, #24
 800ac00:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 800ac02:	68bb      	ldr	r3, [r7, #8]
 800ac04:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ac08:	461a      	mov	r2, r3
 800ac0a:	69fb      	ldr	r3, [r7, #28]
 800ac0c:	431a      	orrs	r2, r3
 800ac0e:	69bb      	ldr	r3, [r7, #24]
 800ac10:	431a      	orrs	r2, r3
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	681b      	ldr	r3, [r3, #0]
 800ac16:	4619      	mov	r1, r3
 800ac18:	687b      	ldr	r3, [r7, #4]
 800ac1a:	01db      	lsls	r3, r3, #7
 800ac1c:	440b      	add	r3, r1
 800ac1e:	3384      	adds	r3, #132	@ 0x84
 800ac20:	4619      	mov	r1, r3
 800ac22:	697b      	ldr	r3, [r7, #20]
 800ac24:	4313      	orrs	r3, r2
 800ac26:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	461a      	mov	r2, r3
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	01db      	lsls	r3, r3, #7
 800ac32:	4413      	add	r3, r2
 800ac34:	3384      	adds	r3, #132	@ 0x84
 800ac36:	695b      	ldr	r3, [r3, #20]
 800ac38:	68fa      	ldr	r2, [r7, #12]
 800ac3a:	6812      	ldr	r2, [r2, #0]
 800ac3c:	4611      	mov	r1, r2
 800ac3e:	687a      	ldr	r2, [r7, #4]
 800ac40:	01d2      	lsls	r2, r2, #7
 800ac42:	440a      	add	r2, r1
 800ac44:	3284      	adds	r2, #132	@ 0x84
 800ac46:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800ac4a:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	461a      	mov	r2, r3
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	01db      	lsls	r3, r3, #7
 800ac56:	4413      	add	r3, r2
 800ac58:	3384      	adds	r3, #132	@ 0x84
 800ac5a:	461a      	mov	r2, r3
 800ac5c:	68bb      	ldr	r3, [r7, #8]
 800ac5e:	695b      	ldr	r3, [r3, #20]
 800ac60:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800ac62:	68fb      	ldr	r3, [r7, #12]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	461a      	mov	r2, r3
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	01db      	lsls	r3, r3, #7
 800ac6c:	4413      	add	r3, r2
 800ac6e:	3384      	adds	r3, #132	@ 0x84
 800ac70:	69da      	ldr	r2, [r3, #28]
 800ac72:	68fb      	ldr	r3, [r7, #12]
 800ac74:	681b      	ldr	r3, [r3, #0]
 800ac76:	4619      	mov	r1, r3
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	01db      	lsls	r3, r3, #7
 800ac7c:	440b      	add	r3, r1
 800ac7e:	3384      	adds	r3, #132	@ 0x84
 800ac80:	4619      	mov	r1, r3
 800ac82:	4b4f      	ldr	r3, [pc, #316]	@ (800adc0 <LTDC_SetConfig+0x2e4>)
 800ac84:	4013      	ands	r3, r2
 800ac86:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800ac88:	68bb      	ldr	r3, [r7, #8]
 800ac8a:	69da      	ldr	r2, [r3, #28]
 800ac8c:	68bb      	ldr	r3, [r7, #8]
 800ac8e:	6a1b      	ldr	r3, [r3, #32]
 800ac90:	68f9      	ldr	r1, [r7, #12]
 800ac92:	6809      	ldr	r1, [r1, #0]
 800ac94:	4608      	mov	r0, r1
 800ac96:	6879      	ldr	r1, [r7, #4]
 800ac98:	01c9      	lsls	r1, r1, #7
 800ac9a:	4401      	add	r1, r0
 800ac9c:	3184      	adds	r1, #132	@ 0x84
 800ac9e:	4313      	orrs	r3, r2
 800aca0:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	461a      	mov	r2, r3
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	01db      	lsls	r3, r3, #7
 800acac:	4413      	add	r3, r2
 800acae:	3384      	adds	r3, #132	@ 0x84
 800acb0:	461a      	mov	r2, r3
 800acb2:	68bb      	ldr	r3, [r7, #8]
 800acb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acb6:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800acb8:	68bb      	ldr	r3, [r7, #8]
 800acba:	691b      	ldr	r3, [r3, #16]
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d102      	bne.n	800acc6 <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 800acc0:	2304      	movs	r3, #4
 800acc2:	61fb      	str	r3, [r7, #28]
 800acc4:	e01b      	b.n	800acfe <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800acc6:	68bb      	ldr	r3, [r7, #8]
 800acc8:	691b      	ldr	r3, [r3, #16]
 800acca:	2b01      	cmp	r3, #1
 800accc:	d102      	bne.n	800acd4 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 800acce:	2303      	movs	r3, #3
 800acd0:	61fb      	str	r3, [r7, #28]
 800acd2:	e014      	b.n	800acfe <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800acd4:	68bb      	ldr	r3, [r7, #8]
 800acd6:	691b      	ldr	r3, [r3, #16]
 800acd8:	2b04      	cmp	r3, #4
 800acda:	d00b      	beq.n	800acf4 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800acdc:	68bb      	ldr	r3, [r7, #8]
 800acde:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800ace0:	2b02      	cmp	r3, #2
 800ace2:	d007      	beq.n	800acf4 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800ace4:	68bb      	ldr	r3, [r7, #8]
 800ace6:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800ace8:	2b03      	cmp	r3, #3
 800acea:	d003      	beq.n	800acf4 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800acec:	68bb      	ldr	r3, [r7, #8]
 800acee:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800acf0:	2b07      	cmp	r3, #7
 800acf2:	d102      	bne.n	800acfa <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 800acf4:	2302      	movs	r3, #2
 800acf6:	61fb      	str	r3, [r7, #28]
 800acf8:	e001      	b.n	800acfe <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 800acfa:	2301      	movs	r3, #1
 800acfc:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	681b      	ldr	r3, [r3, #0]
 800ad02:	461a      	mov	r2, r3
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	01db      	lsls	r3, r3, #7
 800ad08:	4413      	add	r3, r2
 800ad0a:	3384      	adds	r3, #132	@ 0x84
 800ad0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad0e:	68fa      	ldr	r2, [r7, #12]
 800ad10:	6812      	ldr	r2, [r2, #0]
 800ad12:	4611      	mov	r1, r2
 800ad14:	687a      	ldr	r2, [r7, #4]
 800ad16:	01d2      	lsls	r2, r2, #7
 800ad18:	440a      	add	r2, r1
 800ad1a:	3284      	adds	r2, #132	@ 0x84
 800ad1c:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 800ad20:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800ad22:	68bb      	ldr	r3, [r7, #8]
 800ad24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ad26:	69fa      	ldr	r2, [r7, #28]
 800ad28:	fb02 f303 	mul.w	r3, r2, r3
 800ad2c:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800ad2e:	68bb      	ldr	r3, [r7, #8]
 800ad30:	6859      	ldr	r1, [r3, #4]
 800ad32:	68bb      	ldr	r3, [r7, #8]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	1acb      	subs	r3, r1, r3
 800ad38:	69f9      	ldr	r1, [r7, #28]
 800ad3a:	fb01 f303 	mul.w	r3, r1, r3
 800ad3e:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 800ad40:	68f9      	ldr	r1, [r7, #12]
 800ad42:	6809      	ldr	r1, [r1, #0]
 800ad44:	4608      	mov	r0, r1
 800ad46:	6879      	ldr	r1, [r7, #4]
 800ad48:	01c9      	lsls	r1, r1, #7
 800ad4a:	4401      	add	r1, r0
 800ad4c:	3184      	adds	r1, #132	@ 0x84
 800ad4e:	4313      	orrs	r3, r2
 800ad50:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	461a      	mov	r2, r3
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	01db      	lsls	r3, r3, #7
 800ad5c:	4413      	add	r3, r2
 800ad5e:	3384      	adds	r3, #132	@ 0x84
 800ad60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	681b      	ldr	r3, [r3, #0]
 800ad66:	4619      	mov	r1, r3
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	01db      	lsls	r3, r3, #7
 800ad6c:	440b      	add	r3, r1
 800ad6e:	3384      	adds	r3, #132	@ 0x84
 800ad70:	4619      	mov	r1, r3
 800ad72:	4b14      	ldr	r3, [pc, #80]	@ (800adc4 <LTDC_SetConfig+0x2e8>)
 800ad74:	4013      	ands	r3, r2
 800ad76:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800ad78:	68fb      	ldr	r3, [r7, #12]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	461a      	mov	r2, r3
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	01db      	lsls	r3, r3, #7
 800ad82:	4413      	add	r3, r2
 800ad84:	3384      	adds	r3, #132	@ 0x84
 800ad86:	461a      	mov	r2, r3
 800ad88:	68bb      	ldr	r3, [r7, #8]
 800ad8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ad8c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	461a      	mov	r2, r3
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	01db      	lsls	r3, r3, #7
 800ad98:	4413      	add	r3, r2
 800ad9a:	3384      	adds	r3, #132	@ 0x84
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	68fa      	ldr	r2, [r7, #12]
 800ada0:	6812      	ldr	r2, [r2, #0]
 800ada2:	4611      	mov	r1, r2
 800ada4:	687a      	ldr	r2, [r7, #4]
 800ada6:	01d2      	lsls	r2, r2, #7
 800ada8:	440a      	add	r2, r1
 800adaa:	3284      	adds	r2, #132	@ 0x84
 800adac:	f043 0301 	orr.w	r3, r3, #1
 800adb0:	6013      	str	r3, [r2, #0]
}
 800adb2:	bf00      	nop
 800adb4:	3724      	adds	r7, #36	@ 0x24
 800adb6:	46bd      	mov	sp, r7
 800adb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adbc:	4770      	bx	lr
 800adbe:	bf00      	nop
 800adc0:	fffff8f8 	.word	0xfffff8f8
 800adc4:	fffff800 	.word	0xfffff800

0800adc8 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800adc8:	b480      	push	{r7}
 800adca:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800adcc:	4b05      	ldr	r3, [pc, #20]	@ (800ade4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	4a04      	ldr	r2, [pc, #16]	@ (800ade4 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800add2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800add6:	6013      	str	r3, [r2, #0]
}
 800add8:	bf00      	nop
 800adda:	46bd      	mov	sp, r7
 800addc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade0:	4770      	bx	lr
 800ade2:	bf00      	nop
 800ade4:	40007000 	.word	0x40007000

0800ade8 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800ade8:	b580      	push	{r7, lr}
 800adea:	b082      	sub	sp, #8
 800adec:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800adee:	2300      	movs	r3, #0
 800adf0:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800adf2:	4b23      	ldr	r3, [pc, #140]	@ (800ae80 <HAL_PWREx_EnableOverDrive+0x98>)
 800adf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800adf6:	4a22      	ldr	r2, [pc, #136]	@ (800ae80 <HAL_PWREx_EnableOverDrive+0x98>)
 800adf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800adfc:	6413      	str	r3, [r2, #64]	@ 0x40
 800adfe:	4b20      	ldr	r3, [pc, #128]	@ (800ae80 <HAL_PWREx_EnableOverDrive+0x98>)
 800ae00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ae02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ae06:	603b      	str	r3, [r7, #0]
 800ae08:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800ae0a:	4b1e      	ldr	r3, [pc, #120]	@ (800ae84 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae0c:	681b      	ldr	r3, [r3, #0]
 800ae0e:	4a1d      	ldr	r2, [pc, #116]	@ (800ae84 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae10:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ae14:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ae16:	f7fa fbbf 	bl	8005598 <HAL_GetTick>
 800ae1a:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800ae1c:	e009      	b.n	800ae32 <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800ae1e:	f7fa fbbb 	bl	8005598 <HAL_GetTick>
 800ae22:	4602      	mov	r2, r0
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	1ad3      	subs	r3, r2, r3
 800ae28:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ae2c:	d901      	bls.n	800ae32 <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800ae2e:	2303      	movs	r3, #3
 800ae30:	e022      	b.n	800ae78 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800ae32:	4b14      	ldr	r3, [pc, #80]	@ (800ae84 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae34:	685b      	ldr	r3, [r3, #4]
 800ae36:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ae3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ae3e:	d1ee      	bne.n	800ae1e <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800ae40:	4b10      	ldr	r3, [pc, #64]	@ (800ae84 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	4a0f      	ldr	r2, [pc, #60]	@ (800ae84 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800ae4a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ae4c:	f7fa fba4 	bl	8005598 <HAL_GetTick>
 800ae50:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800ae52:	e009      	b.n	800ae68 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800ae54:	f7fa fba0 	bl	8005598 <HAL_GetTick>
 800ae58:	4602      	mov	r2, r0
 800ae5a:	687b      	ldr	r3, [r7, #4]
 800ae5c:	1ad3      	subs	r3, r2, r3
 800ae5e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ae62:	d901      	bls.n	800ae68 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800ae64:	2303      	movs	r3, #3
 800ae66:	e007      	b.n	800ae78 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800ae68:	4b06      	ldr	r3, [pc, #24]	@ (800ae84 <HAL_PWREx_EnableOverDrive+0x9c>)
 800ae6a:	685b      	ldr	r3, [r3, #4]
 800ae6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ae70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800ae74:	d1ee      	bne.n	800ae54 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800ae76:	2300      	movs	r3, #0
}
 800ae78:	4618      	mov	r0, r3
 800ae7a:	3708      	adds	r7, #8
 800ae7c:	46bd      	mov	sp, r7
 800ae7e:	bd80      	pop	{r7, pc}
 800ae80:	40023800 	.word	0x40023800
 800ae84:	40007000 	.word	0x40007000

0800ae88 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 800ae88:	b580      	push	{r7, lr}
 800ae8a:	b086      	sub	sp, #24
 800ae8c:	af02      	add	r7, sp, #8
 800ae8e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800ae90:	f7fa fb82 	bl	8005598 <HAL_GetTick>
 800ae94:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	2b00      	cmp	r3, #0
 800ae9a:	d101      	bne.n	800aea0 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 800ae9c:	2301      	movs	r3, #1
 800ae9e:	e067      	b.n	800af70 <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 800aea0:	687b      	ldr	r3, [r7, #4]
 800aea2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800aea6:	b2db      	uxtb	r3, r3
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d10b      	bne.n	800aec4 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	2200      	movs	r2, #0
 800aeb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 800aeb4:	6878      	ldr	r0, [r7, #4]
 800aeb6:	f7f7 fa8f 	bl	80023d8 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 800aeba:	f241 3188 	movw	r1, #5000	@ 0x1388
 800aebe:	6878      	ldr	r0, [r7, #4]
 800aec0:	f000 f85e 	bl	800af80 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	689b      	ldr	r3, [r3, #8]
 800aed2:	3b01      	subs	r3, #1
 800aed4:	021a      	lsls	r2, r3, #8
 800aed6:	687b      	ldr	r3, [r7, #4]
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	430a      	orrs	r2, r1
 800aedc:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800aee2:	9300      	str	r3, [sp, #0]
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	2200      	movs	r2, #0
 800aee8:	2120      	movs	r1, #32
 800aeea:	6878      	ldr	r0, [r7, #4]
 800aeec:	f000 f856 	bl	800af9c <QSPI_WaitFlagStateUntilTimeout>
 800aef0:	4603      	mov	r3, r0
 800aef2:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 800aef4:	7afb      	ldrb	r3, [r7, #11]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d135      	bne.n	800af66 <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	681a      	ldr	r2, [r3, #0]
 800af00:	4b1d      	ldr	r3, [pc, #116]	@ (800af78 <HAL_QSPI_Init+0xf0>)
 800af02:	4013      	ands	r3, r2
 800af04:	687a      	ldr	r2, [r7, #4]
 800af06:	6852      	ldr	r2, [r2, #4]
 800af08:	0611      	lsls	r1, r2, #24
 800af0a:	687a      	ldr	r2, [r7, #4]
 800af0c:	68d2      	ldr	r2, [r2, #12]
 800af0e:	4311      	orrs	r1, r2
 800af10:	687a      	ldr	r2, [r7, #4]
 800af12:	69d2      	ldr	r2, [r2, #28]
 800af14:	4311      	orrs	r1, r2
 800af16:	687a      	ldr	r2, [r7, #4]
 800af18:	6a12      	ldr	r2, [r2, #32]
 800af1a:	4311      	orrs	r1, r2
 800af1c:	687a      	ldr	r2, [r7, #4]
 800af1e:	6812      	ldr	r2, [r2, #0]
 800af20:	430b      	orrs	r3, r1
 800af22:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 800af24:	687b      	ldr	r3, [r7, #4]
 800af26:	681b      	ldr	r3, [r3, #0]
 800af28:	685a      	ldr	r2, [r3, #4]
 800af2a:	4b14      	ldr	r3, [pc, #80]	@ (800af7c <HAL_QSPI_Init+0xf4>)
 800af2c:	4013      	ands	r3, r2
 800af2e:	687a      	ldr	r2, [r7, #4]
 800af30:	6912      	ldr	r2, [r2, #16]
 800af32:	0411      	lsls	r1, r2, #16
 800af34:	687a      	ldr	r2, [r7, #4]
 800af36:	6952      	ldr	r2, [r2, #20]
 800af38:	4311      	orrs	r1, r2
 800af3a:	687a      	ldr	r2, [r7, #4]
 800af3c:	6992      	ldr	r2, [r2, #24]
 800af3e:	4311      	orrs	r1, r2
 800af40:	687a      	ldr	r2, [r7, #4]
 800af42:	6812      	ldr	r2, [r2, #0]
 800af44:	430b      	orrs	r3, r1
 800af46:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	681a      	ldr	r2, [r3, #0]
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	f042 0201 	orr.w	r2, r2, #1
 800af56:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	2200      	movs	r2, #0
 800af5c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	2201      	movs	r2, #1
 800af62:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	2200      	movs	r2, #0
 800af6a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 800af6e:	7afb      	ldrb	r3, [r7, #11]
}
 800af70:	4618      	mov	r0, r3
 800af72:	3710      	adds	r7, #16
 800af74:	46bd      	mov	sp, r7
 800af76:	bd80      	pop	{r7, pc}
 800af78:	00ffff2f 	.word	0x00ffff2f
 800af7c:	ffe0f8fe 	.word	0xffe0f8fe

0800af80 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800af80:	b480      	push	{r7}
 800af82:	b083      	sub	sp, #12
 800af84:	af00      	add	r7, sp, #0
 800af86:	6078      	str	r0, [r7, #4]
 800af88:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	683a      	ldr	r2, [r7, #0]
 800af8e:	649a      	str	r2, [r3, #72]	@ 0x48
}
 800af90:	bf00      	nop
 800af92:	370c      	adds	r7, #12
 800af94:	46bd      	mov	sp, r7
 800af96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af9a:	4770      	bx	lr

0800af9c <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 800af9c:	b580      	push	{r7, lr}
 800af9e:	b084      	sub	sp, #16
 800afa0:	af00      	add	r7, sp, #0
 800afa2:	60f8      	str	r0, [r7, #12]
 800afa4:	60b9      	str	r1, [r7, #8]
 800afa6:	603b      	str	r3, [r7, #0]
 800afa8:	4613      	mov	r3, r2
 800afaa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800afac:	e01a      	b.n	800afe4 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800afae:	69bb      	ldr	r3, [r7, #24]
 800afb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800afb4:	d016      	beq.n	800afe4 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800afb6:	f7fa faef 	bl	8005598 <HAL_GetTick>
 800afba:	4602      	mov	r2, r0
 800afbc:	683b      	ldr	r3, [r7, #0]
 800afbe:	1ad3      	subs	r3, r2, r3
 800afc0:	69ba      	ldr	r2, [r7, #24]
 800afc2:	429a      	cmp	r2, r3
 800afc4:	d302      	bcc.n	800afcc <QSPI_WaitFlagStateUntilTimeout+0x30>
 800afc6:	69bb      	ldr	r3, [r7, #24]
 800afc8:	2b00      	cmp	r3, #0
 800afca:	d10b      	bne.n	800afe4 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	2204      	movs	r2, #4
 800afd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800afd8:	f043 0201 	orr.w	r2, r3, #1
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 800afe0:	2301      	movs	r3, #1
 800afe2:	e00e      	b.n	800b002 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	681b      	ldr	r3, [r3, #0]
 800afe8:	689a      	ldr	r2, [r3, #8]
 800afea:	68bb      	ldr	r3, [r7, #8]
 800afec:	4013      	ands	r3, r2
 800afee:	2b00      	cmp	r3, #0
 800aff0:	bf14      	ite	ne
 800aff2:	2301      	movne	r3, #1
 800aff4:	2300      	moveq	r3, #0
 800aff6:	b2db      	uxtb	r3, r3
 800aff8:	461a      	mov	r2, r3
 800affa:	79fb      	ldrb	r3, [r7, #7]
 800affc:	429a      	cmp	r2, r3
 800affe:	d1d6      	bne.n	800afae <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b000:	2300      	movs	r3, #0
}
 800b002:	4618      	mov	r0, r3
 800b004:	3710      	adds	r7, #16
 800b006:	46bd      	mov	sp, r7
 800b008:	bd80      	pop	{r7, pc}
	...

0800b00c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b086      	sub	sp, #24
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800b014:	2300      	movs	r3, #0
 800b016:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	2b00      	cmp	r3, #0
 800b01c:	d101      	bne.n	800b022 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800b01e:	2301      	movs	r3, #1
 800b020:	e291      	b.n	800b546 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	f003 0301 	and.w	r3, r3, #1
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	f000 8087 	beq.w	800b13e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800b030:	4b96      	ldr	r3, [pc, #600]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b032:	689b      	ldr	r3, [r3, #8]
 800b034:	f003 030c 	and.w	r3, r3, #12
 800b038:	2b04      	cmp	r3, #4
 800b03a:	d00c      	beq.n	800b056 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b03c:	4b93      	ldr	r3, [pc, #588]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b03e:	689b      	ldr	r3, [r3, #8]
 800b040:	f003 030c 	and.w	r3, r3, #12
 800b044:	2b08      	cmp	r3, #8
 800b046:	d112      	bne.n	800b06e <HAL_RCC_OscConfig+0x62>
 800b048:	4b90      	ldr	r3, [pc, #576]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b04a:	685b      	ldr	r3, [r3, #4]
 800b04c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b050:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b054:	d10b      	bne.n	800b06e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b056:	4b8d      	ldr	r3, [pc, #564]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b058:	681b      	ldr	r3, [r3, #0]
 800b05a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b05e:	2b00      	cmp	r3, #0
 800b060:	d06c      	beq.n	800b13c <HAL_RCC_OscConfig+0x130>
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	685b      	ldr	r3, [r3, #4]
 800b066:	2b00      	cmp	r3, #0
 800b068:	d168      	bne.n	800b13c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800b06a:	2301      	movs	r3, #1
 800b06c:	e26b      	b.n	800b546 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	685b      	ldr	r3, [r3, #4]
 800b072:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b076:	d106      	bne.n	800b086 <HAL_RCC_OscConfig+0x7a>
 800b078:	4b84      	ldr	r3, [pc, #528]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b07a:	681b      	ldr	r3, [r3, #0]
 800b07c:	4a83      	ldr	r2, [pc, #524]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b07e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b082:	6013      	str	r3, [r2, #0]
 800b084:	e02e      	b.n	800b0e4 <HAL_RCC_OscConfig+0xd8>
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	685b      	ldr	r3, [r3, #4]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d10c      	bne.n	800b0a8 <HAL_RCC_OscConfig+0x9c>
 800b08e:	4b7f      	ldr	r3, [pc, #508]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b090:	681b      	ldr	r3, [r3, #0]
 800b092:	4a7e      	ldr	r2, [pc, #504]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b094:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b098:	6013      	str	r3, [r2, #0]
 800b09a:	4b7c      	ldr	r3, [pc, #496]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	4a7b      	ldr	r2, [pc, #492]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b0a0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b0a4:	6013      	str	r3, [r2, #0]
 800b0a6:	e01d      	b.n	800b0e4 <HAL_RCC_OscConfig+0xd8>
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	685b      	ldr	r3, [r3, #4]
 800b0ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800b0b0:	d10c      	bne.n	800b0cc <HAL_RCC_OscConfig+0xc0>
 800b0b2:	4b76      	ldr	r3, [pc, #472]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	4a75      	ldr	r2, [pc, #468]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b0b8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800b0bc:	6013      	str	r3, [r2, #0]
 800b0be:	4b73      	ldr	r3, [pc, #460]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	4a72      	ldr	r2, [pc, #456]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b0c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b0c8:	6013      	str	r3, [r2, #0]
 800b0ca:	e00b      	b.n	800b0e4 <HAL_RCC_OscConfig+0xd8>
 800b0cc:	4b6f      	ldr	r3, [pc, #444]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	4a6e      	ldr	r2, [pc, #440]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b0d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b0d6:	6013      	str	r3, [r2, #0]
 800b0d8:	4b6c      	ldr	r3, [pc, #432]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	4a6b      	ldr	r2, [pc, #428]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b0de:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b0e2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800b0e4:	687b      	ldr	r3, [r7, #4]
 800b0e6:	685b      	ldr	r3, [r3, #4]
 800b0e8:	2b00      	cmp	r3, #0
 800b0ea:	d013      	beq.n	800b114 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b0ec:	f7fa fa54 	bl	8005598 <HAL_GetTick>
 800b0f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b0f2:	e008      	b.n	800b106 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b0f4:	f7fa fa50 	bl	8005598 <HAL_GetTick>
 800b0f8:	4602      	mov	r2, r0
 800b0fa:	693b      	ldr	r3, [r7, #16]
 800b0fc:	1ad3      	subs	r3, r2, r3
 800b0fe:	2b64      	cmp	r3, #100	@ 0x64
 800b100:	d901      	bls.n	800b106 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b102:	2303      	movs	r3, #3
 800b104:	e21f      	b.n	800b546 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b106:	4b61      	ldr	r3, [pc, #388]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d0f0      	beq.n	800b0f4 <HAL_RCC_OscConfig+0xe8>
 800b112:	e014      	b.n	800b13e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b114:	f7fa fa40 	bl	8005598 <HAL_GetTick>
 800b118:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b11a:	e008      	b.n	800b12e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800b11c:	f7fa fa3c 	bl	8005598 <HAL_GetTick>
 800b120:	4602      	mov	r2, r0
 800b122:	693b      	ldr	r3, [r7, #16]
 800b124:	1ad3      	subs	r3, r2, r3
 800b126:	2b64      	cmp	r3, #100	@ 0x64
 800b128:	d901      	bls.n	800b12e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800b12a:	2303      	movs	r3, #3
 800b12c:	e20b      	b.n	800b546 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b12e:	4b57      	ldr	r3, [pc, #348]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b130:	681b      	ldr	r3, [r3, #0]
 800b132:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b136:	2b00      	cmp	r3, #0
 800b138:	d1f0      	bne.n	800b11c <HAL_RCC_OscConfig+0x110>
 800b13a:	e000      	b.n	800b13e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b13c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	f003 0302 	and.w	r3, r3, #2
 800b146:	2b00      	cmp	r3, #0
 800b148:	d069      	beq.n	800b21e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800b14a:	4b50      	ldr	r3, [pc, #320]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b14c:	689b      	ldr	r3, [r3, #8]
 800b14e:	f003 030c 	and.w	r3, r3, #12
 800b152:	2b00      	cmp	r3, #0
 800b154:	d00b      	beq.n	800b16e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b156:	4b4d      	ldr	r3, [pc, #308]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b158:	689b      	ldr	r3, [r3, #8]
 800b15a:	f003 030c 	and.w	r3, r3, #12
 800b15e:	2b08      	cmp	r3, #8
 800b160:	d11c      	bne.n	800b19c <HAL_RCC_OscConfig+0x190>
 800b162:	4b4a      	ldr	r3, [pc, #296]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b164:	685b      	ldr	r3, [r3, #4]
 800b166:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d116      	bne.n	800b19c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b16e:	4b47      	ldr	r3, [pc, #284]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f003 0302 	and.w	r3, r3, #2
 800b176:	2b00      	cmp	r3, #0
 800b178:	d005      	beq.n	800b186 <HAL_RCC_OscConfig+0x17a>
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	68db      	ldr	r3, [r3, #12]
 800b17e:	2b01      	cmp	r3, #1
 800b180:	d001      	beq.n	800b186 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800b182:	2301      	movs	r3, #1
 800b184:	e1df      	b.n	800b546 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b186:	4b41      	ldr	r3, [pc, #260]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	691b      	ldr	r3, [r3, #16]
 800b192:	00db      	lsls	r3, r3, #3
 800b194:	493d      	ldr	r1, [pc, #244]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b196:	4313      	orrs	r3, r2
 800b198:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b19a:	e040      	b.n	800b21e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	68db      	ldr	r3, [r3, #12]
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d023      	beq.n	800b1ec <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b1a4:	4b39      	ldr	r3, [pc, #228]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b1a6:	681b      	ldr	r3, [r3, #0]
 800b1a8:	4a38      	ldr	r2, [pc, #224]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b1aa:	f043 0301 	orr.w	r3, r3, #1
 800b1ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1b0:	f7fa f9f2 	bl	8005598 <HAL_GetTick>
 800b1b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b1b6:	e008      	b.n	800b1ca <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b1b8:	f7fa f9ee 	bl	8005598 <HAL_GetTick>
 800b1bc:	4602      	mov	r2, r0
 800b1be:	693b      	ldr	r3, [r7, #16]
 800b1c0:	1ad3      	subs	r3, r2, r3
 800b1c2:	2b02      	cmp	r3, #2
 800b1c4:	d901      	bls.n	800b1ca <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800b1c6:	2303      	movs	r3, #3
 800b1c8:	e1bd      	b.n	800b546 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b1ca:	4b30      	ldr	r3, [pc, #192]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	f003 0302 	and.w	r3, r3, #2
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d0f0      	beq.n	800b1b8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b1d6:	4b2d      	ldr	r3, [pc, #180]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	691b      	ldr	r3, [r3, #16]
 800b1e2:	00db      	lsls	r3, r3, #3
 800b1e4:	4929      	ldr	r1, [pc, #164]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b1e6:	4313      	orrs	r3, r2
 800b1e8:	600b      	str	r3, [r1, #0]
 800b1ea:	e018      	b.n	800b21e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b1ec:	4b27      	ldr	r3, [pc, #156]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	4a26      	ldr	r2, [pc, #152]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b1f2:	f023 0301 	bic.w	r3, r3, #1
 800b1f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1f8:	f7fa f9ce 	bl	8005598 <HAL_GetTick>
 800b1fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b1fe:	e008      	b.n	800b212 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800b200:	f7fa f9ca 	bl	8005598 <HAL_GetTick>
 800b204:	4602      	mov	r2, r0
 800b206:	693b      	ldr	r3, [r7, #16]
 800b208:	1ad3      	subs	r3, r2, r3
 800b20a:	2b02      	cmp	r3, #2
 800b20c:	d901      	bls.n	800b212 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800b20e:	2303      	movs	r3, #3
 800b210:	e199      	b.n	800b546 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b212:	4b1e      	ldr	r3, [pc, #120]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	f003 0302 	and.w	r3, r3, #2
 800b21a:	2b00      	cmp	r3, #0
 800b21c:	d1f0      	bne.n	800b200 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	f003 0308 	and.w	r3, r3, #8
 800b226:	2b00      	cmp	r3, #0
 800b228:	d038      	beq.n	800b29c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800b22a:	687b      	ldr	r3, [r7, #4]
 800b22c:	695b      	ldr	r3, [r3, #20]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d019      	beq.n	800b266 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b232:	4b16      	ldr	r3, [pc, #88]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b234:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b236:	4a15      	ldr	r2, [pc, #84]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b238:	f043 0301 	orr.w	r3, r3, #1
 800b23c:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b23e:	f7fa f9ab 	bl	8005598 <HAL_GetTick>
 800b242:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b244:	e008      	b.n	800b258 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b246:	f7fa f9a7 	bl	8005598 <HAL_GetTick>
 800b24a:	4602      	mov	r2, r0
 800b24c:	693b      	ldr	r3, [r7, #16]
 800b24e:	1ad3      	subs	r3, r2, r3
 800b250:	2b02      	cmp	r3, #2
 800b252:	d901      	bls.n	800b258 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800b254:	2303      	movs	r3, #3
 800b256:	e176      	b.n	800b546 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b258:	4b0c      	ldr	r3, [pc, #48]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b25a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b25c:	f003 0302 	and.w	r3, r3, #2
 800b260:	2b00      	cmp	r3, #0
 800b262:	d0f0      	beq.n	800b246 <HAL_RCC_OscConfig+0x23a>
 800b264:	e01a      	b.n	800b29c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b266:	4b09      	ldr	r3, [pc, #36]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b268:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b26a:	4a08      	ldr	r2, [pc, #32]	@ (800b28c <HAL_RCC_OscConfig+0x280>)
 800b26c:	f023 0301 	bic.w	r3, r3, #1
 800b270:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b272:	f7fa f991 	bl	8005598 <HAL_GetTick>
 800b276:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b278:	e00a      	b.n	800b290 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800b27a:	f7fa f98d 	bl	8005598 <HAL_GetTick>
 800b27e:	4602      	mov	r2, r0
 800b280:	693b      	ldr	r3, [r7, #16]
 800b282:	1ad3      	subs	r3, r2, r3
 800b284:	2b02      	cmp	r3, #2
 800b286:	d903      	bls.n	800b290 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800b288:	2303      	movs	r3, #3
 800b28a:	e15c      	b.n	800b546 <HAL_RCC_OscConfig+0x53a>
 800b28c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b290:	4b91      	ldr	r3, [pc, #580]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b292:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b294:	f003 0302 	and.w	r3, r3, #2
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d1ee      	bne.n	800b27a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	681b      	ldr	r3, [r3, #0]
 800b2a0:	f003 0304 	and.w	r3, r3, #4
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	f000 80a4 	beq.w	800b3f2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b2aa:	4b8b      	ldr	r3, [pc, #556]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b2ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b2b2:	2b00      	cmp	r3, #0
 800b2b4:	d10d      	bne.n	800b2d2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800b2b6:	4b88      	ldr	r3, [pc, #544]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b2b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2ba:	4a87      	ldr	r2, [pc, #540]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b2bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800b2c0:	6413      	str	r3, [r2, #64]	@ 0x40
 800b2c2:	4b85      	ldr	r3, [pc, #532]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b2c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b2ca:	60bb      	str	r3, [r7, #8]
 800b2cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800b2ce:	2301      	movs	r3, #1
 800b2d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b2d2:	4b82      	ldr	r3, [pc, #520]	@ (800b4dc <HAL_RCC_OscConfig+0x4d0>)
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d118      	bne.n	800b310 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800b2de:	4b7f      	ldr	r3, [pc, #508]	@ (800b4dc <HAL_RCC_OscConfig+0x4d0>)
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	4a7e      	ldr	r2, [pc, #504]	@ (800b4dc <HAL_RCC_OscConfig+0x4d0>)
 800b2e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b2e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b2ea:	f7fa f955 	bl	8005598 <HAL_GetTick>
 800b2ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b2f0:	e008      	b.n	800b304 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b2f2:	f7fa f951 	bl	8005598 <HAL_GetTick>
 800b2f6:	4602      	mov	r2, r0
 800b2f8:	693b      	ldr	r3, [r7, #16]
 800b2fa:	1ad3      	subs	r3, r2, r3
 800b2fc:	2b64      	cmp	r3, #100	@ 0x64
 800b2fe:	d901      	bls.n	800b304 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800b300:	2303      	movs	r3, #3
 800b302:	e120      	b.n	800b546 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800b304:	4b75      	ldr	r3, [pc, #468]	@ (800b4dc <HAL_RCC_OscConfig+0x4d0>)
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b30c:	2b00      	cmp	r3, #0
 800b30e:	d0f0      	beq.n	800b2f2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b310:	687b      	ldr	r3, [r7, #4]
 800b312:	689b      	ldr	r3, [r3, #8]
 800b314:	2b01      	cmp	r3, #1
 800b316:	d106      	bne.n	800b326 <HAL_RCC_OscConfig+0x31a>
 800b318:	4b6f      	ldr	r3, [pc, #444]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b31a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b31c:	4a6e      	ldr	r2, [pc, #440]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b31e:	f043 0301 	orr.w	r3, r3, #1
 800b322:	6713      	str	r3, [r2, #112]	@ 0x70
 800b324:	e02d      	b.n	800b382 <HAL_RCC_OscConfig+0x376>
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	689b      	ldr	r3, [r3, #8]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d10c      	bne.n	800b348 <HAL_RCC_OscConfig+0x33c>
 800b32e:	4b6a      	ldr	r3, [pc, #424]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b330:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b332:	4a69      	ldr	r2, [pc, #420]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b334:	f023 0301 	bic.w	r3, r3, #1
 800b338:	6713      	str	r3, [r2, #112]	@ 0x70
 800b33a:	4b67      	ldr	r3, [pc, #412]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b33c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b33e:	4a66      	ldr	r2, [pc, #408]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b340:	f023 0304 	bic.w	r3, r3, #4
 800b344:	6713      	str	r3, [r2, #112]	@ 0x70
 800b346:	e01c      	b.n	800b382 <HAL_RCC_OscConfig+0x376>
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	689b      	ldr	r3, [r3, #8]
 800b34c:	2b05      	cmp	r3, #5
 800b34e:	d10c      	bne.n	800b36a <HAL_RCC_OscConfig+0x35e>
 800b350:	4b61      	ldr	r3, [pc, #388]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b352:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b354:	4a60      	ldr	r2, [pc, #384]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b356:	f043 0304 	orr.w	r3, r3, #4
 800b35a:	6713      	str	r3, [r2, #112]	@ 0x70
 800b35c:	4b5e      	ldr	r3, [pc, #376]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b35e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b360:	4a5d      	ldr	r2, [pc, #372]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b362:	f043 0301 	orr.w	r3, r3, #1
 800b366:	6713      	str	r3, [r2, #112]	@ 0x70
 800b368:	e00b      	b.n	800b382 <HAL_RCC_OscConfig+0x376>
 800b36a:	4b5b      	ldr	r3, [pc, #364]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b36c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b36e:	4a5a      	ldr	r2, [pc, #360]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b370:	f023 0301 	bic.w	r3, r3, #1
 800b374:	6713      	str	r3, [r2, #112]	@ 0x70
 800b376:	4b58      	ldr	r3, [pc, #352]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b378:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b37a:	4a57      	ldr	r2, [pc, #348]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b37c:	f023 0304 	bic.w	r3, r3, #4
 800b380:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	689b      	ldr	r3, [r3, #8]
 800b386:	2b00      	cmp	r3, #0
 800b388:	d015      	beq.n	800b3b6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b38a:	f7fa f905 	bl	8005598 <HAL_GetTick>
 800b38e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b390:	e00a      	b.n	800b3a8 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b392:	f7fa f901 	bl	8005598 <HAL_GetTick>
 800b396:	4602      	mov	r2, r0
 800b398:	693b      	ldr	r3, [r7, #16]
 800b39a:	1ad3      	subs	r3, r2, r3
 800b39c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b3a0:	4293      	cmp	r3, r2
 800b3a2:	d901      	bls.n	800b3a8 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800b3a4:	2303      	movs	r3, #3
 800b3a6:	e0ce      	b.n	800b546 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b3a8:	4b4b      	ldr	r3, [pc, #300]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b3aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3ac:	f003 0302 	and.w	r3, r3, #2
 800b3b0:	2b00      	cmp	r3, #0
 800b3b2:	d0ee      	beq.n	800b392 <HAL_RCC_OscConfig+0x386>
 800b3b4:	e014      	b.n	800b3e0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b3b6:	f7fa f8ef 	bl	8005598 <HAL_GetTick>
 800b3ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b3bc:	e00a      	b.n	800b3d4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b3be:	f7fa f8eb 	bl	8005598 <HAL_GetTick>
 800b3c2:	4602      	mov	r2, r0
 800b3c4:	693b      	ldr	r3, [r7, #16]
 800b3c6:	1ad3      	subs	r3, r2, r3
 800b3c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b3cc:	4293      	cmp	r3, r2
 800b3ce:	d901      	bls.n	800b3d4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800b3d0:	2303      	movs	r3, #3
 800b3d2:	e0b8      	b.n	800b546 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b3d4:	4b40      	ldr	r3, [pc, #256]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b3d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800b3d8:	f003 0302 	and.w	r3, r3, #2
 800b3dc:	2b00      	cmp	r3, #0
 800b3de:	d1ee      	bne.n	800b3be <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800b3e0:	7dfb      	ldrb	r3, [r7, #23]
 800b3e2:	2b01      	cmp	r3, #1
 800b3e4:	d105      	bne.n	800b3f2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b3e6:	4b3c      	ldr	r3, [pc, #240]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b3e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b3ea:	4a3b      	ldr	r2, [pc, #236]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b3ec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b3f0:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b3f2:	687b      	ldr	r3, [r7, #4]
 800b3f4:	699b      	ldr	r3, [r3, #24]
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	f000 80a4 	beq.w	800b544 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800b3fc:	4b36      	ldr	r3, [pc, #216]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b3fe:	689b      	ldr	r3, [r3, #8]
 800b400:	f003 030c 	and.w	r3, r3, #12
 800b404:	2b08      	cmp	r3, #8
 800b406:	d06b      	beq.n	800b4e0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	699b      	ldr	r3, [r3, #24]
 800b40c:	2b02      	cmp	r3, #2
 800b40e:	d149      	bne.n	800b4a4 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b410:	4b31      	ldr	r3, [pc, #196]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	4a30      	ldr	r2, [pc, #192]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b416:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b41a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b41c:	f7fa f8bc 	bl	8005598 <HAL_GetTick>
 800b420:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b422:	e008      	b.n	800b436 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b424:	f7fa f8b8 	bl	8005598 <HAL_GetTick>
 800b428:	4602      	mov	r2, r0
 800b42a:	693b      	ldr	r3, [r7, #16]
 800b42c:	1ad3      	subs	r3, r2, r3
 800b42e:	2b02      	cmp	r3, #2
 800b430:	d901      	bls.n	800b436 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800b432:	2303      	movs	r3, #3
 800b434:	e087      	b.n	800b546 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b436:	4b28      	ldr	r3, [pc, #160]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b43e:	2b00      	cmp	r3, #0
 800b440:	d1f0      	bne.n	800b424 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	69da      	ldr	r2, [r3, #28]
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	6a1b      	ldr	r3, [r3, #32]
 800b44a:	431a      	orrs	r2, r3
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b450:	019b      	lsls	r3, r3, #6
 800b452:	431a      	orrs	r2, r3
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b458:	085b      	lsrs	r3, r3, #1
 800b45a:	3b01      	subs	r3, #1
 800b45c:	041b      	lsls	r3, r3, #16
 800b45e:	431a      	orrs	r2, r3
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b464:	061b      	lsls	r3, r3, #24
 800b466:	4313      	orrs	r3, r2
 800b468:	4a1b      	ldr	r2, [pc, #108]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b46a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800b46e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b470:	4b19      	ldr	r3, [pc, #100]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	4a18      	ldr	r2, [pc, #96]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b476:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b47a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b47c:	f7fa f88c 	bl	8005598 <HAL_GetTick>
 800b480:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b482:	e008      	b.n	800b496 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b484:	f7fa f888 	bl	8005598 <HAL_GetTick>
 800b488:	4602      	mov	r2, r0
 800b48a:	693b      	ldr	r3, [r7, #16]
 800b48c:	1ad3      	subs	r3, r2, r3
 800b48e:	2b02      	cmp	r3, #2
 800b490:	d901      	bls.n	800b496 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800b492:	2303      	movs	r3, #3
 800b494:	e057      	b.n	800b546 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b496:	4b10      	ldr	r3, [pc, #64]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d0f0      	beq.n	800b484 <HAL_RCC_OscConfig+0x478>
 800b4a2:	e04f      	b.n	800b544 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b4a4:	4b0c      	ldr	r3, [pc, #48]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	4a0b      	ldr	r2, [pc, #44]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b4aa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b4ae:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b4b0:	f7fa f872 	bl	8005598 <HAL_GetTick>
 800b4b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b4b6:	e008      	b.n	800b4ca <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800b4b8:	f7fa f86e 	bl	8005598 <HAL_GetTick>
 800b4bc:	4602      	mov	r2, r0
 800b4be:	693b      	ldr	r3, [r7, #16]
 800b4c0:	1ad3      	subs	r3, r2, r3
 800b4c2:	2b02      	cmp	r3, #2
 800b4c4:	d901      	bls.n	800b4ca <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800b4c6:	2303      	movs	r3, #3
 800b4c8:	e03d      	b.n	800b546 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b4ca:	4b03      	ldr	r3, [pc, #12]	@ (800b4d8 <HAL_RCC_OscConfig+0x4cc>)
 800b4cc:	681b      	ldr	r3, [r3, #0]
 800b4ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b4d2:	2b00      	cmp	r3, #0
 800b4d4:	d1f0      	bne.n	800b4b8 <HAL_RCC_OscConfig+0x4ac>
 800b4d6:	e035      	b.n	800b544 <HAL_RCC_OscConfig+0x538>
 800b4d8:	40023800 	.word	0x40023800
 800b4dc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800b4e0:	4b1b      	ldr	r3, [pc, #108]	@ (800b550 <HAL_RCC_OscConfig+0x544>)
 800b4e2:	685b      	ldr	r3, [r3, #4]
 800b4e4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b4e6:	687b      	ldr	r3, [r7, #4]
 800b4e8:	699b      	ldr	r3, [r3, #24]
 800b4ea:	2b01      	cmp	r3, #1
 800b4ec:	d028      	beq.n	800b540 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800b4f8:	429a      	cmp	r2, r3
 800b4fa:	d121      	bne.n	800b540 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b4fc:	68fb      	ldr	r3, [r7, #12]
 800b4fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800b506:	429a      	cmp	r2, r3
 800b508:	d11a      	bne.n	800b540 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b50a:	68fa      	ldr	r2, [r7, #12]
 800b50c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800b510:	4013      	ands	r3, r2
 800b512:	687a      	ldr	r2, [r7, #4]
 800b514:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800b516:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800b518:	4293      	cmp	r3, r2
 800b51a:	d111      	bne.n	800b540 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b526:	085b      	lsrs	r3, r3, #1
 800b528:	3b01      	subs	r3, #1
 800b52a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800b52c:	429a      	cmp	r2, r3
 800b52e:	d107      	bne.n	800b540 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b53a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800b53c:	429a      	cmp	r2, r3
 800b53e:	d001      	beq.n	800b544 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 800b540:	2301      	movs	r3, #1
 800b542:	e000      	b.n	800b546 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800b544:	2300      	movs	r3, #0
}
 800b546:	4618      	mov	r0, r3
 800b548:	3718      	adds	r7, #24
 800b54a:	46bd      	mov	sp, r7
 800b54c:	bd80      	pop	{r7, pc}
 800b54e:	bf00      	nop
 800b550:	40023800 	.word	0x40023800

0800b554 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b554:	b580      	push	{r7, lr}
 800b556:	b084      	sub	sp, #16
 800b558:	af00      	add	r7, sp, #0
 800b55a:	6078      	str	r0, [r7, #4]
 800b55c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800b55e:	2300      	movs	r3, #0
 800b560:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	2b00      	cmp	r3, #0
 800b566:	d101      	bne.n	800b56c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800b568:	2301      	movs	r3, #1
 800b56a:	e0d0      	b.n	800b70e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800b56c:	4b6a      	ldr	r3, [pc, #424]	@ (800b718 <HAL_RCC_ClockConfig+0x1c4>)
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	f003 030f 	and.w	r3, r3, #15
 800b574:	683a      	ldr	r2, [r7, #0]
 800b576:	429a      	cmp	r2, r3
 800b578:	d910      	bls.n	800b59c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b57a:	4b67      	ldr	r3, [pc, #412]	@ (800b718 <HAL_RCC_ClockConfig+0x1c4>)
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	f023 020f 	bic.w	r2, r3, #15
 800b582:	4965      	ldr	r1, [pc, #404]	@ (800b718 <HAL_RCC_ClockConfig+0x1c4>)
 800b584:	683b      	ldr	r3, [r7, #0]
 800b586:	4313      	orrs	r3, r2
 800b588:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b58a:	4b63      	ldr	r3, [pc, #396]	@ (800b718 <HAL_RCC_ClockConfig+0x1c4>)
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	f003 030f 	and.w	r3, r3, #15
 800b592:	683a      	ldr	r2, [r7, #0]
 800b594:	429a      	cmp	r2, r3
 800b596:	d001      	beq.n	800b59c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800b598:	2301      	movs	r3, #1
 800b59a:	e0b8      	b.n	800b70e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	f003 0302 	and.w	r3, r3, #2
 800b5a4:	2b00      	cmp	r3, #0
 800b5a6:	d020      	beq.n	800b5ea <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b5a8:	687b      	ldr	r3, [r7, #4]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	f003 0304 	and.w	r3, r3, #4
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d005      	beq.n	800b5c0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b5b4:	4b59      	ldr	r3, [pc, #356]	@ (800b71c <HAL_RCC_ClockConfig+0x1c8>)
 800b5b6:	689b      	ldr	r3, [r3, #8]
 800b5b8:	4a58      	ldr	r2, [pc, #352]	@ (800b71c <HAL_RCC_ClockConfig+0x1c8>)
 800b5ba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800b5be:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	f003 0308 	and.w	r3, r3, #8
 800b5c8:	2b00      	cmp	r3, #0
 800b5ca:	d005      	beq.n	800b5d8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b5cc:	4b53      	ldr	r3, [pc, #332]	@ (800b71c <HAL_RCC_ClockConfig+0x1c8>)
 800b5ce:	689b      	ldr	r3, [r3, #8]
 800b5d0:	4a52      	ldr	r2, [pc, #328]	@ (800b71c <HAL_RCC_ClockConfig+0x1c8>)
 800b5d2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800b5d6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b5d8:	4b50      	ldr	r3, [pc, #320]	@ (800b71c <HAL_RCC_ClockConfig+0x1c8>)
 800b5da:	689b      	ldr	r3, [r3, #8]
 800b5dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	689b      	ldr	r3, [r3, #8]
 800b5e4:	494d      	ldr	r1, [pc, #308]	@ (800b71c <HAL_RCC_ClockConfig+0x1c8>)
 800b5e6:	4313      	orrs	r3, r2
 800b5e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	f003 0301 	and.w	r3, r3, #1
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d040      	beq.n	800b678 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	685b      	ldr	r3, [r3, #4]
 800b5fa:	2b01      	cmp	r3, #1
 800b5fc:	d107      	bne.n	800b60e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b5fe:	4b47      	ldr	r3, [pc, #284]	@ (800b71c <HAL_RCC_ClockConfig+0x1c8>)
 800b600:	681b      	ldr	r3, [r3, #0]
 800b602:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800b606:	2b00      	cmp	r3, #0
 800b608:	d115      	bne.n	800b636 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b60a:	2301      	movs	r3, #1
 800b60c:	e07f      	b.n	800b70e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	685b      	ldr	r3, [r3, #4]
 800b612:	2b02      	cmp	r3, #2
 800b614:	d107      	bne.n	800b626 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b616:	4b41      	ldr	r3, [pc, #260]	@ (800b71c <HAL_RCC_ClockConfig+0x1c8>)
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d109      	bne.n	800b636 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b622:	2301      	movs	r3, #1
 800b624:	e073      	b.n	800b70e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b626:	4b3d      	ldr	r3, [pc, #244]	@ (800b71c <HAL_RCC_ClockConfig+0x1c8>)
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	f003 0302 	and.w	r3, r3, #2
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d101      	bne.n	800b636 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800b632:	2301      	movs	r3, #1
 800b634:	e06b      	b.n	800b70e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b636:	4b39      	ldr	r3, [pc, #228]	@ (800b71c <HAL_RCC_ClockConfig+0x1c8>)
 800b638:	689b      	ldr	r3, [r3, #8]
 800b63a:	f023 0203 	bic.w	r2, r3, #3
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	685b      	ldr	r3, [r3, #4]
 800b642:	4936      	ldr	r1, [pc, #216]	@ (800b71c <HAL_RCC_ClockConfig+0x1c8>)
 800b644:	4313      	orrs	r3, r2
 800b646:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b648:	f7f9 ffa6 	bl	8005598 <HAL_GetTick>
 800b64c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b64e:	e00a      	b.n	800b666 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b650:	f7f9 ffa2 	bl	8005598 <HAL_GetTick>
 800b654:	4602      	mov	r2, r0
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	1ad3      	subs	r3, r2, r3
 800b65a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b65e:	4293      	cmp	r3, r2
 800b660:	d901      	bls.n	800b666 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800b662:	2303      	movs	r3, #3
 800b664:	e053      	b.n	800b70e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b666:	4b2d      	ldr	r3, [pc, #180]	@ (800b71c <HAL_RCC_ClockConfig+0x1c8>)
 800b668:	689b      	ldr	r3, [r3, #8]
 800b66a:	f003 020c 	and.w	r2, r3, #12
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	685b      	ldr	r3, [r3, #4]
 800b672:	009b      	lsls	r3, r3, #2
 800b674:	429a      	cmp	r2, r3
 800b676:	d1eb      	bne.n	800b650 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800b678:	4b27      	ldr	r3, [pc, #156]	@ (800b718 <HAL_RCC_ClockConfig+0x1c4>)
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	f003 030f 	and.w	r3, r3, #15
 800b680:	683a      	ldr	r2, [r7, #0]
 800b682:	429a      	cmp	r2, r3
 800b684:	d210      	bcs.n	800b6a8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b686:	4b24      	ldr	r3, [pc, #144]	@ (800b718 <HAL_RCC_ClockConfig+0x1c4>)
 800b688:	681b      	ldr	r3, [r3, #0]
 800b68a:	f023 020f 	bic.w	r2, r3, #15
 800b68e:	4922      	ldr	r1, [pc, #136]	@ (800b718 <HAL_RCC_ClockConfig+0x1c4>)
 800b690:	683b      	ldr	r3, [r7, #0]
 800b692:	4313      	orrs	r3, r2
 800b694:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800b696:	4b20      	ldr	r3, [pc, #128]	@ (800b718 <HAL_RCC_ClockConfig+0x1c4>)
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	f003 030f 	and.w	r3, r3, #15
 800b69e:	683a      	ldr	r2, [r7, #0]
 800b6a0:	429a      	cmp	r2, r3
 800b6a2:	d001      	beq.n	800b6a8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	e032      	b.n	800b70e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	681b      	ldr	r3, [r3, #0]
 800b6ac:	f003 0304 	and.w	r3, r3, #4
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d008      	beq.n	800b6c6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b6b4:	4b19      	ldr	r3, [pc, #100]	@ (800b71c <HAL_RCC_ClockConfig+0x1c8>)
 800b6b6:	689b      	ldr	r3, [r3, #8]
 800b6b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	68db      	ldr	r3, [r3, #12]
 800b6c0:	4916      	ldr	r1, [pc, #88]	@ (800b71c <HAL_RCC_ClockConfig+0x1c8>)
 800b6c2:	4313      	orrs	r3, r2
 800b6c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	681b      	ldr	r3, [r3, #0]
 800b6ca:	f003 0308 	and.w	r3, r3, #8
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d009      	beq.n	800b6e6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800b6d2:	4b12      	ldr	r3, [pc, #72]	@ (800b71c <HAL_RCC_ClockConfig+0x1c8>)
 800b6d4:	689b      	ldr	r3, [r3, #8]
 800b6d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	691b      	ldr	r3, [r3, #16]
 800b6de:	00db      	lsls	r3, r3, #3
 800b6e0:	490e      	ldr	r1, [pc, #56]	@ (800b71c <HAL_RCC_ClockConfig+0x1c8>)
 800b6e2:	4313      	orrs	r3, r2
 800b6e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800b6e6:	f000 f821 	bl	800b72c <HAL_RCC_GetSysClockFreq>
 800b6ea:	4602      	mov	r2, r0
 800b6ec:	4b0b      	ldr	r3, [pc, #44]	@ (800b71c <HAL_RCC_ClockConfig+0x1c8>)
 800b6ee:	689b      	ldr	r3, [r3, #8]
 800b6f0:	091b      	lsrs	r3, r3, #4
 800b6f2:	f003 030f 	and.w	r3, r3, #15
 800b6f6:	490a      	ldr	r1, [pc, #40]	@ (800b720 <HAL_RCC_ClockConfig+0x1cc>)
 800b6f8:	5ccb      	ldrb	r3, [r1, r3]
 800b6fa:	fa22 f303 	lsr.w	r3, r2, r3
 800b6fe:	4a09      	ldr	r2, [pc, #36]	@ (800b724 <HAL_RCC_ClockConfig+0x1d0>)
 800b700:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800b702:	4b09      	ldr	r3, [pc, #36]	@ (800b728 <HAL_RCC_ClockConfig+0x1d4>)
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	4618      	mov	r0, r3
 800b708:	f7f7 fc44 	bl	8002f94 <HAL_InitTick>

  return HAL_OK;
 800b70c:	2300      	movs	r3, #0
}
 800b70e:	4618      	mov	r0, r3
 800b710:	3710      	adds	r7, #16
 800b712:	46bd      	mov	sp, r7
 800b714:	bd80      	pop	{r7, pc}
 800b716:	bf00      	nop
 800b718:	40023c00 	.word	0x40023c00
 800b71c:	40023800 	.word	0x40023800
 800b720:	08017f88 	.word	0x08017f88
 800b724:	20012000 	.word	0x20012000
 800b728:	20012038 	.word	0x20012038

0800b72c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b72c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b730:	b090      	sub	sp, #64	@ 0x40
 800b732:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800b734:	2300      	movs	r3, #0
 800b736:	637b      	str	r3, [r7, #52]	@ 0x34
 800b738:	2300      	movs	r3, #0
 800b73a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b73c:	2300      	movs	r3, #0
 800b73e:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 800b740:	2300      	movs	r3, #0
 800b742:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b744:	4b59      	ldr	r3, [pc, #356]	@ (800b8ac <HAL_RCC_GetSysClockFreq+0x180>)
 800b746:	689b      	ldr	r3, [r3, #8]
 800b748:	f003 030c 	and.w	r3, r3, #12
 800b74c:	2b08      	cmp	r3, #8
 800b74e:	d00d      	beq.n	800b76c <HAL_RCC_GetSysClockFreq+0x40>
 800b750:	2b08      	cmp	r3, #8
 800b752:	f200 80a1 	bhi.w	800b898 <HAL_RCC_GetSysClockFreq+0x16c>
 800b756:	2b00      	cmp	r3, #0
 800b758:	d002      	beq.n	800b760 <HAL_RCC_GetSysClockFreq+0x34>
 800b75a:	2b04      	cmp	r3, #4
 800b75c:	d003      	beq.n	800b766 <HAL_RCC_GetSysClockFreq+0x3a>
 800b75e:	e09b      	b.n	800b898 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b760:	4b53      	ldr	r3, [pc, #332]	@ (800b8b0 <HAL_RCC_GetSysClockFreq+0x184>)
 800b762:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b764:	e09b      	b.n	800b89e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b766:	4b53      	ldr	r3, [pc, #332]	@ (800b8b4 <HAL_RCC_GetSysClockFreq+0x188>)
 800b768:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b76a:	e098      	b.n	800b89e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b76c:	4b4f      	ldr	r3, [pc, #316]	@ (800b8ac <HAL_RCC_GetSysClockFreq+0x180>)
 800b76e:	685b      	ldr	r3, [r3, #4]
 800b770:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b774:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800b776:	4b4d      	ldr	r3, [pc, #308]	@ (800b8ac <HAL_RCC_GetSysClockFreq+0x180>)
 800b778:	685b      	ldr	r3, [r3, #4]
 800b77a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d028      	beq.n	800b7d4 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b782:	4b4a      	ldr	r3, [pc, #296]	@ (800b8ac <HAL_RCC_GetSysClockFreq+0x180>)
 800b784:	685b      	ldr	r3, [r3, #4]
 800b786:	099b      	lsrs	r3, r3, #6
 800b788:	2200      	movs	r2, #0
 800b78a:	623b      	str	r3, [r7, #32]
 800b78c:	627a      	str	r2, [r7, #36]	@ 0x24
 800b78e:	6a3b      	ldr	r3, [r7, #32]
 800b790:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800b794:	2100      	movs	r1, #0
 800b796:	4b47      	ldr	r3, [pc, #284]	@ (800b8b4 <HAL_RCC_GetSysClockFreq+0x188>)
 800b798:	fb03 f201 	mul.w	r2, r3, r1
 800b79c:	2300      	movs	r3, #0
 800b79e:	fb00 f303 	mul.w	r3, r0, r3
 800b7a2:	4413      	add	r3, r2
 800b7a4:	4a43      	ldr	r2, [pc, #268]	@ (800b8b4 <HAL_RCC_GetSysClockFreq+0x188>)
 800b7a6:	fba0 1202 	umull	r1, r2, r0, r2
 800b7aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b7ac:	460a      	mov	r2, r1
 800b7ae:	62ba      	str	r2, [r7, #40]	@ 0x28
 800b7b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b7b2:	4413      	add	r3, r2
 800b7b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b7b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	61bb      	str	r3, [r7, #24]
 800b7bc:	61fa      	str	r2, [r7, #28]
 800b7be:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b7c2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800b7c6:	f7f4 fd23 	bl	8000210 <__aeabi_uldivmod>
 800b7ca:	4602      	mov	r2, r0
 800b7cc:	460b      	mov	r3, r1
 800b7ce:	4613      	mov	r3, r2
 800b7d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b7d2:	e053      	b.n	800b87c <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b7d4:	4b35      	ldr	r3, [pc, #212]	@ (800b8ac <HAL_RCC_GetSysClockFreq+0x180>)
 800b7d6:	685b      	ldr	r3, [r3, #4]
 800b7d8:	099b      	lsrs	r3, r3, #6
 800b7da:	2200      	movs	r2, #0
 800b7dc:	613b      	str	r3, [r7, #16]
 800b7de:	617a      	str	r2, [r7, #20]
 800b7e0:	693b      	ldr	r3, [r7, #16]
 800b7e2:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800b7e6:	f04f 0b00 	mov.w	fp, #0
 800b7ea:	4652      	mov	r2, sl
 800b7ec:	465b      	mov	r3, fp
 800b7ee:	f04f 0000 	mov.w	r0, #0
 800b7f2:	f04f 0100 	mov.w	r1, #0
 800b7f6:	0159      	lsls	r1, r3, #5
 800b7f8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800b7fc:	0150      	lsls	r0, r2, #5
 800b7fe:	4602      	mov	r2, r0
 800b800:	460b      	mov	r3, r1
 800b802:	ebb2 080a 	subs.w	r8, r2, sl
 800b806:	eb63 090b 	sbc.w	r9, r3, fp
 800b80a:	f04f 0200 	mov.w	r2, #0
 800b80e:	f04f 0300 	mov.w	r3, #0
 800b812:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800b816:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800b81a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800b81e:	ebb2 0408 	subs.w	r4, r2, r8
 800b822:	eb63 0509 	sbc.w	r5, r3, r9
 800b826:	f04f 0200 	mov.w	r2, #0
 800b82a:	f04f 0300 	mov.w	r3, #0
 800b82e:	00eb      	lsls	r3, r5, #3
 800b830:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b834:	00e2      	lsls	r2, r4, #3
 800b836:	4614      	mov	r4, r2
 800b838:	461d      	mov	r5, r3
 800b83a:	eb14 030a 	adds.w	r3, r4, sl
 800b83e:	603b      	str	r3, [r7, #0]
 800b840:	eb45 030b 	adc.w	r3, r5, fp
 800b844:	607b      	str	r3, [r7, #4]
 800b846:	f04f 0200 	mov.w	r2, #0
 800b84a:	f04f 0300 	mov.w	r3, #0
 800b84e:	e9d7 4500 	ldrd	r4, r5, [r7]
 800b852:	4629      	mov	r1, r5
 800b854:	028b      	lsls	r3, r1, #10
 800b856:	4621      	mov	r1, r4
 800b858:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800b85c:	4621      	mov	r1, r4
 800b85e:	028a      	lsls	r2, r1, #10
 800b860:	4610      	mov	r0, r2
 800b862:	4619      	mov	r1, r3
 800b864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b866:	2200      	movs	r2, #0
 800b868:	60bb      	str	r3, [r7, #8]
 800b86a:	60fa      	str	r2, [r7, #12]
 800b86c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b870:	f7f4 fcce 	bl	8000210 <__aeabi_uldivmod>
 800b874:	4602      	mov	r2, r0
 800b876:	460b      	mov	r3, r1
 800b878:	4613      	mov	r3, r2
 800b87a:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800b87c:	4b0b      	ldr	r3, [pc, #44]	@ (800b8ac <HAL_RCC_GetSysClockFreq+0x180>)
 800b87e:	685b      	ldr	r3, [r3, #4]
 800b880:	0c1b      	lsrs	r3, r3, #16
 800b882:	f003 0303 	and.w	r3, r3, #3
 800b886:	3301      	adds	r3, #1
 800b888:	005b      	lsls	r3, r3, #1
 800b88a:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 800b88c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800b88e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b890:	fbb2 f3f3 	udiv	r3, r2, r3
 800b894:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b896:	e002      	b.n	800b89e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b898:	4b05      	ldr	r3, [pc, #20]	@ (800b8b0 <HAL_RCC_GetSysClockFreq+0x184>)
 800b89a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 800b89c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b89e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800b8a0:	4618      	mov	r0, r3
 800b8a2:	3740      	adds	r7, #64	@ 0x40
 800b8a4:	46bd      	mov	sp, r7
 800b8a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800b8aa:	bf00      	nop
 800b8ac:	40023800 	.word	0x40023800
 800b8b0:	00f42400 	.word	0x00f42400
 800b8b4:	017d7840 	.word	0x017d7840

0800b8b8 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b8b8:	b480      	push	{r7}
 800b8ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b8bc:	4b03      	ldr	r3, [pc, #12]	@ (800b8cc <HAL_RCC_GetHCLKFreq+0x14>)
 800b8be:	681b      	ldr	r3, [r3, #0]
}
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	46bd      	mov	sp, r7
 800b8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c8:	4770      	bx	lr
 800b8ca:	bf00      	nop
 800b8cc:	20012000 	.word	0x20012000

0800b8d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b8d0:	b580      	push	{r7, lr}
 800b8d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800b8d4:	f7ff fff0 	bl	800b8b8 <HAL_RCC_GetHCLKFreq>
 800b8d8:	4602      	mov	r2, r0
 800b8da:	4b05      	ldr	r3, [pc, #20]	@ (800b8f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b8dc:	689b      	ldr	r3, [r3, #8]
 800b8de:	0a9b      	lsrs	r3, r3, #10
 800b8e0:	f003 0307 	and.w	r3, r3, #7
 800b8e4:	4903      	ldr	r1, [pc, #12]	@ (800b8f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b8e6:	5ccb      	ldrb	r3, [r1, r3]
 800b8e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b8ec:	4618      	mov	r0, r3
 800b8ee:	bd80      	pop	{r7, pc}
 800b8f0:	40023800 	.word	0x40023800
 800b8f4:	08017f98 	.word	0x08017f98

0800b8f8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800b8fc:	f7ff ffdc 	bl	800b8b8 <HAL_RCC_GetHCLKFreq>
 800b900:	4602      	mov	r2, r0
 800b902:	4b05      	ldr	r3, [pc, #20]	@ (800b918 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b904:	689b      	ldr	r3, [r3, #8]
 800b906:	0b5b      	lsrs	r3, r3, #13
 800b908:	f003 0307 	and.w	r3, r3, #7
 800b90c:	4903      	ldr	r1, [pc, #12]	@ (800b91c <HAL_RCC_GetPCLK2Freq+0x24>)
 800b90e:	5ccb      	ldrb	r3, [r1, r3]
 800b910:	fa22 f303 	lsr.w	r3, r2, r3
}
 800b914:	4618      	mov	r0, r3
 800b916:	bd80      	pop	{r7, pc}
 800b918:	40023800 	.word	0x40023800
 800b91c:	08017f98 	.word	0x08017f98

0800b920 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800b920:	b480      	push	{r7}
 800b922:	b083      	sub	sp, #12
 800b924:	af00      	add	r7, sp, #0
 800b926:	6078      	str	r0, [r7, #4]
 800b928:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	220f      	movs	r2, #15
 800b92e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800b930:	4b12      	ldr	r3, [pc, #72]	@ (800b97c <HAL_RCC_GetClockConfig+0x5c>)
 800b932:	689b      	ldr	r3, [r3, #8]
 800b934:	f003 0203 	and.w	r2, r3, #3
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800b93c:	4b0f      	ldr	r3, [pc, #60]	@ (800b97c <HAL_RCC_GetClockConfig+0x5c>)
 800b93e:	689b      	ldr	r3, [r3, #8]
 800b940:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800b944:	687b      	ldr	r3, [r7, #4]
 800b946:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800b948:	4b0c      	ldr	r3, [pc, #48]	@ (800b97c <HAL_RCC_GetClockConfig+0x5c>)
 800b94a:	689b      	ldr	r3, [r3, #8]
 800b94c:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 800b954:	4b09      	ldr	r3, [pc, #36]	@ (800b97c <HAL_RCC_GetClockConfig+0x5c>)
 800b956:	689b      	ldr	r3, [r3, #8]
 800b958:	08db      	lsrs	r3, r3, #3
 800b95a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800b962:	4b07      	ldr	r3, [pc, #28]	@ (800b980 <HAL_RCC_GetClockConfig+0x60>)
 800b964:	681b      	ldr	r3, [r3, #0]
 800b966:	f003 020f 	and.w	r2, r3, #15
 800b96a:	683b      	ldr	r3, [r7, #0]
 800b96c:	601a      	str	r2, [r3, #0]
}
 800b96e:	bf00      	nop
 800b970:	370c      	adds	r7, #12
 800b972:	46bd      	mov	sp, r7
 800b974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b978:	4770      	bx	lr
 800b97a:	bf00      	nop
 800b97c:	40023800 	.word	0x40023800
 800b980:	40023c00 	.word	0x40023c00

0800b984 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b984:	b580      	push	{r7, lr}
 800b986:	b088      	sub	sp, #32
 800b988:	af00      	add	r7, sp, #0
 800b98a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800b98c:	2300      	movs	r3, #0
 800b98e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800b990:	2300      	movs	r3, #0
 800b992:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800b994:	2300      	movs	r3, #0
 800b996:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800b998:	2300      	movs	r3, #0
 800b99a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800b99c:	2300      	movs	r3, #0
 800b99e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800b9a0:	687b      	ldr	r3, [r7, #4]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	f003 0301 	and.w	r3, r3, #1
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d012      	beq.n	800b9d2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800b9ac:	4b69      	ldr	r3, [pc, #420]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b9ae:	689b      	ldr	r3, [r3, #8]
 800b9b0:	4a68      	ldr	r2, [pc, #416]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b9b2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800b9b6:	6093      	str	r3, [r2, #8]
 800b9b8:	4b66      	ldr	r3, [pc, #408]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b9ba:	689a      	ldr	r2, [r3, #8]
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b9c0:	4964      	ldr	r1, [pc, #400]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b9c2:	4313      	orrs	r3, r2
 800b9c4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b9ca:	2b00      	cmp	r3, #0
 800b9cc:	d101      	bne.n	800b9d2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800b9ce:	2301      	movs	r3, #1
 800b9d0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800b9da:	2b00      	cmp	r3, #0
 800b9dc:	d017      	beq.n	800ba0e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b9de:	4b5d      	ldr	r3, [pc, #372]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b9e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b9e4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800b9e8:	687b      	ldr	r3, [r7, #4]
 800b9ea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b9ec:	4959      	ldr	r1, [pc, #356]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800b9ee:	4313      	orrs	r3, r2
 800b9f0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b9f8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800b9fc:	d101      	bne.n	800ba02 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800b9fe:	2301      	movs	r3, #1
 800ba00:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ba06:	2b00      	cmp	r3, #0
 800ba08:	d101      	bne.n	800ba0e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800ba0a:	2301      	movs	r3, #1
 800ba0c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	d017      	beq.n	800ba4a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800ba1a:	4b4e      	ldr	r3, [pc, #312]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ba20:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba28:	494a      	ldr	r1, [pc, #296]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba2a:	4313      	orrs	r3, r2
 800ba2c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba34:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ba38:	d101      	bne.n	800ba3e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800ba3a:	2301      	movs	r3, #1
 800ba3c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba42:	2b00      	cmp	r3, #0
 800ba44:	d101      	bne.n	800ba4a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800ba46:	2301      	movs	r3, #1
 800ba48:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	681b      	ldr	r3, [r3, #0]
 800ba4e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d001      	beq.n	800ba5a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800ba56:	2301      	movs	r3, #1
 800ba58:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	f003 0320 	and.w	r3, r3, #32
 800ba62:	2b00      	cmp	r3, #0
 800ba64:	f000 808b 	beq.w	800bb7e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800ba68:	4b3a      	ldr	r3, [pc, #232]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba6c:	4a39      	ldr	r2, [pc, #228]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ba72:	6413      	str	r3, [r2, #64]	@ 0x40
 800ba74:	4b37      	ldr	r3, [pc, #220]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800ba76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ba78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ba7c:	60bb      	str	r3, [r7, #8]
 800ba7e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800ba80:	4b35      	ldr	r3, [pc, #212]	@ (800bb58 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800ba82:	681b      	ldr	r3, [r3, #0]
 800ba84:	4a34      	ldr	r2, [pc, #208]	@ (800bb58 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800ba86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800ba8a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ba8c:	f7f9 fd84 	bl	8005598 <HAL_GetTick>
 800ba90:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800ba92:	e008      	b.n	800baa6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800ba94:	f7f9 fd80 	bl	8005598 <HAL_GetTick>
 800ba98:	4602      	mov	r2, r0
 800ba9a:	697b      	ldr	r3, [r7, #20]
 800ba9c:	1ad3      	subs	r3, r2, r3
 800ba9e:	2b64      	cmp	r3, #100	@ 0x64
 800baa0:	d901      	bls.n	800baa6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800baa2:	2303      	movs	r3, #3
 800baa4:	e357      	b.n	800c156 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800baa6:	4b2c      	ldr	r3, [pc, #176]	@ (800bb58 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800baa8:	681b      	ldr	r3, [r3, #0]
 800baaa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d0f0      	beq.n	800ba94 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800bab2:	4b28      	ldr	r3, [pc, #160]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bab4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bab6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800baba:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800babc:	693b      	ldr	r3, [r7, #16]
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d035      	beq.n	800bb2e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bac6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800baca:	693a      	ldr	r2, [r7, #16]
 800bacc:	429a      	cmp	r2, r3
 800bace:	d02e      	beq.n	800bb2e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800bad0:	4b20      	ldr	r3, [pc, #128]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bad4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800bad8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800bada:	4b1e      	ldr	r3, [pc, #120]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800badc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bade:	4a1d      	ldr	r2, [pc, #116]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bae0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800bae4:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800bae6:	4b1b      	ldr	r3, [pc, #108]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800baea:	4a1a      	ldr	r2, [pc, #104]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800baec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800baf0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800baf2:	4a18      	ldr	r2, [pc, #96]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800baf4:	693b      	ldr	r3, [r7, #16]
 800baf6:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800baf8:	4b16      	ldr	r3, [pc, #88]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bafa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bafc:	f003 0301 	and.w	r3, r3, #1
 800bb00:	2b01      	cmp	r3, #1
 800bb02:	d114      	bne.n	800bb2e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb04:	f7f9 fd48 	bl	8005598 <HAL_GetTick>
 800bb08:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bb0a:	e00a      	b.n	800bb22 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bb0c:	f7f9 fd44 	bl	8005598 <HAL_GetTick>
 800bb10:	4602      	mov	r2, r0
 800bb12:	697b      	ldr	r3, [r7, #20]
 800bb14:	1ad3      	subs	r3, r2, r3
 800bb16:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bb1a:	4293      	cmp	r3, r2
 800bb1c:	d901      	bls.n	800bb22 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800bb1e:	2303      	movs	r3, #3
 800bb20:	e319      	b.n	800c156 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bb22:	4b0c      	ldr	r3, [pc, #48]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bb26:	f003 0302 	and.w	r3, r3, #2
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d0ee      	beq.n	800bb0c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb32:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bb36:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bb3a:	d111      	bne.n	800bb60 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800bb3c:	4b05      	ldr	r3, [pc, #20]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb3e:	689b      	ldr	r3, [r3, #8]
 800bb40:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800bb48:	4b04      	ldr	r3, [pc, #16]	@ (800bb5c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800bb4a:	400b      	ands	r3, r1
 800bb4c:	4901      	ldr	r1, [pc, #4]	@ (800bb54 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800bb4e:	4313      	orrs	r3, r2
 800bb50:	608b      	str	r3, [r1, #8]
 800bb52:	e00b      	b.n	800bb6c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800bb54:	40023800 	.word	0x40023800
 800bb58:	40007000 	.word	0x40007000
 800bb5c:	0ffffcff 	.word	0x0ffffcff
 800bb60:	4baa      	ldr	r3, [pc, #680]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb62:	689b      	ldr	r3, [r3, #8]
 800bb64:	4aa9      	ldr	r2, [pc, #676]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb66:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800bb6a:	6093      	str	r3, [r2, #8]
 800bb6c:	4ba7      	ldr	r3, [pc, #668]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb6e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bb74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800bb78:	49a4      	ldr	r1, [pc, #656]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb7a:	4313      	orrs	r3, r2
 800bb7c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800bb7e:	687b      	ldr	r3, [r7, #4]
 800bb80:	681b      	ldr	r3, [r3, #0]
 800bb82:	f003 0310 	and.w	r3, r3, #16
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d010      	beq.n	800bbac <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800bb8a:	4ba0      	ldr	r3, [pc, #640]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bb90:	4a9e      	ldr	r2, [pc, #632]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb92:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800bb96:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800bb9a:	4b9c      	ldr	r3, [pc, #624]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bb9c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bba4:	4999      	ldr	r1, [pc, #612]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bba6:	4313      	orrs	r3, r2
 800bba8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bbb4:	2b00      	cmp	r3, #0
 800bbb6:	d00a      	beq.n	800bbce <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800bbb8:	4b94      	ldr	r3, [pc, #592]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bbbe:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800bbc6:	4991      	ldr	r1, [pc, #580]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbc8:	4313      	orrs	r3, r2
 800bbca:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d00a      	beq.n	800bbf0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800bbda:	4b8c      	ldr	r3, [pc, #560]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bbe0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800bbe8:	4988      	ldr	r1, [pc, #544]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbea:	4313      	orrs	r3, r2
 800bbec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d00a      	beq.n	800bc12 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800bbfc:	4b83      	ldr	r3, [pc, #524]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bbfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc02:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800bc0a:	4980      	ldr	r1, [pc, #512]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc0c:	4313      	orrs	r3, r2
 800bc0e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d00a      	beq.n	800bc34 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800bc1e:	4b7b      	ldr	r3, [pc, #492]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc24:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800bc2c:	4977      	ldr	r1, [pc, #476]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc2e:	4313      	orrs	r3, r2
 800bc30:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d00a      	beq.n	800bc56 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800bc40:	4b72      	ldr	r3, [pc, #456]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc46:	f023 0203 	bic.w	r2, r3, #3
 800bc4a:	687b      	ldr	r3, [r7, #4]
 800bc4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bc4e:	496f      	ldr	r1, [pc, #444]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc50:	4313      	orrs	r3, r2
 800bc52:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800bc56:	687b      	ldr	r3, [r7, #4]
 800bc58:	681b      	ldr	r3, [r3, #0]
 800bc5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bc5e:	2b00      	cmp	r3, #0
 800bc60:	d00a      	beq.n	800bc78 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800bc62:	4b6a      	ldr	r3, [pc, #424]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc68:	f023 020c 	bic.w	r2, r3, #12
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800bc70:	4966      	ldr	r1, [pc, #408]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc72:	4313      	orrs	r3, r2
 800bc74:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800bc80:	2b00      	cmp	r3, #0
 800bc82:	d00a      	beq.n	800bc9a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800bc84:	4b61      	ldr	r3, [pc, #388]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bc8a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800bc92:	495e      	ldr	r1, [pc, #376]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bc94:	4313      	orrs	r3, r2
 800bc96:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d00a      	beq.n	800bcbc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800bca6:	4b59      	ldr	r3, [pc, #356]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcac:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bcb4:	4955      	ldr	r1, [pc, #340]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bcb6:	4313      	orrs	r3, r2
 800bcb8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	681b      	ldr	r3, [r3, #0]
 800bcc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bcc4:	2b00      	cmp	r3, #0
 800bcc6:	d00a      	beq.n	800bcde <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800bcc8:	4b50      	ldr	r3, [pc, #320]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bcca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcce:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800bcd6:	494d      	ldr	r1, [pc, #308]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bcd8:	4313      	orrs	r3, r2
 800bcda:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800bce6:	2b00      	cmp	r3, #0
 800bce8:	d00a      	beq.n	800bd00 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800bcea:	4b48      	ldr	r3, [pc, #288]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bcec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bcf0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800bcf8:	4944      	ldr	r1, [pc, #272]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bcfa:	4313      	orrs	r3, r2
 800bcfc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800bd08:	2b00      	cmp	r3, #0
 800bd0a:	d00a      	beq.n	800bd22 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800bd0c:	4b3f      	ldr	r3, [pc, #252]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd12:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bd1a:	493c      	ldr	r1, [pc, #240]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd1c:	4313      	orrs	r3, r2
 800bd1e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800bd22:	687b      	ldr	r3, [r7, #4]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d00a      	beq.n	800bd44 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800bd2e:	4b37      	ldr	r3, [pc, #220]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd34:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bd3c:	4933      	ldr	r1, [pc, #204]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd3e:	4313      	orrs	r3, r2
 800bd40:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	681b      	ldr	r3, [r3, #0]
 800bd48:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d00a      	beq.n	800bd66 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800bd50:	4b2e      	ldr	r3, [pc, #184]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd56:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bd5e:	492b      	ldr	r1, [pc, #172]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd60:	4313      	orrs	r3, r2
 800bd62:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	681b      	ldr	r3, [r3, #0]
 800bd6a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d011      	beq.n	800bd96 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800bd72:	4b26      	ldr	r3, [pc, #152]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd74:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bd78:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bd80:	4922      	ldr	r1, [pc, #136]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bd82:	4313      	orrs	r3, r2
 800bd84:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800bd8c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800bd90:	d101      	bne.n	800bd96 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800bd92:	2301      	movs	r3, #1
 800bd94:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	f003 0308 	and.w	r3, r3, #8
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d001      	beq.n	800bda6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800bda2:	2301      	movs	r3, #1
 800bda4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	681b      	ldr	r3, [r3, #0]
 800bdaa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d00a      	beq.n	800bdc8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800bdb2:	4b16      	ldr	r3, [pc, #88]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bdb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bdb8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bdc0:	4912      	ldr	r1, [pc, #72]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bdc2:	4313      	orrs	r3, r2
 800bdc4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	d00b      	beq.n	800bdec <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800bdd4:	4b0d      	ldr	r3, [pc, #52]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bdd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bdda:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bde4:	4909      	ldr	r1, [pc, #36]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800bde6:	4313      	orrs	r3, r2
 800bde8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800bdec:	69fb      	ldr	r3, [r7, #28]
 800bdee:	2b01      	cmp	r3, #1
 800bdf0:	d006      	beq.n	800be00 <HAL_RCCEx_PeriphCLKConfig+0x47c>
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	681b      	ldr	r3, [r3, #0]
 800bdf6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bdfa:	2b00      	cmp	r3, #0
 800bdfc:	f000 80d9 	beq.w	800bfb2 <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800be00:	4b02      	ldr	r3, [pc, #8]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	4a01      	ldr	r2, [pc, #4]	@ (800be0c <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800be06:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800be0a:	e001      	b.n	800be10 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 800be0c:	40023800 	.word	0x40023800
 800be10:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800be12:	f7f9 fbc1 	bl	8005598 <HAL_GetTick>
 800be16:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800be18:	e008      	b.n	800be2c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800be1a:	f7f9 fbbd 	bl	8005598 <HAL_GetTick>
 800be1e:	4602      	mov	r2, r0
 800be20:	697b      	ldr	r3, [r7, #20]
 800be22:	1ad3      	subs	r3, r2, r3
 800be24:	2b64      	cmp	r3, #100	@ 0x64
 800be26:	d901      	bls.n	800be2c <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800be28:	2303      	movs	r3, #3
 800be2a:	e194      	b.n	800c156 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800be2c:	4b6c      	ldr	r3, [pc, #432]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800be34:	2b00      	cmp	r3, #0
 800be36:	d1f0      	bne.n	800be1a <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	f003 0301 	and.w	r3, r3, #1
 800be40:	2b00      	cmp	r3, #0
 800be42:	d021      	beq.n	800be88 <HAL_RCCEx_PeriphCLKConfig+0x504>
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d11d      	bne.n	800be88 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800be4c:	4b64      	ldr	r3, [pc, #400]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800be4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be52:	0c1b      	lsrs	r3, r3, #16
 800be54:	f003 0303 	and.w	r3, r3, #3
 800be58:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800be5a:	4b61      	ldr	r3, [pc, #388]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800be5c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800be60:	0e1b      	lsrs	r3, r3, #24
 800be62:	f003 030f 	and.w	r3, r3, #15
 800be66:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	685b      	ldr	r3, [r3, #4]
 800be6c:	019a      	lsls	r2, r3, #6
 800be6e:	693b      	ldr	r3, [r7, #16]
 800be70:	041b      	lsls	r3, r3, #16
 800be72:	431a      	orrs	r2, r3
 800be74:	68fb      	ldr	r3, [r7, #12]
 800be76:	061b      	lsls	r3, r3, #24
 800be78:	431a      	orrs	r2, r3
 800be7a:	687b      	ldr	r3, [r7, #4]
 800be7c:	689b      	ldr	r3, [r3, #8]
 800be7e:	071b      	lsls	r3, r3, #28
 800be80:	4957      	ldr	r1, [pc, #348]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800be82:	4313      	orrs	r3, r2
 800be84:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800be90:	2b00      	cmp	r3, #0
 800be92:	d004      	beq.n	800be9e <HAL_RCCEx_PeriphCLKConfig+0x51a>
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800be98:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800be9c:	d00a      	beq.n	800beb4 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d02e      	beq.n	800bf08 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800beaa:	687b      	ldr	r3, [r7, #4]
 800beac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800beae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800beb2:	d129      	bne.n	800bf08 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800beb4:	4b4a      	ldr	r3, [pc, #296]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800beb6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800beba:	0c1b      	lsrs	r3, r3, #16
 800bebc:	f003 0303 	and.w	r3, r3, #3
 800bec0:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800bec2:	4b47      	ldr	r3, [pc, #284]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bec4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bec8:	0f1b      	lsrs	r3, r3, #28
 800beca:	f003 0307 	and.w	r3, r3, #7
 800bece:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	685b      	ldr	r3, [r3, #4]
 800bed4:	019a      	lsls	r2, r3, #6
 800bed6:	693b      	ldr	r3, [r7, #16]
 800bed8:	041b      	lsls	r3, r3, #16
 800beda:	431a      	orrs	r2, r3
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	68db      	ldr	r3, [r3, #12]
 800bee0:	061b      	lsls	r3, r3, #24
 800bee2:	431a      	orrs	r2, r3
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	071b      	lsls	r3, r3, #28
 800bee8:	493d      	ldr	r1, [pc, #244]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800beea:	4313      	orrs	r3, r2
 800beec:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800bef0:	4b3b      	ldr	r3, [pc, #236]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bef2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bef6:	f023 021f 	bic.w	r2, r3, #31
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800befe:	3b01      	subs	r3, #1
 800bf00:	4937      	ldr	r1, [pc, #220]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf02:	4313      	orrs	r3, r2
 800bf04:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d01d      	beq.n	800bf50 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800bf14:	4b32      	ldr	r3, [pc, #200]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf16:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bf1a:	0e1b      	lsrs	r3, r3, #24
 800bf1c:	f003 030f 	and.w	r3, r3, #15
 800bf20:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800bf22:	4b2f      	ldr	r3, [pc, #188]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800bf28:	0f1b      	lsrs	r3, r3, #28
 800bf2a:	f003 0307 	and.w	r3, r3, #7
 800bf2e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	685b      	ldr	r3, [r3, #4]
 800bf34:	019a      	lsls	r2, r3, #6
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	691b      	ldr	r3, [r3, #16]
 800bf3a:	041b      	lsls	r3, r3, #16
 800bf3c:	431a      	orrs	r2, r3
 800bf3e:	693b      	ldr	r3, [r7, #16]
 800bf40:	061b      	lsls	r3, r3, #24
 800bf42:	431a      	orrs	r2, r3
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	071b      	lsls	r3, r3, #28
 800bf48:	4925      	ldr	r1, [pc, #148]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf4a:	4313      	orrs	r3, r2
 800bf4c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	681b      	ldr	r3, [r3, #0]
 800bf54:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d011      	beq.n	800bf80 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	685b      	ldr	r3, [r3, #4]
 800bf60:	019a      	lsls	r2, r3, #6
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	691b      	ldr	r3, [r3, #16]
 800bf66:	041b      	lsls	r3, r3, #16
 800bf68:	431a      	orrs	r2, r3
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	68db      	ldr	r3, [r3, #12]
 800bf6e:	061b      	lsls	r3, r3, #24
 800bf70:	431a      	orrs	r2, r3
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	689b      	ldr	r3, [r3, #8]
 800bf76:	071b      	lsls	r3, r3, #28
 800bf78:	4919      	ldr	r1, [pc, #100]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf7a:	4313      	orrs	r3, r2
 800bf7c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800bf80:	4b17      	ldr	r3, [pc, #92]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	4a16      	ldr	r2, [pc, #88]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bf86:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bf8a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bf8c:	f7f9 fb04 	bl	8005598 <HAL_GetTick>
 800bf90:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bf92:	e008      	b.n	800bfa6 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800bf94:	f7f9 fb00 	bl	8005598 <HAL_GetTick>
 800bf98:	4602      	mov	r2, r0
 800bf9a:	697b      	ldr	r3, [r7, #20]
 800bf9c:	1ad3      	subs	r3, r2, r3
 800bf9e:	2b64      	cmp	r3, #100	@ 0x64
 800bfa0:	d901      	bls.n	800bfa6 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bfa2:	2303      	movs	r3, #3
 800bfa4:	e0d7      	b.n	800c156 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800bfa6:	4b0e      	ldr	r3, [pc, #56]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bfa8:	681b      	ldr	r3, [r3, #0]
 800bfaa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800bfae:	2b00      	cmp	r3, #0
 800bfb0:	d0f0      	beq.n	800bf94 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800bfb2:	69bb      	ldr	r3, [r7, #24]
 800bfb4:	2b01      	cmp	r3, #1
 800bfb6:	f040 80cd 	bne.w	800c154 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800bfba:	4b09      	ldr	r3, [pc, #36]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bfbc:	681b      	ldr	r3, [r3, #0]
 800bfbe:	4a08      	ldr	r2, [pc, #32]	@ (800bfe0 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800bfc0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800bfc4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800bfc6:	f7f9 fae7 	bl	8005598 <HAL_GetTick>
 800bfca:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800bfcc:	e00a      	b.n	800bfe4 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800bfce:	f7f9 fae3 	bl	8005598 <HAL_GetTick>
 800bfd2:	4602      	mov	r2, r0
 800bfd4:	697b      	ldr	r3, [r7, #20]
 800bfd6:	1ad3      	subs	r3, r2, r3
 800bfd8:	2b64      	cmp	r3, #100	@ 0x64
 800bfda:	d903      	bls.n	800bfe4 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800bfdc:	2303      	movs	r3, #3
 800bfde:	e0ba      	b.n	800c156 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 800bfe0:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800bfe4:	4b5e      	ldr	r3, [pc, #376]	@ (800c160 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800bfec:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800bff0:	d0ed      	beq.n	800bfce <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	d003      	beq.n	800c006 <HAL_RCCEx_PeriphCLKConfig+0x682>
 800bffe:	687b      	ldr	r3, [r7, #4]
 800c000:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800c002:	2b00      	cmp	r3, #0
 800c004:	d009      	beq.n	800c01a <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	681b      	ldr	r3, [r3, #0]
 800c00a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d02e      	beq.n	800c070 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c016:	2b00      	cmp	r3, #0
 800c018:	d12a      	bne.n	800c070 <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c01a:	4b51      	ldr	r3, [pc, #324]	@ (800c160 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c01c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c020:	0c1b      	lsrs	r3, r3, #16
 800c022:	f003 0303 	and.w	r3, r3, #3
 800c026:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c028:	4b4d      	ldr	r3, [pc, #308]	@ (800c160 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c02a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c02e:	0f1b      	lsrs	r3, r3, #28
 800c030:	f003 0307 	and.w	r3, r3, #7
 800c034:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	695b      	ldr	r3, [r3, #20]
 800c03a:	019a      	lsls	r2, r3, #6
 800c03c:	693b      	ldr	r3, [r7, #16]
 800c03e:	041b      	lsls	r3, r3, #16
 800c040:	431a      	orrs	r2, r3
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	699b      	ldr	r3, [r3, #24]
 800c046:	061b      	lsls	r3, r3, #24
 800c048:	431a      	orrs	r2, r3
 800c04a:	68fb      	ldr	r3, [r7, #12]
 800c04c:	071b      	lsls	r3, r3, #28
 800c04e:	4944      	ldr	r1, [pc, #272]	@ (800c160 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c050:	4313      	orrs	r3, r2
 800c052:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800c056:	4b42      	ldr	r3, [pc, #264]	@ (800c160 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c058:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c05c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c064:	3b01      	subs	r3, #1
 800c066:	021b      	lsls	r3, r3, #8
 800c068:	493d      	ldr	r1, [pc, #244]	@ (800c160 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c06a:	4313      	orrs	r3, r2
 800c06c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c078:	2b00      	cmp	r3, #0
 800c07a:	d022      	beq.n	800c0c2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800c080:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800c084:	d11d      	bne.n	800c0c2 <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c086:	4b36      	ldr	r3, [pc, #216]	@ (800c160 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c088:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c08c:	0e1b      	lsrs	r3, r3, #24
 800c08e:	f003 030f 	and.w	r3, r3, #15
 800c092:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c094:	4b32      	ldr	r3, [pc, #200]	@ (800c160 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c096:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c09a:	0f1b      	lsrs	r3, r3, #28
 800c09c:	f003 0307 	and.w	r3, r3, #7
 800c0a0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800c0a2:	687b      	ldr	r3, [r7, #4]
 800c0a4:	695b      	ldr	r3, [r3, #20]
 800c0a6:	019a      	lsls	r2, r3, #6
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	6a1b      	ldr	r3, [r3, #32]
 800c0ac:	041b      	lsls	r3, r3, #16
 800c0ae:	431a      	orrs	r2, r3
 800c0b0:	693b      	ldr	r3, [r7, #16]
 800c0b2:	061b      	lsls	r3, r3, #24
 800c0b4:	431a      	orrs	r2, r3
 800c0b6:	68fb      	ldr	r3, [r7, #12]
 800c0b8:	071b      	lsls	r3, r3, #28
 800c0ba:	4929      	ldr	r1, [pc, #164]	@ (800c160 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c0bc:	4313      	orrs	r3, r2
 800c0be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	681b      	ldr	r3, [r3, #0]
 800c0c6:	f003 0308 	and.w	r3, r3, #8
 800c0ca:	2b00      	cmp	r3, #0
 800c0cc:	d028      	beq.n	800c120 <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c0ce:	4b24      	ldr	r3, [pc, #144]	@ (800c160 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c0d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c0d4:	0e1b      	lsrs	r3, r3, #24
 800c0d6:	f003 030f 	and.w	r3, r3, #15
 800c0da:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c0dc:	4b20      	ldr	r3, [pc, #128]	@ (800c160 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c0de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c0e2:	0c1b      	lsrs	r3, r3, #16
 800c0e4:	f003 0303 	and.w	r3, r3, #3
 800c0e8:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	695b      	ldr	r3, [r3, #20]
 800c0ee:	019a      	lsls	r2, r3, #6
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	041b      	lsls	r3, r3, #16
 800c0f4:	431a      	orrs	r2, r3
 800c0f6:	693b      	ldr	r3, [r7, #16]
 800c0f8:	061b      	lsls	r3, r3, #24
 800c0fa:	431a      	orrs	r2, r3
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	69db      	ldr	r3, [r3, #28]
 800c100:	071b      	lsls	r3, r3, #28
 800c102:	4917      	ldr	r1, [pc, #92]	@ (800c160 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c104:	4313      	orrs	r3, r2
 800c106:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800c10a:	4b15      	ldr	r3, [pc, #84]	@ (800c160 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c10c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c110:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c118:	4911      	ldr	r1, [pc, #68]	@ (800c160 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c11a:	4313      	orrs	r3, r2
 800c11c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800c120:	4b0f      	ldr	r3, [pc, #60]	@ (800c160 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c122:	681b      	ldr	r3, [r3, #0]
 800c124:	4a0e      	ldr	r2, [pc, #56]	@ (800c160 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c126:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c12a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c12c:	f7f9 fa34 	bl	8005598 <HAL_GetTick>
 800c130:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c132:	e008      	b.n	800c146 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800c134:	f7f9 fa30 	bl	8005598 <HAL_GetTick>
 800c138:	4602      	mov	r2, r0
 800c13a:	697b      	ldr	r3, [r7, #20]
 800c13c:	1ad3      	subs	r3, r2, r3
 800c13e:	2b64      	cmp	r3, #100	@ 0x64
 800c140:	d901      	bls.n	800c146 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800c142:	2303      	movs	r3, #3
 800c144:	e007      	b.n	800c156 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800c146:	4b06      	ldr	r3, [pc, #24]	@ (800c160 <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c14e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c152:	d1ef      	bne.n	800c134 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 800c154:	2300      	movs	r3, #0
}
 800c156:	4618      	mov	r0, r3
 800c158:	3720      	adds	r7, #32
 800c15a:	46bd      	mov	sp, r7
 800c15c:	bd80      	pop	{r7, pc}
 800c15e:	bf00      	nop
 800c160:	40023800 	.word	0x40023800

0800c164 <HAL_RCCEx_GetPeriphCLKConfig>:
  *         RCC configuration registers.
  * @param  PeriphClkInit pointer to the configured RCC_PeriphCLKInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c164:	b480      	push	{r7}
 800c166:	b085      	sub	sp, #20
 800c168:	af00      	add	r7, sp, #0
 800c16a:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0;
 800c16c:	2300      	movs	r3, #0
 800c16e:	60fb      	str	r3, [r7, #12]
                                        RCC_PERIPHCLK_USART6   | RCC_PERIPHCLK_UART7    |\
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48    | RCC_PERIPHCLK_SDMMC2   |\
                                        RCC_PERIPHCLK_DFSDM1   | RCC_PERIPHCLK_DFSDM1_AUDIO;
#else
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S      | RCC_PERIPHCLK_LPTIM1   |\
 800c170:	687b      	ldr	r3, [r7, #4]
 800c172:	4a80      	ldr	r2, [pc, #512]	@ (800c374 <HAL_RCCEx_GetPeriphCLKConfig+0x210>)
 800c174:	601a      	str	r2, [r3, #0]
                                        RCC_PERIPHCLK_UART8    | RCC_PERIPHCLK_SDMMC1   |\
                                        RCC_PERIPHCLK_CLK48;
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the PLLI2S Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800c176:	4b80      	ldr	r3, [pc, #512]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c178:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c17c:	099b      	lsrs	r3, r3, #6
 800c17e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c182:	687b      	ldr	r3, [r7, #4]
 800c184:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SP = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800c186:	4b7c      	ldr	r3, [pc, #496]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c188:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c18c:	0c1b      	lsrs	r3, r3, #16
 800c18e:	f003 0203 	and.w	r2, r3, #3
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	611a      	str	r2, [r3, #16]
  PeriphClkInit->PLLI2S.PLLI2SQ = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800c196:	4b78      	ldr	r3, [pc, #480]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c198:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c19c:	0e1b      	lsrs	r3, r3, #24
 800c19e:	f003 020f 	and.w	r2, r3, #15
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	60da      	str	r2, [r3, #12]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800c1a6:	4b74      	ldr	r3, [pc, #464]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c1ac:	0f1b      	lsrs	r3, r3, #28
 800c1ae:	f003 0207 	and.w	r2, r3, #7
 800c1b2:	687b      	ldr	r3, [r7, #4]
 800c1b4:	609a      	str	r2, [r3, #8]

  /* Get the PLLSAI Clock configuration -----------------------------------------------*/
  PeriphClkInit->PLLSAI.PLLSAIN = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> RCC_PLLSAICFGR_PLLSAIN_Pos);
 800c1b6:	4b70      	ldr	r3, [pc, #448]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1bc:	099b      	lsrs	r3, r3, #6
 800c1be:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	615a      	str	r2, [r3, #20]
  PeriphClkInit->PLLSAI.PLLSAIP = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800c1c6:	4b6c      	ldr	r3, [pc, #432]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1cc:	0c1b      	lsrs	r3, r3, #16
 800c1ce:	f003 0203 	and.w	r2, r3, #3
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	621a      	str	r2, [r3, #32]
  PeriphClkInit->PLLSAI.PLLSAIQ = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800c1d6:	4b68      	ldr	r3, [pc, #416]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1dc:	0e1b      	lsrs	r3, r3, #24
 800c1de:	f003 020f 	and.w	r2, r3, #15
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	619a      	str	r2, [r3, #24]
  PeriphClkInit->PLLSAI.PLLSAIR = (uint32_t)((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800c1e6:	4b64      	ldr	r3, [pc, #400]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c1ec:	0f1b      	lsrs	r3, r3, #28
 800c1ee:	f003 0207 	and.w	r2, r3, #7
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	61da      	str	r2, [r3, #28]

  /* Get the PLLSAI/PLLI2S division factors -------------------------------------------*/
  PeriphClkInit->PLLI2SDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) >> RCC_DCKCFGR1_PLLI2SDIVQ_Pos);
 800c1f6:	4b60      	ldr	r3, [pc, #384]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c1f8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c1fc:	f003 021f 	and.w	r2, r3, #31
 800c200:	687b      	ldr	r3, [r7, #4]
 800c202:	625a      	str	r2, [r3, #36]	@ 0x24
  PeriphClkInit->PLLSAIDivQ = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> RCC_DCKCFGR1_PLLSAIDIVQ_Pos);
 800c204:	4b5c      	ldr	r3, [pc, #368]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c206:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c20a:	0a1b      	lsrs	r3, r3, #8
 800c20c:	f003 021f 	and.w	r2, r3, #31
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInit->PLLSAIDivR = (uint32_t)((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVR) >> RCC_DCKCFGR1_PLLSAIDIVR_Pos);
 800c214:	4b58      	ldr	r3, [pc, #352]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c216:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c21a:	0c1b      	lsrs	r3, r3, #16
 800c21c:	f003 0203 	and.w	r2, r3, #3
 800c220:	687b      	ldr	r3, [r7, #4]
 800c222:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Get the SAI1 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai1ClockSelection = __HAL_RCC_GET_SAI1_SOURCE();
 800c224:	4b54      	ldr	r3, [pc, #336]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c226:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c22a:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Get the SAI2 clock configuration ----------------------------------------------*/
  PeriphClkInit->Sai2ClockSelection = __HAL_RCC_GET_SAI2_SOURCE();
 800c232:	4b51      	ldr	r3, [pc, #324]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c234:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c238:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Get the I2S clock configuration ------------------------------------------*/
  PeriphClkInit->I2sClockSelection = __HAL_RCC_GET_I2SCLKSOURCE();
 800c240:	4b4d      	ldr	r3, [pc, #308]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c242:	689b      	ldr	r3, [r3, #8]
 800c244:	f403 0200 	and.w	r2, r3, #8388608	@ 0x800000
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Get the I2C1 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c1ClockSelection = __HAL_RCC_GET_I2C1_SOURCE();
 800c24c:	4b4a      	ldr	r3, [pc, #296]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c24e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c252:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Get the I2C2 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c2ClockSelection = __HAL_RCC_GET_I2C2_SOURCE();
 800c25a:	4b47      	ldr	r3, [pc, #284]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c25c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c260:	f403 2240 	and.w	r2, r3, #786432	@ 0xc0000
 800c264:	687b      	ldr	r3, [r7, #4]
 800c266:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Get the I2C3 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c3ClockSelection = __HAL_RCC_GET_I2C3_SOURCE();
 800c268:	4b43      	ldr	r3, [pc, #268]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c26a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c26e:	f403 1240 	and.w	r2, r3, #3145728	@ 0x300000
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Get the I2C4 clock configuration ------------------------------------------*/
  PeriphClkInit->I2c4ClockSelection = __HAL_RCC_GET_I2C4_SOURCE();
 800c276:	4b40      	ldr	r3, [pc, #256]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c278:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c27c:	f403 0240 	and.w	r2, r3, #12582912	@ 0xc00000
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Get the USART1 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart1ClockSelection = __HAL_RCC_GET_USART1_SOURCE();
 800c284:	4b3c      	ldr	r3, [pc, #240]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c28a:	f003 0203 	and.w	r2, r3, #3
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Get the USART2 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart2ClockSelection = __HAL_RCC_GET_USART2_SOURCE();
 800c292:	4b39      	ldr	r3, [pc, #228]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c294:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c298:	f003 020c 	and.w	r2, r3, #12
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Get the USART3 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart3ClockSelection = __HAL_RCC_GET_USART3_SOURCE();
 800c2a0:	4b35      	ldr	r3, [pc, #212]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2a6:	f003 0230 	and.w	r2, r3, #48	@ 0x30
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the UART4 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart4ClockSelection = __HAL_RCC_GET_UART4_SOURCE();
 800c2ae:	4b32      	ldr	r3, [pc, #200]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2b4:	f003 02c0 	and.w	r2, r3, #192	@ 0xc0
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Get the UART5 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart5ClockSelection = __HAL_RCC_GET_UART5_SOURCE();
 800c2bc:	4b2e      	ldr	r3, [pc, #184]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2c2:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get the USART6 clock configuration ------------------------------------------*/
  PeriphClkInit->Usart6ClockSelection = __HAL_RCC_GET_USART6_SOURCE();
 800c2ca:	4b2b      	ldr	r3, [pc, #172]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2d0:	f403 6240 	and.w	r2, r3, #3072	@ 0xc00
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get the UART7 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart7ClockSelection = __HAL_RCC_GET_UART7_SOURCE();
 800c2d8:	4b27      	ldr	r3, [pc, #156]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2de:	f403 5240 	and.w	r2, r3, #12288	@ 0x3000
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get the UART8 clock configuration ------------------------------------------*/
  PeriphClkInit->Uart8ClockSelection = __HAL_RCC_GET_UART8_SOURCE();
 800c2e6:	4b24      	ldr	r3, [pc, #144]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2ec:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Get the LPTIM1 clock configuration ------------------------------------------*/
  PeriphClkInit->Lptim1ClockSelection = __HAL_RCC_GET_LPTIM1_SOURCE();
 800c2f4:	4b20      	ldr	r3, [pc, #128]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c2f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c2fa:	f003 7240 	and.w	r2, r3, #50331648	@ 0x3000000
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Get the CEC clock configuration -----------------------------------------------*/
  PeriphClkInit->CecClockSelection = __HAL_RCC_GET_CEC_SOURCE();
 800c302:	4b1d      	ldr	r3, [pc, #116]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c304:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c308:	f003 6280 	and.w	r2, r3, #67108864	@ 0x4000000
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Get the CK48 clock configuration -----------------------------------------------*/
  PeriphClkInit->Clk48ClockSelection = __HAL_RCC_GET_CLK48_SOURCE();
 800c310:	4b19      	ldr	r3, [pc, #100]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c316:	f003 6200 	and.w	r2, r3, #134217728	@ 0x8000000
 800c31a:	687b      	ldr	r3, [r7, #4]
 800c31c:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Get the SDMMC1 clock configuration -----------------------------------------------*/
  PeriphClkInit->Sdmmc1ClockSelection = __HAL_RCC_GET_SDMMC1_SOURCE();
 800c31e:	4b16      	ldr	r3, [pc, #88]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c320:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c324:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 800c328:	687b      	ldr	r3, [r7, #4]
 800c32a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  /* Get the DFSDM AUDIO clock configuration -----------------------------------------------*/
  PeriphClkInit->Dfsdm1AudioClockSelection = __HAL_RCC_GET_DFSDM1AUDIO_SOURCE();
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /* Get the RTC Clock configuration -----------------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800c32e:	4b12      	ldr	r3, [pc, #72]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c330:	689b      	ldr	r3, [r3, #8]
 800c332:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800c336:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 800c338:	4b0f      	ldr	r3, [pc, #60]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c33a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800c33c:	f403 7240 	and.w	r2, r3, #768	@ 0x300
 800c340:	68fb      	ldr	r3, [r7, #12]
 800c342:	431a      	orrs	r2, r3
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Get the TIM Prescaler configuration --------------------------------------------*/
  if ((RCC->DCKCFGR1 & RCC_DCKCFGR1_TIMPRE) == RESET)
 800c348:	4b0b      	ldr	r3, [pc, #44]	@ (800c378 <HAL_RCCEx_GetPeriphCLKConfig+0x214>)
 800c34a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c34e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c352:	2b00      	cmp	r3, #0
 800c354:	d103      	bne.n	800c35e <HAL_RCCEx_GetPeriphCLKConfig+0x1fa>
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_DESACTIVATED;
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	2200      	movs	r2, #0
 800c35a:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
}
 800c35c:	e003      	b.n	800c366 <HAL_RCCEx_GetPeriphCLKConfig+0x202>
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
 800c35e:	687b      	ldr	r3, [r7, #4]
 800c360:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c364:	639a      	str	r2, [r3, #56]	@ 0x38
}
 800c366:	bf00      	nop
 800c368:	3714      	adds	r7, #20
 800c36a:	46bd      	mov	sp, r7
 800c36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c370:	4770      	bx	lr
 800c372:	bf00      	nop
 800c374:	00fffff1 	.word	0x00fffff1
 800c378:	40023800 	.word	0x40023800

0800c37c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_SAI1: SAI1 peripheral clock
  *            @arg RCC_PERIPHCLK_SAI2: SAI2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800c37c:	b480      	push	{r7}
 800c37e:	b087      	sub	sp, #28
 800c380:	af00      	add	r7, sp, #0
 800c382:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 800c384:	2300      	movs	r3, #0
 800c386:	60fb      	str	r3, [r7, #12]
  /* This variable is used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0;
 800c388:	2300      	movs	r3, #0
 800c38a:	617b      	str	r3, [r7, #20]
  /* This variable is used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0;
 800c38c:	2300      	movs	r3, #0
 800c38e:	613b      	str	r3, [r7, #16]
  /* This variable is used to store the SAI clock source */
  uint32_t saiclocksource = 0;
 800c390:	2300      	movs	r3, #0
 800c392:	60bb      	str	r3, [r7, #8]

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800c39a:	f040 808d 	bne.w	800c4b8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
  {
    saiclocksource = RCC->DCKCFGR1;
 800c39e:	4b93      	ldr	r3, [pc, #588]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c3a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c3a4:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI1SEL;
 800c3a6:	68bb      	ldr	r3, [r7, #8]
 800c3a8:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 800c3ac:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800c3ae:	68bb      	ldr	r3, [r7, #8]
 800c3b0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c3b4:	d07c      	beq.n	800c4b0 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 800c3b6:	68bb      	ldr	r3, [r7, #8]
 800c3b8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800c3bc:	d87b      	bhi.n	800c4b6 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
 800c3be:	68bb      	ldr	r3, [r7, #8]
 800c3c0:	2b00      	cmp	r3, #0
 800c3c2:	d004      	beq.n	800c3ce <HAL_RCCEx_GetPeriphCLKFreq+0x52>
 800c3c4:	68bb      	ldr	r3, [r7, #8]
 800c3c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c3ca:	d039      	beq.n	800c440 <HAL_RCCEx_GetPeriphCLKFreq+0xc4>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800c3cc:	e073      	b.n	800c4b6 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c3ce:	4b87      	ldr	r3, [pc, #540]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c3d0:	685b      	ldr	r3, [r3, #4]
 800c3d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c3d6:	2b00      	cmp	r3, #0
 800c3d8:	d108      	bne.n	800c3ec <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c3da:	4b84      	ldr	r3, [pc, #528]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c3dc:	685b      	ldr	r3, [r3, #4]
 800c3de:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c3e2:	4a83      	ldr	r2, [pc, #524]	@ (800c5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c3e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3e8:	613b      	str	r3, [r7, #16]
 800c3ea:	e007      	b.n	800c3fc <HAL_RCCEx_GetPeriphCLKFreq+0x80>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c3ec:	4b7f      	ldr	r3, [pc, #508]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c3ee:	685b      	ldr	r3, [r3, #4]
 800c3f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c3f4:	4a7f      	ldr	r2, [pc, #508]	@ (800c5f4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c3f6:	fbb2 f3f3 	udiv	r3, r2, r3
 800c3fa:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800c3fc:	4b7b      	ldr	r3, [pc, #492]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c3fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c402:	0e1b      	lsrs	r3, r3, #24
 800c404:	f003 030f 	and.w	r3, r3, #15
 800c408:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800c40a:	4b78      	ldr	r3, [pc, #480]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c40c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c410:	099b      	lsrs	r3, r3, #6
 800c412:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c416:	693a      	ldr	r2, [r7, #16]
 800c418:	fb03 f202 	mul.w	r2, r3, r2
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	fbb2 f3f3 	udiv	r3, r2, r3
 800c422:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800c424:	4b71      	ldr	r3, [pc, #452]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c426:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c42a:	0a1b      	lsrs	r3, r3, #8
 800c42c:	f003 031f 	and.w	r3, r3, #31
 800c430:	3301      	adds	r3, #1
 800c432:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c434:	697a      	ldr	r2, [r7, #20]
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	fbb2 f3f3 	udiv	r3, r2, r3
 800c43c:	617b      	str	r3, [r7, #20]
        break;
 800c43e:	e03b      	b.n	800c4b8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c440:	4b6a      	ldr	r3, [pc, #424]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c442:	685b      	ldr	r3, [r3, #4]
 800c444:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d108      	bne.n	800c45e <HAL_RCCEx_GetPeriphCLKFreq+0xe2>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c44c:	4b67      	ldr	r3, [pc, #412]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c44e:	685b      	ldr	r3, [r3, #4]
 800c450:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c454:	4a66      	ldr	r2, [pc, #408]	@ (800c5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c456:	fbb2 f3f3 	udiv	r3, r2, r3
 800c45a:	613b      	str	r3, [r7, #16]
 800c45c:	e007      	b.n	800c46e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c45e:	4b63      	ldr	r3, [pc, #396]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c460:	685b      	ldr	r3, [r3, #4]
 800c462:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c466:	4a63      	ldr	r2, [pc, #396]	@ (800c5f4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c468:	fbb2 f3f3 	udiv	r3, r2, r3
 800c46c:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800c46e:	4b5f      	ldr	r3, [pc, #380]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c470:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c474:	0e1b      	lsrs	r3, r3, #24
 800c476:	f003 030f 	and.w	r3, r3, #15
 800c47a:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800c47c:	4b5b      	ldr	r3, [pc, #364]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c47e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c482:	099b      	lsrs	r3, r3, #6
 800c484:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c488:	693a      	ldr	r2, [r7, #16]
 800c48a:	fb03 f202 	mul.w	r2, r3, r2
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	fbb2 f3f3 	udiv	r3, r2, r3
 800c494:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800c496:	4b55      	ldr	r3, [pc, #340]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c498:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c49c:	f003 031f 	and.w	r3, r3, #31
 800c4a0:	3301      	adds	r3, #1
 800c4a2:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c4a4:	697a      	ldr	r2, [r7, #20]
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4ac:	617b      	str	r3, [r7, #20]
        break;
 800c4ae:	e003      	b.n	800c4b8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        frequency = EXTERNAL_CLOCK_VALUE;
 800c4b0:	4b51      	ldr	r3, [pc, #324]	@ (800c5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800c4b2:	617b      	str	r3, [r7, #20]
        break;
 800c4b4:	e000      	b.n	800c4b8 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
        break;
 800c4b6:	bf00      	nop
      }
    }
  }

  if (PeriphClk == RCC_PERIPHCLK_SAI2)
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c4be:	f040 808d 	bne.w	800c5dc <HAL_RCCEx_GetPeriphCLKFreq+0x260>
  {
    saiclocksource = RCC->DCKCFGR1;
 800c4c2:	4b4a      	ldr	r3, [pc, #296]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c4c4:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c4c8:	60bb      	str	r3, [r7, #8]
    saiclocksource &= RCC_DCKCFGR1_SAI2SEL;
 800c4ca:	68bb      	ldr	r3, [r7, #8]
 800c4cc:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 800c4d0:	60bb      	str	r3, [r7, #8]
    switch (saiclocksource)
 800c4d2:	68bb      	ldr	r3, [r7, #8]
 800c4d4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c4d8:	d07c      	beq.n	800c5d4 <HAL_RCCEx_GetPeriphCLKFreq+0x258>
 800c4da:	68bb      	ldr	r3, [r7, #8]
 800c4dc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800c4e0:	d87b      	bhi.n	800c5da <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 800c4e2:	68bb      	ldr	r3, [r7, #8]
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d004      	beq.n	800c4f2 <HAL_RCCEx_GetPeriphCLKFreq+0x176>
 800c4e8:	68bb      	ldr	r3, [r7, #8]
 800c4ea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800c4ee:	d039      	beq.n	800c564 <HAL_RCCEx_GetPeriphCLKFreq+0x1e8>
        break;
      }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */
    default :
      {
        break;
 800c4f0:	e073      	b.n	800c5da <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c4f2:	4b3e      	ldr	r3, [pc, #248]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c4f4:	685b      	ldr	r3, [r3, #4]
 800c4f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d108      	bne.n	800c510 <HAL_RCCEx_GetPeriphCLKFreq+0x194>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c4fe:	4b3b      	ldr	r3, [pc, #236]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c500:	685b      	ldr	r3, [r3, #4]
 800c502:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c506:	4a3a      	ldr	r2, [pc, #232]	@ (800c5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c508:	fbb2 f3f3 	udiv	r3, r2, r3
 800c50c:	613b      	str	r3, [r7, #16]
 800c50e:	e007      	b.n	800c520 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c510:	4b36      	ldr	r3, [pc, #216]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c512:	685b      	ldr	r3, [r3, #4]
 800c514:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c518:	4a36      	ldr	r2, [pc, #216]	@ (800c5f4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c51a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c51e:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24;
 800c520:	4b32      	ldr	r3, [pc, #200]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c522:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c526:	0e1b      	lsrs	r3, r3, #24
 800c528:	f003 030f 	and.w	r3, r3, #15
 800c52c:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6))/(tmpreg);
 800c52e:	4b2f      	ldr	r3, [pc, #188]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c530:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c534:	099b      	lsrs	r3, r3, #6
 800c536:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c53a:	693a      	ldr	r2, [r7, #16]
 800c53c:	fb03 f202 	mul.w	r2, r3, r2
 800c540:	68fb      	ldr	r3, [r7, #12]
 800c542:	fbb2 f3f3 	udiv	r3, r2, r3
 800c546:	617b      	str	r3, [r7, #20]
        tmpreg = (((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLSAIDIVQ) >> 8) + 1);
 800c548:	4b28      	ldr	r3, [pc, #160]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c54a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c54e:	0a1b      	lsrs	r3, r3, #8
 800c550:	f003 031f 	and.w	r3, r3, #31
 800c554:	3301      	adds	r3, #1
 800c556:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c558:	697a      	ldr	r2, [r7, #20]
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c560:	617b      	str	r3, [r7, #20]
        break;
 800c562:	e03b      	b.n	800c5dc <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800c564:	4b21      	ldr	r3, [pc, #132]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c566:	685b      	ldr	r3, [r3, #4]
 800c568:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d108      	bne.n	800c582 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
          vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800c570:	4b1e      	ldr	r3, [pc, #120]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c572:	685b      	ldr	r3, [r3, #4]
 800c574:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c578:	4a1d      	ldr	r2, [pc, #116]	@ (800c5f0 <HAL_RCCEx_GetPeriphCLKFreq+0x274>)
 800c57a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c57e:	613b      	str	r3, [r7, #16]
 800c580:	e007      	b.n	800c592 <HAL_RCCEx_GetPeriphCLKFreq+0x216>
          vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 800c582:	4b1a      	ldr	r3, [pc, #104]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c584:	685b      	ldr	r3, [r3, #4]
 800c586:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c58a:	4a1a      	ldr	r2, [pc, #104]	@ (800c5f4 <HAL_RCCEx_GetPeriphCLKFreq+0x278>)
 800c58c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c590:	613b      	str	r3, [r7, #16]
        tmpreg = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24;
 800c592:	4b16      	ldr	r3, [pc, #88]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c594:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c598:	0e1b      	lsrs	r3, r3, #24
 800c59a:	f003 030f 	and.w	r3, r3, #15
 800c59e:	60fb      	str	r3, [r7, #12]
        frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6))/(tmpreg);
 800c5a0:	4b12      	ldr	r3, [pc, #72]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c5a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800c5a6:	099b      	lsrs	r3, r3, #6
 800c5a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c5ac:	693a      	ldr	r2, [r7, #16]
 800c5ae:	fb03 f202 	mul.w	r2, r3, r2
 800c5b2:	68fb      	ldr	r3, [r7, #12]
 800c5b4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5b8:	617b      	str	r3, [r7, #20]
        tmpreg = ((RCC->DCKCFGR1 & RCC_DCKCFGR1_PLLI2SDIVQ) + 1);
 800c5ba:	4b0c      	ldr	r3, [pc, #48]	@ (800c5ec <HAL_RCCEx_GetPeriphCLKFreq+0x270>)
 800c5bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c5c0:	f003 031f 	and.w	r3, r3, #31
 800c5c4:	3301      	adds	r3, #1
 800c5c6:	60fb      	str	r3, [r7, #12]
        frequency = frequency/(tmpreg);
 800c5c8:	697a      	ldr	r2, [r7, #20]
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	fbb2 f3f3 	udiv	r3, r2, r3
 800c5d0:	617b      	str	r3, [r7, #20]
        break;
 800c5d2:	e003      	b.n	800c5dc <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        frequency = EXTERNAL_CLOCK_VALUE;
 800c5d4:	4b08      	ldr	r3, [pc, #32]	@ (800c5f8 <HAL_RCCEx_GetPeriphCLKFreq+0x27c>)
 800c5d6:	617b      	str	r3, [r7, #20]
        break;
 800c5d8:	e000      	b.n	800c5dc <HAL_RCCEx_GetPeriphCLKFreq+0x260>
        break;
 800c5da:	bf00      	nop
      }
    }
  }

  return frequency;
 800c5dc:	697b      	ldr	r3, [r7, #20]
}
 800c5de:	4618      	mov	r0, r3
 800c5e0:	371c      	adds	r7, #28
 800c5e2:	46bd      	mov	sp, r7
 800c5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e8:	4770      	bx	lr
 800c5ea:	bf00      	nop
 800c5ec:	40023800 	.word	0x40023800
 800c5f0:	00f42400 	.word	0x00f42400
 800c5f4:	017d7840 	.word	0x017d7840
 800c5f8:	00bb8000 	.word	0x00bb8000

0800c5fc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800c5fc:	b580      	push	{r7, lr}
 800c5fe:	b084      	sub	sp, #16
 800c600:	af00      	add	r7, sp, #0
 800c602:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	2b00      	cmp	r3, #0
 800c608:	d101      	bne.n	800c60e <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800c60a:	2301      	movs	r3, #1
 800c60c:	e071      	b.n	800c6f2 <HAL_RTC_Init+0xf6>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	7f5b      	ldrb	r3, [r3, #29]
 800c612:	b2db      	uxtb	r3, r3
 800c614:	2b00      	cmp	r3, #0
 800c616:	d105      	bne.n	800c624 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	2200      	movs	r2, #0
 800c61c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800c61e:	6878      	ldr	r0, [r7, #4]
 800c620:	f7f5 ff6a 	bl	80024f8 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c624:	687b      	ldr	r3, [r7, #4]
 800c626:	2202      	movs	r2, #2
 800c628:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	681b      	ldr	r3, [r3, #0]
 800c62e:	68db      	ldr	r3, [r3, #12]
 800c630:	f003 0310 	and.w	r3, r3, #16
 800c634:	2b10      	cmp	r3, #16
 800c636:	d053      	beq.n	800c6e0 <HAL_RTC_Init+0xe4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	681b      	ldr	r3, [r3, #0]
 800c63c:	22ca      	movs	r2, #202	@ 0xca
 800c63e:	625a      	str	r2, [r3, #36]	@ 0x24
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	2253      	movs	r2, #83	@ 0x53
 800c646:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800c648:	6878      	ldr	r0, [r7, #4]
 800c64a:	f000 fac7 	bl	800cbdc <RTC_EnterInitMode>
 800c64e:	4603      	mov	r3, r0
 800c650:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800c652:	7bfb      	ldrb	r3, [r7, #15]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d12a      	bne.n	800c6ae <HAL_RTC_Init+0xb2>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800c658:	687b      	ldr	r3, [r7, #4]
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	6899      	ldr	r1, [r3, #8]
 800c65e:	687b      	ldr	r3, [r7, #4]
 800c660:	681a      	ldr	r2, [r3, #0]
 800c662:	4b26      	ldr	r3, [pc, #152]	@ (800c6fc <HAL_RTC_Init+0x100>)
 800c664:	400b      	ands	r3, r1
 800c666:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800c668:	687b      	ldr	r3, [r7, #4]
 800c66a:	681b      	ldr	r3, [r3, #0]
 800c66c:	6899      	ldr	r1, [r3, #8]
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	685a      	ldr	r2, [r3, #4]
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	691b      	ldr	r3, [r3, #16]
 800c676:	431a      	orrs	r2, r3
 800c678:	687b      	ldr	r3, [r7, #4]
 800c67a:	695b      	ldr	r3, [r3, #20]
 800c67c:	431a      	orrs	r2, r3
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	430a      	orrs	r2, r1
 800c684:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800c686:	687b      	ldr	r3, [r7, #4]
 800c688:	681b      	ldr	r3, [r3, #0]
 800c68a:	687a      	ldr	r2, [r7, #4]
 800c68c:	68d2      	ldr	r2, [r2, #12]
 800c68e:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	681b      	ldr	r3, [r3, #0]
 800c694:	6919      	ldr	r1, [r3, #16]
 800c696:	687b      	ldr	r3, [r7, #4]
 800c698:	689b      	ldr	r3, [r3, #8]
 800c69a:	041a      	lsls	r2, r3, #16
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	681b      	ldr	r3, [r3, #0]
 800c6a0:	430a      	orrs	r2, r1
 800c6a2:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800c6a4:	6878      	ldr	r0, [r7, #4]
 800c6a6:	f000 fad0 	bl	800cc4a <RTC_ExitInitMode>
 800c6aa:	4603      	mov	r3, r0
 800c6ac:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800c6ae:	7bfb      	ldrb	r3, [r7, #15]
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d110      	bne.n	800c6d6 <HAL_RTC_Init+0xda>
    {
      hrtc->Instance->OR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	f022 0208 	bic.w	r2, r2, #8
 800c6c2:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType);
 800c6c4:	687b      	ldr	r3, [r7, #4]
 800c6c6:	681b      	ldr	r3, [r3, #0]
 800c6c8:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	699a      	ldr	r2, [r3, #24]
 800c6ce:	687b      	ldr	r3, [r7, #4]
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	430a      	orrs	r2, r1
 800c6d4:	64da      	str	r2, [r3, #76]	@ 0x4c
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	681b      	ldr	r3, [r3, #0]
 800c6da:	22ff      	movs	r2, #255	@ 0xff
 800c6dc:	625a      	str	r2, [r3, #36]	@ 0x24
 800c6de:	e001      	b.n	800c6e4 <HAL_RTC_Init+0xe8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800c6e0:	2300      	movs	r3, #0
 800c6e2:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800c6e4:	7bfb      	ldrb	r3, [r7, #15]
 800c6e6:	2b00      	cmp	r3, #0
 800c6e8:	d102      	bne.n	800c6f0 <HAL_RTC_Init+0xf4>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	2201      	movs	r2, #1
 800c6ee:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800c6f0:	7bfb      	ldrb	r3, [r7, #15]
}
 800c6f2:	4618      	mov	r0, r3
 800c6f4:	3710      	adds	r7, #16
 800c6f6:	46bd      	mov	sp, r7
 800c6f8:	bd80      	pop	{r7, pc}
 800c6fa:	bf00      	nop
 800c6fc:	ff8fffbf 	.word	0xff8fffbf

0800c700 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800c700:	b590      	push	{r4, r7, lr}
 800c702:	b087      	sub	sp, #28
 800c704:	af00      	add	r7, sp, #0
 800c706:	60f8      	str	r0, [r7, #12]
 800c708:	60b9      	str	r1, [r7, #8]
 800c70a:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800c70c:	2300      	movs	r3, #0
 800c70e:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	7f1b      	ldrb	r3, [r3, #28]
 800c714:	2b01      	cmp	r3, #1
 800c716:	d101      	bne.n	800c71c <HAL_RTC_SetTime+0x1c>
 800c718:	2302      	movs	r3, #2
 800c71a:	e085      	b.n	800c828 <HAL_RTC_SetTime+0x128>
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	2201      	movs	r2, #1
 800c720:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c722:	68fb      	ldr	r3, [r7, #12]
 800c724:	2202      	movs	r2, #2
 800c726:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	2b00      	cmp	r3, #0
 800c72c:	d126      	bne.n	800c77c <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	689b      	ldr	r3, [r3, #8]
 800c734:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c738:	2b00      	cmp	r3, #0
 800c73a:	d102      	bne.n	800c742 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c73c:	68bb      	ldr	r3, [r7, #8]
 800c73e:	2200      	movs	r2, #0
 800c740:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c742:	68bb      	ldr	r3, [r7, #8]
 800c744:	781b      	ldrb	r3, [r3, #0]
 800c746:	4618      	mov	r0, r3
 800c748:	f000 faa4 	bl	800cc94 <RTC_ByteToBcd2>
 800c74c:	4603      	mov	r3, r0
 800c74e:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c750:	68bb      	ldr	r3, [r7, #8]
 800c752:	785b      	ldrb	r3, [r3, #1]
 800c754:	4618      	mov	r0, r3
 800c756:	f000 fa9d 	bl	800cc94 <RTC_ByteToBcd2>
 800c75a:	4603      	mov	r3, r0
 800c75c:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c75e:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800c760:	68bb      	ldr	r3, [r7, #8]
 800c762:	789b      	ldrb	r3, [r3, #2]
 800c764:	4618      	mov	r0, r3
 800c766:	f000 fa95 	bl	800cc94 <RTC_ByteToBcd2>
 800c76a:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800c76c:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800c770:	68bb      	ldr	r3, [r7, #8]
 800c772:	78db      	ldrb	r3, [r3, #3]
 800c774:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800c776:	4313      	orrs	r3, r2
 800c778:	617b      	str	r3, [r7, #20]
 800c77a:	e018      	b.n	800c7ae <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c77c:	68fb      	ldr	r3, [r7, #12]
 800c77e:	681b      	ldr	r3, [r3, #0]
 800c780:	689b      	ldr	r3, [r3, #8]
 800c782:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c786:	2b00      	cmp	r3, #0
 800c788:	d102      	bne.n	800c790 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800c78a:	68bb      	ldr	r3, [r7, #8]
 800c78c:	2200      	movs	r2, #0
 800c78e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c790:	68bb      	ldr	r3, [r7, #8]
 800c792:	781b      	ldrb	r3, [r3, #0]
 800c794:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800c796:	68bb      	ldr	r3, [r7, #8]
 800c798:	785b      	ldrb	r3, [r3, #1]
 800c79a:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c79c:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800c79e:	68ba      	ldr	r2, [r7, #8]
 800c7a0:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800c7a2:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800c7a4:	68bb      	ldr	r3, [r7, #8]
 800c7a6:	78db      	ldrb	r3, [r3, #3]
 800c7a8:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800c7aa:	4313      	orrs	r3, r2
 800c7ac:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	22ca      	movs	r2, #202	@ 0xca
 800c7b4:	625a      	str	r2, [r3, #36]	@ 0x24
 800c7b6:	68fb      	ldr	r3, [r7, #12]
 800c7b8:	681b      	ldr	r3, [r3, #0]
 800c7ba:	2253      	movs	r2, #83	@ 0x53
 800c7bc:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c7be:	68f8      	ldr	r0, [r7, #12]
 800c7c0:	f000 fa0c 	bl	800cbdc <RTC_EnterInitMode>
 800c7c4:	4603      	mov	r3, r0
 800c7c6:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800c7c8:	7cfb      	ldrb	r3, [r7, #19]
 800c7ca:	2b00      	cmp	r3, #0
 800c7cc:	d11e      	bne.n	800c80c <HAL_RTC_SetTime+0x10c>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	681a      	ldr	r2, [r3, #0]
 800c7d2:	6979      	ldr	r1, [r7, #20]
 800c7d4:	4b16      	ldr	r3, [pc, #88]	@ (800c830 <HAL_RTC_SetTime+0x130>)
 800c7d6:	400b      	ands	r3, r1
 800c7d8:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800c7da:	68fb      	ldr	r3, [r7, #12]
 800c7dc:	681b      	ldr	r3, [r3, #0]
 800c7de:	689a      	ldr	r2, [r3, #8]
 800c7e0:	68fb      	ldr	r3, [r7, #12]
 800c7e2:	681b      	ldr	r3, [r3, #0]
 800c7e4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800c7e8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800c7ea:	68fb      	ldr	r3, [r7, #12]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	6899      	ldr	r1, [r3, #8]
 800c7f0:	68bb      	ldr	r3, [r7, #8]
 800c7f2:	68da      	ldr	r2, [r3, #12]
 800c7f4:	68bb      	ldr	r3, [r7, #8]
 800c7f6:	691b      	ldr	r3, [r3, #16]
 800c7f8:	431a      	orrs	r2, r3
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	681b      	ldr	r3, [r3, #0]
 800c7fe:	430a      	orrs	r2, r1
 800c800:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c802:	68f8      	ldr	r0, [r7, #12]
 800c804:	f000 fa21 	bl	800cc4a <RTC_ExitInitMode>
 800c808:	4603      	mov	r3, r0
 800c80a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800c80c:	7cfb      	ldrb	r3, [r7, #19]
 800c80e:	2b00      	cmp	r3, #0
 800c810:	d102      	bne.n	800c818 <HAL_RTC_SetTime+0x118>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	2201      	movs	r2, #1
 800c816:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c818:	68fb      	ldr	r3, [r7, #12]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	22ff      	movs	r2, #255	@ 0xff
 800c81e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	2200      	movs	r2, #0
 800c824:	771a      	strb	r2, [r3, #28]

  return status;
 800c826:	7cfb      	ldrb	r3, [r7, #19]
}
 800c828:	4618      	mov	r0, r3
 800c82a:	371c      	adds	r7, #28
 800c82c:	46bd      	mov	sp, r7
 800c82e:	bd90      	pop	{r4, r7, pc}
 800c830:	007f7f7f 	.word	0x007f7f7f

0800c834 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800c834:	b590      	push	{r4, r7, lr}
 800c836:	b087      	sub	sp, #28
 800c838:	af00      	add	r7, sp, #0
 800c83a:	60f8      	str	r0, [r7, #12]
 800c83c:	60b9      	str	r1, [r7, #8]
 800c83e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800c840:	2300      	movs	r3, #0
 800c842:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	7f1b      	ldrb	r3, [r3, #28]
 800c848:	2b01      	cmp	r3, #1
 800c84a:	d101      	bne.n	800c850 <HAL_RTC_SetDate+0x1c>
 800c84c:	2302      	movs	r3, #2
 800c84e:	e06f      	b.n	800c930 <HAL_RTC_SetDate+0xfc>
 800c850:	68fb      	ldr	r3, [r7, #12]
 800c852:	2201      	movs	r2, #1
 800c854:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	2202      	movs	r2, #2
 800c85a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d10e      	bne.n	800c880 <HAL_RTC_SetDate+0x4c>
 800c862:	68bb      	ldr	r3, [r7, #8]
 800c864:	785b      	ldrb	r3, [r3, #1]
 800c866:	f003 0310 	and.w	r3, r3, #16
 800c86a:	2b00      	cmp	r3, #0
 800c86c:	d008      	beq.n	800c880 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800c86e:	68bb      	ldr	r3, [r7, #8]
 800c870:	785b      	ldrb	r3, [r3, #1]
 800c872:	f023 0310 	bic.w	r3, r3, #16
 800c876:	b2db      	uxtb	r3, r3
 800c878:	330a      	adds	r3, #10
 800c87a:	b2da      	uxtb	r2, r3
 800c87c:	68bb      	ldr	r3, [r7, #8]
 800c87e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	2b00      	cmp	r3, #0
 800c884:	d11c      	bne.n	800c8c0 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c886:	68bb      	ldr	r3, [r7, #8]
 800c888:	78db      	ldrb	r3, [r3, #3]
 800c88a:	4618      	mov	r0, r3
 800c88c:	f000 fa02 	bl	800cc94 <RTC_ByteToBcd2>
 800c890:	4603      	mov	r3, r0
 800c892:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c894:	68bb      	ldr	r3, [r7, #8]
 800c896:	785b      	ldrb	r3, [r3, #1]
 800c898:	4618      	mov	r0, r3
 800c89a:	f000 f9fb 	bl	800cc94 <RTC_ByteToBcd2>
 800c89e:	4603      	mov	r3, r0
 800c8a0:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c8a2:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800c8a4:	68bb      	ldr	r3, [r7, #8]
 800c8a6:	789b      	ldrb	r3, [r3, #2]
 800c8a8:	4618      	mov	r0, r3
 800c8aa:	f000 f9f3 	bl	800cc94 <RTC_ByteToBcd2>
 800c8ae:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800c8b0:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800c8b4:	68bb      	ldr	r3, [r7, #8]
 800c8b6:	781b      	ldrb	r3, [r3, #0]
 800c8b8:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800c8ba:	4313      	orrs	r3, r2
 800c8bc:	617b      	str	r3, [r7, #20]
 800c8be:	e00e      	b.n	800c8de <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c8c0:	68bb      	ldr	r3, [r7, #8]
 800c8c2:	78db      	ldrb	r3, [r3, #3]
 800c8c4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800c8c6:	68bb      	ldr	r3, [r7, #8]
 800c8c8:	785b      	ldrb	r3, [r3, #1]
 800c8ca:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c8cc:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800c8ce:	68ba      	ldr	r2, [r7, #8]
 800c8d0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800c8d2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800c8d4:	68bb      	ldr	r3, [r7, #8]
 800c8d6:	781b      	ldrb	r3, [r3, #0]
 800c8d8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800c8da:	4313      	orrs	r3, r2
 800c8dc:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	22ca      	movs	r2, #202	@ 0xca
 800c8e4:	625a      	str	r2, [r3, #36]	@ 0x24
 800c8e6:	68fb      	ldr	r3, [r7, #12]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	2253      	movs	r2, #83	@ 0x53
 800c8ec:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800c8ee:	68f8      	ldr	r0, [r7, #12]
 800c8f0:	f000 f974 	bl	800cbdc <RTC_EnterInitMode>
 800c8f4:	4603      	mov	r3, r0
 800c8f6:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800c8f8:	7cfb      	ldrb	r3, [r7, #19]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d10a      	bne.n	800c914 <HAL_RTC_SetDate+0xe0>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	681a      	ldr	r2, [r3, #0]
 800c902:	6979      	ldr	r1, [r7, #20]
 800c904:	4b0c      	ldr	r3, [pc, #48]	@ (800c938 <HAL_RTC_SetDate+0x104>)
 800c906:	400b      	ands	r3, r1
 800c908:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800c90a:	68f8      	ldr	r0, [r7, #12]
 800c90c:	f000 f99d 	bl	800cc4a <RTC_ExitInitMode>
 800c910:	4603      	mov	r3, r0
 800c912:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800c914:	7cfb      	ldrb	r3, [r7, #19]
 800c916:	2b00      	cmp	r3, #0
 800c918:	d102      	bne.n	800c920 <HAL_RTC_SetDate+0xec>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	2201      	movs	r2, #1
 800c91e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	22ff      	movs	r2, #255	@ 0xff
 800c926:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800c928:	68fb      	ldr	r3, [r7, #12]
 800c92a:	2200      	movs	r2, #0
 800c92c:	771a      	strb	r2, [r3, #28]

  return status;
 800c92e:	7cfb      	ldrb	r3, [r7, #19]
}
 800c930:	4618      	mov	r0, r3
 800c932:	371c      	adds	r7, #28
 800c934:	46bd      	mov	sp, r7
 800c936:	bd90      	pop	{r4, r7, pc}
 800c938:	00ffff3f 	.word	0x00ffff3f

0800c93c <HAL_RTC_SetAlarm>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800c93c:	b590      	push	{r4, r7, lr}
 800c93e:	b089      	sub	sp, #36	@ 0x24
 800c940:	af00      	add	r7, sp, #0
 800c942:	60f8      	str	r0, [r7, #12]
 800c944:	60b9      	str	r1, [r7, #8]
 800c946:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800c948:	2300      	movs	r3, #0
 800c94a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpreg = 0U;
 800c94c:	2300      	movs	r3, #0
 800c94e:	61fb      	str	r3, [r7, #28]
  uint32_t subsecondtmpreg = 0U;
 800c950:	2300      	movs	r3, #0
 800c952:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	7f1b      	ldrb	r3, [r3, #28]
 800c958:	2b01      	cmp	r3, #1
 800c95a:	d101      	bne.n	800c960 <HAL_RTC_SetAlarm+0x24>
 800c95c:	2302      	movs	r3, #2
 800c95e:	e113      	b.n	800cb88 <HAL_RTC_SetAlarm+0x24c>
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	2201      	movs	r2, #1
 800c964:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800c966:	68fb      	ldr	r3, [r7, #12]
 800c968:	2202      	movs	r2, #2
 800c96a:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d137      	bne.n	800c9e2 <HAL_RTC_SetAlarm+0xa6>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	689b      	ldr	r3, [r3, #8]
 800c978:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c97c:	2b00      	cmp	r3, #0
 800c97e:	d102      	bne.n	800c986 <HAL_RTC_SetAlarm+0x4a>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c980:	68bb      	ldr	r3, [r7, #8]
 800c982:	2200      	movs	r2, #0
 800c984:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c986:	68bb      	ldr	r3, [r7, #8]
 800c988:	781b      	ldrb	r3, [r3, #0]
 800c98a:	4618      	mov	r0, r3
 800c98c:	f000 f982 	bl	800cc94 <RTC_ByteToBcd2>
 800c990:	4603      	mov	r3, r0
 800c992:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c994:	68bb      	ldr	r3, [r7, #8]
 800c996:	785b      	ldrb	r3, [r3, #1]
 800c998:	4618      	mov	r0, r3
 800c99a:	f000 f97b 	bl	800cc94 <RTC_ByteToBcd2>
 800c99e:	4603      	mov	r3, r0
 800c9a0:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c9a2:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800c9a4:	68bb      	ldr	r3, [r7, #8]
 800c9a6:	789b      	ldrb	r3, [r3, #2]
 800c9a8:	4618      	mov	r0, r3
 800c9aa:	f000 f973 	bl	800cc94 <RTC_ByteToBcd2>
 800c9ae:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800c9b0:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800c9b4:	68bb      	ldr	r3, [r7, #8]
 800c9b6:	78db      	ldrb	r3, [r3, #3]
 800c9b8:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 800c9ba:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800c9be:	68bb      	ldr	r3, [r7, #8]
 800c9c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 800c9c4:	4618      	mov	r0, r3
 800c9c6:	f000 f965 	bl	800cc94 <RTC_ByteToBcd2>
 800c9ca:	4603      	mov	r3, r0
 800c9cc:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_ALRMAR_PM_Pos)  | \
 800c9ce:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 800c9d2:	68bb      	ldr	r3, [r7, #8]
 800c9d4:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 800c9d6:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800c9d8:	68bb      	ldr	r3, [r7, #8]
 800c9da:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 800c9dc:	4313      	orrs	r3, r2
 800c9de:	61fb      	str	r3, [r7, #28]
 800c9e0:	e023      	b.n	800ca2a <HAL_RTC_SetAlarm+0xee>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800c9e2:	68fb      	ldr	r3, [r7, #12]
 800c9e4:	681b      	ldr	r3, [r3, #0]
 800c9e6:	689b      	ldr	r3, [r3, #8]
 800c9e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d102      	bne.n	800c9f6 <HAL_RTC_SetAlarm+0xba>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800c9f0:	68bb      	ldr	r3, [r7, #8]
 800c9f2:	2200      	movs	r2, #0
 800c9f4:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800c9f6:	68bb      	ldr	r3, [r7, #8]
 800c9f8:	781b      	ldrb	r3, [r3, #0]
 800c9fa:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800c9fc:	68bb      	ldr	r3, [r7, #8]
 800c9fe:	785b      	ldrb	r3, [r3, #1]
 800ca00:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800ca02:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800ca04:	68ba      	ldr	r2, [r7, #8]
 800ca06:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800ca08:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800ca0a:	68bb      	ldr	r3, [r7, #8]
 800ca0c:	78db      	ldrb	r3, [r3, #3]
 800ca0e:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 800ca10:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800ca12:	68bb      	ldr	r3, [r7, #8]
 800ca14:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ca18:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos)  | \
 800ca1a:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800ca1c:	68bb      	ldr	r3, [r7, #8]
 800ca1e:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 800ca20:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 800ca22:	68bb      	ldr	r3, [r7, #8]
 800ca24:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 800ca26:	4313      	orrs	r3, r2
 800ca28:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800ca2a:	68bb      	ldr	r3, [r7, #8]
 800ca2c:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 800ca2e:	68bb      	ldr	r3, [r7, #8]
 800ca30:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800ca32:	4313      	orrs	r3, r2
 800ca34:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800ca36:	68fb      	ldr	r3, [r7, #12]
 800ca38:	681b      	ldr	r3, [r3, #0]
 800ca3a:	22ca      	movs	r2, #202	@ 0xca
 800ca3c:	625a      	str	r2, [r3, #36]	@ 0x24
 800ca3e:	68fb      	ldr	r3, [r7, #12]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	2253      	movs	r2, #83	@ 0x53
 800ca44:	625a      	str	r2, [r3, #36]	@ 0x24

  if (sAlarm->Alarm == RTC_ALARM_A)
 800ca46:	68bb      	ldr	r3, [r7, #8]
 800ca48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ca4e:	d148      	bne.n	800cae2 <HAL_RTC_SetAlarm+0x1a6>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800ca50:	68fb      	ldr	r3, [r7, #12]
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	689a      	ldr	r2, [r3, #8]
 800ca56:	68fb      	ldr	r3, [r7, #12]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800ca5e:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	689a      	ldr	r2, [r3, #8]
 800ca66:	68fb      	ldr	r3, [r7, #12]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800ca6e:	609a      	str	r2, [r3, #8]

    /* Clear Alarm A flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800ca70:	68fb      	ldr	r3, [r7, #12]
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	68db      	ldr	r3, [r3, #12]
 800ca76:	b2da      	uxtb	r2, r3
 800ca78:	68fb      	ldr	r3, [r7, #12]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	f462 72c0 	orn	r2, r2, #384	@ 0x180
 800ca80:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ca82:	f7f8 fd89 	bl	8005598 <HAL_GetTick>
 800ca86:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800ca88:	e013      	b.n	800cab2 <HAL_RTC_SetAlarm+0x176>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800ca8a:	f7f8 fd85 	bl	8005598 <HAL_GetTick>
 800ca8e:	4602      	mov	r2, r0
 800ca90:	69bb      	ldr	r3, [r7, #24]
 800ca92:	1ad3      	subs	r3, r2, r3
 800ca94:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ca98:	d90b      	bls.n	800cab2 <HAL_RTC_SetAlarm+0x176>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	22ff      	movs	r2, #255	@ 0xff
 800caa0:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800caa2:	68fb      	ldr	r3, [r7, #12]
 800caa4:	2203      	movs	r2, #3
 800caa6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	2200      	movs	r2, #0
 800caac:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800caae:	2303      	movs	r3, #3
 800cab0:	e06a      	b.n	800cb88 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	68db      	ldr	r3, [r3, #12]
 800cab8:	f003 0301 	and.w	r3, r3, #1
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	d0e4      	beq.n	800ca8a <HAL_RTC_SetAlarm+0x14e>
      }
    }

    /* Configure Alarm A register */
    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800cac0:	68fb      	ldr	r3, [r7, #12]
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	69fa      	ldr	r2, [r7, #28]
 800cac6:	61da      	str	r2, [r3, #28]
    /* Configure Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	697a      	ldr	r2, [r7, #20]
 800cace:	645a      	str	r2, [r3, #68]	@ 0x44
    /* Enable Alarm A */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800cad0:	68fb      	ldr	r3, [r7, #12]
 800cad2:	681b      	ldr	r3, [r3, #0]
 800cad4:	689a      	ldr	r2, [r3, #8]
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800cade:	609a      	str	r2, [r3, #8]
 800cae0:	e047      	b.n	800cb72 <HAL_RTC_SetAlarm+0x236>
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	689a      	ldr	r2, [r3, #8]
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800caf0:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 800caf2:	68fb      	ldr	r3, [r7, #12]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	689a      	ldr	r2, [r3, #8]
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	681b      	ldr	r3, [r3, #0]
 800cafc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800cb00:	609a      	str	r2, [r3, #8]

    /* Clear Alarm B flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	68db      	ldr	r3, [r3, #12]
 800cb08:	b2da      	uxtb	r2, r3
 800cb0a:	68fb      	ldr	r3, [r7, #12]
 800cb0c:	681b      	ldr	r3, [r3, #0]
 800cb0e:	f462 7220 	orn	r2, r2, #640	@ 0x280
 800cb12:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800cb14:	f7f8 fd40 	bl	8005598 <HAL_GetTick>
 800cb18:	61b8      	str	r0, [r7, #24]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800cb1a:	e013      	b.n	800cb44 <HAL_RTC_SetAlarm+0x208>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cb1c:	f7f8 fd3c 	bl	8005598 <HAL_GetTick>
 800cb20:	4602      	mov	r2, r0
 800cb22:	69bb      	ldr	r3, [r7, #24]
 800cb24:	1ad3      	subs	r3, r2, r3
 800cb26:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cb2a:	d90b      	bls.n	800cb44 <HAL_RTC_SetAlarm+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cb2c:	68fb      	ldr	r3, [r7, #12]
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	22ff      	movs	r2, #255	@ 0xff
 800cb32:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800cb34:	68fb      	ldr	r3, [r7, #12]
 800cb36:	2203      	movs	r2, #3
 800cb38:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800cb3a:	68fb      	ldr	r3, [r7, #12]
 800cb3c:	2200      	movs	r2, #0
 800cb3e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800cb40:	2303      	movs	r3, #3
 800cb42:	e021      	b.n	800cb88 <HAL_RTC_SetAlarm+0x24c>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 800cb44:	68fb      	ldr	r3, [r7, #12]
 800cb46:	681b      	ldr	r3, [r3, #0]
 800cb48:	68db      	ldr	r3, [r3, #12]
 800cb4a:	f003 0302 	and.w	r3, r3, #2
 800cb4e:	2b00      	cmp	r3, #0
 800cb50:	d0e4      	beq.n	800cb1c <HAL_RTC_SetAlarm+0x1e0>
      }
    }

    /* Configure Alarm B register */
    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	69fa      	ldr	r2, [r7, #28]
 800cb58:	621a      	str	r2, [r3, #32]
    /* Configure Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	681b      	ldr	r3, [r3, #0]
 800cb5e:	697a      	ldr	r2, [r7, #20]
 800cb60:	649a      	str	r2, [r3, #72]	@ 0x48
    /* Enable Alarm B */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800cb62:	68fb      	ldr	r3, [r7, #12]
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	689a      	ldr	r2, [r3, #8]
 800cb68:	68fb      	ldr	r3, [r7, #12]
 800cb6a:	681b      	ldr	r3, [r3, #0]
 800cb6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800cb70:	609a      	str	r2, [r3, #8]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cb72:	68fb      	ldr	r3, [r7, #12]
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	22ff      	movs	r2, #255	@ 0xff
 800cb78:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800cb7a:	68fb      	ldr	r3, [r7, #12]
 800cb7c:	2201      	movs	r2, #1
 800cb7e:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cb80:	68fb      	ldr	r3, [r7, #12]
 800cb82:	2200      	movs	r2, #0
 800cb84:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800cb86:	2300      	movs	r3, #0
}
 800cb88:	4618      	mov	r0, r3
 800cb8a:	3724      	adds	r7, #36	@ 0x24
 800cb8c:	46bd      	mov	sp, r7
 800cb8e:	bd90      	pop	{r4, r7, pc}

0800cb90 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800cb90:	b580      	push	{r7, lr}
 800cb92:	b084      	sub	sp, #16
 800cb94:	af00      	add	r7, sp, #0
 800cb96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800cb98:	2300      	movs	r3, #0
 800cb9a:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800cb9c:	687b      	ldr	r3, [r7, #4]
 800cb9e:	681b      	ldr	r3, [r3, #0]
 800cba0:	4a0d      	ldr	r2, [pc, #52]	@ (800cbd8 <HAL_RTC_WaitForSynchro+0x48>)
 800cba2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800cba4:	f7f8 fcf8 	bl	8005598 <HAL_GetTick>
 800cba8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800cbaa:	e009      	b.n	800cbc0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cbac:	f7f8 fcf4 	bl	8005598 <HAL_GetTick>
 800cbb0:	4602      	mov	r2, r0
 800cbb2:	68fb      	ldr	r3, [r7, #12]
 800cbb4:	1ad3      	subs	r3, r2, r3
 800cbb6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cbba:	d901      	bls.n	800cbc0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800cbbc:	2303      	movs	r3, #3
 800cbbe:	e007      	b.n	800cbd0 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	681b      	ldr	r3, [r3, #0]
 800cbc4:	68db      	ldr	r3, [r3, #12]
 800cbc6:	f003 0320 	and.w	r3, r3, #32
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d0ee      	beq.n	800cbac <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800cbce:	2300      	movs	r3, #0
}
 800cbd0:	4618      	mov	r0, r3
 800cbd2:	3710      	adds	r7, #16
 800cbd4:	46bd      	mov	sp, r7
 800cbd6:	bd80      	pop	{r7, pc}
 800cbd8:	0001ff5f 	.word	0x0001ff5f

0800cbdc <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800cbdc:	b580      	push	{r7, lr}
 800cbde:	b084      	sub	sp, #16
 800cbe0:	af00      	add	r7, sp, #0
 800cbe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800cbe4:	2300      	movs	r3, #0
 800cbe6:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800cbe8:	2300      	movs	r3, #0
 800cbea:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	68db      	ldr	r3, [r3, #12]
 800cbf2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d122      	bne.n	800cc40 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800cbfa:	687b      	ldr	r3, [r7, #4]
 800cbfc:	681b      	ldr	r3, [r3, #0]
 800cbfe:	68da      	ldr	r2, [r3, #12]
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800cc08:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800cc0a:	f7f8 fcc5 	bl	8005598 <HAL_GetTick>
 800cc0e:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800cc10:	e00c      	b.n	800cc2c <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800cc12:	f7f8 fcc1 	bl	8005598 <HAL_GetTick>
 800cc16:	4602      	mov	r2, r0
 800cc18:	68bb      	ldr	r3, [r7, #8]
 800cc1a:	1ad3      	subs	r3, r2, r3
 800cc1c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800cc20:	d904      	bls.n	800cc2c <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800cc22:	687b      	ldr	r3, [r7, #4]
 800cc24:	2204      	movs	r2, #4
 800cc26:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800cc28:	2301      	movs	r3, #1
 800cc2a:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	681b      	ldr	r3, [r3, #0]
 800cc30:	68db      	ldr	r3, [r3, #12]
 800cc32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d102      	bne.n	800cc40 <RTC_EnterInitMode+0x64>
 800cc3a:	7bfb      	ldrb	r3, [r7, #15]
 800cc3c:	2b01      	cmp	r3, #1
 800cc3e:	d1e8      	bne.n	800cc12 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800cc40:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc42:	4618      	mov	r0, r3
 800cc44:	3710      	adds	r7, #16
 800cc46:	46bd      	mov	sp, r7
 800cc48:	bd80      	pop	{r7, pc}

0800cc4a <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800cc4a:	b580      	push	{r7, lr}
 800cc4c:	b084      	sub	sp, #16
 800cc4e:	af00      	add	r7, sp, #0
 800cc50:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800cc52:	2300      	movs	r3, #0
 800cc54:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	68da      	ldr	r2, [r3, #12]
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800cc64:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800cc66:	687b      	ldr	r3, [r7, #4]
 800cc68:	681b      	ldr	r3, [r3, #0]
 800cc6a:	689b      	ldr	r3, [r3, #8]
 800cc6c:	f003 0320 	and.w	r3, r3, #32
 800cc70:	2b00      	cmp	r3, #0
 800cc72:	d10a      	bne.n	800cc8a <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800cc74:	6878      	ldr	r0, [r7, #4]
 800cc76:	f7ff ff8b 	bl	800cb90 <HAL_RTC_WaitForSynchro>
 800cc7a:	4603      	mov	r3, r0
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d004      	beq.n	800cc8a <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	2204      	movs	r2, #4
 800cc84:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800cc86:	2301      	movs	r3, #1
 800cc88:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800cc8a:	7bfb      	ldrb	r3, [r7, #15]
}
 800cc8c:	4618      	mov	r0, r3
 800cc8e:	3710      	adds	r7, #16
 800cc90:	46bd      	mov	sp, r7
 800cc92:	bd80      	pop	{r7, pc}

0800cc94 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800cc94:	b480      	push	{r7}
 800cc96:	b085      	sub	sp, #20
 800cc98:	af00      	add	r7, sp, #0
 800cc9a:	4603      	mov	r3, r0
 800cc9c:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800cc9e:	2300      	movs	r3, #0
 800cca0:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800cca2:	e005      	b.n	800ccb0 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800cca4:	68fb      	ldr	r3, [r7, #12]
 800cca6:	3301      	adds	r3, #1
 800cca8:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800ccaa:	79fb      	ldrb	r3, [r7, #7]
 800ccac:	3b0a      	subs	r3, #10
 800ccae:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800ccb0:	79fb      	ldrb	r3, [r7, #7]
 800ccb2:	2b09      	cmp	r3, #9
 800ccb4:	d8f6      	bhi.n	800cca4 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	b2db      	uxtb	r3, r3
 800ccba:	011b      	lsls	r3, r3, #4
 800ccbc:	b2da      	uxtb	r2, r3
 800ccbe:	79fb      	ldrb	r3, [r7, #7]
 800ccc0:	4313      	orrs	r3, r2
 800ccc2:	b2db      	uxtb	r3, r3
}
 800ccc4:	4618      	mov	r0, r3
 800ccc6:	3714      	adds	r7, #20
 800ccc8:	46bd      	mov	sp, r7
 800ccca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccce:	4770      	bx	lr

0800ccd0 <HAL_RTCEx_SetTimeStamp>:
  *             @arg RTC_TIMESTAMPPIN_POS1: PI8 is selected as RTC Timestamp Pin.
  *             @arg RTC_TIMESTAMPPIN_POS2: PC1 is selected as RTC Timestamp Pin.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetTimeStamp(RTC_HandleTypeDef *hrtc, uint32_t RTC_TimeStampEdge, uint32_t RTC_TimeStampPin)
{
 800ccd0:	b480      	push	{r7}
 800ccd2:	b087      	sub	sp, #28
 800ccd4:	af00      	add	r7, sp, #0
 800ccd6:	60f8      	str	r0, [r7, #12]
 800ccd8:	60b9      	str	r1, [r7, #8]
 800ccda:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800ccdc:	2300      	movs	r3, #0
 800ccde:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_TIMESTAMP_EDGE(RTC_TimeStampEdge));
  assert_param(IS_RTC_TIMESTAMP_PIN(RTC_TimeStampPin));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	7f1b      	ldrb	r3, [r3, #28]
 800cce4:	2b01      	cmp	r3, #1
 800cce6:	d101      	bne.n	800ccec <HAL_RTCEx_SetTimeStamp+0x1c>
 800cce8:	2302      	movs	r3, #2
 800ccea:	e050      	b.n	800cd8e <HAL_RTCEx_SetTimeStamp+0xbe>
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	2201      	movs	r2, #1
 800ccf0:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	2202      	movs	r2, #2
 800ccf6:	775a      	strb	r2, [r3, #29]

  hrtc->Instance->OR &= (uint32_t)~RTC_OR_TSINSEL;
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	681b      	ldr	r3, [r3, #0]
 800ccfc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	f022 0206 	bic.w	r2, r2, #6
 800cd06:	64da      	str	r2, [r3, #76]	@ 0x4c
  hrtc->Instance->OR |= (uint32_t)(RTC_TimeStampPin);
 800cd08:	68fb      	ldr	r3, [r7, #12]
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	687a      	ldr	r2, [r7, #4]
 800cd14:	430a      	orrs	r2, r1
 800cd16:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get the RTC_CR register and clear the bits to be configured */
  tmpreg = (uint32_t)(hrtc->Instance->CR & (uint32_t)~(RTC_CR_TSEDGE | RTC_CR_TSE));
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	689a      	ldr	r2, [r3, #8]
 800cd1e:	4b1f      	ldr	r3, [pc, #124]	@ (800cd9c <HAL_RTCEx_SetTimeStamp+0xcc>)
 800cd20:	4013      	ands	r3, r2
 800cd22:	617b      	str	r3, [r7, #20]

  /* Configure the Timestamp TSEDGE bit */
  tmpreg |= RTC_TimeStampEdge;
 800cd24:	697a      	ldr	r2, [r7, #20]
 800cd26:	68bb      	ldr	r3, [r7, #8]
 800cd28:	4313      	orrs	r3, r2
 800cd2a:	617b      	str	r3, [r7, #20]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	22ca      	movs	r2, #202	@ 0xca
 800cd32:	625a      	str	r2, [r3, #36]	@ 0x24
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	681b      	ldr	r3, [r3, #0]
 800cd38:	2253      	movs	r2, #83	@ 0x53
 800cd3a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Copy the desired configuration into the CR register */
  hrtc->Instance->CR = (uint32_t)tmpreg;
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	697a      	ldr	r2, [r7, #20]
 800cd42:	609a      	str	r2, [r3, #8]

  /* Clear RTC Timestamp flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSF);
 800cd44:	68fb      	ldr	r3, [r7, #12]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	68db      	ldr	r3, [r3, #12]
 800cd4a:	b2da      	uxtb	r2, r3
 800cd4c:	68fb      	ldr	r3, [r7, #12]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	f462 6208 	orn	r2, r2, #2176	@ 0x880
 800cd54:	60da      	str	r2, [r3, #12]

  /* Clear RTC Timestamp overrun Flag */
  __HAL_RTC_TIMESTAMP_CLEAR_FLAG(hrtc, RTC_FLAG_TSOVF);
 800cd56:	68fb      	ldr	r3, [r7, #12]
 800cd58:	681b      	ldr	r3, [r3, #0]
 800cd5a:	68db      	ldr	r3, [r3, #12]
 800cd5c:	b2da      	uxtb	r2, r3
 800cd5e:	68fb      	ldr	r3, [r7, #12]
 800cd60:	681b      	ldr	r3, [r3, #0]
 800cd62:	f462 5284 	orn	r2, r2, #4224	@ 0x1080
 800cd66:	60da      	str	r2, [r3, #12]

  /* Enable the Timestamp saving */
  __HAL_RTC_TIMESTAMP_ENABLE(hrtc);
 800cd68:	68fb      	ldr	r3, [r7, #12]
 800cd6a:	681b      	ldr	r3, [r3, #0]
 800cd6c:	689a      	ldr	r2, [r3, #8]
 800cd6e:	68fb      	ldr	r3, [r7, #12]
 800cd70:	681b      	ldr	r3, [r3, #0]
 800cd72:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800cd76:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	681b      	ldr	r3, [r3, #0]
 800cd7c:	22ff      	movs	r2, #255	@ 0xff
 800cd7e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	2201      	movs	r2, #1
 800cd84:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	2200      	movs	r2, #0
 800cd8a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800cd8c:	2300      	movs	r3, #0
}
 800cd8e:	4618      	mov	r0, r3
 800cd90:	371c      	adds	r7, #28
 800cd92:	46bd      	mov	sp, r7
 800cd94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd98:	4770      	bx	lr
 800cd9a:	bf00      	nop
 800cd9c:	fffff7f7 	.word	0xfffff7f7

0800cda0 <HAL_SAI_InitProtocol>:
  *                   the configuration information for SAI module.
  * @param  nbslot Number of slot.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_InitProtocol(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800cda0:	b580      	push	{r7, lr}
 800cda2:	b086      	sub	sp, #24
 800cda4:	af00      	add	r7, sp, #0
 800cda6:	60f8      	str	r0, [r7, #12]
 800cda8:	60b9      	str	r1, [r7, #8]
 800cdaa:	607a      	str	r2, [r7, #4]
 800cdac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800cdae:	2300      	movs	r3, #0
 800cdb0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_SAI_SUPPORTED_PROTOCOL(protocol));
  assert_param(IS_SAI_PROTOCOL_DATASIZE(datasize));

  switch (protocol)
 800cdb2:	68bb      	ldr	r3, [r7, #8]
 800cdb4:	2b02      	cmp	r3, #2
 800cdb6:	d904      	bls.n	800cdc2 <HAL_SAI_InitProtocol+0x22>
 800cdb8:	68bb      	ldr	r3, [r7, #8]
 800cdba:	3b03      	subs	r3, #3
 800cdbc:	2b01      	cmp	r3, #1
 800cdbe:	d812      	bhi.n	800cde6 <HAL_SAI_InitProtocol+0x46>
 800cdc0:	e008      	b.n	800cdd4 <HAL_SAI_InitProtocol+0x34>
  {
    case SAI_I2S_STANDARD :
    case SAI_I2S_MSBJUSTIFIED :
    case SAI_I2S_LSBJUSTIFIED :
      status = SAI_InitI2S(hsai, protocol, datasize, nbslot);
 800cdc2:	683b      	ldr	r3, [r7, #0]
 800cdc4:	687a      	ldr	r2, [r7, #4]
 800cdc6:	68b9      	ldr	r1, [r7, #8]
 800cdc8:	68f8      	ldr	r0, [r7, #12]
 800cdca:	f000 fb1d 	bl	800d408 <SAI_InitI2S>
 800cdce:	4603      	mov	r3, r0
 800cdd0:	75fb      	strb	r3, [r7, #23]
      break;
 800cdd2:	e00b      	b.n	800cdec <HAL_SAI_InitProtocol+0x4c>
    case SAI_PCM_LONG :
    case SAI_PCM_SHORT :
      status = SAI_InitPCM(hsai, protocol, datasize, nbslot);
 800cdd4:	683b      	ldr	r3, [r7, #0]
 800cdd6:	687a      	ldr	r2, [r7, #4]
 800cdd8:	68b9      	ldr	r1, [r7, #8]
 800cdda:	68f8      	ldr	r0, [r7, #12]
 800cddc:	f000 fbc2 	bl	800d564 <SAI_InitPCM>
 800cde0:	4603      	mov	r3, r0
 800cde2:	75fb      	strb	r3, [r7, #23]
      break;
 800cde4:	e002      	b.n	800cdec <HAL_SAI_InitProtocol+0x4c>
    default :
      status = HAL_ERROR;
 800cde6:	2301      	movs	r3, #1
 800cde8:	75fb      	strb	r3, [r7, #23]
      break;
 800cdea:	bf00      	nop
  }

  if (status == HAL_OK)
 800cdec:	7dfb      	ldrb	r3, [r7, #23]
 800cdee:	2b00      	cmp	r3, #0
 800cdf0:	d104      	bne.n	800cdfc <HAL_SAI_InitProtocol+0x5c>
  {
    status = HAL_SAI_Init(hsai);
 800cdf2:	68f8      	ldr	r0, [r7, #12]
 800cdf4:	f000 f808 	bl	800ce08 <HAL_SAI_Init>
 800cdf8:	4603      	mov	r3, r0
 800cdfa:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800cdfc:	7dfb      	ldrb	r3, [r7, #23]
}
 800cdfe:	4618      	mov	r0, r3
 800ce00:	3718      	adds	r7, #24
 800ce02:	46bd      	mov	sp, r7
 800ce04:	bd80      	pop	{r7, pc}
	...

0800ce08 <HAL_SAI_Init>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Init(SAI_HandleTypeDef *hsai)
{
 800ce08:	b580      	push	{r7, lr}
 800ce0a:	b088      	sub	sp, #32
 800ce0c:	af00      	add	r7, sp, #0
 800ce0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregisterGCR = 0;
 800ce10:	2300      	movs	r3, #0
 800ce12:	61fb      	str	r3, [r7, #28]
  uint32_t ckstr_bits = 0;
 800ce14:	2300      	movs	r3, #0
 800ce16:	61bb      	str	r3, [r7, #24]
  uint32_t syncen_bits = 0;
 800ce18:	2300      	movs	r3, #0
 800ce1a:	617b      	str	r3, [r7, #20]

  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	2b00      	cmp	r3, #0
 800ce20:	d101      	bne.n	800ce26 <HAL_SAI_Init+0x1e>
  {
    return HAL_ERROR;
 800ce22:	2301      	movs	r3, #1
 800ce24:	e156      	b.n	800d0d4 <HAL_SAI_Init+0x2cc>
  assert_param(IS_SAI_BLOCK_FIRSTBIT_OFFSET(hsai->SlotInit.FirstBitOffset));
  assert_param(IS_SAI_BLOCK_SLOT_SIZE(hsai->SlotInit.SlotSize));
  assert_param(IS_SAI_BLOCK_SLOT_NUMBER(hsai->SlotInit.SlotNumber));
  assert_param(IS_SAI_SLOT_ACTIVE(hsai->SlotInit.SlotActive));

  if (hsai->State == HAL_SAI_STATE_RESET)
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ce2c:	b2db      	uxtb	r3, r3
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d106      	bne.n	800ce40 <HAL_SAI_Init+0x38>
  {
    /* Allocate lock resource and initialize it */
    hsai->Lock = HAL_UNLOCKED;
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	2200      	movs	r2, #0
 800ce36:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      hsai->MspInitCallback = HAL_SAI_MspInit;
    }
    hsai->MspInitCallback(hsai);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_SAI_MspInit(hsai);
 800ce3a:	6878      	ldr	r0, [r7, #4]
 800ce3c:	f7f5 ff70 	bl	8002d20 <HAL_SAI_MspInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800ce40:	687b      	ldr	r3, [r7, #4]
 800ce42:	2202      	movs	r2, #2
 800ce44:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disable the selected SAI peripheral */
  SAI_Disable(hsai);
 800ce48:	6878      	ldr	r0, [r7, #4]
 800ce4a:	f000 fc41 	bl	800d6d0 <SAI_Disable>

  /* SAI Block Synchro Configuration -----------------------------------------*/
  /* This setting must be done with both audio block (A & B) disabled         */
  switch (hsai->Init.SynchroExt)
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	68db      	ldr	r3, [r3, #12]
 800ce52:	2b02      	cmp	r3, #2
 800ce54:	d00c      	beq.n	800ce70 <HAL_SAI_Init+0x68>
 800ce56:	2b02      	cmp	r3, #2
 800ce58:	d80d      	bhi.n	800ce76 <HAL_SAI_Init+0x6e>
 800ce5a:	2b00      	cmp	r3, #0
 800ce5c:	d002      	beq.n	800ce64 <HAL_SAI_Init+0x5c>
 800ce5e:	2b01      	cmp	r3, #1
 800ce60:	d003      	beq.n	800ce6a <HAL_SAI_Init+0x62>
      break;
    case SAI_SYNCEXT_OUTBLOCKB_ENABLE :
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
      break;
    default:
      break;
 800ce62:	e008      	b.n	800ce76 <HAL_SAI_Init+0x6e>
      tmpregisterGCR = 0;
 800ce64:	2300      	movs	r3, #0
 800ce66:	61fb      	str	r3, [r7, #28]
      break;
 800ce68:	e006      	b.n	800ce78 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_0;
 800ce6a:	2310      	movs	r3, #16
 800ce6c:	61fb      	str	r3, [r7, #28]
      break;
 800ce6e:	e003      	b.n	800ce78 <HAL_SAI_Init+0x70>
      tmpregisterGCR = SAI_GCR_SYNCOUT_1;
 800ce70:	2320      	movs	r3, #32
 800ce72:	61fb      	str	r3, [r7, #28]
      break;
 800ce74:	e000      	b.n	800ce78 <HAL_SAI_Init+0x70>
      break;
 800ce76:	bf00      	nop
  }

  switch (hsai->Init.Synchro)
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	689b      	ldr	r3, [r3, #8]
 800ce7c:	2b03      	cmp	r3, #3
 800ce7e:	d81e      	bhi.n	800cebe <HAL_SAI_Init+0xb6>
 800ce80:	a201      	add	r2, pc, #4	@ (adr r2, 800ce88 <HAL_SAI_Init+0x80>)
 800ce82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce86:	bf00      	nop
 800ce88:	0800ce99 	.word	0x0800ce99
 800ce8c:	0800ce9f 	.word	0x0800ce9f
 800ce90:	0800cea7 	.word	0x0800cea7
 800ce94:	0800ceaf 	.word	0x0800ceaf
  {
    case SAI_ASYNCHRONOUS :
    {
      syncen_bits = 0;
 800ce98:	2300      	movs	r3, #0
 800ce9a:	617b      	str	r3, [r7, #20]
    }
    break;
 800ce9c:	e010      	b.n	800cec0 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS :
    {
      syncen_bits = SAI_xCR1_SYNCEN_0;
 800ce9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800cea2:	617b      	str	r3, [r7, #20]
    }
    break;
 800cea4:	e00c      	b.n	800cec0 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI1 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800cea6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ceaa:	617b      	str	r3, [r7, #20]
    }
    break;
 800ceac:	e008      	b.n	800cec0 <HAL_SAI_Init+0xb8>
    case SAI_SYNCHRONOUS_EXT_SAI2 :
    {
      syncen_bits = SAI_xCR1_SYNCEN_1;
 800ceae:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800ceb2:	617b      	str	r3, [r7, #20]
      tmpregisterGCR |= SAI_GCR_SYNCIN_0;
 800ceb4:	69fb      	ldr	r3, [r7, #28]
 800ceb6:	f043 0301 	orr.w	r3, r3, #1
 800ceba:	61fb      	str	r3, [r7, #28]
    }
    break;
 800cebc:	e000      	b.n	800cec0 <HAL_SAI_Init+0xb8>
    default:
      break;
 800cebe:	bf00      	nop
  }

  if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800cec0:	687b      	ldr	r3, [r7, #4]
 800cec2:	681b      	ldr	r3, [r3, #0]
 800cec4:	4a85      	ldr	r2, [pc, #532]	@ (800d0dc <HAL_SAI_Init+0x2d4>)
 800cec6:	4293      	cmp	r3, r2
 800cec8:	d004      	beq.n	800ced4 <HAL_SAI_Init+0xcc>
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	4a84      	ldr	r2, [pc, #528]	@ (800d0e0 <HAL_SAI_Init+0x2d8>)
 800ced0:	4293      	cmp	r3, r2
 800ced2:	d103      	bne.n	800cedc <HAL_SAI_Init+0xd4>
  {
    SAI1->GCR = tmpregisterGCR;
 800ced4:	4a83      	ldr	r2, [pc, #524]	@ (800d0e4 <HAL_SAI_Init+0x2dc>)
 800ced6:	69fb      	ldr	r3, [r7, #28]
 800ced8:	6013      	str	r3, [r2, #0]
 800ceda:	e002      	b.n	800cee2 <HAL_SAI_Init+0xda>
  }
  else
  {
    SAI2->GCR = tmpregisterGCR;
 800cedc:	4a82      	ldr	r2, [pc, #520]	@ (800d0e8 <HAL_SAI_Init+0x2e0>)
 800cede:	69fb      	ldr	r3, [r7, #28]
 800cee0:	6013      	str	r3, [r2, #0]
  }

  if (hsai->Init.AudioFrequency != SAI_AUDIO_FREQUENCY_MCKDIV)
 800cee2:	687b      	ldr	r3, [r7, #4]
 800cee4:	69db      	ldr	r3, [r3, #28]
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d04c      	beq.n	800cf84 <HAL_SAI_Init+0x17c>
  {
    uint32_t freq = 0;
 800ceea:	2300      	movs	r3, #0
 800ceec:	613b      	str	r3, [r7, #16]
    uint32_t tmpval;

    if ((hsai->Instance == SAI1_Block_A) || (hsai->Instance == SAI1_Block_B))
 800ceee:	687b      	ldr	r3, [r7, #4]
 800cef0:	681b      	ldr	r3, [r3, #0]
 800cef2:	4a7a      	ldr	r2, [pc, #488]	@ (800d0dc <HAL_SAI_Init+0x2d4>)
 800cef4:	4293      	cmp	r3, r2
 800cef6:	d004      	beq.n	800cf02 <HAL_SAI_Init+0xfa>
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	4a78      	ldr	r2, [pc, #480]	@ (800d0e0 <HAL_SAI_Init+0x2d8>)
 800cefe:	4293      	cmp	r3, r2
 800cf00:	d104      	bne.n	800cf0c <HAL_SAI_Init+0x104>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI1);
 800cf02:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 800cf06:	f7ff fa39 	bl	800c37c <HAL_RCCEx_GetPeriphCLKFreq>
 800cf0a:	6138      	str	r0, [r7, #16]
    }
    if ((hsai->Instance == SAI2_Block_A) || (hsai->Instance == SAI2_Block_B))
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	681b      	ldr	r3, [r3, #0]
 800cf10:	4a76      	ldr	r2, [pc, #472]	@ (800d0ec <HAL_SAI_Init+0x2e4>)
 800cf12:	4293      	cmp	r3, r2
 800cf14:	d004      	beq.n	800cf20 <HAL_SAI_Init+0x118>
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	4a75      	ldr	r2, [pc, #468]	@ (800d0f0 <HAL_SAI_Init+0x2e8>)
 800cf1c:	4293      	cmp	r3, r2
 800cf1e:	d104      	bne.n	800cf2a <HAL_SAI_Init+0x122>
    {
      freq = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SAI2);
 800cf20:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800cf24:	f7ff fa2a 	bl	800c37c <HAL_RCCEx_GetPeriphCLKFreq>
 800cf28:	6138      	str	r0, [r7, #16]
    /* Configure Master Clock using the following formula :
       MCLK_x = SAI_CK_x / (MCKDIV[3:0] * 2) with MCLK_x = 256 * FS
       FS = SAI_CK_x / (MCKDIV[3:0] * 2) * 256
       MCKDIV[3:0] = SAI_CK_x / FS * 512 */
    /* (freq x 10) to keep Significant digits */
    tmpval = (freq * 10) / (hsai->Init.AudioFrequency * 2 * 256);
 800cf2a:	693a      	ldr	r2, [r7, #16]
 800cf2c:	4613      	mov	r3, r2
 800cf2e:	009b      	lsls	r3, r3, #2
 800cf30:	4413      	add	r3, r2
 800cf32:	005b      	lsls	r3, r3, #1
 800cf34:	461a      	mov	r2, r3
 800cf36:	687b      	ldr	r3, [r7, #4]
 800cf38:	69db      	ldr	r3, [r3, #28]
 800cf3a:	025b      	lsls	r3, r3, #9
 800cf3c:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf40:	60fb      	str	r3, [r7, #12]
    hsai->Init.Mckdiv = tmpval / 10;
 800cf42:	68fb      	ldr	r3, [r7, #12]
 800cf44:	4a6b      	ldr	r2, [pc, #428]	@ (800d0f4 <HAL_SAI_Init+0x2ec>)
 800cf46:	fba2 2303 	umull	r2, r3, r2, r3
 800cf4a:	08da      	lsrs	r2, r3, #3
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	621a      	str	r2, [r3, #32]

    /* Round result to the nearest integer */
    if ((tmpval % 10) > 8)
 800cf50:	68f9      	ldr	r1, [r7, #12]
 800cf52:	4b68      	ldr	r3, [pc, #416]	@ (800d0f4 <HAL_SAI_Init+0x2ec>)
 800cf54:	fba3 2301 	umull	r2, r3, r3, r1
 800cf58:	08da      	lsrs	r2, r3, #3
 800cf5a:	4613      	mov	r3, r2
 800cf5c:	009b      	lsls	r3, r3, #2
 800cf5e:	4413      	add	r3, r2
 800cf60:	005b      	lsls	r3, r3, #1
 800cf62:	1aca      	subs	r2, r1, r3
 800cf64:	2a08      	cmp	r2, #8
 800cf66:	d904      	bls.n	800cf72 <HAL_SAI_Init+0x16a>
    {
      hsai->Init.Mckdiv += 1;
 800cf68:	687b      	ldr	r3, [r7, #4]
 800cf6a:	6a1b      	ldr	r3, [r3, #32]
 800cf6c:	1c5a      	adds	r2, r3, #1
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	621a      	str	r2, [r3, #32]
    }

    /* For SPDIF protocol, SAI shall provide a bit clock twice faster the symbol-rate */
    if (hsai->Init.Protocol == SAI_SPDIF_PROTOCOL)
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cf76:	2b04      	cmp	r3, #4
 800cf78:	d104      	bne.n	800cf84 <HAL_SAI_Init+0x17c>
    {
      hsai->Init.Mckdiv = hsai->Init.Mckdiv >> 1;
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	6a1b      	ldr	r3, [r3, #32]
 800cf7e:	085a      	lsrs	r2, r3, #1
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	621a      	str	r2, [r3, #32]
  }
  /* Check the SAI Block master clock divider parameter */
  assert_param(IS_SAI_BLOCK_MASTER_DIVIDER(hsai->Init.Mckdiv));

  /* Compute CKSTR bits of SAI CR1 according ClockStrobing and AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	685b      	ldr	r3, [r3, #4]
 800cf88:	2b00      	cmp	r3, #0
 800cf8a:	d003      	beq.n	800cf94 <HAL_SAI_Init+0x18c>
 800cf8c:	687b      	ldr	r3, [r7, #4]
 800cf8e:	685b      	ldr	r3, [r3, #4]
 800cf90:	2b02      	cmp	r3, #2
 800cf92:	d109      	bne.n	800cfa8 <HAL_SAI_Init+0x1a0>
  {
    /* Transmit */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? 0 : SAI_xCR1_CKSTR;
 800cf94:	687b      	ldr	r3, [r7, #4]
 800cf96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cf98:	2b01      	cmp	r3, #1
 800cf9a:	d101      	bne.n	800cfa0 <HAL_SAI_Init+0x198>
 800cf9c:	2300      	movs	r3, #0
 800cf9e:	e001      	b.n	800cfa4 <HAL_SAI_Init+0x19c>
 800cfa0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cfa4:	61bb      	str	r3, [r7, #24]
 800cfa6:	e008      	b.n	800cfba <HAL_SAI_Init+0x1b2>
  }
  else
  {
    /* Receive */
    ckstr_bits = (hsai->Init.ClockStrobing == SAI_CLOCKSTROBING_RISINGEDGE) ? SAI_xCR1_CKSTR : 0;
 800cfa8:	687b      	ldr	r3, [r7, #4]
 800cfaa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800cfac:	2b01      	cmp	r3, #1
 800cfae:	d102      	bne.n	800cfb6 <HAL_SAI_Init+0x1ae>
 800cfb0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cfb4:	e000      	b.n	800cfb8 <HAL_SAI_Init+0x1b0>
 800cfb6:	2300      	movs	r3, #0
 800cfb8:	61bb      	str	r3, [r7, #24]
  }

  /* SAI Block Configuration -------------------------------------------------*/
  /* SAI CR1 Configuration */
  hsai->Instance->CR1 &= ~(SAI_xCR1_MODE | SAI_xCR1_PRTCFG |  SAI_xCR1_DS |      \
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	6819      	ldr	r1, [r3, #0]
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	681a      	ldr	r2, [r3, #0]
 800cfc4:	4b4c      	ldr	r3, [pc, #304]	@ (800d0f8 <HAL_SAI_Init+0x2f0>)
 800cfc6:	400b      	ands	r3, r1
 800cfc8:	6013      	str	r3, [r2, #0]
                           SAI_xCR1_LSBFIRST | SAI_xCR1_CKSTR | SAI_xCR1_SYNCEN | \
                           SAI_xCR1_MONO | SAI_xCR1_OUTDRIV  | SAI_xCR1_DMAEN |  \
                           SAI_xCR1_NODIV | SAI_xCR1_MCKDIV);

  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	681b      	ldr	r3, [r3, #0]
 800cfce:	6819      	ldr	r1, [r3, #0]
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	685a      	ldr	r2, [r3, #4]
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800cfd8:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800cfde:	431a      	orrs	r2, r3
                          hsai->Init.DataSize | hsai->Init.FirstBit  |           \
 800cfe0:	687b      	ldr	r3, [r7, #4]
 800cfe2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800cfe4:	431a      	orrs	r2, r3
 800cfe6:	69bb      	ldr	r3, [r7, #24]
 800cfe8:	431a      	orrs	r2, r3
                          ckstr_bits | syncen_bits |                               \
 800cfea:	697b      	ldr	r3, [r7, #20]
 800cfec:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                          ckstr_bits | syncen_bits |                               \
 800cff2:	431a      	orrs	r2, r3
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	691b      	ldr	r3, [r3, #16]
 800cff8:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800cffa:	687b      	ldr	r3, [r7, #4]
 800cffc:	695b      	ldr	r3, [r3, #20]
                          hsai->Init.MonoStereoMode | hsai->Init.OutputDrive |   \
 800cffe:	431a      	orrs	r2, r3
                          hsai->Init.NoDivider | (hsai->Init.Mckdiv << 20));
 800d000:	687b      	ldr	r3, [r7, #4]
 800d002:	6a1b      	ldr	r3, [r3, #32]
 800d004:	051b      	lsls	r3, r3, #20
 800d006:	431a      	orrs	r2, r3
  hsai->Instance->CR1 |= (hsai->Init.AudioMode | hsai->Init.Protocol |           \
 800d008:	687b      	ldr	r3, [r7, #4]
 800d00a:	681b      	ldr	r3, [r3, #0]
 800d00c:	430a      	orrs	r2, r1
 800d00e:	601a      	str	r2, [r3, #0]

  /* SAI CR2 Configuration */
  hsai->Instance->CR2 &= ~(SAI_xCR2_FTH | SAI_xCR2_FFLUSH | SAI_xCR2_COMP | SAI_xCR2_CPL);
 800d010:	687b      	ldr	r3, [r7, #4]
 800d012:	681b      	ldr	r3, [r3, #0]
 800d014:	6859      	ldr	r1, [r3, #4]
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	681a      	ldr	r2, [r3, #0]
 800d01a:	4b38      	ldr	r3, [pc, #224]	@ (800d0fc <HAL_SAI_Init+0x2f4>)
 800d01c:	400b      	ands	r3, r1
 800d01e:	6053      	str	r3, [r2, #4]
  hsai->Instance->CR2 |= (hsai->Init.FIFOThreshold | hsai->Init.CompandingMode | hsai->Init.TriState);
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	681b      	ldr	r3, [r3, #0]
 800d024:	6859      	ldr	r1, [r3, #4]
 800d026:	687b      	ldr	r3, [r7, #4]
 800d028:	699a      	ldr	r2, [r3, #24]
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d02e:	431a      	orrs	r2, r3
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d034:	431a      	orrs	r2, r3
 800d036:	687b      	ldr	r3, [r7, #4]
 800d038:	681b      	ldr	r3, [r3, #0]
 800d03a:	430a      	orrs	r2, r1
 800d03c:	605a      	str	r2, [r3, #4]

  /* SAI Frame Configuration -----------------------------------------*/
  hsai->Instance->FRCR &= (~(SAI_xFRCR_FRL | SAI_xFRCR_FSALL | SAI_xFRCR_FSDEF | \
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	6899      	ldr	r1, [r3, #8]
 800d044:	687b      	ldr	r3, [r7, #4]
 800d046:	681a      	ldr	r2, [r3, #0]
 800d048:	4b2d      	ldr	r3, [pc, #180]	@ (800d100 <HAL_SAI_Init+0x2f8>)
 800d04a:	400b      	ands	r3, r1
 800d04c:	6093      	str	r3, [r2, #8]
                             SAI_xFRCR_FSPOL | SAI_xFRCR_FSOFF));
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	6899      	ldr	r1, [r3, #8]
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d058:	1e5a      	subs	r2, r3, #1
                           hsai->FrameInit.FSOffset |
 800d05a:	687b      	ldr	r3, [r7, #4]
 800d05c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d05e:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSDefinition |
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                           hsai->FrameInit.FSOffset |
 800d064:	431a      	orrs	r2, r3
                           hsai->FrameInit.FSPolarity   |
 800d066:	687b      	ldr	r3, [r7, #4]
 800d068:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
                           hsai->FrameInit.FSDefinition |
 800d06a:	431a      	orrs	r2, r3
                           ((hsai->FrameInit.ActiveFrameLength - 1) << 8));
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d070:	3b01      	subs	r3, #1
 800d072:	021b      	lsls	r3, r3, #8
                           hsai->FrameInit.FSPolarity   |
 800d074:	431a      	orrs	r2, r3
  hsai->Instance->FRCR |= ((hsai->FrameInit.FrameLength - 1) |
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	430a      	orrs	r2, r1
 800d07c:	609a      	str	r2, [r3, #8]

  /* SAI Block_x SLOT Configuration ------------------------------------------*/
  /* This register has no meaning in AC 97 and SPDIF audio protocol */
  hsai->Instance->SLOTR &= (~(SAI_xSLOTR_FBOFF | SAI_xSLOTR_SLOTSZ |            \
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	68d9      	ldr	r1, [r3, #12]
 800d084:	687b      	ldr	r3, [r7, #4]
 800d086:	681a      	ldr	r2, [r3, #0]
 800d088:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800d08c:	400b      	ands	r3, r1
 800d08e:	60d3      	str	r3, [r2, #12]
                              SAI_xSLOTR_NBSLOT | SAI_xSLOTR_SLOTEN));

  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	681b      	ldr	r3, [r3, #0]
 800d094:	68d9      	ldr	r1, [r3, #12]
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d09e:	431a      	orrs	r2, r3
                            | (hsai->SlotInit.SlotActive << 16) | ((hsai->SlotInit.SlotNumber - 1) <<  8);
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d0a4:	041b      	lsls	r3, r3, #16
 800d0a6:	431a      	orrs	r2, r3
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800d0ac:	3b01      	subs	r3, #1
 800d0ae:	021b      	lsls	r3, r3, #8
 800d0b0:	431a      	orrs	r2, r3
  hsai->Instance->SLOTR |=  hsai->SlotInit.FirstBitOffset |  hsai->SlotInit.SlotSize
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	681b      	ldr	r3, [r3, #0]
 800d0b6:	430a      	orrs	r2, r1
 800d0b8:	60da      	str	r2, [r3, #12]

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	2200      	movs	r2, #0
 800d0be:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_READY;
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	2201      	movs	r2, #1
 800d0c6:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	2200      	movs	r2, #0
 800d0ce:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800d0d2:	2300      	movs	r3, #0
}
 800d0d4:	4618      	mov	r0, r3
 800d0d6:	3720      	adds	r7, #32
 800d0d8:	46bd      	mov	sp, r7
 800d0da:	bd80      	pop	{r7, pc}
 800d0dc:	40015804 	.word	0x40015804
 800d0e0:	40015824 	.word	0x40015824
 800d0e4:	40015800 	.word	0x40015800
 800d0e8:	40015c00 	.word	0x40015c00
 800d0ec:	40015c04 	.word	0x40015c04
 800d0f0:	40015c24 	.word	0x40015c24
 800d0f4:	cccccccd 	.word	0xcccccccd
 800d0f8:	ff05c010 	.word	0xff05c010
 800d0fc:	ffff1ff0 	.word	0xffff1ff0
 800d100:	fff88000 	.word	0xfff88000

0800d104 <HAL_SAI_DeInit>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_DeInit(SAI_HandleTypeDef *hsai)
{
 800d104:	b580      	push	{r7, lr}
 800d106:	b082      	sub	sp, #8
 800d108:	af00      	add	r7, sp, #0
 800d10a:	6078      	str	r0, [r7, #4]
  /* Check the SAI handle allocation */
  if (hsai == NULL)
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	2b00      	cmp	r3, #0
 800d110:	d101      	bne.n	800d116 <HAL_SAI_DeInit+0x12>
  {
    return HAL_ERROR;
 800d112:	2301      	movs	r3, #1
 800d114:	e027      	b.n	800d166 <HAL_SAI_DeInit+0x62>
  }

  hsai->State = HAL_SAI_STATE_BUSY;
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	2202      	movs	r2, #2
 800d11a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Disabled All interrupt and clear all the flag */
  hsai->Instance->IMR = 0;
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	681b      	ldr	r3, [r3, #0]
 800d122:	2200      	movs	r2, #0
 800d124:	611a      	str	r2, [r3, #16]
  hsai->Instance->CLRFR = 0xFFFFFFFFU;
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	681b      	ldr	r3, [r3, #0]
 800d12a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d12e:	619a      	str	r2, [r3, #24]

  /* Disable the SAI */
  SAI_Disable(hsai);
 800d130:	6878      	ldr	r0, [r7, #4]
 800d132:	f000 facd 	bl	800d6d0 <SAI_Disable>

  /* Flush the fifo */
  SET_BIT(hsai->Instance->CR2, SAI_xCR2_FFLUSH);
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	685a      	ldr	r2, [r3, #4]
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	f042 0208 	orr.w	r2, r2, #8
 800d144:	605a      	str	r2, [r3, #4]
  {
    hsai->MspDeInitCallback = HAL_SAI_MspDeInit;
  }
  hsai->MspDeInitCallback(hsai);
#else
  HAL_SAI_MspDeInit(hsai);
 800d146:	6878      	ldr	r0, [r7, #4]
 800d148:	f7f5 feca 	bl	8002ee0 <HAL_SAI_MspDeInit>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */

  /* Initialize the error code */
  hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	2200      	movs	r2, #0
 800d150:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Initialize the SAI state */
  hsai->State = HAL_SAI_STATE_RESET;
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	2200      	movs	r2, #0
 800d158:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

  /* Release Lock */
  __HAL_UNLOCK(hsai);
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	2200      	movs	r2, #0
 800d160:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

  return HAL_OK;
 800d164:	2300      	movs	r3, #0
}
 800d166:	4618      	mov	r0, r3
 800d168:	3708      	adds	r7, #8
 800d16a:	46bd      	mov	sp, r7
 800d16c:	bd80      	pop	{r7, pc}
	...

0800d170 <HAL_SAI_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Transmit_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800d170:	b580      	push	{r7, lr}
 800d172:	b086      	sub	sp, #24
 800d174:	af00      	add	r7, sp, #0
 800d176:	60f8      	str	r0, [r7, #12]
 800d178:	60b9      	str	r1, [r7, #8]
 800d17a:	4613      	mov	r3, r2
 800d17c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart = HAL_GetTick();
 800d17e:	f7f8 fa0b 	bl	8005598 <HAL_GetTick>
 800d182:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0))
 800d184:	68bb      	ldr	r3, [r7, #8]
 800d186:	2b00      	cmp	r3, #0
 800d188:	d002      	beq.n	800d190 <HAL_SAI_Transmit_DMA+0x20>
 800d18a:	88fb      	ldrh	r3, [r7, #6]
 800d18c:	2b00      	cmp	r3, #0
 800d18e:	d101      	bne.n	800d194 <HAL_SAI_Transmit_DMA+0x24>
  {
    return  HAL_ERROR;
 800d190:	2301      	movs	r3, #1
 800d192:	e093      	b.n	800d2bc <HAL_SAI_Transmit_DMA+0x14c>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d19a:	b2db      	uxtb	r3, r3
 800d19c:	2b01      	cmp	r3, #1
 800d19e:	f040 808c 	bne.w	800d2ba <HAL_SAI_Transmit_DMA+0x14a>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d1a8:	2b01      	cmp	r3, #1
 800d1aa:	d101      	bne.n	800d1b0 <HAL_SAI_Transmit_DMA+0x40>
 800d1ac:	2302      	movs	r3, #2
 800d1ae:	e085      	b.n	800d2bc <HAL_SAI_Transmit_DMA+0x14c>
 800d1b0:	68fb      	ldr	r3, [r7, #12]
 800d1b2:	2201      	movs	r2, #1
 800d1b4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	68ba      	ldr	r2, [r7, #8]
 800d1bc:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	88fa      	ldrh	r2, [r7, #6]
 800d1c2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	88fa      	ldrh	r2, [r7, #6]
 800d1ca:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d1ce:	68fb      	ldr	r3, [r7, #12]
 800d1d0:	2200      	movs	r2, #0
 800d1d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_TX;
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	2212      	movs	r2, #18
 800d1da:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Tx DMA Half transfer complete callback */
    hsai->hdmatx->XferHalfCpltCallback = SAI_DMATxHalfCplt;
 800d1de:	68fb      	ldr	r3, [r7, #12]
 800d1e0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d1e2:	4a38      	ldr	r2, [pc, #224]	@ (800d2c4 <HAL_SAI_Transmit_DMA+0x154>)
 800d1e4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI TxDMA transfer complete callback */
    hsai->hdmatx->XferCpltCallback = SAI_DMATxCplt;
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d1ea:	4a37      	ldr	r2, [pc, #220]	@ (800d2c8 <HAL_SAI_Transmit_DMA+0x158>)
 800d1ec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmatx->XferErrorCallback = SAI_DMAError;
 800d1ee:	68fb      	ldr	r3, [r7, #12]
 800d1f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d1f2:	4a36      	ldr	r2, [pc, #216]	@ (800d2cc <HAL_SAI_Transmit_DMA+0x15c>)
 800d1f4:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Tx abort callback */
    hsai->hdmatx->XferAbortCallback = NULL;
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d1fa:	2200      	movs	r2, #0
 800d1fc:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Tx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmatx, (uint32_t)hsai->pBuffPtr, (uint32_t)&hsai->Instance->DR, hsai->XferSize) != HAL_OK)
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	6ed8      	ldr	r0, [r3, #108]	@ 0x6c
 800d202:	68fb      	ldr	r3, [r7, #12]
 800d204:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d206:	4619      	mov	r1, r3
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	681b      	ldr	r3, [r3, #0]
 800d20c:	331c      	adds	r3, #28
 800d20e:	461a      	mov	r2, r3
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d216:	f7f9 f859 	bl	80062cc <HAL_DMA_Start_IT>
 800d21a:	4603      	mov	r3, r0
 800d21c:	2b00      	cmp	r3, #0
 800d21e:	d005      	beq.n	800d22c <HAL_SAI_Transmit_DMA+0xbc>
    {
      __HAL_UNLOCK(hsai);
 800d220:	68fb      	ldr	r3, [r7, #12]
 800d222:	2200      	movs	r2, #0
 800d224:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800d228:	2301      	movs	r3, #1
 800d22a:	e047      	b.n	800d2bc <HAL_SAI_Transmit_DMA+0x14c>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d22c:	2100      	movs	r1, #0
 800d22e:	68f8      	ldr	r0, [r7, #12]
 800d230:	f000 fa18 	bl	800d664 <SAI_InterruptFlag>
 800d234:	4601      	mov	r1, r0
 800d236:	68fb      	ldr	r3, [r7, #12]
 800d238:	681b      	ldr	r3, [r3, #0]
 800d23a:	691a      	ldr	r2, [r3, #16]
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	430a      	orrs	r2, r1
 800d242:	611a      	str	r2, [r3, #16]

    /* Enable SAI Tx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	681a      	ldr	r2, [r3, #0]
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	681b      	ldr	r3, [r3, #0]
 800d24e:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800d252:	601a      	str	r2, [r3, #0]

    /* Wait until FIFO is not empty */
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800d254:	e015      	b.n	800d282 <HAL_SAI_Transmit_DMA+0x112>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > SAI_LONG_TIMEOUT)
 800d256:	f7f8 f99f 	bl	8005598 <HAL_GetTick>
 800d25a:	4602      	mov	r2, r0
 800d25c:	697b      	ldr	r3, [r7, #20]
 800d25e:	1ad3      	subs	r3, r2, r3
 800d260:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800d264:	d90d      	bls.n	800d282 <HAL_SAI_Transmit_DMA+0x112>
      {
        /* Update error code */
        hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800d266:	68fb      	ldr	r3, [r7, #12]
 800d268:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d26c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

        /* Process Unlocked */
        __HAL_UNLOCK(hsai);
 800d276:	68fb      	ldr	r3, [r7, #12]
 800d278:	2200      	movs	r2, #0
 800d27a:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800d27e:	2303      	movs	r3, #3
 800d280:	e01c      	b.n	800d2bc <HAL_SAI_Transmit_DMA+0x14c>
    while ((hsai->Instance->SR & SAI_xSR_FLVL) == SAI_FIFOSTATUS_EMPTY)
 800d282:	68fb      	ldr	r3, [r7, #12]
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	695b      	ldr	r3, [r3, #20]
 800d288:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d0e2      	beq.n	800d256 <HAL_SAI_Transmit_DMA+0xe6>
      }
    }

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == 0U)
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	681b      	ldr	r3, [r3, #0]
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d107      	bne.n	800d2ae <HAL_SAI_Transmit_DMA+0x13e>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800d29e:	68fb      	ldr	r3, [r7, #12]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	681a      	ldr	r2, [r3, #0]
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800d2ac:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	2200      	movs	r2, #0
 800d2b2:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800d2b6:	2300      	movs	r3, #0
 800d2b8:	e000      	b.n	800d2bc <HAL_SAI_Transmit_DMA+0x14c>
  }
  else
  {
    return HAL_BUSY;
 800d2ba:	2302      	movs	r3, #2
  }
}
 800d2bc:	4618      	mov	r0, r3
 800d2be:	3718      	adds	r7, #24
 800d2c0:	46bd      	mov	sp, r7
 800d2c2:	bd80      	pop	{r7, pc}
 800d2c4:	0800d7a1 	.word	0x0800d7a1
 800d2c8:	0800d741 	.word	0x0800d741
 800d2cc:	0800d839 	.word	0x0800d839

0800d2d0 <HAL_SAI_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SAI_Receive_DMA(SAI_HandleTypeDef *hsai, uint8_t *pData, uint16_t Size)
{
 800d2d0:	b580      	push	{r7, lr}
 800d2d2:	b084      	sub	sp, #16
 800d2d4:	af00      	add	r7, sp, #0
 800d2d6:	60f8      	str	r0, [r7, #12]
 800d2d8:	60b9      	str	r1, [r7, #8]
 800d2da:	4613      	mov	r3, r2
 800d2dc:	80fb      	strh	r3, [r7, #6]

  if ((pData == NULL) || (Size == 0))
 800d2de:	68bb      	ldr	r3, [r7, #8]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d002      	beq.n	800d2ea <HAL_SAI_Receive_DMA+0x1a>
 800d2e4:	88fb      	ldrh	r3, [r7, #6]
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d101      	bne.n	800d2ee <HAL_SAI_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 800d2ea:	2301      	movs	r3, #1
 800d2ec:	e074      	b.n	800d3d8 <HAL_SAI_Receive_DMA+0x108>
  }

  if (hsai->State == HAL_SAI_STATE_READY)
 800d2ee:	68fb      	ldr	r3, [r7, #12]
 800d2f0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d2f4:	b2db      	uxtb	r3, r3
 800d2f6:	2b01      	cmp	r3, #1
 800d2f8:	d16d      	bne.n	800d3d6 <HAL_SAI_Receive_DMA+0x106>
  {
    /* Process Locked */
    __HAL_LOCK(hsai);
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800d300:	2b01      	cmp	r3, #1
 800d302:	d101      	bne.n	800d308 <HAL_SAI_Receive_DMA+0x38>
 800d304:	2302      	movs	r3, #2
 800d306:	e067      	b.n	800d3d8 <HAL_SAI_Receive_DMA+0x108>
 800d308:	68fb      	ldr	r3, [r7, #12]
 800d30a:	2201      	movs	r2, #1
 800d30c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    hsai->pBuffPtr = pData;
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	68ba      	ldr	r2, [r7, #8]
 800d314:	665a      	str	r2, [r3, #100]	@ 0x64
    hsai->XferSize = Size;
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	88fa      	ldrh	r2, [r7, #6]
 800d31a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    hsai->XferCount = Size;
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	88fa      	ldrh	r2, [r7, #6]
 800d322:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    hsai->ErrorCode = HAL_SAI_ERROR_NONE;
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	2200      	movs	r2, #0
 800d32a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    hsai->State = HAL_SAI_STATE_BUSY_RX;
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	2222      	movs	r2, #34	@ 0x22
 800d332:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Set the SAI Rx DMA Half transfer complete callback */
    hsai->hdmarx->XferHalfCpltCallback = SAI_DMARxHalfCplt;
 800d336:	68fb      	ldr	r3, [r7, #12]
 800d338:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d33a:	4a29      	ldr	r2, [pc, #164]	@ (800d3e0 <HAL_SAI_Receive_DMA+0x110>)
 800d33c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the SAI Rx DMA transfer complete callback */
    hsai->hdmarx->XferCpltCallback = SAI_DMARxCplt;
 800d33e:	68fb      	ldr	r3, [r7, #12]
 800d340:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d342:	4a28      	ldr	r2, [pc, #160]	@ (800d3e4 <HAL_SAI_Receive_DMA+0x114>)
 800d344:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsai->hdmarx->XferErrorCallback = SAI_DMAError;
 800d346:	68fb      	ldr	r3, [r7, #12]
 800d348:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d34a:	4a27      	ldr	r2, [pc, #156]	@ (800d3e8 <HAL_SAI_Receive_DMA+0x118>)
 800d34c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Rx abort callback */
    hsai->hdmarx->XferAbortCallback = NULL;
 800d34e:	68fb      	ldr	r3, [r7, #12]
 800d350:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d352:	2200      	movs	r2, #0
 800d354:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the Rx DMA Stream */
    if (HAL_DMA_Start_IT(hsai->hdmarx, (uint32_t)&hsai->Instance->DR, (uint32_t)hsai->pBuffPtr, hsai->XferSize) != HAL_OK)
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	6f18      	ldr	r0, [r3, #112]	@ 0x70
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	681b      	ldr	r3, [r3, #0]
 800d35e:	331c      	adds	r3, #28
 800d360:	4619      	mov	r1, r3
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d366:	461a      	mov	r2, r3
 800d368:	68fb      	ldr	r3, [r7, #12]
 800d36a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d36e:	f7f8 ffad 	bl	80062cc <HAL_DMA_Start_IT>
 800d372:	4603      	mov	r3, r0
 800d374:	2b00      	cmp	r3, #0
 800d376:	d005      	beq.n	800d384 <HAL_SAI_Receive_DMA+0xb4>
    {
      __HAL_UNLOCK(hsai);
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	2200      	movs	r2, #0
 800d37c:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
      return  HAL_ERROR;
 800d380:	2301      	movs	r3, #1
 800d382:	e029      	b.n	800d3d8 <HAL_SAI_Receive_DMA+0x108>
    }

    /* Enable the interrupts for error handling */
    __HAL_SAI_ENABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d384:	2100      	movs	r1, #0
 800d386:	68f8      	ldr	r0, [r7, #12]
 800d388:	f000 f96c 	bl	800d664 <SAI_InterruptFlag>
 800d38c:	4601      	mov	r1, r0
 800d38e:	68fb      	ldr	r3, [r7, #12]
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	691a      	ldr	r2, [r3, #16]
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	430a      	orrs	r2, r1
 800d39a:	611a      	str	r2, [r3, #16]

    /* Enable SAI Rx DMA Request */
    hsai->Instance->CR1 |= SAI_xCR1_DMAEN;
 800d39c:	68fb      	ldr	r3, [r7, #12]
 800d39e:	681b      	ldr	r3, [r3, #0]
 800d3a0:	681a      	ldr	r2, [r3, #0]
 800d3a2:	68fb      	ldr	r3, [r7, #12]
 800d3a4:	681b      	ldr	r3, [r3, #0]
 800d3a6:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 800d3aa:	601a      	str	r2, [r3, #0]

    /* Check if the SAI is already enabled */
    if ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) == RESET)
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	681b      	ldr	r3, [r3, #0]
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d107      	bne.n	800d3ca <HAL_SAI_Receive_DMA+0xfa>
    {
      /* Enable SAI peripheral */
      __HAL_SAI_ENABLE(hsai);
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	681a      	ldr	r2, [r3, #0]
 800d3c0:	68fb      	ldr	r3, [r7, #12]
 800d3c2:	681b      	ldr	r3, [r3, #0]
 800d3c4:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800d3c8:	601a      	str	r2, [r3, #0]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hsai);
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	2200      	movs	r2, #0
 800d3ce:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800d3d2:	2300      	movs	r3, #0
 800d3d4:	e000      	b.n	800d3d8 <HAL_SAI_Receive_DMA+0x108>
  }
  else
  {
    return HAL_BUSY;
 800d3d6:	2302      	movs	r3, #2
  }
}
 800d3d8:	4618      	mov	r0, r3
 800d3da:	3710      	adds	r7, #16
 800d3dc:	46bd      	mov	sp, r7
 800d3de:	bd80      	pop	{r7, pc}
 800d3e0:	0800d81d 	.word	0x0800d81d
 800d3e4:	0800d7bd 	.word	0x0800d7bd
 800d3e8:	0800d839 	.word	0x0800d839

0800d3ec <HAL_SAI_GetState>:
  * @param  hsai pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval HAL state
  */
HAL_SAI_StateTypeDef HAL_SAI_GetState(const SAI_HandleTypeDef *hsai)
{
 800d3ec:	b480      	push	{r7}
 800d3ee:	b083      	sub	sp, #12
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	6078      	str	r0, [r7, #4]
  return hsai->State;
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800d3fa:	b2db      	uxtb	r3, r3
}
 800d3fc:	4618      	mov	r0, r3
 800d3fe:	370c      	adds	r7, #12
 800d400:	46bd      	mov	sp, r7
 800d402:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d406:	4770      	bx	lr

0800d408 <SAI_InitI2S>:
  * @param  nbslot number of slot minimum value is 2 and max is 16.
  *                    the value must be a multiple of 2.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitI2S(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800d408:	b480      	push	{r7}
 800d40a:	b085      	sub	sp, #20
 800d40c:	af00      	add	r7, sp, #0
 800d40e:	60f8      	str	r0, [r7, #12]
 800d410:	60b9      	str	r1, [r7, #8]
 800d412:	607a      	str	r2, [r7, #4]
 800d414:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	2200      	movs	r2, #0
 800d41a:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800d41c:	68fb      	ldr	r3, [r7, #12]
 800d41e:	2200      	movs	r2, #0
 800d420:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	685b      	ldr	r3, [r3, #4]
 800d426:	2b00      	cmp	r3, #0
 800d428:	d003      	beq.n	800d432 <SAI_InitI2S+0x2a>
 800d42a:	68fb      	ldr	r3, [r7, #12]
 800d42c:	685b      	ldr	r3, [r3, #4]
 800d42e:	2b02      	cmp	r3, #2
 800d430:	d103      	bne.n	800d43a <SAI_InitI2S+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800d432:	68fb      	ldr	r3, [r7, #12]
 800d434:	2200      	movs	r2, #0
 800d436:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d438:	e002      	b.n	800d440 <SAI_InitI2S+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	2201      	movs	r2, #1
 800d43e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_CHANNEL_IDENTIFICATION;
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800d446:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800d448:	68fb      	ldr	r3, [r7, #12]
 800d44a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d44e:	661a      	str	r2, [r3, #96]	@ 0x60
  hsai->SlotInit.FirstBitOffset  = 0;
 800d450:	68fb      	ldr	r3, [r7, #12]
 800d452:	2200      	movs	r2, #0
 800d454:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800d456:	68fb      	ldr	r3, [r7, #12]
 800d458:	683a      	ldr	r2, [r7, #0]
 800d45a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* in IS2 the number of slot must be even */
  if ((nbslot & 0x1) != 0)
 800d45c:	683b      	ldr	r3, [r7, #0]
 800d45e:	f003 0301 	and.w	r3, r3, #1
 800d462:	2b00      	cmp	r3, #0
 800d464:	d001      	beq.n	800d46a <SAI_InitI2S+0x62>
  {
    return HAL_ERROR;
 800d466:	2301      	movs	r3, #1
 800d468:	e076      	b.n	800d558 <SAI_InitI2S+0x150>
  }

  if (protocol == SAI_I2S_STANDARD)
 800d46a:	68bb      	ldr	r3, [r7, #8]
 800d46c:	2b00      	cmp	r3, #0
 800d46e:	d107      	bne.n	800d480 <SAI_InitI2S+0x78>
  {
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_LOW;
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	2200      	movs	r2, #0
 800d474:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_BEFOREFIRSTBIT;
 800d476:	68fb      	ldr	r3, [r7, #12]
 800d478:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800d47c:	651a      	str	r2, [r3, #80]	@ 0x50
 800d47e:	e006      	b.n	800d48e <SAI_InitI2S+0x86>
  }
  else
  {
    /* SAI_I2S_MSBJUSTIFIED or SAI_I2S_LSBJUSTIFIED */
    hsai->FrameInit.FSPolarity = SAI_FS_ACTIVE_HIGH;
 800d480:	68fb      	ldr	r3, [r7, #12]
 800d482:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800d486:	64da      	str	r2, [r3, #76]	@ 0x4c
    hsai->FrameInit.FSOffset   = SAI_FS_FIRSTBIT;
 800d488:	68fb      	ldr	r3, [r7, #12]
 800d48a:	2200      	movs	r2, #0
 800d48c:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Frame definition */
  switch (datasize)
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	2b03      	cmp	r3, #3
 800d492:	d84f      	bhi.n	800d534 <SAI_InitI2S+0x12c>
 800d494:	a201      	add	r2, pc, #4	@ (adr r2, 800d49c <SAI_InitI2S+0x94>)
 800d496:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d49a:	bf00      	nop
 800d49c:	0800d4ad 	.word	0x0800d4ad
 800d4a0:	0800d4cf 	.word	0x0800d4cf
 800d4a4:	0800d4f1 	.word	0x0800d4f1
 800d4a8:	0800d513 	.word	0x0800d513
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	2280      	movs	r2, #128	@ 0x80
 800d4b0:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * (nbslot / 2);
 800d4b2:	683b      	ldr	r3, [r7, #0]
 800d4b4:	085b      	lsrs	r3, r3, #1
 800d4b6:	015a      	lsls	r2, r3, #5
 800d4b8:	68fb      	ldr	r3, [r7, #12]
 800d4ba:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 16 * (nbslot / 2);
 800d4bc:	683b      	ldr	r3, [r7, #0]
 800d4be:	085b      	lsrs	r3, r3, #1
 800d4c0:	011a      	lsls	r2, r3, #4
 800d4c2:	68fb      	ldr	r3, [r7, #12]
 800d4c4:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800d4c6:	68fb      	ldr	r3, [r7, #12]
 800d4c8:	2240      	movs	r2, #64	@ 0x40
 800d4ca:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d4cc:	e034      	b.n	800d538 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	2280      	movs	r2, #128	@ 0x80
 800d4d2:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800d4d4:	683b      	ldr	r3, [r7, #0]
 800d4d6:	085b      	lsrs	r3, r3, #1
 800d4d8:	019a      	lsls	r2, r3, #6
 800d4da:	68fb      	ldr	r3, [r7, #12]
 800d4dc:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	085b      	lsrs	r3, r3, #1
 800d4e2:	015a      	lsls	r2, r3, #5
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	2280      	movs	r2, #128	@ 0x80
 800d4ec:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d4ee:	e023      	b.n	800d538 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_24BIT:
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	22c0      	movs	r2, #192	@ 0xc0
 800d4f4:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800d4f6:	683b      	ldr	r3, [r7, #0]
 800d4f8:	085b      	lsrs	r3, r3, #1
 800d4fa:	019a      	lsls	r2, r3, #6
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800d500:	683b      	ldr	r3, [r7, #0]
 800d502:	085b      	lsrs	r3, r3, #1
 800d504:	015a      	lsls	r2, r3, #5
 800d506:	68fb      	ldr	r3, [r7, #12]
 800d508:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d50a:	68fb      	ldr	r3, [r7, #12]
 800d50c:	2280      	movs	r2, #128	@ 0x80
 800d50e:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d510:	e012      	b.n	800d538 <SAI_InitI2S+0x130>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	22e0      	movs	r2, #224	@ 0xe0
 800d516:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 64 * (nbslot / 2);
 800d518:	683b      	ldr	r3, [r7, #0]
 800d51a:	085b      	lsrs	r3, r3, #1
 800d51c:	019a      	lsls	r2, r3, #6
 800d51e:	68fb      	ldr	r3, [r7, #12]
 800d520:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->FrameInit.ActiveFrameLength = 32 * (nbslot / 2);
 800d522:	683b      	ldr	r3, [r7, #0]
 800d524:	085b      	lsrs	r3, r3, #1
 800d526:	015a      	lsls	r2, r3, #5
 800d528:	68fb      	ldr	r3, [r7, #12]
 800d52a:	645a      	str	r2, [r3, #68]	@ 0x44
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	2280      	movs	r2, #128	@ 0x80
 800d530:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d532:	e001      	b.n	800d538 <SAI_InitI2S+0x130>
    default :
      return HAL_ERROR;
 800d534:	2301      	movs	r3, #1
 800d536:	e00f      	b.n	800d558 <SAI_InitI2S+0x150>
  }
  if (protocol == SAI_I2S_LSBJUSTIFIED)
 800d538:	68bb      	ldr	r3, [r7, #8]
 800d53a:	2b02      	cmp	r3, #2
 800d53c:	d10b      	bne.n	800d556 <SAI_InitI2S+0x14e>
  {
    if (datasize == SAI_PROTOCOL_DATASIZE_16BITEXTENDED)
 800d53e:	687b      	ldr	r3, [r7, #4]
 800d540:	2b01      	cmp	r3, #1
 800d542:	d102      	bne.n	800d54a <SAI_InitI2S+0x142>
    {
      hsai->SlotInit.FirstBitOffset = 16;
 800d544:	68fb      	ldr	r3, [r7, #12]
 800d546:	2210      	movs	r2, #16
 800d548:	655a      	str	r2, [r3, #84]	@ 0x54
    }
    if (datasize == SAI_PROTOCOL_DATASIZE_24BIT)
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	2b02      	cmp	r3, #2
 800d54e:	d102      	bne.n	800d556 <SAI_InitI2S+0x14e>
    {
      hsai->SlotInit.FirstBitOffset = 8;
 800d550:	68fb      	ldr	r3, [r7, #12]
 800d552:	2208      	movs	r2, #8
 800d554:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  return HAL_OK;
 800d556:	2300      	movs	r3, #0
}
 800d558:	4618      	mov	r0, r3
 800d55a:	3714      	adds	r7, #20
 800d55c:	46bd      	mov	sp, r7
 800d55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d562:	4770      	bx	lr

0800d564 <SAI_InitPCM>:
  * @param  datasize one of the supported datasize @ref SAI_Protocol_DataSize
  * @param  nbslot number of slot minimum value is 1 and the max is 16.
  * @retval HAL status
  */
static HAL_StatusTypeDef SAI_InitPCM(SAI_HandleTypeDef *hsai, uint32_t protocol, uint32_t datasize, uint32_t nbslot)
{
 800d564:	b480      	push	{r7}
 800d566:	b085      	sub	sp, #20
 800d568:	af00      	add	r7, sp, #0
 800d56a:	60f8      	str	r0, [r7, #12]
 800d56c:	60b9      	str	r1, [r7, #8]
 800d56e:	607a      	str	r2, [r7, #4]
 800d570:	603b      	str	r3, [r7, #0]
  hsai->Init.Protocol            = SAI_FREE_PROTOCOL;
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	2200      	movs	r2, #0
 800d576:	631a      	str	r2, [r3, #48]	@ 0x30
  hsai->Init.FirstBit            = SAI_FIRSTBIT_MSB;
 800d578:	68fb      	ldr	r3, [r7, #12]
 800d57a:	2200      	movs	r2, #0
 800d57c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Compute ClockStrobing according AudioMode */
  if ((hsai->Init.AudioMode == SAI_MODEMASTER_TX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d57e:	68fb      	ldr	r3, [r7, #12]
 800d580:	685b      	ldr	r3, [r3, #4]
 800d582:	2b00      	cmp	r3, #0
 800d584:	d003      	beq.n	800d58e <SAI_InitPCM+0x2a>
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	685b      	ldr	r3, [r3, #4]
 800d58a:	2b02      	cmp	r3, #2
 800d58c:	d103      	bne.n	800d596 <SAI_InitPCM+0x32>
  {
    /* Transmit */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_RISINGEDGE;
 800d58e:	68fb      	ldr	r3, [r7, #12]
 800d590:	2201      	movs	r2, #1
 800d592:	63da      	str	r2, [r3, #60]	@ 0x3c
 800d594:	e002      	b.n	800d59c <SAI_InitPCM+0x38>
  }
  else
  {
    /* Receive */
    hsai->Init.ClockStrobing     = SAI_CLOCKSTROBING_FALLINGEDGE;
 800d596:	68fb      	ldr	r3, [r7, #12]
 800d598:	2200      	movs	r2, #0
 800d59a:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  hsai->FrameInit.FSDefinition   = SAI_FS_STARTFRAME;
 800d59c:	68fb      	ldr	r3, [r7, #12]
 800d59e:	2200      	movs	r2, #0
 800d5a0:	649a      	str	r2, [r3, #72]	@ 0x48
  hsai->FrameInit.FSPolarity     = SAI_FS_ACTIVE_HIGH;
 800d5a2:	68fb      	ldr	r3, [r7, #12]
 800d5a4:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800d5a8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hsai->FrameInit.FSOffset       = SAI_FS_BEFOREFIRSTBIT;
 800d5aa:	68fb      	ldr	r3, [r7, #12]
 800d5ac:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800d5b0:	651a      	str	r2, [r3, #80]	@ 0x50
  hsai->SlotInit.FirstBitOffset  = 0;
 800d5b2:	68fb      	ldr	r3, [r7, #12]
 800d5b4:	2200      	movs	r2, #0
 800d5b6:	655a      	str	r2, [r3, #84]	@ 0x54
  hsai->SlotInit.SlotNumber      = nbslot;
 800d5b8:	68fb      	ldr	r3, [r7, #12]
 800d5ba:	683a      	ldr	r2, [r7, #0]
 800d5bc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hsai->SlotInit.SlotActive      = SAI_SLOTACTIVE_ALL;
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800d5c4:	661a      	str	r2, [r3, #96]	@ 0x60

  if (protocol == SAI_PCM_SHORT)
 800d5c6:	68bb      	ldr	r3, [r7, #8]
 800d5c8:	2b04      	cmp	r3, #4
 800d5ca:	d103      	bne.n	800d5d4 <SAI_InitPCM+0x70>
  {
    hsai->FrameInit.ActiveFrameLength = 1;
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	2201      	movs	r2, #1
 800d5d0:	645a      	str	r2, [r3, #68]	@ 0x44
 800d5d2:	e002      	b.n	800d5da <SAI_InitPCM+0x76>
  }
  else
  {
    /* SAI_PCM_LONG */
    hsai->FrameInit.ActiveFrameLength = 13;
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	220d      	movs	r2, #13
 800d5d8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  switch (datasize)
 800d5da:	687b      	ldr	r3, [r7, #4]
 800d5dc:	2b03      	cmp	r3, #3
 800d5de:	d837      	bhi.n	800d650 <SAI_InitPCM+0xec>
 800d5e0:	a201      	add	r2, pc, #4	@ (adr r2, 800d5e8 <SAI_InitPCM+0x84>)
 800d5e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d5e6:	bf00      	nop
 800d5e8:	0800d5f9 	.word	0x0800d5f9
 800d5ec:	0800d60f 	.word	0x0800d60f
 800d5f0:	0800d625 	.word	0x0800d625
 800d5f4:	0800d63b 	.word	0x0800d63b
  {
    case SAI_PROTOCOL_DATASIZE_16BIT:
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d5f8:	68fb      	ldr	r3, [r7, #12]
 800d5fa:	2280      	movs	r2, #128	@ 0x80
 800d5fc:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 16 * nbslot;
 800d5fe:	683b      	ldr	r3, [r7, #0]
 800d600:	011a      	lsls	r2, r3, #4
 800d602:	68fb      	ldr	r3, [r7, #12]
 800d604:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_16B;
 800d606:	68fb      	ldr	r3, [r7, #12]
 800d608:	2240      	movs	r2, #64	@ 0x40
 800d60a:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d60c:	e022      	b.n	800d654 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_16BITEXTENDED :
      hsai->Init.DataSize = SAI_DATASIZE_16;
 800d60e:	68fb      	ldr	r3, [r7, #12]
 800d610:	2280      	movs	r2, #128	@ 0x80
 800d612:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800d614:	683b      	ldr	r3, [r7, #0]
 800d616:	015a      	lsls	r2, r3, #5
 800d618:	68fb      	ldr	r3, [r7, #12]
 800d61a:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	2280      	movs	r2, #128	@ 0x80
 800d620:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d622:	e017      	b.n	800d654 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_24BIT :
      hsai->Init.DataSize = SAI_DATASIZE_24;
 800d624:	68fb      	ldr	r3, [r7, #12]
 800d626:	22c0      	movs	r2, #192	@ 0xc0
 800d628:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800d62a:	683b      	ldr	r3, [r7, #0]
 800d62c:	015a      	lsls	r2, r3, #5
 800d62e:	68fb      	ldr	r3, [r7, #12]
 800d630:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d632:	68fb      	ldr	r3, [r7, #12]
 800d634:	2280      	movs	r2, #128	@ 0x80
 800d636:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d638:	e00c      	b.n	800d654 <SAI_InitPCM+0xf0>
    case SAI_PROTOCOL_DATASIZE_32BIT:
      hsai->Init.DataSize = SAI_DATASIZE_32;
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	22e0      	movs	r2, #224	@ 0xe0
 800d63e:	635a      	str	r2, [r3, #52]	@ 0x34
      hsai->FrameInit.FrameLength = 32 * nbslot;
 800d640:	683b      	ldr	r3, [r7, #0]
 800d642:	015a      	lsls	r2, r3, #5
 800d644:	68fb      	ldr	r3, [r7, #12]
 800d646:	641a      	str	r2, [r3, #64]	@ 0x40
      hsai->SlotInit.SlotSize = SAI_SLOTSIZE_32B;
 800d648:	68fb      	ldr	r3, [r7, #12]
 800d64a:	2280      	movs	r2, #128	@ 0x80
 800d64c:	659a      	str	r2, [r3, #88]	@ 0x58
      break;
 800d64e:	e001      	b.n	800d654 <SAI_InitPCM+0xf0>
    default :
      return HAL_ERROR;
 800d650:	2301      	movs	r3, #1
 800d652:	e000      	b.n	800d656 <SAI_InitPCM+0xf2>
  }

  return HAL_OK;
 800d654:	2300      	movs	r3, #0
}
 800d656:	4618      	mov	r0, r3
 800d658:	3714      	adds	r7, #20
 800d65a:	46bd      	mov	sp, r7
 800d65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d660:	4770      	bx	lr
 800d662:	bf00      	nop

0800d664 <SAI_InterruptFlag>:
  *                the configuration information for SAI module.
  * @param  mode SAI_MODE_DMA or SAI_MODE_IT
  * @retval the list of the IT flag to enable
 */
static uint32_t SAI_InterruptFlag(const SAI_HandleTypeDef *hsai, uint32_t mode)
{
 800d664:	b480      	push	{r7}
 800d666:	b085      	sub	sp, #20
 800d668:	af00      	add	r7, sp, #0
 800d66a:	6078      	str	r0, [r7, #4]
 800d66c:	6039      	str	r1, [r7, #0]
  uint32_t tmpIT = SAI_IT_OVRUDR;
 800d66e:	2301      	movs	r3, #1
 800d670:	60fb      	str	r3, [r7, #12]

  if (mode == SAI_MODE_IT)
 800d672:	683b      	ldr	r3, [r7, #0]
 800d674:	2b01      	cmp	r3, #1
 800d676:	d103      	bne.n	800d680 <SAI_InterruptFlag+0x1c>
  {
    tmpIT |= SAI_IT_FREQ;
 800d678:	68fb      	ldr	r3, [r7, #12]
 800d67a:	f043 0308 	orr.w	r3, r3, #8
 800d67e:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800d680:	687b      	ldr	r3, [r7, #4]
 800d682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d684:	2b08      	cmp	r3, #8
 800d686:	d10b      	bne.n	800d6a0 <SAI_InterruptFlag+0x3c>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	685b      	ldr	r3, [r3, #4]
  if ((hsai->Init.Protocol == SAI_AC97_PROTOCOL) &&
 800d68c:	2b03      	cmp	r3, #3
 800d68e:	d003      	beq.n	800d698 <SAI_InterruptFlag+0x34>
      ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODEMASTER_RX)))
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	685b      	ldr	r3, [r3, #4]
 800d694:	2b01      	cmp	r3, #1
 800d696:	d103      	bne.n	800d6a0 <SAI_InterruptFlag+0x3c>
  {
    tmpIT |= SAI_IT_CNRDY;
 800d698:	68fb      	ldr	r3, [r7, #12]
 800d69a:	f043 0310 	orr.w	r3, r3, #16
 800d69e:	60fb      	str	r3, [r7, #12]
  }

  if ((hsai->Init.AudioMode == SAI_MODESLAVE_RX) || (hsai->Init.AudioMode == SAI_MODESLAVE_TX))
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	685b      	ldr	r3, [r3, #4]
 800d6a4:	2b03      	cmp	r3, #3
 800d6a6:	d003      	beq.n	800d6b0 <SAI_InterruptFlag+0x4c>
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	685b      	ldr	r3, [r3, #4]
 800d6ac:	2b02      	cmp	r3, #2
 800d6ae:	d104      	bne.n	800d6ba <SAI_InterruptFlag+0x56>
  {
    tmpIT |= SAI_IT_AFSDET | SAI_IT_LFSDET;
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800d6b6:	60fb      	str	r3, [r7, #12]
 800d6b8:	e003      	b.n	800d6c2 <SAI_InterruptFlag+0x5e>
  }
  else
  {
    /* hsai has been configured in master mode */
    tmpIT |= SAI_IT_WCKCFG;
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	f043 0304 	orr.w	r3, r3, #4
 800d6c0:	60fb      	str	r3, [r7, #12]
  }
  return tmpIT;
 800d6c2:	68fb      	ldr	r3, [r7, #12]
}
 800d6c4:	4618      	mov	r0, r3
 800d6c6:	3714      	adds	r7, #20
 800d6c8:	46bd      	mov	sp, r7
 800d6ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6ce:	4770      	bx	lr

0800d6d0 <SAI_Disable>:
  * @param  hsai  pointer to a SAI_HandleTypeDef structure that contains
  *                the configuration information for SAI module.
  * @retval None
  */
static HAL_StatusTypeDef SAI_Disable(SAI_HandleTypeDef *hsai)
{
 800d6d0:	b480      	push	{r7}
 800d6d2:	b085      	sub	sp, #20
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	6078      	str	r0, [r7, #4]
  uint32_t count = SAI_DEFAULT_TIMEOUT * (SystemCoreClock / 7 / 1000);
 800d6d8:	4b17      	ldr	r3, [pc, #92]	@ (800d738 <SAI_Disable+0x68>)
 800d6da:	681b      	ldr	r3, [r3, #0]
 800d6dc:	4a17      	ldr	r2, [pc, #92]	@ (800d73c <SAI_Disable+0x6c>)
 800d6de:	fba2 2303 	umull	r2, r3, r2, r3
 800d6e2:	0b1b      	lsrs	r3, r3, #12
 800d6e4:	009b      	lsls	r3, r3, #2
 800d6e6:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 800d6e8:	2300      	movs	r3, #0
 800d6ea:	72fb      	strb	r3, [r7, #11]

  /* Disable the SAI instance */
  __HAL_SAI_DISABLE(hsai);
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	681a      	ldr	r2, [r3, #0]
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800d6fa:	601a      	str	r2, [r3, #0]

  do
  {
    /* Check for the Timeout */
    if (count-- == 0)
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	1e5a      	subs	r2, r3, #1
 800d700:	60fa      	str	r2, [r7, #12]
 800d702:	2b00      	cmp	r3, #0
 800d704:	d10a      	bne.n	800d71c <SAI_Disable+0x4c>
    {
      /* Update error code */
      hsai->ErrorCode |= HAL_SAI_ERROR_TIMEOUT;
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d70c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      status = HAL_TIMEOUT;
 800d716:	2303      	movs	r3, #3
 800d718:	72fb      	strb	r3, [r7, #11]
      break;
 800d71a:	e006      	b.n	800d72a <SAI_Disable+0x5a>
    }
  }
  while ((hsai->Instance->CR1 & SAI_xCR1_SAIEN) != RESET);
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	681b      	ldr	r3, [r3, #0]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800d726:	2b00      	cmp	r3, #0
 800d728:	d1e8      	bne.n	800d6fc <SAI_Disable+0x2c>

  return status;
 800d72a:	7afb      	ldrb	r3, [r7, #11]
}
 800d72c:	4618      	mov	r0, r3
 800d72e:	3714      	adds	r7, #20
 800d730:	46bd      	mov	sp, r7
 800d732:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d736:	4770      	bx	lr
 800d738:	20012000 	.word	0x20012000
 800d73c:	95cbec1b 	.word	0x95cbec1b

0800d740 <SAI_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 800d740:	b580      	push	{r7, lr}
 800d742:	b084      	sub	sp, #16
 800d744:	af00      	add	r7, sp, #0
 800d746:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d74c:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	69db      	ldr	r3, [r3, #28]
 800d752:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d756:	d01c      	beq.n	800d792 <SAI_DMATxCplt+0x52>
  {
    hsai->XferCount = 0;
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	2200      	movs	r2, #0
 800d75c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Disable SAI Tx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	681b      	ldr	r3, [r3, #0]
 800d764:	681a      	ldr	r2, [r3, #0]
 800d766:	68fb      	ldr	r3, [r7, #12]
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800d76e:	601a      	str	r2, [r3, #0]

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d770:	2100      	movs	r1, #0
 800d772:	68f8      	ldr	r0, [r7, #12]
 800d774:	f7ff ff76 	bl	800d664 <SAI_InterruptFlag>
 800d778:	4603      	mov	r3, r0
 800d77a:	43d9      	mvns	r1, r3
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	681b      	ldr	r3, [r3, #0]
 800d780:	691a      	ldr	r2, [r3, #16]
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	681b      	ldr	r3, [r3, #0]
 800d786:	400a      	ands	r2, r1
 800d788:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	2201      	movs	r2, #1
 800d78e:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxCpltCallback(hsai);
#else
  HAL_SAI_TxCpltCallback(hsai);
 800d792:	68f8      	ldr	r0, [r7, #12]
 800d794:	f7f7 fad2 	bl	8004d3c <HAL_SAI_TxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d798:	bf00      	nop
 800d79a:	3710      	adds	r7, #16
 800d79c:	46bd      	mov	sp, r7
 800d79e:	bd80      	pop	{r7, pc}

0800d7a0 <SAI_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d7a0:	b580      	push	{r7, lr}
 800d7a2:	b084      	sub	sp, #16
 800d7a4:	af00      	add	r7, sp, #0
 800d7a6:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7ac:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->TxHalfCpltCallback(hsai);
#else
  HAL_SAI_TxHalfCpltCallback(hsai);
 800d7ae:	68f8      	ldr	r0, [r7, #12]
 800d7b0:	f7f7 face 	bl	8004d50 <HAL_SAI_TxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d7b4:	bf00      	nop
 800d7b6:	3710      	adds	r7, #16
 800d7b8:	46bd      	mov	sp, r7
 800d7ba:	bd80      	pop	{r7, pc}

0800d7bc <SAI_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 800d7bc:	b580      	push	{r7, lr}
 800d7be:	b084      	sub	sp, #16
 800d7c0:	af00      	add	r7, sp, #0
 800d7c2:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d7c4:	687b      	ldr	r3, [r7, #4]
 800d7c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d7c8:	60fb      	str	r3, [r7, #12]

  if (hdma->Init.Mode != DMA_CIRCULAR)
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	69db      	ldr	r3, [r3, #28]
 800d7ce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d7d2:	d01c      	beq.n	800d80e <SAI_DMARxCplt+0x52>
  {
    /* Disable Rx DMA Request */
    hsai->Instance->CR1 &= (uint32_t)(~SAI_xCR1_DMAEN);
 800d7d4:	68fb      	ldr	r3, [r7, #12]
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	681a      	ldr	r2, [r3, #0]
 800d7da:	68fb      	ldr	r3, [r7, #12]
 800d7dc:	681b      	ldr	r3, [r3, #0]
 800d7de:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800d7e2:	601a      	str	r2, [r3, #0]
    hsai->XferCount = 0;
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	2200      	movs	r2, #0
 800d7e8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a

    /* Stop the interrupts error handling */
    __HAL_SAI_DISABLE_IT(hsai, SAI_InterruptFlag(hsai, SAI_MODE_DMA));
 800d7ec:	2100      	movs	r1, #0
 800d7ee:	68f8      	ldr	r0, [r7, #12]
 800d7f0:	f7ff ff38 	bl	800d664 <SAI_InterruptFlag>
 800d7f4:	4603      	mov	r3, r0
 800d7f6:	43d9      	mvns	r1, r3
 800d7f8:	68fb      	ldr	r3, [r7, #12]
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	691a      	ldr	r2, [r3, #16]
 800d7fe:	68fb      	ldr	r3, [r7, #12]
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	400a      	ands	r2, r1
 800d804:	611a      	str	r2, [r3, #16]

    hsai->State = HAL_SAI_STATE_READY;
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	2201      	movs	r2, #1
 800d80a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
  }
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxCpltCallback(hsai);
#else
  HAL_SAI_RxCpltCallback(hsai);
 800d80e:	68f8      	ldr	r0, [r7, #12]
 800d810:	f7f7 fd00 	bl	8005214 <HAL_SAI_RxCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d814:	bf00      	nop
 800d816:	3710      	adds	r7, #16
 800d818:	46bd      	mov	sp, r7
 800d81a:	bd80      	pop	{r7, pc}

0800d81c <SAI_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b084      	sub	sp, #16
 800d820:	af00      	add	r7, sp, #0
 800d822:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d828:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->RxHalfCpltCallback(hsai);
#else
  HAL_SAI_RxHalfCpltCallback(hsai);
 800d82a:	68f8      	ldr	r0, [r7, #12]
 800d82c:	f7f7 fcfc 	bl	8005228 <HAL_SAI_RxHalfCpltCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d830:	bf00      	nop
 800d832:	3710      	adds	r7, #16
 800d834:	46bd      	mov	sp, r7
 800d836:	bd80      	pop	{r7, pc}

0800d838 <SAI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void SAI_DMAError(DMA_HandleTypeDef *hdma)
{
 800d838:	b580      	push	{r7, lr}
 800d83a:	b084      	sub	sp, #16
 800d83c:	af00      	add	r7, sp, #0
 800d83e:	6078      	str	r0, [r7, #4]
  SAI_HandleTypeDef *hsai = (SAI_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800d840:	687b      	ldr	r3, [r7, #4]
 800d842:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d844:	60fb      	str	r3, [r7, #12]

  /* Set SAI error code */
  hsai->ErrorCode |= HAL_SAI_ERROR_DMA;
 800d846:	68fb      	ldr	r3, [r7, #12]
 800d848:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d84c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800d850:	68fb      	ldr	r3, [r7, #12]
 800d852:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if ((hsai->hdmatx->ErrorCode == HAL_DMA_ERROR_TE) || (hsai->hdmarx->ErrorCode == HAL_DMA_ERROR_TE))
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d85a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d85c:	2b01      	cmp	r3, #1
 800d85e:	d004      	beq.n	800d86a <SAI_DMAError+0x32>
 800d860:	68fb      	ldr	r3, [r7, #12]
 800d862:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d864:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800d866:	2b01      	cmp	r3, #1
 800d868:	d112      	bne.n	800d890 <SAI_DMAError+0x58>
  {
    /* Disable the SAI DMA request */
    hsai->Instance->CR1 &= ~SAI_xCR1_DMAEN;
 800d86a:	68fb      	ldr	r3, [r7, #12]
 800d86c:	681b      	ldr	r3, [r3, #0]
 800d86e:	681a      	ldr	r2, [r3, #0]
 800d870:	68fb      	ldr	r3, [r7, #12]
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800d878:	601a      	str	r2, [r3, #0]

    /* Disable SAI peripheral */
    SAI_Disable(hsai);
 800d87a:	68f8      	ldr	r0, [r7, #12]
 800d87c:	f7ff ff28 	bl	800d6d0 <SAI_Disable>

    /* Set the SAI state ready to be able to start again the process */
    hsai->State = HAL_SAI_STATE_READY;
 800d880:	68fb      	ldr	r3, [r7, #12]
 800d882:	2201      	movs	r2, #1
 800d884:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d

    /* Initialize XferCount */
    hsai->XferCount = 0U;
 800d888:	68fb      	ldr	r3, [r7, #12]
 800d88a:	2200      	movs	r2, #0
 800d88c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  }
  /* SAI error Callback */
#if (USE_HAL_SAI_REGISTER_CALLBACKS == 1)
  hsai->ErrorCallback(hsai);
#else
  HAL_SAI_ErrorCallback(hsai);
 800d890:	68f8      	ldr	r0, [r7, #12]
 800d892:	f7f7 fa67 	bl	8004d64 <HAL_SAI_ErrorCallback>
#endif /* USE_HAL_SAI_REGISTER_CALLBACKS */
}
 800d896:	bf00      	nop
 800d898:	3710      	adds	r7, #16
 800d89a:	46bd      	mov	sp, r7
 800d89c:	bd80      	pop	{r7, pc}

0800d89e <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 800d89e:	b580      	push	{r7, lr}
 800d8a0:	b082      	sub	sp, #8
 800d8a2:	af00      	add	r7, sp, #0
 800d8a4:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	2b00      	cmp	r3, #0
 800d8aa:	d101      	bne.n	800d8b0 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 800d8ac:	2301      	movs	r3, #1
 800d8ae:	e022      	b.n	800d8f6 <HAL_SD_Init+0x58>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 800d8b0:	687b      	ldr	r3, [r7, #4]
 800d8b2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d8b6:	b2db      	uxtb	r3, r3
 800d8b8:	2b00      	cmp	r3, #0
 800d8ba:	d105      	bne.n	800d8c8 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	2200      	movs	r2, #0
 800d8c0:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 800d8c2:	6878      	ldr	r0, [r7, #4]
 800d8c4:	f7f4 fe46 	bl	8002554 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	2203      	movs	r2, #3
 800d8cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800d8d0:	6878      	ldr	r0, [r7, #4]
 800d8d2:	f000 f815 	bl	800d900 <HAL_SD_InitCard>
 800d8d6:	4603      	mov	r3, r0
 800d8d8:	2b00      	cmp	r3, #0
 800d8da:	d001      	beq.n	800d8e0 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 800d8dc:	2301      	movs	r3, #1
 800d8de:	e00a      	b.n	800d8f6 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800d8e0:	687b      	ldr	r3, [r7, #4]
 800d8e2:	2200      	movs	r2, #0
 800d8e4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	2200      	movs	r2, #0
 800d8ea:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	2201      	movs	r2, #1
 800d8f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800d8f4:	2300      	movs	r3, #0
}
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	3708      	adds	r7, #8
 800d8fa:	46bd      	mov	sp, r7
 800d8fc:	bd80      	pop	{r7, pc}
	...

0800d900 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 800d900:	b5b0      	push	{r4, r5, r7, lr}
 800d902:	b08e      	sub	sp, #56	@ 0x38
 800d904:	af04      	add	r7, sp, #16
 800d906:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDMMC peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 800d908:	2300      	movs	r3, #0
 800d90a:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 800d90c:	2300      	movs	r3, #0
 800d90e:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 800d910:	2300      	movs	r3, #0
 800d912:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 800d914:	2300      	movs	r3, #0
 800d916:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800d918:	2300      	movs	r3, #0
 800d91a:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800d91c:	2376      	movs	r3, #118	@ 0x76
 800d91e:	623b      	str	r3, [r7, #32]

  /* Initialize SDMMC peripheral interface with default configuration */
  SDMMC_Init(hsd->Instance, Init);
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681d      	ldr	r5, [r3, #0]
 800d924:	466c      	mov	r4, sp
 800d926:	f107 0318 	add.w	r3, r7, #24
 800d92a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d92e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800d932:	f107 030c 	add.w	r3, r7, #12
 800d936:	cb0e      	ldmia	r3, {r1, r2, r3}
 800d938:	4628      	mov	r0, r5
 800d93a:	f002 ffc3 	bl	80108c4 <SDMMC_Init>

  /* Disable SDMMC Clock */
  __HAL_SD_DISABLE(hsd);
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	685a      	ldr	r2, [r3, #4]
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	681b      	ldr	r3, [r3, #0]
 800d948:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800d94c:	605a      	str	r2, [r3, #4]

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hsd->Instance);
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	4618      	mov	r0, r3
 800d954:	f002 ffef 	bl	8010936 <SDMMC_PowerState_ON>

  /* Enable SDMMC Clock */
  __HAL_SD_ENABLE(hsd);
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	685a      	ldr	r2, [r3, #4]
 800d95e:	687b      	ldr	r3, [r7, #4]
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800d966:	605a      	str	r2, [r3, #4]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 800d968:	2002      	movs	r0, #2
 800d96a:	f7f7 fe21 	bl	80055b0 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800d96e:	6878      	ldr	r0, [r7, #4]
 800d970:	f000 fe10 	bl	800e594 <SD_PowerON>
 800d974:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800d976:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d978:	2b00      	cmp	r3, #0
 800d97a:	d00b      	beq.n	800d994 <HAL_SD_InitCard+0x94>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	2201      	movs	r2, #1
 800d980:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d988:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d98a:	431a      	orrs	r2, r3
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800d990:	2301      	movs	r3, #1
 800d992:	e02e      	b.n	800d9f2 <HAL_SD_InitCard+0xf2>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 800d994:	6878      	ldr	r0, [r7, #4]
 800d996:	f000 fd2f 	bl	800e3f8 <SD_InitCard>
 800d99a:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800d99c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d00b      	beq.n	800d9ba <HAL_SD_InitCard+0xba>
  {
    hsd->State = HAL_SD_STATE_READY;
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	2201      	movs	r2, #1
 800d9a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d9ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9b0:	431a      	orrs	r2, r3
 800d9b2:	687b      	ldr	r3, [r7, #4]
 800d9b4:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800d9b6:	2301      	movs	r3, #1
 800d9b8:	e01b      	b.n	800d9f2 <HAL_SD_InitCard+0xf2>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800d9c2:	4618      	mov	r0, r3
 800d9c4:	f003 f84a 	bl	8010a5c <SDMMC_CmdBlockLength>
 800d9c8:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800d9ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	d00f      	beq.n	800d9f0 <HAL_SD_InitCard+0xf0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	4a09      	ldr	r2, [pc, #36]	@ (800d9fc <HAL_SD_InitCard+0xfc>)
 800d9d6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800d9d8:	687b      	ldr	r3, [r7, #4]
 800d9da:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d9dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9de:	431a      	orrs	r2, r3
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	2201      	movs	r2, #1
 800d9e8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800d9ec:	2301      	movs	r3, #1
 800d9ee:	e000      	b.n	800d9f2 <HAL_SD_InitCard+0xf2>
  }

  return HAL_OK;
 800d9f0:	2300      	movs	r3, #0
}
 800d9f2:	4618      	mov	r0, r3
 800d9f4:	3728      	adds	r7, #40	@ 0x28
 800d9f6:	46bd      	mov	sp, r7
 800d9f8:	bdb0      	pop	{r4, r5, r7, pc}
 800d9fa:	bf00      	nop
 800d9fc:	004005ff 	.word	0x004005ff

0800da00 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800da00:	b580      	push	{r7, lr}
 800da02:	b08c      	sub	sp, #48	@ 0x30
 800da04:	af00      	add	r7, sp, #0
 800da06:	60f8      	str	r0, [r7, #12]
 800da08:	60b9      	str	r1, [r7, #8]
 800da0a:	607a      	str	r2, [r7, #4]
 800da0c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800da12:	68bb      	ldr	r3, [r7, #8]
 800da14:	2b00      	cmp	r3, #0
 800da16:	d107      	bne.n	800da28 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800da18:	68fb      	ldr	r3, [r7, #12]
 800da1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da1c:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800da20:	68fb      	ldr	r3, [r7, #12]
 800da22:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800da24:	2301      	movs	r3, #1
 800da26:	e0c3      	b.n	800dbb0 <HAL_SD_ReadBlocks_DMA+0x1b0>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800da2e:	b2db      	uxtb	r3, r3
 800da30:	2b01      	cmp	r3, #1
 800da32:	f040 80bc 	bne.w	800dbae <HAL_SD_ReadBlocks_DMA+0x1ae>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	2200      	movs	r2, #0
 800da3a:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800da3c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800da3e:	683b      	ldr	r3, [r7, #0]
 800da40:	441a      	add	r2, r3
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800da46:	429a      	cmp	r2, r3
 800da48:	d907      	bls.n	800da5a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800da4e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800da52:	68fb      	ldr	r3, [r7, #12]
 800da54:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800da56:	2301      	movs	r3, #1
 800da58:	e0aa      	b.n	800dbb0 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800da5a:	68fb      	ldr	r3, [r7, #12]
 800da5c:	2203      	movs	r2, #3
 800da5e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	2200      	movs	r2, #0
 800da68:	62da      	str	r2, [r3, #44]	@ 0x2c

    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	681b      	ldr	r3, [r3, #0]
 800da6e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800da70:	68fb      	ldr	r3, [r7, #12]
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	f442 7295 	orr.w	r2, r2, #298	@ 0x12a
 800da78:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800da7a:	68fb      	ldr	r3, [r7, #12]
 800da7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da7e:	4a4e      	ldr	r2, [pc, #312]	@ (800dbb8 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 800da80:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 800da82:	68fb      	ldr	r3, [r7, #12]
 800da84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da86:	4a4d      	ldr	r2, [pc, #308]	@ (800dbbc <HAL_SD_ReadBlocks_DMA+0x1bc>)
 800da88:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800da8a:	68fb      	ldr	r3, [r7, #12]
 800da8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da8e:	2200      	movs	r2, #0
 800da90:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 800da92:	68fb      	ldr	r3, [r7, #12]
 800da94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da96:	2200      	movs	r2, #0
 800da98:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 800da9a:	68fb      	ldr	r3, [r7, #12]
 800da9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800daa6:	68fb      	ldr	r3, [r7, #12]
 800daa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800daaa:	689a      	ldr	r2, [r3, #8]
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dab0:	681b      	ldr	r3, [r3, #0]
 800dab2:	430a      	orrs	r2, r1
 800dab4:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800dab6:	68fb      	ldr	r3, [r7, #12]
 800dab8:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 800daba:	68fb      	ldr	r3, [r7, #12]
 800dabc:	681b      	ldr	r3, [r3, #0]
 800dabe:	3380      	adds	r3, #128	@ 0x80
 800dac0:	4619      	mov	r1, r3
 800dac2:	68ba      	ldr	r2, [r7, #8]
 800dac4:	683b      	ldr	r3, [r7, #0]
 800dac6:	025b      	lsls	r3, r3, #9
 800dac8:	089b      	lsrs	r3, r3, #2
 800daca:	f7f8 fbff 	bl	80062cc <HAL_DMA_Start_IT>
 800dace:	4603      	mov	r3, r0
 800dad0:	2b00      	cmp	r3, #0
 800dad2:	d017      	beq.n	800db04 <HAL_SD_ReadBlocks_DMA+0x104>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_RXOVERR | SDMMC_IT_DATAEND));
 800dad4:	68fb      	ldr	r3, [r7, #12]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	681b      	ldr	r3, [r3, #0]
 800dade:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 800dae2:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dae4:	68fb      	ldr	r3, [r7, #12]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	4a35      	ldr	r2, [pc, #212]	@ (800dbc0 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800daea:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800daec:	68fb      	ldr	r3, [r7, #12]
 800daee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800daf0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800daf4:	68fb      	ldr	r3, [r7, #12]
 800daf6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800daf8:	68fb      	ldr	r3, [r7, #12]
 800dafa:	2201      	movs	r2, #1
 800dafc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 800db00:	2301      	movs	r3, #1
 800db02:	e055      	b.n	800dbb0 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 800db04:	68fb      	ldr	r3, [r7, #12]
 800db06:	681b      	ldr	r3, [r3, #0]
 800db08:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800db0a:	68fb      	ldr	r3, [r7, #12]
 800db0c:	681b      	ldr	r3, [r3, #0]
 800db0e:	f042 0208 	orr.w	r2, r2, #8
 800db12:	62da      	str	r2, [r3, #44]	@ 0x2c

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800db14:	68fb      	ldr	r3, [r7, #12]
 800db16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800db18:	2b01      	cmp	r3, #1
 800db1a:	d002      	beq.n	800db22 <HAL_SD_ReadBlocks_DMA+0x122>
      {
        add *= 512U;
 800db1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800db1e:	025b      	lsls	r3, r3, #9
 800db20:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800db22:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800db26:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800db28:	683b      	ldr	r3, [r7, #0]
 800db2a:	025b      	lsls	r3, r3, #9
 800db2c:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800db2e:	2390      	movs	r3, #144	@ 0x90
 800db30:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800db32:	2302      	movs	r3, #2
 800db34:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800db36:	2300      	movs	r3, #0
 800db38:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800db3a:	2301      	movs	r3, #1
 800db3c:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800db3e:	68fb      	ldr	r3, [r7, #12]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	f107 0210 	add.w	r2, r7, #16
 800db46:	4611      	mov	r1, r2
 800db48:	4618      	mov	r0, r3
 800db4a:	f002 ff5b 	bl	8010a04 <SDMMC_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800db4e:	683b      	ldr	r3, [r7, #0]
 800db50:	2b01      	cmp	r3, #1
 800db52:	d90a      	bls.n	800db6a <HAL_SD_ReadBlocks_DMA+0x16a>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	2282      	movs	r2, #130	@ 0x82
 800db58:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 800db5a:	68fb      	ldr	r3, [r7, #12]
 800db5c:	681b      	ldr	r3, [r3, #0]
 800db5e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800db60:	4618      	mov	r0, r3
 800db62:	f002 ffbf 	bl	8010ae4 <SDMMC_CmdReadMultiBlock>
 800db66:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800db68:	e009      	b.n	800db7e <HAL_SD_ReadBlocks_DMA+0x17e>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	2281      	movs	r2, #129	@ 0x81
 800db6e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800db70:	68fb      	ldr	r3, [r7, #12]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800db76:	4618      	mov	r0, r3
 800db78:	f002 ff92 	bl	8010aa0 <SDMMC_CmdReadSingleBlock>
 800db7c:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800db7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db80:	2b00      	cmp	r3, #0
 800db82:	d012      	beq.n	800dbaa <HAL_SD_ReadBlocks_DMA+0x1aa>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800db84:	68fb      	ldr	r3, [r7, #12]
 800db86:	681b      	ldr	r3, [r3, #0]
 800db88:	4a0d      	ldr	r2, [pc, #52]	@ (800dbc0 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 800db8a:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 800db8c:	68fb      	ldr	r3, [r7, #12]
 800db8e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800db90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800db92:	431a      	orrs	r2, r3
 800db94:	68fb      	ldr	r3, [r7, #12]
 800db96:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 800db98:	68fb      	ldr	r3, [r7, #12]
 800db9a:	2201      	movs	r2, #1
 800db9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	2200      	movs	r2, #0
 800dba4:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 800dba6:	2301      	movs	r3, #1
 800dba8:	e002      	b.n	800dbb0 <HAL_SD_ReadBlocks_DMA+0x1b0>
      }

      return HAL_OK;
 800dbaa:	2300      	movs	r3, #0
 800dbac:	e000      	b.n	800dbb0 <HAL_SD_ReadBlocks_DMA+0x1b0>
    }
  }
  else
  {
    return HAL_BUSY;
 800dbae:	2302      	movs	r3, #2
  }
}
 800dbb0:	4618      	mov	r0, r3
 800dbb2:	3730      	adds	r7, #48	@ 0x30
 800dbb4:	46bd      	mov	sp, r7
 800dbb6:	bd80      	pop	{r7, pc}
 800dbb8:	0800e2e3 	.word	0x0800e2e3
 800dbbc:	0800e355 	.word	0x0800e355
 800dbc0:	004005ff 	.word	0x004005ff

0800dbc4 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 800dbc4:	b580      	push	{r7, lr}
 800dbc6:	b08c      	sub	sp, #48	@ 0x30
 800dbc8:	af00      	add	r7, sp, #0
 800dbca:	60f8      	str	r0, [r7, #12]
 800dbcc:	60b9      	str	r1, [r7, #8]
 800dbce:	607a      	str	r2, [r7, #4]
 800dbd0:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 800dbd6:	68bb      	ldr	r3, [r7, #8]
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d107      	bne.n	800dbec <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800dbdc:	68fb      	ldr	r3, [r7, #12]
 800dbde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dbe0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800dbe4:	68fb      	ldr	r3, [r7, #12]
 800dbe6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 800dbe8:	2301      	movs	r3, #1
 800dbea:	e0c6      	b.n	800dd7a <HAL_SD_WriteBlocks_DMA+0x1b6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 800dbec:	68fb      	ldr	r3, [r7, #12]
 800dbee:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800dbf2:	b2db      	uxtb	r3, r3
 800dbf4:	2b01      	cmp	r3, #1
 800dbf6:	f040 80bf 	bne.w	800dd78 <HAL_SD_WriteBlocks_DMA+0x1b4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 800dbfa:	68fb      	ldr	r3, [r7, #12]
 800dbfc:	2200      	movs	r2, #0
 800dbfe:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800dc00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dc02:	683b      	ldr	r3, [r7, #0]
 800dc04:	441a      	add	r2, r3
 800dc06:	68fb      	ldr	r3, [r7, #12]
 800dc08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800dc0a:	429a      	cmp	r2, r3
 800dc0c:	d907      	bls.n	800dc1e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dc12:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800dc16:	68fb      	ldr	r3, [r7, #12]
 800dc18:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 800dc1a:	2301      	movs	r3, #1
 800dc1c:	e0ad      	b.n	800dd7a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800dc1e:	68fb      	ldr	r3, [r7, #12]
 800dc20:	2203      	movs	r2, #3
 800dc22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	2200      	movs	r2, #0
 800dc2c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
    __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800dc2e:	68fb      	ldr	r3, [r7, #12]
 800dc30:	681b      	ldr	r3, [r3, #0]
 800dc32:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dc34:	68fb      	ldr	r3, [r7, #12]
 800dc36:	681b      	ldr	r3, [r3, #0]
 800dc38:	f042 021a 	orr.w	r2, r2, #26
 800dc3c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 800dc3e:	68fb      	ldr	r3, [r7, #12]
 800dc40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc42:	4a50      	ldr	r2, [pc, #320]	@ (800dd84 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 800dc44:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800dc46:	68fb      	ldr	r3, [r7, #12]
 800dc48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc4a:	4a4f      	ldr	r2, [pc, #316]	@ (800dd88 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 800dc4c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 800dc4e:	68fb      	ldr	r3, [r7, #12]
 800dc50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dc52:	2200      	movs	r2, #0
 800dc54:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800dc56:	68fb      	ldr	r3, [r7, #12]
 800dc58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dc5a:	2b01      	cmp	r3, #1
 800dc5c:	d002      	beq.n	800dc64 <HAL_SD_WriteBlocks_DMA+0xa0>
    {
      add *= 512U;
 800dc5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dc60:	025b      	lsls	r3, r3, #9
 800dc62:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800dc64:	683b      	ldr	r3, [r7, #0]
 800dc66:	2b01      	cmp	r3, #1
 800dc68:	d90a      	bls.n	800dc80 <HAL_SD_WriteBlocks_DMA+0xbc>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800dc6a:	68fb      	ldr	r3, [r7, #12]
 800dc6c:	22a0      	movs	r2, #160	@ 0xa0
 800dc6e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800dc70:	68fb      	ldr	r3, [r7, #12]
 800dc72:	681b      	ldr	r3, [r3, #0]
 800dc74:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dc76:	4618      	mov	r0, r3
 800dc78:	f002 ff78 	bl	8010b6c <SDMMC_CmdWriteMultiBlock>
 800dc7c:	62f8      	str	r0, [r7, #44]	@ 0x2c
 800dc7e:	e009      	b.n	800dc94 <HAL_SD_WriteBlocks_DMA+0xd0>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 800dc80:	68fb      	ldr	r3, [r7, #12]
 800dc82:	2290      	movs	r2, #144	@ 0x90
 800dc84:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800dc86:	68fb      	ldr	r3, [r7, #12]
 800dc88:	681b      	ldr	r3, [r3, #0]
 800dc8a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dc8c:	4618      	mov	r0, r3
 800dc8e:	f002 ff4b 	bl	8010b28 <SDMMC_CmdWriteSingleBlock>
 800dc92:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 800dc94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dc96:	2b00      	cmp	r3, #0
 800dc98:	d012      	beq.n	800dcc0 <HAL_SD_WriteBlocks_DMA+0xfc>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	4a3b      	ldr	r2, [pc, #236]	@ (800dd8c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800dca0:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 800dca2:	68fb      	ldr	r3, [r7, #12]
 800dca4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dca6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dca8:	431a      	orrs	r2, r3
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800dcae:	68fb      	ldr	r3, [r7, #12]
 800dcb0:	2201      	movs	r2, #1
 800dcb2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800dcb6:	68fb      	ldr	r3, [r7, #12]
 800dcb8:	2200      	movs	r2, #0
 800dcba:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800dcbc:	2301      	movs	r3, #1
 800dcbe:	e05c      	b.n	800dd7a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }

    /* Enable SDMMC DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 800dcc0:	68fb      	ldr	r3, [r7, #12]
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dcc6:	68fb      	ldr	r3, [r7, #12]
 800dcc8:	681b      	ldr	r3, [r3, #0]
 800dcca:	f042 0208 	orr.w	r2, r2, #8
 800dcce:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800dcd0:	68fb      	ldr	r3, [r7, #12]
 800dcd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dcd4:	2240      	movs	r2, #64	@ 0x40
 800dcd6:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dcdc:	681b      	ldr	r3, [r3, #0]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800dce4:	68fb      	ldr	r3, [r7, #12]
 800dce6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dce8:	689a      	ldr	r2, [r3, #8]
 800dcea:	68fb      	ldr	r3, [r7, #12]
 800dcec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800dcee:	681b      	ldr	r3, [r3, #0]
 800dcf0:	430a      	orrs	r2, r1
 800dcf2:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 800dcf4:	68fb      	ldr	r3, [r7, #12]
 800dcf6:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800dcf8:	68b9      	ldr	r1, [r7, #8]
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	681b      	ldr	r3, [r3, #0]
 800dcfe:	3380      	adds	r3, #128	@ 0x80
 800dd00:	461a      	mov	r2, r3
 800dd02:	683b      	ldr	r3, [r7, #0]
 800dd04:	025b      	lsls	r3, r3, #9
 800dd06:	089b      	lsrs	r3, r3, #2
 800dd08:	f7f8 fae0 	bl	80062cc <HAL_DMA_Start_IT>
 800dd0c:	4603      	mov	r3, r0
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d01a      	beq.n	800dd48 <HAL_SD_WriteBlocks_DMA+0x184>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT | SDMMC_IT_TXUNDERR));   
 800dd12:	68fb      	ldr	r3, [r7, #12]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dd18:	68fb      	ldr	r3, [r7, #12]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	f022 021a 	bic.w	r2, r2, #26
 800dd20:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800dd22:	68fb      	ldr	r3, [r7, #12]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	4a19      	ldr	r2, [pc, #100]	@ (800dd8c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 800dd28:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800dd2a:	68fb      	ldr	r3, [r7, #12]
 800dd2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800dd2e:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 800dd36:	68fb      	ldr	r3, [r7, #12]
 800dd38:	2201      	movs	r2, #1
 800dd3a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	2200      	movs	r2, #0
 800dd42:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 800dd44:	2301      	movs	r3, #1
 800dd46:	e018      	b.n	800dd7a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800dd48:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800dd4c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800dd4e:	683b      	ldr	r3, [r7, #0]
 800dd50:	025b      	lsls	r3, r3, #9
 800dd52:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 800dd54:	2390      	movs	r3, #144	@ 0x90
 800dd56:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 800dd58:	2300      	movs	r3, #0
 800dd5a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800dd5c:	2300      	movs	r3, #0
 800dd5e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDMMC_DPSM_ENABLE;
 800dd60:	2301      	movs	r3, #1
 800dd62:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDMMC_ConfigData(hsd->Instance, &config);
 800dd64:	68fb      	ldr	r3, [r7, #12]
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	f107 0210 	add.w	r2, r7, #16
 800dd6c:	4611      	mov	r1, r2
 800dd6e:	4618      	mov	r0, r3
 800dd70:	f002 fe48 	bl	8010a04 <SDMMC_ConfigData>

      return HAL_OK;
 800dd74:	2300      	movs	r3, #0
 800dd76:	e000      	b.n	800dd7a <HAL_SD_WriteBlocks_DMA+0x1b6>
    }
  }
  else
  {
    return HAL_BUSY;
 800dd78:	2302      	movs	r3, #2
  }
}
 800dd7a:	4618      	mov	r0, r3
 800dd7c:	3730      	adds	r7, #48	@ 0x30
 800dd7e:	46bd      	mov	sp, r7
 800dd80:	bd80      	pop	{r7, pc}
 800dd82:	bf00      	nop
 800dd84:	0800e2b9 	.word	0x0800e2b9
 800dd88:	0800e355 	.word	0x0800e355
 800dd8c:	004005ff 	.word	0x004005ff

0800dd90 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 800dd90:	b480      	push	{r7}
 800dd92:	b083      	sub	sp, #12
 800dd94:	af00      	add	r7, sp, #0
 800dd96:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800dd98:	bf00      	nop
 800dd9a:	370c      	adds	r7, #12
 800dd9c:	46bd      	mov	sp, r7
 800dd9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dda2:	4770      	bx	lr

0800dda4 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 800dda4:	b480      	push	{r7}
 800dda6:	b083      	sub	sp, #12
 800dda8:	af00      	add	r7, sp, #0
 800ddaa:	6078      	str	r0, [r7, #4]
 800ddac:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ddb2:	0f9b      	lsrs	r3, r3, #30
 800ddb4:	b2da      	uxtb	r2, r3
 800ddb6:	683b      	ldr	r3, [r7, #0]
 800ddb8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ddbe:	0e9b      	lsrs	r3, r3, #26
 800ddc0:	b2db      	uxtb	r3, r3
 800ddc2:	f003 030f 	and.w	r3, r3, #15
 800ddc6:	b2da      	uxtb	r2, r3
 800ddc8:	683b      	ldr	r3, [r7, #0]
 800ddca:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ddd0:	0e1b      	lsrs	r3, r3, #24
 800ddd2:	b2db      	uxtb	r3, r3
 800ddd4:	f003 0303 	and.w	r3, r3, #3
 800ddd8:	b2da      	uxtb	r2, r3
 800ddda:	683b      	ldr	r3, [r7, #0]
 800dddc:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800dde2:	0c1b      	lsrs	r3, r3, #16
 800dde4:	b2da      	uxtb	r2, r3
 800dde6:	683b      	ldr	r3, [r7, #0]
 800dde8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ddee:	0a1b      	lsrs	r3, r3, #8
 800ddf0:	b2da      	uxtb	r2, r3
 800ddf2:	683b      	ldr	r3, [r7, #0]
 800ddf4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 800ddf6:	687b      	ldr	r3, [r7, #4]
 800ddf8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ddfa:	b2da      	uxtb	r2, r3
 800ddfc:	683b      	ldr	r3, [r7, #0]
 800ddfe:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de04:	0d1b      	lsrs	r3, r3, #20
 800de06:	b29a      	uxth	r2, r3
 800de08:	683b      	ldr	r3, [r7, #0]
 800de0a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de10:	0c1b      	lsrs	r3, r3, #16
 800de12:	b2db      	uxtb	r3, r3
 800de14:	f003 030f 	and.w	r3, r3, #15
 800de18:	b2da      	uxtb	r2, r3
 800de1a:	683b      	ldr	r3, [r7, #0]
 800de1c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 800de1e:	687b      	ldr	r3, [r7, #4]
 800de20:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de22:	0bdb      	lsrs	r3, r3, #15
 800de24:	b2db      	uxtb	r3, r3
 800de26:	f003 0301 	and.w	r3, r3, #1
 800de2a:	b2da      	uxtb	r2, r3
 800de2c:	683b      	ldr	r3, [r7, #0]
 800de2e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de34:	0b9b      	lsrs	r3, r3, #14
 800de36:	b2db      	uxtb	r3, r3
 800de38:	f003 0301 	and.w	r3, r3, #1
 800de3c:	b2da      	uxtb	r2, r3
 800de3e:	683b      	ldr	r3, [r7, #0]
 800de40:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de46:	0b5b      	lsrs	r3, r3, #13
 800de48:	b2db      	uxtb	r3, r3
 800de4a:	f003 0301 	and.w	r3, r3, #1
 800de4e:	b2da      	uxtb	r2, r3
 800de50:	683b      	ldr	r3, [r7, #0]
 800de52:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de58:	0b1b      	lsrs	r3, r3, #12
 800de5a:	b2db      	uxtb	r3, r3
 800de5c:	f003 0301 	and.w	r3, r3, #1
 800de60:	b2da      	uxtb	r2, r3
 800de62:	683b      	ldr	r3, [r7, #0]
 800de64:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 800de66:	683b      	ldr	r3, [r7, #0]
 800de68:	2200      	movs	r2, #0
 800de6a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800de6c:	687b      	ldr	r3, [r7, #4]
 800de6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800de70:	2b00      	cmp	r3, #0
 800de72:	d163      	bne.n	800df3c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800de78:	009a      	lsls	r2, r3, #2
 800de7a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800de7e:	4013      	ands	r3, r2
 800de80:	687a      	ldr	r2, [r7, #4]
 800de82:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 800de84:	0f92      	lsrs	r2, r2, #30
 800de86:	431a      	orrs	r2, r3
 800de88:	683b      	ldr	r3, [r7, #0]
 800de8a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800de90:	0edb      	lsrs	r3, r3, #27
 800de92:	b2db      	uxtb	r3, r3
 800de94:	f003 0307 	and.w	r3, r3, #7
 800de98:	b2da      	uxtb	r2, r3
 800de9a:	683b      	ldr	r3, [r7, #0]
 800de9c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dea2:	0e1b      	lsrs	r3, r3, #24
 800dea4:	b2db      	uxtb	r3, r3
 800dea6:	f003 0307 	and.w	r3, r3, #7
 800deaa:	b2da      	uxtb	r2, r3
 800deac:	683b      	ldr	r3, [r7, #0]
 800deae:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800deb0:	687b      	ldr	r3, [r7, #4]
 800deb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800deb4:	0d5b      	lsrs	r3, r3, #21
 800deb6:	b2db      	uxtb	r3, r3
 800deb8:	f003 0307 	and.w	r3, r3, #7
 800debc:	b2da      	uxtb	r2, r3
 800debe:	683b      	ldr	r3, [r7, #0]
 800dec0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dec6:	0c9b      	lsrs	r3, r3, #18
 800dec8:	b2db      	uxtb	r3, r3
 800deca:	f003 0307 	and.w	r3, r3, #7
 800dece:	b2da      	uxtb	r2, r3
 800ded0:	683b      	ldr	r3, [r7, #0]
 800ded2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ded8:	0bdb      	lsrs	r3, r3, #15
 800deda:	b2db      	uxtb	r3, r3
 800dedc:	f003 0307 	and.w	r3, r3, #7
 800dee0:	b2da      	uxtb	r2, r3
 800dee2:	683b      	ldr	r3, [r7, #0]
 800dee4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800dee6:	683b      	ldr	r3, [r7, #0]
 800dee8:	691b      	ldr	r3, [r3, #16]
 800deea:	1c5a      	adds	r2, r3, #1
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800def0:	683b      	ldr	r3, [r7, #0]
 800def2:	7e1b      	ldrb	r3, [r3, #24]
 800def4:	b2db      	uxtb	r3, r3
 800def6:	f003 0307 	and.w	r3, r3, #7
 800defa:	3302      	adds	r3, #2
 800defc:	2201      	movs	r2, #1
 800defe:	fa02 f303 	lsl.w	r3, r2, r3
 800df02:	687a      	ldr	r2, [r7, #4]
 800df04:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 800df06:	fb03 f202 	mul.w	r2, r3, r2
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 800df0e:	683b      	ldr	r3, [r7, #0]
 800df10:	7a1b      	ldrb	r3, [r3, #8]
 800df12:	b2db      	uxtb	r3, r3
 800df14:	f003 030f 	and.w	r3, r3, #15
 800df18:	2201      	movs	r2, #1
 800df1a:	409a      	lsls	r2, r3
 800df1c:	687b      	ldr	r3, [r7, #4]
 800df1e:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 800df20:	687b      	ldr	r3, [r7, #4]
 800df22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800df24:	687a      	ldr	r2, [r7, #4]
 800df26:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 800df28:	0a52      	lsrs	r2, r2, #9
 800df2a:	fb03 f202 	mul.w	r2, r3, r2
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800df38:	661a      	str	r2, [r3, #96]	@ 0x60
 800df3a:	e031      	b.n	800dfa0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df40:	2b01      	cmp	r3, #1
 800df42:	d11d      	bne.n	800df80 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800df48:	041b      	lsls	r3, r3, #16
 800df4a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800df4e:	687b      	ldr	r3, [r7, #4]
 800df50:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df52:	0c1b      	lsrs	r3, r3, #16
 800df54:	431a      	orrs	r2, r3
 800df56:	683b      	ldr	r3, [r7, #0]
 800df58:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800df5a:	683b      	ldr	r3, [r7, #0]
 800df5c:	691b      	ldr	r3, [r3, #16]
 800df5e:	3301      	adds	r3, #1
 800df60:	029a      	lsls	r2, r3, #10
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800df74:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 800df76:	687b      	ldr	r3, [r7, #4]
 800df78:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800df7a:	687b      	ldr	r3, [r7, #4]
 800df7c:	661a      	str	r2, [r3, #96]	@ 0x60
 800df7e:	e00f      	b.n	800dfa0 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	681b      	ldr	r3, [r3, #0]
 800df84:	4a58      	ldr	r2, [pc, #352]	@ (800e0e8 <HAL_SD_GetCardCSD+0x344>)
 800df86:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800df8c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	2201      	movs	r2, #1
 800df98:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800df9c:	2301      	movs	r3, #1
 800df9e:	e09d      	b.n	800e0dc <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 800dfa0:	687b      	ldr	r3, [r7, #4]
 800dfa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dfa4:	0b9b      	lsrs	r3, r3, #14
 800dfa6:	b2db      	uxtb	r3, r3
 800dfa8:	f003 0301 	and.w	r3, r3, #1
 800dfac:	b2da      	uxtb	r2, r3
 800dfae:	683b      	ldr	r3, [r7, #0]
 800dfb0:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dfb6:	09db      	lsrs	r3, r3, #7
 800dfb8:	b2db      	uxtb	r3, r3
 800dfba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dfbe:	b2da      	uxtb	r2, r3
 800dfc0:	683b      	ldr	r3, [r7, #0]
 800dfc2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dfc8:	b2db      	uxtb	r3, r3
 800dfca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dfce:	b2da      	uxtb	r2, r3
 800dfd0:	683b      	ldr	r3, [r7, #0]
 800dfd2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dfd8:	0fdb      	lsrs	r3, r3, #31
 800dfda:	b2da      	uxtb	r2, r3
 800dfdc:	683b      	ldr	r3, [r7, #0]
 800dfde:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 800dfe0:	687b      	ldr	r3, [r7, #4]
 800dfe2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dfe4:	0f5b      	lsrs	r3, r3, #29
 800dfe6:	b2db      	uxtb	r3, r3
 800dfe8:	f003 0303 	and.w	r3, r3, #3
 800dfec:	b2da      	uxtb	r2, r3
 800dfee:	683b      	ldr	r3, [r7, #0]
 800dff0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 800dff2:	687b      	ldr	r3, [r7, #4]
 800dff4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800dff6:	0e9b      	lsrs	r3, r3, #26
 800dff8:	b2db      	uxtb	r3, r3
 800dffa:	f003 0307 	and.w	r3, r3, #7
 800dffe:	b2da      	uxtb	r2, r3
 800e000:	683b      	ldr	r3, [r7, #0]
 800e002:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e008:	0d9b      	lsrs	r3, r3, #22
 800e00a:	b2db      	uxtb	r3, r3
 800e00c:	f003 030f 	and.w	r3, r3, #15
 800e010:	b2da      	uxtb	r2, r3
 800e012:	683b      	ldr	r3, [r7, #0]
 800e014:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e01a:	0d5b      	lsrs	r3, r3, #21
 800e01c:	b2db      	uxtb	r3, r3
 800e01e:	f003 0301 	and.w	r3, r3, #1
 800e022:	b2da      	uxtb	r2, r3
 800e024:	683b      	ldr	r3, [r7, #0]
 800e026:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800e02a:	683b      	ldr	r3, [r7, #0]
 800e02c:	2200      	movs	r2, #0
 800e02e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e036:	0c1b      	lsrs	r3, r3, #16
 800e038:	b2db      	uxtb	r3, r3
 800e03a:	f003 0301 	and.w	r3, r3, #1
 800e03e:	b2da      	uxtb	r2, r3
 800e040:	683b      	ldr	r3, [r7, #0]
 800e042:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800e046:	687b      	ldr	r3, [r7, #4]
 800e048:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e04a:	0bdb      	lsrs	r3, r3, #15
 800e04c:	b2db      	uxtb	r3, r3
 800e04e:	f003 0301 	and.w	r3, r3, #1
 800e052:	b2da      	uxtb	r2, r3
 800e054:	683b      	ldr	r3, [r7, #0]
 800e056:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e05e:	0b9b      	lsrs	r3, r3, #14
 800e060:	b2db      	uxtb	r3, r3
 800e062:	f003 0301 	and.w	r3, r3, #1
 800e066:	b2da      	uxtb	r2, r3
 800e068:	683b      	ldr	r3, [r7, #0]
 800e06a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e072:	0b5b      	lsrs	r3, r3, #13
 800e074:	b2db      	uxtb	r3, r3
 800e076:	f003 0301 	and.w	r3, r3, #1
 800e07a:	b2da      	uxtb	r2, r3
 800e07c:	683b      	ldr	r3, [r7, #0]
 800e07e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e086:	0b1b      	lsrs	r3, r3, #12
 800e088:	b2db      	uxtb	r3, r3
 800e08a:	f003 0301 	and.w	r3, r3, #1
 800e08e:	b2da      	uxtb	r2, r3
 800e090:	683b      	ldr	r3, [r7, #0]
 800e092:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 800e096:	687b      	ldr	r3, [r7, #4]
 800e098:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e09a:	0a9b      	lsrs	r3, r3, #10
 800e09c:	b2db      	uxtb	r3, r3
 800e09e:	f003 0303 	and.w	r3, r3, #3
 800e0a2:	b2da      	uxtb	r2, r3
 800e0a4:	683b      	ldr	r3, [r7, #0]
 800e0a6:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e0ae:	0a1b      	lsrs	r3, r3, #8
 800e0b0:	b2db      	uxtb	r3, r3
 800e0b2:	f003 0303 	and.w	r3, r3, #3
 800e0b6:	b2da      	uxtb	r2, r3
 800e0b8:	683b      	ldr	r3, [r7, #0]
 800e0ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e0c2:	085b      	lsrs	r3, r3, #1
 800e0c4:	b2db      	uxtb	r3, r3
 800e0c6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e0ca:	b2da      	uxtb	r2, r3
 800e0cc:	683b      	ldr	r3, [r7, #0]
 800e0ce:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 800e0d2:	683b      	ldr	r3, [r7, #0]
 800e0d4:	2201      	movs	r2, #1
 800e0d6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800e0da:	2300      	movs	r3, #0
}
 800e0dc:	4618      	mov	r0, r3
 800e0de:	370c      	adds	r7, #12
 800e0e0:	46bd      	mov	sp, r7
 800e0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0e6:	4770      	bx	lr
 800e0e8:	004005ff 	.word	0x004005ff

0800e0ec <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 800e0ec:	b480      	push	{r7}
 800e0ee:	b083      	sub	sp, #12
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	6078      	str	r0, [r7, #4]
 800e0f4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800e0fa:	683b      	ldr	r3, [r7, #0]
 800e0fc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800e102:	683b      	ldr	r3, [r7, #0]
 800e104:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800e10a:	683b      	ldr	r3, [r7, #0]
 800e10c:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800e10e:	687b      	ldr	r3, [r7, #4]
 800e110:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800e112:	683b      	ldr	r3, [r7, #0]
 800e114:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800e11a:	683b      	ldr	r3, [r7, #0]
 800e11c:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 800e11e:	687b      	ldr	r3, [r7, #4]
 800e120:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800e122:	683b      	ldr	r3, [r7, #0]
 800e124:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 800e126:	687b      	ldr	r3, [r7, #4]
 800e128:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800e12a:	683b      	ldr	r3, [r7, #0]
 800e12c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800e132:	683b      	ldr	r3, [r7, #0]
 800e134:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 800e136:	2300      	movs	r3, #0
}
 800e138:	4618      	mov	r0, r3
 800e13a:	370c      	adds	r7, #12
 800e13c:	46bd      	mov	sp, r7
 800e13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e142:	4770      	bx	lr

0800e144 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 800e144:	b5b0      	push	{r4, r5, r7, lr}
 800e146:	b08e      	sub	sp, #56	@ 0x38
 800e148:	af04      	add	r7, sp, #16
 800e14a:	6078      	str	r0, [r7, #4]
 800e14c:	6039      	str	r1, [r7, #0]
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800e14e:	2300      	movs	r3, #0
 800e150:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 800e154:	687b      	ldr	r3, [r7, #4]
 800e156:	2203      	movs	r2, #3
 800e158:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e15c:	687b      	ldr	r3, [r7, #4]
 800e15e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e160:	2b03      	cmp	r3, #3
 800e162:	d02e      	beq.n	800e1c2 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDMMC_BUS_WIDE_8B)
 800e164:	683b      	ldr	r3, [r7, #0]
 800e166:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800e16a:	d106      	bne.n	800e17a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e170:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	639a      	str	r2, [r3, #56]	@ 0x38
 800e178:	e029      	b.n	800e1ce <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_4B)
 800e17a:	683b      	ldr	r3, [r7, #0]
 800e17c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800e180:	d10a      	bne.n	800e198 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 800e182:	6878      	ldr	r0, [r7, #4]
 800e184:	f000 fabc 	bl	800e700 <SD_WideBus_Enable>
 800e188:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e18e:	6a3b      	ldr	r3, [r7, #32]
 800e190:	431a      	orrs	r2, r3
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	639a      	str	r2, [r3, #56]	@ 0x38
 800e196:	e01a      	b.n	800e1ce <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDMMC_BUS_WIDE_1B)
 800e198:	683b      	ldr	r3, [r7, #0]
 800e19a:	2b00      	cmp	r3, #0
 800e19c:	d10a      	bne.n	800e1b4 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800e19e:	6878      	ldr	r0, [r7, #4]
 800e1a0:	f000 faf9 	bl	800e796 <SD_WideBus_Disable>
 800e1a4:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e1aa:	6a3b      	ldr	r3, [r7, #32]
 800e1ac:	431a      	orrs	r2, r3
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	639a      	str	r2, [r3, #56]	@ 0x38
 800e1b2:	e00c      	b.n	800e1ce <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1b8:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800e1bc:	687b      	ldr	r3, [r7, #4]
 800e1be:	639a      	str	r2, [r3, #56]	@ 0x38
 800e1c0:	e005      	b.n	800e1ce <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1c6:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1d2:	2b00      	cmp	r3, #0
 800e1d4:	d00b      	beq.n	800e1ee <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e1d6:	687b      	ldr	r3, [r7, #4]
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	4a26      	ldr	r2, [pc, #152]	@ (800e274 <HAL_SD_ConfigWideBusOperation+0x130>)
 800e1dc:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	2201      	movs	r2, #1
 800e1e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 800e1e6:	2301      	movs	r3, #1
 800e1e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800e1ec:	e01f      	b.n	800e22e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDMMC peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	685b      	ldr	r3, [r3, #4]
 800e1f2:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	689b      	ldr	r3, [r3, #8]
 800e1f8:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 800e1fa:	687b      	ldr	r3, [r7, #4]
 800e1fc:	68db      	ldr	r3, [r3, #12]
 800e1fe:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 800e200:	683b      	ldr	r3, [r7, #0]
 800e202:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	695b      	ldr	r3, [r3, #20]
 800e208:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	699b      	ldr	r3, [r3, #24]
 800e20e:	61fb      	str	r3, [r7, #28]
    (void)SDMMC_Init(hsd->Instance, Init);
 800e210:	687b      	ldr	r3, [r7, #4]
 800e212:	681d      	ldr	r5, [r3, #0]
 800e214:	466c      	mov	r4, sp
 800e216:	f107 0314 	add.w	r3, r7, #20
 800e21a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e21e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e222:	f107 0308 	add.w	r3, r7, #8
 800e226:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e228:	4628      	mov	r0, r5
 800e22a:	f002 fb4b 	bl	80108c4 <SDMMC_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800e22e:	687b      	ldr	r3, [r7, #4]
 800e230:	681b      	ldr	r3, [r3, #0]
 800e232:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800e236:	4618      	mov	r0, r3
 800e238:	f002 fc10 	bl	8010a5c <SDMMC_CmdBlockLength>
 800e23c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e23e:	6a3b      	ldr	r3, [r7, #32]
 800e240:	2b00      	cmp	r3, #0
 800e242:	d00c      	beq.n	800e25e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e244:	687b      	ldr	r3, [r7, #4]
 800e246:	681b      	ldr	r3, [r3, #0]
 800e248:	4a0a      	ldr	r2, [pc, #40]	@ (800e274 <HAL_SD_ConfigWideBusOperation+0x130>)
 800e24a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e250:	6a3b      	ldr	r3, [r7, #32]
 800e252:	431a      	orrs	r2, r3
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 800e258:	2301      	movs	r3, #1
 800e25a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	2201      	movs	r2, #1
 800e262:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 800e266:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800e26a:	4618      	mov	r0, r3
 800e26c:	3728      	adds	r7, #40	@ 0x28
 800e26e:	46bd      	mov	sp, r7
 800e270:	bdb0      	pop	{r4, r5, r7, pc}
 800e272:	bf00      	nop
 800e274:	004005ff 	.word	0x004005ff

0800e278 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 800e278:	b580      	push	{r7, lr}
 800e27a:	b086      	sub	sp, #24
 800e27c:	af00      	add	r7, sp, #0
 800e27e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 800e280:	2300      	movs	r3, #0
 800e282:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 800e284:	f107 030c 	add.w	r3, r7, #12
 800e288:	4619      	mov	r1, r3
 800e28a:	6878      	ldr	r0, [r7, #4]
 800e28c:	f000 fa10 	bl	800e6b0 <SD_SendStatus>
 800e290:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e292:	697b      	ldr	r3, [r7, #20]
 800e294:	2b00      	cmp	r3, #0
 800e296:	d005      	beq.n	800e2a4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 800e298:	687b      	ldr	r3, [r7, #4]
 800e29a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e29c:	697b      	ldr	r3, [r7, #20]
 800e29e:	431a      	orrs	r2, r3
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 800e2a4:	68fb      	ldr	r3, [r7, #12]
 800e2a6:	0a5b      	lsrs	r3, r3, #9
 800e2a8:	f003 030f 	and.w	r3, r3, #15
 800e2ac:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800e2ae:	693b      	ldr	r3, [r7, #16]
}
 800e2b0:	4618      	mov	r0, r3
 800e2b2:	3718      	adds	r7, #24
 800e2b4:	46bd      	mov	sp, r7
 800e2b6:	bd80      	pop	{r7, pc}

0800e2b8 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e2b8:	b480      	push	{r7}
 800e2ba:	b085      	sub	sp, #20
 800e2bc:	af00      	add	r7, sp, #0
 800e2be:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e2c0:	687b      	ldr	r3, [r7, #4]
 800e2c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2c4:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDMMC_IT_DATAEND));
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e2cc:	68fb      	ldr	r3, [r7, #12]
 800e2ce:	681b      	ldr	r3, [r3, #0]
 800e2d0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e2d4:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 800e2d6:	bf00      	nop
 800e2d8:	3714      	adds	r7, #20
 800e2da:	46bd      	mov	sp, r7
 800e2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2e0:	4770      	bx	lr

0800e2e2 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e2e2:	b580      	push	{r7, lr}
 800e2e4:	b084      	sub	sp, #16
 800e2e6:	af00      	add	r7, sp, #0
 800e2e8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2ee:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 800e2f0:	68fb      	ldr	r3, [r7, #12]
 800e2f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e2f4:	2b82      	cmp	r3, #130	@ 0x82
 800e2f6:	d111      	bne.n	800e31c <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	681b      	ldr	r3, [r3, #0]
 800e2fc:	4618      	mov	r0, r3
 800e2fe:	f002 fc57 	bl	8010bb0 <SDMMC_CmdStopTransfer>
 800e302:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e304:	68bb      	ldr	r3, [r7, #8]
 800e306:	2b00      	cmp	r3, #0
 800e308:	d008      	beq.n	800e31c <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e30e:	68bb      	ldr	r3, [r7, #8]
 800e310:	431a      	orrs	r2, r3
 800e312:	68fb      	ldr	r3, [r7, #12]
 800e314:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 800e316:	68f8      	ldr	r0, [r7, #12]
 800e318:	f7ff fd3a 	bl	800dd90 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDMMC_DCTRL_DMAEN);
 800e31c:	68fb      	ldr	r3, [r7, #12]
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	681b      	ldr	r3, [r3, #0]
 800e326:	f022 0208 	bic.w	r2, r2, #8
 800e32a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	f240 523a 	movw	r2, #1338	@ 0x53a
 800e334:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 800e336:	68fb      	ldr	r3, [r7, #12]
 800e338:	2201      	movs	r2, #1
 800e33a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	2200      	movs	r2, #0
 800e342:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 800e344:	68f8      	ldr	r0, [r7, #12]
 800e346:	f004 fa0b 	bl	8012760 <HAL_SD_RxCpltCallback>
#endif
}
 800e34a:	bf00      	nop
 800e34c:	3710      	adds	r7, #16
 800e34e:	46bd      	mov	sp, r7
 800e350:	bd80      	pop	{r7, pc}
	...

0800e354 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 800e354:	b580      	push	{r7, lr}
 800e356:	b086      	sub	sp, #24
 800e358:	af00      	add	r7, sp, #0
 800e35a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800e35c:	687b      	ldr	r3, [r7, #4]
 800e35e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e360:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 800e362:	6878      	ldr	r0, [r7, #4]
 800e364:	f7f8 f99c 	bl	80066a0 <HAL_DMA_GetError>
 800e368:	4603      	mov	r3, r0
 800e36a:	2b02      	cmp	r3, #2
 800e36c:	d03e      	beq.n	800e3ec <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800e36e:	697b      	ldr	r3, [r7, #20]
 800e370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e372:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e374:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 800e376:	697b      	ldr	r3, [r7, #20]
 800e378:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e37a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800e37c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800e37e:	693b      	ldr	r3, [r7, #16]
 800e380:	2b01      	cmp	r3, #1
 800e382:	d002      	beq.n	800e38a <SD_DMAError+0x36>
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	2b01      	cmp	r3, #1
 800e388:	d12d      	bne.n	800e3e6 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 800e38a:	697b      	ldr	r3, [r7, #20]
 800e38c:	681b      	ldr	r3, [r3, #0]
 800e38e:	4a19      	ldr	r2, [pc, #100]	@ (800e3f4 <SD_DMAError+0xa0>)
 800e390:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 800e392:	697b      	ldr	r3, [r7, #20]
 800e394:	681b      	ldr	r3, [r3, #0]
 800e396:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800e398:	697b      	ldr	r3, [r7, #20]
 800e39a:	681b      	ldr	r3, [r3, #0]
 800e39c:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 800e3a0:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDMMC_IT_TXUNDERR| SDMMC_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800e3a2:	697b      	ldr	r3, [r7, #20]
 800e3a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3a6:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800e3aa:	697b      	ldr	r3, [r7, #20]
 800e3ac:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800e3ae:	6978      	ldr	r0, [r7, #20]
 800e3b0:	f7ff ff62 	bl	800e278 <HAL_SD_GetCardState>
 800e3b4:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 800e3b6:	68bb      	ldr	r3, [r7, #8]
 800e3b8:	2b06      	cmp	r3, #6
 800e3ba:	d002      	beq.n	800e3c2 <SD_DMAError+0x6e>
 800e3bc:	68bb      	ldr	r3, [r7, #8]
 800e3be:	2b05      	cmp	r3, #5
 800e3c0:	d10a      	bne.n	800e3d8 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800e3c2:	697b      	ldr	r3, [r7, #20]
 800e3c4:	681b      	ldr	r3, [r3, #0]
 800e3c6:	4618      	mov	r0, r3
 800e3c8:	f002 fbf2 	bl	8010bb0 <SDMMC_CmdStopTransfer>
 800e3cc:	4602      	mov	r2, r0
 800e3ce:	697b      	ldr	r3, [r7, #20]
 800e3d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e3d2:	431a      	orrs	r2, r3
 800e3d4:	697b      	ldr	r3, [r7, #20]
 800e3d6:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 800e3d8:	697b      	ldr	r3, [r7, #20]
 800e3da:	2201      	movs	r2, #1
 800e3dc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800e3e0:	697b      	ldr	r3, [r7, #20]
 800e3e2:	2200      	movs	r2, #0
 800e3e4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 800e3e6:	6978      	ldr	r0, [r7, #20]
 800e3e8:	f7ff fcd2 	bl	800dd90 <HAL_SD_ErrorCallback>
#endif
  }
}
 800e3ec:	bf00      	nop
 800e3ee:	3718      	adds	r7, #24
 800e3f0:	46bd      	mov	sp, r7
 800e3f2:	bd80      	pop	{r7, pc}
 800e3f4:	004005ff 	.word	0x004005ff

0800e3f8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 800e3f8:	b5b0      	push	{r4, r5, r7, lr}
 800e3fa:	b094      	sub	sp, #80	@ 0x50
 800e3fc:	af04      	add	r7, sp, #16
 800e3fe:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 800e400:	2301      	movs	r3, #1
 800e402:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDMMC_GetPowerState(hsd->Instance) == 0U)
 800e404:	687b      	ldr	r3, [r7, #4]
 800e406:	681b      	ldr	r3, [r3, #0]
 800e408:	4618      	mov	r0, r3
 800e40a:	f002 faa2 	bl	8010952 <SDMMC_GetPowerState>
 800e40e:	4603      	mov	r3, r0
 800e410:	2b00      	cmp	r3, #0
 800e412:	d102      	bne.n	800e41a <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e414:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800e418:	e0b8      	b.n	800e58c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e41a:	687b      	ldr	r3, [r7, #4]
 800e41c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e41e:	2b03      	cmp	r3, #3
 800e420:	d02f      	beq.n	800e482 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	681b      	ldr	r3, [r3, #0]
 800e426:	4618      	mov	r0, r3
 800e428:	f002 fccd 	bl	8010dc6 <SDMMC_CmdSendCID>
 800e42c:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e42e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e430:	2b00      	cmp	r3, #0
 800e432:	d001      	beq.n	800e438 <SD_InitCard+0x40>
    {
      return errorstate;
 800e434:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e436:	e0a9      	b.n	800e58c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e438:	687b      	ldr	r3, [r7, #4]
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	2100      	movs	r1, #0
 800e43e:	4618      	mov	r0, r3
 800e440:	f002 facd 	bl	80109de <SDMMC_GetResponse>
 800e444:	4602      	mov	r2, r0
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	681b      	ldr	r3, [r3, #0]
 800e44e:	2104      	movs	r1, #4
 800e450:	4618      	mov	r0, r3
 800e452:	f002 fac4 	bl	80109de <SDMMC_GetResponse>
 800e456:	4602      	mov	r2, r0
 800e458:	687b      	ldr	r3, [r7, #4]
 800e45a:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e45c:	687b      	ldr	r3, [r7, #4]
 800e45e:	681b      	ldr	r3, [r3, #0]
 800e460:	2108      	movs	r1, #8
 800e462:	4618      	mov	r0, r3
 800e464:	f002 fabb 	bl	80109de <SDMMC_GetResponse>
 800e468:	4602      	mov	r2, r0
 800e46a:	687b      	ldr	r3, [r7, #4]
 800e46c:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e46e:	687b      	ldr	r3, [r7, #4]
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	210c      	movs	r1, #12
 800e474:	4618      	mov	r0, r3
 800e476:	f002 fab2 	bl	80109de <SDMMC_GetResponse>
 800e47a:	4602      	mov	r2, r0
 800e47c:	687b      	ldr	r3, [r7, #4]
 800e47e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e486:	2b03      	cmp	r3, #3
 800e488:	d00d      	beq.n	800e4a6 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	f107 020e 	add.w	r2, r7, #14
 800e492:	4611      	mov	r1, r2
 800e494:	4618      	mov	r0, r3
 800e496:	f002 fcd3 	bl	8010e40 <SDMMC_CmdSetRelAdd>
 800e49a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e49c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e49e:	2b00      	cmp	r3, #0
 800e4a0:	d001      	beq.n	800e4a6 <SD_InitCard+0xae>
    {
      return errorstate;
 800e4a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4a4:	e072      	b.n	800e58c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800e4aa:	2b03      	cmp	r3, #3
 800e4ac:	d036      	beq.n	800e51c <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800e4ae:	89fb      	ldrh	r3, [r7, #14]
 800e4b0:	461a      	mov	r2, r3
 800e4b2:	687b      	ldr	r3, [r7, #4]
 800e4b4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e4b6:	687b      	ldr	r3, [r7, #4]
 800e4b8:	681a      	ldr	r2, [r3, #0]
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e4be:	041b      	lsls	r3, r3, #16
 800e4c0:	4619      	mov	r1, r3
 800e4c2:	4610      	mov	r0, r2
 800e4c4:	f002 fc9d 	bl	8010e02 <SDMMC_CmdSendCSD>
 800e4c8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800e4ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4cc:	2b00      	cmp	r3, #0
 800e4ce:	d001      	beq.n	800e4d4 <SD_InitCard+0xdc>
    {
      return errorstate;
 800e4d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e4d2:	e05b      	b.n	800e58c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	681b      	ldr	r3, [r3, #0]
 800e4d8:	2100      	movs	r1, #0
 800e4da:	4618      	mov	r0, r3
 800e4dc:	f002 fa7f 	bl	80109de <SDMMC_GetResponse>
 800e4e0:	4602      	mov	r2, r0
 800e4e2:	687b      	ldr	r3, [r7, #4]
 800e4e4:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 800e4e6:	687b      	ldr	r3, [r7, #4]
 800e4e8:	681b      	ldr	r3, [r3, #0]
 800e4ea:	2104      	movs	r1, #4
 800e4ec:	4618      	mov	r0, r3
 800e4ee:	f002 fa76 	bl	80109de <SDMMC_GetResponse>
 800e4f2:	4602      	mov	r2, r0
 800e4f4:	687b      	ldr	r3, [r7, #4]
 800e4f6:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	681b      	ldr	r3, [r3, #0]
 800e4fc:	2108      	movs	r1, #8
 800e4fe:	4618      	mov	r0, r3
 800e500:	f002 fa6d 	bl	80109de <SDMMC_GetResponse>
 800e504:	4602      	mov	r2, r0
 800e506:	687b      	ldr	r3, [r7, #4]
 800e508:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800e50a:	687b      	ldr	r3, [r7, #4]
 800e50c:	681b      	ldr	r3, [r3, #0]
 800e50e:	210c      	movs	r1, #12
 800e510:	4618      	mov	r0, r3
 800e512:	f002 fa64 	bl	80109de <SDMMC_GetResponse>
 800e516:	4602      	mov	r2, r0
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20U);
 800e51c:	687b      	ldr	r3, [r7, #4]
 800e51e:	681b      	ldr	r3, [r3, #0]
 800e520:	2104      	movs	r1, #4
 800e522:	4618      	mov	r0, r3
 800e524:	f002 fa5b 	bl	80109de <SDMMC_GetResponse>
 800e528:	4603      	mov	r3, r0
 800e52a:	0d1a      	lsrs	r2, r3, #20
 800e52c:	687b      	ldr	r3, [r7, #4]
 800e52e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800e530:	f107 0310 	add.w	r3, r7, #16
 800e534:	4619      	mov	r1, r3
 800e536:	6878      	ldr	r0, [r7, #4]
 800e538:	f7ff fc34 	bl	800dda4 <HAL_SD_GetCardCSD>
 800e53c:	4603      	mov	r3, r0
 800e53e:	2b00      	cmp	r3, #0
 800e540:	d002      	beq.n	800e548 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e542:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e546:	e021      	b.n	800e58c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	6819      	ldr	r1, [r3, #0]
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e550:	041b      	lsls	r3, r3, #16
 800e552:	2200      	movs	r2, #0
 800e554:	461c      	mov	r4, r3
 800e556:	4615      	mov	r5, r2
 800e558:	4622      	mov	r2, r4
 800e55a:	462b      	mov	r3, r5
 800e55c:	4608      	mov	r0, r1
 800e55e:	f002 fb49 	bl	8010bf4 <SDMMC_CmdSelDesel>
 800e562:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800e564:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e566:	2b00      	cmp	r3, #0
 800e568:	d001      	beq.n	800e56e <SD_InitCard+0x176>
  {
    return errorstate;
 800e56a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e56c:	e00e      	b.n	800e58c <SD_InitCard+0x194>
  }

  /* Configure SDMMC peripheral interface */
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800e56e:	687b      	ldr	r3, [r7, #4]
 800e570:	681d      	ldr	r5, [r3, #0]
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	466c      	mov	r4, sp
 800e576:	f103 0210 	add.w	r2, r3, #16
 800e57a:	ca07      	ldmia	r2, {r0, r1, r2}
 800e57c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800e580:	3304      	adds	r3, #4
 800e582:	cb0e      	ldmia	r3, {r1, r2, r3}
 800e584:	4628      	mov	r0, r5
 800e586:	f002 f99d 	bl	80108c4 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800e58a:	2300      	movs	r3, #0
}
 800e58c:	4618      	mov	r0, r3
 800e58e:	3740      	adds	r7, #64	@ 0x40
 800e590:	46bd      	mov	sp, r7
 800e592:	bdb0      	pop	{r4, r5, r7, pc}

0800e594 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 800e594:	b580      	push	{r7, lr}
 800e596:	b086      	sub	sp, #24
 800e598:	af00      	add	r7, sp, #0
 800e59a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800e59c:	2300      	movs	r3, #0
 800e59e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800e5a0:	2300      	movs	r3, #0
 800e5a2:	617b      	str	r3, [r7, #20]
 800e5a4:	2300      	movs	r3, #0
 800e5a6:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e5a8:	687b      	ldr	r3, [r7, #4]
 800e5aa:	681b      	ldr	r3, [r3, #0]
 800e5ac:	4618      	mov	r0, r3
 800e5ae:	f002 fb44 	bl	8010c3a <SDMMC_CmdGoIdleState>
 800e5b2:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	2b00      	cmp	r3, #0
 800e5b8:	d001      	beq.n	800e5be <SD_PowerON+0x2a>
  {
    return errorstate;
 800e5ba:	68fb      	ldr	r3, [r7, #12]
 800e5bc:	e072      	b.n	800e6a4 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800e5be:	687b      	ldr	r3, [r7, #4]
 800e5c0:	681b      	ldr	r3, [r3, #0]
 800e5c2:	4618      	mov	r0, r3
 800e5c4:	f002 fb57 	bl	8010c76 <SDMMC_CmdOperCond>
 800e5c8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d00d      	beq.n	800e5ec <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	2200      	movs	r2, #0
 800e5d4:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	4618      	mov	r0, r3
 800e5dc:	f002 fb2d 	bl	8010c3a <SDMMC_CmdGoIdleState>
 800e5e0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e5e2:	68fb      	ldr	r3, [r7, #12]
 800e5e4:	2b00      	cmp	r3, #0
 800e5e6:	d004      	beq.n	800e5f2 <SD_PowerON+0x5e>
    {
      return errorstate;
 800e5e8:	68fb      	ldr	r3, [r7, #12]
 800e5ea:	e05b      	b.n	800e6a4 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 800e5ec:	687b      	ldr	r3, [r7, #4]
 800e5ee:	2201      	movs	r2, #1
 800e5f0:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 800e5f2:	687b      	ldr	r3, [r7, #4]
 800e5f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800e5f6:	2b01      	cmp	r3, #1
 800e5f8:	d137      	bne.n	800e66a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e5fa:	687b      	ldr	r3, [r7, #4]
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	2100      	movs	r1, #0
 800e600:	4618      	mov	r0, r3
 800e602:	f002 fb57 	bl	8010cb4 <SDMMC_CmdAppCommand>
 800e606:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e608:	68fb      	ldr	r3, [r7, #12]
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d02d      	beq.n	800e66a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e60e:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e612:	e047      	b.n	800e6a4 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	681b      	ldr	r3, [r3, #0]
 800e618:	2100      	movs	r1, #0
 800e61a:	4618      	mov	r0, r3
 800e61c:	f002 fb4a 	bl	8010cb4 <SDMMC_CmdAppCommand>
 800e620:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e622:	68fb      	ldr	r3, [r7, #12]
 800e624:	2b00      	cmp	r3, #0
 800e626:	d001      	beq.n	800e62c <SD_PowerON+0x98>
    {
      return errorstate;
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	e03b      	b.n	800e6a4 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	681b      	ldr	r3, [r3, #0]
 800e630:	491e      	ldr	r1, [pc, #120]	@ (800e6ac <SD_PowerON+0x118>)
 800e632:	4618      	mov	r0, r3
 800e634:	f002 fb60 	bl	8010cf8 <SDMMC_CmdAppOperCommand>
 800e638:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e63a:	68fb      	ldr	r3, [r7, #12]
 800e63c:	2b00      	cmp	r3, #0
 800e63e:	d002      	beq.n	800e646 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800e640:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800e644:	e02e      	b.n	800e6a4 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e646:	687b      	ldr	r3, [r7, #4]
 800e648:	681b      	ldr	r3, [r3, #0]
 800e64a:	2100      	movs	r1, #0
 800e64c:	4618      	mov	r0, r3
 800e64e:	f002 f9c6 	bl	80109de <SDMMC_GetResponse>
 800e652:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 800e654:	697b      	ldr	r3, [r7, #20]
 800e656:	0fdb      	lsrs	r3, r3, #31
 800e658:	2b01      	cmp	r3, #1
 800e65a:	d101      	bne.n	800e660 <SD_PowerON+0xcc>
 800e65c:	2301      	movs	r3, #1
 800e65e:	e000      	b.n	800e662 <SD_PowerON+0xce>
 800e660:	2300      	movs	r3, #0
 800e662:	613b      	str	r3, [r7, #16]

    count++;
 800e664:	68bb      	ldr	r3, [r7, #8]
 800e666:	3301      	adds	r3, #1
 800e668:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 800e66a:	68bb      	ldr	r3, [r7, #8]
 800e66c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800e670:	4293      	cmp	r3, r2
 800e672:	d802      	bhi.n	800e67a <SD_PowerON+0xe6>
 800e674:	693b      	ldr	r3, [r7, #16]
 800e676:	2b00      	cmp	r3, #0
 800e678:	d0cc      	beq.n	800e614 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 800e67a:	68bb      	ldr	r3, [r7, #8]
 800e67c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800e680:	4293      	cmp	r3, r2
 800e682:	d902      	bls.n	800e68a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800e684:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800e688:	e00c      	b.n	800e6a4 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 800e68a:	697b      	ldr	r3, [r7, #20]
 800e68c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800e690:	2b00      	cmp	r3, #0
 800e692:	d003      	beq.n	800e69c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 800e694:	687b      	ldr	r3, [r7, #4]
 800e696:	2201      	movs	r2, #1
 800e698:	645a      	str	r2, [r3, #68]	@ 0x44
 800e69a:	e002      	b.n	800e6a2 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 800e69c:	687b      	ldr	r3, [r7, #4]
 800e69e:	2200      	movs	r2, #0
 800e6a0:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 800e6a2:	2300      	movs	r3, #0
}
 800e6a4:	4618      	mov	r0, r3
 800e6a6:	3718      	adds	r7, #24
 800e6a8:	46bd      	mov	sp, r7
 800e6aa:	bd80      	pop	{r7, pc}
 800e6ac:	c1100000 	.word	0xc1100000

0800e6b0 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800e6b0:	b580      	push	{r7, lr}
 800e6b2:	b084      	sub	sp, #16
 800e6b4:	af00      	add	r7, sp, #0
 800e6b6:	6078      	str	r0, [r7, #4]
 800e6b8:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 800e6ba:	683b      	ldr	r3, [r7, #0]
 800e6bc:	2b00      	cmp	r3, #0
 800e6be:	d102      	bne.n	800e6c6 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 800e6c0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800e6c4:	e018      	b.n	800e6f8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	681a      	ldr	r2, [r3, #0]
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e6ce:	041b      	lsls	r3, r3, #16
 800e6d0:	4619      	mov	r1, r3
 800e6d2:	4610      	mov	r0, r2
 800e6d4:	f002 fbd5 	bl	8010e82 <SDMMC_CmdSendStatus>
 800e6d8:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e6da:	68fb      	ldr	r3, [r7, #12]
 800e6dc:	2b00      	cmp	r3, #0
 800e6de:	d001      	beq.n	800e6e4 <SD_SendStatus+0x34>
  {
    return errorstate;
 800e6e0:	68fb      	ldr	r3, [r7, #12]
 800e6e2:	e009      	b.n	800e6f8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	2100      	movs	r1, #0
 800e6ea:	4618      	mov	r0, r3
 800e6ec:	f002 f977 	bl	80109de <SDMMC_GetResponse>
 800e6f0:	4602      	mov	r2, r0
 800e6f2:	683b      	ldr	r3, [r7, #0]
 800e6f4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 800e6f6:	2300      	movs	r3, #0
}
 800e6f8:	4618      	mov	r0, r3
 800e6fa:	3710      	adds	r7, #16
 800e6fc:	46bd      	mov	sp, r7
 800e6fe:	bd80      	pop	{r7, pc}

0800e700 <SD_WideBus_Enable>:
  * @brief  Enables the SDMMC wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 800e700:	b580      	push	{r7, lr}
 800e702:	b086      	sub	sp, #24
 800e704:	af00      	add	r7, sp, #0
 800e706:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800e708:	2300      	movs	r3, #0
 800e70a:	60fb      	str	r3, [r7, #12]
 800e70c:	2300      	movs	r3, #0
 800e70e:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	681b      	ldr	r3, [r3, #0]
 800e714:	2100      	movs	r1, #0
 800e716:	4618      	mov	r0, r3
 800e718:	f002 f961 	bl	80109de <SDMMC_GetResponse>
 800e71c:	4603      	mov	r3, r0
 800e71e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e722:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e726:	d102      	bne.n	800e72e <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e728:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e72c:	e02f      	b.n	800e78e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e72e:	f107 030c 	add.w	r3, r7, #12
 800e732:	4619      	mov	r1, r3
 800e734:	6878      	ldr	r0, [r7, #4]
 800e736:	f000 f879 	bl	800e82c <SD_FindSCR>
 800e73a:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e73c:	697b      	ldr	r3, [r7, #20]
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d001      	beq.n	800e746 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800e742:	697b      	ldr	r3, [r7, #20]
 800e744:	e023      	b.n	800e78e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e746:	693b      	ldr	r3, [r7, #16]
 800e748:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d01c      	beq.n	800e78a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	681a      	ldr	r2, [r3, #0]
 800e754:	687b      	ldr	r3, [r7, #4]
 800e756:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e758:	041b      	lsls	r3, r3, #16
 800e75a:	4619      	mov	r1, r3
 800e75c:	4610      	mov	r0, r2
 800e75e:	f002 faa9 	bl	8010cb4 <SDMMC_CmdAppCommand>
 800e762:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e764:	697b      	ldr	r3, [r7, #20]
 800e766:	2b00      	cmp	r3, #0
 800e768:	d001      	beq.n	800e76e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 800e76a:	697b      	ldr	r3, [r7, #20]
 800e76c:	e00f      	b.n	800e78e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800e76e:	687b      	ldr	r3, [r7, #4]
 800e770:	681b      	ldr	r3, [r3, #0]
 800e772:	2102      	movs	r1, #2
 800e774:	4618      	mov	r0, r3
 800e776:	f002 fae3 	bl	8010d40 <SDMMC_CmdBusWidth>
 800e77a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e77c:	697b      	ldr	r3, [r7, #20]
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d001      	beq.n	800e786 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800e782:	697b      	ldr	r3, [r7, #20]
 800e784:	e003      	b.n	800e78e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e786:	2300      	movs	r3, #0
 800e788:	e001      	b.n	800e78e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e78a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800e78e:	4618      	mov	r0, r3
 800e790:	3718      	adds	r7, #24
 800e792:	46bd      	mov	sp, r7
 800e794:	bd80      	pop	{r7, pc}

0800e796 <SD_WideBus_Disable>:
  * @brief  Disables the SDMMC wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 800e796:	b580      	push	{r7, lr}
 800e798:	b086      	sub	sp, #24
 800e79a:	af00      	add	r7, sp, #0
 800e79c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800e79e:	2300      	movs	r3, #0
 800e7a0:	60fb      	str	r3, [r7, #12]
 800e7a2:	2300      	movs	r3, #0
 800e7a4:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	2100      	movs	r1, #0
 800e7ac:	4618      	mov	r0, r3
 800e7ae:	f002 f916 	bl	80109de <SDMMC_GetResponse>
 800e7b2:	4603      	mov	r3, r0
 800e7b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800e7b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800e7bc:	d102      	bne.n	800e7c4 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 800e7be:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e7c2:	e02f      	b.n	800e824 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800e7c4:	f107 030c 	add.w	r3, r7, #12
 800e7c8:	4619      	mov	r1, r3
 800e7ca:	6878      	ldr	r0, [r7, #4]
 800e7cc:	f000 f82e 	bl	800e82c <SD_FindSCR>
 800e7d0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 800e7d2:	697b      	ldr	r3, [r7, #20]
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	d001      	beq.n	800e7dc <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 800e7d8:	697b      	ldr	r3, [r7, #20]
 800e7da:	e023      	b.n	800e824 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 800e7dc:	693b      	ldr	r3, [r7, #16]
 800e7de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	d01c      	beq.n	800e820 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800e7e6:	687b      	ldr	r3, [r7, #4]
 800e7e8:	681a      	ldr	r2, [r3, #0]
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e7ee:	041b      	lsls	r3, r3, #16
 800e7f0:	4619      	mov	r1, r3
 800e7f2:	4610      	mov	r0, r2
 800e7f4:	f002 fa5e 	bl	8010cb4 <SDMMC_CmdAppCommand>
 800e7f8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e7fa:	697b      	ldr	r3, [r7, #20]
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d001      	beq.n	800e804 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 800e800:	697b      	ldr	r3, [r7, #20]
 800e802:	e00f      	b.n	800e824 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	681b      	ldr	r3, [r3, #0]
 800e808:	2100      	movs	r1, #0
 800e80a:	4618      	mov	r0, r3
 800e80c:	f002 fa98 	bl	8010d40 <SDMMC_CmdBusWidth>
 800e810:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 800e812:	697b      	ldr	r3, [r7, #20]
 800e814:	2b00      	cmp	r3, #0
 800e816:	d001      	beq.n	800e81c <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 800e818:	697b      	ldr	r3, [r7, #20]
 800e81a:	e003      	b.n	800e824 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 800e81c:	2300      	movs	r3, #0
 800e81e:	e001      	b.n	800e824 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800e820:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 800e824:	4618      	mov	r0, r3
 800e826:	3718      	adds	r7, #24
 800e828:	46bd      	mov	sp, r7
 800e82a:	bd80      	pop	{r7, pc}

0800e82c <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 800e82c:	b590      	push	{r4, r7, lr}
 800e82e:	b08f      	sub	sp, #60	@ 0x3c
 800e830:	af00      	add	r7, sp, #0
 800e832:	6078      	str	r0, [r7, #4]
 800e834:	6039      	str	r1, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 800e836:	f7f6 feaf 	bl	8005598 <HAL_GetTick>
 800e83a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 800e83c:	2300      	movs	r3, #0
 800e83e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800e840:	2300      	movs	r3, #0
 800e842:	60bb      	str	r3, [r7, #8]
 800e844:	2300      	movs	r3, #0
 800e846:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 800e848:	683b      	ldr	r3, [r7, #0]
 800e84a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	2108      	movs	r1, #8
 800e852:	4618      	mov	r0, r3
 800e854:	f002 f902 	bl	8010a5c <SDMMC_CmdBlockLength>
 800e858:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e85a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d001      	beq.n	800e864 <SD_FindSCR+0x38>
  {
    return errorstate;
 800e860:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e862:	e0b2      	b.n	800e9ca <SD_FindSCR+0x19e>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	681a      	ldr	r2, [r3, #0]
 800e868:	687b      	ldr	r3, [r7, #4]
 800e86a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800e86c:	041b      	lsls	r3, r3, #16
 800e86e:	4619      	mov	r1, r3
 800e870:	4610      	mov	r0, r2
 800e872:	f002 fa1f 	bl	8010cb4 <SDMMC_CmdAppCommand>
 800e876:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d001      	beq.n	800e882 <SD_FindSCR+0x56>
  {
    return errorstate;
 800e87e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e880:	e0a3      	b.n	800e9ca <SD_FindSCR+0x19e>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800e882:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e886:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 800e888:	2308      	movs	r3, #8
 800e88a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_8B;
 800e88c:	2330      	movs	r3, #48	@ 0x30
 800e88e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 800e890:	2302      	movs	r3, #2
 800e892:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 800e894:	2300      	movs	r3, #0
 800e896:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDMMC_DPSM_ENABLE;
 800e898:	2301      	movs	r3, #1
 800e89a:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDMMC_ConfigData(hsd->Instance, &config);
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	681b      	ldr	r3, [r3, #0]
 800e8a0:	f107 0210 	add.w	r2, r7, #16
 800e8a4:	4611      	mov	r1, r2
 800e8a6:	4618      	mov	r0, r3
 800e8a8:	f002 f8ac 	bl	8010a04 <SDMMC_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	681b      	ldr	r3, [r3, #0]
 800e8b0:	4618      	mov	r0, r3
 800e8b2:	f002 fa67 	bl	8010d84 <SDMMC_CmdSendSCR>
 800e8b6:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 800e8b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d02a      	beq.n	800e914 <SD_FindSCR+0xe8>
  {
    return errorstate;
 800e8be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e8c0:	e083      	b.n	800e9ca <SD_FindSCR+0x19e>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL))
 800e8c2:	687b      	ldr	r3, [r7, #4]
 800e8c4:	681b      	ldr	r3, [r3, #0]
 800e8c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e8c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d00f      	beq.n	800e8f0 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDMMC_ReadFIFO(hsd->Instance);
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	6819      	ldr	r1, [r3, #0]
 800e8d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e8d6:	009b      	lsls	r3, r3, #2
 800e8d8:	f107 0208 	add.w	r2, r7, #8
 800e8dc:	18d4      	adds	r4, r2, r3
 800e8de:	4608      	mov	r0, r1
 800e8e0:	f002 f81c 	bl	801091c <SDMMC_ReadFIFO>
 800e8e4:	4603      	mov	r3, r0
 800e8e6:	6023      	str	r3, [r4, #0]
      index++;
 800e8e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e8ea:	3301      	adds	r3, #1
 800e8ec:	637b      	str	r3, [r7, #52]	@ 0x34
 800e8ee:	e006      	b.n	800e8fe <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXACT))
 800e8f0:	687b      	ldr	r3, [r7, #4]
 800e8f2:	681b      	ldr	r3, [r3, #0]
 800e8f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e8f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800e8fa:	2b00      	cmp	r3, #0
 800e8fc:	d012      	beq.n	800e924 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 800e8fe:	f7f6 fe4b 	bl	8005598 <HAL_GetTick>
 800e902:	4602      	mov	r2, r0
 800e904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e906:	1ad3      	subs	r3, r2, r3
 800e908:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e90c:	d102      	bne.n	800e914 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 800e90e:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800e912:	e05a      	b.n	800e9ca <SD_FindSCR+0x19e>
  while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT))
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	681b      	ldr	r3, [r3, #0]
 800e918:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e91a:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 800e91e:	2b00      	cmp	r3, #0
 800e920:	d0cf      	beq.n	800e8c2 <SD_FindSCR+0x96>
 800e922:	e000      	b.n	800e926 <SD_FindSCR+0xfa>
      break;
 800e924:	bf00      	nop
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	681b      	ldr	r3, [r3, #0]
 800e92a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e92c:	f003 0308 	and.w	r3, r3, #8
 800e930:	2b00      	cmp	r3, #0
 800e932:	d005      	beq.n	800e940 <SD_FindSCR+0x114>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DTIMEOUT);
 800e934:	687b      	ldr	r3, [r7, #4]
 800e936:	681b      	ldr	r3, [r3, #0]
 800e938:	2208      	movs	r2, #8
 800e93a:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 800e93c:	2308      	movs	r3, #8
 800e93e:	e044      	b.n	800e9ca <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 800e940:	687b      	ldr	r3, [r7, #4]
 800e942:	681b      	ldr	r3, [r3, #0]
 800e944:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e946:	f003 0302 	and.w	r3, r3, #2
 800e94a:	2b00      	cmp	r3, #0
 800e94c:	d005      	beq.n	800e95a <SD_FindSCR+0x12e>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DCRCFAIL);
 800e94e:	687b      	ldr	r3, [r7, #4]
 800e950:	681b      	ldr	r3, [r3, #0]
 800e952:	2202      	movs	r2, #2
 800e954:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 800e956:	2302      	movs	r3, #2
 800e958:	e037      	b.n	800e9ca <SD_FindSCR+0x19e>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 800e95a:	687b      	ldr	r3, [r7, #4]
 800e95c:	681b      	ldr	r3, [r3, #0]
 800e95e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e960:	f003 0320 	and.w	r3, r3, #32
 800e964:	2b00      	cmp	r3, #0
 800e966:	d005      	beq.n	800e974 <SD_FindSCR+0x148>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_RXOVERR);
 800e968:	687b      	ldr	r3, [r7, #4]
 800e96a:	681b      	ldr	r3, [r3, #0]
 800e96c:	2220      	movs	r2, #32
 800e96e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800e970:	2320      	movs	r3, #32
 800e972:	e02a      	b.n	800e9ca <SD_FindSCR+0x19e>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800e974:	687b      	ldr	r3, [r7, #4]
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	f240 523a 	movw	r2, #1338	@ 0x53a
 800e97c:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e97e:	68fb      	ldr	r3, [r7, #12]
 800e980:	061a      	lsls	r2, r3, #24
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	021b      	lsls	r3, r3, #8
 800e986:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e98a:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	0a1b      	lsrs	r3, r3, #8
 800e990:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e994:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 800e996:	68fb      	ldr	r3, [r7, #12]
 800e998:	0e1b      	lsrs	r3, r3, #24
 800e99a:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800e99c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e99e:	601a      	str	r2, [r3, #0]
    scr++;
 800e9a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9a2:	3304      	adds	r3, #4
 800e9a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e9a6:	68bb      	ldr	r3, [r7, #8]
 800e9a8:	061a      	lsls	r2, r3, #24
 800e9aa:	68bb      	ldr	r3, [r7, #8]
 800e9ac:	021b      	lsls	r3, r3, #8
 800e9ae:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e9b2:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e9b4:	68bb      	ldr	r3, [r7, #8]
 800e9b6:	0a1b      	lsrs	r3, r3, #8
 800e9b8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e9bc:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800e9be:	68bb      	ldr	r3, [r7, #8]
 800e9c0:	0e1b      	lsrs	r3, r3, #24
 800e9c2:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800e9c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9c6:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 800e9c8:	2300      	movs	r3, #0
}
 800e9ca:	4618      	mov	r0, r3
 800e9cc:	373c      	adds	r7, #60	@ 0x3c
 800e9ce:	46bd      	mov	sp, r7
 800e9d0:	bd90      	pop	{r4, r7, pc}

0800e9d2 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 800e9d2:	b580      	push	{r7, lr}
 800e9d4:	b082      	sub	sp, #8
 800e9d6:	af00      	add	r7, sp, #0
 800e9d8:	6078      	str	r0, [r7, #4]
 800e9da:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800e9dc:	687b      	ldr	r3, [r7, #4]
 800e9de:	2b00      	cmp	r3, #0
 800e9e0:	d101      	bne.n	800e9e6 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800e9e2:	2301      	movs	r3, #1
 800e9e4:	e025      	b.n	800ea32 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800e9ec:	b2db      	uxtb	r3, r3
 800e9ee:	2b00      	cmp	r3, #0
 800e9f0:	d106      	bne.n	800ea00 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	2200      	movs	r2, #0
 800e9f6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800e9fa:	6878      	ldr	r0, [r7, #4]
 800e9fc:	f7f4 f986 	bl	8002d0c <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	2202      	movs	r2, #2
 800ea04:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	681a      	ldr	r2, [r3, #0]
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	3304      	adds	r3, #4
 800ea10:	4619      	mov	r1, r3
 800ea12:	4610      	mov	r0, r2
 800ea14:	f001 fe90 	bl	8010738 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	6818      	ldr	r0, [r3, #0]
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	685b      	ldr	r3, [r3, #4]
 800ea20:	461a      	mov	r2, r3
 800ea22:	6839      	ldr	r1, [r7, #0]
 800ea24:	f001 fee4 	bl	80107f0 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	2201      	movs	r2, #1
 800ea2c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800ea30:	2300      	movs	r3, #0
}
 800ea32:	4618      	mov	r0, r3
 800ea34:	3708      	adds	r7, #8
 800ea36:	46bd      	mov	sp, r7
 800ea38:	bd80      	pop	{r7, pc}
	...

0800ea3c <HAL_SPDIFRX_Init>:
  *        in the SPDIFRX_InitTypeDef and create the associated handle.
  * @param hspdif SPDIFRX handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPDIFRX_Init(SPDIFRX_HandleTypeDef *hspdif)
{
 800ea3c:	b580      	push	{r7, lr}
 800ea3e:	b084      	sub	sp, #16
 800ea40:	af00      	add	r7, sp, #0
 800ea42:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Check the SPDIFRX handle allocation */
  if (hspdif == NULL)
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d101      	bne.n	800ea4e <HAL_SPDIFRX_Init+0x12>
  {
    return HAL_ERROR;
 800ea4a:	2301      	movs	r3, #1
 800ea4c:	e04c      	b.n	800eae8 <HAL_SPDIFRX_Init+0xac>

    /* Init the low level hardware */
    hspdif->MspInitCallback(hspdif);
  }
#else
  if (hspdif->State == HAL_SPDIFRX_STATE_RESET)
 800ea4e:	687b      	ldr	r3, [r7, #4]
 800ea50:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800ea54:	b2db      	uxtb	r3, r3
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d106      	bne.n	800ea68 <HAL_SPDIFRX_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hspdif->Lock = HAL_UNLOCKED;
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	2200      	movs	r2, #0
 800ea5e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SPDIFRX_MspInit(hspdif);
 800ea62:	6878      	ldr	r0, [r7, #4]
 800ea64:	f7f3 fdd8 	bl	8002618 <HAL_SPDIFRX_MspInit>
  }
#endif /* USE_HAL_SPDIFRX_REGISTER_CALLBACKS */

  /* SPDIFRX peripheral state is BUSY */
  hspdif->State = HAL_SPDIFRX_STATE_BUSY;
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	2202      	movs	r2, #2
 800ea6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Disable SPDIFRX interface (IDLE State) */
  __HAL_SPDIFRX_IDLE(hspdif);
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	681b      	ldr	r3, [r3, #0]
 800ea74:	681a      	ldr	r2, [r3, #0]
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	681b      	ldr	r3, [r3, #0]
 800ea7a:	f022 0203 	bic.w	r2, r2, #3
 800ea7e:	601a      	str	r2, [r3, #0]

  /* Reset the old SPDIFRX CR configuration */
  tmpreg = hspdif->Instance->CR;
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	681b      	ldr	r3, [r3, #0]
 800ea84:	681b      	ldr	r3, [r3, #0]
 800ea86:	60fb      	str	r3, [r7, #12]

  tmpreg &= ~(SPDIFRX_CR_RXSTEO  | SPDIFRX_CR_DRFMT  | SPDIFRX_CR_PMSK |
 800ea88:	68fa      	ldr	r2, [r7, #12]
 800ea8a:	4b19      	ldr	r3, [pc, #100]	@ (800eaf0 <HAL_SPDIFRX_Init+0xb4>)
 800ea8c:	4013      	ands	r3, r2
 800ea8e:	60fb      	str	r3, [r7, #12]
              SPDIFRX_CR_VMSK | SPDIFRX_CR_CUMSK | SPDIFRX_CR_PTMSK  |
              SPDIFRX_CR_CHSEL | SPDIFRX_CR_NBTR | SPDIFRX_CR_WFA |
              SPDIFRX_CR_INSEL);

  /* Sets the new configuration of the SPDIFRX peripheral */
  tmpreg |= (hspdif->Init.StereoMode |
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	699a      	ldr	r2, [r3, #24]
             hspdif->Init.InputSelection |
 800ea94:	687b      	ldr	r3, [r7, #4]
 800ea96:	685b      	ldr	r3, [r3, #4]
  tmpreg |= (hspdif->Init.StereoMode |
 800ea98:	431a      	orrs	r2, r3
             hspdif->Init.Retries |
 800ea9a:	687b      	ldr	r3, [r7, #4]
 800ea9c:	689b      	ldr	r3, [r3, #8]
             hspdif->Init.InputSelection |
 800ea9e:	431a      	orrs	r2, r3
             hspdif->Init.WaitForActivity |
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	68db      	ldr	r3, [r3, #12]
             hspdif->Init.Retries |
 800eaa4:	431a      	orrs	r2, r3
             hspdif->Init.ChannelSelection |
 800eaa6:	687b      	ldr	r3, [r7, #4]
 800eaa8:	691b      	ldr	r3, [r3, #16]
             hspdif->Init.WaitForActivity |
 800eaaa:	431a      	orrs	r2, r3
             hspdif->Init.DataFormat |
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	695b      	ldr	r3, [r3, #20]
             hspdif->Init.ChannelSelection |
 800eab0:	431a      	orrs	r2, r3
             hspdif->Init.PreambleTypeMask |
 800eab2:	687b      	ldr	r3, [r7, #4]
 800eab4:	69db      	ldr	r3, [r3, #28]
             hspdif->Init.DataFormat |
 800eab6:	431a      	orrs	r2, r3
             hspdif->Init.ChannelStatusMask |
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	6a1b      	ldr	r3, [r3, #32]
             hspdif->Init.PreambleTypeMask |
 800eabc:	431a      	orrs	r2, r3
             hspdif->Init.ValidityBitMask |
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
             hspdif->Init.ChannelStatusMask |
 800eac2:	431a      	orrs	r2, r3
             hspdif->Init.ParityErrorMask
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
             hspdif->Init.ValidityBitMask |
 800eac8:	4313      	orrs	r3, r2
  tmpreg |= (hspdif->Init.StereoMode |
 800eaca:	68fa      	ldr	r2, [r7, #12]
 800eacc:	4313      	orrs	r3, r2
 800eace:	60fb      	str	r3, [r7, #12]
            );


  hspdif->Instance->CR = tmpreg;
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	681b      	ldr	r3, [r3, #0]
 800ead4:	68fa      	ldr	r2, [r7, #12]
 800ead6:	601a      	str	r2, [r3, #0]

  hspdif->ErrorCode = HAL_SPDIFRX_ERROR_NONE;
 800ead8:	687b      	ldr	r3, [r7, #4]
 800eada:	2200      	movs	r2, #0
 800eadc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* SPDIFRX peripheral state is READY*/
  hspdif->State = HAL_SPDIFRX_STATE_READY;
 800eade:	687b      	ldr	r3, [r7, #4]
 800eae0:	2201      	movs	r2, #1
 800eae2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  return HAL_OK;
 800eae6:	2300      	movs	r3, #0
}
 800eae8:	4618      	mov	r0, r3
 800eaea:	3710      	adds	r7, #16
 800eaec:	46bd      	mov	sp, r7
 800eaee:	bd80      	pop	{r7, pc}
 800eaf0:	fff88407 	.word	0xfff88407

0800eaf4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800eaf4:	b580      	push	{r7, lr}
 800eaf6:	b084      	sub	sp, #16
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	d101      	bne.n	800eb06 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800eb02:	2301      	movs	r3, #1
 800eb04:	e09d      	b.n	800ec42 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800eb06:	687b      	ldr	r3, [r7, #4]
 800eb08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d108      	bne.n	800eb20 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800eb0e:	687b      	ldr	r3, [r7, #4]
 800eb10:	685b      	ldr	r3, [r3, #4]
 800eb12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800eb16:	d009      	beq.n	800eb2c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	2200      	movs	r2, #0
 800eb1c:	61da      	str	r2, [r3, #28]
 800eb1e:	e005      	b.n	800eb2c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800eb20:	687b      	ldr	r3, [r7, #4]
 800eb22:	2200      	movs	r2, #0
 800eb24:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800eb26:	687b      	ldr	r3, [r7, #4]
 800eb28:	2200      	movs	r2, #0
 800eb2a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	2200      	movs	r2, #0
 800eb30:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800eb38:	b2db      	uxtb	r3, r3
 800eb3a:	2b00      	cmp	r3, #0
 800eb3c:	d106      	bne.n	800eb4c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	2200      	movs	r2, #0
 800eb42:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800eb46:	6878      	ldr	r0, [r7, #4]
 800eb48:	f7f3 fdca 	bl	80026e0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800eb4c:	687b      	ldr	r3, [r7, #4]
 800eb4e:	2202      	movs	r2, #2
 800eb50:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	681b      	ldr	r3, [r3, #0]
 800eb58:	681a      	ldr	r2, [r3, #0]
 800eb5a:	687b      	ldr	r3, [r7, #4]
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800eb62:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	68db      	ldr	r3, [r3, #12]
 800eb68:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800eb6c:	d902      	bls.n	800eb74 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800eb6e:	2300      	movs	r3, #0
 800eb70:	60fb      	str	r3, [r7, #12]
 800eb72:	e002      	b.n	800eb7a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800eb74:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800eb78:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800eb7a:	687b      	ldr	r3, [r7, #4]
 800eb7c:	68db      	ldr	r3, [r3, #12]
 800eb7e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800eb82:	d007      	beq.n	800eb94 <HAL_SPI_Init+0xa0>
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	68db      	ldr	r3, [r3, #12]
 800eb88:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800eb8c:	d002      	beq.n	800eb94 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	2200      	movs	r2, #0
 800eb92:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800eb94:	687b      	ldr	r3, [r7, #4]
 800eb96:	685b      	ldr	r3, [r3, #4]
 800eb98:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	689b      	ldr	r3, [r3, #8]
 800eba0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800eba4:	431a      	orrs	r2, r3
 800eba6:	687b      	ldr	r3, [r7, #4]
 800eba8:	691b      	ldr	r3, [r3, #16]
 800ebaa:	f003 0302 	and.w	r3, r3, #2
 800ebae:	431a      	orrs	r2, r3
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	695b      	ldr	r3, [r3, #20]
 800ebb4:	f003 0301 	and.w	r3, r3, #1
 800ebb8:	431a      	orrs	r2, r3
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	699b      	ldr	r3, [r3, #24]
 800ebbe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ebc2:	431a      	orrs	r2, r3
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	69db      	ldr	r3, [r3, #28]
 800ebc8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800ebcc:	431a      	orrs	r2, r3
 800ebce:	687b      	ldr	r3, [r7, #4]
 800ebd0:	6a1b      	ldr	r3, [r3, #32]
 800ebd2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ebd6:	ea42 0103 	orr.w	r1, r2, r3
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ebde:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800ebe2:	687b      	ldr	r3, [r7, #4]
 800ebe4:	681b      	ldr	r3, [r3, #0]
 800ebe6:	430a      	orrs	r2, r1
 800ebe8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800ebea:	687b      	ldr	r3, [r7, #4]
 800ebec:	699b      	ldr	r3, [r3, #24]
 800ebee:	0c1b      	lsrs	r3, r3, #16
 800ebf0:	f003 0204 	and.w	r2, r3, #4
 800ebf4:	687b      	ldr	r3, [r7, #4]
 800ebf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ebf8:	f003 0310 	and.w	r3, r3, #16
 800ebfc:	431a      	orrs	r2, r3
 800ebfe:	687b      	ldr	r3, [r7, #4]
 800ec00:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ec02:	f003 0308 	and.w	r3, r3, #8
 800ec06:	431a      	orrs	r2, r3
 800ec08:	687b      	ldr	r3, [r7, #4]
 800ec0a:	68db      	ldr	r3, [r3, #12]
 800ec0c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800ec10:	ea42 0103 	orr.w	r1, r2, r3
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	681b      	ldr	r3, [r3, #0]
 800ec1e:	430a      	orrs	r2, r1
 800ec20:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ec22:	687b      	ldr	r3, [r7, #4]
 800ec24:	681b      	ldr	r3, [r3, #0]
 800ec26:	69da      	ldr	r2, [r3, #28]
 800ec28:	687b      	ldr	r3, [r7, #4]
 800ec2a:	681b      	ldr	r3, [r3, #0]
 800ec2c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ec30:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ec32:	687b      	ldr	r3, [r7, #4]
 800ec34:	2200      	movs	r2, #0
 800ec36:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	2201      	movs	r2, #1
 800ec3c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800ec40:	2300      	movs	r3, #0
}
 800ec42:	4618      	mov	r0, r3
 800ec44:	3710      	adds	r7, #16
 800ec46:	46bd      	mov	sp, r7
 800ec48:	bd80      	pop	{r7, pc}

0800ec4a <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ec4a:	b580      	push	{r7, lr}
 800ec4c:	b082      	sub	sp, #8
 800ec4e:	af00      	add	r7, sp, #0
 800ec50:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	2b00      	cmp	r3, #0
 800ec56:	d101      	bne.n	800ec5c <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ec58:	2301      	movs	r3, #1
 800ec5a:	e049      	b.n	800ecf0 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ec62:	b2db      	uxtb	r3, r3
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	d106      	bne.n	800ec76 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ec68:	687b      	ldr	r3, [r7, #4]
 800ec6a:	2200      	movs	r2, #0
 800ec6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ec70:	6878      	ldr	r0, [r7, #4]
 800ec72:	f7f3 fd97 	bl	80027a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ec76:	687b      	ldr	r3, [r7, #4]
 800ec78:	2202      	movs	r2, #2
 800ec7a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ec7e:	687b      	ldr	r3, [r7, #4]
 800ec80:	681a      	ldr	r2, [r3, #0]
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	3304      	adds	r3, #4
 800ec86:	4619      	mov	r1, r3
 800ec88:	4610      	mov	r0, r2
 800ec8a:	f000 fc11 	bl	800f4b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	2201      	movs	r2, #1
 800ec92:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	2201      	movs	r2, #1
 800ec9a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	2201      	movs	r2, #1
 800eca2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800eca6:	687b      	ldr	r3, [r7, #4]
 800eca8:	2201      	movs	r2, #1
 800ecaa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	2201      	movs	r2, #1
 800ecb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ecb6:	687b      	ldr	r3, [r7, #4]
 800ecb8:	2201      	movs	r2, #1
 800ecba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ecbe:	687b      	ldr	r3, [r7, #4]
 800ecc0:	2201      	movs	r2, #1
 800ecc2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ecc6:	687b      	ldr	r3, [r7, #4]
 800ecc8:	2201      	movs	r2, #1
 800ecca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ecce:	687b      	ldr	r3, [r7, #4]
 800ecd0:	2201      	movs	r2, #1
 800ecd2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ecd6:	687b      	ldr	r3, [r7, #4]
 800ecd8:	2201      	movs	r2, #1
 800ecda:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ecde:	687b      	ldr	r3, [r7, #4]
 800ece0:	2201      	movs	r2, #1
 800ece2:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	2201      	movs	r2, #1
 800ecea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ecee:	2300      	movs	r3, #0
}
 800ecf0:	4618      	mov	r0, r3
 800ecf2:	3708      	adds	r7, #8
 800ecf4:	46bd      	mov	sp, r7
 800ecf6:	bd80      	pop	{r7, pc}

0800ecf8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ecf8:	b480      	push	{r7}
 800ecfa:	b085      	sub	sp, #20
 800ecfc:	af00      	add	r7, sp, #0
 800ecfe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ed06:	b2db      	uxtb	r3, r3
 800ed08:	2b01      	cmp	r3, #1
 800ed0a:	d001      	beq.n	800ed10 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800ed0c:	2301      	movs	r3, #1
 800ed0e:	e054      	b.n	800edba <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ed10:	687b      	ldr	r3, [r7, #4]
 800ed12:	2202      	movs	r2, #2
 800ed14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	681b      	ldr	r3, [r3, #0]
 800ed1c:	68da      	ldr	r2, [r3, #12]
 800ed1e:	687b      	ldr	r3, [r7, #4]
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	f042 0201 	orr.w	r2, r2, #1
 800ed26:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ed28:	687b      	ldr	r3, [r7, #4]
 800ed2a:	681b      	ldr	r3, [r3, #0]
 800ed2c:	4a26      	ldr	r2, [pc, #152]	@ (800edc8 <HAL_TIM_Base_Start_IT+0xd0>)
 800ed2e:	4293      	cmp	r3, r2
 800ed30:	d022      	beq.n	800ed78 <HAL_TIM_Base_Start_IT+0x80>
 800ed32:	687b      	ldr	r3, [r7, #4]
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ed3a:	d01d      	beq.n	800ed78 <HAL_TIM_Base_Start_IT+0x80>
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	681b      	ldr	r3, [r3, #0]
 800ed40:	4a22      	ldr	r2, [pc, #136]	@ (800edcc <HAL_TIM_Base_Start_IT+0xd4>)
 800ed42:	4293      	cmp	r3, r2
 800ed44:	d018      	beq.n	800ed78 <HAL_TIM_Base_Start_IT+0x80>
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	681b      	ldr	r3, [r3, #0]
 800ed4a:	4a21      	ldr	r2, [pc, #132]	@ (800edd0 <HAL_TIM_Base_Start_IT+0xd8>)
 800ed4c:	4293      	cmp	r3, r2
 800ed4e:	d013      	beq.n	800ed78 <HAL_TIM_Base_Start_IT+0x80>
 800ed50:	687b      	ldr	r3, [r7, #4]
 800ed52:	681b      	ldr	r3, [r3, #0]
 800ed54:	4a1f      	ldr	r2, [pc, #124]	@ (800edd4 <HAL_TIM_Base_Start_IT+0xdc>)
 800ed56:	4293      	cmp	r3, r2
 800ed58:	d00e      	beq.n	800ed78 <HAL_TIM_Base_Start_IT+0x80>
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	681b      	ldr	r3, [r3, #0]
 800ed5e:	4a1e      	ldr	r2, [pc, #120]	@ (800edd8 <HAL_TIM_Base_Start_IT+0xe0>)
 800ed60:	4293      	cmp	r3, r2
 800ed62:	d009      	beq.n	800ed78 <HAL_TIM_Base_Start_IT+0x80>
 800ed64:	687b      	ldr	r3, [r7, #4]
 800ed66:	681b      	ldr	r3, [r3, #0]
 800ed68:	4a1c      	ldr	r2, [pc, #112]	@ (800eddc <HAL_TIM_Base_Start_IT+0xe4>)
 800ed6a:	4293      	cmp	r3, r2
 800ed6c:	d004      	beq.n	800ed78 <HAL_TIM_Base_Start_IT+0x80>
 800ed6e:	687b      	ldr	r3, [r7, #4]
 800ed70:	681b      	ldr	r3, [r3, #0]
 800ed72:	4a1b      	ldr	r2, [pc, #108]	@ (800ede0 <HAL_TIM_Base_Start_IT+0xe8>)
 800ed74:	4293      	cmp	r3, r2
 800ed76:	d115      	bne.n	800eda4 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ed78:	687b      	ldr	r3, [r7, #4]
 800ed7a:	681b      	ldr	r3, [r3, #0]
 800ed7c:	689a      	ldr	r2, [r3, #8]
 800ed7e:	4b19      	ldr	r3, [pc, #100]	@ (800ede4 <HAL_TIM_Base_Start_IT+0xec>)
 800ed80:	4013      	ands	r3, r2
 800ed82:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ed84:	68fb      	ldr	r3, [r7, #12]
 800ed86:	2b06      	cmp	r3, #6
 800ed88:	d015      	beq.n	800edb6 <HAL_TIM_Base_Start_IT+0xbe>
 800ed8a:	68fb      	ldr	r3, [r7, #12]
 800ed8c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ed90:	d011      	beq.n	800edb6 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	681b      	ldr	r3, [r3, #0]
 800ed96:	681a      	ldr	r2, [r3, #0]
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	f042 0201 	orr.w	r2, r2, #1
 800eda0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800eda2:	e008      	b.n	800edb6 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	681b      	ldr	r3, [r3, #0]
 800eda8:	681a      	ldr	r2, [r3, #0]
 800edaa:	687b      	ldr	r3, [r7, #4]
 800edac:	681b      	ldr	r3, [r3, #0]
 800edae:	f042 0201 	orr.w	r2, r2, #1
 800edb2:	601a      	str	r2, [r3, #0]
 800edb4:	e000      	b.n	800edb8 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800edb6:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800edb8:	2300      	movs	r3, #0
}
 800edba:	4618      	mov	r0, r3
 800edbc:	3714      	adds	r7, #20
 800edbe:	46bd      	mov	sp, r7
 800edc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edc4:	4770      	bx	lr
 800edc6:	bf00      	nop
 800edc8:	40010000 	.word	0x40010000
 800edcc:	40000400 	.word	0x40000400
 800edd0:	40000800 	.word	0x40000800
 800edd4:	40000c00 	.word	0x40000c00
 800edd8:	40010400 	.word	0x40010400
 800eddc:	40014000 	.word	0x40014000
 800ede0:	40001800 	.word	0x40001800
 800ede4:	00010007 	.word	0x00010007

0800ede8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ede8:	b580      	push	{r7, lr}
 800edea:	b082      	sub	sp, #8
 800edec:	af00      	add	r7, sp, #0
 800edee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	2b00      	cmp	r3, #0
 800edf4:	d101      	bne.n	800edfa <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800edf6:	2301      	movs	r3, #1
 800edf8:	e049      	b.n	800ee8e <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ee00:	b2db      	uxtb	r3, r3
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	d106      	bne.n	800ee14 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	2200      	movs	r2, #0
 800ee0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ee0e:	6878      	ldr	r0, [r7, #4]
 800ee10:	f7f3 fd36 	bl	8002880 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	2202      	movs	r2, #2
 800ee18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	681a      	ldr	r2, [r3, #0]
 800ee20:	687b      	ldr	r3, [r7, #4]
 800ee22:	3304      	adds	r3, #4
 800ee24:	4619      	mov	r1, r3
 800ee26:	4610      	mov	r0, r2
 800ee28:	f000 fb42 	bl	800f4b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ee2c:	687b      	ldr	r3, [r7, #4]
 800ee2e:	2201      	movs	r2, #1
 800ee30:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	2201      	movs	r2, #1
 800ee38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	2201      	movs	r2, #1
 800ee40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	2201      	movs	r2, #1
 800ee48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	2201      	movs	r2, #1
 800ee50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	2201      	movs	r2, #1
 800ee58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	2201      	movs	r2, #1
 800ee60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	2201      	movs	r2, #1
 800ee68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	2201      	movs	r2, #1
 800ee70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	2201      	movs	r2, #1
 800ee78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	2201      	movs	r2, #1
 800ee80:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	2201      	movs	r2, #1
 800ee88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ee8c:	2300      	movs	r3, #0
}
 800ee8e:	4618      	mov	r0, r3
 800ee90:	3708      	adds	r7, #8
 800ee92:	46bd      	mov	sp, r7
 800ee94:	bd80      	pop	{r7, pc}

0800ee96 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ee96:	b580      	push	{r7, lr}
 800ee98:	b084      	sub	sp, #16
 800ee9a:	af00      	add	r7, sp, #0
 800ee9c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	68db      	ldr	r3, [r3, #12]
 800eea4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	681b      	ldr	r3, [r3, #0]
 800eeaa:	691b      	ldr	r3, [r3, #16]
 800eeac:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800eeae:	68bb      	ldr	r3, [r7, #8]
 800eeb0:	f003 0302 	and.w	r3, r3, #2
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	d020      	beq.n	800eefa <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800eeb8:	68fb      	ldr	r3, [r7, #12]
 800eeba:	f003 0302 	and.w	r3, r3, #2
 800eebe:	2b00      	cmp	r3, #0
 800eec0:	d01b      	beq.n	800eefa <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	681b      	ldr	r3, [r3, #0]
 800eec6:	f06f 0202 	mvn.w	r2, #2
 800eeca:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800eecc:	687b      	ldr	r3, [r7, #4]
 800eece:	2201      	movs	r2, #1
 800eed0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	681b      	ldr	r3, [r3, #0]
 800eed6:	699b      	ldr	r3, [r3, #24]
 800eed8:	f003 0303 	and.w	r3, r3, #3
 800eedc:	2b00      	cmp	r3, #0
 800eede:	d003      	beq.n	800eee8 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800eee0:	6878      	ldr	r0, [r7, #4]
 800eee2:	f000 fac7 	bl	800f474 <HAL_TIM_IC_CaptureCallback>
 800eee6:	e005      	b.n	800eef4 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800eee8:	6878      	ldr	r0, [r7, #4]
 800eeea:	f000 fab9 	bl	800f460 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800eeee:	6878      	ldr	r0, [r7, #4]
 800eef0:	f000 faca 	bl	800f488 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800eef4:	687b      	ldr	r3, [r7, #4]
 800eef6:	2200      	movs	r2, #0
 800eef8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800eefa:	68bb      	ldr	r3, [r7, #8]
 800eefc:	f003 0304 	and.w	r3, r3, #4
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d020      	beq.n	800ef46 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ef04:	68fb      	ldr	r3, [r7, #12]
 800ef06:	f003 0304 	and.w	r3, r3, #4
 800ef0a:	2b00      	cmp	r3, #0
 800ef0c:	d01b      	beq.n	800ef46 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800ef0e:	687b      	ldr	r3, [r7, #4]
 800ef10:	681b      	ldr	r3, [r3, #0]
 800ef12:	f06f 0204 	mvn.w	r2, #4
 800ef16:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	2202      	movs	r2, #2
 800ef1c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	681b      	ldr	r3, [r3, #0]
 800ef22:	699b      	ldr	r3, [r3, #24]
 800ef24:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800ef28:	2b00      	cmp	r3, #0
 800ef2a:	d003      	beq.n	800ef34 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ef2c:	6878      	ldr	r0, [r7, #4]
 800ef2e:	f000 faa1 	bl	800f474 <HAL_TIM_IC_CaptureCallback>
 800ef32:	e005      	b.n	800ef40 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ef34:	6878      	ldr	r0, [r7, #4]
 800ef36:	f000 fa93 	bl	800f460 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ef3a:	6878      	ldr	r0, [r7, #4]
 800ef3c:	f000 faa4 	bl	800f488 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	2200      	movs	r2, #0
 800ef44:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800ef46:	68bb      	ldr	r3, [r7, #8]
 800ef48:	f003 0308 	and.w	r3, r3, #8
 800ef4c:	2b00      	cmp	r3, #0
 800ef4e:	d020      	beq.n	800ef92 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800ef50:	68fb      	ldr	r3, [r7, #12]
 800ef52:	f003 0308 	and.w	r3, r3, #8
 800ef56:	2b00      	cmp	r3, #0
 800ef58:	d01b      	beq.n	800ef92 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	f06f 0208 	mvn.w	r2, #8
 800ef62:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	2204      	movs	r2, #4
 800ef68:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	681b      	ldr	r3, [r3, #0]
 800ef6e:	69db      	ldr	r3, [r3, #28]
 800ef70:	f003 0303 	and.w	r3, r3, #3
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d003      	beq.n	800ef80 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ef78:	6878      	ldr	r0, [r7, #4]
 800ef7a:	f000 fa7b 	bl	800f474 <HAL_TIM_IC_CaptureCallback>
 800ef7e:	e005      	b.n	800ef8c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ef80:	6878      	ldr	r0, [r7, #4]
 800ef82:	f000 fa6d 	bl	800f460 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ef86:	6878      	ldr	r0, [r7, #4]
 800ef88:	f000 fa7e 	bl	800f488 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ef8c:	687b      	ldr	r3, [r7, #4]
 800ef8e:	2200      	movs	r2, #0
 800ef90:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800ef92:	68bb      	ldr	r3, [r7, #8]
 800ef94:	f003 0310 	and.w	r3, r3, #16
 800ef98:	2b00      	cmp	r3, #0
 800ef9a:	d020      	beq.n	800efde <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800ef9c:	68fb      	ldr	r3, [r7, #12]
 800ef9e:	f003 0310 	and.w	r3, r3, #16
 800efa2:	2b00      	cmp	r3, #0
 800efa4:	d01b      	beq.n	800efde <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800efa6:	687b      	ldr	r3, [r7, #4]
 800efa8:	681b      	ldr	r3, [r3, #0]
 800efaa:	f06f 0210 	mvn.w	r2, #16
 800efae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	2208      	movs	r2, #8
 800efb4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800efb6:	687b      	ldr	r3, [r7, #4]
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	69db      	ldr	r3, [r3, #28]
 800efbc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800efc0:	2b00      	cmp	r3, #0
 800efc2:	d003      	beq.n	800efcc <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800efc4:	6878      	ldr	r0, [r7, #4]
 800efc6:	f000 fa55 	bl	800f474 <HAL_TIM_IC_CaptureCallback>
 800efca:	e005      	b.n	800efd8 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800efcc:	6878      	ldr	r0, [r7, #4]
 800efce:	f000 fa47 	bl	800f460 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800efd2:	6878      	ldr	r0, [r7, #4]
 800efd4:	f000 fa58 	bl	800f488 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	2200      	movs	r2, #0
 800efdc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800efde:	68bb      	ldr	r3, [r7, #8]
 800efe0:	f003 0301 	and.w	r3, r3, #1
 800efe4:	2b00      	cmp	r3, #0
 800efe6:	d00c      	beq.n	800f002 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	f003 0301 	and.w	r3, r3, #1
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d007      	beq.n	800f002 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	681b      	ldr	r3, [r3, #0]
 800eff6:	f06f 0201 	mvn.w	r2, #1
 800effa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800effc:	6878      	ldr	r0, [r7, #4]
 800effe:	f7f2 fe09 	bl	8001c14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f002:	68bb      	ldr	r3, [r7, #8]
 800f004:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f008:	2b00      	cmp	r3, #0
 800f00a:	d104      	bne.n	800f016 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800f00c:	68bb      	ldr	r3, [r7, #8]
 800f00e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800f012:	2b00      	cmp	r3, #0
 800f014:	d00c      	beq.n	800f030 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f01c:	2b00      	cmp	r3, #0
 800f01e:	d007      	beq.n	800f030 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800f028:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f02a:	6878      	ldr	r0, [r7, #4]
 800f02c:	f000 fef4 	bl	800fe18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800f030:	68bb      	ldr	r3, [r7, #8]
 800f032:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800f036:	2b00      	cmp	r3, #0
 800f038:	d00c      	beq.n	800f054 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800f03a:	68fb      	ldr	r3, [r7, #12]
 800f03c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f040:	2b00      	cmp	r3, #0
 800f042:	d007      	beq.n	800f054 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800f044:	687b      	ldr	r3, [r7, #4]
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800f04c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800f04e:	6878      	ldr	r0, [r7, #4]
 800f050:	f000 feec 	bl	800fe2c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800f054:	68bb      	ldr	r3, [r7, #8]
 800f056:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d00c      	beq.n	800f078 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f064:	2b00      	cmp	r3, #0
 800f066:	d007      	beq.n	800f078 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	681b      	ldr	r3, [r3, #0]
 800f06c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800f070:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f072:	6878      	ldr	r0, [r7, #4]
 800f074:	f000 fa12 	bl	800f49c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800f078:	68bb      	ldr	r3, [r7, #8]
 800f07a:	f003 0320 	and.w	r3, r3, #32
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d00c      	beq.n	800f09c <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800f082:	68fb      	ldr	r3, [r7, #12]
 800f084:	f003 0320 	and.w	r3, r3, #32
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d007      	beq.n	800f09c <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	f06f 0220 	mvn.w	r2, #32
 800f094:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f096:	6878      	ldr	r0, [r7, #4]
 800f098:	f000 feb4 	bl	800fe04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f09c:	bf00      	nop
 800f09e:	3710      	adds	r7, #16
 800f0a0:	46bd      	mov	sp, r7
 800f0a2:	bd80      	pop	{r7, pc}

0800f0a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800f0a4:	b580      	push	{r7, lr}
 800f0a6:	b086      	sub	sp, #24
 800f0a8:	af00      	add	r7, sp, #0
 800f0aa:	60f8      	str	r0, [r7, #12]
 800f0ac:	60b9      	str	r1, [r7, #8]
 800f0ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800f0b0:	2300      	movs	r3, #0
 800f0b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f0ba:	2b01      	cmp	r3, #1
 800f0bc:	d101      	bne.n	800f0c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800f0be:	2302      	movs	r3, #2
 800f0c0:	e0ff      	b.n	800f2c2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800f0c2:	68fb      	ldr	r3, [r7, #12]
 800f0c4:	2201      	movs	r2, #1
 800f0c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	2b14      	cmp	r3, #20
 800f0ce:	f200 80f0 	bhi.w	800f2b2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800f0d2:	a201      	add	r2, pc, #4	@ (adr r2, 800f0d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800f0d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f0d8:	0800f12d 	.word	0x0800f12d
 800f0dc:	0800f2b3 	.word	0x0800f2b3
 800f0e0:	0800f2b3 	.word	0x0800f2b3
 800f0e4:	0800f2b3 	.word	0x0800f2b3
 800f0e8:	0800f16d 	.word	0x0800f16d
 800f0ec:	0800f2b3 	.word	0x0800f2b3
 800f0f0:	0800f2b3 	.word	0x0800f2b3
 800f0f4:	0800f2b3 	.word	0x0800f2b3
 800f0f8:	0800f1af 	.word	0x0800f1af
 800f0fc:	0800f2b3 	.word	0x0800f2b3
 800f100:	0800f2b3 	.word	0x0800f2b3
 800f104:	0800f2b3 	.word	0x0800f2b3
 800f108:	0800f1ef 	.word	0x0800f1ef
 800f10c:	0800f2b3 	.word	0x0800f2b3
 800f110:	0800f2b3 	.word	0x0800f2b3
 800f114:	0800f2b3 	.word	0x0800f2b3
 800f118:	0800f231 	.word	0x0800f231
 800f11c:	0800f2b3 	.word	0x0800f2b3
 800f120:	0800f2b3 	.word	0x0800f2b3
 800f124:	0800f2b3 	.word	0x0800f2b3
 800f128:	0800f271 	.word	0x0800f271
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	68b9      	ldr	r1, [r7, #8]
 800f132:	4618      	mov	r0, r3
 800f134:	f000 fa62 	bl	800f5fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	681b      	ldr	r3, [r3, #0]
 800f13c:	699a      	ldr	r2, [r3, #24]
 800f13e:	68fb      	ldr	r3, [r7, #12]
 800f140:	681b      	ldr	r3, [r3, #0]
 800f142:	f042 0208 	orr.w	r2, r2, #8
 800f146:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800f148:	68fb      	ldr	r3, [r7, #12]
 800f14a:	681b      	ldr	r3, [r3, #0]
 800f14c:	699a      	ldr	r2, [r3, #24]
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	681b      	ldr	r3, [r3, #0]
 800f152:	f022 0204 	bic.w	r2, r2, #4
 800f156:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800f158:	68fb      	ldr	r3, [r7, #12]
 800f15a:	681b      	ldr	r3, [r3, #0]
 800f15c:	6999      	ldr	r1, [r3, #24]
 800f15e:	68bb      	ldr	r3, [r7, #8]
 800f160:	691a      	ldr	r2, [r3, #16]
 800f162:	68fb      	ldr	r3, [r7, #12]
 800f164:	681b      	ldr	r3, [r3, #0]
 800f166:	430a      	orrs	r2, r1
 800f168:	619a      	str	r2, [r3, #24]
      break;
 800f16a:	e0a5      	b.n	800f2b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800f16c:	68fb      	ldr	r3, [r7, #12]
 800f16e:	681b      	ldr	r3, [r3, #0]
 800f170:	68b9      	ldr	r1, [r7, #8]
 800f172:	4618      	mov	r0, r3
 800f174:	f000 fab4 	bl	800f6e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	699a      	ldr	r2, [r3, #24]
 800f17e:	68fb      	ldr	r3, [r7, #12]
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f186:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800f188:	68fb      	ldr	r3, [r7, #12]
 800f18a:	681b      	ldr	r3, [r3, #0]
 800f18c:	699a      	ldr	r2, [r3, #24]
 800f18e:	68fb      	ldr	r3, [r7, #12]
 800f190:	681b      	ldr	r3, [r3, #0]
 800f192:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f196:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800f198:	68fb      	ldr	r3, [r7, #12]
 800f19a:	681b      	ldr	r3, [r3, #0]
 800f19c:	6999      	ldr	r1, [r3, #24]
 800f19e:	68bb      	ldr	r3, [r7, #8]
 800f1a0:	691b      	ldr	r3, [r3, #16]
 800f1a2:	021a      	lsls	r2, r3, #8
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	681b      	ldr	r3, [r3, #0]
 800f1a8:	430a      	orrs	r2, r1
 800f1aa:	619a      	str	r2, [r3, #24]
      break;
 800f1ac:	e084      	b.n	800f2b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	681b      	ldr	r3, [r3, #0]
 800f1b2:	68b9      	ldr	r1, [r7, #8]
 800f1b4:	4618      	mov	r0, r3
 800f1b6:	f000 fb0b 	bl	800f7d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800f1ba:	68fb      	ldr	r3, [r7, #12]
 800f1bc:	681b      	ldr	r3, [r3, #0]
 800f1be:	69da      	ldr	r2, [r3, #28]
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	f042 0208 	orr.w	r2, r2, #8
 800f1c8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800f1ca:	68fb      	ldr	r3, [r7, #12]
 800f1cc:	681b      	ldr	r3, [r3, #0]
 800f1ce:	69da      	ldr	r2, [r3, #28]
 800f1d0:	68fb      	ldr	r3, [r7, #12]
 800f1d2:	681b      	ldr	r3, [r3, #0]
 800f1d4:	f022 0204 	bic.w	r2, r2, #4
 800f1d8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800f1da:	68fb      	ldr	r3, [r7, #12]
 800f1dc:	681b      	ldr	r3, [r3, #0]
 800f1de:	69d9      	ldr	r1, [r3, #28]
 800f1e0:	68bb      	ldr	r3, [r7, #8]
 800f1e2:	691a      	ldr	r2, [r3, #16]
 800f1e4:	68fb      	ldr	r3, [r7, #12]
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	430a      	orrs	r2, r1
 800f1ea:	61da      	str	r2, [r3, #28]
      break;
 800f1ec:	e064      	b.n	800f2b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	681b      	ldr	r3, [r3, #0]
 800f1f2:	68b9      	ldr	r1, [r7, #8]
 800f1f4:	4618      	mov	r0, r3
 800f1f6:	f000 fb61 	bl	800f8bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	69da      	ldr	r2, [r3, #28]
 800f200:	68fb      	ldr	r3, [r7, #12]
 800f202:	681b      	ldr	r3, [r3, #0]
 800f204:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f208:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800f20a:	68fb      	ldr	r3, [r7, #12]
 800f20c:	681b      	ldr	r3, [r3, #0]
 800f20e:	69da      	ldr	r2, [r3, #28]
 800f210:	68fb      	ldr	r3, [r7, #12]
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f218:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800f21a:	68fb      	ldr	r3, [r7, #12]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	69d9      	ldr	r1, [r3, #28]
 800f220:	68bb      	ldr	r3, [r7, #8]
 800f222:	691b      	ldr	r3, [r3, #16]
 800f224:	021a      	lsls	r2, r3, #8
 800f226:	68fb      	ldr	r3, [r7, #12]
 800f228:	681b      	ldr	r3, [r3, #0]
 800f22a:	430a      	orrs	r2, r1
 800f22c:	61da      	str	r2, [r3, #28]
      break;
 800f22e:	e043      	b.n	800f2b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	681b      	ldr	r3, [r3, #0]
 800f234:	68b9      	ldr	r1, [r7, #8]
 800f236:	4618      	mov	r0, r3
 800f238:	f000 fb98 	bl	800f96c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800f23c:	68fb      	ldr	r3, [r7, #12]
 800f23e:	681b      	ldr	r3, [r3, #0]
 800f240:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f242:	68fb      	ldr	r3, [r7, #12]
 800f244:	681b      	ldr	r3, [r3, #0]
 800f246:	f042 0208 	orr.w	r2, r2, #8
 800f24a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800f24c:	68fb      	ldr	r3, [r7, #12]
 800f24e:	681b      	ldr	r3, [r3, #0]
 800f250:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f252:	68fb      	ldr	r3, [r7, #12]
 800f254:	681b      	ldr	r3, [r3, #0]
 800f256:	f022 0204 	bic.w	r2, r2, #4
 800f25a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	681b      	ldr	r3, [r3, #0]
 800f260:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f262:	68bb      	ldr	r3, [r7, #8]
 800f264:	691a      	ldr	r2, [r3, #16]
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	430a      	orrs	r2, r1
 800f26c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f26e:	e023      	b.n	800f2b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800f270:	68fb      	ldr	r3, [r7, #12]
 800f272:	681b      	ldr	r3, [r3, #0]
 800f274:	68b9      	ldr	r1, [r7, #8]
 800f276:	4618      	mov	r0, r3
 800f278:	f000 fbca 	bl	800fa10 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	681b      	ldr	r3, [r3, #0]
 800f280:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	681b      	ldr	r3, [r3, #0]
 800f286:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800f28a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800f28c:	68fb      	ldr	r3, [r7, #12]
 800f28e:	681b      	ldr	r3, [r3, #0]
 800f290:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f292:	68fb      	ldr	r3, [r7, #12]
 800f294:	681b      	ldr	r3, [r3, #0]
 800f296:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800f29a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800f29c:	68fb      	ldr	r3, [r7, #12]
 800f29e:	681b      	ldr	r3, [r3, #0]
 800f2a0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800f2a2:	68bb      	ldr	r3, [r7, #8]
 800f2a4:	691b      	ldr	r3, [r3, #16]
 800f2a6:	021a      	lsls	r2, r3, #8
 800f2a8:	68fb      	ldr	r3, [r7, #12]
 800f2aa:	681b      	ldr	r3, [r3, #0]
 800f2ac:	430a      	orrs	r2, r1
 800f2ae:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800f2b0:	e002      	b.n	800f2b8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800f2b2:	2301      	movs	r3, #1
 800f2b4:	75fb      	strb	r3, [r7, #23]
      break;
 800f2b6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800f2b8:	68fb      	ldr	r3, [r7, #12]
 800f2ba:	2200      	movs	r2, #0
 800f2bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f2c0:	7dfb      	ldrb	r3, [r7, #23]
}
 800f2c2:	4618      	mov	r0, r3
 800f2c4:	3718      	adds	r7, #24
 800f2c6:	46bd      	mov	sp, r7
 800f2c8:	bd80      	pop	{r7, pc}
 800f2ca:	bf00      	nop

0800f2cc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f2cc:	b580      	push	{r7, lr}
 800f2ce:	b084      	sub	sp, #16
 800f2d0:	af00      	add	r7, sp, #0
 800f2d2:	6078      	str	r0, [r7, #4]
 800f2d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800f2d6:	2300      	movs	r3, #0
 800f2d8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f2e0:	2b01      	cmp	r3, #1
 800f2e2:	d101      	bne.n	800f2e8 <HAL_TIM_ConfigClockSource+0x1c>
 800f2e4:	2302      	movs	r3, #2
 800f2e6:	e0b4      	b.n	800f452 <HAL_TIM_ConfigClockSource+0x186>
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	2201      	movs	r2, #1
 800f2ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	2202      	movs	r2, #2
 800f2f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	681b      	ldr	r3, [r3, #0]
 800f2fc:	689b      	ldr	r3, [r3, #8]
 800f2fe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f300:	68ba      	ldr	r2, [r7, #8]
 800f302:	4b56      	ldr	r3, [pc, #344]	@ (800f45c <HAL_TIM_ConfigClockSource+0x190>)
 800f304:	4013      	ands	r3, r2
 800f306:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f308:	68bb      	ldr	r3, [r7, #8]
 800f30a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f30e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	681b      	ldr	r3, [r3, #0]
 800f314:	68ba      	ldr	r2, [r7, #8]
 800f316:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f318:	683b      	ldr	r3, [r7, #0]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f320:	d03e      	beq.n	800f3a0 <HAL_TIM_ConfigClockSource+0xd4>
 800f322:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800f326:	f200 8087 	bhi.w	800f438 <HAL_TIM_ConfigClockSource+0x16c>
 800f32a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f32e:	f000 8086 	beq.w	800f43e <HAL_TIM_ConfigClockSource+0x172>
 800f332:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f336:	d87f      	bhi.n	800f438 <HAL_TIM_ConfigClockSource+0x16c>
 800f338:	2b70      	cmp	r3, #112	@ 0x70
 800f33a:	d01a      	beq.n	800f372 <HAL_TIM_ConfigClockSource+0xa6>
 800f33c:	2b70      	cmp	r3, #112	@ 0x70
 800f33e:	d87b      	bhi.n	800f438 <HAL_TIM_ConfigClockSource+0x16c>
 800f340:	2b60      	cmp	r3, #96	@ 0x60
 800f342:	d050      	beq.n	800f3e6 <HAL_TIM_ConfigClockSource+0x11a>
 800f344:	2b60      	cmp	r3, #96	@ 0x60
 800f346:	d877      	bhi.n	800f438 <HAL_TIM_ConfigClockSource+0x16c>
 800f348:	2b50      	cmp	r3, #80	@ 0x50
 800f34a:	d03c      	beq.n	800f3c6 <HAL_TIM_ConfigClockSource+0xfa>
 800f34c:	2b50      	cmp	r3, #80	@ 0x50
 800f34e:	d873      	bhi.n	800f438 <HAL_TIM_ConfigClockSource+0x16c>
 800f350:	2b40      	cmp	r3, #64	@ 0x40
 800f352:	d058      	beq.n	800f406 <HAL_TIM_ConfigClockSource+0x13a>
 800f354:	2b40      	cmp	r3, #64	@ 0x40
 800f356:	d86f      	bhi.n	800f438 <HAL_TIM_ConfigClockSource+0x16c>
 800f358:	2b30      	cmp	r3, #48	@ 0x30
 800f35a:	d064      	beq.n	800f426 <HAL_TIM_ConfigClockSource+0x15a>
 800f35c:	2b30      	cmp	r3, #48	@ 0x30
 800f35e:	d86b      	bhi.n	800f438 <HAL_TIM_ConfigClockSource+0x16c>
 800f360:	2b20      	cmp	r3, #32
 800f362:	d060      	beq.n	800f426 <HAL_TIM_ConfigClockSource+0x15a>
 800f364:	2b20      	cmp	r3, #32
 800f366:	d867      	bhi.n	800f438 <HAL_TIM_ConfigClockSource+0x16c>
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d05c      	beq.n	800f426 <HAL_TIM_ConfigClockSource+0x15a>
 800f36c:	2b10      	cmp	r3, #16
 800f36e:	d05a      	beq.n	800f426 <HAL_TIM_ConfigClockSource+0x15a>
 800f370:	e062      	b.n	800f438 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f372:	687b      	ldr	r3, [r7, #4]
 800f374:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f376:	683b      	ldr	r3, [r7, #0]
 800f378:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f37a:	683b      	ldr	r3, [r7, #0]
 800f37c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f37e:	683b      	ldr	r3, [r7, #0]
 800f380:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f382:	f000 fc13 	bl	800fbac <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800f386:	687b      	ldr	r3, [r7, #4]
 800f388:	681b      	ldr	r3, [r3, #0]
 800f38a:	689b      	ldr	r3, [r3, #8]
 800f38c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f38e:	68bb      	ldr	r3, [r7, #8]
 800f390:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f394:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f396:	687b      	ldr	r3, [r7, #4]
 800f398:	681b      	ldr	r3, [r3, #0]
 800f39a:	68ba      	ldr	r2, [r7, #8]
 800f39c:	609a      	str	r2, [r3, #8]
      break;
 800f39e:	e04f      	b.n	800f440 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f3a4:	683b      	ldr	r3, [r7, #0]
 800f3a6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f3a8:	683b      	ldr	r3, [r7, #0]
 800f3aa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f3ac:	683b      	ldr	r3, [r7, #0]
 800f3ae:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f3b0:	f000 fbfc 	bl	800fbac <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	681b      	ldr	r3, [r3, #0]
 800f3b8:	689a      	ldr	r2, [r3, #8]
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f3c2:	609a      	str	r2, [r3, #8]
      break;
 800f3c4:	e03c      	b.n	800f440 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f3ca:	683b      	ldr	r3, [r7, #0]
 800f3cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f3ce:	683b      	ldr	r3, [r7, #0]
 800f3d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f3d2:	461a      	mov	r2, r3
 800f3d4:	f000 fb70 	bl	800fab8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	681b      	ldr	r3, [r3, #0]
 800f3dc:	2150      	movs	r1, #80	@ 0x50
 800f3de:	4618      	mov	r0, r3
 800f3e0:	f000 fbc9 	bl	800fb76 <TIM_ITRx_SetConfig>
      break;
 800f3e4:	e02c      	b.n	800f440 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f3ea:	683b      	ldr	r3, [r7, #0]
 800f3ec:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f3ee:	683b      	ldr	r3, [r7, #0]
 800f3f0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f3f2:	461a      	mov	r2, r3
 800f3f4:	f000 fb8f 	bl	800fb16 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	2160      	movs	r1, #96	@ 0x60
 800f3fe:	4618      	mov	r0, r3
 800f400:	f000 fbb9 	bl	800fb76 <TIM_ITRx_SetConfig>
      break;
 800f404:	e01c      	b.n	800f440 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f40a:	683b      	ldr	r3, [r7, #0]
 800f40c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f40e:	683b      	ldr	r3, [r7, #0]
 800f410:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f412:	461a      	mov	r2, r3
 800f414:	f000 fb50 	bl	800fab8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	2140      	movs	r1, #64	@ 0x40
 800f41e:	4618      	mov	r0, r3
 800f420:	f000 fba9 	bl	800fb76 <TIM_ITRx_SetConfig>
      break;
 800f424:	e00c      	b.n	800f440 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f426:	687b      	ldr	r3, [r7, #4]
 800f428:	681a      	ldr	r2, [r3, #0]
 800f42a:	683b      	ldr	r3, [r7, #0]
 800f42c:	681b      	ldr	r3, [r3, #0]
 800f42e:	4619      	mov	r1, r3
 800f430:	4610      	mov	r0, r2
 800f432:	f000 fba0 	bl	800fb76 <TIM_ITRx_SetConfig>
      break;
 800f436:	e003      	b.n	800f440 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800f438:	2301      	movs	r3, #1
 800f43a:	73fb      	strb	r3, [r7, #15]
      break;
 800f43c:	e000      	b.n	800f440 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800f43e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	2201      	movs	r2, #1
 800f444:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f448:	687b      	ldr	r3, [r7, #4]
 800f44a:	2200      	movs	r2, #0
 800f44c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f450:	7bfb      	ldrb	r3, [r7, #15]
}
 800f452:	4618      	mov	r0, r3
 800f454:	3710      	adds	r7, #16
 800f456:	46bd      	mov	sp, r7
 800f458:	bd80      	pop	{r7, pc}
 800f45a:	bf00      	nop
 800f45c:	fffeff88 	.word	0xfffeff88

0800f460 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f460:	b480      	push	{r7}
 800f462:	b083      	sub	sp, #12
 800f464:	af00      	add	r7, sp, #0
 800f466:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f468:	bf00      	nop
 800f46a:	370c      	adds	r7, #12
 800f46c:	46bd      	mov	sp, r7
 800f46e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f472:	4770      	bx	lr

0800f474 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f474:	b480      	push	{r7}
 800f476:	b083      	sub	sp, #12
 800f478:	af00      	add	r7, sp, #0
 800f47a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f47c:	bf00      	nop
 800f47e:	370c      	adds	r7, #12
 800f480:	46bd      	mov	sp, r7
 800f482:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f486:	4770      	bx	lr

0800f488 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f488:	b480      	push	{r7}
 800f48a:	b083      	sub	sp, #12
 800f48c:	af00      	add	r7, sp, #0
 800f48e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f490:	bf00      	nop
 800f492:	370c      	adds	r7, #12
 800f494:	46bd      	mov	sp, r7
 800f496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f49a:	4770      	bx	lr

0800f49c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f49c:	b480      	push	{r7}
 800f49e:	b083      	sub	sp, #12
 800f4a0:	af00      	add	r7, sp, #0
 800f4a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f4a4:	bf00      	nop
 800f4a6:	370c      	adds	r7, #12
 800f4a8:	46bd      	mov	sp, r7
 800f4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f4ae:	4770      	bx	lr

0800f4b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f4b0:	b480      	push	{r7}
 800f4b2:	b085      	sub	sp, #20
 800f4b4:	af00      	add	r7, sp, #0
 800f4b6:	6078      	str	r0, [r7, #4]
 800f4b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f4ba:	687b      	ldr	r3, [r7, #4]
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f4c0:	687b      	ldr	r3, [r7, #4]
 800f4c2:	4a43      	ldr	r2, [pc, #268]	@ (800f5d0 <TIM_Base_SetConfig+0x120>)
 800f4c4:	4293      	cmp	r3, r2
 800f4c6:	d013      	beq.n	800f4f0 <TIM_Base_SetConfig+0x40>
 800f4c8:	687b      	ldr	r3, [r7, #4]
 800f4ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f4ce:	d00f      	beq.n	800f4f0 <TIM_Base_SetConfig+0x40>
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	4a40      	ldr	r2, [pc, #256]	@ (800f5d4 <TIM_Base_SetConfig+0x124>)
 800f4d4:	4293      	cmp	r3, r2
 800f4d6:	d00b      	beq.n	800f4f0 <TIM_Base_SetConfig+0x40>
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	4a3f      	ldr	r2, [pc, #252]	@ (800f5d8 <TIM_Base_SetConfig+0x128>)
 800f4dc:	4293      	cmp	r3, r2
 800f4de:	d007      	beq.n	800f4f0 <TIM_Base_SetConfig+0x40>
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	4a3e      	ldr	r2, [pc, #248]	@ (800f5dc <TIM_Base_SetConfig+0x12c>)
 800f4e4:	4293      	cmp	r3, r2
 800f4e6:	d003      	beq.n	800f4f0 <TIM_Base_SetConfig+0x40>
 800f4e8:	687b      	ldr	r3, [r7, #4]
 800f4ea:	4a3d      	ldr	r2, [pc, #244]	@ (800f5e0 <TIM_Base_SetConfig+0x130>)
 800f4ec:	4293      	cmp	r3, r2
 800f4ee:	d108      	bne.n	800f502 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f4f0:	68fb      	ldr	r3, [r7, #12]
 800f4f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f4f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f4f8:	683b      	ldr	r3, [r7, #0]
 800f4fa:	685b      	ldr	r3, [r3, #4]
 800f4fc:	68fa      	ldr	r2, [r7, #12]
 800f4fe:	4313      	orrs	r3, r2
 800f500:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	4a32      	ldr	r2, [pc, #200]	@ (800f5d0 <TIM_Base_SetConfig+0x120>)
 800f506:	4293      	cmp	r3, r2
 800f508:	d02b      	beq.n	800f562 <TIM_Base_SetConfig+0xb2>
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f510:	d027      	beq.n	800f562 <TIM_Base_SetConfig+0xb2>
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	4a2f      	ldr	r2, [pc, #188]	@ (800f5d4 <TIM_Base_SetConfig+0x124>)
 800f516:	4293      	cmp	r3, r2
 800f518:	d023      	beq.n	800f562 <TIM_Base_SetConfig+0xb2>
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	4a2e      	ldr	r2, [pc, #184]	@ (800f5d8 <TIM_Base_SetConfig+0x128>)
 800f51e:	4293      	cmp	r3, r2
 800f520:	d01f      	beq.n	800f562 <TIM_Base_SetConfig+0xb2>
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	4a2d      	ldr	r2, [pc, #180]	@ (800f5dc <TIM_Base_SetConfig+0x12c>)
 800f526:	4293      	cmp	r3, r2
 800f528:	d01b      	beq.n	800f562 <TIM_Base_SetConfig+0xb2>
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	4a2c      	ldr	r2, [pc, #176]	@ (800f5e0 <TIM_Base_SetConfig+0x130>)
 800f52e:	4293      	cmp	r3, r2
 800f530:	d017      	beq.n	800f562 <TIM_Base_SetConfig+0xb2>
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	4a2b      	ldr	r2, [pc, #172]	@ (800f5e4 <TIM_Base_SetConfig+0x134>)
 800f536:	4293      	cmp	r3, r2
 800f538:	d013      	beq.n	800f562 <TIM_Base_SetConfig+0xb2>
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	4a2a      	ldr	r2, [pc, #168]	@ (800f5e8 <TIM_Base_SetConfig+0x138>)
 800f53e:	4293      	cmp	r3, r2
 800f540:	d00f      	beq.n	800f562 <TIM_Base_SetConfig+0xb2>
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	4a29      	ldr	r2, [pc, #164]	@ (800f5ec <TIM_Base_SetConfig+0x13c>)
 800f546:	4293      	cmp	r3, r2
 800f548:	d00b      	beq.n	800f562 <TIM_Base_SetConfig+0xb2>
 800f54a:	687b      	ldr	r3, [r7, #4]
 800f54c:	4a28      	ldr	r2, [pc, #160]	@ (800f5f0 <TIM_Base_SetConfig+0x140>)
 800f54e:	4293      	cmp	r3, r2
 800f550:	d007      	beq.n	800f562 <TIM_Base_SetConfig+0xb2>
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	4a27      	ldr	r2, [pc, #156]	@ (800f5f4 <TIM_Base_SetConfig+0x144>)
 800f556:	4293      	cmp	r3, r2
 800f558:	d003      	beq.n	800f562 <TIM_Base_SetConfig+0xb2>
 800f55a:	687b      	ldr	r3, [r7, #4]
 800f55c:	4a26      	ldr	r2, [pc, #152]	@ (800f5f8 <TIM_Base_SetConfig+0x148>)
 800f55e:	4293      	cmp	r3, r2
 800f560:	d108      	bne.n	800f574 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f562:	68fb      	ldr	r3, [r7, #12]
 800f564:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f568:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f56a:	683b      	ldr	r3, [r7, #0]
 800f56c:	68db      	ldr	r3, [r3, #12]
 800f56e:	68fa      	ldr	r2, [r7, #12]
 800f570:	4313      	orrs	r3, r2
 800f572:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f574:	68fb      	ldr	r3, [r7, #12]
 800f576:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f57a:	683b      	ldr	r3, [r7, #0]
 800f57c:	695b      	ldr	r3, [r3, #20]
 800f57e:	4313      	orrs	r3, r2
 800f580:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f582:	683b      	ldr	r3, [r7, #0]
 800f584:	689a      	ldr	r2, [r3, #8]
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f58a:	683b      	ldr	r3, [r7, #0]
 800f58c:	681a      	ldr	r2, [r3, #0]
 800f58e:	687b      	ldr	r3, [r7, #4]
 800f590:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f592:	687b      	ldr	r3, [r7, #4]
 800f594:	4a0e      	ldr	r2, [pc, #56]	@ (800f5d0 <TIM_Base_SetConfig+0x120>)
 800f596:	4293      	cmp	r3, r2
 800f598:	d003      	beq.n	800f5a2 <TIM_Base_SetConfig+0xf2>
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	4a10      	ldr	r2, [pc, #64]	@ (800f5e0 <TIM_Base_SetConfig+0x130>)
 800f59e:	4293      	cmp	r3, r2
 800f5a0:	d103      	bne.n	800f5aa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f5a2:	683b      	ldr	r3, [r7, #0]
 800f5a4:	691a      	ldr	r2, [r3, #16]
 800f5a6:	687b      	ldr	r3, [r7, #4]
 800f5a8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	681b      	ldr	r3, [r3, #0]
 800f5ae:	f043 0204 	orr.w	r2, r3, #4
 800f5b2:	687b      	ldr	r3, [r7, #4]
 800f5b4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	2201      	movs	r2, #1
 800f5ba:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800f5bc:	687b      	ldr	r3, [r7, #4]
 800f5be:	68fa      	ldr	r2, [r7, #12]
 800f5c0:	601a      	str	r2, [r3, #0]
}
 800f5c2:	bf00      	nop
 800f5c4:	3714      	adds	r7, #20
 800f5c6:	46bd      	mov	sp, r7
 800f5c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5cc:	4770      	bx	lr
 800f5ce:	bf00      	nop
 800f5d0:	40010000 	.word	0x40010000
 800f5d4:	40000400 	.word	0x40000400
 800f5d8:	40000800 	.word	0x40000800
 800f5dc:	40000c00 	.word	0x40000c00
 800f5e0:	40010400 	.word	0x40010400
 800f5e4:	40014000 	.word	0x40014000
 800f5e8:	40014400 	.word	0x40014400
 800f5ec:	40014800 	.word	0x40014800
 800f5f0:	40001800 	.word	0x40001800
 800f5f4:	40001c00 	.word	0x40001c00
 800f5f8:	40002000 	.word	0x40002000

0800f5fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f5fc:	b480      	push	{r7}
 800f5fe:	b087      	sub	sp, #28
 800f600:	af00      	add	r7, sp, #0
 800f602:	6078      	str	r0, [r7, #4]
 800f604:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	6a1b      	ldr	r3, [r3, #32]
 800f60a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f60c:	687b      	ldr	r3, [r7, #4]
 800f60e:	6a1b      	ldr	r3, [r3, #32]
 800f610:	f023 0201 	bic.w	r2, r3, #1
 800f614:	687b      	ldr	r3, [r7, #4]
 800f616:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f618:	687b      	ldr	r3, [r7, #4]
 800f61a:	685b      	ldr	r3, [r3, #4]
 800f61c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f61e:	687b      	ldr	r3, [r7, #4]
 800f620:	699b      	ldr	r3, [r3, #24]
 800f622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800f624:	68fa      	ldr	r2, [r7, #12]
 800f626:	4b2b      	ldr	r3, [pc, #172]	@ (800f6d4 <TIM_OC1_SetConfig+0xd8>)
 800f628:	4013      	ands	r3, r2
 800f62a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800f62c:	68fb      	ldr	r3, [r7, #12]
 800f62e:	f023 0303 	bic.w	r3, r3, #3
 800f632:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f634:	683b      	ldr	r3, [r7, #0]
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	68fa      	ldr	r2, [r7, #12]
 800f63a:	4313      	orrs	r3, r2
 800f63c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800f63e:	697b      	ldr	r3, [r7, #20]
 800f640:	f023 0302 	bic.w	r3, r3, #2
 800f644:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800f646:	683b      	ldr	r3, [r7, #0]
 800f648:	689b      	ldr	r3, [r3, #8]
 800f64a:	697a      	ldr	r2, [r7, #20]
 800f64c:	4313      	orrs	r3, r2
 800f64e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	4a21      	ldr	r2, [pc, #132]	@ (800f6d8 <TIM_OC1_SetConfig+0xdc>)
 800f654:	4293      	cmp	r3, r2
 800f656:	d003      	beq.n	800f660 <TIM_OC1_SetConfig+0x64>
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	4a20      	ldr	r2, [pc, #128]	@ (800f6dc <TIM_OC1_SetConfig+0xe0>)
 800f65c:	4293      	cmp	r3, r2
 800f65e:	d10c      	bne.n	800f67a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800f660:	697b      	ldr	r3, [r7, #20]
 800f662:	f023 0308 	bic.w	r3, r3, #8
 800f666:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800f668:	683b      	ldr	r3, [r7, #0]
 800f66a:	68db      	ldr	r3, [r3, #12]
 800f66c:	697a      	ldr	r2, [r7, #20]
 800f66e:	4313      	orrs	r3, r2
 800f670:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800f672:	697b      	ldr	r3, [r7, #20]
 800f674:	f023 0304 	bic.w	r3, r3, #4
 800f678:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	4a16      	ldr	r2, [pc, #88]	@ (800f6d8 <TIM_OC1_SetConfig+0xdc>)
 800f67e:	4293      	cmp	r3, r2
 800f680:	d003      	beq.n	800f68a <TIM_OC1_SetConfig+0x8e>
 800f682:	687b      	ldr	r3, [r7, #4]
 800f684:	4a15      	ldr	r2, [pc, #84]	@ (800f6dc <TIM_OC1_SetConfig+0xe0>)
 800f686:	4293      	cmp	r3, r2
 800f688:	d111      	bne.n	800f6ae <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800f68a:	693b      	ldr	r3, [r7, #16]
 800f68c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f690:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800f692:	693b      	ldr	r3, [r7, #16]
 800f694:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f698:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800f69a:	683b      	ldr	r3, [r7, #0]
 800f69c:	695b      	ldr	r3, [r3, #20]
 800f69e:	693a      	ldr	r2, [r7, #16]
 800f6a0:	4313      	orrs	r3, r2
 800f6a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800f6a4:	683b      	ldr	r3, [r7, #0]
 800f6a6:	699b      	ldr	r3, [r3, #24]
 800f6a8:	693a      	ldr	r2, [r7, #16]
 800f6aa:	4313      	orrs	r3, r2
 800f6ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	693a      	ldr	r2, [r7, #16]
 800f6b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f6b4:	687b      	ldr	r3, [r7, #4]
 800f6b6:	68fa      	ldr	r2, [r7, #12]
 800f6b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800f6ba:	683b      	ldr	r3, [r7, #0]
 800f6bc:	685a      	ldr	r2, [r3, #4]
 800f6be:	687b      	ldr	r3, [r7, #4]
 800f6c0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	697a      	ldr	r2, [r7, #20]
 800f6c6:	621a      	str	r2, [r3, #32]
}
 800f6c8:	bf00      	nop
 800f6ca:	371c      	adds	r7, #28
 800f6cc:	46bd      	mov	sp, r7
 800f6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6d2:	4770      	bx	lr
 800f6d4:	fffeff8f 	.word	0xfffeff8f
 800f6d8:	40010000 	.word	0x40010000
 800f6dc:	40010400 	.word	0x40010400

0800f6e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f6e0:	b480      	push	{r7}
 800f6e2:	b087      	sub	sp, #28
 800f6e4:	af00      	add	r7, sp, #0
 800f6e6:	6078      	str	r0, [r7, #4]
 800f6e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	6a1b      	ldr	r3, [r3, #32]
 800f6ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	6a1b      	ldr	r3, [r3, #32]
 800f6f4:	f023 0210 	bic.w	r2, r3, #16
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	685b      	ldr	r3, [r3, #4]
 800f700:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	699b      	ldr	r3, [r3, #24]
 800f706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800f708:	68fa      	ldr	r2, [r7, #12]
 800f70a:	4b2e      	ldr	r3, [pc, #184]	@ (800f7c4 <TIM_OC2_SetConfig+0xe4>)
 800f70c:	4013      	ands	r3, r2
 800f70e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800f710:	68fb      	ldr	r3, [r7, #12]
 800f712:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f716:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f718:	683b      	ldr	r3, [r7, #0]
 800f71a:	681b      	ldr	r3, [r3, #0]
 800f71c:	021b      	lsls	r3, r3, #8
 800f71e:	68fa      	ldr	r2, [r7, #12]
 800f720:	4313      	orrs	r3, r2
 800f722:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800f724:	697b      	ldr	r3, [r7, #20]
 800f726:	f023 0320 	bic.w	r3, r3, #32
 800f72a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800f72c:	683b      	ldr	r3, [r7, #0]
 800f72e:	689b      	ldr	r3, [r3, #8]
 800f730:	011b      	lsls	r3, r3, #4
 800f732:	697a      	ldr	r2, [r7, #20]
 800f734:	4313      	orrs	r3, r2
 800f736:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	4a23      	ldr	r2, [pc, #140]	@ (800f7c8 <TIM_OC2_SetConfig+0xe8>)
 800f73c:	4293      	cmp	r3, r2
 800f73e:	d003      	beq.n	800f748 <TIM_OC2_SetConfig+0x68>
 800f740:	687b      	ldr	r3, [r7, #4]
 800f742:	4a22      	ldr	r2, [pc, #136]	@ (800f7cc <TIM_OC2_SetConfig+0xec>)
 800f744:	4293      	cmp	r3, r2
 800f746:	d10d      	bne.n	800f764 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800f748:	697b      	ldr	r3, [r7, #20]
 800f74a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f74e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800f750:	683b      	ldr	r3, [r7, #0]
 800f752:	68db      	ldr	r3, [r3, #12]
 800f754:	011b      	lsls	r3, r3, #4
 800f756:	697a      	ldr	r2, [r7, #20]
 800f758:	4313      	orrs	r3, r2
 800f75a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800f75c:	697b      	ldr	r3, [r7, #20]
 800f75e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f762:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	4a18      	ldr	r2, [pc, #96]	@ (800f7c8 <TIM_OC2_SetConfig+0xe8>)
 800f768:	4293      	cmp	r3, r2
 800f76a:	d003      	beq.n	800f774 <TIM_OC2_SetConfig+0x94>
 800f76c:	687b      	ldr	r3, [r7, #4]
 800f76e:	4a17      	ldr	r2, [pc, #92]	@ (800f7cc <TIM_OC2_SetConfig+0xec>)
 800f770:	4293      	cmp	r3, r2
 800f772:	d113      	bne.n	800f79c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800f774:	693b      	ldr	r3, [r7, #16]
 800f776:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f77a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800f77c:	693b      	ldr	r3, [r7, #16]
 800f77e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f782:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800f784:	683b      	ldr	r3, [r7, #0]
 800f786:	695b      	ldr	r3, [r3, #20]
 800f788:	009b      	lsls	r3, r3, #2
 800f78a:	693a      	ldr	r2, [r7, #16]
 800f78c:	4313      	orrs	r3, r2
 800f78e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800f790:	683b      	ldr	r3, [r7, #0]
 800f792:	699b      	ldr	r3, [r3, #24]
 800f794:	009b      	lsls	r3, r3, #2
 800f796:	693a      	ldr	r2, [r7, #16]
 800f798:	4313      	orrs	r3, r2
 800f79a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f79c:	687b      	ldr	r3, [r7, #4]
 800f79e:	693a      	ldr	r2, [r7, #16]
 800f7a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800f7a2:	687b      	ldr	r3, [r7, #4]
 800f7a4:	68fa      	ldr	r2, [r7, #12]
 800f7a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800f7a8:	683b      	ldr	r3, [r7, #0]
 800f7aa:	685a      	ldr	r2, [r3, #4]
 800f7ac:	687b      	ldr	r3, [r7, #4]
 800f7ae:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f7b0:	687b      	ldr	r3, [r7, #4]
 800f7b2:	697a      	ldr	r2, [r7, #20]
 800f7b4:	621a      	str	r2, [r3, #32]
}
 800f7b6:	bf00      	nop
 800f7b8:	371c      	adds	r7, #28
 800f7ba:	46bd      	mov	sp, r7
 800f7bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7c0:	4770      	bx	lr
 800f7c2:	bf00      	nop
 800f7c4:	feff8fff 	.word	0xfeff8fff
 800f7c8:	40010000 	.word	0x40010000
 800f7cc:	40010400 	.word	0x40010400

0800f7d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f7d0:	b480      	push	{r7}
 800f7d2:	b087      	sub	sp, #28
 800f7d4:	af00      	add	r7, sp, #0
 800f7d6:	6078      	str	r0, [r7, #4]
 800f7d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f7da:	687b      	ldr	r3, [r7, #4]
 800f7dc:	6a1b      	ldr	r3, [r3, #32]
 800f7de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800f7e0:	687b      	ldr	r3, [r7, #4]
 800f7e2:	6a1b      	ldr	r3, [r3, #32]
 800f7e4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800f7e8:	687b      	ldr	r3, [r7, #4]
 800f7ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	685b      	ldr	r3, [r3, #4]
 800f7f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	69db      	ldr	r3, [r3, #28]
 800f7f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800f7f8:	68fa      	ldr	r2, [r7, #12]
 800f7fa:	4b2d      	ldr	r3, [pc, #180]	@ (800f8b0 <TIM_OC3_SetConfig+0xe0>)
 800f7fc:	4013      	ands	r3, r2
 800f7fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800f800:	68fb      	ldr	r3, [r7, #12]
 800f802:	f023 0303 	bic.w	r3, r3, #3
 800f806:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f808:	683b      	ldr	r3, [r7, #0]
 800f80a:	681b      	ldr	r3, [r3, #0]
 800f80c:	68fa      	ldr	r2, [r7, #12]
 800f80e:	4313      	orrs	r3, r2
 800f810:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800f812:	697b      	ldr	r3, [r7, #20]
 800f814:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800f818:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800f81a:	683b      	ldr	r3, [r7, #0]
 800f81c:	689b      	ldr	r3, [r3, #8]
 800f81e:	021b      	lsls	r3, r3, #8
 800f820:	697a      	ldr	r2, [r7, #20]
 800f822:	4313      	orrs	r3, r2
 800f824:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800f826:	687b      	ldr	r3, [r7, #4]
 800f828:	4a22      	ldr	r2, [pc, #136]	@ (800f8b4 <TIM_OC3_SetConfig+0xe4>)
 800f82a:	4293      	cmp	r3, r2
 800f82c:	d003      	beq.n	800f836 <TIM_OC3_SetConfig+0x66>
 800f82e:	687b      	ldr	r3, [r7, #4]
 800f830:	4a21      	ldr	r2, [pc, #132]	@ (800f8b8 <TIM_OC3_SetConfig+0xe8>)
 800f832:	4293      	cmp	r3, r2
 800f834:	d10d      	bne.n	800f852 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800f836:	697b      	ldr	r3, [r7, #20]
 800f838:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800f83c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800f83e:	683b      	ldr	r3, [r7, #0]
 800f840:	68db      	ldr	r3, [r3, #12]
 800f842:	021b      	lsls	r3, r3, #8
 800f844:	697a      	ldr	r2, [r7, #20]
 800f846:	4313      	orrs	r3, r2
 800f848:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800f84a:	697b      	ldr	r3, [r7, #20]
 800f84c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800f850:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	4a17      	ldr	r2, [pc, #92]	@ (800f8b4 <TIM_OC3_SetConfig+0xe4>)
 800f856:	4293      	cmp	r3, r2
 800f858:	d003      	beq.n	800f862 <TIM_OC3_SetConfig+0x92>
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	4a16      	ldr	r2, [pc, #88]	@ (800f8b8 <TIM_OC3_SetConfig+0xe8>)
 800f85e:	4293      	cmp	r3, r2
 800f860:	d113      	bne.n	800f88a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800f862:	693b      	ldr	r3, [r7, #16]
 800f864:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800f868:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800f86a:	693b      	ldr	r3, [r7, #16]
 800f86c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f870:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800f872:	683b      	ldr	r3, [r7, #0]
 800f874:	695b      	ldr	r3, [r3, #20]
 800f876:	011b      	lsls	r3, r3, #4
 800f878:	693a      	ldr	r2, [r7, #16]
 800f87a:	4313      	orrs	r3, r2
 800f87c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800f87e:	683b      	ldr	r3, [r7, #0]
 800f880:	699b      	ldr	r3, [r3, #24]
 800f882:	011b      	lsls	r3, r3, #4
 800f884:	693a      	ldr	r2, [r7, #16]
 800f886:	4313      	orrs	r3, r2
 800f888:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f88a:	687b      	ldr	r3, [r7, #4]
 800f88c:	693a      	ldr	r2, [r7, #16]
 800f88e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	68fa      	ldr	r2, [r7, #12]
 800f894:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800f896:	683b      	ldr	r3, [r7, #0]
 800f898:	685a      	ldr	r2, [r3, #4]
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	697a      	ldr	r2, [r7, #20]
 800f8a2:	621a      	str	r2, [r3, #32]
}
 800f8a4:	bf00      	nop
 800f8a6:	371c      	adds	r7, #28
 800f8a8:	46bd      	mov	sp, r7
 800f8aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8ae:	4770      	bx	lr
 800f8b0:	fffeff8f 	.word	0xfffeff8f
 800f8b4:	40010000 	.word	0x40010000
 800f8b8:	40010400 	.word	0x40010400

0800f8bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800f8bc:	b480      	push	{r7}
 800f8be:	b087      	sub	sp, #28
 800f8c0:	af00      	add	r7, sp, #0
 800f8c2:	6078      	str	r0, [r7, #4]
 800f8c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	6a1b      	ldr	r3, [r3, #32]
 800f8ca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	6a1b      	ldr	r3, [r3, #32]
 800f8d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800f8d4:	687b      	ldr	r3, [r7, #4]
 800f8d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	685b      	ldr	r3, [r3, #4]
 800f8dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800f8de:	687b      	ldr	r3, [r7, #4]
 800f8e0:	69db      	ldr	r3, [r3, #28]
 800f8e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800f8e4:	68fa      	ldr	r2, [r7, #12]
 800f8e6:	4b1e      	ldr	r3, [pc, #120]	@ (800f960 <TIM_OC4_SetConfig+0xa4>)
 800f8e8:	4013      	ands	r3, r2
 800f8ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800f8ec:	68fb      	ldr	r3, [r7, #12]
 800f8ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f8f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800f8f4:	683b      	ldr	r3, [r7, #0]
 800f8f6:	681b      	ldr	r3, [r3, #0]
 800f8f8:	021b      	lsls	r3, r3, #8
 800f8fa:	68fa      	ldr	r2, [r7, #12]
 800f8fc:	4313      	orrs	r3, r2
 800f8fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800f900:	693b      	ldr	r3, [r7, #16]
 800f902:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800f906:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800f908:	683b      	ldr	r3, [r7, #0]
 800f90a:	689b      	ldr	r3, [r3, #8]
 800f90c:	031b      	lsls	r3, r3, #12
 800f90e:	693a      	ldr	r2, [r7, #16]
 800f910:	4313      	orrs	r3, r2
 800f912:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f914:	687b      	ldr	r3, [r7, #4]
 800f916:	4a13      	ldr	r2, [pc, #76]	@ (800f964 <TIM_OC4_SetConfig+0xa8>)
 800f918:	4293      	cmp	r3, r2
 800f91a:	d003      	beq.n	800f924 <TIM_OC4_SetConfig+0x68>
 800f91c:	687b      	ldr	r3, [r7, #4]
 800f91e:	4a12      	ldr	r2, [pc, #72]	@ (800f968 <TIM_OC4_SetConfig+0xac>)
 800f920:	4293      	cmp	r3, r2
 800f922:	d109      	bne.n	800f938 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800f924:	697b      	ldr	r3, [r7, #20]
 800f926:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f92a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800f92c:	683b      	ldr	r3, [r7, #0]
 800f92e:	695b      	ldr	r3, [r3, #20]
 800f930:	019b      	lsls	r3, r3, #6
 800f932:	697a      	ldr	r2, [r7, #20]
 800f934:	4313      	orrs	r3, r2
 800f936:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f938:	687b      	ldr	r3, [r7, #4]
 800f93a:	697a      	ldr	r2, [r7, #20]
 800f93c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	68fa      	ldr	r2, [r7, #12]
 800f942:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800f944:	683b      	ldr	r3, [r7, #0]
 800f946:	685a      	ldr	r2, [r3, #4]
 800f948:	687b      	ldr	r3, [r7, #4]
 800f94a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	693a      	ldr	r2, [r7, #16]
 800f950:	621a      	str	r2, [r3, #32]
}
 800f952:	bf00      	nop
 800f954:	371c      	adds	r7, #28
 800f956:	46bd      	mov	sp, r7
 800f958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f95c:	4770      	bx	lr
 800f95e:	bf00      	nop
 800f960:	feff8fff 	.word	0xfeff8fff
 800f964:	40010000 	.word	0x40010000
 800f968:	40010400 	.word	0x40010400

0800f96c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800f96c:	b480      	push	{r7}
 800f96e:	b087      	sub	sp, #28
 800f970:	af00      	add	r7, sp, #0
 800f972:	6078      	str	r0, [r7, #4]
 800f974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	6a1b      	ldr	r3, [r3, #32]
 800f97a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	6a1b      	ldr	r3, [r3, #32]
 800f980:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	685b      	ldr	r3, [r3, #4]
 800f98c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800f98e:	687b      	ldr	r3, [r7, #4]
 800f990:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800f992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800f994:	68fa      	ldr	r2, [r7, #12]
 800f996:	4b1b      	ldr	r3, [pc, #108]	@ (800fa04 <TIM_OC5_SetConfig+0x98>)
 800f998:	4013      	ands	r3, r2
 800f99a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800f99c:	683b      	ldr	r3, [r7, #0]
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	68fa      	ldr	r2, [r7, #12]
 800f9a2:	4313      	orrs	r3, r2
 800f9a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800f9a6:	693b      	ldr	r3, [r7, #16]
 800f9a8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800f9ac:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800f9ae:	683b      	ldr	r3, [r7, #0]
 800f9b0:	689b      	ldr	r3, [r3, #8]
 800f9b2:	041b      	lsls	r3, r3, #16
 800f9b4:	693a      	ldr	r2, [r7, #16]
 800f9b6:	4313      	orrs	r3, r2
 800f9b8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	4a12      	ldr	r2, [pc, #72]	@ (800fa08 <TIM_OC5_SetConfig+0x9c>)
 800f9be:	4293      	cmp	r3, r2
 800f9c0:	d003      	beq.n	800f9ca <TIM_OC5_SetConfig+0x5e>
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	4a11      	ldr	r2, [pc, #68]	@ (800fa0c <TIM_OC5_SetConfig+0xa0>)
 800f9c6:	4293      	cmp	r3, r2
 800f9c8:	d109      	bne.n	800f9de <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800f9ca:	697b      	ldr	r3, [r7, #20]
 800f9cc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800f9d0:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800f9d2:	683b      	ldr	r3, [r7, #0]
 800f9d4:	695b      	ldr	r3, [r3, #20]
 800f9d6:	021b      	lsls	r3, r3, #8
 800f9d8:	697a      	ldr	r2, [r7, #20]
 800f9da:	4313      	orrs	r3, r2
 800f9dc:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	697a      	ldr	r2, [r7, #20]
 800f9e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	68fa      	ldr	r2, [r7, #12]
 800f9e8:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800f9ea:	683b      	ldr	r3, [r7, #0]
 800f9ec:	685a      	ldr	r2, [r3, #4]
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	693a      	ldr	r2, [r7, #16]
 800f9f6:	621a      	str	r2, [r3, #32]
}
 800f9f8:	bf00      	nop
 800f9fa:	371c      	adds	r7, #28
 800f9fc:	46bd      	mov	sp, r7
 800f9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa02:	4770      	bx	lr
 800fa04:	fffeff8f 	.word	0xfffeff8f
 800fa08:	40010000 	.word	0x40010000
 800fa0c:	40010400 	.word	0x40010400

0800fa10 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800fa10:	b480      	push	{r7}
 800fa12:	b087      	sub	sp, #28
 800fa14:	af00      	add	r7, sp, #0
 800fa16:	6078      	str	r0, [r7, #4]
 800fa18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	6a1b      	ldr	r3, [r3, #32]
 800fa1e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	6a1b      	ldr	r3, [r3, #32]
 800fa24:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800fa28:	687b      	ldr	r3, [r7, #4]
 800fa2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	685b      	ldr	r3, [r3, #4]
 800fa30:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800fa36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800fa38:	68fa      	ldr	r2, [r7, #12]
 800fa3a:	4b1c      	ldr	r3, [pc, #112]	@ (800faac <TIM_OC6_SetConfig+0x9c>)
 800fa3c:	4013      	ands	r3, r2
 800fa3e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800fa40:	683b      	ldr	r3, [r7, #0]
 800fa42:	681b      	ldr	r3, [r3, #0]
 800fa44:	021b      	lsls	r3, r3, #8
 800fa46:	68fa      	ldr	r2, [r7, #12]
 800fa48:	4313      	orrs	r3, r2
 800fa4a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800fa4c:	693b      	ldr	r3, [r7, #16]
 800fa4e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800fa52:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800fa54:	683b      	ldr	r3, [r7, #0]
 800fa56:	689b      	ldr	r3, [r3, #8]
 800fa58:	051b      	lsls	r3, r3, #20
 800fa5a:	693a      	ldr	r2, [r7, #16]
 800fa5c:	4313      	orrs	r3, r2
 800fa5e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	4a13      	ldr	r2, [pc, #76]	@ (800fab0 <TIM_OC6_SetConfig+0xa0>)
 800fa64:	4293      	cmp	r3, r2
 800fa66:	d003      	beq.n	800fa70 <TIM_OC6_SetConfig+0x60>
 800fa68:	687b      	ldr	r3, [r7, #4]
 800fa6a:	4a12      	ldr	r2, [pc, #72]	@ (800fab4 <TIM_OC6_SetConfig+0xa4>)
 800fa6c:	4293      	cmp	r3, r2
 800fa6e:	d109      	bne.n	800fa84 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800fa70:	697b      	ldr	r3, [r7, #20]
 800fa72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800fa76:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800fa78:	683b      	ldr	r3, [r7, #0]
 800fa7a:	695b      	ldr	r3, [r3, #20]
 800fa7c:	029b      	lsls	r3, r3, #10
 800fa7e:	697a      	ldr	r2, [r7, #20]
 800fa80:	4313      	orrs	r3, r2
 800fa82:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	697a      	ldr	r2, [r7, #20]
 800fa88:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	68fa      	ldr	r2, [r7, #12]
 800fa8e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800fa90:	683b      	ldr	r3, [r7, #0]
 800fa92:	685a      	ldr	r2, [r3, #4]
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800fa98:	687b      	ldr	r3, [r7, #4]
 800fa9a:	693a      	ldr	r2, [r7, #16]
 800fa9c:	621a      	str	r2, [r3, #32]
}
 800fa9e:	bf00      	nop
 800faa0:	371c      	adds	r7, #28
 800faa2:	46bd      	mov	sp, r7
 800faa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faa8:	4770      	bx	lr
 800faaa:	bf00      	nop
 800faac:	feff8fff 	.word	0xfeff8fff
 800fab0:	40010000 	.word	0x40010000
 800fab4:	40010400 	.word	0x40010400

0800fab8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fab8:	b480      	push	{r7}
 800faba:	b087      	sub	sp, #28
 800fabc:	af00      	add	r7, sp, #0
 800fabe:	60f8      	str	r0, [r7, #12]
 800fac0:	60b9      	str	r1, [r7, #8]
 800fac2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800fac4:	68fb      	ldr	r3, [r7, #12]
 800fac6:	6a1b      	ldr	r3, [r3, #32]
 800fac8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800faca:	68fb      	ldr	r3, [r7, #12]
 800facc:	6a1b      	ldr	r3, [r3, #32]
 800face:	f023 0201 	bic.w	r2, r3, #1
 800fad2:	68fb      	ldr	r3, [r7, #12]
 800fad4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fad6:	68fb      	ldr	r3, [r7, #12]
 800fad8:	699b      	ldr	r3, [r3, #24]
 800fada:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fadc:	693b      	ldr	r3, [r7, #16]
 800fade:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800fae2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800fae4:	687b      	ldr	r3, [r7, #4]
 800fae6:	011b      	lsls	r3, r3, #4
 800fae8:	693a      	ldr	r2, [r7, #16]
 800faea:	4313      	orrs	r3, r2
 800faec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800faee:	697b      	ldr	r3, [r7, #20]
 800faf0:	f023 030a 	bic.w	r3, r3, #10
 800faf4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800faf6:	697a      	ldr	r2, [r7, #20]
 800faf8:	68bb      	ldr	r3, [r7, #8]
 800fafa:	4313      	orrs	r3, r2
 800fafc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800fafe:	68fb      	ldr	r3, [r7, #12]
 800fb00:	693a      	ldr	r2, [r7, #16]
 800fb02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fb04:	68fb      	ldr	r3, [r7, #12]
 800fb06:	697a      	ldr	r2, [r7, #20]
 800fb08:	621a      	str	r2, [r3, #32]
}
 800fb0a:	bf00      	nop
 800fb0c:	371c      	adds	r7, #28
 800fb0e:	46bd      	mov	sp, r7
 800fb10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb14:	4770      	bx	lr

0800fb16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fb16:	b480      	push	{r7}
 800fb18:	b087      	sub	sp, #28
 800fb1a:	af00      	add	r7, sp, #0
 800fb1c:	60f8      	str	r0, [r7, #12]
 800fb1e:	60b9      	str	r1, [r7, #8]
 800fb20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800fb22:	68fb      	ldr	r3, [r7, #12]
 800fb24:	6a1b      	ldr	r3, [r3, #32]
 800fb26:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fb28:	68fb      	ldr	r3, [r7, #12]
 800fb2a:	6a1b      	ldr	r3, [r3, #32]
 800fb2c:	f023 0210 	bic.w	r2, r3, #16
 800fb30:	68fb      	ldr	r3, [r7, #12]
 800fb32:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fb34:	68fb      	ldr	r3, [r7, #12]
 800fb36:	699b      	ldr	r3, [r3, #24]
 800fb38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800fb3a:	693b      	ldr	r3, [r7, #16]
 800fb3c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800fb40:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	031b      	lsls	r3, r3, #12
 800fb46:	693a      	ldr	r2, [r7, #16]
 800fb48:	4313      	orrs	r3, r2
 800fb4a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800fb4c:	697b      	ldr	r3, [r7, #20]
 800fb4e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800fb52:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800fb54:	68bb      	ldr	r3, [r7, #8]
 800fb56:	011b      	lsls	r3, r3, #4
 800fb58:	697a      	ldr	r2, [r7, #20]
 800fb5a:	4313      	orrs	r3, r2
 800fb5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800fb5e:	68fb      	ldr	r3, [r7, #12]
 800fb60:	693a      	ldr	r2, [r7, #16]
 800fb62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fb64:	68fb      	ldr	r3, [r7, #12]
 800fb66:	697a      	ldr	r2, [r7, #20]
 800fb68:	621a      	str	r2, [r3, #32]
}
 800fb6a:	bf00      	nop
 800fb6c:	371c      	adds	r7, #28
 800fb6e:	46bd      	mov	sp, r7
 800fb70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb74:	4770      	bx	lr

0800fb76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800fb76:	b480      	push	{r7}
 800fb78:	b085      	sub	sp, #20
 800fb7a:	af00      	add	r7, sp, #0
 800fb7c:	6078      	str	r0, [r7, #4]
 800fb7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800fb80:	687b      	ldr	r3, [r7, #4]
 800fb82:	689b      	ldr	r3, [r3, #8]
 800fb84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800fb86:	68fb      	ldr	r3, [r7, #12]
 800fb88:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fb8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800fb8e:	683a      	ldr	r2, [r7, #0]
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	4313      	orrs	r3, r2
 800fb94:	f043 0307 	orr.w	r3, r3, #7
 800fb98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	68fa      	ldr	r2, [r7, #12]
 800fb9e:	609a      	str	r2, [r3, #8]
}
 800fba0:	bf00      	nop
 800fba2:	3714      	adds	r7, #20
 800fba4:	46bd      	mov	sp, r7
 800fba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbaa:	4770      	bx	lr

0800fbac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800fbac:	b480      	push	{r7}
 800fbae:	b087      	sub	sp, #28
 800fbb0:	af00      	add	r7, sp, #0
 800fbb2:	60f8      	str	r0, [r7, #12]
 800fbb4:	60b9      	str	r1, [r7, #8]
 800fbb6:	607a      	str	r2, [r7, #4]
 800fbb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800fbba:	68fb      	ldr	r3, [r7, #12]
 800fbbc:	689b      	ldr	r3, [r3, #8]
 800fbbe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fbc0:	697b      	ldr	r3, [r7, #20]
 800fbc2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800fbc6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fbc8:	683b      	ldr	r3, [r7, #0]
 800fbca:	021a      	lsls	r2, r3, #8
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	431a      	orrs	r2, r3
 800fbd0:	68bb      	ldr	r3, [r7, #8]
 800fbd2:	4313      	orrs	r3, r2
 800fbd4:	697a      	ldr	r2, [r7, #20]
 800fbd6:	4313      	orrs	r3, r2
 800fbd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fbda:	68fb      	ldr	r3, [r7, #12]
 800fbdc:	697a      	ldr	r2, [r7, #20]
 800fbde:	609a      	str	r2, [r3, #8]
}
 800fbe0:	bf00      	nop
 800fbe2:	371c      	adds	r7, #28
 800fbe4:	46bd      	mov	sp, r7
 800fbe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbea:	4770      	bx	lr

0800fbec <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fbec:	b480      	push	{r7}
 800fbee:	b085      	sub	sp, #20
 800fbf0:	af00      	add	r7, sp, #0
 800fbf2:	6078      	str	r0, [r7, #4]
 800fbf4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fbfc:	2b01      	cmp	r3, #1
 800fbfe:	d101      	bne.n	800fc04 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fc00:	2302      	movs	r3, #2
 800fc02:	e06d      	b.n	800fce0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	2201      	movs	r2, #1
 800fc08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	2202      	movs	r2, #2
 800fc10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fc14:	687b      	ldr	r3, [r7, #4]
 800fc16:	681b      	ldr	r3, [r3, #0]
 800fc18:	685b      	ldr	r3, [r3, #4]
 800fc1a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	689b      	ldr	r3, [r3, #8]
 800fc22:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800fc24:	687b      	ldr	r3, [r7, #4]
 800fc26:	681b      	ldr	r3, [r3, #0]
 800fc28:	4a30      	ldr	r2, [pc, #192]	@ (800fcec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fc2a:	4293      	cmp	r3, r2
 800fc2c:	d004      	beq.n	800fc38 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800fc2e:	687b      	ldr	r3, [r7, #4]
 800fc30:	681b      	ldr	r3, [r3, #0]
 800fc32:	4a2f      	ldr	r2, [pc, #188]	@ (800fcf0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fc34:	4293      	cmp	r3, r2
 800fc36:	d108      	bne.n	800fc4a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800fc38:	68fb      	ldr	r3, [r7, #12]
 800fc3a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800fc3e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800fc40:	683b      	ldr	r3, [r7, #0]
 800fc42:	685b      	ldr	r3, [r3, #4]
 800fc44:	68fa      	ldr	r2, [r7, #12]
 800fc46:	4313      	orrs	r3, r2
 800fc48:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fc4a:	68fb      	ldr	r3, [r7, #12]
 800fc4c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fc50:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fc52:	683b      	ldr	r3, [r7, #0]
 800fc54:	681b      	ldr	r3, [r3, #0]
 800fc56:	68fa      	ldr	r2, [r7, #12]
 800fc58:	4313      	orrs	r3, r2
 800fc5a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	681b      	ldr	r3, [r3, #0]
 800fc60:	68fa      	ldr	r2, [r7, #12]
 800fc62:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	681b      	ldr	r3, [r3, #0]
 800fc68:	4a20      	ldr	r2, [pc, #128]	@ (800fcec <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800fc6a:	4293      	cmp	r3, r2
 800fc6c:	d022      	beq.n	800fcb4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fc6e:	687b      	ldr	r3, [r7, #4]
 800fc70:	681b      	ldr	r3, [r3, #0]
 800fc72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800fc76:	d01d      	beq.n	800fcb4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	4a1d      	ldr	r2, [pc, #116]	@ (800fcf4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800fc7e:	4293      	cmp	r3, r2
 800fc80:	d018      	beq.n	800fcb4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	681b      	ldr	r3, [r3, #0]
 800fc86:	4a1c      	ldr	r2, [pc, #112]	@ (800fcf8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800fc88:	4293      	cmp	r3, r2
 800fc8a:	d013      	beq.n	800fcb4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	681b      	ldr	r3, [r3, #0]
 800fc90:	4a1a      	ldr	r2, [pc, #104]	@ (800fcfc <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800fc92:	4293      	cmp	r3, r2
 800fc94:	d00e      	beq.n	800fcb4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	681b      	ldr	r3, [r3, #0]
 800fc9a:	4a15      	ldr	r2, [pc, #84]	@ (800fcf0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800fc9c:	4293      	cmp	r3, r2
 800fc9e:	d009      	beq.n	800fcb4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	681b      	ldr	r3, [r3, #0]
 800fca4:	4a16      	ldr	r2, [pc, #88]	@ (800fd00 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800fca6:	4293      	cmp	r3, r2
 800fca8:	d004      	beq.n	800fcb4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	681b      	ldr	r3, [r3, #0]
 800fcae:	4a15      	ldr	r2, [pc, #84]	@ (800fd04 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800fcb0:	4293      	cmp	r3, r2
 800fcb2:	d10c      	bne.n	800fcce <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fcb4:	68bb      	ldr	r3, [r7, #8]
 800fcb6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800fcba:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fcbc:	683b      	ldr	r3, [r7, #0]
 800fcbe:	689b      	ldr	r3, [r3, #8]
 800fcc0:	68ba      	ldr	r2, [r7, #8]
 800fcc2:	4313      	orrs	r3, r2
 800fcc4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	681b      	ldr	r3, [r3, #0]
 800fcca:	68ba      	ldr	r2, [r7, #8]
 800fccc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fcce:	687b      	ldr	r3, [r7, #4]
 800fcd0:	2201      	movs	r2, #1
 800fcd2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800fcd6:	687b      	ldr	r3, [r7, #4]
 800fcd8:	2200      	movs	r2, #0
 800fcda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fcde:	2300      	movs	r3, #0
}
 800fce0:	4618      	mov	r0, r3
 800fce2:	3714      	adds	r7, #20
 800fce4:	46bd      	mov	sp, r7
 800fce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcea:	4770      	bx	lr
 800fcec:	40010000 	.word	0x40010000
 800fcf0:	40010400 	.word	0x40010400
 800fcf4:	40000400 	.word	0x40000400
 800fcf8:	40000800 	.word	0x40000800
 800fcfc:	40000c00 	.word	0x40000c00
 800fd00:	40014000 	.word	0x40014000
 800fd04:	40001800 	.word	0x40001800

0800fd08 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800fd08:	b480      	push	{r7}
 800fd0a:	b085      	sub	sp, #20
 800fd0c:	af00      	add	r7, sp, #0
 800fd0e:	6078      	str	r0, [r7, #4]
 800fd10:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800fd12:	2300      	movs	r3, #0
 800fd14:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800fd1c:	2b01      	cmp	r3, #1
 800fd1e:	d101      	bne.n	800fd24 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800fd20:	2302      	movs	r3, #2
 800fd22:	e065      	b.n	800fdf0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	2201      	movs	r2, #1
 800fd28:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800fd2c:	68fb      	ldr	r3, [r7, #12]
 800fd2e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800fd32:	683b      	ldr	r3, [r7, #0]
 800fd34:	68db      	ldr	r3, [r3, #12]
 800fd36:	4313      	orrs	r3, r2
 800fd38:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800fd3a:	68fb      	ldr	r3, [r7, #12]
 800fd3c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800fd40:	683b      	ldr	r3, [r7, #0]
 800fd42:	689b      	ldr	r3, [r3, #8]
 800fd44:	4313      	orrs	r3, r2
 800fd46:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800fd48:	68fb      	ldr	r3, [r7, #12]
 800fd4a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800fd4e:	683b      	ldr	r3, [r7, #0]
 800fd50:	685b      	ldr	r3, [r3, #4]
 800fd52:	4313      	orrs	r3, r2
 800fd54:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800fd56:	68fb      	ldr	r3, [r7, #12]
 800fd58:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800fd5c:	683b      	ldr	r3, [r7, #0]
 800fd5e:	681b      	ldr	r3, [r3, #0]
 800fd60:	4313      	orrs	r3, r2
 800fd62:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800fd64:	68fb      	ldr	r3, [r7, #12]
 800fd66:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800fd6a:	683b      	ldr	r3, [r7, #0]
 800fd6c:	691b      	ldr	r3, [r3, #16]
 800fd6e:	4313      	orrs	r3, r2
 800fd70:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800fd72:	68fb      	ldr	r3, [r7, #12]
 800fd74:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800fd78:	683b      	ldr	r3, [r7, #0]
 800fd7a:	695b      	ldr	r3, [r3, #20]
 800fd7c:	4313      	orrs	r3, r2
 800fd7e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800fd80:	68fb      	ldr	r3, [r7, #12]
 800fd82:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800fd86:	683b      	ldr	r3, [r7, #0]
 800fd88:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fd8a:	4313      	orrs	r3, r2
 800fd8c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800fd8e:	68fb      	ldr	r3, [r7, #12]
 800fd90:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800fd94:	683b      	ldr	r3, [r7, #0]
 800fd96:	699b      	ldr	r3, [r3, #24]
 800fd98:	041b      	lsls	r3, r3, #16
 800fd9a:	4313      	orrs	r3, r2
 800fd9c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800fd9e:	687b      	ldr	r3, [r7, #4]
 800fda0:	681b      	ldr	r3, [r3, #0]
 800fda2:	4a16      	ldr	r2, [pc, #88]	@ (800fdfc <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800fda4:	4293      	cmp	r3, r2
 800fda6:	d004      	beq.n	800fdb2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 800fda8:	687b      	ldr	r3, [r7, #4]
 800fdaa:	681b      	ldr	r3, [r3, #0]
 800fdac:	4a14      	ldr	r2, [pc, #80]	@ (800fe00 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800fdae:	4293      	cmp	r3, r2
 800fdb0:	d115      	bne.n	800fdde <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800fdb2:	68fb      	ldr	r3, [r7, #12]
 800fdb4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800fdb8:	683b      	ldr	r3, [r7, #0]
 800fdba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fdbc:	051b      	lsls	r3, r3, #20
 800fdbe:	4313      	orrs	r3, r2
 800fdc0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800fdc2:	68fb      	ldr	r3, [r7, #12]
 800fdc4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800fdc8:	683b      	ldr	r3, [r7, #0]
 800fdca:	69db      	ldr	r3, [r3, #28]
 800fdcc:	4313      	orrs	r3, r2
 800fdce:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800fdd0:	68fb      	ldr	r3, [r7, #12]
 800fdd2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800fdd6:	683b      	ldr	r3, [r7, #0]
 800fdd8:	6a1b      	ldr	r3, [r3, #32]
 800fdda:	4313      	orrs	r3, r2
 800fddc:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800fdde:	687b      	ldr	r3, [r7, #4]
 800fde0:	681b      	ldr	r3, [r3, #0]
 800fde2:	68fa      	ldr	r2, [r7, #12]
 800fde4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800fde6:	687b      	ldr	r3, [r7, #4]
 800fde8:	2200      	movs	r2, #0
 800fdea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800fdee:	2300      	movs	r3, #0
}
 800fdf0:	4618      	mov	r0, r3
 800fdf2:	3714      	adds	r7, #20
 800fdf4:	46bd      	mov	sp, r7
 800fdf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdfa:	4770      	bx	lr
 800fdfc:	40010000 	.word	0x40010000
 800fe00:	40010400 	.word	0x40010400

0800fe04 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fe04:	b480      	push	{r7}
 800fe06:	b083      	sub	sp, #12
 800fe08:	af00      	add	r7, sp, #0
 800fe0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fe0c:	bf00      	nop
 800fe0e:	370c      	adds	r7, #12
 800fe10:	46bd      	mov	sp, r7
 800fe12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe16:	4770      	bx	lr

0800fe18 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fe18:	b480      	push	{r7}
 800fe1a:	b083      	sub	sp, #12
 800fe1c:	af00      	add	r7, sp, #0
 800fe1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fe20:	bf00      	nop
 800fe22:	370c      	adds	r7, #12
 800fe24:	46bd      	mov	sp, r7
 800fe26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe2a:	4770      	bx	lr

0800fe2c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800fe2c:	b480      	push	{r7}
 800fe2e:	b083      	sub	sp, #12
 800fe30:	af00      	add	r7, sp, #0
 800fe32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800fe34:	bf00      	nop
 800fe36:	370c      	adds	r7, #12
 800fe38:	46bd      	mov	sp, r7
 800fe3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe3e:	4770      	bx	lr

0800fe40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fe40:	b580      	push	{r7, lr}
 800fe42:	b082      	sub	sp, #8
 800fe44:	af00      	add	r7, sp, #0
 800fe46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fe48:	687b      	ldr	r3, [r7, #4]
 800fe4a:	2b00      	cmp	r3, #0
 800fe4c:	d101      	bne.n	800fe52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fe4e:	2301      	movs	r3, #1
 800fe50:	e040      	b.n	800fed4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800fe52:	687b      	ldr	r3, [r7, #4]
 800fe54:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d106      	bne.n	800fe68 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	2200      	movs	r2, #0
 800fe5e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fe62:	6878      	ldr	r0, [r7, #4]
 800fe64:	f7f2 fdfa 	bl	8002a5c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fe68:	687b      	ldr	r3, [r7, #4]
 800fe6a:	2224      	movs	r2, #36	@ 0x24
 800fe6c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	681b      	ldr	r3, [r3, #0]
 800fe72:	681a      	ldr	r2, [r3, #0]
 800fe74:	687b      	ldr	r3, [r7, #4]
 800fe76:	681b      	ldr	r3, [r3, #0]
 800fe78:	f022 0201 	bic.w	r2, r2, #1
 800fe7c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe82:	2b00      	cmp	r3, #0
 800fe84:	d002      	beq.n	800fe8c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800fe86:	6878      	ldr	r0, [r7, #4]
 800fe88:	f000 fa8c 	bl	80103a4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800fe8c:	6878      	ldr	r0, [r7, #4]
 800fe8e:	f000 f825 	bl	800fedc <UART_SetConfig>
 800fe92:	4603      	mov	r3, r0
 800fe94:	2b01      	cmp	r3, #1
 800fe96:	d101      	bne.n	800fe9c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800fe98:	2301      	movs	r3, #1
 800fe9a:	e01b      	b.n	800fed4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fe9c:	687b      	ldr	r3, [r7, #4]
 800fe9e:	681b      	ldr	r3, [r3, #0]
 800fea0:	685a      	ldr	r2, [r3, #4]
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	681b      	ldr	r3, [r3, #0]
 800fea6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800feaa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	681b      	ldr	r3, [r3, #0]
 800feb0:	689a      	ldr	r2, [r3, #8]
 800feb2:	687b      	ldr	r3, [r7, #4]
 800feb4:	681b      	ldr	r3, [r3, #0]
 800feb6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800feba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800febc:	687b      	ldr	r3, [r7, #4]
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	681a      	ldr	r2, [r3, #0]
 800fec2:	687b      	ldr	r3, [r7, #4]
 800fec4:	681b      	ldr	r3, [r3, #0]
 800fec6:	f042 0201 	orr.w	r2, r2, #1
 800feca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800fecc:	6878      	ldr	r0, [r7, #4]
 800fece:	f000 fb0b 	bl	80104e8 <UART_CheckIdleState>
 800fed2:	4603      	mov	r3, r0
}
 800fed4:	4618      	mov	r0, r3
 800fed6:	3708      	adds	r7, #8
 800fed8:	46bd      	mov	sp, r7
 800feda:	bd80      	pop	{r7, pc}

0800fedc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fedc:	b580      	push	{r7, lr}
 800fede:	b088      	sub	sp, #32
 800fee0:	af00      	add	r7, sp, #0
 800fee2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800fee4:	2300      	movs	r3, #0
 800fee6:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	689a      	ldr	r2, [r3, #8]
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	691b      	ldr	r3, [r3, #16]
 800fef0:	431a      	orrs	r2, r3
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	695b      	ldr	r3, [r3, #20]
 800fef6:	431a      	orrs	r2, r3
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	69db      	ldr	r3, [r3, #28]
 800fefc:	4313      	orrs	r3, r2
 800fefe:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800ff00:	687b      	ldr	r3, [r7, #4]
 800ff02:	681b      	ldr	r3, [r3, #0]
 800ff04:	681a      	ldr	r2, [r3, #0]
 800ff06:	4ba6      	ldr	r3, [pc, #664]	@ (80101a0 <UART_SetConfig+0x2c4>)
 800ff08:	4013      	ands	r3, r2
 800ff0a:	687a      	ldr	r2, [r7, #4]
 800ff0c:	6812      	ldr	r2, [r2, #0]
 800ff0e:	6979      	ldr	r1, [r7, #20]
 800ff10:	430b      	orrs	r3, r1
 800ff12:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ff14:	687b      	ldr	r3, [r7, #4]
 800ff16:	681b      	ldr	r3, [r3, #0]
 800ff18:	685b      	ldr	r3, [r3, #4]
 800ff1a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	68da      	ldr	r2, [r3, #12]
 800ff22:	687b      	ldr	r3, [r7, #4]
 800ff24:	681b      	ldr	r3, [r3, #0]
 800ff26:	430a      	orrs	r2, r1
 800ff28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	699b      	ldr	r3, [r3, #24]
 800ff2e:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	6a1b      	ldr	r3, [r3, #32]
 800ff34:	697a      	ldr	r2, [r7, #20]
 800ff36:	4313      	orrs	r3, r2
 800ff38:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	681b      	ldr	r3, [r3, #0]
 800ff3e:	689b      	ldr	r3, [r3, #8]
 800ff40:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	681b      	ldr	r3, [r3, #0]
 800ff48:	697a      	ldr	r2, [r7, #20]
 800ff4a:	430a      	orrs	r2, r1
 800ff4c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	681b      	ldr	r3, [r3, #0]
 800ff52:	4a94      	ldr	r2, [pc, #592]	@ (80101a4 <UART_SetConfig+0x2c8>)
 800ff54:	4293      	cmp	r3, r2
 800ff56:	d120      	bne.n	800ff9a <UART_SetConfig+0xbe>
 800ff58:	4b93      	ldr	r3, [pc, #588]	@ (80101a8 <UART_SetConfig+0x2cc>)
 800ff5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ff5e:	f003 0303 	and.w	r3, r3, #3
 800ff62:	2b03      	cmp	r3, #3
 800ff64:	d816      	bhi.n	800ff94 <UART_SetConfig+0xb8>
 800ff66:	a201      	add	r2, pc, #4	@ (adr r2, 800ff6c <UART_SetConfig+0x90>)
 800ff68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ff6c:	0800ff7d 	.word	0x0800ff7d
 800ff70:	0800ff89 	.word	0x0800ff89
 800ff74:	0800ff83 	.word	0x0800ff83
 800ff78:	0800ff8f 	.word	0x0800ff8f
 800ff7c:	2301      	movs	r3, #1
 800ff7e:	77fb      	strb	r3, [r7, #31]
 800ff80:	e150      	b.n	8010224 <UART_SetConfig+0x348>
 800ff82:	2302      	movs	r3, #2
 800ff84:	77fb      	strb	r3, [r7, #31]
 800ff86:	e14d      	b.n	8010224 <UART_SetConfig+0x348>
 800ff88:	2304      	movs	r3, #4
 800ff8a:	77fb      	strb	r3, [r7, #31]
 800ff8c:	e14a      	b.n	8010224 <UART_SetConfig+0x348>
 800ff8e:	2308      	movs	r3, #8
 800ff90:	77fb      	strb	r3, [r7, #31]
 800ff92:	e147      	b.n	8010224 <UART_SetConfig+0x348>
 800ff94:	2310      	movs	r3, #16
 800ff96:	77fb      	strb	r3, [r7, #31]
 800ff98:	e144      	b.n	8010224 <UART_SetConfig+0x348>
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	681b      	ldr	r3, [r3, #0]
 800ff9e:	4a83      	ldr	r2, [pc, #524]	@ (80101ac <UART_SetConfig+0x2d0>)
 800ffa0:	4293      	cmp	r3, r2
 800ffa2:	d132      	bne.n	801000a <UART_SetConfig+0x12e>
 800ffa4:	4b80      	ldr	r3, [pc, #512]	@ (80101a8 <UART_SetConfig+0x2cc>)
 800ffa6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ffaa:	f003 030c 	and.w	r3, r3, #12
 800ffae:	2b0c      	cmp	r3, #12
 800ffb0:	d828      	bhi.n	8010004 <UART_SetConfig+0x128>
 800ffb2:	a201      	add	r2, pc, #4	@ (adr r2, 800ffb8 <UART_SetConfig+0xdc>)
 800ffb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ffb8:	0800ffed 	.word	0x0800ffed
 800ffbc:	08010005 	.word	0x08010005
 800ffc0:	08010005 	.word	0x08010005
 800ffc4:	08010005 	.word	0x08010005
 800ffc8:	0800fff9 	.word	0x0800fff9
 800ffcc:	08010005 	.word	0x08010005
 800ffd0:	08010005 	.word	0x08010005
 800ffd4:	08010005 	.word	0x08010005
 800ffd8:	0800fff3 	.word	0x0800fff3
 800ffdc:	08010005 	.word	0x08010005
 800ffe0:	08010005 	.word	0x08010005
 800ffe4:	08010005 	.word	0x08010005
 800ffe8:	0800ffff 	.word	0x0800ffff
 800ffec:	2300      	movs	r3, #0
 800ffee:	77fb      	strb	r3, [r7, #31]
 800fff0:	e118      	b.n	8010224 <UART_SetConfig+0x348>
 800fff2:	2302      	movs	r3, #2
 800fff4:	77fb      	strb	r3, [r7, #31]
 800fff6:	e115      	b.n	8010224 <UART_SetConfig+0x348>
 800fff8:	2304      	movs	r3, #4
 800fffa:	77fb      	strb	r3, [r7, #31]
 800fffc:	e112      	b.n	8010224 <UART_SetConfig+0x348>
 800fffe:	2308      	movs	r3, #8
 8010000:	77fb      	strb	r3, [r7, #31]
 8010002:	e10f      	b.n	8010224 <UART_SetConfig+0x348>
 8010004:	2310      	movs	r3, #16
 8010006:	77fb      	strb	r3, [r7, #31]
 8010008:	e10c      	b.n	8010224 <UART_SetConfig+0x348>
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	681b      	ldr	r3, [r3, #0]
 801000e:	4a68      	ldr	r2, [pc, #416]	@ (80101b0 <UART_SetConfig+0x2d4>)
 8010010:	4293      	cmp	r3, r2
 8010012:	d120      	bne.n	8010056 <UART_SetConfig+0x17a>
 8010014:	4b64      	ldr	r3, [pc, #400]	@ (80101a8 <UART_SetConfig+0x2cc>)
 8010016:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801001a:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 801001e:	2b30      	cmp	r3, #48	@ 0x30
 8010020:	d013      	beq.n	801004a <UART_SetConfig+0x16e>
 8010022:	2b30      	cmp	r3, #48	@ 0x30
 8010024:	d814      	bhi.n	8010050 <UART_SetConfig+0x174>
 8010026:	2b20      	cmp	r3, #32
 8010028:	d009      	beq.n	801003e <UART_SetConfig+0x162>
 801002a:	2b20      	cmp	r3, #32
 801002c:	d810      	bhi.n	8010050 <UART_SetConfig+0x174>
 801002e:	2b00      	cmp	r3, #0
 8010030:	d002      	beq.n	8010038 <UART_SetConfig+0x15c>
 8010032:	2b10      	cmp	r3, #16
 8010034:	d006      	beq.n	8010044 <UART_SetConfig+0x168>
 8010036:	e00b      	b.n	8010050 <UART_SetConfig+0x174>
 8010038:	2300      	movs	r3, #0
 801003a:	77fb      	strb	r3, [r7, #31]
 801003c:	e0f2      	b.n	8010224 <UART_SetConfig+0x348>
 801003e:	2302      	movs	r3, #2
 8010040:	77fb      	strb	r3, [r7, #31]
 8010042:	e0ef      	b.n	8010224 <UART_SetConfig+0x348>
 8010044:	2304      	movs	r3, #4
 8010046:	77fb      	strb	r3, [r7, #31]
 8010048:	e0ec      	b.n	8010224 <UART_SetConfig+0x348>
 801004a:	2308      	movs	r3, #8
 801004c:	77fb      	strb	r3, [r7, #31]
 801004e:	e0e9      	b.n	8010224 <UART_SetConfig+0x348>
 8010050:	2310      	movs	r3, #16
 8010052:	77fb      	strb	r3, [r7, #31]
 8010054:	e0e6      	b.n	8010224 <UART_SetConfig+0x348>
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	681b      	ldr	r3, [r3, #0]
 801005a:	4a56      	ldr	r2, [pc, #344]	@ (80101b4 <UART_SetConfig+0x2d8>)
 801005c:	4293      	cmp	r3, r2
 801005e:	d120      	bne.n	80100a2 <UART_SetConfig+0x1c6>
 8010060:	4b51      	ldr	r3, [pc, #324]	@ (80101a8 <UART_SetConfig+0x2cc>)
 8010062:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010066:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 801006a:	2bc0      	cmp	r3, #192	@ 0xc0
 801006c:	d013      	beq.n	8010096 <UART_SetConfig+0x1ba>
 801006e:	2bc0      	cmp	r3, #192	@ 0xc0
 8010070:	d814      	bhi.n	801009c <UART_SetConfig+0x1c0>
 8010072:	2b80      	cmp	r3, #128	@ 0x80
 8010074:	d009      	beq.n	801008a <UART_SetConfig+0x1ae>
 8010076:	2b80      	cmp	r3, #128	@ 0x80
 8010078:	d810      	bhi.n	801009c <UART_SetConfig+0x1c0>
 801007a:	2b00      	cmp	r3, #0
 801007c:	d002      	beq.n	8010084 <UART_SetConfig+0x1a8>
 801007e:	2b40      	cmp	r3, #64	@ 0x40
 8010080:	d006      	beq.n	8010090 <UART_SetConfig+0x1b4>
 8010082:	e00b      	b.n	801009c <UART_SetConfig+0x1c0>
 8010084:	2300      	movs	r3, #0
 8010086:	77fb      	strb	r3, [r7, #31]
 8010088:	e0cc      	b.n	8010224 <UART_SetConfig+0x348>
 801008a:	2302      	movs	r3, #2
 801008c:	77fb      	strb	r3, [r7, #31]
 801008e:	e0c9      	b.n	8010224 <UART_SetConfig+0x348>
 8010090:	2304      	movs	r3, #4
 8010092:	77fb      	strb	r3, [r7, #31]
 8010094:	e0c6      	b.n	8010224 <UART_SetConfig+0x348>
 8010096:	2308      	movs	r3, #8
 8010098:	77fb      	strb	r3, [r7, #31]
 801009a:	e0c3      	b.n	8010224 <UART_SetConfig+0x348>
 801009c:	2310      	movs	r3, #16
 801009e:	77fb      	strb	r3, [r7, #31]
 80100a0:	e0c0      	b.n	8010224 <UART_SetConfig+0x348>
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	4a44      	ldr	r2, [pc, #272]	@ (80101b8 <UART_SetConfig+0x2dc>)
 80100a8:	4293      	cmp	r3, r2
 80100aa:	d125      	bne.n	80100f8 <UART_SetConfig+0x21c>
 80100ac:	4b3e      	ldr	r3, [pc, #248]	@ (80101a8 <UART_SetConfig+0x2cc>)
 80100ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80100b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80100b6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80100ba:	d017      	beq.n	80100ec <UART_SetConfig+0x210>
 80100bc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80100c0:	d817      	bhi.n	80100f2 <UART_SetConfig+0x216>
 80100c2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80100c6:	d00b      	beq.n	80100e0 <UART_SetConfig+0x204>
 80100c8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80100cc:	d811      	bhi.n	80100f2 <UART_SetConfig+0x216>
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	d003      	beq.n	80100da <UART_SetConfig+0x1fe>
 80100d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80100d6:	d006      	beq.n	80100e6 <UART_SetConfig+0x20a>
 80100d8:	e00b      	b.n	80100f2 <UART_SetConfig+0x216>
 80100da:	2300      	movs	r3, #0
 80100dc:	77fb      	strb	r3, [r7, #31]
 80100de:	e0a1      	b.n	8010224 <UART_SetConfig+0x348>
 80100e0:	2302      	movs	r3, #2
 80100e2:	77fb      	strb	r3, [r7, #31]
 80100e4:	e09e      	b.n	8010224 <UART_SetConfig+0x348>
 80100e6:	2304      	movs	r3, #4
 80100e8:	77fb      	strb	r3, [r7, #31]
 80100ea:	e09b      	b.n	8010224 <UART_SetConfig+0x348>
 80100ec:	2308      	movs	r3, #8
 80100ee:	77fb      	strb	r3, [r7, #31]
 80100f0:	e098      	b.n	8010224 <UART_SetConfig+0x348>
 80100f2:	2310      	movs	r3, #16
 80100f4:	77fb      	strb	r3, [r7, #31]
 80100f6:	e095      	b.n	8010224 <UART_SetConfig+0x348>
 80100f8:	687b      	ldr	r3, [r7, #4]
 80100fa:	681b      	ldr	r3, [r3, #0]
 80100fc:	4a2f      	ldr	r2, [pc, #188]	@ (80101bc <UART_SetConfig+0x2e0>)
 80100fe:	4293      	cmp	r3, r2
 8010100:	d125      	bne.n	801014e <UART_SetConfig+0x272>
 8010102:	4b29      	ldr	r3, [pc, #164]	@ (80101a8 <UART_SetConfig+0x2cc>)
 8010104:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8010108:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 801010c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010110:	d017      	beq.n	8010142 <UART_SetConfig+0x266>
 8010112:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8010116:	d817      	bhi.n	8010148 <UART_SetConfig+0x26c>
 8010118:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801011c:	d00b      	beq.n	8010136 <UART_SetConfig+0x25a>
 801011e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010122:	d811      	bhi.n	8010148 <UART_SetConfig+0x26c>
 8010124:	2b00      	cmp	r3, #0
 8010126:	d003      	beq.n	8010130 <UART_SetConfig+0x254>
 8010128:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801012c:	d006      	beq.n	801013c <UART_SetConfig+0x260>
 801012e:	e00b      	b.n	8010148 <UART_SetConfig+0x26c>
 8010130:	2301      	movs	r3, #1
 8010132:	77fb      	strb	r3, [r7, #31]
 8010134:	e076      	b.n	8010224 <UART_SetConfig+0x348>
 8010136:	2302      	movs	r3, #2
 8010138:	77fb      	strb	r3, [r7, #31]
 801013a:	e073      	b.n	8010224 <UART_SetConfig+0x348>
 801013c:	2304      	movs	r3, #4
 801013e:	77fb      	strb	r3, [r7, #31]
 8010140:	e070      	b.n	8010224 <UART_SetConfig+0x348>
 8010142:	2308      	movs	r3, #8
 8010144:	77fb      	strb	r3, [r7, #31]
 8010146:	e06d      	b.n	8010224 <UART_SetConfig+0x348>
 8010148:	2310      	movs	r3, #16
 801014a:	77fb      	strb	r3, [r7, #31]
 801014c:	e06a      	b.n	8010224 <UART_SetConfig+0x348>
 801014e:	687b      	ldr	r3, [r7, #4]
 8010150:	681b      	ldr	r3, [r3, #0]
 8010152:	4a1b      	ldr	r2, [pc, #108]	@ (80101c0 <UART_SetConfig+0x2e4>)
 8010154:	4293      	cmp	r3, r2
 8010156:	d138      	bne.n	80101ca <UART_SetConfig+0x2ee>
 8010158:	4b13      	ldr	r3, [pc, #76]	@ (80101a8 <UART_SetConfig+0x2cc>)
 801015a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801015e:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8010162:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8010166:	d017      	beq.n	8010198 <UART_SetConfig+0x2bc>
 8010168:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 801016c:	d82a      	bhi.n	80101c4 <UART_SetConfig+0x2e8>
 801016e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010172:	d00b      	beq.n	801018c <UART_SetConfig+0x2b0>
 8010174:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8010178:	d824      	bhi.n	80101c4 <UART_SetConfig+0x2e8>
 801017a:	2b00      	cmp	r3, #0
 801017c:	d003      	beq.n	8010186 <UART_SetConfig+0x2aa>
 801017e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8010182:	d006      	beq.n	8010192 <UART_SetConfig+0x2b6>
 8010184:	e01e      	b.n	80101c4 <UART_SetConfig+0x2e8>
 8010186:	2300      	movs	r3, #0
 8010188:	77fb      	strb	r3, [r7, #31]
 801018a:	e04b      	b.n	8010224 <UART_SetConfig+0x348>
 801018c:	2302      	movs	r3, #2
 801018e:	77fb      	strb	r3, [r7, #31]
 8010190:	e048      	b.n	8010224 <UART_SetConfig+0x348>
 8010192:	2304      	movs	r3, #4
 8010194:	77fb      	strb	r3, [r7, #31]
 8010196:	e045      	b.n	8010224 <UART_SetConfig+0x348>
 8010198:	2308      	movs	r3, #8
 801019a:	77fb      	strb	r3, [r7, #31]
 801019c:	e042      	b.n	8010224 <UART_SetConfig+0x348>
 801019e:	bf00      	nop
 80101a0:	efff69f3 	.word	0xefff69f3
 80101a4:	40011000 	.word	0x40011000
 80101a8:	40023800 	.word	0x40023800
 80101ac:	40004400 	.word	0x40004400
 80101b0:	40004800 	.word	0x40004800
 80101b4:	40004c00 	.word	0x40004c00
 80101b8:	40005000 	.word	0x40005000
 80101bc:	40011400 	.word	0x40011400
 80101c0:	40007800 	.word	0x40007800
 80101c4:	2310      	movs	r3, #16
 80101c6:	77fb      	strb	r3, [r7, #31]
 80101c8:	e02c      	b.n	8010224 <UART_SetConfig+0x348>
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	681b      	ldr	r3, [r3, #0]
 80101ce:	4a72      	ldr	r2, [pc, #456]	@ (8010398 <UART_SetConfig+0x4bc>)
 80101d0:	4293      	cmp	r3, r2
 80101d2:	d125      	bne.n	8010220 <UART_SetConfig+0x344>
 80101d4:	4b71      	ldr	r3, [pc, #452]	@ (801039c <UART_SetConfig+0x4c0>)
 80101d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80101da:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80101de:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80101e2:	d017      	beq.n	8010214 <UART_SetConfig+0x338>
 80101e4:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 80101e8:	d817      	bhi.n	801021a <UART_SetConfig+0x33e>
 80101ea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80101ee:	d00b      	beq.n	8010208 <UART_SetConfig+0x32c>
 80101f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80101f4:	d811      	bhi.n	801021a <UART_SetConfig+0x33e>
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	d003      	beq.n	8010202 <UART_SetConfig+0x326>
 80101fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80101fe:	d006      	beq.n	801020e <UART_SetConfig+0x332>
 8010200:	e00b      	b.n	801021a <UART_SetConfig+0x33e>
 8010202:	2300      	movs	r3, #0
 8010204:	77fb      	strb	r3, [r7, #31]
 8010206:	e00d      	b.n	8010224 <UART_SetConfig+0x348>
 8010208:	2302      	movs	r3, #2
 801020a:	77fb      	strb	r3, [r7, #31]
 801020c:	e00a      	b.n	8010224 <UART_SetConfig+0x348>
 801020e:	2304      	movs	r3, #4
 8010210:	77fb      	strb	r3, [r7, #31]
 8010212:	e007      	b.n	8010224 <UART_SetConfig+0x348>
 8010214:	2308      	movs	r3, #8
 8010216:	77fb      	strb	r3, [r7, #31]
 8010218:	e004      	b.n	8010224 <UART_SetConfig+0x348>
 801021a:	2310      	movs	r3, #16
 801021c:	77fb      	strb	r3, [r7, #31]
 801021e:	e001      	b.n	8010224 <UART_SetConfig+0x348>
 8010220:	2310      	movs	r3, #16
 8010222:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	69db      	ldr	r3, [r3, #28]
 8010228:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801022c:	d15b      	bne.n	80102e6 <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 801022e:	7ffb      	ldrb	r3, [r7, #31]
 8010230:	2b08      	cmp	r3, #8
 8010232:	d828      	bhi.n	8010286 <UART_SetConfig+0x3aa>
 8010234:	a201      	add	r2, pc, #4	@ (adr r2, 801023c <UART_SetConfig+0x360>)
 8010236:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801023a:	bf00      	nop
 801023c:	08010261 	.word	0x08010261
 8010240:	08010269 	.word	0x08010269
 8010244:	08010271 	.word	0x08010271
 8010248:	08010287 	.word	0x08010287
 801024c:	08010277 	.word	0x08010277
 8010250:	08010287 	.word	0x08010287
 8010254:	08010287 	.word	0x08010287
 8010258:	08010287 	.word	0x08010287
 801025c:	0801027f 	.word	0x0801027f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010260:	f7fb fb36 	bl	800b8d0 <HAL_RCC_GetPCLK1Freq>
 8010264:	61b8      	str	r0, [r7, #24]
        break;
 8010266:	e013      	b.n	8010290 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010268:	f7fb fb46 	bl	800b8f8 <HAL_RCC_GetPCLK2Freq>
 801026c:	61b8      	str	r0, [r7, #24]
        break;
 801026e:	e00f      	b.n	8010290 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010270:	4b4b      	ldr	r3, [pc, #300]	@ (80103a0 <UART_SetConfig+0x4c4>)
 8010272:	61bb      	str	r3, [r7, #24]
        break;
 8010274:	e00c      	b.n	8010290 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8010276:	f7fb fa59 	bl	800b72c <HAL_RCC_GetSysClockFreq>
 801027a:	61b8      	str	r0, [r7, #24]
        break;
 801027c:	e008      	b.n	8010290 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 801027e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8010282:	61bb      	str	r3, [r7, #24]
        break;
 8010284:	e004      	b.n	8010290 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8010286:	2300      	movs	r3, #0
 8010288:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 801028a:	2301      	movs	r3, #1
 801028c:	77bb      	strb	r3, [r7, #30]
        break;
 801028e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8010290:	69bb      	ldr	r3, [r7, #24]
 8010292:	2b00      	cmp	r3, #0
 8010294:	d074      	beq.n	8010380 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8010296:	69bb      	ldr	r3, [r7, #24]
 8010298:	005a      	lsls	r2, r3, #1
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	685b      	ldr	r3, [r3, #4]
 801029e:	085b      	lsrs	r3, r3, #1
 80102a0:	441a      	add	r2, r3
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	685b      	ldr	r3, [r3, #4]
 80102a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80102aa:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80102ac:	693b      	ldr	r3, [r7, #16]
 80102ae:	2b0f      	cmp	r3, #15
 80102b0:	d916      	bls.n	80102e0 <UART_SetConfig+0x404>
 80102b2:	693b      	ldr	r3, [r7, #16]
 80102b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80102b8:	d212      	bcs.n	80102e0 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80102ba:	693b      	ldr	r3, [r7, #16]
 80102bc:	b29b      	uxth	r3, r3
 80102be:	f023 030f 	bic.w	r3, r3, #15
 80102c2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80102c4:	693b      	ldr	r3, [r7, #16]
 80102c6:	085b      	lsrs	r3, r3, #1
 80102c8:	b29b      	uxth	r3, r3
 80102ca:	f003 0307 	and.w	r3, r3, #7
 80102ce:	b29a      	uxth	r2, r3
 80102d0:	89fb      	ldrh	r3, [r7, #14]
 80102d2:	4313      	orrs	r3, r2
 80102d4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	681b      	ldr	r3, [r3, #0]
 80102da:	89fa      	ldrh	r2, [r7, #14]
 80102dc:	60da      	str	r2, [r3, #12]
 80102de:	e04f      	b.n	8010380 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80102e0:	2301      	movs	r3, #1
 80102e2:	77bb      	strb	r3, [r7, #30]
 80102e4:	e04c      	b.n	8010380 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80102e6:	7ffb      	ldrb	r3, [r7, #31]
 80102e8:	2b08      	cmp	r3, #8
 80102ea:	d828      	bhi.n	801033e <UART_SetConfig+0x462>
 80102ec:	a201      	add	r2, pc, #4	@ (adr r2, 80102f4 <UART_SetConfig+0x418>)
 80102ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80102f2:	bf00      	nop
 80102f4:	08010319 	.word	0x08010319
 80102f8:	08010321 	.word	0x08010321
 80102fc:	08010329 	.word	0x08010329
 8010300:	0801033f 	.word	0x0801033f
 8010304:	0801032f 	.word	0x0801032f
 8010308:	0801033f 	.word	0x0801033f
 801030c:	0801033f 	.word	0x0801033f
 8010310:	0801033f 	.word	0x0801033f
 8010314:	08010337 	.word	0x08010337
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8010318:	f7fb fada 	bl	800b8d0 <HAL_RCC_GetPCLK1Freq>
 801031c:	61b8      	str	r0, [r7, #24]
        break;
 801031e:	e013      	b.n	8010348 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8010320:	f7fb faea 	bl	800b8f8 <HAL_RCC_GetPCLK2Freq>
 8010324:	61b8      	str	r0, [r7, #24]
        break;
 8010326:	e00f      	b.n	8010348 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8010328:	4b1d      	ldr	r3, [pc, #116]	@ (80103a0 <UART_SetConfig+0x4c4>)
 801032a:	61bb      	str	r3, [r7, #24]
        break;
 801032c:	e00c      	b.n	8010348 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 801032e:	f7fb f9fd 	bl	800b72c <HAL_RCC_GetSysClockFreq>
 8010332:	61b8      	str	r0, [r7, #24]
        break;
 8010334:	e008      	b.n	8010348 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8010336:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801033a:	61bb      	str	r3, [r7, #24]
        break;
 801033c:	e004      	b.n	8010348 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 801033e:	2300      	movs	r3, #0
 8010340:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8010342:	2301      	movs	r3, #1
 8010344:	77bb      	strb	r3, [r7, #30]
        break;
 8010346:	bf00      	nop
    }

    if (pclk != 0U)
 8010348:	69bb      	ldr	r3, [r7, #24]
 801034a:	2b00      	cmp	r3, #0
 801034c:	d018      	beq.n	8010380 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 801034e:	687b      	ldr	r3, [r7, #4]
 8010350:	685b      	ldr	r3, [r3, #4]
 8010352:	085a      	lsrs	r2, r3, #1
 8010354:	69bb      	ldr	r3, [r7, #24]
 8010356:	441a      	add	r2, r3
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	685b      	ldr	r3, [r3, #4]
 801035c:	fbb2 f3f3 	udiv	r3, r2, r3
 8010360:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8010362:	693b      	ldr	r3, [r7, #16]
 8010364:	2b0f      	cmp	r3, #15
 8010366:	d909      	bls.n	801037c <UART_SetConfig+0x4a0>
 8010368:	693b      	ldr	r3, [r7, #16]
 801036a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801036e:	d205      	bcs.n	801037c <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8010370:	693b      	ldr	r3, [r7, #16]
 8010372:	b29a      	uxth	r2, r3
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	681b      	ldr	r3, [r3, #0]
 8010378:	60da      	str	r2, [r3, #12]
 801037a:	e001      	b.n	8010380 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 801037c:	2301      	movs	r3, #1
 801037e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	2200      	movs	r2, #0
 8010384:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	2200      	movs	r2, #0
 801038a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 801038c:	7fbb      	ldrb	r3, [r7, #30]
}
 801038e:	4618      	mov	r0, r3
 8010390:	3720      	adds	r7, #32
 8010392:	46bd      	mov	sp, r7
 8010394:	bd80      	pop	{r7, pc}
 8010396:	bf00      	nop
 8010398:	40007c00 	.word	0x40007c00
 801039c:	40023800 	.word	0x40023800
 80103a0:	00f42400 	.word	0x00f42400

080103a4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80103a4:	b480      	push	{r7}
 80103a6:	b083      	sub	sp, #12
 80103a8:	af00      	add	r7, sp, #0
 80103aa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103b0:	f003 0308 	and.w	r3, r3, #8
 80103b4:	2b00      	cmp	r3, #0
 80103b6:	d00a      	beq.n	80103ce <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	681b      	ldr	r3, [r3, #0]
 80103bc:	685b      	ldr	r3, [r3, #4]
 80103be:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	430a      	orrs	r2, r1
 80103cc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103d2:	f003 0301 	and.w	r3, r3, #1
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	d00a      	beq.n	80103f0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	681b      	ldr	r3, [r3, #0]
 80103de:	685b      	ldr	r3, [r3, #4]
 80103e0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	681b      	ldr	r3, [r3, #0]
 80103ec:	430a      	orrs	r2, r1
 80103ee:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80103f4:	f003 0302 	and.w	r3, r3, #2
 80103f8:	2b00      	cmp	r3, #0
 80103fa:	d00a      	beq.n	8010412 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	681b      	ldr	r3, [r3, #0]
 8010400:	685b      	ldr	r3, [r3, #4]
 8010402:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	681b      	ldr	r3, [r3, #0]
 801040e:	430a      	orrs	r2, r1
 8010410:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8010412:	687b      	ldr	r3, [r7, #4]
 8010414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010416:	f003 0304 	and.w	r3, r3, #4
 801041a:	2b00      	cmp	r3, #0
 801041c:	d00a      	beq.n	8010434 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 801041e:	687b      	ldr	r3, [r7, #4]
 8010420:	681b      	ldr	r3, [r3, #0]
 8010422:	685b      	ldr	r3, [r3, #4]
 8010424:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	681b      	ldr	r3, [r3, #0]
 8010430:	430a      	orrs	r2, r1
 8010432:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010438:	f003 0310 	and.w	r3, r3, #16
 801043c:	2b00      	cmp	r3, #0
 801043e:	d00a      	beq.n	8010456 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8010440:	687b      	ldr	r3, [r7, #4]
 8010442:	681b      	ldr	r3, [r3, #0]
 8010444:	689b      	ldr	r3, [r3, #8]
 8010446:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 801044a:	687b      	ldr	r3, [r7, #4]
 801044c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801044e:	687b      	ldr	r3, [r7, #4]
 8010450:	681b      	ldr	r3, [r3, #0]
 8010452:	430a      	orrs	r2, r1
 8010454:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8010456:	687b      	ldr	r3, [r7, #4]
 8010458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801045a:	f003 0320 	and.w	r3, r3, #32
 801045e:	2b00      	cmp	r3, #0
 8010460:	d00a      	beq.n	8010478 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	681b      	ldr	r3, [r3, #0]
 8010466:	689b      	ldr	r3, [r3, #8]
 8010468:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8010470:	687b      	ldr	r3, [r7, #4]
 8010472:	681b      	ldr	r3, [r3, #0]
 8010474:	430a      	orrs	r2, r1
 8010476:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801047c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010480:	2b00      	cmp	r3, #0
 8010482:	d01a      	beq.n	80104ba <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	681b      	ldr	r3, [r3, #0]
 8010488:	685b      	ldr	r3, [r3, #4]
 801048a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	681b      	ldr	r3, [r3, #0]
 8010496:	430a      	orrs	r2, r1
 8010498:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 801049a:	687b      	ldr	r3, [r7, #4]
 801049c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801049e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80104a2:	d10a      	bne.n	80104ba <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	681b      	ldr	r3, [r3, #0]
 80104a8:	685b      	ldr	r3, [r3, #4]
 80104aa:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	681b      	ldr	r3, [r3, #0]
 80104b6:	430a      	orrs	r2, r1
 80104b8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80104be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80104c2:	2b00      	cmp	r3, #0
 80104c4:	d00a      	beq.n	80104dc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80104c6:	687b      	ldr	r3, [r7, #4]
 80104c8:	681b      	ldr	r3, [r3, #0]
 80104ca:	685b      	ldr	r3, [r3, #4]
 80104cc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80104d0:	687b      	ldr	r3, [r7, #4]
 80104d2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	681b      	ldr	r3, [r3, #0]
 80104d8:	430a      	orrs	r2, r1
 80104da:	605a      	str	r2, [r3, #4]
  }
}
 80104dc:	bf00      	nop
 80104de:	370c      	adds	r7, #12
 80104e0:	46bd      	mov	sp, r7
 80104e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104e6:	4770      	bx	lr

080104e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80104e8:	b580      	push	{r7, lr}
 80104ea:	b08c      	sub	sp, #48	@ 0x30
 80104ec:	af02      	add	r7, sp, #8
 80104ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	2200      	movs	r2, #0
 80104f4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80104f8:	f7f5 f84e 	bl	8005598 <HAL_GetTick>
 80104fc:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	681b      	ldr	r3, [r3, #0]
 8010502:	681b      	ldr	r3, [r3, #0]
 8010504:	f003 0308 	and.w	r3, r3, #8
 8010508:	2b08      	cmp	r3, #8
 801050a:	d12e      	bne.n	801056a <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 801050c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8010510:	9300      	str	r3, [sp, #0]
 8010512:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010514:	2200      	movs	r2, #0
 8010516:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 801051a:	6878      	ldr	r0, [r7, #4]
 801051c:	f000 f83b 	bl	8010596 <UART_WaitOnFlagUntilTimeout>
 8010520:	4603      	mov	r3, r0
 8010522:	2b00      	cmp	r3, #0
 8010524:	d021      	beq.n	801056a <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8010526:	687b      	ldr	r3, [r7, #4]
 8010528:	681b      	ldr	r3, [r3, #0]
 801052a:	613b      	str	r3, [r7, #16]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801052c:	693b      	ldr	r3, [r7, #16]
 801052e:	e853 3f00 	ldrex	r3, [r3]
 8010532:	60fb      	str	r3, [r7, #12]
   return(result);
 8010534:	68fb      	ldr	r3, [r7, #12]
 8010536:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801053a:	623b      	str	r3, [r7, #32]
 801053c:	687b      	ldr	r3, [r7, #4]
 801053e:	681b      	ldr	r3, [r3, #0]
 8010540:	461a      	mov	r2, r3
 8010542:	6a3b      	ldr	r3, [r7, #32]
 8010544:	61fb      	str	r3, [r7, #28]
 8010546:	61ba      	str	r2, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010548:	69b9      	ldr	r1, [r7, #24]
 801054a:	69fa      	ldr	r2, [r7, #28]
 801054c:	e841 2300 	strex	r3, r2, [r1]
 8010550:	617b      	str	r3, [r7, #20]
   return(result);
 8010552:	697b      	ldr	r3, [r7, #20]
 8010554:	2b00      	cmp	r3, #0
 8010556:	d1e6      	bne.n	8010526 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	2220      	movs	r2, #32
 801055c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	2200      	movs	r2, #0
 8010562:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8010566:	2303      	movs	r3, #3
 8010568:	e011      	b.n	801058e <UART_CheckIdleState+0xa6>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 801056a:	687b      	ldr	r3, [r7, #4]
 801056c:	2220      	movs	r2, #32
 801056e:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8010570:	687b      	ldr	r3, [r7, #4]
 8010572:	2220      	movs	r2, #32
 8010574:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	2200      	movs	r2, #0
 801057c:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 801057e:	687b      	ldr	r3, [r7, #4]
 8010580:	2200      	movs	r2, #0
 8010582:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	2200      	movs	r2, #0
 8010588:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 801058c:	2300      	movs	r3, #0
}
 801058e:	4618      	mov	r0, r3
 8010590:	3728      	adds	r7, #40	@ 0x28
 8010592:	46bd      	mov	sp, r7
 8010594:	bd80      	pop	{r7, pc}

08010596 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010596:	b580      	push	{r7, lr}
 8010598:	b084      	sub	sp, #16
 801059a:	af00      	add	r7, sp, #0
 801059c:	60f8      	str	r0, [r7, #12]
 801059e:	60b9      	str	r1, [r7, #8]
 80105a0:	603b      	str	r3, [r7, #0]
 80105a2:	4613      	mov	r3, r2
 80105a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80105a6:	e04f      	b.n	8010648 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80105a8:	69bb      	ldr	r3, [r7, #24]
 80105aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80105ae:	d04b      	beq.n	8010648 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80105b0:	f7f4 fff2 	bl	8005598 <HAL_GetTick>
 80105b4:	4602      	mov	r2, r0
 80105b6:	683b      	ldr	r3, [r7, #0]
 80105b8:	1ad3      	subs	r3, r2, r3
 80105ba:	69ba      	ldr	r2, [r7, #24]
 80105bc:	429a      	cmp	r2, r3
 80105be:	d302      	bcc.n	80105c6 <UART_WaitOnFlagUntilTimeout+0x30>
 80105c0:	69bb      	ldr	r3, [r7, #24]
 80105c2:	2b00      	cmp	r3, #0
 80105c4:	d101      	bne.n	80105ca <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80105c6:	2303      	movs	r3, #3
 80105c8:	e04e      	b.n	8010668 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80105ca:	68fb      	ldr	r3, [r7, #12]
 80105cc:	681b      	ldr	r3, [r3, #0]
 80105ce:	681b      	ldr	r3, [r3, #0]
 80105d0:	f003 0304 	and.w	r3, r3, #4
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d037      	beq.n	8010648 <UART_WaitOnFlagUntilTimeout+0xb2>
 80105d8:	68bb      	ldr	r3, [r7, #8]
 80105da:	2b80      	cmp	r3, #128	@ 0x80
 80105dc:	d034      	beq.n	8010648 <UART_WaitOnFlagUntilTimeout+0xb2>
 80105de:	68bb      	ldr	r3, [r7, #8]
 80105e0:	2b40      	cmp	r3, #64	@ 0x40
 80105e2:	d031      	beq.n	8010648 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80105e4:	68fb      	ldr	r3, [r7, #12]
 80105e6:	681b      	ldr	r3, [r3, #0]
 80105e8:	69db      	ldr	r3, [r3, #28]
 80105ea:	f003 0308 	and.w	r3, r3, #8
 80105ee:	2b08      	cmp	r3, #8
 80105f0:	d110      	bne.n	8010614 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80105f2:	68fb      	ldr	r3, [r7, #12]
 80105f4:	681b      	ldr	r3, [r3, #0]
 80105f6:	2208      	movs	r2, #8
 80105f8:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80105fa:	68f8      	ldr	r0, [r7, #12]
 80105fc:	f000 f838 	bl	8010670 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8010600:	68fb      	ldr	r3, [r7, #12]
 8010602:	2208      	movs	r2, #8
 8010604:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010608:	68fb      	ldr	r3, [r7, #12]
 801060a:	2200      	movs	r2, #0
 801060c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8010610:	2301      	movs	r3, #1
 8010612:	e029      	b.n	8010668 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8010614:	68fb      	ldr	r3, [r7, #12]
 8010616:	681b      	ldr	r3, [r3, #0]
 8010618:	69db      	ldr	r3, [r3, #28]
 801061a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801061e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8010622:	d111      	bne.n	8010648 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8010624:	68fb      	ldr	r3, [r7, #12]
 8010626:	681b      	ldr	r3, [r3, #0]
 8010628:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801062c:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 801062e:	68f8      	ldr	r0, [r7, #12]
 8010630:	f000 f81e 	bl	8010670 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8010634:	68fb      	ldr	r3, [r7, #12]
 8010636:	2220      	movs	r2, #32
 8010638:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 801063c:	68fb      	ldr	r3, [r7, #12]
 801063e:	2200      	movs	r2, #0
 8010640:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8010644:	2303      	movs	r3, #3
 8010646:	e00f      	b.n	8010668 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010648:	68fb      	ldr	r3, [r7, #12]
 801064a:	681b      	ldr	r3, [r3, #0]
 801064c:	69da      	ldr	r2, [r3, #28]
 801064e:	68bb      	ldr	r3, [r7, #8]
 8010650:	4013      	ands	r3, r2
 8010652:	68ba      	ldr	r2, [r7, #8]
 8010654:	429a      	cmp	r2, r3
 8010656:	bf0c      	ite	eq
 8010658:	2301      	moveq	r3, #1
 801065a:	2300      	movne	r3, #0
 801065c:	b2db      	uxtb	r3, r3
 801065e:	461a      	mov	r2, r3
 8010660:	79fb      	ldrb	r3, [r7, #7]
 8010662:	429a      	cmp	r2, r3
 8010664:	d0a0      	beq.n	80105a8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010666:	2300      	movs	r3, #0
}
 8010668:	4618      	mov	r0, r3
 801066a:	3710      	adds	r7, #16
 801066c:	46bd      	mov	sp, r7
 801066e:	bd80      	pop	{r7, pc}

08010670 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8010670:	b480      	push	{r7}
 8010672:	b095      	sub	sp, #84	@ 0x54
 8010674:	af00      	add	r7, sp, #0
 8010676:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	681b      	ldr	r3, [r3, #0]
 801067c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 801067e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010680:	e853 3f00 	ldrex	r3, [r3]
 8010684:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010688:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 801068c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801068e:	687b      	ldr	r3, [r7, #4]
 8010690:	681b      	ldr	r3, [r3, #0]
 8010692:	461a      	mov	r2, r3
 8010694:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010696:	643b      	str	r3, [r7, #64]	@ 0x40
 8010698:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801069a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801069c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801069e:	e841 2300 	strex	r3, r2, [r1]
 80106a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80106a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d1e6      	bne.n	8010678 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	681b      	ldr	r3, [r3, #0]
 80106ae:	3308      	adds	r3, #8
 80106b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106b2:	6a3b      	ldr	r3, [r7, #32]
 80106b4:	e853 3f00 	ldrex	r3, [r3]
 80106b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80106ba:	69fb      	ldr	r3, [r7, #28]
 80106bc:	f023 0301 	bic.w	r3, r3, #1
 80106c0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	681b      	ldr	r3, [r3, #0]
 80106c6:	3308      	adds	r3, #8
 80106c8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80106ca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80106cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80106ce:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80106d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80106d2:	e841 2300 	strex	r3, r2, [r1]
 80106d6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80106d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d1e5      	bne.n	80106aa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80106e2:	2b01      	cmp	r3, #1
 80106e4:	d118      	bne.n	8010718 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	681b      	ldr	r3, [r3, #0]
 80106ea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80106ec:	68fb      	ldr	r3, [r7, #12]
 80106ee:	e853 3f00 	ldrex	r3, [r3]
 80106f2:	60bb      	str	r3, [r7, #8]
   return(result);
 80106f4:	68bb      	ldr	r3, [r7, #8]
 80106f6:	f023 0310 	bic.w	r3, r3, #16
 80106fa:	647b      	str	r3, [r7, #68]	@ 0x44
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	681b      	ldr	r3, [r3, #0]
 8010700:	461a      	mov	r2, r3
 8010702:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010704:	61bb      	str	r3, [r7, #24]
 8010706:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010708:	6979      	ldr	r1, [r7, #20]
 801070a:	69ba      	ldr	r2, [r7, #24]
 801070c:	e841 2300 	strex	r3, r2, [r1]
 8010710:	613b      	str	r3, [r7, #16]
   return(result);
 8010712:	693b      	ldr	r3, [r7, #16]
 8010714:	2b00      	cmp	r3, #0
 8010716:	d1e6      	bne.n	80106e6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010718:	687b      	ldr	r3, [r7, #4]
 801071a:	2220      	movs	r2, #32
 801071c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	2200      	movs	r2, #0
 8010724:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	2200      	movs	r2, #0
 801072a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 801072c:	bf00      	nop
 801072e:	3754      	adds	r7, #84	@ 0x54
 8010730:	46bd      	mov	sp, r7
 8010732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010736:	4770      	bx	lr

08010738 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8010738:	b480      	push	{r7}
 801073a:	b083      	sub	sp, #12
 801073c:	af00      	add	r7, sp, #0
 801073e:	6078      	str	r0, [r7, #4]
 8010740:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8010742:	683b      	ldr	r3, [r7, #0]
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	2b00      	cmp	r3, #0
 8010748:	d121      	bne.n	801078e <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 801074a:	687b      	ldr	r3, [r7, #4]
 801074c:	681a      	ldr	r2, [r3, #0]
 801074e:	4b27      	ldr	r3, [pc, #156]	@ (80107ec <FMC_SDRAM_Init+0xb4>)
 8010750:	4013      	ands	r3, r2
 8010752:	683a      	ldr	r2, [r7, #0]
 8010754:	6851      	ldr	r1, [r2, #4]
 8010756:	683a      	ldr	r2, [r7, #0]
 8010758:	6892      	ldr	r2, [r2, #8]
 801075a:	4311      	orrs	r1, r2
 801075c:	683a      	ldr	r2, [r7, #0]
 801075e:	68d2      	ldr	r2, [r2, #12]
 8010760:	4311      	orrs	r1, r2
 8010762:	683a      	ldr	r2, [r7, #0]
 8010764:	6912      	ldr	r2, [r2, #16]
 8010766:	4311      	orrs	r1, r2
 8010768:	683a      	ldr	r2, [r7, #0]
 801076a:	6952      	ldr	r2, [r2, #20]
 801076c:	4311      	orrs	r1, r2
 801076e:	683a      	ldr	r2, [r7, #0]
 8010770:	6992      	ldr	r2, [r2, #24]
 8010772:	4311      	orrs	r1, r2
 8010774:	683a      	ldr	r2, [r7, #0]
 8010776:	69d2      	ldr	r2, [r2, #28]
 8010778:	4311      	orrs	r1, r2
 801077a:	683a      	ldr	r2, [r7, #0]
 801077c:	6a12      	ldr	r2, [r2, #32]
 801077e:	4311      	orrs	r1, r2
 8010780:	683a      	ldr	r2, [r7, #0]
 8010782:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8010784:	430a      	orrs	r2, r1
 8010786:	431a      	orrs	r2, r3
 8010788:	687b      	ldr	r3, [r7, #4]
 801078a:	601a      	str	r2, [r3, #0]
 801078c:	e026      	b.n	80107dc <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 801078e:	687b      	ldr	r3, [r7, #4]
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8010796:	683b      	ldr	r3, [r7, #0]
 8010798:	69d9      	ldr	r1, [r3, #28]
 801079a:	683b      	ldr	r3, [r7, #0]
 801079c:	6a1b      	ldr	r3, [r3, #32]
 801079e:	4319      	orrs	r1, r3
 80107a0:	683b      	ldr	r3, [r7, #0]
 80107a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80107a4:	430b      	orrs	r3, r1
 80107a6:	431a      	orrs	r2, r3
 80107a8:	687b      	ldr	r3, [r7, #4]
 80107aa:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 80107ac:	687b      	ldr	r3, [r7, #4]
 80107ae:	685a      	ldr	r2, [r3, #4]
 80107b0:	4b0e      	ldr	r3, [pc, #56]	@ (80107ec <FMC_SDRAM_Init+0xb4>)
 80107b2:	4013      	ands	r3, r2
 80107b4:	683a      	ldr	r2, [r7, #0]
 80107b6:	6851      	ldr	r1, [r2, #4]
 80107b8:	683a      	ldr	r2, [r7, #0]
 80107ba:	6892      	ldr	r2, [r2, #8]
 80107bc:	4311      	orrs	r1, r2
 80107be:	683a      	ldr	r2, [r7, #0]
 80107c0:	68d2      	ldr	r2, [r2, #12]
 80107c2:	4311      	orrs	r1, r2
 80107c4:	683a      	ldr	r2, [r7, #0]
 80107c6:	6912      	ldr	r2, [r2, #16]
 80107c8:	4311      	orrs	r1, r2
 80107ca:	683a      	ldr	r2, [r7, #0]
 80107cc:	6952      	ldr	r2, [r2, #20]
 80107ce:	4311      	orrs	r1, r2
 80107d0:	683a      	ldr	r2, [r7, #0]
 80107d2:	6992      	ldr	r2, [r2, #24]
 80107d4:	430a      	orrs	r2, r1
 80107d6:	431a      	orrs	r2, r3
 80107d8:	687b      	ldr	r3, [r7, #4]
 80107da:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 80107dc:	2300      	movs	r3, #0
}
 80107de:	4618      	mov	r0, r3
 80107e0:	370c      	adds	r7, #12
 80107e2:	46bd      	mov	sp, r7
 80107e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107e8:	4770      	bx	lr
 80107ea:	bf00      	nop
 80107ec:	ffff8000 	.word	0xffff8000

080107f0 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80107f0:	b480      	push	{r7}
 80107f2:	b085      	sub	sp, #20
 80107f4:	af00      	add	r7, sp, #0
 80107f6:	60f8      	str	r0, [r7, #12]
 80107f8:	60b9      	str	r1, [r7, #8]
 80107fa:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 80107fc:	687b      	ldr	r3, [r7, #4]
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d128      	bne.n	8010854 <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8010802:	68fb      	ldr	r3, [r7, #12]
 8010804:	689b      	ldr	r3, [r3, #8]
 8010806:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 801080a:	68bb      	ldr	r3, [r7, #8]
 801080c:	681b      	ldr	r3, [r3, #0]
 801080e:	1e59      	subs	r1, r3, #1
 8010810:	68bb      	ldr	r3, [r7, #8]
 8010812:	685b      	ldr	r3, [r3, #4]
 8010814:	3b01      	subs	r3, #1
 8010816:	011b      	lsls	r3, r3, #4
 8010818:	4319      	orrs	r1, r3
 801081a:	68bb      	ldr	r3, [r7, #8]
 801081c:	689b      	ldr	r3, [r3, #8]
 801081e:	3b01      	subs	r3, #1
 8010820:	021b      	lsls	r3, r3, #8
 8010822:	4319      	orrs	r1, r3
 8010824:	68bb      	ldr	r3, [r7, #8]
 8010826:	68db      	ldr	r3, [r3, #12]
 8010828:	3b01      	subs	r3, #1
 801082a:	031b      	lsls	r3, r3, #12
 801082c:	4319      	orrs	r1, r3
 801082e:	68bb      	ldr	r3, [r7, #8]
 8010830:	691b      	ldr	r3, [r3, #16]
 8010832:	3b01      	subs	r3, #1
 8010834:	041b      	lsls	r3, r3, #16
 8010836:	4319      	orrs	r1, r3
 8010838:	68bb      	ldr	r3, [r7, #8]
 801083a:	695b      	ldr	r3, [r3, #20]
 801083c:	3b01      	subs	r3, #1
 801083e:	051b      	lsls	r3, r3, #20
 8010840:	4319      	orrs	r1, r3
 8010842:	68bb      	ldr	r3, [r7, #8]
 8010844:	699b      	ldr	r3, [r3, #24]
 8010846:	3b01      	subs	r3, #1
 8010848:	061b      	lsls	r3, r3, #24
 801084a:	430b      	orrs	r3, r1
 801084c:	431a      	orrs	r2, r3
 801084e:	68fb      	ldr	r3, [r7, #12]
 8010850:	609a      	str	r2, [r3, #8]
 8010852:	e02d      	b.n	80108b0 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8010854:	68fb      	ldr	r3, [r7, #12]
 8010856:	689a      	ldr	r2, [r3, #8]
 8010858:	4b19      	ldr	r3, [pc, #100]	@ (80108c0 <FMC_SDRAM_Timing_Init+0xd0>)
 801085a:	4013      	ands	r3, r2
 801085c:	68ba      	ldr	r2, [r7, #8]
 801085e:	68d2      	ldr	r2, [r2, #12]
 8010860:	3a01      	subs	r2, #1
 8010862:	0311      	lsls	r1, r2, #12
 8010864:	68ba      	ldr	r2, [r7, #8]
 8010866:	6952      	ldr	r2, [r2, #20]
 8010868:	3a01      	subs	r2, #1
 801086a:	0512      	lsls	r2, r2, #20
 801086c:	430a      	orrs	r2, r1
 801086e:	431a      	orrs	r2, r3
 8010870:	68fb      	ldr	r3, [r7, #12]
 8010872:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8010874:	68fb      	ldr	r3, [r7, #12]
 8010876:	68db      	ldr	r3, [r3, #12]
 8010878:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 801087c:	68bb      	ldr	r3, [r7, #8]
 801087e:	681b      	ldr	r3, [r3, #0]
 8010880:	1e59      	subs	r1, r3, #1
 8010882:	68bb      	ldr	r3, [r7, #8]
 8010884:	685b      	ldr	r3, [r3, #4]
 8010886:	3b01      	subs	r3, #1
 8010888:	011b      	lsls	r3, r3, #4
 801088a:	4319      	orrs	r1, r3
 801088c:	68bb      	ldr	r3, [r7, #8]
 801088e:	689b      	ldr	r3, [r3, #8]
 8010890:	3b01      	subs	r3, #1
 8010892:	021b      	lsls	r3, r3, #8
 8010894:	4319      	orrs	r1, r3
 8010896:	68bb      	ldr	r3, [r7, #8]
 8010898:	691b      	ldr	r3, [r3, #16]
 801089a:	3b01      	subs	r3, #1
 801089c:	041b      	lsls	r3, r3, #16
 801089e:	4319      	orrs	r1, r3
 80108a0:	68bb      	ldr	r3, [r7, #8]
 80108a2:	699b      	ldr	r3, [r3, #24]
 80108a4:	3b01      	subs	r3, #1
 80108a6:	061b      	lsls	r3, r3, #24
 80108a8:	430b      	orrs	r3, r1
 80108aa:	431a      	orrs	r2, r3
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 80108b0:	2300      	movs	r3, #0
}
 80108b2:	4618      	mov	r0, r3
 80108b4:	3714      	adds	r7, #20
 80108b6:	46bd      	mov	sp, r7
 80108b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108bc:	4770      	bx	lr
 80108be:	bf00      	nop
 80108c0:	ff0f0fff 	.word	0xff0f0fff

080108c4 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 80108c4:	b084      	sub	sp, #16
 80108c6:	b480      	push	{r7}
 80108c8:	b085      	sub	sp, #20
 80108ca:	af00      	add	r7, sp, #0
 80108cc:	6078      	str	r0, [r7, #4]
 80108ce:	f107 001c 	add.w	r0, r7, #28
 80108d2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80108d6:	2300      	movs	r3, #0
 80108d8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80108da:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80108dc:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80108de:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80108e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 80108e2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80108e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 80108e6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80108e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 80108ea:	431a      	orrs	r2, r3
             Init.ClockDiv
 80108ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 80108ee:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80108f0:	68fa      	ldr	r2, [r7, #12]
 80108f2:	4313      	orrs	r3, r2
 80108f4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80108f6:	687b      	ldr	r3, [r7, #4]
 80108f8:	685a      	ldr	r2, [r3, #4]
 80108fa:	4b07      	ldr	r3, [pc, #28]	@ (8010918 <SDMMC_Init+0x54>)
 80108fc:	4013      	ands	r3, r2
 80108fe:	68fa      	ldr	r2, [r7, #12]
 8010900:	431a      	orrs	r2, r3
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8010906:	2300      	movs	r3, #0
}
 8010908:	4618      	mov	r0, r3
 801090a:	3714      	adds	r7, #20
 801090c:	46bd      	mov	sp, r7
 801090e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010912:	b004      	add	sp, #16
 8010914:	4770      	bx	lr
 8010916:	bf00      	nop
 8010918:	ffff8100 	.word	0xffff8100

0801091c <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 801091c:	b480      	push	{r7}
 801091e:	b083      	sub	sp, #12
 8010920:	af00      	add	r7, sp, #0
 8010922:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDMMCx->FIFO);
 8010924:	687b      	ldr	r3, [r7, #4]
 8010926:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 801092a:	4618      	mov	r0, r3
 801092c:	370c      	adds	r7, #12
 801092e:	46bd      	mov	sp, r7
 8010930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010934:	4770      	bx	lr

08010936 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{  
 8010936:	b480      	push	{r7}
 8010938:	b083      	sub	sp, #12
 801093a:	af00      	add	r7, sp, #0
 801093c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	2203      	movs	r2, #3
 8010942:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8010944:	2300      	movs	r3, #0
}
 8010946:	4618      	mov	r0, r3
 8010948:	370c      	adds	r7, #12
 801094a:	46bd      	mov	sp, r7
 801094c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010950:	4770      	bx	lr

08010952 <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDMMC_GetPowerState(SDMMC_TypeDef *SDMMCx)  
{
 8010952:	b480      	push	{r7}
 8010954:	b083      	sub	sp, #12
 8010956:	af00      	add	r7, sp, #0
 8010958:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	681b      	ldr	r3, [r3, #0]
 801095e:	f003 0303 	and.w	r3, r3, #3
}
 8010962:	4618      	mov	r0, r3
 8010964:	370c      	adds	r7, #12
 8010966:	46bd      	mov	sp, r7
 8010968:	f85d 7b04 	ldr.w	r7, [sp], #4
 801096c:	4770      	bx	lr
	...

08010970 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 8010970:	b480      	push	{r7}
 8010972:	b085      	sub	sp, #20
 8010974:	af00      	add	r7, sp, #0
 8010976:	6078      	str	r0, [r7, #4]
 8010978:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 801097a:	2300      	movs	r3, #0
 801097c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 801097e:	683b      	ldr	r3, [r7, #0]
 8010980:	681a      	ldr	r2, [r3, #0]
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8010986:	683b      	ldr	r3, [r7, #0]
 8010988:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 801098a:	683b      	ldr	r3, [r7, #0]
 801098c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 801098e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8010990:	683b      	ldr	r3, [r7, #0]
 8010992:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8010994:	431a      	orrs	r2, r3
                       Command->CPSM);
 8010996:	683b      	ldr	r3, [r7, #0]
 8010998:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 801099a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 801099c:	68fa      	ldr	r2, [r7, #12]
 801099e:	4313      	orrs	r3, r2
 80109a0:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg); 
 80109a2:	687b      	ldr	r3, [r7, #4]
 80109a4:	68da      	ldr	r2, [r3, #12]
 80109a6:	4b06      	ldr	r3, [pc, #24]	@ (80109c0 <SDMMC_SendCommand+0x50>)
 80109a8:	4013      	ands	r3, r2
 80109aa:	68fa      	ldr	r2, [r7, #12]
 80109ac:	431a      	orrs	r2, r3
 80109ae:	687b      	ldr	r3, [r7, #4]
 80109b0:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80109b2:	2300      	movs	r3, #0
}
 80109b4:	4618      	mov	r0, r3
 80109b6:	3714      	adds	r7, #20
 80109b8:	46bd      	mov	sp, r7
 80109ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109be:	4770      	bx	lr
 80109c0:	fffff000 	.word	0xfffff000

080109c4 <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 80109c4:	b480      	push	{r7}
 80109c6:	b083      	sub	sp, #12
 80109c8:	af00      	add	r7, sp, #0
 80109ca:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 80109cc:	687b      	ldr	r3, [r7, #4]
 80109ce:	691b      	ldr	r3, [r3, #16]
 80109d0:	b2db      	uxtb	r3, r3
}
 80109d2:	4618      	mov	r0, r3
 80109d4:	370c      	adds	r7, #12
 80109d6:	46bd      	mov	sp, r7
 80109d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109dc:	4770      	bx	lr

080109de <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 80109de:	b480      	push	{r7}
 80109e0:	b085      	sub	sp, #20
 80109e2:	af00      	add	r7, sp, #0
 80109e4:	6078      	str	r0, [r7, #4]
 80109e6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80109e8:	687b      	ldr	r3, [r7, #4]
 80109ea:	3314      	adds	r3, #20
 80109ec:	461a      	mov	r2, r3
 80109ee:	683b      	ldr	r3, [r7, #0]
 80109f0:	4413      	add	r3, r2
 80109f2:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80109f4:	68fb      	ldr	r3, [r7, #12]
 80109f6:	681b      	ldr	r3, [r3, #0]
}  
 80109f8:	4618      	mov	r0, r3
 80109fa:	3714      	adds	r7, #20
 80109fc:	46bd      	mov	sp, r7
 80109fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a02:	4770      	bx	lr

08010a04 <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, SDMMC_DataInitTypeDef* Data)
{
 8010a04:	b480      	push	{r7}
 8010a06:	b085      	sub	sp, #20
 8010a08:	af00      	add	r7, sp, #0
 8010a0a:	6078      	str	r0, [r7, #4]
 8010a0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8010a0e:	2300      	movs	r3, #0
 8010a10:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 8010a12:	683b      	ldr	r3, [r7, #0]
 8010a14:	681a      	ldr	r2, [r3, #0]
 8010a16:	687b      	ldr	r3, [r7, #4]
 8010a18:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8010a1a:	683b      	ldr	r3, [r7, #0]
 8010a1c:	685a      	ldr	r2, [r3, #4]
 8010a1e:	687b      	ldr	r3, [r7, #4]
 8010a20:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010a22:	683b      	ldr	r3, [r7, #0]
 8010a24:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8010a26:	683b      	ldr	r3, [r7, #0]
 8010a28:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010a2a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8010a2c:	683b      	ldr	r3, [r7, #0]
 8010a2e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8010a30:	431a      	orrs	r2, r3
                       Data->DPSM);
 8010a32:	683b      	ldr	r3, [r7, #0]
 8010a34:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8010a36:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8010a38:	68fa      	ldr	r2, [r7, #12]
 8010a3a:	4313      	orrs	r3, r2
 8010a3c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8010a3e:	687b      	ldr	r3, [r7, #4]
 8010a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010a42:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8010a46:	68fb      	ldr	r3, [r7, #12]
 8010a48:	431a      	orrs	r2, r3
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8010a4e:	2300      	movs	r3, #0

}
 8010a50:	4618      	mov	r0, r3
 8010a52:	3714      	adds	r7, #20
 8010a54:	46bd      	mov	sp, r7
 8010a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a5a:	4770      	bx	lr

08010a5c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8010a5c:	b580      	push	{r7, lr}
 8010a5e:	b088      	sub	sp, #32
 8010a60:	af00      	add	r7, sp, #0
 8010a62:	6078      	str	r0, [r7, #4]
 8010a64:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8010a66:	683b      	ldr	r3, [r7, #0]
 8010a68:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8010a6a:	2310      	movs	r3, #16
 8010a6c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010a6e:	2340      	movs	r3, #64	@ 0x40
 8010a70:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010a72:	2300      	movs	r3, #0
 8010a74:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010a76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010a7a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010a7c:	f107 0308 	add.w	r3, r7, #8
 8010a80:	4619      	mov	r1, r3
 8010a82:	6878      	ldr	r0, [r7, #4]
 8010a84:	f7ff ff74 	bl	8010970 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8010a88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010a8c:	2110      	movs	r1, #16
 8010a8e:	6878      	ldr	r0, [r7, #4]
 8010a90:	f000 fa1a 	bl	8010ec8 <SDMMC_GetCmdResp1>
 8010a94:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010a96:	69fb      	ldr	r3, [r7, #28]
}
 8010a98:	4618      	mov	r0, r3
 8010a9a:	3720      	adds	r7, #32
 8010a9c:	46bd      	mov	sp, r7
 8010a9e:	bd80      	pop	{r7, pc}

08010aa0 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8010aa0:	b580      	push	{r7, lr}
 8010aa2:	b088      	sub	sp, #32
 8010aa4:	af00      	add	r7, sp, #0
 8010aa6:	6078      	str	r0, [r7, #4]
 8010aa8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010aaa:	683b      	ldr	r3, [r7, #0]
 8010aac:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8010aae:	2311      	movs	r3, #17
 8010ab0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010ab2:	2340      	movs	r3, #64	@ 0x40
 8010ab4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010ab6:	2300      	movs	r3, #0
 8010ab8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010aba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010abe:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010ac0:	f107 0308 	add.w	r3, r7, #8
 8010ac4:	4619      	mov	r1, r3
 8010ac6:	6878      	ldr	r0, [r7, #4]
 8010ac8:	f7ff ff52 	bl	8010970 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010acc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010ad0:	2111      	movs	r1, #17
 8010ad2:	6878      	ldr	r0, [r7, #4]
 8010ad4:	f000 f9f8 	bl	8010ec8 <SDMMC_GetCmdResp1>
 8010ad8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010ada:	69fb      	ldr	r3, [r7, #28]
}
 8010adc:	4618      	mov	r0, r3
 8010ade:	3720      	adds	r7, #32
 8010ae0:	46bd      	mov	sp, r7
 8010ae2:	bd80      	pop	{r7, pc}

08010ae4 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 8010ae4:	b580      	push	{r7, lr}
 8010ae6:	b088      	sub	sp, #32
 8010ae8:	af00      	add	r7, sp, #0
 8010aea:	6078      	str	r0, [r7, #4]
 8010aec:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8010aee:	683b      	ldr	r3, [r7, #0]
 8010af0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8010af2:	2312      	movs	r3, #18
 8010af4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010af6:	2340      	movs	r3, #64	@ 0x40
 8010af8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010afa:	2300      	movs	r3, #0
 8010afc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010afe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010b02:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010b04:	f107 0308 	add.w	r3, r7, #8
 8010b08:	4619      	mov	r1, r3
 8010b0a:	6878      	ldr	r0, [r7, #4]
 8010b0c:	f7ff ff30 	bl	8010970 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8010b10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010b14:	2112      	movs	r1, #18
 8010b16:	6878      	ldr	r0, [r7, #4]
 8010b18:	f000 f9d6 	bl	8010ec8 <SDMMC_GetCmdResp1>
 8010b1c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010b1e:	69fb      	ldr	r3, [r7, #28]
}
 8010b20:	4618      	mov	r0, r3
 8010b22:	3720      	adds	r7, #32
 8010b24:	46bd      	mov	sp, r7
 8010b26:	bd80      	pop	{r7, pc}

08010b28 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8010b28:	b580      	push	{r7, lr}
 8010b2a:	b088      	sub	sp, #32
 8010b2c:	af00      	add	r7, sp, #0
 8010b2e:	6078      	str	r0, [r7, #4]
 8010b30:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010b32:	683b      	ldr	r3, [r7, #0]
 8010b34:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8010b36:	2318      	movs	r3, #24
 8010b38:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010b3a:	2340      	movs	r3, #64	@ 0x40
 8010b3c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010b3e:	2300      	movs	r3, #0
 8010b40:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010b42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010b46:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010b48:	f107 0308 	add.w	r3, r7, #8
 8010b4c:	4619      	mov	r1, r3
 8010b4e:	6878      	ldr	r0, [r7, #4]
 8010b50:	f7ff ff0e 	bl	8010970 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8010b54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010b58:	2118      	movs	r1, #24
 8010b5a:	6878      	ldr	r0, [r7, #4]
 8010b5c:	f000 f9b4 	bl	8010ec8 <SDMMC_GetCmdResp1>
 8010b60:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010b62:	69fb      	ldr	r3, [r7, #28]
}
 8010b64:	4618      	mov	r0, r3
 8010b66:	3720      	adds	r7, #32
 8010b68:	46bd      	mov	sp, r7
 8010b6a:	bd80      	pop	{r7, pc}

08010b6c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8010b6c:	b580      	push	{r7, lr}
 8010b6e:	b088      	sub	sp, #32
 8010b70:	af00      	add	r7, sp, #0
 8010b72:	6078      	str	r0, [r7, #4]
 8010b74:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8010b76:	683b      	ldr	r3, [r7, #0]
 8010b78:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8010b7a:	2319      	movs	r3, #25
 8010b7c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010b7e:	2340      	movs	r3, #64	@ 0x40
 8010b80:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010b82:	2300      	movs	r3, #0
 8010b84:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010b86:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010b8a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010b8c:	f107 0308 	add.w	r3, r7, #8
 8010b90:	4619      	mov	r1, r3
 8010b92:	6878      	ldr	r0, [r7, #4]
 8010b94:	f7ff feec 	bl	8010970 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8010b98:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010b9c:	2119      	movs	r1, #25
 8010b9e:	6878      	ldr	r0, [r7, #4]
 8010ba0:	f000 f992 	bl	8010ec8 <SDMMC_GetCmdResp1>
 8010ba4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010ba6:	69fb      	ldr	r3, [r7, #28]
}
 8010ba8:	4618      	mov	r0, r3
 8010baa:	3720      	adds	r7, #32
 8010bac:	46bd      	mov	sp, r7
 8010bae:	bd80      	pop	{r7, pc}

08010bb0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 8010bb0:	b580      	push	{r7, lr}
 8010bb2:	b088      	sub	sp, #32
 8010bb4:	af00      	add	r7, sp, #0
 8010bb6:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8010bb8:	2300      	movs	r3, #0
 8010bba:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8010bbc:	230c      	movs	r3, #12
 8010bbe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010bc0:	2340      	movs	r3, #64	@ 0x40
 8010bc2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010bc4:	2300      	movs	r3, #0
 8010bc6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010bc8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010bcc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010bce:	f107 0308 	add.w	r3, r7, #8
 8010bd2:	4619      	mov	r1, r3
 8010bd4:	6878      	ldr	r0, [r7, #4]
 8010bd6:	f7ff fecb 	bl	8010970 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8010bda:	4a05      	ldr	r2, [pc, #20]	@ (8010bf0 <SDMMC_CmdStopTransfer+0x40>)
 8010bdc:	210c      	movs	r1, #12
 8010bde:	6878      	ldr	r0, [r7, #4]
 8010be0:	f000 f972 	bl	8010ec8 <SDMMC_GetCmdResp1>
 8010be4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010be6:	69fb      	ldr	r3, [r7, #28]
}
 8010be8:	4618      	mov	r0, r3
 8010bea:	3720      	adds	r7, #32
 8010bec:	46bd      	mov	sp, r7
 8010bee:	bd80      	pop	{r7, pc}
 8010bf0:	05f5e100 	.word	0x05f5e100

08010bf4 <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint64_t Addr)
{
 8010bf4:	b580      	push	{r7, lr}
 8010bf6:	b08a      	sub	sp, #40	@ 0x28
 8010bf8:	af00      	add	r7, sp, #0
 8010bfa:	60f8      	str	r0, [r7, #12]
 8010bfc:	e9c7 2300 	strd	r2, r3, [r7]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8010c00:	683b      	ldr	r3, [r7, #0]
 8010c02:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8010c04:	2307      	movs	r3, #7
 8010c06:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010c08:	2340      	movs	r3, #64	@ 0x40
 8010c0a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010c0c:	2300      	movs	r3, #0
 8010c0e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010c10:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c14:	623b      	str	r3, [r7, #32]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010c16:	f107 0310 	add.w	r3, r7, #16
 8010c1a:	4619      	mov	r1, r3
 8010c1c:	68f8      	ldr	r0, [r7, #12]
 8010c1e:	f7ff fea7 	bl	8010970 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8010c22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010c26:	2107      	movs	r1, #7
 8010c28:	68f8      	ldr	r0, [r7, #12]
 8010c2a:	f000 f94d 	bl	8010ec8 <SDMMC_GetCmdResp1>
 8010c2e:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8010c30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8010c32:	4618      	mov	r0, r3
 8010c34:	3728      	adds	r7, #40	@ 0x28
 8010c36:	46bd      	mov	sp, r7
 8010c38:	bd80      	pop	{r7, pc}

08010c3a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8010c3a:	b580      	push	{r7, lr}
 8010c3c:	b088      	sub	sp, #32
 8010c3e:	af00      	add	r7, sp, #0
 8010c40:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8010c42:	2300      	movs	r3, #0
 8010c44:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8010c46:	2300      	movs	r3, #0
 8010c48:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8010c4a:	2300      	movs	r3, #0
 8010c4c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010c4e:	2300      	movs	r3, #0
 8010c50:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010c52:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c56:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010c58:	f107 0308 	add.w	r3, r7, #8
 8010c5c:	4619      	mov	r1, r3
 8010c5e:	6878      	ldr	r0, [r7, #4]
 8010c60:	f7ff fe86 	bl	8010970 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 8010c64:	6878      	ldr	r0, [r7, #4]
 8010c66:	f000 fb67 	bl	8011338 <SDMMC_GetCmdError>
 8010c6a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010c6c:	69fb      	ldr	r3, [r7, #28]
}
 8010c6e:	4618      	mov	r0, r3
 8010c70:	3720      	adds	r7, #32
 8010c72:	46bd      	mov	sp, r7
 8010c74:	bd80      	pop	{r7, pc}

08010c76 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDMMC_TypeDef *SDMMCx)
{
 8010c76:	b580      	push	{r7, lr}
 8010c78:	b088      	sub	sp, #32
 8010c7a:	af00      	add	r7, sp, #0
 8010c7c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8010c7e:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 8010c82:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8010c84:	2308      	movs	r3, #8
 8010c86:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010c88:	2340      	movs	r3, #64	@ 0x40
 8010c8a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010c8c:	2300      	movs	r3, #0
 8010c8e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010c90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010c94:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010c96:	f107 0308 	add.w	r3, r7, #8
 8010c9a:	4619      	mov	r1, r3
 8010c9c:	6878      	ldr	r0, [r7, #4]
 8010c9e:	f7ff fe67 	bl	8010970 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDMMCx);
 8010ca2:	6878      	ldr	r0, [r7, #4]
 8010ca4:	f000 fafa 	bl	801129c <SDMMC_GetCmdResp7>
 8010ca8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010caa:	69fb      	ldr	r3, [r7, #28]
}
 8010cac:	4618      	mov	r0, r3
 8010cae:	3720      	adds	r7, #32
 8010cb0:	46bd      	mov	sp, r7
 8010cb2:	bd80      	pop	{r7, pc}

08010cb4 <SDMMC_CmdAppCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010cb4:	b580      	push	{r7, lr}
 8010cb6:	b088      	sub	sp, #32
 8010cb8:	af00      	add	r7, sp, #0
 8010cba:	6078      	str	r0, [r7, #4]
 8010cbc:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8010cbe:	683b      	ldr	r3, [r7, #0]
 8010cc0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8010cc2:	2337      	movs	r3, #55	@ 0x37
 8010cc4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010cc6:	2340      	movs	r3, #64	@ 0x40
 8010cc8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010cca:	2300      	movs	r3, #0
 8010ccc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010cce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010cd2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010cd4:	f107 0308 	add.w	r3, r7, #8
 8010cd8:	4619      	mov	r1, r3
 8010cda:	6878      	ldr	r0, [r7, #4]
 8010cdc:	f7ff fe48 	bl	8010970 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8010ce0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010ce4:	2137      	movs	r1, #55	@ 0x37
 8010ce6:	6878      	ldr	r0, [r7, #4]
 8010ce8:	f000 f8ee 	bl	8010ec8 <SDMMC_GetCmdResp1>
 8010cec:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010cee:	69fb      	ldr	r3, [r7, #28]
}
 8010cf0:	4618      	mov	r0, r3
 8010cf2:	3720      	adds	r7, #32
 8010cf4:	46bd      	mov	sp, r7
 8010cf6:	bd80      	pop	{r7, pc}

08010cf8 <SDMMC_CmdAppOperCommand>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010cf8:	b580      	push	{r7, lr}
 8010cfa:	b088      	sub	sp, #32
 8010cfc:	af00      	add	r7, sp, #0
 8010cfe:	6078      	str	r0, [r7, #4]
 8010d00:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8010d02:	683a      	ldr	r2, [r7, #0]
 8010d04:	4b0d      	ldr	r3, [pc, #52]	@ (8010d3c <SDMMC_CmdAppOperCommand+0x44>)
 8010d06:	4313      	orrs	r3, r2
 8010d08:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8010d0a:	2329      	movs	r3, #41	@ 0x29
 8010d0c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010d0e:	2340      	movs	r3, #64	@ 0x40
 8010d10:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010d12:	2300      	movs	r3, #0
 8010d14:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010d16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d1a:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010d1c:	f107 0308 	add.w	r3, r7, #8
 8010d20:	4619      	mov	r1, r3
 8010d22:	6878      	ldr	r0, [r7, #4]
 8010d24:	f7ff fe24 	bl	8010970 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8010d28:	6878      	ldr	r0, [r7, #4]
 8010d2a:	f000 fa03 	bl	8011134 <SDMMC_GetCmdResp3>
 8010d2e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010d30:	69fb      	ldr	r3, [r7, #28]
}
 8010d32:	4618      	mov	r0, r3
 8010d34:	3720      	adds	r7, #32
 8010d36:	46bd      	mov	sp, r7
 8010d38:	bd80      	pop	{r7, pc}
 8010d3a:	bf00      	nop
 8010d3c:	80100000 	.word	0x80100000

08010d40 <SDMMC_CmdBusWidth>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDMMC_TypeDef *SDMMCx, uint32_t BusWidth)
{
 8010d40:	b580      	push	{r7, lr}
 8010d42:	b088      	sub	sp, #32
 8010d44:	af00      	add	r7, sp, #0
 8010d46:	6078      	str	r0, [r7, #4]
 8010d48:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8010d4a:	683b      	ldr	r3, [r7, #0]
 8010d4c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8010d4e:	2306      	movs	r3, #6
 8010d50:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010d52:	2340      	movs	r3, #64	@ 0x40
 8010d54:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010d56:	2300      	movs	r3, #0
 8010d58:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010d5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010d5e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010d60:	f107 0308 	add.w	r3, r7, #8
 8010d64:	4619      	mov	r1, r3
 8010d66:	6878      	ldr	r0, [r7, #4]
 8010d68:	f7ff fe02 	bl	8010970 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDMMC_CMDTIMEOUT);
 8010d6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010d70:	2106      	movs	r1, #6
 8010d72:	6878      	ldr	r0, [r7, #4]
 8010d74:	f000 f8a8 	bl	8010ec8 <SDMMC_GetCmdResp1>
 8010d78:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010d7a:	69fb      	ldr	r3, [r7, #28]
}
 8010d7c:	4618      	mov	r0, r3
 8010d7e:	3720      	adds	r7, #32
 8010d80:	46bd      	mov	sp, r7
 8010d82:	bd80      	pop	{r7, pc}

08010d84 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDMMC_TypeDef *SDMMCx)
{
 8010d84:	b580      	push	{r7, lr}
 8010d86:	b088      	sub	sp, #32
 8010d88:	af00      	add	r7, sp, #0
 8010d8a:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8010d8c:	2300      	movs	r3, #0
 8010d8e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8010d90:	2333      	movs	r3, #51	@ 0x33
 8010d92:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010d94:	2340      	movs	r3, #64	@ 0x40
 8010d96:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010d98:	2300      	movs	r3, #0
 8010d9a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010d9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010da0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010da2:	f107 0308 	add.w	r3, r7, #8
 8010da6:	4619      	mov	r1, r3
 8010da8:	6878      	ldr	r0, [r7, #4]
 8010daa:	f7ff fde1 	bl	8010970 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SD_APP_SEND_SCR, SDMMC_CMDTIMEOUT);
 8010dae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010db2:	2133      	movs	r1, #51	@ 0x33
 8010db4:	6878      	ldr	r0, [r7, #4]
 8010db6:	f000 f887 	bl	8010ec8 <SDMMC_GetCmdResp1>
 8010dba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010dbc:	69fb      	ldr	r3, [r7, #28]
}
 8010dbe:	4618      	mov	r0, r3
 8010dc0:	3720      	adds	r7, #32
 8010dc2:	46bd      	mov	sp, r7
 8010dc4:	bd80      	pop	{r7, pc}

08010dc6 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 8010dc6:	b580      	push	{r7, lr}
 8010dc8:	b088      	sub	sp, #32
 8010dca:	af00      	add	r7, sp, #0
 8010dcc:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8010dce:	2300      	movs	r3, #0
 8010dd0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8010dd2:	2302      	movs	r3, #2
 8010dd4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8010dd6:	23c0      	movs	r3, #192	@ 0xc0
 8010dd8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010dda:	2300      	movs	r3, #0
 8010ddc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010dde:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010de2:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010de4:	f107 0308 	add.w	r3, r7, #8
 8010de8:	4619      	mov	r1, r3
 8010dea:	6878      	ldr	r0, [r7, #4]
 8010dec:	f7ff fdc0 	bl	8010970 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010df0:	6878      	ldr	r0, [r7, #4]
 8010df2:	f000 f957 	bl	80110a4 <SDMMC_GetCmdResp2>
 8010df6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010df8:	69fb      	ldr	r3, [r7, #28]
}
 8010dfa:	4618      	mov	r0, r3
 8010dfc:	3720      	adds	r7, #32
 8010dfe:	46bd      	mov	sp, r7
 8010e00:	bd80      	pop	{r7, pc}

08010e02 <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010e02:	b580      	push	{r7, lr}
 8010e04:	b088      	sub	sp, #32
 8010e06:	af00      	add	r7, sp, #0
 8010e08:	6078      	str	r0, [r7, #4]
 8010e0a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8010e0c:	683b      	ldr	r3, [r7, #0]
 8010e0e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8010e10:	2309      	movs	r3, #9
 8010e12:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8010e14:	23c0      	movs	r3, #192	@ 0xc0
 8010e16:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010e18:	2300      	movs	r3, #0
 8010e1a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010e1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e20:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010e22:	f107 0308 	add.w	r3, r7, #8
 8010e26:	4619      	mov	r1, r3
 8010e28:	6878      	ldr	r0, [r7, #4]
 8010e2a:	f7ff fda1 	bl	8010970 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8010e2e:	6878      	ldr	r0, [r7, #4]
 8010e30:	f000 f938 	bl	80110a4 <SDMMC_GetCmdResp2>
 8010e34:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010e36:	69fb      	ldr	r3, [r7, #28]
}
 8010e38:	4618      	mov	r0, r3
 8010e3a:	3720      	adds	r7, #32
 8010e3c:	46bd      	mov	sp, r7
 8010e3e:	bd80      	pop	{r7, pc}

08010e40 <SDMMC_CmdSetRelAdd>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDMMC_TypeDef *SDMMCx, uint16_t *pRCA)
{
 8010e40:	b580      	push	{r7, lr}
 8010e42:	b088      	sub	sp, #32
 8010e44:	af00      	add	r7, sp, #0
 8010e46:	6078      	str	r0, [r7, #4]
 8010e48:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8010e4a:	2300      	movs	r3, #0
 8010e4c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8010e4e:	2303      	movs	r3, #3
 8010e50:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010e52:	2340      	movs	r3, #64	@ 0x40
 8010e54:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010e56:	2300      	movs	r3, #0
 8010e58:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010e5a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010e5e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010e60:	f107 0308 	add.w	r3, r7, #8
 8010e64:	4619      	mov	r1, r3
 8010e66:	6878      	ldr	r0, [r7, #4]
 8010e68:	f7ff fd82 	bl	8010970 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDMMCx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8010e6c:	683a      	ldr	r2, [r7, #0]
 8010e6e:	2103      	movs	r1, #3
 8010e70:	6878      	ldr	r0, [r7, #4]
 8010e72:	f000 f99d 	bl	80111b0 <SDMMC_GetCmdResp6>
 8010e76:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010e78:	69fb      	ldr	r3, [r7, #28]
}
 8010e7a:	4618      	mov	r0, r3
 8010e7c:	3720      	adds	r7, #32
 8010e7e:	46bd      	mov	sp, r7
 8010e80:	bd80      	pop	{r7, pc}

08010e82 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8010e82:	b580      	push	{r7, lr}
 8010e84:	b088      	sub	sp, #32
 8010e86:	af00      	add	r7, sp, #0
 8010e88:	6078      	str	r0, [r7, #4]
 8010e8a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8010e8c:	683b      	ldr	r3, [r7, #0]
 8010e8e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8010e90:	230d      	movs	r3, #13
 8010e92:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8010e94:	2340      	movs	r3, #64	@ 0x40
 8010e96:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8010e98:	2300      	movs	r3, #0
 8010e9a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8010e9c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010ea0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8010ea2:	f107 0308 	add.w	r3, r7, #8
 8010ea6:	4619      	mov	r1, r3
 8010ea8:	6878      	ldr	r0, [r7, #4]
 8010eaa:	f7ff fd61 	bl	8010970 <SDMMC_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8010eae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8010eb2:	210d      	movs	r1, #13
 8010eb4:	6878      	ldr	r0, [r7, #4]
 8010eb6:	f000 f807 	bl	8010ec8 <SDMMC_GetCmdResp1>
 8010eba:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8010ebc:	69fb      	ldr	r3, [r7, #28]
}
 8010ebe:	4618      	mov	r0, r3
 8010ec0:	3720      	adds	r7, #32
 8010ec2:	46bd      	mov	sp, r7
 8010ec4:	bd80      	pop	{r7, pc}
	...

08010ec8 <SDMMC_GetCmdResp1>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8010ec8:	b580      	push	{r7, lr}
 8010eca:	b088      	sub	sp, #32
 8010ecc:	af00      	add	r7, sp, #0
 8010ece:	60f8      	str	r0, [r7, #12]
 8010ed0:	460b      	mov	r3, r1
 8010ed2:	607a      	str	r2, [r7, #4]
 8010ed4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8010ed6:	4b70      	ldr	r3, [pc, #448]	@ (8011098 <SDMMC_GetCmdResp1+0x1d0>)
 8010ed8:	681b      	ldr	r3, [r3, #0]
 8010eda:	4a70      	ldr	r2, [pc, #448]	@ (801109c <SDMMC_GetCmdResp1+0x1d4>)
 8010edc:	fba2 2303 	umull	r2, r3, r2, r3
 8010ee0:	0a5a      	lsrs	r2, r3, #9
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	fb02 f303 	mul.w	r3, r2, r3
 8010ee8:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8010eea:	69fb      	ldr	r3, [r7, #28]
 8010eec:	1e5a      	subs	r2, r3, #1
 8010eee:	61fa      	str	r2, [r7, #28]
 8010ef0:	2b00      	cmp	r3, #0
 8010ef2:	d102      	bne.n	8010efa <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8010ef4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8010ef8:	e0c9      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8010efa:	68fb      	ldr	r3, [r7, #12]
 8010efc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010efe:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010f00:	69bb      	ldr	r3, [r7, #24]
 8010f02:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8010f06:	2b00      	cmp	r3, #0
 8010f08:	d0ef      	beq.n	8010eea <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8010f0a:	69bb      	ldr	r3, [r7, #24]
 8010f0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8010f10:	2b00      	cmp	r3, #0
 8010f12:	d1ea      	bne.n	8010eea <SDMMC_GetCmdResp1+0x22>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f18:	f003 0304 	and.w	r3, r3, #4
 8010f1c:	2b00      	cmp	r3, #0
 8010f1e:	d004      	beq.n	8010f2a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8010f20:	68fb      	ldr	r3, [r7, #12]
 8010f22:	2204      	movs	r2, #4
 8010f24:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8010f26:	2304      	movs	r3, #4
 8010f28:	e0b1      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8010f2a:	68fb      	ldr	r3, [r7, #12]
 8010f2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010f2e:	f003 0301 	and.w	r3, r3, #1
 8010f32:	2b00      	cmp	r3, #0
 8010f34:	d004      	beq.n	8010f40 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8010f36:	68fb      	ldr	r3, [r7, #12]
 8010f38:	2201      	movs	r2, #1
 8010f3a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010f3c:	2301      	movs	r3, #1
 8010f3e:	e0a6      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8010f40:	68fb      	ldr	r3, [r7, #12]
 8010f42:	22c5      	movs	r2, #197	@ 0xc5
 8010f44:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8010f46:	68f8      	ldr	r0, [r7, #12]
 8010f48:	f7ff fd3c 	bl	80109c4 <SDMMC_GetCommandResponse>
 8010f4c:	4603      	mov	r3, r0
 8010f4e:	461a      	mov	r2, r3
 8010f50:	7afb      	ldrb	r3, [r7, #11]
 8010f52:	4293      	cmp	r3, r2
 8010f54:	d001      	beq.n	8010f5a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8010f56:	2301      	movs	r3, #1
 8010f58:	e099      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8010f5a:	2100      	movs	r1, #0
 8010f5c:	68f8      	ldr	r0, [r7, #12]
 8010f5e:	f7ff fd3e 	bl	80109de <SDMMC_GetResponse>
 8010f62:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8010f64:	697a      	ldr	r2, [r7, #20]
 8010f66:	4b4e      	ldr	r3, [pc, #312]	@ (80110a0 <SDMMC_GetCmdResp1+0x1d8>)
 8010f68:	4013      	ands	r3, r2
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d101      	bne.n	8010f72 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8010f6e:	2300      	movs	r3, #0
 8010f70:	e08d      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8010f72:	697b      	ldr	r3, [r7, #20]
 8010f74:	2b00      	cmp	r3, #0
 8010f76:	da02      	bge.n	8010f7e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8010f78:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8010f7c:	e087      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8010f7e:	697b      	ldr	r3, [r7, #20]
 8010f80:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8010f84:	2b00      	cmp	r3, #0
 8010f86:	d001      	beq.n	8010f8c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8010f88:	2340      	movs	r3, #64	@ 0x40
 8010f8a:	e080      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8010f8c:	697b      	ldr	r3, [r7, #20]
 8010f8e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8010f92:	2b00      	cmp	r3, #0
 8010f94:	d001      	beq.n	8010f9a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8010f96:	2380      	movs	r3, #128	@ 0x80
 8010f98:	e079      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8010f9a:	697b      	ldr	r3, [r7, #20]
 8010f9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8010fa0:	2b00      	cmp	r3, #0
 8010fa2:	d002      	beq.n	8010faa <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8010fa4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010fa8:	e071      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8010faa:	697b      	ldr	r3, [r7, #20]
 8010fac:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8010fb0:	2b00      	cmp	r3, #0
 8010fb2:	d002      	beq.n	8010fba <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8010fb4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8010fb8:	e069      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8010fba:	697b      	ldr	r3, [r7, #20]
 8010fbc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d002      	beq.n	8010fca <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8010fc4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8010fc8:	e061      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8010fca:	697b      	ldr	r3, [r7, #20]
 8010fcc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010fd0:	2b00      	cmp	r3, #0
 8010fd2:	d002      	beq.n	8010fda <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8010fd4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8010fd8:	e059      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8010fda:	697b      	ldr	r3, [r7, #20]
 8010fdc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	d002      	beq.n	8010fea <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8010fe4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8010fe8:	e051      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8010fea:	697b      	ldr	r3, [r7, #20]
 8010fec:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8010ff0:	2b00      	cmp	r3, #0
 8010ff2:	d002      	beq.n	8010ffa <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8010ff4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8010ff8:	e049      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8010ffa:	697b      	ldr	r3, [r7, #20]
 8010ffc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8011000:	2b00      	cmp	r3, #0
 8011002:	d002      	beq.n	801100a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8011004:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8011008:	e041      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 801100a:	697b      	ldr	r3, [r7, #20]
 801100c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8011010:	2b00      	cmp	r3, #0
 8011012:	d002      	beq.n	801101a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8011014:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011018:	e039      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 801101a:	697b      	ldr	r3, [r7, #20]
 801101c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8011020:	2b00      	cmp	r3, #0
 8011022:	d002      	beq.n	801102a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8011024:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8011028:	e031      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 801102a:	697b      	ldr	r3, [r7, #20]
 801102c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8011030:	2b00      	cmp	r3, #0
 8011032:	d002      	beq.n	801103a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8011034:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8011038:	e029      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 801103a:	697b      	ldr	r3, [r7, #20]
 801103c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8011040:	2b00      	cmp	r3, #0
 8011042:	d002      	beq.n	801104a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8011044:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8011048:	e021      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 801104a:	697b      	ldr	r3, [r7, #20]
 801104c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8011050:	2b00      	cmp	r3, #0
 8011052:	d002      	beq.n	801105a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8011054:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8011058:	e019      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 801105a:	697b      	ldr	r3, [r7, #20]
 801105c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011060:	2b00      	cmp	r3, #0
 8011062:	d002      	beq.n	801106a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8011064:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8011068:	e011      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 801106a:	697b      	ldr	r3, [r7, #20]
 801106c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8011070:	2b00      	cmp	r3, #0
 8011072:	d002      	beq.n	801107a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8011074:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8011078:	e009      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 801107a:	697b      	ldr	r3, [r7, #20]
 801107c:	f003 0308 	and.w	r3, r3, #8
 8011080:	2b00      	cmp	r3, #0
 8011082:	d002      	beq.n	801108a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8011084:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8011088:	e001      	b.n	801108e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 801108a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 801108e:	4618      	mov	r0, r3
 8011090:	3720      	adds	r7, #32
 8011092:	46bd      	mov	sp, r7
 8011094:	bd80      	pop	{r7, pc}
 8011096:	bf00      	nop
 8011098:	20012000 	.word	0x20012000
 801109c:	10624dd3 	.word	0x10624dd3
 80110a0:	fdffe008 	.word	0xfdffe008

080110a4 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 80110a4:	b480      	push	{r7}
 80110a6:	b085      	sub	sp, #20
 80110a8:	af00      	add	r7, sp, #0
 80110aa:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80110ac:	4b1f      	ldr	r3, [pc, #124]	@ (801112c <SDMMC_GetCmdResp2+0x88>)
 80110ae:	681b      	ldr	r3, [r3, #0]
 80110b0:	4a1f      	ldr	r2, [pc, #124]	@ (8011130 <SDMMC_GetCmdResp2+0x8c>)
 80110b2:	fba2 2303 	umull	r2, r3, r2, r3
 80110b6:	0a5b      	lsrs	r3, r3, #9
 80110b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80110bc:	fb02 f303 	mul.w	r3, r2, r3
 80110c0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80110c2:	68fb      	ldr	r3, [r7, #12]
 80110c4:	1e5a      	subs	r2, r3, #1
 80110c6:	60fa      	str	r2, [r7, #12]
 80110c8:	2b00      	cmp	r3, #0
 80110ca:	d102      	bne.n	80110d2 <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80110cc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80110d0:	e026      	b.n	8011120 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 80110d2:	687b      	ldr	r3, [r7, #4]
 80110d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80110d6:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80110d8:	68bb      	ldr	r3, [r7, #8]
 80110da:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d0ef      	beq.n	80110c2 <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80110e2:	68bb      	ldr	r3, [r7, #8]
 80110e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	d1ea      	bne.n	80110c2 <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80110ec:	687b      	ldr	r3, [r7, #4]
 80110ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80110f0:	f003 0304 	and.w	r3, r3, #4
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	d004      	beq.n	8011102 <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	2204      	movs	r2, #4
 80110fc:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80110fe:	2304      	movs	r3, #4
 8011100:	e00e      	b.n	8011120 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011102:	687b      	ldr	r3, [r7, #4]
 8011104:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011106:	f003 0301 	and.w	r3, r3, #1
 801110a:	2b00      	cmp	r3, #0
 801110c:	d004      	beq.n	8011118 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	2201      	movs	r2, #1
 8011112:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011114:	2301      	movs	r3, #1
 8011116:	e003      	b.n	8011120 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	22c5      	movs	r2, #197	@ 0xc5
 801111c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 801111e:	2300      	movs	r3, #0
}
 8011120:	4618      	mov	r0, r3
 8011122:	3714      	adds	r7, #20
 8011124:	46bd      	mov	sp, r7
 8011126:	f85d 7b04 	ldr.w	r7, [sp], #4
 801112a:	4770      	bx	lr
 801112c:	20012000 	.word	0x20012000
 8011130:	10624dd3 	.word	0x10624dd3

08011134 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8011134:	b480      	push	{r7}
 8011136:	b085      	sub	sp, #20
 8011138:	af00      	add	r7, sp, #0
 801113a:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 801113c:	4b1a      	ldr	r3, [pc, #104]	@ (80111a8 <SDMMC_GetCmdResp3+0x74>)
 801113e:	681b      	ldr	r3, [r3, #0]
 8011140:	4a1a      	ldr	r2, [pc, #104]	@ (80111ac <SDMMC_GetCmdResp3+0x78>)
 8011142:	fba2 2303 	umull	r2, r3, r2, r3
 8011146:	0a5b      	lsrs	r3, r3, #9
 8011148:	f241 3288 	movw	r2, #5000	@ 0x1388
 801114c:	fb02 f303 	mul.w	r3, r2, r3
 8011150:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8011152:	68fb      	ldr	r3, [r7, #12]
 8011154:	1e5a      	subs	r2, r3, #1
 8011156:	60fa      	str	r2, [r7, #12]
 8011158:	2b00      	cmp	r3, #0
 801115a:	d102      	bne.n	8011162 <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 801115c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011160:	e01b      	b.n	801119a <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011166:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011168:	68bb      	ldr	r3, [r7, #8]
 801116a:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 801116e:	2b00      	cmp	r3, #0
 8011170:	d0ef      	beq.n	8011152 <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8011172:	68bb      	ldr	r3, [r7, #8]
 8011174:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8011178:	2b00      	cmp	r3, #0
 801117a:	d1ea      	bne.n	8011152 <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 801117c:	687b      	ldr	r3, [r7, #4]
 801117e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011180:	f003 0304 	and.w	r3, r3, #4
 8011184:	2b00      	cmp	r3, #0
 8011186:	d004      	beq.n	8011192 <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8011188:	687b      	ldr	r3, [r7, #4]
 801118a:	2204      	movs	r2, #4
 801118c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 801118e:	2304      	movs	r3, #4
 8011190:	e003      	b.n	801119a <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011192:	687b      	ldr	r3, [r7, #4]
 8011194:	22c5      	movs	r2, #197	@ 0xc5
 8011196:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8011198:	2300      	movs	r3, #0
}
 801119a:	4618      	mov	r0, r3
 801119c:	3714      	adds	r7, #20
 801119e:	46bd      	mov	sp, r7
 80111a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80111a4:	4770      	bx	lr
 80111a6:	bf00      	nop
 80111a8:	20012000 	.word	0x20012000
 80111ac:	10624dd3 	.word	0x10624dd3

080111b0 <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80111b0:	b580      	push	{r7, lr}
 80111b2:	b088      	sub	sp, #32
 80111b4:	af00      	add	r7, sp, #0
 80111b6:	60f8      	str	r0, [r7, #12]
 80111b8:	460b      	mov	r3, r1
 80111ba:	607a      	str	r2, [r7, #4]
 80111bc:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80111be:	4b35      	ldr	r3, [pc, #212]	@ (8011294 <SDMMC_GetCmdResp6+0xe4>)
 80111c0:	681b      	ldr	r3, [r3, #0]
 80111c2:	4a35      	ldr	r2, [pc, #212]	@ (8011298 <SDMMC_GetCmdResp6+0xe8>)
 80111c4:	fba2 2303 	umull	r2, r3, r2, r3
 80111c8:	0a5b      	lsrs	r3, r3, #9
 80111ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80111ce:	fb02 f303 	mul.w	r3, r2, r3
 80111d2:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 80111d4:	69fb      	ldr	r3, [r7, #28]
 80111d6:	1e5a      	subs	r2, r3, #1
 80111d8:	61fa      	str	r2, [r7, #28]
 80111da:	2b00      	cmp	r3, #0
 80111dc:	d102      	bne.n	80111e4 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 80111de:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80111e2:	e052      	b.n	801128a <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDMMCx->STA;
 80111e4:	68fb      	ldr	r3, [r7, #12]
 80111e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80111e8:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80111ea:	69bb      	ldr	r3, [r7, #24]
 80111ec:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d0ef      	beq.n	80111d4 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80111f4:	69bb      	ldr	r3, [r7, #24]
 80111f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80111fa:	2b00      	cmp	r3, #0
 80111fc:	d1ea      	bne.n	80111d4 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80111fe:	68fb      	ldr	r3, [r7, #12]
 8011200:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011202:	f003 0304 	and.w	r3, r3, #4
 8011206:	2b00      	cmp	r3, #0
 8011208:	d004      	beq.n	8011214 <SDMMC_GetCmdResp6+0x64>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 801120a:	68fb      	ldr	r3, [r7, #12]
 801120c:	2204      	movs	r2, #4
 801120e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8011210:	2304      	movs	r3, #4
 8011212:	e03a      	b.n	801128a <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8011214:	68fb      	ldr	r3, [r7, #12]
 8011216:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011218:	f003 0301 	and.w	r3, r3, #1
 801121c:	2b00      	cmp	r3, #0
 801121e:	d004      	beq.n	801122a <SDMMC_GetCmdResp6+0x7a>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011220:	68fb      	ldr	r3, [r7, #12]
 8011222:	2201      	movs	r2, #1
 8011224:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8011226:	2301      	movs	r3, #1
 8011228:	e02f      	b.n	801128a <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 801122a:	68f8      	ldr	r0, [r7, #12]
 801122c:	f7ff fbca 	bl	80109c4 <SDMMC_GetCommandResponse>
 8011230:	4603      	mov	r3, r0
 8011232:	461a      	mov	r2, r3
 8011234:	7afb      	ldrb	r3, [r7, #11]
 8011236:	4293      	cmp	r3, r2
 8011238:	d001      	beq.n	801123e <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801123a:	2301      	movs	r3, #1
 801123c:	e025      	b.n	801128a <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 801123e:	68fb      	ldr	r3, [r7, #12]
 8011240:	22c5      	movs	r2, #197	@ 0xc5
 8011242:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8011244:	2100      	movs	r1, #0
 8011246:	68f8      	ldr	r0, [r7, #12]
 8011248:	f7ff fbc9 	bl	80109de <SDMMC_GetResponse>
 801124c:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 801124e:	697b      	ldr	r3, [r7, #20]
 8011250:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8011254:	2b00      	cmp	r3, #0
 8011256:	d106      	bne.n	8011266 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8011258:	697b      	ldr	r3, [r7, #20]
 801125a:	0c1b      	lsrs	r3, r3, #16
 801125c:	b29a      	uxth	r2, r3
 801125e:	687b      	ldr	r3, [r7, #4]
 8011260:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8011262:	2300      	movs	r3, #0
 8011264:	e011      	b.n	801128a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8011266:	697b      	ldr	r3, [r7, #20]
 8011268:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 801126c:	2b00      	cmp	r3, #0
 801126e:	d002      	beq.n	8011276 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8011270:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8011274:	e009      	b.n	801128a <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8011276:	697b      	ldr	r3, [r7, #20]
 8011278:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801127c:	2b00      	cmp	r3, #0
 801127e:	d002      	beq.n	8011286 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8011280:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8011284:	e001      	b.n	801128a <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8011286:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 801128a:	4618      	mov	r0, r3
 801128c:	3720      	adds	r7, #32
 801128e:	46bd      	mov	sp, r7
 8011290:	bd80      	pop	{r7, pc}
 8011292:	bf00      	nop
 8011294:	20012000 	.word	0x20012000
 8011298:	10624dd3 	.word	0x10624dd3

0801129c <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
 801129c:	b480      	push	{r7}
 801129e:	b085      	sub	sp, #20
 80112a0:	af00      	add	r7, sp, #0
 80112a2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80112a4:	4b22      	ldr	r3, [pc, #136]	@ (8011330 <SDMMC_GetCmdResp7+0x94>)
 80112a6:	681b      	ldr	r3, [r3, #0]
 80112a8:	4a22      	ldr	r2, [pc, #136]	@ (8011334 <SDMMC_GetCmdResp7+0x98>)
 80112aa:	fba2 2303 	umull	r2, r3, r2, r3
 80112ae:	0a5b      	lsrs	r3, r3, #9
 80112b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80112b4:	fb02 f303 	mul.w	r3, r2, r3
 80112b8:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80112ba:	68fb      	ldr	r3, [r7, #12]
 80112bc:	1e5a      	subs	r2, r3, #1
 80112be:	60fa      	str	r2, [r7, #12]
 80112c0:	2b00      	cmp	r3, #0
 80112c2:	d102      	bne.n	80112ca <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 80112c4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80112c8:	e02c      	b.n	8011324 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDMMCx->STA;
 80112ca:	687b      	ldr	r3, [r7, #4]
 80112cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80112ce:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80112d0:	68bb      	ldr	r3, [r7, #8]
 80112d2:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80112d6:	2b00      	cmp	r3, #0
 80112d8:	d0ef      	beq.n	80112ba <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 80112da:	68bb      	ldr	r3, [r7, #8]
 80112dc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d1ea      	bne.n	80112ba <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80112e4:	687b      	ldr	r3, [r7, #4]
 80112e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80112e8:	f003 0304 	and.w	r3, r3, #4
 80112ec:	2b00      	cmp	r3, #0
 80112ee:	d004      	beq.n	80112fa <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80112f0:	687b      	ldr	r3, [r7, #4]
 80112f2:	2204      	movs	r2, #4
 80112f4:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80112f6:	2304      	movs	r3, #4
 80112f8:	e014      	b.n	8011324 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80112fa:	687b      	ldr	r3, [r7, #4]
 80112fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80112fe:	f003 0301 	and.w	r3, r3, #1
 8011302:	2b00      	cmp	r3, #0
 8011304:	d004      	beq.n	8011310 <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8011306:	687b      	ldr	r3, [r7, #4]
 8011308:	2201      	movs	r2, #1
 801130a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 801130c:	2301      	movs	r3, #1
 801130e:	e009      	b.n	8011324 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011314:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8011318:	2b00      	cmp	r3, #0
 801131a:	d002      	beq.n	8011322 <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 801131c:	687b      	ldr	r3, [r7, #4]
 801131e:	2240      	movs	r2, #64	@ 0x40
 8011320:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8011322:	2300      	movs	r3, #0
  
}
 8011324:	4618      	mov	r0, r3
 8011326:	3714      	adds	r7, #20
 8011328:	46bd      	mov	sp, r7
 801132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801132e:	4770      	bx	lr
 8011330:	20012000 	.word	0x20012000
 8011334:	10624dd3 	.word	0x10624dd3

08011338 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8011338:	b480      	push	{r7}
 801133a:	b085      	sub	sp, #20
 801133c:	af00      	add	r7, sp, #0
 801133e:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8011340:	4b11      	ldr	r3, [pc, #68]	@ (8011388 <SDMMC_GetCmdError+0x50>)
 8011342:	681b      	ldr	r3, [r3, #0]
 8011344:	4a11      	ldr	r2, [pc, #68]	@ (801138c <SDMMC_GetCmdError+0x54>)
 8011346:	fba2 2303 	umull	r2, r3, r2, r3
 801134a:	0a5b      	lsrs	r3, r3, #9
 801134c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8011350:	fb02 f303 	mul.w	r3, r2, r3
 8011354:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8011356:	68fb      	ldr	r3, [r7, #12]
 8011358:	1e5a      	subs	r2, r3, #1
 801135a:	60fa      	str	r2, [r7, #12]
 801135c:	2b00      	cmp	r3, #0
 801135e:	d102      	bne.n	8011366 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8011360:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8011364:	e009      	b.n	801137a <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801136a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801136e:	2b00      	cmp	r3, #0
 8011370:	d0f1      	beq.n	8011356 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8011372:	687b      	ldr	r3, [r7, #4]
 8011374:	22c5      	movs	r2, #197	@ 0xc5
 8011376:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 8011378:	2300      	movs	r3, #0
}
 801137a:	4618      	mov	r0, r3
 801137c:	3714      	adds	r7, #20
 801137e:	46bd      	mov	sp, r7
 8011380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011384:	4770      	bx	lr
 8011386:	bf00      	nop
 8011388:	20012000 	.word	0x20012000
 801138c:	10624dd3 	.word	0x10624dd3

08011390 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8011390:	b084      	sub	sp, #16
 8011392:	b580      	push	{r7, lr}
 8011394:	b084      	sub	sp, #16
 8011396:	af00      	add	r7, sp, #0
 8011398:	6078      	str	r0, [r7, #4]
 801139a:	f107 001c 	add.w	r0, r7, #28
 801139e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80113a2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80113a6:	2b01      	cmp	r3, #1
 80113a8:	d121      	bne.n	80113ee <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80113aa:	687b      	ldr	r3, [r7, #4]
 80113ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80113ae:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80113b6:	687b      	ldr	r3, [r7, #4]
 80113b8:	68da      	ldr	r2, [r3, #12]
 80113ba:	4b21      	ldr	r3, [pc, #132]	@ (8011440 <USB_CoreInit+0xb0>)
 80113bc:	4013      	ands	r3, r2
 80113be:	687a      	ldr	r2, [r7, #4]
 80113c0:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80113c2:	687b      	ldr	r3, [r7, #4]
 80113c4:	68db      	ldr	r3, [r3, #12]
 80113c6:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80113ca:	687b      	ldr	r3, [r7, #4]
 80113cc:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80113ce:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80113d2:	2b01      	cmp	r3, #1
 80113d4:	d105      	bne.n	80113e2 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80113d6:	687b      	ldr	r3, [r7, #4]
 80113d8:	68db      	ldr	r3, [r3, #12]
 80113da:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80113de:	687b      	ldr	r3, [r7, #4]
 80113e0:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80113e2:	6878      	ldr	r0, [r7, #4]
 80113e4:	f000 f9d4 	bl	8011790 <USB_CoreReset>
 80113e8:	4603      	mov	r3, r0
 80113ea:	73fb      	strb	r3, [r7, #15]
 80113ec:	e010      	b.n	8011410 <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80113ee:	687b      	ldr	r3, [r7, #4]
 80113f0:	68db      	ldr	r3, [r3, #12]
 80113f2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80113f6:	687b      	ldr	r3, [r7, #4]
 80113f8:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80113fa:	6878      	ldr	r0, [r7, #4]
 80113fc:	f000 f9c8 	bl	8011790 <USB_CoreReset>
 8011400:	4603      	mov	r3, r0
 8011402:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011408:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8011410:	7fbb      	ldrb	r3, [r7, #30]
 8011412:	2b01      	cmp	r3, #1
 8011414:	d10b      	bne.n	801142e <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	689b      	ldr	r3, [r3, #8]
 801141a:	f043 0206 	orr.w	r2, r3, #6
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	689b      	ldr	r3, [r3, #8]
 8011426:	f043 0220 	orr.w	r2, r3, #32
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 801142e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011430:	4618      	mov	r0, r3
 8011432:	3710      	adds	r7, #16
 8011434:	46bd      	mov	sp, r7
 8011436:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801143a:	b004      	add	sp, #16
 801143c:	4770      	bx	lr
 801143e:	bf00      	nop
 8011440:	ffbdffbf 	.word	0xffbdffbf

08011444 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8011444:	b480      	push	{r7}
 8011446:	b083      	sub	sp, #12
 8011448:	af00      	add	r7, sp, #0
 801144a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	689b      	ldr	r3, [r3, #8]
 8011450:	f043 0201 	orr.w	r2, r3, #1
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8011458:	2300      	movs	r3, #0
}
 801145a:	4618      	mov	r0, r3
 801145c:	370c      	adds	r7, #12
 801145e:	46bd      	mov	sp, r7
 8011460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011464:	4770      	bx	lr

08011466 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8011466:	b480      	push	{r7}
 8011468:	b083      	sub	sp, #12
 801146a:	af00      	add	r7, sp, #0
 801146c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 801146e:	687b      	ldr	r3, [r7, #4]
 8011470:	689b      	ldr	r3, [r3, #8]
 8011472:	f023 0201 	bic.w	r2, r3, #1
 8011476:	687b      	ldr	r3, [r7, #4]
 8011478:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801147a:	2300      	movs	r3, #0
}
 801147c:	4618      	mov	r0, r3
 801147e:	370c      	adds	r7, #12
 8011480:	46bd      	mov	sp, r7
 8011482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011486:	4770      	bx	lr

08011488 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8011488:	b580      	push	{r7, lr}
 801148a:	b084      	sub	sp, #16
 801148c:	af00      	add	r7, sp, #0
 801148e:	6078      	str	r0, [r7, #4]
 8011490:	460b      	mov	r3, r1
 8011492:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8011494:	2300      	movs	r3, #0
 8011496:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8011498:	687b      	ldr	r3, [r7, #4]
 801149a:	68db      	ldr	r3, [r3, #12]
 801149c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80114a0:	687b      	ldr	r3, [r7, #4]
 80114a2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80114a4:	78fb      	ldrb	r3, [r7, #3]
 80114a6:	2b01      	cmp	r3, #1
 80114a8:	d115      	bne.n	80114d6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80114aa:	687b      	ldr	r3, [r7, #4]
 80114ac:	68db      	ldr	r3, [r3, #12]
 80114ae:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80114b6:	200a      	movs	r0, #10
 80114b8:	f7f4 f87a 	bl	80055b0 <HAL_Delay>
      ms += 10U;
 80114bc:	68fb      	ldr	r3, [r7, #12]
 80114be:	330a      	adds	r3, #10
 80114c0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80114c2:	6878      	ldr	r0, [r7, #4]
 80114c4:	f000 f956 	bl	8011774 <USB_GetMode>
 80114c8:	4603      	mov	r3, r0
 80114ca:	2b01      	cmp	r3, #1
 80114cc:	d01e      	beq.n	801150c <USB_SetCurrentMode+0x84>
 80114ce:	68fb      	ldr	r3, [r7, #12]
 80114d0:	2bc7      	cmp	r3, #199	@ 0xc7
 80114d2:	d9f0      	bls.n	80114b6 <USB_SetCurrentMode+0x2e>
 80114d4:	e01a      	b.n	801150c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80114d6:	78fb      	ldrb	r3, [r7, #3]
 80114d8:	2b00      	cmp	r3, #0
 80114da:	d115      	bne.n	8011508 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80114dc:	687b      	ldr	r3, [r7, #4]
 80114de:	68db      	ldr	r3, [r3, #12]
 80114e0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80114e4:	687b      	ldr	r3, [r7, #4]
 80114e6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80114e8:	200a      	movs	r0, #10
 80114ea:	f7f4 f861 	bl	80055b0 <HAL_Delay>
      ms += 10U;
 80114ee:	68fb      	ldr	r3, [r7, #12]
 80114f0:	330a      	adds	r3, #10
 80114f2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80114f4:	6878      	ldr	r0, [r7, #4]
 80114f6:	f000 f93d 	bl	8011774 <USB_GetMode>
 80114fa:	4603      	mov	r3, r0
 80114fc:	2b00      	cmp	r3, #0
 80114fe:	d005      	beq.n	801150c <USB_SetCurrentMode+0x84>
 8011500:	68fb      	ldr	r3, [r7, #12]
 8011502:	2bc7      	cmp	r3, #199	@ 0xc7
 8011504:	d9f0      	bls.n	80114e8 <USB_SetCurrentMode+0x60>
 8011506:	e001      	b.n	801150c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8011508:	2301      	movs	r3, #1
 801150a:	e005      	b.n	8011518 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 801150c:	68fb      	ldr	r3, [r7, #12]
 801150e:	2bc8      	cmp	r3, #200	@ 0xc8
 8011510:	d101      	bne.n	8011516 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8011512:	2301      	movs	r3, #1
 8011514:	e000      	b.n	8011518 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8011516:	2300      	movs	r3, #0
}
 8011518:	4618      	mov	r0, r3
 801151a:	3710      	adds	r7, #16
 801151c:	46bd      	mov	sp, r7
 801151e:	bd80      	pop	{r7, pc}

08011520 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8011520:	b480      	push	{r7}
 8011522:	b085      	sub	sp, #20
 8011524:	af00      	add	r7, sp, #0
 8011526:	6078      	str	r0, [r7, #4]
 8011528:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801152a:	2300      	movs	r3, #0
 801152c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801152e:	68fb      	ldr	r3, [r7, #12]
 8011530:	3301      	adds	r3, #1
 8011532:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011534:	68fb      	ldr	r3, [r7, #12]
 8011536:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801153a:	d901      	bls.n	8011540 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 801153c:	2303      	movs	r3, #3
 801153e:	e01b      	b.n	8011578 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8011540:	687b      	ldr	r3, [r7, #4]
 8011542:	691b      	ldr	r3, [r3, #16]
 8011544:	2b00      	cmp	r3, #0
 8011546:	daf2      	bge.n	801152e <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8011548:	2300      	movs	r3, #0
 801154a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 801154c:	683b      	ldr	r3, [r7, #0]
 801154e:	019b      	lsls	r3, r3, #6
 8011550:	f043 0220 	orr.w	r2, r3, #32
 8011554:	687b      	ldr	r3, [r7, #4]
 8011556:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8011558:	68fb      	ldr	r3, [r7, #12]
 801155a:	3301      	adds	r3, #1
 801155c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801155e:	68fb      	ldr	r3, [r7, #12]
 8011560:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8011564:	d901      	bls.n	801156a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8011566:	2303      	movs	r3, #3
 8011568:	e006      	b.n	8011578 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 801156a:	687b      	ldr	r3, [r7, #4]
 801156c:	691b      	ldr	r3, [r3, #16]
 801156e:	f003 0320 	and.w	r3, r3, #32
 8011572:	2b20      	cmp	r3, #32
 8011574:	d0f0      	beq.n	8011558 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8011576:	2300      	movs	r3, #0
}
 8011578:	4618      	mov	r0, r3
 801157a:	3714      	adds	r7, #20
 801157c:	46bd      	mov	sp, r7
 801157e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011582:	4770      	bx	lr

08011584 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8011584:	b480      	push	{r7}
 8011586:	b085      	sub	sp, #20
 8011588:	af00      	add	r7, sp, #0
 801158a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801158c:	2300      	movs	r3, #0
 801158e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8011590:	68fb      	ldr	r3, [r7, #12]
 8011592:	3301      	adds	r3, #1
 8011594:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8011596:	68fb      	ldr	r3, [r7, #12]
 8011598:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801159c:	d901      	bls.n	80115a2 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 801159e:	2303      	movs	r3, #3
 80115a0:	e018      	b.n	80115d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	691b      	ldr	r3, [r3, #16]
 80115a6:	2b00      	cmp	r3, #0
 80115a8:	daf2      	bge.n	8011590 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80115aa:	2300      	movs	r3, #0
 80115ac:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	2210      	movs	r2, #16
 80115b2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80115b4:	68fb      	ldr	r3, [r7, #12]
 80115b6:	3301      	adds	r3, #1
 80115b8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80115ba:	68fb      	ldr	r3, [r7, #12]
 80115bc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80115c0:	d901      	bls.n	80115c6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80115c2:	2303      	movs	r3, #3
 80115c4:	e006      	b.n	80115d4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80115c6:	687b      	ldr	r3, [r7, #4]
 80115c8:	691b      	ldr	r3, [r3, #16]
 80115ca:	f003 0310 	and.w	r3, r3, #16
 80115ce:	2b10      	cmp	r3, #16
 80115d0:	d0f0      	beq.n	80115b4 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80115d2:	2300      	movs	r3, #0
}
 80115d4:	4618      	mov	r0, r3
 80115d6:	3714      	adds	r7, #20
 80115d8:	46bd      	mov	sp, r7
 80115da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115de:	4770      	bx	lr

080115e0 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80115e0:	b480      	push	{r7}
 80115e2:	b089      	sub	sp, #36	@ 0x24
 80115e4:	af00      	add	r7, sp, #0
 80115e6:	60f8      	str	r0, [r7, #12]
 80115e8:	60b9      	str	r1, [r7, #8]
 80115ea:	4611      	mov	r1, r2
 80115ec:	461a      	mov	r2, r3
 80115ee:	460b      	mov	r3, r1
 80115f0:	71fb      	strb	r3, [r7, #7]
 80115f2:	4613      	mov	r3, r2
 80115f4:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80115f6:	68fb      	ldr	r3, [r7, #12]
 80115f8:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80115fa:	68bb      	ldr	r3, [r7, #8]
 80115fc:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80115fe:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011602:	2b00      	cmp	r3, #0
 8011604:	d123      	bne.n	801164e <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8011606:	88bb      	ldrh	r3, [r7, #4]
 8011608:	3303      	adds	r3, #3
 801160a:	089b      	lsrs	r3, r3, #2
 801160c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 801160e:	2300      	movs	r3, #0
 8011610:	61bb      	str	r3, [r7, #24]
 8011612:	e018      	b.n	8011646 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8011614:	79fb      	ldrb	r3, [r7, #7]
 8011616:	031a      	lsls	r2, r3, #12
 8011618:	697b      	ldr	r3, [r7, #20]
 801161a:	4413      	add	r3, r2
 801161c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8011620:	461a      	mov	r2, r3
 8011622:	69fb      	ldr	r3, [r7, #28]
 8011624:	681b      	ldr	r3, [r3, #0]
 8011626:	6013      	str	r3, [r2, #0]
      pSrc++;
 8011628:	69fb      	ldr	r3, [r7, #28]
 801162a:	3301      	adds	r3, #1
 801162c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801162e:	69fb      	ldr	r3, [r7, #28]
 8011630:	3301      	adds	r3, #1
 8011632:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8011634:	69fb      	ldr	r3, [r7, #28]
 8011636:	3301      	adds	r3, #1
 8011638:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801163a:	69fb      	ldr	r3, [r7, #28]
 801163c:	3301      	adds	r3, #1
 801163e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8011640:	69bb      	ldr	r3, [r7, #24]
 8011642:	3301      	adds	r3, #1
 8011644:	61bb      	str	r3, [r7, #24]
 8011646:	69ba      	ldr	r2, [r7, #24]
 8011648:	693b      	ldr	r3, [r7, #16]
 801164a:	429a      	cmp	r2, r3
 801164c:	d3e2      	bcc.n	8011614 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 801164e:	2300      	movs	r3, #0
}
 8011650:	4618      	mov	r0, r3
 8011652:	3724      	adds	r7, #36	@ 0x24
 8011654:	46bd      	mov	sp, r7
 8011656:	f85d 7b04 	ldr.w	r7, [sp], #4
 801165a:	4770      	bx	lr

0801165c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 801165c:	b480      	push	{r7}
 801165e:	b08b      	sub	sp, #44	@ 0x2c
 8011660:	af00      	add	r7, sp, #0
 8011662:	60f8      	str	r0, [r7, #12]
 8011664:	60b9      	str	r1, [r7, #8]
 8011666:	4613      	mov	r3, r2
 8011668:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801166a:	68fb      	ldr	r3, [r7, #12]
 801166c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 801166e:	68bb      	ldr	r3, [r7, #8]
 8011670:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8011672:	88fb      	ldrh	r3, [r7, #6]
 8011674:	089b      	lsrs	r3, r3, #2
 8011676:	b29b      	uxth	r3, r3
 8011678:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 801167a:	88fb      	ldrh	r3, [r7, #6]
 801167c:	f003 0303 	and.w	r3, r3, #3
 8011680:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8011682:	2300      	movs	r3, #0
 8011684:	623b      	str	r3, [r7, #32]
 8011686:	e014      	b.n	80116b2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8011688:	69bb      	ldr	r3, [r7, #24]
 801168a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801168e:	681a      	ldr	r2, [r3, #0]
 8011690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011692:	601a      	str	r2, [r3, #0]
    pDest++;
 8011694:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011696:	3301      	adds	r3, #1
 8011698:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801169a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801169c:	3301      	adds	r3, #1
 801169e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80116a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116a2:	3301      	adds	r3, #1
 80116a4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80116a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116a8:	3301      	adds	r3, #1
 80116aa:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80116ac:	6a3b      	ldr	r3, [r7, #32]
 80116ae:	3301      	adds	r3, #1
 80116b0:	623b      	str	r3, [r7, #32]
 80116b2:	6a3a      	ldr	r2, [r7, #32]
 80116b4:	697b      	ldr	r3, [r7, #20]
 80116b6:	429a      	cmp	r2, r3
 80116b8:	d3e6      	bcc.n	8011688 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80116ba:	8bfb      	ldrh	r3, [r7, #30]
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d01e      	beq.n	80116fe <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80116c0:	2300      	movs	r3, #0
 80116c2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80116c4:	69bb      	ldr	r3, [r7, #24]
 80116c6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80116ca:	461a      	mov	r2, r3
 80116cc:	f107 0310 	add.w	r3, r7, #16
 80116d0:	6812      	ldr	r2, [r2, #0]
 80116d2:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80116d4:	693a      	ldr	r2, [r7, #16]
 80116d6:	6a3b      	ldr	r3, [r7, #32]
 80116d8:	b2db      	uxtb	r3, r3
 80116da:	00db      	lsls	r3, r3, #3
 80116dc:	fa22 f303 	lsr.w	r3, r2, r3
 80116e0:	b2da      	uxtb	r2, r3
 80116e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116e4:	701a      	strb	r2, [r3, #0]
      i++;
 80116e6:	6a3b      	ldr	r3, [r7, #32]
 80116e8:	3301      	adds	r3, #1
 80116ea:	623b      	str	r3, [r7, #32]
      pDest++;
 80116ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116ee:	3301      	adds	r3, #1
 80116f0:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80116f2:	8bfb      	ldrh	r3, [r7, #30]
 80116f4:	3b01      	subs	r3, #1
 80116f6:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80116f8:	8bfb      	ldrh	r3, [r7, #30]
 80116fa:	2b00      	cmp	r3, #0
 80116fc:	d1ea      	bne.n	80116d4 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80116fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8011700:	4618      	mov	r0, r3
 8011702:	372c      	adds	r7, #44	@ 0x2c
 8011704:	46bd      	mov	sp, r7
 8011706:	f85d 7b04 	ldr.w	r7, [sp], #4
 801170a:	4770      	bx	lr

0801170c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 801170c:	b480      	push	{r7}
 801170e:	b085      	sub	sp, #20
 8011710:	af00      	add	r7, sp, #0
 8011712:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8011714:	687b      	ldr	r3, [r7, #4]
 8011716:	695b      	ldr	r3, [r3, #20]
 8011718:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 801171a:	687b      	ldr	r3, [r7, #4]
 801171c:	699b      	ldr	r3, [r3, #24]
 801171e:	68fa      	ldr	r2, [r7, #12]
 8011720:	4013      	ands	r3, r2
 8011722:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8011724:	68fb      	ldr	r3, [r7, #12]
}
 8011726:	4618      	mov	r0, r3
 8011728:	3714      	adds	r7, #20
 801172a:	46bd      	mov	sp, r7
 801172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011730:	4770      	bx	lr

08011732 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8011732:	b480      	push	{r7}
 8011734:	b085      	sub	sp, #20
 8011736:	af00      	add	r7, sp, #0
 8011738:	6078      	str	r0, [r7, #4]
 801173a:	460b      	mov	r3, r1
 801173c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8011742:	78fb      	ldrb	r3, [r7, #3]
 8011744:	015a      	lsls	r2, r3, #5
 8011746:	68fb      	ldr	r3, [r7, #12]
 8011748:	4413      	add	r3, r2
 801174a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801174e:	689b      	ldr	r3, [r3, #8]
 8011750:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8011752:	78fb      	ldrb	r3, [r7, #3]
 8011754:	015a      	lsls	r2, r3, #5
 8011756:	68fb      	ldr	r3, [r7, #12]
 8011758:	4413      	add	r3, r2
 801175a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801175e:	68db      	ldr	r3, [r3, #12]
 8011760:	68ba      	ldr	r2, [r7, #8]
 8011762:	4013      	ands	r3, r2
 8011764:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8011766:	68bb      	ldr	r3, [r7, #8]
}
 8011768:	4618      	mov	r0, r3
 801176a:	3714      	adds	r7, #20
 801176c:	46bd      	mov	sp, r7
 801176e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011772:	4770      	bx	lr

08011774 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8011774:	b480      	push	{r7}
 8011776:	b083      	sub	sp, #12
 8011778:	af00      	add	r7, sp, #0
 801177a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	695b      	ldr	r3, [r3, #20]
 8011780:	f003 0301 	and.w	r3, r3, #1
}
 8011784:	4618      	mov	r0, r3
 8011786:	370c      	adds	r7, #12
 8011788:	46bd      	mov	sp, r7
 801178a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801178e:	4770      	bx	lr

08011790 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8011790:	b480      	push	{r7}
 8011792:	b085      	sub	sp, #20
 8011794:	af00      	add	r7, sp, #0
 8011796:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8011798:	2300      	movs	r3, #0
 801179a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801179c:	68fb      	ldr	r3, [r7, #12]
 801179e:	3301      	adds	r3, #1
 80117a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80117a2:	68fb      	ldr	r3, [r7, #12]
 80117a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80117a8:	d901      	bls.n	80117ae <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80117aa:	2303      	movs	r3, #3
 80117ac:	e022      	b.n	80117f4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80117ae:	687b      	ldr	r3, [r7, #4]
 80117b0:	691b      	ldr	r3, [r3, #16]
 80117b2:	2b00      	cmp	r3, #0
 80117b4:	daf2      	bge.n	801179c <USB_CoreReset+0xc>

  count = 10U;
 80117b6:	230a      	movs	r3, #10
 80117b8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80117ba:	e002      	b.n	80117c2 <USB_CoreReset+0x32>
  {
    count--;
 80117bc:	68fb      	ldr	r3, [r7, #12]
 80117be:	3b01      	subs	r3, #1
 80117c0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80117c2:	68fb      	ldr	r3, [r7, #12]
 80117c4:	2b00      	cmp	r3, #0
 80117c6:	d1f9      	bne.n	80117bc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80117c8:	687b      	ldr	r3, [r7, #4]
 80117ca:	691b      	ldr	r3, [r3, #16]
 80117cc:	f043 0201 	orr.w	r2, r3, #1
 80117d0:	687b      	ldr	r3, [r7, #4]
 80117d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80117d4:	68fb      	ldr	r3, [r7, #12]
 80117d6:	3301      	adds	r3, #1
 80117d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80117da:	68fb      	ldr	r3, [r7, #12]
 80117dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80117e0:	d901      	bls.n	80117e6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80117e2:	2303      	movs	r3, #3
 80117e4:	e006      	b.n	80117f4 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	691b      	ldr	r3, [r3, #16]
 80117ea:	f003 0301 	and.w	r3, r3, #1
 80117ee:	2b01      	cmp	r3, #1
 80117f0:	d0f0      	beq.n	80117d4 <USB_CoreReset+0x44>

  return HAL_OK;
 80117f2:	2300      	movs	r3, #0
}
 80117f4:	4618      	mov	r0, r3
 80117f6:	3714      	adds	r7, #20
 80117f8:	46bd      	mov	sp, r7
 80117fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80117fe:	4770      	bx	lr

08011800 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8011800:	b084      	sub	sp, #16
 8011802:	b580      	push	{r7, lr}
 8011804:	b086      	sub	sp, #24
 8011806:	af00      	add	r7, sp, #0
 8011808:	6078      	str	r0, [r7, #4]
 801180a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 801180e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8011812:	2300      	movs	r3, #0
 8011814:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011816:	687b      	ldr	r3, [r7, #4]
 8011818:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 801181a:	68fb      	ldr	r3, [r7, #12]
 801181c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8011820:	461a      	mov	r2, r3
 8011822:	2300      	movs	r3, #0
 8011824:	6013      	str	r3, [r2, #0]

  /* Disable VBUS sensing */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_VBDEN);
 8011826:	687b      	ldr	r3, [r7, #4]
 8011828:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801182a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 801182e:	687b      	ldr	r3, [r7, #4]
 8011830:	639a      	str	r2, [r3, #56]	@ 0x38

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8011832:	687b      	ldr	r3, [r7, #4]
 8011834:	68db      	ldr	r3, [r3, #12]
 8011836:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801183a:	2b00      	cmp	r3, #0
 801183c:	d119      	bne.n	8011872 <USB_HostInit+0x72>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 801183e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011842:	2b01      	cmp	r3, #1
 8011844:	d10a      	bne.n	801185c <USB_HostInit+0x5c>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8011846:	68fb      	ldr	r3, [r7, #12]
 8011848:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801184c:	681b      	ldr	r3, [r3, #0]
 801184e:	68fa      	ldr	r2, [r7, #12]
 8011850:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8011854:	f043 0304 	orr.w	r3, r3, #4
 8011858:	6013      	str	r3, [r2, #0]
 801185a:	e014      	b.n	8011886 <USB_HostInit+0x86>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 801185c:	68fb      	ldr	r3, [r7, #12]
 801185e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011862:	681b      	ldr	r3, [r3, #0]
 8011864:	68fa      	ldr	r2, [r7, #12]
 8011866:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 801186a:	f023 0304 	bic.w	r3, r3, #4
 801186e:	6013      	str	r3, [r2, #0]
 8011870:	e009      	b.n	8011886 <USB_HostInit+0x86>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8011872:	68fb      	ldr	r3, [r7, #12]
 8011874:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011878:	681b      	ldr	r3, [r3, #0]
 801187a:	68fa      	ldr	r2, [r7, #12]
 801187c:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8011880:	f023 0304 	bic.w	r3, r3, #4
 8011884:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8011886:	2110      	movs	r1, #16
 8011888:	6878      	ldr	r0, [r7, #4]
 801188a:	f7ff fe49 	bl	8011520 <USB_FlushTxFifo>
 801188e:	4603      	mov	r3, r0
 8011890:	2b00      	cmp	r3, #0
 8011892:	d001      	beq.n	8011898 <USB_HostInit+0x98>
  {
    ret = HAL_ERROR;
 8011894:	2301      	movs	r3, #1
 8011896:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8011898:	6878      	ldr	r0, [r7, #4]
 801189a:	f7ff fe73 	bl	8011584 <USB_FlushRxFifo>
 801189e:	4603      	mov	r3, r0
 80118a0:	2b00      	cmp	r3, #0
 80118a2:	d001      	beq.n	80118a8 <USB_HostInit+0xa8>
  {
    ret = HAL_ERROR;
 80118a4:	2301      	movs	r3, #1
 80118a6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 80118a8:	2300      	movs	r3, #0
 80118aa:	613b      	str	r3, [r7, #16]
 80118ac:	e015      	b.n	80118da <USB_HostInit+0xda>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 80118ae:	693b      	ldr	r3, [r7, #16]
 80118b0:	015a      	lsls	r2, r3, #5
 80118b2:	68fb      	ldr	r3, [r7, #12]
 80118b4:	4413      	add	r3, r2
 80118b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80118ba:	461a      	mov	r2, r3
 80118bc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80118c0:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 80118c2:	693b      	ldr	r3, [r7, #16]
 80118c4:	015a      	lsls	r2, r3, #5
 80118c6:	68fb      	ldr	r3, [r7, #12]
 80118c8:	4413      	add	r3, r2
 80118ca:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80118ce:	461a      	mov	r2, r3
 80118d0:	2300      	movs	r3, #0
 80118d2:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80118d4:	693b      	ldr	r3, [r7, #16]
 80118d6:	3301      	adds	r3, #1
 80118d8:	613b      	str	r3, [r7, #16]
 80118da:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80118de:	461a      	mov	r2, r3
 80118e0:	693b      	ldr	r3, [r7, #16]
 80118e2:	4293      	cmp	r3, r2
 80118e4:	d3e3      	bcc.n	80118ae <USB_HostInit+0xae>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	2200      	movs	r2, #0
 80118ea:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80118ec:	687b      	ldr	r3, [r7, #4]
 80118ee:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80118f2:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	4a18      	ldr	r2, [pc, #96]	@ (8011958 <USB_HostInit+0x158>)
 80118f8:	4293      	cmp	r3, r2
 80118fa:	d10b      	bne.n	8011914 <USB_HostInit+0x114>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011902:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8011904:	687b      	ldr	r3, [r7, #4]
 8011906:	4a15      	ldr	r2, [pc, #84]	@ (801195c <USB_HostInit+0x15c>)
 8011908:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	4a14      	ldr	r2, [pc, #80]	@ (8011960 <USB_HostInit+0x160>)
 801190e:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8011912:	e009      	b.n	8011928 <USB_HostInit+0x128>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	2280      	movs	r2, #128	@ 0x80
 8011918:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 801191a:	687b      	ldr	r3, [r7, #4]
 801191c:	4a11      	ldr	r2, [pc, #68]	@ (8011964 <USB_HostInit+0x164>)
 801191e:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	4a11      	ldr	r2, [pc, #68]	@ (8011968 <USB_HostInit+0x168>)
 8011924:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8011928:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801192c:	2b00      	cmp	r3, #0
 801192e:	d105      	bne.n	801193c <USB_HostInit+0x13c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	699b      	ldr	r3, [r3, #24]
 8011934:	f043 0210 	orr.w	r2, r3, #16
 8011938:	687b      	ldr	r3, [r7, #4]
 801193a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 801193c:	687b      	ldr	r3, [r7, #4]
 801193e:	699a      	ldr	r2, [r3, #24]
 8011940:	4b0a      	ldr	r3, [pc, #40]	@ (801196c <USB_HostInit+0x16c>)
 8011942:	4313      	orrs	r3, r2
 8011944:	687a      	ldr	r2, [r7, #4]
 8011946:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8011948:	7dfb      	ldrb	r3, [r7, #23]
}
 801194a:	4618      	mov	r0, r3
 801194c:	3718      	adds	r7, #24
 801194e:	46bd      	mov	sp, r7
 8011950:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8011954:	b004      	add	sp, #16
 8011956:	4770      	bx	lr
 8011958:	40040000 	.word	0x40040000
 801195c:	01000200 	.word	0x01000200
 8011960:	00e00300 	.word	0x00e00300
 8011964:	00600080 	.word	0x00600080
 8011968:	004000e0 	.word	0x004000e0
 801196c:	a3200008 	.word	0xa3200008

08011970 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8011970:	b480      	push	{r7}
 8011972:	b085      	sub	sp, #20
 8011974:	af00      	add	r7, sp, #0
 8011976:	6078      	str	r0, [r7, #4]
 8011978:	460b      	mov	r3, r1
 801197a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801197c:	687b      	ldr	r3, [r7, #4]
 801197e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8011980:	68fb      	ldr	r3, [r7, #12]
 8011982:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011986:	681b      	ldr	r3, [r3, #0]
 8011988:	68fa      	ldr	r2, [r7, #12]
 801198a:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 801198e:	f023 0303 	bic.w	r3, r3, #3
 8011992:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8011994:	68fb      	ldr	r3, [r7, #12]
 8011996:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801199a:	681a      	ldr	r2, [r3, #0]
 801199c:	78fb      	ldrb	r3, [r7, #3]
 801199e:	f003 0303 	and.w	r3, r3, #3
 80119a2:	68f9      	ldr	r1, [r7, #12]
 80119a4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80119a8:	4313      	orrs	r3, r2
 80119aa:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 80119ac:	78fb      	ldrb	r3, [r7, #3]
 80119ae:	2b01      	cmp	r3, #1
 80119b0:	d107      	bne.n	80119c2 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 80119b2:	68fb      	ldr	r3, [r7, #12]
 80119b4:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80119b8:	461a      	mov	r2, r3
 80119ba:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80119be:	6053      	str	r3, [r2, #4]
 80119c0:	e00c      	b.n	80119dc <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 80119c2:	78fb      	ldrb	r3, [r7, #3]
 80119c4:	2b02      	cmp	r3, #2
 80119c6:	d107      	bne.n	80119d8 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 80119c8:	68fb      	ldr	r3, [r7, #12]
 80119ca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80119ce:	461a      	mov	r2, r3
 80119d0:	f241 7370 	movw	r3, #6000	@ 0x1770
 80119d4:	6053      	str	r3, [r2, #4]
 80119d6:	e001      	b.n	80119dc <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 80119d8:	2301      	movs	r3, #1
 80119da:	e000      	b.n	80119de <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 80119dc:	2300      	movs	r3, #0
}
 80119de:	4618      	mov	r0, r3
 80119e0:	3714      	adds	r7, #20
 80119e2:	46bd      	mov	sp, r7
 80119e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119e8:	4770      	bx	lr

080119ea <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 80119ea:	b580      	push	{r7, lr}
 80119ec:	b084      	sub	sp, #16
 80119ee:	af00      	add	r7, sp, #0
 80119f0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80119f2:	687b      	ldr	r3, [r7, #4]
 80119f4:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 80119f6:	2300      	movs	r3, #0
 80119f8:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80119fa:	68fb      	ldr	r3, [r7, #12]
 80119fc:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8011a00:	681b      	ldr	r3, [r3, #0]
 8011a02:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8011a04:	68bb      	ldr	r3, [r7, #8]
 8011a06:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8011a0a:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8011a0c:	68bb      	ldr	r3, [r7, #8]
 8011a0e:	68fa      	ldr	r2, [r7, #12]
 8011a10:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011a14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011a18:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8011a1a:	2064      	movs	r0, #100	@ 0x64
 8011a1c:	f7f3 fdc8 	bl	80055b0 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8011a20:	68bb      	ldr	r3, [r7, #8]
 8011a22:	68fa      	ldr	r2, [r7, #12]
 8011a24:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011a28:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8011a2c:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8011a2e:	200a      	movs	r0, #10
 8011a30:	f7f3 fdbe 	bl	80055b0 <HAL_Delay>

  return HAL_OK;
 8011a34:	2300      	movs	r3, #0
}
 8011a36:	4618      	mov	r0, r3
 8011a38:	3710      	adds	r7, #16
 8011a3a:	46bd      	mov	sp, r7
 8011a3c:	bd80      	pop	{r7, pc}

08011a3e <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8011a3e:	b480      	push	{r7}
 8011a40:	b085      	sub	sp, #20
 8011a42:	af00      	add	r7, sp, #0
 8011a44:	6078      	str	r0, [r7, #4]
 8011a46:	460b      	mov	r3, r1
 8011a48:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011a4a:	687b      	ldr	r3, [r7, #4]
 8011a4c:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8011a4e:	2300      	movs	r3, #0
 8011a50:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8011a52:	68fb      	ldr	r3, [r7, #12]
 8011a54:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8011a58:	681b      	ldr	r3, [r3, #0]
 8011a5a:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8011a5c:	68bb      	ldr	r3, [r7, #8]
 8011a5e:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8011a62:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8011a64:	68bb      	ldr	r3, [r7, #8]
 8011a66:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8011a6a:	2b00      	cmp	r3, #0
 8011a6c:	d109      	bne.n	8011a82 <USB_DriveVbus+0x44>
 8011a6e:	78fb      	ldrb	r3, [r7, #3]
 8011a70:	2b01      	cmp	r3, #1
 8011a72:	d106      	bne.n	8011a82 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8011a74:	68bb      	ldr	r3, [r7, #8]
 8011a76:	68fa      	ldr	r2, [r7, #12]
 8011a78:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011a7c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8011a80:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8011a82:	68bb      	ldr	r3, [r7, #8]
 8011a84:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8011a88:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8011a8c:	d109      	bne.n	8011aa2 <USB_DriveVbus+0x64>
 8011a8e:	78fb      	ldrb	r3, [r7, #3]
 8011a90:	2b00      	cmp	r3, #0
 8011a92:	d106      	bne.n	8011aa2 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8011a94:	68bb      	ldr	r3, [r7, #8]
 8011a96:	68fa      	ldr	r2, [r7, #12]
 8011a98:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8011a9c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011aa0:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8011aa2:	2300      	movs	r3, #0
}
 8011aa4:	4618      	mov	r0, r3
 8011aa6:	3714      	adds	r7, #20
 8011aa8:	46bd      	mov	sp, r7
 8011aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011aae:	4770      	bx	lr

08011ab0 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8011ab0:	b480      	push	{r7}
 8011ab2:	b085      	sub	sp, #20
 8011ab4:	af00      	add	r7, sp, #0
 8011ab6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8011abc:	2300      	movs	r3, #0
 8011abe:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8011ac0:	68fb      	ldr	r3, [r7, #12]
 8011ac2:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8011ac6:	681b      	ldr	r3, [r3, #0]
 8011ac8:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8011aca:	68bb      	ldr	r3, [r7, #8]
 8011acc:	0c5b      	lsrs	r3, r3, #17
 8011ace:	f003 0303 	and.w	r3, r3, #3
}
 8011ad2:	4618      	mov	r0, r3
 8011ad4:	3714      	adds	r7, #20
 8011ad6:	46bd      	mov	sp, r7
 8011ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011adc:	4770      	bx	lr

08011ade <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8011ade:	b480      	push	{r7}
 8011ae0:	b085      	sub	sp, #20
 8011ae2:	af00      	add	r7, sp, #0
 8011ae4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011ae6:	687b      	ldr	r3, [r7, #4]
 8011ae8:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8011aea:	68fb      	ldr	r3, [r7, #12]
 8011aec:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011af0:	689b      	ldr	r3, [r3, #8]
 8011af2:	b29b      	uxth	r3, r3
}
 8011af4:	4618      	mov	r0, r3
 8011af6:	3714      	adds	r7, #20
 8011af8:	46bd      	mov	sp, r7
 8011afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011afe:	4770      	bx	lr

08011b00 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8011b00:	b580      	push	{r7, lr}
 8011b02:	b088      	sub	sp, #32
 8011b04:	af00      	add	r7, sp, #0
 8011b06:	6078      	str	r0, [r7, #4]
 8011b08:	4608      	mov	r0, r1
 8011b0a:	4611      	mov	r1, r2
 8011b0c:	461a      	mov	r2, r3
 8011b0e:	4603      	mov	r3, r0
 8011b10:	70fb      	strb	r3, [r7, #3]
 8011b12:	460b      	mov	r3, r1
 8011b14:	70bb      	strb	r3, [r7, #2]
 8011b16:	4613      	mov	r3, r2
 8011b18:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8011b1a:	2300      	movs	r3, #0
 8011b1c:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011b1e:	687b      	ldr	r3, [r7, #4]
 8011b20:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8011b22:	78fb      	ldrb	r3, [r7, #3]
 8011b24:	015a      	lsls	r2, r3, #5
 8011b26:	693b      	ldr	r3, [r7, #16]
 8011b28:	4413      	add	r3, r2
 8011b2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b2e:	461a      	mov	r2, r3
 8011b30:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011b34:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8011b36:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011b3a:	2b03      	cmp	r3, #3
 8011b3c:	d87c      	bhi.n	8011c38 <USB_HC_Init+0x138>
 8011b3e:	a201      	add	r2, pc, #4	@ (adr r2, 8011b44 <USB_HC_Init+0x44>)
 8011b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011b44:	08011b55 	.word	0x08011b55
 8011b48:	08011bfb 	.word	0x08011bfb
 8011b4c:	08011b55 	.word	0x08011b55
 8011b50:	08011bbd 	.word	0x08011bbd
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8011b54:	78fb      	ldrb	r3, [r7, #3]
 8011b56:	015a      	lsls	r2, r3, #5
 8011b58:	693b      	ldr	r3, [r7, #16]
 8011b5a:	4413      	add	r3, r2
 8011b5c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b60:	461a      	mov	r2, r3
 8011b62:	f240 439d 	movw	r3, #1181	@ 0x49d
 8011b66:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8011b68:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	da10      	bge.n	8011b92 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8011b70:	78fb      	ldrb	r3, [r7, #3]
 8011b72:	015a      	lsls	r2, r3, #5
 8011b74:	693b      	ldr	r3, [r7, #16]
 8011b76:	4413      	add	r3, r2
 8011b78:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011b7c:	68db      	ldr	r3, [r3, #12]
 8011b7e:	78fa      	ldrb	r2, [r7, #3]
 8011b80:	0151      	lsls	r1, r2, #5
 8011b82:	693a      	ldr	r2, [r7, #16]
 8011b84:	440a      	add	r2, r1
 8011b86:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011b8a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011b8e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8011b90:	e055      	b.n	8011c3e <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8011b92:	687b      	ldr	r3, [r7, #4]
 8011b94:	4a6f      	ldr	r2, [pc, #444]	@ (8011d54 <USB_HC_Init+0x254>)
 8011b96:	4293      	cmp	r3, r2
 8011b98:	d151      	bne.n	8011c3e <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8011b9a:	78fb      	ldrb	r3, [r7, #3]
 8011b9c:	015a      	lsls	r2, r3, #5
 8011b9e:	693b      	ldr	r3, [r7, #16]
 8011ba0:	4413      	add	r3, r2
 8011ba2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011ba6:	68db      	ldr	r3, [r3, #12]
 8011ba8:	78fa      	ldrb	r2, [r7, #3]
 8011baa:	0151      	lsls	r1, r2, #5
 8011bac:	693a      	ldr	r2, [r7, #16]
 8011bae:	440a      	add	r2, r1
 8011bb0:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011bb4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8011bb8:	60d3      	str	r3, [r2, #12]
      break;
 8011bba:	e040      	b.n	8011c3e <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8011bbc:	78fb      	ldrb	r3, [r7, #3]
 8011bbe:	015a      	lsls	r2, r3, #5
 8011bc0:	693b      	ldr	r3, [r7, #16]
 8011bc2:	4413      	add	r3, r2
 8011bc4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011bc8:	461a      	mov	r2, r3
 8011bca:	f240 639d 	movw	r3, #1693	@ 0x69d
 8011bce:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8011bd0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011bd4:	2b00      	cmp	r3, #0
 8011bd6:	da34      	bge.n	8011c42 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8011bd8:	78fb      	ldrb	r3, [r7, #3]
 8011bda:	015a      	lsls	r2, r3, #5
 8011bdc:	693b      	ldr	r3, [r7, #16]
 8011bde:	4413      	add	r3, r2
 8011be0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011be4:	68db      	ldr	r3, [r3, #12]
 8011be6:	78fa      	ldrb	r2, [r7, #3]
 8011be8:	0151      	lsls	r1, r2, #5
 8011bea:	693a      	ldr	r2, [r7, #16]
 8011bec:	440a      	add	r2, r1
 8011bee:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011bf2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8011bf6:	60d3      	str	r3, [r2, #12]
      }

      break;
 8011bf8:	e023      	b.n	8011c42 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8011bfa:	78fb      	ldrb	r3, [r7, #3]
 8011bfc:	015a      	lsls	r2, r3, #5
 8011bfe:	693b      	ldr	r3, [r7, #16]
 8011c00:	4413      	add	r3, r2
 8011c02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011c06:	461a      	mov	r2, r3
 8011c08:	f240 2325 	movw	r3, #549	@ 0x225
 8011c0c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8011c0e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011c12:	2b00      	cmp	r3, #0
 8011c14:	da17      	bge.n	8011c46 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8011c16:	78fb      	ldrb	r3, [r7, #3]
 8011c18:	015a      	lsls	r2, r3, #5
 8011c1a:	693b      	ldr	r3, [r7, #16]
 8011c1c:	4413      	add	r3, r2
 8011c1e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011c22:	68db      	ldr	r3, [r3, #12]
 8011c24:	78fa      	ldrb	r2, [r7, #3]
 8011c26:	0151      	lsls	r1, r2, #5
 8011c28:	693a      	ldr	r2, [r7, #16]
 8011c2a:	440a      	add	r2, r1
 8011c2c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011c30:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8011c34:	60d3      	str	r3, [r2, #12]
      }
      break;
 8011c36:	e006      	b.n	8011c46 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8011c38:	2301      	movs	r3, #1
 8011c3a:	77fb      	strb	r3, [r7, #31]
      break;
 8011c3c:	e004      	b.n	8011c48 <USB_HC_Init+0x148>
      break;
 8011c3e:	bf00      	nop
 8011c40:	e002      	b.n	8011c48 <USB_HC_Init+0x148>
      break;
 8011c42:	bf00      	nop
 8011c44:	e000      	b.n	8011c48 <USB_HC_Init+0x148>
      break;
 8011c46:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8011c48:	78fb      	ldrb	r3, [r7, #3]
 8011c4a:	015a      	lsls	r2, r3, #5
 8011c4c:	693b      	ldr	r3, [r7, #16]
 8011c4e:	4413      	add	r3, r2
 8011c50:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011c54:	461a      	mov	r2, r3
 8011c56:	2300      	movs	r3, #0
 8011c58:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8011c5a:	78fb      	ldrb	r3, [r7, #3]
 8011c5c:	015a      	lsls	r2, r3, #5
 8011c5e:	693b      	ldr	r3, [r7, #16]
 8011c60:	4413      	add	r3, r2
 8011c62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011c66:	68db      	ldr	r3, [r3, #12]
 8011c68:	78fa      	ldrb	r2, [r7, #3]
 8011c6a:	0151      	lsls	r1, r2, #5
 8011c6c:	693a      	ldr	r2, [r7, #16]
 8011c6e:	440a      	add	r2, r1
 8011c70:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011c74:	f043 0302 	orr.w	r3, r3, #2
 8011c78:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8011c7a:	693b      	ldr	r3, [r7, #16]
 8011c7c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011c80:	699a      	ldr	r2, [r3, #24]
 8011c82:	78fb      	ldrb	r3, [r7, #3]
 8011c84:	f003 030f 	and.w	r3, r3, #15
 8011c88:	2101      	movs	r1, #1
 8011c8a:	fa01 f303 	lsl.w	r3, r1, r3
 8011c8e:	6939      	ldr	r1, [r7, #16]
 8011c90:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8011c94:	4313      	orrs	r3, r2
 8011c96:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8011c98:	687b      	ldr	r3, [r7, #4]
 8011c9a:	699b      	ldr	r3, [r3, #24]
 8011c9c:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8011ca0:	687b      	ldr	r3, [r7, #4]
 8011ca2:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8011ca4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8011ca8:	2b00      	cmp	r3, #0
 8011caa:	da03      	bge.n	8011cb4 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8011cac:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8011cb0:	61bb      	str	r3, [r7, #24]
 8011cb2:	e001      	b.n	8011cb8 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8011cb4:	2300      	movs	r3, #0
 8011cb6:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8011cb8:	6878      	ldr	r0, [r7, #4]
 8011cba:	f7ff fef9 	bl	8011ab0 <USB_GetHostSpeed>
 8011cbe:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8011cc0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8011cc4:	2b02      	cmp	r3, #2
 8011cc6:	d106      	bne.n	8011cd6 <USB_HC_Init+0x1d6>
 8011cc8:	68fb      	ldr	r3, [r7, #12]
 8011cca:	2b02      	cmp	r3, #2
 8011ccc:	d003      	beq.n	8011cd6 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8011cce:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8011cd2:	617b      	str	r3, [r7, #20]
 8011cd4:	e001      	b.n	8011cda <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8011cd6:	2300      	movs	r3, #0
 8011cd8:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8011cda:	787b      	ldrb	r3, [r7, #1]
 8011cdc:	059b      	lsls	r3, r3, #22
 8011cde:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8011ce2:	78bb      	ldrb	r3, [r7, #2]
 8011ce4:	02db      	lsls	r3, r3, #11
 8011ce6:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8011cea:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8011cec:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011cf0:	049b      	lsls	r3, r3, #18
 8011cf2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8011cf6:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8011cf8:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8011cfa:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8011cfe:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8011d00:	69bb      	ldr	r3, [r7, #24]
 8011d02:	431a      	orrs	r2, r3
 8011d04:	697b      	ldr	r3, [r7, #20]
 8011d06:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8011d08:	78fa      	ldrb	r2, [r7, #3]
 8011d0a:	0151      	lsls	r1, r2, #5
 8011d0c:	693a      	ldr	r2, [r7, #16]
 8011d0e:	440a      	add	r2, r1
 8011d10:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8011d14:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8011d18:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8011d1a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011d1e:	2b03      	cmp	r3, #3
 8011d20:	d003      	beq.n	8011d2a <USB_HC_Init+0x22a>
 8011d22:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8011d26:	2b01      	cmp	r3, #1
 8011d28:	d10f      	bne.n	8011d4a <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8011d2a:	78fb      	ldrb	r3, [r7, #3]
 8011d2c:	015a      	lsls	r2, r3, #5
 8011d2e:	693b      	ldr	r3, [r7, #16]
 8011d30:	4413      	add	r3, r2
 8011d32:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011d36:	681b      	ldr	r3, [r3, #0]
 8011d38:	78fa      	ldrb	r2, [r7, #3]
 8011d3a:	0151      	lsls	r1, r2, #5
 8011d3c:	693a      	ldr	r2, [r7, #16]
 8011d3e:	440a      	add	r2, r1
 8011d40:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011d44:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8011d48:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8011d4a:	7ffb      	ldrb	r3, [r7, #31]
}
 8011d4c:	4618      	mov	r0, r3
 8011d4e:	3720      	adds	r7, #32
 8011d50:	46bd      	mov	sp, r7
 8011d52:	bd80      	pop	{r7, pc}
 8011d54:	40040000 	.word	0x40040000

08011d58 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8011d58:	b580      	push	{r7, lr}
 8011d5a:	b08c      	sub	sp, #48	@ 0x30
 8011d5c:	af02      	add	r7, sp, #8
 8011d5e:	60f8      	str	r0, [r7, #12]
 8011d60:	60b9      	str	r1, [r7, #8]
 8011d62:	4613      	mov	r3, r2
 8011d64:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8011d66:	68fb      	ldr	r3, [r7, #12]
 8011d68:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8011d6a:	68bb      	ldr	r3, [r7, #8]
 8011d6c:	785b      	ldrb	r3, [r3, #1]
 8011d6e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8011d70:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8011d74:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8011d76:	68fb      	ldr	r3, [r7, #12]
 8011d78:	4a5d      	ldr	r2, [pc, #372]	@ (8011ef0 <USB_HC_StartXfer+0x198>)
 8011d7a:	4293      	cmp	r3, r2
 8011d7c:	d12f      	bne.n	8011dde <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8011d7e:	79fb      	ldrb	r3, [r7, #7]
 8011d80:	2b01      	cmp	r3, #1
 8011d82:	d11c      	bne.n	8011dbe <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8011d84:	68bb      	ldr	r3, [r7, #8]
 8011d86:	7c9b      	ldrb	r3, [r3, #18]
 8011d88:	2b00      	cmp	r3, #0
 8011d8a:	d003      	beq.n	8011d94 <USB_HC_StartXfer+0x3c>
 8011d8c:	68bb      	ldr	r3, [r7, #8]
 8011d8e:	7c9b      	ldrb	r3, [r3, #18]
 8011d90:	2b02      	cmp	r3, #2
 8011d92:	d124      	bne.n	8011dde <USB_HC_StartXfer+0x86>
 8011d94:	68bb      	ldr	r3, [r7, #8]
 8011d96:	799b      	ldrb	r3, [r3, #6]
 8011d98:	2b00      	cmp	r3, #0
 8011d9a:	d120      	bne.n	8011dde <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8011d9c:	69fb      	ldr	r3, [r7, #28]
 8011d9e:	015a      	lsls	r2, r3, #5
 8011da0:	6a3b      	ldr	r3, [r7, #32]
 8011da2:	4413      	add	r3, r2
 8011da4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011da8:	68db      	ldr	r3, [r3, #12]
 8011daa:	69fa      	ldr	r2, [r7, #28]
 8011dac:	0151      	lsls	r1, r2, #5
 8011dae:	6a3a      	ldr	r2, [r7, #32]
 8011db0:	440a      	add	r2, r1
 8011db2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011db6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8011dba:	60d3      	str	r3, [r2, #12]
 8011dbc:	e00f      	b.n	8011dde <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8011dbe:	68bb      	ldr	r3, [r7, #8]
 8011dc0:	791b      	ldrb	r3, [r3, #4]
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d10b      	bne.n	8011dde <USB_HC_StartXfer+0x86>
 8011dc6:	68bb      	ldr	r3, [r7, #8]
 8011dc8:	795b      	ldrb	r3, [r3, #5]
 8011dca:	2b01      	cmp	r3, #1
 8011dcc:	d107      	bne.n	8011dde <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8011dce:	68bb      	ldr	r3, [r7, #8]
 8011dd0:	785b      	ldrb	r3, [r3, #1]
 8011dd2:	4619      	mov	r1, r3
 8011dd4:	68f8      	ldr	r0, [r7, #12]
 8011dd6:	f000 fb6b 	bl	80124b0 <USB_DoPing>
        return HAL_OK;
 8011dda:	2300      	movs	r3, #0
 8011ddc:	e232      	b.n	8012244 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8011dde:	68bb      	ldr	r3, [r7, #8]
 8011de0:	799b      	ldrb	r3, [r3, #6]
 8011de2:	2b01      	cmp	r3, #1
 8011de4:	d158      	bne.n	8011e98 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8011de6:	2301      	movs	r3, #1
 8011de8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 8011dea:	68bb      	ldr	r3, [r7, #8]
 8011dec:	78db      	ldrb	r3, [r3, #3]
 8011dee:	2b00      	cmp	r3, #0
 8011df0:	d007      	beq.n	8011e02 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8011df2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011df4:	68ba      	ldr	r2, [r7, #8]
 8011df6:	8a92      	ldrh	r2, [r2, #20]
 8011df8:	fb03 f202 	mul.w	r2, r3, r2
 8011dfc:	68bb      	ldr	r3, [r7, #8]
 8011dfe:	61da      	str	r2, [r3, #28]
 8011e00:	e07c      	b.n	8011efc <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8011e02:	68bb      	ldr	r3, [r7, #8]
 8011e04:	7c9b      	ldrb	r3, [r3, #18]
 8011e06:	2b01      	cmp	r3, #1
 8011e08:	d130      	bne.n	8011e6c <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8011e0a:	68bb      	ldr	r3, [r7, #8]
 8011e0c:	6a1b      	ldr	r3, [r3, #32]
 8011e0e:	2bbc      	cmp	r3, #188	@ 0xbc
 8011e10:	d918      	bls.n	8011e44 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8011e12:	68bb      	ldr	r3, [r7, #8]
 8011e14:	8a9b      	ldrh	r3, [r3, #20]
 8011e16:	461a      	mov	r2, r3
 8011e18:	68bb      	ldr	r3, [r7, #8]
 8011e1a:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8011e1c:	68bb      	ldr	r3, [r7, #8]
 8011e1e:	69da      	ldr	r2, [r3, #28]
 8011e20:	68bb      	ldr	r3, [r7, #8]
 8011e22:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8011e24:	68bb      	ldr	r3, [r7, #8]
 8011e26:	68db      	ldr	r3, [r3, #12]
 8011e28:	2b01      	cmp	r3, #1
 8011e2a:	d003      	beq.n	8011e34 <USB_HC_StartXfer+0xdc>
 8011e2c:	68bb      	ldr	r3, [r7, #8]
 8011e2e:	68db      	ldr	r3, [r3, #12]
 8011e30:	2b02      	cmp	r3, #2
 8011e32:	d103      	bne.n	8011e3c <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8011e34:	68bb      	ldr	r3, [r7, #8]
 8011e36:	2202      	movs	r2, #2
 8011e38:	60da      	str	r2, [r3, #12]
 8011e3a:	e05f      	b.n	8011efc <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8011e3c:	68bb      	ldr	r3, [r7, #8]
 8011e3e:	2201      	movs	r2, #1
 8011e40:	60da      	str	r2, [r3, #12]
 8011e42:	e05b      	b.n	8011efc <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8011e44:	68bb      	ldr	r3, [r7, #8]
 8011e46:	6a1a      	ldr	r2, [r3, #32]
 8011e48:	68bb      	ldr	r3, [r7, #8]
 8011e4a:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8011e4c:	68bb      	ldr	r3, [r7, #8]
 8011e4e:	68db      	ldr	r3, [r3, #12]
 8011e50:	2b01      	cmp	r3, #1
 8011e52:	d007      	beq.n	8011e64 <USB_HC_StartXfer+0x10c>
 8011e54:	68bb      	ldr	r3, [r7, #8]
 8011e56:	68db      	ldr	r3, [r3, #12]
 8011e58:	2b02      	cmp	r3, #2
 8011e5a:	d003      	beq.n	8011e64 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8011e5c:	68bb      	ldr	r3, [r7, #8]
 8011e5e:	2204      	movs	r2, #4
 8011e60:	60da      	str	r2, [r3, #12]
 8011e62:	e04b      	b.n	8011efc <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8011e64:	68bb      	ldr	r3, [r7, #8]
 8011e66:	2203      	movs	r2, #3
 8011e68:	60da      	str	r2, [r3, #12]
 8011e6a:	e047      	b.n	8011efc <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8011e6c:	79fb      	ldrb	r3, [r7, #7]
 8011e6e:	2b01      	cmp	r3, #1
 8011e70:	d10d      	bne.n	8011e8e <USB_HC_StartXfer+0x136>
 8011e72:	68bb      	ldr	r3, [r7, #8]
 8011e74:	6a1b      	ldr	r3, [r3, #32]
 8011e76:	68ba      	ldr	r2, [r7, #8]
 8011e78:	8a92      	ldrh	r2, [r2, #20]
 8011e7a:	4293      	cmp	r3, r2
 8011e7c:	d907      	bls.n	8011e8e <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8011e7e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011e80:	68ba      	ldr	r2, [r7, #8]
 8011e82:	8a92      	ldrh	r2, [r2, #20]
 8011e84:	fb03 f202 	mul.w	r2, r3, r2
 8011e88:	68bb      	ldr	r3, [r7, #8]
 8011e8a:	61da      	str	r2, [r3, #28]
 8011e8c:	e036      	b.n	8011efc <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8011e8e:	68bb      	ldr	r3, [r7, #8]
 8011e90:	6a1a      	ldr	r2, [r3, #32]
 8011e92:	68bb      	ldr	r3, [r7, #8]
 8011e94:	61da      	str	r2, [r3, #28]
 8011e96:	e031      	b.n	8011efc <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8011e98:	68bb      	ldr	r3, [r7, #8]
 8011e9a:	6a1b      	ldr	r3, [r3, #32]
 8011e9c:	2b00      	cmp	r3, #0
 8011e9e:	d018      	beq.n	8011ed2 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8011ea0:	68bb      	ldr	r3, [r7, #8]
 8011ea2:	6a1b      	ldr	r3, [r3, #32]
 8011ea4:	68ba      	ldr	r2, [r7, #8]
 8011ea6:	8a92      	ldrh	r2, [r2, #20]
 8011ea8:	4413      	add	r3, r2
 8011eaa:	3b01      	subs	r3, #1
 8011eac:	68ba      	ldr	r2, [r7, #8]
 8011eae:	8a92      	ldrh	r2, [r2, #20]
 8011eb0:	fbb3 f3f2 	udiv	r3, r3, r2
 8011eb4:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 8011eb6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8011eb8:	8b7b      	ldrh	r3, [r7, #26]
 8011eba:	429a      	cmp	r2, r3
 8011ebc:	d90b      	bls.n	8011ed6 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8011ebe:	8b7b      	ldrh	r3, [r7, #26]
 8011ec0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8011ec2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011ec4:	68ba      	ldr	r2, [r7, #8]
 8011ec6:	8a92      	ldrh	r2, [r2, #20]
 8011ec8:	fb03 f202 	mul.w	r2, r3, r2
 8011ecc:	68bb      	ldr	r3, [r7, #8]
 8011ece:	61da      	str	r2, [r3, #28]
 8011ed0:	e001      	b.n	8011ed6 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8011ed2:	2301      	movs	r3, #1
 8011ed4:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8011ed6:	68bb      	ldr	r3, [r7, #8]
 8011ed8:	78db      	ldrb	r3, [r3, #3]
 8011eda:	2b00      	cmp	r3, #0
 8011edc:	d00a      	beq.n	8011ef4 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8011ede:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011ee0:	68ba      	ldr	r2, [r7, #8]
 8011ee2:	8a92      	ldrh	r2, [r2, #20]
 8011ee4:	fb03 f202 	mul.w	r2, r3, r2
 8011ee8:	68bb      	ldr	r3, [r7, #8]
 8011eea:	61da      	str	r2, [r3, #28]
 8011eec:	e006      	b.n	8011efc <USB_HC_StartXfer+0x1a4>
 8011eee:	bf00      	nop
 8011ef0:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8011ef4:	68bb      	ldr	r3, [r7, #8]
 8011ef6:	6a1a      	ldr	r2, [r3, #32]
 8011ef8:	68bb      	ldr	r3, [r7, #8]
 8011efa:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8011efc:	68bb      	ldr	r3, [r7, #8]
 8011efe:	69db      	ldr	r3, [r3, #28]
 8011f00:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8011f04:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8011f06:	04d9      	lsls	r1, r3, #19
 8011f08:	4ba3      	ldr	r3, [pc, #652]	@ (8012198 <USB_HC_StartXfer+0x440>)
 8011f0a:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8011f0c:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8011f0e:	68bb      	ldr	r3, [r7, #8]
 8011f10:	7d9b      	ldrb	r3, [r3, #22]
 8011f12:	075b      	lsls	r3, r3, #29
 8011f14:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8011f18:	69f9      	ldr	r1, [r7, #28]
 8011f1a:	0148      	lsls	r0, r1, #5
 8011f1c:	6a39      	ldr	r1, [r7, #32]
 8011f1e:	4401      	add	r1, r0
 8011f20:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8011f24:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8011f26:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8011f28:	79fb      	ldrb	r3, [r7, #7]
 8011f2a:	2b00      	cmp	r3, #0
 8011f2c:	d009      	beq.n	8011f42 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8011f2e:	68bb      	ldr	r3, [r7, #8]
 8011f30:	6999      	ldr	r1, [r3, #24]
 8011f32:	69fb      	ldr	r3, [r7, #28]
 8011f34:	015a      	lsls	r2, r3, #5
 8011f36:	6a3b      	ldr	r3, [r7, #32]
 8011f38:	4413      	add	r3, r2
 8011f3a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011f3e:	460a      	mov	r2, r1
 8011f40:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8011f42:	6a3b      	ldr	r3, [r7, #32]
 8011f44:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8011f48:	689b      	ldr	r3, [r3, #8]
 8011f4a:	f003 0301 	and.w	r3, r3, #1
 8011f4e:	2b00      	cmp	r3, #0
 8011f50:	bf0c      	ite	eq
 8011f52:	2301      	moveq	r3, #1
 8011f54:	2300      	movne	r3, #0
 8011f56:	b2db      	uxtb	r3, r3
 8011f58:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8011f5a:	69fb      	ldr	r3, [r7, #28]
 8011f5c:	015a      	lsls	r2, r3, #5
 8011f5e:	6a3b      	ldr	r3, [r7, #32]
 8011f60:	4413      	add	r3, r2
 8011f62:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011f66:	681b      	ldr	r3, [r3, #0]
 8011f68:	69fa      	ldr	r2, [r7, #28]
 8011f6a:	0151      	lsls	r1, r2, #5
 8011f6c:	6a3a      	ldr	r2, [r7, #32]
 8011f6e:	440a      	add	r2, r1
 8011f70:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011f74:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8011f78:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8011f7a:	69fb      	ldr	r3, [r7, #28]
 8011f7c:	015a      	lsls	r2, r3, #5
 8011f7e:	6a3b      	ldr	r3, [r7, #32]
 8011f80:	4413      	add	r3, r2
 8011f82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011f86:	681a      	ldr	r2, [r3, #0]
 8011f88:	7e7b      	ldrb	r3, [r7, #25]
 8011f8a:	075b      	lsls	r3, r3, #29
 8011f8c:	69f9      	ldr	r1, [r7, #28]
 8011f8e:	0148      	lsls	r0, r1, #5
 8011f90:	6a39      	ldr	r1, [r7, #32]
 8011f92:	4401      	add	r1, r0
 8011f94:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 8011f98:	4313      	orrs	r3, r2
 8011f9a:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8011f9c:	68bb      	ldr	r3, [r7, #8]
 8011f9e:	799b      	ldrb	r3, [r3, #6]
 8011fa0:	2b01      	cmp	r3, #1
 8011fa2:	f040 80c3 	bne.w	801212c <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8011fa6:	68bb      	ldr	r3, [r7, #8]
 8011fa8:	7c5b      	ldrb	r3, [r3, #17]
 8011faa:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8011fac:	68ba      	ldr	r2, [r7, #8]
 8011fae:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8011fb0:	4313      	orrs	r3, r2
 8011fb2:	69fa      	ldr	r2, [r7, #28]
 8011fb4:	0151      	lsls	r1, r2, #5
 8011fb6:	6a3a      	ldr	r2, [r7, #32]
 8011fb8:	440a      	add	r2, r1
 8011fba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8011fbe:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8011fc2:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8011fc4:	69fb      	ldr	r3, [r7, #28]
 8011fc6:	015a      	lsls	r2, r3, #5
 8011fc8:	6a3b      	ldr	r3, [r7, #32]
 8011fca:	4413      	add	r3, r2
 8011fcc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8011fd0:	68db      	ldr	r3, [r3, #12]
 8011fd2:	69fa      	ldr	r2, [r7, #28]
 8011fd4:	0151      	lsls	r1, r2, #5
 8011fd6:	6a3a      	ldr	r2, [r7, #32]
 8011fd8:	440a      	add	r2, r1
 8011fda:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8011fde:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8011fe2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8011fe4:	68bb      	ldr	r3, [r7, #8]
 8011fe6:	79db      	ldrb	r3, [r3, #7]
 8011fe8:	2b01      	cmp	r3, #1
 8011fea:	d123      	bne.n	8012034 <USB_HC_StartXfer+0x2dc>
 8011fec:	68bb      	ldr	r3, [r7, #8]
 8011fee:	78db      	ldrb	r3, [r3, #3]
 8011ff0:	2b00      	cmp	r3, #0
 8011ff2:	d11f      	bne.n	8012034 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8011ff4:	69fb      	ldr	r3, [r7, #28]
 8011ff6:	015a      	lsls	r2, r3, #5
 8011ff8:	6a3b      	ldr	r3, [r7, #32]
 8011ffa:	4413      	add	r3, r2
 8011ffc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012000:	685b      	ldr	r3, [r3, #4]
 8012002:	69fa      	ldr	r2, [r7, #28]
 8012004:	0151      	lsls	r1, r2, #5
 8012006:	6a3a      	ldr	r2, [r7, #32]
 8012008:	440a      	add	r2, r1
 801200a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801200e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8012012:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8012014:	69fb      	ldr	r3, [r7, #28]
 8012016:	015a      	lsls	r2, r3, #5
 8012018:	6a3b      	ldr	r3, [r7, #32]
 801201a:	4413      	add	r3, r2
 801201c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012020:	68db      	ldr	r3, [r3, #12]
 8012022:	69fa      	ldr	r2, [r7, #28]
 8012024:	0151      	lsls	r1, r2, #5
 8012026:	6a3a      	ldr	r2, [r7, #32]
 8012028:	440a      	add	r2, r1
 801202a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801202e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012032:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8012034:	68bb      	ldr	r3, [r7, #8]
 8012036:	7c9b      	ldrb	r3, [r3, #18]
 8012038:	2b01      	cmp	r3, #1
 801203a:	d003      	beq.n	8012044 <USB_HC_StartXfer+0x2ec>
 801203c:	68bb      	ldr	r3, [r7, #8]
 801203e:	7c9b      	ldrb	r3, [r3, #18]
 8012040:	2b03      	cmp	r3, #3
 8012042:	d117      	bne.n	8012074 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8012044:	68bb      	ldr	r3, [r7, #8]
 8012046:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8012048:	2b01      	cmp	r3, #1
 801204a:	d113      	bne.n	8012074 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 801204c:	68bb      	ldr	r3, [r7, #8]
 801204e:	78db      	ldrb	r3, [r3, #3]
 8012050:	2b01      	cmp	r3, #1
 8012052:	d10f      	bne.n	8012074 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8012054:	69fb      	ldr	r3, [r7, #28]
 8012056:	015a      	lsls	r2, r3, #5
 8012058:	6a3b      	ldr	r3, [r7, #32]
 801205a:	4413      	add	r3, r2
 801205c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012060:	685b      	ldr	r3, [r3, #4]
 8012062:	69fa      	ldr	r2, [r7, #28]
 8012064:	0151      	lsls	r1, r2, #5
 8012066:	6a3a      	ldr	r2, [r7, #32]
 8012068:	440a      	add	r2, r1
 801206a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801206e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8012072:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8012074:	68bb      	ldr	r3, [r7, #8]
 8012076:	7c9b      	ldrb	r3, [r3, #18]
 8012078:	2b01      	cmp	r3, #1
 801207a:	d162      	bne.n	8012142 <USB_HC_StartXfer+0x3ea>
 801207c:	68bb      	ldr	r3, [r7, #8]
 801207e:	78db      	ldrb	r3, [r3, #3]
 8012080:	2b00      	cmp	r3, #0
 8012082:	d15e      	bne.n	8012142 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8012084:	68bb      	ldr	r3, [r7, #8]
 8012086:	68db      	ldr	r3, [r3, #12]
 8012088:	3b01      	subs	r3, #1
 801208a:	2b03      	cmp	r3, #3
 801208c:	d858      	bhi.n	8012140 <USB_HC_StartXfer+0x3e8>
 801208e:	a201      	add	r2, pc, #4	@ (adr r2, 8012094 <USB_HC_StartXfer+0x33c>)
 8012090:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012094:	080120a5 	.word	0x080120a5
 8012098:	080120c7 	.word	0x080120c7
 801209c:	080120e9 	.word	0x080120e9
 80120a0:	0801210b 	.word	0x0801210b
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 80120a4:	69fb      	ldr	r3, [r7, #28]
 80120a6:	015a      	lsls	r2, r3, #5
 80120a8:	6a3b      	ldr	r3, [r7, #32]
 80120aa:	4413      	add	r3, r2
 80120ac:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80120b0:	685b      	ldr	r3, [r3, #4]
 80120b2:	69fa      	ldr	r2, [r7, #28]
 80120b4:	0151      	lsls	r1, r2, #5
 80120b6:	6a3a      	ldr	r2, [r7, #32]
 80120b8:	440a      	add	r2, r1
 80120ba:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80120be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80120c2:	6053      	str	r3, [r2, #4]
          break;
 80120c4:	e03d      	b.n	8012142 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 80120c6:	69fb      	ldr	r3, [r7, #28]
 80120c8:	015a      	lsls	r2, r3, #5
 80120ca:	6a3b      	ldr	r3, [r7, #32]
 80120cc:	4413      	add	r3, r2
 80120ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80120d2:	685b      	ldr	r3, [r3, #4]
 80120d4:	69fa      	ldr	r2, [r7, #28]
 80120d6:	0151      	lsls	r1, r2, #5
 80120d8:	6a3a      	ldr	r2, [r7, #32]
 80120da:	440a      	add	r2, r1
 80120dc:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80120e0:	f043 030e 	orr.w	r3, r3, #14
 80120e4:	6053      	str	r3, [r2, #4]
          break;
 80120e6:	e02c      	b.n	8012142 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 80120e8:	69fb      	ldr	r3, [r7, #28]
 80120ea:	015a      	lsls	r2, r3, #5
 80120ec:	6a3b      	ldr	r3, [r7, #32]
 80120ee:	4413      	add	r3, r2
 80120f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80120f4:	685b      	ldr	r3, [r3, #4]
 80120f6:	69fa      	ldr	r2, [r7, #28]
 80120f8:	0151      	lsls	r1, r2, #5
 80120fa:	6a3a      	ldr	r2, [r7, #32]
 80120fc:	440a      	add	r2, r1
 80120fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012102:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8012106:	6053      	str	r3, [r2, #4]
          break;
 8012108:	e01b      	b.n	8012142 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 801210a:	69fb      	ldr	r3, [r7, #28]
 801210c:	015a      	lsls	r2, r3, #5
 801210e:	6a3b      	ldr	r3, [r7, #32]
 8012110:	4413      	add	r3, r2
 8012112:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012116:	685b      	ldr	r3, [r3, #4]
 8012118:	69fa      	ldr	r2, [r7, #28]
 801211a:	0151      	lsls	r1, r2, #5
 801211c:	6a3a      	ldr	r2, [r7, #32]
 801211e:	440a      	add	r2, r1
 8012120:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012124:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8012128:	6053      	str	r3, [r2, #4]
          break;
 801212a:	e00a      	b.n	8012142 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 801212c:	69fb      	ldr	r3, [r7, #28]
 801212e:	015a      	lsls	r2, r3, #5
 8012130:	6a3b      	ldr	r3, [r7, #32]
 8012132:	4413      	add	r3, r2
 8012134:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012138:	461a      	mov	r2, r3
 801213a:	2300      	movs	r3, #0
 801213c:	6053      	str	r3, [r2, #4]
 801213e:	e000      	b.n	8012142 <USB_HC_StartXfer+0x3ea>
          break;
 8012140:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8012142:	69fb      	ldr	r3, [r7, #28]
 8012144:	015a      	lsls	r2, r3, #5
 8012146:	6a3b      	ldr	r3, [r7, #32]
 8012148:	4413      	add	r3, r2
 801214a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801214e:	681b      	ldr	r3, [r3, #0]
 8012150:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8012152:	693b      	ldr	r3, [r7, #16]
 8012154:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8012158:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 801215a:	68bb      	ldr	r3, [r7, #8]
 801215c:	78db      	ldrb	r3, [r3, #3]
 801215e:	2b00      	cmp	r3, #0
 8012160:	d004      	beq.n	801216c <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8012162:	693b      	ldr	r3, [r7, #16]
 8012164:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8012168:	613b      	str	r3, [r7, #16]
 801216a:	e003      	b.n	8012174 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 801216c:	693b      	ldr	r3, [r7, #16]
 801216e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8012172:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8012174:	693b      	ldr	r3, [r7, #16]
 8012176:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801217a:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 801217c:	69fb      	ldr	r3, [r7, #28]
 801217e:	015a      	lsls	r2, r3, #5
 8012180:	6a3b      	ldr	r3, [r7, #32]
 8012182:	4413      	add	r3, r2
 8012184:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012188:	461a      	mov	r2, r3
 801218a:	693b      	ldr	r3, [r7, #16]
 801218c:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 801218e:	79fb      	ldrb	r3, [r7, #7]
 8012190:	2b00      	cmp	r3, #0
 8012192:	d003      	beq.n	801219c <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 8012194:	2300      	movs	r3, #0
 8012196:	e055      	b.n	8012244 <USB_HC_StartXfer+0x4ec>
 8012198:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 801219c:	68bb      	ldr	r3, [r7, #8]
 801219e:	78db      	ldrb	r3, [r3, #3]
 80121a0:	2b00      	cmp	r3, #0
 80121a2:	d14e      	bne.n	8012242 <USB_HC_StartXfer+0x4ea>
 80121a4:	68bb      	ldr	r3, [r7, #8]
 80121a6:	6a1b      	ldr	r3, [r3, #32]
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	d04a      	beq.n	8012242 <USB_HC_StartXfer+0x4ea>
 80121ac:	68bb      	ldr	r3, [r7, #8]
 80121ae:	79db      	ldrb	r3, [r3, #7]
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d146      	bne.n	8012242 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 80121b4:	68bb      	ldr	r3, [r7, #8]
 80121b6:	7c9b      	ldrb	r3, [r3, #18]
 80121b8:	2b03      	cmp	r3, #3
 80121ba:	d831      	bhi.n	8012220 <USB_HC_StartXfer+0x4c8>
 80121bc:	a201      	add	r2, pc, #4	@ (adr r2, 80121c4 <USB_HC_StartXfer+0x46c>)
 80121be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80121c2:	bf00      	nop
 80121c4:	080121d5 	.word	0x080121d5
 80121c8:	080121f9 	.word	0x080121f9
 80121cc:	080121d5 	.word	0x080121d5
 80121d0:	080121f9 	.word	0x080121f9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80121d4:	68bb      	ldr	r3, [r7, #8]
 80121d6:	6a1b      	ldr	r3, [r3, #32]
 80121d8:	3303      	adds	r3, #3
 80121da:	089b      	lsrs	r3, r3, #2
 80121dc:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 80121de:	8afa      	ldrh	r2, [r7, #22]
 80121e0:	68fb      	ldr	r3, [r7, #12]
 80121e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80121e4:	b29b      	uxth	r3, r3
 80121e6:	429a      	cmp	r2, r3
 80121e8:	d91c      	bls.n	8012224 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 80121ea:	68fb      	ldr	r3, [r7, #12]
 80121ec:	699b      	ldr	r3, [r3, #24]
 80121ee:	f043 0220 	orr.w	r2, r3, #32
 80121f2:	68fb      	ldr	r3, [r7, #12]
 80121f4:	619a      	str	r2, [r3, #24]
        }
        break;
 80121f6:	e015      	b.n	8012224 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 80121f8:	68bb      	ldr	r3, [r7, #8]
 80121fa:	6a1b      	ldr	r3, [r3, #32]
 80121fc:	3303      	adds	r3, #3
 80121fe:	089b      	lsrs	r3, r3, #2
 8012200:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8012202:	8afa      	ldrh	r2, [r7, #22]
 8012204:	6a3b      	ldr	r3, [r7, #32]
 8012206:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801220a:	691b      	ldr	r3, [r3, #16]
 801220c:	b29b      	uxth	r3, r3
 801220e:	429a      	cmp	r2, r3
 8012210:	d90a      	bls.n	8012228 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8012212:	68fb      	ldr	r3, [r7, #12]
 8012214:	699b      	ldr	r3, [r3, #24]
 8012216:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 801221a:	68fb      	ldr	r3, [r7, #12]
 801221c:	619a      	str	r2, [r3, #24]
        }
        break;
 801221e:	e003      	b.n	8012228 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8012220:	bf00      	nop
 8012222:	e002      	b.n	801222a <USB_HC_StartXfer+0x4d2>
        break;
 8012224:	bf00      	nop
 8012226:	e000      	b.n	801222a <USB_HC_StartXfer+0x4d2>
        break;
 8012228:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 801222a:	68bb      	ldr	r3, [r7, #8]
 801222c:	6999      	ldr	r1, [r3, #24]
 801222e:	68bb      	ldr	r3, [r7, #8]
 8012230:	785a      	ldrb	r2, [r3, #1]
 8012232:	68bb      	ldr	r3, [r7, #8]
 8012234:	6a1b      	ldr	r3, [r3, #32]
 8012236:	b29b      	uxth	r3, r3
 8012238:	2000      	movs	r0, #0
 801223a:	9000      	str	r0, [sp, #0]
 801223c:	68f8      	ldr	r0, [r7, #12]
 801223e:	f7ff f9cf 	bl	80115e0 <USB_WritePacket>
  }

  return HAL_OK;
 8012242:	2300      	movs	r3, #0
}
 8012244:	4618      	mov	r0, r3
 8012246:	3728      	adds	r7, #40	@ 0x28
 8012248:	46bd      	mov	sp, r7
 801224a:	bd80      	pop	{r7, pc}

0801224c <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 801224c:	b480      	push	{r7}
 801224e:	b085      	sub	sp, #20
 8012250:	af00      	add	r7, sp, #0
 8012252:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012254:	687b      	ldr	r3, [r7, #4]
 8012256:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8012258:	68fb      	ldr	r3, [r7, #12]
 801225a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801225e:	695b      	ldr	r3, [r3, #20]
 8012260:	b29b      	uxth	r3, r3
}
 8012262:	4618      	mov	r0, r3
 8012264:	3714      	adds	r7, #20
 8012266:	46bd      	mov	sp, r7
 8012268:	f85d 7b04 	ldr.w	r7, [sp], #4
 801226c:	4770      	bx	lr

0801226e <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 801226e:	b480      	push	{r7}
 8012270:	b089      	sub	sp, #36	@ 0x24
 8012272:	af00      	add	r7, sp, #0
 8012274:	6078      	str	r0, [r7, #4]
 8012276:	460b      	mov	r3, r1
 8012278:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801227a:	687b      	ldr	r3, [r7, #4]
 801227c:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 801227e:	78fb      	ldrb	r3, [r7, #3]
 8012280:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8012282:	2300      	movs	r3, #0
 8012284:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8012286:	69bb      	ldr	r3, [r7, #24]
 8012288:	015a      	lsls	r2, r3, #5
 801228a:	69fb      	ldr	r3, [r7, #28]
 801228c:	4413      	add	r3, r2
 801228e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012292:	681b      	ldr	r3, [r3, #0]
 8012294:	0c9b      	lsrs	r3, r3, #18
 8012296:	f003 0303 	and.w	r3, r3, #3
 801229a:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 801229c:	69bb      	ldr	r3, [r7, #24]
 801229e:	015a      	lsls	r2, r3, #5
 80122a0:	69fb      	ldr	r3, [r7, #28]
 80122a2:	4413      	add	r3, r2
 80122a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80122a8:	681b      	ldr	r3, [r3, #0]
 80122aa:	0fdb      	lsrs	r3, r3, #31
 80122ac:	f003 0301 	and.w	r3, r3, #1
 80122b0:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80122b2:	69bb      	ldr	r3, [r7, #24]
 80122b4:	015a      	lsls	r2, r3, #5
 80122b6:	69fb      	ldr	r3, [r7, #28]
 80122b8:	4413      	add	r3, r2
 80122ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80122be:	685b      	ldr	r3, [r3, #4]
 80122c0:	0fdb      	lsrs	r3, r3, #31
 80122c2:	f003 0301 	and.w	r3, r3, #1
 80122c6:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 80122c8:	687b      	ldr	r3, [r7, #4]
 80122ca:	689b      	ldr	r3, [r3, #8]
 80122cc:	f003 0320 	and.w	r3, r3, #32
 80122d0:	2b20      	cmp	r3, #32
 80122d2:	d10d      	bne.n	80122f0 <USB_HC_Halt+0x82>
 80122d4:	68fb      	ldr	r3, [r7, #12]
 80122d6:	2b00      	cmp	r3, #0
 80122d8:	d10a      	bne.n	80122f0 <USB_HC_Halt+0x82>
 80122da:	693b      	ldr	r3, [r7, #16]
 80122dc:	2b00      	cmp	r3, #0
 80122de:	d005      	beq.n	80122ec <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 80122e0:	697b      	ldr	r3, [r7, #20]
 80122e2:	2b01      	cmp	r3, #1
 80122e4:	d002      	beq.n	80122ec <USB_HC_Halt+0x7e>
 80122e6:	697b      	ldr	r3, [r7, #20]
 80122e8:	2b03      	cmp	r3, #3
 80122ea:	d101      	bne.n	80122f0 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 80122ec:	2300      	movs	r3, #0
 80122ee:	e0d8      	b.n	80124a2 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 80122f0:	697b      	ldr	r3, [r7, #20]
 80122f2:	2b00      	cmp	r3, #0
 80122f4:	d002      	beq.n	80122fc <USB_HC_Halt+0x8e>
 80122f6:	697b      	ldr	r3, [r7, #20]
 80122f8:	2b02      	cmp	r3, #2
 80122fa:	d173      	bne.n	80123e4 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80122fc:	69bb      	ldr	r3, [r7, #24]
 80122fe:	015a      	lsls	r2, r3, #5
 8012300:	69fb      	ldr	r3, [r7, #28]
 8012302:	4413      	add	r3, r2
 8012304:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012308:	681b      	ldr	r3, [r3, #0]
 801230a:	69ba      	ldr	r2, [r7, #24]
 801230c:	0151      	lsls	r1, r2, #5
 801230e:	69fa      	ldr	r2, [r7, #28]
 8012310:	440a      	add	r2, r1
 8012312:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012316:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801231a:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 801231c:	687b      	ldr	r3, [r7, #4]
 801231e:	689b      	ldr	r3, [r3, #8]
 8012320:	f003 0320 	and.w	r3, r3, #32
 8012324:	2b00      	cmp	r3, #0
 8012326:	d14a      	bne.n	80123be <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8012328:	687b      	ldr	r3, [r7, #4]
 801232a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801232c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8012330:	2b00      	cmp	r3, #0
 8012332:	d133      	bne.n	801239c <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8012334:	69bb      	ldr	r3, [r7, #24]
 8012336:	015a      	lsls	r2, r3, #5
 8012338:	69fb      	ldr	r3, [r7, #28]
 801233a:	4413      	add	r3, r2
 801233c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012340:	681b      	ldr	r3, [r3, #0]
 8012342:	69ba      	ldr	r2, [r7, #24]
 8012344:	0151      	lsls	r1, r2, #5
 8012346:	69fa      	ldr	r2, [r7, #28]
 8012348:	440a      	add	r2, r1
 801234a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801234e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012352:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8012354:	69bb      	ldr	r3, [r7, #24]
 8012356:	015a      	lsls	r2, r3, #5
 8012358:	69fb      	ldr	r3, [r7, #28]
 801235a:	4413      	add	r3, r2
 801235c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012360:	681b      	ldr	r3, [r3, #0]
 8012362:	69ba      	ldr	r2, [r7, #24]
 8012364:	0151      	lsls	r1, r2, #5
 8012366:	69fa      	ldr	r2, [r7, #28]
 8012368:	440a      	add	r2, r1
 801236a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801236e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012372:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8012374:	68bb      	ldr	r3, [r7, #8]
 8012376:	3301      	adds	r3, #1
 8012378:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 801237a:	68bb      	ldr	r3, [r7, #8]
 801237c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8012380:	d82e      	bhi.n	80123e0 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8012382:	69bb      	ldr	r3, [r7, #24]
 8012384:	015a      	lsls	r2, r3, #5
 8012386:	69fb      	ldr	r3, [r7, #28]
 8012388:	4413      	add	r3, r2
 801238a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801238e:	681b      	ldr	r3, [r3, #0]
 8012390:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012394:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012398:	d0ec      	beq.n	8012374 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 801239a:	e081      	b.n	80124a0 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 801239c:	69bb      	ldr	r3, [r7, #24]
 801239e:	015a      	lsls	r2, r3, #5
 80123a0:	69fb      	ldr	r3, [r7, #28]
 80123a2:	4413      	add	r3, r2
 80123a4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80123a8:	681b      	ldr	r3, [r3, #0]
 80123aa:	69ba      	ldr	r2, [r7, #24]
 80123ac:	0151      	lsls	r1, r2, #5
 80123ae:	69fa      	ldr	r2, [r7, #28]
 80123b0:	440a      	add	r2, r1
 80123b2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80123b6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80123ba:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80123bc:	e070      	b.n	80124a0 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80123be:	69bb      	ldr	r3, [r7, #24]
 80123c0:	015a      	lsls	r2, r3, #5
 80123c2:	69fb      	ldr	r3, [r7, #28]
 80123c4:	4413      	add	r3, r2
 80123c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80123ca:	681b      	ldr	r3, [r3, #0]
 80123cc:	69ba      	ldr	r2, [r7, #24]
 80123ce:	0151      	lsls	r1, r2, #5
 80123d0:	69fa      	ldr	r2, [r7, #28]
 80123d2:	440a      	add	r2, r1
 80123d4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80123d8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80123dc:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80123de:	e05f      	b.n	80124a0 <USB_HC_Halt+0x232>
            break;
 80123e0:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80123e2:	e05d      	b.n	80124a0 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 80123e4:	69bb      	ldr	r3, [r7, #24]
 80123e6:	015a      	lsls	r2, r3, #5
 80123e8:	69fb      	ldr	r3, [r7, #28]
 80123ea:	4413      	add	r3, r2
 80123ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80123f0:	681b      	ldr	r3, [r3, #0]
 80123f2:	69ba      	ldr	r2, [r7, #24]
 80123f4:	0151      	lsls	r1, r2, #5
 80123f6:	69fa      	ldr	r2, [r7, #28]
 80123f8:	440a      	add	r2, r1
 80123fa:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80123fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012402:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8012404:	69fb      	ldr	r3, [r7, #28]
 8012406:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801240a:	691b      	ldr	r3, [r3, #16]
 801240c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8012410:	2b00      	cmp	r3, #0
 8012412:	d133      	bne.n	801247c <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8012414:	69bb      	ldr	r3, [r7, #24]
 8012416:	015a      	lsls	r2, r3, #5
 8012418:	69fb      	ldr	r3, [r7, #28]
 801241a:	4413      	add	r3, r2
 801241c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012420:	681b      	ldr	r3, [r3, #0]
 8012422:	69ba      	ldr	r2, [r7, #24]
 8012424:	0151      	lsls	r1, r2, #5
 8012426:	69fa      	ldr	r2, [r7, #28]
 8012428:	440a      	add	r2, r1
 801242a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801242e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012432:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8012434:	69bb      	ldr	r3, [r7, #24]
 8012436:	015a      	lsls	r2, r3, #5
 8012438:	69fb      	ldr	r3, [r7, #28]
 801243a:	4413      	add	r3, r2
 801243c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012440:	681b      	ldr	r3, [r3, #0]
 8012442:	69ba      	ldr	r2, [r7, #24]
 8012444:	0151      	lsls	r1, r2, #5
 8012446:	69fa      	ldr	r2, [r7, #28]
 8012448:	440a      	add	r2, r1
 801244a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 801244e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012452:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8012454:	68bb      	ldr	r3, [r7, #8]
 8012456:	3301      	adds	r3, #1
 8012458:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 801245a:	68bb      	ldr	r3, [r7, #8]
 801245c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8012460:	d81d      	bhi.n	801249e <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8012462:	69bb      	ldr	r3, [r7, #24]
 8012464:	015a      	lsls	r2, r3, #5
 8012466:	69fb      	ldr	r3, [r7, #28]
 8012468:	4413      	add	r3, r2
 801246a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801246e:	681b      	ldr	r3, [r3, #0]
 8012470:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012474:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012478:	d0ec      	beq.n	8012454 <USB_HC_Halt+0x1e6>
 801247a:	e011      	b.n	80124a0 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 801247c:	69bb      	ldr	r3, [r7, #24]
 801247e:	015a      	lsls	r2, r3, #5
 8012480:	69fb      	ldr	r3, [r7, #28]
 8012482:	4413      	add	r3, r2
 8012484:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012488:	681b      	ldr	r3, [r3, #0]
 801248a:	69ba      	ldr	r2, [r7, #24]
 801248c:	0151      	lsls	r1, r2, #5
 801248e:	69fa      	ldr	r2, [r7, #28]
 8012490:	440a      	add	r2, r1
 8012492:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8012496:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 801249a:	6013      	str	r3, [r2, #0]
 801249c:	e000      	b.n	80124a0 <USB_HC_Halt+0x232>
          break;
 801249e:	bf00      	nop
    }
  }

  return HAL_OK;
 80124a0:	2300      	movs	r3, #0
}
 80124a2:	4618      	mov	r0, r3
 80124a4:	3724      	adds	r7, #36	@ 0x24
 80124a6:	46bd      	mov	sp, r7
 80124a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80124ac:	4770      	bx	lr
	...

080124b0 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80124b0:	b480      	push	{r7}
 80124b2:	b087      	sub	sp, #28
 80124b4:	af00      	add	r7, sp, #0
 80124b6:	6078      	str	r0, [r7, #4]
 80124b8:	460b      	mov	r3, r1
 80124ba:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80124bc:	687b      	ldr	r3, [r7, #4]
 80124be:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 80124c0:	78fb      	ldrb	r3, [r7, #3]
 80124c2:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 80124c4:	2301      	movs	r3, #1
 80124c6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 80124c8:	68fb      	ldr	r3, [r7, #12]
 80124ca:	04da      	lsls	r2, r3, #19
 80124cc:	4b15      	ldr	r3, [pc, #84]	@ (8012524 <USB_DoPing+0x74>)
 80124ce:	4013      	ands	r3, r2
 80124d0:	693a      	ldr	r2, [r7, #16]
 80124d2:	0151      	lsls	r1, r2, #5
 80124d4:	697a      	ldr	r2, [r7, #20]
 80124d6:	440a      	add	r2, r1
 80124d8:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80124dc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80124e0:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 80124e2:	693b      	ldr	r3, [r7, #16]
 80124e4:	015a      	lsls	r2, r3, #5
 80124e6:	697b      	ldr	r3, [r7, #20]
 80124e8:	4413      	add	r3, r2
 80124ea:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80124ee:	681b      	ldr	r3, [r3, #0]
 80124f0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80124f2:	68bb      	ldr	r3, [r7, #8]
 80124f4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80124f8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80124fa:	68bb      	ldr	r3, [r7, #8]
 80124fc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8012500:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8012502:	693b      	ldr	r3, [r7, #16]
 8012504:	015a      	lsls	r2, r3, #5
 8012506:	697b      	ldr	r3, [r7, #20]
 8012508:	4413      	add	r3, r2
 801250a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801250e:	461a      	mov	r2, r3
 8012510:	68bb      	ldr	r3, [r7, #8]
 8012512:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8012514:	2300      	movs	r3, #0
}
 8012516:	4618      	mov	r0, r3
 8012518:	371c      	adds	r7, #28
 801251a:	46bd      	mov	sp, r7
 801251c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012520:	4770      	bx	lr
 8012522:	bf00      	nop
 8012524:	1ff80000 	.word	0x1ff80000

08012528 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8012528:	b580      	push	{r7, lr}
 801252a:	b088      	sub	sp, #32
 801252c:	af00      	add	r7, sp, #0
 801252e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8012530:	2300      	movs	r3, #0
 8012532:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012534:	687b      	ldr	r3, [r7, #4]
 8012536:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8012538:	2300      	movs	r3, #0
 801253a:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 801253c:	6878      	ldr	r0, [r7, #4]
 801253e:	f7fe ff92 	bl	8011466 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8012542:	2110      	movs	r1, #16
 8012544:	6878      	ldr	r0, [r7, #4]
 8012546:	f7fe ffeb 	bl	8011520 <USB_FlushTxFifo>
 801254a:	4603      	mov	r3, r0
 801254c:	2b00      	cmp	r3, #0
 801254e:	d001      	beq.n	8012554 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8012550:	2301      	movs	r3, #1
 8012552:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8012554:	6878      	ldr	r0, [r7, #4]
 8012556:	f7ff f815 	bl	8011584 <USB_FlushRxFifo>
 801255a:	4603      	mov	r3, r0
 801255c:	2b00      	cmp	r3, #0
 801255e:	d001      	beq.n	8012564 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8012560:	2301      	movs	r3, #1
 8012562:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8012564:	2300      	movs	r3, #0
 8012566:	61bb      	str	r3, [r7, #24]
 8012568:	e01f      	b.n	80125aa <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 801256a:	69bb      	ldr	r3, [r7, #24]
 801256c:	015a      	lsls	r2, r3, #5
 801256e:	697b      	ldr	r3, [r7, #20]
 8012570:	4413      	add	r3, r2
 8012572:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8012576:	681b      	ldr	r3, [r3, #0]
 8012578:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 801257a:	693b      	ldr	r3, [r7, #16]
 801257c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8012580:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8012582:	693b      	ldr	r3, [r7, #16]
 8012584:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012588:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 801258a:	693b      	ldr	r3, [r7, #16]
 801258c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8012590:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8012592:	69bb      	ldr	r3, [r7, #24]
 8012594:	015a      	lsls	r2, r3, #5
 8012596:	697b      	ldr	r3, [r7, #20]
 8012598:	4413      	add	r3, r2
 801259a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801259e:	461a      	mov	r2, r3
 80125a0:	693b      	ldr	r3, [r7, #16]
 80125a2:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80125a4:	69bb      	ldr	r3, [r7, #24]
 80125a6:	3301      	adds	r3, #1
 80125a8:	61bb      	str	r3, [r7, #24]
 80125aa:	69bb      	ldr	r3, [r7, #24]
 80125ac:	2b0f      	cmp	r3, #15
 80125ae:	d9dc      	bls.n	801256a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80125b0:	2300      	movs	r3, #0
 80125b2:	61bb      	str	r3, [r7, #24]
 80125b4:	e034      	b.n	8012620 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80125b6:	69bb      	ldr	r3, [r7, #24]
 80125b8:	015a      	lsls	r2, r3, #5
 80125ba:	697b      	ldr	r3, [r7, #20]
 80125bc:	4413      	add	r3, r2
 80125be:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80125c2:	681b      	ldr	r3, [r3, #0]
 80125c4:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 80125c6:	693b      	ldr	r3, [r7, #16]
 80125c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80125cc:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 80125ce:	693b      	ldr	r3, [r7, #16]
 80125d0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80125d4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80125d6:	693b      	ldr	r3, [r7, #16]
 80125d8:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80125dc:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80125de:	69bb      	ldr	r3, [r7, #24]
 80125e0:	015a      	lsls	r2, r3, #5
 80125e2:	697b      	ldr	r3, [r7, #20]
 80125e4:	4413      	add	r3, r2
 80125e6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80125ea:	461a      	mov	r2, r3
 80125ec:	693b      	ldr	r3, [r7, #16]
 80125ee:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80125f0:	68fb      	ldr	r3, [r7, #12]
 80125f2:	3301      	adds	r3, #1
 80125f4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80125f6:	68fb      	ldr	r3, [r7, #12]
 80125f8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80125fc:	d80c      	bhi.n	8012618 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80125fe:	69bb      	ldr	r3, [r7, #24]
 8012600:	015a      	lsls	r2, r3, #5
 8012602:	697b      	ldr	r3, [r7, #20]
 8012604:	4413      	add	r3, r2
 8012606:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 801260a:	681b      	ldr	r3, [r3, #0]
 801260c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8012610:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8012614:	d0ec      	beq.n	80125f0 <USB_StopHost+0xc8>
 8012616:	e000      	b.n	801261a <USB_StopHost+0xf2>
        break;
 8012618:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 801261a:	69bb      	ldr	r3, [r7, #24]
 801261c:	3301      	adds	r3, #1
 801261e:	61bb      	str	r3, [r7, #24]
 8012620:	69bb      	ldr	r3, [r7, #24]
 8012622:	2b0f      	cmp	r3, #15
 8012624:	d9c7      	bls.n	80125b6 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8012626:	697b      	ldr	r3, [r7, #20]
 8012628:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801262c:	461a      	mov	r2, r3
 801262e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8012632:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8012634:	687b      	ldr	r3, [r7, #4]
 8012636:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801263a:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 801263c:	6878      	ldr	r0, [r7, #4]
 801263e:	f7fe ff01 	bl	8011444 <USB_EnableGlobalInt>

  return ret;
 8012642:	7ffb      	ldrb	r3, [r7, #31]
}
 8012644:	4618      	mov	r0, r3
 8012646:	3720      	adds	r7, #32
 8012648:	46bd      	mov	sp, r7
 801264a:	bd80      	pop	{r7, pc}

0801264c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 801264c:	b580      	push	{r7, lr}
 801264e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 8012650:	4904      	ldr	r1, [pc, #16]	@ (8012664 <MX_FATFS_Init+0x18>)
 8012652:	4805      	ldr	r0, [pc, #20]	@ (8012668 <MX_FATFS_Init+0x1c>)
 8012654:	f002 fc64 	bl	8014f20 <FATFS_LinkDriver>
 8012658:	4603      	mov	r3, r0
 801265a:	461a      	mov	r2, r3
 801265c:	4b03      	ldr	r3, [pc, #12]	@ (801266c <MX_FATFS_Init+0x20>)
 801265e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8012660:	bf00      	nop
 8012662:	bd80      	pop	{r7, pc}
 8012664:	200132a8 	.word	0x200132a8
 8012668:	08017fa8 	.word	0x08017fa8
 801266c:	200132a4 	.word	0x200132a4

08012670 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 8012670:	b580      	push	{r7, lr}
 8012672:	b082      	sub	sp, #8
 8012674:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 8012676:	2300      	movs	r3, #0
 8012678:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 801267a:	f000 f87b 	bl	8012774 <BSP_SD_IsDetected>
 801267e:	4603      	mov	r3, r0
 8012680:	2b01      	cmp	r3, #1
 8012682:	d001      	beq.n	8012688 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR_SD_NOT_PRESENT;
 8012684:	2302      	movs	r3, #2
 8012686:	e012      	b.n	80126ae <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd1);
 8012688:	480b      	ldr	r0, [pc, #44]	@ (80126b8 <BSP_SD_Init+0x48>)
 801268a:	f7fb f908 	bl	800d89e <HAL_SD_Init>
 801268e:	4603      	mov	r3, r0
 8012690:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 8012692:	79fb      	ldrb	r3, [r7, #7]
 8012694:	2b00      	cmp	r3, #0
 8012696:	d109      	bne.n	80126ac <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd1, SDMMC_BUS_WIDE_4B) != HAL_OK)
 8012698:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 801269c:	4806      	ldr	r0, [pc, #24]	@ (80126b8 <BSP_SD_Init+0x48>)
 801269e:	f7fb fd51 	bl	800e144 <HAL_SD_ConfigWideBusOperation>
 80126a2:	4603      	mov	r3, r0
 80126a4:	2b00      	cmp	r3, #0
 80126a6:	d001      	beq.n	80126ac <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 80126a8:	2301      	movs	r3, #1
 80126aa:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 80126ac:	79fb      	ldrb	r3, [r7, #7]
}
 80126ae:	4618      	mov	r0, r3
 80126b0:	3708      	adds	r7, #8
 80126b2:	46bd      	mov	sp, r7
 80126b4:	bd80      	pop	{r7, pc}
 80126b6:	bf00      	nop
 80126b8:	20012bd0 	.word	0x20012bd0

080126bc <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 80126bc:	b580      	push	{r7, lr}
 80126be:	b086      	sub	sp, #24
 80126c0:	af00      	add	r7, sp, #0
 80126c2:	60f8      	str	r0, [r7, #12]
 80126c4:	60b9      	str	r1, [r7, #8]
 80126c6:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80126c8:	2300      	movs	r3, #0
 80126ca:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 80126cc:	687b      	ldr	r3, [r7, #4]
 80126ce:	68ba      	ldr	r2, [r7, #8]
 80126d0:	68f9      	ldr	r1, [r7, #12]
 80126d2:	4806      	ldr	r0, [pc, #24]	@ (80126ec <BSP_SD_ReadBlocks_DMA+0x30>)
 80126d4:	f7fb f994 	bl	800da00 <HAL_SD_ReadBlocks_DMA>
 80126d8:	4603      	mov	r3, r0
 80126da:	2b00      	cmp	r3, #0
 80126dc:	d001      	beq.n	80126e2 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 80126de:	2301      	movs	r3, #1
 80126e0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 80126e2:	7dfb      	ldrb	r3, [r7, #23]
}
 80126e4:	4618      	mov	r0, r3
 80126e6:	3718      	adds	r7, #24
 80126e8:	46bd      	mov	sp, r7
 80126ea:	bd80      	pop	{r7, pc}
 80126ec:	20012bd0 	.word	0x20012bd0

080126f0 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 80126f0:	b580      	push	{r7, lr}
 80126f2:	b086      	sub	sp, #24
 80126f4:	af00      	add	r7, sp, #0
 80126f6:	60f8      	str	r0, [r7, #12]
 80126f8:	60b9      	str	r1, [r7, #8]
 80126fa:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 80126fc:	2300      	movs	r3, #0
 80126fe:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	68ba      	ldr	r2, [r7, #8]
 8012704:	68f9      	ldr	r1, [r7, #12]
 8012706:	4806      	ldr	r0, [pc, #24]	@ (8012720 <BSP_SD_WriteBlocks_DMA+0x30>)
 8012708:	f7fb fa5c 	bl	800dbc4 <HAL_SD_WriteBlocks_DMA>
 801270c:	4603      	mov	r3, r0
 801270e:	2b00      	cmp	r3, #0
 8012710:	d001      	beq.n	8012716 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 8012712:	2301      	movs	r3, #1
 8012714:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 8012716:	7dfb      	ldrb	r3, [r7, #23]
}
 8012718:	4618      	mov	r0, r3
 801271a:	3718      	adds	r7, #24
 801271c:	46bd      	mov	sp, r7
 801271e:	bd80      	pop	{r7, pc}
 8012720:	20012bd0 	.word	0x20012bd0

08012724 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 8012724:	b580      	push	{r7, lr}
 8012726:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 8012728:	4805      	ldr	r0, [pc, #20]	@ (8012740 <BSP_SD_GetCardState+0x1c>)
 801272a:	f7fb fda5 	bl	800e278 <HAL_SD_GetCardState>
 801272e:	4603      	mov	r3, r0
 8012730:	2b04      	cmp	r3, #4
 8012732:	bf14      	ite	ne
 8012734:	2301      	movne	r3, #1
 8012736:	2300      	moveq	r3, #0
 8012738:	b2db      	uxtb	r3, r3
}
 801273a:	4618      	mov	r0, r3
 801273c:	bd80      	pop	{r7, pc}
 801273e:	bf00      	nop
 8012740:	20012bd0 	.word	0x20012bd0

08012744 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 8012744:	b580      	push	{r7, lr}
 8012746:	b082      	sub	sp, #8
 8012748:	af00      	add	r7, sp, #0
 801274a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 801274c:	6879      	ldr	r1, [r7, #4]
 801274e:	4803      	ldr	r0, [pc, #12]	@ (801275c <BSP_SD_GetCardInfo+0x18>)
 8012750:	f7fb fccc 	bl	800e0ec <HAL_SD_GetCardInfo>
}
 8012754:	bf00      	nop
 8012756:	3708      	adds	r7, #8
 8012758:	46bd      	mov	sp, r7
 801275a:	bd80      	pop	{r7, pc}
 801275c:	20012bd0 	.word	0x20012bd0

08012760 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8012760:	b580      	push	{r7, lr}
 8012762:	b082      	sub	sp, #8
 8012764:	af00      	add	r7, sp, #0
 8012766:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 8012768:	f000 f9b2 	bl	8012ad0 <BSP_SD_ReadCpltCallback>
}
 801276c:	bf00      	nop
 801276e:	3708      	adds	r7, #8
 8012770:	46bd      	mov	sp, r7
 8012772:	bd80      	pop	{r7, pc}

08012774 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 8012774:	b580      	push	{r7, lr}
 8012776:	b082      	sub	sp, #8
 8012778:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 801277a:	2301      	movs	r3, #1
 801277c:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0)
 801277e:	f000 f80b 	bl	8012798 <BSP_PlatformIsDetected>
 8012782:	4603      	mov	r3, r0
 8012784:	2b00      	cmp	r3, #0
 8012786:	d101      	bne.n	801278c <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 8012788:	2300      	movs	r3, #0
 801278a:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 801278c:	79fb      	ldrb	r3, [r7, #7]
 801278e:	b2db      	uxtb	r3, r3
}
 8012790:	4618      	mov	r0, r3
 8012792:	3708      	adds	r7, #8
 8012794:	46bd      	mov	sp, r7
 8012796:	bd80      	pop	{r7, pc}

08012798 <BSP_PlatformIsDetected>:
  ******************************************************************************
*/
/* USER CODE END Header */
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 8012798:	b580      	push	{r7, lr}
 801279a:	b082      	sub	sp, #8
 801279c:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 801279e:	2301      	movs	r3, #1
 80127a0:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 80127a2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80127a6:	4806      	ldr	r0, [pc, #24]	@ (80127c0 <BSP_PlatformIsDetected+0x28>)
 80127a8:	f7f5 f858 	bl	800785c <HAL_GPIO_ReadPin>
 80127ac:	4603      	mov	r3, r0
 80127ae:	2b00      	cmp	r3, #0
 80127b0:	d001      	beq.n	80127b6 <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 80127b2:	2300      	movs	r3, #0
 80127b4:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */
    return status;
 80127b6:	79fb      	ldrb	r3, [r7, #7]
}
 80127b8:	4618      	mov	r0, r3
 80127ba:	3708      	adds	r7, #8
 80127bc:	46bd      	mov	sp, r7
 80127be:	bd80      	pop	{r7, pc}
 80127c0:	40020800 	.word	0x40020800

080127c4 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 80127c4:	b580      	push	{r7, lr}
 80127c6:	b084      	sub	sp, #16
 80127c8:	af00      	add	r7, sp, #0
 80127ca:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 80127cc:	f002 fbf4 	bl	8014fb8 <osKernelSysTick>
 80127d0:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 80127d2:	e006      	b.n	80127e2 <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80127d4:	f7ff ffa6 	bl	8012724 <BSP_SD_GetCardState>
 80127d8:	4603      	mov	r3, r0
 80127da:	2b00      	cmp	r3, #0
 80127dc:	d101      	bne.n	80127e2 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 80127de:	2300      	movs	r3, #0
 80127e0:	e009      	b.n	80127f6 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 80127e2:	f002 fbe9 	bl	8014fb8 <osKernelSysTick>
 80127e6:	4602      	mov	r2, r0
 80127e8:	68fb      	ldr	r3, [r7, #12]
 80127ea:	1ad3      	subs	r3, r2, r3
 80127ec:	687a      	ldr	r2, [r7, #4]
 80127ee:	429a      	cmp	r2, r3
 80127f0:	d8f0      	bhi.n	80127d4 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 80127f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80127f6:	4618      	mov	r0, r3
 80127f8:	3710      	adds	r7, #16
 80127fa:	46bd      	mov	sp, r7
 80127fc:	bd80      	pop	{r7, pc}
	...

08012800 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 8012800:	b580      	push	{r7, lr}
 8012802:	b082      	sub	sp, #8
 8012804:	af00      	add	r7, sp, #0
 8012806:	4603      	mov	r3, r0
 8012808:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 801280a:	4b0b      	ldr	r3, [pc, #44]	@ (8012838 <SD_CheckStatus+0x38>)
 801280c:	2201      	movs	r2, #1
 801280e:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012810:	f7ff ff88 	bl	8012724 <BSP_SD_GetCardState>
 8012814:	4603      	mov	r3, r0
 8012816:	2b00      	cmp	r3, #0
 8012818:	d107      	bne.n	801282a <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 801281a:	4b07      	ldr	r3, [pc, #28]	@ (8012838 <SD_CheckStatus+0x38>)
 801281c:	781b      	ldrb	r3, [r3, #0]
 801281e:	b2db      	uxtb	r3, r3
 8012820:	f023 0301 	bic.w	r3, r3, #1
 8012824:	b2da      	uxtb	r2, r3
 8012826:	4b04      	ldr	r3, [pc, #16]	@ (8012838 <SD_CheckStatus+0x38>)
 8012828:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 801282a:	4b03      	ldr	r3, [pc, #12]	@ (8012838 <SD_CheckStatus+0x38>)
 801282c:	781b      	ldrb	r3, [r3, #0]
 801282e:	b2db      	uxtb	r3, r3
}
 8012830:	4618      	mov	r0, r3
 8012832:	3708      	adds	r7, #8
 8012834:	46bd      	mov	sp, r7
 8012836:	bd80      	pop	{r7, pc}
 8012838:	2001203d 	.word	0x2001203d

0801283c <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 801283c:	b590      	push	{r4, r7, lr}
 801283e:	b087      	sub	sp, #28
 8012840:	af00      	add	r7, sp, #0
 8012842:	4603      	mov	r3, r0
 8012844:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 8012846:	4b20      	ldr	r3, [pc, #128]	@ (80128c8 <SD_initialize+0x8c>)
 8012848:	2201      	movs	r2, #1
 801284a:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 801284c:	f002 fba8 	bl	8014fa0 <osKernelRunning>
 8012850:	4603      	mov	r3, r0
 8012852:	2b00      	cmp	r3, #0
 8012854:	d030      	beq.n	80128b8 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 8012856:	f7ff ff0b 	bl	8012670 <BSP_SD_Init>
 801285a:	4603      	mov	r3, r0
 801285c:	2b00      	cmp	r3, #0
 801285e:	d107      	bne.n	8012870 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 8012860:	79fb      	ldrb	r3, [r7, #7]
 8012862:	4618      	mov	r0, r3
 8012864:	f7ff ffcc 	bl	8012800 <SD_CheckStatus>
 8012868:	4603      	mov	r3, r0
 801286a:	461a      	mov	r2, r3
 801286c:	4b16      	ldr	r3, [pc, #88]	@ (80128c8 <SD_initialize+0x8c>)
 801286e:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 8012870:	4b15      	ldr	r3, [pc, #84]	@ (80128c8 <SD_initialize+0x8c>)
 8012872:	781b      	ldrb	r3, [r3, #0]
 8012874:	b2db      	uxtb	r3, r3
 8012876:	2b01      	cmp	r3, #1
 8012878:	d01e      	beq.n	80128b8 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 801287a:	4b14      	ldr	r3, [pc, #80]	@ (80128cc <SD_initialize+0x90>)
 801287c:	681b      	ldr	r3, [r3, #0]
 801287e:	2b00      	cmp	r3, #0
 8012880:	d10e      	bne.n	80128a0 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 8012882:	4b13      	ldr	r3, [pc, #76]	@ (80128d0 <SD_initialize+0x94>)
 8012884:	f107 0408 	add.w	r4, r7, #8
 8012888:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801288a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 801288e:	f107 0308 	add.w	r3, r7, #8
 8012892:	2100      	movs	r1, #0
 8012894:	4618      	mov	r0, r3
 8012896:	f002 fbff 	bl	8015098 <osMessageCreate>
 801289a:	4603      	mov	r3, r0
 801289c:	4a0b      	ldr	r2, [pc, #44]	@ (80128cc <SD_initialize+0x90>)
 801289e:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 80128a0:	4b0a      	ldr	r3, [pc, #40]	@ (80128cc <SD_initialize+0x90>)
 80128a2:	681b      	ldr	r3, [r3, #0]
 80128a4:	2b00      	cmp	r3, #0
 80128a6:	d107      	bne.n	80128b8 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 80128a8:	4b07      	ldr	r3, [pc, #28]	@ (80128c8 <SD_initialize+0x8c>)
 80128aa:	781b      	ldrb	r3, [r3, #0]
 80128ac:	b2db      	uxtb	r3, r3
 80128ae:	f043 0301 	orr.w	r3, r3, #1
 80128b2:	b2da      	uxtb	r2, r3
 80128b4:	4b04      	ldr	r3, [pc, #16]	@ (80128c8 <SD_initialize+0x8c>)
 80128b6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 80128b8:	4b03      	ldr	r3, [pc, #12]	@ (80128c8 <SD_initialize+0x8c>)
 80128ba:	781b      	ldrb	r3, [r3, #0]
 80128bc:	b2db      	uxtb	r3, r3
}
 80128be:	4618      	mov	r0, r3
 80128c0:	371c      	adds	r7, #28
 80128c2:	46bd      	mov	sp, r7
 80128c4:	bd90      	pop	{r4, r7, pc}
 80128c6:	bf00      	nop
 80128c8:	2001203d 	.word	0x2001203d
 80128cc:	200132ac 	.word	0x200132ac
 80128d0:	08017f34 	.word	0x08017f34

080128d4 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 80128d4:	b580      	push	{r7, lr}
 80128d6:	b082      	sub	sp, #8
 80128d8:	af00      	add	r7, sp, #0
 80128da:	4603      	mov	r3, r0
 80128dc:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 80128de:	79fb      	ldrb	r3, [r7, #7]
 80128e0:	4618      	mov	r0, r3
 80128e2:	f7ff ff8d 	bl	8012800 <SD_CheckStatus>
 80128e6:	4603      	mov	r3, r0
}
 80128e8:	4618      	mov	r0, r3
 80128ea:	3708      	adds	r7, #8
 80128ec:	46bd      	mov	sp, r7
 80128ee:	bd80      	pop	{r7, pc}

080128f0 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 80128f0:	b580      	push	{r7, lr}
 80128f2:	b08a      	sub	sp, #40	@ 0x28
 80128f4:	af00      	add	r7, sp, #0
 80128f6:	60b9      	str	r1, [r7, #8]
 80128f8:	607a      	str	r2, [r7, #4]
 80128fa:	603b      	str	r3, [r7, #0]
 80128fc:	4603      	mov	r3, r0
 80128fe:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 8012900:	2301      	movs	r3, #1
 8012902:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 8012906:	f247 5030 	movw	r0, #30000	@ 0x7530
 801290a:	f7ff ff5b 	bl	80127c4 <SD_CheckStatusWithTimeout>
 801290e:	4603      	mov	r3, r0
 8012910:	2b00      	cmp	r3, #0
 8012912:	da02      	bge.n	801291a <SD_read+0x2a>
  {
    return res;
 8012914:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012918:	e032      	b.n	8012980 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 801291a:	683a      	ldr	r2, [r7, #0]
 801291c:	6879      	ldr	r1, [r7, #4]
 801291e:	68b8      	ldr	r0, [r7, #8]
 8012920:	f7ff fecc 	bl	80126bc <BSP_SD_ReadBlocks_DMA>
 8012924:	4603      	mov	r3, r0
 8012926:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 801292a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801292e:	2b00      	cmp	r3, #0
 8012930:	d124      	bne.n	801297c <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 8012932:	4b15      	ldr	r3, [pc, #84]	@ (8012988 <SD_read+0x98>)
 8012934:	6819      	ldr	r1, [r3, #0]
 8012936:	f107 0314 	add.w	r3, r7, #20
 801293a:	f247 5230 	movw	r2, #30000	@ 0x7530
 801293e:	4618      	mov	r0, r3
 8012940:	f002 fc12 	bl	8015168 <osMessageGet>

    if (event.status == osEventMessage)
 8012944:	697b      	ldr	r3, [r7, #20]
 8012946:	2b10      	cmp	r3, #16
 8012948:	d118      	bne.n	801297c <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 801294a:	69bb      	ldr	r3, [r7, #24]
 801294c:	2b01      	cmp	r3, #1
 801294e:	d115      	bne.n	801297c <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 8012950:	f002 fb32 	bl	8014fb8 <osKernelSysTick>
 8012954:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 8012956:	e008      	b.n	801296a <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 8012958:	f7ff fee4 	bl	8012724 <BSP_SD_GetCardState>
 801295c:	4603      	mov	r3, r0
 801295e:	2b00      	cmp	r3, #0
 8012960:	d103      	bne.n	801296a <SD_read+0x7a>
              {
                res = RES_OK;
 8012962:	2300      	movs	r3, #0
 8012964:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 8012968:	e008      	b.n	801297c <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 801296a:	f002 fb25 	bl	8014fb8 <osKernelSysTick>
 801296e:	4602      	mov	r2, r0
 8012970:	6a3b      	ldr	r3, [r7, #32]
 8012972:	1ad3      	subs	r3, r2, r3
 8012974:	f247 522f 	movw	r2, #29999	@ 0x752f
 8012978:	4293      	cmp	r3, r2
 801297a:	d9ed      	bls.n	8012958 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 801297c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8012980:	4618      	mov	r0, r3
 8012982:	3728      	adds	r7, #40	@ 0x28
 8012984:	46bd      	mov	sp, r7
 8012986:	bd80      	pop	{r7, pc}
 8012988:	200132ac 	.word	0x200132ac

0801298c <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 801298c:	b580      	push	{r7, lr}
 801298e:	b08a      	sub	sp, #40	@ 0x28
 8012990:	af00      	add	r7, sp, #0
 8012992:	60b9      	str	r1, [r7, #8]
 8012994:	607a      	str	r2, [r7, #4]
 8012996:	603b      	str	r3, [r7, #0]
 8012998:	4603      	mov	r3, r0
 801299a:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 801299c:	2301      	movs	r3, #1
 801299e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 80129a2:	f247 5030 	movw	r0, #30000	@ 0x7530
 80129a6:	f7ff ff0d 	bl	80127c4 <SD_CheckStatusWithTimeout>
 80129aa:	4603      	mov	r3, r0
 80129ac:	2b00      	cmp	r3, #0
 80129ae:	da02      	bge.n	80129b6 <SD_write+0x2a>
  {
    return res;
 80129b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80129b4:	e02e      	b.n	8012a14 <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 80129b6:	683a      	ldr	r2, [r7, #0]
 80129b8:	6879      	ldr	r1, [r7, #4]
 80129ba:	68b8      	ldr	r0, [r7, #8]
 80129bc:	f7ff fe98 	bl	80126f0 <BSP_SD_WriteBlocks_DMA>
 80129c0:	4603      	mov	r3, r0
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d124      	bne.n	8012a10 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 80129c6:	4b15      	ldr	r3, [pc, #84]	@ (8012a1c <SD_write+0x90>)
 80129c8:	6819      	ldr	r1, [r3, #0]
 80129ca:	f107 0314 	add.w	r3, r7, #20
 80129ce:	f247 5230 	movw	r2, #30000	@ 0x7530
 80129d2:	4618      	mov	r0, r3
 80129d4:	f002 fbc8 	bl	8015168 <osMessageGet>

    if (event.status == osEventMessage)
 80129d8:	697b      	ldr	r3, [r7, #20]
 80129da:	2b10      	cmp	r3, #16
 80129dc:	d118      	bne.n	8012a10 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 80129de:	69bb      	ldr	r3, [r7, #24]
 80129e0:	2b02      	cmp	r3, #2
 80129e2:	d115      	bne.n	8012a10 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 80129e4:	f002 fae8 	bl	8014fb8 <osKernelSysTick>
 80129e8:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 80129ea:	e008      	b.n	80129fe <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 80129ec:	f7ff fe9a 	bl	8012724 <BSP_SD_GetCardState>
 80129f0:	4603      	mov	r3, r0
 80129f2:	2b00      	cmp	r3, #0
 80129f4:	d103      	bne.n	80129fe <SD_write+0x72>
          {
            res = RES_OK;
 80129f6:	2300      	movs	r3, #0
 80129f8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 80129fc:	e008      	b.n	8012a10 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 80129fe:	f002 fadb 	bl	8014fb8 <osKernelSysTick>
 8012a02:	4602      	mov	r2, r0
 8012a04:	6a3b      	ldr	r3, [r7, #32]
 8012a06:	1ad3      	subs	r3, r2, r3
 8012a08:	f247 522f 	movw	r2, #29999	@ 0x752f
 8012a0c:	4293      	cmp	r3, r2
 8012a0e:	d9ed      	bls.n	80129ec <SD_write+0x60>
        res = RES_OK;
    }

#endif

  return res;
 8012a10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8012a14:	4618      	mov	r0, r3
 8012a16:	3728      	adds	r7, #40	@ 0x28
 8012a18:	46bd      	mov	sp, r7
 8012a1a:	bd80      	pop	{r7, pc}
 8012a1c:	200132ac 	.word	0x200132ac

08012a20 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8012a20:	b580      	push	{r7, lr}
 8012a22:	b08c      	sub	sp, #48	@ 0x30
 8012a24:	af00      	add	r7, sp, #0
 8012a26:	4603      	mov	r3, r0
 8012a28:	603a      	str	r2, [r7, #0]
 8012a2a:	71fb      	strb	r3, [r7, #7]
 8012a2c:	460b      	mov	r3, r1
 8012a2e:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 8012a30:	2301      	movs	r3, #1
 8012a32:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8012a36:	4b25      	ldr	r3, [pc, #148]	@ (8012acc <SD_ioctl+0xac>)
 8012a38:	781b      	ldrb	r3, [r3, #0]
 8012a3a:	b2db      	uxtb	r3, r3
 8012a3c:	f003 0301 	and.w	r3, r3, #1
 8012a40:	2b00      	cmp	r3, #0
 8012a42:	d001      	beq.n	8012a48 <SD_ioctl+0x28>
 8012a44:	2303      	movs	r3, #3
 8012a46:	e03c      	b.n	8012ac2 <SD_ioctl+0xa2>

  switch (cmd)
 8012a48:	79bb      	ldrb	r3, [r7, #6]
 8012a4a:	2b03      	cmp	r3, #3
 8012a4c:	d834      	bhi.n	8012ab8 <SD_ioctl+0x98>
 8012a4e:	a201      	add	r2, pc, #4	@ (adr r2, 8012a54 <SD_ioctl+0x34>)
 8012a50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012a54:	08012a65 	.word	0x08012a65
 8012a58:	08012a6d 	.word	0x08012a6d
 8012a5c:	08012a85 	.word	0x08012a85
 8012a60:	08012a9f 	.word	0x08012a9f
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 8012a64:	2300      	movs	r3, #0
 8012a66:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012a6a:	e028      	b.n	8012abe <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 8012a6c:	f107 030c 	add.w	r3, r7, #12
 8012a70:	4618      	mov	r0, r3
 8012a72:	f7ff fe67 	bl	8012744 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8012a76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012a78:	683b      	ldr	r3, [r7, #0]
 8012a7a:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8012a7c:	2300      	movs	r3, #0
 8012a7e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012a82:	e01c      	b.n	8012abe <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8012a84:	f107 030c 	add.w	r3, r7, #12
 8012a88:	4618      	mov	r0, r3
 8012a8a:	f7ff fe5b 	bl	8012744 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8012a8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a90:	b29a      	uxth	r2, r3
 8012a92:	683b      	ldr	r3, [r7, #0]
 8012a94:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 8012a96:	2300      	movs	r3, #0
 8012a98:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012a9c:	e00f      	b.n	8012abe <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 8012a9e:	f107 030c 	add.w	r3, r7, #12
 8012aa2:	4618      	mov	r0, r3
 8012aa4:	f7ff fe4e 	bl	8012744 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8012aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012aaa:	0a5a      	lsrs	r2, r3, #9
 8012aac:	683b      	ldr	r3, [r7, #0]
 8012aae:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 8012ab0:	2300      	movs	r3, #0
 8012ab2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 8012ab6:	e002      	b.n	8012abe <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 8012ab8:	2304      	movs	r3, #4
 8012aba:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 8012abe:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8012ac2:	4618      	mov	r0, r3
 8012ac4:	3730      	adds	r7, #48	@ 0x30
 8012ac6:	46bd      	mov	sp, r7
 8012ac8:	bd80      	pop	{r7, pc}
 8012aca:	bf00      	nop
 8012acc:	2001203d 	.word	0x2001203d

08012ad0 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 8012ad0:	b580      	push	{r7, lr}
 8012ad2:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 8012ad4:	4b04      	ldr	r3, [pc, #16]	@ (8012ae8 <BSP_SD_ReadCpltCallback+0x18>)
 8012ad6:	681b      	ldr	r3, [r3, #0]
 8012ad8:	2200      	movs	r2, #0
 8012ada:	2101      	movs	r1, #1
 8012adc:	4618      	mov	r0, r3
 8012ade:	f002 fb03 	bl	80150e8 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 8012ae2:	bf00      	nop
 8012ae4:	bd80      	pop	{r7, pc}
 8012ae6:	bf00      	nop
 8012ae8:	200132ac 	.word	0x200132ac

08012aec <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8012aec:	b590      	push	{r4, r7, lr}
 8012aee:	b089      	sub	sp, #36	@ 0x24
 8012af0:	af04      	add	r7, sp, #16
 8012af2:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8012af4:	2301      	movs	r3, #1
 8012af6:	2202      	movs	r2, #2
 8012af8:	2102      	movs	r1, #2
 8012afa:	6878      	ldr	r0, [r7, #4]
 8012afc:	f000 fcbd 	bl	801347a <USBH_FindInterface>
 8012b00:	4603      	mov	r3, r0
 8012b02:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8012b04:	7bfb      	ldrb	r3, [r7, #15]
 8012b06:	2bff      	cmp	r3, #255	@ 0xff
 8012b08:	d002      	beq.n	8012b10 <USBH_CDC_InterfaceInit+0x24>
 8012b0a:	7bfb      	ldrb	r3, [r7, #15]
 8012b0c:	2b01      	cmp	r3, #1
 8012b0e:	d901      	bls.n	8012b14 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8012b10:	2302      	movs	r3, #2
 8012b12:	e13d      	b.n	8012d90 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8012b14:	7bfb      	ldrb	r3, [r7, #15]
 8012b16:	4619      	mov	r1, r3
 8012b18:	6878      	ldr	r0, [r7, #4]
 8012b1a:	f000 fc92 	bl	8013442 <USBH_SelectInterface>
 8012b1e:	4603      	mov	r3, r0
 8012b20:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8012b22:	7bbb      	ldrb	r3, [r7, #14]
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d001      	beq.n	8012b2c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8012b28:	2302      	movs	r3, #2
 8012b2a:	e131      	b.n	8012d90 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8012b2c:	687b      	ldr	r3, [r7, #4]
 8012b2e:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8012b32:	2050      	movs	r0, #80	@ 0x50
 8012b34:	f005 f884 	bl	8017c40 <malloc>
 8012b38:	4603      	mov	r3, r0
 8012b3a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012b3c:	687b      	ldr	r3, [r7, #4]
 8012b3e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012b42:	69db      	ldr	r3, [r3, #28]
 8012b44:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8012b46:	68bb      	ldr	r3, [r7, #8]
 8012b48:	2b00      	cmp	r3, #0
 8012b4a:	d101      	bne.n	8012b50 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8012b4c:	2302      	movs	r3, #2
 8012b4e:	e11f      	b.n	8012d90 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8012b50:	2250      	movs	r2, #80	@ 0x50
 8012b52:	2100      	movs	r1, #0
 8012b54:	68b8      	ldr	r0, [r7, #8]
 8012b56:	f005 f931 	bl	8017dbc <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8012b5a:	7bfb      	ldrb	r3, [r7, #15]
 8012b5c:	687a      	ldr	r2, [r7, #4]
 8012b5e:	211a      	movs	r1, #26
 8012b60:	fb01 f303 	mul.w	r3, r1, r3
 8012b64:	4413      	add	r3, r2
 8012b66:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8012b6a:	781b      	ldrb	r3, [r3, #0]
 8012b6c:	b25b      	sxtb	r3, r3
 8012b6e:	2b00      	cmp	r3, #0
 8012b70:	da15      	bge.n	8012b9e <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8012b72:	7bfb      	ldrb	r3, [r7, #15]
 8012b74:	687a      	ldr	r2, [r7, #4]
 8012b76:	211a      	movs	r1, #26
 8012b78:	fb01 f303 	mul.w	r3, r1, r3
 8012b7c:	4413      	add	r3, r2
 8012b7e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8012b82:	781a      	ldrb	r2, [r3, #0]
 8012b84:	68bb      	ldr	r3, [r7, #8]
 8012b86:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8012b88:	7bfb      	ldrb	r3, [r7, #15]
 8012b8a:	687a      	ldr	r2, [r7, #4]
 8012b8c:	211a      	movs	r1, #26
 8012b8e:	fb01 f303 	mul.w	r3, r1, r3
 8012b92:	4413      	add	r3, r2
 8012b94:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8012b98:	881a      	ldrh	r2, [r3, #0]
 8012b9a:	68bb      	ldr	r3, [r7, #8]
 8012b9c:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8012b9e:	68bb      	ldr	r3, [r7, #8]
 8012ba0:	785b      	ldrb	r3, [r3, #1]
 8012ba2:	4619      	mov	r1, r3
 8012ba4:	6878      	ldr	r0, [r7, #4]
 8012ba6:	f002 f90c 	bl	8014dc2 <USBH_AllocPipe>
 8012baa:	4603      	mov	r3, r0
 8012bac:	461a      	mov	r2, r3
 8012bae:	68bb      	ldr	r3, [r7, #8]
 8012bb0:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8012bb2:	68bb      	ldr	r3, [r7, #8]
 8012bb4:	7819      	ldrb	r1, [r3, #0]
 8012bb6:	68bb      	ldr	r3, [r7, #8]
 8012bb8:	7858      	ldrb	r0, [r3, #1]
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8012bc0:	687b      	ldr	r3, [r7, #4]
 8012bc2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012bc6:	68ba      	ldr	r2, [r7, #8]
 8012bc8:	8952      	ldrh	r2, [r2, #10]
 8012bca:	9202      	str	r2, [sp, #8]
 8012bcc:	2203      	movs	r2, #3
 8012bce:	9201      	str	r2, [sp, #4]
 8012bd0:	9300      	str	r3, [sp, #0]
 8012bd2:	4623      	mov	r3, r4
 8012bd4:	4602      	mov	r2, r0
 8012bd6:	6878      	ldr	r0, [r7, #4]
 8012bd8:	f002 f8c4 	bl	8014d64 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8012bdc:	68bb      	ldr	r3, [r7, #8]
 8012bde:	781b      	ldrb	r3, [r3, #0]
 8012be0:	2200      	movs	r2, #0
 8012be2:	4619      	mov	r1, r3
 8012be4:	6878      	ldr	r0, [r7, #4]
 8012be6:	f004 ffa5 	bl	8017b34 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8012bea:	2300      	movs	r3, #0
 8012bec:	2200      	movs	r2, #0
 8012bee:	210a      	movs	r1, #10
 8012bf0:	6878      	ldr	r0, [r7, #4]
 8012bf2:	f000 fc42 	bl	801347a <USBH_FindInterface>
 8012bf6:	4603      	mov	r3, r0
 8012bf8:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8012bfa:	7bfb      	ldrb	r3, [r7, #15]
 8012bfc:	2bff      	cmp	r3, #255	@ 0xff
 8012bfe:	d002      	beq.n	8012c06 <USBH_CDC_InterfaceInit+0x11a>
 8012c00:	7bfb      	ldrb	r3, [r7, #15]
 8012c02:	2b01      	cmp	r3, #1
 8012c04:	d901      	bls.n	8012c0a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8012c06:	2302      	movs	r3, #2
 8012c08:	e0c2      	b.n	8012d90 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8012c0a:	7bfb      	ldrb	r3, [r7, #15]
 8012c0c:	687a      	ldr	r2, [r7, #4]
 8012c0e:	211a      	movs	r1, #26
 8012c10:	fb01 f303 	mul.w	r3, r1, r3
 8012c14:	4413      	add	r3, r2
 8012c16:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8012c1a:	781b      	ldrb	r3, [r3, #0]
 8012c1c:	b25b      	sxtb	r3, r3
 8012c1e:	2b00      	cmp	r3, #0
 8012c20:	da16      	bge.n	8012c50 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8012c22:	7bfb      	ldrb	r3, [r7, #15]
 8012c24:	687a      	ldr	r2, [r7, #4]
 8012c26:	211a      	movs	r1, #26
 8012c28:	fb01 f303 	mul.w	r3, r1, r3
 8012c2c:	4413      	add	r3, r2
 8012c2e:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8012c32:	781a      	ldrb	r2, [r3, #0]
 8012c34:	68bb      	ldr	r3, [r7, #8]
 8012c36:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8012c38:	7bfb      	ldrb	r3, [r7, #15]
 8012c3a:	687a      	ldr	r2, [r7, #4]
 8012c3c:	211a      	movs	r1, #26
 8012c3e:	fb01 f303 	mul.w	r3, r1, r3
 8012c42:	4413      	add	r3, r2
 8012c44:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8012c48:	881a      	ldrh	r2, [r3, #0]
 8012c4a:	68bb      	ldr	r3, [r7, #8]
 8012c4c:	835a      	strh	r2, [r3, #26]
 8012c4e:	e015      	b.n	8012c7c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8012c50:	7bfb      	ldrb	r3, [r7, #15]
 8012c52:	687a      	ldr	r2, [r7, #4]
 8012c54:	211a      	movs	r1, #26
 8012c56:	fb01 f303 	mul.w	r3, r1, r3
 8012c5a:	4413      	add	r3, r2
 8012c5c:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8012c60:	781a      	ldrb	r2, [r3, #0]
 8012c62:	68bb      	ldr	r3, [r7, #8]
 8012c64:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8012c66:	7bfb      	ldrb	r3, [r7, #15]
 8012c68:	687a      	ldr	r2, [r7, #4]
 8012c6a:	211a      	movs	r1, #26
 8012c6c:	fb01 f303 	mul.w	r3, r1, r3
 8012c70:	4413      	add	r3, r2
 8012c72:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8012c76:	881a      	ldrh	r2, [r3, #0]
 8012c78:	68bb      	ldr	r3, [r7, #8]
 8012c7a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8012c7c:	7bfb      	ldrb	r3, [r7, #15]
 8012c7e:	687a      	ldr	r2, [r7, #4]
 8012c80:	211a      	movs	r1, #26
 8012c82:	fb01 f303 	mul.w	r3, r1, r3
 8012c86:	4413      	add	r3, r2
 8012c88:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8012c8c:	781b      	ldrb	r3, [r3, #0]
 8012c8e:	b25b      	sxtb	r3, r3
 8012c90:	2b00      	cmp	r3, #0
 8012c92:	da16      	bge.n	8012cc2 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8012c94:	7bfb      	ldrb	r3, [r7, #15]
 8012c96:	687a      	ldr	r2, [r7, #4]
 8012c98:	211a      	movs	r1, #26
 8012c9a:	fb01 f303 	mul.w	r3, r1, r3
 8012c9e:	4413      	add	r3, r2
 8012ca0:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8012ca4:	781a      	ldrb	r2, [r3, #0]
 8012ca6:	68bb      	ldr	r3, [r7, #8]
 8012ca8:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8012caa:	7bfb      	ldrb	r3, [r7, #15]
 8012cac:	687a      	ldr	r2, [r7, #4]
 8012cae:	211a      	movs	r1, #26
 8012cb0:	fb01 f303 	mul.w	r3, r1, r3
 8012cb4:	4413      	add	r3, r2
 8012cb6:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8012cba:	881a      	ldrh	r2, [r3, #0]
 8012cbc:	68bb      	ldr	r3, [r7, #8]
 8012cbe:	835a      	strh	r2, [r3, #26]
 8012cc0:	e015      	b.n	8012cee <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8012cc2:	7bfb      	ldrb	r3, [r7, #15]
 8012cc4:	687a      	ldr	r2, [r7, #4]
 8012cc6:	211a      	movs	r1, #26
 8012cc8:	fb01 f303 	mul.w	r3, r1, r3
 8012ccc:	4413      	add	r3, r2
 8012cce:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8012cd2:	781a      	ldrb	r2, [r3, #0]
 8012cd4:	68bb      	ldr	r3, [r7, #8]
 8012cd6:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8012cd8:	7bfb      	ldrb	r3, [r7, #15]
 8012cda:	687a      	ldr	r2, [r7, #4]
 8012cdc:	211a      	movs	r1, #26
 8012cde:	fb01 f303 	mul.w	r3, r1, r3
 8012ce2:	4413      	add	r3, r2
 8012ce4:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8012ce8:	881a      	ldrh	r2, [r3, #0]
 8012cea:	68bb      	ldr	r3, [r7, #8]
 8012cec:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8012cee:	68bb      	ldr	r3, [r7, #8]
 8012cf0:	7b9b      	ldrb	r3, [r3, #14]
 8012cf2:	4619      	mov	r1, r3
 8012cf4:	6878      	ldr	r0, [r7, #4]
 8012cf6:	f002 f864 	bl	8014dc2 <USBH_AllocPipe>
 8012cfa:	4603      	mov	r3, r0
 8012cfc:	461a      	mov	r2, r3
 8012cfe:	68bb      	ldr	r3, [r7, #8]
 8012d00:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8012d02:	68bb      	ldr	r3, [r7, #8]
 8012d04:	7bdb      	ldrb	r3, [r3, #15]
 8012d06:	4619      	mov	r1, r3
 8012d08:	6878      	ldr	r0, [r7, #4]
 8012d0a:	f002 f85a 	bl	8014dc2 <USBH_AllocPipe>
 8012d0e:	4603      	mov	r3, r0
 8012d10:	461a      	mov	r2, r3
 8012d12:	68bb      	ldr	r3, [r7, #8]
 8012d14:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8012d16:	68bb      	ldr	r3, [r7, #8]
 8012d18:	7b59      	ldrb	r1, [r3, #13]
 8012d1a:	68bb      	ldr	r3, [r7, #8]
 8012d1c:	7b98      	ldrb	r0, [r3, #14]
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8012d24:	687b      	ldr	r3, [r7, #4]
 8012d26:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012d2a:	68ba      	ldr	r2, [r7, #8]
 8012d2c:	8b12      	ldrh	r2, [r2, #24]
 8012d2e:	9202      	str	r2, [sp, #8]
 8012d30:	2202      	movs	r2, #2
 8012d32:	9201      	str	r2, [sp, #4]
 8012d34:	9300      	str	r3, [sp, #0]
 8012d36:	4623      	mov	r3, r4
 8012d38:	4602      	mov	r2, r0
 8012d3a:	6878      	ldr	r0, [r7, #4]
 8012d3c:	f002 f812 	bl	8014d64 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8012d40:	68bb      	ldr	r3, [r7, #8]
 8012d42:	7b19      	ldrb	r1, [r3, #12]
 8012d44:	68bb      	ldr	r3, [r7, #8]
 8012d46:	7bd8      	ldrb	r0, [r3, #15]
 8012d48:	687b      	ldr	r3, [r7, #4]
 8012d4a:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8012d4e:	687b      	ldr	r3, [r7, #4]
 8012d50:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8012d54:	68ba      	ldr	r2, [r7, #8]
 8012d56:	8b52      	ldrh	r2, [r2, #26]
 8012d58:	9202      	str	r2, [sp, #8]
 8012d5a:	2202      	movs	r2, #2
 8012d5c:	9201      	str	r2, [sp, #4]
 8012d5e:	9300      	str	r3, [sp, #0]
 8012d60:	4623      	mov	r3, r4
 8012d62:	4602      	mov	r2, r0
 8012d64:	6878      	ldr	r0, [r7, #4]
 8012d66:	f001 fffd 	bl	8014d64 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8012d6a:	68bb      	ldr	r3, [r7, #8]
 8012d6c:	2200      	movs	r2, #0
 8012d6e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8012d72:	68bb      	ldr	r3, [r7, #8]
 8012d74:	7b5b      	ldrb	r3, [r3, #13]
 8012d76:	2200      	movs	r2, #0
 8012d78:	4619      	mov	r1, r3
 8012d7a:	6878      	ldr	r0, [r7, #4]
 8012d7c:	f004 feda 	bl	8017b34 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8012d80:	68bb      	ldr	r3, [r7, #8]
 8012d82:	7b1b      	ldrb	r3, [r3, #12]
 8012d84:	2200      	movs	r2, #0
 8012d86:	4619      	mov	r1, r3
 8012d88:	6878      	ldr	r0, [r7, #4]
 8012d8a:	f004 fed3 	bl	8017b34 <USBH_LL_SetToggle>

  return USBH_OK;
 8012d8e:	2300      	movs	r3, #0
}
 8012d90:	4618      	mov	r0, r3
 8012d92:	3714      	adds	r7, #20
 8012d94:	46bd      	mov	sp, r7
 8012d96:	bd90      	pop	{r4, r7, pc}

08012d98 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8012d98:	b580      	push	{r7, lr}
 8012d9a:	b084      	sub	sp, #16
 8012d9c:	af00      	add	r7, sp, #0
 8012d9e:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012da0:	687b      	ldr	r3, [r7, #4]
 8012da2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012da6:	69db      	ldr	r3, [r3, #28]
 8012da8:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8012daa:	68fb      	ldr	r3, [r7, #12]
 8012dac:	781b      	ldrb	r3, [r3, #0]
 8012dae:	2b00      	cmp	r3, #0
 8012db0:	d00e      	beq.n	8012dd0 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8012db2:	68fb      	ldr	r3, [r7, #12]
 8012db4:	781b      	ldrb	r3, [r3, #0]
 8012db6:	4619      	mov	r1, r3
 8012db8:	6878      	ldr	r0, [r7, #4]
 8012dba:	f001 fff2 	bl	8014da2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8012dbe:	68fb      	ldr	r3, [r7, #12]
 8012dc0:	781b      	ldrb	r3, [r3, #0]
 8012dc2:	4619      	mov	r1, r3
 8012dc4:	6878      	ldr	r0, [r7, #4]
 8012dc6:	f002 f81d 	bl	8014e04 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8012dca:	68fb      	ldr	r3, [r7, #12]
 8012dcc:	2200      	movs	r2, #0
 8012dce:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8012dd0:	68fb      	ldr	r3, [r7, #12]
 8012dd2:	7b1b      	ldrb	r3, [r3, #12]
 8012dd4:	2b00      	cmp	r3, #0
 8012dd6:	d00e      	beq.n	8012df6 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8012dd8:	68fb      	ldr	r3, [r7, #12]
 8012dda:	7b1b      	ldrb	r3, [r3, #12]
 8012ddc:	4619      	mov	r1, r3
 8012dde:	6878      	ldr	r0, [r7, #4]
 8012de0:	f001 ffdf 	bl	8014da2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8012de4:	68fb      	ldr	r3, [r7, #12]
 8012de6:	7b1b      	ldrb	r3, [r3, #12]
 8012de8:	4619      	mov	r1, r3
 8012dea:	6878      	ldr	r0, [r7, #4]
 8012dec:	f002 f80a 	bl	8014e04 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8012df0:	68fb      	ldr	r3, [r7, #12]
 8012df2:	2200      	movs	r2, #0
 8012df4:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8012df6:	68fb      	ldr	r3, [r7, #12]
 8012df8:	7b5b      	ldrb	r3, [r3, #13]
 8012dfa:	2b00      	cmp	r3, #0
 8012dfc:	d00e      	beq.n	8012e1c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8012dfe:	68fb      	ldr	r3, [r7, #12]
 8012e00:	7b5b      	ldrb	r3, [r3, #13]
 8012e02:	4619      	mov	r1, r3
 8012e04:	6878      	ldr	r0, [r7, #4]
 8012e06:	f001 ffcc 	bl	8014da2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8012e0a:	68fb      	ldr	r3, [r7, #12]
 8012e0c:	7b5b      	ldrb	r3, [r3, #13]
 8012e0e:	4619      	mov	r1, r3
 8012e10:	6878      	ldr	r0, [r7, #4]
 8012e12:	f001 fff7 	bl	8014e04 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8012e16:	68fb      	ldr	r3, [r7, #12]
 8012e18:	2200      	movs	r2, #0
 8012e1a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8012e1c:	687b      	ldr	r3, [r7, #4]
 8012e1e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012e22:	69db      	ldr	r3, [r3, #28]
 8012e24:	2b00      	cmp	r3, #0
 8012e26:	d00b      	beq.n	8012e40 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8012e28:	687b      	ldr	r3, [r7, #4]
 8012e2a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012e2e:	69db      	ldr	r3, [r3, #28]
 8012e30:	4618      	mov	r0, r3
 8012e32:	f004 ff0d 	bl	8017c50 <free>
    phost->pActiveClass->pData = 0U;
 8012e36:	687b      	ldr	r3, [r7, #4]
 8012e38:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012e3c:	2200      	movs	r2, #0
 8012e3e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8012e40:	2300      	movs	r3, #0
}
 8012e42:	4618      	mov	r0, r3
 8012e44:	3710      	adds	r7, #16
 8012e46:	46bd      	mov	sp, r7
 8012e48:	bd80      	pop	{r7, pc}

08012e4a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8012e4a:	b580      	push	{r7, lr}
 8012e4c:	b084      	sub	sp, #16
 8012e4e:	af00      	add	r7, sp, #0
 8012e50:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012e52:	687b      	ldr	r3, [r7, #4]
 8012e54:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012e58:	69db      	ldr	r3, [r3, #28]
 8012e5a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8012e5c:	68fb      	ldr	r3, [r7, #12]
 8012e5e:	3340      	adds	r3, #64	@ 0x40
 8012e60:	4619      	mov	r1, r3
 8012e62:	6878      	ldr	r0, [r7, #4]
 8012e64:	f000 f8b1 	bl	8012fca <GetLineCoding>
 8012e68:	4603      	mov	r3, r0
 8012e6a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8012e6c:	7afb      	ldrb	r3, [r7, #11]
 8012e6e:	2b00      	cmp	r3, #0
 8012e70:	d105      	bne.n	8012e7e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8012e72:	687b      	ldr	r3, [r7, #4]
 8012e74:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8012e78:	2102      	movs	r1, #2
 8012e7a:	6878      	ldr	r0, [r7, #4]
 8012e7c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8012e7e:	7afb      	ldrb	r3, [r7, #11]
}
 8012e80:	4618      	mov	r0, r3
 8012e82:	3710      	adds	r7, #16
 8012e84:	46bd      	mov	sp, r7
 8012e86:	bd80      	pop	{r7, pc}

08012e88 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8012e88:	b580      	push	{r7, lr}
 8012e8a:	b084      	sub	sp, #16
 8012e8c:	af00      	add	r7, sp, #0
 8012e8e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8012e90:	2301      	movs	r3, #1
 8012e92:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8012e94:	2300      	movs	r3, #0
 8012e96:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8012e98:	687b      	ldr	r3, [r7, #4]
 8012e9a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8012e9e:	69db      	ldr	r3, [r3, #28]
 8012ea0:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8012ea2:	68bb      	ldr	r3, [r7, #8]
 8012ea4:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8012ea8:	2b04      	cmp	r3, #4
 8012eaa:	d877      	bhi.n	8012f9c <USBH_CDC_Process+0x114>
 8012eac:	a201      	add	r2, pc, #4	@ (adr r2, 8012eb4 <USBH_CDC_Process+0x2c>)
 8012eae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012eb2:	bf00      	nop
 8012eb4:	08012ec9 	.word	0x08012ec9
 8012eb8:	08012ecf 	.word	0x08012ecf
 8012ebc:	08012eff 	.word	0x08012eff
 8012ec0:	08012f73 	.word	0x08012f73
 8012ec4:	08012f81 	.word	0x08012f81
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8012ec8:	2300      	movs	r3, #0
 8012eca:	73fb      	strb	r3, [r7, #15]
      break;
 8012ecc:	e06d      	b.n	8012faa <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8012ece:	68bb      	ldr	r3, [r7, #8]
 8012ed0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012ed2:	4619      	mov	r1, r3
 8012ed4:	6878      	ldr	r0, [r7, #4]
 8012ed6:	f000 f897 	bl	8013008 <SetLineCoding>
 8012eda:	4603      	mov	r3, r0
 8012edc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8012ede:	7bbb      	ldrb	r3, [r7, #14]
 8012ee0:	2b00      	cmp	r3, #0
 8012ee2:	d104      	bne.n	8012eee <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8012ee4:	68bb      	ldr	r3, [r7, #8]
 8012ee6:	2202      	movs	r2, #2
 8012ee8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8012eec:	e058      	b.n	8012fa0 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8012eee:	7bbb      	ldrb	r3, [r7, #14]
 8012ef0:	2b01      	cmp	r3, #1
 8012ef2:	d055      	beq.n	8012fa0 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8012ef4:	68bb      	ldr	r3, [r7, #8]
 8012ef6:	2204      	movs	r2, #4
 8012ef8:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8012efc:	e050      	b.n	8012fa0 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8012efe:	68bb      	ldr	r3, [r7, #8]
 8012f00:	3340      	adds	r3, #64	@ 0x40
 8012f02:	4619      	mov	r1, r3
 8012f04:	6878      	ldr	r0, [r7, #4]
 8012f06:	f000 f860 	bl	8012fca <GetLineCoding>
 8012f0a:	4603      	mov	r3, r0
 8012f0c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8012f0e:	7bbb      	ldrb	r3, [r7, #14]
 8012f10:	2b00      	cmp	r3, #0
 8012f12:	d126      	bne.n	8012f62 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8012f14:	68bb      	ldr	r3, [r7, #8]
 8012f16:	2200      	movs	r2, #0
 8012f18:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8012f1c:	68bb      	ldr	r3, [r7, #8]
 8012f1e:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8012f22:	68bb      	ldr	r3, [r7, #8]
 8012f24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012f26:	791b      	ldrb	r3, [r3, #4]
 8012f28:	429a      	cmp	r2, r3
 8012f2a:	d13b      	bne.n	8012fa4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8012f2c:	68bb      	ldr	r3, [r7, #8]
 8012f2e:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8012f32:	68bb      	ldr	r3, [r7, #8]
 8012f34:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012f36:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8012f38:	429a      	cmp	r2, r3
 8012f3a:	d133      	bne.n	8012fa4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8012f3c:	68bb      	ldr	r3, [r7, #8]
 8012f3e:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8012f42:	68bb      	ldr	r3, [r7, #8]
 8012f44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012f46:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8012f48:	429a      	cmp	r2, r3
 8012f4a:	d12b      	bne.n	8012fa4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8012f4c:	68bb      	ldr	r3, [r7, #8]
 8012f4e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8012f50:	68bb      	ldr	r3, [r7, #8]
 8012f52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8012f54:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8012f56:	429a      	cmp	r2, r3
 8012f58:	d124      	bne.n	8012fa4 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8012f5a:	6878      	ldr	r0, [r7, #4]
 8012f5c:	f000 f96a 	bl	8013234 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8012f60:	e020      	b.n	8012fa4 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8012f62:	7bbb      	ldrb	r3, [r7, #14]
 8012f64:	2b01      	cmp	r3, #1
 8012f66:	d01d      	beq.n	8012fa4 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8012f68:	68bb      	ldr	r3, [r7, #8]
 8012f6a:	2204      	movs	r2, #4
 8012f6c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8012f70:	e018      	b.n	8012fa4 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8012f72:	6878      	ldr	r0, [r7, #4]
 8012f74:	f000 f867 	bl	8013046 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8012f78:	6878      	ldr	r0, [r7, #4]
 8012f7a:	f000 f8e6 	bl	801314a <CDC_ProcessReception>
      break;
 8012f7e:	e014      	b.n	8012faa <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8012f80:	2100      	movs	r1, #0
 8012f82:	6878      	ldr	r0, [r7, #4]
 8012f84:	f001 f8ff 	bl	8014186 <USBH_ClrFeature>
 8012f88:	4603      	mov	r3, r0
 8012f8a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8012f8c:	7bbb      	ldrb	r3, [r7, #14]
 8012f8e:	2b00      	cmp	r3, #0
 8012f90:	d10a      	bne.n	8012fa8 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8012f92:	68bb      	ldr	r3, [r7, #8]
 8012f94:	2200      	movs	r2, #0
 8012f96:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8012f9a:	e005      	b.n	8012fa8 <USBH_CDC_Process+0x120>

    default:
      break;
 8012f9c:	bf00      	nop
 8012f9e:	e004      	b.n	8012faa <USBH_CDC_Process+0x122>
      break;
 8012fa0:	bf00      	nop
 8012fa2:	e002      	b.n	8012faa <USBH_CDC_Process+0x122>
      break;
 8012fa4:	bf00      	nop
 8012fa6:	e000      	b.n	8012faa <USBH_CDC_Process+0x122>
      break;
 8012fa8:	bf00      	nop

  }

  return status;
 8012faa:	7bfb      	ldrb	r3, [r7, #15]
}
 8012fac:	4618      	mov	r0, r3
 8012fae:	3710      	adds	r7, #16
 8012fb0:	46bd      	mov	sp, r7
 8012fb2:	bd80      	pop	{r7, pc}

08012fb4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8012fb4:	b480      	push	{r7}
 8012fb6:	b083      	sub	sp, #12
 8012fb8:	af00      	add	r7, sp, #0
 8012fba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8012fbc:	2300      	movs	r3, #0
}
 8012fbe:	4618      	mov	r0, r3
 8012fc0:	370c      	adds	r7, #12
 8012fc2:	46bd      	mov	sp, r7
 8012fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012fc8:	4770      	bx	lr

08012fca <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8012fca:	b580      	push	{r7, lr}
 8012fcc:	b082      	sub	sp, #8
 8012fce:	af00      	add	r7, sp, #0
 8012fd0:	6078      	str	r0, [r7, #4]
 8012fd2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8012fd4:	687b      	ldr	r3, [r7, #4]
 8012fd6:	22a1      	movs	r2, #161	@ 0xa1
 8012fd8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	2221      	movs	r2, #33	@ 0x21
 8012fde:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	2200      	movs	r2, #0
 8012fe4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8012fe6:	687b      	ldr	r3, [r7, #4]
 8012fe8:	2200      	movs	r2, #0
 8012fea:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	2207      	movs	r2, #7
 8012ff0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8012ff2:	683b      	ldr	r3, [r7, #0]
 8012ff4:	2207      	movs	r2, #7
 8012ff6:	4619      	mov	r1, r3
 8012ff8:	6878      	ldr	r0, [r7, #4]
 8012ffa:	f001 fbf9 	bl	80147f0 <USBH_CtlReq>
 8012ffe:	4603      	mov	r3, r0
}
 8013000:	4618      	mov	r0, r3
 8013002:	3708      	adds	r7, #8
 8013004:	46bd      	mov	sp, r7
 8013006:	bd80      	pop	{r7, pc}

08013008 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8013008:	b580      	push	{r7, lr}
 801300a:	b082      	sub	sp, #8
 801300c:	af00      	add	r7, sp, #0
 801300e:	6078      	str	r0, [r7, #4]
 8013010:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8013012:	687b      	ldr	r3, [r7, #4]
 8013014:	2221      	movs	r2, #33	@ 0x21
 8013016:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8013018:	687b      	ldr	r3, [r7, #4]
 801301a:	2220      	movs	r2, #32
 801301c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 801301e:	687b      	ldr	r3, [r7, #4]
 8013020:	2200      	movs	r2, #0
 8013022:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8013024:	687b      	ldr	r3, [r7, #4]
 8013026:	2200      	movs	r2, #0
 8013028:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 801302a:	687b      	ldr	r3, [r7, #4]
 801302c:	2207      	movs	r2, #7
 801302e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8013030:	683b      	ldr	r3, [r7, #0]
 8013032:	2207      	movs	r2, #7
 8013034:	4619      	mov	r1, r3
 8013036:	6878      	ldr	r0, [r7, #4]
 8013038:	f001 fbda 	bl	80147f0 <USBH_CtlReq>
 801303c:	4603      	mov	r3, r0
}
 801303e:	4618      	mov	r0, r3
 8013040:	3708      	adds	r7, #8
 8013042:	46bd      	mov	sp, r7
 8013044:	bd80      	pop	{r7, pc}

08013046 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8013046:	b580      	push	{r7, lr}
 8013048:	b086      	sub	sp, #24
 801304a:	af02      	add	r7, sp, #8
 801304c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 801304e:	687b      	ldr	r3, [r7, #4]
 8013050:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013054:	69db      	ldr	r3, [r3, #28]
 8013056:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8013058:	2300      	movs	r3, #0
 801305a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 801305c:	68fb      	ldr	r3, [r7, #12]
 801305e:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8013062:	2b01      	cmp	r3, #1
 8013064:	d002      	beq.n	801306c <CDC_ProcessTransmission+0x26>
 8013066:	2b02      	cmp	r3, #2
 8013068:	d023      	beq.n	80130b2 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 801306a:	e06a      	b.n	8013142 <CDC_ProcessTransmission+0xfc>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 801306c:	68fb      	ldr	r3, [r7, #12]
 801306e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013070:	68fa      	ldr	r2, [r7, #12]
 8013072:	8b12      	ldrh	r2, [r2, #24]
 8013074:	4293      	cmp	r3, r2
 8013076:	d90b      	bls.n	8013090 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8013078:	68fb      	ldr	r3, [r7, #12]
 801307a:	69d9      	ldr	r1, [r3, #28]
 801307c:	68fb      	ldr	r3, [r7, #12]
 801307e:	8b1a      	ldrh	r2, [r3, #24]
 8013080:	68fb      	ldr	r3, [r7, #12]
 8013082:	7b5b      	ldrb	r3, [r3, #13]
 8013084:	2001      	movs	r0, #1
 8013086:	9000      	str	r0, [sp, #0]
 8013088:	6878      	ldr	r0, [r7, #4]
 801308a:	f001 fe28 	bl	8014cde <USBH_BulkSendData>
 801308e:	e00b      	b.n	80130a8 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8013090:	68fb      	ldr	r3, [r7, #12]
 8013092:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8013094:	68fb      	ldr	r3, [r7, #12]
 8013096:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 8013098:	b29a      	uxth	r2, r3
 801309a:	68fb      	ldr	r3, [r7, #12]
 801309c:	7b5b      	ldrb	r3, [r3, #13]
 801309e:	2001      	movs	r0, #1
 80130a0:	9000      	str	r0, [sp, #0]
 80130a2:	6878      	ldr	r0, [r7, #4]
 80130a4:	f001 fe1b 	bl	8014cde <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80130a8:	68fb      	ldr	r3, [r7, #12]
 80130aa:	2202      	movs	r2, #2
 80130ac:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 80130b0:	e047      	b.n	8013142 <CDC_ProcessTransmission+0xfc>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80130b2:	68fb      	ldr	r3, [r7, #12]
 80130b4:	7b5b      	ldrb	r3, [r3, #13]
 80130b6:	4619      	mov	r1, r3
 80130b8:	6878      	ldr	r0, [r7, #4]
 80130ba:	f004 fd11 	bl	8017ae0 <USBH_LL_GetURBState>
 80130be:	4603      	mov	r3, r0
 80130c0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80130c2:	7afb      	ldrb	r3, [r7, #11]
 80130c4:	2b01      	cmp	r3, #1
 80130c6:	d12e      	bne.n	8013126 <CDC_ProcessTransmission+0xe0>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80130c8:	68fb      	ldr	r3, [r7, #12]
 80130ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80130cc:	68fa      	ldr	r2, [r7, #12]
 80130ce:	8b12      	ldrh	r2, [r2, #24]
 80130d0:	4293      	cmp	r3, r2
 80130d2:	d90e      	bls.n	80130f2 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80130d4:	68fb      	ldr	r3, [r7, #12]
 80130d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80130d8:	68fa      	ldr	r2, [r7, #12]
 80130da:	8b12      	ldrh	r2, [r2, #24]
 80130dc:	1a9a      	subs	r2, r3, r2
 80130de:	68fb      	ldr	r3, [r7, #12]
 80130e0:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80130e2:	68fb      	ldr	r3, [r7, #12]
 80130e4:	69db      	ldr	r3, [r3, #28]
 80130e6:	68fa      	ldr	r2, [r7, #12]
 80130e8:	8b12      	ldrh	r2, [r2, #24]
 80130ea:	441a      	add	r2, r3
 80130ec:	68fb      	ldr	r3, [r7, #12]
 80130ee:	61da      	str	r2, [r3, #28]
 80130f0:	e002      	b.n	80130f8 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80130f2:	68fb      	ldr	r3, [r7, #12]
 80130f4:	2200      	movs	r2, #0
 80130f6:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80130f8:	68fb      	ldr	r3, [r7, #12]
 80130fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80130fc:	2b00      	cmp	r3, #0
 80130fe:	d004      	beq.n	801310a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8013100:	68fb      	ldr	r3, [r7, #12]
 8013102:	2201      	movs	r2, #1
 8013104:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
 8013108:	e006      	b.n	8013118 <CDC_ProcessTransmission+0xd2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 801310a:	68fb      	ldr	r3, [r7, #12]
 801310c:	2200      	movs	r2, #0
 801310e:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 8013112:	6878      	ldr	r0, [r7, #4]
 8013114:	f000 f87a 	bl	801320c <USBH_CDC_TransmitCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8013118:	2300      	movs	r3, #0
 801311a:	2200      	movs	r2, #0
 801311c:	2104      	movs	r1, #4
 801311e:	6878      	ldr	r0, [r7, #4]
 8013120:	f000 febc 	bl	8013e9c <USBH_OS_PutMessage>
      break;
 8013124:	e00c      	b.n	8013140 <CDC_ProcessTransmission+0xfa>
        if (URB_Status == USBH_URB_NOTREADY)
 8013126:	7afb      	ldrb	r3, [r7, #11]
 8013128:	2b02      	cmp	r3, #2
 801312a:	d109      	bne.n	8013140 <CDC_ProcessTransmission+0xfa>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 801312c:	68fb      	ldr	r3, [r7, #12]
 801312e:	2201      	movs	r2, #1
 8013130:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 8013134:	2300      	movs	r3, #0
 8013136:	2200      	movs	r2, #0
 8013138:	2104      	movs	r1, #4
 801313a:	6878      	ldr	r0, [r7, #4]
 801313c:	f000 feae 	bl	8013e9c <USBH_OS_PutMessage>
      break;
 8013140:	bf00      	nop
  }
}
 8013142:	bf00      	nop
 8013144:	3710      	adds	r7, #16
 8013146:	46bd      	mov	sp, r7
 8013148:	bd80      	pop	{r7, pc}

0801314a <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 801314a:	b580      	push	{r7, lr}
 801314c:	b086      	sub	sp, #24
 801314e:	af00      	add	r7, sp, #0
 8013150:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8013152:	687b      	ldr	r3, [r7, #4]
 8013154:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013158:	69db      	ldr	r3, [r3, #28]
 801315a:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 801315c:	2300      	movs	r3, #0
 801315e:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8013160:	697b      	ldr	r3, [r7, #20]
 8013162:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 8013166:	2b03      	cmp	r3, #3
 8013168:	d002      	beq.n	8013170 <CDC_ProcessReception+0x26>
 801316a:	2b04      	cmp	r3, #4
 801316c:	d00e      	beq.n	801318c <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 801316e:	e049      	b.n	8013204 <CDC_ProcessReception+0xba>
      (void)USBH_BulkReceiveData(phost,
 8013170:	697b      	ldr	r3, [r7, #20]
 8013172:	6a19      	ldr	r1, [r3, #32]
 8013174:	697b      	ldr	r3, [r7, #20]
 8013176:	8b5a      	ldrh	r2, [r3, #26]
 8013178:	697b      	ldr	r3, [r7, #20]
 801317a:	7b1b      	ldrb	r3, [r3, #12]
 801317c:	6878      	ldr	r0, [r7, #4]
 801317e:	f001 fdd3 	bl	8014d28 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8013182:	697b      	ldr	r3, [r7, #20]
 8013184:	2204      	movs	r2, #4
 8013186:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 801318a:	e03b      	b.n	8013204 <CDC_ProcessReception+0xba>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 801318c:	697b      	ldr	r3, [r7, #20]
 801318e:	7b1b      	ldrb	r3, [r3, #12]
 8013190:	4619      	mov	r1, r3
 8013192:	6878      	ldr	r0, [r7, #4]
 8013194:	f004 fca4 	bl	8017ae0 <USBH_LL_GetURBState>
 8013198:	4603      	mov	r3, r0
 801319a:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 801319c:	7cfb      	ldrb	r3, [r7, #19]
 801319e:	2b01      	cmp	r3, #1
 80131a0:	d12f      	bne.n	8013202 <CDC_ProcessReception+0xb8>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 80131a2:	697b      	ldr	r3, [r7, #20]
 80131a4:	7b1b      	ldrb	r3, [r3, #12]
 80131a6:	4619      	mov	r1, r3
 80131a8:	6878      	ldr	r0, [r7, #4]
 80131aa:	f004 fc19 	bl	80179e0 <USBH_LL_GetLastXferSize>
 80131ae:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 80131b0:	697b      	ldr	r3, [r7, #20]
 80131b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80131b4:	68fa      	ldr	r2, [r7, #12]
 80131b6:	429a      	cmp	r2, r3
 80131b8:	d016      	beq.n	80131e8 <CDC_ProcessReception+0x9e>
 80131ba:	697b      	ldr	r3, [r7, #20]
 80131bc:	8b5b      	ldrh	r3, [r3, #26]
 80131be:	461a      	mov	r2, r3
 80131c0:	68fb      	ldr	r3, [r7, #12]
 80131c2:	4293      	cmp	r3, r2
 80131c4:	d110      	bne.n	80131e8 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 80131c6:	697b      	ldr	r3, [r7, #20]
 80131c8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80131ca:	68fb      	ldr	r3, [r7, #12]
 80131cc:	1ad2      	subs	r2, r2, r3
 80131ce:	697b      	ldr	r3, [r7, #20]
 80131d0:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 80131d2:	697b      	ldr	r3, [r7, #20]
 80131d4:	6a1a      	ldr	r2, [r3, #32]
 80131d6:	68fb      	ldr	r3, [r7, #12]
 80131d8:	441a      	add	r2, r3
 80131da:	697b      	ldr	r3, [r7, #20]
 80131dc:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80131de:	697b      	ldr	r3, [r7, #20]
 80131e0:	2203      	movs	r2, #3
 80131e2:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
 80131e6:	e006      	b.n	80131f6 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80131e8:	697b      	ldr	r3, [r7, #20]
 80131ea:	2200      	movs	r2, #0
 80131ec:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80131f0:	6878      	ldr	r0, [r7, #4]
 80131f2:	f000 f815 	bl	8013220 <USBH_CDC_ReceiveCallback>
        USBH_OS_PutMessage(phost, USBH_CLASS_EVENT, 0U, 0U);
 80131f6:	2300      	movs	r3, #0
 80131f8:	2200      	movs	r2, #0
 80131fa:	2104      	movs	r1, #4
 80131fc:	6878      	ldr	r0, [r7, #4]
 80131fe:	f000 fe4d 	bl	8013e9c <USBH_OS_PutMessage>
      break;
 8013202:	bf00      	nop
  }
}
 8013204:	bf00      	nop
 8013206:	3718      	adds	r7, #24
 8013208:	46bd      	mov	sp, r7
 801320a:	bd80      	pop	{r7, pc}

0801320c <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 801320c:	b480      	push	{r7}
 801320e:	b083      	sub	sp, #12
 8013210:	af00      	add	r7, sp, #0
 8013212:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8013214:	bf00      	nop
 8013216:	370c      	adds	r7, #12
 8013218:	46bd      	mov	sp, r7
 801321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801321e:	4770      	bx	lr

08013220 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8013220:	b480      	push	{r7}
 8013222:	b083      	sub	sp, #12
 8013224:	af00      	add	r7, sp, #0
 8013226:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8013228:	bf00      	nop
 801322a:	370c      	adds	r7, #12
 801322c:	46bd      	mov	sp, r7
 801322e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013232:	4770      	bx	lr

08013234 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8013234:	b480      	push	{r7}
 8013236:	b083      	sub	sp, #12
 8013238:	af00      	add	r7, sp, #0
 801323a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 801323c:	bf00      	nop
 801323e:	370c      	adds	r7, #12
 8013240:	46bd      	mov	sp, r7
 8013242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013246:	4770      	bx	lr

08013248 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8013248:	b5b0      	push	{r4, r5, r7, lr}
 801324a:	b090      	sub	sp, #64	@ 0x40
 801324c:	af00      	add	r7, sp, #0
 801324e:	60f8      	str	r0, [r7, #12]
 8013250:	60b9      	str	r1, [r7, #8]
 8013252:	4613      	mov	r3, r2
 8013254:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8013256:	68fb      	ldr	r3, [r7, #12]
 8013258:	2b00      	cmp	r3, #0
 801325a:	d101      	bne.n	8013260 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 801325c:	2302      	movs	r3, #2
 801325e:	e04d      	b.n	80132fc <USBH_Init+0xb4>
  }

  /* Set DRiver ID */
  phost->id = id;
 8013260:	68fb      	ldr	r3, [r7, #12]
 8013262:	79fa      	ldrb	r2, [r7, #7]
 8013264:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8013268:	68fb      	ldr	r3, [r7, #12]
 801326a:	2200      	movs	r2, #0
 801326c:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 8013270:	68fb      	ldr	r3, [r7, #12]
 8013272:	2200      	movs	r2, #0
 8013274:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8013278:	68f8      	ldr	r0, [r7, #12]
 801327a:	f000 f847 	bl	801330c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 801327e:	68fb      	ldr	r3, [r7, #12]
 8013280:	2200      	movs	r2, #0
 8013282:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 8013286:	68fb      	ldr	r3, [r7, #12]
 8013288:	2200      	movs	r2, #0
 801328a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 801328e:	68fb      	ldr	r3, [r7, #12]
 8013290:	2200      	movs	r2, #0
 8013292:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8013296:	68fb      	ldr	r3, [r7, #12]
 8013298:	2200      	movs	r2, #0
 801329a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 801329e:	68bb      	ldr	r3, [r7, #8]
 80132a0:	2b00      	cmp	r3, #0
 80132a2:	d003      	beq.n	80132ac <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 80132a4:	68fb      	ldr	r3, [r7, #12]
 80132a6:	68ba      	ldr	r2, [r7, #8]
 80132a8:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#if (USBH_USE_OS == 1U)
#if (osCMSIS < 0x20000U)

  /* Create USB Host Queue */
  osMessageQDef(USBH_Queue, MSGQUEUE_OBJECTS, uint16_t);
 80132ac:	4b15      	ldr	r3, [pc, #84]	@ (8013304 <USBH_Init+0xbc>)
 80132ae:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 80132b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80132b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  phost->os_event = osMessageCreate(osMessageQ(USBH_Queue), NULL);
 80132b8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80132bc:	2100      	movs	r1, #0
 80132be:	4618      	mov	r0, r3
 80132c0:	f001 feea 	bl	8015098 <osMessageCreate>
 80132c4:	4602      	mov	r2, r0
 80132c6:	68fb      	ldr	r3, [r7, #12]
 80132c8:	f8c3 23d8 	str.w	r2, [r3, #984]	@ 0x3d8

  /* Create USB Host Task */
#if defined (USBH_PROCESS_STACK_SIZE)
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, USBH_PROCESS_STACK_SIZE);
 80132cc:	4b0e      	ldr	r3, [pc, #56]	@ (8013308 <USBH_Init+0xc0>)
 80132ce:	f107 0414 	add.w	r4, r7, #20
 80132d2:	461d      	mov	r5, r3
 80132d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80132d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80132d8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80132dc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
#else
  osThreadDef(USBH_Thread, USBH_Process_OS, USBH_PROCESS_PRIO, 0U, 8U * configMINIMAL_STACK_SIZE);
#endif /* defined (USBH_PROCESS_STACK_SIZE) */

  phost->thread = osThreadCreate(osThread(USBH_Thread), phost);
 80132e0:	f107 0314 	add.w	r3, r7, #20
 80132e4:	68f9      	ldr	r1, [r7, #12]
 80132e6:	4618      	mov	r0, r3
 80132e8:	f001 fe76 	bl	8014fd8 <osThreadCreate>
 80132ec:	4602      	mov	r2, r0
 80132ee:	68fb      	ldr	r3, [r7, #12]
 80132f0:	f8c3 23dc 	str.w	r2, [r3, #988]	@ 0x3dc

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 80132f4:	68f8      	ldr	r0, [r7, #12]
 80132f6:	f004 fabf 	bl	8017878 <USBH_LL_Init>

  return USBH_OK;
 80132fa:	2300      	movs	r3, #0
}
 80132fc:	4618      	mov	r0, r3
 80132fe:	3740      	adds	r7, #64	@ 0x40
 8013300:	46bd      	mov	sp, r7
 8013302:	bdb0      	pop	{r4, r5, r7, pc}
 8013304:	08017f48 	.word	0x08017f48
 8013308:	08017f64 	.word	0x08017f64

0801330c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 801330c:	b580      	push	{r7, lr}
 801330e:	b084      	sub	sp, #16
 8013310:	af00      	add	r7, sp, #0
 8013312:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8013314:	2300      	movs	r3, #0
 8013316:	60fb      	str	r3, [r7, #12]
 8013318:	e009      	b.n	801332e <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 801331a:	687a      	ldr	r2, [r7, #4]
 801331c:	68fb      	ldr	r3, [r7, #12]
 801331e:	33e0      	adds	r3, #224	@ 0xe0
 8013320:	009b      	lsls	r3, r3, #2
 8013322:	4413      	add	r3, r2
 8013324:	2200      	movs	r2, #0
 8013326:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8013328:	68fb      	ldr	r3, [r7, #12]
 801332a:	3301      	adds	r3, #1
 801332c:	60fb      	str	r3, [r7, #12]
 801332e:	68fb      	ldr	r3, [r7, #12]
 8013330:	2b0f      	cmp	r3, #15
 8013332:	d9f2      	bls.n	801331a <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8013334:	2300      	movs	r3, #0
 8013336:	60fb      	str	r3, [r7, #12]
 8013338:	e009      	b.n	801334e <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 801333a:	687a      	ldr	r2, [r7, #4]
 801333c:	68fb      	ldr	r3, [r7, #12]
 801333e:	4413      	add	r3, r2
 8013340:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8013344:	2200      	movs	r2, #0
 8013346:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8013348:	68fb      	ldr	r3, [r7, #12]
 801334a:	3301      	adds	r3, #1
 801334c:	60fb      	str	r3, [r7, #12]
 801334e:	68fb      	ldr	r3, [r7, #12]
 8013350:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013354:	d3f1      	bcc.n	801333a <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	2200      	movs	r2, #0
 801335a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 801335c:	687b      	ldr	r3, [r7, #4]
 801335e:	2200      	movs	r2, #0
 8013360:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8013362:	687b      	ldr	r3, [r7, #4]
 8013364:	2201      	movs	r2, #1
 8013366:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8013368:	687b      	ldr	r3, [r7, #4]
 801336a:	2200      	movs	r2, #0
 801336c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 8013370:	687b      	ldr	r3, [r7, #4]
 8013372:	2201      	movs	r2, #1
 8013374:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8013376:	687b      	ldr	r3, [r7, #4]
 8013378:	2240      	movs	r2, #64	@ 0x40
 801337a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 801337c:	687b      	ldr	r3, [r7, #4]
 801337e:	2200      	movs	r2, #0
 8013380:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8013382:	687b      	ldr	r3, [r7, #4]
 8013384:	2200      	movs	r2, #0
 8013386:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	2201      	movs	r2, #1
 801338e:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 8013392:	687b      	ldr	r3, [r7, #4]
 8013394:	2200      	movs	r2, #0
 8013396:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 801339a:	687b      	ldr	r3, [r7, #4]
 801339c:	2200      	movs	r2, #0
 801339e:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 80133a2:	687b      	ldr	r3, [r7, #4]
 80133a4:	331c      	adds	r3, #28
 80133a6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80133aa:	2100      	movs	r1, #0
 80133ac:	4618      	mov	r0, r3
 80133ae:	f004 fd05 	bl	8017dbc <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 80133b2:	687b      	ldr	r3, [r7, #4]
 80133b4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 80133b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80133bc:	2100      	movs	r1, #0
 80133be:	4618      	mov	r0, r3
 80133c0:	f004 fcfc 	bl	8017dbc <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 80133c4:	687b      	ldr	r3, [r7, #4]
 80133c6:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80133ca:	2212      	movs	r2, #18
 80133cc:	2100      	movs	r1, #0
 80133ce:	4618      	mov	r0, r3
 80133d0:	f004 fcf4 	bl	8017dbc <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 80133d4:	687b      	ldr	r3, [r7, #4]
 80133d6:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80133da:	223e      	movs	r2, #62	@ 0x3e
 80133dc:	2100      	movs	r1, #0
 80133de:	4618      	mov	r0, r3
 80133e0:	f004 fcec 	bl	8017dbc <memset>

  return USBH_OK;
 80133e4:	2300      	movs	r3, #0
}
 80133e6:	4618      	mov	r0, r3
 80133e8:	3710      	adds	r7, #16
 80133ea:	46bd      	mov	sp, r7
 80133ec:	bd80      	pop	{r7, pc}

080133ee <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 80133ee:	b480      	push	{r7}
 80133f0:	b085      	sub	sp, #20
 80133f2:	af00      	add	r7, sp, #0
 80133f4:	6078      	str	r0, [r7, #4]
 80133f6:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 80133f8:	2300      	movs	r3, #0
 80133fa:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 80133fc:	683b      	ldr	r3, [r7, #0]
 80133fe:	2b00      	cmp	r3, #0
 8013400:	d016      	beq.n	8013430 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8013402:	687b      	ldr	r3, [r7, #4]
 8013404:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8013408:	2b00      	cmp	r3, #0
 801340a:	d10e      	bne.n	801342a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 801340c:	687b      	ldr	r3, [r7, #4]
 801340e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 8013412:	1c59      	adds	r1, r3, #1
 8013414:	687a      	ldr	r2, [r7, #4]
 8013416:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 801341a:	687a      	ldr	r2, [r7, #4]
 801341c:	33de      	adds	r3, #222	@ 0xde
 801341e:	6839      	ldr	r1, [r7, #0]
 8013420:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8013424:	2300      	movs	r3, #0
 8013426:	73fb      	strb	r3, [r7, #15]
 8013428:	e004      	b.n	8013434 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 801342a:	2302      	movs	r3, #2
 801342c:	73fb      	strb	r3, [r7, #15]
 801342e:	e001      	b.n	8013434 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8013430:	2302      	movs	r3, #2
 8013432:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8013434:	7bfb      	ldrb	r3, [r7, #15]
}
 8013436:	4618      	mov	r0, r3
 8013438:	3714      	adds	r7, #20
 801343a:	46bd      	mov	sp, r7
 801343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013440:	4770      	bx	lr

08013442 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8013442:	b480      	push	{r7}
 8013444:	b085      	sub	sp, #20
 8013446:	af00      	add	r7, sp, #0
 8013448:	6078      	str	r0, [r7, #4]
 801344a:	460b      	mov	r3, r1
 801344c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 801344e:	2300      	movs	r3, #0
 8013450:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8013452:	687b      	ldr	r3, [r7, #4]
 8013454:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 8013458:	78fa      	ldrb	r2, [r7, #3]
 801345a:	429a      	cmp	r2, r3
 801345c:	d204      	bcs.n	8013468 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 801345e:	687b      	ldr	r3, [r7, #4]
 8013460:	78fa      	ldrb	r2, [r7, #3]
 8013462:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 8013466:	e001      	b.n	801346c <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8013468:	2302      	movs	r3, #2
 801346a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 801346c:	7bfb      	ldrb	r3, [r7, #15]
}
 801346e:	4618      	mov	r0, r3
 8013470:	3714      	adds	r7, #20
 8013472:	46bd      	mov	sp, r7
 8013474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013478:	4770      	bx	lr

0801347a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 801347a:	b480      	push	{r7}
 801347c:	b087      	sub	sp, #28
 801347e:	af00      	add	r7, sp, #0
 8013480:	6078      	str	r0, [r7, #4]
 8013482:	4608      	mov	r0, r1
 8013484:	4611      	mov	r1, r2
 8013486:	461a      	mov	r2, r3
 8013488:	4603      	mov	r3, r0
 801348a:	70fb      	strb	r3, [r7, #3]
 801348c:	460b      	mov	r3, r1
 801348e:	70bb      	strb	r3, [r7, #2]
 8013490:	4613      	mov	r3, r2
 8013492:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8013494:	2300      	movs	r3, #0
 8013496:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8013498:	2300      	movs	r3, #0
 801349a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 801349c:	687b      	ldr	r3, [r7, #4]
 801349e:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 80134a2:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80134a4:	e025      	b.n	80134f2 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 80134a6:	7dfb      	ldrb	r3, [r7, #23]
 80134a8:	221a      	movs	r2, #26
 80134aa:	fb02 f303 	mul.w	r3, r2, r3
 80134ae:	3308      	adds	r3, #8
 80134b0:	68fa      	ldr	r2, [r7, #12]
 80134b2:	4413      	add	r3, r2
 80134b4:	3302      	adds	r3, #2
 80134b6:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80134b8:	693b      	ldr	r3, [r7, #16]
 80134ba:	795b      	ldrb	r3, [r3, #5]
 80134bc:	78fa      	ldrb	r2, [r7, #3]
 80134be:	429a      	cmp	r2, r3
 80134c0:	d002      	beq.n	80134c8 <USBH_FindInterface+0x4e>
 80134c2:	78fb      	ldrb	r3, [r7, #3]
 80134c4:	2bff      	cmp	r3, #255	@ 0xff
 80134c6:	d111      	bne.n	80134ec <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80134c8:	693b      	ldr	r3, [r7, #16]
 80134ca:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 80134cc:	78ba      	ldrb	r2, [r7, #2]
 80134ce:	429a      	cmp	r2, r3
 80134d0:	d002      	beq.n	80134d8 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80134d2:	78bb      	ldrb	r3, [r7, #2]
 80134d4:	2bff      	cmp	r3, #255	@ 0xff
 80134d6:	d109      	bne.n	80134ec <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80134d8:	693b      	ldr	r3, [r7, #16]
 80134da:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 80134dc:	787a      	ldrb	r2, [r7, #1]
 80134de:	429a      	cmp	r2, r3
 80134e0:	d002      	beq.n	80134e8 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 80134e2:	787b      	ldrb	r3, [r7, #1]
 80134e4:	2bff      	cmp	r3, #255	@ 0xff
 80134e6:	d101      	bne.n	80134ec <USBH_FindInterface+0x72>
    {
      return  if_ix;
 80134e8:	7dfb      	ldrb	r3, [r7, #23]
 80134ea:	e006      	b.n	80134fa <USBH_FindInterface+0x80>
    }
    if_ix++;
 80134ec:	7dfb      	ldrb	r3, [r7, #23]
 80134ee:	3301      	adds	r3, #1
 80134f0:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 80134f2:	7dfb      	ldrb	r3, [r7, #23]
 80134f4:	2b01      	cmp	r3, #1
 80134f6:	d9d6      	bls.n	80134a6 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 80134f8:	23ff      	movs	r3, #255	@ 0xff
}
 80134fa:	4618      	mov	r0, r3
 80134fc:	371c      	adds	r7, #28
 80134fe:	46bd      	mov	sp, r7
 8013500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013504:	4770      	bx	lr

08013506 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8013506:	b580      	push	{r7, lr}
 8013508:	b082      	sub	sp, #8
 801350a:	af00      	add	r7, sp, #0
 801350c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 801350e:	6878      	ldr	r0, [r7, #4]
 8013510:	f004 f9ee 	bl	80178f0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8013514:	2101      	movs	r1, #1
 8013516:	6878      	ldr	r0, [r7, #4]
 8013518:	f004 faf5 	bl	8017b06 <USBH_LL_DriverVBUS>

  return USBH_OK;
 801351c:	2300      	movs	r3, #0
}
 801351e:	4618      	mov	r0, r3
 8013520:	3708      	adds	r7, #8
 8013522:	46bd      	mov	sp, r7
 8013524:	bd80      	pop	{r7, pc}
	...

08013528 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8013528:	b580      	push	{r7, lr}
 801352a:	b088      	sub	sp, #32
 801352c:	af04      	add	r7, sp, #16
 801352e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8013530:	2302      	movs	r3, #2
 8013532:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8013534:	2300      	movs	r3, #0
 8013536:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8013538:	687b      	ldr	r3, [r7, #4]
 801353a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 801353e:	b2db      	uxtb	r3, r3
 8013540:	2b01      	cmp	r3, #1
 8013542:	d102      	bne.n	801354a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8013544:	687b      	ldr	r3, [r7, #4]
 8013546:	2203      	movs	r2, #3
 8013548:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 801354a:	687b      	ldr	r3, [r7, #4]
 801354c:	781b      	ldrb	r3, [r3, #0]
 801354e:	b2db      	uxtb	r3, r3
 8013550:	2b0b      	cmp	r3, #11
 8013552:	f200 81f5 	bhi.w	8013940 <USBH_Process+0x418>
 8013556:	a201      	add	r2, pc, #4	@ (adr r2, 801355c <USBH_Process+0x34>)
 8013558:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801355c:	0801358d 	.word	0x0801358d
 8013560:	080135cb 	.word	0x080135cb
 8013564:	08013641 	.word	0x08013641
 8013568:	080138cf 	.word	0x080138cf
 801356c:	08013941 	.word	0x08013941
 8013570:	080136ed 	.word	0x080136ed
 8013574:	08013869 	.word	0x08013869
 8013578:	0801372f 	.word	0x0801372f
 801357c:	0801375b 	.word	0x0801375b
 8013580:	08013783 	.word	0x08013783
 8013584:	080137d1 	.word	0x080137d1
 8013588:	080138b7 	.word	0x080138b7
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 801358c:	687b      	ldr	r3, [r7, #4]
 801358e:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 8013592:	b2db      	uxtb	r3, r3
 8013594:	2b00      	cmp	r3, #0
 8013596:	f000 81d5 	beq.w	8013944 <USBH_Process+0x41c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 801359a:	687b      	ldr	r3, [r7, #4]
 801359c:	2201      	movs	r2, #1
 801359e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80135a0:	20c8      	movs	r0, #200	@ 0xc8
 80135a2:	f004 fafa 	bl	8017b9a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80135a6:	6878      	ldr	r0, [r7, #4]
 80135a8:	f004 f9ff 	bl	80179aa <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80135ac:	687b      	ldr	r3, [r7, #4]
 80135ae:	2200      	movs	r2, #0
 80135b0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 80135b4:	687b      	ldr	r3, [r7, #4]
 80135b6:	2200      	movs	r2, #0
 80135b8:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80135bc:	2300      	movs	r3, #0
 80135be:	2200      	movs	r2, #0
 80135c0:	2101      	movs	r1, #1
 80135c2:	6878      	ldr	r0, [r7, #4]
 80135c4:	f000 fc6a 	bl	8013e9c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 80135c8:	e1bc      	b.n	8013944 <USBH_Process+0x41c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 80135ca:	687b      	ldr	r3, [r7, #4]
 80135cc:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 80135d0:	b2db      	uxtb	r3, r3
 80135d2:	2b01      	cmp	r3, #1
 80135d4:	d107      	bne.n	80135e6 <USBH_Process+0xbe>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 80135d6:	687b      	ldr	r3, [r7, #4]
 80135d8:	2200      	movs	r2, #0
 80135da:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 80135de:	687b      	ldr	r3, [r7, #4]
 80135e0:	2202      	movs	r2, #2
 80135e2:	701a      	strb	r2, [r3, #0]
 80135e4:	e025      	b.n	8013632 <USBH_Process+0x10a>
      }
      else
      {
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 80135ec:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80135f0:	d914      	bls.n	801361c <USBH_Process+0xf4>
        {
          phost->device.RstCnt++;
 80135f2:	687b      	ldr	r3, [r7, #4]
 80135f4:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 80135f8:	3301      	adds	r3, #1
 80135fa:	b2da      	uxtb	r2, r3
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 8013602:	687b      	ldr	r3, [r7, #4]
 8013604:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 8013608:	2b03      	cmp	r3, #3
 801360a:	d903      	bls.n	8013614 <USBH_Process+0xec>
          {
            /* Buggy Device can't complete reset */
            USBH_UsrLog("USB Reset Failed, Please unplug the Device.");
            phost->gState = HOST_ABORT_STATE;
 801360c:	687b      	ldr	r3, [r7, #4]
 801360e:	220d      	movs	r2, #13
 8013610:	701a      	strb	r2, [r3, #0]
 8013612:	e00e      	b.n	8013632 <USBH_Process+0x10a>
          }
          else
          {
            phost->gState = HOST_IDLE;
 8013614:	687b      	ldr	r3, [r7, #4]
 8013616:	2200      	movs	r2, #0
 8013618:	701a      	strb	r2, [r3, #0]
 801361a:	e00a      	b.n	8013632 <USBH_Process+0x10a>
          }
        }
        else
        {
          phost->Timeout += 10U;
 801361c:	687b      	ldr	r3, [r7, #4]
 801361e:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 8013622:	f103 020a 	add.w	r2, r3, #10
 8013626:	687b      	ldr	r3, [r7, #4]
 8013628:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 801362c:	200a      	movs	r0, #10
 801362e:	f004 fab4 	bl	8017b9a <USBH_Delay>
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013632:	2300      	movs	r3, #0
 8013634:	2200      	movs	r2, #0
 8013636:	2101      	movs	r1, #1
 8013638:	6878      	ldr	r0, [r7, #4]
 801363a:	f000 fc2f 	bl	8013e9c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 801363e:	e188      	b.n	8013952 <USBH_Process+0x42a>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8013640:	687b      	ldr	r3, [r7, #4]
 8013642:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013646:	2b00      	cmp	r3, #0
 8013648:	d005      	beq.n	8013656 <USBH_Process+0x12e>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 801364a:	687b      	ldr	r3, [r7, #4]
 801364c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013650:	2104      	movs	r1, #4
 8013652:	6878      	ldr	r0, [r7, #4]
 8013654:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8013656:	2064      	movs	r0, #100	@ 0x64
 8013658:	f004 fa9f 	bl	8017b9a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 801365c:	6878      	ldr	r0, [r7, #4]
 801365e:	f004 f97d 	bl	801795c <USBH_LL_GetSpeed>
 8013662:	4603      	mov	r3, r0
 8013664:	461a      	mov	r2, r3
 8013666:	687b      	ldr	r3, [r7, #4]
 8013668:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 801366c:	687b      	ldr	r3, [r7, #4]
 801366e:	2205      	movs	r2, #5
 8013670:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8013672:	2100      	movs	r1, #0
 8013674:	6878      	ldr	r0, [r7, #4]
 8013676:	f001 fba4 	bl	8014dc2 <USBH_AllocPipe>
 801367a:	4603      	mov	r3, r0
 801367c:	461a      	mov	r2, r3
 801367e:	687b      	ldr	r3, [r7, #4]
 8013680:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8013682:	2180      	movs	r1, #128	@ 0x80
 8013684:	6878      	ldr	r0, [r7, #4]
 8013686:	f001 fb9c 	bl	8014dc2 <USBH_AllocPipe>
 801368a:	4603      	mov	r3, r0
 801368c:	461a      	mov	r2, r3
 801368e:	687b      	ldr	r3, [r7, #4]
 8013690:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	7919      	ldrb	r1, [r3, #4]
 8013696:	687b      	ldr	r3, [r7, #4]
 8013698:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 801369c:	687b      	ldr	r3, [r7, #4]
 801369e:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80136a2:	687a      	ldr	r2, [r7, #4]
 80136a4:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80136a6:	9202      	str	r2, [sp, #8]
 80136a8:	2200      	movs	r2, #0
 80136aa:	9201      	str	r2, [sp, #4]
 80136ac:	9300      	str	r3, [sp, #0]
 80136ae:	4603      	mov	r3, r0
 80136b0:	2280      	movs	r2, #128	@ 0x80
 80136b2:	6878      	ldr	r0, [r7, #4]
 80136b4:	f001 fb56 	bl	8014d64 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80136b8:	687b      	ldr	r3, [r7, #4]
 80136ba:	7959      	ldrb	r1, [r3, #5]
 80136bc:	687b      	ldr	r3, [r7, #4]
 80136be:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80136c2:	687b      	ldr	r3, [r7, #4]
 80136c4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80136c8:	687a      	ldr	r2, [r7, #4]
 80136ca:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80136cc:	9202      	str	r2, [sp, #8]
 80136ce:	2200      	movs	r2, #0
 80136d0:	9201      	str	r2, [sp, #4]
 80136d2:	9300      	str	r3, [sp, #0]
 80136d4:	4603      	mov	r3, r0
 80136d6:	2200      	movs	r2, #0
 80136d8:	6878      	ldr	r0, [r7, #4]
 80136da:	f001 fb43 	bl	8014d64 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80136de:	2300      	movs	r3, #0
 80136e0:	2200      	movs	r2, #0
 80136e2:	2101      	movs	r1, #1
 80136e4:	6878      	ldr	r0, [r7, #4]
 80136e6:	f000 fbd9 	bl	8013e9c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80136ea:	e132      	b.n	8013952 <USBH_Process+0x42a>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 80136ec:	6878      	ldr	r0, [r7, #4]
 80136ee:	f000 f935 	bl	801395c <USBH_HandleEnum>
 80136f2:	4603      	mov	r3, r0
 80136f4:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 80136f6:	7bbb      	ldrb	r3, [r7, #14]
 80136f8:	b2db      	uxtb	r3, r3
 80136fa:	2b00      	cmp	r3, #0
 80136fc:	f040 8124 	bne.w	8013948 <USBH_Process+0x420>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8013700:	687b      	ldr	r3, [r7, #4]
 8013702:	2200      	movs	r2, #0
 8013704:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 801370e:	2b01      	cmp	r3, #1
 8013710:	d103      	bne.n	801371a <USBH_Process+0x1f2>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8013712:	687b      	ldr	r3, [r7, #4]
 8013714:	2208      	movs	r2, #8
 8013716:	701a      	strb	r2, [r3, #0]
 8013718:	e002      	b.n	8013720 <USBH_Process+0x1f8>
        }
        else
        {
          phost->gState = HOST_INPUT;
 801371a:	687b      	ldr	r3, [r7, #4]
 801371c:	2207      	movs	r2, #7
 801371e:	701a      	strb	r2, [r3, #0]
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013720:	2300      	movs	r3, #0
 8013722:	2200      	movs	r2, #0
 8013724:	2105      	movs	r1, #5
 8013726:	6878      	ldr	r0, [r7, #4]
 8013728:	f000 fbb8 	bl	8013e9c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 801372c:	e10c      	b.n	8013948 <USBH_Process+0x420>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 801372e:	687b      	ldr	r3, [r7, #4]
 8013730:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013734:	2b00      	cmp	r3, #0
 8013736:	f000 8109 	beq.w	801394c <USBH_Process+0x424>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 801373a:	687b      	ldr	r3, [r7, #4]
 801373c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013740:	2101      	movs	r1, #1
 8013742:	6878      	ldr	r0, [r7, #4]
 8013744:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8013746:	687b      	ldr	r3, [r7, #4]
 8013748:	2208      	movs	r2, #8
 801374a:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 801374c:	2300      	movs	r3, #0
 801374e:	2200      	movs	r2, #0
 8013750:	2105      	movs	r1, #5
 8013752:	6878      	ldr	r0, [r7, #4]
 8013754:	f000 fba2 	bl	8013e9c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 8013758:	e0f8      	b.n	801394c <USBH_Process+0x424>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 8013760:	4619      	mov	r1, r3
 8013762:	6878      	ldr	r0, [r7, #4]
 8013764:	f000 fcc8 	bl	80140f8 <USBH_SetCfg>
 8013768:	4603      	mov	r3, r0
 801376a:	2b00      	cmp	r3, #0
 801376c:	d102      	bne.n	8013774 <USBH_Process+0x24c>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 801376e:	687b      	ldr	r3, [r7, #4]
 8013770:	2209      	movs	r2, #9
 8013772:	701a      	strb	r2, [r3, #0]
        USBH_UsrLog("Default configuration set.");
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013774:	2300      	movs	r3, #0
 8013776:	2200      	movs	r2, #0
 8013778:	2101      	movs	r1, #1
 801377a:	6878      	ldr	r0, [r7, #4]
 801377c:	f000 fb8e 	bl	8013e9c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013780:	e0e7      	b.n	8013952 <USBH_Process+0x42a>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8013782:	687b      	ldr	r3, [r7, #4]
 8013784:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 8013788:	f003 0320 	and.w	r3, r3, #32
 801378c:	2b00      	cmp	r3, #0
 801378e:	d015      	beq.n	80137bc <USBH_Process+0x294>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8013790:	2101      	movs	r1, #1
 8013792:	6878      	ldr	r0, [r7, #4]
 8013794:	f000 fcd3 	bl	801413e <USBH_SetFeature>
 8013798:	4603      	mov	r3, r0
 801379a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 801379c:	7bbb      	ldrb	r3, [r7, #14]
 801379e:	b2db      	uxtb	r3, r3
 80137a0:	2b00      	cmp	r3, #0
 80137a2:	d103      	bne.n	80137ac <USBH_Process+0x284>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80137a4:	687b      	ldr	r3, [r7, #4]
 80137a6:	220a      	movs	r2, #10
 80137a8:	701a      	strb	r2, [r3, #0]
 80137aa:	e00a      	b.n	80137c2 <USBH_Process+0x29a>
        }
        else if (status == USBH_NOT_SUPPORTED)
 80137ac:	7bbb      	ldrb	r3, [r7, #14]
 80137ae:	b2db      	uxtb	r3, r3
 80137b0:	2b03      	cmp	r3, #3
 80137b2:	d106      	bne.n	80137c2 <USBH_Process+0x29a>
        {
          USBH_UsrLog("Remote wakeup not supported by the device");
          phost->gState = HOST_CHECK_CLASS;
 80137b4:	687b      	ldr	r3, [r7, #4]
 80137b6:	220a      	movs	r2, #10
 80137b8:	701a      	strb	r2, [r3, #0]
 80137ba:	e002      	b.n	80137c2 <USBH_Process+0x29a>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_CHECK_CLASS;
 80137bc:	687b      	ldr	r3, [r7, #4]
 80137be:	220a      	movs	r2, #10
 80137c0:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 80137c2:	2300      	movs	r3, #0
 80137c4:	2200      	movs	r2, #0
 80137c6:	2101      	movs	r1, #1
 80137c8:	6878      	ldr	r0, [r7, #4]
 80137ca:	f000 fb67 	bl	8013e9c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80137ce:	e0c0      	b.n	8013952 <USBH_Process+0x42a>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80137d0:	687b      	ldr	r3, [r7, #4]
 80137d2:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 80137d6:	2b00      	cmp	r3, #0
 80137d8:	d03f      	beq.n	801385a <USBH_Process+0x332>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80137da:	687b      	ldr	r3, [r7, #4]
 80137dc:	2200      	movs	r2, #0
 80137de:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80137e2:	2300      	movs	r3, #0
 80137e4:	73fb      	strb	r3, [r7, #15]
 80137e6:	e016      	b.n	8013816 <USBH_Process+0x2ee>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80137e8:	7bfa      	ldrb	r2, [r7, #15]
 80137ea:	687b      	ldr	r3, [r7, #4]
 80137ec:	32de      	adds	r2, #222	@ 0xde
 80137ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80137f2:	791a      	ldrb	r2, [r3, #4]
 80137f4:	687b      	ldr	r3, [r7, #4]
 80137f6:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 80137fa:	429a      	cmp	r2, r3
 80137fc:	d108      	bne.n	8013810 <USBH_Process+0x2e8>
          {
            phost->pActiveClass = phost->pClass[idx];
 80137fe:	7bfa      	ldrb	r2, [r7, #15]
 8013800:	687b      	ldr	r3, [r7, #4]
 8013802:	32de      	adds	r2, #222	@ 0xde
 8013804:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 801380e:	e005      	b.n	801381c <USBH_Process+0x2f4>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8013810:	7bfb      	ldrb	r3, [r7, #15]
 8013812:	3301      	adds	r3, #1
 8013814:	73fb      	strb	r3, [r7, #15]
 8013816:	7bfb      	ldrb	r3, [r7, #15]
 8013818:	2b00      	cmp	r3, #0
 801381a:	d0e5      	beq.n	80137e8 <USBH_Process+0x2c0>
          }
        }

        if (phost->pActiveClass != NULL)
 801381c:	687b      	ldr	r3, [r7, #4]
 801381e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013822:	2b00      	cmp	r3, #0
 8013824:	d016      	beq.n	8013854 <USBH_Process+0x32c>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8013826:	687b      	ldr	r3, [r7, #4]
 8013828:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801382c:	689b      	ldr	r3, [r3, #8]
 801382e:	6878      	ldr	r0, [r7, #4]
 8013830:	4798      	blx	r3
 8013832:	4603      	mov	r3, r0
 8013834:	2b00      	cmp	r3, #0
 8013836:	d109      	bne.n	801384c <USBH_Process+0x324>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8013838:	687b      	ldr	r3, [r7, #4]
 801383a:	2206      	movs	r2, #6
 801383c:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 801383e:	687b      	ldr	r3, [r7, #4]
 8013840:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013844:	2103      	movs	r1, #3
 8013846:	6878      	ldr	r0, [r7, #4]
 8013848:	4798      	blx	r3
 801384a:	e006      	b.n	801385a <USBH_Process+0x332>
          }
          else
          {
            phost->gState = HOST_ABORT_STATE;
 801384c:	687b      	ldr	r3, [r7, #4]
 801384e:	220d      	movs	r2, #13
 8013850:	701a      	strb	r2, [r3, #0]
 8013852:	e002      	b.n	801385a <USBH_Process+0x332>
            USBH_UsrLog("Device not supporting %s class.", phost->pActiveClass->Name);
          }
        }
        else
        {
          phost->gState = HOST_ABORT_STATE;
 8013854:	687b      	ldr	r3, [r7, #4]
 8013856:	220d      	movs	r2, #13
 8013858:	701a      	strb	r2, [r3, #0]
          USBH_UsrLog("No registered class for this device.");
        }
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 801385a:	2300      	movs	r3, #0
 801385c:	2200      	movs	r2, #0
 801385e:	2105      	movs	r1, #5
 8013860:	6878      	ldr	r0, [r7, #4]
 8013862:	f000 fb1b 	bl	8013e9c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 8013866:	e074      	b.n	8013952 <USBH_Process+0x42a>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8013868:	687b      	ldr	r3, [r7, #4]
 801386a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 801386e:	2b00      	cmp	r3, #0
 8013870:	d017      	beq.n	80138a2 <USBH_Process+0x37a>
      {
        status = phost->pActiveClass->Requests(phost);
 8013872:	687b      	ldr	r3, [r7, #4]
 8013874:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013878:	691b      	ldr	r3, [r3, #16]
 801387a:	6878      	ldr	r0, [r7, #4]
 801387c:	4798      	blx	r3
 801387e:	4603      	mov	r3, r0
 8013880:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8013882:	7bbb      	ldrb	r3, [r7, #14]
 8013884:	b2db      	uxtb	r3, r3
 8013886:	2b00      	cmp	r3, #0
 8013888:	d103      	bne.n	8013892 <USBH_Process+0x36a>
        {
          phost->gState = HOST_CLASS;
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	220b      	movs	r2, #11
 801388e:	701a      	strb	r2, [r3, #0]
 8013890:	e00a      	b.n	80138a8 <USBH_Process+0x380>
        }
        else if (status == USBH_FAIL)
 8013892:	7bbb      	ldrb	r3, [r7, #14]
 8013894:	b2db      	uxtb	r3, r3
 8013896:	2b02      	cmp	r3, #2
 8013898:	d106      	bne.n	80138a8 <USBH_Process+0x380>
        {
          phost->gState = HOST_ABORT_STATE;
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	220d      	movs	r2, #13
 801389e:	701a      	strb	r2, [r3, #0]
 80138a0:	e002      	b.n	80138a8 <USBH_Process+0x380>
          /* .. */
        }
      }
      else
      {
        phost->gState = HOST_ABORT_STATE;
 80138a2:	687b      	ldr	r3, [r7, #4]
 80138a4:	220d      	movs	r2, #13
 80138a6:	701a      	strb	r2, [r3, #0]
        USBH_ErrLog("Invalid Class Driver.");
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 80138a8:	2300      	movs	r3, #0
 80138aa:	2200      	movs	r2, #0
 80138ac:	2105      	movs	r1, #5
 80138ae:	6878      	ldr	r0, [r7, #4]
 80138b0:	f000 faf4 	bl	8013e9c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 80138b4:	e04d      	b.n	8013952 <USBH_Process+0x42a>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80138b6:	687b      	ldr	r3, [r7, #4]
 80138b8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d047      	beq.n	8013950 <USBH_Process+0x428>
      {
        phost->pActiveClass->BgndProcess(phost);
 80138c0:	687b      	ldr	r3, [r7, #4]
 80138c2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80138c6:	695b      	ldr	r3, [r3, #20]
 80138c8:	6878      	ldr	r0, [r7, #4]
 80138ca:	4798      	blx	r3
      }
      break;
 80138cc:	e040      	b.n	8013950 <USBH_Process+0x428>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80138ce:	687b      	ldr	r3, [r7, #4]
 80138d0:	2200      	movs	r2, #0
 80138d2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 80138d6:	6878      	ldr	r0, [r7, #4]
 80138d8:	f7ff fd18 	bl	801330c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80138dc:	687b      	ldr	r3, [r7, #4]
 80138de:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80138e2:	2b00      	cmp	r3, #0
 80138e4:	d009      	beq.n	80138fa <USBH_Process+0x3d2>
      {
        phost->pActiveClass->DeInit(phost);
 80138e6:	687b      	ldr	r3, [r7, #4]
 80138e8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 80138ec:	68db      	ldr	r3, [r3, #12]
 80138ee:	6878      	ldr	r0, [r7, #4]
 80138f0:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80138f2:	687b      	ldr	r3, [r7, #4]
 80138f4:	2200      	movs	r2, #0
 80138f6:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 80138fa:	687b      	ldr	r3, [r7, #4]
 80138fc:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8013900:	2b00      	cmp	r3, #0
 8013902:	d005      	beq.n	8013910 <USBH_Process+0x3e8>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8013904:	687b      	ldr	r3, [r7, #4]
 8013906:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 801390a:	2105      	movs	r1, #5
 801390c:	6878      	ldr	r0, [r7, #4]
 801390e:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8013910:	687b      	ldr	r3, [r7, #4]
 8013912:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 8013916:	b2db      	uxtb	r3, r3
 8013918:	2b01      	cmp	r3, #1
 801391a:	d107      	bne.n	801392c <USBH_Process+0x404>
      {
        phost->device.is_ReEnumerated = 0U;
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	2200      	movs	r2, #0
 8013920:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8013924:	6878      	ldr	r0, [r7, #4]
 8013926:	f7ff fdee 	bl	8013506 <USBH_Start>
 801392a:	e002      	b.n	8013932 <USBH_Process+0x40a>
      }
      else
      {
        /* Device Disconnection Completed, start USB Driver */
        (void)USBH_LL_Start(phost);
 801392c:	6878      	ldr	r0, [r7, #4]
 801392e:	f003 ffdf 	bl	80178f0 <USBH_LL_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013932:	2300      	movs	r3, #0
 8013934:	2200      	movs	r2, #0
 8013936:	2101      	movs	r1, #1
 8013938:	6878      	ldr	r0, [r7, #4]
 801393a:	f000 faaf 	bl	8013e9c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */
      break;
 801393e:	e008      	b.n	8013952 <USBH_Process+0x42a>

    case HOST_ABORT_STATE:
    default :
      break;
 8013940:	bf00      	nop
 8013942:	e006      	b.n	8013952 <USBH_Process+0x42a>
      break;
 8013944:	bf00      	nop
 8013946:	e004      	b.n	8013952 <USBH_Process+0x42a>
      break;
 8013948:	bf00      	nop
 801394a:	e002      	b.n	8013952 <USBH_Process+0x42a>
    break;
 801394c:	bf00      	nop
 801394e:	e000      	b.n	8013952 <USBH_Process+0x42a>
      break;
 8013950:	bf00      	nop
  }
  return USBH_OK;
 8013952:	2300      	movs	r3, #0
}
 8013954:	4618      	mov	r0, r3
 8013956:	3710      	adds	r7, #16
 8013958:	46bd      	mov	sp, r7
 801395a:	bd80      	pop	{r7, pc}

0801395c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 801395c:	b580      	push	{r7, lr}
 801395e:	b088      	sub	sp, #32
 8013960:	af04      	add	r7, sp, #16
 8013962:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8013964:	2301      	movs	r3, #1
 8013966:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8013968:	2301      	movs	r3, #1
 801396a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 801396c:	687b      	ldr	r3, [r7, #4]
 801396e:	785b      	ldrb	r3, [r3, #1]
 8013970:	2b07      	cmp	r3, #7
 8013972:	f200 81db 	bhi.w	8013d2c <USBH_HandleEnum+0x3d0>
 8013976:	a201      	add	r2, pc, #4	@ (adr r2, 801397c <USBH_HandleEnum+0x20>)
 8013978:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801397c:	0801399d 	.word	0x0801399d
 8013980:	08013a57 	.word	0x08013a57
 8013984:	08013ac1 	.word	0x08013ac1
 8013988:	08013b4b 	.word	0x08013b4b
 801398c:	08013bb5 	.word	0x08013bb5
 8013990:	08013c25 	.word	0x08013c25
 8013994:	08013c8f 	.word	0x08013c8f
 8013998:	08013ced 	.word	0x08013ced
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 801399c:	2108      	movs	r1, #8
 801399e:	6878      	ldr	r0, [r7, #4]
 80139a0:	f000 fac7 	bl	8013f32 <USBH_Get_DevDesc>
 80139a4:	4603      	mov	r3, r0
 80139a6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80139a8:	7bbb      	ldrb	r3, [r7, #14]
 80139aa:	2b00      	cmp	r3, #0
 80139ac:	d12e      	bne.n	8013a0c <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80139ae:	687b      	ldr	r3, [r7, #4]
 80139b0:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 80139b4:	687b      	ldr	r3, [r7, #4]
 80139b6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80139b8:	687b      	ldr	r3, [r7, #4]
 80139ba:	2201      	movs	r2, #1
 80139bc:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	7919      	ldrb	r1, [r3, #4]
 80139c2:	687b      	ldr	r3, [r7, #4]
 80139c4:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80139c8:	687b      	ldr	r3, [r7, #4]
 80139ca:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80139ce:	687a      	ldr	r2, [r7, #4]
 80139d0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80139d2:	9202      	str	r2, [sp, #8]
 80139d4:	2200      	movs	r2, #0
 80139d6:	9201      	str	r2, [sp, #4]
 80139d8:	9300      	str	r3, [sp, #0]
 80139da:	4603      	mov	r3, r0
 80139dc:	2280      	movs	r2, #128	@ 0x80
 80139de:	6878      	ldr	r0, [r7, #4]
 80139e0:	f001 f9c0 	bl	8014d64 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80139e4:	687b      	ldr	r3, [r7, #4]
 80139e6:	7959      	ldrb	r1, [r3, #5]
 80139e8:	687b      	ldr	r3, [r7, #4]
 80139ea:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 80139ee:	687b      	ldr	r3, [r7, #4]
 80139f0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80139f4:	687a      	ldr	r2, [r7, #4]
 80139f6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80139f8:	9202      	str	r2, [sp, #8]
 80139fa:	2200      	movs	r2, #0
 80139fc:	9201      	str	r2, [sp, #4]
 80139fe:	9300      	str	r3, [sp, #0]
 8013a00:	4603      	mov	r3, r0
 8013a02:	2200      	movs	r2, #0
 8013a04:	6878      	ldr	r0, [r7, #4]
 8013a06:	f001 f9ad 	bl	8014d64 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8013a0a:	e191      	b.n	8013d30 <USBH_HandleEnum+0x3d4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013a0c:	7bbb      	ldrb	r3, [r7, #14]
 8013a0e:	2b03      	cmp	r3, #3
 8013a10:	f040 818e 	bne.w	8013d30 <USBH_HandleEnum+0x3d4>
        phost->device.EnumCnt++;
 8013a14:	687b      	ldr	r3, [r7, #4]
 8013a16:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013a1a:	3301      	adds	r3, #1
 8013a1c:	b2da      	uxtb	r2, r3
 8013a1e:	687b      	ldr	r3, [r7, #4]
 8013a20:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8013a24:	687b      	ldr	r3, [r7, #4]
 8013a26:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013a2a:	2b03      	cmp	r3, #3
 8013a2c:	d903      	bls.n	8013a36 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 8013a2e:	687b      	ldr	r3, [r7, #4]
 8013a30:	220d      	movs	r2, #13
 8013a32:	701a      	strb	r2, [r3, #0]
      break;
 8013a34:	e17c      	b.n	8013d30 <USBH_HandleEnum+0x3d4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013a36:	687b      	ldr	r3, [r7, #4]
 8013a38:	795b      	ldrb	r3, [r3, #5]
 8013a3a:	4619      	mov	r1, r3
 8013a3c:	6878      	ldr	r0, [r7, #4]
 8013a3e:	f001 f9e1 	bl	8014e04 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013a42:	687b      	ldr	r3, [r7, #4]
 8013a44:	791b      	ldrb	r3, [r3, #4]
 8013a46:	4619      	mov	r1, r3
 8013a48:	6878      	ldr	r0, [r7, #4]
 8013a4a:	f001 f9db 	bl	8014e04 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8013a4e:	687b      	ldr	r3, [r7, #4]
 8013a50:	2200      	movs	r2, #0
 8013a52:	701a      	strb	r2, [r3, #0]
      break;
 8013a54:	e16c      	b.n	8013d30 <USBH_HandleEnum+0x3d4>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8013a56:	2112      	movs	r1, #18
 8013a58:	6878      	ldr	r0, [r7, #4]
 8013a5a:	f000 fa6a 	bl	8013f32 <USBH_Get_DevDesc>
 8013a5e:	4603      	mov	r3, r0
 8013a60:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8013a62:	7bbb      	ldrb	r3, [r7, #14]
 8013a64:	2b00      	cmp	r3, #0
 8013a66:	d103      	bne.n	8013a70 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8013a68:	687b      	ldr	r3, [r7, #4]
 8013a6a:	2202      	movs	r2, #2
 8013a6c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8013a6e:	e161      	b.n	8013d34 <USBH_HandleEnum+0x3d8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013a70:	7bbb      	ldrb	r3, [r7, #14]
 8013a72:	2b03      	cmp	r3, #3
 8013a74:	f040 815e 	bne.w	8013d34 <USBH_HandleEnum+0x3d8>
        phost->device.EnumCnt++;
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013a7e:	3301      	adds	r3, #1
 8013a80:	b2da      	uxtb	r2, r3
 8013a82:	687b      	ldr	r3, [r7, #4]
 8013a84:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8013a88:	687b      	ldr	r3, [r7, #4]
 8013a8a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013a8e:	2b03      	cmp	r3, #3
 8013a90:	d903      	bls.n	8013a9a <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 8013a92:	687b      	ldr	r3, [r7, #4]
 8013a94:	220d      	movs	r2, #13
 8013a96:	701a      	strb	r2, [r3, #0]
      break;
 8013a98:	e14c      	b.n	8013d34 <USBH_HandleEnum+0x3d8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013a9a:	687b      	ldr	r3, [r7, #4]
 8013a9c:	795b      	ldrb	r3, [r3, #5]
 8013a9e:	4619      	mov	r1, r3
 8013aa0:	6878      	ldr	r0, [r7, #4]
 8013aa2:	f001 f9af 	bl	8014e04 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013aa6:	687b      	ldr	r3, [r7, #4]
 8013aa8:	791b      	ldrb	r3, [r3, #4]
 8013aaa:	4619      	mov	r1, r3
 8013aac:	6878      	ldr	r0, [r7, #4]
 8013aae:	f001 f9a9 	bl	8014e04 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8013ab2:	687b      	ldr	r3, [r7, #4]
 8013ab4:	2200      	movs	r2, #0
 8013ab6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8013ab8:	687b      	ldr	r3, [r7, #4]
 8013aba:	2200      	movs	r2, #0
 8013abc:	701a      	strb	r2, [r3, #0]
      break;
 8013abe:	e139      	b.n	8013d34 <USBH_HandleEnum+0x3d8>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8013ac0:	2101      	movs	r1, #1
 8013ac2:	6878      	ldr	r0, [r7, #4]
 8013ac4:	f000 faf4 	bl	80140b0 <USBH_SetAddress>
 8013ac8:	4603      	mov	r3, r0
 8013aca:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8013acc:	7bbb      	ldrb	r3, [r7, #14]
 8013ace:	2b00      	cmp	r3, #0
 8013ad0:	d130      	bne.n	8013b34 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 8013ad2:	2002      	movs	r0, #2
 8013ad4:	f004 f861 	bl	8017b9a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8013ad8:	687b      	ldr	r3, [r7, #4]
 8013ada:	2201      	movs	r2, #1
 8013adc:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8013ae0:	687b      	ldr	r3, [r7, #4]
 8013ae2:	2203      	movs	r2, #3
 8013ae4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	7919      	ldrb	r1, [r3, #4]
 8013aea:	687b      	ldr	r3, [r7, #4]
 8013aec:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013af0:	687b      	ldr	r3, [r7, #4]
 8013af2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8013af6:	687a      	ldr	r2, [r7, #4]
 8013af8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8013afa:	9202      	str	r2, [sp, #8]
 8013afc:	2200      	movs	r2, #0
 8013afe:	9201      	str	r2, [sp, #4]
 8013b00:	9300      	str	r3, [sp, #0]
 8013b02:	4603      	mov	r3, r0
 8013b04:	2280      	movs	r2, #128	@ 0x80
 8013b06:	6878      	ldr	r0, [r7, #4]
 8013b08:	f001 f92c 	bl	8014d64 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8013b0c:	687b      	ldr	r3, [r7, #4]
 8013b0e:	7959      	ldrb	r1, [r3, #5]
 8013b10:	687b      	ldr	r3, [r7, #4]
 8013b12:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 8013b16:	687b      	ldr	r3, [r7, #4]
 8013b18:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8013b1c:	687a      	ldr	r2, [r7, #4]
 8013b1e:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8013b20:	9202      	str	r2, [sp, #8]
 8013b22:	2200      	movs	r2, #0
 8013b24:	9201      	str	r2, [sp, #4]
 8013b26:	9300      	str	r3, [sp, #0]
 8013b28:	4603      	mov	r3, r0
 8013b2a:	2200      	movs	r2, #0
 8013b2c:	6878      	ldr	r0, [r7, #4]
 8013b2e:	f001 f919 	bl	8014d64 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8013b32:	e101      	b.n	8013d38 <USBH_HandleEnum+0x3dc>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013b34:	7bbb      	ldrb	r3, [r7, #14]
 8013b36:	2b03      	cmp	r3, #3
 8013b38:	f040 80fe 	bne.w	8013d38 <USBH_HandleEnum+0x3dc>
        phost->gState = HOST_ABORT_STATE;
 8013b3c:	687b      	ldr	r3, [r7, #4]
 8013b3e:	220d      	movs	r2, #13
 8013b40:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 8013b42:	687b      	ldr	r3, [r7, #4]
 8013b44:	2200      	movs	r2, #0
 8013b46:	705a      	strb	r2, [r3, #1]
      break;
 8013b48:	e0f6      	b.n	8013d38 <USBH_HandleEnum+0x3dc>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8013b4a:	2109      	movs	r1, #9
 8013b4c:	6878      	ldr	r0, [r7, #4]
 8013b4e:	f000 fa1c 	bl	8013f8a <USBH_Get_CfgDesc>
 8013b52:	4603      	mov	r3, r0
 8013b54:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8013b56:	7bbb      	ldrb	r3, [r7, #14]
 8013b58:	2b00      	cmp	r3, #0
 8013b5a:	d103      	bne.n	8013b64 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8013b5c:	687b      	ldr	r3, [r7, #4]
 8013b5e:	2204      	movs	r2, #4
 8013b60:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8013b62:	e0eb      	b.n	8013d3c <USBH_HandleEnum+0x3e0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013b64:	7bbb      	ldrb	r3, [r7, #14]
 8013b66:	2b03      	cmp	r3, #3
 8013b68:	f040 80e8 	bne.w	8013d3c <USBH_HandleEnum+0x3e0>
        phost->device.EnumCnt++;
 8013b6c:	687b      	ldr	r3, [r7, #4]
 8013b6e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013b72:	3301      	adds	r3, #1
 8013b74:	b2da      	uxtb	r2, r3
 8013b76:	687b      	ldr	r3, [r7, #4]
 8013b78:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8013b7c:	687b      	ldr	r3, [r7, #4]
 8013b7e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013b82:	2b03      	cmp	r3, #3
 8013b84:	d903      	bls.n	8013b8e <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 8013b86:	687b      	ldr	r3, [r7, #4]
 8013b88:	220d      	movs	r2, #13
 8013b8a:	701a      	strb	r2, [r3, #0]
      break;
 8013b8c:	e0d6      	b.n	8013d3c <USBH_HandleEnum+0x3e0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013b8e:	687b      	ldr	r3, [r7, #4]
 8013b90:	795b      	ldrb	r3, [r3, #5]
 8013b92:	4619      	mov	r1, r3
 8013b94:	6878      	ldr	r0, [r7, #4]
 8013b96:	f001 f935 	bl	8014e04 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013b9a:	687b      	ldr	r3, [r7, #4]
 8013b9c:	791b      	ldrb	r3, [r3, #4]
 8013b9e:	4619      	mov	r1, r3
 8013ba0:	6878      	ldr	r0, [r7, #4]
 8013ba2:	f001 f92f 	bl	8014e04 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8013ba6:	687b      	ldr	r3, [r7, #4]
 8013ba8:	2200      	movs	r2, #0
 8013baa:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8013bac:	687b      	ldr	r3, [r7, #4]
 8013bae:	2200      	movs	r2, #0
 8013bb0:	701a      	strb	r2, [r3, #0]
      break;
 8013bb2:	e0c3      	b.n	8013d3c <USBH_HandleEnum+0x3e0>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 8013bb4:	687b      	ldr	r3, [r7, #4]
 8013bb6:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 8013bba:	4619      	mov	r1, r3
 8013bbc:	6878      	ldr	r0, [r7, #4]
 8013bbe:	f000 f9e4 	bl	8013f8a <USBH_Get_CfgDesc>
 8013bc2:	4603      	mov	r3, r0
 8013bc4:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8013bc6:	7bbb      	ldrb	r3, [r7, #14]
 8013bc8:	2b00      	cmp	r3, #0
 8013bca:	d103      	bne.n	8013bd4 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 8013bcc:	687b      	ldr	r3, [r7, #4]
 8013bce:	2205      	movs	r2, #5
 8013bd0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8013bd2:	e0b5      	b.n	8013d40 <USBH_HandleEnum+0x3e4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013bd4:	7bbb      	ldrb	r3, [r7, #14]
 8013bd6:	2b03      	cmp	r3, #3
 8013bd8:	f040 80b2 	bne.w	8013d40 <USBH_HandleEnum+0x3e4>
        phost->device.EnumCnt++;
 8013bdc:	687b      	ldr	r3, [r7, #4]
 8013bde:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013be2:	3301      	adds	r3, #1
 8013be4:	b2da      	uxtb	r2, r3
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 8013bec:	687b      	ldr	r3, [r7, #4]
 8013bee:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 8013bf2:	2b03      	cmp	r3, #3
 8013bf4:	d903      	bls.n	8013bfe <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 8013bf6:	687b      	ldr	r3, [r7, #4]
 8013bf8:	220d      	movs	r2, #13
 8013bfa:	701a      	strb	r2, [r3, #0]
      break;
 8013bfc:	e0a0      	b.n	8013d40 <USBH_HandleEnum+0x3e4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013bfe:	687b      	ldr	r3, [r7, #4]
 8013c00:	795b      	ldrb	r3, [r3, #5]
 8013c02:	4619      	mov	r1, r3
 8013c04:	6878      	ldr	r0, [r7, #4]
 8013c06:	f001 f8fd 	bl	8014e04 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	791b      	ldrb	r3, [r3, #4]
 8013c0e:	4619      	mov	r1, r3
 8013c10:	6878      	ldr	r0, [r7, #4]
 8013c12:	f001 f8f7 	bl	8014e04 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8013c16:	687b      	ldr	r3, [r7, #4]
 8013c18:	2200      	movs	r2, #0
 8013c1a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8013c1c:	687b      	ldr	r3, [r7, #4]
 8013c1e:	2200      	movs	r2, #0
 8013c20:	701a      	strb	r2, [r3, #0]
      break;
 8013c22:	e08d      	b.n	8013d40 <USBH_HandleEnum+0x3e4>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8013c24:	687b      	ldr	r3, [r7, #4]
 8013c26:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 8013c2a:	2b00      	cmp	r3, #0
 8013c2c:	d025      	beq.n	8013c7a <USBH_HandleEnum+0x31e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8013c2e:	687b      	ldr	r3, [r7, #4]
 8013c30:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 8013c34:	687b      	ldr	r3, [r7, #4]
 8013c36:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8013c3a:	23ff      	movs	r3, #255	@ 0xff
 8013c3c:	6878      	ldr	r0, [r7, #4]
 8013c3e:	f000 f9ce 	bl	8013fde <USBH_Get_StringDesc>
 8013c42:	4603      	mov	r3, r0
 8013c44:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8013c46:	7bbb      	ldrb	r3, [r7, #14]
 8013c48:	2b00      	cmp	r3, #0
 8013c4a:	d109      	bne.n	8013c60 <USBH_HandleEnum+0x304>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8013c4c:	687b      	ldr	r3, [r7, #4]
 8013c4e:	2206      	movs	r2, #6
 8013c50:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013c52:	2300      	movs	r3, #0
 8013c54:	2200      	movs	r2, #0
 8013c56:	2105      	movs	r1, #5
 8013c58:	6878      	ldr	r0, [r7, #4]
 8013c5a:	f000 f91f 	bl	8013e9c <USBH_OS_PutMessage>

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013c5e:	e071      	b.n	8013d44 <USBH_HandleEnum+0x3e8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013c60:	7bbb      	ldrb	r3, [r7, #14]
 8013c62:	2b03      	cmp	r3, #3
 8013c64:	d16e      	bne.n	8013d44 <USBH_HandleEnum+0x3e8>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8013c66:	687b      	ldr	r3, [r7, #4]
 8013c68:	2206      	movs	r2, #6
 8013c6a:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013c6c:	2300      	movs	r3, #0
 8013c6e:	2200      	movs	r2, #0
 8013c70:	2105      	movs	r1, #5
 8013c72:	6878      	ldr	r0, [r7, #4]
 8013c74:	f000 f912 	bl	8013e9c <USBH_OS_PutMessage>
      break;
 8013c78:	e064      	b.n	8013d44 <USBH_HandleEnum+0x3e8>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8013c7a:	687b      	ldr	r3, [r7, #4]
 8013c7c:	2206      	movs	r2, #6
 8013c7e:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013c80:	2300      	movs	r3, #0
 8013c82:	2200      	movs	r2, #0
 8013c84:	2105      	movs	r1, #5
 8013c86:	6878      	ldr	r0, [r7, #4]
 8013c88:	f000 f908 	bl	8013e9c <USBH_OS_PutMessage>
      break;
 8013c8c:	e05a      	b.n	8013d44 <USBH_HandleEnum+0x3e8>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8013c8e:	687b      	ldr	r3, [r7, #4]
 8013c90:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 8013c94:	2b00      	cmp	r3, #0
 8013c96:	d01f      	beq.n	8013cd8 <USBH_HandleEnum+0x37c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8013c98:	687b      	ldr	r3, [r7, #4]
 8013c9a:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8013ca4:	23ff      	movs	r3, #255	@ 0xff
 8013ca6:	6878      	ldr	r0, [r7, #4]
 8013ca8:	f000 f999 	bl	8013fde <USBH_Get_StringDesc>
 8013cac:	4603      	mov	r3, r0
 8013cae:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8013cb0:	7bbb      	ldrb	r3, [r7, #14]
 8013cb2:	2b00      	cmp	r3, #0
 8013cb4:	d103      	bne.n	8013cbe <USBH_HandleEnum+0x362>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8013cb6:	687b      	ldr	r3, [r7, #4]
 8013cb8:	2207      	movs	r2, #7
 8013cba:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 8013cbc:	e044      	b.n	8013d48 <USBH_HandleEnum+0x3ec>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013cbe:	7bbb      	ldrb	r3, [r7, #14]
 8013cc0:	2b03      	cmp	r3, #3
 8013cc2:	d141      	bne.n	8013d48 <USBH_HandleEnum+0x3ec>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8013cc4:	687b      	ldr	r3, [r7, #4]
 8013cc6:	2207      	movs	r2, #7
 8013cc8:	705a      	strb	r2, [r3, #1]
          USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013cca:	2300      	movs	r3, #0
 8013ccc:	2200      	movs	r2, #0
 8013cce:	2105      	movs	r1, #5
 8013cd0:	6878      	ldr	r0, [r7, #4]
 8013cd2:	f000 f8e3 	bl	8013e9c <USBH_OS_PutMessage>
      break;
 8013cd6:	e037      	b.n	8013d48 <USBH_HandleEnum+0x3ec>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8013cd8:	687b      	ldr	r3, [r7, #4]
 8013cda:	2207      	movs	r2, #7
 8013cdc:	705a      	strb	r2, [r3, #1]
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
 8013cde:	2300      	movs	r3, #0
 8013ce0:	2200      	movs	r2, #0
 8013ce2:	2105      	movs	r1, #5
 8013ce4:	6878      	ldr	r0, [r7, #4]
 8013ce6:	f000 f8d9 	bl	8013e9c <USBH_OS_PutMessage>
      break;
 8013cea:	e02d      	b.n	8013d48 <USBH_HandleEnum+0x3ec>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 8013cec:	687b      	ldr	r3, [r7, #4]
 8013cee:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 8013cf2:	2b00      	cmp	r3, #0
 8013cf4:	d017      	beq.n	8013d26 <USBH_HandleEnum+0x3ca>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 8013d02:	23ff      	movs	r3, #255	@ 0xff
 8013d04:	6878      	ldr	r0, [r7, #4]
 8013d06:	f000 f96a 	bl	8013fde <USBH_Get_StringDesc>
 8013d0a:	4603      	mov	r3, r0
 8013d0c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8013d0e:	7bbb      	ldrb	r3, [r7, #14]
 8013d10:	2b00      	cmp	r3, #0
 8013d12:	d102      	bne.n	8013d1a <USBH_HandleEnum+0x3be>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8013d14:	2300      	movs	r3, #0
 8013d16:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8013d18:	e018      	b.n	8013d4c <USBH_HandleEnum+0x3f0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8013d1a:	7bbb      	ldrb	r3, [r7, #14]
 8013d1c:	2b03      	cmp	r3, #3
 8013d1e:	d115      	bne.n	8013d4c <USBH_HandleEnum+0x3f0>
          Status = USBH_OK;
 8013d20:	2300      	movs	r3, #0
 8013d22:	73fb      	strb	r3, [r7, #15]
      break;
 8013d24:	e012      	b.n	8013d4c <USBH_HandleEnum+0x3f0>
        Status = USBH_OK;
 8013d26:	2300      	movs	r3, #0
 8013d28:	73fb      	strb	r3, [r7, #15]
      break;
 8013d2a:	e00f      	b.n	8013d4c <USBH_HandleEnum+0x3f0>

    default:
      break;
 8013d2c:	bf00      	nop
 8013d2e:	e00e      	b.n	8013d4e <USBH_HandleEnum+0x3f2>
      break;
 8013d30:	bf00      	nop
 8013d32:	e00c      	b.n	8013d4e <USBH_HandleEnum+0x3f2>
      break;
 8013d34:	bf00      	nop
 8013d36:	e00a      	b.n	8013d4e <USBH_HandleEnum+0x3f2>
      break;
 8013d38:	bf00      	nop
 8013d3a:	e008      	b.n	8013d4e <USBH_HandleEnum+0x3f2>
      break;
 8013d3c:	bf00      	nop
 8013d3e:	e006      	b.n	8013d4e <USBH_HandleEnum+0x3f2>
      break;
 8013d40:	bf00      	nop
 8013d42:	e004      	b.n	8013d4e <USBH_HandleEnum+0x3f2>
      break;
 8013d44:	bf00      	nop
 8013d46:	e002      	b.n	8013d4e <USBH_HandleEnum+0x3f2>
      break;
 8013d48:	bf00      	nop
 8013d4a:	e000      	b.n	8013d4e <USBH_HandleEnum+0x3f2>
      break;
 8013d4c:	bf00      	nop
  }
  return Status;
 8013d4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8013d50:	4618      	mov	r0, r3
 8013d52:	3710      	adds	r7, #16
 8013d54:	46bd      	mov	sp, r7
 8013d56:	bd80      	pop	{r7, pc}

08013d58 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8013d58:	b480      	push	{r7}
 8013d5a:	b083      	sub	sp, #12
 8013d5c:	af00      	add	r7, sp, #0
 8013d5e:	6078      	str	r0, [r7, #4]
 8013d60:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8013d62:	687b      	ldr	r3, [r7, #4]
 8013d64:	683a      	ldr	r2, [r7, #0]
 8013d66:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 8013d6a:	bf00      	nop
 8013d6c:	370c      	adds	r7, #12
 8013d6e:	46bd      	mov	sp, r7
 8013d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013d74:	4770      	bx	lr

08013d76 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8013d76:	b580      	push	{r7, lr}
 8013d78:	b082      	sub	sp, #8
 8013d7a:	af00      	add	r7, sp, #0
 8013d7c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 8013d7e:	687b      	ldr	r3, [r7, #4]
 8013d80:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8013d84:	1c5a      	adds	r2, r3, #1
 8013d86:	687b      	ldr	r3, [r7, #4]
 8013d88:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 8013d8c:	6878      	ldr	r0, [r7, #4]
 8013d8e:	f000 f804 	bl	8013d9a <USBH_HandleSof>
}
 8013d92:	bf00      	nop
 8013d94:	3708      	adds	r7, #8
 8013d96:	46bd      	mov	sp, r7
 8013d98:	bd80      	pop	{r7, pc}

08013d9a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8013d9a:	b580      	push	{r7, lr}
 8013d9c:	b082      	sub	sp, #8
 8013d9e:	af00      	add	r7, sp, #0
 8013da0:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8013da2:	687b      	ldr	r3, [r7, #4]
 8013da4:	781b      	ldrb	r3, [r3, #0]
 8013da6:	b2db      	uxtb	r3, r3
 8013da8:	2b0b      	cmp	r3, #11
 8013daa:	d10a      	bne.n	8013dc2 <USBH_HandleSof+0x28>
 8013dac:	687b      	ldr	r3, [r7, #4]
 8013dae:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013db2:	2b00      	cmp	r3, #0
 8013db4:	d005      	beq.n	8013dc2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8013db6:	687b      	ldr	r3, [r7, #4]
 8013db8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8013dbc:	699b      	ldr	r3, [r3, #24]
 8013dbe:	6878      	ldr	r0, [r7, #4]
 8013dc0:	4798      	blx	r3
  }
}
 8013dc2:	bf00      	nop
 8013dc4:	3708      	adds	r7, #8
 8013dc6:	46bd      	mov	sp, r7
 8013dc8:	bd80      	pop	{r7, pc}

08013dca <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8013dca:	b580      	push	{r7, lr}
 8013dcc:	b082      	sub	sp, #8
 8013dce:	af00      	add	r7, sp, #0
 8013dd0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	2201      	movs	r2, #1
 8013dd6:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013dda:	2300      	movs	r3, #0
 8013ddc:	2200      	movs	r2, #0
 8013dde:	2101      	movs	r1, #1
 8013de0:	6878      	ldr	r0, [r7, #4]
 8013de2:	f000 f85b 	bl	8013e9c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return;
 8013de6:	bf00      	nop
}
 8013de8:	3708      	adds	r7, #8
 8013dea:	46bd      	mov	sp, r7
 8013dec:	bd80      	pop	{r7, pc}

08013dee <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 8013dee:	b480      	push	{r7}
 8013df0:	b083      	sub	sp, #12
 8013df2:	af00      	add	r7, sp, #0
 8013df4:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 8013df6:	687b      	ldr	r3, [r7, #4]
 8013df8:	2200      	movs	r2, #0
 8013dfa:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 8013dfe:	687b      	ldr	r3, [r7, #4]
 8013e00:	2201      	movs	r2, #1
 8013e02:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 8013e06:	bf00      	nop
}
 8013e08:	370c      	adds	r7, #12
 8013e0a:	46bd      	mov	sp, r7
 8013e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e10:	4770      	bx	lr

08013e12 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 8013e12:	b580      	push	{r7, lr}
 8013e14:	b082      	sub	sp, #8
 8013e16:	af00      	add	r7, sp, #0
 8013e18:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 8013e1a:	687b      	ldr	r3, [r7, #4]
 8013e1c:	2201      	movs	r2, #1
 8013e1e:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 8013e22:	687b      	ldr	r3, [r7, #4]
 8013e24:	2200      	movs	r2, #0
 8013e26:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 8013e2a:	687b      	ldr	r3, [r7, #4]
 8013e2c:	2200      	movs	r2, #0
 8013e2e:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013e32:	2300      	movs	r3, #0
 8013e34:	2200      	movs	r2, #0
 8013e36:	2101      	movs	r1, #1
 8013e38:	6878      	ldr	r0, [r7, #4]
 8013e3a:	f000 f82f 	bl	8013e9c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8013e3e:	2300      	movs	r3, #0
}
 8013e40:	4618      	mov	r0, r3
 8013e42:	3708      	adds	r7, #8
 8013e44:	46bd      	mov	sp, r7
 8013e46:	bd80      	pop	{r7, pc}

08013e48 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8013e48:	b580      	push	{r7, lr}
 8013e4a:	b082      	sub	sp, #8
 8013e4c:	af00      	add	r7, sp, #0
 8013e4e:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8013e50:	687b      	ldr	r3, [r7, #4]
 8013e52:	2201      	movs	r2, #1
 8013e54:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 8013e58:	687b      	ldr	r3, [r7, #4]
 8013e5a:	2200      	movs	r2, #0
 8013e5c:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	2200      	movs	r2, #0
 8013e64:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8013e68:	6878      	ldr	r0, [r7, #4]
 8013e6a:	f003 fd5c 	bl	8017926 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8013e6e:	687b      	ldr	r3, [r7, #4]
 8013e70:	791b      	ldrb	r3, [r3, #4]
 8013e72:	4619      	mov	r1, r3
 8013e74:	6878      	ldr	r0, [r7, #4]
 8013e76:	f000 ffc5 	bl	8014e04 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8013e7a:	687b      	ldr	r3, [r7, #4]
 8013e7c:	795b      	ldrb	r3, [r3, #5]
 8013e7e:	4619      	mov	r1, r3
 8013e80:	6878      	ldr	r0, [r7, #4]
 8013e82:	f000 ffbf 	bl	8014e04 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013e86:	2300      	movs	r3, #0
 8013e88:	2200      	movs	r2, #0
 8013e8a:	2101      	movs	r1, #1
 8013e8c:	6878      	ldr	r0, [r7, #4]
 8013e8e:	f000 f805 	bl	8013e9c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8013e92:	2300      	movs	r3, #0
}
 8013e94:	4618      	mov	r0, r3
 8013e96:	3708      	adds	r7, #8
 8013e98:	46bd      	mov	sp, r7
 8013e9a:	bd80      	pop	{r7, pc}

08013e9c <USBH_OS_PutMessage>:
  * @param  timeout message event timeout
  * @param  priority message event priority
  * @retval None
  */
void USBH_OS_PutMessage(USBH_HandleTypeDef *phost, USBH_OSEventTypeDef message, uint32_t timeout, uint32_t priority)
{
 8013e9c:	b580      	push	{r7, lr}
 8013e9e:	b086      	sub	sp, #24
 8013ea0:	af00      	add	r7, sp, #0
 8013ea2:	60f8      	str	r0, [r7, #12]
 8013ea4:	607a      	str	r2, [r7, #4]
 8013ea6:	603b      	str	r3, [r7, #0]
 8013ea8:	460b      	mov	r3, r1
 8013eaa:	72fb      	strb	r3, [r7, #11]
  phost->os_msg = (uint32_t)message;
 8013eac:	7afa      	ldrb	r2, [r7, #11]
 8013eae:	68fb      	ldr	r3, [r7, #12]
 8013eb0:	f8c3 23e0 	str.w	r2, [r3, #992]	@ 0x3e0

#if (osCMSIS < 0x20000U)
  UNUSED(priority);

  /* Calculate the number of available spaces */
  uint32_t available_spaces = MSGQUEUE_OBJECTS - osMessageWaiting(phost->os_event);
 8013eb4:	68fb      	ldr	r3, [r7, #12]
 8013eb6:	f8d3 33d8 	ldr.w	r3, [r3, #984]	@ 0x3d8
 8013eba:	4618      	mov	r0, r3
 8013ebc:	f001 f9c8 	bl	8015250 <osMessageWaiting>
 8013ec0:	4603      	mov	r3, r0
 8013ec2:	f1c3 0310 	rsb	r3, r3, #16
 8013ec6:	617b      	str	r3, [r7, #20]

  if (available_spaces != 0U)
 8013ec8:	697b      	ldr	r3, [r7, #20]
 8013eca:	2b00      	cmp	r3, #0
 8013ecc:	d009      	beq.n	8013ee2 <USBH_OS_PutMessage+0x46>
  {
    (void)osMessagePut(phost->os_event, phost->os_msg, timeout);
 8013ece:	68fb      	ldr	r3, [r7, #12]
 8013ed0:	f8d3 03d8 	ldr.w	r0, [r3, #984]	@ 0x3d8
 8013ed4:	68fb      	ldr	r3, [r7, #12]
 8013ed6:	f8d3 33e0 	ldr.w	r3, [r3, #992]	@ 0x3e0
 8013eda:	687a      	ldr	r2, [r7, #4]
 8013edc:	4619      	mov	r1, r3
 8013ede:	f001 f903 	bl	80150e8 <osMessagePut>
  if (osMessageQueueGetSpace(phost->os_event) != 0U)
  {
    (void)osMessageQueuePut(phost->os_event, &phost->os_msg, priority, timeout);
  }
#endif /* (osCMSIS < 0x20000U) */
}
 8013ee2:	bf00      	nop
 8013ee4:	3718      	adds	r7, #24
 8013ee6:	46bd      	mov	sp, r7
 8013ee8:	bd80      	pop	{r7, pc}

08013eea <USBH_Process_OS>:
  * @param  pvParameters not used
  * @retval None
  */
#if (osCMSIS < 0x20000U)
static void USBH_Process_OS(void const *argument)
{
 8013eea:	b580      	push	{r7, lr}
 8013eec:	b086      	sub	sp, #24
 8013eee:	af00      	add	r7, sp, #0
 8013ef0:	6078      	str	r0, [r7, #4]
  osEvent event;

  for (;;)
  {
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	f8d3 13d8 	ldr.w	r1, [r3, #984]	@ 0x3d8
 8013ef8:	f107 030c 	add.w	r3, r7, #12
 8013efc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013f00:	4618      	mov	r0, r3
 8013f02:	f001 f931 	bl	8015168 <osMessageGet>
    if (event.status == osEventMessage)
 8013f06:	68fb      	ldr	r3, [r7, #12]
 8013f08:	2b10      	cmp	r3, #16
 8013f0a:	d1f2      	bne.n	8013ef2 <USBH_Process_OS+0x8>
    {
      USBH_Process((USBH_HandleTypeDef *)argument);
 8013f0c:	6878      	ldr	r0, [r7, #4]
 8013f0e:	f7ff fb0b 	bl	8013528 <USBH_Process>
    event = osMessageGet(((USBH_HandleTypeDef *)argument)->os_event, osWaitForever);
 8013f12:	e7ee      	b.n	8013ef2 <USBH_Process_OS+0x8>

08013f14 <USBH_LL_NotifyURBChange>:
  *         Notify URB state Change
  * @param  phost: Host handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_LL_NotifyURBChange(USBH_HandleTypeDef *phost)
{
 8013f14:	b580      	push	{r7, lr}
 8013f16:	b082      	sub	sp, #8
 8013f18:	af00      	add	r7, sp, #0
 8013f1a:	6078      	str	r0, [r7, #4]
#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
 8013f1c:	2300      	movs	r3, #0
 8013f1e:	2200      	movs	r2, #0
 8013f20:	2101      	movs	r1, #1
 8013f22:	6878      	ldr	r0, [r7, #4]
 8013f24:	f7ff ffba 	bl	8013e9c <USBH_OS_PutMessage>
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 8013f28:	2300      	movs	r3, #0
}
 8013f2a:	4618      	mov	r0, r3
 8013f2c:	3708      	adds	r7, #8
 8013f2e:	46bd      	mov	sp, r7
 8013f30:	bd80      	pop	{r7, pc}

08013f32 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8013f32:	b580      	push	{r7, lr}
 8013f34:	b086      	sub	sp, #24
 8013f36:	af02      	add	r7, sp, #8
 8013f38:	6078      	str	r0, [r7, #4]
 8013f3a:	460b      	mov	r3, r1
 8013f3c:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8013f3e:	887b      	ldrh	r3, [r7, #2]
 8013f40:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013f44:	d901      	bls.n	8013f4a <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8013f46:	2303      	movs	r3, #3
 8013f48:	e01b      	b.n	8013f82 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8013f4a:	687b      	ldr	r3, [r7, #4]
 8013f4c:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8013f50:	887b      	ldrh	r3, [r7, #2]
 8013f52:	9300      	str	r3, [sp, #0]
 8013f54:	4613      	mov	r3, r2
 8013f56:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013f5a:	2100      	movs	r1, #0
 8013f5c:	6878      	ldr	r0, [r7, #4]
 8013f5e:	f000 f872 	bl	8014046 <USBH_GetDescriptor>
 8013f62:	4603      	mov	r3, r0
 8013f64:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8013f66:	7bfb      	ldrb	r3, [r7, #15]
 8013f68:	2b00      	cmp	r3, #0
 8013f6a:	d109      	bne.n	8013f80 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 8013f6c:	687b      	ldr	r3, [r7, #4]
 8013f6e:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8013f72:	887a      	ldrh	r2, [r7, #2]
 8013f74:	4619      	mov	r1, r3
 8013f76:	6878      	ldr	r0, [r7, #4]
 8013f78:	f000 f92a 	bl	80141d0 <USBH_ParseDevDesc>
 8013f7c:	4603      	mov	r3, r0
 8013f7e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8013f80:	7bfb      	ldrb	r3, [r7, #15]
}
 8013f82:	4618      	mov	r0, r3
 8013f84:	3710      	adds	r7, #16
 8013f86:	46bd      	mov	sp, r7
 8013f88:	bd80      	pop	{r7, pc}

08013f8a <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8013f8a:	b580      	push	{r7, lr}
 8013f8c:	b086      	sub	sp, #24
 8013f8e:	af02      	add	r7, sp, #8
 8013f90:	6078      	str	r0, [r7, #4]
 8013f92:	460b      	mov	r3, r1
 8013f94:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8013f96:	687b      	ldr	r3, [r7, #4]
 8013f98:	331c      	adds	r3, #28
 8013f9a:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 8013f9c:	887b      	ldrh	r3, [r7, #2]
 8013f9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8013fa2:	d901      	bls.n	8013fa8 <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8013fa4:	2303      	movs	r3, #3
 8013fa6:	e016      	b.n	8013fd6 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 8013fa8:	887b      	ldrh	r3, [r7, #2]
 8013faa:	9300      	str	r3, [sp, #0]
 8013fac:	68bb      	ldr	r3, [r7, #8]
 8013fae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013fb2:	2100      	movs	r1, #0
 8013fb4:	6878      	ldr	r0, [r7, #4]
 8013fb6:	f000 f846 	bl	8014046 <USBH_GetDescriptor>
 8013fba:	4603      	mov	r3, r0
 8013fbc:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 8013fbe:	7bfb      	ldrb	r3, [r7, #15]
 8013fc0:	2b00      	cmp	r3, #0
 8013fc2:	d107      	bne.n	8013fd4 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 8013fc4:	887b      	ldrh	r3, [r7, #2]
 8013fc6:	461a      	mov	r2, r3
 8013fc8:	68b9      	ldr	r1, [r7, #8]
 8013fca:	6878      	ldr	r0, [r7, #4]
 8013fcc:	f000 f9b0 	bl	8014330 <USBH_ParseCfgDesc>
 8013fd0:	4603      	mov	r3, r0
 8013fd2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8013fd4:	7bfb      	ldrb	r3, [r7, #15]
}
 8013fd6:	4618      	mov	r0, r3
 8013fd8:	3710      	adds	r7, #16
 8013fda:	46bd      	mov	sp, r7
 8013fdc:	bd80      	pop	{r7, pc}

08013fde <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8013fde:	b580      	push	{r7, lr}
 8013fe0:	b088      	sub	sp, #32
 8013fe2:	af02      	add	r7, sp, #8
 8013fe4:	60f8      	str	r0, [r7, #12]
 8013fe6:	607a      	str	r2, [r7, #4]
 8013fe8:	461a      	mov	r2, r3
 8013fea:	460b      	mov	r3, r1
 8013fec:	72fb      	strb	r3, [r7, #11]
 8013fee:	4613      	mov	r3, r2
 8013ff0:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8013ff2:	893b      	ldrh	r3, [r7, #8]
 8013ff4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013ff8:	d802      	bhi.n	8014000 <USBH_Get_StringDesc+0x22>
 8013ffa:	687b      	ldr	r3, [r7, #4]
 8013ffc:	2b00      	cmp	r3, #0
 8013ffe:	d101      	bne.n	8014004 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8014000:	2303      	movs	r3, #3
 8014002:	e01c      	b.n	801403e <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8014004:	7afb      	ldrb	r3, [r7, #11]
 8014006:	b29b      	uxth	r3, r3
 8014008:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 801400c:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 801400e:	68fb      	ldr	r3, [r7, #12]
 8014010:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 8014014:	893b      	ldrh	r3, [r7, #8]
 8014016:	9300      	str	r3, [sp, #0]
 8014018:	460b      	mov	r3, r1
 801401a:	2100      	movs	r1, #0
 801401c:	68f8      	ldr	r0, [r7, #12]
 801401e:	f000 f812 	bl	8014046 <USBH_GetDescriptor>
 8014022:	4603      	mov	r3, r0
 8014024:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8014026:	7dfb      	ldrb	r3, [r7, #23]
 8014028:	2b00      	cmp	r3, #0
 801402a:	d107      	bne.n	801403c <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 801402c:	68fb      	ldr	r3, [r7, #12]
 801402e:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 8014032:	893a      	ldrh	r2, [r7, #8]
 8014034:	6879      	ldr	r1, [r7, #4]
 8014036:	4618      	mov	r0, r3
 8014038:	f000 fb8d 	bl	8014756 <USBH_ParseStringDesc>
  }

  return status;
 801403c:	7dfb      	ldrb	r3, [r7, #23]
}
 801403e:	4618      	mov	r0, r3
 8014040:	3718      	adds	r7, #24
 8014042:	46bd      	mov	sp, r7
 8014044:	bd80      	pop	{r7, pc}

08014046 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8014046:	b580      	push	{r7, lr}
 8014048:	b084      	sub	sp, #16
 801404a:	af00      	add	r7, sp, #0
 801404c:	60f8      	str	r0, [r7, #12]
 801404e:	607b      	str	r3, [r7, #4]
 8014050:	460b      	mov	r3, r1
 8014052:	72fb      	strb	r3, [r7, #11]
 8014054:	4613      	mov	r3, r2
 8014056:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8014058:	68fb      	ldr	r3, [r7, #12]
 801405a:	789b      	ldrb	r3, [r3, #2]
 801405c:	2b01      	cmp	r3, #1
 801405e:	d11c      	bne.n	801409a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8014060:	7afb      	ldrb	r3, [r7, #11]
 8014062:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8014066:	b2da      	uxtb	r2, r3
 8014068:	68fb      	ldr	r3, [r7, #12]
 801406a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 801406c:	68fb      	ldr	r3, [r7, #12]
 801406e:	2206      	movs	r2, #6
 8014070:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8014072:	68fb      	ldr	r3, [r7, #12]
 8014074:	893a      	ldrh	r2, [r7, #8]
 8014076:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8014078:	893b      	ldrh	r3, [r7, #8]
 801407a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 801407e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8014082:	d104      	bne.n	801408e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8014084:	68fb      	ldr	r3, [r7, #12]
 8014086:	f240 4209 	movw	r2, #1033	@ 0x409
 801408a:	829a      	strh	r2, [r3, #20]
 801408c:	e002      	b.n	8014094 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 801408e:	68fb      	ldr	r3, [r7, #12]
 8014090:	2200      	movs	r2, #0
 8014092:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8014094:	68fb      	ldr	r3, [r7, #12]
 8014096:	8b3a      	ldrh	r2, [r7, #24]
 8014098:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 801409a:	8b3b      	ldrh	r3, [r7, #24]
 801409c:	461a      	mov	r2, r3
 801409e:	6879      	ldr	r1, [r7, #4]
 80140a0:	68f8      	ldr	r0, [r7, #12]
 80140a2:	f000 fba5 	bl	80147f0 <USBH_CtlReq>
 80140a6:	4603      	mov	r3, r0
}
 80140a8:	4618      	mov	r0, r3
 80140aa:	3710      	adds	r7, #16
 80140ac:	46bd      	mov	sp, r7
 80140ae:	bd80      	pop	{r7, pc}

080140b0 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80140b0:	b580      	push	{r7, lr}
 80140b2:	b082      	sub	sp, #8
 80140b4:	af00      	add	r7, sp, #0
 80140b6:	6078      	str	r0, [r7, #4]
 80140b8:	460b      	mov	r3, r1
 80140ba:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80140bc:	687b      	ldr	r3, [r7, #4]
 80140be:	789b      	ldrb	r3, [r3, #2]
 80140c0:	2b01      	cmp	r3, #1
 80140c2:	d10f      	bne.n	80140e4 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80140c4:	687b      	ldr	r3, [r7, #4]
 80140c6:	2200      	movs	r2, #0
 80140c8:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80140ca:	687b      	ldr	r3, [r7, #4]
 80140cc:	2205      	movs	r2, #5
 80140ce:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80140d0:	78fb      	ldrb	r3, [r7, #3]
 80140d2:	b29a      	uxth	r2, r3
 80140d4:	687b      	ldr	r3, [r7, #4]
 80140d6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80140d8:	687b      	ldr	r3, [r7, #4]
 80140da:	2200      	movs	r2, #0
 80140dc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80140de:	687b      	ldr	r3, [r7, #4]
 80140e0:	2200      	movs	r2, #0
 80140e2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80140e4:	2200      	movs	r2, #0
 80140e6:	2100      	movs	r1, #0
 80140e8:	6878      	ldr	r0, [r7, #4]
 80140ea:	f000 fb81 	bl	80147f0 <USBH_CtlReq>
 80140ee:	4603      	mov	r3, r0
}
 80140f0:	4618      	mov	r0, r3
 80140f2:	3708      	adds	r7, #8
 80140f4:	46bd      	mov	sp, r7
 80140f6:	bd80      	pop	{r7, pc}

080140f8 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80140f8:	b580      	push	{r7, lr}
 80140fa:	b082      	sub	sp, #8
 80140fc:	af00      	add	r7, sp, #0
 80140fe:	6078      	str	r0, [r7, #4]
 8014100:	460b      	mov	r3, r1
 8014102:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8014104:	687b      	ldr	r3, [r7, #4]
 8014106:	789b      	ldrb	r3, [r3, #2]
 8014108:	2b01      	cmp	r3, #1
 801410a:	d10e      	bne.n	801412a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	2200      	movs	r2, #0
 8014110:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8014112:	687b      	ldr	r3, [r7, #4]
 8014114:	2209      	movs	r2, #9
 8014116:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8014118:	687b      	ldr	r3, [r7, #4]
 801411a:	887a      	ldrh	r2, [r7, #2]
 801411c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 801411e:	687b      	ldr	r3, [r7, #4]
 8014120:	2200      	movs	r2, #0
 8014122:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8014124:	687b      	ldr	r3, [r7, #4]
 8014126:	2200      	movs	r2, #0
 8014128:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 801412a:	2200      	movs	r2, #0
 801412c:	2100      	movs	r1, #0
 801412e:	6878      	ldr	r0, [r7, #4]
 8014130:	f000 fb5e 	bl	80147f0 <USBH_CtlReq>
 8014134:	4603      	mov	r3, r0
}
 8014136:	4618      	mov	r0, r3
 8014138:	3708      	adds	r7, #8
 801413a:	46bd      	mov	sp, r7
 801413c:	bd80      	pop	{r7, pc}

0801413e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 801413e:	b580      	push	{r7, lr}
 8014140:	b082      	sub	sp, #8
 8014142:	af00      	add	r7, sp, #0
 8014144:	6078      	str	r0, [r7, #4]
 8014146:	460b      	mov	r3, r1
 8014148:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 801414a:	687b      	ldr	r3, [r7, #4]
 801414c:	789b      	ldrb	r3, [r3, #2]
 801414e:	2b01      	cmp	r3, #1
 8014150:	d10f      	bne.n	8014172 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8014152:	687b      	ldr	r3, [r7, #4]
 8014154:	2200      	movs	r2, #0
 8014156:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8014158:	687b      	ldr	r3, [r7, #4]
 801415a:	2203      	movs	r2, #3
 801415c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 801415e:	78fb      	ldrb	r3, [r7, #3]
 8014160:	b29a      	uxth	r2, r3
 8014162:	687b      	ldr	r3, [r7, #4]
 8014164:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8014166:	687b      	ldr	r3, [r7, #4]
 8014168:	2200      	movs	r2, #0
 801416a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	2200      	movs	r2, #0
 8014170:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8014172:	2200      	movs	r2, #0
 8014174:	2100      	movs	r1, #0
 8014176:	6878      	ldr	r0, [r7, #4]
 8014178:	f000 fb3a 	bl	80147f0 <USBH_CtlReq>
 801417c:	4603      	mov	r3, r0
}
 801417e:	4618      	mov	r0, r3
 8014180:	3708      	adds	r7, #8
 8014182:	46bd      	mov	sp, r7
 8014184:	bd80      	pop	{r7, pc}

08014186 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8014186:	b580      	push	{r7, lr}
 8014188:	b082      	sub	sp, #8
 801418a:	af00      	add	r7, sp, #0
 801418c:	6078      	str	r0, [r7, #4]
 801418e:	460b      	mov	r3, r1
 8014190:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8014192:	687b      	ldr	r3, [r7, #4]
 8014194:	789b      	ldrb	r3, [r3, #2]
 8014196:	2b01      	cmp	r3, #1
 8014198:	d10f      	bne.n	80141ba <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 801419a:	687b      	ldr	r3, [r7, #4]
 801419c:	2202      	movs	r2, #2
 801419e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80141a0:	687b      	ldr	r3, [r7, #4]
 80141a2:	2201      	movs	r2, #1
 80141a4:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80141a6:	687b      	ldr	r3, [r7, #4]
 80141a8:	2200      	movs	r2, #0
 80141aa:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80141ac:	78fb      	ldrb	r3, [r7, #3]
 80141ae:	b29a      	uxth	r2, r3
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80141b4:	687b      	ldr	r3, [r7, #4]
 80141b6:	2200      	movs	r2, #0
 80141b8:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80141ba:	2200      	movs	r2, #0
 80141bc:	2100      	movs	r1, #0
 80141be:	6878      	ldr	r0, [r7, #4]
 80141c0:	f000 fb16 	bl	80147f0 <USBH_CtlReq>
 80141c4:	4603      	mov	r3, r0
}
 80141c6:	4618      	mov	r0, r3
 80141c8:	3708      	adds	r7, #8
 80141ca:	46bd      	mov	sp, r7
 80141cc:	bd80      	pop	{r7, pc}
	...

080141d0 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80141d0:	b480      	push	{r7}
 80141d2:	b087      	sub	sp, #28
 80141d4:	af00      	add	r7, sp, #0
 80141d6:	60f8      	str	r0, [r7, #12]
 80141d8:	60b9      	str	r1, [r7, #8]
 80141da:	4613      	mov	r3, r2
 80141dc:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 80141de:	68fb      	ldr	r3, [r7, #12]
 80141e0:	f203 3326 	addw	r3, r3, #806	@ 0x326
 80141e4:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 80141e6:	2300      	movs	r3, #0
 80141e8:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 80141ea:	68bb      	ldr	r3, [r7, #8]
 80141ec:	2b00      	cmp	r3, #0
 80141ee:	d101      	bne.n	80141f4 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 80141f0:	2302      	movs	r3, #2
 80141f2:	e094      	b.n	801431e <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 80141f4:	68bb      	ldr	r3, [r7, #8]
 80141f6:	781a      	ldrb	r2, [r3, #0]
 80141f8:	693b      	ldr	r3, [r7, #16]
 80141fa:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 80141fc:	68bb      	ldr	r3, [r7, #8]
 80141fe:	785a      	ldrb	r2, [r3, #1]
 8014200:	693b      	ldr	r3, [r7, #16]
 8014202:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8014204:	68bb      	ldr	r3, [r7, #8]
 8014206:	3302      	adds	r3, #2
 8014208:	781b      	ldrb	r3, [r3, #0]
 801420a:	461a      	mov	r2, r3
 801420c:	68bb      	ldr	r3, [r7, #8]
 801420e:	3303      	adds	r3, #3
 8014210:	781b      	ldrb	r3, [r3, #0]
 8014212:	021b      	lsls	r3, r3, #8
 8014214:	b29b      	uxth	r3, r3
 8014216:	4313      	orrs	r3, r2
 8014218:	b29a      	uxth	r2, r3
 801421a:	693b      	ldr	r3, [r7, #16]
 801421c:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 801421e:	68bb      	ldr	r3, [r7, #8]
 8014220:	791a      	ldrb	r2, [r3, #4]
 8014222:	693b      	ldr	r3, [r7, #16]
 8014224:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8014226:	68bb      	ldr	r3, [r7, #8]
 8014228:	795a      	ldrb	r2, [r3, #5]
 801422a:	693b      	ldr	r3, [r7, #16]
 801422c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 801422e:	68bb      	ldr	r3, [r7, #8]
 8014230:	799a      	ldrb	r2, [r3, #6]
 8014232:	693b      	ldr	r3, [r7, #16]
 8014234:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8014236:	68bb      	ldr	r3, [r7, #8]
 8014238:	79da      	ldrb	r2, [r3, #7]
 801423a:	693b      	ldr	r3, [r7, #16]
 801423c:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 801423e:	68fb      	ldr	r3, [r7, #12]
 8014240:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014244:	2b00      	cmp	r3, #0
 8014246:	d004      	beq.n	8014252 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8014248:	68fb      	ldr	r3, [r7, #12]
 801424a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 801424e:	2b01      	cmp	r3, #1
 8014250:	d11b      	bne.n	801428a <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8014252:	693b      	ldr	r3, [r7, #16]
 8014254:	79db      	ldrb	r3, [r3, #7]
 8014256:	2b20      	cmp	r3, #32
 8014258:	dc0f      	bgt.n	801427a <USBH_ParseDevDesc+0xaa>
 801425a:	2b08      	cmp	r3, #8
 801425c:	db0f      	blt.n	801427e <USBH_ParseDevDesc+0xae>
 801425e:	3b08      	subs	r3, #8
 8014260:	4a32      	ldr	r2, [pc, #200]	@ (801432c <USBH_ParseDevDesc+0x15c>)
 8014262:	fa22 f303 	lsr.w	r3, r2, r3
 8014266:	f003 0301 	and.w	r3, r3, #1
 801426a:	2b00      	cmp	r3, #0
 801426c:	bf14      	ite	ne
 801426e:	2301      	movne	r3, #1
 8014270:	2300      	moveq	r3, #0
 8014272:	b2db      	uxtb	r3, r3
 8014274:	2b00      	cmp	r3, #0
 8014276:	d106      	bne.n	8014286 <USBH_ParseDevDesc+0xb6>
 8014278:	e001      	b.n	801427e <USBH_ParseDevDesc+0xae>
 801427a:	2b40      	cmp	r3, #64	@ 0x40
 801427c:	d003      	beq.n	8014286 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 801427e:	693b      	ldr	r3, [r7, #16]
 8014280:	2208      	movs	r2, #8
 8014282:	71da      	strb	r2, [r3, #7]
        break;
 8014284:	e000      	b.n	8014288 <USBH_ParseDevDesc+0xb8>
        break;
 8014286:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8014288:	e00e      	b.n	80142a8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 801428a:	68fb      	ldr	r3, [r7, #12]
 801428c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014290:	2b02      	cmp	r3, #2
 8014292:	d107      	bne.n	80142a4 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8014294:	693b      	ldr	r3, [r7, #16]
 8014296:	79db      	ldrb	r3, [r3, #7]
 8014298:	2b08      	cmp	r3, #8
 801429a:	d005      	beq.n	80142a8 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 801429c:	693b      	ldr	r3, [r7, #16]
 801429e:	2208      	movs	r2, #8
 80142a0:	71da      	strb	r2, [r3, #7]
 80142a2:	e001      	b.n	80142a8 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80142a4:	2303      	movs	r3, #3
 80142a6:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80142a8:	88fb      	ldrh	r3, [r7, #6]
 80142aa:	2b08      	cmp	r3, #8
 80142ac:	d936      	bls.n	801431c <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80142ae:	68bb      	ldr	r3, [r7, #8]
 80142b0:	3308      	adds	r3, #8
 80142b2:	781b      	ldrb	r3, [r3, #0]
 80142b4:	461a      	mov	r2, r3
 80142b6:	68bb      	ldr	r3, [r7, #8]
 80142b8:	3309      	adds	r3, #9
 80142ba:	781b      	ldrb	r3, [r3, #0]
 80142bc:	021b      	lsls	r3, r3, #8
 80142be:	b29b      	uxth	r3, r3
 80142c0:	4313      	orrs	r3, r2
 80142c2:	b29a      	uxth	r2, r3
 80142c4:	693b      	ldr	r3, [r7, #16]
 80142c6:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 80142c8:	68bb      	ldr	r3, [r7, #8]
 80142ca:	330a      	adds	r3, #10
 80142cc:	781b      	ldrb	r3, [r3, #0]
 80142ce:	461a      	mov	r2, r3
 80142d0:	68bb      	ldr	r3, [r7, #8]
 80142d2:	330b      	adds	r3, #11
 80142d4:	781b      	ldrb	r3, [r3, #0]
 80142d6:	021b      	lsls	r3, r3, #8
 80142d8:	b29b      	uxth	r3, r3
 80142da:	4313      	orrs	r3, r2
 80142dc:	b29a      	uxth	r2, r3
 80142de:	693b      	ldr	r3, [r7, #16]
 80142e0:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 80142e2:	68bb      	ldr	r3, [r7, #8]
 80142e4:	330c      	adds	r3, #12
 80142e6:	781b      	ldrb	r3, [r3, #0]
 80142e8:	461a      	mov	r2, r3
 80142ea:	68bb      	ldr	r3, [r7, #8]
 80142ec:	330d      	adds	r3, #13
 80142ee:	781b      	ldrb	r3, [r3, #0]
 80142f0:	021b      	lsls	r3, r3, #8
 80142f2:	b29b      	uxth	r3, r3
 80142f4:	4313      	orrs	r3, r2
 80142f6:	b29a      	uxth	r2, r3
 80142f8:	693b      	ldr	r3, [r7, #16]
 80142fa:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 80142fc:	68bb      	ldr	r3, [r7, #8]
 80142fe:	7b9a      	ldrb	r2, [r3, #14]
 8014300:	693b      	ldr	r3, [r7, #16]
 8014302:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8014304:	68bb      	ldr	r3, [r7, #8]
 8014306:	7bda      	ldrb	r2, [r3, #15]
 8014308:	693b      	ldr	r3, [r7, #16]
 801430a:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 801430c:	68bb      	ldr	r3, [r7, #8]
 801430e:	7c1a      	ldrb	r2, [r3, #16]
 8014310:	693b      	ldr	r3, [r7, #16]
 8014312:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8014314:	68bb      	ldr	r3, [r7, #8]
 8014316:	7c5a      	ldrb	r2, [r3, #17]
 8014318:	693b      	ldr	r3, [r7, #16]
 801431a:	745a      	strb	r2, [r3, #17]
  }

  return status;
 801431c:	7dfb      	ldrb	r3, [r7, #23]
}
 801431e:	4618      	mov	r0, r3
 8014320:	371c      	adds	r7, #28
 8014322:	46bd      	mov	sp, r7
 8014324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014328:	4770      	bx	lr
 801432a:	bf00      	nop
 801432c:	01000101 	.word	0x01000101

08014330 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8014330:	b580      	push	{r7, lr}
 8014332:	b08c      	sub	sp, #48	@ 0x30
 8014334:	af00      	add	r7, sp, #0
 8014336:	60f8      	str	r0, [r7, #12]
 8014338:	60b9      	str	r1, [r7, #8]
 801433a:	4613      	mov	r3, r2
 801433c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 801433e:	68fb      	ldr	r3, [r7, #12]
 8014340:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 8014344:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8014346:	2300      	movs	r3, #0
 8014348:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 801434c:	2300      	movs	r3, #0
 801434e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 8014352:	2300      	movs	r3, #0
 8014354:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 8014358:	68bb      	ldr	r3, [r7, #8]
 801435a:	2b00      	cmp	r3, #0
 801435c:	d101      	bne.n	8014362 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 801435e:	2302      	movs	r3, #2
 8014360:	e0de      	b.n	8014520 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8014362:	68bb      	ldr	r3, [r7, #8]
 8014364:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8014366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014368:	781b      	ldrb	r3, [r3, #0]
 801436a:	2b09      	cmp	r3, #9
 801436c:	d002      	beq.n	8014374 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 801436e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014370:	2209      	movs	r2, #9
 8014372:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8014374:	68bb      	ldr	r3, [r7, #8]
 8014376:	781a      	ldrb	r2, [r3, #0]
 8014378:	6a3b      	ldr	r3, [r7, #32]
 801437a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 801437c:	68bb      	ldr	r3, [r7, #8]
 801437e:	785a      	ldrb	r2, [r3, #1]
 8014380:	6a3b      	ldr	r3, [r7, #32]
 8014382:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8014384:	68bb      	ldr	r3, [r7, #8]
 8014386:	3302      	adds	r3, #2
 8014388:	781b      	ldrb	r3, [r3, #0]
 801438a:	461a      	mov	r2, r3
 801438c:	68bb      	ldr	r3, [r7, #8]
 801438e:	3303      	adds	r3, #3
 8014390:	781b      	ldrb	r3, [r3, #0]
 8014392:	021b      	lsls	r3, r3, #8
 8014394:	b29b      	uxth	r3, r3
 8014396:	4313      	orrs	r3, r2
 8014398:	b29b      	uxth	r3, r3
 801439a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801439e:	bf28      	it	cs
 80143a0:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 80143a4:	b29a      	uxth	r2, r3
 80143a6:	6a3b      	ldr	r3, [r7, #32]
 80143a8:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 80143aa:	68bb      	ldr	r3, [r7, #8]
 80143ac:	791a      	ldrb	r2, [r3, #4]
 80143ae:	6a3b      	ldr	r3, [r7, #32]
 80143b0:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 80143b2:	68bb      	ldr	r3, [r7, #8]
 80143b4:	795a      	ldrb	r2, [r3, #5]
 80143b6:	6a3b      	ldr	r3, [r7, #32]
 80143b8:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 80143ba:	68bb      	ldr	r3, [r7, #8]
 80143bc:	799a      	ldrb	r2, [r3, #6]
 80143be:	6a3b      	ldr	r3, [r7, #32]
 80143c0:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 80143c2:	68bb      	ldr	r3, [r7, #8]
 80143c4:	79da      	ldrb	r2, [r3, #7]
 80143c6:	6a3b      	ldr	r3, [r7, #32]
 80143c8:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 80143ca:	68bb      	ldr	r3, [r7, #8]
 80143cc:	7a1a      	ldrb	r2, [r3, #8]
 80143ce:	6a3b      	ldr	r3, [r7, #32]
 80143d0:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 80143d2:	88fb      	ldrh	r3, [r7, #6]
 80143d4:	2b09      	cmp	r3, #9
 80143d6:	f240 80a1 	bls.w	801451c <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 80143da:	2309      	movs	r3, #9
 80143dc:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 80143de:	2300      	movs	r3, #0
 80143e0:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80143e2:	e085      	b.n	80144f0 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80143e4:	f107 0316 	add.w	r3, r7, #22
 80143e8:	4619      	mov	r1, r3
 80143ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80143ec:	f000 f9e6 	bl	80147bc <USBH_GetNextDesc>
 80143f0:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 80143f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143f4:	785b      	ldrb	r3, [r3, #1]
 80143f6:	2b04      	cmp	r3, #4
 80143f8:	d17a      	bne.n	80144f0 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80143fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80143fc:	781b      	ldrb	r3, [r3, #0]
 80143fe:	2b09      	cmp	r3, #9
 8014400:	d002      	beq.n	8014408 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8014402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014404:	2209      	movs	r2, #9
 8014406:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8014408:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801440c:	221a      	movs	r2, #26
 801440e:	fb02 f303 	mul.w	r3, r2, r3
 8014412:	3308      	adds	r3, #8
 8014414:	6a3a      	ldr	r2, [r7, #32]
 8014416:	4413      	add	r3, r2
 8014418:	3302      	adds	r3, #2
 801441a:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 801441c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801441e:	69f8      	ldr	r0, [r7, #28]
 8014420:	f000 f882 	bl	8014528 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8014424:	2300      	movs	r3, #0
 8014426:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 801442a:	2300      	movs	r3, #0
 801442c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 801442e:	e043      	b.n	80144b8 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8014430:	f107 0316 	add.w	r3, r7, #22
 8014434:	4619      	mov	r1, r3
 8014436:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014438:	f000 f9c0 	bl	80147bc <USBH_GetNextDesc>
 801443c:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 801443e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014440:	785b      	ldrb	r3, [r3, #1]
 8014442:	2b05      	cmp	r3, #5
 8014444:	d138      	bne.n	80144b8 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8014446:	69fb      	ldr	r3, [r7, #28]
 8014448:	795b      	ldrb	r3, [r3, #5]
 801444a:	2b01      	cmp	r3, #1
 801444c:	d113      	bne.n	8014476 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 801444e:	69fb      	ldr	r3, [r7, #28]
 8014450:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8014452:	2b02      	cmp	r3, #2
 8014454:	d003      	beq.n	801445e <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8014456:	69fb      	ldr	r3, [r7, #28]
 8014458:	799b      	ldrb	r3, [r3, #6]
 801445a:	2b03      	cmp	r3, #3
 801445c:	d10b      	bne.n	8014476 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 801445e:	69fb      	ldr	r3, [r7, #28]
 8014460:	79db      	ldrb	r3, [r3, #7]
 8014462:	2b00      	cmp	r3, #0
 8014464:	d10b      	bne.n	801447e <USBH_ParseCfgDesc+0x14e>
 8014466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014468:	781b      	ldrb	r3, [r3, #0]
 801446a:	2b09      	cmp	r3, #9
 801446c:	d007      	beq.n	801447e <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 801446e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014470:	2209      	movs	r2, #9
 8014472:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8014474:	e003      	b.n	801447e <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8014476:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014478:	2207      	movs	r2, #7
 801447a:	701a      	strb	r2, [r3, #0]
 801447c:	e000      	b.n	8014480 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 801447e:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8014480:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8014484:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8014488:	3201      	adds	r2, #1
 801448a:	00d2      	lsls	r2, r2, #3
 801448c:	211a      	movs	r1, #26
 801448e:	fb01 f303 	mul.w	r3, r1, r3
 8014492:	4413      	add	r3, r2
 8014494:	3308      	adds	r3, #8
 8014496:	6a3a      	ldr	r2, [r7, #32]
 8014498:	4413      	add	r3, r2
 801449a:	3304      	adds	r3, #4
 801449c:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 801449e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80144a0:	69b9      	ldr	r1, [r7, #24]
 80144a2:	68f8      	ldr	r0, [r7, #12]
 80144a4:	f000 f86f 	bl	8014586 <USBH_ParseEPDesc>
 80144a8:	4603      	mov	r3, r0
 80144aa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 80144ae:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80144b2:	3301      	adds	r3, #1
 80144b4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80144b8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80144bc:	2b01      	cmp	r3, #1
 80144be:	d80a      	bhi.n	80144d6 <USBH_ParseCfgDesc+0x1a6>
 80144c0:	69fb      	ldr	r3, [r7, #28]
 80144c2:	791b      	ldrb	r3, [r3, #4]
 80144c4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80144c8:	429a      	cmp	r2, r3
 80144ca:	d204      	bcs.n	80144d6 <USBH_ParseCfgDesc+0x1a6>
 80144cc:	6a3b      	ldr	r3, [r7, #32]
 80144ce:	885a      	ldrh	r2, [r3, #2]
 80144d0:	8afb      	ldrh	r3, [r7, #22]
 80144d2:	429a      	cmp	r2, r3
 80144d4:	d8ac      	bhi.n	8014430 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 80144d6:	69fb      	ldr	r3, [r7, #28]
 80144d8:	791b      	ldrb	r3, [r3, #4]
 80144da:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80144de:	429a      	cmp	r2, r3
 80144e0:	d201      	bcs.n	80144e6 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 80144e2:	2303      	movs	r3, #3
 80144e4:	e01c      	b.n	8014520 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 80144e6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80144ea:	3301      	adds	r3, #1
 80144ec:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 80144f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80144f4:	2b01      	cmp	r3, #1
 80144f6:	d805      	bhi.n	8014504 <USBH_ParseCfgDesc+0x1d4>
 80144f8:	6a3b      	ldr	r3, [r7, #32]
 80144fa:	885a      	ldrh	r2, [r3, #2]
 80144fc:	8afb      	ldrh	r3, [r7, #22]
 80144fe:	429a      	cmp	r2, r3
 8014500:	f63f af70 	bhi.w	80143e4 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8014504:	6a3b      	ldr	r3, [r7, #32]
 8014506:	791b      	ldrb	r3, [r3, #4]
 8014508:	2b02      	cmp	r3, #2
 801450a:	bf28      	it	cs
 801450c:	2302      	movcs	r3, #2
 801450e:	b2db      	uxtb	r3, r3
 8014510:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8014514:	429a      	cmp	r2, r3
 8014516:	d201      	bcs.n	801451c <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 8014518:	2303      	movs	r3, #3
 801451a:	e001      	b.n	8014520 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 801451c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8014520:	4618      	mov	r0, r3
 8014522:	3730      	adds	r7, #48	@ 0x30
 8014524:	46bd      	mov	sp, r7
 8014526:	bd80      	pop	{r7, pc}

08014528 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8014528:	b480      	push	{r7}
 801452a:	b083      	sub	sp, #12
 801452c:	af00      	add	r7, sp, #0
 801452e:	6078      	str	r0, [r7, #4]
 8014530:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8014532:	683b      	ldr	r3, [r7, #0]
 8014534:	781a      	ldrb	r2, [r3, #0]
 8014536:	687b      	ldr	r3, [r7, #4]
 8014538:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 801453a:	683b      	ldr	r3, [r7, #0]
 801453c:	785a      	ldrb	r2, [r3, #1]
 801453e:	687b      	ldr	r3, [r7, #4]
 8014540:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8014542:	683b      	ldr	r3, [r7, #0]
 8014544:	789a      	ldrb	r2, [r3, #2]
 8014546:	687b      	ldr	r3, [r7, #4]
 8014548:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 801454a:	683b      	ldr	r3, [r7, #0]
 801454c:	78da      	ldrb	r2, [r3, #3]
 801454e:	687b      	ldr	r3, [r7, #4]
 8014550:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 8014552:	683b      	ldr	r3, [r7, #0]
 8014554:	791a      	ldrb	r2, [r3, #4]
 8014556:	687b      	ldr	r3, [r7, #4]
 8014558:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 801455a:	683b      	ldr	r3, [r7, #0]
 801455c:	795a      	ldrb	r2, [r3, #5]
 801455e:	687b      	ldr	r3, [r7, #4]
 8014560:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8014562:	683b      	ldr	r3, [r7, #0]
 8014564:	799a      	ldrb	r2, [r3, #6]
 8014566:	687b      	ldr	r3, [r7, #4]
 8014568:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 801456a:	683b      	ldr	r3, [r7, #0]
 801456c:	79da      	ldrb	r2, [r3, #7]
 801456e:	687b      	ldr	r3, [r7, #4]
 8014570:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8014572:	683b      	ldr	r3, [r7, #0]
 8014574:	7a1a      	ldrb	r2, [r3, #8]
 8014576:	687b      	ldr	r3, [r7, #4]
 8014578:	721a      	strb	r2, [r3, #8]
}
 801457a:	bf00      	nop
 801457c:	370c      	adds	r7, #12
 801457e:	46bd      	mov	sp, r7
 8014580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014584:	4770      	bx	lr

08014586 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8014586:	b480      	push	{r7}
 8014588:	b087      	sub	sp, #28
 801458a:	af00      	add	r7, sp, #0
 801458c:	60f8      	str	r0, [r7, #12]
 801458e:	60b9      	str	r1, [r7, #8]
 8014590:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8014592:	2300      	movs	r3, #0
 8014594:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8014596:	687b      	ldr	r3, [r7, #4]
 8014598:	781a      	ldrb	r2, [r3, #0]
 801459a:	68bb      	ldr	r3, [r7, #8]
 801459c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 801459e:	687b      	ldr	r3, [r7, #4]
 80145a0:	785a      	ldrb	r2, [r3, #1]
 80145a2:	68bb      	ldr	r3, [r7, #8]
 80145a4:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 80145a6:	687b      	ldr	r3, [r7, #4]
 80145a8:	789a      	ldrb	r2, [r3, #2]
 80145aa:	68bb      	ldr	r3, [r7, #8]
 80145ac:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 80145ae:	687b      	ldr	r3, [r7, #4]
 80145b0:	78da      	ldrb	r2, [r3, #3]
 80145b2:	68bb      	ldr	r3, [r7, #8]
 80145b4:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 80145b6:	687b      	ldr	r3, [r7, #4]
 80145b8:	3304      	adds	r3, #4
 80145ba:	781b      	ldrb	r3, [r3, #0]
 80145bc:	461a      	mov	r2, r3
 80145be:	687b      	ldr	r3, [r7, #4]
 80145c0:	3305      	adds	r3, #5
 80145c2:	781b      	ldrb	r3, [r3, #0]
 80145c4:	021b      	lsls	r3, r3, #8
 80145c6:	b29b      	uxth	r3, r3
 80145c8:	4313      	orrs	r3, r2
 80145ca:	b29a      	uxth	r2, r3
 80145cc:	68bb      	ldr	r3, [r7, #8]
 80145ce:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 80145d0:	687b      	ldr	r3, [r7, #4]
 80145d2:	799a      	ldrb	r2, [r3, #6]
 80145d4:	68bb      	ldr	r3, [r7, #8]
 80145d6:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80145d8:	68bb      	ldr	r3, [r7, #8]
 80145da:	889b      	ldrh	r3, [r3, #4]
 80145dc:	2b00      	cmp	r3, #0
 80145de:	d009      	beq.n	80145f4 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80145e0:	68bb      	ldr	r3, [r7, #8]
 80145e2:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 80145e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80145e8:	d804      	bhi.n	80145f4 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 80145ea:	68bb      	ldr	r3, [r7, #8]
 80145ec:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 80145ee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80145f2:	d901      	bls.n	80145f8 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 80145f4:	2303      	movs	r3, #3
 80145f6:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 80145f8:	68fb      	ldr	r3, [r7, #12]
 80145fa:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80145fe:	2b00      	cmp	r3, #0
 8014600:	d136      	bne.n	8014670 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8014602:	68bb      	ldr	r3, [r7, #8]
 8014604:	78db      	ldrb	r3, [r3, #3]
 8014606:	f003 0303 	and.w	r3, r3, #3
 801460a:	2b02      	cmp	r3, #2
 801460c:	d108      	bne.n	8014620 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 801460e:	68bb      	ldr	r3, [r7, #8]
 8014610:	889b      	ldrh	r3, [r3, #4]
 8014612:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014616:	f240 8097 	bls.w	8014748 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801461a:	2303      	movs	r3, #3
 801461c:	75fb      	strb	r3, [r7, #23]
 801461e:	e093      	b.n	8014748 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8014620:	68bb      	ldr	r3, [r7, #8]
 8014622:	78db      	ldrb	r3, [r3, #3]
 8014624:	f003 0303 	and.w	r3, r3, #3
 8014628:	2b00      	cmp	r3, #0
 801462a:	d107      	bne.n	801463c <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 801462c:	68bb      	ldr	r3, [r7, #8]
 801462e:	889b      	ldrh	r3, [r3, #4]
 8014630:	2b40      	cmp	r3, #64	@ 0x40
 8014632:	f240 8089 	bls.w	8014748 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014636:	2303      	movs	r3, #3
 8014638:	75fb      	strb	r3, [r7, #23]
 801463a:	e085      	b.n	8014748 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 801463c:	68bb      	ldr	r3, [r7, #8]
 801463e:	78db      	ldrb	r3, [r3, #3]
 8014640:	f003 0303 	and.w	r3, r3, #3
 8014644:	2b01      	cmp	r3, #1
 8014646:	d005      	beq.n	8014654 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8014648:	68bb      	ldr	r3, [r7, #8]
 801464a:	78db      	ldrb	r3, [r3, #3]
 801464c:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8014650:	2b03      	cmp	r3, #3
 8014652:	d10a      	bne.n	801466a <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8014654:	68bb      	ldr	r3, [r7, #8]
 8014656:	799b      	ldrb	r3, [r3, #6]
 8014658:	2b00      	cmp	r3, #0
 801465a:	d003      	beq.n	8014664 <USBH_ParseEPDesc+0xde>
 801465c:	68bb      	ldr	r3, [r7, #8]
 801465e:	799b      	ldrb	r3, [r3, #6]
 8014660:	2b10      	cmp	r3, #16
 8014662:	d970      	bls.n	8014746 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 8014664:	2303      	movs	r3, #3
 8014666:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8014668:	e06d      	b.n	8014746 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 801466a:	2303      	movs	r3, #3
 801466c:	75fb      	strb	r3, [r7, #23]
 801466e:	e06b      	b.n	8014748 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8014670:	68fb      	ldr	r3, [r7, #12]
 8014672:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014676:	2b01      	cmp	r3, #1
 8014678:	d13c      	bne.n	80146f4 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 801467a:	68bb      	ldr	r3, [r7, #8]
 801467c:	78db      	ldrb	r3, [r3, #3]
 801467e:	f003 0303 	and.w	r3, r3, #3
 8014682:	2b02      	cmp	r3, #2
 8014684:	d005      	beq.n	8014692 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8014686:	68bb      	ldr	r3, [r7, #8]
 8014688:	78db      	ldrb	r3, [r3, #3]
 801468a:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 801468e:	2b00      	cmp	r3, #0
 8014690:	d106      	bne.n	80146a0 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8014692:	68bb      	ldr	r3, [r7, #8]
 8014694:	889b      	ldrh	r3, [r3, #4]
 8014696:	2b40      	cmp	r3, #64	@ 0x40
 8014698:	d956      	bls.n	8014748 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 801469a:	2303      	movs	r3, #3
 801469c:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 801469e:	e053      	b.n	8014748 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80146a0:	68bb      	ldr	r3, [r7, #8]
 80146a2:	78db      	ldrb	r3, [r3, #3]
 80146a4:	f003 0303 	and.w	r3, r3, #3
 80146a8:	2b01      	cmp	r3, #1
 80146aa:	d10e      	bne.n	80146ca <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 80146ac:	68bb      	ldr	r3, [r7, #8]
 80146ae:	799b      	ldrb	r3, [r3, #6]
 80146b0:	2b00      	cmp	r3, #0
 80146b2:	d007      	beq.n	80146c4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 80146b4:	68bb      	ldr	r3, [r7, #8]
 80146b6:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 80146b8:	2b10      	cmp	r3, #16
 80146ba:	d803      	bhi.n	80146c4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 80146bc:	68bb      	ldr	r3, [r7, #8]
 80146be:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 80146c0:	2b40      	cmp	r3, #64	@ 0x40
 80146c2:	d941      	bls.n	8014748 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80146c4:	2303      	movs	r3, #3
 80146c6:	75fb      	strb	r3, [r7, #23]
 80146c8:	e03e      	b.n	8014748 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80146ca:	68bb      	ldr	r3, [r7, #8]
 80146cc:	78db      	ldrb	r3, [r3, #3]
 80146ce:	f003 0303 	and.w	r3, r3, #3
 80146d2:	2b03      	cmp	r3, #3
 80146d4:	d10b      	bne.n	80146ee <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 80146d6:	68bb      	ldr	r3, [r7, #8]
 80146d8:	799b      	ldrb	r3, [r3, #6]
 80146da:	2b00      	cmp	r3, #0
 80146dc:	d004      	beq.n	80146e8 <USBH_ParseEPDesc+0x162>
 80146de:	68bb      	ldr	r3, [r7, #8]
 80146e0:	889b      	ldrh	r3, [r3, #4]
 80146e2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80146e6:	d32f      	bcc.n	8014748 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 80146e8:	2303      	movs	r3, #3
 80146ea:	75fb      	strb	r3, [r7, #23]
 80146ec:	e02c      	b.n	8014748 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80146ee:	2303      	movs	r3, #3
 80146f0:	75fb      	strb	r3, [r7, #23]
 80146f2:	e029      	b.n	8014748 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80146f4:	68fb      	ldr	r3, [r7, #12]
 80146f6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 80146fa:	2b02      	cmp	r3, #2
 80146fc:	d120      	bne.n	8014740 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 80146fe:	68bb      	ldr	r3, [r7, #8]
 8014700:	78db      	ldrb	r3, [r3, #3]
 8014702:	f003 0303 	and.w	r3, r3, #3
 8014706:	2b00      	cmp	r3, #0
 8014708:	d106      	bne.n	8014718 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 801470a:	68bb      	ldr	r3, [r7, #8]
 801470c:	889b      	ldrh	r3, [r3, #4]
 801470e:	2b08      	cmp	r3, #8
 8014710:	d01a      	beq.n	8014748 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014712:	2303      	movs	r3, #3
 8014714:	75fb      	strb	r3, [r7, #23]
 8014716:	e017      	b.n	8014748 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8014718:	68bb      	ldr	r3, [r7, #8]
 801471a:	78db      	ldrb	r3, [r3, #3]
 801471c:	f003 0303 	and.w	r3, r3, #3
 8014720:	2b03      	cmp	r3, #3
 8014722:	d10a      	bne.n	801473a <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8014724:	68bb      	ldr	r3, [r7, #8]
 8014726:	799b      	ldrb	r3, [r3, #6]
 8014728:	2b00      	cmp	r3, #0
 801472a:	d003      	beq.n	8014734 <USBH_ParseEPDesc+0x1ae>
 801472c:	68bb      	ldr	r3, [r7, #8]
 801472e:	889b      	ldrh	r3, [r3, #4]
 8014730:	2b08      	cmp	r3, #8
 8014732:	d909      	bls.n	8014748 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8014734:	2303      	movs	r3, #3
 8014736:	75fb      	strb	r3, [r7, #23]
 8014738:	e006      	b.n	8014748 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 801473a:	2303      	movs	r3, #3
 801473c:	75fb      	strb	r3, [r7, #23]
 801473e:	e003      	b.n	8014748 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8014740:	2303      	movs	r3, #3
 8014742:	75fb      	strb	r3, [r7, #23]
 8014744:	e000      	b.n	8014748 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8014746:	bf00      	nop
  }

  return status;
 8014748:	7dfb      	ldrb	r3, [r7, #23]
}
 801474a:	4618      	mov	r0, r3
 801474c:	371c      	adds	r7, #28
 801474e:	46bd      	mov	sp, r7
 8014750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014754:	4770      	bx	lr

08014756 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8014756:	b480      	push	{r7}
 8014758:	b087      	sub	sp, #28
 801475a:	af00      	add	r7, sp, #0
 801475c:	60f8      	str	r0, [r7, #12]
 801475e:	60b9      	str	r1, [r7, #8]
 8014760:	4613      	mov	r3, r2
 8014762:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8014764:	68fb      	ldr	r3, [r7, #12]
 8014766:	3301      	adds	r3, #1
 8014768:	781b      	ldrb	r3, [r3, #0]
 801476a:	2b03      	cmp	r3, #3
 801476c:	d120      	bne.n	80147b0 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 801476e:	68fb      	ldr	r3, [r7, #12]
 8014770:	781b      	ldrb	r3, [r3, #0]
 8014772:	1e9a      	subs	r2, r3, #2
 8014774:	88fb      	ldrh	r3, [r7, #6]
 8014776:	4293      	cmp	r3, r2
 8014778:	bf28      	it	cs
 801477a:	4613      	movcs	r3, r2
 801477c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 801477e:	68fb      	ldr	r3, [r7, #12]
 8014780:	3302      	adds	r3, #2
 8014782:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8014784:	2300      	movs	r3, #0
 8014786:	82fb      	strh	r3, [r7, #22]
 8014788:	e00b      	b.n	80147a2 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 801478a:	8afb      	ldrh	r3, [r7, #22]
 801478c:	68fa      	ldr	r2, [r7, #12]
 801478e:	4413      	add	r3, r2
 8014790:	781a      	ldrb	r2, [r3, #0]
 8014792:	68bb      	ldr	r3, [r7, #8]
 8014794:	701a      	strb	r2, [r3, #0]
      pdest++;
 8014796:	68bb      	ldr	r3, [r7, #8]
 8014798:	3301      	adds	r3, #1
 801479a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 801479c:	8afb      	ldrh	r3, [r7, #22]
 801479e:	3302      	adds	r3, #2
 80147a0:	82fb      	strh	r3, [r7, #22]
 80147a2:	8afa      	ldrh	r2, [r7, #22]
 80147a4:	8abb      	ldrh	r3, [r7, #20]
 80147a6:	429a      	cmp	r2, r3
 80147a8:	d3ef      	bcc.n	801478a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80147aa:	68bb      	ldr	r3, [r7, #8]
 80147ac:	2200      	movs	r2, #0
 80147ae:	701a      	strb	r2, [r3, #0]
  }
}
 80147b0:	bf00      	nop
 80147b2:	371c      	adds	r7, #28
 80147b4:	46bd      	mov	sp, r7
 80147b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147ba:	4770      	bx	lr

080147bc <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80147bc:	b480      	push	{r7}
 80147be:	b085      	sub	sp, #20
 80147c0:	af00      	add	r7, sp, #0
 80147c2:	6078      	str	r0, [r7, #4]
 80147c4:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80147c6:	683b      	ldr	r3, [r7, #0]
 80147c8:	881b      	ldrh	r3, [r3, #0]
 80147ca:	687a      	ldr	r2, [r7, #4]
 80147cc:	7812      	ldrb	r2, [r2, #0]
 80147ce:	4413      	add	r3, r2
 80147d0:	b29a      	uxth	r2, r3
 80147d2:	683b      	ldr	r3, [r7, #0]
 80147d4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80147d6:	687b      	ldr	r3, [r7, #4]
 80147d8:	781b      	ldrb	r3, [r3, #0]
 80147da:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80147dc:	687b      	ldr	r3, [r7, #4]
 80147de:	4413      	add	r3, r2
 80147e0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80147e2:	68fb      	ldr	r3, [r7, #12]
}
 80147e4:	4618      	mov	r0, r3
 80147e6:	3714      	adds	r7, #20
 80147e8:	46bd      	mov	sp, r7
 80147ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80147ee:	4770      	bx	lr

080147f0 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 80147f0:	b580      	push	{r7, lr}
 80147f2:	b086      	sub	sp, #24
 80147f4:	af00      	add	r7, sp, #0
 80147f6:	60f8      	str	r0, [r7, #12]
 80147f8:	60b9      	str	r1, [r7, #8]
 80147fa:	4613      	mov	r3, r2
 80147fc:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 80147fe:	2301      	movs	r3, #1
 8014800:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8014802:	68fb      	ldr	r3, [r7, #12]
 8014804:	789b      	ldrb	r3, [r3, #2]
 8014806:	2b01      	cmp	r3, #1
 8014808:	d002      	beq.n	8014810 <USBH_CtlReq+0x20>
 801480a:	2b02      	cmp	r3, #2
 801480c:	d015      	beq.n	801483a <USBH_CtlReq+0x4a>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 801480e:	e033      	b.n	8014878 <USBH_CtlReq+0x88>
      phost->Control.buff = buff;
 8014810:	68fb      	ldr	r3, [r7, #12]
 8014812:	68ba      	ldr	r2, [r7, #8]
 8014814:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8014816:	68fb      	ldr	r3, [r7, #12]
 8014818:	88fa      	ldrh	r2, [r7, #6]
 801481a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 801481c:	68fb      	ldr	r3, [r7, #12]
 801481e:	2201      	movs	r2, #1
 8014820:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8014822:	68fb      	ldr	r3, [r7, #12]
 8014824:	2202      	movs	r2, #2
 8014826:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8014828:	2301      	movs	r3, #1
 801482a:	75fb      	strb	r3, [r7, #23]
      USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801482c:	2300      	movs	r3, #0
 801482e:	2200      	movs	r2, #0
 8014830:	2103      	movs	r1, #3
 8014832:	68f8      	ldr	r0, [r7, #12]
 8014834:	f7ff fb32 	bl	8013e9c <USBH_OS_PutMessage>
      break;
 8014838:	e01e      	b.n	8014878 <USBH_CtlReq+0x88>
      status = USBH_HandleControl(phost);
 801483a:	68f8      	ldr	r0, [r7, #12]
 801483c:	f000 f822 	bl	8014884 <USBH_HandleControl>
 8014840:	4603      	mov	r3, r0
 8014842:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8014844:	7dfb      	ldrb	r3, [r7, #23]
 8014846:	2b00      	cmp	r3, #0
 8014848:	d002      	beq.n	8014850 <USBH_CtlReq+0x60>
 801484a:	7dfb      	ldrb	r3, [r7, #23]
 801484c:	2b03      	cmp	r3, #3
 801484e:	d106      	bne.n	801485e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8014850:	68fb      	ldr	r3, [r7, #12]
 8014852:	2201      	movs	r2, #1
 8014854:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8014856:	68fb      	ldr	r3, [r7, #12]
 8014858:	2200      	movs	r2, #0
 801485a:	761a      	strb	r2, [r3, #24]
 801485c:	e005      	b.n	801486a <USBH_CtlReq+0x7a>
      else if (status == USBH_FAIL)
 801485e:	7dfb      	ldrb	r3, [r7, #23]
 8014860:	2b02      	cmp	r3, #2
 8014862:	d102      	bne.n	801486a <USBH_CtlReq+0x7a>
        phost->RequestState = CMD_SEND;
 8014864:	68fb      	ldr	r3, [r7, #12]
 8014866:	2201      	movs	r2, #1
 8014868:	709a      	strb	r2, [r3, #2]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 801486a:	2300      	movs	r3, #0
 801486c:	2200      	movs	r2, #0
 801486e:	2103      	movs	r1, #3
 8014870:	68f8      	ldr	r0, [r7, #12]
 8014872:	f7ff fb13 	bl	8013e9c <USBH_OS_PutMessage>
      break;
 8014876:	bf00      	nop
  }
  return status;
 8014878:	7dfb      	ldrb	r3, [r7, #23]
}
 801487a:	4618      	mov	r0, r3
 801487c:	3718      	adds	r7, #24
 801487e:	46bd      	mov	sp, r7
 8014880:	bd80      	pop	{r7, pc}
	...

08014884 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8014884:	b580      	push	{r7, lr}
 8014886:	b086      	sub	sp, #24
 8014888:	af02      	add	r7, sp, #8
 801488a:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 801488c:	2301      	movs	r3, #1
 801488e:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8014890:	2300      	movs	r3, #0
 8014892:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8014894:	687b      	ldr	r3, [r7, #4]
 8014896:	7e1b      	ldrb	r3, [r3, #24]
 8014898:	3b01      	subs	r3, #1
 801489a:	2b0a      	cmp	r3, #10
 801489c:	f200 81b2 	bhi.w	8014c04 <USBH_HandleControl+0x380>
 80148a0:	a201      	add	r2, pc, #4	@ (adr r2, 80148a8 <USBH_HandleControl+0x24>)
 80148a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80148a6:	bf00      	nop
 80148a8:	080148d5 	.word	0x080148d5
 80148ac:	080148ef 	.word	0x080148ef
 80148b0:	08014971 	.word	0x08014971
 80148b4:	08014997 	.word	0x08014997
 80148b8:	080149f5 	.word	0x080149f5
 80148bc:	08014a1f 	.word	0x08014a1f
 80148c0:	08014aa1 	.word	0x08014aa1
 80148c4:	08014ac3 	.word	0x08014ac3
 80148c8:	08014b25 	.word	0x08014b25
 80148cc:	08014b4b 	.word	0x08014b4b
 80148d0:	08014bad 	.word	0x08014bad
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80148d4:	687b      	ldr	r3, [r7, #4]
 80148d6:	f103 0110 	add.w	r1, r3, #16
 80148da:	687b      	ldr	r3, [r7, #4]
 80148dc:	795b      	ldrb	r3, [r3, #5]
 80148de:	461a      	mov	r2, r3
 80148e0:	6878      	ldr	r0, [r7, #4]
 80148e2:	f000 f99f 	bl	8014c24 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80148e6:	687b      	ldr	r3, [r7, #4]
 80148e8:	2202      	movs	r2, #2
 80148ea:	761a      	strb	r2, [r3, #24]
      break;
 80148ec:	e195      	b.n	8014c1a <USBH_HandleControl+0x396>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80148ee:	687b      	ldr	r3, [r7, #4]
 80148f0:	795b      	ldrb	r3, [r3, #5]
 80148f2:	4619      	mov	r1, r3
 80148f4:	6878      	ldr	r0, [r7, #4]
 80148f6:	f003 f8f3 	bl	8017ae0 <USBH_LL_GetURBState>
 80148fa:	4603      	mov	r3, r0
 80148fc:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80148fe:	7bbb      	ldrb	r3, [r7, #14]
 8014900:	2b01      	cmp	r3, #1
 8014902:	d124      	bne.n	801494e <USBH_HandleControl+0xca>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8014904:	687b      	ldr	r3, [r7, #4]
 8014906:	7c1b      	ldrb	r3, [r3, #16]
 8014908:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801490c:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 801490e:	687b      	ldr	r3, [r7, #4]
 8014910:	8adb      	ldrh	r3, [r3, #22]
 8014912:	2b00      	cmp	r3, #0
 8014914:	d00a      	beq.n	801492c <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8014916:	7b7b      	ldrb	r3, [r7, #13]
 8014918:	2b80      	cmp	r3, #128	@ 0x80
 801491a:	d103      	bne.n	8014924 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 801491c:	687b      	ldr	r3, [r7, #4]
 801491e:	2203      	movs	r2, #3
 8014920:	761a      	strb	r2, [r3, #24]
 8014922:	e00d      	b.n	8014940 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_DATA_OUT;
 8014924:	687b      	ldr	r3, [r7, #4]
 8014926:	2205      	movs	r2, #5
 8014928:	761a      	strb	r2, [r3, #24]
 801492a:	e009      	b.n	8014940 <USBH_HandleControl+0xbc>
        }
        /* No DATA stage */
        else
        {
          /* If there is No Data Transfer Stage */
          if (direction == USB_D2H)
 801492c:	7b7b      	ldrb	r3, [r7, #13]
 801492e:	2b80      	cmp	r3, #128	@ 0x80
 8014930:	d103      	bne.n	801493a <USBH_HandleControl+0xb6>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_STATUS_OUT;
 8014932:	687b      	ldr	r3, [r7, #4]
 8014934:	2209      	movs	r2, #9
 8014936:	761a      	strb	r2, [r3, #24]
 8014938:	e002      	b.n	8014940 <USBH_HandleControl+0xbc>
          }
          else
          {
            /* Data Direction is OUT */
            phost->Control.state = CTRL_STATUS_IN;
 801493a:	687b      	ldr	r3, [r7, #4]
 801493c:	2207      	movs	r2, #7
 801493e:	761a      	strb	r2, [r3, #24]
          }
        }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014940:	2300      	movs	r3, #0
 8014942:	2200      	movs	r2, #0
 8014944:	2103      	movs	r1, #3
 8014946:	6878      	ldr	r0, [r7, #4]
 8014948:	f7ff faa8 	bl	8013e9c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 801494c:	e15c      	b.n	8014c08 <USBH_HandleControl+0x384>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 801494e:	7bbb      	ldrb	r3, [r7, #14]
 8014950:	2b04      	cmp	r3, #4
 8014952:	d003      	beq.n	801495c <USBH_HandleControl+0xd8>
 8014954:	7bbb      	ldrb	r3, [r7, #14]
 8014956:	2b02      	cmp	r3, #2
 8014958:	f040 8156 	bne.w	8014c08 <USBH_HandleControl+0x384>
          phost->Control.state = CTRL_ERROR;
 801495c:	687b      	ldr	r3, [r7, #4]
 801495e:	220b      	movs	r2, #11
 8014960:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014962:	2300      	movs	r3, #0
 8014964:	2200      	movs	r2, #0
 8014966:	2103      	movs	r1, #3
 8014968:	6878      	ldr	r0, [r7, #4]
 801496a:	f7ff fa97 	bl	8013e9c <USBH_OS_PutMessage>
      break;
 801496e:	e14b      	b.n	8014c08 <USBH_HandleControl+0x384>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8014970:	687b      	ldr	r3, [r7, #4]
 8014972:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8014976:	b29a      	uxth	r2, r3
 8014978:	687b      	ldr	r3, [r7, #4]
 801497a:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 801497c:	687b      	ldr	r3, [r7, #4]
 801497e:	6899      	ldr	r1, [r3, #8]
 8014980:	687b      	ldr	r3, [r7, #4]
 8014982:	899a      	ldrh	r2, [r3, #12]
 8014984:	687b      	ldr	r3, [r7, #4]
 8014986:	791b      	ldrb	r3, [r3, #4]
 8014988:	6878      	ldr	r0, [r7, #4]
 801498a:	f000 f98a 	bl	8014ca2 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 801498e:	687b      	ldr	r3, [r7, #4]
 8014990:	2204      	movs	r2, #4
 8014992:	761a      	strb	r2, [r3, #24]
      break;
 8014994:	e141      	b.n	8014c1a <USBH_HandleControl+0x396>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8014996:	687b      	ldr	r3, [r7, #4]
 8014998:	791b      	ldrb	r3, [r3, #4]
 801499a:	4619      	mov	r1, r3
 801499c:	6878      	ldr	r0, [r7, #4]
 801499e:	f003 f89f 	bl	8017ae0 <USBH_LL_GetURBState>
 80149a2:	4603      	mov	r3, r0
 80149a4:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 80149a6:	7bbb      	ldrb	r3, [r7, #14]
 80149a8:	2b01      	cmp	r3, #1
 80149aa:	d109      	bne.n	80149c0 <USBH_HandleControl+0x13c>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 80149ac:	687b      	ldr	r3, [r7, #4]
 80149ae:	2209      	movs	r2, #9
 80149b0:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80149b2:	2300      	movs	r3, #0
 80149b4:	2200      	movs	r2, #0
 80149b6:	2103      	movs	r1, #3
 80149b8:	6878      	ldr	r0, [r7, #4]
 80149ba:	f7ff fa6f 	bl	8013e9c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 80149be:	e125      	b.n	8014c0c <USBH_HandleControl+0x388>
      else if (URB_Status == USBH_URB_STALL)
 80149c0:	7bbb      	ldrb	r3, [r7, #14]
 80149c2:	2b05      	cmp	r3, #5
 80149c4:	d108      	bne.n	80149d8 <USBH_HandleControl+0x154>
        status = USBH_NOT_SUPPORTED;
 80149c6:	2303      	movs	r3, #3
 80149c8:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80149ca:	2300      	movs	r3, #0
 80149cc:	2200      	movs	r2, #0
 80149ce:	2103      	movs	r1, #3
 80149d0:	6878      	ldr	r0, [r7, #4]
 80149d2:	f7ff fa63 	bl	8013e9c <USBH_OS_PutMessage>
      break;
 80149d6:	e119      	b.n	8014c0c <USBH_HandleControl+0x388>
        if (URB_Status == USBH_URB_ERROR)
 80149d8:	7bbb      	ldrb	r3, [r7, #14]
 80149da:	2b04      	cmp	r3, #4
 80149dc:	f040 8116 	bne.w	8014c0c <USBH_HandleControl+0x388>
          phost->Control.state = CTRL_ERROR;
 80149e0:	687b      	ldr	r3, [r7, #4]
 80149e2:	220b      	movs	r2, #11
 80149e4:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 80149e6:	2300      	movs	r3, #0
 80149e8:	2200      	movs	r2, #0
 80149ea:	2103      	movs	r1, #3
 80149ec:	6878      	ldr	r0, [r7, #4]
 80149ee:	f7ff fa55 	bl	8013e9c <USBH_OS_PutMessage>
      break;
 80149f2:	e10b      	b.n	8014c0c <USBH_HandleControl+0x388>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80149f4:	687b      	ldr	r3, [r7, #4]
 80149f6:	6899      	ldr	r1, [r3, #8]
 80149f8:	687b      	ldr	r3, [r7, #4]
 80149fa:	899a      	ldrh	r2, [r3, #12]
 80149fc:	687b      	ldr	r3, [r7, #4]
 80149fe:	795b      	ldrb	r3, [r3, #5]
 8014a00:	2001      	movs	r0, #1
 8014a02:	9000      	str	r0, [sp, #0]
 8014a04:	6878      	ldr	r0, [r7, #4]
 8014a06:	f000 f927 	bl	8014c58 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8014a0a:	687b      	ldr	r3, [r7, #4]
 8014a0c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8014a10:	b29a      	uxth	r2, r3
 8014a12:	687b      	ldr	r3, [r7, #4]
 8014a14:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8014a16:	687b      	ldr	r3, [r7, #4]
 8014a18:	2206      	movs	r2, #6
 8014a1a:	761a      	strb	r2, [r3, #24]
      break;
 8014a1c:	e0fd      	b.n	8014c1a <USBH_HandleControl+0x396>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8014a1e:	687b      	ldr	r3, [r7, #4]
 8014a20:	795b      	ldrb	r3, [r3, #5]
 8014a22:	4619      	mov	r1, r3
 8014a24:	6878      	ldr	r0, [r7, #4]
 8014a26:	f003 f85b 	bl	8017ae0 <USBH_LL_GetURBState>
 8014a2a:	4603      	mov	r3, r0
 8014a2c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8014a2e:	7bbb      	ldrb	r3, [r7, #14]
 8014a30:	2b01      	cmp	r3, #1
 8014a32:	d109      	bne.n	8014a48 <USBH_HandleControl+0x1c4>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8014a34:	687b      	ldr	r3, [r7, #4]
 8014a36:	2207      	movs	r2, #7
 8014a38:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014a3a:	2300      	movs	r3, #0
 8014a3c:	2200      	movs	r2, #0
 8014a3e:	2103      	movs	r1, #3
 8014a40:	6878      	ldr	r0, [r7, #4]
 8014a42:	f7ff fa2b 	bl	8013e9c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014a46:	e0e3      	b.n	8014c10 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_STALL)
 8014a48:	7bbb      	ldrb	r3, [r7, #14]
 8014a4a:	2b05      	cmp	r3, #5
 8014a4c:	d10b      	bne.n	8014a66 <USBH_HandleControl+0x1e2>
        phost->Control.state = CTRL_STALLED;
 8014a4e:	687b      	ldr	r3, [r7, #4]
 8014a50:	220c      	movs	r2, #12
 8014a52:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8014a54:	2303      	movs	r3, #3
 8014a56:	73fb      	strb	r3, [r7, #15]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014a58:	2300      	movs	r3, #0
 8014a5a:	2200      	movs	r2, #0
 8014a5c:	2103      	movs	r1, #3
 8014a5e:	6878      	ldr	r0, [r7, #4]
 8014a60:	f7ff fa1c 	bl	8013e9c <USBH_OS_PutMessage>
      break;
 8014a64:	e0d4      	b.n	8014c10 <USBH_HandleControl+0x38c>
      else if (URB_Status == USBH_URB_NOTREADY)
 8014a66:	7bbb      	ldrb	r3, [r7, #14]
 8014a68:	2b02      	cmp	r3, #2
 8014a6a:	d109      	bne.n	8014a80 <USBH_HandleControl+0x1fc>
        phost->Control.state = CTRL_DATA_OUT;
 8014a6c:	687b      	ldr	r3, [r7, #4]
 8014a6e:	2205      	movs	r2, #5
 8014a70:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014a72:	2300      	movs	r3, #0
 8014a74:	2200      	movs	r2, #0
 8014a76:	2103      	movs	r1, #3
 8014a78:	6878      	ldr	r0, [r7, #4]
 8014a7a:	f7ff fa0f 	bl	8013e9c <USBH_OS_PutMessage>
      break;
 8014a7e:	e0c7      	b.n	8014c10 <USBH_HandleControl+0x38c>
        if (URB_Status == USBH_URB_ERROR)
 8014a80:	7bbb      	ldrb	r3, [r7, #14]
 8014a82:	2b04      	cmp	r3, #4
 8014a84:	f040 80c4 	bne.w	8014c10 <USBH_HandleControl+0x38c>
          phost->Control.state = CTRL_ERROR;
 8014a88:	687b      	ldr	r3, [r7, #4]
 8014a8a:	220b      	movs	r2, #11
 8014a8c:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8014a8e:	2302      	movs	r3, #2
 8014a90:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014a92:	2300      	movs	r3, #0
 8014a94:	2200      	movs	r2, #0
 8014a96:	2103      	movs	r1, #3
 8014a98:	6878      	ldr	r0, [r7, #4]
 8014a9a:	f7ff f9ff 	bl	8013e9c <USBH_OS_PutMessage>
      break;
 8014a9e:	e0b7      	b.n	8014c10 <USBH_HandleControl+0x38c>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8014aa0:	687b      	ldr	r3, [r7, #4]
 8014aa2:	791b      	ldrb	r3, [r3, #4]
 8014aa4:	2200      	movs	r2, #0
 8014aa6:	2100      	movs	r1, #0
 8014aa8:	6878      	ldr	r0, [r7, #4]
 8014aaa:	f000 f8fa 	bl	8014ca2 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 8014aae:	687b      	ldr	r3, [r7, #4]
 8014ab0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8014ab4:	b29a      	uxth	r2, r3
 8014ab6:	687b      	ldr	r3, [r7, #4]
 8014ab8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8014aba:	687b      	ldr	r3, [r7, #4]
 8014abc:	2208      	movs	r2, #8
 8014abe:	761a      	strb	r2, [r3, #24]

      break;
 8014ac0:	e0ab      	b.n	8014c1a <USBH_HandleControl+0x396>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8014ac2:	687b      	ldr	r3, [r7, #4]
 8014ac4:	791b      	ldrb	r3, [r3, #4]
 8014ac6:	4619      	mov	r1, r3
 8014ac8:	6878      	ldr	r0, [r7, #4]
 8014aca:	f003 f809 	bl	8017ae0 <USBH_LL_GetURBState>
 8014ace:	4603      	mov	r3, r0
 8014ad0:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8014ad2:	7bbb      	ldrb	r3, [r7, #14]
 8014ad4:	2b01      	cmp	r3, #1
 8014ad6:	d10b      	bne.n	8014af0 <USBH_HandleControl+0x26c>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8014ad8:	687b      	ldr	r3, [r7, #4]
 8014ada:	220d      	movs	r2, #13
 8014adc:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8014ade:	2300      	movs	r3, #0
 8014ae0:	73fb      	strb	r3, [r7, #15]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014ae2:	2300      	movs	r3, #0
 8014ae4:	2200      	movs	r2, #0
 8014ae6:	2103      	movs	r1, #3
 8014ae8:	6878      	ldr	r0, [r7, #4]
 8014aea:	f7ff f9d7 	bl	8013e9c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014aee:	e091      	b.n	8014c14 <USBH_HandleControl+0x390>
      else if (URB_Status == USBH_URB_ERROR)
 8014af0:	7bbb      	ldrb	r3, [r7, #14]
 8014af2:	2b04      	cmp	r3, #4
 8014af4:	d109      	bne.n	8014b0a <USBH_HandleControl+0x286>
        phost->Control.state = CTRL_ERROR;
 8014af6:	687b      	ldr	r3, [r7, #4]
 8014af8:	220b      	movs	r2, #11
 8014afa:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014afc:	2300      	movs	r3, #0
 8014afe:	2200      	movs	r2, #0
 8014b00:	2103      	movs	r1, #3
 8014b02:	6878      	ldr	r0, [r7, #4]
 8014b04:	f7ff f9ca 	bl	8013e9c <USBH_OS_PutMessage>
      break;
 8014b08:	e084      	b.n	8014c14 <USBH_HandleControl+0x390>
        if (URB_Status == USBH_URB_STALL)
 8014b0a:	7bbb      	ldrb	r3, [r7, #14]
 8014b0c:	2b05      	cmp	r3, #5
 8014b0e:	f040 8081 	bne.w	8014c14 <USBH_HandleControl+0x390>
          status = USBH_NOT_SUPPORTED;
 8014b12:	2303      	movs	r3, #3
 8014b14:	73fb      	strb	r3, [r7, #15]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014b16:	2300      	movs	r3, #0
 8014b18:	2200      	movs	r2, #0
 8014b1a:	2103      	movs	r1, #3
 8014b1c:	6878      	ldr	r0, [r7, #4]
 8014b1e:	f7ff f9bd 	bl	8013e9c <USBH_OS_PutMessage>
      break;
 8014b22:	e077      	b.n	8014c14 <USBH_HandleControl+0x390>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8014b24:	687b      	ldr	r3, [r7, #4]
 8014b26:	795b      	ldrb	r3, [r3, #5]
 8014b28:	2201      	movs	r2, #1
 8014b2a:	9200      	str	r2, [sp, #0]
 8014b2c:	2200      	movs	r2, #0
 8014b2e:	2100      	movs	r1, #0
 8014b30:	6878      	ldr	r0, [r7, #4]
 8014b32:	f000 f891 	bl	8014c58 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8014b36:	687b      	ldr	r3, [r7, #4]
 8014b38:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 8014b3c:	b29a      	uxth	r2, r3
 8014b3e:	687b      	ldr	r3, [r7, #4]
 8014b40:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8014b42:	687b      	ldr	r3, [r7, #4]
 8014b44:	220a      	movs	r2, #10
 8014b46:	761a      	strb	r2, [r3, #24]
      break;
 8014b48:	e067      	b.n	8014c1a <USBH_HandleControl+0x396>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8014b4a:	687b      	ldr	r3, [r7, #4]
 8014b4c:	795b      	ldrb	r3, [r3, #5]
 8014b4e:	4619      	mov	r1, r3
 8014b50:	6878      	ldr	r0, [r7, #4]
 8014b52:	f002 ffc5 	bl	8017ae0 <USBH_LL_GetURBState>
 8014b56:	4603      	mov	r3, r0
 8014b58:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8014b5a:	7bbb      	ldrb	r3, [r7, #14]
 8014b5c:	2b01      	cmp	r3, #1
 8014b5e:	d10b      	bne.n	8014b78 <USBH_HandleControl+0x2f4>
      {
        status = USBH_OK;
 8014b60:	2300      	movs	r3, #0
 8014b62:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8014b64:	687b      	ldr	r3, [r7, #4]
 8014b66:	220d      	movs	r2, #13
 8014b68:	761a      	strb	r2, [r3, #24]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014b6a:	2300      	movs	r3, #0
 8014b6c:	2200      	movs	r2, #0
 8014b6e:	2103      	movs	r1, #3
 8014b70:	6878      	ldr	r0, [r7, #4]
 8014b72:	f7ff f993 	bl	8013e9c <USBH_OS_PutMessage>
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 8014b76:	e04f      	b.n	8014c18 <USBH_HandleControl+0x394>
      else if (URB_Status == USBH_URB_NOTREADY)
 8014b78:	7bbb      	ldrb	r3, [r7, #14]
 8014b7a:	2b02      	cmp	r3, #2
 8014b7c:	d109      	bne.n	8014b92 <USBH_HandleControl+0x30e>
        phost->Control.state = CTRL_STATUS_OUT;
 8014b7e:	687b      	ldr	r3, [r7, #4]
 8014b80:	2209      	movs	r2, #9
 8014b82:	761a      	strb	r2, [r3, #24]
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014b84:	2300      	movs	r3, #0
 8014b86:	2200      	movs	r2, #0
 8014b88:	2103      	movs	r1, #3
 8014b8a:	6878      	ldr	r0, [r7, #4]
 8014b8c:	f7ff f986 	bl	8013e9c <USBH_OS_PutMessage>
      break;
 8014b90:	e042      	b.n	8014c18 <USBH_HandleControl+0x394>
        if (URB_Status == USBH_URB_ERROR)
 8014b92:	7bbb      	ldrb	r3, [r7, #14]
 8014b94:	2b04      	cmp	r3, #4
 8014b96:	d13f      	bne.n	8014c18 <USBH_HandleControl+0x394>
          phost->Control.state = CTRL_ERROR;
 8014b98:	687b      	ldr	r3, [r7, #4]
 8014b9a:	220b      	movs	r2, #11
 8014b9c:	761a      	strb	r2, [r3, #24]
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
 8014b9e:	2300      	movs	r3, #0
 8014ba0:	2200      	movs	r2, #0
 8014ba2:	2103      	movs	r1, #3
 8014ba4:	6878      	ldr	r0, [r7, #4]
 8014ba6:	f7ff f979 	bl	8013e9c <USBH_OS_PutMessage>
      break;
 8014baa:	e035      	b.n	8014c18 <USBH_HandleControl+0x394>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8014bac:	687b      	ldr	r3, [r7, #4]
 8014bae:	7e5b      	ldrb	r3, [r3, #25]
 8014bb0:	3301      	adds	r3, #1
 8014bb2:	b2da      	uxtb	r2, r3
 8014bb4:	687b      	ldr	r3, [r7, #4]
 8014bb6:	765a      	strb	r2, [r3, #25]
 8014bb8:	687b      	ldr	r3, [r7, #4]
 8014bba:	7e5b      	ldrb	r3, [r3, #25]
 8014bbc:	2b02      	cmp	r3, #2
 8014bbe:	d806      	bhi.n	8014bce <USBH_HandleControl+0x34a>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8014bc0:	687b      	ldr	r3, [r7, #4]
 8014bc2:	2201      	movs	r2, #1
 8014bc4:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8014bc6:	687b      	ldr	r3, [r7, #4]
 8014bc8:	2201      	movs	r2, #1
 8014bca:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8014bcc:	e025      	b.n	8014c1a <USBH_HandleControl+0x396>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8014bce:	687b      	ldr	r3, [r7, #4]
 8014bd0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8014bd4:	2106      	movs	r1, #6
 8014bd6:	6878      	ldr	r0, [r7, #4]
 8014bd8:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8014bda:	687b      	ldr	r3, [r7, #4]
 8014bdc:	2200      	movs	r2, #0
 8014bde:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8014be0:	687b      	ldr	r3, [r7, #4]
 8014be2:	795b      	ldrb	r3, [r3, #5]
 8014be4:	4619      	mov	r1, r3
 8014be6:	6878      	ldr	r0, [r7, #4]
 8014be8:	f000 f90c 	bl	8014e04 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8014bec:	687b      	ldr	r3, [r7, #4]
 8014bee:	791b      	ldrb	r3, [r3, #4]
 8014bf0:	4619      	mov	r1, r3
 8014bf2:	6878      	ldr	r0, [r7, #4]
 8014bf4:	f000 f906 	bl	8014e04 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8014bf8:	687b      	ldr	r3, [r7, #4]
 8014bfa:	2200      	movs	r2, #0
 8014bfc:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8014bfe:	2302      	movs	r3, #2
 8014c00:	73fb      	strb	r3, [r7, #15]
      break;
 8014c02:	e00a      	b.n	8014c1a <USBH_HandleControl+0x396>

    default:
      break;
 8014c04:	bf00      	nop
 8014c06:	e008      	b.n	8014c1a <USBH_HandleControl+0x396>
      break;
 8014c08:	bf00      	nop
 8014c0a:	e006      	b.n	8014c1a <USBH_HandleControl+0x396>
      break;
 8014c0c:	bf00      	nop
 8014c0e:	e004      	b.n	8014c1a <USBH_HandleControl+0x396>
      break;
 8014c10:	bf00      	nop
 8014c12:	e002      	b.n	8014c1a <USBH_HandleControl+0x396>
      break;
 8014c14:	bf00      	nop
 8014c16:	e000      	b.n	8014c1a <USBH_HandleControl+0x396>
      break;
 8014c18:	bf00      	nop
  }

  return status;
 8014c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8014c1c:	4618      	mov	r0, r3
 8014c1e:	3710      	adds	r7, #16
 8014c20:	46bd      	mov	sp, r7
 8014c22:	bd80      	pop	{r7, pc}

08014c24 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8014c24:	b580      	push	{r7, lr}
 8014c26:	b088      	sub	sp, #32
 8014c28:	af04      	add	r7, sp, #16
 8014c2a:	60f8      	str	r0, [r7, #12]
 8014c2c:	60b9      	str	r1, [r7, #8]
 8014c2e:	4613      	mov	r3, r2
 8014c30:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014c32:	79f9      	ldrb	r1, [r7, #7]
 8014c34:	2300      	movs	r3, #0
 8014c36:	9303      	str	r3, [sp, #12]
 8014c38:	2308      	movs	r3, #8
 8014c3a:	9302      	str	r3, [sp, #8]
 8014c3c:	68bb      	ldr	r3, [r7, #8]
 8014c3e:	9301      	str	r3, [sp, #4]
 8014c40:	2300      	movs	r3, #0
 8014c42:	9300      	str	r3, [sp, #0]
 8014c44:	2300      	movs	r3, #0
 8014c46:	2200      	movs	r2, #0
 8014c48:	68f8      	ldr	r0, [r7, #12]
 8014c4a:	f002 ff18 	bl	8017a7e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8014c4e:	2300      	movs	r3, #0
}
 8014c50:	4618      	mov	r0, r3
 8014c52:	3710      	adds	r7, #16
 8014c54:	46bd      	mov	sp, r7
 8014c56:	bd80      	pop	{r7, pc}

08014c58 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8014c58:	b580      	push	{r7, lr}
 8014c5a:	b088      	sub	sp, #32
 8014c5c:	af04      	add	r7, sp, #16
 8014c5e:	60f8      	str	r0, [r7, #12]
 8014c60:	60b9      	str	r1, [r7, #8]
 8014c62:	4611      	mov	r1, r2
 8014c64:	461a      	mov	r2, r3
 8014c66:	460b      	mov	r3, r1
 8014c68:	80fb      	strh	r3, [r7, #6]
 8014c6a:	4613      	mov	r3, r2
 8014c6c:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8014c6e:	68fb      	ldr	r3, [r7, #12]
 8014c70:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014c74:	2b00      	cmp	r3, #0
 8014c76:	d001      	beq.n	8014c7c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8014c78:	2300      	movs	r3, #0
 8014c7a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014c7c:	7979      	ldrb	r1, [r7, #5]
 8014c7e:	7e3b      	ldrb	r3, [r7, #24]
 8014c80:	9303      	str	r3, [sp, #12]
 8014c82:	88fb      	ldrh	r3, [r7, #6]
 8014c84:	9302      	str	r3, [sp, #8]
 8014c86:	68bb      	ldr	r3, [r7, #8]
 8014c88:	9301      	str	r3, [sp, #4]
 8014c8a:	2301      	movs	r3, #1
 8014c8c:	9300      	str	r3, [sp, #0]
 8014c8e:	2300      	movs	r3, #0
 8014c90:	2200      	movs	r2, #0
 8014c92:	68f8      	ldr	r0, [r7, #12]
 8014c94:	f002 fef3 	bl	8017a7e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 8014c98:	2300      	movs	r3, #0
}
 8014c9a:	4618      	mov	r0, r3
 8014c9c:	3710      	adds	r7, #16
 8014c9e:	46bd      	mov	sp, r7
 8014ca0:	bd80      	pop	{r7, pc}

08014ca2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8014ca2:	b580      	push	{r7, lr}
 8014ca4:	b088      	sub	sp, #32
 8014ca6:	af04      	add	r7, sp, #16
 8014ca8:	60f8      	str	r0, [r7, #12]
 8014caa:	60b9      	str	r1, [r7, #8]
 8014cac:	4611      	mov	r1, r2
 8014cae:	461a      	mov	r2, r3
 8014cb0:	460b      	mov	r3, r1
 8014cb2:	80fb      	strh	r3, [r7, #6]
 8014cb4:	4613      	mov	r3, r2
 8014cb6:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014cb8:	7979      	ldrb	r1, [r7, #5]
 8014cba:	2300      	movs	r3, #0
 8014cbc:	9303      	str	r3, [sp, #12]
 8014cbe:	88fb      	ldrh	r3, [r7, #6]
 8014cc0:	9302      	str	r3, [sp, #8]
 8014cc2:	68bb      	ldr	r3, [r7, #8]
 8014cc4:	9301      	str	r3, [sp, #4]
 8014cc6:	2301      	movs	r3, #1
 8014cc8:	9300      	str	r3, [sp, #0]
 8014cca:	2300      	movs	r3, #0
 8014ccc:	2201      	movs	r2, #1
 8014cce:	68f8      	ldr	r0, [r7, #12]
 8014cd0:	f002 fed5 	bl	8017a7e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8014cd4:	2300      	movs	r3, #0

}
 8014cd6:	4618      	mov	r0, r3
 8014cd8:	3710      	adds	r7, #16
 8014cda:	46bd      	mov	sp, r7
 8014cdc:	bd80      	pop	{r7, pc}

08014cde <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8014cde:	b580      	push	{r7, lr}
 8014ce0:	b088      	sub	sp, #32
 8014ce2:	af04      	add	r7, sp, #16
 8014ce4:	60f8      	str	r0, [r7, #12]
 8014ce6:	60b9      	str	r1, [r7, #8]
 8014ce8:	4611      	mov	r1, r2
 8014cea:	461a      	mov	r2, r3
 8014cec:	460b      	mov	r3, r1
 8014cee:	80fb      	strh	r3, [r7, #6]
 8014cf0:	4613      	mov	r3, r2
 8014cf2:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8014cf4:	68fb      	ldr	r3, [r7, #12]
 8014cf6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8014cfa:	2b00      	cmp	r3, #0
 8014cfc:	d001      	beq.n	8014d02 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8014cfe:	2300      	movs	r3, #0
 8014d00:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014d02:	7979      	ldrb	r1, [r7, #5]
 8014d04:	7e3b      	ldrb	r3, [r7, #24]
 8014d06:	9303      	str	r3, [sp, #12]
 8014d08:	88fb      	ldrh	r3, [r7, #6]
 8014d0a:	9302      	str	r3, [sp, #8]
 8014d0c:	68bb      	ldr	r3, [r7, #8]
 8014d0e:	9301      	str	r3, [sp, #4]
 8014d10:	2301      	movs	r3, #1
 8014d12:	9300      	str	r3, [sp, #0]
 8014d14:	2302      	movs	r3, #2
 8014d16:	2200      	movs	r2, #0
 8014d18:	68f8      	ldr	r0, [r7, #12]
 8014d1a:	f002 feb0 	bl	8017a7e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8014d1e:	2300      	movs	r3, #0
}
 8014d20:	4618      	mov	r0, r3
 8014d22:	3710      	adds	r7, #16
 8014d24:	46bd      	mov	sp, r7
 8014d26:	bd80      	pop	{r7, pc}

08014d28 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8014d28:	b580      	push	{r7, lr}
 8014d2a:	b088      	sub	sp, #32
 8014d2c:	af04      	add	r7, sp, #16
 8014d2e:	60f8      	str	r0, [r7, #12]
 8014d30:	60b9      	str	r1, [r7, #8]
 8014d32:	4611      	mov	r1, r2
 8014d34:	461a      	mov	r2, r3
 8014d36:	460b      	mov	r3, r1
 8014d38:	80fb      	strh	r3, [r7, #6]
 8014d3a:	4613      	mov	r3, r2
 8014d3c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8014d3e:	7979      	ldrb	r1, [r7, #5]
 8014d40:	2300      	movs	r3, #0
 8014d42:	9303      	str	r3, [sp, #12]
 8014d44:	88fb      	ldrh	r3, [r7, #6]
 8014d46:	9302      	str	r3, [sp, #8]
 8014d48:	68bb      	ldr	r3, [r7, #8]
 8014d4a:	9301      	str	r3, [sp, #4]
 8014d4c:	2301      	movs	r3, #1
 8014d4e:	9300      	str	r3, [sp, #0]
 8014d50:	2302      	movs	r3, #2
 8014d52:	2201      	movs	r2, #1
 8014d54:	68f8      	ldr	r0, [r7, #12]
 8014d56:	f002 fe92 	bl	8017a7e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8014d5a:	2300      	movs	r3, #0
}
 8014d5c:	4618      	mov	r0, r3
 8014d5e:	3710      	adds	r7, #16
 8014d60:	46bd      	mov	sp, r7
 8014d62:	bd80      	pop	{r7, pc}

08014d64 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8014d64:	b580      	push	{r7, lr}
 8014d66:	b086      	sub	sp, #24
 8014d68:	af04      	add	r7, sp, #16
 8014d6a:	6078      	str	r0, [r7, #4]
 8014d6c:	4608      	mov	r0, r1
 8014d6e:	4611      	mov	r1, r2
 8014d70:	461a      	mov	r2, r3
 8014d72:	4603      	mov	r3, r0
 8014d74:	70fb      	strb	r3, [r7, #3]
 8014d76:	460b      	mov	r3, r1
 8014d78:	70bb      	strb	r3, [r7, #2]
 8014d7a:	4613      	mov	r3, r2
 8014d7c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 8014d7e:	7878      	ldrb	r0, [r7, #1]
 8014d80:	78ba      	ldrb	r2, [r7, #2]
 8014d82:	78f9      	ldrb	r1, [r7, #3]
 8014d84:	8b3b      	ldrh	r3, [r7, #24]
 8014d86:	9302      	str	r3, [sp, #8]
 8014d88:	7d3b      	ldrb	r3, [r7, #20]
 8014d8a:	9301      	str	r3, [sp, #4]
 8014d8c:	7c3b      	ldrb	r3, [r7, #16]
 8014d8e:	9300      	str	r3, [sp, #0]
 8014d90:	4603      	mov	r3, r0
 8014d92:	6878      	ldr	r0, [r7, #4]
 8014d94:	f002 fe37 	bl	8017a06 <USBH_LL_OpenPipe>

  return USBH_OK;
 8014d98:	2300      	movs	r3, #0
}
 8014d9a:	4618      	mov	r0, r3
 8014d9c:	3708      	adds	r7, #8
 8014d9e:	46bd      	mov	sp, r7
 8014da0:	bd80      	pop	{r7, pc}

08014da2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8014da2:	b580      	push	{r7, lr}
 8014da4:	b082      	sub	sp, #8
 8014da6:	af00      	add	r7, sp, #0
 8014da8:	6078      	str	r0, [r7, #4]
 8014daa:	460b      	mov	r3, r1
 8014dac:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8014dae:	78fb      	ldrb	r3, [r7, #3]
 8014db0:	4619      	mov	r1, r3
 8014db2:	6878      	ldr	r0, [r7, #4]
 8014db4:	f002 fe56 	bl	8017a64 <USBH_LL_ClosePipe>

  return USBH_OK;
 8014db8:	2300      	movs	r3, #0
}
 8014dba:	4618      	mov	r0, r3
 8014dbc:	3708      	adds	r7, #8
 8014dbe:	46bd      	mov	sp, r7
 8014dc0:	bd80      	pop	{r7, pc}

08014dc2 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8014dc2:	b580      	push	{r7, lr}
 8014dc4:	b084      	sub	sp, #16
 8014dc6:	af00      	add	r7, sp, #0
 8014dc8:	6078      	str	r0, [r7, #4]
 8014dca:	460b      	mov	r3, r1
 8014dcc:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8014dce:	6878      	ldr	r0, [r7, #4]
 8014dd0:	f000 f836 	bl	8014e40 <USBH_GetFreePipe>
 8014dd4:	4603      	mov	r3, r0
 8014dd6:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8014dd8:	89fb      	ldrh	r3, [r7, #14]
 8014dda:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8014dde:	4293      	cmp	r3, r2
 8014de0:	d00a      	beq.n	8014df8 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8014de2:	78fa      	ldrb	r2, [r7, #3]
 8014de4:	89fb      	ldrh	r3, [r7, #14]
 8014de6:	f003 030f 	and.w	r3, r3, #15
 8014dea:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8014dee:	6879      	ldr	r1, [r7, #4]
 8014df0:	33e0      	adds	r3, #224	@ 0xe0
 8014df2:	009b      	lsls	r3, r3, #2
 8014df4:	440b      	add	r3, r1
 8014df6:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8014df8:	89fb      	ldrh	r3, [r7, #14]
 8014dfa:	b2db      	uxtb	r3, r3
}
 8014dfc:	4618      	mov	r0, r3
 8014dfe:	3710      	adds	r7, #16
 8014e00:	46bd      	mov	sp, r7
 8014e02:	bd80      	pop	{r7, pc}

08014e04 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8014e04:	b480      	push	{r7}
 8014e06:	b083      	sub	sp, #12
 8014e08:	af00      	add	r7, sp, #0
 8014e0a:	6078      	str	r0, [r7, #4]
 8014e0c:	460b      	mov	r3, r1
 8014e0e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8014e10:	78fb      	ldrb	r3, [r7, #3]
 8014e12:	2b0f      	cmp	r3, #15
 8014e14:	d80d      	bhi.n	8014e32 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8014e16:	78fb      	ldrb	r3, [r7, #3]
 8014e18:	687a      	ldr	r2, [r7, #4]
 8014e1a:	33e0      	adds	r3, #224	@ 0xe0
 8014e1c:	009b      	lsls	r3, r3, #2
 8014e1e:	4413      	add	r3, r2
 8014e20:	685a      	ldr	r2, [r3, #4]
 8014e22:	78fb      	ldrb	r3, [r7, #3]
 8014e24:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8014e28:	6879      	ldr	r1, [r7, #4]
 8014e2a:	33e0      	adds	r3, #224	@ 0xe0
 8014e2c:	009b      	lsls	r3, r3, #2
 8014e2e:	440b      	add	r3, r1
 8014e30:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8014e32:	2300      	movs	r3, #0
}
 8014e34:	4618      	mov	r0, r3
 8014e36:	370c      	adds	r7, #12
 8014e38:	46bd      	mov	sp, r7
 8014e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e3e:	4770      	bx	lr

08014e40 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8014e40:	b480      	push	{r7}
 8014e42:	b085      	sub	sp, #20
 8014e44:	af00      	add	r7, sp, #0
 8014e46:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8014e48:	2300      	movs	r3, #0
 8014e4a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8014e4c:	2300      	movs	r3, #0
 8014e4e:	73fb      	strb	r3, [r7, #15]
 8014e50:	e00f      	b.n	8014e72 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8014e52:	7bfb      	ldrb	r3, [r7, #15]
 8014e54:	687a      	ldr	r2, [r7, #4]
 8014e56:	33e0      	adds	r3, #224	@ 0xe0
 8014e58:	009b      	lsls	r3, r3, #2
 8014e5a:	4413      	add	r3, r2
 8014e5c:	685b      	ldr	r3, [r3, #4]
 8014e5e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8014e62:	2b00      	cmp	r3, #0
 8014e64:	d102      	bne.n	8014e6c <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 8014e66:	7bfb      	ldrb	r3, [r7, #15]
 8014e68:	b29b      	uxth	r3, r3
 8014e6a:	e007      	b.n	8014e7c <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 8014e6c:	7bfb      	ldrb	r3, [r7, #15]
 8014e6e:	3301      	adds	r3, #1
 8014e70:	73fb      	strb	r3, [r7, #15]
 8014e72:	7bfb      	ldrb	r3, [r7, #15]
 8014e74:	2b0f      	cmp	r3, #15
 8014e76:	d9ec      	bls.n	8014e52 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 8014e78:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8014e7c:	4618      	mov	r0, r3
 8014e7e:	3714      	adds	r7, #20
 8014e80:	46bd      	mov	sp, r7
 8014e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014e86:	4770      	bx	lr

08014e88 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8014e88:	b480      	push	{r7}
 8014e8a:	b087      	sub	sp, #28
 8014e8c:	af00      	add	r7, sp, #0
 8014e8e:	60f8      	str	r0, [r7, #12]
 8014e90:	60b9      	str	r1, [r7, #8]
 8014e92:	4613      	mov	r3, r2
 8014e94:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8014e96:	2301      	movs	r3, #1
 8014e98:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8014e9a:	2300      	movs	r3, #0
 8014e9c:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8014e9e:	4b1f      	ldr	r3, [pc, #124]	@ (8014f1c <FATFS_LinkDriverEx+0x94>)
 8014ea0:	7a5b      	ldrb	r3, [r3, #9]
 8014ea2:	b2db      	uxtb	r3, r3
 8014ea4:	2b00      	cmp	r3, #0
 8014ea6:	d131      	bne.n	8014f0c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8014ea8:	4b1c      	ldr	r3, [pc, #112]	@ (8014f1c <FATFS_LinkDriverEx+0x94>)
 8014eaa:	7a5b      	ldrb	r3, [r3, #9]
 8014eac:	b2db      	uxtb	r3, r3
 8014eae:	461a      	mov	r2, r3
 8014eb0:	4b1a      	ldr	r3, [pc, #104]	@ (8014f1c <FATFS_LinkDriverEx+0x94>)
 8014eb2:	2100      	movs	r1, #0
 8014eb4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8014eb6:	4b19      	ldr	r3, [pc, #100]	@ (8014f1c <FATFS_LinkDriverEx+0x94>)
 8014eb8:	7a5b      	ldrb	r3, [r3, #9]
 8014eba:	b2db      	uxtb	r3, r3
 8014ebc:	4a17      	ldr	r2, [pc, #92]	@ (8014f1c <FATFS_LinkDriverEx+0x94>)
 8014ebe:	009b      	lsls	r3, r3, #2
 8014ec0:	4413      	add	r3, r2
 8014ec2:	68fa      	ldr	r2, [r7, #12]
 8014ec4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8014ec6:	4b15      	ldr	r3, [pc, #84]	@ (8014f1c <FATFS_LinkDriverEx+0x94>)
 8014ec8:	7a5b      	ldrb	r3, [r3, #9]
 8014eca:	b2db      	uxtb	r3, r3
 8014ecc:	461a      	mov	r2, r3
 8014ece:	4b13      	ldr	r3, [pc, #76]	@ (8014f1c <FATFS_LinkDriverEx+0x94>)
 8014ed0:	4413      	add	r3, r2
 8014ed2:	79fa      	ldrb	r2, [r7, #7]
 8014ed4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8014ed6:	4b11      	ldr	r3, [pc, #68]	@ (8014f1c <FATFS_LinkDriverEx+0x94>)
 8014ed8:	7a5b      	ldrb	r3, [r3, #9]
 8014eda:	b2db      	uxtb	r3, r3
 8014edc:	1c5a      	adds	r2, r3, #1
 8014ede:	b2d1      	uxtb	r1, r2
 8014ee0:	4a0e      	ldr	r2, [pc, #56]	@ (8014f1c <FATFS_LinkDriverEx+0x94>)
 8014ee2:	7251      	strb	r1, [r2, #9]
 8014ee4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8014ee6:	7dbb      	ldrb	r3, [r7, #22]
 8014ee8:	3330      	adds	r3, #48	@ 0x30
 8014eea:	b2da      	uxtb	r2, r3
 8014eec:	68bb      	ldr	r3, [r7, #8]
 8014eee:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8014ef0:	68bb      	ldr	r3, [r7, #8]
 8014ef2:	3301      	adds	r3, #1
 8014ef4:	223a      	movs	r2, #58	@ 0x3a
 8014ef6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8014ef8:	68bb      	ldr	r3, [r7, #8]
 8014efa:	3302      	adds	r3, #2
 8014efc:	222f      	movs	r2, #47	@ 0x2f
 8014efe:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8014f00:	68bb      	ldr	r3, [r7, #8]
 8014f02:	3303      	adds	r3, #3
 8014f04:	2200      	movs	r2, #0
 8014f06:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8014f08:	2300      	movs	r3, #0
 8014f0a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8014f0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8014f0e:	4618      	mov	r0, r3
 8014f10:	371c      	adds	r7, #28
 8014f12:	46bd      	mov	sp, r7
 8014f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f18:	4770      	bx	lr
 8014f1a:	bf00      	nop
 8014f1c:	200132b0 	.word	0x200132b0

08014f20 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8014f20:	b580      	push	{r7, lr}
 8014f22:	b082      	sub	sp, #8
 8014f24:	af00      	add	r7, sp, #0
 8014f26:	6078      	str	r0, [r7, #4]
 8014f28:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8014f2a:	2200      	movs	r2, #0
 8014f2c:	6839      	ldr	r1, [r7, #0]
 8014f2e:	6878      	ldr	r0, [r7, #4]
 8014f30:	f7ff ffaa 	bl	8014e88 <FATFS_LinkDriverEx>
 8014f34:	4603      	mov	r3, r0
}
 8014f36:	4618      	mov	r0, r3
 8014f38:	3708      	adds	r7, #8
 8014f3a:	46bd      	mov	sp, r7
 8014f3c:	bd80      	pop	{r7, pc}

08014f3e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8014f3e:	b480      	push	{r7}
 8014f40:	b085      	sub	sp, #20
 8014f42:	af00      	add	r7, sp, #0
 8014f44:	4603      	mov	r3, r0
 8014f46:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8014f48:	2300      	movs	r3, #0
 8014f4a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8014f4c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8014f50:	2b84      	cmp	r3, #132	@ 0x84
 8014f52:	d005      	beq.n	8014f60 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8014f54:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8014f58:	68fb      	ldr	r3, [r7, #12]
 8014f5a:	4413      	add	r3, r2
 8014f5c:	3303      	adds	r3, #3
 8014f5e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8014f60:	68fb      	ldr	r3, [r7, #12]
}
 8014f62:	4618      	mov	r0, r3
 8014f64:	3714      	adds	r7, #20
 8014f66:	46bd      	mov	sp, r7
 8014f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f6c:	4770      	bx	lr

08014f6e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8014f6e:	b480      	push	{r7}
 8014f70:	b083      	sub	sp, #12
 8014f72:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8014f74:	f3ef 8305 	mrs	r3, IPSR
 8014f78:	607b      	str	r3, [r7, #4]
  return(result);
 8014f7a:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8014f7c:	2b00      	cmp	r3, #0
 8014f7e:	bf14      	ite	ne
 8014f80:	2301      	movne	r3, #1
 8014f82:	2300      	moveq	r3, #0
 8014f84:	b2db      	uxtb	r3, r3
}
 8014f86:	4618      	mov	r0, r3
 8014f88:	370c      	adds	r7, #12
 8014f8a:	46bd      	mov	sp, r7
 8014f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014f90:	4770      	bx	lr

08014f92 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8014f92:	b580      	push	{r7, lr}
 8014f94:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8014f96:	f001 f9cd 	bl	8016334 <vTaskStartScheduler>
  
  return osOK;
 8014f9a:	2300      	movs	r3, #0
}
 8014f9c:	4618      	mov	r0, r3
 8014f9e:	bd80      	pop	{r7, pc}

08014fa0 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 8014fa0:	b580      	push	{r7, lr}
 8014fa2:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 8014fa4:	f001 fe2e 	bl	8016c04 <xTaskGetSchedulerState>
 8014fa8:	4603      	mov	r3, r0
 8014faa:	2b01      	cmp	r3, #1
 8014fac:	d101      	bne.n	8014fb2 <osKernelRunning+0x12>
    return 0;
 8014fae:	2300      	movs	r3, #0
 8014fb0:	e000      	b.n	8014fb4 <osKernelRunning+0x14>
  else
    return 1;
 8014fb2:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 8014fb4:	4618      	mov	r0, r3
 8014fb6:	bd80      	pop	{r7, pc}

08014fb8 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 8014fb8:	b580      	push	{r7, lr}
 8014fba:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 8014fbc:	f7ff ffd7 	bl	8014f6e <inHandlerMode>
 8014fc0:	4603      	mov	r3, r0
 8014fc2:	2b00      	cmp	r3, #0
 8014fc4:	d003      	beq.n	8014fce <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 8014fc6:	f001 fad9 	bl	801657c <xTaskGetTickCountFromISR>
 8014fca:	4603      	mov	r3, r0
 8014fcc:	e002      	b.n	8014fd4 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 8014fce:	f001 fac5 	bl	801655c <xTaskGetTickCount>
 8014fd2:	4603      	mov	r3, r0
  }
}
 8014fd4:	4618      	mov	r0, r3
 8014fd6:	bd80      	pop	{r7, pc}

08014fd8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8014fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014fda:	b089      	sub	sp, #36	@ 0x24
 8014fdc:	af04      	add	r7, sp, #16
 8014fde:	6078      	str	r0, [r7, #4]
 8014fe0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8014fe2:	687b      	ldr	r3, [r7, #4]
 8014fe4:	695b      	ldr	r3, [r3, #20]
 8014fe6:	2b00      	cmp	r3, #0
 8014fe8:	d020      	beq.n	801502c <osThreadCreate+0x54>
 8014fea:	687b      	ldr	r3, [r7, #4]
 8014fec:	699b      	ldr	r3, [r3, #24]
 8014fee:	2b00      	cmp	r3, #0
 8014ff0:	d01c      	beq.n	801502c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8014ff2:	687b      	ldr	r3, [r7, #4]
 8014ff4:	685c      	ldr	r4, [r3, #4]
 8014ff6:	687b      	ldr	r3, [r7, #4]
 8014ff8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8014ffa:	687b      	ldr	r3, [r7, #4]
 8014ffc:	691e      	ldr	r6, [r3, #16]
 8014ffe:	687b      	ldr	r3, [r7, #4]
 8015000:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015004:	4618      	mov	r0, r3
 8015006:	f7ff ff9a 	bl	8014f3e <makeFreeRtosPriority>
 801500a:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 801500c:	687b      	ldr	r3, [r7, #4]
 801500e:	695b      	ldr	r3, [r3, #20]
 8015010:	687a      	ldr	r2, [r7, #4]
 8015012:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015014:	9202      	str	r2, [sp, #8]
 8015016:	9301      	str	r3, [sp, #4]
 8015018:	9100      	str	r1, [sp, #0]
 801501a:	683b      	ldr	r3, [r7, #0]
 801501c:	4632      	mov	r2, r6
 801501e:	4629      	mov	r1, r5
 8015020:	4620      	mov	r0, r4
 8015022:	f000 ffa5 	bl	8015f70 <xTaskCreateStatic>
 8015026:	4603      	mov	r3, r0
 8015028:	60fb      	str	r3, [r7, #12]
 801502a:	e01c      	b.n	8015066 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 801502c:	687b      	ldr	r3, [r7, #4]
 801502e:	685c      	ldr	r4, [r3, #4]
 8015030:	687b      	ldr	r3, [r7, #4]
 8015032:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8015034:	687b      	ldr	r3, [r7, #4]
 8015036:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015038:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 801503a:	687b      	ldr	r3, [r7, #4]
 801503c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8015040:	4618      	mov	r0, r3
 8015042:	f7ff ff7c 	bl	8014f3e <makeFreeRtosPriority>
 8015046:	4602      	mov	r2, r0
 8015048:	f107 030c 	add.w	r3, r7, #12
 801504c:	9301      	str	r3, [sp, #4]
 801504e:	9200      	str	r2, [sp, #0]
 8015050:	683b      	ldr	r3, [r7, #0]
 8015052:	4632      	mov	r2, r6
 8015054:	4629      	mov	r1, r5
 8015056:	4620      	mov	r0, r4
 8015058:	f000 fff0 	bl	801603c <xTaskCreate>
 801505c:	4603      	mov	r3, r0
 801505e:	2b01      	cmp	r3, #1
 8015060:	d001      	beq.n	8015066 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8015062:	2300      	movs	r3, #0
 8015064:	e000      	b.n	8015068 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8015066:	68fb      	ldr	r3, [r7, #12]
}
 8015068:	4618      	mov	r0, r3
 801506a:	3714      	adds	r7, #20
 801506c:	46bd      	mov	sp, r7
 801506e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08015070 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8015070:	b580      	push	{r7, lr}
 8015072:	b084      	sub	sp, #16
 8015074:	af00      	add	r7, sp, #0
 8015076:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8015078:	687b      	ldr	r3, [r7, #4]
 801507a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 801507c:	68fb      	ldr	r3, [r7, #12]
 801507e:	2b00      	cmp	r3, #0
 8015080:	d001      	beq.n	8015086 <osDelay+0x16>
 8015082:	68fb      	ldr	r3, [r7, #12]
 8015084:	e000      	b.n	8015088 <osDelay+0x18>
 8015086:	2301      	movs	r3, #1
 8015088:	4618      	mov	r0, r3
 801508a:	f001 f91b 	bl	80162c4 <vTaskDelay>
  
  return osOK;
 801508e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8015090:	4618      	mov	r0, r3
 8015092:	3710      	adds	r7, #16
 8015094:	46bd      	mov	sp, r7
 8015096:	bd80      	pop	{r7, pc}

08015098 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8015098:	b590      	push	{r4, r7, lr}
 801509a:	b085      	sub	sp, #20
 801509c:	af02      	add	r7, sp, #8
 801509e:	6078      	str	r0, [r7, #4]
 80150a0:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 80150a2:	687b      	ldr	r3, [r7, #4]
 80150a4:	689b      	ldr	r3, [r3, #8]
 80150a6:	2b00      	cmp	r3, #0
 80150a8:	d011      	beq.n	80150ce <osMessageCreate+0x36>
 80150aa:	687b      	ldr	r3, [r7, #4]
 80150ac:	68db      	ldr	r3, [r3, #12]
 80150ae:	2b00      	cmp	r3, #0
 80150b0:	d00d      	beq.n	80150ce <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 80150b2:	687b      	ldr	r3, [r7, #4]
 80150b4:	6818      	ldr	r0, [r3, #0]
 80150b6:	687b      	ldr	r3, [r7, #4]
 80150b8:	6859      	ldr	r1, [r3, #4]
 80150ba:	687b      	ldr	r3, [r7, #4]
 80150bc:	689a      	ldr	r2, [r3, #8]
 80150be:	687b      	ldr	r3, [r7, #4]
 80150c0:	68db      	ldr	r3, [r3, #12]
 80150c2:	2400      	movs	r4, #0
 80150c4:	9400      	str	r4, [sp, #0]
 80150c6:	f000 f9f9 	bl	80154bc <xQueueGenericCreateStatic>
 80150ca:	4603      	mov	r3, r0
 80150cc:	e008      	b.n	80150e0 <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 80150ce:	687b      	ldr	r3, [r7, #4]
 80150d0:	6818      	ldr	r0, [r3, #0]
 80150d2:	687b      	ldr	r3, [r7, #4]
 80150d4:	685b      	ldr	r3, [r3, #4]
 80150d6:	2200      	movs	r2, #0
 80150d8:	4619      	mov	r1, r3
 80150da:	f000 fa76 	bl	80155ca <xQueueGenericCreate>
 80150de:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 80150e0:	4618      	mov	r0, r3
 80150e2:	370c      	adds	r7, #12
 80150e4:	46bd      	mov	sp, r7
 80150e6:	bd90      	pop	{r4, r7, pc}

080150e8 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 80150e8:	b580      	push	{r7, lr}
 80150ea:	b086      	sub	sp, #24
 80150ec:	af00      	add	r7, sp, #0
 80150ee:	60f8      	str	r0, [r7, #12]
 80150f0:	60b9      	str	r1, [r7, #8]
 80150f2:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 80150f4:	2300      	movs	r3, #0
 80150f6:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 80150f8:	687b      	ldr	r3, [r7, #4]
 80150fa:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 80150fc:	697b      	ldr	r3, [r7, #20]
 80150fe:	2b00      	cmp	r3, #0
 8015100:	d101      	bne.n	8015106 <osMessagePut+0x1e>
    ticks = 1;
 8015102:	2301      	movs	r3, #1
 8015104:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8015106:	f7ff ff32 	bl	8014f6e <inHandlerMode>
 801510a:	4603      	mov	r3, r0
 801510c:	2b00      	cmp	r3, #0
 801510e:	d018      	beq.n	8015142 <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8015110:	f107 0210 	add.w	r2, r7, #16
 8015114:	f107 0108 	add.w	r1, r7, #8
 8015118:	2300      	movs	r3, #0
 801511a:	68f8      	ldr	r0, [r7, #12]
 801511c:	f000 fbc2 	bl	80158a4 <xQueueGenericSendFromISR>
 8015120:	4603      	mov	r3, r0
 8015122:	2b01      	cmp	r3, #1
 8015124:	d001      	beq.n	801512a <osMessagePut+0x42>
      return osErrorOS;
 8015126:	23ff      	movs	r3, #255	@ 0xff
 8015128:	e018      	b.n	801515c <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 801512a:	693b      	ldr	r3, [r7, #16]
 801512c:	2b00      	cmp	r3, #0
 801512e:	d014      	beq.n	801515a <osMessagePut+0x72>
 8015130:	4b0c      	ldr	r3, [pc, #48]	@ (8015164 <osMessagePut+0x7c>)
 8015132:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015136:	601a      	str	r2, [r3, #0]
 8015138:	f3bf 8f4f 	dsb	sy
 801513c:	f3bf 8f6f 	isb	sy
 8015140:	e00b      	b.n	801515a <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8015142:	f107 0108 	add.w	r1, r7, #8
 8015146:	2300      	movs	r3, #0
 8015148:	697a      	ldr	r2, [r7, #20]
 801514a:	68f8      	ldr	r0, [r7, #12]
 801514c:	f000 faa0 	bl	8015690 <xQueueGenericSend>
 8015150:	4603      	mov	r3, r0
 8015152:	2b01      	cmp	r3, #1
 8015154:	d001      	beq.n	801515a <osMessagePut+0x72>
      return osErrorOS;
 8015156:	23ff      	movs	r3, #255	@ 0xff
 8015158:	e000      	b.n	801515c <osMessagePut+0x74>
    }
  }
  
  return osOK;
 801515a:	2300      	movs	r3, #0
}
 801515c:	4618      	mov	r0, r3
 801515e:	3718      	adds	r7, #24
 8015160:	46bd      	mov	sp, r7
 8015162:	bd80      	pop	{r7, pc}
 8015164:	e000ed04 	.word	0xe000ed04

08015168 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8015168:	b590      	push	{r4, r7, lr}
 801516a:	b08b      	sub	sp, #44	@ 0x2c
 801516c:	af00      	add	r7, sp, #0
 801516e:	60f8      	str	r0, [r7, #12]
 8015170:	60b9      	str	r1, [r7, #8]
 8015172:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8015174:	68bb      	ldr	r3, [r7, #8]
 8015176:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8015178:	2300      	movs	r3, #0
 801517a:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 801517c:	68bb      	ldr	r3, [r7, #8]
 801517e:	2b00      	cmp	r3, #0
 8015180:	d10a      	bne.n	8015198 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8015182:	2380      	movs	r3, #128	@ 0x80
 8015184:	617b      	str	r3, [r7, #20]
    return event;
 8015186:	68fb      	ldr	r3, [r7, #12]
 8015188:	461c      	mov	r4, r3
 801518a:	f107 0314 	add.w	r3, r7, #20
 801518e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8015192:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8015196:	e054      	b.n	8015242 <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8015198:	2300      	movs	r3, #0
 801519a:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 801519c:	2300      	movs	r3, #0
 801519e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 80151a0:	687b      	ldr	r3, [r7, #4]
 80151a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80151a6:	d103      	bne.n	80151b0 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 80151a8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80151ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80151ae:	e009      	b.n	80151c4 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 80151b0:	687b      	ldr	r3, [r7, #4]
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	d006      	beq.n	80151c4 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 80151b6:	687b      	ldr	r3, [r7, #4]
 80151b8:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 80151ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151bc:	2b00      	cmp	r3, #0
 80151be:	d101      	bne.n	80151c4 <osMessageGet+0x5c>
      ticks = 1;
 80151c0:	2301      	movs	r3, #1
 80151c2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 80151c4:	f7ff fed3 	bl	8014f6e <inHandlerMode>
 80151c8:	4603      	mov	r3, r0
 80151ca:	2b00      	cmp	r3, #0
 80151cc:	d01c      	beq.n	8015208 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 80151ce:	f107 0220 	add.w	r2, r7, #32
 80151d2:	f107 0314 	add.w	r3, r7, #20
 80151d6:	3304      	adds	r3, #4
 80151d8:	4619      	mov	r1, r3
 80151da:	68b8      	ldr	r0, [r7, #8]
 80151dc:	f000 fcee 	bl	8015bbc <xQueueReceiveFromISR>
 80151e0:	4603      	mov	r3, r0
 80151e2:	2b01      	cmp	r3, #1
 80151e4:	d102      	bne.n	80151ec <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 80151e6:	2310      	movs	r3, #16
 80151e8:	617b      	str	r3, [r7, #20]
 80151ea:	e001      	b.n	80151f0 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 80151ec:	2300      	movs	r3, #0
 80151ee:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 80151f0:	6a3b      	ldr	r3, [r7, #32]
 80151f2:	2b00      	cmp	r3, #0
 80151f4:	d01d      	beq.n	8015232 <osMessageGet+0xca>
 80151f6:	4b15      	ldr	r3, [pc, #84]	@ (801524c <osMessageGet+0xe4>)
 80151f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80151fc:	601a      	str	r2, [r3, #0]
 80151fe:	f3bf 8f4f 	dsb	sy
 8015202:	f3bf 8f6f 	isb	sy
 8015206:	e014      	b.n	8015232 <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8015208:	f107 0314 	add.w	r3, r7, #20
 801520c:	3304      	adds	r3, #4
 801520e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015210:	4619      	mov	r1, r3
 8015212:	68b8      	ldr	r0, [r7, #8]
 8015214:	f000 fbea 	bl	80159ec <xQueueReceive>
 8015218:	4603      	mov	r3, r0
 801521a:	2b01      	cmp	r3, #1
 801521c:	d102      	bne.n	8015224 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 801521e:	2310      	movs	r3, #16
 8015220:	617b      	str	r3, [r7, #20]
 8015222:	e006      	b.n	8015232 <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8015224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015226:	2b00      	cmp	r3, #0
 8015228:	d101      	bne.n	801522e <osMessageGet+0xc6>
 801522a:	2300      	movs	r3, #0
 801522c:	e000      	b.n	8015230 <osMessageGet+0xc8>
 801522e:	2340      	movs	r3, #64	@ 0x40
 8015230:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 8015232:	68fb      	ldr	r3, [r7, #12]
 8015234:	461c      	mov	r4, r3
 8015236:	f107 0314 	add.w	r3, r7, #20
 801523a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801523e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8015242:	68f8      	ldr	r0, [r7, #12]
 8015244:	372c      	adds	r7, #44	@ 0x2c
 8015246:	46bd      	mov	sp, r7
 8015248:	bd90      	pop	{r4, r7, pc}
 801524a:	bf00      	nop
 801524c:	e000ed04 	.word	0xe000ed04

08015250 <osMessageWaiting>:
* @brief  Get the number of messaged stored in a queue.
* @param  queue_id  message queue ID obtained with \ref osMessageCreate.
* @retval number of messages stored in a queue.
*/
uint32_t osMessageWaiting(osMessageQId queue_id)
{
 8015250:	b580      	push	{r7, lr}
 8015252:	b082      	sub	sp, #8
 8015254:	af00      	add	r7, sp, #0
 8015256:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 8015258:	f7ff fe89 	bl	8014f6e <inHandlerMode>
 801525c:	4603      	mov	r3, r0
 801525e:	2b00      	cmp	r3, #0
 8015260:	d004      	beq.n	801526c <osMessageWaiting+0x1c>
    return uxQueueMessagesWaitingFromISR(queue_id);
 8015262:	6878      	ldr	r0, [r7, #4]
 8015264:	f000 fd53 	bl	8015d0e <uxQueueMessagesWaitingFromISR>
 8015268:	4603      	mov	r3, r0
 801526a:	e003      	b.n	8015274 <osMessageWaiting+0x24>
  }
  else
  {
    return uxQueueMessagesWaiting(queue_id);
 801526c:	6878      	ldr	r0, [r7, #4]
 801526e:	f000 fd2d 	bl	8015ccc <uxQueueMessagesWaiting>
 8015272:	4603      	mov	r3, r0
  }
}
 8015274:	4618      	mov	r0, r3
 8015276:	3708      	adds	r7, #8
 8015278:	46bd      	mov	sp, r7
 801527a:	bd80      	pop	{r7, pc}

0801527c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 801527c:	b480      	push	{r7}
 801527e:	b083      	sub	sp, #12
 8015280:	af00      	add	r7, sp, #0
 8015282:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015284:	687b      	ldr	r3, [r7, #4]
 8015286:	f103 0208 	add.w	r2, r3, #8
 801528a:	687b      	ldr	r3, [r7, #4]
 801528c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 801528e:	687b      	ldr	r3, [r7, #4]
 8015290:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8015294:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8015296:	687b      	ldr	r3, [r7, #4]
 8015298:	f103 0208 	add.w	r2, r3, #8
 801529c:	687b      	ldr	r3, [r7, #4]
 801529e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80152a0:	687b      	ldr	r3, [r7, #4]
 80152a2:	f103 0208 	add.w	r2, r3, #8
 80152a6:	687b      	ldr	r3, [r7, #4]
 80152a8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80152aa:	687b      	ldr	r3, [r7, #4]
 80152ac:	2200      	movs	r2, #0
 80152ae:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80152b0:	bf00      	nop
 80152b2:	370c      	adds	r7, #12
 80152b4:	46bd      	mov	sp, r7
 80152b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152ba:	4770      	bx	lr

080152bc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80152bc:	b480      	push	{r7}
 80152be:	b083      	sub	sp, #12
 80152c0:	af00      	add	r7, sp, #0
 80152c2:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80152c4:	687b      	ldr	r3, [r7, #4]
 80152c6:	2200      	movs	r2, #0
 80152c8:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80152ca:	bf00      	nop
 80152cc:	370c      	adds	r7, #12
 80152ce:	46bd      	mov	sp, r7
 80152d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80152d4:	4770      	bx	lr

080152d6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80152d6:	b480      	push	{r7}
 80152d8:	b085      	sub	sp, #20
 80152da:	af00      	add	r7, sp, #0
 80152dc:	6078      	str	r0, [r7, #4]
 80152de:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80152e0:	687b      	ldr	r3, [r7, #4]
 80152e2:	685b      	ldr	r3, [r3, #4]
 80152e4:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80152e6:	683b      	ldr	r3, [r7, #0]
 80152e8:	68fa      	ldr	r2, [r7, #12]
 80152ea:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80152ec:	68fb      	ldr	r3, [r7, #12]
 80152ee:	689a      	ldr	r2, [r3, #8]
 80152f0:	683b      	ldr	r3, [r7, #0]
 80152f2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80152f4:	68fb      	ldr	r3, [r7, #12]
 80152f6:	689b      	ldr	r3, [r3, #8]
 80152f8:	683a      	ldr	r2, [r7, #0]
 80152fa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80152fc:	68fb      	ldr	r3, [r7, #12]
 80152fe:	683a      	ldr	r2, [r7, #0]
 8015300:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8015302:	683b      	ldr	r3, [r7, #0]
 8015304:	687a      	ldr	r2, [r7, #4]
 8015306:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8015308:	687b      	ldr	r3, [r7, #4]
 801530a:	681b      	ldr	r3, [r3, #0]
 801530c:	1c5a      	adds	r2, r3, #1
 801530e:	687b      	ldr	r3, [r7, #4]
 8015310:	601a      	str	r2, [r3, #0]
}
 8015312:	bf00      	nop
 8015314:	3714      	adds	r7, #20
 8015316:	46bd      	mov	sp, r7
 8015318:	f85d 7b04 	ldr.w	r7, [sp], #4
 801531c:	4770      	bx	lr

0801531e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 801531e:	b480      	push	{r7}
 8015320:	b085      	sub	sp, #20
 8015322:	af00      	add	r7, sp, #0
 8015324:	6078      	str	r0, [r7, #4]
 8015326:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8015328:	683b      	ldr	r3, [r7, #0]
 801532a:	681b      	ldr	r3, [r3, #0]
 801532c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 801532e:	68bb      	ldr	r3, [r7, #8]
 8015330:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015334:	d103      	bne.n	801533e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8015336:	687b      	ldr	r3, [r7, #4]
 8015338:	691b      	ldr	r3, [r3, #16]
 801533a:	60fb      	str	r3, [r7, #12]
 801533c:	e00c      	b.n	8015358 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 801533e:	687b      	ldr	r3, [r7, #4]
 8015340:	3308      	adds	r3, #8
 8015342:	60fb      	str	r3, [r7, #12]
 8015344:	e002      	b.n	801534c <vListInsert+0x2e>
 8015346:	68fb      	ldr	r3, [r7, #12]
 8015348:	685b      	ldr	r3, [r3, #4]
 801534a:	60fb      	str	r3, [r7, #12]
 801534c:	68fb      	ldr	r3, [r7, #12]
 801534e:	685b      	ldr	r3, [r3, #4]
 8015350:	681b      	ldr	r3, [r3, #0]
 8015352:	68ba      	ldr	r2, [r7, #8]
 8015354:	429a      	cmp	r2, r3
 8015356:	d2f6      	bcs.n	8015346 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8015358:	68fb      	ldr	r3, [r7, #12]
 801535a:	685a      	ldr	r2, [r3, #4]
 801535c:	683b      	ldr	r3, [r7, #0]
 801535e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8015360:	683b      	ldr	r3, [r7, #0]
 8015362:	685b      	ldr	r3, [r3, #4]
 8015364:	683a      	ldr	r2, [r7, #0]
 8015366:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8015368:	683b      	ldr	r3, [r7, #0]
 801536a:	68fa      	ldr	r2, [r7, #12]
 801536c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 801536e:	68fb      	ldr	r3, [r7, #12]
 8015370:	683a      	ldr	r2, [r7, #0]
 8015372:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8015374:	683b      	ldr	r3, [r7, #0]
 8015376:	687a      	ldr	r2, [r7, #4]
 8015378:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801537a:	687b      	ldr	r3, [r7, #4]
 801537c:	681b      	ldr	r3, [r3, #0]
 801537e:	1c5a      	adds	r2, r3, #1
 8015380:	687b      	ldr	r3, [r7, #4]
 8015382:	601a      	str	r2, [r3, #0]
}
 8015384:	bf00      	nop
 8015386:	3714      	adds	r7, #20
 8015388:	46bd      	mov	sp, r7
 801538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801538e:	4770      	bx	lr

08015390 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8015390:	b480      	push	{r7}
 8015392:	b085      	sub	sp, #20
 8015394:	af00      	add	r7, sp, #0
 8015396:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8015398:	687b      	ldr	r3, [r7, #4]
 801539a:	691b      	ldr	r3, [r3, #16]
 801539c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 801539e:	687b      	ldr	r3, [r7, #4]
 80153a0:	685b      	ldr	r3, [r3, #4]
 80153a2:	687a      	ldr	r2, [r7, #4]
 80153a4:	6892      	ldr	r2, [r2, #8]
 80153a6:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80153a8:	687b      	ldr	r3, [r7, #4]
 80153aa:	689b      	ldr	r3, [r3, #8]
 80153ac:	687a      	ldr	r2, [r7, #4]
 80153ae:	6852      	ldr	r2, [r2, #4]
 80153b0:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80153b2:	68fb      	ldr	r3, [r7, #12]
 80153b4:	685b      	ldr	r3, [r3, #4]
 80153b6:	687a      	ldr	r2, [r7, #4]
 80153b8:	429a      	cmp	r2, r3
 80153ba:	d103      	bne.n	80153c4 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80153bc:	687b      	ldr	r3, [r7, #4]
 80153be:	689a      	ldr	r2, [r3, #8]
 80153c0:	68fb      	ldr	r3, [r7, #12]
 80153c2:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80153c4:	687b      	ldr	r3, [r7, #4]
 80153c6:	2200      	movs	r2, #0
 80153c8:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80153ca:	68fb      	ldr	r3, [r7, #12]
 80153cc:	681b      	ldr	r3, [r3, #0]
 80153ce:	1e5a      	subs	r2, r3, #1
 80153d0:	68fb      	ldr	r3, [r7, #12]
 80153d2:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80153d4:	68fb      	ldr	r3, [r7, #12]
 80153d6:	681b      	ldr	r3, [r3, #0]
}
 80153d8:	4618      	mov	r0, r3
 80153da:	3714      	adds	r7, #20
 80153dc:	46bd      	mov	sp, r7
 80153de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153e2:	4770      	bx	lr

080153e4 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80153e4:	b580      	push	{r7, lr}
 80153e6:	b084      	sub	sp, #16
 80153e8:	af00      	add	r7, sp, #0
 80153ea:	6078      	str	r0, [r7, #4]
 80153ec:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80153ee:	687b      	ldr	r3, [r7, #4]
 80153f0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80153f2:	68fb      	ldr	r3, [r7, #12]
 80153f4:	2b00      	cmp	r3, #0
 80153f6:	d10d      	bne.n	8015414 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80153f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153fc:	b672      	cpsid	i
 80153fe:	f383 8811 	msr	BASEPRI, r3
 8015402:	f3bf 8f6f 	isb	sy
 8015406:	f3bf 8f4f 	dsb	sy
 801540a:	b662      	cpsie	i
 801540c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801540e:	bf00      	nop
 8015410:	bf00      	nop
 8015412:	e7fd      	b.n	8015410 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8015414:	f001 fe12 	bl	801703c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015418:	68fb      	ldr	r3, [r7, #12]
 801541a:	681a      	ldr	r2, [r3, #0]
 801541c:	68fb      	ldr	r3, [r7, #12]
 801541e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015420:	68f9      	ldr	r1, [r7, #12]
 8015422:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8015424:	fb01 f303 	mul.w	r3, r1, r3
 8015428:	441a      	add	r2, r3
 801542a:	68fb      	ldr	r3, [r7, #12]
 801542c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801542e:	68fb      	ldr	r3, [r7, #12]
 8015430:	2200      	movs	r2, #0
 8015432:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8015434:	68fb      	ldr	r3, [r7, #12]
 8015436:	681a      	ldr	r2, [r3, #0]
 8015438:	68fb      	ldr	r3, [r7, #12]
 801543a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801543c:	68fb      	ldr	r3, [r7, #12]
 801543e:	681a      	ldr	r2, [r3, #0]
 8015440:	68fb      	ldr	r3, [r7, #12]
 8015442:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015444:	3b01      	subs	r3, #1
 8015446:	68f9      	ldr	r1, [r7, #12]
 8015448:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801544a:	fb01 f303 	mul.w	r3, r1, r3
 801544e:	441a      	add	r2, r3
 8015450:	68fb      	ldr	r3, [r7, #12]
 8015452:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8015454:	68fb      	ldr	r3, [r7, #12]
 8015456:	22ff      	movs	r2, #255	@ 0xff
 8015458:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801545c:	68fb      	ldr	r3, [r7, #12]
 801545e:	22ff      	movs	r2, #255	@ 0xff
 8015460:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8015464:	683b      	ldr	r3, [r7, #0]
 8015466:	2b00      	cmp	r3, #0
 8015468:	d114      	bne.n	8015494 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801546a:	68fb      	ldr	r3, [r7, #12]
 801546c:	691b      	ldr	r3, [r3, #16]
 801546e:	2b00      	cmp	r3, #0
 8015470:	d01a      	beq.n	80154a8 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015472:	68fb      	ldr	r3, [r7, #12]
 8015474:	3310      	adds	r3, #16
 8015476:	4618      	mov	r0, r3
 8015478:	f001 f9fa 	bl	8016870 <xTaskRemoveFromEventList>
 801547c:	4603      	mov	r3, r0
 801547e:	2b00      	cmp	r3, #0
 8015480:	d012      	beq.n	80154a8 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8015482:	4b0d      	ldr	r3, [pc, #52]	@ (80154b8 <xQueueGenericReset+0xd4>)
 8015484:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015488:	601a      	str	r2, [r3, #0]
 801548a:	f3bf 8f4f 	dsb	sy
 801548e:	f3bf 8f6f 	isb	sy
 8015492:	e009      	b.n	80154a8 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8015494:	68fb      	ldr	r3, [r7, #12]
 8015496:	3310      	adds	r3, #16
 8015498:	4618      	mov	r0, r3
 801549a:	f7ff feef 	bl	801527c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 801549e:	68fb      	ldr	r3, [r7, #12]
 80154a0:	3324      	adds	r3, #36	@ 0x24
 80154a2:	4618      	mov	r0, r3
 80154a4:	f7ff feea 	bl	801527c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80154a8:	f001 fdfe 	bl	80170a8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80154ac:	2301      	movs	r3, #1
}
 80154ae:	4618      	mov	r0, r3
 80154b0:	3710      	adds	r7, #16
 80154b2:	46bd      	mov	sp, r7
 80154b4:	bd80      	pop	{r7, pc}
 80154b6:	bf00      	nop
 80154b8:	e000ed04 	.word	0xe000ed04

080154bc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80154bc:	b580      	push	{r7, lr}
 80154be:	b08e      	sub	sp, #56	@ 0x38
 80154c0:	af02      	add	r7, sp, #8
 80154c2:	60f8      	str	r0, [r7, #12]
 80154c4:	60b9      	str	r1, [r7, #8]
 80154c6:	607a      	str	r2, [r7, #4]
 80154c8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80154ca:	68fb      	ldr	r3, [r7, #12]
 80154cc:	2b00      	cmp	r3, #0
 80154ce:	d10d      	bne.n	80154ec <xQueueGenericCreateStatic+0x30>
	__asm volatile
 80154d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80154d4:	b672      	cpsid	i
 80154d6:	f383 8811 	msr	BASEPRI, r3
 80154da:	f3bf 8f6f 	isb	sy
 80154de:	f3bf 8f4f 	dsb	sy
 80154e2:	b662      	cpsie	i
 80154e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80154e6:	bf00      	nop
 80154e8:	bf00      	nop
 80154ea:	e7fd      	b.n	80154e8 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80154ec:	683b      	ldr	r3, [r7, #0]
 80154ee:	2b00      	cmp	r3, #0
 80154f0:	d10d      	bne.n	801550e <xQueueGenericCreateStatic+0x52>
	__asm volatile
 80154f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80154f6:	b672      	cpsid	i
 80154f8:	f383 8811 	msr	BASEPRI, r3
 80154fc:	f3bf 8f6f 	isb	sy
 8015500:	f3bf 8f4f 	dsb	sy
 8015504:	b662      	cpsie	i
 8015506:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8015508:	bf00      	nop
 801550a:	bf00      	nop
 801550c:	e7fd      	b.n	801550a <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801550e:	687b      	ldr	r3, [r7, #4]
 8015510:	2b00      	cmp	r3, #0
 8015512:	d002      	beq.n	801551a <xQueueGenericCreateStatic+0x5e>
 8015514:	68bb      	ldr	r3, [r7, #8]
 8015516:	2b00      	cmp	r3, #0
 8015518:	d001      	beq.n	801551e <xQueueGenericCreateStatic+0x62>
 801551a:	2301      	movs	r3, #1
 801551c:	e000      	b.n	8015520 <xQueueGenericCreateStatic+0x64>
 801551e:	2300      	movs	r3, #0
 8015520:	2b00      	cmp	r3, #0
 8015522:	d10d      	bne.n	8015540 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8015524:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015528:	b672      	cpsid	i
 801552a:	f383 8811 	msr	BASEPRI, r3
 801552e:	f3bf 8f6f 	isb	sy
 8015532:	f3bf 8f4f 	dsb	sy
 8015536:	b662      	cpsie	i
 8015538:	623b      	str	r3, [r7, #32]
}
 801553a:	bf00      	nop
 801553c:	bf00      	nop
 801553e:	e7fd      	b.n	801553c <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8015540:	687b      	ldr	r3, [r7, #4]
 8015542:	2b00      	cmp	r3, #0
 8015544:	d102      	bne.n	801554c <xQueueGenericCreateStatic+0x90>
 8015546:	68bb      	ldr	r3, [r7, #8]
 8015548:	2b00      	cmp	r3, #0
 801554a:	d101      	bne.n	8015550 <xQueueGenericCreateStatic+0x94>
 801554c:	2301      	movs	r3, #1
 801554e:	e000      	b.n	8015552 <xQueueGenericCreateStatic+0x96>
 8015550:	2300      	movs	r3, #0
 8015552:	2b00      	cmp	r3, #0
 8015554:	d10d      	bne.n	8015572 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 8015556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801555a:	b672      	cpsid	i
 801555c:	f383 8811 	msr	BASEPRI, r3
 8015560:	f3bf 8f6f 	isb	sy
 8015564:	f3bf 8f4f 	dsb	sy
 8015568:	b662      	cpsie	i
 801556a:	61fb      	str	r3, [r7, #28]
}
 801556c:	bf00      	nop
 801556e:	bf00      	nop
 8015570:	e7fd      	b.n	801556e <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8015572:	2348      	movs	r3, #72	@ 0x48
 8015574:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8015576:	697b      	ldr	r3, [r7, #20]
 8015578:	2b48      	cmp	r3, #72	@ 0x48
 801557a:	d00d      	beq.n	8015598 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 801557c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015580:	b672      	cpsid	i
 8015582:	f383 8811 	msr	BASEPRI, r3
 8015586:	f3bf 8f6f 	isb	sy
 801558a:	f3bf 8f4f 	dsb	sy
 801558e:	b662      	cpsie	i
 8015590:	61bb      	str	r3, [r7, #24]
}
 8015592:	bf00      	nop
 8015594:	bf00      	nop
 8015596:	e7fd      	b.n	8015594 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8015598:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801559a:	683b      	ldr	r3, [r7, #0]
 801559c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 801559e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155a0:	2b00      	cmp	r3, #0
 80155a2:	d00d      	beq.n	80155c0 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80155a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155a6:	2201      	movs	r2, #1
 80155a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80155ac:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80155b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80155b2:	9300      	str	r3, [sp, #0]
 80155b4:	4613      	mov	r3, r2
 80155b6:	687a      	ldr	r2, [r7, #4]
 80155b8:	68b9      	ldr	r1, [r7, #8]
 80155ba:	68f8      	ldr	r0, [r7, #12]
 80155bc:	f000 f848 	bl	8015650 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80155c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80155c2:	4618      	mov	r0, r3
 80155c4:	3730      	adds	r7, #48	@ 0x30
 80155c6:	46bd      	mov	sp, r7
 80155c8:	bd80      	pop	{r7, pc}

080155ca <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80155ca:	b580      	push	{r7, lr}
 80155cc:	b08a      	sub	sp, #40	@ 0x28
 80155ce:	af02      	add	r7, sp, #8
 80155d0:	60f8      	str	r0, [r7, #12]
 80155d2:	60b9      	str	r1, [r7, #8]
 80155d4:	4613      	mov	r3, r2
 80155d6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80155d8:	68fb      	ldr	r3, [r7, #12]
 80155da:	2b00      	cmp	r3, #0
 80155dc:	d10d      	bne.n	80155fa <xQueueGenericCreate+0x30>
	__asm volatile
 80155de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80155e2:	b672      	cpsid	i
 80155e4:	f383 8811 	msr	BASEPRI, r3
 80155e8:	f3bf 8f6f 	isb	sy
 80155ec:	f3bf 8f4f 	dsb	sy
 80155f0:	b662      	cpsie	i
 80155f2:	613b      	str	r3, [r7, #16]
}
 80155f4:	bf00      	nop
 80155f6:	bf00      	nop
 80155f8:	e7fd      	b.n	80155f6 <xQueueGenericCreate+0x2c>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80155fa:	68bb      	ldr	r3, [r7, #8]
 80155fc:	2b00      	cmp	r3, #0
 80155fe:	d102      	bne.n	8015606 <xQueueGenericCreate+0x3c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8015600:	2300      	movs	r3, #0
 8015602:	61fb      	str	r3, [r7, #28]
 8015604:	e004      	b.n	8015610 <xQueueGenericCreate+0x46>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015606:	68fb      	ldr	r3, [r7, #12]
 8015608:	68ba      	ldr	r2, [r7, #8]
 801560a:	fb02 f303 	mul.w	r3, r2, r3
 801560e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8015610:	69fb      	ldr	r3, [r7, #28]
 8015612:	3348      	adds	r3, #72	@ 0x48
 8015614:	4618      	mov	r0, r3
 8015616:	f001 fe3f 	bl	8017298 <pvPortMalloc>
 801561a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 801561c:	69bb      	ldr	r3, [r7, #24]
 801561e:	2b00      	cmp	r3, #0
 8015620:	d011      	beq.n	8015646 <xQueueGenericCreate+0x7c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8015622:	69bb      	ldr	r3, [r7, #24]
 8015624:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8015626:	697b      	ldr	r3, [r7, #20]
 8015628:	3348      	adds	r3, #72	@ 0x48
 801562a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801562c:	69bb      	ldr	r3, [r7, #24]
 801562e:	2200      	movs	r2, #0
 8015630:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8015634:	79fa      	ldrb	r2, [r7, #7]
 8015636:	69bb      	ldr	r3, [r7, #24]
 8015638:	9300      	str	r3, [sp, #0]
 801563a:	4613      	mov	r3, r2
 801563c:	697a      	ldr	r2, [r7, #20]
 801563e:	68b9      	ldr	r1, [r7, #8]
 8015640:	68f8      	ldr	r0, [r7, #12]
 8015642:	f000 f805 	bl	8015650 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8015646:	69bb      	ldr	r3, [r7, #24]
	}
 8015648:	4618      	mov	r0, r3
 801564a:	3720      	adds	r7, #32
 801564c:	46bd      	mov	sp, r7
 801564e:	bd80      	pop	{r7, pc}

08015650 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8015650:	b580      	push	{r7, lr}
 8015652:	b084      	sub	sp, #16
 8015654:	af00      	add	r7, sp, #0
 8015656:	60f8      	str	r0, [r7, #12]
 8015658:	60b9      	str	r1, [r7, #8]
 801565a:	607a      	str	r2, [r7, #4]
 801565c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801565e:	68bb      	ldr	r3, [r7, #8]
 8015660:	2b00      	cmp	r3, #0
 8015662:	d103      	bne.n	801566c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8015664:	69bb      	ldr	r3, [r7, #24]
 8015666:	69ba      	ldr	r2, [r7, #24]
 8015668:	601a      	str	r2, [r3, #0]
 801566a:	e002      	b.n	8015672 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801566c:	69bb      	ldr	r3, [r7, #24]
 801566e:	687a      	ldr	r2, [r7, #4]
 8015670:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8015672:	69bb      	ldr	r3, [r7, #24]
 8015674:	68fa      	ldr	r2, [r7, #12]
 8015676:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8015678:	69bb      	ldr	r3, [r7, #24]
 801567a:	68ba      	ldr	r2, [r7, #8]
 801567c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801567e:	2101      	movs	r1, #1
 8015680:	69b8      	ldr	r0, [r7, #24]
 8015682:	f7ff feaf 	bl	80153e4 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8015686:	bf00      	nop
 8015688:	3710      	adds	r7, #16
 801568a:	46bd      	mov	sp, r7
 801568c:	bd80      	pop	{r7, pc}
	...

08015690 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8015690:	b580      	push	{r7, lr}
 8015692:	b08e      	sub	sp, #56	@ 0x38
 8015694:	af00      	add	r7, sp, #0
 8015696:	60f8      	str	r0, [r7, #12]
 8015698:	60b9      	str	r1, [r7, #8]
 801569a:	607a      	str	r2, [r7, #4]
 801569c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 801569e:	2300      	movs	r3, #0
 80156a0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80156a2:	68fb      	ldr	r3, [r7, #12]
 80156a4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80156a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156a8:	2b00      	cmp	r3, #0
 80156aa:	d10d      	bne.n	80156c8 <xQueueGenericSend+0x38>
	__asm volatile
 80156ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156b0:	b672      	cpsid	i
 80156b2:	f383 8811 	msr	BASEPRI, r3
 80156b6:	f3bf 8f6f 	isb	sy
 80156ba:	f3bf 8f4f 	dsb	sy
 80156be:	b662      	cpsie	i
 80156c0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80156c2:	bf00      	nop
 80156c4:	bf00      	nop
 80156c6:	e7fd      	b.n	80156c4 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80156c8:	68bb      	ldr	r3, [r7, #8]
 80156ca:	2b00      	cmp	r3, #0
 80156cc:	d103      	bne.n	80156d6 <xQueueGenericSend+0x46>
 80156ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80156d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80156d2:	2b00      	cmp	r3, #0
 80156d4:	d101      	bne.n	80156da <xQueueGenericSend+0x4a>
 80156d6:	2301      	movs	r3, #1
 80156d8:	e000      	b.n	80156dc <xQueueGenericSend+0x4c>
 80156da:	2300      	movs	r3, #0
 80156dc:	2b00      	cmp	r3, #0
 80156de:	d10d      	bne.n	80156fc <xQueueGenericSend+0x6c>
	__asm volatile
 80156e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80156e4:	b672      	cpsid	i
 80156e6:	f383 8811 	msr	BASEPRI, r3
 80156ea:	f3bf 8f6f 	isb	sy
 80156ee:	f3bf 8f4f 	dsb	sy
 80156f2:	b662      	cpsie	i
 80156f4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80156f6:	bf00      	nop
 80156f8:	bf00      	nop
 80156fa:	e7fd      	b.n	80156f8 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80156fc:	683b      	ldr	r3, [r7, #0]
 80156fe:	2b02      	cmp	r3, #2
 8015700:	d103      	bne.n	801570a <xQueueGenericSend+0x7a>
 8015702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015704:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015706:	2b01      	cmp	r3, #1
 8015708:	d101      	bne.n	801570e <xQueueGenericSend+0x7e>
 801570a:	2301      	movs	r3, #1
 801570c:	e000      	b.n	8015710 <xQueueGenericSend+0x80>
 801570e:	2300      	movs	r3, #0
 8015710:	2b00      	cmp	r3, #0
 8015712:	d10d      	bne.n	8015730 <xQueueGenericSend+0xa0>
	__asm volatile
 8015714:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015718:	b672      	cpsid	i
 801571a:	f383 8811 	msr	BASEPRI, r3
 801571e:	f3bf 8f6f 	isb	sy
 8015722:	f3bf 8f4f 	dsb	sy
 8015726:	b662      	cpsie	i
 8015728:	623b      	str	r3, [r7, #32]
}
 801572a:	bf00      	nop
 801572c:	bf00      	nop
 801572e:	e7fd      	b.n	801572c <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015730:	f001 fa68 	bl	8016c04 <xTaskGetSchedulerState>
 8015734:	4603      	mov	r3, r0
 8015736:	2b00      	cmp	r3, #0
 8015738:	d102      	bne.n	8015740 <xQueueGenericSend+0xb0>
 801573a:	687b      	ldr	r3, [r7, #4]
 801573c:	2b00      	cmp	r3, #0
 801573e:	d101      	bne.n	8015744 <xQueueGenericSend+0xb4>
 8015740:	2301      	movs	r3, #1
 8015742:	e000      	b.n	8015746 <xQueueGenericSend+0xb6>
 8015744:	2300      	movs	r3, #0
 8015746:	2b00      	cmp	r3, #0
 8015748:	d10d      	bne.n	8015766 <xQueueGenericSend+0xd6>
	__asm volatile
 801574a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801574e:	b672      	cpsid	i
 8015750:	f383 8811 	msr	BASEPRI, r3
 8015754:	f3bf 8f6f 	isb	sy
 8015758:	f3bf 8f4f 	dsb	sy
 801575c:	b662      	cpsie	i
 801575e:	61fb      	str	r3, [r7, #28]
}
 8015760:	bf00      	nop
 8015762:	bf00      	nop
 8015764:	e7fd      	b.n	8015762 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8015766:	f001 fc69 	bl	801703c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801576a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801576c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801576e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015770:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015772:	429a      	cmp	r2, r3
 8015774:	d302      	bcc.n	801577c <xQueueGenericSend+0xec>
 8015776:	683b      	ldr	r3, [r7, #0]
 8015778:	2b02      	cmp	r3, #2
 801577a:	d129      	bne.n	80157d0 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801577c:	683a      	ldr	r2, [r7, #0]
 801577e:	68b9      	ldr	r1, [r7, #8]
 8015780:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015782:	f000 fae5 	bl	8015d50 <prvCopyDataToQueue>
 8015786:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015788:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801578a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801578c:	2b00      	cmp	r3, #0
 801578e:	d010      	beq.n	80157b2 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015792:	3324      	adds	r3, #36	@ 0x24
 8015794:	4618      	mov	r0, r3
 8015796:	f001 f86b 	bl	8016870 <xTaskRemoveFromEventList>
 801579a:	4603      	mov	r3, r0
 801579c:	2b00      	cmp	r3, #0
 801579e:	d013      	beq.n	80157c8 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80157a0:	4b3f      	ldr	r3, [pc, #252]	@ (80158a0 <xQueueGenericSend+0x210>)
 80157a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80157a6:	601a      	str	r2, [r3, #0]
 80157a8:	f3bf 8f4f 	dsb	sy
 80157ac:	f3bf 8f6f 	isb	sy
 80157b0:	e00a      	b.n	80157c8 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80157b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80157b4:	2b00      	cmp	r3, #0
 80157b6:	d007      	beq.n	80157c8 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80157b8:	4b39      	ldr	r3, [pc, #228]	@ (80158a0 <xQueueGenericSend+0x210>)
 80157ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80157be:	601a      	str	r2, [r3, #0]
 80157c0:	f3bf 8f4f 	dsb	sy
 80157c4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80157c8:	f001 fc6e 	bl	80170a8 <vPortExitCritical>
				return pdPASS;
 80157cc:	2301      	movs	r3, #1
 80157ce:	e063      	b.n	8015898 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80157d0:	687b      	ldr	r3, [r7, #4]
 80157d2:	2b00      	cmp	r3, #0
 80157d4:	d103      	bne.n	80157de <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80157d6:	f001 fc67 	bl	80170a8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80157da:	2300      	movs	r3, #0
 80157dc:	e05c      	b.n	8015898 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 80157de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80157e0:	2b00      	cmp	r3, #0
 80157e2:	d106      	bne.n	80157f2 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80157e4:	f107 0314 	add.w	r3, r7, #20
 80157e8:	4618      	mov	r0, r3
 80157ea:	f001 f8a7 	bl	801693c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80157ee:	2301      	movs	r3, #1
 80157f0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80157f2:	f001 fc59 	bl	80170a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80157f6:	f000 fe03 	bl	8016400 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80157fa:	f001 fc1f 	bl	801703c <vPortEnterCritical>
 80157fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015800:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015804:	b25b      	sxtb	r3, r3
 8015806:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 801580a:	d103      	bne.n	8015814 <xQueueGenericSend+0x184>
 801580c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801580e:	2200      	movs	r2, #0
 8015810:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015816:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801581a:	b25b      	sxtb	r3, r3
 801581c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015820:	d103      	bne.n	801582a <xQueueGenericSend+0x19a>
 8015822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015824:	2200      	movs	r2, #0
 8015826:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801582a:	f001 fc3d 	bl	80170a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801582e:	1d3a      	adds	r2, r7, #4
 8015830:	f107 0314 	add.w	r3, r7, #20
 8015834:	4611      	mov	r1, r2
 8015836:	4618      	mov	r0, r3
 8015838:	f001 f896 	bl	8016968 <xTaskCheckForTimeOut>
 801583c:	4603      	mov	r3, r0
 801583e:	2b00      	cmp	r3, #0
 8015840:	d124      	bne.n	801588c <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8015842:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015844:	f000 fb7c 	bl	8015f40 <prvIsQueueFull>
 8015848:	4603      	mov	r3, r0
 801584a:	2b00      	cmp	r3, #0
 801584c:	d018      	beq.n	8015880 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801584e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015850:	3310      	adds	r3, #16
 8015852:	687a      	ldr	r2, [r7, #4]
 8015854:	4611      	mov	r1, r2
 8015856:	4618      	mov	r0, r3
 8015858:	f000 ffe2 	bl	8016820 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801585c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801585e:	f000 fb07 	bl	8015e70 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8015862:	f000 fddb 	bl	801641c <xTaskResumeAll>
 8015866:	4603      	mov	r3, r0
 8015868:	2b00      	cmp	r3, #0
 801586a:	f47f af7c 	bne.w	8015766 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 801586e:	4b0c      	ldr	r3, [pc, #48]	@ (80158a0 <xQueueGenericSend+0x210>)
 8015870:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015874:	601a      	str	r2, [r3, #0]
 8015876:	f3bf 8f4f 	dsb	sy
 801587a:	f3bf 8f6f 	isb	sy
 801587e:	e772      	b.n	8015766 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8015880:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015882:	f000 faf5 	bl	8015e70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015886:	f000 fdc9 	bl	801641c <xTaskResumeAll>
 801588a:	e76c      	b.n	8015766 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801588c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801588e:	f000 faef 	bl	8015e70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015892:	f000 fdc3 	bl	801641c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8015896:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8015898:	4618      	mov	r0, r3
 801589a:	3738      	adds	r7, #56	@ 0x38
 801589c:	46bd      	mov	sp, r7
 801589e:	bd80      	pop	{r7, pc}
 80158a0:	e000ed04 	.word	0xe000ed04

080158a4 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80158a4:	b580      	push	{r7, lr}
 80158a6:	b08e      	sub	sp, #56	@ 0x38
 80158a8:	af00      	add	r7, sp, #0
 80158aa:	60f8      	str	r0, [r7, #12]
 80158ac:	60b9      	str	r1, [r7, #8]
 80158ae:	607a      	str	r2, [r7, #4]
 80158b0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80158b2:	68fb      	ldr	r3, [r7, #12]
 80158b4:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80158b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158b8:	2b00      	cmp	r3, #0
 80158ba:	d10d      	bne.n	80158d8 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 80158bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80158c0:	b672      	cpsid	i
 80158c2:	f383 8811 	msr	BASEPRI, r3
 80158c6:	f3bf 8f6f 	isb	sy
 80158ca:	f3bf 8f4f 	dsb	sy
 80158ce:	b662      	cpsie	i
 80158d0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80158d2:	bf00      	nop
 80158d4:	bf00      	nop
 80158d6:	e7fd      	b.n	80158d4 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80158d8:	68bb      	ldr	r3, [r7, #8]
 80158da:	2b00      	cmp	r3, #0
 80158dc:	d103      	bne.n	80158e6 <xQueueGenericSendFromISR+0x42>
 80158de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80158e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80158e2:	2b00      	cmp	r3, #0
 80158e4:	d101      	bne.n	80158ea <xQueueGenericSendFromISR+0x46>
 80158e6:	2301      	movs	r3, #1
 80158e8:	e000      	b.n	80158ec <xQueueGenericSendFromISR+0x48>
 80158ea:	2300      	movs	r3, #0
 80158ec:	2b00      	cmp	r3, #0
 80158ee:	d10d      	bne.n	801590c <xQueueGenericSendFromISR+0x68>
	__asm volatile
 80158f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80158f4:	b672      	cpsid	i
 80158f6:	f383 8811 	msr	BASEPRI, r3
 80158fa:	f3bf 8f6f 	isb	sy
 80158fe:	f3bf 8f4f 	dsb	sy
 8015902:	b662      	cpsie	i
 8015904:	623b      	str	r3, [r7, #32]
}
 8015906:	bf00      	nop
 8015908:	bf00      	nop
 801590a:	e7fd      	b.n	8015908 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801590c:	683b      	ldr	r3, [r7, #0]
 801590e:	2b02      	cmp	r3, #2
 8015910:	d103      	bne.n	801591a <xQueueGenericSendFromISR+0x76>
 8015912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015914:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015916:	2b01      	cmp	r3, #1
 8015918:	d101      	bne.n	801591e <xQueueGenericSendFromISR+0x7a>
 801591a:	2301      	movs	r3, #1
 801591c:	e000      	b.n	8015920 <xQueueGenericSendFromISR+0x7c>
 801591e:	2300      	movs	r3, #0
 8015920:	2b00      	cmp	r3, #0
 8015922:	d10d      	bne.n	8015940 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8015924:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015928:	b672      	cpsid	i
 801592a:	f383 8811 	msr	BASEPRI, r3
 801592e:	f3bf 8f6f 	isb	sy
 8015932:	f3bf 8f4f 	dsb	sy
 8015936:	b662      	cpsie	i
 8015938:	61fb      	str	r3, [r7, #28]
}
 801593a:	bf00      	nop
 801593c:	bf00      	nop
 801593e:	e7fd      	b.n	801593c <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015940:	f001 fc64 	bl	801720c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8015944:	f3ef 8211 	mrs	r2, BASEPRI
 8015948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801594c:	b672      	cpsid	i
 801594e:	f383 8811 	msr	BASEPRI, r3
 8015952:	f3bf 8f6f 	isb	sy
 8015956:	f3bf 8f4f 	dsb	sy
 801595a:	b662      	cpsie	i
 801595c:	61ba      	str	r2, [r7, #24]
 801595e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8015960:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015962:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8015964:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015966:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801596a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801596c:	429a      	cmp	r2, r3
 801596e:	d302      	bcc.n	8015976 <xQueueGenericSendFromISR+0xd2>
 8015970:	683b      	ldr	r3, [r7, #0]
 8015972:	2b02      	cmp	r3, #2
 8015974:	d12c      	bne.n	80159d0 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8015976:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015978:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801597c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8015980:	683a      	ldr	r2, [r7, #0]
 8015982:	68b9      	ldr	r1, [r7, #8]
 8015984:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015986:	f000 f9e3 	bl	8015d50 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801598a:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 801598e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015992:	d112      	bne.n	80159ba <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015996:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015998:	2b00      	cmp	r3, #0
 801599a:	d016      	beq.n	80159ca <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801599c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801599e:	3324      	adds	r3, #36	@ 0x24
 80159a0:	4618      	mov	r0, r3
 80159a2:	f000 ff65 	bl	8016870 <xTaskRemoveFromEventList>
 80159a6:	4603      	mov	r3, r0
 80159a8:	2b00      	cmp	r3, #0
 80159aa:	d00e      	beq.n	80159ca <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80159ac:	687b      	ldr	r3, [r7, #4]
 80159ae:	2b00      	cmp	r3, #0
 80159b0:	d00b      	beq.n	80159ca <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80159b2:	687b      	ldr	r3, [r7, #4]
 80159b4:	2201      	movs	r2, #1
 80159b6:	601a      	str	r2, [r3, #0]
 80159b8:	e007      	b.n	80159ca <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80159ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80159be:	3301      	adds	r3, #1
 80159c0:	b2db      	uxtb	r3, r3
 80159c2:	b25a      	sxtb	r2, r3
 80159c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80159c6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80159ca:	2301      	movs	r3, #1
 80159cc:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 80159ce:	e001      	b.n	80159d4 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80159d0:	2300      	movs	r3, #0
 80159d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80159d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80159d6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80159d8:	693b      	ldr	r3, [r7, #16]
 80159da:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80159de:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80159e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80159e2:	4618      	mov	r0, r3
 80159e4:	3738      	adds	r7, #56	@ 0x38
 80159e6:	46bd      	mov	sp, r7
 80159e8:	bd80      	pop	{r7, pc}
	...

080159ec <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80159ec:	b580      	push	{r7, lr}
 80159ee:	b08c      	sub	sp, #48	@ 0x30
 80159f0:	af00      	add	r7, sp, #0
 80159f2:	60f8      	str	r0, [r7, #12]
 80159f4:	60b9      	str	r1, [r7, #8]
 80159f6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80159f8:	2300      	movs	r3, #0
 80159fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80159fc:	68fb      	ldr	r3, [r7, #12]
 80159fe:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8015a00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a02:	2b00      	cmp	r3, #0
 8015a04:	d10d      	bne.n	8015a22 <xQueueReceive+0x36>
	__asm volatile
 8015a06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a0a:	b672      	cpsid	i
 8015a0c:	f383 8811 	msr	BASEPRI, r3
 8015a10:	f3bf 8f6f 	isb	sy
 8015a14:	f3bf 8f4f 	dsb	sy
 8015a18:	b662      	cpsie	i
 8015a1a:	623b      	str	r3, [r7, #32]
}
 8015a1c:	bf00      	nop
 8015a1e:	bf00      	nop
 8015a20:	e7fd      	b.n	8015a1e <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015a22:	68bb      	ldr	r3, [r7, #8]
 8015a24:	2b00      	cmp	r3, #0
 8015a26:	d103      	bne.n	8015a30 <xQueueReceive+0x44>
 8015a28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015a2c:	2b00      	cmp	r3, #0
 8015a2e:	d101      	bne.n	8015a34 <xQueueReceive+0x48>
 8015a30:	2301      	movs	r3, #1
 8015a32:	e000      	b.n	8015a36 <xQueueReceive+0x4a>
 8015a34:	2300      	movs	r3, #0
 8015a36:	2b00      	cmp	r3, #0
 8015a38:	d10d      	bne.n	8015a56 <xQueueReceive+0x6a>
	__asm volatile
 8015a3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a3e:	b672      	cpsid	i
 8015a40:	f383 8811 	msr	BASEPRI, r3
 8015a44:	f3bf 8f6f 	isb	sy
 8015a48:	f3bf 8f4f 	dsb	sy
 8015a4c:	b662      	cpsie	i
 8015a4e:	61fb      	str	r3, [r7, #28]
}
 8015a50:	bf00      	nop
 8015a52:	bf00      	nop
 8015a54:	e7fd      	b.n	8015a52 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8015a56:	f001 f8d5 	bl	8016c04 <xTaskGetSchedulerState>
 8015a5a:	4603      	mov	r3, r0
 8015a5c:	2b00      	cmp	r3, #0
 8015a5e:	d102      	bne.n	8015a66 <xQueueReceive+0x7a>
 8015a60:	687b      	ldr	r3, [r7, #4]
 8015a62:	2b00      	cmp	r3, #0
 8015a64:	d101      	bne.n	8015a6a <xQueueReceive+0x7e>
 8015a66:	2301      	movs	r3, #1
 8015a68:	e000      	b.n	8015a6c <xQueueReceive+0x80>
 8015a6a:	2300      	movs	r3, #0
 8015a6c:	2b00      	cmp	r3, #0
 8015a6e:	d10d      	bne.n	8015a8c <xQueueReceive+0xa0>
	__asm volatile
 8015a70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a74:	b672      	cpsid	i
 8015a76:	f383 8811 	msr	BASEPRI, r3
 8015a7a:	f3bf 8f6f 	isb	sy
 8015a7e:	f3bf 8f4f 	dsb	sy
 8015a82:	b662      	cpsie	i
 8015a84:	61bb      	str	r3, [r7, #24]
}
 8015a86:	bf00      	nop
 8015a88:	bf00      	nop
 8015a8a:	e7fd      	b.n	8015a88 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8015a8c:	f001 fad6 	bl	801703c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015a90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015a92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015a94:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015a98:	2b00      	cmp	r3, #0
 8015a9a:	d01f      	beq.n	8015adc <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015a9c:	68b9      	ldr	r1, [r7, #8]
 8015a9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015aa0:	f000 f9c0 	bl	8015e24 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015aa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015aa6:	1e5a      	subs	r2, r3, #1
 8015aa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015aaa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015aae:	691b      	ldr	r3, [r3, #16]
 8015ab0:	2b00      	cmp	r3, #0
 8015ab2:	d00f      	beq.n	8015ad4 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ab6:	3310      	adds	r3, #16
 8015ab8:	4618      	mov	r0, r3
 8015aba:	f000 fed9 	bl	8016870 <xTaskRemoveFromEventList>
 8015abe:	4603      	mov	r3, r0
 8015ac0:	2b00      	cmp	r3, #0
 8015ac2:	d007      	beq.n	8015ad4 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8015ac4:	4b3c      	ldr	r3, [pc, #240]	@ (8015bb8 <xQueueReceive+0x1cc>)
 8015ac6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015aca:	601a      	str	r2, [r3, #0]
 8015acc:	f3bf 8f4f 	dsb	sy
 8015ad0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8015ad4:	f001 fae8 	bl	80170a8 <vPortExitCritical>
				return pdPASS;
 8015ad8:	2301      	movs	r3, #1
 8015ada:	e069      	b.n	8015bb0 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8015adc:	687b      	ldr	r3, [r7, #4]
 8015ade:	2b00      	cmp	r3, #0
 8015ae0:	d103      	bne.n	8015aea <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8015ae2:	f001 fae1 	bl	80170a8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8015ae6:	2300      	movs	r3, #0
 8015ae8:	e062      	b.n	8015bb0 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8015aea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015aec:	2b00      	cmp	r3, #0
 8015aee:	d106      	bne.n	8015afe <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8015af0:	f107 0310 	add.w	r3, r7, #16
 8015af4:	4618      	mov	r0, r3
 8015af6:	f000 ff21 	bl	801693c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8015afa:	2301      	movs	r3, #1
 8015afc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8015afe:	f001 fad3 	bl	80170a8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8015b02:	f000 fc7d 	bl	8016400 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8015b06:	f001 fa99 	bl	801703c <vPortEnterCritical>
 8015b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b0c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015b10:	b25b      	sxtb	r3, r3
 8015b12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015b16:	d103      	bne.n	8015b20 <xQueueReceive+0x134>
 8015b18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b1a:	2200      	movs	r2, #0
 8015b1c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8015b20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b22:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015b26:	b25b      	sxtb	r3, r3
 8015b28:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015b2c:	d103      	bne.n	8015b36 <xQueueReceive+0x14a>
 8015b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b30:	2200      	movs	r2, #0
 8015b32:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8015b36:	f001 fab7 	bl	80170a8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8015b3a:	1d3a      	adds	r2, r7, #4
 8015b3c:	f107 0310 	add.w	r3, r7, #16
 8015b40:	4611      	mov	r1, r2
 8015b42:	4618      	mov	r0, r3
 8015b44:	f000 ff10 	bl	8016968 <xTaskCheckForTimeOut>
 8015b48:	4603      	mov	r3, r0
 8015b4a:	2b00      	cmp	r3, #0
 8015b4c:	d123      	bne.n	8015b96 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015b4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015b50:	f000 f9e0 	bl	8015f14 <prvIsQueueEmpty>
 8015b54:	4603      	mov	r3, r0
 8015b56:	2b00      	cmp	r3, #0
 8015b58:	d017      	beq.n	8015b8a <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8015b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015b5c:	3324      	adds	r3, #36	@ 0x24
 8015b5e:	687a      	ldr	r2, [r7, #4]
 8015b60:	4611      	mov	r1, r2
 8015b62:	4618      	mov	r0, r3
 8015b64:	f000 fe5c 	bl	8016820 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8015b68:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015b6a:	f000 f981 	bl	8015e70 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8015b6e:	f000 fc55 	bl	801641c <xTaskResumeAll>
 8015b72:	4603      	mov	r3, r0
 8015b74:	2b00      	cmp	r3, #0
 8015b76:	d189      	bne.n	8015a8c <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8015b78:	4b0f      	ldr	r3, [pc, #60]	@ (8015bb8 <xQueueReceive+0x1cc>)
 8015b7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015b7e:	601a      	str	r2, [r3, #0]
 8015b80:	f3bf 8f4f 	dsb	sy
 8015b84:	f3bf 8f6f 	isb	sy
 8015b88:	e780      	b.n	8015a8c <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8015b8a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015b8c:	f000 f970 	bl	8015e70 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8015b90:	f000 fc44 	bl	801641c <xTaskResumeAll>
 8015b94:	e77a      	b.n	8015a8c <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8015b96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015b98:	f000 f96a 	bl	8015e70 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8015b9c:	f000 fc3e 	bl	801641c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8015ba0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015ba2:	f000 f9b7 	bl	8015f14 <prvIsQueueEmpty>
 8015ba6:	4603      	mov	r3, r0
 8015ba8:	2b00      	cmp	r3, #0
 8015baa:	f43f af6f 	beq.w	8015a8c <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8015bae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8015bb0:	4618      	mov	r0, r3
 8015bb2:	3730      	adds	r7, #48	@ 0x30
 8015bb4:	46bd      	mov	sp, r7
 8015bb6:	bd80      	pop	{r7, pc}
 8015bb8:	e000ed04 	.word	0xe000ed04

08015bbc <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8015bbc:	b580      	push	{r7, lr}
 8015bbe:	b08e      	sub	sp, #56	@ 0x38
 8015bc0:	af00      	add	r7, sp, #0
 8015bc2:	60f8      	str	r0, [r7, #12]
 8015bc4:	60b9      	str	r1, [r7, #8]
 8015bc6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8015bc8:	68fb      	ldr	r3, [r7, #12]
 8015bca:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8015bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015bce:	2b00      	cmp	r3, #0
 8015bd0:	d10d      	bne.n	8015bee <xQueueReceiveFromISR+0x32>
	__asm volatile
 8015bd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015bd6:	b672      	cpsid	i
 8015bd8:	f383 8811 	msr	BASEPRI, r3
 8015bdc:	f3bf 8f6f 	isb	sy
 8015be0:	f3bf 8f4f 	dsb	sy
 8015be4:	b662      	cpsie	i
 8015be6:	623b      	str	r3, [r7, #32]
}
 8015be8:	bf00      	nop
 8015bea:	bf00      	nop
 8015bec:	e7fd      	b.n	8015bea <xQueueReceiveFromISR+0x2e>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8015bee:	68bb      	ldr	r3, [r7, #8]
 8015bf0:	2b00      	cmp	r3, #0
 8015bf2:	d103      	bne.n	8015bfc <xQueueReceiveFromISR+0x40>
 8015bf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015bf6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015bf8:	2b00      	cmp	r3, #0
 8015bfa:	d101      	bne.n	8015c00 <xQueueReceiveFromISR+0x44>
 8015bfc:	2301      	movs	r3, #1
 8015bfe:	e000      	b.n	8015c02 <xQueueReceiveFromISR+0x46>
 8015c00:	2300      	movs	r3, #0
 8015c02:	2b00      	cmp	r3, #0
 8015c04:	d10d      	bne.n	8015c22 <xQueueReceiveFromISR+0x66>
	__asm volatile
 8015c06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c0a:	b672      	cpsid	i
 8015c0c:	f383 8811 	msr	BASEPRI, r3
 8015c10:	f3bf 8f6f 	isb	sy
 8015c14:	f3bf 8f4f 	dsb	sy
 8015c18:	b662      	cpsie	i
 8015c1a:	61fb      	str	r3, [r7, #28]
}
 8015c1c:	bf00      	nop
 8015c1e:	bf00      	nop
 8015c20:	e7fd      	b.n	8015c1e <xQueueReceiveFromISR+0x62>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8015c22:	f001 faf3 	bl	801720c <vPortValidateInterruptPriority>
	__asm volatile
 8015c26:	f3ef 8211 	mrs	r2, BASEPRI
 8015c2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015c2e:	b672      	cpsid	i
 8015c30:	f383 8811 	msr	BASEPRI, r3
 8015c34:	f3bf 8f6f 	isb	sy
 8015c38:	f3bf 8f4f 	dsb	sy
 8015c3c:	b662      	cpsie	i
 8015c3e:	61ba      	str	r2, [r7, #24]
 8015c40:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8015c42:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8015c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015c4a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c4e:	2b00      	cmp	r3, #0
 8015c50:	d02f      	beq.n	8015cb2 <xQueueReceiveFromISR+0xf6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8015c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c54:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015c58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8015c5c:	68b9      	ldr	r1, [r7, #8]
 8015c5e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015c60:	f000 f8e0 	bl	8015e24 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8015c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015c66:	1e5a      	subs	r2, r3, #1
 8015c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c6a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8015c6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8015c70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8015c74:	d112      	bne.n	8015c9c <xQueueReceiveFromISR+0xe0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c78:	691b      	ldr	r3, [r3, #16]
 8015c7a:	2b00      	cmp	r3, #0
 8015c7c:	d016      	beq.n	8015cac <xQueueReceiveFromISR+0xf0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015c80:	3310      	adds	r3, #16
 8015c82:	4618      	mov	r0, r3
 8015c84:	f000 fdf4 	bl	8016870 <xTaskRemoveFromEventList>
 8015c88:	4603      	mov	r3, r0
 8015c8a:	2b00      	cmp	r3, #0
 8015c8c:	d00e      	beq.n	8015cac <xQueueReceiveFromISR+0xf0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8015c8e:	687b      	ldr	r3, [r7, #4]
 8015c90:	2b00      	cmp	r3, #0
 8015c92:	d00b      	beq.n	8015cac <xQueueReceiveFromISR+0xf0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8015c94:	687b      	ldr	r3, [r7, #4]
 8015c96:	2201      	movs	r2, #1
 8015c98:	601a      	str	r2, [r3, #0]
 8015c9a:	e007      	b.n	8015cac <xQueueReceiveFromISR+0xf0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8015c9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8015ca0:	3301      	adds	r3, #1
 8015ca2:	b2db      	uxtb	r3, r3
 8015ca4:	b25a      	sxtb	r2, r3
 8015ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015ca8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8015cac:	2301      	movs	r3, #1
 8015cae:	637b      	str	r3, [r7, #52]	@ 0x34
 8015cb0:	e001      	b.n	8015cb6 <xQueueReceiveFromISR+0xfa>
		}
		else
		{
			xReturn = pdFAIL;
 8015cb2:	2300      	movs	r3, #0
 8015cb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8015cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015cb8:	613b      	str	r3, [r7, #16]
	__asm volatile
 8015cba:	693b      	ldr	r3, [r7, #16]
 8015cbc:	f383 8811 	msr	BASEPRI, r3
}
 8015cc0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8015cc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8015cc4:	4618      	mov	r0, r3
 8015cc6:	3738      	adds	r7, #56	@ 0x38
 8015cc8:	46bd      	mov	sp, r7
 8015cca:	bd80      	pop	{r7, pc}

08015ccc <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8015ccc:	b580      	push	{r7, lr}
 8015cce:	b084      	sub	sp, #16
 8015cd0:	af00      	add	r7, sp, #0
 8015cd2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 8015cd4:	687b      	ldr	r3, [r7, #4]
 8015cd6:	2b00      	cmp	r3, #0
 8015cd8:	d10d      	bne.n	8015cf6 <uxQueueMessagesWaiting+0x2a>
	__asm volatile
 8015cda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015cde:	b672      	cpsid	i
 8015ce0:	f383 8811 	msr	BASEPRI, r3
 8015ce4:	f3bf 8f6f 	isb	sy
 8015ce8:	f3bf 8f4f 	dsb	sy
 8015cec:	b662      	cpsie	i
 8015cee:	60bb      	str	r3, [r7, #8]
}
 8015cf0:	bf00      	nop
 8015cf2:	bf00      	nop
 8015cf4:	e7fd      	b.n	8015cf2 <uxQueueMessagesWaiting+0x26>

	taskENTER_CRITICAL();
 8015cf6:	f001 f9a1 	bl	801703c <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8015cfa:	687b      	ldr	r3, [r7, #4]
 8015cfc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015cfe:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 8015d00:	f001 f9d2 	bl	80170a8 <vPortExitCritical>

	return uxReturn;
 8015d04:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8015d06:	4618      	mov	r0, r3
 8015d08:	3710      	adds	r7, #16
 8015d0a:	46bd      	mov	sp, r7
 8015d0c:	bd80      	pop	{r7, pc}

08015d0e <uxQueueMessagesWaitingFromISR>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8015d0e:	b480      	push	{r7}
 8015d10:	b087      	sub	sp, #28
 8015d12:	af00      	add	r7, sp, #0
 8015d14:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;
Queue_t * const pxQueue = xQueue;
 8015d16:	687b      	ldr	r3, [r7, #4]
 8015d18:	617b      	str	r3, [r7, #20]

	configASSERT( pxQueue );
 8015d1a:	697b      	ldr	r3, [r7, #20]
 8015d1c:	2b00      	cmp	r3, #0
 8015d1e:	d10d      	bne.n	8015d3c <uxQueueMessagesWaitingFromISR+0x2e>
	__asm volatile
 8015d20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d24:	b672      	cpsid	i
 8015d26:	f383 8811 	msr	BASEPRI, r3
 8015d2a:	f3bf 8f6f 	isb	sy
 8015d2e:	f3bf 8f4f 	dsb	sy
 8015d32:	b662      	cpsie	i
 8015d34:	60fb      	str	r3, [r7, #12]
}
 8015d36:	bf00      	nop
 8015d38:	bf00      	nop
 8015d3a:	e7fd      	b.n	8015d38 <uxQueueMessagesWaitingFromISR+0x2a>
	uxReturn = pxQueue->uxMessagesWaiting;
 8015d3c:	697b      	ldr	r3, [r7, #20]
 8015d3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015d40:	613b      	str	r3, [r7, #16]

	return uxReturn;
 8015d42:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8015d44:	4618      	mov	r0, r3
 8015d46:	371c      	adds	r7, #28
 8015d48:	46bd      	mov	sp, r7
 8015d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015d4e:	4770      	bx	lr

08015d50 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8015d50:	b580      	push	{r7, lr}
 8015d52:	b086      	sub	sp, #24
 8015d54:	af00      	add	r7, sp, #0
 8015d56:	60f8      	str	r0, [r7, #12]
 8015d58:	60b9      	str	r1, [r7, #8]
 8015d5a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8015d5c:	2300      	movs	r3, #0
 8015d5e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8015d60:	68fb      	ldr	r3, [r7, #12]
 8015d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015d64:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8015d66:	68fb      	ldr	r3, [r7, #12]
 8015d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015d6a:	2b00      	cmp	r3, #0
 8015d6c:	d10d      	bne.n	8015d8a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8015d6e:	68fb      	ldr	r3, [r7, #12]
 8015d70:	681b      	ldr	r3, [r3, #0]
 8015d72:	2b00      	cmp	r3, #0
 8015d74:	d14d      	bne.n	8015e12 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8015d76:	68fb      	ldr	r3, [r7, #12]
 8015d78:	689b      	ldr	r3, [r3, #8]
 8015d7a:	4618      	mov	r0, r3
 8015d7c:	f000 ff60 	bl	8016c40 <xTaskPriorityDisinherit>
 8015d80:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8015d82:	68fb      	ldr	r3, [r7, #12]
 8015d84:	2200      	movs	r2, #0
 8015d86:	609a      	str	r2, [r3, #8]
 8015d88:	e043      	b.n	8015e12 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8015d8a:	687b      	ldr	r3, [r7, #4]
 8015d8c:	2b00      	cmp	r3, #0
 8015d8e:	d119      	bne.n	8015dc4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015d90:	68fb      	ldr	r3, [r7, #12]
 8015d92:	6858      	ldr	r0, [r3, #4]
 8015d94:	68fb      	ldr	r3, [r7, #12]
 8015d96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015d98:	461a      	mov	r2, r3
 8015d9a:	68b9      	ldr	r1, [r7, #8]
 8015d9c:	f002 f852 	bl	8017e44 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015da0:	68fb      	ldr	r3, [r7, #12]
 8015da2:	685a      	ldr	r2, [r3, #4]
 8015da4:	68fb      	ldr	r3, [r7, #12]
 8015da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015da8:	441a      	add	r2, r3
 8015daa:	68fb      	ldr	r3, [r7, #12]
 8015dac:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015dae:	68fb      	ldr	r3, [r7, #12]
 8015db0:	685a      	ldr	r2, [r3, #4]
 8015db2:	68fb      	ldr	r3, [r7, #12]
 8015db4:	689b      	ldr	r3, [r3, #8]
 8015db6:	429a      	cmp	r2, r3
 8015db8:	d32b      	bcc.n	8015e12 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8015dba:	68fb      	ldr	r3, [r7, #12]
 8015dbc:	681a      	ldr	r2, [r3, #0]
 8015dbe:	68fb      	ldr	r3, [r7, #12]
 8015dc0:	605a      	str	r2, [r3, #4]
 8015dc2:	e026      	b.n	8015e12 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8015dc4:	68fb      	ldr	r3, [r7, #12]
 8015dc6:	68d8      	ldr	r0, [r3, #12]
 8015dc8:	68fb      	ldr	r3, [r7, #12]
 8015dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015dcc:	461a      	mov	r2, r3
 8015dce:	68b9      	ldr	r1, [r7, #8]
 8015dd0:	f002 f838 	bl	8017e44 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8015dd4:	68fb      	ldr	r3, [r7, #12]
 8015dd6:	68da      	ldr	r2, [r3, #12]
 8015dd8:	68fb      	ldr	r3, [r7, #12]
 8015dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015ddc:	425b      	negs	r3, r3
 8015dde:	441a      	add	r2, r3
 8015de0:	68fb      	ldr	r3, [r7, #12]
 8015de2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8015de4:	68fb      	ldr	r3, [r7, #12]
 8015de6:	68da      	ldr	r2, [r3, #12]
 8015de8:	68fb      	ldr	r3, [r7, #12]
 8015dea:	681b      	ldr	r3, [r3, #0]
 8015dec:	429a      	cmp	r2, r3
 8015dee:	d207      	bcs.n	8015e00 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8015df0:	68fb      	ldr	r3, [r7, #12]
 8015df2:	689a      	ldr	r2, [r3, #8]
 8015df4:	68fb      	ldr	r3, [r7, #12]
 8015df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015df8:	425b      	negs	r3, r3
 8015dfa:	441a      	add	r2, r3
 8015dfc:	68fb      	ldr	r3, [r7, #12]
 8015dfe:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8015e00:	687b      	ldr	r3, [r7, #4]
 8015e02:	2b02      	cmp	r3, #2
 8015e04:	d105      	bne.n	8015e12 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8015e06:	693b      	ldr	r3, [r7, #16]
 8015e08:	2b00      	cmp	r3, #0
 8015e0a:	d002      	beq.n	8015e12 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8015e0c:	693b      	ldr	r3, [r7, #16]
 8015e0e:	3b01      	subs	r3, #1
 8015e10:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8015e12:	693b      	ldr	r3, [r7, #16]
 8015e14:	1c5a      	adds	r2, r3, #1
 8015e16:	68fb      	ldr	r3, [r7, #12]
 8015e18:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8015e1a:	697b      	ldr	r3, [r7, #20]
}
 8015e1c:	4618      	mov	r0, r3
 8015e1e:	3718      	adds	r7, #24
 8015e20:	46bd      	mov	sp, r7
 8015e22:	bd80      	pop	{r7, pc}

08015e24 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8015e24:	b580      	push	{r7, lr}
 8015e26:	b082      	sub	sp, #8
 8015e28:	af00      	add	r7, sp, #0
 8015e2a:	6078      	str	r0, [r7, #4]
 8015e2c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8015e2e:	687b      	ldr	r3, [r7, #4]
 8015e30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015e32:	2b00      	cmp	r3, #0
 8015e34:	d018      	beq.n	8015e68 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8015e36:	687b      	ldr	r3, [r7, #4]
 8015e38:	68da      	ldr	r2, [r3, #12]
 8015e3a:	687b      	ldr	r3, [r7, #4]
 8015e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015e3e:	441a      	add	r2, r3
 8015e40:	687b      	ldr	r3, [r7, #4]
 8015e42:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8015e44:	687b      	ldr	r3, [r7, #4]
 8015e46:	68da      	ldr	r2, [r3, #12]
 8015e48:	687b      	ldr	r3, [r7, #4]
 8015e4a:	689b      	ldr	r3, [r3, #8]
 8015e4c:	429a      	cmp	r2, r3
 8015e4e:	d303      	bcc.n	8015e58 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8015e50:	687b      	ldr	r3, [r7, #4]
 8015e52:	681a      	ldr	r2, [r3, #0]
 8015e54:	687b      	ldr	r3, [r7, #4]
 8015e56:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8015e58:	687b      	ldr	r3, [r7, #4]
 8015e5a:	68d9      	ldr	r1, [r3, #12]
 8015e5c:	687b      	ldr	r3, [r7, #4]
 8015e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015e60:	461a      	mov	r2, r3
 8015e62:	6838      	ldr	r0, [r7, #0]
 8015e64:	f001 ffee 	bl	8017e44 <memcpy>
	}
}
 8015e68:	bf00      	nop
 8015e6a:	3708      	adds	r7, #8
 8015e6c:	46bd      	mov	sp, r7
 8015e6e:	bd80      	pop	{r7, pc}

08015e70 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8015e70:	b580      	push	{r7, lr}
 8015e72:	b084      	sub	sp, #16
 8015e74:	af00      	add	r7, sp, #0
 8015e76:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8015e78:	f001 f8e0 	bl	801703c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8015e7c:	687b      	ldr	r3, [r7, #4]
 8015e7e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8015e82:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015e84:	e011      	b.n	8015eaa <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8015e86:	687b      	ldr	r3, [r7, #4]
 8015e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015e8a:	2b00      	cmp	r3, #0
 8015e8c:	d012      	beq.n	8015eb4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8015e8e:	687b      	ldr	r3, [r7, #4]
 8015e90:	3324      	adds	r3, #36	@ 0x24
 8015e92:	4618      	mov	r0, r3
 8015e94:	f000 fcec 	bl	8016870 <xTaskRemoveFromEventList>
 8015e98:	4603      	mov	r3, r0
 8015e9a:	2b00      	cmp	r3, #0
 8015e9c:	d001      	beq.n	8015ea2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8015e9e:	f000 fdcb 	bl	8016a38 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8015ea2:	7bfb      	ldrb	r3, [r7, #15]
 8015ea4:	3b01      	subs	r3, #1
 8015ea6:	b2db      	uxtb	r3, r3
 8015ea8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8015eaa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015eae:	2b00      	cmp	r3, #0
 8015eb0:	dce9      	bgt.n	8015e86 <prvUnlockQueue+0x16>
 8015eb2:	e000      	b.n	8015eb6 <prvUnlockQueue+0x46>
					break;
 8015eb4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8015eb6:	687b      	ldr	r3, [r7, #4]
 8015eb8:	22ff      	movs	r2, #255	@ 0xff
 8015eba:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8015ebe:	f001 f8f3 	bl	80170a8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8015ec2:	f001 f8bb 	bl	801703c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8015ec6:	687b      	ldr	r3, [r7, #4]
 8015ec8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8015ecc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015ece:	e011      	b.n	8015ef4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8015ed0:	687b      	ldr	r3, [r7, #4]
 8015ed2:	691b      	ldr	r3, [r3, #16]
 8015ed4:	2b00      	cmp	r3, #0
 8015ed6:	d012      	beq.n	8015efe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8015ed8:	687b      	ldr	r3, [r7, #4]
 8015eda:	3310      	adds	r3, #16
 8015edc:	4618      	mov	r0, r3
 8015ede:	f000 fcc7 	bl	8016870 <xTaskRemoveFromEventList>
 8015ee2:	4603      	mov	r3, r0
 8015ee4:	2b00      	cmp	r3, #0
 8015ee6:	d001      	beq.n	8015eec <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8015ee8:	f000 fda6 	bl	8016a38 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8015eec:	7bbb      	ldrb	r3, [r7, #14]
 8015eee:	3b01      	subs	r3, #1
 8015ef0:	b2db      	uxtb	r3, r3
 8015ef2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8015ef4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015ef8:	2b00      	cmp	r3, #0
 8015efa:	dce9      	bgt.n	8015ed0 <prvUnlockQueue+0x60>
 8015efc:	e000      	b.n	8015f00 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8015efe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8015f00:	687b      	ldr	r3, [r7, #4]
 8015f02:	22ff      	movs	r2, #255	@ 0xff
 8015f04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8015f08:	f001 f8ce 	bl	80170a8 <vPortExitCritical>
}
 8015f0c:	bf00      	nop
 8015f0e:	3710      	adds	r7, #16
 8015f10:	46bd      	mov	sp, r7
 8015f12:	bd80      	pop	{r7, pc}

08015f14 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8015f14:	b580      	push	{r7, lr}
 8015f16:	b084      	sub	sp, #16
 8015f18:	af00      	add	r7, sp, #0
 8015f1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015f1c:	f001 f88e 	bl	801703c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8015f20:	687b      	ldr	r3, [r7, #4]
 8015f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015f24:	2b00      	cmp	r3, #0
 8015f26:	d102      	bne.n	8015f2e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8015f28:	2301      	movs	r3, #1
 8015f2a:	60fb      	str	r3, [r7, #12]
 8015f2c:	e001      	b.n	8015f32 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8015f2e:	2300      	movs	r3, #0
 8015f30:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015f32:	f001 f8b9 	bl	80170a8 <vPortExitCritical>

	return xReturn;
 8015f36:	68fb      	ldr	r3, [r7, #12]
}
 8015f38:	4618      	mov	r0, r3
 8015f3a:	3710      	adds	r7, #16
 8015f3c:	46bd      	mov	sp, r7
 8015f3e:	bd80      	pop	{r7, pc}

08015f40 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8015f40:	b580      	push	{r7, lr}
 8015f42:	b084      	sub	sp, #16
 8015f44:	af00      	add	r7, sp, #0
 8015f46:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8015f48:	f001 f878 	bl	801703c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8015f4c:	687b      	ldr	r3, [r7, #4]
 8015f4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8015f50:	687b      	ldr	r3, [r7, #4]
 8015f52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015f54:	429a      	cmp	r2, r3
 8015f56:	d102      	bne.n	8015f5e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8015f58:	2301      	movs	r3, #1
 8015f5a:	60fb      	str	r3, [r7, #12]
 8015f5c:	e001      	b.n	8015f62 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8015f5e:	2300      	movs	r3, #0
 8015f60:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8015f62:	f001 f8a1 	bl	80170a8 <vPortExitCritical>

	return xReturn;
 8015f66:	68fb      	ldr	r3, [r7, #12]
}
 8015f68:	4618      	mov	r0, r3
 8015f6a:	3710      	adds	r7, #16
 8015f6c:	46bd      	mov	sp, r7
 8015f6e:	bd80      	pop	{r7, pc}

08015f70 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8015f70:	b580      	push	{r7, lr}
 8015f72:	b08e      	sub	sp, #56	@ 0x38
 8015f74:	af04      	add	r7, sp, #16
 8015f76:	60f8      	str	r0, [r7, #12]
 8015f78:	60b9      	str	r1, [r7, #8]
 8015f7a:	607a      	str	r2, [r7, #4]
 8015f7c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8015f7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015f80:	2b00      	cmp	r3, #0
 8015f82:	d10d      	bne.n	8015fa0 <xTaskCreateStatic+0x30>
	__asm volatile
 8015f84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f88:	b672      	cpsid	i
 8015f8a:	f383 8811 	msr	BASEPRI, r3
 8015f8e:	f3bf 8f6f 	isb	sy
 8015f92:	f3bf 8f4f 	dsb	sy
 8015f96:	b662      	cpsie	i
 8015f98:	623b      	str	r3, [r7, #32]
}
 8015f9a:	bf00      	nop
 8015f9c:	bf00      	nop
 8015f9e:	e7fd      	b.n	8015f9c <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8015fa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015fa2:	2b00      	cmp	r3, #0
 8015fa4:	d10d      	bne.n	8015fc2 <xTaskCreateStatic+0x52>
	__asm volatile
 8015fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015faa:	b672      	cpsid	i
 8015fac:	f383 8811 	msr	BASEPRI, r3
 8015fb0:	f3bf 8f6f 	isb	sy
 8015fb4:	f3bf 8f4f 	dsb	sy
 8015fb8:	b662      	cpsie	i
 8015fba:	61fb      	str	r3, [r7, #28]
}
 8015fbc:	bf00      	nop
 8015fbe:	bf00      	nop
 8015fc0:	e7fd      	b.n	8015fbe <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8015fc2:	2358      	movs	r3, #88	@ 0x58
 8015fc4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8015fc6:	693b      	ldr	r3, [r7, #16]
 8015fc8:	2b58      	cmp	r3, #88	@ 0x58
 8015fca:	d00d      	beq.n	8015fe8 <xTaskCreateStatic+0x78>
	__asm volatile
 8015fcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015fd0:	b672      	cpsid	i
 8015fd2:	f383 8811 	msr	BASEPRI, r3
 8015fd6:	f3bf 8f6f 	isb	sy
 8015fda:	f3bf 8f4f 	dsb	sy
 8015fde:	b662      	cpsie	i
 8015fe0:	61bb      	str	r3, [r7, #24]
}
 8015fe2:	bf00      	nop
 8015fe4:	bf00      	nop
 8015fe6:	e7fd      	b.n	8015fe4 <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8015fe8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8015fea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015fec:	2b00      	cmp	r3, #0
 8015fee:	d01e      	beq.n	801602e <xTaskCreateStatic+0xbe>
 8015ff0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8015ff2:	2b00      	cmp	r3, #0
 8015ff4:	d01b      	beq.n	801602e <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8015ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8015ff8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8015ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ffc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8015ffe:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8016000:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016002:	2202      	movs	r2, #2
 8016004:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8016008:	2300      	movs	r3, #0
 801600a:	9303      	str	r3, [sp, #12]
 801600c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801600e:	9302      	str	r3, [sp, #8]
 8016010:	f107 0314 	add.w	r3, r7, #20
 8016014:	9301      	str	r3, [sp, #4]
 8016016:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016018:	9300      	str	r3, [sp, #0]
 801601a:	683b      	ldr	r3, [r7, #0]
 801601c:	687a      	ldr	r2, [r7, #4]
 801601e:	68b9      	ldr	r1, [r7, #8]
 8016020:	68f8      	ldr	r0, [r7, #12]
 8016022:	f000 f850 	bl	80160c6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8016026:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8016028:	f000 f8e2 	bl	80161f0 <prvAddNewTaskToReadyList>
 801602c:	e001      	b.n	8016032 <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 801602e:	2300      	movs	r3, #0
 8016030:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8016032:	697b      	ldr	r3, [r7, #20]
	}
 8016034:	4618      	mov	r0, r3
 8016036:	3728      	adds	r7, #40	@ 0x28
 8016038:	46bd      	mov	sp, r7
 801603a:	bd80      	pop	{r7, pc}

0801603c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 801603c:	b580      	push	{r7, lr}
 801603e:	b08c      	sub	sp, #48	@ 0x30
 8016040:	af04      	add	r7, sp, #16
 8016042:	60f8      	str	r0, [r7, #12]
 8016044:	60b9      	str	r1, [r7, #8]
 8016046:	603b      	str	r3, [r7, #0]
 8016048:	4613      	mov	r3, r2
 801604a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 801604c:	88fb      	ldrh	r3, [r7, #6]
 801604e:	009b      	lsls	r3, r3, #2
 8016050:	4618      	mov	r0, r3
 8016052:	f001 f921 	bl	8017298 <pvPortMalloc>
 8016056:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8016058:	697b      	ldr	r3, [r7, #20]
 801605a:	2b00      	cmp	r3, #0
 801605c:	d00e      	beq.n	801607c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 801605e:	2058      	movs	r0, #88	@ 0x58
 8016060:	f001 f91a 	bl	8017298 <pvPortMalloc>
 8016064:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8016066:	69fb      	ldr	r3, [r7, #28]
 8016068:	2b00      	cmp	r3, #0
 801606a:	d003      	beq.n	8016074 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 801606c:	69fb      	ldr	r3, [r7, #28]
 801606e:	697a      	ldr	r2, [r7, #20]
 8016070:	631a      	str	r2, [r3, #48]	@ 0x30
 8016072:	e005      	b.n	8016080 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8016074:	6978      	ldr	r0, [r7, #20]
 8016076:	f001 f9e1 	bl	801743c <vPortFree>
 801607a:	e001      	b.n	8016080 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 801607c:	2300      	movs	r3, #0
 801607e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8016080:	69fb      	ldr	r3, [r7, #28]
 8016082:	2b00      	cmp	r3, #0
 8016084:	d017      	beq.n	80160b6 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8016086:	69fb      	ldr	r3, [r7, #28]
 8016088:	2200      	movs	r2, #0
 801608a:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 801608e:	88fa      	ldrh	r2, [r7, #6]
 8016090:	2300      	movs	r3, #0
 8016092:	9303      	str	r3, [sp, #12]
 8016094:	69fb      	ldr	r3, [r7, #28]
 8016096:	9302      	str	r3, [sp, #8]
 8016098:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801609a:	9301      	str	r3, [sp, #4]
 801609c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801609e:	9300      	str	r3, [sp, #0]
 80160a0:	683b      	ldr	r3, [r7, #0]
 80160a2:	68b9      	ldr	r1, [r7, #8]
 80160a4:	68f8      	ldr	r0, [r7, #12]
 80160a6:	f000 f80e 	bl	80160c6 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80160aa:	69f8      	ldr	r0, [r7, #28]
 80160ac:	f000 f8a0 	bl	80161f0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80160b0:	2301      	movs	r3, #1
 80160b2:	61bb      	str	r3, [r7, #24]
 80160b4:	e002      	b.n	80160bc <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80160b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80160ba:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80160bc:	69bb      	ldr	r3, [r7, #24]
	}
 80160be:	4618      	mov	r0, r3
 80160c0:	3720      	adds	r7, #32
 80160c2:	46bd      	mov	sp, r7
 80160c4:	bd80      	pop	{r7, pc}

080160c6 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80160c6:	b580      	push	{r7, lr}
 80160c8:	b088      	sub	sp, #32
 80160ca:	af00      	add	r7, sp, #0
 80160cc:	60f8      	str	r0, [r7, #12]
 80160ce:	60b9      	str	r1, [r7, #8]
 80160d0:	607a      	str	r2, [r7, #4]
 80160d2:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80160d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160d6:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80160d8:	687b      	ldr	r3, [r7, #4]
 80160da:	009b      	lsls	r3, r3, #2
 80160dc:	461a      	mov	r2, r3
 80160de:	21a5      	movs	r1, #165	@ 0xa5
 80160e0:	f001 fe6c 	bl	8017dbc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80160e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80160e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80160e8:	6879      	ldr	r1, [r7, #4]
 80160ea:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 80160ee:	440b      	add	r3, r1
 80160f0:	009b      	lsls	r3, r3, #2
 80160f2:	4413      	add	r3, r2
 80160f4:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80160f6:	69bb      	ldr	r3, [r7, #24]
 80160f8:	f023 0307 	bic.w	r3, r3, #7
 80160fc:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80160fe:	69bb      	ldr	r3, [r7, #24]
 8016100:	f003 0307 	and.w	r3, r3, #7
 8016104:	2b00      	cmp	r3, #0
 8016106:	d00d      	beq.n	8016124 <prvInitialiseNewTask+0x5e>
	__asm volatile
 8016108:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801610c:	b672      	cpsid	i
 801610e:	f383 8811 	msr	BASEPRI, r3
 8016112:	f3bf 8f6f 	isb	sy
 8016116:	f3bf 8f4f 	dsb	sy
 801611a:	b662      	cpsie	i
 801611c:	617b      	str	r3, [r7, #20]
}
 801611e:	bf00      	nop
 8016120:	bf00      	nop
 8016122:	e7fd      	b.n	8016120 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8016124:	68bb      	ldr	r3, [r7, #8]
 8016126:	2b00      	cmp	r3, #0
 8016128:	d01f      	beq.n	801616a <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 801612a:	2300      	movs	r3, #0
 801612c:	61fb      	str	r3, [r7, #28]
 801612e:	e012      	b.n	8016156 <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8016130:	68ba      	ldr	r2, [r7, #8]
 8016132:	69fb      	ldr	r3, [r7, #28]
 8016134:	4413      	add	r3, r2
 8016136:	7819      	ldrb	r1, [r3, #0]
 8016138:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801613a:	69fb      	ldr	r3, [r7, #28]
 801613c:	4413      	add	r3, r2
 801613e:	3334      	adds	r3, #52	@ 0x34
 8016140:	460a      	mov	r2, r1
 8016142:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8016144:	68ba      	ldr	r2, [r7, #8]
 8016146:	69fb      	ldr	r3, [r7, #28]
 8016148:	4413      	add	r3, r2
 801614a:	781b      	ldrb	r3, [r3, #0]
 801614c:	2b00      	cmp	r3, #0
 801614e:	d006      	beq.n	801615e <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8016150:	69fb      	ldr	r3, [r7, #28]
 8016152:	3301      	adds	r3, #1
 8016154:	61fb      	str	r3, [r7, #28]
 8016156:	69fb      	ldr	r3, [r7, #28]
 8016158:	2b0f      	cmp	r3, #15
 801615a:	d9e9      	bls.n	8016130 <prvInitialiseNewTask+0x6a>
 801615c:	e000      	b.n	8016160 <prvInitialiseNewTask+0x9a>
			{
				break;
 801615e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8016160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016162:	2200      	movs	r2, #0
 8016164:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8016168:	e003      	b.n	8016172 <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 801616a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801616c:	2200      	movs	r2, #0
 801616e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8016172:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016174:	2b06      	cmp	r3, #6
 8016176:	d901      	bls.n	801617c <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8016178:	2306      	movs	r3, #6
 801617a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 801617c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801617e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016180:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8016182:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016184:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8016186:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8016188:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801618a:	2200      	movs	r2, #0
 801618c:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 801618e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016190:	3304      	adds	r3, #4
 8016192:	4618      	mov	r0, r3
 8016194:	f7ff f892 	bl	80152bc <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8016198:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801619a:	3318      	adds	r3, #24
 801619c:	4618      	mov	r0, r3
 801619e:	f7ff f88d 	bl	80152bc <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80161a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80161a6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80161a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80161aa:	f1c3 0207 	rsb	r2, r3, #7
 80161ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161b0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80161b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80161b6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxNewTCB->pxTaskTag = NULL;
 80161b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161ba:	2200      	movs	r2, #0
 80161bc:	64da      	str	r2, [r3, #76]	@ 0x4c
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80161be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161c0:	2200      	movs	r2, #0
 80161c2:	651a      	str	r2, [r3, #80]	@ 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80161c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161c6:	2200      	movs	r2, #0
 80161c8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80161cc:	683a      	ldr	r2, [r7, #0]
 80161ce:	68f9      	ldr	r1, [r7, #12]
 80161d0:	69b8      	ldr	r0, [r7, #24]
 80161d2:	f000 fe27 	bl	8016e24 <pxPortInitialiseStack>
 80161d6:	4602      	mov	r2, r0
 80161d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80161da:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80161dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161de:	2b00      	cmp	r3, #0
 80161e0:	d002      	beq.n	80161e8 <prvInitialiseNewTask+0x122>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80161e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80161e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80161e6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80161e8:	bf00      	nop
 80161ea:	3720      	adds	r7, #32
 80161ec:	46bd      	mov	sp, r7
 80161ee:	bd80      	pop	{r7, pc}

080161f0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80161f0:	b580      	push	{r7, lr}
 80161f2:	b082      	sub	sp, #8
 80161f4:	af00      	add	r7, sp, #0
 80161f6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80161f8:	f000 ff20 	bl	801703c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80161fc:	4b2a      	ldr	r3, [pc, #168]	@ (80162a8 <prvAddNewTaskToReadyList+0xb8>)
 80161fe:	681b      	ldr	r3, [r3, #0]
 8016200:	3301      	adds	r3, #1
 8016202:	4a29      	ldr	r2, [pc, #164]	@ (80162a8 <prvAddNewTaskToReadyList+0xb8>)
 8016204:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8016206:	4b29      	ldr	r3, [pc, #164]	@ (80162ac <prvAddNewTaskToReadyList+0xbc>)
 8016208:	681b      	ldr	r3, [r3, #0]
 801620a:	2b00      	cmp	r3, #0
 801620c:	d109      	bne.n	8016222 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801620e:	4a27      	ldr	r2, [pc, #156]	@ (80162ac <prvAddNewTaskToReadyList+0xbc>)
 8016210:	687b      	ldr	r3, [r7, #4]
 8016212:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8016214:	4b24      	ldr	r3, [pc, #144]	@ (80162a8 <prvAddNewTaskToReadyList+0xb8>)
 8016216:	681b      	ldr	r3, [r3, #0]
 8016218:	2b01      	cmp	r3, #1
 801621a:	d110      	bne.n	801623e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 801621c:	f000 fc32 	bl	8016a84 <prvInitialiseTaskLists>
 8016220:	e00d      	b.n	801623e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8016222:	4b23      	ldr	r3, [pc, #140]	@ (80162b0 <prvAddNewTaskToReadyList+0xc0>)
 8016224:	681b      	ldr	r3, [r3, #0]
 8016226:	2b00      	cmp	r3, #0
 8016228:	d109      	bne.n	801623e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801622a:	4b20      	ldr	r3, [pc, #128]	@ (80162ac <prvAddNewTaskToReadyList+0xbc>)
 801622c:	681b      	ldr	r3, [r3, #0]
 801622e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016230:	687b      	ldr	r3, [r7, #4]
 8016232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016234:	429a      	cmp	r2, r3
 8016236:	d802      	bhi.n	801623e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8016238:	4a1c      	ldr	r2, [pc, #112]	@ (80162ac <prvAddNewTaskToReadyList+0xbc>)
 801623a:	687b      	ldr	r3, [r7, #4]
 801623c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801623e:	4b1d      	ldr	r3, [pc, #116]	@ (80162b4 <prvAddNewTaskToReadyList+0xc4>)
 8016240:	681b      	ldr	r3, [r3, #0]
 8016242:	3301      	adds	r3, #1
 8016244:	4a1b      	ldr	r2, [pc, #108]	@ (80162b4 <prvAddNewTaskToReadyList+0xc4>)
 8016246:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8016248:	687b      	ldr	r3, [r7, #4]
 801624a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801624c:	2201      	movs	r2, #1
 801624e:	409a      	lsls	r2, r3
 8016250:	4b19      	ldr	r3, [pc, #100]	@ (80162b8 <prvAddNewTaskToReadyList+0xc8>)
 8016252:	681b      	ldr	r3, [r3, #0]
 8016254:	4313      	orrs	r3, r2
 8016256:	4a18      	ldr	r2, [pc, #96]	@ (80162b8 <prvAddNewTaskToReadyList+0xc8>)
 8016258:	6013      	str	r3, [r2, #0]
 801625a:	687b      	ldr	r3, [r7, #4]
 801625c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801625e:	4613      	mov	r3, r2
 8016260:	009b      	lsls	r3, r3, #2
 8016262:	4413      	add	r3, r2
 8016264:	009b      	lsls	r3, r3, #2
 8016266:	4a15      	ldr	r2, [pc, #84]	@ (80162bc <prvAddNewTaskToReadyList+0xcc>)
 8016268:	441a      	add	r2, r3
 801626a:	687b      	ldr	r3, [r7, #4]
 801626c:	3304      	adds	r3, #4
 801626e:	4619      	mov	r1, r3
 8016270:	4610      	mov	r0, r2
 8016272:	f7ff f830 	bl	80152d6 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8016276:	f000 ff17 	bl	80170a8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 801627a:	4b0d      	ldr	r3, [pc, #52]	@ (80162b0 <prvAddNewTaskToReadyList+0xc0>)
 801627c:	681b      	ldr	r3, [r3, #0]
 801627e:	2b00      	cmp	r3, #0
 8016280:	d00e      	beq.n	80162a0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8016282:	4b0a      	ldr	r3, [pc, #40]	@ (80162ac <prvAddNewTaskToReadyList+0xbc>)
 8016284:	681b      	ldr	r3, [r3, #0]
 8016286:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016288:	687b      	ldr	r3, [r7, #4]
 801628a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801628c:	429a      	cmp	r2, r3
 801628e:	d207      	bcs.n	80162a0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8016290:	4b0b      	ldr	r3, [pc, #44]	@ (80162c0 <prvAddNewTaskToReadyList+0xd0>)
 8016292:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016296:	601a      	str	r2, [r3, #0]
 8016298:	f3bf 8f4f 	dsb	sy
 801629c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80162a0:	bf00      	nop
 80162a2:	3708      	adds	r7, #8
 80162a4:	46bd      	mov	sp, r7
 80162a6:	bd80      	pop	{r7, pc}
 80162a8:	200133bc 	.word	0x200133bc
 80162ac:	200132bc 	.word	0x200132bc
 80162b0:	200133c8 	.word	0x200133c8
 80162b4:	200133d8 	.word	0x200133d8
 80162b8:	200133c4 	.word	0x200133c4
 80162bc:	200132c0 	.word	0x200132c0
 80162c0:	e000ed04 	.word	0xe000ed04

080162c4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80162c4:	b580      	push	{r7, lr}
 80162c6:	b084      	sub	sp, #16
 80162c8:	af00      	add	r7, sp, #0
 80162ca:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80162cc:	2300      	movs	r3, #0
 80162ce:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80162d0:	687b      	ldr	r3, [r7, #4]
 80162d2:	2b00      	cmp	r3, #0
 80162d4:	d01a      	beq.n	801630c <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80162d6:	4b15      	ldr	r3, [pc, #84]	@ (801632c <vTaskDelay+0x68>)
 80162d8:	681b      	ldr	r3, [r3, #0]
 80162da:	2b00      	cmp	r3, #0
 80162dc:	d00d      	beq.n	80162fa <vTaskDelay+0x36>
	__asm volatile
 80162de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80162e2:	b672      	cpsid	i
 80162e4:	f383 8811 	msr	BASEPRI, r3
 80162e8:	f3bf 8f6f 	isb	sy
 80162ec:	f3bf 8f4f 	dsb	sy
 80162f0:	b662      	cpsie	i
 80162f2:	60bb      	str	r3, [r7, #8]
}
 80162f4:	bf00      	nop
 80162f6:	bf00      	nop
 80162f8:	e7fd      	b.n	80162f6 <vTaskDelay+0x32>
			vTaskSuspendAll();
 80162fa:	f000 f881 	bl	8016400 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80162fe:	2100      	movs	r1, #0
 8016300:	6878      	ldr	r0, [r7, #4]
 8016302:	f000 fd29 	bl	8016d58 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8016306:	f000 f889 	bl	801641c <xTaskResumeAll>
 801630a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801630c:	68fb      	ldr	r3, [r7, #12]
 801630e:	2b00      	cmp	r3, #0
 8016310:	d107      	bne.n	8016322 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8016312:	4b07      	ldr	r3, [pc, #28]	@ (8016330 <vTaskDelay+0x6c>)
 8016314:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016318:	601a      	str	r2, [r3, #0]
 801631a:	f3bf 8f4f 	dsb	sy
 801631e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8016322:	bf00      	nop
 8016324:	3710      	adds	r7, #16
 8016326:	46bd      	mov	sp, r7
 8016328:	bd80      	pop	{r7, pc}
 801632a:	bf00      	nop
 801632c:	200133e4 	.word	0x200133e4
 8016330:	e000ed04 	.word	0xe000ed04

08016334 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8016334:	b580      	push	{r7, lr}
 8016336:	b08a      	sub	sp, #40	@ 0x28
 8016338:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 801633a:	2300      	movs	r3, #0
 801633c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 801633e:	2300      	movs	r3, #0
 8016340:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8016342:	463a      	mov	r2, r7
 8016344:	1d39      	adds	r1, r7, #4
 8016346:	f107 0308 	add.w	r3, r7, #8
 801634a:	4618      	mov	r0, r3
 801634c:	f7ea f910 	bl	8000570 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8016350:	6839      	ldr	r1, [r7, #0]
 8016352:	687b      	ldr	r3, [r7, #4]
 8016354:	68ba      	ldr	r2, [r7, #8]
 8016356:	9202      	str	r2, [sp, #8]
 8016358:	9301      	str	r3, [sp, #4]
 801635a:	2300      	movs	r3, #0
 801635c:	9300      	str	r3, [sp, #0]
 801635e:	2300      	movs	r3, #0
 8016360:	460a      	mov	r2, r1
 8016362:	4921      	ldr	r1, [pc, #132]	@ (80163e8 <vTaskStartScheduler+0xb4>)
 8016364:	4821      	ldr	r0, [pc, #132]	@ (80163ec <vTaskStartScheduler+0xb8>)
 8016366:	f7ff fe03 	bl	8015f70 <xTaskCreateStatic>
 801636a:	4603      	mov	r3, r0
 801636c:	4a20      	ldr	r2, [pc, #128]	@ (80163f0 <vTaskStartScheduler+0xbc>)
 801636e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8016370:	4b1f      	ldr	r3, [pc, #124]	@ (80163f0 <vTaskStartScheduler+0xbc>)
 8016372:	681b      	ldr	r3, [r3, #0]
 8016374:	2b00      	cmp	r3, #0
 8016376:	d002      	beq.n	801637e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8016378:	2301      	movs	r3, #1
 801637a:	617b      	str	r3, [r7, #20]
 801637c:	e001      	b.n	8016382 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 801637e:	2300      	movs	r3, #0
 8016380:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8016382:	697b      	ldr	r3, [r7, #20]
 8016384:	2b01      	cmp	r3, #1
 8016386:	d118      	bne.n	80163ba <vTaskStartScheduler+0x86>
	__asm volatile
 8016388:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801638c:	b672      	cpsid	i
 801638e:	f383 8811 	msr	BASEPRI, r3
 8016392:	f3bf 8f6f 	isb	sy
 8016396:	f3bf 8f4f 	dsb	sy
 801639a:	b662      	cpsie	i
 801639c:	613b      	str	r3, [r7, #16]
}
 801639e:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80163a0:	4b14      	ldr	r3, [pc, #80]	@ (80163f4 <vTaskStartScheduler+0xc0>)
 80163a2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80163a6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80163a8:	4b13      	ldr	r3, [pc, #76]	@ (80163f8 <vTaskStartScheduler+0xc4>)
 80163aa:	2201      	movs	r2, #1
 80163ac:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80163ae:	4b13      	ldr	r3, [pc, #76]	@ (80163fc <vTaskStartScheduler+0xc8>)
 80163b0:	2200      	movs	r2, #0
 80163b2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80163b4:	f000 fdc4 	bl	8016f40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80163b8:	e011      	b.n	80163de <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80163ba:	697b      	ldr	r3, [r7, #20]
 80163bc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80163c0:	d10d      	bne.n	80163de <vTaskStartScheduler+0xaa>
	__asm volatile
 80163c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80163c6:	b672      	cpsid	i
 80163c8:	f383 8811 	msr	BASEPRI, r3
 80163cc:	f3bf 8f6f 	isb	sy
 80163d0:	f3bf 8f4f 	dsb	sy
 80163d4:	b662      	cpsie	i
 80163d6:	60fb      	str	r3, [r7, #12]
}
 80163d8:	bf00      	nop
 80163da:	bf00      	nop
 80163dc:	e7fd      	b.n	80163da <vTaskStartScheduler+0xa6>
}
 80163de:	bf00      	nop
 80163e0:	3718      	adds	r7, #24
 80163e2:	46bd      	mov	sp, r7
 80163e4:	bd80      	pop	{r7, pc}
 80163e6:	bf00      	nop
 80163e8:	08017f80 	.word	0x08017f80
 80163ec:	08016a51 	.word	0x08016a51
 80163f0:	200133e0 	.word	0x200133e0
 80163f4:	200133dc 	.word	0x200133dc
 80163f8:	200133c8 	.word	0x200133c8
 80163fc:	200133c0 	.word	0x200133c0

08016400 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8016400:	b480      	push	{r7}
 8016402:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8016404:	4b04      	ldr	r3, [pc, #16]	@ (8016418 <vTaskSuspendAll+0x18>)
 8016406:	681b      	ldr	r3, [r3, #0]
 8016408:	3301      	adds	r3, #1
 801640a:	4a03      	ldr	r2, [pc, #12]	@ (8016418 <vTaskSuspendAll+0x18>)
 801640c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 801640e:	bf00      	nop
 8016410:	46bd      	mov	sp, r7
 8016412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016416:	4770      	bx	lr
 8016418:	200133e4 	.word	0x200133e4

0801641c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801641c:	b580      	push	{r7, lr}
 801641e:	b084      	sub	sp, #16
 8016420:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8016422:	2300      	movs	r3, #0
 8016424:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8016426:	2300      	movs	r3, #0
 8016428:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801642a:	4b43      	ldr	r3, [pc, #268]	@ (8016538 <xTaskResumeAll+0x11c>)
 801642c:	681b      	ldr	r3, [r3, #0]
 801642e:	2b00      	cmp	r3, #0
 8016430:	d10d      	bne.n	801644e <xTaskResumeAll+0x32>
	__asm volatile
 8016432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016436:	b672      	cpsid	i
 8016438:	f383 8811 	msr	BASEPRI, r3
 801643c:	f3bf 8f6f 	isb	sy
 8016440:	f3bf 8f4f 	dsb	sy
 8016444:	b662      	cpsie	i
 8016446:	603b      	str	r3, [r7, #0]
}
 8016448:	bf00      	nop
 801644a:	bf00      	nop
 801644c:	e7fd      	b.n	801644a <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801644e:	f000 fdf5 	bl	801703c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8016452:	4b39      	ldr	r3, [pc, #228]	@ (8016538 <xTaskResumeAll+0x11c>)
 8016454:	681b      	ldr	r3, [r3, #0]
 8016456:	3b01      	subs	r3, #1
 8016458:	4a37      	ldr	r2, [pc, #220]	@ (8016538 <xTaskResumeAll+0x11c>)
 801645a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801645c:	4b36      	ldr	r3, [pc, #216]	@ (8016538 <xTaskResumeAll+0x11c>)
 801645e:	681b      	ldr	r3, [r3, #0]
 8016460:	2b00      	cmp	r3, #0
 8016462:	d161      	bne.n	8016528 <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8016464:	4b35      	ldr	r3, [pc, #212]	@ (801653c <xTaskResumeAll+0x120>)
 8016466:	681b      	ldr	r3, [r3, #0]
 8016468:	2b00      	cmp	r3, #0
 801646a:	d05d      	beq.n	8016528 <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801646c:	e02e      	b.n	80164cc <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801646e:	4b34      	ldr	r3, [pc, #208]	@ (8016540 <xTaskResumeAll+0x124>)
 8016470:	68db      	ldr	r3, [r3, #12]
 8016472:	68db      	ldr	r3, [r3, #12]
 8016474:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8016476:	68fb      	ldr	r3, [r7, #12]
 8016478:	3318      	adds	r3, #24
 801647a:	4618      	mov	r0, r3
 801647c:	f7fe ff88 	bl	8015390 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016480:	68fb      	ldr	r3, [r7, #12]
 8016482:	3304      	adds	r3, #4
 8016484:	4618      	mov	r0, r3
 8016486:	f7fe ff83 	bl	8015390 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 801648a:	68fb      	ldr	r3, [r7, #12]
 801648c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801648e:	2201      	movs	r2, #1
 8016490:	409a      	lsls	r2, r3
 8016492:	4b2c      	ldr	r3, [pc, #176]	@ (8016544 <xTaskResumeAll+0x128>)
 8016494:	681b      	ldr	r3, [r3, #0]
 8016496:	4313      	orrs	r3, r2
 8016498:	4a2a      	ldr	r2, [pc, #168]	@ (8016544 <xTaskResumeAll+0x128>)
 801649a:	6013      	str	r3, [r2, #0]
 801649c:	68fb      	ldr	r3, [r7, #12]
 801649e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80164a0:	4613      	mov	r3, r2
 80164a2:	009b      	lsls	r3, r3, #2
 80164a4:	4413      	add	r3, r2
 80164a6:	009b      	lsls	r3, r3, #2
 80164a8:	4a27      	ldr	r2, [pc, #156]	@ (8016548 <xTaskResumeAll+0x12c>)
 80164aa:	441a      	add	r2, r3
 80164ac:	68fb      	ldr	r3, [r7, #12]
 80164ae:	3304      	adds	r3, #4
 80164b0:	4619      	mov	r1, r3
 80164b2:	4610      	mov	r0, r2
 80164b4:	f7fe ff0f 	bl	80152d6 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80164b8:	68fb      	ldr	r3, [r7, #12]
 80164ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80164bc:	4b23      	ldr	r3, [pc, #140]	@ (801654c <xTaskResumeAll+0x130>)
 80164be:	681b      	ldr	r3, [r3, #0]
 80164c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80164c2:	429a      	cmp	r2, r3
 80164c4:	d302      	bcc.n	80164cc <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 80164c6:	4b22      	ldr	r3, [pc, #136]	@ (8016550 <xTaskResumeAll+0x134>)
 80164c8:	2201      	movs	r2, #1
 80164ca:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80164cc:	4b1c      	ldr	r3, [pc, #112]	@ (8016540 <xTaskResumeAll+0x124>)
 80164ce:	681b      	ldr	r3, [r3, #0]
 80164d0:	2b00      	cmp	r3, #0
 80164d2:	d1cc      	bne.n	801646e <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80164d4:	68fb      	ldr	r3, [r7, #12]
 80164d6:	2b00      	cmp	r3, #0
 80164d8:	d001      	beq.n	80164de <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80164da:	f000 fb73 	bl	8016bc4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80164de:	4b1d      	ldr	r3, [pc, #116]	@ (8016554 <xTaskResumeAll+0x138>)
 80164e0:	681b      	ldr	r3, [r3, #0]
 80164e2:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80164e4:	687b      	ldr	r3, [r7, #4]
 80164e6:	2b00      	cmp	r3, #0
 80164e8:	d010      	beq.n	801650c <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80164ea:	f000 f859 	bl	80165a0 <xTaskIncrementTick>
 80164ee:	4603      	mov	r3, r0
 80164f0:	2b00      	cmp	r3, #0
 80164f2:	d002      	beq.n	80164fa <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 80164f4:	4b16      	ldr	r3, [pc, #88]	@ (8016550 <xTaskResumeAll+0x134>)
 80164f6:	2201      	movs	r2, #1
 80164f8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80164fa:	687b      	ldr	r3, [r7, #4]
 80164fc:	3b01      	subs	r3, #1
 80164fe:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8016500:	687b      	ldr	r3, [r7, #4]
 8016502:	2b00      	cmp	r3, #0
 8016504:	d1f1      	bne.n	80164ea <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 8016506:	4b13      	ldr	r3, [pc, #76]	@ (8016554 <xTaskResumeAll+0x138>)
 8016508:	2200      	movs	r2, #0
 801650a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801650c:	4b10      	ldr	r3, [pc, #64]	@ (8016550 <xTaskResumeAll+0x134>)
 801650e:	681b      	ldr	r3, [r3, #0]
 8016510:	2b00      	cmp	r3, #0
 8016512:	d009      	beq.n	8016528 <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8016514:	2301      	movs	r3, #1
 8016516:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8016518:	4b0f      	ldr	r3, [pc, #60]	@ (8016558 <xTaskResumeAll+0x13c>)
 801651a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801651e:	601a      	str	r2, [r3, #0]
 8016520:	f3bf 8f4f 	dsb	sy
 8016524:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8016528:	f000 fdbe 	bl	80170a8 <vPortExitCritical>

	return xAlreadyYielded;
 801652c:	68bb      	ldr	r3, [r7, #8]
}
 801652e:	4618      	mov	r0, r3
 8016530:	3710      	adds	r7, #16
 8016532:	46bd      	mov	sp, r7
 8016534:	bd80      	pop	{r7, pc}
 8016536:	bf00      	nop
 8016538:	200133e4 	.word	0x200133e4
 801653c:	200133bc 	.word	0x200133bc
 8016540:	2001337c 	.word	0x2001337c
 8016544:	200133c4 	.word	0x200133c4
 8016548:	200132c0 	.word	0x200132c0
 801654c:	200132bc 	.word	0x200132bc
 8016550:	200133d0 	.word	0x200133d0
 8016554:	200133cc 	.word	0x200133cc
 8016558:	e000ed04 	.word	0xe000ed04

0801655c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 801655c:	b480      	push	{r7}
 801655e:	b083      	sub	sp, #12
 8016560:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8016562:	4b05      	ldr	r3, [pc, #20]	@ (8016578 <xTaskGetTickCount+0x1c>)
 8016564:	681b      	ldr	r3, [r3, #0]
 8016566:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8016568:	687b      	ldr	r3, [r7, #4]
}
 801656a:	4618      	mov	r0, r3
 801656c:	370c      	adds	r7, #12
 801656e:	46bd      	mov	sp, r7
 8016570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016574:	4770      	bx	lr
 8016576:	bf00      	nop
 8016578:	200133c0 	.word	0x200133c0

0801657c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 801657c:	b580      	push	{r7, lr}
 801657e:	b082      	sub	sp, #8
 8016580:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8016582:	f000 fe43 	bl	801720c <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8016586:	2300      	movs	r3, #0
 8016588:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 801658a:	4b04      	ldr	r3, [pc, #16]	@ (801659c <xTaskGetTickCountFromISR+0x20>)
 801658c:	681b      	ldr	r3, [r3, #0]
 801658e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8016590:	683b      	ldr	r3, [r7, #0]
}
 8016592:	4618      	mov	r0, r3
 8016594:	3708      	adds	r7, #8
 8016596:	46bd      	mov	sp, r7
 8016598:	bd80      	pop	{r7, pc}
 801659a:	bf00      	nop
 801659c:	200133c0 	.word	0x200133c0

080165a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80165a0:	b580      	push	{r7, lr}
 80165a2:	b086      	sub	sp, #24
 80165a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80165a6:	2300      	movs	r3, #0
 80165a8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80165aa:	4b50      	ldr	r3, [pc, #320]	@ (80166ec <xTaskIncrementTick+0x14c>)
 80165ac:	681b      	ldr	r3, [r3, #0]
 80165ae:	2b00      	cmp	r3, #0
 80165b0:	f040 808b 	bne.w	80166ca <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80165b4:	4b4e      	ldr	r3, [pc, #312]	@ (80166f0 <xTaskIncrementTick+0x150>)
 80165b6:	681b      	ldr	r3, [r3, #0]
 80165b8:	3301      	adds	r3, #1
 80165ba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80165bc:	4a4c      	ldr	r2, [pc, #304]	@ (80166f0 <xTaskIncrementTick+0x150>)
 80165be:	693b      	ldr	r3, [r7, #16]
 80165c0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80165c2:	693b      	ldr	r3, [r7, #16]
 80165c4:	2b00      	cmp	r3, #0
 80165c6:	d123      	bne.n	8016610 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 80165c8:	4b4a      	ldr	r3, [pc, #296]	@ (80166f4 <xTaskIncrementTick+0x154>)
 80165ca:	681b      	ldr	r3, [r3, #0]
 80165cc:	681b      	ldr	r3, [r3, #0]
 80165ce:	2b00      	cmp	r3, #0
 80165d0:	d00d      	beq.n	80165ee <xTaskIncrementTick+0x4e>
	__asm volatile
 80165d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80165d6:	b672      	cpsid	i
 80165d8:	f383 8811 	msr	BASEPRI, r3
 80165dc:	f3bf 8f6f 	isb	sy
 80165e0:	f3bf 8f4f 	dsb	sy
 80165e4:	b662      	cpsie	i
 80165e6:	603b      	str	r3, [r7, #0]
}
 80165e8:	bf00      	nop
 80165ea:	bf00      	nop
 80165ec:	e7fd      	b.n	80165ea <xTaskIncrementTick+0x4a>
 80165ee:	4b41      	ldr	r3, [pc, #260]	@ (80166f4 <xTaskIncrementTick+0x154>)
 80165f0:	681b      	ldr	r3, [r3, #0]
 80165f2:	60fb      	str	r3, [r7, #12]
 80165f4:	4b40      	ldr	r3, [pc, #256]	@ (80166f8 <xTaskIncrementTick+0x158>)
 80165f6:	681b      	ldr	r3, [r3, #0]
 80165f8:	4a3e      	ldr	r2, [pc, #248]	@ (80166f4 <xTaskIncrementTick+0x154>)
 80165fa:	6013      	str	r3, [r2, #0]
 80165fc:	4a3e      	ldr	r2, [pc, #248]	@ (80166f8 <xTaskIncrementTick+0x158>)
 80165fe:	68fb      	ldr	r3, [r7, #12]
 8016600:	6013      	str	r3, [r2, #0]
 8016602:	4b3e      	ldr	r3, [pc, #248]	@ (80166fc <xTaskIncrementTick+0x15c>)
 8016604:	681b      	ldr	r3, [r3, #0]
 8016606:	3301      	adds	r3, #1
 8016608:	4a3c      	ldr	r2, [pc, #240]	@ (80166fc <xTaskIncrementTick+0x15c>)
 801660a:	6013      	str	r3, [r2, #0]
 801660c:	f000 fada 	bl	8016bc4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8016610:	4b3b      	ldr	r3, [pc, #236]	@ (8016700 <xTaskIncrementTick+0x160>)
 8016612:	681b      	ldr	r3, [r3, #0]
 8016614:	693a      	ldr	r2, [r7, #16]
 8016616:	429a      	cmp	r2, r3
 8016618:	d348      	bcc.n	80166ac <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801661a:	4b36      	ldr	r3, [pc, #216]	@ (80166f4 <xTaskIncrementTick+0x154>)
 801661c:	681b      	ldr	r3, [r3, #0]
 801661e:	681b      	ldr	r3, [r3, #0]
 8016620:	2b00      	cmp	r3, #0
 8016622:	d104      	bne.n	801662e <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016624:	4b36      	ldr	r3, [pc, #216]	@ (8016700 <xTaskIncrementTick+0x160>)
 8016626:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801662a:	601a      	str	r2, [r3, #0]
					break;
 801662c:	e03e      	b.n	80166ac <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801662e:	4b31      	ldr	r3, [pc, #196]	@ (80166f4 <xTaskIncrementTick+0x154>)
 8016630:	681b      	ldr	r3, [r3, #0]
 8016632:	68db      	ldr	r3, [r3, #12]
 8016634:	68db      	ldr	r3, [r3, #12]
 8016636:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8016638:	68bb      	ldr	r3, [r7, #8]
 801663a:	685b      	ldr	r3, [r3, #4]
 801663c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801663e:	693a      	ldr	r2, [r7, #16]
 8016640:	687b      	ldr	r3, [r7, #4]
 8016642:	429a      	cmp	r2, r3
 8016644:	d203      	bcs.n	801664e <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8016646:	4a2e      	ldr	r2, [pc, #184]	@ (8016700 <xTaskIncrementTick+0x160>)
 8016648:	687b      	ldr	r3, [r7, #4]
 801664a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 801664c:	e02e      	b.n	80166ac <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801664e:	68bb      	ldr	r3, [r7, #8]
 8016650:	3304      	adds	r3, #4
 8016652:	4618      	mov	r0, r3
 8016654:	f7fe fe9c 	bl	8015390 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8016658:	68bb      	ldr	r3, [r7, #8]
 801665a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801665c:	2b00      	cmp	r3, #0
 801665e:	d004      	beq.n	801666a <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8016660:	68bb      	ldr	r3, [r7, #8]
 8016662:	3318      	adds	r3, #24
 8016664:	4618      	mov	r0, r3
 8016666:	f7fe fe93 	bl	8015390 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801666a:	68bb      	ldr	r3, [r7, #8]
 801666c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801666e:	2201      	movs	r2, #1
 8016670:	409a      	lsls	r2, r3
 8016672:	4b24      	ldr	r3, [pc, #144]	@ (8016704 <xTaskIncrementTick+0x164>)
 8016674:	681b      	ldr	r3, [r3, #0]
 8016676:	4313      	orrs	r3, r2
 8016678:	4a22      	ldr	r2, [pc, #136]	@ (8016704 <xTaskIncrementTick+0x164>)
 801667a:	6013      	str	r3, [r2, #0]
 801667c:	68bb      	ldr	r3, [r7, #8]
 801667e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016680:	4613      	mov	r3, r2
 8016682:	009b      	lsls	r3, r3, #2
 8016684:	4413      	add	r3, r2
 8016686:	009b      	lsls	r3, r3, #2
 8016688:	4a1f      	ldr	r2, [pc, #124]	@ (8016708 <xTaskIncrementTick+0x168>)
 801668a:	441a      	add	r2, r3
 801668c:	68bb      	ldr	r3, [r7, #8]
 801668e:	3304      	adds	r3, #4
 8016690:	4619      	mov	r1, r3
 8016692:	4610      	mov	r0, r2
 8016694:	f7fe fe1f 	bl	80152d6 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8016698:	68bb      	ldr	r3, [r7, #8]
 801669a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801669c:	4b1b      	ldr	r3, [pc, #108]	@ (801670c <xTaskIncrementTick+0x16c>)
 801669e:	681b      	ldr	r3, [r3, #0]
 80166a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80166a2:	429a      	cmp	r2, r3
 80166a4:	d3b9      	bcc.n	801661a <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 80166a6:	2301      	movs	r3, #1
 80166a8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80166aa:	e7b6      	b.n	801661a <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80166ac:	4b17      	ldr	r3, [pc, #92]	@ (801670c <xTaskIncrementTick+0x16c>)
 80166ae:	681b      	ldr	r3, [r3, #0]
 80166b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80166b2:	4915      	ldr	r1, [pc, #84]	@ (8016708 <xTaskIncrementTick+0x168>)
 80166b4:	4613      	mov	r3, r2
 80166b6:	009b      	lsls	r3, r3, #2
 80166b8:	4413      	add	r3, r2
 80166ba:	009b      	lsls	r3, r3, #2
 80166bc:	440b      	add	r3, r1
 80166be:	681b      	ldr	r3, [r3, #0]
 80166c0:	2b01      	cmp	r3, #1
 80166c2:	d907      	bls.n	80166d4 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 80166c4:	2301      	movs	r3, #1
 80166c6:	617b      	str	r3, [r7, #20]
 80166c8:	e004      	b.n	80166d4 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80166ca:	4b11      	ldr	r3, [pc, #68]	@ (8016710 <xTaskIncrementTick+0x170>)
 80166cc:	681b      	ldr	r3, [r3, #0]
 80166ce:	3301      	adds	r3, #1
 80166d0:	4a0f      	ldr	r2, [pc, #60]	@ (8016710 <xTaskIncrementTick+0x170>)
 80166d2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80166d4:	4b0f      	ldr	r3, [pc, #60]	@ (8016714 <xTaskIncrementTick+0x174>)
 80166d6:	681b      	ldr	r3, [r3, #0]
 80166d8:	2b00      	cmp	r3, #0
 80166da:	d001      	beq.n	80166e0 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 80166dc:	2301      	movs	r3, #1
 80166de:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80166e0:	697b      	ldr	r3, [r7, #20]
}
 80166e2:	4618      	mov	r0, r3
 80166e4:	3718      	adds	r7, #24
 80166e6:	46bd      	mov	sp, r7
 80166e8:	bd80      	pop	{r7, pc}
 80166ea:	bf00      	nop
 80166ec:	200133e4 	.word	0x200133e4
 80166f0:	200133c0 	.word	0x200133c0
 80166f4:	20013374 	.word	0x20013374
 80166f8:	20013378 	.word	0x20013378
 80166fc:	200133d4 	.word	0x200133d4
 8016700:	200133dc 	.word	0x200133dc
 8016704:	200133c4 	.word	0x200133c4
 8016708:	200132c0 	.word	0x200132c0
 801670c:	200132bc 	.word	0x200132bc
 8016710:	200133cc 	.word	0x200133cc
 8016714:	200133d0 	.word	0x200133d0

08016718 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8016718:	b580      	push	{r7, lr}
 801671a:	b088      	sub	sp, #32
 801671c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801671e:	4b3b      	ldr	r3, [pc, #236]	@ (801680c <vTaskSwitchContext+0xf4>)
 8016720:	681b      	ldr	r3, [r3, #0]
 8016722:	2b00      	cmp	r3, #0
 8016724:	d003      	beq.n	801672e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8016726:	4b3a      	ldr	r3, [pc, #232]	@ (8016810 <vTaskSwitchContext+0xf8>)
 8016728:	2201      	movs	r2, #1
 801672a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 801672c:	e069      	b.n	8016802 <vTaskSwitchContext+0xea>
		xYieldPending = pdFALSE;
 801672e:	4b38      	ldr	r3, [pc, #224]	@ (8016810 <vTaskSwitchContext+0xf8>)
 8016730:	2200      	movs	r2, #0
 8016732:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8016734:	4b37      	ldr	r3, [pc, #220]	@ (8016814 <vTaskSwitchContext+0xfc>)
 8016736:	681b      	ldr	r3, [r3, #0]
 8016738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801673a:	61fb      	str	r3, [r7, #28]
 801673c:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8016740:	61bb      	str	r3, [r7, #24]
 8016742:	69fb      	ldr	r3, [r7, #28]
 8016744:	681b      	ldr	r3, [r3, #0]
 8016746:	69ba      	ldr	r2, [r7, #24]
 8016748:	429a      	cmp	r2, r3
 801674a:	d111      	bne.n	8016770 <vTaskSwitchContext+0x58>
 801674c:	69fb      	ldr	r3, [r7, #28]
 801674e:	3304      	adds	r3, #4
 8016750:	681b      	ldr	r3, [r3, #0]
 8016752:	69ba      	ldr	r2, [r7, #24]
 8016754:	429a      	cmp	r2, r3
 8016756:	d10b      	bne.n	8016770 <vTaskSwitchContext+0x58>
 8016758:	69fb      	ldr	r3, [r7, #28]
 801675a:	3308      	adds	r3, #8
 801675c:	681b      	ldr	r3, [r3, #0]
 801675e:	69ba      	ldr	r2, [r7, #24]
 8016760:	429a      	cmp	r2, r3
 8016762:	d105      	bne.n	8016770 <vTaskSwitchContext+0x58>
 8016764:	69fb      	ldr	r3, [r7, #28]
 8016766:	330c      	adds	r3, #12
 8016768:	681b      	ldr	r3, [r3, #0]
 801676a:	69ba      	ldr	r2, [r7, #24]
 801676c:	429a      	cmp	r2, r3
 801676e:	d008      	beq.n	8016782 <vTaskSwitchContext+0x6a>
 8016770:	4b28      	ldr	r3, [pc, #160]	@ (8016814 <vTaskSwitchContext+0xfc>)
 8016772:	681a      	ldr	r2, [r3, #0]
 8016774:	4b27      	ldr	r3, [pc, #156]	@ (8016814 <vTaskSwitchContext+0xfc>)
 8016776:	681b      	ldr	r3, [r3, #0]
 8016778:	3334      	adds	r3, #52	@ 0x34
 801677a:	4619      	mov	r1, r3
 801677c:	4610      	mov	r0, r2
 801677e:	f7e9 fee4 	bl	800054a <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016782:	4b25      	ldr	r3, [pc, #148]	@ (8016818 <vTaskSwitchContext+0x100>)
 8016784:	681b      	ldr	r3, [r3, #0]
 8016786:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8016788:	68fb      	ldr	r3, [r7, #12]
 801678a:	fab3 f383 	clz	r3, r3
 801678e:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8016790:	7afb      	ldrb	r3, [r7, #11]
 8016792:	f1c3 031f 	rsb	r3, r3, #31
 8016796:	617b      	str	r3, [r7, #20]
 8016798:	4920      	ldr	r1, [pc, #128]	@ (801681c <vTaskSwitchContext+0x104>)
 801679a:	697a      	ldr	r2, [r7, #20]
 801679c:	4613      	mov	r3, r2
 801679e:	009b      	lsls	r3, r3, #2
 80167a0:	4413      	add	r3, r2
 80167a2:	009b      	lsls	r3, r3, #2
 80167a4:	440b      	add	r3, r1
 80167a6:	681b      	ldr	r3, [r3, #0]
 80167a8:	2b00      	cmp	r3, #0
 80167aa:	d10d      	bne.n	80167c8 <vTaskSwitchContext+0xb0>
	__asm volatile
 80167ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80167b0:	b672      	cpsid	i
 80167b2:	f383 8811 	msr	BASEPRI, r3
 80167b6:	f3bf 8f6f 	isb	sy
 80167ba:	f3bf 8f4f 	dsb	sy
 80167be:	b662      	cpsie	i
 80167c0:	607b      	str	r3, [r7, #4]
}
 80167c2:	bf00      	nop
 80167c4:	bf00      	nop
 80167c6:	e7fd      	b.n	80167c4 <vTaskSwitchContext+0xac>
 80167c8:	697a      	ldr	r2, [r7, #20]
 80167ca:	4613      	mov	r3, r2
 80167cc:	009b      	lsls	r3, r3, #2
 80167ce:	4413      	add	r3, r2
 80167d0:	009b      	lsls	r3, r3, #2
 80167d2:	4a12      	ldr	r2, [pc, #72]	@ (801681c <vTaskSwitchContext+0x104>)
 80167d4:	4413      	add	r3, r2
 80167d6:	613b      	str	r3, [r7, #16]
 80167d8:	693b      	ldr	r3, [r7, #16]
 80167da:	685b      	ldr	r3, [r3, #4]
 80167dc:	685a      	ldr	r2, [r3, #4]
 80167de:	693b      	ldr	r3, [r7, #16]
 80167e0:	605a      	str	r2, [r3, #4]
 80167e2:	693b      	ldr	r3, [r7, #16]
 80167e4:	685a      	ldr	r2, [r3, #4]
 80167e6:	693b      	ldr	r3, [r7, #16]
 80167e8:	3308      	adds	r3, #8
 80167ea:	429a      	cmp	r2, r3
 80167ec:	d104      	bne.n	80167f8 <vTaskSwitchContext+0xe0>
 80167ee:	693b      	ldr	r3, [r7, #16]
 80167f0:	685b      	ldr	r3, [r3, #4]
 80167f2:	685a      	ldr	r2, [r3, #4]
 80167f4:	693b      	ldr	r3, [r7, #16]
 80167f6:	605a      	str	r2, [r3, #4]
 80167f8:	693b      	ldr	r3, [r7, #16]
 80167fa:	685b      	ldr	r3, [r3, #4]
 80167fc:	68db      	ldr	r3, [r3, #12]
 80167fe:	4a05      	ldr	r2, [pc, #20]	@ (8016814 <vTaskSwitchContext+0xfc>)
 8016800:	6013      	str	r3, [r2, #0]
}
 8016802:	bf00      	nop
 8016804:	3720      	adds	r7, #32
 8016806:	46bd      	mov	sp, r7
 8016808:	bd80      	pop	{r7, pc}
 801680a:	bf00      	nop
 801680c:	200133e4 	.word	0x200133e4
 8016810:	200133d0 	.word	0x200133d0
 8016814:	200132bc 	.word	0x200132bc
 8016818:	200133c4 	.word	0x200133c4
 801681c:	200132c0 	.word	0x200132c0

08016820 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8016820:	b580      	push	{r7, lr}
 8016822:	b084      	sub	sp, #16
 8016824:	af00      	add	r7, sp, #0
 8016826:	6078      	str	r0, [r7, #4]
 8016828:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801682a:	687b      	ldr	r3, [r7, #4]
 801682c:	2b00      	cmp	r3, #0
 801682e:	d10d      	bne.n	801684c <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 8016830:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016834:	b672      	cpsid	i
 8016836:	f383 8811 	msr	BASEPRI, r3
 801683a:	f3bf 8f6f 	isb	sy
 801683e:	f3bf 8f4f 	dsb	sy
 8016842:	b662      	cpsie	i
 8016844:	60fb      	str	r3, [r7, #12]
}
 8016846:	bf00      	nop
 8016848:	bf00      	nop
 801684a:	e7fd      	b.n	8016848 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 801684c:	4b07      	ldr	r3, [pc, #28]	@ (801686c <vTaskPlaceOnEventList+0x4c>)
 801684e:	681b      	ldr	r3, [r3, #0]
 8016850:	3318      	adds	r3, #24
 8016852:	4619      	mov	r1, r3
 8016854:	6878      	ldr	r0, [r7, #4]
 8016856:	f7fe fd62 	bl	801531e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801685a:	2101      	movs	r1, #1
 801685c:	6838      	ldr	r0, [r7, #0]
 801685e:	f000 fa7b 	bl	8016d58 <prvAddCurrentTaskToDelayedList>
}
 8016862:	bf00      	nop
 8016864:	3710      	adds	r7, #16
 8016866:	46bd      	mov	sp, r7
 8016868:	bd80      	pop	{r7, pc}
 801686a:	bf00      	nop
 801686c:	200132bc 	.word	0x200132bc

08016870 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8016870:	b580      	push	{r7, lr}
 8016872:	b086      	sub	sp, #24
 8016874:	af00      	add	r7, sp, #0
 8016876:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016878:	687b      	ldr	r3, [r7, #4]
 801687a:	68db      	ldr	r3, [r3, #12]
 801687c:	68db      	ldr	r3, [r3, #12]
 801687e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8016880:	693b      	ldr	r3, [r7, #16]
 8016882:	2b00      	cmp	r3, #0
 8016884:	d10d      	bne.n	80168a2 <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8016886:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801688a:	b672      	cpsid	i
 801688c:	f383 8811 	msr	BASEPRI, r3
 8016890:	f3bf 8f6f 	isb	sy
 8016894:	f3bf 8f4f 	dsb	sy
 8016898:	b662      	cpsie	i
 801689a:	60fb      	str	r3, [r7, #12]
}
 801689c:	bf00      	nop
 801689e:	bf00      	nop
 80168a0:	e7fd      	b.n	801689e <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80168a2:	693b      	ldr	r3, [r7, #16]
 80168a4:	3318      	adds	r3, #24
 80168a6:	4618      	mov	r0, r3
 80168a8:	f7fe fd72 	bl	8015390 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80168ac:	4b1d      	ldr	r3, [pc, #116]	@ (8016924 <xTaskRemoveFromEventList+0xb4>)
 80168ae:	681b      	ldr	r3, [r3, #0]
 80168b0:	2b00      	cmp	r3, #0
 80168b2:	d11c      	bne.n	80168ee <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80168b4:	693b      	ldr	r3, [r7, #16]
 80168b6:	3304      	adds	r3, #4
 80168b8:	4618      	mov	r0, r3
 80168ba:	f7fe fd69 	bl	8015390 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80168be:	693b      	ldr	r3, [r7, #16]
 80168c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80168c2:	2201      	movs	r2, #1
 80168c4:	409a      	lsls	r2, r3
 80168c6:	4b18      	ldr	r3, [pc, #96]	@ (8016928 <xTaskRemoveFromEventList+0xb8>)
 80168c8:	681b      	ldr	r3, [r3, #0]
 80168ca:	4313      	orrs	r3, r2
 80168cc:	4a16      	ldr	r2, [pc, #88]	@ (8016928 <xTaskRemoveFromEventList+0xb8>)
 80168ce:	6013      	str	r3, [r2, #0]
 80168d0:	693b      	ldr	r3, [r7, #16]
 80168d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80168d4:	4613      	mov	r3, r2
 80168d6:	009b      	lsls	r3, r3, #2
 80168d8:	4413      	add	r3, r2
 80168da:	009b      	lsls	r3, r3, #2
 80168dc:	4a13      	ldr	r2, [pc, #76]	@ (801692c <xTaskRemoveFromEventList+0xbc>)
 80168de:	441a      	add	r2, r3
 80168e0:	693b      	ldr	r3, [r7, #16]
 80168e2:	3304      	adds	r3, #4
 80168e4:	4619      	mov	r1, r3
 80168e6:	4610      	mov	r0, r2
 80168e8:	f7fe fcf5 	bl	80152d6 <vListInsertEnd>
 80168ec:	e005      	b.n	80168fa <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80168ee:	693b      	ldr	r3, [r7, #16]
 80168f0:	3318      	adds	r3, #24
 80168f2:	4619      	mov	r1, r3
 80168f4:	480e      	ldr	r0, [pc, #56]	@ (8016930 <xTaskRemoveFromEventList+0xc0>)
 80168f6:	f7fe fcee 	bl	80152d6 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80168fa:	693b      	ldr	r3, [r7, #16]
 80168fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80168fe:	4b0d      	ldr	r3, [pc, #52]	@ (8016934 <xTaskRemoveFromEventList+0xc4>)
 8016900:	681b      	ldr	r3, [r3, #0]
 8016902:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016904:	429a      	cmp	r2, r3
 8016906:	d905      	bls.n	8016914 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8016908:	2301      	movs	r3, #1
 801690a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 801690c:	4b0a      	ldr	r3, [pc, #40]	@ (8016938 <xTaskRemoveFromEventList+0xc8>)
 801690e:	2201      	movs	r2, #1
 8016910:	601a      	str	r2, [r3, #0]
 8016912:	e001      	b.n	8016918 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 8016914:	2300      	movs	r3, #0
 8016916:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8016918:	697b      	ldr	r3, [r7, #20]
}
 801691a:	4618      	mov	r0, r3
 801691c:	3718      	adds	r7, #24
 801691e:	46bd      	mov	sp, r7
 8016920:	bd80      	pop	{r7, pc}
 8016922:	bf00      	nop
 8016924:	200133e4 	.word	0x200133e4
 8016928:	200133c4 	.word	0x200133c4
 801692c:	200132c0 	.word	0x200132c0
 8016930:	2001337c 	.word	0x2001337c
 8016934:	200132bc 	.word	0x200132bc
 8016938:	200133d0 	.word	0x200133d0

0801693c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 801693c:	b480      	push	{r7}
 801693e:	b083      	sub	sp, #12
 8016940:	af00      	add	r7, sp, #0
 8016942:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8016944:	4b06      	ldr	r3, [pc, #24]	@ (8016960 <vTaskInternalSetTimeOutState+0x24>)
 8016946:	681a      	ldr	r2, [r3, #0]
 8016948:	687b      	ldr	r3, [r7, #4]
 801694a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801694c:	4b05      	ldr	r3, [pc, #20]	@ (8016964 <vTaskInternalSetTimeOutState+0x28>)
 801694e:	681a      	ldr	r2, [r3, #0]
 8016950:	687b      	ldr	r3, [r7, #4]
 8016952:	605a      	str	r2, [r3, #4]
}
 8016954:	bf00      	nop
 8016956:	370c      	adds	r7, #12
 8016958:	46bd      	mov	sp, r7
 801695a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801695e:	4770      	bx	lr
 8016960:	200133d4 	.word	0x200133d4
 8016964:	200133c0 	.word	0x200133c0

08016968 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8016968:	b580      	push	{r7, lr}
 801696a:	b088      	sub	sp, #32
 801696c:	af00      	add	r7, sp, #0
 801696e:	6078      	str	r0, [r7, #4]
 8016970:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8016972:	687b      	ldr	r3, [r7, #4]
 8016974:	2b00      	cmp	r3, #0
 8016976:	d10d      	bne.n	8016994 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8016978:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801697c:	b672      	cpsid	i
 801697e:	f383 8811 	msr	BASEPRI, r3
 8016982:	f3bf 8f6f 	isb	sy
 8016986:	f3bf 8f4f 	dsb	sy
 801698a:	b662      	cpsie	i
 801698c:	613b      	str	r3, [r7, #16]
}
 801698e:	bf00      	nop
 8016990:	bf00      	nop
 8016992:	e7fd      	b.n	8016990 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 8016994:	683b      	ldr	r3, [r7, #0]
 8016996:	2b00      	cmp	r3, #0
 8016998:	d10d      	bne.n	80169b6 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 801699a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801699e:	b672      	cpsid	i
 80169a0:	f383 8811 	msr	BASEPRI, r3
 80169a4:	f3bf 8f6f 	isb	sy
 80169a8:	f3bf 8f4f 	dsb	sy
 80169ac:	b662      	cpsie	i
 80169ae:	60fb      	str	r3, [r7, #12]
}
 80169b0:	bf00      	nop
 80169b2:	bf00      	nop
 80169b4:	e7fd      	b.n	80169b2 <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 80169b6:	f000 fb41 	bl	801703c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80169ba:	4b1d      	ldr	r3, [pc, #116]	@ (8016a30 <xTaskCheckForTimeOut+0xc8>)
 80169bc:	681b      	ldr	r3, [r3, #0]
 80169be:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80169c0:	687b      	ldr	r3, [r7, #4]
 80169c2:	685b      	ldr	r3, [r3, #4]
 80169c4:	69ba      	ldr	r2, [r7, #24]
 80169c6:	1ad3      	subs	r3, r2, r3
 80169c8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80169ca:	683b      	ldr	r3, [r7, #0]
 80169cc:	681b      	ldr	r3, [r3, #0]
 80169ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80169d2:	d102      	bne.n	80169da <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80169d4:	2300      	movs	r3, #0
 80169d6:	61fb      	str	r3, [r7, #28]
 80169d8:	e023      	b.n	8016a22 <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80169da:	687b      	ldr	r3, [r7, #4]
 80169dc:	681a      	ldr	r2, [r3, #0]
 80169de:	4b15      	ldr	r3, [pc, #84]	@ (8016a34 <xTaskCheckForTimeOut+0xcc>)
 80169e0:	681b      	ldr	r3, [r3, #0]
 80169e2:	429a      	cmp	r2, r3
 80169e4:	d007      	beq.n	80169f6 <xTaskCheckForTimeOut+0x8e>
 80169e6:	687b      	ldr	r3, [r7, #4]
 80169e8:	685b      	ldr	r3, [r3, #4]
 80169ea:	69ba      	ldr	r2, [r7, #24]
 80169ec:	429a      	cmp	r2, r3
 80169ee:	d302      	bcc.n	80169f6 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80169f0:	2301      	movs	r3, #1
 80169f2:	61fb      	str	r3, [r7, #28]
 80169f4:	e015      	b.n	8016a22 <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80169f6:	683b      	ldr	r3, [r7, #0]
 80169f8:	681b      	ldr	r3, [r3, #0]
 80169fa:	697a      	ldr	r2, [r7, #20]
 80169fc:	429a      	cmp	r2, r3
 80169fe:	d20b      	bcs.n	8016a18 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8016a00:	683b      	ldr	r3, [r7, #0]
 8016a02:	681a      	ldr	r2, [r3, #0]
 8016a04:	697b      	ldr	r3, [r7, #20]
 8016a06:	1ad2      	subs	r2, r2, r3
 8016a08:	683b      	ldr	r3, [r7, #0]
 8016a0a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8016a0c:	6878      	ldr	r0, [r7, #4]
 8016a0e:	f7ff ff95 	bl	801693c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8016a12:	2300      	movs	r3, #0
 8016a14:	61fb      	str	r3, [r7, #28]
 8016a16:	e004      	b.n	8016a22 <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8016a18:	683b      	ldr	r3, [r7, #0]
 8016a1a:	2200      	movs	r2, #0
 8016a1c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8016a1e:	2301      	movs	r3, #1
 8016a20:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8016a22:	f000 fb41 	bl	80170a8 <vPortExitCritical>

	return xReturn;
 8016a26:	69fb      	ldr	r3, [r7, #28]
}
 8016a28:	4618      	mov	r0, r3
 8016a2a:	3720      	adds	r7, #32
 8016a2c:	46bd      	mov	sp, r7
 8016a2e:	bd80      	pop	{r7, pc}
 8016a30:	200133c0 	.word	0x200133c0
 8016a34:	200133d4 	.word	0x200133d4

08016a38 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8016a38:	b480      	push	{r7}
 8016a3a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8016a3c:	4b03      	ldr	r3, [pc, #12]	@ (8016a4c <vTaskMissedYield+0x14>)
 8016a3e:	2201      	movs	r2, #1
 8016a40:	601a      	str	r2, [r3, #0]
}
 8016a42:	bf00      	nop
 8016a44:	46bd      	mov	sp, r7
 8016a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a4a:	4770      	bx	lr
 8016a4c:	200133d0 	.word	0x200133d0

08016a50 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8016a50:	b580      	push	{r7, lr}
 8016a52:	b082      	sub	sp, #8
 8016a54:	af00      	add	r7, sp, #0
 8016a56:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8016a58:	f000 f854 	bl	8016b04 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8016a5c:	4b07      	ldr	r3, [pc, #28]	@ (8016a7c <prvIdleTask+0x2c>)
 8016a5e:	681b      	ldr	r3, [r3, #0]
 8016a60:	2b01      	cmp	r3, #1
 8016a62:	d907      	bls.n	8016a74 <prvIdleTask+0x24>
			{
				taskYIELD();
 8016a64:	4b06      	ldr	r3, [pc, #24]	@ (8016a80 <prvIdleTask+0x30>)
 8016a66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8016a6a:	601a      	str	r2, [r3, #0]
 8016a6c:	f3bf 8f4f 	dsb	sy
 8016a70:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8016a74:	f7e9 fd62 	bl	800053c <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 8016a78:	e7ee      	b.n	8016a58 <prvIdleTask+0x8>
 8016a7a:	bf00      	nop
 8016a7c:	200132c0 	.word	0x200132c0
 8016a80:	e000ed04 	.word	0xe000ed04

08016a84 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8016a84:	b580      	push	{r7, lr}
 8016a86:	b082      	sub	sp, #8
 8016a88:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016a8a:	2300      	movs	r3, #0
 8016a8c:	607b      	str	r3, [r7, #4]
 8016a8e:	e00c      	b.n	8016aaa <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8016a90:	687a      	ldr	r2, [r7, #4]
 8016a92:	4613      	mov	r3, r2
 8016a94:	009b      	lsls	r3, r3, #2
 8016a96:	4413      	add	r3, r2
 8016a98:	009b      	lsls	r3, r3, #2
 8016a9a:	4a12      	ldr	r2, [pc, #72]	@ (8016ae4 <prvInitialiseTaskLists+0x60>)
 8016a9c:	4413      	add	r3, r2
 8016a9e:	4618      	mov	r0, r3
 8016aa0:	f7fe fbec 	bl	801527c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8016aa4:	687b      	ldr	r3, [r7, #4]
 8016aa6:	3301      	adds	r3, #1
 8016aa8:	607b      	str	r3, [r7, #4]
 8016aaa:	687b      	ldr	r3, [r7, #4]
 8016aac:	2b06      	cmp	r3, #6
 8016aae:	d9ef      	bls.n	8016a90 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8016ab0:	480d      	ldr	r0, [pc, #52]	@ (8016ae8 <prvInitialiseTaskLists+0x64>)
 8016ab2:	f7fe fbe3 	bl	801527c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8016ab6:	480d      	ldr	r0, [pc, #52]	@ (8016aec <prvInitialiseTaskLists+0x68>)
 8016ab8:	f7fe fbe0 	bl	801527c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8016abc:	480c      	ldr	r0, [pc, #48]	@ (8016af0 <prvInitialiseTaskLists+0x6c>)
 8016abe:	f7fe fbdd 	bl	801527c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8016ac2:	480c      	ldr	r0, [pc, #48]	@ (8016af4 <prvInitialiseTaskLists+0x70>)
 8016ac4:	f7fe fbda 	bl	801527c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8016ac8:	480b      	ldr	r0, [pc, #44]	@ (8016af8 <prvInitialiseTaskLists+0x74>)
 8016aca:	f7fe fbd7 	bl	801527c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8016ace:	4b0b      	ldr	r3, [pc, #44]	@ (8016afc <prvInitialiseTaskLists+0x78>)
 8016ad0:	4a05      	ldr	r2, [pc, #20]	@ (8016ae8 <prvInitialiseTaskLists+0x64>)
 8016ad2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8016ad4:	4b0a      	ldr	r3, [pc, #40]	@ (8016b00 <prvInitialiseTaskLists+0x7c>)
 8016ad6:	4a05      	ldr	r2, [pc, #20]	@ (8016aec <prvInitialiseTaskLists+0x68>)
 8016ad8:	601a      	str	r2, [r3, #0]
}
 8016ada:	bf00      	nop
 8016adc:	3708      	adds	r7, #8
 8016ade:	46bd      	mov	sp, r7
 8016ae0:	bd80      	pop	{r7, pc}
 8016ae2:	bf00      	nop
 8016ae4:	200132c0 	.word	0x200132c0
 8016ae8:	2001334c 	.word	0x2001334c
 8016aec:	20013360 	.word	0x20013360
 8016af0:	2001337c 	.word	0x2001337c
 8016af4:	20013390 	.word	0x20013390
 8016af8:	200133a8 	.word	0x200133a8
 8016afc:	20013374 	.word	0x20013374
 8016b00:	20013378 	.word	0x20013378

08016b04 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8016b04:	b580      	push	{r7, lr}
 8016b06:	b082      	sub	sp, #8
 8016b08:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016b0a:	e019      	b.n	8016b40 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8016b0c:	f000 fa96 	bl	801703c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016b10:	4b10      	ldr	r3, [pc, #64]	@ (8016b54 <prvCheckTasksWaitingTermination+0x50>)
 8016b12:	68db      	ldr	r3, [r3, #12]
 8016b14:	68db      	ldr	r3, [r3, #12]
 8016b16:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8016b18:	687b      	ldr	r3, [r7, #4]
 8016b1a:	3304      	adds	r3, #4
 8016b1c:	4618      	mov	r0, r3
 8016b1e:	f7fe fc37 	bl	8015390 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8016b22:	4b0d      	ldr	r3, [pc, #52]	@ (8016b58 <prvCheckTasksWaitingTermination+0x54>)
 8016b24:	681b      	ldr	r3, [r3, #0]
 8016b26:	3b01      	subs	r3, #1
 8016b28:	4a0b      	ldr	r2, [pc, #44]	@ (8016b58 <prvCheckTasksWaitingTermination+0x54>)
 8016b2a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8016b2c:	4b0b      	ldr	r3, [pc, #44]	@ (8016b5c <prvCheckTasksWaitingTermination+0x58>)
 8016b2e:	681b      	ldr	r3, [r3, #0]
 8016b30:	3b01      	subs	r3, #1
 8016b32:	4a0a      	ldr	r2, [pc, #40]	@ (8016b5c <prvCheckTasksWaitingTermination+0x58>)
 8016b34:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8016b36:	f000 fab7 	bl	80170a8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8016b3a:	6878      	ldr	r0, [r7, #4]
 8016b3c:	f000 f810 	bl	8016b60 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8016b40:	4b06      	ldr	r3, [pc, #24]	@ (8016b5c <prvCheckTasksWaitingTermination+0x58>)
 8016b42:	681b      	ldr	r3, [r3, #0]
 8016b44:	2b00      	cmp	r3, #0
 8016b46:	d1e1      	bne.n	8016b0c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8016b48:	bf00      	nop
 8016b4a:	bf00      	nop
 8016b4c:	3708      	adds	r7, #8
 8016b4e:	46bd      	mov	sp, r7
 8016b50:	bd80      	pop	{r7, pc}
 8016b52:	bf00      	nop
 8016b54:	20013390 	.word	0x20013390
 8016b58:	200133bc 	.word	0x200133bc
 8016b5c:	200133a4 	.word	0x200133a4

08016b60 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8016b60:	b580      	push	{r7, lr}
 8016b62:	b084      	sub	sp, #16
 8016b64:	af00      	add	r7, sp, #0
 8016b66:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8016b68:	687b      	ldr	r3, [r7, #4]
 8016b6a:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016b6e:	2b00      	cmp	r3, #0
 8016b70:	d108      	bne.n	8016b84 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8016b72:	687b      	ldr	r3, [r7, #4]
 8016b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8016b76:	4618      	mov	r0, r3
 8016b78:	f000 fc60 	bl	801743c <vPortFree>
				vPortFree( pxTCB );
 8016b7c:	6878      	ldr	r0, [r7, #4]
 8016b7e:	f000 fc5d 	bl	801743c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8016b82:	e01b      	b.n	8016bbc <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8016b84:	687b      	ldr	r3, [r7, #4]
 8016b86:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016b8a:	2b01      	cmp	r3, #1
 8016b8c:	d103      	bne.n	8016b96 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8016b8e:	6878      	ldr	r0, [r7, #4]
 8016b90:	f000 fc54 	bl	801743c <vPortFree>
	}
 8016b94:	e012      	b.n	8016bbc <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8016b96:	687b      	ldr	r3, [r7, #4]
 8016b98:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8016b9c:	2b02      	cmp	r3, #2
 8016b9e:	d00d      	beq.n	8016bbc <prvDeleteTCB+0x5c>
	__asm volatile
 8016ba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ba4:	b672      	cpsid	i
 8016ba6:	f383 8811 	msr	BASEPRI, r3
 8016baa:	f3bf 8f6f 	isb	sy
 8016bae:	f3bf 8f4f 	dsb	sy
 8016bb2:	b662      	cpsie	i
 8016bb4:	60fb      	str	r3, [r7, #12]
}
 8016bb6:	bf00      	nop
 8016bb8:	bf00      	nop
 8016bba:	e7fd      	b.n	8016bb8 <prvDeleteTCB+0x58>
	}
 8016bbc:	bf00      	nop
 8016bbe:	3710      	adds	r7, #16
 8016bc0:	46bd      	mov	sp, r7
 8016bc2:	bd80      	pop	{r7, pc}

08016bc4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8016bc4:	b480      	push	{r7}
 8016bc6:	b083      	sub	sp, #12
 8016bc8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8016bca:	4b0c      	ldr	r3, [pc, #48]	@ (8016bfc <prvResetNextTaskUnblockTime+0x38>)
 8016bcc:	681b      	ldr	r3, [r3, #0]
 8016bce:	681b      	ldr	r3, [r3, #0]
 8016bd0:	2b00      	cmp	r3, #0
 8016bd2:	d104      	bne.n	8016bde <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8016bd4:	4b0a      	ldr	r3, [pc, #40]	@ (8016c00 <prvResetNextTaskUnblockTime+0x3c>)
 8016bd6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8016bda:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8016bdc:	e008      	b.n	8016bf0 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8016bde:	4b07      	ldr	r3, [pc, #28]	@ (8016bfc <prvResetNextTaskUnblockTime+0x38>)
 8016be0:	681b      	ldr	r3, [r3, #0]
 8016be2:	68db      	ldr	r3, [r3, #12]
 8016be4:	68db      	ldr	r3, [r3, #12]
 8016be6:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8016be8:	687b      	ldr	r3, [r7, #4]
 8016bea:	685b      	ldr	r3, [r3, #4]
 8016bec:	4a04      	ldr	r2, [pc, #16]	@ (8016c00 <prvResetNextTaskUnblockTime+0x3c>)
 8016bee:	6013      	str	r3, [r2, #0]
}
 8016bf0:	bf00      	nop
 8016bf2:	370c      	adds	r7, #12
 8016bf4:	46bd      	mov	sp, r7
 8016bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016bfa:	4770      	bx	lr
 8016bfc:	20013374 	.word	0x20013374
 8016c00:	200133dc 	.word	0x200133dc

08016c04 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8016c04:	b480      	push	{r7}
 8016c06:	b083      	sub	sp, #12
 8016c08:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8016c0a:	4b0b      	ldr	r3, [pc, #44]	@ (8016c38 <xTaskGetSchedulerState+0x34>)
 8016c0c:	681b      	ldr	r3, [r3, #0]
 8016c0e:	2b00      	cmp	r3, #0
 8016c10:	d102      	bne.n	8016c18 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8016c12:	2301      	movs	r3, #1
 8016c14:	607b      	str	r3, [r7, #4]
 8016c16:	e008      	b.n	8016c2a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8016c18:	4b08      	ldr	r3, [pc, #32]	@ (8016c3c <xTaskGetSchedulerState+0x38>)
 8016c1a:	681b      	ldr	r3, [r3, #0]
 8016c1c:	2b00      	cmp	r3, #0
 8016c1e:	d102      	bne.n	8016c26 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8016c20:	2302      	movs	r3, #2
 8016c22:	607b      	str	r3, [r7, #4]
 8016c24:	e001      	b.n	8016c2a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8016c26:	2300      	movs	r3, #0
 8016c28:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8016c2a:	687b      	ldr	r3, [r7, #4]
	}
 8016c2c:	4618      	mov	r0, r3
 8016c2e:	370c      	adds	r7, #12
 8016c30:	46bd      	mov	sp, r7
 8016c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016c36:	4770      	bx	lr
 8016c38:	200133c8 	.word	0x200133c8
 8016c3c:	200133e4 	.word	0x200133e4

08016c40 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8016c40:	b580      	push	{r7, lr}
 8016c42:	b086      	sub	sp, #24
 8016c44:	af00      	add	r7, sp, #0
 8016c46:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8016c48:	687b      	ldr	r3, [r7, #4]
 8016c4a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8016c4c:	2300      	movs	r3, #0
 8016c4e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8016c50:	687b      	ldr	r3, [r7, #4]
 8016c52:	2b00      	cmp	r3, #0
 8016c54:	d074      	beq.n	8016d40 <xTaskPriorityDisinherit+0x100>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8016c56:	4b3d      	ldr	r3, [pc, #244]	@ (8016d4c <xTaskPriorityDisinherit+0x10c>)
 8016c58:	681b      	ldr	r3, [r3, #0]
 8016c5a:	693a      	ldr	r2, [r7, #16]
 8016c5c:	429a      	cmp	r2, r3
 8016c5e:	d00d      	beq.n	8016c7c <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8016c60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c64:	b672      	cpsid	i
 8016c66:	f383 8811 	msr	BASEPRI, r3
 8016c6a:	f3bf 8f6f 	isb	sy
 8016c6e:	f3bf 8f4f 	dsb	sy
 8016c72:	b662      	cpsie	i
 8016c74:	60fb      	str	r3, [r7, #12]
}
 8016c76:	bf00      	nop
 8016c78:	bf00      	nop
 8016c7a:	e7fd      	b.n	8016c78 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8016c7c:	693b      	ldr	r3, [r7, #16]
 8016c7e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016c80:	2b00      	cmp	r3, #0
 8016c82:	d10d      	bne.n	8016ca0 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8016c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016c88:	b672      	cpsid	i
 8016c8a:	f383 8811 	msr	BASEPRI, r3
 8016c8e:	f3bf 8f6f 	isb	sy
 8016c92:	f3bf 8f4f 	dsb	sy
 8016c96:	b662      	cpsie	i
 8016c98:	60bb      	str	r3, [r7, #8]
}
 8016c9a:	bf00      	nop
 8016c9c:	bf00      	nop
 8016c9e:	e7fd      	b.n	8016c9c <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8016ca0:	693b      	ldr	r3, [r7, #16]
 8016ca2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016ca4:	1e5a      	subs	r2, r3, #1
 8016ca6:	693b      	ldr	r3, [r7, #16]
 8016ca8:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8016caa:	693b      	ldr	r3, [r7, #16]
 8016cac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016cae:	693b      	ldr	r3, [r7, #16]
 8016cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8016cb2:	429a      	cmp	r2, r3
 8016cb4:	d044      	beq.n	8016d40 <xTaskPriorityDisinherit+0x100>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8016cb6:	693b      	ldr	r3, [r7, #16]
 8016cb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8016cba:	2b00      	cmp	r3, #0
 8016cbc:	d140      	bne.n	8016d40 <xTaskPriorityDisinherit+0x100>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016cbe:	693b      	ldr	r3, [r7, #16]
 8016cc0:	3304      	adds	r3, #4
 8016cc2:	4618      	mov	r0, r3
 8016cc4:	f7fe fb64 	bl	8015390 <uxListRemove>
 8016cc8:	4603      	mov	r3, r0
 8016cca:	2b00      	cmp	r3, #0
 8016ccc:	d115      	bne.n	8016cfa <xTaskPriorityDisinherit+0xba>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8016cce:	693b      	ldr	r3, [r7, #16]
 8016cd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016cd2:	491f      	ldr	r1, [pc, #124]	@ (8016d50 <xTaskPriorityDisinherit+0x110>)
 8016cd4:	4613      	mov	r3, r2
 8016cd6:	009b      	lsls	r3, r3, #2
 8016cd8:	4413      	add	r3, r2
 8016cda:	009b      	lsls	r3, r3, #2
 8016cdc:	440b      	add	r3, r1
 8016cde:	681b      	ldr	r3, [r3, #0]
 8016ce0:	2b00      	cmp	r3, #0
 8016ce2:	d10a      	bne.n	8016cfa <xTaskPriorityDisinherit+0xba>
 8016ce4:	693b      	ldr	r3, [r7, #16]
 8016ce6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016ce8:	2201      	movs	r2, #1
 8016cea:	fa02 f303 	lsl.w	r3, r2, r3
 8016cee:	43da      	mvns	r2, r3
 8016cf0:	4b18      	ldr	r3, [pc, #96]	@ (8016d54 <xTaskPriorityDisinherit+0x114>)
 8016cf2:	681b      	ldr	r3, [r3, #0]
 8016cf4:	4013      	ands	r3, r2
 8016cf6:	4a17      	ldr	r2, [pc, #92]	@ (8016d54 <xTaskPriorityDisinherit+0x114>)
 8016cf8:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8016cfa:	693b      	ldr	r3, [r7, #16]
 8016cfc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016cfe:	693b      	ldr	r3, [r7, #16]
 8016d00:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8016d02:	693b      	ldr	r3, [r7, #16]
 8016d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016d06:	f1c3 0207 	rsb	r2, r3, #7
 8016d0a:	693b      	ldr	r3, [r7, #16]
 8016d0c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8016d0e:	693b      	ldr	r3, [r7, #16]
 8016d10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016d12:	2201      	movs	r2, #1
 8016d14:	409a      	lsls	r2, r3
 8016d16:	4b0f      	ldr	r3, [pc, #60]	@ (8016d54 <xTaskPriorityDisinherit+0x114>)
 8016d18:	681b      	ldr	r3, [r3, #0]
 8016d1a:	4313      	orrs	r3, r2
 8016d1c:	4a0d      	ldr	r2, [pc, #52]	@ (8016d54 <xTaskPriorityDisinherit+0x114>)
 8016d1e:	6013      	str	r3, [r2, #0]
 8016d20:	693b      	ldr	r3, [r7, #16]
 8016d22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016d24:	4613      	mov	r3, r2
 8016d26:	009b      	lsls	r3, r3, #2
 8016d28:	4413      	add	r3, r2
 8016d2a:	009b      	lsls	r3, r3, #2
 8016d2c:	4a08      	ldr	r2, [pc, #32]	@ (8016d50 <xTaskPriorityDisinherit+0x110>)
 8016d2e:	441a      	add	r2, r3
 8016d30:	693b      	ldr	r3, [r7, #16]
 8016d32:	3304      	adds	r3, #4
 8016d34:	4619      	mov	r1, r3
 8016d36:	4610      	mov	r0, r2
 8016d38:	f7fe facd 	bl	80152d6 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8016d3c:	2301      	movs	r3, #1
 8016d3e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8016d40:	697b      	ldr	r3, [r7, #20]
	}
 8016d42:	4618      	mov	r0, r3
 8016d44:	3718      	adds	r7, #24
 8016d46:	46bd      	mov	sp, r7
 8016d48:	bd80      	pop	{r7, pc}
 8016d4a:	bf00      	nop
 8016d4c:	200132bc 	.word	0x200132bc
 8016d50:	200132c0 	.word	0x200132c0
 8016d54:	200133c4 	.word	0x200133c4

08016d58 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8016d58:	b580      	push	{r7, lr}
 8016d5a:	b084      	sub	sp, #16
 8016d5c:	af00      	add	r7, sp, #0
 8016d5e:	6078      	str	r0, [r7, #4]
 8016d60:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8016d62:	4b29      	ldr	r3, [pc, #164]	@ (8016e08 <prvAddCurrentTaskToDelayedList+0xb0>)
 8016d64:	681b      	ldr	r3, [r3, #0]
 8016d66:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8016d68:	4b28      	ldr	r3, [pc, #160]	@ (8016e0c <prvAddCurrentTaskToDelayedList+0xb4>)
 8016d6a:	681b      	ldr	r3, [r3, #0]
 8016d6c:	3304      	adds	r3, #4
 8016d6e:	4618      	mov	r0, r3
 8016d70:	f7fe fb0e 	bl	8015390 <uxListRemove>
 8016d74:	4603      	mov	r3, r0
 8016d76:	2b00      	cmp	r3, #0
 8016d78:	d10b      	bne.n	8016d92 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8016d7a:	4b24      	ldr	r3, [pc, #144]	@ (8016e0c <prvAddCurrentTaskToDelayedList+0xb4>)
 8016d7c:	681b      	ldr	r3, [r3, #0]
 8016d7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016d80:	2201      	movs	r2, #1
 8016d82:	fa02 f303 	lsl.w	r3, r2, r3
 8016d86:	43da      	mvns	r2, r3
 8016d88:	4b21      	ldr	r3, [pc, #132]	@ (8016e10 <prvAddCurrentTaskToDelayedList+0xb8>)
 8016d8a:	681b      	ldr	r3, [r3, #0]
 8016d8c:	4013      	ands	r3, r2
 8016d8e:	4a20      	ldr	r2, [pc, #128]	@ (8016e10 <prvAddCurrentTaskToDelayedList+0xb8>)
 8016d90:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8016d92:	687b      	ldr	r3, [r7, #4]
 8016d94:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016d98:	d10a      	bne.n	8016db0 <prvAddCurrentTaskToDelayedList+0x58>
 8016d9a:	683b      	ldr	r3, [r7, #0]
 8016d9c:	2b00      	cmp	r3, #0
 8016d9e:	d007      	beq.n	8016db0 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016da0:	4b1a      	ldr	r3, [pc, #104]	@ (8016e0c <prvAddCurrentTaskToDelayedList+0xb4>)
 8016da2:	681b      	ldr	r3, [r3, #0]
 8016da4:	3304      	adds	r3, #4
 8016da6:	4619      	mov	r1, r3
 8016da8:	481a      	ldr	r0, [pc, #104]	@ (8016e14 <prvAddCurrentTaskToDelayedList+0xbc>)
 8016daa:	f7fe fa94 	bl	80152d6 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8016dae:	e026      	b.n	8016dfe <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8016db0:	68fa      	ldr	r2, [r7, #12]
 8016db2:	687b      	ldr	r3, [r7, #4]
 8016db4:	4413      	add	r3, r2
 8016db6:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8016db8:	4b14      	ldr	r3, [pc, #80]	@ (8016e0c <prvAddCurrentTaskToDelayedList+0xb4>)
 8016dba:	681b      	ldr	r3, [r3, #0]
 8016dbc:	68ba      	ldr	r2, [r7, #8]
 8016dbe:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8016dc0:	68ba      	ldr	r2, [r7, #8]
 8016dc2:	68fb      	ldr	r3, [r7, #12]
 8016dc4:	429a      	cmp	r2, r3
 8016dc6:	d209      	bcs.n	8016ddc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016dc8:	4b13      	ldr	r3, [pc, #76]	@ (8016e18 <prvAddCurrentTaskToDelayedList+0xc0>)
 8016dca:	681a      	ldr	r2, [r3, #0]
 8016dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8016e0c <prvAddCurrentTaskToDelayedList+0xb4>)
 8016dce:	681b      	ldr	r3, [r3, #0]
 8016dd0:	3304      	adds	r3, #4
 8016dd2:	4619      	mov	r1, r3
 8016dd4:	4610      	mov	r0, r2
 8016dd6:	f7fe faa2 	bl	801531e <vListInsert>
}
 8016dda:	e010      	b.n	8016dfe <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8016ddc:	4b0f      	ldr	r3, [pc, #60]	@ (8016e1c <prvAddCurrentTaskToDelayedList+0xc4>)
 8016dde:	681a      	ldr	r2, [r3, #0]
 8016de0:	4b0a      	ldr	r3, [pc, #40]	@ (8016e0c <prvAddCurrentTaskToDelayedList+0xb4>)
 8016de2:	681b      	ldr	r3, [r3, #0]
 8016de4:	3304      	adds	r3, #4
 8016de6:	4619      	mov	r1, r3
 8016de8:	4610      	mov	r0, r2
 8016dea:	f7fe fa98 	bl	801531e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8016dee:	4b0c      	ldr	r3, [pc, #48]	@ (8016e20 <prvAddCurrentTaskToDelayedList+0xc8>)
 8016df0:	681b      	ldr	r3, [r3, #0]
 8016df2:	68ba      	ldr	r2, [r7, #8]
 8016df4:	429a      	cmp	r2, r3
 8016df6:	d202      	bcs.n	8016dfe <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8016df8:	4a09      	ldr	r2, [pc, #36]	@ (8016e20 <prvAddCurrentTaskToDelayedList+0xc8>)
 8016dfa:	68bb      	ldr	r3, [r7, #8]
 8016dfc:	6013      	str	r3, [r2, #0]
}
 8016dfe:	bf00      	nop
 8016e00:	3710      	adds	r7, #16
 8016e02:	46bd      	mov	sp, r7
 8016e04:	bd80      	pop	{r7, pc}
 8016e06:	bf00      	nop
 8016e08:	200133c0 	.word	0x200133c0
 8016e0c:	200132bc 	.word	0x200132bc
 8016e10:	200133c4 	.word	0x200133c4
 8016e14:	200133a8 	.word	0x200133a8
 8016e18:	20013378 	.word	0x20013378
 8016e1c:	20013374 	.word	0x20013374
 8016e20:	200133dc 	.word	0x200133dc

08016e24 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8016e24:	b480      	push	{r7}
 8016e26:	b085      	sub	sp, #20
 8016e28:	af00      	add	r7, sp, #0
 8016e2a:	60f8      	str	r0, [r7, #12]
 8016e2c:	60b9      	str	r1, [r7, #8]
 8016e2e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8016e30:	68fb      	ldr	r3, [r7, #12]
 8016e32:	3b04      	subs	r3, #4
 8016e34:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8016e36:	68fb      	ldr	r3, [r7, #12]
 8016e38:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8016e3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016e3e:	68fb      	ldr	r3, [r7, #12]
 8016e40:	3b04      	subs	r3, #4
 8016e42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8016e44:	68bb      	ldr	r3, [r7, #8]
 8016e46:	f023 0201 	bic.w	r2, r3, #1
 8016e4a:	68fb      	ldr	r3, [r7, #12]
 8016e4c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8016e4e:	68fb      	ldr	r3, [r7, #12]
 8016e50:	3b04      	subs	r3, #4
 8016e52:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8016e54:	4a0c      	ldr	r2, [pc, #48]	@ (8016e88 <pxPortInitialiseStack+0x64>)
 8016e56:	68fb      	ldr	r3, [r7, #12]
 8016e58:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8016e5a:	68fb      	ldr	r3, [r7, #12]
 8016e5c:	3b14      	subs	r3, #20
 8016e5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8016e60:	687a      	ldr	r2, [r7, #4]
 8016e62:	68fb      	ldr	r3, [r7, #12]
 8016e64:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8016e66:	68fb      	ldr	r3, [r7, #12]
 8016e68:	3b04      	subs	r3, #4
 8016e6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8016e6c:	68fb      	ldr	r3, [r7, #12]
 8016e6e:	f06f 0202 	mvn.w	r2, #2
 8016e72:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8016e74:	68fb      	ldr	r3, [r7, #12]
 8016e76:	3b20      	subs	r3, #32
 8016e78:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8016e7a:	68fb      	ldr	r3, [r7, #12]
}
 8016e7c:	4618      	mov	r0, r3
 8016e7e:	3714      	adds	r7, #20
 8016e80:	46bd      	mov	sp, r7
 8016e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016e86:	4770      	bx	lr
 8016e88:	08016e8d 	.word	0x08016e8d

08016e8c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8016e8c:	b480      	push	{r7}
 8016e8e:	b085      	sub	sp, #20
 8016e90:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8016e92:	2300      	movs	r3, #0
 8016e94:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8016e96:	4b15      	ldr	r3, [pc, #84]	@ (8016eec <prvTaskExitError+0x60>)
 8016e98:	681b      	ldr	r3, [r3, #0]
 8016e9a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8016e9e:	d00d      	beq.n	8016ebc <prvTaskExitError+0x30>
	__asm volatile
 8016ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ea4:	b672      	cpsid	i
 8016ea6:	f383 8811 	msr	BASEPRI, r3
 8016eaa:	f3bf 8f6f 	isb	sy
 8016eae:	f3bf 8f4f 	dsb	sy
 8016eb2:	b662      	cpsie	i
 8016eb4:	60fb      	str	r3, [r7, #12]
}
 8016eb6:	bf00      	nop
 8016eb8:	bf00      	nop
 8016eba:	e7fd      	b.n	8016eb8 <prvTaskExitError+0x2c>
	__asm volatile
 8016ebc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016ec0:	b672      	cpsid	i
 8016ec2:	f383 8811 	msr	BASEPRI, r3
 8016ec6:	f3bf 8f6f 	isb	sy
 8016eca:	f3bf 8f4f 	dsb	sy
 8016ece:	b662      	cpsie	i
 8016ed0:	60bb      	str	r3, [r7, #8]
}
 8016ed2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8016ed4:	bf00      	nop
 8016ed6:	687b      	ldr	r3, [r7, #4]
 8016ed8:	2b00      	cmp	r3, #0
 8016eda:	d0fc      	beq.n	8016ed6 <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8016edc:	bf00      	nop
 8016ede:	bf00      	nop
 8016ee0:	3714      	adds	r7, #20
 8016ee2:	46bd      	mov	sp, r7
 8016ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016ee8:	4770      	bx	lr
 8016eea:	bf00      	nop
 8016eec:	20012060 	.word	0x20012060

08016ef0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8016ef0:	4b07      	ldr	r3, [pc, #28]	@ (8016f10 <pxCurrentTCBConst2>)
 8016ef2:	6819      	ldr	r1, [r3, #0]
 8016ef4:	6808      	ldr	r0, [r1, #0]
 8016ef6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016efa:	f380 8809 	msr	PSP, r0
 8016efe:	f3bf 8f6f 	isb	sy
 8016f02:	f04f 0000 	mov.w	r0, #0
 8016f06:	f380 8811 	msr	BASEPRI, r0
 8016f0a:	4770      	bx	lr
 8016f0c:	f3af 8000 	nop.w

08016f10 <pxCurrentTCBConst2>:
 8016f10:	200132bc 	.word	0x200132bc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8016f14:	bf00      	nop
 8016f16:	bf00      	nop

08016f18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8016f18:	4808      	ldr	r0, [pc, #32]	@ (8016f3c <prvPortStartFirstTask+0x24>)
 8016f1a:	6800      	ldr	r0, [r0, #0]
 8016f1c:	6800      	ldr	r0, [r0, #0]
 8016f1e:	f380 8808 	msr	MSP, r0
 8016f22:	f04f 0000 	mov.w	r0, #0
 8016f26:	f380 8814 	msr	CONTROL, r0
 8016f2a:	b662      	cpsie	i
 8016f2c:	b661      	cpsie	f
 8016f2e:	f3bf 8f4f 	dsb	sy
 8016f32:	f3bf 8f6f 	isb	sy
 8016f36:	df00      	svc	0
 8016f38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8016f3a:	bf00      	nop
 8016f3c:	e000ed08 	.word	0xe000ed08

08016f40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8016f40:	b580      	push	{r7, lr}
 8016f42:	b084      	sub	sp, #16
 8016f44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8016f46:	4b37      	ldr	r3, [pc, #220]	@ (8017024 <xPortStartScheduler+0xe4>)
 8016f48:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8016f4a:	68fb      	ldr	r3, [r7, #12]
 8016f4c:	781b      	ldrb	r3, [r3, #0]
 8016f4e:	b2db      	uxtb	r3, r3
 8016f50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8016f52:	68fb      	ldr	r3, [r7, #12]
 8016f54:	22ff      	movs	r2, #255	@ 0xff
 8016f56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8016f58:	68fb      	ldr	r3, [r7, #12]
 8016f5a:	781b      	ldrb	r3, [r3, #0]
 8016f5c:	b2db      	uxtb	r3, r3
 8016f5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8016f60:	78fb      	ldrb	r3, [r7, #3]
 8016f62:	b2db      	uxtb	r3, r3
 8016f64:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8016f68:	b2da      	uxtb	r2, r3
 8016f6a:	4b2f      	ldr	r3, [pc, #188]	@ (8017028 <xPortStartScheduler+0xe8>)
 8016f6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8016f6e:	4b2f      	ldr	r3, [pc, #188]	@ (801702c <xPortStartScheduler+0xec>)
 8016f70:	2207      	movs	r2, #7
 8016f72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016f74:	e009      	b.n	8016f8a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8016f76:	4b2d      	ldr	r3, [pc, #180]	@ (801702c <xPortStartScheduler+0xec>)
 8016f78:	681b      	ldr	r3, [r3, #0]
 8016f7a:	3b01      	subs	r3, #1
 8016f7c:	4a2b      	ldr	r2, [pc, #172]	@ (801702c <xPortStartScheduler+0xec>)
 8016f7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8016f80:	78fb      	ldrb	r3, [r7, #3]
 8016f82:	b2db      	uxtb	r3, r3
 8016f84:	005b      	lsls	r3, r3, #1
 8016f86:	b2db      	uxtb	r3, r3
 8016f88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8016f8a:	78fb      	ldrb	r3, [r7, #3]
 8016f8c:	b2db      	uxtb	r3, r3
 8016f8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016f92:	2b80      	cmp	r3, #128	@ 0x80
 8016f94:	d0ef      	beq.n	8016f76 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8016f96:	4b25      	ldr	r3, [pc, #148]	@ (801702c <xPortStartScheduler+0xec>)
 8016f98:	681b      	ldr	r3, [r3, #0]
 8016f9a:	f1c3 0307 	rsb	r3, r3, #7
 8016f9e:	2b04      	cmp	r3, #4
 8016fa0:	d00d      	beq.n	8016fbe <xPortStartScheduler+0x7e>
	__asm volatile
 8016fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016fa6:	b672      	cpsid	i
 8016fa8:	f383 8811 	msr	BASEPRI, r3
 8016fac:	f3bf 8f6f 	isb	sy
 8016fb0:	f3bf 8f4f 	dsb	sy
 8016fb4:	b662      	cpsie	i
 8016fb6:	60bb      	str	r3, [r7, #8]
}
 8016fb8:	bf00      	nop
 8016fba:	bf00      	nop
 8016fbc:	e7fd      	b.n	8016fba <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8016fbe:	4b1b      	ldr	r3, [pc, #108]	@ (801702c <xPortStartScheduler+0xec>)
 8016fc0:	681b      	ldr	r3, [r3, #0]
 8016fc2:	021b      	lsls	r3, r3, #8
 8016fc4:	4a19      	ldr	r2, [pc, #100]	@ (801702c <xPortStartScheduler+0xec>)
 8016fc6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8016fc8:	4b18      	ldr	r3, [pc, #96]	@ (801702c <xPortStartScheduler+0xec>)
 8016fca:	681b      	ldr	r3, [r3, #0]
 8016fcc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8016fd0:	4a16      	ldr	r2, [pc, #88]	@ (801702c <xPortStartScheduler+0xec>)
 8016fd2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8016fd4:	687b      	ldr	r3, [r7, #4]
 8016fd6:	b2da      	uxtb	r2, r3
 8016fd8:	68fb      	ldr	r3, [r7, #12]
 8016fda:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8016fdc:	4b14      	ldr	r3, [pc, #80]	@ (8017030 <xPortStartScheduler+0xf0>)
 8016fde:	681b      	ldr	r3, [r3, #0]
 8016fe0:	4a13      	ldr	r2, [pc, #76]	@ (8017030 <xPortStartScheduler+0xf0>)
 8016fe2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8016fe6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8016fe8:	4b11      	ldr	r3, [pc, #68]	@ (8017030 <xPortStartScheduler+0xf0>)
 8016fea:	681b      	ldr	r3, [r3, #0]
 8016fec:	4a10      	ldr	r2, [pc, #64]	@ (8017030 <xPortStartScheduler+0xf0>)
 8016fee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8016ff2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8016ff4:	f000 f8dc 	bl	80171b0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8016ff8:	4b0e      	ldr	r3, [pc, #56]	@ (8017034 <xPortStartScheduler+0xf4>)
 8016ffa:	2200      	movs	r2, #0
 8016ffc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8016ffe:	f000 f8fb 	bl	80171f8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8017002:	4b0d      	ldr	r3, [pc, #52]	@ (8017038 <xPortStartScheduler+0xf8>)
 8017004:	681b      	ldr	r3, [r3, #0]
 8017006:	4a0c      	ldr	r2, [pc, #48]	@ (8017038 <xPortStartScheduler+0xf8>)
 8017008:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801700c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801700e:	f7ff ff83 	bl	8016f18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8017012:	f7ff fb81 	bl	8016718 <vTaskSwitchContext>
	prvTaskExitError();
 8017016:	f7ff ff39 	bl	8016e8c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801701a:	2300      	movs	r3, #0
}
 801701c:	4618      	mov	r0, r3
 801701e:	3710      	adds	r7, #16
 8017020:	46bd      	mov	sp, r7
 8017022:	bd80      	pop	{r7, pc}
 8017024:	e000e400 	.word	0xe000e400
 8017028:	200133e8 	.word	0x200133e8
 801702c:	200133ec 	.word	0x200133ec
 8017030:	e000ed20 	.word	0xe000ed20
 8017034:	20012060 	.word	0x20012060
 8017038:	e000ef34 	.word	0xe000ef34

0801703c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801703c:	b480      	push	{r7}
 801703e:	b083      	sub	sp, #12
 8017040:	af00      	add	r7, sp, #0
	__asm volatile
 8017042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017046:	b672      	cpsid	i
 8017048:	f383 8811 	msr	BASEPRI, r3
 801704c:	f3bf 8f6f 	isb	sy
 8017050:	f3bf 8f4f 	dsb	sy
 8017054:	b662      	cpsie	i
 8017056:	607b      	str	r3, [r7, #4]
}
 8017058:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801705a:	4b11      	ldr	r3, [pc, #68]	@ (80170a0 <vPortEnterCritical+0x64>)
 801705c:	681b      	ldr	r3, [r3, #0]
 801705e:	3301      	adds	r3, #1
 8017060:	4a0f      	ldr	r2, [pc, #60]	@ (80170a0 <vPortEnterCritical+0x64>)
 8017062:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8017064:	4b0e      	ldr	r3, [pc, #56]	@ (80170a0 <vPortEnterCritical+0x64>)
 8017066:	681b      	ldr	r3, [r3, #0]
 8017068:	2b01      	cmp	r3, #1
 801706a:	d112      	bne.n	8017092 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 801706c:	4b0d      	ldr	r3, [pc, #52]	@ (80170a4 <vPortEnterCritical+0x68>)
 801706e:	681b      	ldr	r3, [r3, #0]
 8017070:	b2db      	uxtb	r3, r3
 8017072:	2b00      	cmp	r3, #0
 8017074:	d00d      	beq.n	8017092 <vPortEnterCritical+0x56>
	__asm volatile
 8017076:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801707a:	b672      	cpsid	i
 801707c:	f383 8811 	msr	BASEPRI, r3
 8017080:	f3bf 8f6f 	isb	sy
 8017084:	f3bf 8f4f 	dsb	sy
 8017088:	b662      	cpsie	i
 801708a:	603b      	str	r3, [r7, #0]
}
 801708c:	bf00      	nop
 801708e:	bf00      	nop
 8017090:	e7fd      	b.n	801708e <vPortEnterCritical+0x52>
	}
}
 8017092:	bf00      	nop
 8017094:	370c      	adds	r7, #12
 8017096:	46bd      	mov	sp, r7
 8017098:	f85d 7b04 	ldr.w	r7, [sp], #4
 801709c:	4770      	bx	lr
 801709e:	bf00      	nop
 80170a0:	20012060 	.word	0x20012060
 80170a4:	e000ed04 	.word	0xe000ed04

080170a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80170a8:	b480      	push	{r7}
 80170aa:	b083      	sub	sp, #12
 80170ac:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80170ae:	4b13      	ldr	r3, [pc, #76]	@ (80170fc <vPortExitCritical+0x54>)
 80170b0:	681b      	ldr	r3, [r3, #0]
 80170b2:	2b00      	cmp	r3, #0
 80170b4:	d10d      	bne.n	80170d2 <vPortExitCritical+0x2a>
	__asm volatile
 80170b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80170ba:	b672      	cpsid	i
 80170bc:	f383 8811 	msr	BASEPRI, r3
 80170c0:	f3bf 8f6f 	isb	sy
 80170c4:	f3bf 8f4f 	dsb	sy
 80170c8:	b662      	cpsie	i
 80170ca:	607b      	str	r3, [r7, #4]
}
 80170cc:	bf00      	nop
 80170ce:	bf00      	nop
 80170d0:	e7fd      	b.n	80170ce <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80170d2:	4b0a      	ldr	r3, [pc, #40]	@ (80170fc <vPortExitCritical+0x54>)
 80170d4:	681b      	ldr	r3, [r3, #0]
 80170d6:	3b01      	subs	r3, #1
 80170d8:	4a08      	ldr	r2, [pc, #32]	@ (80170fc <vPortExitCritical+0x54>)
 80170da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80170dc:	4b07      	ldr	r3, [pc, #28]	@ (80170fc <vPortExitCritical+0x54>)
 80170de:	681b      	ldr	r3, [r3, #0]
 80170e0:	2b00      	cmp	r3, #0
 80170e2:	d105      	bne.n	80170f0 <vPortExitCritical+0x48>
 80170e4:	2300      	movs	r3, #0
 80170e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80170e8:	683b      	ldr	r3, [r7, #0]
 80170ea:	f383 8811 	msr	BASEPRI, r3
}
 80170ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80170f0:	bf00      	nop
 80170f2:	370c      	adds	r7, #12
 80170f4:	46bd      	mov	sp, r7
 80170f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80170fa:	4770      	bx	lr
 80170fc:	20012060 	.word	0x20012060

08017100 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8017100:	f3ef 8009 	mrs	r0, PSP
 8017104:	f3bf 8f6f 	isb	sy
 8017108:	4b15      	ldr	r3, [pc, #84]	@ (8017160 <pxCurrentTCBConst>)
 801710a:	681a      	ldr	r2, [r3, #0]
 801710c:	f01e 0f10 	tst.w	lr, #16
 8017110:	bf08      	it	eq
 8017112:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8017116:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801711a:	6010      	str	r0, [r2, #0]
 801711c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8017120:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8017124:	b672      	cpsid	i
 8017126:	f380 8811 	msr	BASEPRI, r0
 801712a:	f3bf 8f4f 	dsb	sy
 801712e:	f3bf 8f6f 	isb	sy
 8017132:	b662      	cpsie	i
 8017134:	f7ff faf0 	bl	8016718 <vTaskSwitchContext>
 8017138:	f04f 0000 	mov.w	r0, #0
 801713c:	f380 8811 	msr	BASEPRI, r0
 8017140:	bc09      	pop	{r0, r3}
 8017142:	6819      	ldr	r1, [r3, #0]
 8017144:	6808      	ldr	r0, [r1, #0]
 8017146:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801714a:	f01e 0f10 	tst.w	lr, #16
 801714e:	bf08      	it	eq
 8017150:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8017154:	f380 8809 	msr	PSP, r0
 8017158:	f3bf 8f6f 	isb	sy
 801715c:	4770      	bx	lr
 801715e:	bf00      	nop

08017160 <pxCurrentTCBConst>:
 8017160:	200132bc 	.word	0x200132bc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8017164:	bf00      	nop
 8017166:	bf00      	nop

08017168 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8017168:	b580      	push	{r7, lr}
 801716a:	b082      	sub	sp, #8
 801716c:	af00      	add	r7, sp, #0
	__asm volatile
 801716e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017172:	b672      	cpsid	i
 8017174:	f383 8811 	msr	BASEPRI, r3
 8017178:	f3bf 8f6f 	isb	sy
 801717c:	f3bf 8f4f 	dsb	sy
 8017180:	b662      	cpsie	i
 8017182:	607b      	str	r3, [r7, #4]
}
 8017184:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8017186:	f7ff fa0b 	bl	80165a0 <xTaskIncrementTick>
 801718a:	4603      	mov	r3, r0
 801718c:	2b00      	cmp	r3, #0
 801718e:	d003      	beq.n	8017198 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8017190:	4b06      	ldr	r3, [pc, #24]	@ (80171ac <SysTick_Handler+0x44>)
 8017192:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8017196:	601a      	str	r2, [r3, #0]
 8017198:	2300      	movs	r3, #0
 801719a:	603b      	str	r3, [r7, #0]
	__asm volatile
 801719c:	683b      	ldr	r3, [r7, #0]
 801719e:	f383 8811 	msr	BASEPRI, r3
}
 80171a2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80171a4:	bf00      	nop
 80171a6:	3708      	adds	r7, #8
 80171a8:	46bd      	mov	sp, r7
 80171aa:	bd80      	pop	{r7, pc}
 80171ac:	e000ed04 	.word	0xe000ed04

080171b0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80171b0:	b480      	push	{r7}
 80171b2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80171b4:	4b0b      	ldr	r3, [pc, #44]	@ (80171e4 <vPortSetupTimerInterrupt+0x34>)
 80171b6:	2200      	movs	r2, #0
 80171b8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80171ba:	4b0b      	ldr	r3, [pc, #44]	@ (80171e8 <vPortSetupTimerInterrupt+0x38>)
 80171bc:	2200      	movs	r2, #0
 80171be:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80171c0:	4b0a      	ldr	r3, [pc, #40]	@ (80171ec <vPortSetupTimerInterrupt+0x3c>)
 80171c2:	681b      	ldr	r3, [r3, #0]
 80171c4:	4a0a      	ldr	r2, [pc, #40]	@ (80171f0 <vPortSetupTimerInterrupt+0x40>)
 80171c6:	fba2 2303 	umull	r2, r3, r2, r3
 80171ca:	099b      	lsrs	r3, r3, #6
 80171cc:	4a09      	ldr	r2, [pc, #36]	@ (80171f4 <vPortSetupTimerInterrupt+0x44>)
 80171ce:	3b01      	subs	r3, #1
 80171d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80171d2:	4b04      	ldr	r3, [pc, #16]	@ (80171e4 <vPortSetupTimerInterrupt+0x34>)
 80171d4:	2207      	movs	r2, #7
 80171d6:	601a      	str	r2, [r3, #0]
}
 80171d8:	bf00      	nop
 80171da:	46bd      	mov	sp, r7
 80171dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80171e0:	4770      	bx	lr
 80171e2:	bf00      	nop
 80171e4:	e000e010 	.word	0xe000e010
 80171e8:	e000e018 	.word	0xe000e018
 80171ec:	20012000 	.word	0x20012000
 80171f0:	10624dd3 	.word	0x10624dd3
 80171f4:	e000e014 	.word	0xe000e014

080171f8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80171f8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8017208 <vPortEnableVFP+0x10>
 80171fc:	6801      	ldr	r1, [r0, #0]
 80171fe:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8017202:	6001      	str	r1, [r0, #0]
 8017204:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8017206:	bf00      	nop
 8017208:	e000ed88 	.word	0xe000ed88

0801720c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 801720c:	b480      	push	{r7}
 801720e:	b085      	sub	sp, #20
 8017210:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8017212:	f3ef 8305 	mrs	r3, IPSR
 8017216:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8017218:	68fb      	ldr	r3, [r7, #12]
 801721a:	2b0f      	cmp	r3, #15
 801721c:	d917      	bls.n	801724e <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801721e:	4a1a      	ldr	r2, [pc, #104]	@ (8017288 <vPortValidateInterruptPriority+0x7c>)
 8017220:	68fb      	ldr	r3, [r7, #12]
 8017222:	4413      	add	r3, r2
 8017224:	781b      	ldrb	r3, [r3, #0]
 8017226:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8017228:	4b18      	ldr	r3, [pc, #96]	@ (801728c <vPortValidateInterruptPriority+0x80>)
 801722a:	781b      	ldrb	r3, [r3, #0]
 801722c:	7afa      	ldrb	r2, [r7, #11]
 801722e:	429a      	cmp	r2, r3
 8017230:	d20d      	bcs.n	801724e <vPortValidateInterruptPriority+0x42>
	__asm volatile
 8017232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017236:	b672      	cpsid	i
 8017238:	f383 8811 	msr	BASEPRI, r3
 801723c:	f3bf 8f6f 	isb	sy
 8017240:	f3bf 8f4f 	dsb	sy
 8017244:	b662      	cpsie	i
 8017246:	607b      	str	r3, [r7, #4]
}
 8017248:	bf00      	nop
 801724a:	bf00      	nop
 801724c:	e7fd      	b.n	801724a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801724e:	4b10      	ldr	r3, [pc, #64]	@ (8017290 <vPortValidateInterruptPriority+0x84>)
 8017250:	681b      	ldr	r3, [r3, #0]
 8017252:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8017256:	4b0f      	ldr	r3, [pc, #60]	@ (8017294 <vPortValidateInterruptPriority+0x88>)
 8017258:	681b      	ldr	r3, [r3, #0]
 801725a:	429a      	cmp	r2, r3
 801725c:	d90d      	bls.n	801727a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 801725e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017262:	b672      	cpsid	i
 8017264:	f383 8811 	msr	BASEPRI, r3
 8017268:	f3bf 8f6f 	isb	sy
 801726c:	f3bf 8f4f 	dsb	sy
 8017270:	b662      	cpsie	i
 8017272:	603b      	str	r3, [r7, #0]
}
 8017274:	bf00      	nop
 8017276:	bf00      	nop
 8017278:	e7fd      	b.n	8017276 <vPortValidateInterruptPriority+0x6a>
	}
 801727a:	bf00      	nop
 801727c:	3714      	adds	r7, #20
 801727e:	46bd      	mov	sp, r7
 8017280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017284:	4770      	bx	lr
 8017286:	bf00      	nop
 8017288:	e000e3f0 	.word	0xe000e3f0
 801728c:	200133e8 	.word	0x200133e8
 8017290:	e000ed0c 	.word	0xe000ed0c
 8017294:	200133ec 	.word	0x200133ec

08017298 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8017298:	b580      	push	{r7, lr}
 801729a:	b08a      	sub	sp, #40	@ 0x28
 801729c:	af00      	add	r7, sp, #0
 801729e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80172a0:	2300      	movs	r3, #0
 80172a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80172a4:	f7ff f8ac 	bl	8016400 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80172a8:	4b5f      	ldr	r3, [pc, #380]	@ (8017428 <pvPortMalloc+0x190>)
 80172aa:	681b      	ldr	r3, [r3, #0]
 80172ac:	2b00      	cmp	r3, #0
 80172ae:	d101      	bne.n	80172b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80172b0:	f000 f924 	bl	80174fc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80172b4:	4b5d      	ldr	r3, [pc, #372]	@ (801742c <pvPortMalloc+0x194>)
 80172b6:	681a      	ldr	r2, [r3, #0]
 80172b8:	687b      	ldr	r3, [r7, #4]
 80172ba:	4013      	ands	r3, r2
 80172bc:	2b00      	cmp	r3, #0
 80172be:	f040 8094 	bne.w	80173ea <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80172c2:	687b      	ldr	r3, [r7, #4]
 80172c4:	2b00      	cmp	r3, #0
 80172c6:	d020      	beq.n	801730a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 80172c8:	2208      	movs	r2, #8
 80172ca:	687b      	ldr	r3, [r7, #4]
 80172cc:	4413      	add	r3, r2
 80172ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80172d0:	687b      	ldr	r3, [r7, #4]
 80172d2:	f003 0307 	and.w	r3, r3, #7
 80172d6:	2b00      	cmp	r3, #0
 80172d8:	d017      	beq.n	801730a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80172da:	687b      	ldr	r3, [r7, #4]
 80172dc:	f023 0307 	bic.w	r3, r3, #7
 80172e0:	3308      	adds	r3, #8
 80172e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80172e4:	687b      	ldr	r3, [r7, #4]
 80172e6:	f003 0307 	and.w	r3, r3, #7
 80172ea:	2b00      	cmp	r3, #0
 80172ec:	d00d      	beq.n	801730a <pvPortMalloc+0x72>
	__asm volatile
 80172ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80172f2:	b672      	cpsid	i
 80172f4:	f383 8811 	msr	BASEPRI, r3
 80172f8:	f3bf 8f6f 	isb	sy
 80172fc:	f3bf 8f4f 	dsb	sy
 8017300:	b662      	cpsie	i
 8017302:	617b      	str	r3, [r7, #20]
}
 8017304:	bf00      	nop
 8017306:	bf00      	nop
 8017308:	e7fd      	b.n	8017306 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801730a:	687b      	ldr	r3, [r7, #4]
 801730c:	2b00      	cmp	r3, #0
 801730e:	d06c      	beq.n	80173ea <pvPortMalloc+0x152>
 8017310:	4b47      	ldr	r3, [pc, #284]	@ (8017430 <pvPortMalloc+0x198>)
 8017312:	681b      	ldr	r3, [r3, #0]
 8017314:	687a      	ldr	r2, [r7, #4]
 8017316:	429a      	cmp	r2, r3
 8017318:	d867      	bhi.n	80173ea <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801731a:	4b46      	ldr	r3, [pc, #280]	@ (8017434 <pvPortMalloc+0x19c>)
 801731c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801731e:	4b45      	ldr	r3, [pc, #276]	@ (8017434 <pvPortMalloc+0x19c>)
 8017320:	681b      	ldr	r3, [r3, #0]
 8017322:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017324:	e004      	b.n	8017330 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 8017326:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017328:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801732a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801732c:	681b      	ldr	r3, [r3, #0]
 801732e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8017330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017332:	685b      	ldr	r3, [r3, #4]
 8017334:	687a      	ldr	r2, [r7, #4]
 8017336:	429a      	cmp	r2, r3
 8017338:	d903      	bls.n	8017342 <pvPortMalloc+0xaa>
 801733a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801733c:	681b      	ldr	r3, [r3, #0]
 801733e:	2b00      	cmp	r3, #0
 8017340:	d1f1      	bne.n	8017326 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8017342:	4b39      	ldr	r3, [pc, #228]	@ (8017428 <pvPortMalloc+0x190>)
 8017344:	681b      	ldr	r3, [r3, #0]
 8017346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017348:	429a      	cmp	r2, r3
 801734a:	d04e      	beq.n	80173ea <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801734c:	6a3b      	ldr	r3, [r7, #32]
 801734e:	681b      	ldr	r3, [r3, #0]
 8017350:	2208      	movs	r2, #8
 8017352:	4413      	add	r3, r2
 8017354:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8017356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017358:	681a      	ldr	r2, [r3, #0]
 801735a:	6a3b      	ldr	r3, [r7, #32]
 801735c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801735e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017360:	685a      	ldr	r2, [r3, #4]
 8017362:	687b      	ldr	r3, [r7, #4]
 8017364:	1ad2      	subs	r2, r2, r3
 8017366:	2308      	movs	r3, #8
 8017368:	005b      	lsls	r3, r3, #1
 801736a:	429a      	cmp	r2, r3
 801736c:	d922      	bls.n	80173b4 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801736e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8017370:	687b      	ldr	r3, [r7, #4]
 8017372:	4413      	add	r3, r2
 8017374:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8017376:	69bb      	ldr	r3, [r7, #24]
 8017378:	f003 0307 	and.w	r3, r3, #7
 801737c:	2b00      	cmp	r3, #0
 801737e:	d00d      	beq.n	801739c <pvPortMalloc+0x104>
	__asm volatile
 8017380:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017384:	b672      	cpsid	i
 8017386:	f383 8811 	msr	BASEPRI, r3
 801738a:	f3bf 8f6f 	isb	sy
 801738e:	f3bf 8f4f 	dsb	sy
 8017392:	b662      	cpsie	i
 8017394:	613b      	str	r3, [r7, #16]
}
 8017396:	bf00      	nop
 8017398:	bf00      	nop
 801739a:	e7fd      	b.n	8017398 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 801739c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801739e:	685a      	ldr	r2, [r3, #4]
 80173a0:	687b      	ldr	r3, [r7, #4]
 80173a2:	1ad2      	subs	r2, r2, r3
 80173a4:	69bb      	ldr	r3, [r7, #24]
 80173a6:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80173a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173aa:	687a      	ldr	r2, [r7, #4]
 80173ac:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80173ae:	69b8      	ldr	r0, [r7, #24]
 80173b0:	f000 f906 	bl	80175c0 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80173b4:	4b1e      	ldr	r3, [pc, #120]	@ (8017430 <pvPortMalloc+0x198>)
 80173b6:	681a      	ldr	r2, [r3, #0]
 80173b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173ba:	685b      	ldr	r3, [r3, #4]
 80173bc:	1ad3      	subs	r3, r2, r3
 80173be:	4a1c      	ldr	r2, [pc, #112]	@ (8017430 <pvPortMalloc+0x198>)
 80173c0:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80173c2:	4b1b      	ldr	r3, [pc, #108]	@ (8017430 <pvPortMalloc+0x198>)
 80173c4:	681a      	ldr	r2, [r3, #0]
 80173c6:	4b1c      	ldr	r3, [pc, #112]	@ (8017438 <pvPortMalloc+0x1a0>)
 80173c8:	681b      	ldr	r3, [r3, #0]
 80173ca:	429a      	cmp	r2, r3
 80173cc:	d203      	bcs.n	80173d6 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80173ce:	4b18      	ldr	r3, [pc, #96]	@ (8017430 <pvPortMalloc+0x198>)
 80173d0:	681b      	ldr	r3, [r3, #0]
 80173d2:	4a19      	ldr	r2, [pc, #100]	@ (8017438 <pvPortMalloc+0x1a0>)
 80173d4:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80173d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173d8:	685a      	ldr	r2, [r3, #4]
 80173da:	4b14      	ldr	r3, [pc, #80]	@ (801742c <pvPortMalloc+0x194>)
 80173dc:	681b      	ldr	r3, [r3, #0]
 80173de:	431a      	orrs	r2, r3
 80173e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173e2:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80173e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80173e6:	2200      	movs	r2, #0
 80173e8:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80173ea:	f7ff f817 	bl	801641c <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 80173ee:	69fb      	ldr	r3, [r7, #28]
 80173f0:	2b00      	cmp	r3, #0
 80173f2:	d101      	bne.n	80173f8 <pvPortMalloc+0x160>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 80173f4:	f7e9 f8b4 	bl	8000560 <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80173f8:	69fb      	ldr	r3, [r7, #28]
 80173fa:	f003 0307 	and.w	r3, r3, #7
 80173fe:	2b00      	cmp	r3, #0
 8017400:	d00d      	beq.n	801741e <pvPortMalloc+0x186>
	__asm volatile
 8017402:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017406:	b672      	cpsid	i
 8017408:	f383 8811 	msr	BASEPRI, r3
 801740c:	f3bf 8f6f 	isb	sy
 8017410:	f3bf 8f4f 	dsb	sy
 8017414:	b662      	cpsie	i
 8017416:	60fb      	str	r3, [r7, #12]
}
 8017418:	bf00      	nop
 801741a:	bf00      	nop
 801741c:	e7fd      	b.n	801741a <pvPortMalloc+0x182>
	return pvReturn;
 801741e:	69fb      	ldr	r3, [r7, #28]
}
 8017420:	4618      	mov	r0, r3
 8017422:	3728      	adds	r7, #40	@ 0x28
 8017424:	46bd      	mov	sp, r7
 8017426:	bd80      	pop	{r7, pc}
 8017428:	2001b3f8 	.word	0x2001b3f8
 801742c:	2001b404 	.word	0x2001b404
 8017430:	2001b3fc 	.word	0x2001b3fc
 8017434:	2001b3f0 	.word	0x2001b3f0
 8017438:	2001b400 	.word	0x2001b400

0801743c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 801743c:	b580      	push	{r7, lr}
 801743e:	b086      	sub	sp, #24
 8017440:	af00      	add	r7, sp, #0
 8017442:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8017444:	687b      	ldr	r3, [r7, #4]
 8017446:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8017448:	687b      	ldr	r3, [r7, #4]
 801744a:	2b00      	cmp	r3, #0
 801744c:	d04e      	beq.n	80174ec <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801744e:	2308      	movs	r3, #8
 8017450:	425b      	negs	r3, r3
 8017452:	697a      	ldr	r2, [r7, #20]
 8017454:	4413      	add	r3, r2
 8017456:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8017458:	697b      	ldr	r3, [r7, #20]
 801745a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 801745c:	693b      	ldr	r3, [r7, #16]
 801745e:	685a      	ldr	r2, [r3, #4]
 8017460:	4b24      	ldr	r3, [pc, #144]	@ (80174f4 <vPortFree+0xb8>)
 8017462:	681b      	ldr	r3, [r3, #0]
 8017464:	4013      	ands	r3, r2
 8017466:	2b00      	cmp	r3, #0
 8017468:	d10d      	bne.n	8017486 <vPortFree+0x4a>
	__asm volatile
 801746a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801746e:	b672      	cpsid	i
 8017470:	f383 8811 	msr	BASEPRI, r3
 8017474:	f3bf 8f6f 	isb	sy
 8017478:	f3bf 8f4f 	dsb	sy
 801747c:	b662      	cpsie	i
 801747e:	60fb      	str	r3, [r7, #12]
}
 8017480:	bf00      	nop
 8017482:	bf00      	nop
 8017484:	e7fd      	b.n	8017482 <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8017486:	693b      	ldr	r3, [r7, #16]
 8017488:	681b      	ldr	r3, [r3, #0]
 801748a:	2b00      	cmp	r3, #0
 801748c:	d00d      	beq.n	80174aa <vPortFree+0x6e>
	__asm volatile
 801748e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8017492:	b672      	cpsid	i
 8017494:	f383 8811 	msr	BASEPRI, r3
 8017498:	f3bf 8f6f 	isb	sy
 801749c:	f3bf 8f4f 	dsb	sy
 80174a0:	b662      	cpsie	i
 80174a2:	60bb      	str	r3, [r7, #8]
}
 80174a4:	bf00      	nop
 80174a6:	bf00      	nop
 80174a8:	e7fd      	b.n	80174a6 <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80174aa:	693b      	ldr	r3, [r7, #16]
 80174ac:	685a      	ldr	r2, [r3, #4]
 80174ae:	4b11      	ldr	r3, [pc, #68]	@ (80174f4 <vPortFree+0xb8>)
 80174b0:	681b      	ldr	r3, [r3, #0]
 80174b2:	4013      	ands	r3, r2
 80174b4:	2b00      	cmp	r3, #0
 80174b6:	d019      	beq.n	80174ec <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80174b8:	693b      	ldr	r3, [r7, #16]
 80174ba:	681b      	ldr	r3, [r3, #0]
 80174bc:	2b00      	cmp	r3, #0
 80174be:	d115      	bne.n	80174ec <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80174c0:	693b      	ldr	r3, [r7, #16]
 80174c2:	685a      	ldr	r2, [r3, #4]
 80174c4:	4b0b      	ldr	r3, [pc, #44]	@ (80174f4 <vPortFree+0xb8>)
 80174c6:	681b      	ldr	r3, [r3, #0]
 80174c8:	43db      	mvns	r3, r3
 80174ca:	401a      	ands	r2, r3
 80174cc:	693b      	ldr	r3, [r7, #16]
 80174ce:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80174d0:	f7fe ff96 	bl	8016400 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80174d4:	693b      	ldr	r3, [r7, #16]
 80174d6:	685a      	ldr	r2, [r3, #4]
 80174d8:	4b07      	ldr	r3, [pc, #28]	@ (80174f8 <vPortFree+0xbc>)
 80174da:	681b      	ldr	r3, [r3, #0]
 80174dc:	4413      	add	r3, r2
 80174de:	4a06      	ldr	r2, [pc, #24]	@ (80174f8 <vPortFree+0xbc>)
 80174e0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80174e2:	6938      	ldr	r0, [r7, #16]
 80174e4:	f000 f86c 	bl	80175c0 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80174e8:	f7fe ff98 	bl	801641c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80174ec:	bf00      	nop
 80174ee:	3718      	adds	r7, #24
 80174f0:	46bd      	mov	sp, r7
 80174f2:	bd80      	pop	{r7, pc}
 80174f4:	2001b404 	.word	0x2001b404
 80174f8:	2001b3fc 	.word	0x2001b3fc

080174fc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80174fc:	b480      	push	{r7}
 80174fe:	b085      	sub	sp, #20
 8017500:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8017502:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8017506:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8017508:	4b27      	ldr	r3, [pc, #156]	@ (80175a8 <prvHeapInit+0xac>)
 801750a:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 801750c:	68fb      	ldr	r3, [r7, #12]
 801750e:	f003 0307 	and.w	r3, r3, #7
 8017512:	2b00      	cmp	r3, #0
 8017514:	d00c      	beq.n	8017530 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8017516:	68fb      	ldr	r3, [r7, #12]
 8017518:	3307      	adds	r3, #7
 801751a:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801751c:	68fb      	ldr	r3, [r7, #12]
 801751e:	f023 0307 	bic.w	r3, r3, #7
 8017522:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8017524:	68ba      	ldr	r2, [r7, #8]
 8017526:	68fb      	ldr	r3, [r7, #12]
 8017528:	1ad3      	subs	r3, r2, r3
 801752a:	4a1f      	ldr	r2, [pc, #124]	@ (80175a8 <prvHeapInit+0xac>)
 801752c:	4413      	add	r3, r2
 801752e:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8017530:	68fb      	ldr	r3, [r7, #12]
 8017532:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8017534:	4a1d      	ldr	r2, [pc, #116]	@ (80175ac <prvHeapInit+0xb0>)
 8017536:	687b      	ldr	r3, [r7, #4]
 8017538:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801753a:	4b1c      	ldr	r3, [pc, #112]	@ (80175ac <prvHeapInit+0xb0>)
 801753c:	2200      	movs	r2, #0
 801753e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8017540:	687b      	ldr	r3, [r7, #4]
 8017542:	68ba      	ldr	r2, [r7, #8]
 8017544:	4413      	add	r3, r2
 8017546:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8017548:	2208      	movs	r2, #8
 801754a:	68fb      	ldr	r3, [r7, #12]
 801754c:	1a9b      	subs	r3, r3, r2
 801754e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8017550:	68fb      	ldr	r3, [r7, #12]
 8017552:	f023 0307 	bic.w	r3, r3, #7
 8017556:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8017558:	68fb      	ldr	r3, [r7, #12]
 801755a:	4a15      	ldr	r2, [pc, #84]	@ (80175b0 <prvHeapInit+0xb4>)
 801755c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801755e:	4b14      	ldr	r3, [pc, #80]	@ (80175b0 <prvHeapInit+0xb4>)
 8017560:	681b      	ldr	r3, [r3, #0]
 8017562:	2200      	movs	r2, #0
 8017564:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8017566:	4b12      	ldr	r3, [pc, #72]	@ (80175b0 <prvHeapInit+0xb4>)
 8017568:	681b      	ldr	r3, [r3, #0]
 801756a:	2200      	movs	r2, #0
 801756c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801756e:	687b      	ldr	r3, [r7, #4]
 8017570:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8017572:	683b      	ldr	r3, [r7, #0]
 8017574:	68fa      	ldr	r2, [r7, #12]
 8017576:	1ad2      	subs	r2, r2, r3
 8017578:	683b      	ldr	r3, [r7, #0]
 801757a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 801757c:	4b0c      	ldr	r3, [pc, #48]	@ (80175b0 <prvHeapInit+0xb4>)
 801757e:	681a      	ldr	r2, [r3, #0]
 8017580:	683b      	ldr	r3, [r7, #0]
 8017582:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8017584:	683b      	ldr	r3, [r7, #0]
 8017586:	685b      	ldr	r3, [r3, #4]
 8017588:	4a0a      	ldr	r2, [pc, #40]	@ (80175b4 <prvHeapInit+0xb8>)
 801758a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801758c:	683b      	ldr	r3, [r7, #0]
 801758e:	685b      	ldr	r3, [r3, #4]
 8017590:	4a09      	ldr	r2, [pc, #36]	@ (80175b8 <prvHeapInit+0xbc>)
 8017592:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8017594:	4b09      	ldr	r3, [pc, #36]	@ (80175bc <prvHeapInit+0xc0>)
 8017596:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801759a:	601a      	str	r2, [r3, #0]
}
 801759c:	bf00      	nop
 801759e:	3714      	adds	r7, #20
 80175a0:	46bd      	mov	sp, r7
 80175a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175a6:	4770      	bx	lr
 80175a8:	200133f0 	.word	0x200133f0
 80175ac:	2001b3f0 	.word	0x2001b3f0
 80175b0:	2001b3f8 	.word	0x2001b3f8
 80175b4:	2001b400 	.word	0x2001b400
 80175b8:	2001b3fc 	.word	0x2001b3fc
 80175bc:	2001b404 	.word	0x2001b404

080175c0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80175c0:	b480      	push	{r7}
 80175c2:	b085      	sub	sp, #20
 80175c4:	af00      	add	r7, sp, #0
 80175c6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80175c8:	4b28      	ldr	r3, [pc, #160]	@ (801766c <prvInsertBlockIntoFreeList+0xac>)
 80175ca:	60fb      	str	r3, [r7, #12]
 80175cc:	e002      	b.n	80175d4 <prvInsertBlockIntoFreeList+0x14>
 80175ce:	68fb      	ldr	r3, [r7, #12]
 80175d0:	681b      	ldr	r3, [r3, #0]
 80175d2:	60fb      	str	r3, [r7, #12]
 80175d4:	68fb      	ldr	r3, [r7, #12]
 80175d6:	681b      	ldr	r3, [r3, #0]
 80175d8:	687a      	ldr	r2, [r7, #4]
 80175da:	429a      	cmp	r2, r3
 80175dc:	d8f7      	bhi.n	80175ce <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80175de:	68fb      	ldr	r3, [r7, #12]
 80175e0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80175e2:	68fb      	ldr	r3, [r7, #12]
 80175e4:	685b      	ldr	r3, [r3, #4]
 80175e6:	68ba      	ldr	r2, [r7, #8]
 80175e8:	4413      	add	r3, r2
 80175ea:	687a      	ldr	r2, [r7, #4]
 80175ec:	429a      	cmp	r2, r3
 80175ee:	d108      	bne.n	8017602 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80175f0:	68fb      	ldr	r3, [r7, #12]
 80175f2:	685a      	ldr	r2, [r3, #4]
 80175f4:	687b      	ldr	r3, [r7, #4]
 80175f6:	685b      	ldr	r3, [r3, #4]
 80175f8:	441a      	add	r2, r3
 80175fa:	68fb      	ldr	r3, [r7, #12]
 80175fc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80175fe:	68fb      	ldr	r3, [r7, #12]
 8017600:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8017602:	687b      	ldr	r3, [r7, #4]
 8017604:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8017606:	687b      	ldr	r3, [r7, #4]
 8017608:	685b      	ldr	r3, [r3, #4]
 801760a:	68ba      	ldr	r2, [r7, #8]
 801760c:	441a      	add	r2, r3
 801760e:	68fb      	ldr	r3, [r7, #12]
 8017610:	681b      	ldr	r3, [r3, #0]
 8017612:	429a      	cmp	r2, r3
 8017614:	d118      	bne.n	8017648 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8017616:	68fb      	ldr	r3, [r7, #12]
 8017618:	681a      	ldr	r2, [r3, #0]
 801761a:	4b15      	ldr	r3, [pc, #84]	@ (8017670 <prvInsertBlockIntoFreeList+0xb0>)
 801761c:	681b      	ldr	r3, [r3, #0]
 801761e:	429a      	cmp	r2, r3
 8017620:	d00d      	beq.n	801763e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8017622:	687b      	ldr	r3, [r7, #4]
 8017624:	685a      	ldr	r2, [r3, #4]
 8017626:	68fb      	ldr	r3, [r7, #12]
 8017628:	681b      	ldr	r3, [r3, #0]
 801762a:	685b      	ldr	r3, [r3, #4]
 801762c:	441a      	add	r2, r3
 801762e:	687b      	ldr	r3, [r7, #4]
 8017630:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8017632:	68fb      	ldr	r3, [r7, #12]
 8017634:	681b      	ldr	r3, [r3, #0]
 8017636:	681a      	ldr	r2, [r3, #0]
 8017638:	687b      	ldr	r3, [r7, #4]
 801763a:	601a      	str	r2, [r3, #0]
 801763c:	e008      	b.n	8017650 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801763e:	4b0c      	ldr	r3, [pc, #48]	@ (8017670 <prvInsertBlockIntoFreeList+0xb0>)
 8017640:	681a      	ldr	r2, [r3, #0]
 8017642:	687b      	ldr	r3, [r7, #4]
 8017644:	601a      	str	r2, [r3, #0]
 8017646:	e003      	b.n	8017650 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8017648:	68fb      	ldr	r3, [r7, #12]
 801764a:	681a      	ldr	r2, [r3, #0]
 801764c:	687b      	ldr	r3, [r7, #4]
 801764e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8017650:	68fa      	ldr	r2, [r7, #12]
 8017652:	687b      	ldr	r3, [r7, #4]
 8017654:	429a      	cmp	r2, r3
 8017656:	d002      	beq.n	801765e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8017658:	68fb      	ldr	r3, [r7, #12]
 801765a:	687a      	ldr	r2, [r7, #4]
 801765c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801765e:	bf00      	nop
 8017660:	3714      	adds	r7, #20
 8017662:	46bd      	mov	sp, r7
 8017664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017668:	4770      	bx	lr
 801766a:	bf00      	nop
 801766c:	2001b3f0 	.word	0x2001b3f0
 8017670:	2001b3f8 	.word	0x2001b3f8

08017674 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 8017674:	b580      	push	{r7, lr}
 8017676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8017678:	2201      	movs	r2, #1
 801767a:	490e      	ldr	r1, [pc, #56]	@ (80176b4 <MX_USB_HOST_Init+0x40>)
 801767c:	480e      	ldr	r0, [pc, #56]	@ (80176b8 <MX_USB_HOST_Init+0x44>)
 801767e:	f7fb fde3 	bl	8013248 <USBH_Init>
 8017682:	4603      	mov	r3, r0
 8017684:	2b00      	cmp	r3, #0
 8017686:	d001      	beq.n	801768c <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8017688:	f7ea fad6 	bl	8001c38 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 801768c:	490b      	ldr	r1, [pc, #44]	@ (80176bc <MX_USB_HOST_Init+0x48>)
 801768e:	480a      	ldr	r0, [pc, #40]	@ (80176b8 <MX_USB_HOST_Init+0x44>)
 8017690:	f7fb fead 	bl	80133ee <USBH_RegisterClass>
 8017694:	4603      	mov	r3, r0
 8017696:	2b00      	cmp	r3, #0
 8017698:	d001      	beq.n	801769e <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 801769a:	f7ea facd 	bl	8001c38 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 801769e:	4806      	ldr	r0, [pc, #24]	@ (80176b8 <MX_USB_HOST_Init+0x44>)
 80176a0:	f7fb ff31 	bl	8013506 <USBH_Start>
 80176a4:	4603      	mov	r3, r0
 80176a6:	2b00      	cmp	r3, #0
 80176a8:	d001      	beq.n	80176ae <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80176aa:	f7ea fac5 	bl	8001c38 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 80176ae:	bf00      	nop
 80176b0:	bd80      	pop	{r7, pc}
 80176b2:	bf00      	nop
 80176b4:	080176c1 	.word	0x080176c1
 80176b8:	2001b408 	.word	0x2001b408
 80176bc:	20012040 	.word	0x20012040

080176c0 <USBH_UserProcess>:

/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 80176c0:	b480      	push	{r7}
 80176c2:	b083      	sub	sp, #12
 80176c4:	af00      	add	r7, sp, #0
 80176c6:	6078      	str	r0, [r7, #4]
 80176c8:	460b      	mov	r3, r1
 80176ca:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 80176cc:	78fb      	ldrb	r3, [r7, #3]
 80176ce:	3b01      	subs	r3, #1
 80176d0:	2b04      	cmp	r3, #4
 80176d2:	d819      	bhi.n	8017708 <USBH_UserProcess+0x48>
 80176d4:	a201      	add	r2, pc, #4	@ (adr r2, 80176dc <USBH_UserProcess+0x1c>)
 80176d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80176da:	bf00      	nop
 80176dc:	08017709 	.word	0x08017709
 80176e0:	080176f9 	.word	0x080176f9
 80176e4:	08017709 	.word	0x08017709
 80176e8:	08017701 	.word	0x08017701
 80176ec:	080176f1 	.word	0x080176f1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 80176f0:	4b09      	ldr	r3, [pc, #36]	@ (8017718 <USBH_UserProcess+0x58>)
 80176f2:	2203      	movs	r2, #3
 80176f4:	701a      	strb	r2, [r3, #0]
  break;
 80176f6:	e008      	b.n	801770a <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 80176f8:	4b07      	ldr	r3, [pc, #28]	@ (8017718 <USBH_UserProcess+0x58>)
 80176fa:	2202      	movs	r2, #2
 80176fc:	701a      	strb	r2, [r3, #0]
  break;
 80176fe:	e004      	b.n	801770a <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8017700:	4b05      	ldr	r3, [pc, #20]	@ (8017718 <USBH_UserProcess+0x58>)
 8017702:	2201      	movs	r2, #1
 8017704:	701a      	strb	r2, [r3, #0]
  break;
 8017706:	e000      	b.n	801770a <USBH_UserProcess+0x4a>

  default:
  break;
 8017708:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 801770a:	bf00      	nop
 801770c:	370c      	adds	r7, #12
 801770e:	46bd      	mov	sp, r7
 8017710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017714:	4770      	bx	lr
 8017716:	bf00      	nop
 8017718:	2001b7ec 	.word	0x2001b7ec

0801771c <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 801771c:	b580      	push	{r7, lr}
 801771e:	b08a      	sub	sp, #40	@ 0x28
 8017720:	af00      	add	r7, sp, #0
 8017722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8017724:	f107 0314 	add.w	r3, r7, #20
 8017728:	2200      	movs	r2, #0
 801772a:	601a      	str	r2, [r3, #0]
 801772c:	605a      	str	r2, [r3, #4]
 801772e:	609a      	str	r2, [r3, #8]
 8017730:	60da      	str	r2, [r3, #12]
 8017732:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 8017734:	687b      	ldr	r3, [r7, #4]
 8017736:	681b      	ldr	r3, [r3, #0]
 8017738:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 801773c:	d13c      	bne.n	80177b8 <HAL_HCD_MspInit+0x9c>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 801773e:	4b20      	ldr	r3, [pc, #128]	@ (80177c0 <HAL_HCD_MspInit+0xa4>)
 8017740:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017742:	4a1f      	ldr	r2, [pc, #124]	@ (80177c0 <HAL_HCD_MspInit+0xa4>)
 8017744:	f043 0301 	orr.w	r3, r3, #1
 8017748:	6313      	str	r3, [r2, #48]	@ 0x30
 801774a:	4b1d      	ldr	r3, [pc, #116]	@ (80177c0 <HAL_HCD_MspInit+0xa4>)
 801774c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801774e:	f003 0301 	and.w	r3, r3, #1
 8017752:	613b      	str	r3, [r7, #16]
 8017754:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    PA10     ------> USB_OTG_FS_ID
    */
    GPIO_InitStruct.Pin = OTG_FS_P_Pin|OTG_FS_N_Pin|OTG_FS_ID_Pin;
 8017756:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 801775a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801775c:	2302      	movs	r3, #2
 801775e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8017760:	2300      	movs	r3, #0
 8017762:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8017764:	2303      	movs	r3, #3
 8017766:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8017768:	230a      	movs	r3, #10
 801776a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801776c:	f107 0314 	add.w	r3, r7, #20
 8017770:	4619      	mov	r1, r3
 8017772:	4814      	ldr	r0, [pc, #80]	@ (80177c4 <HAL_HCD_MspInit+0xa8>)
 8017774:	f7ef fdba 	bl	80072ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8017778:	4b11      	ldr	r3, [pc, #68]	@ (80177c0 <HAL_HCD_MspInit+0xa4>)
 801777a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801777c:	4a10      	ldr	r2, [pc, #64]	@ (80177c0 <HAL_HCD_MspInit+0xa4>)
 801777e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8017782:	6353      	str	r3, [r2, #52]	@ 0x34
 8017784:	4b0e      	ldr	r3, [pc, #56]	@ (80177c0 <HAL_HCD_MspInit+0xa4>)
 8017786:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8017788:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801778c:	60fb      	str	r3, [r7, #12]
 801778e:	68fb      	ldr	r3, [r7, #12]
 8017790:	4b0b      	ldr	r3, [pc, #44]	@ (80177c0 <HAL_HCD_MspInit+0xa4>)
 8017792:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017794:	4a0a      	ldr	r2, [pc, #40]	@ (80177c0 <HAL_HCD_MspInit+0xa4>)
 8017796:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 801779a:	6453      	str	r3, [r2, #68]	@ 0x44
 801779c:	4b08      	ldr	r3, [pc, #32]	@ (80177c0 <HAL_HCD_MspInit+0xa4>)
 801779e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80177a0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80177a4:	60bb      	str	r3, [r7, #8]
 80177a6:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 80177a8:	2200      	movs	r2, #0
 80177aa:	2105      	movs	r1, #5
 80177ac:	2043      	movs	r0, #67	@ 0x43
 80177ae:	f7ee fa73 	bl	8005c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 80177b2:	2043      	movs	r0, #67	@ 0x43
 80177b4:	f7ee fa8c 	bl	8005cd0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 80177b8:	bf00      	nop
 80177ba:	3728      	adds	r7, #40	@ 0x28
 80177bc:	46bd      	mov	sp, r7
 80177be:	bd80      	pop	{r7, pc}
 80177c0:	40023800 	.word	0x40023800
 80177c4:	40020000 	.word	0x40020000

080177c8 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 80177c8:	b580      	push	{r7, lr}
 80177ca:	b082      	sub	sp, #8
 80177cc:	af00      	add	r7, sp, #0
 80177ce:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 80177d0:	687b      	ldr	r3, [r7, #4]
 80177d2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80177d6:	4618      	mov	r0, r3
 80177d8:	f7fc facd 	bl	8013d76 <USBH_LL_IncTimer>
}
 80177dc:	bf00      	nop
 80177de:	3708      	adds	r7, #8
 80177e0:	46bd      	mov	sp, r7
 80177e2:	bd80      	pop	{r7, pc}

080177e4 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 80177e4:	b580      	push	{r7, lr}
 80177e6:	b082      	sub	sp, #8
 80177e8:	af00      	add	r7, sp, #0
 80177ea:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80177ec:	687b      	ldr	r3, [r7, #4]
 80177ee:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 80177f2:	4618      	mov	r0, r3
 80177f4:	f7fc fb0d 	bl	8013e12 <USBH_LL_Connect>
}
 80177f8:	bf00      	nop
 80177fa:	3708      	adds	r7, #8
 80177fc:	46bd      	mov	sp, r7
 80177fe:	bd80      	pop	{r7, pc}

08017800 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8017800:	b580      	push	{r7, lr}
 8017802:	b082      	sub	sp, #8
 8017804:	af00      	add	r7, sp, #0
 8017806:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8017808:	687b      	ldr	r3, [r7, #4]
 801780a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801780e:	4618      	mov	r0, r3
 8017810:	f7fc fb1a 	bl	8013e48 <USBH_LL_Disconnect>
}
 8017814:	bf00      	nop
 8017816:	3708      	adds	r7, #8
 8017818:	46bd      	mov	sp, r7
 801781a:	bd80      	pop	{r7, pc}

0801781c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 801781c:	b580      	push	{r7, lr}
 801781e:	b082      	sub	sp, #8
 8017820:	af00      	add	r7, sp, #0
 8017822:	6078      	str	r0, [r7, #4]
 8017824:	460b      	mov	r3, r1
 8017826:	70fb      	strb	r3, [r7, #3]
 8017828:	4613      	mov	r3, r2
 801782a:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
 801782c:	687b      	ldr	r3, [r7, #4]
 801782e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 8017832:	4618      	mov	r0, r3
 8017834:	f7fc fb6e 	bl	8013f14 <USBH_LL_NotifyURBChange>
#endif
}
 8017838:	bf00      	nop
 801783a:	3708      	adds	r7, #8
 801783c:	46bd      	mov	sp, r7
 801783e:	bd80      	pop	{r7, pc}

08017840 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8017840:	b580      	push	{r7, lr}
 8017842:	b082      	sub	sp, #8
 8017844:	af00      	add	r7, sp, #0
 8017846:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 8017848:	687b      	ldr	r3, [r7, #4]
 801784a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801784e:	4618      	mov	r0, r3
 8017850:	f7fc fabb 	bl	8013dca <USBH_LL_PortEnabled>
}
 8017854:	bf00      	nop
 8017856:	3708      	adds	r7, #8
 8017858:	46bd      	mov	sp, r7
 801785a:	bd80      	pop	{r7, pc}

0801785c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 801785c:	b580      	push	{r7, lr}
 801785e:	b082      	sub	sp, #8
 8017860:	af00      	add	r7, sp, #0
 8017862:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8017864:	687b      	ldr	r3, [r7, #4]
 8017866:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 801786a:	4618      	mov	r0, r3
 801786c:	f7fc fabf 	bl	8013dee <USBH_LL_PortDisabled>
}
 8017870:	bf00      	nop
 8017872:	3708      	adds	r7, #8
 8017874:	46bd      	mov	sp, r7
 8017876:	bd80      	pop	{r7, pc}

08017878 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8017878:	b580      	push	{r7, lr}
 801787a:	b082      	sub	sp, #8
 801787c:	af00      	add	r7, sp, #0
 801787e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 8017880:	687b      	ldr	r3, [r7, #4]
 8017882:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8017886:	2b01      	cmp	r3, #1
 8017888:	d12a      	bne.n	80178e0 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 801788a:	4a18      	ldr	r2, [pc, #96]	@ (80178ec <USBH_LL_Init+0x74>)
 801788c:	687b      	ldr	r3, [r7, #4]
 801788e:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8017892:	687b      	ldr	r3, [r7, #4]
 8017894:	4a15      	ldr	r2, [pc, #84]	@ (80178ec <USBH_LL_Init+0x74>)
 8017896:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 801789a:	4b14      	ldr	r3, [pc, #80]	@ (80178ec <USBH_LL_Init+0x74>)
 801789c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80178a0:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 80178a2:	4b12      	ldr	r3, [pc, #72]	@ (80178ec <USBH_LL_Init+0x74>)
 80178a4:	2208      	movs	r2, #8
 80178a6:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 80178a8:	4b10      	ldr	r3, [pc, #64]	@ (80178ec <USBH_LL_Init+0x74>)
 80178aa:	2201      	movs	r2, #1
 80178ac:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80178ae:	4b0f      	ldr	r3, [pc, #60]	@ (80178ec <USBH_LL_Init+0x74>)
 80178b0:	2200      	movs	r2, #0
 80178b2:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 80178b4:	4b0d      	ldr	r3, [pc, #52]	@ (80178ec <USBH_LL_Init+0x74>)
 80178b6:	2202      	movs	r2, #2
 80178b8:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80178ba:	4b0c      	ldr	r3, [pc, #48]	@ (80178ec <USBH_LL_Init+0x74>)
 80178bc:	2200      	movs	r2, #0
 80178be:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 80178c0:	480a      	ldr	r0, [pc, #40]	@ (80178ec <USBH_LL_Init+0x74>)
 80178c2:	f7ef fffc 	bl	80078be <HAL_HCD_Init>
 80178c6:	4603      	mov	r3, r0
 80178c8:	2b00      	cmp	r3, #0
 80178ca:	d001      	beq.n	80178d0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 80178cc:	f7ea f9b4 	bl	8001c38 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 80178d0:	4806      	ldr	r0, [pc, #24]	@ (80178ec <USBH_LL_Init+0x74>)
 80178d2:	f7f0 fc39 	bl	8008148 <HAL_HCD_GetCurrentFrame>
 80178d6:	4603      	mov	r3, r0
 80178d8:	4619      	mov	r1, r3
 80178da:	6878      	ldr	r0, [r7, #4]
 80178dc:	f7fc fa3c 	bl	8013d58 <USBH_LL_SetTimer>
  }

  return USBH_OK;
 80178e0:	2300      	movs	r3, #0
}
 80178e2:	4618      	mov	r0, r3
 80178e4:	3708      	adds	r7, #8
 80178e6:	46bd      	mov	sp, r7
 80178e8:	bd80      	pop	{r7, pc}
 80178ea:	bf00      	nop
 80178ec:	2001b7f0 	.word	0x2001b7f0

080178f0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 80178f0:	b580      	push	{r7, lr}
 80178f2:	b084      	sub	sp, #16
 80178f4:	af00      	add	r7, sp, #0
 80178f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80178f8:	2300      	movs	r3, #0
 80178fa:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80178fc:	2300      	movs	r3, #0
 80178fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8017900:	687b      	ldr	r3, [r7, #4]
 8017902:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017906:	4618      	mov	r0, r3
 8017908:	f7f0 fba6 	bl	8008058 <HAL_HCD_Start>
 801790c:	4603      	mov	r3, r0
 801790e:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8017910:	7bfb      	ldrb	r3, [r7, #15]
 8017912:	4618      	mov	r0, r3
 8017914:	f000 f94c 	bl	8017bb0 <USBH_Get_USB_Status>
 8017918:	4603      	mov	r3, r0
 801791a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801791c:	7bbb      	ldrb	r3, [r7, #14]
}
 801791e:	4618      	mov	r0, r3
 8017920:	3710      	adds	r7, #16
 8017922:	46bd      	mov	sp, r7
 8017924:	bd80      	pop	{r7, pc}

08017926 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8017926:	b580      	push	{r7, lr}
 8017928:	b084      	sub	sp, #16
 801792a:	af00      	add	r7, sp, #0
 801792c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801792e:	2300      	movs	r3, #0
 8017930:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017932:	2300      	movs	r3, #0
 8017934:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8017936:	687b      	ldr	r3, [r7, #4]
 8017938:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801793c:	4618      	mov	r0, r3
 801793e:	f7f0 fbae 	bl	800809e <HAL_HCD_Stop>
 8017942:	4603      	mov	r3, r0
 8017944:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8017946:	7bfb      	ldrb	r3, [r7, #15]
 8017948:	4618      	mov	r0, r3
 801794a:	f000 f931 	bl	8017bb0 <USBH_Get_USB_Status>
 801794e:	4603      	mov	r3, r0
 8017950:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017952:	7bbb      	ldrb	r3, [r7, #14]
}
 8017954:	4618      	mov	r0, r3
 8017956:	3710      	adds	r7, #16
 8017958:	46bd      	mov	sp, r7
 801795a:	bd80      	pop	{r7, pc}

0801795c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 801795c:	b580      	push	{r7, lr}
 801795e:	b084      	sub	sp, #16
 8017960:	af00      	add	r7, sp, #0
 8017962:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8017964:	2301      	movs	r3, #1
 8017966:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8017968:	687b      	ldr	r3, [r7, #4]
 801796a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 801796e:	4618      	mov	r0, r3
 8017970:	f7f0 fbf8 	bl	8008164 <HAL_HCD_GetCurrentSpeed>
 8017974:	4603      	mov	r3, r0
 8017976:	2b02      	cmp	r3, #2
 8017978:	d00c      	beq.n	8017994 <USBH_LL_GetSpeed+0x38>
 801797a:	2b02      	cmp	r3, #2
 801797c:	d80d      	bhi.n	801799a <USBH_LL_GetSpeed+0x3e>
 801797e:	2b00      	cmp	r3, #0
 8017980:	d002      	beq.n	8017988 <USBH_LL_GetSpeed+0x2c>
 8017982:	2b01      	cmp	r3, #1
 8017984:	d003      	beq.n	801798e <USBH_LL_GetSpeed+0x32>
 8017986:	e008      	b.n	801799a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8017988:	2300      	movs	r3, #0
 801798a:	73fb      	strb	r3, [r7, #15]
    break;
 801798c:	e008      	b.n	80179a0 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 801798e:	2301      	movs	r3, #1
 8017990:	73fb      	strb	r3, [r7, #15]
    break;
 8017992:	e005      	b.n	80179a0 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8017994:	2302      	movs	r3, #2
 8017996:	73fb      	strb	r3, [r7, #15]
    break;
 8017998:	e002      	b.n	80179a0 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 801799a:	2301      	movs	r3, #1
 801799c:	73fb      	strb	r3, [r7, #15]
    break;
 801799e:	bf00      	nop
  }
  return  speed;
 80179a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80179a2:	4618      	mov	r0, r3
 80179a4:	3710      	adds	r7, #16
 80179a6:	46bd      	mov	sp, r7
 80179a8:	bd80      	pop	{r7, pc}

080179aa <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 80179aa:	b580      	push	{r7, lr}
 80179ac:	b084      	sub	sp, #16
 80179ae:	af00      	add	r7, sp, #0
 80179b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80179b2:	2300      	movs	r3, #0
 80179b4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80179b6:	2300      	movs	r3, #0
 80179b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 80179ba:	687b      	ldr	r3, [r7, #4]
 80179bc:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80179c0:	4618      	mov	r0, r3
 80179c2:	f7f0 fb89 	bl	80080d8 <HAL_HCD_ResetPort>
 80179c6:	4603      	mov	r3, r0
 80179c8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80179ca:	7bfb      	ldrb	r3, [r7, #15]
 80179cc:	4618      	mov	r0, r3
 80179ce:	f000 f8ef 	bl	8017bb0 <USBH_Get_USB_Status>
 80179d2:	4603      	mov	r3, r0
 80179d4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80179d6:	7bbb      	ldrb	r3, [r7, #14]
}
 80179d8:	4618      	mov	r0, r3
 80179da:	3710      	adds	r7, #16
 80179dc:	46bd      	mov	sp, r7
 80179de:	bd80      	pop	{r7, pc}

080179e0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80179e0:	b580      	push	{r7, lr}
 80179e2:	b082      	sub	sp, #8
 80179e4:	af00      	add	r7, sp, #0
 80179e6:	6078      	str	r0, [r7, #4]
 80179e8:	460b      	mov	r3, r1
 80179ea:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 80179ec:	687b      	ldr	r3, [r7, #4]
 80179ee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 80179f2:	78fa      	ldrb	r2, [r7, #3]
 80179f4:	4611      	mov	r1, r2
 80179f6:	4618      	mov	r0, r3
 80179f8:	f7f0 fb91 	bl	800811e <HAL_HCD_HC_GetXferCount>
 80179fc:	4603      	mov	r3, r0
}
 80179fe:	4618      	mov	r0, r3
 8017a00:	3708      	adds	r7, #8
 8017a02:	46bd      	mov	sp, r7
 8017a04:	bd80      	pop	{r7, pc}

08017a06 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 8017a06:	b590      	push	{r4, r7, lr}
 8017a08:	b089      	sub	sp, #36	@ 0x24
 8017a0a:	af04      	add	r7, sp, #16
 8017a0c:	6078      	str	r0, [r7, #4]
 8017a0e:	4608      	mov	r0, r1
 8017a10:	4611      	mov	r1, r2
 8017a12:	461a      	mov	r2, r3
 8017a14:	4603      	mov	r3, r0
 8017a16:	70fb      	strb	r3, [r7, #3]
 8017a18:	460b      	mov	r3, r1
 8017a1a:	70bb      	strb	r3, [r7, #2]
 8017a1c:	4613      	mov	r3, r2
 8017a1e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017a20:	2300      	movs	r3, #0
 8017a22:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017a24:	2300      	movs	r3, #0
 8017a26:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 8017a28:	687b      	ldr	r3, [r7, #4]
 8017a2a:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8017a2e:	787c      	ldrb	r4, [r7, #1]
 8017a30:	78ba      	ldrb	r2, [r7, #2]
 8017a32:	78f9      	ldrb	r1, [r7, #3]
 8017a34:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8017a36:	9302      	str	r3, [sp, #8]
 8017a38:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8017a3c:	9301      	str	r3, [sp, #4]
 8017a3e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017a42:	9300      	str	r3, [sp, #0]
 8017a44:	4623      	mov	r3, r4
 8017a46:	f7ef ffa1 	bl	800798c <HAL_HCD_HC_Init>
 8017a4a:	4603      	mov	r3, r0
 8017a4c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8017a4e:	7bfb      	ldrb	r3, [r7, #15]
 8017a50:	4618      	mov	r0, r3
 8017a52:	f000 f8ad 	bl	8017bb0 <USBH_Get_USB_Status>
 8017a56:	4603      	mov	r3, r0
 8017a58:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017a5a:	7bbb      	ldrb	r3, [r7, #14]
}
 8017a5c:	4618      	mov	r0, r3
 8017a5e:	3714      	adds	r7, #20
 8017a60:	46bd      	mov	sp, r7
 8017a62:	bd90      	pop	{r4, r7, pc}

08017a64 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8017a64:	b480      	push	{r7}
 8017a66:	b083      	sub	sp, #12
 8017a68:	af00      	add	r7, sp, #0
 8017a6a:	6078      	str	r0, [r7, #4]
 8017a6c:	460b      	mov	r3, r1
 8017a6e:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 8017a70:	2300      	movs	r3, #0
}
 8017a72:	4618      	mov	r0, r3
 8017a74:	370c      	adds	r7, #12
 8017a76:	46bd      	mov	sp, r7
 8017a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017a7c:	4770      	bx	lr

08017a7e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8017a7e:	b590      	push	{r4, r7, lr}
 8017a80:	b089      	sub	sp, #36	@ 0x24
 8017a82:	af04      	add	r7, sp, #16
 8017a84:	6078      	str	r0, [r7, #4]
 8017a86:	4608      	mov	r0, r1
 8017a88:	4611      	mov	r1, r2
 8017a8a:	461a      	mov	r2, r3
 8017a8c:	4603      	mov	r3, r0
 8017a8e:	70fb      	strb	r3, [r7, #3]
 8017a90:	460b      	mov	r3, r1
 8017a92:	70bb      	strb	r3, [r7, #2]
 8017a94:	4613      	mov	r3, r2
 8017a96:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017a98:	2300      	movs	r3, #0
 8017a9a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017a9c:	2300      	movs	r3, #0
 8017a9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8017aa0:	687b      	ldr	r3, [r7, #4]
 8017aa2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 8017aa6:	787c      	ldrb	r4, [r7, #1]
 8017aa8:	78ba      	ldrb	r2, [r7, #2]
 8017aaa:	78f9      	ldrb	r1, [r7, #3]
 8017aac:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8017ab0:	9303      	str	r3, [sp, #12]
 8017ab2:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8017ab4:	9302      	str	r3, [sp, #8]
 8017ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017ab8:	9301      	str	r3, [sp, #4]
 8017aba:	f897 3020 	ldrb.w	r3, [r7, #32]
 8017abe:	9300      	str	r3, [sp, #0]
 8017ac0:	4623      	mov	r3, r4
 8017ac2:	f7f0 f81b 	bl	8007afc <HAL_HCD_HC_SubmitRequest>
 8017ac6:	4603      	mov	r3, r0
 8017ac8:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8017aca:	7bfb      	ldrb	r3, [r7, #15]
 8017acc:	4618      	mov	r0, r3
 8017ace:	f000 f86f 	bl	8017bb0 <USBH_Get_USB_Status>
 8017ad2:	4603      	mov	r3, r0
 8017ad4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017ad6:	7bbb      	ldrb	r3, [r7, #14]
}
 8017ad8:	4618      	mov	r0, r3
 8017ada:	3714      	adds	r7, #20
 8017adc:	46bd      	mov	sp, r7
 8017ade:	bd90      	pop	{r4, r7, pc}

08017ae0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8017ae0:	b580      	push	{r7, lr}
 8017ae2:	b082      	sub	sp, #8
 8017ae4:	af00      	add	r7, sp, #0
 8017ae6:	6078      	str	r0, [r7, #4]
 8017ae8:	460b      	mov	r3, r1
 8017aea:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8017aec:	687b      	ldr	r3, [r7, #4]
 8017aee:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017af2:	78fa      	ldrb	r2, [r7, #3]
 8017af4:	4611      	mov	r1, r2
 8017af6:	4618      	mov	r0, r3
 8017af8:	f7f0 fafc 	bl	80080f4 <HAL_HCD_HC_GetURBState>
 8017afc:	4603      	mov	r3, r0
}
 8017afe:	4618      	mov	r0, r3
 8017b00:	3708      	adds	r7, #8
 8017b02:	46bd      	mov	sp, r7
 8017b04:	bd80      	pop	{r7, pc}

08017b06 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8017b06:	b580      	push	{r7, lr}
 8017b08:	b082      	sub	sp, #8
 8017b0a:	af00      	add	r7, sp, #0
 8017b0c:	6078      	str	r0, [r7, #4]
 8017b0e:	460b      	mov	r3, r1
 8017b10:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8017b12:	687b      	ldr	r3, [r7, #4]
 8017b14:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 8017b18:	2b01      	cmp	r3, #1
 8017b1a:	d103      	bne.n	8017b24 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8017b1c:	78fb      	ldrb	r3, [r7, #3]
 8017b1e:	4618      	mov	r0, r3
 8017b20:	f000 f872 	bl	8017c08 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8017b24:	20c8      	movs	r0, #200	@ 0xc8
 8017b26:	f7ed fd43 	bl	80055b0 <HAL_Delay>
  return USBH_OK;
 8017b2a:	2300      	movs	r3, #0
}
 8017b2c:	4618      	mov	r0, r3
 8017b2e:	3708      	adds	r7, #8
 8017b30:	46bd      	mov	sp, r7
 8017b32:	bd80      	pop	{r7, pc}

08017b34 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8017b34:	b480      	push	{r7}
 8017b36:	b085      	sub	sp, #20
 8017b38:	af00      	add	r7, sp, #0
 8017b3a:	6078      	str	r0, [r7, #4]
 8017b3c:	460b      	mov	r3, r1
 8017b3e:	70fb      	strb	r3, [r7, #3]
 8017b40:	4613      	mov	r3, r2
 8017b42:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8017b44:	687b      	ldr	r3, [r7, #4]
 8017b46:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 8017b4a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8017b4c:	78fa      	ldrb	r2, [r7, #3]
 8017b4e:	68f9      	ldr	r1, [r7, #12]
 8017b50:	4613      	mov	r3, r2
 8017b52:	011b      	lsls	r3, r3, #4
 8017b54:	1a9b      	subs	r3, r3, r2
 8017b56:	009b      	lsls	r3, r3, #2
 8017b58:	440b      	add	r3, r1
 8017b5a:	3317      	adds	r3, #23
 8017b5c:	781b      	ldrb	r3, [r3, #0]
 8017b5e:	2b00      	cmp	r3, #0
 8017b60:	d00a      	beq.n	8017b78 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8017b62:	78fa      	ldrb	r2, [r7, #3]
 8017b64:	68f9      	ldr	r1, [r7, #12]
 8017b66:	4613      	mov	r3, r2
 8017b68:	011b      	lsls	r3, r3, #4
 8017b6a:	1a9b      	subs	r3, r3, r2
 8017b6c:	009b      	lsls	r3, r3, #2
 8017b6e:	440b      	add	r3, r1
 8017b70:	333c      	adds	r3, #60	@ 0x3c
 8017b72:	78ba      	ldrb	r2, [r7, #2]
 8017b74:	701a      	strb	r2, [r3, #0]
 8017b76:	e009      	b.n	8017b8c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8017b78:	78fa      	ldrb	r2, [r7, #3]
 8017b7a:	68f9      	ldr	r1, [r7, #12]
 8017b7c:	4613      	mov	r3, r2
 8017b7e:	011b      	lsls	r3, r3, #4
 8017b80:	1a9b      	subs	r3, r3, r2
 8017b82:	009b      	lsls	r3, r3, #2
 8017b84:	440b      	add	r3, r1
 8017b86:	333d      	adds	r3, #61	@ 0x3d
 8017b88:	78ba      	ldrb	r2, [r7, #2]
 8017b8a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8017b8c:	2300      	movs	r3, #0
}
 8017b8e:	4618      	mov	r0, r3
 8017b90:	3714      	adds	r7, #20
 8017b92:	46bd      	mov	sp, r7
 8017b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017b98:	4770      	bx	lr

08017b9a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8017b9a:	b580      	push	{r7, lr}
 8017b9c:	b082      	sub	sp, #8
 8017b9e:	af00      	add	r7, sp, #0
 8017ba0:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8017ba2:	6878      	ldr	r0, [r7, #4]
 8017ba4:	f7ed fd04 	bl	80055b0 <HAL_Delay>
}
 8017ba8:	bf00      	nop
 8017baa:	3708      	adds	r7, #8
 8017bac:	46bd      	mov	sp, r7
 8017bae:	bd80      	pop	{r7, pc}

08017bb0 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017bb0:	b480      	push	{r7}
 8017bb2:	b085      	sub	sp, #20
 8017bb4:	af00      	add	r7, sp, #0
 8017bb6:	4603      	mov	r3, r0
 8017bb8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8017bba:	2300      	movs	r3, #0
 8017bbc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017bbe:	79fb      	ldrb	r3, [r7, #7]
 8017bc0:	2b03      	cmp	r3, #3
 8017bc2:	d817      	bhi.n	8017bf4 <USBH_Get_USB_Status+0x44>
 8017bc4:	a201      	add	r2, pc, #4	@ (adr r2, 8017bcc <USBH_Get_USB_Status+0x1c>)
 8017bc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017bca:	bf00      	nop
 8017bcc:	08017bdd 	.word	0x08017bdd
 8017bd0:	08017be3 	.word	0x08017be3
 8017bd4:	08017be9 	.word	0x08017be9
 8017bd8:	08017bef 	.word	0x08017bef
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8017bdc:	2300      	movs	r3, #0
 8017bde:	73fb      	strb	r3, [r7, #15]
    break;
 8017be0:	e00b      	b.n	8017bfa <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8017be2:	2302      	movs	r3, #2
 8017be4:	73fb      	strb	r3, [r7, #15]
    break;
 8017be6:	e008      	b.n	8017bfa <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8017be8:	2301      	movs	r3, #1
 8017bea:	73fb      	strb	r3, [r7, #15]
    break;
 8017bec:	e005      	b.n	8017bfa <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8017bee:	2302      	movs	r3, #2
 8017bf0:	73fb      	strb	r3, [r7, #15]
    break;
 8017bf2:	e002      	b.n	8017bfa <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8017bf4:	2302      	movs	r3, #2
 8017bf6:	73fb      	strb	r3, [r7, #15]
    break;
 8017bf8:	bf00      	nop
  }
  return usb_status;
 8017bfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8017bfc:	4618      	mov	r0, r3
 8017bfe:	3714      	adds	r7, #20
 8017c00:	46bd      	mov	sp, r7
 8017c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c06:	4770      	bx	lr

08017c08 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8017c08:	b580      	push	{r7, lr}
 8017c0a:	b084      	sub	sp, #16
 8017c0c:	af00      	add	r7, sp, #0
 8017c0e:	4603      	mov	r3, r0
 8017c10:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8017c12:	79fb      	ldrb	r3, [r7, #7]
 8017c14:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8017c16:	79fb      	ldrb	r3, [r7, #7]
 8017c18:	2b00      	cmp	r3, #0
 8017c1a:	d102      	bne.n	8017c22 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8017c1c:	2300      	movs	r3, #0
 8017c1e:	73fb      	strb	r3, [r7, #15]
 8017c20:	e001      	b.n	8017c26 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8017c22:	2301      	movs	r3, #1
 8017c24:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOD,GPIO_PIN_5,(GPIO_PinState)data);
 8017c26:	7bfb      	ldrb	r3, [r7, #15]
 8017c28:	461a      	mov	r2, r3
 8017c2a:	2120      	movs	r1, #32
 8017c2c:	4803      	ldr	r0, [pc, #12]	@ (8017c3c <MX_DriverVbusFS+0x34>)
 8017c2e:	f7ef fe2d 	bl	800788c <HAL_GPIO_WritePin>
}
 8017c32:	bf00      	nop
 8017c34:	3710      	adds	r7, #16
 8017c36:	46bd      	mov	sp, r7
 8017c38:	bd80      	pop	{r7, pc}
 8017c3a:	bf00      	nop
 8017c3c:	40020c00 	.word	0x40020c00

08017c40 <malloc>:
 8017c40:	4b02      	ldr	r3, [pc, #8]	@ (8017c4c <malloc+0xc>)
 8017c42:	4601      	mov	r1, r0
 8017c44:	6818      	ldr	r0, [r3, #0]
 8017c46:	f000 b82d 	b.w	8017ca4 <_malloc_r>
 8017c4a:	bf00      	nop
 8017c4c:	20012064 	.word	0x20012064

08017c50 <free>:
 8017c50:	4b02      	ldr	r3, [pc, #8]	@ (8017c5c <free+0xc>)
 8017c52:	4601      	mov	r1, r0
 8017c54:	6818      	ldr	r0, [r3, #0]
 8017c56:	f000 b903 	b.w	8017e60 <_free_r>
 8017c5a:	bf00      	nop
 8017c5c:	20012064 	.word	0x20012064

08017c60 <sbrk_aligned>:
 8017c60:	b570      	push	{r4, r5, r6, lr}
 8017c62:	4e0f      	ldr	r6, [pc, #60]	@ (8017ca0 <sbrk_aligned+0x40>)
 8017c64:	460c      	mov	r4, r1
 8017c66:	6831      	ldr	r1, [r6, #0]
 8017c68:	4605      	mov	r5, r0
 8017c6a:	b911      	cbnz	r1, 8017c72 <sbrk_aligned+0x12>
 8017c6c:	f000 f8ae 	bl	8017dcc <_sbrk_r>
 8017c70:	6030      	str	r0, [r6, #0]
 8017c72:	4621      	mov	r1, r4
 8017c74:	4628      	mov	r0, r5
 8017c76:	f000 f8a9 	bl	8017dcc <_sbrk_r>
 8017c7a:	1c43      	adds	r3, r0, #1
 8017c7c:	d103      	bne.n	8017c86 <sbrk_aligned+0x26>
 8017c7e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8017c82:	4620      	mov	r0, r4
 8017c84:	bd70      	pop	{r4, r5, r6, pc}
 8017c86:	1cc4      	adds	r4, r0, #3
 8017c88:	f024 0403 	bic.w	r4, r4, #3
 8017c8c:	42a0      	cmp	r0, r4
 8017c8e:	d0f8      	beq.n	8017c82 <sbrk_aligned+0x22>
 8017c90:	1a21      	subs	r1, r4, r0
 8017c92:	4628      	mov	r0, r5
 8017c94:	f000 f89a 	bl	8017dcc <_sbrk_r>
 8017c98:	3001      	adds	r0, #1
 8017c9a:	d1f2      	bne.n	8017c82 <sbrk_aligned+0x22>
 8017c9c:	e7ef      	b.n	8017c7e <sbrk_aligned+0x1e>
 8017c9e:	bf00      	nop
 8017ca0:	2001bbd0 	.word	0x2001bbd0

08017ca4 <_malloc_r>:
 8017ca4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017ca8:	1ccd      	adds	r5, r1, #3
 8017caa:	f025 0503 	bic.w	r5, r5, #3
 8017cae:	3508      	adds	r5, #8
 8017cb0:	2d0c      	cmp	r5, #12
 8017cb2:	bf38      	it	cc
 8017cb4:	250c      	movcc	r5, #12
 8017cb6:	2d00      	cmp	r5, #0
 8017cb8:	4606      	mov	r6, r0
 8017cba:	db01      	blt.n	8017cc0 <_malloc_r+0x1c>
 8017cbc:	42a9      	cmp	r1, r5
 8017cbe:	d904      	bls.n	8017cca <_malloc_r+0x26>
 8017cc0:	230c      	movs	r3, #12
 8017cc2:	6033      	str	r3, [r6, #0]
 8017cc4:	2000      	movs	r0, #0
 8017cc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8017cca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8017da0 <_malloc_r+0xfc>
 8017cce:	f000 f869 	bl	8017da4 <__malloc_lock>
 8017cd2:	f8d8 3000 	ldr.w	r3, [r8]
 8017cd6:	461c      	mov	r4, r3
 8017cd8:	bb44      	cbnz	r4, 8017d2c <_malloc_r+0x88>
 8017cda:	4629      	mov	r1, r5
 8017cdc:	4630      	mov	r0, r6
 8017cde:	f7ff ffbf 	bl	8017c60 <sbrk_aligned>
 8017ce2:	1c43      	adds	r3, r0, #1
 8017ce4:	4604      	mov	r4, r0
 8017ce6:	d158      	bne.n	8017d9a <_malloc_r+0xf6>
 8017ce8:	f8d8 4000 	ldr.w	r4, [r8]
 8017cec:	4627      	mov	r7, r4
 8017cee:	2f00      	cmp	r7, #0
 8017cf0:	d143      	bne.n	8017d7a <_malloc_r+0xd6>
 8017cf2:	2c00      	cmp	r4, #0
 8017cf4:	d04b      	beq.n	8017d8e <_malloc_r+0xea>
 8017cf6:	6823      	ldr	r3, [r4, #0]
 8017cf8:	4639      	mov	r1, r7
 8017cfa:	4630      	mov	r0, r6
 8017cfc:	eb04 0903 	add.w	r9, r4, r3
 8017d00:	f000 f864 	bl	8017dcc <_sbrk_r>
 8017d04:	4581      	cmp	r9, r0
 8017d06:	d142      	bne.n	8017d8e <_malloc_r+0xea>
 8017d08:	6821      	ldr	r1, [r4, #0]
 8017d0a:	1a6d      	subs	r5, r5, r1
 8017d0c:	4629      	mov	r1, r5
 8017d0e:	4630      	mov	r0, r6
 8017d10:	f7ff ffa6 	bl	8017c60 <sbrk_aligned>
 8017d14:	3001      	adds	r0, #1
 8017d16:	d03a      	beq.n	8017d8e <_malloc_r+0xea>
 8017d18:	6823      	ldr	r3, [r4, #0]
 8017d1a:	442b      	add	r3, r5
 8017d1c:	6023      	str	r3, [r4, #0]
 8017d1e:	f8d8 3000 	ldr.w	r3, [r8]
 8017d22:	685a      	ldr	r2, [r3, #4]
 8017d24:	bb62      	cbnz	r2, 8017d80 <_malloc_r+0xdc>
 8017d26:	f8c8 7000 	str.w	r7, [r8]
 8017d2a:	e00f      	b.n	8017d4c <_malloc_r+0xa8>
 8017d2c:	6822      	ldr	r2, [r4, #0]
 8017d2e:	1b52      	subs	r2, r2, r5
 8017d30:	d420      	bmi.n	8017d74 <_malloc_r+0xd0>
 8017d32:	2a0b      	cmp	r2, #11
 8017d34:	d917      	bls.n	8017d66 <_malloc_r+0xc2>
 8017d36:	1961      	adds	r1, r4, r5
 8017d38:	42a3      	cmp	r3, r4
 8017d3a:	6025      	str	r5, [r4, #0]
 8017d3c:	bf18      	it	ne
 8017d3e:	6059      	strne	r1, [r3, #4]
 8017d40:	6863      	ldr	r3, [r4, #4]
 8017d42:	bf08      	it	eq
 8017d44:	f8c8 1000 	streq.w	r1, [r8]
 8017d48:	5162      	str	r2, [r4, r5]
 8017d4a:	604b      	str	r3, [r1, #4]
 8017d4c:	4630      	mov	r0, r6
 8017d4e:	f000 f82f 	bl	8017db0 <__malloc_unlock>
 8017d52:	f104 000b 	add.w	r0, r4, #11
 8017d56:	1d23      	adds	r3, r4, #4
 8017d58:	f020 0007 	bic.w	r0, r0, #7
 8017d5c:	1ac2      	subs	r2, r0, r3
 8017d5e:	bf1c      	itt	ne
 8017d60:	1a1b      	subne	r3, r3, r0
 8017d62:	50a3      	strne	r3, [r4, r2]
 8017d64:	e7af      	b.n	8017cc6 <_malloc_r+0x22>
 8017d66:	6862      	ldr	r2, [r4, #4]
 8017d68:	42a3      	cmp	r3, r4
 8017d6a:	bf0c      	ite	eq
 8017d6c:	f8c8 2000 	streq.w	r2, [r8]
 8017d70:	605a      	strne	r2, [r3, #4]
 8017d72:	e7eb      	b.n	8017d4c <_malloc_r+0xa8>
 8017d74:	4623      	mov	r3, r4
 8017d76:	6864      	ldr	r4, [r4, #4]
 8017d78:	e7ae      	b.n	8017cd8 <_malloc_r+0x34>
 8017d7a:	463c      	mov	r4, r7
 8017d7c:	687f      	ldr	r7, [r7, #4]
 8017d7e:	e7b6      	b.n	8017cee <_malloc_r+0x4a>
 8017d80:	461a      	mov	r2, r3
 8017d82:	685b      	ldr	r3, [r3, #4]
 8017d84:	42a3      	cmp	r3, r4
 8017d86:	d1fb      	bne.n	8017d80 <_malloc_r+0xdc>
 8017d88:	2300      	movs	r3, #0
 8017d8a:	6053      	str	r3, [r2, #4]
 8017d8c:	e7de      	b.n	8017d4c <_malloc_r+0xa8>
 8017d8e:	230c      	movs	r3, #12
 8017d90:	6033      	str	r3, [r6, #0]
 8017d92:	4630      	mov	r0, r6
 8017d94:	f000 f80c 	bl	8017db0 <__malloc_unlock>
 8017d98:	e794      	b.n	8017cc4 <_malloc_r+0x20>
 8017d9a:	6005      	str	r5, [r0, #0]
 8017d9c:	e7d6      	b.n	8017d4c <_malloc_r+0xa8>
 8017d9e:	bf00      	nop
 8017da0:	2001bbd4 	.word	0x2001bbd4

08017da4 <__malloc_lock>:
 8017da4:	4801      	ldr	r0, [pc, #4]	@ (8017dac <__malloc_lock+0x8>)
 8017da6:	f000 b84b 	b.w	8017e40 <__retarget_lock_acquire_recursive>
 8017daa:	bf00      	nop
 8017dac:	2001bd14 	.word	0x2001bd14

08017db0 <__malloc_unlock>:
 8017db0:	4801      	ldr	r0, [pc, #4]	@ (8017db8 <__malloc_unlock+0x8>)
 8017db2:	f000 b846 	b.w	8017e42 <__retarget_lock_release_recursive>
 8017db6:	bf00      	nop
 8017db8:	2001bd14 	.word	0x2001bd14

08017dbc <memset>:
 8017dbc:	4402      	add	r2, r0
 8017dbe:	4603      	mov	r3, r0
 8017dc0:	4293      	cmp	r3, r2
 8017dc2:	d100      	bne.n	8017dc6 <memset+0xa>
 8017dc4:	4770      	bx	lr
 8017dc6:	f803 1b01 	strb.w	r1, [r3], #1
 8017dca:	e7f9      	b.n	8017dc0 <memset+0x4>

08017dcc <_sbrk_r>:
 8017dcc:	b538      	push	{r3, r4, r5, lr}
 8017dce:	4d06      	ldr	r5, [pc, #24]	@ (8017de8 <_sbrk_r+0x1c>)
 8017dd0:	2300      	movs	r3, #0
 8017dd2:	4604      	mov	r4, r0
 8017dd4:	4608      	mov	r0, r1
 8017dd6:	602b      	str	r3, [r5, #0]
 8017dd8:	f7eb f9ae 	bl	8003138 <_sbrk>
 8017ddc:	1c43      	adds	r3, r0, #1
 8017dde:	d102      	bne.n	8017de6 <_sbrk_r+0x1a>
 8017de0:	682b      	ldr	r3, [r5, #0]
 8017de2:	b103      	cbz	r3, 8017de6 <_sbrk_r+0x1a>
 8017de4:	6023      	str	r3, [r4, #0]
 8017de6:	bd38      	pop	{r3, r4, r5, pc}
 8017de8:	2001bd10 	.word	0x2001bd10

08017dec <__errno>:
 8017dec:	4b01      	ldr	r3, [pc, #4]	@ (8017df4 <__errno+0x8>)
 8017dee:	6818      	ldr	r0, [r3, #0]
 8017df0:	4770      	bx	lr
 8017df2:	bf00      	nop
 8017df4:	20012064 	.word	0x20012064

08017df8 <__libc_init_array>:
 8017df8:	b570      	push	{r4, r5, r6, lr}
 8017dfa:	4d0d      	ldr	r5, [pc, #52]	@ (8017e30 <__libc_init_array+0x38>)
 8017dfc:	4c0d      	ldr	r4, [pc, #52]	@ (8017e34 <__libc_init_array+0x3c>)
 8017dfe:	1b64      	subs	r4, r4, r5
 8017e00:	10a4      	asrs	r4, r4, #2
 8017e02:	2600      	movs	r6, #0
 8017e04:	42a6      	cmp	r6, r4
 8017e06:	d109      	bne.n	8017e1c <__libc_init_array+0x24>
 8017e08:	4d0b      	ldr	r5, [pc, #44]	@ (8017e38 <__libc_init_array+0x40>)
 8017e0a:	4c0c      	ldr	r4, [pc, #48]	@ (8017e3c <__libc_init_array+0x44>)
 8017e0c:	f000 f872 	bl	8017ef4 <_init>
 8017e10:	1b64      	subs	r4, r4, r5
 8017e12:	10a4      	asrs	r4, r4, #2
 8017e14:	2600      	movs	r6, #0
 8017e16:	42a6      	cmp	r6, r4
 8017e18:	d105      	bne.n	8017e26 <__libc_init_array+0x2e>
 8017e1a:	bd70      	pop	{r4, r5, r6, pc}
 8017e1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8017e20:	4798      	blx	r3
 8017e22:	3601      	adds	r6, #1
 8017e24:	e7ee      	b.n	8017e04 <__libc_init_array+0xc>
 8017e26:	f855 3b04 	ldr.w	r3, [r5], #4
 8017e2a:	4798      	blx	r3
 8017e2c:	3601      	adds	r6, #1
 8017e2e:	e7f2      	b.n	8017e16 <__libc_init_array+0x1e>
 8017e30:	08017fc4 	.word	0x08017fc4
 8017e34:	08017fc4 	.word	0x08017fc4
 8017e38:	08017fc4 	.word	0x08017fc4
 8017e3c:	08017fc8 	.word	0x08017fc8

08017e40 <__retarget_lock_acquire_recursive>:
 8017e40:	4770      	bx	lr

08017e42 <__retarget_lock_release_recursive>:
 8017e42:	4770      	bx	lr

08017e44 <memcpy>:
 8017e44:	440a      	add	r2, r1
 8017e46:	4291      	cmp	r1, r2
 8017e48:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8017e4c:	d100      	bne.n	8017e50 <memcpy+0xc>
 8017e4e:	4770      	bx	lr
 8017e50:	b510      	push	{r4, lr}
 8017e52:	f811 4b01 	ldrb.w	r4, [r1], #1
 8017e56:	f803 4f01 	strb.w	r4, [r3, #1]!
 8017e5a:	4291      	cmp	r1, r2
 8017e5c:	d1f9      	bne.n	8017e52 <memcpy+0xe>
 8017e5e:	bd10      	pop	{r4, pc}

08017e60 <_free_r>:
 8017e60:	b538      	push	{r3, r4, r5, lr}
 8017e62:	4605      	mov	r5, r0
 8017e64:	2900      	cmp	r1, #0
 8017e66:	d041      	beq.n	8017eec <_free_r+0x8c>
 8017e68:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017e6c:	1f0c      	subs	r4, r1, #4
 8017e6e:	2b00      	cmp	r3, #0
 8017e70:	bfb8      	it	lt
 8017e72:	18e4      	addlt	r4, r4, r3
 8017e74:	f7ff ff96 	bl	8017da4 <__malloc_lock>
 8017e78:	4a1d      	ldr	r2, [pc, #116]	@ (8017ef0 <_free_r+0x90>)
 8017e7a:	6813      	ldr	r3, [r2, #0]
 8017e7c:	b933      	cbnz	r3, 8017e8c <_free_r+0x2c>
 8017e7e:	6063      	str	r3, [r4, #4]
 8017e80:	6014      	str	r4, [r2, #0]
 8017e82:	4628      	mov	r0, r5
 8017e84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017e88:	f7ff bf92 	b.w	8017db0 <__malloc_unlock>
 8017e8c:	42a3      	cmp	r3, r4
 8017e8e:	d908      	bls.n	8017ea2 <_free_r+0x42>
 8017e90:	6820      	ldr	r0, [r4, #0]
 8017e92:	1821      	adds	r1, r4, r0
 8017e94:	428b      	cmp	r3, r1
 8017e96:	bf01      	itttt	eq
 8017e98:	6819      	ldreq	r1, [r3, #0]
 8017e9a:	685b      	ldreq	r3, [r3, #4]
 8017e9c:	1809      	addeq	r1, r1, r0
 8017e9e:	6021      	streq	r1, [r4, #0]
 8017ea0:	e7ed      	b.n	8017e7e <_free_r+0x1e>
 8017ea2:	461a      	mov	r2, r3
 8017ea4:	685b      	ldr	r3, [r3, #4]
 8017ea6:	b10b      	cbz	r3, 8017eac <_free_r+0x4c>
 8017ea8:	42a3      	cmp	r3, r4
 8017eaa:	d9fa      	bls.n	8017ea2 <_free_r+0x42>
 8017eac:	6811      	ldr	r1, [r2, #0]
 8017eae:	1850      	adds	r0, r2, r1
 8017eb0:	42a0      	cmp	r0, r4
 8017eb2:	d10b      	bne.n	8017ecc <_free_r+0x6c>
 8017eb4:	6820      	ldr	r0, [r4, #0]
 8017eb6:	4401      	add	r1, r0
 8017eb8:	1850      	adds	r0, r2, r1
 8017eba:	4283      	cmp	r3, r0
 8017ebc:	6011      	str	r1, [r2, #0]
 8017ebe:	d1e0      	bne.n	8017e82 <_free_r+0x22>
 8017ec0:	6818      	ldr	r0, [r3, #0]
 8017ec2:	685b      	ldr	r3, [r3, #4]
 8017ec4:	6053      	str	r3, [r2, #4]
 8017ec6:	4408      	add	r0, r1
 8017ec8:	6010      	str	r0, [r2, #0]
 8017eca:	e7da      	b.n	8017e82 <_free_r+0x22>
 8017ecc:	d902      	bls.n	8017ed4 <_free_r+0x74>
 8017ece:	230c      	movs	r3, #12
 8017ed0:	602b      	str	r3, [r5, #0]
 8017ed2:	e7d6      	b.n	8017e82 <_free_r+0x22>
 8017ed4:	6820      	ldr	r0, [r4, #0]
 8017ed6:	1821      	adds	r1, r4, r0
 8017ed8:	428b      	cmp	r3, r1
 8017eda:	bf04      	itt	eq
 8017edc:	6819      	ldreq	r1, [r3, #0]
 8017ede:	685b      	ldreq	r3, [r3, #4]
 8017ee0:	6063      	str	r3, [r4, #4]
 8017ee2:	bf04      	itt	eq
 8017ee4:	1809      	addeq	r1, r1, r0
 8017ee6:	6021      	streq	r1, [r4, #0]
 8017ee8:	6054      	str	r4, [r2, #4]
 8017eea:	e7ca      	b.n	8017e82 <_free_r+0x22>
 8017eec:	bd38      	pop	{r3, r4, r5, pc}
 8017eee:	bf00      	nop
 8017ef0:	2001bbd4 	.word	0x2001bbd4

08017ef4 <_init>:
 8017ef4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017ef6:	bf00      	nop
 8017ef8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017efa:	bc08      	pop	{r3}
 8017efc:	469e      	mov	lr, r3
 8017efe:	4770      	bx	lr

08017f00 <_fini>:
 8017f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017f02:	bf00      	nop
 8017f04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017f06:	bc08      	pop	{r3}
 8017f08:	469e      	mov	lr, r3
 8017f0a:	4770      	bx	lr
