/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [24:0] _01_;
  wire [25:0] celloutsig_0_0z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_14z;
  wire [21:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [5:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  reg [4:0] celloutsig_1_13z;
  wire [24:0] celloutsig_1_15z;
  wire [18:0] celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [12:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_11z = ~(celloutsig_1_6z & in_data[113]);
  assign celloutsig_1_1z = in_data[164] | ~(in_data[107]);
  assign celloutsig_0_6z = ~(_00_ ^ celloutsig_0_4z[8]);
  assign celloutsig_0_21z = ~(celloutsig_0_11z[1] ^ celloutsig_0_19z[0]);
  assign celloutsig_1_15z = in_data[132:108] + { celloutsig_1_8z[1:0], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_8z };
  assign celloutsig_0_18z = celloutsig_0_4z[8:1] + { celloutsig_0_0z[24:21], celloutsig_0_7z };
  reg [24:0] _08_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _08_ <= 25'h0000000;
    else _08_ <= celloutsig_0_0z[25:1];
  assign { _01_[24], _00_, _01_[22:0] } = _08_;
  assign celloutsig_0_14z = celloutsig_0_9z[13:6] === { _01_[0], celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_5z = { celloutsig_0_4z[8:7], celloutsig_0_3z } > celloutsig_0_2z[5:1];
  assign celloutsig_0_20z = ! celloutsig_0_2z[4:0];
  assign celloutsig_1_3z = ! { in_data[121:112], celloutsig_1_1z };
  assign celloutsig_0_8z = { celloutsig_0_0z[21:2], celloutsig_0_6z, celloutsig_0_3z } < { in_data[65:57], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_1_6z = celloutsig_1_1z & ~(celloutsig_1_0z[7]);
  assign celloutsig_0_19z = celloutsig_0_17z[19:14] % { 1'h1, celloutsig_0_18z[6:3], celloutsig_0_5z };
  assign celloutsig_1_19z = { celloutsig_1_0z[5:0], celloutsig_1_5z, celloutsig_1_4z } * { celloutsig_1_15z[17:8], celloutsig_1_4z };
  assign celloutsig_1_0z = in_data[160:148] * in_data[140:128];
  assign celloutsig_1_5z = { celloutsig_1_0z[6:4], celloutsig_1_3z } * celloutsig_1_2z[4:1];
  assign celloutsig_1_18z = celloutsig_1_0z[1] ? { in_data[171:158], celloutsig_1_13z } : { in_data[141:124], celloutsig_1_6z };
  assign celloutsig_0_4z = in_data[15] ? { celloutsig_0_0z[5:1], celloutsig_0_2z } : celloutsig_0_0z[20:10];
  assign celloutsig_1_2z = celloutsig_1_1z ? celloutsig_1_0z[11:2] : in_data[142:133];
  assign celloutsig_0_2z = in_data[5] ? celloutsig_0_0z[13:8] : in_data[13:8];
  assign celloutsig_0_0z = ~ in_data[82:57];
  assign celloutsig_0_11z = ~ celloutsig_0_9z[9:3];
  assign celloutsig_1_4z = ^ { celloutsig_1_2z[5:2], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_3z = _01_[15:13] << _01_[20:18];
  assign celloutsig_0_9z = in_data[47:33] << { in_data[66:53], celloutsig_0_6z };
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_1z } << { celloutsig_1_0z[12:1], celloutsig_1_6z };
  assign celloutsig_1_8z = { celloutsig_1_2z[3:1], celloutsig_1_6z } >>> celloutsig_1_0z[7:4];
  assign celloutsig_0_7z = in_data[80:77] ~^ celloutsig_0_2z[3:0];
  assign celloutsig_0_17z = in_data[88:67] ~^ { _00_, _01_[22:3], celloutsig_0_14z };
  always_latch
    if (clkin_data[32]) celloutsig_1_13z = 5'h00;
    else if (clkin_data[64]) celloutsig_1_13z = { celloutsig_1_7z[8:5], celloutsig_1_11z };
  assign _01_[23] = _00_;
  assign { out_data[146:128], out_data[106:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
