zero (apart from a small leakage current ICE 0). Hence there would be no voltage drop in either RC or RE , and
practically all of VCC would appear across the transistor. That is, under cut-off conditions,