// Seed: 1648659472
module module_0 (
    output wor id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri0 id_3
);
  wire id_5 = id_5;
endmodule
module module_1 (
    input  tri1  id_0,
    output wor   id_1,
    output wire  id_2,
    input  tri1  id_3,
    input  uwire id_4,
    input  tri1  id_5,
    input  tri   id_6
);
  wire id_8;
  nand (id_1, id_5, id_3, id_8, id_6, id_4);
  module_0(
      id_2, id_2, id_5, id_0
  );
endmodule
module module_2 (
    input supply1 id_0,
    output tri id_1,
    input wire id_2,
    input supply0 id_3,
    input supply0 id_4,
    input supply0 id_5
);
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_2, id_3
  );
endmodule
