===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 32.4107 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.2836 (  7.4%)    4.2836 ( 13.2%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.3364 (  5.7%)    3.3364 ( 10.3%)    Parse modules
    0.8975 (  1.5%)    0.8975 (  2.8%)    Verify circuit
   51.2002 ( 88.1%)   26.4108 ( 81.5%)  'firrtl.circuit' Pipeline
    0.8692 (  1.5%)    0.8692 (  2.7%)    LowerFIRRTLAnnotations
    4.0083 (  6.9%)    2.1819 (  6.7%)    'firrtl.module' Pipeline
    1.2885 (  2.2%)    0.6990 (  2.2%)      DropName
    2.7197 (  4.7%)    1.4829 (  4.6%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1559 (  0.3%)    0.0863 (  0.3%)    'firrtl.module' Pipeline
    0.1558 (  0.3%)    0.0863 (  0.3%)      LowerCHIRRTLPass
    0.2775 (  0.5%)    0.2775 (  0.9%)    InferWidths
    0.8584 (  1.5%)    0.8584 (  2.6%)    MemToRegOfVec
    1.4258 (  2.5%)    1.4258 (  4.4%)    InferResets
    0.1626 (  0.3%)    0.1626 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.2528 (  0.4%)    0.2528 (  0.8%)    WireDFT
    1.2499 (  2.1%)    0.6850 (  2.1%)    'firrtl.module' Pipeline
    1.2499 (  2.1%)    0.6850 (  2.1%)      FlattenMemory
    1.3762 (  2.4%)    1.3762 (  4.2%)    LowerFIRRTLTypes
    5.9066 ( 10.2%)    3.2081 (  9.9%)    'firrtl.module' Pipeline
    4.5286 (  7.8%)    2.4174 (  7.5%)      ExpandWhens
    1.3771 (  2.4%)    0.7903 (  2.4%)      SFCCompat
    1.9149 (  3.3%)    1.9149 (  5.9%)    Inliner
    1.6098 (  2.8%)    0.8693 (  2.7%)    'firrtl.module' Pipeline
    1.6097 (  2.8%)    0.8693 (  2.7%)      RandomizeRegisterInit
    1.3204 (  2.3%)    1.3204 (  4.1%)    CheckCombCycles
    0.3021 (  0.5%)    0.3021 (  0.9%)      (A) circt::firrtl::InstanceGraph
    8.4298 ( 14.5%)    4.6924 ( 14.5%)    'firrtl.module' Pipeline
    8.0263 ( 13.8%)    4.4599 ( 13.8%)      Canonicalizer
    0.4035 (  0.7%)    0.2325 (  0.7%)      InferReadWrite
    0.1841 (  0.3%)    0.1841 (  0.6%)    PrefixModules
    0.0735 (  0.1%)    0.0735 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.9505 (  1.6%)    0.9505 (  2.9%)    IMConstProp
    0.0578 (  0.1%)    0.0578 (  0.2%)    AddSeqMemPorts
    0.0578 (  0.1%)    0.0578 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.2147 (  0.4%)    0.2147 (  0.7%)    CreateSiFiveMetadata
    0.0309 (  0.1%)    0.0309 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0196 (  0.0%)    0.0196 (  0.1%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.3290 (  0.6%)    0.3290 (  1.0%)    SymbolDCE
    0.0591 (  0.1%)    0.0591 (  0.2%)    BlackBoxReader
    0.0591 (  0.1%)    0.0591 (  0.2%)      (A) circt::firrtl::InstanceGraph
    3.4290 (  5.9%)    1.8021 (  5.6%)    'firrtl.module' Pipeline
    0.2819 (  0.5%)    0.1474 (  0.5%)      DropName
    3.1471 (  5.4%)    1.6546 (  5.1%)      Canonicalizer
    0.7766 (  1.3%)    0.7766 (  2.4%)    IMDeadCodeElim
    0.0603 (  0.1%)    0.0603 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0237 (  0.0%)    0.0237 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1403 (  0.2%)    0.1403 (  0.4%)    LowerXMR
    0.0163 (  0.0%)    0.0163 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.4029 (  0.7%)    0.4029 (  1.2%)  LowerFIRRTLToHW
    0.0149 (  0.0%)    0.0149 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.4133 (  0.7%)    0.3815 (  1.2%)  'hw.module' Pipeline
    0.1375 (  0.2%)    0.1262 (  0.4%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1703 (  0.3%)    0.1543 (  0.5%)    Canonicalizer
    0.0584 (  0.1%)    0.0556 (  0.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0470 (  0.1%)    0.0454 (  0.1%)    LowerSeqFIRRTLToSV
    0.0935 (  0.2%)    0.0935 (  0.3%)  HWMemSimImpl
    0.3056 (  0.5%)    0.2611 (  0.8%)  'hw.module' Pipeline
    0.0978 (  0.2%)    0.0842 (  0.3%)    CSE
    0.0007 (  0.0%)    0.0004 (  0.0%)      (A) DominanceInfo
    0.1320 (  0.2%)    0.1162 (  0.4%)    Canonicalizer
    0.0565 (  0.1%)    0.0488 (  0.2%)    CSE
    0.0006 (  0.0%)    0.0003 (  0.0%)      (A) DominanceInfo
    0.0131 (  0.0%)    0.0088 (  0.0%)    HWCleanup
    0.0720 (  0.1%)    0.0576 (  0.2%)  'hw.module' Pipeline
    0.0067 (  0.0%)    0.0046 (  0.0%)    HWLegalizeModules
    0.0605 (  0.1%)    0.0507 (  0.2%)    PrettifyVerilog
    0.0576 (  0.1%)    0.0576 (  0.2%)  StripDebugInfoWithPred
    0.4243 (  0.7%)    0.4243 (  1.3%)  ExportVerilog
    0.2857 (  0.5%)    0.1383 (  0.4%)  'builtin.module' Pipeline
    0.1474 (  0.3%)    0.1248 (  0.4%)    'hw.module' Pipeline
    0.1456 (  0.3%)    0.1239 (  0.4%)      PrepareForEmission
   -0.1298 ( -0.2%)   -0.1298 ( -0.4%)  Rest
   58.1383 (100.0%)   32.4107 (100.0%)  Total

{
  totalTime: 32.456,
  maxMemory: 1048481792
}
