
Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a198  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000514  0800a328  0800a328  0001a328  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a83c  0800a83c  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800a83c  0800a83c  0001a83c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a844  0800a844  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a844  0800a844  0001a844  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a848  0800a848  0001a848  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800a84c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000032c  200001e8  0800aa34  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000514  0800aa34  00020514  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ab4f  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000390c  00000000  00000000  0003ad67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001670  00000000  00000000  0003e678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000014b0  00000000  00000000  0003fce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025a04  00000000  00000000  00041198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d193  00000000  00000000  00066b9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000deb7d  00000000  00000000  00083d2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001628ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006ea4  00000000  00000000  001628fc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e8 	.word	0x200001e8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a310 	.word	0x0800a310

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001ec 	.word	0x200001ec
 80001cc:	0800a310 	.word	0x0800a310

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b974 	b.w	8000f48 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468e      	mov	lr, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14d      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4694      	mov	ip, r2
 8000c8a:	d969      	bls.n	8000d60 <__udivmoddi4+0xe8>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b152      	cbz	r2, 8000ca8 <__udivmoddi4+0x30>
 8000c92:	fa01 f302 	lsl.w	r3, r1, r2
 8000c96:	f1c2 0120 	rsb	r1, r2, #32
 8000c9a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c9e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ca6:	4094      	lsls	r4, r2
 8000ca8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cac:	0c21      	lsrs	r1, r4, #16
 8000cae:	fbbe f6f8 	udiv	r6, lr, r8
 8000cb2:	fa1f f78c 	uxth.w	r7, ip
 8000cb6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cbe:	fb06 f107 	mul.w	r1, r6, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cce:	f080 811f 	bcs.w	8000f10 <__udivmoddi4+0x298>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 811c 	bls.w	8000f10 <__udivmoddi4+0x298>
 8000cd8:	3e02      	subs	r6, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a5b      	subs	r3, r3, r1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cec:	fb00 f707 	mul.w	r7, r0, r7
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x92>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	f080 810a 	bcs.w	8000f14 <__udivmoddi4+0x29c>
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	f240 8107 	bls.w	8000f14 <__udivmoddi4+0x29c>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d0e:	1be4      	subs	r4, r4, r7
 8000d10:	2600      	movs	r6, #0
 8000d12:	b11d      	cbz	r5, 8000d1c <__udivmoddi4+0xa4>
 8000d14:	40d4      	lsrs	r4, r2
 8000d16:	2300      	movs	r3, #0
 8000d18:	e9c5 4300 	strd	r4, r3, [r5]
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0xc2>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	f000 80ef 	beq.w	8000f0a <__udivmoddi4+0x292>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d32:	4630      	mov	r0, r6
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	fab3 f683 	clz	r6, r3
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d14a      	bne.n	8000dd8 <__udivmoddi4+0x160>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xd4>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80f9 	bhi.w	8000f3e <__udivmoddi4+0x2c6>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	469e      	mov	lr, r3
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d0e0      	beq.n	8000d1c <__udivmoddi4+0xa4>
 8000d5a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d5e:	e7dd      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000d60:	b902      	cbnz	r2, 8000d64 <__udivmoddi4+0xec>
 8000d62:	deff      	udf	#255	; 0xff
 8000d64:	fab2 f282 	clz	r2, r2
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f040 8092 	bne.w	8000e92 <__udivmoddi4+0x21a>
 8000d6e:	eba1 010c 	sub.w	r1, r1, ip
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f fe8c 	uxth.w	lr, ip
 8000d7a:	2601      	movs	r6, #1
 8000d7c:	0c20      	lsrs	r0, r4, #16
 8000d7e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d82:	fb07 1113 	mls	r1, r7, r3, r1
 8000d86:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8a:	fb0e f003 	mul.w	r0, lr, r3
 8000d8e:	4288      	cmp	r0, r1
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x12c>
 8000d92:	eb1c 0101 	adds.w	r1, ip, r1
 8000d96:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x12a>
 8000d9c:	4288      	cmp	r0, r1
 8000d9e:	f200 80cb 	bhi.w	8000f38 <__udivmoddi4+0x2c0>
 8000da2:	4643      	mov	r3, r8
 8000da4:	1a09      	subs	r1, r1, r0
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dac:	fb07 1110 	mls	r1, r7, r0, r1
 8000db0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000db4:	fb0e fe00 	mul.w	lr, lr, r0
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d908      	bls.n	8000dce <__udivmoddi4+0x156>
 8000dbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dc4:	d202      	bcs.n	8000dcc <__udivmoddi4+0x154>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f200 80bb 	bhi.w	8000f42 <__udivmoddi4+0x2ca>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dd6:	e79c      	b.n	8000d12 <__udivmoddi4+0x9a>
 8000dd8:	f1c6 0720 	rsb	r7, r6, #32
 8000ddc:	40b3      	lsls	r3, r6
 8000dde:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000de6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dea:	fa01 f306 	lsl.w	r3, r1, r6
 8000dee:	431c      	orrs	r4, r3
 8000df0:	40f9      	lsrs	r1, r7
 8000df2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dfa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dfe:	0c20      	lsrs	r0, r4, #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fb09 1118 	mls	r1, r9, r8, r1
 8000e08:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e10:	4288      	cmp	r0, r1
 8000e12:	fa02 f206 	lsl.w	r2, r2, r6
 8000e16:	d90b      	bls.n	8000e30 <__udivmoddi4+0x1b8>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e20:	f080 8088 	bcs.w	8000f34 <__udivmoddi4+0x2bc>
 8000e24:	4288      	cmp	r0, r1
 8000e26:	f240 8085 	bls.w	8000f34 <__udivmoddi4+0x2bc>
 8000e2a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e38:	fb09 1110 	mls	r1, r9, r0, r1
 8000e3c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e40:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e44:	458e      	cmp	lr, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1e2>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e50:	d26c      	bcs.n	8000f2c <__udivmoddi4+0x2b4>
 8000e52:	458e      	cmp	lr, r1
 8000e54:	d96a      	bls.n	8000f2c <__udivmoddi4+0x2b4>
 8000e56:	3802      	subs	r0, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e5e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e62:	eba1 010e 	sub.w	r1, r1, lr
 8000e66:	42a1      	cmp	r1, r4
 8000e68:	46c8      	mov	r8, r9
 8000e6a:	46a6      	mov	lr, r4
 8000e6c:	d356      	bcc.n	8000f1c <__udivmoddi4+0x2a4>
 8000e6e:	d053      	beq.n	8000f18 <__udivmoddi4+0x2a0>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x212>
 8000e72:	ebb3 0208 	subs.w	r2, r3, r8
 8000e76:	eb61 010e 	sbc.w	r1, r1, lr
 8000e7a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e7e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e82:	40f1      	lsrs	r1, r6
 8000e84:	431f      	orrs	r7, r3
 8000e86:	e9c5 7100 	strd	r7, r1, [r5]
 8000e8a:	2600      	movs	r6, #0
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	f1c2 0320 	rsb	r3, r2, #32
 8000e96:	40d8      	lsrs	r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea0:	4091      	lsls	r1, r2
 8000ea2:	4301      	orrs	r1, r0
 8000ea4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea8:	fa1f fe8c 	uxth.w	lr, ip
 8000eac:	fbb3 f0f7 	udiv	r0, r3, r7
 8000eb0:	fb07 3610 	mls	r6, r7, r0, r3
 8000eb4:	0c0b      	lsrs	r3, r1, #16
 8000eb6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eba:	fb00 f60e 	mul.w	r6, r0, lr
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x260>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ece:	d22f      	bcs.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed0:	429e      	cmp	r6, r3
 8000ed2:	d92d      	bls.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1b9b      	subs	r3, r3, r6
 8000eda:	b289      	uxth	r1, r1
 8000edc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ee0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ee4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eec:	428b      	cmp	r3, r1
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x28a>
 8000ef0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ef8:	d216      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d914      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000efe:	3e02      	subs	r6, #2
 8000f00:	4461      	add	r1, ip
 8000f02:	1ac9      	subs	r1, r1, r3
 8000f04:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f08:	e738      	b.n	8000d7c <__udivmoddi4+0x104>
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e705      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e3      	b.n	8000cdc <__udivmoddi4+0x64>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6f8      	b.n	8000d0a <__udivmoddi4+0x92>
 8000f18:	454b      	cmp	r3, r9
 8000f1a:	d2a9      	bcs.n	8000e70 <__udivmoddi4+0x1f8>
 8000f1c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f20:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7a3      	b.n	8000e70 <__udivmoddi4+0x1f8>
 8000f28:	4646      	mov	r6, r8
 8000f2a:	e7ea      	b.n	8000f02 <__udivmoddi4+0x28a>
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	e794      	b.n	8000e5a <__udivmoddi4+0x1e2>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7d1      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f34:	46d0      	mov	r8, sl
 8000f36:	e77b      	b.n	8000e30 <__udivmoddi4+0x1b8>
 8000f38:	3b02      	subs	r3, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	e732      	b.n	8000da4 <__udivmoddi4+0x12c>
 8000f3e:	4630      	mov	r0, r6
 8000f40:	e709      	b.n	8000d56 <__udivmoddi4+0xde>
 8000f42:	4464      	add	r4, ip
 8000f44:	3802      	subs	r0, #2
 8000f46:	e742      	b.n	8000dce <__udivmoddi4+0x156>

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop
 8000f4c:	0000      	movs	r0, r0
	...

08000f50 <analogDeviceReadDMA>:
#include "gpio.h"
	/*Moje include'y*/
	#include "stdio.h"
	#include "globalVars.h"

	void analogDeviceReadDMA(){
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b086      	sub	sp, #24
 8000f54:	af02      	add	r7, sp, #8

		/*Warto analogowa jest odwrotnie proporcjonalna do procentowego wskanika wilgotnoci, im wiksze napicie tym mniejsza wilgo gleby*/

		HAL_ADC_Start_DMA(&hadc1, ADC_VAL, 8);		 	//Odczyt poprzez DMA ze wszystkich kanaw ADC
 8000f56:	2208      	movs	r2, #8
 8000f58:	4975      	ldr	r1, [pc, #468]	; (8001130 <analogDeviceReadDMA+0x1e0>)
 8000f5a:	4876      	ldr	r0, [pc, #472]	; (8001134 <analogDeviceReadDMA+0x1e4>)
 8000f5c:	f001 ffaa 	bl	8002eb4 <HAL_ADC_Start_DMA>
		delay_us(1000);							    	 //Bez tego delaya si rozlatuje odczyt przez zbyt ma ilo czasu na prbkowanie sygnau analogowego
 8000f60:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f64:	f001 fb36 	bl	80025d4 <delay_us>
		HAL_ADC_Stop_DMA(&hadc1); 				     	//Zatrzymaj odczyt ADC przez DMA
 8000f68:	4872      	ldr	r0, [pc, #456]	; (8001134 <analogDeviceReadDMA+0x1e4>)
 8000f6a:	f002 f827 	bl	8002fbc <HAL_ADC_Stop_DMA>

		/*Wzory z datasheetu czujnika SHT30 Temperature & Humidity Sensor V1.0*/
		Temperature =  -66.875 + (72.917 * ((float)ADC_VAL[0] / 4095 * 3.3));  // T =  -66.875 + (72.917 * Vin)
 8000f6e:	4b70      	ldr	r3, [pc, #448]	; (8001130 <analogDeviceReadDMA+0x1e0>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	ee07 3a90 	vmov	s15, r3
 8000f76:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000f7a:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 8001138 <analogDeviceReadDMA+0x1e8>
 8000f7e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000f82:	ee16 0a90 	vmov	r0, s13
 8000f86:	f7ff fadf 	bl	8000548 <__aeabi_f2d>
 8000f8a:	a361      	add	r3, pc, #388	; (adr r3, 8001110 <analogDeviceReadDMA+0x1c0>)
 8000f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f90:	f7ff fb32 	bl	80005f8 <__aeabi_dmul>
 8000f94:	4602      	mov	r2, r0
 8000f96:	460b      	mov	r3, r1
 8000f98:	4610      	mov	r0, r2
 8000f9a:	4619      	mov	r1, r3
 8000f9c:	a35e      	add	r3, pc, #376	; (adr r3, 8001118 <analogDeviceReadDMA+0x1c8>)
 8000f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fa2:	f7ff fb29 	bl	80005f8 <__aeabi_dmul>
 8000fa6:	4602      	mov	r2, r0
 8000fa8:	460b      	mov	r3, r1
 8000faa:	4610      	mov	r0, r2
 8000fac:	4619      	mov	r1, r3
 8000fae:	a35c      	add	r3, pc, #368	; (adr r3, 8001120 <analogDeviceReadDMA+0x1d0>)
 8000fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fb4:	f7ff f968 	bl	8000288 <__aeabi_dsub>
 8000fb8:	4602      	mov	r2, r0
 8000fba:	460b      	mov	r3, r1
 8000fbc:	4610      	mov	r0, r2
 8000fbe:	4619      	mov	r1, r3
 8000fc0:	f7ff fdf2 	bl	8000ba8 <__aeabi_d2f>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	4a5d      	ldr	r2, [pc, #372]	; (800113c <analogDeviceReadDMA+0x1ec>)
 8000fc8:	6013      	str	r3, [r2, #0]
		Humidity = -12.5 + (41.667 * ((float)ADC_VAL[1] / 4095 * 3.3));  // H = -12.5 + (41.667 * Vin)
 8000fca:	4b59      	ldr	r3, [pc, #356]	; (8001130 <analogDeviceReadDMA+0x1e0>)
 8000fcc:	685b      	ldr	r3, [r3, #4]
 8000fce:	ee07 3a90 	vmov	s15, r3
 8000fd2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fd6:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8001138 <analogDeviceReadDMA+0x1e8>
 8000fda:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8000fde:	ee16 0a90 	vmov	r0, s13
 8000fe2:	f7ff fab1 	bl	8000548 <__aeabi_f2d>
 8000fe6:	a34a      	add	r3, pc, #296	; (adr r3, 8001110 <analogDeviceReadDMA+0x1c0>)
 8000fe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fec:	f7ff fb04 	bl	80005f8 <__aeabi_dmul>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	460b      	mov	r3, r1
 8000ff4:	4610      	mov	r0, r2
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	a34b      	add	r3, pc, #300	; (adr r3, 8001128 <analogDeviceReadDMA+0x1d8>)
 8000ffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ffe:	f7ff fafb 	bl	80005f8 <__aeabi_dmul>
 8001002:	4602      	mov	r2, r0
 8001004:	460b      	mov	r3, r1
 8001006:	4610      	mov	r0, r2
 8001008:	4619      	mov	r1, r3
 800100a:	f04f 0200 	mov.w	r2, #0
 800100e:	4b4c      	ldr	r3, [pc, #304]	; (8001140 <analogDeviceReadDMA+0x1f0>)
 8001010:	f7ff f93a 	bl	8000288 <__aeabi_dsub>
 8001014:	4602      	mov	r2, r0
 8001016:	460b      	mov	r3, r1
 8001018:	4610      	mov	r0, r2
 800101a:	4619      	mov	r1, r3
 800101c:	f7ff fdc4 	bl	8000ba8 <__aeabi_d2f>
 8001020:	4603      	mov	r3, r0
 8001022:	4a48      	ldr	r2, [pc, #288]	; (8001144 <analogDeviceReadDMA+0x1f4>)
 8001024:	6013      	str	r3, [r2, #0]

		/*Przeskalowanie na procenty (wczeniej test czujnika jak nisko moe zej analogowa warto w przypadku maksymalnie wilgotnej gleby)*/
		for(int i = 0; i<6; i++){
 8001026:	2300      	movs	r3, #0
 8001028:	60fb      	str	r3, [r7, #12]
 800102a:	e042      	b.n	80010b2 <analogDeviceReadDMA+0x162>

			moisture_percentage[i] = 100-(map(ADC_VAL[i+2], 2100, 3100, 0, 100));   // +2 bo od trzeciego kanau dopiero zczytujemy wilgotno gleby. Wersja dla czujnikw bez rezystora 1MOhm
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	3302      	adds	r3, #2
 8001030:	4a3f      	ldr	r2, [pc, #252]	; (8001130 <analogDeviceReadDMA+0x1e0>)
 8001032:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001036:	b298      	uxth	r0, r3
 8001038:	2364      	movs	r3, #100	; 0x64
 800103a:	9300      	str	r3, [sp, #0]
 800103c:	2300      	movs	r3, #0
 800103e:	f640 421c 	movw	r2, #3100	; 0xc1c
 8001042:	f640 0134 	movw	r1, #2100	; 0x834
 8001046:	f001 faf3 	bl	8002630 <map>
 800104a:	eef0 7a40 	vmov.f32	s15, s0
 800104e:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8001148 <analogDeviceReadDMA+0x1f8>
 8001052:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001056:	4a3d      	ldr	r2, [pc, #244]	; (800114c <analogDeviceReadDMA+0x1fc>)
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	009b      	lsls	r3, r3, #2
 800105c:	4413      	add	r3, r2
 800105e:	edc3 7a00 	vstr	s15, [r3]
//			moisture_percentage[i] = 100-(map(ADC_VAL[i+2], 1900, 2800, 0, 100));   // dla czujnikw z rezystorem 1MOhm

			if (moisture_percentage[i]>100){moisture_percentage[i] = 100;} 			//Wyrwnaj drobne fluktuacje do 100 lub 0 %, eby nie pokazywao ujemnych wartoci lub wikszych jak 100
 8001062:	4a3a      	ldr	r2, [pc, #232]	; (800114c <analogDeviceReadDMA+0x1fc>)
 8001064:	68fb      	ldr	r3, [r7, #12]
 8001066:	009b      	lsls	r3, r3, #2
 8001068:	4413      	add	r3, r2
 800106a:	edd3 7a00 	vldr	s15, [r3]
 800106e:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8001148 <analogDeviceReadDMA+0x1f8>
 8001072:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800107a:	dd05      	ble.n	8001088 <analogDeviceReadDMA+0x138>
 800107c:	4a33      	ldr	r2, [pc, #204]	; (800114c <analogDeviceReadDMA+0x1fc>)
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	009b      	lsls	r3, r3, #2
 8001082:	4413      	add	r3, r2
 8001084:	4a32      	ldr	r2, [pc, #200]	; (8001150 <analogDeviceReadDMA+0x200>)
 8001086:	601a      	str	r2, [r3, #0]
			if (moisture_percentage[i]<0){moisture_percentage[i] = 0;}
 8001088:	4a30      	ldr	r2, [pc, #192]	; (800114c <analogDeviceReadDMA+0x1fc>)
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	009b      	lsls	r3, r3, #2
 800108e:	4413      	add	r3, r2
 8001090:	edd3 7a00 	vldr	s15, [r3]
 8001094:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001098:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800109c:	d506      	bpl.n	80010ac <analogDeviceReadDMA+0x15c>
 800109e:	4a2b      	ldr	r2, [pc, #172]	; (800114c <analogDeviceReadDMA+0x1fc>)
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	009b      	lsls	r3, r3, #2
 80010a4:	4413      	add	r3, r2
 80010a6:	f04f 0200 	mov.w	r2, #0
 80010aa:	601a      	str	r2, [r3, #0]
		for(int i = 0; i<6; i++){
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	3301      	adds	r3, #1
 80010b0:	60fb      	str	r3, [r7, #12]
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	2b05      	cmp	r3, #5
 80010b6:	ddb9      	ble.n	800102c <analogDeviceReadDMA+0xdc>
		}
		short sum = 0;
 80010b8:	2300      	movs	r3, #0
 80010ba:	817b      	strh	r3, [r7, #10]
		for (int i = 0; i < 6; i++){
 80010bc:	2300      	movs	r3, #0
 80010be:	607b      	str	r3, [r7, #4]
 80010c0:	e012      	b.n	80010e8 <analogDeviceReadDMA+0x198>
		sum += (short)moisture_percentage[i];
 80010c2:	4a22      	ldr	r2, [pc, #136]	; (800114c <analogDeviceReadDMA+0x1fc>)
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	4413      	add	r3, r2
 80010ca:	edd3 7a00 	vldr	s15, [r3]
 80010ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80010d2:	ee17 3a90 	vmov	r3, s15
 80010d6:	b21b      	sxth	r3, r3
 80010d8:	b29a      	uxth	r2, r3
 80010da:	897b      	ldrh	r3, [r7, #10]
 80010dc:	4413      	add	r3, r2
 80010de:	b29b      	uxth	r3, r3
 80010e0:	817b      	strh	r3, [r7, #10]
		for (int i = 0; i < 6; i++){
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	3301      	adds	r3, #1
 80010e6:	607b      	str	r3, [r7, #4]
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	2b05      	cmp	r3, #5
 80010ec:	dde9      	ble.n	80010c2 <analogDeviceReadDMA+0x172>
		}
		moistureAverage = sum/6;
 80010ee:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80010f2:	4a18      	ldr	r2, [pc, #96]	; (8001154 <analogDeviceReadDMA+0x204>)
 80010f4:	fb82 1203 	smull	r1, r2, r2, r3
 80010f8:	17db      	asrs	r3, r3, #31
 80010fa:	1ad3      	subs	r3, r2, r3
 80010fc:	b21a      	sxth	r2, r3
 80010fe:	4b16      	ldr	r3, [pc, #88]	; (8001158 <analogDeviceReadDMA+0x208>)
 8001100:	801a      	strh	r2, [r3, #0]
		/*Warto analogowa jest wprost proporcjonalna do procentowego wskanika nasonecznienia*/

		sendAllReadingsUART(); 								 //Wylij wszystko po UART'cie
 8001102:	f000 f82b 	bl	800115c <sendAllReadingsUART>


		}
 8001106:	bf00      	nop
 8001108:	3710      	adds	r7, #16
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	66666666 	.word	0x66666666
 8001114:	400a6666 	.word	0x400a6666
 8001118:	20c49ba6 	.word	0x20c49ba6
 800111c:	40523ab0 	.word	0x40523ab0
 8001120:	00000000 	.word	0x00000000
 8001124:	4050b800 	.word	0x4050b800
 8001128:	4189374c 	.word	0x4189374c
 800112c:	4044d560 	.word	0x4044d560
 8001130:	20000314 	.word	0x20000314
 8001134:	20000204 	.word	0x20000204
 8001138:	457ff000 	.word	0x457ff000
 800113c:	2000034c 	.word	0x2000034c
 8001140:	40290000 	.word	0x40290000
 8001144:	20000350 	.word	0x20000350
 8001148:	42c80000 	.word	0x42c80000
 800114c:	20000334 	.word	0x20000334
 8001150:	42c80000 	.word	0x42c80000
 8001154:	2aaaaaab 	.word	0x2aaaaaab
 8001158:	20000382 	.word	0x20000382

0800115c <sendAllReadingsUART>:


	void sendAllReadingsUART(){
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
		/*Przesy pod przechwytywanie do formatu csv*/
		sendString_UART("/");
 8001162:	4823      	ldr	r0, [pc, #140]	; (80011f0 <sendAllReadingsUART+0x94>)
 8001164:	f001 fa4e 	bl	8002604 <sendString_UART>
		sprintf(UartOutText, "%1.f", Temperature);   //Temperatura z DHT11
 8001168:	4b22      	ldr	r3, [pc, #136]	; (80011f4 <sendAllReadingsUART+0x98>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	4618      	mov	r0, r3
 800116e:	f7ff f9eb 	bl	8000548 <__aeabi_f2d>
 8001172:	4602      	mov	r2, r0
 8001174:	460b      	mov	r3, r1
 8001176:	4920      	ldr	r1, [pc, #128]	; (80011f8 <sendAllReadingsUART+0x9c>)
 8001178:	4820      	ldr	r0, [pc, #128]	; (80011fc <sendAllReadingsUART+0xa0>)
 800117a:	f006 fe51 	bl	8007e20 <siprintf>
		sendString_UART(UartOutText);
 800117e:	481f      	ldr	r0, [pc, #124]	; (80011fc <sendAllReadingsUART+0xa0>)
 8001180:	f001 fa40 	bl	8002604 <sendString_UART>
		sendString_UART("/");
 8001184:	481a      	ldr	r0, [pc, #104]	; (80011f0 <sendAllReadingsUART+0x94>)
 8001186:	f001 fa3d 	bl	8002604 <sendString_UART>
		sprintf(UartOutText, "%1.f", Humidity);	   // Wilgotno powietrza
 800118a:	4b1d      	ldr	r3, [pc, #116]	; (8001200 <sendAllReadingsUART+0xa4>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	4618      	mov	r0, r3
 8001190:	f7ff f9da 	bl	8000548 <__aeabi_f2d>
 8001194:	4602      	mov	r2, r0
 8001196:	460b      	mov	r3, r1
 8001198:	4917      	ldr	r1, [pc, #92]	; (80011f8 <sendAllReadingsUART+0x9c>)
 800119a:	4818      	ldr	r0, [pc, #96]	; (80011fc <sendAllReadingsUART+0xa0>)
 800119c:	f006 fe40 	bl	8007e20 <siprintf>
		sendString_UART(UartOutText);
 80011a0:	4816      	ldr	r0, [pc, #88]	; (80011fc <sendAllReadingsUART+0xa0>)
 80011a2:	f001 fa2f 	bl	8002604 <sendString_UART>
		for(int i = 0; i<6; i++){
 80011a6:	2300      	movs	r3, #0
 80011a8:	607b      	str	r3, [r7, #4]
 80011aa:	e016      	b.n	80011da <sendAllReadingsUART+0x7e>
			sendString_UART("/");
 80011ac:	4810      	ldr	r0, [pc, #64]	; (80011f0 <sendAllReadingsUART+0x94>)
 80011ae:	f001 fa29 	bl	8002604 <sendString_UART>
			sprintf(UartOutText, "%1.f", moisture_percentage[i]);
 80011b2:	4a14      	ldr	r2, [pc, #80]	; (8001204 <sendAllReadingsUART+0xa8>)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	4413      	add	r3, r2
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff f9c3 	bl	8000548 <__aeabi_f2d>
 80011c2:	4602      	mov	r2, r0
 80011c4:	460b      	mov	r3, r1
 80011c6:	490c      	ldr	r1, [pc, #48]	; (80011f8 <sendAllReadingsUART+0x9c>)
 80011c8:	480c      	ldr	r0, [pc, #48]	; (80011fc <sendAllReadingsUART+0xa0>)
 80011ca:	f006 fe29 	bl	8007e20 <siprintf>
			sendString_UART(UartOutText);
 80011ce:	480b      	ldr	r0, [pc, #44]	; (80011fc <sendAllReadingsUART+0xa0>)
 80011d0:	f001 fa18 	bl	8002604 <sendString_UART>
		for(int i = 0; i<6; i++){
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	3301      	adds	r3, #1
 80011d8:	607b      	str	r3, [r7, #4]
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	2b05      	cmp	r3, #5
 80011de:	dde5      	ble.n	80011ac <sendAllReadingsUART+0x50>
		}
		sendString_UART("\n");
 80011e0:	4809      	ldr	r0, [pc, #36]	; (8001208 <sendAllReadingsUART+0xac>)
 80011e2:	f001 fa0f 	bl	8002604 <sendString_UART>
	}
 80011e6:	bf00      	nop
 80011e8:	3708      	adds	r7, #8
 80011ea:	46bd      	mov	sp, r7
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	0800a328 	.word	0x0800a328
 80011f4:	2000034c 	.word	0x2000034c
 80011f8:	0800a32c 	.word	0x0800a32c
 80011fc:	200002b0 	.word	0x200002b0
 8001200:	20000350 	.word	0x20000350
 8001204:	20000334 	.word	0x20000334
 8001208:	0800a334 	.word	0x0800a334

0800120c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b086      	sub	sp, #24
 8001210:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001212:	463b      	mov	r3, r7
 8001214:	2200      	movs	r2, #0
 8001216:	601a      	str	r2, [r3, #0]
 8001218:	605a      	str	r2, [r3, #4]
 800121a:	609a      	str	r2, [r3, #8]
 800121c:	60da      	str	r2, [r3, #12]
 800121e:	611a      	str	r2, [r3, #16]
 8001220:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001222:	4b5c      	ldr	r3, [pc, #368]	; (8001394 <MX_ADC1_Init+0x188>)
 8001224:	4a5c      	ldr	r2, [pc, #368]	; (8001398 <MX_ADC1_Init+0x18c>)
 8001226:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001228:	4b5a      	ldr	r3, [pc, #360]	; (8001394 <MX_ADC1_Init+0x188>)
 800122a:	2200      	movs	r2, #0
 800122c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800122e:	4b59      	ldr	r3, [pc, #356]	; (8001394 <MX_ADC1_Init+0x188>)
 8001230:	2200      	movs	r2, #0
 8001232:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001234:	4b57      	ldr	r3, [pc, #348]	; (8001394 <MX_ADC1_Init+0x188>)
 8001236:	2200      	movs	r2, #0
 8001238:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800123a:	4b56      	ldr	r3, [pc, #344]	; (8001394 <MX_ADC1_Init+0x188>)
 800123c:	2201      	movs	r2, #1
 800123e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001240:	4b54      	ldr	r3, [pc, #336]	; (8001394 <MX_ADC1_Init+0x188>)
 8001242:	2204      	movs	r2, #4
 8001244:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001246:	4b53      	ldr	r3, [pc, #332]	; (8001394 <MX_ADC1_Init+0x188>)
 8001248:	2200      	movs	r2, #0
 800124a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800124c:	4b51      	ldr	r3, [pc, #324]	; (8001394 <MX_ADC1_Init+0x188>)
 800124e:	2200      	movs	r2, #0
 8001250:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 8;
 8001252:	4b50      	ldr	r3, [pc, #320]	; (8001394 <MX_ADC1_Init+0x188>)
 8001254:	2208      	movs	r2, #8
 8001256:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001258:	4b4e      	ldr	r3, [pc, #312]	; (8001394 <MX_ADC1_Init+0x188>)
 800125a:	2200      	movs	r2, #0
 800125c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001260:	4b4c      	ldr	r3, [pc, #304]	; (8001394 <MX_ADC1_Init+0x188>)
 8001262:	2200      	movs	r2, #0
 8001264:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001266:	4b4b      	ldr	r3, [pc, #300]	; (8001394 <MX_ADC1_Init+0x188>)
 8001268:	2200      	movs	r2, #0
 800126a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800126c:	4b49      	ldr	r3, [pc, #292]	; (8001394 <MX_ADC1_Init+0x188>)
 800126e:	2200      	movs	r2, #0
 8001270:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001274:	4b47      	ldr	r3, [pc, #284]	; (8001394 <MX_ADC1_Init+0x188>)
 8001276:	2200      	movs	r2, #0
 8001278:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800127a:	4b46      	ldr	r3, [pc, #280]	; (8001394 <MX_ADC1_Init+0x188>)
 800127c:	2200      	movs	r2, #0
 800127e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001282:	4844      	ldr	r0, [pc, #272]	; (8001394 <MX_ADC1_Init+0x188>)
 8001284:	f001 fcce 	bl	8002c24 <HAL_ADC_Init>
 8001288:	4603      	mov	r3, r0
 800128a:	2b00      	cmp	r3, #0
 800128c:	d001      	beq.n	8001292 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800128e:	f000 fce7 	bl	8001c60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001292:	4b42      	ldr	r3, [pc, #264]	; (800139c <MX_ADC1_Init+0x190>)
 8001294:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001296:	2306      	movs	r3, #6
 8001298:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_24CYCLES_5;
 800129a:	2303      	movs	r3, #3
 800129c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800129e:	237f      	movs	r3, #127	; 0x7f
 80012a0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80012a2:	2304      	movs	r3, #4
 80012a4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80012a6:	2300      	movs	r3, #0
 80012a8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012aa:	463b      	mov	r3, r7
 80012ac:	4619      	mov	r1, r3
 80012ae:	4839      	ldr	r0, [pc, #228]	; (8001394 <MX_ADC1_Init+0x188>)
 80012b0:	f001 ff04 	bl	80030bc <HAL_ADC_ConfigChannel>
 80012b4:	4603      	mov	r3, r0
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d001      	beq.n	80012be <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80012ba:	f000 fcd1 	bl	8001c60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80012be:	4b38      	ldr	r3, [pc, #224]	; (80013a0 <MX_ADC1_Init+0x194>)
 80012c0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80012c2:	230c      	movs	r3, #12
 80012c4:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012c6:	463b      	mov	r3, r7
 80012c8:	4619      	mov	r1, r3
 80012ca:	4832      	ldr	r0, [pc, #200]	; (8001394 <MX_ADC1_Init+0x188>)
 80012cc:	f001 fef6 	bl	80030bc <HAL_ADC_ConfigChannel>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 80012d6:	f000 fcc3 	bl	8001c60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80012da:	4b32      	ldr	r3, [pc, #200]	; (80013a4 <MX_ADC1_Init+0x198>)
 80012dc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80012de:	2312      	movs	r3, #18
 80012e0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012e2:	463b      	mov	r3, r7
 80012e4:	4619      	mov	r1, r3
 80012e6:	482b      	ldr	r0, [pc, #172]	; (8001394 <MX_ADC1_Init+0x188>)
 80012e8:	f001 fee8 	bl	80030bc <HAL_ADC_ConfigChannel>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 80012f2:	f000 fcb5 	bl	8001c60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80012f6:	4b2c      	ldr	r3, [pc, #176]	; (80013a8 <MX_ADC1_Init+0x19c>)
 80012f8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80012fa:	2318      	movs	r3, #24
 80012fc:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012fe:	463b      	mov	r3, r7
 8001300:	4619      	mov	r1, r3
 8001302:	4824      	ldr	r0, [pc, #144]	; (8001394 <MX_ADC1_Init+0x188>)
 8001304:	f001 feda 	bl	80030bc <HAL_ADC_ConfigChannel>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <MX_ADC1_Init+0x106>
  {
    Error_Handler();
 800130e:	f000 fca7 	bl	8001c60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001312:	4b26      	ldr	r3, [pc, #152]	; (80013ac <MX_ADC1_Init+0x1a0>)
 8001314:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001316:	f44f 7380 	mov.w	r3, #256	; 0x100
 800131a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800131c:	463b      	mov	r3, r7
 800131e:	4619      	mov	r1, r3
 8001320:	481c      	ldr	r0, [pc, #112]	; (8001394 <MX_ADC1_Init+0x188>)
 8001322:	f001 fecb 	bl	80030bc <HAL_ADC_ConfigChannel>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_ADC1_Init+0x124>
  {
    Error_Handler();
 800132c:	f000 fc98 	bl	8001c60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001330:	4b1f      	ldr	r3, [pc, #124]	; (80013b0 <MX_ADC1_Init+0x1a4>)
 8001332:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8001334:	f44f 7383 	mov.w	r3, #262	; 0x106
 8001338:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800133a:	463b      	mov	r3, r7
 800133c:	4619      	mov	r1, r3
 800133e:	4815      	ldr	r0, [pc, #84]	; (8001394 <MX_ADC1_Init+0x188>)
 8001340:	f001 febc 	bl	80030bc <HAL_ADC_ConfigChannel>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_ADC1_Init+0x142>
  {
    Error_Handler();
 800134a:	f000 fc89 	bl	8001c60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 800134e:	4b19      	ldr	r3, [pc, #100]	; (80013b4 <MX_ADC1_Init+0x1a8>)
 8001350:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8001352:	f44f 7386 	mov.w	r3, #268	; 0x10c
 8001356:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001358:	463b      	mov	r3, r7
 800135a:	4619      	mov	r1, r3
 800135c:	480d      	ldr	r0, [pc, #52]	; (8001394 <MX_ADC1_Init+0x188>)
 800135e:	f001 fead 	bl	80030bc <HAL_ADC_ConfigChannel>
 8001362:	4603      	mov	r3, r0
 8001364:	2b00      	cmp	r3, #0
 8001366:	d001      	beq.n	800136c <MX_ADC1_Init+0x160>
  {
    Error_Handler();
 8001368:	f000 fc7a 	bl	8001c60 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_16;
 800136c:	4b12      	ldr	r3, [pc, #72]	; (80013b8 <MX_ADC1_Init+0x1ac>)
 800136e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 8001370:	f44f 7389 	mov.w	r3, #274	; 0x112
 8001374:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001376:	463b      	mov	r3, r7
 8001378:	4619      	mov	r1, r3
 800137a:	4806      	ldr	r0, [pc, #24]	; (8001394 <MX_ADC1_Init+0x188>)
 800137c:	f001 fe9e 	bl	80030bc <HAL_ADC_ConfigChannel>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_ADC1_Init+0x17e>
  {
    Error_Handler();
 8001386:	f000 fc6b 	bl	8001c60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800138a:	bf00      	nop
 800138c:	3718      	adds	r7, #24
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	20000204 	.word	0x20000204
 8001398:	50040000 	.word	0x50040000
 800139c:	19200040 	.word	0x19200040
 80013a0:	21800100 	.word	0x21800100
 80013a4:	25b00200 	.word	0x25b00200
 80013a8:	2a000400 	.word	0x2a000400
 80013ac:	2e300800 	.word	0x2e300800
 80013b0:	32601000 	.word	0x32601000
 80013b4:	3ef08000 	.word	0x3ef08000
 80013b8:	43210000 	.word	0x43210000

080013bc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80013bc:	b580      	push	{r7, lr}
 80013be:	b0a0      	sub	sp, #128	; 0x80
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
 80013d0:	60da      	str	r2, [r3, #12]
 80013d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80013d4:	f107 0318 	add.w	r3, r7, #24
 80013d8:	2254      	movs	r2, #84	; 0x54
 80013da:	2100      	movs	r1, #0
 80013dc:	4618      	mov	r0, r3
 80013de:	f006 f8ad 	bl	800753c <memset>
  if(adcHandle->Instance==ADC1)
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	4a47      	ldr	r2, [pc, #284]	; (8001504 <HAL_ADC_MspInit+0x148>)
 80013e8:	4293      	cmp	r3, r2
 80013ea:	f040 8087 	bne.w	80014fc <HAL_ADC_MspInit+0x140>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80013ee:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80013f2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80013f4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80013f8:	663b      	str	r3, [r7, #96]	; 0x60
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 80013fa:	2301      	movs	r3, #1
 80013fc:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80013fe:	2301      	movs	r3, #1
 8001400:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001402:	2310      	movs	r3, #16
 8001404:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001406:	2307      	movs	r3, #7
 8001408:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800140a:	2302      	movs	r3, #2
 800140c:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 800140e:	2302      	movs	r3, #2
 8001410:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001412:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001416:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001418:	f107 0318 	add.w	r3, r7, #24
 800141c:	4618      	mov	r0, r3
 800141e:	f004 fc23 	bl	8005c68 <HAL_RCCEx_PeriphCLKConfig>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8001428:	f000 fc1a 	bl	8001c60 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800142c:	4b36      	ldr	r3, [pc, #216]	; (8001508 <HAL_ADC_MspInit+0x14c>)
 800142e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001430:	4a35      	ldr	r2, [pc, #212]	; (8001508 <HAL_ADC_MspInit+0x14c>)
 8001432:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001436:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001438:	4b33      	ldr	r3, [pc, #204]	; (8001508 <HAL_ADC_MspInit+0x14c>)
 800143a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800143c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001440:	617b      	str	r3, [r7, #20]
 8001442:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001444:	4b30      	ldr	r3, [pc, #192]	; (8001508 <HAL_ADC_MspInit+0x14c>)
 8001446:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001448:	4a2f      	ldr	r2, [pc, #188]	; (8001508 <HAL_ADC_MspInit+0x14c>)
 800144a:	f043 0301 	orr.w	r3, r3, #1
 800144e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001450:	4b2d      	ldr	r3, [pc, #180]	; (8001508 <HAL_ADC_MspInit+0x14c>)
 8001452:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001454:	f003 0301 	and.w	r3, r3, #1
 8001458:	613b      	str	r3, [r7, #16]
 800145a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800145c:	4b2a      	ldr	r3, [pc, #168]	; (8001508 <HAL_ADC_MspInit+0x14c>)
 800145e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001460:	4a29      	ldr	r2, [pc, #164]	; (8001508 <HAL_ADC_MspInit+0x14c>)
 8001462:	f043 0302 	orr.w	r3, r3, #2
 8001466:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001468:	4b27      	ldr	r3, [pc, #156]	; (8001508 <HAL_ADC_MspInit+0x14c>)
 800146a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146c:	f003 0302 	and.w	r3, r3, #2
 8001470:	60fb      	str	r3, [r7, #12]
 8001472:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC1_IN11
    PA7     ------> ADC1_IN12
    PB0     ------> ADC1_IN15
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
 8001474:	23fa      	movs	r3, #250	; 0xfa
 8001476:	66fb      	str	r3, [r7, #108]	; 0x6c
                          |GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001478:	230b      	movs	r3, #11
 800147a:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001480:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001484:	4619      	mov	r1, r3
 8001486:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800148a:	f002 ff75 	bl	8004378 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800148e:	2303      	movs	r3, #3
 8001490:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001492:	230b      	movs	r3, #11
 8001494:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001496:	2300      	movs	r3, #0
 8001498:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800149a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800149e:	4619      	mov	r1, r3
 80014a0:	481a      	ldr	r0, [pc, #104]	; (800150c <HAL_ADC_MspInit+0x150>)
 80014a2:	f002 ff69 	bl	8004378 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80014a6:	4b1a      	ldr	r3, [pc, #104]	; (8001510 <HAL_ADC_MspInit+0x154>)
 80014a8:	4a1a      	ldr	r2, [pc, #104]	; (8001514 <HAL_ADC_MspInit+0x158>)
 80014aa:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 80014ac:	4b18      	ldr	r3, [pc, #96]	; (8001510 <HAL_ADC_MspInit+0x154>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014b2:	4b17      	ldr	r3, [pc, #92]	; (8001510 <HAL_ADC_MspInit+0x154>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80014b8:	4b15      	ldr	r3, [pc, #84]	; (8001510 <HAL_ADC_MspInit+0x154>)
 80014ba:	2200      	movs	r2, #0
 80014bc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80014be:	4b14      	ldr	r3, [pc, #80]	; (8001510 <HAL_ADC_MspInit+0x154>)
 80014c0:	2280      	movs	r2, #128	; 0x80
 80014c2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80014c4:	4b12      	ldr	r3, [pc, #72]	; (8001510 <HAL_ADC_MspInit+0x154>)
 80014c6:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014ca:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80014cc:	4b10      	ldr	r3, [pc, #64]	; (8001510 <HAL_ADC_MspInit+0x154>)
 80014ce:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80014d2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80014d4:	4b0e      	ldr	r3, [pc, #56]	; (8001510 <HAL_ADC_MspInit+0x154>)
 80014d6:	2220      	movs	r2, #32
 80014d8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80014da:	4b0d      	ldr	r3, [pc, #52]	; (8001510 <HAL_ADC_MspInit+0x154>)
 80014dc:	2200      	movs	r2, #0
 80014de:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80014e0:	480b      	ldr	r0, [pc, #44]	; (8001510 <HAL_ADC_MspInit+0x154>)
 80014e2:	f002 fd13 	bl	8003f0c <HAL_DMA_Init>
 80014e6:	4603      	mov	r3, r0
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d001      	beq.n	80014f0 <HAL_ADC_MspInit+0x134>
    {
      Error_Handler();
 80014ec:	f000 fbb8 	bl	8001c60 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	4a07      	ldr	r2, [pc, #28]	; (8001510 <HAL_ADC_MspInit+0x154>)
 80014f4:	64da      	str	r2, [r3, #76]	; 0x4c
 80014f6:	4a06      	ldr	r2, [pc, #24]	; (8001510 <HAL_ADC_MspInit+0x154>)
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80014fc:	bf00      	nop
 80014fe:	3780      	adds	r7, #128	; 0x80
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	50040000 	.word	0x50040000
 8001508:	40021000 	.word	0x40021000
 800150c:	48000400 	.word	0x48000400
 8001510:	20000268 	.word	0x20000268
 8001514:	40020008 	.word	0x40020008

08001518 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	b082      	sub	sp, #8
 800151c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800151e:	4b0c      	ldr	r3, [pc, #48]	; (8001550 <MX_DMA_Init+0x38>)
 8001520:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001522:	4a0b      	ldr	r2, [pc, #44]	; (8001550 <MX_DMA_Init+0x38>)
 8001524:	f043 0301 	orr.w	r3, r3, #1
 8001528:	6493      	str	r3, [r2, #72]	; 0x48
 800152a:	4b09      	ldr	r3, [pc, #36]	; (8001550 <MX_DMA_Init+0x38>)
 800152c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800152e:	f003 0301 	and.w	r3, r3, #1
 8001532:	607b      	str	r3, [r7, #4]
 8001534:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001536:	2200      	movs	r2, #0
 8001538:	2100      	movs	r1, #0
 800153a:	200b      	movs	r0, #11
 800153c:	f002 fcaf 	bl	8003e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001540:	200b      	movs	r0, #11
 8001542:	f002 fcc8 	bl	8003ed6 <HAL_NVIC_EnableIRQ>

}
 8001546:	bf00      	nop
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	40021000 	.word	0x40021000

08001554 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b088      	sub	sp, #32
 8001558:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800155a:	f107 030c 	add.w	r3, r7, #12
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	605a      	str	r2, [r3, #4]
 8001564:	609a      	str	r2, [r3, #8]
 8001566:	60da      	str	r2, [r3, #12]
 8001568:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800156a:	4b37      	ldr	r3, [pc, #220]	; (8001648 <MX_GPIO_Init+0xf4>)
 800156c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800156e:	4a36      	ldr	r2, [pc, #216]	; (8001648 <MX_GPIO_Init+0xf4>)
 8001570:	f043 0304 	orr.w	r3, r3, #4
 8001574:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001576:	4b34      	ldr	r3, [pc, #208]	; (8001648 <MX_GPIO_Init+0xf4>)
 8001578:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800157a:	f003 0304 	and.w	r3, r3, #4
 800157e:	60bb      	str	r3, [r7, #8]
 8001580:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001582:	4b31      	ldr	r3, [pc, #196]	; (8001648 <MX_GPIO_Init+0xf4>)
 8001584:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001586:	4a30      	ldr	r2, [pc, #192]	; (8001648 <MX_GPIO_Init+0xf4>)
 8001588:	f043 0301 	orr.w	r3, r3, #1
 800158c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800158e:	4b2e      	ldr	r3, [pc, #184]	; (8001648 <MX_GPIO_Init+0xf4>)
 8001590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001592:	f003 0301 	and.w	r3, r3, #1
 8001596:	607b      	str	r3, [r7, #4]
 8001598:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800159a:	4b2b      	ldr	r3, [pc, #172]	; (8001648 <MX_GPIO_Init+0xf4>)
 800159c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800159e:	4a2a      	ldr	r2, [pc, #168]	; (8001648 <MX_GPIO_Init+0xf4>)
 80015a0:	f043 0302 	orr.w	r3, r3, #2
 80015a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015a6:	4b28      	ldr	r3, [pc, #160]	; (8001648 <MX_GPIO_Init+0xf4>)
 80015a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015aa:	f003 0302 	and.w	r3, r3, #2
 80015ae:	603b      	str	r3, [r7, #0]
 80015b0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WATER_PIN_GPIO_Port, WATER_PIN_Pin, GPIO_PIN_RESET);
 80015b2:	2200      	movs	r2, #0
 80015b4:	2108      	movs	r1, #8
 80015b6:	4825      	ldr	r0, [pc, #148]	; (800164c <MX_GPIO_Init+0xf8>)
 80015b8:	f003 f860 	bl	800467c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = B1_Pin|T_UP_Pin|TR_DOWN_Pin;
 80015bc:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 80015c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015c2:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80015c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c8:	2300      	movs	r3, #0
 80015ca:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015cc:	f107 030c 	add.w	r3, r7, #12
 80015d0:	4619      	mov	r1, r3
 80015d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80015d6:	f002 fecf 	bl	8004378 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = WATER_PIN_Pin;
 80015da:	2308      	movs	r3, #8
 80015dc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015de:	2301      	movs	r3, #1
 80015e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e2:	2300      	movs	r3, #0
 80015e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e6:	2300      	movs	r3, #0
 80015e8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(WATER_PIN_GPIO_Port, &GPIO_InitStruct);
 80015ea:	f107 030c 	add.w	r3, r7, #12
 80015ee:	4619      	mov	r1, r3
 80015f0:	4816      	ldr	r0, [pc, #88]	; (800164c <MX_GPIO_Init+0xf8>)
 80015f2:	f002 fec1 	bl	8004378 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = B_MODE_Pin|B_WATER_Pin|T_DOWN_Pin|TR_UP_Pin;
 80015f6:	23f0      	movs	r3, #240	; 0xf0
 80015f8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80015fa:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80015fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001600:	2300      	movs	r3, #0
 8001602:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001604:	f107 030c 	add.w	r3, r7, #12
 8001608:	4619      	mov	r1, r3
 800160a:	4810      	ldr	r0, [pc, #64]	; (800164c <MX_GPIO_Init+0xf8>)
 800160c:	f002 feb4 	bl	8004378 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 1, 0);
 8001610:	2200      	movs	r2, #0
 8001612:	2101      	movs	r1, #1
 8001614:	200a      	movs	r0, #10
 8001616:	f002 fc42 	bl	8003e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 800161a:	200a      	movs	r0, #10
 800161c:	f002 fc5b 	bl	8003ed6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 1, 0);
 8001620:	2200      	movs	r2, #0
 8001622:	2101      	movs	r1, #1
 8001624:	2017      	movs	r0, #23
 8001626:	f002 fc3a 	bl	8003e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800162a:	2017      	movs	r0, #23
 800162c:	f002 fc53 	bl	8003ed6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 1, 0);
 8001630:	2200      	movs	r2, #0
 8001632:	2101      	movs	r1, #1
 8001634:	2028      	movs	r0, #40	; 0x28
 8001636:	f002 fc32 	bl	8003e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800163a:	2028      	movs	r0, #40	; 0x28
 800163c:	f002 fc4b 	bl	8003ed6 <HAL_NVIC_EnableIRQ>

}
 8001640:	bf00      	nop
 8001642:	3720      	adds	r7, #32
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}
 8001648:	40021000 	.word	0x40021000
 800164c:	48000400 	.word	0x48000400

08001650 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001654:	4b1b      	ldr	r3, [pc, #108]	; (80016c4 <MX_I2C1_Init+0x74>)
 8001656:	4a1c      	ldr	r2, [pc, #112]	; (80016c8 <MX_I2C1_Init+0x78>)
 8001658:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10808DD3;
 800165a:	4b1a      	ldr	r3, [pc, #104]	; (80016c4 <MX_I2C1_Init+0x74>)
 800165c:	4a1b      	ldr	r2, [pc, #108]	; (80016cc <MX_I2C1_Init+0x7c>)
 800165e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001660:	4b18      	ldr	r3, [pc, #96]	; (80016c4 <MX_I2C1_Init+0x74>)
 8001662:	2200      	movs	r2, #0
 8001664:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001666:	4b17      	ldr	r3, [pc, #92]	; (80016c4 <MX_I2C1_Init+0x74>)
 8001668:	2201      	movs	r2, #1
 800166a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800166c:	4b15      	ldr	r3, [pc, #84]	; (80016c4 <MX_I2C1_Init+0x74>)
 800166e:	2200      	movs	r2, #0
 8001670:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001672:	4b14      	ldr	r3, [pc, #80]	; (80016c4 <MX_I2C1_Init+0x74>)
 8001674:	2200      	movs	r2, #0
 8001676:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001678:	4b12      	ldr	r3, [pc, #72]	; (80016c4 <MX_I2C1_Init+0x74>)
 800167a:	2200      	movs	r2, #0
 800167c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800167e:	4b11      	ldr	r3, [pc, #68]	; (80016c4 <MX_I2C1_Init+0x74>)
 8001680:	2200      	movs	r2, #0
 8001682:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001684:	4b0f      	ldr	r3, [pc, #60]	; (80016c4 <MX_I2C1_Init+0x74>)
 8001686:	2200      	movs	r2, #0
 8001688:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800168a:	480e      	ldr	r0, [pc, #56]	; (80016c4 <MX_I2C1_Init+0x74>)
 800168c:	f003 f826 	bl	80046dc <HAL_I2C_Init>
 8001690:	4603      	mov	r3, r0
 8001692:	2b00      	cmp	r3, #0
 8001694:	d001      	beq.n	800169a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001696:	f000 fae3 	bl	8001c60 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800169a:	2100      	movs	r1, #0
 800169c:	4809      	ldr	r0, [pc, #36]	; (80016c4 <MX_I2C1_Init+0x74>)
 800169e:	f003 fb9f 	bl	8004de0 <HAL_I2CEx_ConfigAnalogFilter>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80016a8:	f000 fada 	bl	8001c60 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80016ac:	2100      	movs	r1, #0
 80016ae:	4805      	ldr	r0, [pc, #20]	; (80016c4 <MX_I2C1_Init+0x74>)
 80016b0:	f003 fbe1 	bl	8004e76 <HAL_I2CEx_ConfigDigitalFilter>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d001      	beq.n	80016be <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80016ba:	f000 fad1 	bl	8001c60 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80016be:	bf00      	nop
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	2000038c 	.word	0x2000038c
 80016c8:	40005400 	.word	0x40005400
 80016cc:	10808dd3 	.word	0x10808dd3

080016d0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b09e      	sub	sp, #120	; 0x78
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016d8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
 80016e0:	605a      	str	r2, [r3, #4]
 80016e2:	609a      	str	r2, [r3, #8]
 80016e4:	60da      	str	r2, [r3, #12]
 80016e6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80016e8:	f107 0310 	add.w	r3, r7, #16
 80016ec:	2254      	movs	r2, #84	; 0x54
 80016ee:	2100      	movs	r1, #0
 80016f0:	4618      	mov	r0, r3
 80016f2:	f005 ff23 	bl	800753c <memset>
  if(i2cHandle->Instance==I2C1)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	4a1f      	ldr	r2, [pc, #124]	; (8001778 <HAL_I2C_MspInit+0xa8>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d137      	bne.n	8001770 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001700:	2340      	movs	r3, #64	; 0x40
 8001702:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001704:	2300      	movs	r3, #0
 8001706:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001708:	f107 0310 	add.w	r3, r7, #16
 800170c:	4618      	mov	r0, r3
 800170e:	f004 faab 	bl	8005c68 <HAL_RCCEx_PeriphCLKConfig>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d001      	beq.n	800171c <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001718:	f000 faa2 	bl	8001c60 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800171c:	4b17      	ldr	r3, [pc, #92]	; (800177c <HAL_I2C_MspInit+0xac>)
 800171e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001720:	4a16      	ldr	r2, [pc, #88]	; (800177c <HAL_I2C_MspInit+0xac>)
 8001722:	f043 0301 	orr.w	r3, r3, #1
 8001726:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001728:	4b14      	ldr	r3, [pc, #80]	; (800177c <HAL_I2C_MspInit+0xac>)
 800172a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800172c:	f003 0301 	and.w	r3, r3, #1
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001734:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001738:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800173a:	2312      	movs	r3, #18
 800173c:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173e:	2300      	movs	r3, #0
 8001740:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001742:	2303      	movs	r3, #3
 8001744:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001746:	2304      	movs	r3, #4
 8001748:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800174a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800174e:	4619      	mov	r1, r3
 8001750:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001754:	f002 fe10 	bl	8004378 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001758:	4b08      	ldr	r3, [pc, #32]	; (800177c <HAL_I2C_MspInit+0xac>)
 800175a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800175c:	4a07      	ldr	r2, [pc, #28]	; (800177c <HAL_I2C_MspInit+0xac>)
 800175e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001762:	6593      	str	r3, [r2, #88]	; 0x58
 8001764:	4b05      	ldr	r3, [pc, #20]	; (800177c <HAL_I2C_MspInit+0xac>)
 8001766:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001768:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800176c:	60bb      	str	r3, [r7, #8]
 800176e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001770:	bf00      	nop
 8001772:	3778      	adds	r7, #120	; 0x78
 8001774:	46bd      	mov	sp, r7
 8001776:	bd80      	pop	{r7, pc}
 8001778:	40005400 	.word	0x40005400
 800177c:	40021000 	.word	0x40021000

08001780 <lcd_init>:

#include "globalVars.h"
#include "stdio.h"
#include "string.h"

void lcd_init(struct lcd_disp * lcd){
 8001780:	b580      	push	{r7, lr}
 8001782:	b084      	sub	sp, #16
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
	uint8_t xpin = 0;
 8001788:	2300      	movs	r3, #0
 800178a:	73fb      	strb	r3, [r7, #15]
	/* set backlight */
	if(lcd->bl){
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8001792:	2b00      	cmp	r3, #0
 8001794:	d001      	beq.n	800179a <lcd_init+0x1a>
		xpin = BL_PIN;
 8001796:	2308      	movs	r3, #8
 8001798:	73fb      	strb	r3, [r7, #15]
	}

	/* init sequence */
	delay_us(40000);
 800179a:	f649 4040 	movw	r0, #40000	; 0x9c40
 800179e:	f000 ff19 	bl	80025d4 <delay_us>
	lcd_write(lcd->addr, INIT_8_BIT_MODE, xpin);
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	7bfa      	ldrb	r2, [r7, #15]
 80017a8:	2130      	movs	r1, #48	; 0x30
 80017aa:	4618      	mov	r0, r3
 80017ac:	f000 f82c 	bl	8001808 <lcd_write>
	delay_us(5000);
 80017b0:	f241 3088 	movw	r0, #5000	; 0x1388
 80017b4:	f000 ff0e 	bl	80025d4 <delay_us>
	lcd_write(lcd->addr, INIT_8_BIT_MODE, xpin);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	781b      	ldrb	r3, [r3, #0]
 80017bc:	7bfa      	ldrb	r2, [r7, #15]
 80017be:	2130      	movs	r1, #48	; 0x30
 80017c0:	4618      	mov	r0, r3
 80017c2:	f000 f821 	bl	8001808 <lcd_write>
	delay_us(10000);
 80017c6:	f242 7010 	movw	r0, #10000	; 0x2710
 80017ca:	f000 ff03 	bl	80025d4 <delay_us>
	lcd_write(lcd->addr, INIT_8_BIT_MODE, xpin);
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	7bfa      	ldrb	r2, [r7, #15]
 80017d4:	2130      	movs	r1, #48	; 0x30
 80017d6:	4618      	mov	r0, r3
 80017d8:	f000 f816 	bl	8001808 <lcd_write>

	/* set 4-bit mode */
	lcd_write(lcd->addr, INIT_4_BIT_MODE, xpin);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	781b      	ldrb	r3, [r3, #0]
 80017e0:	7bfa      	ldrb	r2, [r7, #15]
 80017e2:	2102      	movs	r1, #2
 80017e4:	4618      	mov	r0, r3
 80017e6:	f000 f80f 	bl	8001808 <lcd_write>

	/* set cursor mode */
	lcd_write(lcd->addr, UNDERLINE_OFF_BLINK_OFF, xpin);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	7bfa      	ldrb	r2, [r7, #15]
 80017f0:	210c      	movs	r1, #12
 80017f2:	4618      	mov	r0, r3
 80017f4:	f000 f808 	bl	8001808 <lcd_write>

	/* clear */
	lcd_clear(lcd);
 80017f8:	6878      	ldr	r0, [r7, #4]
 80017fa:	f000 f8a0 	bl	800193e <lcd_clear>

}
 80017fe:	bf00      	nop
 8001800:	3710      	adds	r7, #16
 8001802:	46bd      	mov	sp, r7
 8001804:	bd80      	pop	{r7, pc}
	...

08001808 <lcd_write>:

void lcd_write(uint8_t addr, uint8_t data, uint8_t xpin){
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af02      	add	r7, sp, #8
 800180e:	4603      	mov	r3, r0
 8001810:	71fb      	strb	r3, [r7, #7]
 8001812:	460b      	mov	r3, r1
 8001814:	71bb      	strb	r3, [r7, #6]
 8001816:	4613      	mov	r3, r2
 8001818:	717b      	strb	r3, [r7, #5]
	uint8_t tx_data[4];

	/* split data */
	tx_data[0] = (data & 0xF0) | EN_PIN | xpin;
 800181a:	79bb      	ldrb	r3, [r7, #6]
 800181c:	f023 030f 	bic.w	r3, r3, #15
 8001820:	b2da      	uxtb	r2, r3
 8001822:	797b      	ldrb	r3, [r7, #5]
 8001824:	4313      	orrs	r3, r2
 8001826:	b2db      	uxtb	r3, r3
 8001828:	f043 0304 	orr.w	r3, r3, #4
 800182c:	b2db      	uxtb	r3, r3
 800182e:	733b      	strb	r3, [r7, #12]
	tx_data[1] = (data & 0xF0) | xpin;
 8001830:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001834:	f023 030f 	bic.w	r3, r3, #15
 8001838:	b25a      	sxtb	r2, r3
 800183a:	f997 3005 	ldrsb.w	r3, [r7, #5]
 800183e:	4313      	orrs	r3, r2
 8001840:	b25b      	sxtb	r3, r3
 8001842:	b2db      	uxtb	r3, r3
 8001844:	737b      	strb	r3, [r7, #13]
	tx_data[2] = (data << 4) | EN_PIN | xpin;
 8001846:	79bb      	ldrb	r3, [r7, #6]
 8001848:	011b      	lsls	r3, r3, #4
 800184a:	b2da      	uxtb	r2, r3
 800184c:	797b      	ldrb	r3, [r7, #5]
 800184e:	4313      	orrs	r3, r2
 8001850:	b2db      	uxtb	r3, r3
 8001852:	f043 0304 	orr.w	r3, r3, #4
 8001856:	b2db      	uxtb	r3, r3
 8001858:	73bb      	strb	r3, [r7, #14]
	tx_data[3] = (data << 4) | xpin;
 800185a:	79bb      	ldrb	r3, [r7, #6]
 800185c:	011b      	lsls	r3, r3, #4
 800185e:	b25a      	sxtb	r2, r3
 8001860:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8001864:	4313      	orrs	r3, r2
 8001866:	b25b      	sxtb	r3, r3
 8001868:	b2db      	uxtb	r3, r3
 800186a:	73fb      	strb	r3, [r7, #15]

	/* send data via i2c */
	HAL_I2C_Master_Transmit(&HI2C_DEF, addr, tx_data, 4, 100);
 800186c:	79fb      	ldrb	r3, [r7, #7]
 800186e:	b299      	uxth	r1, r3
 8001870:	f107 020c 	add.w	r2, r7, #12
 8001874:	2364      	movs	r3, #100	; 0x64
 8001876:	9300      	str	r3, [sp, #0]
 8001878:	2304      	movs	r3, #4
 800187a:	4805      	ldr	r0, [pc, #20]	; (8001890 <lcd_write+0x88>)
 800187c:	f002 ffbe 	bl	80047fc <HAL_I2C_Master_Transmit>

	delay_us(750);
 8001880:	f240 20ee 	movw	r0, #750	; 0x2ee
 8001884:	f000 fea6 	bl	80025d4 <delay_us>
}
 8001888:	bf00      	nop
 800188a:	3710      	adds	r7, #16
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	2000038c 	.word	0x2000038c

08001894 <lcd_display>:

void lcd_display(struct lcd_disp * lcd){
 8001894:	b580      	push	{r7, lr}
 8001896:	b084      	sub	sp, #16
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
	uint8_t xpin = 0, i = 0;
 800189c:	2300      	movs	r3, #0
 800189e:	73fb      	strb	r3, [r7, #15]
 80018a0:	2300      	movs	r3, #0
 80018a2:	73bb      	strb	r3, [r7, #14]

	/* set backlight */
	if(lcd->bl){
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <lcd_display+0x1e>
		xpin = BL_PIN;
 80018ae:	2308      	movs	r3, #8
 80018b0:	73fb      	strb	r3, [r7, #15]
	}

	lcd_clear(lcd);
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f000 f843 	bl	800193e <lcd_clear>

	/* send first line data */
	lcd_write(lcd->addr, FIRST_CHAR_LINE_1, xpin);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	7bfa      	ldrb	r2, [r7, #15]
 80018be:	2180      	movs	r1, #128	; 0x80
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7ff ffa1 	bl	8001808 <lcd_write>

	while(lcd->f_line[i]){
 80018c6:	e00f      	b.n	80018e8 <lcd_display+0x54>
		lcd_write(lcd->addr, lcd->f_line[i], (xpin | RS_PIN));
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	7818      	ldrb	r0, [r3, #0]
 80018cc:	7bbb      	ldrb	r3, [r7, #14]
 80018ce:	687a      	ldr	r2, [r7, #4]
 80018d0:	4413      	add	r3, r2
 80018d2:	7859      	ldrb	r1, [r3, #1]
 80018d4:	7bfb      	ldrb	r3, [r7, #15]
 80018d6:	f043 0301 	orr.w	r3, r3, #1
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	461a      	mov	r2, r3
 80018de:	f7ff ff93 	bl	8001808 <lcd_write>
		i++;
 80018e2:	7bbb      	ldrb	r3, [r7, #14]
 80018e4:	3301      	adds	r3, #1
 80018e6:	73bb      	strb	r3, [r7, #14]
	while(lcd->f_line[i]){
 80018e8:	7bbb      	ldrb	r3, [r7, #14]
 80018ea:	687a      	ldr	r2, [r7, #4]
 80018ec:	4413      	add	r3, r2
 80018ee:	785b      	ldrb	r3, [r3, #1]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d1e9      	bne.n	80018c8 <lcd_display+0x34>
	}

	/* send second line data */
	i = 0;
 80018f4:	2300      	movs	r3, #0
 80018f6:	73bb      	strb	r3, [r7, #14]
	lcd_write(lcd->addr, FIRST_CHAR_LINE_2, xpin);
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	7bfa      	ldrb	r2, [r7, #15]
 80018fe:	21c0      	movs	r1, #192	; 0xc0
 8001900:	4618      	mov	r0, r3
 8001902:	f7ff ff81 	bl	8001808 <lcd_write>

	while(lcd->s_line[i]){
 8001906:	e00f      	b.n	8001928 <lcd_display+0x94>
		lcd_write(lcd->addr, lcd->s_line[i], (xpin | RS_PIN));
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	7818      	ldrb	r0, [r3, #0]
 800190c:	7bbb      	ldrb	r3, [r7, #14]
 800190e:	687a      	ldr	r2, [r7, #4]
 8001910:	4413      	add	r3, r2
 8001912:	7c99      	ldrb	r1, [r3, #18]
 8001914:	7bfb      	ldrb	r3, [r7, #15]
 8001916:	f043 0301 	orr.w	r3, r3, #1
 800191a:	b2db      	uxtb	r3, r3
 800191c:	461a      	mov	r2, r3
 800191e:	f7ff ff73 	bl	8001808 <lcd_write>
		i++;
 8001922:	7bbb      	ldrb	r3, [r7, #14]
 8001924:	3301      	adds	r3, #1
 8001926:	73bb      	strb	r3, [r7, #14]
	while(lcd->s_line[i]){
 8001928:	7bbb      	ldrb	r3, [r7, #14]
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	4413      	add	r3, r2
 800192e:	7c9b      	ldrb	r3, [r3, #18]
 8001930:	2b00      	cmp	r3, #0
 8001932:	d1e9      	bne.n	8001908 <lcd_display+0x74>
	}
}
 8001934:	bf00      	nop
 8001936:	bf00      	nop
 8001938:	3710      	adds	r7, #16
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}

0800193e <lcd_clear>:

void lcd_clear(struct lcd_disp * lcd)
{
 800193e:	b580      	push	{r7, lr}
 8001940:	b084      	sub	sp, #16
 8001942:	af00      	add	r7, sp, #0
 8001944:	6078      	str	r0, [r7, #4]
	uint8_t xpin = 0;
 8001946:	2300      	movs	r3, #0
 8001948:	73fb      	strb	r3, [r7, #15]

	/* set backlight */
	if(lcd->bl){
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8001950:	2b00      	cmp	r3, #0
 8001952:	d001      	beq.n	8001958 <lcd_clear+0x1a>
		xpin = BL_PIN;
 8001954:	2308      	movs	r3, #8
 8001956:	73fb      	strb	r3, [r7, #15]
	}

	/* clear display */
	lcd_write(lcd->addr, CLEAR_LCD, xpin);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	7bfa      	ldrb	r2, [r7, #15]
 800195e:	2101      	movs	r1, #1
 8001960:	4618      	mov	r0, r3
 8001962:	f7ff ff51 	bl	8001808 <lcd_write>
}
 8001966:	bf00      	nop
 8001968:	3710      	adds	r7, #16
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
	...

08001970 <displayReadings>:
void displayReadings(int disp_No){
 8001970:	b580      	push	{r7, lr}
 8001972:	b082      	sub	sp, #8
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
	switch(disp_No){
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	3b01      	subs	r3, #1
 800197c:	2b04      	cmp	r3, #4
 800197e:	d876      	bhi.n	8001a6e <displayReadings+0xfe>
 8001980:	a201      	add	r2, pc, #4	; (adr r2, 8001988 <displayReadings+0x18>)
 8001982:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001986:	bf00      	nop
 8001988:	0800199d 	.word	0x0800199d
 800198c:	080019cb 	.word	0x080019cb
 8001990:	080019f9 	.word	0x080019f9
 8001994:	08001a27 	.word	0x08001a27
 8001998:	08001a55 	.word	0x08001a55
	case 1:
		sprintf((char *)disp.f_line, "AirT: %2.f degC", Temperature);
 800199c:	4b38      	ldr	r3, [pc, #224]	; (8001a80 <displayReadings+0x110>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4618      	mov	r0, r3
 80019a2:	f7fe fdd1 	bl	8000548 <__aeabi_f2d>
 80019a6:	4602      	mov	r2, r0
 80019a8:	460b      	mov	r3, r1
 80019aa:	4936      	ldr	r1, [pc, #216]	; (8001a84 <displayReadings+0x114>)
 80019ac:	4836      	ldr	r0, [pc, #216]	; (8001a88 <displayReadings+0x118>)
 80019ae:	f006 fa37 	bl	8007e20 <siprintf>
		sprintf((char *)disp.s_line, "AirH: %2.f%% ", Humidity);
 80019b2:	4b36      	ldr	r3, [pc, #216]	; (8001a8c <displayReadings+0x11c>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7fe fdc6 	bl	8000548 <__aeabi_f2d>
 80019bc:	4602      	mov	r2, r0
 80019be:	460b      	mov	r3, r1
 80019c0:	4933      	ldr	r1, [pc, #204]	; (8001a90 <displayReadings+0x120>)
 80019c2:	4834      	ldr	r0, [pc, #208]	; (8001a94 <displayReadings+0x124>)
 80019c4:	f006 fa2c 	bl	8007e20 <siprintf>
		break;
 80019c8:	e052      	b.n	8001a70 <displayReadings+0x100>
	case 2:
		sprintf((char *)disp.f_line, "HSens1: %2.f%%", moisture_percentage[0]);
 80019ca:	4b33      	ldr	r3, [pc, #204]	; (8001a98 <displayReadings+0x128>)
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7fe fdba 	bl	8000548 <__aeabi_f2d>
 80019d4:	4602      	mov	r2, r0
 80019d6:	460b      	mov	r3, r1
 80019d8:	4930      	ldr	r1, [pc, #192]	; (8001a9c <displayReadings+0x12c>)
 80019da:	482b      	ldr	r0, [pc, #172]	; (8001a88 <displayReadings+0x118>)
 80019dc:	f006 fa20 	bl	8007e20 <siprintf>
		sprintf((char *)disp.s_line, "HSens2: %2.f%%", moisture_percentage[1]);
 80019e0:	4b2d      	ldr	r3, [pc, #180]	; (8001a98 <displayReadings+0x128>)
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	4618      	mov	r0, r3
 80019e6:	f7fe fdaf 	bl	8000548 <__aeabi_f2d>
 80019ea:	4602      	mov	r2, r0
 80019ec:	460b      	mov	r3, r1
 80019ee:	492c      	ldr	r1, [pc, #176]	; (8001aa0 <displayReadings+0x130>)
 80019f0:	4828      	ldr	r0, [pc, #160]	; (8001a94 <displayReadings+0x124>)
 80019f2:	f006 fa15 	bl	8007e20 <siprintf>
		break;
 80019f6:	e03b      	b.n	8001a70 <displayReadings+0x100>
	case 3:
		sprintf((char *)disp.f_line, "HSens3: %2.f%%", moisture_percentage[2]);
 80019f8:	4b27      	ldr	r3, [pc, #156]	; (8001a98 <displayReadings+0x128>)
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	4618      	mov	r0, r3
 80019fe:	f7fe fda3 	bl	8000548 <__aeabi_f2d>
 8001a02:	4602      	mov	r2, r0
 8001a04:	460b      	mov	r3, r1
 8001a06:	4927      	ldr	r1, [pc, #156]	; (8001aa4 <displayReadings+0x134>)
 8001a08:	481f      	ldr	r0, [pc, #124]	; (8001a88 <displayReadings+0x118>)
 8001a0a:	f006 fa09 	bl	8007e20 <siprintf>
		sprintf((char *)disp.s_line, "HSens4: %2.f%%", moisture_percentage[3]);
 8001a0e:	4b22      	ldr	r3, [pc, #136]	; (8001a98 <displayReadings+0x128>)
 8001a10:	68db      	ldr	r3, [r3, #12]
 8001a12:	4618      	mov	r0, r3
 8001a14:	f7fe fd98 	bl	8000548 <__aeabi_f2d>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	4922      	ldr	r1, [pc, #136]	; (8001aa8 <displayReadings+0x138>)
 8001a1e:	481d      	ldr	r0, [pc, #116]	; (8001a94 <displayReadings+0x124>)
 8001a20:	f006 f9fe 	bl	8007e20 <siprintf>
		break;
 8001a24:	e024      	b.n	8001a70 <displayReadings+0x100>
	case 4:
		sprintf((char *)disp.f_line, "HSens5: %2.f%%", moisture_percentage[4]);
 8001a26:	4b1c      	ldr	r3, [pc, #112]	; (8001a98 <displayReadings+0x128>)
 8001a28:	691b      	ldr	r3, [r3, #16]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7fe fd8c 	bl	8000548 <__aeabi_f2d>
 8001a30:	4602      	mov	r2, r0
 8001a32:	460b      	mov	r3, r1
 8001a34:	491d      	ldr	r1, [pc, #116]	; (8001aac <displayReadings+0x13c>)
 8001a36:	4814      	ldr	r0, [pc, #80]	; (8001a88 <displayReadings+0x118>)
 8001a38:	f006 f9f2 	bl	8007e20 <siprintf>
		sprintf((char *)disp.s_line, "HSens6: %2.f%%", moisture_percentage[5]);
 8001a3c:	4b16      	ldr	r3, [pc, #88]	; (8001a98 <displayReadings+0x128>)
 8001a3e:	695b      	ldr	r3, [r3, #20]
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7fe fd81 	bl	8000548 <__aeabi_f2d>
 8001a46:	4602      	mov	r2, r0
 8001a48:	460b      	mov	r3, r1
 8001a4a:	4919      	ldr	r1, [pc, #100]	; (8001ab0 <displayReadings+0x140>)
 8001a4c:	4811      	ldr	r0, [pc, #68]	; (8001a94 <displayReadings+0x124>)
 8001a4e:	f006 f9e7 	bl	8007e20 <siprintf>
		break;
 8001a52:	e00d      	b.n	8001a70 <displayReadings+0x100>
	case 5:
		sprintf((char *)disp.f_line, "Avg: %d%%", moistureAverage);
 8001a54:	4b17      	ldr	r3, [pc, #92]	; (8001ab4 <displayReadings+0x144>)
 8001a56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	4916      	ldr	r1, [pc, #88]	; (8001ab8 <displayReadings+0x148>)
 8001a5e:	480a      	ldr	r0, [pc, #40]	; (8001a88 <displayReadings+0x118>)
 8001a60:	f006 f9de 	bl	8007e20 <siprintf>
		sprintf((char *)disp.s_line, " ");
 8001a64:	4915      	ldr	r1, [pc, #84]	; (8001abc <displayReadings+0x14c>)
 8001a66:	480b      	ldr	r0, [pc, #44]	; (8001a94 <displayReadings+0x124>)
 8001a68:	f006 f9da 	bl	8007e20 <siprintf>
		break;
 8001a6c:	e000      	b.n	8001a70 <displayReadings+0x100>
	default:
		break;
 8001a6e:	bf00      	nop
	}
	lcd_display(&disp);
 8001a70:	4813      	ldr	r0, [pc, #76]	; (8001ac0 <displayReadings+0x150>)
 8001a72:	f7ff ff0f 	bl	8001894 <lcd_display>
}
 8001a76:	bf00      	nop
 8001a78:	3708      	adds	r7, #8
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	2000034c 	.word	0x2000034c
 8001a84:	0800a338 	.word	0x0800a338
 8001a88:	20000355 	.word	0x20000355
 8001a8c:	20000350 	.word	0x20000350
 8001a90:	0800a348 	.word	0x0800a348
 8001a94:	20000366 	.word	0x20000366
 8001a98:	20000334 	.word	0x20000334
 8001a9c:	0800a358 	.word	0x0800a358
 8001aa0:	0800a368 	.word	0x0800a368
 8001aa4:	0800a378 	.word	0x0800a378
 8001aa8:	0800a388 	.word	0x0800a388
 8001aac:	0800a398 	.word	0x0800a398
 8001ab0:	0800a3a8 	.word	0x0800a3a8
 8001ab4:	20000382 	.word	0x20000382
 8001ab8:	0800a3b8 	.word	0x0800a3b8
 8001abc:	0800a3c4 	.word	0x0800a3c4
 8001ac0:	20000354 	.word	0x20000354

08001ac4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001aca:	f000 fdfc 	bl	80026c6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ace:	f000 f865 	bl	8001b9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ad2:	f7ff fd3f 	bl	8001554 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ad6:	f7ff fd1f 	bl	8001518 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001ada:	f000 fae5 	bl	80020a8 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001ade:	f7ff fb95 	bl	800120c <MX_ADC1_Init>
  MX_I2C1_Init();
 8001ae2:	f7ff fdb5 	bl	8001650 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001ae6:	f000 fa21 	bl	8001f2c <MX_TIM2_Init>
  MX_TIM6_Init();
 8001aea:	f000 fa6d 	bl	8001fc8 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim2); 	 // Start timer2 w trybie normalnym
 8001aee:	481f      	ldr	r0, [pc, #124]	; (8001b6c <main+0xa8>)
 8001af0:	f004 fc0a 	bl	8006308 <HAL_TIM_Base_Start>

  disp.addr = (0x27 << 1);		 // Adres LCD'ka po I2C
 8001af4:	4b1e      	ldr	r3, [pc, #120]	; (8001b70 <main+0xac>)
 8001af6:	224e      	movs	r2, #78	; 0x4e
 8001af8:	701a      	strb	r2, [r3, #0]
  disp.bl = true;				 // Wcz podwietlenie
 8001afa:	4b1d      	ldr	r3, [pc, #116]	; (8001b70 <main+0xac>)
 8001afc:	2201      	movs	r2, #1
 8001afe:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
  lcd_init(&disp);				 // Inicjalizuj LCD
 8001b02:	481b      	ldr	r0, [pc, #108]	; (8001b70 <main+0xac>)
 8001b04:	f7ff fe3c 	bl	8001780 <lcd_init>
  HAL_Delay(500);				 // Bez tego delaya nie wstanie STMka po utracie zasilania
 8001b08:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001b0c:	f000 fe50 	bl	80027b0 <HAL_Delay>

  HAL_TIM_Base_Start_IT(&htim6); // Start timera6 w trybie przerwania
 8001b10:	4818      	ldr	r0, [pc, #96]	; (8001b74 <main+0xb0>)
 8001b12:	f004 fc45 	bl	80063a0 <HAL_TIM_Base_Start_IT>

HAL_GPIO_WritePin(WATER_PIN_GPIO_Port, WATER_PIN_Pin, GPIO_PIN_SET); // odwrcona logika wczania przekanika zatem trza poda stan wysoki zeby wyczy
 8001b16:	2201      	movs	r2, #1
 8001b18:	2108      	movs	r1, #8
 8001b1a:	4817      	ldr	r0, [pc, #92]	; (8001b78 <main+0xb4>)
 8001b1c:	f002 fdae 	bl	800467c <HAL_GPIO_WritePin>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /*Zwikszenie responsywnoci panelu sterowania*/
	 if (valueChanged == 1){
 8001b20:	4b16      	ldr	r3, [pc, #88]	; (8001b7c <main+0xb8>)
 8001b22:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b26:	2b01      	cmp	r3, #1
 8001b28:	d1fa      	bne.n	8001b20 <main+0x5c>
		 delay_us(500000);
 8001b2a:	4815      	ldr	r0, [pc, #84]	; (8001b80 <main+0xbc>)
 8001b2c:	f000 fd52 	bl	80025d4 <delay_us>
		 displayReadings(disp_No);
 8001b30:	4b14      	ldr	r3, [pc, #80]	; (8001b84 <main+0xc0>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7ff ff1b 	bl	8001970 <displayReadings>
		 sprintf(UartOutText, "C/%d/%d/%d\n", moistureThreshold, waterMode, waterTimeMins);
 8001b3a:	4b13      	ldr	r3, [pc, #76]	; (8001b88 <main+0xc4>)
 8001b3c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b40:	461a      	mov	r2, r3
 8001b42:	4b12      	ldr	r3, [pc, #72]	; (8001b8c <main+0xc8>)
 8001b44:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b48:	4619      	mov	r1, r3
 8001b4a:	4b11      	ldr	r3, [pc, #68]	; (8001b90 <main+0xcc>)
 8001b4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b50:	9300      	str	r3, [sp, #0]
 8001b52:	460b      	mov	r3, r1
 8001b54:	490f      	ldr	r1, [pc, #60]	; (8001b94 <main+0xd0>)
 8001b56:	4810      	ldr	r0, [pc, #64]	; (8001b98 <main+0xd4>)
 8001b58:	f006 f962 	bl	8007e20 <siprintf>
		 sendString_UART(UartOutText);
 8001b5c:	480e      	ldr	r0, [pc, #56]	; (8001b98 <main+0xd4>)
 8001b5e:	f000 fd51 	bl	8002604 <sendString_UART>

		 valueChanged = 0;
 8001b62:	4b06      	ldr	r3, [pc, #24]	; (8001b7c <main+0xb8>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	801a      	strh	r2, [r3, #0]
	 if (valueChanged == 1){
 8001b68:	e7da      	b.n	8001b20 <main+0x5c>
 8001b6a:	bf00      	nop
 8001b6c:	200003e4 	.word	0x200003e4
 8001b70:	20000354 	.word	0x20000354
 8001b74:	20000430 	.word	0x20000430
 8001b78:	48000400 	.word	0x48000400
 8001b7c:	20000386 	.word	0x20000386
 8001b80:	0007a120 	.word	0x0007a120
 8001b84:	20000000 	.word	0x20000000
 8001b88:	20000006 	.word	0x20000006
 8001b8c:	20000380 	.word	0x20000380
 8001b90:	20000008 	.word	0x20000008
 8001b94:	0800a3c8 	.word	0x0800a3c8
 8001b98:	200002b0 	.word	0x200002b0

08001b9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b096      	sub	sp, #88	; 0x58
 8001ba0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ba2:	f107 0314 	add.w	r3, r7, #20
 8001ba6:	2244      	movs	r2, #68	; 0x44
 8001ba8:	2100      	movs	r1, #0
 8001baa:	4618      	mov	r0, r3
 8001bac:	f005 fcc6 	bl	800753c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bb0:	463b      	mov	r3, r7
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	601a      	str	r2, [r3, #0]
 8001bb6:	605a      	str	r2, [r3, #4]
 8001bb8:	609a      	str	r2, [r3, #8]
 8001bba:	60da      	str	r2, [r3, #12]
 8001bbc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001bbe:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001bc2:	f003 f9c3 	bl	8004f4c <HAL_PWREx_ControlVoltageScaling>
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d001      	beq.n	8001bd0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001bcc:	f000 f848 	bl	8001c60 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001bd0:	f003 f99e 	bl	8004f10 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001bd4:	4b21      	ldr	r3, [pc, #132]	; (8001c5c <SystemClock_Config+0xc0>)
 8001bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001bda:	4a20      	ldr	r2, [pc, #128]	; (8001c5c <SystemClock_Config+0xc0>)
 8001bdc:	f023 0318 	bic.w	r3, r3, #24
 8001be0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001be4:	2314      	movs	r3, #20
 8001be6:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001be8:	2301      	movs	r3, #1
 8001bea:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001bec:	2301      	movs	r3, #1
 8001bee:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001bf4:	2360      	movs	r3, #96	; 0x60
 8001bf6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bf8:	2302      	movs	r3, #2
 8001bfa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001c00:	2301      	movs	r3, #1
 8001c02:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 36;
 8001c04:	2324      	movs	r3, #36	; 0x24
 8001c06:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001c08:	2307      	movs	r3, #7
 8001c0a:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001c0c:	2302      	movs	r3, #2
 8001c0e:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001c10:	2302      	movs	r3, #2
 8001c12:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c14:	f107 0314 	add.w	r3, r7, #20
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f003 f9ed 	bl	8004ff8 <HAL_RCC_OscConfig>
 8001c1e:	4603      	mov	r3, r0
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d001      	beq.n	8001c28 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8001c24:	f000 f81c 	bl	8001c60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c28:	230f      	movs	r3, #15
 8001c2a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c2c:	2303      	movs	r3, #3
 8001c2e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c30:	2300      	movs	r3, #0
 8001c32:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c34:	2300      	movs	r3, #0
 8001c36:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001c3c:	463b      	mov	r3, r7
 8001c3e:	2104      	movs	r1, #4
 8001c40:	4618      	mov	r0, r3
 8001c42:	f003 fded 	bl	8005820 <HAL_RCC_ClockConfig>
 8001c46:	4603      	mov	r3, r0
 8001c48:	2b00      	cmp	r3, #0
 8001c4a:	d001      	beq.n	8001c50 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8001c4c:	f000 f808 	bl	8001c60 <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001c50:	f004 fa00 	bl	8006054 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001c54:	bf00      	nop
 8001c56:	3758      	adds	r7, #88	; 0x58
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	bd80      	pop	{r7, pc}
 8001c5c:	40021000 	.word	0x40021000

08001c60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c60:	b480      	push	{r7}
 8001c62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c64:	b672      	cpsid	i
}
 8001c66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c68:	e7fe      	b.n	8001c68 <Error_Handler+0x8>
	...

08001c6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c72:	4b0f      	ldr	r3, [pc, #60]	; (8001cb0 <HAL_MspInit+0x44>)
 8001c74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c76:	4a0e      	ldr	r2, [pc, #56]	; (8001cb0 <HAL_MspInit+0x44>)
 8001c78:	f043 0301 	orr.w	r3, r3, #1
 8001c7c:	6613      	str	r3, [r2, #96]	; 0x60
 8001c7e:	4b0c      	ldr	r3, [pc, #48]	; (8001cb0 <HAL_MspInit+0x44>)
 8001c80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c82:	f003 0301 	and.w	r3, r3, #1
 8001c86:	607b      	str	r3, [r7, #4]
 8001c88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c8a:	4b09      	ldr	r3, [pc, #36]	; (8001cb0 <HAL_MspInit+0x44>)
 8001c8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c8e:	4a08      	ldr	r2, [pc, #32]	; (8001cb0 <HAL_MspInit+0x44>)
 8001c90:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c94:	6593      	str	r3, [r2, #88]	; 0x58
 8001c96:	4b06      	ldr	r3, [pc, #24]	; (8001cb0 <HAL_MspInit+0x44>)
 8001c98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c9e:	603b      	str	r3, [r7, #0]
 8001ca0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ca2:	bf00      	nop
 8001ca4:	370c      	adds	r7, #12
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr
 8001cae:	bf00      	nop
 8001cb0:	40021000 	.word	0x40021000

08001cb4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cb8:	e7fe      	b.n	8001cb8 <NMI_Handler+0x4>

08001cba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cba:	b480      	push	{r7}
 8001cbc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cbe:	e7fe      	b.n	8001cbe <HardFault_Handler+0x4>

08001cc0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cc4:	e7fe      	b.n	8001cc4 <MemManage_Handler+0x4>

08001cc6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cca:	e7fe      	b.n	8001cca <BusFault_Handler+0x4>

08001ccc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cd0:	e7fe      	b.n	8001cd0 <UsageFault_Handler+0x4>

08001cd2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cd2:	b480      	push	{r7}
 8001cd4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cd6:	bf00      	nop
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ce4:	bf00      	nop
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr

08001cee <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cf2:	bf00      	nop
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d00:	f000 fd36 	bl	8002770 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d04:	bf00      	nop
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B_MODE_Pin);
 8001d0c:	2010      	movs	r0, #16
 8001d0e:	f002 fccd 	bl	80046ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001d12:	bf00      	nop
 8001d14:	bd80      	pop	{r7, pc}
	...

08001d18 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001d1c:	4802      	ldr	r0, [pc, #8]	; (8001d28 <DMA1_Channel1_IRQHandler+0x10>)
 8001d1e:	f002 fa4b 	bl	80041b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	20000268 	.word	0x20000268

08001d2c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B_WATER_Pin);
 8001d30:	2020      	movs	r0, #32
 8001d32:	f002 fcbb 	bl	80046ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(T_DOWN_Pin);
 8001d36:	2040      	movs	r0, #64	; 0x40
 8001d38:	f002 fcb8 	bl	80046ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(TR_UP_Pin);
 8001d3c:	2080      	movs	r0, #128	; 0x80
 8001d3e:	f002 fcb5 	bl	80046ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001d42:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001d46:	f002 fcb1 	bl	80046ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d4e:	b580      	push	{r7, lr}
 8001d50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(T_UP_Pin);
 8001d52:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001d56:	f002 fca9 	bl	80046ac <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(TR_DOWN_Pin);
 8001d5a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001d5e:	f002 fca5 	bl	80046ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d62:	bf00      	nop
 8001d64:	bd80      	pop	{r7, pc}
	...

08001d68 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001d6c:	4802      	ldr	r0, [pc, #8]	; (8001d78 <TIM6_DAC_IRQHandler+0x10>)
 8001d6e:	f004 fb6b 	bl	8006448 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001d72:	bf00      	nop
 8001d74:	bd80      	pop	{r7, pc}
 8001d76:	bf00      	nop
 8001d78:	20000430 	.word	0x20000430

08001d7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
	return 1;
 8001d80:	2301      	movs	r3, #1
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	46bd      	mov	sp, r7
 8001d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8a:	4770      	bx	lr

08001d8c <_kill>:

int _kill(int pid, int sig)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b082      	sub	sp, #8
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d96:	f005 fba7 	bl	80074e8 <__errno>
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	2216      	movs	r2, #22
 8001d9e:	601a      	str	r2, [r3, #0]
	return -1;
 8001da0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001da4:	4618      	mov	r0, r3
 8001da6:	3708      	adds	r7, #8
 8001da8:	46bd      	mov	sp, r7
 8001daa:	bd80      	pop	{r7, pc}

08001dac <_exit>:

void _exit (int status)
{
 8001dac:	b580      	push	{r7, lr}
 8001dae:	b082      	sub	sp, #8
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001db4:	f04f 31ff 	mov.w	r1, #4294967295
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	f7ff ffe7 	bl	8001d8c <_kill>
	while (1) {}		/* Make sure we hang here */
 8001dbe:	e7fe      	b.n	8001dbe <_exit+0x12>

08001dc0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b086      	sub	sp, #24
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	60f8      	str	r0, [r7, #12]
 8001dc8:	60b9      	str	r1, [r7, #8]
 8001dca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dcc:	2300      	movs	r3, #0
 8001dce:	617b      	str	r3, [r7, #20]
 8001dd0:	e00a      	b.n	8001de8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001dd2:	f3af 8000 	nop.w
 8001dd6:	4601      	mov	r1, r0
 8001dd8:	68bb      	ldr	r3, [r7, #8]
 8001dda:	1c5a      	adds	r2, r3, #1
 8001ddc:	60ba      	str	r2, [r7, #8]
 8001dde:	b2ca      	uxtb	r2, r1
 8001de0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	3301      	adds	r3, #1
 8001de6:	617b      	str	r3, [r7, #20]
 8001de8:	697a      	ldr	r2, [r7, #20]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	429a      	cmp	r2, r3
 8001dee:	dbf0      	blt.n	8001dd2 <_read+0x12>
	}

return len;
 8001df0:	687b      	ldr	r3, [r7, #4]
}
 8001df2:	4618      	mov	r0, r3
 8001df4:	3718      	adds	r7, #24
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}

08001dfa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b086      	sub	sp, #24
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	60f8      	str	r0, [r7, #12]
 8001e02:	60b9      	str	r1, [r7, #8]
 8001e04:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e06:	2300      	movs	r3, #0
 8001e08:	617b      	str	r3, [r7, #20]
 8001e0a:	e009      	b.n	8001e20 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	1c5a      	adds	r2, r3, #1
 8001e10:	60ba      	str	r2, [r7, #8]
 8001e12:	781b      	ldrb	r3, [r3, #0]
 8001e14:	4618      	mov	r0, r3
 8001e16:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	617b      	str	r3, [r7, #20]
 8001e20:	697a      	ldr	r2, [r7, #20]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	dbf1      	blt.n	8001e0c <_write+0x12>
	}
	return len;
 8001e28:	687b      	ldr	r3, [r7, #4]
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	3718      	adds	r7, #24
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd80      	pop	{r7, pc}

08001e32 <_close>:

int _close(int file)
{
 8001e32:	b480      	push	{r7}
 8001e34:	b083      	sub	sp, #12
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	6078      	str	r0, [r7, #4]
	return -1;
 8001e3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e3e:	4618      	mov	r0, r3
 8001e40:	370c      	adds	r7, #12
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr

08001e4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e4a:	b480      	push	{r7}
 8001e4c:	b083      	sub	sp, #12
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
 8001e52:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e5a:	605a      	str	r2, [r3, #4]
	return 0;
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	4618      	mov	r0, r3
 8001e60:	370c      	adds	r7, #12
 8001e62:	46bd      	mov	sp, r7
 8001e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e68:	4770      	bx	lr

08001e6a <_isatty>:

int _isatty(int file)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	b083      	sub	sp, #12
 8001e6e:	af00      	add	r7, sp, #0
 8001e70:	6078      	str	r0, [r7, #4]
	return 1;
 8001e72:	2301      	movs	r3, #1
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr

08001e80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e80:	b480      	push	{r7}
 8001e82:	b085      	sub	sp, #20
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]
	return 0;
 8001e8c:	2300      	movs	r3, #0
}
 8001e8e:	4618      	mov	r0, r3
 8001e90:	3714      	adds	r7, #20
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
	...

08001e9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b086      	sub	sp, #24
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ea4:	4a14      	ldr	r2, [pc, #80]	; (8001ef8 <_sbrk+0x5c>)
 8001ea6:	4b15      	ldr	r3, [pc, #84]	; (8001efc <_sbrk+0x60>)
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001eac:	697b      	ldr	r3, [r7, #20]
 8001eae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001eb0:	4b13      	ldr	r3, [pc, #76]	; (8001f00 <_sbrk+0x64>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d102      	bne.n	8001ebe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001eb8:	4b11      	ldr	r3, [pc, #68]	; (8001f00 <_sbrk+0x64>)
 8001eba:	4a12      	ldr	r2, [pc, #72]	; (8001f04 <_sbrk+0x68>)
 8001ebc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ebe:	4b10      	ldr	r3, [pc, #64]	; (8001f00 <_sbrk+0x64>)
 8001ec0:	681a      	ldr	r2, [r3, #0]
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4413      	add	r3, r2
 8001ec6:	693a      	ldr	r2, [r7, #16]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d207      	bcs.n	8001edc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ecc:	f005 fb0c 	bl	80074e8 <__errno>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	220c      	movs	r2, #12
 8001ed4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ed6:	f04f 33ff 	mov.w	r3, #4294967295
 8001eda:	e009      	b.n	8001ef0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001edc:	4b08      	ldr	r3, [pc, #32]	; (8001f00 <_sbrk+0x64>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ee2:	4b07      	ldr	r3, [pc, #28]	; (8001f00 <_sbrk+0x64>)
 8001ee4:	681a      	ldr	r2, [r3, #0]
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	4413      	add	r3, r2
 8001eea:	4a05      	ldr	r2, [pc, #20]	; (8001f00 <_sbrk+0x64>)
 8001eec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001eee:	68fb      	ldr	r3, [r7, #12]
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3718      	adds	r7, #24
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	20010000 	.word	0x20010000
 8001efc:	00000400 	.word	0x00000400
 8001f00:	200003e0 	.word	0x200003e0
 8001f04:	20000518 	.word	0x20000518

08001f08 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001f0c:	4b06      	ldr	r3, [pc, #24]	; (8001f28 <SystemInit+0x20>)
 8001f0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f12:	4a05      	ldr	r2, [pc, #20]	; (8001f28 <SystemInit+0x20>)
 8001f14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001f1c:	bf00      	nop
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr
 8001f26:	bf00      	nop
 8001f28:	e000ed00 	.word	0xe000ed00

08001f2c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b088      	sub	sp, #32
 8001f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f32:	f107 0310 	add.w	r3, r7, #16
 8001f36:	2200      	movs	r2, #0
 8001f38:	601a      	str	r2, [r3, #0]
 8001f3a:	605a      	str	r2, [r3, #4]
 8001f3c:	609a      	str	r2, [r3, #8]
 8001f3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f40:	1d3b      	adds	r3, r7, #4
 8001f42:	2200      	movs	r2, #0
 8001f44:	601a      	str	r2, [r3, #0]
 8001f46:	605a      	str	r2, [r3, #4]
 8001f48:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f4a:	4b1e      	ldr	r3, [pc, #120]	; (8001fc4 <MX_TIM2_Init+0x98>)
 8001f4c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001f50:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001f52:	4b1c      	ldr	r3, [pc, #112]	; (8001fc4 <MX_TIM2_Init+0x98>)
 8001f54:	2247      	movs	r2, #71	; 0x47
 8001f56:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f58:	4b1a      	ldr	r3, [pc, #104]	; (8001fc4 <MX_TIM2_Init+0x98>)
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001f5e:	4b19      	ldr	r3, [pc, #100]	; (8001fc4 <MX_TIM2_Init+0x98>)
 8001f60:	f04f 32ff 	mov.w	r2, #4294967295
 8001f64:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f66:	4b17      	ldr	r3, [pc, #92]	; (8001fc4 <MX_TIM2_Init+0x98>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f6c:	4b15      	ldr	r3, [pc, #84]	; (8001fc4 <MX_TIM2_Init+0x98>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f72:	4814      	ldr	r0, [pc, #80]	; (8001fc4 <MX_TIM2_Init+0x98>)
 8001f74:	f004 f970 	bl	8006258 <HAL_TIM_Base_Init>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d001      	beq.n	8001f82 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001f7e:	f7ff fe6f 	bl	8001c60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f86:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f88:	f107 0310 	add.w	r3, r7, #16
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	480d      	ldr	r0, [pc, #52]	; (8001fc4 <MX_TIM2_Init+0x98>)
 8001f90:	f004 fb79 	bl	8006686 <HAL_TIM_ConfigClockSource>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d001      	beq.n	8001f9e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001f9a:	f7ff fe61 	bl	8001c60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001fa6:	1d3b      	adds	r3, r7, #4
 8001fa8:	4619      	mov	r1, r3
 8001faa:	4806      	ldr	r0, [pc, #24]	; (8001fc4 <MX_TIM2_Init+0x98>)
 8001fac:	f004 fd5a 	bl	8006a64 <HAL_TIMEx_MasterConfigSynchronization>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001fb6:	f7ff fe53 	bl	8001c60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001fba:	bf00      	nop
 8001fbc:	3720      	adds	r7, #32
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	200003e4 	.word	0x200003e4

08001fc8 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fce:	1d3b      	adds	r3, r7, #4
 8001fd0:	2200      	movs	r2, #0
 8001fd2:	601a      	str	r2, [r3, #0]
 8001fd4:	605a      	str	r2, [r3, #4]
 8001fd6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001fd8:	4b15      	ldr	r3, [pc, #84]	; (8002030 <MX_TIM6_Init+0x68>)
 8001fda:	4a16      	ldr	r2, [pc, #88]	; (8002034 <MX_TIM6_Init+0x6c>)
 8001fdc:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 7200-1;
 8001fde:	4b14      	ldr	r3, [pc, #80]	; (8002030 <MX_TIM6_Init+0x68>)
 8001fe0:	f641 421f 	movw	r2, #7199	; 0x1c1f
 8001fe4:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fe6:	4b12      	ldr	r3, [pc, #72]	; (8002030 <MX_TIM6_Init+0x68>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000;
 8001fec:	4b10      	ldr	r3, [pc, #64]	; (8002030 <MX_TIM6_Init+0x68>)
 8001fee:	f242 7210 	movw	r2, #10000	; 0x2710
 8001ff2:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ff4:	4b0e      	ldr	r3, [pc, #56]	; (8002030 <MX_TIM6_Init+0x68>)
 8001ff6:	2200      	movs	r2, #0
 8001ff8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001ffa:	480d      	ldr	r0, [pc, #52]	; (8002030 <MX_TIM6_Init+0x68>)
 8001ffc:	f004 f92c 	bl	8006258 <HAL_TIM_Base_Init>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8002006:	f7ff fe2b 	bl	8001c60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800200a:	2300      	movs	r3, #0
 800200c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800200e:	2300      	movs	r3, #0
 8002010:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002012:	1d3b      	adds	r3, r7, #4
 8002014:	4619      	mov	r1, r3
 8002016:	4806      	ldr	r0, [pc, #24]	; (8002030 <MX_TIM6_Init+0x68>)
 8002018:	f004 fd24 	bl	8006a64 <HAL_TIMEx_MasterConfigSynchronization>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	d001      	beq.n	8002026 <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8002022:	f7ff fe1d 	bl	8001c60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8002026:	bf00      	nop
 8002028:	3710      	adds	r7, #16
 800202a:	46bd      	mov	sp, r7
 800202c:	bd80      	pop	{r7, pc}
 800202e:	bf00      	nop
 8002030:	20000430 	.word	0x20000430
 8002034:	40001000 	.word	0x40001000

08002038 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b084      	sub	sp, #16
 800203c:	af00      	add	r7, sp, #0
 800203e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002048:	d10c      	bne.n	8002064 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800204a:	4b15      	ldr	r3, [pc, #84]	; (80020a0 <HAL_TIM_Base_MspInit+0x68>)
 800204c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800204e:	4a14      	ldr	r2, [pc, #80]	; (80020a0 <HAL_TIM_Base_MspInit+0x68>)
 8002050:	f043 0301 	orr.w	r3, r3, #1
 8002054:	6593      	str	r3, [r2, #88]	; 0x58
 8002056:	4b12      	ldr	r3, [pc, #72]	; (80020a0 <HAL_TIM_Base_MspInit+0x68>)
 8002058:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800205a:	f003 0301 	and.w	r3, r3, #1
 800205e:	60fb      	str	r3, [r7, #12]
 8002060:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002062:	e018      	b.n	8002096 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM6)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a0e      	ldr	r2, [pc, #56]	; (80020a4 <HAL_TIM_Base_MspInit+0x6c>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d113      	bne.n	8002096 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800206e:	4b0c      	ldr	r3, [pc, #48]	; (80020a0 <HAL_TIM_Base_MspInit+0x68>)
 8002070:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002072:	4a0b      	ldr	r2, [pc, #44]	; (80020a0 <HAL_TIM_Base_MspInit+0x68>)
 8002074:	f043 0310 	orr.w	r3, r3, #16
 8002078:	6593      	str	r3, [r2, #88]	; 0x58
 800207a:	4b09      	ldr	r3, [pc, #36]	; (80020a0 <HAL_TIM_Base_MspInit+0x68>)
 800207c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800207e:	f003 0310 	and.w	r3, r3, #16
 8002082:	60bb      	str	r3, [r7, #8]
 8002084:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8002086:	2200      	movs	r2, #0
 8002088:	2100      	movs	r1, #0
 800208a:	2036      	movs	r0, #54	; 0x36
 800208c:	f001 ff07 	bl	8003e9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002090:	2036      	movs	r0, #54	; 0x36
 8002092:	f001 ff20 	bl	8003ed6 <HAL_NVIC_EnableIRQ>
}
 8002096:	bf00      	nop
 8002098:	3710      	adds	r7, #16
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	40021000 	.word	0x40021000
 80020a4:	40001000 	.word	0x40001000

080020a8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80020ac:	4b14      	ldr	r3, [pc, #80]	; (8002100 <MX_USART2_UART_Init+0x58>)
 80020ae:	4a15      	ldr	r2, [pc, #84]	; (8002104 <MX_USART2_UART_Init+0x5c>)
 80020b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80020b2:	4b13      	ldr	r3, [pc, #76]	; (8002100 <MX_USART2_UART_Init+0x58>)
 80020b4:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 80020b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80020ba:	4b11      	ldr	r3, [pc, #68]	; (8002100 <MX_USART2_UART_Init+0x58>)
 80020bc:	2200      	movs	r2, #0
 80020be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80020c0:	4b0f      	ldr	r3, [pc, #60]	; (8002100 <MX_USART2_UART_Init+0x58>)
 80020c2:	2200      	movs	r2, #0
 80020c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80020c6:	4b0e      	ldr	r3, [pc, #56]	; (8002100 <MX_USART2_UART_Init+0x58>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80020cc:	4b0c      	ldr	r3, [pc, #48]	; (8002100 <MX_USART2_UART_Init+0x58>)
 80020ce:	220c      	movs	r2, #12
 80020d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020d2:	4b0b      	ldr	r3, [pc, #44]	; (8002100 <MX_USART2_UART_Init+0x58>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80020d8:	4b09      	ldr	r3, [pc, #36]	; (8002100 <MX_USART2_UART_Init+0x58>)
 80020da:	2200      	movs	r2, #0
 80020dc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020de:	4b08      	ldr	r3, [pc, #32]	; (8002100 <MX_USART2_UART_Init+0x58>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020e4:	4b06      	ldr	r3, [pc, #24]	; (8002100 <MX_USART2_UART_Init+0x58>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020ea:	4805      	ldr	r0, [pc, #20]	; (8002100 <MX_USART2_UART_Init+0x58>)
 80020ec:	f004 fd3e 	bl	8006b6c <HAL_UART_Init>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80020f6:	f7ff fdb3 	bl	8001c60 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80020fa:	bf00      	nop
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	2000047c 	.word	0x2000047c
 8002104:	40004400 	.word	0x40004400

08002108 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b09e      	sub	sp, #120	; 0x78
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002110:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	605a      	str	r2, [r3, #4]
 800211a:	609a      	str	r2, [r3, #8]
 800211c:	60da      	str	r2, [r3, #12]
 800211e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002120:	f107 0310 	add.w	r3, r7, #16
 8002124:	2254      	movs	r2, #84	; 0x54
 8002126:	2100      	movs	r1, #0
 8002128:	4618      	mov	r0, r3
 800212a:	f005 fa07 	bl	800753c <memset>
  if(uartHandle->Instance==USART2)
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a28      	ldr	r2, [pc, #160]	; (80021d4 <HAL_UART_MspInit+0xcc>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d148      	bne.n	80021ca <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002138:	2302      	movs	r3, #2
 800213a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800213c:	2300      	movs	r3, #0
 800213e:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002140:	f107 0310 	add.w	r3, r7, #16
 8002144:	4618      	mov	r0, r3
 8002146:	f003 fd8f 	bl	8005c68 <HAL_RCCEx_PeriphCLKConfig>
 800214a:	4603      	mov	r3, r0
 800214c:	2b00      	cmp	r3, #0
 800214e:	d001      	beq.n	8002154 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002150:	f7ff fd86 	bl	8001c60 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002154:	4b20      	ldr	r3, [pc, #128]	; (80021d8 <HAL_UART_MspInit+0xd0>)
 8002156:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002158:	4a1f      	ldr	r2, [pc, #124]	; (80021d8 <HAL_UART_MspInit+0xd0>)
 800215a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800215e:	6593      	str	r3, [r2, #88]	; 0x58
 8002160:	4b1d      	ldr	r3, [pc, #116]	; (80021d8 <HAL_UART_MspInit+0xd0>)
 8002162:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002164:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002168:	60fb      	str	r3, [r7, #12]
 800216a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800216c:	4b1a      	ldr	r3, [pc, #104]	; (80021d8 <HAL_UART_MspInit+0xd0>)
 800216e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002170:	4a19      	ldr	r2, [pc, #100]	; (80021d8 <HAL_UART_MspInit+0xd0>)
 8002172:	f043 0301 	orr.w	r3, r3, #1
 8002176:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002178:	4b17      	ldr	r3, [pc, #92]	; (80021d8 <HAL_UART_MspInit+0xd0>)
 800217a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800217c:	f003 0301 	and.w	r3, r3, #1
 8002180:	60bb      	str	r3, [r7, #8]
 8002182:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8002184:	2304      	movs	r3, #4
 8002186:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002188:	2302      	movs	r3, #2
 800218a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218c:	2300      	movs	r3, #0
 800218e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002190:	2303      	movs	r3, #3
 8002192:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002194:	2307      	movs	r3, #7
 8002196:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8002198:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800219c:	4619      	mov	r1, r3
 800219e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021a2:	f002 f8e9 	bl	8004378 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 80021a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80021aa:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021ac:	2302      	movs	r3, #2
 80021ae:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b0:	2300      	movs	r3, #0
 80021b2:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021b4:	2303      	movs	r3, #3
 80021b6:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 80021b8:	2303      	movs	r3, #3
 80021ba:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80021bc:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80021c0:	4619      	mov	r1, r3
 80021c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021c6:	f002 f8d7 	bl	8004378 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80021ca:	bf00      	nop
 80021cc:	3778      	adds	r7, #120	; 0x78
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	40004400 	.word	0x40004400
 80021d8:	40021000 	.word	0x40021000

080021dc <HAL_TIM_PeriodElapsedCallback>:
	#include "string.h"
	#include "stdio.h"
	#include "lcd_i2c.h"
/*==============================Callbacki przerwa==============================*/
	/*Przerwanie po upyniciu tim6 rwnego 10000 cykli (po sekundzie) - zebranie danych z czujnikw po przekroczeniu progu sensorRead_freq - clock 72MHz prescaler 7200-1, cycles 10000*/
	void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
		/*Odwieanie si pomiarw z czujnika i wywietlacza */
		if ((count == sensorRead_freq) || (count == 0)){
 80021e4:	4b61      	ldr	r3, [pc, #388]	; (800236c <HAL_TIM_PeriodElapsedCallback+0x190>)
 80021e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021ea:	461a      	mov	r2, r3
 80021ec:	4b60      	ldr	r3, [pc, #384]	; (8002370 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d003      	beq.n	80021fc <HAL_TIM_PeriodElapsedCallback+0x20>
 80021f4:	4b5e      	ldr	r3, [pc, #376]	; (8002370 <HAL_TIM_PeriodElapsedCallback+0x194>)
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d106      	bne.n	800220a <HAL_TIM_PeriodElapsedCallback+0x2e>
			analogDeviceReadDMA();
 80021fc:	f7fe fea8 	bl	8000f50 <analogDeviceReadDMA>
			displayReadings(disp_No);
 8002200:	4b5c      	ldr	r3, [pc, #368]	; (8002374 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4618      	mov	r0, r3
 8002206:	f7ff fbb3 	bl	8001970 <displayReadings>
		}
		/*============================================================*/
		/*Logika zaczania si podlewania automatycznie - Jeli tryb jest auto i rednia wilgoci mniejsza od progu zacz podlewanie, dodatkowo eby co pomiar nie wcza na nowo podlewania co sekund  */
		if(waterMode == 1 && moistureThreshold >= moistureAverage ){
 800220a:	4b5b      	ldr	r3, [pc, #364]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 800220c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002210:	2b01      	cmp	r3, #1
 8002212:	d119      	bne.n	8002248 <HAL_TIM_PeriodElapsedCallback+0x6c>
 8002214:	4b59      	ldr	r3, [pc, #356]	; (800237c <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8002216:	f9b3 2000 	ldrsh.w	r2, [r3]
 800221a:	4b59      	ldr	r3, [pc, #356]	; (8002380 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 800221c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002220:	429a      	cmp	r2, r3
 8002222:	db11      	blt.n	8002248 <HAL_TIM_PeriodElapsedCallback+0x6c>
			if (isIrrigON == 0){
 8002224:	4b57      	ldr	r3, [pc, #348]	; (8002384 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002226:	f9b3 3000 	ldrsh.w	r3, [r3]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d107      	bne.n	800223e <HAL_TIM_PeriodElapsedCallback+0x62>
				HAL_GPIO_WritePin(WATER_PIN_GPIO_Port, WATER_PIN_Pin, GPIO_PIN_RESET);
 800222e:	2200      	movs	r2, #0
 8002230:	2108      	movs	r1, #8
 8002232:	4855      	ldr	r0, [pc, #340]	; (8002388 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8002234:	f002 fa22 	bl	800467c <HAL_GPIO_WritePin>
				isIrrigON = 1;
 8002238:	4b52      	ldr	r3, [pc, #328]	; (8002384 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 800223a:	2201      	movs	r2, #1
 800223c:	801a      	strh	r2, [r3, #0]
			}
			count2++;
 800223e:	4b53      	ldr	r3, [pc, #332]	; (800238c <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	3301      	adds	r3, #1
 8002244:	4a51      	ldr	r2, [pc, #324]	; (800238c <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002246:	6013      	str	r3, [r2, #0]
		}
					/*Po upyniciu czasu podlewania wycz pin i zresestuj count2 */
		if (count2 >= waterTimeMins && waterMode == 1 ){ // waterTime w sekundach
 8002248:	4b51      	ldr	r3, [pc, #324]	; (8002390 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 800224a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800224e:	461a      	mov	r2, r3
 8002250:	4b4e      	ldr	r3, [pc, #312]	; (800238c <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	429a      	cmp	r2, r3
 8002256:	dc16      	bgt.n	8002286 <HAL_TIM_PeriodElapsedCallback+0xaa>
 8002258:	4b47      	ldr	r3, [pc, #284]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 800225a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800225e:	2b01      	cmp	r3, #1
 8002260:	d111      	bne.n	8002286 <HAL_TIM_PeriodElapsedCallback+0xaa>
			HAL_GPIO_WritePin(WATER_PIN_GPIO_Port, WATER_PIN_Pin, GPIO_PIN_SET);
 8002262:	2201      	movs	r2, #1
 8002264:	2108      	movs	r1, #8
 8002266:	4848      	ldr	r0, [pc, #288]	; (8002388 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8002268:	f002 fa08 	bl	800467c <HAL_GPIO_WritePin>
			count2 = 0;
 800226c:	4b47      	ldr	r3, [pc, #284]	; (800238c <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 800226e:	2200      	movs	r2, #0
 8002270:	601a      	str	r2, [r3, #0]
			isIrrigON = 0;
 8002272:	4b44      	ldr	r3, [pc, #272]	; (8002384 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002274:	2200      	movs	r2, #0
 8002276:	801a      	strh	r2, [r3, #0]
			/*Odwie pomiary po podlaniu*/
			analogDeviceReadDMA();
 8002278:	f7fe fe6a 	bl	8000f50 <analogDeviceReadDMA>
			displayReadings(disp_No);
 800227c:	4b3d      	ldr	r3, [pc, #244]	; (8002374 <HAL_TIM_PeriodElapsedCallback+0x198>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4618      	mov	r0, r3
 8002282:	f7ff fb75 	bl	8001970 <displayReadings>
		}
		/*============================================================*/
		 /*Odpalanie podlewania z przycisku - nie mona przez interrupt handler bo jak policzysz czas xd */
		if (waterMode == 0 && waterButtonPressed == 1){
 8002286:	4b3c      	ldr	r3, [pc, #240]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8002288:	f9b3 3000 	ldrsh.w	r3, [r3]
 800228c:	2b00      	cmp	r3, #0
 800228e:	d12c      	bne.n	80022ea <HAL_TIM_PeriodElapsedCallback+0x10e>
 8002290:	4b40      	ldr	r3, [pc, #256]	; (8002394 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8002292:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002296:	2b01      	cmp	r3, #1
 8002298:	d127      	bne.n	80022ea <HAL_TIM_PeriodElapsedCallback+0x10e>
			if (isIrrigONMan == 0){
 800229a:	4b3f      	ldr	r3, [pc, #252]	; (8002398 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 800229c:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d107      	bne.n	80022b4 <HAL_TIM_PeriodElapsedCallback+0xd8>
				HAL_GPIO_WritePin(WATER_PIN_GPIO_Port, WATER_PIN_Pin, GPIO_PIN_RESET);
 80022a4:	2200      	movs	r2, #0
 80022a6:	2108      	movs	r1, #8
 80022a8:	4837      	ldr	r0, [pc, #220]	; (8002388 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 80022aa:	f002 f9e7 	bl	800467c <HAL_GPIO_WritePin>
				isIrrigONMan = 1;
 80022ae:	4b3a      	ldr	r3, [pc, #232]	; (8002398 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 80022b0:	2201      	movs	r2, #1
 80022b2:	801a      	strh	r2, [r3, #0]
			}
			count2++;
 80022b4:	4b35      	ldr	r3, [pc, #212]	; (800238c <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	3301      	adds	r3, #1
 80022ba:	4a34      	ldr	r2, [pc, #208]	; (800238c <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80022bc:	6013      	str	r3, [r2, #0]

			if (count2 >= waterTimeMins){ // waterTime w sekundach
 80022be:	4b34      	ldr	r3, [pc, #208]	; (8002390 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
 80022c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022c4:	461a      	mov	r2, r3
 80022c6:	4b31      	ldr	r3, [pc, #196]	; (800238c <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	dc0d      	bgt.n	80022ea <HAL_TIM_PeriodElapsedCallback+0x10e>
				HAL_GPIO_WritePin(WATER_PIN_GPIO_Port, WATER_PIN_Pin, GPIO_PIN_SET);
 80022ce:	2201      	movs	r2, #1
 80022d0:	2108      	movs	r1, #8
 80022d2:	482d      	ldr	r0, [pc, #180]	; (8002388 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 80022d4:	f002 f9d2 	bl	800467c <HAL_GPIO_WritePin>
				count2 = 0;
 80022d8:	4b2c      	ldr	r3, [pc, #176]	; (800238c <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 80022da:	2200      	movs	r2, #0
 80022dc:	601a      	str	r2, [r3, #0]
				waterButtonPressed = 0;
 80022de:	4b2d      	ldr	r3, [pc, #180]	; (8002394 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 80022e0:	2200      	movs	r2, #0
 80022e2:	801a      	strh	r2, [r3, #0]
				isIrrigONMan = 0;
 80022e4:	4b2c      	ldr	r3, [pc, #176]	; (8002398 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 80022e6:	2200      	movs	r2, #0
 80022e8:	801a      	strh	r2, [r3, #0]
			}
		}
		/*============================================================*/

		/*Przy wczeniu trybu manualnego upewni si e wyczy si pin podlewajcy*/
		if(waterMode == 0 && isIrrigON == 1){
 80022ea:	4b23      	ldr	r3, [pc, #140]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 80022ec:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d10f      	bne.n	8002314 <HAL_TIM_PeriodElapsedCallback+0x138>
 80022f4:	4b23      	ldr	r3, [pc, #140]	; (8002384 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 80022f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022fa:	2b01      	cmp	r3, #1
 80022fc:	d10a      	bne.n	8002314 <HAL_TIM_PeriodElapsedCallback+0x138>
			HAL_GPIO_WritePin(WATER_PIN_GPIO_Port, WATER_PIN_Pin, GPIO_PIN_SET);
 80022fe:	2201      	movs	r2, #1
 8002300:	2108      	movs	r1, #8
 8002302:	4821      	ldr	r0, [pc, #132]	; (8002388 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8002304:	f002 f9ba 	bl	800467c <HAL_GPIO_WritePin>
			count2 = 0;
 8002308:	4b20      	ldr	r3, [pc, #128]	; (800238c <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 800230a:	2200      	movs	r2, #0
 800230c:	601a      	str	r2, [r3, #0]
			isIrrigON = 0;
 800230e:	4b1d      	ldr	r3, [pc, #116]	; (8002384 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002310:	2200      	movs	r2, #0
 8002312:	801a      	strh	r2, [r3, #0]
		}


		if(waterMode == 1 && isIrrigONMan == 1){
 8002314:	4b18      	ldr	r3, [pc, #96]	; (8002378 <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8002316:	f9b3 3000 	ldrsh.w	r3, [r3]
 800231a:	2b01      	cmp	r3, #1
 800231c:	d112      	bne.n	8002344 <HAL_TIM_PeriodElapsedCallback+0x168>
 800231e:	4b1e      	ldr	r3, [pc, #120]	; (8002398 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 8002320:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002324:	2b01      	cmp	r3, #1
 8002326:	d10d      	bne.n	8002344 <HAL_TIM_PeriodElapsedCallback+0x168>
			HAL_GPIO_WritePin(WATER_PIN_GPIO_Port, WATER_PIN_Pin, GPIO_PIN_SET);
 8002328:	2201      	movs	r2, #1
 800232a:	2108      	movs	r1, #8
 800232c:	4816      	ldr	r0, [pc, #88]	; (8002388 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 800232e:	f002 f9a5 	bl	800467c <HAL_GPIO_WritePin>
			count2 = 0; isIrrigONMan = 0;
 8002332:	4b16      	ldr	r3, [pc, #88]	; (800238c <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002334:	2200      	movs	r2, #0
 8002336:	601a      	str	r2, [r3, #0]
 8002338:	4b17      	ldr	r3, [pc, #92]	; (8002398 <HAL_TIM_PeriodElapsedCallback+0x1bc>)
 800233a:	2200      	movs	r2, #0
 800233c:	801a      	strh	r2, [r3, #0]
			waterButtonPressed = 0;
 800233e:	4b15      	ldr	r3, [pc, #84]	; (8002394 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 8002340:	2200      	movs	r2, #0
 8002342:	801a      	strh	r2, [r3, #0]
		}

		count++; //Dodawaj jeden co sekund do tego countera
 8002344:	4b0a      	ldr	r3, [pc, #40]	; (8002370 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	3301      	adds	r3, #1
 800234a:	4a09      	ldr	r2, [pc, #36]	; (8002370 <HAL_TIM_PeriodElapsedCallback+0x194>)
 800234c:	6013      	str	r3, [r2, #0]
		if (count >= sensorRead_freq) count = 0;
 800234e:	4b07      	ldr	r3, [pc, #28]	; (800236c <HAL_TIM_PeriodElapsedCallback+0x190>)
 8002350:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002354:	461a      	mov	r2, r3
 8002356:	4b06      	ldr	r3, [pc, #24]	; (8002370 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	429a      	cmp	r2, r3
 800235c:	dc02      	bgt.n	8002364 <HAL_TIM_PeriodElapsedCallback+0x188>
 800235e:	4b04      	ldr	r3, [pc, #16]	; (8002370 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002360:	2200      	movs	r2, #0
 8002362:	601a      	str	r2, [r3, #0]
		// Jeli ilo sekund count jest wiksza od sensor_read_freq to zresetuj count do 0,
		// pozwala to ustawi jedn zmienn czstotliwo odwieania pomiarw ile tylko dusza zapragnie
	}
 8002364:	bf00      	nop
 8002366:	3708      	adds	r7, #8
 8002368:	46bd      	mov	sp, r7
 800236a:	bd80      	pop	{r7, pc}
 800236c:	20000004 	.word	0x20000004
 8002370:	20000378 	.word	0x20000378
 8002374:	20000000 	.word	0x20000000
 8002378:	20000380 	.word	0x20000380
 800237c:	20000006 	.word	0x20000006
 8002380:	20000382 	.word	0x20000382
 8002384:	20000388 	.word	0x20000388
 8002388:	48000400 	.word	0x48000400
 800238c:	2000037c 	.word	0x2000037c
 8002390:	20000008 	.word	0x20000008
 8002394:	20000384 	.word	0x20000384
 8002398:	2000038a 	.word	0x2000038a

0800239c <HAL_GPIO_EXTI_Callback>:

	/*Przerwanie na liniach 10-15, w tym przypadku to jest button na pytce Nucleo*/
	void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
	{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	4603      	mov	r3, r0
 80023a4:	80fb      	strh	r3, [r7, #6]
		if(!(HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin))){
 80023a6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80023aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023ae:	f002 f94d 	bl	800464c <HAL_GPIO_ReadPin>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d110      	bne.n	80023da <HAL_GPIO_EXTI_Callback+0x3e>
			disp_No++;
 80023b8:	4b77      	ldr	r3, [pc, #476]	; (8002598 <HAL_GPIO_EXTI_Callback+0x1fc>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	3301      	adds	r3, #1
 80023be:	4a76      	ldr	r2, [pc, #472]	; (8002598 <HAL_GPIO_EXTI_Callback+0x1fc>)
 80023c0:	6013      	str	r3, [r2, #0]
			if (disp_No == 6) disp_No = 1;
 80023c2:	4b75      	ldr	r3, [pc, #468]	; (8002598 <HAL_GPIO_EXTI_Callback+0x1fc>)
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	2b06      	cmp	r3, #6
 80023c8:	d102      	bne.n	80023d0 <HAL_GPIO_EXTI_Callback+0x34>
 80023ca:	4b73      	ldr	r3, [pc, #460]	; (8002598 <HAL_GPIO_EXTI_Callback+0x1fc>)
 80023cc:	2201      	movs	r2, #1
 80023ce:	601a      	str	r2, [r3, #0]
				displayReadings(disp_No);
 80023d0:	4b71      	ldr	r3, [pc, #452]	; (8002598 <HAL_GPIO_EXTI_Callback+0x1fc>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4618      	mov	r0, r3
 80023d6:	f7ff facb 	bl	8001970 <displayReadings>
		}
		/*Ustaw wikszy prg rozpoczcia podlewania*/
		if(!(HAL_GPIO_ReadPin(TR_UP_GPIO_Port, TR_UP_Pin))){
 80023da:	2180      	movs	r1, #128	; 0x80
 80023dc:	486f      	ldr	r0, [pc, #444]	; (800259c <HAL_GPIO_EXTI_Callback+0x200>)
 80023de:	f002 f935 	bl	800464c <HAL_GPIO_ReadPin>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d11f      	bne.n	8002428 <HAL_GPIO_EXTI_Callback+0x8c>
			if(moistureThreshold != 100) moistureThreshold+=5;
 80023e8:	4b6d      	ldr	r3, [pc, #436]	; (80025a0 <HAL_GPIO_EXTI_Callback+0x204>)
 80023ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023ee:	2b64      	cmp	r3, #100	; 0x64
 80023f0:	d008      	beq.n	8002404 <HAL_GPIO_EXTI_Callback+0x68>
 80023f2:	4b6b      	ldr	r3, [pc, #428]	; (80025a0 <HAL_GPIO_EXTI_Callback+0x204>)
 80023f4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023f8:	b29b      	uxth	r3, r3
 80023fa:	3305      	adds	r3, #5
 80023fc:	b29b      	uxth	r3, r3
 80023fe:	b21a      	sxth	r2, r3
 8002400:	4b67      	ldr	r3, [pc, #412]	; (80025a0 <HAL_GPIO_EXTI_Callback+0x204>)
 8002402:	801a      	strh	r2, [r3, #0]
			sprintf((char *)disp.f_line, "MoistThres: %d%%", moistureThreshold);
 8002404:	4b66      	ldr	r3, [pc, #408]	; (80025a0 <HAL_GPIO_EXTI_Callback+0x204>)
 8002406:	f9b3 3000 	ldrsh.w	r3, [r3]
 800240a:	461a      	mov	r2, r3
 800240c:	4965      	ldr	r1, [pc, #404]	; (80025a4 <HAL_GPIO_EXTI_Callback+0x208>)
 800240e:	4866      	ldr	r0, [pc, #408]	; (80025a8 <HAL_GPIO_EXTI_Callback+0x20c>)
 8002410:	f005 fd06 	bl	8007e20 <siprintf>
			sprintf((char *)disp.s_line, " ");
 8002414:	4965      	ldr	r1, [pc, #404]	; (80025ac <HAL_GPIO_EXTI_Callback+0x210>)
 8002416:	4866      	ldr	r0, [pc, #408]	; (80025b0 <HAL_GPIO_EXTI_Callback+0x214>)
 8002418:	f005 fd02 	bl	8007e20 <siprintf>
			lcd_display(&disp);
 800241c:	4865      	ldr	r0, [pc, #404]	; (80025b4 <HAL_GPIO_EXTI_Callback+0x218>)
 800241e:	f7ff fa39 	bl	8001894 <lcd_display>

			valueChanged = 1;
 8002422:	4b65      	ldr	r3, [pc, #404]	; (80025b8 <HAL_GPIO_EXTI_Callback+0x21c>)
 8002424:	2201      	movs	r2, #1
 8002426:	801a      	strh	r2, [r3, #0]
		}

		/*Ustaw mniejszy prg rozpoczcia podlewania*/
		if(!(HAL_GPIO_ReadPin(TR_DOWN_GPIO_Port, TR_DOWN_Pin))){
 8002428:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800242c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002430:	f002 f90c 	bl	800464c <HAL_GPIO_ReadPin>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d11f      	bne.n	800247a <HAL_GPIO_EXTI_Callback+0xde>
			if(moistureThreshold != 0) moistureThreshold-=5;
 800243a:	4b59      	ldr	r3, [pc, #356]	; (80025a0 <HAL_GPIO_EXTI_Callback+0x204>)
 800243c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d008      	beq.n	8002456 <HAL_GPIO_EXTI_Callback+0xba>
 8002444:	4b56      	ldr	r3, [pc, #344]	; (80025a0 <HAL_GPIO_EXTI_Callback+0x204>)
 8002446:	f9b3 3000 	ldrsh.w	r3, [r3]
 800244a:	b29b      	uxth	r3, r3
 800244c:	3b05      	subs	r3, #5
 800244e:	b29b      	uxth	r3, r3
 8002450:	b21a      	sxth	r2, r3
 8002452:	4b53      	ldr	r3, [pc, #332]	; (80025a0 <HAL_GPIO_EXTI_Callback+0x204>)
 8002454:	801a      	strh	r2, [r3, #0]
			sprintf((char *)disp.f_line, "MoistThres: %d%%", moistureThreshold);
 8002456:	4b52      	ldr	r3, [pc, #328]	; (80025a0 <HAL_GPIO_EXTI_Callback+0x204>)
 8002458:	f9b3 3000 	ldrsh.w	r3, [r3]
 800245c:	461a      	mov	r2, r3
 800245e:	4951      	ldr	r1, [pc, #324]	; (80025a4 <HAL_GPIO_EXTI_Callback+0x208>)
 8002460:	4851      	ldr	r0, [pc, #324]	; (80025a8 <HAL_GPIO_EXTI_Callback+0x20c>)
 8002462:	f005 fcdd 	bl	8007e20 <siprintf>
			sprintf((char *)disp.s_line, " ");
 8002466:	4951      	ldr	r1, [pc, #324]	; (80025ac <HAL_GPIO_EXTI_Callback+0x210>)
 8002468:	4851      	ldr	r0, [pc, #324]	; (80025b0 <HAL_GPIO_EXTI_Callback+0x214>)
 800246a:	f005 fcd9 	bl	8007e20 <siprintf>
			lcd_display(&disp);
 800246e:	4851      	ldr	r0, [pc, #324]	; (80025b4 <HAL_GPIO_EXTI_Callback+0x218>)
 8002470:	f7ff fa10 	bl	8001894 <lcd_display>

			valueChanged = 1;
 8002474:	4b50      	ldr	r3, [pc, #320]	; (80025b8 <HAL_GPIO_EXTI_Callback+0x21c>)
 8002476:	2201      	movs	r2, #1
 8002478:	801a      	strh	r2, [r3, #0]
		}

		/*Ustaw tryb manualny / automatyczny*/
		if(!(HAL_GPIO_ReadPin(B_MODE_GPIO_Port, B_MODE_Pin))){
 800247a:	2110      	movs	r1, #16
 800247c:	4847      	ldr	r0, [pc, #284]	; (800259c <HAL_GPIO_EXTI_Callback+0x200>)
 800247e:	f002 f8e5 	bl	800464c <HAL_GPIO_ReadPin>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d124      	bne.n	80024d2 <HAL_GPIO_EXTI_Callback+0x136>
			if (waterMode == 0){
 8002488:	4b4c      	ldr	r3, [pc, #304]	; (80025bc <HAL_GPIO_EXTI_Callback+0x220>)
 800248a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d10e      	bne.n	80024b0 <HAL_GPIO_EXTI_Callback+0x114>
				waterMode = 1;
 8002492:	4b4a      	ldr	r3, [pc, #296]	; (80025bc <HAL_GPIO_EXTI_Callback+0x220>)
 8002494:	2201      	movs	r2, #1
 8002496:	801a      	strh	r2, [r3, #0]
				sprintf((char *)disp.f_line, "Mode: Auto");
 8002498:	4949      	ldr	r1, [pc, #292]	; (80025c0 <HAL_GPIO_EXTI_Callback+0x224>)
 800249a:	4843      	ldr	r0, [pc, #268]	; (80025a8 <HAL_GPIO_EXTI_Callback+0x20c>)
 800249c:	f005 fcc0 	bl	8007e20 <siprintf>
				sprintf((char *)disp.s_line, " ");
 80024a0:	4942      	ldr	r1, [pc, #264]	; (80025ac <HAL_GPIO_EXTI_Callback+0x210>)
 80024a2:	4843      	ldr	r0, [pc, #268]	; (80025b0 <HAL_GPIO_EXTI_Callback+0x214>)
 80024a4:	f005 fcbc 	bl	8007e20 <siprintf>
				lcd_display(&disp);
 80024a8:	4842      	ldr	r0, [pc, #264]	; (80025b4 <HAL_GPIO_EXTI_Callback+0x218>)
 80024aa:	f7ff f9f3 	bl	8001894 <lcd_display>
 80024ae:	e00d      	b.n	80024cc <HAL_GPIO_EXTI_Callback+0x130>
			}
			else{
				waterMode = 0;
 80024b0:	4b42      	ldr	r3, [pc, #264]	; (80025bc <HAL_GPIO_EXTI_Callback+0x220>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	801a      	strh	r2, [r3, #0]
				sprintf((char *)disp.f_line, "Mode: Manual");
 80024b6:	4943      	ldr	r1, [pc, #268]	; (80025c4 <HAL_GPIO_EXTI_Callback+0x228>)
 80024b8:	483b      	ldr	r0, [pc, #236]	; (80025a8 <HAL_GPIO_EXTI_Callback+0x20c>)
 80024ba:	f005 fcb1 	bl	8007e20 <siprintf>
				sprintf((char *)disp.s_line, " ");
 80024be:	493b      	ldr	r1, [pc, #236]	; (80025ac <HAL_GPIO_EXTI_Callback+0x210>)
 80024c0:	483b      	ldr	r0, [pc, #236]	; (80025b0 <HAL_GPIO_EXTI_Callback+0x214>)
 80024c2:	f005 fcad 	bl	8007e20 <siprintf>
				lcd_display(&disp);
 80024c6:	483b      	ldr	r0, [pc, #236]	; (80025b4 <HAL_GPIO_EXTI_Callback+0x218>)
 80024c8:	f7ff f9e4 	bl	8001894 <lcd_display>
			}

			valueChanged = 1;
 80024cc:	4b3a      	ldr	r3, [pc, #232]	; (80025b8 <HAL_GPIO_EXTI_Callback+0x21c>)
 80024ce:	2201      	movs	r2, #1
 80024d0:	801a      	strh	r2, [r3, #0]
		}

		/*Podlewanie manualne*/
		if(!(HAL_GPIO_ReadPin(B_WATER_GPIO_Port, B_WATER_Pin))){
 80024d2:	2120      	movs	r1, #32
 80024d4:	4831      	ldr	r0, [pc, #196]	; (800259c <HAL_GPIO_EXTI_Callback+0x200>)
 80024d6:	f002 f8b9 	bl	800464c <HAL_GPIO_ReadPin>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d107      	bne.n	80024f0 <HAL_GPIO_EXTI_Callback+0x154>
			if (waterMode == 0){
 80024e0:	4b36      	ldr	r3, [pc, #216]	; (80025bc <HAL_GPIO_EXTI_Callback+0x220>)
 80024e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d102      	bne.n	80024f0 <HAL_GPIO_EXTI_Callback+0x154>
				 waterButtonPressed = 1;
 80024ea:	4b37      	ldr	r3, [pc, #220]	; (80025c8 <HAL_GPIO_EXTI_Callback+0x22c>)
 80024ec:	2201      	movs	r2, #1
 80024ee:	801a      	strh	r2, [r3, #0]
			}
		}
		/*Ustaw wikszy czas podlewania o 5 minut*/
		if(!(HAL_GPIO_ReadPin(T_UP_GPIO_Port, T_UP_Pin))){
 80024f0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80024f4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80024f8:	f002 f8a8 	bl	800464c <HAL_GPIO_ReadPin>
 80024fc:	4603      	mov	r3, r0
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d11f      	bne.n	8002542 <HAL_GPIO_EXTI_Callback+0x1a6>
			if(waterTimeMins != 55) waterTimeMins+=5;
 8002502:	4b32      	ldr	r3, [pc, #200]	; (80025cc <HAL_GPIO_EXTI_Callback+0x230>)
 8002504:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002508:	2b37      	cmp	r3, #55	; 0x37
 800250a:	d008      	beq.n	800251e <HAL_GPIO_EXTI_Callback+0x182>
 800250c:	4b2f      	ldr	r3, [pc, #188]	; (80025cc <HAL_GPIO_EXTI_Callback+0x230>)
 800250e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002512:	b29b      	uxth	r3, r3
 8002514:	3305      	adds	r3, #5
 8002516:	b29b      	uxth	r3, r3
 8002518:	b21a      	sxth	r2, r3
 800251a:	4b2c      	ldr	r3, [pc, #176]	; (80025cc <HAL_GPIO_EXTI_Callback+0x230>)
 800251c:	801a      	strh	r2, [r3, #0]
			sprintf((char *)disp.f_line, "IrrigTime: %dmin", waterTimeMins);
 800251e:	4b2b      	ldr	r3, [pc, #172]	; (80025cc <HAL_GPIO_EXTI_Callback+0x230>)
 8002520:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002524:	461a      	mov	r2, r3
 8002526:	492a      	ldr	r1, [pc, #168]	; (80025d0 <HAL_GPIO_EXTI_Callback+0x234>)
 8002528:	481f      	ldr	r0, [pc, #124]	; (80025a8 <HAL_GPIO_EXTI_Callback+0x20c>)
 800252a:	f005 fc79 	bl	8007e20 <siprintf>
			sprintf((char *)disp.s_line, " ");
 800252e:	491f      	ldr	r1, [pc, #124]	; (80025ac <HAL_GPIO_EXTI_Callback+0x210>)
 8002530:	481f      	ldr	r0, [pc, #124]	; (80025b0 <HAL_GPIO_EXTI_Callback+0x214>)
 8002532:	f005 fc75 	bl	8007e20 <siprintf>
			lcd_display(&disp);
 8002536:	481f      	ldr	r0, [pc, #124]	; (80025b4 <HAL_GPIO_EXTI_Callback+0x218>)
 8002538:	f7ff f9ac 	bl	8001894 <lcd_display>

			valueChanged = 1;
 800253c:	4b1e      	ldr	r3, [pc, #120]	; (80025b8 <HAL_GPIO_EXTI_Callback+0x21c>)
 800253e:	2201      	movs	r2, #1
 8002540:	801a      	strh	r2, [r3, #0]
		}
		/*Ustaw mniejszy czas podlewania o 5 minut*/
		if(!(HAL_GPIO_ReadPin(T_DOWN_GPIO_Port, T_DOWN_Pin))){
 8002542:	2140      	movs	r1, #64	; 0x40
 8002544:	4815      	ldr	r0, [pc, #84]	; (800259c <HAL_GPIO_EXTI_Callback+0x200>)
 8002546:	f002 f881 	bl	800464c <HAL_GPIO_ReadPin>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d11f      	bne.n	8002590 <HAL_GPIO_EXTI_Callback+0x1f4>
			if(waterTimeMins != 5) waterTimeMins-=5;
 8002550:	4b1e      	ldr	r3, [pc, #120]	; (80025cc <HAL_GPIO_EXTI_Callback+0x230>)
 8002552:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002556:	2b05      	cmp	r3, #5
 8002558:	d008      	beq.n	800256c <HAL_GPIO_EXTI_Callback+0x1d0>
 800255a:	4b1c      	ldr	r3, [pc, #112]	; (80025cc <HAL_GPIO_EXTI_Callback+0x230>)
 800255c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002560:	b29b      	uxth	r3, r3
 8002562:	3b05      	subs	r3, #5
 8002564:	b29b      	uxth	r3, r3
 8002566:	b21a      	sxth	r2, r3
 8002568:	4b18      	ldr	r3, [pc, #96]	; (80025cc <HAL_GPIO_EXTI_Callback+0x230>)
 800256a:	801a      	strh	r2, [r3, #0]
			sprintf((char *)disp.f_line, "IrrigTime: %dmin", waterTimeMins);
 800256c:	4b17      	ldr	r3, [pc, #92]	; (80025cc <HAL_GPIO_EXTI_Callback+0x230>)
 800256e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002572:	461a      	mov	r2, r3
 8002574:	4916      	ldr	r1, [pc, #88]	; (80025d0 <HAL_GPIO_EXTI_Callback+0x234>)
 8002576:	480c      	ldr	r0, [pc, #48]	; (80025a8 <HAL_GPIO_EXTI_Callback+0x20c>)
 8002578:	f005 fc52 	bl	8007e20 <siprintf>
			sprintf((char *)disp.s_line, " ");
 800257c:	490b      	ldr	r1, [pc, #44]	; (80025ac <HAL_GPIO_EXTI_Callback+0x210>)
 800257e:	480c      	ldr	r0, [pc, #48]	; (80025b0 <HAL_GPIO_EXTI_Callback+0x214>)
 8002580:	f005 fc4e 	bl	8007e20 <siprintf>
			lcd_display(&disp);
 8002584:	480b      	ldr	r0, [pc, #44]	; (80025b4 <HAL_GPIO_EXTI_Callback+0x218>)
 8002586:	f7ff f985 	bl	8001894 <lcd_display>

			valueChanged = 1;
 800258a:	4b0b      	ldr	r3, [pc, #44]	; (80025b8 <HAL_GPIO_EXTI_Callback+0x21c>)
 800258c:	2201      	movs	r2, #1
 800258e:	801a      	strh	r2, [r3, #0]
		}


	}
 8002590:	bf00      	nop
 8002592:	3708      	adds	r7, #8
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}
 8002598:	20000000 	.word	0x20000000
 800259c:	48000400 	.word	0x48000400
 80025a0:	20000006 	.word	0x20000006
 80025a4:	0800a3d4 	.word	0x0800a3d4
 80025a8:	20000355 	.word	0x20000355
 80025ac:	0800a3e8 	.word	0x0800a3e8
 80025b0:	20000366 	.word	0x20000366
 80025b4:	20000354 	.word	0x20000354
 80025b8:	20000386 	.word	0x20000386
 80025bc:	20000380 	.word	0x20000380
 80025c0:	0800a3ec 	.word	0x0800a3ec
 80025c4:	0800a3f8 	.word	0x0800a3f8
 80025c8:	20000384 	.word	0x20000384
 80025cc:	20000008 	.word	0x20000008
 80025d0:	0800a408 	.word	0x0800a408

080025d4 <delay_us>:

/*==========================================================================================*/
	/*Milisekundowy delay na timerze, tim2 prescaler 72-1, brak trybu IT*/
	void delay_us(uint32_t time){
 80025d4:	b480      	push	{r7}
 80025d6:	b083      	sub	sp, #12
 80025d8:	af00      	add	r7, sp, #0
 80025da:	6078      	str	r0, [r7, #4]
		__HAL_TIM_SET_COUNTER(&htim2, 0);
 80025dc:	4b08      	ldr	r3, [pc, #32]	; (8002600 <delay_us+0x2c>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	2200      	movs	r2, #0
 80025e2:	625a      	str	r2, [r3, #36]	; 0x24
		while ((__HAL_TIM_GET_COUNTER(&htim2))<time);
 80025e4:	bf00      	nop
 80025e6:	4b06      	ldr	r3, [pc, #24]	; (8002600 <delay_us+0x2c>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ec:	687a      	ldr	r2, [r7, #4]
 80025ee:	429a      	cmp	r2, r3
 80025f0:	d8f9      	bhi.n	80025e6 <delay_us+0x12>
	}
 80025f2:	bf00      	nop
 80025f4:	bf00      	nop
 80025f6:	370c      	adds	r7, #12
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr
 8002600:	200003e4 	.word	0x200003e4

08002604 <sendString_UART>:
	/*Wylij po UARCIE numer 2 baudrate = 38400/s*/
	void sendString_UART(char*text){
 8002604:	b580      	push	{r7, lr}
 8002606:	b082      	sub	sp, #8
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
		HAL_UART_Transmit(&huart2,  (uint8_t*)text, strlen(text), 1000);
 800260c:	6878      	ldr	r0, [r7, #4]
 800260e:	f7fd fddf 	bl	80001d0 <strlen>
 8002612:	4603      	mov	r3, r0
 8002614:	b29a      	uxth	r2, r3
 8002616:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800261a:	6879      	ldr	r1, [r7, #4]
 800261c:	4803      	ldr	r0, [pc, #12]	; (800262c <sendString_UART+0x28>)
 800261e:	f004 faf3 	bl	8006c08 <HAL_UART_Transmit>
	}
 8002622:	bf00      	nop
 8002624:	3708      	adds	r7, #8
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	2000047c 	.word	0x2000047c

08002630 <map>:

	/*Przeskaluj warto analogow z ADCka na procenty - czujniki wilgotnoci gleby*/
	float map(uint16_t val, int in_min, int in_max, int out_min, int out_max) {
 8002630:	b480      	push	{r7}
 8002632:	b085      	sub	sp, #20
 8002634:	af00      	add	r7, sp, #0
 8002636:	60b9      	str	r1, [r7, #8]
 8002638:	607a      	str	r2, [r7, #4]
 800263a:	603b      	str	r3, [r7, #0]
 800263c:	4603      	mov	r3, r0
 800263e:	81fb      	strh	r3, [r7, #14]
	  return (val - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8002640:	89fa      	ldrh	r2, [r7, #14]
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	1ad3      	subs	r3, r2, r3
 8002646:	69b9      	ldr	r1, [r7, #24]
 8002648:	683a      	ldr	r2, [r7, #0]
 800264a:	1a8a      	subs	r2, r1, r2
 800264c:	fb03 f202 	mul.w	r2, r3, r2
 8002650:	6879      	ldr	r1, [r7, #4]
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	1acb      	subs	r3, r1, r3
 8002656:	fb92 f2f3 	sdiv	r2, r2, r3
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	4413      	add	r3, r2
 800265e:	ee07 3a90 	vmov	s15, r3
 8002662:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	}
 8002666:	eeb0 0a67 	vmov.f32	s0, s15
 800266a:	3714      	adds	r7, #20
 800266c:	46bd      	mov	sp, r7
 800266e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002672:	4770      	bx	lr

08002674 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002674:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026ac <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002678:	f7ff fc46 	bl	8001f08 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800267c:	480c      	ldr	r0, [pc, #48]	; (80026b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800267e:	490d      	ldr	r1, [pc, #52]	; (80026b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002680:	4a0d      	ldr	r2, [pc, #52]	; (80026b8 <LoopForever+0xe>)
  movs r3, #0
 8002682:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002684:	e002      	b.n	800268c <LoopCopyDataInit>

08002686 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002686:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002688:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800268a:	3304      	adds	r3, #4

0800268c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800268c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800268e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002690:	d3f9      	bcc.n	8002686 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002692:	4a0a      	ldr	r2, [pc, #40]	; (80026bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8002694:	4c0a      	ldr	r4, [pc, #40]	; (80026c0 <LoopForever+0x16>)
  movs r3, #0
 8002696:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002698:	e001      	b.n	800269e <LoopFillZerobss>

0800269a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800269a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800269c:	3204      	adds	r2, #4

0800269e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800269e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026a0:	d3fb      	bcc.n	800269a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80026a2:	f004 ff27 	bl	80074f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80026a6:	f7ff fa0d 	bl	8001ac4 <main>

080026aa <LoopForever>:

LoopForever:
    b LoopForever
 80026aa:	e7fe      	b.n	80026aa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80026ac:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80026b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026b4:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80026b8:	0800a84c 	.word	0x0800a84c
  ldr r2, =_sbss
 80026bc:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80026c0:	20000514 	.word	0x20000514

080026c4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80026c4:	e7fe      	b.n	80026c4 <ADC1_IRQHandler>

080026c6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026c6:	b580      	push	{r7, lr}
 80026c8:	b082      	sub	sp, #8
 80026ca:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80026cc:	2300      	movs	r3, #0
 80026ce:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026d0:	2003      	movs	r0, #3
 80026d2:	f001 fbd9 	bl	8003e88 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026d6:	2000      	movs	r0, #0
 80026d8:	f000 f80e 	bl	80026f8 <HAL_InitTick>
 80026dc:	4603      	mov	r3, r0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d002      	beq.n	80026e8 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80026e2:	2301      	movs	r3, #1
 80026e4:	71fb      	strb	r3, [r7, #7]
 80026e6:	e001      	b.n	80026ec <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80026e8:	f7ff fac0 	bl	8001c6c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026ec:	79fb      	ldrb	r3, [r7, #7]
}
 80026ee:	4618      	mov	r0, r3
 80026f0:	3708      	adds	r7, #8
 80026f2:	46bd      	mov	sp, r7
 80026f4:	bd80      	pop	{r7, pc}
	...

080026f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002700:	2300      	movs	r3, #0
 8002702:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002704:	4b17      	ldr	r3, [pc, #92]	; (8002764 <HAL_InitTick+0x6c>)
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d023      	beq.n	8002754 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800270c:	4b16      	ldr	r3, [pc, #88]	; (8002768 <HAL_InitTick+0x70>)
 800270e:	681a      	ldr	r2, [r3, #0]
 8002710:	4b14      	ldr	r3, [pc, #80]	; (8002764 <HAL_InitTick+0x6c>)
 8002712:	781b      	ldrb	r3, [r3, #0]
 8002714:	4619      	mov	r1, r3
 8002716:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800271a:	fbb3 f3f1 	udiv	r3, r3, r1
 800271e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002722:	4618      	mov	r0, r3
 8002724:	f001 fbe5 	bl	8003ef2 <HAL_SYSTICK_Config>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d10f      	bne.n	800274e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	2b0f      	cmp	r3, #15
 8002732:	d809      	bhi.n	8002748 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002734:	2200      	movs	r2, #0
 8002736:	6879      	ldr	r1, [r7, #4]
 8002738:	f04f 30ff 	mov.w	r0, #4294967295
 800273c:	f001 fbaf 	bl	8003e9e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002740:	4a0a      	ldr	r2, [pc, #40]	; (800276c <HAL_InitTick+0x74>)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6013      	str	r3, [r2, #0]
 8002746:	e007      	b.n	8002758 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002748:	2301      	movs	r3, #1
 800274a:	73fb      	strb	r3, [r7, #15]
 800274c:	e004      	b.n	8002758 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	73fb      	strb	r3, [r7, #15]
 8002752:	e001      	b.n	8002758 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002758:	7bfb      	ldrb	r3, [r7, #15]
}
 800275a:	4618      	mov	r0, r3
 800275c:	3710      	adds	r7, #16
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	20000014 	.word	0x20000014
 8002768:	2000000c 	.word	0x2000000c
 800276c:	20000010 	.word	0x20000010

08002770 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002770:	b480      	push	{r7}
 8002772:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002774:	4b06      	ldr	r3, [pc, #24]	; (8002790 <HAL_IncTick+0x20>)
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	461a      	mov	r2, r3
 800277a:	4b06      	ldr	r3, [pc, #24]	; (8002794 <HAL_IncTick+0x24>)
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4413      	add	r3, r2
 8002780:	4a04      	ldr	r2, [pc, #16]	; (8002794 <HAL_IncTick+0x24>)
 8002782:	6013      	str	r3, [r2, #0]
}
 8002784:	bf00      	nop
 8002786:	46bd      	mov	sp, r7
 8002788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278c:	4770      	bx	lr
 800278e:	bf00      	nop
 8002790:	20000014 	.word	0x20000014
 8002794:	20000500 	.word	0x20000500

08002798 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  return uwTick;
 800279c:	4b03      	ldr	r3, [pc, #12]	; (80027ac <HAL_GetTick+0x14>)
 800279e:	681b      	ldr	r3, [r3, #0]
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	46bd      	mov	sp, r7
 80027a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a8:	4770      	bx	lr
 80027aa:	bf00      	nop
 80027ac:	20000500 	.word	0x20000500

080027b0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b084      	sub	sp, #16
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80027b8:	f7ff ffee 	bl	8002798 <HAL_GetTick>
 80027bc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027c8:	d005      	beq.n	80027d6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80027ca:	4b0a      	ldr	r3, [pc, #40]	; (80027f4 <HAL_Delay+0x44>)
 80027cc:	781b      	ldrb	r3, [r3, #0]
 80027ce:	461a      	mov	r2, r3
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	4413      	add	r3, r2
 80027d4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80027d6:	bf00      	nop
 80027d8:	f7ff ffde 	bl	8002798 <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	68bb      	ldr	r3, [r7, #8]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	68fa      	ldr	r2, [r7, #12]
 80027e4:	429a      	cmp	r2, r3
 80027e6:	d8f7      	bhi.n	80027d8 <HAL_Delay+0x28>
  {
  }
}
 80027e8:	bf00      	nop
 80027ea:	bf00      	nop
 80027ec:	3710      	adds	r7, #16
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}
 80027f2:	bf00      	nop
 80027f4:	20000014 	.word	0x20000014

080027f8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
 8002800:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	689b      	ldr	r3, [r3, #8]
 8002806:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	431a      	orrs	r2, r3
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	609a      	str	r2, [r3, #8]
}
 8002812:	bf00      	nop
 8002814:	370c      	adds	r7, #12
 8002816:	46bd      	mov	sp, r7
 8002818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281c:	4770      	bx	lr

0800281e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800281e:	b480      	push	{r7}
 8002820:	b083      	sub	sp, #12
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]
 8002826:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	431a      	orrs	r2, r3
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	609a      	str	r2, [r3, #8]
}
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr

08002844 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002844:	b480      	push	{r7}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002854:	4618      	mov	r0, r3
 8002856:	370c      	adds	r7, #12
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002860:	b480      	push	{r7}
 8002862:	b087      	sub	sp, #28
 8002864:	af00      	add	r7, sp, #0
 8002866:	60f8      	str	r0, [r7, #12]
 8002868:	60b9      	str	r1, [r7, #8]
 800286a:	607a      	str	r2, [r7, #4]
 800286c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800286e:	68fb      	ldr	r3, [r7, #12]
 8002870:	3360      	adds	r3, #96	; 0x60
 8002872:	461a      	mov	r2, r3
 8002874:	68bb      	ldr	r3, [r7, #8]
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	4413      	add	r3, r2
 800287a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	681a      	ldr	r2, [r3, #0]
 8002880:	4b08      	ldr	r3, [pc, #32]	; (80028a4 <LL_ADC_SetOffset+0x44>)
 8002882:	4013      	ands	r3, r2
 8002884:	687a      	ldr	r2, [r7, #4]
 8002886:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800288a:	683a      	ldr	r2, [r7, #0]
 800288c:	430a      	orrs	r2, r1
 800288e:	4313      	orrs	r3, r2
 8002890:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002894:	697b      	ldr	r3, [r7, #20]
 8002896:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002898:	bf00      	nop
 800289a:	371c      	adds	r7, #28
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr
 80028a4:	03fff000 	.word	0x03fff000

080028a8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80028a8:	b480      	push	{r7}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	3360      	adds	r3, #96	; 0x60
 80028b6:	461a      	mov	r2, r3
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	009b      	lsls	r3, r3, #2
 80028bc:	4413      	add	r3, r2
 80028be:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3714      	adds	r7, #20
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b087      	sub	sp, #28
 80028d8:	af00      	add	r7, sp, #0
 80028da:	60f8      	str	r0, [r7, #12]
 80028dc:	60b9      	str	r1, [r7, #8]
 80028de:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	3360      	adds	r3, #96	; 0x60
 80028e4:	461a      	mov	r2, r3
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	4413      	add	r3, r2
 80028ec:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	431a      	orrs	r2, r3
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80028fe:	bf00      	nop
 8002900:	371c      	adds	r7, #28
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr

0800290a <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 800290a:	b480      	push	{r7}
 800290c:	b083      	sub	sp, #12
 800290e:	af00      	add	r7, sp, #0
 8002910:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800291a:	2b00      	cmp	r3, #0
 800291c:	d101      	bne.n	8002922 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800291e:	2301      	movs	r3, #1
 8002920:	e000      	b.n	8002924 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002922:	2300      	movs	r3, #0
}
 8002924:	4618      	mov	r0, r3
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002930:	b480      	push	{r7}
 8002932:	b087      	sub	sp, #28
 8002934:	af00      	add	r7, sp, #0
 8002936:	60f8      	str	r0, [r7, #12]
 8002938:	60b9      	str	r1, [r7, #8]
 800293a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	3330      	adds	r3, #48	; 0x30
 8002940:	461a      	mov	r2, r3
 8002942:	68bb      	ldr	r3, [r7, #8]
 8002944:	0a1b      	lsrs	r3, r3, #8
 8002946:	009b      	lsls	r3, r3, #2
 8002948:	f003 030c 	and.w	r3, r3, #12
 800294c:	4413      	add	r3, r2
 800294e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	f003 031f 	and.w	r3, r3, #31
 800295a:	211f      	movs	r1, #31
 800295c:	fa01 f303 	lsl.w	r3, r1, r3
 8002960:	43db      	mvns	r3, r3
 8002962:	401a      	ands	r2, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	0e9b      	lsrs	r3, r3, #26
 8002968:	f003 011f 	and.w	r1, r3, #31
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	f003 031f 	and.w	r3, r3, #31
 8002972:	fa01 f303 	lsl.w	r3, r1, r3
 8002976:	431a      	orrs	r2, r3
 8002978:	697b      	ldr	r3, [r7, #20]
 800297a:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800297c:	bf00      	nop
 800297e:	371c      	adds	r7, #28
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002988:	b480      	push	{r7}
 800298a:	b087      	sub	sp, #28
 800298c:	af00      	add	r7, sp, #0
 800298e:	60f8      	str	r0, [r7, #12]
 8002990:	60b9      	str	r1, [r7, #8]
 8002992:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	3314      	adds	r3, #20
 8002998:	461a      	mov	r2, r3
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	0e5b      	lsrs	r3, r3, #25
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	f003 0304 	and.w	r3, r3, #4
 80029a4:	4413      	add	r3, r2
 80029a6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	0d1b      	lsrs	r3, r3, #20
 80029b0:	f003 031f 	and.w	r3, r3, #31
 80029b4:	2107      	movs	r1, #7
 80029b6:	fa01 f303 	lsl.w	r3, r1, r3
 80029ba:	43db      	mvns	r3, r3
 80029bc:	401a      	ands	r2, r3
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	0d1b      	lsrs	r3, r3, #20
 80029c2:	f003 031f 	and.w	r3, r3, #31
 80029c6:	6879      	ldr	r1, [r7, #4]
 80029c8:	fa01 f303 	lsl.w	r3, r1, r3
 80029cc:	431a      	orrs	r2, r3
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80029d2:	bf00      	nop
 80029d4:	371c      	adds	r7, #28
 80029d6:	46bd      	mov	sp, r7
 80029d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029dc:	4770      	bx	lr
	...

080029e0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b085      	sub	sp, #20
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	60b9      	str	r1, [r7, #8]
 80029ea:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80029f2:	68bb      	ldr	r3, [r7, #8]
 80029f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029f8:	43db      	mvns	r3, r3
 80029fa:	401a      	ands	r2, r3
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	f003 0318 	and.w	r3, r3, #24
 8002a02:	4908      	ldr	r1, [pc, #32]	; (8002a24 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002a04:	40d9      	lsrs	r1, r3
 8002a06:	68bb      	ldr	r3, [r7, #8]
 8002a08:	400b      	ands	r3, r1
 8002a0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a0e:	431a      	orrs	r2, r3
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002a16:	bf00      	nop
 8002a18:	3714      	adds	r7, #20
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	0007ffff 	.word	0x0007ffff

08002a28 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b083      	sub	sp, #12
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	689b      	ldr	r3, [r3, #8]
 8002a34:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002a38:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a3c:	687a      	ldr	r2, [r7, #4]
 8002a3e:	6093      	str	r3, [r2, #8]
}
 8002a40:	bf00      	nop
 8002a42:	370c      	adds	r7, #12
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr

08002a4c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	b083      	sub	sp, #12
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002a5c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002a60:	d101      	bne.n	8002a66 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002a62:	2301      	movs	r3, #1
 8002a64:	e000      	b.n	8002a68 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002a66:	2300      	movs	r3, #0
}
 8002a68:	4618      	mov	r0, r3
 8002a6a:	370c      	adds	r7, #12
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a72:	4770      	bx	lr

08002a74 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002a84:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a88:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002a90:	bf00      	nop
 8002a92:	370c      	adds	r7, #12
 8002a94:	46bd      	mov	sp, r7
 8002a96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9a:	4770      	bx	lr

08002a9c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	689b      	ldr	r3, [r3, #8]
 8002aa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002ab0:	d101      	bne.n	8002ab6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e000      	b.n	8002ab8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002ab6:	2300      	movs	r3, #0
}
 8002ab8:	4618      	mov	r0, r3
 8002aba:	370c      	adds	r7, #12
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr

08002ac4 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	b083      	sub	sp, #12
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	689b      	ldr	r3, [r3, #8]
 8002ad0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002ad4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002ad8:	f043 0201 	orr.w	r2, r3, #1
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002ae0:	bf00      	nop
 8002ae2:	370c      	adds	r7, #12
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr

08002aec <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	689b      	ldr	r3, [r3, #8]
 8002af8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002afc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b00:	f043 0202 	orr.w	r2, r3, #2
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002b08:	bf00      	nop
 8002b0a:	370c      	adds	r7, #12
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b12:	4770      	bx	lr

08002b14 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b083      	sub	sp, #12
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f003 0301 	and.w	r3, r3, #1
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d101      	bne.n	8002b2c <LL_ADC_IsEnabled+0x18>
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e000      	b.n	8002b2e <LL_ADC_IsEnabled+0x1a>
 8002b2c:	2300      	movs	r3, #0
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	370c      	adds	r7, #12
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr

08002b3a <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002b3a:	b480      	push	{r7}
 8002b3c:	b083      	sub	sp, #12
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	f003 0302 	and.w	r3, r3, #2
 8002b4a:	2b02      	cmp	r3, #2
 8002b4c:	d101      	bne.n	8002b52 <LL_ADC_IsDisableOngoing+0x18>
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e000      	b.n	8002b54 <LL_ADC_IsDisableOngoing+0x1a>
 8002b52:	2300      	movs	r3, #0
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr

08002b60 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b083      	sub	sp, #12
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b70:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b74:	f043 0204 	orr.w	r2, r3, #4
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002b7c:	bf00      	nop
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b86:	4770      	bx	lr

08002b88 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	689b      	ldr	r3, [r3, #8]
 8002b94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b98:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002b9c:	f043 0210 	orr.w	r2, r3, #16
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8002ba4:	bf00      	nop
 8002ba6:	370c      	adds	r7, #12
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr

08002bb0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b083      	sub	sp, #12
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	f003 0304 	and.w	r3, r3, #4
 8002bc0:	2b04      	cmp	r3, #4
 8002bc2:	d101      	bne.n	8002bc8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	e000      	b.n	8002bca <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002bc8:	2300      	movs	r3, #0
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	370c      	adds	r7, #12
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd4:	4770      	bx	lr

08002bd6 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8002bd6:	b480      	push	{r7}
 8002bd8:	b083      	sub	sp, #12
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	689b      	ldr	r3, [r3, #8]
 8002be2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002be6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002bea:	f043 0220 	orr.w	r2, r3, #32
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002bf2:	bf00      	nop
 8002bf4:	370c      	adds	r7, #12
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr

08002bfe <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002bfe:	b480      	push	{r7}
 8002c00:	b083      	sub	sp, #12
 8002c02:	af00      	add	r7, sp, #0
 8002c04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	f003 0308 	and.w	r3, r3, #8
 8002c0e:	2b08      	cmp	r3, #8
 8002c10:	d101      	bne.n	8002c16 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002c12:	2301      	movs	r3, #1
 8002c14:	e000      	b.n	8002c18 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002c16:	2300      	movs	r3, #0
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b088      	sub	sp, #32
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002c30:	2300      	movs	r3, #0
 8002c32:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d101      	bne.n	8002c3e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e12c      	b.n	8002e98 <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	691b      	ldr	r3, [r3, #16]
 8002c42:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d109      	bne.n	8002c60 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c4c:	6878      	ldr	r0, [r7, #4]
 8002c4e:	f7fe fbb5 	bl	80013bc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2200      	movs	r2, #0
 8002c56:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4618      	mov	r0, r3
 8002c66:	f7ff fef1 	bl	8002a4c <LL_ADC_IsDeepPowerDownEnabled>
 8002c6a:	4603      	mov	r3, r0
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d004      	beq.n	8002c7a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4618      	mov	r0, r3
 8002c76:	f7ff fed7 	bl	8002a28 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7ff ff0c 	bl	8002a9c <LL_ADC_IsInternalRegulatorEnabled>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d115      	bne.n	8002cb6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	4618      	mov	r0, r3
 8002c90:	f7ff fef0 	bl	8002a74 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002c94:	4b82      	ldr	r3, [pc, #520]	; (8002ea0 <HAL_ADC_Init+0x27c>)
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	099b      	lsrs	r3, r3, #6
 8002c9a:	4a82      	ldr	r2, [pc, #520]	; (8002ea4 <HAL_ADC_Init+0x280>)
 8002c9c:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca0:	099b      	lsrs	r3, r3, #6
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	005b      	lsls	r3, r3, #1
 8002ca6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ca8:	e002      	b.n	8002cb0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002caa:	68bb      	ldr	r3, [r7, #8]
 8002cac:	3b01      	subs	r3, #1
 8002cae:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d1f9      	bne.n	8002caa <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4618      	mov	r0, r3
 8002cbc:	f7ff feee 	bl	8002a9c <LL_ADC_IsInternalRegulatorEnabled>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d10d      	bne.n	8002ce2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cca:	f043 0210 	orr.w	r2, r3, #16
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002cd6:	f043 0201 	orr.w	r2, r3, #1
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4618      	mov	r0, r3
 8002ce8:	f7ff ff62 	bl	8002bb0 <LL_ADC_REG_IsConversionOngoing>
 8002cec:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002cf2:	f003 0310 	and.w	r3, r3, #16
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	f040 80c5 	bne.w	8002e86 <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	f040 80c1 	bne.w	8002e86 <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d08:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002d0c:	f043 0202 	orr.w	r2, r3, #2
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7ff fefb 	bl	8002b14 <LL_ADC_IsEnabled>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d10b      	bne.n	8002d3c <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002d24:	4860      	ldr	r0, [pc, #384]	; (8002ea8 <HAL_ADC_Init+0x284>)
 8002d26:	f7ff fef5 	bl	8002b14 <LL_ADC_IsEnabled>
 8002d2a:	4603      	mov	r3, r0
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d105      	bne.n	8002d3c <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	685b      	ldr	r3, [r3, #4]
 8002d34:	4619      	mov	r1, r3
 8002d36:	485d      	ldr	r0, [pc, #372]	; (8002eac <HAL_ADC_Init+0x288>)
 8002d38:	f7ff fd5e 	bl	80027f8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	7e5b      	ldrb	r3, [r3, #25]
 8002d40:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d46:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002d4c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002d52:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d5a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d106      	bne.n	8002d78 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d6e:	3b01      	subs	r3, #1
 8002d70:	045b      	lsls	r3, r3, #17
 8002d72:	69ba      	ldr	r2, [r7, #24]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d009      	beq.n	8002d94 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d84:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d8c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002d8e:	69ba      	ldr	r2, [r7, #24]
 8002d90:	4313      	orrs	r3, r2
 8002d92:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	68da      	ldr	r2, [r3, #12]
 8002d9a:	4b45      	ldr	r3, [pc, #276]	; (8002eb0 <HAL_ADC_Init+0x28c>)
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	687a      	ldr	r2, [r7, #4]
 8002da0:	6812      	ldr	r2, [r2, #0]
 8002da2:	69b9      	ldr	r1, [r7, #24]
 8002da4:	430b      	orrs	r3, r1
 8002da6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4618      	mov	r0, r3
 8002dae:	f7ff feff 	bl	8002bb0 <LL_ADC_REG_IsConversionOngoing>
 8002db2:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7ff ff20 	bl	8002bfe <LL_ADC_INJ_IsConversionOngoing>
 8002dbe:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002dc0:	693b      	ldr	r3, [r7, #16]
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d13d      	bne.n	8002e42 <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d13a      	bne.n	8002e42 <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002dd0:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002dd8:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002de8:	f023 0302 	bic.w	r3, r3, #2
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	6812      	ldr	r2, [r2, #0]
 8002df0:	69b9      	ldr	r1, [r7, #24]
 8002df2:	430b      	orrs	r3, r1
 8002df4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d118      	bne.n	8002e32 <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	691b      	ldr	r3, [r3, #16]
 8002e06:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002e0a:	f023 0304 	bic.w	r3, r3, #4
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002e16:	4311      	orrs	r1, r2
 8002e18:	687a      	ldr	r2, [r7, #4]
 8002e1a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002e1c:	4311      	orrs	r1, r2
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002e22:	430a      	orrs	r2, r1
 8002e24:	431a      	orrs	r2, r3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f042 0201 	orr.w	r2, r2, #1
 8002e2e:	611a      	str	r2, [r3, #16]
 8002e30:	e007      	b.n	8002e42 <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	691a      	ldr	r2, [r3, #16]
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f022 0201 	bic.w	r2, r2, #1
 8002e40:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	691b      	ldr	r3, [r3, #16]
 8002e46:	2b01      	cmp	r3, #1
 8002e48:	d10c      	bne.n	8002e64 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e50:	f023 010f 	bic.w	r1, r3, #15
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	69db      	ldr	r3, [r3, #28]
 8002e58:	1e5a      	subs	r2, r3, #1
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	631a      	str	r2, [r3, #48]	; 0x30
 8002e62:	e007      	b.n	8002e74 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f022 020f 	bic.w	r2, r2, #15
 8002e72:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e78:	f023 0303 	bic.w	r3, r3, #3
 8002e7c:	f043 0201 	orr.w	r2, r3, #1
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	655a      	str	r2, [r3, #84]	; 0x54
 8002e84:	e007      	b.n	8002e96 <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002e8a:	f043 0210 	orr.w	r2, r3, #16
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002e96:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3720      	adds	r7, #32
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	2000000c 	.word	0x2000000c
 8002ea4:	053e2d63 	.word	0x053e2d63
 8002ea8:	50040000 	.word	0x50040000
 8002eac:	50040300 	.word	0x50040300
 8002eb0:	fff0c007 	.word	0xfff0c007

08002eb4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b086      	sub	sp, #24
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	4618      	mov	r0, r3
 8002ec6:	f7ff fe73 	bl	8002bb0 <LL_ADC_REG_IsConversionOngoing>
 8002eca:	4603      	mov	r3, r0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d167      	bne.n	8002fa0 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d101      	bne.n	8002ede <HAL_ADC_Start_DMA+0x2a>
 8002eda:	2302      	movs	r3, #2
 8002edc:	e063      	b.n	8002fa6 <HAL_ADC_Start_DMA+0xf2>
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002ee6:	68f8      	ldr	r0, [r7, #12]
 8002ee8:	f000 fd84 	bl	80039f4 <ADC_Enable>
 8002eec:	4603      	mov	r3, r0
 8002eee:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002ef0:	7dfb      	ldrb	r3, [r7, #23]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d14f      	bne.n	8002f96 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002efa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002efe:	f023 0301 	bic.w	r3, r3, #1
 8002f02:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	655a      	str	r2, [r3, #84]	; 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002f0e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d006      	beq.n	8002f24 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f1a:	f023 0206 	bic.w	r2, r3, #6
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	659a      	str	r2, [r3, #88]	; 0x58
 8002f22:	e002      	b.n	8002f2a <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	2200      	movs	r2, #0
 8002f28:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f2e:	4a20      	ldr	r2, [pc, #128]	; (8002fb0 <HAL_ADC_Start_DMA+0xfc>)
 8002f30:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f36:	4a1f      	ldr	r2, [pc, #124]	; (8002fb4 <HAL_ADC_Start_DMA+0x100>)
 8002f38:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002f3e:	4a1e      	ldr	r2, [pc, #120]	; (8002fb8 <HAL_ADC_Start_DMA+0x104>)
 8002f40:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	221c      	movs	r2, #28
 8002f48:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002f52:	68fb      	ldr	r3, [r7, #12]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	685a      	ldr	r2, [r3, #4]
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	f042 0210 	orr.w	r2, r2, #16
 8002f60:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	68da      	ldr	r2, [r3, #12]
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f042 0201 	orr.w	r2, r2, #1
 8002f70:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	3340      	adds	r3, #64	; 0x40
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	68ba      	ldr	r2, [r7, #8]
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	f001 f87b 	bl	800407c <HAL_DMA_Start_IT>
 8002f86:	4603      	mov	r3, r0
 8002f88:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4618      	mov	r0, r3
 8002f90:	f7ff fde6 	bl	8002b60 <LL_ADC_REG_StartConversion>
 8002f94:	e006      	b.n	8002fa4 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002f9e:	e001      	b.n	8002fa4 <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002fa0:	2302      	movs	r3, #2
 8002fa2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002fa4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002fa6:	4618      	mov	r0, r3
 8002fa8:	3718      	adds	r7, #24
 8002faa:	46bd      	mov	sp, r7
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	bf00      	nop
 8002fb0:	08003bbf 	.word	0x08003bbf
 8002fb4:	08003c97 	.word	0x08003c97
 8002fb8:	08003cb3 	.word	0x08003cb3

08002fbc <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b084      	sub	sp, #16
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002fca:	2b01      	cmp	r3, #1
 8002fcc:	d101      	bne.n	8002fd2 <HAL_ADC_Stop_DMA+0x16>
 8002fce:	2302      	movs	r3, #2
 8002fd0:	e051      	b.n	8003076 <HAL_ADC_Stop_DMA+0xba>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002fda:	2103      	movs	r1, #3
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	f000 fc4d 	bl	800387c <ADC_ConversionStop>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002fe6:	7bfb      	ldrb	r3, [r7, #15]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d13f      	bne.n	800306c <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	68da      	ldr	r2, [r3, #12]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f022 0201 	bic.w	r2, r2, #1
 8002ffa:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003000:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003004:	b2db      	uxtb	r3, r3
 8003006:	2b02      	cmp	r3, #2
 8003008:	d10f      	bne.n	800302a <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800300e:	4618      	mov	r0, r3
 8003010:	f001 f894 	bl	800413c <HAL_DMA_Abort>
 8003014:	4603      	mov	r3, r0
 8003016:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8003018:	7bfb      	ldrb	r3, [r7, #15]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d005      	beq.n	800302a <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003022:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	655a      	str	r2, [r3, #84]	; 0x54
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f022 0210 	bic.w	r2, r2, #16
 8003038:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 800303a:	7bfb      	ldrb	r3, [r7, #15]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d105      	bne.n	800304c <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8003040:	6878      	ldr	r0, [r7, #4]
 8003042:	f000 fd5d 	bl	8003b00 <ADC_Disable>
 8003046:	4603      	mov	r3, r0
 8003048:	73fb      	strb	r3, [r7, #15]
 800304a:	e002      	b.n	8003052 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 800304c:	6878      	ldr	r0, [r7, #4]
 800304e:	f000 fd57 	bl	8003b00 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003052:	7bfb      	ldrb	r3, [r7, #15]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d109      	bne.n	800306c <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800305c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003060:	f023 0301 	bic.w	r3, r3, #1
 8003064:	f043 0201 	orr.w	r2, r3, #1
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	655a      	str	r2, [r3, #84]	; 0x54
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003074:	7bfb      	ldrb	r3, [r7, #15]
}
 8003076:	4618      	mov	r0, r3
 8003078:	3710      	adds	r7, #16
 800307a:	46bd      	mov	sp, r7
 800307c:	bd80      	pop	{r7, pc}

0800307e <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800307e:	b480      	push	{r7}
 8003080:	b083      	sub	sp, #12
 8003082:	af00      	add	r7, sp, #0
 8003084:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003086:	bf00      	nop
 8003088:	370c      	adds	r7, #12
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003092:	b480      	push	{r7}
 8003094:	b083      	sub	sp, #12
 8003096:	af00      	add	r7, sp, #0
 8003098:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800309a:	bf00      	nop
 800309c:	370c      	adds	r7, #12
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr

080030a6 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80030a6:	b480      	push	{r7}
 80030a8:	b083      	sub	sp, #12
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80030ae:	bf00      	nop
 80030b0:	370c      	adds	r7, #12
 80030b2:	46bd      	mov	sp, r7
 80030b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b8:	4770      	bx	lr
	...

080030bc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	b0b6      	sub	sp, #216	; 0xd8
 80030c0:	af00      	add	r7, sp, #0
 80030c2:	6078      	str	r0, [r7, #4]
 80030c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030c6:	2300      	movs	r3, #0
 80030c8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80030cc:	2300      	movs	r3, #0
 80030ce:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80030d6:	2b01      	cmp	r3, #1
 80030d8:	d101      	bne.n	80030de <HAL_ADC_ConfigChannel+0x22>
 80030da:	2302      	movs	r3, #2
 80030dc:	e3b9      	b.n	8003852 <HAL_ADC_ConfigChannel+0x796>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2201      	movs	r2, #1
 80030e2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	4618      	mov	r0, r3
 80030ec:	f7ff fd60 	bl	8002bb0 <LL_ADC_REG_IsConversionOngoing>
 80030f0:	4603      	mov	r3, r0
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	f040 839e 	bne.w	8003834 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	685b      	ldr	r3, [r3, #4]
 80030fc:	2b05      	cmp	r3, #5
 80030fe:	d824      	bhi.n	800314a <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8003100:	683b      	ldr	r3, [r7, #0]
 8003102:	685b      	ldr	r3, [r3, #4]
 8003104:	3b02      	subs	r3, #2
 8003106:	2b03      	cmp	r3, #3
 8003108:	d81b      	bhi.n	8003142 <HAL_ADC_ConfigChannel+0x86>
 800310a:	a201      	add	r2, pc, #4	; (adr r2, 8003110 <HAL_ADC_ConfigChannel+0x54>)
 800310c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003110:	08003121 	.word	0x08003121
 8003114:	08003129 	.word	0x08003129
 8003118:	08003131 	.word	0x08003131
 800311c:	08003139 	.word	0x08003139
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	220c      	movs	r2, #12
 8003124:	605a      	str	r2, [r3, #4]
          break;
 8003126:	e011      	b.n	800314c <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8003128:	683b      	ldr	r3, [r7, #0]
 800312a:	2212      	movs	r2, #18
 800312c:	605a      	str	r2, [r3, #4]
          break;
 800312e:	e00d      	b.n	800314c <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8003130:	683b      	ldr	r3, [r7, #0]
 8003132:	2218      	movs	r2, #24
 8003134:	605a      	str	r2, [r3, #4]
          break;
 8003136:	e009      	b.n	800314c <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800313e:	605a      	str	r2, [r3, #4]
          break;
 8003140:	e004      	b.n	800314c <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	2206      	movs	r2, #6
 8003146:	605a      	str	r2, [r3, #4]
          break;
 8003148:	e000      	b.n	800314c <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800314a:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6818      	ldr	r0, [r3, #0]
 8003150:	683b      	ldr	r3, [r7, #0]
 8003152:	6859      	ldr	r1, [r3, #4]
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	461a      	mov	r2, r3
 800315a:	f7ff fbe9 	bl	8002930 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4618      	mov	r0, r3
 8003164:	f7ff fd24 	bl	8002bb0 <LL_ADC_REG_IsConversionOngoing>
 8003168:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	4618      	mov	r0, r3
 8003172:	f7ff fd44 	bl	8002bfe <LL_ADC_INJ_IsConversionOngoing>
 8003176:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800317a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800317e:	2b00      	cmp	r3, #0
 8003180:	f040 81a6 	bne.w	80034d0 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003184:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003188:	2b00      	cmp	r3, #0
 800318a:	f040 81a1 	bne.w	80034d0 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6818      	ldr	r0, [r3, #0]
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	6819      	ldr	r1, [r3, #0]
 8003196:	683b      	ldr	r3, [r7, #0]
 8003198:	689b      	ldr	r3, [r3, #8]
 800319a:	461a      	mov	r2, r3
 800319c:	f7ff fbf4 	bl	8002988 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80031a0:	683b      	ldr	r3, [r7, #0]
 80031a2:	695a      	ldr	r2, [r3, #20]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	68db      	ldr	r3, [r3, #12]
 80031aa:	08db      	lsrs	r3, r3, #3
 80031ac:	f003 0303 	and.w	r3, r3, #3
 80031b0:	005b      	lsls	r3, r3, #1
 80031b2:	fa02 f303 	lsl.w	r3, r2, r3
 80031b6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80031ba:	683b      	ldr	r3, [r7, #0]
 80031bc:	691b      	ldr	r3, [r3, #16]
 80031be:	2b04      	cmp	r3, #4
 80031c0:	d00a      	beq.n	80031d8 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	6818      	ldr	r0, [r3, #0]
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	6919      	ldr	r1, [r3, #16]
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	681a      	ldr	r2, [r3, #0]
 80031ce:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80031d2:	f7ff fb45 	bl	8002860 <LL_ADC_SetOffset>
 80031d6:	e17b      	b.n	80034d0 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	2100      	movs	r1, #0
 80031de:	4618      	mov	r0, r3
 80031e0:	f7ff fb62 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 80031e4:	4603      	mov	r3, r0
 80031e6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d10a      	bne.n	8003204 <HAL_ADC_ConfigChannel+0x148>
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2100      	movs	r1, #0
 80031f4:	4618      	mov	r0, r3
 80031f6:	f7ff fb57 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 80031fa:	4603      	mov	r3, r0
 80031fc:	0e9b      	lsrs	r3, r3, #26
 80031fe:	f003 021f 	and.w	r2, r3, #31
 8003202:	e01e      	b.n	8003242 <HAL_ADC_ConfigChannel+0x186>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2100      	movs	r1, #0
 800320a:	4618      	mov	r0, r3
 800320c:	f7ff fb4c 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 8003210:	4603      	mov	r3, r0
 8003212:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003216:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800321a:	fa93 f3a3 	rbit	r3, r3
 800321e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003222:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003226:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800322a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800322e:	2b00      	cmp	r3, #0
 8003230:	d101      	bne.n	8003236 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8003232:	2320      	movs	r3, #32
 8003234:	e004      	b.n	8003240 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8003236:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800323a:	fab3 f383 	clz	r3, r3
 800323e:	b2db      	uxtb	r3, r3
 8003240:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003242:	683b      	ldr	r3, [r7, #0]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800324a:	2b00      	cmp	r3, #0
 800324c:	d105      	bne.n	800325a <HAL_ADC_ConfigChannel+0x19e>
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	0e9b      	lsrs	r3, r3, #26
 8003254:	f003 031f 	and.w	r3, r3, #31
 8003258:	e018      	b.n	800328c <HAL_ADC_ConfigChannel+0x1d0>
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003262:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003266:	fa93 f3a3 	rbit	r3, r3
 800326a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800326e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003272:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003276:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800327a:	2b00      	cmp	r3, #0
 800327c:	d101      	bne.n	8003282 <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 800327e:	2320      	movs	r3, #32
 8003280:	e004      	b.n	800328c <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8003282:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003286:	fab3 f383 	clz	r3, r3
 800328a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800328c:	429a      	cmp	r2, r3
 800328e:	d106      	bne.n	800329e <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	2200      	movs	r2, #0
 8003296:	2100      	movs	r1, #0
 8003298:	4618      	mov	r0, r3
 800329a:	f7ff fb1b 	bl	80028d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	2101      	movs	r1, #1
 80032a4:	4618      	mov	r0, r3
 80032a6:	f7ff faff 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 80032aa:	4603      	mov	r3, r0
 80032ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d10a      	bne.n	80032ca <HAL_ADC_ConfigChannel+0x20e>
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	2101      	movs	r1, #1
 80032ba:	4618      	mov	r0, r3
 80032bc:	f7ff faf4 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 80032c0:	4603      	mov	r3, r0
 80032c2:	0e9b      	lsrs	r3, r3, #26
 80032c4:	f003 021f 	and.w	r2, r3, #31
 80032c8:	e01e      	b.n	8003308 <HAL_ADC_ConfigChannel+0x24c>
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2101      	movs	r1, #1
 80032d0:	4618      	mov	r0, r3
 80032d2:	f7ff fae9 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 80032d6:	4603      	mov	r3, r0
 80032d8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032dc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80032e0:	fa93 f3a3 	rbit	r3, r3
 80032e4:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80032e8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80032ec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80032f0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d101      	bne.n	80032fc <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 80032f8:	2320      	movs	r3, #32
 80032fa:	e004      	b.n	8003306 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 80032fc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003300:	fab3 f383 	clz	r3, r3
 8003304:	b2db      	uxtb	r3, r3
 8003306:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003308:	683b      	ldr	r3, [r7, #0]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003310:	2b00      	cmp	r3, #0
 8003312:	d105      	bne.n	8003320 <HAL_ADC_ConfigChannel+0x264>
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	0e9b      	lsrs	r3, r3, #26
 800331a:	f003 031f 	and.w	r3, r3, #31
 800331e:	e018      	b.n	8003352 <HAL_ADC_ConfigChannel+0x296>
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	681b      	ldr	r3, [r3, #0]
 8003324:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003328:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800332c:	fa93 f3a3 	rbit	r3, r3
 8003330:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003334:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003338:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800333c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003340:	2b00      	cmp	r3, #0
 8003342:	d101      	bne.n	8003348 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8003344:	2320      	movs	r3, #32
 8003346:	e004      	b.n	8003352 <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8003348:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800334c:	fab3 f383 	clz	r3, r3
 8003350:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003352:	429a      	cmp	r2, r3
 8003354:	d106      	bne.n	8003364 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	2200      	movs	r2, #0
 800335c:	2101      	movs	r1, #1
 800335e:	4618      	mov	r0, r3
 8003360:	f7ff fab8 	bl	80028d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2102      	movs	r1, #2
 800336a:	4618      	mov	r0, r3
 800336c:	f7ff fa9c 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 8003370:	4603      	mov	r3, r0
 8003372:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003376:	2b00      	cmp	r3, #0
 8003378:	d10a      	bne.n	8003390 <HAL_ADC_ConfigChannel+0x2d4>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	2102      	movs	r1, #2
 8003380:	4618      	mov	r0, r3
 8003382:	f7ff fa91 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 8003386:	4603      	mov	r3, r0
 8003388:	0e9b      	lsrs	r3, r3, #26
 800338a:	f003 021f 	and.w	r2, r3, #31
 800338e:	e01e      	b.n	80033ce <HAL_ADC_ConfigChannel+0x312>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	2102      	movs	r1, #2
 8003396:	4618      	mov	r0, r3
 8003398:	f7ff fa86 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 800339c:	4603      	mov	r3, r0
 800339e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033a2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80033a6:	fa93 f3a3 	rbit	r3, r3
 80033aa:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80033ae:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80033b2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80033b6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d101      	bne.n	80033c2 <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 80033be:	2320      	movs	r3, #32
 80033c0:	e004      	b.n	80033cc <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 80033c2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80033c6:	fab3 f383 	clz	r3, r3
 80033ca:	b2db      	uxtb	r3, r3
 80033cc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80033ce:	683b      	ldr	r3, [r7, #0]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d105      	bne.n	80033e6 <HAL_ADC_ConfigChannel+0x32a>
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	0e9b      	lsrs	r3, r3, #26
 80033e0:	f003 031f 	and.w	r3, r3, #31
 80033e4:	e016      	b.n	8003414 <HAL_ADC_ConfigChannel+0x358>
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033ee:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80033f2:	fa93 f3a3 	rbit	r3, r3
 80033f6:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80033f8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80033fa:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80033fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003402:	2b00      	cmp	r3, #0
 8003404:	d101      	bne.n	800340a <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8003406:	2320      	movs	r3, #32
 8003408:	e004      	b.n	8003414 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 800340a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800340e:	fab3 f383 	clz	r3, r3
 8003412:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003414:	429a      	cmp	r2, r3
 8003416:	d106      	bne.n	8003426 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	2200      	movs	r2, #0
 800341e:	2102      	movs	r1, #2
 8003420:	4618      	mov	r0, r3
 8003422:	f7ff fa57 	bl	80028d4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	2103      	movs	r1, #3
 800342c:	4618      	mov	r0, r3
 800342e:	f7ff fa3b 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 8003432:	4603      	mov	r3, r0
 8003434:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003438:	2b00      	cmp	r3, #0
 800343a:	d10a      	bne.n	8003452 <HAL_ADC_ConfigChannel+0x396>
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	2103      	movs	r1, #3
 8003442:	4618      	mov	r0, r3
 8003444:	f7ff fa30 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 8003448:	4603      	mov	r3, r0
 800344a:	0e9b      	lsrs	r3, r3, #26
 800344c:	f003 021f 	and.w	r2, r3, #31
 8003450:	e017      	b.n	8003482 <HAL_ADC_ConfigChannel+0x3c6>
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	2103      	movs	r1, #3
 8003458:	4618      	mov	r0, r3
 800345a:	f7ff fa25 	bl	80028a8 <LL_ADC_GetOffsetChannel>
 800345e:	4603      	mov	r3, r0
 8003460:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003462:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003464:	fa93 f3a3 	rbit	r3, r3
 8003468:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800346a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800346c:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800346e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003470:	2b00      	cmp	r3, #0
 8003472:	d101      	bne.n	8003478 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8003474:	2320      	movs	r3, #32
 8003476:	e003      	b.n	8003480 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8003478:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800347a:	fab3 f383 	clz	r3, r3
 800347e:	b2db      	uxtb	r3, r3
 8003480:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800348a:	2b00      	cmp	r3, #0
 800348c:	d105      	bne.n	800349a <HAL_ADC_ConfigChannel+0x3de>
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	0e9b      	lsrs	r3, r3, #26
 8003494:	f003 031f 	and.w	r3, r3, #31
 8003498:	e011      	b.n	80034be <HAL_ADC_ConfigChannel+0x402>
 800349a:	683b      	ldr	r3, [r7, #0]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80034a2:	fa93 f3a3 	rbit	r3, r3
 80034a6:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80034a8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80034aa:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80034ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d101      	bne.n	80034b6 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 80034b2:	2320      	movs	r3, #32
 80034b4:	e003      	b.n	80034be <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 80034b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80034b8:	fab3 f383 	clz	r3, r3
 80034bc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80034be:	429a      	cmp	r2, r3
 80034c0:	d106      	bne.n	80034d0 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	2200      	movs	r2, #0
 80034c8:	2103      	movs	r1, #3
 80034ca:	4618      	mov	r0, r3
 80034cc:	f7ff fa02 	bl	80028d4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4618      	mov	r0, r3
 80034d6:	f7ff fb1d 	bl	8002b14 <LL_ADC_IsEnabled>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	f040 813f 	bne.w	8003760 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6818      	ldr	r0, [r3, #0]
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	6819      	ldr	r1, [r3, #0]
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	68db      	ldr	r3, [r3, #12]
 80034ee:	461a      	mov	r2, r3
 80034f0:	f7ff fa76 	bl	80029e0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	4a8e      	ldr	r2, [pc, #568]	; (8003734 <HAL_ADC_ConfigChannel+0x678>)
 80034fa:	4293      	cmp	r3, r2
 80034fc:	f040 8130 	bne.w	8003760 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003504:	683b      	ldr	r3, [r7, #0]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800350c:	2b00      	cmp	r3, #0
 800350e:	d10b      	bne.n	8003528 <HAL_ADC_ConfigChannel+0x46c>
 8003510:	683b      	ldr	r3, [r7, #0]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	0e9b      	lsrs	r3, r3, #26
 8003516:	3301      	adds	r3, #1
 8003518:	f003 031f 	and.w	r3, r3, #31
 800351c:	2b09      	cmp	r3, #9
 800351e:	bf94      	ite	ls
 8003520:	2301      	movls	r3, #1
 8003522:	2300      	movhi	r3, #0
 8003524:	b2db      	uxtb	r3, r3
 8003526:	e019      	b.n	800355c <HAL_ADC_ConfigChannel+0x4a0>
 8003528:	683b      	ldr	r3, [r7, #0]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800352e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003530:	fa93 f3a3 	rbit	r3, r3
 8003534:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003536:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003538:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800353a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800353c:	2b00      	cmp	r3, #0
 800353e:	d101      	bne.n	8003544 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8003540:	2320      	movs	r3, #32
 8003542:	e003      	b.n	800354c <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8003544:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003546:	fab3 f383 	clz	r3, r3
 800354a:	b2db      	uxtb	r3, r3
 800354c:	3301      	adds	r3, #1
 800354e:	f003 031f 	and.w	r3, r3, #31
 8003552:	2b09      	cmp	r3, #9
 8003554:	bf94      	ite	ls
 8003556:	2301      	movls	r3, #1
 8003558:	2300      	movhi	r3, #0
 800355a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800355c:	2b00      	cmp	r3, #0
 800355e:	d079      	beq.n	8003654 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003568:	2b00      	cmp	r3, #0
 800356a:	d107      	bne.n	800357c <HAL_ADC_ConfigChannel+0x4c0>
 800356c:	683b      	ldr	r3, [r7, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	0e9b      	lsrs	r3, r3, #26
 8003572:	3301      	adds	r3, #1
 8003574:	069b      	lsls	r3, r3, #26
 8003576:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800357a:	e015      	b.n	80035a8 <HAL_ADC_ConfigChannel+0x4ec>
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003582:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003584:	fa93 f3a3 	rbit	r3, r3
 8003588:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800358a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800358c:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 800358e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003590:	2b00      	cmp	r3, #0
 8003592:	d101      	bne.n	8003598 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8003594:	2320      	movs	r3, #32
 8003596:	e003      	b.n	80035a0 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8003598:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800359a:	fab3 f383 	clz	r3, r3
 800359e:	b2db      	uxtb	r3, r3
 80035a0:	3301      	adds	r3, #1
 80035a2:	069b      	lsls	r3, r3, #26
 80035a4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d109      	bne.n	80035c8 <HAL_ADC_ConfigChannel+0x50c>
 80035b4:	683b      	ldr	r3, [r7, #0]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	0e9b      	lsrs	r3, r3, #26
 80035ba:	3301      	adds	r3, #1
 80035bc:	f003 031f 	and.w	r3, r3, #31
 80035c0:	2101      	movs	r1, #1
 80035c2:	fa01 f303 	lsl.w	r3, r1, r3
 80035c6:	e017      	b.n	80035f8 <HAL_ADC_ConfigChannel+0x53c>
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035d0:	fa93 f3a3 	rbit	r3, r3
 80035d4:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80035d6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035d8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80035da:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d101      	bne.n	80035e4 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 80035e0:	2320      	movs	r3, #32
 80035e2:	e003      	b.n	80035ec <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 80035e4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035e6:	fab3 f383 	clz	r3, r3
 80035ea:	b2db      	uxtb	r3, r3
 80035ec:	3301      	adds	r3, #1
 80035ee:	f003 031f 	and.w	r3, r3, #31
 80035f2:	2101      	movs	r1, #1
 80035f4:	fa01 f303 	lsl.w	r3, r1, r3
 80035f8:	ea42 0103 	orr.w	r1, r2, r3
 80035fc:	683b      	ldr	r3, [r7, #0]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003604:	2b00      	cmp	r3, #0
 8003606:	d10a      	bne.n	800361e <HAL_ADC_ConfigChannel+0x562>
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	0e9b      	lsrs	r3, r3, #26
 800360e:	3301      	adds	r3, #1
 8003610:	f003 021f 	and.w	r2, r3, #31
 8003614:	4613      	mov	r3, r2
 8003616:	005b      	lsls	r3, r3, #1
 8003618:	4413      	add	r3, r2
 800361a:	051b      	lsls	r3, r3, #20
 800361c:	e018      	b.n	8003650 <HAL_ADC_ConfigChannel+0x594>
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003624:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003626:	fa93 f3a3 	rbit	r3, r3
 800362a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800362c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800362e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003630:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003632:	2b00      	cmp	r3, #0
 8003634:	d101      	bne.n	800363a <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8003636:	2320      	movs	r3, #32
 8003638:	e003      	b.n	8003642 <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 800363a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800363c:	fab3 f383 	clz	r3, r3
 8003640:	b2db      	uxtb	r3, r3
 8003642:	3301      	adds	r3, #1
 8003644:	f003 021f 	and.w	r2, r3, #31
 8003648:	4613      	mov	r3, r2
 800364a:	005b      	lsls	r3, r3, #1
 800364c:	4413      	add	r3, r2
 800364e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003650:	430b      	orrs	r3, r1
 8003652:	e080      	b.n	8003756 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003654:	683b      	ldr	r3, [r7, #0]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800365c:	2b00      	cmp	r3, #0
 800365e:	d107      	bne.n	8003670 <HAL_ADC_ConfigChannel+0x5b4>
 8003660:	683b      	ldr	r3, [r7, #0]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	0e9b      	lsrs	r3, r3, #26
 8003666:	3301      	adds	r3, #1
 8003668:	069b      	lsls	r3, r3, #26
 800366a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800366e:	e015      	b.n	800369c <HAL_ADC_ConfigChannel+0x5e0>
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003678:	fa93 f3a3 	rbit	r3, r3
 800367c:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 800367e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003680:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003682:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003684:	2b00      	cmp	r3, #0
 8003686:	d101      	bne.n	800368c <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8003688:	2320      	movs	r3, #32
 800368a:	e003      	b.n	8003694 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 800368c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800368e:	fab3 f383 	clz	r3, r3
 8003692:	b2db      	uxtb	r3, r3
 8003694:	3301      	adds	r3, #1
 8003696:	069b      	lsls	r3, r3, #26
 8003698:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d109      	bne.n	80036bc <HAL_ADC_ConfigChannel+0x600>
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	0e9b      	lsrs	r3, r3, #26
 80036ae:	3301      	adds	r3, #1
 80036b0:	f003 031f 	and.w	r3, r3, #31
 80036b4:	2101      	movs	r1, #1
 80036b6:	fa01 f303 	lsl.w	r3, r1, r3
 80036ba:	e017      	b.n	80036ec <HAL_ADC_ConfigChannel+0x630>
 80036bc:	683b      	ldr	r3, [r7, #0]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036c2:	6a3b      	ldr	r3, [r7, #32]
 80036c4:	fa93 f3a3 	rbit	r3, r3
 80036c8:	61fb      	str	r3, [r7, #28]
  return result;
 80036ca:	69fb      	ldr	r3, [r7, #28]
 80036cc:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80036ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d101      	bne.n	80036d8 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 80036d4:	2320      	movs	r3, #32
 80036d6:	e003      	b.n	80036e0 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 80036d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036da:	fab3 f383 	clz	r3, r3
 80036de:	b2db      	uxtb	r3, r3
 80036e0:	3301      	adds	r3, #1
 80036e2:	f003 031f 	and.w	r3, r3, #31
 80036e6:	2101      	movs	r1, #1
 80036e8:	fa01 f303 	lsl.w	r3, r1, r3
 80036ec:	ea42 0103 	orr.w	r1, r2, r3
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d10d      	bne.n	8003718 <HAL_ADC_ConfigChannel+0x65c>
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	0e9b      	lsrs	r3, r3, #26
 8003702:	3301      	adds	r3, #1
 8003704:	f003 021f 	and.w	r2, r3, #31
 8003708:	4613      	mov	r3, r2
 800370a:	005b      	lsls	r3, r3, #1
 800370c:	4413      	add	r3, r2
 800370e:	3b1e      	subs	r3, #30
 8003710:	051b      	lsls	r3, r3, #20
 8003712:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003716:	e01d      	b.n	8003754 <HAL_ADC_ConfigChannel+0x698>
 8003718:	683b      	ldr	r3, [r7, #0]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	fa93 f3a3 	rbit	r3, r3
 8003724:	613b      	str	r3, [r7, #16]
  return result;
 8003726:	693b      	ldr	r3, [r7, #16]
 8003728:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800372a:	69bb      	ldr	r3, [r7, #24]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d103      	bne.n	8003738 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8003730:	2320      	movs	r3, #32
 8003732:	e005      	b.n	8003740 <HAL_ADC_ConfigChannel+0x684>
 8003734:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003738:	69bb      	ldr	r3, [r7, #24]
 800373a:	fab3 f383 	clz	r3, r3
 800373e:	b2db      	uxtb	r3, r3
 8003740:	3301      	adds	r3, #1
 8003742:	f003 021f 	and.w	r2, r3, #31
 8003746:	4613      	mov	r3, r2
 8003748:	005b      	lsls	r3, r3, #1
 800374a:	4413      	add	r3, r2
 800374c:	3b1e      	subs	r3, #30
 800374e:	051b      	lsls	r3, r3, #20
 8003750:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003754:	430b      	orrs	r3, r1
 8003756:	683a      	ldr	r2, [r7, #0]
 8003758:	6892      	ldr	r2, [r2, #8]
 800375a:	4619      	mov	r1, r3
 800375c:	f7ff f914 	bl	8002988 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	681a      	ldr	r2, [r3, #0]
 8003764:	4b3d      	ldr	r3, [pc, #244]	; (800385c <HAL_ADC_ConfigChannel+0x7a0>)
 8003766:	4013      	ands	r3, r2
 8003768:	2b00      	cmp	r3, #0
 800376a:	d06c      	beq.n	8003846 <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800376c:	483c      	ldr	r0, [pc, #240]	; (8003860 <HAL_ADC_ConfigChannel+0x7a4>)
 800376e:	f7ff f869 	bl	8002844 <LL_ADC_GetCommonPathInternalCh>
 8003772:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	4a3a      	ldr	r2, [pc, #232]	; (8003864 <HAL_ADC_ConfigChannel+0x7a8>)
 800377c:	4293      	cmp	r3, r2
 800377e:	d127      	bne.n	80037d0 <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003780:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003784:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003788:	2b00      	cmp	r3, #0
 800378a:	d121      	bne.n	80037d0 <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	4a35      	ldr	r2, [pc, #212]	; (8003868 <HAL_ADC_ConfigChannel+0x7ac>)
 8003792:	4293      	cmp	r3, r2
 8003794:	d157      	bne.n	8003846 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003796:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800379a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800379e:	4619      	mov	r1, r3
 80037a0:	482f      	ldr	r0, [pc, #188]	; (8003860 <HAL_ADC_ConfigChannel+0x7a4>)
 80037a2:	f7ff f83c 	bl	800281e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80037a6:	4b31      	ldr	r3, [pc, #196]	; (800386c <HAL_ADC_ConfigChannel+0x7b0>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	099b      	lsrs	r3, r3, #6
 80037ac:	4a30      	ldr	r2, [pc, #192]	; (8003870 <HAL_ADC_ConfigChannel+0x7b4>)
 80037ae:	fba2 2303 	umull	r2, r3, r2, r3
 80037b2:	099b      	lsrs	r3, r3, #6
 80037b4:	1c5a      	adds	r2, r3, #1
 80037b6:	4613      	mov	r3, r2
 80037b8:	005b      	lsls	r3, r3, #1
 80037ba:	4413      	add	r3, r2
 80037bc:	009b      	lsls	r3, r3, #2
 80037be:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80037c0:	e002      	b.n	80037c8 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	3b01      	subs	r3, #1
 80037c6:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80037c8:	68fb      	ldr	r3, [r7, #12]
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1f9      	bne.n	80037c2 <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80037ce:	e03a      	b.n	8003846 <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80037d0:	683b      	ldr	r3, [r7, #0]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	4a27      	ldr	r2, [pc, #156]	; (8003874 <HAL_ADC_ConfigChannel+0x7b8>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d113      	bne.n	8003802 <HAL_ADC_ConfigChannel+0x746>
 80037da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037de:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d10d      	bne.n	8003802 <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a1f      	ldr	r2, [pc, #124]	; (8003868 <HAL_ADC_ConfigChannel+0x7ac>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d12a      	bne.n	8003846 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037f0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037f4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80037f8:	4619      	mov	r1, r3
 80037fa:	4819      	ldr	r0, [pc, #100]	; (8003860 <HAL_ADC_ConfigChannel+0x7a4>)
 80037fc:	f7ff f80f 	bl	800281e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003800:	e021      	b.n	8003846 <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a1c      	ldr	r2, [pc, #112]	; (8003878 <HAL_ADC_ConfigChannel+0x7bc>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d11c      	bne.n	8003846 <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800380c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003810:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d116      	bne.n	8003846 <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4a12      	ldr	r2, [pc, #72]	; (8003868 <HAL_ADC_ConfigChannel+0x7ac>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d111      	bne.n	8003846 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003822:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003826:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800382a:	4619      	mov	r1, r3
 800382c:	480c      	ldr	r0, [pc, #48]	; (8003860 <HAL_ADC_ConfigChannel+0x7a4>)
 800382e:	f7fe fff6 	bl	800281e <LL_ADC_SetCommonPathInternalCh>
 8003832:	e008      	b.n	8003846 <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003838:	f043 0220 	orr.w	r2, r3, #32
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003840:	2301      	movs	r3, #1
 8003842:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2200      	movs	r2, #0
 800384a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 800384e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003852:	4618      	mov	r0, r3
 8003854:	37d8      	adds	r7, #216	; 0xd8
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
 800385a:	bf00      	nop
 800385c:	80080000 	.word	0x80080000
 8003860:	50040300 	.word	0x50040300
 8003864:	c7520000 	.word	0xc7520000
 8003868:	50040000 	.word	0x50040000
 800386c:	2000000c 	.word	0x2000000c
 8003870:	053e2d63 	.word	0x053e2d63
 8003874:	cb840000 	.word	0xcb840000
 8003878:	80000001 	.word	0x80000001

0800387c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b088      	sub	sp, #32
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
 8003884:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8003886:	2300      	movs	r3, #0
 8003888:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	4618      	mov	r0, r3
 8003894:	f7ff f98c 	bl	8002bb0 <LL_ADC_REG_IsConversionOngoing>
 8003898:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4618      	mov	r0, r3
 80038a0:	f7ff f9ad 	bl	8002bfe <LL_ADC_INJ_IsConversionOngoing>
 80038a4:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80038a6:	693b      	ldr	r3, [r7, #16]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d103      	bne.n	80038b4 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	f000 8098 	beq.w	80039e4 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	68db      	ldr	r3, [r3, #12]
 80038ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d02a      	beq.n	8003918 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	7e5b      	ldrb	r3, [r3, #25]
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d126      	bne.n	8003918 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	7e1b      	ldrb	r3, [r3, #24]
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d122      	bne.n	8003918 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80038d2:	2301      	movs	r3, #1
 80038d4:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 80038d6:	e014      	b.n	8003902 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 80038d8:	69fb      	ldr	r3, [r7, #28]
 80038da:	4a45      	ldr	r2, [pc, #276]	; (80039f0 <ADC_ConversionStop+0x174>)
 80038dc:	4293      	cmp	r3, r2
 80038de:	d90d      	bls.n	80038fc <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038e4:	f043 0210 	orr.w	r2, r3, #16
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038f0:	f043 0201 	orr.w	r2, r3, #1
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e074      	b.n	80039e6 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	3301      	adds	r3, #1
 8003900:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800390c:	2b40      	cmp	r3, #64	; 0x40
 800390e:	d1e3      	bne.n	80038d8 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	2240      	movs	r2, #64	; 0x40
 8003916:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003918:	69bb      	ldr	r3, [r7, #24]
 800391a:	2b02      	cmp	r3, #2
 800391c:	d014      	beq.n	8003948 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	4618      	mov	r0, r3
 8003924:	f7ff f944 	bl	8002bb0 <LL_ADC_REG_IsConversionOngoing>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00c      	beq.n	8003948 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4618      	mov	r0, r3
 8003934:	f7ff f901 	bl	8002b3a <LL_ADC_IsDisableOngoing>
 8003938:	4603      	mov	r3, r0
 800393a:	2b00      	cmp	r3, #0
 800393c:	d104      	bne.n	8003948 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4618      	mov	r0, r3
 8003944:	f7ff f920 	bl	8002b88 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003948:	69bb      	ldr	r3, [r7, #24]
 800394a:	2b01      	cmp	r3, #1
 800394c:	d014      	beq.n	8003978 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4618      	mov	r0, r3
 8003954:	f7ff f953 	bl	8002bfe <LL_ADC_INJ_IsConversionOngoing>
 8003958:	4603      	mov	r3, r0
 800395a:	2b00      	cmp	r3, #0
 800395c:	d00c      	beq.n	8003978 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	4618      	mov	r0, r3
 8003964:	f7ff f8e9 	bl	8002b3a <LL_ADC_IsDisableOngoing>
 8003968:	4603      	mov	r3, r0
 800396a:	2b00      	cmp	r3, #0
 800396c:	d104      	bne.n	8003978 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	4618      	mov	r0, r3
 8003974:	f7ff f92f 	bl	8002bd6 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8003978:	69bb      	ldr	r3, [r7, #24]
 800397a:	2b02      	cmp	r3, #2
 800397c:	d005      	beq.n	800398a <ADC_ConversionStop+0x10e>
 800397e:	69bb      	ldr	r3, [r7, #24]
 8003980:	2b03      	cmp	r3, #3
 8003982:	d105      	bne.n	8003990 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8003984:	230c      	movs	r3, #12
 8003986:	617b      	str	r3, [r7, #20]
        break;
 8003988:	e005      	b.n	8003996 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 800398a:	2308      	movs	r3, #8
 800398c:	617b      	str	r3, [r7, #20]
        break;
 800398e:	e002      	b.n	8003996 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8003990:	2304      	movs	r3, #4
 8003992:	617b      	str	r3, [r7, #20]
        break;
 8003994:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8003996:	f7fe feff 	bl	8002798 <HAL_GetTick>
 800399a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 800399c:	e01b      	b.n	80039d6 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800399e:	f7fe fefb 	bl	8002798 <HAL_GetTick>
 80039a2:	4602      	mov	r2, r0
 80039a4:	68bb      	ldr	r3, [r7, #8]
 80039a6:	1ad3      	subs	r3, r2, r3
 80039a8:	2b05      	cmp	r3, #5
 80039aa:	d914      	bls.n	80039d6 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	689a      	ldr	r2, [r3, #8]
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	4013      	ands	r3, r2
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d00d      	beq.n	80039d6 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039be:	f043 0210 	orr.w	r2, r3, #16
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039ca:	f043 0201 	orr.w	r2, r3, #1
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 80039d2:	2301      	movs	r3, #1
 80039d4:	e007      	b.n	80039e6 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	689a      	ldr	r2, [r3, #8]
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	4013      	ands	r3, r2
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d1dc      	bne.n	800399e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80039e4:	2300      	movs	r3, #0
}
 80039e6:	4618      	mov	r0, r3
 80039e8:	3720      	adds	r7, #32
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	a33fffff 	.word	0xa33fffff

080039f4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b084      	sub	sp, #16
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80039fc:	2300      	movs	r3, #0
 80039fe:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4618      	mov	r0, r3
 8003a06:	f7ff f885 	bl	8002b14 <LL_ADC_IsEnabled>
 8003a0a:	4603      	mov	r3, r0
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d169      	bne.n	8003ae4 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	689a      	ldr	r2, [r3, #8]
 8003a16:	4b36      	ldr	r3, [pc, #216]	; (8003af0 <ADC_Enable+0xfc>)
 8003a18:	4013      	ands	r3, r2
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d00d      	beq.n	8003a3a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a22:	f043 0210 	orr.w	r2, r3, #16
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a2e:	f043 0201 	orr.w	r2, r3, #1
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	e055      	b.n	8003ae6 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4618      	mov	r0, r3
 8003a40:	f7ff f840 	bl	8002ac4 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003a44:	482b      	ldr	r0, [pc, #172]	; (8003af4 <ADC_Enable+0x100>)
 8003a46:	f7fe fefd 	bl	8002844 <LL_ADC_GetCommonPathInternalCh>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d013      	beq.n	8003a7c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003a54:	4b28      	ldr	r3, [pc, #160]	; (8003af8 <ADC_Enable+0x104>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	099b      	lsrs	r3, r3, #6
 8003a5a:	4a28      	ldr	r2, [pc, #160]	; (8003afc <ADC_Enable+0x108>)
 8003a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8003a60:	099b      	lsrs	r3, r3, #6
 8003a62:	1c5a      	adds	r2, r3, #1
 8003a64:	4613      	mov	r3, r2
 8003a66:	005b      	lsls	r3, r3, #1
 8003a68:	4413      	add	r3, r2
 8003a6a:	009b      	lsls	r3, r3, #2
 8003a6c:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003a6e:	e002      	b.n	8003a76 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	3b01      	subs	r3, #1
 8003a74:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d1f9      	bne.n	8003a70 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003a7c:	f7fe fe8c 	bl	8002798 <HAL_GetTick>
 8003a80:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003a82:	e028      	b.n	8003ad6 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	4618      	mov	r0, r3
 8003a8a:	f7ff f843 	bl	8002b14 <LL_ADC_IsEnabled>
 8003a8e:	4603      	mov	r3, r0
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d104      	bne.n	8003a9e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	4618      	mov	r0, r3
 8003a9a:	f7ff f813 	bl	8002ac4 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003a9e:	f7fe fe7b 	bl	8002798 <HAL_GetTick>
 8003aa2:	4602      	mov	r2, r0
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	1ad3      	subs	r3, r2, r3
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d914      	bls.n	8003ad6 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0301 	and.w	r3, r3, #1
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d00d      	beq.n	8003ad6 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003abe:	f043 0210 	orr.w	r2, r3, #16
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003aca:	f043 0201 	orr.w	r2, r3, #1
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e007      	b.n	8003ae6 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0301 	and.w	r3, r3, #1
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d1cf      	bne.n	8003a84 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003ae4:	2300      	movs	r3, #0
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3710      	adds	r7, #16
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}
 8003aee:	bf00      	nop
 8003af0:	8000003f 	.word	0x8000003f
 8003af4:	50040300 	.word	0x50040300
 8003af8:	2000000c 	.word	0x2000000c
 8003afc:	053e2d63 	.word	0x053e2d63

08003b00 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b084      	sub	sp, #16
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f7ff f814 	bl	8002b3a <LL_ADC_IsDisableOngoing>
 8003b12:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f7fe fffb 	bl	8002b14 <LL_ADC_IsEnabled>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d047      	beq.n	8003bb4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d144      	bne.n	8003bb4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	689b      	ldr	r3, [r3, #8]
 8003b30:	f003 030d 	and.w	r3, r3, #13
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d10c      	bne.n	8003b52 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f7fe ffd5 	bl	8002aec <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	2203      	movs	r2, #3
 8003b48:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b4a:	f7fe fe25 	bl	8002798 <HAL_GetTick>
 8003b4e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b50:	e029      	b.n	8003ba6 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b56:	f043 0210 	orr.w	r2, r3, #16
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b62:	f043 0201 	orr.w	r2, r3, #1
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	e023      	b.n	8003bb6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003b6e:	f7fe fe13 	bl	8002798 <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	68bb      	ldr	r3, [r7, #8]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	d914      	bls.n	8003ba6 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	689b      	ldr	r3, [r3, #8]
 8003b82:	f003 0301 	and.w	r3, r3, #1
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d00d      	beq.n	8003ba6 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b8e:	f043 0210 	orr.w	r2, r3, #16
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b9a:	f043 0201 	orr.w	r2, r3, #1
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003ba2:	2301      	movs	r3, #1
 8003ba4:	e007      	b.n	8003bb6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f003 0301 	and.w	r3, r3, #1
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d1dc      	bne.n	8003b6e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003bb4:	2300      	movs	r3, #0
}
 8003bb6:	4618      	mov	r0, r3
 8003bb8:	3710      	adds	r7, #16
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}

08003bbe <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003bbe:	b580      	push	{r7, lr}
 8003bc0:	b084      	sub	sp, #16
 8003bc2:	af00      	add	r7, sp, #0
 8003bc4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bca:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bd0:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d14b      	bne.n	8003c70 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bdc:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0308 	and.w	r3, r3, #8
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d021      	beq.n	8003c36 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4618      	mov	r0, r3
 8003bf8:	f7fe fe87 	bl	800290a <LL_ADC_REG_IsTriggerSourceSWStart>
 8003bfc:	4603      	mov	r3, r0
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d032      	beq.n	8003c68 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	68db      	ldr	r3, [r3, #12]
 8003c08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d12b      	bne.n	8003c68 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c14:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c20:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d11f      	bne.n	8003c68 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c2c:	f043 0201 	orr.w	r2, r3, #1
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	655a      	str	r2, [r3, #84]	; 0x54
 8003c34:	e018      	b.n	8003c68 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	68db      	ldr	r3, [r3, #12]
 8003c3c:	f003 0302 	and.w	r3, r3, #2
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d111      	bne.n	8003c68 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c48:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c54:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d105      	bne.n	8003c68 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c60:	f043 0201 	orr.w	r2, r3, #1
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003c68:	68f8      	ldr	r0, [r7, #12]
 8003c6a:	f7ff fa08 	bl	800307e <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003c6e:	e00e      	b.n	8003c8e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c74:	f003 0310 	and.w	r3, r3, #16
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d003      	beq.n	8003c84 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003c7c:	68f8      	ldr	r0, [r7, #12]
 8003c7e:	f7ff fa12 	bl	80030a6 <HAL_ADC_ErrorCallback>
}
 8003c82:	e004      	b.n	8003c8e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	4798      	blx	r3
}
 8003c8e:	bf00      	nop
 8003c90:	3710      	adds	r7, #16
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}

08003c96 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003c96:	b580      	push	{r7, lr}
 8003c98:	b084      	sub	sp, #16
 8003c9a:	af00      	add	r7, sp, #0
 8003c9c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ca2:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003ca4:	68f8      	ldr	r0, [r7, #12]
 8003ca6:	f7ff f9f4 	bl	8003092 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003caa:	bf00      	nop
 8003cac:	3710      	adds	r7, #16
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}

08003cb2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003cb2:	b580      	push	{r7, lr}
 8003cb4:	b084      	sub	sp, #16
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cbe:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cc4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cd0:	f043 0204 	orr.w	r2, r3, #4
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003cd8:	68f8      	ldr	r0, [r7, #12]
 8003cda:	f7ff f9e4 	bl	80030a6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003cde:	bf00      	nop
 8003ce0:	3710      	adds	r7, #16
 8003ce2:	46bd      	mov	sp, r7
 8003ce4:	bd80      	pop	{r7, pc}
	...

08003ce8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	f003 0307 	and.w	r3, r3, #7
 8003cf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003cf8:	4b0c      	ldr	r3, [pc, #48]	; (8003d2c <__NVIC_SetPriorityGrouping+0x44>)
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003cfe:	68ba      	ldr	r2, [r7, #8]
 8003d00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d04:	4013      	ands	r3, r2
 8003d06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d1a:	4a04      	ldr	r2, [pc, #16]	; (8003d2c <__NVIC_SetPriorityGrouping+0x44>)
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	60d3      	str	r3, [r2, #12]
}
 8003d20:	bf00      	nop
 8003d22:	3714      	adds	r7, #20
 8003d24:	46bd      	mov	sp, r7
 8003d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2a:	4770      	bx	lr
 8003d2c:	e000ed00 	.word	0xe000ed00

08003d30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d30:	b480      	push	{r7}
 8003d32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d34:	4b04      	ldr	r3, [pc, #16]	; (8003d48 <__NVIC_GetPriorityGrouping+0x18>)
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	0a1b      	lsrs	r3, r3, #8
 8003d3a:	f003 0307 	and.w	r3, r3, #7
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	46bd      	mov	sp, r7
 8003d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d46:	4770      	bx	lr
 8003d48:	e000ed00 	.word	0xe000ed00

08003d4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d4c:	b480      	push	{r7}
 8003d4e:	b083      	sub	sp, #12
 8003d50:	af00      	add	r7, sp, #0
 8003d52:	4603      	mov	r3, r0
 8003d54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	db0b      	blt.n	8003d76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d5e:	79fb      	ldrb	r3, [r7, #7]
 8003d60:	f003 021f 	and.w	r2, r3, #31
 8003d64:	4907      	ldr	r1, [pc, #28]	; (8003d84 <__NVIC_EnableIRQ+0x38>)
 8003d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d6a:	095b      	lsrs	r3, r3, #5
 8003d6c:	2001      	movs	r0, #1
 8003d6e:	fa00 f202 	lsl.w	r2, r0, r2
 8003d72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003d76:	bf00      	nop
 8003d78:	370c      	adds	r7, #12
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr
 8003d82:	bf00      	nop
 8003d84:	e000e100 	.word	0xe000e100

08003d88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	4603      	mov	r3, r0
 8003d90:	6039      	str	r1, [r7, #0]
 8003d92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	db0a      	blt.n	8003db2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	b2da      	uxtb	r2, r3
 8003da0:	490c      	ldr	r1, [pc, #48]	; (8003dd4 <__NVIC_SetPriority+0x4c>)
 8003da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003da6:	0112      	lsls	r2, r2, #4
 8003da8:	b2d2      	uxtb	r2, r2
 8003daa:	440b      	add	r3, r1
 8003dac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003db0:	e00a      	b.n	8003dc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	b2da      	uxtb	r2, r3
 8003db6:	4908      	ldr	r1, [pc, #32]	; (8003dd8 <__NVIC_SetPriority+0x50>)
 8003db8:	79fb      	ldrb	r3, [r7, #7]
 8003dba:	f003 030f 	and.w	r3, r3, #15
 8003dbe:	3b04      	subs	r3, #4
 8003dc0:	0112      	lsls	r2, r2, #4
 8003dc2:	b2d2      	uxtb	r2, r2
 8003dc4:	440b      	add	r3, r1
 8003dc6:	761a      	strb	r2, [r3, #24]
}
 8003dc8:	bf00      	nop
 8003dca:	370c      	adds	r7, #12
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd2:	4770      	bx	lr
 8003dd4:	e000e100 	.word	0xe000e100
 8003dd8:	e000ed00 	.word	0xe000ed00

08003ddc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b089      	sub	sp, #36	; 0x24
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	60f8      	str	r0, [r7, #12]
 8003de4:	60b9      	str	r1, [r7, #8]
 8003de6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	f003 0307 	and.w	r3, r3, #7
 8003dee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003df0:	69fb      	ldr	r3, [r7, #28]
 8003df2:	f1c3 0307 	rsb	r3, r3, #7
 8003df6:	2b04      	cmp	r3, #4
 8003df8:	bf28      	it	cs
 8003dfa:	2304      	movcs	r3, #4
 8003dfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003dfe:	69fb      	ldr	r3, [r7, #28]
 8003e00:	3304      	adds	r3, #4
 8003e02:	2b06      	cmp	r3, #6
 8003e04:	d902      	bls.n	8003e0c <NVIC_EncodePriority+0x30>
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	3b03      	subs	r3, #3
 8003e0a:	e000      	b.n	8003e0e <NVIC_EncodePriority+0x32>
 8003e0c:	2300      	movs	r3, #0
 8003e0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e10:	f04f 32ff 	mov.w	r2, #4294967295
 8003e14:	69bb      	ldr	r3, [r7, #24]
 8003e16:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1a:	43da      	mvns	r2, r3
 8003e1c:	68bb      	ldr	r3, [r7, #8]
 8003e1e:	401a      	ands	r2, r3
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e24:	f04f 31ff 	mov.w	r1, #4294967295
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8003e2e:	43d9      	mvns	r1, r3
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e34:	4313      	orrs	r3, r2
         );
}
 8003e36:	4618      	mov	r0, r3
 8003e38:	3724      	adds	r7, #36	; 0x24
 8003e3a:	46bd      	mov	sp, r7
 8003e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e40:	4770      	bx	lr
	...

08003e44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b082      	sub	sp, #8
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	3b01      	subs	r3, #1
 8003e50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e54:	d301      	bcc.n	8003e5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e56:	2301      	movs	r3, #1
 8003e58:	e00f      	b.n	8003e7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e5a:	4a0a      	ldr	r2, [pc, #40]	; (8003e84 <SysTick_Config+0x40>)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	3b01      	subs	r3, #1
 8003e60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e62:	210f      	movs	r1, #15
 8003e64:	f04f 30ff 	mov.w	r0, #4294967295
 8003e68:	f7ff ff8e 	bl	8003d88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e6c:	4b05      	ldr	r3, [pc, #20]	; (8003e84 <SysTick_Config+0x40>)
 8003e6e:	2200      	movs	r2, #0
 8003e70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e72:	4b04      	ldr	r3, [pc, #16]	; (8003e84 <SysTick_Config+0x40>)
 8003e74:	2207      	movs	r2, #7
 8003e76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e78:	2300      	movs	r3, #0
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3708      	adds	r7, #8
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	e000e010 	.word	0xe000e010

08003e88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b082      	sub	sp, #8
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003e90:	6878      	ldr	r0, [r7, #4]
 8003e92:	f7ff ff29 	bl	8003ce8 <__NVIC_SetPriorityGrouping>
}
 8003e96:	bf00      	nop
 8003e98:	3708      	adds	r7, #8
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}

08003e9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003e9e:	b580      	push	{r7, lr}
 8003ea0:	b086      	sub	sp, #24
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	60b9      	str	r1, [r7, #8]
 8003ea8:	607a      	str	r2, [r7, #4]
 8003eaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003eac:	2300      	movs	r3, #0
 8003eae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003eb0:	f7ff ff3e 	bl	8003d30 <__NVIC_GetPriorityGrouping>
 8003eb4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003eb6:	687a      	ldr	r2, [r7, #4]
 8003eb8:	68b9      	ldr	r1, [r7, #8]
 8003eba:	6978      	ldr	r0, [r7, #20]
 8003ebc:	f7ff ff8e 	bl	8003ddc <NVIC_EncodePriority>
 8003ec0:	4602      	mov	r2, r0
 8003ec2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ec6:	4611      	mov	r1, r2
 8003ec8:	4618      	mov	r0, r3
 8003eca:	f7ff ff5d 	bl	8003d88 <__NVIC_SetPriority>
}
 8003ece:	bf00      	nop
 8003ed0:	3718      	adds	r7, #24
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	bd80      	pop	{r7, pc}

08003ed6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ed6:	b580      	push	{r7, lr}
 8003ed8:	b082      	sub	sp, #8
 8003eda:	af00      	add	r7, sp, #0
 8003edc:	4603      	mov	r3, r0
 8003ede:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ee0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	f7ff ff31 	bl	8003d4c <__NVIC_EnableIRQ>
}
 8003eea:	bf00      	nop
 8003eec:	3708      	adds	r7, #8
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}

08003ef2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ef2:	b580      	push	{r7, lr}
 8003ef4:	b082      	sub	sp, #8
 8003ef6:	af00      	add	r7, sp, #0
 8003ef8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003efa:	6878      	ldr	r0, [r7, #4]
 8003efc:	f7ff ffa2 	bl	8003e44 <SysTick_Config>
 8003f00:	4603      	mov	r3, r0
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3708      	adds	r7, #8
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
	...

08003f0c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b085      	sub	sp, #20
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d101      	bne.n	8003f1e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	e098      	b.n	8004050 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	461a      	mov	r2, r3
 8003f24:	4b4d      	ldr	r3, [pc, #308]	; (800405c <HAL_DMA_Init+0x150>)
 8003f26:	429a      	cmp	r2, r3
 8003f28:	d80f      	bhi.n	8003f4a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	461a      	mov	r2, r3
 8003f30:	4b4b      	ldr	r3, [pc, #300]	; (8004060 <HAL_DMA_Init+0x154>)
 8003f32:	4413      	add	r3, r2
 8003f34:	4a4b      	ldr	r2, [pc, #300]	; (8004064 <HAL_DMA_Init+0x158>)
 8003f36:	fba2 2303 	umull	r2, r3, r2, r3
 8003f3a:	091b      	lsrs	r3, r3, #4
 8003f3c:	009a      	lsls	r2, r3, #2
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4a48      	ldr	r2, [pc, #288]	; (8004068 <HAL_DMA_Init+0x15c>)
 8003f46:	641a      	str	r2, [r3, #64]	; 0x40
 8003f48:	e00e      	b.n	8003f68 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	461a      	mov	r2, r3
 8003f50:	4b46      	ldr	r3, [pc, #280]	; (800406c <HAL_DMA_Init+0x160>)
 8003f52:	4413      	add	r3, r2
 8003f54:	4a43      	ldr	r2, [pc, #268]	; (8004064 <HAL_DMA_Init+0x158>)
 8003f56:	fba2 2303 	umull	r2, r3, r2, r3
 8003f5a:	091b      	lsrs	r3, r3, #4
 8003f5c:	009a      	lsls	r2, r3, #2
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a42      	ldr	r2, [pc, #264]	; (8004070 <HAL_DMA_Init+0x164>)
 8003f66:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2202      	movs	r2, #2
 8003f6c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003f7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f82:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003f8c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	691b      	ldr	r3, [r3, #16]
 8003f92:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003f98:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	699b      	ldr	r3, [r3, #24]
 8003f9e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fa4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	6a1b      	ldr	r3, [r3, #32]
 8003faa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003fac:	68fa      	ldr	r2, [r7, #12]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	68fa      	ldr	r2, [r7, #12]
 8003fb8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	689b      	ldr	r3, [r3, #8]
 8003fbe:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003fc2:	d039      	beq.n	8004038 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fc8:	4a27      	ldr	r2, [pc, #156]	; (8004068 <HAL_DMA_Init+0x15c>)
 8003fca:	4293      	cmp	r3, r2
 8003fcc:	d11a      	bne.n	8004004 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003fce:	4b29      	ldr	r3, [pc, #164]	; (8004074 <HAL_DMA_Init+0x168>)
 8003fd0:	681a      	ldr	r2, [r3, #0]
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fd6:	f003 031c 	and.w	r3, r3, #28
 8003fda:	210f      	movs	r1, #15
 8003fdc:	fa01 f303 	lsl.w	r3, r1, r3
 8003fe0:	43db      	mvns	r3, r3
 8003fe2:	4924      	ldr	r1, [pc, #144]	; (8004074 <HAL_DMA_Init+0x168>)
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003fe8:	4b22      	ldr	r3, [pc, #136]	; (8004074 <HAL_DMA_Init+0x168>)
 8003fea:	681a      	ldr	r2, [r3, #0]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6859      	ldr	r1, [r3, #4]
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ff4:	f003 031c 	and.w	r3, r3, #28
 8003ff8:	fa01 f303 	lsl.w	r3, r1, r3
 8003ffc:	491d      	ldr	r1, [pc, #116]	; (8004074 <HAL_DMA_Init+0x168>)
 8003ffe:	4313      	orrs	r3, r2
 8004000:	600b      	str	r3, [r1, #0]
 8004002:	e019      	b.n	8004038 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004004:	4b1c      	ldr	r3, [pc, #112]	; (8004078 <HAL_DMA_Init+0x16c>)
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800400c:	f003 031c 	and.w	r3, r3, #28
 8004010:	210f      	movs	r1, #15
 8004012:	fa01 f303 	lsl.w	r3, r1, r3
 8004016:	43db      	mvns	r3, r3
 8004018:	4917      	ldr	r1, [pc, #92]	; (8004078 <HAL_DMA_Init+0x16c>)
 800401a:	4013      	ands	r3, r2
 800401c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800401e:	4b16      	ldr	r3, [pc, #88]	; (8004078 <HAL_DMA_Init+0x16c>)
 8004020:	681a      	ldr	r2, [r3, #0]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	6859      	ldr	r1, [r3, #4]
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800402a:	f003 031c 	and.w	r3, r3, #28
 800402e:	fa01 f303 	lsl.w	r3, r1, r3
 8004032:	4911      	ldr	r1, [pc, #68]	; (8004078 <HAL_DMA_Init+0x16c>)
 8004034:	4313      	orrs	r3, r2
 8004036:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	2200      	movs	r2, #0
 800403c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2201      	movs	r2, #1
 8004042:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2200      	movs	r2, #0
 800404a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800404e:	2300      	movs	r3, #0
}
 8004050:	4618      	mov	r0, r3
 8004052:	3714      	adds	r7, #20
 8004054:	46bd      	mov	sp, r7
 8004056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800405a:	4770      	bx	lr
 800405c:	40020407 	.word	0x40020407
 8004060:	bffdfff8 	.word	0xbffdfff8
 8004064:	cccccccd 	.word	0xcccccccd
 8004068:	40020000 	.word	0x40020000
 800406c:	bffdfbf8 	.word	0xbffdfbf8
 8004070:	40020400 	.word	0x40020400
 8004074:	400200a8 	.word	0x400200a8
 8004078:	400204a8 	.word	0x400204a8

0800407c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b086      	sub	sp, #24
 8004080:	af00      	add	r7, sp, #0
 8004082:	60f8      	str	r0, [r7, #12]
 8004084:	60b9      	str	r1, [r7, #8]
 8004086:	607a      	str	r2, [r7, #4]
 8004088:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800408a:	2300      	movs	r3, #0
 800408c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004094:	2b01      	cmp	r3, #1
 8004096:	d101      	bne.n	800409c <HAL_DMA_Start_IT+0x20>
 8004098:	2302      	movs	r3, #2
 800409a:	e04b      	b.n	8004134 <HAL_DMA_Start_IT+0xb8>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80040aa:	b2db      	uxtb	r3, r3
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d13a      	bne.n	8004126 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2202      	movs	r2, #2
 80040b4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2200      	movs	r2, #0
 80040bc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	681a      	ldr	r2, [r3, #0]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f022 0201 	bic.w	r2, r2, #1
 80040cc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	687a      	ldr	r2, [r7, #4]
 80040d2:	68b9      	ldr	r1, [r7, #8]
 80040d4:	68f8      	ldr	r0, [r7, #12]
 80040d6:	f000 f91e 	bl	8004316 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d008      	beq.n	80040f4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f042 020e 	orr.w	r2, r2, #14
 80040f0:	601a      	str	r2, [r3, #0]
 80040f2:	e00f      	b.n	8004114 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	681a      	ldr	r2, [r3, #0]
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f022 0204 	bic.w	r2, r2, #4
 8004102:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	681a      	ldr	r2, [r3, #0]
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f042 020a 	orr.w	r2, r2, #10
 8004112:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681a      	ldr	r2, [r3, #0]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f042 0201 	orr.w	r2, r2, #1
 8004122:	601a      	str	r2, [r3, #0]
 8004124:	e005      	b.n	8004132 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	2200      	movs	r2, #0
 800412a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800412e:	2302      	movs	r3, #2
 8004130:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8004132:	7dfb      	ldrb	r3, [r7, #23]
}
 8004134:	4618      	mov	r0, r3
 8004136:	3718      	adds	r7, #24
 8004138:	46bd      	mov	sp, r7
 800413a:	bd80      	pop	{r7, pc}

0800413c <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800413c:	b480      	push	{r7}
 800413e:	b085      	sub	sp, #20
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004144:	2300      	movs	r3, #0
 8004146:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800414e:	b2db      	uxtb	r3, r3
 8004150:	2b02      	cmp	r3, #2
 8004152:	d008      	beq.n	8004166 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2204      	movs	r2, #4
 8004158:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	e022      	b.n	80041ac <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	681a      	ldr	r2, [r3, #0]
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f022 020e 	bic.w	r2, r2, #14
 8004174:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f022 0201 	bic.w	r2, r2, #1
 8004184:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800418a:	f003 021c 	and.w	r2, r3, #28
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004192:	2101      	movs	r1, #1
 8004194:	fa01 f202 	lsl.w	r2, r1, r2
 8004198:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2201      	movs	r2, #1
 800419e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	2200      	movs	r2, #0
 80041a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 80041aa:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	3714      	adds	r7, #20
 80041b0:	46bd      	mov	sp, r7
 80041b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b6:	4770      	bx	lr

080041b8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041d4:	f003 031c 	and.w	r3, r3, #28
 80041d8:	2204      	movs	r2, #4
 80041da:	409a      	lsls	r2, r3
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	4013      	ands	r3, r2
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d026      	beq.n	8004232 <HAL_DMA_IRQHandler+0x7a>
 80041e4:	68bb      	ldr	r3, [r7, #8]
 80041e6:	f003 0304 	and.w	r3, r3, #4
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d021      	beq.n	8004232 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f003 0320 	and.w	r3, r3, #32
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d107      	bne.n	800420c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	f022 0204 	bic.w	r2, r2, #4
 800420a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004210:	f003 021c 	and.w	r2, r3, #28
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004218:	2104      	movs	r1, #4
 800421a:	fa01 f202 	lsl.w	r2, r1, r2
 800421e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004224:	2b00      	cmp	r3, #0
 8004226:	d071      	beq.n	800430c <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800422c:	6878      	ldr	r0, [r7, #4]
 800422e:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8004230:	e06c      	b.n	800430c <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004236:	f003 031c 	and.w	r3, r3, #28
 800423a:	2202      	movs	r2, #2
 800423c:	409a      	lsls	r2, r3
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	4013      	ands	r3, r2
 8004242:	2b00      	cmp	r3, #0
 8004244:	d02e      	beq.n	80042a4 <HAL_DMA_IRQHandler+0xec>
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	f003 0302 	and.w	r3, r3, #2
 800424c:	2b00      	cmp	r3, #0
 800424e:	d029      	beq.n	80042a4 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 0320 	and.w	r3, r3, #32
 800425a:	2b00      	cmp	r3, #0
 800425c:	d10b      	bne.n	8004276 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	681a      	ldr	r2, [r3, #0]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f022 020a 	bic.w	r2, r2, #10
 800426c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	2201      	movs	r2, #1
 8004272:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800427a:	f003 021c 	and.w	r2, r3, #28
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004282:	2102      	movs	r1, #2
 8004284:	fa01 f202 	lsl.w	r2, r1, r2
 8004288:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004296:	2b00      	cmp	r3, #0
 8004298:	d038      	beq.n	800430c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80042a2:	e033      	b.n	800430c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042a8:	f003 031c 	and.w	r3, r3, #28
 80042ac:	2208      	movs	r2, #8
 80042ae:	409a      	lsls	r2, r3
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	4013      	ands	r3, r2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d02a      	beq.n	800430e <HAL_DMA_IRQHandler+0x156>
 80042b8:	68bb      	ldr	r3, [r7, #8]
 80042ba:	f003 0308 	and.w	r3, r3, #8
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d025      	beq.n	800430e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f022 020e 	bic.w	r2, r2, #14
 80042d0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042d6:	f003 021c 	and.w	r2, r3, #28
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042de:	2101      	movs	r1, #1
 80042e0:	fa01 f202 	lsl.w	r2, r1, r2
 80042e4:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2201      	movs	r2, #1
 80042ea:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2201      	movs	r2, #1
 80042f0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004300:	2b00      	cmp	r3, #0
 8004302:	d004      	beq.n	800430e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800430c:	bf00      	nop
 800430e:	bf00      	nop
}
 8004310:	3710      	adds	r7, #16
 8004312:	46bd      	mov	sp, r7
 8004314:	bd80      	pop	{r7, pc}

08004316 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004316:	b480      	push	{r7}
 8004318:	b085      	sub	sp, #20
 800431a:	af00      	add	r7, sp, #0
 800431c:	60f8      	str	r0, [r7, #12]
 800431e:	60b9      	str	r1, [r7, #8]
 8004320:	607a      	str	r2, [r7, #4]
 8004322:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004328:	f003 021c 	and.w	r2, r3, #28
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004330:	2101      	movs	r1, #1
 8004332:	fa01 f202 	lsl.w	r2, r1, r2
 8004336:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	683a      	ldr	r2, [r7, #0]
 800433e:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	689b      	ldr	r3, [r3, #8]
 8004344:	2b10      	cmp	r3, #16
 8004346:	d108      	bne.n	800435a <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	687a      	ldr	r2, [r7, #4]
 800434e:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	68ba      	ldr	r2, [r7, #8]
 8004356:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004358:	e007      	b.n	800436a <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	68ba      	ldr	r2, [r7, #8]
 8004360:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	687a      	ldr	r2, [r7, #4]
 8004368:	60da      	str	r2, [r3, #12]
}
 800436a:	bf00      	nop
 800436c:	3714      	adds	r7, #20
 800436e:	46bd      	mov	sp, r7
 8004370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004374:	4770      	bx	lr
	...

08004378 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004378:	b480      	push	{r7}
 800437a:	b087      	sub	sp, #28
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004382:	2300      	movs	r3, #0
 8004384:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004386:	e148      	b.n	800461a <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	681a      	ldr	r2, [r3, #0]
 800438c:	2101      	movs	r1, #1
 800438e:	697b      	ldr	r3, [r7, #20]
 8004390:	fa01 f303 	lsl.w	r3, r1, r3
 8004394:	4013      	ands	r3, r2
 8004396:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	2b00      	cmp	r3, #0
 800439c:	f000 813a 	beq.w	8004614 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	f003 0303 	and.w	r3, r3, #3
 80043a8:	2b01      	cmp	r3, #1
 80043aa:	d005      	beq.n	80043b8 <HAL_GPIO_Init+0x40>
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	685b      	ldr	r3, [r3, #4]
 80043b0:	f003 0303 	and.w	r3, r3, #3
 80043b4:	2b02      	cmp	r3, #2
 80043b6:	d130      	bne.n	800441a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	689b      	ldr	r3, [r3, #8]
 80043bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	005b      	lsls	r3, r3, #1
 80043c2:	2203      	movs	r2, #3
 80043c4:	fa02 f303 	lsl.w	r3, r2, r3
 80043c8:	43db      	mvns	r3, r3
 80043ca:	693a      	ldr	r2, [r7, #16]
 80043cc:	4013      	ands	r3, r2
 80043ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	68da      	ldr	r2, [r3, #12]
 80043d4:	697b      	ldr	r3, [r7, #20]
 80043d6:	005b      	lsls	r3, r3, #1
 80043d8:	fa02 f303 	lsl.w	r3, r2, r3
 80043dc:	693a      	ldr	r2, [r7, #16]
 80043de:	4313      	orrs	r3, r2
 80043e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	693a      	ldr	r2, [r7, #16]
 80043e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	685b      	ldr	r3, [r3, #4]
 80043ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80043ee:	2201      	movs	r2, #1
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	fa02 f303 	lsl.w	r3, r2, r3
 80043f6:	43db      	mvns	r3, r3
 80043f8:	693a      	ldr	r2, [r7, #16]
 80043fa:	4013      	ands	r3, r2
 80043fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80043fe:	683b      	ldr	r3, [r7, #0]
 8004400:	685b      	ldr	r3, [r3, #4]
 8004402:	091b      	lsrs	r3, r3, #4
 8004404:	f003 0201 	and.w	r2, r3, #1
 8004408:	697b      	ldr	r3, [r7, #20]
 800440a:	fa02 f303 	lsl.w	r3, r2, r3
 800440e:	693a      	ldr	r2, [r7, #16]
 8004410:	4313      	orrs	r3, r2
 8004412:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	693a      	ldr	r2, [r7, #16]
 8004418:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	685b      	ldr	r3, [r3, #4]
 800441e:	f003 0303 	and.w	r3, r3, #3
 8004422:	2b03      	cmp	r3, #3
 8004424:	d017      	beq.n	8004456 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	005b      	lsls	r3, r3, #1
 8004430:	2203      	movs	r2, #3
 8004432:	fa02 f303 	lsl.w	r3, r2, r3
 8004436:	43db      	mvns	r3, r3
 8004438:	693a      	ldr	r2, [r7, #16]
 800443a:	4013      	ands	r3, r2
 800443c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	689a      	ldr	r2, [r3, #8]
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	005b      	lsls	r3, r3, #1
 8004446:	fa02 f303 	lsl.w	r3, r2, r3
 800444a:	693a      	ldr	r2, [r7, #16]
 800444c:	4313      	orrs	r3, r2
 800444e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	693a      	ldr	r2, [r7, #16]
 8004454:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004456:	683b      	ldr	r3, [r7, #0]
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	f003 0303 	and.w	r3, r3, #3
 800445e:	2b02      	cmp	r3, #2
 8004460:	d123      	bne.n	80044aa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004462:	697b      	ldr	r3, [r7, #20]
 8004464:	08da      	lsrs	r2, r3, #3
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	3208      	adds	r2, #8
 800446a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800446e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	f003 0307 	and.w	r3, r3, #7
 8004476:	009b      	lsls	r3, r3, #2
 8004478:	220f      	movs	r2, #15
 800447a:	fa02 f303 	lsl.w	r3, r2, r3
 800447e:	43db      	mvns	r3, r3
 8004480:	693a      	ldr	r2, [r7, #16]
 8004482:	4013      	ands	r3, r2
 8004484:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	691a      	ldr	r2, [r3, #16]
 800448a:	697b      	ldr	r3, [r7, #20]
 800448c:	f003 0307 	and.w	r3, r3, #7
 8004490:	009b      	lsls	r3, r3, #2
 8004492:	fa02 f303 	lsl.w	r3, r2, r3
 8004496:	693a      	ldr	r2, [r7, #16]
 8004498:	4313      	orrs	r3, r2
 800449a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800449c:	697b      	ldr	r3, [r7, #20]
 800449e:	08da      	lsrs	r2, r3, #3
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	3208      	adds	r2, #8
 80044a4:	6939      	ldr	r1, [r7, #16]
 80044a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	005b      	lsls	r3, r3, #1
 80044b4:	2203      	movs	r2, #3
 80044b6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ba:	43db      	mvns	r3, r3
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	4013      	ands	r3, r2
 80044c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	f003 0203 	and.w	r2, r3, #3
 80044ca:	697b      	ldr	r3, [r7, #20]
 80044cc:	005b      	lsls	r3, r3, #1
 80044ce:	fa02 f303 	lsl.w	r3, r2, r3
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	4313      	orrs	r3, r2
 80044d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	693a      	ldr	r2, [r7, #16]
 80044dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	f000 8094 	beq.w	8004614 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80044ec:	4b52      	ldr	r3, [pc, #328]	; (8004638 <HAL_GPIO_Init+0x2c0>)
 80044ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044f0:	4a51      	ldr	r2, [pc, #324]	; (8004638 <HAL_GPIO_Init+0x2c0>)
 80044f2:	f043 0301 	orr.w	r3, r3, #1
 80044f6:	6613      	str	r3, [r2, #96]	; 0x60
 80044f8:	4b4f      	ldr	r3, [pc, #316]	; (8004638 <HAL_GPIO_Init+0x2c0>)
 80044fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80044fc:	f003 0301 	and.w	r3, r3, #1
 8004500:	60bb      	str	r3, [r7, #8]
 8004502:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004504:	4a4d      	ldr	r2, [pc, #308]	; (800463c <HAL_GPIO_Init+0x2c4>)
 8004506:	697b      	ldr	r3, [r7, #20]
 8004508:	089b      	lsrs	r3, r3, #2
 800450a:	3302      	adds	r3, #2
 800450c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004510:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004512:	697b      	ldr	r3, [r7, #20]
 8004514:	f003 0303 	and.w	r3, r3, #3
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	220f      	movs	r2, #15
 800451c:	fa02 f303 	lsl.w	r3, r2, r3
 8004520:	43db      	mvns	r3, r3
 8004522:	693a      	ldr	r2, [r7, #16]
 8004524:	4013      	ands	r3, r2
 8004526:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800452e:	d00d      	beq.n	800454c <HAL_GPIO_Init+0x1d4>
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	4a43      	ldr	r2, [pc, #268]	; (8004640 <HAL_GPIO_Init+0x2c8>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d007      	beq.n	8004548 <HAL_GPIO_Init+0x1d0>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	4a42      	ldr	r2, [pc, #264]	; (8004644 <HAL_GPIO_Init+0x2cc>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d101      	bne.n	8004544 <HAL_GPIO_Init+0x1cc>
 8004540:	2302      	movs	r3, #2
 8004542:	e004      	b.n	800454e <HAL_GPIO_Init+0x1d6>
 8004544:	2307      	movs	r3, #7
 8004546:	e002      	b.n	800454e <HAL_GPIO_Init+0x1d6>
 8004548:	2301      	movs	r3, #1
 800454a:	e000      	b.n	800454e <HAL_GPIO_Init+0x1d6>
 800454c:	2300      	movs	r3, #0
 800454e:	697a      	ldr	r2, [r7, #20]
 8004550:	f002 0203 	and.w	r2, r2, #3
 8004554:	0092      	lsls	r2, r2, #2
 8004556:	4093      	lsls	r3, r2
 8004558:	693a      	ldr	r2, [r7, #16]
 800455a:	4313      	orrs	r3, r2
 800455c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800455e:	4937      	ldr	r1, [pc, #220]	; (800463c <HAL_GPIO_Init+0x2c4>)
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	089b      	lsrs	r3, r3, #2
 8004564:	3302      	adds	r3, #2
 8004566:	693a      	ldr	r2, [r7, #16]
 8004568:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800456c:	4b36      	ldr	r3, [pc, #216]	; (8004648 <HAL_GPIO_Init+0x2d0>)
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	43db      	mvns	r3, r3
 8004576:	693a      	ldr	r2, [r7, #16]
 8004578:	4013      	ands	r3, r2
 800457a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	685b      	ldr	r3, [r3, #4]
 8004580:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004584:	2b00      	cmp	r3, #0
 8004586:	d003      	beq.n	8004590 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8004588:	693a      	ldr	r2, [r7, #16]
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	4313      	orrs	r3, r2
 800458e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004590:	4a2d      	ldr	r2, [pc, #180]	; (8004648 <HAL_GPIO_Init+0x2d0>)
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004596:	4b2c      	ldr	r3, [pc, #176]	; (8004648 <HAL_GPIO_Init+0x2d0>)
 8004598:	68db      	ldr	r3, [r3, #12]
 800459a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	43db      	mvns	r3, r3
 80045a0:	693a      	ldr	r2, [r7, #16]
 80045a2:	4013      	ands	r3, r2
 80045a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	685b      	ldr	r3, [r3, #4]
 80045aa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d003      	beq.n	80045ba <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80045b2:	693a      	ldr	r2, [r7, #16]
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	4313      	orrs	r3, r2
 80045b8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80045ba:	4a23      	ldr	r2, [pc, #140]	; (8004648 <HAL_GPIO_Init+0x2d0>)
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80045c0:	4b21      	ldr	r3, [pc, #132]	; (8004648 <HAL_GPIO_Init+0x2d0>)
 80045c2:	685b      	ldr	r3, [r3, #4]
 80045c4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	43db      	mvns	r3, r3
 80045ca:	693a      	ldr	r2, [r7, #16]
 80045cc:	4013      	ands	r3, r2
 80045ce:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	685b      	ldr	r3, [r3, #4]
 80045d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d003      	beq.n	80045e4 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80045dc:	693a      	ldr	r2, [r7, #16]
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80045e4:	4a18      	ldr	r2, [pc, #96]	; (8004648 <HAL_GPIO_Init+0x2d0>)
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80045ea:	4b17      	ldr	r3, [pc, #92]	; (8004648 <HAL_GPIO_Init+0x2d0>)
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	43db      	mvns	r3, r3
 80045f4:	693a      	ldr	r2, [r7, #16]
 80045f6:	4013      	ands	r3, r2
 80045f8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	685b      	ldr	r3, [r3, #4]
 80045fe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004602:	2b00      	cmp	r3, #0
 8004604:	d003      	beq.n	800460e <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8004606:	693a      	ldr	r2, [r7, #16]
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	4313      	orrs	r3, r2
 800460c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800460e:	4a0e      	ldr	r2, [pc, #56]	; (8004648 <HAL_GPIO_Init+0x2d0>)
 8004610:	693b      	ldr	r3, [r7, #16]
 8004612:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	3301      	adds	r3, #1
 8004618:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	697b      	ldr	r3, [r7, #20]
 8004620:	fa22 f303 	lsr.w	r3, r2, r3
 8004624:	2b00      	cmp	r3, #0
 8004626:	f47f aeaf 	bne.w	8004388 <HAL_GPIO_Init+0x10>
  }
}
 800462a:	bf00      	nop
 800462c:	bf00      	nop
 800462e:	371c      	adds	r7, #28
 8004630:	46bd      	mov	sp, r7
 8004632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004636:	4770      	bx	lr
 8004638:	40021000 	.word	0x40021000
 800463c:	40010000 	.word	0x40010000
 8004640:	48000400 	.word	0x48000400
 8004644:	48000800 	.word	0x48000800
 8004648:	40010400 	.word	0x40010400

0800464c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800464c:	b480      	push	{r7}
 800464e:	b085      	sub	sp, #20
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
 8004654:	460b      	mov	r3, r1
 8004656:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	691a      	ldr	r2, [r3, #16]
 800465c:	887b      	ldrh	r3, [r7, #2]
 800465e:	4013      	ands	r3, r2
 8004660:	2b00      	cmp	r3, #0
 8004662:	d002      	beq.n	800466a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004664:	2301      	movs	r3, #1
 8004666:	73fb      	strb	r3, [r7, #15]
 8004668:	e001      	b.n	800466e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800466a:	2300      	movs	r3, #0
 800466c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800466e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004670:	4618      	mov	r0, r3
 8004672:	3714      	adds	r7, #20
 8004674:	46bd      	mov	sp, r7
 8004676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467a:	4770      	bx	lr

0800467c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
 8004682:	6078      	str	r0, [r7, #4]
 8004684:	460b      	mov	r3, r1
 8004686:	807b      	strh	r3, [r7, #2]
 8004688:	4613      	mov	r3, r2
 800468a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800468c:	787b      	ldrb	r3, [r7, #1]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d003      	beq.n	800469a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004692:	887a      	ldrh	r2, [r7, #2]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004698:	e002      	b.n	80046a0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800469a:	887a      	ldrh	r2, [r7, #2]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	629a      	str	r2, [r3, #40]	; 0x28
}
 80046a0:	bf00      	nop
 80046a2:	370c      	adds	r7, #12
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr

080046ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b082      	sub	sp, #8
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	4603      	mov	r3, r0
 80046b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80046b6:	4b08      	ldr	r3, [pc, #32]	; (80046d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046b8:	695a      	ldr	r2, [r3, #20]
 80046ba:	88fb      	ldrh	r3, [r7, #6]
 80046bc:	4013      	ands	r3, r2
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d006      	beq.n	80046d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80046c2:	4a05      	ldr	r2, [pc, #20]	; (80046d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80046c4:	88fb      	ldrh	r3, [r7, #6]
 80046c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80046c8:	88fb      	ldrh	r3, [r7, #6]
 80046ca:	4618      	mov	r0, r3
 80046cc:	f7fd fe66 	bl	800239c <HAL_GPIO_EXTI_Callback>
  }
}
 80046d0:	bf00      	nop
 80046d2:	3708      	adds	r7, #8
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	40010400 	.word	0x40010400

080046dc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b082      	sub	sp, #8
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d101      	bne.n	80046ee <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80046ea:	2301      	movs	r3, #1
 80046ec:	e081      	b.n	80047f2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80046f4:	b2db      	uxtb	r3, r3
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d106      	bne.n	8004708 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f7fc ffe4 	bl	80016d0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	2224      	movs	r2, #36	; 0x24
 800470c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	681a      	ldr	r2, [r3, #0]
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	f022 0201 	bic.w	r2, r2, #1
 800471e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	685a      	ldr	r2, [r3, #4]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800472c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	689a      	ldr	r2, [r3, #8]
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800473c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	2b01      	cmp	r3, #1
 8004744:	d107      	bne.n	8004756 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	689a      	ldr	r2, [r3, #8]
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004752:	609a      	str	r2, [r3, #8]
 8004754:	e006      	b.n	8004764 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	689a      	ldr	r2, [r3, #8]
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004762:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	68db      	ldr	r3, [r3, #12]
 8004768:	2b02      	cmp	r3, #2
 800476a:	d104      	bne.n	8004776 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004774:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	687a      	ldr	r2, [r7, #4]
 800477e:	6812      	ldr	r2, [r2, #0]
 8004780:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004784:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004788:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	68da      	ldr	r2, [r3, #12]
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004798:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	691a      	ldr	r2, [r3, #16]
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	695b      	ldr	r3, [r3, #20]
 80047a2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	699b      	ldr	r3, [r3, #24]
 80047aa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	430a      	orrs	r2, r1
 80047b2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	69d9      	ldr	r1, [r3, #28]
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6a1a      	ldr	r2, [r3, #32]
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	430a      	orrs	r2, r1
 80047c2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f042 0201 	orr.w	r2, r2, #1
 80047d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2200      	movs	r2, #0
 80047d8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2220      	movs	r2, #32
 80047de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2200      	movs	r2, #0
 80047e6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80047f0:	2300      	movs	r3, #0
}
 80047f2:	4618      	mov	r0, r3
 80047f4:	3708      	adds	r7, #8
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
	...

080047fc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b088      	sub	sp, #32
 8004800:	af02      	add	r7, sp, #8
 8004802:	60f8      	str	r0, [r7, #12]
 8004804:	607a      	str	r2, [r7, #4]
 8004806:	461a      	mov	r2, r3
 8004808:	460b      	mov	r3, r1
 800480a:	817b      	strh	r3, [r7, #10]
 800480c:	4613      	mov	r3, r2
 800480e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004816:	b2db      	uxtb	r3, r3
 8004818:	2b20      	cmp	r3, #32
 800481a:	f040 80da 	bne.w	80049d2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004824:	2b01      	cmp	r3, #1
 8004826:	d101      	bne.n	800482c <HAL_I2C_Master_Transmit+0x30>
 8004828:	2302      	movs	r3, #2
 800482a:	e0d3      	b.n	80049d4 <HAL_I2C_Master_Transmit+0x1d8>
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	2201      	movs	r2, #1
 8004830:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004834:	f7fd ffb0 	bl	8002798 <HAL_GetTick>
 8004838:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	9300      	str	r3, [sp, #0]
 800483e:	2319      	movs	r3, #25
 8004840:	2201      	movs	r2, #1
 8004842:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004846:	68f8      	ldr	r0, [r7, #12]
 8004848:	f000 f8f0 	bl	8004a2c <I2C_WaitOnFlagUntilTimeout>
 800484c:	4603      	mov	r3, r0
 800484e:	2b00      	cmp	r3, #0
 8004850:	d001      	beq.n	8004856 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e0be      	b.n	80049d4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	2221      	movs	r2, #33	; 0x21
 800485a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	2210      	movs	r2, #16
 8004862:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	2200      	movs	r2, #0
 800486a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	893a      	ldrh	r2, [r7, #8]
 8004876:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	2200      	movs	r2, #0
 800487c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004882:	b29b      	uxth	r3, r3
 8004884:	2bff      	cmp	r3, #255	; 0xff
 8004886:	d90e      	bls.n	80048a6 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	22ff      	movs	r2, #255	; 0xff
 800488c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004892:	b2da      	uxtb	r2, r3
 8004894:	8979      	ldrh	r1, [r7, #10]
 8004896:	4b51      	ldr	r3, [pc, #324]	; (80049dc <HAL_I2C_Master_Transmit+0x1e0>)
 8004898:	9300      	str	r3, [sp, #0]
 800489a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800489e:	68f8      	ldr	r0, [r7, #12]
 80048a0:	f000 fa6c 	bl	8004d7c <I2C_TransferConfig>
 80048a4:	e06c      	b.n	8004980 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048aa:	b29a      	uxth	r2, r3
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048b4:	b2da      	uxtb	r2, r3
 80048b6:	8979      	ldrh	r1, [r7, #10]
 80048b8:	4b48      	ldr	r3, [pc, #288]	; (80049dc <HAL_I2C_Master_Transmit+0x1e0>)
 80048ba:	9300      	str	r3, [sp, #0]
 80048bc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80048c0:	68f8      	ldr	r0, [r7, #12]
 80048c2:	f000 fa5b 	bl	8004d7c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80048c6:	e05b      	b.n	8004980 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048c8:	697a      	ldr	r2, [r7, #20]
 80048ca:	6a39      	ldr	r1, [r7, #32]
 80048cc:	68f8      	ldr	r0, [r7, #12]
 80048ce:	f000 f8ed 	bl	8004aac <I2C_WaitOnTXISFlagUntilTimeout>
 80048d2:	4603      	mov	r3, r0
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d001      	beq.n	80048dc <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	e07b      	b.n	80049d4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048e0:	781a      	ldrb	r2, [r3, #0]
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ec:	1c5a      	adds	r2, r3, #1
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048f6:	b29b      	uxth	r3, r3
 80048f8:	3b01      	subs	r3, #1
 80048fa:	b29a      	uxth	r2, r3
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004904:	3b01      	subs	r3, #1
 8004906:	b29a      	uxth	r2, r3
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004910:	b29b      	uxth	r3, r3
 8004912:	2b00      	cmp	r3, #0
 8004914:	d034      	beq.n	8004980 <HAL_I2C_Master_Transmit+0x184>
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800491a:	2b00      	cmp	r3, #0
 800491c:	d130      	bne.n	8004980 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	9300      	str	r3, [sp, #0]
 8004922:	6a3b      	ldr	r3, [r7, #32]
 8004924:	2200      	movs	r2, #0
 8004926:	2180      	movs	r1, #128	; 0x80
 8004928:	68f8      	ldr	r0, [r7, #12]
 800492a:	f000 f87f 	bl	8004a2c <I2C_WaitOnFlagUntilTimeout>
 800492e:	4603      	mov	r3, r0
 8004930:	2b00      	cmp	r3, #0
 8004932:	d001      	beq.n	8004938 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	e04d      	b.n	80049d4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800493c:	b29b      	uxth	r3, r3
 800493e:	2bff      	cmp	r3, #255	; 0xff
 8004940:	d90e      	bls.n	8004960 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	22ff      	movs	r2, #255	; 0xff
 8004946:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800494c:	b2da      	uxtb	r2, r3
 800494e:	8979      	ldrh	r1, [r7, #10]
 8004950:	2300      	movs	r3, #0
 8004952:	9300      	str	r3, [sp, #0]
 8004954:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004958:	68f8      	ldr	r0, [r7, #12]
 800495a:	f000 fa0f 	bl	8004d7c <I2C_TransferConfig>
 800495e:	e00f      	b.n	8004980 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004964:	b29a      	uxth	r2, r3
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800496e:	b2da      	uxtb	r2, r3
 8004970:	8979      	ldrh	r1, [r7, #10]
 8004972:	2300      	movs	r3, #0
 8004974:	9300      	str	r3, [sp, #0]
 8004976:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800497a:	68f8      	ldr	r0, [r7, #12]
 800497c:	f000 f9fe 	bl	8004d7c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004984:	b29b      	uxth	r3, r3
 8004986:	2b00      	cmp	r3, #0
 8004988:	d19e      	bne.n	80048c8 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800498a:	697a      	ldr	r2, [r7, #20]
 800498c:	6a39      	ldr	r1, [r7, #32]
 800498e:	68f8      	ldr	r0, [r7, #12]
 8004990:	f000 f8cc 	bl	8004b2c <I2C_WaitOnSTOPFlagUntilTimeout>
 8004994:	4603      	mov	r3, r0
 8004996:	2b00      	cmp	r3, #0
 8004998:	d001      	beq.n	800499e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e01a      	b.n	80049d4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2220      	movs	r2, #32
 80049a4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	6859      	ldr	r1, [r3, #4]
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	4b0b      	ldr	r3, [pc, #44]	; (80049e0 <HAL_I2C_Master_Transmit+0x1e4>)
 80049b2:	400b      	ands	r3, r1
 80049b4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	2220      	movs	r2, #32
 80049ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2200      	movs	r2, #0
 80049ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80049ce:	2300      	movs	r3, #0
 80049d0:	e000      	b.n	80049d4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80049d2:	2302      	movs	r3, #2
  }
}
 80049d4:	4618      	mov	r0, r3
 80049d6:	3718      	adds	r7, #24
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	80002000 	.word	0x80002000
 80049e0:	fe00e800 	.word	0xfe00e800

080049e4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80049e4:	b480      	push	{r7}
 80049e6:	b083      	sub	sp, #12
 80049e8:	af00      	add	r7, sp, #0
 80049ea:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	699b      	ldr	r3, [r3, #24]
 80049f2:	f003 0302 	and.w	r3, r3, #2
 80049f6:	2b02      	cmp	r3, #2
 80049f8:	d103      	bne.n	8004a02 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	2200      	movs	r2, #0
 8004a00:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	699b      	ldr	r3, [r3, #24]
 8004a08:	f003 0301 	and.w	r3, r3, #1
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d007      	beq.n	8004a20 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	699a      	ldr	r2, [r3, #24]
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f042 0201 	orr.w	r2, r2, #1
 8004a1e:	619a      	str	r2, [r3, #24]
  }
}
 8004a20:	bf00      	nop
 8004a22:	370c      	adds	r7, #12
 8004a24:	46bd      	mov	sp, r7
 8004a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2a:	4770      	bx	lr

08004a2c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	60f8      	str	r0, [r7, #12]
 8004a34:	60b9      	str	r1, [r7, #8]
 8004a36:	603b      	str	r3, [r7, #0]
 8004a38:	4613      	mov	r3, r2
 8004a3a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a3c:	e022      	b.n	8004a84 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a3e:	683b      	ldr	r3, [r7, #0]
 8004a40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a44:	d01e      	beq.n	8004a84 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a46:	f7fd fea7 	bl	8002798 <HAL_GetTick>
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	69bb      	ldr	r3, [r7, #24]
 8004a4e:	1ad3      	subs	r3, r2, r3
 8004a50:	683a      	ldr	r2, [r7, #0]
 8004a52:	429a      	cmp	r2, r3
 8004a54:	d302      	bcc.n	8004a5c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d113      	bne.n	8004a84 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004a60:	f043 0220 	orr.w	r2, r3, #32
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	2220      	movs	r2, #32
 8004a6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	2200      	movs	r2, #0
 8004a74:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	e00f      	b.n	8004aa4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	699a      	ldr	r2, [r3, #24]
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	4013      	ands	r3, r2
 8004a8e:	68ba      	ldr	r2, [r7, #8]
 8004a90:	429a      	cmp	r2, r3
 8004a92:	bf0c      	ite	eq
 8004a94:	2301      	moveq	r3, #1
 8004a96:	2300      	movne	r3, #0
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	461a      	mov	r2, r3
 8004a9c:	79fb      	ldrb	r3, [r7, #7]
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	d0cd      	beq.n	8004a3e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004aa2:	2300      	movs	r3, #0
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	3710      	adds	r7, #16
 8004aa8:	46bd      	mov	sp, r7
 8004aaa:	bd80      	pop	{r7, pc}

08004aac <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b084      	sub	sp, #16
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	60f8      	str	r0, [r7, #12]
 8004ab4:	60b9      	str	r1, [r7, #8]
 8004ab6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004ab8:	e02c      	b.n	8004b14 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004aba:	687a      	ldr	r2, [r7, #4]
 8004abc:	68b9      	ldr	r1, [r7, #8]
 8004abe:	68f8      	ldr	r0, [r7, #12]
 8004ac0:	f000 f870 	bl	8004ba4 <I2C_IsErrorOccurred>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d001      	beq.n	8004ace <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004aca:	2301      	movs	r3, #1
 8004acc:	e02a      	b.n	8004b24 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ace:	68bb      	ldr	r3, [r7, #8]
 8004ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ad4:	d01e      	beq.n	8004b14 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ad6:	f7fd fe5f 	bl	8002798 <HAL_GetTick>
 8004ada:	4602      	mov	r2, r0
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	1ad3      	subs	r3, r2, r3
 8004ae0:	68ba      	ldr	r2, [r7, #8]
 8004ae2:	429a      	cmp	r2, r3
 8004ae4:	d302      	bcc.n	8004aec <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8004ae6:	68bb      	ldr	r3, [r7, #8]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d113      	bne.n	8004b14 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004af0:	f043 0220 	orr.w	r2, r3, #32
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	2220      	movs	r2, #32
 8004afc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	2200      	movs	r2, #0
 8004b04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8004b10:	2301      	movs	r3, #1
 8004b12:	e007      	b.n	8004b24 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	699b      	ldr	r3, [r3, #24]
 8004b1a:	f003 0302 	and.w	r3, r3, #2
 8004b1e:	2b02      	cmp	r3, #2
 8004b20:	d1cb      	bne.n	8004aba <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004b22:	2300      	movs	r3, #0
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3710      	adds	r7, #16
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b084      	sub	sp, #16
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	60f8      	str	r0, [r7, #12]
 8004b34:	60b9      	str	r1, [r7, #8]
 8004b36:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004b38:	e028      	b.n	8004b8c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b3a:	687a      	ldr	r2, [r7, #4]
 8004b3c:	68b9      	ldr	r1, [r7, #8]
 8004b3e:	68f8      	ldr	r0, [r7, #12]
 8004b40:	f000 f830 	bl	8004ba4 <I2C_IsErrorOccurred>
 8004b44:	4603      	mov	r3, r0
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d001      	beq.n	8004b4e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004b4a:	2301      	movs	r3, #1
 8004b4c:	e026      	b.n	8004b9c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b4e:	f7fd fe23 	bl	8002798 <HAL_GetTick>
 8004b52:	4602      	mov	r2, r0
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	68ba      	ldr	r2, [r7, #8]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d302      	bcc.n	8004b64 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d113      	bne.n	8004b8c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b68:	f043 0220 	orr.w	r2, r3, #32
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	2220      	movs	r2, #32
 8004b74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	2200      	movs	r2, #0
 8004b84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	e007      	b.n	8004b9c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	699b      	ldr	r3, [r3, #24]
 8004b92:	f003 0320 	and.w	r3, r3, #32
 8004b96:	2b20      	cmp	r3, #32
 8004b98:	d1cf      	bne.n	8004b3a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004b9a:	2300      	movs	r3, #0
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	3710      	adds	r7, #16
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}

08004ba4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b08a      	sub	sp, #40	; 0x28
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	60f8      	str	r0, [r7, #12]
 8004bac:	60b9      	str	r1, [r7, #8]
 8004bae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	699b      	ldr	r3, [r3, #24]
 8004bbc:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8004bc6:	69bb      	ldr	r3, [r7, #24]
 8004bc8:	f003 0310 	and.w	r3, r3, #16
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d075      	beq.n	8004cbc <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	2210      	movs	r2, #16
 8004bd6:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004bd8:	e056      	b.n	8004c88 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004be0:	d052      	beq.n	8004c88 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004be2:	f7fd fdd9 	bl	8002798 <HAL_GetTick>
 8004be6:	4602      	mov	r2, r0
 8004be8:	69fb      	ldr	r3, [r7, #28]
 8004bea:	1ad3      	subs	r3, r2, r3
 8004bec:	68ba      	ldr	r2, [r7, #8]
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d302      	bcc.n	8004bf8 <I2C_IsErrorOccurred+0x54>
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d147      	bne.n	8004c88 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c02:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004c0a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	699b      	ldr	r3, [r3, #24]
 8004c12:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004c16:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c1a:	d12e      	bne.n	8004c7a <I2C_IsErrorOccurred+0xd6>
 8004c1c:	697b      	ldr	r3, [r7, #20]
 8004c1e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004c22:	d02a      	beq.n	8004c7a <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8004c24:	7cfb      	ldrb	r3, [r7, #19]
 8004c26:	2b20      	cmp	r3, #32
 8004c28:	d027      	beq.n	8004c7a <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	685a      	ldr	r2, [r3, #4]
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004c38:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004c3a:	f7fd fdad 	bl	8002798 <HAL_GetTick>
 8004c3e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c40:	e01b      	b.n	8004c7a <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004c42:	f7fd fda9 	bl	8002798 <HAL_GetTick>
 8004c46:	4602      	mov	r2, r0
 8004c48:	69fb      	ldr	r3, [r7, #28]
 8004c4a:	1ad3      	subs	r3, r2, r3
 8004c4c:	2b19      	cmp	r3, #25
 8004c4e:	d914      	bls.n	8004c7a <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004c54:	f043 0220 	orr.w	r2, r3, #32
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	2220      	movs	r2, #32
 8004c60:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	2200      	movs	r2, #0
 8004c68:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	2200      	movs	r2, #0
 8004c70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	699b      	ldr	r3, [r3, #24]
 8004c80:	f003 0320 	and.w	r3, r3, #32
 8004c84:	2b20      	cmp	r3, #32
 8004c86:	d1dc      	bne.n	8004c42 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	699b      	ldr	r3, [r3, #24]
 8004c8e:	f003 0320 	and.w	r3, r3, #32
 8004c92:	2b20      	cmp	r3, #32
 8004c94:	d003      	beq.n	8004c9e <I2C_IsErrorOccurred+0xfa>
 8004c96:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d09d      	beq.n	8004bda <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8004c9e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d103      	bne.n	8004cae <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	2220      	movs	r2, #32
 8004cac:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8004cae:	6a3b      	ldr	r3, [r7, #32]
 8004cb0:	f043 0304 	orr.w	r3, r3, #4
 8004cb4:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	699b      	ldr	r3, [r3, #24]
 8004cc2:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8004cc4:	69bb      	ldr	r3, [r7, #24]
 8004cc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d00b      	beq.n	8004ce6 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8004cce:	6a3b      	ldr	r3, [r7, #32]
 8004cd0:	f043 0301 	orr.w	r3, r3, #1
 8004cd4:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004cde:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d00b      	beq.n	8004d08 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004cf0:	6a3b      	ldr	r3, [r7, #32]
 8004cf2:	f043 0308 	orr.w	r3, r3, #8
 8004cf6:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004d00:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d02:	2301      	movs	r3, #1
 8004d04:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8004d08:	69bb      	ldr	r3, [r7, #24]
 8004d0a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d00b      	beq.n	8004d2a <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004d12:	6a3b      	ldr	r3, [r7, #32]
 8004d14:	f043 0302 	orr.w	r3, r3, #2
 8004d18:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	681b      	ldr	r3, [r3, #0]
 8004d1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004d22:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004d24:	2301      	movs	r3, #1
 8004d26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8004d2a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d01c      	beq.n	8004d6c <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004d32:	68f8      	ldr	r0, [r7, #12]
 8004d34:	f7ff fe56 	bl	80049e4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	6859      	ldr	r1, [r3, #4]
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	4b0d      	ldr	r3, [pc, #52]	; (8004d78 <I2C_IsErrorOccurred+0x1d4>)
 8004d44:	400b      	ands	r3, r1
 8004d46:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004d4c:	6a3b      	ldr	r3, [r7, #32]
 8004d4e:	431a      	orrs	r2, r3
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2220      	movs	r2, #32
 8004d58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	2200      	movs	r2, #0
 8004d60:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	2200      	movs	r2, #0
 8004d68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8004d6c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3728      	adds	r7, #40	; 0x28
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}
 8004d78:	fe00e800 	.word	0xfe00e800

08004d7c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	b087      	sub	sp, #28
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	607b      	str	r3, [r7, #4]
 8004d86:	460b      	mov	r3, r1
 8004d88:	817b      	strh	r3, [r7, #10]
 8004d8a:	4613      	mov	r3, r2
 8004d8c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004d8e:	897b      	ldrh	r3, [r7, #10]
 8004d90:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004d94:	7a7b      	ldrb	r3, [r7, #9]
 8004d96:	041b      	lsls	r3, r3, #16
 8004d98:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004d9c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004da2:	6a3b      	ldr	r3, [r7, #32]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004daa:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	685a      	ldr	r2, [r3, #4]
 8004db2:	6a3b      	ldr	r3, [r7, #32]
 8004db4:	0d5b      	lsrs	r3, r3, #21
 8004db6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8004dba:	4b08      	ldr	r3, [pc, #32]	; (8004ddc <I2C_TransferConfig+0x60>)
 8004dbc:	430b      	orrs	r3, r1
 8004dbe:	43db      	mvns	r3, r3
 8004dc0:	ea02 0103 	and.w	r1, r2, r3
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	697a      	ldr	r2, [r7, #20]
 8004dca:	430a      	orrs	r2, r1
 8004dcc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8004dce:	bf00      	nop
 8004dd0:	371c      	adds	r7, #28
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd8:	4770      	bx	lr
 8004dda:	bf00      	nop
 8004ddc:	03ff63ff 	.word	0x03ff63ff

08004de0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004de0:	b480      	push	{r7}
 8004de2:	b083      	sub	sp, #12
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
 8004de8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004df0:	b2db      	uxtb	r3, r3
 8004df2:	2b20      	cmp	r3, #32
 8004df4:	d138      	bne.n	8004e68 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004dfc:	2b01      	cmp	r3, #1
 8004dfe:	d101      	bne.n	8004e04 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004e00:	2302      	movs	r3, #2
 8004e02:	e032      	b.n	8004e6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2224      	movs	r2, #36	; 0x24
 8004e10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f022 0201 	bic.w	r2, r2, #1
 8004e22:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	681a      	ldr	r2, [r3, #0]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004e32:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	6819      	ldr	r1, [r3, #0]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	683a      	ldr	r2, [r7, #0]
 8004e40:	430a      	orrs	r2, r1
 8004e42:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f042 0201 	orr.w	r2, r2, #1
 8004e52:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2220      	movs	r2, #32
 8004e58:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2200      	movs	r2, #0
 8004e60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004e64:	2300      	movs	r3, #0
 8004e66:	e000      	b.n	8004e6a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004e68:	2302      	movs	r3, #2
  }
}
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	370c      	adds	r7, #12
 8004e6e:	46bd      	mov	sp, r7
 8004e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e74:	4770      	bx	lr

08004e76 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004e76:	b480      	push	{r7}
 8004e78:	b085      	sub	sp, #20
 8004e7a:	af00      	add	r7, sp, #0
 8004e7c:	6078      	str	r0, [r7, #4]
 8004e7e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004e86:	b2db      	uxtb	r3, r3
 8004e88:	2b20      	cmp	r3, #32
 8004e8a:	d139      	bne.n	8004f00 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004e92:	2b01      	cmp	r3, #1
 8004e94:	d101      	bne.n	8004e9a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004e96:	2302      	movs	r3, #2
 8004e98:	e033      	b.n	8004f02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	2224      	movs	r2, #36	; 0x24
 8004ea6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	681a      	ldr	r2, [r3, #0]
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	f022 0201 	bic.w	r2, r2, #1
 8004eb8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004ec8:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	021b      	lsls	r3, r3, #8
 8004ece:	68fa      	ldr	r2, [r7, #12]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	68fa      	ldr	r2, [r7, #12]
 8004eda:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f042 0201 	orr.w	r2, r2, #1
 8004eea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	2220      	movs	r2, #32
 8004ef0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	2200      	movs	r2, #0
 8004ef8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004efc:	2300      	movs	r3, #0
 8004efe:	e000      	b.n	8004f02 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004f00:	2302      	movs	r3, #2
  }
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3714      	adds	r7, #20
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr
	...

08004f10 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004f10:	b480      	push	{r7}
 8004f12:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004f14:	4b05      	ldr	r3, [pc, #20]	; (8004f2c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	4a04      	ldr	r2, [pc, #16]	; (8004f2c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004f1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f1e:	6013      	str	r3, [r2, #0]
}
 8004f20:	bf00      	nop
 8004f22:	46bd      	mov	sp, r7
 8004f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f28:	4770      	bx	lr
 8004f2a:	bf00      	nop
 8004f2c:	40007000 	.word	0x40007000

08004f30 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004f30:	b480      	push	{r7}
 8004f32:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004f34:	4b04      	ldr	r3, [pc, #16]	; (8004f48 <HAL_PWREx_GetVoltageRange+0x18>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr
 8004f46:	bf00      	nop
 8004f48:	40007000 	.word	0x40007000

08004f4c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004f4c:	b480      	push	{r7}
 8004f4e:	b085      	sub	sp, #20
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f5a:	d130      	bne.n	8004fbe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004f5c:	4b23      	ldr	r3, [pc, #140]	; (8004fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004f64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f68:	d038      	beq.n	8004fdc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004f6a:	4b20      	ldr	r3, [pc, #128]	; (8004fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004f72:	4a1e      	ldr	r2, [pc, #120]	; (8004fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f74:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004f78:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004f7a:	4b1d      	ldr	r3, [pc, #116]	; (8004ff0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	2232      	movs	r2, #50	; 0x32
 8004f80:	fb02 f303 	mul.w	r3, r2, r3
 8004f84:	4a1b      	ldr	r2, [pc, #108]	; (8004ff4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004f86:	fba2 2303 	umull	r2, r3, r2, r3
 8004f8a:	0c9b      	lsrs	r3, r3, #18
 8004f8c:	3301      	adds	r3, #1
 8004f8e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f90:	e002      	b.n	8004f98 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	3b01      	subs	r3, #1
 8004f96:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004f98:	4b14      	ldr	r3, [pc, #80]	; (8004fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004f9a:	695b      	ldr	r3, [r3, #20]
 8004f9c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fa0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fa4:	d102      	bne.n	8004fac <HAL_PWREx_ControlVoltageScaling+0x60>
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d1f2      	bne.n	8004f92 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004fac:	4b0f      	ldr	r3, [pc, #60]	; (8004fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004fae:	695b      	ldr	r3, [r3, #20]
 8004fb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fb8:	d110      	bne.n	8004fdc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8004fba:	2303      	movs	r3, #3
 8004fbc:	e00f      	b.n	8004fde <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8004fbe:	4b0b      	ldr	r3, [pc, #44]	; (8004fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004fc6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fca:	d007      	beq.n	8004fdc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004fcc:	4b07      	ldr	r3, [pc, #28]	; (8004fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004fd4:	4a05      	ldr	r2, [pc, #20]	; (8004fec <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004fd6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004fda:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004fdc:	2300      	movs	r3, #0
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	3714      	adds	r7, #20
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr
 8004fea:	bf00      	nop
 8004fec:	40007000 	.word	0x40007000
 8004ff0:	2000000c 	.word	0x2000000c
 8004ff4:	431bde83 	.word	0x431bde83

08004ff8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	b088      	sub	sp, #32
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d102      	bne.n	800500c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005006:	2301      	movs	r3, #1
 8005008:	f000 bc02 	b.w	8005810 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800500c:	4b96      	ldr	r3, [pc, #600]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 800500e:	689b      	ldr	r3, [r3, #8]
 8005010:	f003 030c 	and.w	r3, r3, #12
 8005014:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005016:	4b94      	ldr	r3, [pc, #592]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 8005018:	68db      	ldr	r3, [r3, #12]
 800501a:	f003 0303 	and.w	r3, r3, #3
 800501e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f003 0310 	and.w	r3, r3, #16
 8005028:	2b00      	cmp	r3, #0
 800502a:	f000 80e4 	beq.w	80051f6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800502e:	69bb      	ldr	r3, [r7, #24]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d007      	beq.n	8005044 <HAL_RCC_OscConfig+0x4c>
 8005034:	69bb      	ldr	r3, [r7, #24]
 8005036:	2b0c      	cmp	r3, #12
 8005038:	f040 808b 	bne.w	8005152 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	2b01      	cmp	r3, #1
 8005040:	f040 8087 	bne.w	8005152 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005044:	4b88      	ldr	r3, [pc, #544]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f003 0302 	and.w	r3, r3, #2
 800504c:	2b00      	cmp	r3, #0
 800504e:	d005      	beq.n	800505c <HAL_RCC_OscConfig+0x64>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	699b      	ldr	r3, [r3, #24]
 8005054:	2b00      	cmp	r3, #0
 8005056:	d101      	bne.n	800505c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005058:	2301      	movs	r3, #1
 800505a:	e3d9      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6a1a      	ldr	r2, [r3, #32]
 8005060:	4b81      	ldr	r3, [pc, #516]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0308 	and.w	r3, r3, #8
 8005068:	2b00      	cmp	r3, #0
 800506a:	d004      	beq.n	8005076 <HAL_RCC_OscConfig+0x7e>
 800506c:	4b7e      	ldr	r3, [pc, #504]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005074:	e005      	b.n	8005082 <HAL_RCC_OscConfig+0x8a>
 8005076:	4b7c      	ldr	r3, [pc, #496]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 8005078:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800507c:	091b      	lsrs	r3, r3, #4
 800507e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005082:	4293      	cmp	r3, r2
 8005084:	d223      	bcs.n	80050ce <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	6a1b      	ldr	r3, [r3, #32]
 800508a:	4618      	mov	r0, r3
 800508c:	f000 fd8c 	bl	8005ba8 <RCC_SetFlashLatencyFromMSIRange>
 8005090:	4603      	mov	r3, r0
 8005092:	2b00      	cmp	r3, #0
 8005094:	d001      	beq.n	800509a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e3ba      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800509a:	4b73      	ldr	r3, [pc, #460]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a72      	ldr	r2, [pc, #456]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 80050a0:	f043 0308 	orr.w	r3, r3, #8
 80050a4:	6013      	str	r3, [r2, #0]
 80050a6:	4b70      	ldr	r3, [pc, #448]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	6a1b      	ldr	r3, [r3, #32]
 80050b2:	496d      	ldr	r1, [pc, #436]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 80050b4:	4313      	orrs	r3, r2
 80050b6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80050b8:	4b6b      	ldr	r3, [pc, #428]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	69db      	ldr	r3, [r3, #28]
 80050c4:	021b      	lsls	r3, r3, #8
 80050c6:	4968      	ldr	r1, [pc, #416]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 80050c8:	4313      	orrs	r3, r2
 80050ca:	604b      	str	r3, [r1, #4]
 80050cc:	e025      	b.n	800511a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80050ce:	4b66      	ldr	r3, [pc, #408]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	4a65      	ldr	r2, [pc, #404]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 80050d4:	f043 0308 	orr.w	r3, r3, #8
 80050d8:	6013      	str	r3, [r2, #0]
 80050da:	4b63      	ldr	r3, [pc, #396]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a1b      	ldr	r3, [r3, #32]
 80050e6:	4960      	ldr	r1, [pc, #384]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 80050e8:	4313      	orrs	r3, r2
 80050ea:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80050ec:	4b5e      	ldr	r3, [pc, #376]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 80050ee:	685b      	ldr	r3, [r3, #4]
 80050f0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	69db      	ldr	r3, [r3, #28]
 80050f8:	021b      	lsls	r3, r3, #8
 80050fa:	495b      	ldr	r1, [pc, #364]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 80050fc:	4313      	orrs	r3, r2
 80050fe:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005100:	69bb      	ldr	r3, [r7, #24]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d109      	bne.n	800511a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	6a1b      	ldr	r3, [r3, #32]
 800510a:	4618      	mov	r0, r3
 800510c:	f000 fd4c 	bl	8005ba8 <RCC_SetFlashLatencyFromMSIRange>
 8005110:	4603      	mov	r3, r0
 8005112:	2b00      	cmp	r3, #0
 8005114:	d001      	beq.n	800511a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8005116:	2301      	movs	r3, #1
 8005118:	e37a      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800511a:	f000 fc81 	bl	8005a20 <HAL_RCC_GetSysClockFreq>
 800511e:	4602      	mov	r2, r0
 8005120:	4b51      	ldr	r3, [pc, #324]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	091b      	lsrs	r3, r3, #4
 8005126:	f003 030f 	and.w	r3, r3, #15
 800512a:	4950      	ldr	r1, [pc, #320]	; (800526c <HAL_RCC_OscConfig+0x274>)
 800512c:	5ccb      	ldrb	r3, [r1, r3]
 800512e:	f003 031f 	and.w	r3, r3, #31
 8005132:	fa22 f303 	lsr.w	r3, r2, r3
 8005136:	4a4e      	ldr	r2, [pc, #312]	; (8005270 <HAL_RCC_OscConfig+0x278>)
 8005138:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800513a:	4b4e      	ldr	r3, [pc, #312]	; (8005274 <HAL_RCC_OscConfig+0x27c>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4618      	mov	r0, r3
 8005140:	f7fd fada 	bl	80026f8 <HAL_InitTick>
 8005144:	4603      	mov	r3, r0
 8005146:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005148:	7bfb      	ldrb	r3, [r7, #15]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d052      	beq.n	80051f4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800514e:	7bfb      	ldrb	r3, [r7, #15]
 8005150:	e35e      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	699b      	ldr	r3, [r3, #24]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d032      	beq.n	80051c0 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800515a:	4b43      	ldr	r3, [pc, #268]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a42      	ldr	r2, [pc, #264]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 8005160:	f043 0301 	orr.w	r3, r3, #1
 8005164:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005166:	f7fd fb17 	bl	8002798 <HAL_GetTick>
 800516a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800516c:	e008      	b.n	8005180 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800516e:	f7fd fb13 	bl	8002798 <HAL_GetTick>
 8005172:	4602      	mov	r2, r0
 8005174:	693b      	ldr	r3, [r7, #16]
 8005176:	1ad3      	subs	r3, r2, r3
 8005178:	2b02      	cmp	r3, #2
 800517a:	d901      	bls.n	8005180 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 800517c:	2303      	movs	r3, #3
 800517e:	e347      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005180:	4b39      	ldr	r3, [pc, #228]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f003 0302 	and.w	r3, r3, #2
 8005188:	2b00      	cmp	r3, #0
 800518a:	d0f0      	beq.n	800516e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800518c:	4b36      	ldr	r3, [pc, #216]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a35      	ldr	r2, [pc, #212]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 8005192:	f043 0308 	orr.w	r3, r3, #8
 8005196:	6013      	str	r3, [r2, #0]
 8005198:	4b33      	ldr	r3, [pc, #204]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	6a1b      	ldr	r3, [r3, #32]
 80051a4:	4930      	ldr	r1, [pc, #192]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 80051a6:	4313      	orrs	r3, r2
 80051a8:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80051aa:	4b2f      	ldr	r3, [pc, #188]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 80051ac:	685b      	ldr	r3, [r3, #4]
 80051ae:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	69db      	ldr	r3, [r3, #28]
 80051b6:	021b      	lsls	r3, r3, #8
 80051b8:	492b      	ldr	r1, [pc, #172]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 80051ba:	4313      	orrs	r3, r2
 80051bc:	604b      	str	r3, [r1, #4]
 80051be:	e01a      	b.n	80051f6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80051c0:	4b29      	ldr	r3, [pc, #164]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	4a28      	ldr	r2, [pc, #160]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 80051c6:	f023 0301 	bic.w	r3, r3, #1
 80051ca:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80051cc:	f7fd fae4 	bl	8002798 <HAL_GetTick>
 80051d0:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80051d2:	e008      	b.n	80051e6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80051d4:	f7fd fae0 	bl	8002798 <HAL_GetTick>
 80051d8:	4602      	mov	r2, r0
 80051da:	693b      	ldr	r3, [r7, #16]
 80051dc:	1ad3      	subs	r3, r2, r3
 80051de:	2b02      	cmp	r3, #2
 80051e0:	d901      	bls.n	80051e6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80051e2:	2303      	movs	r3, #3
 80051e4:	e314      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80051e6:	4b20      	ldr	r3, [pc, #128]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f003 0302 	and.w	r3, r3, #2
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d1f0      	bne.n	80051d4 <HAL_RCC_OscConfig+0x1dc>
 80051f2:	e000      	b.n	80051f6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80051f4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	f003 0301 	and.w	r3, r3, #1
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d073      	beq.n	80052ea <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005202:	69bb      	ldr	r3, [r7, #24]
 8005204:	2b08      	cmp	r3, #8
 8005206:	d005      	beq.n	8005214 <HAL_RCC_OscConfig+0x21c>
 8005208:	69bb      	ldr	r3, [r7, #24]
 800520a:	2b0c      	cmp	r3, #12
 800520c:	d10e      	bne.n	800522c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800520e:	697b      	ldr	r3, [r7, #20]
 8005210:	2b03      	cmp	r3, #3
 8005212:	d10b      	bne.n	800522c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005214:	4b14      	ldr	r3, [pc, #80]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800521c:	2b00      	cmp	r3, #0
 800521e:	d063      	beq.n	80052e8 <HAL_RCC_OscConfig+0x2f0>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	685b      	ldr	r3, [r3, #4]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d15f      	bne.n	80052e8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	e2f1      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005234:	d106      	bne.n	8005244 <HAL_RCC_OscConfig+0x24c>
 8005236:	4b0c      	ldr	r3, [pc, #48]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a0b      	ldr	r2, [pc, #44]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 800523c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005240:	6013      	str	r3, [r2, #0]
 8005242:	e025      	b.n	8005290 <HAL_RCC_OscConfig+0x298>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	685b      	ldr	r3, [r3, #4]
 8005248:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800524c:	d114      	bne.n	8005278 <HAL_RCC_OscConfig+0x280>
 800524e:	4b06      	ldr	r3, [pc, #24]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	4a05      	ldr	r2, [pc, #20]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 8005254:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005258:	6013      	str	r3, [r2, #0]
 800525a:	4b03      	ldr	r3, [pc, #12]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4a02      	ldr	r2, [pc, #8]	; (8005268 <HAL_RCC_OscConfig+0x270>)
 8005260:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005264:	6013      	str	r3, [r2, #0]
 8005266:	e013      	b.n	8005290 <HAL_RCC_OscConfig+0x298>
 8005268:	40021000 	.word	0x40021000
 800526c:	0800a41c 	.word	0x0800a41c
 8005270:	2000000c 	.word	0x2000000c
 8005274:	20000010 	.word	0x20000010
 8005278:	4ba0      	ldr	r3, [pc, #640]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	4a9f      	ldr	r2, [pc, #636]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 800527e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005282:	6013      	str	r3, [r2, #0]
 8005284:	4b9d      	ldr	r3, [pc, #628]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	4a9c      	ldr	r2, [pc, #624]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 800528a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800528e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	685b      	ldr	r3, [r3, #4]
 8005294:	2b00      	cmp	r3, #0
 8005296:	d013      	beq.n	80052c0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005298:	f7fd fa7e 	bl	8002798 <HAL_GetTick>
 800529c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800529e:	e008      	b.n	80052b2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80052a0:	f7fd fa7a 	bl	8002798 <HAL_GetTick>
 80052a4:	4602      	mov	r2, r0
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	2b64      	cmp	r3, #100	; 0x64
 80052ac:	d901      	bls.n	80052b2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e2ae      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80052b2:	4b92      	ldr	r3, [pc, #584]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d0f0      	beq.n	80052a0 <HAL_RCC_OscConfig+0x2a8>
 80052be:	e014      	b.n	80052ea <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052c0:	f7fd fa6a 	bl	8002798 <HAL_GetTick>
 80052c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80052c6:	e008      	b.n	80052da <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80052c8:	f7fd fa66 	bl	8002798 <HAL_GetTick>
 80052cc:	4602      	mov	r2, r0
 80052ce:	693b      	ldr	r3, [r7, #16]
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	2b64      	cmp	r3, #100	; 0x64
 80052d4:	d901      	bls.n	80052da <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80052d6:	2303      	movs	r3, #3
 80052d8:	e29a      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80052da:	4b88      	ldr	r3, [pc, #544]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d1f0      	bne.n	80052c8 <HAL_RCC_OscConfig+0x2d0>
 80052e6:	e000      	b.n	80052ea <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	f003 0302 	and.w	r3, r3, #2
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d060      	beq.n	80053b8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80052f6:	69bb      	ldr	r3, [r7, #24]
 80052f8:	2b04      	cmp	r3, #4
 80052fa:	d005      	beq.n	8005308 <HAL_RCC_OscConfig+0x310>
 80052fc:	69bb      	ldr	r3, [r7, #24]
 80052fe:	2b0c      	cmp	r3, #12
 8005300:	d119      	bne.n	8005336 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	2b02      	cmp	r3, #2
 8005306:	d116      	bne.n	8005336 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005308:	4b7c      	ldr	r3, [pc, #496]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005310:	2b00      	cmp	r3, #0
 8005312:	d005      	beq.n	8005320 <HAL_RCC_OscConfig+0x328>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	68db      	ldr	r3, [r3, #12]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d101      	bne.n	8005320 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	e277      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005320:	4b76      	ldr	r3, [pc, #472]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	691b      	ldr	r3, [r3, #16]
 800532c:	061b      	lsls	r3, r3, #24
 800532e:	4973      	ldr	r1, [pc, #460]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 8005330:	4313      	orrs	r3, r2
 8005332:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005334:	e040      	b.n	80053b8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	68db      	ldr	r3, [r3, #12]
 800533a:	2b00      	cmp	r3, #0
 800533c:	d023      	beq.n	8005386 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800533e:	4b6f      	ldr	r3, [pc, #444]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a6e      	ldr	r2, [pc, #440]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 8005344:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005348:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800534a:	f7fd fa25 	bl	8002798 <HAL_GetTick>
 800534e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005350:	e008      	b.n	8005364 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005352:	f7fd fa21 	bl	8002798 <HAL_GetTick>
 8005356:	4602      	mov	r2, r0
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	1ad3      	subs	r3, r2, r3
 800535c:	2b02      	cmp	r3, #2
 800535e:	d901      	bls.n	8005364 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005360:	2303      	movs	r3, #3
 8005362:	e255      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005364:	4b65      	ldr	r3, [pc, #404]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800536c:	2b00      	cmp	r3, #0
 800536e:	d0f0      	beq.n	8005352 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005370:	4b62      	ldr	r3, [pc, #392]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 8005372:	685b      	ldr	r3, [r3, #4]
 8005374:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	691b      	ldr	r3, [r3, #16]
 800537c:	061b      	lsls	r3, r3, #24
 800537e:	495f      	ldr	r1, [pc, #380]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 8005380:	4313      	orrs	r3, r2
 8005382:	604b      	str	r3, [r1, #4]
 8005384:	e018      	b.n	80053b8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005386:	4b5d      	ldr	r3, [pc, #372]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	4a5c      	ldr	r2, [pc, #368]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 800538c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005390:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005392:	f7fd fa01 	bl	8002798 <HAL_GetTick>
 8005396:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005398:	e008      	b.n	80053ac <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800539a:	f7fd f9fd 	bl	8002798 <HAL_GetTick>
 800539e:	4602      	mov	r2, r0
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	1ad3      	subs	r3, r2, r3
 80053a4:	2b02      	cmp	r3, #2
 80053a6:	d901      	bls.n	80053ac <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80053a8:	2303      	movs	r3, #3
 80053aa:	e231      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80053ac:	4b53      	ldr	r3, [pc, #332]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d1f0      	bne.n	800539a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	f003 0308 	and.w	r3, r3, #8
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d03c      	beq.n	800543e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	695b      	ldr	r3, [r3, #20]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d01c      	beq.n	8005406 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80053cc:	4b4b      	ldr	r3, [pc, #300]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 80053ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80053d2:	4a4a      	ldr	r2, [pc, #296]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 80053d4:	f043 0301 	orr.w	r3, r3, #1
 80053d8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053dc:	f7fd f9dc 	bl	8002798 <HAL_GetTick>
 80053e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053e2:	e008      	b.n	80053f6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80053e4:	f7fd f9d8 	bl	8002798 <HAL_GetTick>
 80053e8:	4602      	mov	r2, r0
 80053ea:	693b      	ldr	r3, [r7, #16]
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	2b02      	cmp	r3, #2
 80053f0:	d901      	bls.n	80053f6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	e20c      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80053f6:	4b41      	ldr	r3, [pc, #260]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 80053f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80053fc:	f003 0302 	and.w	r3, r3, #2
 8005400:	2b00      	cmp	r3, #0
 8005402:	d0ef      	beq.n	80053e4 <HAL_RCC_OscConfig+0x3ec>
 8005404:	e01b      	b.n	800543e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005406:	4b3d      	ldr	r3, [pc, #244]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 8005408:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800540c:	4a3b      	ldr	r2, [pc, #236]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 800540e:	f023 0301 	bic.w	r3, r3, #1
 8005412:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005416:	f7fd f9bf 	bl	8002798 <HAL_GetTick>
 800541a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800541c:	e008      	b.n	8005430 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800541e:	f7fd f9bb 	bl	8002798 <HAL_GetTick>
 8005422:	4602      	mov	r2, r0
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	1ad3      	subs	r3, r2, r3
 8005428:	2b02      	cmp	r3, #2
 800542a:	d901      	bls.n	8005430 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800542c:	2303      	movs	r3, #3
 800542e:	e1ef      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005430:	4b32      	ldr	r3, [pc, #200]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 8005432:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005436:	f003 0302 	and.w	r3, r3, #2
 800543a:	2b00      	cmp	r3, #0
 800543c:	d1ef      	bne.n	800541e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	f003 0304 	and.w	r3, r3, #4
 8005446:	2b00      	cmp	r3, #0
 8005448:	f000 80a6 	beq.w	8005598 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800544c:	2300      	movs	r3, #0
 800544e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005450:	4b2a      	ldr	r3, [pc, #168]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 8005452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005454:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005458:	2b00      	cmp	r3, #0
 800545a:	d10d      	bne.n	8005478 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800545c:	4b27      	ldr	r3, [pc, #156]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 800545e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005460:	4a26      	ldr	r2, [pc, #152]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 8005462:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005466:	6593      	str	r3, [r2, #88]	; 0x58
 8005468:	4b24      	ldr	r3, [pc, #144]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 800546a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800546c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005470:	60bb      	str	r3, [r7, #8]
 8005472:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005474:	2301      	movs	r3, #1
 8005476:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005478:	4b21      	ldr	r3, [pc, #132]	; (8005500 <HAL_RCC_OscConfig+0x508>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005480:	2b00      	cmp	r3, #0
 8005482:	d118      	bne.n	80054b6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005484:	4b1e      	ldr	r3, [pc, #120]	; (8005500 <HAL_RCC_OscConfig+0x508>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a1d      	ldr	r2, [pc, #116]	; (8005500 <HAL_RCC_OscConfig+0x508>)
 800548a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800548e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005490:	f7fd f982 	bl	8002798 <HAL_GetTick>
 8005494:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005496:	e008      	b.n	80054aa <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005498:	f7fd f97e 	bl	8002798 <HAL_GetTick>
 800549c:	4602      	mov	r2, r0
 800549e:	693b      	ldr	r3, [r7, #16]
 80054a0:	1ad3      	subs	r3, r2, r3
 80054a2:	2b02      	cmp	r3, #2
 80054a4:	d901      	bls.n	80054aa <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80054a6:	2303      	movs	r3, #3
 80054a8:	e1b2      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80054aa:	4b15      	ldr	r3, [pc, #84]	; (8005500 <HAL_RCC_OscConfig+0x508>)
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d0f0      	beq.n	8005498 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	689b      	ldr	r3, [r3, #8]
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d108      	bne.n	80054d0 <HAL_RCC_OscConfig+0x4d8>
 80054be:	4b0f      	ldr	r3, [pc, #60]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 80054c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054c4:	4a0d      	ldr	r2, [pc, #52]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 80054c6:	f043 0301 	orr.w	r3, r3, #1
 80054ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80054ce:	e029      	b.n	8005524 <HAL_RCC_OscConfig+0x52c>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	2b05      	cmp	r3, #5
 80054d6:	d115      	bne.n	8005504 <HAL_RCC_OscConfig+0x50c>
 80054d8:	4b08      	ldr	r3, [pc, #32]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 80054da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054de:	4a07      	ldr	r2, [pc, #28]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 80054e0:	f043 0304 	orr.w	r3, r3, #4
 80054e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80054e8:	4b04      	ldr	r3, [pc, #16]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 80054ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054ee:	4a03      	ldr	r2, [pc, #12]	; (80054fc <HAL_RCC_OscConfig+0x504>)
 80054f0:	f043 0301 	orr.w	r3, r3, #1
 80054f4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80054f8:	e014      	b.n	8005524 <HAL_RCC_OscConfig+0x52c>
 80054fa:	bf00      	nop
 80054fc:	40021000 	.word	0x40021000
 8005500:	40007000 	.word	0x40007000
 8005504:	4b9a      	ldr	r3, [pc, #616]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 8005506:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800550a:	4a99      	ldr	r2, [pc, #612]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 800550c:	f023 0301 	bic.w	r3, r3, #1
 8005510:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005514:	4b96      	ldr	r3, [pc, #600]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 8005516:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800551a:	4a95      	ldr	r2, [pc, #596]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 800551c:	f023 0304 	bic.w	r3, r3, #4
 8005520:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	689b      	ldr	r3, [r3, #8]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d016      	beq.n	800555a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800552c:	f7fd f934 	bl	8002798 <HAL_GetTick>
 8005530:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005532:	e00a      	b.n	800554a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005534:	f7fd f930 	bl	8002798 <HAL_GetTick>
 8005538:	4602      	mov	r2, r0
 800553a:	693b      	ldr	r3, [r7, #16]
 800553c:	1ad3      	subs	r3, r2, r3
 800553e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005542:	4293      	cmp	r3, r2
 8005544:	d901      	bls.n	800554a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005546:	2303      	movs	r3, #3
 8005548:	e162      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800554a:	4b89      	ldr	r3, [pc, #548]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 800554c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005550:	f003 0302 	and.w	r3, r3, #2
 8005554:	2b00      	cmp	r3, #0
 8005556:	d0ed      	beq.n	8005534 <HAL_RCC_OscConfig+0x53c>
 8005558:	e015      	b.n	8005586 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800555a:	f7fd f91d 	bl	8002798 <HAL_GetTick>
 800555e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005560:	e00a      	b.n	8005578 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005562:	f7fd f919 	bl	8002798 <HAL_GetTick>
 8005566:	4602      	mov	r2, r0
 8005568:	693b      	ldr	r3, [r7, #16]
 800556a:	1ad3      	subs	r3, r2, r3
 800556c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005570:	4293      	cmp	r3, r2
 8005572:	d901      	bls.n	8005578 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005574:	2303      	movs	r3, #3
 8005576:	e14b      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005578:	4b7d      	ldr	r3, [pc, #500]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 800557a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800557e:	f003 0302 	and.w	r3, r3, #2
 8005582:	2b00      	cmp	r3, #0
 8005584:	d1ed      	bne.n	8005562 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005586:	7ffb      	ldrb	r3, [r7, #31]
 8005588:	2b01      	cmp	r3, #1
 800558a:	d105      	bne.n	8005598 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800558c:	4b78      	ldr	r3, [pc, #480]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 800558e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005590:	4a77      	ldr	r2, [pc, #476]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 8005592:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005596:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	f003 0320 	and.w	r3, r3, #32
 80055a0:	2b00      	cmp	r3, #0
 80055a2:	d03c      	beq.n	800561e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d01c      	beq.n	80055e6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80055ac:	4b70      	ldr	r3, [pc, #448]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 80055ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80055b2:	4a6f      	ldr	r2, [pc, #444]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 80055b4:	f043 0301 	orr.w	r3, r3, #1
 80055b8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055bc:	f7fd f8ec 	bl	8002798 <HAL_GetTick>
 80055c0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80055c2:	e008      	b.n	80055d6 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80055c4:	f7fd f8e8 	bl	8002798 <HAL_GetTick>
 80055c8:	4602      	mov	r2, r0
 80055ca:	693b      	ldr	r3, [r7, #16]
 80055cc:	1ad3      	subs	r3, r2, r3
 80055ce:	2b02      	cmp	r3, #2
 80055d0:	d901      	bls.n	80055d6 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80055d2:	2303      	movs	r3, #3
 80055d4:	e11c      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80055d6:	4b66      	ldr	r3, [pc, #408]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 80055d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80055dc:	f003 0302 	and.w	r3, r3, #2
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d0ef      	beq.n	80055c4 <HAL_RCC_OscConfig+0x5cc>
 80055e4:	e01b      	b.n	800561e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80055e6:	4b62      	ldr	r3, [pc, #392]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 80055e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80055ec:	4a60      	ldr	r2, [pc, #384]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 80055ee:	f023 0301 	bic.w	r3, r3, #1
 80055f2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055f6:	f7fd f8cf 	bl	8002798 <HAL_GetTick>
 80055fa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80055fc:	e008      	b.n	8005610 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80055fe:	f7fd f8cb 	bl	8002798 <HAL_GetTick>
 8005602:	4602      	mov	r2, r0
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	1ad3      	subs	r3, r2, r3
 8005608:	2b02      	cmp	r3, #2
 800560a:	d901      	bls.n	8005610 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800560c:	2303      	movs	r3, #3
 800560e:	e0ff      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005610:	4b57      	ldr	r3, [pc, #348]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 8005612:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005616:	f003 0302 	and.w	r3, r3, #2
 800561a:	2b00      	cmp	r3, #0
 800561c:	d1ef      	bne.n	80055fe <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005622:	2b00      	cmp	r3, #0
 8005624:	f000 80f3 	beq.w	800580e <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800562c:	2b02      	cmp	r3, #2
 800562e:	f040 80c9 	bne.w	80057c4 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005632:	4b4f      	ldr	r3, [pc, #316]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 8005634:	68db      	ldr	r3, [r3, #12]
 8005636:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005638:	697b      	ldr	r3, [r7, #20]
 800563a:	f003 0203 	and.w	r2, r3, #3
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005642:	429a      	cmp	r2, r3
 8005644:	d12c      	bne.n	80056a0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005650:	3b01      	subs	r3, #1
 8005652:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005654:	429a      	cmp	r2, r3
 8005656:	d123      	bne.n	80056a0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005662:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005664:	429a      	cmp	r2, r3
 8005666:	d11b      	bne.n	80056a0 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005668:	697b      	ldr	r3, [r7, #20]
 800566a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005672:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005674:	429a      	cmp	r2, r3
 8005676:	d113      	bne.n	80056a0 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005682:	085b      	lsrs	r3, r3, #1
 8005684:	3b01      	subs	r3, #1
 8005686:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005688:	429a      	cmp	r2, r3
 800568a:	d109      	bne.n	80056a0 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800568c:	697b      	ldr	r3, [r7, #20]
 800568e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005696:	085b      	lsrs	r3, r3, #1
 8005698:	3b01      	subs	r3, #1
 800569a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800569c:	429a      	cmp	r2, r3
 800569e:	d06b      	beq.n	8005778 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80056a0:	69bb      	ldr	r3, [r7, #24]
 80056a2:	2b0c      	cmp	r3, #12
 80056a4:	d062      	beq.n	800576c <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80056a6:	4b32      	ldr	r3, [pc, #200]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d001      	beq.n	80056b6 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80056b2:	2301      	movs	r3, #1
 80056b4:	e0ac      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80056b6:	4b2e      	ldr	r3, [pc, #184]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4a2d      	ldr	r2, [pc, #180]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 80056bc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80056c0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80056c2:	f7fd f869 	bl	8002798 <HAL_GetTick>
 80056c6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056c8:	e008      	b.n	80056dc <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056ca:	f7fd f865 	bl	8002798 <HAL_GetTick>
 80056ce:	4602      	mov	r2, r0
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	1ad3      	subs	r3, r2, r3
 80056d4:	2b02      	cmp	r3, #2
 80056d6:	d901      	bls.n	80056dc <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80056d8:	2303      	movs	r3, #3
 80056da:	e099      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80056dc:	4b24      	ldr	r3, [pc, #144]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d1f0      	bne.n	80056ca <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80056e8:	4b21      	ldr	r3, [pc, #132]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 80056ea:	68da      	ldr	r2, [r3, #12]
 80056ec:	4b21      	ldr	r3, [pc, #132]	; (8005774 <HAL_RCC_OscConfig+0x77c>)
 80056ee:	4013      	ands	r3, r2
 80056f0:	687a      	ldr	r2, [r7, #4]
 80056f2:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80056f4:	687a      	ldr	r2, [r7, #4]
 80056f6:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80056f8:	3a01      	subs	r2, #1
 80056fa:	0112      	lsls	r2, r2, #4
 80056fc:	4311      	orrs	r1, r2
 80056fe:	687a      	ldr	r2, [r7, #4]
 8005700:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005702:	0212      	lsls	r2, r2, #8
 8005704:	4311      	orrs	r1, r2
 8005706:	687a      	ldr	r2, [r7, #4]
 8005708:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800570a:	0852      	lsrs	r2, r2, #1
 800570c:	3a01      	subs	r2, #1
 800570e:	0552      	lsls	r2, r2, #21
 8005710:	4311      	orrs	r1, r2
 8005712:	687a      	ldr	r2, [r7, #4]
 8005714:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005716:	0852      	lsrs	r2, r2, #1
 8005718:	3a01      	subs	r2, #1
 800571a:	0652      	lsls	r2, r2, #25
 800571c:	4311      	orrs	r1, r2
 800571e:	687a      	ldr	r2, [r7, #4]
 8005720:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005722:	06d2      	lsls	r2, r2, #27
 8005724:	430a      	orrs	r2, r1
 8005726:	4912      	ldr	r1, [pc, #72]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 8005728:	4313      	orrs	r3, r2
 800572a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800572c:	4b10      	ldr	r3, [pc, #64]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	4a0f      	ldr	r2, [pc, #60]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 8005732:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005736:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005738:	4b0d      	ldr	r3, [pc, #52]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 800573a:	68db      	ldr	r3, [r3, #12]
 800573c:	4a0c      	ldr	r2, [pc, #48]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 800573e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005742:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005744:	f7fd f828 	bl	8002798 <HAL_GetTick>
 8005748:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800574a:	e008      	b.n	800575e <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800574c:	f7fd f824 	bl	8002798 <HAL_GetTick>
 8005750:	4602      	mov	r2, r0
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	1ad3      	subs	r3, r2, r3
 8005756:	2b02      	cmp	r3, #2
 8005758:	d901      	bls.n	800575e <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800575a:	2303      	movs	r3, #3
 800575c:	e058      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800575e:	4b04      	ldr	r3, [pc, #16]	; (8005770 <HAL_RCC_OscConfig+0x778>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005766:	2b00      	cmp	r3, #0
 8005768:	d0f0      	beq.n	800574c <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800576a:	e050      	b.n	800580e <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800576c:	2301      	movs	r3, #1
 800576e:	e04f      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
 8005770:	40021000 	.word	0x40021000
 8005774:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005778:	4b27      	ldr	r3, [pc, #156]	; (8005818 <HAL_RCC_OscConfig+0x820>)
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005780:	2b00      	cmp	r3, #0
 8005782:	d144      	bne.n	800580e <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005784:	4b24      	ldr	r3, [pc, #144]	; (8005818 <HAL_RCC_OscConfig+0x820>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a23      	ldr	r2, [pc, #140]	; (8005818 <HAL_RCC_OscConfig+0x820>)
 800578a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800578e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005790:	4b21      	ldr	r3, [pc, #132]	; (8005818 <HAL_RCC_OscConfig+0x820>)
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	4a20      	ldr	r2, [pc, #128]	; (8005818 <HAL_RCC_OscConfig+0x820>)
 8005796:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800579a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800579c:	f7fc fffc 	bl	8002798 <HAL_GetTick>
 80057a0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057a2:	e008      	b.n	80057b6 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057a4:	f7fc fff8 	bl	8002798 <HAL_GetTick>
 80057a8:	4602      	mov	r2, r0
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	1ad3      	subs	r3, r2, r3
 80057ae:	2b02      	cmp	r3, #2
 80057b0:	d901      	bls.n	80057b6 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80057b2:	2303      	movs	r3, #3
 80057b4:	e02c      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80057b6:	4b18      	ldr	r3, [pc, #96]	; (8005818 <HAL_RCC_OscConfig+0x820>)
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057be:	2b00      	cmp	r3, #0
 80057c0:	d0f0      	beq.n	80057a4 <HAL_RCC_OscConfig+0x7ac>
 80057c2:	e024      	b.n	800580e <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80057c4:	69bb      	ldr	r3, [r7, #24]
 80057c6:	2b0c      	cmp	r3, #12
 80057c8:	d01f      	beq.n	800580a <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057ca:	4b13      	ldr	r3, [pc, #76]	; (8005818 <HAL_RCC_OscConfig+0x820>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	4a12      	ldr	r2, [pc, #72]	; (8005818 <HAL_RCC_OscConfig+0x820>)
 80057d0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80057d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057d6:	f7fc ffdf 	bl	8002798 <HAL_GetTick>
 80057da:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057dc:	e008      	b.n	80057f0 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057de:	f7fc ffdb 	bl	8002798 <HAL_GetTick>
 80057e2:	4602      	mov	r2, r0
 80057e4:	693b      	ldr	r3, [r7, #16]
 80057e6:	1ad3      	subs	r3, r2, r3
 80057e8:	2b02      	cmp	r3, #2
 80057ea:	d901      	bls.n	80057f0 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80057ec:	2303      	movs	r3, #3
 80057ee:	e00f      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057f0:	4b09      	ldr	r3, [pc, #36]	; (8005818 <HAL_RCC_OscConfig+0x820>)
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d1f0      	bne.n	80057de <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80057fc:	4b06      	ldr	r3, [pc, #24]	; (8005818 <HAL_RCC_OscConfig+0x820>)
 80057fe:	68da      	ldr	r2, [r3, #12]
 8005800:	4905      	ldr	r1, [pc, #20]	; (8005818 <HAL_RCC_OscConfig+0x820>)
 8005802:	4b06      	ldr	r3, [pc, #24]	; (800581c <HAL_RCC_OscConfig+0x824>)
 8005804:	4013      	ands	r3, r2
 8005806:	60cb      	str	r3, [r1, #12]
 8005808:	e001      	b.n	800580e <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800580a:	2301      	movs	r3, #1
 800580c:	e000      	b.n	8005810 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800580e:	2300      	movs	r3, #0
}
 8005810:	4618      	mov	r0, r3
 8005812:	3720      	adds	r7, #32
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}
 8005818:	40021000 	.word	0x40021000
 800581c:	feeefffc 	.word	0xfeeefffc

08005820 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b084      	sub	sp, #16
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
 8005828:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d101      	bne.n	8005834 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005830:	2301      	movs	r3, #1
 8005832:	e0e7      	b.n	8005a04 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005834:	4b75      	ldr	r3, [pc, #468]	; (8005a0c <HAL_RCC_ClockConfig+0x1ec>)
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f003 0307 	and.w	r3, r3, #7
 800583c:	683a      	ldr	r2, [r7, #0]
 800583e:	429a      	cmp	r2, r3
 8005840:	d910      	bls.n	8005864 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005842:	4b72      	ldr	r3, [pc, #456]	; (8005a0c <HAL_RCC_ClockConfig+0x1ec>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f023 0207 	bic.w	r2, r3, #7
 800584a:	4970      	ldr	r1, [pc, #448]	; (8005a0c <HAL_RCC_ClockConfig+0x1ec>)
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	4313      	orrs	r3, r2
 8005850:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005852:	4b6e      	ldr	r3, [pc, #440]	; (8005a0c <HAL_RCC_ClockConfig+0x1ec>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f003 0307 	and.w	r3, r3, #7
 800585a:	683a      	ldr	r2, [r7, #0]
 800585c:	429a      	cmp	r2, r3
 800585e:	d001      	beq.n	8005864 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005860:	2301      	movs	r3, #1
 8005862:	e0cf      	b.n	8005a04 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	f003 0302 	and.w	r3, r3, #2
 800586c:	2b00      	cmp	r3, #0
 800586e:	d010      	beq.n	8005892 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	689a      	ldr	r2, [r3, #8]
 8005874:	4b66      	ldr	r3, [pc, #408]	; (8005a10 <HAL_RCC_ClockConfig+0x1f0>)
 8005876:	689b      	ldr	r3, [r3, #8]
 8005878:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800587c:	429a      	cmp	r2, r3
 800587e:	d908      	bls.n	8005892 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005880:	4b63      	ldr	r3, [pc, #396]	; (8005a10 <HAL_RCC_ClockConfig+0x1f0>)
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	689b      	ldr	r3, [r3, #8]
 800588c:	4960      	ldr	r1, [pc, #384]	; (8005a10 <HAL_RCC_ClockConfig+0x1f0>)
 800588e:	4313      	orrs	r3, r2
 8005890:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 0301 	and.w	r3, r3, #1
 800589a:	2b00      	cmp	r3, #0
 800589c:	d04c      	beq.n	8005938 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	2b03      	cmp	r3, #3
 80058a4:	d107      	bne.n	80058b6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80058a6:	4b5a      	ldr	r3, [pc, #360]	; (8005a10 <HAL_RCC_ClockConfig+0x1f0>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d121      	bne.n	80058f6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	e0a6      	b.n	8005a04 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	2b02      	cmp	r3, #2
 80058bc:	d107      	bne.n	80058ce <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80058be:	4b54      	ldr	r3, [pc, #336]	; (8005a10 <HAL_RCC_ClockConfig+0x1f0>)
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d115      	bne.n	80058f6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80058ca:	2301      	movs	r3, #1
 80058cc:	e09a      	b.n	8005a04 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	685b      	ldr	r3, [r3, #4]
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d107      	bne.n	80058e6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80058d6:	4b4e      	ldr	r3, [pc, #312]	; (8005a10 <HAL_RCC_ClockConfig+0x1f0>)
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f003 0302 	and.w	r3, r3, #2
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d109      	bne.n	80058f6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	e08e      	b.n	8005a04 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80058e6:	4b4a      	ldr	r3, [pc, #296]	; (8005a10 <HAL_RCC_ClockConfig+0x1f0>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d101      	bne.n	80058f6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	e086      	b.n	8005a04 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80058f6:	4b46      	ldr	r3, [pc, #280]	; (8005a10 <HAL_RCC_ClockConfig+0x1f0>)
 80058f8:	689b      	ldr	r3, [r3, #8]
 80058fa:	f023 0203 	bic.w	r2, r3, #3
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	685b      	ldr	r3, [r3, #4]
 8005902:	4943      	ldr	r1, [pc, #268]	; (8005a10 <HAL_RCC_ClockConfig+0x1f0>)
 8005904:	4313      	orrs	r3, r2
 8005906:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005908:	f7fc ff46 	bl	8002798 <HAL_GetTick>
 800590c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800590e:	e00a      	b.n	8005926 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005910:	f7fc ff42 	bl	8002798 <HAL_GetTick>
 8005914:	4602      	mov	r2, r0
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	1ad3      	subs	r3, r2, r3
 800591a:	f241 3288 	movw	r2, #5000	; 0x1388
 800591e:	4293      	cmp	r3, r2
 8005920:	d901      	bls.n	8005926 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8005922:	2303      	movs	r3, #3
 8005924:	e06e      	b.n	8005a04 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005926:	4b3a      	ldr	r3, [pc, #232]	; (8005a10 <HAL_RCC_ClockConfig+0x1f0>)
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	f003 020c 	and.w	r2, r3, #12
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	685b      	ldr	r3, [r3, #4]
 8005932:	009b      	lsls	r3, r3, #2
 8005934:	429a      	cmp	r2, r3
 8005936:	d1eb      	bne.n	8005910 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f003 0302 	and.w	r3, r3, #2
 8005940:	2b00      	cmp	r3, #0
 8005942:	d010      	beq.n	8005966 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	689a      	ldr	r2, [r3, #8]
 8005948:	4b31      	ldr	r3, [pc, #196]	; (8005a10 <HAL_RCC_ClockConfig+0x1f0>)
 800594a:	689b      	ldr	r3, [r3, #8]
 800594c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005950:	429a      	cmp	r2, r3
 8005952:	d208      	bcs.n	8005966 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005954:	4b2e      	ldr	r3, [pc, #184]	; (8005a10 <HAL_RCC_ClockConfig+0x1f0>)
 8005956:	689b      	ldr	r3, [r3, #8]
 8005958:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	689b      	ldr	r3, [r3, #8]
 8005960:	492b      	ldr	r1, [pc, #172]	; (8005a10 <HAL_RCC_ClockConfig+0x1f0>)
 8005962:	4313      	orrs	r3, r2
 8005964:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005966:	4b29      	ldr	r3, [pc, #164]	; (8005a0c <HAL_RCC_ClockConfig+0x1ec>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f003 0307 	and.w	r3, r3, #7
 800596e:	683a      	ldr	r2, [r7, #0]
 8005970:	429a      	cmp	r2, r3
 8005972:	d210      	bcs.n	8005996 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005974:	4b25      	ldr	r3, [pc, #148]	; (8005a0c <HAL_RCC_ClockConfig+0x1ec>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	f023 0207 	bic.w	r2, r3, #7
 800597c:	4923      	ldr	r1, [pc, #140]	; (8005a0c <HAL_RCC_ClockConfig+0x1ec>)
 800597e:	683b      	ldr	r3, [r7, #0]
 8005980:	4313      	orrs	r3, r2
 8005982:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005984:	4b21      	ldr	r3, [pc, #132]	; (8005a0c <HAL_RCC_ClockConfig+0x1ec>)
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f003 0307 	and.w	r3, r3, #7
 800598c:	683a      	ldr	r2, [r7, #0]
 800598e:	429a      	cmp	r2, r3
 8005990:	d001      	beq.n	8005996 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005992:	2301      	movs	r3, #1
 8005994:	e036      	b.n	8005a04 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	f003 0304 	and.w	r3, r3, #4
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d008      	beq.n	80059b4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80059a2:	4b1b      	ldr	r3, [pc, #108]	; (8005a10 <HAL_RCC_ClockConfig+0x1f0>)
 80059a4:	689b      	ldr	r3, [r3, #8]
 80059a6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	68db      	ldr	r3, [r3, #12]
 80059ae:	4918      	ldr	r1, [pc, #96]	; (8005a10 <HAL_RCC_ClockConfig+0x1f0>)
 80059b0:	4313      	orrs	r3, r2
 80059b2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	f003 0308 	and.w	r3, r3, #8
 80059bc:	2b00      	cmp	r3, #0
 80059be:	d009      	beq.n	80059d4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80059c0:	4b13      	ldr	r3, [pc, #76]	; (8005a10 <HAL_RCC_ClockConfig+0x1f0>)
 80059c2:	689b      	ldr	r3, [r3, #8]
 80059c4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	691b      	ldr	r3, [r3, #16]
 80059cc:	00db      	lsls	r3, r3, #3
 80059ce:	4910      	ldr	r1, [pc, #64]	; (8005a10 <HAL_RCC_ClockConfig+0x1f0>)
 80059d0:	4313      	orrs	r3, r2
 80059d2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80059d4:	f000 f824 	bl	8005a20 <HAL_RCC_GetSysClockFreq>
 80059d8:	4602      	mov	r2, r0
 80059da:	4b0d      	ldr	r3, [pc, #52]	; (8005a10 <HAL_RCC_ClockConfig+0x1f0>)
 80059dc:	689b      	ldr	r3, [r3, #8]
 80059de:	091b      	lsrs	r3, r3, #4
 80059e0:	f003 030f 	and.w	r3, r3, #15
 80059e4:	490b      	ldr	r1, [pc, #44]	; (8005a14 <HAL_RCC_ClockConfig+0x1f4>)
 80059e6:	5ccb      	ldrb	r3, [r1, r3]
 80059e8:	f003 031f 	and.w	r3, r3, #31
 80059ec:	fa22 f303 	lsr.w	r3, r2, r3
 80059f0:	4a09      	ldr	r2, [pc, #36]	; (8005a18 <HAL_RCC_ClockConfig+0x1f8>)
 80059f2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80059f4:	4b09      	ldr	r3, [pc, #36]	; (8005a1c <HAL_RCC_ClockConfig+0x1fc>)
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4618      	mov	r0, r3
 80059fa:	f7fc fe7d 	bl	80026f8 <HAL_InitTick>
 80059fe:	4603      	mov	r3, r0
 8005a00:	72fb      	strb	r3, [r7, #11]

  return status;
 8005a02:	7afb      	ldrb	r3, [r7, #11]
}
 8005a04:	4618      	mov	r0, r3
 8005a06:	3710      	adds	r7, #16
 8005a08:	46bd      	mov	sp, r7
 8005a0a:	bd80      	pop	{r7, pc}
 8005a0c:	40022000 	.word	0x40022000
 8005a10:	40021000 	.word	0x40021000
 8005a14:	0800a41c 	.word	0x0800a41c
 8005a18:	2000000c 	.word	0x2000000c
 8005a1c:	20000010 	.word	0x20000010

08005a20 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b089      	sub	sp, #36	; 0x24
 8005a24:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005a26:	2300      	movs	r3, #0
 8005a28:	61fb      	str	r3, [r7, #28]
 8005a2a:	2300      	movs	r3, #0
 8005a2c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005a2e:	4b3e      	ldr	r3, [pc, #248]	; (8005b28 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a30:	689b      	ldr	r3, [r3, #8]
 8005a32:	f003 030c 	and.w	r3, r3, #12
 8005a36:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005a38:	4b3b      	ldr	r3, [pc, #236]	; (8005b28 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a3a:	68db      	ldr	r3, [r3, #12]
 8005a3c:	f003 0303 	and.w	r3, r3, #3
 8005a40:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005a42:	693b      	ldr	r3, [r7, #16]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d005      	beq.n	8005a54 <HAL_RCC_GetSysClockFreq+0x34>
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	2b0c      	cmp	r3, #12
 8005a4c:	d121      	bne.n	8005a92 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d11e      	bne.n	8005a92 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005a54:	4b34      	ldr	r3, [pc, #208]	; (8005b28 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f003 0308 	and.w	r3, r3, #8
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d107      	bne.n	8005a70 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005a60:	4b31      	ldr	r3, [pc, #196]	; (8005b28 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a62:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005a66:	0a1b      	lsrs	r3, r3, #8
 8005a68:	f003 030f 	and.w	r3, r3, #15
 8005a6c:	61fb      	str	r3, [r7, #28]
 8005a6e:	e005      	b.n	8005a7c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005a70:	4b2d      	ldr	r3, [pc, #180]	; (8005b28 <HAL_RCC_GetSysClockFreq+0x108>)
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	091b      	lsrs	r3, r3, #4
 8005a76:	f003 030f 	and.w	r3, r3, #15
 8005a7a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8005a7c:	4a2b      	ldr	r2, [pc, #172]	; (8005b2c <HAL_RCC_GetSysClockFreq+0x10c>)
 8005a7e:	69fb      	ldr	r3, [r7, #28]
 8005a80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a84:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005a86:	693b      	ldr	r3, [r7, #16]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d10d      	bne.n	8005aa8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8005a8c:	69fb      	ldr	r3, [r7, #28]
 8005a8e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005a90:	e00a      	b.n	8005aa8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	2b04      	cmp	r3, #4
 8005a96:	d102      	bne.n	8005a9e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005a98:	4b25      	ldr	r3, [pc, #148]	; (8005b30 <HAL_RCC_GetSysClockFreq+0x110>)
 8005a9a:	61bb      	str	r3, [r7, #24]
 8005a9c:	e004      	b.n	8005aa8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8005a9e:	693b      	ldr	r3, [r7, #16]
 8005aa0:	2b08      	cmp	r3, #8
 8005aa2:	d101      	bne.n	8005aa8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005aa4:	4b23      	ldr	r3, [pc, #140]	; (8005b34 <HAL_RCC_GetSysClockFreq+0x114>)
 8005aa6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	2b0c      	cmp	r3, #12
 8005aac:	d134      	bne.n	8005b18 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005aae:	4b1e      	ldr	r3, [pc, #120]	; (8005b28 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ab0:	68db      	ldr	r3, [r3, #12]
 8005ab2:	f003 0303 	and.w	r3, r3, #3
 8005ab6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	2b02      	cmp	r3, #2
 8005abc:	d003      	beq.n	8005ac6 <HAL_RCC_GetSysClockFreq+0xa6>
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	2b03      	cmp	r3, #3
 8005ac2:	d003      	beq.n	8005acc <HAL_RCC_GetSysClockFreq+0xac>
 8005ac4:	e005      	b.n	8005ad2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005ac6:	4b1a      	ldr	r3, [pc, #104]	; (8005b30 <HAL_RCC_GetSysClockFreq+0x110>)
 8005ac8:	617b      	str	r3, [r7, #20]
      break;
 8005aca:	e005      	b.n	8005ad8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005acc:	4b19      	ldr	r3, [pc, #100]	; (8005b34 <HAL_RCC_GetSysClockFreq+0x114>)
 8005ace:	617b      	str	r3, [r7, #20]
      break;
 8005ad0:	e002      	b.n	8005ad8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005ad2:	69fb      	ldr	r3, [r7, #28]
 8005ad4:	617b      	str	r3, [r7, #20]
      break;
 8005ad6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005ad8:	4b13      	ldr	r3, [pc, #76]	; (8005b28 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ada:	68db      	ldr	r3, [r3, #12]
 8005adc:	091b      	lsrs	r3, r3, #4
 8005ade:	f003 0307 	and.w	r3, r3, #7
 8005ae2:	3301      	adds	r3, #1
 8005ae4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005ae6:	4b10      	ldr	r3, [pc, #64]	; (8005b28 <HAL_RCC_GetSysClockFreq+0x108>)
 8005ae8:	68db      	ldr	r3, [r3, #12]
 8005aea:	0a1b      	lsrs	r3, r3, #8
 8005aec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005af0:	697a      	ldr	r2, [r7, #20]
 8005af2:	fb03 f202 	mul.w	r2, r3, r2
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005afc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005afe:	4b0a      	ldr	r3, [pc, #40]	; (8005b28 <HAL_RCC_GetSysClockFreq+0x108>)
 8005b00:	68db      	ldr	r3, [r3, #12]
 8005b02:	0e5b      	lsrs	r3, r3, #25
 8005b04:	f003 0303 	and.w	r3, r3, #3
 8005b08:	3301      	adds	r3, #1
 8005b0a:	005b      	lsls	r3, r3, #1
 8005b0c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8005b0e:	697a      	ldr	r2, [r7, #20]
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b16:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005b18:	69bb      	ldr	r3, [r7, #24]
}
 8005b1a:	4618      	mov	r0, r3
 8005b1c:	3724      	adds	r7, #36	; 0x24
 8005b1e:	46bd      	mov	sp, r7
 8005b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b24:	4770      	bx	lr
 8005b26:	bf00      	nop
 8005b28:	40021000 	.word	0x40021000
 8005b2c:	0800a434 	.word	0x0800a434
 8005b30:	00f42400 	.word	0x00f42400
 8005b34:	007a1200 	.word	0x007a1200

08005b38 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b38:	b480      	push	{r7}
 8005b3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b3c:	4b03      	ldr	r3, [pc, #12]	; (8005b4c <HAL_RCC_GetHCLKFreq+0x14>)
 8005b3e:	681b      	ldr	r3, [r3, #0]
}
 8005b40:	4618      	mov	r0, r3
 8005b42:	46bd      	mov	sp, r7
 8005b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b48:	4770      	bx	lr
 8005b4a:	bf00      	nop
 8005b4c:	2000000c 	.word	0x2000000c

08005b50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005b54:	f7ff fff0 	bl	8005b38 <HAL_RCC_GetHCLKFreq>
 8005b58:	4602      	mov	r2, r0
 8005b5a:	4b06      	ldr	r3, [pc, #24]	; (8005b74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b5c:	689b      	ldr	r3, [r3, #8]
 8005b5e:	0a1b      	lsrs	r3, r3, #8
 8005b60:	f003 0307 	and.w	r3, r3, #7
 8005b64:	4904      	ldr	r1, [pc, #16]	; (8005b78 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005b66:	5ccb      	ldrb	r3, [r1, r3]
 8005b68:	f003 031f 	and.w	r3, r3, #31
 8005b6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	bd80      	pop	{r7, pc}
 8005b74:	40021000 	.word	0x40021000
 8005b78:	0800a42c 	.word	0x0800a42c

08005b7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005b80:	f7ff ffda 	bl	8005b38 <HAL_RCC_GetHCLKFreq>
 8005b84:	4602      	mov	r2, r0
 8005b86:	4b06      	ldr	r3, [pc, #24]	; (8005ba0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	0adb      	lsrs	r3, r3, #11
 8005b8c:	f003 0307 	and.w	r3, r3, #7
 8005b90:	4904      	ldr	r1, [pc, #16]	; (8005ba4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005b92:	5ccb      	ldrb	r3, [r1, r3]
 8005b94:	f003 031f 	and.w	r3, r3, #31
 8005b98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	bd80      	pop	{r7, pc}
 8005ba0:	40021000 	.word	0x40021000
 8005ba4:	0800a42c 	.word	0x0800a42c

08005ba8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b086      	sub	sp, #24
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005bb4:	4b2a      	ldr	r3, [pc, #168]	; (8005c60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005bb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d003      	beq.n	8005bc8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005bc0:	f7ff f9b6 	bl	8004f30 <HAL_PWREx_GetVoltageRange>
 8005bc4:	6178      	str	r0, [r7, #20]
 8005bc6:	e014      	b.n	8005bf2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005bc8:	4b25      	ldr	r3, [pc, #148]	; (8005c60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005bca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bcc:	4a24      	ldr	r2, [pc, #144]	; (8005c60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005bce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bd2:	6593      	str	r3, [r2, #88]	; 0x58
 8005bd4:	4b22      	ldr	r3, [pc, #136]	; (8005c60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005bd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005bdc:	60fb      	str	r3, [r7, #12]
 8005bde:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005be0:	f7ff f9a6 	bl	8004f30 <HAL_PWREx_GetVoltageRange>
 8005be4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005be6:	4b1e      	ldr	r3, [pc, #120]	; (8005c60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bea:	4a1d      	ldr	r2, [pc, #116]	; (8005c60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005bec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005bf0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005bf2:	697b      	ldr	r3, [r7, #20]
 8005bf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005bf8:	d10b      	bne.n	8005c12 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	2b80      	cmp	r3, #128	; 0x80
 8005bfe:	d919      	bls.n	8005c34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2ba0      	cmp	r3, #160	; 0xa0
 8005c04:	d902      	bls.n	8005c0c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005c06:	2302      	movs	r3, #2
 8005c08:	613b      	str	r3, [r7, #16]
 8005c0a:	e013      	b.n	8005c34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005c0c:	2301      	movs	r3, #1
 8005c0e:	613b      	str	r3, [r7, #16]
 8005c10:	e010      	b.n	8005c34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2b80      	cmp	r3, #128	; 0x80
 8005c16:	d902      	bls.n	8005c1e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005c18:	2303      	movs	r3, #3
 8005c1a:	613b      	str	r3, [r7, #16]
 8005c1c:	e00a      	b.n	8005c34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	2b80      	cmp	r3, #128	; 0x80
 8005c22:	d102      	bne.n	8005c2a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005c24:	2302      	movs	r3, #2
 8005c26:	613b      	str	r3, [r7, #16]
 8005c28:	e004      	b.n	8005c34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	2b70      	cmp	r3, #112	; 0x70
 8005c2e:	d101      	bne.n	8005c34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005c30:	2301      	movs	r3, #1
 8005c32:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005c34:	4b0b      	ldr	r3, [pc, #44]	; (8005c64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	f023 0207 	bic.w	r2, r3, #7
 8005c3c:	4909      	ldr	r1, [pc, #36]	; (8005c64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005c3e:	693b      	ldr	r3, [r7, #16]
 8005c40:	4313      	orrs	r3, r2
 8005c42:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005c44:	4b07      	ldr	r3, [pc, #28]	; (8005c64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f003 0307 	and.w	r3, r3, #7
 8005c4c:	693a      	ldr	r2, [r7, #16]
 8005c4e:	429a      	cmp	r2, r3
 8005c50:	d001      	beq.n	8005c56 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005c52:	2301      	movs	r3, #1
 8005c54:	e000      	b.n	8005c58 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005c56:	2300      	movs	r3, #0
}
 8005c58:	4618      	mov	r0, r3
 8005c5a:	3718      	adds	r7, #24
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bd80      	pop	{r7, pc}
 8005c60:	40021000 	.word	0x40021000
 8005c64:	40022000 	.word	0x40022000

08005c68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b086      	sub	sp, #24
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005c70:	2300      	movs	r3, #0
 8005c72:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005c74:	2300      	movs	r3, #0
 8005c76:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d031      	beq.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c88:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005c8c:	d01a      	beq.n	8005cc4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8005c8e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005c92:	d814      	bhi.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x56>
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d009      	beq.n	8005cac <HAL_RCCEx_PeriphCLKConfig+0x44>
 8005c98:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005c9c:	d10f      	bne.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8005c9e:	4b5d      	ldr	r3, [pc, #372]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005ca0:	68db      	ldr	r3, [r3, #12]
 8005ca2:	4a5c      	ldr	r2, [pc, #368]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005ca4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ca8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005caa:	e00c      	b.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	3304      	adds	r3, #4
 8005cb0:	2100      	movs	r1, #0
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f000 f9de 	bl	8006074 <RCCEx_PLLSAI1_Config>
 8005cb8:	4603      	mov	r3, r0
 8005cba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005cbc:	e003      	b.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	74fb      	strb	r3, [r7, #19]
      break;
 8005cc2:	e000      	b.n	8005cc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8005cc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005cc6:	7cfb      	ldrb	r3, [r7, #19]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d10b      	bne.n	8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005ccc:	4b51      	ldr	r3, [pc, #324]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cd2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cda:	494e      	ldr	r1, [pc, #312]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005ce2:	e001      	b.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005ce4:	7cfb      	ldrb	r3, [r7, #19]
 8005ce6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	f000 809e 	beq.w	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005cfa:	4b46      	ldr	r3, [pc, #280]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005cfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d101      	bne.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8005d06:	2301      	movs	r3, #1
 8005d08:	e000      	b.n	8005d0c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d00d      	beq.n	8005d2c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d10:	4b40      	ldr	r3, [pc, #256]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d14:	4a3f      	ldr	r2, [pc, #252]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005d16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d1a:	6593      	str	r3, [r2, #88]	; 0x58
 8005d1c:	4b3d      	ldr	r3, [pc, #244]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005d1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d24:	60bb      	str	r3, [r7, #8]
 8005d26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d28:	2301      	movs	r3, #1
 8005d2a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005d2c:	4b3a      	ldr	r3, [pc, #232]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	4a39      	ldr	r2, [pc, #228]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005d32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d36:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005d38:	f7fc fd2e 	bl	8002798 <HAL_GetTick>
 8005d3c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005d3e:	e009      	b.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d40:	f7fc fd2a 	bl	8002798 <HAL_GetTick>
 8005d44:	4602      	mov	r2, r0
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	1ad3      	subs	r3, r2, r3
 8005d4a:	2b02      	cmp	r3, #2
 8005d4c:	d902      	bls.n	8005d54 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8005d4e:	2303      	movs	r3, #3
 8005d50:	74fb      	strb	r3, [r7, #19]
        break;
 8005d52:	e005      	b.n	8005d60 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005d54:	4b30      	ldr	r3, [pc, #192]	; (8005e18 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d0ef      	beq.n	8005d40 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8005d60:	7cfb      	ldrb	r3, [r7, #19]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d15a      	bne.n	8005e1c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005d66:	4b2b      	ldr	r3, [pc, #172]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005d70:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005d72:	697b      	ldr	r3, [r7, #20]
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d01e      	beq.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d7c:	697a      	ldr	r2, [r7, #20]
 8005d7e:	429a      	cmp	r2, r3
 8005d80:	d019      	beq.n	8005db6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005d82:	4b24      	ldr	r3, [pc, #144]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d8c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005d8e:	4b21      	ldr	r3, [pc, #132]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d94:	4a1f      	ldr	r2, [pc, #124]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005d96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005d9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005d9e:	4b1d      	ldr	r3, [pc, #116]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005da4:	4a1b      	ldr	r2, [pc, #108]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005da6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005daa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005dae:	4a19      	ldr	r2, [pc, #100]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005db0:	697b      	ldr	r3, [r7, #20]
 8005db2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005db6:	697b      	ldr	r3, [r7, #20]
 8005db8:	f003 0301 	and.w	r3, r3, #1
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d016      	beq.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dc0:	f7fc fcea 	bl	8002798 <HAL_GetTick>
 8005dc4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005dc6:	e00b      	b.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dc8:	f7fc fce6 	bl	8002798 <HAL_GetTick>
 8005dcc:	4602      	mov	r2, r0
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	1ad3      	subs	r3, r2, r3
 8005dd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d902      	bls.n	8005de0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8005dda:	2303      	movs	r3, #3
 8005ddc:	74fb      	strb	r3, [r7, #19]
            break;
 8005dde:	e006      	b.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005de0:	4b0c      	ldr	r3, [pc, #48]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005de6:	f003 0302 	and.w	r3, r3, #2
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d0ec      	beq.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8005dee:	7cfb      	ldrb	r3, [r7, #19]
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d10b      	bne.n	8005e0c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005df4:	4b07      	ldr	r3, [pc, #28]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dfa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005e02:	4904      	ldr	r1, [pc, #16]	; (8005e14 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005e04:	4313      	orrs	r3, r2
 8005e06:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005e0a:	e009      	b.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005e0c:	7cfb      	ldrb	r3, [r7, #19]
 8005e0e:	74bb      	strb	r3, [r7, #18]
 8005e10:	e006      	b.n	8005e20 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8005e12:	bf00      	nop
 8005e14:	40021000 	.word	0x40021000
 8005e18:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005e1c:	7cfb      	ldrb	r3, [r7, #19]
 8005e1e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005e20:	7c7b      	ldrb	r3, [r7, #17]
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d105      	bne.n	8005e32 <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e26:	4b8a      	ldr	r3, [pc, #552]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005e28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e2a:	4a89      	ldr	r2, [pc, #548]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005e2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e30:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	f003 0301 	and.w	r3, r3, #1
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d00a      	beq.n	8005e54 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005e3e:	4b84      	ldr	r3, [pc, #528]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005e40:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e44:	f023 0203 	bic.w	r2, r3, #3
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	6a1b      	ldr	r3, [r3, #32]
 8005e4c:	4980      	ldr	r1, [pc, #512]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005e4e:	4313      	orrs	r3, r2
 8005e50:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	f003 0302 	and.w	r3, r3, #2
 8005e5c:	2b00      	cmp	r3, #0
 8005e5e:	d00a      	beq.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005e60:	4b7b      	ldr	r3, [pc, #492]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005e62:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e66:	f023 020c 	bic.w	r2, r3, #12
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e6e:	4978      	ldr	r1, [pc, #480]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005e70:	4313      	orrs	r3, r2
 8005e72:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f003 0320 	and.w	r3, r3, #32
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d00a      	beq.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005e82:	4b73      	ldr	r3, [pc, #460]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005e84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e88:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e90:	496f      	ldr	r1, [pc, #444]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005e92:	4313      	orrs	r3, r2
 8005e94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d00a      	beq.n	8005eba <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005ea4:	4b6a      	ldr	r3, [pc, #424]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005eaa:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005eb2:	4967      	ldr	r1, [pc, #412]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00a      	beq.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005ec6:	4b62      	ldr	r3, [pc, #392]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005ec8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ecc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ed4:	495e      	ldr	r1, [pc, #376]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005ed6:	4313      	orrs	r3, r2
 8005ed8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d00a      	beq.n	8005efe <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005ee8:	4b59      	ldr	r3, [pc, #356]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005eee:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ef6:	4956      	ldr	r1, [pc, #344]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d00a      	beq.n	8005f20 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005f0a:	4b51      	ldr	r3, [pc, #324]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005f0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f10:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f18:	494d      	ldr	r1, [pc, #308]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005f1a:	4313      	orrs	r3, r2
 8005f1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005f28:	2b00      	cmp	r3, #0
 8005f2a:	d028      	beq.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005f2c:	4b48      	ldr	r3, [pc, #288]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f32:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f3a:	4945      	ldr	r1, [pc, #276]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005f3c:	4313      	orrs	r3, r2
 8005f3e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f46:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005f4a:	d106      	bne.n	8005f5a <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f4c:	4b40      	ldr	r3, [pc, #256]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005f4e:	68db      	ldr	r3, [r3, #12]
 8005f50:	4a3f      	ldr	r2, [pc, #252]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005f52:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005f56:	60d3      	str	r3, [r2, #12]
 8005f58:	e011      	b.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f5e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005f62:	d10c      	bne.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	3304      	adds	r3, #4
 8005f68:	2101      	movs	r1, #1
 8005f6a:	4618      	mov	r0, r3
 8005f6c:	f000 f882 	bl	8006074 <RCCEx_PLLSAI1_Config>
 8005f70:	4603      	mov	r3, r0
 8005f72:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005f74:	7cfb      	ldrb	r3, [r7, #19]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d001      	beq.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8005f7a:	7cfb      	ldrb	r3, [r7, #19]
 8005f7c:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d028      	beq.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005f8a:	4b31      	ldr	r3, [pc, #196]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005f8c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f90:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f98:	492d      	ldr	r1, [pc, #180]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005f9a:	4313      	orrs	r3, r2
 8005f9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fa4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005fa8:	d106      	bne.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005faa:	4b29      	ldr	r3, [pc, #164]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005fac:	68db      	ldr	r3, [r3, #12]
 8005fae:	4a28      	ldr	r2, [pc, #160]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005fb0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005fb4:	60d3      	str	r3, [r2, #12]
 8005fb6:	e011      	b.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fbc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005fc0:	d10c      	bne.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	3304      	adds	r3, #4
 8005fc6:	2101      	movs	r1, #1
 8005fc8:	4618      	mov	r0, r3
 8005fca:	f000 f853 	bl	8006074 <RCCEx_PLLSAI1_Config>
 8005fce:	4603      	mov	r3, r0
 8005fd0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005fd2:	7cfb      	ldrb	r3, [r7, #19]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d001      	beq.n	8005fdc <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8005fd8:	7cfb      	ldrb	r3, [r7, #19]
 8005fda:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d01c      	beq.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005fe8:	4b19      	ldr	r3, [pc, #100]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005fea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fee:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005ff6:	4916      	ldr	r1, [pc, #88]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005ff8:	4313      	orrs	r3, r2
 8005ffa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006002:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006006:	d10c      	bne.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	3304      	adds	r3, #4
 800600c:	2102      	movs	r1, #2
 800600e:	4618      	mov	r0, r3
 8006010:	f000 f830 	bl	8006074 <RCCEx_PLLSAI1_Config>
 8006014:	4603      	mov	r3, r0
 8006016:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006018:	7cfb      	ldrb	r3, [r7, #19]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d001      	beq.n	8006022 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800601e:	7cfb      	ldrb	r3, [r7, #19]
 8006020:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800602a:	2b00      	cmp	r3, #0
 800602c:	d00a      	beq.n	8006044 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800602e:	4b08      	ldr	r3, [pc, #32]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8006030:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006034:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800603c:	4904      	ldr	r1, [pc, #16]	; (8006050 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800603e:	4313      	orrs	r3, r2
 8006040:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006044:	7cbb      	ldrb	r3, [r7, #18]
}
 8006046:	4618      	mov	r0, r3
 8006048:	3718      	adds	r7, #24
 800604a:	46bd      	mov	sp, r7
 800604c:	bd80      	pop	{r7, pc}
 800604e:	bf00      	nop
 8006050:	40021000 	.word	0x40021000

08006054 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8006054:	b480      	push	{r7}
 8006056:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8006058:	4b05      	ldr	r3, [pc, #20]	; (8006070 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a04      	ldr	r2, [pc, #16]	; (8006070 <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800605e:	f043 0304 	orr.w	r3, r3, #4
 8006062:	6013      	str	r3, [r2, #0]
}
 8006064:	bf00      	nop
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	40021000 	.word	0x40021000

08006074 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006074:	b580      	push	{r7, lr}
 8006076:	b084      	sub	sp, #16
 8006078:	af00      	add	r7, sp, #0
 800607a:	6078      	str	r0, [r7, #4]
 800607c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800607e:	2300      	movs	r3, #0
 8006080:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006082:	4b74      	ldr	r3, [pc, #464]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006084:	68db      	ldr	r3, [r3, #12]
 8006086:	f003 0303 	and.w	r3, r3, #3
 800608a:	2b00      	cmp	r3, #0
 800608c:	d018      	beq.n	80060c0 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800608e:	4b71      	ldr	r3, [pc, #452]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006090:	68db      	ldr	r3, [r3, #12]
 8006092:	f003 0203 	and.w	r2, r3, #3
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	429a      	cmp	r2, r3
 800609c:	d10d      	bne.n	80060ba <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
       ||
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d009      	beq.n	80060ba <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80060a6:	4b6b      	ldr	r3, [pc, #428]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 80060a8:	68db      	ldr	r3, [r3, #12]
 80060aa:	091b      	lsrs	r3, r3, #4
 80060ac:	f003 0307 	and.w	r3, r3, #7
 80060b0:	1c5a      	adds	r2, r3, #1
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	685b      	ldr	r3, [r3, #4]
       ||
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d047      	beq.n	800614a <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80060ba:	2301      	movs	r3, #1
 80060bc:	73fb      	strb	r3, [r7, #15]
 80060be:	e044      	b.n	800614a <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	2b03      	cmp	r3, #3
 80060c6:	d018      	beq.n	80060fa <RCCEx_PLLSAI1_Config+0x86>
 80060c8:	2b03      	cmp	r3, #3
 80060ca:	d825      	bhi.n	8006118 <RCCEx_PLLSAI1_Config+0xa4>
 80060cc:	2b01      	cmp	r3, #1
 80060ce:	d002      	beq.n	80060d6 <RCCEx_PLLSAI1_Config+0x62>
 80060d0:	2b02      	cmp	r3, #2
 80060d2:	d009      	beq.n	80060e8 <RCCEx_PLLSAI1_Config+0x74>
 80060d4:	e020      	b.n	8006118 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80060d6:	4b5f      	ldr	r3, [pc, #380]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f003 0302 	and.w	r3, r3, #2
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d11d      	bne.n	800611e <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80060e2:	2301      	movs	r3, #1
 80060e4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060e6:	e01a      	b.n	800611e <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80060e8:	4b5a      	ldr	r3, [pc, #360]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d116      	bne.n	8006122 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80060f4:	2301      	movs	r3, #1
 80060f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80060f8:	e013      	b.n	8006122 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80060fa:	4b56      	ldr	r3, [pc, #344]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006102:	2b00      	cmp	r3, #0
 8006104:	d10f      	bne.n	8006126 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006106:	4b53      	ldr	r3, [pc, #332]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800610e:	2b00      	cmp	r3, #0
 8006110:	d109      	bne.n	8006126 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006116:	e006      	b.n	8006126 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	73fb      	strb	r3, [r7, #15]
      break;
 800611c:	e004      	b.n	8006128 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800611e:	bf00      	nop
 8006120:	e002      	b.n	8006128 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006122:	bf00      	nop
 8006124:	e000      	b.n	8006128 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006126:	bf00      	nop
    }

    if(status == HAL_OK)
 8006128:	7bfb      	ldrb	r3, [r7, #15]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d10d      	bne.n	800614a <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800612e:	4b49      	ldr	r3, [pc, #292]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006130:	68db      	ldr	r3, [r3, #12]
 8006132:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6819      	ldr	r1, [r3, #0]
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	685b      	ldr	r3, [r3, #4]
 800613e:	3b01      	subs	r3, #1
 8006140:	011b      	lsls	r3, r3, #4
 8006142:	430b      	orrs	r3, r1
 8006144:	4943      	ldr	r1, [pc, #268]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006146:	4313      	orrs	r3, r2
 8006148:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800614a:	7bfb      	ldrb	r3, [r7, #15]
 800614c:	2b00      	cmp	r3, #0
 800614e:	d17c      	bne.n	800624a <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006150:	4b40      	ldr	r3, [pc, #256]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a3f      	ldr	r2, [pc, #252]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006156:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800615a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800615c:	f7fc fb1c 	bl	8002798 <HAL_GetTick>
 8006160:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006162:	e009      	b.n	8006178 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006164:	f7fc fb18 	bl	8002798 <HAL_GetTick>
 8006168:	4602      	mov	r2, r0
 800616a:	68bb      	ldr	r3, [r7, #8]
 800616c:	1ad3      	subs	r3, r2, r3
 800616e:	2b02      	cmp	r3, #2
 8006170:	d902      	bls.n	8006178 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006172:	2303      	movs	r3, #3
 8006174:	73fb      	strb	r3, [r7, #15]
        break;
 8006176:	e005      	b.n	8006184 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006178:	4b36      	ldr	r3, [pc, #216]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006180:	2b00      	cmp	r3, #0
 8006182:	d1ef      	bne.n	8006164 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006184:	7bfb      	ldrb	r3, [r7, #15]
 8006186:	2b00      	cmp	r3, #0
 8006188:	d15f      	bne.n	800624a <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800618a:	683b      	ldr	r3, [r7, #0]
 800618c:	2b00      	cmp	r3, #0
 800618e:	d110      	bne.n	80061b2 <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006190:	4b30      	ldr	r3, [pc, #192]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006192:	691b      	ldr	r3, [r3, #16]
 8006194:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8006198:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800619c:	687a      	ldr	r2, [r7, #4]
 800619e:	6892      	ldr	r2, [r2, #8]
 80061a0:	0211      	lsls	r1, r2, #8
 80061a2:	687a      	ldr	r2, [r7, #4]
 80061a4:	68d2      	ldr	r2, [r2, #12]
 80061a6:	06d2      	lsls	r2, r2, #27
 80061a8:	430a      	orrs	r2, r1
 80061aa:	492a      	ldr	r1, [pc, #168]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 80061ac:	4313      	orrs	r3, r2
 80061ae:	610b      	str	r3, [r1, #16]
 80061b0:	e027      	b.n	8006202 <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	d112      	bne.n	80061de <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80061b8:	4b26      	ldr	r3, [pc, #152]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 80061ba:	691b      	ldr	r3, [r3, #16]
 80061bc:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80061c0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80061c4:	687a      	ldr	r2, [r7, #4]
 80061c6:	6892      	ldr	r2, [r2, #8]
 80061c8:	0211      	lsls	r1, r2, #8
 80061ca:	687a      	ldr	r2, [r7, #4]
 80061cc:	6912      	ldr	r2, [r2, #16]
 80061ce:	0852      	lsrs	r2, r2, #1
 80061d0:	3a01      	subs	r2, #1
 80061d2:	0552      	lsls	r2, r2, #21
 80061d4:	430a      	orrs	r2, r1
 80061d6:	491f      	ldr	r1, [pc, #124]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 80061d8:	4313      	orrs	r3, r2
 80061da:	610b      	str	r3, [r1, #16]
 80061dc:	e011      	b.n	8006202 <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80061de:	4b1d      	ldr	r3, [pc, #116]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 80061e0:	691b      	ldr	r3, [r3, #16]
 80061e2:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80061e6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80061ea:	687a      	ldr	r2, [r7, #4]
 80061ec:	6892      	ldr	r2, [r2, #8]
 80061ee:	0211      	lsls	r1, r2, #8
 80061f0:	687a      	ldr	r2, [r7, #4]
 80061f2:	6952      	ldr	r2, [r2, #20]
 80061f4:	0852      	lsrs	r2, r2, #1
 80061f6:	3a01      	subs	r2, #1
 80061f8:	0652      	lsls	r2, r2, #25
 80061fa:	430a      	orrs	r2, r1
 80061fc:	4915      	ldr	r1, [pc, #84]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 80061fe:	4313      	orrs	r3, r2
 8006200:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006202:	4b14      	ldr	r3, [pc, #80]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a13      	ldr	r2, [pc, #76]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006208:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800620c:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800620e:	f7fc fac3 	bl	8002798 <HAL_GetTick>
 8006212:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006214:	e009      	b.n	800622a <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006216:	f7fc fabf 	bl	8002798 <HAL_GetTick>
 800621a:	4602      	mov	r2, r0
 800621c:	68bb      	ldr	r3, [r7, #8]
 800621e:	1ad3      	subs	r3, r2, r3
 8006220:	2b02      	cmp	r3, #2
 8006222:	d902      	bls.n	800622a <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8006224:	2303      	movs	r3, #3
 8006226:	73fb      	strb	r3, [r7, #15]
          break;
 8006228:	e005      	b.n	8006236 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800622a:	4b0a      	ldr	r3, [pc, #40]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006232:	2b00      	cmp	r3, #0
 8006234:	d0ef      	beq.n	8006216 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8006236:	7bfb      	ldrb	r3, [r7, #15]
 8006238:	2b00      	cmp	r3, #0
 800623a:	d106      	bne.n	800624a <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800623c:	4b05      	ldr	r3, [pc, #20]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 800623e:	691a      	ldr	r2, [r3, #16]
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	699b      	ldr	r3, [r3, #24]
 8006244:	4903      	ldr	r1, [pc, #12]	; (8006254 <RCCEx_PLLSAI1_Config+0x1e0>)
 8006246:	4313      	orrs	r3, r2
 8006248:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800624a:	7bfb      	ldrb	r3, [r7, #15]
}
 800624c:	4618      	mov	r0, r3
 800624e:	3710      	adds	r7, #16
 8006250:	46bd      	mov	sp, r7
 8006252:	bd80      	pop	{r7, pc}
 8006254:	40021000 	.word	0x40021000

08006258 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006258:	b580      	push	{r7, lr}
 800625a:	b082      	sub	sp, #8
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d101      	bne.n	800626a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006266:	2301      	movs	r3, #1
 8006268:	e049      	b.n	80062fe <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006270:	b2db      	uxtb	r3, r3
 8006272:	2b00      	cmp	r3, #0
 8006274:	d106      	bne.n	8006284 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2200      	movs	r2, #0
 800627a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800627e:	6878      	ldr	r0, [r7, #4]
 8006280:	f7fb feda 	bl	8002038 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	2202      	movs	r2, #2
 8006288:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681a      	ldr	r2, [r3, #0]
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	3304      	adds	r3, #4
 8006294:	4619      	mov	r1, r3
 8006296:	4610      	mov	r0, r2
 8006298:	f000 fae6 	bl	8006868 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	2201      	movs	r2, #1
 80062a0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	2201      	movs	r2, #1
 80062a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2201      	movs	r2, #1
 80062b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	2201      	movs	r2, #1
 80062b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	2201      	movs	r2, #1
 80062c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	2201      	movs	r2, #1
 80062c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2201      	movs	r2, #1
 80062d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	2201      	movs	r2, #1
 80062d8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	2201      	movs	r2, #1
 80062e0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2201      	movs	r2, #1
 80062e8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	2201      	movs	r2, #1
 80062f0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	2201      	movs	r2, #1
 80062f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80062fc:	2300      	movs	r3, #0
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3708      	adds	r7, #8
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
	...

08006308 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006308:	b480      	push	{r7}
 800630a:	b085      	sub	sp, #20
 800630c:	af00      	add	r7, sp, #0
 800630e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006316:	b2db      	uxtb	r3, r3
 8006318:	2b01      	cmp	r3, #1
 800631a:	d001      	beq.n	8006320 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800631c:	2301      	movs	r3, #1
 800631e:	e033      	b.n	8006388 <HAL_TIM_Base_Start+0x80>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2202      	movs	r2, #2
 8006324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a19      	ldr	r2, [pc, #100]	; (8006394 <HAL_TIM_Base_Start+0x8c>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d009      	beq.n	8006346 <HAL_TIM_Base_Start+0x3e>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800633a:	d004      	beq.n	8006346 <HAL_TIM_Base_Start+0x3e>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a15      	ldr	r2, [pc, #84]	; (8006398 <HAL_TIM_Base_Start+0x90>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d115      	bne.n	8006372 <HAL_TIM_Base_Start+0x6a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	689a      	ldr	r2, [r3, #8]
 800634c:	4b13      	ldr	r3, [pc, #76]	; (800639c <HAL_TIM_Base_Start+0x94>)
 800634e:	4013      	ands	r3, r2
 8006350:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2b06      	cmp	r3, #6
 8006356:	d015      	beq.n	8006384 <HAL_TIM_Base_Start+0x7c>
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800635e:	d011      	beq.n	8006384 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	681a      	ldr	r2, [r3, #0]
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f042 0201 	orr.w	r2, r2, #1
 800636e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006370:	e008      	b.n	8006384 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	681a      	ldr	r2, [r3, #0]
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f042 0201 	orr.w	r2, r2, #1
 8006380:	601a      	str	r2, [r3, #0]
 8006382:	e000      	b.n	8006386 <HAL_TIM_Base_Start+0x7e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006384:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006386:	2300      	movs	r3, #0
}
 8006388:	4618      	mov	r0, r3
 800638a:	3714      	adds	r7, #20
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr
 8006394:	40012c00 	.word	0x40012c00
 8006398:	40014000 	.word	0x40014000
 800639c:	00010007 	.word	0x00010007

080063a0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80063a0:	b480      	push	{r7}
 80063a2:	b085      	sub	sp, #20
 80063a4:	af00      	add	r7, sp, #0
 80063a6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063ae:	b2db      	uxtb	r3, r3
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d001      	beq.n	80063b8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80063b4:	2301      	movs	r3, #1
 80063b6:	e03b      	b.n	8006430 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2202      	movs	r2, #2
 80063bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	68da      	ldr	r2, [r3, #12]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f042 0201 	orr.w	r2, r2, #1
 80063ce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	4a19      	ldr	r2, [pc, #100]	; (800643c <HAL_TIM_Base_Start_IT+0x9c>)
 80063d6:	4293      	cmp	r3, r2
 80063d8:	d009      	beq.n	80063ee <HAL_TIM_Base_Start_IT+0x4e>
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80063e2:	d004      	beq.n	80063ee <HAL_TIM_Base_Start_IT+0x4e>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4a15      	ldr	r2, [pc, #84]	; (8006440 <HAL_TIM_Base_Start_IT+0xa0>)
 80063ea:	4293      	cmp	r3, r2
 80063ec:	d115      	bne.n	800641a <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	689a      	ldr	r2, [r3, #8]
 80063f4:	4b13      	ldr	r3, [pc, #76]	; (8006444 <HAL_TIM_Base_Start_IT+0xa4>)
 80063f6:	4013      	ands	r3, r2
 80063f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2b06      	cmp	r3, #6
 80063fe:	d015      	beq.n	800642c <HAL_TIM_Base_Start_IT+0x8c>
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006406:	d011      	beq.n	800642c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	681a      	ldr	r2, [r3, #0]
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	f042 0201 	orr.w	r2, r2, #1
 8006416:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006418:	e008      	b.n	800642c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	f042 0201 	orr.w	r2, r2, #1
 8006428:	601a      	str	r2, [r3, #0]
 800642a:	e000      	b.n	800642e <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800642c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800642e:	2300      	movs	r3, #0
}
 8006430:	4618      	mov	r0, r3
 8006432:	3714      	adds	r7, #20
 8006434:	46bd      	mov	sp, r7
 8006436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800643a:	4770      	bx	lr
 800643c:	40012c00 	.word	0x40012c00
 8006440:	40014000 	.word	0x40014000
 8006444:	00010007 	.word	0x00010007

08006448 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b082      	sub	sp, #8
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	691b      	ldr	r3, [r3, #16]
 8006456:	f003 0302 	and.w	r3, r3, #2
 800645a:	2b02      	cmp	r3, #2
 800645c:	d122      	bne.n	80064a4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	68db      	ldr	r3, [r3, #12]
 8006464:	f003 0302 	and.w	r3, r3, #2
 8006468:	2b02      	cmp	r3, #2
 800646a:	d11b      	bne.n	80064a4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	f06f 0202 	mvn.w	r2, #2
 8006474:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	2201      	movs	r2, #1
 800647a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	699b      	ldr	r3, [r3, #24]
 8006482:	f003 0303 	and.w	r3, r3, #3
 8006486:	2b00      	cmp	r3, #0
 8006488:	d003      	beq.n	8006492 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800648a:	6878      	ldr	r0, [r7, #4]
 800648c:	f000 f9ce 	bl	800682c <HAL_TIM_IC_CaptureCallback>
 8006490:	e005      	b.n	800649e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f000 f9c0 	bl	8006818 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006498:	6878      	ldr	r0, [r7, #4]
 800649a:	f000 f9d1 	bl	8006840 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2200      	movs	r2, #0
 80064a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	691b      	ldr	r3, [r3, #16]
 80064aa:	f003 0304 	and.w	r3, r3, #4
 80064ae:	2b04      	cmp	r3, #4
 80064b0:	d122      	bne.n	80064f8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	68db      	ldr	r3, [r3, #12]
 80064b8:	f003 0304 	and.w	r3, r3, #4
 80064bc:	2b04      	cmp	r3, #4
 80064be:	d11b      	bne.n	80064f8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f06f 0204 	mvn.w	r2, #4
 80064c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	2202      	movs	r2, #2
 80064ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	699b      	ldr	r3, [r3, #24]
 80064d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d003      	beq.n	80064e6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064de:	6878      	ldr	r0, [r7, #4]
 80064e0:	f000 f9a4 	bl	800682c <HAL_TIM_IC_CaptureCallback>
 80064e4:	e005      	b.n	80064f2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064e6:	6878      	ldr	r0, [r7, #4]
 80064e8:	f000 f996 	bl	8006818 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064ec:	6878      	ldr	r0, [r7, #4]
 80064ee:	f000 f9a7 	bl	8006840 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	691b      	ldr	r3, [r3, #16]
 80064fe:	f003 0308 	and.w	r3, r3, #8
 8006502:	2b08      	cmp	r3, #8
 8006504:	d122      	bne.n	800654c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	f003 0308 	and.w	r3, r3, #8
 8006510:	2b08      	cmp	r3, #8
 8006512:	d11b      	bne.n	800654c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f06f 0208 	mvn.w	r2, #8
 800651c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	2204      	movs	r2, #4
 8006522:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	69db      	ldr	r3, [r3, #28]
 800652a:	f003 0303 	and.w	r3, r3, #3
 800652e:	2b00      	cmp	r3, #0
 8006530:	d003      	beq.n	800653a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f000 f97a 	bl	800682c <HAL_TIM_IC_CaptureCallback>
 8006538:	e005      	b.n	8006546 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800653a:	6878      	ldr	r0, [r7, #4]
 800653c:	f000 f96c 	bl	8006818 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006540:	6878      	ldr	r0, [r7, #4]
 8006542:	f000 f97d 	bl	8006840 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2200      	movs	r2, #0
 800654a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	691b      	ldr	r3, [r3, #16]
 8006552:	f003 0310 	and.w	r3, r3, #16
 8006556:	2b10      	cmp	r3, #16
 8006558:	d122      	bne.n	80065a0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	68db      	ldr	r3, [r3, #12]
 8006560:	f003 0310 	and.w	r3, r3, #16
 8006564:	2b10      	cmp	r3, #16
 8006566:	d11b      	bne.n	80065a0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f06f 0210 	mvn.w	r2, #16
 8006570:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	2208      	movs	r2, #8
 8006576:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	69db      	ldr	r3, [r3, #28]
 800657e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006582:	2b00      	cmp	r3, #0
 8006584:	d003      	beq.n	800658e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006586:	6878      	ldr	r0, [r7, #4]
 8006588:	f000 f950 	bl	800682c <HAL_TIM_IC_CaptureCallback>
 800658c:	e005      	b.n	800659a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800658e:	6878      	ldr	r0, [r7, #4]
 8006590:	f000 f942 	bl	8006818 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006594:	6878      	ldr	r0, [r7, #4]
 8006596:	f000 f953 	bl	8006840 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2200      	movs	r2, #0
 800659e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	691b      	ldr	r3, [r3, #16]
 80065a6:	f003 0301 	and.w	r3, r3, #1
 80065aa:	2b01      	cmp	r3, #1
 80065ac:	d10e      	bne.n	80065cc <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	68db      	ldr	r3, [r3, #12]
 80065b4:	f003 0301 	and.w	r3, r3, #1
 80065b8:	2b01      	cmp	r3, #1
 80065ba:	d107      	bne.n	80065cc <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	f06f 0201 	mvn.w	r2, #1
 80065c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f7fb fe08 	bl	80021dc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	691b      	ldr	r3, [r3, #16]
 80065d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065d6:	2b80      	cmp	r3, #128	; 0x80
 80065d8:	d10e      	bne.n	80065f8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80065e4:	2b80      	cmp	r3, #128	; 0x80
 80065e6:	d107      	bne.n	80065f8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80065f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80065f2:	6878      	ldr	r0, [r7, #4]
 80065f4:	f000 faa6 	bl	8006b44 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	691b      	ldr	r3, [r3, #16]
 80065fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006602:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006606:	d10e      	bne.n	8006626 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	68db      	ldr	r3, [r3, #12]
 800660e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006612:	2b80      	cmp	r3, #128	; 0x80
 8006614:	d107      	bne.n	8006626 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800661e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006620:	6878      	ldr	r0, [r7, #4]
 8006622:	f000 fa99 	bl	8006b58 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	691b      	ldr	r3, [r3, #16]
 800662c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006630:	2b40      	cmp	r3, #64	; 0x40
 8006632:	d10e      	bne.n	8006652 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	68db      	ldr	r3, [r3, #12]
 800663a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800663e:	2b40      	cmp	r3, #64	; 0x40
 8006640:	d107      	bne.n	8006652 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800664a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800664c:	6878      	ldr	r0, [r7, #4]
 800664e:	f000 f901 	bl	8006854 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	691b      	ldr	r3, [r3, #16]
 8006658:	f003 0320 	and.w	r3, r3, #32
 800665c:	2b20      	cmp	r3, #32
 800665e:	d10e      	bne.n	800667e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	68db      	ldr	r3, [r3, #12]
 8006666:	f003 0320 	and.w	r3, r3, #32
 800666a:	2b20      	cmp	r3, #32
 800666c:	d107      	bne.n	800667e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f06f 0220 	mvn.w	r2, #32
 8006676:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f000 fa59 	bl	8006b30 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800667e:	bf00      	nop
 8006680:	3708      	adds	r7, #8
 8006682:	46bd      	mov	sp, r7
 8006684:	bd80      	pop	{r7, pc}

08006686 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006686:	b580      	push	{r7, lr}
 8006688:	b084      	sub	sp, #16
 800668a:	af00      	add	r7, sp, #0
 800668c:	6078      	str	r0, [r7, #4]
 800668e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006690:	2300      	movs	r3, #0
 8006692:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800669a:	2b01      	cmp	r3, #1
 800669c:	d101      	bne.n	80066a2 <HAL_TIM_ConfigClockSource+0x1c>
 800669e:	2302      	movs	r3, #2
 80066a0:	e0b6      	b.n	8006810 <HAL_TIM_ConfigClockSource+0x18a>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	2201      	movs	r2, #1
 80066a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	2202      	movs	r2, #2
 80066ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	689b      	ldr	r3, [r3, #8]
 80066b8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066c0:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80066c4:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80066cc:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	68ba      	ldr	r2, [r7, #8]
 80066d4:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066de:	d03e      	beq.n	800675e <HAL_TIM_ConfigClockSource+0xd8>
 80066e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80066e4:	f200 8087 	bhi.w	80067f6 <HAL_TIM_ConfigClockSource+0x170>
 80066e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066ec:	f000 8086 	beq.w	80067fc <HAL_TIM_ConfigClockSource+0x176>
 80066f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80066f4:	d87f      	bhi.n	80067f6 <HAL_TIM_ConfigClockSource+0x170>
 80066f6:	2b70      	cmp	r3, #112	; 0x70
 80066f8:	d01a      	beq.n	8006730 <HAL_TIM_ConfigClockSource+0xaa>
 80066fa:	2b70      	cmp	r3, #112	; 0x70
 80066fc:	d87b      	bhi.n	80067f6 <HAL_TIM_ConfigClockSource+0x170>
 80066fe:	2b60      	cmp	r3, #96	; 0x60
 8006700:	d050      	beq.n	80067a4 <HAL_TIM_ConfigClockSource+0x11e>
 8006702:	2b60      	cmp	r3, #96	; 0x60
 8006704:	d877      	bhi.n	80067f6 <HAL_TIM_ConfigClockSource+0x170>
 8006706:	2b50      	cmp	r3, #80	; 0x50
 8006708:	d03c      	beq.n	8006784 <HAL_TIM_ConfigClockSource+0xfe>
 800670a:	2b50      	cmp	r3, #80	; 0x50
 800670c:	d873      	bhi.n	80067f6 <HAL_TIM_ConfigClockSource+0x170>
 800670e:	2b40      	cmp	r3, #64	; 0x40
 8006710:	d058      	beq.n	80067c4 <HAL_TIM_ConfigClockSource+0x13e>
 8006712:	2b40      	cmp	r3, #64	; 0x40
 8006714:	d86f      	bhi.n	80067f6 <HAL_TIM_ConfigClockSource+0x170>
 8006716:	2b30      	cmp	r3, #48	; 0x30
 8006718:	d064      	beq.n	80067e4 <HAL_TIM_ConfigClockSource+0x15e>
 800671a:	2b30      	cmp	r3, #48	; 0x30
 800671c:	d86b      	bhi.n	80067f6 <HAL_TIM_ConfigClockSource+0x170>
 800671e:	2b20      	cmp	r3, #32
 8006720:	d060      	beq.n	80067e4 <HAL_TIM_ConfigClockSource+0x15e>
 8006722:	2b20      	cmp	r3, #32
 8006724:	d867      	bhi.n	80067f6 <HAL_TIM_ConfigClockSource+0x170>
 8006726:	2b00      	cmp	r3, #0
 8006728:	d05c      	beq.n	80067e4 <HAL_TIM_ConfigClockSource+0x15e>
 800672a:	2b10      	cmp	r3, #16
 800672c:	d05a      	beq.n	80067e4 <HAL_TIM_ConfigClockSource+0x15e>
 800672e:	e062      	b.n	80067f6 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6818      	ldr	r0, [r3, #0]
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	6899      	ldr	r1, [r3, #8]
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	685a      	ldr	r2, [r3, #4]
 800673c:	683b      	ldr	r3, [r7, #0]
 800673e:	68db      	ldr	r3, [r3, #12]
 8006740:	f000 f970 	bl	8006a24 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	689b      	ldr	r3, [r3, #8]
 800674a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006752:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68ba      	ldr	r2, [r7, #8]
 800675a:	609a      	str	r2, [r3, #8]
      break;
 800675c:	e04f      	b.n	80067fe <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6818      	ldr	r0, [r3, #0]
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	6899      	ldr	r1, [r3, #8]
 8006766:	683b      	ldr	r3, [r7, #0]
 8006768:	685a      	ldr	r2, [r3, #4]
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	68db      	ldr	r3, [r3, #12]
 800676e:	f000 f959 	bl	8006a24 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	689a      	ldr	r2, [r3, #8]
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006780:	609a      	str	r2, [r3, #8]
      break;
 8006782:	e03c      	b.n	80067fe <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	6818      	ldr	r0, [r3, #0]
 8006788:	683b      	ldr	r3, [r7, #0]
 800678a:	6859      	ldr	r1, [r3, #4]
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	68db      	ldr	r3, [r3, #12]
 8006790:	461a      	mov	r2, r3
 8006792:	f000 f8cd 	bl	8006930 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	2150      	movs	r1, #80	; 0x50
 800679c:	4618      	mov	r0, r3
 800679e:	f000 f926 	bl	80069ee <TIM_ITRx_SetConfig>
      break;
 80067a2:	e02c      	b.n	80067fe <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	6818      	ldr	r0, [r3, #0]
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	6859      	ldr	r1, [r3, #4]
 80067ac:	683b      	ldr	r3, [r7, #0]
 80067ae:	68db      	ldr	r3, [r3, #12]
 80067b0:	461a      	mov	r2, r3
 80067b2:	f000 f8ec 	bl	800698e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	2160      	movs	r1, #96	; 0x60
 80067bc:	4618      	mov	r0, r3
 80067be:	f000 f916 	bl	80069ee <TIM_ITRx_SetConfig>
      break;
 80067c2:	e01c      	b.n	80067fe <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	6818      	ldr	r0, [r3, #0]
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	6859      	ldr	r1, [r3, #4]
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	68db      	ldr	r3, [r3, #12]
 80067d0:	461a      	mov	r2, r3
 80067d2:	f000 f8ad 	bl	8006930 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	2140      	movs	r1, #64	; 0x40
 80067dc:	4618      	mov	r0, r3
 80067de:	f000 f906 	bl	80069ee <TIM_ITRx_SetConfig>
      break;
 80067e2:	e00c      	b.n	80067fe <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681a      	ldr	r2, [r3, #0]
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	4619      	mov	r1, r3
 80067ee:	4610      	mov	r0, r2
 80067f0:	f000 f8fd 	bl	80069ee <TIM_ITRx_SetConfig>
      break;
 80067f4:	e003      	b.n	80067fe <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80067f6:	2301      	movs	r3, #1
 80067f8:	73fb      	strb	r3, [r7, #15]
      break;
 80067fa:	e000      	b.n	80067fe <HAL_TIM_ConfigClockSource+0x178>
      break;
 80067fc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	2201      	movs	r2, #1
 8006802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2200      	movs	r2, #0
 800680a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800680e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006810:	4618      	mov	r0, r3
 8006812:	3710      	adds	r7, #16
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}

08006818 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006818:	b480      	push	{r7}
 800681a:	b083      	sub	sp, #12
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006820:	bf00      	nop
 8006822:	370c      	adds	r7, #12
 8006824:	46bd      	mov	sp, r7
 8006826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800682a:	4770      	bx	lr

0800682c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800682c:	b480      	push	{r7}
 800682e:	b083      	sub	sp, #12
 8006830:	af00      	add	r7, sp, #0
 8006832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006834:	bf00      	nop
 8006836:	370c      	adds	r7, #12
 8006838:	46bd      	mov	sp, r7
 800683a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683e:	4770      	bx	lr

08006840 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006840:	b480      	push	{r7}
 8006842:	b083      	sub	sp, #12
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006848:	bf00      	nop
 800684a:	370c      	adds	r7, #12
 800684c:	46bd      	mov	sp, r7
 800684e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006852:	4770      	bx	lr

08006854 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006854:	b480      	push	{r7}
 8006856:	b083      	sub	sp, #12
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800685c:	bf00      	nop
 800685e:	370c      	adds	r7, #12
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr

08006868 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006868:	b480      	push	{r7}
 800686a:	b085      	sub	sp, #20
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
 8006870:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	4a2a      	ldr	r2, [pc, #168]	; (8006924 <TIM_Base_SetConfig+0xbc>)
 800687c:	4293      	cmp	r3, r2
 800687e:	d003      	beq.n	8006888 <TIM_Base_SetConfig+0x20>
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006886:	d108      	bne.n	800689a <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800688e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	68fa      	ldr	r2, [r7, #12]
 8006896:	4313      	orrs	r3, r2
 8006898:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	4a21      	ldr	r2, [pc, #132]	; (8006924 <TIM_Base_SetConfig+0xbc>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d00b      	beq.n	80068ba <TIM_Base_SetConfig+0x52>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068a8:	d007      	beq.n	80068ba <TIM_Base_SetConfig+0x52>
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	4a1e      	ldr	r2, [pc, #120]	; (8006928 <TIM_Base_SetConfig+0xc0>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d003      	beq.n	80068ba <TIM_Base_SetConfig+0x52>
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	4a1d      	ldr	r2, [pc, #116]	; (800692c <TIM_Base_SetConfig+0xc4>)
 80068b6:	4293      	cmp	r3, r2
 80068b8:	d108      	bne.n	80068cc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068c0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	68fa      	ldr	r2, [r7, #12]
 80068c8:	4313      	orrs	r3, r2
 80068ca:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	695b      	ldr	r3, [r3, #20]
 80068d6:	4313      	orrs	r3, r2
 80068d8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	68fa      	ldr	r2, [r7, #12]
 80068de:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	689a      	ldr	r2, [r3, #8]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	681a      	ldr	r2, [r3, #0]
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4a0c      	ldr	r2, [pc, #48]	; (8006924 <TIM_Base_SetConfig+0xbc>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d007      	beq.n	8006908 <TIM_Base_SetConfig+0xa0>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a0b      	ldr	r2, [pc, #44]	; (8006928 <TIM_Base_SetConfig+0xc0>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d003      	beq.n	8006908 <TIM_Base_SetConfig+0xa0>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	4a0a      	ldr	r2, [pc, #40]	; (800692c <TIM_Base_SetConfig+0xc4>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d103      	bne.n	8006910 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	691a      	ldr	r2, [r3, #16]
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2201      	movs	r2, #1
 8006914:	615a      	str	r2, [r3, #20]
}
 8006916:	bf00      	nop
 8006918:	3714      	adds	r7, #20
 800691a:	46bd      	mov	sp, r7
 800691c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006920:	4770      	bx	lr
 8006922:	bf00      	nop
 8006924:	40012c00 	.word	0x40012c00
 8006928:	40014000 	.word	0x40014000
 800692c:	40014400 	.word	0x40014400

08006930 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006930:	b480      	push	{r7}
 8006932:	b087      	sub	sp, #28
 8006934:	af00      	add	r7, sp, #0
 8006936:	60f8      	str	r0, [r7, #12]
 8006938:	60b9      	str	r1, [r7, #8]
 800693a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	6a1b      	ldr	r3, [r3, #32]
 8006940:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	6a1b      	ldr	r3, [r3, #32]
 8006946:	f023 0201 	bic.w	r2, r3, #1
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	699b      	ldr	r3, [r3, #24]
 8006952:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006954:	693b      	ldr	r3, [r7, #16]
 8006956:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800695a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	011b      	lsls	r3, r3, #4
 8006960:	693a      	ldr	r2, [r7, #16]
 8006962:	4313      	orrs	r3, r2
 8006964:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006966:	697b      	ldr	r3, [r7, #20]
 8006968:	f023 030a 	bic.w	r3, r3, #10
 800696c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800696e:	697a      	ldr	r2, [r7, #20]
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	4313      	orrs	r3, r2
 8006974:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	693a      	ldr	r2, [r7, #16]
 800697a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	697a      	ldr	r2, [r7, #20]
 8006980:	621a      	str	r2, [r3, #32]
}
 8006982:	bf00      	nop
 8006984:	371c      	adds	r7, #28
 8006986:	46bd      	mov	sp, r7
 8006988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698c:	4770      	bx	lr

0800698e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800698e:	b480      	push	{r7}
 8006990:	b087      	sub	sp, #28
 8006992:	af00      	add	r7, sp, #0
 8006994:	60f8      	str	r0, [r7, #12]
 8006996:	60b9      	str	r1, [r7, #8]
 8006998:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800699a:	68fb      	ldr	r3, [r7, #12]
 800699c:	6a1b      	ldr	r3, [r3, #32]
 800699e:	f023 0210 	bic.w	r2, r3, #16
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	699b      	ldr	r3, [r3, #24]
 80069aa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	6a1b      	ldr	r3, [r3, #32]
 80069b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80069b8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	031b      	lsls	r3, r3, #12
 80069be:	697a      	ldr	r2, [r7, #20]
 80069c0:	4313      	orrs	r3, r2
 80069c2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80069c4:	693b      	ldr	r3, [r7, #16]
 80069c6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80069ca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	011b      	lsls	r3, r3, #4
 80069d0:	693a      	ldr	r2, [r7, #16]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	697a      	ldr	r2, [r7, #20]
 80069da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	693a      	ldr	r2, [r7, #16]
 80069e0:	621a      	str	r2, [r3, #32]
}
 80069e2:	bf00      	nop
 80069e4:	371c      	adds	r7, #28
 80069e6:	46bd      	mov	sp, r7
 80069e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ec:	4770      	bx	lr

080069ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80069ee:	b480      	push	{r7}
 80069f0:	b085      	sub	sp, #20
 80069f2:	af00      	add	r7, sp, #0
 80069f4:	6078      	str	r0, [r7, #4]
 80069f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	689b      	ldr	r3, [r3, #8]
 80069fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80069fe:	68fb      	ldr	r3, [r7, #12]
 8006a00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a04:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a06:	683a      	ldr	r2, [r7, #0]
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	4313      	orrs	r3, r2
 8006a0c:	f043 0307 	orr.w	r3, r3, #7
 8006a10:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	68fa      	ldr	r2, [r7, #12]
 8006a16:	609a      	str	r2, [r3, #8]
}
 8006a18:	bf00      	nop
 8006a1a:	3714      	adds	r7, #20
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a22:	4770      	bx	lr

08006a24 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b087      	sub	sp, #28
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	60f8      	str	r0, [r7, #12]
 8006a2c:	60b9      	str	r1, [r7, #8]
 8006a2e:	607a      	str	r2, [r7, #4]
 8006a30:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a38:	697b      	ldr	r3, [r7, #20]
 8006a3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006a3e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a40:	683b      	ldr	r3, [r7, #0]
 8006a42:	021a      	lsls	r2, r3, #8
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	431a      	orrs	r2, r3
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	697a      	ldr	r2, [r7, #20]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	697a      	ldr	r2, [r7, #20]
 8006a56:	609a      	str	r2, [r3, #8]
}
 8006a58:	bf00      	nop
 8006a5a:	371c      	adds	r7, #28
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr

08006a64 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b085      	sub	sp, #20
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	6078      	str	r0, [r7, #4]
 8006a6c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a74:	2b01      	cmp	r3, #1
 8006a76:	d101      	bne.n	8006a7c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006a78:	2302      	movs	r3, #2
 8006a7a:	e04f      	b.n	8006b1c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	2201      	movs	r2, #1
 8006a80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	2202      	movs	r2, #2
 8006a88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	685b      	ldr	r3, [r3, #4]
 8006a92:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	689b      	ldr	r3, [r3, #8]
 8006a9a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	4a21      	ldr	r2, [pc, #132]	; (8006b28 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006aa2:	4293      	cmp	r3, r2
 8006aa4:	d108      	bne.n	8006ab8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006aac:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	685b      	ldr	r3, [r3, #4]
 8006ab2:	68fa      	ldr	r2, [r7, #12]
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006ab8:	68fb      	ldr	r3, [r7, #12]
 8006aba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006abe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	68fa      	ldr	r2, [r7, #12]
 8006ac6:	4313      	orrs	r3, r2
 8006ac8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	68fa      	ldr	r2, [r7, #12]
 8006ad0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	4a14      	ldr	r2, [pc, #80]	; (8006b28 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d009      	beq.n	8006af0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ae4:	d004      	beq.n	8006af0 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	4a10      	ldr	r2, [pc, #64]	; (8006b2c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d10c      	bne.n	8006b0a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006af0:	68bb      	ldr	r3, [r7, #8]
 8006af2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006af6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	68ba      	ldr	r2, [r7, #8]
 8006afe:	4313      	orrs	r3, r2
 8006b00:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	68ba      	ldr	r2, [r7, #8]
 8006b08:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2201      	movs	r2, #1
 8006b0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	2200      	movs	r2, #0
 8006b16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b1a:	2300      	movs	r3, #0
}
 8006b1c:	4618      	mov	r0, r3
 8006b1e:	3714      	adds	r7, #20
 8006b20:	46bd      	mov	sp, r7
 8006b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b26:	4770      	bx	lr
 8006b28:	40012c00 	.word	0x40012c00
 8006b2c:	40014000 	.word	0x40014000

08006b30 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b083      	sub	sp, #12
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006b38:	bf00      	nop
 8006b3a:	370c      	adds	r7, #12
 8006b3c:	46bd      	mov	sp, r7
 8006b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b42:	4770      	bx	lr

08006b44 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b083      	sub	sp, #12
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b4c:	bf00      	nop
 8006b4e:	370c      	adds	r7, #12
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr

08006b58 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b083      	sub	sp, #12
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006b60:	bf00      	nop
 8006b62:	370c      	adds	r7, #12
 8006b64:	46bd      	mov	sp, r7
 8006b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6a:	4770      	bx	lr

08006b6c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b082      	sub	sp, #8
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d101      	bne.n	8006b7e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b7a:	2301      	movs	r3, #1
 8006b7c:	e040      	b.n	8006c00 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d106      	bne.n	8006b94 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b8e:	6878      	ldr	r0, [r7, #4]
 8006b90:	f7fb faba 	bl	8002108 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2224      	movs	r2, #36	; 0x24
 8006b98:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	681a      	ldr	r2, [r3, #0]
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	f022 0201 	bic.w	r2, r2, #1
 8006ba8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006baa:	6878      	ldr	r0, [r7, #4]
 8006bac:	f000 f8c0 	bl	8006d30 <UART_SetConfig>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	2b01      	cmp	r3, #1
 8006bb4:	d101      	bne.n	8006bba <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	e022      	b.n	8006c00 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d002      	beq.n	8006bc8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8006bc2:	6878      	ldr	r0, [r7, #4]
 8006bc4:	f000 fae0 	bl	8007188 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	681b      	ldr	r3, [r3, #0]
 8006bcc:	685a      	ldr	r2, [r3, #4]
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006bd6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	689a      	ldr	r2, [r3, #8]
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006be6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	681a      	ldr	r2, [r3, #0]
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f042 0201 	orr.w	r2, r2, #1
 8006bf6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f000 fb67 	bl	80072cc <UART_CheckIdleState>
 8006bfe:	4603      	mov	r3, r0
}
 8006c00:	4618      	mov	r0, r3
 8006c02:	3708      	adds	r7, #8
 8006c04:	46bd      	mov	sp, r7
 8006c06:	bd80      	pop	{r7, pc}

08006c08 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b08a      	sub	sp, #40	; 0x28
 8006c0c:	af02      	add	r7, sp, #8
 8006c0e:	60f8      	str	r0, [r7, #12]
 8006c10:	60b9      	str	r1, [r7, #8]
 8006c12:	603b      	str	r3, [r7, #0]
 8006c14:	4613      	mov	r3, r2
 8006c16:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006c1c:	2b20      	cmp	r3, #32
 8006c1e:	f040 8082 	bne.w	8006d26 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c22:	68bb      	ldr	r3, [r7, #8]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d002      	beq.n	8006c2e <HAL_UART_Transmit+0x26>
 8006c28:	88fb      	ldrh	r3, [r7, #6]
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d101      	bne.n	8006c32 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	e07a      	b.n	8006d28 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d101      	bne.n	8006c40 <HAL_UART_Transmit+0x38>
 8006c3c:	2302      	movs	r3, #2
 8006c3e:	e073      	b.n	8006d28 <HAL_UART_Transmit+0x120>
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2201      	movs	r2, #1
 8006c44:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	2200      	movs	r2, #0
 8006c4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	2221      	movs	r2, #33	; 0x21
 8006c54:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006c56:	f7fb fd9f 	bl	8002798 <HAL_GetTick>
 8006c5a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	88fa      	ldrh	r2, [r7, #6]
 8006c60:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	88fa      	ldrh	r2, [r7, #6]
 8006c68:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	689b      	ldr	r3, [r3, #8]
 8006c70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c74:	d108      	bne.n	8006c88 <HAL_UART_Transmit+0x80>
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	691b      	ldr	r3, [r3, #16]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d104      	bne.n	8006c88 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c82:	68bb      	ldr	r3, [r7, #8]
 8006c84:	61bb      	str	r3, [r7, #24]
 8006c86:	e003      	b.n	8006c90 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006c88:	68bb      	ldr	r3, [r7, #8]
 8006c8a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c8c:	2300      	movs	r3, #0
 8006c8e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	2200      	movs	r2, #0
 8006c94:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8006c98:	e02d      	b.n	8006cf6 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	9300      	str	r3, [sp, #0]
 8006c9e:	697b      	ldr	r3, [r7, #20]
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	2180      	movs	r1, #128	; 0x80
 8006ca4:	68f8      	ldr	r0, [r7, #12]
 8006ca6:	f000 fb5a 	bl	800735e <UART_WaitOnFlagUntilTimeout>
 8006caa:	4603      	mov	r3, r0
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d001      	beq.n	8006cb4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8006cb0:	2303      	movs	r3, #3
 8006cb2:	e039      	b.n	8006d28 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8006cb4:	69fb      	ldr	r3, [r7, #28]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d10b      	bne.n	8006cd2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006cba:	69bb      	ldr	r3, [r7, #24]
 8006cbc:	881a      	ldrh	r2, [r3, #0]
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006cc6:	b292      	uxth	r2, r2
 8006cc8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8006cca:	69bb      	ldr	r3, [r7, #24]
 8006ccc:	3302      	adds	r3, #2
 8006cce:	61bb      	str	r3, [r7, #24]
 8006cd0:	e008      	b.n	8006ce4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8006cd2:	69fb      	ldr	r3, [r7, #28]
 8006cd4:	781a      	ldrb	r2, [r3, #0]
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	b292      	uxth	r2, r2
 8006cdc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8006cde:	69fb      	ldr	r3, [r7, #28]
 8006ce0:	3301      	adds	r3, #1
 8006ce2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006cea:	b29b      	uxth	r3, r3
 8006cec:	3b01      	subs	r3, #1
 8006cee:	b29a      	uxth	r2, r3
 8006cf0:	68fb      	ldr	r3, [r7, #12]
 8006cf2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8006cfc:	b29b      	uxth	r3, r3
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d1cb      	bne.n	8006c9a <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	9300      	str	r3, [sp, #0]
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	2140      	movs	r1, #64	; 0x40
 8006d0c:	68f8      	ldr	r0, [r7, #12]
 8006d0e:	f000 fb26 	bl	800735e <UART_WaitOnFlagUntilTimeout>
 8006d12:	4603      	mov	r3, r0
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d001      	beq.n	8006d1c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8006d18:	2303      	movs	r3, #3
 8006d1a:	e005      	b.n	8006d28 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	2220      	movs	r2, #32
 8006d20:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006d22:	2300      	movs	r3, #0
 8006d24:	e000      	b.n	8006d28 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8006d26:	2302      	movs	r3, #2
  }
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	3720      	adds	r7, #32
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	bd80      	pop	{r7, pc}

08006d30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d34:	b08a      	sub	sp, #40	; 0x28
 8006d36:	af00      	add	r7, sp, #0
 8006d38:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	689a      	ldr	r2, [r3, #8]
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	691b      	ldr	r3, [r3, #16]
 8006d48:	431a      	orrs	r2, r3
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	695b      	ldr	r3, [r3, #20]
 8006d4e:	431a      	orrs	r2, r3
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	69db      	ldr	r3, [r3, #28]
 8006d54:	4313      	orrs	r3, r2
 8006d56:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	4bb4      	ldr	r3, [pc, #720]	; (8007030 <UART_SetConfig+0x300>)
 8006d60:	4013      	ands	r3, r2
 8006d62:	68fa      	ldr	r2, [r7, #12]
 8006d64:	6812      	ldr	r2, [r2, #0]
 8006d66:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006d68:	430b      	orrs	r3, r1
 8006d6a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	685b      	ldr	r3, [r3, #4]
 8006d72:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	68da      	ldr	r2, [r3, #12]
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	430a      	orrs	r2, r1
 8006d80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	699b      	ldr	r3, [r3, #24]
 8006d86:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	4aa9      	ldr	r2, [pc, #676]	; (8007034 <UART_SetConfig+0x304>)
 8006d8e:	4293      	cmp	r3, r2
 8006d90:	d004      	beq.n	8006d9c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	6a1b      	ldr	r3, [r3, #32]
 8006d96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006d98:	4313      	orrs	r3, r2
 8006d9a:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	689b      	ldr	r3, [r3, #8]
 8006da2:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006dac:	430a      	orrs	r2, r1
 8006dae:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	4aa0      	ldr	r2, [pc, #640]	; (8007038 <UART_SetConfig+0x308>)
 8006db6:	4293      	cmp	r3, r2
 8006db8:	d126      	bne.n	8006e08 <UART_SetConfig+0xd8>
 8006dba:	4ba0      	ldr	r3, [pc, #640]	; (800703c <UART_SetConfig+0x30c>)
 8006dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dc0:	f003 0303 	and.w	r3, r3, #3
 8006dc4:	2b03      	cmp	r3, #3
 8006dc6:	d81b      	bhi.n	8006e00 <UART_SetConfig+0xd0>
 8006dc8:	a201      	add	r2, pc, #4	; (adr r2, 8006dd0 <UART_SetConfig+0xa0>)
 8006dca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dce:	bf00      	nop
 8006dd0:	08006de1 	.word	0x08006de1
 8006dd4:	08006df1 	.word	0x08006df1
 8006dd8:	08006de9 	.word	0x08006de9
 8006ddc:	08006df9 	.word	0x08006df9
 8006de0:	2301      	movs	r3, #1
 8006de2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006de6:	e080      	b.n	8006eea <UART_SetConfig+0x1ba>
 8006de8:	2302      	movs	r3, #2
 8006dea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006dee:	e07c      	b.n	8006eea <UART_SetConfig+0x1ba>
 8006df0:	2304      	movs	r3, #4
 8006df2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006df6:	e078      	b.n	8006eea <UART_SetConfig+0x1ba>
 8006df8:	2308      	movs	r3, #8
 8006dfa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006dfe:	e074      	b.n	8006eea <UART_SetConfig+0x1ba>
 8006e00:	2310      	movs	r3, #16
 8006e02:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e06:	e070      	b.n	8006eea <UART_SetConfig+0x1ba>
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a8c      	ldr	r2, [pc, #560]	; (8007040 <UART_SetConfig+0x310>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d138      	bne.n	8006e84 <UART_SetConfig+0x154>
 8006e12:	4b8a      	ldr	r3, [pc, #552]	; (800703c <UART_SetConfig+0x30c>)
 8006e14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e18:	f003 030c 	and.w	r3, r3, #12
 8006e1c:	2b0c      	cmp	r3, #12
 8006e1e:	d82d      	bhi.n	8006e7c <UART_SetConfig+0x14c>
 8006e20:	a201      	add	r2, pc, #4	; (adr r2, 8006e28 <UART_SetConfig+0xf8>)
 8006e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e26:	bf00      	nop
 8006e28:	08006e5d 	.word	0x08006e5d
 8006e2c:	08006e7d 	.word	0x08006e7d
 8006e30:	08006e7d 	.word	0x08006e7d
 8006e34:	08006e7d 	.word	0x08006e7d
 8006e38:	08006e6d 	.word	0x08006e6d
 8006e3c:	08006e7d 	.word	0x08006e7d
 8006e40:	08006e7d 	.word	0x08006e7d
 8006e44:	08006e7d 	.word	0x08006e7d
 8006e48:	08006e65 	.word	0x08006e65
 8006e4c:	08006e7d 	.word	0x08006e7d
 8006e50:	08006e7d 	.word	0x08006e7d
 8006e54:	08006e7d 	.word	0x08006e7d
 8006e58:	08006e75 	.word	0x08006e75
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e62:	e042      	b.n	8006eea <UART_SetConfig+0x1ba>
 8006e64:	2302      	movs	r3, #2
 8006e66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e6a:	e03e      	b.n	8006eea <UART_SetConfig+0x1ba>
 8006e6c:	2304      	movs	r3, #4
 8006e6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e72:	e03a      	b.n	8006eea <UART_SetConfig+0x1ba>
 8006e74:	2308      	movs	r3, #8
 8006e76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e7a:	e036      	b.n	8006eea <UART_SetConfig+0x1ba>
 8006e7c:	2310      	movs	r3, #16
 8006e7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006e82:	e032      	b.n	8006eea <UART_SetConfig+0x1ba>
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	4a6a      	ldr	r2, [pc, #424]	; (8007034 <UART_SetConfig+0x304>)
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d12a      	bne.n	8006ee4 <UART_SetConfig+0x1b4>
 8006e8e:	4b6b      	ldr	r3, [pc, #428]	; (800703c <UART_SetConfig+0x30c>)
 8006e90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e94:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006e98:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006e9c:	d01a      	beq.n	8006ed4 <UART_SetConfig+0x1a4>
 8006e9e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006ea2:	d81b      	bhi.n	8006edc <UART_SetConfig+0x1ac>
 8006ea4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ea8:	d00c      	beq.n	8006ec4 <UART_SetConfig+0x194>
 8006eaa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006eae:	d815      	bhi.n	8006edc <UART_SetConfig+0x1ac>
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	d003      	beq.n	8006ebc <UART_SetConfig+0x18c>
 8006eb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006eb8:	d008      	beq.n	8006ecc <UART_SetConfig+0x19c>
 8006eba:	e00f      	b.n	8006edc <UART_SetConfig+0x1ac>
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ec2:	e012      	b.n	8006eea <UART_SetConfig+0x1ba>
 8006ec4:	2302      	movs	r3, #2
 8006ec6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006eca:	e00e      	b.n	8006eea <UART_SetConfig+0x1ba>
 8006ecc:	2304      	movs	r3, #4
 8006ece:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ed2:	e00a      	b.n	8006eea <UART_SetConfig+0x1ba>
 8006ed4:	2308      	movs	r3, #8
 8006ed6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006eda:	e006      	b.n	8006eea <UART_SetConfig+0x1ba>
 8006edc:	2310      	movs	r3, #16
 8006ede:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8006ee2:	e002      	b.n	8006eea <UART_SetConfig+0x1ba>
 8006ee4:	2310      	movs	r3, #16
 8006ee6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a51      	ldr	r2, [pc, #324]	; (8007034 <UART_SetConfig+0x304>)
 8006ef0:	4293      	cmp	r3, r2
 8006ef2:	d17a      	bne.n	8006fea <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006ef4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006ef8:	2b08      	cmp	r3, #8
 8006efa:	d824      	bhi.n	8006f46 <UART_SetConfig+0x216>
 8006efc:	a201      	add	r2, pc, #4	; (adr r2, 8006f04 <UART_SetConfig+0x1d4>)
 8006efe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f02:	bf00      	nop
 8006f04:	08006f29 	.word	0x08006f29
 8006f08:	08006f47 	.word	0x08006f47
 8006f0c:	08006f31 	.word	0x08006f31
 8006f10:	08006f47 	.word	0x08006f47
 8006f14:	08006f37 	.word	0x08006f37
 8006f18:	08006f47 	.word	0x08006f47
 8006f1c:	08006f47 	.word	0x08006f47
 8006f20:	08006f47 	.word	0x08006f47
 8006f24:	08006f3f 	.word	0x08006f3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f28:	f7fe fe12 	bl	8005b50 <HAL_RCC_GetPCLK1Freq>
 8006f2c:	61f8      	str	r0, [r7, #28]
        break;
 8006f2e:	e010      	b.n	8006f52 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f30:	4b44      	ldr	r3, [pc, #272]	; (8007044 <UART_SetConfig+0x314>)
 8006f32:	61fb      	str	r3, [r7, #28]
        break;
 8006f34:	e00d      	b.n	8006f52 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f36:	f7fe fd73 	bl	8005a20 <HAL_RCC_GetSysClockFreq>
 8006f3a:	61f8      	str	r0, [r7, #28]
        break;
 8006f3c:	e009      	b.n	8006f52 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006f42:	61fb      	str	r3, [r7, #28]
        break;
 8006f44:	e005      	b.n	8006f52 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8006f46:	2300      	movs	r3, #0
 8006f48:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8006f50:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006f52:	69fb      	ldr	r3, [r7, #28]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	f000 8107 	beq.w	8007168 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	685a      	ldr	r2, [r3, #4]
 8006f5e:	4613      	mov	r3, r2
 8006f60:	005b      	lsls	r3, r3, #1
 8006f62:	4413      	add	r3, r2
 8006f64:	69fa      	ldr	r2, [r7, #28]
 8006f66:	429a      	cmp	r2, r3
 8006f68:	d305      	bcc.n	8006f76 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	685b      	ldr	r3, [r3, #4]
 8006f6e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006f70:	69fa      	ldr	r2, [r7, #28]
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d903      	bls.n	8006f7e <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8006f76:	2301      	movs	r3, #1
 8006f78:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006f7c:	e0f4      	b.n	8007168 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006f7e:	69fb      	ldr	r3, [r7, #28]
 8006f80:	2200      	movs	r2, #0
 8006f82:	461c      	mov	r4, r3
 8006f84:	4615      	mov	r5, r2
 8006f86:	f04f 0200 	mov.w	r2, #0
 8006f8a:	f04f 0300 	mov.w	r3, #0
 8006f8e:	022b      	lsls	r3, r5, #8
 8006f90:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006f94:	0222      	lsls	r2, r4, #8
 8006f96:	68f9      	ldr	r1, [r7, #12]
 8006f98:	6849      	ldr	r1, [r1, #4]
 8006f9a:	0849      	lsrs	r1, r1, #1
 8006f9c:	2000      	movs	r0, #0
 8006f9e:	4688      	mov	r8, r1
 8006fa0:	4681      	mov	r9, r0
 8006fa2:	eb12 0a08 	adds.w	sl, r2, r8
 8006fa6:	eb43 0b09 	adc.w	fp, r3, r9
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	685b      	ldr	r3, [r3, #4]
 8006fae:	2200      	movs	r2, #0
 8006fb0:	603b      	str	r3, [r7, #0]
 8006fb2:	607a      	str	r2, [r7, #4]
 8006fb4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006fb8:	4650      	mov	r0, sl
 8006fba:	4659      	mov	r1, fp
 8006fbc:	f7f9 fe44 	bl	8000c48 <__aeabi_uldivmod>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	460b      	mov	r3, r1
 8006fc4:	4613      	mov	r3, r2
 8006fc6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006fc8:	69bb      	ldr	r3, [r7, #24]
 8006fca:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006fce:	d308      	bcc.n	8006fe2 <UART_SetConfig+0x2b2>
 8006fd0:	69bb      	ldr	r3, [r7, #24]
 8006fd2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006fd6:	d204      	bcs.n	8006fe2 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	69ba      	ldr	r2, [r7, #24]
 8006fde:	60da      	str	r2, [r3, #12]
 8006fe0:	e0c2      	b.n	8007168 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8006fe8:	e0be      	b.n	8007168 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	69db      	ldr	r3, [r3, #28]
 8006fee:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ff2:	d16a      	bne.n	80070ca <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8006ff4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006ff8:	2b08      	cmp	r3, #8
 8006ffa:	d834      	bhi.n	8007066 <UART_SetConfig+0x336>
 8006ffc:	a201      	add	r2, pc, #4	; (adr r2, 8007004 <UART_SetConfig+0x2d4>)
 8006ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007002:	bf00      	nop
 8007004:	08007029 	.word	0x08007029
 8007008:	08007049 	.word	0x08007049
 800700c:	08007051 	.word	0x08007051
 8007010:	08007067 	.word	0x08007067
 8007014:	08007057 	.word	0x08007057
 8007018:	08007067 	.word	0x08007067
 800701c:	08007067 	.word	0x08007067
 8007020:	08007067 	.word	0x08007067
 8007024:	0800705f 	.word	0x0800705f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007028:	f7fe fd92 	bl	8005b50 <HAL_RCC_GetPCLK1Freq>
 800702c:	61f8      	str	r0, [r7, #28]
        break;
 800702e:	e020      	b.n	8007072 <UART_SetConfig+0x342>
 8007030:	efff69f3 	.word	0xefff69f3
 8007034:	40008000 	.word	0x40008000
 8007038:	40013800 	.word	0x40013800
 800703c:	40021000 	.word	0x40021000
 8007040:	40004400 	.word	0x40004400
 8007044:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007048:	f7fe fd98 	bl	8005b7c <HAL_RCC_GetPCLK2Freq>
 800704c:	61f8      	str	r0, [r7, #28]
        break;
 800704e:	e010      	b.n	8007072 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007050:	4b4c      	ldr	r3, [pc, #304]	; (8007184 <UART_SetConfig+0x454>)
 8007052:	61fb      	str	r3, [r7, #28]
        break;
 8007054:	e00d      	b.n	8007072 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007056:	f7fe fce3 	bl	8005a20 <HAL_RCC_GetSysClockFreq>
 800705a:	61f8      	str	r0, [r7, #28]
        break;
 800705c:	e009      	b.n	8007072 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800705e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007062:	61fb      	str	r3, [r7, #28]
        break;
 8007064:	e005      	b.n	8007072 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8007066:	2300      	movs	r3, #0
 8007068:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800706a:	2301      	movs	r3, #1
 800706c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 8007070:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007072:	69fb      	ldr	r3, [r7, #28]
 8007074:	2b00      	cmp	r3, #0
 8007076:	d077      	beq.n	8007168 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007078:	69fb      	ldr	r3, [r7, #28]
 800707a:	005a      	lsls	r2, r3, #1
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	085b      	lsrs	r3, r3, #1
 8007082:	441a      	add	r2, r3
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	685b      	ldr	r3, [r3, #4]
 8007088:	fbb2 f3f3 	udiv	r3, r2, r3
 800708c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800708e:	69bb      	ldr	r3, [r7, #24]
 8007090:	2b0f      	cmp	r3, #15
 8007092:	d916      	bls.n	80070c2 <UART_SetConfig+0x392>
 8007094:	69bb      	ldr	r3, [r7, #24]
 8007096:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800709a:	d212      	bcs.n	80070c2 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800709c:	69bb      	ldr	r3, [r7, #24]
 800709e:	b29b      	uxth	r3, r3
 80070a0:	f023 030f 	bic.w	r3, r3, #15
 80070a4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80070a6:	69bb      	ldr	r3, [r7, #24]
 80070a8:	085b      	lsrs	r3, r3, #1
 80070aa:	b29b      	uxth	r3, r3
 80070ac:	f003 0307 	and.w	r3, r3, #7
 80070b0:	b29a      	uxth	r2, r3
 80070b2:	8afb      	ldrh	r3, [r7, #22]
 80070b4:	4313      	orrs	r3, r2
 80070b6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	8afa      	ldrh	r2, [r7, #22]
 80070be:	60da      	str	r2, [r3, #12]
 80070c0:	e052      	b.n	8007168 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 80070c8:	e04e      	b.n	8007168 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80070ca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80070ce:	2b08      	cmp	r3, #8
 80070d0:	d827      	bhi.n	8007122 <UART_SetConfig+0x3f2>
 80070d2:	a201      	add	r2, pc, #4	; (adr r2, 80070d8 <UART_SetConfig+0x3a8>)
 80070d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070d8:	080070fd 	.word	0x080070fd
 80070dc:	08007105 	.word	0x08007105
 80070e0:	0800710d 	.word	0x0800710d
 80070e4:	08007123 	.word	0x08007123
 80070e8:	08007113 	.word	0x08007113
 80070ec:	08007123 	.word	0x08007123
 80070f0:	08007123 	.word	0x08007123
 80070f4:	08007123 	.word	0x08007123
 80070f8:	0800711b 	.word	0x0800711b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80070fc:	f7fe fd28 	bl	8005b50 <HAL_RCC_GetPCLK1Freq>
 8007100:	61f8      	str	r0, [r7, #28]
        break;
 8007102:	e014      	b.n	800712e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007104:	f7fe fd3a 	bl	8005b7c <HAL_RCC_GetPCLK2Freq>
 8007108:	61f8      	str	r0, [r7, #28]
        break;
 800710a:	e010      	b.n	800712e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800710c:	4b1d      	ldr	r3, [pc, #116]	; (8007184 <UART_SetConfig+0x454>)
 800710e:	61fb      	str	r3, [r7, #28]
        break;
 8007110:	e00d      	b.n	800712e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007112:	f7fe fc85 	bl	8005a20 <HAL_RCC_GetSysClockFreq>
 8007116:	61f8      	str	r0, [r7, #28]
        break;
 8007118:	e009      	b.n	800712e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800711a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800711e:	61fb      	str	r3, [r7, #28]
        break;
 8007120:	e005      	b.n	800712e <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8007122:	2300      	movs	r3, #0
 8007124:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007126:	2301      	movs	r3, #1
 8007128:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800712c:	bf00      	nop
    }

    if (pclk != 0U)
 800712e:	69fb      	ldr	r3, [r7, #28]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d019      	beq.n	8007168 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	685b      	ldr	r3, [r3, #4]
 8007138:	085a      	lsrs	r2, r3, #1
 800713a:	69fb      	ldr	r3, [r7, #28]
 800713c:	441a      	add	r2, r3
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	fbb2 f3f3 	udiv	r3, r2, r3
 8007146:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007148:	69bb      	ldr	r3, [r7, #24]
 800714a:	2b0f      	cmp	r3, #15
 800714c:	d909      	bls.n	8007162 <UART_SetConfig+0x432>
 800714e:	69bb      	ldr	r3, [r7, #24]
 8007150:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007154:	d205      	bcs.n	8007162 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007156:	69bb      	ldr	r3, [r7, #24]
 8007158:	b29a      	uxth	r2, r3
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	60da      	str	r2, [r3, #12]
 8007160:	e002      	b.n	8007168 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8007162:	2301      	movs	r3, #1
 8007164:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	2200      	movs	r2, #0
 800716c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2200      	movs	r2, #0
 8007172:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8007174:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 8007178:	4618      	mov	r0, r3
 800717a:	3728      	adds	r7, #40	; 0x28
 800717c:	46bd      	mov	sp, r7
 800717e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007182:	bf00      	nop
 8007184:	00f42400 	.word	0x00f42400

08007188 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007188:	b480      	push	{r7}
 800718a:	b083      	sub	sp, #12
 800718c:	af00      	add	r7, sp, #0
 800718e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007194:	f003 0301 	and.w	r3, r3, #1
 8007198:	2b00      	cmp	r3, #0
 800719a:	d00a      	beq.n	80071b2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	685b      	ldr	r3, [r3, #4]
 80071a2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	430a      	orrs	r2, r1
 80071b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071b6:	f003 0302 	and.w	r3, r3, #2
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d00a      	beq.n	80071d4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	430a      	orrs	r2, r1
 80071d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071d8:	f003 0304 	and.w	r3, r3, #4
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d00a      	beq.n	80071f6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	685b      	ldr	r3, [r3, #4]
 80071e6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	430a      	orrs	r2, r1
 80071f4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80071fa:	f003 0308 	and.w	r3, r3, #8
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d00a      	beq.n	8007218 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	685b      	ldr	r3, [r3, #4]
 8007208:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	430a      	orrs	r2, r1
 8007216:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800721c:	f003 0310 	and.w	r3, r3, #16
 8007220:	2b00      	cmp	r3, #0
 8007222:	d00a      	beq.n	800723a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	689b      	ldr	r3, [r3, #8]
 800722a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	430a      	orrs	r2, r1
 8007238:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800723e:	f003 0320 	and.w	r3, r3, #32
 8007242:	2b00      	cmp	r3, #0
 8007244:	d00a      	beq.n	800725c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	689b      	ldr	r3, [r3, #8]
 800724c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	430a      	orrs	r2, r1
 800725a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007260:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007264:	2b00      	cmp	r3, #0
 8007266:	d01a      	beq.n	800729e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007268:	687b      	ldr	r3, [r7, #4]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	685b      	ldr	r3, [r3, #4]
 800726e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	430a      	orrs	r2, r1
 800727c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007282:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007286:	d10a      	bne.n	800729e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	430a      	orrs	r2, r1
 800729c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d00a      	beq.n	80072c0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	430a      	orrs	r2, r1
 80072be:	605a      	str	r2, [r3, #4]
  }
}
 80072c0:	bf00      	nop
 80072c2:	370c      	adds	r7, #12
 80072c4:	46bd      	mov	sp, r7
 80072c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ca:	4770      	bx	lr

080072cc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80072cc:	b580      	push	{r7, lr}
 80072ce:	b086      	sub	sp, #24
 80072d0:	af02      	add	r7, sp, #8
 80072d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80072dc:	f7fb fa5c 	bl	8002798 <HAL_GetTick>
 80072e0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f003 0308 	and.w	r3, r3, #8
 80072ec:	2b08      	cmp	r3, #8
 80072ee:	d10e      	bne.n	800730e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072f0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80072f4:	9300      	str	r3, [sp, #0]
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2200      	movs	r2, #0
 80072fa:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80072fe:	6878      	ldr	r0, [r7, #4]
 8007300:	f000 f82d 	bl	800735e <UART_WaitOnFlagUntilTimeout>
 8007304:	4603      	mov	r3, r0
 8007306:	2b00      	cmp	r3, #0
 8007308:	d001      	beq.n	800730e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800730a:	2303      	movs	r3, #3
 800730c:	e023      	b.n	8007356 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f003 0304 	and.w	r3, r3, #4
 8007318:	2b04      	cmp	r3, #4
 800731a:	d10e      	bne.n	800733a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800731c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007320:	9300      	str	r3, [sp, #0]
 8007322:	68fb      	ldr	r3, [r7, #12]
 8007324:	2200      	movs	r2, #0
 8007326:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800732a:	6878      	ldr	r0, [r7, #4]
 800732c:	f000 f817 	bl	800735e <UART_WaitOnFlagUntilTimeout>
 8007330:	4603      	mov	r3, r0
 8007332:	2b00      	cmp	r3, #0
 8007334:	d001      	beq.n	800733a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007336:	2303      	movs	r3, #3
 8007338:	e00d      	b.n	8007356 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2220      	movs	r2, #32
 800733e:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	2220      	movs	r2, #32
 8007344:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	2200      	movs	r2, #0
 800734a:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	2200      	movs	r2, #0
 8007350:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8007354:	2300      	movs	r3, #0
}
 8007356:	4618      	mov	r0, r3
 8007358:	3710      	adds	r7, #16
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}

0800735e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800735e:	b580      	push	{r7, lr}
 8007360:	b09c      	sub	sp, #112	; 0x70
 8007362:	af00      	add	r7, sp, #0
 8007364:	60f8      	str	r0, [r7, #12]
 8007366:	60b9      	str	r1, [r7, #8]
 8007368:	603b      	str	r3, [r7, #0]
 800736a:	4613      	mov	r3, r2
 800736c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800736e:	e0a5      	b.n	80074bc <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007370:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007372:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007376:	f000 80a1 	beq.w	80074bc <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800737a:	f7fb fa0d 	bl	8002798 <HAL_GetTick>
 800737e:	4602      	mov	r2, r0
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	1ad3      	subs	r3, r2, r3
 8007384:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8007386:	429a      	cmp	r2, r3
 8007388:	d302      	bcc.n	8007390 <UART_WaitOnFlagUntilTimeout+0x32>
 800738a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800738c:	2b00      	cmp	r3, #0
 800738e:	d13e      	bne.n	800740e <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007396:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007398:	e853 3f00 	ldrex	r3, [r3]
 800739c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800739e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80073a0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80073a4:	667b      	str	r3, [r7, #100]	; 0x64
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	461a      	mov	r2, r3
 80073ac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80073ae:	65fb      	str	r3, [r7, #92]	; 0x5c
 80073b0:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073b2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80073b4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80073b6:	e841 2300 	strex	r3, r2, [r1]
 80073ba:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80073bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d1e6      	bne.n	8007390 <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	3308      	adds	r3, #8
 80073c8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80073cc:	e853 3f00 	ldrex	r3, [r3]
 80073d0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80073d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80073d4:	f023 0301 	bic.w	r3, r3, #1
 80073d8:	663b      	str	r3, [r7, #96]	; 0x60
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	3308      	adds	r3, #8
 80073e0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80073e2:	64ba      	str	r2, [r7, #72]	; 0x48
 80073e4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073e6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80073e8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80073ea:	e841 2300 	strex	r3, r2, [r1]
 80073ee:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80073f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	d1e5      	bne.n	80073c2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	2220      	movs	r2, #32
 80073fa:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	2220      	movs	r2, #32
 8007400:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	2200      	movs	r2, #0
 8007406:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800740a:	2303      	movs	r3, #3
 800740c:	e067      	b.n	80074de <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f003 0304 	and.w	r3, r3, #4
 8007418:	2b00      	cmp	r3, #0
 800741a:	d04f      	beq.n	80074bc <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	69db      	ldr	r3, [r3, #28]
 8007422:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007426:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800742a:	d147      	bne.n	80074bc <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007434:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800743c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800743e:	e853 3f00 	ldrex	r3, [r3]
 8007442:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007444:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007446:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800744a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	461a      	mov	r2, r3
 8007452:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007454:	637b      	str	r3, [r7, #52]	; 0x34
 8007456:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007458:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800745a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800745c:	e841 2300 	strex	r3, r2, [r1]
 8007460:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8007462:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007464:	2b00      	cmp	r3, #0
 8007466:	d1e6      	bne.n	8007436 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	3308      	adds	r3, #8
 800746e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	e853 3f00 	ldrex	r3, [r3]
 8007476:	613b      	str	r3, [r7, #16]
   return(result);
 8007478:	693b      	ldr	r3, [r7, #16]
 800747a:	f023 0301 	bic.w	r3, r3, #1
 800747e:	66bb      	str	r3, [r7, #104]	; 0x68
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	3308      	adds	r3, #8
 8007486:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8007488:	623a      	str	r2, [r7, #32]
 800748a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800748c:	69f9      	ldr	r1, [r7, #28]
 800748e:	6a3a      	ldr	r2, [r7, #32]
 8007490:	e841 2300 	strex	r3, r2, [r1]
 8007494:	61bb      	str	r3, [r7, #24]
   return(result);
 8007496:	69bb      	ldr	r3, [r7, #24]
 8007498:	2b00      	cmp	r3, #0
 800749a:	d1e5      	bne.n	8007468 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	2220      	movs	r2, #32
 80074a0:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	2220      	movs	r2, #32
 80074a6:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	2220      	movs	r2, #32
 80074ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	2200      	movs	r2, #0
 80074b4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80074b8:	2303      	movs	r3, #3
 80074ba:	e010      	b.n	80074de <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	69da      	ldr	r2, [r3, #28]
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	4013      	ands	r3, r2
 80074c6:	68ba      	ldr	r2, [r7, #8]
 80074c8:	429a      	cmp	r2, r3
 80074ca:	bf0c      	ite	eq
 80074cc:	2301      	moveq	r3, #1
 80074ce:	2300      	movne	r3, #0
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	461a      	mov	r2, r3
 80074d4:	79fb      	ldrb	r3, [r7, #7]
 80074d6:	429a      	cmp	r2, r3
 80074d8:	f43f af4a 	beq.w	8007370 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80074dc:	2300      	movs	r3, #0
}
 80074de:	4618      	mov	r0, r3
 80074e0:	3770      	adds	r7, #112	; 0x70
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}
	...

080074e8 <__errno>:
 80074e8:	4b01      	ldr	r3, [pc, #4]	; (80074f0 <__errno+0x8>)
 80074ea:	6818      	ldr	r0, [r3, #0]
 80074ec:	4770      	bx	lr
 80074ee:	bf00      	nop
 80074f0:	20000018 	.word	0x20000018

080074f4 <__libc_init_array>:
 80074f4:	b570      	push	{r4, r5, r6, lr}
 80074f6:	4d0d      	ldr	r5, [pc, #52]	; (800752c <__libc_init_array+0x38>)
 80074f8:	4c0d      	ldr	r4, [pc, #52]	; (8007530 <__libc_init_array+0x3c>)
 80074fa:	1b64      	subs	r4, r4, r5
 80074fc:	10a4      	asrs	r4, r4, #2
 80074fe:	2600      	movs	r6, #0
 8007500:	42a6      	cmp	r6, r4
 8007502:	d109      	bne.n	8007518 <__libc_init_array+0x24>
 8007504:	4d0b      	ldr	r5, [pc, #44]	; (8007534 <__libc_init_array+0x40>)
 8007506:	4c0c      	ldr	r4, [pc, #48]	; (8007538 <__libc_init_array+0x44>)
 8007508:	f002 ff02 	bl	800a310 <_init>
 800750c:	1b64      	subs	r4, r4, r5
 800750e:	10a4      	asrs	r4, r4, #2
 8007510:	2600      	movs	r6, #0
 8007512:	42a6      	cmp	r6, r4
 8007514:	d105      	bne.n	8007522 <__libc_init_array+0x2e>
 8007516:	bd70      	pop	{r4, r5, r6, pc}
 8007518:	f855 3b04 	ldr.w	r3, [r5], #4
 800751c:	4798      	blx	r3
 800751e:	3601      	adds	r6, #1
 8007520:	e7ee      	b.n	8007500 <__libc_init_array+0xc>
 8007522:	f855 3b04 	ldr.w	r3, [r5], #4
 8007526:	4798      	blx	r3
 8007528:	3601      	adds	r6, #1
 800752a:	e7f2      	b.n	8007512 <__libc_init_array+0x1e>
 800752c:	0800a844 	.word	0x0800a844
 8007530:	0800a844 	.word	0x0800a844
 8007534:	0800a844 	.word	0x0800a844
 8007538:	0800a848 	.word	0x0800a848

0800753c <memset>:
 800753c:	4402      	add	r2, r0
 800753e:	4603      	mov	r3, r0
 8007540:	4293      	cmp	r3, r2
 8007542:	d100      	bne.n	8007546 <memset+0xa>
 8007544:	4770      	bx	lr
 8007546:	f803 1b01 	strb.w	r1, [r3], #1
 800754a:	e7f9      	b.n	8007540 <memset+0x4>

0800754c <__cvt>:
 800754c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007550:	ec55 4b10 	vmov	r4, r5, d0
 8007554:	2d00      	cmp	r5, #0
 8007556:	460e      	mov	r6, r1
 8007558:	4619      	mov	r1, r3
 800755a:	462b      	mov	r3, r5
 800755c:	bfbb      	ittet	lt
 800755e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007562:	461d      	movlt	r5, r3
 8007564:	2300      	movge	r3, #0
 8007566:	232d      	movlt	r3, #45	; 0x2d
 8007568:	700b      	strb	r3, [r1, #0]
 800756a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800756c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007570:	4691      	mov	r9, r2
 8007572:	f023 0820 	bic.w	r8, r3, #32
 8007576:	bfbc      	itt	lt
 8007578:	4622      	movlt	r2, r4
 800757a:	4614      	movlt	r4, r2
 800757c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007580:	d005      	beq.n	800758e <__cvt+0x42>
 8007582:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007586:	d100      	bne.n	800758a <__cvt+0x3e>
 8007588:	3601      	adds	r6, #1
 800758a:	2102      	movs	r1, #2
 800758c:	e000      	b.n	8007590 <__cvt+0x44>
 800758e:	2103      	movs	r1, #3
 8007590:	ab03      	add	r3, sp, #12
 8007592:	9301      	str	r3, [sp, #4]
 8007594:	ab02      	add	r3, sp, #8
 8007596:	9300      	str	r3, [sp, #0]
 8007598:	ec45 4b10 	vmov	d0, r4, r5
 800759c:	4653      	mov	r3, sl
 800759e:	4632      	mov	r2, r6
 80075a0:	f000 fcea 	bl	8007f78 <_dtoa_r>
 80075a4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80075a8:	4607      	mov	r7, r0
 80075aa:	d102      	bne.n	80075b2 <__cvt+0x66>
 80075ac:	f019 0f01 	tst.w	r9, #1
 80075b0:	d022      	beq.n	80075f8 <__cvt+0xac>
 80075b2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80075b6:	eb07 0906 	add.w	r9, r7, r6
 80075ba:	d110      	bne.n	80075de <__cvt+0x92>
 80075bc:	783b      	ldrb	r3, [r7, #0]
 80075be:	2b30      	cmp	r3, #48	; 0x30
 80075c0:	d10a      	bne.n	80075d8 <__cvt+0x8c>
 80075c2:	2200      	movs	r2, #0
 80075c4:	2300      	movs	r3, #0
 80075c6:	4620      	mov	r0, r4
 80075c8:	4629      	mov	r1, r5
 80075ca:	f7f9 fa7d 	bl	8000ac8 <__aeabi_dcmpeq>
 80075ce:	b918      	cbnz	r0, 80075d8 <__cvt+0x8c>
 80075d0:	f1c6 0601 	rsb	r6, r6, #1
 80075d4:	f8ca 6000 	str.w	r6, [sl]
 80075d8:	f8da 3000 	ldr.w	r3, [sl]
 80075dc:	4499      	add	r9, r3
 80075de:	2200      	movs	r2, #0
 80075e0:	2300      	movs	r3, #0
 80075e2:	4620      	mov	r0, r4
 80075e4:	4629      	mov	r1, r5
 80075e6:	f7f9 fa6f 	bl	8000ac8 <__aeabi_dcmpeq>
 80075ea:	b108      	cbz	r0, 80075f0 <__cvt+0xa4>
 80075ec:	f8cd 900c 	str.w	r9, [sp, #12]
 80075f0:	2230      	movs	r2, #48	; 0x30
 80075f2:	9b03      	ldr	r3, [sp, #12]
 80075f4:	454b      	cmp	r3, r9
 80075f6:	d307      	bcc.n	8007608 <__cvt+0xbc>
 80075f8:	9b03      	ldr	r3, [sp, #12]
 80075fa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80075fc:	1bdb      	subs	r3, r3, r7
 80075fe:	4638      	mov	r0, r7
 8007600:	6013      	str	r3, [r2, #0]
 8007602:	b004      	add	sp, #16
 8007604:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007608:	1c59      	adds	r1, r3, #1
 800760a:	9103      	str	r1, [sp, #12]
 800760c:	701a      	strb	r2, [r3, #0]
 800760e:	e7f0      	b.n	80075f2 <__cvt+0xa6>

08007610 <__exponent>:
 8007610:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007612:	4603      	mov	r3, r0
 8007614:	2900      	cmp	r1, #0
 8007616:	bfb8      	it	lt
 8007618:	4249      	neglt	r1, r1
 800761a:	f803 2b02 	strb.w	r2, [r3], #2
 800761e:	bfb4      	ite	lt
 8007620:	222d      	movlt	r2, #45	; 0x2d
 8007622:	222b      	movge	r2, #43	; 0x2b
 8007624:	2909      	cmp	r1, #9
 8007626:	7042      	strb	r2, [r0, #1]
 8007628:	dd2a      	ble.n	8007680 <__exponent+0x70>
 800762a:	f10d 0407 	add.w	r4, sp, #7
 800762e:	46a4      	mov	ip, r4
 8007630:	270a      	movs	r7, #10
 8007632:	46a6      	mov	lr, r4
 8007634:	460a      	mov	r2, r1
 8007636:	fb91 f6f7 	sdiv	r6, r1, r7
 800763a:	fb07 1516 	mls	r5, r7, r6, r1
 800763e:	3530      	adds	r5, #48	; 0x30
 8007640:	2a63      	cmp	r2, #99	; 0x63
 8007642:	f104 34ff 	add.w	r4, r4, #4294967295
 8007646:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800764a:	4631      	mov	r1, r6
 800764c:	dcf1      	bgt.n	8007632 <__exponent+0x22>
 800764e:	3130      	adds	r1, #48	; 0x30
 8007650:	f1ae 0502 	sub.w	r5, lr, #2
 8007654:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007658:	1c44      	adds	r4, r0, #1
 800765a:	4629      	mov	r1, r5
 800765c:	4561      	cmp	r1, ip
 800765e:	d30a      	bcc.n	8007676 <__exponent+0x66>
 8007660:	f10d 0209 	add.w	r2, sp, #9
 8007664:	eba2 020e 	sub.w	r2, r2, lr
 8007668:	4565      	cmp	r5, ip
 800766a:	bf88      	it	hi
 800766c:	2200      	movhi	r2, #0
 800766e:	4413      	add	r3, r2
 8007670:	1a18      	subs	r0, r3, r0
 8007672:	b003      	add	sp, #12
 8007674:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007676:	f811 2b01 	ldrb.w	r2, [r1], #1
 800767a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800767e:	e7ed      	b.n	800765c <__exponent+0x4c>
 8007680:	2330      	movs	r3, #48	; 0x30
 8007682:	3130      	adds	r1, #48	; 0x30
 8007684:	7083      	strb	r3, [r0, #2]
 8007686:	70c1      	strb	r1, [r0, #3]
 8007688:	1d03      	adds	r3, r0, #4
 800768a:	e7f1      	b.n	8007670 <__exponent+0x60>

0800768c <_printf_float>:
 800768c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007690:	ed2d 8b02 	vpush	{d8}
 8007694:	b08d      	sub	sp, #52	; 0x34
 8007696:	460c      	mov	r4, r1
 8007698:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800769c:	4616      	mov	r6, r2
 800769e:	461f      	mov	r7, r3
 80076a0:	4605      	mov	r5, r0
 80076a2:	f001 fa57 	bl	8008b54 <_localeconv_r>
 80076a6:	f8d0 a000 	ldr.w	sl, [r0]
 80076aa:	4650      	mov	r0, sl
 80076ac:	f7f8 fd90 	bl	80001d0 <strlen>
 80076b0:	2300      	movs	r3, #0
 80076b2:	930a      	str	r3, [sp, #40]	; 0x28
 80076b4:	6823      	ldr	r3, [r4, #0]
 80076b6:	9305      	str	r3, [sp, #20]
 80076b8:	f8d8 3000 	ldr.w	r3, [r8]
 80076bc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80076c0:	3307      	adds	r3, #7
 80076c2:	f023 0307 	bic.w	r3, r3, #7
 80076c6:	f103 0208 	add.w	r2, r3, #8
 80076ca:	f8c8 2000 	str.w	r2, [r8]
 80076ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80076d6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80076da:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80076de:	9307      	str	r3, [sp, #28]
 80076e0:	f8cd 8018 	str.w	r8, [sp, #24]
 80076e4:	ee08 0a10 	vmov	s16, r0
 80076e8:	4b9f      	ldr	r3, [pc, #636]	; (8007968 <_printf_float+0x2dc>)
 80076ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80076ee:	f04f 32ff 	mov.w	r2, #4294967295
 80076f2:	f7f9 fa1b 	bl	8000b2c <__aeabi_dcmpun>
 80076f6:	bb88      	cbnz	r0, 800775c <_printf_float+0xd0>
 80076f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80076fc:	4b9a      	ldr	r3, [pc, #616]	; (8007968 <_printf_float+0x2dc>)
 80076fe:	f04f 32ff 	mov.w	r2, #4294967295
 8007702:	f7f9 f9f5 	bl	8000af0 <__aeabi_dcmple>
 8007706:	bb48      	cbnz	r0, 800775c <_printf_float+0xd0>
 8007708:	2200      	movs	r2, #0
 800770a:	2300      	movs	r3, #0
 800770c:	4640      	mov	r0, r8
 800770e:	4649      	mov	r1, r9
 8007710:	f7f9 f9e4 	bl	8000adc <__aeabi_dcmplt>
 8007714:	b110      	cbz	r0, 800771c <_printf_float+0x90>
 8007716:	232d      	movs	r3, #45	; 0x2d
 8007718:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800771c:	4b93      	ldr	r3, [pc, #588]	; (800796c <_printf_float+0x2e0>)
 800771e:	4894      	ldr	r0, [pc, #592]	; (8007970 <_printf_float+0x2e4>)
 8007720:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007724:	bf94      	ite	ls
 8007726:	4698      	movls	r8, r3
 8007728:	4680      	movhi	r8, r0
 800772a:	2303      	movs	r3, #3
 800772c:	6123      	str	r3, [r4, #16]
 800772e:	9b05      	ldr	r3, [sp, #20]
 8007730:	f023 0204 	bic.w	r2, r3, #4
 8007734:	6022      	str	r2, [r4, #0]
 8007736:	f04f 0900 	mov.w	r9, #0
 800773a:	9700      	str	r7, [sp, #0]
 800773c:	4633      	mov	r3, r6
 800773e:	aa0b      	add	r2, sp, #44	; 0x2c
 8007740:	4621      	mov	r1, r4
 8007742:	4628      	mov	r0, r5
 8007744:	f000 f9d8 	bl	8007af8 <_printf_common>
 8007748:	3001      	adds	r0, #1
 800774a:	f040 8090 	bne.w	800786e <_printf_float+0x1e2>
 800774e:	f04f 30ff 	mov.w	r0, #4294967295
 8007752:	b00d      	add	sp, #52	; 0x34
 8007754:	ecbd 8b02 	vpop	{d8}
 8007758:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800775c:	4642      	mov	r2, r8
 800775e:	464b      	mov	r3, r9
 8007760:	4640      	mov	r0, r8
 8007762:	4649      	mov	r1, r9
 8007764:	f7f9 f9e2 	bl	8000b2c <__aeabi_dcmpun>
 8007768:	b140      	cbz	r0, 800777c <_printf_float+0xf0>
 800776a:	464b      	mov	r3, r9
 800776c:	2b00      	cmp	r3, #0
 800776e:	bfbc      	itt	lt
 8007770:	232d      	movlt	r3, #45	; 0x2d
 8007772:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007776:	487f      	ldr	r0, [pc, #508]	; (8007974 <_printf_float+0x2e8>)
 8007778:	4b7f      	ldr	r3, [pc, #508]	; (8007978 <_printf_float+0x2ec>)
 800777a:	e7d1      	b.n	8007720 <_printf_float+0x94>
 800777c:	6863      	ldr	r3, [r4, #4]
 800777e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007782:	9206      	str	r2, [sp, #24]
 8007784:	1c5a      	adds	r2, r3, #1
 8007786:	d13f      	bne.n	8007808 <_printf_float+0x17c>
 8007788:	2306      	movs	r3, #6
 800778a:	6063      	str	r3, [r4, #4]
 800778c:	9b05      	ldr	r3, [sp, #20]
 800778e:	6861      	ldr	r1, [r4, #4]
 8007790:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007794:	2300      	movs	r3, #0
 8007796:	9303      	str	r3, [sp, #12]
 8007798:	ab0a      	add	r3, sp, #40	; 0x28
 800779a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800779e:	ab09      	add	r3, sp, #36	; 0x24
 80077a0:	ec49 8b10 	vmov	d0, r8, r9
 80077a4:	9300      	str	r3, [sp, #0]
 80077a6:	6022      	str	r2, [r4, #0]
 80077a8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80077ac:	4628      	mov	r0, r5
 80077ae:	f7ff fecd 	bl	800754c <__cvt>
 80077b2:	9b06      	ldr	r3, [sp, #24]
 80077b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80077b6:	2b47      	cmp	r3, #71	; 0x47
 80077b8:	4680      	mov	r8, r0
 80077ba:	d108      	bne.n	80077ce <_printf_float+0x142>
 80077bc:	1cc8      	adds	r0, r1, #3
 80077be:	db02      	blt.n	80077c6 <_printf_float+0x13a>
 80077c0:	6863      	ldr	r3, [r4, #4]
 80077c2:	4299      	cmp	r1, r3
 80077c4:	dd41      	ble.n	800784a <_printf_float+0x1be>
 80077c6:	f1ab 0b02 	sub.w	fp, fp, #2
 80077ca:	fa5f fb8b 	uxtb.w	fp, fp
 80077ce:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80077d2:	d820      	bhi.n	8007816 <_printf_float+0x18a>
 80077d4:	3901      	subs	r1, #1
 80077d6:	465a      	mov	r2, fp
 80077d8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80077dc:	9109      	str	r1, [sp, #36]	; 0x24
 80077de:	f7ff ff17 	bl	8007610 <__exponent>
 80077e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80077e4:	1813      	adds	r3, r2, r0
 80077e6:	2a01      	cmp	r2, #1
 80077e8:	4681      	mov	r9, r0
 80077ea:	6123      	str	r3, [r4, #16]
 80077ec:	dc02      	bgt.n	80077f4 <_printf_float+0x168>
 80077ee:	6822      	ldr	r2, [r4, #0]
 80077f0:	07d2      	lsls	r2, r2, #31
 80077f2:	d501      	bpl.n	80077f8 <_printf_float+0x16c>
 80077f4:	3301      	adds	r3, #1
 80077f6:	6123      	str	r3, [r4, #16]
 80077f8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d09c      	beq.n	800773a <_printf_float+0xae>
 8007800:	232d      	movs	r3, #45	; 0x2d
 8007802:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007806:	e798      	b.n	800773a <_printf_float+0xae>
 8007808:	9a06      	ldr	r2, [sp, #24]
 800780a:	2a47      	cmp	r2, #71	; 0x47
 800780c:	d1be      	bne.n	800778c <_printf_float+0x100>
 800780e:	2b00      	cmp	r3, #0
 8007810:	d1bc      	bne.n	800778c <_printf_float+0x100>
 8007812:	2301      	movs	r3, #1
 8007814:	e7b9      	b.n	800778a <_printf_float+0xfe>
 8007816:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800781a:	d118      	bne.n	800784e <_printf_float+0x1c2>
 800781c:	2900      	cmp	r1, #0
 800781e:	6863      	ldr	r3, [r4, #4]
 8007820:	dd0b      	ble.n	800783a <_printf_float+0x1ae>
 8007822:	6121      	str	r1, [r4, #16]
 8007824:	b913      	cbnz	r3, 800782c <_printf_float+0x1a0>
 8007826:	6822      	ldr	r2, [r4, #0]
 8007828:	07d0      	lsls	r0, r2, #31
 800782a:	d502      	bpl.n	8007832 <_printf_float+0x1a6>
 800782c:	3301      	adds	r3, #1
 800782e:	440b      	add	r3, r1
 8007830:	6123      	str	r3, [r4, #16]
 8007832:	65a1      	str	r1, [r4, #88]	; 0x58
 8007834:	f04f 0900 	mov.w	r9, #0
 8007838:	e7de      	b.n	80077f8 <_printf_float+0x16c>
 800783a:	b913      	cbnz	r3, 8007842 <_printf_float+0x1b6>
 800783c:	6822      	ldr	r2, [r4, #0]
 800783e:	07d2      	lsls	r2, r2, #31
 8007840:	d501      	bpl.n	8007846 <_printf_float+0x1ba>
 8007842:	3302      	adds	r3, #2
 8007844:	e7f4      	b.n	8007830 <_printf_float+0x1a4>
 8007846:	2301      	movs	r3, #1
 8007848:	e7f2      	b.n	8007830 <_printf_float+0x1a4>
 800784a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800784e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007850:	4299      	cmp	r1, r3
 8007852:	db05      	blt.n	8007860 <_printf_float+0x1d4>
 8007854:	6823      	ldr	r3, [r4, #0]
 8007856:	6121      	str	r1, [r4, #16]
 8007858:	07d8      	lsls	r0, r3, #31
 800785a:	d5ea      	bpl.n	8007832 <_printf_float+0x1a6>
 800785c:	1c4b      	adds	r3, r1, #1
 800785e:	e7e7      	b.n	8007830 <_printf_float+0x1a4>
 8007860:	2900      	cmp	r1, #0
 8007862:	bfd4      	ite	le
 8007864:	f1c1 0202 	rsble	r2, r1, #2
 8007868:	2201      	movgt	r2, #1
 800786a:	4413      	add	r3, r2
 800786c:	e7e0      	b.n	8007830 <_printf_float+0x1a4>
 800786e:	6823      	ldr	r3, [r4, #0]
 8007870:	055a      	lsls	r2, r3, #21
 8007872:	d407      	bmi.n	8007884 <_printf_float+0x1f8>
 8007874:	6923      	ldr	r3, [r4, #16]
 8007876:	4642      	mov	r2, r8
 8007878:	4631      	mov	r1, r6
 800787a:	4628      	mov	r0, r5
 800787c:	47b8      	blx	r7
 800787e:	3001      	adds	r0, #1
 8007880:	d12c      	bne.n	80078dc <_printf_float+0x250>
 8007882:	e764      	b.n	800774e <_printf_float+0xc2>
 8007884:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007888:	f240 80e0 	bls.w	8007a4c <_printf_float+0x3c0>
 800788c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007890:	2200      	movs	r2, #0
 8007892:	2300      	movs	r3, #0
 8007894:	f7f9 f918 	bl	8000ac8 <__aeabi_dcmpeq>
 8007898:	2800      	cmp	r0, #0
 800789a:	d034      	beq.n	8007906 <_printf_float+0x27a>
 800789c:	4a37      	ldr	r2, [pc, #220]	; (800797c <_printf_float+0x2f0>)
 800789e:	2301      	movs	r3, #1
 80078a0:	4631      	mov	r1, r6
 80078a2:	4628      	mov	r0, r5
 80078a4:	47b8      	blx	r7
 80078a6:	3001      	adds	r0, #1
 80078a8:	f43f af51 	beq.w	800774e <_printf_float+0xc2>
 80078ac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80078b0:	429a      	cmp	r2, r3
 80078b2:	db02      	blt.n	80078ba <_printf_float+0x22e>
 80078b4:	6823      	ldr	r3, [r4, #0]
 80078b6:	07d8      	lsls	r0, r3, #31
 80078b8:	d510      	bpl.n	80078dc <_printf_float+0x250>
 80078ba:	ee18 3a10 	vmov	r3, s16
 80078be:	4652      	mov	r2, sl
 80078c0:	4631      	mov	r1, r6
 80078c2:	4628      	mov	r0, r5
 80078c4:	47b8      	blx	r7
 80078c6:	3001      	adds	r0, #1
 80078c8:	f43f af41 	beq.w	800774e <_printf_float+0xc2>
 80078cc:	f04f 0800 	mov.w	r8, #0
 80078d0:	f104 091a 	add.w	r9, r4, #26
 80078d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078d6:	3b01      	subs	r3, #1
 80078d8:	4543      	cmp	r3, r8
 80078da:	dc09      	bgt.n	80078f0 <_printf_float+0x264>
 80078dc:	6823      	ldr	r3, [r4, #0]
 80078de:	079b      	lsls	r3, r3, #30
 80078e0:	f100 8105 	bmi.w	8007aee <_printf_float+0x462>
 80078e4:	68e0      	ldr	r0, [r4, #12]
 80078e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078e8:	4298      	cmp	r0, r3
 80078ea:	bfb8      	it	lt
 80078ec:	4618      	movlt	r0, r3
 80078ee:	e730      	b.n	8007752 <_printf_float+0xc6>
 80078f0:	2301      	movs	r3, #1
 80078f2:	464a      	mov	r2, r9
 80078f4:	4631      	mov	r1, r6
 80078f6:	4628      	mov	r0, r5
 80078f8:	47b8      	blx	r7
 80078fa:	3001      	adds	r0, #1
 80078fc:	f43f af27 	beq.w	800774e <_printf_float+0xc2>
 8007900:	f108 0801 	add.w	r8, r8, #1
 8007904:	e7e6      	b.n	80078d4 <_printf_float+0x248>
 8007906:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007908:	2b00      	cmp	r3, #0
 800790a:	dc39      	bgt.n	8007980 <_printf_float+0x2f4>
 800790c:	4a1b      	ldr	r2, [pc, #108]	; (800797c <_printf_float+0x2f0>)
 800790e:	2301      	movs	r3, #1
 8007910:	4631      	mov	r1, r6
 8007912:	4628      	mov	r0, r5
 8007914:	47b8      	blx	r7
 8007916:	3001      	adds	r0, #1
 8007918:	f43f af19 	beq.w	800774e <_printf_float+0xc2>
 800791c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007920:	4313      	orrs	r3, r2
 8007922:	d102      	bne.n	800792a <_printf_float+0x29e>
 8007924:	6823      	ldr	r3, [r4, #0]
 8007926:	07d9      	lsls	r1, r3, #31
 8007928:	d5d8      	bpl.n	80078dc <_printf_float+0x250>
 800792a:	ee18 3a10 	vmov	r3, s16
 800792e:	4652      	mov	r2, sl
 8007930:	4631      	mov	r1, r6
 8007932:	4628      	mov	r0, r5
 8007934:	47b8      	blx	r7
 8007936:	3001      	adds	r0, #1
 8007938:	f43f af09 	beq.w	800774e <_printf_float+0xc2>
 800793c:	f04f 0900 	mov.w	r9, #0
 8007940:	f104 0a1a 	add.w	sl, r4, #26
 8007944:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007946:	425b      	negs	r3, r3
 8007948:	454b      	cmp	r3, r9
 800794a:	dc01      	bgt.n	8007950 <_printf_float+0x2c4>
 800794c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800794e:	e792      	b.n	8007876 <_printf_float+0x1ea>
 8007950:	2301      	movs	r3, #1
 8007952:	4652      	mov	r2, sl
 8007954:	4631      	mov	r1, r6
 8007956:	4628      	mov	r0, r5
 8007958:	47b8      	blx	r7
 800795a:	3001      	adds	r0, #1
 800795c:	f43f aef7 	beq.w	800774e <_printf_float+0xc2>
 8007960:	f109 0901 	add.w	r9, r9, #1
 8007964:	e7ee      	b.n	8007944 <_printf_float+0x2b8>
 8007966:	bf00      	nop
 8007968:	7fefffff 	.word	0x7fefffff
 800796c:	0800a468 	.word	0x0800a468
 8007970:	0800a46c 	.word	0x0800a46c
 8007974:	0800a474 	.word	0x0800a474
 8007978:	0800a470 	.word	0x0800a470
 800797c:	0800a478 	.word	0x0800a478
 8007980:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007982:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007984:	429a      	cmp	r2, r3
 8007986:	bfa8      	it	ge
 8007988:	461a      	movge	r2, r3
 800798a:	2a00      	cmp	r2, #0
 800798c:	4691      	mov	r9, r2
 800798e:	dc37      	bgt.n	8007a00 <_printf_float+0x374>
 8007990:	f04f 0b00 	mov.w	fp, #0
 8007994:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007998:	f104 021a 	add.w	r2, r4, #26
 800799c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800799e:	9305      	str	r3, [sp, #20]
 80079a0:	eba3 0309 	sub.w	r3, r3, r9
 80079a4:	455b      	cmp	r3, fp
 80079a6:	dc33      	bgt.n	8007a10 <_printf_float+0x384>
 80079a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80079ac:	429a      	cmp	r2, r3
 80079ae:	db3b      	blt.n	8007a28 <_printf_float+0x39c>
 80079b0:	6823      	ldr	r3, [r4, #0]
 80079b2:	07da      	lsls	r2, r3, #31
 80079b4:	d438      	bmi.n	8007a28 <_printf_float+0x39c>
 80079b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079b8:	9a05      	ldr	r2, [sp, #20]
 80079ba:	9909      	ldr	r1, [sp, #36]	; 0x24
 80079bc:	1a9a      	subs	r2, r3, r2
 80079be:	eba3 0901 	sub.w	r9, r3, r1
 80079c2:	4591      	cmp	r9, r2
 80079c4:	bfa8      	it	ge
 80079c6:	4691      	movge	r9, r2
 80079c8:	f1b9 0f00 	cmp.w	r9, #0
 80079cc:	dc35      	bgt.n	8007a3a <_printf_float+0x3ae>
 80079ce:	f04f 0800 	mov.w	r8, #0
 80079d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80079d6:	f104 0a1a 	add.w	sl, r4, #26
 80079da:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80079de:	1a9b      	subs	r3, r3, r2
 80079e0:	eba3 0309 	sub.w	r3, r3, r9
 80079e4:	4543      	cmp	r3, r8
 80079e6:	f77f af79 	ble.w	80078dc <_printf_float+0x250>
 80079ea:	2301      	movs	r3, #1
 80079ec:	4652      	mov	r2, sl
 80079ee:	4631      	mov	r1, r6
 80079f0:	4628      	mov	r0, r5
 80079f2:	47b8      	blx	r7
 80079f4:	3001      	adds	r0, #1
 80079f6:	f43f aeaa 	beq.w	800774e <_printf_float+0xc2>
 80079fa:	f108 0801 	add.w	r8, r8, #1
 80079fe:	e7ec      	b.n	80079da <_printf_float+0x34e>
 8007a00:	4613      	mov	r3, r2
 8007a02:	4631      	mov	r1, r6
 8007a04:	4642      	mov	r2, r8
 8007a06:	4628      	mov	r0, r5
 8007a08:	47b8      	blx	r7
 8007a0a:	3001      	adds	r0, #1
 8007a0c:	d1c0      	bne.n	8007990 <_printf_float+0x304>
 8007a0e:	e69e      	b.n	800774e <_printf_float+0xc2>
 8007a10:	2301      	movs	r3, #1
 8007a12:	4631      	mov	r1, r6
 8007a14:	4628      	mov	r0, r5
 8007a16:	9205      	str	r2, [sp, #20]
 8007a18:	47b8      	blx	r7
 8007a1a:	3001      	adds	r0, #1
 8007a1c:	f43f ae97 	beq.w	800774e <_printf_float+0xc2>
 8007a20:	9a05      	ldr	r2, [sp, #20]
 8007a22:	f10b 0b01 	add.w	fp, fp, #1
 8007a26:	e7b9      	b.n	800799c <_printf_float+0x310>
 8007a28:	ee18 3a10 	vmov	r3, s16
 8007a2c:	4652      	mov	r2, sl
 8007a2e:	4631      	mov	r1, r6
 8007a30:	4628      	mov	r0, r5
 8007a32:	47b8      	blx	r7
 8007a34:	3001      	adds	r0, #1
 8007a36:	d1be      	bne.n	80079b6 <_printf_float+0x32a>
 8007a38:	e689      	b.n	800774e <_printf_float+0xc2>
 8007a3a:	9a05      	ldr	r2, [sp, #20]
 8007a3c:	464b      	mov	r3, r9
 8007a3e:	4442      	add	r2, r8
 8007a40:	4631      	mov	r1, r6
 8007a42:	4628      	mov	r0, r5
 8007a44:	47b8      	blx	r7
 8007a46:	3001      	adds	r0, #1
 8007a48:	d1c1      	bne.n	80079ce <_printf_float+0x342>
 8007a4a:	e680      	b.n	800774e <_printf_float+0xc2>
 8007a4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a4e:	2a01      	cmp	r2, #1
 8007a50:	dc01      	bgt.n	8007a56 <_printf_float+0x3ca>
 8007a52:	07db      	lsls	r3, r3, #31
 8007a54:	d538      	bpl.n	8007ac8 <_printf_float+0x43c>
 8007a56:	2301      	movs	r3, #1
 8007a58:	4642      	mov	r2, r8
 8007a5a:	4631      	mov	r1, r6
 8007a5c:	4628      	mov	r0, r5
 8007a5e:	47b8      	blx	r7
 8007a60:	3001      	adds	r0, #1
 8007a62:	f43f ae74 	beq.w	800774e <_printf_float+0xc2>
 8007a66:	ee18 3a10 	vmov	r3, s16
 8007a6a:	4652      	mov	r2, sl
 8007a6c:	4631      	mov	r1, r6
 8007a6e:	4628      	mov	r0, r5
 8007a70:	47b8      	blx	r7
 8007a72:	3001      	adds	r0, #1
 8007a74:	f43f ae6b 	beq.w	800774e <_printf_float+0xc2>
 8007a78:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007a7c:	2200      	movs	r2, #0
 8007a7e:	2300      	movs	r3, #0
 8007a80:	f7f9 f822 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a84:	b9d8      	cbnz	r0, 8007abe <_printf_float+0x432>
 8007a86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a88:	f108 0201 	add.w	r2, r8, #1
 8007a8c:	3b01      	subs	r3, #1
 8007a8e:	4631      	mov	r1, r6
 8007a90:	4628      	mov	r0, r5
 8007a92:	47b8      	blx	r7
 8007a94:	3001      	adds	r0, #1
 8007a96:	d10e      	bne.n	8007ab6 <_printf_float+0x42a>
 8007a98:	e659      	b.n	800774e <_printf_float+0xc2>
 8007a9a:	2301      	movs	r3, #1
 8007a9c:	4652      	mov	r2, sl
 8007a9e:	4631      	mov	r1, r6
 8007aa0:	4628      	mov	r0, r5
 8007aa2:	47b8      	blx	r7
 8007aa4:	3001      	adds	r0, #1
 8007aa6:	f43f ae52 	beq.w	800774e <_printf_float+0xc2>
 8007aaa:	f108 0801 	add.w	r8, r8, #1
 8007aae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ab0:	3b01      	subs	r3, #1
 8007ab2:	4543      	cmp	r3, r8
 8007ab4:	dcf1      	bgt.n	8007a9a <_printf_float+0x40e>
 8007ab6:	464b      	mov	r3, r9
 8007ab8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007abc:	e6dc      	b.n	8007878 <_printf_float+0x1ec>
 8007abe:	f04f 0800 	mov.w	r8, #0
 8007ac2:	f104 0a1a 	add.w	sl, r4, #26
 8007ac6:	e7f2      	b.n	8007aae <_printf_float+0x422>
 8007ac8:	2301      	movs	r3, #1
 8007aca:	4642      	mov	r2, r8
 8007acc:	e7df      	b.n	8007a8e <_printf_float+0x402>
 8007ace:	2301      	movs	r3, #1
 8007ad0:	464a      	mov	r2, r9
 8007ad2:	4631      	mov	r1, r6
 8007ad4:	4628      	mov	r0, r5
 8007ad6:	47b8      	blx	r7
 8007ad8:	3001      	adds	r0, #1
 8007ada:	f43f ae38 	beq.w	800774e <_printf_float+0xc2>
 8007ade:	f108 0801 	add.w	r8, r8, #1
 8007ae2:	68e3      	ldr	r3, [r4, #12]
 8007ae4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007ae6:	1a5b      	subs	r3, r3, r1
 8007ae8:	4543      	cmp	r3, r8
 8007aea:	dcf0      	bgt.n	8007ace <_printf_float+0x442>
 8007aec:	e6fa      	b.n	80078e4 <_printf_float+0x258>
 8007aee:	f04f 0800 	mov.w	r8, #0
 8007af2:	f104 0919 	add.w	r9, r4, #25
 8007af6:	e7f4      	b.n	8007ae2 <_printf_float+0x456>

08007af8 <_printf_common>:
 8007af8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007afc:	4616      	mov	r6, r2
 8007afe:	4699      	mov	r9, r3
 8007b00:	688a      	ldr	r2, [r1, #8]
 8007b02:	690b      	ldr	r3, [r1, #16]
 8007b04:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	bfb8      	it	lt
 8007b0c:	4613      	movlt	r3, r2
 8007b0e:	6033      	str	r3, [r6, #0]
 8007b10:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007b14:	4607      	mov	r7, r0
 8007b16:	460c      	mov	r4, r1
 8007b18:	b10a      	cbz	r2, 8007b1e <_printf_common+0x26>
 8007b1a:	3301      	adds	r3, #1
 8007b1c:	6033      	str	r3, [r6, #0]
 8007b1e:	6823      	ldr	r3, [r4, #0]
 8007b20:	0699      	lsls	r1, r3, #26
 8007b22:	bf42      	ittt	mi
 8007b24:	6833      	ldrmi	r3, [r6, #0]
 8007b26:	3302      	addmi	r3, #2
 8007b28:	6033      	strmi	r3, [r6, #0]
 8007b2a:	6825      	ldr	r5, [r4, #0]
 8007b2c:	f015 0506 	ands.w	r5, r5, #6
 8007b30:	d106      	bne.n	8007b40 <_printf_common+0x48>
 8007b32:	f104 0a19 	add.w	sl, r4, #25
 8007b36:	68e3      	ldr	r3, [r4, #12]
 8007b38:	6832      	ldr	r2, [r6, #0]
 8007b3a:	1a9b      	subs	r3, r3, r2
 8007b3c:	42ab      	cmp	r3, r5
 8007b3e:	dc26      	bgt.n	8007b8e <_printf_common+0x96>
 8007b40:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007b44:	1e13      	subs	r3, r2, #0
 8007b46:	6822      	ldr	r2, [r4, #0]
 8007b48:	bf18      	it	ne
 8007b4a:	2301      	movne	r3, #1
 8007b4c:	0692      	lsls	r2, r2, #26
 8007b4e:	d42b      	bmi.n	8007ba8 <_printf_common+0xb0>
 8007b50:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007b54:	4649      	mov	r1, r9
 8007b56:	4638      	mov	r0, r7
 8007b58:	47c0      	blx	r8
 8007b5a:	3001      	adds	r0, #1
 8007b5c:	d01e      	beq.n	8007b9c <_printf_common+0xa4>
 8007b5e:	6823      	ldr	r3, [r4, #0]
 8007b60:	68e5      	ldr	r5, [r4, #12]
 8007b62:	6832      	ldr	r2, [r6, #0]
 8007b64:	f003 0306 	and.w	r3, r3, #6
 8007b68:	2b04      	cmp	r3, #4
 8007b6a:	bf08      	it	eq
 8007b6c:	1aad      	subeq	r5, r5, r2
 8007b6e:	68a3      	ldr	r3, [r4, #8]
 8007b70:	6922      	ldr	r2, [r4, #16]
 8007b72:	bf0c      	ite	eq
 8007b74:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007b78:	2500      	movne	r5, #0
 8007b7a:	4293      	cmp	r3, r2
 8007b7c:	bfc4      	itt	gt
 8007b7e:	1a9b      	subgt	r3, r3, r2
 8007b80:	18ed      	addgt	r5, r5, r3
 8007b82:	2600      	movs	r6, #0
 8007b84:	341a      	adds	r4, #26
 8007b86:	42b5      	cmp	r5, r6
 8007b88:	d11a      	bne.n	8007bc0 <_printf_common+0xc8>
 8007b8a:	2000      	movs	r0, #0
 8007b8c:	e008      	b.n	8007ba0 <_printf_common+0xa8>
 8007b8e:	2301      	movs	r3, #1
 8007b90:	4652      	mov	r2, sl
 8007b92:	4649      	mov	r1, r9
 8007b94:	4638      	mov	r0, r7
 8007b96:	47c0      	blx	r8
 8007b98:	3001      	adds	r0, #1
 8007b9a:	d103      	bne.n	8007ba4 <_printf_common+0xac>
 8007b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8007ba0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ba4:	3501      	adds	r5, #1
 8007ba6:	e7c6      	b.n	8007b36 <_printf_common+0x3e>
 8007ba8:	18e1      	adds	r1, r4, r3
 8007baa:	1c5a      	adds	r2, r3, #1
 8007bac:	2030      	movs	r0, #48	; 0x30
 8007bae:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007bb2:	4422      	add	r2, r4
 8007bb4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007bb8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007bbc:	3302      	adds	r3, #2
 8007bbe:	e7c7      	b.n	8007b50 <_printf_common+0x58>
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	4622      	mov	r2, r4
 8007bc4:	4649      	mov	r1, r9
 8007bc6:	4638      	mov	r0, r7
 8007bc8:	47c0      	blx	r8
 8007bca:	3001      	adds	r0, #1
 8007bcc:	d0e6      	beq.n	8007b9c <_printf_common+0xa4>
 8007bce:	3601      	adds	r6, #1
 8007bd0:	e7d9      	b.n	8007b86 <_printf_common+0x8e>
	...

08007bd4 <_printf_i>:
 8007bd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007bd8:	7e0f      	ldrb	r7, [r1, #24]
 8007bda:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007bdc:	2f78      	cmp	r7, #120	; 0x78
 8007bde:	4691      	mov	r9, r2
 8007be0:	4680      	mov	r8, r0
 8007be2:	460c      	mov	r4, r1
 8007be4:	469a      	mov	sl, r3
 8007be6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007bea:	d807      	bhi.n	8007bfc <_printf_i+0x28>
 8007bec:	2f62      	cmp	r7, #98	; 0x62
 8007bee:	d80a      	bhi.n	8007c06 <_printf_i+0x32>
 8007bf0:	2f00      	cmp	r7, #0
 8007bf2:	f000 80d8 	beq.w	8007da6 <_printf_i+0x1d2>
 8007bf6:	2f58      	cmp	r7, #88	; 0x58
 8007bf8:	f000 80a3 	beq.w	8007d42 <_printf_i+0x16e>
 8007bfc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007c00:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007c04:	e03a      	b.n	8007c7c <_printf_i+0xa8>
 8007c06:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007c0a:	2b15      	cmp	r3, #21
 8007c0c:	d8f6      	bhi.n	8007bfc <_printf_i+0x28>
 8007c0e:	a101      	add	r1, pc, #4	; (adr r1, 8007c14 <_printf_i+0x40>)
 8007c10:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007c14:	08007c6d 	.word	0x08007c6d
 8007c18:	08007c81 	.word	0x08007c81
 8007c1c:	08007bfd 	.word	0x08007bfd
 8007c20:	08007bfd 	.word	0x08007bfd
 8007c24:	08007bfd 	.word	0x08007bfd
 8007c28:	08007bfd 	.word	0x08007bfd
 8007c2c:	08007c81 	.word	0x08007c81
 8007c30:	08007bfd 	.word	0x08007bfd
 8007c34:	08007bfd 	.word	0x08007bfd
 8007c38:	08007bfd 	.word	0x08007bfd
 8007c3c:	08007bfd 	.word	0x08007bfd
 8007c40:	08007d8d 	.word	0x08007d8d
 8007c44:	08007cb1 	.word	0x08007cb1
 8007c48:	08007d6f 	.word	0x08007d6f
 8007c4c:	08007bfd 	.word	0x08007bfd
 8007c50:	08007bfd 	.word	0x08007bfd
 8007c54:	08007daf 	.word	0x08007daf
 8007c58:	08007bfd 	.word	0x08007bfd
 8007c5c:	08007cb1 	.word	0x08007cb1
 8007c60:	08007bfd 	.word	0x08007bfd
 8007c64:	08007bfd 	.word	0x08007bfd
 8007c68:	08007d77 	.word	0x08007d77
 8007c6c:	682b      	ldr	r3, [r5, #0]
 8007c6e:	1d1a      	adds	r2, r3, #4
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	602a      	str	r2, [r5, #0]
 8007c74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007c78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007c7c:	2301      	movs	r3, #1
 8007c7e:	e0a3      	b.n	8007dc8 <_printf_i+0x1f4>
 8007c80:	6820      	ldr	r0, [r4, #0]
 8007c82:	6829      	ldr	r1, [r5, #0]
 8007c84:	0606      	lsls	r6, r0, #24
 8007c86:	f101 0304 	add.w	r3, r1, #4
 8007c8a:	d50a      	bpl.n	8007ca2 <_printf_i+0xce>
 8007c8c:	680e      	ldr	r6, [r1, #0]
 8007c8e:	602b      	str	r3, [r5, #0]
 8007c90:	2e00      	cmp	r6, #0
 8007c92:	da03      	bge.n	8007c9c <_printf_i+0xc8>
 8007c94:	232d      	movs	r3, #45	; 0x2d
 8007c96:	4276      	negs	r6, r6
 8007c98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c9c:	485e      	ldr	r0, [pc, #376]	; (8007e18 <_printf_i+0x244>)
 8007c9e:	230a      	movs	r3, #10
 8007ca0:	e019      	b.n	8007cd6 <_printf_i+0x102>
 8007ca2:	680e      	ldr	r6, [r1, #0]
 8007ca4:	602b      	str	r3, [r5, #0]
 8007ca6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007caa:	bf18      	it	ne
 8007cac:	b236      	sxthne	r6, r6
 8007cae:	e7ef      	b.n	8007c90 <_printf_i+0xbc>
 8007cb0:	682b      	ldr	r3, [r5, #0]
 8007cb2:	6820      	ldr	r0, [r4, #0]
 8007cb4:	1d19      	adds	r1, r3, #4
 8007cb6:	6029      	str	r1, [r5, #0]
 8007cb8:	0601      	lsls	r1, r0, #24
 8007cba:	d501      	bpl.n	8007cc0 <_printf_i+0xec>
 8007cbc:	681e      	ldr	r6, [r3, #0]
 8007cbe:	e002      	b.n	8007cc6 <_printf_i+0xf2>
 8007cc0:	0646      	lsls	r6, r0, #25
 8007cc2:	d5fb      	bpl.n	8007cbc <_printf_i+0xe8>
 8007cc4:	881e      	ldrh	r6, [r3, #0]
 8007cc6:	4854      	ldr	r0, [pc, #336]	; (8007e18 <_printf_i+0x244>)
 8007cc8:	2f6f      	cmp	r7, #111	; 0x6f
 8007cca:	bf0c      	ite	eq
 8007ccc:	2308      	moveq	r3, #8
 8007cce:	230a      	movne	r3, #10
 8007cd0:	2100      	movs	r1, #0
 8007cd2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007cd6:	6865      	ldr	r5, [r4, #4]
 8007cd8:	60a5      	str	r5, [r4, #8]
 8007cda:	2d00      	cmp	r5, #0
 8007cdc:	bfa2      	ittt	ge
 8007cde:	6821      	ldrge	r1, [r4, #0]
 8007ce0:	f021 0104 	bicge.w	r1, r1, #4
 8007ce4:	6021      	strge	r1, [r4, #0]
 8007ce6:	b90e      	cbnz	r6, 8007cec <_printf_i+0x118>
 8007ce8:	2d00      	cmp	r5, #0
 8007cea:	d04d      	beq.n	8007d88 <_printf_i+0x1b4>
 8007cec:	4615      	mov	r5, r2
 8007cee:	fbb6 f1f3 	udiv	r1, r6, r3
 8007cf2:	fb03 6711 	mls	r7, r3, r1, r6
 8007cf6:	5dc7      	ldrb	r7, [r0, r7]
 8007cf8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007cfc:	4637      	mov	r7, r6
 8007cfe:	42bb      	cmp	r3, r7
 8007d00:	460e      	mov	r6, r1
 8007d02:	d9f4      	bls.n	8007cee <_printf_i+0x11a>
 8007d04:	2b08      	cmp	r3, #8
 8007d06:	d10b      	bne.n	8007d20 <_printf_i+0x14c>
 8007d08:	6823      	ldr	r3, [r4, #0]
 8007d0a:	07de      	lsls	r6, r3, #31
 8007d0c:	d508      	bpl.n	8007d20 <_printf_i+0x14c>
 8007d0e:	6923      	ldr	r3, [r4, #16]
 8007d10:	6861      	ldr	r1, [r4, #4]
 8007d12:	4299      	cmp	r1, r3
 8007d14:	bfde      	ittt	le
 8007d16:	2330      	movle	r3, #48	; 0x30
 8007d18:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007d1c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007d20:	1b52      	subs	r2, r2, r5
 8007d22:	6122      	str	r2, [r4, #16]
 8007d24:	f8cd a000 	str.w	sl, [sp]
 8007d28:	464b      	mov	r3, r9
 8007d2a:	aa03      	add	r2, sp, #12
 8007d2c:	4621      	mov	r1, r4
 8007d2e:	4640      	mov	r0, r8
 8007d30:	f7ff fee2 	bl	8007af8 <_printf_common>
 8007d34:	3001      	adds	r0, #1
 8007d36:	d14c      	bne.n	8007dd2 <_printf_i+0x1fe>
 8007d38:	f04f 30ff 	mov.w	r0, #4294967295
 8007d3c:	b004      	add	sp, #16
 8007d3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d42:	4835      	ldr	r0, [pc, #212]	; (8007e18 <_printf_i+0x244>)
 8007d44:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007d48:	6829      	ldr	r1, [r5, #0]
 8007d4a:	6823      	ldr	r3, [r4, #0]
 8007d4c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007d50:	6029      	str	r1, [r5, #0]
 8007d52:	061d      	lsls	r5, r3, #24
 8007d54:	d514      	bpl.n	8007d80 <_printf_i+0x1ac>
 8007d56:	07df      	lsls	r7, r3, #31
 8007d58:	bf44      	itt	mi
 8007d5a:	f043 0320 	orrmi.w	r3, r3, #32
 8007d5e:	6023      	strmi	r3, [r4, #0]
 8007d60:	b91e      	cbnz	r6, 8007d6a <_printf_i+0x196>
 8007d62:	6823      	ldr	r3, [r4, #0]
 8007d64:	f023 0320 	bic.w	r3, r3, #32
 8007d68:	6023      	str	r3, [r4, #0]
 8007d6a:	2310      	movs	r3, #16
 8007d6c:	e7b0      	b.n	8007cd0 <_printf_i+0xfc>
 8007d6e:	6823      	ldr	r3, [r4, #0]
 8007d70:	f043 0320 	orr.w	r3, r3, #32
 8007d74:	6023      	str	r3, [r4, #0]
 8007d76:	2378      	movs	r3, #120	; 0x78
 8007d78:	4828      	ldr	r0, [pc, #160]	; (8007e1c <_printf_i+0x248>)
 8007d7a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007d7e:	e7e3      	b.n	8007d48 <_printf_i+0x174>
 8007d80:	0659      	lsls	r1, r3, #25
 8007d82:	bf48      	it	mi
 8007d84:	b2b6      	uxthmi	r6, r6
 8007d86:	e7e6      	b.n	8007d56 <_printf_i+0x182>
 8007d88:	4615      	mov	r5, r2
 8007d8a:	e7bb      	b.n	8007d04 <_printf_i+0x130>
 8007d8c:	682b      	ldr	r3, [r5, #0]
 8007d8e:	6826      	ldr	r6, [r4, #0]
 8007d90:	6961      	ldr	r1, [r4, #20]
 8007d92:	1d18      	adds	r0, r3, #4
 8007d94:	6028      	str	r0, [r5, #0]
 8007d96:	0635      	lsls	r5, r6, #24
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	d501      	bpl.n	8007da0 <_printf_i+0x1cc>
 8007d9c:	6019      	str	r1, [r3, #0]
 8007d9e:	e002      	b.n	8007da6 <_printf_i+0x1d2>
 8007da0:	0670      	lsls	r0, r6, #25
 8007da2:	d5fb      	bpl.n	8007d9c <_printf_i+0x1c8>
 8007da4:	8019      	strh	r1, [r3, #0]
 8007da6:	2300      	movs	r3, #0
 8007da8:	6123      	str	r3, [r4, #16]
 8007daa:	4615      	mov	r5, r2
 8007dac:	e7ba      	b.n	8007d24 <_printf_i+0x150>
 8007dae:	682b      	ldr	r3, [r5, #0]
 8007db0:	1d1a      	adds	r2, r3, #4
 8007db2:	602a      	str	r2, [r5, #0]
 8007db4:	681d      	ldr	r5, [r3, #0]
 8007db6:	6862      	ldr	r2, [r4, #4]
 8007db8:	2100      	movs	r1, #0
 8007dba:	4628      	mov	r0, r5
 8007dbc:	f7f8 fa10 	bl	80001e0 <memchr>
 8007dc0:	b108      	cbz	r0, 8007dc6 <_printf_i+0x1f2>
 8007dc2:	1b40      	subs	r0, r0, r5
 8007dc4:	6060      	str	r0, [r4, #4]
 8007dc6:	6863      	ldr	r3, [r4, #4]
 8007dc8:	6123      	str	r3, [r4, #16]
 8007dca:	2300      	movs	r3, #0
 8007dcc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007dd0:	e7a8      	b.n	8007d24 <_printf_i+0x150>
 8007dd2:	6923      	ldr	r3, [r4, #16]
 8007dd4:	462a      	mov	r2, r5
 8007dd6:	4649      	mov	r1, r9
 8007dd8:	4640      	mov	r0, r8
 8007dda:	47d0      	blx	sl
 8007ddc:	3001      	adds	r0, #1
 8007dde:	d0ab      	beq.n	8007d38 <_printf_i+0x164>
 8007de0:	6823      	ldr	r3, [r4, #0]
 8007de2:	079b      	lsls	r3, r3, #30
 8007de4:	d413      	bmi.n	8007e0e <_printf_i+0x23a>
 8007de6:	68e0      	ldr	r0, [r4, #12]
 8007de8:	9b03      	ldr	r3, [sp, #12]
 8007dea:	4298      	cmp	r0, r3
 8007dec:	bfb8      	it	lt
 8007dee:	4618      	movlt	r0, r3
 8007df0:	e7a4      	b.n	8007d3c <_printf_i+0x168>
 8007df2:	2301      	movs	r3, #1
 8007df4:	4632      	mov	r2, r6
 8007df6:	4649      	mov	r1, r9
 8007df8:	4640      	mov	r0, r8
 8007dfa:	47d0      	blx	sl
 8007dfc:	3001      	adds	r0, #1
 8007dfe:	d09b      	beq.n	8007d38 <_printf_i+0x164>
 8007e00:	3501      	adds	r5, #1
 8007e02:	68e3      	ldr	r3, [r4, #12]
 8007e04:	9903      	ldr	r1, [sp, #12]
 8007e06:	1a5b      	subs	r3, r3, r1
 8007e08:	42ab      	cmp	r3, r5
 8007e0a:	dcf2      	bgt.n	8007df2 <_printf_i+0x21e>
 8007e0c:	e7eb      	b.n	8007de6 <_printf_i+0x212>
 8007e0e:	2500      	movs	r5, #0
 8007e10:	f104 0619 	add.w	r6, r4, #25
 8007e14:	e7f5      	b.n	8007e02 <_printf_i+0x22e>
 8007e16:	bf00      	nop
 8007e18:	0800a47a 	.word	0x0800a47a
 8007e1c:	0800a48b 	.word	0x0800a48b

08007e20 <siprintf>:
 8007e20:	b40e      	push	{r1, r2, r3}
 8007e22:	b500      	push	{lr}
 8007e24:	b09c      	sub	sp, #112	; 0x70
 8007e26:	ab1d      	add	r3, sp, #116	; 0x74
 8007e28:	9002      	str	r0, [sp, #8]
 8007e2a:	9006      	str	r0, [sp, #24]
 8007e2c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007e30:	4809      	ldr	r0, [pc, #36]	; (8007e58 <siprintf+0x38>)
 8007e32:	9107      	str	r1, [sp, #28]
 8007e34:	9104      	str	r1, [sp, #16]
 8007e36:	4909      	ldr	r1, [pc, #36]	; (8007e5c <siprintf+0x3c>)
 8007e38:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e3c:	9105      	str	r1, [sp, #20]
 8007e3e:	6800      	ldr	r0, [r0, #0]
 8007e40:	9301      	str	r3, [sp, #4]
 8007e42:	a902      	add	r1, sp, #8
 8007e44:	f001 fb76 	bl	8009534 <_svfiprintf_r>
 8007e48:	9b02      	ldr	r3, [sp, #8]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	701a      	strb	r2, [r3, #0]
 8007e4e:	b01c      	add	sp, #112	; 0x70
 8007e50:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e54:	b003      	add	sp, #12
 8007e56:	4770      	bx	lr
 8007e58:	20000018 	.word	0x20000018
 8007e5c:	ffff0208 	.word	0xffff0208

08007e60 <quorem>:
 8007e60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e64:	6903      	ldr	r3, [r0, #16]
 8007e66:	690c      	ldr	r4, [r1, #16]
 8007e68:	42a3      	cmp	r3, r4
 8007e6a:	4607      	mov	r7, r0
 8007e6c:	f2c0 8081 	blt.w	8007f72 <quorem+0x112>
 8007e70:	3c01      	subs	r4, #1
 8007e72:	f101 0814 	add.w	r8, r1, #20
 8007e76:	f100 0514 	add.w	r5, r0, #20
 8007e7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e7e:	9301      	str	r3, [sp, #4]
 8007e80:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007e84:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e88:	3301      	adds	r3, #1
 8007e8a:	429a      	cmp	r2, r3
 8007e8c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007e90:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007e94:	fbb2 f6f3 	udiv	r6, r2, r3
 8007e98:	d331      	bcc.n	8007efe <quorem+0x9e>
 8007e9a:	f04f 0e00 	mov.w	lr, #0
 8007e9e:	4640      	mov	r0, r8
 8007ea0:	46ac      	mov	ip, r5
 8007ea2:	46f2      	mov	sl, lr
 8007ea4:	f850 2b04 	ldr.w	r2, [r0], #4
 8007ea8:	b293      	uxth	r3, r2
 8007eaa:	fb06 e303 	mla	r3, r6, r3, lr
 8007eae:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007eb2:	b29b      	uxth	r3, r3
 8007eb4:	ebaa 0303 	sub.w	r3, sl, r3
 8007eb8:	f8dc a000 	ldr.w	sl, [ip]
 8007ebc:	0c12      	lsrs	r2, r2, #16
 8007ebe:	fa13 f38a 	uxtah	r3, r3, sl
 8007ec2:	fb06 e202 	mla	r2, r6, r2, lr
 8007ec6:	9300      	str	r3, [sp, #0]
 8007ec8:	9b00      	ldr	r3, [sp, #0]
 8007eca:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007ece:	b292      	uxth	r2, r2
 8007ed0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007ed4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ed8:	f8bd 3000 	ldrh.w	r3, [sp]
 8007edc:	4581      	cmp	r9, r0
 8007ede:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007ee2:	f84c 3b04 	str.w	r3, [ip], #4
 8007ee6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007eea:	d2db      	bcs.n	8007ea4 <quorem+0x44>
 8007eec:	f855 300b 	ldr.w	r3, [r5, fp]
 8007ef0:	b92b      	cbnz	r3, 8007efe <quorem+0x9e>
 8007ef2:	9b01      	ldr	r3, [sp, #4]
 8007ef4:	3b04      	subs	r3, #4
 8007ef6:	429d      	cmp	r5, r3
 8007ef8:	461a      	mov	r2, r3
 8007efa:	d32e      	bcc.n	8007f5a <quorem+0xfa>
 8007efc:	613c      	str	r4, [r7, #16]
 8007efe:	4638      	mov	r0, r7
 8007f00:	f001 f8c4 	bl	800908c <__mcmp>
 8007f04:	2800      	cmp	r0, #0
 8007f06:	db24      	blt.n	8007f52 <quorem+0xf2>
 8007f08:	3601      	adds	r6, #1
 8007f0a:	4628      	mov	r0, r5
 8007f0c:	f04f 0c00 	mov.w	ip, #0
 8007f10:	f858 2b04 	ldr.w	r2, [r8], #4
 8007f14:	f8d0 e000 	ldr.w	lr, [r0]
 8007f18:	b293      	uxth	r3, r2
 8007f1a:	ebac 0303 	sub.w	r3, ip, r3
 8007f1e:	0c12      	lsrs	r2, r2, #16
 8007f20:	fa13 f38e 	uxtah	r3, r3, lr
 8007f24:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007f28:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007f2c:	b29b      	uxth	r3, r3
 8007f2e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007f32:	45c1      	cmp	r9, r8
 8007f34:	f840 3b04 	str.w	r3, [r0], #4
 8007f38:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007f3c:	d2e8      	bcs.n	8007f10 <quorem+0xb0>
 8007f3e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007f42:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007f46:	b922      	cbnz	r2, 8007f52 <quorem+0xf2>
 8007f48:	3b04      	subs	r3, #4
 8007f4a:	429d      	cmp	r5, r3
 8007f4c:	461a      	mov	r2, r3
 8007f4e:	d30a      	bcc.n	8007f66 <quorem+0x106>
 8007f50:	613c      	str	r4, [r7, #16]
 8007f52:	4630      	mov	r0, r6
 8007f54:	b003      	add	sp, #12
 8007f56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f5a:	6812      	ldr	r2, [r2, #0]
 8007f5c:	3b04      	subs	r3, #4
 8007f5e:	2a00      	cmp	r2, #0
 8007f60:	d1cc      	bne.n	8007efc <quorem+0x9c>
 8007f62:	3c01      	subs	r4, #1
 8007f64:	e7c7      	b.n	8007ef6 <quorem+0x96>
 8007f66:	6812      	ldr	r2, [r2, #0]
 8007f68:	3b04      	subs	r3, #4
 8007f6a:	2a00      	cmp	r2, #0
 8007f6c:	d1f0      	bne.n	8007f50 <quorem+0xf0>
 8007f6e:	3c01      	subs	r4, #1
 8007f70:	e7eb      	b.n	8007f4a <quorem+0xea>
 8007f72:	2000      	movs	r0, #0
 8007f74:	e7ee      	b.n	8007f54 <quorem+0xf4>
	...

08007f78 <_dtoa_r>:
 8007f78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f7c:	ed2d 8b04 	vpush	{d8-d9}
 8007f80:	ec57 6b10 	vmov	r6, r7, d0
 8007f84:	b093      	sub	sp, #76	; 0x4c
 8007f86:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007f88:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007f8c:	9106      	str	r1, [sp, #24]
 8007f8e:	ee10 aa10 	vmov	sl, s0
 8007f92:	4604      	mov	r4, r0
 8007f94:	9209      	str	r2, [sp, #36]	; 0x24
 8007f96:	930c      	str	r3, [sp, #48]	; 0x30
 8007f98:	46bb      	mov	fp, r7
 8007f9a:	b975      	cbnz	r5, 8007fba <_dtoa_r+0x42>
 8007f9c:	2010      	movs	r0, #16
 8007f9e:	f000 fddd 	bl	8008b5c <malloc>
 8007fa2:	4602      	mov	r2, r0
 8007fa4:	6260      	str	r0, [r4, #36]	; 0x24
 8007fa6:	b920      	cbnz	r0, 8007fb2 <_dtoa_r+0x3a>
 8007fa8:	4ba7      	ldr	r3, [pc, #668]	; (8008248 <_dtoa_r+0x2d0>)
 8007faa:	21ea      	movs	r1, #234	; 0xea
 8007fac:	48a7      	ldr	r0, [pc, #668]	; (800824c <_dtoa_r+0x2d4>)
 8007fae:	f001 fbd1 	bl	8009754 <__assert_func>
 8007fb2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007fb6:	6005      	str	r5, [r0, #0]
 8007fb8:	60c5      	str	r5, [r0, #12]
 8007fba:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007fbc:	6819      	ldr	r1, [r3, #0]
 8007fbe:	b151      	cbz	r1, 8007fd6 <_dtoa_r+0x5e>
 8007fc0:	685a      	ldr	r2, [r3, #4]
 8007fc2:	604a      	str	r2, [r1, #4]
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	4093      	lsls	r3, r2
 8007fc8:	608b      	str	r3, [r1, #8]
 8007fca:	4620      	mov	r0, r4
 8007fcc:	f000 fe1c 	bl	8008c08 <_Bfree>
 8007fd0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007fd2:	2200      	movs	r2, #0
 8007fd4:	601a      	str	r2, [r3, #0]
 8007fd6:	1e3b      	subs	r3, r7, #0
 8007fd8:	bfaa      	itet	ge
 8007fda:	2300      	movge	r3, #0
 8007fdc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007fe0:	f8c8 3000 	strge.w	r3, [r8]
 8007fe4:	4b9a      	ldr	r3, [pc, #616]	; (8008250 <_dtoa_r+0x2d8>)
 8007fe6:	bfbc      	itt	lt
 8007fe8:	2201      	movlt	r2, #1
 8007fea:	f8c8 2000 	strlt.w	r2, [r8]
 8007fee:	ea33 030b 	bics.w	r3, r3, fp
 8007ff2:	d11b      	bne.n	800802c <_dtoa_r+0xb4>
 8007ff4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ff6:	f242 730f 	movw	r3, #9999	; 0x270f
 8007ffa:	6013      	str	r3, [r2, #0]
 8007ffc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008000:	4333      	orrs	r3, r6
 8008002:	f000 8592 	beq.w	8008b2a <_dtoa_r+0xbb2>
 8008006:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008008:	b963      	cbnz	r3, 8008024 <_dtoa_r+0xac>
 800800a:	4b92      	ldr	r3, [pc, #584]	; (8008254 <_dtoa_r+0x2dc>)
 800800c:	e022      	b.n	8008054 <_dtoa_r+0xdc>
 800800e:	4b92      	ldr	r3, [pc, #584]	; (8008258 <_dtoa_r+0x2e0>)
 8008010:	9301      	str	r3, [sp, #4]
 8008012:	3308      	adds	r3, #8
 8008014:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008016:	6013      	str	r3, [r2, #0]
 8008018:	9801      	ldr	r0, [sp, #4]
 800801a:	b013      	add	sp, #76	; 0x4c
 800801c:	ecbd 8b04 	vpop	{d8-d9}
 8008020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008024:	4b8b      	ldr	r3, [pc, #556]	; (8008254 <_dtoa_r+0x2dc>)
 8008026:	9301      	str	r3, [sp, #4]
 8008028:	3303      	adds	r3, #3
 800802a:	e7f3      	b.n	8008014 <_dtoa_r+0x9c>
 800802c:	2200      	movs	r2, #0
 800802e:	2300      	movs	r3, #0
 8008030:	4650      	mov	r0, sl
 8008032:	4659      	mov	r1, fp
 8008034:	f7f8 fd48 	bl	8000ac8 <__aeabi_dcmpeq>
 8008038:	ec4b ab19 	vmov	d9, sl, fp
 800803c:	4680      	mov	r8, r0
 800803e:	b158      	cbz	r0, 8008058 <_dtoa_r+0xe0>
 8008040:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008042:	2301      	movs	r3, #1
 8008044:	6013      	str	r3, [r2, #0]
 8008046:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008048:	2b00      	cmp	r3, #0
 800804a:	f000 856b 	beq.w	8008b24 <_dtoa_r+0xbac>
 800804e:	4883      	ldr	r0, [pc, #524]	; (800825c <_dtoa_r+0x2e4>)
 8008050:	6018      	str	r0, [r3, #0]
 8008052:	1e43      	subs	r3, r0, #1
 8008054:	9301      	str	r3, [sp, #4]
 8008056:	e7df      	b.n	8008018 <_dtoa_r+0xa0>
 8008058:	ec4b ab10 	vmov	d0, sl, fp
 800805c:	aa10      	add	r2, sp, #64	; 0x40
 800805e:	a911      	add	r1, sp, #68	; 0x44
 8008060:	4620      	mov	r0, r4
 8008062:	f001 f8b9 	bl	80091d8 <__d2b>
 8008066:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800806a:	ee08 0a10 	vmov	s16, r0
 800806e:	2d00      	cmp	r5, #0
 8008070:	f000 8084 	beq.w	800817c <_dtoa_r+0x204>
 8008074:	ee19 3a90 	vmov	r3, s19
 8008078:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800807c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008080:	4656      	mov	r6, sl
 8008082:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008086:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800808a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800808e:	4b74      	ldr	r3, [pc, #464]	; (8008260 <_dtoa_r+0x2e8>)
 8008090:	2200      	movs	r2, #0
 8008092:	4630      	mov	r0, r6
 8008094:	4639      	mov	r1, r7
 8008096:	f7f8 f8f7 	bl	8000288 <__aeabi_dsub>
 800809a:	a365      	add	r3, pc, #404	; (adr r3, 8008230 <_dtoa_r+0x2b8>)
 800809c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a0:	f7f8 faaa 	bl	80005f8 <__aeabi_dmul>
 80080a4:	a364      	add	r3, pc, #400	; (adr r3, 8008238 <_dtoa_r+0x2c0>)
 80080a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080aa:	f7f8 f8ef 	bl	800028c <__adddf3>
 80080ae:	4606      	mov	r6, r0
 80080b0:	4628      	mov	r0, r5
 80080b2:	460f      	mov	r7, r1
 80080b4:	f7f8 fa36 	bl	8000524 <__aeabi_i2d>
 80080b8:	a361      	add	r3, pc, #388	; (adr r3, 8008240 <_dtoa_r+0x2c8>)
 80080ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080be:	f7f8 fa9b 	bl	80005f8 <__aeabi_dmul>
 80080c2:	4602      	mov	r2, r0
 80080c4:	460b      	mov	r3, r1
 80080c6:	4630      	mov	r0, r6
 80080c8:	4639      	mov	r1, r7
 80080ca:	f7f8 f8df 	bl	800028c <__adddf3>
 80080ce:	4606      	mov	r6, r0
 80080d0:	460f      	mov	r7, r1
 80080d2:	f7f8 fd41 	bl	8000b58 <__aeabi_d2iz>
 80080d6:	2200      	movs	r2, #0
 80080d8:	9000      	str	r0, [sp, #0]
 80080da:	2300      	movs	r3, #0
 80080dc:	4630      	mov	r0, r6
 80080de:	4639      	mov	r1, r7
 80080e0:	f7f8 fcfc 	bl	8000adc <__aeabi_dcmplt>
 80080e4:	b150      	cbz	r0, 80080fc <_dtoa_r+0x184>
 80080e6:	9800      	ldr	r0, [sp, #0]
 80080e8:	f7f8 fa1c 	bl	8000524 <__aeabi_i2d>
 80080ec:	4632      	mov	r2, r6
 80080ee:	463b      	mov	r3, r7
 80080f0:	f7f8 fcea 	bl	8000ac8 <__aeabi_dcmpeq>
 80080f4:	b910      	cbnz	r0, 80080fc <_dtoa_r+0x184>
 80080f6:	9b00      	ldr	r3, [sp, #0]
 80080f8:	3b01      	subs	r3, #1
 80080fa:	9300      	str	r3, [sp, #0]
 80080fc:	9b00      	ldr	r3, [sp, #0]
 80080fe:	2b16      	cmp	r3, #22
 8008100:	d85a      	bhi.n	80081b8 <_dtoa_r+0x240>
 8008102:	9a00      	ldr	r2, [sp, #0]
 8008104:	4b57      	ldr	r3, [pc, #348]	; (8008264 <_dtoa_r+0x2ec>)
 8008106:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800810a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800810e:	ec51 0b19 	vmov	r0, r1, d9
 8008112:	f7f8 fce3 	bl	8000adc <__aeabi_dcmplt>
 8008116:	2800      	cmp	r0, #0
 8008118:	d050      	beq.n	80081bc <_dtoa_r+0x244>
 800811a:	9b00      	ldr	r3, [sp, #0]
 800811c:	3b01      	subs	r3, #1
 800811e:	9300      	str	r3, [sp, #0]
 8008120:	2300      	movs	r3, #0
 8008122:	930b      	str	r3, [sp, #44]	; 0x2c
 8008124:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008126:	1b5d      	subs	r5, r3, r5
 8008128:	1e6b      	subs	r3, r5, #1
 800812a:	9305      	str	r3, [sp, #20]
 800812c:	bf45      	ittet	mi
 800812e:	f1c5 0301 	rsbmi	r3, r5, #1
 8008132:	9304      	strmi	r3, [sp, #16]
 8008134:	2300      	movpl	r3, #0
 8008136:	2300      	movmi	r3, #0
 8008138:	bf4c      	ite	mi
 800813a:	9305      	strmi	r3, [sp, #20]
 800813c:	9304      	strpl	r3, [sp, #16]
 800813e:	9b00      	ldr	r3, [sp, #0]
 8008140:	2b00      	cmp	r3, #0
 8008142:	db3d      	blt.n	80081c0 <_dtoa_r+0x248>
 8008144:	9b05      	ldr	r3, [sp, #20]
 8008146:	9a00      	ldr	r2, [sp, #0]
 8008148:	920a      	str	r2, [sp, #40]	; 0x28
 800814a:	4413      	add	r3, r2
 800814c:	9305      	str	r3, [sp, #20]
 800814e:	2300      	movs	r3, #0
 8008150:	9307      	str	r3, [sp, #28]
 8008152:	9b06      	ldr	r3, [sp, #24]
 8008154:	2b09      	cmp	r3, #9
 8008156:	f200 8089 	bhi.w	800826c <_dtoa_r+0x2f4>
 800815a:	2b05      	cmp	r3, #5
 800815c:	bfc4      	itt	gt
 800815e:	3b04      	subgt	r3, #4
 8008160:	9306      	strgt	r3, [sp, #24]
 8008162:	9b06      	ldr	r3, [sp, #24]
 8008164:	f1a3 0302 	sub.w	r3, r3, #2
 8008168:	bfcc      	ite	gt
 800816a:	2500      	movgt	r5, #0
 800816c:	2501      	movle	r5, #1
 800816e:	2b03      	cmp	r3, #3
 8008170:	f200 8087 	bhi.w	8008282 <_dtoa_r+0x30a>
 8008174:	e8df f003 	tbb	[pc, r3]
 8008178:	59383a2d 	.word	0x59383a2d
 800817c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008180:	441d      	add	r5, r3
 8008182:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008186:	2b20      	cmp	r3, #32
 8008188:	bfc1      	itttt	gt
 800818a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800818e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008192:	fa0b f303 	lslgt.w	r3, fp, r3
 8008196:	fa26 f000 	lsrgt.w	r0, r6, r0
 800819a:	bfda      	itte	le
 800819c:	f1c3 0320 	rsble	r3, r3, #32
 80081a0:	fa06 f003 	lslle.w	r0, r6, r3
 80081a4:	4318      	orrgt	r0, r3
 80081a6:	f7f8 f9ad 	bl	8000504 <__aeabi_ui2d>
 80081aa:	2301      	movs	r3, #1
 80081ac:	4606      	mov	r6, r0
 80081ae:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80081b2:	3d01      	subs	r5, #1
 80081b4:	930e      	str	r3, [sp, #56]	; 0x38
 80081b6:	e76a      	b.n	800808e <_dtoa_r+0x116>
 80081b8:	2301      	movs	r3, #1
 80081ba:	e7b2      	b.n	8008122 <_dtoa_r+0x1aa>
 80081bc:	900b      	str	r0, [sp, #44]	; 0x2c
 80081be:	e7b1      	b.n	8008124 <_dtoa_r+0x1ac>
 80081c0:	9b04      	ldr	r3, [sp, #16]
 80081c2:	9a00      	ldr	r2, [sp, #0]
 80081c4:	1a9b      	subs	r3, r3, r2
 80081c6:	9304      	str	r3, [sp, #16]
 80081c8:	4253      	negs	r3, r2
 80081ca:	9307      	str	r3, [sp, #28]
 80081cc:	2300      	movs	r3, #0
 80081ce:	930a      	str	r3, [sp, #40]	; 0x28
 80081d0:	e7bf      	b.n	8008152 <_dtoa_r+0x1da>
 80081d2:	2300      	movs	r3, #0
 80081d4:	9308      	str	r3, [sp, #32]
 80081d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081d8:	2b00      	cmp	r3, #0
 80081da:	dc55      	bgt.n	8008288 <_dtoa_r+0x310>
 80081dc:	2301      	movs	r3, #1
 80081de:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80081e2:	461a      	mov	r2, r3
 80081e4:	9209      	str	r2, [sp, #36]	; 0x24
 80081e6:	e00c      	b.n	8008202 <_dtoa_r+0x28a>
 80081e8:	2301      	movs	r3, #1
 80081ea:	e7f3      	b.n	80081d4 <_dtoa_r+0x25c>
 80081ec:	2300      	movs	r3, #0
 80081ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081f0:	9308      	str	r3, [sp, #32]
 80081f2:	9b00      	ldr	r3, [sp, #0]
 80081f4:	4413      	add	r3, r2
 80081f6:	9302      	str	r3, [sp, #8]
 80081f8:	3301      	adds	r3, #1
 80081fa:	2b01      	cmp	r3, #1
 80081fc:	9303      	str	r3, [sp, #12]
 80081fe:	bfb8      	it	lt
 8008200:	2301      	movlt	r3, #1
 8008202:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008204:	2200      	movs	r2, #0
 8008206:	6042      	str	r2, [r0, #4]
 8008208:	2204      	movs	r2, #4
 800820a:	f102 0614 	add.w	r6, r2, #20
 800820e:	429e      	cmp	r6, r3
 8008210:	6841      	ldr	r1, [r0, #4]
 8008212:	d93d      	bls.n	8008290 <_dtoa_r+0x318>
 8008214:	4620      	mov	r0, r4
 8008216:	f000 fcb7 	bl	8008b88 <_Balloc>
 800821a:	9001      	str	r0, [sp, #4]
 800821c:	2800      	cmp	r0, #0
 800821e:	d13b      	bne.n	8008298 <_dtoa_r+0x320>
 8008220:	4b11      	ldr	r3, [pc, #68]	; (8008268 <_dtoa_r+0x2f0>)
 8008222:	4602      	mov	r2, r0
 8008224:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008228:	e6c0      	b.n	8007fac <_dtoa_r+0x34>
 800822a:	2301      	movs	r3, #1
 800822c:	e7df      	b.n	80081ee <_dtoa_r+0x276>
 800822e:	bf00      	nop
 8008230:	636f4361 	.word	0x636f4361
 8008234:	3fd287a7 	.word	0x3fd287a7
 8008238:	8b60c8b3 	.word	0x8b60c8b3
 800823c:	3fc68a28 	.word	0x3fc68a28
 8008240:	509f79fb 	.word	0x509f79fb
 8008244:	3fd34413 	.word	0x3fd34413
 8008248:	0800a4a9 	.word	0x0800a4a9
 800824c:	0800a4c0 	.word	0x0800a4c0
 8008250:	7ff00000 	.word	0x7ff00000
 8008254:	0800a4a5 	.word	0x0800a4a5
 8008258:	0800a49c 	.word	0x0800a49c
 800825c:	0800a479 	.word	0x0800a479
 8008260:	3ff80000 	.word	0x3ff80000
 8008264:	0800a5b0 	.word	0x0800a5b0
 8008268:	0800a51b 	.word	0x0800a51b
 800826c:	2501      	movs	r5, #1
 800826e:	2300      	movs	r3, #0
 8008270:	9306      	str	r3, [sp, #24]
 8008272:	9508      	str	r5, [sp, #32]
 8008274:	f04f 33ff 	mov.w	r3, #4294967295
 8008278:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800827c:	2200      	movs	r2, #0
 800827e:	2312      	movs	r3, #18
 8008280:	e7b0      	b.n	80081e4 <_dtoa_r+0x26c>
 8008282:	2301      	movs	r3, #1
 8008284:	9308      	str	r3, [sp, #32]
 8008286:	e7f5      	b.n	8008274 <_dtoa_r+0x2fc>
 8008288:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800828a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800828e:	e7b8      	b.n	8008202 <_dtoa_r+0x28a>
 8008290:	3101      	adds	r1, #1
 8008292:	6041      	str	r1, [r0, #4]
 8008294:	0052      	lsls	r2, r2, #1
 8008296:	e7b8      	b.n	800820a <_dtoa_r+0x292>
 8008298:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800829a:	9a01      	ldr	r2, [sp, #4]
 800829c:	601a      	str	r2, [r3, #0]
 800829e:	9b03      	ldr	r3, [sp, #12]
 80082a0:	2b0e      	cmp	r3, #14
 80082a2:	f200 809d 	bhi.w	80083e0 <_dtoa_r+0x468>
 80082a6:	2d00      	cmp	r5, #0
 80082a8:	f000 809a 	beq.w	80083e0 <_dtoa_r+0x468>
 80082ac:	9b00      	ldr	r3, [sp, #0]
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	dd32      	ble.n	8008318 <_dtoa_r+0x3a0>
 80082b2:	4ab7      	ldr	r2, [pc, #732]	; (8008590 <_dtoa_r+0x618>)
 80082b4:	f003 030f 	and.w	r3, r3, #15
 80082b8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80082bc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80082c0:	9b00      	ldr	r3, [sp, #0]
 80082c2:	05d8      	lsls	r0, r3, #23
 80082c4:	ea4f 1723 	mov.w	r7, r3, asr #4
 80082c8:	d516      	bpl.n	80082f8 <_dtoa_r+0x380>
 80082ca:	4bb2      	ldr	r3, [pc, #712]	; (8008594 <_dtoa_r+0x61c>)
 80082cc:	ec51 0b19 	vmov	r0, r1, d9
 80082d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80082d4:	f7f8 faba 	bl	800084c <__aeabi_ddiv>
 80082d8:	f007 070f 	and.w	r7, r7, #15
 80082dc:	4682      	mov	sl, r0
 80082de:	468b      	mov	fp, r1
 80082e0:	2503      	movs	r5, #3
 80082e2:	4eac      	ldr	r6, [pc, #688]	; (8008594 <_dtoa_r+0x61c>)
 80082e4:	b957      	cbnz	r7, 80082fc <_dtoa_r+0x384>
 80082e6:	4642      	mov	r2, r8
 80082e8:	464b      	mov	r3, r9
 80082ea:	4650      	mov	r0, sl
 80082ec:	4659      	mov	r1, fp
 80082ee:	f7f8 faad 	bl	800084c <__aeabi_ddiv>
 80082f2:	4682      	mov	sl, r0
 80082f4:	468b      	mov	fp, r1
 80082f6:	e028      	b.n	800834a <_dtoa_r+0x3d2>
 80082f8:	2502      	movs	r5, #2
 80082fa:	e7f2      	b.n	80082e2 <_dtoa_r+0x36a>
 80082fc:	07f9      	lsls	r1, r7, #31
 80082fe:	d508      	bpl.n	8008312 <_dtoa_r+0x39a>
 8008300:	4640      	mov	r0, r8
 8008302:	4649      	mov	r1, r9
 8008304:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008308:	f7f8 f976 	bl	80005f8 <__aeabi_dmul>
 800830c:	3501      	adds	r5, #1
 800830e:	4680      	mov	r8, r0
 8008310:	4689      	mov	r9, r1
 8008312:	107f      	asrs	r7, r7, #1
 8008314:	3608      	adds	r6, #8
 8008316:	e7e5      	b.n	80082e4 <_dtoa_r+0x36c>
 8008318:	f000 809b 	beq.w	8008452 <_dtoa_r+0x4da>
 800831c:	9b00      	ldr	r3, [sp, #0]
 800831e:	4f9d      	ldr	r7, [pc, #628]	; (8008594 <_dtoa_r+0x61c>)
 8008320:	425e      	negs	r6, r3
 8008322:	4b9b      	ldr	r3, [pc, #620]	; (8008590 <_dtoa_r+0x618>)
 8008324:	f006 020f 	and.w	r2, r6, #15
 8008328:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800832c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008330:	ec51 0b19 	vmov	r0, r1, d9
 8008334:	f7f8 f960 	bl	80005f8 <__aeabi_dmul>
 8008338:	1136      	asrs	r6, r6, #4
 800833a:	4682      	mov	sl, r0
 800833c:	468b      	mov	fp, r1
 800833e:	2300      	movs	r3, #0
 8008340:	2502      	movs	r5, #2
 8008342:	2e00      	cmp	r6, #0
 8008344:	d17a      	bne.n	800843c <_dtoa_r+0x4c4>
 8008346:	2b00      	cmp	r3, #0
 8008348:	d1d3      	bne.n	80082f2 <_dtoa_r+0x37a>
 800834a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800834c:	2b00      	cmp	r3, #0
 800834e:	f000 8082 	beq.w	8008456 <_dtoa_r+0x4de>
 8008352:	4b91      	ldr	r3, [pc, #580]	; (8008598 <_dtoa_r+0x620>)
 8008354:	2200      	movs	r2, #0
 8008356:	4650      	mov	r0, sl
 8008358:	4659      	mov	r1, fp
 800835a:	f7f8 fbbf 	bl	8000adc <__aeabi_dcmplt>
 800835e:	2800      	cmp	r0, #0
 8008360:	d079      	beq.n	8008456 <_dtoa_r+0x4de>
 8008362:	9b03      	ldr	r3, [sp, #12]
 8008364:	2b00      	cmp	r3, #0
 8008366:	d076      	beq.n	8008456 <_dtoa_r+0x4de>
 8008368:	9b02      	ldr	r3, [sp, #8]
 800836a:	2b00      	cmp	r3, #0
 800836c:	dd36      	ble.n	80083dc <_dtoa_r+0x464>
 800836e:	9b00      	ldr	r3, [sp, #0]
 8008370:	4650      	mov	r0, sl
 8008372:	4659      	mov	r1, fp
 8008374:	1e5f      	subs	r7, r3, #1
 8008376:	2200      	movs	r2, #0
 8008378:	4b88      	ldr	r3, [pc, #544]	; (800859c <_dtoa_r+0x624>)
 800837a:	f7f8 f93d 	bl	80005f8 <__aeabi_dmul>
 800837e:	9e02      	ldr	r6, [sp, #8]
 8008380:	4682      	mov	sl, r0
 8008382:	468b      	mov	fp, r1
 8008384:	3501      	adds	r5, #1
 8008386:	4628      	mov	r0, r5
 8008388:	f7f8 f8cc 	bl	8000524 <__aeabi_i2d>
 800838c:	4652      	mov	r2, sl
 800838e:	465b      	mov	r3, fp
 8008390:	f7f8 f932 	bl	80005f8 <__aeabi_dmul>
 8008394:	4b82      	ldr	r3, [pc, #520]	; (80085a0 <_dtoa_r+0x628>)
 8008396:	2200      	movs	r2, #0
 8008398:	f7f7 ff78 	bl	800028c <__adddf3>
 800839c:	46d0      	mov	r8, sl
 800839e:	46d9      	mov	r9, fp
 80083a0:	4682      	mov	sl, r0
 80083a2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80083a6:	2e00      	cmp	r6, #0
 80083a8:	d158      	bne.n	800845c <_dtoa_r+0x4e4>
 80083aa:	4b7e      	ldr	r3, [pc, #504]	; (80085a4 <_dtoa_r+0x62c>)
 80083ac:	2200      	movs	r2, #0
 80083ae:	4640      	mov	r0, r8
 80083b0:	4649      	mov	r1, r9
 80083b2:	f7f7 ff69 	bl	8000288 <__aeabi_dsub>
 80083b6:	4652      	mov	r2, sl
 80083b8:	465b      	mov	r3, fp
 80083ba:	4680      	mov	r8, r0
 80083bc:	4689      	mov	r9, r1
 80083be:	f7f8 fbab 	bl	8000b18 <__aeabi_dcmpgt>
 80083c2:	2800      	cmp	r0, #0
 80083c4:	f040 8295 	bne.w	80088f2 <_dtoa_r+0x97a>
 80083c8:	4652      	mov	r2, sl
 80083ca:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80083ce:	4640      	mov	r0, r8
 80083d0:	4649      	mov	r1, r9
 80083d2:	f7f8 fb83 	bl	8000adc <__aeabi_dcmplt>
 80083d6:	2800      	cmp	r0, #0
 80083d8:	f040 8289 	bne.w	80088ee <_dtoa_r+0x976>
 80083dc:	ec5b ab19 	vmov	sl, fp, d9
 80083e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	f2c0 8148 	blt.w	8008678 <_dtoa_r+0x700>
 80083e8:	9a00      	ldr	r2, [sp, #0]
 80083ea:	2a0e      	cmp	r2, #14
 80083ec:	f300 8144 	bgt.w	8008678 <_dtoa_r+0x700>
 80083f0:	4b67      	ldr	r3, [pc, #412]	; (8008590 <_dtoa_r+0x618>)
 80083f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80083f6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80083fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	f280 80d5 	bge.w	80085ac <_dtoa_r+0x634>
 8008402:	9b03      	ldr	r3, [sp, #12]
 8008404:	2b00      	cmp	r3, #0
 8008406:	f300 80d1 	bgt.w	80085ac <_dtoa_r+0x634>
 800840a:	f040 826f 	bne.w	80088ec <_dtoa_r+0x974>
 800840e:	4b65      	ldr	r3, [pc, #404]	; (80085a4 <_dtoa_r+0x62c>)
 8008410:	2200      	movs	r2, #0
 8008412:	4640      	mov	r0, r8
 8008414:	4649      	mov	r1, r9
 8008416:	f7f8 f8ef 	bl	80005f8 <__aeabi_dmul>
 800841a:	4652      	mov	r2, sl
 800841c:	465b      	mov	r3, fp
 800841e:	f7f8 fb71 	bl	8000b04 <__aeabi_dcmpge>
 8008422:	9e03      	ldr	r6, [sp, #12]
 8008424:	4637      	mov	r7, r6
 8008426:	2800      	cmp	r0, #0
 8008428:	f040 8245 	bne.w	80088b6 <_dtoa_r+0x93e>
 800842c:	9d01      	ldr	r5, [sp, #4]
 800842e:	2331      	movs	r3, #49	; 0x31
 8008430:	f805 3b01 	strb.w	r3, [r5], #1
 8008434:	9b00      	ldr	r3, [sp, #0]
 8008436:	3301      	adds	r3, #1
 8008438:	9300      	str	r3, [sp, #0]
 800843a:	e240      	b.n	80088be <_dtoa_r+0x946>
 800843c:	07f2      	lsls	r2, r6, #31
 800843e:	d505      	bpl.n	800844c <_dtoa_r+0x4d4>
 8008440:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008444:	f7f8 f8d8 	bl	80005f8 <__aeabi_dmul>
 8008448:	3501      	adds	r5, #1
 800844a:	2301      	movs	r3, #1
 800844c:	1076      	asrs	r6, r6, #1
 800844e:	3708      	adds	r7, #8
 8008450:	e777      	b.n	8008342 <_dtoa_r+0x3ca>
 8008452:	2502      	movs	r5, #2
 8008454:	e779      	b.n	800834a <_dtoa_r+0x3d2>
 8008456:	9f00      	ldr	r7, [sp, #0]
 8008458:	9e03      	ldr	r6, [sp, #12]
 800845a:	e794      	b.n	8008386 <_dtoa_r+0x40e>
 800845c:	9901      	ldr	r1, [sp, #4]
 800845e:	4b4c      	ldr	r3, [pc, #304]	; (8008590 <_dtoa_r+0x618>)
 8008460:	4431      	add	r1, r6
 8008462:	910d      	str	r1, [sp, #52]	; 0x34
 8008464:	9908      	ldr	r1, [sp, #32]
 8008466:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800846a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800846e:	2900      	cmp	r1, #0
 8008470:	d043      	beq.n	80084fa <_dtoa_r+0x582>
 8008472:	494d      	ldr	r1, [pc, #308]	; (80085a8 <_dtoa_r+0x630>)
 8008474:	2000      	movs	r0, #0
 8008476:	f7f8 f9e9 	bl	800084c <__aeabi_ddiv>
 800847a:	4652      	mov	r2, sl
 800847c:	465b      	mov	r3, fp
 800847e:	f7f7 ff03 	bl	8000288 <__aeabi_dsub>
 8008482:	9d01      	ldr	r5, [sp, #4]
 8008484:	4682      	mov	sl, r0
 8008486:	468b      	mov	fp, r1
 8008488:	4649      	mov	r1, r9
 800848a:	4640      	mov	r0, r8
 800848c:	f7f8 fb64 	bl	8000b58 <__aeabi_d2iz>
 8008490:	4606      	mov	r6, r0
 8008492:	f7f8 f847 	bl	8000524 <__aeabi_i2d>
 8008496:	4602      	mov	r2, r0
 8008498:	460b      	mov	r3, r1
 800849a:	4640      	mov	r0, r8
 800849c:	4649      	mov	r1, r9
 800849e:	f7f7 fef3 	bl	8000288 <__aeabi_dsub>
 80084a2:	3630      	adds	r6, #48	; 0x30
 80084a4:	f805 6b01 	strb.w	r6, [r5], #1
 80084a8:	4652      	mov	r2, sl
 80084aa:	465b      	mov	r3, fp
 80084ac:	4680      	mov	r8, r0
 80084ae:	4689      	mov	r9, r1
 80084b0:	f7f8 fb14 	bl	8000adc <__aeabi_dcmplt>
 80084b4:	2800      	cmp	r0, #0
 80084b6:	d163      	bne.n	8008580 <_dtoa_r+0x608>
 80084b8:	4642      	mov	r2, r8
 80084ba:	464b      	mov	r3, r9
 80084bc:	4936      	ldr	r1, [pc, #216]	; (8008598 <_dtoa_r+0x620>)
 80084be:	2000      	movs	r0, #0
 80084c0:	f7f7 fee2 	bl	8000288 <__aeabi_dsub>
 80084c4:	4652      	mov	r2, sl
 80084c6:	465b      	mov	r3, fp
 80084c8:	f7f8 fb08 	bl	8000adc <__aeabi_dcmplt>
 80084cc:	2800      	cmp	r0, #0
 80084ce:	f040 80b5 	bne.w	800863c <_dtoa_r+0x6c4>
 80084d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80084d4:	429d      	cmp	r5, r3
 80084d6:	d081      	beq.n	80083dc <_dtoa_r+0x464>
 80084d8:	4b30      	ldr	r3, [pc, #192]	; (800859c <_dtoa_r+0x624>)
 80084da:	2200      	movs	r2, #0
 80084dc:	4650      	mov	r0, sl
 80084de:	4659      	mov	r1, fp
 80084e0:	f7f8 f88a 	bl	80005f8 <__aeabi_dmul>
 80084e4:	4b2d      	ldr	r3, [pc, #180]	; (800859c <_dtoa_r+0x624>)
 80084e6:	4682      	mov	sl, r0
 80084e8:	468b      	mov	fp, r1
 80084ea:	4640      	mov	r0, r8
 80084ec:	4649      	mov	r1, r9
 80084ee:	2200      	movs	r2, #0
 80084f0:	f7f8 f882 	bl	80005f8 <__aeabi_dmul>
 80084f4:	4680      	mov	r8, r0
 80084f6:	4689      	mov	r9, r1
 80084f8:	e7c6      	b.n	8008488 <_dtoa_r+0x510>
 80084fa:	4650      	mov	r0, sl
 80084fc:	4659      	mov	r1, fp
 80084fe:	f7f8 f87b 	bl	80005f8 <__aeabi_dmul>
 8008502:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008504:	9d01      	ldr	r5, [sp, #4]
 8008506:	930f      	str	r3, [sp, #60]	; 0x3c
 8008508:	4682      	mov	sl, r0
 800850a:	468b      	mov	fp, r1
 800850c:	4649      	mov	r1, r9
 800850e:	4640      	mov	r0, r8
 8008510:	f7f8 fb22 	bl	8000b58 <__aeabi_d2iz>
 8008514:	4606      	mov	r6, r0
 8008516:	f7f8 f805 	bl	8000524 <__aeabi_i2d>
 800851a:	3630      	adds	r6, #48	; 0x30
 800851c:	4602      	mov	r2, r0
 800851e:	460b      	mov	r3, r1
 8008520:	4640      	mov	r0, r8
 8008522:	4649      	mov	r1, r9
 8008524:	f7f7 feb0 	bl	8000288 <__aeabi_dsub>
 8008528:	f805 6b01 	strb.w	r6, [r5], #1
 800852c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800852e:	429d      	cmp	r5, r3
 8008530:	4680      	mov	r8, r0
 8008532:	4689      	mov	r9, r1
 8008534:	f04f 0200 	mov.w	r2, #0
 8008538:	d124      	bne.n	8008584 <_dtoa_r+0x60c>
 800853a:	4b1b      	ldr	r3, [pc, #108]	; (80085a8 <_dtoa_r+0x630>)
 800853c:	4650      	mov	r0, sl
 800853e:	4659      	mov	r1, fp
 8008540:	f7f7 fea4 	bl	800028c <__adddf3>
 8008544:	4602      	mov	r2, r0
 8008546:	460b      	mov	r3, r1
 8008548:	4640      	mov	r0, r8
 800854a:	4649      	mov	r1, r9
 800854c:	f7f8 fae4 	bl	8000b18 <__aeabi_dcmpgt>
 8008550:	2800      	cmp	r0, #0
 8008552:	d173      	bne.n	800863c <_dtoa_r+0x6c4>
 8008554:	4652      	mov	r2, sl
 8008556:	465b      	mov	r3, fp
 8008558:	4913      	ldr	r1, [pc, #76]	; (80085a8 <_dtoa_r+0x630>)
 800855a:	2000      	movs	r0, #0
 800855c:	f7f7 fe94 	bl	8000288 <__aeabi_dsub>
 8008560:	4602      	mov	r2, r0
 8008562:	460b      	mov	r3, r1
 8008564:	4640      	mov	r0, r8
 8008566:	4649      	mov	r1, r9
 8008568:	f7f8 fab8 	bl	8000adc <__aeabi_dcmplt>
 800856c:	2800      	cmp	r0, #0
 800856e:	f43f af35 	beq.w	80083dc <_dtoa_r+0x464>
 8008572:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008574:	1e6b      	subs	r3, r5, #1
 8008576:	930f      	str	r3, [sp, #60]	; 0x3c
 8008578:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800857c:	2b30      	cmp	r3, #48	; 0x30
 800857e:	d0f8      	beq.n	8008572 <_dtoa_r+0x5fa>
 8008580:	9700      	str	r7, [sp, #0]
 8008582:	e049      	b.n	8008618 <_dtoa_r+0x6a0>
 8008584:	4b05      	ldr	r3, [pc, #20]	; (800859c <_dtoa_r+0x624>)
 8008586:	f7f8 f837 	bl	80005f8 <__aeabi_dmul>
 800858a:	4680      	mov	r8, r0
 800858c:	4689      	mov	r9, r1
 800858e:	e7bd      	b.n	800850c <_dtoa_r+0x594>
 8008590:	0800a5b0 	.word	0x0800a5b0
 8008594:	0800a588 	.word	0x0800a588
 8008598:	3ff00000 	.word	0x3ff00000
 800859c:	40240000 	.word	0x40240000
 80085a0:	401c0000 	.word	0x401c0000
 80085a4:	40140000 	.word	0x40140000
 80085a8:	3fe00000 	.word	0x3fe00000
 80085ac:	9d01      	ldr	r5, [sp, #4]
 80085ae:	4656      	mov	r6, sl
 80085b0:	465f      	mov	r7, fp
 80085b2:	4642      	mov	r2, r8
 80085b4:	464b      	mov	r3, r9
 80085b6:	4630      	mov	r0, r6
 80085b8:	4639      	mov	r1, r7
 80085ba:	f7f8 f947 	bl	800084c <__aeabi_ddiv>
 80085be:	f7f8 facb 	bl	8000b58 <__aeabi_d2iz>
 80085c2:	4682      	mov	sl, r0
 80085c4:	f7f7 ffae 	bl	8000524 <__aeabi_i2d>
 80085c8:	4642      	mov	r2, r8
 80085ca:	464b      	mov	r3, r9
 80085cc:	f7f8 f814 	bl	80005f8 <__aeabi_dmul>
 80085d0:	4602      	mov	r2, r0
 80085d2:	460b      	mov	r3, r1
 80085d4:	4630      	mov	r0, r6
 80085d6:	4639      	mov	r1, r7
 80085d8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80085dc:	f7f7 fe54 	bl	8000288 <__aeabi_dsub>
 80085e0:	f805 6b01 	strb.w	r6, [r5], #1
 80085e4:	9e01      	ldr	r6, [sp, #4]
 80085e6:	9f03      	ldr	r7, [sp, #12]
 80085e8:	1bae      	subs	r6, r5, r6
 80085ea:	42b7      	cmp	r7, r6
 80085ec:	4602      	mov	r2, r0
 80085ee:	460b      	mov	r3, r1
 80085f0:	d135      	bne.n	800865e <_dtoa_r+0x6e6>
 80085f2:	f7f7 fe4b 	bl	800028c <__adddf3>
 80085f6:	4642      	mov	r2, r8
 80085f8:	464b      	mov	r3, r9
 80085fa:	4606      	mov	r6, r0
 80085fc:	460f      	mov	r7, r1
 80085fe:	f7f8 fa8b 	bl	8000b18 <__aeabi_dcmpgt>
 8008602:	b9d0      	cbnz	r0, 800863a <_dtoa_r+0x6c2>
 8008604:	4642      	mov	r2, r8
 8008606:	464b      	mov	r3, r9
 8008608:	4630      	mov	r0, r6
 800860a:	4639      	mov	r1, r7
 800860c:	f7f8 fa5c 	bl	8000ac8 <__aeabi_dcmpeq>
 8008610:	b110      	cbz	r0, 8008618 <_dtoa_r+0x6a0>
 8008612:	f01a 0f01 	tst.w	sl, #1
 8008616:	d110      	bne.n	800863a <_dtoa_r+0x6c2>
 8008618:	4620      	mov	r0, r4
 800861a:	ee18 1a10 	vmov	r1, s16
 800861e:	f000 faf3 	bl	8008c08 <_Bfree>
 8008622:	2300      	movs	r3, #0
 8008624:	9800      	ldr	r0, [sp, #0]
 8008626:	702b      	strb	r3, [r5, #0]
 8008628:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800862a:	3001      	adds	r0, #1
 800862c:	6018      	str	r0, [r3, #0]
 800862e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008630:	2b00      	cmp	r3, #0
 8008632:	f43f acf1 	beq.w	8008018 <_dtoa_r+0xa0>
 8008636:	601d      	str	r5, [r3, #0]
 8008638:	e4ee      	b.n	8008018 <_dtoa_r+0xa0>
 800863a:	9f00      	ldr	r7, [sp, #0]
 800863c:	462b      	mov	r3, r5
 800863e:	461d      	mov	r5, r3
 8008640:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008644:	2a39      	cmp	r2, #57	; 0x39
 8008646:	d106      	bne.n	8008656 <_dtoa_r+0x6de>
 8008648:	9a01      	ldr	r2, [sp, #4]
 800864a:	429a      	cmp	r2, r3
 800864c:	d1f7      	bne.n	800863e <_dtoa_r+0x6c6>
 800864e:	9901      	ldr	r1, [sp, #4]
 8008650:	2230      	movs	r2, #48	; 0x30
 8008652:	3701      	adds	r7, #1
 8008654:	700a      	strb	r2, [r1, #0]
 8008656:	781a      	ldrb	r2, [r3, #0]
 8008658:	3201      	adds	r2, #1
 800865a:	701a      	strb	r2, [r3, #0]
 800865c:	e790      	b.n	8008580 <_dtoa_r+0x608>
 800865e:	4ba6      	ldr	r3, [pc, #664]	; (80088f8 <_dtoa_r+0x980>)
 8008660:	2200      	movs	r2, #0
 8008662:	f7f7 ffc9 	bl	80005f8 <__aeabi_dmul>
 8008666:	2200      	movs	r2, #0
 8008668:	2300      	movs	r3, #0
 800866a:	4606      	mov	r6, r0
 800866c:	460f      	mov	r7, r1
 800866e:	f7f8 fa2b 	bl	8000ac8 <__aeabi_dcmpeq>
 8008672:	2800      	cmp	r0, #0
 8008674:	d09d      	beq.n	80085b2 <_dtoa_r+0x63a>
 8008676:	e7cf      	b.n	8008618 <_dtoa_r+0x6a0>
 8008678:	9a08      	ldr	r2, [sp, #32]
 800867a:	2a00      	cmp	r2, #0
 800867c:	f000 80d7 	beq.w	800882e <_dtoa_r+0x8b6>
 8008680:	9a06      	ldr	r2, [sp, #24]
 8008682:	2a01      	cmp	r2, #1
 8008684:	f300 80ba 	bgt.w	80087fc <_dtoa_r+0x884>
 8008688:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800868a:	2a00      	cmp	r2, #0
 800868c:	f000 80b2 	beq.w	80087f4 <_dtoa_r+0x87c>
 8008690:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008694:	9e07      	ldr	r6, [sp, #28]
 8008696:	9d04      	ldr	r5, [sp, #16]
 8008698:	9a04      	ldr	r2, [sp, #16]
 800869a:	441a      	add	r2, r3
 800869c:	9204      	str	r2, [sp, #16]
 800869e:	9a05      	ldr	r2, [sp, #20]
 80086a0:	2101      	movs	r1, #1
 80086a2:	441a      	add	r2, r3
 80086a4:	4620      	mov	r0, r4
 80086a6:	9205      	str	r2, [sp, #20]
 80086a8:	f000 fb66 	bl	8008d78 <__i2b>
 80086ac:	4607      	mov	r7, r0
 80086ae:	2d00      	cmp	r5, #0
 80086b0:	dd0c      	ble.n	80086cc <_dtoa_r+0x754>
 80086b2:	9b05      	ldr	r3, [sp, #20]
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	dd09      	ble.n	80086cc <_dtoa_r+0x754>
 80086b8:	42ab      	cmp	r3, r5
 80086ba:	9a04      	ldr	r2, [sp, #16]
 80086bc:	bfa8      	it	ge
 80086be:	462b      	movge	r3, r5
 80086c0:	1ad2      	subs	r2, r2, r3
 80086c2:	9204      	str	r2, [sp, #16]
 80086c4:	9a05      	ldr	r2, [sp, #20]
 80086c6:	1aed      	subs	r5, r5, r3
 80086c8:	1ad3      	subs	r3, r2, r3
 80086ca:	9305      	str	r3, [sp, #20]
 80086cc:	9b07      	ldr	r3, [sp, #28]
 80086ce:	b31b      	cbz	r3, 8008718 <_dtoa_r+0x7a0>
 80086d0:	9b08      	ldr	r3, [sp, #32]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	f000 80af 	beq.w	8008836 <_dtoa_r+0x8be>
 80086d8:	2e00      	cmp	r6, #0
 80086da:	dd13      	ble.n	8008704 <_dtoa_r+0x78c>
 80086dc:	4639      	mov	r1, r7
 80086de:	4632      	mov	r2, r6
 80086e0:	4620      	mov	r0, r4
 80086e2:	f000 fc09 	bl	8008ef8 <__pow5mult>
 80086e6:	ee18 2a10 	vmov	r2, s16
 80086ea:	4601      	mov	r1, r0
 80086ec:	4607      	mov	r7, r0
 80086ee:	4620      	mov	r0, r4
 80086f0:	f000 fb58 	bl	8008da4 <__multiply>
 80086f4:	ee18 1a10 	vmov	r1, s16
 80086f8:	4680      	mov	r8, r0
 80086fa:	4620      	mov	r0, r4
 80086fc:	f000 fa84 	bl	8008c08 <_Bfree>
 8008700:	ee08 8a10 	vmov	s16, r8
 8008704:	9b07      	ldr	r3, [sp, #28]
 8008706:	1b9a      	subs	r2, r3, r6
 8008708:	d006      	beq.n	8008718 <_dtoa_r+0x7a0>
 800870a:	ee18 1a10 	vmov	r1, s16
 800870e:	4620      	mov	r0, r4
 8008710:	f000 fbf2 	bl	8008ef8 <__pow5mult>
 8008714:	ee08 0a10 	vmov	s16, r0
 8008718:	2101      	movs	r1, #1
 800871a:	4620      	mov	r0, r4
 800871c:	f000 fb2c 	bl	8008d78 <__i2b>
 8008720:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008722:	2b00      	cmp	r3, #0
 8008724:	4606      	mov	r6, r0
 8008726:	f340 8088 	ble.w	800883a <_dtoa_r+0x8c2>
 800872a:	461a      	mov	r2, r3
 800872c:	4601      	mov	r1, r0
 800872e:	4620      	mov	r0, r4
 8008730:	f000 fbe2 	bl	8008ef8 <__pow5mult>
 8008734:	9b06      	ldr	r3, [sp, #24]
 8008736:	2b01      	cmp	r3, #1
 8008738:	4606      	mov	r6, r0
 800873a:	f340 8081 	ble.w	8008840 <_dtoa_r+0x8c8>
 800873e:	f04f 0800 	mov.w	r8, #0
 8008742:	6933      	ldr	r3, [r6, #16]
 8008744:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008748:	6918      	ldr	r0, [r3, #16]
 800874a:	f000 fac5 	bl	8008cd8 <__hi0bits>
 800874e:	f1c0 0020 	rsb	r0, r0, #32
 8008752:	9b05      	ldr	r3, [sp, #20]
 8008754:	4418      	add	r0, r3
 8008756:	f010 001f 	ands.w	r0, r0, #31
 800875a:	f000 8092 	beq.w	8008882 <_dtoa_r+0x90a>
 800875e:	f1c0 0320 	rsb	r3, r0, #32
 8008762:	2b04      	cmp	r3, #4
 8008764:	f340 808a 	ble.w	800887c <_dtoa_r+0x904>
 8008768:	f1c0 001c 	rsb	r0, r0, #28
 800876c:	9b04      	ldr	r3, [sp, #16]
 800876e:	4403      	add	r3, r0
 8008770:	9304      	str	r3, [sp, #16]
 8008772:	9b05      	ldr	r3, [sp, #20]
 8008774:	4403      	add	r3, r0
 8008776:	4405      	add	r5, r0
 8008778:	9305      	str	r3, [sp, #20]
 800877a:	9b04      	ldr	r3, [sp, #16]
 800877c:	2b00      	cmp	r3, #0
 800877e:	dd07      	ble.n	8008790 <_dtoa_r+0x818>
 8008780:	ee18 1a10 	vmov	r1, s16
 8008784:	461a      	mov	r2, r3
 8008786:	4620      	mov	r0, r4
 8008788:	f000 fc10 	bl	8008fac <__lshift>
 800878c:	ee08 0a10 	vmov	s16, r0
 8008790:	9b05      	ldr	r3, [sp, #20]
 8008792:	2b00      	cmp	r3, #0
 8008794:	dd05      	ble.n	80087a2 <_dtoa_r+0x82a>
 8008796:	4631      	mov	r1, r6
 8008798:	461a      	mov	r2, r3
 800879a:	4620      	mov	r0, r4
 800879c:	f000 fc06 	bl	8008fac <__lshift>
 80087a0:	4606      	mov	r6, r0
 80087a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d06e      	beq.n	8008886 <_dtoa_r+0x90e>
 80087a8:	ee18 0a10 	vmov	r0, s16
 80087ac:	4631      	mov	r1, r6
 80087ae:	f000 fc6d 	bl	800908c <__mcmp>
 80087b2:	2800      	cmp	r0, #0
 80087b4:	da67      	bge.n	8008886 <_dtoa_r+0x90e>
 80087b6:	9b00      	ldr	r3, [sp, #0]
 80087b8:	3b01      	subs	r3, #1
 80087ba:	ee18 1a10 	vmov	r1, s16
 80087be:	9300      	str	r3, [sp, #0]
 80087c0:	220a      	movs	r2, #10
 80087c2:	2300      	movs	r3, #0
 80087c4:	4620      	mov	r0, r4
 80087c6:	f000 fa41 	bl	8008c4c <__multadd>
 80087ca:	9b08      	ldr	r3, [sp, #32]
 80087cc:	ee08 0a10 	vmov	s16, r0
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	f000 81b1 	beq.w	8008b38 <_dtoa_r+0xbc0>
 80087d6:	2300      	movs	r3, #0
 80087d8:	4639      	mov	r1, r7
 80087da:	220a      	movs	r2, #10
 80087dc:	4620      	mov	r0, r4
 80087de:	f000 fa35 	bl	8008c4c <__multadd>
 80087e2:	9b02      	ldr	r3, [sp, #8]
 80087e4:	2b00      	cmp	r3, #0
 80087e6:	4607      	mov	r7, r0
 80087e8:	f300 808e 	bgt.w	8008908 <_dtoa_r+0x990>
 80087ec:	9b06      	ldr	r3, [sp, #24]
 80087ee:	2b02      	cmp	r3, #2
 80087f0:	dc51      	bgt.n	8008896 <_dtoa_r+0x91e>
 80087f2:	e089      	b.n	8008908 <_dtoa_r+0x990>
 80087f4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80087f6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80087fa:	e74b      	b.n	8008694 <_dtoa_r+0x71c>
 80087fc:	9b03      	ldr	r3, [sp, #12]
 80087fe:	1e5e      	subs	r6, r3, #1
 8008800:	9b07      	ldr	r3, [sp, #28]
 8008802:	42b3      	cmp	r3, r6
 8008804:	bfbf      	itttt	lt
 8008806:	9b07      	ldrlt	r3, [sp, #28]
 8008808:	9607      	strlt	r6, [sp, #28]
 800880a:	1af2      	sublt	r2, r6, r3
 800880c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800880e:	bfb6      	itet	lt
 8008810:	189b      	addlt	r3, r3, r2
 8008812:	1b9e      	subge	r6, r3, r6
 8008814:	930a      	strlt	r3, [sp, #40]	; 0x28
 8008816:	9b03      	ldr	r3, [sp, #12]
 8008818:	bfb8      	it	lt
 800881a:	2600      	movlt	r6, #0
 800881c:	2b00      	cmp	r3, #0
 800881e:	bfb7      	itett	lt
 8008820:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8008824:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8008828:	1a9d      	sublt	r5, r3, r2
 800882a:	2300      	movlt	r3, #0
 800882c:	e734      	b.n	8008698 <_dtoa_r+0x720>
 800882e:	9e07      	ldr	r6, [sp, #28]
 8008830:	9d04      	ldr	r5, [sp, #16]
 8008832:	9f08      	ldr	r7, [sp, #32]
 8008834:	e73b      	b.n	80086ae <_dtoa_r+0x736>
 8008836:	9a07      	ldr	r2, [sp, #28]
 8008838:	e767      	b.n	800870a <_dtoa_r+0x792>
 800883a:	9b06      	ldr	r3, [sp, #24]
 800883c:	2b01      	cmp	r3, #1
 800883e:	dc18      	bgt.n	8008872 <_dtoa_r+0x8fa>
 8008840:	f1ba 0f00 	cmp.w	sl, #0
 8008844:	d115      	bne.n	8008872 <_dtoa_r+0x8fa>
 8008846:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800884a:	b993      	cbnz	r3, 8008872 <_dtoa_r+0x8fa>
 800884c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008850:	0d1b      	lsrs	r3, r3, #20
 8008852:	051b      	lsls	r3, r3, #20
 8008854:	b183      	cbz	r3, 8008878 <_dtoa_r+0x900>
 8008856:	9b04      	ldr	r3, [sp, #16]
 8008858:	3301      	adds	r3, #1
 800885a:	9304      	str	r3, [sp, #16]
 800885c:	9b05      	ldr	r3, [sp, #20]
 800885e:	3301      	adds	r3, #1
 8008860:	9305      	str	r3, [sp, #20]
 8008862:	f04f 0801 	mov.w	r8, #1
 8008866:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008868:	2b00      	cmp	r3, #0
 800886a:	f47f af6a 	bne.w	8008742 <_dtoa_r+0x7ca>
 800886e:	2001      	movs	r0, #1
 8008870:	e76f      	b.n	8008752 <_dtoa_r+0x7da>
 8008872:	f04f 0800 	mov.w	r8, #0
 8008876:	e7f6      	b.n	8008866 <_dtoa_r+0x8ee>
 8008878:	4698      	mov	r8, r3
 800887a:	e7f4      	b.n	8008866 <_dtoa_r+0x8ee>
 800887c:	f43f af7d 	beq.w	800877a <_dtoa_r+0x802>
 8008880:	4618      	mov	r0, r3
 8008882:	301c      	adds	r0, #28
 8008884:	e772      	b.n	800876c <_dtoa_r+0x7f4>
 8008886:	9b03      	ldr	r3, [sp, #12]
 8008888:	2b00      	cmp	r3, #0
 800888a:	dc37      	bgt.n	80088fc <_dtoa_r+0x984>
 800888c:	9b06      	ldr	r3, [sp, #24]
 800888e:	2b02      	cmp	r3, #2
 8008890:	dd34      	ble.n	80088fc <_dtoa_r+0x984>
 8008892:	9b03      	ldr	r3, [sp, #12]
 8008894:	9302      	str	r3, [sp, #8]
 8008896:	9b02      	ldr	r3, [sp, #8]
 8008898:	b96b      	cbnz	r3, 80088b6 <_dtoa_r+0x93e>
 800889a:	4631      	mov	r1, r6
 800889c:	2205      	movs	r2, #5
 800889e:	4620      	mov	r0, r4
 80088a0:	f000 f9d4 	bl	8008c4c <__multadd>
 80088a4:	4601      	mov	r1, r0
 80088a6:	4606      	mov	r6, r0
 80088a8:	ee18 0a10 	vmov	r0, s16
 80088ac:	f000 fbee 	bl	800908c <__mcmp>
 80088b0:	2800      	cmp	r0, #0
 80088b2:	f73f adbb 	bgt.w	800842c <_dtoa_r+0x4b4>
 80088b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80088b8:	9d01      	ldr	r5, [sp, #4]
 80088ba:	43db      	mvns	r3, r3
 80088bc:	9300      	str	r3, [sp, #0]
 80088be:	f04f 0800 	mov.w	r8, #0
 80088c2:	4631      	mov	r1, r6
 80088c4:	4620      	mov	r0, r4
 80088c6:	f000 f99f 	bl	8008c08 <_Bfree>
 80088ca:	2f00      	cmp	r7, #0
 80088cc:	f43f aea4 	beq.w	8008618 <_dtoa_r+0x6a0>
 80088d0:	f1b8 0f00 	cmp.w	r8, #0
 80088d4:	d005      	beq.n	80088e2 <_dtoa_r+0x96a>
 80088d6:	45b8      	cmp	r8, r7
 80088d8:	d003      	beq.n	80088e2 <_dtoa_r+0x96a>
 80088da:	4641      	mov	r1, r8
 80088dc:	4620      	mov	r0, r4
 80088de:	f000 f993 	bl	8008c08 <_Bfree>
 80088e2:	4639      	mov	r1, r7
 80088e4:	4620      	mov	r0, r4
 80088e6:	f000 f98f 	bl	8008c08 <_Bfree>
 80088ea:	e695      	b.n	8008618 <_dtoa_r+0x6a0>
 80088ec:	2600      	movs	r6, #0
 80088ee:	4637      	mov	r7, r6
 80088f0:	e7e1      	b.n	80088b6 <_dtoa_r+0x93e>
 80088f2:	9700      	str	r7, [sp, #0]
 80088f4:	4637      	mov	r7, r6
 80088f6:	e599      	b.n	800842c <_dtoa_r+0x4b4>
 80088f8:	40240000 	.word	0x40240000
 80088fc:	9b08      	ldr	r3, [sp, #32]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	f000 80ca 	beq.w	8008a98 <_dtoa_r+0xb20>
 8008904:	9b03      	ldr	r3, [sp, #12]
 8008906:	9302      	str	r3, [sp, #8]
 8008908:	2d00      	cmp	r5, #0
 800890a:	dd05      	ble.n	8008918 <_dtoa_r+0x9a0>
 800890c:	4639      	mov	r1, r7
 800890e:	462a      	mov	r2, r5
 8008910:	4620      	mov	r0, r4
 8008912:	f000 fb4b 	bl	8008fac <__lshift>
 8008916:	4607      	mov	r7, r0
 8008918:	f1b8 0f00 	cmp.w	r8, #0
 800891c:	d05b      	beq.n	80089d6 <_dtoa_r+0xa5e>
 800891e:	6879      	ldr	r1, [r7, #4]
 8008920:	4620      	mov	r0, r4
 8008922:	f000 f931 	bl	8008b88 <_Balloc>
 8008926:	4605      	mov	r5, r0
 8008928:	b928      	cbnz	r0, 8008936 <_dtoa_r+0x9be>
 800892a:	4b87      	ldr	r3, [pc, #540]	; (8008b48 <_dtoa_r+0xbd0>)
 800892c:	4602      	mov	r2, r0
 800892e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008932:	f7ff bb3b 	b.w	8007fac <_dtoa_r+0x34>
 8008936:	693a      	ldr	r2, [r7, #16]
 8008938:	3202      	adds	r2, #2
 800893a:	0092      	lsls	r2, r2, #2
 800893c:	f107 010c 	add.w	r1, r7, #12
 8008940:	300c      	adds	r0, #12
 8008942:	f000 f913 	bl	8008b6c <memcpy>
 8008946:	2201      	movs	r2, #1
 8008948:	4629      	mov	r1, r5
 800894a:	4620      	mov	r0, r4
 800894c:	f000 fb2e 	bl	8008fac <__lshift>
 8008950:	9b01      	ldr	r3, [sp, #4]
 8008952:	f103 0901 	add.w	r9, r3, #1
 8008956:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800895a:	4413      	add	r3, r2
 800895c:	9305      	str	r3, [sp, #20]
 800895e:	f00a 0301 	and.w	r3, sl, #1
 8008962:	46b8      	mov	r8, r7
 8008964:	9304      	str	r3, [sp, #16]
 8008966:	4607      	mov	r7, r0
 8008968:	4631      	mov	r1, r6
 800896a:	ee18 0a10 	vmov	r0, s16
 800896e:	f7ff fa77 	bl	8007e60 <quorem>
 8008972:	4641      	mov	r1, r8
 8008974:	9002      	str	r0, [sp, #8]
 8008976:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800897a:	ee18 0a10 	vmov	r0, s16
 800897e:	f000 fb85 	bl	800908c <__mcmp>
 8008982:	463a      	mov	r2, r7
 8008984:	9003      	str	r0, [sp, #12]
 8008986:	4631      	mov	r1, r6
 8008988:	4620      	mov	r0, r4
 800898a:	f000 fb9b 	bl	80090c4 <__mdiff>
 800898e:	68c2      	ldr	r2, [r0, #12]
 8008990:	f109 3bff 	add.w	fp, r9, #4294967295
 8008994:	4605      	mov	r5, r0
 8008996:	bb02      	cbnz	r2, 80089da <_dtoa_r+0xa62>
 8008998:	4601      	mov	r1, r0
 800899a:	ee18 0a10 	vmov	r0, s16
 800899e:	f000 fb75 	bl	800908c <__mcmp>
 80089a2:	4602      	mov	r2, r0
 80089a4:	4629      	mov	r1, r5
 80089a6:	4620      	mov	r0, r4
 80089a8:	9207      	str	r2, [sp, #28]
 80089aa:	f000 f92d 	bl	8008c08 <_Bfree>
 80089ae:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80089b2:	ea43 0102 	orr.w	r1, r3, r2
 80089b6:	9b04      	ldr	r3, [sp, #16]
 80089b8:	430b      	orrs	r3, r1
 80089ba:	464d      	mov	r5, r9
 80089bc:	d10f      	bne.n	80089de <_dtoa_r+0xa66>
 80089be:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80089c2:	d02a      	beq.n	8008a1a <_dtoa_r+0xaa2>
 80089c4:	9b03      	ldr	r3, [sp, #12]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	dd02      	ble.n	80089d0 <_dtoa_r+0xa58>
 80089ca:	9b02      	ldr	r3, [sp, #8]
 80089cc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80089d0:	f88b a000 	strb.w	sl, [fp]
 80089d4:	e775      	b.n	80088c2 <_dtoa_r+0x94a>
 80089d6:	4638      	mov	r0, r7
 80089d8:	e7ba      	b.n	8008950 <_dtoa_r+0x9d8>
 80089da:	2201      	movs	r2, #1
 80089dc:	e7e2      	b.n	80089a4 <_dtoa_r+0xa2c>
 80089de:	9b03      	ldr	r3, [sp, #12]
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	db04      	blt.n	80089ee <_dtoa_r+0xa76>
 80089e4:	9906      	ldr	r1, [sp, #24]
 80089e6:	430b      	orrs	r3, r1
 80089e8:	9904      	ldr	r1, [sp, #16]
 80089ea:	430b      	orrs	r3, r1
 80089ec:	d122      	bne.n	8008a34 <_dtoa_r+0xabc>
 80089ee:	2a00      	cmp	r2, #0
 80089f0:	ddee      	ble.n	80089d0 <_dtoa_r+0xa58>
 80089f2:	ee18 1a10 	vmov	r1, s16
 80089f6:	2201      	movs	r2, #1
 80089f8:	4620      	mov	r0, r4
 80089fa:	f000 fad7 	bl	8008fac <__lshift>
 80089fe:	4631      	mov	r1, r6
 8008a00:	ee08 0a10 	vmov	s16, r0
 8008a04:	f000 fb42 	bl	800908c <__mcmp>
 8008a08:	2800      	cmp	r0, #0
 8008a0a:	dc03      	bgt.n	8008a14 <_dtoa_r+0xa9c>
 8008a0c:	d1e0      	bne.n	80089d0 <_dtoa_r+0xa58>
 8008a0e:	f01a 0f01 	tst.w	sl, #1
 8008a12:	d0dd      	beq.n	80089d0 <_dtoa_r+0xa58>
 8008a14:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008a18:	d1d7      	bne.n	80089ca <_dtoa_r+0xa52>
 8008a1a:	2339      	movs	r3, #57	; 0x39
 8008a1c:	f88b 3000 	strb.w	r3, [fp]
 8008a20:	462b      	mov	r3, r5
 8008a22:	461d      	mov	r5, r3
 8008a24:	3b01      	subs	r3, #1
 8008a26:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008a2a:	2a39      	cmp	r2, #57	; 0x39
 8008a2c:	d071      	beq.n	8008b12 <_dtoa_r+0xb9a>
 8008a2e:	3201      	adds	r2, #1
 8008a30:	701a      	strb	r2, [r3, #0]
 8008a32:	e746      	b.n	80088c2 <_dtoa_r+0x94a>
 8008a34:	2a00      	cmp	r2, #0
 8008a36:	dd07      	ble.n	8008a48 <_dtoa_r+0xad0>
 8008a38:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008a3c:	d0ed      	beq.n	8008a1a <_dtoa_r+0xaa2>
 8008a3e:	f10a 0301 	add.w	r3, sl, #1
 8008a42:	f88b 3000 	strb.w	r3, [fp]
 8008a46:	e73c      	b.n	80088c2 <_dtoa_r+0x94a>
 8008a48:	9b05      	ldr	r3, [sp, #20]
 8008a4a:	f809 ac01 	strb.w	sl, [r9, #-1]
 8008a4e:	4599      	cmp	r9, r3
 8008a50:	d047      	beq.n	8008ae2 <_dtoa_r+0xb6a>
 8008a52:	ee18 1a10 	vmov	r1, s16
 8008a56:	2300      	movs	r3, #0
 8008a58:	220a      	movs	r2, #10
 8008a5a:	4620      	mov	r0, r4
 8008a5c:	f000 f8f6 	bl	8008c4c <__multadd>
 8008a60:	45b8      	cmp	r8, r7
 8008a62:	ee08 0a10 	vmov	s16, r0
 8008a66:	f04f 0300 	mov.w	r3, #0
 8008a6a:	f04f 020a 	mov.w	r2, #10
 8008a6e:	4641      	mov	r1, r8
 8008a70:	4620      	mov	r0, r4
 8008a72:	d106      	bne.n	8008a82 <_dtoa_r+0xb0a>
 8008a74:	f000 f8ea 	bl	8008c4c <__multadd>
 8008a78:	4680      	mov	r8, r0
 8008a7a:	4607      	mov	r7, r0
 8008a7c:	f109 0901 	add.w	r9, r9, #1
 8008a80:	e772      	b.n	8008968 <_dtoa_r+0x9f0>
 8008a82:	f000 f8e3 	bl	8008c4c <__multadd>
 8008a86:	4639      	mov	r1, r7
 8008a88:	4680      	mov	r8, r0
 8008a8a:	2300      	movs	r3, #0
 8008a8c:	220a      	movs	r2, #10
 8008a8e:	4620      	mov	r0, r4
 8008a90:	f000 f8dc 	bl	8008c4c <__multadd>
 8008a94:	4607      	mov	r7, r0
 8008a96:	e7f1      	b.n	8008a7c <_dtoa_r+0xb04>
 8008a98:	9b03      	ldr	r3, [sp, #12]
 8008a9a:	9302      	str	r3, [sp, #8]
 8008a9c:	9d01      	ldr	r5, [sp, #4]
 8008a9e:	ee18 0a10 	vmov	r0, s16
 8008aa2:	4631      	mov	r1, r6
 8008aa4:	f7ff f9dc 	bl	8007e60 <quorem>
 8008aa8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8008aac:	9b01      	ldr	r3, [sp, #4]
 8008aae:	f805 ab01 	strb.w	sl, [r5], #1
 8008ab2:	1aea      	subs	r2, r5, r3
 8008ab4:	9b02      	ldr	r3, [sp, #8]
 8008ab6:	4293      	cmp	r3, r2
 8008ab8:	dd09      	ble.n	8008ace <_dtoa_r+0xb56>
 8008aba:	ee18 1a10 	vmov	r1, s16
 8008abe:	2300      	movs	r3, #0
 8008ac0:	220a      	movs	r2, #10
 8008ac2:	4620      	mov	r0, r4
 8008ac4:	f000 f8c2 	bl	8008c4c <__multadd>
 8008ac8:	ee08 0a10 	vmov	s16, r0
 8008acc:	e7e7      	b.n	8008a9e <_dtoa_r+0xb26>
 8008ace:	9b02      	ldr	r3, [sp, #8]
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	bfc8      	it	gt
 8008ad4:	461d      	movgt	r5, r3
 8008ad6:	9b01      	ldr	r3, [sp, #4]
 8008ad8:	bfd8      	it	le
 8008ada:	2501      	movle	r5, #1
 8008adc:	441d      	add	r5, r3
 8008ade:	f04f 0800 	mov.w	r8, #0
 8008ae2:	ee18 1a10 	vmov	r1, s16
 8008ae6:	2201      	movs	r2, #1
 8008ae8:	4620      	mov	r0, r4
 8008aea:	f000 fa5f 	bl	8008fac <__lshift>
 8008aee:	4631      	mov	r1, r6
 8008af0:	ee08 0a10 	vmov	s16, r0
 8008af4:	f000 faca 	bl	800908c <__mcmp>
 8008af8:	2800      	cmp	r0, #0
 8008afa:	dc91      	bgt.n	8008a20 <_dtoa_r+0xaa8>
 8008afc:	d102      	bne.n	8008b04 <_dtoa_r+0xb8c>
 8008afe:	f01a 0f01 	tst.w	sl, #1
 8008b02:	d18d      	bne.n	8008a20 <_dtoa_r+0xaa8>
 8008b04:	462b      	mov	r3, r5
 8008b06:	461d      	mov	r5, r3
 8008b08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008b0c:	2a30      	cmp	r2, #48	; 0x30
 8008b0e:	d0fa      	beq.n	8008b06 <_dtoa_r+0xb8e>
 8008b10:	e6d7      	b.n	80088c2 <_dtoa_r+0x94a>
 8008b12:	9a01      	ldr	r2, [sp, #4]
 8008b14:	429a      	cmp	r2, r3
 8008b16:	d184      	bne.n	8008a22 <_dtoa_r+0xaaa>
 8008b18:	9b00      	ldr	r3, [sp, #0]
 8008b1a:	3301      	adds	r3, #1
 8008b1c:	9300      	str	r3, [sp, #0]
 8008b1e:	2331      	movs	r3, #49	; 0x31
 8008b20:	7013      	strb	r3, [r2, #0]
 8008b22:	e6ce      	b.n	80088c2 <_dtoa_r+0x94a>
 8008b24:	4b09      	ldr	r3, [pc, #36]	; (8008b4c <_dtoa_r+0xbd4>)
 8008b26:	f7ff ba95 	b.w	8008054 <_dtoa_r+0xdc>
 8008b2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	f47f aa6e 	bne.w	800800e <_dtoa_r+0x96>
 8008b32:	4b07      	ldr	r3, [pc, #28]	; (8008b50 <_dtoa_r+0xbd8>)
 8008b34:	f7ff ba8e 	b.w	8008054 <_dtoa_r+0xdc>
 8008b38:	9b02      	ldr	r3, [sp, #8]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	dcae      	bgt.n	8008a9c <_dtoa_r+0xb24>
 8008b3e:	9b06      	ldr	r3, [sp, #24]
 8008b40:	2b02      	cmp	r3, #2
 8008b42:	f73f aea8 	bgt.w	8008896 <_dtoa_r+0x91e>
 8008b46:	e7a9      	b.n	8008a9c <_dtoa_r+0xb24>
 8008b48:	0800a51b 	.word	0x0800a51b
 8008b4c:	0800a478 	.word	0x0800a478
 8008b50:	0800a49c 	.word	0x0800a49c

08008b54 <_localeconv_r>:
 8008b54:	4800      	ldr	r0, [pc, #0]	; (8008b58 <_localeconv_r+0x4>)
 8008b56:	4770      	bx	lr
 8008b58:	2000016c 	.word	0x2000016c

08008b5c <malloc>:
 8008b5c:	4b02      	ldr	r3, [pc, #8]	; (8008b68 <malloc+0xc>)
 8008b5e:	4601      	mov	r1, r0
 8008b60:	6818      	ldr	r0, [r3, #0]
 8008b62:	f000 bc17 	b.w	8009394 <_malloc_r>
 8008b66:	bf00      	nop
 8008b68:	20000018 	.word	0x20000018

08008b6c <memcpy>:
 8008b6c:	440a      	add	r2, r1
 8008b6e:	4291      	cmp	r1, r2
 8008b70:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b74:	d100      	bne.n	8008b78 <memcpy+0xc>
 8008b76:	4770      	bx	lr
 8008b78:	b510      	push	{r4, lr}
 8008b7a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b7e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b82:	4291      	cmp	r1, r2
 8008b84:	d1f9      	bne.n	8008b7a <memcpy+0xe>
 8008b86:	bd10      	pop	{r4, pc}

08008b88 <_Balloc>:
 8008b88:	b570      	push	{r4, r5, r6, lr}
 8008b8a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008b8c:	4604      	mov	r4, r0
 8008b8e:	460d      	mov	r5, r1
 8008b90:	b976      	cbnz	r6, 8008bb0 <_Balloc+0x28>
 8008b92:	2010      	movs	r0, #16
 8008b94:	f7ff ffe2 	bl	8008b5c <malloc>
 8008b98:	4602      	mov	r2, r0
 8008b9a:	6260      	str	r0, [r4, #36]	; 0x24
 8008b9c:	b920      	cbnz	r0, 8008ba8 <_Balloc+0x20>
 8008b9e:	4b18      	ldr	r3, [pc, #96]	; (8008c00 <_Balloc+0x78>)
 8008ba0:	4818      	ldr	r0, [pc, #96]	; (8008c04 <_Balloc+0x7c>)
 8008ba2:	2166      	movs	r1, #102	; 0x66
 8008ba4:	f000 fdd6 	bl	8009754 <__assert_func>
 8008ba8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008bac:	6006      	str	r6, [r0, #0]
 8008bae:	60c6      	str	r6, [r0, #12]
 8008bb0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008bb2:	68f3      	ldr	r3, [r6, #12]
 8008bb4:	b183      	cbz	r3, 8008bd8 <_Balloc+0x50>
 8008bb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008bb8:	68db      	ldr	r3, [r3, #12]
 8008bba:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008bbe:	b9b8      	cbnz	r0, 8008bf0 <_Balloc+0x68>
 8008bc0:	2101      	movs	r1, #1
 8008bc2:	fa01 f605 	lsl.w	r6, r1, r5
 8008bc6:	1d72      	adds	r2, r6, #5
 8008bc8:	0092      	lsls	r2, r2, #2
 8008bca:	4620      	mov	r0, r4
 8008bcc:	f000 fb60 	bl	8009290 <_calloc_r>
 8008bd0:	b160      	cbz	r0, 8008bec <_Balloc+0x64>
 8008bd2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008bd6:	e00e      	b.n	8008bf6 <_Balloc+0x6e>
 8008bd8:	2221      	movs	r2, #33	; 0x21
 8008bda:	2104      	movs	r1, #4
 8008bdc:	4620      	mov	r0, r4
 8008bde:	f000 fb57 	bl	8009290 <_calloc_r>
 8008be2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008be4:	60f0      	str	r0, [r6, #12]
 8008be6:	68db      	ldr	r3, [r3, #12]
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d1e4      	bne.n	8008bb6 <_Balloc+0x2e>
 8008bec:	2000      	movs	r0, #0
 8008bee:	bd70      	pop	{r4, r5, r6, pc}
 8008bf0:	6802      	ldr	r2, [r0, #0]
 8008bf2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008bf6:	2300      	movs	r3, #0
 8008bf8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008bfc:	e7f7      	b.n	8008bee <_Balloc+0x66>
 8008bfe:	bf00      	nop
 8008c00:	0800a4a9 	.word	0x0800a4a9
 8008c04:	0800a52c 	.word	0x0800a52c

08008c08 <_Bfree>:
 8008c08:	b570      	push	{r4, r5, r6, lr}
 8008c0a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008c0c:	4605      	mov	r5, r0
 8008c0e:	460c      	mov	r4, r1
 8008c10:	b976      	cbnz	r6, 8008c30 <_Bfree+0x28>
 8008c12:	2010      	movs	r0, #16
 8008c14:	f7ff ffa2 	bl	8008b5c <malloc>
 8008c18:	4602      	mov	r2, r0
 8008c1a:	6268      	str	r0, [r5, #36]	; 0x24
 8008c1c:	b920      	cbnz	r0, 8008c28 <_Bfree+0x20>
 8008c1e:	4b09      	ldr	r3, [pc, #36]	; (8008c44 <_Bfree+0x3c>)
 8008c20:	4809      	ldr	r0, [pc, #36]	; (8008c48 <_Bfree+0x40>)
 8008c22:	218a      	movs	r1, #138	; 0x8a
 8008c24:	f000 fd96 	bl	8009754 <__assert_func>
 8008c28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008c2c:	6006      	str	r6, [r0, #0]
 8008c2e:	60c6      	str	r6, [r0, #12]
 8008c30:	b13c      	cbz	r4, 8008c42 <_Bfree+0x3a>
 8008c32:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008c34:	6862      	ldr	r2, [r4, #4]
 8008c36:	68db      	ldr	r3, [r3, #12]
 8008c38:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008c3c:	6021      	str	r1, [r4, #0]
 8008c3e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008c42:	bd70      	pop	{r4, r5, r6, pc}
 8008c44:	0800a4a9 	.word	0x0800a4a9
 8008c48:	0800a52c 	.word	0x0800a52c

08008c4c <__multadd>:
 8008c4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c50:	690d      	ldr	r5, [r1, #16]
 8008c52:	4607      	mov	r7, r0
 8008c54:	460c      	mov	r4, r1
 8008c56:	461e      	mov	r6, r3
 8008c58:	f101 0c14 	add.w	ip, r1, #20
 8008c5c:	2000      	movs	r0, #0
 8008c5e:	f8dc 3000 	ldr.w	r3, [ip]
 8008c62:	b299      	uxth	r1, r3
 8008c64:	fb02 6101 	mla	r1, r2, r1, r6
 8008c68:	0c1e      	lsrs	r6, r3, #16
 8008c6a:	0c0b      	lsrs	r3, r1, #16
 8008c6c:	fb02 3306 	mla	r3, r2, r6, r3
 8008c70:	b289      	uxth	r1, r1
 8008c72:	3001      	adds	r0, #1
 8008c74:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008c78:	4285      	cmp	r5, r0
 8008c7a:	f84c 1b04 	str.w	r1, [ip], #4
 8008c7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008c82:	dcec      	bgt.n	8008c5e <__multadd+0x12>
 8008c84:	b30e      	cbz	r6, 8008cca <__multadd+0x7e>
 8008c86:	68a3      	ldr	r3, [r4, #8]
 8008c88:	42ab      	cmp	r3, r5
 8008c8a:	dc19      	bgt.n	8008cc0 <__multadd+0x74>
 8008c8c:	6861      	ldr	r1, [r4, #4]
 8008c8e:	4638      	mov	r0, r7
 8008c90:	3101      	adds	r1, #1
 8008c92:	f7ff ff79 	bl	8008b88 <_Balloc>
 8008c96:	4680      	mov	r8, r0
 8008c98:	b928      	cbnz	r0, 8008ca6 <__multadd+0x5a>
 8008c9a:	4602      	mov	r2, r0
 8008c9c:	4b0c      	ldr	r3, [pc, #48]	; (8008cd0 <__multadd+0x84>)
 8008c9e:	480d      	ldr	r0, [pc, #52]	; (8008cd4 <__multadd+0x88>)
 8008ca0:	21b5      	movs	r1, #181	; 0xb5
 8008ca2:	f000 fd57 	bl	8009754 <__assert_func>
 8008ca6:	6922      	ldr	r2, [r4, #16]
 8008ca8:	3202      	adds	r2, #2
 8008caa:	f104 010c 	add.w	r1, r4, #12
 8008cae:	0092      	lsls	r2, r2, #2
 8008cb0:	300c      	adds	r0, #12
 8008cb2:	f7ff ff5b 	bl	8008b6c <memcpy>
 8008cb6:	4621      	mov	r1, r4
 8008cb8:	4638      	mov	r0, r7
 8008cba:	f7ff ffa5 	bl	8008c08 <_Bfree>
 8008cbe:	4644      	mov	r4, r8
 8008cc0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008cc4:	3501      	adds	r5, #1
 8008cc6:	615e      	str	r6, [r3, #20]
 8008cc8:	6125      	str	r5, [r4, #16]
 8008cca:	4620      	mov	r0, r4
 8008ccc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cd0:	0800a51b 	.word	0x0800a51b
 8008cd4:	0800a52c 	.word	0x0800a52c

08008cd8 <__hi0bits>:
 8008cd8:	0c03      	lsrs	r3, r0, #16
 8008cda:	041b      	lsls	r3, r3, #16
 8008cdc:	b9d3      	cbnz	r3, 8008d14 <__hi0bits+0x3c>
 8008cde:	0400      	lsls	r0, r0, #16
 8008ce0:	2310      	movs	r3, #16
 8008ce2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008ce6:	bf04      	itt	eq
 8008ce8:	0200      	lsleq	r0, r0, #8
 8008cea:	3308      	addeq	r3, #8
 8008cec:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008cf0:	bf04      	itt	eq
 8008cf2:	0100      	lsleq	r0, r0, #4
 8008cf4:	3304      	addeq	r3, #4
 8008cf6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008cfa:	bf04      	itt	eq
 8008cfc:	0080      	lsleq	r0, r0, #2
 8008cfe:	3302      	addeq	r3, #2
 8008d00:	2800      	cmp	r0, #0
 8008d02:	db05      	blt.n	8008d10 <__hi0bits+0x38>
 8008d04:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008d08:	f103 0301 	add.w	r3, r3, #1
 8008d0c:	bf08      	it	eq
 8008d0e:	2320      	moveq	r3, #32
 8008d10:	4618      	mov	r0, r3
 8008d12:	4770      	bx	lr
 8008d14:	2300      	movs	r3, #0
 8008d16:	e7e4      	b.n	8008ce2 <__hi0bits+0xa>

08008d18 <__lo0bits>:
 8008d18:	6803      	ldr	r3, [r0, #0]
 8008d1a:	f013 0207 	ands.w	r2, r3, #7
 8008d1e:	4601      	mov	r1, r0
 8008d20:	d00b      	beq.n	8008d3a <__lo0bits+0x22>
 8008d22:	07da      	lsls	r2, r3, #31
 8008d24:	d423      	bmi.n	8008d6e <__lo0bits+0x56>
 8008d26:	0798      	lsls	r0, r3, #30
 8008d28:	bf49      	itett	mi
 8008d2a:	085b      	lsrmi	r3, r3, #1
 8008d2c:	089b      	lsrpl	r3, r3, #2
 8008d2e:	2001      	movmi	r0, #1
 8008d30:	600b      	strmi	r3, [r1, #0]
 8008d32:	bf5c      	itt	pl
 8008d34:	600b      	strpl	r3, [r1, #0]
 8008d36:	2002      	movpl	r0, #2
 8008d38:	4770      	bx	lr
 8008d3a:	b298      	uxth	r0, r3
 8008d3c:	b9a8      	cbnz	r0, 8008d6a <__lo0bits+0x52>
 8008d3e:	0c1b      	lsrs	r3, r3, #16
 8008d40:	2010      	movs	r0, #16
 8008d42:	b2da      	uxtb	r2, r3
 8008d44:	b90a      	cbnz	r2, 8008d4a <__lo0bits+0x32>
 8008d46:	3008      	adds	r0, #8
 8008d48:	0a1b      	lsrs	r3, r3, #8
 8008d4a:	071a      	lsls	r2, r3, #28
 8008d4c:	bf04      	itt	eq
 8008d4e:	091b      	lsreq	r3, r3, #4
 8008d50:	3004      	addeq	r0, #4
 8008d52:	079a      	lsls	r2, r3, #30
 8008d54:	bf04      	itt	eq
 8008d56:	089b      	lsreq	r3, r3, #2
 8008d58:	3002      	addeq	r0, #2
 8008d5a:	07da      	lsls	r2, r3, #31
 8008d5c:	d403      	bmi.n	8008d66 <__lo0bits+0x4e>
 8008d5e:	085b      	lsrs	r3, r3, #1
 8008d60:	f100 0001 	add.w	r0, r0, #1
 8008d64:	d005      	beq.n	8008d72 <__lo0bits+0x5a>
 8008d66:	600b      	str	r3, [r1, #0]
 8008d68:	4770      	bx	lr
 8008d6a:	4610      	mov	r0, r2
 8008d6c:	e7e9      	b.n	8008d42 <__lo0bits+0x2a>
 8008d6e:	2000      	movs	r0, #0
 8008d70:	4770      	bx	lr
 8008d72:	2020      	movs	r0, #32
 8008d74:	4770      	bx	lr
	...

08008d78 <__i2b>:
 8008d78:	b510      	push	{r4, lr}
 8008d7a:	460c      	mov	r4, r1
 8008d7c:	2101      	movs	r1, #1
 8008d7e:	f7ff ff03 	bl	8008b88 <_Balloc>
 8008d82:	4602      	mov	r2, r0
 8008d84:	b928      	cbnz	r0, 8008d92 <__i2b+0x1a>
 8008d86:	4b05      	ldr	r3, [pc, #20]	; (8008d9c <__i2b+0x24>)
 8008d88:	4805      	ldr	r0, [pc, #20]	; (8008da0 <__i2b+0x28>)
 8008d8a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008d8e:	f000 fce1 	bl	8009754 <__assert_func>
 8008d92:	2301      	movs	r3, #1
 8008d94:	6144      	str	r4, [r0, #20]
 8008d96:	6103      	str	r3, [r0, #16]
 8008d98:	bd10      	pop	{r4, pc}
 8008d9a:	bf00      	nop
 8008d9c:	0800a51b 	.word	0x0800a51b
 8008da0:	0800a52c 	.word	0x0800a52c

08008da4 <__multiply>:
 8008da4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008da8:	4691      	mov	r9, r2
 8008daa:	690a      	ldr	r2, [r1, #16]
 8008dac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008db0:	429a      	cmp	r2, r3
 8008db2:	bfb8      	it	lt
 8008db4:	460b      	movlt	r3, r1
 8008db6:	460c      	mov	r4, r1
 8008db8:	bfbc      	itt	lt
 8008dba:	464c      	movlt	r4, r9
 8008dbc:	4699      	movlt	r9, r3
 8008dbe:	6927      	ldr	r7, [r4, #16]
 8008dc0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008dc4:	68a3      	ldr	r3, [r4, #8]
 8008dc6:	6861      	ldr	r1, [r4, #4]
 8008dc8:	eb07 060a 	add.w	r6, r7, sl
 8008dcc:	42b3      	cmp	r3, r6
 8008dce:	b085      	sub	sp, #20
 8008dd0:	bfb8      	it	lt
 8008dd2:	3101      	addlt	r1, #1
 8008dd4:	f7ff fed8 	bl	8008b88 <_Balloc>
 8008dd8:	b930      	cbnz	r0, 8008de8 <__multiply+0x44>
 8008dda:	4602      	mov	r2, r0
 8008ddc:	4b44      	ldr	r3, [pc, #272]	; (8008ef0 <__multiply+0x14c>)
 8008dde:	4845      	ldr	r0, [pc, #276]	; (8008ef4 <__multiply+0x150>)
 8008de0:	f240 115d 	movw	r1, #349	; 0x15d
 8008de4:	f000 fcb6 	bl	8009754 <__assert_func>
 8008de8:	f100 0514 	add.w	r5, r0, #20
 8008dec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008df0:	462b      	mov	r3, r5
 8008df2:	2200      	movs	r2, #0
 8008df4:	4543      	cmp	r3, r8
 8008df6:	d321      	bcc.n	8008e3c <__multiply+0x98>
 8008df8:	f104 0314 	add.w	r3, r4, #20
 8008dfc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008e00:	f109 0314 	add.w	r3, r9, #20
 8008e04:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008e08:	9202      	str	r2, [sp, #8]
 8008e0a:	1b3a      	subs	r2, r7, r4
 8008e0c:	3a15      	subs	r2, #21
 8008e0e:	f022 0203 	bic.w	r2, r2, #3
 8008e12:	3204      	adds	r2, #4
 8008e14:	f104 0115 	add.w	r1, r4, #21
 8008e18:	428f      	cmp	r7, r1
 8008e1a:	bf38      	it	cc
 8008e1c:	2204      	movcc	r2, #4
 8008e1e:	9201      	str	r2, [sp, #4]
 8008e20:	9a02      	ldr	r2, [sp, #8]
 8008e22:	9303      	str	r3, [sp, #12]
 8008e24:	429a      	cmp	r2, r3
 8008e26:	d80c      	bhi.n	8008e42 <__multiply+0x9e>
 8008e28:	2e00      	cmp	r6, #0
 8008e2a:	dd03      	ble.n	8008e34 <__multiply+0x90>
 8008e2c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d05a      	beq.n	8008eea <__multiply+0x146>
 8008e34:	6106      	str	r6, [r0, #16]
 8008e36:	b005      	add	sp, #20
 8008e38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e3c:	f843 2b04 	str.w	r2, [r3], #4
 8008e40:	e7d8      	b.n	8008df4 <__multiply+0x50>
 8008e42:	f8b3 a000 	ldrh.w	sl, [r3]
 8008e46:	f1ba 0f00 	cmp.w	sl, #0
 8008e4a:	d024      	beq.n	8008e96 <__multiply+0xf2>
 8008e4c:	f104 0e14 	add.w	lr, r4, #20
 8008e50:	46a9      	mov	r9, r5
 8008e52:	f04f 0c00 	mov.w	ip, #0
 8008e56:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008e5a:	f8d9 1000 	ldr.w	r1, [r9]
 8008e5e:	fa1f fb82 	uxth.w	fp, r2
 8008e62:	b289      	uxth	r1, r1
 8008e64:	fb0a 110b 	mla	r1, sl, fp, r1
 8008e68:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008e6c:	f8d9 2000 	ldr.w	r2, [r9]
 8008e70:	4461      	add	r1, ip
 8008e72:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008e76:	fb0a c20b 	mla	r2, sl, fp, ip
 8008e7a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008e7e:	b289      	uxth	r1, r1
 8008e80:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008e84:	4577      	cmp	r7, lr
 8008e86:	f849 1b04 	str.w	r1, [r9], #4
 8008e8a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008e8e:	d8e2      	bhi.n	8008e56 <__multiply+0xb2>
 8008e90:	9a01      	ldr	r2, [sp, #4]
 8008e92:	f845 c002 	str.w	ip, [r5, r2]
 8008e96:	9a03      	ldr	r2, [sp, #12]
 8008e98:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008e9c:	3304      	adds	r3, #4
 8008e9e:	f1b9 0f00 	cmp.w	r9, #0
 8008ea2:	d020      	beq.n	8008ee6 <__multiply+0x142>
 8008ea4:	6829      	ldr	r1, [r5, #0]
 8008ea6:	f104 0c14 	add.w	ip, r4, #20
 8008eaa:	46ae      	mov	lr, r5
 8008eac:	f04f 0a00 	mov.w	sl, #0
 8008eb0:	f8bc b000 	ldrh.w	fp, [ip]
 8008eb4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008eb8:	fb09 220b 	mla	r2, r9, fp, r2
 8008ebc:	4492      	add	sl, r2
 8008ebe:	b289      	uxth	r1, r1
 8008ec0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008ec4:	f84e 1b04 	str.w	r1, [lr], #4
 8008ec8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008ecc:	f8be 1000 	ldrh.w	r1, [lr]
 8008ed0:	0c12      	lsrs	r2, r2, #16
 8008ed2:	fb09 1102 	mla	r1, r9, r2, r1
 8008ed6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008eda:	4567      	cmp	r7, ip
 8008edc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008ee0:	d8e6      	bhi.n	8008eb0 <__multiply+0x10c>
 8008ee2:	9a01      	ldr	r2, [sp, #4]
 8008ee4:	50a9      	str	r1, [r5, r2]
 8008ee6:	3504      	adds	r5, #4
 8008ee8:	e79a      	b.n	8008e20 <__multiply+0x7c>
 8008eea:	3e01      	subs	r6, #1
 8008eec:	e79c      	b.n	8008e28 <__multiply+0x84>
 8008eee:	bf00      	nop
 8008ef0:	0800a51b 	.word	0x0800a51b
 8008ef4:	0800a52c 	.word	0x0800a52c

08008ef8 <__pow5mult>:
 8008ef8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008efc:	4615      	mov	r5, r2
 8008efe:	f012 0203 	ands.w	r2, r2, #3
 8008f02:	4606      	mov	r6, r0
 8008f04:	460f      	mov	r7, r1
 8008f06:	d007      	beq.n	8008f18 <__pow5mult+0x20>
 8008f08:	4c25      	ldr	r4, [pc, #148]	; (8008fa0 <__pow5mult+0xa8>)
 8008f0a:	3a01      	subs	r2, #1
 8008f0c:	2300      	movs	r3, #0
 8008f0e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008f12:	f7ff fe9b 	bl	8008c4c <__multadd>
 8008f16:	4607      	mov	r7, r0
 8008f18:	10ad      	asrs	r5, r5, #2
 8008f1a:	d03d      	beq.n	8008f98 <__pow5mult+0xa0>
 8008f1c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008f1e:	b97c      	cbnz	r4, 8008f40 <__pow5mult+0x48>
 8008f20:	2010      	movs	r0, #16
 8008f22:	f7ff fe1b 	bl	8008b5c <malloc>
 8008f26:	4602      	mov	r2, r0
 8008f28:	6270      	str	r0, [r6, #36]	; 0x24
 8008f2a:	b928      	cbnz	r0, 8008f38 <__pow5mult+0x40>
 8008f2c:	4b1d      	ldr	r3, [pc, #116]	; (8008fa4 <__pow5mult+0xac>)
 8008f2e:	481e      	ldr	r0, [pc, #120]	; (8008fa8 <__pow5mult+0xb0>)
 8008f30:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008f34:	f000 fc0e 	bl	8009754 <__assert_func>
 8008f38:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008f3c:	6004      	str	r4, [r0, #0]
 8008f3e:	60c4      	str	r4, [r0, #12]
 8008f40:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008f44:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008f48:	b94c      	cbnz	r4, 8008f5e <__pow5mult+0x66>
 8008f4a:	f240 2171 	movw	r1, #625	; 0x271
 8008f4e:	4630      	mov	r0, r6
 8008f50:	f7ff ff12 	bl	8008d78 <__i2b>
 8008f54:	2300      	movs	r3, #0
 8008f56:	f8c8 0008 	str.w	r0, [r8, #8]
 8008f5a:	4604      	mov	r4, r0
 8008f5c:	6003      	str	r3, [r0, #0]
 8008f5e:	f04f 0900 	mov.w	r9, #0
 8008f62:	07eb      	lsls	r3, r5, #31
 8008f64:	d50a      	bpl.n	8008f7c <__pow5mult+0x84>
 8008f66:	4639      	mov	r1, r7
 8008f68:	4622      	mov	r2, r4
 8008f6a:	4630      	mov	r0, r6
 8008f6c:	f7ff ff1a 	bl	8008da4 <__multiply>
 8008f70:	4639      	mov	r1, r7
 8008f72:	4680      	mov	r8, r0
 8008f74:	4630      	mov	r0, r6
 8008f76:	f7ff fe47 	bl	8008c08 <_Bfree>
 8008f7a:	4647      	mov	r7, r8
 8008f7c:	106d      	asrs	r5, r5, #1
 8008f7e:	d00b      	beq.n	8008f98 <__pow5mult+0xa0>
 8008f80:	6820      	ldr	r0, [r4, #0]
 8008f82:	b938      	cbnz	r0, 8008f94 <__pow5mult+0x9c>
 8008f84:	4622      	mov	r2, r4
 8008f86:	4621      	mov	r1, r4
 8008f88:	4630      	mov	r0, r6
 8008f8a:	f7ff ff0b 	bl	8008da4 <__multiply>
 8008f8e:	6020      	str	r0, [r4, #0]
 8008f90:	f8c0 9000 	str.w	r9, [r0]
 8008f94:	4604      	mov	r4, r0
 8008f96:	e7e4      	b.n	8008f62 <__pow5mult+0x6a>
 8008f98:	4638      	mov	r0, r7
 8008f9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f9e:	bf00      	nop
 8008fa0:	0800a678 	.word	0x0800a678
 8008fa4:	0800a4a9 	.word	0x0800a4a9
 8008fa8:	0800a52c 	.word	0x0800a52c

08008fac <__lshift>:
 8008fac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008fb0:	460c      	mov	r4, r1
 8008fb2:	6849      	ldr	r1, [r1, #4]
 8008fb4:	6923      	ldr	r3, [r4, #16]
 8008fb6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008fba:	68a3      	ldr	r3, [r4, #8]
 8008fbc:	4607      	mov	r7, r0
 8008fbe:	4691      	mov	r9, r2
 8008fc0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008fc4:	f108 0601 	add.w	r6, r8, #1
 8008fc8:	42b3      	cmp	r3, r6
 8008fca:	db0b      	blt.n	8008fe4 <__lshift+0x38>
 8008fcc:	4638      	mov	r0, r7
 8008fce:	f7ff fddb 	bl	8008b88 <_Balloc>
 8008fd2:	4605      	mov	r5, r0
 8008fd4:	b948      	cbnz	r0, 8008fea <__lshift+0x3e>
 8008fd6:	4602      	mov	r2, r0
 8008fd8:	4b2a      	ldr	r3, [pc, #168]	; (8009084 <__lshift+0xd8>)
 8008fda:	482b      	ldr	r0, [pc, #172]	; (8009088 <__lshift+0xdc>)
 8008fdc:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008fe0:	f000 fbb8 	bl	8009754 <__assert_func>
 8008fe4:	3101      	adds	r1, #1
 8008fe6:	005b      	lsls	r3, r3, #1
 8008fe8:	e7ee      	b.n	8008fc8 <__lshift+0x1c>
 8008fea:	2300      	movs	r3, #0
 8008fec:	f100 0114 	add.w	r1, r0, #20
 8008ff0:	f100 0210 	add.w	r2, r0, #16
 8008ff4:	4618      	mov	r0, r3
 8008ff6:	4553      	cmp	r3, sl
 8008ff8:	db37      	blt.n	800906a <__lshift+0xbe>
 8008ffa:	6920      	ldr	r0, [r4, #16]
 8008ffc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009000:	f104 0314 	add.w	r3, r4, #20
 8009004:	f019 091f 	ands.w	r9, r9, #31
 8009008:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800900c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009010:	d02f      	beq.n	8009072 <__lshift+0xc6>
 8009012:	f1c9 0e20 	rsb	lr, r9, #32
 8009016:	468a      	mov	sl, r1
 8009018:	f04f 0c00 	mov.w	ip, #0
 800901c:	681a      	ldr	r2, [r3, #0]
 800901e:	fa02 f209 	lsl.w	r2, r2, r9
 8009022:	ea42 020c 	orr.w	r2, r2, ip
 8009026:	f84a 2b04 	str.w	r2, [sl], #4
 800902a:	f853 2b04 	ldr.w	r2, [r3], #4
 800902e:	4298      	cmp	r0, r3
 8009030:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009034:	d8f2      	bhi.n	800901c <__lshift+0x70>
 8009036:	1b03      	subs	r3, r0, r4
 8009038:	3b15      	subs	r3, #21
 800903a:	f023 0303 	bic.w	r3, r3, #3
 800903e:	3304      	adds	r3, #4
 8009040:	f104 0215 	add.w	r2, r4, #21
 8009044:	4290      	cmp	r0, r2
 8009046:	bf38      	it	cc
 8009048:	2304      	movcc	r3, #4
 800904a:	f841 c003 	str.w	ip, [r1, r3]
 800904e:	f1bc 0f00 	cmp.w	ip, #0
 8009052:	d001      	beq.n	8009058 <__lshift+0xac>
 8009054:	f108 0602 	add.w	r6, r8, #2
 8009058:	3e01      	subs	r6, #1
 800905a:	4638      	mov	r0, r7
 800905c:	612e      	str	r6, [r5, #16]
 800905e:	4621      	mov	r1, r4
 8009060:	f7ff fdd2 	bl	8008c08 <_Bfree>
 8009064:	4628      	mov	r0, r5
 8009066:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800906a:	f842 0f04 	str.w	r0, [r2, #4]!
 800906e:	3301      	adds	r3, #1
 8009070:	e7c1      	b.n	8008ff6 <__lshift+0x4a>
 8009072:	3904      	subs	r1, #4
 8009074:	f853 2b04 	ldr.w	r2, [r3], #4
 8009078:	f841 2f04 	str.w	r2, [r1, #4]!
 800907c:	4298      	cmp	r0, r3
 800907e:	d8f9      	bhi.n	8009074 <__lshift+0xc8>
 8009080:	e7ea      	b.n	8009058 <__lshift+0xac>
 8009082:	bf00      	nop
 8009084:	0800a51b 	.word	0x0800a51b
 8009088:	0800a52c 	.word	0x0800a52c

0800908c <__mcmp>:
 800908c:	b530      	push	{r4, r5, lr}
 800908e:	6902      	ldr	r2, [r0, #16]
 8009090:	690c      	ldr	r4, [r1, #16]
 8009092:	1b12      	subs	r2, r2, r4
 8009094:	d10e      	bne.n	80090b4 <__mcmp+0x28>
 8009096:	f100 0314 	add.w	r3, r0, #20
 800909a:	3114      	adds	r1, #20
 800909c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80090a0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80090a4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80090a8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80090ac:	42a5      	cmp	r5, r4
 80090ae:	d003      	beq.n	80090b8 <__mcmp+0x2c>
 80090b0:	d305      	bcc.n	80090be <__mcmp+0x32>
 80090b2:	2201      	movs	r2, #1
 80090b4:	4610      	mov	r0, r2
 80090b6:	bd30      	pop	{r4, r5, pc}
 80090b8:	4283      	cmp	r3, r0
 80090ba:	d3f3      	bcc.n	80090a4 <__mcmp+0x18>
 80090bc:	e7fa      	b.n	80090b4 <__mcmp+0x28>
 80090be:	f04f 32ff 	mov.w	r2, #4294967295
 80090c2:	e7f7      	b.n	80090b4 <__mcmp+0x28>

080090c4 <__mdiff>:
 80090c4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090c8:	460c      	mov	r4, r1
 80090ca:	4606      	mov	r6, r0
 80090cc:	4611      	mov	r1, r2
 80090ce:	4620      	mov	r0, r4
 80090d0:	4690      	mov	r8, r2
 80090d2:	f7ff ffdb 	bl	800908c <__mcmp>
 80090d6:	1e05      	subs	r5, r0, #0
 80090d8:	d110      	bne.n	80090fc <__mdiff+0x38>
 80090da:	4629      	mov	r1, r5
 80090dc:	4630      	mov	r0, r6
 80090de:	f7ff fd53 	bl	8008b88 <_Balloc>
 80090e2:	b930      	cbnz	r0, 80090f2 <__mdiff+0x2e>
 80090e4:	4b3a      	ldr	r3, [pc, #232]	; (80091d0 <__mdiff+0x10c>)
 80090e6:	4602      	mov	r2, r0
 80090e8:	f240 2132 	movw	r1, #562	; 0x232
 80090ec:	4839      	ldr	r0, [pc, #228]	; (80091d4 <__mdiff+0x110>)
 80090ee:	f000 fb31 	bl	8009754 <__assert_func>
 80090f2:	2301      	movs	r3, #1
 80090f4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80090f8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090fc:	bfa4      	itt	ge
 80090fe:	4643      	movge	r3, r8
 8009100:	46a0      	movge	r8, r4
 8009102:	4630      	mov	r0, r6
 8009104:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009108:	bfa6      	itte	ge
 800910a:	461c      	movge	r4, r3
 800910c:	2500      	movge	r5, #0
 800910e:	2501      	movlt	r5, #1
 8009110:	f7ff fd3a 	bl	8008b88 <_Balloc>
 8009114:	b920      	cbnz	r0, 8009120 <__mdiff+0x5c>
 8009116:	4b2e      	ldr	r3, [pc, #184]	; (80091d0 <__mdiff+0x10c>)
 8009118:	4602      	mov	r2, r0
 800911a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800911e:	e7e5      	b.n	80090ec <__mdiff+0x28>
 8009120:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009124:	6926      	ldr	r6, [r4, #16]
 8009126:	60c5      	str	r5, [r0, #12]
 8009128:	f104 0914 	add.w	r9, r4, #20
 800912c:	f108 0514 	add.w	r5, r8, #20
 8009130:	f100 0e14 	add.w	lr, r0, #20
 8009134:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009138:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800913c:	f108 0210 	add.w	r2, r8, #16
 8009140:	46f2      	mov	sl, lr
 8009142:	2100      	movs	r1, #0
 8009144:	f859 3b04 	ldr.w	r3, [r9], #4
 8009148:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800914c:	fa1f f883 	uxth.w	r8, r3
 8009150:	fa11 f18b 	uxtah	r1, r1, fp
 8009154:	0c1b      	lsrs	r3, r3, #16
 8009156:	eba1 0808 	sub.w	r8, r1, r8
 800915a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800915e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009162:	fa1f f888 	uxth.w	r8, r8
 8009166:	1419      	asrs	r1, r3, #16
 8009168:	454e      	cmp	r6, r9
 800916a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800916e:	f84a 3b04 	str.w	r3, [sl], #4
 8009172:	d8e7      	bhi.n	8009144 <__mdiff+0x80>
 8009174:	1b33      	subs	r3, r6, r4
 8009176:	3b15      	subs	r3, #21
 8009178:	f023 0303 	bic.w	r3, r3, #3
 800917c:	3304      	adds	r3, #4
 800917e:	3415      	adds	r4, #21
 8009180:	42a6      	cmp	r6, r4
 8009182:	bf38      	it	cc
 8009184:	2304      	movcc	r3, #4
 8009186:	441d      	add	r5, r3
 8009188:	4473      	add	r3, lr
 800918a:	469e      	mov	lr, r3
 800918c:	462e      	mov	r6, r5
 800918e:	4566      	cmp	r6, ip
 8009190:	d30e      	bcc.n	80091b0 <__mdiff+0xec>
 8009192:	f10c 0203 	add.w	r2, ip, #3
 8009196:	1b52      	subs	r2, r2, r5
 8009198:	f022 0203 	bic.w	r2, r2, #3
 800919c:	3d03      	subs	r5, #3
 800919e:	45ac      	cmp	ip, r5
 80091a0:	bf38      	it	cc
 80091a2:	2200      	movcc	r2, #0
 80091a4:	441a      	add	r2, r3
 80091a6:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 80091aa:	b17b      	cbz	r3, 80091cc <__mdiff+0x108>
 80091ac:	6107      	str	r7, [r0, #16]
 80091ae:	e7a3      	b.n	80090f8 <__mdiff+0x34>
 80091b0:	f856 8b04 	ldr.w	r8, [r6], #4
 80091b4:	fa11 f288 	uxtah	r2, r1, r8
 80091b8:	1414      	asrs	r4, r2, #16
 80091ba:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80091be:	b292      	uxth	r2, r2
 80091c0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 80091c4:	f84e 2b04 	str.w	r2, [lr], #4
 80091c8:	1421      	asrs	r1, r4, #16
 80091ca:	e7e0      	b.n	800918e <__mdiff+0xca>
 80091cc:	3f01      	subs	r7, #1
 80091ce:	e7ea      	b.n	80091a6 <__mdiff+0xe2>
 80091d0:	0800a51b 	.word	0x0800a51b
 80091d4:	0800a52c 	.word	0x0800a52c

080091d8 <__d2b>:
 80091d8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80091dc:	4689      	mov	r9, r1
 80091de:	2101      	movs	r1, #1
 80091e0:	ec57 6b10 	vmov	r6, r7, d0
 80091e4:	4690      	mov	r8, r2
 80091e6:	f7ff fccf 	bl	8008b88 <_Balloc>
 80091ea:	4604      	mov	r4, r0
 80091ec:	b930      	cbnz	r0, 80091fc <__d2b+0x24>
 80091ee:	4602      	mov	r2, r0
 80091f0:	4b25      	ldr	r3, [pc, #148]	; (8009288 <__d2b+0xb0>)
 80091f2:	4826      	ldr	r0, [pc, #152]	; (800928c <__d2b+0xb4>)
 80091f4:	f240 310a 	movw	r1, #778	; 0x30a
 80091f8:	f000 faac 	bl	8009754 <__assert_func>
 80091fc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009200:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009204:	bb35      	cbnz	r5, 8009254 <__d2b+0x7c>
 8009206:	2e00      	cmp	r6, #0
 8009208:	9301      	str	r3, [sp, #4]
 800920a:	d028      	beq.n	800925e <__d2b+0x86>
 800920c:	4668      	mov	r0, sp
 800920e:	9600      	str	r6, [sp, #0]
 8009210:	f7ff fd82 	bl	8008d18 <__lo0bits>
 8009214:	9900      	ldr	r1, [sp, #0]
 8009216:	b300      	cbz	r0, 800925a <__d2b+0x82>
 8009218:	9a01      	ldr	r2, [sp, #4]
 800921a:	f1c0 0320 	rsb	r3, r0, #32
 800921e:	fa02 f303 	lsl.w	r3, r2, r3
 8009222:	430b      	orrs	r3, r1
 8009224:	40c2      	lsrs	r2, r0
 8009226:	6163      	str	r3, [r4, #20]
 8009228:	9201      	str	r2, [sp, #4]
 800922a:	9b01      	ldr	r3, [sp, #4]
 800922c:	61a3      	str	r3, [r4, #24]
 800922e:	2b00      	cmp	r3, #0
 8009230:	bf14      	ite	ne
 8009232:	2202      	movne	r2, #2
 8009234:	2201      	moveq	r2, #1
 8009236:	6122      	str	r2, [r4, #16]
 8009238:	b1d5      	cbz	r5, 8009270 <__d2b+0x98>
 800923a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800923e:	4405      	add	r5, r0
 8009240:	f8c9 5000 	str.w	r5, [r9]
 8009244:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009248:	f8c8 0000 	str.w	r0, [r8]
 800924c:	4620      	mov	r0, r4
 800924e:	b003      	add	sp, #12
 8009250:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009254:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009258:	e7d5      	b.n	8009206 <__d2b+0x2e>
 800925a:	6161      	str	r1, [r4, #20]
 800925c:	e7e5      	b.n	800922a <__d2b+0x52>
 800925e:	a801      	add	r0, sp, #4
 8009260:	f7ff fd5a 	bl	8008d18 <__lo0bits>
 8009264:	9b01      	ldr	r3, [sp, #4]
 8009266:	6163      	str	r3, [r4, #20]
 8009268:	2201      	movs	r2, #1
 800926a:	6122      	str	r2, [r4, #16]
 800926c:	3020      	adds	r0, #32
 800926e:	e7e3      	b.n	8009238 <__d2b+0x60>
 8009270:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009274:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009278:	f8c9 0000 	str.w	r0, [r9]
 800927c:	6918      	ldr	r0, [r3, #16]
 800927e:	f7ff fd2b 	bl	8008cd8 <__hi0bits>
 8009282:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009286:	e7df      	b.n	8009248 <__d2b+0x70>
 8009288:	0800a51b 	.word	0x0800a51b
 800928c:	0800a52c 	.word	0x0800a52c

08009290 <_calloc_r>:
 8009290:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009292:	fba1 2402 	umull	r2, r4, r1, r2
 8009296:	b94c      	cbnz	r4, 80092ac <_calloc_r+0x1c>
 8009298:	4611      	mov	r1, r2
 800929a:	9201      	str	r2, [sp, #4]
 800929c:	f000 f87a 	bl	8009394 <_malloc_r>
 80092a0:	9a01      	ldr	r2, [sp, #4]
 80092a2:	4605      	mov	r5, r0
 80092a4:	b930      	cbnz	r0, 80092b4 <_calloc_r+0x24>
 80092a6:	4628      	mov	r0, r5
 80092a8:	b003      	add	sp, #12
 80092aa:	bd30      	pop	{r4, r5, pc}
 80092ac:	220c      	movs	r2, #12
 80092ae:	6002      	str	r2, [r0, #0]
 80092b0:	2500      	movs	r5, #0
 80092b2:	e7f8      	b.n	80092a6 <_calloc_r+0x16>
 80092b4:	4621      	mov	r1, r4
 80092b6:	f7fe f941 	bl	800753c <memset>
 80092ba:	e7f4      	b.n	80092a6 <_calloc_r+0x16>

080092bc <_free_r>:
 80092bc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80092be:	2900      	cmp	r1, #0
 80092c0:	d044      	beq.n	800934c <_free_r+0x90>
 80092c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80092c6:	9001      	str	r0, [sp, #4]
 80092c8:	2b00      	cmp	r3, #0
 80092ca:	f1a1 0404 	sub.w	r4, r1, #4
 80092ce:	bfb8      	it	lt
 80092d0:	18e4      	addlt	r4, r4, r3
 80092d2:	f000 fa9b 	bl	800980c <__malloc_lock>
 80092d6:	4a1e      	ldr	r2, [pc, #120]	; (8009350 <_free_r+0x94>)
 80092d8:	9801      	ldr	r0, [sp, #4]
 80092da:	6813      	ldr	r3, [r2, #0]
 80092dc:	b933      	cbnz	r3, 80092ec <_free_r+0x30>
 80092de:	6063      	str	r3, [r4, #4]
 80092e0:	6014      	str	r4, [r2, #0]
 80092e2:	b003      	add	sp, #12
 80092e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80092e8:	f000 ba96 	b.w	8009818 <__malloc_unlock>
 80092ec:	42a3      	cmp	r3, r4
 80092ee:	d908      	bls.n	8009302 <_free_r+0x46>
 80092f0:	6825      	ldr	r5, [r4, #0]
 80092f2:	1961      	adds	r1, r4, r5
 80092f4:	428b      	cmp	r3, r1
 80092f6:	bf01      	itttt	eq
 80092f8:	6819      	ldreq	r1, [r3, #0]
 80092fa:	685b      	ldreq	r3, [r3, #4]
 80092fc:	1949      	addeq	r1, r1, r5
 80092fe:	6021      	streq	r1, [r4, #0]
 8009300:	e7ed      	b.n	80092de <_free_r+0x22>
 8009302:	461a      	mov	r2, r3
 8009304:	685b      	ldr	r3, [r3, #4]
 8009306:	b10b      	cbz	r3, 800930c <_free_r+0x50>
 8009308:	42a3      	cmp	r3, r4
 800930a:	d9fa      	bls.n	8009302 <_free_r+0x46>
 800930c:	6811      	ldr	r1, [r2, #0]
 800930e:	1855      	adds	r5, r2, r1
 8009310:	42a5      	cmp	r5, r4
 8009312:	d10b      	bne.n	800932c <_free_r+0x70>
 8009314:	6824      	ldr	r4, [r4, #0]
 8009316:	4421      	add	r1, r4
 8009318:	1854      	adds	r4, r2, r1
 800931a:	42a3      	cmp	r3, r4
 800931c:	6011      	str	r1, [r2, #0]
 800931e:	d1e0      	bne.n	80092e2 <_free_r+0x26>
 8009320:	681c      	ldr	r4, [r3, #0]
 8009322:	685b      	ldr	r3, [r3, #4]
 8009324:	6053      	str	r3, [r2, #4]
 8009326:	4421      	add	r1, r4
 8009328:	6011      	str	r1, [r2, #0]
 800932a:	e7da      	b.n	80092e2 <_free_r+0x26>
 800932c:	d902      	bls.n	8009334 <_free_r+0x78>
 800932e:	230c      	movs	r3, #12
 8009330:	6003      	str	r3, [r0, #0]
 8009332:	e7d6      	b.n	80092e2 <_free_r+0x26>
 8009334:	6825      	ldr	r5, [r4, #0]
 8009336:	1961      	adds	r1, r4, r5
 8009338:	428b      	cmp	r3, r1
 800933a:	bf04      	itt	eq
 800933c:	6819      	ldreq	r1, [r3, #0]
 800933e:	685b      	ldreq	r3, [r3, #4]
 8009340:	6063      	str	r3, [r4, #4]
 8009342:	bf04      	itt	eq
 8009344:	1949      	addeq	r1, r1, r5
 8009346:	6021      	streq	r1, [r4, #0]
 8009348:	6054      	str	r4, [r2, #4]
 800934a:	e7ca      	b.n	80092e2 <_free_r+0x26>
 800934c:	b003      	add	sp, #12
 800934e:	bd30      	pop	{r4, r5, pc}
 8009350:	20000504 	.word	0x20000504

08009354 <sbrk_aligned>:
 8009354:	b570      	push	{r4, r5, r6, lr}
 8009356:	4e0e      	ldr	r6, [pc, #56]	; (8009390 <sbrk_aligned+0x3c>)
 8009358:	460c      	mov	r4, r1
 800935a:	6831      	ldr	r1, [r6, #0]
 800935c:	4605      	mov	r5, r0
 800935e:	b911      	cbnz	r1, 8009366 <sbrk_aligned+0x12>
 8009360:	f000 f9e8 	bl	8009734 <_sbrk_r>
 8009364:	6030      	str	r0, [r6, #0]
 8009366:	4621      	mov	r1, r4
 8009368:	4628      	mov	r0, r5
 800936a:	f000 f9e3 	bl	8009734 <_sbrk_r>
 800936e:	1c43      	adds	r3, r0, #1
 8009370:	d00a      	beq.n	8009388 <sbrk_aligned+0x34>
 8009372:	1cc4      	adds	r4, r0, #3
 8009374:	f024 0403 	bic.w	r4, r4, #3
 8009378:	42a0      	cmp	r0, r4
 800937a:	d007      	beq.n	800938c <sbrk_aligned+0x38>
 800937c:	1a21      	subs	r1, r4, r0
 800937e:	4628      	mov	r0, r5
 8009380:	f000 f9d8 	bl	8009734 <_sbrk_r>
 8009384:	3001      	adds	r0, #1
 8009386:	d101      	bne.n	800938c <sbrk_aligned+0x38>
 8009388:	f04f 34ff 	mov.w	r4, #4294967295
 800938c:	4620      	mov	r0, r4
 800938e:	bd70      	pop	{r4, r5, r6, pc}
 8009390:	20000508 	.word	0x20000508

08009394 <_malloc_r>:
 8009394:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009398:	1ccd      	adds	r5, r1, #3
 800939a:	f025 0503 	bic.w	r5, r5, #3
 800939e:	3508      	adds	r5, #8
 80093a0:	2d0c      	cmp	r5, #12
 80093a2:	bf38      	it	cc
 80093a4:	250c      	movcc	r5, #12
 80093a6:	2d00      	cmp	r5, #0
 80093a8:	4607      	mov	r7, r0
 80093aa:	db01      	blt.n	80093b0 <_malloc_r+0x1c>
 80093ac:	42a9      	cmp	r1, r5
 80093ae:	d905      	bls.n	80093bc <_malloc_r+0x28>
 80093b0:	230c      	movs	r3, #12
 80093b2:	603b      	str	r3, [r7, #0]
 80093b4:	2600      	movs	r6, #0
 80093b6:	4630      	mov	r0, r6
 80093b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80093bc:	4e2e      	ldr	r6, [pc, #184]	; (8009478 <_malloc_r+0xe4>)
 80093be:	f000 fa25 	bl	800980c <__malloc_lock>
 80093c2:	6833      	ldr	r3, [r6, #0]
 80093c4:	461c      	mov	r4, r3
 80093c6:	bb34      	cbnz	r4, 8009416 <_malloc_r+0x82>
 80093c8:	4629      	mov	r1, r5
 80093ca:	4638      	mov	r0, r7
 80093cc:	f7ff ffc2 	bl	8009354 <sbrk_aligned>
 80093d0:	1c43      	adds	r3, r0, #1
 80093d2:	4604      	mov	r4, r0
 80093d4:	d14d      	bne.n	8009472 <_malloc_r+0xde>
 80093d6:	6834      	ldr	r4, [r6, #0]
 80093d8:	4626      	mov	r6, r4
 80093da:	2e00      	cmp	r6, #0
 80093dc:	d140      	bne.n	8009460 <_malloc_r+0xcc>
 80093de:	6823      	ldr	r3, [r4, #0]
 80093e0:	4631      	mov	r1, r6
 80093e2:	4638      	mov	r0, r7
 80093e4:	eb04 0803 	add.w	r8, r4, r3
 80093e8:	f000 f9a4 	bl	8009734 <_sbrk_r>
 80093ec:	4580      	cmp	r8, r0
 80093ee:	d13a      	bne.n	8009466 <_malloc_r+0xd2>
 80093f0:	6821      	ldr	r1, [r4, #0]
 80093f2:	3503      	adds	r5, #3
 80093f4:	1a6d      	subs	r5, r5, r1
 80093f6:	f025 0503 	bic.w	r5, r5, #3
 80093fa:	3508      	adds	r5, #8
 80093fc:	2d0c      	cmp	r5, #12
 80093fe:	bf38      	it	cc
 8009400:	250c      	movcc	r5, #12
 8009402:	4629      	mov	r1, r5
 8009404:	4638      	mov	r0, r7
 8009406:	f7ff ffa5 	bl	8009354 <sbrk_aligned>
 800940a:	3001      	adds	r0, #1
 800940c:	d02b      	beq.n	8009466 <_malloc_r+0xd2>
 800940e:	6823      	ldr	r3, [r4, #0]
 8009410:	442b      	add	r3, r5
 8009412:	6023      	str	r3, [r4, #0]
 8009414:	e00e      	b.n	8009434 <_malloc_r+0xa0>
 8009416:	6822      	ldr	r2, [r4, #0]
 8009418:	1b52      	subs	r2, r2, r5
 800941a:	d41e      	bmi.n	800945a <_malloc_r+0xc6>
 800941c:	2a0b      	cmp	r2, #11
 800941e:	d916      	bls.n	800944e <_malloc_r+0xba>
 8009420:	1961      	adds	r1, r4, r5
 8009422:	42a3      	cmp	r3, r4
 8009424:	6025      	str	r5, [r4, #0]
 8009426:	bf18      	it	ne
 8009428:	6059      	strne	r1, [r3, #4]
 800942a:	6863      	ldr	r3, [r4, #4]
 800942c:	bf08      	it	eq
 800942e:	6031      	streq	r1, [r6, #0]
 8009430:	5162      	str	r2, [r4, r5]
 8009432:	604b      	str	r3, [r1, #4]
 8009434:	4638      	mov	r0, r7
 8009436:	f104 060b 	add.w	r6, r4, #11
 800943a:	f000 f9ed 	bl	8009818 <__malloc_unlock>
 800943e:	f026 0607 	bic.w	r6, r6, #7
 8009442:	1d23      	adds	r3, r4, #4
 8009444:	1af2      	subs	r2, r6, r3
 8009446:	d0b6      	beq.n	80093b6 <_malloc_r+0x22>
 8009448:	1b9b      	subs	r3, r3, r6
 800944a:	50a3      	str	r3, [r4, r2]
 800944c:	e7b3      	b.n	80093b6 <_malloc_r+0x22>
 800944e:	6862      	ldr	r2, [r4, #4]
 8009450:	42a3      	cmp	r3, r4
 8009452:	bf0c      	ite	eq
 8009454:	6032      	streq	r2, [r6, #0]
 8009456:	605a      	strne	r2, [r3, #4]
 8009458:	e7ec      	b.n	8009434 <_malloc_r+0xa0>
 800945a:	4623      	mov	r3, r4
 800945c:	6864      	ldr	r4, [r4, #4]
 800945e:	e7b2      	b.n	80093c6 <_malloc_r+0x32>
 8009460:	4634      	mov	r4, r6
 8009462:	6876      	ldr	r6, [r6, #4]
 8009464:	e7b9      	b.n	80093da <_malloc_r+0x46>
 8009466:	230c      	movs	r3, #12
 8009468:	603b      	str	r3, [r7, #0]
 800946a:	4638      	mov	r0, r7
 800946c:	f000 f9d4 	bl	8009818 <__malloc_unlock>
 8009470:	e7a1      	b.n	80093b6 <_malloc_r+0x22>
 8009472:	6025      	str	r5, [r4, #0]
 8009474:	e7de      	b.n	8009434 <_malloc_r+0xa0>
 8009476:	bf00      	nop
 8009478:	20000504 	.word	0x20000504

0800947c <__ssputs_r>:
 800947c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009480:	688e      	ldr	r6, [r1, #8]
 8009482:	429e      	cmp	r6, r3
 8009484:	4682      	mov	sl, r0
 8009486:	460c      	mov	r4, r1
 8009488:	4690      	mov	r8, r2
 800948a:	461f      	mov	r7, r3
 800948c:	d838      	bhi.n	8009500 <__ssputs_r+0x84>
 800948e:	898a      	ldrh	r2, [r1, #12]
 8009490:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009494:	d032      	beq.n	80094fc <__ssputs_r+0x80>
 8009496:	6825      	ldr	r5, [r4, #0]
 8009498:	6909      	ldr	r1, [r1, #16]
 800949a:	eba5 0901 	sub.w	r9, r5, r1
 800949e:	6965      	ldr	r5, [r4, #20]
 80094a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80094a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80094a8:	3301      	adds	r3, #1
 80094aa:	444b      	add	r3, r9
 80094ac:	106d      	asrs	r5, r5, #1
 80094ae:	429d      	cmp	r5, r3
 80094b0:	bf38      	it	cc
 80094b2:	461d      	movcc	r5, r3
 80094b4:	0553      	lsls	r3, r2, #21
 80094b6:	d531      	bpl.n	800951c <__ssputs_r+0xa0>
 80094b8:	4629      	mov	r1, r5
 80094ba:	f7ff ff6b 	bl	8009394 <_malloc_r>
 80094be:	4606      	mov	r6, r0
 80094c0:	b950      	cbnz	r0, 80094d8 <__ssputs_r+0x5c>
 80094c2:	230c      	movs	r3, #12
 80094c4:	f8ca 3000 	str.w	r3, [sl]
 80094c8:	89a3      	ldrh	r3, [r4, #12]
 80094ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094ce:	81a3      	strh	r3, [r4, #12]
 80094d0:	f04f 30ff 	mov.w	r0, #4294967295
 80094d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094d8:	6921      	ldr	r1, [r4, #16]
 80094da:	464a      	mov	r2, r9
 80094dc:	f7ff fb46 	bl	8008b6c <memcpy>
 80094e0:	89a3      	ldrh	r3, [r4, #12]
 80094e2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80094e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80094ea:	81a3      	strh	r3, [r4, #12]
 80094ec:	6126      	str	r6, [r4, #16]
 80094ee:	6165      	str	r5, [r4, #20]
 80094f0:	444e      	add	r6, r9
 80094f2:	eba5 0509 	sub.w	r5, r5, r9
 80094f6:	6026      	str	r6, [r4, #0]
 80094f8:	60a5      	str	r5, [r4, #8]
 80094fa:	463e      	mov	r6, r7
 80094fc:	42be      	cmp	r6, r7
 80094fe:	d900      	bls.n	8009502 <__ssputs_r+0x86>
 8009500:	463e      	mov	r6, r7
 8009502:	6820      	ldr	r0, [r4, #0]
 8009504:	4632      	mov	r2, r6
 8009506:	4641      	mov	r1, r8
 8009508:	f000 f966 	bl	80097d8 <memmove>
 800950c:	68a3      	ldr	r3, [r4, #8]
 800950e:	1b9b      	subs	r3, r3, r6
 8009510:	60a3      	str	r3, [r4, #8]
 8009512:	6823      	ldr	r3, [r4, #0]
 8009514:	4433      	add	r3, r6
 8009516:	6023      	str	r3, [r4, #0]
 8009518:	2000      	movs	r0, #0
 800951a:	e7db      	b.n	80094d4 <__ssputs_r+0x58>
 800951c:	462a      	mov	r2, r5
 800951e:	f000 f981 	bl	8009824 <_realloc_r>
 8009522:	4606      	mov	r6, r0
 8009524:	2800      	cmp	r0, #0
 8009526:	d1e1      	bne.n	80094ec <__ssputs_r+0x70>
 8009528:	6921      	ldr	r1, [r4, #16]
 800952a:	4650      	mov	r0, sl
 800952c:	f7ff fec6 	bl	80092bc <_free_r>
 8009530:	e7c7      	b.n	80094c2 <__ssputs_r+0x46>
	...

08009534 <_svfiprintf_r>:
 8009534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009538:	4698      	mov	r8, r3
 800953a:	898b      	ldrh	r3, [r1, #12]
 800953c:	061b      	lsls	r3, r3, #24
 800953e:	b09d      	sub	sp, #116	; 0x74
 8009540:	4607      	mov	r7, r0
 8009542:	460d      	mov	r5, r1
 8009544:	4614      	mov	r4, r2
 8009546:	d50e      	bpl.n	8009566 <_svfiprintf_r+0x32>
 8009548:	690b      	ldr	r3, [r1, #16]
 800954a:	b963      	cbnz	r3, 8009566 <_svfiprintf_r+0x32>
 800954c:	2140      	movs	r1, #64	; 0x40
 800954e:	f7ff ff21 	bl	8009394 <_malloc_r>
 8009552:	6028      	str	r0, [r5, #0]
 8009554:	6128      	str	r0, [r5, #16]
 8009556:	b920      	cbnz	r0, 8009562 <_svfiprintf_r+0x2e>
 8009558:	230c      	movs	r3, #12
 800955a:	603b      	str	r3, [r7, #0]
 800955c:	f04f 30ff 	mov.w	r0, #4294967295
 8009560:	e0d1      	b.n	8009706 <_svfiprintf_r+0x1d2>
 8009562:	2340      	movs	r3, #64	; 0x40
 8009564:	616b      	str	r3, [r5, #20]
 8009566:	2300      	movs	r3, #0
 8009568:	9309      	str	r3, [sp, #36]	; 0x24
 800956a:	2320      	movs	r3, #32
 800956c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009570:	f8cd 800c 	str.w	r8, [sp, #12]
 8009574:	2330      	movs	r3, #48	; 0x30
 8009576:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009720 <_svfiprintf_r+0x1ec>
 800957a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800957e:	f04f 0901 	mov.w	r9, #1
 8009582:	4623      	mov	r3, r4
 8009584:	469a      	mov	sl, r3
 8009586:	f813 2b01 	ldrb.w	r2, [r3], #1
 800958a:	b10a      	cbz	r2, 8009590 <_svfiprintf_r+0x5c>
 800958c:	2a25      	cmp	r2, #37	; 0x25
 800958e:	d1f9      	bne.n	8009584 <_svfiprintf_r+0x50>
 8009590:	ebba 0b04 	subs.w	fp, sl, r4
 8009594:	d00b      	beq.n	80095ae <_svfiprintf_r+0x7a>
 8009596:	465b      	mov	r3, fp
 8009598:	4622      	mov	r2, r4
 800959a:	4629      	mov	r1, r5
 800959c:	4638      	mov	r0, r7
 800959e:	f7ff ff6d 	bl	800947c <__ssputs_r>
 80095a2:	3001      	adds	r0, #1
 80095a4:	f000 80aa 	beq.w	80096fc <_svfiprintf_r+0x1c8>
 80095a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80095aa:	445a      	add	r2, fp
 80095ac:	9209      	str	r2, [sp, #36]	; 0x24
 80095ae:	f89a 3000 	ldrb.w	r3, [sl]
 80095b2:	2b00      	cmp	r3, #0
 80095b4:	f000 80a2 	beq.w	80096fc <_svfiprintf_r+0x1c8>
 80095b8:	2300      	movs	r3, #0
 80095ba:	f04f 32ff 	mov.w	r2, #4294967295
 80095be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095c2:	f10a 0a01 	add.w	sl, sl, #1
 80095c6:	9304      	str	r3, [sp, #16]
 80095c8:	9307      	str	r3, [sp, #28]
 80095ca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80095ce:	931a      	str	r3, [sp, #104]	; 0x68
 80095d0:	4654      	mov	r4, sl
 80095d2:	2205      	movs	r2, #5
 80095d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095d8:	4851      	ldr	r0, [pc, #324]	; (8009720 <_svfiprintf_r+0x1ec>)
 80095da:	f7f6 fe01 	bl	80001e0 <memchr>
 80095de:	9a04      	ldr	r2, [sp, #16]
 80095e0:	b9d8      	cbnz	r0, 800961a <_svfiprintf_r+0xe6>
 80095e2:	06d0      	lsls	r0, r2, #27
 80095e4:	bf44      	itt	mi
 80095e6:	2320      	movmi	r3, #32
 80095e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80095ec:	0711      	lsls	r1, r2, #28
 80095ee:	bf44      	itt	mi
 80095f0:	232b      	movmi	r3, #43	; 0x2b
 80095f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80095f6:	f89a 3000 	ldrb.w	r3, [sl]
 80095fa:	2b2a      	cmp	r3, #42	; 0x2a
 80095fc:	d015      	beq.n	800962a <_svfiprintf_r+0xf6>
 80095fe:	9a07      	ldr	r2, [sp, #28]
 8009600:	4654      	mov	r4, sl
 8009602:	2000      	movs	r0, #0
 8009604:	f04f 0c0a 	mov.w	ip, #10
 8009608:	4621      	mov	r1, r4
 800960a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800960e:	3b30      	subs	r3, #48	; 0x30
 8009610:	2b09      	cmp	r3, #9
 8009612:	d94e      	bls.n	80096b2 <_svfiprintf_r+0x17e>
 8009614:	b1b0      	cbz	r0, 8009644 <_svfiprintf_r+0x110>
 8009616:	9207      	str	r2, [sp, #28]
 8009618:	e014      	b.n	8009644 <_svfiprintf_r+0x110>
 800961a:	eba0 0308 	sub.w	r3, r0, r8
 800961e:	fa09 f303 	lsl.w	r3, r9, r3
 8009622:	4313      	orrs	r3, r2
 8009624:	9304      	str	r3, [sp, #16]
 8009626:	46a2      	mov	sl, r4
 8009628:	e7d2      	b.n	80095d0 <_svfiprintf_r+0x9c>
 800962a:	9b03      	ldr	r3, [sp, #12]
 800962c:	1d19      	adds	r1, r3, #4
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	9103      	str	r1, [sp, #12]
 8009632:	2b00      	cmp	r3, #0
 8009634:	bfbb      	ittet	lt
 8009636:	425b      	neglt	r3, r3
 8009638:	f042 0202 	orrlt.w	r2, r2, #2
 800963c:	9307      	strge	r3, [sp, #28]
 800963e:	9307      	strlt	r3, [sp, #28]
 8009640:	bfb8      	it	lt
 8009642:	9204      	strlt	r2, [sp, #16]
 8009644:	7823      	ldrb	r3, [r4, #0]
 8009646:	2b2e      	cmp	r3, #46	; 0x2e
 8009648:	d10c      	bne.n	8009664 <_svfiprintf_r+0x130>
 800964a:	7863      	ldrb	r3, [r4, #1]
 800964c:	2b2a      	cmp	r3, #42	; 0x2a
 800964e:	d135      	bne.n	80096bc <_svfiprintf_r+0x188>
 8009650:	9b03      	ldr	r3, [sp, #12]
 8009652:	1d1a      	adds	r2, r3, #4
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	9203      	str	r2, [sp, #12]
 8009658:	2b00      	cmp	r3, #0
 800965a:	bfb8      	it	lt
 800965c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009660:	3402      	adds	r4, #2
 8009662:	9305      	str	r3, [sp, #20]
 8009664:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009730 <_svfiprintf_r+0x1fc>
 8009668:	7821      	ldrb	r1, [r4, #0]
 800966a:	2203      	movs	r2, #3
 800966c:	4650      	mov	r0, sl
 800966e:	f7f6 fdb7 	bl	80001e0 <memchr>
 8009672:	b140      	cbz	r0, 8009686 <_svfiprintf_r+0x152>
 8009674:	2340      	movs	r3, #64	; 0x40
 8009676:	eba0 000a 	sub.w	r0, r0, sl
 800967a:	fa03 f000 	lsl.w	r0, r3, r0
 800967e:	9b04      	ldr	r3, [sp, #16]
 8009680:	4303      	orrs	r3, r0
 8009682:	3401      	adds	r4, #1
 8009684:	9304      	str	r3, [sp, #16]
 8009686:	f814 1b01 	ldrb.w	r1, [r4], #1
 800968a:	4826      	ldr	r0, [pc, #152]	; (8009724 <_svfiprintf_r+0x1f0>)
 800968c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009690:	2206      	movs	r2, #6
 8009692:	f7f6 fda5 	bl	80001e0 <memchr>
 8009696:	2800      	cmp	r0, #0
 8009698:	d038      	beq.n	800970c <_svfiprintf_r+0x1d8>
 800969a:	4b23      	ldr	r3, [pc, #140]	; (8009728 <_svfiprintf_r+0x1f4>)
 800969c:	bb1b      	cbnz	r3, 80096e6 <_svfiprintf_r+0x1b2>
 800969e:	9b03      	ldr	r3, [sp, #12]
 80096a0:	3307      	adds	r3, #7
 80096a2:	f023 0307 	bic.w	r3, r3, #7
 80096a6:	3308      	adds	r3, #8
 80096a8:	9303      	str	r3, [sp, #12]
 80096aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096ac:	4433      	add	r3, r6
 80096ae:	9309      	str	r3, [sp, #36]	; 0x24
 80096b0:	e767      	b.n	8009582 <_svfiprintf_r+0x4e>
 80096b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80096b6:	460c      	mov	r4, r1
 80096b8:	2001      	movs	r0, #1
 80096ba:	e7a5      	b.n	8009608 <_svfiprintf_r+0xd4>
 80096bc:	2300      	movs	r3, #0
 80096be:	3401      	adds	r4, #1
 80096c0:	9305      	str	r3, [sp, #20]
 80096c2:	4619      	mov	r1, r3
 80096c4:	f04f 0c0a 	mov.w	ip, #10
 80096c8:	4620      	mov	r0, r4
 80096ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096ce:	3a30      	subs	r2, #48	; 0x30
 80096d0:	2a09      	cmp	r2, #9
 80096d2:	d903      	bls.n	80096dc <_svfiprintf_r+0x1a8>
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d0c5      	beq.n	8009664 <_svfiprintf_r+0x130>
 80096d8:	9105      	str	r1, [sp, #20]
 80096da:	e7c3      	b.n	8009664 <_svfiprintf_r+0x130>
 80096dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80096e0:	4604      	mov	r4, r0
 80096e2:	2301      	movs	r3, #1
 80096e4:	e7f0      	b.n	80096c8 <_svfiprintf_r+0x194>
 80096e6:	ab03      	add	r3, sp, #12
 80096e8:	9300      	str	r3, [sp, #0]
 80096ea:	462a      	mov	r2, r5
 80096ec:	4b0f      	ldr	r3, [pc, #60]	; (800972c <_svfiprintf_r+0x1f8>)
 80096ee:	a904      	add	r1, sp, #16
 80096f0:	4638      	mov	r0, r7
 80096f2:	f7fd ffcb 	bl	800768c <_printf_float>
 80096f6:	1c42      	adds	r2, r0, #1
 80096f8:	4606      	mov	r6, r0
 80096fa:	d1d6      	bne.n	80096aa <_svfiprintf_r+0x176>
 80096fc:	89ab      	ldrh	r3, [r5, #12]
 80096fe:	065b      	lsls	r3, r3, #25
 8009700:	f53f af2c 	bmi.w	800955c <_svfiprintf_r+0x28>
 8009704:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009706:	b01d      	add	sp, #116	; 0x74
 8009708:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800970c:	ab03      	add	r3, sp, #12
 800970e:	9300      	str	r3, [sp, #0]
 8009710:	462a      	mov	r2, r5
 8009712:	4b06      	ldr	r3, [pc, #24]	; (800972c <_svfiprintf_r+0x1f8>)
 8009714:	a904      	add	r1, sp, #16
 8009716:	4638      	mov	r0, r7
 8009718:	f7fe fa5c 	bl	8007bd4 <_printf_i>
 800971c:	e7eb      	b.n	80096f6 <_svfiprintf_r+0x1c2>
 800971e:	bf00      	nop
 8009720:	0800a684 	.word	0x0800a684
 8009724:	0800a68e 	.word	0x0800a68e
 8009728:	0800768d 	.word	0x0800768d
 800972c:	0800947d 	.word	0x0800947d
 8009730:	0800a68a 	.word	0x0800a68a

08009734 <_sbrk_r>:
 8009734:	b538      	push	{r3, r4, r5, lr}
 8009736:	4d06      	ldr	r5, [pc, #24]	; (8009750 <_sbrk_r+0x1c>)
 8009738:	2300      	movs	r3, #0
 800973a:	4604      	mov	r4, r0
 800973c:	4608      	mov	r0, r1
 800973e:	602b      	str	r3, [r5, #0]
 8009740:	f7f8 fbac 	bl	8001e9c <_sbrk>
 8009744:	1c43      	adds	r3, r0, #1
 8009746:	d102      	bne.n	800974e <_sbrk_r+0x1a>
 8009748:	682b      	ldr	r3, [r5, #0]
 800974a:	b103      	cbz	r3, 800974e <_sbrk_r+0x1a>
 800974c:	6023      	str	r3, [r4, #0]
 800974e:	bd38      	pop	{r3, r4, r5, pc}
 8009750:	2000050c 	.word	0x2000050c

08009754 <__assert_func>:
 8009754:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009756:	4614      	mov	r4, r2
 8009758:	461a      	mov	r2, r3
 800975a:	4b09      	ldr	r3, [pc, #36]	; (8009780 <__assert_func+0x2c>)
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	4605      	mov	r5, r0
 8009760:	68d8      	ldr	r0, [r3, #12]
 8009762:	b14c      	cbz	r4, 8009778 <__assert_func+0x24>
 8009764:	4b07      	ldr	r3, [pc, #28]	; (8009784 <__assert_func+0x30>)
 8009766:	9100      	str	r1, [sp, #0]
 8009768:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800976c:	4906      	ldr	r1, [pc, #24]	; (8009788 <__assert_func+0x34>)
 800976e:	462b      	mov	r3, r5
 8009770:	f000 f80e 	bl	8009790 <fiprintf>
 8009774:	f000 faac 	bl	8009cd0 <abort>
 8009778:	4b04      	ldr	r3, [pc, #16]	; (800978c <__assert_func+0x38>)
 800977a:	461c      	mov	r4, r3
 800977c:	e7f3      	b.n	8009766 <__assert_func+0x12>
 800977e:	bf00      	nop
 8009780:	20000018 	.word	0x20000018
 8009784:	0800a695 	.word	0x0800a695
 8009788:	0800a6a2 	.word	0x0800a6a2
 800978c:	0800a6d0 	.word	0x0800a6d0

08009790 <fiprintf>:
 8009790:	b40e      	push	{r1, r2, r3}
 8009792:	b503      	push	{r0, r1, lr}
 8009794:	4601      	mov	r1, r0
 8009796:	ab03      	add	r3, sp, #12
 8009798:	4805      	ldr	r0, [pc, #20]	; (80097b0 <fiprintf+0x20>)
 800979a:	f853 2b04 	ldr.w	r2, [r3], #4
 800979e:	6800      	ldr	r0, [r0, #0]
 80097a0:	9301      	str	r3, [sp, #4]
 80097a2:	f000 f897 	bl	80098d4 <_vfiprintf_r>
 80097a6:	b002      	add	sp, #8
 80097a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80097ac:	b003      	add	sp, #12
 80097ae:	4770      	bx	lr
 80097b0:	20000018 	.word	0x20000018

080097b4 <__ascii_mbtowc>:
 80097b4:	b082      	sub	sp, #8
 80097b6:	b901      	cbnz	r1, 80097ba <__ascii_mbtowc+0x6>
 80097b8:	a901      	add	r1, sp, #4
 80097ba:	b142      	cbz	r2, 80097ce <__ascii_mbtowc+0x1a>
 80097bc:	b14b      	cbz	r3, 80097d2 <__ascii_mbtowc+0x1e>
 80097be:	7813      	ldrb	r3, [r2, #0]
 80097c0:	600b      	str	r3, [r1, #0]
 80097c2:	7812      	ldrb	r2, [r2, #0]
 80097c4:	1e10      	subs	r0, r2, #0
 80097c6:	bf18      	it	ne
 80097c8:	2001      	movne	r0, #1
 80097ca:	b002      	add	sp, #8
 80097cc:	4770      	bx	lr
 80097ce:	4610      	mov	r0, r2
 80097d0:	e7fb      	b.n	80097ca <__ascii_mbtowc+0x16>
 80097d2:	f06f 0001 	mvn.w	r0, #1
 80097d6:	e7f8      	b.n	80097ca <__ascii_mbtowc+0x16>

080097d8 <memmove>:
 80097d8:	4288      	cmp	r0, r1
 80097da:	b510      	push	{r4, lr}
 80097dc:	eb01 0402 	add.w	r4, r1, r2
 80097e0:	d902      	bls.n	80097e8 <memmove+0x10>
 80097e2:	4284      	cmp	r4, r0
 80097e4:	4623      	mov	r3, r4
 80097e6:	d807      	bhi.n	80097f8 <memmove+0x20>
 80097e8:	1e43      	subs	r3, r0, #1
 80097ea:	42a1      	cmp	r1, r4
 80097ec:	d008      	beq.n	8009800 <memmove+0x28>
 80097ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80097f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80097f6:	e7f8      	b.n	80097ea <memmove+0x12>
 80097f8:	4402      	add	r2, r0
 80097fa:	4601      	mov	r1, r0
 80097fc:	428a      	cmp	r2, r1
 80097fe:	d100      	bne.n	8009802 <memmove+0x2a>
 8009800:	bd10      	pop	{r4, pc}
 8009802:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009806:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800980a:	e7f7      	b.n	80097fc <memmove+0x24>

0800980c <__malloc_lock>:
 800980c:	4801      	ldr	r0, [pc, #4]	; (8009814 <__malloc_lock+0x8>)
 800980e:	f000 bc1f 	b.w	800a050 <__retarget_lock_acquire_recursive>
 8009812:	bf00      	nop
 8009814:	20000510 	.word	0x20000510

08009818 <__malloc_unlock>:
 8009818:	4801      	ldr	r0, [pc, #4]	; (8009820 <__malloc_unlock+0x8>)
 800981a:	f000 bc1a 	b.w	800a052 <__retarget_lock_release_recursive>
 800981e:	bf00      	nop
 8009820:	20000510 	.word	0x20000510

08009824 <_realloc_r>:
 8009824:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009828:	4680      	mov	r8, r0
 800982a:	4614      	mov	r4, r2
 800982c:	460e      	mov	r6, r1
 800982e:	b921      	cbnz	r1, 800983a <_realloc_r+0x16>
 8009830:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009834:	4611      	mov	r1, r2
 8009836:	f7ff bdad 	b.w	8009394 <_malloc_r>
 800983a:	b92a      	cbnz	r2, 8009848 <_realloc_r+0x24>
 800983c:	f7ff fd3e 	bl	80092bc <_free_r>
 8009840:	4625      	mov	r5, r4
 8009842:	4628      	mov	r0, r5
 8009844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009848:	f000 fc6a 	bl	800a120 <_malloc_usable_size_r>
 800984c:	4284      	cmp	r4, r0
 800984e:	4607      	mov	r7, r0
 8009850:	d802      	bhi.n	8009858 <_realloc_r+0x34>
 8009852:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009856:	d812      	bhi.n	800987e <_realloc_r+0x5a>
 8009858:	4621      	mov	r1, r4
 800985a:	4640      	mov	r0, r8
 800985c:	f7ff fd9a 	bl	8009394 <_malloc_r>
 8009860:	4605      	mov	r5, r0
 8009862:	2800      	cmp	r0, #0
 8009864:	d0ed      	beq.n	8009842 <_realloc_r+0x1e>
 8009866:	42bc      	cmp	r4, r7
 8009868:	4622      	mov	r2, r4
 800986a:	4631      	mov	r1, r6
 800986c:	bf28      	it	cs
 800986e:	463a      	movcs	r2, r7
 8009870:	f7ff f97c 	bl	8008b6c <memcpy>
 8009874:	4631      	mov	r1, r6
 8009876:	4640      	mov	r0, r8
 8009878:	f7ff fd20 	bl	80092bc <_free_r>
 800987c:	e7e1      	b.n	8009842 <_realloc_r+0x1e>
 800987e:	4635      	mov	r5, r6
 8009880:	e7df      	b.n	8009842 <_realloc_r+0x1e>

08009882 <__sfputc_r>:
 8009882:	6893      	ldr	r3, [r2, #8]
 8009884:	3b01      	subs	r3, #1
 8009886:	2b00      	cmp	r3, #0
 8009888:	b410      	push	{r4}
 800988a:	6093      	str	r3, [r2, #8]
 800988c:	da08      	bge.n	80098a0 <__sfputc_r+0x1e>
 800988e:	6994      	ldr	r4, [r2, #24]
 8009890:	42a3      	cmp	r3, r4
 8009892:	db01      	blt.n	8009898 <__sfputc_r+0x16>
 8009894:	290a      	cmp	r1, #10
 8009896:	d103      	bne.n	80098a0 <__sfputc_r+0x1e>
 8009898:	f85d 4b04 	ldr.w	r4, [sp], #4
 800989c:	f000 b94a 	b.w	8009b34 <__swbuf_r>
 80098a0:	6813      	ldr	r3, [r2, #0]
 80098a2:	1c58      	adds	r0, r3, #1
 80098a4:	6010      	str	r0, [r2, #0]
 80098a6:	7019      	strb	r1, [r3, #0]
 80098a8:	4608      	mov	r0, r1
 80098aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80098ae:	4770      	bx	lr

080098b0 <__sfputs_r>:
 80098b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80098b2:	4606      	mov	r6, r0
 80098b4:	460f      	mov	r7, r1
 80098b6:	4614      	mov	r4, r2
 80098b8:	18d5      	adds	r5, r2, r3
 80098ba:	42ac      	cmp	r4, r5
 80098bc:	d101      	bne.n	80098c2 <__sfputs_r+0x12>
 80098be:	2000      	movs	r0, #0
 80098c0:	e007      	b.n	80098d2 <__sfputs_r+0x22>
 80098c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098c6:	463a      	mov	r2, r7
 80098c8:	4630      	mov	r0, r6
 80098ca:	f7ff ffda 	bl	8009882 <__sfputc_r>
 80098ce:	1c43      	adds	r3, r0, #1
 80098d0:	d1f3      	bne.n	80098ba <__sfputs_r+0xa>
 80098d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080098d4 <_vfiprintf_r>:
 80098d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098d8:	460d      	mov	r5, r1
 80098da:	b09d      	sub	sp, #116	; 0x74
 80098dc:	4614      	mov	r4, r2
 80098de:	4698      	mov	r8, r3
 80098e0:	4606      	mov	r6, r0
 80098e2:	b118      	cbz	r0, 80098ec <_vfiprintf_r+0x18>
 80098e4:	6983      	ldr	r3, [r0, #24]
 80098e6:	b90b      	cbnz	r3, 80098ec <_vfiprintf_r+0x18>
 80098e8:	f000 fb14 	bl	8009f14 <__sinit>
 80098ec:	4b89      	ldr	r3, [pc, #548]	; (8009b14 <_vfiprintf_r+0x240>)
 80098ee:	429d      	cmp	r5, r3
 80098f0:	d11b      	bne.n	800992a <_vfiprintf_r+0x56>
 80098f2:	6875      	ldr	r5, [r6, #4]
 80098f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80098f6:	07d9      	lsls	r1, r3, #31
 80098f8:	d405      	bmi.n	8009906 <_vfiprintf_r+0x32>
 80098fa:	89ab      	ldrh	r3, [r5, #12]
 80098fc:	059a      	lsls	r2, r3, #22
 80098fe:	d402      	bmi.n	8009906 <_vfiprintf_r+0x32>
 8009900:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009902:	f000 fba5 	bl	800a050 <__retarget_lock_acquire_recursive>
 8009906:	89ab      	ldrh	r3, [r5, #12]
 8009908:	071b      	lsls	r3, r3, #28
 800990a:	d501      	bpl.n	8009910 <_vfiprintf_r+0x3c>
 800990c:	692b      	ldr	r3, [r5, #16]
 800990e:	b9eb      	cbnz	r3, 800994c <_vfiprintf_r+0x78>
 8009910:	4629      	mov	r1, r5
 8009912:	4630      	mov	r0, r6
 8009914:	f000 f96e 	bl	8009bf4 <__swsetup_r>
 8009918:	b1c0      	cbz	r0, 800994c <_vfiprintf_r+0x78>
 800991a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800991c:	07dc      	lsls	r4, r3, #31
 800991e:	d50e      	bpl.n	800993e <_vfiprintf_r+0x6a>
 8009920:	f04f 30ff 	mov.w	r0, #4294967295
 8009924:	b01d      	add	sp, #116	; 0x74
 8009926:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800992a:	4b7b      	ldr	r3, [pc, #492]	; (8009b18 <_vfiprintf_r+0x244>)
 800992c:	429d      	cmp	r5, r3
 800992e:	d101      	bne.n	8009934 <_vfiprintf_r+0x60>
 8009930:	68b5      	ldr	r5, [r6, #8]
 8009932:	e7df      	b.n	80098f4 <_vfiprintf_r+0x20>
 8009934:	4b79      	ldr	r3, [pc, #484]	; (8009b1c <_vfiprintf_r+0x248>)
 8009936:	429d      	cmp	r5, r3
 8009938:	bf08      	it	eq
 800993a:	68f5      	ldreq	r5, [r6, #12]
 800993c:	e7da      	b.n	80098f4 <_vfiprintf_r+0x20>
 800993e:	89ab      	ldrh	r3, [r5, #12]
 8009940:	0598      	lsls	r0, r3, #22
 8009942:	d4ed      	bmi.n	8009920 <_vfiprintf_r+0x4c>
 8009944:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009946:	f000 fb84 	bl	800a052 <__retarget_lock_release_recursive>
 800994a:	e7e9      	b.n	8009920 <_vfiprintf_r+0x4c>
 800994c:	2300      	movs	r3, #0
 800994e:	9309      	str	r3, [sp, #36]	; 0x24
 8009950:	2320      	movs	r3, #32
 8009952:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009956:	f8cd 800c 	str.w	r8, [sp, #12]
 800995a:	2330      	movs	r3, #48	; 0x30
 800995c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009b20 <_vfiprintf_r+0x24c>
 8009960:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009964:	f04f 0901 	mov.w	r9, #1
 8009968:	4623      	mov	r3, r4
 800996a:	469a      	mov	sl, r3
 800996c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009970:	b10a      	cbz	r2, 8009976 <_vfiprintf_r+0xa2>
 8009972:	2a25      	cmp	r2, #37	; 0x25
 8009974:	d1f9      	bne.n	800996a <_vfiprintf_r+0x96>
 8009976:	ebba 0b04 	subs.w	fp, sl, r4
 800997a:	d00b      	beq.n	8009994 <_vfiprintf_r+0xc0>
 800997c:	465b      	mov	r3, fp
 800997e:	4622      	mov	r2, r4
 8009980:	4629      	mov	r1, r5
 8009982:	4630      	mov	r0, r6
 8009984:	f7ff ff94 	bl	80098b0 <__sfputs_r>
 8009988:	3001      	adds	r0, #1
 800998a:	f000 80aa 	beq.w	8009ae2 <_vfiprintf_r+0x20e>
 800998e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009990:	445a      	add	r2, fp
 8009992:	9209      	str	r2, [sp, #36]	; 0x24
 8009994:	f89a 3000 	ldrb.w	r3, [sl]
 8009998:	2b00      	cmp	r3, #0
 800999a:	f000 80a2 	beq.w	8009ae2 <_vfiprintf_r+0x20e>
 800999e:	2300      	movs	r3, #0
 80099a0:	f04f 32ff 	mov.w	r2, #4294967295
 80099a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80099a8:	f10a 0a01 	add.w	sl, sl, #1
 80099ac:	9304      	str	r3, [sp, #16]
 80099ae:	9307      	str	r3, [sp, #28]
 80099b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80099b4:	931a      	str	r3, [sp, #104]	; 0x68
 80099b6:	4654      	mov	r4, sl
 80099b8:	2205      	movs	r2, #5
 80099ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80099be:	4858      	ldr	r0, [pc, #352]	; (8009b20 <_vfiprintf_r+0x24c>)
 80099c0:	f7f6 fc0e 	bl	80001e0 <memchr>
 80099c4:	9a04      	ldr	r2, [sp, #16]
 80099c6:	b9d8      	cbnz	r0, 8009a00 <_vfiprintf_r+0x12c>
 80099c8:	06d1      	lsls	r1, r2, #27
 80099ca:	bf44      	itt	mi
 80099cc:	2320      	movmi	r3, #32
 80099ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80099d2:	0713      	lsls	r3, r2, #28
 80099d4:	bf44      	itt	mi
 80099d6:	232b      	movmi	r3, #43	; 0x2b
 80099d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80099dc:	f89a 3000 	ldrb.w	r3, [sl]
 80099e0:	2b2a      	cmp	r3, #42	; 0x2a
 80099e2:	d015      	beq.n	8009a10 <_vfiprintf_r+0x13c>
 80099e4:	9a07      	ldr	r2, [sp, #28]
 80099e6:	4654      	mov	r4, sl
 80099e8:	2000      	movs	r0, #0
 80099ea:	f04f 0c0a 	mov.w	ip, #10
 80099ee:	4621      	mov	r1, r4
 80099f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80099f4:	3b30      	subs	r3, #48	; 0x30
 80099f6:	2b09      	cmp	r3, #9
 80099f8:	d94e      	bls.n	8009a98 <_vfiprintf_r+0x1c4>
 80099fa:	b1b0      	cbz	r0, 8009a2a <_vfiprintf_r+0x156>
 80099fc:	9207      	str	r2, [sp, #28]
 80099fe:	e014      	b.n	8009a2a <_vfiprintf_r+0x156>
 8009a00:	eba0 0308 	sub.w	r3, r0, r8
 8009a04:	fa09 f303 	lsl.w	r3, r9, r3
 8009a08:	4313      	orrs	r3, r2
 8009a0a:	9304      	str	r3, [sp, #16]
 8009a0c:	46a2      	mov	sl, r4
 8009a0e:	e7d2      	b.n	80099b6 <_vfiprintf_r+0xe2>
 8009a10:	9b03      	ldr	r3, [sp, #12]
 8009a12:	1d19      	adds	r1, r3, #4
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	9103      	str	r1, [sp, #12]
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	bfbb      	ittet	lt
 8009a1c:	425b      	neglt	r3, r3
 8009a1e:	f042 0202 	orrlt.w	r2, r2, #2
 8009a22:	9307      	strge	r3, [sp, #28]
 8009a24:	9307      	strlt	r3, [sp, #28]
 8009a26:	bfb8      	it	lt
 8009a28:	9204      	strlt	r2, [sp, #16]
 8009a2a:	7823      	ldrb	r3, [r4, #0]
 8009a2c:	2b2e      	cmp	r3, #46	; 0x2e
 8009a2e:	d10c      	bne.n	8009a4a <_vfiprintf_r+0x176>
 8009a30:	7863      	ldrb	r3, [r4, #1]
 8009a32:	2b2a      	cmp	r3, #42	; 0x2a
 8009a34:	d135      	bne.n	8009aa2 <_vfiprintf_r+0x1ce>
 8009a36:	9b03      	ldr	r3, [sp, #12]
 8009a38:	1d1a      	adds	r2, r3, #4
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	9203      	str	r2, [sp, #12]
 8009a3e:	2b00      	cmp	r3, #0
 8009a40:	bfb8      	it	lt
 8009a42:	f04f 33ff 	movlt.w	r3, #4294967295
 8009a46:	3402      	adds	r4, #2
 8009a48:	9305      	str	r3, [sp, #20]
 8009a4a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009b30 <_vfiprintf_r+0x25c>
 8009a4e:	7821      	ldrb	r1, [r4, #0]
 8009a50:	2203      	movs	r2, #3
 8009a52:	4650      	mov	r0, sl
 8009a54:	f7f6 fbc4 	bl	80001e0 <memchr>
 8009a58:	b140      	cbz	r0, 8009a6c <_vfiprintf_r+0x198>
 8009a5a:	2340      	movs	r3, #64	; 0x40
 8009a5c:	eba0 000a 	sub.w	r0, r0, sl
 8009a60:	fa03 f000 	lsl.w	r0, r3, r0
 8009a64:	9b04      	ldr	r3, [sp, #16]
 8009a66:	4303      	orrs	r3, r0
 8009a68:	3401      	adds	r4, #1
 8009a6a:	9304      	str	r3, [sp, #16]
 8009a6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a70:	482c      	ldr	r0, [pc, #176]	; (8009b24 <_vfiprintf_r+0x250>)
 8009a72:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009a76:	2206      	movs	r2, #6
 8009a78:	f7f6 fbb2 	bl	80001e0 <memchr>
 8009a7c:	2800      	cmp	r0, #0
 8009a7e:	d03f      	beq.n	8009b00 <_vfiprintf_r+0x22c>
 8009a80:	4b29      	ldr	r3, [pc, #164]	; (8009b28 <_vfiprintf_r+0x254>)
 8009a82:	bb1b      	cbnz	r3, 8009acc <_vfiprintf_r+0x1f8>
 8009a84:	9b03      	ldr	r3, [sp, #12]
 8009a86:	3307      	adds	r3, #7
 8009a88:	f023 0307 	bic.w	r3, r3, #7
 8009a8c:	3308      	adds	r3, #8
 8009a8e:	9303      	str	r3, [sp, #12]
 8009a90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a92:	443b      	add	r3, r7
 8009a94:	9309      	str	r3, [sp, #36]	; 0x24
 8009a96:	e767      	b.n	8009968 <_vfiprintf_r+0x94>
 8009a98:	fb0c 3202 	mla	r2, ip, r2, r3
 8009a9c:	460c      	mov	r4, r1
 8009a9e:	2001      	movs	r0, #1
 8009aa0:	e7a5      	b.n	80099ee <_vfiprintf_r+0x11a>
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	3401      	adds	r4, #1
 8009aa6:	9305      	str	r3, [sp, #20]
 8009aa8:	4619      	mov	r1, r3
 8009aaa:	f04f 0c0a 	mov.w	ip, #10
 8009aae:	4620      	mov	r0, r4
 8009ab0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009ab4:	3a30      	subs	r2, #48	; 0x30
 8009ab6:	2a09      	cmp	r2, #9
 8009ab8:	d903      	bls.n	8009ac2 <_vfiprintf_r+0x1ee>
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d0c5      	beq.n	8009a4a <_vfiprintf_r+0x176>
 8009abe:	9105      	str	r1, [sp, #20]
 8009ac0:	e7c3      	b.n	8009a4a <_vfiprintf_r+0x176>
 8009ac2:	fb0c 2101 	mla	r1, ip, r1, r2
 8009ac6:	4604      	mov	r4, r0
 8009ac8:	2301      	movs	r3, #1
 8009aca:	e7f0      	b.n	8009aae <_vfiprintf_r+0x1da>
 8009acc:	ab03      	add	r3, sp, #12
 8009ace:	9300      	str	r3, [sp, #0]
 8009ad0:	462a      	mov	r2, r5
 8009ad2:	4b16      	ldr	r3, [pc, #88]	; (8009b2c <_vfiprintf_r+0x258>)
 8009ad4:	a904      	add	r1, sp, #16
 8009ad6:	4630      	mov	r0, r6
 8009ad8:	f7fd fdd8 	bl	800768c <_printf_float>
 8009adc:	4607      	mov	r7, r0
 8009ade:	1c78      	adds	r0, r7, #1
 8009ae0:	d1d6      	bne.n	8009a90 <_vfiprintf_r+0x1bc>
 8009ae2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009ae4:	07d9      	lsls	r1, r3, #31
 8009ae6:	d405      	bmi.n	8009af4 <_vfiprintf_r+0x220>
 8009ae8:	89ab      	ldrh	r3, [r5, #12]
 8009aea:	059a      	lsls	r2, r3, #22
 8009aec:	d402      	bmi.n	8009af4 <_vfiprintf_r+0x220>
 8009aee:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009af0:	f000 faaf 	bl	800a052 <__retarget_lock_release_recursive>
 8009af4:	89ab      	ldrh	r3, [r5, #12]
 8009af6:	065b      	lsls	r3, r3, #25
 8009af8:	f53f af12 	bmi.w	8009920 <_vfiprintf_r+0x4c>
 8009afc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009afe:	e711      	b.n	8009924 <_vfiprintf_r+0x50>
 8009b00:	ab03      	add	r3, sp, #12
 8009b02:	9300      	str	r3, [sp, #0]
 8009b04:	462a      	mov	r2, r5
 8009b06:	4b09      	ldr	r3, [pc, #36]	; (8009b2c <_vfiprintf_r+0x258>)
 8009b08:	a904      	add	r1, sp, #16
 8009b0a:	4630      	mov	r0, r6
 8009b0c:	f7fe f862 	bl	8007bd4 <_printf_i>
 8009b10:	e7e4      	b.n	8009adc <_vfiprintf_r+0x208>
 8009b12:	bf00      	nop
 8009b14:	0800a7fc 	.word	0x0800a7fc
 8009b18:	0800a81c 	.word	0x0800a81c
 8009b1c:	0800a7dc 	.word	0x0800a7dc
 8009b20:	0800a684 	.word	0x0800a684
 8009b24:	0800a68e 	.word	0x0800a68e
 8009b28:	0800768d 	.word	0x0800768d
 8009b2c:	080098b1 	.word	0x080098b1
 8009b30:	0800a68a 	.word	0x0800a68a

08009b34 <__swbuf_r>:
 8009b34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b36:	460e      	mov	r6, r1
 8009b38:	4614      	mov	r4, r2
 8009b3a:	4605      	mov	r5, r0
 8009b3c:	b118      	cbz	r0, 8009b46 <__swbuf_r+0x12>
 8009b3e:	6983      	ldr	r3, [r0, #24]
 8009b40:	b90b      	cbnz	r3, 8009b46 <__swbuf_r+0x12>
 8009b42:	f000 f9e7 	bl	8009f14 <__sinit>
 8009b46:	4b21      	ldr	r3, [pc, #132]	; (8009bcc <__swbuf_r+0x98>)
 8009b48:	429c      	cmp	r4, r3
 8009b4a:	d12b      	bne.n	8009ba4 <__swbuf_r+0x70>
 8009b4c:	686c      	ldr	r4, [r5, #4]
 8009b4e:	69a3      	ldr	r3, [r4, #24]
 8009b50:	60a3      	str	r3, [r4, #8]
 8009b52:	89a3      	ldrh	r3, [r4, #12]
 8009b54:	071a      	lsls	r2, r3, #28
 8009b56:	d52f      	bpl.n	8009bb8 <__swbuf_r+0x84>
 8009b58:	6923      	ldr	r3, [r4, #16]
 8009b5a:	b36b      	cbz	r3, 8009bb8 <__swbuf_r+0x84>
 8009b5c:	6923      	ldr	r3, [r4, #16]
 8009b5e:	6820      	ldr	r0, [r4, #0]
 8009b60:	1ac0      	subs	r0, r0, r3
 8009b62:	6963      	ldr	r3, [r4, #20]
 8009b64:	b2f6      	uxtb	r6, r6
 8009b66:	4283      	cmp	r3, r0
 8009b68:	4637      	mov	r7, r6
 8009b6a:	dc04      	bgt.n	8009b76 <__swbuf_r+0x42>
 8009b6c:	4621      	mov	r1, r4
 8009b6e:	4628      	mov	r0, r5
 8009b70:	f000 f93c 	bl	8009dec <_fflush_r>
 8009b74:	bb30      	cbnz	r0, 8009bc4 <__swbuf_r+0x90>
 8009b76:	68a3      	ldr	r3, [r4, #8]
 8009b78:	3b01      	subs	r3, #1
 8009b7a:	60a3      	str	r3, [r4, #8]
 8009b7c:	6823      	ldr	r3, [r4, #0]
 8009b7e:	1c5a      	adds	r2, r3, #1
 8009b80:	6022      	str	r2, [r4, #0]
 8009b82:	701e      	strb	r6, [r3, #0]
 8009b84:	6963      	ldr	r3, [r4, #20]
 8009b86:	3001      	adds	r0, #1
 8009b88:	4283      	cmp	r3, r0
 8009b8a:	d004      	beq.n	8009b96 <__swbuf_r+0x62>
 8009b8c:	89a3      	ldrh	r3, [r4, #12]
 8009b8e:	07db      	lsls	r3, r3, #31
 8009b90:	d506      	bpl.n	8009ba0 <__swbuf_r+0x6c>
 8009b92:	2e0a      	cmp	r6, #10
 8009b94:	d104      	bne.n	8009ba0 <__swbuf_r+0x6c>
 8009b96:	4621      	mov	r1, r4
 8009b98:	4628      	mov	r0, r5
 8009b9a:	f000 f927 	bl	8009dec <_fflush_r>
 8009b9e:	b988      	cbnz	r0, 8009bc4 <__swbuf_r+0x90>
 8009ba0:	4638      	mov	r0, r7
 8009ba2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ba4:	4b0a      	ldr	r3, [pc, #40]	; (8009bd0 <__swbuf_r+0x9c>)
 8009ba6:	429c      	cmp	r4, r3
 8009ba8:	d101      	bne.n	8009bae <__swbuf_r+0x7a>
 8009baa:	68ac      	ldr	r4, [r5, #8]
 8009bac:	e7cf      	b.n	8009b4e <__swbuf_r+0x1a>
 8009bae:	4b09      	ldr	r3, [pc, #36]	; (8009bd4 <__swbuf_r+0xa0>)
 8009bb0:	429c      	cmp	r4, r3
 8009bb2:	bf08      	it	eq
 8009bb4:	68ec      	ldreq	r4, [r5, #12]
 8009bb6:	e7ca      	b.n	8009b4e <__swbuf_r+0x1a>
 8009bb8:	4621      	mov	r1, r4
 8009bba:	4628      	mov	r0, r5
 8009bbc:	f000 f81a 	bl	8009bf4 <__swsetup_r>
 8009bc0:	2800      	cmp	r0, #0
 8009bc2:	d0cb      	beq.n	8009b5c <__swbuf_r+0x28>
 8009bc4:	f04f 37ff 	mov.w	r7, #4294967295
 8009bc8:	e7ea      	b.n	8009ba0 <__swbuf_r+0x6c>
 8009bca:	bf00      	nop
 8009bcc:	0800a7fc 	.word	0x0800a7fc
 8009bd0:	0800a81c 	.word	0x0800a81c
 8009bd4:	0800a7dc 	.word	0x0800a7dc

08009bd8 <__ascii_wctomb>:
 8009bd8:	b149      	cbz	r1, 8009bee <__ascii_wctomb+0x16>
 8009bda:	2aff      	cmp	r2, #255	; 0xff
 8009bdc:	bf85      	ittet	hi
 8009bde:	238a      	movhi	r3, #138	; 0x8a
 8009be0:	6003      	strhi	r3, [r0, #0]
 8009be2:	700a      	strbls	r2, [r1, #0]
 8009be4:	f04f 30ff 	movhi.w	r0, #4294967295
 8009be8:	bf98      	it	ls
 8009bea:	2001      	movls	r0, #1
 8009bec:	4770      	bx	lr
 8009bee:	4608      	mov	r0, r1
 8009bf0:	4770      	bx	lr
	...

08009bf4 <__swsetup_r>:
 8009bf4:	4b32      	ldr	r3, [pc, #200]	; (8009cc0 <__swsetup_r+0xcc>)
 8009bf6:	b570      	push	{r4, r5, r6, lr}
 8009bf8:	681d      	ldr	r5, [r3, #0]
 8009bfa:	4606      	mov	r6, r0
 8009bfc:	460c      	mov	r4, r1
 8009bfe:	b125      	cbz	r5, 8009c0a <__swsetup_r+0x16>
 8009c00:	69ab      	ldr	r3, [r5, #24]
 8009c02:	b913      	cbnz	r3, 8009c0a <__swsetup_r+0x16>
 8009c04:	4628      	mov	r0, r5
 8009c06:	f000 f985 	bl	8009f14 <__sinit>
 8009c0a:	4b2e      	ldr	r3, [pc, #184]	; (8009cc4 <__swsetup_r+0xd0>)
 8009c0c:	429c      	cmp	r4, r3
 8009c0e:	d10f      	bne.n	8009c30 <__swsetup_r+0x3c>
 8009c10:	686c      	ldr	r4, [r5, #4]
 8009c12:	89a3      	ldrh	r3, [r4, #12]
 8009c14:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009c18:	0719      	lsls	r1, r3, #28
 8009c1a:	d42c      	bmi.n	8009c76 <__swsetup_r+0x82>
 8009c1c:	06dd      	lsls	r5, r3, #27
 8009c1e:	d411      	bmi.n	8009c44 <__swsetup_r+0x50>
 8009c20:	2309      	movs	r3, #9
 8009c22:	6033      	str	r3, [r6, #0]
 8009c24:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009c28:	81a3      	strh	r3, [r4, #12]
 8009c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8009c2e:	e03e      	b.n	8009cae <__swsetup_r+0xba>
 8009c30:	4b25      	ldr	r3, [pc, #148]	; (8009cc8 <__swsetup_r+0xd4>)
 8009c32:	429c      	cmp	r4, r3
 8009c34:	d101      	bne.n	8009c3a <__swsetup_r+0x46>
 8009c36:	68ac      	ldr	r4, [r5, #8]
 8009c38:	e7eb      	b.n	8009c12 <__swsetup_r+0x1e>
 8009c3a:	4b24      	ldr	r3, [pc, #144]	; (8009ccc <__swsetup_r+0xd8>)
 8009c3c:	429c      	cmp	r4, r3
 8009c3e:	bf08      	it	eq
 8009c40:	68ec      	ldreq	r4, [r5, #12]
 8009c42:	e7e6      	b.n	8009c12 <__swsetup_r+0x1e>
 8009c44:	0758      	lsls	r0, r3, #29
 8009c46:	d512      	bpl.n	8009c6e <__swsetup_r+0x7a>
 8009c48:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009c4a:	b141      	cbz	r1, 8009c5e <__swsetup_r+0x6a>
 8009c4c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c50:	4299      	cmp	r1, r3
 8009c52:	d002      	beq.n	8009c5a <__swsetup_r+0x66>
 8009c54:	4630      	mov	r0, r6
 8009c56:	f7ff fb31 	bl	80092bc <_free_r>
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	6363      	str	r3, [r4, #52]	; 0x34
 8009c5e:	89a3      	ldrh	r3, [r4, #12]
 8009c60:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009c64:	81a3      	strh	r3, [r4, #12]
 8009c66:	2300      	movs	r3, #0
 8009c68:	6063      	str	r3, [r4, #4]
 8009c6a:	6923      	ldr	r3, [r4, #16]
 8009c6c:	6023      	str	r3, [r4, #0]
 8009c6e:	89a3      	ldrh	r3, [r4, #12]
 8009c70:	f043 0308 	orr.w	r3, r3, #8
 8009c74:	81a3      	strh	r3, [r4, #12]
 8009c76:	6923      	ldr	r3, [r4, #16]
 8009c78:	b94b      	cbnz	r3, 8009c8e <__swsetup_r+0x9a>
 8009c7a:	89a3      	ldrh	r3, [r4, #12]
 8009c7c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009c80:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009c84:	d003      	beq.n	8009c8e <__swsetup_r+0x9a>
 8009c86:	4621      	mov	r1, r4
 8009c88:	4630      	mov	r0, r6
 8009c8a:	f000 fa09 	bl	800a0a0 <__smakebuf_r>
 8009c8e:	89a0      	ldrh	r0, [r4, #12]
 8009c90:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009c94:	f010 0301 	ands.w	r3, r0, #1
 8009c98:	d00a      	beq.n	8009cb0 <__swsetup_r+0xbc>
 8009c9a:	2300      	movs	r3, #0
 8009c9c:	60a3      	str	r3, [r4, #8]
 8009c9e:	6963      	ldr	r3, [r4, #20]
 8009ca0:	425b      	negs	r3, r3
 8009ca2:	61a3      	str	r3, [r4, #24]
 8009ca4:	6923      	ldr	r3, [r4, #16]
 8009ca6:	b943      	cbnz	r3, 8009cba <__swsetup_r+0xc6>
 8009ca8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009cac:	d1ba      	bne.n	8009c24 <__swsetup_r+0x30>
 8009cae:	bd70      	pop	{r4, r5, r6, pc}
 8009cb0:	0781      	lsls	r1, r0, #30
 8009cb2:	bf58      	it	pl
 8009cb4:	6963      	ldrpl	r3, [r4, #20]
 8009cb6:	60a3      	str	r3, [r4, #8]
 8009cb8:	e7f4      	b.n	8009ca4 <__swsetup_r+0xb0>
 8009cba:	2000      	movs	r0, #0
 8009cbc:	e7f7      	b.n	8009cae <__swsetup_r+0xba>
 8009cbe:	bf00      	nop
 8009cc0:	20000018 	.word	0x20000018
 8009cc4:	0800a7fc 	.word	0x0800a7fc
 8009cc8:	0800a81c 	.word	0x0800a81c
 8009ccc:	0800a7dc 	.word	0x0800a7dc

08009cd0 <abort>:
 8009cd0:	b508      	push	{r3, lr}
 8009cd2:	2006      	movs	r0, #6
 8009cd4:	f000 fa54 	bl	800a180 <raise>
 8009cd8:	2001      	movs	r0, #1
 8009cda:	f7f8 f867 	bl	8001dac <_exit>
	...

08009ce0 <__sflush_r>:
 8009ce0:	898a      	ldrh	r2, [r1, #12]
 8009ce2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ce6:	4605      	mov	r5, r0
 8009ce8:	0710      	lsls	r0, r2, #28
 8009cea:	460c      	mov	r4, r1
 8009cec:	d458      	bmi.n	8009da0 <__sflush_r+0xc0>
 8009cee:	684b      	ldr	r3, [r1, #4]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	dc05      	bgt.n	8009d00 <__sflush_r+0x20>
 8009cf4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	dc02      	bgt.n	8009d00 <__sflush_r+0x20>
 8009cfa:	2000      	movs	r0, #0
 8009cfc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009d00:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d02:	2e00      	cmp	r6, #0
 8009d04:	d0f9      	beq.n	8009cfa <__sflush_r+0x1a>
 8009d06:	2300      	movs	r3, #0
 8009d08:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009d0c:	682f      	ldr	r7, [r5, #0]
 8009d0e:	602b      	str	r3, [r5, #0]
 8009d10:	d032      	beq.n	8009d78 <__sflush_r+0x98>
 8009d12:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009d14:	89a3      	ldrh	r3, [r4, #12]
 8009d16:	075a      	lsls	r2, r3, #29
 8009d18:	d505      	bpl.n	8009d26 <__sflush_r+0x46>
 8009d1a:	6863      	ldr	r3, [r4, #4]
 8009d1c:	1ac0      	subs	r0, r0, r3
 8009d1e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d20:	b10b      	cbz	r3, 8009d26 <__sflush_r+0x46>
 8009d22:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009d24:	1ac0      	subs	r0, r0, r3
 8009d26:	2300      	movs	r3, #0
 8009d28:	4602      	mov	r2, r0
 8009d2a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009d2c:	6a21      	ldr	r1, [r4, #32]
 8009d2e:	4628      	mov	r0, r5
 8009d30:	47b0      	blx	r6
 8009d32:	1c43      	adds	r3, r0, #1
 8009d34:	89a3      	ldrh	r3, [r4, #12]
 8009d36:	d106      	bne.n	8009d46 <__sflush_r+0x66>
 8009d38:	6829      	ldr	r1, [r5, #0]
 8009d3a:	291d      	cmp	r1, #29
 8009d3c:	d82c      	bhi.n	8009d98 <__sflush_r+0xb8>
 8009d3e:	4a2a      	ldr	r2, [pc, #168]	; (8009de8 <__sflush_r+0x108>)
 8009d40:	40ca      	lsrs	r2, r1
 8009d42:	07d6      	lsls	r6, r2, #31
 8009d44:	d528      	bpl.n	8009d98 <__sflush_r+0xb8>
 8009d46:	2200      	movs	r2, #0
 8009d48:	6062      	str	r2, [r4, #4]
 8009d4a:	04d9      	lsls	r1, r3, #19
 8009d4c:	6922      	ldr	r2, [r4, #16]
 8009d4e:	6022      	str	r2, [r4, #0]
 8009d50:	d504      	bpl.n	8009d5c <__sflush_r+0x7c>
 8009d52:	1c42      	adds	r2, r0, #1
 8009d54:	d101      	bne.n	8009d5a <__sflush_r+0x7a>
 8009d56:	682b      	ldr	r3, [r5, #0]
 8009d58:	b903      	cbnz	r3, 8009d5c <__sflush_r+0x7c>
 8009d5a:	6560      	str	r0, [r4, #84]	; 0x54
 8009d5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d5e:	602f      	str	r7, [r5, #0]
 8009d60:	2900      	cmp	r1, #0
 8009d62:	d0ca      	beq.n	8009cfa <__sflush_r+0x1a>
 8009d64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009d68:	4299      	cmp	r1, r3
 8009d6a:	d002      	beq.n	8009d72 <__sflush_r+0x92>
 8009d6c:	4628      	mov	r0, r5
 8009d6e:	f7ff faa5 	bl	80092bc <_free_r>
 8009d72:	2000      	movs	r0, #0
 8009d74:	6360      	str	r0, [r4, #52]	; 0x34
 8009d76:	e7c1      	b.n	8009cfc <__sflush_r+0x1c>
 8009d78:	6a21      	ldr	r1, [r4, #32]
 8009d7a:	2301      	movs	r3, #1
 8009d7c:	4628      	mov	r0, r5
 8009d7e:	47b0      	blx	r6
 8009d80:	1c41      	adds	r1, r0, #1
 8009d82:	d1c7      	bne.n	8009d14 <__sflush_r+0x34>
 8009d84:	682b      	ldr	r3, [r5, #0]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d0c4      	beq.n	8009d14 <__sflush_r+0x34>
 8009d8a:	2b1d      	cmp	r3, #29
 8009d8c:	d001      	beq.n	8009d92 <__sflush_r+0xb2>
 8009d8e:	2b16      	cmp	r3, #22
 8009d90:	d101      	bne.n	8009d96 <__sflush_r+0xb6>
 8009d92:	602f      	str	r7, [r5, #0]
 8009d94:	e7b1      	b.n	8009cfa <__sflush_r+0x1a>
 8009d96:	89a3      	ldrh	r3, [r4, #12]
 8009d98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009d9c:	81a3      	strh	r3, [r4, #12]
 8009d9e:	e7ad      	b.n	8009cfc <__sflush_r+0x1c>
 8009da0:	690f      	ldr	r7, [r1, #16]
 8009da2:	2f00      	cmp	r7, #0
 8009da4:	d0a9      	beq.n	8009cfa <__sflush_r+0x1a>
 8009da6:	0793      	lsls	r3, r2, #30
 8009da8:	680e      	ldr	r6, [r1, #0]
 8009daa:	bf08      	it	eq
 8009dac:	694b      	ldreq	r3, [r1, #20]
 8009dae:	600f      	str	r7, [r1, #0]
 8009db0:	bf18      	it	ne
 8009db2:	2300      	movne	r3, #0
 8009db4:	eba6 0807 	sub.w	r8, r6, r7
 8009db8:	608b      	str	r3, [r1, #8]
 8009dba:	f1b8 0f00 	cmp.w	r8, #0
 8009dbe:	dd9c      	ble.n	8009cfa <__sflush_r+0x1a>
 8009dc0:	6a21      	ldr	r1, [r4, #32]
 8009dc2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009dc4:	4643      	mov	r3, r8
 8009dc6:	463a      	mov	r2, r7
 8009dc8:	4628      	mov	r0, r5
 8009dca:	47b0      	blx	r6
 8009dcc:	2800      	cmp	r0, #0
 8009dce:	dc06      	bgt.n	8009dde <__sflush_r+0xfe>
 8009dd0:	89a3      	ldrh	r3, [r4, #12]
 8009dd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009dd6:	81a3      	strh	r3, [r4, #12]
 8009dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8009ddc:	e78e      	b.n	8009cfc <__sflush_r+0x1c>
 8009dde:	4407      	add	r7, r0
 8009de0:	eba8 0800 	sub.w	r8, r8, r0
 8009de4:	e7e9      	b.n	8009dba <__sflush_r+0xda>
 8009de6:	bf00      	nop
 8009de8:	20400001 	.word	0x20400001

08009dec <_fflush_r>:
 8009dec:	b538      	push	{r3, r4, r5, lr}
 8009dee:	690b      	ldr	r3, [r1, #16]
 8009df0:	4605      	mov	r5, r0
 8009df2:	460c      	mov	r4, r1
 8009df4:	b913      	cbnz	r3, 8009dfc <_fflush_r+0x10>
 8009df6:	2500      	movs	r5, #0
 8009df8:	4628      	mov	r0, r5
 8009dfa:	bd38      	pop	{r3, r4, r5, pc}
 8009dfc:	b118      	cbz	r0, 8009e06 <_fflush_r+0x1a>
 8009dfe:	6983      	ldr	r3, [r0, #24]
 8009e00:	b90b      	cbnz	r3, 8009e06 <_fflush_r+0x1a>
 8009e02:	f000 f887 	bl	8009f14 <__sinit>
 8009e06:	4b14      	ldr	r3, [pc, #80]	; (8009e58 <_fflush_r+0x6c>)
 8009e08:	429c      	cmp	r4, r3
 8009e0a:	d11b      	bne.n	8009e44 <_fflush_r+0x58>
 8009e0c:	686c      	ldr	r4, [r5, #4]
 8009e0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d0ef      	beq.n	8009df6 <_fflush_r+0xa>
 8009e16:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009e18:	07d0      	lsls	r0, r2, #31
 8009e1a:	d404      	bmi.n	8009e26 <_fflush_r+0x3a>
 8009e1c:	0599      	lsls	r1, r3, #22
 8009e1e:	d402      	bmi.n	8009e26 <_fflush_r+0x3a>
 8009e20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e22:	f000 f915 	bl	800a050 <__retarget_lock_acquire_recursive>
 8009e26:	4628      	mov	r0, r5
 8009e28:	4621      	mov	r1, r4
 8009e2a:	f7ff ff59 	bl	8009ce0 <__sflush_r>
 8009e2e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009e30:	07da      	lsls	r2, r3, #31
 8009e32:	4605      	mov	r5, r0
 8009e34:	d4e0      	bmi.n	8009df8 <_fflush_r+0xc>
 8009e36:	89a3      	ldrh	r3, [r4, #12]
 8009e38:	059b      	lsls	r3, r3, #22
 8009e3a:	d4dd      	bmi.n	8009df8 <_fflush_r+0xc>
 8009e3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e3e:	f000 f908 	bl	800a052 <__retarget_lock_release_recursive>
 8009e42:	e7d9      	b.n	8009df8 <_fflush_r+0xc>
 8009e44:	4b05      	ldr	r3, [pc, #20]	; (8009e5c <_fflush_r+0x70>)
 8009e46:	429c      	cmp	r4, r3
 8009e48:	d101      	bne.n	8009e4e <_fflush_r+0x62>
 8009e4a:	68ac      	ldr	r4, [r5, #8]
 8009e4c:	e7df      	b.n	8009e0e <_fflush_r+0x22>
 8009e4e:	4b04      	ldr	r3, [pc, #16]	; (8009e60 <_fflush_r+0x74>)
 8009e50:	429c      	cmp	r4, r3
 8009e52:	bf08      	it	eq
 8009e54:	68ec      	ldreq	r4, [r5, #12]
 8009e56:	e7da      	b.n	8009e0e <_fflush_r+0x22>
 8009e58:	0800a7fc 	.word	0x0800a7fc
 8009e5c:	0800a81c 	.word	0x0800a81c
 8009e60:	0800a7dc 	.word	0x0800a7dc

08009e64 <std>:
 8009e64:	2300      	movs	r3, #0
 8009e66:	b510      	push	{r4, lr}
 8009e68:	4604      	mov	r4, r0
 8009e6a:	e9c0 3300 	strd	r3, r3, [r0]
 8009e6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009e72:	6083      	str	r3, [r0, #8]
 8009e74:	8181      	strh	r1, [r0, #12]
 8009e76:	6643      	str	r3, [r0, #100]	; 0x64
 8009e78:	81c2      	strh	r2, [r0, #14]
 8009e7a:	6183      	str	r3, [r0, #24]
 8009e7c:	4619      	mov	r1, r3
 8009e7e:	2208      	movs	r2, #8
 8009e80:	305c      	adds	r0, #92	; 0x5c
 8009e82:	f7fd fb5b 	bl	800753c <memset>
 8009e86:	4b05      	ldr	r3, [pc, #20]	; (8009e9c <std+0x38>)
 8009e88:	6263      	str	r3, [r4, #36]	; 0x24
 8009e8a:	4b05      	ldr	r3, [pc, #20]	; (8009ea0 <std+0x3c>)
 8009e8c:	62a3      	str	r3, [r4, #40]	; 0x28
 8009e8e:	4b05      	ldr	r3, [pc, #20]	; (8009ea4 <std+0x40>)
 8009e90:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009e92:	4b05      	ldr	r3, [pc, #20]	; (8009ea8 <std+0x44>)
 8009e94:	6224      	str	r4, [r4, #32]
 8009e96:	6323      	str	r3, [r4, #48]	; 0x30
 8009e98:	bd10      	pop	{r4, pc}
 8009e9a:	bf00      	nop
 8009e9c:	0800a1b9 	.word	0x0800a1b9
 8009ea0:	0800a1db 	.word	0x0800a1db
 8009ea4:	0800a213 	.word	0x0800a213
 8009ea8:	0800a237 	.word	0x0800a237

08009eac <_cleanup_r>:
 8009eac:	4901      	ldr	r1, [pc, #4]	; (8009eb4 <_cleanup_r+0x8>)
 8009eae:	f000 b8af 	b.w	800a010 <_fwalk_reent>
 8009eb2:	bf00      	nop
 8009eb4:	08009ded 	.word	0x08009ded

08009eb8 <__sfmoreglue>:
 8009eb8:	b570      	push	{r4, r5, r6, lr}
 8009eba:	2268      	movs	r2, #104	; 0x68
 8009ebc:	1e4d      	subs	r5, r1, #1
 8009ebe:	4355      	muls	r5, r2
 8009ec0:	460e      	mov	r6, r1
 8009ec2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009ec6:	f7ff fa65 	bl	8009394 <_malloc_r>
 8009eca:	4604      	mov	r4, r0
 8009ecc:	b140      	cbz	r0, 8009ee0 <__sfmoreglue+0x28>
 8009ece:	2100      	movs	r1, #0
 8009ed0:	e9c0 1600 	strd	r1, r6, [r0]
 8009ed4:	300c      	adds	r0, #12
 8009ed6:	60a0      	str	r0, [r4, #8]
 8009ed8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009edc:	f7fd fb2e 	bl	800753c <memset>
 8009ee0:	4620      	mov	r0, r4
 8009ee2:	bd70      	pop	{r4, r5, r6, pc}

08009ee4 <__sfp_lock_acquire>:
 8009ee4:	4801      	ldr	r0, [pc, #4]	; (8009eec <__sfp_lock_acquire+0x8>)
 8009ee6:	f000 b8b3 	b.w	800a050 <__retarget_lock_acquire_recursive>
 8009eea:	bf00      	nop
 8009eec:	20000511 	.word	0x20000511

08009ef0 <__sfp_lock_release>:
 8009ef0:	4801      	ldr	r0, [pc, #4]	; (8009ef8 <__sfp_lock_release+0x8>)
 8009ef2:	f000 b8ae 	b.w	800a052 <__retarget_lock_release_recursive>
 8009ef6:	bf00      	nop
 8009ef8:	20000511 	.word	0x20000511

08009efc <__sinit_lock_acquire>:
 8009efc:	4801      	ldr	r0, [pc, #4]	; (8009f04 <__sinit_lock_acquire+0x8>)
 8009efe:	f000 b8a7 	b.w	800a050 <__retarget_lock_acquire_recursive>
 8009f02:	bf00      	nop
 8009f04:	20000512 	.word	0x20000512

08009f08 <__sinit_lock_release>:
 8009f08:	4801      	ldr	r0, [pc, #4]	; (8009f10 <__sinit_lock_release+0x8>)
 8009f0a:	f000 b8a2 	b.w	800a052 <__retarget_lock_release_recursive>
 8009f0e:	bf00      	nop
 8009f10:	20000512 	.word	0x20000512

08009f14 <__sinit>:
 8009f14:	b510      	push	{r4, lr}
 8009f16:	4604      	mov	r4, r0
 8009f18:	f7ff fff0 	bl	8009efc <__sinit_lock_acquire>
 8009f1c:	69a3      	ldr	r3, [r4, #24]
 8009f1e:	b11b      	cbz	r3, 8009f28 <__sinit+0x14>
 8009f20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009f24:	f7ff bff0 	b.w	8009f08 <__sinit_lock_release>
 8009f28:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009f2c:	6523      	str	r3, [r4, #80]	; 0x50
 8009f2e:	4b13      	ldr	r3, [pc, #76]	; (8009f7c <__sinit+0x68>)
 8009f30:	4a13      	ldr	r2, [pc, #76]	; (8009f80 <__sinit+0x6c>)
 8009f32:	681b      	ldr	r3, [r3, #0]
 8009f34:	62a2      	str	r2, [r4, #40]	; 0x28
 8009f36:	42a3      	cmp	r3, r4
 8009f38:	bf04      	itt	eq
 8009f3a:	2301      	moveq	r3, #1
 8009f3c:	61a3      	streq	r3, [r4, #24]
 8009f3e:	4620      	mov	r0, r4
 8009f40:	f000 f820 	bl	8009f84 <__sfp>
 8009f44:	6060      	str	r0, [r4, #4]
 8009f46:	4620      	mov	r0, r4
 8009f48:	f000 f81c 	bl	8009f84 <__sfp>
 8009f4c:	60a0      	str	r0, [r4, #8]
 8009f4e:	4620      	mov	r0, r4
 8009f50:	f000 f818 	bl	8009f84 <__sfp>
 8009f54:	2200      	movs	r2, #0
 8009f56:	60e0      	str	r0, [r4, #12]
 8009f58:	2104      	movs	r1, #4
 8009f5a:	6860      	ldr	r0, [r4, #4]
 8009f5c:	f7ff ff82 	bl	8009e64 <std>
 8009f60:	68a0      	ldr	r0, [r4, #8]
 8009f62:	2201      	movs	r2, #1
 8009f64:	2109      	movs	r1, #9
 8009f66:	f7ff ff7d 	bl	8009e64 <std>
 8009f6a:	68e0      	ldr	r0, [r4, #12]
 8009f6c:	2202      	movs	r2, #2
 8009f6e:	2112      	movs	r1, #18
 8009f70:	f7ff ff78 	bl	8009e64 <std>
 8009f74:	2301      	movs	r3, #1
 8009f76:	61a3      	str	r3, [r4, #24]
 8009f78:	e7d2      	b.n	8009f20 <__sinit+0xc>
 8009f7a:	bf00      	nop
 8009f7c:	0800a464 	.word	0x0800a464
 8009f80:	08009ead 	.word	0x08009ead

08009f84 <__sfp>:
 8009f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f86:	4607      	mov	r7, r0
 8009f88:	f7ff ffac 	bl	8009ee4 <__sfp_lock_acquire>
 8009f8c:	4b1e      	ldr	r3, [pc, #120]	; (800a008 <__sfp+0x84>)
 8009f8e:	681e      	ldr	r6, [r3, #0]
 8009f90:	69b3      	ldr	r3, [r6, #24]
 8009f92:	b913      	cbnz	r3, 8009f9a <__sfp+0x16>
 8009f94:	4630      	mov	r0, r6
 8009f96:	f7ff ffbd 	bl	8009f14 <__sinit>
 8009f9a:	3648      	adds	r6, #72	; 0x48
 8009f9c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009fa0:	3b01      	subs	r3, #1
 8009fa2:	d503      	bpl.n	8009fac <__sfp+0x28>
 8009fa4:	6833      	ldr	r3, [r6, #0]
 8009fa6:	b30b      	cbz	r3, 8009fec <__sfp+0x68>
 8009fa8:	6836      	ldr	r6, [r6, #0]
 8009faa:	e7f7      	b.n	8009f9c <__sfp+0x18>
 8009fac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009fb0:	b9d5      	cbnz	r5, 8009fe8 <__sfp+0x64>
 8009fb2:	4b16      	ldr	r3, [pc, #88]	; (800a00c <__sfp+0x88>)
 8009fb4:	60e3      	str	r3, [r4, #12]
 8009fb6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009fba:	6665      	str	r5, [r4, #100]	; 0x64
 8009fbc:	f000 f847 	bl	800a04e <__retarget_lock_init_recursive>
 8009fc0:	f7ff ff96 	bl	8009ef0 <__sfp_lock_release>
 8009fc4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009fc8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009fcc:	6025      	str	r5, [r4, #0]
 8009fce:	61a5      	str	r5, [r4, #24]
 8009fd0:	2208      	movs	r2, #8
 8009fd2:	4629      	mov	r1, r5
 8009fd4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009fd8:	f7fd fab0 	bl	800753c <memset>
 8009fdc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009fe0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009fe4:	4620      	mov	r0, r4
 8009fe6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fe8:	3468      	adds	r4, #104	; 0x68
 8009fea:	e7d9      	b.n	8009fa0 <__sfp+0x1c>
 8009fec:	2104      	movs	r1, #4
 8009fee:	4638      	mov	r0, r7
 8009ff0:	f7ff ff62 	bl	8009eb8 <__sfmoreglue>
 8009ff4:	4604      	mov	r4, r0
 8009ff6:	6030      	str	r0, [r6, #0]
 8009ff8:	2800      	cmp	r0, #0
 8009ffa:	d1d5      	bne.n	8009fa8 <__sfp+0x24>
 8009ffc:	f7ff ff78 	bl	8009ef0 <__sfp_lock_release>
 800a000:	230c      	movs	r3, #12
 800a002:	603b      	str	r3, [r7, #0]
 800a004:	e7ee      	b.n	8009fe4 <__sfp+0x60>
 800a006:	bf00      	nop
 800a008:	0800a464 	.word	0x0800a464
 800a00c:	ffff0001 	.word	0xffff0001

0800a010 <_fwalk_reent>:
 800a010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a014:	4606      	mov	r6, r0
 800a016:	4688      	mov	r8, r1
 800a018:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a01c:	2700      	movs	r7, #0
 800a01e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a022:	f1b9 0901 	subs.w	r9, r9, #1
 800a026:	d505      	bpl.n	800a034 <_fwalk_reent+0x24>
 800a028:	6824      	ldr	r4, [r4, #0]
 800a02a:	2c00      	cmp	r4, #0
 800a02c:	d1f7      	bne.n	800a01e <_fwalk_reent+0xe>
 800a02e:	4638      	mov	r0, r7
 800a030:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a034:	89ab      	ldrh	r3, [r5, #12]
 800a036:	2b01      	cmp	r3, #1
 800a038:	d907      	bls.n	800a04a <_fwalk_reent+0x3a>
 800a03a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a03e:	3301      	adds	r3, #1
 800a040:	d003      	beq.n	800a04a <_fwalk_reent+0x3a>
 800a042:	4629      	mov	r1, r5
 800a044:	4630      	mov	r0, r6
 800a046:	47c0      	blx	r8
 800a048:	4307      	orrs	r7, r0
 800a04a:	3568      	adds	r5, #104	; 0x68
 800a04c:	e7e9      	b.n	800a022 <_fwalk_reent+0x12>

0800a04e <__retarget_lock_init_recursive>:
 800a04e:	4770      	bx	lr

0800a050 <__retarget_lock_acquire_recursive>:
 800a050:	4770      	bx	lr

0800a052 <__retarget_lock_release_recursive>:
 800a052:	4770      	bx	lr

0800a054 <__swhatbuf_r>:
 800a054:	b570      	push	{r4, r5, r6, lr}
 800a056:	460e      	mov	r6, r1
 800a058:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a05c:	2900      	cmp	r1, #0
 800a05e:	b096      	sub	sp, #88	; 0x58
 800a060:	4614      	mov	r4, r2
 800a062:	461d      	mov	r5, r3
 800a064:	da08      	bge.n	800a078 <__swhatbuf_r+0x24>
 800a066:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a06a:	2200      	movs	r2, #0
 800a06c:	602a      	str	r2, [r5, #0]
 800a06e:	061a      	lsls	r2, r3, #24
 800a070:	d410      	bmi.n	800a094 <__swhatbuf_r+0x40>
 800a072:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a076:	e00e      	b.n	800a096 <__swhatbuf_r+0x42>
 800a078:	466a      	mov	r2, sp
 800a07a:	f000 f903 	bl	800a284 <_fstat_r>
 800a07e:	2800      	cmp	r0, #0
 800a080:	dbf1      	blt.n	800a066 <__swhatbuf_r+0x12>
 800a082:	9a01      	ldr	r2, [sp, #4]
 800a084:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a088:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a08c:	425a      	negs	r2, r3
 800a08e:	415a      	adcs	r2, r3
 800a090:	602a      	str	r2, [r5, #0]
 800a092:	e7ee      	b.n	800a072 <__swhatbuf_r+0x1e>
 800a094:	2340      	movs	r3, #64	; 0x40
 800a096:	2000      	movs	r0, #0
 800a098:	6023      	str	r3, [r4, #0]
 800a09a:	b016      	add	sp, #88	; 0x58
 800a09c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a0a0 <__smakebuf_r>:
 800a0a0:	898b      	ldrh	r3, [r1, #12]
 800a0a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a0a4:	079d      	lsls	r5, r3, #30
 800a0a6:	4606      	mov	r6, r0
 800a0a8:	460c      	mov	r4, r1
 800a0aa:	d507      	bpl.n	800a0bc <__smakebuf_r+0x1c>
 800a0ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a0b0:	6023      	str	r3, [r4, #0]
 800a0b2:	6123      	str	r3, [r4, #16]
 800a0b4:	2301      	movs	r3, #1
 800a0b6:	6163      	str	r3, [r4, #20]
 800a0b8:	b002      	add	sp, #8
 800a0ba:	bd70      	pop	{r4, r5, r6, pc}
 800a0bc:	ab01      	add	r3, sp, #4
 800a0be:	466a      	mov	r2, sp
 800a0c0:	f7ff ffc8 	bl	800a054 <__swhatbuf_r>
 800a0c4:	9900      	ldr	r1, [sp, #0]
 800a0c6:	4605      	mov	r5, r0
 800a0c8:	4630      	mov	r0, r6
 800a0ca:	f7ff f963 	bl	8009394 <_malloc_r>
 800a0ce:	b948      	cbnz	r0, 800a0e4 <__smakebuf_r+0x44>
 800a0d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a0d4:	059a      	lsls	r2, r3, #22
 800a0d6:	d4ef      	bmi.n	800a0b8 <__smakebuf_r+0x18>
 800a0d8:	f023 0303 	bic.w	r3, r3, #3
 800a0dc:	f043 0302 	orr.w	r3, r3, #2
 800a0e0:	81a3      	strh	r3, [r4, #12]
 800a0e2:	e7e3      	b.n	800a0ac <__smakebuf_r+0xc>
 800a0e4:	4b0d      	ldr	r3, [pc, #52]	; (800a11c <__smakebuf_r+0x7c>)
 800a0e6:	62b3      	str	r3, [r6, #40]	; 0x28
 800a0e8:	89a3      	ldrh	r3, [r4, #12]
 800a0ea:	6020      	str	r0, [r4, #0]
 800a0ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a0f0:	81a3      	strh	r3, [r4, #12]
 800a0f2:	9b00      	ldr	r3, [sp, #0]
 800a0f4:	6163      	str	r3, [r4, #20]
 800a0f6:	9b01      	ldr	r3, [sp, #4]
 800a0f8:	6120      	str	r0, [r4, #16]
 800a0fa:	b15b      	cbz	r3, 800a114 <__smakebuf_r+0x74>
 800a0fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a100:	4630      	mov	r0, r6
 800a102:	f000 f8d1 	bl	800a2a8 <_isatty_r>
 800a106:	b128      	cbz	r0, 800a114 <__smakebuf_r+0x74>
 800a108:	89a3      	ldrh	r3, [r4, #12]
 800a10a:	f023 0303 	bic.w	r3, r3, #3
 800a10e:	f043 0301 	orr.w	r3, r3, #1
 800a112:	81a3      	strh	r3, [r4, #12]
 800a114:	89a0      	ldrh	r0, [r4, #12]
 800a116:	4305      	orrs	r5, r0
 800a118:	81a5      	strh	r5, [r4, #12]
 800a11a:	e7cd      	b.n	800a0b8 <__smakebuf_r+0x18>
 800a11c:	08009ead 	.word	0x08009ead

0800a120 <_malloc_usable_size_r>:
 800a120:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a124:	1f18      	subs	r0, r3, #4
 800a126:	2b00      	cmp	r3, #0
 800a128:	bfbc      	itt	lt
 800a12a:	580b      	ldrlt	r3, [r1, r0]
 800a12c:	18c0      	addlt	r0, r0, r3
 800a12e:	4770      	bx	lr

0800a130 <_raise_r>:
 800a130:	291f      	cmp	r1, #31
 800a132:	b538      	push	{r3, r4, r5, lr}
 800a134:	4604      	mov	r4, r0
 800a136:	460d      	mov	r5, r1
 800a138:	d904      	bls.n	800a144 <_raise_r+0x14>
 800a13a:	2316      	movs	r3, #22
 800a13c:	6003      	str	r3, [r0, #0]
 800a13e:	f04f 30ff 	mov.w	r0, #4294967295
 800a142:	bd38      	pop	{r3, r4, r5, pc}
 800a144:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a146:	b112      	cbz	r2, 800a14e <_raise_r+0x1e>
 800a148:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a14c:	b94b      	cbnz	r3, 800a162 <_raise_r+0x32>
 800a14e:	4620      	mov	r0, r4
 800a150:	f000 f830 	bl	800a1b4 <_getpid_r>
 800a154:	462a      	mov	r2, r5
 800a156:	4601      	mov	r1, r0
 800a158:	4620      	mov	r0, r4
 800a15a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a15e:	f000 b817 	b.w	800a190 <_kill_r>
 800a162:	2b01      	cmp	r3, #1
 800a164:	d00a      	beq.n	800a17c <_raise_r+0x4c>
 800a166:	1c59      	adds	r1, r3, #1
 800a168:	d103      	bne.n	800a172 <_raise_r+0x42>
 800a16a:	2316      	movs	r3, #22
 800a16c:	6003      	str	r3, [r0, #0]
 800a16e:	2001      	movs	r0, #1
 800a170:	e7e7      	b.n	800a142 <_raise_r+0x12>
 800a172:	2400      	movs	r4, #0
 800a174:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a178:	4628      	mov	r0, r5
 800a17a:	4798      	blx	r3
 800a17c:	2000      	movs	r0, #0
 800a17e:	e7e0      	b.n	800a142 <_raise_r+0x12>

0800a180 <raise>:
 800a180:	4b02      	ldr	r3, [pc, #8]	; (800a18c <raise+0xc>)
 800a182:	4601      	mov	r1, r0
 800a184:	6818      	ldr	r0, [r3, #0]
 800a186:	f7ff bfd3 	b.w	800a130 <_raise_r>
 800a18a:	bf00      	nop
 800a18c:	20000018 	.word	0x20000018

0800a190 <_kill_r>:
 800a190:	b538      	push	{r3, r4, r5, lr}
 800a192:	4d07      	ldr	r5, [pc, #28]	; (800a1b0 <_kill_r+0x20>)
 800a194:	2300      	movs	r3, #0
 800a196:	4604      	mov	r4, r0
 800a198:	4608      	mov	r0, r1
 800a19a:	4611      	mov	r1, r2
 800a19c:	602b      	str	r3, [r5, #0]
 800a19e:	f7f7 fdf5 	bl	8001d8c <_kill>
 800a1a2:	1c43      	adds	r3, r0, #1
 800a1a4:	d102      	bne.n	800a1ac <_kill_r+0x1c>
 800a1a6:	682b      	ldr	r3, [r5, #0]
 800a1a8:	b103      	cbz	r3, 800a1ac <_kill_r+0x1c>
 800a1aa:	6023      	str	r3, [r4, #0]
 800a1ac:	bd38      	pop	{r3, r4, r5, pc}
 800a1ae:	bf00      	nop
 800a1b0:	2000050c 	.word	0x2000050c

0800a1b4 <_getpid_r>:
 800a1b4:	f7f7 bde2 	b.w	8001d7c <_getpid>

0800a1b8 <__sread>:
 800a1b8:	b510      	push	{r4, lr}
 800a1ba:	460c      	mov	r4, r1
 800a1bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1c0:	f000 f894 	bl	800a2ec <_read_r>
 800a1c4:	2800      	cmp	r0, #0
 800a1c6:	bfab      	itete	ge
 800a1c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a1ca:	89a3      	ldrhlt	r3, [r4, #12]
 800a1cc:	181b      	addge	r3, r3, r0
 800a1ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a1d2:	bfac      	ite	ge
 800a1d4:	6563      	strge	r3, [r4, #84]	; 0x54
 800a1d6:	81a3      	strhlt	r3, [r4, #12]
 800a1d8:	bd10      	pop	{r4, pc}

0800a1da <__swrite>:
 800a1da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1de:	461f      	mov	r7, r3
 800a1e0:	898b      	ldrh	r3, [r1, #12]
 800a1e2:	05db      	lsls	r3, r3, #23
 800a1e4:	4605      	mov	r5, r0
 800a1e6:	460c      	mov	r4, r1
 800a1e8:	4616      	mov	r6, r2
 800a1ea:	d505      	bpl.n	800a1f8 <__swrite+0x1e>
 800a1ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1f0:	2302      	movs	r3, #2
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	f000 f868 	bl	800a2c8 <_lseek_r>
 800a1f8:	89a3      	ldrh	r3, [r4, #12]
 800a1fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a1fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a202:	81a3      	strh	r3, [r4, #12]
 800a204:	4632      	mov	r2, r6
 800a206:	463b      	mov	r3, r7
 800a208:	4628      	mov	r0, r5
 800a20a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a20e:	f000 b817 	b.w	800a240 <_write_r>

0800a212 <__sseek>:
 800a212:	b510      	push	{r4, lr}
 800a214:	460c      	mov	r4, r1
 800a216:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a21a:	f000 f855 	bl	800a2c8 <_lseek_r>
 800a21e:	1c43      	adds	r3, r0, #1
 800a220:	89a3      	ldrh	r3, [r4, #12]
 800a222:	bf15      	itete	ne
 800a224:	6560      	strne	r0, [r4, #84]	; 0x54
 800a226:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a22a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a22e:	81a3      	strheq	r3, [r4, #12]
 800a230:	bf18      	it	ne
 800a232:	81a3      	strhne	r3, [r4, #12]
 800a234:	bd10      	pop	{r4, pc}

0800a236 <__sclose>:
 800a236:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a23a:	f000 b813 	b.w	800a264 <_close_r>
	...

0800a240 <_write_r>:
 800a240:	b538      	push	{r3, r4, r5, lr}
 800a242:	4d07      	ldr	r5, [pc, #28]	; (800a260 <_write_r+0x20>)
 800a244:	4604      	mov	r4, r0
 800a246:	4608      	mov	r0, r1
 800a248:	4611      	mov	r1, r2
 800a24a:	2200      	movs	r2, #0
 800a24c:	602a      	str	r2, [r5, #0]
 800a24e:	461a      	mov	r2, r3
 800a250:	f7f7 fdd3 	bl	8001dfa <_write>
 800a254:	1c43      	adds	r3, r0, #1
 800a256:	d102      	bne.n	800a25e <_write_r+0x1e>
 800a258:	682b      	ldr	r3, [r5, #0]
 800a25a:	b103      	cbz	r3, 800a25e <_write_r+0x1e>
 800a25c:	6023      	str	r3, [r4, #0]
 800a25e:	bd38      	pop	{r3, r4, r5, pc}
 800a260:	2000050c 	.word	0x2000050c

0800a264 <_close_r>:
 800a264:	b538      	push	{r3, r4, r5, lr}
 800a266:	4d06      	ldr	r5, [pc, #24]	; (800a280 <_close_r+0x1c>)
 800a268:	2300      	movs	r3, #0
 800a26a:	4604      	mov	r4, r0
 800a26c:	4608      	mov	r0, r1
 800a26e:	602b      	str	r3, [r5, #0]
 800a270:	f7f7 fddf 	bl	8001e32 <_close>
 800a274:	1c43      	adds	r3, r0, #1
 800a276:	d102      	bne.n	800a27e <_close_r+0x1a>
 800a278:	682b      	ldr	r3, [r5, #0]
 800a27a:	b103      	cbz	r3, 800a27e <_close_r+0x1a>
 800a27c:	6023      	str	r3, [r4, #0]
 800a27e:	bd38      	pop	{r3, r4, r5, pc}
 800a280:	2000050c 	.word	0x2000050c

0800a284 <_fstat_r>:
 800a284:	b538      	push	{r3, r4, r5, lr}
 800a286:	4d07      	ldr	r5, [pc, #28]	; (800a2a4 <_fstat_r+0x20>)
 800a288:	2300      	movs	r3, #0
 800a28a:	4604      	mov	r4, r0
 800a28c:	4608      	mov	r0, r1
 800a28e:	4611      	mov	r1, r2
 800a290:	602b      	str	r3, [r5, #0]
 800a292:	f7f7 fdda 	bl	8001e4a <_fstat>
 800a296:	1c43      	adds	r3, r0, #1
 800a298:	d102      	bne.n	800a2a0 <_fstat_r+0x1c>
 800a29a:	682b      	ldr	r3, [r5, #0]
 800a29c:	b103      	cbz	r3, 800a2a0 <_fstat_r+0x1c>
 800a29e:	6023      	str	r3, [r4, #0]
 800a2a0:	bd38      	pop	{r3, r4, r5, pc}
 800a2a2:	bf00      	nop
 800a2a4:	2000050c 	.word	0x2000050c

0800a2a8 <_isatty_r>:
 800a2a8:	b538      	push	{r3, r4, r5, lr}
 800a2aa:	4d06      	ldr	r5, [pc, #24]	; (800a2c4 <_isatty_r+0x1c>)
 800a2ac:	2300      	movs	r3, #0
 800a2ae:	4604      	mov	r4, r0
 800a2b0:	4608      	mov	r0, r1
 800a2b2:	602b      	str	r3, [r5, #0]
 800a2b4:	f7f7 fdd9 	bl	8001e6a <_isatty>
 800a2b8:	1c43      	adds	r3, r0, #1
 800a2ba:	d102      	bne.n	800a2c2 <_isatty_r+0x1a>
 800a2bc:	682b      	ldr	r3, [r5, #0]
 800a2be:	b103      	cbz	r3, 800a2c2 <_isatty_r+0x1a>
 800a2c0:	6023      	str	r3, [r4, #0]
 800a2c2:	bd38      	pop	{r3, r4, r5, pc}
 800a2c4:	2000050c 	.word	0x2000050c

0800a2c8 <_lseek_r>:
 800a2c8:	b538      	push	{r3, r4, r5, lr}
 800a2ca:	4d07      	ldr	r5, [pc, #28]	; (800a2e8 <_lseek_r+0x20>)
 800a2cc:	4604      	mov	r4, r0
 800a2ce:	4608      	mov	r0, r1
 800a2d0:	4611      	mov	r1, r2
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	602a      	str	r2, [r5, #0]
 800a2d6:	461a      	mov	r2, r3
 800a2d8:	f7f7 fdd2 	bl	8001e80 <_lseek>
 800a2dc:	1c43      	adds	r3, r0, #1
 800a2de:	d102      	bne.n	800a2e6 <_lseek_r+0x1e>
 800a2e0:	682b      	ldr	r3, [r5, #0]
 800a2e2:	b103      	cbz	r3, 800a2e6 <_lseek_r+0x1e>
 800a2e4:	6023      	str	r3, [r4, #0]
 800a2e6:	bd38      	pop	{r3, r4, r5, pc}
 800a2e8:	2000050c 	.word	0x2000050c

0800a2ec <_read_r>:
 800a2ec:	b538      	push	{r3, r4, r5, lr}
 800a2ee:	4d07      	ldr	r5, [pc, #28]	; (800a30c <_read_r+0x20>)
 800a2f0:	4604      	mov	r4, r0
 800a2f2:	4608      	mov	r0, r1
 800a2f4:	4611      	mov	r1, r2
 800a2f6:	2200      	movs	r2, #0
 800a2f8:	602a      	str	r2, [r5, #0]
 800a2fa:	461a      	mov	r2, r3
 800a2fc:	f7f7 fd60 	bl	8001dc0 <_read>
 800a300:	1c43      	adds	r3, r0, #1
 800a302:	d102      	bne.n	800a30a <_read_r+0x1e>
 800a304:	682b      	ldr	r3, [r5, #0]
 800a306:	b103      	cbz	r3, 800a30a <_read_r+0x1e>
 800a308:	6023      	str	r3, [r4, #0]
 800a30a:	bd38      	pop	{r3, r4, r5, pc}
 800a30c:	2000050c 	.word	0x2000050c

0800a310 <_init>:
 800a310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a312:	bf00      	nop
 800a314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a316:	bc08      	pop	{r3}
 800a318:	469e      	mov	lr, r3
 800a31a:	4770      	bx	lr

0800a31c <_fini>:
 800a31c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a31e:	bf00      	nop
 800a320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a322:	bc08      	pop	{r3}
 800a324:	469e      	mov	lr, r3
 800a326:	4770      	bx	lr
