// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_107 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_362_p2;
reg   [0:0] icmp_ln86_reg_1242;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1242_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1815_fu_368_p2;
reg   [0:0] icmp_ln86_1815_reg_1250;
reg   [0:0] icmp_ln86_1815_reg_1250_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1816_fu_374_p2;
reg   [0:0] icmp_ln86_1816_reg_1256;
wire   [0:0] icmp_ln86_1817_fu_380_p2;
reg   [0:0] icmp_ln86_1817_reg_1262;
reg   [0:0] icmp_ln86_1817_reg_1262_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1818_fu_386_p2;
reg   [0:0] icmp_ln86_1818_reg_1268;
reg   [0:0] icmp_ln86_1818_reg_1268_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1818_reg_1268_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1819_fu_392_p2;
reg   [0:0] icmp_ln86_1819_reg_1274;
reg   [0:0] icmp_ln86_1819_reg_1274_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1820_fu_398_p2;
reg   [0:0] icmp_ln86_1820_reg_1281;
wire   [0:0] icmp_ln86_1821_fu_404_p2;
reg   [0:0] icmp_ln86_1821_reg_1287;
reg   [0:0] icmp_ln86_1821_reg_1287_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1821_reg_1287_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1822_fu_410_p2;
reg   [0:0] icmp_ln86_1822_reg_1293;
reg   [0:0] icmp_ln86_1822_reg_1293_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1822_reg_1293_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1823_fu_416_p2;
reg   [0:0] icmp_ln86_1823_reg_1299;
reg   [0:0] icmp_ln86_1823_reg_1299_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1823_reg_1299_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1823_reg_1299_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1824_fu_422_p2;
reg   [0:0] icmp_ln86_1824_reg_1305;
reg   [0:0] icmp_ln86_1824_reg_1305_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1824_reg_1305_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1824_reg_1305_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1824_reg_1305_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1825_fu_428_p2;
reg   [0:0] icmp_ln86_1825_reg_1311;
wire   [0:0] icmp_ln86_1826_fu_434_p2;
reg   [0:0] icmp_ln86_1826_reg_1317;
reg   [0:0] icmp_ln86_1826_reg_1317_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1827_fu_440_p2;
reg   [0:0] icmp_ln86_1827_reg_1323;
reg   [0:0] icmp_ln86_1827_reg_1323_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1827_reg_1323_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1827_reg_1323_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1827_reg_1323_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1827_reg_1323_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1827_reg_1323_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1828_fu_446_p2;
reg   [0:0] icmp_ln86_1828_reg_1329;
reg   [0:0] icmp_ln86_1828_reg_1329_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1829_fu_452_p2;
reg   [0:0] icmp_ln86_1829_reg_1334;
reg   [0:0] icmp_ln86_1829_reg_1334_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1829_reg_1334_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1830_fu_458_p2;
reg   [0:0] icmp_ln86_1830_reg_1339;
reg   [0:0] icmp_ln86_1830_reg_1339_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1830_reg_1339_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1831_fu_464_p2;
reg   [0:0] icmp_ln86_1831_reg_1344;
reg   [0:0] icmp_ln86_1831_reg_1344_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1831_reg_1344_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1832_fu_470_p2;
reg   [0:0] icmp_ln86_1832_reg_1349;
reg   [0:0] icmp_ln86_1832_reg_1349_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1832_reg_1349_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1832_reg_1349_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1833_fu_476_p2;
reg   [0:0] icmp_ln86_1833_reg_1354;
reg   [0:0] icmp_ln86_1833_reg_1354_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1833_reg_1354_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1833_reg_1354_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1834_fu_482_p2;
reg   [0:0] icmp_ln86_1834_reg_1359;
reg   [0:0] icmp_ln86_1834_reg_1359_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1834_reg_1359_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1834_reg_1359_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1835_fu_488_p2;
reg   [0:0] icmp_ln86_1835_reg_1364;
reg   [0:0] icmp_ln86_1835_reg_1364_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1835_reg_1364_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1835_reg_1364_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1835_reg_1364_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1836_fu_494_p2;
reg   [0:0] icmp_ln86_1836_reg_1369;
reg   [0:0] icmp_ln86_1836_reg_1369_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1836_reg_1369_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1836_reg_1369_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1836_reg_1369_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1837_fu_500_p2;
reg   [0:0] icmp_ln86_1837_reg_1374;
reg   [0:0] icmp_ln86_1837_reg_1374_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1837_reg_1374_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1837_reg_1374_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1837_reg_1374_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1838_fu_506_p2;
reg   [0:0] icmp_ln86_1838_reg_1379;
reg   [0:0] icmp_ln86_1838_reg_1379_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1838_reg_1379_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1838_reg_1379_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1838_reg_1379_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1838_reg_1379_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1839_fu_512_p2;
reg   [0:0] icmp_ln86_1839_reg_1384;
reg   [0:0] icmp_ln86_1839_reg_1384_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1839_reg_1384_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1839_reg_1384_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1839_reg_1384_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1839_reg_1384_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1839_reg_1384_pp0_iter6_reg;
wire   [0:0] xor_ln104_fu_518_p2;
reg   [0:0] xor_ln104_reg_1389;
wire   [0:0] and_ln102_fu_524_p2;
reg   [0:0] and_ln102_reg_1395;
wire   [0:0] xor_ln104_869_fu_532_p2;
reg   [0:0] xor_ln104_869_reg_1401;
wire   [0:0] and_ln102_2040_fu_542_p2;
reg   [0:0] and_ln102_2040_reg_1406;
reg   [0:0] and_ln102_2040_reg_1406_pp0_iter2_reg;
wire   [0:0] and_ln102_2043_fu_563_p2;
reg   [0:0] and_ln102_2043_reg_1413;
wire   [0:0] and_ln104_347_fu_573_p2;
reg   [0:0] and_ln104_347_reg_1419;
reg   [0:0] and_ln104_347_reg_1419_pp0_iter2_reg;
reg   [0:0] and_ln104_347_reg_1419_pp0_iter3_reg;
reg   [0:0] and_ln104_347_reg_1419_pp0_iter4_reg;
reg   [0:0] and_ln104_347_reg_1419_pp0_iter5_reg;
reg   [0:0] and_ln104_347_reg_1419_pp0_iter6_reg;
reg   [0:0] and_ln104_347_reg_1419_pp0_iter7_reg;
wire   [0:0] and_ln102_2048_fu_579_p2;
reg   [0:0] and_ln102_2048_reg_1426;
reg   [0:0] and_ln102_2048_reg_1426_pp0_iter2_reg;
reg   [0:0] and_ln102_2048_reg_1426_pp0_iter3_reg;
reg   [0:0] and_ln102_2048_reg_1426_pp0_iter4_reg;
wire   [0:0] or_ln117_fu_595_p2;
reg   [0:0] or_ln117_reg_1432;
wire   [0:0] and_ln104_fu_606_p2;
reg   [0:0] and_ln104_reg_1438;
wire   [0:0] and_ln104_344_fu_616_p2;
reg   [0:0] and_ln104_344_reg_1444;
wire   [0:0] and_ln102_2045_fu_625_p2;
reg   [0:0] and_ln102_2045_reg_1449;
wire   [0:0] and_ln104_349_fu_639_p2;
reg   [0:0] and_ln104_349_reg_1455;
reg   [0:0] and_ln104_349_reg_1455_pp0_iter3_reg;
reg   [0:0] and_ln104_349_reg_1455_pp0_iter4_reg;
wire   [0:0] or_ln117_1654_fu_692_p2;
reg   [0:0] or_ln117_1654_reg_1461;
wire   [2:0] select_ln117_1766_fu_706_p3;
reg   [2:0] select_ln117_1766_reg_1466;
wire   [0:0] or_ln117_1656_fu_714_p2;
reg   [0:0] or_ln117_1656_reg_1471;
wire   [0:0] or_ln117_1660_fu_719_p2;
reg   [0:0] or_ln117_1660_reg_1478;
reg   [0:0] or_ln117_1660_reg_1478_pp0_iter3_reg;
wire   [0:0] or_ln117_1668_fu_724_p2;
reg   [0:0] or_ln117_1668_reg_1486;
reg   [0:0] or_ln117_1668_reg_1486_pp0_iter3_reg;
reg   [0:0] or_ln117_1668_reg_1486_pp0_iter4_reg;
wire   [0:0] and_ln102_2041_fu_729_p2;
reg   [0:0] and_ln102_2041_reg_1493;
wire   [0:0] and_ln104_345_fu_738_p2;
reg   [0:0] and_ln104_345_reg_1499;
reg   [0:0] and_ln104_345_reg_1499_pp0_iter4_reg;
wire   [0:0] and_ln102_2046_fu_753_p2;
reg   [0:0] and_ln102_2046_reg_1505;
wire   [3:0] select_ln117_1772_fu_844_p3;
reg   [3:0] select_ln117_1772_reg_1510;
wire   [0:0] or_ln117_1662_fu_851_p2;
reg   [0:0] or_ln117_1662_reg_1515;
wire   [0:0] or_ln117_1666_fu_938_p2;
reg   [0:0] or_ln117_1666_reg_1521;
wire   [4:0] select_ln117_1778_fu_952_p3;
reg   [4:0] select_ln117_1778_reg_1526;
wire   [0:0] or_ln117_1672_fu_1033_p2;
reg   [0:0] or_ln117_1672_reg_1531;
reg   [0:0] or_ln117_1672_reg_1531_pp0_iter6_reg;
reg   [0:0] or_ln117_1672_reg_1531_pp0_iter7_reg;
wire   [4:0] select_ln117_1784_fu_1046_p3;
reg   [4:0] select_ln117_1784_reg_1538;
wire   [0:0] or_ln117_1674_fu_1068_p2;
reg   [0:0] or_ln117_1674_reg_1543;
wire   [4:0] select_ln117_1786_fu_1080_p3;
reg   [4:0] select_ln117_1786_reg_1548;
wire   [11:0] tmp_fu_1115_p57;
reg   [11:0] tmp_reg_1553;
wire    ap_block_pp0_stage0;
wire   [0:0] and_ln102_2039_fu_528_p2;
wire   [0:0] xor_ln104_872_fu_552_p2;
wire   [0:0] and_ln104_343_fu_537_p2;
wire   [0:0] xor_ln104_873_fu_568_p2;
wire   [0:0] and_ln102_2042_fu_547_p2;
wire   [0:0] xor_ln104_878_fu_584_p2;
wire   [0:0] and_ln104_346_fu_557_p2;
wire   [0:0] and_ln104_348_fu_589_p2;
wire   [0:0] xor_ln104_868_fu_601_p2;
wire   [0:0] xor_ln104_870_fu_611_p2;
wire   [0:0] xor_ln104_879_fu_634_p2;
wire   [0:0] and_ln102_2044_fu_621_p2;
wire   [0:0] or_ln117_1650_fu_649_p2;
wire   [0:0] or_ln117_1651_fu_653_p2;
wire   [0:0] and_ln102_2049_fu_630_p2;
wire   [1:0] zext_ln117_fu_658_p1;
wire   [0:0] or_ln117_1652_fu_662_p2;
wire   [0:0] and_ln102_2051_fu_644_p2;
wire   [1:0] select_ln117_fu_667_p3;
wire   [1:0] select_ln117_1764_fu_680_p3;
wire   [0:0] or_ln117_1653_fu_674_p2;
wire   [2:0] zext_ln117_198_fu_688_p1;
wire   [2:0] select_ln117_1765_fu_698_p3;
wire   [0:0] xor_ln104_871_fu_733_p2;
wire   [0:0] xor_ln104_874_fu_743_p2;
wire   [0:0] and_ln102_2052_fu_758_p2;
wire   [0:0] xor_ln104_875_fu_748_p2;
wire   [0:0] and_ln102_2055_fu_772_p2;
wire   [0:0] and_ln102_2053_fu_763_p2;
wire   [0:0] or_ln117_1655_fu_782_p2;
wire   [0:0] and_ln102_2054_fu_768_p2;
wire   [2:0] select_ln117_1767_fu_787_p3;
wire   [2:0] select_ln117_1768_fu_799_p3;
wire   [0:0] or_ln117_1657_fu_794_p2;
wire   [3:0] zext_ln117_199_fu_806_p1;
wire   [0:0] or_ln117_1658_fu_810_p2;
wire   [0:0] and_ln102_2056_fu_777_p2;
wire   [3:0] select_ln117_1769_fu_814_p3;
wire   [0:0] or_ln117_1659_fu_822_p2;
wire   [3:0] select_ln117_1770_fu_828_p3;
wire   [3:0] select_ln117_1771_fu_836_p3;
wire   [0:0] xor_ln104_876_fu_856_p2;
wire   [0:0] and_ln102_2058_fu_869_p2;
wire   [0:0] and_ln102_2047_fu_861_p2;
wire   [0:0] and_ln102_2057_fu_865_p2;
wire   [0:0] or_ln117_1661_fu_884_p2;
wire   [0:0] and_ln102_2059_fu_874_p2;
wire   [3:0] select_ln117_1773_fu_889_p3;
wire   [0:0] or_ln117_1663_fu_896_p2;
wire   [3:0] select_ln117_1774_fu_901_p3;
wire   [0:0] or_ln117_1664_fu_908_p2;
wire   [0:0] and_ln102_2060_fu_879_p2;
wire   [3:0] select_ln117_1775_fu_912_p3;
wire   [3:0] select_ln117_1776_fu_926_p3;
wire   [0:0] or_ln117_1665_fu_920_p2;
wire   [4:0] zext_ln117_200_fu_934_p1;
wire   [4:0] select_ln117_1777_fu_944_p3;
wire   [0:0] xor_ln104_877_fu_960_p2;
wire   [0:0] and_ln102_2061_fu_965_p2;
wire   [0:0] and_ln102_2062_fu_970_p2;
wire   [0:0] or_ln117_1667_fu_983_p2;
wire   [0:0] and_ln102_2063_fu_975_p2;
wire   [4:0] select_ln117_1779_fu_988_p3;
wire   [0:0] or_ln117_1669_fu_995_p2;
wire   [4:0] select_ln117_1780_fu_1000_p3;
wire   [0:0] or_ln117_1670_fu_1007_p2;
wire   [0:0] and_ln102_2064_fu_979_p2;
wire   [4:0] select_ln117_1781_fu_1011_p3;
wire   [0:0] or_ln117_1671_fu_1019_p2;
wire   [4:0] select_ln117_1782_fu_1025_p3;
wire   [4:0] select_ln117_1783_fu_1038_p3;
wire   [0:0] and_ln102_2050_fu_1054_p2;
wire   [0:0] and_ln102_2065_fu_1058_p2;
wire   [0:0] or_ln117_1673_fu_1063_p2;
wire   [4:0] select_ln117_1785_fu_1073_p3;
wire   [0:0] xor_ln104_880_fu_1088_p2;
wire   [0:0] and_ln102_2066_fu_1093_p2;
wire   [0:0] and_ln102_2067_fu_1098_p2;
wire   [0:0] or_ln117_1675_fu_1103_p2;
wire   [11:0] tmp_fu_1115_p55;
wire   [4:0] tmp_fu_1115_p56;
wire   [0:0] or_ln117_1676_fu_1231_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
wire   [4:0] tmp_fu_1115_p1;
wire   [4:0] tmp_fu_1115_p3;
wire   [4:0] tmp_fu_1115_p5;
wire   [4:0] tmp_fu_1115_p7;
wire   [4:0] tmp_fu_1115_p9;
wire   [4:0] tmp_fu_1115_p11;
wire   [4:0] tmp_fu_1115_p13;
wire   [4:0] tmp_fu_1115_p15;
wire   [4:0] tmp_fu_1115_p17;
wire   [4:0] tmp_fu_1115_p19;
wire   [4:0] tmp_fu_1115_p21;
wire   [4:0] tmp_fu_1115_p23;
wire   [4:0] tmp_fu_1115_p25;
wire   [4:0] tmp_fu_1115_p27;
wire   [4:0] tmp_fu_1115_p29;
wire   [4:0] tmp_fu_1115_p31;
wire  signed [4:0] tmp_fu_1115_p33;
wire  signed [4:0] tmp_fu_1115_p35;
wire  signed [4:0] tmp_fu_1115_p37;
wire  signed [4:0] tmp_fu_1115_p39;
wire  signed [4:0] tmp_fu_1115_p41;
wire  signed [4:0] tmp_fu_1115_p43;
wire  signed [4:0] tmp_fu_1115_p45;
wire  signed [4:0] tmp_fu_1115_p47;
wire  signed [4:0] tmp_fu_1115_p49;
wire  signed [4:0] tmp_fu_1115_p51;
wire  signed [4:0] tmp_fu_1115_p53;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_55_5_12_1_1_x2 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_55_5_12_1_1_x2_U2536(
    .din0(12'd228),
    .din1(12'd172),
    .din2(12'd3731),
    .din3(12'd3663),
    .din4(12'd43),
    .din5(12'd4072),
    .din6(12'd1303),
    .din7(12'd3913),
    .din8(12'd272),
    .din9(12'd349),
    .din10(12'd4080),
    .din11(12'd250),
    .din12(12'd1506),
    .din13(12'd3693),
    .din14(12'd339),
    .din15(12'd4078),
    .din16(12'd58),
    .din17(12'd4013),
    .din18(12'd101),
    .din19(12'd3555),
    .din20(12'd28),
    .din21(12'd1527),
    .din22(12'd80),
    .din23(12'd3697),
    .din24(12'd774),
    .din25(12'd3575),
    .din26(12'd225),
    .def(tmp_fu_1115_p55),
    .sel(tmp_fu_1115_p56),
    .dout(tmp_fu_1115_p57)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_2040_reg_1406 <= and_ln102_2040_fu_542_p2;
        and_ln102_2040_reg_1406_pp0_iter2_reg <= and_ln102_2040_reg_1406;
        and_ln102_2041_reg_1493 <= and_ln102_2041_fu_729_p2;
        and_ln102_2043_reg_1413 <= and_ln102_2043_fu_563_p2;
        and_ln102_2045_reg_1449 <= and_ln102_2045_fu_625_p2;
        and_ln102_2046_reg_1505 <= and_ln102_2046_fu_753_p2;
        and_ln102_2048_reg_1426 <= and_ln102_2048_fu_579_p2;
        and_ln102_2048_reg_1426_pp0_iter2_reg <= and_ln102_2048_reg_1426;
        and_ln102_2048_reg_1426_pp0_iter3_reg <= and_ln102_2048_reg_1426_pp0_iter2_reg;
        and_ln102_2048_reg_1426_pp0_iter4_reg <= and_ln102_2048_reg_1426_pp0_iter3_reg;
        and_ln102_reg_1395 <= and_ln102_fu_524_p2;
        and_ln104_344_reg_1444 <= and_ln104_344_fu_616_p2;
        and_ln104_345_reg_1499 <= and_ln104_345_fu_738_p2;
        and_ln104_345_reg_1499_pp0_iter4_reg <= and_ln104_345_reg_1499;
        and_ln104_347_reg_1419 <= and_ln104_347_fu_573_p2;
        and_ln104_347_reg_1419_pp0_iter2_reg <= and_ln104_347_reg_1419;
        and_ln104_347_reg_1419_pp0_iter3_reg <= and_ln104_347_reg_1419_pp0_iter2_reg;
        and_ln104_347_reg_1419_pp0_iter4_reg <= and_ln104_347_reg_1419_pp0_iter3_reg;
        and_ln104_347_reg_1419_pp0_iter5_reg <= and_ln104_347_reg_1419_pp0_iter4_reg;
        and_ln104_347_reg_1419_pp0_iter6_reg <= and_ln104_347_reg_1419_pp0_iter5_reg;
        and_ln104_347_reg_1419_pp0_iter7_reg <= and_ln104_347_reg_1419_pp0_iter6_reg;
        and_ln104_349_reg_1455 <= and_ln104_349_fu_639_p2;
        and_ln104_349_reg_1455_pp0_iter3_reg <= and_ln104_349_reg_1455;
        and_ln104_349_reg_1455_pp0_iter4_reg <= and_ln104_349_reg_1455_pp0_iter3_reg;
        and_ln104_reg_1438 <= and_ln104_fu_606_p2;
        icmp_ln86_1815_reg_1250 <= icmp_ln86_1815_fu_368_p2;
        icmp_ln86_1815_reg_1250_pp0_iter1_reg <= icmp_ln86_1815_reg_1250;
        icmp_ln86_1816_reg_1256 <= icmp_ln86_1816_fu_374_p2;
        icmp_ln86_1817_reg_1262 <= icmp_ln86_1817_fu_380_p2;
        icmp_ln86_1817_reg_1262_pp0_iter1_reg <= icmp_ln86_1817_reg_1262;
        icmp_ln86_1818_reg_1268 <= icmp_ln86_1818_fu_386_p2;
        icmp_ln86_1818_reg_1268_pp0_iter1_reg <= icmp_ln86_1818_reg_1268;
        icmp_ln86_1818_reg_1268_pp0_iter2_reg <= icmp_ln86_1818_reg_1268_pp0_iter1_reg;
        icmp_ln86_1819_reg_1274 <= icmp_ln86_1819_fu_392_p2;
        icmp_ln86_1819_reg_1274_pp0_iter1_reg <= icmp_ln86_1819_reg_1274;
        icmp_ln86_1820_reg_1281 <= icmp_ln86_1820_fu_398_p2;
        icmp_ln86_1821_reg_1287 <= icmp_ln86_1821_fu_404_p2;
        icmp_ln86_1821_reg_1287_pp0_iter1_reg <= icmp_ln86_1821_reg_1287;
        icmp_ln86_1821_reg_1287_pp0_iter2_reg <= icmp_ln86_1821_reg_1287_pp0_iter1_reg;
        icmp_ln86_1822_reg_1293 <= icmp_ln86_1822_fu_410_p2;
        icmp_ln86_1822_reg_1293_pp0_iter1_reg <= icmp_ln86_1822_reg_1293;
        icmp_ln86_1822_reg_1293_pp0_iter2_reg <= icmp_ln86_1822_reg_1293_pp0_iter1_reg;
        icmp_ln86_1823_reg_1299 <= icmp_ln86_1823_fu_416_p2;
        icmp_ln86_1823_reg_1299_pp0_iter1_reg <= icmp_ln86_1823_reg_1299;
        icmp_ln86_1823_reg_1299_pp0_iter2_reg <= icmp_ln86_1823_reg_1299_pp0_iter1_reg;
        icmp_ln86_1823_reg_1299_pp0_iter3_reg <= icmp_ln86_1823_reg_1299_pp0_iter2_reg;
        icmp_ln86_1824_reg_1305 <= icmp_ln86_1824_fu_422_p2;
        icmp_ln86_1824_reg_1305_pp0_iter1_reg <= icmp_ln86_1824_reg_1305;
        icmp_ln86_1824_reg_1305_pp0_iter2_reg <= icmp_ln86_1824_reg_1305_pp0_iter1_reg;
        icmp_ln86_1824_reg_1305_pp0_iter3_reg <= icmp_ln86_1824_reg_1305_pp0_iter2_reg;
        icmp_ln86_1824_reg_1305_pp0_iter4_reg <= icmp_ln86_1824_reg_1305_pp0_iter3_reg;
        icmp_ln86_1825_reg_1311 <= icmp_ln86_1825_fu_428_p2;
        icmp_ln86_1826_reg_1317 <= icmp_ln86_1826_fu_434_p2;
        icmp_ln86_1826_reg_1317_pp0_iter1_reg <= icmp_ln86_1826_reg_1317;
        icmp_ln86_1827_reg_1323 <= icmp_ln86_1827_fu_440_p2;
        icmp_ln86_1827_reg_1323_pp0_iter1_reg <= icmp_ln86_1827_reg_1323;
        icmp_ln86_1827_reg_1323_pp0_iter2_reg <= icmp_ln86_1827_reg_1323_pp0_iter1_reg;
        icmp_ln86_1827_reg_1323_pp0_iter3_reg <= icmp_ln86_1827_reg_1323_pp0_iter2_reg;
        icmp_ln86_1827_reg_1323_pp0_iter4_reg <= icmp_ln86_1827_reg_1323_pp0_iter3_reg;
        icmp_ln86_1827_reg_1323_pp0_iter5_reg <= icmp_ln86_1827_reg_1323_pp0_iter4_reg;
        icmp_ln86_1827_reg_1323_pp0_iter6_reg <= icmp_ln86_1827_reg_1323_pp0_iter5_reg;
        icmp_ln86_1828_reg_1329 <= icmp_ln86_1828_fu_446_p2;
        icmp_ln86_1828_reg_1329_pp0_iter1_reg <= icmp_ln86_1828_reg_1329;
        icmp_ln86_1829_reg_1334 <= icmp_ln86_1829_fu_452_p2;
        icmp_ln86_1829_reg_1334_pp0_iter1_reg <= icmp_ln86_1829_reg_1334;
        icmp_ln86_1829_reg_1334_pp0_iter2_reg <= icmp_ln86_1829_reg_1334_pp0_iter1_reg;
        icmp_ln86_1830_reg_1339 <= icmp_ln86_1830_fu_458_p2;
        icmp_ln86_1830_reg_1339_pp0_iter1_reg <= icmp_ln86_1830_reg_1339;
        icmp_ln86_1830_reg_1339_pp0_iter2_reg <= icmp_ln86_1830_reg_1339_pp0_iter1_reg;
        icmp_ln86_1831_reg_1344 <= icmp_ln86_1831_fu_464_p2;
        icmp_ln86_1831_reg_1344_pp0_iter1_reg <= icmp_ln86_1831_reg_1344;
        icmp_ln86_1831_reg_1344_pp0_iter2_reg <= icmp_ln86_1831_reg_1344_pp0_iter1_reg;
        icmp_ln86_1832_reg_1349 <= icmp_ln86_1832_fu_470_p2;
        icmp_ln86_1832_reg_1349_pp0_iter1_reg <= icmp_ln86_1832_reg_1349;
        icmp_ln86_1832_reg_1349_pp0_iter2_reg <= icmp_ln86_1832_reg_1349_pp0_iter1_reg;
        icmp_ln86_1832_reg_1349_pp0_iter3_reg <= icmp_ln86_1832_reg_1349_pp0_iter2_reg;
        icmp_ln86_1833_reg_1354 <= icmp_ln86_1833_fu_476_p2;
        icmp_ln86_1833_reg_1354_pp0_iter1_reg <= icmp_ln86_1833_reg_1354;
        icmp_ln86_1833_reg_1354_pp0_iter2_reg <= icmp_ln86_1833_reg_1354_pp0_iter1_reg;
        icmp_ln86_1833_reg_1354_pp0_iter3_reg <= icmp_ln86_1833_reg_1354_pp0_iter2_reg;
        icmp_ln86_1834_reg_1359 <= icmp_ln86_1834_fu_482_p2;
        icmp_ln86_1834_reg_1359_pp0_iter1_reg <= icmp_ln86_1834_reg_1359;
        icmp_ln86_1834_reg_1359_pp0_iter2_reg <= icmp_ln86_1834_reg_1359_pp0_iter1_reg;
        icmp_ln86_1834_reg_1359_pp0_iter3_reg <= icmp_ln86_1834_reg_1359_pp0_iter2_reg;
        icmp_ln86_1835_reg_1364 <= icmp_ln86_1835_fu_488_p2;
        icmp_ln86_1835_reg_1364_pp0_iter1_reg <= icmp_ln86_1835_reg_1364;
        icmp_ln86_1835_reg_1364_pp0_iter2_reg <= icmp_ln86_1835_reg_1364_pp0_iter1_reg;
        icmp_ln86_1835_reg_1364_pp0_iter3_reg <= icmp_ln86_1835_reg_1364_pp0_iter2_reg;
        icmp_ln86_1835_reg_1364_pp0_iter4_reg <= icmp_ln86_1835_reg_1364_pp0_iter3_reg;
        icmp_ln86_1836_reg_1369 <= icmp_ln86_1836_fu_494_p2;
        icmp_ln86_1836_reg_1369_pp0_iter1_reg <= icmp_ln86_1836_reg_1369;
        icmp_ln86_1836_reg_1369_pp0_iter2_reg <= icmp_ln86_1836_reg_1369_pp0_iter1_reg;
        icmp_ln86_1836_reg_1369_pp0_iter3_reg <= icmp_ln86_1836_reg_1369_pp0_iter2_reg;
        icmp_ln86_1836_reg_1369_pp0_iter4_reg <= icmp_ln86_1836_reg_1369_pp0_iter3_reg;
        icmp_ln86_1837_reg_1374 <= icmp_ln86_1837_fu_500_p2;
        icmp_ln86_1837_reg_1374_pp0_iter1_reg <= icmp_ln86_1837_reg_1374;
        icmp_ln86_1837_reg_1374_pp0_iter2_reg <= icmp_ln86_1837_reg_1374_pp0_iter1_reg;
        icmp_ln86_1837_reg_1374_pp0_iter3_reg <= icmp_ln86_1837_reg_1374_pp0_iter2_reg;
        icmp_ln86_1837_reg_1374_pp0_iter4_reg <= icmp_ln86_1837_reg_1374_pp0_iter3_reg;
        icmp_ln86_1838_reg_1379 <= icmp_ln86_1838_fu_506_p2;
        icmp_ln86_1838_reg_1379_pp0_iter1_reg <= icmp_ln86_1838_reg_1379;
        icmp_ln86_1838_reg_1379_pp0_iter2_reg <= icmp_ln86_1838_reg_1379_pp0_iter1_reg;
        icmp_ln86_1838_reg_1379_pp0_iter3_reg <= icmp_ln86_1838_reg_1379_pp0_iter2_reg;
        icmp_ln86_1838_reg_1379_pp0_iter4_reg <= icmp_ln86_1838_reg_1379_pp0_iter3_reg;
        icmp_ln86_1838_reg_1379_pp0_iter5_reg <= icmp_ln86_1838_reg_1379_pp0_iter4_reg;
        icmp_ln86_1839_reg_1384 <= icmp_ln86_1839_fu_512_p2;
        icmp_ln86_1839_reg_1384_pp0_iter1_reg <= icmp_ln86_1839_reg_1384;
        icmp_ln86_1839_reg_1384_pp0_iter2_reg <= icmp_ln86_1839_reg_1384_pp0_iter1_reg;
        icmp_ln86_1839_reg_1384_pp0_iter3_reg <= icmp_ln86_1839_reg_1384_pp0_iter2_reg;
        icmp_ln86_1839_reg_1384_pp0_iter4_reg <= icmp_ln86_1839_reg_1384_pp0_iter3_reg;
        icmp_ln86_1839_reg_1384_pp0_iter5_reg <= icmp_ln86_1839_reg_1384_pp0_iter4_reg;
        icmp_ln86_1839_reg_1384_pp0_iter6_reg <= icmp_ln86_1839_reg_1384_pp0_iter5_reg;
        icmp_ln86_reg_1242 <= icmp_ln86_fu_362_p2;
        icmp_ln86_reg_1242_pp0_iter1_reg <= icmp_ln86_reg_1242;
        or_ln117_1654_reg_1461 <= or_ln117_1654_fu_692_p2;
        or_ln117_1656_reg_1471 <= or_ln117_1656_fu_714_p2;
        or_ln117_1660_reg_1478 <= or_ln117_1660_fu_719_p2;
        or_ln117_1660_reg_1478_pp0_iter3_reg <= or_ln117_1660_reg_1478;
        or_ln117_1662_reg_1515 <= or_ln117_1662_fu_851_p2;
        or_ln117_1666_reg_1521 <= or_ln117_1666_fu_938_p2;
        or_ln117_1668_reg_1486 <= or_ln117_1668_fu_724_p2;
        or_ln117_1668_reg_1486_pp0_iter3_reg <= or_ln117_1668_reg_1486;
        or_ln117_1668_reg_1486_pp0_iter4_reg <= or_ln117_1668_reg_1486_pp0_iter3_reg;
        or_ln117_1672_reg_1531 <= or_ln117_1672_fu_1033_p2;
        or_ln117_1672_reg_1531_pp0_iter6_reg <= or_ln117_1672_reg_1531;
        or_ln117_1672_reg_1531_pp0_iter7_reg <= or_ln117_1672_reg_1531_pp0_iter6_reg;
        or_ln117_1674_reg_1543 <= or_ln117_1674_fu_1068_p2;
        or_ln117_reg_1432 <= or_ln117_fu_595_p2;
        select_ln117_1766_reg_1466 <= select_ln117_1766_fu_706_p3;
        select_ln117_1772_reg_1510 <= select_ln117_1772_fu_844_p3;
        select_ln117_1778_reg_1526 <= select_ln117_1778_fu_952_p3;
        select_ln117_1784_reg_1538 <= select_ln117_1784_fu_1046_p3;
        select_ln117_1786_reg_1548 <= select_ln117_1786_fu_1080_p3;
        tmp_reg_1553 <= tmp_fu_1115_p57;
        xor_ln104_869_reg_1401 <= xor_ln104_869_fu_532_p2;
        xor_ln104_reg_1389 <= xor_ln104_fu_518_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_2039_fu_528_p2 = (xor_ln104_reg_1389 & icmp_ln86_1816_reg_1256);

assign and_ln102_2040_fu_542_p2 = (icmp_ln86_1817_reg_1262 & and_ln102_fu_524_p2);

assign and_ln102_2041_fu_729_p2 = (icmp_ln86_1818_reg_1268_pp0_iter2_reg & and_ln104_reg_1438);

assign and_ln102_2042_fu_547_p2 = (icmp_ln86_1819_reg_1274 & and_ln102_2039_fu_528_p2);

assign and_ln102_2043_fu_563_p2 = (icmp_ln86_1820_reg_1281 & and_ln104_343_fu_537_p2);

assign and_ln102_2044_fu_621_p2 = (icmp_ln86_1821_reg_1287_pp0_iter1_reg & and_ln102_2040_reg_1406);

assign and_ln102_2045_fu_625_p2 = (icmp_ln86_1822_reg_1293_pp0_iter1_reg & and_ln104_344_fu_616_p2);

assign and_ln102_2046_fu_753_p2 = (icmp_ln86_1823_reg_1299_pp0_iter2_reg & and_ln102_2041_fu_729_p2);

assign and_ln102_2047_fu_861_p2 = (icmp_ln86_1824_reg_1305_pp0_iter3_reg & and_ln104_345_reg_1499);

assign and_ln102_2048_fu_579_p2 = (icmp_ln86_1825_reg_1311 & and_ln102_2042_fu_547_p2);

assign and_ln102_2049_fu_630_p2 = (icmp_ln86_1826_reg_1317_pp0_iter1_reg & and_ln102_2043_reg_1413);

assign and_ln102_2050_fu_1054_p2 = (icmp_ln86_1827_reg_1323_pp0_iter5_reg & and_ln104_347_reg_1419_pp0_iter5_reg);

assign and_ln102_2051_fu_644_p2 = (icmp_ln86_1828_reg_1329_pp0_iter1_reg & and_ln102_2044_fu_621_p2);

assign and_ln102_2052_fu_758_p2 = (xor_ln104_874_fu_743_p2 & icmp_ln86_1829_reg_1334_pp0_iter2_reg);

assign and_ln102_2053_fu_763_p2 = (and_ln102_2052_fu_758_p2 & and_ln102_2040_reg_1406_pp0_iter2_reg);

assign and_ln102_2054_fu_768_p2 = (icmp_ln86_1830_reg_1339_pp0_iter2_reg & and_ln102_2045_reg_1449);

assign and_ln102_2055_fu_772_p2 = (xor_ln104_875_fu_748_p2 & icmp_ln86_1831_reg_1344_pp0_iter2_reg);

assign and_ln102_2056_fu_777_p2 = (and_ln104_344_reg_1444 & and_ln102_2055_fu_772_p2);

assign and_ln102_2057_fu_865_p2 = (icmp_ln86_1832_reg_1349_pp0_iter3_reg & and_ln102_2046_reg_1505);

assign and_ln102_2058_fu_869_p2 = (xor_ln104_876_fu_856_p2 & icmp_ln86_1833_reg_1354_pp0_iter3_reg);

assign and_ln102_2059_fu_874_p2 = (and_ln102_2058_fu_869_p2 & and_ln102_2041_reg_1493);

assign and_ln102_2060_fu_879_p2 = (icmp_ln86_1834_reg_1359_pp0_iter3_reg & and_ln102_2047_fu_861_p2);

assign and_ln102_2061_fu_965_p2 = (xor_ln104_877_fu_960_p2 & icmp_ln86_1835_reg_1364_pp0_iter4_reg);

assign and_ln102_2062_fu_970_p2 = (and_ln104_345_reg_1499_pp0_iter4_reg & and_ln102_2061_fu_965_p2);

assign and_ln102_2063_fu_975_p2 = (icmp_ln86_1836_reg_1369_pp0_iter4_reg & and_ln102_2048_reg_1426_pp0_iter4_reg);

assign and_ln102_2064_fu_979_p2 = (icmp_ln86_1837_reg_1374_pp0_iter4_reg & and_ln104_349_reg_1455_pp0_iter4_reg);

assign and_ln102_2065_fu_1058_p2 = (icmp_ln86_1838_reg_1379_pp0_iter5_reg & and_ln102_2050_fu_1054_p2);

assign and_ln102_2066_fu_1093_p2 = (xor_ln104_880_fu_1088_p2 & icmp_ln86_1839_reg_1384_pp0_iter6_reg);

assign and_ln102_2067_fu_1098_p2 = (and_ln104_347_reg_1419_pp0_iter6_reg & and_ln102_2066_fu_1093_p2);

assign and_ln102_fu_524_p2 = (icmp_ln86_reg_1242 & icmp_ln86_1815_reg_1250);

assign and_ln104_343_fu_537_p2 = (xor_ln104_reg_1389 & xor_ln104_869_fu_532_p2);

assign and_ln104_344_fu_616_p2 = (xor_ln104_870_fu_611_p2 & and_ln102_reg_1395);

assign and_ln104_345_fu_738_p2 = (xor_ln104_871_fu_733_p2 & and_ln104_reg_1438);

assign and_ln104_346_fu_557_p2 = (xor_ln104_872_fu_552_p2 & and_ln102_2039_fu_528_p2);

assign and_ln104_347_fu_573_p2 = (xor_ln104_873_fu_568_p2 & and_ln104_343_fu_537_p2);

assign and_ln104_348_fu_589_p2 = (xor_ln104_878_fu_584_p2 & and_ln102_2042_fu_547_p2);

assign and_ln104_349_fu_639_p2 = (xor_ln104_879_fu_634_p2 & and_ln102_2043_reg_1413);

assign and_ln104_fu_606_p2 = (xor_ln104_868_fu_601_p2 & icmp_ln86_reg_1242_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_1676_fu_1231_p2[0:0] == 1'b1) ? tmp_reg_1553 : 12'd0);

assign icmp_ln86_1815_fu_368_p2 = (($signed(p_read12_int_reg) < $signed(18'd786)) ? 1'b1 : 1'b0);

assign icmp_ln86_1816_fu_374_p2 = (($signed(p_read19_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1817_fu_380_p2 = (($signed(p_read5_int_reg) < $signed(18'd342)) ? 1'b1 : 1'b0);

assign icmp_ln86_1818_fu_386_p2 = (($signed(p_read12_int_reg) < $signed(18'd787)) ? 1'b1 : 1'b0);

assign icmp_ln86_1819_fu_392_p2 = (($signed(p_read16_int_reg) < $signed(18'd157)) ? 1'b1 : 1'b0);

assign icmp_ln86_1820_fu_398_p2 = (($signed(p_read14_int_reg) < $signed(18'd342)) ? 1'b1 : 1'b0);

assign icmp_ln86_1821_fu_404_p2 = (($signed(p_read20_int_reg) < $signed(18'd43521)) ? 1'b1 : 1'b0);

assign icmp_ln86_1822_fu_410_p2 = (($signed(p_read5_int_reg) < $signed(18'd380)) ? 1'b1 : 1'b0);

assign icmp_ln86_1823_fu_416_p2 = (($signed(p_read1_int_reg) < $signed(18'd18914)) ? 1'b1 : 1'b0);

assign icmp_ln86_1824_fu_422_p2 = (($signed(p_read14_int_reg) < $signed(18'd477)) ? 1'b1 : 1'b0);

assign icmp_ln86_1825_fu_428_p2 = (($signed(p_read5_int_reg) < $signed(18'd2113)) ? 1'b1 : 1'b0);

assign icmp_ln86_1826_fu_434_p2 = (($signed(p_read11_int_reg) < $signed(18'd150)) ? 1'b1 : 1'b0);

assign icmp_ln86_1827_fu_440_p2 = (($signed(p_read13_int_reg) < $signed(18'd409)) ? 1'b1 : 1'b0);

assign icmp_ln86_1828_fu_446_p2 = (($signed(p_read15_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1829_fu_452_p2 = (($signed(p_read9_int_reg) < $signed(18'd29)) ? 1'b1 : 1'b0);

assign icmp_ln86_1830_fu_458_p2 = (($signed(p_read8_int_reg) < $signed(18'd14542)) ? 1'b1 : 1'b0);

assign icmp_ln86_1831_fu_464_p2 = (($signed(p_read3_int_reg) < $signed(18'd28032)) ? 1'b1 : 1'b0);

assign icmp_ln86_1832_fu_470_p2 = (($signed(p_read6_int_reg) < $signed(18'd451)) ? 1'b1 : 1'b0);

assign icmp_ln86_1833_fu_476_p2 = (($signed(p_read18_int_reg) < $signed(18'd90592)) ? 1'b1 : 1'b0);

assign icmp_ln86_1834_fu_482_p2 = (($signed(p_read1_int_reg) < $signed(18'd245469)) ? 1'b1 : 1'b0);

assign icmp_ln86_1835_fu_488_p2 = (($signed(p_read4_int_reg) < $signed(18'd77609)) ? 1'b1 : 1'b0);

assign icmp_ln86_1836_fu_494_p2 = (($signed(p_read7_int_reg) < $signed(18'd112)) ? 1'b1 : 1'b0);

assign icmp_ln86_1837_fu_500_p2 = (($signed(p_read10_int_reg) < $signed(18'd352)) ? 1'b1 : 1'b0);

assign icmp_ln86_1838_fu_506_p2 = (($signed(p_read17_int_reg) < $signed(18'd29307)) ? 1'b1 : 1'b0);

assign icmp_ln86_1839_fu_512_p2 = (($signed(p_read2_int_reg) < $signed(18'd1209)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_362_p2 = (($signed(p_read7_int_reg) < $signed(18'd89)) ? 1'b1 : 1'b0);

assign or_ln117_1650_fu_649_p2 = (xor_ln104_869_reg_1401 | icmp_ln86_reg_1242_pp0_iter1_reg);

assign or_ln117_1651_fu_653_p2 = (or_ln117_1650_fu_649_p2 | icmp_ln86_1819_reg_1274_pp0_iter1_reg);

assign or_ln117_1652_fu_662_p2 = (or_ln117_reg_1432 | and_ln102_2049_fu_630_p2);

assign or_ln117_1653_fu_674_p2 = (or_ln117_1652_fu_662_p2 | and_ln102_2051_fu_644_p2);

assign or_ln117_1654_fu_692_p2 = (or_ln117_1652_fu_662_p2 | and_ln102_2044_fu_621_p2);

assign or_ln117_1655_fu_782_p2 = (or_ln117_1654_reg_1461 | and_ln102_2053_fu_763_p2);

assign or_ln117_1656_fu_714_p2 = (or_ln117_1652_fu_662_p2 | and_ln102_2040_reg_1406);

assign or_ln117_1657_fu_794_p2 = (or_ln117_1656_reg_1471 | and_ln102_2054_fu_768_p2);

assign or_ln117_1658_fu_810_p2 = (or_ln117_1656_reg_1471 | and_ln102_2045_reg_1449);

assign or_ln117_1659_fu_822_p2 = (or_ln117_1658_fu_810_p2 | and_ln102_2056_fu_777_p2);

assign or_ln117_1660_fu_719_p2 = (or_ln117_1652_fu_662_p2 | and_ln102_reg_1395);

assign or_ln117_1661_fu_884_p2 = (or_ln117_1660_reg_1478_pp0_iter3_reg | and_ln102_2057_fu_865_p2);

assign or_ln117_1662_fu_851_p2 = (or_ln117_1660_reg_1478 | and_ln102_2046_fu_753_p2);

assign or_ln117_1663_fu_896_p2 = (or_ln117_1662_reg_1515 | and_ln102_2059_fu_874_p2);

assign or_ln117_1664_fu_908_p2 = (or_ln117_1660_reg_1478_pp0_iter3_reg | and_ln102_2041_reg_1493);

assign or_ln117_1665_fu_920_p2 = (or_ln117_1664_fu_908_p2 | and_ln102_2060_fu_879_p2);

assign or_ln117_1666_fu_938_p2 = (or_ln117_1664_fu_908_p2 | and_ln102_2047_fu_861_p2);

assign or_ln117_1667_fu_983_p2 = (or_ln117_1666_reg_1521 | and_ln102_2062_fu_970_p2);

assign or_ln117_1668_fu_724_p2 = (or_ln117_1652_fu_662_p2 | icmp_ln86_reg_1242_pp0_iter1_reg);

assign or_ln117_1669_fu_995_p2 = (or_ln117_1668_reg_1486_pp0_iter4_reg | and_ln102_2063_fu_975_p2);

assign or_ln117_1670_fu_1007_p2 = (or_ln117_1668_reg_1486_pp0_iter4_reg | and_ln102_2048_reg_1426_pp0_iter4_reg);

assign or_ln117_1671_fu_1019_p2 = (or_ln117_1670_fu_1007_p2 | and_ln102_2064_fu_979_p2);

assign or_ln117_1672_fu_1033_p2 = (or_ln117_1670_fu_1007_p2 | and_ln104_349_reg_1455_pp0_iter4_reg);

assign or_ln117_1673_fu_1063_p2 = (or_ln117_1672_reg_1531 | and_ln102_2065_fu_1058_p2);

assign or_ln117_1674_fu_1068_p2 = (or_ln117_1672_reg_1531 | and_ln102_2050_fu_1054_p2);

assign or_ln117_1675_fu_1103_p2 = (or_ln117_1674_reg_1543 | and_ln102_2067_fu_1098_p2);

assign or_ln117_1676_fu_1231_p2 = (or_ln117_1672_reg_1531_pp0_iter7_reg | and_ln104_347_reg_1419_pp0_iter7_reg);

assign or_ln117_fu_595_p2 = (and_ln104_348_fu_589_p2 | and_ln104_346_fu_557_p2);

assign select_ln117_1764_fu_680_p3 = ((or_ln117_1652_fu_662_p2[0:0] == 1'b1) ? select_ln117_fu_667_p3 : 2'd3);

assign select_ln117_1765_fu_698_p3 = ((or_ln117_1653_fu_674_p2[0:0] == 1'b1) ? zext_ln117_198_fu_688_p1 : 3'd4);

assign select_ln117_1766_fu_706_p3 = ((or_ln117_1654_fu_692_p2[0:0] == 1'b1) ? select_ln117_1765_fu_698_p3 : 3'd5);

assign select_ln117_1767_fu_787_p3 = ((or_ln117_1655_fu_782_p2[0:0] == 1'b1) ? select_ln117_1766_reg_1466 : 3'd6);

assign select_ln117_1768_fu_799_p3 = ((or_ln117_1656_reg_1471[0:0] == 1'b1) ? select_ln117_1767_fu_787_p3 : 3'd7);

assign select_ln117_1769_fu_814_p3 = ((or_ln117_1657_fu_794_p2[0:0] == 1'b1) ? zext_ln117_199_fu_806_p1 : 4'd8);

assign select_ln117_1770_fu_828_p3 = ((or_ln117_1658_fu_810_p2[0:0] == 1'b1) ? select_ln117_1769_fu_814_p3 : 4'd9);

assign select_ln117_1771_fu_836_p3 = ((or_ln117_1659_fu_822_p2[0:0] == 1'b1) ? select_ln117_1770_fu_828_p3 : 4'd10);

assign select_ln117_1772_fu_844_p3 = ((or_ln117_1660_reg_1478[0:0] == 1'b1) ? select_ln117_1771_fu_836_p3 : 4'd11);

assign select_ln117_1773_fu_889_p3 = ((or_ln117_1661_fu_884_p2[0:0] == 1'b1) ? select_ln117_1772_reg_1510 : 4'd12);

assign select_ln117_1774_fu_901_p3 = ((or_ln117_1662_reg_1515[0:0] == 1'b1) ? select_ln117_1773_fu_889_p3 : 4'd13);

assign select_ln117_1775_fu_912_p3 = ((or_ln117_1663_fu_896_p2[0:0] == 1'b1) ? select_ln117_1774_fu_901_p3 : 4'd14);

assign select_ln117_1776_fu_926_p3 = ((or_ln117_1664_fu_908_p2[0:0] == 1'b1) ? select_ln117_1775_fu_912_p3 : 4'd15);

assign select_ln117_1777_fu_944_p3 = ((or_ln117_1665_fu_920_p2[0:0] == 1'b1) ? zext_ln117_200_fu_934_p1 : 5'd16);

assign select_ln117_1778_fu_952_p3 = ((or_ln117_1666_fu_938_p2[0:0] == 1'b1) ? select_ln117_1777_fu_944_p3 : 5'd17);

assign select_ln117_1779_fu_988_p3 = ((or_ln117_1667_fu_983_p2[0:0] == 1'b1) ? select_ln117_1778_reg_1526 : 5'd18);

assign select_ln117_1780_fu_1000_p3 = ((or_ln117_1668_reg_1486_pp0_iter4_reg[0:0] == 1'b1) ? select_ln117_1779_fu_988_p3 : 5'd19);

assign select_ln117_1781_fu_1011_p3 = ((or_ln117_1669_fu_995_p2[0:0] == 1'b1) ? select_ln117_1780_fu_1000_p3 : 5'd20);

assign select_ln117_1782_fu_1025_p3 = ((or_ln117_1670_fu_1007_p2[0:0] == 1'b1) ? select_ln117_1781_fu_1011_p3 : 5'd21);

assign select_ln117_1783_fu_1038_p3 = ((or_ln117_1671_fu_1019_p2[0:0] == 1'b1) ? select_ln117_1782_fu_1025_p3 : 5'd22);

assign select_ln117_1784_fu_1046_p3 = ((or_ln117_1672_fu_1033_p2[0:0] == 1'b1) ? select_ln117_1783_fu_1038_p3 : 5'd23);

assign select_ln117_1785_fu_1073_p3 = ((or_ln117_1673_fu_1063_p2[0:0] == 1'b1) ? select_ln117_1784_reg_1538 : 5'd24);

assign select_ln117_1786_fu_1080_p3 = ((or_ln117_1674_fu_1068_p2[0:0] == 1'b1) ? select_ln117_1785_fu_1073_p3 : 5'd25);

assign select_ln117_fu_667_p3 = ((or_ln117_reg_1432[0:0] == 1'b1) ? zext_ln117_fu_658_p1 : 2'd2);

assign tmp_fu_1115_p55 = 'bx;

assign tmp_fu_1115_p56 = ((or_ln117_1675_fu_1103_p2[0:0] == 1'b1) ? select_ln117_1786_reg_1548 : 5'd26);

assign xor_ln104_868_fu_601_p2 = (icmp_ln86_1815_reg_1250_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_869_fu_532_p2 = (icmp_ln86_1816_reg_1256 ^ 1'd1);

assign xor_ln104_870_fu_611_p2 = (icmp_ln86_1817_reg_1262_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_871_fu_733_p2 = (icmp_ln86_1818_reg_1268_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_872_fu_552_p2 = (icmp_ln86_1819_reg_1274 ^ 1'd1);

assign xor_ln104_873_fu_568_p2 = (icmp_ln86_1820_reg_1281 ^ 1'd1);

assign xor_ln104_874_fu_743_p2 = (icmp_ln86_1821_reg_1287_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_875_fu_748_p2 = (icmp_ln86_1822_reg_1293_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_876_fu_856_p2 = (icmp_ln86_1823_reg_1299_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_877_fu_960_p2 = (icmp_ln86_1824_reg_1305_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_878_fu_584_p2 = (icmp_ln86_1825_reg_1311 ^ 1'd1);

assign xor_ln104_879_fu_634_p2 = (icmp_ln86_1826_reg_1317_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_880_fu_1088_p2 = (icmp_ln86_1827_reg_1323_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_518_p2 = (icmp_ln86_fu_362_p2 ^ 1'd1);

assign zext_ln117_198_fu_688_p1 = select_ln117_1764_fu_680_p3;

assign zext_ln117_199_fu_806_p1 = select_ln117_1768_fu_799_p3;

assign zext_ln117_200_fu_934_p1 = select_ln117_1776_fu_926_p3;

assign zext_ln117_fu_658_p1 = or_ln117_1651_fu_653_p2;

endmodule //conifer_jettag_accelerator_decision_function_107
