|top_level_design
clock => data_memory:data_memory_1.clock
clock => instruction_memory:instruction_memory_1.clock
clock => program_counter:program_counter_1.clk
clock => reg_file:reg_file_1.clock
reset => mux_2to1_32bit:mux_2to1_32bit_4.S
ALU_result_out[0] << ALU:ALU_1.RESULT[0]
ALU_result_out[1] << ALU:ALU_1.RESULT[1]
ALU_result_out[2] << ALU:ALU_1.RESULT[2]
ALU_result_out[3] << ALU:ALU_1.RESULT[3]
ALU_result_out[4] << ALU:ALU_1.RESULT[4]
ALU_result_out[5] << ALU:ALU_1.RESULT[5]
ALU_result_out[6] << ALU:ALU_1.RESULT[6]
ALU_result_out[7] << ALU:ALU_1.RESULT[7]
ALU_result_out[8] << ALU:ALU_1.RESULT[8]
ALU_result_out[9] << ALU:ALU_1.RESULT[9]
ALU_result_out[10] << ALU:ALU_1.RESULT[10]
ALU_result_out[11] << ALU:ALU_1.RESULT[11]
ALU_result_out[12] << ALU:ALU_1.RESULT[12]
ALU_result_out[13] << ALU:ALU_1.RESULT[13]
ALU_result_out[14] << ALU:ALU_1.RESULT[14]
ALU_result_out[15] << ALU:ALU_1.RESULT[15]
ALU_result_out[16] << ALU:ALU_1.RESULT[16]
ALU_result_out[17] << ALU:ALU_1.RESULT[17]
ALU_result_out[18] << ALU:ALU_1.RESULT[18]
ALU_result_out[19] << ALU:ALU_1.RESULT[19]
ALU_result_out[20] << ALU:ALU_1.RESULT[20]
ALU_result_out[21] << ALU:ALU_1.RESULT[21]
ALU_result_out[22] << ALU:ALU_1.RESULT[22]
ALU_result_out[23] << ALU:ALU_1.RESULT[23]
ALU_result_out[24] << ALU:ALU_1.RESULT[24]
ALU_result_out[25] << ALU:ALU_1.RESULT[25]
ALU_result_out[26] << ALU:ALU_1.RESULT[26]
ALU_result_out[27] << ALU:ALU_1.RESULT[27]
ALU_result_out[28] << ALU:ALU_1.RESULT[28]
ALU_result_out[29] << ALU:ALU_1.RESULT[29]
ALU_result_out[30] << ALU:ALU_1.RESULT[30]
ALU_result_out[31] << ALU:ALU_1.RESULT[31]
PCin_out[0] << mux_2to1_32bit:mux_2to1_32bit_4.Y[0]
PCin_out[1] << mux_2to1_32bit:mux_2to1_32bit_4.Y[1]
PCin_out[2] << mux_2to1_32bit:mux_2to1_32bit_4.Y[2]
PCin_out[3] << mux_2to1_32bit:mux_2to1_32bit_4.Y[3]
PCin_out[4] << mux_2to1_32bit:mux_2to1_32bit_4.Y[4]
PCin_out[5] << mux_2to1_32bit:mux_2to1_32bit_4.Y[5]
PCin_out[6] << mux_2to1_32bit:mux_2to1_32bit_4.Y[6]
PCin_out[7] << mux_2to1_32bit:mux_2to1_32bit_4.Y[7]
PCin_out[8] << mux_2to1_32bit:mux_2to1_32bit_4.Y[8]
PCin_out[9] << mux_2to1_32bit:mux_2to1_32bit_4.Y[9]
PCin_out[10] << mux_2to1_32bit:mux_2to1_32bit_4.Y[10]
PCin_out[11] << mux_2to1_32bit:mux_2to1_32bit_4.Y[11]
PCin_out[12] << mux_2to1_32bit:mux_2to1_32bit_4.Y[12]
PCin_out[13] << mux_2to1_32bit:mux_2to1_32bit_4.Y[13]
PCin_out[14] << mux_2to1_32bit:mux_2to1_32bit_4.Y[14]
PCin_out[15] << mux_2to1_32bit:mux_2to1_32bit_4.Y[15]
PCin_out[16] << mux_2to1_32bit:mux_2to1_32bit_4.Y[16]
PCin_out[17] << mux_2to1_32bit:mux_2to1_32bit_4.Y[17]
PCin_out[18] << mux_2to1_32bit:mux_2to1_32bit_4.Y[18]
PCin_out[19] << mux_2to1_32bit:mux_2to1_32bit_4.Y[19]
PCin_out[20] << mux_2to1_32bit:mux_2to1_32bit_4.Y[20]
PCin_out[21] << mux_2to1_32bit:mux_2to1_32bit_4.Y[21]
PCin_out[22] << mux_2to1_32bit:mux_2to1_32bit_4.Y[22]
PCin_out[23] << mux_2to1_32bit:mux_2to1_32bit_4.Y[23]
PCin_out[24] << mux_2to1_32bit:mux_2to1_32bit_4.Y[24]
PCin_out[25] << mux_2to1_32bit:mux_2to1_32bit_4.Y[25]
PCin_out[26] << mux_2to1_32bit:mux_2to1_32bit_4.Y[26]
PCin_out[27] << mux_2to1_32bit:mux_2to1_32bit_4.Y[27]
PCin_out[28] << mux_2to1_32bit:mux_2to1_32bit_4.Y[28]
PCin_out[29] << mux_2to1_32bit:mux_2to1_32bit_4.Y[29]
PCin_out[30] << mux_2to1_32bit:mux_2to1_32bit_4.Y[30]
PCin_out[31] << mux_2to1_32bit:mux_2to1_32bit_4.Y[31]
PCout_out[0] << program_counter:program_counter_1.PC_out[0]
PCout_out[1] << program_counter:program_counter_1.PC_out[1]
PCout_out[2] << program_counter:program_counter_1.PC_out[2]
PCout_out[3] << program_counter:program_counter_1.PC_out[3]
PCout_out[4] << program_counter:program_counter_1.PC_out[4]
PCout_out[5] << program_counter:program_counter_1.PC_out[5]
PCout_out[6] << program_counter:program_counter_1.PC_out[6]
PCout_out[7] << program_counter:program_counter_1.PC_out[7]
PCout_out[8] << program_counter:program_counter_1.PC_out[8]
PCout_out[9] << program_counter:program_counter_1.PC_out[9]
PCout_out[10] << program_counter:program_counter_1.PC_out[10]
PCout_out[11] << program_counter:program_counter_1.PC_out[11]
PCout_out[12] << program_counter:program_counter_1.PC_out[12]
PCout_out[13] << program_counter:program_counter_1.PC_out[13]
PCout_out[14] << program_counter:program_counter_1.PC_out[14]
PCout_out[15] << program_counter:program_counter_1.PC_out[15]
PCout_out[16] << program_counter:program_counter_1.PC_out[16]
PCout_out[17] << program_counter:program_counter_1.PC_out[17]
PCout_out[18] << program_counter:program_counter_1.PC_out[18]
PCout_out[19] << program_counter:program_counter_1.PC_out[19]
PCout_out[20] << program_counter:program_counter_1.PC_out[20]
PCout_out[21] << program_counter:program_counter_1.PC_out[21]
PCout_out[22] << program_counter:program_counter_1.PC_out[22]
PCout_out[23] << program_counter:program_counter_1.PC_out[23]
PCout_out[24] << program_counter:program_counter_1.PC_out[24]
PCout_out[25] << program_counter:program_counter_1.PC_out[25]
PCout_out[26] << program_counter:program_counter_1.PC_out[26]
PCout_out[27] << program_counter:program_counter_1.PC_out[27]
PCout_out[28] << program_counter:program_counter_1.PC_out[28]
PCout_out[29] << program_counter:program_counter_1.PC_out[29]
PCout_out[30] << program_counter:program_counter_1.PC_out[30]
PCout_out[31] << program_counter:program_counter_1.PC_out[31]
instr_out[0] << instruction_memory:instruction_memory_1.INSTR[0]
instr_out[1] << instruction_memory:instruction_memory_1.INSTR[1]
instr_out[2] << instruction_memory:instruction_memory_1.INSTR[2]
instr_out[3] << instruction_memory:instruction_memory_1.INSTR[3]
instr_out[4] << instruction_memory:instruction_memory_1.INSTR[4]
instr_out[5] << instruction_memory:instruction_memory_1.INSTR[5]
instr_out[6] << instruction_memory:instruction_memory_1.INSTR[6]
instr_out[7] << instruction_memory:instruction_memory_1.INSTR[7]
instr_out[8] << instruction_memory:instruction_memory_1.INSTR[8]
instr_out[9] << instruction_memory:instruction_memory_1.INSTR[9]
instr_out[10] << instruction_memory:instruction_memory_1.INSTR[10]
instr_out[11] << instruction_memory:instruction_memory_1.INSTR[11]
instr_out[12] << instruction_memory:instruction_memory_1.INSTR[12]
instr_out[13] << instruction_memory:instruction_memory_1.INSTR[13]
instr_out[14] << instruction_memory:instruction_memory_1.INSTR[14]
instr_out[15] << instruction_memory:instruction_memory_1.INSTR[15]
instr_out[16] << instruction_memory:instruction_memory_1.INSTR[16]
instr_out[17] << instruction_memory:instruction_memory_1.INSTR[17]
instr_out[18] << instruction_memory:instruction_memory_1.INSTR[18]
instr_out[19] << instruction_memory:instruction_memory_1.INSTR[19]
instr_out[20] << instruction_memory:instruction_memory_1.INSTR[20]
instr_out[21] << instruction_memory:instruction_memory_1.INSTR[21]
instr_out[22] << instruction_memory:instruction_memory_1.INSTR[22]
instr_out[23] << instruction_memory:instruction_memory_1.INSTR[23]
instr_out[24] << instruction_memory:instruction_memory_1.INSTR[24]
instr_out[25] << instruction_memory:instruction_memory_1.INSTR[25]
instr_out[26] << instruction_memory:instruction_memory_1.INSTR[26]
instr_out[27] << instruction_memory:instruction_memory_1.INSTR[27]
instr_out[28] << instruction_memory:instruction_memory_1.INSTR[28]
instr_out[29] << instruction_memory:instruction_memory_1.INSTR[29]
instr_out[30] << instruction_memory:instruction_memory_1.INSTR[30]
instr_out[31] << instruction_memory:instruction_memory_1.INSTR[31]
pcplus4_out[0] << cla_32:cla_32_1.RESULT[0]
pcplus4_out[1] << cla_32:cla_32_1.RESULT[1]
pcplus4_out[2] << cla_32:cla_32_1.RESULT[2]
pcplus4_out[3] << cla_32:cla_32_1.RESULT[3]
pcplus4_out[4] << cla_32:cla_32_1.RESULT[4]
pcplus4_out[5] << cla_32:cla_32_1.RESULT[5]
pcplus4_out[6] << cla_32:cla_32_1.RESULT[6]
pcplus4_out[7] << cla_32:cla_32_1.RESULT[7]
pcplus4_out[8] << cla_32:cla_32_1.RESULT[8]
pcplus4_out[9] << cla_32:cla_32_1.RESULT[9]
pcplus4_out[10] << cla_32:cla_32_1.RESULT[10]
pcplus4_out[11] << cla_32:cla_32_1.RESULT[11]
pcplus4_out[12] << cla_32:cla_32_1.RESULT[12]
pcplus4_out[13] << cla_32:cla_32_1.RESULT[13]
pcplus4_out[14] << cla_32:cla_32_1.RESULT[14]
pcplus4_out[15] << cla_32:cla_32_1.RESULT[15]
pcplus4_out[16] << cla_32:cla_32_1.RESULT[16]
pcplus4_out[17] << cla_32:cla_32_1.RESULT[17]
pcplus4_out[18] << cla_32:cla_32_1.RESULT[18]
pcplus4_out[19] << cla_32:cla_32_1.RESULT[19]
pcplus4_out[20] << cla_32:cla_32_1.RESULT[20]
pcplus4_out[21] << cla_32:cla_32_1.RESULT[21]
pcplus4_out[22] << cla_32:cla_32_1.RESULT[22]
pcplus4_out[23] << cla_32:cla_32_1.RESULT[23]
pcplus4_out[24] << cla_32:cla_32_1.RESULT[24]
pcplus4_out[25] << cla_32:cla_32_1.RESULT[25]
pcplus4_out[26] << cla_32:cla_32_1.RESULT[26]
pcplus4_out[27] << cla_32:cla_32_1.RESULT[27]
pcplus4_out[28] << cla_32:cla_32_1.RESULT[28]
pcplus4_out[29] << cla_32:cla_32_1.RESULT[29]
pcplus4_out[30] << cla_32:cla_32_1.RESULT[30]
pcplus4_out[31] << cla_32:cla_32_1.RESULT[31]
rd1_out[0] << reg_file:reg_file_1.RD_Data_1[0]
rd1_out[1] << reg_file:reg_file_1.RD_Data_1[1]
rd1_out[2] << reg_file:reg_file_1.RD_Data_1[2]
rd1_out[3] << reg_file:reg_file_1.RD_Data_1[3]
rd1_out[4] << reg_file:reg_file_1.RD_Data_1[4]
rd1_out[5] << reg_file:reg_file_1.RD_Data_1[5]
rd1_out[6] << reg_file:reg_file_1.RD_Data_1[6]
rd1_out[7] << reg_file:reg_file_1.RD_Data_1[7]
rd1_out[8] << reg_file:reg_file_1.RD_Data_1[8]
rd1_out[9] << reg_file:reg_file_1.RD_Data_1[9]
rd1_out[10] << reg_file:reg_file_1.RD_Data_1[10]
rd1_out[11] << reg_file:reg_file_1.RD_Data_1[11]
rd1_out[12] << reg_file:reg_file_1.RD_Data_1[12]
rd1_out[13] << reg_file:reg_file_1.RD_Data_1[13]
rd1_out[14] << reg_file:reg_file_1.RD_Data_1[14]
rd1_out[15] << reg_file:reg_file_1.RD_Data_1[15]
rd1_out[16] << reg_file:reg_file_1.RD_Data_1[16]
rd1_out[17] << reg_file:reg_file_1.RD_Data_1[17]
rd1_out[18] << reg_file:reg_file_1.RD_Data_1[18]
rd1_out[19] << reg_file:reg_file_1.RD_Data_1[19]
rd1_out[20] << reg_file:reg_file_1.RD_Data_1[20]
rd1_out[21] << reg_file:reg_file_1.RD_Data_1[21]
rd1_out[22] << reg_file:reg_file_1.RD_Data_1[22]
rd1_out[23] << reg_file:reg_file_1.RD_Data_1[23]
rd1_out[24] << reg_file:reg_file_1.RD_Data_1[24]
rd1_out[25] << reg_file:reg_file_1.RD_Data_1[25]
rd1_out[26] << reg_file:reg_file_1.RD_Data_1[26]
rd1_out[27] << reg_file:reg_file_1.RD_Data_1[27]
rd1_out[28] << reg_file:reg_file_1.RD_Data_1[28]
rd1_out[29] << reg_file:reg_file_1.RD_Data_1[29]
rd1_out[30] << reg_file:reg_file_1.RD_Data_1[30]
rd1_out[31] << reg_file:reg_file_1.RD_Data_1[31]
rd2_out[0] << reg_file:reg_file_1.RD_Data_2[0]
rd2_out[1] << reg_file:reg_file_1.RD_Data_2[1]
rd2_out[2] << reg_file:reg_file_1.RD_Data_2[2]
rd2_out[3] << reg_file:reg_file_1.RD_Data_2[3]
rd2_out[4] << reg_file:reg_file_1.RD_Data_2[4]
rd2_out[5] << reg_file:reg_file_1.RD_Data_2[5]
rd2_out[6] << reg_file:reg_file_1.RD_Data_2[6]
rd2_out[7] << reg_file:reg_file_1.RD_Data_2[7]
rd2_out[8] << reg_file:reg_file_1.RD_Data_2[8]
rd2_out[9] << reg_file:reg_file_1.RD_Data_2[9]
rd2_out[10] << reg_file:reg_file_1.RD_Data_2[10]
rd2_out[11] << reg_file:reg_file_1.RD_Data_2[11]
rd2_out[12] << reg_file:reg_file_1.RD_Data_2[12]
rd2_out[13] << reg_file:reg_file_1.RD_Data_2[13]
rd2_out[14] << reg_file:reg_file_1.RD_Data_2[14]
rd2_out[15] << reg_file:reg_file_1.RD_Data_2[15]
rd2_out[16] << reg_file:reg_file_1.RD_Data_2[16]
rd2_out[17] << reg_file:reg_file_1.RD_Data_2[17]
rd2_out[18] << reg_file:reg_file_1.RD_Data_2[18]
rd2_out[19] << reg_file:reg_file_1.RD_Data_2[19]
rd2_out[20] << reg_file:reg_file_1.RD_Data_2[20]
rd2_out[21] << reg_file:reg_file_1.RD_Data_2[21]
rd2_out[22] << reg_file:reg_file_1.RD_Data_2[22]
rd2_out[23] << reg_file:reg_file_1.RD_Data_2[23]
rd2_out[24] << reg_file:reg_file_1.RD_Data_2[24]
rd2_out[25] << reg_file:reg_file_1.RD_Data_2[25]
rd2_out[26] << reg_file:reg_file_1.RD_Data_2[26]
rd2_out[27] << reg_file:reg_file_1.RD_Data_2[27]
rd2_out[28] << reg_file:reg_file_1.RD_Data_2[28]
rd2_out[29] << reg_file:reg_file_1.RD_Data_2[29]
rd2_out[30] << reg_file:reg_file_1.RD_Data_2[30]
rd2_out[31] << reg_file:reg_file_1.RD_Data_2[31]
instr_15_11_out[0] << instruction_memory:instruction_memory_1.INSTR[11]
instr_15_11_out[1] << instruction_memory:instruction_memory_1.INSTR[12]
instr_15_11_out[2] << instruction_memory:instruction_memory_1.INSTR[13]
instr_15_11_out[3] << instruction_memory:instruction_memory_1.INSTR[14]
instr_15_11_out[4] << instruction_memory:instruction_memory_1.INSTR[15]
instr_20_16_out[0] << instruction_memory:instruction_memory_1.INSTR[16]
instr_20_16_out[1] << instruction_memory:instruction_memory_1.INSTR[17]
instr_20_16_out[2] << instruction_memory:instruction_memory_1.INSTR[18]
instr_20_16_out[3] << instruction_memory:instruction_memory_1.INSTR[19]
instr_20_16_out[4] << instruction_memory:instruction_memory_1.INSTR[20]
instr_25_21_out[0] << instruction_memory:instruction_memory_1.INSTR[21]
instr_25_21_out[1] << instruction_memory:instruction_memory_1.INSTR[22]
instr_25_21_out[2] << instruction_memory:instruction_memory_1.INSTR[23]
instr_25_21_out[3] << instruction_memory:instruction_memory_1.INSTR[24]
instr_25_21_out[4] << instruction_memory:instruction_memory_1.INSTR[25]
signJump_out << CU:cu_1.Sig_Jmp
signBNE_out << CU:cu_1.Sig_Bne
signBranch_out << CU:cu_1.Sig_Branch
signMemToReg_out << CU:cu_1.Sig_MemtoReg
signMemRead_out << CU:cu_1.Sig_MemRead
signMemWrite_out << CU:cu_1.Sig_MemWrite
signRegdest_out[0] << CU:cu_1.Sig_RegDest[0]
signRegdest_out[1] << CU:cu_1.Sig_RegDest[1]
signRegwrite_out << CU:cu_1.Sig_RegWrite
signALUsrc_out << CU:cu_1.Sig_ALUSrc
signALUctrl_out << CU:cu_1.Sig_ALUCtrl
signextend_out[0] << sign_extender:sign_extender_1.D_Out[0]
signextend_out[1] << sign_extender:sign_extender_1.D_Out[1]
signextend_out[2] << sign_extender:sign_extender_1.D_Out[2]
signextend_out[3] << sign_extender:sign_extender_1.D_Out[3]
signextend_out[4] << sign_extender:sign_extender_1.D_Out[4]
signextend_out[5] << sign_extender:sign_extender_1.D_Out[5]
signextend_out[6] << sign_extender:sign_extender_1.D_Out[6]
signextend_out[7] << sign_extender:sign_extender_1.D_Out[7]
signextend_out[8] << sign_extender:sign_extender_1.D_Out[8]
signextend_out[9] << sign_extender:sign_extender_1.D_Out[9]
signextend_out[10] << sign_extender:sign_extender_1.D_Out[10]
signextend_out[11] << sign_extender:sign_extender_1.D_Out[11]
signextend_out[12] << sign_extender:sign_extender_1.D_Out[12]
signextend_out[13] << sign_extender:sign_extender_1.D_Out[13]
signextend_out[14] << sign_extender:sign_extender_1.D_Out[14]
signextend_out[15] << sign_extender:sign_extender_1.D_Out[15]
signextend_out[16] << sign_extender:sign_extender_1.D_Out[16]
signextend_out[17] << sign_extender:sign_extender_1.D_Out[17]
signextend_out[18] << sign_extender:sign_extender_1.D_Out[18]
signextend_out[19] << sign_extender:sign_extender_1.D_Out[19]
signextend_out[20] << sign_extender:sign_extender_1.D_Out[20]
signextend_out[21] << sign_extender:sign_extender_1.D_Out[21]
signextend_out[22] << sign_extender:sign_extender_1.D_Out[22]
signextend_out[23] << sign_extender:sign_extender_1.D_Out[23]
signextend_out[24] << sign_extender:sign_extender_1.D_Out[24]
signextend_out[25] << sign_extender:sign_extender_1.D_Out[25]
signextend_out[26] << sign_extender:sign_extender_1.D_Out[26]
signextend_out[27] << sign_extender:sign_extender_1.D_Out[27]
signextend_out[28] << sign_extender:sign_extender_1.D_Out[28]
signextend_out[29] << sign_extender:sign_extender_1.D_Out[29]
signextend_out[30] << sign_extender:sign_extender_1.D_Out[30]
signextend_out[31] << sign_extender:sign_extender_1.D_Out[31]
leftshift28_out[0] << lshift_26_28:lshift_26_28_1.D_OUT[0]
leftshift28_out[1] << lshift_26_28:lshift_26_28_1.D_OUT[1]
leftshift28_out[2] << lshift_26_28:lshift_26_28_1.D_OUT[2]
leftshift28_out[3] << lshift_26_28:lshift_26_28_1.D_OUT[3]
leftshift28_out[4] << lshift_26_28:lshift_26_28_1.D_OUT[4]
leftshift28_out[5] << lshift_26_28:lshift_26_28_1.D_OUT[5]
leftshift28_out[6] << lshift_26_28:lshift_26_28_1.D_OUT[6]
leftshift28_out[7] << lshift_26_28:lshift_26_28_1.D_OUT[7]
leftshift28_out[8] << lshift_26_28:lshift_26_28_1.D_OUT[8]
leftshift28_out[9] << lshift_26_28:lshift_26_28_1.D_OUT[9]
leftshift28_out[10] << lshift_26_28:lshift_26_28_1.D_OUT[10]
leftshift28_out[11] << lshift_26_28:lshift_26_28_1.D_OUT[11]
leftshift28_out[12] << lshift_26_28:lshift_26_28_1.D_OUT[12]
leftshift28_out[13] << lshift_26_28:lshift_26_28_1.D_OUT[13]
leftshift28_out[14] << lshift_26_28:lshift_26_28_1.D_OUT[14]
leftshift28_out[15] << lshift_26_28:lshift_26_28_1.D_OUT[15]
leftshift28_out[16] << lshift_26_28:lshift_26_28_1.D_OUT[16]
leftshift28_out[17] << lshift_26_28:lshift_26_28_1.D_OUT[17]
leftshift28_out[18] << lshift_26_28:lshift_26_28_1.D_OUT[18]
leftshift28_out[19] << lshift_26_28:lshift_26_28_1.D_OUT[19]
leftshift28_out[20] << lshift_26_28:lshift_26_28_1.D_OUT[20]
leftshift28_out[21] << lshift_26_28:lshift_26_28_1.D_OUT[21]
leftshift28_out[22] << lshift_26_28:lshift_26_28_1.D_OUT[22]
leftshift28_out[23] << lshift_26_28:lshift_26_28_1.D_OUT[23]
leftshift28_out[24] << lshift_26_28:lshift_26_28_1.D_OUT[24]
leftshift28_out[25] << lshift_26_28:lshift_26_28_1.D_OUT[25]
leftshift28_out[26] << lshift_26_28:lshift_26_28_1.D_OUT[26]
leftshift28_out[27] << lshift_26_28:lshift_26_28_1.D_OUT[27]
leftshift32_out[0] << lshift_32_32:lshift_32_32_1.D_OUT[0]
leftshift32_out[1] << lshift_32_32:lshift_32_32_1.D_OUT[1]
leftshift32_out[2] << lshift_32_32:lshift_32_32_1.D_OUT[2]
leftshift32_out[3] << lshift_32_32:lshift_32_32_1.D_OUT[3]
leftshift32_out[4] << lshift_32_32:lshift_32_32_1.D_OUT[4]
leftshift32_out[5] << lshift_32_32:lshift_32_32_1.D_OUT[5]
leftshift32_out[6] << lshift_32_32:lshift_32_32_1.D_OUT[6]
leftshift32_out[7] << lshift_32_32:lshift_32_32_1.D_OUT[7]
leftshift32_out[8] << lshift_32_32:lshift_32_32_1.D_OUT[8]
leftshift32_out[9] << lshift_32_32:lshift_32_32_1.D_OUT[9]
leftshift32_out[10] << lshift_32_32:lshift_32_32_1.D_OUT[10]
leftshift32_out[11] << lshift_32_32:lshift_32_32_1.D_OUT[11]
leftshift32_out[12] << lshift_32_32:lshift_32_32_1.D_OUT[12]
leftshift32_out[13] << lshift_32_32:lshift_32_32_1.D_OUT[13]
leftshift32_out[14] << lshift_32_32:lshift_32_32_1.D_OUT[14]
leftshift32_out[15] << lshift_32_32:lshift_32_32_1.D_OUT[15]
leftshift32_out[16] << lshift_32_32:lshift_32_32_1.D_OUT[16]
leftshift32_out[17] << lshift_32_32:lshift_32_32_1.D_OUT[17]
leftshift32_out[18] << lshift_32_32:lshift_32_32_1.D_OUT[18]
leftshift32_out[19] << lshift_32_32:lshift_32_32_1.D_OUT[19]
leftshift32_out[20] << lshift_32_32:lshift_32_32_1.D_OUT[20]
leftshift32_out[21] << lshift_32_32:lshift_32_32_1.D_OUT[21]
leftshift32_out[22] << lshift_32_32:lshift_32_32_1.D_OUT[22]
leftshift32_out[23] << lshift_32_32:lshift_32_32_1.D_OUT[23]
leftshift32_out[24] << lshift_32_32:lshift_32_32_1.D_OUT[24]
leftshift32_out[25] << lshift_32_32:lshift_32_32_1.D_OUT[25]
leftshift32_out[26] << lshift_32_32:lshift_32_32_1.D_OUT[26]
leftshift32_out[27] << lshift_32_32:lshift_32_32_1.D_OUT[27]
leftshift32_out[28] << lshift_32_32:lshift_32_32_1.D_OUT[28]
leftshift32_out[29] << lshift_32_32:lshift_32_32_1.D_OUT[29]
leftshift32_out[30] << lshift_32_32:lshift_32_32_1.D_OUT[30]
leftshift32_out[31] << lshift_32_32:lshift_32_32_1.D_OUT[31]
BranchResult << signBranchResult.DB_MAX_OUTPUT_PORT_TYPE
RDData_out[0] << data_memory:data_memory_1.RD_Data[0]
RDData_out[1] << data_memory:data_memory_1.RD_Data[1]
RDData_out[2] << data_memory:data_memory_1.RD_Data[2]
RDData_out[3] << data_memory:data_memory_1.RD_Data[3]
RDData_out[4] << data_memory:data_memory_1.RD_Data[4]
RDData_out[5] << data_memory:data_memory_1.RD_Data[5]
RDData_out[6] << data_memory:data_memory_1.RD_Data[6]
RDData_out[7] << data_memory:data_memory_1.RD_Data[7]
WRData3_out[0] << mux_2to1_32bit:mux_2to1_32bit_5.Y[0]
WRData3_out[1] << mux_2to1_32bit:mux_2to1_32bit_5.Y[1]
WRData3_out[2] << mux_2to1_32bit:mux_2to1_32bit_5.Y[2]
WRData3_out[3] << mux_2to1_32bit:mux_2to1_32bit_5.Y[3]
WRData3_out[4] << mux_2to1_32bit:mux_2to1_32bit_5.Y[4]
WRData3_out[5] << mux_2to1_32bit:mux_2to1_32bit_5.Y[5]
WRData3_out[6] << mux_2to1_32bit:mux_2to1_32bit_5.Y[6]
WRData3_out[7] << mux_2to1_32bit:mux_2to1_32bit_5.Y[7]
WRData3_out[8] << mux_2to1_32bit:mux_2to1_32bit_5.Y[8]
WRData3_out[9] << mux_2to1_32bit:mux_2to1_32bit_5.Y[9]
WRData3_out[10] << mux_2to1_32bit:mux_2to1_32bit_5.Y[10]
WRData3_out[11] << mux_2to1_32bit:mux_2to1_32bit_5.Y[11]
WRData3_out[12] << mux_2to1_32bit:mux_2to1_32bit_5.Y[12]
WRData3_out[13] << mux_2to1_32bit:mux_2to1_32bit_5.Y[13]
WRData3_out[14] << mux_2to1_32bit:mux_2to1_32bit_5.Y[14]
WRData3_out[15] << mux_2to1_32bit:mux_2to1_32bit_5.Y[15]
WRData3_out[16] << mux_2to1_32bit:mux_2to1_32bit_5.Y[16]
WRData3_out[17] << mux_2to1_32bit:mux_2to1_32bit_5.Y[17]
WRData3_out[18] << mux_2to1_32bit:mux_2to1_32bit_5.Y[18]
WRData3_out[19] << mux_2to1_32bit:mux_2to1_32bit_5.Y[19]
WRData3_out[20] << mux_2to1_32bit:mux_2to1_32bit_5.Y[20]
WRData3_out[21] << mux_2to1_32bit:mux_2to1_32bit_5.Y[21]
WRData3_out[22] << mux_2to1_32bit:mux_2to1_32bit_5.Y[22]
WRData3_out[23] << mux_2to1_32bit:mux_2to1_32bit_5.Y[23]
WRData3_out[24] << mux_2to1_32bit:mux_2to1_32bit_5.Y[24]
WRData3_out[25] << mux_2to1_32bit:mux_2to1_32bit_5.Y[25]
WRData3_out[26] << mux_2to1_32bit:mux_2to1_32bit_5.Y[26]
WRData3_out[27] << mux_2to1_32bit:mux_2to1_32bit_5.Y[27]
WRData3_out[28] << mux_2to1_32bit:mux_2to1_32bit_5.Y[28]
WRData3_out[29] << mux_2to1_32bit:mux_2to1_32bit_5.Y[29]
WRData3_out[30] << mux_2to1_32bit:mux_2to1_32bit_5.Y[30]
WRData3_out[31] << mux_2to1_32bit:mux_2to1_32bit_5.Y[31]
OP_In_out[0] << instruction_memory:instruction_memory_1.INSTR[26]
OP_In_out[1] << instruction_memory:instruction_memory_1.INSTR[27]
OP_In_out[2] << instruction_memory:instruction_memory_1.INSTR[28]
OP_In_out[3] << instruction_memory:instruction_memory_1.INSTR[29]
OP_In_out[4] << instruction_memory:instruction_memory_1.INSTR[30]
OP_In_out[5] << instruction_memory:instruction_memory_1.INSTR[31]
FUNCT_In_out[0] << instruction_memory:instruction_memory_1.INSTR[0]
FUNCT_In_out[1] << instruction_memory:instruction_memory_1.INSTR[1]
FUNCT_In_out[2] << instruction_memory:instruction_memory_1.INSTR[2]
FUNCT_In_out[3] << instruction_memory:instruction_memory_1.INSTR[3]
FUNCT_In_out[4] << instruction_memory:instruction_memory_1.INSTR[4]
FUNCT_In_out[5] << instruction_memory:instruction_memory_1.INSTR[5]


|top_level_design|ALU:ALU_1
OPRND_1[0] => cla_32:ADDER.OPRND_1[0]
OPRND_1[1] => cla_32:ADDER.OPRND_1[1]
OPRND_1[2] => cla_32:ADDER.OPRND_1[2]
OPRND_1[3] => cla_32:ADDER.OPRND_1[3]
OPRND_1[4] => cla_32:ADDER.OPRND_1[4]
OPRND_1[5] => cla_32:ADDER.OPRND_1[5]
OPRND_1[6] => cla_32:ADDER.OPRND_1[6]
OPRND_1[7] => cla_32:ADDER.OPRND_1[7]
OPRND_1[8] => cla_32:ADDER.OPRND_1[8]
OPRND_1[9] => cla_32:ADDER.OPRND_1[9]
OPRND_1[10] => cla_32:ADDER.OPRND_1[10]
OPRND_1[11] => cla_32:ADDER.OPRND_1[11]
OPRND_1[12] => cla_32:ADDER.OPRND_1[12]
OPRND_1[13] => cla_32:ADDER.OPRND_1[13]
OPRND_1[14] => cla_32:ADDER.OPRND_1[14]
OPRND_1[15] => cla_32:ADDER.OPRND_1[15]
OPRND_1[16] => cla_32:ADDER.OPRND_1[16]
OPRND_1[17] => cla_32:ADDER.OPRND_1[17]
OPRND_1[18] => cla_32:ADDER.OPRND_1[18]
OPRND_1[19] => cla_32:ADDER.OPRND_1[19]
OPRND_1[20] => cla_32:ADDER.OPRND_1[20]
OPRND_1[21] => cla_32:ADDER.OPRND_1[21]
OPRND_1[22] => cla_32:ADDER.OPRND_1[22]
OPRND_1[23] => cla_32:ADDER.OPRND_1[23]
OPRND_1[24] => cla_32:ADDER.OPRND_1[24]
OPRND_1[25] => cla_32:ADDER.OPRND_1[25]
OPRND_1[26] => cla_32:ADDER.OPRND_1[26]
OPRND_1[27] => cla_32:ADDER.OPRND_1[27]
OPRND_1[28] => cla_32:ADDER.OPRND_1[28]
OPRND_1[29] => cla_32:ADDER.OPRND_1[29]
OPRND_1[30] => cla_32:ADDER.OPRND_1[30]
OPRND_1[31] => cla_32:ADDER.OPRND_1[31]
OPRND_2[0] => OPRND2_comp[0].DATAB
OPRND_2[0] => OPRND2_comp[0].DATAA
OPRND_2[1] => OPRND2_comp[1].DATAB
OPRND_2[1] => OPRND2_comp[1].DATAA
OPRND_2[2] => OPRND2_comp[2].DATAB
OPRND_2[2] => OPRND2_comp[2].DATAA
OPRND_2[3] => OPRND2_comp[3].DATAB
OPRND_2[3] => OPRND2_comp[3].DATAA
OPRND_2[4] => OPRND2_comp[4].DATAB
OPRND_2[4] => OPRND2_comp[4].DATAA
OPRND_2[5] => OPRND2_comp[5].DATAB
OPRND_2[5] => OPRND2_comp[5].DATAA
OPRND_2[6] => OPRND2_comp[6].DATAB
OPRND_2[6] => OPRND2_comp[6].DATAA
OPRND_2[7] => OPRND2_comp[7].DATAB
OPRND_2[7] => OPRND2_comp[7].DATAA
OPRND_2[8] => OPRND2_comp[8].DATAB
OPRND_2[8] => OPRND2_comp[8].DATAA
OPRND_2[9] => OPRND2_comp[9].DATAB
OPRND_2[9] => OPRND2_comp[9].DATAA
OPRND_2[10] => OPRND2_comp[10].DATAB
OPRND_2[10] => OPRND2_comp[10].DATAA
OPRND_2[11] => OPRND2_comp[11].DATAB
OPRND_2[11] => OPRND2_comp[11].DATAA
OPRND_2[12] => OPRND2_comp[12].DATAB
OPRND_2[12] => OPRND2_comp[12].DATAA
OPRND_2[13] => OPRND2_comp[13].DATAB
OPRND_2[13] => OPRND2_comp[13].DATAA
OPRND_2[14] => OPRND2_comp[14].DATAB
OPRND_2[14] => OPRND2_comp[14].DATAA
OPRND_2[15] => OPRND2_comp[15].DATAB
OPRND_2[15] => OPRND2_comp[15].DATAA
OPRND_2[16] => OPRND2_comp[16].DATAB
OPRND_2[16] => OPRND2_comp[16].DATAA
OPRND_2[17] => OPRND2_comp[17].DATAB
OPRND_2[17] => OPRND2_comp[17].DATAA
OPRND_2[18] => OPRND2_comp[18].DATAB
OPRND_2[18] => OPRND2_comp[18].DATAA
OPRND_2[19] => OPRND2_comp[19].DATAB
OPRND_2[19] => OPRND2_comp[19].DATAA
OPRND_2[20] => OPRND2_comp[20].DATAB
OPRND_2[20] => OPRND2_comp[20].DATAA
OPRND_2[21] => OPRND2_comp[21].DATAB
OPRND_2[21] => OPRND2_comp[21].DATAA
OPRND_2[22] => OPRND2_comp[22].DATAB
OPRND_2[22] => OPRND2_comp[22].DATAA
OPRND_2[23] => OPRND2_comp[23].DATAB
OPRND_2[23] => OPRND2_comp[23].DATAA
OPRND_2[24] => OPRND2_comp[24].DATAB
OPRND_2[24] => OPRND2_comp[24].DATAA
OPRND_2[25] => OPRND2_comp[25].DATAB
OPRND_2[25] => OPRND2_comp[25].DATAA
OPRND_2[26] => OPRND2_comp[26].DATAB
OPRND_2[26] => OPRND2_comp[26].DATAA
OPRND_2[27] => OPRND2_comp[27].DATAB
OPRND_2[27] => OPRND2_comp[27].DATAA
OPRND_2[28] => OPRND2_comp[28].DATAB
OPRND_2[28] => OPRND2_comp[28].DATAA
OPRND_2[29] => OPRND2_comp[29].DATAB
OPRND_2[29] => OPRND2_comp[29].DATAA
OPRND_2[30] => OPRND2_comp[30].DATAB
OPRND_2[30] => OPRND2_comp[30].DATAA
OPRND_2[31] => OPRND2_comp[31].DATAB
OPRND_2[31] => OPRND2_comp[31].DATAA
OP_SEL => cla_32:ADDER.C_IN
OP_SEL => OPRND2_comp[31].OUTPUTSELECT
OP_SEL => OPRND2_comp[30].OUTPUTSELECT
OP_SEL => OPRND2_comp[29].OUTPUTSELECT
OP_SEL => OPRND2_comp[28].OUTPUTSELECT
OP_SEL => OPRND2_comp[27].OUTPUTSELECT
OP_SEL => OPRND2_comp[26].OUTPUTSELECT
OP_SEL => OPRND2_comp[25].OUTPUTSELECT
OP_SEL => OPRND2_comp[24].OUTPUTSELECT
OP_SEL => OPRND2_comp[23].OUTPUTSELECT
OP_SEL => OPRND2_comp[22].OUTPUTSELECT
OP_SEL => OPRND2_comp[21].OUTPUTSELECT
OP_SEL => OPRND2_comp[20].OUTPUTSELECT
OP_SEL => OPRND2_comp[19].OUTPUTSELECT
OP_SEL => OPRND2_comp[18].OUTPUTSELECT
OP_SEL => OPRND2_comp[17].OUTPUTSELECT
OP_SEL => OPRND2_comp[16].OUTPUTSELECT
OP_SEL => OPRND2_comp[15].OUTPUTSELECT
OP_SEL => OPRND2_comp[14].OUTPUTSELECT
OP_SEL => OPRND2_comp[13].OUTPUTSELECT
OP_SEL => OPRND2_comp[12].OUTPUTSELECT
OP_SEL => OPRND2_comp[11].OUTPUTSELECT
OP_SEL => OPRND2_comp[10].OUTPUTSELECT
OP_SEL => OPRND2_comp[9].OUTPUTSELECT
OP_SEL => OPRND2_comp[8].OUTPUTSELECT
OP_SEL => OPRND2_comp[7].OUTPUTSELECT
OP_SEL => OPRND2_comp[6].OUTPUTSELECT
OP_SEL => OPRND2_comp[5].OUTPUTSELECT
OP_SEL => OPRND2_comp[4].OUTPUTSELECT
OP_SEL => OPRND2_comp[3].OUTPUTSELECT
OP_SEL => OPRND2_comp[2].OUTPUTSELECT
OP_SEL => OPRND2_comp[1].OUTPUTSELECT
OP_SEL => OPRND2_comp[0].OUTPUTSELECT
RESULT[0] <= cla_32:ADDER.RESULT[0]
RESULT[1] <= cla_32:ADDER.RESULT[1]
RESULT[2] <= cla_32:ADDER.RESULT[2]
RESULT[3] <= cla_32:ADDER.RESULT[3]
RESULT[4] <= cla_32:ADDER.RESULT[4]
RESULT[5] <= cla_32:ADDER.RESULT[5]
RESULT[6] <= cla_32:ADDER.RESULT[6]
RESULT[7] <= cla_32:ADDER.RESULT[7]
RESULT[8] <= cla_32:ADDER.RESULT[8]
RESULT[9] <= cla_32:ADDER.RESULT[9]
RESULT[10] <= cla_32:ADDER.RESULT[10]
RESULT[11] <= cla_32:ADDER.RESULT[11]
RESULT[12] <= cla_32:ADDER.RESULT[12]
RESULT[13] <= cla_32:ADDER.RESULT[13]
RESULT[14] <= cla_32:ADDER.RESULT[14]
RESULT[15] <= cla_32:ADDER.RESULT[15]
RESULT[16] <= cla_32:ADDER.RESULT[16]
RESULT[17] <= cla_32:ADDER.RESULT[17]
RESULT[18] <= cla_32:ADDER.RESULT[18]
RESULT[19] <= cla_32:ADDER.RESULT[19]
RESULT[20] <= cla_32:ADDER.RESULT[20]
RESULT[21] <= cla_32:ADDER.RESULT[21]
RESULT[22] <= cla_32:ADDER.RESULT[22]
RESULT[23] <= cla_32:ADDER.RESULT[23]
RESULT[24] <= cla_32:ADDER.RESULT[24]
RESULT[25] <= cla_32:ADDER.RESULT[25]
RESULT[26] <= cla_32:ADDER.RESULT[26]
RESULT[27] <= cla_32:ADDER.RESULT[27]
RESULT[28] <= cla_32:ADDER.RESULT[28]
RESULT[29] <= cla_32:ADDER.RESULT[29]
RESULT[30] <= cla_32:ADDER.RESULT[30]
RESULT[31] <= cla_32:ADDER.RESULT[31]


|top_level_design|ALU:ALU_1|cla_32:ADDER
OPRND_1[0] => SUM[0].IN0
OPRND_1[0] => G[0].IN0
OPRND_1[0] => P[0].IN0
OPRND_1[1] => SUM[1].IN0
OPRND_1[1] => G[1].IN0
OPRND_1[1] => P[1].IN0
OPRND_1[2] => SUM[2].IN0
OPRND_1[2] => G[2].IN0
OPRND_1[2] => P[2].IN0
OPRND_1[3] => SUM[3].IN0
OPRND_1[3] => G[3].IN0
OPRND_1[3] => P[3].IN0
OPRND_1[4] => SUM[4].IN0
OPRND_1[4] => G[4].IN0
OPRND_1[4] => P[4].IN0
OPRND_1[5] => SUM[5].IN0
OPRND_1[5] => G[5].IN0
OPRND_1[5] => P[5].IN0
OPRND_1[6] => SUM[6].IN0
OPRND_1[6] => G[6].IN0
OPRND_1[6] => P[6].IN0
OPRND_1[7] => SUM[7].IN0
OPRND_1[7] => G[7].IN0
OPRND_1[7] => P[7].IN0
OPRND_1[8] => SUM[8].IN0
OPRND_1[8] => G[8].IN0
OPRND_1[8] => P[8].IN0
OPRND_1[9] => SUM[9].IN0
OPRND_1[9] => G[9].IN0
OPRND_1[9] => P[9].IN0
OPRND_1[10] => SUM[10].IN0
OPRND_1[10] => G[10].IN0
OPRND_1[10] => P[10].IN0
OPRND_1[11] => SUM[11].IN0
OPRND_1[11] => G[11].IN0
OPRND_1[11] => P[11].IN0
OPRND_1[12] => SUM[12].IN0
OPRND_1[12] => G[12].IN0
OPRND_1[12] => P[12].IN0
OPRND_1[13] => SUM[13].IN0
OPRND_1[13] => G[13].IN0
OPRND_1[13] => P[13].IN0
OPRND_1[14] => SUM[14].IN0
OPRND_1[14] => G[14].IN0
OPRND_1[14] => P[14].IN0
OPRND_1[15] => SUM[15].IN0
OPRND_1[15] => G[15].IN0
OPRND_1[15] => P[15].IN0
OPRND_1[16] => SUM[16].IN0
OPRND_1[16] => G[16].IN0
OPRND_1[16] => P[16].IN0
OPRND_1[17] => SUM[17].IN0
OPRND_1[17] => G[17].IN0
OPRND_1[17] => P[17].IN0
OPRND_1[18] => SUM[18].IN0
OPRND_1[18] => G[18].IN0
OPRND_1[18] => P[18].IN0
OPRND_1[19] => SUM[19].IN0
OPRND_1[19] => G[19].IN0
OPRND_1[19] => P[19].IN0
OPRND_1[20] => SUM[20].IN0
OPRND_1[20] => G[20].IN0
OPRND_1[20] => P[20].IN0
OPRND_1[21] => SUM[21].IN0
OPRND_1[21] => G[21].IN0
OPRND_1[21] => P[21].IN0
OPRND_1[22] => SUM[22].IN0
OPRND_1[22] => G[22].IN0
OPRND_1[22] => P[22].IN0
OPRND_1[23] => SUM[23].IN0
OPRND_1[23] => G[23].IN0
OPRND_1[23] => P[23].IN0
OPRND_1[24] => SUM[24].IN0
OPRND_1[24] => G[24].IN0
OPRND_1[24] => P[24].IN0
OPRND_1[25] => SUM[25].IN0
OPRND_1[25] => G[25].IN0
OPRND_1[25] => P[25].IN0
OPRND_1[26] => SUM[26].IN0
OPRND_1[26] => G[26].IN0
OPRND_1[26] => P[26].IN0
OPRND_1[27] => SUM[27].IN0
OPRND_1[27] => G[27].IN0
OPRND_1[27] => P[27].IN0
OPRND_1[28] => SUM[28].IN0
OPRND_1[28] => G[28].IN0
OPRND_1[28] => P[28].IN0
OPRND_1[29] => SUM[29].IN0
OPRND_1[29] => G[29].IN0
OPRND_1[29] => P[29].IN0
OPRND_1[30] => SUM[30].IN0
OPRND_1[30] => G[30].IN0
OPRND_1[30] => P[30].IN0
OPRND_1[31] => SUM[31].IN0
OPRND_1[31] => G[31].IN0
OPRND_1[31] => P[31].IN0
OPRND_2[0] => SUM[0].IN1
OPRND_2[0] => G[0].IN1
OPRND_2[0] => P[0].IN1
OPRND_2[1] => SUM[1].IN1
OPRND_2[1] => G[1].IN1
OPRND_2[1] => P[1].IN1
OPRND_2[2] => SUM[2].IN1
OPRND_2[2] => G[2].IN1
OPRND_2[2] => P[2].IN1
OPRND_2[3] => SUM[3].IN1
OPRND_2[3] => G[3].IN1
OPRND_2[3] => P[3].IN1
OPRND_2[4] => SUM[4].IN1
OPRND_2[4] => G[4].IN1
OPRND_2[4] => P[4].IN1
OPRND_2[5] => SUM[5].IN1
OPRND_2[5] => G[5].IN1
OPRND_2[5] => P[5].IN1
OPRND_2[6] => SUM[6].IN1
OPRND_2[6] => G[6].IN1
OPRND_2[6] => P[6].IN1
OPRND_2[7] => SUM[7].IN1
OPRND_2[7] => G[7].IN1
OPRND_2[7] => P[7].IN1
OPRND_2[8] => SUM[8].IN1
OPRND_2[8] => G[8].IN1
OPRND_2[8] => P[8].IN1
OPRND_2[9] => SUM[9].IN1
OPRND_2[9] => G[9].IN1
OPRND_2[9] => P[9].IN1
OPRND_2[10] => SUM[10].IN1
OPRND_2[10] => G[10].IN1
OPRND_2[10] => P[10].IN1
OPRND_2[11] => SUM[11].IN1
OPRND_2[11] => G[11].IN1
OPRND_2[11] => P[11].IN1
OPRND_2[12] => SUM[12].IN1
OPRND_2[12] => G[12].IN1
OPRND_2[12] => P[12].IN1
OPRND_2[13] => SUM[13].IN1
OPRND_2[13] => G[13].IN1
OPRND_2[13] => P[13].IN1
OPRND_2[14] => SUM[14].IN1
OPRND_2[14] => G[14].IN1
OPRND_2[14] => P[14].IN1
OPRND_2[15] => SUM[15].IN1
OPRND_2[15] => G[15].IN1
OPRND_2[15] => P[15].IN1
OPRND_2[16] => SUM[16].IN1
OPRND_2[16] => G[16].IN1
OPRND_2[16] => P[16].IN1
OPRND_2[17] => SUM[17].IN1
OPRND_2[17] => G[17].IN1
OPRND_2[17] => P[17].IN1
OPRND_2[18] => SUM[18].IN1
OPRND_2[18] => G[18].IN1
OPRND_2[18] => P[18].IN1
OPRND_2[19] => SUM[19].IN1
OPRND_2[19] => G[19].IN1
OPRND_2[19] => P[19].IN1
OPRND_2[20] => SUM[20].IN1
OPRND_2[20] => G[20].IN1
OPRND_2[20] => P[20].IN1
OPRND_2[21] => SUM[21].IN1
OPRND_2[21] => G[21].IN1
OPRND_2[21] => P[21].IN1
OPRND_2[22] => SUM[22].IN1
OPRND_2[22] => G[22].IN1
OPRND_2[22] => P[22].IN1
OPRND_2[23] => SUM[23].IN1
OPRND_2[23] => G[23].IN1
OPRND_2[23] => P[23].IN1
OPRND_2[24] => SUM[24].IN1
OPRND_2[24] => G[24].IN1
OPRND_2[24] => P[24].IN1
OPRND_2[25] => SUM[25].IN1
OPRND_2[25] => G[25].IN1
OPRND_2[25] => P[25].IN1
OPRND_2[26] => SUM[26].IN1
OPRND_2[26] => G[26].IN1
OPRND_2[26] => P[26].IN1
OPRND_2[27] => SUM[27].IN1
OPRND_2[27] => G[27].IN1
OPRND_2[27] => P[27].IN1
OPRND_2[28] => SUM[28].IN1
OPRND_2[28] => G[28].IN1
OPRND_2[28] => P[28].IN1
OPRND_2[29] => SUM[29].IN1
OPRND_2[29] => G[29].IN1
OPRND_2[29] => P[29].IN1
OPRND_2[30] => SUM[30].IN1
OPRND_2[30] => G[30].IN1
OPRND_2[30] => P[30].IN1
OPRND_2[31] => SUM[31].IN1
OPRND_2[31] => G[31].IN1
OPRND_2[31] => P[31].IN1
C_IN => C.IN1
C_IN => RESULT.IN1
RESULT[0] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[1] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[2] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[3] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[4] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[5] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[6] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[7] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[8] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[9] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[10] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[11] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[12] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[13] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[14] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[15] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[16] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[17] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[18] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[19] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[20] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[21] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[22] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[23] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[24] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[25] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[26] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[27] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[28] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[29] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[30] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[31] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
C_OUT <= C_OUT.DB_MAX_OUTPUT_PORT_TYPE


|top_level_design|bus_merger:bus_merger_1
DATA_IN1[0] => DATA_OUT[28].DATAIN
DATA_IN1[1] => DATA_OUT[29].DATAIN
DATA_IN1[2] => DATA_OUT[30].DATAIN
DATA_IN1[3] => DATA_OUT[31].DATAIN
DATA_IN2[0] => DATA_OUT[0].DATAIN
DATA_IN2[1] => DATA_OUT[1].DATAIN
DATA_IN2[2] => DATA_OUT[2].DATAIN
DATA_IN2[3] => DATA_OUT[3].DATAIN
DATA_IN2[4] => DATA_OUT[4].DATAIN
DATA_IN2[5] => DATA_OUT[5].DATAIN
DATA_IN2[6] => DATA_OUT[6].DATAIN
DATA_IN2[7] => DATA_OUT[7].DATAIN
DATA_IN2[8] => DATA_OUT[8].DATAIN
DATA_IN2[9] => DATA_OUT[9].DATAIN
DATA_IN2[10] => DATA_OUT[10].DATAIN
DATA_IN2[11] => DATA_OUT[11].DATAIN
DATA_IN2[12] => DATA_OUT[12].DATAIN
DATA_IN2[13] => DATA_OUT[13].DATAIN
DATA_IN2[14] => DATA_OUT[14].DATAIN
DATA_IN2[15] => DATA_OUT[15].DATAIN
DATA_IN2[16] => DATA_OUT[16].DATAIN
DATA_IN2[17] => DATA_OUT[17].DATAIN
DATA_IN2[18] => DATA_OUT[18].DATAIN
DATA_IN2[19] => DATA_OUT[19].DATAIN
DATA_IN2[20] => DATA_OUT[20].DATAIN
DATA_IN2[21] => DATA_OUT[21].DATAIN
DATA_IN2[22] => DATA_OUT[22].DATAIN
DATA_IN2[23] => DATA_OUT[23].DATAIN
DATA_IN2[24] => DATA_OUT[24].DATAIN
DATA_IN2[25] => DATA_OUT[25].DATAIN
DATA_IN2[26] => DATA_OUT[26].DATAIN
DATA_IN2[27] => DATA_OUT[27].DATAIN
DATA_OUT[0] <= DATA_IN2[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[1] <= DATA_IN2[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[2] <= DATA_IN2[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[3] <= DATA_IN2[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[4] <= DATA_IN2[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[5] <= DATA_IN2[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[6] <= DATA_IN2[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[7] <= DATA_IN2[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[8] <= DATA_IN2[8].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[9] <= DATA_IN2[9].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[10] <= DATA_IN2[10].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[11] <= DATA_IN2[11].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[12] <= DATA_IN2[12].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[13] <= DATA_IN2[13].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[14] <= DATA_IN2[14].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[15] <= DATA_IN2[15].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[16] <= DATA_IN2[16].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[17] <= DATA_IN2[17].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[18] <= DATA_IN2[18].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[19] <= DATA_IN2[19].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[20] <= DATA_IN2[20].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[21] <= DATA_IN2[21].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[22] <= DATA_IN2[22].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[23] <= DATA_IN2[23].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[24] <= DATA_IN2[24].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[25] <= DATA_IN2[25].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[26] <= DATA_IN2[26].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[27] <= DATA_IN2[27].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[28] <= DATA_IN1[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[29] <= DATA_IN1[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[30] <= DATA_IN1[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_OUT[31] <= DATA_IN1[3].DB_MAX_OUTPUT_PORT_TYPE


|top_level_design|cla_32:cla_32_1
OPRND_1[0] => SUM[0].IN0
OPRND_1[0] => G[0].IN0
OPRND_1[0] => P[0].IN0
OPRND_1[1] => SUM[1].IN0
OPRND_1[1] => G[1].IN0
OPRND_1[1] => P[1].IN0
OPRND_1[2] => SUM[2].IN0
OPRND_1[2] => G[2].IN0
OPRND_1[2] => P[2].IN0
OPRND_1[3] => SUM[3].IN0
OPRND_1[3] => G[3].IN0
OPRND_1[3] => P[3].IN0
OPRND_1[4] => SUM[4].IN0
OPRND_1[4] => G[4].IN0
OPRND_1[4] => P[4].IN0
OPRND_1[5] => SUM[5].IN0
OPRND_1[5] => G[5].IN0
OPRND_1[5] => P[5].IN0
OPRND_1[6] => SUM[6].IN0
OPRND_1[6] => G[6].IN0
OPRND_1[6] => P[6].IN0
OPRND_1[7] => SUM[7].IN0
OPRND_1[7] => G[7].IN0
OPRND_1[7] => P[7].IN0
OPRND_1[8] => SUM[8].IN0
OPRND_1[8] => G[8].IN0
OPRND_1[8] => P[8].IN0
OPRND_1[9] => SUM[9].IN0
OPRND_1[9] => G[9].IN0
OPRND_1[9] => P[9].IN0
OPRND_1[10] => SUM[10].IN0
OPRND_1[10] => G[10].IN0
OPRND_1[10] => P[10].IN0
OPRND_1[11] => SUM[11].IN0
OPRND_1[11] => G[11].IN0
OPRND_1[11] => P[11].IN0
OPRND_1[12] => SUM[12].IN0
OPRND_1[12] => G[12].IN0
OPRND_1[12] => P[12].IN0
OPRND_1[13] => SUM[13].IN0
OPRND_1[13] => G[13].IN0
OPRND_1[13] => P[13].IN0
OPRND_1[14] => SUM[14].IN0
OPRND_1[14] => G[14].IN0
OPRND_1[14] => P[14].IN0
OPRND_1[15] => SUM[15].IN0
OPRND_1[15] => G[15].IN0
OPRND_1[15] => P[15].IN0
OPRND_1[16] => SUM[16].IN0
OPRND_1[16] => G[16].IN0
OPRND_1[16] => P[16].IN0
OPRND_1[17] => SUM[17].IN0
OPRND_1[17] => G[17].IN0
OPRND_1[17] => P[17].IN0
OPRND_1[18] => SUM[18].IN0
OPRND_1[18] => G[18].IN0
OPRND_1[18] => P[18].IN0
OPRND_1[19] => SUM[19].IN0
OPRND_1[19] => G[19].IN0
OPRND_1[19] => P[19].IN0
OPRND_1[20] => SUM[20].IN0
OPRND_1[20] => G[20].IN0
OPRND_1[20] => P[20].IN0
OPRND_1[21] => SUM[21].IN0
OPRND_1[21] => G[21].IN0
OPRND_1[21] => P[21].IN0
OPRND_1[22] => SUM[22].IN0
OPRND_1[22] => G[22].IN0
OPRND_1[22] => P[22].IN0
OPRND_1[23] => SUM[23].IN0
OPRND_1[23] => G[23].IN0
OPRND_1[23] => P[23].IN0
OPRND_1[24] => SUM[24].IN0
OPRND_1[24] => G[24].IN0
OPRND_1[24] => P[24].IN0
OPRND_1[25] => SUM[25].IN0
OPRND_1[25] => G[25].IN0
OPRND_1[25] => P[25].IN0
OPRND_1[26] => SUM[26].IN0
OPRND_1[26] => G[26].IN0
OPRND_1[26] => P[26].IN0
OPRND_1[27] => SUM[27].IN0
OPRND_1[27] => G[27].IN0
OPRND_1[27] => P[27].IN0
OPRND_1[28] => SUM[28].IN0
OPRND_1[28] => G[28].IN0
OPRND_1[28] => P[28].IN0
OPRND_1[29] => SUM[29].IN0
OPRND_1[29] => G[29].IN0
OPRND_1[29] => P[29].IN0
OPRND_1[30] => SUM[30].IN0
OPRND_1[30] => G[30].IN0
OPRND_1[30] => P[30].IN0
OPRND_1[31] => SUM[31].IN0
OPRND_1[31] => G[31].IN0
OPRND_1[31] => P[31].IN0
OPRND_2[0] => SUM[0].IN1
OPRND_2[0] => G[0].IN1
OPRND_2[0] => P[0].IN1
OPRND_2[1] => SUM[1].IN1
OPRND_2[1] => G[1].IN1
OPRND_2[1] => P[1].IN1
OPRND_2[2] => SUM[2].IN1
OPRND_2[2] => G[2].IN1
OPRND_2[2] => P[2].IN1
OPRND_2[3] => SUM[3].IN1
OPRND_2[3] => G[3].IN1
OPRND_2[3] => P[3].IN1
OPRND_2[4] => SUM[4].IN1
OPRND_2[4] => G[4].IN1
OPRND_2[4] => P[4].IN1
OPRND_2[5] => SUM[5].IN1
OPRND_2[5] => G[5].IN1
OPRND_2[5] => P[5].IN1
OPRND_2[6] => SUM[6].IN1
OPRND_2[6] => G[6].IN1
OPRND_2[6] => P[6].IN1
OPRND_2[7] => SUM[7].IN1
OPRND_2[7] => G[7].IN1
OPRND_2[7] => P[7].IN1
OPRND_2[8] => SUM[8].IN1
OPRND_2[8] => G[8].IN1
OPRND_2[8] => P[8].IN1
OPRND_2[9] => SUM[9].IN1
OPRND_2[9] => G[9].IN1
OPRND_2[9] => P[9].IN1
OPRND_2[10] => SUM[10].IN1
OPRND_2[10] => G[10].IN1
OPRND_2[10] => P[10].IN1
OPRND_2[11] => SUM[11].IN1
OPRND_2[11] => G[11].IN1
OPRND_2[11] => P[11].IN1
OPRND_2[12] => SUM[12].IN1
OPRND_2[12] => G[12].IN1
OPRND_2[12] => P[12].IN1
OPRND_2[13] => SUM[13].IN1
OPRND_2[13] => G[13].IN1
OPRND_2[13] => P[13].IN1
OPRND_2[14] => SUM[14].IN1
OPRND_2[14] => G[14].IN1
OPRND_2[14] => P[14].IN1
OPRND_2[15] => SUM[15].IN1
OPRND_2[15] => G[15].IN1
OPRND_2[15] => P[15].IN1
OPRND_2[16] => SUM[16].IN1
OPRND_2[16] => G[16].IN1
OPRND_2[16] => P[16].IN1
OPRND_2[17] => SUM[17].IN1
OPRND_2[17] => G[17].IN1
OPRND_2[17] => P[17].IN1
OPRND_2[18] => SUM[18].IN1
OPRND_2[18] => G[18].IN1
OPRND_2[18] => P[18].IN1
OPRND_2[19] => SUM[19].IN1
OPRND_2[19] => G[19].IN1
OPRND_2[19] => P[19].IN1
OPRND_2[20] => SUM[20].IN1
OPRND_2[20] => G[20].IN1
OPRND_2[20] => P[20].IN1
OPRND_2[21] => SUM[21].IN1
OPRND_2[21] => G[21].IN1
OPRND_2[21] => P[21].IN1
OPRND_2[22] => SUM[22].IN1
OPRND_2[22] => G[22].IN1
OPRND_2[22] => P[22].IN1
OPRND_2[23] => SUM[23].IN1
OPRND_2[23] => G[23].IN1
OPRND_2[23] => P[23].IN1
OPRND_2[24] => SUM[24].IN1
OPRND_2[24] => G[24].IN1
OPRND_2[24] => P[24].IN1
OPRND_2[25] => SUM[25].IN1
OPRND_2[25] => G[25].IN1
OPRND_2[25] => P[25].IN1
OPRND_2[26] => SUM[26].IN1
OPRND_2[26] => G[26].IN1
OPRND_2[26] => P[26].IN1
OPRND_2[27] => SUM[27].IN1
OPRND_2[27] => G[27].IN1
OPRND_2[27] => P[27].IN1
OPRND_2[28] => SUM[28].IN1
OPRND_2[28] => G[28].IN1
OPRND_2[28] => P[28].IN1
OPRND_2[29] => SUM[29].IN1
OPRND_2[29] => G[29].IN1
OPRND_2[29] => P[29].IN1
OPRND_2[30] => SUM[30].IN1
OPRND_2[30] => G[30].IN1
OPRND_2[30] => P[30].IN1
OPRND_2[31] => SUM[31].IN1
OPRND_2[31] => G[31].IN1
OPRND_2[31] => P[31].IN1
C_IN => C.IN1
C_IN => RESULT.IN1
RESULT[0] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[1] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[2] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[3] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[4] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[5] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[6] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[7] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[8] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[9] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[10] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[11] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[12] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[13] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[14] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[15] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[16] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[17] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[18] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[19] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[20] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[21] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[22] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[23] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[24] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[25] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[26] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[27] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[28] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[29] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[30] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[31] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
C_OUT <= C_OUT.DB_MAX_OUTPUT_PORT_TYPE


|top_level_design|cla_32:cla_32_2
OPRND_1[0] => SUM[0].IN0
OPRND_1[0] => G[0].IN0
OPRND_1[0] => P[0].IN0
OPRND_1[1] => SUM[1].IN0
OPRND_1[1] => G[1].IN0
OPRND_1[1] => P[1].IN0
OPRND_1[2] => SUM[2].IN0
OPRND_1[2] => G[2].IN0
OPRND_1[2] => P[2].IN0
OPRND_1[3] => SUM[3].IN0
OPRND_1[3] => G[3].IN0
OPRND_1[3] => P[3].IN0
OPRND_1[4] => SUM[4].IN0
OPRND_1[4] => G[4].IN0
OPRND_1[4] => P[4].IN0
OPRND_1[5] => SUM[5].IN0
OPRND_1[5] => G[5].IN0
OPRND_1[5] => P[5].IN0
OPRND_1[6] => SUM[6].IN0
OPRND_1[6] => G[6].IN0
OPRND_1[6] => P[6].IN0
OPRND_1[7] => SUM[7].IN0
OPRND_1[7] => G[7].IN0
OPRND_1[7] => P[7].IN0
OPRND_1[8] => SUM[8].IN0
OPRND_1[8] => G[8].IN0
OPRND_1[8] => P[8].IN0
OPRND_1[9] => SUM[9].IN0
OPRND_1[9] => G[9].IN0
OPRND_1[9] => P[9].IN0
OPRND_1[10] => SUM[10].IN0
OPRND_1[10] => G[10].IN0
OPRND_1[10] => P[10].IN0
OPRND_1[11] => SUM[11].IN0
OPRND_1[11] => G[11].IN0
OPRND_1[11] => P[11].IN0
OPRND_1[12] => SUM[12].IN0
OPRND_1[12] => G[12].IN0
OPRND_1[12] => P[12].IN0
OPRND_1[13] => SUM[13].IN0
OPRND_1[13] => G[13].IN0
OPRND_1[13] => P[13].IN0
OPRND_1[14] => SUM[14].IN0
OPRND_1[14] => G[14].IN0
OPRND_1[14] => P[14].IN0
OPRND_1[15] => SUM[15].IN0
OPRND_1[15] => G[15].IN0
OPRND_1[15] => P[15].IN0
OPRND_1[16] => SUM[16].IN0
OPRND_1[16] => G[16].IN0
OPRND_1[16] => P[16].IN0
OPRND_1[17] => SUM[17].IN0
OPRND_1[17] => G[17].IN0
OPRND_1[17] => P[17].IN0
OPRND_1[18] => SUM[18].IN0
OPRND_1[18] => G[18].IN0
OPRND_1[18] => P[18].IN0
OPRND_1[19] => SUM[19].IN0
OPRND_1[19] => G[19].IN0
OPRND_1[19] => P[19].IN0
OPRND_1[20] => SUM[20].IN0
OPRND_1[20] => G[20].IN0
OPRND_1[20] => P[20].IN0
OPRND_1[21] => SUM[21].IN0
OPRND_1[21] => G[21].IN0
OPRND_1[21] => P[21].IN0
OPRND_1[22] => SUM[22].IN0
OPRND_1[22] => G[22].IN0
OPRND_1[22] => P[22].IN0
OPRND_1[23] => SUM[23].IN0
OPRND_1[23] => G[23].IN0
OPRND_1[23] => P[23].IN0
OPRND_1[24] => SUM[24].IN0
OPRND_1[24] => G[24].IN0
OPRND_1[24] => P[24].IN0
OPRND_1[25] => SUM[25].IN0
OPRND_1[25] => G[25].IN0
OPRND_1[25] => P[25].IN0
OPRND_1[26] => SUM[26].IN0
OPRND_1[26] => G[26].IN0
OPRND_1[26] => P[26].IN0
OPRND_1[27] => SUM[27].IN0
OPRND_1[27] => G[27].IN0
OPRND_1[27] => P[27].IN0
OPRND_1[28] => SUM[28].IN0
OPRND_1[28] => G[28].IN0
OPRND_1[28] => P[28].IN0
OPRND_1[29] => SUM[29].IN0
OPRND_1[29] => G[29].IN0
OPRND_1[29] => P[29].IN0
OPRND_1[30] => SUM[30].IN0
OPRND_1[30] => G[30].IN0
OPRND_1[30] => P[30].IN0
OPRND_1[31] => SUM[31].IN0
OPRND_1[31] => G[31].IN0
OPRND_1[31] => P[31].IN0
OPRND_2[0] => SUM[0].IN1
OPRND_2[0] => G[0].IN1
OPRND_2[0] => P[0].IN1
OPRND_2[1] => SUM[1].IN1
OPRND_2[1] => G[1].IN1
OPRND_2[1] => P[1].IN1
OPRND_2[2] => SUM[2].IN1
OPRND_2[2] => G[2].IN1
OPRND_2[2] => P[2].IN1
OPRND_2[3] => SUM[3].IN1
OPRND_2[3] => G[3].IN1
OPRND_2[3] => P[3].IN1
OPRND_2[4] => SUM[4].IN1
OPRND_2[4] => G[4].IN1
OPRND_2[4] => P[4].IN1
OPRND_2[5] => SUM[5].IN1
OPRND_2[5] => G[5].IN1
OPRND_2[5] => P[5].IN1
OPRND_2[6] => SUM[6].IN1
OPRND_2[6] => G[6].IN1
OPRND_2[6] => P[6].IN1
OPRND_2[7] => SUM[7].IN1
OPRND_2[7] => G[7].IN1
OPRND_2[7] => P[7].IN1
OPRND_2[8] => SUM[8].IN1
OPRND_2[8] => G[8].IN1
OPRND_2[8] => P[8].IN1
OPRND_2[9] => SUM[9].IN1
OPRND_2[9] => G[9].IN1
OPRND_2[9] => P[9].IN1
OPRND_2[10] => SUM[10].IN1
OPRND_2[10] => G[10].IN1
OPRND_2[10] => P[10].IN1
OPRND_2[11] => SUM[11].IN1
OPRND_2[11] => G[11].IN1
OPRND_2[11] => P[11].IN1
OPRND_2[12] => SUM[12].IN1
OPRND_2[12] => G[12].IN1
OPRND_2[12] => P[12].IN1
OPRND_2[13] => SUM[13].IN1
OPRND_2[13] => G[13].IN1
OPRND_2[13] => P[13].IN1
OPRND_2[14] => SUM[14].IN1
OPRND_2[14] => G[14].IN1
OPRND_2[14] => P[14].IN1
OPRND_2[15] => SUM[15].IN1
OPRND_2[15] => G[15].IN1
OPRND_2[15] => P[15].IN1
OPRND_2[16] => SUM[16].IN1
OPRND_2[16] => G[16].IN1
OPRND_2[16] => P[16].IN1
OPRND_2[17] => SUM[17].IN1
OPRND_2[17] => G[17].IN1
OPRND_2[17] => P[17].IN1
OPRND_2[18] => SUM[18].IN1
OPRND_2[18] => G[18].IN1
OPRND_2[18] => P[18].IN1
OPRND_2[19] => SUM[19].IN1
OPRND_2[19] => G[19].IN1
OPRND_2[19] => P[19].IN1
OPRND_2[20] => SUM[20].IN1
OPRND_2[20] => G[20].IN1
OPRND_2[20] => P[20].IN1
OPRND_2[21] => SUM[21].IN1
OPRND_2[21] => G[21].IN1
OPRND_2[21] => P[21].IN1
OPRND_2[22] => SUM[22].IN1
OPRND_2[22] => G[22].IN1
OPRND_2[22] => P[22].IN1
OPRND_2[23] => SUM[23].IN1
OPRND_2[23] => G[23].IN1
OPRND_2[23] => P[23].IN1
OPRND_2[24] => SUM[24].IN1
OPRND_2[24] => G[24].IN1
OPRND_2[24] => P[24].IN1
OPRND_2[25] => SUM[25].IN1
OPRND_2[25] => G[25].IN1
OPRND_2[25] => P[25].IN1
OPRND_2[26] => SUM[26].IN1
OPRND_2[26] => G[26].IN1
OPRND_2[26] => P[26].IN1
OPRND_2[27] => SUM[27].IN1
OPRND_2[27] => G[27].IN1
OPRND_2[27] => P[27].IN1
OPRND_2[28] => SUM[28].IN1
OPRND_2[28] => G[28].IN1
OPRND_2[28] => P[28].IN1
OPRND_2[29] => SUM[29].IN1
OPRND_2[29] => G[29].IN1
OPRND_2[29] => P[29].IN1
OPRND_2[30] => SUM[30].IN1
OPRND_2[30] => G[30].IN1
OPRND_2[30] => P[30].IN1
OPRND_2[31] => SUM[31].IN1
OPRND_2[31] => G[31].IN1
OPRND_2[31] => P[31].IN1
C_IN => C.IN1
C_IN => RESULT.IN1
RESULT[0] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[1] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[2] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[3] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[4] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[5] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[6] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[7] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[8] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[9] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[10] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[11] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[12] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[13] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[14] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[15] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[16] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[17] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[18] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[19] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[20] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[21] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[22] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[23] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[24] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[25] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[26] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[27] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[28] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[29] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[30] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
RESULT[31] <= RESULT.DB_MAX_OUTPUT_PORT_TYPE
C_OUT <= C_OUT.DB_MAX_OUTPUT_PORT_TYPE


|top_level_design|comparator:comparator_1
D_1[0] => Equal0.IN31
D_1[1] => Equal0.IN30
D_1[2] => Equal0.IN29
D_1[3] => Equal0.IN28
D_1[4] => Equal0.IN27
D_1[5] => Equal0.IN26
D_1[6] => Equal0.IN25
D_1[7] => Equal0.IN24
D_1[8] => Equal0.IN23
D_1[9] => Equal0.IN22
D_1[10] => Equal0.IN21
D_1[11] => Equal0.IN20
D_1[12] => Equal0.IN19
D_1[13] => Equal0.IN18
D_1[14] => Equal0.IN17
D_1[15] => Equal0.IN16
D_1[16] => Equal0.IN15
D_1[17] => Equal0.IN14
D_1[18] => Equal0.IN13
D_1[19] => Equal0.IN12
D_1[20] => Equal0.IN11
D_1[21] => Equal0.IN10
D_1[22] => Equal0.IN9
D_1[23] => Equal0.IN8
D_1[24] => Equal0.IN7
D_1[25] => Equal0.IN6
D_1[26] => Equal0.IN5
D_1[27] => Equal0.IN4
D_1[28] => Equal0.IN3
D_1[29] => Equal0.IN2
D_1[30] => Equal0.IN1
D_1[31] => Equal0.IN0
D_2[0] => Equal0.IN63
D_2[1] => Equal0.IN62
D_2[2] => Equal0.IN61
D_2[3] => Equal0.IN60
D_2[4] => Equal0.IN59
D_2[5] => Equal0.IN58
D_2[6] => Equal0.IN57
D_2[7] => Equal0.IN56
D_2[8] => Equal0.IN55
D_2[9] => Equal0.IN54
D_2[10] => Equal0.IN53
D_2[11] => Equal0.IN52
D_2[12] => Equal0.IN51
D_2[13] => Equal0.IN50
D_2[14] => Equal0.IN49
D_2[15] => Equal0.IN48
D_2[16] => Equal0.IN47
D_2[17] => Equal0.IN46
D_2[18] => Equal0.IN45
D_2[19] => Equal0.IN44
D_2[20] => Equal0.IN43
D_2[21] => Equal0.IN42
D_2[22] => Equal0.IN41
D_2[23] => Equal0.IN40
D_2[24] => Equal0.IN39
D_2[25] => Equal0.IN38
D_2[26] => Equal0.IN37
D_2[27] => Equal0.IN36
D_2[28] => Equal0.IN35
D_2[29] => Equal0.IN34
D_2[30] => Equal0.IN33
D_2[31] => Equal0.IN32
EQ <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_design|CU:cu_1
OP_In[0] => Equal0.IN11
OP_In[0] => Mux2.IN69
OP_In[0] => Mux3.IN69
OP_In[0] => Mux4.IN69
OP_In[0] => Mux5.IN69
OP_In[0] => Mux6.IN69
OP_In[0] => Mux7.IN69
OP_In[0] => Mux8.IN69
OP_In[1] => Equal0.IN10
OP_In[1] => Mux2.IN68
OP_In[1] => Mux3.IN68
OP_In[1] => Mux4.IN68
OP_In[1] => Mux5.IN68
OP_In[1] => Mux6.IN68
OP_In[1] => Mux7.IN68
OP_In[1] => Mux8.IN68
OP_In[2] => Equal0.IN9
OP_In[2] => Mux2.IN67
OP_In[2] => Mux3.IN67
OP_In[2] => Mux4.IN67
OP_In[2] => Mux5.IN67
OP_In[2] => Mux6.IN67
OP_In[2] => Mux7.IN67
OP_In[2] => Mux8.IN67
OP_In[3] => Equal0.IN8
OP_In[3] => Mux2.IN66
OP_In[3] => Mux3.IN66
OP_In[3] => Mux4.IN66
OP_In[3] => Mux5.IN66
OP_In[3] => Mux6.IN66
OP_In[3] => Mux7.IN66
OP_In[3] => Mux8.IN66
OP_In[4] => Equal0.IN7
OP_In[4] => Mux2.IN65
OP_In[4] => Mux3.IN65
OP_In[4] => Mux4.IN65
OP_In[4] => Mux5.IN65
OP_In[4] => Mux6.IN65
OP_In[4] => Mux7.IN65
OP_In[4] => Mux8.IN65
OP_In[5] => Equal0.IN6
OP_In[5] => Mux2.IN64
OP_In[5] => Mux3.IN64
OP_In[5] => Mux4.IN64
OP_In[5] => Mux5.IN64
OP_In[5] => Mux6.IN64
OP_In[5] => Mux7.IN64
OP_In[5] => Mux8.IN64
FUNCT_In[0] => Mux0.IN36
FUNCT_In[0] => Mux1.IN69
FUNCT_In[1] => Mux1.IN68
FUNCT_In[2] => Mux0.IN35
FUNCT_In[2] => Mux1.IN67
FUNCT_In[3] => Mux0.IN34
FUNCT_In[3] => Mux1.IN66
FUNCT_In[4] => Mux0.IN33
FUNCT_In[4] => Mux1.IN65
FUNCT_In[5] => Mux0.IN32
FUNCT_In[5] => Mux1.IN64
Sig_Jmp <= OUT_sig.DB_MAX_OUTPUT_PORT_TYPE
Sig_Bne <= OUT_sig.DB_MAX_OUTPUT_PORT_TYPE
Sig_Branch <= OUT_sig.DB_MAX_OUTPUT_PORT_TYPE
Sig_MemtoReg <= OUT_sig.DB_MAX_OUTPUT_PORT_TYPE
Sig_MemRead <= OUT_sig.DB_MAX_OUTPUT_PORT_TYPE
Sig_MemWrite <= OUT_sig.DB_MAX_OUTPUT_PORT_TYPE
Sig_RegDest[0] <= OUT_sig.DB_MAX_OUTPUT_PORT_TYPE
Sig_RegDest[1] <= <GND>
Sig_RegWrite <= OUT_sig.DB_MAX_OUTPUT_PORT_TYPE
Sig_ALUSrc <= OUT_sig.DB_MAX_OUTPUT_PORT_TYPE
Sig_ALUCtrl <= OUT_sig.DB_MAX_OUTPUT_PORT_TYPE


|top_level_design|data_memory:data_memory_1
ADDR[0] => altsyncram:altsyncram_component.address_a[0]
ADDR[1] => altsyncram:altsyncram_component.address_a[1]
ADDR[2] => altsyncram:altsyncram_component.address_a[2]
ADDR[3] => altsyncram:altsyncram_component.address_a[3]
ADDR[4] => altsyncram:altsyncram_component.address_a[4]
ADDR[5] => altsyncram:altsyncram_component.address_a[5]
ADDR[6] => altsyncram:altsyncram_component.address_a[6]
ADDR[7] => altsyncram:altsyncram_component.address_a[7]
WR_EN => altsyncram:altsyncram_component.wren_a
RD_EN => altsyncram:altsyncram_component.rden_a
clock => altsyncram:altsyncram_component.clock0
RD_Data[0] <= altsyncram:altsyncram_component.q_a[0]
RD_Data[1] <= altsyncram:altsyncram_component.q_a[1]
RD_Data[2] <= altsyncram:altsyncram_component.q_a[2]
RD_Data[3] <= altsyncram:altsyncram_component.q_a[3]
RD_Data[4] <= altsyncram:altsyncram_component.q_a[4]
RD_Data[5] <= altsyncram:altsyncram_component.q_a[5]
RD_Data[6] <= altsyncram:altsyncram_component.q_a[6]
RD_Data[7] <= altsyncram:altsyncram_component.q_a[7]
WR_Data[0] => altsyncram:altsyncram_component.data_a[0]
WR_Data[1] => altsyncram:altsyncram_component.data_a[1]
WR_Data[2] => altsyncram:altsyncram_component.data_a[2]
WR_Data[3] => altsyncram:altsyncram_component.data_a[3]
WR_Data[4] => altsyncram:altsyncram_component.data_a[4]
WR_Data[5] => altsyncram:altsyncram_component.data_a[5]
WR_Data[6] => altsyncram:altsyncram_component.data_a[6]
WR_Data[7] => altsyncram:altsyncram_component.data_a[7]


|top_level_design|data_memory:data_memory_1|altsyncram:altsyncram_component
wren_a => altsyncram_72r:auto_generated.wren_a
rden_a => altsyncram_72r:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_72r:auto_generated.data_a[0]
data_a[1] => altsyncram_72r:auto_generated.data_a[1]
data_a[2] => altsyncram_72r:auto_generated.data_a[2]
data_a[3] => altsyncram_72r:auto_generated.data_a[3]
data_a[4] => altsyncram_72r:auto_generated.data_a[4]
data_a[5] => altsyncram_72r:auto_generated.data_a[5]
data_a[6] => altsyncram_72r:auto_generated.data_a[6]
data_a[7] => altsyncram_72r:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_72r:auto_generated.address_a[0]
address_a[1] => altsyncram_72r:auto_generated.address_a[1]
address_a[2] => altsyncram_72r:auto_generated.address_a[2]
address_a[3] => altsyncram_72r:auto_generated.address_a[3]
address_a[4] => altsyncram_72r:auto_generated.address_a[4]
address_a[5] => altsyncram_72r:auto_generated.address_a[5]
address_a[6] => altsyncram_72r:auto_generated.address_a[6]
address_a[7] => altsyncram_72r:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_72r:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_72r:auto_generated.q_a[0]
q_a[1] <= altsyncram_72r:auto_generated.q_a[1]
q_a[2] <= altsyncram_72r:auto_generated.q_a[2]
q_a[3] <= altsyncram_72r:auto_generated.q_a[3]
q_a[4] <= altsyncram_72r:auto_generated.q_a[4]
q_a[5] <= altsyncram_72r:auto_generated.q_a[5]
q_a[6] <= altsyncram_72r:auto_generated.q_a[6]
q_a[7] <= altsyncram_72r:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level_design|data_memory:data_memory_1|altsyncram:altsyncram_component|altsyncram_72r:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
rden_a => ram_block1a0.PORTARE
rden_a => ram_block1a1.PORTARE
rden_a => ram_block1a2.PORTARE
rden_a => ram_block1a3.PORTARE
rden_a => ram_block1a4.PORTARE
rden_a => ram_block1a5.PORTARE
rden_a => ram_block1a6.PORTARE
rden_a => ram_block1a7.PORTARE
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|top_level_design|instruction_memory:instruction_memory_1
ADDR[0] => altsyncram:altsyncram_component.address_a[0]
ADDR[1] => altsyncram:altsyncram_component.address_a[1]
ADDR[2] => altsyncram:altsyncram_component.address_a[2]
ADDR[3] => altsyncram:altsyncram_component.address_a[3]
ADDR[4] => altsyncram:altsyncram_component.address_a[4]
ADDR[5] => altsyncram:altsyncram_component.address_a[5]
ADDR[6] => altsyncram:altsyncram_component.address_a[6]
ADDR[7] => altsyncram:altsyncram_component.address_a[7]
ADDR[8] => altsyncram:altsyncram_component.address_a[8]
ADDR[9] => altsyncram:altsyncram_component.address_a[9]
ADDR[10] => altsyncram:altsyncram_component.address_a[10]
ADDR[11] => altsyncram:altsyncram_component.address_a[11]
ADDR[12] => altsyncram:altsyncram_component.address_a[12]
ADDR[13] => altsyncram:altsyncram_component.address_a[13]
ADDR[14] => altsyncram:altsyncram_component.address_a[14]
ADDR[15] => altsyncram:altsyncram_component.address_a[15]
clock => altsyncram:altsyncram_component.clock0
INSTR[0] <= altsyncram:altsyncram_component.q_a[0]
INSTR[1] <= altsyncram:altsyncram_component.q_a[1]
INSTR[2] <= altsyncram:altsyncram_component.q_a[2]
INSTR[3] <= altsyncram:altsyncram_component.q_a[3]
INSTR[4] <= altsyncram:altsyncram_component.q_a[4]
INSTR[5] <= altsyncram:altsyncram_component.q_a[5]
INSTR[6] <= altsyncram:altsyncram_component.q_a[6]
INSTR[7] <= altsyncram:altsyncram_component.q_a[7]
INSTR[8] <= altsyncram:altsyncram_component.q_a[8]
INSTR[9] <= altsyncram:altsyncram_component.q_a[9]
INSTR[10] <= altsyncram:altsyncram_component.q_a[10]
INSTR[11] <= altsyncram:altsyncram_component.q_a[11]
INSTR[12] <= altsyncram:altsyncram_component.q_a[12]
INSTR[13] <= altsyncram:altsyncram_component.q_a[13]
INSTR[14] <= altsyncram:altsyncram_component.q_a[14]
INSTR[15] <= altsyncram:altsyncram_component.q_a[15]
INSTR[16] <= altsyncram:altsyncram_component.q_a[16]
INSTR[17] <= altsyncram:altsyncram_component.q_a[17]
INSTR[18] <= altsyncram:altsyncram_component.q_a[18]
INSTR[19] <= altsyncram:altsyncram_component.q_a[19]
INSTR[20] <= altsyncram:altsyncram_component.q_a[20]
INSTR[21] <= altsyncram:altsyncram_component.q_a[21]
INSTR[22] <= altsyncram:altsyncram_component.q_a[22]
INSTR[23] <= altsyncram:altsyncram_component.q_a[23]
INSTR[24] <= altsyncram:altsyncram_component.q_a[24]
INSTR[25] <= altsyncram:altsyncram_component.q_a[25]
INSTR[26] <= altsyncram:altsyncram_component.q_a[26]
INSTR[27] <= altsyncram:altsyncram_component.q_a[27]
INSTR[28] <= altsyncram:altsyncram_component.q_a[28]
INSTR[29] <= altsyncram:altsyncram_component.q_a[29]
INSTR[30] <= altsyncram:altsyncram_component.q_a[30]
INSTR[31] <= altsyncram:altsyncram_component.q_a[31]


|top_level_design|instruction_memory:instruction_memory_1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2co:auto_generated.address_a[0]
address_a[1] => altsyncram_2co:auto_generated.address_a[1]
address_a[2] => altsyncram_2co:auto_generated.address_a[2]
address_a[3] => altsyncram_2co:auto_generated.address_a[3]
address_a[4] => altsyncram_2co:auto_generated.address_a[4]
address_a[5] => altsyncram_2co:auto_generated.address_a[5]
address_a[6] => altsyncram_2co:auto_generated.address_a[6]
address_a[7] => altsyncram_2co:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2co:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2co:auto_generated.q_a[0]
q_a[1] <= altsyncram_2co:auto_generated.q_a[1]
q_a[2] <= altsyncram_2co:auto_generated.q_a[2]
q_a[3] <= altsyncram_2co:auto_generated.q_a[3]
q_a[4] <= altsyncram_2co:auto_generated.q_a[4]
q_a[5] <= altsyncram_2co:auto_generated.q_a[5]
q_a[6] <= altsyncram_2co:auto_generated.q_a[6]
q_a[7] <= altsyncram_2co:auto_generated.q_a[7]
q_a[8] <= altsyncram_2co:auto_generated.q_a[8]
q_a[9] <= altsyncram_2co:auto_generated.q_a[9]
q_a[10] <= altsyncram_2co:auto_generated.q_a[10]
q_a[11] <= altsyncram_2co:auto_generated.q_a[11]
q_a[12] <= altsyncram_2co:auto_generated.q_a[12]
q_a[13] <= altsyncram_2co:auto_generated.q_a[13]
q_a[14] <= altsyncram_2co:auto_generated.q_a[14]
q_a[15] <= altsyncram_2co:auto_generated.q_a[15]
q_a[16] <= altsyncram_2co:auto_generated.q_a[16]
q_a[17] <= altsyncram_2co:auto_generated.q_a[17]
q_a[18] <= altsyncram_2co:auto_generated.q_a[18]
q_a[19] <= altsyncram_2co:auto_generated.q_a[19]
q_a[20] <= altsyncram_2co:auto_generated.q_a[20]
q_a[21] <= altsyncram_2co:auto_generated.q_a[21]
q_a[22] <= altsyncram_2co:auto_generated.q_a[22]
q_a[23] <= altsyncram_2co:auto_generated.q_a[23]
q_a[24] <= altsyncram_2co:auto_generated.q_a[24]
q_a[25] <= altsyncram_2co:auto_generated.q_a[25]
q_a[26] <= altsyncram_2co:auto_generated.q_a[26]
q_a[27] <= altsyncram_2co:auto_generated.q_a[27]
q_a[28] <= altsyncram_2co:auto_generated.q_a[28]
q_a[29] <= altsyncram_2co:auto_generated.q_a[29]
q_a[30] <= altsyncram_2co:auto_generated.q_a[30]
q_a[31] <= altsyncram_2co:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|top_level_design|instruction_memory:instruction_memory_1|altsyncram:altsyncram_component|altsyncram_2co:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|top_level_design|lshift_26_28:lshift_26_28_1
D_IN[0] => D_OUT[2].DATAIN
D_IN[1] => D_OUT[3].DATAIN
D_IN[2] => D_OUT[4].DATAIN
D_IN[3] => D_OUT[5].DATAIN
D_IN[4] => D_OUT[6].DATAIN
D_IN[5] => D_OUT[7].DATAIN
D_IN[6] => D_OUT[8].DATAIN
D_IN[7] => D_OUT[9].DATAIN
D_IN[8] => D_OUT[10].DATAIN
D_IN[9] => D_OUT[11].DATAIN
D_IN[10] => D_OUT[12].DATAIN
D_IN[11] => D_OUT[13].DATAIN
D_IN[12] => D_OUT[14].DATAIN
D_IN[13] => D_OUT[15].DATAIN
D_IN[14] => D_OUT[16].DATAIN
D_IN[15] => D_OUT[17].DATAIN
D_IN[16] => D_OUT[18].DATAIN
D_IN[17] => D_OUT[19].DATAIN
D_IN[18] => D_OUT[20].DATAIN
D_IN[19] => D_OUT[21].DATAIN
D_IN[20] => D_OUT[22].DATAIN
D_IN[21] => D_OUT[23].DATAIN
D_IN[22] => D_OUT[24].DATAIN
D_IN[23] => D_OUT[25].DATAIN
D_IN[24] => D_OUT[26].DATAIN
D_IN[25] => D_OUT[27].DATAIN
D_OUT[0] <= <GND>
D_OUT[1] <= <GND>
D_OUT[2] <= D_IN[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= D_IN[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= D_IN[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= D_IN[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= D_IN[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= D_IN[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= D_IN[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= D_IN[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= D_IN[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= D_IN[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= D_IN[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= D_IN[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= D_IN[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= D_IN[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= D_IN[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= D_IN[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= D_IN[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= D_IN[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= D_IN[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= D_IN[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= D_IN[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= D_IN[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= D_IN[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= D_IN[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= D_IN[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= D_IN[25].DB_MAX_OUTPUT_PORT_TYPE


|top_level_design|lshift_32_32:lshift_32_32_1
D_IN[0] => D_OUT[2].DATAIN
D_IN[1] => D_OUT[3].DATAIN
D_IN[2] => D_OUT[4].DATAIN
D_IN[3] => D_OUT[5].DATAIN
D_IN[4] => D_OUT[6].DATAIN
D_IN[5] => D_OUT[7].DATAIN
D_IN[6] => D_OUT[8].DATAIN
D_IN[7] => D_OUT[9].DATAIN
D_IN[8] => D_OUT[10].DATAIN
D_IN[9] => D_OUT[11].DATAIN
D_IN[10] => D_OUT[12].DATAIN
D_IN[11] => D_OUT[13].DATAIN
D_IN[12] => D_OUT[14].DATAIN
D_IN[13] => D_OUT[15].DATAIN
D_IN[14] => D_OUT[16].DATAIN
D_IN[15] => D_OUT[17].DATAIN
D_IN[16] => D_OUT[18].DATAIN
D_IN[17] => D_OUT[19].DATAIN
D_IN[18] => D_OUT[20].DATAIN
D_IN[19] => D_OUT[21].DATAIN
D_IN[20] => D_OUT[22].DATAIN
D_IN[21] => D_OUT[23].DATAIN
D_IN[22] => D_OUT[24].DATAIN
D_IN[23] => D_OUT[25].DATAIN
D_IN[24] => D_OUT[26].DATAIN
D_IN[25] => D_OUT[27].DATAIN
D_IN[26] => D_OUT[28].DATAIN
D_IN[27] => D_OUT[29].DATAIN
D_IN[28] => D_OUT[30].DATAIN
D_IN[29] => D_OUT[31].DATAIN
D_IN[30] => ~NO_FANOUT~
D_IN[31] => ~NO_FANOUT~
D_OUT[0] <= <GND>
D_OUT[1] <= <GND>
D_OUT[2] <= D_IN[0].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[3] <= D_IN[1].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[4] <= D_IN[2].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[5] <= D_IN[3].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[6] <= D_IN[4].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[7] <= D_IN[5].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[8] <= D_IN[6].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[9] <= D_IN[7].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[10] <= D_IN[8].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[11] <= D_IN[9].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[12] <= D_IN[10].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[13] <= D_IN[11].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[14] <= D_IN[12].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[15] <= D_IN[13].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[16] <= D_IN[14].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[17] <= D_IN[15].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[18] <= D_IN[16].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[19] <= D_IN[17].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[20] <= D_IN[18].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[21] <= D_IN[19].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[22] <= D_IN[20].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[23] <= D_IN[21].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[24] <= D_IN[22].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[25] <= D_IN[23].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[26] <= D_IN[24].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[27] <= D_IN[25].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[28] <= D_IN[26].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[29] <= D_IN[27].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[30] <= D_IN[28].DB_MAX_OUTPUT_PORT_TYPE
D_OUT[31] <= D_IN[29].DB_MAX_OUTPUT_PORT_TYPE


|top_level_design|mux_2to1_32bit:mux_2to1_32bit_1
D1[0] => Y.DATAB
D1[1] => Y.DATAB
D1[2] => Y.DATAB
D1[3] => Y.DATAB
D1[4] => Y.DATAB
D1[5] => Y.DATAB
D1[6] => Y.DATAB
D1[7] => Y.DATAB
D1[8] => Y.DATAB
D1[9] => Y.DATAB
D1[10] => Y.DATAB
D1[11] => Y.DATAB
D1[12] => Y.DATAB
D1[13] => Y.DATAB
D1[14] => Y.DATAB
D1[15] => Y.DATAB
D1[16] => Y.DATAB
D1[17] => Y.DATAB
D1[18] => Y.DATAB
D1[19] => Y.DATAB
D1[20] => Y.DATAB
D1[21] => Y.DATAB
D1[22] => Y.DATAB
D1[23] => Y.DATAB
D1[24] => Y.DATAB
D1[25] => Y.DATAB
D1[26] => Y.DATAB
D1[27] => Y.DATAB
D1[28] => Y.DATAB
D1[29] => Y.DATAB
D1[30] => Y.DATAB
D1[31] => Y.DATAB
D2[0] => Y.DATAA
D2[1] => Y.DATAA
D2[2] => Y.DATAA
D2[3] => Y.DATAA
D2[4] => Y.DATAA
D2[5] => Y.DATAA
D2[6] => Y.DATAA
D2[7] => Y.DATAA
D2[8] => Y.DATAA
D2[9] => Y.DATAA
D2[10] => Y.DATAA
D2[11] => Y.DATAA
D2[12] => Y.DATAA
D2[13] => Y.DATAA
D2[14] => Y.DATAA
D2[15] => Y.DATAA
D2[16] => Y.DATAA
D2[17] => Y.DATAA
D2[18] => Y.DATAA
D2[19] => Y.DATAA
D2[20] => Y.DATAA
D2[21] => Y.DATAA
D2[22] => Y.DATAA
D2[23] => Y.DATAA
D2[24] => Y.DATAA
D2[25] => Y.DATAA
D2[26] => Y.DATAA
D2[27] => Y.DATAA
D2[28] => Y.DATAA
D2[29] => Y.DATAA
D2[30] => Y.DATAA
D2[31] => Y.DATAA
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT


|top_level_design|mux_2to1_32bit:mux_2to1_32bit_2
D1[0] => Y.DATAB
D1[1] => Y.DATAB
D1[2] => Y.DATAB
D1[3] => Y.DATAB
D1[4] => Y.DATAB
D1[5] => Y.DATAB
D1[6] => Y.DATAB
D1[7] => Y.DATAB
D1[8] => Y.DATAB
D1[9] => Y.DATAB
D1[10] => Y.DATAB
D1[11] => Y.DATAB
D1[12] => Y.DATAB
D1[13] => Y.DATAB
D1[14] => Y.DATAB
D1[15] => Y.DATAB
D1[16] => Y.DATAB
D1[17] => Y.DATAB
D1[18] => Y.DATAB
D1[19] => Y.DATAB
D1[20] => Y.DATAB
D1[21] => Y.DATAB
D1[22] => Y.DATAB
D1[23] => Y.DATAB
D1[24] => Y.DATAB
D1[25] => Y.DATAB
D1[26] => Y.DATAB
D1[27] => Y.DATAB
D1[28] => Y.DATAB
D1[29] => Y.DATAB
D1[30] => Y.DATAB
D1[31] => Y.DATAB
D2[0] => Y.DATAA
D2[1] => Y.DATAA
D2[2] => Y.DATAA
D2[3] => Y.DATAA
D2[4] => Y.DATAA
D2[5] => Y.DATAA
D2[6] => Y.DATAA
D2[7] => Y.DATAA
D2[8] => Y.DATAA
D2[9] => Y.DATAA
D2[10] => Y.DATAA
D2[11] => Y.DATAA
D2[12] => Y.DATAA
D2[13] => Y.DATAA
D2[14] => Y.DATAA
D2[15] => Y.DATAA
D2[16] => Y.DATAA
D2[17] => Y.DATAA
D2[18] => Y.DATAA
D2[19] => Y.DATAA
D2[20] => Y.DATAA
D2[21] => Y.DATAA
D2[22] => Y.DATAA
D2[23] => Y.DATAA
D2[24] => Y.DATAA
D2[25] => Y.DATAA
D2[26] => Y.DATAA
D2[27] => Y.DATAA
D2[28] => Y.DATAA
D2[29] => Y.DATAA
D2[30] => Y.DATAA
D2[31] => Y.DATAA
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT


|top_level_design|mux_2to1_32bit:mux_2to1_32bit_3
D1[0] => Y.DATAB
D1[1] => Y.DATAB
D1[2] => Y.DATAB
D1[3] => Y.DATAB
D1[4] => Y.DATAB
D1[5] => Y.DATAB
D1[6] => Y.DATAB
D1[7] => Y.DATAB
D1[8] => Y.DATAB
D1[9] => Y.DATAB
D1[10] => Y.DATAB
D1[11] => Y.DATAB
D1[12] => Y.DATAB
D1[13] => Y.DATAB
D1[14] => Y.DATAB
D1[15] => Y.DATAB
D1[16] => Y.DATAB
D1[17] => Y.DATAB
D1[18] => Y.DATAB
D1[19] => Y.DATAB
D1[20] => Y.DATAB
D1[21] => Y.DATAB
D1[22] => Y.DATAB
D1[23] => Y.DATAB
D1[24] => Y.DATAB
D1[25] => Y.DATAB
D1[26] => Y.DATAB
D1[27] => Y.DATAB
D1[28] => Y.DATAB
D1[29] => Y.DATAB
D1[30] => Y.DATAB
D1[31] => Y.DATAB
D2[0] => Y.DATAA
D2[1] => Y.DATAA
D2[2] => Y.DATAA
D2[3] => Y.DATAA
D2[4] => Y.DATAA
D2[5] => Y.DATAA
D2[6] => Y.DATAA
D2[7] => Y.DATAA
D2[8] => Y.DATAA
D2[9] => Y.DATAA
D2[10] => Y.DATAA
D2[11] => Y.DATAA
D2[12] => Y.DATAA
D2[13] => Y.DATAA
D2[14] => Y.DATAA
D2[15] => Y.DATAA
D2[16] => Y.DATAA
D2[17] => Y.DATAA
D2[18] => Y.DATAA
D2[19] => Y.DATAA
D2[20] => Y.DATAA
D2[21] => Y.DATAA
D2[22] => Y.DATAA
D2[23] => Y.DATAA
D2[24] => Y.DATAA
D2[25] => Y.DATAA
D2[26] => Y.DATAA
D2[27] => Y.DATAA
D2[28] => Y.DATAA
D2[29] => Y.DATAA
D2[30] => Y.DATAA
D2[31] => Y.DATAA
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT


|top_level_design|mux_2to1_32bit:mux_2to1_32bit_4
D1[0] => Y.DATAB
D1[1] => Y.DATAB
D1[2] => Y.DATAB
D1[3] => Y.DATAB
D1[4] => Y.DATAB
D1[5] => Y.DATAB
D1[6] => Y.DATAB
D1[7] => Y.DATAB
D1[8] => Y.DATAB
D1[9] => Y.DATAB
D1[10] => Y.DATAB
D1[11] => Y.DATAB
D1[12] => Y.DATAB
D1[13] => Y.DATAB
D1[14] => Y.DATAB
D1[15] => Y.DATAB
D1[16] => Y.DATAB
D1[17] => Y.DATAB
D1[18] => Y.DATAB
D1[19] => Y.DATAB
D1[20] => Y.DATAB
D1[21] => Y.DATAB
D1[22] => Y.DATAB
D1[23] => Y.DATAB
D1[24] => Y.DATAB
D1[25] => Y.DATAB
D1[26] => Y.DATAB
D1[27] => Y.DATAB
D1[28] => Y.DATAB
D1[29] => Y.DATAB
D1[30] => Y.DATAB
D1[31] => Y.DATAB
D2[0] => Y.DATAA
D2[1] => Y.DATAA
D2[2] => Y.DATAA
D2[3] => Y.DATAA
D2[4] => Y.DATAA
D2[5] => Y.DATAA
D2[6] => Y.DATAA
D2[7] => Y.DATAA
D2[8] => Y.DATAA
D2[9] => Y.DATAA
D2[10] => Y.DATAA
D2[11] => Y.DATAA
D2[12] => Y.DATAA
D2[13] => Y.DATAA
D2[14] => Y.DATAA
D2[15] => Y.DATAA
D2[16] => Y.DATAA
D2[17] => Y.DATAA
D2[18] => Y.DATAA
D2[19] => Y.DATAA
D2[20] => Y.DATAA
D2[21] => Y.DATAA
D2[22] => Y.DATAA
D2[23] => Y.DATAA
D2[24] => Y.DATAA
D2[25] => Y.DATAA
D2[26] => Y.DATAA
D2[27] => Y.DATAA
D2[28] => Y.DATAA
D2[29] => Y.DATAA
D2[30] => Y.DATAA
D2[31] => Y.DATAA
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT


|top_level_design|mux_2to1_32bit:mux_2to1_32bit_5
D1[0] => Y.DATAB
D1[1] => Y.DATAB
D1[2] => Y.DATAB
D1[3] => Y.DATAB
D1[4] => Y.DATAB
D1[5] => Y.DATAB
D1[6] => Y.DATAB
D1[7] => Y.DATAB
D1[8] => Y.DATAB
D1[9] => Y.DATAB
D1[10] => Y.DATAB
D1[11] => Y.DATAB
D1[12] => Y.DATAB
D1[13] => Y.DATAB
D1[14] => Y.DATAB
D1[15] => Y.DATAB
D1[16] => Y.DATAB
D1[17] => Y.DATAB
D1[18] => Y.DATAB
D1[19] => Y.DATAB
D1[20] => Y.DATAB
D1[21] => Y.DATAB
D1[22] => Y.DATAB
D1[23] => Y.DATAB
D1[24] => Y.DATAB
D1[25] => Y.DATAB
D1[26] => Y.DATAB
D1[27] => Y.DATAB
D1[28] => Y.DATAB
D1[29] => Y.DATAB
D1[30] => Y.DATAB
D1[31] => Y.DATAB
D2[0] => Y.DATAA
D2[1] => Y.DATAA
D2[2] => Y.DATAA
D2[3] => Y.DATAA
D2[4] => Y.DATAA
D2[5] => Y.DATAA
D2[6] => Y.DATAA
D2[7] => Y.DATAA
D2[8] => Y.DATAA
D2[9] => Y.DATAA
D2[10] => Y.DATAA
D2[11] => Y.DATAA
D2[12] => Y.DATAA
D2[13] => Y.DATAA
D2[14] => Y.DATAA
D2[15] => Y.DATAA
D2[16] => Y.DATAA
D2[17] => Y.DATAA
D2[18] => Y.DATAA
D2[19] => Y.DATAA
D2[20] => Y.DATAA
D2[21] => Y.DATAA
D2[22] => Y.DATAA
D2[23] => Y.DATAA
D2[24] => Y.DATAA
D2[25] => Y.DATAA
D2[26] => Y.DATAA
D2[27] => Y.DATAA
D2[28] => Y.DATAA
D2[29] => Y.DATAA
D2[30] => Y.DATAA
D2[31] => Y.DATAA
Y[0] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[5] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[6] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[7] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[8] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[9] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[10] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[11] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[12] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[13] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[14] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[15] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[16] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[17] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[18] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[19] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[20] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[21] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[22] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[23] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[24] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[25] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[26] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[27] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[28] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[29] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[30] <= Y.DB_MAX_OUTPUT_PORT_TYPE
Y[31] <= Y.DB_MAX_OUTPUT_PORT_TYPE
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT
S => Y.OUTPUTSELECT


|top_level_design|mux_4to1_5bit:mux_4to1_5bit_1
D1[0] => Y[0].DATAB
D1[1] => Y[1].DATAB
D1[2] => Y[2].DATAB
D1[3] => Y[3].DATAB
D1[4] => Y[4].DATAB
D2[0] => Y[0].DATAB
D2[1] => Y[1].DATAB
D2[2] => Y[2].DATAB
D2[3] => Y[3].DATAB
D2[4] => Y[4].DATAB
D3[0] => Y[0].DATAB
D3[1] => Y[1].DATAB
D3[2] => Y[2].DATAB
D3[3] => Y[3].DATAB
D3[4] => Y[4].DATAB
D4[0] => Y[0].DATAA
D4[1] => Y[1].DATAA
D4[2] => Y[2].DATAA
D4[3] => Y[3].DATAA
D4[4] => Y[4].DATAA
S[0] => Equal0.IN3
S[0] => Equal1.IN3
S[0] => Equal2.IN3
S[0] => Equal3.IN3
S[1] => Equal0.IN2
S[1] => Equal1.IN2
S[1] => Equal2.IN2
S[1] => Equal3.IN2
Y[0] <= Y[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
Y[1] <= Y[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
Y[2] <= Y[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
Y[3] <= Y[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
Y[4] <= Y[4]$latch.DB_MAX_OUTPUT_PORT_TYPE


|top_level_design|program_counter:program_counter_1
clk => PC_out[0]~reg0.CLK
clk => PC_out[1]~reg0.CLK
clk => PC_out[2]~reg0.CLK
clk => PC_out[3]~reg0.CLK
clk => PC_out[4]~reg0.CLK
clk => PC_out[5]~reg0.CLK
clk => PC_out[6]~reg0.CLK
clk => PC_out[7]~reg0.CLK
clk => PC_out[8]~reg0.CLK
clk => PC_out[9]~reg0.CLK
clk => PC_out[10]~reg0.CLK
clk => PC_out[11]~reg0.CLK
clk => PC_out[12]~reg0.CLK
clk => PC_out[13]~reg0.CLK
clk => PC_out[14]~reg0.CLK
clk => PC_out[15]~reg0.CLK
clk => PC_out[16]~reg0.CLK
clk => PC_out[17]~reg0.CLK
clk => PC_out[18]~reg0.CLK
clk => PC_out[19]~reg0.CLK
clk => PC_out[20]~reg0.CLK
clk => PC_out[21]~reg0.CLK
clk => PC_out[22]~reg0.CLK
clk => PC_out[23]~reg0.CLK
clk => PC_out[24]~reg0.CLK
clk => PC_out[25]~reg0.CLK
clk => PC_out[26]~reg0.CLK
clk => PC_out[27]~reg0.CLK
clk => PC_out[28]~reg0.CLK
clk => PC_out[29]~reg0.CLK
clk => PC_out[30]~reg0.CLK
clk => PC_out[31]~reg0.CLK
PC_in[0] => PC_out[0]~reg0.DATAIN
PC_in[1] => PC_out[1]~reg0.DATAIN
PC_in[2] => PC_out[2]~reg0.DATAIN
PC_in[3] => PC_out[3]~reg0.DATAIN
PC_in[4] => PC_out[4]~reg0.DATAIN
PC_in[5] => PC_out[5]~reg0.DATAIN
PC_in[6] => PC_out[6]~reg0.DATAIN
PC_in[7] => PC_out[7]~reg0.DATAIN
PC_in[8] => PC_out[8]~reg0.DATAIN
PC_in[9] => PC_out[9]~reg0.DATAIN
PC_in[10] => PC_out[10]~reg0.DATAIN
PC_in[11] => PC_out[11]~reg0.DATAIN
PC_in[12] => PC_out[12]~reg0.DATAIN
PC_in[13] => PC_out[13]~reg0.DATAIN
PC_in[14] => PC_out[14]~reg0.DATAIN
PC_in[15] => PC_out[15]~reg0.DATAIN
PC_in[16] => PC_out[16]~reg0.DATAIN
PC_in[17] => PC_out[17]~reg0.DATAIN
PC_in[18] => PC_out[18]~reg0.DATAIN
PC_in[19] => PC_out[19]~reg0.DATAIN
PC_in[20] => PC_out[20]~reg0.DATAIN
PC_in[21] => PC_out[21]~reg0.DATAIN
PC_in[22] => PC_out[22]~reg0.DATAIN
PC_in[23] => PC_out[23]~reg0.DATAIN
PC_in[24] => PC_out[24]~reg0.DATAIN
PC_in[25] => PC_out[25]~reg0.DATAIN
PC_in[26] => PC_out[26]~reg0.DATAIN
PC_in[27] => PC_out[27]~reg0.DATAIN
PC_in[28] => PC_out[28]~reg0.DATAIN
PC_in[29] => PC_out[29]~reg0.DATAIN
PC_in[30] => PC_out[30]~reg0.DATAIN
PC_in[31] => PC_out[31]~reg0.DATAIN
PC_out[0] <= PC_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[1] <= PC_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[2] <= PC_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[3] <= PC_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[4] <= PC_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[5] <= PC_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[6] <= PC_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[7] <= PC_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[8] <= PC_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[9] <= PC_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[10] <= PC_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[11] <= PC_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[12] <= PC_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[13] <= PC_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[14] <= PC_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[15] <= PC_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[16] <= PC_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[17] <= PC_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[18] <= PC_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[19] <= PC_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[20] <= PC_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[21] <= PC_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[22] <= PC_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[23] <= PC_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[24] <= PC_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[25] <= PC_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[26] <= PC_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[27] <= PC_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[28] <= PC_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[29] <= PC_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[30] <= PC_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC_out[31] <= PC_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_design|reg_file:reg_file_1
clock => mem~37.CLK
clock => mem~0.CLK
clock => mem~1.CLK
clock => mem~2.CLK
clock => mem~3.CLK
clock => mem~4.CLK
clock => mem~5.CLK
clock => mem~6.CLK
clock => mem~7.CLK
clock => mem~8.CLK
clock => mem~9.CLK
clock => mem~10.CLK
clock => mem~11.CLK
clock => mem~12.CLK
clock => mem~13.CLK
clock => mem~14.CLK
clock => mem~15.CLK
clock => mem~16.CLK
clock => mem~17.CLK
clock => mem~18.CLK
clock => mem~19.CLK
clock => mem~20.CLK
clock => mem~21.CLK
clock => mem~22.CLK
clock => mem~23.CLK
clock => mem~24.CLK
clock => mem~25.CLK
clock => mem~26.CLK
clock => mem~27.CLK
clock => mem~28.CLK
clock => mem~29.CLK
clock => mem~30.CLK
clock => mem~31.CLK
clock => mem~32.CLK
clock => mem~33.CLK
clock => mem~34.CLK
clock => mem~35.CLK
clock => mem~36.CLK
clock => RD_Data_2[0]~reg0.CLK
clock => RD_Data_2[1]~reg0.CLK
clock => RD_Data_2[2]~reg0.CLK
clock => RD_Data_2[3]~reg0.CLK
clock => RD_Data_2[4]~reg0.CLK
clock => RD_Data_2[5]~reg0.CLK
clock => RD_Data_2[6]~reg0.CLK
clock => RD_Data_2[7]~reg0.CLK
clock => RD_Data_2[8]~reg0.CLK
clock => RD_Data_2[9]~reg0.CLK
clock => RD_Data_2[10]~reg0.CLK
clock => RD_Data_2[11]~reg0.CLK
clock => RD_Data_2[12]~reg0.CLK
clock => RD_Data_2[13]~reg0.CLK
clock => RD_Data_2[14]~reg0.CLK
clock => RD_Data_2[15]~reg0.CLK
clock => RD_Data_2[16]~reg0.CLK
clock => RD_Data_2[17]~reg0.CLK
clock => RD_Data_2[18]~reg0.CLK
clock => RD_Data_2[19]~reg0.CLK
clock => RD_Data_2[20]~reg0.CLK
clock => RD_Data_2[21]~reg0.CLK
clock => RD_Data_2[22]~reg0.CLK
clock => RD_Data_2[23]~reg0.CLK
clock => RD_Data_2[24]~reg0.CLK
clock => RD_Data_2[25]~reg0.CLK
clock => RD_Data_2[26]~reg0.CLK
clock => RD_Data_2[27]~reg0.CLK
clock => RD_Data_2[28]~reg0.CLK
clock => RD_Data_2[29]~reg0.CLK
clock => RD_Data_2[30]~reg0.CLK
clock => RD_Data_2[31]~reg0.CLK
clock => RD_Data_1[0]~reg0.CLK
clock => RD_Data_1[1]~reg0.CLK
clock => RD_Data_1[2]~reg0.CLK
clock => RD_Data_1[3]~reg0.CLK
clock => RD_Data_1[4]~reg0.CLK
clock => RD_Data_1[5]~reg0.CLK
clock => RD_Data_1[6]~reg0.CLK
clock => RD_Data_1[7]~reg0.CLK
clock => RD_Data_1[8]~reg0.CLK
clock => RD_Data_1[9]~reg0.CLK
clock => RD_Data_1[10]~reg0.CLK
clock => RD_Data_1[11]~reg0.CLK
clock => RD_Data_1[12]~reg0.CLK
clock => RD_Data_1[13]~reg0.CLK
clock => RD_Data_1[14]~reg0.CLK
clock => RD_Data_1[15]~reg0.CLK
clock => RD_Data_1[16]~reg0.CLK
clock => RD_Data_1[17]~reg0.CLK
clock => RD_Data_1[18]~reg0.CLK
clock => RD_Data_1[19]~reg0.CLK
clock => RD_Data_1[20]~reg0.CLK
clock => RD_Data_1[21]~reg0.CLK
clock => RD_Data_1[22]~reg0.CLK
clock => RD_Data_1[23]~reg0.CLK
clock => RD_Data_1[24]~reg0.CLK
clock => RD_Data_1[25]~reg0.CLK
clock => RD_Data_1[26]~reg0.CLK
clock => RD_Data_1[27]~reg0.CLK
clock => RD_Data_1[28]~reg0.CLK
clock => RD_Data_1[29]~reg0.CLK
clock => RD_Data_1[30]~reg0.CLK
clock => RD_Data_1[31]~reg0.CLK
clock => mem.CLK0
WR_EN => mem~37.DATAIN
WR_EN => mem.WE
ADDR_1[0] => ~NO_FANOUT~
ADDR_1[1] => ~NO_FANOUT~
ADDR_1[2] => ~NO_FANOUT~
ADDR_1[3] => ~NO_FANOUT~
ADDR_1[4] => ~NO_FANOUT~
ADDR_2[0] => ~NO_FANOUT~
ADDR_2[1] => ~NO_FANOUT~
ADDR_2[2] => ~NO_FANOUT~
ADDR_2[3] => ~NO_FANOUT~
ADDR_2[4] => ~NO_FANOUT~
ADDR_3[0] => mem~4.DATAIN
ADDR_3[0] => mem.WADDR
ADDR_3[1] => mem~3.DATAIN
ADDR_3[1] => mem.WADDR1
ADDR_3[2] => mem~2.DATAIN
ADDR_3[2] => mem.WADDR2
ADDR_3[3] => mem~1.DATAIN
ADDR_3[3] => mem.WADDR3
ADDR_3[4] => mem~0.DATAIN
ADDR_3[4] => mem.WADDR4
WR_Data_3[0] => mem~36.DATAIN
WR_Data_3[0] => mem.DATAIN
WR_Data_3[1] => mem~35.DATAIN
WR_Data_3[1] => mem.DATAIN1
WR_Data_3[2] => mem~34.DATAIN
WR_Data_3[2] => mem.DATAIN2
WR_Data_3[3] => mem~33.DATAIN
WR_Data_3[3] => mem.DATAIN3
WR_Data_3[4] => mem~32.DATAIN
WR_Data_3[4] => mem.DATAIN4
WR_Data_3[5] => mem~31.DATAIN
WR_Data_3[5] => mem.DATAIN5
WR_Data_3[6] => mem~30.DATAIN
WR_Data_3[6] => mem.DATAIN6
WR_Data_3[7] => mem~29.DATAIN
WR_Data_3[7] => mem.DATAIN7
WR_Data_3[8] => mem~28.DATAIN
WR_Data_3[8] => mem.DATAIN8
WR_Data_3[9] => mem~27.DATAIN
WR_Data_3[9] => mem.DATAIN9
WR_Data_3[10] => mem~26.DATAIN
WR_Data_3[10] => mem.DATAIN10
WR_Data_3[11] => mem~25.DATAIN
WR_Data_3[11] => mem.DATAIN11
WR_Data_3[12] => mem~24.DATAIN
WR_Data_3[12] => mem.DATAIN12
WR_Data_3[13] => mem~23.DATAIN
WR_Data_3[13] => mem.DATAIN13
WR_Data_3[14] => mem~22.DATAIN
WR_Data_3[14] => mem.DATAIN14
WR_Data_3[15] => mem~21.DATAIN
WR_Data_3[15] => mem.DATAIN15
WR_Data_3[16] => mem~20.DATAIN
WR_Data_3[16] => mem.DATAIN16
WR_Data_3[17] => mem~19.DATAIN
WR_Data_3[17] => mem.DATAIN17
WR_Data_3[18] => mem~18.DATAIN
WR_Data_3[18] => mem.DATAIN18
WR_Data_3[19] => mem~17.DATAIN
WR_Data_3[19] => mem.DATAIN19
WR_Data_3[20] => mem~16.DATAIN
WR_Data_3[20] => mem.DATAIN20
WR_Data_3[21] => mem~15.DATAIN
WR_Data_3[21] => mem.DATAIN21
WR_Data_3[22] => mem~14.DATAIN
WR_Data_3[22] => mem.DATAIN22
WR_Data_3[23] => mem~13.DATAIN
WR_Data_3[23] => mem.DATAIN23
WR_Data_3[24] => mem~12.DATAIN
WR_Data_3[24] => mem.DATAIN24
WR_Data_3[25] => mem~11.DATAIN
WR_Data_3[25] => mem.DATAIN25
WR_Data_3[26] => mem~10.DATAIN
WR_Data_3[26] => mem.DATAIN26
WR_Data_3[27] => mem~9.DATAIN
WR_Data_3[27] => mem.DATAIN27
WR_Data_3[28] => mem~8.DATAIN
WR_Data_3[28] => mem.DATAIN28
WR_Data_3[29] => mem~7.DATAIN
WR_Data_3[29] => mem.DATAIN29
WR_Data_3[30] => mem~6.DATAIN
WR_Data_3[30] => mem.DATAIN30
WR_Data_3[31] => mem~5.DATAIN
WR_Data_3[31] => mem.DATAIN31
RD_Data_1[0] <= RD_Data_1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[1] <= RD_Data_1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[2] <= RD_Data_1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[3] <= RD_Data_1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[4] <= RD_Data_1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[5] <= RD_Data_1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[6] <= RD_Data_1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[7] <= RD_Data_1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[8] <= RD_Data_1[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[9] <= RD_Data_1[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[10] <= RD_Data_1[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[11] <= RD_Data_1[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[12] <= RD_Data_1[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[13] <= RD_Data_1[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[14] <= RD_Data_1[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[15] <= RD_Data_1[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[16] <= RD_Data_1[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[17] <= RD_Data_1[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[18] <= RD_Data_1[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[19] <= RD_Data_1[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[20] <= RD_Data_1[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[21] <= RD_Data_1[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[22] <= RD_Data_1[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[23] <= RD_Data_1[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[24] <= RD_Data_1[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[25] <= RD_Data_1[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[26] <= RD_Data_1[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[27] <= RD_Data_1[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[28] <= RD_Data_1[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[29] <= RD_Data_1[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[30] <= RD_Data_1[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_1[31] <= RD_Data_1[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[0] <= RD_Data_2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[1] <= RD_Data_2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[2] <= RD_Data_2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[3] <= RD_Data_2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[4] <= RD_Data_2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[5] <= RD_Data_2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[6] <= RD_Data_2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[7] <= RD_Data_2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[8] <= RD_Data_2[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[9] <= RD_Data_2[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[10] <= RD_Data_2[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[11] <= RD_Data_2[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[12] <= RD_Data_2[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[13] <= RD_Data_2[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[14] <= RD_Data_2[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[15] <= RD_Data_2[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[16] <= RD_Data_2[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[17] <= RD_Data_2[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[18] <= RD_Data_2[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[19] <= RD_Data_2[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[20] <= RD_Data_2[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[21] <= RD_Data_2[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[22] <= RD_Data_2[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[23] <= RD_Data_2[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[24] <= RD_Data_2[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[25] <= RD_Data_2[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[26] <= RD_Data_2[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[27] <= RD_Data_2[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[28] <= RD_Data_2[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[29] <= RD_Data_2[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[30] <= RD_Data_2[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
RD_Data_2[31] <= RD_Data_2[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top_level_design|sign_extender:sign_extender_1
D_In[0] => D_Out[0].DATAIN
D_In[1] => D_Out[1].DATAIN
D_In[2] => D_Out[2].DATAIN
D_In[3] => D_Out[3].DATAIN
D_In[4] => D_Out[4].DATAIN
D_In[5] => D_Out[5].DATAIN
D_In[6] => D_Out[6].DATAIN
D_In[7] => D_Out[7].DATAIN
D_In[8] => D_Out[8].DATAIN
D_In[9] => D_Out[9].DATAIN
D_In[10] => D_Out[10].DATAIN
D_In[11] => D_Out[11].DATAIN
D_In[12] => D_Out[12].DATAIN
D_In[13] => D_Out[13].DATAIN
D_In[14] => D_Out[14].DATAIN
D_In[15] => D_Out[15].DATAIN
D_Out[0] <= D_In[0].DB_MAX_OUTPUT_PORT_TYPE
D_Out[1] <= D_In[1].DB_MAX_OUTPUT_PORT_TYPE
D_Out[2] <= D_In[2].DB_MAX_OUTPUT_PORT_TYPE
D_Out[3] <= D_In[3].DB_MAX_OUTPUT_PORT_TYPE
D_Out[4] <= D_In[4].DB_MAX_OUTPUT_PORT_TYPE
D_Out[5] <= D_In[5].DB_MAX_OUTPUT_PORT_TYPE
D_Out[6] <= D_In[6].DB_MAX_OUTPUT_PORT_TYPE
D_Out[7] <= D_In[7].DB_MAX_OUTPUT_PORT_TYPE
D_Out[8] <= D_In[8].DB_MAX_OUTPUT_PORT_TYPE
D_Out[9] <= D_In[9].DB_MAX_OUTPUT_PORT_TYPE
D_Out[10] <= D_In[10].DB_MAX_OUTPUT_PORT_TYPE
D_Out[11] <= D_In[11].DB_MAX_OUTPUT_PORT_TYPE
D_Out[12] <= D_In[12].DB_MAX_OUTPUT_PORT_TYPE
D_Out[13] <= D_In[13].DB_MAX_OUTPUT_PORT_TYPE
D_Out[14] <= D_In[14].DB_MAX_OUTPUT_PORT_TYPE
D_Out[15] <= D_In[15].DB_MAX_OUTPUT_PORT_TYPE
D_Out[16] <= <VCC>
D_Out[17] <= <VCC>
D_Out[18] <= <VCC>
D_Out[19] <= <VCC>
D_Out[20] <= <VCC>
D_Out[21] <= <VCC>
D_Out[22] <= <VCC>
D_Out[23] <= <VCC>
D_Out[24] <= <VCC>
D_Out[25] <= <VCC>
D_Out[26] <= <VCC>
D_Out[27] <= <VCC>
D_Out[28] <= <VCC>
D_Out[29] <= <VCC>
D_Out[30] <= <VCC>
D_Out[31] <= <VCC>


