// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "06/13/2022 23:00:24"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (SystemVerilog) only
// 

`timescale 1 ps/ 1 ps

module control_Reg_Inst (
	clk,
	reset,
	resetVGA,
	R,
	G,
	B,
	hsync,
	vsync,
	vgaclk);
input 	clk;
input 	reset;
input 	resetVGA;
output 	[7:0] R;
output 	[7:0] G;
output 	[7:0] B;
output 	hsync;
output 	vsync;
output 	vgaclk;

// Design Ports Information
// reset	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// resetVGA	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// hsync	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vsync	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// vgaclk	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \reset~input_o ;
wire \resetVGA~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \VGA_Controller|clock|Add0~73_sumout ;
wire \VGA_Controller|clock|Add0~74 ;
wire \VGA_Controller|clock|Add0~77_sumout ;
wire \VGA_Controller|clock|counter[1]~DUPLICATE_q ;
wire \VGA_Controller|clock|Add0~78 ;
wire \VGA_Controller|clock|Add0~69_sumout ;
wire \VGA_Controller|clock|counter[2]~DUPLICATE_q ;
wire \VGA_Controller|clock|Add0~70 ;
wire \VGA_Controller|clock|Add0~65_sumout ;
wire \VGA_Controller|clock|Add0~66 ;
wire \VGA_Controller|clock|Add0~61_sumout ;
wire \VGA_Controller|clock|Add0~62 ;
wire \VGA_Controller|clock|Add0~57_sumout ;
wire \VGA_Controller|clock|Add0~58 ;
wire \VGA_Controller|clock|Add0~53_sumout ;
wire \VGA_Controller|clock|counter[6]~DUPLICATE_q ;
wire \VGA_Controller|clock|Add0~54 ;
wire \VGA_Controller|clock|Add0~49_sumout ;
wire \VGA_Controller|clock|counter[7]~DUPLICATE_q ;
wire \VGA_Controller|clock|Add0~50 ;
wire \VGA_Controller|clock|Add0~1_sumout ;
wire \VGA_Controller|clock|Add0~2 ;
wire \VGA_Controller|clock|Add0~81_sumout ;
wire \VGA_Controller|clock|Add0~82 ;
wire \VGA_Controller|clock|Add0~45_sumout ;
wire \VGA_Controller|clock|Add0~46 ;
wire \VGA_Controller|clock|Add0~41_sumout ;
wire \VGA_Controller|clock|Add0~42 ;
wire \VGA_Controller|clock|Add0~37_sumout ;
wire \VGA_Controller|clock|Add0~38 ;
wire \VGA_Controller|clock|Add0~33_sumout ;
wire \VGA_Controller|clock|Add0~34 ;
wire \VGA_Controller|clock|Add0~29_sumout ;
wire \VGA_Controller|clock|Add0~30 ;
wire \VGA_Controller|clock|Add0~25_sumout ;
wire \VGA_Controller|clock|counter[15]~DUPLICATE_q ;
wire \VGA_Controller|clock|Add0~26 ;
wire \VGA_Controller|clock|Add0~21_sumout ;
wire \VGA_Controller|clock|counter[16]~DUPLICATE_q ;
wire \VGA_Controller|clock|Add0~22 ;
wire \VGA_Controller|clock|Add0~17_sumout ;
wire \VGA_Controller|clock|Add0~18 ;
wire \VGA_Controller|clock|Add0~13_sumout ;
wire \VGA_Controller|clock|Add0~14 ;
wire \VGA_Controller|clock|Add0~9_sumout ;
wire \VGA_Controller|clock|counter[20]~DUPLICATE_q ;
wire \VGA_Controller|clock|Add0~10 ;
wire \VGA_Controller|clock|Add0~5_sumout ;
wire \VGA_Controller|clock|counter[17]~DUPLICATE_q ;
wire \VGA_Controller|clock|LessThan1~0_combout ;
wire \VGA_Controller|clock|LessThan1~2_combout ;
wire \VGA_Controller|clock|Add0~6 ;
wire \VGA_Controller|clock|Add0~109_sumout ;
wire \VGA_Controller|clock|Add0~110 ;
wire \VGA_Controller|clock|Add0~105_sumout ;
wire \VGA_Controller|clock|Add0~106 ;
wire \VGA_Controller|clock|Add0~101_sumout ;
wire \VGA_Controller|clock|Add0~102 ;
wire \VGA_Controller|clock|Add0~97_sumout ;
wire \VGA_Controller|clock|Add0~98 ;
wire \VGA_Controller|clock|Add0~93_sumout ;
wire \VGA_Controller|clock|Add0~94 ;
wire \VGA_Controller|clock|Add0~89_sumout ;
wire \VGA_Controller|clock|counter[26]~DUPLICATE_q ;
wire \VGA_Controller|clock|Add0~90 ;
wire \VGA_Controller|clock|Add0~85_sumout ;
wire \VGA_Controller|clock|counter[0]~DUPLICATE_q ;
wire \VGA_Controller|clock|counter[9]~DUPLICATE_q ;
wire \VGA_Controller|clock|LessThan1~3_combout ;
wire \VGA_Controller|clock|counter[21]~DUPLICATE_q ;
wire \VGA_Controller|clock|counter[22]~DUPLICATE_q ;
wire \VGA_Controller|clock|LessThan1~4_combout ;
wire \VGA_Controller|clock|LessThan1~1_combout ;
wire \VGA_Controller|clock|counter[8]~DUPLICATE_q ;
wire \VGA_Controller|clock|LessThan1~5_combout ;
wire \VGA_Controller|clock|co~0_combout ;
wire \VGA_Controller|clock|co~q ;
wire \VGA_Controller|syncPantalla|Add1~13_sumout ;
wire \VGA_Controller|syncPantalla|Add1~6 ;
wire \VGA_Controller|syncPantalla|Add1~9_sumout ;
wire \VGA_Controller|syncPantalla|Add0~17_sumout ;
wire \VGA_Controller|syncPantalla|Add0~34 ;
wire \VGA_Controller|syncPantalla|Add0~29_sumout ;
wire \VGA_Controller|syncPantalla|Equal0~1_combout ;
wire \VGA_Controller|syncPantalla|Equal0~0_combout ;
wire \VGA_Controller|syncPantalla|LessThan0~0_combout ;
wire \VGA_Controller|syncPantalla|Add0~18 ;
wire \VGA_Controller|syncPantalla|Add0~21_sumout ;
wire \VGA_Controller|syncPantalla|Add0~22 ;
wire \VGA_Controller|syncPantalla|Add0~13_sumout ;
wire \VGA_Controller|syncPantalla|Add0~14 ;
wire \VGA_Controller|syncPantalla|Add0~9_sumout ;
wire \VGA_Controller|syncPantalla|Add0~10 ;
wire \VGA_Controller|syncPantalla|Add0~5_sumout ;
wire \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ;
wire \VGA_Controller|syncPantalla|Add0~6 ;
wire \VGA_Controller|syncPantalla|Add0~37_sumout ;
wire \VGA_Controller|syncPantalla|X0[5]~feeder_combout ;
wire \VGA_Controller|syncPantalla|Add0~38 ;
wire \VGA_Controller|syncPantalla|Add0~25_sumout ;
wire \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ;
wire \VGA_Controller|syncPantalla|Add0~26 ;
wire \VGA_Controller|syncPantalla|Add0~1_sumout ;
wire \VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ;
wire \VGA_Controller|syncPantalla|Add0~2 ;
wire \VGA_Controller|syncPantalla|Add0~33_sumout ;
wire \VGA_Controller|syncPantalla|Equal0~2_combout ;
wire \VGA_Controller|syncPantalla|Add1~10 ;
wire \VGA_Controller|syncPantalla|Add1~29_sumout ;
wire \VGA_Controller|syncPantalla|Add1~30 ;
wire \VGA_Controller|syncPantalla|Add1~25_sumout ;
wire \VGA_Controller|syncPantalla|Add1~26 ;
wire \VGA_Controller|syncPantalla|Add1~21_sumout ;
wire \VGA_Controller|syncPantalla|Add1~22 ;
wire \VGA_Controller|syncPantalla|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|Add1~38 ;
wire \VGA_Controller|syncPantalla|Add1~33_sumout ;
wire \VGA_Controller|syncPantalla|LessThan1~0_combout ;
wire \VGA_Controller|syncPantalla|Add1~34 ;
wire \VGA_Controller|syncPantalla|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|LessThan1~1_combout ;
wire \VGA_Controller|syncPantalla|Add1~14 ;
wire \VGA_Controller|syncPantalla|Add1~17_sumout ;
wire \VGA_Controller|syncPantalla|Add1~18 ;
wire \VGA_Controller|syncPantalla|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|Y0[7]~DUPLICATE_q ;
wire \VGA_Controller|syncPantalla|t1|LessThan2~0_combout ;
wire \VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ;
wire \VGA_Controller|syncPantalla|LessThan12~0_combout ;
wire \VGA_Controller|syncPantalla|t1|LessThan3~0_combout ;
wire \VGA_Controller|syncPantalla|t9|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|LessThan10~0_combout ;
wire \VGA_Controller|syncPantalla|t6|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t2|Add5~0_combout ;
wire \VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout ;
wire \VGA_Controller|syncPantalla|t6|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t6|Add1~43 ;
wire \VGA_Controller|syncPantalla|t6|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t6|Add1~2 ;
wire \VGA_Controller|syncPantalla|t6|Add1~3 ;
wire \VGA_Controller|syncPantalla|t6|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t6|Add1~6 ;
wire \VGA_Controller|syncPantalla|t6|Add1~7 ;
wire \VGA_Controller|syncPantalla|t6|Add1~9_sumout ;
wire \Ram|Add0~25_sumout ;
wire \Ram|Add0~26 ;
wire \Ram|Add0~29_sumout ;
wire \Ram|Add0~30 ;
wire \Ram|Add0~17_sumout ;
wire \Ram|Add0~18 ;
wire \Ram|Add0~21_sumout ;
wire \Ram|Add0~22 ;
wire \Ram|Add0~13_sumout ;
wire \Ram|Add0~14 ;
wire \Ram|Add0~1_sumout ;
wire \Ram|Add0~2 ;
wire \Ram|Add0~5_sumout ;
wire \Ram|Add0~6 ;
wire \Ram|Add0~9_sumout ;
wire \Ram|ram~2624_combout ;
wire \Ram|ram~2625_combout ;
wire \Ram|Add0~10 ;
wire \Ram|Add0~33_sumout ;
wire \Ram|ram~2626_combout ;
wire \Ram|Decoder0~11_combout ;
wire \Ram|Decoder0~18_combout ;
wire \Ram|Decoder0~34_combout ;
wire \Ram|ram_Out[5][0]~q ;
wire \VGA_Controller|syncPantalla|t6|Add1~10 ;
wire \VGA_Controller|syncPantalla|t6|Add1~11 ;
wire \VGA_Controller|syncPantalla|t6|Add1~13_sumout ;
wire \Ram|ram~2627_combout ;
wire \Ram|ram~2628_combout ;
wire \Ram|ram~2629_combout ;
wire \Ram|ram_Out[5][1]~feeder_combout ;
wire \Ram|ram_Out[5][1]~q ;
wire \VGA_Controller|syncPantalla|t6|Add1~14 ;
wire \VGA_Controller|syncPantalla|t6|Add1~15 ;
wire \VGA_Controller|syncPantalla|t6|Add1~17_sumout ;
wire \Ram|ram~2630_combout ;
wire \Ram|ram~2632_combout ;
wire \Ram|ram~2631_combout ;
wire \Ram|ram~2633_combout ;
wire \Ram|ram_Out[5][2]~feeder_combout ;
wire \Ram|ram_Out[5][2]~q ;
wire \VGA_Controller|syncPantalla|t6|Add1~18 ;
wire \VGA_Controller|syncPantalla|t6|Add1~19 ;
wire \VGA_Controller|syncPantalla|t6|Add1~21_sumout ;
wire \Ram|ram~2634_combout ;
wire \Ram|ram~2635_combout ;
wire \Ram|ram_Out[5][3]~q ;
wire \VGA_Controller|syncPantalla|t6|Add1~22 ;
wire \VGA_Controller|syncPantalla|t6|Add1~23 ;
wire \VGA_Controller|syncPantalla|t6|Add1~25_sumout ;
wire \Ram|ram~2637_combout ;
wire \Ram|ram~2636_combout ;
wire \Ram|ram~2638_combout ;
wire \Ram|ram~2639_combout ;
wire \Ram|ram_Out[5][4]~q ;
wire \VGA_Controller|syncPantalla|t6|Add1~26 ;
wire \VGA_Controller|syncPantalla|t6|Add1~27 ;
wire \VGA_Controller|syncPantalla|t6|Add1~29_sumout ;
wire \Ram|ram~2640_combout ;
wire \Ram|ram~2642_combout ;
wire \Ram|ram~2641_combout ;
wire \Ram|ram~2643_combout ;
wire \Ram|ram_Out[5][5]~q ;
wire \VGA_Controller|syncPantalla|t6|Add1~30 ;
wire \VGA_Controller|syncPantalla|t6|Add1~31 ;
wire \VGA_Controller|syncPantalla|t6|Add1~33_sumout ;
wire \Ram|ram~2644_combout ;
wire \Ram|ram~2645_combout ;
wire \Ram|ram_Out[5][6]~q ;
wire \VGA_Controller|syncPantalla|t6|Add1~34 ;
wire \VGA_Controller|syncPantalla|t6|Add1~35 ;
wire \VGA_Controller|syncPantalla|t6|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t6|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t6|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t6|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t6|pixel~q ;
wire \VGA_Controller|syncPantalla|always2~3_combout ;
wire \VGA_Controller|syncPantalla|t1|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t1|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t1|Add1~43 ;
wire \VGA_Controller|syncPantalla|t1|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t1|Add1~2 ;
wire \VGA_Controller|syncPantalla|t1|Add1~3 ;
wire \VGA_Controller|syncPantalla|t1|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t1|Add1~6 ;
wire \VGA_Controller|syncPantalla|t1|Add1~7 ;
wire \VGA_Controller|syncPantalla|t1|Add1~9_sumout ;
wire \Ram|Decoder0~26_combout ;
wire \Ram|Decoder0~27_combout ;
wire \Ram|ram_Out[0][0]~q ;
wire \VGA_Controller|syncPantalla|t1|Add1~10 ;
wire \VGA_Controller|syncPantalla|t1|Add1~11 ;
wire \VGA_Controller|syncPantalla|t1|Add1~13_sumout ;
wire \Ram|ram_Out[0][1]~feeder_combout ;
wire \Ram|ram_Out[0][1]~q ;
wire \VGA_Controller|syncPantalla|t1|Add1~14 ;
wire \VGA_Controller|syncPantalla|t1|Add1~15 ;
wire \VGA_Controller|syncPantalla|t1|Add1~17_sumout ;
wire \Ram|ram_Out[0][2]~feeder_combout ;
wire \Ram|ram_Out[0][2]~q ;
wire \VGA_Controller|syncPantalla|t1|Add1~18 ;
wire \VGA_Controller|syncPantalla|t1|Add1~19 ;
wire \VGA_Controller|syncPantalla|t1|Add1~21_sumout ;
wire \Ram|ram_Out[0][3]~feeder_combout ;
wire \Ram|ram_Out[0][3]~q ;
wire \VGA_Controller|syncPantalla|t1|Add1~22 ;
wire \VGA_Controller|syncPantalla|t1|Add1~23 ;
wire \VGA_Controller|syncPantalla|t1|Add1~25_sumout ;
wire \Ram|ram_Out[0][4]~feeder_combout ;
wire \Ram|ram_Out[0][4]~q ;
wire \VGA_Controller|syncPantalla|t1|Add1~26 ;
wire \VGA_Controller|syncPantalla|t1|Add1~27 ;
wire \VGA_Controller|syncPantalla|t1|Add1~29_sumout ;
wire \Ram|ram_Out[0][5]~q ;
wire \VGA_Controller|syncPantalla|t1|Add1~30 ;
wire \VGA_Controller|syncPantalla|t1|Add1~31 ;
wire \VGA_Controller|syncPantalla|t1|Add1~33_sumout ;
wire \Ram|ram_Out[0][6]~feeder_combout ;
wire \Ram|ram_Out[0][6]~q ;
wire \VGA_Controller|syncPantalla|t1|Add1~34 ;
wire \VGA_Controller|syncPantalla|t1|Add1~35 ;
wire \VGA_Controller|syncPantalla|t1|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t1|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t1|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t1|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t1|pixel~q ;
wire \VGA_Controller|syncPantalla|t3|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t3|Add1~43 ;
wire \VGA_Controller|syncPantalla|t3|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t3|Add1~2 ;
wire \VGA_Controller|syncPantalla|t3|Add1~3 ;
wire \VGA_Controller|syncPantalla|t3|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t3|Add1~6 ;
wire \VGA_Controller|syncPantalla|t3|Add1~7 ;
wire \VGA_Controller|syncPantalla|t3|Add1~9_sumout ;
wire \Ram|ram~2646_combout ;
wire \Ram|Decoder0~29_combout ;
wire \Ram|ram_Out[2][0]~q ;
wire \VGA_Controller|syncPantalla|t3|Add1~10 ;
wire \VGA_Controller|syncPantalla|t3|Add1~11 ;
wire \VGA_Controller|syncPantalla|t3|Add1~13_sumout ;
wire \Ram|ram_Out[2][1]~feeder_combout ;
wire \Ram|ram_Out[2][1]~q ;
wire \VGA_Controller|syncPantalla|t3|Add1~14 ;
wire \VGA_Controller|syncPantalla|t3|Add1~15 ;
wire \VGA_Controller|syncPantalla|t3|Add1~17_sumout ;
wire \Ram|ram_Out[2][2]~q ;
wire \VGA_Controller|syncPantalla|t3|Add1~18 ;
wire \VGA_Controller|syncPantalla|t3|Add1~19 ;
wire \VGA_Controller|syncPantalla|t3|Add1~21_sumout ;
wire \Ram|ram_Out[2][3]~feeder_combout ;
wire \Ram|ram_Out[2][3]~q ;
wire \VGA_Controller|syncPantalla|t3|Add1~22 ;
wire \VGA_Controller|syncPantalla|t3|Add1~23 ;
wire \VGA_Controller|syncPantalla|t3|Add1~25_sumout ;
wire \Ram|ram_Out[2][4]~q ;
wire \VGA_Controller|syncPantalla|t3|Add1~26 ;
wire \VGA_Controller|syncPantalla|t3|Add1~27 ;
wire \VGA_Controller|syncPantalla|t3|Add1~29_sumout ;
wire \Ram|ram_Out[2][5]~q ;
wire \VGA_Controller|syncPantalla|t3|Add1~30 ;
wire \VGA_Controller|syncPantalla|t3|Add1~31 ;
wire \VGA_Controller|syncPantalla|t3|Add1~33_sumout ;
wire \Ram|ram_Out[2][6]~q ;
wire \VGA_Controller|syncPantalla|t3|Add1~34 ;
wire \VGA_Controller|syncPantalla|t3|Add1~35 ;
wire \VGA_Controller|syncPantalla|t3|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t3|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t3|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t3|LessThan0~0_combout ;
wire \VGA_Controller|syncPantalla|t3|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t3|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t3|pixel~q ;
wire \VGA_Controller|syncPantalla|t2|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t2|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t2|Add1~43 ;
wire \VGA_Controller|syncPantalla|t2|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t2|Add1~2 ;
wire \VGA_Controller|syncPantalla|t2|Add1~3 ;
wire \VGA_Controller|syncPantalla|t2|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t2|Add1~6 ;
wire \VGA_Controller|syncPantalla|t2|Add1~7 ;
wire \VGA_Controller|syncPantalla|t2|Add1~9_sumout ;
wire \Ram|Decoder0~28_combout ;
wire \Ram|ram_Out[1][0]~q ;
wire \VGA_Controller|syncPantalla|t2|Add1~10 ;
wire \VGA_Controller|syncPantalla|t2|Add1~11 ;
wire \VGA_Controller|syncPantalla|t2|Add1~13_sumout ;
wire \Ram|ram_Out[1][1]~q ;
wire \VGA_Controller|syncPantalla|t2|Add1~14 ;
wire \VGA_Controller|syncPantalla|t2|Add1~15 ;
wire \VGA_Controller|syncPantalla|t2|Add1~17_sumout ;
wire \Ram|ram_Out[1][2]~feeder_combout ;
wire \Ram|ram_Out[1][2]~q ;
wire \VGA_Controller|syncPantalla|t2|Add1~18 ;
wire \VGA_Controller|syncPantalla|t2|Add1~19 ;
wire \VGA_Controller|syncPantalla|t2|Add1~21_sumout ;
wire \Ram|ram_Out[1][3]~q ;
wire \VGA_Controller|syncPantalla|t2|Add1~22 ;
wire \VGA_Controller|syncPantalla|t2|Add1~23 ;
wire \VGA_Controller|syncPantalla|t2|Add1~25_sumout ;
wire \Ram|ram_Out[1][4]~q ;
wire \VGA_Controller|syncPantalla|t2|Add1~26 ;
wire \VGA_Controller|syncPantalla|t2|Add1~27 ;
wire \VGA_Controller|syncPantalla|t2|Add1~29_sumout ;
wire \Ram|ram_Out[1][5]~q ;
wire \VGA_Controller|syncPantalla|t2|Add1~30 ;
wire \VGA_Controller|syncPantalla|t2|Add1~31 ;
wire \VGA_Controller|syncPantalla|t2|Add1~33_sumout ;
wire \Ram|ram_Out[1][6]~q ;
wire \VGA_Controller|syncPantalla|t2|Add1~34 ;
wire \VGA_Controller|syncPantalla|t2|Add1~35 ;
wire \VGA_Controller|syncPantalla|t2|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t2|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t2|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t2|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t2|pixel~q ;
wire \VGA_Controller|syncPantalla|t5|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t5|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t5|Add1~43 ;
wire \VGA_Controller|syncPantalla|t5|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t5|Add1~2 ;
wire \VGA_Controller|syncPantalla|t5|Add1~3 ;
wire \VGA_Controller|syncPantalla|t5|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t5|Add1~6 ;
wire \VGA_Controller|syncPantalla|t5|Add1~7 ;
wire \VGA_Controller|syncPantalla|t5|Add1~9_sumout ;
wire \Ram|ram_Out[4][0]~feeder_combout ;
wire \Ram|Decoder0~32_combout ;
wire \Ram|Decoder0~33_combout ;
wire \Ram|ram_Out[4][0]~q ;
wire \VGA_Controller|syncPantalla|t5|Add1~10 ;
wire \VGA_Controller|syncPantalla|t5|Add1~11 ;
wire \VGA_Controller|syncPantalla|t5|Add1~13_sumout ;
wire \Ram|ram_Out[4][1]~feeder_combout ;
wire \Ram|ram_Out[4][1]~q ;
wire \VGA_Controller|syncPantalla|t5|Add1~14 ;
wire \VGA_Controller|syncPantalla|t5|Add1~15 ;
wire \VGA_Controller|syncPantalla|t5|Add1~17_sumout ;
wire \Ram|ram_Out[4][2]~feeder_combout ;
wire \Ram|ram_Out[4][2]~q ;
wire \VGA_Controller|syncPantalla|t5|Add1~18 ;
wire \VGA_Controller|syncPantalla|t5|Add1~19 ;
wire \VGA_Controller|syncPantalla|t5|Add1~21_sumout ;
wire \Ram|ram_Out[4][3]~feeder_combout ;
wire \Ram|ram_Out[4][3]~q ;
wire \VGA_Controller|syncPantalla|t5|Add1~22 ;
wire \VGA_Controller|syncPantalla|t5|Add1~23 ;
wire \VGA_Controller|syncPantalla|t5|Add1~25_sumout ;
wire \Ram|ram_Out[4][4]~q ;
wire \VGA_Controller|syncPantalla|t5|Add1~26 ;
wire \VGA_Controller|syncPantalla|t5|Add1~27 ;
wire \VGA_Controller|syncPantalla|t5|Add1~29_sumout ;
wire \Ram|ram_Out[4][5]~feeder_combout ;
wire \Ram|ram_Out[4][5]~q ;
wire \VGA_Controller|syncPantalla|t5|Add1~30 ;
wire \VGA_Controller|syncPantalla|t5|Add1~31 ;
wire \VGA_Controller|syncPantalla|t5|Add1~33_sumout ;
wire \Ram|ram_Out[4][6]~feeder_combout ;
wire \Ram|ram_Out[4][6]~q ;
wire \VGA_Controller|syncPantalla|t5|Add1~34 ;
wire \VGA_Controller|syncPantalla|t5|Add1~35 ;
wire \VGA_Controller|syncPantalla|t5|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t5|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t5|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t5|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t5|pixel~q ;
wire \VGA_Controller|syncPantalla|t4|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t4|Add1~43 ;
wire \VGA_Controller|syncPantalla|t4|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t4|Add1~2 ;
wire \VGA_Controller|syncPantalla|t4|Add1~3 ;
wire \VGA_Controller|syncPantalla|t4|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t4|Add1~6 ;
wire \VGA_Controller|syncPantalla|t4|Add1~7 ;
wire \VGA_Controller|syncPantalla|t4|Add1~9_sumout ;
wire \Ram|Decoder0~30_combout ;
wire \Ram|Decoder0~31_combout ;
wire \Ram|ram_Out[3][0]~q ;
wire \VGA_Controller|syncPantalla|t4|Add1~10 ;
wire \VGA_Controller|syncPantalla|t4|Add1~11 ;
wire \VGA_Controller|syncPantalla|t4|Add1~13_sumout ;
wire \Ram|ram_Out[3][1]~feeder_combout ;
wire \Ram|ram_Out[3][1]~q ;
wire \VGA_Controller|syncPantalla|t4|Add1~14 ;
wire \VGA_Controller|syncPantalla|t4|Add1~15 ;
wire \VGA_Controller|syncPantalla|t4|Add1~17_sumout ;
wire \Ram|ram_Out[3][2]~q ;
wire \VGA_Controller|syncPantalla|t4|Add1~18 ;
wire \VGA_Controller|syncPantalla|t4|Add1~19 ;
wire \VGA_Controller|syncPantalla|t4|Add1~21_sumout ;
wire \Ram|ram_Out[3][3]~feeder_combout ;
wire \Ram|ram_Out[3][3]~q ;
wire \VGA_Controller|syncPantalla|t4|Add1~22 ;
wire \VGA_Controller|syncPantalla|t4|Add1~23 ;
wire \VGA_Controller|syncPantalla|t4|Add1~25_sumout ;
wire \Ram|ram_Out[3][4]~feeder_combout ;
wire \Ram|ram_Out[3][4]~q ;
wire \VGA_Controller|syncPantalla|t4|Add1~26 ;
wire \VGA_Controller|syncPantalla|t4|Add1~27 ;
wire \VGA_Controller|syncPantalla|t4|Add1~29_sumout ;
wire \Ram|ram_Out[3][5]~feeder_combout ;
wire \Ram|ram_Out[3][5]~q ;
wire \VGA_Controller|syncPantalla|t4|Add1~30 ;
wire \VGA_Controller|syncPantalla|t4|Add1~31 ;
wire \VGA_Controller|syncPantalla|t4|Add1~33_sumout ;
wire \Ram|ram_Out[3][6]~q ;
wire \VGA_Controller|syncPantalla|t4|Add1~34 ;
wire \VGA_Controller|syncPantalla|t4|Add1~35 ;
wire \VGA_Controller|syncPantalla|t4|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t4|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t4|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t8|LessThan1~0_combout ;
wire \VGA_Controller|syncPantalla|t4|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t4|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t4|pixel~q ;
wire \VGA_Controller|syncPantalla|always2~9_combout ;
wire \VGA_Controller|syncPantalla|LessThan2~0_combout ;
wire \VGA_Controller|syncPantalla|t10|LessThan0~0_combout ;
wire \VGA_Controller|syncPantalla|t30|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t22|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t22|Add1~43 ;
wire \VGA_Controller|syncPantalla|t22|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t22|Add1~2 ;
wire \VGA_Controller|syncPantalla|t22|Add1~3 ;
wire \VGA_Controller|syncPantalla|t22|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t22|Add1~6 ;
wire \VGA_Controller|syncPantalla|t22|Add1~7 ;
wire \VGA_Controller|syncPantalla|t22|Add1~9_sumout ;
wire \Ram|ram_Out[21][0]~feeder_combout ;
wire \Ram|Decoder0~13_combout ;
wire \Ram|ram_Out[21][0]~q ;
wire \VGA_Controller|syncPantalla|t22|Add1~10 ;
wire \VGA_Controller|syncPantalla|t22|Add1~11 ;
wire \VGA_Controller|syncPantalla|t22|Add1~13_sumout ;
wire \Ram|ram_Out[21][1]~feeder_combout ;
wire \Ram|ram_Out[21][1]~q ;
wire \VGA_Controller|syncPantalla|t22|Add1~14 ;
wire \VGA_Controller|syncPantalla|t22|Add1~15 ;
wire \VGA_Controller|syncPantalla|t22|Add1~17_sumout ;
wire \Ram|ram_Out[21][2]~q ;
wire \VGA_Controller|syncPantalla|t22|Add1~18 ;
wire \VGA_Controller|syncPantalla|t22|Add1~19 ;
wire \VGA_Controller|syncPantalla|t22|Add1~21_sumout ;
wire \Ram|ram_Out[21][3]~q ;
wire \VGA_Controller|syncPantalla|t22|Add1~22 ;
wire \VGA_Controller|syncPantalla|t22|Add1~23 ;
wire \VGA_Controller|syncPantalla|t22|Add1~25_sumout ;
wire \Ram|ram_Out[21][4]~q ;
wire \VGA_Controller|syncPantalla|t22|Add1~26 ;
wire \VGA_Controller|syncPantalla|t22|Add1~27 ;
wire \VGA_Controller|syncPantalla|t22|Add1~29_sumout ;
wire \Ram|ram_Out[21][5]~feeder_combout ;
wire \Ram|ram_Out[21][5]~q ;
wire \VGA_Controller|syncPantalla|t22|Add1~30 ;
wire \VGA_Controller|syncPantalla|t22|Add1~31 ;
wire \VGA_Controller|syncPantalla|t22|Add1~33_sumout ;
wire \Ram|ram_Out[21][6]~feeder_combout ;
wire \Ram|ram_Out[21][6]~q ;
wire \VGA_Controller|syncPantalla|t22|Add1~34 ;
wire \VGA_Controller|syncPantalla|t22|Add1~35 ;
wire \VGA_Controller|syncPantalla|t22|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t22|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t22|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t22|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t22|pixel~q ;
wire \VGA_Controller|syncPantalla|t24|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t24|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t24|Add1~43 ;
wire \VGA_Controller|syncPantalla|t24|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t24|Add1~2 ;
wire \VGA_Controller|syncPantalla|t24|Add1~3 ;
wire \VGA_Controller|syncPantalla|t24|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t24|Add1~6 ;
wire \VGA_Controller|syncPantalla|t24|Add1~7 ;
wire \VGA_Controller|syncPantalla|t24|Add1~9_sumout ;
wire \Ram|Decoder0~15_combout ;
wire \Ram|ram_Out[23][0]~q ;
wire \VGA_Controller|syncPantalla|t24|Add1~10 ;
wire \VGA_Controller|syncPantalla|t24|Add1~11 ;
wire \VGA_Controller|syncPantalla|t24|Add1~13_sumout ;
wire \Ram|ram_Out[23][1]~q ;
wire \VGA_Controller|syncPantalla|t24|Add1~14 ;
wire \VGA_Controller|syncPantalla|t24|Add1~15 ;
wire \VGA_Controller|syncPantalla|t24|Add1~17_sumout ;
wire \Ram|ram_Out[23][2]~feeder_combout ;
wire \Ram|ram_Out[23][2]~q ;
wire \VGA_Controller|syncPantalla|t24|Add1~18 ;
wire \VGA_Controller|syncPantalla|t24|Add1~19 ;
wire \VGA_Controller|syncPantalla|t24|Add1~21_sumout ;
wire \Ram|ram_Out[23][3]~feeder_combout ;
wire \Ram|ram_Out[23][3]~q ;
wire \VGA_Controller|syncPantalla|t24|Add1~22 ;
wire \VGA_Controller|syncPantalla|t24|Add1~23 ;
wire \VGA_Controller|syncPantalla|t24|Add1~25_sumout ;
wire \Ram|ram_Out[23][4]~feeder_combout ;
wire \Ram|ram_Out[23][4]~q ;
wire \VGA_Controller|syncPantalla|t24|Add1~26 ;
wire \VGA_Controller|syncPantalla|t24|Add1~27 ;
wire \VGA_Controller|syncPantalla|t24|Add1~29_sumout ;
wire \Ram|ram_Out[23][5]~q ;
wire \VGA_Controller|syncPantalla|t24|Add1~30 ;
wire \VGA_Controller|syncPantalla|t24|Add1~31 ;
wire \VGA_Controller|syncPantalla|t24|Add1~33_sumout ;
wire \Ram|ram_Out[23][6]~q ;
wire \VGA_Controller|syncPantalla|t24|Add1~34 ;
wire \VGA_Controller|syncPantalla|t24|Add1~35 ;
wire \VGA_Controller|syncPantalla|t24|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t24|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t24|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t24|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t24|pixel~q ;
wire \VGA_Controller|syncPantalla|t20|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t21|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t20|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t20|Add1~43 ;
wire \VGA_Controller|syncPantalla|t20|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t20|Add1~2 ;
wire \VGA_Controller|syncPantalla|t20|Add1~3 ;
wire \VGA_Controller|syncPantalla|t20|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t20|Add1~6 ;
wire \VGA_Controller|syncPantalla|t20|Add1~7 ;
wire \VGA_Controller|syncPantalla|t20|Add1~9_sumout ;
wire \Ram|Decoder0~9_combout ;
wire \Ram|Decoder0~10_combout ;
wire \Ram|ram_Out[19][0]~q ;
wire \VGA_Controller|syncPantalla|t20|Add1~10 ;
wire \VGA_Controller|syncPantalla|t20|Add1~11 ;
wire \VGA_Controller|syncPantalla|t20|Add1~13_sumout ;
wire \Ram|ram_Out[19][1]~q ;
wire \VGA_Controller|syncPantalla|t20|Add1~14 ;
wire \VGA_Controller|syncPantalla|t20|Add1~15 ;
wire \VGA_Controller|syncPantalla|t20|Add1~17_sumout ;
wire \Ram|ram_Out[19][2]~q ;
wire \VGA_Controller|syncPantalla|t20|Add1~18 ;
wire \VGA_Controller|syncPantalla|t20|Add1~19 ;
wire \VGA_Controller|syncPantalla|t20|Add1~21_sumout ;
wire \Ram|ram_Out[19][3]~feeder_combout ;
wire \Ram|ram_Out[19][3]~q ;
wire \VGA_Controller|syncPantalla|t20|Add1~22 ;
wire \VGA_Controller|syncPantalla|t20|Add1~23 ;
wire \VGA_Controller|syncPantalla|t20|Add1~25_sumout ;
wire \Ram|ram_Out[19][4]~feeder_combout ;
wire \Ram|ram_Out[19][4]~q ;
wire \VGA_Controller|syncPantalla|t20|Add1~26 ;
wire \VGA_Controller|syncPantalla|t20|Add1~27 ;
wire \VGA_Controller|syncPantalla|t20|Add1~29_sumout ;
wire \Ram|ram_Out[19][5]~feeder_combout ;
wire \Ram|ram_Out[19][5]~q ;
wire \VGA_Controller|syncPantalla|t20|Add1~30 ;
wire \VGA_Controller|syncPantalla|t20|Add1~31 ;
wire \VGA_Controller|syncPantalla|t20|Add1~33_sumout ;
wire \Ram|ram_Out[19][6]~feeder_combout ;
wire \Ram|ram_Out[19][6]~q ;
wire \VGA_Controller|syncPantalla|t20|Add1~34 ;
wire \VGA_Controller|syncPantalla|t20|Add1~35 ;
wire \VGA_Controller|syncPantalla|t20|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t20|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t20|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t20|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t20|pixel~q ;
wire \VGA_Controller|syncPantalla|t21|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t21|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t21|Add1~43 ;
wire \VGA_Controller|syncPantalla|t21|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t21|Add1~2 ;
wire \VGA_Controller|syncPantalla|t21|Add1~3 ;
wire \VGA_Controller|syncPantalla|t21|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t21|Add1~6 ;
wire \VGA_Controller|syncPantalla|t21|Add1~7 ;
wire \VGA_Controller|syncPantalla|t21|Add1~9_sumout ;
wire \Ram|Decoder0~12_combout ;
wire \Ram|ram_Out[20][0]~q ;
wire \VGA_Controller|syncPantalla|t21|Add1~10 ;
wire \VGA_Controller|syncPantalla|t21|Add1~11 ;
wire \VGA_Controller|syncPantalla|t21|Add1~13_sumout ;
wire \Ram|ram_Out[20][1]~feeder_combout ;
wire \Ram|ram_Out[20][1]~q ;
wire \VGA_Controller|syncPantalla|t21|Add1~14 ;
wire \VGA_Controller|syncPantalla|t21|Add1~15 ;
wire \VGA_Controller|syncPantalla|t21|Add1~17_sumout ;
wire \Ram|ram_Out[20][2]~feeder_combout ;
wire \Ram|ram_Out[20][2]~q ;
wire \VGA_Controller|syncPantalla|t21|Add1~18 ;
wire \VGA_Controller|syncPantalla|t21|Add1~19 ;
wire \VGA_Controller|syncPantalla|t21|Add1~21_sumout ;
wire \Ram|ram_Out[20][3]~feeder_combout ;
wire \Ram|ram_Out[20][3]~q ;
wire \VGA_Controller|syncPantalla|t21|Add1~22 ;
wire \VGA_Controller|syncPantalla|t21|Add1~23 ;
wire \VGA_Controller|syncPantalla|t21|Add1~25_sumout ;
wire \Ram|ram_Out[20][4]~feeder_combout ;
wire \Ram|ram_Out[20][4]~q ;
wire \VGA_Controller|syncPantalla|t21|Add1~26 ;
wire \VGA_Controller|syncPantalla|t21|Add1~27 ;
wire \VGA_Controller|syncPantalla|t21|Add1~29_sumout ;
wire \Ram|ram_Out[20][5]~feeder_combout ;
wire \Ram|ram_Out[20][5]~q ;
wire \VGA_Controller|syncPantalla|t21|Add1~30 ;
wire \VGA_Controller|syncPantalla|t21|Add1~31 ;
wire \VGA_Controller|syncPantalla|t21|Add1~33_sumout ;
wire \Ram|ram_Out[20][6]~feeder_combout ;
wire \Ram|ram_Out[20][6]~q ;
wire \VGA_Controller|syncPantalla|t21|Add1~34 ;
wire \VGA_Controller|syncPantalla|t21|Add1~35 ;
wire \VGA_Controller|syncPantalla|t21|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t21|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t21|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t21|pixel~2_combout ;
wire \VGA_Controller|syncPantalla|t21|pixel~q ;
wire \VGA_Controller|syncPantalla|t23|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t23|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t23|Add1~43 ;
wire \VGA_Controller|syncPantalla|t23|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t23|Add1~2 ;
wire \VGA_Controller|syncPantalla|t23|Add1~3 ;
wire \VGA_Controller|syncPantalla|t23|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t23|Add1~6 ;
wire \VGA_Controller|syncPantalla|t23|Add1~7 ;
wire \VGA_Controller|syncPantalla|t23|Add1~9_sumout ;
wire \Ram|Decoder0~14_combout ;
wire \Ram|ram_Out[22][0]~q ;
wire \VGA_Controller|syncPantalla|t23|Add1~10 ;
wire \VGA_Controller|syncPantalla|t23|Add1~11 ;
wire \VGA_Controller|syncPantalla|t23|Add1~13_sumout ;
wire \Ram|ram_Out[22][1]~feeder_combout ;
wire \Ram|ram_Out[22][1]~q ;
wire \VGA_Controller|syncPantalla|t23|Add1~14 ;
wire \VGA_Controller|syncPantalla|t23|Add1~15 ;
wire \VGA_Controller|syncPantalla|t23|Add1~17_sumout ;
wire \Ram|ram_Out[22][2]~feeder_combout ;
wire \Ram|ram_Out[22][2]~q ;
wire \VGA_Controller|syncPantalla|t23|Add1~18 ;
wire \VGA_Controller|syncPantalla|t23|Add1~19 ;
wire \VGA_Controller|syncPantalla|t23|Add1~21_sumout ;
wire \Ram|ram_Out[22][3]~q ;
wire \VGA_Controller|syncPantalla|t23|Add1~22 ;
wire \VGA_Controller|syncPantalla|t23|Add1~23 ;
wire \VGA_Controller|syncPantalla|t23|Add1~25_sumout ;
wire \Ram|ram_Out[22][4]~q ;
wire \VGA_Controller|syncPantalla|t23|Add1~26 ;
wire \VGA_Controller|syncPantalla|t23|Add1~27 ;
wire \VGA_Controller|syncPantalla|t23|Add1~29_sumout ;
wire \Ram|ram_Out[22][5]~q ;
wire \VGA_Controller|syncPantalla|t23|Add1~30 ;
wire \VGA_Controller|syncPantalla|t23|Add1~31 ;
wire \VGA_Controller|syncPantalla|t23|Add1~33_sumout ;
wire \Ram|ram_Out[22][6]~q ;
wire \VGA_Controller|syncPantalla|t23|Add1~34 ;
wire \VGA_Controller|syncPantalla|t23|Add1~35 ;
wire \VGA_Controller|syncPantalla|t23|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t23|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t23|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t23|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t23|pixel~q ;
wire \VGA_Controller|syncPantalla|t19|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t19|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t19|Add1~43 ;
wire \VGA_Controller|syncPantalla|t19|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t19|Add1~2 ;
wire \VGA_Controller|syncPantalla|t19|Add1~3 ;
wire \VGA_Controller|syncPantalla|t19|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t19|Add1~6 ;
wire \VGA_Controller|syncPantalla|t19|Add1~7 ;
wire \VGA_Controller|syncPantalla|t19|Add1~9_sumout ;
wire \Ram|ram_Out[18][0]~feeder_combout ;
wire \Ram|Decoder0~8_combout ;
wire \Ram|ram_Out[18][0]~q ;
wire \VGA_Controller|syncPantalla|t19|Add1~10 ;
wire \VGA_Controller|syncPantalla|t19|Add1~11 ;
wire \VGA_Controller|syncPantalla|t19|Add1~13_sumout ;
wire \Ram|ram_Out[18][1]~feeder_combout ;
wire \Ram|ram_Out[18][1]~q ;
wire \VGA_Controller|syncPantalla|t19|Add1~14 ;
wire \VGA_Controller|syncPantalla|t19|Add1~15 ;
wire \VGA_Controller|syncPantalla|t19|Add1~17_sumout ;
wire \Ram|ram_Out[18][2]~feeder_combout ;
wire \Ram|ram_Out[18][2]~q ;
wire \VGA_Controller|syncPantalla|t19|Add1~18 ;
wire \VGA_Controller|syncPantalla|t19|Add1~19 ;
wire \VGA_Controller|syncPantalla|t19|Add1~21_sumout ;
wire \Ram|ram_Out[18][3]~q ;
wire \VGA_Controller|syncPantalla|t19|Add1~22 ;
wire \VGA_Controller|syncPantalla|t19|Add1~23 ;
wire \VGA_Controller|syncPantalla|t19|Add1~25_sumout ;
wire \Ram|ram_Out[18][4]~feeder_combout ;
wire \Ram|ram_Out[18][4]~q ;
wire \VGA_Controller|syncPantalla|t19|Add1~26 ;
wire \VGA_Controller|syncPantalla|t19|Add1~27 ;
wire \VGA_Controller|syncPantalla|t19|Add1~29_sumout ;
wire \Ram|ram_Out[18][5]~feeder_combout ;
wire \Ram|ram_Out[18][5]~q ;
wire \VGA_Controller|syncPantalla|t19|Add1~30 ;
wire \VGA_Controller|syncPantalla|t19|Add1~31 ;
wire \VGA_Controller|syncPantalla|t19|Add1~33_sumout ;
wire \Ram|ram_Out[18][6]~feeder_combout ;
wire \Ram|ram_Out[18][6]~q ;
wire \VGA_Controller|syncPantalla|t19|Add1~34 ;
wire \VGA_Controller|syncPantalla|t19|Add1~35 ;
wire \VGA_Controller|syncPantalla|t19|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t19|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t19|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t19|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t19|pixel~q ;
wire \VGA_Controller|syncPantalla|always2~7_combout ;
wire \VGA_Controller|syncPantalla|t8|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t8|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t8|Add1~43 ;
wire \VGA_Controller|syncPantalla|t8|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t8|Add1~2 ;
wire \VGA_Controller|syncPantalla|t8|Add1~3 ;
wire \VGA_Controller|syncPantalla|t8|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t8|Add1~6 ;
wire \VGA_Controller|syncPantalla|t8|Add1~7 ;
wire \VGA_Controller|syncPantalla|t8|Add1~9_sumout ;
wire \Ram|ram_Out[7][0]~feeder_combout ;
wire \Ram|Decoder0~36_combout ;
wire \Ram|ram_Out[7][0]~q ;
wire \VGA_Controller|syncPantalla|t8|Add1~10 ;
wire \VGA_Controller|syncPantalla|t8|Add1~11 ;
wire \VGA_Controller|syncPantalla|t8|Add1~13_sumout ;
wire \Ram|ram_Out[7][1]~feeder_combout ;
wire \Ram|ram_Out[7][1]~q ;
wire \VGA_Controller|syncPantalla|t8|Add1~14 ;
wire \VGA_Controller|syncPantalla|t8|Add1~15 ;
wire \VGA_Controller|syncPantalla|t8|Add1~17_sumout ;
wire \Ram|ram_Out[7][2]~feeder_combout ;
wire \Ram|ram_Out[7][2]~q ;
wire \VGA_Controller|syncPantalla|t8|Add1~18 ;
wire \VGA_Controller|syncPantalla|t8|Add1~19 ;
wire \VGA_Controller|syncPantalla|t8|Add1~21_sumout ;
wire \Ram|ram_Out[7][3]~feeder_combout ;
wire \Ram|ram_Out[7][3]~q ;
wire \VGA_Controller|syncPantalla|t8|Add1~22 ;
wire \VGA_Controller|syncPantalla|t8|Add1~23 ;
wire \VGA_Controller|syncPantalla|t8|Add1~25_sumout ;
wire \Ram|ram_Out[7][4]~feeder_combout ;
wire \Ram|ram_Out[7][4]~q ;
wire \VGA_Controller|syncPantalla|t8|Add1~26 ;
wire \VGA_Controller|syncPantalla|t8|Add1~27 ;
wire \VGA_Controller|syncPantalla|t8|Add1~29_sumout ;
wire \Ram|ram_Out[7][5]~feeder_combout ;
wire \Ram|ram_Out[7][5]~q ;
wire \VGA_Controller|syncPantalla|t8|Add1~30 ;
wire \VGA_Controller|syncPantalla|t8|Add1~31 ;
wire \VGA_Controller|syncPantalla|t8|Add1~33_sumout ;
wire \Ram|ram_Out[7][6]~feeder_combout ;
wire \Ram|ram_Out[7][6]~q ;
wire \VGA_Controller|syncPantalla|t8|Add1~34 ;
wire \VGA_Controller|syncPantalla|t8|Add1~35 ;
wire \VGA_Controller|syncPantalla|t8|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t8|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t8|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t8|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t8|pixel~q ;
wire \VGA_Controller|syncPantalla|t7|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t7|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t7|Add1~43 ;
wire \VGA_Controller|syncPantalla|t7|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t7|Add1~2 ;
wire \VGA_Controller|syncPantalla|t7|Add1~3 ;
wire \VGA_Controller|syncPantalla|t7|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t7|Add1~6 ;
wire \VGA_Controller|syncPantalla|t7|Add1~7 ;
wire \VGA_Controller|syncPantalla|t7|Add1~9_sumout ;
wire \Ram|ram_Out[6][0]~feeder_combout ;
wire \Ram|Decoder0~35_combout ;
wire \Ram|ram_Out[6][0]~q ;
wire \VGA_Controller|syncPantalla|t7|Add1~10 ;
wire \VGA_Controller|syncPantalla|t7|Add1~11 ;
wire \VGA_Controller|syncPantalla|t7|Add1~13_sumout ;
wire \Ram|ram_Out[6][1]~feeder_combout ;
wire \Ram|ram_Out[6][1]~q ;
wire \VGA_Controller|syncPantalla|t7|Add1~14 ;
wire \VGA_Controller|syncPantalla|t7|Add1~15 ;
wire \VGA_Controller|syncPantalla|t7|Add1~17_sumout ;
wire \Ram|ram_Out[6][2]~feeder_combout ;
wire \Ram|ram_Out[6][2]~q ;
wire \VGA_Controller|syncPantalla|t7|Add1~18 ;
wire \VGA_Controller|syncPantalla|t7|Add1~19 ;
wire \VGA_Controller|syncPantalla|t7|Add1~21_sumout ;
wire \Ram|ram_Out[6][3]~feeder_combout ;
wire \Ram|ram_Out[6][3]~q ;
wire \VGA_Controller|syncPantalla|t7|Add1~22 ;
wire \VGA_Controller|syncPantalla|t7|Add1~23 ;
wire \VGA_Controller|syncPantalla|t7|Add1~25_sumout ;
wire \Ram|ram_Out[6][4]~feeder_combout ;
wire \Ram|ram_Out[6][4]~q ;
wire \VGA_Controller|syncPantalla|t7|Add1~26 ;
wire \VGA_Controller|syncPantalla|t7|Add1~27 ;
wire \VGA_Controller|syncPantalla|t7|Add1~29_sumout ;
wire \Ram|ram_Out[6][5]~feeder_combout ;
wire \Ram|ram_Out[6][5]~q ;
wire \VGA_Controller|syncPantalla|t7|Add1~30 ;
wire \VGA_Controller|syncPantalla|t7|Add1~31 ;
wire \VGA_Controller|syncPantalla|t7|Add1~33_sumout ;
wire \Ram|ram_Out[6][6]~q ;
wire \VGA_Controller|syncPantalla|t7|Add1~34 ;
wire \VGA_Controller|syncPantalla|t7|Add1~35 ;
wire \VGA_Controller|syncPantalla|t7|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t7|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t7|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t7|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t7|pixel~q ;
wire \VGA_Controller|syncPantalla|t12|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t12|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t12|Add1~43 ;
wire \VGA_Controller|syncPantalla|t12|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t12|Add1~2 ;
wire \VGA_Controller|syncPantalla|t12|Add1~3 ;
wire \VGA_Controller|syncPantalla|t12|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t12|Add1~6 ;
wire \VGA_Controller|syncPantalla|t12|Add1~7 ;
wire \VGA_Controller|syncPantalla|t12|Add1~9_sumout ;
wire \Ram|Decoder0~22_combout ;
wire \Ram|Decoder0~40_combout ;
wire \Ram|ram_Out[11][0]~q ;
wire \VGA_Controller|syncPantalla|t12|Add1~10 ;
wire \VGA_Controller|syncPantalla|t12|Add1~11 ;
wire \VGA_Controller|syncPantalla|t12|Add1~13_sumout ;
wire \Ram|ram_Out[11][1]~q ;
wire \VGA_Controller|syncPantalla|t12|Add1~14 ;
wire \VGA_Controller|syncPantalla|t12|Add1~15 ;
wire \VGA_Controller|syncPantalla|t12|Add1~17_sumout ;
wire \Ram|ram_Out[11][2]~feeder_combout ;
wire \Ram|ram_Out[11][2]~q ;
wire \VGA_Controller|syncPantalla|t12|Add1~18 ;
wire \VGA_Controller|syncPantalla|t12|Add1~19 ;
wire \VGA_Controller|syncPantalla|t12|Add1~21_sumout ;
wire \Ram|ram_Out[11][3]~feeder_combout ;
wire \Ram|ram_Out[11][3]~q ;
wire \VGA_Controller|syncPantalla|t12|Add1~22 ;
wire \VGA_Controller|syncPantalla|t12|Add1~23 ;
wire \VGA_Controller|syncPantalla|t12|Add1~25_sumout ;
wire \Ram|ram_Out[11][4]~q ;
wire \VGA_Controller|syncPantalla|t12|Add1~26 ;
wire \VGA_Controller|syncPantalla|t12|Add1~27 ;
wire \VGA_Controller|syncPantalla|t12|Add1~29_sumout ;
wire \Ram|ram_Out[11][5]~feeder_combout ;
wire \Ram|ram_Out[11][5]~q ;
wire \VGA_Controller|syncPantalla|t12|Add1~30 ;
wire \VGA_Controller|syncPantalla|t12|Add1~31 ;
wire \VGA_Controller|syncPantalla|t12|Add1~33_sumout ;
wire \Ram|ram_Out[11][6]~q ;
wire \VGA_Controller|syncPantalla|t12|Add1~34 ;
wire \VGA_Controller|syncPantalla|t12|Add1~35 ;
wire \VGA_Controller|syncPantalla|t12|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t12|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t12|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t12|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t12|pixel~q ;
wire \VGA_Controller|syncPantalla|t9|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t9|pixel~2_combout ;
wire \VGA_Controller|syncPantalla|t9|pixel~3_combout ;
wire \VGA_Controller|syncPantalla|t9|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t9|Add1~43 ;
wire \VGA_Controller|syncPantalla|t9|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t9|Add1~2 ;
wire \VGA_Controller|syncPantalla|t9|Add1~3 ;
wire \VGA_Controller|syncPantalla|t9|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t9|Add1~6 ;
wire \VGA_Controller|syncPantalla|t9|Add1~7 ;
wire \VGA_Controller|syncPantalla|t9|Add1~9_sumout ;
wire \Ram|ram_Out[8][0]~feeder_combout ;
wire \Ram|Decoder0~20_combout ;
wire \Ram|Decoder0~37_combout ;
wire \Ram|ram_Out[8][0]~q ;
wire \VGA_Controller|syncPantalla|t9|Add1~10 ;
wire \VGA_Controller|syncPantalla|t9|Add1~11 ;
wire \VGA_Controller|syncPantalla|t9|Add1~13_sumout ;
wire \Ram|ram_Out[8][1]~feeder_combout ;
wire \Ram|ram_Out[8][1]~q ;
wire \VGA_Controller|syncPantalla|t9|Add1~14 ;
wire \VGA_Controller|syncPantalla|t9|Add1~15 ;
wire \VGA_Controller|syncPantalla|t9|Add1~17_sumout ;
wire \Ram|ram_Out[8][2]~feeder_combout ;
wire \Ram|ram_Out[8][2]~q ;
wire \VGA_Controller|syncPantalla|t9|Add1~18 ;
wire \VGA_Controller|syncPantalla|t9|Add1~19 ;
wire \VGA_Controller|syncPantalla|t9|Add1~21_sumout ;
wire \Ram|ram_Out[8][3]~q ;
wire \VGA_Controller|syncPantalla|t9|Add1~22 ;
wire \VGA_Controller|syncPantalla|t9|Add1~23 ;
wire \VGA_Controller|syncPantalla|t9|Add1~25_sumout ;
wire \Ram|ram_Out[8][4]~feeder_combout ;
wire \Ram|ram_Out[8][4]~q ;
wire \VGA_Controller|syncPantalla|t9|Add1~26 ;
wire \VGA_Controller|syncPantalla|t9|Add1~27 ;
wire \VGA_Controller|syncPantalla|t9|Add1~29_sumout ;
wire \Ram|ram_Out[8][5]~feeder_combout ;
wire \Ram|ram_Out[8][5]~q ;
wire \VGA_Controller|syncPantalla|t9|Add1~30 ;
wire \VGA_Controller|syncPantalla|t9|Add1~31 ;
wire \VGA_Controller|syncPantalla|t9|Add1~33_sumout ;
wire \Ram|ram_Out[8][6]~feeder_combout ;
wire \Ram|ram_Out[8][6]~q ;
wire \VGA_Controller|syncPantalla|t9|Add1~34 ;
wire \VGA_Controller|syncPantalla|t9|Add1~35 ;
wire \VGA_Controller|syncPantalla|t9|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t9|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t9|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t9|pixel~4_combout ;
wire \VGA_Controller|syncPantalla|t9|pixel~q ;
wire \VGA_Controller|syncPantalla|t10|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t10|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t10|Add1~43 ;
wire \VGA_Controller|syncPantalla|t10|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t10|Add1~2 ;
wire \VGA_Controller|syncPantalla|t10|Add1~3 ;
wire \VGA_Controller|syncPantalla|t10|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t10|Add1~6 ;
wire \VGA_Controller|syncPantalla|t10|Add1~7 ;
wire \VGA_Controller|syncPantalla|t10|Add1~9_sumout ;
wire \Ram|Decoder0~38_combout ;
wire \Ram|ram_Out[9][0]~q ;
wire \VGA_Controller|syncPantalla|t10|Add1~10 ;
wire \VGA_Controller|syncPantalla|t10|Add1~11 ;
wire \VGA_Controller|syncPantalla|t10|Add1~13_sumout ;
wire \Ram|ram_Out[9][1]~feeder_combout ;
wire \Ram|ram_Out[9][1]~q ;
wire \VGA_Controller|syncPantalla|t10|Add1~14 ;
wire \VGA_Controller|syncPantalla|t10|Add1~15 ;
wire \VGA_Controller|syncPantalla|t10|Add1~17_sumout ;
wire \Ram|ram_Out[9][2]~feeder_combout ;
wire \Ram|ram_Out[9][2]~q ;
wire \VGA_Controller|syncPantalla|t10|Add1~18 ;
wire \VGA_Controller|syncPantalla|t10|Add1~19 ;
wire \VGA_Controller|syncPantalla|t10|Add1~21_sumout ;
wire \Ram|ram_Out[9][3]~feeder_combout ;
wire \Ram|ram_Out[9][3]~q ;
wire \VGA_Controller|syncPantalla|t10|Add1~22 ;
wire \VGA_Controller|syncPantalla|t10|Add1~23 ;
wire \VGA_Controller|syncPantalla|t10|Add1~25_sumout ;
wire \Ram|ram_Out[9][4]~feeder_combout ;
wire \Ram|ram_Out[9][4]~q ;
wire \VGA_Controller|syncPantalla|t10|Add1~26 ;
wire \VGA_Controller|syncPantalla|t10|Add1~27 ;
wire \VGA_Controller|syncPantalla|t10|Add1~29_sumout ;
wire \Ram|ram_Out[9][5]~feeder_combout ;
wire \Ram|ram_Out[9][5]~q ;
wire \VGA_Controller|syncPantalla|t10|Add1~30 ;
wire \VGA_Controller|syncPantalla|t10|Add1~31 ;
wire \VGA_Controller|syncPantalla|t10|Add1~33_sumout ;
wire \Ram|ram_Out[9][6]~feeder_combout ;
wire \Ram|ram_Out[9][6]~q ;
wire \VGA_Controller|syncPantalla|t10|Add1~34 ;
wire \VGA_Controller|syncPantalla|t10|Add1~35 ;
wire \VGA_Controller|syncPantalla|t10|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t10|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t10|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t10|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t10|pixel~q ;
wire \VGA_Controller|syncPantalla|t11|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t11|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t11|Add1~43 ;
wire \VGA_Controller|syncPantalla|t11|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t11|Add1~2 ;
wire \VGA_Controller|syncPantalla|t11|Add1~3 ;
wire \VGA_Controller|syncPantalla|t11|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t11|Add1~6 ;
wire \VGA_Controller|syncPantalla|t11|Add1~7 ;
wire \VGA_Controller|syncPantalla|t11|Add1~9_sumout ;
wire \Ram|ram_Out[10][0]~feeder_combout ;
wire \Ram|Decoder0~39_combout ;
wire \Ram|ram_Out[10][0]~q ;
wire \VGA_Controller|syncPantalla|t11|Add1~10 ;
wire \VGA_Controller|syncPantalla|t11|Add1~11 ;
wire \VGA_Controller|syncPantalla|t11|Add1~13_sumout ;
wire \Ram|ram_Out[10][1]~feeder_combout ;
wire \Ram|ram_Out[10][1]~q ;
wire \VGA_Controller|syncPantalla|t11|Add1~14 ;
wire \VGA_Controller|syncPantalla|t11|Add1~15 ;
wire \VGA_Controller|syncPantalla|t11|Add1~17_sumout ;
wire \Ram|ram_Out[10][2]~feeder_combout ;
wire \Ram|ram_Out[10][2]~q ;
wire \VGA_Controller|syncPantalla|t11|Add1~18 ;
wire \VGA_Controller|syncPantalla|t11|Add1~19 ;
wire \VGA_Controller|syncPantalla|t11|Add1~21_sumout ;
wire \Ram|ram_Out[10][3]~feeder_combout ;
wire \Ram|ram_Out[10][3]~q ;
wire \VGA_Controller|syncPantalla|t11|Add1~22 ;
wire \VGA_Controller|syncPantalla|t11|Add1~23 ;
wire \VGA_Controller|syncPantalla|t11|Add1~25_sumout ;
wire \Ram|ram_Out[10][4]~q ;
wire \VGA_Controller|syncPantalla|t11|Add1~26 ;
wire \VGA_Controller|syncPantalla|t11|Add1~27 ;
wire \VGA_Controller|syncPantalla|t11|Add1~29_sumout ;
wire \Ram|ram_Out[10][5]~feeder_combout ;
wire \Ram|ram_Out[10][5]~q ;
wire \VGA_Controller|syncPantalla|t11|Add1~30 ;
wire \VGA_Controller|syncPantalla|t11|Add1~31 ;
wire \VGA_Controller|syncPantalla|t11|Add1~33_sumout ;
wire \Ram|ram_Out[10][6]~feeder_combout ;
wire \Ram|ram_Out[10][6]~q ;
wire \VGA_Controller|syncPantalla|t11|Add1~34 ;
wire \VGA_Controller|syncPantalla|t11|Add1~35 ;
wire \VGA_Controller|syncPantalla|t11|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t11|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t11|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t11|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t11|pixel~q ;
wire \VGA_Controller|syncPantalla|always2~10_combout ;
wire \VGA_Controller|syncPantalla|t30|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t30|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t30|Add1~43 ;
wire \VGA_Controller|syncPantalla|t30|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t30|Add1~2 ;
wire \VGA_Controller|syncPantalla|t30|Add1~3 ;
wire \VGA_Controller|syncPantalla|t30|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t30|Add1~6 ;
wire \VGA_Controller|syncPantalla|t30|Add1~7 ;
wire \VGA_Controller|syncPantalla|t30|Add1~9_sumout ;
wire \Ram|Decoder0~42_combout ;
wire \Ram|Decoder0~7_combout ;
wire \Ram|ram_Out[29][0]~q ;
wire \VGA_Controller|syncPantalla|t30|Add1~10 ;
wire \VGA_Controller|syncPantalla|t30|Add1~11 ;
wire \VGA_Controller|syncPantalla|t30|Add1~13_sumout ;
wire \Ram|ram_Out[29][1]~q ;
wire \VGA_Controller|syncPantalla|t30|Add1~14 ;
wire \VGA_Controller|syncPantalla|t30|Add1~15 ;
wire \VGA_Controller|syncPantalla|t30|Add1~17_sumout ;
wire \Ram|ram_Out[29][2]~q ;
wire \VGA_Controller|syncPantalla|t30|Add1~18 ;
wire \VGA_Controller|syncPantalla|t30|Add1~19 ;
wire \VGA_Controller|syncPantalla|t30|Add1~21_sumout ;
wire \Ram|ram_Out[29][3]~q ;
wire \VGA_Controller|syncPantalla|t30|Add1~22 ;
wire \VGA_Controller|syncPantalla|t30|Add1~23 ;
wire \VGA_Controller|syncPantalla|t30|Add1~25_sumout ;
wire \Ram|ram_Out[29][4]~feeder_combout ;
wire \Ram|ram_Out[29][4]~q ;
wire \VGA_Controller|syncPantalla|t30|Add1~26 ;
wire \VGA_Controller|syncPantalla|t30|Add1~27 ;
wire \VGA_Controller|syncPantalla|t30|Add1~29_sumout ;
wire \Ram|ram_Out[29][5]~q ;
wire \VGA_Controller|syncPantalla|t30|Add1~30 ;
wire \VGA_Controller|syncPantalla|t30|Add1~31 ;
wire \VGA_Controller|syncPantalla|t30|Add1~33_sumout ;
wire \Ram|ram_Out[29][6]~q ;
wire \VGA_Controller|syncPantalla|t30|Add1~34 ;
wire \VGA_Controller|syncPantalla|t30|Add1~35 ;
wire \VGA_Controller|syncPantalla|t30|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t30|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t30|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t30|pixel~2_combout ;
wire \VGA_Controller|syncPantalla|t30|pixel~q ;
wire \VGA_Controller|syncPantalla|t227|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t227|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t227|Add1~43 ;
wire \VGA_Controller|syncPantalla|t227|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t227|Add1~2 ;
wire \VGA_Controller|syncPantalla|t227|Add1~3 ;
wire \VGA_Controller|syncPantalla|t227|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t227|Add1~6 ;
wire \VGA_Controller|syncPantalla|t227|Add1~7 ;
wire \VGA_Controller|syncPantalla|t227|Add1~9_sumout ;
wire \Ram|ram_Out[26][0]~feeder_combout ;
wire \Ram|Decoder0~0_combout ;
wire \Ram|Decoder0~4_combout ;
wire \Ram|ram_Out[26][0]~q ;
wire \VGA_Controller|syncPantalla|t227|Add1~10 ;
wire \VGA_Controller|syncPantalla|t227|Add1~11 ;
wire \VGA_Controller|syncPantalla|t227|Add1~13_sumout ;
wire \Ram|ram_Out[26][1]~q ;
wire \VGA_Controller|syncPantalla|t227|Add1~14 ;
wire \VGA_Controller|syncPantalla|t227|Add1~15 ;
wire \VGA_Controller|syncPantalla|t227|Add1~17_sumout ;
wire \Ram|ram_Out[26][2]~feeder_combout ;
wire \Ram|ram_Out[26][2]~q ;
wire \VGA_Controller|syncPantalla|t227|Add1~18 ;
wire \VGA_Controller|syncPantalla|t227|Add1~19 ;
wire \VGA_Controller|syncPantalla|t227|Add1~21_sumout ;
wire \Ram|ram_Out[26][3]~q ;
wire \VGA_Controller|syncPantalla|t227|Add1~22 ;
wire \VGA_Controller|syncPantalla|t227|Add1~23 ;
wire \VGA_Controller|syncPantalla|t227|Add1~25_sumout ;
wire \Ram|ram_Out[26][4]~q ;
wire \VGA_Controller|syncPantalla|t227|Add1~26 ;
wire \VGA_Controller|syncPantalla|t227|Add1~27 ;
wire \VGA_Controller|syncPantalla|t227|Add1~29_sumout ;
wire \Ram|ram_Out[26][5]~feeder_combout ;
wire \Ram|ram_Out[26][5]~q ;
wire \VGA_Controller|syncPantalla|t227|Add1~30 ;
wire \VGA_Controller|syncPantalla|t227|Add1~31 ;
wire \VGA_Controller|syncPantalla|t227|Add1~33_sumout ;
wire \Ram|ram_Out[26][6]~feeder_combout ;
wire \Ram|ram_Out[26][6]~q ;
wire \VGA_Controller|syncPantalla|t227|Add1~34 ;
wire \VGA_Controller|syncPantalla|t227|Add1~35 ;
wire \VGA_Controller|syncPantalla|t227|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t227|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t227|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t227|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t227|pixel~q ;
wire \VGA_Controller|syncPantalla|t26|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t26|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t26|Add1~43 ;
wire \VGA_Controller|syncPantalla|t26|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t26|Add1~2 ;
wire \VGA_Controller|syncPantalla|t26|Add1~3 ;
wire \VGA_Controller|syncPantalla|t26|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t26|Add1~6 ;
wire \VGA_Controller|syncPantalla|t26|Add1~7 ;
wire \VGA_Controller|syncPantalla|t26|Add1~9_sumout ;
wire \Ram|Decoder0~2_combout ;
wire \Ram|Decoder0~3_combout ;
wire \Ram|ram_Out[25][0]~q ;
wire \VGA_Controller|syncPantalla|t26|Add1~10 ;
wire \VGA_Controller|syncPantalla|t26|Add1~11 ;
wire \VGA_Controller|syncPantalla|t26|Add1~13_sumout ;
wire \Ram|ram_Out[25][1]~feeder_combout ;
wire \Ram|ram_Out[25][1]~q ;
wire \VGA_Controller|syncPantalla|t26|Add1~14 ;
wire \VGA_Controller|syncPantalla|t26|Add1~15 ;
wire \VGA_Controller|syncPantalla|t26|Add1~17_sumout ;
wire \Ram|ram_Out[25][2]~feeder_combout ;
wire \Ram|ram_Out[25][2]~q ;
wire \VGA_Controller|syncPantalla|t26|Add1~18 ;
wire \VGA_Controller|syncPantalla|t26|Add1~19 ;
wire \VGA_Controller|syncPantalla|t26|Add1~21_sumout ;
wire \Ram|ram_Out[25][3]~q ;
wire \VGA_Controller|syncPantalla|t26|Add1~22 ;
wire \VGA_Controller|syncPantalla|t26|Add1~23 ;
wire \VGA_Controller|syncPantalla|t26|Add1~25_sumout ;
wire \Ram|ram_Out[25][4]~q ;
wire \VGA_Controller|syncPantalla|t26|Add1~26 ;
wire \VGA_Controller|syncPantalla|t26|Add1~27 ;
wire \VGA_Controller|syncPantalla|t26|Add1~29_sumout ;
wire \Ram|ram_Out[25][5]~q ;
wire \VGA_Controller|syncPantalla|t26|Add1~30 ;
wire \VGA_Controller|syncPantalla|t26|Add1~31 ;
wire \VGA_Controller|syncPantalla|t26|Add1~33_sumout ;
wire \Ram|ram_Out[25][6]~q ;
wire \VGA_Controller|syncPantalla|t26|Add1~34 ;
wire \VGA_Controller|syncPantalla|t26|Add1~35 ;
wire \VGA_Controller|syncPantalla|t26|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t26|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t26|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t26|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t26|pixel~q ;
wire \VGA_Controller|syncPantalla|t28|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t28|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t28|Add1~43 ;
wire \VGA_Controller|syncPantalla|t28|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t28|Add1~2 ;
wire \VGA_Controller|syncPantalla|t28|Add1~3 ;
wire \VGA_Controller|syncPantalla|t28|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t28|Add1~6 ;
wire \VGA_Controller|syncPantalla|t28|Add1~7 ;
wire \VGA_Controller|syncPantalla|t28|Add1~9_sumout ;
wire \Ram|ram_Out[27][0]~feeder_combout ;
wire \Ram|Decoder0~5_combout ;
wire \Ram|ram_Out[27][0]~q ;
wire \VGA_Controller|syncPantalla|t28|Add1~10 ;
wire \VGA_Controller|syncPantalla|t28|Add1~11 ;
wire \VGA_Controller|syncPantalla|t28|Add1~13_sumout ;
wire \Ram|ram_Out[27][1]~feeder_combout ;
wire \Ram|ram_Out[27][1]~q ;
wire \VGA_Controller|syncPantalla|t28|Add1~14 ;
wire \VGA_Controller|syncPantalla|t28|Add1~15 ;
wire \VGA_Controller|syncPantalla|t28|Add1~17_sumout ;
wire \Ram|ram_Out[27][2]~feeder_combout ;
wire \Ram|ram_Out[27][2]~q ;
wire \VGA_Controller|syncPantalla|t28|Add1~18 ;
wire \VGA_Controller|syncPantalla|t28|Add1~19 ;
wire \VGA_Controller|syncPantalla|t28|Add1~21_sumout ;
wire \Ram|ram_Out[27][3]~feeder_combout ;
wire \Ram|ram_Out[27][3]~q ;
wire \VGA_Controller|syncPantalla|t28|Add1~22 ;
wire \VGA_Controller|syncPantalla|t28|Add1~23 ;
wire \VGA_Controller|syncPantalla|t28|Add1~25_sumout ;
wire \Ram|ram_Out[27][4]~feeder_combout ;
wire \Ram|ram_Out[27][4]~q ;
wire \VGA_Controller|syncPantalla|t28|Add1~26 ;
wire \VGA_Controller|syncPantalla|t28|Add1~27 ;
wire \VGA_Controller|syncPantalla|t28|Add1~29_sumout ;
wire \Ram|ram_Out[27][5]~feeder_combout ;
wire \Ram|ram_Out[27][5]~q ;
wire \VGA_Controller|syncPantalla|t28|Add1~30 ;
wire \VGA_Controller|syncPantalla|t28|Add1~31 ;
wire \VGA_Controller|syncPantalla|t28|Add1~33_sumout ;
wire \Ram|ram_Out[27][6]~feeder_combout ;
wire \Ram|ram_Out[27][6]~q ;
wire \VGA_Controller|syncPantalla|t28|Add1~34 ;
wire \VGA_Controller|syncPantalla|t28|Add1~35 ;
wire \VGA_Controller|syncPantalla|t28|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t28|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t28|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t28|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t28|pixel~q ;
wire \VGA_Controller|syncPantalla|t25|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t25|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t25|Add1~43 ;
wire \VGA_Controller|syncPantalla|t25|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t25|Add1~2 ;
wire \VGA_Controller|syncPantalla|t25|Add1~3 ;
wire \VGA_Controller|syncPantalla|t25|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t25|Add1~6 ;
wire \VGA_Controller|syncPantalla|t25|Add1~7 ;
wire \VGA_Controller|syncPantalla|t25|Add1~9_sumout ;
wire \Ram|ram_Out[24][0]~feeder_combout ;
wire \Ram|Decoder0~1_combout ;
wire \Ram|ram_Out[24][0]~q ;
wire \VGA_Controller|syncPantalla|t25|Add1~10 ;
wire \VGA_Controller|syncPantalla|t25|Add1~11 ;
wire \VGA_Controller|syncPantalla|t25|Add1~13_sumout ;
wire \Ram|ram_Out[24][1]~feeder_combout ;
wire \Ram|ram_Out[24][1]~q ;
wire \VGA_Controller|syncPantalla|t25|Add1~14 ;
wire \VGA_Controller|syncPantalla|t25|Add1~15 ;
wire \VGA_Controller|syncPantalla|t25|Add1~17_sumout ;
wire \Ram|ram_Out[24][2]~feeder_combout ;
wire \Ram|ram_Out[24][2]~q ;
wire \VGA_Controller|syncPantalla|t25|Add1~18 ;
wire \VGA_Controller|syncPantalla|t25|Add1~19 ;
wire \VGA_Controller|syncPantalla|t25|Add1~21_sumout ;
wire \Ram|ram_Out[24][3]~feeder_combout ;
wire \Ram|ram_Out[24][3]~q ;
wire \VGA_Controller|syncPantalla|t25|Add1~22 ;
wire \VGA_Controller|syncPantalla|t25|Add1~23 ;
wire \VGA_Controller|syncPantalla|t25|Add1~25_sumout ;
wire \Ram|ram_Out[24][4]~feeder_combout ;
wire \Ram|ram_Out[24][4]~q ;
wire \VGA_Controller|syncPantalla|t25|Add1~26 ;
wire \VGA_Controller|syncPantalla|t25|Add1~27 ;
wire \VGA_Controller|syncPantalla|t25|Add1~29_sumout ;
wire \Ram|ram_Out[24][5]~feeder_combout ;
wire \Ram|ram_Out[24][5]~q ;
wire \VGA_Controller|syncPantalla|t25|Add1~30 ;
wire \VGA_Controller|syncPantalla|t25|Add1~31 ;
wire \VGA_Controller|syncPantalla|t25|Add1~33_sumout ;
wire \Ram|ram_Out[24][6]~feeder_combout ;
wire \Ram|ram_Out[24][6]~q ;
wire \VGA_Controller|syncPantalla|t25|Add1~34 ;
wire \VGA_Controller|syncPantalla|t25|Add1~35 ;
wire \VGA_Controller|syncPantalla|t25|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t25|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t25|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t25|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t25|pixel~q ;
wire \VGA_Controller|syncPantalla|t29|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t29|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t29|Add1~43 ;
wire \VGA_Controller|syncPantalla|t29|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t29|Add1~2 ;
wire \VGA_Controller|syncPantalla|t29|Add1~3 ;
wire \VGA_Controller|syncPantalla|t29|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t29|Add1~6 ;
wire \VGA_Controller|syncPantalla|t29|Add1~7 ;
wire \VGA_Controller|syncPantalla|t29|Add1~9_sumout ;
wire \Ram|Decoder0~41_combout ;
wire \Ram|Decoder0~6_combout ;
wire \Ram|ram_Out[28][0]~q ;
wire \VGA_Controller|syncPantalla|t29|Add1~10 ;
wire \VGA_Controller|syncPantalla|t29|Add1~11 ;
wire \VGA_Controller|syncPantalla|t29|Add1~13_sumout ;
wire \Ram|ram_Out[28][1]~q ;
wire \VGA_Controller|syncPantalla|t29|Add1~14 ;
wire \VGA_Controller|syncPantalla|t29|Add1~15 ;
wire \VGA_Controller|syncPantalla|t29|Add1~17_sumout ;
wire \Ram|ram_Out[28][2]~q ;
wire \VGA_Controller|syncPantalla|t29|Add1~18 ;
wire \VGA_Controller|syncPantalla|t29|Add1~19 ;
wire \VGA_Controller|syncPantalla|t29|Add1~21_sumout ;
wire \Ram|ram_Out[28][3]~q ;
wire \VGA_Controller|syncPantalla|t29|Add1~22 ;
wire \VGA_Controller|syncPantalla|t29|Add1~23 ;
wire \VGA_Controller|syncPantalla|t29|Add1~25_sumout ;
wire \Ram|ram_Out[28][4]~q ;
wire \VGA_Controller|syncPantalla|t29|Add1~26 ;
wire \VGA_Controller|syncPantalla|t29|Add1~27 ;
wire \VGA_Controller|syncPantalla|t29|Add1~29_sumout ;
wire \Ram|ram_Out[28][5]~q ;
wire \VGA_Controller|syncPantalla|t29|Add1~30 ;
wire \VGA_Controller|syncPantalla|t29|Add1~31 ;
wire \VGA_Controller|syncPantalla|t29|Add1~33_sumout ;
wire \Ram|ram_Out[28][6]~q ;
wire \VGA_Controller|syncPantalla|t29|Add1~34 ;
wire \VGA_Controller|syncPantalla|t29|Add1~35 ;
wire \VGA_Controller|syncPantalla|t29|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t29|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t29|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t29|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t29|pixel~q ;
wire \VGA_Controller|syncPantalla|always2~6_combout ;
wire \VGA_Controller|syncPantalla|t17|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t17|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t17|Add1~43 ;
wire \VGA_Controller|syncPantalla|t17|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t17|Add1~2 ;
wire \VGA_Controller|syncPantalla|t17|Add1~3 ;
wire \VGA_Controller|syncPantalla|t17|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t17|Add1~6 ;
wire \VGA_Controller|syncPantalla|t17|Add1~7 ;
wire \VGA_Controller|syncPantalla|t17|Add1~9_sumout ;
wire \Ram|Decoder0~43_combout ;
wire \Ram|Decoder0~24_combout ;
wire \Ram|ram_Out[16][0]~q ;
wire \VGA_Controller|syncPantalla|t17|Add1~10 ;
wire \VGA_Controller|syncPantalla|t17|Add1~11 ;
wire \VGA_Controller|syncPantalla|t17|Add1~13_sumout ;
wire \Ram|ram_Out[16][1]~feeder_combout ;
wire \Ram|ram_Out[16][1]~q ;
wire \VGA_Controller|syncPantalla|t17|Add1~14 ;
wire \VGA_Controller|syncPantalla|t17|Add1~15 ;
wire \VGA_Controller|syncPantalla|t17|Add1~17_sumout ;
wire \Ram|ram_Out[16][2]~q ;
wire \VGA_Controller|syncPantalla|t17|Add1~18 ;
wire \VGA_Controller|syncPantalla|t17|Add1~19 ;
wire \VGA_Controller|syncPantalla|t17|Add1~21_sumout ;
wire \Ram|ram_Out[16][3]~feeder_combout ;
wire \Ram|ram_Out[16][3]~q ;
wire \VGA_Controller|syncPantalla|t17|Add1~22 ;
wire \VGA_Controller|syncPantalla|t17|Add1~23 ;
wire \VGA_Controller|syncPantalla|t17|Add1~25_sumout ;
wire \Ram|ram_Out[16][4]~feeder_combout ;
wire \Ram|ram_Out[16][4]~q ;
wire \VGA_Controller|syncPantalla|t17|Add1~26 ;
wire \VGA_Controller|syncPantalla|t17|Add1~27 ;
wire \VGA_Controller|syncPantalla|t17|Add1~29_sumout ;
wire \Ram|ram_Out[16][5]~feeder_combout ;
wire \Ram|ram_Out[16][5]~q ;
wire \VGA_Controller|syncPantalla|t17|Add1~30 ;
wire \VGA_Controller|syncPantalla|t17|Add1~31 ;
wire \VGA_Controller|syncPantalla|t17|Add1~33_sumout ;
wire \Ram|ram_Out[16][6]~feeder_combout ;
wire \Ram|ram_Out[16][6]~q ;
wire \VGA_Controller|syncPantalla|t17|Add1~34 ;
wire \VGA_Controller|syncPantalla|t17|Add1~35 ;
wire \VGA_Controller|syncPantalla|t17|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t17|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t17|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t17|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t17|pixel~q ;
wire \VGA_Controller|syncPantalla|t14|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t14|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t14|Add1~43 ;
wire \VGA_Controller|syncPantalla|t14|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t14|Add1~2 ;
wire \VGA_Controller|syncPantalla|t14|Add1~3 ;
wire \VGA_Controller|syncPantalla|t14|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t14|Add1~6 ;
wire \VGA_Controller|syncPantalla|t14|Add1~7 ;
wire \VGA_Controller|syncPantalla|t14|Add1~9_sumout ;
wire \Ram|Decoder0~19_combout ;
wire \Ram|ram_Out[13][0]~q ;
wire \VGA_Controller|syncPantalla|t14|Add1~10 ;
wire \VGA_Controller|syncPantalla|t14|Add1~11 ;
wire \VGA_Controller|syncPantalla|t14|Add1~13_sumout ;
wire \Ram|ram_Out[13][1]~feeder_combout ;
wire \Ram|ram_Out[13][1]~q ;
wire \VGA_Controller|syncPantalla|t14|Add1~14 ;
wire \VGA_Controller|syncPantalla|t14|Add1~15 ;
wire \VGA_Controller|syncPantalla|t14|Add1~17_sumout ;
wire \Ram|ram_Out[13][2]~q ;
wire \VGA_Controller|syncPantalla|t14|Add1~18 ;
wire \VGA_Controller|syncPantalla|t14|Add1~19 ;
wire \VGA_Controller|syncPantalla|t14|Add1~21_sumout ;
wire \Ram|ram_Out[13][3]~q ;
wire \VGA_Controller|syncPantalla|t14|Add1~22 ;
wire \VGA_Controller|syncPantalla|t14|Add1~23 ;
wire \VGA_Controller|syncPantalla|t14|Add1~25_sumout ;
wire \Ram|ram_Out[13][4]~feeder_combout ;
wire \Ram|ram_Out[13][4]~q ;
wire \VGA_Controller|syncPantalla|t14|Add1~26 ;
wire \VGA_Controller|syncPantalla|t14|Add1~27 ;
wire \VGA_Controller|syncPantalla|t14|Add1~29_sumout ;
wire \Ram|ram_Out[13][5]~q ;
wire \VGA_Controller|syncPantalla|t14|Add1~30 ;
wire \VGA_Controller|syncPantalla|t14|Add1~31 ;
wire \VGA_Controller|syncPantalla|t14|Add1~33_sumout ;
wire \Ram|ram_Out[13][6]~q ;
wire \VGA_Controller|syncPantalla|t14|Add1~34 ;
wire \VGA_Controller|syncPantalla|t14|Add1~35 ;
wire \VGA_Controller|syncPantalla|t14|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t14|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t14|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t14|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t14|pixel~q ;
wire \VGA_Controller|syncPantalla|t18|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t18|Add1~43 ;
wire \VGA_Controller|syncPantalla|t18|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t18|Add1~2 ;
wire \VGA_Controller|syncPantalla|t18|Add1~3 ;
wire \VGA_Controller|syncPantalla|t18|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t18|Add1~6 ;
wire \VGA_Controller|syncPantalla|t18|Add1~7 ;
wire \VGA_Controller|syncPantalla|t18|Add1~9_sumout ;
wire \Ram|ram_Out[17][0]~feeder_combout ;
wire \Ram|Decoder0~25_combout ;
wire \Ram|ram_Out[17][0]~q ;
wire \VGA_Controller|syncPantalla|t18|Add1~10 ;
wire \VGA_Controller|syncPantalla|t18|Add1~11 ;
wire \VGA_Controller|syncPantalla|t18|Add1~13_sumout ;
wire \Ram|ram_Out[17][1]~feeder_combout ;
wire \Ram|ram_Out[17][1]~q ;
wire \VGA_Controller|syncPantalla|t18|Add1~14 ;
wire \VGA_Controller|syncPantalla|t18|Add1~15 ;
wire \VGA_Controller|syncPantalla|t18|Add1~17_sumout ;
wire \Ram|ram_Out[17][2]~feeder_combout ;
wire \Ram|ram_Out[17][2]~q ;
wire \VGA_Controller|syncPantalla|t18|Add1~18 ;
wire \VGA_Controller|syncPantalla|t18|Add1~19 ;
wire \VGA_Controller|syncPantalla|t18|Add1~21_sumout ;
wire \Ram|ram_Out[17][3]~feeder_combout ;
wire \Ram|ram_Out[17][3]~q ;
wire \VGA_Controller|syncPantalla|t18|Add1~22 ;
wire \VGA_Controller|syncPantalla|t18|Add1~23 ;
wire \VGA_Controller|syncPantalla|t18|Add1~25_sumout ;
wire \Ram|ram_Out[17][4]~feeder_combout ;
wire \Ram|ram_Out[17][4]~q ;
wire \VGA_Controller|syncPantalla|t18|Add1~26 ;
wire \VGA_Controller|syncPantalla|t18|Add1~27 ;
wire \VGA_Controller|syncPantalla|t18|Add1~29_sumout ;
wire \Ram|ram_Out[17][5]~q ;
wire \VGA_Controller|syncPantalla|t18|Add1~30 ;
wire \VGA_Controller|syncPantalla|t18|Add1~31 ;
wire \VGA_Controller|syncPantalla|t18|Add1~33_sumout ;
wire \Ram|ram_Out[17][6]~feeder_combout ;
wire \Ram|ram_Out[17][6]~q ;
wire \VGA_Controller|syncPantalla|t18|Add1~34 ;
wire \VGA_Controller|syncPantalla|t18|Add1~35 ;
wire \VGA_Controller|syncPantalla|t18|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ;
wire \VGA_Controller|syncPantalla|t18|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t18|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t18|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t18|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t18|pixel~q ;
wire \VGA_Controller|syncPantalla|t13|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t13|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t13|Add1~43 ;
wire \VGA_Controller|syncPantalla|t13|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t13|Add1~2 ;
wire \VGA_Controller|syncPantalla|t13|Add1~3 ;
wire \VGA_Controller|syncPantalla|t13|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t13|Add1~6 ;
wire \VGA_Controller|syncPantalla|t13|Add1~7 ;
wire \VGA_Controller|syncPantalla|t13|Add1~9_sumout ;
wire \Ram|Decoder0~16_combout ;
wire \Ram|Decoder0~17_combout ;
wire \Ram|ram_Out[12][0]~q ;
wire \VGA_Controller|syncPantalla|t13|Add1~10 ;
wire \VGA_Controller|syncPantalla|t13|Add1~11 ;
wire \VGA_Controller|syncPantalla|t13|Add1~13_sumout ;
wire \Ram|ram_Out[12][1]~feeder_combout ;
wire \Ram|ram_Out[12][1]~q ;
wire \VGA_Controller|syncPantalla|t13|Add1~14 ;
wire \VGA_Controller|syncPantalla|t13|Add1~15 ;
wire \VGA_Controller|syncPantalla|t13|Add1~17_sumout ;
wire \Ram|ram_Out[12][2]~feeder_combout ;
wire \Ram|ram_Out[12][2]~q ;
wire \VGA_Controller|syncPantalla|t13|Add1~18 ;
wire \VGA_Controller|syncPantalla|t13|Add1~19 ;
wire \VGA_Controller|syncPantalla|t13|Add1~21_sumout ;
wire \Ram|ram_Out[12][3]~q ;
wire \VGA_Controller|syncPantalla|t13|Add1~22 ;
wire \VGA_Controller|syncPantalla|t13|Add1~23 ;
wire \VGA_Controller|syncPantalla|t13|Add1~25_sumout ;
wire \Ram|ram_Out[12][4]~feeder_combout ;
wire \Ram|ram_Out[12][4]~q ;
wire \VGA_Controller|syncPantalla|t13|Add1~26 ;
wire \VGA_Controller|syncPantalla|t13|Add1~27 ;
wire \VGA_Controller|syncPantalla|t13|Add1~29_sumout ;
wire \Ram|ram_Out[12][5]~feeder_combout ;
wire \Ram|ram_Out[12][5]~q ;
wire \VGA_Controller|syncPantalla|t13|Add1~30 ;
wire \VGA_Controller|syncPantalla|t13|Add1~31 ;
wire \VGA_Controller|syncPantalla|t13|Add1~33_sumout ;
wire \Ram|ram_Out[12][6]~q ;
wire \VGA_Controller|syncPantalla|t13|Add1~34 ;
wire \VGA_Controller|syncPantalla|t13|Add1~35 ;
wire \VGA_Controller|syncPantalla|t13|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ;
wire \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t13|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t13|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t13|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t13|pixel~q ;
wire \VGA_Controller|syncPantalla|t16|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t16|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t16|Add1~43 ;
wire \VGA_Controller|syncPantalla|t16|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t16|Add1~2 ;
wire \VGA_Controller|syncPantalla|t16|Add1~3 ;
wire \VGA_Controller|syncPantalla|t16|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t16|Add1~6 ;
wire \VGA_Controller|syncPantalla|t16|Add1~7 ;
wire \VGA_Controller|syncPantalla|t16|Add1~9_sumout ;
wire \Ram|ram_Out[15][0]~feeder_combout ;
wire \Ram|Decoder0~23_combout ;
wire \Ram|ram_Out[15][0]~q ;
wire \VGA_Controller|syncPantalla|t16|Add1~10 ;
wire \VGA_Controller|syncPantalla|t16|Add1~11 ;
wire \VGA_Controller|syncPantalla|t16|Add1~13_sumout ;
wire \Ram|ram_Out[15][1]~feeder_combout ;
wire \Ram|ram_Out[15][1]~q ;
wire \VGA_Controller|syncPantalla|t16|Add1~14 ;
wire \VGA_Controller|syncPantalla|t16|Add1~15 ;
wire \VGA_Controller|syncPantalla|t16|Add1~17_sumout ;
wire \Ram|ram_Out[15][2]~feeder_combout ;
wire \Ram|ram_Out[15][2]~q ;
wire \VGA_Controller|syncPantalla|t16|Add1~18 ;
wire \VGA_Controller|syncPantalla|t16|Add1~19 ;
wire \VGA_Controller|syncPantalla|t16|Add1~21_sumout ;
wire \Ram|ram_Out[15][3]~feeder_combout ;
wire \Ram|ram_Out[15][3]~q ;
wire \VGA_Controller|syncPantalla|t16|Add1~22 ;
wire \VGA_Controller|syncPantalla|t16|Add1~23 ;
wire \VGA_Controller|syncPantalla|t16|Add1~25_sumout ;
wire \Ram|ram_Out[15][4]~feeder_combout ;
wire \Ram|ram_Out[15][4]~q ;
wire \VGA_Controller|syncPantalla|t16|Add1~26 ;
wire \VGA_Controller|syncPantalla|t16|Add1~27 ;
wire \VGA_Controller|syncPantalla|t16|Add1~29_sumout ;
wire \Ram|ram_Out[15][5]~feeder_combout ;
wire \Ram|ram_Out[15][5]~q ;
wire \VGA_Controller|syncPantalla|t16|Add1~30 ;
wire \VGA_Controller|syncPantalla|t16|Add1~31 ;
wire \VGA_Controller|syncPantalla|t16|Add1~33_sumout ;
wire \Ram|ram_Out[15][6]~feeder_combout ;
wire \Ram|ram_Out[15][6]~q ;
wire \VGA_Controller|syncPantalla|t16|Add1~34 ;
wire \VGA_Controller|syncPantalla|t16|Add1~35 ;
wire \VGA_Controller|syncPantalla|t16|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ;
wire \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ;
wire \VGA_Controller|syncPantalla|t16|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t16|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t16|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t16|pixel~q ;
wire \VGA_Controller|syncPantalla|t15|pixel~0_combout ;
wire \VGA_Controller|syncPantalla|t15|Add1~42_cout ;
wire \VGA_Controller|syncPantalla|t15|Add1~43 ;
wire \VGA_Controller|syncPantalla|t15|Add1~1_sumout ;
wire \VGA_Controller|syncPantalla|t15|Add1~2 ;
wire \VGA_Controller|syncPantalla|t15|Add1~3 ;
wire \VGA_Controller|syncPantalla|t15|Add1~5_sumout ;
wire \VGA_Controller|syncPantalla|t15|Add1~6 ;
wire \VGA_Controller|syncPantalla|t15|Add1~7 ;
wire \VGA_Controller|syncPantalla|t15|Add1~9_sumout ;
wire \Ram|ram_Out[14][0]~feeder_combout ;
wire \Ram|Decoder0~21_combout ;
wire \Ram|ram_Out[14][0]~q ;
wire \VGA_Controller|syncPantalla|t15|Add1~10 ;
wire \VGA_Controller|syncPantalla|t15|Add1~11 ;
wire \VGA_Controller|syncPantalla|t15|Add1~13_sumout ;
wire \Ram|ram_Out[14][1]~feeder_combout ;
wire \Ram|ram_Out[14][1]~q ;
wire \VGA_Controller|syncPantalla|t15|Add1~14 ;
wire \VGA_Controller|syncPantalla|t15|Add1~15 ;
wire \VGA_Controller|syncPantalla|t15|Add1~17_sumout ;
wire \Ram|ram_Out[14][2]~feeder_combout ;
wire \Ram|ram_Out[14][2]~q ;
wire \VGA_Controller|syncPantalla|t15|Add1~18 ;
wire \VGA_Controller|syncPantalla|t15|Add1~19 ;
wire \VGA_Controller|syncPantalla|t15|Add1~21_sumout ;
wire \Ram|ram_Out[14][3]~feeder_combout ;
wire \Ram|ram_Out[14][3]~q ;
wire \VGA_Controller|syncPantalla|t15|Add1~22 ;
wire \VGA_Controller|syncPantalla|t15|Add1~23 ;
wire \VGA_Controller|syncPantalla|t15|Add1~25_sumout ;
wire \Ram|ram_Out[14][4]~feeder_combout ;
wire \Ram|ram_Out[14][4]~q ;
wire \VGA_Controller|syncPantalla|t15|Add1~26 ;
wire \VGA_Controller|syncPantalla|t15|Add1~27 ;
wire \VGA_Controller|syncPantalla|t15|Add1~29_sumout ;
wire \Ram|ram_Out[14][5]~feeder_combout ;
wire \Ram|ram_Out[14][5]~q ;
wire \VGA_Controller|syncPantalla|t15|Add1~30 ;
wire \VGA_Controller|syncPantalla|t15|Add1~31 ;
wire \VGA_Controller|syncPantalla|t15|Add1~33_sumout ;
wire \Ram|ram_Out[14][6]~feeder_combout ;
wire \Ram|ram_Out[14][6]~q ;
wire \VGA_Controller|syncPantalla|t15|Add1~34 ;
wire \VGA_Controller|syncPantalla|t15|Add1~35 ;
wire \VGA_Controller|syncPantalla|t15|Add1~37_sumout ;
wire \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ;
wire \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ;
wire \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ;
wire \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ;
wire \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout ;
wire \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ;
wire \VGA_Controller|syncPantalla|t15|Mux0~4_combout ;
wire \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ;
wire \VGA_Controller|syncPantalla|t15|Mux0~0_combout ;
wire \VGA_Controller|syncPantalla|t15|pixel~1_combout ;
wire \VGA_Controller|syncPantalla|t15|pixel~q ;
wire \VGA_Controller|syncPantalla|always2~8_combout ;
wire \VGA_Controller|syncPantalla|always2~11_combout ;
wire \VGA_Controller|syncPantalla|always2~2_combout ;
wire \VGA_Controller|syncPantalla|always2~4_combout ;
wire \VGA_Controller|syncPantalla|always2~0_combout ;
wire \VGA_Controller|syncPantalla|LessThan2~1_combout ;
wire \VGA_Controller|syncPantalla|always2~1_combout ;
wire \VGA_Controller|syncPantalla|LessThan4~1_combout ;
wire \VGA_Controller|syncPantalla|always2~5_combout ;
wire \VGA_Controller|syncPantalla|always2~12_combout ;
wire \VGA_Controller|syncPantalla|always2~13_combout ;
wire \VGA_Controller|syncPantalla|always2~16_combout ;
wire \VGA_Controller|syncPantalla|always2~17_combout ;
wire \VGA_Controller|syncPantalla|always2~18_combout ;
wire \VGA_Controller|syncPantalla|always2~14_combout ;
wire \VGA_Controller|syncPantalla|always2~15_combout ;
wire \VGA_Controller|syncPantalla|color_R~0_combout ;
wire \VGA_Controller|syncPantalla|out_R~0_combout ;
wire \VGA_Controller|syncPantalla|LessThan11~0_combout ;
wire \VGA_Controller|syncPantalla|LessThan10~1_combout ;
wire \VGA_Controller|syncPantalla|out_R~1_combout ;
wire \VGA_Controller|syncPantalla|out_R[0]~2_combout ;
wire \VGA_Controller|syncPantalla|color_R~1_combout ;
wire \VGA_Controller|syncPantalla|color_R~2_combout ;
wire \VGA_Controller|syncPantalla|out_R[1]~3_combout ;
wire \VGA_Controller|syncPantalla|color_B~0_combout ;
wire \VGA_Controller|syncPantalla|out_B[0]~0_combout ;
wire \VGA_Controller|syncPantalla|color_B~1_combout ;
wire \VGA_Controller|syncPantalla|out_B[1]~1_combout ;
wire \VGA_Controller|syncPantalla|LessThan7~0_combout ;
wire \VGA_Controller|syncPantalla|LessThan4~0_combout ;
wire [9:0] \VGA_Controller|syncPantalla|Y0 ;
wire [9:0] \VGA_Controller|syncPantalla|X0 ;
wire [8:0] \Ram|bryan ;
wire [27:0] \VGA_Controller|clock|counter ;
wire [7:0] \VGA_Controller|syncPantalla|color_R ;
wire [7:0] \VGA_Controller|syncPantalla|color_B ;

wire [4:0] \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ;

assign \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout  = \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  = \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a2  = \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout  = \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4  = \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a5  = \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [2];
assign \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [3];
assign \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus [4];

assign \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout  = \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  = \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  = \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];

assign \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  = \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];
assign \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a6  = \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [1];
assign \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  = \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus [2];

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \R[0]~output (
	.i(\VGA_Controller|syncPantalla|out_R[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[0]),
	.obar());
// synopsys translate_off
defparam \R[0]~output .bus_hold = "false";
defparam \R[0]~output .open_drain_output = "false";
defparam \R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \R[1]~output (
	.i(\VGA_Controller|syncPantalla|out_R[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[1]),
	.obar());
// synopsys translate_off
defparam \R[1]~output .bus_hold = "false";
defparam \R[1]~output .open_drain_output = "false";
defparam \R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \R[2]~output (
	.i(\VGA_Controller|syncPantalla|out_R[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[2]),
	.obar());
// synopsys translate_off
defparam \R[2]~output .bus_hold = "false";
defparam \R[2]~output .open_drain_output = "false";
defparam \R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \R[3]~output (
	.i(\VGA_Controller|syncPantalla|out_R[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[3]),
	.obar());
// synopsys translate_off
defparam \R[3]~output .bus_hold = "false";
defparam \R[3]~output .open_drain_output = "false";
defparam \R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \R[4]~output (
	.i(\VGA_Controller|syncPantalla|out_R[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[4]),
	.obar());
// synopsys translate_off
defparam \R[4]~output .bus_hold = "false";
defparam \R[4]~output .open_drain_output = "false";
defparam \R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \R[5]~output (
	.i(\VGA_Controller|syncPantalla|out_R[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[5]),
	.obar());
// synopsys translate_off
defparam \R[5]~output .bus_hold = "false";
defparam \R[5]~output .open_drain_output = "false";
defparam \R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \R[6]~output (
	.i(\VGA_Controller|syncPantalla|out_R[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[6]),
	.obar());
// synopsys translate_off
defparam \R[6]~output .bus_hold = "false";
defparam \R[6]~output .open_drain_output = "false";
defparam \R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \R[7]~output (
	.i(\VGA_Controller|syncPantalla|out_R[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(R[7]),
	.obar());
// synopsys translate_off
defparam \R[7]~output .bus_hold = "false";
defparam \R[7]~output .open_drain_output = "false";
defparam \R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \G[0]~output (
	.i(\VGA_Controller|syncPantalla|out_R[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[0]),
	.obar());
// synopsys translate_off
defparam \G[0]~output .bus_hold = "false";
defparam \G[0]~output .open_drain_output = "false";
defparam \G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \G[1]~output (
	.i(\VGA_Controller|syncPantalla|out_R[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[1]),
	.obar());
// synopsys translate_off
defparam \G[1]~output .bus_hold = "false";
defparam \G[1]~output .open_drain_output = "false";
defparam \G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \G[2]~output (
	.i(\VGA_Controller|syncPantalla|out_R[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[2]),
	.obar());
// synopsys translate_off
defparam \G[2]~output .bus_hold = "false";
defparam \G[2]~output .open_drain_output = "false";
defparam \G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \G[3]~output (
	.i(\VGA_Controller|syncPantalla|out_R[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[3]),
	.obar());
// synopsys translate_off
defparam \G[3]~output .bus_hold = "false";
defparam \G[3]~output .open_drain_output = "false";
defparam \G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \G[4]~output (
	.i(\VGA_Controller|syncPantalla|out_R[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[4]),
	.obar());
// synopsys translate_off
defparam \G[4]~output .bus_hold = "false";
defparam \G[4]~output .open_drain_output = "false";
defparam \G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \G[5]~output (
	.i(\VGA_Controller|syncPantalla|out_R[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[5]),
	.obar());
// synopsys translate_off
defparam \G[5]~output .bus_hold = "false";
defparam \G[5]~output .open_drain_output = "false";
defparam \G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \G[6]~output (
	.i(\VGA_Controller|syncPantalla|out_R[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[6]),
	.obar());
// synopsys translate_off
defparam \G[6]~output .bus_hold = "false";
defparam \G[6]~output .open_drain_output = "false";
defparam \G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \G[7]~output (
	.i(\VGA_Controller|syncPantalla|out_R[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(G[7]),
	.obar());
// synopsys translate_off
defparam \G[7]~output .bus_hold = "false";
defparam \G[7]~output .open_drain_output = "false";
defparam \G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \B[0]~output (
	.i(\VGA_Controller|syncPantalla|out_B[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[0]),
	.obar());
// synopsys translate_off
defparam \B[0]~output .bus_hold = "false";
defparam \B[0]~output .open_drain_output = "false";
defparam \B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \B[1]~output (
	.i(\VGA_Controller|syncPantalla|out_B[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[1]),
	.obar());
// synopsys translate_off
defparam \B[1]~output .bus_hold = "false";
defparam \B[1]~output .open_drain_output = "false";
defparam \B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \B[2]~output (
	.i(\VGA_Controller|syncPantalla|out_B[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[2]),
	.obar());
// synopsys translate_off
defparam \B[2]~output .bus_hold = "false";
defparam \B[2]~output .open_drain_output = "false";
defparam \B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \B[3]~output (
	.i(\VGA_Controller|syncPantalla|out_B[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[3]),
	.obar());
// synopsys translate_off
defparam \B[3]~output .bus_hold = "false";
defparam \B[3]~output .open_drain_output = "false";
defparam \B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \B[4]~output (
	.i(\VGA_Controller|syncPantalla|out_B[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[4]),
	.obar());
// synopsys translate_off
defparam \B[4]~output .bus_hold = "false";
defparam \B[4]~output .open_drain_output = "false";
defparam \B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \B[5]~output (
	.i(\VGA_Controller|syncPantalla|out_B[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[5]),
	.obar());
// synopsys translate_off
defparam \B[5]~output .bus_hold = "false";
defparam \B[5]~output .open_drain_output = "false";
defparam \B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \B[6]~output (
	.i(\VGA_Controller|syncPantalla|out_B[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[6]),
	.obar());
// synopsys translate_off
defparam \B[6]~output .bus_hold = "false";
defparam \B[6]~output .open_drain_output = "false";
defparam \B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \B[7]~output (
	.i(\VGA_Controller|syncPantalla|out_B[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(B[7]),
	.obar());
// synopsys translate_off
defparam \B[7]~output .bus_hold = "false";
defparam \B[7]~output .open_drain_output = "false";
defparam \B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \hsync~output (
	.i(\VGA_Controller|syncPantalla|LessThan7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(hsync),
	.obar());
// synopsys translate_off
defparam \hsync~output .bus_hold = "false";
defparam \hsync~output .open_drain_output = "false";
defparam \hsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \vsync~output (
	.i(\VGA_Controller|syncPantalla|LessThan4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vsync),
	.obar());
// synopsys translate_off
defparam \vsync~output .bus_hold = "false";
defparam \vsync~output .open_drain_output = "false";
defparam \vsync~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \vgaclk~output (
	.i(\VGA_Controller|clock|co~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(vgaclk),
	.obar());
// synopsys translate_off
defparam \vgaclk~output .bus_hold = "false";
defparam \vgaclk~output .open_drain_output = "false";
defparam \vgaclk~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N0
cyclonev_lcell_comb \VGA_Controller|clock|Add0~73 (
// Equation(s):
// \VGA_Controller|clock|Add0~73_sumout  = SUM(( \VGA_Controller|clock|counter [0] ) + ( VCC ) + ( !VCC ))
// \VGA_Controller|clock|Add0~74  = CARRY(( \VGA_Controller|clock|counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(!\VGA_Controller|clock|counter [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~73_sumout ),
	.cout(\VGA_Controller|clock|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~73 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~73 .lut_mask = 64'h0000000000005555;
defparam \VGA_Controller|clock|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N2
dffeas \VGA_Controller|clock|counter[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[0] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N3
cyclonev_lcell_comb \VGA_Controller|clock|Add0~77 (
// Equation(s):
// \VGA_Controller|clock|Add0~77_sumout  = SUM(( \VGA_Controller|clock|counter[1]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~74  ))
// \VGA_Controller|clock|Add0~78  = CARRY(( \VGA_Controller|clock|counter[1]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|clock|counter[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~77_sumout ),
	.cout(\VGA_Controller|clock|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~77 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Controller|clock|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N4
dffeas \VGA_Controller|clock|counter[1]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N6
cyclonev_lcell_comb \VGA_Controller|clock|Add0~69 (
// Equation(s):
// \VGA_Controller|clock|Add0~69_sumout  = SUM(( \VGA_Controller|clock|counter[2]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~78  ))
// \VGA_Controller|clock|Add0~70  = CARRY(( \VGA_Controller|clock|counter[2]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~78  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|clock|counter[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~69_sumout ),
	.cout(\VGA_Controller|clock|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~69 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Controller|clock|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N8
dffeas \VGA_Controller|clock|counter[2]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N9
cyclonev_lcell_comb \VGA_Controller|clock|Add0~65 (
// Equation(s):
// \VGA_Controller|clock|Add0~65_sumout  = SUM(( \VGA_Controller|clock|counter [3] ) + ( GND ) + ( \VGA_Controller|clock|Add0~70  ))
// \VGA_Controller|clock|Add0~66  = CARRY(( \VGA_Controller|clock|counter [3] ) + ( GND ) + ( \VGA_Controller|clock|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|clock|counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~65_sumout ),
	.cout(\VGA_Controller|clock|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~65 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Controller|clock|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N10
dffeas \VGA_Controller|clock|counter[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[3] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N12
cyclonev_lcell_comb \VGA_Controller|clock|Add0~61 (
// Equation(s):
// \VGA_Controller|clock|Add0~61_sumout  = SUM(( \VGA_Controller|clock|counter [4] ) + ( GND ) + ( \VGA_Controller|clock|Add0~66  ))
// \VGA_Controller|clock|Add0~62  = CARRY(( \VGA_Controller|clock|counter [4] ) + ( GND ) + ( \VGA_Controller|clock|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|clock|counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~61_sumout ),
	.cout(\VGA_Controller|clock|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~61 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Controller|clock|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N14
dffeas \VGA_Controller|clock|counter[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[4] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N15
cyclonev_lcell_comb \VGA_Controller|clock|Add0~57 (
// Equation(s):
// \VGA_Controller|clock|Add0~57_sumout  = SUM(( \VGA_Controller|clock|counter [5] ) + ( GND ) + ( \VGA_Controller|clock|Add0~62  ))
// \VGA_Controller|clock|Add0~58  = CARRY(( \VGA_Controller|clock|counter [5] ) + ( GND ) + ( \VGA_Controller|clock|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|clock|counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~57_sumout ),
	.cout(\VGA_Controller|clock|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~57 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Controller|clock|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N16
dffeas \VGA_Controller|clock|counter[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[5] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N18
cyclonev_lcell_comb \VGA_Controller|clock|Add0~53 (
// Equation(s):
// \VGA_Controller|clock|Add0~53_sumout  = SUM(( \VGA_Controller|clock|counter[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~58  ))
// \VGA_Controller|clock|Add0~54  = CARRY(( \VGA_Controller|clock|counter[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~58  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|clock|counter[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~53_sumout ),
	.cout(\VGA_Controller|clock|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~53 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Controller|clock|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N20
dffeas \VGA_Controller|clock|counter[6]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N21
cyclonev_lcell_comb \VGA_Controller|clock|Add0~49 (
// Equation(s):
// \VGA_Controller|clock|Add0~49_sumout  = SUM(( \VGA_Controller|clock|counter[7]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~54  ))
// \VGA_Controller|clock|Add0~50  = CARRY(( \VGA_Controller|clock|counter[7]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~54  ))

	.dataa(!\VGA_Controller|clock|counter[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~49_sumout ),
	.cout(\VGA_Controller|clock|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~49 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|clock|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N23
dffeas \VGA_Controller|clock|counter[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N24
cyclonev_lcell_comb \VGA_Controller|clock|Add0~1 (
// Equation(s):
// \VGA_Controller|clock|Add0~1_sumout  = SUM(( \VGA_Controller|clock|counter [8] ) + ( GND ) + ( \VGA_Controller|clock|Add0~50  ))
// \VGA_Controller|clock|Add0~2  = CARRY(( \VGA_Controller|clock|counter [8] ) + ( GND ) + ( \VGA_Controller|clock|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|clock|counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~1_sumout ),
	.cout(\VGA_Controller|clock|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~1 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|clock|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N26
dffeas \VGA_Controller|clock|counter[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[8] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N27
cyclonev_lcell_comb \VGA_Controller|clock|Add0~81 (
// Equation(s):
// \VGA_Controller|clock|Add0~81_sumout  = SUM(( \VGA_Controller|clock|counter [9] ) + ( GND ) + ( \VGA_Controller|clock|Add0~2  ))
// \VGA_Controller|clock|Add0~82  = CARRY(( \VGA_Controller|clock|counter [9] ) + ( GND ) + ( \VGA_Controller|clock|Add0~2  ))

	.dataa(!\VGA_Controller|clock|counter [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~81_sumout ),
	.cout(\VGA_Controller|clock|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~81 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~81 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|clock|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N29
dffeas \VGA_Controller|clock|counter[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[9] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N0
cyclonev_lcell_comb \VGA_Controller|clock|Add0~45 (
// Equation(s):
// \VGA_Controller|clock|Add0~45_sumout  = SUM(( \VGA_Controller|clock|counter [10] ) + ( GND ) + ( \VGA_Controller|clock|Add0~82  ))
// \VGA_Controller|clock|Add0~46  = CARRY(( \VGA_Controller|clock|counter [10] ) + ( GND ) + ( \VGA_Controller|clock|Add0~82  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|clock|counter [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~45_sumout ),
	.cout(\VGA_Controller|clock|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~45 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~45 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Controller|clock|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N1
dffeas \VGA_Controller|clock|counter[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [10]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[10] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N3
cyclonev_lcell_comb \VGA_Controller|clock|Add0~41 (
// Equation(s):
// \VGA_Controller|clock|Add0~41_sumout  = SUM(( \VGA_Controller|clock|counter [11] ) + ( GND ) + ( \VGA_Controller|clock|Add0~46  ))
// \VGA_Controller|clock|Add0~42  = CARRY(( \VGA_Controller|clock|counter [11] ) + ( GND ) + ( \VGA_Controller|clock|Add0~46  ))

	.dataa(!\VGA_Controller|clock|counter [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~41_sumout ),
	.cout(\VGA_Controller|clock|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~41 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|clock|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N5
dffeas \VGA_Controller|clock|counter[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [11]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[11] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N6
cyclonev_lcell_comb \VGA_Controller|clock|Add0~37 (
// Equation(s):
// \VGA_Controller|clock|Add0~37_sumout  = SUM(( \VGA_Controller|clock|counter [12] ) + ( GND ) + ( \VGA_Controller|clock|Add0~42  ))
// \VGA_Controller|clock|Add0~38  = CARRY(( \VGA_Controller|clock|counter [12] ) + ( GND ) + ( \VGA_Controller|clock|Add0~42  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|clock|counter [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~37_sumout ),
	.cout(\VGA_Controller|clock|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~37 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Controller|clock|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N8
dffeas \VGA_Controller|clock|counter[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [12]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[12] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N9
cyclonev_lcell_comb \VGA_Controller|clock|Add0~33 (
// Equation(s):
// \VGA_Controller|clock|Add0~33_sumout  = SUM(( \VGA_Controller|clock|counter [13] ) + ( GND ) + ( \VGA_Controller|clock|Add0~38  ))
// \VGA_Controller|clock|Add0~34  = CARRY(( \VGA_Controller|clock|counter [13] ) + ( GND ) + ( \VGA_Controller|clock|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|clock|counter [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~33_sumout ),
	.cout(\VGA_Controller|clock|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~33 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Controller|clock|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N10
dffeas \VGA_Controller|clock|counter[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [13]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[13] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N12
cyclonev_lcell_comb \VGA_Controller|clock|Add0~29 (
// Equation(s):
// \VGA_Controller|clock|Add0~29_sumout  = SUM(( \VGA_Controller|clock|counter [14] ) + ( GND ) + ( \VGA_Controller|clock|Add0~34  ))
// \VGA_Controller|clock|Add0~30  = CARRY(( \VGA_Controller|clock|counter [14] ) + ( GND ) + ( \VGA_Controller|clock|Add0~34  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|clock|counter [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~29_sumout ),
	.cout(\VGA_Controller|clock|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~29 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~29 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Controller|clock|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N13
dffeas \VGA_Controller|clock|counter[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [14]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[14] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N15
cyclonev_lcell_comb \VGA_Controller|clock|Add0~25 (
// Equation(s):
// \VGA_Controller|clock|Add0~25_sumout  = SUM(( \VGA_Controller|clock|counter[15]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~30  ))
// \VGA_Controller|clock|Add0~26  = CARRY(( \VGA_Controller|clock|counter[15]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~30  ))

	.dataa(!\VGA_Controller|clock|counter[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~25_sumout ),
	.cout(\VGA_Controller|clock|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~25 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|clock|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N16
dffeas \VGA_Controller|clock|counter[15]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[15]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N18
cyclonev_lcell_comb \VGA_Controller|clock|Add0~21 (
// Equation(s):
// \VGA_Controller|clock|Add0~21_sumout  = SUM(( \VGA_Controller|clock|counter[16]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~26  ))
// \VGA_Controller|clock|Add0~22  = CARRY(( \VGA_Controller|clock|counter[16]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~26  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|clock|counter[16]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~21_sumout ),
	.cout(\VGA_Controller|clock|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~21 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~21 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Controller|clock|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N19
dffeas \VGA_Controller|clock|counter[16]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[16]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N21
cyclonev_lcell_comb \VGA_Controller|clock|Add0~17 (
// Equation(s):
// \VGA_Controller|clock|Add0~17_sumout  = SUM(( \VGA_Controller|clock|counter [17] ) + ( GND ) + ( \VGA_Controller|clock|Add0~22  ))
// \VGA_Controller|clock|Add0~18  = CARRY(( \VGA_Controller|clock|counter [17] ) + ( GND ) + ( \VGA_Controller|clock|Add0~22  ))

	.dataa(!\VGA_Controller|clock|counter [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~17_sumout ),
	.cout(\VGA_Controller|clock|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~17 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|clock|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N23
dffeas \VGA_Controller|clock|counter[17] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [17]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[17] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N24
cyclonev_lcell_comb \VGA_Controller|clock|Add0~13 (
// Equation(s):
// \VGA_Controller|clock|Add0~13_sumout  = SUM(( \VGA_Controller|clock|counter [18] ) + ( GND ) + ( \VGA_Controller|clock|Add0~18  ))
// \VGA_Controller|clock|Add0~14  = CARRY(( \VGA_Controller|clock|counter [18] ) + ( GND ) + ( \VGA_Controller|clock|Add0~18  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|clock|counter [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~13_sumout ),
	.cout(\VGA_Controller|clock|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~13 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Controller|clock|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N25
dffeas \VGA_Controller|clock|counter[18] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [18]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[18] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N27
cyclonev_lcell_comb \VGA_Controller|clock|Add0~9 (
// Equation(s):
// \VGA_Controller|clock|Add0~9_sumout  = SUM(( \VGA_Controller|clock|counter [19] ) + ( GND ) + ( \VGA_Controller|clock|Add0~14  ))
// \VGA_Controller|clock|Add0~10  = CARRY(( \VGA_Controller|clock|counter [19] ) + ( GND ) + ( \VGA_Controller|clock|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|clock|counter [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~9_sumout ),
	.cout(\VGA_Controller|clock|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~9 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|clock|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N29
dffeas \VGA_Controller|clock|counter[19] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [19]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[19] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y68_N31
dffeas \VGA_Controller|clock|counter[20]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[20]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[20]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[20]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N30
cyclonev_lcell_comb \VGA_Controller|clock|Add0~5 (
// Equation(s):
// \VGA_Controller|clock|Add0~5_sumout  = SUM(( \VGA_Controller|clock|counter[20]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~10  ))
// \VGA_Controller|clock|Add0~6  = CARRY(( \VGA_Controller|clock|counter[20]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|clock|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|clock|counter[20]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~5_sumout ),
	.cout(\VGA_Controller|clock|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~5 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Controller|clock|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N32
dffeas \VGA_Controller|clock|counter[20] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [20]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[20] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y68_N20
dffeas \VGA_Controller|clock|counter[16] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [16]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[16] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y68_N17
dffeas \VGA_Controller|clock|counter[15] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [15]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[15] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y68_N22
dffeas \VGA_Controller|clock|counter[17]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[17]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N54
cyclonev_lcell_comb \VGA_Controller|clock|LessThan1~0 (
// Equation(s):
// \VGA_Controller|clock|LessThan1~0_combout  = ( !\VGA_Controller|clock|counter [15] & ( !\VGA_Controller|clock|counter[17]~DUPLICATE_q  & ( (!\VGA_Controller|clock|counter [19] & (!\VGA_Controller|clock|counter [18] & (!\VGA_Controller|clock|counter [20] & 
// !\VGA_Controller|clock|counter [16]))) ) ) )

	.dataa(!\VGA_Controller|clock|counter [19]),
	.datab(!\VGA_Controller|clock|counter [18]),
	.datac(!\VGA_Controller|clock|counter [20]),
	.datad(!\VGA_Controller|clock|counter [16]),
	.datae(!\VGA_Controller|clock|counter [15]),
	.dataf(!\VGA_Controller|clock|counter[17]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|clock|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|LessThan1~0 .extended_lut = "off";
defparam \VGA_Controller|clock|LessThan1~0 .lut_mask = 64'h8000000000000000;
defparam \VGA_Controller|clock|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N19
dffeas \VGA_Controller|clock|counter[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[6] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y69_N7
dffeas \VGA_Controller|clock|counter[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[2] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y69_N22
dffeas \VGA_Controller|clock|counter[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[7] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N54
cyclonev_lcell_comb \VGA_Controller|clock|LessThan1~2 (
// Equation(s):
// \VGA_Controller|clock|LessThan1~2_combout  = ( !\VGA_Controller|clock|counter [2] & ( !\VGA_Controller|clock|counter [7] & ( (!\VGA_Controller|clock|counter [4] & (!\VGA_Controller|clock|counter [5] & (!\VGA_Controller|clock|counter [6] & 
// !\VGA_Controller|clock|counter [3]))) ) ) )

	.dataa(!\VGA_Controller|clock|counter [4]),
	.datab(!\VGA_Controller|clock|counter [5]),
	.datac(!\VGA_Controller|clock|counter [6]),
	.datad(!\VGA_Controller|clock|counter [3]),
	.datae(!\VGA_Controller|clock|counter [2]),
	.dataf(!\VGA_Controller|clock|counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|clock|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|LessThan1~2 .extended_lut = "off";
defparam \VGA_Controller|clock|LessThan1~2 .lut_mask = 64'h8000000000000000;
defparam \VGA_Controller|clock|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N33
cyclonev_lcell_comb \VGA_Controller|clock|Add0~109 (
// Equation(s):
// \VGA_Controller|clock|Add0~109_sumout  = SUM(( \VGA_Controller|clock|counter [21] ) + ( GND ) + ( \VGA_Controller|clock|Add0~6  ))
// \VGA_Controller|clock|Add0~110  = CARRY(( \VGA_Controller|clock|counter [21] ) + ( GND ) + ( \VGA_Controller|clock|Add0~6  ))

	.dataa(!\VGA_Controller|clock|counter [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~109_sumout ),
	.cout(\VGA_Controller|clock|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~109 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~109 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|clock|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N35
dffeas \VGA_Controller|clock|counter[21] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [21]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[21] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N36
cyclonev_lcell_comb \VGA_Controller|clock|Add0~105 (
// Equation(s):
// \VGA_Controller|clock|Add0~105_sumout  = SUM(( \VGA_Controller|clock|counter [22] ) + ( GND ) + ( \VGA_Controller|clock|Add0~110  ))
// \VGA_Controller|clock|Add0~106  = CARRY(( \VGA_Controller|clock|counter [22] ) + ( GND ) + ( \VGA_Controller|clock|Add0~110  ))

	.dataa(!\VGA_Controller|clock|counter [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~105_sumout ),
	.cout(\VGA_Controller|clock|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~105 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~105 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|clock|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N38
dffeas \VGA_Controller|clock|counter[22] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [22]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[22] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N39
cyclonev_lcell_comb \VGA_Controller|clock|Add0~101 (
// Equation(s):
// \VGA_Controller|clock|Add0~101_sumout  = SUM(( \VGA_Controller|clock|counter [23] ) + ( GND ) + ( \VGA_Controller|clock|Add0~106  ))
// \VGA_Controller|clock|Add0~102  = CARRY(( \VGA_Controller|clock|counter [23] ) + ( GND ) + ( \VGA_Controller|clock|Add0~106  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|clock|counter [23]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~101_sumout ),
	.cout(\VGA_Controller|clock|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~101 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Controller|clock|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N40
dffeas \VGA_Controller|clock|counter[23] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [23]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[23] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N42
cyclonev_lcell_comb \VGA_Controller|clock|Add0~97 (
// Equation(s):
// \VGA_Controller|clock|Add0~97_sumout  = SUM(( \VGA_Controller|clock|counter [24] ) + ( GND ) + ( \VGA_Controller|clock|Add0~102  ))
// \VGA_Controller|clock|Add0~98  = CARRY(( \VGA_Controller|clock|counter [24] ) + ( GND ) + ( \VGA_Controller|clock|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|clock|counter [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~97_sumout ),
	.cout(\VGA_Controller|clock|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~97 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|clock|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N43
dffeas \VGA_Controller|clock|counter[24] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [24]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[24] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N45
cyclonev_lcell_comb \VGA_Controller|clock|Add0~93 (
// Equation(s):
// \VGA_Controller|clock|Add0~93_sumout  = SUM(( \VGA_Controller|clock|counter [25] ) + ( GND ) + ( \VGA_Controller|clock|Add0~98  ))
// \VGA_Controller|clock|Add0~94  = CARRY(( \VGA_Controller|clock|counter [25] ) + ( GND ) + ( \VGA_Controller|clock|Add0~98  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|clock|counter [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~93_sumout ),
	.cout(\VGA_Controller|clock|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~93 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~93 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Controller|clock|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N47
dffeas \VGA_Controller|clock|counter[25] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [25]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[25] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y69_N5
dffeas \VGA_Controller|clock|counter[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[1] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y68_N49
dffeas \VGA_Controller|clock|counter[26] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [26]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[26] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N48
cyclonev_lcell_comb \VGA_Controller|clock|Add0~89 (
// Equation(s):
// \VGA_Controller|clock|Add0~89_sumout  = SUM(( \VGA_Controller|clock|counter [26] ) + ( GND ) + ( \VGA_Controller|clock|Add0~94  ))
// \VGA_Controller|clock|Add0~90  = CARRY(( \VGA_Controller|clock|counter [26] ) + ( GND ) + ( \VGA_Controller|clock|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|clock|counter [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~89_sumout ),
	.cout(\VGA_Controller|clock|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~89 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|clock|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N50
dffeas \VGA_Controller|clock|counter[26]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[26]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y68_N51
cyclonev_lcell_comb \VGA_Controller|clock|Add0~85 (
// Equation(s):
// \VGA_Controller|clock|Add0~85_sumout  = SUM(( \VGA_Controller|clock|counter [27] ) + ( GND ) + ( \VGA_Controller|clock|Add0~90  ))

	.dataa(gnd),
	.datab(!\VGA_Controller|clock|counter [27]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|clock|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|clock|Add0~85_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|Add0~85 .extended_lut = "off";
defparam \VGA_Controller|clock|Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \VGA_Controller|clock|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N52
dffeas \VGA_Controller|clock|counter[27] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter [27]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[27] .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y69_N1
dffeas \VGA_Controller|clock|counter[0]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[0]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y69_N28
dffeas \VGA_Controller|clock|counter[9]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N48
cyclonev_lcell_comb \VGA_Controller|clock|LessThan1~3 (
// Equation(s):
// \VGA_Controller|clock|LessThan1~3_combout  = ( !\VGA_Controller|clock|counter[0]~DUPLICATE_q  & ( !\VGA_Controller|clock|counter[9]~DUPLICATE_q  & ( (!\VGA_Controller|clock|counter [25] & (!\VGA_Controller|clock|counter [1] & 
// (!\VGA_Controller|clock|counter[26]~DUPLICATE_q  & !\VGA_Controller|clock|counter [27]))) ) ) )

	.dataa(!\VGA_Controller|clock|counter [25]),
	.datab(!\VGA_Controller|clock|counter [1]),
	.datac(!\VGA_Controller|clock|counter[26]~DUPLICATE_q ),
	.datad(!\VGA_Controller|clock|counter [27]),
	.datae(!\VGA_Controller|clock|counter[0]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|clock|counter[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|clock|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|LessThan1~3 .extended_lut = "off";
defparam \VGA_Controller|clock|LessThan1~3 .lut_mask = 64'h8000000000000000;
defparam \VGA_Controller|clock|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y68_N34
dffeas \VGA_Controller|clock|counter[21]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[21]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y68_N37
dffeas \VGA_Controller|clock|counter[22]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[22]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N36
cyclonev_lcell_comb \VGA_Controller|clock|LessThan1~4 (
// Equation(s):
// \VGA_Controller|clock|LessThan1~4_combout  = ( !\VGA_Controller|clock|counter[21]~DUPLICATE_q  & ( !\VGA_Controller|clock|counter[22]~DUPLICATE_q  & ( (!\VGA_Controller|clock|counter [23] & !\VGA_Controller|clock|counter [24]) ) ) )

	.dataa(!\VGA_Controller|clock|counter [23]),
	.datab(gnd),
	.datac(!\VGA_Controller|clock|counter [24]),
	.datad(gnd),
	.datae(!\VGA_Controller|clock|counter[21]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|clock|counter[22]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|clock|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|LessThan1~4 .extended_lut = "off";
defparam \VGA_Controller|clock|LessThan1~4 .lut_mask = 64'hA0A0000000000000;
defparam \VGA_Controller|clock|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N45
cyclonev_lcell_comb \VGA_Controller|clock|LessThan1~1 (
// Equation(s):
// \VGA_Controller|clock|LessThan1~1_combout  = ( !\VGA_Controller|clock|counter [10] & ( (!\VGA_Controller|clock|counter [12] & (!\VGA_Controller|clock|counter [14] & (!\VGA_Controller|clock|counter [13] & !\VGA_Controller|clock|counter [11]))) ) )

	.dataa(!\VGA_Controller|clock|counter [12]),
	.datab(!\VGA_Controller|clock|counter [14]),
	.datac(!\VGA_Controller|clock|counter [13]),
	.datad(!\VGA_Controller|clock|counter [11]),
	.datae(gnd),
	.dataf(!\VGA_Controller|clock|counter [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|clock|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|LessThan1~1 .extended_lut = "off";
defparam \VGA_Controller|clock|LessThan1~1 .lut_mask = 64'h8000800000000000;
defparam \VGA_Controller|clock|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N25
dffeas \VGA_Controller|clock|counter[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\VGA_Controller|clock|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|clock|LessThan1~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|counter[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|counter[8]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|clock|counter[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N30
cyclonev_lcell_comb \VGA_Controller|clock|LessThan1~5 (
// Equation(s):
// \VGA_Controller|clock|LessThan1~5_combout  = ( \VGA_Controller|clock|LessThan1~1_combout  & ( \VGA_Controller|clock|counter[8]~DUPLICATE_q  ) ) # ( !\VGA_Controller|clock|LessThan1~1_combout  & ( \VGA_Controller|clock|counter[8]~DUPLICATE_q  ) ) # ( 
// \VGA_Controller|clock|LessThan1~1_combout  & ( !\VGA_Controller|clock|counter[8]~DUPLICATE_q  & ( (!\VGA_Controller|clock|LessThan1~0_combout ) # ((!\VGA_Controller|clock|LessThan1~2_combout ) # ((!\VGA_Controller|clock|LessThan1~3_combout ) # 
// (!\VGA_Controller|clock|LessThan1~4_combout ))) ) ) ) # ( !\VGA_Controller|clock|LessThan1~1_combout  & ( !\VGA_Controller|clock|counter[8]~DUPLICATE_q  ) )

	.dataa(!\VGA_Controller|clock|LessThan1~0_combout ),
	.datab(!\VGA_Controller|clock|LessThan1~2_combout ),
	.datac(!\VGA_Controller|clock|LessThan1~3_combout ),
	.datad(!\VGA_Controller|clock|LessThan1~4_combout ),
	.datae(!\VGA_Controller|clock|LessThan1~1_combout ),
	.dataf(!\VGA_Controller|clock|counter[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|clock|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|LessThan1~5 .extended_lut = "off";
defparam \VGA_Controller|clock|LessThan1~5 .lut_mask = 64'hFFFFFFFEFFFFFFFF;
defparam \VGA_Controller|clock|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y69_N42
cyclonev_lcell_comb \VGA_Controller|clock|co~0 (
// Equation(s):
// \VGA_Controller|clock|co~0_combout  = ( !\VGA_Controller|clock|LessThan1~5_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_Controller|clock|LessThan1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|clock|co~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|clock|co~0 .extended_lut = "off";
defparam \VGA_Controller|clock|co~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \VGA_Controller|clock|co~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y69_N44
dffeas \VGA_Controller|clock|co (
	.clk(\clk~input_o ),
	.d(\VGA_Controller|clock|co~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|clock|co~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|clock|co .is_wysiwyg = "true";
defparam \VGA_Controller|clock|co .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add1~13_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [0] ) + ( VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|Add1~14  = CARRY(( \VGA_Controller|syncPantalla|Y0 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add1~13 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add1~5_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [2] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~18  ))
// \VGA_Controller|syncPantalla|Add1~6  = CARRY(( \VGA_Controller|syncPantalla|Y0 [2] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add1~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~6  ))
// \VGA_Controller|syncPantalla|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Controller|syncPantalla|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add0~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add0~17_sumout  = SUM(( \VGA_Controller|syncPantalla|X0 [0] ) + ( VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|Add0~18  = CARRY(( \VGA_Controller|syncPantalla|X0 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add0~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add0~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add0~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add0~33_sumout  = SUM(( \VGA_Controller|syncPantalla|X0 [8] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~2  ))
// \VGA_Controller|syncPantalla|Add0~34  = CARRY(( \VGA_Controller|syncPantalla|X0 [8] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add0~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add0~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add0~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add0~29_sumout  = SUM(( \VGA_Controller|syncPantalla|X0 [9] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add0~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N44
dffeas \VGA_Controller|syncPantalla|X0[9] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[9] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y70_N59
dffeas \VGA_Controller|syncPantalla|X0[4] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[4] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N45
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Equal0~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|Equal0~1_combout  = ( \VGA_Controller|syncPantalla|X0 [3] & ( (\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|X0 [1] & (\VGA_Controller|syncPantalla|X0 [4] & \VGA_Controller|syncPantalla|X0 [0]))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [2]),
	.datab(!\VGA_Controller|syncPantalla|X0 [1]),
	.datac(!\VGA_Controller|syncPantalla|X0 [4]),
	.datad(!\VGA_Controller|syncPantalla|X0 [0]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|X0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Equal0~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Equal0~1 .lut_mask = 64'h0000000000010001;
defparam \VGA_Controller|syncPantalla|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N54
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Equal0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|Equal0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [5] & ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [5]),
	.dataf(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Equal0~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Equal0~0 .lut_mask = 64'hFFFF000000000000;
defparam \VGA_Controller|syncPantalla|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan0~0_combout  = ( \VGA_Controller|syncPantalla|X0 [8] & ( (\VGA_Controller|syncPantalla|X0 [9] & (((!\VGA_Controller|syncPantalla|Equal0~0_combout ) # (\VGA_Controller|syncPantalla|Equal0~1_combout )) # 
// (\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [9]),
	.datac(!\VGA_Controller|syncPantalla|Equal0~1_combout ),
	.datad(!\VGA_Controller|syncPantalla|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|X0 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan0~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan0~0 .lut_mask = 64'h0000000033133313;
defparam \VGA_Controller|syncPantalla|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N38
dffeas \VGA_Controller|syncPantalla|X0[0] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[0] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add0~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add0~21_sumout  = SUM(( \VGA_Controller|syncPantalla|X0 [1] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~18  ))
// \VGA_Controller|syncPantalla|Add0~22  = CARRY(( \VGA_Controller|syncPantalla|X0 [1] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add0~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add0~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N17
dffeas \VGA_Controller|syncPantalla|X0[1] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[1] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add0~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add0~13_sumout  = SUM(( \VGA_Controller|syncPantalla|X0 [2] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~22  ))
// \VGA_Controller|syncPantalla|Add0~14  = CARRY(( \VGA_Controller|syncPantalla|X0 [2] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add0~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add0~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N35
dffeas \VGA_Controller|syncPantalla|X0[2] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[2] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add0~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add0~9_sumout  = SUM(( \VGA_Controller|syncPantalla|X0 [3] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~14  ))
// \VGA_Controller|syncPantalla|Add0~10  = CARRY(( \VGA_Controller|syncPantalla|X0 [3] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~14  ))

	.dataa(!\VGA_Controller|syncPantalla|X0 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add0~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add0~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add0~9 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|syncPantalla|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N50
dffeas \VGA_Controller|syncPantalla|X0[3] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[3] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add0~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add0~5_sumout  = SUM(( \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~10  ))
// \VGA_Controller|syncPantalla|Add0~6  = CARRY(( \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add0~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add0~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N58
dffeas \VGA_Controller|syncPantalla|X0[4]~DUPLICATE (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[4]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add0~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add0~37_sumout  = SUM(( \VGA_Controller|syncPantalla|X0 [5] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~6  ))
// \VGA_Controller|syncPantalla|Add0~38  = CARRY(( \VGA_Controller|syncPantalla|X0 [5] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~6  ))

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add0~37_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add0~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|syncPantalla|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|X0[5]~feeder (
// Equation(s):
// \VGA_Controller|syncPantalla|X0[5]~feeder_combout  = ( \VGA_Controller|syncPantalla|Add0~37_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|Add0~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|X0[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[5]~feeder .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|X0[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \VGA_Controller|syncPantalla|X0[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y69_N31
dffeas \VGA_Controller|syncPantalla|X0[5] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|X0[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[5] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add0~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add0~25_sumout  = SUM(( \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~38  ))
// \VGA_Controller|syncPantalla|Add0~26  = CARRY(( \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add0~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add0~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N31
dffeas \VGA_Controller|syncPantalla|X0[6]~DUPLICATE (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[6]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add0~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add0~1_sumout  = SUM(( \VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~26  ))
// \VGA_Controller|syncPantalla|Add0~2  = CARRY(( \VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add0~26  ))

	.dataa(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add0~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add0~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|syncPantalla|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y70_N41
dffeas \VGA_Controller|syncPantalla|X0[7]~DUPLICATE (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N47
dffeas \VGA_Controller|syncPantalla|X0[8] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[8] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Equal0~2 (
// Equation(s):
// \VGA_Controller|syncPantalla|Equal0~2_combout  = ( !\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  & ( (\VGA_Controller|syncPantalla|X0 [8] & (\VGA_Controller|syncPantalla|Equal0~1_combout  & (\VGA_Controller|syncPantalla|X0 [9] & 
// \VGA_Controller|syncPantalla|Equal0~0_combout ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [8]),
	.datab(!\VGA_Controller|syncPantalla|Equal0~1_combout ),
	.datac(!\VGA_Controller|syncPantalla|X0 [9]),
	.datad(!\VGA_Controller|syncPantalla|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Equal0~2 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Equal0~2 .lut_mask = 64'h0001000100000000;
defparam \VGA_Controller|syncPantalla|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N11
dffeas \VGA_Controller|syncPantalla|Y0[3] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[3] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add1~29_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [4] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~10  ))
// \VGA_Controller|syncPantalla|Add1~30  = CARRY(( \VGA_Controller|syncPantalla|Y0 [4] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add1~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N47
dffeas \VGA_Controller|syncPantalla|Y0[4] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[4] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N45
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add1~25_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [5] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~30  ))
// \VGA_Controller|syncPantalla|Add1~26  = CARRY(( \VGA_Controller|syncPantalla|Y0 [5] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~30  ))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add1~25 .lut_mask = 64'h0000FFFF00005555;
defparam \VGA_Controller|syncPantalla|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N41
dffeas \VGA_Controller|syncPantalla|Y0[5] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[5] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add1~21_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [6] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~26  ))
// \VGA_Controller|syncPantalla|Add1~22  = CARRY(( \VGA_Controller|syncPantalla|Y0 [6] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add1~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N58
dffeas \VGA_Controller|syncPantalla|Y0[6] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[6] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add1~37_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [7] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~22  ))
// \VGA_Controller|syncPantalla|Add1~38  = CARRY(( \VGA_Controller|syncPantalla|Y0 [7] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add1~37_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N38
dffeas \VGA_Controller|syncPantalla|Y0[7] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[7] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N54
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add1~33_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [8] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~38  ))
// \VGA_Controller|syncPantalla|Add1~34  = CARRY(( \VGA_Controller|syncPantalla|Y0 [8] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Controller|syncPantalla|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N44
dffeas \VGA_Controller|syncPantalla|Y0[8] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[8] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan1~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan1~0_combout  = ( !\VGA_Controller|syncPantalla|Y0 [8] & ( (!\VGA_Controller|syncPantalla|Y0 [7] & (!\VGA_Controller|syncPantalla|Y0 [5] & (!\VGA_Controller|syncPantalla|Y0 [6] & !\VGA_Controller|syncPantalla|Y0 [4]))) 
// ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datab(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datac(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datad(!\VGA_Controller|syncPantalla|Y0 [4]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan1~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan1~0 .lut_mask = 64'h8000800000000000;
defparam \VGA_Controller|syncPantalla|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N57
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [9] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \VGA_Controller|syncPantalla|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N23
dffeas \VGA_Controller|syncPantalla|Y0[9] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[9] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan1~1_combout  = ( \VGA_Controller|syncPantalla|Y0 [9] & ( \VGA_Controller|syncPantalla|Y0 [2] & ( (!\VGA_Controller|syncPantalla|LessThan1~0_combout ) # ((\VGA_Controller|syncPantalla|Y0 [3] & 
// ((\VGA_Controller|syncPantalla|Y0 [0]) # (\VGA_Controller|syncPantalla|Y0 [1])))) ) ) ) # ( \VGA_Controller|syncPantalla|Y0 [9] & ( !\VGA_Controller|syncPantalla|Y0 [2] & ( !\VGA_Controller|syncPantalla|LessThan1~0_combout  ) ) )

	.dataa(!\VGA_Controller|syncPantalla|LessThan1~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datac(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datad(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datae(!\VGA_Controller|syncPantalla|Y0 [9]),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan1~1 .lut_mask = 64'h0000AAAA0000ABBB;
defparam \VGA_Controller|syncPantalla|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N50
dffeas \VGA_Controller|syncPantalla|Y0[0] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[0] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y69_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|Add1~17_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~14  ))
// \VGA_Controller|syncPantalla|Add1~18  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( GND ) + ( \VGA_Controller|syncPantalla|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Add1~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \VGA_Controller|syncPantalla|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N56
dffeas \VGA_Controller|syncPantalla|Y0[1] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[1] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N53
dffeas \VGA_Controller|syncPantalla|Y0[2] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[2] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y69_N37
dffeas \VGA_Controller|syncPantalla|Y0[7]~DUPLICATE (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~37_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[7]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|LessThan2~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|LessThan2~0_combout  = ( !\VGA_Controller|syncPantalla|Y0 [8] & ( !\VGA_Controller|syncPantalla|Y0[7]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|Y0 [9] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|Y0 [8]),
	.dataf(!\VGA_Controller|syncPantalla|Y0[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t1|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|LessThan2~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|LessThan2~0 .lut_mask = 64'hF0F0000000000000;
defparam \VGA_Controller|syncPantalla|t1|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y69_N46
dffeas \VGA_Controller|syncPantalla|Y0[4]~DUPLICATE (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add1~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan1~1_combout ),
	.sload(vcc),
	.ena(\VGA_Controller|syncPantalla|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[4]~DUPLICATE .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|Y0[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan12~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan12~0_combout  = ( \VGA_Controller|syncPantalla|Y0 [3] & ( \VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  & ( (\VGA_Controller|syncPantalla|t1|LessThan2~0_combout  & (!\VGA_Controller|syncPantalla|Y0 [6] & 
// !\VGA_Controller|syncPantalla|Y0 [5])) ) ) ) # ( !\VGA_Controller|syncPantalla|Y0 [3] & ( \VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  & ( (\VGA_Controller|syncPantalla|t1|LessThan2~0_combout  & (!\VGA_Controller|syncPantalla|Y0 [6] & 
// !\VGA_Controller|syncPantalla|Y0 [5])) ) ) ) # ( \VGA_Controller|syncPantalla|Y0 [3] & ( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  & ( (\VGA_Controller|syncPantalla|t1|LessThan2~0_combout  & (!\VGA_Controller|syncPantalla|Y0 [6] & 
// !\VGA_Controller|syncPantalla|Y0 [5])) ) ) ) # ( !\VGA_Controller|syncPantalla|Y0 [3] & ( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  & ( (\VGA_Controller|syncPantalla|t1|LessThan2~0_combout  & (!\VGA_Controller|syncPantalla|Y0 [6] & 
// ((!\VGA_Controller|syncPantalla|Y0 [2]) # (!\VGA_Controller|syncPantalla|Y0 [5])))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datab(!\VGA_Controller|syncPantalla|t1|LessThan2~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datad(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datae(!\VGA_Controller|syncPantalla|Y0 [3]),
	.dataf(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan12~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan12~0 .lut_mask = 64'h3020300030003000;
defparam \VGA_Controller|syncPantalla|LessThan12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|LessThan3~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|LessThan3~0_combout  = ( \VGA_Controller|syncPantalla|Y0 [0] & ( \VGA_Controller|syncPantalla|Y0 [3] & ( (\VGA_Controller|syncPantalla|Y0 [1]) # (\VGA_Controller|syncPantalla|Y0 [2]) ) ) ) # ( 
// !\VGA_Controller|syncPantalla|Y0 [0] & ( \VGA_Controller|syncPantalla|Y0 [3] & ( \VGA_Controller|syncPantalla|Y0 [2] ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datac(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|Y0 [0]),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t1|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|LessThan3~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|LessThan3~0 .lut_mask = 64'h0000000033333F3F;
defparam \VGA_Controller|syncPantalla|t1|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [9] & ( \VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  & ( (!\VGA_Controller|syncPantalla|Y0 [5] & (\VGA_Controller|syncPantalla|Y0 [6] & 
// (!\VGA_Controller|syncPantalla|t1|LessThan3~0_combout  & \VGA_Controller|syncPantalla|t1|LessThan2~0_combout ))) ) ) ) # ( !\VGA_Controller|syncPantalla|X0 [9] & ( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  & ( (!\VGA_Controller|syncPantalla|Y0 [5] 
// & (\VGA_Controller|syncPantalla|Y0 [6] & (\VGA_Controller|syncPantalla|t1|LessThan3~0_combout  & \VGA_Controller|syncPantalla|t1|LessThan2~0_combout ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datab(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datac(!\VGA_Controller|syncPantalla|t1|LessThan3~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|t1|LessThan2~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [9]),
	.dataf(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t9|pixel~0 .lut_mask = 64'h0002000000200000;
defparam \VGA_Controller|syncPantalla|t9|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y73_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan10~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan10~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [2] & ( !\VGA_Controller|syncPantalla|X0 [0] & ( !\VGA_Controller|syncPantalla|X0 [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|X0 [1]),
	.datae(!\VGA_Controller|syncPantalla|X0 [2]),
	.dataf(!\VGA_Controller|syncPantalla|X0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan10~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan10~0 .lut_mask = 64'hFF00000000000000;
defparam \VGA_Controller|syncPantalla|LessThan10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N57
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t6|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t6|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0 [3] & ( \VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) ) # ( !\VGA_Controller|syncPantalla|X0 [3] & ( !\VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [5]),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [3]),
	.dataf(!\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t6|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t6|pixel~0 .lut_mask = 64'h1010000000001010;
defparam \VGA_Controller|syncPantalla|t6|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|Add5~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|Add5~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( \VGA_Controller|syncPantalla|X0 [2] ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( !\VGA_Controller|syncPantalla|X0 [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|X0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|Add5~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t2|Add5~0 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \VGA_Controller|syncPantalla|t2|Add5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y65_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|Y0[0]~_wirecell (
// Equation(s):
// \VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout  = ( !\VGA_Controller|syncPantalla|Y0 [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|Y0[0]~_wirecell .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|Y0[0]~_wirecell .lut_mask = 64'hFFFFFFFF00000000;
defparam \VGA_Controller|syncPantalla|Y0[0]~_wirecell .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t6|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t6|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t6|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t6|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t6|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t6|Add1~42 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t6|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t6|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t6|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t6|Add1~43  ) + ( \VGA_Controller|syncPantalla|t6|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t6|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t6|Add1~43  ) + ( \VGA_Controller|syncPantalla|t6|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t6|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t6|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t6|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t6|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t6|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t6|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t6|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t6|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t6|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t6|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t6|Add1~3  ) + ( \VGA_Controller|syncPantalla|t6|Add1~2  ))
// \VGA_Controller|syncPantalla|t6|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t6|Add1~3  ) + ( \VGA_Controller|syncPantalla|t6|Add1~2  ))
// \VGA_Controller|syncPantalla|t6|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t6|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t6|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t6|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t6|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t6|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t6|Add1~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t6|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t6|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t6|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t6|Add1~7  ) + ( \VGA_Controller|syncPantalla|t6|Add1~6  ))
// \VGA_Controller|syncPantalla|t6|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t6|Add1~7  ) + ( \VGA_Controller|syncPantalla|t6|Add1~6  ))
// \VGA_Controller|syncPantalla|t6|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t6|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t6|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t6|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t6|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t6|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t6|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t6|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y71_N32
dffeas \Ram|bryan[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|Add0~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|bryan [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|bryan[7] .is_wysiwyg = "true";
defparam \Ram|bryan[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N0
cyclonev_lcell_comb \Ram|Add0~25 (
// Equation(s):
// \Ram|Add0~25_sumout  = SUM(( \Ram|bryan [0] ) + ( VCC ) + ( !VCC ))
// \Ram|Add0~26  = CARRY(( \Ram|bryan [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|bryan [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Ram|Add0~25_sumout ),
	.cout(\Ram|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Ram|Add0~25 .extended_lut = "off";
defparam \Ram|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \Ram|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y71_N53
dffeas \Ram|bryan[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|bryan [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|bryan[0] .is_wysiwyg = "true";
defparam \Ram|bryan[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N3
cyclonev_lcell_comb \Ram|Add0~29 (
// Equation(s):
// \Ram|Add0~29_sumout  = SUM(( \Ram|bryan [1] ) + ( GND ) + ( \Ram|Add0~26  ))
// \Ram|Add0~30  = CARRY(( \Ram|bryan [1] ) + ( GND ) + ( \Ram|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|bryan [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Ram|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Ram|Add0~29_sumout ),
	.cout(\Ram|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Ram|Add0~29 .extended_lut = "off";
defparam \Ram|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Ram|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y71_N47
dffeas \Ram|bryan[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|Add0~29_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|bryan [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|bryan[1] .is_wysiwyg = "true";
defparam \Ram|bryan[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N6
cyclonev_lcell_comb \Ram|Add0~17 (
// Equation(s):
// \Ram|Add0~17_sumout  = SUM(( \Ram|bryan [2] ) + ( GND ) + ( \Ram|Add0~30  ))
// \Ram|Add0~18  = CARRY(( \Ram|bryan [2] ) + ( GND ) + ( \Ram|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|bryan [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Ram|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Ram|Add0~17_sumout ),
	.cout(\Ram|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Ram|Add0~17 .extended_lut = "off";
defparam \Ram|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Ram|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y71_N35
dffeas \Ram|bryan[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|Add0~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|bryan [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|bryan[2] .is_wysiwyg = "true";
defparam \Ram|bryan[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N9
cyclonev_lcell_comb \Ram|Add0~21 (
// Equation(s):
// \Ram|Add0~21_sumout  = SUM(( \Ram|bryan [3] ) + ( GND ) + ( \Ram|Add0~18  ))
// \Ram|Add0~22  = CARRY(( \Ram|bryan [3] ) + ( GND ) + ( \Ram|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|bryan [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Ram|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Ram|Add0~21_sumout ),
	.cout(\Ram|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Ram|Add0~21 .extended_lut = "off";
defparam \Ram|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Ram|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y71_N41
dffeas \Ram|bryan[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|Add0~21_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|bryan [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|bryan[3] .is_wysiwyg = "true";
defparam \Ram|bryan[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N12
cyclonev_lcell_comb \Ram|Add0~13 (
// Equation(s):
// \Ram|Add0~13_sumout  = SUM(( \Ram|bryan [4] ) + ( GND ) + ( \Ram|Add0~22  ))
// \Ram|Add0~14  = CARRY(( \Ram|bryan [4] ) + ( GND ) + ( \Ram|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|bryan [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Ram|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Ram|Add0~13_sumout ),
	.cout(\Ram|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Ram|Add0~13 .extended_lut = "off";
defparam \Ram|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Ram|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y71_N38
dffeas \Ram|bryan[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|Add0~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|bryan [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|bryan[4] .is_wysiwyg = "true";
defparam \Ram|bryan[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N15
cyclonev_lcell_comb \Ram|Add0~1 (
// Equation(s):
// \Ram|Add0~1_sumout  = SUM(( \Ram|bryan [5] ) + ( GND ) + ( \Ram|Add0~14  ))
// \Ram|Add0~2  = CARRY(( \Ram|bryan [5] ) + ( GND ) + ( \Ram|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|bryan [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Ram|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Ram|Add0~1_sumout ),
	.cout(\Ram|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Ram|Add0~1 .extended_lut = "off";
defparam \Ram|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Ram|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y71_N44
dffeas \Ram|bryan[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|bryan [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|bryan[5] .is_wysiwyg = "true";
defparam \Ram|bryan[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N18
cyclonev_lcell_comb \Ram|Add0~5 (
// Equation(s):
// \Ram|Add0~5_sumout  = SUM(( \Ram|bryan [6] ) + ( GND ) + ( \Ram|Add0~2  ))
// \Ram|Add0~6  = CARRY(( \Ram|bryan [6] ) + ( GND ) + ( \Ram|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|bryan [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Ram|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Ram|Add0~5_sumout ),
	.cout(\Ram|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Ram|Add0~5 .extended_lut = "off";
defparam \Ram|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Ram|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y71_N50
dffeas \Ram|bryan[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|Add0~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|bryan [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|bryan[6] .is_wysiwyg = "true";
defparam \Ram|bryan[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N21
cyclonev_lcell_comb \Ram|Add0~9 (
// Equation(s):
// \Ram|Add0~9_sumout  = SUM(( \Ram|bryan [7] ) + ( GND ) + ( \Ram|Add0~6  ))
// \Ram|Add0~10  = CARRY(( \Ram|bryan [7] ) + ( GND ) + ( \Ram|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|bryan [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Ram|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Ram|Add0~9_sumout ),
	.cout(\Ram|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Ram|Add0~9 .extended_lut = "off";
defparam \Ram|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Ram|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N30
cyclonev_lcell_comb \Ram|ram~2624 (
// Equation(s):
// \Ram|ram~2624_combout  = ( \Ram|Add0~29_sumout  & ( (!\Ram|Add0~21_sumout  & (\Ram|Add0~17_sumout  & ((!\Ram|Add0~13_sumout ) # (\Ram|Add0~25_sumout )))) # (\Ram|Add0~21_sumout  & ((!\Ram|Add0~25_sumout  & ((!\Ram|Add0~17_sumout ))) # (\Ram|Add0~25_sumout 
//  & (!\Ram|Add0~13_sumout  & \Ram|Add0~17_sumout )))) ) ) # ( !\Ram|Add0~29_sumout  & ( (!\Ram|Add0~21_sumout  & (((!\Ram|Add0~13_sumout  & \Ram|Add0~17_sumout )) # (\Ram|Add0~25_sumout ))) # (\Ram|Add0~21_sumout  & ((!\Ram|Add0~13_sumout  & 
// (\Ram|Add0~25_sumout  & \Ram|Add0~17_sumout )) # (\Ram|Add0~13_sumout  & (!\Ram|Add0~25_sumout )))) ) )

	.dataa(!\Ram|Add0~21_sumout ),
	.datab(!\Ram|Add0~13_sumout ),
	.datac(!\Ram|Add0~25_sumout ),
	.datad(!\Ram|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\Ram|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2624_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2624 .extended_lut = "off";
defparam \Ram|ram~2624 .lut_mask = 64'h1A9E1A9E508E508E;
defparam \Ram|ram~2624 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N9
cyclonev_lcell_comb \Ram|ram~2625 (
// Equation(s):
// \Ram|ram~2625_combout  = ( \Ram|ram~2624_combout  & ( (!\Ram|Add0~9_sumout  & (!\Ram|Add0~5_sumout  & !\Ram|Add0~1_sumout )) ) )

	.dataa(!\Ram|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\Ram|Add0~5_sumout ),
	.datad(!\Ram|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\Ram|ram~2624_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2625_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2625 .extended_lut = "off";
defparam \Ram|ram~2625 .lut_mask = 64'h00000000A000A000;
defparam \Ram|ram~2625 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y71_N5
dffeas \Ram|bryan[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|Add0~33_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|bryan [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|bryan[8] .is_wysiwyg = "true";
defparam \Ram|bryan[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N24
cyclonev_lcell_comb \Ram|Add0~33 (
// Equation(s):
// \Ram|Add0~33_sumout  = SUM(( \Ram|bryan [8] ) + ( GND ) + ( \Ram|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|bryan [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Ram|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Ram|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Add0~33 .extended_lut = "off";
defparam \Ram|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \Ram|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N30
cyclonev_lcell_comb \Ram|ram~2626 (
// Equation(s):
// \Ram|ram~2626_combout  = ( !\Ram|Add0~1_sumout  & ( (!\Ram|Add0~5_sumout  & !\Ram|Add0~9_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|Add0~5_sumout ),
	.datad(!\Ram|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\Ram|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2626_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2626 .extended_lut = "off";
defparam \Ram|ram~2626 .lut_mask = 64'hF000F00000000000;
defparam \Ram|ram~2626 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N9
cyclonev_lcell_comb \Ram|Decoder0~11 (
// Equation(s):
// \Ram|Decoder0~11_combout  = ( \Ram|Add0~17_sumout  & ( !\Ram|Add0~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\Ram|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~11 .extended_lut = "off";
defparam \Ram|Decoder0~11 .lut_mask = 64'h00000000FF00FF00;
defparam \Ram|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N6
cyclonev_lcell_comb \Ram|Decoder0~18 (
// Equation(s):
// \Ram|Decoder0~18_combout  = ( !\Ram|Add0~13_sumout  & ( \Ram|Add0~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\Ram|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~18 .extended_lut = "off";
defparam \Ram|Decoder0~18 .lut_mask = 64'h00FF00FF00000000;
defparam \Ram|Decoder0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N57
cyclonev_lcell_comb \Ram|Decoder0~34 (
// Equation(s):
// \Ram|Decoder0~34_combout  = ( \Ram|Decoder0~11_combout  & ( \Ram|Decoder0~18_combout  & ( (!\Ram|Add0~33_sumout  & (!\Ram|Add0~29_sumout  & \Ram|ram~2626_combout )) ) ) )

	.dataa(!\Ram|Add0~33_sumout ),
	.datab(gnd),
	.datac(!\Ram|Add0~29_sumout ),
	.datad(!\Ram|ram~2626_combout ),
	.datae(!\Ram|Decoder0~11_combout ),
	.dataf(!\Ram|Decoder0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~34 .extended_lut = "off";
defparam \Ram|Decoder0~34 .lut_mask = 64'h00000000000000A0;
defparam \Ram|Decoder0~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N38
dffeas \Ram|ram_Out[5][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2625_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[5][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t6|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t6|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[5][0]~q ) ) + ( \VGA_Controller|syncPantalla|t6|Add1~11  ) + ( \VGA_Controller|syncPantalla|t6|Add1~10  ))
// \VGA_Controller|syncPantalla|t6|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[5][0]~q ) ) + ( \VGA_Controller|syncPantalla|t6|Add1~11  ) + ( \VGA_Controller|syncPantalla|t6|Add1~10  ))
// \VGA_Controller|syncPantalla|t6|Add1~15  = SHARE((\Ram|ram_Out[5][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[5][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t6|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t6|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t6|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t6|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t6|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t6|Add1~13 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t6|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N39
cyclonev_lcell_comb \Ram|ram~2627 (
// Equation(s):
// \Ram|ram~2627_combout  = ( \Ram|Add0~21_sumout  & ( (!\Ram|Add0~25_sumout  & ((\Ram|Add0~17_sumout ))) # (\Ram|Add0~25_sumout  & (!\Ram|Add0~29_sumout  & !\Ram|Add0~17_sumout )) ) ) # ( !\Ram|Add0~21_sumout  & ( (!\Ram|Add0~29_sumout  & 
// (!\Ram|Add0~25_sumout  $ (!\Ram|Add0~17_sumout ))) # (\Ram|Add0~29_sumout  & (!\Ram|Add0~25_sumout  & !\Ram|Add0~17_sumout )) ) )

	.dataa(!\Ram|Add0~29_sumout ),
	.datab(!\Ram|Add0~25_sumout ),
	.datac(!\Ram|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2627_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2627 .extended_lut = "off";
defparam \Ram|ram~2627 .lut_mask = 64'h686868682C2C2C2C;
defparam \Ram|ram~2627 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N42
cyclonev_lcell_comb \Ram|ram~2628 (
// Equation(s):
// \Ram|ram~2628_combout  = (!\Ram|Add0~29_sumout  & (\Ram|Add0~17_sumout  & (!\Ram|Add0~25_sumout  & !\Ram|Add0~21_sumout ))) # (\Ram|Add0~29_sumout  & (!\Ram|Add0~17_sumout  $ (((!\Ram|Add0~21_sumout )))))

	.dataa(!\Ram|Add0~29_sumout ),
	.datab(!\Ram|Add0~17_sumout ),
	.datac(!\Ram|Add0~25_sumout ),
	.datad(!\Ram|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2628_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2628 .extended_lut = "off";
defparam \Ram|ram~2628 .lut_mask = 64'h3144314431443144;
defparam \Ram|ram~2628 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N57
cyclonev_lcell_comb \Ram|ram~2629 (
// Equation(s):
// \Ram|ram~2629_combout  = ( !\Ram|Add0~9_sumout  & ( \Ram|ram~2628_combout  & ( (!\Ram|Add0~1_sumout  & (!\Ram|Add0~5_sumout  & ((\Ram|ram~2627_combout ) # (\Ram|Add0~13_sumout )))) ) ) ) # ( !\Ram|Add0~9_sumout  & ( !\Ram|ram~2628_combout  & ( 
// (!\Ram|Add0~1_sumout  & (!\Ram|Add0~13_sumout  & (\Ram|ram~2627_combout  & !\Ram|Add0~5_sumout ))) ) ) )

	.dataa(!\Ram|Add0~1_sumout ),
	.datab(!\Ram|Add0~13_sumout ),
	.datac(!\Ram|ram~2627_combout ),
	.datad(!\Ram|Add0~5_sumout ),
	.datae(!\Ram|Add0~9_sumout ),
	.dataf(!\Ram|ram~2628_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2629_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2629 .extended_lut = "off";
defparam \Ram|ram~2629 .lut_mask = 64'h080000002A000000;
defparam \Ram|ram~2629 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N57
cyclonev_lcell_comb \Ram|ram_Out[5][1]~feeder (
// Equation(s):
// \Ram|ram_Out[5][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[5][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[5][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[5][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[5][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N59
dffeas \Ram|ram_Out[5][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[5][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[5][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[5][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t6|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t6|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[5][1]~q ) ) + ( \VGA_Controller|syncPantalla|t6|Add1~15  ) + ( \VGA_Controller|syncPantalla|t6|Add1~14  ))
// \VGA_Controller|syncPantalla|t6|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[5][1]~q ) ) + ( \VGA_Controller|syncPantalla|t6|Add1~15  ) + ( \VGA_Controller|syncPantalla|t6|Add1~14  ))
// \VGA_Controller|syncPantalla|t6|Add1~19  = SHARE((\Ram|ram_Out[5][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datad(!\Ram|ram_Out[5][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t6|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t6|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t6|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t6|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t6|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t6|Add1~17 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t6|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N27
cyclonev_lcell_comb \Ram|ram~2630 (
// Equation(s):
// \Ram|ram~2630_combout  = ( \Ram|Add0~17_sumout  & ( \Ram|Add0~21_sumout  & ( !\Ram|Add0~25_sumout  ) ) ) # ( !\Ram|Add0~17_sumout  & ( \Ram|Add0~21_sumout  & ( (!\Ram|Add0~25_sumout  & \Ram|Add0~29_sumout ) ) ) ) # ( \Ram|Add0~17_sumout  & ( 
// !\Ram|Add0~21_sumout  & ( \Ram|Add0~29_sumout  ) ) ) # ( !\Ram|Add0~17_sumout  & ( !\Ram|Add0~21_sumout  & ( (\Ram|Add0~25_sumout  & !\Ram|Add0~29_sumout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|Add0~25_sumout ),
	.datad(!\Ram|Add0~29_sumout ),
	.datae(!\Ram|Add0~17_sumout ),
	.dataf(!\Ram|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2630_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2630 .extended_lut = "off";
defparam \Ram|ram~2630 .lut_mask = 64'h0F0000FF00F0F0F0;
defparam \Ram|ram~2630 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N15
cyclonev_lcell_comb \Ram|ram~2632 (
// Equation(s):
// \Ram|ram~2632_combout  = ( !\Ram|Add0~17_sumout  & ( \Ram|Add0~21_sumout  & ( \Ram|Add0~13_sumout  ) ) ) # ( !\Ram|Add0~17_sumout  & ( !\Ram|Add0~21_sumout  & ( (\Ram|Add0~13_sumout  & (!\Ram|Add0~25_sumout  $ (!\Ram|Add0~29_sumout ))) ) ) )

	.dataa(gnd),
	.datab(!\Ram|Add0~25_sumout ),
	.datac(!\Ram|Add0~13_sumout ),
	.datad(!\Ram|Add0~29_sumout ),
	.datae(!\Ram|Add0~17_sumout ),
	.dataf(!\Ram|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2632_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2632 .extended_lut = "off";
defparam \Ram|ram~2632 .lut_mask = 64'h030C00000F0F0000;
defparam \Ram|ram~2632 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N54
cyclonev_lcell_comb \Ram|ram~2631 (
// Equation(s):
// \Ram|ram~2631_combout  = ( \Ram|Add0~1_sumout  & ( \Ram|Add0~5_sumout  & ( (!\Ram|Add0~13_sumout  & (!\Ram|Add0~21_sumout  & ((!\Ram|Add0~17_sumout ) # (!\Ram|Add0~29_sumout )))) ) ) ) # ( !\Ram|Add0~1_sumout  & ( \Ram|Add0~5_sumout  & ( 
// (((\Ram|Add0~21_sumout ) # (\Ram|Add0~29_sumout )) # (\Ram|Add0~13_sumout )) # (\Ram|Add0~17_sumout ) ) ) )

	.dataa(!\Ram|Add0~17_sumout ),
	.datab(!\Ram|Add0~13_sumout ),
	.datac(!\Ram|Add0~29_sumout ),
	.datad(!\Ram|Add0~21_sumout ),
	.datae(!\Ram|Add0~1_sumout ),
	.dataf(!\Ram|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2631_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2631 .extended_lut = "off";
defparam \Ram|ram~2631 .lut_mask = 64'h000000007FFFC800;
defparam \Ram|ram~2631 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N42
cyclonev_lcell_comb \Ram|ram~2633 (
// Equation(s):
// \Ram|ram~2633_combout  = ( \Ram|ram~2631_combout  & ( \Ram|ram~2626_combout  & ( (((!\Ram|Add0~13_sumout  & \Ram|ram~2630_combout )) # (\Ram|ram~2632_combout )) # (\Ram|Add0~9_sumout ) ) ) ) # ( !\Ram|ram~2631_combout  & ( \Ram|ram~2626_combout  & ( 
// ((!\Ram|Add0~13_sumout  & \Ram|ram~2630_combout )) # (\Ram|ram~2632_combout ) ) ) ) # ( \Ram|ram~2631_combout  & ( !\Ram|ram~2626_combout  & ( \Ram|Add0~9_sumout  ) ) )

	.dataa(!\Ram|Add0~9_sumout ),
	.datab(!\Ram|Add0~13_sumout ),
	.datac(!\Ram|ram~2630_combout ),
	.datad(!\Ram|ram~2632_combout ),
	.datae(!\Ram|ram~2631_combout ),
	.dataf(!\Ram|ram~2626_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2633_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2633 .extended_lut = "off";
defparam \Ram|ram~2633 .lut_mask = 64'h000055550CFF5DFF;
defparam \Ram|ram~2633 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N54
cyclonev_lcell_comb \Ram|ram_Out[5][2]~feeder (
// Equation(s):
// \Ram|ram_Out[5][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[5][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[5][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[5][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[5][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N56
dffeas \Ram|ram_Out[5][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[5][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t6|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t6|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[5][2]~q ) ) + ( \VGA_Controller|syncPantalla|t6|Add1~19  ) + ( \VGA_Controller|syncPantalla|t6|Add1~18  ))
// \VGA_Controller|syncPantalla|t6|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[5][2]~q ) ) + ( \VGA_Controller|syncPantalla|t6|Add1~19  ) + ( \VGA_Controller|syncPantalla|t6|Add1~18  ))
// \VGA_Controller|syncPantalla|t6|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[5][2]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datad(!\Ram|ram_Out[5][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t6|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t6|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t6|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t6|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t6|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t6|Add1~21 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA_Controller|syncPantalla|t6|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N51
cyclonev_lcell_comb \Ram|ram~2634 (
// Equation(s):
// \Ram|ram~2634_combout  = ( \Ram|Add0~21_sumout  & ( \Ram|Add0~13_sumout  & ( (!\Ram|Add0~17_sumout  & ((\Ram|Add0~25_sumout ) # (\Ram|Add0~29_sumout ))) ) ) ) # ( !\Ram|Add0~21_sumout  & ( \Ram|Add0~13_sumout  & ( (\Ram|Add0~29_sumout  & 
// (!\Ram|Add0~25_sumout  & !\Ram|Add0~17_sumout )) ) ) ) # ( \Ram|Add0~21_sumout  & ( !\Ram|Add0~13_sumout  & ( (!\Ram|Add0~29_sumout  & (\Ram|Add0~25_sumout  & \Ram|Add0~17_sumout )) ) ) ) # ( !\Ram|Add0~21_sumout  & ( !\Ram|Add0~13_sumout  & ( 
// (\Ram|Add0~25_sumout  & ((!\Ram|Add0~29_sumout ) # (\Ram|Add0~17_sumout ))) ) ) )

	.dataa(!\Ram|Add0~29_sumout ),
	.datab(gnd),
	.datac(!\Ram|Add0~25_sumout ),
	.datad(!\Ram|Add0~17_sumout ),
	.datae(!\Ram|Add0~21_sumout ),
	.dataf(!\Ram|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2634_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2634 .extended_lut = "off";
defparam \Ram|ram~2634 .lut_mask = 64'h0A0F000A50005F00;
defparam \Ram|ram~2634 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N39
cyclonev_lcell_comb \Ram|ram~2635 (
// Equation(s):
// \Ram|ram~2635_combout  = ( !\Ram|Add0~5_sumout  & ( \Ram|ram~2634_combout  & ( (!\Ram|Add0~1_sumout  & !\Ram|Add0~9_sumout ) ) ) )

	.dataa(gnd),
	.datab(!\Ram|Add0~1_sumout ),
	.datac(gnd),
	.datad(!\Ram|Add0~9_sumout ),
	.datae(!\Ram|Add0~5_sumout ),
	.dataf(!\Ram|ram~2634_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2635_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2635 .extended_lut = "off";
defparam \Ram|ram~2635 .lut_mask = 64'h00000000CC000000;
defparam \Ram|ram~2635 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N43
dffeas \Ram|ram_Out[5][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2635_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[5][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t6|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t6|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[5][3]~q ) ) + ( \VGA_Controller|syncPantalla|t6|Add1~23  ) + ( \VGA_Controller|syncPantalla|t6|Add1~22  ))
// \VGA_Controller|syncPantalla|t6|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[5][3]~q ) ) + ( \VGA_Controller|syncPantalla|t6|Add1~23  ) + ( \VGA_Controller|syncPantalla|t6|Add1~22  ))
// \VGA_Controller|syncPantalla|t6|Add1~27  = SHARE((\Ram|ram_Out[5][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datad(!\Ram|ram_Out[5][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t6|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t6|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t6|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t6|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t6|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t6|Add1~25 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t6|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N6
cyclonev_lcell_comb \Ram|ram~2637 (
// Equation(s):
// \Ram|ram~2637_combout  = ( !\Ram|Add0~13_sumout  & ( (!\Ram|Add0~29_sumout  & (!\Ram|Add0~17_sumout  & \Ram|Add0~21_sumout )) ) )

	.dataa(gnd),
	.datab(!\Ram|Add0~29_sumout ),
	.datac(!\Ram|Add0~17_sumout ),
	.datad(!\Ram|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\Ram|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2637_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2637 .extended_lut = "off";
defparam \Ram|ram~2637 .lut_mask = 64'h00C000C000000000;
defparam \Ram|ram~2637 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N45
cyclonev_lcell_comb \Ram|ram~2636 (
// Equation(s):
// \Ram|ram~2636_combout  = ( !\Ram|Add0~25_sumout  & ( \Ram|Add0~17_sumout  & ( (\Ram|Add0~29_sumout  & (\Ram|Add0~13_sumout  & !\Ram|Add0~21_sumout )) ) ) )

	.dataa(!\Ram|Add0~29_sumout ),
	.datab(gnd),
	.datac(!\Ram|Add0~13_sumout ),
	.datad(!\Ram|Add0~21_sumout ),
	.datae(!\Ram|Add0~25_sumout ),
	.dataf(!\Ram|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2636_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2636 .extended_lut = "off";
defparam \Ram|ram~2636 .lut_mask = 64'h0000000005000000;
defparam \Ram|ram~2636 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N18
cyclonev_lcell_comb \Ram|ram~2638 (
// Equation(s):
// \Ram|ram~2638_combout  = ( !\Ram|Add0~13_sumout  & ( (!\Ram|Add0~25_sumout  & ((!\Ram|Add0~29_sumout ) # (!\Ram|Add0~17_sumout  $ (\Ram|Add0~21_sumout )))) ) )

	.dataa(!\Ram|Add0~17_sumout ),
	.datab(!\Ram|Add0~29_sumout ),
	.datac(!\Ram|Add0~25_sumout ),
	.datad(!\Ram|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\Ram|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2638_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2638 .extended_lut = "off";
defparam \Ram|ram~2638 .lut_mask = 64'hE0D0E0D000000000;
defparam \Ram|ram~2638 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N57
cyclonev_lcell_comb \Ram|ram~2639 (
// Equation(s):
// \Ram|ram~2639_combout  = ( \Ram|ram~2636_combout  & ( \Ram|ram~2638_combout  & ( (!\Ram|Add0~1_sumout  & (!\Ram|Add0~5_sumout  & !\Ram|Add0~9_sumout )) ) ) ) # ( !\Ram|ram~2636_combout  & ( \Ram|ram~2638_combout  & ( (!\Ram|Add0~1_sumout  & 
// (!\Ram|Add0~5_sumout  & !\Ram|Add0~9_sumout )) ) ) ) # ( \Ram|ram~2636_combout  & ( !\Ram|ram~2638_combout  & ( (!\Ram|Add0~1_sumout  & (!\Ram|Add0~5_sumout  & !\Ram|Add0~9_sumout )) ) ) ) # ( !\Ram|ram~2636_combout  & ( !\Ram|ram~2638_combout  & ( 
// (!\Ram|Add0~1_sumout  & (!\Ram|Add0~5_sumout  & (\Ram|ram~2637_combout  & !\Ram|Add0~9_sumout ))) ) ) )

	.dataa(!\Ram|Add0~1_sumout ),
	.datab(!\Ram|Add0~5_sumout ),
	.datac(!\Ram|ram~2637_combout ),
	.datad(!\Ram|Add0~9_sumout ),
	.datae(!\Ram|ram~2636_combout ),
	.dataf(!\Ram|ram~2638_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2639_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2639 .extended_lut = "off";
defparam \Ram|ram~2639 .lut_mask = 64'h0800880088008800;
defparam \Ram|ram~2639 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N23
dffeas \Ram|ram_Out[5][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2639_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[5][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t6|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t6|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[5][4]~q ) ) + ( \VGA_Controller|syncPantalla|t6|Add1~27  ) + ( \VGA_Controller|syncPantalla|t6|Add1~26  ))
// \VGA_Controller|syncPantalla|t6|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[5][4]~q ) ) + ( \VGA_Controller|syncPantalla|t6|Add1~27  ) + ( \VGA_Controller|syncPantalla|t6|Add1~26  ))
// \VGA_Controller|syncPantalla|t6|Add1~31  = SHARE((\Ram|ram_Out[5][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[5][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t6|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t6|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t6|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t6|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t6|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t6|Add1~29 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t6|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N57
cyclonev_lcell_comb \Ram|ram~2640 (
// Equation(s):
// \Ram|ram~2640_combout  = ( !\Ram|Add0~17_sumout  & ( !\Ram|Add0~13_sumout  & ( (!\Ram|Add0~29_sumout  & !\Ram|Add0~21_sumout ) ) ) )

	.dataa(!\Ram|Add0~29_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|Add0~21_sumout ),
	.datae(!\Ram|Add0~17_sumout ),
	.dataf(!\Ram|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2640_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2640 .extended_lut = "off";
defparam \Ram|ram~2640 .lut_mask = 64'hAA00000000000000;
defparam \Ram|ram~2640 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N42
cyclonev_lcell_comb \Ram|ram~2642 (
// Equation(s):
// \Ram|ram~2642_combout  = ( \Ram|Add0~29_sumout  & ( (!\Ram|Add0~17_sumout  & (\Ram|Add0~25_sumout  & ((!\Ram|Add0~13_sumout ) # (!\Ram|Add0~21_sumout )))) ) ) # ( !\Ram|Add0~29_sumout  & ( (\Ram|Add0~13_sumout  & (!\Ram|Add0~17_sumout  & 
// (!\Ram|Add0~21_sumout  & !\Ram|Add0~25_sumout ))) ) )

	.dataa(!\Ram|Add0~13_sumout ),
	.datab(!\Ram|Add0~17_sumout ),
	.datac(!\Ram|Add0~21_sumout ),
	.datad(!\Ram|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\Ram|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2642_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2642 .extended_lut = "off";
defparam \Ram|ram~2642 .lut_mask = 64'h4000400000C800C8;
defparam \Ram|ram~2642 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N45
cyclonev_lcell_comb \Ram|ram~2641 (
// Equation(s):
// \Ram|ram~2641_combout  = (!\Ram|Add0~13_sumout  & (!\Ram|Add0~21_sumout  & ((!\Ram|Add0~17_sumout ) # (!\Ram|Add0~29_sumout ))))

	.dataa(!\Ram|Add0~13_sumout ),
	.datab(!\Ram|Add0~17_sumout ),
	.datac(!\Ram|Add0~21_sumout ),
	.datad(!\Ram|Add0~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2641_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2641 .extended_lut = "off";
defparam \Ram|ram~2641 .lut_mask = 64'hA080A080A080A080;
defparam \Ram|ram~2641 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N24
cyclonev_lcell_comb \Ram|ram~2643 (
// Equation(s):
// \Ram|ram~2643_combout  = ( \Ram|ram~2642_combout  & ( \Ram|ram~2641_combout  & ( (!\Ram|Add0~9_sumout  & (!\Ram|Add0~1_sumout  & (!\Ram|Add0~5_sumout ))) # (\Ram|Add0~9_sumout  & (\Ram|Add0~5_sumout  & ((!\Ram|ram~2640_combout ) # (\Ram|Add0~1_sumout )))) 
// ) ) ) # ( !\Ram|ram~2642_combout  & ( \Ram|ram~2641_combout  & ( (\Ram|Add0~9_sumout  & (\Ram|Add0~5_sumout  & ((!\Ram|ram~2640_combout ) # (\Ram|Add0~1_sumout )))) ) ) ) # ( \Ram|ram~2642_combout  & ( !\Ram|ram~2641_combout  & ( (!\Ram|Add0~1_sumout  & 
// ((!\Ram|Add0~9_sumout  & (!\Ram|Add0~5_sumout )) # (\Ram|Add0~9_sumout  & (\Ram|Add0~5_sumout  & !\Ram|ram~2640_combout )))) ) ) ) # ( !\Ram|ram~2642_combout  & ( !\Ram|ram~2641_combout  & ( (\Ram|Add0~9_sumout  & (!\Ram|Add0~1_sumout  & 
// (\Ram|Add0~5_sumout  & !\Ram|ram~2640_combout ))) ) ) )

	.dataa(!\Ram|Add0~9_sumout ),
	.datab(!\Ram|Add0~1_sumout ),
	.datac(!\Ram|Add0~5_sumout ),
	.datad(!\Ram|ram~2640_combout ),
	.datae(!\Ram|ram~2642_combout ),
	.dataf(!\Ram|ram~2641_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2643_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2643 .extended_lut = "off";
defparam \Ram|ram~2643 .lut_mask = 64'h0400848005018581;
defparam \Ram|ram~2643 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N17
dffeas \Ram|ram_Out[5][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2643_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[5][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t6|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t6|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[5][5]~q ) ) + ( \VGA_Controller|syncPantalla|t6|Add1~31  ) + ( \VGA_Controller|syncPantalla|t6|Add1~30  ))
// \VGA_Controller|syncPantalla|t6|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[5][5]~q ) ) + ( \VGA_Controller|syncPantalla|t6|Add1~31  ) + ( \VGA_Controller|syncPantalla|t6|Add1~30  ))
// \VGA_Controller|syncPantalla|t6|Add1~35  = SHARE((\Ram|ram_Out[5][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datab(gnd),
	.datac(!\Ram|ram_Out[5][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t6|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t6|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t6|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t6|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t6|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t6|Add1~33 .lut_mask = 64'h00005F5F0000A5A5;
defparam \VGA_Controller|syncPantalla|t6|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N51
cyclonev_lcell_comb \Ram|ram~2644 (
// Equation(s):
// \Ram|ram~2644_combout  = ( \Ram|Add0~17_sumout  & ( (\Ram|Add0~13_sumout  & (\Ram|Add0~21_sumout  & ((\Ram|Add0~29_sumout ) # (\Ram|Add0~25_sumout )))) ) ) # ( !\Ram|Add0~17_sumout  & ( (!\Ram|Add0~13_sumout  & (\Ram|Add0~25_sumout  & (\Ram|Add0~29_sumout 
// ))) # (\Ram|Add0~13_sumout  & (!\Ram|Add0~21_sumout  & (!\Ram|Add0~25_sumout  $ (\Ram|Add0~29_sumout )))) ) )

	.dataa(!\Ram|Add0~25_sumout ),
	.datab(!\Ram|Add0~13_sumout ),
	.datac(!\Ram|Add0~29_sumout ),
	.datad(!\Ram|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\Ram|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2644_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2644 .extended_lut = "off";
defparam \Ram|ram~2644 .lut_mask = 64'h2504250400130013;
defparam \Ram|ram~2644 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N36
cyclonev_lcell_comb \Ram|ram~2645 (
// Equation(s):
// \Ram|ram~2645_combout  = ( !\Ram|ram~2644_combout  & ( (!\Ram|Add0~5_sumout  & (!\Ram|Add0~1_sumout  & !\Ram|Add0~9_sumout )) ) )

	.dataa(gnd),
	.datab(!\Ram|Add0~5_sumout ),
	.datac(!\Ram|Add0~1_sumout ),
	.datad(!\Ram|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\Ram|ram~2644_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2645_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2645 .extended_lut = "off";
defparam \Ram|ram~2645 .lut_mask = 64'hC000C00000000000;
defparam \Ram|ram~2645 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N14
dffeas \Ram|ram_Out[5][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2645_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[5][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t6|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t6|Add1~37_sumout  = SUM(( !\Ram|ram_Out[5][6]~q  ) + ( \VGA_Controller|syncPantalla|t6|Add1~35  ) + ( \VGA_Controller|syncPantalla|t6|Add1~34  ))

	.dataa(gnd),
	.datab(!\Ram|ram_Out[5][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t6|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t6|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t6|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t6|Add1~37 .lut_mask = 64'h000000000000CCCC;
defparam \VGA_Controller|syncPantalla|t6|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X38_Y79_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t6|Add1~37_sumout ,\VGA_Controller|syncPantalla|t6|Add1~33_sumout ,\VGA_Controller|syncPantalla|t6|Add1~29_sumout ,\VGA_Controller|syncPantalla|t6|Add1~25_sumout ,\VGA_Controller|syncPantalla|t6|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t6|Add1~17_sumout ,\VGA_Controller|syncPantalla|t6|Add1~13_sumout ,\VGA_Controller|syncPantalla|t6|Add1~9_sumout ,\VGA_Controller|syncPantalla|t6|Add1~5_sumout ,\VGA_Controller|syncPantalla|t6|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t6|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007B18C30C200000000000000000000D380000000708421004213800000001084210042108000000000842138421000000000F6186163C0000000780076318C63000000000000CB0C233320000000000067F7BCE720000000000011999CE720000000000076318C63000000000000118C631BC6308000000076006661C00000000000F318C63B40000000080076318C61C0000000798C7318C63340000000000076318C61C000000000006318C633400000000000DEF7BDFF80000000000030842108421180000000E318E7318C670000198C0000000000000000000030842108C01080000000E318C6398C6700003B0076318C61C00000000000F318C67";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "98C618000000076318F61C0000000000076318C30C0008000000076318C61C000000000007318C631CC670000000076318701C000000000000000000000008C6003E0000000000000000000000000000000C30C200000300000000001800000000000233B988000000000318C6318C63180000000FE72C30810CFC00000003084211999CE40000000CE586108CCCE40000000633FBDE739CE4000000011999CE739CE4000000076318C6318C6000000003084210853DFC00000007630001998C380000000E318C6398C678000000076B58C6318C380000000F318C6398C678000000076318C6318C380000000C6318C6BDEE600000000CE739CEFFFEE4000000";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F318C6318C6780000000E318C7398C67000000007631800000008000000030842108421180000000C6318C7B18C60000000033318D63186180000000F318C6398C6780000000F318C6398C6780000000F318C6318C678000000033318C63186180000000F318C6398C6780000000C6318F630C30800000007635AD6B18C3800000001080210818C380000000618400004660000000000000E001C000000000000004661840000000000030840000420000000000008400004200000000007000003B18C38000000076318C3B18C380000000318C610000C78000000076318C7B1861800000007600007B18C78000000010000F618610000000007600001800C";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "380000000F630C30800C380000000708421084E30800000007631CF6B18C380000000861861000000000000001080000000000000000000000700000000000006108400000000000000000004270840000000000000186F9980000000000030800000001180000000008C6318C61000000000000000000C318C00000076318D38CC6180000000861861031800000000427620003B18C384200000633CC633CC60000000000000000004631800000010802108C6308000000000000000000000000000008C673BDE000000000007BCE718C200000000000008CFB0800000000000003D8C60000000000000000CCF30C0000000000000040F00400000000000119";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C2108421080000000108421084E3080000006708CE1084E3080000000F7BDE00000000000000EC00CCC6186661C00000018C631BF7BDBC00000006300C6318C6300000000008CE1084E308000000000002378C200000000008639EF7BDEE62000000010B66E9B621000000018E75AD6B5AF6BC0000000E79C6318C739C0000000109C23318C618000000076318C38C200800FFFFFFE677BCF3FFFFFF0000001988430C000000FFFFFFFFB9CF7FFFFFFF00000000463080000000000003084EFFDC610000000003085DEF4C61000000000008CEF38C20000000000119DEF7BCC000000000077FFDCFFFBFB8000000074633BC6358B80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y77_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t6|Add1~37_sumout ,\VGA_Controller|syncPantalla|t6|Add1~33_sumout ,\VGA_Controller|syncPantalla|t6|Add1~29_sumout ,\VGA_Controller|syncPantalla|t6|Add1~25_sumout ,\VGA_Controller|syncPantalla|t6|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t6|Add1~17_sumout ,\VGA_Controller|syncPantalla|t6|Add1~13_sumout ,\VGA_Controller|syncPantalla|t6|Add1~9_sumout ,\VGA_Controller|syncPantalla|t6|Add1~5_sumout ,\VGA_Controller|syncPantalla|t6|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t6|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000001C63198800000000000000000000030C00000000108421C84200000000021084200842100000000390842008421C000000038C00218E000000010C338C6318C60000000000008CC430C20000000000019CA508420000000000021861084200000000000198C6318C0000000000030C00000C0000000000030CC400CC000000000000000018CC00000001CC6318C631860000000000030C6318CC0000000000030C6318CC0000000000018C6318CC00000000000294A529C6000000000003108421084210000000018CC421860000000186318C6318CE018C00000003108421080210000000018C6318CC000000010C6318C63186000000000000000000";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "002310000000030C0038CC00000000000198C6318C6318000000030C0000CC0000000000030C63198800000000000198C6318800000000000000000000001000000E00000000000000000000000000000001988000000318C6318C6318000000008CE62000000000000003000000000018000000038400010C309C00000003108421861084000000008466210C3084000000018CE52842108400000002186108421084000000030C6318C6318C0000000310842108429C000000030C6331003198000000018C633186319800000E631C6318C6319800000000000001863198000000030C6318C63198000000018C6339CE318C000000008421094E7184000000";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "038C2000000000000000018C66210C318C0000000218C6318C631C00000003108421084218000000018C6319C6318C000000028C63380011980000000000002108119C000000038C202108119C00000002186318C63310000000030C2000001198000000030C6319863198000000018C6338C662000000000300C739C63198000000021004210C319800000000008619880000000000000007000E000000000001988000086180000000001080000840000000000010800008400000000002186319C63198000000030C63198631980000000000002186319C000000030C6319800010000000030C631980001C0000000398C6398C6318000000030C63198631";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "98000000038C00010C319800000003908421084210000000030C6319CE31980000000000002186100000000002100000000000000000000000380000000000000210800000000000000000008439080000000000000066398600000000000010C6318C620000000003100000000218000000000000000000000000000198C630C86310000000018C0021861000000008430C63198011988400000318E6318E63000000000000000000218C600000021004210C631000000000000000000000000000000084318E7000000000001CE63108000000000000004338C400000000000000E00000000000000000000038000000000000000086398800000000000218";
defparam \VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "E421084210000000021084210873100000000390C721087310000000039CE70000000000000061988618CC400CC000000294A5294A529C000000018C0318C6318C0000000010C721087310000000008CE739CE738C20000000000021C800000000000210A6198A4200000000018C610842709C0000000000000000709C0000000210E430C631980000000218C63102539C0039CE7384863102739CE7000000186108CC00000039CE739C6108CE739CE700000000863100000000000003108739CE620000000003108318CC6200000000000086398800000000000010C739CE6000000000039CE309CE539C0000000380043000201C0000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t6|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t6|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|X0 [0] & 
// (\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\VGA_Controller|syncPantalla|X0 [0] & ((\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|X0 [0]))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0 [0] & 
// (((\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )))) # (\VGA_Controller|syncPantalla|X0 [0] & (\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|X0 [0]))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|X0 [0]),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(!\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t6|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t6|Mux0~4 .lut_mask = 64'h0A550A770AFF0A77;
defparam \VGA_Controller|syncPantalla|t6|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t6|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t6|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t6|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// (((!\VGA_Controller|syncPantalla|t6|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|t6|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t6|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t6|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|t6|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t6|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t6|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t6|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t6|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \VGA_Controller|syncPantalla|t6|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y75_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t6|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t6|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t6|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t6|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t9|pixel~0_combout  & !\VGA_Controller|syncPantalla|X0 [8])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|X0 [8]),
	.datae(!\VGA_Controller|syncPantalla|t6|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t6|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t6|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t6|pixel~1 .lut_mask = 64'h0000000000000500;
defparam \VGA_Controller|syncPantalla|t6|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y75_N40
dffeas \VGA_Controller|syncPantalla|t6|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t6|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t6|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t6|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t6|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~3 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~3_combout  = ( \VGA_Controller|syncPantalla|X0 [1] & ( (\VGA_Controller|syncPantalla|X0 [2] & \VGA_Controller|syncPantalla|X0 [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [2]),
	.datad(!\VGA_Controller|syncPantalla|X0 [0]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|X0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~3 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~3 .lut_mask = 64'h00000000000F000F;
defparam \VGA_Controller|syncPantalla|always2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0 [3] & ( \VGA_Controller|syncPantalla|always2~3_combout  & ( (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0 [5])) ) ) ) # ( !\VGA_Controller|syncPantalla|X0 [3] & ( !\VGA_Controller|syncPantalla|always2~3_combout  & ( (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0 [5])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [3]),
	.dataf(!\VGA_Controller|syncPantalla|always2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t1|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|pixel~0 .lut_mask = 64'h0404000000000808;
defparam \VGA_Controller|syncPantalla|t1|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t1|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t1|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t1|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|Add1~42 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t1|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t1|Add1~43  ) + ( \VGA_Controller|syncPantalla|t1|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t1|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t1|Add1~43  ) + ( \VGA_Controller|syncPantalla|t1|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t1|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t1|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t1|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t1|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t1|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t1|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t1|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t1|Add1~3  ) + ( \VGA_Controller|syncPantalla|t1|Add1~2  ))
// \VGA_Controller|syncPantalla|t1|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t1|Add1~3  ) + ( \VGA_Controller|syncPantalla|t1|Add1~2  ))
// \VGA_Controller|syncPantalla|t1|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t1|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t1|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t1|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t1|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t1|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|Add1~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t1|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t1|Add1~7  ) + ( \VGA_Controller|syncPantalla|t1|Add1~6  ))
// \VGA_Controller|syncPantalla|t1|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t1|Add1~7  ) + ( \VGA_Controller|syncPantalla|t1|Add1~6  ))
// \VGA_Controller|syncPantalla|t1|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t1|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t1|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t1|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t1|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t1|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t1|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N0
cyclonev_lcell_comb \Ram|Decoder0~26 (
// Equation(s):
// \Ram|Decoder0~26_combout  = ( !\Ram|Add0~25_sumout  & ( !\Ram|Add0~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Ram|Add0~25_sumout ),
	.dataf(!\Ram|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~26 .extended_lut = "off";
defparam \Ram|Decoder0~26 .lut_mask = 64'hFFFF000000000000;
defparam \Ram|Decoder0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N57
cyclonev_lcell_comb \Ram|Decoder0~27 (
// Equation(s):
// \Ram|Decoder0~27_combout  = ( !\Ram|Add0~33_sumout  & ( \Ram|ram~2626_combout  & ( (!\Ram|Add0~29_sumout  & (\Ram|Decoder0~26_combout  & (!\Ram|Add0~17_sumout  & !\Ram|Add0~21_sumout ))) ) ) )

	.dataa(!\Ram|Add0~29_sumout ),
	.datab(!\Ram|Decoder0~26_combout ),
	.datac(!\Ram|Add0~17_sumout ),
	.datad(!\Ram|Add0~21_sumout ),
	.datae(!\Ram|Add0~33_sumout ),
	.dataf(!\Ram|ram~2626_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~27 .extended_lut = "off";
defparam \Ram|Decoder0~27 .lut_mask = 64'h0000000020000000;
defparam \Ram|Decoder0~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N56
dffeas \Ram|ram_Out[0][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2625_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[0][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[0][0]~q ) ) + ( \VGA_Controller|syncPantalla|t1|Add1~11  ) + ( \VGA_Controller|syncPantalla|t1|Add1~10  ))
// \VGA_Controller|syncPantalla|t1|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[0][0]~q ) ) + ( \VGA_Controller|syncPantalla|t1|Add1~11  ) + ( \VGA_Controller|syncPantalla|t1|Add1~10  ))
// \VGA_Controller|syncPantalla|t1|Add1~15  = SHARE((\Ram|ram_Out[0][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Ram|ram_Out[0][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t1|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t1|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t1|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t1|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t1|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|Add1~13 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t1|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N36
cyclonev_lcell_comb \Ram|ram_Out[0][1]~feeder (
// Equation(s):
// \Ram|ram_Out[0][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[0][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[0][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[0][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[0][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N38
dffeas \Ram|ram_Out[0][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[0][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[0][1]~q ) ) + ( \VGA_Controller|syncPantalla|t1|Add1~15  ) + ( \VGA_Controller|syncPantalla|t1|Add1~14  ))
// \VGA_Controller|syncPantalla|t1|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[0][1]~q ) ) + ( \VGA_Controller|syncPantalla|t1|Add1~15  ) + ( \VGA_Controller|syncPantalla|t1|Add1~14  ))
// \VGA_Controller|syncPantalla|t1|Add1~19  = SHARE((\Ram|ram_Out[0][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[0][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t1|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t1|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t1|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t1|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t1|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|Add1~17 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t1|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N48
cyclonev_lcell_comb \Ram|ram_Out[0][2]~feeder (
// Equation(s):
// \Ram|ram_Out[0][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[0][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[0][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[0][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[0][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N50
dffeas \Ram|ram_Out[0][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[0][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[0][2]~q ) ) + ( \VGA_Controller|syncPantalla|t1|Add1~19  ) + ( \VGA_Controller|syncPantalla|t1|Add1~18  ))
// \VGA_Controller|syncPantalla|t1|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[0][2]~q ) ) + ( \VGA_Controller|syncPantalla|t1|Add1~19  ) + ( \VGA_Controller|syncPantalla|t1|Add1~18  ))
// \VGA_Controller|syncPantalla|t1|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[0][2]~q ))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datab(gnd),
	.datac(!\Ram|ram_Out[0][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t1|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t1|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t1|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t1|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t1|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA_Controller|syncPantalla|t1|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N42
cyclonev_lcell_comb \Ram|ram_Out[0][3]~feeder (
// Equation(s):
// \Ram|ram_Out[0][3]~feeder_combout  = ( \Ram|ram~2635_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[0][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[0][3]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[0][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[0][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N44
dffeas \Ram|ram_Out[0][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[0][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|Add1~25_sumout  = SUM(( !\Ram|ram_Out[0][3]~q  $ (\VGA_Controller|syncPantalla|Y0 [7]) ) + ( \VGA_Controller|syncPantalla|t1|Add1~23  ) + ( \VGA_Controller|syncPantalla|t1|Add1~22  ))
// \VGA_Controller|syncPantalla|t1|Add1~26  = CARRY(( !\Ram|ram_Out[0][3]~q  $ (\VGA_Controller|syncPantalla|Y0 [7]) ) + ( \VGA_Controller|syncPantalla|t1|Add1~23  ) + ( \VGA_Controller|syncPantalla|t1|Add1~22  ))
// \VGA_Controller|syncPantalla|t1|Add1~27  = SHARE((\VGA_Controller|syncPantalla|Y0 [7]) # (\Ram|ram_Out[0][3]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[0][3]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t1|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t1|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t1|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t1|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t1|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|Add1~25 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t1|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N39
cyclonev_lcell_comb \Ram|ram_Out[0][4]~feeder (
// Equation(s):
// \Ram|ram_Out[0][4]~feeder_combout  = ( \Ram|ram~2639_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[0][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[0][4]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[0][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[0][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N40
dffeas \Ram|ram_Out[0][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[0][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[0][4]~q ) ) + ( \VGA_Controller|syncPantalla|t1|Add1~27  ) + ( \VGA_Controller|syncPantalla|t1|Add1~26  ))
// \VGA_Controller|syncPantalla|t1|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[0][4]~q ) ) + ( \VGA_Controller|syncPantalla|t1|Add1~27  ) + ( \VGA_Controller|syncPantalla|t1|Add1~26  ))
// \VGA_Controller|syncPantalla|t1|Add1~31  = SHARE((\Ram|ram_Out[0][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datad(!\Ram|ram_Out[0][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t1|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t1|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t1|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t1|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t1|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|Add1~29 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t1|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y64_N52
dffeas \Ram|ram_Out[0][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2643_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[0][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[0][5]~q ) ) + ( \VGA_Controller|syncPantalla|t1|Add1~31  ) + ( \VGA_Controller|syncPantalla|t1|Add1~30  ))
// \VGA_Controller|syncPantalla|t1|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[0][5]~q ) ) + ( \VGA_Controller|syncPantalla|t1|Add1~31  ) + ( \VGA_Controller|syncPantalla|t1|Add1~30  ))
// \VGA_Controller|syncPantalla|t1|Add1~35  = SHARE((\Ram|ram_Out[0][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[0][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t1|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t1|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t1|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t1|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t1|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|Add1~33 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t1|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N45
cyclonev_lcell_comb \Ram|ram_Out[0][6]~feeder (
// Equation(s):
// \Ram|ram_Out[0][6]~feeder_combout  = ( \Ram|ram~2645_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2645_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[0][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[0][6]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[0][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[0][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y64_N47
dffeas \Ram|ram_Out[0][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[0][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[0][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y64_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|Add1~37_sumout  = SUM(( !\Ram|ram_Out[0][6]~q  ) + ( \VGA_Controller|syncPantalla|t1|Add1~35  ) + ( \VGA_Controller|syncPantalla|t1|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[0][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t1|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t1|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t1|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|Add1~37 .lut_mask = 64'h000000000000FF00;
defparam \VGA_Controller|syncPantalla|t1|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X38_Y64_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t1|Add1~37_sumout ,\VGA_Controller|syncPantalla|t1|Add1~33_sumout ,\VGA_Controller|syncPantalla|t1|Add1~29_sumout ,\VGA_Controller|syncPantalla|t1|Add1~25_sumout ,\VGA_Controller|syncPantalla|t1|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t1|Add1~17_sumout ,\VGA_Controller|syncPantalla|t1|Add1~13_sumout ,\VGA_Controller|syncPantalla|t1|Add1~9_sumout ,\VGA_Controller|syncPantalla|t1|Add1~5_sumout ,\VGA_Controller|syncPantalla|t1|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y62_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t1|Add1~37_sumout ,\VGA_Controller|syncPantalla|t1|Add1~33_sumout ,\VGA_Controller|syncPantalla|t1|Add1~29_sumout ,\VGA_Controller|syncPantalla|t1|Add1~25_sumout ,\VGA_Controller|syncPantalla|t1|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t1|Add1~17_sumout ,\VGA_Controller|syncPantalla|t1|Add1~13_sumout ,\VGA_Controller|syncPantalla|t1|Add1~9_sumout ,\VGA_Controller|syncPantalla|t1|Add1~5_sumout ,\VGA_Controller|syncPantalla|t1|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t1|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|X0 [0] & (\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) 
// # (\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # (\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|X0 [0])) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & 
// ( (!\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|X0 [0] & (\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\VGA_Controller|syncPantalla|X0 [0] & 
// (((\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout )))))) # (\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|X0 [0])) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [2]),
	.datab(!\VGA_Controller|syncPantalla|X0 [0]),
	.datac(!\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t1|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t1|Mux0~4 .lut_mask = 64'h1919193B3B3B193B;
defparam \VGA_Controller|syncPantalla|t1|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t1|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0 [2] & 
// (((!\VGA_Controller|syncPantalla|t1|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|t1|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t1|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & (((!\VGA_Controller|syncPantalla|t1|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\VGA_Controller|syncPantalla|t1|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [2]),
	.datab(!\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t1|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t1|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t1|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t1|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \VGA_Controller|syncPantalla|t1|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t1|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t1|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t9|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t1|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t1|pixel~0_combout  & !\VGA_Controller|syncPantalla|X0 [8])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t1|pixel~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|X0 [8]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t1|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t1|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t1|pixel~1 .lut_mask = 64'h0000000000001010;
defparam \VGA_Controller|syncPantalla|t1|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y68_N31
dffeas \VGA_Controller|syncPantalla|t1|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t1|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t1|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t1|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t1|pixel .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y70_N40
dffeas \VGA_Controller|syncPantalla|X0[7] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[7] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t3|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t3|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t3|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t3|Add1~42 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t3|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t3|Add1~43  ) + ( \VGA_Controller|syncPantalla|t3|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t3|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t3|Add1~43  ) + ( \VGA_Controller|syncPantalla|t3|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t3|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t3|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t3|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t3|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t3|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t3|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t3|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t3|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t3|Add1~3  ) + ( \VGA_Controller|syncPantalla|t3|Add1~2  ))
// \VGA_Controller|syncPantalla|t3|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t3|Add1~3  ) + ( \VGA_Controller|syncPantalla|t3|Add1~2  ))
// \VGA_Controller|syncPantalla|t3|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t3|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t3|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t3|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t3|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t3|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t3|Add1~5 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t3|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t3|Add1~7  ) + ( \VGA_Controller|syncPantalla|t3|Add1~6  ))
// \VGA_Controller|syncPantalla|t3|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t3|Add1~7  ) + ( \VGA_Controller|syncPantalla|t3|Add1~6  ))
// \VGA_Controller|syncPantalla|t3|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t3|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t3|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t3|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t3|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t3|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t3|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t3|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N24
cyclonev_lcell_comb \Ram|ram~2646 (
// Equation(s):
// \Ram|ram~2646_combout  = ( \Ram|Add0~29_sumout  & ( !\Ram|Add0~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\Ram|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram~2646_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram~2646 .extended_lut = "off";
defparam \Ram|ram~2646 .lut_mask = 64'h00000000FF00FF00;
defparam \Ram|ram~2646 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y63_N27
cyclonev_lcell_comb \Ram|Decoder0~29 (
// Equation(s):
// \Ram|Decoder0~29_combout  = ( \Ram|ram~2646_combout  & ( \Ram|ram~2626_combout  & ( (!\Ram|Add0~21_sumout  & (!\Ram|Add0~13_sumout  & (!\Ram|Add0~25_sumout  & !\Ram|Add0~33_sumout ))) ) ) )

	.dataa(!\Ram|Add0~21_sumout ),
	.datab(!\Ram|Add0~13_sumout ),
	.datac(!\Ram|Add0~25_sumout ),
	.datad(!\Ram|Add0~33_sumout ),
	.datae(!\Ram|ram~2646_combout ),
	.dataf(!\Ram|ram~2626_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~29 .extended_lut = "off";
defparam \Ram|Decoder0~29 .lut_mask = 64'h0000000000008000;
defparam \Ram|Decoder0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y63_N43
dffeas \Ram|ram_Out[2][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2625_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[2][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[2][0]~q ) ) + ( \VGA_Controller|syncPantalla|t3|Add1~11  ) + ( \VGA_Controller|syncPantalla|t3|Add1~10  ))
// \VGA_Controller|syncPantalla|t3|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[2][0]~q ) ) + ( \VGA_Controller|syncPantalla|t3|Add1~11  ) + ( \VGA_Controller|syncPantalla|t3|Add1~10  ))
// \VGA_Controller|syncPantalla|t3|Add1~15  = SHARE((\Ram|ram_Out[2][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datad(!\Ram|ram_Out[2][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t3|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t3|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t3|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t3|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t3|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t3|Add1~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t3|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N36
cyclonev_lcell_comb \Ram|ram_Out[2][1]~feeder (
// Equation(s):
// \Ram|ram_Out[2][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[2][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[2][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[2][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[2][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y63_N38
dffeas \Ram|ram_Out[2][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[2][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[2][1]~q ) ) + ( \VGA_Controller|syncPantalla|t3|Add1~15  ) + ( \VGA_Controller|syncPantalla|t3|Add1~14  ))
// \VGA_Controller|syncPantalla|t3|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[2][1]~q ) ) + ( \VGA_Controller|syncPantalla|t3|Add1~15  ) + ( \VGA_Controller|syncPantalla|t3|Add1~14  ))
// \VGA_Controller|syncPantalla|t3|Add1~19  = SHARE((\Ram|ram_Out[2][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datad(!\Ram|ram_Out[2][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t3|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t3|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t3|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t3|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t3|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t3|Add1~17 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t3|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y63_N49
dffeas \Ram|ram_Out[2][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2633_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[2][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[2][2]~q ) ) + ( \VGA_Controller|syncPantalla|t3|Add1~19  ) + ( \VGA_Controller|syncPantalla|t3|Add1~18  ))
// \VGA_Controller|syncPantalla|t3|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[2][2]~q ) ) + ( \VGA_Controller|syncPantalla|t3|Add1~19  ) + ( \VGA_Controller|syncPantalla|t3|Add1~18  ))
// \VGA_Controller|syncPantalla|t3|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[2][2]~q ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[2][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t3|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t3|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t3|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t3|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t3|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t3|Add1~21 .lut_mask = 64'h00000033000033CC;
defparam \VGA_Controller|syncPantalla|t3|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N39
cyclonev_lcell_comb \Ram|ram_Out[2][3]~feeder (
// Equation(s):
// \Ram|ram_Out[2][3]~feeder_combout  = ( \Ram|ram~2635_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[2][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[2][3]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[2][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[2][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y63_N41
dffeas \Ram|ram_Out[2][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[2][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|Add1~25_sumout  = SUM(( !\Ram|ram_Out[2][3]~q  $ (\VGA_Controller|syncPantalla|Y0 [7]) ) + ( \VGA_Controller|syncPantalla|t3|Add1~23  ) + ( \VGA_Controller|syncPantalla|t3|Add1~22  ))
// \VGA_Controller|syncPantalla|t3|Add1~26  = CARRY(( !\Ram|ram_Out[2][3]~q  $ (\VGA_Controller|syncPantalla|Y0 [7]) ) + ( \VGA_Controller|syncPantalla|t3|Add1~23  ) + ( \VGA_Controller|syncPantalla|t3|Add1~22  ))
// \VGA_Controller|syncPantalla|t3|Add1~27  = SHARE((\VGA_Controller|syncPantalla|Y0 [7]) # (\Ram|ram_Out[2][3]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[2][3]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t3|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t3|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t3|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t3|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t3|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t3|Add1~25 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t3|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y63_N17
dffeas \Ram|ram_Out[2][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2639_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[2][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|Add1~29_sumout  = SUM(( !\Ram|ram_Out[2][4]~q  $ (\VGA_Controller|syncPantalla|Y0 [8]) ) + ( \VGA_Controller|syncPantalla|t3|Add1~27  ) + ( \VGA_Controller|syncPantalla|t3|Add1~26  ))
// \VGA_Controller|syncPantalla|t3|Add1~30  = CARRY(( !\Ram|ram_Out[2][4]~q  $ (\VGA_Controller|syncPantalla|Y0 [8]) ) + ( \VGA_Controller|syncPantalla|t3|Add1~27  ) + ( \VGA_Controller|syncPantalla|t3|Add1~26  ))
// \VGA_Controller|syncPantalla|t3|Add1~31  = SHARE((\VGA_Controller|syncPantalla|Y0 [8]) # (\Ram|ram_Out[2][4]~q ))

	.dataa(gnd),
	.datab(!\Ram|ram_Out[2][4]~q ),
	.datac(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t3|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t3|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t3|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t3|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t3|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t3|Add1~29 .lut_mask = 64'h00003F3F0000C3C3;
defparam \VGA_Controller|syncPantalla|t3|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y63_N29
dffeas \Ram|ram_Out[2][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2643_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[2][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[2][5]~q ) ) + ( \VGA_Controller|syncPantalla|t3|Add1~31  ) + ( \VGA_Controller|syncPantalla|t3|Add1~30  ))
// \VGA_Controller|syncPantalla|t3|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[2][5]~q ) ) + ( \VGA_Controller|syncPantalla|t3|Add1~31  ) + ( \VGA_Controller|syncPantalla|t3|Add1~30  ))
// \VGA_Controller|syncPantalla|t3|Add1~35  = SHARE((\Ram|ram_Out[2][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[2][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t3|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t3|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t3|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t3|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t3|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t3|Add1~33 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t3|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y63_N14
dffeas \Ram|ram_Out[2][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2645_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[2][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|Add1~37_sumout  = SUM(( !\Ram|ram_Out[2][6]~q  ) + ( \VGA_Controller|syncPantalla|t3|Add1~35  ) + ( \VGA_Controller|syncPantalla|t3|Add1~34  ))

	.dataa(gnd),
	.datab(!\Ram|ram_Out[2][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t3|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t3|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t3|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t3|Add1~37 .lut_mask = 64'h000000000000CCCC;
defparam \VGA_Controller|syncPantalla|t3|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X26_Y63_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t3|Add1~37_sumout ,\VGA_Controller|syncPantalla|t3|Add1~33_sumout ,\VGA_Controller|syncPantalla|t3|Add1~29_sumout ,\VGA_Controller|syncPantalla|t3|Add1~25_sumout ,\VGA_Controller|syncPantalla|t3|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t3|Add1~17_sumout ,\VGA_Controller|syncPantalla|t3|Add1~13_sumout ,\VGA_Controller|syncPantalla|t3|Add1~9_sumout ,\VGA_Controller|syncPantalla|t3|Add1~5_sumout ,\VGA_Controller|syncPantalla|t3|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t3|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init4 = "0000007F39CB4C200000000000000000000DBC0000000708421044213800000001084210042108000000008842138421040000000FE586167E000000078217E739CE7200000000000C34E23B70000000000006FF5AC6300000000000011DB8C630000000000007E739CE720000000000019CC631BE630800000007E426665E00000000000F318C6BF600000000C217E739CE5E0000000798C7B5AD6B76000000000007E739CE5E000000000006B5AD6B7600000000000D6B5AD7FA0000000000038842108421180000000EB5AE735AC6700001DAD0842108420084000000038842108C01080000000EB5AD6BDAC6700003B217E739CE5E00000000000F318C67";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "98D69800000007E718FE5E000000000007E739CB4E108C00000007E718C65E000000000007B5AD6B5CC67000000007E739785C000000000000000000000008C6003E0000000000000000000000000000000CB4C200000384210842109C00000000042333B988000000000398C6318C631C0000000FE30C30831C7C00000003884211DB8C600000000C61A7108EDC6000000006B7FAD6318C60000000011DB8C6318C6000000007E739CE739CE400000003884210852D7C00000007E72109999CBC0000000EB5AD6BDAD6FC00000217EF79CE739CBC0000000F318C63DAD6FC00000007E739CE739CBC0000000CE739CEFFFEE40000000C6318C6BFFEE0000000";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0FB58C6318C6780000000EB5AD739AD6F40000000767390842108C0000000388421084211C0000000CE739CFF39CE4000000033739DE31869C0000000F318C6398C6FC0000000FB58C6398C6FC0000000F35AD6B5AD6F800000003B718C631869C0000000FB5AD6BDAD6FC0000000CE739FE72D30800000007E37BDEF39CBC00000001080210839CBC0000000618410844660000000000000F001E00000000000084466184108000000003084000042000000000000840000420000000000704210BF39CBC00000007E739CBF39CBC0000000318C610421CFC00000007E739CFF1861800000007E4210FF18C7C000000018421FE5A718400000007E42109C21C";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "BC0000000FE70C30821CBC0000000788421084E30800000007E73DFEF39CBC00000008618610420000000000010800000000000000000000007800000000000061084000000000000000000042788400000000000001A7F9DA0000000000030821084211180000000088C6318C61040000000000000000C318C0000007E739DBCCD69800000008E5861073800000000427E6210BF18CBC42000006B7ED6B7ED680000000000000000056B5A00000010802108E7388000000000000000000000000000008C67BFFF000000000007FEF798C20000000000000ADFB4A00000000000003F8C60000000000000000CCFB0C0000000000000041F8440000000000011D";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "E2108421080000000108421084F3880000006788EF1084F3880000000FFFFF00000000000000FC84CDCE5A6665E0000001084213B5AD3C00000006B40D6B5AD6B40000000008EF1084F3880000000004233FCE308400000008639EF7FDEE62000000010B47E9F421000000018EF5AC6318F63C0000000E79C6318C731C0000000109E23B5AD69C000000076739CB8C208C00FFFFFFE257BCB1FFFFFF0000001DA8434E000000FFFFFFFFB8C77FFFFFFF00000000473880000000000003884FFFDE710000000003885DEF4E71000000000008CFFBCC20000000000119FFFFFED00000000007FFFDC7FFAFBC00000007C212BC21583C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y62_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t3|Add1~37_sumout ,\VGA_Controller|syncPantalla|t3|Add1~33_sumout ,\VGA_Controller|syncPantalla|t3|Add1~29_sumout ,\VGA_Controller|syncPantalla|t3|Add1~25_sumout ,\VGA_Controller|syncPantalla|t3|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t3|Add1~17_sumout ,\VGA_Controller|syncPantalla|t3|Add1~13_sumout ,\VGA_Controller|syncPantalla|t3|Add1~9_sumout ,\VGA_Controller|syncPantalla|t3|Add1~5_sumout ,\VGA_Controller|syncPantalla|t3|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t3|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000018421108000000000000000000000208000000001084218842000000000210842008421000000003108420084218000000030800210C00000001082308421084000000000001888420860000000000011CE718C6000000000002104318C600000000000110842108000000000002080000080000000000020884008800000000000000001088000000018842108421040000000000020842108800000000000208421088000000000001084210880000000000039CE739C400000000000210842108421000000001088421040000000104210842108C010800000002108421080210000000010842108800000001084210842104000000000000000000";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00021000000002080030880000000000011084210842100000000208000088000000000002084211080000000000011084210800000000000000000000001000000E0000000000000000000000000000000110800000021084210842100000000108C42000000000000002000000000010000000038C200108219C0000000210842104318C000000018C442108218C0000000108E738C6318C00000002104318C6318C000000020842108421080000000210842108539C000000020842210021100000000108422104211000000C421842108421100000000000000104211000000002084210842110000000010842318C2108000000018C6319CE718C000000";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "030840000000000000000108442108210800000002108421084218000000021084210842100000000108421184210800000003084230002110000000000000210821180000000308402108211800000002104210842210000000020840000021100000000208421104211000000001084230844200000000020086318421100000000210042108211000000000008411080000000000000006000C0000000000011080000841000000000010800008400000000000108000084000000000021042118421100000000208421104211000000000000021042118000000020842110000100000000208421100001800000003108431084210000000020842110421";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "100000000308000108211000000003108421084210000000020842118C21100000000000002104200000000002100000000000000000000000300000000000000210800000000000000000008431080000000000000044390400000000000010842108420000000002100000000210000000000000000000000000000110842088421000000001080021042000000008420842110021108400000210C4210C4200000000000000000001084000000210042108421000000000000000000000000000000084210C60000000000018C421080000000000000002388000000000000000C00000000000000000000030000000000000000084310800000000000210";
defparam \VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C42108421000000002108421086210000000031086210862100000000318C60000000000000041108410884008800000039CE739CE739C00000001080210842108000000001086210862100000000108C6318C6308400000000000218800000000000210E4190E4200000000010C6318C6719C0000000000000000719C0000000210C420842110000000021084210463180039CE738CA52946739CE70000001042108800000039CE739C6318CE739CE700000000842100000000000002108639CC420000000002108318C8420000000000008431080000000000001086318C4000000000031CE319CE7398000000030425284210980000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X25_Y64_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (!\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) 
// # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (\VGA_Controller|syncPantalla|X0 [2]))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( 
// (!\VGA_Controller|syncPantalla|X0 [0] & (!\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|X0 [0] & 
// ((((\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\VGA_Controller|syncPantalla|X0 [2]))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [0]),
	.datab(!\VGA_Controller|syncPantalla|X0 [2]),
	.datac(!\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(!\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t3|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t3|Mux0~4 .lut_mask = 64'h195D1919195D5D5D;
defparam \VGA_Controller|syncPantalla|t3|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y64_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0 [2] & (((\VGA_Controller|syncPantalla|t3|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|X0 [2] & 
// ((!\VGA_Controller|syncPantalla|t3|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|t3|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t3|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & (((!\VGA_Controller|syncPantalla|t3|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|t3|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!\VGA_Controller|syncPantalla|X0 [2]),
	.datac(!\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t3|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t3|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t3|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t3|Mux0~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \VGA_Controller|syncPantalla|t3|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|LessThan0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|LessThan0~0_combout  = ( \VGA_Controller|syncPantalla|X0 [0] & ( !\VGA_Controller|syncPantalla|X0 [2] & ( !\VGA_Controller|syncPantalla|X0 [1] ) ) ) # ( !\VGA_Controller|syncPantalla|X0 [0] & ( 
// !\VGA_Controller|syncPantalla|X0 [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|X0 [1]),
	.datae(!\VGA_Controller|syncPantalla|X0 [0]),
	.dataf(!\VGA_Controller|syncPantalla|X0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t3|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|LessThan0~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t3|LessThan0~0 .lut_mask = 64'hFFFFFF0000000000;
defparam \VGA_Controller|syncPantalla|t3|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [4] & ( \VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [3] & (!\VGA_Controller|syncPantalla|X0 [5] & 
// \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q )) ) ) ) # ( !\VGA_Controller|syncPantalla|X0 [4] & ( !\VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [3] & (!\VGA_Controller|syncPantalla|X0 [5] & 
// \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [3]),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|X0 [4]),
	.dataf(!\VGA_Controller|syncPantalla|t3|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t3|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t3|pixel~0 .lut_mask = 64'h00A0000000500000;
defparam \VGA_Controller|syncPantalla|t3|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y64_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t3|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t3|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t3|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t3|pixel~0_combout  & ( (\VGA_Controller|syncPantalla|t9|pixel~0_combout  & (!\VGA_Controller|syncPantalla|X0 [8] & 
// \VGA_Controller|syncPantalla|X0 [7])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0 [8]),
	.datac(!\VGA_Controller|syncPantalla|X0 [7]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t3|Mux0~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t3|pixel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t3|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t3|pixel~1 .lut_mask = 64'h0000000000000404;
defparam \VGA_Controller|syncPantalla|t3|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y64_N37
dffeas \VGA_Controller|syncPantalla|t3|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t3|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t3|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t3|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t3|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [3] & ( \VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [5] & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) ) # ( \VGA_Controller|syncPantalla|X0 [3] & ( !\VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [5] & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [3]),
	.dataf(!\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t2|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t2|pixel~0 .lut_mask = 64'h0000040420200000;
defparam \VGA_Controller|syncPantalla|t2|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t2|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t2|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t2|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t2|Add1~42 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t2|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t2|Add1~43  ) + ( \VGA_Controller|syncPantalla|t2|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t2|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t2|Add1~43  ) + ( \VGA_Controller|syncPantalla|t2|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t2|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t2|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t2|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t2|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t2|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t2|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t2|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t2|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t2|Add1~3  ) + ( \VGA_Controller|syncPantalla|t2|Add1~2  ))
// \VGA_Controller|syncPantalla|t2|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t2|Add1~3  ) + ( \VGA_Controller|syncPantalla|t2|Add1~2  ))
// \VGA_Controller|syncPantalla|t2|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t2|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t2|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t2|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t2|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t2|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t2|Add1~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t2|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t2|Add1~7  ) + ( \VGA_Controller|syncPantalla|t2|Add1~6  ))
// \VGA_Controller|syncPantalla|t2|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t2|Add1~7  ) + ( \VGA_Controller|syncPantalla|t2|Add1~6  ))
// \VGA_Controller|syncPantalla|t2|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t2|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t2|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t2|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t2|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t2|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t2|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t2|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y74_N51
cyclonev_lcell_comb \Ram|Decoder0~28 (
// Equation(s):
// \Ram|Decoder0~28_combout  = ( \Ram|ram~2626_combout  & ( \Ram|Decoder0~18_combout  & ( (!\Ram|Add0~21_sumout  & (!\Ram|Add0~29_sumout  & (!\Ram|Add0~33_sumout  & !\Ram|Add0~17_sumout ))) ) ) )

	.dataa(!\Ram|Add0~21_sumout ),
	.datab(!\Ram|Add0~29_sumout ),
	.datac(!\Ram|Add0~33_sumout ),
	.datad(!\Ram|Add0~17_sumout ),
	.datae(!\Ram|ram~2626_combout ),
	.dataf(!\Ram|Decoder0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~28 .extended_lut = "off";
defparam \Ram|Decoder0~28 .lut_mask = 64'h0000000000008000;
defparam \Ram|Decoder0~28 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N47
dffeas \Ram|ram_Out[1][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2625_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[1][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[1][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[1][0]~q ) ) + ( \VGA_Controller|syncPantalla|t2|Add1~11  ) + ( \VGA_Controller|syncPantalla|t2|Add1~10  ))
// \VGA_Controller|syncPantalla|t2|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[1][0]~q ) ) + ( \VGA_Controller|syncPantalla|t2|Add1~11  ) + ( \VGA_Controller|syncPantalla|t2|Add1~10  ))
// \VGA_Controller|syncPantalla|t2|Add1~15  = SHARE((\Ram|ram_Out[1][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Ram|ram_Out[1][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t2|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t2|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t2|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t2|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t2|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t2|Add1~13 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t2|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y76_N59
dffeas \Ram|ram_Out[1][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2629_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[1][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[1][1]~q ) ) + ( \VGA_Controller|syncPantalla|t2|Add1~15  ) + ( \VGA_Controller|syncPantalla|t2|Add1~14  ))
// \VGA_Controller|syncPantalla|t2|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[1][1]~q ) ) + ( \VGA_Controller|syncPantalla|t2|Add1~15  ) + ( \VGA_Controller|syncPantalla|t2|Add1~14  ))
// \VGA_Controller|syncPantalla|t2|Add1~19  = SHARE((\Ram|ram_Out[1][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datad(!\Ram|ram_Out[1][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t2|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t2|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t2|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t2|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t2|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t2|Add1~17 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t2|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N54
cyclonev_lcell_comb \Ram|ram_Out[1][2]~feeder (
// Equation(s):
// \Ram|ram_Out[1][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[1][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[1][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[1][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[1][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N56
dffeas \Ram|ram_Out[1][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[1][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[1][2]~q ) ) + ( \VGA_Controller|syncPantalla|t2|Add1~19  ) + ( \VGA_Controller|syncPantalla|t2|Add1~18  ))
// \VGA_Controller|syncPantalla|t2|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[1][2]~q ) ) + ( \VGA_Controller|syncPantalla|t2|Add1~19  ) + ( \VGA_Controller|syncPantalla|t2|Add1~18  ))
// \VGA_Controller|syncPantalla|t2|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[1][2]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datad(!\Ram|ram_Out[1][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t2|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t2|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t2|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t2|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t2|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t2|Add1~21 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA_Controller|syncPantalla|t2|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y76_N38
dffeas \Ram|ram_Out[1][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2635_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[1][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[1][3]~q ) ) + ( \VGA_Controller|syncPantalla|t2|Add1~23  ) + ( \VGA_Controller|syncPantalla|t2|Add1~22  ))
// \VGA_Controller|syncPantalla|t2|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[1][3]~q ) ) + ( \VGA_Controller|syncPantalla|t2|Add1~23  ) + ( \VGA_Controller|syncPantalla|t2|Add1~22  ))
// \VGA_Controller|syncPantalla|t2|Add1~27  = SHARE((\Ram|ram_Out[1][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[1][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t2|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t2|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t2|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t2|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t2|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t2|Add1~25 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t2|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y76_N23
dffeas \Ram|ram_Out[1][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2639_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[1][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[1][4]~q ) ) + ( \VGA_Controller|syncPantalla|t2|Add1~27  ) + ( \VGA_Controller|syncPantalla|t2|Add1~26  ))
// \VGA_Controller|syncPantalla|t2|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[1][4]~q ) ) + ( \VGA_Controller|syncPantalla|t2|Add1~27  ) + ( \VGA_Controller|syncPantalla|t2|Add1~26  ))
// \VGA_Controller|syncPantalla|t2|Add1~31  = SHARE((\Ram|ram_Out[1][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datad(!\Ram|ram_Out[1][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t2|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t2|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t2|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t2|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t2|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t2|Add1~29 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t2|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y76_N17
dffeas \Ram|ram_Out[1][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2643_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[1][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[1][5]~q ) ) + ( \VGA_Controller|syncPantalla|t2|Add1~31  ) + ( \VGA_Controller|syncPantalla|t2|Add1~30  ))
// \VGA_Controller|syncPantalla|t2|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[1][5]~q ) ) + ( \VGA_Controller|syncPantalla|t2|Add1~31  ) + ( \VGA_Controller|syncPantalla|t2|Add1~30  ))
// \VGA_Controller|syncPantalla|t2|Add1~35  = SHARE((\Ram|ram_Out[1][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datab(gnd),
	.datac(!\Ram|ram_Out[1][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t2|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t2|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t2|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t2|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t2|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t2|Add1~33 .lut_mask = 64'h00005F5F0000A5A5;
defparam \VGA_Controller|syncPantalla|t2|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y76_N29
dffeas \Ram|ram_Out[1][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2645_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[1][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|Add1~37_sumout  = SUM(( !\Ram|ram_Out[1][6]~q  ) + ( \VGA_Controller|syncPantalla|t2|Add1~35  ) + ( \VGA_Controller|syncPantalla|t2|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[1][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t2|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t2|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t2|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t2|Add1~37 .lut_mask = 64'h000000000000FF00;
defparam \VGA_Controller|syncPantalla|t2|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X41_Y76_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t2|Add1~37_sumout ,\VGA_Controller|syncPantalla|t2|Add1~33_sumout ,\VGA_Controller|syncPantalla|t2|Add1~29_sumout ,\VGA_Controller|syncPantalla|t2|Add1~25_sumout ,\VGA_Controller|syncPantalla|t2|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t2|Add1~17_sumout ,\VGA_Controller|syncPantalla|t2|Add1~13_sumout ,\VGA_Controller|syncPantalla|t2|Add1~9_sumout ,\VGA_Controller|syncPantalla|t2|Add1~5_sumout ,\VGA_Controller|syncPantalla|t2|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007B18C30C200000000000000000000D380000000708421004213800000001084210042108000000000842138421000000000F6186163C0000000780076318C63000000000000CB0C233320000000000067F7BCE720000000000011999CE720000000000076318C63000000000000118C631BC6308000000076006661C00000000000F318C63B40000000080076318C61C0000000798C7318C63340000000000076318C61C000000000006318C633400000000000DEF7BDFF80000000000030842108421180000000E318E7318C670000198C0000000000000000000030842108C01080000000E318C6398C6700003B0076318C61C00000000000F318C67";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "98C618000000076318F61C0000000000076318C30C0008000000076318C61C000000000007318C631CC670000000076318701C000000000000000000000008C6003E0000000000000000000000000000000C30C200000300000000001800000000000233B988000000000318C6318C63180000000FE72C30810CFC00000003084211999CE40000000CE586108CCCE40000000633FBDE739CE4000000011999CE739CE4000000076318C6318C6000000003084210853DFC00000007630001998C380000000E318C6398C678000000076B58C6318C380000000F318C6398C678000000076318C6318C380000000C6318C6BDEE600000000CE739CEFFFEE4000000";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F318C6318C6780000000E318C7398C67000000007631800000008000000030842108421180000000C6318C7B18C60000000033318D63186180000000F318C6398C6780000000F318C6398C6780000000F318C6318C678000000033318C63186180000000F318C6398C6780000000C6318F630C30800000007635AD6B18C3800000001080210818C380000000618400004660000000000000E001C000000000000004661840000000000030840000420000000000008400004200000000007000003B18C38000000076318C3B18C380000000318C610000C78000000076318C7B1861800000007600007B18C78000000010000F618610000000007600001800C";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "380000000F630C30800C380000000708421084E30800000007631CF6B18C380000000861861000000000000001080000000000000000000000700000000000006108400000000000000000004270840000000000000186F9980000000000030800000001180000000008C6318C61000000000000000000C318C00000076318D38CC6180000000861861031800000000427620003B18C384200000633CC633CC60000000000000000004631800000010802108C6308000000000000000000000000000008C673BDE000000000007BCE718C200000000000008CFB0800000000000003D8C60000000000000000CCF30C0000000000000040F00400000000000119";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C2108421080000000108421084E3080000006708CE1084E3080000000F7BDE00000000000000EC00CCC6186661C00000018C631BF7BDBC00000006300C6318C6300000000008CE1084E308000000000002378C200000000008639EF7BDEE62000000010B66E9B621000000018E75AD6B5AF6BC0000000E79C6318C739C0000000109C23318C618000000076318C38C200800FFFFFFE677BCF3FFFFFF0000001988430C000000FFFFFFFFB9CF7FFFFFFF00000000463080000000000003084EFFDC610000000003085DEF4C61000000000008CEF38C20000000000119DEF7BCC000000000077FFDCFFFBFB8000000074633BC6358B80000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y77_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t2|Add1~37_sumout ,\VGA_Controller|syncPantalla|t2|Add1~33_sumout ,\VGA_Controller|syncPantalla|t2|Add1~29_sumout ,\VGA_Controller|syncPantalla|t2|Add1~25_sumout ,\VGA_Controller|syncPantalla|t2|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t2|Add1~17_sumout ,\VGA_Controller|syncPantalla|t2|Add1~13_sumout ,\VGA_Controller|syncPantalla|t2|Add1~9_sumout ,\VGA_Controller|syncPantalla|t2|Add1~5_sumout ,\VGA_Controller|syncPantalla|t2|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t2|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000001C63198800000000000000000000030C00000000108421C84200000000021084200842100000000390842008421C000000038C00218E000000010C338C6318C60000000000008CC430C20000000000019CA508420000000000021861084200000000000198C6318C0000000000030C00000C0000000000030CC400CC000000000000000018CC00000001CC6318C631860000000000030C6318CC0000000000030C6318CC0000000000018C6318CC00000000000294A529C6000000000003108421084210000000018CC421860000000186318C6318CE018C00000003108421080210000000018C6318CC000000010C6318C63186000000000000000000";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "002310000000030C0038CC00000000000198C6318C6318000000030C0000CC0000000000030C63198800000000000198C6318800000000000000000000001000000E00000000000000000000000000000001988000000318C6318C6318000000008CE62000000000000003000000000018000000038400010C309C00000003108421861084000000008466210C3084000000018CE52842108400000002186108421084000000030C6318C6318C0000000310842108429C000000030C6331003198000000018C633186319800000E631C6318C6319800000000000001863198000000030C6318C63198000000018C6339CE318C000000008421094E7184000000";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "038C2000000000000000018C66210C318C0000000218C6318C631C00000003108421084218000000018C6319C6318C000000028C63380011980000000000002108119C000000038C202108119C00000002186318C63310000000030C2000001198000000030C6319863198000000018C6338C662000000000300C739C63198000000021004210C319800000000008619880000000000000007000E000000000001988000086180000000001080000840000000000010800008400000000002186319C63198000000030C63198631980000000000002186319C000000030C6319800010000000030C631980001C0000000398C6398C6318000000030C63198631";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "98000000038C00010C319800000003908421084210000000030C6319CE31980000000000002186100000000002100000000000000000000000380000000000000210800000000000000000008439080000000000000066398600000000000010C6318C620000000003100000000218000000000000000000000000000198C630C86310000000018C0021861000000008430C63198011988400000318E6318E63000000000000000000218C600000021004210C631000000000000000000000000000000084318E7000000000001CE63108000000000000004338C400000000000000E00000000000000000000038000000000000000086398800000000000218";
defparam \VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "E421084210000000021084210873100000000390C721087310000000039CE70000000000000061988618CC400CC000000294A5294A529C000000018C0318C6318C0000000010C721087310000000008CE739CE738C20000000000021C800000000000210A6198A4200000000018C610842709C0000000000000000709C0000000210E430C631980000000218C63102539C0039CE7384863102739CE7000000186108CC00000039CE739C6108CE739CE700000000863100000000000003108739CE620000000003108318CC6200000000000086398800000000000010C739CE6000000000039CE309CE539C0000000380043000201C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N45
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  & 
// (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) # (\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))) ) ) # 
// ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # (\VGA_Controller|syncPantalla|X0 
// [0] & ((((\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [0]),
	.datab(!\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datag(!\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t2|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t2|Mux0~4 .lut_mask = 64'h1B550A551B555F55;
defparam \VGA_Controller|syncPantalla|t2|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t2|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// ((!\VGA_Controller|syncPantalla|t2|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\VGA_Controller|syncPantalla|t2|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t2|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t2|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|t2|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t2|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t2|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t2|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t2|Mux0~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \VGA_Controller|syncPantalla|t2|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y76_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t2|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t2|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t2|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t9|pixel~0_combout  & ( (\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0 [8] & 
// \VGA_Controller|syncPantalla|t2|pixel~0_combout )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [8]),
	.datac(!\VGA_Controller|syncPantalla|t2|pixel~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t2|Mux0~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t2|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t2|pixel~1 .lut_mask = 64'h0000000000000404;
defparam \VGA_Controller|syncPantalla|t2|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y76_N49
dffeas \VGA_Controller|syncPantalla|t2|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t2|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t2|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t2|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t2|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t5|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t5|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|always2~3_combout  & ( (!\VGA_Controller|syncPantalla|X0 [3] & (!\VGA_Controller|syncPantalla|X0 [5] & 
// \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q )) ) ) ) # ( \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|always2~3_combout  & ( (\VGA_Controller|syncPantalla|X0 [3] & (!\VGA_Controller|syncPantalla|X0 [5] & 
// \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|X0 [3]),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|always2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t5|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t5|pixel~0 .lut_mask = 64'h00000030000000C0;
defparam \VGA_Controller|syncPantalla|t5|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t5|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t5|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t5|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t5|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t5|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t5|Add1~42 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t5|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t5|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t5|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t5|Add1~43  ) + ( \VGA_Controller|syncPantalla|t5|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t5|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t5|Add1~43  ) + ( \VGA_Controller|syncPantalla|t5|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t5|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t5|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t5|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t5|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t5|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t5|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t5|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t5|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t5|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t5|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t5|Add1~3  ) + ( \VGA_Controller|syncPantalla|t5|Add1~2  ))
// \VGA_Controller|syncPantalla|t5|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t5|Add1~3  ) + ( \VGA_Controller|syncPantalla|t5|Add1~2  ))
// \VGA_Controller|syncPantalla|t5|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t5|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t5|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t5|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t5|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t5|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t5|Add1~5 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t5|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t5|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t5|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t5|Add1~7  ) + ( \VGA_Controller|syncPantalla|t5|Add1~6  ))
// \VGA_Controller|syncPantalla|t5|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t5|Add1~7  ) + ( \VGA_Controller|syncPantalla|t5|Add1~6  ))
// \VGA_Controller|syncPantalla|t5|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t5|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t5|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t5|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t5|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t5|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t5|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t5|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N54
cyclonev_lcell_comb \Ram|ram_Out[4][0]~feeder (
// Equation(s):
// \Ram|ram_Out[4][0]~feeder_combout  = ( \Ram|ram~2625_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2625_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[4][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[4][0]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[4][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[4][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N33
cyclonev_lcell_comb \Ram|Decoder0~32 (
// Equation(s):
// \Ram|Decoder0~32_combout  = ( \Ram|Add0~17_sumout  & ( (!\Ram|Add0~21_sumout  & (!\Ram|Add0~13_sumout  & !\Ram|Add0~25_sumout )) ) )

	.dataa(!\Ram|Add0~21_sumout ),
	.datab(!\Ram|Add0~13_sumout ),
	.datac(gnd),
	.datad(!\Ram|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\Ram|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~32 .extended_lut = "off";
defparam \Ram|Decoder0~32 .lut_mask = 64'h0000000088008800;
defparam \Ram|Decoder0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N3
cyclonev_lcell_comb \Ram|Decoder0~33 (
// Equation(s):
// \Ram|Decoder0~33_combout  = ( !\Ram|Add0~9_sumout  & ( \Ram|Decoder0~32_combout  & ( (!\Ram|Add0~1_sumout  & (!\Ram|Add0~33_sumout  & (!\Ram|Add0~29_sumout  & !\Ram|Add0~5_sumout ))) ) ) )

	.dataa(!\Ram|Add0~1_sumout ),
	.datab(!\Ram|Add0~33_sumout ),
	.datac(!\Ram|Add0~29_sumout ),
	.datad(!\Ram|Add0~5_sumout ),
	.datae(!\Ram|Add0~9_sumout ),
	.dataf(!\Ram|Decoder0~32_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~33 .extended_lut = "off";
defparam \Ram|Decoder0~33 .lut_mask = 64'h0000000080000000;
defparam \Ram|Decoder0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N56
dffeas \Ram|ram_Out[4][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[4][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[4][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[4][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t5|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t5|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[4][0]~q ) ) + ( \VGA_Controller|syncPantalla|t5|Add1~11  ) + ( \VGA_Controller|syncPantalla|t5|Add1~10  ))
// \VGA_Controller|syncPantalla|t5|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[4][0]~q ) ) + ( \VGA_Controller|syncPantalla|t5|Add1~11  ) + ( \VGA_Controller|syncPantalla|t5|Add1~10  ))
// \VGA_Controller|syncPantalla|t5|Add1~15  = SHARE((\Ram|ram_Out[4][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datad(!\Ram|ram_Out[4][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t5|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t5|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t5|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t5|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t5|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t5|Add1~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t5|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N42
cyclonev_lcell_comb \Ram|ram_Out[4][1]~feeder (
// Equation(s):
// \Ram|ram_Out[4][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[4][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[4][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[4][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[4][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N44
dffeas \Ram|ram_Out[4][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[4][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[4][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[4][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t5|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t5|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[4][1]~q ) ) + ( \VGA_Controller|syncPantalla|t5|Add1~15  ) + ( \VGA_Controller|syncPantalla|t5|Add1~14  ))
// \VGA_Controller|syncPantalla|t5|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[4][1]~q ) ) + ( \VGA_Controller|syncPantalla|t5|Add1~15  ) + ( \VGA_Controller|syncPantalla|t5|Add1~14  ))
// \VGA_Controller|syncPantalla|t5|Add1~19  = SHARE((\Ram|ram_Out[4][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datac(!\Ram|ram_Out[4][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t5|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t5|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t5|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t5|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t5|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t5|Add1~17 .lut_mask = 64'h00003F3F0000C3C3;
defparam \VGA_Controller|syncPantalla|t5|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N36
cyclonev_lcell_comb \Ram|ram_Out[4][2]~feeder (
// Equation(s):
// \Ram|ram_Out[4][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[4][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[4][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[4][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[4][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N38
dffeas \Ram|ram_Out[4][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[4][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[4][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[4][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t5|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t5|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[4][2]~q ) ) + ( \VGA_Controller|syncPantalla|t5|Add1~19  ) + ( \VGA_Controller|syncPantalla|t5|Add1~18  ))
// \VGA_Controller|syncPantalla|t5|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[4][2]~q ) ) + ( \VGA_Controller|syncPantalla|t5|Add1~19  ) + ( \VGA_Controller|syncPantalla|t5|Add1~18  ))
// \VGA_Controller|syncPantalla|t5|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[4][2]~q ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[4][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t5|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t5|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t5|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t5|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t5|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t5|Add1~21 .lut_mask = 64'h00000033000033CC;
defparam \VGA_Controller|syncPantalla|t5|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N51
cyclonev_lcell_comb \Ram|ram_Out[4][3]~feeder (
// Equation(s):
// \Ram|ram_Out[4][3]~feeder_combout  = ( \Ram|ram~2635_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[4][3]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[4][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N52
dffeas \Ram|ram_Out[4][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[4][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[4][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t5|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t5|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[7]~DUPLICATE_q  $ (\Ram|ram_Out[4][3]~q ) ) + ( \VGA_Controller|syncPantalla|t5|Add1~23  ) + ( \VGA_Controller|syncPantalla|t5|Add1~22  ))
// \VGA_Controller|syncPantalla|t5|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0[7]~DUPLICATE_q  $ (\Ram|ram_Out[4][3]~q ) ) + ( \VGA_Controller|syncPantalla|t5|Add1~23  ) + ( \VGA_Controller|syncPantalla|t5|Add1~22  ))
// \VGA_Controller|syncPantalla|t5|Add1~27  = SHARE((\Ram|ram_Out[4][3]~q ) # (\VGA_Controller|syncPantalla|Y0[7]~DUPLICATE_q ))

	.dataa(!\VGA_Controller|syncPantalla|Y0[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[4][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t5|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t5|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t5|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t5|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t5|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t5|Add1~25 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t5|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X25_Y71_N50
dffeas \Ram|ram_Out[4][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2639_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[4][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[4][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t5|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t5|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[4][4]~q ) ) + ( \VGA_Controller|syncPantalla|t5|Add1~27  ) + ( \VGA_Controller|syncPantalla|t5|Add1~26  ))
// \VGA_Controller|syncPantalla|t5|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[4][4]~q ) ) + ( \VGA_Controller|syncPantalla|t5|Add1~27  ) + ( \VGA_Controller|syncPantalla|t5|Add1~26  ))
// \VGA_Controller|syncPantalla|t5|Add1~31  = SHARE((\Ram|ram_Out[4][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datab(gnd),
	.datac(!\Ram|ram_Out[4][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t5|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t5|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t5|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t5|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t5|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t5|Add1~29 .lut_mask = 64'h00005F5F0000A5A5;
defparam \VGA_Controller|syncPantalla|t5|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N45
cyclonev_lcell_comb \Ram|ram_Out[4][5]~feeder (
// Equation(s):
// \Ram|ram_Out[4][5]~feeder_combout  = ( \Ram|ram~2643_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[4][5]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[4][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N47
dffeas \Ram|ram_Out[4][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[4][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[4][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t5|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t5|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[4][5]~q ) ) + ( \VGA_Controller|syncPantalla|t5|Add1~31  ) + ( \VGA_Controller|syncPantalla|t5|Add1~30  ))
// \VGA_Controller|syncPantalla|t5|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[4][5]~q ) ) + ( \VGA_Controller|syncPantalla|t5|Add1~31  ) + ( \VGA_Controller|syncPantalla|t5|Add1~30  ))
// \VGA_Controller|syncPantalla|t5|Add1~35  = SHARE((\Ram|ram_Out[4][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[4][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t5|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t5|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t5|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t5|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t5|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t5|Add1~33 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t5|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N39
cyclonev_lcell_comb \Ram|ram_Out[4][6]~feeder (
// Equation(s):
// \Ram|ram_Out[4][6]~feeder_combout  = ( \Ram|ram~2645_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2645_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[4][6]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[4][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y71_N41
dffeas \Ram|ram_Out[4][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[4][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[4][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y71_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t5|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t5|Add1~37_sumout  = SUM(( !\Ram|ram_Out[4][6]~q  ) + ( \VGA_Controller|syncPantalla|t5|Add1~35  ) + ( \VGA_Controller|syncPantalla|t5|Add1~34  ))

	.dataa(gnd),
	.datab(!\Ram|ram_Out[4][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t5|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t5|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t5|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t5|Add1~37 .lut_mask = 64'h000000000000CCCC;
defparam \VGA_Controller|syncPantalla|t5|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X26_Y71_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t5|Add1~37_sumout ,\VGA_Controller|syncPantalla|t5|Add1~33_sumout ,\VGA_Controller|syncPantalla|t5|Add1~29_sumout ,\VGA_Controller|syncPantalla|t5|Add1~25_sumout ,\VGA_Controller|syncPantalla|t5|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t5|Add1~17_sumout ,\VGA_Controller|syncPantalla|t5|Add1~13_sumout ,\VGA_Controller|syncPantalla|t5|Add1~9_sumout ,\VGA_Controller|syncPantalla|t5|Add1~5_sumout ,\VGA_Controller|syncPantalla|t5|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t5|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y72_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t5|Add1~37_sumout ,\VGA_Controller|syncPantalla|t5|Add1~33_sumout ,\VGA_Controller|syncPantalla|t5|Add1~29_sumout ,\VGA_Controller|syncPantalla|t5|Add1~25_sumout ,\VGA_Controller|syncPantalla|t5|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t5|Add1~17_sumout ,\VGA_Controller|syncPantalla|t5|Add1~13_sumout ,\VGA_Controller|syncPantalla|t5|Add1~9_sumout ,\VGA_Controller|syncPantalla|t5|Add1~5_sumout ,\VGA_Controller|syncPantalla|t5|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t5|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t5|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t5|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (!\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) 
// # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) # (\VGA_Controller|syncPantalla|X0 [2]))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] 
// & (!\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|X0 [0] & 
// ((((\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\VGA_Controller|syncPantalla|X0 [2]))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [0]),
	.datab(!\VGA_Controller|syncPantalla|X0 [2]),
	.datac(!\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t5|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t5|Mux0~4 .lut_mask = 64'h1919195D5D5D195D;
defparam \VGA_Controller|syncPantalla|t5|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t5|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t5|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0 [2] & (((\VGA_Controller|syncPantalla|t5|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|X0 [2] & 
// ((!\VGA_Controller|syncPantalla|t5|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|t5|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0 [2] & (((\VGA_Controller|syncPantalla|t5|Mux0~4_combout )))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|t5|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|t5|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|X0 [2]),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t5|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t5|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t5|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t5|Mux0~0 .lut_mask = 64'h000F000FFF33FF55;
defparam \VGA_Controller|syncPantalla|t5|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y72_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t5|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t5|pixel~1_combout  = ( \VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|t5|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t9|pixel~0_combout  & 
// (\VGA_Controller|syncPantalla|t5|pixel~0_combout  & !\VGA_Controller|syncPantalla|X0 [8])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t5|pixel~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|X0 [8]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|t5|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t5|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t5|pixel~1 .lut_mask = 64'h0000000000001010;
defparam \VGA_Controller|syncPantalla|t5|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y72_N1
dffeas \VGA_Controller|syncPantalla|t5|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t5|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t5|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t5|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t5|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t4|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t4|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t4|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t4|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t4|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t4|Add1~42 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t4|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t4|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t4|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t4|Add1~43  ) + ( \VGA_Controller|syncPantalla|t4|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t4|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t4|Add1~43  ) + ( \VGA_Controller|syncPantalla|t4|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t4|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t4|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t4|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t4|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t4|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t4|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t4|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t4|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t4|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t4|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t4|Add1~3  ) + ( \VGA_Controller|syncPantalla|t4|Add1~2  ))
// \VGA_Controller|syncPantalla|t4|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t4|Add1~3  ) + ( \VGA_Controller|syncPantalla|t4|Add1~2  ))
// \VGA_Controller|syncPantalla|t4|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t4|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t4|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t4|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t4|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t4|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t4|Add1~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t4|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t4|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t4|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t4|Add1~7  ) + ( \VGA_Controller|syncPantalla|t4|Add1~6  ))
// \VGA_Controller|syncPantalla|t4|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t4|Add1~7  ) + ( \VGA_Controller|syncPantalla|t4|Add1~6  ))
// \VGA_Controller|syncPantalla|t4|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t4|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t4|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t4|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t4|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t4|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t4|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t4|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N57
cyclonev_lcell_comb \Ram|Decoder0~30 (
// Equation(s):
// \Ram|Decoder0~30_combout  = ( !\Ram|Add0~21_sumout  & ( !\Ram|Add0~13_sumout  & ( \Ram|Add0~25_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|Add0~25_sumout ),
	.datad(gnd),
	.datae(!\Ram|Add0~21_sumout ),
	.dataf(!\Ram|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~30 .extended_lut = "off";
defparam \Ram|Decoder0~30 .lut_mask = 64'h0F0F000000000000;
defparam \Ram|Decoder0~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N51
cyclonev_lcell_comb \Ram|Decoder0~31 (
// Equation(s):
// \Ram|Decoder0~31_combout  = ( \Ram|ram~2646_combout  & ( \Ram|Decoder0~30_combout  & ( (!\Ram|Add0~9_sumout  & (!\Ram|Add0~5_sumout  & (!\Ram|Add0~33_sumout  & !\Ram|Add0~1_sumout ))) ) ) )

	.dataa(!\Ram|Add0~9_sumout ),
	.datab(!\Ram|Add0~5_sumout ),
	.datac(!\Ram|Add0~33_sumout ),
	.datad(!\Ram|Add0~1_sumout ),
	.datae(!\Ram|ram~2646_combout ),
	.dataf(!\Ram|Decoder0~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~31 .extended_lut = "off";
defparam \Ram|Decoder0~31 .lut_mask = 64'h0000000000008000;
defparam \Ram|Decoder0~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y71_N56
dffeas \Ram|ram_Out[3][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2625_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[3][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[3][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t4|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t4|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[3][0]~q ) ) + ( \VGA_Controller|syncPantalla|t4|Add1~11  ) + ( \VGA_Controller|syncPantalla|t4|Add1~10  ))
// \VGA_Controller|syncPantalla|t4|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[3][0]~q ) ) + ( \VGA_Controller|syncPantalla|t4|Add1~11  ) + ( \VGA_Controller|syncPantalla|t4|Add1~10  ))
// \VGA_Controller|syncPantalla|t4|Add1~15  = SHARE((\Ram|ram_Out[3][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datad(!\Ram|ram_Out[3][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t4|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t4|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t4|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t4|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t4|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t4|Add1~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t4|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N42
cyclonev_lcell_comb \Ram|ram_Out[3][1]~feeder (
// Equation(s):
// \Ram|ram_Out[3][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[3][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[3][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[3][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[3][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y71_N44
dffeas \Ram|ram_Out[3][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[3][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[3][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t4|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t4|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[3][1]~q ) ) + ( \VGA_Controller|syncPantalla|t4|Add1~15  ) + ( \VGA_Controller|syncPantalla|t4|Add1~14  ))
// \VGA_Controller|syncPantalla|t4|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[3][1]~q ) ) + ( \VGA_Controller|syncPantalla|t4|Add1~15  ) + ( \VGA_Controller|syncPantalla|t4|Add1~14  ))
// \VGA_Controller|syncPantalla|t4|Add1~19  = SHARE((\Ram|ram_Out[3][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datab(gnd),
	.datac(!\Ram|ram_Out[3][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t4|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t4|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t4|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t4|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t4|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t4|Add1~17 .lut_mask = 64'h00005F5F0000A5A5;
defparam \VGA_Controller|syncPantalla|t4|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X15_Y71_N50
dffeas \Ram|ram_Out[3][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2633_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[3][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[3][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t4|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t4|Add1~21_sumout  = SUM(( !\Ram|ram_Out[3][2]~q  $ (!\VGA_Controller|syncPantalla|Y0 [6]) ) + ( \VGA_Controller|syncPantalla|t4|Add1~19  ) + ( \VGA_Controller|syncPantalla|t4|Add1~18  ))
// \VGA_Controller|syncPantalla|t4|Add1~22  = CARRY(( !\Ram|ram_Out[3][2]~q  $ (!\VGA_Controller|syncPantalla|Y0 [6]) ) + ( \VGA_Controller|syncPantalla|t4|Add1~19  ) + ( \VGA_Controller|syncPantalla|t4|Add1~18  ))
// \VGA_Controller|syncPantalla|t4|Add1~23  = SHARE((\Ram|ram_Out[3][2]~q  & \VGA_Controller|syncPantalla|Y0 [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[3][2]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t4|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t4|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t4|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t4|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t4|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t4|Add1~21 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA_Controller|syncPantalla|t4|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N39
cyclonev_lcell_comb \Ram|ram_Out[3][3]~feeder (
// Equation(s):
// \Ram|ram_Out[3][3]~feeder_combout  = ( \Ram|ram~2635_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[3][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[3][3]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[3][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[3][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y71_N41
dffeas \Ram|ram_Out[3][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[3][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[3][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[3][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t4|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t4|Add1~25_sumout  = SUM(( !\Ram|ram_Out[3][3]~q  $ (\VGA_Controller|syncPantalla|Y0[7]~DUPLICATE_q ) ) + ( \VGA_Controller|syncPantalla|t4|Add1~23  ) + ( \VGA_Controller|syncPantalla|t4|Add1~22  ))
// \VGA_Controller|syncPantalla|t4|Add1~26  = CARRY(( !\Ram|ram_Out[3][3]~q  $ (\VGA_Controller|syncPantalla|Y0[7]~DUPLICATE_q ) ) + ( \VGA_Controller|syncPantalla|t4|Add1~23  ) + ( \VGA_Controller|syncPantalla|t4|Add1~22  ))
// \VGA_Controller|syncPantalla|t4|Add1~27  = SHARE((\VGA_Controller|syncPantalla|Y0[7]~DUPLICATE_q ) # (\Ram|ram_Out[3][3]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[3][3]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t4|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t4|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t4|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t4|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t4|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t4|Add1~25 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t4|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N36
cyclonev_lcell_comb \Ram|ram_Out[3][4]~feeder (
// Equation(s):
// \Ram|ram_Out[3][4]~feeder_combout  = ( \Ram|ram~2639_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[3][4]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[3][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y71_N38
dffeas \Ram|ram_Out[3][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[3][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[3][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t4|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t4|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[3][4]~q ) ) + ( \VGA_Controller|syncPantalla|t4|Add1~27  ) + ( \VGA_Controller|syncPantalla|t4|Add1~26  ))
// \VGA_Controller|syncPantalla|t4|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[3][4]~q ) ) + ( \VGA_Controller|syncPantalla|t4|Add1~27  ) + ( \VGA_Controller|syncPantalla|t4|Add1~26  ))
// \VGA_Controller|syncPantalla|t4|Add1~31  = SHARE((\Ram|ram_Out[3][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datad(!\Ram|ram_Out[3][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t4|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t4|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t4|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t4|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t4|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t4|Add1~29 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t4|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N45
cyclonev_lcell_comb \Ram|ram_Out[3][5]~feeder (
// Equation(s):
// \Ram|ram_Out[3][5]~feeder_combout  = ( \Ram|ram~2643_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[3][5]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[3][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y71_N47
dffeas \Ram|ram_Out[3][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[3][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[3][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t4|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t4|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[3][5]~q ) ) + ( \VGA_Controller|syncPantalla|t4|Add1~31  ) + ( \VGA_Controller|syncPantalla|t4|Add1~30  ))
// \VGA_Controller|syncPantalla|t4|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[3][5]~q ) ) + ( \VGA_Controller|syncPantalla|t4|Add1~31  ) + ( \VGA_Controller|syncPantalla|t4|Add1~30  ))
// \VGA_Controller|syncPantalla|t4|Add1~35  = SHARE((\Ram|ram_Out[3][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datad(!\Ram|ram_Out[3][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t4|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t4|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t4|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t4|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t4|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t4|Add1~33 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t4|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X15_Y71_N59
dffeas \Ram|ram_Out[3][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2645_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[3][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[3][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y71_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t4|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t4|Add1~37_sumout  = SUM(( !\Ram|ram_Out[3][6]~q  ) + ( \VGA_Controller|syncPantalla|t4|Add1~35  ) + ( \VGA_Controller|syncPantalla|t4|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[3][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t4|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t4|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t4|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t4|Add1~37 .lut_mask = 64'h000000000000FF00;
defparam \VGA_Controller|syncPantalla|t4|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X14_Y72_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t4|Add1~37_sumout ,\VGA_Controller|syncPantalla|t4|Add1~33_sumout ,\VGA_Controller|syncPantalla|t4|Add1~29_sumout ,\VGA_Controller|syncPantalla|t4|Add1~25_sumout ,\VGA_Controller|syncPantalla|t4|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t4|Add1~17_sumout ,\VGA_Controller|syncPantalla|t4|Add1~13_sumout ,\VGA_Controller|syncPantalla|t4|Add1~9_sumout ,\VGA_Controller|syncPantalla|t4|Add1~5_sumout ,\VGA_Controller|syncPantalla|t4|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t4|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000078C63331000000000000000000000E58000000086318C3B18C400000000C6318C0318C60000000076318C4318C380000000F1810C33C00000006186F18C6318C0000000000019B98E1860000000000037F7B18C600000000000C70C318C600000000000B318C631800000000000E5A10843908400000000E199801B8000000000008000035B80000000798CE318C632C00000004000E18C631B800000000000E18C631B800000000000318C631B800000000000DEF7BDFCC00000000000E6318C6318C60000000031998C30C000000070C6318C6319C03180000000E6318C6300C600000000318C635980000000618CE318C632C000000000008000004";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "0046600000000E1800F1B800000000000B318C6338C6700000000E180001B800000000000E18C6333000000000000B318CE33000000000000000000000006210003E00000000000000000000000000000003331000000E318C6318C6700000000119DCC40000000000000E4210842108700000000F8C20861861FC0000000E6318C70C318C000000018CDCC638618C000000031BFBD8C6318C0000000C70C318C6318C0000000E18C6318C63180000000E6318C6319DFC0000000E18C6660063700000000318C6670C637000001CCE7AC6318C6370000000080000070C63700000000E18C6318C63700000000318C677BD6318000000018C631EFFF38C000000";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F1840000000400000000318CCC61863180000000C318C6318C6780000000E6318C6318C700000000318C6378C63180000000D18C6F0002370000000080000461023780000000F1840461023780000000C30C6318C66600000000E1840000023700000000E18C6370C63700000000318C6F18CCC400000000E039EF78C63700000000C6018C618637000000000430C3331000000000000001E003C00000000000333100430C30000000008630000318000000000006300003180000000000C30C6378C63700000000E18C6370C6370000000084210C30C63780000000E18C6370000600000000E18C6370000780000000F318CF319CE300000000E18C6370C63";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F1800861863700000000F6318C6318C600000000E18C6B79C6370000000000010C30C20000000000C600000000000000000000000F00000000000010C630000000000000000000318F63000000000000000DCFF0C000000000008618C6318CC4000000006621084210C30000000000000000008420000000B318CE5B0C660000000031810C30C20000000318E18C6370023731800000633CC633CC60000000000000000004318C000000C6018C639CE6000000000000000000000000000004318E73DE000000000007BDCE6310000000000000086F98800000000000003C000000000000000000200F020000000000000030CF33000000000000C73";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "D8C6318C600000000C6318C631EE600000010F639EC631EE600000000F7BDE00000000000001C3330C3199801B8000000DEF7BDEF7BDFC000000031806318C631800000000639EC631EE600000000119DEF7BDE718400000000010C7B100000000000C637C3F378C00000000031CE318C7F1FC0000000042108421F9FC0000000C63D8E18C63700000000C318C6625A77800FFFFFF8F3DEE47FFFFFF00000070C211B8000000FFFFFFFCE319FFFFFFFF000000031CE60000000000000E631EFFFDCC000000000E630739F9CC0000000000431CF731000000000008639EF7BCC0000000000F7FE71FFFBFF80000000F0439E84250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y71_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t4|Add1~37_sumout ,\VGA_Controller|syncPantalla|t4|Add1~33_sumout ,\VGA_Controller|syncPantalla|t4|Add1~29_sumout ,\VGA_Controller|syncPantalla|t4|Add1~25_sumout ,\VGA_Controller|syncPantalla|t4|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t4|Add1~17_sumout ,\VGA_Controller|syncPantalla|t4|Add1~13_sumout ,\VGA_Controller|syncPantalla|t4|Add1~9_sumout ,\VGA_Controller|syncPantalla|t4|Add1~5_sumout ,\VGA_Controller|syncPantalla|t4|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t4|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "0000001CC630C200000000000000000000030C0000000180000000000C0000000000000000000000000000000000C00000000000039861018E00000001C00198C6318C0000000000030C2008CC0000000000019CC6318C0000000000000466318C00000000000198C6318C0000000000000421084E108000000001980119860000000000038C6318CC00000000000198C6318600000001C6318C6318CC00000000000198C631860000000000018C6318CC00000000000318C631CE000000000000800000000004000000038C6318C6319C0000463000000000000000000000800000020000000000038C6318C6319C0000CC0198C631860000000000038C6319";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "C631840000000198C6398600000000000198C630C200000000000198C631860000000000018C6318C6319C0000000198C6180600000000000000000000000021000E000000000000000000000000000000030C2000000080000000000400000000000008CE6200000000008421084210840000000398C30800431C0000000080000046631800000003186100023318000000018CE6318C6318000000000466318C63180000000198C6318C63180000000080000000431C0000000198C00046630C000000038C6318C6319C0000000198C6318C630C000000038C6318C6319C0000000198C6318C630C0000000318C6318E73980000000318C6318E7398000000";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "038C6318C6319C000000038C6318C6319C0000000198C600000000000000008000000000040000000318C631CC6318000000008CC6318C6184000000038C6318C6319C000000038C6318C6319C000000038C6318C6319C000000008CC6318C6184000000038C6318C6319C0000000318C6398C30800000000198C6318C630C0000000000000000630C000000018400000011800000000000030006000000000000000118400000000000008000000000000000000000000000000000000001800000CC630C0000000198C630CC630C0000000084210000031C0000000198C631CC618400000001980001CC631C00000000000039861000000000019800004003";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "0C0000000398C30800030C000000018000000030800000000198C7398C630C0000000218610000000000000000000000000000000000000000180000000000001000000000000000000000000018000000000000000061384600000000000080000000000400000000002108421000000000000000000030842000000198C630C23184000000021861000C600000000001988000CC630C000000018CE318CE31800000000000000000118C600000000000000210800000000000000000000000000000002118CE7000000000001CE31842000000000000002338C200000000000000E63180000000000000002338C20000000000000000380000000000000004";
defparam \VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "60000000000000000000000000308000000011802300003080000000039CE7000000000000003300233186119860000000000000CC630C000000018C0318C6318C0000000000230000308000000000000009C200000000000218E739CE73988000000000C1384C0000000000639C6318C6318C000000039C610842108400000000006008C631840000000198C630C200000039CE739885290C739CE7000000046210C200000039CE739CE631CE739CE700000000010800000000000000800339C6100000000000800739C2100000000000002338C2000000000000046739CE3000000000019CE731CE638C0000000190842908520C0000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X15_Y69_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t4|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t4|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0 [0] & 
// (\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0 [0])) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0 [0] & 
// (\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0 [0])) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0 [0]),
	.datac(!\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datag(!\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t4|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t4|Mux0~4 .lut_mask = 64'h1919193B3B3B193B;
defparam \VGA_Controller|syncPantalla|t4|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y69_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t4|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t4|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t4|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// (((!\VGA_Controller|syncPantalla|t4|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|t4|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t4|Mux0~4_combout ))))) 
// # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t4|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|t4|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t4|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t4|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t4|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t4|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \VGA_Controller|syncPantalla|t4|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N57
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|LessThan1~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|LessThan1~0_combout  = ( \VGA_Controller|syncPantalla|X0 [0] & ( \VGA_Controller|syncPantalla|X0 [2] ) ) # ( !\VGA_Controller|syncPantalla|X0 [0] & ( \VGA_Controller|syncPantalla|X0 [2] & ( \VGA_Controller|syncPantalla|X0 
// [1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|X0 [1]),
	.datae(!\VGA_Controller|syncPantalla|X0 [0]),
	.dataf(!\VGA_Controller|syncPantalla|X0 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t8|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|LessThan1~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t8|LessThan1~0 .lut_mask = 64'h0000000000FFFFFF;
defparam \VGA_Controller|syncPantalla|t8|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y70_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t4|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t4|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [4] & ( \VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0 [5] & 
// \VGA_Controller|syncPantalla|X0 [3])) ) ) ) # ( \VGA_Controller|syncPantalla|X0 [4] & ( !\VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0 [5] & 
// !\VGA_Controller|syncPantalla|X0 [3])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [5]),
	.datac(!\VGA_Controller|syncPantalla|X0 [3]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [4]),
	.dataf(!\VGA_Controller|syncPantalla|t8|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t4|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t4|pixel~0 .lut_mask = 64'h0000404004040000;
defparam \VGA_Controller|syncPantalla|t4|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y69_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t4|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t4|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t4|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t4|pixel~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [7] & (!\VGA_Controller|syncPantalla|X0 [8] & 
// \VGA_Controller|syncPantalla|t9|pixel~0_combout )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [7]),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [8]),
	.datad(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|t4|Mux0~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t4|pixel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t4|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t4|pixel~1 .lut_mask = 64'h0000000000000050;
defparam \VGA_Controller|syncPantalla|t4|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y69_N16
dffeas \VGA_Controller|syncPantalla|t4|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t4|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t4|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t4|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t4|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y73_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~9_combout  = ( !\VGA_Controller|syncPantalla|t5|pixel~q  & ( !\VGA_Controller|syncPantalla|t4|pixel~q  & ( (!\VGA_Controller|syncPantalla|t6|pixel~q  & (!\VGA_Controller|syncPantalla|t1|pixel~q  & 
// (!\VGA_Controller|syncPantalla|t3|pixel~q  & !\VGA_Controller|syncPantalla|t2|pixel~q ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t6|pixel~q ),
	.datab(!\VGA_Controller|syncPantalla|t1|pixel~q ),
	.datac(!\VGA_Controller|syncPantalla|t3|pixel~q ),
	.datad(!\VGA_Controller|syncPantalla|t2|pixel~q ),
	.datae(!\VGA_Controller|syncPantalla|t5|pixel~q ),
	.dataf(!\VGA_Controller|syncPantalla|t4|pixel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~9 .lut_mask = 64'h8000000000000000;
defparam \VGA_Controller|syncPantalla|always2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N54
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan2~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan2~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [0] & ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & (!\VGA_Controller|syncPantalla|X0 [4] & (!\VGA_Controller|syncPantalla|X0 [3] & 
// !\VGA_Controller|syncPantalla|X0 [5]))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [2]),
	.datab(!\VGA_Controller|syncPantalla|X0 [4]),
	.datac(!\VGA_Controller|syncPantalla|X0 [3]),
	.datad(!\VGA_Controller|syncPantalla|X0 [5]),
	.datae(!\VGA_Controller|syncPantalla|X0 [0]),
	.dataf(!\VGA_Controller|syncPantalla|X0 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan2~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan2~0 .lut_mask = 64'h8000000000000000;
defparam \VGA_Controller|syncPantalla|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t10|LessThan0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t10|LessThan0~0_combout  = ( \VGA_Controller|syncPantalla|Equal0~0_combout  & ( \VGA_Controller|syncPantalla|LessThan10~0_combout  & ( !\VGA_Controller|syncPantalla|X0 [4] ) ) ) # ( 
// \VGA_Controller|syncPantalla|Equal0~0_combout  & ( !\VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [4] & !\VGA_Controller|syncPantalla|X0 [3]) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|X0 [4]),
	.datac(!\VGA_Controller|syncPantalla|X0 [3]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|Equal0~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t10|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|LessThan0~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t10|LessThan0~0 .lut_mask = 64'h0000C0C00000CCCC;
defparam \VGA_Controller|syncPantalla|t10|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t30|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t30|pixel~0_combout  = ( \VGA_Controller|syncPantalla|t9|pixel~0_combout  & ( \VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|X0 [8] ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|X0 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t30|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t30|pixel~0 .lut_mask = 64'h0000000000003333;
defparam \VGA_Controller|syncPantalla|t30|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t22|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t22|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t22|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t22|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t22|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t22|Add1~42 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t22|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t22|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t22|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t22|Add1~43  ) + ( \VGA_Controller|syncPantalla|t22|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t22|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t22|Add1~43  ) + ( \VGA_Controller|syncPantalla|t22|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t22|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t22|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t22|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t22|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t22|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t22|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t22|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t22|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t22|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t22|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t22|Add1~3  ) + ( \VGA_Controller|syncPantalla|t22|Add1~2  ))
// \VGA_Controller|syncPantalla|t22|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t22|Add1~3  ) + ( \VGA_Controller|syncPantalla|t22|Add1~2  ))
// \VGA_Controller|syncPantalla|t22|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t22|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t22|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t22|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t22|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t22|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t22|Add1~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t22|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t22|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t22|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t22|Add1~7  ) + ( \VGA_Controller|syncPantalla|t22|Add1~6  ))
// \VGA_Controller|syncPantalla|t22|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t22|Add1~7  ) + ( \VGA_Controller|syncPantalla|t22|Add1~6  ))
// \VGA_Controller|syncPantalla|t22|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t22|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t22|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t22|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t22|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t22|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t22|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t22|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N57
cyclonev_lcell_comb \Ram|ram_Out[21][0]~feeder (
// Equation(s):
// \Ram|ram_Out[21][0]~feeder_combout  = ( \Ram|ram~2625_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2625_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[21][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[21][0]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[21][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[21][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N51
cyclonev_lcell_comb \Ram|Decoder0~13 (
// Equation(s):
// \Ram|Decoder0~13_combout  = ( \Ram|ram~2626_combout  & ( \Ram|Decoder0~11_combout  & ( (\Ram|Add0~25_sumout  & (!\Ram|Add0~29_sumout  & (!\Ram|Add0~33_sumout  & \Ram|Add0~13_sumout ))) ) ) )

	.dataa(!\Ram|Add0~25_sumout ),
	.datab(!\Ram|Add0~29_sumout ),
	.datac(!\Ram|Add0~33_sumout ),
	.datad(!\Ram|Add0~13_sumout ),
	.datae(!\Ram|ram~2626_combout ),
	.dataf(!\Ram|Decoder0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~13 .extended_lut = "off";
defparam \Ram|Decoder0~13 .lut_mask = 64'h0000000000000040;
defparam \Ram|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y67_N59
dffeas \Ram|ram_Out[21][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[21][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[21][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[21][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t22|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t22|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[21][0]~q ) ) + ( \VGA_Controller|syncPantalla|t22|Add1~11  ) + ( \VGA_Controller|syncPantalla|t22|Add1~10  ))
// \VGA_Controller|syncPantalla|t22|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[21][0]~q ) ) + ( \VGA_Controller|syncPantalla|t22|Add1~11  ) + ( \VGA_Controller|syncPantalla|t22|Add1~10  ))
// \VGA_Controller|syncPantalla|t22|Add1~15  = SHARE((\Ram|ram_Out[21][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Ram|ram_Out[21][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t22|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t22|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t22|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t22|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t22|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t22|Add1~13 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t22|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N45
cyclonev_lcell_comb \Ram|ram_Out[21][1]~feeder (
// Equation(s):
// \Ram|ram_Out[21][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[21][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[21][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[21][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[21][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y67_N47
dffeas \Ram|ram_Out[21][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[21][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[21][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[21][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t22|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t22|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[21][1]~q ) ) + ( \VGA_Controller|syncPantalla|t22|Add1~15  ) + ( \VGA_Controller|syncPantalla|t22|Add1~14  ))
// \VGA_Controller|syncPantalla|t22|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[21][1]~q ) ) + ( \VGA_Controller|syncPantalla|t22|Add1~15  ) + ( \VGA_Controller|syncPantalla|t22|Add1~14  ))
// \VGA_Controller|syncPantalla|t22|Add1~19  = SHARE((\Ram|ram_Out[21][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datad(!\Ram|ram_Out[21][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t22|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t22|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t22|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t22|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t22|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t22|Add1~17 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t22|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X48_Y67_N40
dffeas \Ram|ram_Out[21][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2633_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[21][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[21][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t22|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t22|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[21][2]~q ) ) + ( \VGA_Controller|syncPantalla|t22|Add1~19  ) + ( \VGA_Controller|syncPantalla|t22|Add1~18  ))
// \VGA_Controller|syncPantalla|t22|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[21][2]~q ) ) + ( \VGA_Controller|syncPantalla|t22|Add1~19  ) + ( \VGA_Controller|syncPantalla|t22|Add1~18  ))
// \VGA_Controller|syncPantalla|t22|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[21][2]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datad(!\Ram|ram_Out[21][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t22|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t22|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t22|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t22|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t22|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t22|Add1~21 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA_Controller|syncPantalla|t22|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X48_Y67_N49
dffeas \Ram|ram_Out[21][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2635_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[21][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[21][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t22|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t22|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[21][3]~q ) ) + ( \VGA_Controller|syncPantalla|t22|Add1~23  ) + ( \VGA_Controller|syncPantalla|t22|Add1~22  ))
// \VGA_Controller|syncPantalla|t22|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[21][3]~q ) ) + ( \VGA_Controller|syncPantalla|t22|Add1~23  ) + ( \VGA_Controller|syncPantalla|t22|Add1~22  ))
// \VGA_Controller|syncPantalla|t22|Add1~27  = SHARE((\Ram|ram_Out[21][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datad(!\Ram|ram_Out[21][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t22|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t22|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t22|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t22|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t22|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t22|Add1~25 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t22|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X48_Y67_N38
dffeas \Ram|ram_Out[21][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2639_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[21][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[21][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t22|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t22|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[21][4]~q ) ) + ( \VGA_Controller|syncPantalla|t22|Add1~27  ) + ( \VGA_Controller|syncPantalla|t22|Add1~26  ))
// \VGA_Controller|syncPantalla|t22|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[21][4]~q ) ) + ( \VGA_Controller|syncPantalla|t22|Add1~27  ) + ( \VGA_Controller|syncPantalla|t22|Add1~26  ))
// \VGA_Controller|syncPantalla|t22|Add1~31  = SHARE((\Ram|ram_Out[21][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datad(!\Ram|ram_Out[21][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t22|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t22|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t22|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t22|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t22|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t22|Add1~29 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t22|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N42
cyclonev_lcell_comb \Ram|ram_Out[21][5]~feeder (
// Equation(s):
// \Ram|ram_Out[21][5]~feeder_combout  = ( \Ram|ram~2643_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[21][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[21][5]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[21][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[21][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y67_N44
dffeas \Ram|ram_Out[21][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[21][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[21][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[21][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t22|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t22|Add1~33_sumout  = SUM(( !\Ram|ram_Out[21][5]~q  $ (\VGA_Controller|syncPantalla|Y0 [9]) ) + ( \VGA_Controller|syncPantalla|t22|Add1~31  ) + ( \VGA_Controller|syncPantalla|t22|Add1~30  ))
// \VGA_Controller|syncPantalla|t22|Add1~34  = CARRY(( !\Ram|ram_Out[21][5]~q  $ (\VGA_Controller|syncPantalla|Y0 [9]) ) + ( \VGA_Controller|syncPantalla|t22|Add1~31  ) + ( \VGA_Controller|syncPantalla|t22|Add1~30  ))
// \VGA_Controller|syncPantalla|t22|Add1~35  = SHARE((\VGA_Controller|syncPantalla|Y0 [9]) # (\Ram|ram_Out[21][5]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[21][5]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t22|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t22|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t22|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t22|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t22|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t22|Add1~33 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t22|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N54
cyclonev_lcell_comb \Ram|ram_Out[21][6]~feeder (
// Equation(s):
// \Ram|ram_Out[21][6]~feeder_combout  = ( \Ram|ram~2645_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2645_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[21][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[21][6]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[21][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[21][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y67_N56
dffeas \Ram|ram_Out[21][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[21][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[21][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[21][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y67_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t22|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t22|Add1~37_sumout  = SUM(( !\Ram|ram_Out[21][6]~q  ) + ( \VGA_Controller|syncPantalla|t22|Add1~35  ) + ( \VGA_Controller|syncPantalla|t22|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[21][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t22|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t22|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t22|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t22|Add1~37 .lut_mask = 64'h000000000000FF00;
defparam \VGA_Controller|syncPantalla|t22|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X49_Y67_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t22|Add1~37_sumout ,\VGA_Controller|syncPantalla|t22|Add1~33_sumout ,\VGA_Controller|syncPantalla|t22|Add1~29_sumout ,\VGA_Controller|syncPantalla|t22|Add1~25_sumout ,\VGA_Controller|syncPantalla|t22|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t22|Add1~17_sumout ,\VGA_Controller|syncPantalla|t22|Add1~13_sumout ,\VGA_Controller|syncPantalla|t22|Add1~9_sumout ,\VGA_Controller|syncPantalla|t22|Add1~5_sumout ,\VGA_Controller|syncPantalla|t22|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t22|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007B18C30C200000000000000000000D380000000708421004213800000001084210042108000000000842138421000000000F6186163C0000000780076318C63000000000000CB0C233320000000000067F7BCE720000000000011999CE720000000000076318C63000000000000118C631BC6308000000076006661C00000000000F318C63B40000000080076318C61C0000000798C7318C63340000000000076318C61C000000000006318C633400000000000DEF7BDFF80000000000030842108421180000000E318E7318C670000198C0000000000000000000030842108C01080000000E318C6398C6700003B0076318C61C00000000000F318C67";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "98C618000000076318F61C0000000000076318C30C0008000000076318C61C000000000007318C631CC670000000076318701C000000000000000000000008C6003E0000000000000000000000000000000C30C200000300000000001800000000000233B988000000000318C6318C63180000000FE72C30810CFC00000003084211999CE40000000CE586108CCCE40000000633FBDE739CE4000000011999CE739CE4000000076318C6318C6000000003084210853DFC00000007630001998C380000000E318C6398C678000000076B58C6318C380000000F318C6398C678000000076318C6318C380000000C6318C6BDEE600000000CE739CEFFFEE4000000";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F318C6318C6780000000E318C7398C67000000007631800000008000000030842108421180000000C6318C7B18C60000000033318D63186180000000F318C6398C6780000000F318C6398C6780000000F318C6318C678000000033318C63186180000000F318C6398C6780000000C6318F630C30800000007635AD6B18C3800000001080210818C380000000618400004660000000000000E001C000000000000004661840000000000030840000420000000000008400004200000000007000003B18C38000000076318C3B18C380000000318C610000C78000000076318C7B1861800000007600007B18C78000000010000F618610000000007600001800C";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "380000000F630C30800C380000000708421084E30800000007631CF6B18C380000000861861000000000000001080000000000000000000000700000000000006108400000000000000000004270840000000000000186F9980000000000030800000001180000000008C6318C61000000000000000000C318C00000076318D38CC6180000000861861031800000000427620003B18C384200000633CC633CC60000000000000000004631800000010802108C6308000000000000000000000000000008C673BDE000000000007BCE718C200000000000008CFB0800000000000003D8C60000000000000000CCF30C0000000000000040F00400000000000119";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C2108421080000000108421084E3080000006708CE1084E3080000000F7BDE00000000000000EC00CCC6186661C00000018C631BF7BDBC00000006300C6318C6300000000008CE1084E308000000000002378C200000000008639EF7BDEE62000000010B66E9B621000000018E75AD6B5AF6BC0000000E79C6318C739C0000000109C23318C618000000076318C38C200800FFFFFFE677BCF3FFFFFF0000001988430C000000FFFFFFFFB9CF7FFFFFFF00000000463080000000000003084EFFDC610000000003085DEF4C61000000000008CEF38C20000000000119DEF7BCC000000000077FFDCFFFBFB8000000074633BC6358B80000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y66_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t22|Add1~37_sumout ,\VGA_Controller|syncPantalla|t22|Add1~33_sumout ,\VGA_Controller|syncPantalla|t22|Add1~29_sumout ,\VGA_Controller|syncPantalla|t22|Add1~25_sumout ,\VGA_Controller|syncPantalla|t22|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t22|Add1~17_sumout ,\VGA_Controller|syncPantalla|t22|Add1~13_sumout ,\VGA_Controller|syncPantalla|t22|Add1~9_sumout ,\VGA_Controller|syncPantalla|t22|Add1~5_sumout ,\VGA_Controller|syncPantalla|t22|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t22|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000001C63198800000000000000000000030C00000000108421C84200000000021084200842100000000390842008421C000000038C00218E000000010C338C6318C60000000000008CC430C20000000000019CA508420000000000021861084200000000000198C6318C0000000000030C00000C0000000000030CC400CC000000000000000018CC00000001CC6318C631860000000000030C6318CC0000000000030C6318CC0000000000018C6318CC00000000000294A529C6000000000003108421084210000000018CC421860000000186318C6318CE018C00000003108421080210000000018C6318CC000000010C6318C63186000000000000000000";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "002310000000030C0038CC00000000000198C6318C6318000000030C0000CC0000000000030C63198800000000000198C6318800000000000000000000001000000E00000000000000000000000000000001988000000318C6318C6318000000008CE62000000000000003000000000018000000038400010C309C00000003108421861084000000008466210C3084000000018CE52842108400000002186108421084000000030C6318C6318C0000000310842108429C000000030C6331003198000000018C633186319800000E631C6318C6319800000000000001863198000000030C6318C63198000000018C6339CE318C000000008421094E7184000000";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "038C2000000000000000018C66210C318C0000000218C6318C631C00000003108421084218000000018C6319C6318C000000028C63380011980000000000002108119C000000038C202108119C00000002186318C63310000000030C2000001198000000030C6319863198000000018C6338C662000000000300C739C63198000000021004210C319800000000008619880000000000000007000E000000000001988000086180000000001080000840000000000010800008400000000002186319C63198000000030C63198631980000000000002186319C000000030C6319800010000000030C631980001C0000000398C6398C6318000000030C63198631";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "98000000038C00010C319800000003908421084210000000030C6319CE31980000000000002186100000000002100000000000000000000000380000000000000210800000000000000000008439080000000000000066398600000000000010C6318C620000000003100000000218000000000000000000000000000198C630C86310000000018C0021861000000008430C63198011988400000318E6318E63000000000000000000218C600000021004210C631000000000000000000000000000000084318E7000000000001CE63108000000000000004338C400000000000000E00000000000000000000038000000000000000086398800000000000218";
defparam \VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "E421084210000000021084210873100000000390C721087310000000039CE70000000000000061988618CC400CC000000294A5294A529C000000018C0318C6318C0000000010C721087310000000008CE739CE738C20000000000021C800000000000210A6198A4200000000018C610842709C0000000000000000709C0000000210E430C631980000000218C63102539C0039CE7384863102739CE7000000186108CC00000039CE739C6108CE739CE700000000863100000000000003108739CE620000000003108318CC6200000000000086398800000000000010C739CE6000000000039CE309CE539C0000000380043000201C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t22|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t22|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  & 
// (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) ) ) # 
// ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) # (\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [0]),
	.datab(!\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(!\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t22|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t22|Mux0~4 .lut_mask = 64'h0A551B555F551B55;
defparam \VGA_Controller|syncPantalla|t22|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t22|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t22|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t22|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// ((!\VGA_Controller|syncPantalla|t22|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\VGA_Controller|syncPantalla|t22|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t22|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t22|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|t22|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t22|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t22|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t22|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t22|Mux0~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \VGA_Controller|syncPantalla|t22|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y66_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t22|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t22|pixel~0_combout  = ( \VGA_Controller|syncPantalla|t30|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t22|Mux0~0_combout  & ( (!\VGA_Controller|syncPantalla|LessThan2~0_combout  & 
// \VGA_Controller|syncPantalla|t10|LessThan0~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|LessThan2~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t10|LessThan0~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t30|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t22|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t22|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t22|pixel~0 .lut_mask = 64'h0000000000000C0C;
defparam \VGA_Controller|syncPantalla|t22|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y66_N5
dffeas \VGA_Controller|syncPantalla|t22|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t22|pixel~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t22|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t22|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t22|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N54
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t24|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t24|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0 [5] & 
// !\VGA_Controller|syncPantalla|X0 [3])) ) ) ) # ( \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0 [5] & 
// \VGA_Controller|syncPantalla|X0 [3])) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(!\VGA_Controller|syncPantalla|X0 [3]),
	.datae(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|t8|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t24|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t24|pixel~0 .lut_mask = 64'h000000C00000C000;
defparam \VGA_Controller|syncPantalla|t24|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t24|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t24|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t24|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t24|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t24|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t24|Add1~42 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t24|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t24|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t24|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t24|Add1~43  ) + ( \VGA_Controller|syncPantalla|t24|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t24|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t24|Add1~43  ) + ( \VGA_Controller|syncPantalla|t24|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t24|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t24|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t24|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t24|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t24|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t24|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t24|Add1~1 .lut_mask = 64'h0000000000003333;
defparam \VGA_Controller|syncPantalla|t24|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t24|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t24|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t24|Add1~3  ) + ( \VGA_Controller|syncPantalla|t24|Add1~2  ))
// \VGA_Controller|syncPantalla|t24|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t24|Add1~3  ) + ( \VGA_Controller|syncPantalla|t24|Add1~2  ))
// \VGA_Controller|syncPantalla|t24|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t24|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t24|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t24|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t24|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t24|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t24|Add1~5 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t24|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t24|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t24|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t24|Add1~7  ) + ( \VGA_Controller|syncPantalla|t24|Add1~6  ))
// \VGA_Controller|syncPantalla|t24|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t24|Add1~7  ) + ( \VGA_Controller|syncPantalla|t24|Add1~6  ))
// \VGA_Controller|syncPantalla|t24|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t24|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t24|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t24|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t24|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t24|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t24|Add1~9 .lut_mask = 64'h0000000000003333;
defparam \VGA_Controller|syncPantalla|t24|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N57
cyclonev_lcell_comb \Ram|Decoder0~15 (
// Equation(s):
// \Ram|Decoder0~15_combout  = ( \Ram|ram~2626_combout  & ( \Ram|Add0~29_sumout  & ( (\Ram|Add0~25_sumout  & (!\Ram|Add0~33_sumout  & (\Ram|Add0~13_sumout  & \Ram|Decoder0~11_combout ))) ) ) )

	.dataa(!\Ram|Add0~25_sumout ),
	.datab(!\Ram|Add0~33_sumout ),
	.datac(!\Ram|Add0~13_sumout ),
	.datad(!\Ram|Decoder0~11_combout ),
	.datae(!\Ram|ram~2626_combout ),
	.dataf(!\Ram|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~15 .extended_lut = "off";
defparam \Ram|Decoder0~15 .lut_mask = 64'h0000000000000004;
defparam \Ram|Decoder0~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y69_N56
dffeas \Ram|ram_Out[23][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2625_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[23][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[23][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t24|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t24|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [4] $ (\Ram|ram_Out[23][0]~q ) ) + ( \VGA_Controller|syncPantalla|t24|Add1~11  ) + ( \VGA_Controller|syncPantalla|t24|Add1~10  ))
// \VGA_Controller|syncPantalla|t24|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [4] $ (\Ram|ram_Out[23][0]~q ) ) + ( \VGA_Controller|syncPantalla|t24|Add1~11  ) + ( \VGA_Controller|syncPantalla|t24|Add1~10  ))
// \VGA_Controller|syncPantalla|t24|Add1~15  = SHARE((\Ram|ram_Out[23][0]~q ) # (\VGA_Controller|syncPantalla|Y0 [4]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [4]),
	.datad(!\Ram|ram_Out[23][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t24|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t24|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t24|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t24|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t24|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t24|Add1~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t24|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y69_N47
dffeas \Ram|ram_Out[23][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2629_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[23][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[23][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t24|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t24|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[23][1]~q ) ) + ( \VGA_Controller|syncPantalla|t24|Add1~15  ) + ( \VGA_Controller|syncPantalla|t24|Add1~14  ))
// \VGA_Controller|syncPantalla|t24|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[23][1]~q ) ) + ( \VGA_Controller|syncPantalla|t24|Add1~15  ) + ( \VGA_Controller|syncPantalla|t24|Add1~14  ))
// \VGA_Controller|syncPantalla|t24|Add1~19  = SHARE((\Ram|ram_Out[23][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[23][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t24|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t24|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t24|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t24|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t24|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t24|Add1~17 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t24|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N36
cyclonev_lcell_comb \Ram|ram_Out[23][2]~feeder (
// Equation(s):
// \Ram|ram_Out[23][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[23][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[23][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[23][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[23][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y69_N38
dffeas \Ram|ram_Out[23][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[23][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[23][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[23][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t24|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t24|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[23][2]~q ) ) + ( \VGA_Controller|syncPantalla|t24|Add1~19  ) + ( \VGA_Controller|syncPantalla|t24|Add1~18  ))
// \VGA_Controller|syncPantalla|t24|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[23][2]~q ) ) + ( \VGA_Controller|syncPantalla|t24|Add1~19  ) + ( \VGA_Controller|syncPantalla|t24|Add1~18  ))
// \VGA_Controller|syncPantalla|t24|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[23][2]~q ))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[23][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t24|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t24|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t24|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t24|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t24|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t24|Add1~21 .lut_mask = 64'h00000055000055AA;
defparam \VGA_Controller|syncPantalla|t24|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N42
cyclonev_lcell_comb \Ram|ram_Out[23][3]~feeder (
// Equation(s):
// \Ram|ram_Out[23][3]~feeder_combout  = ( \Ram|ram~2635_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[23][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[23][3]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[23][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[23][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y69_N44
dffeas \Ram|ram_Out[23][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[23][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[23][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[23][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t24|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t24|Add1~25_sumout  = SUM(( !\Ram|ram_Out[23][3]~q  $ (\VGA_Controller|syncPantalla|Y0 [7]) ) + ( \VGA_Controller|syncPantalla|t24|Add1~23  ) + ( \VGA_Controller|syncPantalla|t24|Add1~22  ))
// \VGA_Controller|syncPantalla|t24|Add1~26  = CARRY(( !\Ram|ram_Out[23][3]~q  $ (\VGA_Controller|syncPantalla|Y0 [7]) ) + ( \VGA_Controller|syncPantalla|t24|Add1~23  ) + ( \VGA_Controller|syncPantalla|t24|Add1~22  ))
// \VGA_Controller|syncPantalla|t24|Add1~27  = SHARE((\VGA_Controller|syncPantalla|Y0 [7]) # (\Ram|ram_Out[23][3]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[23][3]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t24|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t24|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t24|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t24|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t24|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t24|Add1~25 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t24|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N39
cyclonev_lcell_comb \Ram|ram_Out[23][4]~feeder (
// Equation(s):
// \Ram|ram_Out[23][4]~feeder_combout  = ( \Ram|ram~2639_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[23][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[23][4]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[23][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[23][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y69_N40
dffeas \Ram|ram_Out[23][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[23][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[23][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[23][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t24|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t24|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[23][4]~q ) ) + ( \VGA_Controller|syncPantalla|t24|Add1~27  ) + ( \VGA_Controller|syncPantalla|t24|Add1~26  ))
// \VGA_Controller|syncPantalla|t24|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[23][4]~q ) ) + ( \VGA_Controller|syncPantalla|t24|Add1~27  ) + ( \VGA_Controller|syncPantalla|t24|Add1~26  ))
// \VGA_Controller|syncPantalla|t24|Add1~31  = SHARE((\Ram|ram_Out[23][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[23][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t24|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t24|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t24|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t24|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t24|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t24|Add1~29 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t24|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y69_N59
dffeas \Ram|ram_Out[23][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2643_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[23][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[23][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t24|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t24|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[23][5]~q ) ) + ( \VGA_Controller|syncPantalla|t24|Add1~31  ) + ( \VGA_Controller|syncPantalla|t24|Add1~30  ))
// \VGA_Controller|syncPantalla|t24|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[23][5]~q ) ) + ( \VGA_Controller|syncPantalla|t24|Add1~31  ) + ( \VGA_Controller|syncPantalla|t24|Add1~30  ))
// \VGA_Controller|syncPantalla|t24|Add1~35  = SHARE((\Ram|ram_Out[23][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[23][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t24|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t24|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t24|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t24|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t24|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t24|Add1~33 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t24|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y69_N17
dffeas \Ram|ram_Out[23][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2645_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[23][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[23][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t24|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t24|Add1~37_sumout  = SUM(( !\Ram|ram_Out[23][6]~q  ) + ( \VGA_Controller|syncPantalla|t24|Add1~35  ) + ( \VGA_Controller|syncPantalla|t24|Add1~34  ))

	.dataa(gnd),
	.datab(!\Ram|ram_Out[23][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t24|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t24|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t24|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t24|Add1~37 .lut_mask = 64'h000000000000CCCC;
defparam \VGA_Controller|syncPantalla|t24|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X38_Y69_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t24|Add1~37_sumout ,\VGA_Controller|syncPantalla|t24|Add1~33_sumout ,\VGA_Controller|syncPantalla|t24|Add1~29_sumout ,\VGA_Controller|syncPantalla|t24|Add1~25_sumout ,\VGA_Controller|syncPantalla|t24|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t24|Add1~17_sumout ,\VGA_Controller|syncPantalla|t24|Add1~13_sumout ,\VGA_Controller|syncPantalla|t24|Add1~9_sumout ,\VGA_Controller|syncPantalla|t24|Add1~5_sumout ,\VGA_Controller|syncPantalla|t24|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t24|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000078C63331000000000000000000000E58000000086318C3B18C400000000C6318C0318C60000000076318C4318C380000000F1810C33C00000006186F18C6318C0000000000019B98E1860000000000037F7B18C600000000000C70C318C600000000000B318C631800000000000E5A10843908400000000E199801B8000000000008000035B80000000798CE318C632C00000004000E18C631B800000000000E18C631B800000000000318C631B800000000000DEF7BDFCC00000000000E6318C6318C60000000031998C30C000000070C6318C6319C03180000000E6318C6300C600000000318C635980000000618CE318C632C000000000008000004";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "0046600000000E1800F1B800000000000B318C6338C6700000000E180001B800000000000E18C6333000000000000B318CE33000000000000000000000006210003E00000000000000000000000000000003331000000E318C6318C6700000000119DCC40000000000000E4210842108700000000F8C20861861FC0000000E6318C70C318C000000018CDCC638618C000000031BFBD8C6318C0000000C70C318C6318C0000000E18C6318C63180000000E6318C6319DFC0000000E18C6660063700000000318C6670C637000001CCE7AC6318C6370000000080000070C63700000000E18C6318C63700000000318C677BD6318000000018C631EFFF38C000000";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F1840000000400000000318CCC61863180000000C318C6318C6780000000E6318C6318C700000000318C6378C63180000000D18C6F0002370000000080000461023780000000F1840461023780000000C30C6318C66600000000E1840000023700000000E18C6370C63700000000318C6F18CCC400000000E039EF78C63700000000C6018C618637000000000430C3331000000000000001E003C00000000000333100430C30000000008630000318000000000006300003180000000000C30C6378C63700000000E18C6370C6370000000084210C30C63780000000E18C6370000600000000E18C6370000780000000F318CF319CE300000000E18C6370C63";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F1800861863700000000F6318C6318C600000000E18C6B79C6370000000000010C30C20000000000C600000000000000000000000F00000000000010C630000000000000000000318F63000000000000000DCFF0C000000000008618C6318CC4000000006621084210C30000000000000000008420000000B318CE5B0C660000000031810C30C20000000318E18C6370023731800000633CC633CC60000000000000000004318C000000C6018C639CE6000000000000000000000000000004318E73DE000000000007BDCE6310000000000000086F98800000000000003C000000000000000000200F020000000000000030CF33000000000000C73";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "D8C6318C600000000C6318C631EE600000010F639EC631EE600000000F7BDE00000000000001C3330C3199801B8000000DEF7BDEF7BDFC000000031806318C631800000000639EC631EE600000000119DEF7BDE718400000000010C7B100000000000C637C3F378C00000000031CE318C7F1FC0000000042108421F9FC0000000C63D8E18C63700000000C318C6625A77800FFFFFF8F3DEE47FFFFFF00000070C211B8000000FFFFFFFCE319FFFFFFFF000000031CE60000000000000E631EFFFDCC000000000E630739F9CC0000000000431CF731000000000008639EF7BCC0000000000F7FE71FFFBFF80000000F0439E84250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y68_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t24|Add1~37_sumout ,\VGA_Controller|syncPantalla|t24|Add1~33_sumout ,\VGA_Controller|syncPantalla|t24|Add1~29_sumout ,\VGA_Controller|syncPantalla|t24|Add1~25_sumout ,\VGA_Controller|syncPantalla|t24|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t24|Add1~17_sumout ,\VGA_Controller|syncPantalla|t24|Add1~13_sumout ,\VGA_Controller|syncPantalla|t24|Add1~9_sumout ,\VGA_Controller|syncPantalla|t24|Add1~5_sumout ,\VGA_Controller|syncPantalla|t24|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t24|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "0000001CC630C200000000000000000000030C0000000180000000000C0000000000000000000000000000000000C00000000000039861018E00000001C00198C6318C0000000000030C2008CC0000000000019CC6318C0000000000000466318C00000000000198C6318C0000000000000421084E108000000001980119860000000000038C6318CC00000000000198C6318600000001C6318C6318CC00000000000198C631860000000000018C6318CC00000000000318C631CE000000000000800000000004000000038C6318C6319C0000463000000000000000000000800000020000000000038C6318C6319C0000CC0198C631860000000000038C6319";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "C631840000000198C6398600000000000198C630C200000000000198C631860000000000018C6318C6319C0000000198C6180600000000000000000000000021000E000000000000000000000000000000030C2000000080000000000400000000000008CE6200000000008421084210840000000398C30800431C0000000080000046631800000003186100023318000000018CE6318C6318000000000466318C63180000000198C6318C63180000000080000000431C0000000198C00046630C000000038C6318C6319C0000000198C6318C630C000000038C6318C6319C0000000198C6318C630C0000000318C6318E73980000000318C6318E7398000000";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "038C6318C6319C000000038C6318C6319C0000000198C600000000000000008000000000040000000318C631CC6318000000008CC6318C6184000000038C6318C6319C000000038C6318C6319C000000038C6318C6319C000000008CC6318C6184000000038C6318C6319C0000000318C6398C30800000000198C6318C630C0000000000000000630C000000018400000011800000000000030006000000000000000118400000000000008000000000000000000000000000000000000001800000CC630C0000000198C630CC630C0000000084210000031C0000000198C631CC618400000001980001CC631C00000000000039861000000000019800004003";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "0C0000000398C30800030C000000018000000030800000000198C7398C630C0000000218610000000000000000000000000000000000000000180000000000001000000000000000000000000018000000000000000061384600000000000080000000000400000000002108421000000000000000000030842000000198C630C23184000000021861000C600000000001988000CC630C000000018CE318CE31800000000000000000118C600000000000000210800000000000000000000000000000002118CE7000000000001CE31842000000000000002338C200000000000000E63180000000000000002338C20000000000000000380000000000000004";
defparam \VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "60000000000000000000000000308000000011802300003080000000039CE7000000000000003300233186119860000000000000CC630C000000018C0318C6318C0000000000230000308000000000000009C200000000000218E739CE73988000000000C1384C0000000000639C6318C6318C000000039C610842108400000000006008C631840000000198C630C200000039CE739885290C739CE7000000046210C200000039CE739CE631CE739CE700000000010800000000000000800339C6100000000000800739C2100000000000002338C2000000000000046739CE3000000000019CE731CE638C0000000190842908520C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t24|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t24|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0 [0] & 
// (((\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout )))) # (\VGA_Controller|syncPantalla|X0 [0] & (\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|X0 [0]))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0 [0] & 
// (\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|X0 [0] & ((\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|X0 [0]))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|X0 [0]),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t24|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t24|Mux0~4 .lut_mask = 64'h0C770C330C770CFF;
defparam \VGA_Controller|syncPantalla|t24|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t24|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t24|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t24|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  
// & (((!\VGA_Controller|syncPantalla|t24|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|t24|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t24|Mux0~4_combout )))) 
// # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|t24|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|t24|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t24|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t24|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t24|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t24|Mux0~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \VGA_Controller|syncPantalla|t24|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y67_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t24|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t24|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t24|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t24|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t30|pixel~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|t30|pixel~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t24|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t24|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t24|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t24|pixel~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t24|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y67_N13
dffeas \VGA_Controller|syncPantalla|t24|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t24|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t24|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t24|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t24|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t20|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t20|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|X0 [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|X0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t20|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t20|pixel~0 .lut_mask = 64'h000000000000FFFF;
defparam \VGA_Controller|syncPantalla|t20|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y69_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [7] & ( \VGA_Controller|syncPantalla|t9|pixel~0_combout  & ( \VGA_Controller|syncPantalla|X0 [8] ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|X0 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [7]),
	.dataf(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t21|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t21|pixel~0 .lut_mask = 64'h0000000033330000;
defparam \VGA_Controller|syncPantalla|t21|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t20|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t20|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t20|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t20|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t20|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t20|Add1~42 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t20|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t20|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t20|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t20|Add1~43  ) + ( \VGA_Controller|syncPantalla|t20|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t20|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t20|Add1~43  ) + ( \VGA_Controller|syncPantalla|t20|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t20|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t20|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t20|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t20|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t20|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t20|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t20|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t20|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t20|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t20|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t20|Add1~3  ) + ( \VGA_Controller|syncPantalla|t20|Add1~2  ))
// \VGA_Controller|syncPantalla|t20|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t20|Add1~3  ) + ( \VGA_Controller|syncPantalla|t20|Add1~2  ))
// \VGA_Controller|syncPantalla|t20|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t20|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t20|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t20|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t20|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t20|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t20|Add1~5 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t20|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t20|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t20|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t20|Add1~7  ) + ( \VGA_Controller|syncPantalla|t20|Add1~6  ))
// \VGA_Controller|syncPantalla|t20|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t20|Add1~7  ) + ( \VGA_Controller|syncPantalla|t20|Add1~6  ))
// \VGA_Controller|syncPantalla|t20|Add1~11  = SHARE(GND)

	.dataa(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t20|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t20|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t20|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t20|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t20|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t20|Add1~9 .lut_mask = 64'h0000000000005555;
defparam \VGA_Controller|syncPantalla|t20|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N12
cyclonev_lcell_comb \Ram|Decoder0~9 (
// Equation(s):
// \Ram|Decoder0~9_combout  = ( !\Ram|Add0~21_sumout  & ( \Ram|Add0~13_sumout  & ( \Ram|Add0~25_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|Add0~25_sumout ),
	.datad(gnd),
	.datae(!\Ram|Add0~21_sumout ),
	.dataf(!\Ram|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~9 .extended_lut = "off";
defparam \Ram|Decoder0~9 .lut_mask = 64'h000000000F0F0000;
defparam \Ram|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N57
cyclonev_lcell_comb \Ram|Decoder0~10 (
// Equation(s):
// \Ram|Decoder0~10_combout  = ( !\Ram|Add0~33_sumout  & ( \Ram|Decoder0~9_combout  & ( (!\Ram|Add0~5_sumout  & (!\Ram|Add0~1_sumout  & (\Ram|ram~2646_combout  & !\Ram|Add0~9_sumout ))) ) ) )

	.dataa(!\Ram|Add0~5_sumout ),
	.datab(!\Ram|Add0~1_sumout ),
	.datac(!\Ram|ram~2646_combout ),
	.datad(!\Ram|Add0~9_sumout ),
	.datae(!\Ram|Add0~33_sumout ),
	.dataf(!\Ram|Decoder0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~10 .extended_lut = "off";
defparam \Ram|Decoder0~10 .lut_mask = 64'h0000000008000000;
defparam \Ram|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y68_N56
dffeas \Ram|ram_Out[19][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2625_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[19][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[19][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t20|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t20|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[19][0]~q ) ) + ( \VGA_Controller|syncPantalla|t20|Add1~11  ) + ( \VGA_Controller|syncPantalla|t20|Add1~10  ))
// \VGA_Controller|syncPantalla|t20|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[19][0]~q ) ) + ( \VGA_Controller|syncPantalla|t20|Add1~11  ) + ( \VGA_Controller|syncPantalla|t20|Add1~10  ))
// \VGA_Controller|syncPantalla|t20|Add1~15  = SHARE((\Ram|ram_Out[19][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datad(!\Ram|ram_Out[19][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t20|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t20|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t20|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t20|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t20|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t20|Add1~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t20|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y68_N38
dffeas \Ram|ram_Out[19][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2629_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[19][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[19][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t20|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t20|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[19][1]~q ) ) + ( \VGA_Controller|syncPantalla|t20|Add1~15  ) + ( \VGA_Controller|syncPantalla|t20|Add1~14  ))
// \VGA_Controller|syncPantalla|t20|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[19][1]~q ) ) + ( \VGA_Controller|syncPantalla|t20|Add1~15  ) + ( \VGA_Controller|syncPantalla|t20|Add1~14  ))
// \VGA_Controller|syncPantalla|t20|Add1~19  = SHARE((\Ram|ram_Out[19][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[19][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t20|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t20|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t20|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t20|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t20|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t20|Add1~17 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t20|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y68_N50
dffeas \Ram|ram_Out[19][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2633_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[19][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[19][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t20|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t20|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[19][2]~q ) ) + ( \VGA_Controller|syncPantalla|t20|Add1~19  ) + ( \VGA_Controller|syncPantalla|t20|Add1~18  ))
// \VGA_Controller|syncPantalla|t20|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[19][2]~q ) ) + ( \VGA_Controller|syncPantalla|t20|Add1~19  ) + ( \VGA_Controller|syncPantalla|t20|Add1~18  ))
// \VGA_Controller|syncPantalla|t20|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[19][2]~q ))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datab(gnd),
	.datac(!\Ram|ram_Out[19][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t20|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t20|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t20|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t20|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t20|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t20|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA_Controller|syncPantalla|t20|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N42
cyclonev_lcell_comb \Ram|ram_Out[19][3]~feeder (
// Equation(s):
// \Ram|ram_Out[19][3]~feeder_combout  = ( \Ram|ram~2635_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[19][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[19][3]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[19][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[19][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y68_N44
dffeas \Ram|ram_Out[19][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[19][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[19][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[19][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t20|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t20|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[19][3]~q ) ) + ( \VGA_Controller|syncPantalla|t20|Add1~23  ) + ( \VGA_Controller|syncPantalla|t20|Add1~22  ))
// \VGA_Controller|syncPantalla|t20|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[19][3]~q ) ) + ( \VGA_Controller|syncPantalla|t20|Add1~23  ) + ( \VGA_Controller|syncPantalla|t20|Add1~22  ))
// \VGA_Controller|syncPantalla|t20|Add1~27  = SHARE((\Ram|ram_Out[19][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datac(!\Ram|ram_Out[19][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t20|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t20|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t20|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t20|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t20|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t20|Add1~25 .lut_mask = 64'h00003F3F0000C3C3;
defparam \VGA_Controller|syncPantalla|t20|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N39
cyclonev_lcell_comb \Ram|ram_Out[19][4]~feeder (
// Equation(s):
// \Ram|ram_Out[19][4]~feeder_combout  = ( \Ram|ram~2639_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[19][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[19][4]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[19][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[19][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y68_N40
dffeas \Ram|ram_Out[19][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[19][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[19][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[19][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t20|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t20|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[19][4]~q ) ) + ( \VGA_Controller|syncPantalla|t20|Add1~27  ) + ( \VGA_Controller|syncPantalla|t20|Add1~26  ))
// \VGA_Controller|syncPantalla|t20|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[19][4]~q ) ) + ( \VGA_Controller|syncPantalla|t20|Add1~27  ) + ( \VGA_Controller|syncPantalla|t20|Add1~26  ))
// \VGA_Controller|syncPantalla|t20|Add1~31  = SHARE((\Ram|ram_Out[19][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datad(!\Ram|ram_Out[19][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t20|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t20|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t20|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t20|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t20|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t20|Add1~29 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t20|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N51
cyclonev_lcell_comb \Ram|ram_Out[19][5]~feeder (
// Equation(s):
// \Ram|ram_Out[19][5]~feeder_combout  = ( \Ram|ram~2643_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[19][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[19][5]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[19][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[19][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y68_N52
dffeas \Ram|ram_Out[19][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[19][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[19][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[19][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t20|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t20|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[19][5]~q ) ) + ( \VGA_Controller|syncPantalla|t20|Add1~31  ) + ( \VGA_Controller|syncPantalla|t20|Add1~30  ))
// \VGA_Controller|syncPantalla|t20|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[19][5]~q ) ) + ( \VGA_Controller|syncPantalla|t20|Add1~31  ) + ( \VGA_Controller|syncPantalla|t20|Add1~30  ))
// \VGA_Controller|syncPantalla|t20|Add1~35  = SHARE((\Ram|ram_Out[19][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[19][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t20|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t20|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t20|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t20|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t20|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t20|Add1~33 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t20|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N45
cyclonev_lcell_comb \Ram|ram_Out[19][6]~feeder (
// Equation(s):
// \Ram|ram_Out[19][6]~feeder_combout  = ( \Ram|ram~2645_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2645_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[19][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[19][6]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[19][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[19][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y68_N47
dffeas \Ram|ram_Out[19][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[19][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[19][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[19][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y68_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t20|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t20|Add1~37_sumout  = SUM(( !\Ram|ram_Out[19][6]~q  ) + ( \VGA_Controller|syncPantalla|t20|Add1~35  ) + ( \VGA_Controller|syncPantalla|t20|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[19][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t20|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t20|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t20|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t20|Add1~37 .lut_mask = 64'h000000000000FF00;
defparam \VGA_Controller|syncPantalla|t20|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X41_Y68_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t20|Add1~37_sumout ,\VGA_Controller|syncPantalla|t20|Add1~33_sumout ,\VGA_Controller|syncPantalla|t20|Add1~29_sumout ,\VGA_Controller|syncPantalla|t20|Add1~25_sumout ,\VGA_Controller|syncPantalla|t20|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t20|Add1~17_sumout ,\VGA_Controller|syncPantalla|t20|Add1~13_sumout ,\VGA_Controller|syncPantalla|t20|Add1~9_sumout ,\VGA_Controller|syncPantalla|t20|Add1~5_sumout ,\VGA_Controller|syncPantalla|t20|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t20|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000078C63331000000000000000000000E58000000086318C3B18C400000000C6318C0318C60000000076318C4318C380000000F1810C33C00000006186F18C6318C0000000000019B98E1860000000000037F7B18C600000000000C70C318C600000000000B318C631800000000000E5A10843908400000000E199801B8000000000008000035B80000000798CE318C632C00000004000E18C631B800000000000E18C631B800000000000318C631B800000000000DEF7BDFCC00000000000E6318C6318C60000000031998C30C000000070C6318C6319C03180000000E6318C6300C600000000318C635980000000618CE318C632C000000000008000004";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "0046600000000E1800F1B800000000000B318C6338C6700000000E180001B800000000000E18C6333000000000000B318CE33000000000000000000000006210003E00000000000000000000000000000003331000000E318C6318C6700000000119DCC40000000000000E4210842108700000000F8C20861861FC0000000E6318C70C318C000000018CDCC638618C000000031BFBD8C6318C0000000C70C318C6318C0000000E18C6318C63180000000E6318C6319DFC0000000E18C6660063700000000318C6670C637000001CCE7AC6318C6370000000080000070C63700000000E18C6318C63700000000318C677BD6318000000018C631EFFF38C000000";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F1840000000400000000318CCC61863180000000C318C6318C6780000000E6318C6318C700000000318C6378C63180000000D18C6F0002370000000080000461023780000000F1840461023780000000C30C6318C66600000000E1840000023700000000E18C6370C63700000000318C6F18CCC400000000E039EF78C63700000000C6018C618637000000000430C3331000000000000001E003C00000000000333100430C30000000008630000318000000000006300003180000000000C30C6378C63700000000E18C6370C6370000000084210C30C63780000000E18C6370000600000000E18C6370000780000000F318CF319CE300000000E18C6370C63";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F1800861863700000000F6318C6318C600000000E18C6B79C6370000000000010C30C20000000000C600000000000000000000000F00000000000010C630000000000000000000318F63000000000000000DCFF0C000000000008618C6318CC4000000006621084210C30000000000000000008420000000B318CE5B0C660000000031810C30C20000000318E18C6370023731800000633CC633CC60000000000000000004318C000000C6018C639CE6000000000000000000000000000004318E73DE000000000007BDCE6310000000000000086F98800000000000003C000000000000000000200F020000000000000030CF33000000000000C73";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "D8C6318C600000000C6318C631EE600000010F639EC631EE600000000F7BDE00000000000001C3330C3199801B8000000DEF7BDEF7BDFC000000031806318C631800000000639EC631EE600000000119DEF7BDE718400000000010C7B100000000000C637C3F378C00000000031CE318C7F1FC0000000042108421F9FC0000000C63D8E18C63700000000C318C6625A77800FFFFFF8F3DEE47FFFFFF00000070C211B8000000FFFFFFFCE319FFFFFFFF000000031CE60000000000000E631EFFFDCC000000000E630739F9CC0000000000431CF731000000000008639EF7BCC0000000000F7FE71FFFBFF80000000F0439E84250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y66_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t20|Add1~37_sumout ,\VGA_Controller|syncPantalla|t20|Add1~33_sumout ,\VGA_Controller|syncPantalla|t20|Add1~29_sumout ,\VGA_Controller|syncPantalla|t20|Add1~25_sumout ,\VGA_Controller|syncPantalla|t20|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t20|Add1~17_sumout ,\VGA_Controller|syncPantalla|t20|Add1~13_sumout ,\VGA_Controller|syncPantalla|t20|Add1~9_sumout ,\VGA_Controller|syncPantalla|t20|Add1~5_sumout ,\VGA_Controller|syncPantalla|t20|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t20|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "0000001CC630C200000000000000000000030C0000000180000000000C0000000000000000000000000000000000C00000000000039861018E00000001C00198C6318C0000000000030C2008CC0000000000019CC6318C0000000000000466318C00000000000198C6318C0000000000000421084E108000000001980119860000000000038C6318CC00000000000198C6318600000001C6318C6318CC00000000000198C631860000000000018C6318CC00000000000318C631CE000000000000800000000004000000038C6318C6319C0000463000000000000000000000800000020000000000038C6318C6319C0000CC0198C631860000000000038C6319";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "C631840000000198C6398600000000000198C630C200000000000198C631860000000000018C6318C6319C0000000198C6180600000000000000000000000021000E000000000000000000000000000000030C2000000080000000000400000000000008CE6200000000008421084210840000000398C30800431C0000000080000046631800000003186100023318000000018CE6318C6318000000000466318C63180000000198C6318C63180000000080000000431C0000000198C00046630C000000038C6318C6319C0000000198C6318C630C000000038C6318C6319C0000000198C6318C630C0000000318C6318E73980000000318C6318E7398000000";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "038C6318C6319C000000038C6318C6319C0000000198C600000000000000008000000000040000000318C631CC6318000000008CC6318C6184000000038C6318C6319C000000038C6318C6319C000000038C6318C6319C000000008CC6318C6184000000038C6318C6319C0000000318C6398C30800000000198C6318C630C0000000000000000630C000000018400000011800000000000030006000000000000000118400000000000008000000000000000000000000000000000000001800000CC630C0000000198C630CC630C0000000084210000031C0000000198C631CC618400000001980001CC631C00000000000039861000000000019800004003";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "0C0000000398C30800030C000000018000000030800000000198C7398C630C0000000218610000000000000000000000000000000000000000180000000000001000000000000000000000000018000000000000000061384600000000000080000000000400000000002108421000000000000000000030842000000198C630C23184000000021861000C600000000001988000CC630C000000018CE318CE31800000000000000000118C600000000000000210800000000000000000000000000000002118CE7000000000001CE31842000000000000002338C200000000000000E63180000000000000002338C20000000000000000380000000000000004";
defparam \VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "60000000000000000000000000308000000011802300003080000000039CE7000000000000003300233186119860000000000000CC630C000000018C0318C6318C0000000000230000308000000000000009C200000000000218E739CE73988000000000C1384C0000000000639C6318C6318C000000039C610842108400000000006008C631840000000198C630C200000039CE739885290C739CE7000000046210C200000039CE739CE631CE739CE700000000010800000000000000800339C6100000000000800739C2100000000000002338C2000000000000046739CE3000000000019CE731CE638C0000000190842908520C0000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t20|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t20|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout  & 
// (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) ) ) # ( 
// \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a7  & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # (\VGA_Controller|syncPantalla|X0 
// [0] & ((((\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) # (\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [0]),
	.datab(!\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datag(!\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t20|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t20|Mux0~4 .lut_mask = 64'h0A551B555F551B55;
defparam \VGA_Controller|syncPantalla|t20|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t20|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t20|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t20|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  
// & (((!\VGA_Controller|syncPantalla|t20|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|t20|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t20|Mux0~4_combout )))) 
// # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|t20|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|t20|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t20|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t20|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t20|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t20|Mux0~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \VGA_Controller|syncPantalla|t20|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y66_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t20|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t20|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t21|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t20|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t20|pixel~0_combout  & 
// ((!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [3] & \VGA_Controller|syncPantalla|t8|LessThan1~0_combout )) # (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0 [3] & 
// !\VGA_Controller|syncPantalla|t8|LessThan1~0_combout )))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [3]),
	.datac(!\VGA_Controller|syncPantalla|t8|LessThan1~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|t20|pixel~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|t21|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t20|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t20|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t20|pixel~1 .lut_mask = 64'h0000000000000042;
defparam \VGA_Controller|syncPantalla|t20|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y66_N37
dffeas \VGA_Controller|syncPantalla|t20|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t20|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t20|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t20|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t20|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|pixel~1_combout  = ( !\VGA_Controller|syncPantalla|X0 [3] & ( \VGA_Controller|syncPantalla|always2~3_combout  & ( (\VGA_Controller|syncPantalla|X0 [5] & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) ) # ( \VGA_Controller|syncPantalla|X0 [3] & ( !\VGA_Controller|syncPantalla|always2~3_combout  & ( (\VGA_Controller|syncPantalla|X0 [5] & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|X0 [3]),
	.dataf(!\VGA_Controller|syncPantalla|always2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t21|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t21|pixel~1 .lut_mask = 64'h0000000500050000;
defparam \VGA_Controller|syncPantalla|t21|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t21|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t21|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t21|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t21|Add1~42 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t21|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t21|Add1~43  ) + ( \VGA_Controller|syncPantalla|t21|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t21|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t21|Add1~43  ) + ( \VGA_Controller|syncPantalla|t21|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t21|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t21|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t21|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t21|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t21|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t21|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t21|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t21|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t21|Add1~3  ) + ( \VGA_Controller|syncPantalla|t21|Add1~2  ))
// \VGA_Controller|syncPantalla|t21|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t21|Add1~3  ) + ( \VGA_Controller|syncPantalla|t21|Add1~2  ))
// \VGA_Controller|syncPantalla|t21|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t21|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t21|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t21|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t21|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t21|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t21|Add1~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t21|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t21|Add1~7  ) + ( \VGA_Controller|syncPantalla|t21|Add1~6  ))
// \VGA_Controller|syncPantalla|t21|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t21|Add1~7  ) + ( \VGA_Controller|syncPantalla|t21|Add1~6  ))
// \VGA_Controller|syncPantalla|t21|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t21|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t21|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t21|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t21|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t21|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t21|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t21|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N51
cyclonev_lcell_comb \Ram|Decoder0~12 (
// Equation(s):
// \Ram|Decoder0~12_combout  = ( \Ram|ram~2626_combout  & ( \Ram|Decoder0~11_combout  & ( (!\Ram|Add0~29_sumout  & (\Ram|Add0~13_sumout  & (!\Ram|Add0~25_sumout  & !\Ram|Add0~33_sumout ))) ) ) )

	.dataa(!\Ram|Add0~29_sumout ),
	.datab(!\Ram|Add0~13_sumout ),
	.datac(!\Ram|Add0~25_sumout ),
	.datad(!\Ram|Add0~33_sumout ),
	.datae(!\Ram|ram~2626_combout ),
	.dataf(!\Ram|Decoder0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~12 .extended_lut = "off";
defparam \Ram|Decoder0~12 .lut_mask = 64'h0000000000002000;
defparam \Ram|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y67_N50
dffeas \Ram|ram_Out[20][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2625_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[20][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[20][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[20][0]~q ) ) + ( \VGA_Controller|syncPantalla|t21|Add1~11  ) + ( \VGA_Controller|syncPantalla|t21|Add1~10  ))
// \VGA_Controller|syncPantalla|t21|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[20][0]~q ) ) + ( \VGA_Controller|syncPantalla|t21|Add1~11  ) + ( \VGA_Controller|syncPantalla|t21|Add1~10  ))
// \VGA_Controller|syncPantalla|t21|Add1~15  = SHARE((\Ram|ram_Out[20][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Ram|ram_Out[20][0]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t21|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t21|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t21|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t21|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t21|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t21|Add1~13 .lut_mask = 64'h00005F5F0000A5A5;
defparam \VGA_Controller|syncPantalla|t21|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N42
cyclonev_lcell_comb \Ram|ram_Out[20][1]~feeder (
// Equation(s):
// \Ram|ram_Out[20][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[20][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[20][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[20][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[20][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y67_N44
dffeas \Ram|ram_Out[20][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[20][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[20][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[20][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|Add1~17_sumout  = SUM(( !\Ram|ram_Out[20][1]~q  $ (\VGA_Controller|syncPantalla|Y0 [5]) ) + ( \VGA_Controller|syncPantalla|t21|Add1~15  ) + ( \VGA_Controller|syncPantalla|t21|Add1~14  ))
// \VGA_Controller|syncPantalla|t21|Add1~18  = CARRY(( !\Ram|ram_Out[20][1]~q  $ (\VGA_Controller|syncPantalla|Y0 [5]) ) + ( \VGA_Controller|syncPantalla|t21|Add1~15  ) + ( \VGA_Controller|syncPantalla|t21|Add1~14  ))
// \VGA_Controller|syncPantalla|t21|Add1~19  = SHARE((\VGA_Controller|syncPantalla|Y0 [5]) # (\Ram|ram_Out[20][1]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[20][1]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t21|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t21|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t21|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t21|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t21|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t21|Add1~17 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t21|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N36
cyclonev_lcell_comb \Ram|ram_Out[20][2]~feeder (
// Equation(s):
// \Ram|ram_Out[20][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[20][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[20][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[20][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[20][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y67_N38
dffeas \Ram|ram_Out[20][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[20][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[20][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[20][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[20][2]~q ) ) + ( \VGA_Controller|syncPantalla|t21|Add1~19  ) + ( \VGA_Controller|syncPantalla|t21|Add1~18  ))
// \VGA_Controller|syncPantalla|t21|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[20][2]~q ) ) + ( \VGA_Controller|syncPantalla|t21|Add1~19  ) + ( \VGA_Controller|syncPantalla|t21|Add1~18  ))
// \VGA_Controller|syncPantalla|t21|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[20][2]~q ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[20][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t21|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t21|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t21|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t21|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t21|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t21|Add1~21 .lut_mask = 64'h00000033000033CC;
defparam \VGA_Controller|syncPantalla|t21|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N57
cyclonev_lcell_comb \Ram|ram_Out[20][3]~feeder (
// Equation(s):
// \Ram|ram_Out[20][3]~feeder_combout  = ( \Ram|ram~2635_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[20][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[20][3]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[20][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[20][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y67_N59
dffeas \Ram|ram_Out[20][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[20][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[20][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[20][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[20][3]~q ) ) + ( \VGA_Controller|syncPantalla|t21|Add1~23  ) + ( \VGA_Controller|syncPantalla|t21|Add1~22  ))
// \VGA_Controller|syncPantalla|t21|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[20][3]~q ) ) + ( \VGA_Controller|syncPantalla|t21|Add1~23  ) + ( \VGA_Controller|syncPantalla|t21|Add1~22  ))
// \VGA_Controller|syncPantalla|t21|Add1~27  = SHARE((\Ram|ram_Out[20][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[20][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t21|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t21|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t21|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t21|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t21|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t21|Add1~25 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t21|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N54
cyclonev_lcell_comb \Ram|ram_Out[20][4]~feeder (
// Equation(s):
// \Ram|ram_Out[20][4]~feeder_combout  = ( \Ram|ram~2639_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[20][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[20][4]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[20][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[20][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y67_N56
dffeas \Ram|ram_Out[20][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[20][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[20][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[20][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[20][4]~q ) ) + ( \VGA_Controller|syncPantalla|t21|Add1~27  ) + ( \VGA_Controller|syncPantalla|t21|Add1~26  ))
// \VGA_Controller|syncPantalla|t21|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[20][4]~q ) ) + ( \VGA_Controller|syncPantalla|t21|Add1~27  ) + ( \VGA_Controller|syncPantalla|t21|Add1~26  ))
// \VGA_Controller|syncPantalla|t21|Add1~31  = SHARE((\Ram|ram_Out[20][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datad(!\Ram|ram_Out[20][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t21|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t21|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t21|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t21|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t21|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t21|Add1~29 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t21|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N45
cyclonev_lcell_comb \Ram|ram_Out[20][5]~feeder (
// Equation(s):
// \Ram|ram_Out[20][5]~feeder_combout  = ( \Ram|ram~2643_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[20][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[20][5]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[20][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[20][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y67_N47
dffeas \Ram|ram_Out[20][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[20][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[20][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[20][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[20][5]~q ) ) + ( \VGA_Controller|syncPantalla|t21|Add1~31  ) + ( \VGA_Controller|syncPantalla|t21|Add1~30  ))
// \VGA_Controller|syncPantalla|t21|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[20][5]~q ) ) + ( \VGA_Controller|syncPantalla|t21|Add1~31  ) + ( \VGA_Controller|syncPantalla|t21|Add1~30  ))
// \VGA_Controller|syncPantalla|t21|Add1~35  = SHARE((\Ram|ram_Out[20][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datad(!\Ram|ram_Out[20][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t21|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t21|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t21|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t21|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t21|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t21|Add1~33 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t21|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N39
cyclonev_lcell_comb \Ram|ram_Out[20][6]~feeder (
// Equation(s):
// \Ram|ram_Out[20][6]~feeder_combout  = ( \Ram|ram~2645_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2645_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[20][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[20][6]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[20][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[20][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y67_N40
dffeas \Ram|ram_Out[20][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[20][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[20][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[20][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y67_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|Add1~37_sumout  = SUM(( !\Ram|ram_Out[20][6]~q  ) + ( \VGA_Controller|syncPantalla|t21|Add1~35  ) + ( \VGA_Controller|syncPantalla|t21|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[20][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t21|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t21|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t21|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t21|Add1~37 .lut_mask = 64'h000000000000FF00;
defparam \VGA_Controller|syncPantalla|t21|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X14_Y67_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t21|Add1~37_sumout ,\VGA_Controller|syncPantalla|t21|Add1~33_sumout ,\VGA_Controller|syncPantalla|t21|Add1~29_sumout ,\VGA_Controller|syncPantalla|t21|Add1~25_sumout ,\VGA_Controller|syncPantalla|t21|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t21|Add1~17_sumout ,\VGA_Controller|syncPantalla|t21|Add1~13_sumout ,\VGA_Controller|syncPantalla|t21|Add1~9_sumout ,\VGA_Controller|syncPantalla|t21|Add1~5_sumout ,\VGA_Controller|syncPantalla|t21|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t21|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y68_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t21|Add1~37_sumout ,\VGA_Controller|syncPantalla|t21|Add1~33_sumout ,\VGA_Controller|syncPantalla|t21|Add1~29_sumout ,\VGA_Controller|syncPantalla|t21|Add1~25_sumout ,\VGA_Controller|syncPantalla|t21|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t21|Add1~17_sumout ,\VGA_Controller|syncPantalla|t21|Add1~13_sumout ,\VGA_Controller|syncPantalla|t21|Add1~9_sumout ,\VGA_Controller|syncPantalla|t21|Add1~5_sumout ,\VGA_Controller|syncPantalla|t21|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t21|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y67_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|X0 [0] & (\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 
// )) # (\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # (\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|X0 [0])) ) ) # ( \VGA_Controller|syncPantalla|X0 
// [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|X0 [0] & (\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\VGA_Controller|syncPantalla|X0 [0] & 
// (((\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout )))))) # (\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|X0 [0])) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [2]),
	.datab(!\VGA_Controller|syncPantalla|X0 [0]),
	.datac(!\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(!\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t21|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t21|Mux0~4 .lut_mask = 64'h193B1919193B3B3B;
defparam \VGA_Controller|syncPantalla|t21|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y67_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t21|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0 [2] & 
// (((!\VGA_Controller|syncPantalla|t21|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|t21|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t21|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & (((!\VGA_Controller|syncPantalla|t21|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\VGA_Controller|syncPantalla|t21|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [2]),
	.datab(!\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t21|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t21|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t21|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t21|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \VGA_Controller|syncPantalla|t21|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y67_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t21|pixel~2 (
// Equation(s):
// \VGA_Controller|syncPantalla|t21|pixel~2_combout  = ( \VGA_Controller|syncPantalla|t9|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t21|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t21|pixel~1_combout  & (\VGA_Controller|syncPantalla|X0 [8] & 
// !\VGA_Controller|syncPantalla|X0 [7])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t21|pixel~1_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0 [8]),
	.datac(!\VGA_Controller|syncPantalla|X0 [7]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t21|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t21|pixel~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|pixel~2 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t21|pixel~2 .lut_mask = 64'h0000000000001010;
defparam \VGA_Controller|syncPantalla|t21|pixel~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y67_N49
dffeas \VGA_Controller|syncPantalla|t21|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t21|pixel~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t21|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t21|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t21|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t23|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t23|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [3] & ( \VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [5] & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) ) # ( \VGA_Controller|syncPantalla|X0 [3] & ( !\VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [5] & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [3]),
	.dataf(!\VGA_Controller|syncPantalla|t3|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t23|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t23|pixel~0 .lut_mask = 64'h0000808008080000;
defparam \VGA_Controller|syncPantalla|t23|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t23|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t23|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t23|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t23|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t23|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t23|Add1~42 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t23|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t23|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t23|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t23|Add1~43  ) + ( \VGA_Controller|syncPantalla|t23|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t23|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t23|Add1~43  ) + ( \VGA_Controller|syncPantalla|t23|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t23|Add1~3  = SHARE(GND)

	.dataa(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t23|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t23|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t23|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t23|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t23|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t23|Add1~1 .lut_mask = 64'h0000000000005555;
defparam \VGA_Controller|syncPantalla|t23|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t23|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t23|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t23|Add1~3  ) + ( \VGA_Controller|syncPantalla|t23|Add1~2  ))
// \VGA_Controller|syncPantalla|t23|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t23|Add1~3  ) + ( \VGA_Controller|syncPantalla|t23|Add1~2  ))
// \VGA_Controller|syncPantalla|t23|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t23|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t23|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t23|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t23|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t23|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t23|Add1~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t23|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t23|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t23|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t23|Add1~7  ) + ( \VGA_Controller|syncPantalla|t23|Add1~6  ))
// \VGA_Controller|syncPantalla|t23|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t23|Add1~7  ) + ( \VGA_Controller|syncPantalla|t23|Add1~6  ))
// \VGA_Controller|syncPantalla|t23|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t23|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t23|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t23|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t23|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t23|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t23|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t23|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N15
cyclonev_lcell_comb \Ram|Decoder0~14 (
// Equation(s):
// \Ram|Decoder0~14_combout  = ( \Ram|Decoder0~11_combout  & ( \Ram|ram~2626_combout  & ( (!\Ram|Add0~25_sumout  & (\Ram|Add0~13_sumout  & (!\Ram|Add0~33_sumout  & \Ram|Add0~29_sumout ))) ) ) )

	.dataa(!\Ram|Add0~25_sumout ),
	.datab(!\Ram|Add0~13_sumout ),
	.datac(!\Ram|Add0~33_sumout ),
	.datad(!\Ram|Add0~29_sumout ),
	.datae(!\Ram|Decoder0~11_combout ),
	.dataf(!\Ram|ram~2626_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~14 .extended_lut = "off";
defparam \Ram|Decoder0~14 .lut_mask = 64'h0000000000000020;
defparam \Ram|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y73_N47
dffeas \Ram|ram_Out[22][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2625_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[22][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[22][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t23|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t23|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[22][0]~q ) ) + ( \VGA_Controller|syncPantalla|t23|Add1~11  ) + ( \VGA_Controller|syncPantalla|t23|Add1~10  ))
// \VGA_Controller|syncPantalla|t23|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[22][0]~q ) ) + ( \VGA_Controller|syncPantalla|t23|Add1~11  ) + ( \VGA_Controller|syncPantalla|t23|Add1~10  ))
// \VGA_Controller|syncPantalla|t23|Add1~15  = SHARE((\Ram|ram_Out[22][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datad(!\Ram|ram_Out[22][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t23|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t23|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t23|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t23|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t23|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t23|Add1~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t23|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N57
cyclonev_lcell_comb \Ram|ram_Out[22][1]~feeder (
// Equation(s):
// \Ram|ram_Out[22][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[22][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[22][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[22][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[22][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y73_N59
dffeas \Ram|ram_Out[22][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[22][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[22][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[22][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t23|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t23|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[22][1]~q ) ) + ( \VGA_Controller|syncPantalla|t23|Add1~15  ) + ( \VGA_Controller|syncPantalla|t23|Add1~14  ))
// \VGA_Controller|syncPantalla|t23|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[22][1]~q ) ) + ( \VGA_Controller|syncPantalla|t23|Add1~15  ) + ( \VGA_Controller|syncPantalla|t23|Add1~14  ))
// \VGA_Controller|syncPantalla|t23|Add1~19  = SHARE((\Ram|ram_Out[22][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datad(!\Ram|ram_Out[22][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t23|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t23|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t23|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t23|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t23|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t23|Add1~17 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t23|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N54
cyclonev_lcell_comb \Ram|ram_Out[22][2]~feeder (
// Equation(s):
// \Ram|ram_Out[22][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[22][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[22][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[22][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[22][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y73_N56
dffeas \Ram|ram_Out[22][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[22][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[22][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[22][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t23|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t23|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[22][2]~q ) ) + ( \VGA_Controller|syncPantalla|t23|Add1~19  ) + ( \VGA_Controller|syncPantalla|t23|Add1~18  ))
// \VGA_Controller|syncPantalla|t23|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[22][2]~q ) ) + ( \VGA_Controller|syncPantalla|t23|Add1~19  ) + ( \VGA_Controller|syncPantalla|t23|Add1~18  ))
// \VGA_Controller|syncPantalla|t23|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[22][2]~q ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[22][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t23|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t23|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t23|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t23|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t23|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t23|Add1~21 .lut_mask = 64'h00000033000033CC;
defparam \VGA_Controller|syncPantalla|t23|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y73_N38
dffeas \Ram|ram_Out[22][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2635_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[22][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[22][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t23|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t23|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[22][3]~q ) ) + ( \VGA_Controller|syncPantalla|t23|Add1~23  ) + ( \VGA_Controller|syncPantalla|t23|Add1~22  ))
// \VGA_Controller|syncPantalla|t23|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[22][3]~q ) ) + ( \VGA_Controller|syncPantalla|t23|Add1~23  ) + ( \VGA_Controller|syncPantalla|t23|Add1~22  ))
// \VGA_Controller|syncPantalla|t23|Add1~27  = SHARE((\Ram|ram_Out[22][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[22][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t23|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t23|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t23|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t23|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t23|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t23|Add1~25 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t23|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y73_N23
dffeas \Ram|ram_Out[22][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2639_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[22][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[22][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t23|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t23|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[22][4]~q ) ) + ( \VGA_Controller|syncPantalla|t23|Add1~27  ) + ( \VGA_Controller|syncPantalla|t23|Add1~26  ))
// \VGA_Controller|syncPantalla|t23|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[22][4]~q ) ) + ( \VGA_Controller|syncPantalla|t23|Add1~27  ) + ( \VGA_Controller|syncPantalla|t23|Add1~26  ))
// \VGA_Controller|syncPantalla|t23|Add1~31  = SHARE((\Ram|ram_Out[22][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[22][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t23|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t23|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t23|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t23|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t23|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t23|Add1~29 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t23|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y73_N17
dffeas \Ram|ram_Out[22][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2643_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[22][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[22][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t23|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t23|Add1~33_sumout  = SUM(( !\Ram|ram_Out[22][5]~q  $ (\VGA_Controller|syncPantalla|Y0 [9]) ) + ( \VGA_Controller|syncPantalla|t23|Add1~31  ) + ( \VGA_Controller|syncPantalla|t23|Add1~30  ))
// \VGA_Controller|syncPantalla|t23|Add1~34  = CARRY(( !\Ram|ram_Out[22][5]~q  $ (\VGA_Controller|syncPantalla|Y0 [9]) ) + ( \VGA_Controller|syncPantalla|t23|Add1~31  ) + ( \VGA_Controller|syncPantalla|t23|Add1~30  ))
// \VGA_Controller|syncPantalla|t23|Add1~35  = SHARE((\VGA_Controller|syncPantalla|Y0 [9]) # (\Ram|ram_Out[22][5]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[22][5]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t23|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t23|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t23|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t23|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t23|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t23|Add1~33 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t23|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y73_N29
dffeas \Ram|ram_Out[22][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2645_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[22][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[22][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t23|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t23|Add1~37_sumout  = SUM(( !\Ram|ram_Out[22][6]~q  ) + ( \VGA_Controller|syncPantalla|t23|Add1~35  ) + ( \VGA_Controller|syncPantalla|t23|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[22][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t23|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t23|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t23|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t23|Add1~37 .lut_mask = 64'h000000000000FF00;
defparam \VGA_Controller|syncPantalla|t23|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X41_Y73_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t23|Add1~37_sumout ,\VGA_Controller|syncPantalla|t23|Add1~33_sumout ,\VGA_Controller|syncPantalla|t23|Add1~29_sumout ,\VGA_Controller|syncPantalla|t23|Add1~25_sumout ,\VGA_Controller|syncPantalla|t23|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t23|Add1~17_sumout ,\VGA_Controller|syncPantalla|t23|Add1~13_sumout ,\VGA_Controller|syncPantalla|t23|Add1~9_sumout ,\VGA_Controller|syncPantalla|t23|Add1~5_sumout ,\VGA_Controller|syncPantalla|t23|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t23|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init4 = "0000007F39CB4C200000000000000000000DBC0000000708421044213800000001084210042108000000008842138421040000000FE586167E000000078217E739CE7200000000000C34E23B70000000000006FF5AC6300000000000011DB8C630000000000007E739CE720000000000019CC631BE630800000007E426665E00000000000F318C6BF600000000C217E739CE5E0000000798C7B5AD6B76000000000007E739CE5E000000000006B5AD6B7600000000000D6B5AD7FA0000000000038842108421180000000EB5AE735AC6700001DAD0842108420084000000038842108C01080000000EB5AD6BDAC6700003B217E739CE5E00000000000F318C67";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "98D69800000007E718FE5E000000000007E739CB4E108C00000007E718C65E000000000007B5AD6B5CC67000000007E739785C000000000000000000000008C6003E0000000000000000000000000000000CB4C200000384210842109C00000000042333B988000000000398C6318C631C0000000FE30C30831C7C00000003884211DB8C600000000C61A7108EDC6000000006B7FAD6318C60000000011DB8C6318C6000000007E739CE739CE400000003884210852D7C00000007E72109999CBC0000000EB5AD6BDAD6FC00000217EF79CE739CBC0000000F318C63DAD6FC00000007E739CE739CBC0000000CE739CEFFFEE40000000C6318C6BFFEE0000000";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0FB58C6318C6780000000EB5AD739AD6F40000000767390842108C0000000388421084211C0000000CE739CFF39CE4000000033739DE31869C0000000F318C6398C6FC0000000FB58C6398C6FC0000000F35AD6B5AD6F800000003B718C631869C0000000FB5AD6BDAD6FC0000000CE739FE72D30800000007E37BDEF39CBC00000001080210839CBC0000000618410844660000000000000F001E00000000000084466184108000000003084000042000000000000840000420000000000704210BF39CBC00000007E739CBF39CBC0000000318C610421CFC00000007E739CFF1861800000007E4210FF18C7C000000018421FE5A718400000007E42109C21C";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "BC0000000FE70C30821CBC0000000788421084E30800000007E73DFEF39CBC00000008618610420000000000010800000000000000000000007800000000000061084000000000000000000042788400000000000001A7F9DA0000000000030821084211180000000088C6318C61040000000000000000C318C0000007E739DBCCD69800000008E5861073800000000427E6210BF18CBC42000006B7ED6B7ED680000000000000000056B5A00000010802108E7388000000000000000000000000000008C67BFFF000000000007FEF798C20000000000000ADFB4A00000000000003F8C60000000000000000CCFB0C0000000000000041F8440000000000011D";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "E2108421080000000108421084F3880000006788EF1084F3880000000FFFFF00000000000000FC84CDCE5A6665E0000001084213B5AD3C00000006B40D6B5AD6B40000000008EF1084F3880000000004233FCE308400000008639EF7FDEE62000000010B47E9F421000000018EF5AC6318F63C0000000E79C6318C731C0000000109E23B5AD69C000000076739CB8C208C00FFFFFFE257BCB1FFFFFF0000001DA8434E000000FFFFFFFFB8C77FFFFFFF00000000473880000000000003884FFFDE710000000003885DEF4E71000000000008CFFBCC20000000000119FFFFFED00000000007FFFDC7FFAFBC00000007C212BC21583C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y75_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t23|Add1~37_sumout ,\VGA_Controller|syncPantalla|t23|Add1~33_sumout ,\VGA_Controller|syncPantalla|t23|Add1~29_sumout ,\VGA_Controller|syncPantalla|t23|Add1~25_sumout ,\VGA_Controller|syncPantalla|t23|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t23|Add1~17_sumout ,\VGA_Controller|syncPantalla|t23|Add1~13_sumout ,\VGA_Controller|syncPantalla|t23|Add1~9_sumout ,\VGA_Controller|syncPantalla|t23|Add1~5_sumout ,\VGA_Controller|syncPantalla|t23|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t23|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000018421108000000000000000000000208000000001084218842000000000210842008421000000003108420084218000000030800210C00000001082308421084000000000001888420860000000000011CE718C6000000000002104318C600000000000110842108000000000002080000080000000000020884008800000000000000001088000000018842108421040000000000020842108800000000000208421088000000000001084210880000000000039CE739C400000000000210842108421000000001088421040000000104210842108C010800000002108421080210000000010842108800000001084210842104000000000000000000";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00021000000002080030880000000000011084210842100000000208000088000000000002084211080000000000011084210800000000000000000000001000000E0000000000000000000000000000000110800000021084210842100000000108C42000000000000002000000000010000000038C200108219C0000000210842104318C000000018C442108218C0000000108E738C6318C00000002104318C6318C000000020842108421080000000210842108539C000000020842210021100000000108422104211000000C421842108421100000000000000104211000000002084210842110000000010842318C2108000000018C6319CE718C000000";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "030840000000000000000108442108210800000002108421084218000000021084210842100000000108421184210800000003084230002110000000000000210821180000000308402108211800000002104210842210000000020840000021100000000208421104211000000001084230844200000000020086318421100000000210042108211000000000008411080000000000000006000C0000000000011080000841000000000010800008400000000000108000084000000000021042118421100000000208421104211000000000000021042118000000020842110000100000000208421100001800000003108431084210000000020842110421";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "100000000308000108211000000003108421084210000000020842118C21100000000000002104200000000002100000000000000000000000300000000000000210800000000000000000008431080000000000000044390400000000000010842108420000000002100000000210000000000000000000000000000110842088421000000001080021042000000008420842110021108400000210C4210C4200000000000000000001084000000210042108421000000000000000000000000000000084210C60000000000018C421080000000000000002388000000000000000C00000000000000000000030000000000000000084310800000000000210";
defparam \VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C42108421000000002108421086210000000031086210862100000000318C60000000000000041108410884008800000039CE739CE739C00000001080210842108000000001086210862100000000108C6318C6308400000000000218800000000000210E4190E4200000000010C6318C6719C0000000000000000719C0000000210C420842110000000021084210463180039CE738CA52946739CE70000001042108800000039CE739C6318CE739CE700000000842100000000000002108639CC420000000002108318C8420000000000008431080000000000001086318C4000000000031CE319CE7398000000030425284210980000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N45
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t23|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t23|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (!\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 
// ))) # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (\VGA_Controller|syncPantalla|X0 [2]))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( 
// (!\VGA_Controller|syncPantalla|X0 [0] & (!\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|X0 [0] & 
// ((((\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\VGA_Controller|syncPantalla|X0 [2]))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [0]),
	.datab(!\VGA_Controller|syncPantalla|X0 [2]),
	.datac(!\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(!\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t23|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t23|Mux0~4 .lut_mask = 64'h195D1919195D5D5D;
defparam \VGA_Controller|syncPantalla|t23|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t23|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t23|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t23|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0 [2] & 
// (((!\VGA_Controller|syncPantalla|t23|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|t23|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0 [2] & (((\VGA_Controller|syncPantalla|t23|Mux0~4_combout )))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|t23|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\VGA_Controller|syncPantalla|t23|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\VGA_Controller|syncPantalla|X0 [2]),
	.datac(!\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t23|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t23|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t23|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t23|Mux0~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \VGA_Controller|syncPantalla|t23|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y73_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t23|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t23|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t23|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|t9|pixel~0_combout  & (\VGA_Controller|syncPantalla|X0 [8] & 
// \VGA_Controller|syncPantalla|t23|pixel~0_combout ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|X0 [8]),
	.datad(!\VGA_Controller|syncPantalla|t23|pixel~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|t23|Mux0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t23|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t23|pixel~1 .lut_mask = 64'h0000000100000001;
defparam \VGA_Controller|syncPantalla|t23|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y73_N50
dffeas \VGA_Controller|syncPantalla|t23|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t23|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t23|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t23|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t23|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t19|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t19|pixel~0_combout  = ( \VGA_Controller|syncPantalla|t20|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [3]) # (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ) 
// ) ) ) # ( !\VGA_Controller|syncPantalla|t20|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & !\VGA_Controller|syncPantalla|X0 [3]) ) ) ) # ( 
// \VGA_Controller|syncPantalla|t20|pixel~0_combout  & ( !\VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [3]) # (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t20|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t3|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t19|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t19|pixel~0 .lut_mask = 64'h000077778888DDDD;
defparam \VGA_Controller|syncPantalla|t19|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t19|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t19|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t19|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t19|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t19|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t19|Add1~42 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t19|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t19|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t19|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t19|Add1~43  ) + ( \VGA_Controller|syncPantalla|t19|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t19|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t19|Add1~43  ) + ( \VGA_Controller|syncPantalla|t19|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t19|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t19|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t19|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t19|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t19|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t19|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t19|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t19|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t19|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t19|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t19|Add1~3  ) + ( \VGA_Controller|syncPantalla|t19|Add1~2  ))
// \VGA_Controller|syncPantalla|t19|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t19|Add1~3  ) + ( \VGA_Controller|syncPantalla|t19|Add1~2  ))
// \VGA_Controller|syncPantalla|t19|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t19|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t19|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t19|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t19|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t19|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t19|Add1~5 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t19|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t19|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t19|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t19|Add1~7  ) + ( \VGA_Controller|syncPantalla|t19|Add1~6  ))
// \VGA_Controller|syncPantalla|t19|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t19|Add1~7  ) + ( \VGA_Controller|syncPantalla|t19|Add1~6  ))
// \VGA_Controller|syncPantalla|t19|Add1~11  = SHARE(GND)

	.dataa(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t19|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t19|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t19|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t19|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t19|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t19|Add1~9 .lut_mask = 64'h0000000000005555;
defparam \VGA_Controller|syncPantalla|t19|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N54
cyclonev_lcell_comb \Ram|ram_Out[18][0]~feeder (
// Equation(s):
// \Ram|ram_Out[18][0]~feeder_combout  = ( \Ram|ram~2625_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2625_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[18][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[18][0]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[18][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[18][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N51
cyclonev_lcell_comb \Ram|Decoder0~8 (
// Equation(s):
// \Ram|Decoder0~8_combout  = ( \Ram|ram~2646_combout  & ( \Ram|Add0~13_sumout  & ( (\Ram|ram~2626_combout  & (!\Ram|Add0~21_sumout  & (!\Ram|Add0~33_sumout  & !\Ram|Add0~25_sumout ))) ) ) )

	.dataa(!\Ram|ram~2626_combout ),
	.datab(!\Ram|Add0~21_sumout ),
	.datac(!\Ram|Add0~33_sumout ),
	.datad(!\Ram|Add0~25_sumout ),
	.datae(!\Ram|ram~2646_combout ),
	.dataf(!\Ram|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~8 .extended_lut = "off";
defparam \Ram|Decoder0~8 .lut_mask = 64'h0000000000004000;
defparam \Ram|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N56
dffeas \Ram|ram_Out[18][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[18][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[18][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[18][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t19|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t19|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[18][0]~q ) ) + ( \VGA_Controller|syncPantalla|t19|Add1~11  ) + ( \VGA_Controller|syncPantalla|t19|Add1~10  ))
// \VGA_Controller|syncPantalla|t19|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[18][0]~q ) ) + ( \VGA_Controller|syncPantalla|t19|Add1~11  ) + ( \VGA_Controller|syncPantalla|t19|Add1~10  ))
// \VGA_Controller|syncPantalla|t19|Add1~15  = SHARE((\Ram|ram_Out[18][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datad(!\Ram|ram_Out[18][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t19|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t19|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t19|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t19|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t19|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t19|Add1~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t19|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N45
cyclonev_lcell_comb \Ram|ram_Out[18][1]~feeder (
// Equation(s):
// \Ram|ram_Out[18][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[18][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[18][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[18][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[18][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N47
dffeas \Ram|ram_Out[18][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[18][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[18][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[18][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t19|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t19|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[18][1]~q ) ) + ( \VGA_Controller|syncPantalla|t19|Add1~15  ) + ( \VGA_Controller|syncPantalla|t19|Add1~14  ))
// \VGA_Controller|syncPantalla|t19|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[18][1]~q ) ) + ( \VGA_Controller|syncPantalla|t19|Add1~15  ) + ( \VGA_Controller|syncPantalla|t19|Add1~14  ))
// \VGA_Controller|syncPantalla|t19|Add1~19  = SHARE((\Ram|ram_Out[18][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[18][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t19|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t19|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t19|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t19|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t19|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t19|Add1~17 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t19|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N36
cyclonev_lcell_comb \Ram|ram_Out[18][2]~feeder (
// Equation(s):
// \Ram|ram_Out[18][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[18][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[18][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[18][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[18][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N38
dffeas \Ram|ram_Out[18][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[18][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[18][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[18][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t19|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t19|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[18][2]~q ) ) + ( \VGA_Controller|syncPantalla|t19|Add1~19  ) + ( \VGA_Controller|syncPantalla|t19|Add1~18  ))
// \VGA_Controller|syncPantalla|t19|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[18][2]~q ) ) + ( \VGA_Controller|syncPantalla|t19|Add1~19  ) + ( \VGA_Controller|syncPantalla|t19|Add1~18  ))
// \VGA_Controller|syncPantalla|t19|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[18][2]~q ))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[18][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t19|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t19|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t19|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t19|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t19|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t19|Add1~21 .lut_mask = 64'h00000055000055AA;
defparam \VGA_Controller|syncPantalla|t19|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X39_Y67_N49
dffeas \Ram|ram_Out[18][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2635_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[18][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[18][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t19|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t19|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[18][3]~q ) ) + ( \VGA_Controller|syncPantalla|t19|Add1~23  ) + ( \VGA_Controller|syncPantalla|t19|Add1~22  ))
// \VGA_Controller|syncPantalla|t19|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[18][3]~q ) ) + ( \VGA_Controller|syncPantalla|t19|Add1~23  ) + ( \VGA_Controller|syncPantalla|t19|Add1~22  ))
// \VGA_Controller|syncPantalla|t19|Add1~27  = SHARE((\Ram|ram_Out[18][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[18][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t19|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t19|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t19|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t19|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t19|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t19|Add1~25 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t19|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N39
cyclonev_lcell_comb \Ram|ram_Out[18][4]~feeder (
// Equation(s):
// \Ram|ram_Out[18][4]~feeder_combout  = ( \Ram|ram~2639_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[18][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[18][4]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[18][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[18][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N40
dffeas \Ram|ram_Out[18][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[18][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[18][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[18][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t19|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t19|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[18][4]~q ) ) + ( \VGA_Controller|syncPantalla|t19|Add1~27  ) + ( \VGA_Controller|syncPantalla|t19|Add1~26  ))
// \VGA_Controller|syncPantalla|t19|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[18][4]~q ) ) + ( \VGA_Controller|syncPantalla|t19|Add1~27  ) + ( \VGA_Controller|syncPantalla|t19|Add1~26  ))
// \VGA_Controller|syncPantalla|t19|Add1~31  = SHARE((\Ram|ram_Out[18][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datad(!\Ram|ram_Out[18][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t19|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t19|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t19|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t19|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t19|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t19|Add1~29 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t19|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N42
cyclonev_lcell_comb \Ram|ram_Out[18][5]~feeder (
// Equation(s):
// \Ram|ram_Out[18][5]~feeder_combout  = ( \Ram|ram~2643_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[18][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[18][5]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[18][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[18][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N44
dffeas \Ram|ram_Out[18][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[18][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[18][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[18][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t19|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t19|Add1~33_sumout  = SUM(( !\Ram|ram_Out[18][5]~q  $ (\VGA_Controller|syncPantalla|Y0 [9]) ) + ( \VGA_Controller|syncPantalla|t19|Add1~31  ) + ( \VGA_Controller|syncPantalla|t19|Add1~30  ))
// \VGA_Controller|syncPantalla|t19|Add1~34  = CARRY(( !\Ram|ram_Out[18][5]~q  $ (\VGA_Controller|syncPantalla|Y0 [9]) ) + ( \VGA_Controller|syncPantalla|t19|Add1~31  ) + ( \VGA_Controller|syncPantalla|t19|Add1~30  ))
// \VGA_Controller|syncPantalla|t19|Add1~35  = SHARE((\VGA_Controller|syncPantalla|Y0 [9]) # (\Ram|ram_Out[18][5]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[18][5]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t19|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t19|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t19|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t19|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t19|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t19|Add1~33 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t19|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N57
cyclonev_lcell_comb \Ram|ram_Out[18][6]~feeder (
// Equation(s):
// \Ram|ram_Out[18][6]~feeder_combout  = ( \Ram|ram~2645_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2645_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[18][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[18][6]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[18][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[18][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y67_N59
dffeas \Ram|ram_Out[18][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[18][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[18][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[18][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y67_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t19|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t19|Add1~37_sumout  = SUM(( !\Ram|ram_Out[18][6]~q  ) + ( \VGA_Controller|syncPantalla|t19|Add1~35  ) + ( \VGA_Controller|syncPantalla|t19|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[18][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t19|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t19|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t19|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t19|Add1~37 .lut_mask = 64'h000000000000FF00;
defparam \VGA_Controller|syncPantalla|t19|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X38_Y67_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t19|Add1~37_sumout ,\VGA_Controller|syncPantalla|t19|Add1~33_sumout ,\VGA_Controller|syncPantalla|t19|Add1~29_sumout ,\VGA_Controller|syncPantalla|t19|Add1~25_sumout ,\VGA_Controller|syncPantalla|t19|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t19|Add1~17_sumout ,\VGA_Controller|syncPantalla|t19|Add1~13_sumout ,\VGA_Controller|syncPantalla|t19|Add1~9_sumout ,\VGA_Controller|syncPantalla|t19|Add1~5_sumout ,\VGA_Controller|syncPantalla|t19|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t19|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init4 = "0000007F39CB4C200000000000000000000DBC0000000708421044213800000001084210042108000000008842138421040000000FE586167E000000078217E739CE7200000000000C34E23B70000000000006FF5AC6300000000000011DB8C630000000000007E739CE720000000000019CC631BE630800000007E426665E00000000000F318C6BF600000000C217E739CE5E0000000798C7B5AD6B76000000000007E739CE5E000000000006B5AD6B7600000000000D6B5AD7FA0000000000038842108421180000000EB5AE735AC6700001DAD0842108420084000000038842108C01080000000EB5AD6BDAC6700003B217E739CE5E00000000000F318C67";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "98D69800000007E718FE5E000000000007E739CB4E108C00000007E718C65E000000000007B5AD6B5CC67000000007E739785C000000000000000000000008C6003E0000000000000000000000000000000CB4C200000384210842109C00000000042333B988000000000398C6318C631C0000000FE30C30831C7C00000003884211DB8C600000000C61A7108EDC6000000006B7FAD6318C60000000011DB8C6318C6000000007E739CE739CE400000003884210852D7C00000007E72109999CBC0000000EB5AD6BDAD6FC00000217EF79CE739CBC0000000F318C63DAD6FC00000007E739CE739CBC0000000CE739CEFFFEE40000000C6318C6BFFEE0000000";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0FB58C6318C6780000000EB5AD739AD6F40000000767390842108C0000000388421084211C0000000CE739CFF39CE4000000033739DE31869C0000000F318C6398C6FC0000000FB58C6398C6FC0000000F35AD6B5AD6F800000003B718C631869C0000000FB5AD6BDAD6FC0000000CE739FE72D30800000007E37BDEF39CBC00000001080210839CBC0000000618410844660000000000000F001E00000000000084466184108000000003084000042000000000000840000420000000000704210BF39CBC00000007E739CBF39CBC0000000318C610421CFC00000007E739CFF1861800000007E4210FF18C7C000000018421FE5A718400000007E42109C21C";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "BC0000000FE70C30821CBC0000000788421084E30800000007E73DFEF39CBC00000008618610420000000000010800000000000000000000007800000000000061084000000000000000000042788400000000000001A7F9DA0000000000030821084211180000000088C6318C61040000000000000000C318C0000007E739DBCCD69800000008E5861073800000000427E6210BF18CBC42000006B7ED6B7ED680000000000000000056B5A00000010802108E7388000000000000000000000000000008C67BFFF000000000007FEF798C20000000000000ADFB4A00000000000003F8C60000000000000000CCFB0C0000000000000041F8440000000000011D";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "E2108421080000000108421084F3880000006788EF1084F3880000000FFFFF00000000000000FC84CDCE5A6665E0000001084213B5AD3C00000006B40D6B5AD6B40000000008EF1084F3880000000004233FCE308400000008639EF7FDEE62000000010B47E9F421000000018EF5AC6318F63C0000000E79C6318C731C0000000109E23B5AD69C000000076739CB8C208C00FFFFFFE257BCB1FFFFFF0000001DA8434E000000FFFFFFFFB8C77FFFFFFF00000000473880000000000003884FFFDE710000000003885DEF4E71000000000008CFFBCC20000000000119FFFFFED00000000007FFFDC7FFAFBC00000007C212BC21583C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y67_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t19|Add1~37_sumout ,\VGA_Controller|syncPantalla|t19|Add1~33_sumout ,\VGA_Controller|syncPantalla|t19|Add1~29_sumout ,\VGA_Controller|syncPantalla|t19|Add1~25_sumout ,\VGA_Controller|syncPantalla|t19|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t19|Add1~17_sumout ,\VGA_Controller|syncPantalla|t19|Add1~13_sumout ,\VGA_Controller|syncPantalla|t19|Add1~9_sumout ,\VGA_Controller|syncPantalla|t19|Add1~5_sumout ,\VGA_Controller|syncPantalla|t19|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t19|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000018421108000000000000000000000208000000001084218842000000000210842008421000000003108420084218000000030800210C00000001082308421084000000000001888420860000000000011CE718C6000000000002104318C600000000000110842108000000000002080000080000000000020884008800000000000000001088000000018842108421040000000000020842108800000000000208421088000000000001084210880000000000039CE739C400000000000210842108421000000001088421040000000104210842108C010800000002108421080210000000010842108800000001084210842104000000000000000000";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00021000000002080030880000000000011084210842100000000208000088000000000002084211080000000000011084210800000000000000000000001000000E0000000000000000000000000000000110800000021084210842100000000108C42000000000000002000000000010000000038C200108219C0000000210842104318C000000018C442108218C0000000108E738C6318C00000002104318C6318C000000020842108421080000000210842108539C000000020842210021100000000108422104211000000C421842108421100000000000000104211000000002084210842110000000010842318C2108000000018C6319CE718C000000";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "030840000000000000000108442108210800000002108421084218000000021084210842100000000108421184210800000003084230002110000000000000210821180000000308402108211800000002104210842210000000020840000021100000000208421104211000000001084230844200000000020086318421100000000210042108211000000000008411080000000000000006000C0000000000011080000841000000000010800008400000000000108000084000000000021042118421100000000208421104211000000000000021042118000000020842110000100000000208421100001800000003108431084210000000020842110421";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "100000000308000108211000000003108421084210000000020842118C21100000000000002104200000000002100000000000000000000000300000000000000210800000000000000000008431080000000000000044390400000000000010842108420000000002100000000210000000000000000000000000000110842088421000000001080021042000000008420842110021108400000210C4210C4200000000000000000001084000000210042108421000000000000000000000000000000084210C60000000000018C421080000000000000002388000000000000000C00000000000000000000030000000000000000084310800000000000210";
defparam \VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C42108421000000002108421086210000000031086210862100000000318C60000000000000041108410884008800000039CE739CE739C00000001080210842108000000001086210862100000000108C6318C6308400000000000218800000000000210E4190E4200000000010C6318C6719C0000000000000000719C0000000210C420842110000000021084210463180039CE738CA52946739CE70000001042108800000039CE739C6318CE739CE700000000842100000000000002108639CC420000000002108318C8420000000000008431080000000000001086318C4000000000031CE319CE7398000000030425284210980000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t19|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t19|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|X0 [0] & 
// (((\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )))) # (\VGA_Controller|syncPantalla|X0 [0] & (\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout )))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|X0 [0]))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & (((!\VGA_Controller|syncPantalla|X0 [0] & 
// (\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\VGA_Controller|syncPantalla|X0 [0] & ((\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|X0 [0]))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [2]),
	.datab(!\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(!\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|X0 [0]),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(!\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t19|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t19|Mux0~4 .lut_mask = 64'h0A770A550A770AFF;
defparam \VGA_Controller|syncPantalla|t19|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t19|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t19|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t19|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0 [2] & 
// (((!\VGA_Controller|syncPantalla|t19|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|t19|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t19|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & (((!\VGA_Controller|syncPantalla|t19|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\VGA_Controller|syncPantalla|t19|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [2]),
	.datab(!\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t19|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t19|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t19|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t19|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \VGA_Controller|syncPantalla|t19|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t19|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t19|pixel~1_combout  = ( !\VGA_Controller|syncPantalla|t19|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t19|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [8] & (!\VGA_Controller|syncPantalla|X0 [7] & 
// (\VGA_Controller|syncPantalla|t9|pixel~0_combout  & \VGA_Controller|syncPantalla|t20|pixel~0_combout ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [8]),
	.datab(!\VGA_Controller|syncPantalla|X0 [7]),
	.datac(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|t20|pixel~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|t19|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t19|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t19|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t19|pixel~1 .lut_mask = 64'h0000000000040000;
defparam \VGA_Controller|syncPantalla|t19|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y67_N14
dffeas \VGA_Controller|syncPantalla|t19|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t19|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t19|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t19|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t19|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~7 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~7_combout  = ( !\VGA_Controller|syncPantalla|t23|pixel~q  & ( !\VGA_Controller|syncPantalla|t19|pixel~q  & ( (!\VGA_Controller|syncPantalla|t22|pixel~q  & (!\VGA_Controller|syncPantalla|t24|pixel~q  & 
// (!\VGA_Controller|syncPantalla|t20|pixel~q  & !\VGA_Controller|syncPantalla|t21|pixel~q ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t22|pixel~q ),
	.datab(!\VGA_Controller|syncPantalla|t24|pixel~q ),
	.datac(!\VGA_Controller|syncPantalla|t20|pixel~q ),
	.datad(!\VGA_Controller|syncPantalla|t21|pixel~q ),
	.datae(!\VGA_Controller|syncPantalla|t23|pixel~q ),
	.dataf(!\VGA_Controller|syncPantalla|t19|pixel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~7 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~7 .lut_mask = 64'h8000000000000000;
defparam \VGA_Controller|syncPantalla|always2~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y70_N32
dffeas \VGA_Controller|syncPantalla|X0[6] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(gnd),
	.asdata(\VGA_Controller|syncPantalla|Add0~25_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\VGA_Controller|syncPantalla|LessThan0~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|X0 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|X0[6] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|X0[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [3] & ( \VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [5] & (\VGA_Controller|syncPantalla|X0 [6] & 
// \VGA_Controller|syncPantalla|X0 [4])) ) ) ) # ( \VGA_Controller|syncPantalla|X0 [3] & ( !\VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [5] & (\VGA_Controller|syncPantalla|X0 [6] & \VGA_Controller|syncPantalla|X0 
// [4])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [6]),
	.datad(!\VGA_Controller|syncPantalla|X0 [4]),
	.datae(!\VGA_Controller|syncPantalla|X0 [3]),
	.dataf(!\VGA_Controller|syncPantalla|t8|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t8|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t8|pixel~0 .lut_mask = 64'h0000000500050000;
defparam \VGA_Controller|syncPantalla|t8|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t8|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t8|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t8|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t8|Add1~42 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t8|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t8|Add1~43  ) + ( \VGA_Controller|syncPantalla|t8|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t8|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t8|Add1~43  ) + ( \VGA_Controller|syncPantalla|t8|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t8|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t8|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t8|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t8|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t8|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t8|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t8|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t8|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t8|Add1~3  ) + ( \VGA_Controller|syncPantalla|t8|Add1~2  ))
// \VGA_Controller|syncPantalla|t8|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t8|Add1~3  ) + ( \VGA_Controller|syncPantalla|t8|Add1~2  ))
// \VGA_Controller|syncPantalla|t8|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t8|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t8|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t8|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t8|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t8|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t8|Add1~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t8|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t8|Add1~7  ) + ( \VGA_Controller|syncPantalla|t8|Add1~6  ))
// \VGA_Controller|syncPantalla|t8|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t8|Add1~7  ) + ( \VGA_Controller|syncPantalla|t8|Add1~6  ))
// \VGA_Controller|syncPantalla|t8|Add1~11  = SHARE(GND)

	.dataa(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t8|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t8|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t8|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t8|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t8|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t8|Add1~9 .lut_mask = 64'h0000000000005555;
defparam \VGA_Controller|syncPantalla|t8|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N36
cyclonev_lcell_comb \Ram|ram_Out[7][0]~feeder (
// Equation(s):
// \Ram|ram_Out[7][0]~feeder_combout  = ( \Ram|ram~2625_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2625_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[7][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[7][0]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[7][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[7][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y69_N48
cyclonev_lcell_comb \Ram|Decoder0~36 (
// Equation(s):
// \Ram|Decoder0~36_combout  = ( \Ram|ram~2626_combout  & ( \Ram|Decoder0~11_combout  & ( (\Ram|Decoder0~18_combout  & (!\Ram|Add0~33_sumout  & \Ram|Add0~29_sumout )) ) ) )

	.dataa(!\Ram|Decoder0~18_combout ),
	.datab(gnd),
	.datac(!\Ram|Add0~33_sumout ),
	.datad(!\Ram|Add0~29_sumout ),
	.datae(!\Ram|ram~2626_combout ),
	.dataf(!\Ram|Decoder0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~36 .extended_lut = "off";
defparam \Ram|Decoder0~36 .lut_mask = 64'h0000000000000050;
defparam \Ram|Decoder0~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N38
dffeas \Ram|ram_Out[7][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[7][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[7][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[7][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[7][0]~q ) ) + ( \VGA_Controller|syncPantalla|t8|Add1~11  ) + ( \VGA_Controller|syncPantalla|t8|Add1~10  ))
// \VGA_Controller|syncPantalla|t8|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[7][0]~q ) ) + ( \VGA_Controller|syncPantalla|t8|Add1~11  ) + ( \VGA_Controller|syncPantalla|t8|Add1~10  ))
// \VGA_Controller|syncPantalla|t8|Add1~15  = SHARE((\Ram|ram_Out[7][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Ram|ram_Out[7][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t8|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t8|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t8|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t8|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t8|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t8|Add1~13 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t8|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N45
cyclonev_lcell_comb \Ram|ram_Out[7][1]~feeder (
// Equation(s):
// \Ram|ram_Out[7][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[7][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[7][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[7][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[7][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N47
dffeas \Ram|ram_Out[7][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[7][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[7][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[7][1]~q ) ) + ( \VGA_Controller|syncPantalla|t8|Add1~15  ) + ( \VGA_Controller|syncPantalla|t8|Add1~14  ))
// \VGA_Controller|syncPantalla|t8|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[7][1]~q ) ) + ( \VGA_Controller|syncPantalla|t8|Add1~15  ) + ( \VGA_Controller|syncPantalla|t8|Add1~14  ))
// \VGA_Controller|syncPantalla|t8|Add1~19  = SHARE((\Ram|ram_Out[7][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datad(!\Ram|ram_Out[7][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t8|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t8|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t8|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t8|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t8|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t8|Add1~17 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t8|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N54
cyclonev_lcell_comb \Ram|ram_Out[7][2]~feeder (
// Equation(s):
// \Ram|ram_Out[7][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[7][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[7][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[7][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[7][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N56
dffeas \Ram|ram_Out[7][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[7][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[7][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[7][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[7][2]~q ) ) + ( \VGA_Controller|syncPantalla|t8|Add1~19  ) + ( \VGA_Controller|syncPantalla|t8|Add1~18  ))
// \VGA_Controller|syncPantalla|t8|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[7][2]~q ) ) + ( \VGA_Controller|syncPantalla|t8|Add1~19  ) + ( \VGA_Controller|syncPantalla|t8|Add1~18  ))
// \VGA_Controller|syncPantalla|t8|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[7][2]~q ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[7][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t8|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t8|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t8|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t8|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t8|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t8|Add1~21 .lut_mask = 64'h00000033000033CC;
defparam \VGA_Controller|syncPantalla|t8|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N48
cyclonev_lcell_comb \Ram|ram_Out[7][3]~feeder (
// Equation(s):
// \Ram|ram_Out[7][3]~feeder_combout  = ( \Ram|ram~2635_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[7][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[7][3]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[7][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[7][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N49
dffeas \Ram|ram_Out[7][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[7][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[7][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[7][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[7][3]~q ) ) + ( \VGA_Controller|syncPantalla|t8|Add1~23  ) + ( \VGA_Controller|syncPantalla|t8|Add1~22  ))
// \VGA_Controller|syncPantalla|t8|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[7][3]~q ) ) + ( \VGA_Controller|syncPantalla|t8|Add1~23  ) + ( \VGA_Controller|syncPantalla|t8|Add1~22  ))
// \VGA_Controller|syncPantalla|t8|Add1~27  = SHARE((\Ram|ram_Out[7][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[7][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t8|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t8|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t8|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t8|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t8|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t8|Add1~25 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t8|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N57
cyclonev_lcell_comb \Ram|ram_Out[7][4]~feeder (
// Equation(s):
// \Ram|ram_Out[7][4]~feeder_combout  = ( \Ram|ram~2639_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[7][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[7][4]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[7][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[7][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N59
dffeas \Ram|ram_Out[7][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[7][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[7][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[7][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[7][4]~q ) ) + ( \VGA_Controller|syncPantalla|t8|Add1~27  ) + ( \VGA_Controller|syncPantalla|t8|Add1~26  ))
// \VGA_Controller|syncPantalla|t8|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[7][4]~q ) ) + ( \VGA_Controller|syncPantalla|t8|Add1~27  ) + ( \VGA_Controller|syncPantalla|t8|Add1~26  ))
// \VGA_Controller|syncPantalla|t8|Add1~31  = SHARE((\Ram|ram_Out[7][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datad(!\Ram|ram_Out[7][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t8|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t8|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t8|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t8|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t8|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t8|Add1~29 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t8|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N42
cyclonev_lcell_comb \Ram|ram_Out[7][5]~feeder (
// Equation(s):
// \Ram|ram_Out[7][5]~feeder_combout  = ( \Ram|ram~2643_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[7][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[7][5]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[7][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[7][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N44
dffeas \Ram|ram_Out[7][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[7][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[7][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[7][5]~q ) ) + ( \VGA_Controller|syncPantalla|t8|Add1~31  ) + ( \VGA_Controller|syncPantalla|t8|Add1~30  ))
// \VGA_Controller|syncPantalla|t8|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[7][5]~q ) ) + ( \VGA_Controller|syncPantalla|t8|Add1~31  ) + ( \VGA_Controller|syncPantalla|t8|Add1~30  ))
// \VGA_Controller|syncPantalla|t8|Add1~35  = SHARE((\Ram|ram_Out[7][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datac(!\Ram|ram_Out[7][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t8|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t8|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t8|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t8|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t8|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t8|Add1~33 .lut_mask = 64'h00003F3F0000C3C3;
defparam \VGA_Controller|syncPantalla|t8|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N51
cyclonev_lcell_comb \Ram|ram_Out[7][6]~feeder (
// Equation(s):
// \Ram|ram_Out[7][6]~feeder_combout  = ( \Ram|ram~2645_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2645_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[7][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[7][6]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[7][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[7][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y69_N53
dffeas \Ram|ram_Out[7][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[7][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[7][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[7][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y69_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|Add1~37_sumout  = SUM(( !\Ram|ram_Out[7][6]~q  ) + ( \VGA_Controller|syncPantalla|t8|Add1~35  ) + ( \VGA_Controller|syncPantalla|t8|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[7][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t8|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t8|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t8|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t8|Add1~37 .lut_mask = 64'h000000000000F0F0;
defparam \VGA_Controller|syncPantalla|t8|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X26_Y69_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t8|Add1~37_sumout ,\VGA_Controller|syncPantalla|t8|Add1~33_sumout ,\VGA_Controller|syncPantalla|t8|Add1~29_sumout ,\VGA_Controller|syncPantalla|t8|Add1~25_sumout ,\VGA_Controller|syncPantalla|t8|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t8|Add1~17_sumout ,\VGA_Controller|syncPantalla|t8|Add1~13_sumout ,\VGA_Controller|syncPantalla|t8|Add1~9_sumout ,\VGA_Controller|syncPantalla|t8|Add1~5_sumout ,\VGA_Controller|syncPantalla|t8|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t8|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000078C63331000000000000000000000E58000000086318C3B18C400000000C6318C0318C60000000076318C4318C380000000F1810C33C00000006186F18C6318C0000000000019B98E1860000000000037F7B18C600000000000C70C318C600000000000B318C631800000000000E5A10843908400000000E199801B8000000000008000035B80000000798CE318C632C00000004000E18C631B800000000000E18C631B800000000000318C631B800000000000DEF7BDFCC00000000000E6318C6318C60000000031998C30C000000070C6318C6319C03180000000E6318C6300C600000000318C635980000000618CE318C632C000000000008000004";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "0046600000000E1800F1B800000000000B318C6338C6700000000E180001B800000000000E18C6333000000000000B318CE33000000000000000000000006210003E00000000000000000000000000000003331000000E318C6318C6700000000119DCC40000000000000E4210842108700000000F8C20861861FC0000000E6318C70C318C000000018CDCC638618C000000031BFBD8C6318C0000000C70C318C6318C0000000E18C6318C63180000000E6318C6319DFC0000000E18C6660063700000000318C6670C637000001CCE7AC6318C6370000000080000070C63700000000E18C6318C63700000000318C677BD6318000000018C631EFFF38C000000";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F1840000000400000000318CCC61863180000000C318C6318C6780000000E6318C6318C700000000318C6378C63180000000D18C6F0002370000000080000461023780000000F1840461023780000000C30C6318C66600000000E1840000023700000000E18C6370C63700000000318C6F18CCC400000000E039EF78C63700000000C6018C618637000000000430C3331000000000000001E003C00000000000333100430C30000000008630000318000000000006300003180000000000C30C6378C63700000000E18C6370C6370000000084210C30C63780000000E18C6370000600000000E18C6370000780000000F318CF319CE300000000E18C6370C63";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F1800861863700000000F6318C6318C600000000E18C6B79C6370000000000010C30C20000000000C600000000000000000000000F00000000000010C630000000000000000000318F63000000000000000DCFF0C000000000008618C6318CC4000000006621084210C30000000000000000008420000000B318CE5B0C660000000031810C30C20000000318E18C6370023731800000633CC633CC60000000000000000004318C000000C6018C639CE6000000000000000000000000000004318E73DE000000000007BDCE6310000000000000086F98800000000000003C000000000000000000200F020000000000000030CF33000000000000C73";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "D8C6318C600000000C6318C631EE600000010F639EC631EE600000000F7BDE00000000000001C3330C3199801B8000000DEF7BDEF7BDFC000000031806318C631800000000639EC631EE600000000119DEF7BDE718400000000010C7B100000000000C637C3F378C00000000031CE318C7F1FC0000000042108421F9FC0000000C63D8E18C63700000000C318C6625A77800FFFFFF8F3DEE47FFFFFF00000070C211B8000000FFFFFFFCE319FFFFFFFF000000031CE60000000000000E631EFFFDCC000000000E630739F9CC0000000000431CF731000000000008639EF7BCC0000000000F7FE71FFFBFF80000000F0439E84250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y70_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t8|Add1~37_sumout ,\VGA_Controller|syncPantalla|t8|Add1~33_sumout ,\VGA_Controller|syncPantalla|t8|Add1~29_sumout ,\VGA_Controller|syncPantalla|t8|Add1~25_sumout ,\VGA_Controller|syncPantalla|t8|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t8|Add1~17_sumout ,\VGA_Controller|syncPantalla|t8|Add1~13_sumout ,\VGA_Controller|syncPantalla|t8|Add1~9_sumout ,\VGA_Controller|syncPantalla|t8|Add1~5_sumout ,\VGA_Controller|syncPantalla|t8|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t8|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "0000001CC630C200000000000000000000030C0000000180000000000C0000000000000000000000000000000000C00000000000039861018E00000001C00198C6318C0000000000030C2008CC0000000000019CC6318C0000000000000466318C00000000000198C6318C0000000000000421084E108000000001980119860000000000038C6318CC00000000000198C6318600000001C6318C6318CC00000000000198C631860000000000018C6318CC00000000000318C631CE000000000000800000000004000000038C6318C6319C0000463000000000000000000000800000020000000000038C6318C6319C0000CC0198C631860000000000038C6319";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "C631840000000198C6398600000000000198C630C200000000000198C631860000000000018C6318C6319C0000000198C6180600000000000000000000000021000E000000000000000000000000000000030C2000000080000000000400000000000008CE6200000000008421084210840000000398C30800431C0000000080000046631800000003186100023318000000018CE6318C6318000000000466318C63180000000198C6318C63180000000080000000431C0000000198C00046630C000000038C6318C6319C0000000198C6318C630C000000038C6318C6319C0000000198C6318C630C0000000318C6318E73980000000318C6318E7398000000";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "038C6318C6319C000000038C6318C6319C0000000198C600000000000000008000000000040000000318C631CC6318000000008CC6318C6184000000038C6318C6319C000000038C6318C6319C000000038C6318C6319C000000008CC6318C6184000000038C6318C6319C0000000318C6398C30800000000198C6318C630C0000000000000000630C000000018400000011800000000000030006000000000000000118400000000000008000000000000000000000000000000000000001800000CC630C0000000198C630CC630C0000000084210000031C0000000198C631CC618400000001980001CC631C00000000000039861000000000019800004003";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "0C0000000398C30800030C000000018000000030800000000198C7398C630C0000000218610000000000000000000000000000000000000000180000000000001000000000000000000000000018000000000000000061384600000000000080000000000400000000002108421000000000000000000030842000000198C630C23184000000021861000C600000000001988000CC630C000000018CE318CE31800000000000000000118C600000000000000210800000000000000000000000000000002118CE7000000000001CE31842000000000000002338C200000000000000E63180000000000000002338C20000000000000000380000000000000004";
defparam \VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "60000000000000000000000000308000000011802300003080000000039CE7000000000000003300233186119860000000000000CC630C000000018C0318C6318C0000000000230000308000000000000009C200000000000218E739CE73988000000000C1384C0000000000639C6318C6318C000000039C610842108400000000006008C631840000000198C630C200000039CE739885290C739CE7000000046210C200000039CE739CE631CE739CE700000000010800000000000000800339C6100000000000800739C2100000000000002338C2000000000000046739CE3000000000019CE731CE638C0000000190842908520C0000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// (\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// (\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [0]),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t8|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t8|Mux0~4 .lut_mask = 64'h195D1919195D5D5D;
defparam \VGA_Controller|syncPantalla|t8|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y69_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t8|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// ((!\VGA_Controller|syncPantalla|t8|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\VGA_Controller|syncPantalla|t8|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t8|Mux0~4_combout 
// ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t8|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|t8|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t8|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t8|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t8|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t8|Mux0~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \VGA_Controller|syncPantalla|t8|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y69_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t8|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t8|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t9|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t8|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [7] & (!\VGA_Controller|syncPantalla|X0 [8] & 
// \VGA_Controller|syncPantalla|t8|pixel~0_combout )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [7]),
	.datab(!\VGA_Controller|syncPantalla|X0 [8]),
	.datac(!\VGA_Controller|syncPantalla|t8|pixel~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t8|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t8|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t8|pixel~1 .lut_mask = 64'h0000000000000404;
defparam \VGA_Controller|syncPantalla|t8|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y69_N37
dffeas \VGA_Controller|syncPantalla|t8|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t8|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t8|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t8|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t8|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t7|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t7|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [3] & ( \VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0 [5])) ) ) ) # ( \VGA_Controller|syncPantalla|X0 [3] & ( !\VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0 [5])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [3]),
	.dataf(!\VGA_Controller|syncPantalla|t3|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t7|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t7|pixel~0 .lut_mask = 64'h0000020201010000;
defparam \VGA_Controller|syncPantalla|t7|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t7|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t7|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t7|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t7|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t7|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t7|Add1~42 .lut_mask = 64'h000033330000CCCC;
defparam \VGA_Controller|syncPantalla|t7|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t7|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t7|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t7|Add1~43  ) + ( \VGA_Controller|syncPantalla|t7|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t7|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t7|Add1~43  ) + ( \VGA_Controller|syncPantalla|t7|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t7|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t7|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t7|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t7|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t7|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t7|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t7|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t7|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t7|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t7|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t7|Add1~3  ) + ( \VGA_Controller|syncPantalla|t7|Add1~2  ))
// \VGA_Controller|syncPantalla|t7|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t7|Add1~3  ) + ( \VGA_Controller|syncPantalla|t7|Add1~2  ))
// \VGA_Controller|syncPantalla|t7|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t7|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t7|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t7|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t7|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t7|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t7|Add1~5 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t7|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t7|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t7|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t7|Add1~7  ) + ( \VGA_Controller|syncPantalla|t7|Add1~6  ))
// \VGA_Controller|syncPantalla|t7|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t7|Add1~7  ) + ( \VGA_Controller|syncPantalla|t7|Add1~6  ))
// \VGA_Controller|syncPantalla|t7|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t7|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t7|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t7|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t7|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t7|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t7|Add1~9 .lut_mask = 64'h0000000000003333;
defparam \VGA_Controller|syncPantalla|t7|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N54
cyclonev_lcell_comb \Ram|ram_Out[6][0]~feeder (
// Equation(s):
// \Ram|ram_Out[6][0]~feeder_combout  = ( \Ram|ram~2625_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2625_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[6][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[6][0]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[6][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N33
cyclonev_lcell_comb \Ram|Decoder0~35 (
// Equation(s):
// \Ram|Decoder0~35_combout  = ( \Ram|Decoder0~26_combout  & ( \Ram|ram~2626_combout  & ( (!\Ram|Add0~33_sumout  & (\Ram|Decoder0~11_combout  & \Ram|Add0~29_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\Ram|Add0~33_sumout ),
	.datac(!\Ram|Decoder0~11_combout ),
	.datad(!\Ram|Add0~29_sumout ),
	.datae(!\Ram|Decoder0~26_combout ),
	.dataf(!\Ram|ram~2626_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~35 .extended_lut = "off";
defparam \Ram|Decoder0~35 .lut_mask = 64'h000000000000000C;
defparam \Ram|Decoder0~35 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y68_N56
dffeas \Ram|ram_Out[6][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[6][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[6][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t7|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t7|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[6][0]~q ) ) + ( \VGA_Controller|syncPantalla|t7|Add1~11  ) + ( \VGA_Controller|syncPantalla|t7|Add1~10  ))
// \VGA_Controller|syncPantalla|t7|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[6][0]~q ) ) + ( \VGA_Controller|syncPantalla|t7|Add1~11  ) + ( \VGA_Controller|syncPantalla|t7|Add1~10  ))
// \VGA_Controller|syncPantalla|t7|Add1~15  = SHARE((\Ram|ram_Out[6][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[6][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t7|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t7|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t7|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t7|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t7|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t7|Add1~13 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t7|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N45
cyclonev_lcell_comb \Ram|ram_Out[6][1]~feeder (
// Equation(s):
// \Ram|ram_Out[6][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[6][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[6][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y68_N47
dffeas \Ram|ram_Out[6][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[6][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t7|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t7|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[6][1]~q ) ) + ( \VGA_Controller|syncPantalla|t7|Add1~15  ) + ( \VGA_Controller|syncPantalla|t7|Add1~14  ))
// \VGA_Controller|syncPantalla|t7|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[6][1]~q ) ) + ( \VGA_Controller|syncPantalla|t7|Add1~15  ) + ( \VGA_Controller|syncPantalla|t7|Add1~14  ))
// \VGA_Controller|syncPantalla|t7|Add1~19  = SHARE((\Ram|ram_Out[6][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datad(!\Ram|ram_Out[6][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t7|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t7|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t7|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t7|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t7|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t7|Add1~17 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t7|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N48
cyclonev_lcell_comb \Ram|ram_Out[6][2]~feeder (
// Equation(s):
// \Ram|ram_Out[6][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[6][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[6][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y68_N50
dffeas \Ram|ram_Out[6][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[6][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t7|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t7|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[6][2]~q ) ) + ( \VGA_Controller|syncPantalla|t7|Add1~19  ) + ( \VGA_Controller|syncPantalla|t7|Add1~18  ))
// \VGA_Controller|syncPantalla|t7|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[6][2]~q ) ) + ( \VGA_Controller|syncPantalla|t7|Add1~19  ) + ( \VGA_Controller|syncPantalla|t7|Add1~18  ))
// \VGA_Controller|syncPantalla|t7|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[6][2]~q ))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datab(gnd),
	.datac(!\Ram|ram_Out[6][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t7|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t7|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t7|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t7|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t7|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t7|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA_Controller|syncPantalla|t7|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N36
cyclonev_lcell_comb \Ram|ram_Out[6][3]~feeder (
// Equation(s):
// \Ram|ram_Out[6][3]~feeder_combout  = ( \Ram|ram~2635_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[6][3]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[6][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y68_N38
dffeas \Ram|ram_Out[6][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[6][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t7|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t7|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[6][3]~q ) ) + ( \VGA_Controller|syncPantalla|t7|Add1~23  ) + ( \VGA_Controller|syncPantalla|t7|Add1~22  ))
// \VGA_Controller|syncPantalla|t7|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[6][3]~q ) ) + ( \VGA_Controller|syncPantalla|t7|Add1~23  ) + ( \VGA_Controller|syncPantalla|t7|Add1~22  ))
// \VGA_Controller|syncPantalla|t7|Add1~27  = SHARE((\Ram|ram_Out[6][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datad(!\Ram|ram_Out[6][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t7|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t7|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t7|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t7|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t7|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t7|Add1~25 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t7|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N51
cyclonev_lcell_comb \Ram|ram_Out[6][4]~feeder (
// Equation(s):
// \Ram|ram_Out[6][4]~feeder_combout  = ( \Ram|ram~2639_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[6][4]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[6][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y68_N53
dffeas \Ram|ram_Out[6][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[6][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t7|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t7|Add1~29_sumout  = SUM(( !\Ram|ram_Out[6][4]~q  $ (\VGA_Controller|syncPantalla|Y0 [8]) ) + ( \VGA_Controller|syncPantalla|t7|Add1~27  ) + ( \VGA_Controller|syncPantalla|t7|Add1~26  ))
// \VGA_Controller|syncPantalla|t7|Add1~30  = CARRY(( !\Ram|ram_Out[6][4]~q  $ (\VGA_Controller|syncPantalla|Y0 [8]) ) + ( \VGA_Controller|syncPantalla|t7|Add1~27  ) + ( \VGA_Controller|syncPantalla|t7|Add1~26  ))
// \VGA_Controller|syncPantalla|t7|Add1~31  = SHARE((\VGA_Controller|syncPantalla|Y0 [8]) # (\Ram|ram_Out[6][4]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[6][4]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t7|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t7|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t7|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t7|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t7|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t7|Add1~29 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t7|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N42
cyclonev_lcell_comb \Ram|ram_Out[6][5]~feeder (
// Equation(s):
// \Ram|ram_Out[6][5]~feeder_combout  = ( \Ram|ram~2643_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[6][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[6][5]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[6][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[6][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y68_N44
dffeas \Ram|ram_Out[6][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[6][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[6][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[6][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t7|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t7|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[6][5]~q ) ) + ( \VGA_Controller|syncPantalla|t7|Add1~31  ) + ( \VGA_Controller|syncPantalla|t7|Add1~30  ))
// \VGA_Controller|syncPantalla|t7|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[6][5]~q ) ) + ( \VGA_Controller|syncPantalla|t7|Add1~31  ) + ( \VGA_Controller|syncPantalla|t7|Add1~30  ))
// \VGA_Controller|syncPantalla|t7|Add1~35  = SHARE((\Ram|ram_Out[6][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datac(!\Ram|ram_Out[6][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t7|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t7|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t7|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t7|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t7|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t7|Add1~33 .lut_mask = 64'h00003F3F0000C3C3;
defparam \VGA_Controller|syncPantalla|t7|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X27_Y68_N41
dffeas \Ram|ram_Out[6][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2645_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[6][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y68_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t7|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t7|Add1~37_sumout  = SUM(( !\Ram|ram_Out[6][6]~q  ) + ( \VGA_Controller|syncPantalla|t7|Add1~35  ) + ( \VGA_Controller|syncPantalla|t7|Add1~34  ))

	.dataa(gnd),
	.datab(!\Ram|ram_Out[6][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t7|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t7|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t7|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t7|Add1~37 .lut_mask = 64'h000000000000CCCC;
defparam \VGA_Controller|syncPantalla|t7|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X26_Y68_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t7|Add1~37_sumout ,\VGA_Controller|syncPantalla|t7|Add1~33_sumout ,\VGA_Controller|syncPantalla|t7|Add1~29_sumout ,\VGA_Controller|syncPantalla|t7|Add1~25_sumout ,\VGA_Controller|syncPantalla|t7|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t7|Add1~17_sumout ,\VGA_Controller|syncPantalla|t7|Add1~13_sumout ,\VGA_Controller|syncPantalla|t7|Add1~9_sumout ,\VGA_Controller|syncPantalla|t7|Add1~5_sumout ,\VGA_Controller|syncPantalla|t7|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t7|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init4 = "0000007F39CB4C200000000000000000000DBC0000000708421044213800000001084210042108000000008842138421040000000FE586167E000000078217E739CE7200000000000C34E23B70000000000006FF5AC6300000000000011DB8C630000000000007E739CE720000000000019CC631BE630800000007E426665E00000000000F318C6BF600000000C217E739CE5E0000000798C7B5AD6B76000000000007E739CE5E000000000006B5AD6B7600000000000D6B5AD7FA0000000000038842108421180000000EB5AE735AC6700001DAD0842108420084000000038842108C01080000000EB5AD6BDAC6700003B217E739CE5E00000000000F318C67";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "98D69800000007E718FE5E000000000007E739CB4E108C00000007E718C65E000000000007B5AD6B5CC67000000007E739785C000000000000000000000008C6003E0000000000000000000000000000000CB4C200000384210842109C00000000042333B988000000000398C6318C631C0000000FE30C30831C7C00000003884211DB8C600000000C61A7108EDC6000000006B7FAD6318C60000000011DB8C6318C6000000007E739CE739CE400000003884210852D7C00000007E72109999CBC0000000EB5AD6BDAD6FC00000217EF79CE739CBC0000000F318C63DAD6FC00000007E739CE739CBC0000000CE739CEFFFEE40000000C6318C6BFFEE0000000";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0FB58C6318C6780000000EB5AD739AD6F40000000767390842108C0000000388421084211C0000000CE739CFF39CE4000000033739DE31869C0000000F318C6398C6FC0000000FB58C6398C6FC0000000F35AD6B5AD6F800000003B718C631869C0000000FB5AD6BDAD6FC0000000CE739FE72D30800000007E37BDEF39CBC00000001080210839CBC0000000618410844660000000000000F001E00000000000084466184108000000003084000042000000000000840000420000000000704210BF39CBC00000007E739CBF39CBC0000000318C610421CFC00000007E739CFF1861800000007E4210FF18C7C000000018421FE5A718400000007E42109C21C";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "BC0000000FE70C30821CBC0000000788421084E30800000007E73DFEF39CBC00000008618610420000000000010800000000000000000000007800000000000061084000000000000000000042788400000000000001A7F9DA0000000000030821084211180000000088C6318C61040000000000000000C318C0000007E739DBCCD69800000008E5861073800000000427E6210BF18CBC42000006B7ED6B7ED680000000000000000056B5A00000010802108E7388000000000000000000000000000008C67BFFF000000000007FEF798C20000000000000ADFB4A00000000000003F8C60000000000000000CCFB0C0000000000000041F8440000000000011D";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "E2108421080000000108421084F3880000006788EF1084F3880000000FFFFF00000000000000FC84CDCE5A6665E0000001084213B5AD3C00000006B40D6B5AD6B40000000008EF1084F3880000000004233FCE308400000008639EF7FDEE62000000010B47E9F421000000018EF5AC6318F63C0000000E79C6318C731C0000000109E23B5AD69C000000076739CB8C208C00FFFFFFE257BCB1FFFFFF0000001DA8434E000000FFFFFFFFB8C77FFFFFFF00000000473880000000000003884FFFDE710000000003885DEF4E71000000000008CFFBCC20000000000119FFFFFED00000000007FFFDC7FFAFBC00000007C212BC21583C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y66_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t7|Add1~37_sumout ,\VGA_Controller|syncPantalla|t7|Add1~33_sumout ,\VGA_Controller|syncPantalla|t7|Add1~29_sumout ,\VGA_Controller|syncPantalla|t7|Add1~25_sumout ,\VGA_Controller|syncPantalla|t7|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t7|Add1~17_sumout ,\VGA_Controller|syncPantalla|t7|Add1~13_sumout ,\VGA_Controller|syncPantalla|t7|Add1~9_sumout ,\VGA_Controller|syncPantalla|t7|Add1~5_sumout ,\VGA_Controller|syncPantalla|t7|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t7|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000018421108000000000000000000000208000000001084218842000000000210842008421000000003108420084218000000030800210C00000001082308421084000000000001888420860000000000011CE718C6000000000002104318C600000000000110842108000000000002080000080000000000020884008800000000000000001088000000018842108421040000000000020842108800000000000208421088000000000001084210880000000000039CE739C400000000000210842108421000000001088421040000000104210842108C010800000002108421080210000000010842108800000001084210842104000000000000000000";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00021000000002080030880000000000011084210842100000000208000088000000000002084211080000000000011084210800000000000000000000001000000E0000000000000000000000000000000110800000021084210842100000000108C42000000000000002000000000010000000038C200108219C0000000210842104318C000000018C442108218C0000000108E738C6318C00000002104318C6318C000000020842108421080000000210842108539C000000020842210021100000000108422104211000000C421842108421100000000000000104211000000002084210842110000000010842318C2108000000018C6319CE718C000000";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "030840000000000000000108442108210800000002108421084218000000021084210842100000000108421184210800000003084230002110000000000000210821180000000308402108211800000002104210842210000000020840000021100000000208421104211000000001084230844200000000020086318421100000000210042108211000000000008411080000000000000006000C0000000000011080000841000000000010800008400000000000108000084000000000021042118421100000000208421104211000000000000021042118000000020842110000100000000208421100001800000003108431084210000000020842110421";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "100000000308000108211000000003108421084210000000020842118C21100000000000002104200000000002100000000000000000000000300000000000000210800000000000000000008431080000000000000044390400000000000010842108420000000002100000000210000000000000000000000000000110842088421000000001080021042000000008420842110021108400000210C4210C4200000000000000000001084000000210042108421000000000000000000000000000000084210C60000000000018C421080000000000000002388000000000000000C00000000000000000000030000000000000000084310800000000000210";
defparam \VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C42108421000000002108421086210000000031086210862100000000318C60000000000000041108410884008800000039CE739CE739C00000001080210842108000000001086210862100000000108C6318C6308400000000000218800000000000210E4190E4200000000010C6318C6719C0000000000000000719C0000000210C420842110000000021084210463180039CE738CA52946739CE70000001042108800000039CE739C6318CE739CE700000000842100000000000002108639CC420000000002108318C8420000000000008431080000000000001086318C4000000000031CE319CE7398000000030425284210980000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t7|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t7|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (!\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) 
// # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout ))) # (\VGA_Controller|syncPantalla|X0 [2]))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( 
// (!\VGA_Controller|syncPantalla|X0 [0] & (!\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|X0 [0] & 
// ((((\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))) # (\VGA_Controller|syncPantalla|X0 [2]))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [0]),
	.datab(!\VGA_Controller|syncPantalla|X0 [2]),
	.datac(!\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datag(!\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t7|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t7|Mux0~4 .lut_mask = 64'h1919195D5D5D195D;
defparam \VGA_Controller|syncPantalla|t7|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t7|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t7|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t7|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0 [2] & 
// (((!\VGA_Controller|syncPantalla|t7|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|t7|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0 [2] & (((\VGA_Controller|syncPantalla|t7|Mux0~4_combout )))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|t7|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\VGA_Controller|syncPantalla|t7|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\VGA_Controller|syncPantalla|X0 [2]),
	.datac(!\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t7|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t7|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t7|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t7|Mux0~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \VGA_Controller|syncPantalla|t7|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y68_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t7|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t7|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t7|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t7|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t9|pixel~0_combout  & (\VGA_Controller|syncPantalla|X0 [7] & 
// !\VGA_Controller|syncPantalla|X0 [8])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0 [7]),
	.datac(!\VGA_Controller|syncPantalla|X0 [8]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t7|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t7|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t7|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t7|pixel~1 .lut_mask = 64'h0000000000001010;
defparam \VGA_Controller|syncPantalla|t7|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y68_N37
dffeas \VGA_Controller|syncPantalla|t7|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t7|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t7|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t7|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t7|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t12|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t12|pixel~0_combout  = ( \VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [5] & (((\VGA_Controller|syncPantalla|X0 [3] & \VGA_Controller|syncPantalla|X0 [4])) # 
// (\VGA_Controller|syncPantalla|X0 [6]))) ) ) # ( !\VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [5] & (\VGA_Controller|syncPantalla|X0 [6])) # (\VGA_Controller|syncPantalla|X0 [5] & 
// (((!\VGA_Controller|syncPantalla|X0 [3] & !\VGA_Controller|syncPantalla|X0 [4])))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [6]),
	.datab(!\VGA_Controller|syncPantalla|X0 [3]),
	.datac(!\VGA_Controller|syncPantalla|X0 [4]),
	.datad(!\VGA_Controller|syncPantalla|X0 [5]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|t8|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t12|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t12|pixel~0 .lut_mask = 64'h55C055C057005700;
defparam \VGA_Controller|syncPantalla|t12|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t12|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t12|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t12|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t12|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t12|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t12|Add1~42 .lut_mask = 64'h000033330000CCCC;
defparam \VGA_Controller|syncPantalla|t12|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t12|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t12|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t12|Add1~43  ) + ( \VGA_Controller|syncPantalla|t12|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t12|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t12|Add1~43  ) + ( \VGA_Controller|syncPantalla|t12|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t12|Add1~3  = SHARE(GND)

	.dataa(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t12|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t12|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t12|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t12|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t12|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t12|Add1~1 .lut_mask = 64'h0000000000005555;
defparam \VGA_Controller|syncPantalla|t12|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t12|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t12|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t12|Add1~3  ) + ( \VGA_Controller|syncPantalla|t12|Add1~2  ))
// \VGA_Controller|syncPantalla|t12|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t12|Add1~3  ) + ( \VGA_Controller|syncPantalla|t12|Add1~2  ))
// \VGA_Controller|syncPantalla|t12|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t12|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t12|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t12|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t12|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t12|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t12|Add1~5 .lut_mask = 64'h000055550000AAAA;
defparam \VGA_Controller|syncPantalla|t12|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t12|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t12|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t12|Add1~7  ) + ( \VGA_Controller|syncPantalla|t12|Add1~6  ))
// \VGA_Controller|syncPantalla|t12|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t12|Add1~7  ) + ( \VGA_Controller|syncPantalla|t12|Add1~6  ))
// \VGA_Controller|syncPantalla|t12|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t12|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t12|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t12|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t12|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t12|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t12|Add1~9 .lut_mask = 64'h0000000000003333;
defparam \VGA_Controller|syncPantalla|t12|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N39
cyclonev_lcell_comb \Ram|Decoder0~22 (
// Equation(s):
// \Ram|Decoder0~22_combout  = ( !\Ram|Add0~13_sumout  & ( (\Ram|Add0~25_sumout  & \Ram|Add0~21_sumout ) ) )

	.dataa(!\Ram|Add0~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\Ram|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~22 .extended_lut = "off";
defparam \Ram|Decoder0~22 .lut_mask = 64'h0055005500000000;
defparam \Ram|Decoder0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N12
cyclonev_lcell_comb \Ram|Decoder0~40 (
// Equation(s):
// \Ram|Decoder0~40_combout  = ( \Ram|Decoder0~22_combout  & ( \Ram|ram~2646_combout  & ( (!\Ram|Add0~9_sumout  & (!\Ram|Add0~5_sumout  & (!\Ram|Add0~1_sumout  & !\Ram|Add0~33_sumout ))) ) ) )

	.dataa(!\Ram|Add0~9_sumout ),
	.datab(!\Ram|Add0~5_sumout ),
	.datac(!\Ram|Add0~1_sumout ),
	.datad(!\Ram|Add0~33_sumout ),
	.datae(!\Ram|Decoder0~22_combout ),
	.dataf(!\Ram|ram~2646_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~40 .extended_lut = "off";
defparam \Ram|Decoder0~40 .lut_mask = 64'h0000000000008000;
defparam \Ram|Decoder0~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y71_N1
dffeas \Ram|ram_Out[11][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2625_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[11][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[11][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t12|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t12|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[11][0]~q ) ) + ( \VGA_Controller|syncPantalla|t12|Add1~11  ) + ( \VGA_Controller|syncPantalla|t12|Add1~10  ))
// \VGA_Controller|syncPantalla|t12|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[11][0]~q ) ) + ( \VGA_Controller|syncPantalla|t12|Add1~11  ) + ( \VGA_Controller|syncPantalla|t12|Add1~10  ))
// \VGA_Controller|syncPantalla|t12|Add1~15  = SHARE((\Ram|ram_Out[11][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datad(!\Ram|ram_Out[11][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t12|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t12|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t12|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t12|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t12|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t12|Add1~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t12|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y69_N53
dffeas \Ram|ram_Out[11][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2629_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[11][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[11][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t12|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t12|Add1~17_sumout  = SUM(( !\Ram|ram_Out[11][1]~q  $ (\VGA_Controller|syncPantalla|Y0 [5]) ) + ( \VGA_Controller|syncPantalla|t12|Add1~15  ) + ( \VGA_Controller|syncPantalla|t12|Add1~14  ))
// \VGA_Controller|syncPantalla|t12|Add1~18  = CARRY(( !\Ram|ram_Out[11][1]~q  $ (\VGA_Controller|syncPantalla|Y0 [5]) ) + ( \VGA_Controller|syncPantalla|t12|Add1~15  ) + ( \VGA_Controller|syncPantalla|t12|Add1~14  ))
// \VGA_Controller|syncPantalla|t12|Add1~19  = SHARE((\VGA_Controller|syncPantalla|Y0 [5]) # (\Ram|ram_Out[11][1]~q ))

	.dataa(!\Ram|ram_Out[11][1]~q ),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t12|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t12|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t12|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t12|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t12|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t12|Add1~17 .lut_mask = 64'h00005F5F0000A5A5;
defparam \VGA_Controller|syncPantalla|t12|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N3
cyclonev_lcell_comb \Ram|ram_Out[11][2]~feeder (
// Equation(s):
// \Ram|ram_Out[11][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[11][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[11][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[11][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[11][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y70_N5
dffeas \Ram|ram_Out[11][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[11][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[11][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[11][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t12|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t12|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[11][2]~q ) ) + ( \VGA_Controller|syncPantalla|t12|Add1~19  ) + ( \VGA_Controller|syncPantalla|t12|Add1~18  ))
// \VGA_Controller|syncPantalla|t12|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[11][2]~q ) ) + ( \VGA_Controller|syncPantalla|t12|Add1~19  ) + ( \VGA_Controller|syncPantalla|t12|Add1~18  ))
// \VGA_Controller|syncPantalla|t12|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[11][2]~q ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datac(!\Ram|ram_Out[11][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t12|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t12|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t12|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t12|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t12|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t12|Add1~21 .lut_mask = 64'h0000030300003C3C;
defparam \VGA_Controller|syncPantalla|t12|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N45
cyclonev_lcell_comb \Ram|ram_Out[11][3]~feeder (
// Equation(s):
// \Ram|ram_Out[11][3]~feeder_combout  = ( \Ram|ram~2635_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[11][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[11][3]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[11][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[11][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N47
dffeas \Ram|ram_Out[11][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[11][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[11][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[11][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t12|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t12|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[11][3]~q ) ) + ( \VGA_Controller|syncPantalla|t12|Add1~23  ) + ( \VGA_Controller|syncPantalla|t12|Add1~22  ))
// \VGA_Controller|syncPantalla|t12|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[11][3]~q ) ) + ( \VGA_Controller|syncPantalla|t12|Add1~23  ) + ( \VGA_Controller|syncPantalla|t12|Add1~22  ))
// \VGA_Controller|syncPantalla|t12|Add1~27  = SHARE((\Ram|ram_Out[11][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[11][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t12|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t12|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t12|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t12|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t12|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t12|Add1~25 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t12|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y69_N49
dffeas \Ram|ram_Out[11][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2639_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[11][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[11][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t12|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t12|Add1~29_sumout  = SUM(( !\Ram|ram_Out[11][4]~q  $ (\VGA_Controller|syncPantalla|Y0 [8]) ) + ( \VGA_Controller|syncPantalla|t12|Add1~27  ) + ( \VGA_Controller|syncPantalla|t12|Add1~26  ))
// \VGA_Controller|syncPantalla|t12|Add1~30  = CARRY(( !\Ram|ram_Out[11][4]~q  $ (\VGA_Controller|syncPantalla|Y0 [8]) ) + ( \VGA_Controller|syncPantalla|t12|Add1~27  ) + ( \VGA_Controller|syncPantalla|t12|Add1~26  ))
// \VGA_Controller|syncPantalla|t12|Add1~31  = SHARE((\VGA_Controller|syncPantalla|Y0 [8]) # (\Ram|ram_Out[11][4]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[11][4]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t12|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t12|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t12|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t12|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t12|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t12|Add1~29 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t12|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N21
cyclonev_lcell_comb \Ram|ram_Out[11][5]~feeder (
// Equation(s):
// \Ram|ram_Out[11][5]~feeder_combout  = ( \Ram|ram~2643_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[11][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[11][5]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[11][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[11][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N22
dffeas \Ram|ram_Out[11][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[11][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[11][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[11][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t12|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t12|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[11][5]~q ) ) + ( \VGA_Controller|syncPantalla|t12|Add1~31  ) + ( \VGA_Controller|syncPantalla|t12|Add1~30  ))
// \VGA_Controller|syncPantalla|t12|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[11][5]~q ) ) + ( \VGA_Controller|syncPantalla|t12|Add1~31  ) + ( \VGA_Controller|syncPantalla|t12|Add1~30  ))
// \VGA_Controller|syncPantalla|t12|Add1~35  = SHARE((\Ram|ram_Out[11][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[11][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t12|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t12|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t12|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t12|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t12|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t12|Add1~33 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t12|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y71_N25
dffeas \Ram|ram_Out[11][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2645_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[11][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[11][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t12|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t12|Add1~37_sumout  = SUM(( !\Ram|ram_Out[11][6]~q  ) + ( \VGA_Controller|syncPantalla|t12|Add1~35  ) + ( \VGA_Controller|syncPantalla|t12|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[11][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t12|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t12|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t12|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t12|Add1~37 .lut_mask = 64'h000000000000FF00;
defparam \VGA_Controller|syncPantalla|t12|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X26_Y67_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t12|Add1~37_sumout ,\VGA_Controller|syncPantalla|t12|Add1~33_sumout ,\VGA_Controller|syncPantalla|t12|Add1~29_sumout ,\VGA_Controller|syncPantalla|t12|Add1~25_sumout ,\VGA_Controller|syncPantalla|t12|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t12|Add1~17_sumout ,\VGA_Controller|syncPantalla|t12|Add1~13_sumout ,\VGA_Controller|syncPantalla|t12|Add1~9_sumout ,\VGA_Controller|syncPantalla|t12|Add1~5_sumout ,\VGA_Controller|syncPantalla|t12|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t12|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000078C63331000000000000000000000E58000000086318C3B18C400000000C6318C0318C60000000076318C4318C380000000F1810C33C00000006186F18C6318C0000000000019B98E1860000000000037F7B18C600000000000C70C318C600000000000B318C631800000000000E5A10843908400000000E199801B8000000000008000035B80000000798CE318C632C00000004000E18C631B800000000000E18C631B800000000000318C631B800000000000DEF7BDFCC00000000000E6318C6318C60000000031998C30C000000070C6318C6319C03180000000E6318C6300C600000000318C635980000000618CE318C632C000000000008000004";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "0046600000000E1800F1B800000000000B318C6338C6700000000E180001B800000000000E18C6333000000000000B318CE33000000000000000000000006210003E00000000000000000000000000000003331000000E318C6318C6700000000119DCC40000000000000E4210842108700000000F8C20861861FC0000000E6318C70C318C000000018CDCC638618C000000031BFBD8C6318C0000000C70C318C6318C0000000E18C6318C63180000000E6318C6319DFC0000000E18C6660063700000000318C6670C637000001CCE7AC6318C6370000000080000070C63700000000E18C6318C63700000000318C677BD6318000000018C631EFFF38C000000";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F1840000000400000000318CCC61863180000000C318C6318C6780000000E6318C6318C700000000318C6378C63180000000D18C6F0002370000000080000461023780000000F1840461023780000000C30C6318C66600000000E1840000023700000000E18C6370C63700000000318C6F18CCC400000000E039EF78C63700000000C6018C618637000000000430C3331000000000000001E003C00000000000333100430C30000000008630000318000000000006300003180000000000C30C6378C63700000000E18C6370C6370000000084210C30C63780000000E18C6370000600000000E18C6370000780000000F318CF319CE300000000E18C6370C63";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F1800861863700000000F6318C6318C600000000E18C6B79C6370000000000010C30C20000000000C600000000000000000000000F00000000000010C630000000000000000000318F63000000000000000DCFF0C000000000008618C6318CC4000000006621084210C30000000000000000008420000000B318CE5B0C660000000031810C30C20000000318E18C6370023731800000633CC633CC60000000000000000004318C000000C6018C639CE6000000000000000000000000000004318E73DE000000000007BDCE6310000000000000086F98800000000000003C000000000000000000200F020000000000000030CF33000000000000C73";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "D8C6318C600000000C6318C631EE600000010F639EC631EE600000000F7BDE00000000000001C3330C3199801B8000000DEF7BDEF7BDFC000000031806318C631800000000639EC631EE600000000119DEF7BDE718400000000010C7B100000000000C637C3F378C00000000031CE318C7F1FC0000000042108421F9FC0000000C63D8E18C63700000000C318C6625A77800FFFFFF8F3DEE47FFFFFF00000070C211B8000000FFFFFFFCE319FFFFFFFF000000031CE60000000000000E631EFFFDCC000000000E630739F9CC0000000000431CF731000000000008639EF7BCC0000000000F7FE71FFFBFF80000000F0439E84250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y69_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t12|Add1~37_sumout ,\VGA_Controller|syncPantalla|t12|Add1~33_sumout ,\VGA_Controller|syncPantalla|t12|Add1~29_sumout ,\VGA_Controller|syncPantalla|t12|Add1~25_sumout ,\VGA_Controller|syncPantalla|t12|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t12|Add1~17_sumout ,\VGA_Controller|syncPantalla|t12|Add1~13_sumout ,\VGA_Controller|syncPantalla|t12|Add1~9_sumout ,\VGA_Controller|syncPantalla|t12|Add1~5_sumout ,\VGA_Controller|syncPantalla|t12|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t12|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "0000001CC630C200000000000000000000030C0000000180000000000C0000000000000000000000000000000000C00000000000039861018E00000001C00198C6318C0000000000030C2008CC0000000000019CC6318C0000000000000466318C00000000000198C6318C0000000000000421084E108000000001980119860000000000038C6318CC00000000000198C6318600000001C6318C6318CC00000000000198C631860000000000018C6318CC00000000000318C631CE000000000000800000000004000000038C6318C6319C0000463000000000000000000000800000020000000000038C6318C6319C0000CC0198C631860000000000038C6319";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "C631840000000198C6398600000000000198C630C200000000000198C631860000000000018C6318C6319C0000000198C6180600000000000000000000000021000E000000000000000000000000000000030C2000000080000000000400000000000008CE6200000000008421084210840000000398C30800431C0000000080000046631800000003186100023318000000018CE6318C6318000000000466318C63180000000198C6318C63180000000080000000431C0000000198C00046630C000000038C6318C6319C0000000198C6318C630C000000038C6318C6319C0000000198C6318C630C0000000318C6318E73980000000318C6318E7398000000";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "038C6318C6319C000000038C6318C6319C0000000198C600000000000000008000000000040000000318C631CC6318000000008CC6318C6184000000038C6318C6319C000000038C6318C6319C000000038C6318C6319C000000008CC6318C6184000000038C6318C6319C0000000318C6398C30800000000198C6318C630C0000000000000000630C000000018400000011800000000000030006000000000000000118400000000000008000000000000000000000000000000000000001800000CC630C0000000198C630CC630C0000000084210000031C0000000198C631CC618400000001980001CC631C00000000000039861000000000019800004003";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "0C0000000398C30800030C000000018000000030800000000198C7398C630C0000000218610000000000000000000000000000000000000000180000000000001000000000000000000000000018000000000000000061384600000000000080000000000400000000002108421000000000000000000030842000000198C630C23184000000021861000C600000000001988000CC630C000000018CE318CE31800000000000000000118C600000000000000210800000000000000000000000000000002118CE7000000000001CE31842000000000000002338C200000000000000E63180000000000000002338C20000000000000000380000000000000004";
defparam \VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "60000000000000000000000000308000000011802300003080000000039CE7000000000000003300233186119860000000000000CC630C000000018C0318C6318C0000000000230000308000000000000009C200000000000218E739CE73988000000000C1384C0000000000639C6318C6318C000000039C610842108400000000006008C631840000000198C630C200000039CE739885290C739CE7000000046210C200000039CE739CE631CE739CE700000000010800000000000000800339C6100000000000800739C2100000000000002338C2000000000000046739CE3000000000019CE731CE638C0000000190842908520C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t12|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t12|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0 [0] & 
// (((\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout )))) # (\VGA_Controller|syncPantalla|X0 [0] & (\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|X0 [0]))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|X0 [0] & 
// (\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|X0 [0] & ((\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|X0 [0]))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|X0 [0]),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t12|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t12|Mux0~4 .lut_mask = 64'h0A770A550A770AFF;
defparam \VGA_Controller|syncPantalla|t12|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t12|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t12|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t12|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  
// & (((!\VGA_Controller|syncPantalla|t12|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\VGA_Controller|syncPantalla|t12|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t12|Mux0~4_combout 
// ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t12|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|t12|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t12|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t12|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t12|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t12|Mux0~0 .lut_mask = 64'h05050505AAFFBBBB;
defparam \VGA_Controller|syncPantalla|t12|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y69_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t12|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t12|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t21|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t12|Mux0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|t12|pixel~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t12|pixel~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t21|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t12|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t12|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t12|pixel~1 .lut_mask = 64'h0000000000000C0C;
defparam \VGA_Controller|syncPantalla|t12|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X29_Y69_N25
dffeas \VGA_Controller|syncPantalla|t12|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t12|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t12|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t12|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t12|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|pixel~1_combout  = ( \VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|t20|pixel~0_combout  & ( (\VGA_Controller|syncPantalla|Equal0~1_combout  & !\VGA_Controller|syncPantalla|X0 [8]) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|Equal0~1_combout ),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [8]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|t20|pixel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t9|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t9|pixel~1 .lut_mask = 64'h0000000000005050;
defparam \VGA_Controller|syncPantalla|t9|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|pixel~2 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|pixel~2_combout  = ( !\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|X0 [8] & ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|X0 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t9|pixel~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|pixel~2 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t9|pixel~2 .lut_mask = 64'h00000000F0F00000;
defparam \VGA_Controller|syncPantalla|t9|pixel~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|pixel~3 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|pixel~3_combout  = ( !\VGA_Controller|syncPantalla|always2~3_combout  & ( !\VGA_Controller|syncPantalla|X0 [5] & ( (\VGA_Controller|syncPantalla|t9|pixel~2_combout  & (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|X0 [3])) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|t9|pixel~2_combout ),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|X0 [3]),
	.datae(!\VGA_Controller|syncPantalla|always2~3_combout ),
	.dataf(!\VGA_Controller|syncPantalla|X0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t9|pixel~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|pixel~3 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t9|pixel~3 .lut_mask = 64'h3000000000000000;
defparam \VGA_Controller|syncPantalla|t9|pixel~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t9|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t9|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t9|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t9|Add1~42 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t9|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t9|Add1~43  ) + ( \VGA_Controller|syncPantalla|t9|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t9|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t9|Add1~43  ) + ( \VGA_Controller|syncPantalla|t9|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t9|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t9|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t9|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t9|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t9|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t9|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t9|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t9|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t9|Add1~3  ) + ( \VGA_Controller|syncPantalla|t9|Add1~2  ))
// \VGA_Controller|syncPantalla|t9|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t9|Add1~3  ) + ( \VGA_Controller|syncPantalla|t9|Add1~2  ))
// \VGA_Controller|syncPantalla|t9|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t9|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t9|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t9|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t9|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t9|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t9|Add1~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t9|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t9|Add1~7  ) + ( \VGA_Controller|syncPantalla|t9|Add1~6  ))
// \VGA_Controller|syncPantalla|t9|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t9|Add1~7  ) + ( \VGA_Controller|syncPantalla|t9|Add1~6  ))
// \VGA_Controller|syncPantalla|t9|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t9|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t9|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t9|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t9|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t9|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t9|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t9|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N54
cyclonev_lcell_comb \Ram|ram_Out[8][0]~feeder (
// Equation(s):
// \Ram|ram_Out[8][0]~feeder_combout  = ( \Ram|ram~2625_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2625_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[8][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[8][0]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[8][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[8][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N48
cyclonev_lcell_comb \Ram|Decoder0~20 (
// Equation(s):
// \Ram|Decoder0~20_combout  = ( !\Ram|Add0~13_sumout  & ( (\Ram|Add0~21_sumout  & !\Ram|Add0~25_sumout ) ) )

	.dataa(gnd),
	.datab(!\Ram|Add0~21_sumout ),
	.datac(gnd),
	.datad(!\Ram|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\Ram|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~20 .extended_lut = "off";
defparam \Ram|Decoder0~20 .lut_mask = 64'h3300330000000000;
defparam \Ram|Decoder0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y70_N15
cyclonev_lcell_comb \Ram|Decoder0~37 (
// Equation(s):
// \Ram|Decoder0~37_combout  = ( \Ram|Decoder0~20_combout  & ( \Ram|ram~2626_combout  & ( (!\Ram|Add0~29_sumout  & (!\Ram|Add0~17_sumout  & !\Ram|Add0~33_sumout )) ) ) )

	.dataa(!\Ram|Add0~29_sumout ),
	.datab(gnd),
	.datac(!\Ram|Add0~17_sumout ),
	.datad(!\Ram|Add0~33_sumout ),
	.datae(!\Ram|Decoder0~20_combout ),
	.dataf(!\Ram|ram~2626_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~37 .extended_lut = "off";
defparam \Ram|Decoder0~37 .lut_mask = 64'h000000000000A000;
defparam \Ram|Decoder0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y70_N56
dffeas \Ram|ram_Out[8][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[8][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[8][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[8][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[8][0]~q ) ) + ( \VGA_Controller|syncPantalla|t9|Add1~11  ) + ( \VGA_Controller|syncPantalla|t9|Add1~10  ))
// \VGA_Controller|syncPantalla|t9|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[8][0]~q ) ) + ( \VGA_Controller|syncPantalla|t9|Add1~11  ) + ( \VGA_Controller|syncPantalla|t9|Add1~10  ))
// \VGA_Controller|syncPantalla|t9|Add1~15  = SHARE((\Ram|ram_Out[8][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datad(!\Ram|ram_Out[8][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t9|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t9|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t9|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t9|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t9|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t9|Add1~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t9|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N36
cyclonev_lcell_comb \Ram|ram_Out[8][1]~feeder (
// Equation(s):
// \Ram|ram_Out[8][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[8][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[8][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[8][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[8][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y70_N38
dffeas \Ram|ram_Out[8][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[8][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[8][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[8][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[8][1]~q ) ) + ( \VGA_Controller|syncPantalla|t9|Add1~15  ) + ( \VGA_Controller|syncPantalla|t9|Add1~14  ))
// \VGA_Controller|syncPantalla|t9|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[8][1]~q ) ) + ( \VGA_Controller|syncPantalla|t9|Add1~15  ) + ( \VGA_Controller|syncPantalla|t9|Add1~14  ))
// \VGA_Controller|syncPantalla|t9|Add1~19  = SHARE((\Ram|ram_Out[8][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datad(!\Ram|ram_Out[8][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t9|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t9|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t9|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t9|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t9|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t9|Add1~17 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t9|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N51
cyclonev_lcell_comb \Ram|ram_Out[8][2]~feeder (
// Equation(s):
// \Ram|ram_Out[8][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[8][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[8][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[8][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[8][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y70_N53
dffeas \Ram|ram_Out[8][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[8][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[8][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[8][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[8][2]~q ) ) + ( \VGA_Controller|syncPantalla|t9|Add1~19  ) + ( \VGA_Controller|syncPantalla|t9|Add1~18  ))
// \VGA_Controller|syncPantalla|t9|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[8][2]~q ) ) + ( \VGA_Controller|syncPantalla|t9|Add1~19  ) + ( \VGA_Controller|syncPantalla|t9|Add1~18  ))
// \VGA_Controller|syncPantalla|t9|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[8][2]~q ))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datab(gnd),
	.datac(!\Ram|ram_Out[8][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t9|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t9|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t9|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t9|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t9|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t9|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA_Controller|syncPantalla|t9|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X15_Y70_N44
dffeas \Ram|ram_Out[8][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2635_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[8][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[8][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|Add1~25_sumout  = SUM(( !\Ram|ram_Out[8][3]~q  $ (\VGA_Controller|syncPantalla|Y0 [7]) ) + ( \VGA_Controller|syncPantalla|t9|Add1~23  ) + ( \VGA_Controller|syncPantalla|t9|Add1~22  ))
// \VGA_Controller|syncPantalla|t9|Add1~26  = CARRY(( !\Ram|ram_Out[8][3]~q  $ (\VGA_Controller|syncPantalla|Y0 [7]) ) + ( \VGA_Controller|syncPantalla|t9|Add1~23  ) + ( \VGA_Controller|syncPantalla|t9|Add1~22  ))
// \VGA_Controller|syncPantalla|t9|Add1~27  = SHARE((\VGA_Controller|syncPantalla|Y0 [7]) # (\Ram|ram_Out[8][3]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[8][3]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t9|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t9|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t9|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t9|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t9|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t9|Add1~25 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t9|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N48
cyclonev_lcell_comb \Ram|ram_Out[8][4]~feeder (
// Equation(s):
// \Ram|ram_Out[8][4]~feeder_combout  = ( \Ram|ram~2639_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[8][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[8][4]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[8][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[8][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y70_N50
dffeas \Ram|ram_Out[8][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[8][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[8][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[8][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|Add1~29_sumout  = SUM(( !\Ram|ram_Out[8][4]~q  $ (\VGA_Controller|syncPantalla|Y0 [8]) ) + ( \VGA_Controller|syncPantalla|t9|Add1~27  ) + ( \VGA_Controller|syncPantalla|t9|Add1~26  ))
// \VGA_Controller|syncPantalla|t9|Add1~30  = CARRY(( !\Ram|ram_Out[8][4]~q  $ (\VGA_Controller|syncPantalla|Y0 [8]) ) + ( \VGA_Controller|syncPantalla|t9|Add1~27  ) + ( \VGA_Controller|syncPantalla|t9|Add1~26  ))
// \VGA_Controller|syncPantalla|t9|Add1~31  = SHARE((\VGA_Controller|syncPantalla|Y0 [8]) # (\Ram|ram_Out[8][4]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[8][4]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t9|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t9|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t9|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t9|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t9|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t9|Add1~29 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t9|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N39
cyclonev_lcell_comb \Ram|ram_Out[8][5]~feeder (
// Equation(s):
// \Ram|ram_Out[8][5]~feeder_combout  = ( \Ram|ram~2643_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[8][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[8][5]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[8][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[8][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y70_N41
dffeas \Ram|ram_Out[8][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[8][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[8][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[8][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|Add1~33_sumout  = SUM(( !\Ram|ram_Out[8][5]~q  $ (\VGA_Controller|syncPantalla|Y0 [9]) ) + ( \VGA_Controller|syncPantalla|t9|Add1~31  ) + ( \VGA_Controller|syncPantalla|t9|Add1~30  ))
// \VGA_Controller|syncPantalla|t9|Add1~34  = CARRY(( !\Ram|ram_Out[8][5]~q  $ (\VGA_Controller|syncPantalla|Y0 [9]) ) + ( \VGA_Controller|syncPantalla|t9|Add1~31  ) + ( \VGA_Controller|syncPantalla|t9|Add1~30  ))
// \VGA_Controller|syncPantalla|t9|Add1~35  = SHARE((\VGA_Controller|syncPantalla|Y0 [9]) # (\Ram|ram_Out[8][5]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[8][5]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t9|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t9|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t9|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t9|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t9|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t9|Add1~33 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t9|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N57
cyclonev_lcell_comb \Ram|ram_Out[8][6]~feeder (
// Equation(s):
// \Ram|ram_Out[8][6]~feeder_combout  = ( \Ram|ram~2645_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2645_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[8][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[8][6]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[8][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[8][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y70_N59
dffeas \Ram|ram_Out[8][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[8][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[8][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[8][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y70_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|Add1~37_sumout  = SUM(( !\Ram|ram_Out[8][6]~q  ) + ( \VGA_Controller|syncPantalla|t9|Add1~35  ) + ( \VGA_Controller|syncPantalla|t9|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[8][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t9|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t9|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t9|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t9|Add1~37 .lut_mask = 64'h000000000000FF00;
defparam \VGA_Controller|syncPantalla|t9|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X14_Y70_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t9|Add1~37_sumout ,\VGA_Controller|syncPantalla|t9|Add1~33_sumout ,\VGA_Controller|syncPantalla|t9|Add1~29_sumout ,\VGA_Controller|syncPantalla|t9|Add1~25_sumout ,\VGA_Controller|syncPantalla|t9|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t9|Add1~17_sumout ,\VGA_Controller|syncPantalla|t9|Add1~13_sumout ,\VGA_Controller|syncPantalla|t9|Add1~9_sumout ,\VGA_Controller|syncPantalla|t9|Add1~5_sumout ,\VGA_Controller|syncPantalla|t9|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t9|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X14_Y69_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t9|Add1~37_sumout ,\VGA_Controller|syncPantalla|t9|Add1~33_sumout ,\VGA_Controller|syncPantalla|t9|Add1~29_sumout ,\VGA_Controller|syncPantalla|t9|Add1~25_sumout ,\VGA_Controller|syncPantalla|t9|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t9|Add1~17_sumout ,\VGA_Controller|syncPantalla|t9|Add1~13_sumout ,\VGA_Controller|syncPantalla|t9|Add1~9_sumout ,\VGA_Controller|syncPantalla|t9|Add1~5_sumout ,\VGA_Controller|syncPantalla|t9|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t9|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X13_Y70_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (!\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) 
// # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) # (\VGA_Controller|syncPantalla|X0 [2]))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] 
// & (!\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|X0 [0] & 
// ((((\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\VGA_Controller|syncPantalla|X0 [2]))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [0]),
	.datab(!\VGA_Controller|syncPantalla|X0 [2]),
	.datac(!\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(!\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t9|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t9|Mux0~4 .lut_mask = 64'h195D1919195D5D5D;
defparam \VGA_Controller|syncPantalla|t9|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y70_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t9|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0 [2] & 
// (((!\VGA_Controller|syncPantalla|t9|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|t9|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0 [2] & (((\VGA_Controller|syncPantalla|t9|Mux0~4_combout )))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|t9|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 )) # (\VGA_Controller|syncPantalla|t9|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\VGA_Controller|syncPantalla|X0 [2]),
	.datac(!\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t9|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t9|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t9|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t9|Mux0~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \VGA_Controller|syncPantalla|t9|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y70_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t9|pixel~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t9|pixel~4_combout  = ( \VGA_Controller|syncPantalla|t9|pixel~3_combout  & ( \VGA_Controller|syncPantalla|t9|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t9|pixel~0_combout  ) ) ) # ( 
// !\VGA_Controller|syncPantalla|t9|pixel~3_combout  & ( \VGA_Controller|syncPantalla|t9|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t9|pixel~1_combout  & \VGA_Controller|syncPantalla|t9|pixel~0_combout ) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t9|pixel~1_combout ),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t9|pixel~3_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t9|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t9|pixel~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|pixel~4 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t9|pixel~4 .lut_mask = 64'h0000000005050F0F;
defparam \VGA_Controller|syncPantalla|t9|pixel~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X13_Y70_N25
dffeas \VGA_Controller|syncPantalla|t9|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t9|pixel~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t9|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t9|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t9|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y70_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t10|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t10|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [5] & ( \VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [4] & ((\VGA_Controller|syncPantalla|X0 [6]))) # 
// (\VGA_Controller|syncPantalla|X0 [4] & (!\VGA_Controller|syncPantalla|X0 [3])) ) ) ) # ( !\VGA_Controller|syncPantalla|X0 [5] & ( !\VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [4] & 
// ((\VGA_Controller|syncPantalla|X0 [6]) # (\VGA_Controller|syncPantalla|X0 [3]))) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|X0 [3]),
	.datac(!\VGA_Controller|syncPantalla|X0 [6]),
	.datad(!\VGA_Controller|syncPantalla|X0 [4]),
	.datae(!\VGA_Controller|syncPantalla|X0 [5]),
	.dataf(!\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t10|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t10|pixel~0 .lut_mask = 64'h3F0000000FCC0000;
defparam \VGA_Controller|syncPantalla|t10|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t10|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t10|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t10|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t10|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t10|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t10|Add1~42 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t10|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t10|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t10|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t10|Add1~43  ) + ( \VGA_Controller|syncPantalla|t10|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t10|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t10|Add1~43  ) + ( \VGA_Controller|syncPantalla|t10|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t10|Add1~3  = SHARE(GND)

	.dataa(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t10|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t10|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t10|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t10|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t10|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t10|Add1~1 .lut_mask = 64'h0000000000005555;
defparam \VGA_Controller|syncPantalla|t10|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t10|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t10|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t10|Add1~3  ) + ( \VGA_Controller|syncPantalla|t10|Add1~2  ))
// \VGA_Controller|syncPantalla|t10|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t10|Add1~3  ) + ( \VGA_Controller|syncPantalla|t10|Add1~2  ))
// \VGA_Controller|syncPantalla|t10|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t10|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t10|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t10|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t10|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t10|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t10|Add1~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t10|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t10|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t10|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t10|Add1~7  ) + ( \VGA_Controller|syncPantalla|t10|Add1~6  ))
// \VGA_Controller|syncPantalla|t10|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t10|Add1~7  ) + ( \VGA_Controller|syncPantalla|t10|Add1~6  ))
// \VGA_Controller|syncPantalla|t10|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t10|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t10|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t10|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t10|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t10|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t10|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t10|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N39
cyclonev_lcell_comb \Ram|Decoder0~38 (
// Equation(s):
// \Ram|Decoder0~38_combout  = ( \Ram|ram~2626_combout  & ( (!\Ram|Add0~33_sumout  & (!\Ram|Add0~17_sumout  & (!\Ram|Add0~29_sumout  & \Ram|Decoder0~22_combout ))) ) )

	.dataa(!\Ram|Add0~33_sumout ),
	.datab(!\Ram|Add0~17_sumout ),
	.datac(!\Ram|Add0~29_sumout ),
	.datad(!\Ram|Decoder0~22_combout ),
	.datae(gnd),
	.dataf(!\Ram|ram~2626_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~38 .extended_lut = "off";
defparam \Ram|Decoder0~38 .lut_mask = 64'h0000000000800080;
defparam \Ram|Decoder0~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y74_N56
dffeas \Ram|ram_Out[9][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2625_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[9][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t10|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t10|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[9][0]~q ) ) + ( \VGA_Controller|syncPantalla|t10|Add1~11  ) + ( \VGA_Controller|syncPantalla|t10|Add1~10  ))
// \VGA_Controller|syncPantalla|t10|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[9][0]~q ) ) + ( \VGA_Controller|syncPantalla|t10|Add1~11  ) + ( \VGA_Controller|syncPantalla|t10|Add1~10  ))
// \VGA_Controller|syncPantalla|t10|Add1~15  = SHARE((\Ram|ram_Out[9][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[9][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t10|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t10|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t10|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t10|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t10|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t10|Add1~13 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t10|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N39
cyclonev_lcell_comb \Ram|ram_Out[9][1]~feeder (
// Equation(s):
// \Ram|ram_Out[9][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[9][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[9][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[9][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[9][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y74_N41
dffeas \Ram|ram_Out[9][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[9][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[9][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[9][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t10|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t10|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[9][1]~q ) ) + ( \VGA_Controller|syncPantalla|t10|Add1~15  ) + ( \VGA_Controller|syncPantalla|t10|Add1~14  ))
// \VGA_Controller|syncPantalla|t10|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[9][1]~q ) ) + ( \VGA_Controller|syncPantalla|t10|Add1~15  ) + ( \VGA_Controller|syncPantalla|t10|Add1~14  ))
// \VGA_Controller|syncPantalla|t10|Add1~19  = SHARE((\Ram|ram_Out[9][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datac(!\Ram|ram_Out[9][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t10|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t10|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t10|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t10|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t10|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t10|Add1~17 .lut_mask = 64'h00003F3F0000C3C3;
defparam \VGA_Controller|syncPantalla|t10|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N36
cyclonev_lcell_comb \Ram|ram_Out[9][2]~feeder (
// Equation(s):
// \Ram|ram_Out[9][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[9][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[9][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[9][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[9][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y74_N38
dffeas \Ram|ram_Out[9][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[9][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[9][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[9][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t10|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t10|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[9][2]~q ) ) + ( \VGA_Controller|syncPantalla|t10|Add1~19  ) + ( \VGA_Controller|syncPantalla|t10|Add1~18  ))
// \VGA_Controller|syncPantalla|t10|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[9][2]~q ) ) + ( \VGA_Controller|syncPantalla|t10|Add1~19  ) + ( \VGA_Controller|syncPantalla|t10|Add1~18  ))
// \VGA_Controller|syncPantalla|t10|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[9][2]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datad(!\Ram|ram_Out[9][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t10|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t10|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t10|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t10|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t10|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t10|Add1~21 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA_Controller|syncPantalla|t10|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N48
cyclonev_lcell_comb \Ram|ram_Out[9][3]~feeder (
// Equation(s):
// \Ram|ram_Out[9][3]~feeder_combout  = ( \Ram|ram~2635_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[9][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[9][3]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[9][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[9][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y74_N49
dffeas \Ram|ram_Out[9][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[9][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[9][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t10|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t10|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[9][3]~q ) ) + ( \VGA_Controller|syncPantalla|t10|Add1~23  ) + ( \VGA_Controller|syncPantalla|t10|Add1~22  ))
// \VGA_Controller|syncPantalla|t10|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[9][3]~q ) ) + ( \VGA_Controller|syncPantalla|t10|Add1~23  ) + ( \VGA_Controller|syncPantalla|t10|Add1~22  ))
// \VGA_Controller|syncPantalla|t10|Add1~27  = SHARE((\Ram|ram_Out[9][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[9][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t10|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t10|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t10|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t10|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t10|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t10|Add1~25 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t10|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N45
cyclonev_lcell_comb \Ram|ram_Out[9][4]~feeder (
// Equation(s):
// \Ram|ram_Out[9][4]~feeder_combout  = ( \Ram|ram~2639_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[9][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[9][4]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[9][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[9][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y74_N47
dffeas \Ram|ram_Out[9][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[9][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[9][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[9][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t10|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t10|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[9][4]~q ) ) + ( \VGA_Controller|syncPantalla|t10|Add1~27  ) + ( \VGA_Controller|syncPantalla|t10|Add1~26  ))
// \VGA_Controller|syncPantalla|t10|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[9][4]~q ) ) + ( \VGA_Controller|syncPantalla|t10|Add1~27  ) + ( \VGA_Controller|syncPantalla|t10|Add1~26  ))
// \VGA_Controller|syncPantalla|t10|Add1~31  = SHARE((\Ram|ram_Out[9][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[9][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t10|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t10|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t10|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t10|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t10|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t10|Add1~29 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t10|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N42
cyclonev_lcell_comb \Ram|ram_Out[9][5]~feeder (
// Equation(s):
// \Ram|ram_Out[9][5]~feeder_combout  = ( \Ram|ram~2643_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[9][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[9][5]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[9][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[9][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y74_N44
dffeas \Ram|ram_Out[9][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[9][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[9][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[9][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t10|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t10|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[9][5]~q ) ) + ( \VGA_Controller|syncPantalla|t10|Add1~31  ) + ( \VGA_Controller|syncPantalla|t10|Add1~30  ))
// \VGA_Controller|syncPantalla|t10|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[9][5]~q ) ) + ( \VGA_Controller|syncPantalla|t10|Add1~31  ) + ( \VGA_Controller|syncPantalla|t10|Add1~30  ))
// \VGA_Controller|syncPantalla|t10|Add1~35  = SHARE((\Ram|ram_Out[9][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datac(!\Ram|ram_Out[9][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t10|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t10|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t10|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t10|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t10|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t10|Add1~33 .lut_mask = 64'h00003F3F0000C3C3;
defparam \VGA_Controller|syncPantalla|t10|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N51
cyclonev_lcell_comb \Ram|ram_Out[9][6]~feeder (
// Equation(s):
// \Ram|ram_Out[9][6]~feeder_combout  = ( \Ram|ram~2645_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2645_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[9][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[9][6]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[9][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[9][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y74_N53
dffeas \Ram|ram_Out[9][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[9][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[9][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y74_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t10|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t10|Add1~37_sumout  = SUM(( !\Ram|ram_Out[9][6]~q  ) + ( \VGA_Controller|syncPantalla|t10|Add1~35  ) + ( \VGA_Controller|syncPantalla|t10|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[9][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t10|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t10|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t10|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t10|Add1~37 .lut_mask = 64'h000000000000F0F0;
defparam \VGA_Controller|syncPantalla|t10|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X38_Y74_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t10|Add1~37_sumout ,\VGA_Controller|syncPantalla|t10|Add1~33_sumout ,\VGA_Controller|syncPantalla|t10|Add1~29_sumout ,\VGA_Controller|syncPantalla|t10|Add1~25_sumout ,\VGA_Controller|syncPantalla|t10|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t10|Add1~17_sumout ,\VGA_Controller|syncPantalla|t10|Add1~13_sumout ,\VGA_Controller|syncPantalla|t10|Add1~9_sumout ,\VGA_Controller|syncPantalla|t10|Add1~5_sumout ,\VGA_Controller|syncPantalla|t10|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t10|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007B18C30C200000000000000000000D380000000708421004213800000001084210042108000000000842138421000000000F6186163C0000000780076318C63000000000000CB0C233320000000000067F7BCE720000000000011999CE720000000000076318C63000000000000118C631BC6308000000076006661C00000000000F318C63B40000000080076318C61C0000000798C7318C63340000000000076318C61C000000000006318C633400000000000DEF7BDFF80000000000030842108421180000000E318E7318C670000198C0000000000000000000030842108C01080000000E318C6398C6700003B0076318C61C00000000000F318C67";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "98C618000000076318F61C0000000000076318C30C0008000000076318C61C000000000007318C631CC670000000076318701C000000000000000000000008C6003E0000000000000000000000000000000C30C200000300000000001800000000000233B988000000000318C6318C63180000000FE72C30810CFC00000003084211999CE40000000CE586108CCCE40000000633FBDE739CE4000000011999CE739CE4000000076318C6318C6000000003084210853DFC00000007630001998C380000000E318C6398C678000000076B58C6318C380000000F318C6398C678000000076318C6318C380000000C6318C6BDEE600000000CE739CEFFFEE4000000";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F318C6318C6780000000E318C7398C67000000007631800000008000000030842108421180000000C6318C7B18C60000000033318D63186180000000F318C6398C6780000000F318C6398C6780000000F318C6318C678000000033318C63186180000000F318C6398C6780000000C6318F630C30800000007635AD6B18C3800000001080210818C380000000618400004660000000000000E001C000000000000004661840000000000030840000420000000000008400004200000000007000003B18C38000000076318C3B18C380000000318C610000C78000000076318C7B1861800000007600007B18C78000000010000F618610000000007600001800C";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "380000000F630C30800C380000000708421084E30800000007631CF6B18C380000000861861000000000000001080000000000000000000000700000000000006108400000000000000000004270840000000000000186F9980000000000030800000001180000000008C6318C61000000000000000000C318C00000076318D38CC6180000000861861031800000000427620003B18C384200000633CC633CC60000000000000000004631800000010802108C6308000000000000000000000000000008C673BDE000000000007BCE718C200000000000008CFB0800000000000003D8C60000000000000000CCF30C0000000000000040F00400000000000119";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C2108421080000000108421084E3080000006708CE1084E3080000000F7BDE00000000000000EC00CCC6186661C00000018C631BF7BDBC00000006300C6318C6300000000008CE1084E308000000000002378C200000000008639EF7BDEE62000000010B66E9B621000000018E75AD6B5AF6BC0000000E79C6318C739C0000000109C23318C618000000076318C38C200800FFFFFFE677BCF3FFFFFF0000001988430C000000FFFFFFFFB9CF7FFFFFFF00000000463080000000000003084EFFDC610000000003085DEF4C61000000000008CEF38C20000000000119DEF7BCC000000000077FFDCFFFBFB8000000074633BC6358B80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y76_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t10|Add1~37_sumout ,\VGA_Controller|syncPantalla|t10|Add1~33_sumout ,\VGA_Controller|syncPantalla|t10|Add1~29_sumout ,\VGA_Controller|syncPantalla|t10|Add1~25_sumout ,\VGA_Controller|syncPantalla|t10|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t10|Add1~17_sumout ,\VGA_Controller|syncPantalla|t10|Add1~13_sumout ,\VGA_Controller|syncPantalla|t10|Add1~9_sumout ,\VGA_Controller|syncPantalla|t10|Add1~5_sumout ,\VGA_Controller|syncPantalla|t10|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t10|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000001C63198800000000000000000000030C00000000108421C84200000000021084200842100000000390842008421C000000038C00218E000000010C338C6318C60000000000008CC430C20000000000019CA508420000000000021861084200000000000198C6318C0000000000030C00000C0000000000030CC400CC000000000000000018CC00000001CC6318C631860000000000030C6318CC0000000000030C6318CC0000000000018C6318CC00000000000294A529C6000000000003108421084210000000018CC421860000000186318C6318CE018C00000003108421080210000000018C6318CC000000010C6318C63186000000000000000000";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "002310000000030C0038CC00000000000198C6318C6318000000030C0000CC0000000000030C63198800000000000198C6318800000000000000000000001000000E00000000000000000000000000000001988000000318C6318C6318000000008CE62000000000000003000000000018000000038400010C309C00000003108421861084000000008466210C3084000000018CE52842108400000002186108421084000000030C6318C6318C0000000310842108429C000000030C6331003198000000018C633186319800000E631C6318C6319800000000000001863198000000030C6318C63198000000018C6339CE318C000000008421094E7184000000";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "038C2000000000000000018C66210C318C0000000218C6318C631C00000003108421084218000000018C6319C6318C000000028C63380011980000000000002108119C000000038C202108119C00000002186318C63310000000030C2000001198000000030C6319863198000000018C6338C662000000000300C739C63198000000021004210C319800000000008619880000000000000007000E000000000001988000086180000000001080000840000000000010800008400000000002186319C63198000000030C63198631980000000000002186319C000000030C6319800010000000030C631980001C0000000398C6398C6318000000030C63198631";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "98000000038C00010C319800000003908421084210000000030C6319CE31980000000000002186100000000002100000000000000000000000380000000000000210800000000000000000008439080000000000000066398600000000000010C6318C620000000003100000000218000000000000000000000000000198C630C86310000000018C0021861000000008430C63198011988400000318E6318E63000000000000000000218C600000021004210C631000000000000000000000000000000084318E7000000000001CE63108000000000000004338C400000000000000E00000000000000000000038000000000000000086398800000000000218";
defparam \VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "E421084210000000021084210873100000000390C721087310000000039CE70000000000000061988618CC400CC000000294A5294A529C000000018C0318C6318C0000000010C721087310000000008CE739CE738C20000000000021C800000000000210A6198A4200000000018C610842709C0000000000000000709C0000000210E430C631980000000218C63102539C0039CE7384863102739CE7000000186108CC00000039CE739C6108CE739CE700000000863100000000000003108739CE620000000003108318CC6200000000000086398800000000000010C739CE6000000000039CE309CE539C0000000380043000201C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t10|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t10|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0 [0] & 
// (\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0 [0])) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0 [0] & 
// (\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0 [0])) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0 [0]),
	.datac(!\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(!\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t10|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t10|Mux0~4 .lut_mask = 64'h1919193B3B3B193B;
defparam \VGA_Controller|syncPantalla|t10|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t10|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t10|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t10|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  
// & (((!\VGA_Controller|syncPantalla|t10|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|t10|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t10|Mux0~4_combout )))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|t10|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|t10|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t10|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t10|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t10|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t10|Mux0~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \VGA_Controller|syncPantalla|t10|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y77_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t10|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t10|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t21|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t10|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t10|pixel~0_combout  & 
// !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t10|pixel~0_combout ),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t21|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t10|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t10|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t10|pixel~1 .lut_mask = 64'h0000000000005050;
defparam \VGA_Controller|syncPantalla|t10|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y77_N49
dffeas \VGA_Controller|syncPantalla|t10|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t10|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t10|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t10|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t10|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y72_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t11|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t11|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0 [3] & ( \VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (\VGA_Controller|syncPantalla|Equal0~0_combout  & \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ) ) ) ) 
// # ( !\VGA_Controller|syncPantalla|X0 [3] & ( !\VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (\VGA_Controller|syncPantalla|Equal0~0_combout  & \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Equal0~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [3]),
	.dataf(!\VGA_Controller|syncPantalla|t3|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t11|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t11|pixel~0 .lut_mask = 64'h0303000000000303;
defparam \VGA_Controller|syncPantalla|t11|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t11|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t11|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t11|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t11|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t11|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t11|Add1~42 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t11|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t11|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t11|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t11|Add1~43  ) + ( \VGA_Controller|syncPantalla|t11|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t11|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t11|Add1~43  ) + ( \VGA_Controller|syncPantalla|t11|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t11|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t11|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t11|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t11|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t11|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t11|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t11|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t11|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t11|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t11|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t11|Add1~3  ) + ( \VGA_Controller|syncPantalla|t11|Add1~2  ))
// \VGA_Controller|syncPantalla|t11|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t11|Add1~3  ) + ( \VGA_Controller|syncPantalla|t11|Add1~2  ))
// \VGA_Controller|syncPantalla|t11|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t11|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t11|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t11|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t11|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t11|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t11|Add1~5 .lut_mask = 64'h000033330000CCCC;
defparam \VGA_Controller|syncPantalla|t11|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t11|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t11|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t11|Add1~7  ) + ( \VGA_Controller|syncPantalla|t11|Add1~6  ))
// \VGA_Controller|syncPantalla|t11|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t11|Add1~7  ) + ( \VGA_Controller|syncPantalla|t11|Add1~6  ))
// \VGA_Controller|syncPantalla|t11|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t11|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t11|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t11|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t11|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t11|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t11|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t11|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N54
cyclonev_lcell_comb \Ram|ram_Out[10][0]~feeder (
// Equation(s):
// \Ram|ram_Out[10][0]~feeder_combout  = ( \Ram|ram~2625_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2625_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[10][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[10][0]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[10][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[10][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N15
cyclonev_lcell_comb \Ram|Decoder0~39 (
// Equation(s):
// \Ram|Decoder0~39_combout  = ( \Ram|Decoder0~20_combout  & ( \Ram|ram~2646_combout  & ( (!\Ram|Add0~9_sumout  & (!\Ram|Add0~5_sumout  & (!\Ram|Add0~33_sumout  & !\Ram|Add0~1_sumout ))) ) ) )

	.dataa(!\Ram|Add0~9_sumout ),
	.datab(!\Ram|Add0~5_sumout ),
	.datac(!\Ram|Add0~33_sumout ),
	.datad(!\Ram|Add0~1_sumout ),
	.datae(!\Ram|Decoder0~20_combout ),
	.dataf(!\Ram|ram~2646_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~39 .extended_lut = "off";
defparam \Ram|Decoder0~39 .lut_mask = 64'h0000000000008000;
defparam \Ram|Decoder0~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y78_N56
dffeas \Ram|ram_Out[10][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[10][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[10][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[10][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t11|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t11|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[10][0]~q ) ) + ( \VGA_Controller|syncPantalla|t11|Add1~11  ) + ( \VGA_Controller|syncPantalla|t11|Add1~10  ))
// \VGA_Controller|syncPantalla|t11|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[10][0]~q ) ) + ( \VGA_Controller|syncPantalla|t11|Add1~11  ) + ( \VGA_Controller|syncPantalla|t11|Add1~10  ))
// \VGA_Controller|syncPantalla|t11|Add1~15  = SHARE((\Ram|ram_Out[10][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datad(!\Ram|ram_Out[10][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t11|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t11|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t11|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t11|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t11|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t11|Add1~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t11|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N42
cyclonev_lcell_comb \Ram|ram_Out[10][1]~feeder (
// Equation(s):
// \Ram|ram_Out[10][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[10][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[10][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[10][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[10][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y78_N44
dffeas \Ram|ram_Out[10][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[10][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[10][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[10][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t11|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t11|Add1~17_sumout  = SUM(( !\Ram|ram_Out[10][1]~q  $ (\VGA_Controller|syncPantalla|Y0 [5]) ) + ( \VGA_Controller|syncPantalla|t11|Add1~15  ) + ( \VGA_Controller|syncPantalla|t11|Add1~14  ))
// \VGA_Controller|syncPantalla|t11|Add1~18  = CARRY(( !\Ram|ram_Out[10][1]~q  $ (\VGA_Controller|syncPantalla|Y0 [5]) ) + ( \VGA_Controller|syncPantalla|t11|Add1~15  ) + ( \VGA_Controller|syncPantalla|t11|Add1~14  ))
// \VGA_Controller|syncPantalla|t11|Add1~19  = SHARE((\VGA_Controller|syncPantalla|Y0 [5]) # (\Ram|ram_Out[10][1]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[10][1]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t11|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t11|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t11|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t11|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t11|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t11|Add1~17 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t11|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N36
cyclonev_lcell_comb \Ram|ram_Out[10][2]~feeder (
// Equation(s):
// \Ram|ram_Out[10][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[10][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[10][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[10][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[10][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y78_N38
dffeas \Ram|ram_Out[10][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[10][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[10][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[10][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t11|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t11|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[10][2]~q ) ) + ( \VGA_Controller|syncPantalla|t11|Add1~19  ) + ( \VGA_Controller|syncPantalla|t11|Add1~18  ))
// \VGA_Controller|syncPantalla|t11|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[10][2]~q ) ) + ( \VGA_Controller|syncPantalla|t11|Add1~19  ) + ( \VGA_Controller|syncPantalla|t11|Add1~18  ))
// \VGA_Controller|syncPantalla|t11|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[10][2]~q ))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[10][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t11|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t11|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t11|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t11|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t11|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t11|Add1~21 .lut_mask = 64'h00000055000055AA;
defparam \VGA_Controller|syncPantalla|t11|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N51
cyclonev_lcell_comb \Ram|ram_Out[10][3]~feeder (
// Equation(s):
// \Ram|ram_Out[10][3]~feeder_combout  = ( \Ram|ram~2635_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[10][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[10][3]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[10][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[10][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y78_N52
dffeas \Ram|ram_Out[10][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[10][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[10][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[10][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t11|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t11|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[10][3]~q ) ) + ( \VGA_Controller|syncPantalla|t11|Add1~23  ) + ( \VGA_Controller|syncPantalla|t11|Add1~22  ))
// \VGA_Controller|syncPantalla|t11|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[10][3]~q ) ) + ( \VGA_Controller|syncPantalla|t11|Add1~23  ) + ( \VGA_Controller|syncPantalla|t11|Add1~22  ))
// \VGA_Controller|syncPantalla|t11|Add1~27  = SHARE((\Ram|ram_Out[10][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[10][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t11|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t11|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t11|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t11|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t11|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t11|Add1~25 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t11|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X39_Y78_N50
dffeas \Ram|ram_Out[10][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2639_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[10][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[10][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t11|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t11|Add1~29_sumout  = SUM(( !\Ram|ram_Out[10][4]~q  $ (\VGA_Controller|syncPantalla|Y0 [8]) ) + ( \VGA_Controller|syncPantalla|t11|Add1~27  ) + ( \VGA_Controller|syncPantalla|t11|Add1~26  ))
// \VGA_Controller|syncPantalla|t11|Add1~30  = CARRY(( !\Ram|ram_Out[10][4]~q  $ (\VGA_Controller|syncPantalla|Y0 [8]) ) + ( \VGA_Controller|syncPantalla|t11|Add1~27  ) + ( \VGA_Controller|syncPantalla|t11|Add1~26  ))
// \VGA_Controller|syncPantalla|t11|Add1~31  = SHARE((\VGA_Controller|syncPantalla|Y0 [8]) # (\Ram|ram_Out[10][4]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[10][4]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t11|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t11|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t11|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t11|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t11|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t11|Add1~29 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t11|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N45
cyclonev_lcell_comb \Ram|ram_Out[10][5]~feeder (
// Equation(s):
// \Ram|ram_Out[10][5]~feeder_combout  = ( \Ram|ram~2643_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[10][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[10][5]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[10][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[10][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y78_N47
dffeas \Ram|ram_Out[10][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[10][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[10][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[10][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t11|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t11|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[10][5]~q ) ) + ( \VGA_Controller|syncPantalla|t11|Add1~31  ) + ( \VGA_Controller|syncPantalla|t11|Add1~30  ))
// \VGA_Controller|syncPantalla|t11|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[10][5]~q ) ) + ( \VGA_Controller|syncPantalla|t11|Add1~31  ) + ( \VGA_Controller|syncPantalla|t11|Add1~30  ))
// \VGA_Controller|syncPantalla|t11|Add1~35  = SHARE((\Ram|ram_Out[10][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datad(!\Ram|ram_Out[10][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t11|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t11|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t11|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t11|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t11|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t11|Add1~33 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t11|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N39
cyclonev_lcell_comb \Ram|ram_Out[10][6]~feeder (
// Equation(s):
// \Ram|ram_Out[10][6]~feeder_combout  = ( \Ram|ram~2645_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2645_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[10][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[10][6]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[10][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[10][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y78_N40
dffeas \Ram|ram_Out[10][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[10][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[10][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y78_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t11|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t11|Add1~37_sumout  = SUM(( !\Ram|ram_Out[10][6]~q  ) + ( \VGA_Controller|syncPantalla|t11|Add1~35  ) + ( \VGA_Controller|syncPantalla|t11|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[10][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t11|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t11|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t11|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t11|Add1~37 .lut_mask = 64'h000000000000FF00;
defparam \VGA_Controller|syncPantalla|t11|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X38_Y78_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t11|Add1~37_sumout ,\VGA_Controller|syncPantalla|t11|Add1~33_sumout ,\VGA_Controller|syncPantalla|t11|Add1~29_sumout ,\VGA_Controller|syncPantalla|t11|Add1~25_sumout ,\VGA_Controller|syncPantalla|t11|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t11|Add1~17_sumout ,\VGA_Controller|syncPantalla|t11|Add1~13_sumout ,\VGA_Controller|syncPantalla|t11|Add1~9_sumout ,\VGA_Controller|syncPantalla|t11|Add1~5_sumout ,\VGA_Controller|syncPantalla|t11|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t11|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init4 = "0000007F39CB4C200000000000000000000DBC0000000708421044213800000001084210042108000000008842138421040000000FE586167E000000078217E739CE7200000000000C34E23B70000000000006FF5AC6300000000000011DB8C630000000000007E739CE720000000000019CC631BE630800000007E426665E00000000000F318C6BF600000000C217E739CE5E0000000798C7B5AD6B76000000000007E739CE5E000000000006B5AD6B7600000000000D6B5AD7FA0000000000038842108421180000000EB5AE735AC6700001DAD0842108420084000000038842108C01080000000EB5AD6BDAC6700003B217E739CE5E00000000000F318C67";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "98D69800000007E718FE5E000000000007E739CB4E108C00000007E718C65E000000000007B5AD6B5CC67000000007E739785C000000000000000000000008C6003E0000000000000000000000000000000CB4C200000384210842109C00000000042333B988000000000398C6318C631C0000000FE30C30831C7C00000003884211DB8C600000000C61A7108EDC6000000006B7FAD6318C60000000011DB8C6318C6000000007E739CE739CE400000003884210852D7C00000007E72109999CBC0000000EB5AD6BDAD6FC00000217EF79CE739CBC0000000F318C63DAD6FC00000007E739CE739CBC0000000CE739CEFFFEE40000000C6318C6BFFEE0000000";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0FB58C6318C6780000000EB5AD739AD6F40000000767390842108C0000000388421084211C0000000CE739CFF39CE4000000033739DE31869C0000000F318C6398C6FC0000000FB58C6398C6FC0000000F35AD6B5AD6F800000003B718C631869C0000000FB5AD6BDAD6FC0000000CE739FE72D30800000007E37BDEF39CBC00000001080210839CBC0000000618410844660000000000000F001E00000000000084466184108000000003084000042000000000000840000420000000000704210BF39CBC00000007E739CBF39CBC0000000318C610421CFC00000007E739CFF1861800000007E4210FF18C7C000000018421FE5A718400000007E42109C21C";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "BC0000000FE70C30821CBC0000000788421084E30800000007E73DFEF39CBC00000008618610420000000000010800000000000000000000007800000000000061084000000000000000000042788400000000000001A7F9DA0000000000030821084211180000000088C6318C61040000000000000000C318C0000007E739DBCCD69800000008E5861073800000000427E6210BF18CBC42000006B7ED6B7ED680000000000000000056B5A00000010802108E7388000000000000000000000000000008C67BFFF000000000007FEF798C20000000000000ADFB4A00000000000003F8C60000000000000000CCFB0C0000000000000041F8440000000000011D";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "E2108421080000000108421084F3880000006788EF1084F3880000000FFFFF00000000000000FC84CDCE5A6665E0000001084213B5AD3C00000006B40D6B5AD6B40000000008EF1084F3880000000004233FCE308400000008639EF7FDEE62000000010B47E9F421000000018EF5AC6318F63C0000000E79C6318C731C0000000109E23B5AD69C000000076739CB8C208C00FFFFFFE257BCB1FFFFFF0000001DA8434E000000FFFFFFFFB8C77FFFFFFF00000000473880000000000003884FFFDE710000000003885DEF4E71000000000008CFFBCC20000000000119FFFFFED00000000007FFFDC7FFAFBC00000007C212BC21583C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y78_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t11|Add1~37_sumout ,\VGA_Controller|syncPantalla|t11|Add1~33_sumout ,\VGA_Controller|syncPantalla|t11|Add1~29_sumout ,\VGA_Controller|syncPantalla|t11|Add1~25_sumout ,\VGA_Controller|syncPantalla|t11|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t11|Add1~17_sumout ,\VGA_Controller|syncPantalla|t11|Add1~13_sumout ,\VGA_Controller|syncPantalla|t11|Add1~9_sumout ,\VGA_Controller|syncPantalla|t11|Add1~5_sumout ,\VGA_Controller|syncPantalla|t11|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t11|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000018421108000000000000000000000208000000001084218842000000000210842008421000000003108420084218000000030800210C00000001082308421084000000000001888420860000000000011CE718C6000000000002104318C600000000000110842108000000000002080000080000000000020884008800000000000000001088000000018842108421040000000000020842108800000000000208421088000000000001084210880000000000039CE739C400000000000210842108421000000001088421040000000104210842108C010800000002108421080210000000010842108800000001084210842104000000000000000000";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00021000000002080030880000000000011084210842100000000208000088000000000002084211080000000000011084210800000000000000000000001000000E0000000000000000000000000000000110800000021084210842100000000108C42000000000000002000000000010000000038C200108219C0000000210842104318C000000018C442108218C0000000108E738C6318C00000002104318C6318C000000020842108421080000000210842108539C000000020842210021100000000108422104211000000C421842108421100000000000000104211000000002084210842110000000010842318C2108000000018C6319CE718C000000";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "030840000000000000000108442108210800000002108421084218000000021084210842100000000108421184210800000003084230002110000000000000210821180000000308402108211800000002104210842210000000020840000021100000000208421104211000000001084230844200000000020086318421100000000210042108211000000000008411080000000000000006000C0000000000011080000841000000000010800008400000000000108000084000000000021042118421100000000208421104211000000000000021042118000000020842110000100000000208421100001800000003108431084210000000020842110421";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "100000000308000108211000000003108421084210000000020842118C21100000000000002104200000000002100000000000000000000000300000000000000210800000000000000000008431080000000000000044390400000000000010842108420000000002100000000210000000000000000000000000000110842088421000000001080021042000000008420842110021108400000210C4210C4200000000000000000001084000000210042108421000000000000000000000000000000084210C60000000000018C421080000000000000002388000000000000000C00000000000000000000030000000000000000084310800000000000210";
defparam \VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C42108421000000002108421086210000000031086210862100000000318C60000000000000041108410884008800000039CE739CE739C00000001080210842108000000001086210862100000000108C6318C6308400000000000218800000000000210E4190E4200000000010C6318C6719C0000000000000000719C0000000210C420842110000000021084210463180039CE738CA52946739CE70000001042108800000039CE739C6318CE739CE700000000842100000000000002108639CC420000000002108318C8420000000000008431080000000000001086318C4000000000031CE319CE7398000000030425284210980000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t11|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t11|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  & (!\VGA_Controller|syncPantalla|X0 
// [2]))))) # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|X0 [2]))) # (\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout ))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( 
// (!\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  & (!\VGA_Controller|syncPantalla|X0 [2]))))) # (\VGA_Controller|syncPantalla|X0 [0] & 
// ((((\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ) # (\VGA_Controller|syncPantalla|X0 [2]))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [0]),
	.datab(!\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datac(!\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|X0 [2]),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(!\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t11|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t11|Mux0~4 .lut_mask = 64'h1B550A551B555F55;
defparam \VGA_Controller|syncPantalla|t11|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t11|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t11|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t11|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0 [2] & 
// (((!\VGA_Controller|syncPantalla|t11|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|t11|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t11|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & (((!\VGA_Controller|syncPantalla|t11|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\VGA_Controller|syncPantalla|t11|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [2]),
	.datab(!\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t11|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t11|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t11|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t11|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \VGA_Controller|syncPantalla|t11|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y78_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t11|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t11|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t11|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t11|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t9|pixel~0_combout  & 
// (!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  & \VGA_Controller|syncPantalla|X0 [8])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0 [8]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t11|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t11|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t11|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t11|pixel~1 .lut_mask = 64'h0000000000000404;
defparam \VGA_Controller|syncPantalla|t11|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y78_N49
dffeas \VGA_Controller|syncPantalla|t11|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t11|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t11|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t11|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t11|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y71_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~10 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~10_combout  = ( !\VGA_Controller|syncPantalla|t10|pixel~q  & ( !\VGA_Controller|syncPantalla|t11|pixel~q  & ( (!\VGA_Controller|syncPantalla|t8|pixel~q  & (!\VGA_Controller|syncPantalla|t7|pixel~q  & 
// (!\VGA_Controller|syncPantalla|t12|pixel~q  & !\VGA_Controller|syncPantalla|t9|pixel~q ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t8|pixel~q ),
	.datab(!\VGA_Controller|syncPantalla|t7|pixel~q ),
	.datac(!\VGA_Controller|syncPantalla|t12|pixel~q ),
	.datad(!\VGA_Controller|syncPantalla|t9|pixel~q ),
	.datae(!\VGA_Controller|syncPantalla|t10|pixel~q ),
	.dataf(!\VGA_Controller|syncPantalla|t11|pixel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~10 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~10 .lut_mask = 64'h8000000000000000;
defparam \VGA_Controller|syncPantalla|always2~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N54
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t30|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t30|pixel~1_combout  = ( \VGA_Controller|syncPantalla|X0 [3] & ( \VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [5] & ((\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ))) # 
// (\VGA_Controller|syncPantalla|X0 [5] & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q )) ) ) ) # ( !\VGA_Controller|syncPantalla|X0 [3] & ( \VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0 [5]) ) ) ) # ( \VGA_Controller|syncPantalla|X0 [3] & ( !\VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ((\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ) # 
// (\VGA_Controller|syncPantalla|X0 [5]))) ) ) ) # ( !\VGA_Controller|syncPantalla|X0 [3] & ( !\VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [5] & ((\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ))) # 
// (\VGA_Controller|syncPantalla|X0 [5] & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [5]),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [3]),
	.dataf(!\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t30|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t30|pixel~1 .lut_mask = 64'h2E2E2A2A22222E2E;
defparam \VGA_Controller|syncPantalla|t30|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t30|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t30|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t30|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t30|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t30|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t30|Add1~42 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t30|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t30|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t30|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t30|Add1~43  ) + ( \VGA_Controller|syncPantalla|t30|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t30|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t30|Add1~43  ) + ( \VGA_Controller|syncPantalla|t30|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t30|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t30|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t30|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t30|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t30|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t30|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t30|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t30|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t30|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t30|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t30|Add1~3  ) + ( \VGA_Controller|syncPantalla|t30|Add1~2  ))
// \VGA_Controller|syncPantalla|t30|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t30|Add1~3  ) + ( \VGA_Controller|syncPantalla|t30|Add1~2  ))
// \VGA_Controller|syncPantalla|t30|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t30|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t30|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t30|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t30|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t30|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t30|Add1~5 .lut_mask = 64'h000033330000CCCC;
defparam \VGA_Controller|syncPantalla|t30|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t30|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t30|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t30|Add1~7  ) + ( \VGA_Controller|syncPantalla|t30|Add1~6  ))
// \VGA_Controller|syncPantalla|t30|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t30|Add1~7  ) + ( \VGA_Controller|syncPantalla|t30|Add1~6  ))
// \VGA_Controller|syncPantalla|t30|Add1~11  = SHARE(GND)

	.dataa(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t30|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t30|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t30|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t30|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t30|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t30|Add1~9 .lut_mask = 64'h0000000000005555;
defparam \VGA_Controller|syncPantalla|t30|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N39
cyclonev_lcell_comb \Ram|Decoder0~42 (
// Equation(s):
// \Ram|Decoder0~42_combout  = ( !\Ram|Add0~1_sumout  & ( \Ram|Add0~21_sumout  & ( (\Ram|Add0~25_sumout  & !\Ram|Add0~29_sumout ) ) ) )

	.dataa(!\Ram|Add0~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|Add0~29_sumout ),
	.datae(!\Ram|Add0~1_sumout ),
	.dataf(!\Ram|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~42 .extended_lut = "off";
defparam \Ram|Decoder0~42 .lut_mask = 64'h0000000055000000;
defparam \Ram|Decoder0~42 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N57
cyclonev_lcell_comb \Ram|Decoder0~7 (
// Equation(s):
// \Ram|Decoder0~7_combout  = ( \Ram|Add0~13_sumout  & ( !\Ram|Add0~33_sumout  & ( (!\Ram|Add0~9_sumout  & (\Ram|Add0~17_sumout  & (\Ram|Decoder0~42_combout  & !\Ram|Add0~5_sumout ))) ) ) )

	.dataa(!\Ram|Add0~9_sumout ),
	.datab(!\Ram|Add0~17_sumout ),
	.datac(!\Ram|Decoder0~42_combout ),
	.datad(!\Ram|Add0~5_sumout ),
	.datae(!\Ram|Add0~13_sumout ),
	.dataf(!\Ram|Add0~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~7 .extended_lut = "off";
defparam \Ram|Decoder0~7 .lut_mask = 64'h0000020000000000;
defparam \Ram|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y63_N38
dffeas \Ram|ram_Out[29][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2625_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[29][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[29][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t30|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t30|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[29][0]~q ) ) + ( \VGA_Controller|syncPantalla|t30|Add1~11  ) + ( \VGA_Controller|syncPantalla|t30|Add1~10  ))
// \VGA_Controller|syncPantalla|t30|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[29][0]~q ) ) + ( \VGA_Controller|syncPantalla|t30|Add1~11  ) + ( \VGA_Controller|syncPantalla|t30|Add1~10  ))
// \VGA_Controller|syncPantalla|t30|Add1~15  = SHARE((\Ram|ram_Out[29][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Ram|ram_Out[29][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t30|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t30|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t30|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t30|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t30|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t30|Add1~13 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t30|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y63_N44
dffeas \Ram|ram_Out[29][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2629_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[29][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[29][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t30|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t30|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[29][1]~q ) ) + ( \VGA_Controller|syncPantalla|t30|Add1~15  ) + ( \VGA_Controller|syncPantalla|t30|Add1~14  ))
// \VGA_Controller|syncPantalla|t30|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[29][1]~q ) ) + ( \VGA_Controller|syncPantalla|t30|Add1~15  ) + ( \VGA_Controller|syncPantalla|t30|Add1~14  ))
// \VGA_Controller|syncPantalla|t30|Add1~19  = SHARE((\Ram|ram_Out[29][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datab(gnd),
	.datac(!\Ram|ram_Out[29][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t30|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t30|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t30|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t30|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t30|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t30|Add1~17 .lut_mask = 64'h00005F5F0000A5A5;
defparam \VGA_Controller|syncPantalla|t30|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y63_N50
dffeas \Ram|ram_Out[29][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2633_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[29][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[29][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t30|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t30|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[29][2]~q ) ) + ( \VGA_Controller|syncPantalla|t30|Add1~19  ) + ( \VGA_Controller|syncPantalla|t30|Add1~18  ))
// \VGA_Controller|syncPantalla|t30|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[29][2]~q ) ) + ( \VGA_Controller|syncPantalla|t30|Add1~19  ) + ( \VGA_Controller|syncPantalla|t30|Add1~18  ))
// \VGA_Controller|syncPantalla|t30|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[29][2]~q ))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datab(gnd),
	.datac(!\Ram|ram_Out[29][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t30|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t30|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t30|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t30|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t30|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t30|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \VGA_Controller|syncPantalla|t30|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y63_N56
dffeas \Ram|ram_Out[29][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2635_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[29][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[29][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t30|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t30|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[29][3]~q ) ) + ( \VGA_Controller|syncPantalla|t30|Add1~23  ) + ( \VGA_Controller|syncPantalla|t30|Add1~22  ))
// \VGA_Controller|syncPantalla|t30|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[29][3]~q ) ) + ( \VGA_Controller|syncPantalla|t30|Add1~23  ) + ( \VGA_Controller|syncPantalla|t30|Add1~22  ))
// \VGA_Controller|syncPantalla|t30|Add1~27  = SHARE((\Ram|ram_Out[29][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datad(!\Ram|ram_Out[29][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t30|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t30|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t30|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t30|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t30|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t30|Add1~25 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t30|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N45
cyclonev_lcell_comb \Ram|ram_Out[29][4]~feeder (
// Equation(s):
// \Ram|ram_Out[29][4]~feeder_combout  = ( \Ram|ram~2639_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[29][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[29][4]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[29][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[29][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y63_N47
dffeas \Ram|ram_Out[29][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[29][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[29][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[29][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t30|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t30|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[29][4]~q ) ) + ( \VGA_Controller|syncPantalla|t30|Add1~27  ) + ( \VGA_Controller|syncPantalla|t30|Add1~26  ))
// \VGA_Controller|syncPantalla|t30|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[29][4]~q ) ) + ( \VGA_Controller|syncPantalla|t30|Add1~27  ) + ( \VGA_Controller|syncPantalla|t30|Add1~26  ))
// \VGA_Controller|syncPantalla|t30|Add1~31  = SHARE((\Ram|ram_Out[29][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[29][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t30|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t30|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t30|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t30|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t30|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t30|Add1~29 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t30|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y63_N52
dffeas \Ram|ram_Out[29][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2643_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[29][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[29][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t30|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t30|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[29][5]~q ) ) + ( \VGA_Controller|syncPantalla|t30|Add1~31  ) + ( \VGA_Controller|syncPantalla|t30|Add1~30  ))
// \VGA_Controller|syncPantalla|t30|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[29][5]~q ) ) + ( \VGA_Controller|syncPantalla|t30|Add1~31  ) + ( \VGA_Controller|syncPantalla|t30|Add1~30  ))
// \VGA_Controller|syncPantalla|t30|Add1~35  = SHARE((\Ram|ram_Out[29][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[29][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t30|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t30|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t30|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t30|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t30|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t30|Add1~33 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t30|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y63_N59
dffeas \Ram|ram_Out[29][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2645_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[29][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[29][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y63_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t30|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t30|Add1~37_sumout  = SUM(( !\Ram|ram_Out[29][6]~q  ) + ( \VGA_Controller|syncPantalla|t30|Add1~35  ) + ( \VGA_Controller|syncPantalla|t30|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[29][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t30|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t30|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t30|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t30|Add1~37 .lut_mask = 64'h000000000000FF00;
defparam \VGA_Controller|syncPantalla|t30|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X38_Y63_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t30|Add1~37_sumout ,\VGA_Controller|syncPantalla|t30|Add1~33_sumout ,\VGA_Controller|syncPantalla|t30|Add1~29_sumout ,\VGA_Controller|syncPantalla|t30|Add1~25_sumout ,\VGA_Controller|syncPantalla|t30|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t30|Add1~17_sumout ,\VGA_Controller|syncPantalla|t30|Add1~13_sumout ,\VGA_Controller|syncPantalla|t30|Add1~9_sumout ,\VGA_Controller|syncPantalla|t30|Add1~5_sumout ,\VGA_Controller|syncPantalla|t30|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t30|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007B18C30C200000000000000000000D380000000708421004213800000001084210042108000000000842138421000000000F6186163C0000000780076318C63000000000000CB0C233320000000000067F7BCE720000000000011999CE720000000000076318C63000000000000118C631BC6308000000076006661C00000000000F318C63B40000000080076318C61C0000000798C7318C63340000000000076318C61C000000000006318C633400000000000DEF7BDFF80000000000030842108421180000000E318E7318C670000198C0000000000000000000030842108C01080000000E318C6398C6700003B0076318C61C00000000000F318C67";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "98C618000000076318F61C0000000000076318C30C0008000000076318C61C000000000007318C631CC670000000076318701C000000000000000000000008C6003E0000000000000000000000000000000C30C200000300000000001800000000000233B988000000000318C6318C63180000000FE72C30810CFC00000003084211999CE40000000CE586108CCCE40000000633FBDE739CE4000000011999CE739CE4000000076318C6318C6000000003084210853DFC00000007630001998C380000000E318C6398C678000000076B58C6318C380000000F318C6398C678000000076318C6318C380000000C6318C6BDEE600000000CE739CEFFFEE4000000";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F318C6318C6780000000E318C7398C67000000007631800000008000000030842108421180000000C6318C7B18C60000000033318D63186180000000F318C6398C6780000000F318C6398C6780000000F318C6318C678000000033318C63186180000000F318C6398C6780000000C6318F630C30800000007635AD6B18C3800000001080210818C380000000618400004660000000000000E001C000000000000004661840000000000030840000420000000000008400004200000000007000003B18C38000000076318C3B18C380000000318C610000C78000000076318C7B1861800000007600007B18C78000000010000F618610000000007600001800C";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "380000000F630C30800C380000000708421084E30800000007631CF6B18C380000000861861000000000000001080000000000000000000000700000000000006108400000000000000000004270840000000000000186F9980000000000030800000001180000000008C6318C61000000000000000000C318C00000076318D38CC6180000000861861031800000000427620003B18C384200000633CC633CC60000000000000000004631800000010802108C6308000000000000000000000000000008C673BDE000000000007BCE718C200000000000008CFB0800000000000003D8C60000000000000000CCF30C0000000000000040F00400000000000119";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C2108421080000000108421084E3080000006708CE1084E3080000000F7BDE00000000000000EC00CCC6186661C00000018C631BF7BDBC00000006300C6318C6300000000008CE1084E308000000000002378C200000000008639EF7BDEE62000000010B66E9B621000000018E75AD6B5AF6BC0000000E79C6318C739C0000000109C23318C618000000076318C38C200800FFFFFFE677BCF3FFFFFF0000001988430C000000FFFFFFFFB9CF7FFFFFFF00000000463080000000000003084EFFDC610000000003085DEF4C61000000000008CEF38C20000000000119DEF7BCC000000000077FFDCFFFBFB8000000074633BC6358B80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y61_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t30|Add1~37_sumout ,\VGA_Controller|syncPantalla|t30|Add1~33_sumout ,\VGA_Controller|syncPantalla|t30|Add1~29_sumout ,\VGA_Controller|syncPantalla|t30|Add1~25_sumout ,\VGA_Controller|syncPantalla|t30|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t30|Add1~17_sumout ,\VGA_Controller|syncPantalla|t30|Add1~13_sumout ,\VGA_Controller|syncPantalla|t30|Add1~9_sumout ,\VGA_Controller|syncPantalla|t30|Add1~5_sumout ,\VGA_Controller|syncPantalla|t30|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t30|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000001C63198800000000000000000000030C00000000108421C84200000000021084200842100000000390842008421C000000038C00218E000000010C338C6318C60000000000008CC430C20000000000019CA508420000000000021861084200000000000198C6318C0000000000030C00000C0000000000030CC400CC000000000000000018CC00000001CC6318C631860000000000030C6318CC0000000000030C6318CC0000000000018C6318CC00000000000294A529C6000000000003108421084210000000018CC421860000000186318C6318CE018C00000003108421080210000000018C6318CC000000010C6318C63186000000000000000000";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "002310000000030C0038CC00000000000198C6318C6318000000030C0000CC0000000000030C63198800000000000198C6318800000000000000000000001000000E00000000000000000000000000000001988000000318C6318C6318000000008CE62000000000000003000000000018000000038400010C309C00000003108421861084000000008466210C3084000000018CE52842108400000002186108421084000000030C6318C6318C0000000310842108429C000000030C6331003198000000018C633186319800000E631C6318C6319800000000000001863198000000030C6318C63198000000018C6339CE318C000000008421094E7184000000";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "038C2000000000000000018C66210C318C0000000218C6318C631C00000003108421084218000000018C6319C6318C000000028C63380011980000000000002108119C000000038C202108119C00000002186318C63310000000030C2000001198000000030C6319863198000000018C6338C662000000000300C739C63198000000021004210C319800000000008619880000000000000007000E000000000001988000086180000000001080000840000000000010800008400000000002186319C63198000000030C63198631980000000000002186319C000000030C6319800010000000030C631980001C0000000398C6398C6318000000030C63198631";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "98000000038C00010C319800000003908421084210000000030C6319CE31980000000000002186100000000002100000000000000000000000380000000000000210800000000000000000008439080000000000000066398600000000000010C6318C620000000003100000000218000000000000000000000000000198C630C86310000000018C0021861000000008430C63198011988400000318E6318E63000000000000000000218C600000021004210C631000000000000000000000000000000084318E7000000000001CE63108000000000000004338C400000000000000E00000000000000000000038000000000000000086398800000000000218";
defparam \VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "E421084210000000021084210873100000000390C721087310000000039CE70000000000000061988618CC400CC000000294A5294A529C000000018C0318C6318C0000000010C721087310000000008CE739CE738C20000000000021C800000000000210A6198A4200000000018C610842709C0000000000000000709C0000000210E430C631980000000218C63102539C0039CE7384863102739CE7000000186108CC00000039CE739C6108CE739CE700000000863100000000000003108739CE620000000003108318CC6200000000000086398800000000000010C739CE6000000000039CE309CE539C0000000380043000201C0000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t30|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t30|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// (\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ))) # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// (\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [0]),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datag(!\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t30|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t30|Mux0~4 .lut_mask = 64'h195D1919195D5D5D;
defparam \VGA_Controller|syncPantalla|t30|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t30|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t30|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t30|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  
// & (((!\VGA_Controller|syncPantalla|t30|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|t30|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t30|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t30|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|t30|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t30|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t30|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t30|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t30|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \VGA_Controller|syncPantalla|t30|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y63_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t30|pixel~2 (
// Equation(s):
// \VGA_Controller|syncPantalla|t30|pixel~2_combout  = ( \VGA_Controller|syncPantalla|t30|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t30|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t30|pixel~1_combout  & 
// \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t30|pixel~1_combout ),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t30|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t30|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t30|pixel~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|pixel~2 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t30|pixel~2 .lut_mask = 64'h0000000000000505;
defparam \VGA_Controller|syncPantalla|t30|pixel~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y63_N13
dffeas \VGA_Controller|syncPantalla|t30|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t30|pixel~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t30|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t30|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t30|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N54
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t227|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t227|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0 [3] & ( \VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0 [5])) ) ) ) # ( !\VGA_Controller|syncPantalla|X0 [3] & ( !\VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0 [5])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [3]),
	.dataf(!\VGA_Controller|syncPantalla|t3|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t227|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t227|pixel~0 .lut_mask = 64'h0404000000000404;
defparam \VGA_Controller|syncPantalla|t227|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t227|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t227|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t227|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t227|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t227|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t227|Add1~42 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t227|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t227|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t227|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t227|Add1~43  ) + ( \VGA_Controller|syncPantalla|t227|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t227|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t227|Add1~43  ) + ( \VGA_Controller|syncPantalla|t227|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t227|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t227|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t227|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t227|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t227|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t227|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t227|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t227|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t227|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t227|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t227|Add1~3  ) + ( \VGA_Controller|syncPantalla|t227|Add1~2  ))
// \VGA_Controller|syncPantalla|t227|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t227|Add1~3  ) + ( \VGA_Controller|syncPantalla|t227|Add1~2  ))
// \VGA_Controller|syncPantalla|t227|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t227|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t227|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t227|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t227|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t227|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t227|Add1~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t227|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t227|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t227|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t227|Add1~7  ) + ( \VGA_Controller|syncPantalla|t227|Add1~6  ))
// \VGA_Controller|syncPantalla|t227|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t227|Add1~7  ) + ( \VGA_Controller|syncPantalla|t227|Add1~6  ))
// \VGA_Controller|syncPantalla|t227|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t227|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t227|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t227|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t227|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t227|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t227|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t227|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N54
cyclonev_lcell_comb \Ram|ram_Out[26][0]~feeder (
// Equation(s):
// \Ram|ram_Out[26][0]~feeder_combout  = ( \Ram|ram~2625_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2625_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[26][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[26][0]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[26][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[26][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N48
cyclonev_lcell_comb \Ram|Decoder0~0 (
// Equation(s):
// \Ram|Decoder0~0_combout  = ( \Ram|Add0~13_sumout  & ( (!\Ram|Add0~25_sumout  & \Ram|Add0~21_sumout ) ) )

	.dataa(!\Ram|Add0~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\Ram|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~0 .extended_lut = "off";
defparam \Ram|Decoder0~0 .lut_mask = 64'h0000000000AA00AA;
defparam \Ram|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N54
cyclonev_lcell_comb \Ram|Decoder0~4 (
// Equation(s):
// \Ram|Decoder0~4_combout  = ( \Ram|Decoder0~0_combout  & ( \Ram|ram~2646_combout  & ( (!\Ram|Add0~33_sumout  & (!\Ram|Add0~9_sumout  & (!\Ram|Add0~5_sumout  & !\Ram|Add0~1_sumout ))) ) ) )

	.dataa(!\Ram|Add0~33_sumout ),
	.datab(!\Ram|Add0~9_sumout ),
	.datac(!\Ram|Add0~5_sumout ),
	.datad(!\Ram|Add0~1_sumout ),
	.datae(!\Ram|Decoder0~0_combout ),
	.dataf(!\Ram|ram~2646_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~4 .extended_lut = "off";
defparam \Ram|Decoder0~4 .lut_mask = 64'h0000000000008000;
defparam \Ram|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y71_N56
dffeas \Ram|ram_Out[26][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[26][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[26][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[26][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t227|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t227|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[26][0]~q ) ) + ( \VGA_Controller|syncPantalla|t227|Add1~11  ) + ( \VGA_Controller|syncPantalla|t227|Add1~10  ))
// \VGA_Controller|syncPantalla|t227|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[26][0]~q ) ) + ( \VGA_Controller|syncPantalla|t227|Add1~11  ) + ( \VGA_Controller|syncPantalla|t227|Add1~10  ))
// \VGA_Controller|syncPantalla|t227|Add1~15  = SHARE((\Ram|ram_Out[26][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datad(!\Ram|ram_Out[26][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t227|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t227|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t227|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t227|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t227|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t227|Add1~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t227|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y71_N47
dffeas \Ram|ram_Out[26][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2629_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[26][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[26][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t227|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t227|Add1~17_sumout  = SUM(( !\Ram|ram_Out[26][1]~q  $ (\VGA_Controller|syncPantalla|Y0 [5]) ) + ( \VGA_Controller|syncPantalla|t227|Add1~15  ) + ( \VGA_Controller|syncPantalla|t227|Add1~14  ))
// \VGA_Controller|syncPantalla|t227|Add1~18  = CARRY(( !\Ram|ram_Out[26][1]~q  $ (\VGA_Controller|syncPantalla|Y0 [5]) ) + ( \VGA_Controller|syncPantalla|t227|Add1~15  ) + ( \VGA_Controller|syncPantalla|t227|Add1~14  ))
// \VGA_Controller|syncPantalla|t227|Add1~19  = SHARE((\VGA_Controller|syncPantalla|Y0 [5]) # (\Ram|ram_Out[26][1]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[26][1]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t227|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t227|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t227|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t227|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t227|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t227|Add1~17 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t227|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N42
cyclonev_lcell_comb \Ram|ram_Out[26][2]~feeder (
// Equation(s):
// \Ram|ram_Out[26][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[26][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[26][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[26][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[26][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y71_N43
dffeas \Ram|ram_Out[26][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[26][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[26][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[26][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t227|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t227|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[26][2]~q ) ) + ( \VGA_Controller|syncPantalla|t227|Add1~19  ) + ( \VGA_Controller|syncPantalla|t227|Add1~18  ))
// \VGA_Controller|syncPantalla|t227|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[26][2]~q ) ) + ( \VGA_Controller|syncPantalla|t227|Add1~19  ) + ( \VGA_Controller|syncPantalla|t227|Add1~18  ))
// \VGA_Controller|syncPantalla|t227|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[26][2]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datad(!\Ram|ram_Out[26][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t227|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t227|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t227|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t227|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t227|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t227|Add1~21 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA_Controller|syncPantalla|t227|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y71_N38
dffeas \Ram|ram_Out[26][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2635_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[26][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[26][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t227|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t227|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[7]~DUPLICATE_q  $ (\Ram|ram_Out[26][3]~q ) ) + ( \VGA_Controller|syncPantalla|t227|Add1~23  ) + ( \VGA_Controller|syncPantalla|t227|Add1~22  ))
// \VGA_Controller|syncPantalla|t227|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0[7]~DUPLICATE_q  $ (\Ram|ram_Out[26][3]~q ) ) + ( \VGA_Controller|syncPantalla|t227|Add1~23  ) + ( \VGA_Controller|syncPantalla|t227|Add1~22  ))
// \VGA_Controller|syncPantalla|t227|Add1~27  = SHARE((\Ram|ram_Out[26][3]~q ) # (\VGA_Controller|syncPantalla|Y0[7]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0[7]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Ram|ram_Out[26][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t227|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t227|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t227|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t227|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t227|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t227|Add1~25 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t227|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y71_N53
dffeas \Ram|ram_Out[26][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2639_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[26][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[26][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t227|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t227|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[26][4]~q ) ) + ( \VGA_Controller|syncPantalla|t227|Add1~27  ) + ( \VGA_Controller|syncPantalla|t227|Add1~26  ))
// \VGA_Controller|syncPantalla|t227|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[26][4]~q ) ) + ( \VGA_Controller|syncPantalla|t227|Add1~27  ) + ( \VGA_Controller|syncPantalla|t227|Add1~26  ))
// \VGA_Controller|syncPantalla|t227|Add1~31  = SHARE((\Ram|ram_Out[26][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datab(gnd),
	.datac(!\Ram|ram_Out[26][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t227|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t227|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t227|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t227|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t227|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t227|Add1~29 .lut_mask = 64'h00005F5F0000A5A5;
defparam \VGA_Controller|syncPantalla|t227|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N48
cyclonev_lcell_comb \Ram|ram_Out[26][5]~feeder (
// Equation(s):
// \Ram|ram_Out[26][5]~feeder_combout  = ( \Ram|ram~2643_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[26][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[26][5]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[26][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[26][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y71_N49
dffeas \Ram|ram_Out[26][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[26][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[26][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[26][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t227|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t227|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[26][5]~q ) ) + ( \VGA_Controller|syncPantalla|t227|Add1~31  ) + ( \VGA_Controller|syncPantalla|t227|Add1~30  ))
// \VGA_Controller|syncPantalla|t227|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[26][5]~q ) ) + ( \VGA_Controller|syncPantalla|t227|Add1~31  ) + ( \VGA_Controller|syncPantalla|t227|Add1~30  ))
// \VGA_Controller|syncPantalla|t227|Add1~35  = SHARE((\Ram|ram_Out[26][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datad(!\Ram|ram_Out[26][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t227|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t227|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t227|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t227|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t227|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t227|Add1~33 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t227|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N57
cyclonev_lcell_comb \Ram|ram_Out[26][6]~feeder (
// Equation(s):
// \Ram|ram_Out[26][6]~feeder_combout  = ( \Ram|ram~2645_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2645_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[26][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[26][6]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[26][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[26][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y71_N59
dffeas \Ram|ram_Out[26][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[26][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[26][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[26][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t227|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t227|Add1~37_sumout  = SUM(( !\Ram|ram_Out[26][6]~q  ) + ( \VGA_Controller|syncPantalla|t227|Add1~35  ) + ( \VGA_Controller|syncPantalla|t227|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[26][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t227|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t227|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t227|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t227|Add1~37 .lut_mask = 64'h000000000000FF00;
defparam \VGA_Controller|syncPantalla|t227|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X41_Y71_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t227|Add1~37_sumout ,\VGA_Controller|syncPantalla|t227|Add1~33_sumout ,\VGA_Controller|syncPantalla|t227|Add1~29_sumout ,\VGA_Controller|syncPantalla|t227|Add1~25_sumout ,\VGA_Controller|syncPantalla|t227|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t227|Add1~17_sumout ,\VGA_Controller|syncPantalla|t227|Add1~13_sumout ,\VGA_Controller|syncPantalla|t227|Add1~9_sumout ,\VGA_Controller|syncPantalla|t227|Add1~5_sumout ,\VGA_Controller|syncPantalla|t227|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t227|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init4 = "0000007F39CB4C200000000000000000000DBC0000000708421044213800000001084210042108000000008842138421040000000FE586167E000000078217E739CE7200000000000C34E23B70000000000006FF5AC6300000000000011DB8C630000000000007E739CE720000000000019CC631BE630800000007E426665E00000000000F318C6BF600000000C217E739CE5E0000000798C7B5AD6B76000000000007E739CE5E000000000006B5AD6B7600000000000D6B5AD7FA0000000000038842108421180000000EB5AE735AC6700001DAD0842108420084000000038842108C01080000000EB5AD6BDAC6700003B217E739CE5E00000000000F318C67";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "98D69800000007E718FE5E000000000007E739CB4E108C00000007E718C65E000000000007B5AD6B5CC67000000007E739785C000000000000000000000008C6003E0000000000000000000000000000000CB4C200000384210842109C00000000042333B988000000000398C6318C631C0000000FE30C30831C7C00000003884211DB8C600000000C61A7108EDC6000000006B7FAD6318C60000000011DB8C6318C6000000007E739CE739CE400000003884210852D7C00000007E72109999CBC0000000EB5AD6BDAD6FC00000217EF79CE739CBC0000000F318C63DAD6FC00000007E739CE739CBC0000000CE739CEFFFEE40000000C6318C6BFFEE0000000";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0FB58C6318C6780000000EB5AD739AD6F40000000767390842108C0000000388421084211C0000000CE739CFF39CE4000000033739DE31869C0000000F318C6398C6FC0000000FB58C6398C6FC0000000F35AD6B5AD6F800000003B718C631869C0000000FB5AD6BDAD6FC0000000CE739FE72D30800000007E37BDEF39CBC00000001080210839CBC0000000618410844660000000000000F001E00000000000084466184108000000003084000042000000000000840000420000000000704210BF39CBC00000007E739CBF39CBC0000000318C610421CFC00000007E739CFF1861800000007E4210FF18C7C000000018421FE5A718400000007E42109C21C";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "BC0000000FE70C30821CBC0000000788421084E30800000007E73DFEF39CBC00000008618610420000000000010800000000000000000000007800000000000061084000000000000000000042788400000000000001A7F9DA0000000000030821084211180000000088C6318C61040000000000000000C318C0000007E739DBCCD69800000008E5861073800000000427E6210BF18CBC42000006B7ED6B7ED680000000000000000056B5A00000010802108E7388000000000000000000000000000008C67BFFF000000000007FEF798C20000000000000ADFB4A00000000000003F8C60000000000000000CCFB0C0000000000000041F8440000000000011D";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "E2108421080000000108421084F3880000006788EF1084F3880000000FFFFF00000000000000FC84CDCE5A6665E0000001084213B5AD3C00000006B40D6B5AD6B40000000008EF1084F3880000000004233FCE308400000008639EF7FDEE62000000010B47E9F421000000018EF5AC6318F63C0000000E79C6318C731C0000000109E23B5AD69C000000076739CB8C208C00FFFFFFE257BCB1FFFFFF0000001DA8434E000000FFFFFFFFB8C77FFFFFFF00000000473880000000000003884FFFDE710000000003885DEF4E71000000000008CFFBCC20000000000119FFFFFED00000000007FFFDC7FFAFBC00000007C212BC21583C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y74_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t227|Add1~37_sumout ,\VGA_Controller|syncPantalla|t227|Add1~33_sumout ,\VGA_Controller|syncPantalla|t227|Add1~29_sumout ,\VGA_Controller|syncPantalla|t227|Add1~25_sumout ,\VGA_Controller|syncPantalla|t227|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t227|Add1~17_sumout ,\VGA_Controller|syncPantalla|t227|Add1~13_sumout ,\VGA_Controller|syncPantalla|t227|Add1~9_sumout ,\VGA_Controller|syncPantalla|t227|Add1~5_sumout ,\VGA_Controller|syncPantalla|t227|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t227|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000018421108000000000000000000000208000000001084218842000000000210842008421000000003108420084218000000030800210C00000001082308421084000000000001888420860000000000011CE718C6000000000002104318C600000000000110842108000000000002080000080000000000020884008800000000000000001088000000018842108421040000000000020842108800000000000208421088000000000001084210880000000000039CE739C400000000000210842108421000000001088421040000000104210842108C010800000002108421080210000000010842108800000001084210842104000000000000000000";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00021000000002080030880000000000011084210842100000000208000088000000000002084211080000000000011084210800000000000000000000001000000E0000000000000000000000000000000110800000021084210842100000000108C42000000000000002000000000010000000038C200108219C0000000210842104318C000000018C442108218C0000000108E738C6318C00000002104318C6318C000000020842108421080000000210842108539C000000020842210021100000000108422104211000000C421842108421100000000000000104211000000002084210842110000000010842318C2108000000018C6319CE718C000000";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "030840000000000000000108442108210800000002108421084218000000021084210842100000000108421184210800000003084230002110000000000000210821180000000308402108211800000002104210842210000000020840000021100000000208421104211000000001084230844200000000020086318421100000000210042108211000000000008411080000000000000006000C0000000000011080000841000000000010800008400000000000108000084000000000021042118421100000000208421104211000000000000021042118000000020842110000100000000208421100001800000003108431084210000000020842110421";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "100000000308000108211000000003108421084210000000020842118C21100000000000002104200000000002100000000000000000000000300000000000000210800000000000000000008431080000000000000044390400000000000010842108420000000002100000000210000000000000000000000000000110842088421000000001080021042000000008420842110021108400000210C4210C4200000000000000000001084000000210042108421000000000000000000000000000000084210C60000000000018C421080000000000000002388000000000000000C00000000000000000000030000000000000000084310800000000000210";
defparam \VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C42108421000000002108421086210000000031086210862100000000318C60000000000000041108410884008800000039CE739CE739C00000001080210842108000000001086210862100000000108C6318C6308400000000000218800000000000210E4190E4200000000010C6318C6719C0000000000000000719C0000000210C420842110000000021084210463180039CE738CA52946739CE70000001042108800000039CE739C6318CE739CE700000000842100000000000002108639CC420000000002108318C8420000000000008431080000000000001086318C4000000000031CE319CE7398000000030425284210980000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t227|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t227|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  & (!\VGA_Controller|syncPantalla|X0 
// [2]))))) # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|X0 [2]))) # (\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout ))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( 
// ((!\VGA_Controller|syncPantalla|X0 [0] & (\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a1  & (!\VGA_Controller|syncPantalla|X0 [2]))) # (\VGA_Controller|syncPantalla|X0 [0] & 
// (((\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ) # (\VGA_Controller|syncPantalla|X0 [2]))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datab(!\VGA_Controller|syncPantalla|X0 [0]),
	.datac(!\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|X0 [2]),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datag(!\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t227|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t227|Mux0~4 .lut_mask = 64'h1D330C331D333F33;
defparam \VGA_Controller|syncPantalla|t227|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y72_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t227|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t227|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t227|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0 [2] & 
// (((!\VGA_Controller|syncPantalla|t227|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|t227|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0 [2] & (((\VGA_Controller|syncPantalla|t227|Mux0~4_combout )))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|t227|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\VGA_Controller|syncPantalla|t227|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\VGA_Controller|syncPantalla|X0 [2]),
	.datac(!\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t227|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t227|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t227|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t227|Mux0~0 .lut_mask = 64'h03030303DDDDCCFF;
defparam \VGA_Controller|syncPantalla|t227|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y70_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t227|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t227|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t227|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [8] & (\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|t227|pixel~0_combout  & 
// \VGA_Controller|syncPantalla|t9|pixel~0_combout ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [8]),
	.datab(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|t227|pixel~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|t227|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t227|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t227|pixel~1 .lut_mask = 64'h0000000000010001;
defparam \VGA_Controller|syncPantalla|t227|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y70_N8
dffeas \VGA_Controller|syncPantalla|t227|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t227|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t227|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t227|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t227|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t26|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t26|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0 [3] & 
// \VGA_Controller|syncPantalla|X0 [5])) ) ) ) # ( !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [3] & 
// \VGA_Controller|syncPantalla|X0 [5])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [3]),
	.datad(!\VGA_Controller|syncPantalla|X0 [5]),
	.datae(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t26|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t26|pixel~0 .lut_mask = 64'h000A0000000000A0;
defparam \VGA_Controller|syncPantalla|t26|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t26|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t26|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t26|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t26|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t26|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t26|Add1~42 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t26|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t26|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t26|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t26|Add1~43  ) + ( \VGA_Controller|syncPantalla|t26|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t26|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t26|Add1~43  ) + ( \VGA_Controller|syncPantalla|t26|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t26|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t26|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t26|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t26|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t26|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t26|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t26|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t26|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t26|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t26|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t26|Add1~3  ) + ( \VGA_Controller|syncPantalla|t26|Add1~2  ))
// \VGA_Controller|syncPantalla|t26|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t26|Add1~3  ) + ( \VGA_Controller|syncPantalla|t26|Add1~2  ))
// \VGA_Controller|syncPantalla|t26|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t26|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t26|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t26|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t26|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t26|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t26|Add1~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t26|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t26|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t26|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t26|Add1~7  ) + ( \VGA_Controller|syncPantalla|t26|Add1~6  ))
// \VGA_Controller|syncPantalla|t26|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t26|Add1~7  ) + ( \VGA_Controller|syncPantalla|t26|Add1~6  ))
// \VGA_Controller|syncPantalla|t26|Add1~11  = SHARE(GND)

	.dataa(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t26|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t26|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t26|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t26|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t26|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t26|Add1~9 .lut_mask = 64'h0000000000005555;
defparam \VGA_Controller|syncPantalla|t26|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N51
cyclonev_lcell_comb \Ram|Decoder0~2 (
// Equation(s):
// \Ram|Decoder0~2_combout  = (\Ram|Add0~21_sumout  & (\Ram|Add0~13_sumout  & \Ram|Add0~25_sumout ))

	.dataa(gnd),
	.datab(!\Ram|Add0~21_sumout ),
	.datac(!\Ram|Add0~13_sumout ),
	.datad(!\Ram|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~2 .extended_lut = "off";
defparam \Ram|Decoder0~2 .lut_mask = 64'h0003000300030003;
defparam \Ram|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N45
cyclonev_lcell_comb \Ram|Decoder0~3 (
// Equation(s):
// \Ram|Decoder0~3_combout  = ( \Ram|ram~2626_combout  & ( (!\Ram|Add0~29_sumout  & (!\Ram|Add0~17_sumout  & (!\Ram|Add0~33_sumout  & \Ram|Decoder0~2_combout ))) ) )

	.dataa(!\Ram|Add0~29_sumout ),
	.datab(!\Ram|Add0~17_sumout ),
	.datac(!\Ram|Add0~33_sumout ),
	.datad(!\Ram|Decoder0~2_combout ),
	.datae(gnd),
	.dataf(!\Ram|ram~2626_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~3 .extended_lut = "off";
defparam \Ram|Decoder0~3 .lut_mask = 64'h0000000000800080;
defparam \Ram|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N59
dffeas \Ram|ram_Out[25][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2625_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[25][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[25][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t26|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t26|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[25][0]~q ) ) + ( \VGA_Controller|syncPantalla|t26|Add1~11  ) + ( \VGA_Controller|syncPantalla|t26|Add1~10  ))
// \VGA_Controller|syncPantalla|t26|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[25][0]~q ) ) + ( \VGA_Controller|syncPantalla|t26|Add1~11  ) + ( \VGA_Controller|syncPantalla|t26|Add1~10  ))
// \VGA_Controller|syncPantalla|t26|Add1~15  = SHARE((\Ram|ram_Out[25][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[25][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t26|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t26|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t26|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t26|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t26|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t26|Add1~13 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t26|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N45
cyclonev_lcell_comb \Ram|ram_Out[25][1]~feeder (
// Equation(s):
// \Ram|ram_Out[25][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[25][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[25][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[25][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[25][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N47
dffeas \Ram|ram_Out[25][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[25][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[25][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[25][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t26|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t26|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[25][1]~q ) ) + ( \VGA_Controller|syncPantalla|t26|Add1~15  ) + ( \VGA_Controller|syncPantalla|t26|Add1~14  ))
// \VGA_Controller|syncPantalla|t26|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[25][1]~q ) ) + ( \VGA_Controller|syncPantalla|t26|Add1~15  ) + ( \VGA_Controller|syncPantalla|t26|Add1~14  ))
// \VGA_Controller|syncPantalla|t26|Add1~19  = SHARE((\Ram|ram_Out[25][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[25][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t26|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t26|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t26|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t26|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t26|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t26|Add1~17 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t26|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N42
cyclonev_lcell_comb \Ram|ram_Out[25][2]~feeder (
// Equation(s):
// \Ram|ram_Out[25][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[25][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[25][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[25][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[25][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N43
dffeas \Ram|ram_Out[25][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[25][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[25][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[25][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t26|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t26|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[25][2]~q ) ) + ( \VGA_Controller|syncPantalla|t26|Add1~19  ) + ( \VGA_Controller|syncPantalla|t26|Add1~18  ))
// \VGA_Controller|syncPantalla|t26|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[25][2]~q ) ) + ( \VGA_Controller|syncPantalla|t26|Add1~19  ) + ( \VGA_Controller|syncPantalla|t26|Add1~18  ))
// \VGA_Controller|syncPantalla|t26|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[25][2]~q ))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[25][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t26|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t26|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t26|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t26|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t26|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t26|Add1~21 .lut_mask = 64'h00000055000055AA;
defparam \VGA_Controller|syncPantalla|t26|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y63_N40
dffeas \Ram|ram_Out[25][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2635_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[25][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[25][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t26|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t26|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[25][3]~q ) ) + ( \VGA_Controller|syncPantalla|t26|Add1~23  ) + ( \VGA_Controller|syncPantalla|t26|Add1~22  ))
// \VGA_Controller|syncPantalla|t26|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[25][3]~q ) ) + ( \VGA_Controller|syncPantalla|t26|Add1~23  ) + ( \VGA_Controller|syncPantalla|t26|Add1~22  ))
// \VGA_Controller|syncPantalla|t26|Add1~27  = SHARE((\Ram|ram_Out[25][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datac(!\Ram|ram_Out[25][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t26|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t26|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t26|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t26|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t26|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t26|Add1~25 .lut_mask = 64'h00003F3F0000C3C3;
defparam \VGA_Controller|syncPantalla|t26|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y63_N17
dffeas \Ram|ram_Out[25][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2639_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[25][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[25][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t26|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t26|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[25][4]~q ) ) + ( \VGA_Controller|syncPantalla|t26|Add1~27  ) + ( \VGA_Controller|syncPantalla|t26|Add1~26  ))
// \VGA_Controller|syncPantalla|t26|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[25][4]~q ) ) + ( \VGA_Controller|syncPantalla|t26|Add1~27  ) + ( \VGA_Controller|syncPantalla|t26|Add1~26  ))
// \VGA_Controller|syncPantalla|t26|Add1~31  = SHARE((\Ram|ram_Out[25][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datab(!\Ram|ram_Out[25][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t26|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t26|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t26|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t26|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t26|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t26|Add1~29 .lut_mask = 64'h0000777700009999;
defparam \VGA_Controller|syncPantalla|t26|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y63_N23
dffeas \Ram|ram_Out[25][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2643_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[25][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[25][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t26|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t26|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[25][5]~q ) ) + ( \VGA_Controller|syncPantalla|t26|Add1~31  ) + ( \VGA_Controller|syncPantalla|t26|Add1~30  ))
// \VGA_Controller|syncPantalla|t26|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[25][5]~q ) ) + ( \VGA_Controller|syncPantalla|t26|Add1~31  ) + ( \VGA_Controller|syncPantalla|t26|Add1~30  ))
// \VGA_Controller|syncPantalla|t26|Add1~35  = SHARE((\Ram|ram_Out[25][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datad(!\Ram|ram_Out[25][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t26|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t26|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t26|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t26|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t26|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t26|Add1~33 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t26|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X40_Y63_N14
dffeas \Ram|ram_Out[25][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2645_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[25][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[25][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t26|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t26|Add1~37_sumout  = SUM(( !\Ram|ram_Out[25][6]~q  ) + ( \VGA_Controller|syncPantalla|t26|Add1~35  ) + ( \VGA_Controller|syncPantalla|t26|Add1~34  ))

	.dataa(gnd),
	.datab(!\Ram|ram_Out[25][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t26|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t26|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t26|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t26|Add1~37 .lut_mask = 64'h000000000000CCCC;
defparam \VGA_Controller|syncPantalla|t26|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X41_Y63_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t26|Add1~37_sumout ,\VGA_Controller|syncPantalla|t26|Add1~33_sumout ,\VGA_Controller|syncPantalla|t26|Add1~29_sumout ,\VGA_Controller|syncPantalla|t26|Add1~25_sumout ,\VGA_Controller|syncPantalla|t26|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t26|Add1~17_sumout ,\VGA_Controller|syncPantalla|t26|Add1~13_sumout ,\VGA_Controller|syncPantalla|t26|Add1~9_sumout ,\VGA_Controller|syncPantalla|t26|Add1~5_sumout ,\VGA_Controller|syncPantalla|t26|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t26|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007B18C30C200000000000000000000D380000000708421004213800000001084210042108000000000842138421000000000F6186163C0000000780076318C63000000000000CB0C233320000000000067F7BCE720000000000011999CE720000000000076318C63000000000000118C631BC6308000000076006661C00000000000F318C63B40000000080076318C61C0000000798C7318C63340000000000076318C61C000000000006318C633400000000000DEF7BDFF80000000000030842108421180000000E318E7318C670000198C0000000000000000000030842108C01080000000E318C6398C6700003B0076318C61C00000000000F318C67";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "98C618000000076318F61C0000000000076318C30C0008000000076318C61C000000000007318C631CC670000000076318701C000000000000000000000008C6003E0000000000000000000000000000000C30C200000300000000001800000000000233B988000000000318C6318C63180000000FE72C30810CFC00000003084211999CE40000000CE586108CCCE40000000633FBDE739CE4000000011999CE739CE4000000076318C6318C6000000003084210853DFC00000007630001998C380000000E318C6398C678000000076B58C6318C380000000F318C6398C678000000076318C6318C380000000C6318C6BDEE600000000CE739CEFFFEE4000000";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F318C6318C6780000000E318C7398C67000000007631800000008000000030842108421180000000C6318C7B18C60000000033318D63186180000000F318C6398C6780000000F318C6398C6780000000F318C6318C678000000033318C63186180000000F318C6398C6780000000C6318F630C30800000007635AD6B18C3800000001080210818C380000000618400004660000000000000E001C000000000000004661840000000000030840000420000000000008400004200000000007000003B18C38000000076318C3B18C380000000318C610000C78000000076318C7B1861800000007600007B18C78000000010000F618610000000007600001800C";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "380000000F630C30800C380000000708421084E30800000007631CF6B18C380000000861861000000000000001080000000000000000000000700000000000006108400000000000000000004270840000000000000186F9980000000000030800000001180000000008C6318C61000000000000000000C318C00000076318D38CC6180000000861861031800000000427620003B18C384200000633CC633CC60000000000000000004631800000010802108C6308000000000000000000000000000008C673BDE000000000007BCE718C200000000000008CFB0800000000000003D8C60000000000000000CCF30C0000000000000040F00400000000000119";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C2108421080000000108421084E3080000006708CE1084E3080000000F7BDE00000000000000EC00CCC6186661C00000018C631BF7BDBC00000006300C6318C6300000000008CE1084E308000000000002378C200000000008639EF7BDEE62000000010B66E9B621000000018E75AD6B5AF6BC0000000E79C6318C739C0000000109C23318C618000000076318C38C200800FFFFFFE677BCF3FFFFFF0000001988430C000000FFFFFFFFB9CF7FFFFFFF00000000463080000000000003084EFFDC610000000003085DEF4C61000000000008CEF38C20000000000119DEF7BCC000000000077FFDCFFFBFB8000000074633BC6358B80000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y62_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t26|Add1~37_sumout ,\VGA_Controller|syncPantalla|t26|Add1~33_sumout ,\VGA_Controller|syncPantalla|t26|Add1~29_sumout ,\VGA_Controller|syncPantalla|t26|Add1~25_sumout ,\VGA_Controller|syncPantalla|t26|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t26|Add1~17_sumout ,\VGA_Controller|syncPantalla|t26|Add1~13_sumout ,\VGA_Controller|syncPantalla|t26|Add1~9_sumout ,\VGA_Controller|syncPantalla|t26|Add1~5_sumout ,\VGA_Controller|syncPantalla|t26|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t26|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000001C63198800000000000000000000030C00000000108421C84200000000021084200842100000000390842008421C000000038C00218E000000010C338C6318C60000000000008CC430C20000000000019CA508420000000000021861084200000000000198C6318C0000000000030C00000C0000000000030CC400CC000000000000000018CC00000001CC6318C631860000000000030C6318CC0000000000030C6318CC0000000000018C6318CC00000000000294A529C6000000000003108421084210000000018CC421860000000186318C6318CE018C00000003108421080210000000018C6318CC000000010C6318C63186000000000000000000";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "002310000000030C0038CC00000000000198C6318C6318000000030C0000CC0000000000030C63198800000000000198C6318800000000000000000000001000000E00000000000000000000000000000001988000000318C6318C6318000000008CE62000000000000003000000000018000000038400010C309C00000003108421861084000000008466210C3084000000018CE52842108400000002186108421084000000030C6318C6318C0000000310842108429C000000030C6331003198000000018C633186319800000E631C6318C6319800000000000001863198000000030C6318C63198000000018C6339CE318C000000008421094E7184000000";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "038C2000000000000000018C66210C318C0000000218C6318C631C00000003108421084218000000018C6319C6318C000000028C63380011980000000000002108119C000000038C202108119C00000002186318C63310000000030C2000001198000000030C6319863198000000018C6338C662000000000300C739C63198000000021004210C319800000000008619880000000000000007000E000000000001988000086180000000001080000840000000000010800008400000000002186319C63198000000030C63198631980000000000002186319C000000030C6319800010000000030C631980001C0000000398C6398C6318000000030C63198631";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "98000000038C00010C319800000003908421084210000000030C6319CE31980000000000002186100000000002100000000000000000000000380000000000000210800000000000000000008439080000000000000066398600000000000010C6318C620000000003100000000218000000000000000000000000000198C630C86310000000018C0021861000000008430C63198011988400000318E6318E63000000000000000000218C600000021004210C631000000000000000000000000000000084318E7000000000001CE63108000000000000004338C400000000000000E00000000000000000000038000000000000000086398800000000000218";
defparam \VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "E421084210000000021084210873100000000390C721087310000000039CE70000000000000061988618CC400CC000000294A5294A529C000000018C0318C6318C0000000010C721087310000000008CE739CE738C20000000000021C800000000000210A6198A4200000000018C610842709C0000000000000000709C0000000210E430C631980000000218C63102539C0039CE7384863102739CE7000000186108CC00000039CE739C6108CE739CE700000000863100000000000003108739CE620000000003108318CC6200000000000086398800000000000010C739CE6000000000039CE309CE539C0000000380043000201C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N57
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t26|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t26|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|X0 [0] & 
// (\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\VGA_Controller|syncPantalla|X0 [0] & ((\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|X0 [0]))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|X0 [0] & 
// ((\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|X0 [0] & (\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|X0 [0]))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|X0 [0]),
	.datag(!\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t26|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t26|Mux0~4 .lut_mask = 64'h0A0A0A0A55FF7777;
defparam \VGA_Controller|syncPantalla|t26|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t26|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t26|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t26|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// ((!\VGA_Controller|syncPantalla|t26|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|t26|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t26|Mux0~4_combout )))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|t26|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|t26|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t26|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t26|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t26|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t26|Mux0~0 .lut_mask = 64'h000F000FFF33FF55;
defparam \VGA_Controller|syncPantalla|t26|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y63_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t26|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t26|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t30|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t26|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t26|pixel~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|t26|pixel~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t30|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t26|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t26|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t26|pixel~1 .lut_mask = 64'h0000000000003333;
defparam \VGA_Controller|syncPantalla|t26|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y63_N50
dffeas \VGA_Controller|syncPantalla|t26|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t26|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t26|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t26|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t26|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t28|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t28|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [3] & 
// \VGA_Controller|syncPantalla|X0 [5])) ) ) ) # ( !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0 [3] & 
// !\VGA_Controller|syncPantalla|X0 [5])) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0 [3]),
	.datad(!\VGA_Controller|syncPantalla|X0 [5]),
	.datae(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|t8|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t28|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t28|pixel~0 .lut_mask = 64'h300000000000000C;
defparam \VGA_Controller|syncPantalla|t28|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t28|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t28|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t28|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t28|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t28|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t28|Add1~42 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t28|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t28|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t28|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t28|Add1~43  ) + ( \VGA_Controller|syncPantalla|t28|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t28|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t28|Add1~43  ) + ( \VGA_Controller|syncPantalla|t28|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t28|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t28|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t28|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t28|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t28|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t28|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t28|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t28|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t28|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t28|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t28|Add1~3  ) + ( \VGA_Controller|syncPantalla|t28|Add1~2  ))
// \VGA_Controller|syncPantalla|t28|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t28|Add1~3  ) + ( \VGA_Controller|syncPantalla|t28|Add1~2  ))
// \VGA_Controller|syncPantalla|t28|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t28|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t28|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t28|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t28|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t28|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t28|Add1~5 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t28|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t28|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t28|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t28|Add1~7  ) + ( \VGA_Controller|syncPantalla|t28|Add1~6  ))
// \VGA_Controller|syncPantalla|t28|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t28|Add1~7  ) + ( \VGA_Controller|syncPantalla|t28|Add1~6  ))
// \VGA_Controller|syncPantalla|t28|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t28|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t28|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t28|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t28|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t28|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t28|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t28|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N54
cyclonev_lcell_comb \Ram|ram_Out[27][0]~feeder (
// Equation(s):
// \Ram|ram_Out[27][0]~feeder_combout  = ( \Ram|ram~2625_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2625_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[27][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[27][0]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[27][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[27][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N57
cyclonev_lcell_comb \Ram|Decoder0~5 (
// Equation(s):
// \Ram|Decoder0~5_combout  = ( \Ram|Decoder0~2_combout  & ( \Ram|ram~2646_combout  & ( (!\Ram|Add0~33_sumout  & (!\Ram|Add0~9_sumout  & (!\Ram|Add0~1_sumout  & !\Ram|Add0~5_sumout ))) ) ) )

	.dataa(!\Ram|Add0~33_sumout ),
	.datab(!\Ram|Add0~9_sumout ),
	.datac(!\Ram|Add0~1_sumout ),
	.datad(!\Ram|Add0~5_sumout ),
	.datae(!\Ram|Decoder0~2_combout ),
	.dataf(!\Ram|ram~2646_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~5 .extended_lut = "off";
defparam \Ram|Decoder0~5 .lut_mask = 64'h0000000000008000;
defparam \Ram|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N56
dffeas \Ram|ram_Out[27][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[27][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[27][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[27][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t28|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t28|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[27][0]~q ) ) + ( \VGA_Controller|syncPantalla|t28|Add1~11  ) + ( \VGA_Controller|syncPantalla|t28|Add1~10  ))
// \VGA_Controller|syncPantalla|t28|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[27][0]~q ) ) + ( \VGA_Controller|syncPantalla|t28|Add1~11  ) + ( \VGA_Controller|syncPantalla|t28|Add1~10  ))
// \VGA_Controller|syncPantalla|t28|Add1~15  = SHARE((\Ram|ram_Out[27][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datad(!\Ram|ram_Out[27][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t28|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t28|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t28|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t28|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t28|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t28|Add1~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t28|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N42
cyclonev_lcell_comb \Ram|ram_Out[27][1]~feeder (
// Equation(s):
// \Ram|ram_Out[27][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[27][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[27][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[27][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[27][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N44
dffeas \Ram|ram_Out[27][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[27][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[27][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[27][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t28|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t28|Add1~17_sumout  = SUM(( !\Ram|ram_Out[27][1]~q  $ (\VGA_Controller|syncPantalla|Y0 [5]) ) + ( \VGA_Controller|syncPantalla|t28|Add1~15  ) + ( \VGA_Controller|syncPantalla|t28|Add1~14  ))
// \VGA_Controller|syncPantalla|t28|Add1~18  = CARRY(( !\Ram|ram_Out[27][1]~q  $ (\VGA_Controller|syncPantalla|Y0 [5]) ) + ( \VGA_Controller|syncPantalla|t28|Add1~15  ) + ( \VGA_Controller|syncPantalla|t28|Add1~14  ))
// \VGA_Controller|syncPantalla|t28|Add1~19  = SHARE((\VGA_Controller|syncPantalla|Y0 [5]) # (\Ram|ram_Out[27][1]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[27][1]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t28|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t28|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t28|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t28|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t28|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t28|Add1~17 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t28|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N36
cyclonev_lcell_comb \Ram|ram_Out[27][2]~feeder (
// Equation(s):
// \Ram|ram_Out[27][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[27][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[27][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[27][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[27][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N38
dffeas \Ram|ram_Out[27][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[27][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[27][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[27][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t28|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t28|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[27][2]~q ) ) + ( \VGA_Controller|syncPantalla|t28|Add1~19  ) + ( \VGA_Controller|syncPantalla|t28|Add1~18  ))
// \VGA_Controller|syncPantalla|t28|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[27][2]~q ) ) + ( \VGA_Controller|syncPantalla|t28|Add1~19  ) + ( \VGA_Controller|syncPantalla|t28|Add1~18  ))
// \VGA_Controller|syncPantalla|t28|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[27][2]~q ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[27][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t28|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t28|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t28|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t28|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t28|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t28|Add1~21 .lut_mask = 64'h00000033000033CC;
defparam \VGA_Controller|syncPantalla|t28|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N51
cyclonev_lcell_comb \Ram|ram_Out[27][3]~feeder (
// Equation(s):
// \Ram|ram_Out[27][3]~feeder_combout  = ( \Ram|ram~2635_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[27][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[27][3]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[27][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[27][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N52
dffeas \Ram|ram_Out[27][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[27][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[27][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[27][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t28|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t28|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[27][3]~q ) ) + ( \VGA_Controller|syncPantalla|t28|Add1~23  ) + ( \VGA_Controller|syncPantalla|t28|Add1~22  ))
// \VGA_Controller|syncPantalla|t28|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[27][3]~q ) ) + ( \VGA_Controller|syncPantalla|t28|Add1~23  ) + ( \VGA_Controller|syncPantalla|t28|Add1~22  ))
// \VGA_Controller|syncPantalla|t28|Add1~27  = SHARE((\Ram|ram_Out[27][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[27][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t28|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t28|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t28|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t28|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t28|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t28|Add1~25 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t28|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N48
cyclonev_lcell_comb \Ram|ram_Out[27][4]~feeder (
// Equation(s):
// \Ram|ram_Out[27][4]~feeder_combout  = ( \Ram|ram~2639_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[27][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[27][4]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[27][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[27][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N50
dffeas \Ram|ram_Out[27][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[27][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[27][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[27][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t28|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t28|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[27][4]~q ) ) + ( \VGA_Controller|syncPantalla|t28|Add1~27  ) + ( \VGA_Controller|syncPantalla|t28|Add1~26  ))
// \VGA_Controller|syncPantalla|t28|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[27][4]~q ) ) + ( \VGA_Controller|syncPantalla|t28|Add1~27  ) + ( \VGA_Controller|syncPantalla|t28|Add1~26  ))
// \VGA_Controller|syncPantalla|t28|Add1~31  = SHARE((\Ram|ram_Out[27][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datac(!\Ram|ram_Out[27][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t28|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t28|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t28|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t28|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t28|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t28|Add1~29 .lut_mask = 64'h00003F3F0000C3C3;
defparam \VGA_Controller|syncPantalla|t28|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N45
cyclonev_lcell_comb \Ram|ram_Out[27][5]~feeder (
// Equation(s):
// \Ram|ram_Out[27][5]~feeder_combout  = ( \Ram|ram~2643_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[27][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[27][5]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[27][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[27][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N47
dffeas \Ram|ram_Out[27][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[27][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[27][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[27][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t28|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t28|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[27][5]~q ) ) + ( \VGA_Controller|syncPantalla|t28|Add1~31  ) + ( \VGA_Controller|syncPantalla|t28|Add1~30  ))
// \VGA_Controller|syncPantalla|t28|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[27][5]~q ) ) + ( \VGA_Controller|syncPantalla|t28|Add1~31  ) + ( \VGA_Controller|syncPantalla|t28|Add1~30  ))
// \VGA_Controller|syncPantalla|t28|Add1~35  = SHARE((\Ram|ram_Out[27][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datad(!\Ram|ram_Out[27][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t28|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t28|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t28|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t28|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t28|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t28|Add1~33 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t28|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N39
cyclonev_lcell_comb \Ram|ram_Out[27][6]~feeder (
// Equation(s):
// \Ram|ram_Out[27][6]~feeder_combout  = ( \Ram|ram~2645_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2645_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[27][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[27][6]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[27][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[27][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y65_N41
dffeas \Ram|ram_Out[27][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[27][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[27][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[27][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y65_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t28|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t28|Add1~37_sumout  = SUM(( !\Ram|ram_Out[27][6]~q  ) + ( \VGA_Controller|syncPantalla|t28|Add1~35  ) + ( \VGA_Controller|syncPantalla|t28|Add1~34  ))

	.dataa(gnd),
	.datab(!\Ram|ram_Out[27][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t28|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t28|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t28|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t28|Add1~37 .lut_mask = 64'h000000000000CCCC;
defparam \VGA_Controller|syncPantalla|t28|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X26_Y64_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t28|Add1~37_sumout ,\VGA_Controller|syncPantalla|t28|Add1~33_sumout ,\VGA_Controller|syncPantalla|t28|Add1~29_sumout ,\VGA_Controller|syncPantalla|t28|Add1~25_sumout ,\VGA_Controller|syncPantalla|t28|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t28|Add1~17_sumout ,\VGA_Controller|syncPantalla|t28|Add1~13_sumout ,\VGA_Controller|syncPantalla|t28|Add1~9_sumout ,\VGA_Controller|syncPantalla|t28|Add1~5_sumout ,\VGA_Controller|syncPantalla|t28|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t28|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000078C63331000000000000000000000E58000000086318C3B18C400000000C6318C0318C60000000076318C4318C380000000F1810C33C00000006186F18C6318C0000000000019B98E1860000000000037F7B18C600000000000C70C318C600000000000B318C631800000000000E5A10843908400000000E199801B8000000000008000035B80000000798CE318C632C00000004000E18C631B800000000000E18C631B800000000000318C631B800000000000DEF7BDFCC00000000000E6318C6318C60000000031998C30C000000070C6318C6319C03180000000E6318C6300C600000000318C635980000000618CE318C632C000000000008000004";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "0046600000000E1800F1B800000000000B318C6338C6700000000E180001B800000000000E18C6333000000000000B318CE33000000000000000000000006210003E00000000000000000000000000000003331000000E318C6318C6700000000119DCC40000000000000E4210842108700000000F8C20861861FC0000000E6318C70C318C000000018CDCC638618C000000031BFBD8C6318C0000000C70C318C6318C0000000E18C6318C63180000000E6318C6319DFC0000000E18C6660063700000000318C6670C637000001CCE7AC6318C6370000000080000070C63700000000E18C6318C63700000000318C677BD6318000000018C631EFFF38C000000";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F1840000000400000000318CCC61863180000000C318C6318C6780000000E6318C6318C700000000318C6378C63180000000D18C6F0002370000000080000461023780000000F1840461023780000000C30C6318C66600000000E1840000023700000000E18C6370C63700000000318C6F18CCC400000000E039EF78C63700000000C6018C618637000000000430C3331000000000000001E003C00000000000333100430C30000000008630000318000000000006300003180000000000C30C6378C63700000000E18C6370C6370000000084210C30C63780000000E18C6370000600000000E18C6370000780000000F318CF319CE300000000E18C6370C63";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F1800861863700000000F6318C6318C600000000E18C6B79C6370000000000010C30C20000000000C600000000000000000000000F00000000000010C630000000000000000000318F63000000000000000DCFF0C000000000008618C6318CC4000000006621084210C30000000000000000008420000000B318CE5B0C660000000031810C30C20000000318E18C6370023731800000633CC633CC60000000000000000004318C000000C6018C639CE6000000000000000000000000000004318E73DE000000000007BDCE6310000000000000086F98800000000000003C000000000000000000200F020000000000000030CF33000000000000C73";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "D8C6318C600000000C6318C631EE600000010F639EC631EE600000000F7BDE00000000000001C3330C3199801B8000000DEF7BDEF7BDFC000000031806318C631800000000639EC631EE600000000119DEF7BDE718400000000010C7B100000000000C637C3F378C00000000031CE318C7F1FC0000000042108421F9FC0000000C63D8E18C63700000000C318C6625A77800FFFFFF8F3DEE47FFFFFF00000070C211B8000000FFFFFFFCE319FFFFFFFF000000031CE60000000000000E631EFFFDCC000000000E630739F9CC0000000000431CF731000000000008639EF7BCC0000000000F7FE71FFFBFF80000000F0439E84250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y65_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t28|Add1~37_sumout ,\VGA_Controller|syncPantalla|t28|Add1~33_sumout ,\VGA_Controller|syncPantalla|t28|Add1~29_sumout ,\VGA_Controller|syncPantalla|t28|Add1~25_sumout ,\VGA_Controller|syncPantalla|t28|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t28|Add1~17_sumout ,\VGA_Controller|syncPantalla|t28|Add1~13_sumout ,\VGA_Controller|syncPantalla|t28|Add1~9_sumout ,\VGA_Controller|syncPantalla|t28|Add1~5_sumout ,\VGA_Controller|syncPantalla|t28|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t28|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "0000001CC630C200000000000000000000030C0000000180000000000C0000000000000000000000000000000000C00000000000039861018E00000001C00198C6318C0000000000030C2008CC0000000000019CC6318C0000000000000466318C00000000000198C6318C0000000000000421084E108000000001980119860000000000038C6318CC00000000000198C6318600000001C6318C6318CC00000000000198C631860000000000018C6318CC00000000000318C631CE000000000000800000000004000000038C6318C6319C0000463000000000000000000000800000020000000000038C6318C6319C0000CC0198C631860000000000038C6319";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "C631840000000198C6398600000000000198C630C200000000000198C631860000000000018C6318C6319C0000000198C6180600000000000000000000000021000E000000000000000000000000000000030C2000000080000000000400000000000008CE6200000000008421084210840000000398C30800431C0000000080000046631800000003186100023318000000018CE6318C6318000000000466318C63180000000198C6318C63180000000080000000431C0000000198C00046630C000000038C6318C6319C0000000198C6318C630C000000038C6318C6319C0000000198C6318C630C0000000318C6318E73980000000318C6318E7398000000";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "038C6318C6319C000000038C6318C6319C0000000198C600000000000000008000000000040000000318C631CC6318000000008CC6318C6184000000038C6318C6319C000000038C6318C6319C000000038C6318C6319C000000008CC6318C6184000000038C6318C6319C0000000318C6398C30800000000198C6318C630C0000000000000000630C000000018400000011800000000000030006000000000000000118400000000000008000000000000000000000000000000000000001800000CC630C0000000198C630CC630C0000000084210000031C0000000198C631CC618400000001980001CC631C00000000000039861000000000019800004003";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "0C0000000398C30800030C000000018000000030800000000198C7398C630C0000000218610000000000000000000000000000000000000000180000000000001000000000000000000000000018000000000000000061384600000000000080000000000400000000002108421000000000000000000030842000000198C630C23184000000021861000C600000000001988000CC630C000000018CE318CE31800000000000000000118C600000000000000210800000000000000000000000000000002118CE7000000000001CE31842000000000000002338C200000000000000E63180000000000000002338C20000000000000000380000000000000004";
defparam \VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "60000000000000000000000000308000000011802300003080000000039CE7000000000000003300233186119860000000000000CC630C000000018C0318C6318C0000000000230000308000000000000009C200000000000218E739CE73988000000000C1384C0000000000639C6318C6318C000000039C610842108400000000006008C631840000000198C630C200000039CE739885290C739CE7000000046210C200000039CE739CE631CE739CE700000000010800000000000000800339C6100000000000800739C2100000000000002338C2000000000000046739CE3000000000019CE731CE638C0000000190842908520C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y65_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t28|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t28|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// (\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ))) # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// (\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [0]),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datag(!\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t28|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t28|Mux0~4 .lut_mask = 64'h1919195D5D5D195D;
defparam \VGA_Controller|syncPantalla|t28|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y65_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t28|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t28|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t28|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  
// & (((!\VGA_Controller|syncPantalla|t28|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|t28|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t28|Mux0~4_combout 
// ))))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t28|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|t28|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t28|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t28|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t28|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t28|Mux0~0 .lut_mask = 64'h05050505BBBBAAFF;
defparam \VGA_Controller|syncPantalla|t28|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y65_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t28|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t28|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t30|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t28|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t28|pixel~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|t28|pixel~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t30|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t28|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t28|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t28|pixel~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t28|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y65_N25
dffeas \VGA_Controller|syncPantalla|t28|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t28|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t28|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t28|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t28|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y68_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t25|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t25|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0 [3] & ( \VGA_Controller|syncPantalla|always2~3_combout  & ( (!\VGA_Controller|syncPantalla|X0 [5] & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) ) # ( !\VGA_Controller|syncPantalla|X0 [3] & ( !\VGA_Controller|syncPantalla|always2~3_combout  & ( (\VGA_Controller|syncPantalla|X0 [5] & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|X0 [3]),
	.dataf(!\VGA_Controller|syncPantalla|always2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t25|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t25|pixel~0 .lut_mask = 64'h50000000000000A0;
defparam \VGA_Controller|syncPantalla|t25|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t25|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t25|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t25|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t25|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t25|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t25|Add1~42 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t25|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t25|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t25|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t25|Add1~43  ) + ( \VGA_Controller|syncPantalla|t25|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t25|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t25|Add1~43  ) + ( \VGA_Controller|syncPantalla|t25|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t25|Add1~3  = SHARE(GND)

	.dataa(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t25|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t25|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t25|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t25|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t25|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t25|Add1~1 .lut_mask = 64'h0000000000005555;
defparam \VGA_Controller|syncPantalla|t25|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t25|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t25|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t25|Add1~3  ) + ( \VGA_Controller|syncPantalla|t25|Add1~2  ))
// \VGA_Controller|syncPantalla|t25|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t25|Add1~3  ) + ( \VGA_Controller|syncPantalla|t25|Add1~2  ))
// \VGA_Controller|syncPantalla|t25|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t25|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t25|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t25|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t25|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t25|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t25|Add1~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t25|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t25|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t25|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t25|Add1~7  ) + ( \VGA_Controller|syncPantalla|t25|Add1~6  ))
// \VGA_Controller|syncPantalla|t25|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t25|Add1~7  ) + ( \VGA_Controller|syncPantalla|t25|Add1~6  ))
// \VGA_Controller|syncPantalla|t25|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t25|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t25|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t25|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t25|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t25|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t25|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t25|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N54
cyclonev_lcell_comb \Ram|ram_Out[24][0]~feeder (
// Equation(s):
// \Ram|ram_Out[24][0]~feeder_combout  = ( \Ram|ram~2625_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2625_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[24][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[24][0]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[24][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[24][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N21
cyclonev_lcell_comb \Ram|Decoder0~1 (
// Equation(s):
// \Ram|Decoder0~1_combout  = ( \Ram|ram~2626_combout  & ( (!\Ram|Add0~17_sumout  & (!\Ram|Add0~29_sumout  & (!\Ram|Add0~33_sumout  & \Ram|Decoder0~0_combout ))) ) )

	.dataa(!\Ram|Add0~17_sumout ),
	.datab(!\Ram|Add0~29_sumout ),
	.datac(!\Ram|Add0~33_sumout ),
	.datad(!\Ram|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\Ram|ram~2626_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~1 .extended_lut = "off";
defparam \Ram|Decoder0~1 .lut_mask = 64'h0000000000800080;
defparam \Ram|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N56
dffeas \Ram|ram_Out[24][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[24][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[24][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[24][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t25|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t25|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[24][0]~q ) ) + ( \VGA_Controller|syncPantalla|t25|Add1~11  ) + ( \VGA_Controller|syncPantalla|t25|Add1~10  ))
// \VGA_Controller|syncPantalla|t25|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[24][0]~q ) ) + ( \VGA_Controller|syncPantalla|t25|Add1~11  ) + ( \VGA_Controller|syncPantalla|t25|Add1~10  ))
// \VGA_Controller|syncPantalla|t25|Add1~15  = SHARE((\Ram|ram_Out[24][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datad(!\Ram|ram_Out[24][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t25|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t25|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t25|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t25|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t25|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t25|Add1~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t25|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N39
cyclonev_lcell_comb \Ram|ram_Out[24][1]~feeder (
// Equation(s):
// \Ram|ram_Out[24][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[24][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[24][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[24][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[24][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N41
dffeas \Ram|ram_Out[24][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[24][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[24][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[24][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t25|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t25|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[24][1]~q ) ) + ( \VGA_Controller|syncPantalla|t25|Add1~15  ) + ( \VGA_Controller|syncPantalla|t25|Add1~14  ))
// \VGA_Controller|syncPantalla|t25|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[24][1]~q ) ) + ( \VGA_Controller|syncPantalla|t25|Add1~15  ) + ( \VGA_Controller|syncPantalla|t25|Add1~14  ))
// \VGA_Controller|syncPantalla|t25|Add1~19  = SHARE((\Ram|ram_Out[24][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datac(!\Ram|ram_Out[24][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t25|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t25|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t25|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t25|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t25|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t25|Add1~17 .lut_mask = 64'h00003F3F0000C3C3;
defparam \VGA_Controller|syncPantalla|t25|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N36
cyclonev_lcell_comb \Ram|ram_Out[24][2]~feeder (
// Equation(s):
// \Ram|ram_Out[24][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[24][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[24][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[24][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[24][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N38
dffeas \Ram|ram_Out[24][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[24][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[24][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[24][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t25|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t25|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[24][2]~q ) ) + ( \VGA_Controller|syncPantalla|t25|Add1~19  ) + ( \VGA_Controller|syncPantalla|t25|Add1~18  ))
// \VGA_Controller|syncPantalla|t25|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[24][2]~q ) ) + ( \VGA_Controller|syncPantalla|t25|Add1~19  ) + ( \VGA_Controller|syncPantalla|t25|Add1~18  ))
// \VGA_Controller|syncPantalla|t25|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[24][2]~q ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[24][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t25|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t25|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t25|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t25|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t25|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t25|Add1~21 .lut_mask = 64'h00000033000033CC;
defparam \VGA_Controller|syncPantalla|t25|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N48
cyclonev_lcell_comb \Ram|ram_Out[24][3]~feeder (
// Equation(s):
// \Ram|ram_Out[24][3]~feeder_combout  = ( \Ram|ram~2635_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[24][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[24][3]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[24][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[24][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N49
dffeas \Ram|ram_Out[24][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[24][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[24][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[24][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t25|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t25|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[24][3]~q ) ) + ( \VGA_Controller|syncPantalla|t25|Add1~23  ) + ( \VGA_Controller|syncPantalla|t25|Add1~22  ))
// \VGA_Controller|syncPantalla|t25|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[24][3]~q ) ) + ( \VGA_Controller|syncPantalla|t25|Add1~23  ) + ( \VGA_Controller|syncPantalla|t25|Add1~22  ))
// \VGA_Controller|syncPantalla|t25|Add1~27  = SHARE((\Ram|ram_Out[24][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[24][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t25|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t25|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t25|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t25|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t25|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t25|Add1~25 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t25|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N45
cyclonev_lcell_comb \Ram|ram_Out[24][4]~feeder (
// Equation(s):
// \Ram|ram_Out[24][4]~feeder_combout  = ( \Ram|ram~2639_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[24][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[24][4]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[24][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[24][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N47
dffeas \Ram|ram_Out[24][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[24][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[24][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[24][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t25|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t25|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[24][4]~q ) ) + ( \VGA_Controller|syncPantalla|t25|Add1~27  ) + ( \VGA_Controller|syncPantalla|t25|Add1~26  ))
// \VGA_Controller|syncPantalla|t25|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[24][4]~q ) ) + ( \VGA_Controller|syncPantalla|t25|Add1~27  ) + ( \VGA_Controller|syncPantalla|t25|Add1~26  ))
// \VGA_Controller|syncPantalla|t25|Add1~31  = SHARE((\Ram|ram_Out[24][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[24][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t25|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t25|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t25|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t25|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t25|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t25|Add1~29 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t25|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N42
cyclonev_lcell_comb \Ram|ram_Out[24][5]~feeder (
// Equation(s):
// \Ram|ram_Out[24][5]~feeder_combout  = ( \Ram|ram~2643_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[24][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[24][5]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[24][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[24][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N44
dffeas \Ram|ram_Out[24][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[24][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[24][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[24][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t25|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t25|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[24][5]~q ) ) + ( \VGA_Controller|syncPantalla|t25|Add1~31  ) + ( \VGA_Controller|syncPantalla|t25|Add1~30  ))
// \VGA_Controller|syncPantalla|t25|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[24][5]~q ) ) + ( \VGA_Controller|syncPantalla|t25|Add1~31  ) + ( \VGA_Controller|syncPantalla|t25|Add1~30  ))
// \VGA_Controller|syncPantalla|t25|Add1~35  = SHARE((\Ram|ram_Out[24][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datac(!\Ram|ram_Out[24][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t25|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t25|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t25|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t25|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t25|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t25|Add1~33 .lut_mask = 64'h00003F3F0000C3C3;
defparam \VGA_Controller|syncPantalla|t25|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N51
cyclonev_lcell_comb \Ram|ram_Out[24][6]~feeder (
// Equation(s):
// \Ram|ram_Out[24][6]~feeder_combout  = ( \Ram|ram~2645_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2645_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[24][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[24][6]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[24][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[24][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y65_N53
dffeas \Ram|ram_Out[24][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[24][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[24][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[24][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y65_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t25|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t25|Add1~37_sumout  = SUM(( !\Ram|ram_Out[24][6]~q  ) + ( \VGA_Controller|syncPantalla|t25|Add1~35  ) + ( \VGA_Controller|syncPantalla|t25|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[24][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t25|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t25|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t25|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t25|Add1~37 .lut_mask = 64'h000000000000F0F0;
defparam \VGA_Controller|syncPantalla|t25|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X41_Y65_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t25|Add1~37_sumout ,\VGA_Controller|syncPantalla|t25|Add1~33_sumout ,\VGA_Controller|syncPantalla|t25|Add1~29_sumout ,\VGA_Controller|syncPantalla|t25|Add1~25_sumout ,\VGA_Controller|syncPantalla|t25|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t25|Add1~17_sumout ,\VGA_Controller|syncPantalla|t25|Add1~13_sumout ,\VGA_Controller|syncPantalla|t25|Add1~9_sumout ,\VGA_Controller|syncPantalla|t25|Add1~5_sumout ,\VGA_Controller|syncPantalla|t25|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t25|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y64_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t25|Add1~37_sumout ,\VGA_Controller|syncPantalla|t25|Add1~33_sumout ,\VGA_Controller|syncPantalla|t25|Add1~29_sumout ,\VGA_Controller|syncPantalla|t25|Add1~25_sumout ,\VGA_Controller|syncPantalla|t25|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t25|Add1~17_sumout ,\VGA_Controller|syncPantalla|t25|Add1~13_sumout ,\VGA_Controller|syncPantalla|t25|Add1~9_sumout ,\VGA_Controller|syncPantalla|t25|Add1~5_sumout ,\VGA_Controller|syncPantalla|t25|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t25|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t25|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t25|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|X0 [0] & 
// (((\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )))) # (\VGA_Controller|syncPantalla|X0 [0] & (\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))) # (\VGA_Controller|syncPantalla|X0 [2] & 
// ((((\VGA_Controller|syncPantalla|X0 [0]))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & (((!\VGA_Controller|syncPantalla|X0 [0] & (\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 
// )) # (\VGA_Controller|syncPantalla|X0 [0] & ((\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout )))))) # (\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|X0 [0]))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [2]),
	.datab(!\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|X0 [0]),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datag(!\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t25|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t25|Mux0~4 .lut_mask = 64'h0A770A550A770AFF;
defparam \VGA_Controller|syncPantalla|t25|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t25|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t25|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0 [2] & (((\VGA_Controller|syncPantalla|t25|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|X0 [2] & 
// ((!\VGA_Controller|syncPantalla|t25|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|t25|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t25|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & (((!\VGA_Controller|syncPantalla|t25|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|t25|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\VGA_Controller|syncPantalla|X0 [2]),
	.datac(!\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t25|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t25|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t25|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t25|Mux0~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \VGA_Controller|syncPantalla|t25|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y65_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t25|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t25|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t25|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t25|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [8] & (\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|t9|pixel~0_combout )) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|X0 [8]),
	.datac(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|t25|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t25|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t25|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t25|pixel~1 .lut_mask = 64'h0000000000000003;
defparam \VGA_Controller|syncPantalla|t25|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y65_N13
dffeas \VGA_Controller|syncPantalla|t25|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t25|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t25|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t25|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t25|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y73_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t29|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t29|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|X0 [3] & ( ((\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ) # (\VGA_Controller|syncPantalla|X0 [5])) # 
// (\VGA_Controller|syncPantalla|always2~3_combout ) ) ) ) # ( \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|X0 [3] & ( (!\VGA_Controller|syncPantalla|always2~3_combout ) # ((\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q 
// ) # (\VGA_Controller|syncPantalla|X0 [5])) ) ) ) # ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|X0 [3] & ( (!\VGA_Controller|syncPantalla|always2~3_combout  & (!\VGA_Controller|syncPantalla|X0 [5] & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|always2~3_combout ),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datae(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|X0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t29|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t29|pixel~0 .lut_mask = 64'hA000AFFF00005FFF;
defparam \VGA_Controller|syncPantalla|t29|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t29|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t29|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t29|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t29|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t29|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t29|Add1~42 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t29|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t29|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t29|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t29|Add1~43  ) + ( \VGA_Controller|syncPantalla|t29|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t29|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t29|Add1~43  ) + ( \VGA_Controller|syncPantalla|t29|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t29|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t29|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t29|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t29|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t29|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t29|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t29|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t29|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t29|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t29|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t29|Add1~3  ) + ( \VGA_Controller|syncPantalla|t29|Add1~2  ))
// \VGA_Controller|syncPantalla|t29|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t29|Add1~3  ) + ( \VGA_Controller|syncPantalla|t29|Add1~2  ))
// \VGA_Controller|syncPantalla|t29|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t29|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t29|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t29|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t29|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t29|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t29|Add1~5 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t29|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t29|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t29|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t29|Add1~7  ) + ( \VGA_Controller|syncPantalla|t29|Add1~6  ))
// \VGA_Controller|syncPantalla|t29|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t29|Add1~7  ) + ( \VGA_Controller|syncPantalla|t29|Add1~6  ))
// \VGA_Controller|syncPantalla|t29|Add1~11  = SHARE(GND)

	.dataa(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t29|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t29|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t29|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t29|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t29|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t29|Add1~9 .lut_mask = 64'h0000000000005555;
defparam \VGA_Controller|syncPantalla|t29|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N36
cyclonev_lcell_comb \Ram|Decoder0~41 (
// Equation(s):
// \Ram|Decoder0~41_combout  = ( \Ram|Add0~21_sumout  & ( (!\Ram|Add0~29_sumout  & (!\Ram|Add0~25_sumout  & !\Ram|Add0~1_sumout )) ) )

	.dataa(!\Ram|Add0~29_sumout ),
	.datab(!\Ram|Add0~25_sumout ),
	.datac(!\Ram|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~41 .extended_lut = "off";
defparam \Ram|Decoder0~41 .lut_mask = 64'h0000000080808080;
defparam \Ram|Decoder0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N48
cyclonev_lcell_comb \Ram|Decoder0~6 (
// Equation(s):
// \Ram|Decoder0~6_combout  = ( !\Ram|Add0~9_sumout  & ( \Ram|Add0~13_sumout  & ( (!\Ram|Add0~5_sumout  & (\Ram|Add0~17_sumout  & (\Ram|Decoder0~41_combout  & !\Ram|Add0~33_sumout ))) ) ) )

	.dataa(!\Ram|Add0~5_sumout ),
	.datab(!\Ram|Add0~17_sumout ),
	.datac(!\Ram|Decoder0~41_combout ),
	.datad(!\Ram|Add0~33_sumout ),
	.datae(!\Ram|Add0~9_sumout ),
	.dataf(!\Ram|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~6 .extended_lut = "off";
defparam \Ram|Decoder0~6 .lut_mask = 64'h0000000002000000;
defparam \Ram|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y71_N56
dffeas \Ram|ram_Out[28][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2625_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[28][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[28][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t29|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t29|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[28][0]~q ) ) + ( \VGA_Controller|syncPantalla|t29|Add1~11  ) + ( \VGA_Controller|syncPantalla|t29|Add1~10  ))
// \VGA_Controller|syncPantalla|t29|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[28][0]~q ) ) + ( \VGA_Controller|syncPantalla|t29|Add1~11  ) + ( \VGA_Controller|syncPantalla|t29|Add1~10  ))
// \VGA_Controller|syncPantalla|t29|Add1~15  = SHARE((\Ram|ram_Out[28][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datad(!\Ram|ram_Out[28][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t29|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t29|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t29|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t29|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t29|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t29|Add1~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t29|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X39_Y71_N52
dffeas \Ram|ram_Out[28][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2629_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[28][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[28][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t29|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t29|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[28][1]~q ) ) + ( \VGA_Controller|syncPantalla|t29|Add1~15  ) + ( \VGA_Controller|syncPantalla|t29|Add1~14  ))
// \VGA_Controller|syncPantalla|t29|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[28][1]~q ) ) + ( \VGA_Controller|syncPantalla|t29|Add1~15  ) + ( \VGA_Controller|syncPantalla|t29|Add1~14  ))
// \VGA_Controller|syncPantalla|t29|Add1~19  = SHARE((\Ram|ram_Out[28][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[28][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t29|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t29|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t29|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t29|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t29|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t29|Add1~17 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t29|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X39_Y71_N47
dffeas \Ram|ram_Out[28][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2633_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[28][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[28][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t29|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t29|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[28][2]~q ) ) + ( \VGA_Controller|syncPantalla|t29|Add1~19  ) + ( \VGA_Controller|syncPantalla|t29|Add1~18  ))
// \VGA_Controller|syncPantalla|t29|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[28][2]~q ) ) + ( \VGA_Controller|syncPantalla|t29|Add1~19  ) + ( \VGA_Controller|syncPantalla|t29|Add1~18  ))
// \VGA_Controller|syncPantalla|t29|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[28][2]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datad(!\Ram|ram_Out[28][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t29|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t29|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t29|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t29|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t29|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t29|Add1~21 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA_Controller|syncPantalla|t29|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X39_Y71_N38
dffeas \Ram|ram_Out[28][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2635_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[28][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[28][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t29|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t29|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[28][3]~q ) ) + ( \VGA_Controller|syncPantalla|t29|Add1~23  ) + ( \VGA_Controller|syncPantalla|t29|Add1~22  ))
// \VGA_Controller|syncPantalla|t29|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[28][3]~q ) ) + ( \VGA_Controller|syncPantalla|t29|Add1~23  ) + ( \VGA_Controller|syncPantalla|t29|Add1~22  ))
// \VGA_Controller|syncPantalla|t29|Add1~27  = SHARE((\Ram|ram_Out[28][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datad(!\Ram|ram_Out[28][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t29|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t29|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t29|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t29|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t29|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t29|Add1~25 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t29|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X39_Y71_N59
dffeas \Ram|ram_Out[28][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2639_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[28][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[28][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t29|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t29|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[28][4]~q ) ) + ( \VGA_Controller|syncPantalla|t29|Add1~27  ) + ( \VGA_Controller|syncPantalla|t29|Add1~26  ))
// \VGA_Controller|syncPantalla|t29|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[28][4]~q ) ) + ( \VGA_Controller|syncPantalla|t29|Add1~27  ) + ( \VGA_Controller|syncPantalla|t29|Add1~26  ))
// \VGA_Controller|syncPantalla|t29|Add1~31  = SHARE((\Ram|ram_Out[28][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datad(!\Ram|ram_Out[28][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t29|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t29|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t29|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t29|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t29|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t29|Add1~29 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t29|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X39_Y71_N50
dffeas \Ram|ram_Out[28][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2643_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[28][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[28][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t29|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t29|Add1~33_sumout  = SUM(( !\Ram|ram_Out[28][5]~q  $ (\VGA_Controller|syncPantalla|Y0 [9]) ) + ( \VGA_Controller|syncPantalla|t29|Add1~31  ) + ( \VGA_Controller|syncPantalla|t29|Add1~30  ))
// \VGA_Controller|syncPantalla|t29|Add1~34  = CARRY(( !\Ram|ram_Out[28][5]~q  $ (\VGA_Controller|syncPantalla|Y0 [9]) ) + ( \VGA_Controller|syncPantalla|t29|Add1~31  ) + ( \VGA_Controller|syncPantalla|t29|Add1~30  ))
// \VGA_Controller|syncPantalla|t29|Add1~35  = SHARE((\VGA_Controller|syncPantalla|Y0 [9]) # (\Ram|ram_Out[28][5]~q ))

	.dataa(!\Ram|ram_Out[28][5]~q ),
	.datab(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t29|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t29|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t29|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t29|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t29|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t29|Add1~33 .lut_mask = 64'h0000777700009999;
defparam \VGA_Controller|syncPantalla|t29|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X39_Y71_N40
dffeas \Ram|ram_Out[28][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2645_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[28][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[28][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y71_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t29|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t29|Add1~37_sumout  = SUM(( !\Ram|ram_Out[28][6]~q  ) + ( \VGA_Controller|syncPantalla|t29|Add1~35  ) + ( \VGA_Controller|syncPantalla|t29|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[28][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t29|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t29|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t29|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t29|Add1~37 .lut_mask = 64'h000000000000FF00;
defparam \VGA_Controller|syncPantalla|t29|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X38_Y71_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t29|Add1~37_sumout ,\VGA_Controller|syncPantalla|t29|Add1~33_sumout ,\VGA_Controller|syncPantalla|t29|Add1~29_sumout ,\VGA_Controller|syncPantalla|t29|Add1~25_sumout ,\VGA_Controller|syncPantalla|t29|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t29|Add1~17_sumout ,\VGA_Controller|syncPantalla|t29|Add1~13_sumout ,\VGA_Controller|syncPantalla|t29|Add1~9_sumout ,\VGA_Controller|syncPantalla|t29|Add1~5_sumout ,\VGA_Controller|syncPantalla|t29|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t29|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y71_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t29|Add1~37_sumout ,\VGA_Controller|syncPantalla|t29|Add1~33_sumout ,\VGA_Controller|syncPantalla|t29|Add1~29_sumout ,\VGA_Controller|syncPantalla|t29|Add1~25_sumout ,\VGA_Controller|syncPantalla|t29|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t29|Add1~17_sumout ,\VGA_Controller|syncPantalla|t29|Add1~13_sumout ,\VGA_Controller|syncPantalla|t29|Add1~9_sumout ,\VGA_Controller|syncPantalla|t29|Add1~5_sumout ,\VGA_Controller|syncPantalla|t29|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t29|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X47_Y71_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t29|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t29|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|X0 [0] & (\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 
// )) # (\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # (\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|X0 [0])) ) ) # ( \VGA_Controller|syncPantalla|X0 
// [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|X0 [0] & (\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\VGA_Controller|syncPantalla|X0 [0] & 
// (((\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout )))))) # (\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|X0 [0])) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [2]),
	.datab(!\VGA_Controller|syncPantalla|X0 [0]),
	.datac(!\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t29|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t29|Mux0~4 .lut_mask = 64'h1919193B3B3B193B;
defparam \VGA_Controller|syncPantalla|t29|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y71_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t29|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t29|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t29|Mux0~4_combout ))))) # (\VGA_Controller|syncPantalla|X0 [2] & 
// (((!\VGA_Controller|syncPantalla|t29|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|t29|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t29|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & (((!\VGA_Controller|syncPantalla|t29|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|t29|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [2]),
	.datab(!\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t29|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t29|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t29|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t29|Mux0~0 .lut_mask = 64'h05050505AAFFBBBB;
defparam \VGA_Controller|syncPantalla|t29|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X47_Y71_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t29|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t29|pixel~1_combout  = ( !\VGA_Controller|syncPantalla|t29|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t29|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [8] & (\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & \VGA_Controller|syncPantalla|t9|pixel~0_combout ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [8]),
	.datab(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|t29|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t29|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t29|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t29|pixel~1 .lut_mask = 64'h0000000000010000;
defparam \VGA_Controller|syncPantalla|t29|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X47_Y71_N13
dffeas \VGA_Controller|syncPantalla|t29|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t29|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t29|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t29|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t29|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y64_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~6 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~6_combout  = ( !\VGA_Controller|syncPantalla|t25|pixel~q  & ( !\VGA_Controller|syncPantalla|t29|pixel~q  & ( (!\VGA_Controller|syncPantalla|t30|pixel~q  & (!\VGA_Controller|syncPantalla|t227|pixel~q  & 
// (!\VGA_Controller|syncPantalla|t26|pixel~q  & !\VGA_Controller|syncPantalla|t28|pixel~q ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t30|pixel~q ),
	.datab(!\VGA_Controller|syncPantalla|t227|pixel~q ),
	.datac(!\VGA_Controller|syncPantalla|t26|pixel~q ),
	.datad(!\VGA_Controller|syncPantalla|t28|pixel~q ),
	.datae(!\VGA_Controller|syncPantalla|t25|pixel~q ),
	.dataf(!\VGA_Controller|syncPantalla|t29|pixel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~6 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~6 .lut_mask = 64'h8000000000000000;
defparam \VGA_Controller|syncPantalla|always2~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y75_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t17|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t17|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|always2~3_combout  & ( (!\VGA_Controller|syncPantalla|X0 [5] & (\VGA_Controller|syncPantalla|X0 [3] & 
// !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) ) # ( \VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|always2~3_combout  & ( (!\VGA_Controller|syncPantalla|X0 [5] & (!\VGA_Controller|syncPantalla|X0 [3] & 
// \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(!\VGA_Controller|syncPantalla|X0 [3]),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|always2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t17|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t17|pixel~0 .lut_mask = 64'h0000080800002020;
defparam \VGA_Controller|syncPantalla|t17|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t17|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t17|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t17|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t17|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t17|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t17|Add1~42 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t17|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t17|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t17|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t17|Add1~43  ) + ( \VGA_Controller|syncPantalla|t17|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t17|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t17|Add1~43  ) + ( \VGA_Controller|syncPantalla|t17|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t17|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t17|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t17|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t17|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t17|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t17|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t17|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t17|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t17|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t17|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t17|Add1~3  ) + ( \VGA_Controller|syncPantalla|t17|Add1~2  ))
// \VGA_Controller|syncPantalla|t17|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t17|Add1~3  ) + ( \VGA_Controller|syncPantalla|t17|Add1~2  ))
// \VGA_Controller|syncPantalla|t17|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t17|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t17|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t17|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t17|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t17|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t17|Add1~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t17|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t17|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t17|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t17|Add1~7  ) + ( \VGA_Controller|syncPantalla|t17|Add1~6  ))
// \VGA_Controller|syncPantalla|t17|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t17|Add1~7  ) + ( \VGA_Controller|syncPantalla|t17|Add1~6  ))
// \VGA_Controller|syncPantalla|t17|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t17|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t17|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t17|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t17|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t17|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t17|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t17|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y70_N48
cyclonev_lcell_comb \Ram|Decoder0~43 (
// Equation(s):
// \Ram|Decoder0~43_combout  = ( \Ram|Add0~13_sumout  & ( (!\Ram|Add0~21_sumout  & (!\Ram|Add0~29_sumout  & !\Ram|Add0~25_sumout )) ) )

	.dataa(gnd),
	.datab(!\Ram|Add0~21_sumout ),
	.datac(!\Ram|Add0~29_sumout ),
	.datad(!\Ram|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\Ram|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~43 .extended_lut = "off";
defparam \Ram|Decoder0~43 .lut_mask = 64'h00000000C000C000;
defparam \Ram|Decoder0~43 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N57
cyclonev_lcell_comb \Ram|Decoder0~24 (
// Equation(s):
// \Ram|Decoder0~24_combout  = ( !\Ram|Add0~1_sumout  & ( \Ram|Decoder0~43_combout  & ( (!\Ram|Add0~17_sumout  & (!\Ram|Add0~5_sumout  & (!\Ram|Add0~33_sumout  & !\Ram|Add0~9_sumout ))) ) ) )

	.dataa(!\Ram|Add0~17_sumout ),
	.datab(!\Ram|Add0~5_sumout ),
	.datac(!\Ram|Add0~33_sumout ),
	.datad(!\Ram|Add0~9_sumout ),
	.datae(!\Ram|Add0~1_sumout ),
	.dataf(!\Ram|Decoder0~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~24 .extended_lut = "off";
defparam \Ram|Decoder0~24 .lut_mask = 64'h0000000080000000;
defparam \Ram|Decoder0~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N56
dffeas \Ram|ram_Out[16][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2625_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[16][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[16][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t17|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t17|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[16][0]~q ) ) + ( \VGA_Controller|syncPantalla|t17|Add1~11  ) + ( \VGA_Controller|syncPantalla|t17|Add1~10  ))
// \VGA_Controller|syncPantalla|t17|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[16][0]~q ) ) + ( \VGA_Controller|syncPantalla|t17|Add1~11  ) + ( \VGA_Controller|syncPantalla|t17|Add1~10  ))
// \VGA_Controller|syncPantalla|t17|Add1~15  = SHARE((\Ram|ram_Out[16][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datad(!\Ram|ram_Out[16][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t17|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t17|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t17|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t17|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t17|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t17|Add1~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t17|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N45
cyclonev_lcell_comb \Ram|ram_Out[16][1]~feeder (
// Equation(s):
// \Ram|ram_Out[16][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[16][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[16][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[16][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[16][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N47
dffeas \Ram|ram_Out[16][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[16][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[16][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[16][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t17|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t17|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[16][1]~q ) ) + ( \VGA_Controller|syncPantalla|t17|Add1~15  ) + ( \VGA_Controller|syncPantalla|t17|Add1~14  ))
// \VGA_Controller|syncPantalla|t17|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[16][1]~q ) ) + ( \VGA_Controller|syncPantalla|t17|Add1~15  ) + ( \VGA_Controller|syncPantalla|t17|Add1~14  ))
// \VGA_Controller|syncPantalla|t17|Add1~19  = SHARE((\Ram|ram_Out[16][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[16][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t17|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t17|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t17|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t17|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t17|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t17|Add1~17 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t17|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X39_Y70_N50
dffeas \Ram|ram_Out[16][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2633_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[16][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[16][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t17|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t17|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[16][2]~q ) ) + ( \VGA_Controller|syncPantalla|t17|Add1~19  ) + ( \VGA_Controller|syncPantalla|t17|Add1~18  ))
// \VGA_Controller|syncPantalla|t17|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[16][2]~q ) ) + ( \VGA_Controller|syncPantalla|t17|Add1~19  ) + ( \VGA_Controller|syncPantalla|t17|Add1~18  ))
// \VGA_Controller|syncPantalla|t17|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[16][2]~q ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datac(!\Ram|ram_Out[16][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t17|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t17|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t17|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t17|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t17|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t17|Add1~21 .lut_mask = 64'h0000030300003C3C;
defparam \VGA_Controller|syncPantalla|t17|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N36
cyclonev_lcell_comb \Ram|ram_Out[16][3]~feeder (
// Equation(s):
// \Ram|ram_Out[16][3]~feeder_combout  = ( \Ram|ram~2635_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[16][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[16][3]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[16][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[16][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N38
dffeas \Ram|ram_Out[16][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[16][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[16][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[16][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t17|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t17|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[16][3]~q ) ) + ( \VGA_Controller|syncPantalla|t17|Add1~23  ) + ( \VGA_Controller|syncPantalla|t17|Add1~22  ))
// \VGA_Controller|syncPantalla|t17|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[16][3]~q ) ) + ( \VGA_Controller|syncPantalla|t17|Add1~23  ) + ( \VGA_Controller|syncPantalla|t17|Add1~22  ))
// \VGA_Controller|syncPantalla|t17|Add1~27  = SHARE((\Ram|ram_Out[16][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[16][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t17|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t17|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t17|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t17|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t17|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t17|Add1~25 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t17|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N51
cyclonev_lcell_comb \Ram|ram_Out[16][4]~feeder (
// Equation(s):
// \Ram|ram_Out[16][4]~feeder_combout  = ( \Ram|ram~2639_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[16][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[16][4]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[16][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[16][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N53
dffeas \Ram|ram_Out[16][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[16][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[16][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[16][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t17|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t17|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[16][4]~q ) ) + ( \VGA_Controller|syncPantalla|t17|Add1~27  ) + ( \VGA_Controller|syncPantalla|t17|Add1~26  ))
// \VGA_Controller|syncPantalla|t17|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[16][4]~q ) ) + ( \VGA_Controller|syncPantalla|t17|Add1~27  ) + ( \VGA_Controller|syncPantalla|t17|Add1~26  ))
// \VGA_Controller|syncPantalla|t17|Add1~31  = SHARE((\Ram|ram_Out[16][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datab(gnd),
	.datac(!\Ram|ram_Out[16][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t17|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t17|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t17|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t17|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t17|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t17|Add1~29 .lut_mask = 64'h00005F5F0000A5A5;
defparam \VGA_Controller|syncPantalla|t17|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N42
cyclonev_lcell_comb \Ram|ram_Out[16][5]~feeder (
// Equation(s):
// \Ram|ram_Out[16][5]~feeder_combout  = ( \Ram|ram~2643_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[16][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[16][5]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[16][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[16][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N44
dffeas \Ram|ram_Out[16][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[16][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[16][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[16][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t17|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t17|Add1~33_sumout  = SUM(( !\Ram|ram_Out[16][5]~q  $ (\VGA_Controller|syncPantalla|Y0 [9]) ) + ( \VGA_Controller|syncPantalla|t17|Add1~31  ) + ( \VGA_Controller|syncPantalla|t17|Add1~30  ))
// \VGA_Controller|syncPantalla|t17|Add1~34  = CARRY(( !\Ram|ram_Out[16][5]~q  $ (\VGA_Controller|syncPantalla|Y0 [9]) ) + ( \VGA_Controller|syncPantalla|t17|Add1~31  ) + ( \VGA_Controller|syncPantalla|t17|Add1~30  ))
// \VGA_Controller|syncPantalla|t17|Add1~35  = SHARE((\VGA_Controller|syncPantalla|Y0 [9]) # (\Ram|ram_Out[16][5]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[16][5]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t17|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t17|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t17|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t17|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t17|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t17|Add1~33 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t17|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N39
cyclonev_lcell_comb \Ram|ram_Out[16][6]~feeder (
// Equation(s):
// \Ram|ram_Out[16][6]~feeder_combout  = ( \Ram|ram~2645_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2645_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[16][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[16][6]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[16][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[16][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y70_N41
dffeas \Ram|ram_Out[16][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[16][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[16][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[16][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y70_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t17|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t17|Add1~37_sumout  = SUM(( !\Ram|ram_Out[16][6]~q  ) + ( \VGA_Controller|syncPantalla|t17|Add1~35  ) + ( \VGA_Controller|syncPantalla|t17|Add1~34  ))

	.dataa(gnd),
	.datab(!\Ram|ram_Out[16][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t17|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t17|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t17|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t17|Add1~37 .lut_mask = 64'h000000000000CCCC;
defparam \VGA_Controller|syncPantalla|t17|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X38_Y70_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t17|Add1~37_sumout ,\VGA_Controller|syncPantalla|t17|Add1~33_sumout ,\VGA_Controller|syncPantalla|t17|Add1~29_sumout ,\VGA_Controller|syncPantalla|t17|Add1~25_sumout ,\VGA_Controller|syncPantalla|t17|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t17|Add1~17_sumout ,\VGA_Controller|syncPantalla|t17|Add1~13_sumout ,\VGA_Controller|syncPantalla|t17|Add1~9_sumout ,\VGA_Controller|syncPantalla|t17|Add1~5_sumout ,\VGA_Controller|syncPantalla|t17|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t17|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y70_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t17|Add1~37_sumout ,\VGA_Controller|syncPantalla|t17|Add1~33_sumout ,\VGA_Controller|syncPantalla|t17|Add1~29_sumout ,\VGA_Controller|syncPantalla|t17|Add1~25_sumout ,\VGA_Controller|syncPantalla|t17|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t17|Add1~17_sumout ,\VGA_Controller|syncPantalla|t17|Add1~13_sumout ,\VGA_Controller|syncPantalla|t17|Add1~9_sumout ,\VGA_Controller|syncPantalla|t17|Add1~5_sumout ,\VGA_Controller|syncPantalla|t17|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t17|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t17|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t17|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (!\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 
// ))) # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))) # (\VGA_Controller|syncPantalla|X0 [2]))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 
// [0] & (!\VGA_Controller|syncPantalla|X0 [2] & (\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|X0 [0] & 
// ((((\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ))) # (\VGA_Controller|syncPantalla|X0 [2]))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [0]),
	.datab(!\VGA_Controller|syncPantalla|X0 [2]),
	.datac(!\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t17|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t17|Mux0~4 .lut_mask = 64'h1919195D5D5D195D;
defparam \VGA_Controller|syncPantalla|t17|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t17|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t17|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0 [2] & (((\VGA_Controller|syncPantalla|t17|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|X0 [2] & 
// ((!\VGA_Controller|syncPantalla|t17|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|t17|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0 [2] & (((\VGA_Controller|syncPantalla|t17|Mux0~4_combout )))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|t17|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|t17|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|X0 [2]),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t17|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t17|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t17|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t17|Mux0~0 .lut_mask = 64'h000F000FFF33FF55;
defparam \VGA_Controller|syncPantalla|t17|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t17|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t17|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t17|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [8] & (\VGA_Controller|syncPantalla|t9|pixel~0_combout  & (!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|t17|pixel~0_combout ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [8]),
	.datab(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|t17|pixel~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|t17|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t17|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t17|pixel~1 .lut_mask = 64'h0000000000100010;
defparam \VGA_Controller|syncPantalla|t17|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y73_N38
dffeas \VGA_Controller|syncPantalla|t17|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t17|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t17|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t17|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t17|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t14|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t14|pixel~0_combout  = ( \VGA_Controller|syncPantalla|X0 [3] & ( \VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) ) # ( !\VGA_Controller|syncPantalla|X0 [3] & ( !\VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [5]),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0 [3]),
	.dataf(!\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t14|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t14|pixel~0 .lut_mask = 64'h0202000000000202;
defparam \VGA_Controller|syncPantalla|t14|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t14|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t14|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t14|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t14|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t14|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t14|Add1~42 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t14|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t14|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t14|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t14|Add1~43  ) + ( \VGA_Controller|syncPantalla|t14|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t14|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t14|Add1~43  ) + ( \VGA_Controller|syncPantalla|t14|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t14|Add1~3  = SHARE(GND)

	.dataa(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t14|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t14|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t14|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t14|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t14|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t14|Add1~1 .lut_mask = 64'h0000000000005555;
defparam \VGA_Controller|syncPantalla|t14|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t14|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t14|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t14|Add1~3  ) + ( \VGA_Controller|syncPantalla|t14|Add1~2  ))
// \VGA_Controller|syncPantalla|t14|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t14|Add1~3  ) + ( \VGA_Controller|syncPantalla|t14|Add1~2  ))
// \VGA_Controller|syncPantalla|t14|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t14|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t14|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t14|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t14|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t14|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t14|Add1~5 .lut_mask = 64'h000055550000AAAA;
defparam \VGA_Controller|syncPantalla|t14|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t14|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t14|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t14|Add1~7  ) + ( \VGA_Controller|syncPantalla|t14|Add1~6  ))
// \VGA_Controller|syncPantalla|t14|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t14|Add1~7  ) + ( \VGA_Controller|syncPantalla|t14|Add1~6  ))
// \VGA_Controller|syncPantalla|t14|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t14|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t14|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t14|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t14|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t14|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t14|Add1~9 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t14|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N51
cyclonev_lcell_comb \Ram|Decoder0~19 (
// Equation(s):
// \Ram|Decoder0~19_combout  = ( \Ram|Add0~21_sumout  & ( \Ram|Decoder0~18_combout  & ( (\Ram|ram~2626_combout  & (!\Ram|Add0~33_sumout  & (\Ram|Add0~17_sumout  & !\Ram|Add0~29_sumout ))) ) ) )

	.dataa(!\Ram|ram~2626_combout ),
	.datab(!\Ram|Add0~33_sumout ),
	.datac(!\Ram|Add0~17_sumout ),
	.datad(!\Ram|Add0~29_sumout ),
	.datae(!\Ram|Add0~21_sumout ),
	.dataf(!\Ram|Decoder0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~19 .extended_lut = "off";
defparam \Ram|Decoder0~19 .lut_mask = 64'h0000000000000400;
defparam \Ram|Decoder0~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y73_N56
dffeas \Ram|ram_Out[13][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2625_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[13][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[13][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t14|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t14|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[13][0]~q ) ) + ( \VGA_Controller|syncPantalla|t14|Add1~11  ) + ( \VGA_Controller|syncPantalla|t14|Add1~10  ))
// \VGA_Controller|syncPantalla|t14|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[13][0]~q ) ) + ( \VGA_Controller|syncPantalla|t14|Add1~11  ) + ( \VGA_Controller|syncPantalla|t14|Add1~10  ))
// \VGA_Controller|syncPantalla|t14|Add1~15  = SHARE((\Ram|ram_Out[13][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Ram|ram_Out[13][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t14|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t14|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t14|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t14|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t14|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t14|Add1~13 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t14|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N42
cyclonev_lcell_comb \Ram|ram_Out[13][1]~feeder (
// Equation(s):
// \Ram|ram_Out[13][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[13][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[13][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[13][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[13][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y73_N44
dffeas \Ram|ram_Out[13][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[13][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[13][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t14|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t14|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[13][1]~q ) ) + ( \VGA_Controller|syncPantalla|t14|Add1~15  ) + ( \VGA_Controller|syncPantalla|t14|Add1~14  ))
// \VGA_Controller|syncPantalla|t14|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[13][1]~q ) ) + ( \VGA_Controller|syncPantalla|t14|Add1~15  ) + ( \VGA_Controller|syncPantalla|t14|Add1~14  ))
// \VGA_Controller|syncPantalla|t14|Add1~19  = SHARE((\Ram|ram_Out[13][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datab(gnd),
	.datac(!\Ram|ram_Out[13][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t14|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t14|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t14|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t14|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t14|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t14|Add1~17 .lut_mask = 64'h00005F5F0000A5A5;
defparam \VGA_Controller|syncPantalla|t14|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y73_N38
dffeas \Ram|ram_Out[13][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2633_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[13][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[13][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t14|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t14|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[13][2]~q ) ) + ( \VGA_Controller|syncPantalla|t14|Add1~19  ) + ( \VGA_Controller|syncPantalla|t14|Add1~18  ))
// \VGA_Controller|syncPantalla|t14|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[13][2]~q ) ) + ( \VGA_Controller|syncPantalla|t14|Add1~19  ) + ( \VGA_Controller|syncPantalla|t14|Add1~18  ))
// \VGA_Controller|syncPantalla|t14|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[13][2]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datad(!\Ram|ram_Out[13][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t14|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t14|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t14|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t14|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t14|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t14|Add1~21 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA_Controller|syncPantalla|t14|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y73_N49
dffeas \Ram|ram_Out[13][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2635_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[13][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[13][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t14|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t14|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[13][3]~q ) ) + ( \VGA_Controller|syncPantalla|t14|Add1~23  ) + ( \VGA_Controller|syncPantalla|t14|Add1~22  ))
// \VGA_Controller|syncPantalla|t14|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[13][3]~q ) ) + ( \VGA_Controller|syncPantalla|t14|Add1~23  ) + ( \VGA_Controller|syncPantalla|t14|Add1~22  ))
// \VGA_Controller|syncPantalla|t14|Add1~27  = SHARE((\Ram|ram_Out[13][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[13][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t14|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t14|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t14|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t14|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t14|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t14|Add1~25 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t14|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N45
cyclonev_lcell_comb \Ram|ram_Out[13][4]~feeder (
// Equation(s):
// \Ram|ram_Out[13][4]~feeder_combout  = ( \Ram|ram~2639_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[13][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[13][4]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[13][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[13][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y73_N47
dffeas \Ram|ram_Out[13][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[13][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[13][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[13][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t14|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t14|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[13][4]~q ) ) + ( \VGA_Controller|syncPantalla|t14|Add1~27  ) + ( \VGA_Controller|syncPantalla|t14|Add1~26  ))
// \VGA_Controller|syncPantalla|t14|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[13][4]~q ) ) + ( \VGA_Controller|syncPantalla|t14|Add1~27  ) + ( \VGA_Controller|syncPantalla|t14|Add1~26  ))
// \VGA_Controller|syncPantalla|t14|Add1~31  = SHARE((\Ram|ram_Out[13][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[13][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t14|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t14|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t14|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t14|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t14|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t14|Add1~29 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t14|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y73_N41
dffeas \Ram|ram_Out[13][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2643_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[13][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[13][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t14|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t14|Add1~33_sumout  = SUM(( !\Ram|ram_Out[13][5]~q  $ (\VGA_Controller|syncPantalla|Y0 [9]) ) + ( \VGA_Controller|syncPantalla|t14|Add1~31  ) + ( \VGA_Controller|syncPantalla|t14|Add1~30  ))
// \VGA_Controller|syncPantalla|t14|Add1~34  = CARRY(( !\Ram|ram_Out[13][5]~q  $ (\VGA_Controller|syncPantalla|Y0 [9]) ) + ( \VGA_Controller|syncPantalla|t14|Add1~31  ) + ( \VGA_Controller|syncPantalla|t14|Add1~30  ))
// \VGA_Controller|syncPantalla|t14|Add1~35  = SHARE((\VGA_Controller|syncPantalla|Y0 [9]) # (\Ram|ram_Out[13][5]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[13][5]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t14|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t14|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t14|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t14|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t14|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t14|Add1~33 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t14|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y73_N52
dffeas \Ram|ram_Out[13][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2645_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[13][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[13][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y73_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t14|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t14|Add1~37_sumout  = SUM(( !\Ram|ram_Out[13][6]~q  ) + ( \VGA_Controller|syncPantalla|t14|Add1~35  ) + ( \VGA_Controller|syncPantalla|t14|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[13][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t14|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t14|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t14|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t14|Add1~37 .lut_mask = 64'h000000000000F0F0;
defparam \VGA_Controller|syncPantalla|t14|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X38_Y73_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t14|Add1~37_sumout ,\VGA_Controller|syncPantalla|t14|Add1~33_sumout ,\VGA_Controller|syncPantalla|t14|Add1~29_sumout ,\VGA_Controller|syncPantalla|t14|Add1~25_sumout ,\VGA_Controller|syncPantalla|t14|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t14|Add1~17_sumout ,\VGA_Controller|syncPantalla|t14|Add1~13_sumout ,\VGA_Controller|syncPantalla|t14|Add1~9_sumout ,\VGA_Controller|syncPantalla|t14|Add1~5_sumout ,\VGA_Controller|syncPantalla|t14|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t14|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007B18C30C200000000000000000000D380000000708421004213800000001084210042108000000000842138421000000000F6186163C0000000780076318C63000000000000CB0C233320000000000067F7BCE720000000000011999CE720000000000076318C63000000000000118C631BC6308000000076006661C00000000000F318C63B40000000080076318C61C0000000798C7318C63340000000000076318C61C000000000006318C633400000000000DEF7BDFF80000000000030842108421180000000E318E7318C670000198C0000000000000000000030842108C01080000000E318C6398C6700003B0076318C61C00000000000F318C67";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "98C618000000076318F61C0000000000076318C30C0008000000076318C61C000000000007318C631CC670000000076318701C000000000000000000000008C6003E0000000000000000000000000000000C30C200000300000000001800000000000233B988000000000318C6318C63180000000FE72C30810CFC00000003084211999CE40000000CE586108CCCE40000000633FBDE739CE4000000011999CE739CE4000000076318C6318C6000000003084210853DFC00000007630001998C380000000E318C6398C678000000076B58C6318C380000000F318C6398C678000000076318C6318C380000000C6318C6BDEE600000000CE739CEFFFEE4000000";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F318C6318C6780000000E318C7398C67000000007631800000008000000030842108421180000000C6318C7B18C60000000033318D63186180000000F318C6398C6780000000F318C6398C6780000000F318C6318C678000000033318C63186180000000F318C6398C6780000000C6318F630C30800000007635AD6B18C3800000001080210818C380000000618400004660000000000000E001C000000000000004661840000000000030840000420000000000008400004200000000007000003B18C38000000076318C3B18C380000000318C610000C78000000076318C7B1861800000007600007B18C78000000010000F618610000000007600001800C";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "380000000F630C30800C380000000708421084E30800000007631CF6B18C380000000861861000000000000001080000000000000000000000700000000000006108400000000000000000004270840000000000000186F9980000000000030800000001180000000008C6318C61000000000000000000C318C00000076318D38CC6180000000861861031800000000427620003B18C384200000633CC633CC60000000000000000004631800000010802108C6308000000000000000000000000000008C673BDE000000000007BCE718C200000000000008CFB0800000000000003D8C60000000000000000CCF30C0000000000000040F00400000000000119";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C2108421080000000108421084E3080000006708CE1084E3080000000F7BDE00000000000000EC00CCC6186661C00000018C631BF7BDBC00000006300C6318C6300000000008CE1084E308000000000002378C200000000008639EF7BDEE62000000010B66E9B621000000018E75AD6B5AF6BC0000000E79C6318C739C0000000109C23318C618000000076318C38C200800FFFFFFE677BCF3FFFFFF0000001988430C000000FFFFFFFFB9CF7FFFFFFF00000000463080000000000003084EFFDC610000000003085DEF4C61000000000008CEF38C20000000000119DEF7BCC000000000077FFDCFFFBFB8000000074633BC6358B80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y75_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t14|Add1~37_sumout ,\VGA_Controller|syncPantalla|t14|Add1~33_sumout ,\VGA_Controller|syncPantalla|t14|Add1~29_sumout ,\VGA_Controller|syncPantalla|t14|Add1~25_sumout ,\VGA_Controller|syncPantalla|t14|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t14|Add1~17_sumout ,\VGA_Controller|syncPantalla|t14|Add1~13_sumout ,\VGA_Controller|syncPantalla|t14|Add1~9_sumout ,\VGA_Controller|syncPantalla|t14|Add1~5_sumout ,\VGA_Controller|syncPantalla|t14|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t14|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000001C63198800000000000000000000030C00000000108421C84200000000021084200842100000000390842008421C000000038C00218E000000010C338C6318C60000000000008CC430C20000000000019CA508420000000000021861084200000000000198C6318C0000000000030C00000C0000000000030CC400CC000000000000000018CC00000001CC6318C631860000000000030C6318CC0000000000030C6318CC0000000000018C6318CC00000000000294A529C6000000000003108421084210000000018CC421860000000186318C6318CE018C00000003108421080210000000018C6318CC000000010C6318C63186000000000000000000";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "002310000000030C0038CC00000000000198C6318C6318000000030C0000CC0000000000030C63198800000000000198C6318800000000000000000000001000000E00000000000000000000000000000001988000000318C6318C6318000000008CE62000000000000003000000000018000000038400010C309C00000003108421861084000000008466210C3084000000018CE52842108400000002186108421084000000030C6318C6318C0000000310842108429C000000030C6331003198000000018C633186319800000E631C6318C6319800000000000001863198000000030C6318C63198000000018C6339CE318C000000008421094E7184000000";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "038C2000000000000000018C66210C318C0000000218C6318C631C00000003108421084218000000018C6319C6318C000000028C63380011980000000000002108119C000000038C202108119C00000002186318C63310000000030C2000001198000000030C6319863198000000018C6338C662000000000300C739C63198000000021004210C319800000000008619880000000000000007000E000000000001988000086180000000001080000840000000000010800008400000000002186319C63198000000030C63198631980000000000002186319C000000030C6319800010000000030C631980001C0000000398C6398C6318000000030C63198631";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "98000000038C00010C319800000003908421084210000000030C6319CE31980000000000002186100000000002100000000000000000000000380000000000000210800000000000000000008439080000000000000066398600000000000010C6318C620000000003100000000218000000000000000000000000000198C630C86310000000018C0021861000000008430C63198011988400000318E6318E63000000000000000000218C600000021004210C631000000000000000000000000000000084318E7000000000001CE63108000000000000004338C400000000000000E00000000000000000000038000000000000000086398800000000000218";
defparam \VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "E421084210000000021084210873100000000390C721087310000000039CE70000000000000061988618CC400CC000000294A5294A529C000000018C0318C6318C0000000010C721087310000000008CE739CE738C20000000000021C800000000000210A6198A4200000000018C610842709C0000000000000000709C0000000210E430C631980000000218C63102539C0039CE7384863102739CE7000000186108CC00000039CE739C6108CE739CE700000000863100000000000003108739CE620000000003108318CC6200000000000086398800000000000010C739CE6000000000039CE309CE539C0000000380043000201C0000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t14|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t14|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout  & 
// (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t2|Add5~0_combout ))) # (\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))) ) ) # 
// ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a3  & (!\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0 [0] & ((((\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [0]),
	.datab(!\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datag(!\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t14|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t14|Mux0~4 .lut_mask = 64'h1B550A551B555F55;
defparam \VGA_Controller|syncPantalla|t14|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t14|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t14|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t14|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// ((!\VGA_Controller|syncPantalla|t14|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )) # (\VGA_Controller|syncPantalla|t14|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((((\VGA_Controller|syncPantalla|t14|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((!\VGA_Controller|syncPantalla|t14|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|t14|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t14|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t14|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t14|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t14|Mux0~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \VGA_Controller|syncPantalla|t14|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t14|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t14|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t14|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t14|pixel~0_combout  & \VGA_Controller|syncPantalla|t21|pixel~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|t14|pixel~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|t21|pixel~0_combout ),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|t14|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t14|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t14|pixel~1 .lut_mask = 64'h00000000000F000F;
defparam \VGA_Controller|syncPantalla|t14|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y73_N41
dffeas \VGA_Controller|syncPantalla|t14|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t14|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t14|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t14|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t14|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t18|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t18|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t18|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t18|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t18|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t18|Add1~42 .lut_mask = 64'h000033330000CCCC;
defparam \VGA_Controller|syncPantalla|t18|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t18|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t18|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t18|Add1~43  ) + ( \VGA_Controller|syncPantalla|t18|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t18|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t18|Add1~43  ) + ( \VGA_Controller|syncPantalla|t18|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t18|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t18|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t18|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t18|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t18|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t18|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t18|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t18|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t18|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t18|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t18|Add1~3  ) + ( \VGA_Controller|syncPantalla|t18|Add1~2  ))
// \VGA_Controller|syncPantalla|t18|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t18|Add1~3  ) + ( \VGA_Controller|syncPantalla|t18|Add1~2  ))
// \VGA_Controller|syncPantalla|t18|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t18|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t18|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t18|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t18|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t18|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t18|Add1~5 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t18|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t18|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t18|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t18|Add1~7  ) + ( \VGA_Controller|syncPantalla|t18|Add1~6  ))
// \VGA_Controller|syncPantalla|t18|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t18|Add1~7  ) + ( \VGA_Controller|syncPantalla|t18|Add1~6  ))
// \VGA_Controller|syncPantalla|t18|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t18|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t18|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t18|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t18|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t18|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t18|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t18|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N54
cyclonev_lcell_comb \Ram|ram_Out[17][0]~feeder (
// Equation(s):
// \Ram|ram_Out[17][0]~feeder_combout  = ( \Ram|ram~2625_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2625_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[17][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[17][0]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[17][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[17][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y68_N36
cyclonev_lcell_comb \Ram|Decoder0~25 (
// Equation(s):
// \Ram|Decoder0~25_combout  = ( !\Ram|Add0~33_sumout  & ( \Ram|Decoder0~9_combout  & ( (\Ram|ram~2626_combout  & (!\Ram|Add0~29_sumout  & !\Ram|Add0~17_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\Ram|ram~2626_combout ),
	.datac(!\Ram|Add0~29_sumout ),
	.datad(!\Ram|Add0~17_sumout ),
	.datae(!\Ram|Add0~33_sumout ),
	.dataf(!\Ram|Decoder0~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~25 .extended_lut = "off";
defparam \Ram|Decoder0~25 .lut_mask = 64'h0000000030000000;
defparam \Ram|Decoder0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N56
dffeas \Ram|ram_Out[17][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[17][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[17][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[17][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t18|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t18|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[17][0]~q ) ) + ( \VGA_Controller|syncPantalla|t18|Add1~11  ) + ( \VGA_Controller|syncPantalla|t18|Add1~10  ))
// \VGA_Controller|syncPantalla|t18|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[17][0]~q ) ) + ( \VGA_Controller|syncPantalla|t18|Add1~11  ) + ( \VGA_Controller|syncPantalla|t18|Add1~10  ))
// \VGA_Controller|syncPantalla|t18|Add1~15  = SHARE((\Ram|ram_Out[17][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Ram|ram_Out[17][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t18|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t18|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t18|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t18|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t18|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t18|Add1~13 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t18|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N39
cyclonev_lcell_comb \Ram|ram_Out[17][1]~feeder (
// Equation(s):
// \Ram|ram_Out[17][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[17][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[17][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[17][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[17][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N41
dffeas \Ram|ram_Out[17][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[17][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[17][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[17][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t18|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t18|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[17][1]~q ) ) + ( \VGA_Controller|syncPantalla|t18|Add1~15  ) + ( \VGA_Controller|syncPantalla|t18|Add1~14  ))
// \VGA_Controller|syncPantalla|t18|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[17][1]~q ) ) + ( \VGA_Controller|syncPantalla|t18|Add1~15  ) + ( \VGA_Controller|syncPantalla|t18|Add1~14  ))
// \VGA_Controller|syncPantalla|t18|Add1~19  = SHARE((\Ram|ram_Out[17][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datab(gnd),
	.datac(!\Ram|ram_Out[17][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t18|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t18|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t18|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t18|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t18|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t18|Add1~17 .lut_mask = 64'h00005F5F0000A5A5;
defparam \VGA_Controller|syncPantalla|t18|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N36
cyclonev_lcell_comb \Ram|ram_Out[17][2]~feeder (
// Equation(s):
// \Ram|ram_Out[17][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[17][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[17][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[17][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[17][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N38
dffeas \Ram|ram_Out[17][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[17][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[17][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[17][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t18|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t18|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[17][2]~q ) ) + ( \VGA_Controller|syncPantalla|t18|Add1~19  ) + ( \VGA_Controller|syncPantalla|t18|Add1~18  ))
// \VGA_Controller|syncPantalla|t18|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[17][2]~q ) ) + ( \VGA_Controller|syncPantalla|t18|Add1~19  ) + ( \VGA_Controller|syncPantalla|t18|Add1~18  ))
// \VGA_Controller|syncPantalla|t18|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[17][2]~q ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[17][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t18|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t18|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t18|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t18|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t18|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t18|Add1~21 .lut_mask = 64'h00000033000033CC;
defparam \VGA_Controller|syncPantalla|t18|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N48
cyclonev_lcell_comb \Ram|ram_Out[17][3]~feeder (
// Equation(s):
// \Ram|ram_Out[17][3]~feeder_combout  = ( \Ram|ram~2635_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[17][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[17][3]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[17][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[17][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N49
dffeas \Ram|ram_Out[17][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[17][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[17][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[17][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t18|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t18|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[17][3]~q ) ) + ( \VGA_Controller|syncPantalla|t18|Add1~23  ) + ( \VGA_Controller|syncPantalla|t18|Add1~22  ))
// \VGA_Controller|syncPantalla|t18|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[17][3]~q ) ) + ( \VGA_Controller|syncPantalla|t18|Add1~23  ) + ( \VGA_Controller|syncPantalla|t18|Add1~22  ))
// \VGA_Controller|syncPantalla|t18|Add1~27  = SHARE((\Ram|ram_Out[17][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[17][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t18|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t18|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t18|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t18|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t18|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t18|Add1~25 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t18|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N45
cyclonev_lcell_comb \Ram|ram_Out[17][4]~feeder (
// Equation(s):
// \Ram|ram_Out[17][4]~feeder_combout  = ( \Ram|ram~2639_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[17][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[17][4]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[17][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[17][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N47
dffeas \Ram|ram_Out[17][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[17][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[17][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[17][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t18|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t18|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[17][4]~q ) ) + ( \VGA_Controller|syncPantalla|t18|Add1~27  ) + ( \VGA_Controller|syncPantalla|t18|Add1~26  ))
// \VGA_Controller|syncPantalla|t18|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[17][4]~q ) ) + ( \VGA_Controller|syncPantalla|t18|Add1~27  ) + ( \VGA_Controller|syncPantalla|t18|Add1~26  ))
// \VGA_Controller|syncPantalla|t18|Add1~31  = SHARE((\Ram|ram_Out[17][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[17][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t18|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t18|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t18|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t18|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t18|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t18|Add1~29 .lut_mask = 64'h000055FF0000AA55;
defparam \VGA_Controller|syncPantalla|t18|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X37_Y66_N44
dffeas \Ram|ram_Out[17][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2643_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[17][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[17][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t18|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t18|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[17][5]~q ) ) + ( \VGA_Controller|syncPantalla|t18|Add1~31  ) + ( \VGA_Controller|syncPantalla|t18|Add1~30  ))
// \VGA_Controller|syncPantalla|t18|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[17][5]~q ) ) + ( \VGA_Controller|syncPantalla|t18|Add1~31  ) + ( \VGA_Controller|syncPantalla|t18|Add1~30  ))
// \VGA_Controller|syncPantalla|t18|Add1~35  = SHARE((\Ram|ram_Out[17][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datac(!\Ram|ram_Out[17][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t18|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t18|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t18|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t18|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t18|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t18|Add1~33 .lut_mask = 64'h00003F3F0000C3C3;
defparam \VGA_Controller|syncPantalla|t18|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N51
cyclonev_lcell_comb \Ram|ram_Out[17][6]~feeder (
// Equation(s):
// \Ram|ram_Out[17][6]~feeder_combout  = ( \Ram|ram~2645_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2645_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[17][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[17][6]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[17][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[17][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y66_N53
dffeas \Ram|ram_Out[17][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[17][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[17][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[17][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y66_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t18|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t18|Add1~37_sumout  = SUM(( !\Ram|ram_Out[17][6]~q  ) + ( \VGA_Controller|syncPantalla|t18|Add1~35  ) + ( \VGA_Controller|syncPantalla|t18|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[17][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t18|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t18|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t18|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t18|Add1~37 .lut_mask = 64'h000000000000F0F0;
defparam \VGA_Controller|syncPantalla|t18|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X38_Y66_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t18|Add1~37_sumout ,\VGA_Controller|syncPantalla|t18|Add1~33_sumout ,\VGA_Controller|syncPantalla|t18|Add1~29_sumout ,\VGA_Controller|syncPantalla|t18|Add1~25_sumout ,\VGA_Controller|syncPantalla|t18|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t18|Add1~17_sumout ,\VGA_Controller|syncPantalla|t18|Add1~13_sumout ,\VGA_Controller|syncPantalla|t18|Add1~9_sumout ,\VGA_Controller|syncPantalla|t18|Add1~5_sumout ,\VGA_Controller|syncPantalla|t18|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t18|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007B18C30C200000000000000000000D380000000708421004213800000001084210042108000000000842138421000000000F6186163C0000000780076318C63000000000000CB0C233320000000000067F7BCE720000000000011999CE720000000000076318C63000000000000118C631BC6308000000076006661C00000000000F318C63B40000000080076318C61C0000000798C7318C63340000000000076318C61C000000000006318C633400000000000DEF7BDFF80000000000030842108421180000000E318E7318C670000198C0000000000000000000030842108C01080000000E318C6398C6700003B0076318C61C00000000000F318C67";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "98C618000000076318F61C0000000000076318C30C0008000000076318C61C000000000007318C631CC670000000076318701C000000000000000000000008C6003E0000000000000000000000000000000C30C200000300000000001800000000000233B988000000000318C6318C63180000000FE72C30810CFC00000003084211999CE40000000CE586108CCCE40000000633FBDE739CE4000000011999CE739CE4000000076318C6318C6000000003084210853DFC00000007630001998C380000000E318C6398C678000000076B58C6318C380000000F318C6398C678000000076318C6318C380000000C6318C6BDEE600000000CE739CEFFFEE4000000";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F318C6318C6780000000E318C7398C67000000007631800000008000000030842108421180000000C6318C7B18C60000000033318D63186180000000F318C6398C6780000000F318C6398C6780000000F318C6318C678000000033318C63186180000000F318C6398C6780000000C6318F630C30800000007635AD6B18C3800000001080210818C380000000618400004660000000000000E001C000000000000004661840000000000030840000420000000000008400004200000000007000003B18C38000000076318C3B18C380000000318C610000C78000000076318C7B1861800000007600007B18C78000000010000F618610000000007600001800C";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "380000000F630C30800C380000000708421084E30800000007631CF6B18C380000000861861000000000000001080000000000000000000000700000000000006108400000000000000000004270840000000000000186F9980000000000030800000001180000000008C6318C61000000000000000000C318C00000076318D38CC6180000000861861031800000000427620003B18C384200000633CC633CC60000000000000000004631800000010802108C6308000000000000000000000000000008C673BDE000000000007BCE718C200000000000008CFB0800000000000003D8C60000000000000000CCF30C0000000000000040F00400000000000119";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C2108421080000000108421084E3080000006708CE1084E3080000000F7BDE00000000000000EC00CCC6186661C00000018C631BF7BDBC00000006300C6318C6300000000008CE1084E308000000000002378C200000000008639EF7BDEE62000000010B66E9B621000000018E75AD6B5AF6BC0000000E79C6318C739C0000000109C23318C618000000076318C38C200800FFFFFFE677BCF3FFFFFF0000001988430C000000FFFFFFFFB9CF7FFFFFFF00000000463080000000000003084EFFDC610000000003085DEF4C61000000000008CEF38C20000000000119DEF7BCC000000000077FFDCFFFBFB8000000074633BC6358B80000000000000000000000";
// synopsys translate_on

// Location: M10K_X38_Y65_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t18|Add1~37_sumout ,\VGA_Controller|syncPantalla|t18|Add1~33_sumout ,\VGA_Controller|syncPantalla|t18|Add1~29_sumout ,\VGA_Controller|syncPantalla|t18|Add1~25_sumout ,\VGA_Controller|syncPantalla|t18|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t18|Add1~17_sumout ,\VGA_Controller|syncPantalla|t18|Add1~13_sumout ,\VGA_Controller|syncPantalla|t18|Add1~9_sumout ,\VGA_Controller|syncPantalla|t18|Add1~5_sumout ,\VGA_Controller|syncPantalla|t18|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t18|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init4 = "0000001C63198800000000000000000000030C00000000108421C84200000000021084200842100000000390842008421C000000038C00218E000000010C338C6318C60000000000008CC430C20000000000019CA508420000000000021861084200000000000198C6318C0000000000030C00000C0000000000030CC400CC000000000000000018CC00000001CC6318C631860000000000030C6318CC0000000000030C6318CC0000000000018C6318CC00000000000294A529C6000000000003108421084210000000018CC421860000000186318C6318CE018C00000003108421080210000000018C6318CC000000010C6318C63186000000000000000000";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init3 = "002310000000030C0038CC00000000000198C6318C6318000000030C0000CC0000000000030C63198800000000000198C6318800000000000000000000001000000E00000000000000000000000000000001988000000318C6318C6318000000008CE62000000000000003000000000018000000038400010C309C00000003108421861084000000008466210C3084000000018CE52842108400000002186108421084000000030C6318C6318C0000000310842108429C000000030C6331003198000000018C633186319800000E631C6318C6319800000000000001863198000000030C6318C63198000000018C6339CE318C000000008421094E7184000000";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init2 = "038C2000000000000000018C66210C318C0000000218C6318C631C00000003108421084218000000018C6319C6318C000000028C63380011980000000000002108119C000000038C202108119C00000002186318C63310000000030C2000001198000000030C6319863198000000018C6338C662000000000300C739C63198000000021004210C319800000000008619880000000000000007000E000000000001988000086180000000001080000840000000000010800008400000000002186319C63198000000030C63198631980000000000002186319C000000030C6319800010000000030C631980001C0000000398C6398C6318000000030C63198631";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init1 = "98000000038C00010C319800000003908421084210000000030C6319CE31980000000000002186100000000002100000000000000000000000380000000000000210800000000000000000008439080000000000000066398600000000000010C6318C620000000003100000000218000000000000000000000000000198C630C86310000000018C0021861000000008430C63198011988400000318E6318E63000000000000000000218C600000021004210C631000000000000000000000000000000084318E7000000000001CE63108000000000000004338C400000000000000E00000000000000000000038000000000000000086398800000000000218";
defparam \VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 .mem_init0 = "E421084210000000021084210873100000000390C721087310000000039CE70000000000000061988618CC400CC000000294A5294A529C000000018C0318C6318C0000000010C721087310000000008CE739CE738C20000000000021C800000000000210A6198A4200000000018C610842709C0000000000000000709C0000000210E430C631980000000218C63102539C0039CE7384863102739CE7000000186108CC00000039CE739C6108CE739CE700000000863100000000000003108739CE620000000003108318CC6200000000000086398800000000000010C739CE6000000000039CE309CE539C0000000380043000201C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t18|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t18|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0 [0] & 
// (\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout )) # (\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0 [0])) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0 [0] & 
// (\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0 [0])) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0 [0]),
	.datac(!\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datag(!\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a1~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t18|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t18|Mux0~4 .lut_mask = 64'h193B1919193B3B3B;
defparam \VGA_Controller|syncPantalla|t18|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t18|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t18|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t18|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// ((!\VGA_Controller|syncPantalla|t18|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|t18|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t18|Mux0~4_combout )))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|t18|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|t18|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datab(!\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datac(!\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t18|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t18|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t18|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t18|Mux0~0 .lut_mask = 64'h000F000FFF55FF33;
defparam \VGA_Controller|syncPantalla|t18|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t18|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t18|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0 [3] & 
// \VGA_Controller|syncPantalla|X0 [5])) ) ) ) # ( \VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|LessThan10~0_combout  & ( (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [3] & 
// !\VGA_Controller|syncPantalla|X0 [5])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [3]),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t18|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t18|pixel~0 .lut_mask = 64'h0000101004040000;
defparam \VGA_Controller|syncPantalla|t18|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y63_N54
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t18|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t18|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t21|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t18|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t18|Mux0~0_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|t18|Mux0~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t21|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t18|pixel~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t18|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t18|pixel~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t18|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y63_N55
dffeas \VGA_Controller|syncPantalla|t18|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t18|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t18|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t18|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t18|pixel .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y75_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t13|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t13|pixel~0_combout  = ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|always2~3_combout  & ( (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// !\VGA_Controller|syncPantalla|X0 [3])) ) ) ) # ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( !\VGA_Controller|syncPantalla|always2~3_combout  & ( (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// \VGA_Controller|syncPantalla|X0 [3])) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0 [5]),
	.datad(!\VGA_Controller|syncPantalla|X0 [3]),
	.datae(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.dataf(!\VGA_Controller|syncPantalla|always2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t13|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t13|pixel~0 .lut_mask = 64'h000C00000C000000;
defparam \VGA_Controller|syncPantalla|t13|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t13|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t13|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t13|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t13|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t13|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t13|Add1~42 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t13|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t13|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t13|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t13|Add1~43  ) + ( \VGA_Controller|syncPantalla|t13|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t13|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t13|Add1~43  ) + ( \VGA_Controller|syncPantalla|t13|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t13|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t13|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t13|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t13|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t13|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t13|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t13|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t13|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t13|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t13|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t13|Add1~3  ) + ( \VGA_Controller|syncPantalla|t13|Add1~2  ))
// \VGA_Controller|syncPantalla|t13|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t13|Add1~3  ) + ( \VGA_Controller|syncPantalla|t13|Add1~2  ))
// \VGA_Controller|syncPantalla|t13|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t13|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t13|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t13|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t13|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t13|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t13|Add1~5 .lut_mask = 64'h00000F0F0000F0F0;
defparam \VGA_Controller|syncPantalla|t13|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t13|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t13|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t13|Add1~7  ) + ( \VGA_Controller|syncPantalla|t13|Add1~6  ))
// \VGA_Controller|syncPantalla|t13|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t13|Add1~7  ) + ( \VGA_Controller|syncPantalla|t13|Add1~6  ))
// \VGA_Controller|syncPantalla|t13|Add1~11  = SHARE(GND)

	.dataa(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t13|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t13|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t13|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t13|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t13|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t13|Add1~9 .lut_mask = 64'h0000000000005555;
defparam \VGA_Controller|syncPantalla|t13|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N36
cyclonev_lcell_comb \Ram|Decoder0~16 (
// Equation(s):
// \Ram|Decoder0~16_combout  = ( \Ram|Add0~21_sumout  & ( (\Ram|Add0~17_sumout  & (!\Ram|Add0~25_sumout  & !\Ram|Add0~13_sumout )) ) )

	.dataa(gnd),
	.datab(!\Ram|Add0~17_sumout ),
	.datac(!\Ram|Add0~25_sumout ),
	.datad(!\Ram|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\Ram|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~16 .extended_lut = "off";
defparam \Ram|Decoder0~16 .lut_mask = 64'h0000000030003000;
defparam \Ram|Decoder0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y71_N39
cyclonev_lcell_comb \Ram|Decoder0~17 (
// Equation(s):
// \Ram|Decoder0~17_combout  = ( !\Ram|Add0~33_sumout  & ( \Ram|Decoder0~16_combout  & ( (!\Ram|Add0~9_sumout  & (!\Ram|Add0~1_sumout  & (!\Ram|Add0~5_sumout  & !\Ram|Add0~29_sumout ))) ) ) )

	.dataa(!\Ram|Add0~9_sumout ),
	.datab(!\Ram|Add0~1_sumout ),
	.datac(!\Ram|Add0~5_sumout ),
	.datad(!\Ram|Add0~29_sumout ),
	.datae(!\Ram|Add0~33_sumout ),
	.dataf(!\Ram|Decoder0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~17 .extended_lut = "off";
defparam \Ram|Decoder0~17 .lut_mask = 64'h0000000080000000;
defparam \Ram|Decoder0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N56
dffeas \Ram|ram_Out[12][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2625_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[12][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[12][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t13|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t13|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[12][0]~q ) ) + ( \VGA_Controller|syncPantalla|t13|Add1~11  ) + ( \VGA_Controller|syncPantalla|t13|Add1~10  ))
// \VGA_Controller|syncPantalla|t13|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[12][0]~q ) ) + ( \VGA_Controller|syncPantalla|t13|Add1~11  ) + ( \VGA_Controller|syncPantalla|t13|Add1~10  ))
// \VGA_Controller|syncPantalla|t13|Add1~15  = SHARE((\Ram|ram_Out[12][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\Ram|ram_Out[12][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t13|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t13|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t13|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t13|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t13|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t13|Add1~13 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t13|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N42
cyclonev_lcell_comb \Ram|ram_Out[12][1]~feeder (
// Equation(s):
// \Ram|ram_Out[12][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[12][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[12][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[12][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[12][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N44
dffeas \Ram|ram_Out[12][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[12][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[12][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t13|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t13|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[12][1]~q ) ) + ( \VGA_Controller|syncPantalla|t13|Add1~15  ) + ( \VGA_Controller|syncPantalla|t13|Add1~14  ))
// \VGA_Controller|syncPantalla|t13|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[12][1]~q ) ) + ( \VGA_Controller|syncPantalla|t13|Add1~15  ) + ( \VGA_Controller|syncPantalla|t13|Add1~14  ))
// \VGA_Controller|syncPantalla|t13|Add1~19  = SHARE((\Ram|ram_Out[12][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datab(gnd),
	.datac(!\Ram|ram_Out[12][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t13|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t13|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t13|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t13|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t13|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t13|Add1~17 .lut_mask = 64'h00005F5F0000A5A5;
defparam \VGA_Controller|syncPantalla|t13|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N36
cyclonev_lcell_comb \Ram|ram_Out[12][2]~feeder (
// Equation(s):
// \Ram|ram_Out[12][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[12][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[12][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[12][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[12][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N38
dffeas \Ram|ram_Out[12][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[12][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[12][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[12][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t13|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t13|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[12][2]~q ) ) + ( \VGA_Controller|syncPantalla|t13|Add1~19  ) + ( \VGA_Controller|syncPantalla|t13|Add1~18  ))
// \VGA_Controller|syncPantalla|t13|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[12][2]~q ) ) + ( \VGA_Controller|syncPantalla|t13|Add1~19  ) + ( \VGA_Controller|syncPantalla|t13|Add1~18  ))
// \VGA_Controller|syncPantalla|t13|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[12][2]~q ))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[12][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t13|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t13|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t13|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t13|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t13|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t13|Add1~21 .lut_mask = 64'h00000055000055AA;
defparam \VGA_Controller|syncPantalla|t13|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X39_Y72_N49
dffeas \Ram|ram_Out[12][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2635_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[12][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[12][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t13|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t13|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[12][3]~q ) ) + ( \VGA_Controller|syncPantalla|t13|Add1~23  ) + ( \VGA_Controller|syncPantalla|t13|Add1~22  ))
// \VGA_Controller|syncPantalla|t13|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[12][3]~q ) ) + ( \VGA_Controller|syncPantalla|t13|Add1~23  ) + ( \VGA_Controller|syncPantalla|t13|Add1~22  ))
// \VGA_Controller|syncPantalla|t13|Add1~27  = SHARE((\Ram|ram_Out[12][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[12][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t13|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t13|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t13|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t13|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t13|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t13|Add1~25 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t13|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N45
cyclonev_lcell_comb \Ram|ram_Out[12][4]~feeder (
// Equation(s):
// \Ram|ram_Out[12][4]~feeder_combout  = ( \Ram|ram~2639_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[12][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[12][4]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[12][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[12][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N47
dffeas \Ram|ram_Out[12][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[12][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[12][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[12][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t13|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t13|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[12][4]~q ) ) + ( \VGA_Controller|syncPantalla|t13|Add1~27  ) + ( \VGA_Controller|syncPantalla|t13|Add1~26  ))
// \VGA_Controller|syncPantalla|t13|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[12][4]~q ) ) + ( \VGA_Controller|syncPantalla|t13|Add1~27  ) + ( \VGA_Controller|syncPantalla|t13|Add1~26  ))
// \VGA_Controller|syncPantalla|t13|Add1~31  = SHARE((\Ram|ram_Out[12][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[12][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t13|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t13|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t13|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t13|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t13|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t13|Add1~29 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t13|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N39
cyclonev_lcell_comb \Ram|ram_Out[12][5]~feeder (
// Equation(s):
// \Ram|ram_Out[12][5]~feeder_combout  = ( \Ram|ram~2643_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[12][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[12][5]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[12][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[12][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y72_N41
dffeas \Ram|ram_Out[12][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[12][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[12][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[12][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t13|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t13|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[12][5]~q ) ) + ( \VGA_Controller|syncPantalla|t13|Add1~31  ) + ( \VGA_Controller|syncPantalla|t13|Add1~30  ))
// \VGA_Controller|syncPantalla|t13|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[12][5]~q ) ) + ( \VGA_Controller|syncPantalla|t13|Add1~31  ) + ( \VGA_Controller|syncPantalla|t13|Add1~30  ))
// \VGA_Controller|syncPantalla|t13|Add1~35  = SHARE((\Ram|ram_Out[12][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datab(gnd),
	.datac(!\Ram|ram_Out[12][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t13|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t13|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t13|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t13|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t13|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t13|Add1~33 .lut_mask = 64'h00005F5F0000A5A5;
defparam \VGA_Controller|syncPantalla|t13|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X39_Y72_N53
dffeas \Ram|ram_Out[12][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Ram|ram~2645_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(vcc),
	.ena(\Ram|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[12][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[12][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y72_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t13|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t13|Add1~37_sumout  = SUM(( !\Ram|ram_Out[12][6]~q  ) + ( \VGA_Controller|syncPantalla|t13|Add1~35  ) + ( \VGA_Controller|syncPantalla|t13|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[12][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t13|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t13|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t13|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t13|Add1~37 .lut_mask = 64'h000000000000F0F0;
defparam \VGA_Controller|syncPantalla|t13|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X38_Y72_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t13|Add1~37_sumout ,\VGA_Controller|syncPantalla|t13|Add1~33_sumout ,\VGA_Controller|syncPantalla|t13|Add1~29_sumout ,\VGA_Controller|syncPantalla|t13|Add1~25_sumout ,\VGA_Controller|syncPantalla|t13|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t13|Add1~17_sumout ,\VGA_Controller|syncPantalla|t13|Add1~13_sumout ,\VGA_Controller|syncPantalla|t13|Add1~9_sumout ,\VGA_Controller|syncPantalla|t13|Add1~5_sumout ,\VGA_Controller|syncPantalla|t13|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t13|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "0000007AD6B710000000000000000000000E580000000821084390844000000004210840108420000000072108441084380000000F5A00473C00000006186F5AD6B5AC000000000009D98865A600000000000B7F7B9CE600000000000432D39CE600000000000B739CE7380000000000061800003800000000000E598885B80000000000084210B5B80000000398CE739CE72C00000004210E5AD6B5B800000000000E5AD6B5B800000000000B5AD6B5B800000000000DEF7BDFEC0000000000062108421084200000000B5B98C72D084000032D6318C6319C0318000000062108421004200000000B5AD6B5B90840000638CE739CE72C000000000008421084";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "214E200000000E5A10F5B800000000000B739CE718C6300000000E5A1085B800000000000E5AD6B73108400000000B739CE33000000000000000000000002000003E0000000000000000000000000000000B7100000006318C6318C6300000000119CC44210000000000060000000000300000000FCE30021869FC000000062108432D39CC00000009CECC421969CC0000000B5BFBDCE739CC0000000432D39CE739CC0000000E5AD6B5AD6B5800000006210842109DFC0000000E5AC662216B700000000B5AD6E72D6B7000001CCE7AD6B5AD6B70000000084210872D6B700000000E5AD6B5AD6B700000000B5AD6F7BD6B5800000009CE739EFFFBCC000000";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F5A50842108400000000B5ADCC6396B580000000C739C6318C638000000062108421084300000000B5AD6B7AD6B58000000055AD6F4212B30000000084210C6312B780000000F5A50C6312B780000000C72D6B5AD6E60000000065A5084212B300000000E5AD6B72D6B700000000B5AD6F5ADC4000000000E439EF7AD6B7000000004200842196B7000000008010C3310080000000000001E003C00000000000331008010C30000000000210000108000000000002100001080000000000C30C637AD6B700000000E5AD6B72D6B70000000000000430C6B780000000E5AD6B72108200000000E58C63721087800000007318CF738C6300000000E58C6330C6B";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F5A1002186B700000000F2108421184200000000E5AD6B7BD6B70000000004200430C200000000004200000000000000000000000F000000000000004210000000000000000000108F21000000000000002CCFB2C000000000000218C6318C40000000006200000000430000000000000000100000000000B739CE591CE20000000035A00432D20000000108E58C637212B710800000E73DCE73DCE0000000000000000004B5AC000000420084218C62000000000000000000000000000000108E73DE000000000007BDCE2100000000000000096FD8800000000000003D084000000000000000010F400000000000000010CF31000000000000433";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C8421084200000000421084211E6200000000F219E4211E6200000000F7BDE00000000000001CB311CB5B8885B80000005AD6B5EF7BDFC0000000B5816B5AD6B5800000000219E4211E6200000000119CE779CE718400000004210C7B1084000000004236CBB3684000000010B5EF39CE7F9FC0000000842000000F1BC0000000423C865AD6B300000000C739CE604A73800FFFFFFCD2D6A67FFFFFF00000032D29598000000FFFFFFFEF39DFFFFFFFF000000010C6200000000000006211EFFFCC400000000062117BDD8C40000000000011CF710000000000000239EF7BDC0000000000F7FF79FFFBFF80000000F0429684250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X41_Y72_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t13|Add1~37_sumout ,\VGA_Controller|syncPantalla|t13|Add1~33_sumout ,\VGA_Controller|syncPantalla|t13|Add1~29_sumout ,\VGA_Controller|syncPantalla|t13|Add1~25_sumout ,\VGA_Controller|syncPantalla|t13|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t13|Add1~17_sumout ,\VGA_Controller|syncPantalla|t13|Add1~13_sumout ,\VGA_Controller|syncPantalla|t13|Add1~9_sumout ,\VGA_Controller|syncPantalla|t13|Add1~5_sumout ,\VGA_Controller|syncPantalla|t13|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t13|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init4 = "0000001C84208610000000000000000000028C0000000184210802108C0000000084210802108400000000042108C21080000000039043090E00000001C00190842108000000000002086118880000000000011CA521080000000000008C442108000000000001908421080000000000008C6318CE31840000000190031106000000000003884210CA0000000040019084210600000001C4218842108A000000000001908421060000000000010842108A00000000000294A529CC00000000000184210842108C000000030843188421180000C4200000000000000000000184210846008400000003084210C421180000C80190842106000000000003884211";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init3 = "C4210C00000001908439060000000000019084208600040000000190842106000000000001884210862118000000019084180600000000000000000000000463000E00000000000000000000000000000002086100000180000000000C00000000000118CC4200000000018C6318C6318C0000000390821840421C00000001842108C44210000000021043084622100000000108E529084210000000008C4421084210000000019084210842100000000184210842529C00000001908000C4420C00000003084210C4211C0000000194A42108420C00000003884210C4211C0000000190842108420C000000021084214E7310000000021084214E7310000000";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init2 = "0388421084211C00000003084218C42118000000019084000000040000000184210842108C00000002108421C842100000000188842908410C00000003884210C4211C00000003884210C4211C0000000388421084211C0000000188842108410C00000003884210C4211C000000021084390821840000000190A52948420C0000000084010840420C000000010C20000231000000000000030006000000000000002310C20000000000018420000210000000000004200002100000000001800000C8420C00000001908420C8420C000000018C630800021C00000001908421C8410C00000001900001C8421C0000000080003904308000000001900000C002";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init1 = "0C0000000390821840020C000000018421084231840000000190863948420C000000021043080000000000000084000000000000000000000018000000000000308420000000000000000000211842000000000000004338C400000000000184000000008C00000000046318C630800000000000000000218C60000001908428C6210C0000000210430808400000000211908000C8420C2100000108E2108E210000000000000000002108400000008401084631840000000000000000000000000000046318CE7000000000001CE318C61000000000000042388400000000000000E4210000000000000000623886000000000000002038020000000000008C";
defparam \VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 .mem_init0 = "61084210840000000084210842318400000031846308423184000000039CE7000000000000003200622104311060000000842108CA528C000000010802108421080000000004630842318400000000000119C610000000000210C739CE73108000000084A330CA10800000004318421084310C000000031C6318C6318C0000000084611884210C00000001908420C610040039CE7390A73948739CE70000000C40008600000039CE739CC4218E739CE700000000231840000000000001842339C630800000000184263186308000000000046338C61000000000008C6739CE2000000000019CE621CE538C0000000190853908620C0000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t13|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t13|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|X0 [0] & (\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 
// )) # (\VGA_Controller|syncPantalla|X0 [0] & ((\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) # (\VGA_Controller|syncPantalla|X0 [2] & (((\VGA_Controller|syncPantalla|X0 [0]))))) ) ) # ( \VGA_Controller|syncPantalla|X0 
// [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 )))) # (\VGA_Controller|syncPantalla|X0 [0] & 
// (\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout )))) # (\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|X0 [0]))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a4~portadataout ),
	.datab(!\VGA_Controller|syncPantalla|X0 [2]),
	.datac(!\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|X0 [0]),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t13|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t13|Mux0~4 .lut_mask = 64'h0C330C770CFF0C77;
defparam \VGA_Controller|syncPantalla|t13|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t13|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t13|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0 [2] & (((\VGA_Controller|syncPantalla|t13|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|X0 [2] & 
// ((!\VGA_Controller|syncPantalla|t13|Mux0~4_combout  & (\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 )) # (\VGA_Controller|syncPantalla|t13|Mux0~4_combout  & 
// ((\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 )))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|t13|Mux0~4_combout ))))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & (((!\VGA_Controller|syncPantalla|t13|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|t13|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\VGA_Controller|syncPantalla|X0 [2]),
	.datac(!\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t13|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t13|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t13|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t13|Mux0~0 .lut_mask = 64'h03030303CCFFDDDD;
defparam \VGA_Controller|syncPantalla|t13|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y72_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t13|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t13|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t13|Mux0~0_combout  & ( (\VGA_Controller|syncPantalla|t9|pixel~0_combout  & (\VGA_Controller|syncPantalla|X0 [8] & (\VGA_Controller|syncPantalla|t13|pixel~0_combout  & 
// !\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0 [8]),
	.datac(!\VGA_Controller|syncPantalla|t13|pixel~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|t13|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t13|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t13|pixel~1 .lut_mask = 64'h0000000001000100;
defparam \VGA_Controller|syncPantalla|t13|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y72_N19
dffeas \VGA_Controller|syncPantalla|t13|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t13|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t13|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t13|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t13|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t16|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t16|pixel~0_combout  = ( \VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [5] & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|X0 [3]))) ) ) # ( !\VGA_Controller|syncPantalla|t8|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [5] & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0 [3]))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|X0 [3]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|t8|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t16|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t16|pixel~0 .lut_mask = 64'h0020002020002000;
defparam \VGA_Controller|syncPantalla|t16|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t16|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t16|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t16|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t16|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t16|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t16|Add1~42 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t16|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t16|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t16|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t16|Add1~43  ) + ( \VGA_Controller|syncPantalla|t16|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t16|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t16|Add1~43  ) + ( \VGA_Controller|syncPantalla|t16|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t16|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t16|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t16|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t16|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t16|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t16|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t16|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t16|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t16|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t16|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t16|Add1~3  ) + ( \VGA_Controller|syncPantalla|t16|Add1~2  ))
// \VGA_Controller|syncPantalla|t16|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t16|Add1~3  ) + ( \VGA_Controller|syncPantalla|t16|Add1~2  ))
// \VGA_Controller|syncPantalla|t16|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t16|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t16|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t16|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t16|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t16|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t16|Add1~5 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t16|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t16|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t16|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t16|Add1~7  ) + ( \VGA_Controller|syncPantalla|t16|Add1~6  ))
// \VGA_Controller|syncPantalla|t16|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t16|Add1~7  ) + ( \VGA_Controller|syncPantalla|t16|Add1~6  ))
// \VGA_Controller|syncPantalla|t16|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t16|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t16|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t16|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t16|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t16|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t16|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \VGA_Controller|syncPantalla|t16|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N54
cyclonev_lcell_comb \Ram|ram_Out[15][0]~feeder (
// Equation(s):
// \Ram|ram_Out[15][0]~feeder_combout  = ( \Ram|ram~2625_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2625_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[15][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[15][0]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[15][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[15][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y71_N27
cyclonev_lcell_comb \Ram|Decoder0~23 (
// Equation(s):
// \Ram|Decoder0~23_combout  = ( \Ram|ram~2626_combout  & ( (\Ram|Add0~17_sumout  & (\Ram|Add0~29_sumout  & (!\Ram|Add0~33_sumout  & \Ram|Decoder0~22_combout ))) ) )

	.dataa(!\Ram|Add0~17_sumout ),
	.datab(!\Ram|Add0~29_sumout ),
	.datac(!\Ram|Add0~33_sumout ),
	.datad(!\Ram|Decoder0~22_combout ),
	.datae(gnd),
	.dataf(!\Ram|ram~2626_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~23 .extended_lut = "off";
defparam \Ram|Decoder0~23 .lut_mask = 64'h0000000000100010;
defparam \Ram|Decoder0~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N56
dffeas \Ram|ram_Out[15][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[15][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[15][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[15][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t16|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t16|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[15][0]~q ) ) + ( \VGA_Controller|syncPantalla|t16|Add1~11  ) + ( \VGA_Controller|syncPantalla|t16|Add1~10  ))
// \VGA_Controller|syncPantalla|t16|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[15][0]~q ) ) + ( \VGA_Controller|syncPantalla|t16|Add1~11  ) + ( \VGA_Controller|syncPantalla|t16|Add1~10  ))
// \VGA_Controller|syncPantalla|t16|Add1~15  = SHARE((\Ram|ram_Out[15][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datad(!\Ram|ram_Out[15][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t16|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t16|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t16|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t16|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t16|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t16|Add1~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t16|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N42
cyclonev_lcell_comb \Ram|ram_Out[15][1]~feeder (
// Equation(s):
// \Ram|ram_Out[15][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[15][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[15][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[15][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[15][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N44
dffeas \Ram|ram_Out[15][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[15][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[15][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t16|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t16|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[15][1]~q ) ) + ( \VGA_Controller|syncPantalla|t16|Add1~15  ) + ( \VGA_Controller|syncPantalla|t16|Add1~14  ))
// \VGA_Controller|syncPantalla|t16|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[15][1]~q ) ) + ( \VGA_Controller|syncPantalla|t16|Add1~15  ) + ( \VGA_Controller|syncPantalla|t16|Add1~14  ))
// \VGA_Controller|syncPantalla|t16|Add1~19  = SHARE((\Ram|ram_Out[15][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datac(!\Ram|ram_Out[15][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t16|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t16|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t16|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t16|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t16|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t16|Add1~17 .lut_mask = 64'h00003F3F0000C3C3;
defparam \VGA_Controller|syncPantalla|t16|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N36
cyclonev_lcell_comb \Ram|ram_Out[15][2]~feeder (
// Equation(s):
// \Ram|ram_Out[15][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[15][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[15][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[15][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[15][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N38
dffeas \Ram|ram_Out[15][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[15][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[15][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[15][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t16|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t16|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[15][2]~q ) ) + ( \VGA_Controller|syncPantalla|t16|Add1~19  ) + ( \VGA_Controller|syncPantalla|t16|Add1~18  ))
// \VGA_Controller|syncPantalla|t16|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[15][2]~q ) ) + ( \VGA_Controller|syncPantalla|t16|Add1~19  ) + ( \VGA_Controller|syncPantalla|t16|Add1~18  ))
// \VGA_Controller|syncPantalla|t16|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[15][2]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datad(!\Ram|ram_Out[15][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t16|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t16|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t16|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t16|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t16|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t16|Add1~21 .lut_mask = 64'h0000000F00000FF0;
defparam \VGA_Controller|syncPantalla|t16|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N51
cyclonev_lcell_comb \Ram|ram_Out[15][3]~feeder (
// Equation(s):
// \Ram|ram_Out[15][3]~feeder_combout  = ( \Ram|ram~2635_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[15][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[15][3]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[15][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[15][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N52
dffeas \Ram|ram_Out[15][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[15][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[15][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[15][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t16|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t16|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[15][3]~q ) ) + ( \VGA_Controller|syncPantalla|t16|Add1~23  ) + ( \VGA_Controller|syncPantalla|t16|Add1~22  ))
// \VGA_Controller|syncPantalla|t16|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[15][3]~q ) ) + ( \VGA_Controller|syncPantalla|t16|Add1~23  ) + ( \VGA_Controller|syncPantalla|t16|Add1~22  ))
// \VGA_Controller|syncPantalla|t16|Add1~27  = SHARE((\Ram|ram_Out[15][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datad(!\Ram|ram_Out[15][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t16|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t16|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t16|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t16|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t16|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t16|Add1~25 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t16|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N48
cyclonev_lcell_comb \Ram|ram_Out[15][4]~feeder (
// Equation(s):
// \Ram|ram_Out[15][4]~feeder_combout  = ( \Ram|ram~2639_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[15][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[15][4]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[15][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[15][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N50
dffeas \Ram|ram_Out[15][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[15][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[15][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[15][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t16|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t16|Add1~29_sumout  = SUM(( !\Ram|ram_Out[15][4]~q  $ (\VGA_Controller|syncPantalla|Y0 [8]) ) + ( \VGA_Controller|syncPantalla|t16|Add1~27  ) + ( \VGA_Controller|syncPantalla|t16|Add1~26  ))
// \VGA_Controller|syncPantalla|t16|Add1~30  = CARRY(( !\Ram|ram_Out[15][4]~q  $ (\VGA_Controller|syncPantalla|Y0 [8]) ) + ( \VGA_Controller|syncPantalla|t16|Add1~27  ) + ( \VGA_Controller|syncPantalla|t16|Add1~26  ))
// \VGA_Controller|syncPantalla|t16|Add1~31  = SHARE((\VGA_Controller|syncPantalla|Y0 [8]) # (\Ram|ram_Out[15][4]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[15][4]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t16|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t16|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t16|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t16|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t16|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t16|Add1~29 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t16|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N45
cyclonev_lcell_comb \Ram|ram_Out[15][5]~feeder (
// Equation(s):
// \Ram|ram_Out[15][5]~feeder_combout  = ( \Ram|ram~2643_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[15][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[15][5]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[15][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[15][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N47
dffeas \Ram|ram_Out[15][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[15][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[15][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[15][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t16|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t16|Add1~33_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[15][5]~q ) ) + ( \VGA_Controller|syncPantalla|t16|Add1~31  ) + ( \VGA_Controller|syncPantalla|t16|Add1~30  ))
// \VGA_Controller|syncPantalla|t16|Add1~34  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [9] $ (\Ram|ram_Out[15][5]~q ) ) + ( \VGA_Controller|syncPantalla|t16|Add1~31  ) + ( \VGA_Controller|syncPantalla|t16|Add1~30  ))
// \VGA_Controller|syncPantalla|t16|Add1~35  = SHARE((\Ram|ram_Out[15][5]~q ) # (\VGA_Controller|syncPantalla|Y0 [9]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datad(!\Ram|ram_Out[15][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t16|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t16|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t16|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t16|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t16|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t16|Add1~33 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t16|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N39
cyclonev_lcell_comb \Ram|ram_Out[15][6]~feeder (
// Equation(s):
// \Ram|ram_Out[15][6]~feeder_combout  = ( \Ram|ram~2645_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2645_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[15][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[15][6]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[15][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[15][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y73_N40
dffeas \Ram|ram_Out[15][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[15][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[15][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[15][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y73_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t16|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t16|Add1~37_sumout  = SUM(( !\Ram|ram_Out[15][6]~q  ) + ( \VGA_Controller|syncPantalla|t16|Add1~35  ) + ( \VGA_Controller|syncPantalla|t16|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[15][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t16|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t16|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t16|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t16|Add1~37 .lut_mask = 64'h000000000000FF00;
defparam \VGA_Controller|syncPantalla|t16|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X26_Y73_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t16|Add1~37_sumout ,\VGA_Controller|syncPantalla|t16|Add1~33_sumout ,\VGA_Controller|syncPantalla|t16|Add1~29_sumout ,\VGA_Controller|syncPantalla|t16|Add1~25_sumout ,\VGA_Controller|syncPantalla|t16|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t16|Add1~17_sumout ,\VGA_Controller|syncPantalla|t16|Add1~13_sumout ,\VGA_Controller|syncPantalla|t16|Add1~9_sumout ,\VGA_Controller|syncPantalla|t16|Add1~5_sumout ,\VGA_Controller|syncPantalla|t16|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t16|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000078C63331000000000000000000000E58000000086318C3B18C400000000C6318C0318C60000000076318C4318C380000000F1810C33C00000006186F18C6318C0000000000019B98E1860000000000037F7B18C600000000000C70C318C600000000000B318C631800000000000E5A10843908400000000E199801B8000000000008000035B80000000798CE318C632C00000004000E18C631B800000000000E18C631B800000000000318C631B800000000000DEF7BDFCC00000000000E6318C6318C60000000031998C30C000000070C6318C6319C03180000000E6318C6300C600000000318C635980000000618CE318C632C000000000008000004";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "0046600000000E1800F1B800000000000B318C6338C6700000000E180001B800000000000E18C6333000000000000B318CE33000000000000000000000006210003E00000000000000000000000000000003331000000E318C6318C6700000000119DCC40000000000000E4210842108700000000F8C20861861FC0000000E6318C70C318C000000018CDCC638618C000000031BFBD8C6318C0000000C70C318C6318C0000000E18C6318C63180000000E6318C6319DFC0000000E18C6660063700000000318C6670C637000001CCE7AC6318C6370000000080000070C63700000000E18C6318C63700000000318C677BD6318000000018C631EFFF38C000000";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "0F1840000000400000000318CCC61863180000000C318C6318C6780000000E6318C6318C700000000318C6378C63180000000D18C6F0002370000000080000461023780000000F1840461023780000000C30C6318C66600000000E1840000023700000000E18C6370C63700000000318C6F18CCC400000000E039EF78C63700000000C6018C618637000000000430C3331000000000000001E003C00000000000333100430C30000000008630000318000000000006300003180000000000C30C6378C63700000000E18C6370C6370000000084210C30C63780000000E18C6370000600000000E18C6370000780000000F318CF319CE300000000E18C6370C63";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "700000000F1800861863700000000F6318C6318C600000000E18C6B79C6370000000000010C30C20000000000C600000000000000000000000F00000000000010C630000000000000000000318F63000000000000000DCFF0C000000000008618C6318CC4000000006621084210C30000000000000000008420000000B318CE5B0C660000000031810C30C20000000318E18C6370023731800000633CC633CC60000000000000000004318C000000C6018C639CE6000000000000000000000000000004318E73DE000000000007BDCE6310000000000000086F98800000000000003C000000000000000000200F020000000000000030CF33000000000000C73";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "D8C6318C600000000C6318C631EE600000010F639EC631EE600000000F7BDE00000000000001C3330C3199801B8000000DEF7BDEF7BDFC000000031806318C631800000000639EC631EE600000000119DEF7BDE718400000000010C7B100000000000C637C3F378C00000000031CE318C7F1FC0000000042108421F9FC0000000C63D8E18C63700000000C318C6625A77800FFFFFF8F3DEE47FFFFFF00000070C211B8000000FFFFFFFCE319FFFFFFFF000000031CE60000000000000E631EFFFDCC000000000E630739F9CC0000000000431CF731000000000008639EF7BCC0000000000F7FE71FFFBFF80000000F0439E84250F80000000000000000000000";
// synopsys translate_on

// Location: M10K_X26_Y74_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t16|Add1~37_sumout ,\VGA_Controller|syncPantalla|t16|Add1~33_sumout ,\VGA_Controller|syncPantalla|t16|Add1~29_sumout ,\VGA_Controller|syncPantalla|t16|Add1~25_sumout ,\VGA_Controller|syncPantalla|t16|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t16|Add1~17_sumout ,\VGA_Controller|syncPantalla|t16|Add1~13_sumout ,\VGA_Controller|syncPantalla|t16|Add1~9_sumout ,\VGA_Controller|syncPantalla|t16|Add1~5_sumout ,\VGA_Controller|syncPantalla|t16|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t16|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init4 = "0000001CC630C200000000000000000000030C0000000180000000000C0000000000000000000000000000000000C00000000000039861018E00000001C00198C6318C0000000000030C2008CC0000000000019CC6318C0000000000000466318C00000000000198C6318C0000000000000421084E108000000001980119860000000000038C6318CC00000000000198C6318600000001C6318C6318CC00000000000198C631860000000000018C6318CC00000000000318C631CE000000000000800000000004000000038C6318C6319C0000463000000000000000000000800000020000000000038C6318C6319C0000CC0198C631860000000000038C6319";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init3 = "C631840000000198C6398600000000000198C630C200000000000198C631860000000000018C6318C6319C0000000198C6180600000000000000000000000021000E000000000000000000000000000000030C2000000080000000000400000000000008CE6200000000008421084210840000000398C30800431C0000000080000046631800000003186100023318000000018CE6318C6318000000000466318C63180000000198C6318C63180000000080000000431C0000000198C00046630C000000038C6318C6319C0000000198C6318C630C000000038C6318C6319C0000000198C6318C630C0000000318C6318E73980000000318C6318E7398000000";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init2 = "038C6318C6319C000000038C6318C6319C0000000198C600000000000000008000000000040000000318C631CC6318000000008CC6318C6184000000038C6318C6319C000000038C6318C6319C000000038C6318C6319C000000008CC6318C6184000000038C6318C6319C0000000318C6398C30800000000198C6318C630C0000000000000000630C000000018400000011800000000000030006000000000000000118400000000000008000000000000000000000000000000000000001800000CC630C0000000198C630CC630C0000000084210000031C0000000198C631CC618400000001980001CC631C00000000000039861000000000019800004003";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init1 = "0C0000000398C30800030C000000018000000030800000000198C7398C630C0000000218610000000000000000000000000000000000000000180000000000001000000000000000000000000018000000000000000061384600000000000080000000000400000000002108421000000000000000000030842000000198C630C23184000000021861000C600000000001988000CC630C000000018CE318CE31800000000000000000118C600000000000000210800000000000000000000000000000002118CE7000000000001CE31842000000000000002338C200000000000000E63180000000000000002338C20000000000000000380000000000000004";
defparam \VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 .mem_init0 = "60000000000000000000000000308000000011802300003080000000039CE7000000000000003300233186119860000000000000CC630C000000018C0318C6318C0000000000230000308000000000000009C200000000000218E739CE73988000000000C1384C0000000000639C6318C6318C000000039C610842108400000000006008C631840000000198C630C200000039CE739885290C739CE7000000046210C200000039CE739CE631CE739CE700000000010800000000000000800339C6100000000000800739C2100000000000002338C2000000000000046739CE3000000000019CE731CE638C0000000190842908520C0000000000000000000000";
// synopsys translate_on

// Location: MLABCELL_X28_Y73_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t16|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t16|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0 [0] & 
// (\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout )) # (\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0 [0])) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|X0 [0] & 
// (\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 )) # (\VGA_Controller|syncPantalla|X0 [0] & (((\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 )))))) # 
// (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (\VGA_Controller|syncPantalla|X0 [0])) ) )

	.dataa(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0 [0]),
	.datac(!\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datag(!\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a5~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t16|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t16|Mux0~4 .lut_mask = 64'h193B1919193B3B3B;
defparam \VGA_Controller|syncPantalla|t16|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y73_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t16|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t16|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t16|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & 
// ((!\VGA_Controller|syncPantalla|t16|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|t16|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|t2|Add5~0_combout  & (((\VGA_Controller|syncPantalla|t16|Mux0~4_combout )))) 
// # (\VGA_Controller|syncPantalla|t2|Add5~0_combout  & ((!\VGA_Controller|syncPantalla|t16|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ))) # (\VGA_Controller|syncPantalla|t16|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 ),
	.datab(!\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datac(!\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.datad(!\VGA_Controller|syncPantalla|t2|Add5~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t16|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t16|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t16|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t16|Mux0~0 .lut_mask = 64'h000F000FFF33FF55;
defparam \VGA_Controller|syncPantalla|t16|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y73_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t16|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t16|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t21|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t16|Mux0~0_combout  & ( \VGA_Controller|syncPantalla|t16|pixel~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|t16|pixel~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t21|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t16|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t16|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t16|pixel~1 .lut_mask = 64'h0000000000003333;
defparam \VGA_Controller|syncPantalla|t16|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y73_N13
dffeas \VGA_Controller|syncPantalla|t16|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t16|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t16|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t16|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t16|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t15|pixel~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t15|pixel~0_combout  = ( \VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0 [5] & (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & 
// !\VGA_Controller|syncPantalla|X0 [3]))) ) ) # ( !\VGA_Controller|syncPantalla|t3|LessThan0~0_combout  & ( (\VGA_Controller|syncPantalla|X0 [5] & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & 
// \VGA_Controller|syncPantalla|X0 [3]))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|X0 [3]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|t3|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t15|pixel~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|pixel~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t15|pixel~0 .lut_mask = 64'h0004000420002000;
defparam \VGA_Controller|syncPantalla|t15|pixel~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t15|Add1~42 (
// Equation(s):
// \VGA_Controller|syncPantalla|t15|Add1~42_cout  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [0] ) + ( !VCC ) + ( !VCC ))
// \VGA_Controller|syncPantalla|t15|Add1~43  = SHARE(\VGA_Controller|syncPantalla|Y0 [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\VGA_Controller|syncPantalla|t15|Add1~42_cout ),
	.shareout(\VGA_Controller|syncPantalla|t15|Add1~43 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|Add1~42 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t15|Add1~42 .lut_mask = 64'h000000FF0000FF00;
defparam \VGA_Controller|syncPantalla|t15|Add1~42 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t15|Add1~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t15|Add1~1_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t15|Add1~43  ) + ( \VGA_Controller|syncPantalla|t15|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t15|Add1~2  = CARRY(( \VGA_Controller|syncPantalla|Y0 [1] ) + ( \VGA_Controller|syncPantalla|t15|Add1~43  ) + ( \VGA_Controller|syncPantalla|t15|Add1~42_cout  ))
// \VGA_Controller|syncPantalla|t15|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t15|Add1~42_cout ),
	.sharein(\VGA_Controller|syncPantalla|t15|Add1~43 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t15|Add1~1_sumout ),
	.cout(\VGA_Controller|syncPantalla|t15|Add1~2 ),
	.shareout(\VGA_Controller|syncPantalla|t15|Add1~3 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|Add1~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t15|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \VGA_Controller|syncPantalla|t15|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t15|Add1~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|t15|Add1~5_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t15|Add1~3  ) + ( \VGA_Controller|syncPantalla|t15|Add1~2  ))
// \VGA_Controller|syncPantalla|t15|Add1~6  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [2] ) + ( \VGA_Controller|syncPantalla|t15|Add1~3  ) + ( \VGA_Controller|syncPantalla|t15|Add1~2  ))
// \VGA_Controller|syncPantalla|t15|Add1~7  = SHARE(\VGA_Controller|syncPantalla|Y0 [2])

	.dataa(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t15|Add1~2 ),
	.sharein(\VGA_Controller|syncPantalla|t15|Add1~3 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t15|Add1~5_sumout ),
	.cout(\VGA_Controller|syncPantalla|t15|Add1~6 ),
	.shareout(\VGA_Controller|syncPantalla|t15|Add1~7 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|Add1~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t15|Add1~5 .lut_mask = 64'h000055550000AAAA;
defparam \VGA_Controller|syncPantalla|t15|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N9
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t15|Add1~9 (
// Equation(s):
// \VGA_Controller|syncPantalla|t15|Add1~9_sumout  = SUM(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t15|Add1~7  ) + ( \VGA_Controller|syncPantalla|t15|Add1~6  ))
// \VGA_Controller|syncPantalla|t15|Add1~10  = CARRY(( \VGA_Controller|syncPantalla|Y0 [3] ) + ( \VGA_Controller|syncPantalla|t15|Add1~7  ) + ( \VGA_Controller|syncPantalla|t15|Add1~6  ))
// \VGA_Controller|syncPantalla|t15|Add1~11  = SHARE(GND)

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t15|Add1~6 ),
	.sharein(\VGA_Controller|syncPantalla|t15|Add1~7 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t15|Add1~9_sumout ),
	.cout(\VGA_Controller|syncPantalla|t15|Add1~10 ),
	.shareout(\VGA_Controller|syncPantalla|t15|Add1~11 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|Add1~9 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t15|Add1~9 .lut_mask = 64'h0000000000003333;
defparam \VGA_Controller|syncPantalla|t15|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N36
cyclonev_lcell_comb \Ram|ram_Out[14][0]~feeder (
// Equation(s):
// \Ram|ram_Out[14][0]~feeder_combout  = ( \Ram|ram~2625_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2625_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[14][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[14][0]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[14][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[14][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y71_N33
cyclonev_lcell_comb \Ram|Decoder0~21 (
// Equation(s):
// \Ram|Decoder0~21_combout  = ( \Ram|ram~2626_combout  & ( (!\Ram|Add0~33_sumout  & (\Ram|Decoder0~20_combout  & (\Ram|Add0~29_sumout  & \Ram|Add0~17_sumout ))) ) )

	.dataa(!\Ram|Add0~33_sumout ),
	.datab(!\Ram|Decoder0~20_combout ),
	.datac(!\Ram|Add0~29_sumout ),
	.datad(!\Ram|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\Ram|ram~2626_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|Decoder0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|Decoder0~21 .extended_lut = "off";
defparam \Ram|Decoder0~21 .lut_mask = 64'h0000000000020002;
defparam \Ram|Decoder0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y69_N38
dffeas \Ram|ram_Out[14][0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[14][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[14][0] .is_wysiwyg = "true";
defparam \Ram|ram_Out[14][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t15|Add1~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|t15|Add1~13_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[14][0]~q ) ) + ( \VGA_Controller|syncPantalla|t15|Add1~11  ) + ( \VGA_Controller|syncPantalla|t15|Add1~10  ))
// \VGA_Controller|syncPantalla|t15|Add1~14  = CARRY(( !\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q  $ (\Ram|ram_Out[14][0]~q ) ) + ( \VGA_Controller|syncPantalla|t15|Add1~11  ) + ( \VGA_Controller|syncPantalla|t15|Add1~10  ))
// \VGA_Controller|syncPantalla|t15|Add1~15  = SHARE((\Ram|ram_Out[14][0]~q ) # (\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0[4]~DUPLICATE_q ),
	.datad(!\Ram|ram_Out[14][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t15|Add1~10 ),
	.sharein(\VGA_Controller|syncPantalla|t15|Add1~11 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t15|Add1~13_sumout ),
	.cout(\VGA_Controller|syncPantalla|t15|Add1~14 ),
	.shareout(\VGA_Controller|syncPantalla|t15|Add1~15 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|Add1~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t15|Add1~13 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t15|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N45
cyclonev_lcell_comb \Ram|ram_Out[14][1]~feeder (
// Equation(s):
// \Ram|ram_Out[14][1]~feeder_combout  = ( \Ram|ram~2629_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2629_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[14][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[14][1]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[14][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[14][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y69_N47
dffeas \Ram|ram_Out[14][1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[14][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[14][1] .is_wysiwyg = "true";
defparam \Ram|ram_Out[14][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t15|Add1~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|t15|Add1~17_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[14][1]~q ) ) + ( \VGA_Controller|syncPantalla|t15|Add1~15  ) + ( \VGA_Controller|syncPantalla|t15|Add1~14  ))
// \VGA_Controller|syncPantalla|t15|Add1~18  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [5] $ (\Ram|ram_Out[14][1]~q ) ) + ( \VGA_Controller|syncPantalla|t15|Add1~15  ) + ( \VGA_Controller|syncPantalla|t15|Add1~14  ))
// \VGA_Controller|syncPantalla|t15|Add1~19  = SHARE((\Ram|ram_Out[14][1]~q ) # (\VGA_Controller|syncPantalla|Y0 [5]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datad(!\Ram|ram_Out[14][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t15|Add1~14 ),
	.sharein(\VGA_Controller|syncPantalla|t15|Add1~15 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t15|Add1~17_sumout ),
	.cout(\VGA_Controller|syncPantalla|t15|Add1~18 ),
	.shareout(\VGA_Controller|syncPantalla|t15|Add1~19 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|Add1~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t15|Add1~17 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t15|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N54
cyclonev_lcell_comb \Ram|ram_Out[14][2]~feeder (
// Equation(s):
// \Ram|ram_Out[14][2]~feeder_combout  = ( \Ram|ram~2633_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2633_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[14][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[14][2]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[14][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[14][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y69_N56
dffeas \Ram|ram_Out[14][2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[14][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[14][2] .is_wysiwyg = "true";
defparam \Ram|ram_Out[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t15|Add1~21 (
// Equation(s):
// \VGA_Controller|syncPantalla|t15|Add1~21_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[14][2]~q ) ) + ( \VGA_Controller|syncPantalla|t15|Add1~19  ) + ( \VGA_Controller|syncPantalla|t15|Add1~18  ))
// \VGA_Controller|syncPantalla|t15|Add1~22  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [6] $ (!\Ram|ram_Out[14][2]~q ) ) + ( \VGA_Controller|syncPantalla|t15|Add1~19  ) + ( \VGA_Controller|syncPantalla|t15|Add1~18  ))
// \VGA_Controller|syncPantalla|t15|Add1~23  = SHARE((\VGA_Controller|syncPantalla|Y0 [6] & \Ram|ram_Out[14][2]~q ))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Ram|ram_Out[14][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t15|Add1~18 ),
	.sharein(\VGA_Controller|syncPantalla|t15|Add1~19 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t15|Add1~21_sumout ),
	.cout(\VGA_Controller|syncPantalla|t15|Add1~22 ),
	.shareout(\VGA_Controller|syncPantalla|t15|Add1~23 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|Add1~21 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t15|Add1~21 .lut_mask = 64'h00000055000055AA;
defparam \VGA_Controller|syncPantalla|t15|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N48
cyclonev_lcell_comb \Ram|ram_Out[14][3]~feeder (
// Equation(s):
// \Ram|ram_Out[14][3]~feeder_combout  = ( \Ram|ram~2635_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2635_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[14][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[14][3]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[14][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[14][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y69_N49
dffeas \Ram|ram_Out[14][3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[14][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[14][3] .is_wysiwyg = "true";
defparam \Ram|ram_Out[14][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N21
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t15|Add1~25 (
// Equation(s):
// \VGA_Controller|syncPantalla|t15|Add1~25_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[14][3]~q ) ) + ( \VGA_Controller|syncPantalla|t15|Add1~23  ) + ( \VGA_Controller|syncPantalla|t15|Add1~22  ))
// \VGA_Controller|syncPantalla|t15|Add1~26  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [7] $ (\Ram|ram_Out[14][3]~q ) ) + ( \VGA_Controller|syncPantalla|t15|Add1~23  ) + ( \VGA_Controller|syncPantalla|t15|Add1~22  ))
// \VGA_Controller|syncPantalla|t15|Add1~27  = SHARE((\Ram|ram_Out[14][3]~q ) # (\VGA_Controller|syncPantalla|Y0 [7]))

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datac(gnd),
	.datad(!\Ram|ram_Out[14][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t15|Add1~22 ),
	.sharein(\VGA_Controller|syncPantalla|t15|Add1~23 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t15|Add1~25_sumout ),
	.cout(\VGA_Controller|syncPantalla|t15|Add1~26 ),
	.shareout(\VGA_Controller|syncPantalla|t15|Add1~27 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|Add1~25 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t15|Add1~25 .lut_mask = 64'h000033FF0000CC33;
defparam \VGA_Controller|syncPantalla|t15|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N57
cyclonev_lcell_comb \Ram|ram_Out[14][4]~feeder (
// Equation(s):
// \Ram|ram_Out[14][4]~feeder_combout  = ( \Ram|ram~2639_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2639_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[14][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[14][4]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[14][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[14][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y69_N59
dffeas \Ram|ram_Out[14][4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[14][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[14][4] .is_wysiwyg = "true";
defparam \Ram|ram_Out[14][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t15|Add1~29 (
// Equation(s):
// \VGA_Controller|syncPantalla|t15|Add1~29_sumout  = SUM(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[14][4]~q ) ) + ( \VGA_Controller|syncPantalla|t15|Add1~27  ) + ( \VGA_Controller|syncPantalla|t15|Add1~26  ))
// \VGA_Controller|syncPantalla|t15|Add1~30  = CARRY(( !\VGA_Controller|syncPantalla|Y0 [8] $ (\Ram|ram_Out[14][4]~q ) ) + ( \VGA_Controller|syncPantalla|t15|Add1~27  ) + ( \VGA_Controller|syncPantalla|t15|Add1~26  ))
// \VGA_Controller|syncPantalla|t15|Add1~31  = SHARE((\Ram|ram_Out[14][4]~q ) # (\VGA_Controller|syncPantalla|Y0 [8]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datad(!\Ram|ram_Out[14][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t15|Add1~26 ),
	.sharein(\VGA_Controller|syncPantalla|t15|Add1~27 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t15|Add1~29_sumout ),
	.cout(\VGA_Controller|syncPantalla|t15|Add1~30 ),
	.shareout(\VGA_Controller|syncPantalla|t15|Add1~31 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|Add1~29 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t15|Add1~29 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t15|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N42
cyclonev_lcell_comb \Ram|ram_Out[14][5]~feeder (
// Equation(s):
// \Ram|ram_Out[14][5]~feeder_combout  = ( \Ram|ram~2643_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2643_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[14][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[14][5]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[14][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[14][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y69_N44
dffeas \Ram|ram_Out[14][5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[14][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[14][5] .is_wysiwyg = "true";
defparam \Ram|ram_Out[14][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t15|Add1~33 (
// Equation(s):
// \VGA_Controller|syncPantalla|t15|Add1~33_sumout  = SUM(( !\Ram|ram_Out[14][5]~q  $ (\VGA_Controller|syncPantalla|Y0 [9]) ) + ( \VGA_Controller|syncPantalla|t15|Add1~31  ) + ( \VGA_Controller|syncPantalla|t15|Add1~30  ))
// \VGA_Controller|syncPantalla|t15|Add1~34  = CARRY(( !\Ram|ram_Out[14][5]~q  $ (\VGA_Controller|syncPantalla|Y0 [9]) ) + ( \VGA_Controller|syncPantalla|t15|Add1~31  ) + ( \VGA_Controller|syncPantalla|t15|Add1~30  ))
// \VGA_Controller|syncPantalla|t15|Add1~35  = SHARE((\VGA_Controller|syncPantalla|Y0 [9]) # (\Ram|ram_Out[14][5]~q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[14][5]~q ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t15|Add1~30 ),
	.sharein(\VGA_Controller|syncPantalla|t15|Add1~31 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t15|Add1~33_sumout ),
	.cout(\VGA_Controller|syncPantalla|t15|Add1~34 ),
	.shareout(\VGA_Controller|syncPantalla|t15|Add1~35 ));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|Add1~33 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t15|Add1~33 .lut_mask = 64'h00000FFF0000F00F;
defparam \VGA_Controller|syncPantalla|t15|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N51
cyclonev_lcell_comb \Ram|ram_Out[14][6]~feeder (
// Equation(s):
// \Ram|ram_Out[14][6]~feeder_combout  = ( \Ram|ram~2645_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Ram|ram~2645_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Ram|ram_Out[14][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Ram|ram_Out[14][6]~feeder .extended_lut = "off";
defparam \Ram|ram_Out[14][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Ram|ram_Out[14][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y69_N53
dffeas \Ram|ram_Out[14][6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Ram|ram_Out[14][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\Ram|Add0~33_sumout ),
	.sload(gnd),
	.ena(\Ram|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Ram|ram_Out[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Ram|ram_Out[14][6] .is_wysiwyg = "true";
defparam \Ram|ram_Out[14][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X48_Y69_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t15|Add1~37 (
// Equation(s):
// \VGA_Controller|syncPantalla|t15|Add1~37_sumout  = SUM(( !\Ram|ram_Out[14][6]~q  ) + ( \VGA_Controller|syncPantalla|t15|Add1~35  ) + ( \VGA_Controller|syncPantalla|t15|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Ram|ram_Out[14][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\VGA_Controller|syncPantalla|t15|Add1~34 ),
	.sharein(\VGA_Controller|syncPantalla|t15|Add1~35 ),
	.combout(),
	.sumout(\VGA_Controller|syncPantalla|t15|Add1~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|Add1~37 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t15|Add1~37 .lut_mask = 64'h000000000000F0F0;
defparam \VGA_Controller|syncPantalla|t15|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: M10K_X49_Y68_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t15|Add1~37_sumout ,\VGA_Controller|syncPantalla|t15|Add1~33_sumout ,\VGA_Controller|syncPantalla|t15|Add1~29_sumout ,\VGA_Controller|syncPantalla|t15|Add1~25_sumout ,\VGA_Controller|syncPantalla|t15|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t15|Add1~17_sumout ,\VGA_Controller|syncPantalla|t15|Add1~13_sumout ,\VGA_Controller|syncPantalla|t15|Add1~9_sumout ,\VGA_Controller|syncPantalla|t15|Add1~5_sumout ,\VGA_Controller|syncPantalla|t15|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t15|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init4 = "0000007F39CB4C200000000000000000000DBC0000000708421044213800000001084210042108000000008842138421040000000FE586167E000000078217E739CE7200000000000C34E23B70000000000006FF5AC6300000000000011DB8C630000000000007E739CE720000000000019CC631BE630800000007E426665E00000000000F318C6BF600000000C217E739CE5E0000000798C7B5AD6B76000000000007E739CE5E000000000006B5AD6B7600000000000D6B5AD7FA0000000000038842108421180000000EB5AE735AC6700001DAD0842108420084000000038842108C01080000000EB5AD6BDAC6700003B217E739CE5E00000000000F318C67";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init3 = "98D69800000007E718FE5E000000000007E739CB4E108C00000007E718C65E000000000007B5AD6B5CC67000000007E739785C000000000000000000000008C6003E0000000000000000000000000000000CB4C200000384210842109C00000000042333B988000000000398C6318C631C0000000FE30C30831C7C00000003884211DB8C600000000C61A7108EDC6000000006B7FAD6318C60000000011DB8C6318C6000000007E739CE739CE400000003884210852D7C00000007E72109999CBC0000000EB5AD6BDAD6FC00000217EF79CE739CBC0000000F318C63DAD6FC00000007E739CE739CBC0000000CE739CEFFFEE40000000C6318C6BFFEE0000000";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init2 = "0FB58C6318C6780000000EB5AD739AD6F40000000767390842108C0000000388421084211C0000000CE739CFF39CE4000000033739DE31869C0000000F318C6398C6FC0000000FB58C6398C6FC0000000F35AD6B5AD6F800000003B718C631869C0000000FB5AD6BDAD6FC0000000CE739FE72D30800000007E37BDEF39CBC00000001080210839CBC0000000618410844660000000000000F001E00000000000084466184108000000003084000042000000000000840000420000000000704210BF39CBC00000007E739CBF39CBC0000000318C610421CFC00000007E739CFF1861800000007E4210FF18C7C000000018421FE5A718400000007E42109C21C";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init1 = "BC0000000FE70C30821CBC0000000788421084E30800000007E73DFEF39CBC00000008618610420000000000010800000000000000000000007800000000000061084000000000000000000042788400000000000001A7F9DA0000000000030821084211180000000088C6318C61040000000000000000C318C0000007E739DBCCD69800000008E5861073800000000427E6210BF18CBC42000006B7ED6B7ED680000000000000000056B5A00000010802108E7388000000000000000000000000000008C67BFFF000000000007FEF798C20000000000000ADFB4A00000000000003F8C60000000000000000CCFB0C0000000000000041F8440000000000011D";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2 .mem_init0 = "E2108421080000000108421084F3880000006788EF1084F3880000000FFFFF00000000000000FC84CDCE5A6665E0000001084213B5AD3C00000006B40D6B5AD6B40000000008EF1084F3880000000004233FCE308400000008639EF7FDEE62000000010B47E9F421000000018EF5AC6318F63C0000000E79C6318C731C0000000109E23B5AD69C000000076739CB8C208C00FFFFFFE257BCB1FFFFFF0000001DA8434E000000FFFFFFFFB8C77FFFFFFF00000000473880000000000003884FFFDE710000000003885DEF4E71000000000008CFFBCC20000000000119FFFFFED00000000007FFFDC7FFAFBC00000007C212BC21583C0000000000000000000000";
// synopsys translate_on

// Location: M10K_X49_Y69_N0
cyclonev_ram_block \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 (
	.portawe(vcc),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\VGA_Controller|clock|co~q ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain(5'b00000),
	.portaaddr({\VGA_Controller|syncPantalla|t15|Add1~37_sumout ,\VGA_Controller|syncPantalla|t15|Add1~33_sumout ,\VGA_Controller|syncPantalla|t15|Add1~29_sumout ,\VGA_Controller|syncPantalla|t15|Add1~25_sumout ,\VGA_Controller|syncPantalla|t15|Add1~21_sumout ,
\VGA_Controller|syncPantalla|t15|Add1~17_sumout ,\VGA_Controller|syncPantalla|t15|Add1~13_sumout ,\VGA_Controller|syncPantalla|t15|Add1~9_sumout ,\VGA_Controller|syncPantalla|t15|Add1~5_sumout ,\VGA_Controller|syncPantalla|t15|Add1~1_sumout ,
\VGA_Controller|syncPantalla|Y0[0]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Ram.ram0_Font_Rom_d6022abf.hdl.mif";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "VGA:VGA_Controller|SyncPantalla:syncPantalla|Pixel_On_Text2:t15|Font_Rom:FontRom|altsyncram:ROM_rtl_0|altsyncram_cvc1:auto_generated|ALTSYNCRAM";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "00000018421108000000000000000000000208000000001084218842000000000210842008421000000003108420084218000000030800210C00000001082308421084000000000001888420860000000000011CE718C6000000000002104318C600000000000110842108000000000002080000080000000000020884008800000000000000001088000000018842108421040000000000020842108800000000000208421088000000000001084210880000000000039CE739C400000000000210842108421000000001088421040000000104210842108C010800000002108421080210000000010842108800000001084210842104000000000000000000";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "00021000000002080030880000000000011084210842100000000208000088000000000002084211080000000000011084210800000000000000000000001000000E0000000000000000000000000000000110800000021084210842100000000108C42000000000000002000000000010000000038C200108219C0000000210842104318C000000018C442108218C0000000108E738C6318C00000002104318C6318C000000020842108421080000000210842108539C000000020842210021100000000108422104211000000C421842108421100000000000000104211000000002084210842110000000010842318C2108000000018C6319CE718C000000";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "030840000000000000000108442108210800000002108421084218000000021084210842100000000108421184210800000003084230002110000000000000210821180000000308402108211800000002104210842210000000020840000021100000000208421104211000000001084230844200000000020086318421100000000210042108211000000000008411080000000000000006000C0000000000011080000841000000000010800008400000000000108000084000000000021042118421100000000208421104211000000000000021042118000000020842110000100000000208421100001800000003108431084210000000020842110421";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "100000000308000108211000000003108421084210000000020842118C21100000000000002104200000000002100000000000000000000000300000000000000210800000000000000000008431080000000000000044390400000000000010842108420000000002100000000210000000000000000000000000000110842088421000000001080021042000000008420842110021108400000210C4210C4200000000000000000001084000000210042108421000000000000000000000000000000084210C60000000000018C421080000000000000002388000000000000000C00000000000000000000030000000000000000084310800000000000210";
defparam \VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "C42108421000000002108421086210000000031086210862100000000318C60000000000000041108410884008800000039CE739CE739C00000001080210842108000000001086210862100000000108C6318C6308400000000000218800000000000210E4190E4200000000010C6318C6719C0000000000000000719C0000000210C420842110000000021084210463180039CE738CA52946739CE70000001042108800000039CE739C6318CE739CE700000000842100000000000002108639CC420000000002108318C8420000000000008431080000000000001086318C4000000000031CE319CE7398000000030425284210980000000000000000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t15|Mux0~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|t15|Mux0~4_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|X0 [0] & (\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 
// )) # (\VGA_Controller|syncPantalla|X0 [0] & ((\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout ))))) # (\VGA_Controller|syncPantalla|X0 [2] & (((\VGA_Controller|syncPantalla|X0 [0]))))) ) ) # ( 
// \VGA_Controller|syncPantalla|X0 [1] & ( (!\VGA_Controller|syncPantalla|X0 [2] & (((!\VGA_Controller|syncPantalla|X0 [0] & ((\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ))) # (\VGA_Controller|syncPantalla|X0 [0] & 
// (\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ))))) # (\VGA_Controller|syncPantalla|X0 [2] & ((((\VGA_Controller|syncPantalla|X0 [0]))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\VGA_Controller|syncPantalla|X0 [2]),
	.datac(!\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a1 ),
	.datad(!\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a2~portadataout ),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|X0 [0]),
	.datag(!\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t15|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|Mux0~4 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t15|Mux0~4 .lut_mask = 64'h0C0C0C0C33FF7777;
defparam \VGA_Controller|syncPantalla|t15|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t15|Mux0~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|t15|Mux0~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0 [2] & (((\VGA_Controller|syncPantalla|t15|Mux0~4_combout )))) # (\VGA_Controller|syncPantalla|X0 [2] & 
// ((!\VGA_Controller|syncPantalla|t15|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ))) # (\VGA_Controller|syncPantalla|t15|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ))))) ) ) # ( \VGA_Controller|syncPantalla|X0 [1] & ( ((!\VGA_Controller|syncPantalla|X0 [2] & (((\VGA_Controller|syncPantalla|t15|Mux0~4_combout )))) # 
// (\VGA_Controller|syncPantalla|X0 [2] & ((!\VGA_Controller|syncPantalla|t15|Mux0~4_combout  & ((\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ))) # (\VGA_Controller|syncPantalla|t15|Mux0~4_combout  & 
// (\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ))))) ) )

	.dataa(!\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a6 ),
	.datab(!\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a4 ),
	.datac(!\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\VGA_Controller|syncPantalla|X0 [2]),
	.datae(!\VGA_Controller|syncPantalla|X0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|t15|Mux0~4_combout ),
	.datag(!\VGA_Controller|syncPantalla|t15|FontRom|ROM_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t15|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|Mux0~0 .extended_lut = "on";
defparam \VGA_Controller|syncPantalla|t15|Mux0~0 .lut_mask = 64'h000F000FFF55FF33;
defparam \VGA_Controller|syncPantalla|t15|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X48_Y68_N3
cyclonev_lcell_comb \VGA_Controller|syncPantalla|t15|pixel~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|t15|pixel~1_combout  = ( \VGA_Controller|syncPantalla|t15|pixel~0_combout  & ( \VGA_Controller|syncPantalla|t15|Mux0~0_combout  & ( (!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  & 
// (\VGA_Controller|syncPantalla|t9|pixel~0_combout  & \VGA_Controller|syncPantalla|X0 [8])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|t9|pixel~0_combout ),
	.datac(!\VGA_Controller|syncPantalla|X0 [8]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|t15|pixel~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|t15|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|t15|pixel~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|pixel~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|t15|pixel~1 .lut_mask = 64'h0000000000000202;
defparam \VGA_Controller|syncPantalla|t15|pixel~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X48_Y68_N4
dffeas \VGA_Controller|syncPantalla|t15|pixel (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|t15|pixel~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|t15|pixel~q ),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|t15|pixel .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|t15|pixel .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y73_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~8 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~8_combout  = ( !\VGA_Controller|syncPantalla|t16|pixel~q  & ( !\VGA_Controller|syncPantalla|t15|pixel~q  & ( (!\VGA_Controller|syncPantalla|t17|pixel~q  & (!\VGA_Controller|syncPantalla|t14|pixel~q  & 
// (!\VGA_Controller|syncPantalla|t18|pixel~q  & !\VGA_Controller|syncPantalla|t13|pixel~q ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|t17|pixel~q ),
	.datab(!\VGA_Controller|syncPantalla|t14|pixel~q ),
	.datac(!\VGA_Controller|syncPantalla|t18|pixel~q ),
	.datad(!\VGA_Controller|syncPantalla|t13|pixel~q ),
	.datae(!\VGA_Controller|syncPantalla|t16|pixel~q ),
	.dataf(!\VGA_Controller|syncPantalla|t15|pixel~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~8 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~8 .lut_mask = 64'h8000000000000000;
defparam \VGA_Controller|syncPantalla|always2~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y71_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~11 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~11_combout  = ( \VGA_Controller|syncPantalla|always2~6_combout  & ( \VGA_Controller|syncPantalla|always2~8_combout  & ( (\VGA_Controller|syncPantalla|always2~9_combout  & (\VGA_Controller|syncPantalla|always2~7_combout 
//  & \VGA_Controller|syncPantalla|always2~10_combout )) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|always2~9_combout ),
	.datab(!\VGA_Controller|syncPantalla|always2~7_combout ),
	.datac(!\VGA_Controller|syncPantalla|always2~10_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|always2~6_combout ),
	.dataf(!\VGA_Controller|syncPantalla|always2~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~11 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~11 .lut_mask = 64'h0000000000000101;
defparam \VGA_Controller|syncPantalla|always2~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~2 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~2_combout  = ( !\VGA_Controller|syncPantalla|X0 [8] & ( (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & !\VGA_Controller|syncPantalla|X0 [9]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|X0 [9]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|X0 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~2 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~2 .lut_mask = 64'hF000F00000000000;
defparam \VGA_Controller|syncPantalla|always2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N33
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~4 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~4_combout  = ( \VGA_Controller|syncPantalla|always2~3_combout  & ( \VGA_Controller|syncPantalla|always2~2_combout  & ( (\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [5] & 
// (!\VGA_Controller|syncPantalla|X0 [4] & \VGA_Controller|syncPantalla|X0 [3]))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [5]),
	.datac(!\VGA_Controller|syncPantalla|X0 [4]),
	.datad(!\VGA_Controller|syncPantalla|X0 [3]),
	.datae(!\VGA_Controller|syncPantalla|always2~3_combout ),
	.dataf(!\VGA_Controller|syncPantalla|always2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~4 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~4 .lut_mask = 64'h0000000000000010;
defparam \VGA_Controller|syncPantalla|always2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~0_combout  = ( \VGA_Controller|syncPantalla|X0 [9] & ( \VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  & ( \VGA_Controller|syncPantalla|X0 [8] ) ) ) # ( \VGA_Controller|syncPantalla|X0 [9] & ( 
// !\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  & ( (\VGA_Controller|syncPantalla|X0 [8] & ((\VGA_Controller|syncPantalla|X0 [5]) # (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ))) ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|X0 [8]),
	.datac(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|X0 [5]),
	.datae(!\VGA_Controller|syncPantalla|X0 [9]),
	.dataf(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~0 .lut_mask = 64'h0000033300003333;
defparam \VGA_Controller|syncPantalla|always2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y70_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan2~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan2~1_combout  = ( !\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & ( (!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0 [9] & !\VGA_Controller|syncPantalla|X0 [8])) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0[7]~DUPLICATE_q ),
	.datab(!\VGA_Controller|syncPantalla|X0 [9]),
	.datac(!\VGA_Controller|syncPantalla|X0 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan2~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan2~1 .lut_mask = 64'h8080808000000000;
defparam \VGA_Controller|syncPantalla|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y70_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~1_combout  = ( \VGA_Controller|syncPantalla|LessThan2~1_combout  & ( \VGA_Controller|syncPantalla|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|always2~0_combout  & 
// (!\VGA_Controller|syncPantalla|LessThan2~0_combout  & ((!\VGA_Controller|syncPantalla|Y0 [3]) # (!\VGA_Controller|syncPantalla|Y0 [9])))) ) ) ) # ( !\VGA_Controller|syncPantalla|LessThan2~1_combout  & ( \VGA_Controller|syncPantalla|LessThan1~0_combout  & 
// ( (!\VGA_Controller|syncPantalla|always2~0_combout  & ((!\VGA_Controller|syncPantalla|Y0 [3]) # (!\VGA_Controller|syncPantalla|Y0 [9]))) ) ) ) # ( \VGA_Controller|syncPantalla|LessThan2~1_combout  & ( !\VGA_Controller|syncPantalla|LessThan1~0_combout  & ( 
// (!\VGA_Controller|syncPantalla|always2~0_combout  & (!\VGA_Controller|syncPantalla|LessThan2~0_combout  & !\VGA_Controller|syncPantalla|Y0 [9])) ) ) ) # ( !\VGA_Controller|syncPantalla|LessThan2~1_combout  & ( 
// !\VGA_Controller|syncPantalla|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|always2~0_combout  & !\VGA_Controller|syncPantalla|Y0 [9]) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|always2~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datac(!\VGA_Controller|syncPantalla|LessThan2~0_combout ),
	.datad(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datae(!\VGA_Controller|syncPantalla|LessThan2~1_combout ),
	.dataf(!\VGA_Controller|syncPantalla|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~1 .lut_mask = 64'hAA00A000AA88A080;
defparam \VGA_Controller|syncPantalla|always2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan4~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan4~1_combout  = ( !\VGA_Controller|syncPantalla|Y0 [2] & ( \VGA_Controller|syncPantalla|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|Y0 [3] & (!\VGA_Controller|syncPantalla|Y0 [1] & 
// (!\VGA_Controller|syncPantalla|Y0 [9] & !\VGA_Controller|syncPantalla|Y0 [0]))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datab(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datac(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datad(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datae(!\VGA_Controller|syncPantalla|Y0 [2]),
	.dataf(!\VGA_Controller|syncPantalla|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan4~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan4~1 .lut_mask = 64'h0000000080000000;
defparam \VGA_Controller|syncPantalla|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~5 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~5_combout  = ( !\VGA_Controller|syncPantalla|LessThan4~1_combout  & ( (\VGA_Controller|syncPantalla|always2~4_combout  & \VGA_Controller|syncPantalla|always2~1_combout ) ) )

	.dataa(!\VGA_Controller|syncPantalla|always2~4_combout ),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|always2~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|LessThan4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~5 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~5 .lut_mask = 64'h0505050500000000;
defparam \VGA_Controller|syncPantalla|always2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N51
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~12 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~12_combout  = (!\VGA_Controller|syncPantalla|Y0 [7] & (!\VGA_Controller|syncPantalla|Y0 [5] $ (\VGA_Controller|syncPantalla|Y0 [3]))) # (\VGA_Controller|syncPantalla|Y0 [7] & (\VGA_Controller|syncPantalla|Y0 [5] & 
// !\VGA_Controller|syncPantalla|Y0 [3]))

	.dataa(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datab(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datac(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~12 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~12 .lut_mask = 64'h9292929292929292;
defparam \VGA_Controller|syncPantalla|always2~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y71_N12
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~13 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~13_combout  = ( \VGA_Controller|syncPantalla|Y0 [2] & ( \VGA_Controller|syncPantalla|always2~12_combout  & ( (\VGA_Controller|syncPantalla|Y0 [6] & (!\VGA_Controller|syncPantalla|Y0 [8] & 
// !\VGA_Controller|syncPantalla|Y0 [4])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datab(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datac(!\VGA_Controller|syncPantalla|Y0 [4]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|Y0 [2]),
	.dataf(!\VGA_Controller|syncPantalla|always2~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~13 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~13 .lut_mask = 64'h0000000000004040;
defparam \VGA_Controller|syncPantalla|always2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~16 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~16_combout  = ( \VGA_Controller|syncPantalla|Y0 [5] & ( \VGA_Controller|syncPantalla|Y0 [8] & ( (!\VGA_Controller|syncPantalla|Y0 [7] & (!\VGA_Controller|syncPantalla|Y0 [3] & (!\VGA_Controller|syncPantalla|Y0 [4] $ 
// (\VGA_Controller|syncPantalla|Y0 [2])))) # (\VGA_Controller|syncPantalla|Y0 [7] & (\VGA_Controller|syncPantalla|Y0 [3] & (!\VGA_Controller|syncPantalla|Y0 [4] & \VGA_Controller|syncPantalla|Y0 [2]))) ) ) ) # ( !\VGA_Controller|syncPantalla|Y0 [5] & ( 
// \VGA_Controller|syncPantalla|Y0 [8] & ( (!\VGA_Controller|syncPantalla|Y0 [4] & (\VGA_Controller|syncPantalla|Y0 [2] & (!\VGA_Controller|syncPantalla|Y0 [7] $ (!\VGA_Controller|syncPantalla|Y0 [3])))) # (\VGA_Controller|syncPantalla|Y0 [4] & 
// (\VGA_Controller|syncPantalla|Y0 [7] & (\VGA_Controller|syncPantalla|Y0 [3] & !\VGA_Controller|syncPantalla|Y0 [2]))) ) ) ) # ( \VGA_Controller|syncPantalla|Y0 [5] & ( !\VGA_Controller|syncPantalla|Y0 [8] & ( (!\VGA_Controller|syncPantalla|Y0 [7] & 
// (!\VGA_Controller|syncPantalla|Y0 [3] & (\VGA_Controller|syncPantalla|Y0 [4] & !\VGA_Controller|syncPantalla|Y0 [2]))) # (\VGA_Controller|syncPantalla|Y0 [7] & (\VGA_Controller|syncPantalla|Y0 [3] & (!\VGA_Controller|syncPantalla|Y0 [4] $ 
// (\VGA_Controller|syncPantalla|Y0 [2])))) ) ) ) # ( !\VGA_Controller|syncPantalla|Y0 [5] & ( !\VGA_Controller|syncPantalla|Y0 [8] & ( (!\VGA_Controller|syncPantalla|Y0 [7] & (\VGA_Controller|syncPantalla|Y0 [3] & (!\VGA_Controller|syncPantalla|Y0 [4] $ 
// (\VGA_Controller|syncPantalla|Y0 [2])))) # (\VGA_Controller|syncPantalla|Y0 [7] & (!\VGA_Controller|syncPantalla|Y0 [3] & (!\VGA_Controller|syncPantalla|Y0 [4] $ (\VGA_Controller|syncPantalla|Y0 [2])))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datab(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datac(!\VGA_Controller|syncPantalla|Y0 [4]),
	.datad(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datae(!\VGA_Controller|syncPantalla|Y0 [5]),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~16 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~16 .lut_mask = 64'h6006180101608018;
defparam \VGA_Controller|syncPantalla|always2~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y69_N54
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~17 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~17_combout  = ( \VGA_Controller|syncPantalla|Y0 [4] & ( \VGA_Controller|syncPantalla|Y0 [5] & ( (!\VGA_Controller|syncPantalla|Y0 [7] & (!\VGA_Controller|syncPantalla|Y0 [2] & (\VGA_Controller|syncPantalla|Y0 [8] & 
// !\VGA_Controller|syncPantalla|Y0 [3]))) # (\VGA_Controller|syncPantalla|Y0 [7] & (\VGA_Controller|syncPantalla|Y0 [3] & (!\VGA_Controller|syncPantalla|Y0 [2] $ (\VGA_Controller|syncPantalla|Y0 [8])))) ) ) ) # ( !\VGA_Controller|syncPantalla|Y0 [4] & ( 
// \VGA_Controller|syncPantalla|Y0 [5] & ( (!\VGA_Controller|syncPantalla|Y0 [2] & (\VGA_Controller|syncPantalla|Y0 [8] & (\VGA_Controller|syncPantalla|Y0 [7] & \VGA_Controller|syncPantalla|Y0 [3]))) ) ) ) # ( \VGA_Controller|syncPantalla|Y0 [4] & ( 
// !\VGA_Controller|syncPantalla|Y0 [5] & ( (!\VGA_Controller|syncPantalla|Y0 [2] & (!\VGA_Controller|syncPantalla|Y0 [8] & (!\VGA_Controller|syncPantalla|Y0 [7] $ (!\VGA_Controller|syncPantalla|Y0 [3])))) # (\VGA_Controller|syncPantalla|Y0 [2] & 
// (\VGA_Controller|syncPantalla|Y0 [8] & (!\VGA_Controller|syncPantalla|Y0 [7] $ (!\VGA_Controller|syncPantalla|Y0 [3])))) ) ) ) # ( !\VGA_Controller|syncPantalla|Y0 [4] & ( !\VGA_Controller|syncPantalla|Y0 [5] & ( (!\VGA_Controller|syncPantalla|Y0 [2] & 
// (\VGA_Controller|syncPantalla|Y0 [8] & (!\VGA_Controller|syncPantalla|Y0 [7] $ (!\VGA_Controller|syncPantalla|Y0 [3])))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0 [2]),
	.datab(!\VGA_Controller|syncPantalla|Y0 [8]),
	.datac(!\VGA_Controller|syncPantalla|Y0 [7]),
	.datad(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datae(!\VGA_Controller|syncPantalla|Y0 [4]),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~17 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~17 .lut_mask = 64'h0220099000022009;
defparam \VGA_Controller|syncPantalla|always2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y74_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~18 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~18_combout  = ( \VGA_Controller|syncPantalla|always2~16_combout  & ( \VGA_Controller|syncPantalla|always2~17_combout  ) ) # ( !\VGA_Controller|syncPantalla|always2~16_combout  & ( 
// \VGA_Controller|syncPantalla|always2~17_combout  & ( \VGA_Controller|syncPantalla|Y0 [6] ) ) ) # ( \VGA_Controller|syncPantalla|always2~16_combout  & ( !\VGA_Controller|syncPantalla|always2~17_combout  & ( !\VGA_Controller|syncPantalla|Y0 [6] ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|Y0 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|always2~16_combout ),
	.dataf(!\VGA_Controller|syncPantalla|always2~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~18 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~18 .lut_mask = 64'h0000CCCC3333FFFF;
defparam \VGA_Controller|syncPantalla|always2~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~14 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~14_combout  = ( \VGA_Controller|syncPantalla|Y0 [1] & ( !\VGA_Controller|syncPantalla|Y0 [9] & ( !\VGA_Controller|syncPantalla|Y0 [0] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|Y0 [1]),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~14 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~14 .lut_mask = 64'h0000F0F000000000;
defparam \VGA_Controller|syncPantalla|always2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N15
cyclonev_lcell_comb \VGA_Controller|syncPantalla|always2~15 (
// Equation(s):
// \VGA_Controller|syncPantalla|always2~15_combout  = ( \VGA_Controller|syncPantalla|always2~1_combout  & ( \VGA_Controller|syncPantalla|always2~14_combout  & ( (!\VGA_Controller|syncPantalla|LessThan4~1_combout  & 
// ((\VGA_Controller|syncPantalla|always2~18_combout ) # (\VGA_Controller|syncPantalla|always2~13_combout ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|always2~13_combout ),
	.datab(!\VGA_Controller|syncPantalla|always2~18_combout ),
	.datac(!\VGA_Controller|syncPantalla|LessThan4~1_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|always2~1_combout ),
	.dataf(!\VGA_Controller|syncPantalla|always2~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|always2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|always2~15 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|always2~15 .lut_mask = 64'h0000000000007070;
defparam \VGA_Controller|syncPantalla|always2~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|color_R~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|color_R~0_combout  = ( !\VGA_Controller|syncPantalla|always2~15_combout  & ( (\VGA_Controller|syncPantalla|always2~5_combout ) # (\VGA_Controller|syncPantalla|always2~11_combout ) ) )

	.dataa(gnd),
	.datab(!\VGA_Controller|syncPantalla|always2~11_combout ),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|always2~5_combout ),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|always2~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|color_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|color_R~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|color_R~0 .lut_mask = 64'h33FF33FF00000000;
defparam \VGA_Controller|syncPantalla|color_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y71_N25
dffeas \VGA_Controller|syncPantalla|color_R[7] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|color_R~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|color_R [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|color_R[7] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|color_R[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N36
cyclonev_lcell_comb \VGA_Controller|syncPantalla|out_R~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|out_R~0_combout  = ( !\VGA_Controller|syncPantalla|Y0 [2] & ( \VGA_Controller|syncPantalla|LessThan1~0_combout  & ( (!\VGA_Controller|syncPantalla|Y0 [3] & ((!\VGA_Controller|syncPantalla|Y0 [1]) # 
// (!\VGA_Controller|syncPantalla|Y0 [0]))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datab(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datac(!\VGA_Controller|syncPantalla|Y0 [0]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|Y0 [2]),
	.dataf(!\VGA_Controller|syncPantalla|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|out_R~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|out_R~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|out_R~0 .lut_mask = 64'h00000000A8A80000;
defparam \VGA_Controller|syncPantalla|out_R~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N0
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan11~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan11~0_combout  = ( \VGA_Controller|syncPantalla|X0 [8] & ( \VGA_Controller|syncPantalla|X0 [7] & ( \VGA_Controller|syncPantalla|X0 [9] ) ) ) # ( \VGA_Controller|syncPantalla|X0 [8] & ( !\VGA_Controller|syncPantalla|X0 
// [7] & ( (\VGA_Controller|syncPantalla|X0 [9] & (((\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ) # (\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q )) # (\VGA_Controller|syncPantalla|X0 [5]))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|X0 [9]),
	.datae(!\VGA_Controller|syncPantalla|X0 [8]),
	.dataf(!\VGA_Controller|syncPantalla|X0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan11~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan11~0 .lut_mask = 64'h0000007F000000FF;
defparam \VGA_Controller|syncPantalla|LessThan11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N54
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan10~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan10~1_combout  = ( \VGA_Controller|syncPantalla|X0 [7] & ( (!\VGA_Controller|syncPantalla|X0 [5] & (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q  & (!\VGA_Controller|syncPantalla|X0 [8] & 
// !\VGA_Controller|syncPantalla|X0 [9]))) ) ) # ( !\VGA_Controller|syncPantalla|X0 [7] & ( (!\VGA_Controller|syncPantalla|X0 [8] & !\VGA_Controller|syncPantalla|X0 [9]) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0 [8]),
	.datad(!\VGA_Controller|syncPantalla|X0 [9]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|X0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan10~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan10~1 .lut_mask = 64'hF000F00080008000;
defparam \VGA_Controller|syncPantalla|LessThan10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N24
cyclonev_lcell_comb \VGA_Controller|syncPantalla|out_R~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|out_R~1_combout  = ( !\VGA_Controller|syncPantalla|LessThan11~0_combout  & ( \VGA_Controller|syncPantalla|LessThan10~1_combout  & ( (\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q  & (\VGA_Controller|syncPantalla|X0 [7] & 
// ((!\VGA_Controller|syncPantalla|LessThan10~0_combout ) # (\VGA_Controller|syncPantalla|X0 [3])))) ) ) ) # ( !\VGA_Controller|syncPantalla|LessThan11~0_combout  & ( !\VGA_Controller|syncPantalla|LessThan10~1_combout  ) )

	.dataa(!\VGA_Controller|syncPantalla|LessThan10~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|X0 [3]),
	.datac(!\VGA_Controller|syncPantalla|X0[4]~DUPLICATE_q ),
	.datad(!\VGA_Controller|syncPantalla|X0 [7]),
	.datae(!\VGA_Controller|syncPantalla|LessThan11~0_combout ),
	.dataf(!\VGA_Controller|syncPantalla|LessThan10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|out_R~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|out_R~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|out_R~1 .lut_mask = 64'hFFFF0000000B0000;
defparam \VGA_Controller|syncPantalla|out_R~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N39
cyclonev_lcell_comb \VGA_Controller|syncPantalla|out_R[0]~2 (
// Equation(s):
// \VGA_Controller|syncPantalla|out_R[0]~2_combout  = ( \VGA_Controller|syncPantalla|out_R~1_combout  & ( \VGA_Controller|syncPantalla|Y0 [9] & ( (!\VGA_Controller|syncPantalla|LessThan12~0_combout  & (\VGA_Controller|syncPantalla|color_R [7] & 
// \VGA_Controller|syncPantalla|out_R~0_combout )) ) ) ) # ( \VGA_Controller|syncPantalla|out_R~1_combout  & ( !\VGA_Controller|syncPantalla|Y0 [9] & ( (!\VGA_Controller|syncPantalla|LessThan12~0_combout  & \VGA_Controller|syncPantalla|color_R [7]) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|LessThan12~0_combout ),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|color_R [7]),
	.datad(!\VGA_Controller|syncPantalla|out_R~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|out_R~1_combout ),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|out_R[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|out_R[0]~2 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|out_R[0]~2 .lut_mask = 64'h00000A0A0000000A;
defparam \VGA_Controller|syncPantalla|out_R[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N42
cyclonev_lcell_comb \VGA_Controller|syncPantalla|color_R~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|color_R~1_combout  = ( \VGA_Controller|syncPantalla|always2~1_combout  & ( !\VGA_Controller|syncPantalla|LessThan4~1_combout  & ( ((\VGA_Controller|syncPantalla|always2~14_combout  & 
// ((\VGA_Controller|syncPantalla|always2~13_combout ) # (\VGA_Controller|syncPantalla|always2~18_combout )))) # (\VGA_Controller|syncPantalla|always2~4_combout ) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|always2~18_combout ),
	.datab(!\VGA_Controller|syncPantalla|always2~14_combout ),
	.datac(!\VGA_Controller|syncPantalla|always2~4_combout ),
	.datad(!\VGA_Controller|syncPantalla|always2~13_combout ),
	.datae(!\VGA_Controller|syncPantalla|always2~1_combout ),
	.dataf(!\VGA_Controller|syncPantalla|LessThan4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|color_R~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|color_R~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|color_R~1 .lut_mask = 64'h00001F3F00000000;
defparam \VGA_Controller|syncPantalla|color_R~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N54
cyclonev_lcell_comb \VGA_Controller|syncPantalla|color_R~2 (
// Equation(s):
// \VGA_Controller|syncPantalla|color_R~2_combout  = ( \VGA_Controller|syncPantalla|always2~6_combout  & ( !\VGA_Controller|syncPantalla|color_R~1_combout  & ( (\VGA_Controller|syncPantalla|always2~8_combout  & (\VGA_Controller|syncPantalla|always2~9_combout 
//  & (\VGA_Controller|syncPantalla|always2~10_combout  & \VGA_Controller|syncPantalla|always2~7_combout ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|always2~8_combout ),
	.datab(!\VGA_Controller|syncPantalla|always2~9_combout ),
	.datac(!\VGA_Controller|syncPantalla|always2~10_combout ),
	.datad(!\VGA_Controller|syncPantalla|always2~7_combout ),
	.datae(!\VGA_Controller|syncPantalla|always2~6_combout ),
	.dataf(!\VGA_Controller|syncPantalla|color_R~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|color_R~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|color_R~2 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|color_R~2 .lut_mask = 64'h0000000100000000;
defparam \VGA_Controller|syncPantalla|color_R~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y77_N56
dffeas \VGA_Controller|syncPantalla|color_R[5] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|color_R~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|color_R [5]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|color_R[5] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|color_R[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N48
cyclonev_lcell_comb \VGA_Controller|syncPantalla|out_R[1]~3 (
// Equation(s):
// \VGA_Controller|syncPantalla|out_R[1]~3_combout  = ( \VGA_Controller|syncPantalla|color_R [5] & ( \VGA_Controller|syncPantalla|Y0 [9] & ( (\VGA_Controller|syncPantalla|out_R~0_combout  & (\VGA_Controller|syncPantalla|out_R~1_combout  & 
// !\VGA_Controller|syncPantalla|LessThan12~0_combout )) ) ) ) # ( \VGA_Controller|syncPantalla|color_R [5] & ( !\VGA_Controller|syncPantalla|Y0 [9] & ( (\VGA_Controller|syncPantalla|out_R~1_combout  & !\VGA_Controller|syncPantalla|LessThan12~0_combout ) ) ) 
// )

	.dataa(!\VGA_Controller|syncPantalla|out_R~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|out_R~1_combout ),
	.datac(!\VGA_Controller|syncPantalla|LessThan12~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|color_R [5]),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|out_R[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|out_R[1]~3 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|out_R[1]~3 .lut_mask = 64'h0000303000001010;
defparam \VGA_Controller|syncPantalla|out_R[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N18
cyclonev_lcell_comb \VGA_Controller|syncPantalla|color_B~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|color_B~0_combout  = ( \VGA_Controller|syncPantalla|always2~6_combout  & ( \VGA_Controller|syncPantalla|color_R~1_combout  ) ) # ( !\VGA_Controller|syncPantalla|always2~6_combout  & ( 
// \VGA_Controller|syncPantalla|color_R~1_combout  ) ) # ( \VGA_Controller|syncPantalla|always2~6_combout  & ( !\VGA_Controller|syncPantalla|color_R~1_combout  & ( (\VGA_Controller|syncPantalla|always2~8_combout  & 
// (\VGA_Controller|syncPantalla|always2~9_combout  & (\VGA_Controller|syncPantalla|always2~10_combout  & \VGA_Controller|syncPantalla|always2~7_combout ))) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|always2~8_combout ),
	.datab(!\VGA_Controller|syncPantalla|always2~9_combout ),
	.datac(!\VGA_Controller|syncPantalla|always2~10_combout ),
	.datad(!\VGA_Controller|syncPantalla|always2~7_combout ),
	.datae(!\VGA_Controller|syncPantalla|always2~6_combout ),
	.dataf(!\VGA_Controller|syncPantalla|color_R~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|color_B~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|color_B~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|color_B~0 .lut_mask = 64'h00000001FFFFFFFF;
defparam \VGA_Controller|syncPantalla|color_B~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y77_N19
dffeas \VGA_Controller|syncPantalla|color_B[6] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|color_B~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|color_B [6]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|color_B[6] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|color_B[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N27
cyclonev_lcell_comb \VGA_Controller|syncPantalla|out_B[0]~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|out_B[0]~0_combout  = ( \VGA_Controller|syncPantalla|out_R~1_combout  & ( \VGA_Controller|syncPantalla|Y0 [9] & ( (!\VGA_Controller|syncPantalla|LessThan12~0_combout  & (\VGA_Controller|syncPantalla|color_B [6] & 
// \VGA_Controller|syncPantalla|out_R~0_combout )) ) ) ) # ( \VGA_Controller|syncPantalla|out_R~1_combout  & ( !\VGA_Controller|syncPantalla|Y0 [9] & ( (!\VGA_Controller|syncPantalla|LessThan12~0_combout  & \VGA_Controller|syncPantalla|color_B [6]) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|LessThan12~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|color_B [6]),
	.datac(gnd),
	.datad(!\VGA_Controller|syncPantalla|out_R~0_combout ),
	.datae(!\VGA_Controller|syncPantalla|out_R~1_combout ),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|out_B[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|out_B[0]~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|out_B[0]~0 .lut_mask = 64'h0000222200000022;
defparam \VGA_Controller|syncPantalla|out_B[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y71_N45
cyclonev_lcell_comb \VGA_Controller|syncPantalla|color_B~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|color_B~1_combout  = ( \VGA_Controller|syncPantalla|always2~5_combout  & ( \VGA_Controller|syncPantalla|always2~15_combout  ) ) # ( !\VGA_Controller|syncPantalla|always2~5_combout  & ( 
// \VGA_Controller|syncPantalla|always2~15_combout  ) ) # ( !\VGA_Controller|syncPantalla|always2~5_combout  & ( !\VGA_Controller|syncPantalla|always2~15_combout  & ( \VGA_Controller|syncPantalla|always2~11_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\VGA_Controller|syncPantalla|always2~11_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|always2~5_combout ),
	.dataf(!\VGA_Controller|syncPantalla|always2~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|color_B~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|color_B~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|color_B~1 .lut_mask = 64'h0F0F0000FFFFFFFF;
defparam \VGA_Controller|syncPantalla|color_B~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y71_N46
dffeas \VGA_Controller|syncPantalla|color_B[7] (
	.clk(\VGA_Controller|clock|co~q ),
	.d(\VGA_Controller|syncPantalla|color_B~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\VGA_Controller|syncPantalla|color_B [7]),
	.prn(vcc));
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|color_B[7] .is_wysiwyg = "true";
defparam \VGA_Controller|syncPantalla|color_B[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y77_N30
cyclonev_lcell_comb \VGA_Controller|syncPantalla|out_B[1]~1 (
// Equation(s):
// \VGA_Controller|syncPantalla|out_B[1]~1_combout  = ( \VGA_Controller|syncPantalla|color_B [7] & ( \VGA_Controller|syncPantalla|Y0 [9] & ( (!\VGA_Controller|syncPantalla|LessThan12~0_combout  & (\VGA_Controller|syncPantalla|out_R~1_combout  & 
// \VGA_Controller|syncPantalla|out_R~0_combout )) ) ) ) # ( \VGA_Controller|syncPantalla|color_B [7] & ( !\VGA_Controller|syncPantalla|Y0 [9] & ( (!\VGA_Controller|syncPantalla|LessThan12~0_combout  & \VGA_Controller|syncPantalla|out_R~1_combout ) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|LessThan12~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|out_R~1_combout ),
	.datac(!\VGA_Controller|syncPantalla|out_R~0_combout ),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|color_B [7]),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|out_B[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|out_B[1]~1 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|out_B[1]~1 .lut_mask = 64'h0000222200000202;
defparam \VGA_Controller|syncPantalla|out_B[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X33_Y67_N6
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan7~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan7~0_combout  = ( !\VGA_Controller|syncPantalla|X0 [7] & ( (!\VGA_Controller|syncPantalla|X0 [8] & (!\VGA_Controller|syncPantalla|X0 [9] & ((!\VGA_Controller|syncPantalla|X0 [5]) # 
// (!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q )))) ) )

	.dataa(!\VGA_Controller|syncPantalla|X0 [5]),
	.datab(!\VGA_Controller|syncPantalla|X0[6]~DUPLICATE_q ),
	.datac(!\VGA_Controller|syncPantalla|X0 [8]),
	.datad(!\VGA_Controller|syncPantalla|X0 [9]),
	.datae(gnd),
	.dataf(!\VGA_Controller|syncPantalla|X0 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan7~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan7~0 .lut_mask = 64'hE000E00000000000;
defparam \VGA_Controller|syncPantalla|LessThan7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X27_Y71_N45
cyclonev_lcell_comb \VGA_Controller|syncPantalla|LessThan4~0 (
// Equation(s):
// \VGA_Controller|syncPantalla|LessThan4~0_combout  = ( !\VGA_Controller|syncPantalla|Y0 [2] & ( !\VGA_Controller|syncPantalla|Y0 [3] & ( (\VGA_Controller|syncPantalla|LessThan1~0_combout  & (!\VGA_Controller|syncPantalla|Y0 [1] & 
// !\VGA_Controller|syncPantalla|Y0 [9])) ) ) )

	.dataa(!\VGA_Controller|syncPantalla|LessThan1~0_combout ),
	.datab(!\VGA_Controller|syncPantalla|Y0 [1]),
	.datac(!\VGA_Controller|syncPantalla|Y0 [9]),
	.datad(gnd),
	.datae(!\VGA_Controller|syncPantalla|Y0 [2]),
	.dataf(!\VGA_Controller|syncPantalla|Y0 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\VGA_Controller|syncPantalla|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \VGA_Controller|syncPantalla|LessThan4~0 .extended_lut = "off";
defparam \VGA_Controller|syncPantalla|LessThan4~0 .lut_mask = 64'h4040000000000000;
defparam \VGA_Controller|syncPantalla|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \resetVGA~input (
	.i(resetVGA),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\resetVGA~input_o ));
// synopsys translate_off
defparam \resetVGA~input .bus_hold = "false";
defparam \resetVGA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y29_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
