//Verilog generated by VPR  from post-place-and-route implementation
module top_reg (
    input \clk_a ,
    input \reset ,
    input \clk_b ,
    input \clk_c ,
    output \compare_done_reg[3] ,
    output \compare_done_reg[2] ,
    output \compare_done_reg[1] ,
    output \compare_done_reg[0] 
);

    //Wires
    wire \clk_a_output_0_0 ;
    wire \reset_output_0_0 ;
    wire \clk_b_output_0_0 ;
    wire \clk_c_output_0_0 ;
    wire \dffsre_compare_done_reg[3]_output_0_0 ;
    wire \dffsre_compare_done_reg[2]_output_0_0 ;
    wire \lut_compare_done_reg[1]_output_0_0 ;
    wire \lut_compare_done_reg[0]_output_0_0 ;
    wire \lut_$true_output_0_0 ;
    wire \lut_$abc$7142$new_new_n181___output_0_0 ;
    wire \lut_$abc$7142$new_new_n180___output_0_0 ;
    wire \lut_$abc$7142$new_new_n179___output_0_0 ;
    wire \lut_$abc$7142$new_new_n178___output_0_0 ;
    wire \lut_$abc$7142$new_new_n175___output_0_0 ;
    wire \lut_$abc$7142$new_new_n172___output_0_0 ;
    wire \lut_$abc$2392$li0_li0_output_0_0 ;
    wire \dffsre_a_reg[4]_output_0_0 ;
    wire \dffsre_a_reg[5]_output_0_0 ;
    wire \dffsre_a_reg[14]_output_0_0 ;
    wire \dffsre_a_reg[6]_output_0_0 ;
    wire \dffsre_a_reg[15]_output_0_0 ;
    wire \lut_$abc$7142$new_new_n213___output_0_0 ;
    wire \dffsre_a_reg[18]_output_0_0 ;
    wire \dffsre_a_reg[19]_output_0_0 ;
    wire \dffsre_a_reg[20]_output_0_0 ;
    wire \dffsre_a_reg[16]_output_0_0 ;
    wire \dffsre_a_reg[17]_output_0_0 ;
    wire \lut_$abc$7142$new_new_n221___output_0_0 ;
    wire \dffsre_a_reg[23]_output_0_0 ;
    wire \dffsre_a_reg[22]_output_0_0 ;
    wire \dffsre_a_reg[21]_output_0_0 ;
    wire \dffsre_a_reg[24]_output_0_0 ;
    wire \dffsre_a_reg[25]_output_0_0 ;
    wire \lut_$abc$7142$new_new_n228___output_0_0 ;
    wire \dffsre_a_reg[0]_output_0_0 ;
    wire \dffsre_a_reg[1]_output_0_0 ;
    wire \dffsre_a_reg[2]_output_0_0 ;
    wire \dffsre_a_reg[3]_output_0_0 ;
    wire \lut_$abc$2588$li04_li04_output_0_0 ;
    wire \dffsre_a_reg[7]_output_0_0 ;
    wire \lut_$abc$7142$new_new_n197___output_0_0 ;
    wire \lut_$abc$2588$li07_li07_output_0_0 ;
    wire \dffsre_a_reg[10]_output_0_0 ;
    wire \lut_$abc$7142$new_new_n201___output_0_0 ;
    wire \dffsre_a_reg[8]_output_0_0 ;
    wire \dffsre_a_reg[9]_output_0_0 ;
    wire \lut_$abc$2588$li10_li10_output_0_0 ;
    wire \dffsre_a_reg[13]_output_0_0 ;
    wire \lut_$abc$7142$new_new_n206___output_0_0 ;
    wire \dffsre_a_reg[11]_output_0_0 ;
    wire \dffsre_a_reg[12]_output_0_0 ;
    wire \lut_$abc$2588$li13_li13_output_0_0 ;
    wire \lut_$abc$7142$new_new_n210___output_0_0 ;
    wire \lut_$abc$2588$li15_li15_output_0_0 ;
    wire \lut_$abc$2588$li16_li16_output_0_0 ;
    wire \lut_$abc$7142$new_new_n217___output_0_0 ;
    wire \lut_$abc$7142$new_new_n214___output_0_0 ;
    wire \lut_$abc$2588$li20_li20_output_0_0 ;
    wire \lut_$abc$7142$new_new_n223___output_0_0 ;
    wire \lut_$abc$2588$li25_li25_output_0_0 ;
    wire \dffsre_a_reg[31]_output_0_0 ;
    wire \lut_$abc$7142$new_new_n233___output_0_0 ;
    wire \lut_$abc$7142$new_new_n229___output_0_0 ;
    wire \dffsre_a_reg[29]_output_0_0 ;
    wire \dffsre_a_reg[30]_output_0_0 ;
    wire \lut_$abc$2588$li31_li31_output_0_0 ;
    wire \lut_$abc$2588$li03_li03_output_0_0 ;
    wire \lut_$abc$2588$li06_li06_output_0_0 ;
    wire \lut_$abc$2588$li09_li09_output_0_0 ;
    wire \lut_$abc$2588$li12_li12_output_0_0 ;
    wire \lut_$abc$2588$li14_li14_output_0_0 ;
    wire \lut_$abc$2588$li19_li19_output_0_0 ;
    wire \lut_$abc$2588$li24_li24_output_0_0 ;
    wire \dffsre_a_reg[28]_output_0_0 ;
    wire \dffsre_a_reg[26]_output_0_0 ;
    wire \dffsre_a_reg[27]_output_0_0 ;
    wire \lut_$abc$2588$li28_li28_output_0_0 ;
    wire \lut_$abc$2588$li30_li30_output_0_0 ;
    wire \lut_$abc$2588$li02_li02_output_0_0 ;
    wire \lut_$abc$2588$li05_li05_output_0_0 ;
    wire \lut_$abc$2588$li08_li08_output_0_0 ;
    wire \lut_$abc$2588$li11_li11_output_0_0 ;
    wire \lut_$abc$2588$li17_li17_output_0_0 ;
    wire \lut_$abc$2588$li18_li18_output_0_0 ;
    wire \lut_$abc$2588$li21_li21_output_0_0 ;
    wire \lut_$abc$2588$li23_li23_output_0_0 ;
    wire \lut_$abc$2588$li27_li27_output_0_0 ;
    wire \lut_$abc$2588$li29_li29_output_0_0 ;
    wire \lut_$abc$2588$li01_li01_output_0_0 ;
    wire \lut_$abc$2588$li22_li22_output_0_0 ;
    wire \lut_$abc$2588$li26_li26_output_0_0 ;
    wire \lut_$abc$2588$li00_li00_output_0_0 ;
    wire \dffsre_$abc$2429$lo22_output_0_0 ;
    wire \lut_$abc$2429$li22_li22_output_0_0 ;
    wire \dffsre_$abc$2429$lo19_output_0_0 ;
    wire \dffsre_$abc$2429$lo00_output_0_0 ;
    wire \lut_$abc$7142$new_new_n177___output_0_0 ;
    wire \lut_$abc$7142$new_new_n171___output_0_0 ;
    wire \lut_$abc$7142$new_new_n170___output_0_0 ;
    wire \dffsre_$abc$2429$lo16_output_0_0 ;
    wire \dffsre_$abc$2429$lo02_output_0_0 ;
    wire \lut_$abc$7142$new_new_n174___output_0_0 ;
    wire \lut_$abc$7142$new_new_n173___output_0_0 ;
    wire \dffsre_$abc$2429$lo05_output_0_0 ;
    wire \dffsre_$abc$2429$lo21_output_0_0 ;
    wire \lut_$abc$7142$new_new_n176___output_0_0 ;
    wire \dffsre_$abc$2429$lo20_output_0_0 ;
    wire \dffsre_$abc$2429$lo17_output_0_0 ;
    wire \dffsre_$abc$2429$lo09_output_0_0 ;
    wire \dffsre_$abc$2429$lo27_output_0_0 ;
    wire \dffsre_$abc$2429$lo08_output_0_0 ;
    wire \dffsre_$abc$2429$lo01_output_0_0 ;
    wire \dffsre_$abc$2429$lo15_output_0_0 ;
    wire \dffsre_$abc$2429$lo04_output_0_0 ;
    wire \dffsre_$abc$2429$lo28_output_0_0 ;
    wire \dffsre_$abc$2429$lo26_output_0_0 ;
    wire \dffsre_$abc$2429$lo10_output_0_0 ;
    wire \dffsre_$abc$2429$lo29_output_0_0 ;
    wire \dffsre_$abc$2429$lo24_output_0_0 ;
    wire \dffsre_$abc$2429$lo18_output_0_0 ;
    wire \dffsre_$abc$2429$lo25_output_0_0 ;
    wire \dffsre_$abc$2429$lo30_output_0_0 ;
    wire \dffsre_$abc$2429$lo03_output_0_0 ;
    wire \dffsre_$abc$2429$lo07_output_0_0 ;
    wire \dffsre_$abc$2429$lo31_output_0_0 ;
    wire \dffsre_$abc$2429$lo13_output_0_0 ;
    wire \dffsre_$abc$2429$lo14_output_0_0 ;
    wire \dffsre_$abc$2429$lo23_output_0_0 ;
    wire \dffsre_$abc$2429$lo11_output_0_0 ;
    wire \dffsre_$abc$2429$lo12_output_0_0 ;
    wire \dffsre_$abc$2429$lo06_output_0_0 ;
    wire \lut_$abc$7142$new_new_n138___output_0_0 ;
    wire \lut_$abc$2429$li08_li08_output_0_0 ;
    wire \lut_$abc$7142$new_new_n149___output_0_0 ;
    wire \lut_$abc$2429$li21_li21_output_0_0 ;
    wire \lut_$abc$7142$new_new_n142___output_0_0 ;
    wire \lut_$abc$2429$li06_li06_output_0_0 ;
    wire \lut_$abc$2429$li26_li26_output_0_0 ;
    wire \lut_$abc$7142$new_new_n158___output_0_0 ;
    wire \lut_$abc$2429$li27_li27_output_0_0 ;
    wire \lut_$abc$7142$new_new_n140___output_0_0 ;
    wire \lut_$abc$2429$li28_li28_output_0_0 ;
    wire \lut_$abc$7142$new_new_n137___output_0_0 ;
    wire \lut_$abc$2429$li30_li30_output_0_0 ;
    wire \lut_$abc$2429$li12_li12_output_0_0 ;
    wire \lut_$abc$7142$new_new_n133___output_0_0 ;
    wire \lut_$abc$2429$li09_li09_output_0_0 ;
    wire \lut_$abc$2429$li20_li20_output_0_0 ;
    wire \lut_$abc$7142$new_new_n154___output_0_0 ;
    wire \lut_$abc$2429$li17_li17_output_0_0 ;
    wire \lut_$abc$2429$li00_li00_output_0_0 ;
    wire \lut_$abc$7142$new_new_n150___output_0_0 ;
    wire \lut_$abc$2429$li02_li02_output_0_0 ;
    wire \lut_$abc$2429$li16_li16_output_0_0 ;
    wire \lut_$abc$2429$li13_li13_output_0_0 ;
    wire \lut_$abc$7142$new_new_n151___output_0_0 ;
    wire \lut_$abc$2429$li14_li14_output_0_0 ;
    wire \lut_$abc$7142$new_new_n148___output_0_0 ;
    wire \lut_$abc$2429$li19_li19_output_0_0 ;
    wire \lut_$abc$7142$new_new_n139___output_0_0 ;
    wire \lut_$abc$2429$li10_li10_output_0_0 ;
    wire \lut_$abc$2429$li07_li07_output_0_0 ;
    wire \lut_$abc$7142$new_new_n134___output_0_0 ;
    wire \lut_$abc$2429$li24_li24_output_0_0 ;
    wire \lut_$abc$2429$li31_li31_output_0_0 ;
    wire \lut_$abc$2429$li05_li05_output_0_0 ;
    wire \lut_$abc$2429$li03_li03_output_0_0 ;
    wire \lut_$abc$7142$new_new_n136___output_0_0 ;
    wire \lut_$abc$2429$li04_li04_output_0_0 ;
    wire \lut_$abc$2429$li01_li01_output_0_0 ;
    wire \lut_$abc$2429$li11_li11_output_0_0 ;
    wire \lut_$abc$2429$li18_li18_output_0_0 ;
    wire \lut_$abc$2429$li15_li15_output_0_0 ;
    wire \lut_$abc$2429$li23_li23_output_0_0 ;
    wire \lut_$abc$2429$li25_li25_output_0_0 ;
    wire \lut_$abc$2429$li29_li29_output_0_0 ;
    wire \lut_$abc$7142$new_new_n135___output_0_0 ;
    wire \lut_$abc$2392$li1_li1_output_0_0 ;
    wire \dffsre_a_reg[15]_clock_0_0 ;
    wire \dffsre_a_reg[7]_clock_0_0 ;
    wire \dffsre_a_reg[6]_clock_0_0 ;
    wire \dffsre_a_reg[5]_clock_0_0 ;
    wire \dffsre_a_reg[0]_clock_0_0 ;
    wire \dffsre_a_reg[1]_clock_0_0 ;
    wire \dffsre_a_reg[2]_clock_0_0 ;
    wire \dffsre_a_reg[3]_clock_0_0 ;
    wire \dffsre_a_reg[4]_clock_0_0 ;
    wire \dffsre_a_reg[14]_clock_0_0 ;
    wire \dffsre_a_reg[13]_clock_0_0 ;
    wire \dffsre_a_reg[12]_clock_0_0 ;
    wire \dffsre_a_reg[11]_clock_0_0 ;
    wire \dffsre_a_reg[8]_clock_0_0 ;
    wire \dffsre_a_reg[9]_clock_0_0 ;
    wire \dffsre_a_reg[10]_clock_0_0 ;
    wire \dffsre_a_reg[25]_clock_0_0 ;
    wire \dffsre_a_reg[24]_clock_0_0 ;
    wire \dffsre_a_reg[23]_clock_0_0 ;
    wire \dffsre_a_reg[22]_clock_0_0 ;
    wire \dffsre_a_reg[16]_clock_0_0 ;
    wire \dffsre_a_reg[21]_clock_0_0 ;
    wire \dffsre_a_reg[18]_clock_0_0 ;
    wire \dffsre_a_reg[19]_clock_0_0 ;
    wire \dffsre_a_reg[20]_clock_0_0 ;
    wire \dffsre_a_reg[26]_clock_0_0 ;
    wire \dffsre_a_reg[27]_clock_0_0 ;
    wire \dffsre_a_reg[30]_clock_0_0 ;
    wire \dffsre_a_reg[29]_clock_0_0 ;
    wire \dffsre_a_reg[28]_clock_0_0 ;
    wire \dffsre_a_reg[31]_clock_0_0 ;
    wire \dffsre_a_reg[17]_clock_0_0 ;
    wire \lut_$abc$2588$li07_li07_input_0_5 ;
    wire \lut_$abc$2588$li06_li06_input_0_3 ;
    wire \lut_$abc$2588$li05_li05_input_0_3 ;
    wire \lut_$abc$2588$li00_li00_input_0_3 ;
    wire \lut_$abc$2588$li01_li01_input_0_3 ;
    wire \lut_$abc$2588$li02_li02_input_0_3 ;
    wire \lut_$abc$2588$li03_li03_input_0_3 ;
    wire \lut_$abc$2588$li04_li04_input_0_5 ;
    wire \lut_$abc$2588$li14_li14_input_0_3 ;
    wire \lut_$abc$2588$li13_li13_input_0_5 ;
    wire \lut_$abc$2588$li12_li12_input_0_3 ;
    wire \lut_$abc$2588$li11_li11_input_0_3 ;
    wire \lut_$abc$2588$li08_li08_input_0_3 ;
    wire \lut_$abc$2588$li09_li09_input_0_3 ;
    wire \lut_$abc$2588$li10_li10_input_0_5 ;
    wire \lut_$abc$2588$li25_li25_input_0_3 ;
    wire \lut_$abc$2588$li24_li24_input_0_4 ;
    wire \lut_$abc$2588$li23_li23_input_0_4 ;
    wire \lut_$abc$2588$li22_li22_input_0_4 ;
    wire \lut_$abc$2588$li15_li15_input_0_3 ;
    wire \lut_$abc$2429$li23_li23_input_0_4 ;
    wire \lut_$abc$2429$li12_li12_input_0_3 ;
    wire \lut_$abc$2429$li06_li06_input_0_3 ;
    wire \lut_$abc$2588$li16_li16_input_0_5 ;
    wire \lut_$abc$2429$li29_li29_input_0_3 ;
    wire \lut_$abc$2429$li09_li09_input_0_3 ;
    wire \lut_$abc$2429$li31_li31_input_0_3 ;
    wire \lut_$abc$2429$li28_li28_input_0_3 ;
    wire \lut_$abc$2588$li18_li18_input_0_1 ;
    wire \lut_$abc$2588$li19_li19_input_0_3 ;
    wire \lut_$abc$2588$li20_li20_input_0_3 ;
    wire \lut_$abc$2429$li18_li18_input_0_3 ;
    wire \lut_$abc$2588$li26_li26_input_0_3 ;
    wire \lut_$abc$2588$li27_li27_input_0_3 ;
    wire \lut_$abc$2588$li30_li30_input_0_3 ;
    wire \lut_$abc$2588$li29_li29_input_0_3 ;
    wire \lut_$abc$2588$li28_li28_input_0_3 ;
    wire \lut_$abc$2588$li31_li31_input_0_5 ;
    wire \lut_$abc$2429$li03_li03_input_0_4 ;
    wire \lut_$abc$2429$li07_li07_input_0_4 ;
    wire \lut_$abc$2429$li30_li30_input_0_3 ;
    wire \lut_$abc$2429$li26_li26_input_0_4 ;
    wire \lut_$abc$2429$li21_li21_input_0_4 ;
    wire \lut_$abc$2429$li00_li00_input_0_4 ;
    wire \lut_$abc$2429$li02_li02_input_0_4 ;
    wire \lut_$abc$2429$li01_li01_input_0_5 ;
    wire \lut_$abc$2429$li14_li14_input_0_3 ;
    wire \lut_$abc$2429$li16_li16_input_0_3 ;
    wire \lut_$abc$2588$li17_li17_input_0_2 ;
    wire \lut_$abc$2588$li21_li21_input_0_4 ;
    wire \lut_$abc$2429$li24_li24_input_0_2 ;
    wire \lut_$abc$2429$li19_li19_input_0_0 ;
    wire \lut_$abc$2429$li05_li05_input_0_4 ;
    wire \lut_$abc$2429$li15_li15_input_0_5 ;
    wire \lut_$abc$2429$li17_li17_input_0_3 ;
    wire \lut_$abc$2429$li10_li10_input_0_0 ;
    wire \lut_$abc$2429$li11_li11_input_0_5 ;
    wire \lut_$abc$2429$li04_li04_input_0_5 ;
    wire \lut_$abc$2429$li27_li27_input_0_2 ;
    wire \lut_$abc$2429$li08_li08_input_0_2 ;
    wire \lut_$abc$2429$li22_li22_input_0_1 ;
    wire \lut_$abc$2429$li20_li20_input_0_2 ;
    wire \lut_$abc$2429$li13_li13_input_0_0 ;
    wire \lut_$abc$2429$li25_li25_input_0_5 ;
    wire \dffsre_$abc$2429$lo10_clock_0_0 ;
    wire \dffsre_$abc$2429$lo23_clock_0_0 ;
    wire \dffsre_$abc$2429$lo12_clock_0_0 ;
    wire \dffsre_$abc$2429$lo11_clock_0_0 ;
    wire \dffsre_$abc$2429$lo06_clock_0_0 ;
    wire \dffsre_$abc$2429$lo29_clock_0_0 ;
    wire \dffsre_$abc$2429$lo09_clock_0_0 ;
    wire \dffsre_$abc$2429$lo31_clock_0_0 ;
    wire \dffsre_$abc$2429$lo28_clock_0_0 ;
    wire \dffsre_$abc$2429$lo18_clock_0_0 ;
    wire \dffsre_$abc$2429$lo07_clock_0_0 ;
    wire \dffsre_$abc$2429$lo13_clock_0_0 ;
    wire \dffsre_$abc$2429$lo30_clock_0_0 ;
    wire \dffsre_$abc$2429$lo03_clock_0_0 ;
    wire \dffsre_$abc$2429$lo26_clock_0_0 ;
    wire \dffsre_$abc$2429$lo22_clock_0_0 ;
    wire \dffsre_$abc$2429$lo19_clock_0_0 ;
    wire \dffsre_$abc$2429$lo21_clock_0_0 ;
    wire \dffsre_$abc$2429$lo00_clock_0_0 ;
    wire \dffsre_$abc$2429$lo02_clock_0_0 ;
    wire \dffsre_$abc$2429$lo01_clock_0_0 ;
    wire \dffsre_$abc$2429$lo14_clock_0_0 ;
    wire \dffsre_$abc$2429$lo16_clock_0_0 ;
    wire \dffsre_$abc$2429$lo24_clock_0_0 ;
    wire \dffsre_$abc$2429$lo05_clock_0_0 ;
    wire \dffsre_$abc$2429$lo25_clock_0_0 ;
    wire \dffsre_$abc$2429$lo20_clock_0_0 ;
    wire \dffsre_$abc$2429$lo15_clock_0_0 ;
    wire \dffsre_$abc$2429$lo17_clock_0_0 ;
    wire \dffsre_$abc$2429$lo04_clock_0_0 ;
    wire \dffsre_$abc$2429$lo27_clock_0_0 ;
    wire \dffsre_$abc$2429$lo08_clock_0_0 ;
    wire \dffsre_compare_done_reg[2]_clock_0_0 ;
    wire \dffsre_compare_done_reg[3]_clock_0_0 ;
    wire \lut_compare_done_reg[1]_input_0_2 ;
    wire \compare_done_reg[3]_input_0_0 ;
    wire \lut_compare_done_reg[0]_input_0_1 ;
    wire \compare_done_reg[2]_input_0_0 ;
    wire \compare_done_reg[1]_input_0_0 ;
    wire \compare_done_reg[0]_input_0_0 ;
    wire \dffsre_compare_done_reg[2]_input_1_0 ;
    wire \dffsre_compare_done_reg[2]_input_2_0 ;
    wire \dffsre_compare_done_reg[2]_input_3_0 ;
    wire \dffsre_compare_done_reg[3]_input_1_0 ;
    wire \dffsre_compare_done_reg[3]_input_2_0 ;
    wire \dffsre_compare_done_reg[3]_input_3_0 ;
    wire \dffsre_a_reg[15]_input_1_0 ;
    wire \dffsre_a_reg[15]_input_2_0 ;
    wire \dffsre_a_reg[15]_input_3_0 ;
    wire \dffsre_a_reg[7]_input_1_0 ;
    wire \dffsre_a_reg[7]_input_2_0 ;
    wire \dffsre_a_reg[7]_input_3_0 ;
    wire \dffsre_a_reg[6]_input_1_0 ;
    wire \dffsre_a_reg[6]_input_2_0 ;
    wire \dffsre_a_reg[6]_input_3_0 ;
    wire \dffsre_a_reg[5]_input_1_0 ;
    wire \dffsre_a_reg[5]_input_2_0 ;
    wire \dffsre_a_reg[5]_input_3_0 ;
    wire \dffsre_a_reg[0]_input_1_0 ;
    wire \dffsre_a_reg[0]_input_2_0 ;
    wire \dffsre_a_reg[0]_input_3_0 ;
    wire \dffsre_a_reg[1]_input_1_0 ;
    wire \dffsre_a_reg[1]_input_2_0 ;
    wire \dffsre_a_reg[1]_input_3_0 ;
    wire \dffsre_a_reg[2]_input_1_0 ;
    wire \dffsre_a_reg[2]_input_2_0 ;
    wire \dffsre_a_reg[2]_input_3_0 ;
    wire \dffsre_a_reg[3]_input_1_0 ;
    wire \dffsre_a_reg[3]_input_2_0 ;
    wire \dffsre_a_reg[3]_input_3_0 ;
    wire \dffsre_a_reg[4]_input_1_0 ;
    wire \dffsre_a_reg[4]_input_2_0 ;
    wire \dffsre_a_reg[4]_input_3_0 ;
    wire \dffsre_a_reg[14]_input_1_0 ;
    wire \dffsre_a_reg[14]_input_2_0 ;
    wire \dffsre_a_reg[14]_input_3_0 ;
    wire \dffsre_a_reg[13]_input_1_0 ;
    wire \dffsre_a_reg[13]_input_2_0 ;
    wire \dffsre_a_reg[13]_input_3_0 ;
    wire \dffsre_a_reg[12]_input_1_0 ;
    wire \dffsre_a_reg[12]_input_2_0 ;
    wire \dffsre_a_reg[12]_input_3_0 ;
    wire \dffsre_a_reg[11]_input_1_0 ;
    wire \dffsre_a_reg[11]_input_2_0 ;
    wire \dffsre_a_reg[11]_input_3_0 ;
    wire \dffsre_a_reg[8]_input_1_0 ;
    wire \dffsre_a_reg[8]_input_2_0 ;
    wire \dffsre_a_reg[8]_input_3_0 ;
    wire \dffsre_a_reg[9]_input_1_0 ;
    wire \dffsre_a_reg[9]_input_2_0 ;
    wire \dffsre_a_reg[9]_input_3_0 ;
    wire \dffsre_a_reg[10]_input_1_0 ;
    wire \dffsre_a_reg[10]_input_2_0 ;
    wire \dffsre_a_reg[10]_input_3_0 ;
    wire \dffsre_a_reg[25]_input_1_0 ;
    wire \dffsre_a_reg[25]_input_2_0 ;
    wire \dffsre_a_reg[25]_input_3_0 ;
    wire \dffsre_a_reg[24]_input_1_0 ;
    wire \dffsre_a_reg[24]_input_2_0 ;
    wire \dffsre_a_reg[24]_input_3_0 ;
    wire \dffsre_a_reg[23]_input_1_0 ;
    wire \dffsre_a_reg[23]_input_2_0 ;
    wire \dffsre_a_reg[23]_input_3_0 ;
    wire \dffsre_a_reg[22]_input_1_0 ;
    wire \dffsre_a_reg[22]_input_2_0 ;
    wire \dffsre_a_reg[22]_input_3_0 ;
    wire \dffsre_$abc$2429$lo10_input_1_0 ;
    wire \dffsre_$abc$2429$lo10_input_2_0 ;
    wire \dffsre_$abc$2429$lo10_input_3_0 ;
    wire \dffsre_$abc$2429$lo23_input_1_0 ;
    wire \dffsre_$abc$2429$lo23_input_2_0 ;
    wire \dffsre_$abc$2429$lo23_input_3_0 ;
    wire \dffsre_$abc$2429$lo12_input_1_0 ;
    wire \dffsre_$abc$2429$lo12_input_2_0 ;
    wire \dffsre_$abc$2429$lo12_input_3_0 ;
    wire \dffsre_$abc$2429$lo11_input_1_0 ;
    wire \dffsre_$abc$2429$lo11_input_2_0 ;
    wire \dffsre_$abc$2429$lo11_input_3_0 ;
    wire \dffsre_$abc$2429$lo06_input_1_0 ;
    wire \dffsre_$abc$2429$lo06_input_2_0 ;
    wire \dffsre_$abc$2429$lo06_input_3_0 ;
    wire \dffsre_a_reg[16]_input_1_0 ;
    wire \dffsre_a_reg[16]_input_2_0 ;
    wire \dffsre_a_reg[16]_input_3_0 ;
    wire \dffsre_$abc$2429$lo29_input_1_0 ;
    wire \dffsre_$abc$2429$lo29_input_2_0 ;
    wire \dffsre_$abc$2429$lo29_input_3_0 ;
    wire \dffsre_$abc$2429$lo09_input_1_0 ;
    wire \dffsre_$abc$2429$lo09_input_2_0 ;
    wire \dffsre_$abc$2429$lo09_input_3_0 ;
    wire \dffsre_$abc$2429$lo31_input_1_0 ;
    wire \dffsre_$abc$2429$lo31_input_2_0 ;
    wire \dffsre_$abc$2429$lo31_input_3_0 ;
    wire \dffsre_$abc$2429$lo28_input_1_0 ;
    wire \dffsre_$abc$2429$lo28_input_2_0 ;
    wire \dffsre_$abc$2429$lo28_input_3_0 ;
    wire \dffsre_a_reg[21]_input_1_0 ;
    wire \dffsre_a_reg[21]_input_2_0 ;
    wire \dffsre_a_reg[21]_input_3_0 ;
    wire \dffsre_a_reg[18]_input_1_0 ;
    wire \dffsre_a_reg[18]_input_2_0 ;
    wire \dffsre_a_reg[18]_input_3_0 ;
    wire \dffsre_a_reg[19]_input_1_0 ;
    wire \dffsre_a_reg[19]_input_2_0 ;
    wire \dffsre_a_reg[19]_input_3_0 ;
    wire \dffsre_a_reg[20]_input_1_0 ;
    wire \dffsre_a_reg[20]_input_2_0 ;
    wire \dffsre_a_reg[20]_input_3_0 ;
    wire \dffsre_$abc$2429$lo18_input_1_0 ;
    wire \dffsre_$abc$2429$lo18_input_2_0 ;
    wire \dffsre_$abc$2429$lo18_input_3_0 ;
    wire \dffsre_a_reg[26]_input_1_0 ;
    wire \dffsre_a_reg[26]_input_2_0 ;
    wire \dffsre_a_reg[26]_input_3_0 ;
    wire \dffsre_a_reg[27]_input_1_0 ;
    wire \dffsre_a_reg[27]_input_2_0 ;
    wire \dffsre_a_reg[27]_input_3_0 ;
    wire \dffsre_a_reg[30]_input_1_0 ;
    wire \dffsre_a_reg[30]_input_2_0 ;
    wire \dffsre_a_reg[30]_input_3_0 ;
    wire \dffsre_a_reg[29]_input_1_0 ;
    wire \dffsre_a_reg[29]_input_2_0 ;
    wire \dffsre_a_reg[29]_input_3_0 ;
    wire \dffsre_a_reg[28]_input_1_0 ;
    wire \dffsre_a_reg[28]_input_2_0 ;
    wire \dffsre_a_reg[28]_input_3_0 ;
    wire \dffsre_a_reg[31]_input_1_0 ;
    wire \dffsre_a_reg[31]_input_2_0 ;
    wire \dffsre_a_reg[31]_input_3_0 ;
    wire \dffsre_$abc$2429$lo07_input_1_0 ;
    wire \dffsre_$abc$2429$lo07_input_2_0 ;
    wire \dffsre_$abc$2429$lo07_input_3_0 ;
    wire \dffsre_$abc$2429$lo13_input_1_0 ;
    wire \dffsre_$abc$2429$lo13_input_2_0 ;
    wire \dffsre_$abc$2429$lo13_input_3_0 ;
    wire \dffsre_$abc$2429$lo30_input_1_0 ;
    wire \dffsre_$abc$2429$lo30_input_2_0 ;
    wire \dffsre_$abc$2429$lo30_input_3_0 ;
    wire \dffsre_$abc$2429$lo03_input_1_0 ;
    wire \dffsre_$abc$2429$lo03_input_2_0 ;
    wire \dffsre_$abc$2429$lo03_input_3_0 ;
    wire \dffsre_$abc$2429$lo26_input_1_0 ;
    wire \dffsre_$abc$2429$lo26_input_2_0 ;
    wire \dffsre_$abc$2429$lo26_input_3_0 ;
    wire \dffsre_$abc$2429$lo22_input_1_0 ;
    wire \dffsre_$abc$2429$lo22_input_2_0 ;
    wire \dffsre_$abc$2429$lo22_input_3_0 ;
    wire \dffsre_$abc$2429$lo19_input_1_0 ;
    wire \dffsre_$abc$2429$lo19_input_2_0 ;
    wire \dffsre_$abc$2429$lo19_input_3_0 ;
    wire \dffsre_$abc$2429$lo21_input_1_0 ;
    wire \dffsre_$abc$2429$lo21_input_2_0 ;
    wire \dffsre_$abc$2429$lo21_input_3_0 ;
    wire \dffsre_$abc$2429$lo00_input_1_0 ;
    wire \dffsre_$abc$2429$lo00_input_2_0 ;
    wire \dffsre_$abc$2429$lo00_input_3_0 ;
    wire \dffsre_$abc$2429$lo02_input_1_0 ;
    wire \dffsre_$abc$2429$lo02_input_2_0 ;
    wire \dffsre_$abc$2429$lo02_input_3_0 ;
    wire \dffsre_$abc$2429$lo01_input_1_0 ;
    wire \dffsre_$abc$2429$lo01_input_2_0 ;
    wire \dffsre_$abc$2429$lo01_input_3_0 ;
    wire \dffsre_$abc$2429$lo14_input_1_0 ;
    wire \dffsre_$abc$2429$lo14_input_2_0 ;
    wire \dffsre_$abc$2429$lo14_input_3_0 ;
    wire \dffsre_a_reg[17]_input_1_0 ;
    wire \dffsre_a_reg[17]_input_2_0 ;
    wire \dffsre_a_reg[17]_input_3_0 ;
    wire \dffsre_$abc$2429$lo16_input_1_0 ;
    wire \dffsre_$abc$2429$lo16_input_2_0 ;
    wire \dffsre_$abc$2429$lo16_input_3_0 ;
    wire \dffsre_$abc$2429$lo24_input_1_0 ;
    wire \dffsre_$abc$2429$lo24_input_2_0 ;
    wire \dffsre_$abc$2429$lo24_input_3_0 ;
    wire \dffsre_$abc$2429$lo05_input_1_0 ;
    wire \dffsre_$abc$2429$lo05_input_2_0 ;
    wire \dffsre_$abc$2429$lo05_input_3_0 ;
    wire \dffsre_$abc$2429$lo25_input_1_0 ;
    wire \dffsre_$abc$2429$lo25_input_2_0 ;
    wire \dffsre_$abc$2429$lo25_input_3_0 ;
    wire \dffsre_$abc$2429$lo20_input_1_0 ;
    wire \dffsre_$abc$2429$lo20_input_2_0 ;
    wire \dffsre_$abc$2429$lo20_input_3_0 ;
    wire \dffsre_$abc$2429$lo15_input_1_0 ;
    wire \dffsre_$abc$2429$lo15_input_2_0 ;
    wire \dffsre_$abc$2429$lo15_input_3_0 ;
    wire \dffsre_$abc$2429$lo17_input_1_0 ;
    wire \dffsre_$abc$2429$lo17_input_2_0 ;
    wire \dffsre_$abc$2429$lo17_input_3_0 ;
    wire \dffsre_$abc$2429$lo04_input_1_0 ;
    wire \dffsre_$abc$2429$lo04_input_2_0 ;
    wire \dffsre_$abc$2429$lo04_input_3_0 ;
    wire \dffsre_$abc$2429$lo27_input_1_0 ;
    wire \dffsre_$abc$2429$lo27_input_2_0 ;
    wire \dffsre_$abc$2429$lo27_input_3_0 ;
    wire \dffsre_$abc$2429$lo08_input_1_0 ;
    wire \dffsre_$abc$2429$lo08_input_2_0 ;
    wire \dffsre_$abc$2429$lo08_input_3_0 ;
    wire \lut_$abc$2392$li1_li1_input_0_5 ;
    wire \lut_$abc$2392$li0_li0_input_0_5 ;
    wire \lut_$abc$2392$li1_li1_input_0_4 ;
    wire \lut_$abc$2392$li0_li0_input_0_3 ;
    wire \lut_$abc$2392$li1_li1_input_0_2 ;
    wire \lut_$abc$2392$li0_li0_input_0_4 ;
    wire \lut_$abc$2392$li1_li1_input_0_3 ;
    wire \lut_$abc$2392$li0_li0_input_0_1 ;
    wire \lut_$abc$2392$li1_li1_input_0_0 ;
    wire \lut_$abc$2392$li0_li0_input_0_0 ;
    wire \lut_$abc$2392$li1_li1_input_0_1 ;
    wire \lut_$abc$2392$li0_li0_input_0_2 ;
    wire \dffsre_compare_done_reg[3]_input_0_0 ;
    wire \lut_$abc$7142$new_new_n213___input_0_4 ;
    wire \lut_$abc$2588$li07_li07_input_0_3 ;
    wire \lut_$abc$2588$li06_li06_input_0_4 ;
    wire \lut_$abc$7142$new_new_n201___input_0_4 ;
    wire \lut_$abc$2588$li05_li05_input_0_4 ;
    wire \lut_$abc$2588$li04_li04_input_0_4 ;
    wire \lut_$abc$7142$new_new_n176___input_0_1 ;
    wire \lut_$abc$2429$li30_li30_input_0_0 ;
    wire \lut_$abc$7142$new_new_n213___input_0_2 ;
    wire \lut_$abc$2588$li07_li07_input_0_2 ;
    wire \lut_$abc$2588$li06_li06_input_0_1 ;
    wire \lut_$abc$7142$new_new_n201___input_0_1 ;
    wire \lut_$abc$2588$li05_li05_input_0_2 ;
    wire \lut_$abc$7142$new_new_n179___input_0_5 ;
    wire \lut_$abc$2429$li07_li07_input_0_3 ;
    wire \lut_$abc$7142$new_new_n174___input_0_3 ;
    wire \lut_$abc$7142$new_new_n213___input_0_3 ;
    wire \lut_$abc$2588$li14_li14_input_0_0 ;
    wire \lut_$abc$2588$li15_li15_input_0_2 ;
    wire \lut_$abc$2429$li10_li10_input_0_4 ;
    wire \lut_$abc$7142$new_new_n171___input_0_5 ;
    wire \lut_$abc$7142$new_new_n213___input_0_1 ;
    wire \lut_$abc$2588$li07_li07_input_0_1 ;
    wire \lut_$abc$2588$li06_li06_input_0_0 ;
    wire \lut_$abc$7142$new_new_n201___input_0_0 ;
    wire \lut_$abc$2429$li08_li08_input_0_3 ;
    wire \lut_$abc$7142$new_new_n213___input_0_0 ;
    wire \lut_$abc$2588$li15_li15_input_0_1 ;
    wire \lut_$abc$7142$new_new_n181___input_0_4 ;
    wire \lut_$abc$2429$li11_li11_input_0_4 ;
    wire \lut_$abc$7142$new_new_n214___input_0_0 ;
    wire \lut_$abc$7142$new_new_n223___input_0_0 ;
    wire \lut_$abc$7142$new_new_n229___input_0_3 ;
    wire \lut_$abc$2588$li16_li16_input_0_3 ;
    wire \lut_$abc$7142$new_new_n221___input_0_1 ;
    wire \lut_$abc$2429$li23_li23_input_0_3 ;
    wire \lut_$abc$2588$li18_li18_input_0_2 ;
    wire \lut_$abc$2588$li19_li19_input_0_1 ;
    wire \lut_$abc$2588$li20_li20_input_0_1 ;
    wire \lut_$abc$7142$new_new_n180___input_0_0 ;
    wire \lut_$abc$7142$new_new_n221___input_0_3 ;
    wire \lut_$abc$2429$li28_li28_input_0_2 ;
    wire \lut_$abc$2588$li19_li19_input_0_2 ;
    wire \lut_$abc$2588$li20_li20_input_0_2 ;
    wire \lut_$abc$7142$new_new_n173___input_0_4 ;
    wire \lut_$abc$7142$new_new_n221___input_0_2 ;
    wire \lut_$abc$2429$li31_li31_input_0_1 ;
    wire \lut_$abc$2588$li20_li20_input_0_0 ;
    wire \lut_$abc$7142$new_new_n179___input_0_4 ;
    wire \lut_$abc$7142$new_new_n217___input_0_4 ;
    wire \lut_$abc$7142$new_new_n221___input_0_4 ;
    wire \lut_$abc$7142$new_new_n181___input_0_5 ;
    wire \lut_$abc$2429$li06_li06_input_0_1 ;
    wire \lut_$abc$2588$li16_li16_input_0_1 ;
    wire \lut_$abc$2588$li17_li17_input_0_0 ;
    wire \lut_$abc$7142$new_new_n217___input_0_0 ;
    wire \lut_$abc$7142$new_new_n221___input_0_0 ;
    wire \lut_$abc$2429$li12_li12_input_0_4 ;
    wire \lut_$abc$7142$new_new_n181___input_0_0 ;
    wire \lut_$abc$2588$li17_li17_input_0_1 ;
    wire \lut_$abc$7142$new_new_n223___input_0_1 ;
    wire \lut_$abc$7142$new_new_n229___input_0_0 ;
    wire \lut_$abc$2588$li21_li21_input_0_1 ;
    wire \lut_$abc$7142$new_new_n174___input_0_5 ;
    wire \lut_$abc$2588$li25_li25_input_0_5 ;
    wire \lut_$abc$2588$li24_li24_input_0_3 ;
    wire \lut_$abc$2588$li23_li23_input_0_0 ;
    wire \lut_$abc$7142$new_new_n228___input_0_3 ;
    wire \lut_$abc$2429$li24_li24_input_0_3 ;
    wire \lut_$abc$7142$new_new_n174___input_0_0 ;
    wire \lut_$abc$2588$li25_li25_input_0_1 ;
    wire \lut_$abc$2588$li24_li24_input_0_1 ;
    wire \lut_$abc$2588$li23_li23_input_0_1 ;
    wire \lut_$abc$2588$li22_li22_input_0_1 ;
    wire \lut_$abc$7142$new_new_n228___input_0_1 ;
    wire \lut_$abc$2429$li29_li29_input_0_5 ;
    wire \lut_$abc$7142$new_new_n170___input_0_3 ;
    wire \lut_$abc$7142$new_new_n223___input_0_2 ;
    wire \lut_$abc$7142$new_new_n228___input_0_4 ;
    wire \lut_$abc$2429$li09_li09_input_0_2 ;
    wire \lut_$abc$2588$li21_li21_input_0_2 ;
    wire \lut_$abc$7142$new_new_n175___input_0_1 ;
    wire \lut_$abc$2588$li25_li25_input_0_4 ;
    wire \lut_$abc$2588$li24_li24_input_0_0 ;
    wire \lut_$abc$7142$new_new_n228___input_0_0 ;
    wire \lut_$abc$2429$li05_li05_input_0_5 ;
    wire \lut_$abc$2588$li25_li25_input_0_0 ;
    wire \lut_$abc$7142$new_new_n228___input_0_2 ;
    wire \lut_$abc$7142$new_new_n177___input_0_4 ;
    wire \lut_$abc$2429$li19_li19_input_0_2 ;
    wire \lut_$abc$7142$new_new_n229___input_0_1 ;
    wire \lut_$abc$7142$new_new_n170___input_0_4 ;
    wire \lut_$abc$2588$li00_li00_input_0_1 ;
    wire \lut_$abc$2588$li01_li01_input_0_4 ;
    wire \lut_$abc$2588$li02_li02_input_0_4 ;
    wire \lut_$abc$2588$li03_li03_input_0_4 ;
    wire \lut_$abc$7142$new_new_n197___input_0_4 ;
    wire \lut_$abc$2588$li04_li04_input_0_1 ;
    wire \lut_$abc$2429$li22_li22_input_0_0 ;
    wire \lut_$abc$2588$li01_li01_input_0_0 ;
    wire \lut_$abc$2588$li02_li02_input_0_0 ;
    wire \lut_$abc$2588$li03_li03_input_0_0 ;
    wire \lut_$abc$7142$new_new_n197___input_0_0 ;
    wire \lut_$abc$2588$li04_li04_input_0_0 ;
    wire \lut_$abc$2429$li26_li26_input_0_3 ;
    wire \lut_$abc$7142$new_new_n173___input_0_0 ;
    wire \lut_$abc$2588$li02_li02_input_0_2 ;
    wire \lut_$abc$2588$li03_li03_input_0_1 ;
    wire \lut_$abc$7142$new_new_n197___input_0_1 ;
    wire \lut_$abc$2588$li04_li04_input_0_3 ;
    wire \lut_$abc$7142$new_new_n180___input_0_4 ;
    wire \lut_$abc$2429$li13_li13_input_0_1 ;
    wire \lut_$abc$2588$li03_li03_input_0_2 ;
    wire \lut_$abc$7142$new_new_n197___input_0_2 ;
    wire \lut_$abc$2588$li04_li04_input_0_2 ;
    wire \lut_$abc$7142$new_new_n179___input_0_3 ;
    wire \lut_$abc$2429$li03_li03_input_0_5 ;
    wire \dffsre_a_reg[4]_input_0_0 ;
    wire \lut_$abc$2588$li07_li07_input_0_0 ;
    wire \lut_$abc$2588$li08_li08_input_0_4 ;
    wire \lut_$abc$2588$li09_li09_input_0_4 ;
    wire \lut_$abc$7142$new_new_n206___input_0_3 ;
    wire \lut_$abc$2588$li10_li10_input_0_3 ;
    wire \lut_$abc$7142$new_new_n178___input_0_3 ;
    wire \lut_$abc$2429$li20_li20_input_0_3 ;
    wire \lut_$abc$7142$new_new_n214___input_0_2 ;
    wire \lut_$abc$2588$li07_li07_input_0_4 ;
    wire \lut_$abc$2588$li06_li06_input_0_2 ;
    wire \lut_$abc$7142$new_new_n201___input_0_2 ;
    wire \lut_$abc$2588$li05_li05_input_0_0 ;
    wire \lut_$abc$7142$new_new_n223___input_0_5 ;
    wire \lut_$abc$7142$new_new_n229___input_0_5 ;
    wire \lut_$abc$2588$li16_li16_input_0_2 ;
    wire \dffsre_a_reg[7]_input_0_0 ;
    wire \lut_$abc$7142$new_new_n171___input_0_0 ;
    wire \lut_$abc$7142$new_new_n206___input_0_4 ;
    wire \lut_$abc$2588$li10_li10_input_0_1 ;
    wire \lut_$abc$2429$li15_li15_input_0_4 ;
    wire \lut_$abc$2588$li14_li14_input_0_4 ;
    wire \lut_$abc$2588$li13_li13_input_0_4 ;
    wire \lut_$abc$2588$li12_li12_input_0_4 ;
    wire \lut_$abc$2588$li11_li11_input_0_4 ;
    wire \lut_$abc$2588$li08_li08_input_0_2 ;
    wire \lut_$abc$2588$li09_li09_input_0_0 ;
    wire \lut_$abc$2588$li10_li10_input_0_4 ;
    wire \lut_$abc$2588$li15_li15_input_0_4 ;
    wire \lut_$abc$2588$li08_li08_input_0_1 ;
    wire \lut_$abc$2588$li09_li09_input_0_1 ;
    wire \lut_$abc$7142$new_new_n206___input_0_2 ;
    wire \lut_$abc$2588$li10_li10_input_0_2 ;
    wire \lut_$abc$7142$new_new_n176___input_0_3 ;
    wire \lut_$abc$2429$li25_li25_input_0_0 ;
    wire \lut_$abc$2588$li09_li09_input_0_2 ;
    wire \lut_$abc$7142$new_new_n206___input_0_0 ;
    wire \lut_$abc$2588$li10_li10_input_0_0 ;
    wire \lut_$abc$7142$new_new_n178___input_0_4 ;
    wire \lut_$abc$2429$li17_li17_input_0_4 ;
    wire \dffsre_a_reg[10]_input_0_0 ;
    wire \lut_$abc$2588$li13_li13_input_0_0 ;
    wire \lut_$abc$7142$new_new_n210___input_0_0 ;
    wire \lut_$abc$7142$new_new_n173___input_0_1 ;
    wire \lut_$abc$2429$li04_li04_input_0_4 ;
    wire \lut_$abc$7142$new_new_n214___input_0_3 ;
    wire \lut_$abc$2588$li14_li14_input_0_2 ;
    wire \lut_$abc$2588$li13_li13_input_0_3 ;
    wire \lut_$abc$2588$li12_li12_input_0_2 ;
    wire \lut_$abc$2588$li11_li11_input_0_2 ;
    wire \lut_$abc$7142$new_new_n223___input_0_3 ;
    wire \lut_$abc$7142$new_new_n229___input_0_2 ;
    wire \lut_$abc$2588$li15_li15_input_0_5 ;
    wire \lut_$abc$2588$li16_li16_input_0_4 ;
    wire \lut_$abc$7142$new_new_n170___input_0_0 ;
    wire \lut_$abc$2588$li13_li13_input_0_2 ;
    wire \lut_$abc$7142$new_new_n210___input_0_2 ;
    wire \lut_$abc$2588$li12_li12_input_0_0 ;
    wire \lut_$abc$2588$li11_li11_input_0_0 ;
    wire \lut_$abc$2429$li27_li27_input_0_0 ;
    wire \lut_$abc$7142$new_new_n172___input_0_3 ;
    wire \lut_$abc$2588$li13_li13_input_0_1 ;
    wire \lut_$abc$7142$new_new_n210___input_0_1 ;
    wire \lut_$abc$2588$li12_li12_input_0_1 ;
    wire \lut_$abc$2429$li16_li16_input_0_4 ;
    wire \dffsre_a_reg[13]_input_0_0 ;
    wire \lut_$abc$7142$new_new_n214___input_0_4 ;
    wire \lut_$abc$2588$li14_li14_input_0_1 ;
    wire \lut_$abc$7142$new_new_n223___input_0_4 ;
    wire \lut_$abc$7142$new_new_n229___input_0_4 ;
    wire \lut_$abc$2588$li15_li15_input_0_0 ;
    wire \lut_$abc$2588$li16_li16_input_0_0 ;
    wire \dffsre_a_reg[15]_input_0_0 ;
    wire \dffsre_a_reg[16]_input_0_0 ;
    wire \lut_$abc$2588$li18_li18_input_0_0 ;
    wire \lut_$abc$2588$li19_li19_input_0_4 ;
    wire \lut_$abc$2588$li20_li20_input_0_5 ;
    wire \lut_$abc$2588$li18_li18_input_0_4 ;
    wire \lut_$abc$2588$li19_li19_input_0_0 ;
    wire \lut_$abc$2588$li20_li20_input_0_4 ;
    wire \lut_$abc$2588$li17_li17_input_0_4 ;
    wire \lut_$abc$2588$li21_li21_input_0_3 ;
    wire \dffsre_a_reg[20]_input_0_0 ;
    wire \lut_$abc$2588$li25_li25_input_0_2 ;
    wire \lut_$abc$2588$li24_li24_input_0_2 ;
    wire \lut_$abc$2588$li23_li23_input_0_2 ;
    wire \lut_$abc$2588$li22_li22_input_0_2 ;
    wire \dffsre_a_reg[25]_input_0_0 ;
    wire \lut_$abc$7142$new_new_n171___input_0_4 ;
    wire \lut_$abc$2588$li31_li31_input_0_4 ;
    wire \lut_$abc$2429$li01_li01_input_0_3 ;
    wire \lut_$abc$2588$li30_li30_input_0_2 ;
    wire \lut_$abc$2588$li29_li29_input_0_2 ;
    wire \lut_$abc$2588$li31_li31_input_0_2 ;
    wire \lut_$abc$2588$li26_li26_input_0_4 ;
    wire \lut_$abc$2588$li27_li27_input_0_4 ;
    wire \lut_$abc$2588$li30_li30_input_0_0 ;
    wire \lut_$abc$2588$li29_li29_input_0_0 ;
    wire \lut_$abc$2588$li28_li28_input_0_4 ;
    wire \lut_$abc$2588$li31_li31_input_0_3 ;
    wire \lut_$abc$2429$li18_li18_input_0_1 ;
    wire \lut_$abc$7142$new_new_n176___input_0_2 ;
    wire \lut_$abc$2588$li30_li30_input_0_4 ;
    wire \lut_$abc$2588$li29_li29_input_0_4 ;
    wire \lut_$abc$2588$li31_li31_input_0_0 ;
    wire \lut_$abc$2588$li30_li30_input_0_1 ;
    wire \lut_$abc$2588$li31_li31_input_0_1 ;
    wire \lut_$abc$2429$li14_li14_input_0_4 ;
    wire \lut_$abc$7142$new_new_n180___input_0_5 ;
    wire \dffsre_a_reg[31]_input_0_0 ;
    wire \dffsre_a_reg[3]_input_0_0 ;
    wire \dffsre_a_reg[6]_input_0_0 ;
    wire \dffsre_a_reg[9]_input_0_0 ;
    wire \dffsre_a_reg[12]_input_0_0 ;
    wire \dffsre_a_reg[14]_input_0_0 ;
    wire \dffsre_a_reg[19]_input_0_0 ;
    wire \dffsre_a_reg[24]_input_0_0 ;
    wire \lut_$abc$7142$new_new_n172___input_0_2 ;
    wire \lut_$abc$2588$li28_li28_input_0_0 ;
    wire \lut_$abc$7142$new_new_n233___input_0_0 ;
    wire \lut_$abc$2429$li02_li02_input_0_3 ;
    wire \lut_$abc$7142$new_new_n175___input_0_2 ;
    wire \lut_$abc$2588$li26_li26_input_0_2 ;
    wire \lut_$abc$2588$li27_li27_input_0_2 ;
    wire \lut_$abc$2588$li28_li28_input_0_1 ;
    wire \lut_$abc$7142$new_new_n233___input_0_1 ;
    wire \lut_$abc$2429$li21_li21_input_0_3 ;
    wire \lut_$abc$7142$new_new_n177___input_0_2 ;
    wire \lut_$abc$2588$li27_li27_input_0_1 ;
    wire \lut_$abc$2588$li28_li28_input_0_2 ;
    wire \lut_$abc$7142$new_new_n233___input_0_2 ;
    wire \lut_$abc$2429$li00_li00_input_0_3 ;
    wire \dffsre_a_reg[28]_input_0_0 ;
    wire \dffsre_a_reg[30]_input_0_0 ;
    wire \dffsre_a_reg[2]_input_0_0 ;
    wire \dffsre_a_reg[5]_input_0_0 ;
    wire \dffsre_a_reg[8]_input_0_0 ;
    wire \dffsre_a_reg[11]_input_0_0 ;
    wire \dffsre_a_reg[17]_input_0_0 ;
    wire \dffsre_a_reg[18]_input_0_0 ;
    wire \dffsre_a_reg[21]_input_0_0 ;
    wire \dffsre_a_reg[23]_input_0_0 ;
    wire \dffsre_a_reg[27]_input_0_0 ;
    wire \dffsre_a_reg[29]_input_0_0 ;
    wire \dffsre_a_reg[1]_input_0_0 ;
    wire \dffsre_a_reg[22]_input_0_0 ;
    wire \dffsre_a_reg[26]_input_0_0 ;
    wire \dffsre_a_reg[0]_input_0_0 ;
    wire \lut_$abc$7142$new_new_n170___input_0_1 ;
    wire \lut_$abc$2429$li03_li03_input_0_3 ;
    wire \lut_$abc$7142$new_new_n138___input_0_5 ;
    wire \lut_$abc$2429$li26_li26_input_0_2 ;
    wire \lut_$abc$7142$new_new_n137___input_0_2 ;
    wire \lut_$abc$2429$li22_li22_input_0_4 ;
    wire \lut_$abc$2429$li13_li13_input_0_2 ;
    wire \dffsre_$abc$2429$lo22_input_0_0 ;
    wire \lut_$abc$7142$new_new_n177___input_0_1 ;
    wire \lut_$abc$7142$new_new_n149___input_0_0 ;
    wire \lut_$abc$2429$li19_li19_input_0_4 ;
    wire \lut_$abc$7142$new_new_n177___input_0_3 ;
    wire \lut_$abc$2429$li00_li00_input_0_1 ;
    wire \lut_$abc$7142$new_new_n150___input_0_1 ;
    wire \lut_$abc$7142$new_new_n151___input_0_1 ;
    wire \lut_$abc$7142$new_new_n178___input_0_1 ;
    wire \lut_$abc$7142$new_new_n172___input_0_1 ;
    wire \lut_$abc$7142$new_new_n172___input_0_0 ;
    wire \lut_$abc$7142$new_new_n172___input_0_4 ;
    wire \lut_$abc$2429$li16_li16_input_0_1 ;
    wire \lut_$abc$7142$new_new_n136___input_0_4 ;
    wire \lut_$abc$7142$new_new_n172___input_0_5 ;
    wire \lut_$abc$2429$li18_li18_input_0_4 ;
    wire \lut_$abc$2429$li02_li02_input_0_1 ;
    wire \lut_$abc$7142$new_new_n151___input_0_4 ;
    wire \lut_$abc$7142$new_new_n175___input_0_0 ;
    wire \lut_$abc$7142$new_new_n175___input_0_4 ;
    wire \lut_$abc$7142$new_new_n175___input_0_5 ;
    wire \lut_$abc$7142$new_new_n148___input_0_1 ;
    wire \lut_$abc$2429$li05_li05_input_0_2 ;
    wire \lut_$abc$7142$new_new_n175___input_0_3 ;
    wire \lut_$abc$2429$li21_li21_input_0_0 ;
    wire \lut_$abc$2429$li00_li00_input_0_0 ;
    wire \lut_$abc$7142$new_new_n150___input_0_0 ;
    wire \lut_$abc$7142$new_new_n151___input_0_0 ;
    wire \lut_$abc$7142$new_new_n178___input_0_0 ;
    wire \lut_$abc$7142$new_new_n178___input_0_5 ;
    wire \lut_$abc$7142$new_new_n158___input_0_1 ;
    wire \lut_$abc$7142$new_new_n136___input_0_0 ;
    wire \lut_$abc$7142$new_new_n154___input_0_0 ;
    wire \lut_$abc$2429$li20_li20_input_0_4 ;
    wire \lut_$abc$2429$li25_li25_input_0_2 ;
    wire \lut_$abc$7142$new_new_n178___input_0_2 ;
    wire \lut_$abc$7142$new_new_n158___input_0_3 ;
    wire \lut_$abc$2429$li15_li15_input_0_1 ;
    wire \lut_$abc$2429$li17_li17_input_0_1 ;
    wire \lut_$abc$7142$new_new_n136___input_0_1 ;
    wire \lut_$abc$7142$new_new_n170___input_0_2 ;
    wire \lut_$abc$2429$li29_li29_input_0_1 ;
    wire \lut_$abc$7142$new_new_n134___input_0_4 ;
    wire \lut_$abc$2429$li09_li09_input_0_0 ;
    wire \lut_$abc$7142$new_new_n148___input_0_0 ;
    wire \lut_$abc$7142$new_new_n170___input_0_5 ;
    wire \lut_$abc$2429$li16_li16_input_0_2 ;
    wire \lut_$abc$7142$new_new_n136___input_0_3 ;
    wire \lut_$abc$2429$li27_li27_input_0_1 ;
    wire \lut_$abc$7142$new_new_n171___input_0_3 ;
    wire \lut_$abc$7142$new_new_n140___input_0_2 ;
    wire \lut_$abc$7142$new_new_n142___input_0_4 ;
    wire \lut_$abc$7142$new_new_n149___input_0_2 ;
    wire \lut_$abc$7142$new_new_n158___input_0_2 ;
    wire \lut_$abc$7142$new_new_n154___input_0_2 ;
    wire \lut_$abc$7142$new_new_n139___input_0_2 ;
    wire \lut_$abc$2429$li04_li04_input_0_2 ;
    wire \lut_$abc$2429$li08_li08_input_0_1 ;
    wire \lut_$abc$2429$li20_li20_input_0_1 ;
    wire \lut_$abc$2429$li25_li25_input_0_1 ;
    wire \lut_$abc$7142$new_new_n171___input_0_1 ;
    wire \lut_$abc$2429$li01_li01_input_0_0 ;
    wire \lut_$abc$7142$new_new_n171___input_0_2 ;
    wire \lut_$abc$7142$new_new_n158___input_0_0 ;
    wire \lut_$abc$2429$li15_li15_input_0_3 ;
    wire \lut_$abc$7142$new_new_n136___input_0_2 ;
    wire \lut_$abc$7142$new_new_n135___input_0_5 ;
    wire \lut_$abc$7142$new_new_n142___input_0_1 ;
    wire \lut_$abc$7142$new_new_n173___input_0_5 ;
    wire \lut_$abc$2429$li10_li10_input_0_2 ;
    wire \lut_$abc$2429$li11_li11_input_0_2 ;
    wire \lut_$abc$2429$li04_li04_input_0_1 ;
    wire \lut_$abc$7142$new_new_n134___input_0_2 ;
    wire \lut_$abc$2429$li31_li31_input_0_2 ;
    wire \lut_$abc$7142$new_new_n133___input_0_1 ;
    wire \lut_$abc$2429$li28_li28_input_0_1 ;
    wire \lut_$abc$7142$new_new_n173___input_0_3 ;
    wire \lut_$abc$7142$new_new_n148___input_0_4 ;
    wire \lut_$abc$2429$li03_li03_input_0_2 ;
    wire \lut_$abc$7142$new_new_n138___input_0_3 ;
    wire \lut_$abc$2429$li26_li26_input_0_1 ;
    wire \lut_$abc$7142$new_new_n137___input_0_4 ;
    wire \lut_$abc$7142$new_new_n173___input_0_2 ;
    wire \lut_$abc$2429$li13_li13_input_0_4 ;
    wire \lut_$abc$7142$new_new_n174___input_0_1 ;
    wire \lut_$abc$7142$new_new_n135___input_0_4 ;
    wire \lut_$abc$7142$new_new_n142___input_0_0 ;
    wire \lut_$abc$2429$li10_li10_input_0_3 ;
    wire \lut_$abc$2429$li11_li11_input_0_0 ;
    wire \lut_$abc$7142$new_new_n174___input_0_4 ;
    wire \lut_$abc$2429$li29_li29_input_0_0 ;
    wire \lut_$abc$7142$new_new_n134___input_0_0 ;
    wire \lut_$abc$7142$new_new_n148___input_0_3 ;
    wire \lut_$abc$7142$new_new_n174___input_0_2 ;
    wire \lut_$abc$2429$li24_li24_input_0_1 ;
    wire \lut_$abc$7142$new_new_n148___input_0_2 ;
    wire \lut_$abc$2429$li05_li05_input_0_1 ;
    wire \lut_$abc$2429$li18_li18_input_0_0 ;
    wire \lut_$abc$7142$new_new_n176___input_0_0 ;
    wire \lut_$abc$7142$new_new_n151___input_0_3 ;
    wire \lut_$abc$7142$new_new_n176___input_0_5 ;
    wire \lut_$abc$7142$new_new_n158___input_0_5 ;
    wire \lut_$abc$2429$li15_li15_input_0_0 ;
    wire \lut_$abc$2429$li17_li17_input_0_0 ;
    wire \lut_$abc$7142$new_new_n136___input_0_5 ;
    wire \lut_$abc$2429$li25_li25_input_0_3 ;
    wire \lut_$abc$7142$new_new_n176___input_0_4 ;
    wire \lut_$abc$7142$new_new_n138___input_0_2 ;
    wire \lut_$abc$2429$li07_li07_input_0_1 ;
    wire \lut_$abc$2429$li30_li30_input_0_1 ;
    wire \lut_$abc$7142$new_new_n179___input_0_2 ;
    wire \lut_$abc$2429$li03_li03_input_0_1 ;
    wire \lut_$abc$7142$new_new_n138___input_0_1 ;
    wire \lut_$abc$7142$new_new_n137___input_0_1 ;
    wire \lut_$abc$7142$new_new_n179___input_0_0 ;
    wire \lut_$abc$7142$new_new_n138___input_0_0 ;
    wire \lut_$abc$2429$li07_li07_input_0_0 ;
    wire \lut_$abc$7142$new_new_n134___input_0_1 ;
    wire \lut_$abc$2429$li31_li31_input_0_0 ;
    wire \lut_$abc$7142$new_new_n133___input_0_0 ;
    wire \lut_$abc$7142$new_new_n179___input_0_1 ;
    wire \lut_$abc$7142$new_new_n148___input_0_5 ;
    wire \lut_$abc$2429$li03_li03_input_0_0 ;
    wire \lut_$abc$7142$new_new_n138___input_0_4 ;
    wire \lut_$abc$7142$new_new_n137___input_0_0 ;
    wire \lut_$abc$7142$new_new_n180___input_0_2 ;
    wire \lut_$abc$2429$li13_li13_input_0_3 ;
    wire \lut_$abc$2429$li01_li01_input_0_1 ;
    wire \lut_$abc$2429$li14_li14_input_0_1 ;
    wire \lut_$abc$7142$new_new_n180___input_0_1 ;
    wire \lut_$abc$7142$new_new_n135___input_0_0 ;
    wire \lut_$abc$2429$li23_li23_input_0_0 ;
    wire \lut_$abc$7142$new_new_n180___input_0_3 ;
    wire \lut_$abc$7142$new_new_n135___input_0_2 ;
    wire \lut_$abc$7142$new_new_n142___input_0_2 ;
    wire \lut_$abc$7142$new_new_n181___input_0_2 ;
    wire \lut_$abc$2429$li11_li11_input_0_3 ;
    wire \lut_$abc$7142$new_new_n135___input_0_1 ;
    wire \lut_$abc$2429$li23_li23_input_0_2 ;
    wire \lut_$abc$2429$li12_li12_input_0_1 ;
    wire \lut_$abc$7142$new_new_n181___input_0_1 ;
    wire \lut_$abc$7142$new_new_n135___input_0_3 ;
    wire \lut_$abc$2429$li23_li23_input_0_5 ;
    wire \lut_$abc$2429$li12_li12_input_0_2 ;
    wire \lut_$abc$7142$new_new_n181___input_0_3 ;
    wire \lut_$abc$2429$li06_li06_input_0_2 ;
    wire \lut_$abc$7142$new_new_n140___input_0_3 ;
    wire \lut_$abc$7142$new_new_n142___input_0_5 ;
    wire \lut_$abc$7142$new_new_n149___input_0_1 ;
    wire \lut_$abc$7142$new_new_n158___input_0_4 ;
    wire \lut_$abc$7142$new_new_n154___input_0_3 ;
    wire \lut_$abc$7142$new_new_n139___input_0_3 ;
    wire \lut_$abc$2429$li04_li04_input_0_3 ;
    wire \lut_$abc$2429$li08_li08_input_0_4 ;
    wire \lut_$abc$2429$li20_li20_input_0_0 ;
    wire \lut_$abc$2429$li25_li25_input_0_4 ;
    wire \dffsre_$abc$2429$lo08_input_0_0 ;
    wire \lut_$abc$2429$li18_li18_input_0_5 ;
    wire \lut_$abc$2429$li21_li21_input_0_1 ;
    wire \lut_$abc$2429$li00_li00_input_0_2 ;
    wire \lut_$abc$2429$li02_li02_input_0_0 ;
    wire \lut_$abc$2429$li01_li01_input_0_4 ;
    wire \lut_$abc$2429$li14_li14_input_0_0 ;
    wire \dffsre_$abc$2429$lo21_input_0_0 ;
    wire \lut_$abc$2429$li23_li23_input_0_1 ;
    wire \lut_$abc$2429$li12_li12_input_0_0 ;
    wire \lut_$abc$2429$li06_li06_input_0_0 ;
    wire \dffsre_$abc$2429$lo06_input_0_0 ;
    wire \dffsre_$abc$2429$lo26_input_0_0 ;
    wire \lut_$abc$2429$li16_li16_input_0_0 ;
    wire \lut_$abc$2429$li27_li27_input_0_3 ;
    wire \dffsre_$abc$2429$lo27_input_0_0 ;
    wire \lut_$abc$2429$li29_li29_input_0_4 ;
    wire \lut_$abc$2429$li09_li09_input_0_4 ;
    wire \lut_$abc$2429$li31_li31_input_0_4 ;
    wire \lut_$abc$2429$li28_li28_input_0_4 ;
    wire \lut_$abc$2429$li24_li24_input_0_4 ;
    wire \lut_$abc$2429$li19_li19_input_0_3 ;
    wire \lut_$abc$2429$li05_li05_input_0_3 ;
    wire \dffsre_$abc$2429$lo28_input_0_0 ;
    wire \lut_$abc$2429$li07_li07_input_0_2 ;
    wire \lut_$abc$2429$li30_li30_input_0_2 ;
    wire \dffsre_$abc$2429$lo30_input_0_0 ;
    wire \dffsre_$abc$2429$lo12_input_0_0 ;
    wire \lut_$abc$2429$li29_li29_input_0_2 ;
    wire \lut_$abc$2429$li09_li09_input_0_1 ;
    wire \dffsre_$abc$2429$lo09_input_0_0 ;
    wire \dffsre_$abc$2429$lo20_input_0_0 ;
    wire \lut_$abc$2429$li15_li15_input_0_2 ;
    wire \lut_$abc$2429$li17_li17_input_0_2 ;
    wire \dffsre_$abc$2429$lo17_input_0_0 ;
    wire \dffsre_$abc$2429$lo00_input_0_0 ;
    wire \lut_$abc$2429$li18_li18_input_0_2 ;
    wire \lut_$abc$2429$li02_li02_input_0_2 ;
    wire \dffsre_$abc$2429$lo02_input_0_0 ;
    wire \dffsre_$abc$2429$lo16_input_0_0 ;
    wire \dffsre_$abc$2429$lo13_input_0_0 ;
    wire \lut_$abc$2429$li01_li01_input_0_2 ;
    wire \lut_$abc$2429$li14_li14_input_0_2 ;
    wire \dffsre_$abc$2429$lo14_input_0_0 ;
    wire \lut_$abc$7142$new_new_n149___input_0_5 ;
    wire \lut_$abc$2429$li19_li19_input_0_1 ;
    wire \dffsre_$abc$2429$lo19_input_0_0 ;
    wire \lut_$abc$2429$li10_li10_input_0_1 ;
    wire \lut_$abc$2429$li11_li11_input_0_1 ;
    wire \dffsre_$abc$2429$lo10_input_0_0 ;
    wire \dffsre_$abc$2429$lo07_input_0_0 ;
    wire \lut_$abc$2429$li24_li24_input_0_0 ;
    wire \lut_$abc$2429$li05_li05_input_0_0 ;
    wire \dffsre_$abc$2429$lo24_input_0_0 ;
    wire \dffsre_$abc$2429$lo31_input_0_0 ;
    wire \dffsre_$abc$2429$lo05_input_0_0 ;
    wire \dffsre_$abc$2429$lo03_input_0_0 ;
    wire \lut_$abc$7142$new_new_n140___input_0_1 ;
    wire \lut_$abc$7142$new_new_n142___input_0_3 ;
    wire \lut_$abc$7142$new_new_n149___input_0_3 ;
    wire \lut_$abc$7142$new_new_n139___input_0_1 ;
    wire \lut_$abc$2429$li04_li04_input_0_0 ;
    wire \dffsre_$abc$2429$lo04_input_0_0 ;
    wire \dffsre_$abc$2429$lo01_input_0_0 ;
    wire \dffsre_$abc$2429$lo11_input_0_0 ;
    wire \dffsre_$abc$2429$lo18_input_0_0 ;
    wire \dffsre_$abc$2429$lo15_input_0_0 ;
    wire \dffsre_$abc$2429$lo23_input_0_0 ;
    wire \dffsre_$abc$2429$lo25_input_0_0 ;
    wire \dffsre_$abc$2429$lo29_input_0_0 ;
    wire \lut_$abc$7142$new_new_n140___input_0_0 ;
    wire \lut_$abc$7142$new_new_n149___input_0_4 ;
    wire \dffsre_compare_done_reg[2]_input_0_0 ;

    //IO assignments
    assign \compare_done_reg[3]  = \compare_done_reg[3]_input_0_0 ;
    assign \compare_done_reg[2]  = \compare_done_reg[2]_input_0_0 ;
    assign \compare_done_reg[1]  = \compare_done_reg[1]_input_0_0 ;
    assign \compare_done_reg[0]  = \compare_done_reg[0]_input_0_0 ;
    assign \clk_a_output_0_0  = \clk_a ;
    assign \reset_output_0_0  = \reset ;
    assign \clk_b_output_0_0  = \clk_b ;
    assign \clk_c_output_0_0  = \clk_c ;

    //Interconnect
    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[15]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[15]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[7]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[7]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[6]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[6]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[5]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[5]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[0]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[0]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[1]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[1]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[2]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[3]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[4]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[4]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[14]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[14]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[13]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[13]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[12]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[12]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[11]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[11]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[8]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[8]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[9]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[9]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[10]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[10]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[25]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[25]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[24]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[24]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[23]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[23]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[22]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[22]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[16]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[16]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[21]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[21]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[18]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[18]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[19]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[19]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[20]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[20]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[26]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[26]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[27]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[27]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[30]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[30]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[29]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[29]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[28]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[28]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[31]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[31]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_a_output_0_0_to_dffsre_a_reg[17]_clock_0_0  (
        .datain(\clk_a_output_0_0 ),
        .dataout(\dffsre_a_reg[17]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li07_li07_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li07_li07_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li06_li06_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li06_li06_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li05_li05_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li05_li05_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li00_li00_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li00_li00_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li01_li01_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li01_li01_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li02_li02_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li02_li02_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li03_li03_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li03_li03_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li04_li04_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li04_li04_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li14_li14_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li14_li14_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li13_li13_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li13_li13_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li12_li12_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li12_li12_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li11_li11_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li11_li11_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li08_li08_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li08_li08_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li09_li09_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li09_li09_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li10_li10_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li10_li10_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li25_li25_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li25_li25_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li24_li24_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li24_li24_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li23_li23_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li23_li23_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li22_li22_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li22_li22_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li15_li15_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li15_li15_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li23_li23_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li23_li23_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li12_li12_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li12_li12_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li06_li06_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li06_li06_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li16_li16_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li16_li16_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li29_li29_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li29_li29_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li09_li09_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li09_li09_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li31_li31_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li31_li31_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li28_li28_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li28_li28_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li18_li18_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li18_li18_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li19_li19_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li19_li19_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li20_li20_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li20_li20_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li18_li18_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li18_li18_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li26_li26_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li26_li26_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li27_li27_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li27_li27_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li30_li30_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li30_li30_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li29_li29_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li29_li29_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li28_li28_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li28_li28_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li31_li31_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li31_li31_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li03_li03_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li03_li03_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li07_li07_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li07_li07_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li30_li30_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li30_li30_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li26_li26_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li26_li26_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li21_li21_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li21_li21_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li00_li00_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li00_li00_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li02_li02_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li02_li02_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li01_li01_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li01_li01_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li14_li14_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li14_li14_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li16_li16_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li16_li16_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li17_li17_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li17_li17_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2588$li21_li21_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2588$li21_li21_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li24_li24_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li24_li24_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li19_li19_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li19_li19_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li05_li05_input_0_4  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li05_li05_input_0_4 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li15_li15_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li15_li15_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li17_li17_input_0_3  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li17_li17_input_0_3 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li10_li10_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li10_li10_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li11_li11_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li11_li11_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li04_li04_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li04_li04_input_0_5 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li27_li27_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li27_li27_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li08_li08_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li08_li08_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li22_li22_input_0_1  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li22_li22_input_0_1 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li20_li20_input_0_2  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li20_li20_input_0_2 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li13_li13_input_0_0  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li13_li13_input_0_0 )
    );

    fpga_interconnect \routing_segment_reset_output_0_0_to_lut_$abc$2429$li25_li25_input_0_5  (
        .datain(\reset_output_0_0 ),
        .dataout(\lut_$abc$2429$li25_li25_input_0_5 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo10_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo10_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo23_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo23_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo12_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo12_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo11_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo11_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo06_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo06_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo29_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo29_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo09_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo09_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo31_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo31_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo28_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo28_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo18_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo18_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo07_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo07_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo13_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo13_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo30_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo30_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo03_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo03_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo26_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo26_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo22_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo22_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo19_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo19_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo21_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo21_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo00_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo00_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo02_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo02_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo01_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo01_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo14_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo14_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo16_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo16_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo24_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo24_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo05_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo05_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo25_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo25_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo20_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo20_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo15_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo15_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo17_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo17_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo04_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo04_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo27_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo27_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_b_output_0_0_to_dffsre_$abc$2429$lo08_clock_0_0  (
        .datain(\clk_b_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo08_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_c_output_0_0_to_dffsre_compare_done_reg[2]_clock_0_0  (
        .datain(\clk_c_output_0_0 ),
        .dataout(\dffsre_compare_done_reg[2]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_clk_c_output_0_0_to_dffsre_compare_done_reg[3]_clock_0_0  (
        .datain(\clk_c_output_0_0 ),
        .dataout(\dffsre_compare_done_reg[3]_clock_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_compare_done_reg[3]_output_0_0_to_lut_compare_done_reg[1]_input_0_2  (
        .datain(\dffsre_compare_done_reg[3]_output_0_0 ),
        .dataout(\lut_compare_done_reg[1]_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_compare_done_reg[3]_output_0_0_to_compare_done_reg[3]_input_0_0  (
        .datain(\dffsre_compare_done_reg[3]_output_0_0 ),
        .dataout(\compare_done_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_compare_done_reg[2]_output_0_0_to_lut_compare_done_reg[0]_input_0_1  (
        .datain(\dffsre_compare_done_reg[2]_output_0_0 ),
        .dataout(\lut_compare_done_reg[0]_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_compare_done_reg[2]_output_0_0_to_compare_done_reg[2]_input_0_0  (
        .datain(\dffsre_compare_done_reg[2]_output_0_0 ),
        .dataout(\compare_done_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_compare_done_reg[1]_output_0_0_to_compare_done_reg[1]_input_0_0  (
        .datain(\lut_compare_done_reg[1]_output_0_0 ),
        .dataout(\compare_done_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_compare_done_reg[0]_output_0_0_to_compare_done_reg[0]_input_0_0  (
        .datain(\lut_compare_done_reg[0]_output_0_0 ),
        .dataout(\compare_done_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_compare_done_reg[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_compare_done_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_compare_done_reg[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_compare_done_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_compare_done_reg[2]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_compare_done_reg[2]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_compare_done_reg[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_compare_done_reg[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_compare_done_reg[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_compare_done_reg[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_compare_done_reg[3]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_compare_done_reg[3]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[15]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[15]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[15]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[15]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[15]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[15]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[7]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[7]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[7]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[7]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[7]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[7]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[6]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[6]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[6]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[6]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[6]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[6]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[5]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[5]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[5]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[5]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[5]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[5]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[0]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[0]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[0]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[0]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[0]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[0]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[1]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[1]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[1]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[1]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[1]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[1]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[2]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[2]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[2]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[2]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[2]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[2]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[3]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[3]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[3]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[3]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[3]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[3]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[4]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[4]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[4]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[4]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[4]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[4]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[14]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[14]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[14]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[14]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[14]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[14]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[13]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[13]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[13]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[13]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[13]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[13]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[12]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[12]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[12]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[12]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[12]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[12]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[11]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[11]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[11]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[11]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[11]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[11]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[8]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[8]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[8]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[8]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[8]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[8]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[9]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[9]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[9]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[9]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[9]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[9]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[10]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[10]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[10]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[10]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[10]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[10]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[25]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[25]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[25]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[25]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[25]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[25]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[24]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[24]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[24]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[24]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[24]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[24]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[23]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[23]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[23]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[23]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[23]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[23]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[22]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[22]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[22]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[22]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[22]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[22]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo10_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo10_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo10_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo10_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo10_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo10_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo23_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo23_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo23_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo23_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo23_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo23_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo12_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo12_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo12_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo12_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo12_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo12_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo11_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo11_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo11_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo11_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo11_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo11_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo06_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo06_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo06_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo06_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo06_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo06_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[16]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[16]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[16]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[16]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[16]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[16]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo29_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo29_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo29_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo29_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo29_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo29_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo09_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo09_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo09_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo09_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo09_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo09_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo31_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo31_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo31_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo31_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo31_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo31_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo28_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo28_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo28_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo28_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo28_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo28_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[21]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[21]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[21]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[21]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[21]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[21]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[18]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[18]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[18]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[18]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[18]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[18]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[19]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[19]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[19]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[19]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[19]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[19]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[20]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[20]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[20]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[20]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[20]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[20]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo18_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo18_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo18_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo18_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo18_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo18_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[26]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[26]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[26]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[26]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[26]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[26]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[27]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[27]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[27]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[27]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[27]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[27]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[30]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[30]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[30]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[30]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[30]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[30]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[29]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[29]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[29]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[29]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[29]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[29]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[28]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[28]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[28]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[28]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[28]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[28]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[31]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[31]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[31]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[31]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[31]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[31]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo07_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo07_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo07_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo07_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo07_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo07_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo13_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo13_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo13_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo13_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo13_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo13_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo30_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo30_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo30_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo30_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo30_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo30_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo03_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo03_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo03_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo03_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo03_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo03_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo26_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo26_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo26_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo26_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo26_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo26_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo22_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo22_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo22_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo22_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo22_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo22_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo19_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo19_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo19_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo19_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo19_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo19_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo21_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo21_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo21_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo21_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo21_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo21_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo00_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo00_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo00_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo00_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo00_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo00_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo02_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo02_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo02_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo02_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo02_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo02_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo01_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo01_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo01_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo01_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo01_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo01_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo14_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo14_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo14_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo14_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo14_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo14_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[17]_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[17]_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[17]_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[17]_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_a_reg[17]_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_a_reg[17]_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo16_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo16_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo16_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo16_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo16_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo16_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo24_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo24_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo24_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo24_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo24_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo24_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo05_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo05_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo05_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo05_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo05_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo05_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo25_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo25_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo25_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo25_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo25_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo25_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo20_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo20_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo20_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo20_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo20_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo20_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo15_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo15_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo15_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo15_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo15_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo15_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo17_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo17_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo17_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo17_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo17_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo17_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo04_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo04_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo04_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo04_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo04_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo04_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo27_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo27_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo27_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo27_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo27_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo27_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo08_input_1_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo08_input_1_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo08_input_2_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo08_input_2_0 )
    );

    fpga_interconnect \routing_segment_lut_$true_output_0_0_to_dffsre_$abc$2429$lo08_input_3_0  (
        .datain(\lut_$true_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo08_input_3_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n181___output_0_0_to_lut_$abc$2392$li1_li1_input_0_5  (
        .datain(\lut_$abc$7142$new_new_n181___output_0_0 ),
        .dataout(\lut_$abc$2392$li1_li1_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n181___output_0_0_to_lut_$abc$2392$li0_li0_input_0_5  (
        .datain(\lut_$abc$7142$new_new_n181___output_0_0 ),
        .dataout(\lut_$abc$2392$li0_li0_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n180___output_0_0_to_lut_$abc$2392$li1_li1_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n180___output_0_0 ),
        .dataout(\lut_$abc$2392$li1_li1_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n180___output_0_0_to_lut_$abc$2392$li0_li0_input_0_3  (
        .datain(\lut_$abc$7142$new_new_n180___output_0_0 ),
        .dataout(\lut_$abc$2392$li0_li0_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n179___output_0_0_to_lut_$abc$2392$li1_li1_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n179___output_0_0 ),
        .dataout(\lut_$abc$2392$li1_li1_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n179___output_0_0_to_lut_$abc$2392$li0_li0_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n179___output_0_0 ),
        .dataout(\lut_$abc$2392$li0_li0_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n178___output_0_0_to_lut_$abc$2392$li1_li1_input_0_3  (
        .datain(\lut_$abc$7142$new_new_n178___output_0_0 ),
        .dataout(\lut_$abc$2392$li1_li1_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n178___output_0_0_to_lut_$abc$2392$li0_li0_input_0_1  (
        .datain(\lut_$abc$7142$new_new_n178___output_0_0 ),
        .dataout(\lut_$abc$2392$li0_li0_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n175___output_0_0_to_lut_$abc$2392$li1_li1_input_0_0  (
        .datain(\lut_$abc$7142$new_new_n175___output_0_0 ),
        .dataout(\lut_$abc$2392$li1_li1_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n175___output_0_0_to_lut_$abc$2392$li0_li0_input_0_0  (
        .datain(\lut_$abc$7142$new_new_n175___output_0_0 ),
        .dataout(\lut_$abc$2392$li0_li0_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n172___output_0_0_to_lut_$abc$2392$li1_li1_input_0_1  (
        .datain(\lut_$abc$7142$new_new_n172___output_0_0 ),
        .dataout(\lut_$abc$2392$li1_li1_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n172___output_0_0_to_lut_$abc$2392$li0_li0_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n172___output_0_0 ),
        .dataout(\lut_$abc$2392$li0_li0_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2392$li0_li0_output_0_0_to_dffsre_compare_done_reg[3]_input_0_0  (
        .datain(\lut_$abc$2392$li0_li0_output_0_0 ),
        .dataout(\dffsre_compare_done_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[4]_output_0_0_to_lut_$abc$7142$new_new_n213___input_0_4  (
        .datain(\dffsre_a_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n213___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[4]_output_0_0_to_lut_$abc$2588$li07_li07_input_0_3  (
        .datain(\dffsre_a_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$2588$li07_li07_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[4]_output_0_0_to_lut_$abc$2588$li06_li06_input_0_4  (
        .datain(\dffsre_a_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$2588$li06_li06_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[4]_output_0_0_to_lut_$abc$7142$new_new_n201___input_0_4  (
        .datain(\dffsre_a_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n201___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[4]_output_0_0_to_lut_$abc$2588$li05_li05_input_0_4  (
        .datain(\dffsre_a_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$2588$li05_li05_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[4]_output_0_0_to_lut_$abc$2588$li04_li04_input_0_4  (
        .datain(\dffsre_a_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$2588$li04_li04_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[4]_output_0_0_to_lut_$abc$7142$new_new_n176___input_0_1  (
        .datain(\dffsre_a_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n176___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[4]_output_0_0_to_lut_$abc$2429$li30_li30_input_0_0  (
        .datain(\dffsre_a_reg[4]_output_0_0 ),
        .dataout(\lut_$abc$2429$li30_li30_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[5]_output_0_0_to_lut_$abc$7142$new_new_n213___input_0_2  (
        .datain(\dffsre_a_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n213___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[5]_output_0_0_to_lut_$abc$2588$li07_li07_input_0_2  (
        .datain(\dffsre_a_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$2588$li07_li07_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[5]_output_0_0_to_lut_$abc$2588$li06_li06_input_0_1  (
        .datain(\dffsre_a_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$2588$li06_li06_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[5]_output_0_0_to_lut_$abc$7142$new_new_n201___input_0_1  (
        .datain(\dffsre_a_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n201___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[5]_output_0_0_to_lut_$abc$2588$li05_li05_input_0_2  (
        .datain(\dffsre_a_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$2588$li05_li05_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[5]_output_0_0_to_lut_$abc$7142$new_new_n179___input_0_5  (
        .datain(\dffsre_a_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n179___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[5]_output_0_0_to_lut_$abc$2429$li07_li07_input_0_3  (
        .datain(\dffsre_a_reg[5]_output_0_0 ),
        .dataout(\lut_$abc$2429$li07_li07_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[14]_output_0_0_to_lut_$abc$7142$new_new_n174___input_0_3  (
        .datain(\dffsre_a_reg[14]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n174___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[14]_output_0_0_to_lut_$abc$7142$new_new_n213___input_0_3  (
        .datain(\dffsre_a_reg[14]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n213___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[14]_output_0_0_to_lut_$abc$2588$li14_li14_input_0_0  (
        .datain(\dffsre_a_reg[14]_output_0_0 ),
        .dataout(\lut_$abc$2588$li14_li14_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[14]_output_0_0_to_lut_$abc$2588$li15_li15_input_0_2  (
        .datain(\dffsre_a_reg[14]_output_0_0 ),
        .dataout(\lut_$abc$2588$li15_li15_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[14]_output_0_0_to_lut_$abc$2429$li10_li10_input_0_4  (
        .datain(\dffsre_a_reg[14]_output_0_0 ),
        .dataout(\lut_$abc$2429$li10_li10_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[6]_output_0_0_to_lut_$abc$7142$new_new_n171___input_0_5  (
        .datain(\dffsre_a_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n171___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[6]_output_0_0_to_lut_$abc$7142$new_new_n213___input_0_1  (
        .datain(\dffsre_a_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n213___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[6]_output_0_0_to_lut_$abc$2588$li07_li07_input_0_1  (
        .datain(\dffsre_a_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$2588$li07_li07_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[6]_output_0_0_to_lut_$abc$2588$li06_li06_input_0_0  (
        .datain(\dffsre_a_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$2588$li06_li06_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[6]_output_0_0_to_lut_$abc$7142$new_new_n201___input_0_0  (
        .datain(\dffsre_a_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n201___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[6]_output_0_0_to_lut_$abc$2429$li08_li08_input_0_3  (
        .datain(\dffsre_a_reg[6]_output_0_0 ),
        .dataout(\lut_$abc$2429$li08_li08_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[15]_output_0_0_to_lut_$abc$7142$new_new_n213___input_0_0  (
        .datain(\dffsre_a_reg[15]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n213___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[15]_output_0_0_to_lut_$abc$2588$li15_li15_input_0_1  (
        .datain(\dffsre_a_reg[15]_output_0_0 ),
        .dataout(\lut_$abc$2588$li15_li15_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[15]_output_0_0_to_lut_$abc$7142$new_new_n181___input_0_4  (
        .datain(\dffsre_a_reg[15]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n181___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[15]_output_0_0_to_lut_$abc$2429$li11_li11_input_0_4  (
        .datain(\dffsre_a_reg[15]_output_0_0 ),
        .dataout(\lut_$abc$2429$li11_li11_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n213___output_0_0_to_lut_$abc$7142$new_new_n214___input_0_0  (
        .datain(\lut_$abc$7142$new_new_n213___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n214___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n213___output_0_0_to_lut_$abc$7142$new_new_n223___input_0_0  (
        .datain(\lut_$abc$7142$new_new_n213___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n223___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n213___output_0_0_to_lut_$abc$7142$new_new_n229___input_0_3  (
        .datain(\lut_$abc$7142$new_new_n213___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n229___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n213___output_0_0_to_lut_$abc$2588$li16_li16_input_0_3  (
        .datain(\lut_$abc$7142$new_new_n213___output_0_0 ),
        .dataout(\lut_$abc$2588$li16_li16_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[18]_output_0_0_to_lut_$abc$7142$new_new_n221___input_0_1  (
        .datain(\dffsre_a_reg[18]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n221___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[18]_output_0_0_to_lut_$abc$2429$li23_li23_input_0_3  (
        .datain(\dffsre_a_reg[18]_output_0_0 ),
        .dataout(\lut_$abc$2429$li23_li23_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[18]_output_0_0_to_lut_$abc$2588$li18_li18_input_0_2  (
        .datain(\dffsre_a_reg[18]_output_0_0 ),
        .dataout(\lut_$abc$2588$li18_li18_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[18]_output_0_0_to_lut_$abc$2588$li19_li19_input_0_1  (
        .datain(\dffsre_a_reg[18]_output_0_0 ),
        .dataout(\lut_$abc$2588$li19_li19_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[18]_output_0_0_to_lut_$abc$2588$li20_li20_input_0_1  (
        .datain(\dffsre_a_reg[18]_output_0_0 ),
        .dataout(\lut_$abc$2588$li20_li20_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[18]_output_0_0_to_lut_$abc$7142$new_new_n180___input_0_0  (
        .datain(\dffsre_a_reg[18]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n180___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[19]_output_0_0_to_lut_$abc$7142$new_new_n221___input_0_3  (
        .datain(\dffsre_a_reg[19]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n221___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[19]_output_0_0_to_lut_$abc$2429$li28_li28_input_0_2  (
        .datain(\dffsre_a_reg[19]_output_0_0 ),
        .dataout(\lut_$abc$2429$li28_li28_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[19]_output_0_0_to_lut_$abc$2588$li19_li19_input_0_2  (
        .datain(\dffsre_a_reg[19]_output_0_0 ),
        .dataout(\lut_$abc$2588$li19_li19_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[19]_output_0_0_to_lut_$abc$2588$li20_li20_input_0_2  (
        .datain(\dffsre_a_reg[19]_output_0_0 ),
        .dataout(\lut_$abc$2588$li20_li20_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[19]_output_0_0_to_lut_$abc$7142$new_new_n173___input_0_4  (
        .datain(\dffsre_a_reg[19]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n173___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[20]_output_0_0_to_lut_$abc$7142$new_new_n221___input_0_2  (
        .datain(\dffsre_a_reg[20]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n221___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[20]_output_0_0_to_lut_$abc$2429$li31_li31_input_0_1  (
        .datain(\dffsre_a_reg[20]_output_0_0 ),
        .dataout(\lut_$abc$2429$li31_li31_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[20]_output_0_0_to_lut_$abc$2588$li20_li20_input_0_0  (
        .datain(\dffsre_a_reg[20]_output_0_0 ),
        .dataout(\lut_$abc$2588$li20_li20_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[20]_output_0_0_to_lut_$abc$7142$new_new_n179___input_0_4  (
        .datain(\dffsre_a_reg[20]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n179___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[16]_output_0_0_to_lut_$abc$7142$new_new_n217___input_0_4  (
        .datain(\dffsre_a_reg[16]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n217___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[16]_output_0_0_to_lut_$abc$7142$new_new_n221___input_0_4  (
        .datain(\dffsre_a_reg[16]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n221___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[16]_output_0_0_to_lut_$abc$7142$new_new_n181___input_0_5  (
        .datain(\dffsre_a_reg[16]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n181___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[16]_output_0_0_to_lut_$abc$2429$li06_li06_input_0_1  (
        .datain(\dffsre_a_reg[16]_output_0_0 ),
        .dataout(\lut_$abc$2429$li06_li06_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[16]_output_0_0_to_lut_$abc$2588$li16_li16_input_0_1  (
        .datain(\dffsre_a_reg[16]_output_0_0 ),
        .dataout(\lut_$abc$2588$li16_li16_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[16]_output_0_0_to_lut_$abc$2588$li17_li17_input_0_0  (
        .datain(\dffsre_a_reg[16]_output_0_0 ),
        .dataout(\lut_$abc$2588$li17_li17_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[17]_output_0_0_to_lut_$abc$7142$new_new_n217___input_0_0  (
        .datain(\dffsre_a_reg[17]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n217___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[17]_output_0_0_to_lut_$abc$7142$new_new_n221___input_0_0  (
        .datain(\dffsre_a_reg[17]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n221___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[17]_output_0_0_to_lut_$abc$2429$li12_li12_input_0_4  (
        .datain(\dffsre_a_reg[17]_output_0_0 ),
        .dataout(\lut_$abc$2429$li12_li12_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[17]_output_0_0_to_lut_$abc$7142$new_new_n181___input_0_0  (
        .datain(\dffsre_a_reg[17]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n181___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[17]_output_0_0_to_lut_$abc$2588$li17_li17_input_0_1  (
        .datain(\dffsre_a_reg[17]_output_0_0 ),
        .dataout(\lut_$abc$2588$li17_li17_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n221___output_0_0_to_lut_$abc$7142$new_new_n223___input_0_1  (
        .datain(\lut_$abc$7142$new_new_n221___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n223___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n221___output_0_0_to_lut_$abc$7142$new_new_n229___input_0_0  (
        .datain(\lut_$abc$7142$new_new_n221___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n229___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n221___output_0_0_to_lut_$abc$2588$li21_li21_input_0_1  (
        .datain(\lut_$abc$7142$new_new_n221___output_0_0 ),
        .dataout(\lut_$abc$2588$li21_li21_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[23]_output_0_0_to_lut_$abc$7142$new_new_n174___input_0_5  (
        .datain(\dffsre_a_reg[23]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n174___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[23]_output_0_0_to_lut_$abc$2588$li25_li25_input_0_5  (
        .datain(\dffsre_a_reg[23]_output_0_0 ),
        .dataout(\lut_$abc$2588$li25_li25_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[23]_output_0_0_to_lut_$abc$2588$li24_li24_input_0_3  (
        .datain(\dffsre_a_reg[23]_output_0_0 ),
        .dataout(\lut_$abc$2588$li24_li24_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[23]_output_0_0_to_lut_$abc$2588$li23_li23_input_0_0  (
        .datain(\dffsre_a_reg[23]_output_0_0 ),
        .dataout(\lut_$abc$2588$li23_li23_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[23]_output_0_0_to_lut_$abc$7142$new_new_n228___input_0_3  (
        .datain(\dffsre_a_reg[23]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n228___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[23]_output_0_0_to_lut_$abc$2429$li24_li24_input_0_3  (
        .datain(\dffsre_a_reg[23]_output_0_0 ),
        .dataout(\lut_$abc$2429$li24_li24_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[22]_output_0_0_to_lut_$abc$7142$new_new_n174___input_0_0  (
        .datain(\dffsre_a_reg[22]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n174___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[22]_output_0_0_to_lut_$abc$2588$li25_li25_input_0_1  (
        .datain(\dffsre_a_reg[22]_output_0_0 ),
        .dataout(\lut_$abc$2588$li25_li25_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[22]_output_0_0_to_lut_$abc$2588$li24_li24_input_0_1  (
        .datain(\dffsre_a_reg[22]_output_0_0 ),
        .dataout(\lut_$abc$2588$li24_li24_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[22]_output_0_0_to_lut_$abc$2588$li23_li23_input_0_1  (
        .datain(\dffsre_a_reg[22]_output_0_0 ),
        .dataout(\lut_$abc$2588$li23_li23_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[22]_output_0_0_to_lut_$abc$2588$li22_li22_input_0_1  (
        .datain(\dffsre_a_reg[22]_output_0_0 ),
        .dataout(\lut_$abc$2588$li22_li22_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[22]_output_0_0_to_lut_$abc$7142$new_new_n228___input_0_1  (
        .datain(\dffsre_a_reg[22]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n228___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[22]_output_0_0_to_lut_$abc$2429$li29_li29_input_0_5  (
        .datain(\dffsre_a_reg[22]_output_0_0 ),
        .dataout(\lut_$abc$2429$li29_li29_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[21]_output_0_0_to_lut_$abc$7142$new_new_n170___input_0_3  (
        .datain(\dffsre_a_reg[21]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n170___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[21]_output_0_0_to_lut_$abc$7142$new_new_n223___input_0_2  (
        .datain(\dffsre_a_reg[21]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n223___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[21]_output_0_0_to_lut_$abc$7142$new_new_n228___input_0_4  (
        .datain(\dffsre_a_reg[21]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n228___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[21]_output_0_0_to_lut_$abc$2429$li09_li09_input_0_2  (
        .datain(\dffsre_a_reg[21]_output_0_0 ),
        .dataout(\lut_$abc$2429$li09_li09_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[21]_output_0_0_to_lut_$abc$2588$li21_li21_input_0_2  (
        .datain(\dffsre_a_reg[21]_output_0_0 ),
        .dataout(\lut_$abc$2588$li21_li21_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[24]_output_0_0_to_lut_$abc$7142$new_new_n175___input_0_1  (
        .datain(\dffsre_a_reg[24]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n175___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[24]_output_0_0_to_lut_$abc$2588$li25_li25_input_0_4  (
        .datain(\dffsre_a_reg[24]_output_0_0 ),
        .dataout(\lut_$abc$2588$li25_li25_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[24]_output_0_0_to_lut_$abc$2588$li24_li24_input_0_0  (
        .datain(\dffsre_a_reg[24]_output_0_0 ),
        .dataout(\lut_$abc$2588$li24_li24_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[24]_output_0_0_to_lut_$abc$7142$new_new_n228___input_0_0  (
        .datain(\dffsre_a_reg[24]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n228___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[24]_output_0_0_to_lut_$abc$2429$li05_li05_input_0_5  (
        .datain(\dffsre_a_reg[24]_output_0_0 ),
        .dataout(\lut_$abc$2429$li05_li05_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[25]_output_0_0_to_lut_$abc$2588$li25_li25_input_0_0  (
        .datain(\dffsre_a_reg[25]_output_0_0 ),
        .dataout(\lut_$abc$2588$li25_li25_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[25]_output_0_0_to_lut_$abc$7142$new_new_n228___input_0_2  (
        .datain(\dffsre_a_reg[25]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n228___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[25]_output_0_0_to_lut_$abc$7142$new_new_n177___input_0_4  (
        .datain(\dffsre_a_reg[25]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n177___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[25]_output_0_0_to_lut_$abc$2429$li19_li19_input_0_2  (
        .datain(\dffsre_a_reg[25]_output_0_0 ),
        .dataout(\lut_$abc$2429$li19_li19_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n228___output_0_0_to_lut_$abc$7142$new_new_n229___input_0_1  (
        .datain(\lut_$abc$7142$new_new_n228___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n229___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[0]_output_0_0_to_lut_$abc$7142$new_new_n170___input_0_4  (
        .datain(\dffsre_a_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n170___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[0]_output_0_0_to_lut_$abc$2588$li00_li00_input_0_1  (
        .datain(\dffsre_a_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2588$li00_li00_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[0]_output_0_0_to_lut_$abc$2588$li01_li01_input_0_4  (
        .datain(\dffsre_a_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2588$li01_li01_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[0]_output_0_0_to_lut_$abc$2588$li02_li02_input_0_4  (
        .datain(\dffsre_a_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2588$li02_li02_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[0]_output_0_0_to_lut_$abc$2588$li03_li03_input_0_4  (
        .datain(\dffsre_a_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2588$li03_li03_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[0]_output_0_0_to_lut_$abc$7142$new_new_n197___input_0_4  (
        .datain(\dffsre_a_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n197___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[0]_output_0_0_to_lut_$abc$2588$li04_li04_input_0_1  (
        .datain(\dffsre_a_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2588$li04_li04_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[0]_output_0_0_to_lut_$abc$2429$li22_li22_input_0_0  (
        .datain(\dffsre_a_reg[0]_output_0_0 ),
        .dataout(\lut_$abc$2429$li22_li22_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[1]_output_0_0_to_lut_$abc$2588$li01_li01_input_0_0  (
        .datain(\dffsre_a_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2588$li01_li01_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[1]_output_0_0_to_lut_$abc$2588$li02_li02_input_0_0  (
        .datain(\dffsre_a_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2588$li02_li02_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[1]_output_0_0_to_lut_$abc$2588$li03_li03_input_0_0  (
        .datain(\dffsre_a_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2588$li03_li03_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[1]_output_0_0_to_lut_$abc$7142$new_new_n197___input_0_0  (
        .datain(\dffsre_a_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n197___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[1]_output_0_0_to_lut_$abc$2588$li04_li04_input_0_0  (
        .datain(\dffsre_a_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2588$li04_li04_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[1]_output_0_0_to_lut_$abc$2429$li26_li26_input_0_3  (
        .datain(\dffsre_a_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$2429$li26_li26_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[1]_output_0_0_to_lut_$abc$7142$new_new_n173___input_0_0  (
        .datain(\dffsre_a_reg[1]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n173___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[2]_output_0_0_to_lut_$abc$2588$li02_li02_input_0_2  (
        .datain(\dffsre_a_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$2588$li02_li02_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[2]_output_0_0_to_lut_$abc$2588$li03_li03_input_0_1  (
        .datain(\dffsre_a_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$2588$li03_li03_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[2]_output_0_0_to_lut_$abc$7142$new_new_n197___input_0_1  (
        .datain(\dffsre_a_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n197___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[2]_output_0_0_to_lut_$abc$2588$li04_li04_input_0_3  (
        .datain(\dffsre_a_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$2588$li04_li04_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[2]_output_0_0_to_lut_$abc$7142$new_new_n180___input_0_4  (
        .datain(\dffsre_a_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n180___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[2]_output_0_0_to_lut_$abc$2429$li13_li13_input_0_1  (
        .datain(\dffsre_a_reg[2]_output_0_0 ),
        .dataout(\lut_$abc$2429$li13_li13_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[3]_output_0_0_to_lut_$abc$2588$li03_li03_input_0_2  (
        .datain(\dffsre_a_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$2588$li03_li03_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[3]_output_0_0_to_lut_$abc$7142$new_new_n197___input_0_2  (
        .datain(\dffsre_a_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n197___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[3]_output_0_0_to_lut_$abc$2588$li04_li04_input_0_2  (
        .datain(\dffsre_a_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$2588$li04_li04_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[3]_output_0_0_to_lut_$abc$7142$new_new_n179___input_0_3  (
        .datain(\dffsre_a_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n179___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[3]_output_0_0_to_lut_$abc$2429$li03_li03_input_0_5  (
        .datain(\dffsre_a_reg[3]_output_0_0 ),
        .dataout(\lut_$abc$2429$li03_li03_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li04_li04_output_0_0_to_dffsre_a_reg[4]_input_0_0  (
        .datain(\lut_$abc$2588$li04_li04_output_0_0 ),
        .dataout(\dffsre_a_reg[4]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[7]_output_0_0_to_lut_$abc$2588$li07_li07_input_0_0  (
        .datain(\dffsre_a_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$2588$li07_li07_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[7]_output_0_0_to_lut_$abc$2588$li08_li08_input_0_4  (
        .datain(\dffsre_a_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$2588$li08_li08_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[7]_output_0_0_to_lut_$abc$2588$li09_li09_input_0_4  (
        .datain(\dffsre_a_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$2588$li09_li09_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[7]_output_0_0_to_lut_$abc$7142$new_new_n206___input_0_3  (
        .datain(\dffsre_a_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n206___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[7]_output_0_0_to_lut_$abc$2588$li10_li10_input_0_3  (
        .datain(\dffsre_a_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$2588$li10_li10_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[7]_output_0_0_to_lut_$abc$7142$new_new_n178___input_0_3  (
        .datain(\dffsre_a_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n178___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[7]_output_0_0_to_lut_$abc$2429$li20_li20_input_0_3  (
        .datain(\dffsre_a_reg[7]_output_0_0 ),
        .dataout(\lut_$abc$2429$li20_li20_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n197___output_0_0_to_lut_$abc$7142$new_new_n214___input_0_2  (
        .datain(\lut_$abc$7142$new_new_n197___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n214___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n197___output_0_0_to_lut_$abc$2588$li07_li07_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n197___output_0_0 ),
        .dataout(\lut_$abc$2588$li07_li07_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n197___output_0_0_to_lut_$abc$2588$li06_li06_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n197___output_0_0 ),
        .dataout(\lut_$abc$2588$li06_li06_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n197___output_0_0_to_lut_$abc$7142$new_new_n201___input_0_2  (
        .datain(\lut_$abc$7142$new_new_n197___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n201___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n197___output_0_0_to_lut_$abc$2588$li05_li05_input_0_0  (
        .datain(\lut_$abc$7142$new_new_n197___output_0_0 ),
        .dataout(\lut_$abc$2588$li05_li05_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n197___output_0_0_to_lut_$abc$7142$new_new_n223___input_0_5  (
        .datain(\lut_$abc$7142$new_new_n197___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n223___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n197___output_0_0_to_lut_$abc$7142$new_new_n229___input_0_5  (
        .datain(\lut_$abc$7142$new_new_n197___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n229___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n197___output_0_0_to_lut_$abc$2588$li16_li16_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n197___output_0_0 ),
        .dataout(\lut_$abc$2588$li16_li16_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li07_li07_output_0_0_to_dffsre_a_reg[7]_input_0_0  (
        .datain(\lut_$abc$2588$li07_li07_output_0_0 ),
        .dataout(\dffsre_a_reg[7]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[10]_output_0_0_to_lut_$abc$7142$new_new_n171___input_0_0  (
        .datain(\dffsre_a_reg[10]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n171___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[10]_output_0_0_to_lut_$abc$7142$new_new_n206___input_0_4  (
        .datain(\dffsre_a_reg[10]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n206___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[10]_output_0_0_to_lut_$abc$2588$li10_li10_input_0_1  (
        .datain(\dffsre_a_reg[10]_output_0_0 ),
        .dataout(\lut_$abc$2588$li10_li10_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[10]_output_0_0_to_lut_$abc$2429$li15_li15_input_0_4  (
        .datain(\dffsre_a_reg[10]_output_0_0 ),
        .dataout(\lut_$abc$2429$li15_li15_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n201___output_0_0_to_lut_$abc$2588$li14_li14_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n201___output_0_0 ),
        .dataout(\lut_$abc$2588$li14_li14_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n201___output_0_0_to_lut_$abc$2588$li13_li13_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n201___output_0_0 ),
        .dataout(\lut_$abc$2588$li13_li13_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n201___output_0_0_to_lut_$abc$2588$li12_li12_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n201___output_0_0 ),
        .dataout(\lut_$abc$2588$li12_li12_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n201___output_0_0_to_lut_$abc$2588$li11_li11_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n201___output_0_0 ),
        .dataout(\lut_$abc$2588$li11_li11_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n201___output_0_0_to_lut_$abc$2588$li08_li08_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n201___output_0_0 ),
        .dataout(\lut_$abc$2588$li08_li08_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n201___output_0_0_to_lut_$abc$2588$li09_li09_input_0_0  (
        .datain(\lut_$abc$7142$new_new_n201___output_0_0 ),
        .dataout(\lut_$abc$2588$li09_li09_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n201___output_0_0_to_lut_$abc$2588$li10_li10_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n201___output_0_0 ),
        .dataout(\lut_$abc$2588$li10_li10_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n201___output_0_0_to_lut_$abc$2588$li15_li15_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n201___output_0_0 ),
        .dataout(\lut_$abc$2588$li15_li15_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[8]_output_0_0_to_lut_$abc$2588$li08_li08_input_0_1  (
        .datain(\dffsre_a_reg[8]_output_0_0 ),
        .dataout(\lut_$abc$2588$li08_li08_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[8]_output_0_0_to_lut_$abc$2588$li09_li09_input_0_1  (
        .datain(\dffsre_a_reg[8]_output_0_0 ),
        .dataout(\lut_$abc$2588$li09_li09_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[8]_output_0_0_to_lut_$abc$7142$new_new_n206___input_0_2  (
        .datain(\dffsre_a_reg[8]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n206___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[8]_output_0_0_to_lut_$abc$2588$li10_li10_input_0_2  (
        .datain(\dffsre_a_reg[8]_output_0_0 ),
        .dataout(\lut_$abc$2588$li10_li10_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[8]_output_0_0_to_lut_$abc$7142$new_new_n176___input_0_3  (
        .datain(\dffsre_a_reg[8]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n176___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[8]_output_0_0_to_lut_$abc$2429$li25_li25_input_0_0  (
        .datain(\dffsre_a_reg[8]_output_0_0 ),
        .dataout(\lut_$abc$2429$li25_li25_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[9]_output_0_0_to_lut_$abc$2588$li09_li09_input_0_2  (
        .datain(\dffsre_a_reg[9]_output_0_0 ),
        .dataout(\lut_$abc$2588$li09_li09_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[9]_output_0_0_to_lut_$abc$7142$new_new_n206___input_0_0  (
        .datain(\dffsre_a_reg[9]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n206___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[9]_output_0_0_to_lut_$abc$2588$li10_li10_input_0_0  (
        .datain(\dffsre_a_reg[9]_output_0_0 ),
        .dataout(\lut_$abc$2588$li10_li10_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[9]_output_0_0_to_lut_$abc$7142$new_new_n178___input_0_4  (
        .datain(\dffsre_a_reg[9]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n178___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[9]_output_0_0_to_lut_$abc$2429$li17_li17_input_0_4  (
        .datain(\dffsre_a_reg[9]_output_0_0 ),
        .dataout(\lut_$abc$2429$li17_li17_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li10_li10_output_0_0_to_dffsre_a_reg[10]_input_0_0  (
        .datain(\lut_$abc$2588$li10_li10_output_0_0 ),
        .dataout(\dffsre_a_reg[10]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[13]_output_0_0_to_lut_$abc$2588$li13_li13_input_0_0  (
        .datain(\dffsre_a_reg[13]_output_0_0 ),
        .dataout(\lut_$abc$2588$li13_li13_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[13]_output_0_0_to_lut_$abc$7142$new_new_n210___input_0_0  (
        .datain(\dffsre_a_reg[13]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n210___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[13]_output_0_0_to_lut_$abc$7142$new_new_n173___input_0_1  (
        .datain(\dffsre_a_reg[13]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n173___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[13]_output_0_0_to_lut_$abc$2429$li04_li04_input_0_4  (
        .datain(\dffsre_a_reg[13]_output_0_0 ),
        .dataout(\lut_$abc$2429$li04_li04_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n206___output_0_0_to_lut_$abc$7142$new_new_n214___input_0_3  (
        .datain(\lut_$abc$7142$new_new_n206___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n214___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n206___output_0_0_to_lut_$abc$2588$li14_li14_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n206___output_0_0 ),
        .dataout(\lut_$abc$2588$li14_li14_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n206___output_0_0_to_lut_$abc$2588$li13_li13_input_0_3  (
        .datain(\lut_$abc$7142$new_new_n206___output_0_0 ),
        .dataout(\lut_$abc$2588$li13_li13_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n206___output_0_0_to_lut_$abc$2588$li12_li12_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n206___output_0_0 ),
        .dataout(\lut_$abc$2588$li12_li12_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n206___output_0_0_to_lut_$abc$2588$li11_li11_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n206___output_0_0 ),
        .dataout(\lut_$abc$2588$li11_li11_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n206___output_0_0_to_lut_$abc$7142$new_new_n223___input_0_3  (
        .datain(\lut_$abc$7142$new_new_n206___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n223___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n206___output_0_0_to_lut_$abc$7142$new_new_n229___input_0_2  (
        .datain(\lut_$abc$7142$new_new_n206___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n229___input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n206___output_0_0_to_lut_$abc$2588$li15_li15_input_0_5  (
        .datain(\lut_$abc$7142$new_new_n206___output_0_0 ),
        .dataout(\lut_$abc$2588$li15_li15_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n206___output_0_0_to_lut_$abc$2588$li16_li16_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n206___output_0_0 ),
        .dataout(\lut_$abc$2588$li16_li16_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[11]_output_0_0_to_lut_$abc$7142$new_new_n170___input_0_0  (
        .datain(\dffsre_a_reg[11]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n170___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[11]_output_0_0_to_lut_$abc$2588$li13_li13_input_0_2  (
        .datain(\dffsre_a_reg[11]_output_0_0 ),
        .dataout(\lut_$abc$2588$li13_li13_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[11]_output_0_0_to_lut_$abc$7142$new_new_n210___input_0_2  (
        .datain(\dffsre_a_reg[11]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n210___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[11]_output_0_0_to_lut_$abc$2588$li12_li12_input_0_0  (
        .datain(\dffsre_a_reg[11]_output_0_0 ),
        .dataout(\lut_$abc$2588$li12_li12_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[11]_output_0_0_to_lut_$abc$2588$li11_li11_input_0_0  (
        .datain(\dffsre_a_reg[11]_output_0_0 ),
        .dataout(\lut_$abc$2588$li11_li11_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[11]_output_0_0_to_lut_$abc$2429$li27_li27_input_0_0  (
        .datain(\dffsre_a_reg[11]_output_0_0 ),
        .dataout(\lut_$abc$2429$li27_li27_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[12]_output_0_0_to_lut_$abc$7142$new_new_n172___input_0_3  (
        .datain(\dffsre_a_reg[12]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n172___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[12]_output_0_0_to_lut_$abc$2588$li13_li13_input_0_1  (
        .datain(\dffsre_a_reg[12]_output_0_0 ),
        .dataout(\lut_$abc$2588$li13_li13_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[12]_output_0_0_to_lut_$abc$7142$new_new_n210___input_0_1  (
        .datain(\dffsre_a_reg[12]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n210___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[12]_output_0_0_to_lut_$abc$2588$li12_li12_input_0_1  (
        .datain(\dffsre_a_reg[12]_output_0_0 ),
        .dataout(\lut_$abc$2588$li12_li12_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[12]_output_0_0_to_lut_$abc$2429$li16_li16_input_0_4  (
        .datain(\dffsre_a_reg[12]_output_0_0 ),
        .dataout(\lut_$abc$2429$li16_li16_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li13_li13_output_0_0_to_dffsre_a_reg[13]_input_0_0  (
        .datain(\lut_$abc$2588$li13_li13_output_0_0 ),
        .dataout(\dffsre_a_reg[13]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n210___output_0_0_to_lut_$abc$7142$new_new_n214___input_0_4  (
        .datain(\lut_$abc$7142$new_new_n210___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n214___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n210___output_0_0_to_lut_$abc$2588$li14_li14_input_0_1  (
        .datain(\lut_$abc$7142$new_new_n210___output_0_0 ),
        .dataout(\lut_$abc$2588$li14_li14_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n210___output_0_0_to_lut_$abc$7142$new_new_n223___input_0_4  (
        .datain(\lut_$abc$7142$new_new_n210___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n223___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n210___output_0_0_to_lut_$abc$7142$new_new_n229___input_0_4  (
        .datain(\lut_$abc$7142$new_new_n210___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n229___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n210___output_0_0_to_lut_$abc$2588$li15_li15_input_0_0  (
        .datain(\lut_$abc$7142$new_new_n210___output_0_0 ),
        .dataout(\lut_$abc$2588$li15_li15_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n210___output_0_0_to_lut_$abc$2588$li16_li16_input_0_0  (
        .datain(\lut_$abc$7142$new_new_n210___output_0_0 ),
        .dataout(\lut_$abc$2588$li16_li16_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li15_li15_output_0_0_to_dffsre_a_reg[15]_input_0_0  (
        .datain(\lut_$abc$2588$li15_li15_output_0_0 ),
        .dataout(\dffsre_a_reg[15]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li16_li16_output_0_0_to_dffsre_a_reg[16]_input_0_0  (
        .datain(\lut_$abc$2588$li16_li16_output_0_0 ),
        .dataout(\dffsre_a_reg[16]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n217___output_0_0_to_lut_$abc$2588$li18_li18_input_0_0  (
        .datain(\lut_$abc$7142$new_new_n217___output_0_0 ),
        .dataout(\lut_$abc$2588$li18_li18_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n217___output_0_0_to_lut_$abc$2588$li19_li19_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n217___output_0_0 ),
        .dataout(\lut_$abc$2588$li19_li19_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n217___output_0_0_to_lut_$abc$2588$li20_li20_input_0_5  (
        .datain(\lut_$abc$7142$new_new_n217___output_0_0 ),
        .dataout(\lut_$abc$2588$li20_li20_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n214___output_0_0_to_lut_$abc$2588$li18_li18_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n214___output_0_0 ),
        .dataout(\lut_$abc$2588$li18_li18_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n214___output_0_0_to_lut_$abc$2588$li19_li19_input_0_0  (
        .datain(\lut_$abc$7142$new_new_n214___output_0_0 ),
        .dataout(\lut_$abc$2588$li19_li19_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n214___output_0_0_to_lut_$abc$2588$li20_li20_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n214___output_0_0 ),
        .dataout(\lut_$abc$2588$li20_li20_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n214___output_0_0_to_lut_$abc$2588$li17_li17_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n214___output_0_0 ),
        .dataout(\lut_$abc$2588$li17_li17_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n214___output_0_0_to_lut_$abc$2588$li21_li21_input_0_3  (
        .datain(\lut_$abc$7142$new_new_n214___output_0_0 ),
        .dataout(\lut_$abc$2588$li21_li21_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li20_li20_output_0_0_to_dffsre_a_reg[20]_input_0_0  (
        .datain(\lut_$abc$2588$li20_li20_output_0_0 ),
        .dataout(\dffsre_a_reg[20]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n223___output_0_0_to_lut_$abc$2588$li25_li25_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n223___output_0_0 ),
        .dataout(\lut_$abc$2588$li25_li25_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n223___output_0_0_to_lut_$abc$2588$li24_li24_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n223___output_0_0 ),
        .dataout(\lut_$abc$2588$li24_li24_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n223___output_0_0_to_lut_$abc$2588$li23_li23_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n223___output_0_0 ),
        .dataout(\lut_$abc$2588$li23_li23_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n223___output_0_0_to_lut_$abc$2588$li22_li22_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n223___output_0_0 ),
        .dataout(\lut_$abc$2588$li22_li22_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li25_li25_output_0_0_to_dffsre_a_reg[25]_input_0_0  (
        .datain(\lut_$abc$2588$li25_li25_output_0_0 ),
        .dataout(\dffsre_a_reg[25]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[31]_output_0_0_to_lut_$abc$7142$new_new_n171___input_0_4  (
        .datain(\dffsre_a_reg[31]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n171___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[31]_output_0_0_to_lut_$abc$2588$li31_li31_input_0_4  (
        .datain(\dffsre_a_reg[31]_output_0_0 ),
        .dataout(\lut_$abc$2588$li31_li31_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[31]_output_0_0_to_lut_$abc$2429$li01_li01_input_0_3  (
        .datain(\dffsre_a_reg[31]_output_0_0 ),
        .dataout(\lut_$abc$2429$li01_li01_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n233___output_0_0_to_lut_$abc$2588$li30_li30_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n233___output_0_0 ),
        .dataout(\lut_$abc$2588$li30_li30_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n233___output_0_0_to_lut_$abc$2588$li29_li29_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n233___output_0_0 ),
        .dataout(\lut_$abc$2588$li29_li29_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n233___output_0_0_to_lut_$abc$2588$li31_li31_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n233___output_0_0 ),
        .dataout(\lut_$abc$2588$li31_li31_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n229___output_0_0_to_lut_$abc$2588$li26_li26_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n229___output_0_0 ),
        .dataout(\lut_$abc$2588$li26_li26_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n229___output_0_0_to_lut_$abc$2588$li27_li27_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n229___output_0_0 ),
        .dataout(\lut_$abc$2588$li27_li27_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n229___output_0_0_to_lut_$abc$2588$li30_li30_input_0_0  (
        .datain(\lut_$abc$7142$new_new_n229___output_0_0 ),
        .dataout(\lut_$abc$2588$li30_li30_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n229___output_0_0_to_lut_$abc$2588$li29_li29_input_0_0  (
        .datain(\lut_$abc$7142$new_new_n229___output_0_0 ),
        .dataout(\lut_$abc$2588$li29_li29_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n229___output_0_0_to_lut_$abc$2588$li28_li28_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n229___output_0_0 ),
        .dataout(\lut_$abc$2588$li28_li28_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n229___output_0_0_to_lut_$abc$2588$li31_li31_input_0_3  (
        .datain(\lut_$abc$7142$new_new_n229___output_0_0 ),
        .dataout(\lut_$abc$2588$li31_li31_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[29]_output_0_0_to_lut_$abc$2429$li18_li18_input_0_1  (
        .datain(\dffsre_a_reg[29]_output_0_0 ),
        .dataout(\lut_$abc$2429$li18_li18_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[29]_output_0_0_to_lut_$abc$7142$new_new_n176___input_0_2  (
        .datain(\dffsre_a_reg[29]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n176___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[29]_output_0_0_to_lut_$abc$2588$li30_li30_input_0_4  (
        .datain(\dffsre_a_reg[29]_output_0_0 ),
        .dataout(\lut_$abc$2588$li30_li30_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[29]_output_0_0_to_lut_$abc$2588$li29_li29_input_0_4  (
        .datain(\dffsre_a_reg[29]_output_0_0 ),
        .dataout(\lut_$abc$2588$li29_li29_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[29]_output_0_0_to_lut_$abc$2588$li31_li31_input_0_0  (
        .datain(\dffsre_a_reg[29]_output_0_0 ),
        .dataout(\lut_$abc$2588$li31_li31_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[30]_output_0_0_to_lut_$abc$2588$li30_li30_input_0_1  (
        .datain(\dffsre_a_reg[30]_output_0_0 ),
        .dataout(\lut_$abc$2588$li30_li30_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[30]_output_0_0_to_lut_$abc$2588$li31_li31_input_0_1  (
        .datain(\dffsre_a_reg[30]_output_0_0 ),
        .dataout(\lut_$abc$2588$li31_li31_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[30]_output_0_0_to_lut_$abc$2429$li14_li14_input_0_4  (
        .datain(\dffsre_a_reg[30]_output_0_0 ),
        .dataout(\lut_$abc$2429$li14_li14_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[30]_output_0_0_to_lut_$abc$7142$new_new_n180___input_0_5  (
        .datain(\dffsre_a_reg[30]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n180___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li31_li31_output_0_0_to_dffsre_a_reg[31]_input_0_0  (
        .datain(\lut_$abc$2588$li31_li31_output_0_0 ),
        .dataout(\dffsre_a_reg[31]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li03_li03_output_0_0_to_dffsre_a_reg[3]_input_0_0  (
        .datain(\lut_$abc$2588$li03_li03_output_0_0 ),
        .dataout(\dffsre_a_reg[3]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li06_li06_output_0_0_to_dffsre_a_reg[6]_input_0_0  (
        .datain(\lut_$abc$2588$li06_li06_output_0_0 ),
        .dataout(\dffsre_a_reg[6]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li09_li09_output_0_0_to_dffsre_a_reg[9]_input_0_0  (
        .datain(\lut_$abc$2588$li09_li09_output_0_0 ),
        .dataout(\dffsre_a_reg[9]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li12_li12_output_0_0_to_dffsre_a_reg[12]_input_0_0  (
        .datain(\lut_$abc$2588$li12_li12_output_0_0 ),
        .dataout(\dffsre_a_reg[12]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li14_li14_output_0_0_to_dffsre_a_reg[14]_input_0_0  (
        .datain(\lut_$abc$2588$li14_li14_output_0_0 ),
        .dataout(\dffsre_a_reg[14]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li19_li19_output_0_0_to_dffsre_a_reg[19]_input_0_0  (
        .datain(\lut_$abc$2588$li19_li19_output_0_0 ),
        .dataout(\dffsre_a_reg[19]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li24_li24_output_0_0_to_dffsre_a_reg[24]_input_0_0  (
        .datain(\lut_$abc$2588$li24_li24_output_0_0 ),
        .dataout(\dffsre_a_reg[24]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[28]_output_0_0_to_lut_$abc$7142$new_new_n172___input_0_2  (
        .datain(\dffsre_a_reg[28]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n172___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[28]_output_0_0_to_lut_$abc$2588$li28_li28_input_0_0  (
        .datain(\dffsre_a_reg[28]_output_0_0 ),
        .dataout(\lut_$abc$2588$li28_li28_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[28]_output_0_0_to_lut_$abc$7142$new_new_n233___input_0_0  (
        .datain(\dffsre_a_reg[28]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n233___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[28]_output_0_0_to_lut_$abc$2429$li02_li02_input_0_3  (
        .datain(\dffsre_a_reg[28]_output_0_0 ),
        .dataout(\lut_$abc$2429$li02_li02_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[26]_output_0_0_to_lut_$abc$7142$new_new_n175___input_0_2  (
        .datain(\dffsre_a_reg[26]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n175___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[26]_output_0_0_to_lut_$abc$2588$li26_li26_input_0_2  (
        .datain(\dffsre_a_reg[26]_output_0_0 ),
        .dataout(\lut_$abc$2588$li26_li26_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[26]_output_0_0_to_lut_$abc$2588$li27_li27_input_0_2  (
        .datain(\dffsre_a_reg[26]_output_0_0 ),
        .dataout(\lut_$abc$2588$li27_li27_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[26]_output_0_0_to_lut_$abc$2588$li28_li28_input_0_1  (
        .datain(\dffsre_a_reg[26]_output_0_0 ),
        .dataout(\lut_$abc$2588$li28_li28_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[26]_output_0_0_to_lut_$abc$7142$new_new_n233___input_0_1  (
        .datain(\dffsre_a_reg[26]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n233___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[26]_output_0_0_to_lut_$abc$2429$li21_li21_input_0_3  (
        .datain(\dffsre_a_reg[26]_output_0_0 ),
        .dataout(\lut_$abc$2429$li21_li21_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[27]_output_0_0_to_lut_$abc$7142$new_new_n177___input_0_2  (
        .datain(\dffsre_a_reg[27]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n177___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[27]_output_0_0_to_lut_$abc$2588$li27_li27_input_0_1  (
        .datain(\dffsre_a_reg[27]_output_0_0 ),
        .dataout(\lut_$abc$2588$li27_li27_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[27]_output_0_0_to_lut_$abc$2588$li28_li28_input_0_2  (
        .datain(\dffsre_a_reg[27]_output_0_0 ),
        .dataout(\lut_$abc$2588$li28_li28_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[27]_output_0_0_to_lut_$abc$7142$new_new_n233___input_0_2  (
        .datain(\dffsre_a_reg[27]_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n233___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_a_reg[27]_output_0_0_to_lut_$abc$2429$li00_li00_input_0_3  (
        .datain(\dffsre_a_reg[27]_output_0_0 ),
        .dataout(\lut_$abc$2429$li00_li00_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li28_li28_output_0_0_to_dffsre_a_reg[28]_input_0_0  (
        .datain(\lut_$abc$2588$li28_li28_output_0_0 ),
        .dataout(\dffsre_a_reg[28]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li30_li30_output_0_0_to_dffsre_a_reg[30]_input_0_0  (
        .datain(\lut_$abc$2588$li30_li30_output_0_0 ),
        .dataout(\dffsre_a_reg[30]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li02_li02_output_0_0_to_dffsre_a_reg[2]_input_0_0  (
        .datain(\lut_$abc$2588$li02_li02_output_0_0 ),
        .dataout(\dffsre_a_reg[2]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li05_li05_output_0_0_to_dffsre_a_reg[5]_input_0_0  (
        .datain(\lut_$abc$2588$li05_li05_output_0_0 ),
        .dataout(\dffsre_a_reg[5]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li08_li08_output_0_0_to_dffsre_a_reg[8]_input_0_0  (
        .datain(\lut_$abc$2588$li08_li08_output_0_0 ),
        .dataout(\dffsre_a_reg[8]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li11_li11_output_0_0_to_dffsre_a_reg[11]_input_0_0  (
        .datain(\lut_$abc$2588$li11_li11_output_0_0 ),
        .dataout(\dffsre_a_reg[11]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li17_li17_output_0_0_to_dffsre_a_reg[17]_input_0_0  (
        .datain(\lut_$abc$2588$li17_li17_output_0_0 ),
        .dataout(\dffsre_a_reg[17]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li18_li18_output_0_0_to_dffsre_a_reg[18]_input_0_0  (
        .datain(\lut_$abc$2588$li18_li18_output_0_0 ),
        .dataout(\dffsre_a_reg[18]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li21_li21_output_0_0_to_dffsre_a_reg[21]_input_0_0  (
        .datain(\lut_$abc$2588$li21_li21_output_0_0 ),
        .dataout(\dffsre_a_reg[21]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li23_li23_output_0_0_to_dffsre_a_reg[23]_input_0_0  (
        .datain(\lut_$abc$2588$li23_li23_output_0_0 ),
        .dataout(\dffsre_a_reg[23]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li27_li27_output_0_0_to_dffsre_a_reg[27]_input_0_0  (
        .datain(\lut_$abc$2588$li27_li27_output_0_0 ),
        .dataout(\dffsre_a_reg[27]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li29_li29_output_0_0_to_dffsre_a_reg[29]_input_0_0  (
        .datain(\lut_$abc$2588$li29_li29_output_0_0 ),
        .dataout(\dffsre_a_reg[29]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li01_li01_output_0_0_to_dffsre_a_reg[1]_input_0_0  (
        .datain(\lut_$abc$2588$li01_li01_output_0_0 ),
        .dataout(\dffsre_a_reg[1]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li22_li22_output_0_0_to_dffsre_a_reg[22]_input_0_0  (
        .datain(\lut_$abc$2588$li22_li22_output_0_0 ),
        .dataout(\dffsre_a_reg[22]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li26_li26_output_0_0_to_dffsre_a_reg[26]_input_0_0  (
        .datain(\lut_$abc$2588$li26_li26_output_0_0 ),
        .dataout(\dffsre_a_reg[26]_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2588$li00_li00_output_0_0_to_dffsre_a_reg[0]_input_0_0  (
        .datain(\lut_$abc$2588$li00_li00_output_0_0 ),
        .dataout(\dffsre_a_reg[0]_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo22_output_0_0_to_lut_$abc$7142$new_new_n170___input_0_1  (
        .datain(\dffsre_$abc$2429$lo22_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n170___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo22_output_0_0_to_lut_$abc$2429$li03_li03_input_0_3  (
        .datain(\dffsre_$abc$2429$lo22_output_0_0 ),
        .dataout(\lut_$abc$2429$li03_li03_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo22_output_0_0_to_lut_$abc$7142$new_new_n138___input_0_5  (
        .datain(\dffsre_$abc$2429$lo22_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n138___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo22_output_0_0_to_lut_$abc$2429$li26_li26_input_0_2  (
        .datain(\dffsre_$abc$2429$lo22_output_0_0 ),
        .dataout(\lut_$abc$2429$li26_li26_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo22_output_0_0_to_lut_$abc$7142$new_new_n137___input_0_2  (
        .datain(\dffsre_$abc$2429$lo22_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n137___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo22_output_0_0_to_lut_$abc$2429$li22_li22_input_0_4  (
        .datain(\dffsre_$abc$2429$lo22_output_0_0 ),
        .dataout(\lut_$abc$2429$li22_li22_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo22_output_0_0_to_lut_$abc$2429$li13_li13_input_0_2  (
        .datain(\dffsre_$abc$2429$lo22_output_0_0 ),
        .dataout(\lut_$abc$2429$li13_li13_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li22_li22_output_0_0_to_dffsre_$abc$2429$lo22_input_0_0  (
        .datain(\lut_$abc$2429$li22_li22_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo22_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo19_output_0_0_to_lut_$abc$7142$new_new_n177___input_0_1  (
        .datain(\dffsre_$abc$2429$lo19_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n177___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo19_output_0_0_to_lut_$abc$7142$new_new_n149___input_0_0  (
        .datain(\dffsre_$abc$2429$lo19_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n149___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo19_output_0_0_to_lut_$abc$2429$li19_li19_input_0_4  (
        .datain(\dffsre_$abc$2429$lo19_output_0_0 ),
        .dataout(\lut_$abc$2429$li19_li19_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo00_output_0_0_to_lut_$abc$7142$new_new_n177___input_0_3  (
        .datain(\dffsre_$abc$2429$lo00_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n177___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo00_output_0_0_to_lut_$abc$2429$li00_li00_input_0_1  (
        .datain(\dffsre_$abc$2429$lo00_output_0_0 ),
        .dataout(\lut_$abc$2429$li00_li00_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo00_output_0_0_to_lut_$abc$7142$new_new_n150___input_0_1  (
        .datain(\dffsre_$abc$2429$lo00_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n150___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo00_output_0_0_to_lut_$abc$7142$new_new_n151___input_0_1  (
        .datain(\dffsre_$abc$2429$lo00_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n151___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n177___output_0_0_to_lut_$abc$7142$new_new_n178___input_0_1  (
        .datain(\lut_$abc$7142$new_new_n177___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n178___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n171___output_0_0_to_lut_$abc$7142$new_new_n172___input_0_1  (
        .datain(\lut_$abc$7142$new_new_n171___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n172___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n170___output_0_0_to_lut_$abc$7142$new_new_n172___input_0_0  (
        .datain(\lut_$abc$7142$new_new_n170___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n172___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo16_output_0_0_to_lut_$abc$7142$new_new_n172___input_0_4  (
        .datain(\dffsre_$abc$2429$lo16_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n172___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo16_output_0_0_to_lut_$abc$2429$li16_li16_input_0_1  (
        .datain(\dffsre_$abc$2429$lo16_output_0_0 ),
        .dataout(\lut_$abc$2429$li16_li16_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo16_output_0_0_to_lut_$abc$7142$new_new_n136___input_0_4  (
        .datain(\dffsre_$abc$2429$lo16_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n136___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo02_output_0_0_to_lut_$abc$7142$new_new_n172___input_0_5  (
        .datain(\dffsre_$abc$2429$lo02_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n172___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo02_output_0_0_to_lut_$abc$2429$li18_li18_input_0_4  (
        .datain(\dffsre_$abc$2429$lo02_output_0_0 ),
        .dataout(\lut_$abc$2429$li18_li18_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo02_output_0_0_to_lut_$abc$2429$li02_li02_input_0_1  (
        .datain(\dffsre_$abc$2429$lo02_output_0_0 ),
        .dataout(\lut_$abc$2429$li02_li02_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo02_output_0_0_to_lut_$abc$7142$new_new_n151___input_0_4  (
        .datain(\dffsre_$abc$2429$lo02_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n151___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n174___output_0_0_to_lut_$abc$7142$new_new_n175___input_0_0  (
        .datain(\lut_$abc$7142$new_new_n174___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n175___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n173___output_0_0_to_lut_$abc$7142$new_new_n175___input_0_4  (
        .datain(\lut_$abc$7142$new_new_n173___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n175___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo05_output_0_0_to_lut_$abc$7142$new_new_n175___input_0_5  (
        .datain(\dffsre_$abc$2429$lo05_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n175___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo05_output_0_0_to_lut_$abc$7142$new_new_n148___input_0_1  (
        .datain(\dffsre_$abc$2429$lo05_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n148___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo05_output_0_0_to_lut_$abc$2429$li05_li05_input_0_2  (
        .datain(\dffsre_$abc$2429$lo05_output_0_0 ),
        .dataout(\lut_$abc$2429$li05_li05_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo21_output_0_0_to_lut_$abc$7142$new_new_n175___input_0_3  (
        .datain(\dffsre_$abc$2429$lo21_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n175___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo21_output_0_0_to_lut_$abc$2429$li21_li21_input_0_0  (
        .datain(\dffsre_$abc$2429$lo21_output_0_0 ),
        .dataout(\lut_$abc$2429$li21_li21_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo21_output_0_0_to_lut_$abc$2429$li00_li00_input_0_0  (
        .datain(\dffsre_$abc$2429$lo21_output_0_0 ),
        .dataout(\lut_$abc$2429$li00_li00_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo21_output_0_0_to_lut_$abc$7142$new_new_n150___input_0_0  (
        .datain(\dffsre_$abc$2429$lo21_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n150___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo21_output_0_0_to_lut_$abc$7142$new_new_n151___input_0_0  (
        .datain(\dffsre_$abc$2429$lo21_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n151___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n176___output_0_0_to_lut_$abc$7142$new_new_n178___input_0_0  (
        .datain(\lut_$abc$7142$new_new_n176___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n178___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo20_output_0_0_to_lut_$abc$7142$new_new_n178___input_0_5  (
        .datain(\dffsre_$abc$2429$lo20_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n178___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo20_output_0_0_to_lut_$abc$7142$new_new_n158___input_0_1  (
        .datain(\dffsre_$abc$2429$lo20_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n158___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo20_output_0_0_to_lut_$abc$7142$new_new_n136___input_0_0  (
        .datain(\dffsre_$abc$2429$lo20_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n136___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo20_output_0_0_to_lut_$abc$7142$new_new_n154___input_0_0  (
        .datain(\dffsre_$abc$2429$lo20_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n154___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo20_output_0_0_to_lut_$abc$2429$li20_li20_input_0_4  (
        .datain(\dffsre_$abc$2429$lo20_output_0_0 ),
        .dataout(\lut_$abc$2429$li20_li20_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo20_output_0_0_to_lut_$abc$2429$li25_li25_input_0_2  (
        .datain(\dffsre_$abc$2429$lo20_output_0_0 ),
        .dataout(\lut_$abc$2429$li25_li25_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo17_output_0_0_to_lut_$abc$7142$new_new_n178___input_0_2  (
        .datain(\dffsre_$abc$2429$lo17_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n178___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo17_output_0_0_to_lut_$abc$7142$new_new_n158___input_0_3  (
        .datain(\dffsre_$abc$2429$lo17_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n158___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo17_output_0_0_to_lut_$abc$2429$li15_li15_input_0_1  (
        .datain(\dffsre_$abc$2429$lo17_output_0_0 ),
        .dataout(\lut_$abc$2429$li15_li15_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo17_output_0_0_to_lut_$abc$2429$li17_li17_input_0_1  (
        .datain(\dffsre_$abc$2429$lo17_output_0_0 ),
        .dataout(\lut_$abc$2429$li17_li17_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo17_output_0_0_to_lut_$abc$7142$new_new_n136___input_0_1  (
        .datain(\dffsre_$abc$2429$lo17_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n136___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo09_output_0_0_to_lut_$abc$7142$new_new_n170___input_0_2  (
        .datain(\dffsre_$abc$2429$lo09_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n170___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo09_output_0_0_to_lut_$abc$2429$li29_li29_input_0_1  (
        .datain(\dffsre_$abc$2429$lo09_output_0_0 ),
        .dataout(\lut_$abc$2429$li29_li29_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo09_output_0_0_to_lut_$abc$7142$new_new_n134___input_0_4  (
        .datain(\dffsre_$abc$2429$lo09_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n134___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo09_output_0_0_to_lut_$abc$2429$li09_li09_input_0_0  (
        .datain(\dffsre_$abc$2429$lo09_output_0_0 ),
        .dataout(\lut_$abc$2429$li09_li09_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo09_output_0_0_to_lut_$abc$7142$new_new_n148___input_0_0  (
        .datain(\dffsre_$abc$2429$lo09_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n148___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo27_output_0_0_to_lut_$abc$7142$new_new_n170___input_0_5  (
        .datain(\dffsre_$abc$2429$lo27_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n170___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo27_output_0_0_to_lut_$abc$2429$li16_li16_input_0_2  (
        .datain(\dffsre_$abc$2429$lo27_output_0_0 ),
        .dataout(\lut_$abc$2429$li16_li16_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo27_output_0_0_to_lut_$abc$7142$new_new_n136___input_0_3  (
        .datain(\dffsre_$abc$2429$lo27_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n136___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo27_output_0_0_to_lut_$abc$2429$li27_li27_input_0_1  (
        .datain(\dffsre_$abc$2429$lo27_output_0_0 ),
        .dataout(\lut_$abc$2429$li27_li27_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo08_output_0_0_to_lut_$abc$7142$new_new_n171___input_0_3  (
        .datain(\dffsre_$abc$2429$lo08_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n171___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo08_output_0_0_to_lut_$abc$7142$new_new_n140___input_0_2  (
        .datain(\dffsre_$abc$2429$lo08_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n140___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo08_output_0_0_to_lut_$abc$7142$new_new_n142___input_0_4  (
        .datain(\dffsre_$abc$2429$lo08_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n142___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo08_output_0_0_to_lut_$abc$7142$new_new_n149___input_0_2  (
        .datain(\dffsre_$abc$2429$lo08_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n149___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo08_output_0_0_to_lut_$abc$7142$new_new_n158___input_0_2  (
        .datain(\dffsre_$abc$2429$lo08_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n158___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo08_output_0_0_to_lut_$abc$7142$new_new_n154___input_0_2  (
        .datain(\dffsre_$abc$2429$lo08_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n154___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo08_output_0_0_to_lut_$abc$7142$new_new_n139___input_0_2  (
        .datain(\dffsre_$abc$2429$lo08_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n139___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo08_output_0_0_to_lut_$abc$2429$li04_li04_input_0_2  (
        .datain(\dffsre_$abc$2429$lo08_output_0_0 ),
        .dataout(\lut_$abc$2429$li04_li04_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo08_output_0_0_to_lut_$abc$2429$li08_li08_input_0_1  (
        .datain(\dffsre_$abc$2429$lo08_output_0_0 ),
        .dataout(\lut_$abc$2429$li08_li08_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo08_output_0_0_to_lut_$abc$2429$li20_li20_input_0_1  (
        .datain(\dffsre_$abc$2429$lo08_output_0_0 ),
        .dataout(\lut_$abc$2429$li20_li20_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo08_output_0_0_to_lut_$abc$2429$li25_li25_input_0_1  (
        .datain(\dffsre_$abc$2429$lo08_output_0_0 ),
        .dataout(\lut_$abc$2429$li25_li25_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo01_output_0_0_to_lut_$abc$7142$new_new_n171___input_0_1  (
        .datain(\dffsre_$abc$2429$lo01_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n171___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo01_output_0_0_to_lut_$abc$2429$li01_li01_input_0_0  (
        .datain(\dffsre_$abc$2429$lo01_output_0_0 ),
        .dataout(\lut_$abc$2429$li01_li01_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo15_output_0_0_to_lut_$abc$7142$new_new_n171___input_0_2  (
        .datain(\dffsre_$abc$2429$lo15_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n171___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo15_output_0_0_to_lut_$abc$7142$new_new_n158___input_0_0  (
        .datain(\dffsre_$abc$2429$lo15_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n158___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo15_output_0_0_to_lut_$abc$2429$li15_li15_input_0_3  (
        .datain(\dffsre_$abc$2429$lo15_output_0_0 ),
        .dataout(\lut_$abc$2429$li15_li15_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo15_output_0_0_to_lut_$abc$7142$new_new_n136___input_0_2  (
        .datain(\dffsre_$abc$2429$lo15_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n136___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo04_output_0_0_to_lut_$abc$7142$new_new_n135___input_0_5  (
        .datain(\dffsre_$abc$2429$lo04_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n135___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo04_output_0_0_to_lut_$abc$7142$new_new_n142___input_0_1  (
        .datain(\dffsre_$abc$2429$lo04_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n142___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo04_output_0_0_to_lut_$abc$7142$new_new_n173___input_0_5  (
        .datain(\dffsre_$abc$2429$lo04_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n173___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo04_output_0_0_to_lut_$abc$2429$li10_li10_input_0_2  (
        .datain(\dffsre_$abc$2429$lo04_output_0_0 ),
        .dataout(\lut_$abc$2429$li10_li10_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo04_output_0_0_to_lut_$abc$2429$li11_li11_input_0_2  (
        .datain(\dffsre_$abc$2429$lo04_output_0_0 ),
        .dataout(\lut_$abc$2429$li11_li11_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo04_output_0_0_to_lut_$abc$2429$li04_li04_input_0_1  (
        .datain(\dffsre_$abc$2429$lo04_output_0_0 ),
        .dataout(\lut_$abc$2429$li04_li04_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo28_output_0_0_to_lut_$abc$7142$new_new_n134___input_0_2  (
        .datain(\dffsre_$abc$2429$lo28_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n134___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo28_output_0_0_to_lut_$abc$2429$li31_li31_input_0_2  (
        .datain(\dffsre_$abc$2429$lo28_output_0_0 ),
        .dataout(\lut_$abc$2429$li31_li31_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo28_output_0_0_to_lut_$abc$7142$new_new_n133___input_0_1  (
        .datain(\dffsre_$abc$2429$lo28_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n133___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo28_output_0_0_to_lut_$abc$2429$li28_li28_input_0_1  (
        .datain(\dffsre_$abc$2429$lo28_output_0_0 ),
        .dataout(\lut_$abc$2429$li28_li28_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo28_output_0_0_to_lut_$abc$7142$new_new_n173___input_0_3  (
        .datain(\dffsre_$abc$2429$lo28_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n173___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo28_output_0_0_to_lut_$abc$7142$new_new_n148___input_0_4  (
        .datain(\dffsre_$abc$2429$lo28_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n148___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo26_output_0_0_to_lut_$abc$2429$li03_li03_input_0_2  (
        .datain(\dffsre_$abc$2429$lo26_output_0_0 ),
        .dataout(\lut_$abc$2429$li03_li03_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo26_output_0_0_to_lut_$abc$7142$new_new_n138___input_0_3  (
        .datain(\dffsre_$abc$2429$lo26_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n138___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo26_output_0_0_to_lut_$abc$2429$li26_li26_input_0_1  (
        .datain(\dffsre_$abc$2429$lo26_output_0_0 ),
        .dataout(\lut_$abc$2429$li26_li26_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo26_output_0_0_to_lut_$abc$7142$new_new_n137___input_0_4  (
        .datain(\dffsre_$abc$2429$lo26_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n137___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo26_output_0_0_to_lut_$abc$7142$new_new_n173___input_0_2  (
        .datain(\dffsre_$abc$2429$lo26_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n173___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo26_output_0_0_to_lut_$abc$2429$li13_li13_input_0_4  (
        .datain(\dffsre_$abc$2429$lo26_output_0_0 ),
        .dataout(\lut_$abc$2429$li13_li13_input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo10_output_0_0_to_lut_$abc$7142$new_new_n174___input_0_1  (
        .datain(\dffsre_$abc$2429$lo10_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n174___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo10_output_0_0_to_lut_$abc$7142$new_new_n135___input_0_4  (
        .datain(\dffsre_$abc$2429$lo10_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n135___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo10_output_0_0_to_lut_$abc$7142$new_new_n142___input_0_0  (
        .datain(\dffsre_$abc$2429$lo10_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n142___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo10_output_0_0_to_lut_$abc$2429$li10_li10_input_0_3  (
        .datain(\dffsre_$abc$2429$lo10_output_0_0 ),
        .dataout(\lut_$abc$2429$li10_li10_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo10_output_0_0_to_lut_$abc$2429$li11_li11_input_0_0  (
        .datain(\dffsre_$abc$2429$lo10_output_0_0 ),
        .dataout(\lut_$abc$2429$li11_li11_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo29_output_0_0_to_lut_$abc$7142$new_new_n174___input_0_4  (
        .datain(\dffsre_$abc$2429$lo29_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n174___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo29_output_0_0_to_lut_$abc$2429$li29_li29_input_0_0  (
        .datain(\dffsre_$abc$2429$lo29_output_0_0 ),
        .dataout(\lut_$abc$2429$li29_li29_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo29_output_0_0_to_lut_$abc$7142$new_new_n134___input_0_0  (
        .datain(\dffsre_$abc$2429$lo29_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n134___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo29_output_0_0_to_lut_$abc$7142$new_new_n148___input_0_3  (
        .datain(\dffsre_$abc$2429$lo29_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n148___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo24_output_0_0_to_lut_$abc$7142$new_new_n174___input_0_2  (
        .datain(\dffsre_$abc$2429$lo24_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n174___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo24_output_0_0_to_lut_$abc$2429$li24_li24_input_0_1  (
        .datain(\dffsre_$abc$2429$lo24_output_0_0 ),
        .dataout(\lut_$abc$2429$li24_li24_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo24_output_0_0_to_lut_$abc$7142$new_new_n148___input_0_2  (
        .datain(\dffsre_$abc$2429$lo24_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n148___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo24_output_0_0_to_lut_$abc$2429$li05_li05_input_0_1  (
        .datain(\dffsre_$abc$2429$lo24_output_0_0 ),
        .dataout(\lut_$abc$2429$li05_li05_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo18_output_0_0_to_lut_$abc$2429$li18_li18_input_0_0  (
        .datain(\dffsre_$abc$2429$lo18_output_0_0 ),
        .dataout(\lut_$abc$2429$li18_li18_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo18_output_0_0_to_lut_$abc$7142$new_new_n176___input_0_0  (
        .datain(\dffsre_$abc$2429$lo18_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n176___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo18_output_0_0_to_lut_$abc$7142$new_new_n151___input_0_3  (
        .datain(\dffsre_$abc$2429$lo18_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n151___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo25_output_0_0_to_lut_$abc$7142$new_new_n176___input_0_5  (
        .datain(\dffsre_$abc$2429$lo25_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n176___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo25_output_0_0_to_lut_$abc$7142$new_new_n158___input_0_5  (
        .datain(\dffsre_$abc$2429$lo25_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n158___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo25_output_0_0_to_lut_$abc$2429$li15_li15_input_0_0  (
        .datain(\dffsre_$abc$2429$lo25_output_0_0 ),
        .dataout(\lut_$abc$2429$li15_li15_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo25_output_0_0_to_lut_$abc$2429$li17_li17_input_0_0  (
        .datain(\dffsre_$abc$2429$lo25_output_0_0 ),
        .dataout(\lut_$abc$2429$li17_li17_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo25_output_0_0_to_lut_$abc$7142$new_new_n136___input_0_5  (
        .datain(\dffsre_$abc$2429$lo25_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n136___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo25_output_0_0_to_lut_$abc$2429$li25_li25_input_0_3  (
        .datain(\dffsre_$abc$2429$lo25_output_0_0 ),
        .dataout(\lut_$abc$2429$li25_li25_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo30_output_0_0_to_lut_$abc$7142$new_new_n176___input_0_4  (
        .datain(\dffsre_$abc$2429$lo30_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n176___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo30_output_0_0_to_lut_$abc$7142$new_new_n138___input_0_2  (
        .datain(\dffsre_$abc$2429$lo30_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n138___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo30_output_0_0_to_lut_$abc$2429$li07_li07_input_0_1  (
        .datain(\dffsre_$abc$2429$lo30_output_0_0 ),
        .dataout(\lut_$abc$2429$li07_li07_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo30_output_0_0_to_lut_$abc$2429$li30_li30_input_0_1  (
        .datain(\dffsre_$abc$2429$lo30_output_0_0 ),
        .dataout(\lut_$abc$2429$li30_li30_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo03_output_0_0_to_lut_$abc$7142$new_new_n179___input_0_2  (
        .datain(\dffsre_$abc$2429$lo03_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n179___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo03_output_0_0_to_lut_$abc$2429$li03_li03_input_0_1  (
        .datain(\dffsre_$abc$2429$lo03_output_0_0 ),
        .dataout(\lut_$abc$2429$li03_li03_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo03_output_0_0_to_lut_$abc$7142$new_new_n138___input_0_1  (
        .datain(\dffsre_$abc$2429$lo03_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n138___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo03_output_0_0_to_lut_$abc$7142$new_new_n137___input_0_1  (
        .datain(\dffsre_$abc$2429$lo03_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n137___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo07_output_0_0_to_lut_$abc$7142$new_new_n179___input_0_0  (
        .datain(\dffsre_$abc$2429$lo07_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n179___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo07_output_0_0_to_lut_$abc$7142$new_new_n138___input_0_0  (
        .datain(\dffsre_$abc$2429$lo07_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n138___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo07_output_0_0_to_lut_$abc$2429$li07_li07_input_0_0  (
        .datain(\dffsre_$abc$2429$lo07_output_0_0 ),
        .dataout(\lut_$abc$2429$li07_li07_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo31_output_0_0_to_lut_$abc$7142$new_new_n134___input_0_1  (
        .datain(\dffsre_$abc$2429$lo31_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n134___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo31_output_0_0_to_lut_$abc$2429$li31_li31_input_0_0  (
        .datain(\dffsre_$abc$2429$lo31_output_0_0 ),
        .dataout(\lut_$abc$2429$li31_li31_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo31_output_0_0_to_lut_$abc$7142$new_new_n133___input_0_0  (
        .datain(\dffsre_$abc$2429$lo31_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n133___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo31_output_0_0_to_lut_$abc$7142$new_new_n179___input_0_1  (
        .datain(\dffsre_$abc$2429$lo31_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n179___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo31_output_0_0_to_lut_$abc$7142$new_new_n148___input_0_5  (
        .datain(\dffsre_$abc$2429$lo31_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n148___input_0_5 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo13_output_0_0_to_lut_$abc$2429$li03_li03_input_0_0  (
        .datain(\dffsre_$abc$2429$lo13_output_0_0 ),
        .dataout(\lut_$abc$2429$li03_li03_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo13_output_0_0_to_lut_$abc$7142$new_new_n138___input_0_4  (
        .datain(\dffsre_$abc$2429$lo13_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n138___input_0_4 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo13_output_0_0_to_lut_$abc$7142$new_new_n137___input_0_0  (
        .datain(\dffsre_$abc$2429$lo13_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n137___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo13_output_0_0_to_lut_$abc$7142$new_new_n180___input_0_2  (
        .datain(\dffsre_$abc$2429$lo13_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n180___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo13_output_0_0_to_lut_$abc$2429$li13_li13_input_0_3  (
        .datain(\dffsre_$abc$2429$lo13_output_0_0 ),
        .dataout(\lut_$abc$2429$li13_li13_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo14_output_0_0_to_lut_$abc$2429$li01_li01_input_0_1  (
        .datain(\dffsre_$abc$2429$lo14_output_0_0 ),
        .dataout(\lut_$abc$2429$li01_li01_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo14_output_0_0_to_lut_$abc$2429$li14_li14_input_0_1  (
        .datain(\dffsre_$abc$2429$lo14_output_0_0 ),
        .dataout(\lut_$abc$2429$li14_li14_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo14_output_0_0_to_lut_$abc$7142$new_new_n180___input_0_1  (
        .datain(\dffsre_$abc$2429$lo14_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n180___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo23_output_0_0_to_lut_$abc$7142$new_new_n135___input_0_0  (
        .datain(\dffsre_$abc$2429$lo23_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n135___input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo23_output_0_0_to_lut_$abc$2429$li23_li23_input_0_0  (
        .datain(\dffsre_$abc$2429$lo23_output_0_0 ),
        .dataout(\lut_$abc$2429$li23_li23_input_0_0 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo23_output_0_0_to_lut_$abc$7142$new_new_n180___input_0_3  (
        .datain(\dffsre_$abc$2429$lo23_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n180___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo11_output_0_0_to_lut_$abc$7142$new_new_n135___input_0_2  (
        .datain(\dffsre_$abc$2429$lo11_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n135___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo11_output_0_0_to_lut_$abc$7142$new_new_n142___input_0_2  (
        .datain(\dffsre_$abc$2429$lo11_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n142___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo11_output_0_0_to_lut_$abc$7142$new_new_n181___input_0_2  (
        .datain(\dffsre_$abc$2429$lo11_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n181___input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo11_output_0_0_to_lut_$abc$2429$li11_li11_input_0_3  (
        .datain(\dffsre_$abc$2429$lo11_output_0_0 ),
        .dataout(\lut_$abc$2429$li11_li11_input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo12_output_0_0_to_lut_$abc$7142$new_new_n135___input_0_1  (
        .datain(\dffsre_$abc$2429$lo12_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n135___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo12_output_0_0_to_lut_$abc$2429$li23_li23_input_0_2  (
        .datain(\dffsre_$abc$2429$lo12_output_0_0 ),
        .dataout(\lut_$abc$2429$li23_li23_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo12_output_0_0_to_lut_$abc$2429$li12_li12_input_0_1  (
        .datain(\dffsre_$abc$2429$lo12_output_0_0 ),
        .dataout(\lut_$abc$2429$li12_li12_input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo12_output_0_0_to_lut_$abc$7142$new_new_n181___input_0_1  (
        .datain(\dffsre_$abc$2429$lo12_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n181___input_0_1 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo06_output_0_0_to_lut_$abc$7142$new_new_n135___input_0_3  (
        .datain(\dffsre_$abc$2429$lo06_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n135___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo06_output_0_0_to_lut_$abc$2429$li23_li23_input_0_5  (
        .datain(\dffsre_$abc$2429$lo06_output_0_0 ),
        .dataout(\lut_$abc$2429$li23_li23_input_0_5 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo06_output_0_0_to_lut_$abc$2429$li12_li12_input_0_2  (
        .datain(\dffsre_$abc$2429$lo06_output_0_0 ),
        .dataout(\lut_$abc$2429$li12_li12_input_0_2 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo06_output_0_0_to_lut_$abc$7142$new_new_n181___input_0_3  (
        .datain(\dffsre_$abc$2429$lo06_output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n181___input_0_3 )
    );

    fpga_interconnect \routing_segment_dffsre_$abc$2429$lo06_output_0_0_to_lut_$abc$2429$li06_li06_input_0_2  (
        .datain(\dffsre_$abc$2429$lo06_output_0_0 ),
        .dataout(\lut_$abc$2429$li06_li06_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n138___output_0_0_to_lut_$abc$7142$new_new_n140___input_0_3  (
        .datain(\lut_$abc$7142$new_new_n138___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n140___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n138___output_0_0_to_lut_$abc$7142$new_new_n142___input_0_5  (
        .datain(\lut_$abc$7142$new_new_n138___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n142___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n138___output_0_0_to_lut_$abc$7142$new_new_n149___input_0_1  (
        .datain(\lut_$abc$7142$new_new_n138___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n149___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n138___output_0_0_to_lut_$abc$7142$new_new_n158___input_0_4  (
        .datain(\lut_$abc$7142$new_new_n138___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n158___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n138___output_0_0_to_lut_$abc$7142$new_new_n154___input_0_3  (
        .datain(\lut_$abc$7142$new_new_n138___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n154___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n138___output_0_0_to_lut_$abc$7142$new_new_n139___input_0_3  (
        .datain(\lut_$abc$7142$new_new_n138___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n139___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n138___output_0_0_to_lut_$abc$2429$li04_li04_input_0_3  (
        .datain(\lut_$abc$7142$new_new_n138___output_0_0 ),
        .dataout(\lut_$abc$2429$li04_li04_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n138___output_0_0_to_lut_$abc$2429$li08_li08_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n138___output_0_0 ),
        .dataout(\lut_$abc$2429$li08_li08_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n138___output_0_0_to_lut_$abc$2429$li20_li20_input_0_0  (
        .datain(\lut_$abc$7142$new_new_n138___output_0_0 ),
        .dataout(\lut_$abc$2429$li20_li20_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n138___output_0_0_to_lut_$abc$2429$li25_li25_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n138___output_0_0 ),
        .dataout(\lut_$abc$2429$li25_li25_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li08_li08_output_0_0_to_dffsre_$abc$2429$lo08_input_0_0  (
        .datain(\lut_$abc$2429$li08_li08_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo08_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n149___output_0_0_to_lut_$abc$2429$li18_li18_input_0_5  (
        .datain(\lut_$abc$7142$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$2429$li18_li18_input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n149___output_0_0_to_lut_$abc$2429$li21_li21_input_0_1  (
        .datain(\lut_$abc$7142$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$2429$li21_li21_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n149___output_0_0_to_lut_$abc$2429$li00_li00_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$2429$li00_li00_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n149___output_0_0_to_lut_$abc$2429$li02_li02_input_0_0  (
        .datain(\lut_$abc$7142$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$2429$li02_li02_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n149___output_0_0_to_lut_$abc$2429$li01_li01_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$2429$li01_li01_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n149___output_0_0_to_lut_$abc$2429$li14_li14_input_0_0  (
        .datain(\lut_$abc$7142$new_new_n149___output_0_0 ),
        .dataout(\lut_$abc$2429$li14_li14_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li21_li21_output_0_0_to_dffsre_$abc$2429$lo21_input_0_0  (
        .datain(\lut_$abc$2429$li21_li21_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo21_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n142___output_0_0_to_lut_$abc$2429$li23_li23_input_0_1  (
        .datain(\lut_$abc$7142$new_new_n142___output_0_0 ),
        .dataout(\lut_$abc$2429$li23_li23_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n142___output_0_0_to_lut_$abc$2429$li12_li12_input_0_0  (
        .datain(\lut_$abc$7142$new_new_n142___output_0_0 ),
        .dataout(\lut_$abc$2429$li12_li12_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n142___output_0_0_to_lut_$abc$2429$li06_li06_input_0_0  (
        .datain(\lut_$abc$7142$new_new_n142___output_0_0 ),
        .dataout(\lut_$abc$2429$li06_li06_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li06_li06_output_0_0_to_dffsre_$abc$2429$lo06_input_0_0  (
        .datain(\lut_$abc$2429$li06_li06_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo06_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li26_li26_output_0_0_to_dffsre_$abc$2429$lo26_input_0_0  (
        .datain(\lut_$abc$2429$li26_li26_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo26_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n158___output_0_0_to_lut_$abc$2429$li16_li16_input_0_0  (
        .datain(\lut_$abc$7142$new_new_n158___output_0_0 ),
        .dataout(\lut_$abc$2429$li16_li16_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n158___output_0_0_to_lut_$abc$2429$li27_li27_input_0_3  (
        .datain(\lut_$abc$7142$new_new_n158___output_0_0 ),
        .dataout(\lut_$abc$2429$li27_li27_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li27_li27_output_0_0_to_dffsre_$abc$2429$lo27_input_0_0  (
        .datain(\lut_$abc$2429$li27_li27_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo27_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n140___output_0_0_to_lut_$abc$2429$li29_li29_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n140___output_0_0 ),
        .dataout(\lut_$abc$2429$li29_li29_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n140___output_0_0_to_lut_$abc$2429$li09_li09_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n140___output_0_0 ),
        .dataout(\lut_$abc$2429$li09_li09_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n140___output_0_0_to_lut_$abc$2429$li31_li31_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n140___output_0_0 ),
        .dataout(\lut_$abc$2429$li31_li31_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n140___output_0_0_to_lut_$abc$2429$li28_li28_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n140___output_0_0 ),
        .dataout(\lut_$abc$2429$li28_li28_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n140___output_0_0_to_lut_$abc$2429$li24_li24_input_0_4  (
        .datain(\lut_$abc$7142$new_new_n140___output_0_0 ),
        .dataout(\lut_$abc$2429$li24_li24_input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n140___output_0_0_to_lut_$abc$2429$li19_li19_input_0_3  (
        .datain(\lut_$abc$7142$new_new_n140___output_0_0 ),
        .dataout(\lut_$abc$2429$li19_li19_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n140___output_0_0_to_lut_$abc$2429$li05_li05_input_0_3  (
        .datain(\lut_$abc$7142$new_new_n140___output_0_0 ),
        .dataout(\lut_$abc$2429$li05_li05_input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li28_li28_output_0_0_to_dffsre_$abc$2429$lo28_input_0_0  (
        .datain(\lut_$abc$2429$li28_li28_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo28_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n137___output_0_0_to_lut_$abc$2429$li07_li07_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n137___output_0_0 ),
        .dataout(\lut_$abc$2429$li07_li07_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n137___output_0_0_to_lut_$abc$2429$li30_li30_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n137___output_0_0 ),
        .dataout(\lut_$abc$2429$li30_li30_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li30_li30_output_0_0_to_dffsre_$abc$2429$lo30_input_0_0  (
        .datain(\lut_$abc$2429$li30_li30_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo30_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li12_li12_output_0_0_to_dffsre_$abc$2429$lo12_input_0_0  (
        .datain(\lut_$abc$2429$li12_li12_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo12_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n133___output_0_0_to_lut_$abc$2429$li29_li29_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n133___output_0_0 ),
        .dataout(\lut_$abc$2429$li29_li29_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n133___output_0_0_to_lut_$abc$2429$li09_li09_input_0_1  (
        .datain(\lut_$abc$7142$new_new_n133___output_0_0 ),
        .dataout(\lut_$abc$2429$li09_li09_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li09_li09_output_0_0_to_dffsre_$abc$2429$lo09_input_0_0  (
        .datain(\lut_$abc$2429$li09_li09_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo09_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li20_li20_output_0_0_to_dffsre_$abc$2429$lo20_input_0_0  (
        .datain(\lut_$abc$2429$li20_li20_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo20_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n154___output_0_0_to_lut_$abc$2429$li15_li15_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n154___output_0_0 ),
        .dataout(\lut_$abc$2429$li15_li15_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n154___output_0_0_to_lut_$abc$2429$li17_li17_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n154___output_0_0 ),
        .dataout(\lut_$abc$2429$li17_li17_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li17_li17_output_0_0_to_dffsre_$abc$2429$lo17_input_0_0  (
        .datain(\lut_$abc$2429$li17_li17_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo17_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li00_li00_output_0_0_to_dffsre_$abc$2429$lo00_input_0_0  (
        .datain(\lut_$abc$2429$li00_li00_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo00_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n150___output_0_0_to_lut_$abc$2429$li18_li18_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n150___output_0_0 ),
        .dataout(\lut_$abc$2429$li18_li18_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n150___output_0_0_to_lut_$abc$2429$li02_li02_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n150___output_0_0 ),
        .dataout(\lut_$abc$2429$li02_li02_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li02_li02_output_0_0_to_dffsre_$abc$2429$lo02_input_0_0  (
        .datain(\lut_$abc$2429$li02_li02_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo02_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li16_li16_output_0_0_to_dffsre_$abc$2429$lo16_input_0_0  (
        .datain(\lut_$abc$2429$li16_li16_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo16_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li13_li13_output_0_0_to_dffsre_$abc$2429$lo13_input_0_0  (
        .datain(\lut_$abc$2429$li13_li13_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo13_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n151___output_0_0_to_lut_$abc$2429$li01_li01_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n151___output_0_0 ),
        .dataout(\lut_$abc$2429$li01_li01_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n151___output_0_0_to_lut_$abc$2429$li14_li14_input_0_2  (
        .datain(\lut_$abc$7142$new_new_n151___output_0_0 ),
        .dataout(\lut_$abc$2429$li14_li14_input_0_2 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li14_li14_output_0_0_to_dffsre_$abc$2429$lo14_input_0_0  (
        .datain(\lut_$abc$2429$li14_li14_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo14_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n148___output_0_0_to_lut_$abc$7142$new_new_n149___input_0_5  (
        .datain(\lut_$abc$7142$new_new_n148___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n149___input_0_5 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n148___output_0_0_to_lut_$abc$2429$li19_li19_input_0_1  (
        .datain(\lut_$abc$7142$new_new_n148___output_0_0 ),
        .dataout(\lut_$abc$2429$li19_li19_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li19_li19_output_0_0_to_dffsre_$abc$2429$lo19_input_0_0  (
        .datain(\lut_$abc$2429$li19_li19_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo19_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n139___output_0_0_to_lut_$abc$2429$li10_li10_input_0_1  (
        .datain(\lut_$abc$7142$new_new_n139___output_0_0 ),
        .dataout(\lut_$abc$2429$li10_li10_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n139___output_0_0_to_lut_$abc$2429$li11_li11_input_0_1  (
        .datain(\lut_$abc$7142$new_new_n139___output_0_0 ),
        .dataout(\lut_$abc$2429$li11_li11_input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li10_li10_output_0_0_to_dffsre_$abc$2429$lo10_input_0_0  (
        .datain(\lut_$abc$2429$li10_li10_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo10_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li07_li07_output_0_0_to_dffsre_$abc$2429$lo07_input_0_0  (
        .datain(\lut_$abc$2429$li07_li07_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo07_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n134___output_0_0_to_lut_$abc$2429$li24_li24_input_0_0  (
        .datain(\lut_$abc$7142$new_new_n134___output_0_0 ),
        .dataout(\lut_$abc$2429$li24_li24_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n134___output_0_0_to_lut_$abc$2429$li05_li05_input_0_0  (
        .datain(\lut_$abc$7142$new_new_n134___output_0_0 ),
        .dataout(\lut_$abc$2429$li05_li05_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li24_li24_output_0_0_to_dffsre_$abc$2429$lo24_input_0_0  (
        .datain(\lut_$abc$2429$li24_li24_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo24_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li31_li31_output_0_0_to_dffsre_$abc$2429$lo31_input_0_0  (
        .datain(\lut_$abc$2429$li31_li31_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo31_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li05_li05_output_0_0_to_dffsre_$abc$2429$lo05_input_0_0  (
        .datain(\lut_$abc$2429$li05_li05_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo05_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li03_li03_output_0_0_to_dffsre_$abc$2429$lo03_input_0_0  (
        .datain(\lut_$abc$2429$li03_li03_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo03_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n136___output_0_0_to_lut_$abc$7142$new_new_n140___input_0_1  (
        .datain(\lut_$abc$7142$new_new_n136___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n140___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n136___output_0_0_to_lut_$abc$7142$new_new_n142___input_0_3  (
        .datain(\lut_$abc$7142$new_new_n136___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n142___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n136___output_0_0_to_lut_$abc$7142$new_new_n149___input_0_3  (
        .datain(\lut_$abc$7142$new_new_n136___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n149___input_0_3 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n136___output_0_0_to_lut_$abc$7142$new_new_n139___input_0_1  (
        .datain(\lut_$abc$7142$new_new_n136___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n139___input_0_1 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n136___output_0_0_to_lut_$abc$2429$li04_li04_input_0_0  (
        .datain(\lut_$abc$7142$new_new_n136___output_0_0 ),
        .dataout(\lut_$abc$2429$li04_li04_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li04_li04_output_0_0_to_dffsre_$abc$2429$lo04_input_0_0  (
        .datain(\lut_$abc$2429$li04_li04_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo04_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li01_li01_output_0_0_to_dffsre_$abc$2429$lo01_input_0_0  (
        .datain(\lut_$abc$2429$li01_li01_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo01_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li11_li11_output_0_0_to_dffsre_$abc$2429$lo11_input_0_0  (
        .datain(\lut_$abc$2429$li11_li11_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo11_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li18_li18_output_0_0_to_dffsre_$abc$2429$lo18_input_0_0  (
        .datain(\lut_$abc$2429$li18_li18_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo18_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li15_li15_output_0_0_to_dffsre_$abc$2429$lo15_input_0_0  (
        .datain(\lut_$abc$2429$li15_li15_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo15_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li23_li23_output_0_0_to_dffsre_$abc$2429$lo23_input_0_0  (
        .datain(\lut_$abc$2429$li23_li23_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo23_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li25_li25_output_0_0_to_dffsre_$abc$2429$lo25_input_0_0  (
        .datain(\lut_$abc$2429$li25_li25_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo25_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2429$li29_li29_output_0_0_to_dffsre_$abc$2429$lo29_input_0_0  (
        .datain(\lut_$abc$2429$li29_li29_output_0_0 ),
        .dataout(\dffsre_$abc$2429$lo29_input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n135___output_0_0_to_lut_$abc$7142$new_new_n140___input_0_0  (
        .datain(\lut_$abc$7142$new_new_n135___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n140___input_0_0 )
    );

    fpga_interconnect \routing_segment_lut_$abc$7142$new_new_n135___output_0_0_to_lut_$abc$7142$new_new_n149___input_0_4  (
        .datain(\lut_$abc$7142$new_new_n135___output_0_0 ),
        .dataout(\lut_$abc$7142$new_new_n149___input_0_4 )
    );

    fpga_interconnect \routing_segment_lut_$abc$2392$li1_li1_output_0_0_to_dffsre_compare_done_reg[2]_input_0_0  (
        .datain(\lut_$abc$2392$li1_li1_output_0_0 ),
        .dataout(\dffsre_compare_done_reg[2]_input_0_0 )
    );


    //Cell instances
    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000100000010000000001000000001000000000100000010000000001)
    ) \lut_$abc$7142$new_new_n174__  (
        .in({
            \lut_$abc$7142$new_new_n174___input_0_5 ,
            \lut_$abc$7142$new_new_n174___input_0_4 ,
            \lut_$abc$7142$new_new_n174___input_0_3 ,
            \lut_$abc$7142$new_new_n174___input_0_2 ,
            \lut_$abc$7142$new_new_n174___input_0_1 ,
            \lut_$abc$7142$new_new_n174___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n174___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000001000000000000000000000100000000000100000000000000000)
    ) \lut_$abc$7142$new_new_n175__  (
        .in({
            \lut_$abc$7142$new_new_n175___input_0_5 ,
            \lut_$abc$7142$new_new_n175___input_0_4 ,
            \lut_$abc$7142$new_new_n175___input_0_3 ,
            \lut_$abc$7142$new_new_n175___input_0_2 ,
            \lut_$abc$7142$new_new_n175___input_0_1 ,
            \lut_$abc$7142$new_new_n175___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n175___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000010000000000001000010000000000000000100001000000000000100001)
    ) \lut_$abc$7142$new_new_n171__  (
        .in({
            \lut_$abc$7142$new_new_n171___input_0_5 ,
            \lut_$abc$7142$new_new_n171___input_0_4 ,
            \lut_$abc$7142$new_new_n171___input_0_3 ,
            \lut_$abc$7142$new_new_n171___input_0_2 ,
            \lut_$abc$7142$new_new_n171___input_0_1 ,
            \lut_$abc$7142$new_new_n171___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n171___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000001000001000000000001001000000000001000001000000000001)
    ) \lut_$abc$7142$new_new_n170__  (
        .in({
            \lut_$abc$7142$new_new_n170___input_0_5 ,
            \lut_$abc$7142$new_new_n170___input_0_4 ,
            \lut_$abc$7142$new_new_n170___input_0_3 ,
            \lut_$abc$7142$new_new_n170___input_0_2 ,
            \lut_$abc$7142$new_new_n170___input_0_1 ,
            \lut_$abc$7142$new_new_n170___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n170___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000001000000000001000000000000000000000001000)
    ) \lut_$abc$7142$new_new_n172__  (
        .in({
            \lut_$abc$7142$new_new_n172___input_0_5 ,
            \lut_$abc$7142$new_new_n172___input_0_4 ,
            \lut_$abc$7142$new_new_n172___input_0_3 ,
            \lut_$abc$7142$new_new_n172___input_0_2 ,
            \lut_$abc$7142$new_new_n172___input_0_1 ,
            \lut_$abc$7142$new_new_n172___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n172___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$2392$li1_li1  (
        .in({
            \lut_$abc$2392$li1_li1_input_0_5 ,
            \lut_$abc$2392$li1_li1_input_0_4 ,
            \lut_$abc$2392$li1_li1_input_0_3 ,
            \lut_$abc$2392$li1_li1_input_0_2 ,
            \lut_$abc$2392$li1_li1_input_0_1 ,
            \lut_$abc$2392$li1_li1_input_0_0 
         }),
        .out(\lut_$abc$2392$li1_li1_output_0_0 )
    );

    dffsre #(
    ) \dffsre_compare_done_reg[2]  (
        .C(\dffsre_compare_done_reg[2]_clock_0_0 ),
        .D(\dffsre_compare_done_reg[2]_input_0_0 ),
        .E(\dffsre_compare_done_reg[2]_input_3_0 ),
        .R(\dffsre_compare_done_reg[2]_input_2_0 ),
        .S(\dffsre_compare_done_reg[2]_input_1_0 ),
        .Q(\dffsre_compare_done_reg[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000100)
    ) \lut_compare_done_reg[0]  (
        .in({
            1'bX,
            1'bX,
            1'bX,
            \lut_compare_done_reg[0]_input_0_1 ,
            1'bX
         }),
        .out(\lut_compare_done_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010000)
    ) \lut_compare_done_reg[1]  (
        .in({
            1'bX,
            1'bX,
            \lut_compare_done_reg[1]_input_0_2 ,
            1'bX,
            1'bX
         }),
        .out(\lut_compare_done_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0111111111111111111111111111111111111111111111111111111111111111)
    ) \lut_$abc$2392$li0_li0  (
        .in({
            \lut_$abc$2392$li0_li0_input_0_5 ,
            \lut_$abc$2392$li0_li0_input_0_4 ,
            \lut_$abc$2392$li0_li0_input_0_3 ,
            \lut_$abc$2392$li0_li0_input_0_2 ,
            \lut_$abc$2392$li0_li0_input_0_1 ,
            \lut_$abc$2392$li0_li0_input_0_0 
         }),
        .out(\lut_$abc$2392$li0_li0_output_0_0 )
    );

    dffsre #(
    ) \dffsre_compare_done_reg[3]  (
        .C(\dffsre_compare_done_reg[3]_clock_0_0 ),
        .D(\dffsre_compare_done_reg[3]_input_0_0 ),
        .E(\dffsre_compare_done_reg[3]_input_3_0 ),
        .R(\dffsre_compare_done_reg[3]_input_2_0 ),
        .S(\dffsre_compare_done_reg[3]_input_1_0 ),
        .Q(\dffsre_compare_done_reg[3]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[15]  (
        .C(\dffsre_a_reg[15]_clock_0_0 ),
        .D(\dffsre_a_reg[15]_input_0_0 ),
        .E(\dffsre_a_reg[15]_input_3_0 ),
        .R(\dffsre_a_reg[15]_input_2_0 ),
        .S(\dffsre_a_reg[15]_input_1_0 ),
        .Q(\dffsre_a_reg[15]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100000000000000000000000000000)
    ) \lut_$abc$7142$new_new_n214__  (
        .in({
            \lut_$abc$7142$new_new_n214___input_0_4 ,
            \lut_$abc$7142$new_new_n214___input_0_3 ,
            \lut_$abc$7142$new_new_n214___input_0_2 ,
            1'bX,
            \lut_$abc$7142$new_new_n214___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n214___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10000000000000000000000000000000)
    ) \lut_$abc$7142$new_new_n213__  (
        .in({
            \lut_$abc$7142$new_new_n213___input_0_4 ,
            \lut_$abc$7142$new_new_n213___input_0_3 ,
            \lut_$abc$7142$new_new_n213___input_0_2 ,
            \lut_$abc$7142$new_new_n213___input_0_1 ,
            \lut_$abc$7142$new_new_n213___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n213___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000001101010101010101010101010101010)
    ) \lut_$abc$2588$li07_li07  (
        .in({
            \lut_$abc$2588$li07_li07_input_0_5 ,
            \lut_$abc$2588$li07_li07_input_0_4 ,
            \lut_$abc$2588$li07_li07_input_0_3 ,
            \lut_$abc$2588$li07_li07_input_0_2 ,
            \lut_$abc$2588$li07_li07_input_0_1 ,
            \lut_$abc$2588$li07_li07_input_0_0 
         }),
        .out(\lut_$abc$2588$li07_li07_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[7]  (
        .C(\dffsre_a_reg[7]_clock_0_0 ),
        .D(\dffsre_a_reg[7]_input_0_0 ),
        .E(\dffsre_a_reg[7]_input_3_0 ),
        .R(\dffsre_a_reg[7]_input_2_0 ),
        .S(\dffsre_a_reg[7]_input_1_0 ),
        .Q(\dffsre_a_reg[7]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011010100000000010101010)
    ) \lut_$abc$2588$li06_li06  (
        .in({
            \lut_$abc$2588$li06_li06_input_0_4 ,
            \lut_$abc$2588$li06_li06_input_0_3 ,
            \lut_$abc$2588$li06_li06_input_0_2 ,
            \lut_$abc$2588$li06_li06_input_0_1 ,
            \lut_$abc$2588$li06_li06_input_0_0 
         }),
        .out(\lut_$abc$2588$li06_li06_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[6]  (
        .C(\dffsre_a_reg[6]_clock_0_0 ),
        .D(\dffsre_a_reg[6]_input_0_0 ),
        .E(\dffsre_a_reg[6]_input_3_0 ),
        .R(\dffsre_a_reg[6]_input_2_0 ),
        .S(\dffsre_a_reg[6]_input_1_0 ),
        .Q(\dffsre_a_reg[6]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000100000000000000000000000)
    ) \lut_$abc$7142$new_new_n201__  (
        .in({
            \lut_$abc$7142$new_new_n201___input_0_4 ,
            1'bX,
            \lut_$abc$7142$new_new_n201___input_0_2 ,
            \lut_$abc$7142$new_new_n201___input_0_1 ,
            \lut_$abc$7142$new_new_n201___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n201___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100100000000000110000)
    ) \lut_$abc$2588$li05_li05  (
        .in({
            \lut_$abc$2588$li05_li05_input_0_4 ,
            \lut_$abc$2588$li05_li05_input_0_3 ,
            \lut_$abc$2588$li05_li05_input_0_2 ,
            1'bX,
            \lut_$abc$2588$li05_li05_input_0_0 
         }),
        .out(\lut_$abc$2588$li05_li05_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[5]  (
        .C(\dffsre_a_reg[5]_clock_0_0 ),
        .D(\dffsre_a_reg[5]_input_0_0 ),
        .E(\dffsre_a_reg[5]_input_3_0 ),
        .R(\dffsre_a_reg[5]_input_2_0 ),
        .S(\dffsre_a_reg[5]_input_1_0 ),
        .Q(\dffsre_a_reg[5]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$abc$2588$li00_li00  (
        .in({
            1'bX,
            \lut_$abc$2588$li00_li00_input_0_3 ,
            1'bX,
            \lut_$abc$2588$li00_li00_input_0_1 ,
            1'bX
         }),
        .out(\lut_$abc$2588$li00_li00_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[0]  (
        .C(\dffsre_a_reg[0]_clock_0_0 ),
        .D(\dffsre_a_reg[0]_input_0_0 ),
        .E(\dffsre_a_reg[0]_input_3_0 ),
        .R(\dffsre_a_reg[0]_input_2_0 ),
        .S(\dffsre_a_reg[0]_input_1_0 ),
        .Q(\dffsre_a_reg[0]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000000010)
    ) \lut_$abc$2588$li01_li01  (
        .in({
            \lut_$abc$2588$li01_li01_input_0_4 ,
            \lut_$abc$2588$li01_li01_input_0_3 ,
            1'bX,
            1'bX,
            \lut_$abc$2588$li01_li01_input_0_0 
         }),
        .out(\lut_$abc$2588$li01_li01_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[1]  (
        .C(\dffsre_a_reg[1]_clock_0_0 ),
        .D(\dffsre_a_reg[1]_input_0_0 ),
        .E(\dffsre_a_reg[1]_input_3_0 ),
        .R(\dffsre_a_reg[1]_input_2_0 ),
        .S(\dffsre_a_reg[1]_input_1_0 ),
        .Q(\dffsre_a_reg[1]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100100000000000110000)
    ) \lut_$abc$2588$li02_li02  (
        .in({
            \lut_$abc$2588$li02_li02_input_0_4 ,
            \lut_$abc$2588$li02_li02_input_0_3 ,
            \lut_$abc$2588$li02_li02_input_0_2 ,
            1'bX,
            \lut_$abc$2588$li02_li02_input_0_0 
         }),
        .out(\lut_$abc$2588$li02_li02_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[2]  (
        .C(\dffsre_a_reg[2]_clock_0_0 ),
        .D(\dffsre_a_reg[2]_input_0_0 ),
        .E(\dffsre_a_reg[2]_input_3_0 ),
        .R(\dffsre_a_reg[2]_input_2_0 ),
        .S(\dffsre_a_reg[2]_input_1_0 ),
        .Q(\dffsre_a_reg[2]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011110000000000011110000)
    ) \lut_$abc$2588$li03_li03  (
        .in({
            \lut_$abc$2588$li03_li03_input_0_4 ,
            \lut_$abc$2588$li03_li03_input_0_3 ,
            \lut_$abc$2588$li03_li03_input_0_2 ,
            \lut_$abc$2588$li03_li03_input_0_1 ,
            \lut_$abc$2588$li03_li03_input_0_0 
         }),
        .out(\lut_$abc$2588$li03_li03_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[3]  (
        .C(\dffsre_a_reg[3]_clock_0_0 ),
        .D(\dffsre_a_reg[3]_input_0_0 ),
        .E(\dffsre_a_reg[3]_input_3_0 ),
        .R(\dffsre_a_reg[3]_input_2_0 ),
        .S(\dffsre_a_reg[3]_input_1_0 ),
        .Q(\dffsre_a_reg[3]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000100000000000000000000000)
    ) \lut_$abc$7142$new_new_n197__  (
        .in({
            \lut_$abc$7142$new_new_n197___input_0_4 ,
            1'bX,
            \lut_$abc$7142$new_new_n197___input_0_2 ,
            \lut_$abc$7142$new_new_n197___input_0_1 ,
            \lut_$abc$7142$new_new_n197___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n197___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000001111111111111111000000000000000)
    ) \lut_$abc$2588$li04_li04  (
        .in({
            \lut_$abc$2588$li04_li04_input_0_5 ,
            \lut_$abc$2588$li04_li04_input_0_4 ,
            \lut_$abc$2588$li04_li04_input_0_3 ,
            \lut_$abc$2588$li04_li04_input_0_2 ,
            \lut_$abc$2588$li04_li04_input_0_1 ,
            \lut_$abc$2588$li04_li04_input_0_0 
         }),
        .out(\lut_$abc$2588$li04_li04_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[4]  (
        .C(\dffsre_a_reg[4]_clock_0_0 ),
        .D(\dffsre_a_reg[4]_input_0_0 ),
        .E(\dffsre_a_reg[4]_input_3_0 ),
        .R(\dffsre_a_reg[4]_input_2_0 ),
        .S(\dffsre_a_reg[4]_input_1_0 ),
        .Q(\dffsre_a_reg[4]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011010100000000010101010)
    ) \lut_$abc$2588$li14_li14  (
        .in({
            \lut_$abc$2588$li14_li14_input_0_4 ,
            \lut_$abc$2588$li14_li14_input_0_3 ,
            \lut_$abc$2588$li14_li14_input_0_2 ,
            \lut_$abc$2588$li14_li14_input_0_1 ,
            \lut_$abc$2588$li14_li14_input_0_0 
         }),
        .out(\lut_$abc$2588$li14_li14_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[14]  (
        .C(\dffsre_a_reg[14]_clock_0_0 ),
        .D(\dffsre_a_reg[14]_input_0_0 ),
        .E(\dffsre_a_reg[14]_input_3_0 ),
        .R(\dffsre_a_reg[14]_input_2_0 ),
        .S(\dffsre_a_reg[14]_input_1_0 ),
        .Q(\dffsre_a_reg[14]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000001101010101010101010101010101010)
    ) \lut_$abc$2588$li13_li13  (
        .in({
            \lut_$abc$2588$li13_li13_input_0_5 ,
            \lut_$abc$2588$li13_li13_input_0_4 ,
            \lut_$abc$2588$li13_li13_input_0_3 ,
            \lut_$abc$2588$li13_li13_input_0_2 ,
            \lut_$abc$2588$li13_li13_input_0_1 ,
            \lut_$abc$2588$li13_li13_input_0_0 
         }),
        .out(\lut_$abc$2588$li13_li13_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[13]  (
        .C(\dffsre_a_reg[13]_clock_0_0 ),
        .D(\dffsre_a_reg[13]_input_0_0 ),
        .E(\dffsre_a_reg[13]_input_3_0 ),
        .R(\dffsre_a_reg[13]_input_2_0 ),
        .S(\dffsre_a_reg[13]_input_1_0 ),
        .Q(\dffsre_a_reg[13]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000010000000)
    ) \lut_$abc$7142$new_new_n210__  (
        .in({
            1'bX,
            1'bX,
            \lut_$abc$7142$new_new_n210___input_0_2 ,
            \lut_$abc$7142$new_new_n210___input_0_1 ,
            \lut_$abc$7142$new_new_n210___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n210___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011011000000000011001100)
    ) \lut_$abc$2588$li12_li12  (
        .in({
            \lut_$abc$2588$li12_li12_input_0_4 ,
            \lut_$abc$2588$li12_li12_input_0_3 ,
            \lut_$abc$2588$li12_li12_input_0_2 ,
            \lut_$abc$2588$li12_li12_input_0_1 ,
            \lut_$abc$2588$li12_li12_input_0_0 
         }),
        .out(\lut_$abc$2588$li12_li12_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[12]  (
        .C(\dffsre_a_reg[12]_clock_0_0 ),
        .D(\dffsre_a_reg[12]_input_0_0 ),
        .E(\dffsre_a_reg[12]_input_3_0 ),
        .R(\dffsre_a_reg[12]_input_2_0 ),
        .S(\dffsre_a_reg[12]_input_1_0 ),
        .Q(\dffsre_a_reg[12]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100100000000000100010)
    ) \lut_$abc$2588$li11_li11  (
        .in({
            \lut_$abc$2588$li11_li11_input_0_4 ,
            \lut_$abc$2588$li11_li11_input_0_3 ,
            \lut_$abc$2588$li11_li11_input_0_2 ,
            1'bX,
            \lut_$abc$2588$li11_li11_input_0_0 
         }),
        .out(\lut_$abc$2588$li11_li11_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[11]  (
        .C(\dffsre_a_reg[11]_clock_0_0 ),
        .D(\dffsre_a_reg[11]_input_0_0 ),
        .E(\dffsre_a_reg[11]_input_3_0 ),
        .R(\dffsre_a_reg[11]_input_2_0 ),
        .S(\dffsre_a_reg[11]_input_1_0 ),
        .Q(\dffsre_a_reg[11]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000101000000000001000100)
    ) \lut_$abc$2588$li08_li08  (
        .in({
            \lut_$abc$2588$li08_li08_input_0_4 ,
            \lut_$abc$2588$li08_li08_input_0_3 ,
            \lut_$abc$2588$li08_li08_input_0_2 ,
            \lut_$abc$2588$li08_li08_input_0_1 ,
            1'bX
         }),
        .out(\lut_$abc$2588$li08_li08_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[8]  (
        .C(\dffsre_a_reg[8]_clock_0_0 ),
        .D(\dffsre_a_reg[8]_input_0_0 ),
        .E(\dffsre_a_reg[8]_input_3_0 ),
        .R(\dffsre_a_reg[8]_input_2_0 ),
        .S(\dffsre_a_reg[8]_input_1_0 ),
        .Q(\dffsre_a_reg[8]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011110000000000011110000)
    ) \lut_$abc$2588$li09_li09  (
        .in({
            \lut_$abc$2588$li09_li09_input_0_4 ,
            \lut_$abc$2588$li09_li09_input_0_3 ,
            \lut_$abc$2588$li09_li09_input_0_2 ,
            \lut_$abc$2588$li09_li09_input_0_1 ,
            \lut_$abc$2588$li09_li09_input_0_0 
         }),
        .out(\lut_$abc$2588$li09_li09_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[9]  (
        .C(\dffsre_a_reg[9]_clock_0_0 ),
        .D(\dffsre_a_reg[9]_input_0_0 ),
        .E(\dffsre_a_reg[9]_input_3_0 ),
        .R(\dffsre_a_reg[9]_input_2_0 ),
        .S(\dffsre_a_reg[9]_input_1_0 ),
        .Q(\dffsre_a_reg[9]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00100000000000000000000000000000)
    ) \lut_$abc$7142$new_new_n206__  (
        .in({
            \lut_$abc$7142$new_new_n206___input_0_4 ,
            \lut_$abc$7142$new_new_n206___input_0_3 ,
            \lut_$abc$7142$new_new_n206___input_0_2 ,
            1'bX,
            \lut_$abc$7142$new_new_n206___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n206___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000001101100110011001100110011001100)
    ) \lut_$abc$2588$li10_li10  (
        .in({
            \lut_$abc$2588$li10_li10_input_0_5 ,
            \lut_$abc$2588$li10_li10_input_0_4 ,
            \lut_$abc$2588$li10_li10_input_0_3 ,
            \lut_$abc$2588$li10_li10_input_0_2 ,
            \lut_$abc$2588$li10_li10_input_0_1 ,
            \lut_$abc$2588$li10_li10_input_0_0 
         }),
        .out(\lut_$abc$2588$li10_li10_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[10]  (
        .C(\dffsre_a_reg[10]_clock_0_0 ),
        .D(\dffsre_a_reg[10]_input_0_0 ),
        .E(\dffsre_a_reg[10]_input_3_0 ),
        .R(\dffsre_a_reg[10]_input_2_0 ),
        .S(\dffsre_a_reg[10]_input_1_0 ),
        .Q(\dffsre_a_reg[10]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000001101010000000001010101000000000101010100000000010101010)
    ) \lut_$abc$2588$li25_li25  (
        .in({
            \lut_$abc$2588$li25_li25_input_0_5 ,
            \lut_$abc$2588$li25_li25_input_0_4 ,
            \lut_$abc$2588$li25_li25_input_0_3 ,
            \lut_$abc$2588$li25_li25_input_0_2 ,
            \lut_$abc$2588$li25_li25_input_0_1 ,
            \lut_$abc$2588$li25_li25_input_0_0 
         }),
        .out(\lut_$abc$2588$li25_li25_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[25]  (
        .C(\dffsre_a_reg[25]_clock_0_0 ),
        .D(\dffsre_a_reg[25]_input_0_0 ),
        .E(\dffsre_a_reg[25]_input_3_0 ),
        .R(\dffsre_a_reg[25]_input_2_0 ),
        .S(\dffsre_a_reg[25]_input_1_0 ),
        .Q(\dffsre_a_reg[25]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000110101010101010)
    ) \lut_$abc$2588$li24_li24  (
        .in({
            \lut_$abc$2588$li24_li24_input_0_4 ,
            \lut_$abc$2588$li24_li24_input_0_3 ,
            \lut_$abc$2588$li24_li24_input_0_2 ,
            \lut_$abc$2588$li24_li24_input_0_1 ,
            \lut_$abc$2588$li24_li24_input_0_0 
         }),
        .out(\lut_$abc$2588$li24_li24_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[24]  (
        .C(\dffsre_a_reg[24]_clock_0_0 ),
        .D(\dffsre_a_reg[24]_input_0_0 ),
        .E(\dffsre_a_reg[24]_input_3_0 ),
        .R(\dffsre_a_reg[24]_input_2_0 ),
        .S(\dffsre_a_reg[24]_input_1_0 ),
        .Q(\dffsre_a_reg[24]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000001101010)
    ) \lut_$abc$2588$li23_li23  (
        .in({
            \lut_$abc$2588$li23_li23_input_0_4 ,
            1'bX,
            \lut_$abc$2588$li23_li23_input_0_2 ,
            \lut_$abc$2588$li23_li23_input_0_1 ,
            \lut_$abc$2588$li23_li23_input_0_0 
         }),
        .out(\lut_$abc$2588$li23_li23_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[23]  (
        .C(\dffsre_a_reg[23]_clock_0_0 ),
        .D(\dffsre_a_reg[23]_input_0_0 ),
        .E(\dffsre_a_reg[23]_input_3_0 ),
        .R(\dffsre_a_reg[23]_input_2_0 ),
        .S(\dffsre_a_reg[23]_input_1_0 ),
        .Q(\dffsre_a_reg[23]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000010100)
    ) \lut_$abc$2588$li22_li22  (
        .in({
            \lut_$abc$2588$li22_li22_input_0_4 ,
            1'bX,
            \lut_$abc$2588$li22_li22_input_0_2 ,
            \lut_$abc$2588$li22_li22_input_0_1 ,
            1'bX
         }),
        .out(\lut_$abc$2588$li22_li22_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[22]  (
        .C(\dffsre_a_reg[22]_clock_0_0 ),
        .D(\dffsre_a_reg[22]_input_0_0 ),
        .E(\dffsre_a_reg[22]_input_3_0 ),
        .R(\dffsre_a_reg[22]_input_2_0 ),
        .S(\dffsre_a_reg[22]_input_1_0 ),
        .Q(\dffsre_a_reg[22]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000100000000000000000)
    ) \lut_$abc$7142$new_new_n217__  (
        .in({
            \lut_$abc$7142$new_new_n217___input_0_4 ,
            1'bX,
            1'bX,
            1'bX,
            \lut_$abc$7142$new_new_n217___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n217___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10000000000000000000000000000000)
    ) \lut_$abc$7142$new_new_n221__  (
        .in({
            \lut_$abc$7142$new_new_n221___input_0_4 ,
            \lut_$abc$7142$new_new_n221___input_0_3 ,
            \lut_$abc$7142$new_new_n221___input_0_2 ,
            \lut_$abc$7142$new_new_n221___input_0_1 ,
            \lut_$abc$7142$new_new_n221___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n221___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7142$new_new_n223__  (
        .in({
            \lut_$abc$7142$new_new_n223___input_0_5 ,
            \lut_$abc$7142$new_new_n223___input_0_4 ,
            \lut_$abc$7142$new_new_n223___input_0_3 ,
            \lut_$abc$7142$new_new_n223___input_0_2 ,
            \lut_$abc$7142$new_new_n223___input_0_1 ,
            \lut_$abc$7142$new_new_n223___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n223___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10000000000000000000000000000000)
    ) \lut_$abc$7142$new_new_n228__  (
        .in({
            \lut_$abc$7142$new_new_n228___input_0_4 ,
            \lut_$abc$7142$new_new_n228___input_0_3 ,
            \lut_$abc$7142$new_new_n228___input_0_2 ,
            \lut_$abc$7142$new_new_n228___input_0_1 ,
            \lut_$abc$7142$new_new_n228___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n228___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7142$new_new_n229__  (
        .in({
            \lut_$abc$7142$new_new_n229___input_0_5 ,
            \lut_$abc$7142$new_new_n229___input_0_4 ,
            \lut_$abc$7142$new_new_n229___input_0_3 ,
            \lut_$abc$7142$new_new_n229___input_0_2 ,
            \lut_$abc$7142$new_new_n229___input_0_1 ,
            \lut_$abc$7142$new_new_n229___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n229___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000001101100000000001100110000000000110011000000000011001100)
    ) \lut_$abc$2588$li15_li15  (
        .in({
            \lut_$abc$2588$li15_li15_input_0_5 ,
            \lut_$abc$2588$li15_li15_input_0_4 ,
            \lut_$abc$2588$li15_li15_input_0_3 ,
            \lut_$abc$2588$li15_li15_input_0_2 ,
            \lut_$abc$2588$li15_li15_input_0_1 ,
            \lut_$abc$2588$li15_li15_input_0_0 
         }),
        .out(\lut_$abc$2588$li15_li15_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo10  (
        .C(\dffsre_$abc$2429$lo10_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo10_input_0_0 ),
        .E(\dffsre_$abc$2429$lo10_input_3_0 ),
        .R(\dffsre_$abc$2429$lo10_input_2_0 ),
        .S(\dffsre_$abc$2429$lo10_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo10_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001000000000000000)
    ) \lut_$abc$7142$new_new_n140__  (
        .in({
            1'bX,
            \lut_$abc$7142$new_new_n140___input_0_3 ,
            \lut_$abc$7142$new_new_n140___input_0_2 ,
            \lut_$abc$7142$new_new_n140___input_0_1 ,
            \lut_$abc$7142$new_new_n140___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n140___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7142$new_new_n135__  (
        .in({
            \lut_$abc$7142$new_new_n135___input_0_5 ,
            \lut_$abc$7142$new_new_n135___input_0_4 ,
            \lut_$abc$7142$new_new_n135___input_0_3 ,
            \lut_$abc$7142$new_new_n135___input_0_2 ,
            \lut_$abc$7142$new_new_n135___input_0_1 ,
            \lut_$abc$7142$new_new_n135___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n135___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111100000000011010100110101011111111000000001010101010101010)
    ) \lut_$abc$2429$li23_li23  (
        .in({
            \lut_$abc$2429$li23_li23_input_0_5 ,
            \lut_$abc$2429$li23_li23_input_0_4 ,
            \lut_$abc$2429$li23_li23_input_0_3 ,
            \lut_$abc$2429$li23_li23_input_0_2 ,
            \lut_$abc$2429$li23_li23_input_0_1 ,
            \lut_$abc$2429$li23_li23_input_0_0 
         }),
        .out(\lut_$abc$2429$li23_li23_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo23  (
        .C(\dffsre_$abc$2429$lo23_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo23_input_0_0 ),
        .E(\dffsre_$abc$2429$lo23_input_3_0 ),
        .R(\dffsre_$abc$2429$lo23_input_2_0 ),
        .S(\dffsre_$abc$2429$lo23_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo23_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7142$new_new_n142__  (
        .in({
            \lut_$abc$7142$new_new_n142___input_0_5 ,
            \lut_$abc$7142$new_new_n142___input_0_4 ,
            \lut_$abc$7142$new_new_n142___input_0_3 ,
            \lut_$abc$7142$new_new_n142___input_0_2 ,
            \lut_$abc$7142$new_new_n142___input_0_1 ,
            \lut_$abc$7142$new_new_n142___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n142___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111111011011000000000001101100)
    ) \lut_$abc$2429$li12_li12  (
        .in({
            \lut_$abc$2429$li12_li12_input_0_4 ,
            \lut_$abc$2429$li12_li12_input_0_3 ,
            \lut_$abc$2429$li12_li12_input_0_2 ,
            \lut_$abc$2429$li12_li12_input_0_1 ,
            \lut_$abc$2429$li12_li12_input_0_0 
         }),
        .out(\lut_$abc$2429$li12_li12_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo12  (
        .C(\dffsre_$abc$2429$lo12_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo12_input_0_0 ),
        .E(\dffsre_$abc$2429$lo12_input_3_0 ),
        .R(\dffsre_$abc$2429$lo12_input_2_0 ),
        .S(\dffsre_$abc$2429$lo12_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo12_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1001000000000000000010010000000000000000100100000000000000001001)
    ) \lut_$abc$7142$new_new_n181__  (
        .in({
            \lut_$abc$7142$new_new_n181___input_0_5 ,
            \lut_$abc$7142$new_new_n181___input_0_4 ,
            \lut_$abc$7142$new_new_n181___input_0_3 ,
            \lut_$abc$7142$new_new_n181___input_0_2 ,
            \lut_$abc$7142$new_new_n181___input_0_1 ,
            \lut_$abc$7142$new_new_n181___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n181___output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo11  (
        .C(\dffsre_$abc$2429$lo11_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo11_input_0_0 ),
        .E(\dffsre_$abc$2429$lo11_input_3_0 ),
        .R(\dffsre_$abc$2429$lo11_input_2_0 ),
        .S(\dffsre_$abc$2429$lo11_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo11_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001100110001011010)
    ) \lut_$abc$2429$li06_li06  (
        .in({
            1'bX,
            \lut_$abc$2429$li06_li06_input_0_3 ,
            \lut_$abc$2429$li06_li06_input_0_2 ,
            \lut_$abc$2429$li06_li06_input_0_1 ,
            \lut_$abc$2429$li06_li06_input_0_0 
         }),
        .out(\lut_$abc$2429$li06_li06_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo06  (
        .C(\dffsre_$abc$2429$lo06_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo06_input_0_0 ),
        .E(\dffsre_$abc$2429$lo06_input_3_0 ),
        .R(\dffsre_$abc$2429$lo06_input_2_0 ),
        .S(\dffsre_$abc$2429$lo06_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo06_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000001101100110011001100110011001100)
    ) \lut_$abc$2588$li16_li16  (
        .in({
            \lut_$abc$2588$li16_li16_input_0_5 ,
            \lut_$abc$2588$li16_li16_input_0_4 ,
            \lut_$abc$2588$li16_li16_input_0_3 ,
            \lut_$abc$2588$li16_li16_input_0_2 ,
            \lut_$abc$2588$li16_li16_input_0_1 ,
            \lut_$abc$2588$li16_li16_input_0_0 
         }),
        .out(\lut_$abc$2588$li16_li16_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[16]  (
        .C(\dffsre_a_reg[16]_clock_0_0 ),
        .D(\dffsre_a_reg[16]_input_0_0 ),
        .E(\dffsre_a_reg[16]_input_3_0 ),
        .R(\dffsre_a_reg[16]_input_2_0 ),
        .S(\dffsre_a_reg[16]_input_1_0 ),
        .Q(\dffsre_a_reg[16]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111101101010111111111010101000000000011010100000000010101010)
    ) \lut_$abc$2429$li29_li29  (
        .in({
            \lut_$abc$2429$li29_li29_input_0_5 ,
            \lut_$abc$2429$li29_li29_input_0_4 ,
            \lut_$abc$2429$li29_li29_input_0_3 ,
            \lut_$abc$2429$li29_li29_input_0_2 ,
            \lut_$abc$2429$li29_li29_input_0_1 ,
            \lut_$abc$2429$li29_li29_input_0_0 
         }),
        .out(\lut_$abc$2429$li29_li29_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo29  (
        .C(\dffsre_$abc$2429$lo29_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo29_input_0_0 ),
        .E(\dffsre_$abc$2429$lo29_input_3_0 ),
        .R(\dffsre_$abc$2429$lo29_input_2_0 ),
        .S(\dffsre_$abc$2429$lo29_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo29_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000100000000000000000000000)
    ) \lut_$abc$7142$new_new_n134__  (
        .in({
            \lut_$abc$7142$new_new_n134___input_0_4 ,
            1'bX,
            \lut_$abc$7142$new_new_n134___input_0_2 ,
            \lut_$abc$7142$new_new_n134___input_0_1 ,
            \lut_$abc$7142$new_new_n134___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n134___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11110000011001101111000010101010)
    ) \lut_$abc$2429$li09_li09  (
        .in({
            \lut_$abc$2429$li09_li09_input_0_4 ,
            \lut_$abc$2429$li09_li09_input_0_3 ,
            \lut_$abc$2429$li09_li09_input_0_2 ,
            \lut_$abc$2429$li09_li09_input_0_1 ,
            \lut_$abc$2429$li09_li09_input_0_0 
         }),
        .out(\lut_$abc$2429$li09_li09_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo09  (
        .C(\dffsre_$abc$2429$lo09_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo09_input_0_0 ),
        .E(\dffsre_$abc$2429$lo09_input_3_0 ),
        .R(\dffsre_$abc$2429$lo09_input_2_0 ),
        .S(\dffsre_$abc$2429$lo09_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo09_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11001100010110101100110010101010)
    ) \lut_$abc$2429$li31_li31  (
        .in({
            \lut_$abc$2429$li31_li31_input_0_4 ,
            \lut_$abc$2429$li31_li31_input_0_3 ,
            \lut_$abc$2429$li31_li31_input_0_2 ,
            \lut_$abc$2429$li31_li31_input_0_1 ,
            \lut_$abc$2429$li31_li31_input_0_0 
         }),
        .out(\lut_$abc$2429$li31_li31_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo31  (
        .C(\dffsre_$abc$2429$lo31_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo31_input_0_0 ),
        .E(\dffsre_$abc$2429$lo31_input_3_0 ),
        .R(\dffsre_$abc$2429$lo31_input_2_0 ),
        .S(\dffsre_$abc$2429$lo31_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo31_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000001000)
    ) \lut_$abc$7142$new_new_n133__  (
        .in({
            1'bX,
            1'bX,
            1'bX,
            \lut_$abc$7142$new_new_n133___input_0_1 ,
            \lut_$abc$7142$new_new_n133___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n133___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010000000100010101000001000100)
    ) \lut_$abc$2429$li28_li28  (
        .in({
            \lut_$abc$2429$li28_li28_input_0_4 ,
            \lut_$abc$2429$li28_li28_input_0_3 ,
            \lut_$abc$2429$li28_li28_input_0_2 ,
            \lut_$abc$2429$li28_li28_input_0_1 ,
            1'bX
         }),
        .out(\lut_$abc$2429$li28_li28_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo28  (
        .C(\dffsre_$abc$2429$lo28_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo28_input_0_0 ),
        .E(\dffsre_$abc$2429$lo28_input_3_0 ),
        .R(\dffsre_$abc$2429$lo28_input_2_0 ),
        .S(\dffsre_$abc$2429$lo28_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo28_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[21]  (
        .C(\dffsre_a_reg[21]_clock_0_0 ),
        .D(\dffsre_a_reg[21]_input_0_0 ),
        .E(\dffsre_a_reg[21]_input_3_0 ),
        .R(\dffsre_a_reg[21]_input_2_0 ),
        .S(\dffsre_a_reg[21]_input_1_0 ),
        .Q(\dffsre_a_reg[21]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100100000000000110000)
    ) \lut_$abc$2588$li18_li18  (
        .in({
            \lut_$abc$2588$li18_li18_input_0_4 ,
            1'bX,
            \lut_$abc$2588$li18_li18_input_0_2 ,
            \lut_$abc$2588$li18_li18_input_0_1 ,
            \lut_$abc$2588$li18_li18_input_0_0 
         }),
        .out(\lut_$abc$2588$li18_li18_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[18]  (
        .C(\dffsre_a_reg[18]_clock_0_0 ),
        .D(\dffsre_a_reg[18]_input_0_0 ),
        .E(\dffsre_a_reg[18]_input_3_0 ),
        .R(\dffsre_a_reg[18]_input_2_0 ),
        .S(\dffsre_a_reg[18]_input_1_0 ),
        .Q(\dffsre_a_reg[18]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011110000000000011110000)
    ) \lut_$abc$2588$li19_li19  (
        .in({
            \lut_$abc$2588$li19_li19_input_0_4 ,
            \lut_$abc$2588$li19_li19_input_0_3 ,
            \lut_$abc$2588$li19_li19_input_0_2 ,
            \lut_$abc$2588$li19_li19_input_0_1 ,
            \lut_$abc$2588$li19_li19_input_0_0 
         }),
        .out(\lut_$abc$2588$li19_li19_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[19]  (
        .C(\dffsre_a_reg[19]_clock_0_0 ),
        .D(\dffsre_a_reg[19]_input_0_0 ),
        .E(\dffsre_a_reg[19]_input_3_0 ),
        .R(\dffsre_a_reg[19]_input_2_0 ),
        .S(\dffsre_a_reg[19]_input_1_0 ),
        .Q(\dffsre_a_reg[19]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000001101010000000001010101000000000101010100000000010101010)
    ) \lut_$abc$2588$li20_li20  (
        .in({
            \lut_$abc$2588$li20_li20_input_0_5 ,
            \lut_$abc$2588$li20_li20_input_0_4 ,
            \lut_$abc$2588$li20_li20_input_0_3 ,
            \lut_$abc$2588$li20_li20_input_0_2 ,
            \lut_$abc$2588$li20_li20_input_0_1 ,
            \lut_$abc$2588$li20_li20_input_0_0 
         }),
        .out(\lut_$abc$2588$li20_li20_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[20]  (
        .C(\dffsre_a_reg[20]_clock_0_0 ),
        .D(\dffsre_a_reg[20]_input_0_0 ),
        .E(\dffsre_a_reg[20]_input_3_0 ),
        .R(\dffsre_a_reg[20]_input_2_0 ),
        .S(\dffsre_a_reg[20]_input_1_0 ),
        .Q(\dffsre_a_reg[20]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1100110001011010110011001010101011001100101010101100110010101010)
    ) \lut_$abc$2429$li18_li18  (
        .in({
            \lut_$abc$2429$li18_li18_input_0_5 ,
            \lut_$abc$2429$li18_li18_input_0_4 ,
            \lut_$abc$2429$li18_li18_input_0_3 ,
            \lut_$abc$2429$li18_li18_input_0_2 ,
            \lut_$abc$2429$li18_li18_input_0_1 ,
            \lut_$abc$2429$li18_li18_input_0_0 
         }),
        .out(\lut_$abc$2429$li18_li18_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000010000000000001000010000000000000000100001000000000000100001)
    ) \lut_$abc$7142$new_new_n176__  (
        .in({
            \lut_$abc$7142$new_new_n176___input_0_5 ,
            \lut_$abc$7142$new_new_n176___input_0_4 ,
            \lut_$abc$7142$new_new_n176___input_0_3 ,
            \lut_$abc$7142$new_new_n176___input_0_2 ,
            \lut_$abc$7142$new_new_n176___input_0_1 ,
            \lut_$abc$7142$new_new_n176___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n176___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000010000000000000000000100000000000000000001000)
    ) \lut_$abc$7142$new_new_n178__  (
        .in({
            \lut_$abc$7142$new_new_n178___input_0_5 ,
            \lut_$abc$7142$new_new_n178___input_0_4 ,
            \lut_$abc$7142$new_new_n178___input_0_3 ,
            \lut_$abc$7142$new_new_n178___input_0_2 ,
            \lut_$abc$7142$new_new_n178___input_0_1 ,
            \lut_$abc$7142$new_new_n178___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n178___output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo18  (
        .C(\dffsre_$abc$2429$lo18_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo18_input_0_0 ),
        .E(\dffsre_$abc$2429$lo18_input_3_0 ),
        .R(\dffsre_$abc$2429$lo18_input_2_0 ),
        .S(\dffsre_$abc$2429$lo18_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo18_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01000000000001000001000000000001)
    ) \lut_$abc$7142$new_new_n177__  (
        .in({
            \lut_$abc$7142$new_new_n177___input_0_4 ,
            \lut_$abc$7142$new_new_n177___input_0_3 ,
            \lut_$abc$7142$new_new_n177___input_0_2 ,
            \lut_$abc$7142$new_new_n177___input_0_1 ,
            1'bX
         }),
        .out(\lut_$abc$7142$new_new_n177___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000010000000000010000)
    ) \lut_$abc$2588$li26_li26  (
        .in({
            \lut_$abc$2588$li26_li26_input_0_4 ,
            \lut_$abc$2588$li26_li26_input_0_3 ,
            \lut_$abc$2588$li26_li26_input_0_2 ,
            1'bX,
            1'bX
         }),
        .out(\lut_$abc$2588$li26_li26_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[26]  (
        .C(\dffsre_a_reg[26]_clock_0_0 ),
        .D(\dffsre_a_reg[26]_input_0_0 ),
        .E(\dffsre_a_reg[26]_input_3_0 ),
        .R(\dffsre_a_reg[26]_input_2_0 ),
        .S(\dffsre_a_reg[26]_input_1_0 ),
        .Q(\dffsre_a_reg[26]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000101000000000001000100)
    ) \lut_$abc$2588$li27_li27  (
        .in({
            \lut_$abc$2588$li27_li27_input_0_4 ,
            \lut_$abc$2588$li27_li27_input_0_3 ,
            \lut_$abc$2588$li27_li27_input_0_2 ,
            \lut_$abc$2588$li27_li27_input_0_1 ,
            1'bX
         }),
        .out(\lut_$abc$2588$li27_li27_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[27]  (
        .C(\dffsre_a_reg[27]_clock_0_0 ),
        .D(\dffsre_a_reg[27]_input_0_0 ),
        .E(\dffsre_a_reg[27]_input_3_0 ),
        .R(\dffsre_a_reg[27]_input_2_0 ),
        .S(\dffsre_a_reg[27]_input_1_0 ),
        .Q(\dffsre_a_reg[27]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011011000000000011001100)
    ) \lut_$abc$2588$li30_li30  (
        .in({
            \lut_$abc$2588$li30_li30_input_0_4 ,
            \lut_$abc$2588$li30_li30_input_0_3 ,
            \lut_$abc$2588$li30_li30_input_0_2 ,
            \lut_$abc$2588$li30_li30_input_0_1 ,
            \lut_$abc$2588$li30_li30_input_0_0 
         }),
        .out(\lut_$abc$2588$li30_li30_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[30]  (
        .C(\dffsre_a_reg[30]_clock_0_0 ),
        .D(\dffsre_a_reg[30]_input_0_0 ),
        .E(\dffsre_a_reg[30]_input_3_0 ),
        .R(\dffsre_a_reg[30]_input_2_0 ),
        .S(\dffsre_a_reg[30]_input_1_0 ),
        .Q(\dffsre_a_reg[30]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000100110000000000100000)
    ) \lut_$abc$2588$li29_li29  (
        .in({
            \lut_$abc$2588$li29_li29_input_0_4 ,
            \lut_$abc$2588$li29_li29_input_0_3 ,
            \lut_$abc$2588$li29_li29_input_0_2 ,
            1'bX,
            \lut_$abc$2588$li29_li29_input_0_0 
         }),
        .out(\lut_$abc$2588$li29_li29_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[29]  (
        .C(\dffsre_a_reg[29]_clock_0_0 ),
        .D(\dffsre_a_reg[29]_input_0_0 ),
        .E(\dffsre_a_reg[29]_input_3_0 ),
        .R(\dffsre_a_reg[29]_input_2_0 ),
        .S(\dffsre_a_reg[29]_input_1_0 ),
        .Q(\dffsre_a_reg[29]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000011010100000000010101010)
    ) \lut_$abc$2588$li28_li28  (
        .in({
            \lut_$abc$2588$li28_li28_input_0_4 ,
            \lut_$abc$2588$li28_li28_input_0_3 ,
            \lut_$abc$2588$li28_li28_input_0_2 ,
            \lut_$abc$2588$li28_li28_input_0_1 ,
            \lut_$abc$2588$li28_li28_input_0_0 
         }),
        .out(\lut_$abc$2588$li28_li28_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[28]  (
        .C(\dffsre_a_reg[28]_clock_0_0 ),
        .D(\dffsre_a_reg[28]_input_0_0 ),
        .E(\dffsre_a_reg[28]_input_3_0 ),
        .R(\dffsre_a_reg[28]_input_2_0 ),
        .S(\dffsre_a_reg[28]_input_1_0 ),
        .Q(\dffsre_a_reg[28]_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000010000000)
    ) \lut_$abc$7142$new_new_n233__  (
        .in({
            1'bX,
            1'bX,
            \lut_$abc$7142$new_new_n233___input_0_2 ,
            \lut_$abc$7142$new_new_n233___input_0_1 ,
            \lut_$abc$7142$new_new_n233___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n233___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b0000000000000000000000000000000001111111111111111000000000000000)
    ) \lut_$abc$2588$li31_li31  (
        .in({
            \lut_$abc$2588$li31_li31_input_0_5 ,
            \lut_$abc$2588$li31_li31_input_0_4 ,
            \lut_$abc$2588$li31_li31_input_0_3 ,
            \lut_$abc$2588$li31_li31_input_0_2 ,
            \lut_$abc$2588$li31_li31_input_0_1 ,
            \lut_$abc$2588$li31_li31_input_0_0 
         }),
        .out(\lut_$abc$2588$li31_li31_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[31]  (
        .C(\dffsre_a_reg[31]_clock_0_0 ),
        .D(\dffsre_a_reg[31]_input_0_0 ),
        .E(\dffsre_a_reg[31]_input_3_0 ),
        .R(\dffsre_a_reg[31]_input_2_0 ),
        .S(\dffsre_a_reg[31]_input_1_0 ),
        .Q(\dffsre_a_reg[31]_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000001000001000000000001001000000000001000001000000000001)
    ) \lut_$abc$7142$new_new_n179__  (
        .in({
            \lut_$abc$7142$new_new_n179___input_0_5 ,
            \lut_$abc$7142$new_new_n179___input_0_4 ,
            \lut_$abc$7142$new_new_n179___input_0_3 ,
            \lut_$abc$7142$new_new_n179___input_0_2 ,
            \lut_$abc$7142$new_new_n179___input_0_1 ,
            \lut_$abc$7142$new_new_n179___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n179___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111111111011011001100110000000000000000000110110011001100)
    ) \lut_$abc$2429$li03_li03  (
        .in({
            \lut_$abc$2429$li03_li03_input_0_5 ,
            \lut_$abc$2429$li03_li03_input_0_4 ,
            \lut_$abc$2429$li03_li03_input_0_3 ,
            \lut_$abc$2429$li03_li03_input_0_2 ,
            \lut_$abc$2429$li03_li03_input_0_1 ,
            \lut_$abc$2429$li03_li03_input_0_0 
         }),
        .out(\lut_$abc$2429$li03_li03_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7142$new_new_n138__  (
        .in({
            \lut_$abc$7142$new_new_n138___input_0_5 ,
            \lut_$abc$7142$new_new_n138___input_0_4 ,
            \lut_$abc$7142$new_new_n138___input_0_3 ,
            \lut_$abc$7142$new_new_n138___input_0_2 ,
            \lut_$abc$7142$new_new_n138___input_0_1 ,
            \lut_$abc$7142$new_new_n138___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n138___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111111000000000110101001101010)
    ) \lut_$abc$2429$li07_li07  (
        .in({
            \lut_$abc$2429$li07_li07_input_0_4 ,
            \lut_$abc$2429$li07_li07_input_0_3 ,
            \lut_$abc$2429$li07_li07_input_0_2 ,
            \lut_$abc$2429$li07_li07_input_0_1 ,
            \lut_$abc$2429$li07_li07_input_0_0 
         }),
        .out(\lut_$abc$2429$li07_li07_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo07  (
        .C(\dffsre_$abc$2429$lo07_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo07_input_0_0 ),
        .E(\dffsre_$abc$2429$lo07_input_3_0 ),
        .R(\dffsre_$abc$2429$lo07_input_2_0 ),
        .S(\dffsre_$abc$2429$lo07_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo07_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo13  (
        .C(\dffsre_$abc$2429$lo13_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo13_input_0_0 ),
        .E(\dffsre_$abc$2429$lo13_input_3_0 ),
        .R(\dffsre_$abc$2429$lo13_input_2_0 ),
        .S(\dffsre_$abc$2429$lo13_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo13_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001010101000111100)
    ) \lut_$abc$2429$li30_li30  (
        .in({
            1'bX,
            \lut_$abc$2429$li30_li30_input_0_3 ,
            \lut_$abc$2429$li30_li30_input_0_2 ,
            \lut_$abc$2429$li30_li30_input_0_1 ,
            \lut_$abc$2429$li30_li30_input_0_0 
         }),
        .out(\lut_$abc$2429$li30_li30_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo30  (
        .C(\dffsre_$abc$2429$lo30_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo30_input_0_0 ),
        .E(\dffsre_$abc$2429$lo30_input_3_0 ),
        .R(\dffsre_$abc$2429$lo30_input_2_0 ),
        .S(\dffsre_$abc$2429$lo30_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo30_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo03  (
        .C(\dffsre_$abc$2429$lo03_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo03_input_0_0 ),
        .E(\dffsre_$abc$2429$lo03_input_3_0 ),
        .R(\dffsre_$abc$2429$lo03_input_2_0 ),
        .S(\dffsre_$abc$2429$lo03_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo03_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010101000000000001010000010100)
    ) \lut_$abc$2429$li26_li26  (
        .in({
            \lut_$abc$2429$li26_li26_input_0_4 ,
            \lut_$abc$2429$li26_li26_input_0_3 ,
            \lut_$abc$2429$li26_li26_input_0_2 ,
            \lut_$abc$2429$li26_li26_input_0_1 ,
            1'bX
         }),
        .out(\lut_$abc$2429$li26_li26_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo26  (
        .C(\dffsre_$abc$2429$lo26_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo26_input_0_0 ),
        .E(\dffsre_$abc$2429$lo26_input_3_0 ),
        .R(\dffsre_$abc$2429$lo26_input_2_0 ),
        .S(\dffsre_$abc$2429$lo26_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo26_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo22  (
        .C(\dffsre_$abc$2429$lo22_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo22_input_0_0 ),
        .E(\dffsre_$abc$2429$lo22_input_3_0 ),
        .R(\dffsre_$abc$2429$lo22_input_2_0 ),
        .S(\dffsre_$abc$2429$lo22_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo22_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000100000000000000000000000)
    ) \lut_$abc$7142$new_new_n137__  (
        .in({
            \lut_$abc$7142$new_new_n137___input_0_4 ,
            1'bX,
            \lut_$abc$7142$new_new_n137___input_0_2 ,
            \lut_$abc$7142$new_new_n137___input_0_1 ,
            \lut_$abc$7142$new_new_n137___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n137___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000010000000000000000001000010000100001000000000000000000100001)
    ) \lut_$abc$7142$new_new_n173__  (
        .in({
            \lut_$abc$7142$new_new_n173___input_0_5 ,
            \lut_$abc$7142$new_new_n173___input_0_4 ,
            \lut_$abc$7142$new_new_n173___input_0_3 ,
            \lut_$abc$7142$new_new_n173___input_0_2 ,
            \lut_$abc$7142$new_new_n173___input_0_1 ,
            \lut_$abc$7142$new_new_n173___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n173___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7142$new_new_n149__  (
        .in({
            \lut_$abc$7142$new_new_n149___input_0_5 ,
            \lut_$abc$7142$new_new_n149___input_0_4 ,
            \lut_$abc$7142$new_new_n149___input_0_3 ,
            \lut_$abc$7142$new_new_n149___input_0_2 ,
            \lut_$abc$7142$new_new_n149___input_0_1 ,
            \lut_$abc$7142$new_new_n149___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n149___output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo19  (
        .C(\dffsre_$abc$2429$lo19_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo19_input_0_0 ),
        .E(\dffsre_$abc$2429$lo19_input_3_0 ),
        .R(\dffsre_$abc$2429$lo19_input_2_0 ),
        .S(\dffsre_$abc$2429$lo19_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo19_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001111000000000000011000000110)
    ) \lut_$abc$2429$li21_li21  (
        .in({
            \lut_$abc$2429$li21_li21_input_0_4 ,
            \lut_$abc$2429$li21_li21_input_0_3 ,
            1'bX,
            \lut_$abc$2429$li21_li21_input_0_1 ,
            \lut_$abc$2429$li21_li21_input_0_0 
         }),
        .out(\lut_$abc$2429$li21_li21_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo21  (
        .C(\dffsre_$abc$2429$lo21_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo21_input_0_0 ),
        .E(\dffsre_$abc$2429$lo21_input_3_0 ),
        .R(\dffsre_$abc$2429$lo21_input_2_0 ),
        .S(\dffsre_$abc$2429$lo21_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo21_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111111000000000110110001101100)
    ) \lut_$abc$2429$li00_li00  (
        .in({
            \lut_$abc$2429$li00_li00_input_0_4 ,
            \lut_$abc$2429$li00_li00_input_0_3 ,
            \lut_$abc$2429$li00_li00_input_0_2 ,
            \lut_$abc$2429$li00_li00_input_0_1 ,
            \lut_$abc$2429$li00_li00_input_0_0 
         }),
        .out(\lut_$abc$2429$li00_li00_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo00  (
        .C(\dffsre_$abc$2429$lo00_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo00_input_0_0 ),
        .E(\dffsre_$abc$2429$lo00_input_3_0 ),
        .R(\dffsre_$abc$2429$lo00_input_2_0 ),
        .S(\dffsre_$abc$2429$lo00_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo00_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111111000000000110110001101100)
    ) \lut_$abc$2429$li02_li02  (
        .in({
            \lut_$abc$2429$li02_li02_input_0_4 ,
            \lut_$abc$2429$li02_li02_input_0_3 ,
            \lut_$abc$2429$li02_li02_input_0_2 ,
            \lut_$abc$2429$li02_li02_input_0_1 ,
            \lut_$abc$2429$li02_li02_input_0_0 
         }),
        .out(\lut_$abc$2429$li02_li02_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo02  (
        .C(\dffsre_$abc$2429$lo02_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo02_input_0_0 ),
        .E(\dffsre_$abc$2429$lo02_input_3_0 ),
        .R(\dffsre_$abc$2429$lo02_input_2_0 ),
        .S(\dffsre_$abc$2429$lo02_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo02_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111100000000111111110000000001101010011010101010101010101010)
    ) \lut_$abc$2429$li01_li01  (
        .in({
            \lut_$abc$2429$li01_li01_input_0_5 ,
            \lut_$abc$2429$li01_li01_input_0_4 ,
            \lut_$abc$2429$li01_li01_input_0_3 ,
            \lut_$abc$2429$li01_li01_input_0_2 ,
            \lut_$abc$2429$li01_li01_input_0_1 ,
            \lut_$abc$2429$li01_li01_input_0_0 
         }),
        .out(\lut_$abc$2429$li01_li01_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo01  (
        .C(\dffsre_$abc$2429$lo01_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo01_input_0_0 ),
        .E(\dffsre_$abc$2429$lo01_input_3_0 ),
        .R(\dffsre_$abc$2429$lo01_input_2_0 ),
        .S(\dffsre_$abc$2429$lo01_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo01_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111111011011000000000001101100)
    ) \lut_$abc$2429$li14_li14  (
        .in({
            \lut_$abc$2429$li14_li14_input_0_4 ,
            \lut_$abc$2429$li14_li14_input_0_3 ,
            \lut_$abc$2429$li14_li14_input_0_2 ,
            \lut_$abc$2429$li14_li14_input_0_1 ,
            \lut_$abc$2429$li14_li14_input_0_0 
         }),
        .out(\lut_$abc$2429$li14_li14_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo14  (
        .C(\dffsre_$abc$2429$lo14_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo14_input_0_0 ),
        .E(\dffsre_$abc$2429$lo14_input_3_0 ),
        .R(\dffsre_$abc$2429$lo14_input_2_0 ),
        .S(\dffsre_$abc$2429$lo14_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo14_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000001000)
    ) \lut_$abc$7142$new_new_n150__  (
        .in({
            1'bX,
            1'bX,
            1'bX,
            \lut_$abc$7142$new_new_n150___input_0_1 ,
            \lut_$abc$7142$new_new_n150___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n150___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00001000000000000000000000000000)
    ) \lut_$abc$7142$new_new_n151__  (
        .in({
            \lut_$abc$7142$new_new_n151___input_0_4 ,
            \lut_$abc$7142$new_new_n151___input_0_3 ,
            1'bX,
            \lut_$abc$7142$new_new_n151___input_0_1 ,
            \lut_$abc$7142$new_new_n151___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n151___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000001000000000010000000010000100000000100000000001000000001)
    ) \lut_$abc$7142$new_new_n180__  (
        .in({
            \lut_$abc$7142$new_new_n180___input_0_5 ,
            \lut_$abc$7142$new_new_n180___input_0_4 ,
            \lut_$abc$7142$new_new_n180___input_0_3 ,
            \lut_$abc$7142$new_new_n180___input_0_2 ,
            \lut_$abc$7142$new_new_n180___input_0_1 ,
            \lut_$abc$7142$new_new_n180___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n180___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7142$new_new_n158__  (
        .in({
            \lut_$abc$7142$new_new_n158___input_0_5 ,
            \lut_$abc$7142$new_new_n158___input_0_4 ,
            \lut_$abc$7142$new_new_n158___input_0_3 ,
            \lut_$abc$7142$new_new_n158___input_0_2 ,
            \lut_$abc$7142$new_new_n158___input_0_1 ,
            \lut_$abc$7142$new_new_n158___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n158___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111111011011000000000001101100)
    ) \lut_$abc$2429$li16_li16  (
        .in({
            \lut_$abc$2429$li16_li16_input_0_4 ,
            \lut_$abc$2429$li16_li16_input_0_3 ,
            \lut_$abc$2429$li16_li16_input_0_2 ,
            \lut_$abc$2429$li16_li16_input_0_1 ,
            \lut_$abc$2429$li16_li16_input_0_0 
         }),
        .out(\lut_$abc$2429$li16_li16_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000001100000000000001100)
    ) \lut_$abc$2588$li17_li17  (
        .in({
            \lut_$abc$2588$li17_li17_input_0_4 ,
            1'bX,
            \lut_$abc$2588$li17_li17_input_0_2 ,
            \lut_$abc$2588$li17_li17_input_0_1 ,
            \lut_$abc$2588$li17_li17_input_0_0 
         }),
        .out(\lut_$abc$2588$li17_li17_output_0_0 )
    );

    dffsre #(
    ) \dffsre_a_reg[17]  (
        .C(\dffsre_a_reg[17]_clock_0_0 ),
        .D(\dffsre_a_reg[17]_input_0_0 ),
        .E(\dffsre_a_reg[17]_input_3_0 ),
        .R(\dffsre_a_reg[17]_input_2_0 ),
        .S(\dffsre_a_reg[17]_input_1_0 ),
        .Q(\dffsre_a_reg[17]_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo16  (
        .C(\dffsre_$abc$2429$lo16_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo16_input_0_0 ),
        .E(\dffsre_$abc$2429$lo16_input_3_0 ),
        .R(\dffsre_$abc$2429$lo16_input_2_0 ),
        .S(\dffsre_$abc$2429$lo16_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo16_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000001010001010000)
    ) \lut_$abc$2588$li21_li21  (
        .in({
            \lut_$abc$2588$li21_li21_input_0_4 ,
            \lut_$abc$2588$li21_li21_input_0_3 ,
            \lut_$abc$2588$li21_li21_input_0_2 ,
            \lut_$abc$2588$li21_li21_input_0_1 ,
            1'bX
         }),
        .out(\lut_$abc$2588$li21_li21_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11110110000001101111110000001100)
    ) \lut_$abc$2429$li24_li24  (
        .in({
            \lut_$abc$2429$li24_li24_input_0_4 ,
            \lut_$abc$2429$li24_li24_input_0_3 ,
            \lut_$abc$2429$li24_li24_input_0_2 ,
            \lut_$abc$2429$li24_li24_input_0_1 ,
            \lut_$abc$2429$li24_li24_input_0_0 
         }),
        .out(\lut_$abc$2429$li24_li24_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo24  (
        .C(\dffsre_$abc$2429$lo24_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo24_input_0_0 ),
        .E(\dffsre_$abc$2429$lo24_input_3_0 ),
        .R(\dffsre_$abc$2429$lo24_input_2_0 ),
        .S(\dffsre_$abc$2429$lo24_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo24_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7142$new_new_n148__  (
        .in({
            \lut_$abc$7142$new_new_n148___input_0_5 ,
            \lut_$abc$7142$new_new_n148___input_0_4 ,
            \lut_$abc$7142$new_new_n148___input_0_3 ,
            \lut_$abc$7142$new_new_n148___input_0_2 ,
            \lut_$abc$7142$new_new_n148___input_0_1 ,
            \lut_$abc$7142$new_new_n148___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n148___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10110001111101011110010010100000)
    ) \lut_$abc$2429$li19_li19  (
        .in({
            \lut_$abc$2429$li19_li19_input_0_4 ,
            \lut_$abc$2429$li19_li19_input_0_3 ,
            \lut_$abc$2429$li19_li19_input_0_2 ,
            \lut_$abc$2429$li19_li19_input_0_1 ,
            \lut_$abc$2429$li19_li19_input_0_0 
         }),
        .out(\lut_$abc$2429$li19_li19_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111111111011110001111000000000000000000000111100011110000)
    ) \lut_$abc$2429$li05_li05  (
        .in({
            \lut_$abc$2429$li05_li05_input_0_5 ,
            \lut_$abc$2429$li05_li05_input_0_4 ,
            \lut_$abc$2429$li05_li05_input_0_3 ,
            \lut_$abc$2429$li05_li05_input_0_2 ,
            \lut_$abc$2429$li05_li05_input_0_1 ,
            \lut_$abc$2429$li05_li05_input_0_0 
         }),
        .out(\lut_$abc$2429$li05_li05_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo05  (
        .C(\dffsre_$abc$2429$lo05_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo05_input_0_0 ),
        .E(\dffsre_$abc$2429$lo05_input_3_0 ),
        .R(\dffsre_$abc$2429$lo05_input_2_0 ),
        .S(\dffsre_$abc$2429$lo05_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo05_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo25  (
        .C(\dffsre_$abc$2429$lo25_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo25_input_0_0 ),
        .E(\dffsre_$abc$2429$lo25_input_3_0 ),
        .R(\dffsre_$abc$2429$lo25_input_2_0 ),
        .S(\dffsre_$abc$2429$lo25_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo25_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo20  (
        .C(\dffsre_$abc$2429$lo20_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo20_input_0_0 ),
        .E(\dffsre_$abc$2429$lo20_input_3_0 ),
        .R(\dffsre_$abc$2429$lo20_input_2_0 ),
        .S(\dffsre_$abc$2429$lo20_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo20_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111111111000000000000000001111111100000000111111110000000)
    ) \lut_$abc$2429$li15_li15  (
        .in({
            \lut_$abc$2429$li15_li15_input_0_5 ,
            \lut_$abc$2429$li15_li15_input_0_4 ,
            \lut_$abc$2429$li15_li15_input_0_3 ,
            \lut_$abc$2429$li15_li15_input_0_2 ,
            \lut_$abc$2429$li15_li15_input_0_1 ,
            \lut_$abc$2429$li15_li15_input_0_0 
         }),
        .out(\lut_$abc$2429$li15_li15_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo15  (
        .C(\dffsre_$abc$2429$lo15_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo15_input_0_0 ),
        .E(\dffsre_$abc$2429$lo15_input_3_0 ),
        .R(\dffsre_$abc$2429$lo15_input_2_0 ),
        .S(\dffsre_$abc$2429$lo15_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo15_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11111111011011000000000001101100)
    ) \lut_$abc$2429$li17_li17  (
        .in({
            \lut_$abc$2429$li17_li17_input_0_4 ,
            \lut_$abc$2429$li17_li17_input_0_3 ,
            \lut_$abc$2429$li17_li17_input_0_2 ,
            \lut_$abc$2429$li17_li17_input_0_1 ,
            \lut_$abc$2429$li17_li17_input_0_0 
         }),
        .out(\lut_$abc$2429$li17_li17_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo17  (
        .C(\dffsre_$abc$2429$lo17_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo17_input_0_0 ),
        .E(\dffsre_$abc$2429$lo17_input_3_0 ),
        .R(\dffsre_$abc$2429$lo17_input_2_0 ),
        .S(\dffsre_$abc$2429$lo17_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo17_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1000000000000000000000000000000000000000000000000000000000000000)
    ) \lut_$abc$7142$new_new_n136__  (
        .in({
            \lut_$abc$7142$new_new_n136___input_0_5 ,
            \lut_$abc$7142$new_new_n136___input_0_4 ,
            \lut_$abc$7142$new_new_n136___input_0_3 ,
            \lut_$abc$7142$new_new_n136___input_0_2 ,
            \lut_$abc$7142$new_new_n136___input_0_1 ,
            \lut_$abc$7142$new_new_n136___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n136___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10111111111010100001010101000000)
    ) \lut_$abc$2429$li10_li10  (
        .in({
            \lut_$abc$2429$li10_li10_input_0_4 ,
            \lut_$abc$2429$li10_li10_input_0_3 ,
            \lut_$abc$2429$li10_li10_input_0_2 ,
            \lut_$abc$2429$li10_li10_input_0_1 ,
            \lut_$abc$2429$li10_li10_input_0_0 
         }),
        .out(\lut_$abc$2429$li10_li10_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000010000000000000)
    ) \lut_$abc$7142$new_new_n154__  (
        .in({
            1'bX,
            \lut_$abc$7142$new_new_n154___input_0_3 ,
            \lut_$abc$7142$new_new_n154___input_0_2 ,
            1'bX,
            \lut_$abc$7142$new_new_n154___input_0_0 
         }),
        .out(\lut_$abc$7142$new_new_n154___output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000100000000000000)
    ) \lut_$abc$7142$new_new_n139__  (
        .in({
            1'bX,
            \lut_$abc$7142$new_new_n139___input_0_3 ,
            \lut_$abc$7142$new_new_n139___input_0_2 ,
            \lut_$abc$7142$new_new_n139___input_0_1 ,
            1'bX
         }),
        .out(\lut_$abc$7142$new_new_n139___output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111111111000000000000000001111111100000000111111110000000)
    ) \lut_$abc$2429$li11_li11  (
        .in({
            \lut_$abc$2429$li11_li11_input_0_5 ,
            \lut_$abc$2429$li11_li11_input_0_4 ,
            \lut_$abc$2429$li11_li11_input_0_3 ,
            \lut_$abc$2429$li11_li11_input_0_2 ,
            \lut_$abc$2429$li11_li11_input_0_1 ,
            \lut_$abc$2429$li11_li11_input_0_0 
         }),
        .out(\lut_$abc$2429$li11_li11_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1111111111111111000000000000000001101100110011000110110011001100)
    ) \lut_$abc$2429$li04_li04  (
        .in({
            \lut_$abc$2429$li04_li04_input_0_5 ,
            \lut_$abc$2429$li04_li04_input_0_4 ,
            \lut_$abc$2429$li04_li04_input_0_3 ,
            \lut_$abc$2429$li04_li04_input_0_2 ,
            \lut_$abc$2429$li04_li04_input_0_1 ,
            \lut_$abc$2429$li04_li04_input_0_0 
         }),
        .out(\lut_$abc$2429$li04_li04_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo04  (
        .C(\dffsre_$abc$2429$lo04_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo04_input_0_0 ),
        .E(\dffsre_$abc$2429$lo04_input_3_0 ),
        .R(\dffsre_$abc$2429$lo04_input_2_0 ),
        .S(\dffsre_$abc$2429$lo04_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo04_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000001010001110101100)
    ) \lut_$abc$2429$li27_li27  (
        .in({
            1'bX,
            \lut_$abc$2429$li27_li27_input_0_3 ,
            \lut_$abc$2429$li27_li27_input_0_2 ,
            \lut_$abc$2429$li27_li27_input_0_1 ,
            \lut_$abc$2429$li27_li27_input_0_0 
         }),
        .out(\lut_$abc$2429$li27_li27_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo27  (
        .C(\dffsre_$abc$2429$lo27_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo27_input_0_0 ),
        .E(\dffsre_$abc$2429$lo27_input_3_0 ),
        .R(\dffsre_$abc$2429$lo27_input_2_0 ),
        .S(\dffsre_$abc$2429$lo27_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo27_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b01010001000000010101010000000100)
    ) \lut_$abc$2429$li08_li08  (
        .in({
            \lut_$abc$2429$li08_li08_input_0_4 ,
            \lut_$abc$2429$li08_li08_input_0_3 ,
            \lut_$abc$2429$li08_li08_input_0_2 ,
            \lut_$abc$2429$li08_li08_input_0_1 ,
            1'bX
         }),
        .out(\lut_$abc$2429$li08_li08_output_0_0 )
    );

    dffsre #(
    ) \dffsre_$abc$2429$lo08  (
        .C(\dffsre_$abc$2429$lo08_clock_0_0 ),
        .D(\dffsre_$abc$2429$lo08_input_0_0 ),
        .E(\dffsre_$abc$2429$lo08_input_3_0 ),
        .R(\dffsre_$abc$2429$lo08_input_2_0 ),
        .S(\dffsre_$abc$2429$lo08_input_1_0 ),
        .Q(\dffsre_$abc$2429$lo08_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000010000000000000001011)
    ) \lut_$abc$2429$li22_li22  (
        .in({
            \lut_$abc$2429$li22_li22_input_0_4 ,
            1'bX,
            1'bX,
            \lut_$abc$2429$li22_li22_input_0_1 ,
            \lut_$abc$2429$li22_li22_input_0_0 
         }),
        .out(\lut_$abc$2429$li22_li22_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b11110111000001111111100000001000)
    ) \lut_$abc$2429$li20_li20  (
        .in({
            \lut_$abc$2429$li20_li20_input_0_4 ,
            \lut_$abc$2429$li20_li20_input_0_3 ,
            \lut_$abc$2429$li20_li20_input_0_2 ,
            \lut_$abc$2429$li20_li20_input_0_1 ,
            \lut_$abc$2429$li20_li20_input_0_0 
         }),
        .out(\lut_$abc$2429$li20_li20_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b10001101110110001101110110001000)
    ) \lut_$abc$2429$li13_li13  (
        .in({
            \lut_$abc$2429$li13_li13_input_0_4 ,
            \lut_$abc$2429$li13_li13_input_0_3 ,
            \lut_$abc$2429$li13_li13_input_0_2 ,
            \lut_$abc$2429$li13_li13_input_0_1 ,
            \lut_$abc$2429$li13_li13_input_0_0 
         }),
        .out(\lut_$abc$2429$li13_li13_output_0_0 )
    );

    LUT_K #(
        .K(6),
        .LUT_MASK(64'b1010101010101010101010101010101000111111110000001111111100000000)
    ) \lut_$abc$2429$li25_li25  (
        .in({
            \lut_$abc$2429$li25_li25_input_0_5 ,
            \lut_$abc$2429$li25_li25_input_0_4 ,
            \lut_$abc$2429$li25_li25_input_0_3 ,
            \lut_$abc$2429$li25_li25_input_0_2 ,
            \lut_$abc$2429$li25_li25_input_0_1 ,
            \lut_$abc$2429$li25_li25_input_0_0 
         }),
        .out(\lut_$abc$2429$li25_li25_output_0_0 )
    );

    LUT_K #(
        .K(5),
        .LUT_MASK(32'b00000000000000000000000000000001)
    ) \lut_$true  (
        .in({
            1'bX,
            1'bX,
            1'bX,
            1'bX,
            1'bX
         }),
        .out(\lut_$true_output_0_0 )
    );


endmodule
