{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531574767876 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531574767892 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 21:26:07 2018 " "Processing started: Sat Jul 14 21:26:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531574767892 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574767892 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off yuequ -c yuequ " "Command: quartus_map --read_settings_files=on --write_settings_files=off yuequ -c yuequ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574767892 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1531574769596 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1531574769596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.vhd 2 1 " "Found 2 design units, including 1 entities, in source file music.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 music-one " "Found design unit 1: music-one" {  } { { "music.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/music.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531574797107 ""} { "Info" "ISGN_ENTITY_NAME" "1 music " "Found entity 1: music" {  } { { "music.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/music.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531574797107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574797107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "songer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file songer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 songer-one " "Found design unit 1: songer-one" {  } { { "songer.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/songer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531574797154 ""} { "Info" "ISGN_ENTITY_NAME" "1 songer " "Found entity 1: songer" {  } { { "songer.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/songer.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531574797154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574797154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speakera.vhd 2 1 " "Found 2 design units, including 1 entities, in source file speakera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speakera-one " "Found design unit 1: speakera-one" {  } { { "speakera.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/speakera.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531574797201 ""} { "Info" "ISGN_ENTITY_NAME" "1 speakera " "Found entity 1: speakera" {  } { { "speakera.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/speakera.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531574797201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574797201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tonetaba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tonetaba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tonetaba-one " "Found design unit 1: tonetaba-one" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531574797248 ""} { "Info" "ISGN_ENTITY_NAME" "1 tonetaba " "Found entity 1: tonetaba" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531574797248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574797248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "notetabs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file notetabs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 notetabs-one " "Found design unit 1: notetabs-one" {  } { { "notetabs.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/notetabs.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531574797310 ""} { "Info" "ISGN_ENTITY_NAME" "1 notetabs " "Found entity 1: notetabs" {  } { { "notetabs.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/notetabs.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531574797310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574797310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yuanlitu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file yuanlitu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 yuanlitu " "Found entity 1: yuanlitu" {  } { { "yuanlitu.bdf" "" { Schematic "//Mac/Home/Desktop/WIN10/yuequyanzou/yuanlitu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531574797357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574797357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zidongfenpin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zidongfenpin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zidongfenpin-one " "Found design unit 1: zidongfenpin-one" {  } { { "zidongfenpin.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/zidongfenpin.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531574797420 ""} { "Info" "ISGN_ENTITY_NAME" "1 zidongfenpin " "Found entity 1: zidongfenpin" {  } { { "zidongfenpin.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/zidongfenpin.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531574797420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574797420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_led.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digit_led.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digit_led-digit_led_arch " "Found design unit 1: digit_led-digit_led_arch" {  } { { "digit_led.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/digit_led.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531574797576 ""} { "Info" "ISGN_ENTITY_NAME" "1 digit_led " "Found entity 1: digit_led" {  } { { "digit_led.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/digit_led.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531574797576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574797576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shumaguan_shuchu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shumaguan_shuchu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shumaguan_shuchu-one " "Found design unit 1: shumaguan_shuchu-one" {  } { { "shumaguan_shuchu.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/shumaguan_shuchu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531574797670 ""} { "Info" "ISGN_ENTITY_NAME" "1 shumaguan_shuchu " "Found entity 1: shumaguan_shuchu" {  } { { "shumaguan_shuchu.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/shumaguan_shuchu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531574797670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574797670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aaa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aaa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aaa-SYN " "Found design unit 1: aaa-SYN" {  } { { "AAA.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/AAA.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531574797748 ""} { "Info" "ISGN_ENTITY_NAME" "1 AAA " "Found entity 1: AAA" {  } { { "AAA.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/AAA.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1531574797748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574797748 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "yuanlitu " "Elaborating entity \"yuanlitu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1531574798201 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name5 " "Pin \"pin_name5\" is missing source" {  } { { "yuanlitu.bdf" "" { Schematic "//Mac/Home/Desktop/WIN10/yuequyanzou/yuanlitu.bdf" { { 528 1416 1592 544 "pin_name5" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1531574798216 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name6 " "Pin \"pin_name6\" is missing source" {  } { { "yuanlitu.bdf" "" { Schematic "//Mac/Home/Desktop/WIN10/yuequyanzou/yuanlitu.bdf" { { 552 1416 1592 568 "pin_name6" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1531574798216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tonetaba tonetaba:inst1 " "Elaborating entity \"tonetaba\" for hierarchy \"tonetaba:inst1\"" {  } { { "yuanlitu.bdf" "inst1" { Schematic "//Mac/Home/Desktop/WIN10/yuequyanzou/yuanlitu.bdf" { { 216 936 1120 328 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531574798232 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tone tonetaba.vhd(12) " "VHDL Process Statement warning at tonetaba.vhd(12): inferring latch(es) for signal or variable \"tone\", which holds its previous value in one or more paths through the process" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531574798248 "|yuanlitu|tonetaba:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "code tonetaba.vhd(12) " "VHDL Process Statement warning at tonetaba.vhd(12): inferring latch(es) for signal or variable \"code\", which holds its previous value in one or more paths through the process" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531574798248 "|yuanlitu|tonetaba:inst1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "highi tonetaba.vhd(12) " "VHDL Process Statement warning at tonetaba.vhd(12): inferring latch(es) for signal or variable \"highi\", which holds its previous value in one or more paths through the process" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1531574798248 "|yuanlitu|tonetaba:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "highi tonetaba.vhd(12) " "Inferred latch for \"highi\" at tonetaba.vhd(12)" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574798248 "|yuanlitu|tonetaba:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[0\] tonetaba.vhd(12) " "Inferred latch for \"code\[0\]\" at tonetaba.vhd(12)" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574798248 "|yuanlitu|tonetaba:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[1\] tonetaba.vhd(12) " "Inferred latch for \"code\[1\]\" at tonetaba.vhd(12)" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574798248 "|yuanlitu|tonetaba:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[2\] tonetaba.vhd(12) " "Inferred latch for \"code\[2\]\" at tonetaba.vhd(12)" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574798248 "|yuanlitu|tonetaba:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "code\[3\] tonetaba.vhd(12) " "Inferred latch for \"code\[3\]\" at tonetaba.vhd(12)" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574798248 "|yuanlitu|tonetaba:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[0\] tonetaba.vhd(12) " "Inferred latch for \"tone\[0\]\" at tonetaba.vhd(12)" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574798248 "|yuanlitu|tonetaba:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[1\] tonetaba.vhd(12) " "Inferred latch for \"tone\[1\]\" at tonetaba.vhd(12)" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574798248 "|yuanlitu|tonetaba:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[2\] tonetaba.vhd(12) " "Inferred latch for \"tone\[2\]\" at tonetaba.vhd(12)" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574798248 "|yuanlitu|tonetaba:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[3\] tonetaba.vhd(12) " "Inferred latch for \"tone\[3\]\" at tonetaba.vhd(12)" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574798248 "|yuanlitu|tonetaba:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[4\] tonetaba.vhd(12) " "Inferred latch for \"tone\[4\]\" at tonetaba.vhd(12)" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574798248 "|yuanlitu|tonetaba:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[5\] tonetaba.vhd(12) " "Inferred latch for \"tone\[5\]\" at tonetaba.vhd(12)" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574798248 "|yuanlitu|tonetaba:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[6\] tonetaba.vhd(12) " "Inferred latch for \"tone\[6\]\" at tonetaba.vhd(12)" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574798248 "|yuanlitu|tonetaba:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[7\] tonetaba.vhd(12) " "Inferred latch for \"tone\[7\]\" at tonetaba.vhd(12)" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574798248 "|yuanlitu|tonetaba:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[8\] tonetaba.vhd(12) " "Inferred latch for \"tone\[8\]\" at tonetaba.vhd(12)" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574798248 "|yuanlitu|tonetaba:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[9\] tonetaba.vhd(12) " "Inferred latch for \"tone\[9\]\" at tonetaba.vhd(12)" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574798248 "|yuanlitu|tonetaba:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tone\[10\] tonetaba.vhd(12) " "Inferred latch for \"tone\[10\]\" at tonetaba.vhd(12)" {  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574798248 "|yuanlitu|tonetaba:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notetabs notetabs:inst " "Elaborating entity \"notetabs\" for hierarchy \"notetabs:inst\"" {  } { { "yuanlitu.bdf" "inst" { Schematic "//Mac/Home/Desktop/WIN10/yuequyanzou/yuanlitu.bdf" { { 432 504 672 512 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531574798279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music notetabs:inst\|music:U1 " "Elaborating entity \"music\" for hierarchy \"notetabs:inst\|music:U1\"" {  } { { "notetabs.vhd" "U1" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/notetabs.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531574798295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speakera speakera:inst2 " "Elaborating entity \"speakera\" for hierarchy \"speakera:inst2\"" {  } { { "yuanlitu.bdf" "inst2" { Schematic "//Mac/Home/Desktop/WIN10/yuequyanzou/yuanlitu.bdf" { { 760 984 1144 840 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531574798326 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tonetaba:inst1\|highi " "Latch tonetaba:inst1\|highi has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA notetabs:inst\|counter\[6\] " "Ports D and ENA on the latch are fed by the same signal notetabs:inst\|counter\[6\]" {  } { { "notetabs.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/notetabs.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531574799858 ""}  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531574799858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tonetaba:inst1\|code\[2\] " "Latch tonetaba:inst1\|code\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA notetabs:inst\|counter\[6\] " "Ports D and ENA on the latch are fed by the same signal notetabs:inst\|counter\[6\]" {  } { { "notetabs.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/notetabs.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531574799858 ""}  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531574799858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tonetaba:inst1\|code\[1\] " "Latch tonetaba:inst1\|code\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA notetabs:inst\|counter\[6\] " "Ports D and ENA on the latch are fed by the same signal notetabs:inst\|counter\[6\]" {  } { { "notetabs.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/notetabs.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531574799858 ""}  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531574799858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tonetaba:inst1\|code\[0\] " "Latch tonetaba:inst1\|code\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA notetabs:inst\|counter\[6\] " "Ports D and ENA on the latch are fed by the same signal notetabs:inst\|counter\[6\]" {  } { { "notetabs.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/notetabs.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531574799858 ""}  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531574799858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tonetaba:inst1\|tone\[0\] " "Latch tonetaba:inst1\|tone\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA notetabs:inst\|counter\[6\] " "Ports D and ENA on the latch are fed by the same signal notetabs:inst\|counter\[6\]" {  } { { "notetabs.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/notetabs.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531574799858 ""}  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531574799858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tonetaba:inst1\|tone\[1\] " "Latch tonetaba:inst1\|tone\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA notetabs:inst\|counter\[6\] " "Ports D and ENA on the latch are fed by the same signal notetabs:inst\|counter\[6\]" {  } { { "notetabs.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/notetabs.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531574799858 ""}  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531574799858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tonetaba:inst1\|tone\[2\] " "Latch tonetaba:inst1\|tone\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA notetabs:inst\|counter\[6\] " "Ports D and ENA on the latch are fed by the same signal notetabs:inst\|counter\[6\]" {  } { { "notetabs.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/notetabs.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531574799858 ""}  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531574799858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tonetaba:inst1\|tone\[3\] " "Latch tonetaba:inst1\|tone\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA notetabs:inst\|counter\[6\] " "Ports D and ENA on the latch are fed by the same signal notetabs:inst\|counter\[6\]" {  } { { "notetabs.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/notetabs.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531574799858 ""}  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531574799858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tonetaba:inst1\|tone\[4\] " "Latch tonetaba:inst1\|tone\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA notetabs:inst\|counter\[6\] " "Ports D and ENA on the latch are fed by the same signal notetabs:inst\|counter\[6\]" {  } { { "notetabs.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/notetabs.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531574799858 ""}  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531574799858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tonetaba:inst1\|tone\[5\] " "Latch tonetaba:inst1\|tone\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA notetabs:inst\|counter\[6\] " "Ports D and ENA on the latch are fed by the same signal notetabs:inst\|counter\[6\]" {  } { { "notetabs.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/notetabs.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531574799858 ""}  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531574799858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tonetaba:inst1\|tone\[6\] " "Latch tonetaba:inst1\|tone\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA notetabs:inst\|counter\[6\] " "Ports D and ENA on the latch are fed by the same signal notetabs:inst\|counter\[6\]" {  } { { "notetabs.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/notetabs.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531574799858 ""}  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531574799858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tonetaba:inst1\|tone\[7\] " "Latch tonetaba:inst1\|tone\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA notetabs:inst\|counter\[6\] " "Ports D and ENA on the latch are fed by the same signal notetabs:inst\|counter\[6\]" {  } { { "notetabs.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/notetabs.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531574799858 ""}  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531574799858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tonetaba:inst1\|tone\[8\] " "Latch tonetaba:inst1\|tone\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA notetabs:inst\|counter\[6\] " "Ports D and ENA on the latch are fed by the same signal notetabs:inst\|counter\[6\]" {  } { { "notetabs.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/notetabs.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531574799858 ""}  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531574799858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tonetaba:inst1\|tone\[9\] " "Latch tonetaba:inst1\|tone\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA notetabs:inst\|counter\[6\] " "Ports D and ENA on the latch are fed by the same signal notetabs:inst\|counter\[6\]" {  } { { "notetabs.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/notetabs.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531574799858 ""}  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531574799858 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tonetaba:inst1\|tone\[10\] " "Latch tonetaba:inst1\|tone\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA notetabs:inst\|counter\[6\] " "Ports D and ENA on the latch are fed by the same signal notetabs:inst\|counter\[6\]" {  } { { "notetabs.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/notetabs.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1531574799858 ""}  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1531574799858 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name1 VCC " "Pin \"pin_name1\" is stuck at VCC" {  } { { "yuanlitu.bdf" "" { Schematic "//Mac/Home/Desktop/WIN10/yuequyanzou/yuanlitu.bdf" { { 472 1424 1600 488 "pin_name1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531574799952 "|yuanlitu|pin_name1"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name2 VCC " "Pin \"pin_name2\" is stuck at VCC" {  } { { "yuanlitu.bdf" "" { Schematic "//Mac/Home/Desktop/WIN10/yuequyanzou/yuanlitu.bdf" { { 424 1424 1600 440 "pin_name2" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531574799952 "|yuanlitu|pin_name2"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name3 VCC " "Pin \"pin_name3\" is stuck at VCC" {  } { { "yuanlitu.bdf" "" { Schematic "//Mac/Home/Desktop/WIN10/yuequyanzou/yuanlitu.bdf" { { 448 1424 1600 464 "pin_name3" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531574799952 "|yuanlitu|pin_name3"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name4 VCC " "Pin \"pin_name4\" is stuck at VCC" {  } { { "yuanlitu.bdf" "" { Schematic "//Mac/Home/Desktop/WIN10/yuequyanzou/yuanlitu.bdf" { { 512 1416 1592 528 "pin_name4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531574799952 "|yuanlitu|pin_name4"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name5 GND " "Pin \"pin_name5\" is stuck at GND" {  } { { "yuanlitu.bdf" "" { Schematic "//Mac/Home/Desktop/WIN10/yuequyanzou/yuanlitu.bdf" { { 528 1416 1592 544 "pin_name5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531574799952 "|yuanlitu|pin_name5"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name6 GND " "Pin \"pin_name6\" is stuck at GND" {  } { { "yuanlitu.bdf" "" { Schematic "//Mac/Home/Desktop/WIN10/yuequyanzou/yuanlitu.bdf" { { 552 1416 1592 568 "pin_name6" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531574799952 "|yuanlitu|pin_name6"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name7 VCC " "Pin \"pin_name7\" is stuck at VCC" {  } { { "yuanlitu.bdf" "" { Schematic "//Mac/Home/Desktop/WIN10/yuequyanzou/yuanlitu.bdf" { { 576 1424 1600 592 "pin_name7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531574799952 "|yuanlitu|pin_name7"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name8 VCC " "Pin \"pin_name8\" is stuck at VCC" {  } { { "yuanlitu.bdf" "" { Schematic "//Mac/Home/Desktop/WIN10/yuequyanzou/yuanlitu.bdf" { { 608 1424 1600 624 "pin_name8" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531574799952 "|yuanlitu|pin_name8"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name9 VCC " "Pin \"pin_name9\" is stuck at VCC" {  } { { "yuanlitu.bdf" "" { Schematic "//Mac/Home/Desktop/WIN10/yuequyanzou/yuanlitu.bdf" { { 640 1432 1608 656 "pin_name9" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531574799952 "|yuanlitu|pin_name9"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name10 VCC " "Pin \"pin_name10\" is stuck at VCC" {  } { { "yuanlitu.bdf" "" { Schematic "//Mac/Home/Desktop/WIN10/yuequyanzou/yuanlitu.bdf" { { 672 1440 1616 688 "pin_name10" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531574799952 "|yuanlitu|pin_name10"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name11 VCC " "Pin \"pin_name11\" is stuck at VCC" {  } { { "yuanlitu.bdf" "" { Schematic "//Mac/Home/Desktop/WIN10/yuequyanzou/yuanlitu.bdf" { { 696 1448 1624 712 "pin_name11" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531574799952 "|yuanlitu|pin_name11"} { "Warning" "WMLS_MLS_STUCK_PIN" "code\[3\] GND " "Pin \"code\[3\]\" is stuck at GND" {  } { { "yuanlitu.bdf" "" { Schematic "//Mac/Home/Desktop/WIN10/yuequyanzou/yuanlitu.bdf" { { 56 1184 1360 72 "code\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1531574799952 "|yuanlitu|code[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1531574799952 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1531574800139 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1531574802394 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1531574802394 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1531574803113 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1531574803113 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1531574803113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1531574803113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531574803191 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 21:26:43 2018 " "Processing ended: Sat Jul 14 21:26:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531574803191 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531574803191 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531574803191 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1531574803191 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1531574806938 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531574806954 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 21:26:45 2018 " "Processing started: Sat Jul 14 21:26:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531574806954 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1531574806954 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off yuequ -c yuequ " "Command: quartus_fit --read_settings_files=off --write_settings_files=off yuequ -c yuequ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1531574806954 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1531574808815 ""}
{ "Info" "0" "" "Project  = yuequ" {  } {  } 0 0 "Project  = yuequ" 0 0 "Fitter" 0 0 1531574808815 ""}
{ "Info" "0" "" "Revision = yuequ" {  } {  } 0 0 "Revision = yuequ" 0 0 "Fitter" 0 0 1531574808815 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1531574809112 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1531574809112 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "yuequ EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"yuequ\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1531574809143 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531574809268 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1531574809268 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1531574809675 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1531574809706 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1531574810346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1531574810346 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1531574810346 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1531574810346 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/yuequyanzou/" { { 0 { 0 ""} 0 210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1531574810378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/yuequyanzou/" { { 0 { 0 ""} 0 212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1531574810378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/yuequyanzou/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1531574810378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/yuequyanzou/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1531574810378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/yuequyanzou/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1531574810378 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1531574810378 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1531574810394 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1531574811425 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "yuequ.sdc " "Synopsys Design Constraints File file not found: 'yuequ.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1531574811425 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1531574811425 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux4~0  from: datab  to: combout " "Cell: inst1\|Mux4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux4~0  from: datad  to: combout " "Cell: inst1\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~0  from: dataa  to: combout " "Cell: inst\|U1\|Mux0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~1  from: dataa  to: combout " "Cell: inst\|U1\|Mux0~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~2  from: dataa  to: combout " "Cell: inst\|U1\|Mux0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~4  from: dataa  to: combout " "Cell: inst\|U1\|Mux0~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~5  from: datac  to: combout " "Cell: inst\|U1\|Mux0~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~6  from: dataa  to: combout " "Cell: inst\|U1\|Mux0~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~1  from: dataa  to: combout " "Cell: inst\|U1\|Mux1~1  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~2  from: dataa  to: combout " "Cell: inst\|U1\|Mux1~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~5  from: dataa  to: combout " "Cell: inst\|U1\|Mux1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~6  from: datac  to: combout " "Cell: inst\|U1\|Mux1~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~0  from: dataa  to: combout " "Cell: inst\|U1\|Mux2~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~2  from: datad  to: combout " "Cell: inst\|U1\|Mux2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~3  from: datad  to: combout " "Cell: inst\|U1\|Mux2~3  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~4  from: datad  to: combout " "Cell: inst\|U1\|Mux2~4  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: dataa  to: combout " "Cell: inst\|U1\|Mux2~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: datab  to: combout " "Cell: inst\|U1\|Mux2~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: datac  to: combout " "Cell: inst\|U1\|Mux2~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~6  from: datac  to: combout " "Cell: inst\|U1\|Mux2~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~6  from: datad  to: combout " "Cell: inst\|U1\|Mux2~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: dataa  to: combout " "Cell: inst\|U1\|Mux2~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: datab  to: combout " "Cell: inst\|U1\|Mux2~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: datac  to: combout " "Cell: inst\|U1\|Mux2~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~0  from: dataa  to: combout " "Cell: inst\|U1\|Mux3~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~1  from: datab  to: combout " "Cell: inst\|U1\|Mux3~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~2  from: datac  to: combout " "Cell: inst\|U1\|Mux3~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~5  from: datac  to: combout " "Cell: inst\|U1\|Mux3~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574811425 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1531574811425 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1531574811440 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1531574811440 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1531574811440 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk25MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk25MHz~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1531574811487 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "speakera:inst2\|\\divideclk:count4\[3\] " "Destination node speakera:inst2\|\\divideclk:count4\[3\]" {  } { { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/yuequyanzou/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1531574811487 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1531574811487 ""}  } { { "yuanlitu.bdf" "" { Schematic "//Mac/Home/Desktop/WIN10/yuequyanzou/yuanlitu.bdf" { { 784 272 440 800 "clk25MHz" "" } } } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/yuequyanzou/" { { 0 { 0 ""} 0 205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531574811487 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tonetaba:inst1\|Mux4~0  " "Automatically promoted node tonetaba:inst1\|Mux4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1531574811487 ""}  } { { "tonetaba.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/tonetaba.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/yuequyanzou/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531574811487 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1531574811503 ""}  } { { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/yuequyanzou/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531574811503 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "speakera:inst2\|fullspks  " "Automatically promoted node speakera:inst2\|fullspks " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1531574811503 ""}  } { { "speakera.vhd" "" { Text "//Mac/Home/Desktop/WIN10/yuequyanzou/speakera.vhd" 11 -1 0 } } { "temporary_test_loc" "" { Generic "//Mac/Home/Desktop/WIN10/yuequyanzou/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1531574811503 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1531574811971 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531574811971 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1531574811971 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531574811971 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1531574811971 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1531574811971 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1531574811971 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1531574811971 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1531574812012 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1531574812012 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1531574812012 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531574812059 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1531574812121 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1531574813309 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531574813480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1531574813512 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1531574815040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531574815040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1531574815618 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "//Mac/Home/Desktop/WIN10/yuequyanzou/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1531574817228 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1531574817228 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1531574819178 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1531574819178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531574819178 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.03 " "Total time spent on timing analysis during the Fitter is 1.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1531574819444 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531574819459 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531574819772 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1531574819772 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1531574820215 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1531574821153 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Desktop/WIN10/yuequyanzou/output_files/yuequ.fit.smsg " "Generated suppressed messages file /Desktop/WIN10/yuequyanzou/output_files/yuequ.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1531574821700 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5265 " "Peak virtual memory: 5265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531574823395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 21:27:03 2018 " "Processing ended: Sat Jul 14 21:27:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531574823395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531574823395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531574823395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1531574823395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1531574825868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531574825868 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 21:27:05 2018 " "Processing started: Sat Jul 14 21:27:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531574825868 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1531574825868 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off yuequ -c yuequ " "Command: quartus_asm --read_settings_files=off --write_settings_files=off yuequ -c yuequ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1531574825868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1531574826480 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1531574827293 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1531574827340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531574827840 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 21:27:07 2018 " "Processing ended: Sat Jul 14 21:27:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531574827840 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531574827840 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531574827840 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1531574827840 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1531574828606 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1531574831900 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531574831915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 21:27:09 2018 " "Processing started: Sat Jul 14 21:27:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531574831915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1531574831915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta yuequ -c yuequ " "Command: quartus_sta yuequ -c yuequ" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1531574831915 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1531574832400 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1531574833150 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1531574833150 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531574833244 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531574833244 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1531574833557 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "yuequ.sdc " "Synopsys Design Constraints File file not found: 'yuequ.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1531574833619 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1531574833619 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name speakera:inst2\|\\divideclk:count4\[2\] speakera:inst2\|\\divideclk:count4\[2\] " "create_clock -period 1.000 -name speakera:inst2\|\\divideclk:count4\[2\] speakera:inst2\|\\divideclk:count4\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name notetabs:inst\|counter\[0\] notetabs:inst\|counter\[0\] " "create_clock -period 1.000 -name notetabs:inst\|counter\[0\] notetabs:inst\|counter\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk25MHz clk25MHz " "create_clock -period 1.000 -name clk25MHz clk25MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name speakera:inst2\|fullspks speakera:inst2\|fullspks " "create_clock -period 1.000 -name speakera:inst2\|fullspks speakera:inst2\|fullspks" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1531574833619 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux4~0  from: datab  to: combout " "Cell: inst1\|Mux4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux4~0  from: datad  to: combout " "Cell: inst1\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~0  from: datac  to: combout " "Cell: inst\|U1\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~1  from: datac  to: combout " "Cell: inst\|U1\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~2  from: datac  to: combout " "Cell: inst\|U1\|Mux0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~4  from: datac  to: combout " "Cell: inst\|U1\|Mux0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~5  from: datad  to: combout " "Cell: inst\|U1\|Mux0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~6  from: datac  to: combout " "Cell: inst\|U1\|Mux0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~1  from: datac  to: combout " "Cell: inst\|U1\|Mux1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~2  from: datac  to: combout " "Cell: inst\|U1\|Mux1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~5  from: datac  to: combout " "Cell: inst\|U1\|Mux1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~6  from: datad  to: combout " "Cell: inst\|U1\|Mux1~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~0  from: datab  to: combout " "Cell: inst\|U1\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~2  from: datac  to: combout " "Cell: inst\|U1\|Mux2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~3  from: datac  to: combout " "Cell: inst\|U1\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~4  from: datac  to: combout " "Cell: inst\|U1\|Mux2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: dataa  to: combout " "Cell: inst\|U1\|Mux2~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: datac  to: combout " "Cell: inst\|U1\|Mux2~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: datad  to: combout " "Cell: inst\|U1\|Mux2~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~6  from: datab  to: combout " "Cell: inst\|U1\|Mux2~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~6  from: datac  to: combout " "Cell: inst\|U1\|Mux2~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: datab  to: combout " "Cell: inst\|U1\|Mux2~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: datac  to: combout " "Cell: inst\|U1\|Mux2~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: datad  to: combout " "Cell: inst\|U1\|Mux2~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~0  from: datac  to: combout " "Cell: inst\|U1\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~1  from: datac  to: combout " "Cell: inst\|U1\|Mux3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~2  from: datab  to: combout " "Cell: inst\|U1\|Mux3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~5  from: datab  to: combout " "Cell: inst\|U1\|Mux3~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574833619 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1531574833619 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1531574833636 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1531574833636 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1531574833636 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1531574833682 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1531574833776 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1531574833776 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.185 " "Worst-case setup slack is -7.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.185            -104.252 notetabs:inst\|counter\[0\]  " "   -7.185            -104.252 notetabs:inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.221             -46.779 speakera:inst2\|\\divideclk:count4\[2\]  " "   -4.221             -46.779 speakera:inst2\|\\divideclk:count4\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.794              -3.362 clk25MHz  " "   -1.794              -3.362 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.742             -10.157 clk  " "   -1.742             -10.157 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833791 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 speakera:inst2\|fullspks  " "    0.024               0.000 speakera:inst2\|fullspks " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833791 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531574833791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 clk25MHz  " "    0.453               0.000 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 speakera:inst2\|fullspks  " "    0.465               0.000 speakera:inst2\|fullspks " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 notetabs:inst\|counter\[0\]  " "    0.492               0.000 notetabs:inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 speakera:inst2\|\\divideclk:count4\[2\]  " "    0.492               0.000 speakera:inst2\|\\divideclk:count4\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.760               0.000 clk  " "    0.760               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531574833822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.364 " "Worst-case recovery slack is -3.364" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.364             -23.539 clk  " "   -3.364             -23.539 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833838 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.381              -7.391 clk25MHz  " "   -2.381              -7.391 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833838 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531574833838 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.194 " "Worst-case removal slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 clk25MHz  " "    0.194               0.000 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.008               0.000 clk  " "    1.008               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531574833854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.409 clk  " "   -3.000             -13.409 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.948 clk25MHz  " "   -3.000              -8.948 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -17.844 speakera:inst2\|\\divideclk:count4\[2\]  " "   -1.487             -17.844 speakera:inst2\|\\divideclk:count4\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 speakera:inst2\|fullspks  " "   -1.487              -2.974 speakera:inst2\|fullspks " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833869 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.215            -100.094 notetabs:inst\|counter\[0\]  " "   -1.215            -100.094 notetabs:inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574833869 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531574833869 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1531574834511 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1531574834558 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1531574835011 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux4~0  from: datab  to: combout " "Cell: inst1\|Mux4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux4~0  from: datad  to: combout " "Cell: inst1\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~0  from: datac  to: combout " "Cell: inst\|U1\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~1  from: datac  to: combout " "Cell: inst\|U1\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~2  from: datac  to: combout " "Cell: inst\|U1\|Mux0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~4  from: datac  to: combout " "Cell: inst\|U1\|Mux0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~5  from: datad  to: combout " "Cell: inst\|U1\|Mux0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~6  from: datac  to: combout " "Cell: inst\|U1\|Mux0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~1  from: datac  to: combout " "Cell: inst\|U1\|Mux1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~2  from: datac  to: combout " "Cell: inst\|U1\|Mux1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~5  from: datac  to: combout " "Cell: inst\|U1\|Mux1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~6  from: datad  to: combout " "Cell: inst\|U1\|Mux1~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~0  from: datab  to: combout " "Cell: inst\|U1\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~2  from: datac  to: combout " "Cell: inst\|U1\|Mux2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~3  from: datac  to: combout " "Cell: inst\|U1\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~4  from: datac  to: combout " "Cell: inst\|U1\|Mux2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: dataa  to: combout " "Cell: inst\|U1\|Mux2~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: datac  to: combout " "Cell: inst\|U1\|Mux2~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: datad  to: combout " "Cell: inst\|U1\|Mux2~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~6  from: datab  to: combout " "Cell: inst\|U1\|Mux2~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~6  from: datac  to: combout " "Cell: inst\|U1\|Mux2~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: datab  to: combout " "Cell: inst\|U1\|Mux2~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: datac  to: combout " "Cell: inst\|U1\|Mux2~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: datad  to: combout " "Cell: inst\|U1\|Mux2~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~0  from: datac  to: combout " "Cell: inst\|U1\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~1  from: datac  to: combout " "Cell: inst\|U1\|Mux3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~2  from: datab  to: combout " "Cell: inst\|U1\|Mux3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~5  from: datab  to: combout " "Cell: inst\|U1\|Mux3~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835183 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1531574835183 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1531574835198 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1531574835214 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1531574835214 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.771 " "Worst-case setup slack is -6.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.771             -98.374 notetabs:inst\|counter\[0\]  " "   -6.771             -98.374 notetabs:inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.970             -43.796 speakera:inst2\|\\divideclk:count4\[2\]  " "   -3.970             -43.796 speakera:inst2\|\\divideclk:count4\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.625              -2.895 clk25MHz  " "   -1.625              -2.895 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.489              -8.655 clk  " "   -1.489              -8.655 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835230 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 speakera:inst2\|fullspks  " "    0.115               0.000 speakera:inst2\|fullspks " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835230 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531574835230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 notetabs:inst\|counter\[0\]  " "    0.312               0.000 notetabs:inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 clk25MHz  " "    0.401               0.000 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 speakera:inst2\|fullspks  " "    0.418               0.000 speakera:inst2\|fullspks " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 speakera:inst2\|\\divideclk:count4\[2\]  " "    0.455               0.000 speakera:inst2\|\\divideclk:count4\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.682               0.000 clk  " "    0.682               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531574835245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.094 " "Worst-case recovery slack is -3.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.094             -21.651 clk  " "   -3.094             -21.651 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835276 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.047              -6.301 clk25MHz  " "   -2.047              -6.301 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835276 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531574835276 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.154 " "Worst-case removal slack is 0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 clk25MHz  " "    0.154               0.000 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.007               0.000 clk  " "    1.007               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531574835292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -13.409 clk  " "   -3.000             -13.409 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -8.948 clk25MHz  " "   -3.000              -8.948 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -17.844 speakera:inst2\|\\divideclk:count4\[2\]  " "   -1.487             -17.844 speakera:inst2\|\\divideclk:count4\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 speakera:inst2\|fullspks  " "   -1.487              -2.974 speakera:inst2\|fullspks " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835308 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.317             -90.153 notetabs:inst\|counter\[0\]  " "   -1.317             -90.153 notetabs:inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835308 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531574835308 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1531574835620 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux4~0  from: datab  to: combout " "Cell: inst1\|Mux4~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|Mux4~0  from: datad  to: combout " "Cell: inst1\|Mux4~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~0  from: datac  to: combout " "Cell: inst\|U1\|Mux0~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~1  from: datac  to: combout " "Cell: inst\|U1\|Mux0~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~2  from: datac  to: combout " "Cell: inst\|U1\|Mux0~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~4  from: datac  to: combout " "Cell: inst\|U1\|Mux0~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~5  from: datad  to: combout " "Cell: inst\|U1\|Mux0~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux0~6  from: datac  to: combout " "Cell: inst\|U1\|Mux0~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~1  from: datac  to: combout " "Cell: inst\|U1\|Mux1~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~2  from: datac  to: combout " "Cell: inst\|U1\|Mux1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~5  from: datac  to: combout " "Cell: inst\|U1\|Mux1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux1~6  from: datad  to: combout " "Cell: inst\|U1\|Mux1~6  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~0  from: datab  to: combout " "Cell: inst\|U1\|Mux2~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~2  from: datac  to: combout " "Cell: inst\|U1\|Mux2~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~3  from: datac  to: combout " "Cell: inst\|U1\|Mux2~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~4  from: datac  to: combout " "Cell: inst\|U1\|Mux2~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: dataa  to: combout " "Cell: inst\|U1\|Mux2~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: datac  to: combout " "Cell: inst\|U1\|Mux2~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~5  from: datad  to: combout " "Cell: inst\|U1\|Mux2~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~6  from: datab  to: combout " "Cell: inst\|U1\|Mux2~6  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~6  from: datac  to: combout " "Cell: inst\|U1\|Mux2~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: datab  to: combout " "Cell: inst\|U1\|Mux2~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: datac  to: combout " "Cell: inst\|U1\|Mux2~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux2~7  from: datad  to: combout " "Cell: inst\|U1\|Mux2~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~0  from: datac  to: combout " "Cell: inst\|U1\|Mux3~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~1  from: datac  to: combout " "Cell: inst\|U1\|Mux3~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~2  from: datab  to: combout " "Cell: inst\|U1\|Mux3~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|U1\|Mux3~5  from: datab  to: combout " "Cell: inst\|U1\|Mux3~5  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1531574835777 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1531574835777 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1531574835777 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1531574835777 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1531574835777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.026 " "Worst-case setup slack is -3.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.026             -43.511 notetabs:inst\|counter\[0\]  " "   -3.026             -43.511 notetabs:inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.420             -15.370 speakera:inst2\|\\divideclk:count4\[2\]  " "   -1.420             -15.370 speakera:inst2\|\\divideclk:count4\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.681              -3.639 clk  " "   -0.681              -3.639 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.309              -0.534 clk25MHz  " "   -0.309              -0.534 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835792 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.580               0.000 speakera:inst2\|fullspks  " "    0.580               0.000 speakera:inst2\|fullspks " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835792 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531574835792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk25MHz  " "    0.186               0.000 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 speakera:inst2\|fullspks  " "    0.193               0.000 speakera:inst2\|fullspks " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 speakera:inst2\|\\divideclk:count4\[2\]  " "    0.198               0.000 speakera:inst2\|\\divideclk:count4\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 clk  " "    0.294               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.426               0.000 notetabs:inst\|counter\[0\]  " "    0.426               0.000 notetabs:inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531574835808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.837 " "Worst-case recovery slack is -0.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.837              -5.855 clk  " "   -0.837              -5.855 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.555              -1.164 clk25MHz  " "   -0.555              -1.164 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531574835839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.048 " "Worst-case removal slack is 0.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.048               0.000 clk25MHz  " "    0.048               0.000 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835855 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 clk  " "    0.280               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835855 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531574835855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.217 clk  " "   -3.000             -10.217 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.239 clk25MHz  " "   -3.000              -7.239 clk25MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 speakera:inst2\|\\divideclk:count4\[2\]  " "   -1.000             -12.000 speakera:inst2\|\\divideclk:count4\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 speakera:inst2\|fullspks  " "   -1.000              -2.000 speakera:inst2\|fullspks " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835870 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.352             -11.760 notetabs:inst\|counter\[0\]  " "   -0.352             -11.760 notetabs:inst\|counter\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1531574835870 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1531574835870 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1531574837120 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1531574837120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531574837589 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 21:27:17 2018 " "Processing ended: Sat Jul 14 21:27:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531574837589 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531574837589 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531574837589 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1531574837589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1531574841262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531574841262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 21:27:20 2018 " "Processing started: Sat Jul 14 21:27:20 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531574841262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1531574841262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off yuequ -c yuequ " "Command: quartus_eda --read_settings_files=off --write_settings_files=off yuequ -c yuequ" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1531574841262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1531574844339 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "yuequ_8_1200mv_85c_slow.vho /Desktop/WIN10/yuequyanzou/simulation/modelsim/ simulation " "Generated file yuequ_8_1200mv_85c_slow.vho in folder \"/Desktop/WIN10/yuequyanzou/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531574844850 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "yuequ_8_1200mv_0c_slow.vho /Desktop/WIN10/yuequyanzou/simulation/modelsim/ simulation " "Generated file yuequ_8_1200mv_0c_slow.vho in folder \"/Desktop/WIN10/yuequyanzou/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531574844976 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "yuequ_min_1200mv_0c_fast.vho /Desktop/WIN10/yuequyanzou/simulation/modelsim/ simulation " "Generated file yuequ_min_1200mv_0c_fast.vho in folder \"/Desktop/WIN10/yuequyanzou/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531574845163 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "yuequ.vho /Desktop/WIN10/yuequyanzou/simulation/modelsim/ simulation " "Generated file yuequ.vho in folder \"/Desktop/WIN10/yuequyanzou/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531574845319 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "yuequ_8_1200mv_85c_vhd_slow.sdo /Desktop/WIN10/yuequyanzou/simulation/modelsim/ simulation " "Generated file yuequ_8_1200mv_85c_vhd_slow.sdo in folder \"/Desktop/WIN10/yuequyanzou/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531574845382 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "yuequ_8_1200mv_0c_vhd_slow.sdo /Desktop/WIN10/yuequyanzou/simulation/modelsim/ simulation " "Generated file yuequ_8_1200mv_0c_vhd_slow.sdo in folder \"/Desktop/WIN10/yuequyanzou/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531574845429 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "yuequ_min_1200mv_0c_vhd_fast.sdo /Desktop/WIN10/yuequyanzou/simulation/modelsim/ simulation " "Generated file yuequ_min_1200mv_0c_vhd_fast.sdo in folder \"/Desktop/WIN10/yuequyanzou/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531574845476 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "yuequ_vhd.sdo /Desktop/WIN10/yuequyanzou/simulation/modelsim/ simulation " "Generated file yuequ_vhd.sdo in folder \"/Desktop/WIN10/yuequyanzou/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1531574845522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531574845632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 21:27:25 2018 " "Processing ended: Sat Jul 14 21:27:25 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531574845632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531574845632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531574845632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1531574845632 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 62 s " "Quartus Prime Full Compilation was successful. 0 errors, 62 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1531574846491 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1531575482132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1531575482147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 21:38:01 2018 " "Processing started: Sat Jul 14 21:38:01 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1531575482147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1531575482147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp yuequ -c yuequ --netlist_type=sgate " "Command: quartus_npp yuequ -c yuequ --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1531575482147 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1531575482553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4564 " "Peak virtual memory: 4564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1531575482835 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 21:38:02 2018 " "Processing ended: Sat Jul 14 21:38:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1531575482835 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1531575482835 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1531575482835 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1531575482835 ""}
