#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x555b2d841340 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x555b2d8f4780 .scope module, "int_csr_ce_fsm_tb" "int_csr_ce_fsm_tb" 3 5;
 .timescale -9 -12;
P_0x555b2d9154f0 .param/l "CLKDIV" 1 3 128, C4<000000010100>;
P_0x555b2d915530 .param/l "CMD_ADDR" 1 3 128, C4<000000101100>;
P_0x555b2d915570 .param/l "CMD_CFG" 1 3 128, C4<000000100100>;
P_0x555b2d9155b0 .param/l "CMD_LEN" 1 3 128, C4<000000110000>;
P_0x555b2d9155f0 .param/l "CMD_OP" 1 3 128, C4<000000101000>;
P_0x555b2d915630 .param/l "CS_CTRL" 1 3 128, C4<000000011000>;
P_0x555b2d915670 .param/l "CTRL" 1 3 128, C4<000000000100>;
P_0x555b2d9156b0 .param/l "FIFO_RX" 1 3 128, C4<000001001000>;
P_0x555b2d9156f0 .param/l "FIFO_STAT" 1 3 128, C4<000001001100>;
L_0x7f2a5bf63eb8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555b2d93d860_0 .net/2u *"_ivl_42", 28 0, L_0x7f2a5bf63eb8;  1 drivers
v0x555b2d93d960_0 .net "addr_bytes_w", 1 0, L_0x555b2d953d50;  1 drivers
v0x555b2d93da20_0 .net "addr_lanes_w", 1 0, L_0x555b2d9539e0;  1 drivers
v0x555b2d93daf0_0 .var "clk", 0 0;
v0x555b2d93db90_0 .net "clk_div_w", 2 0, L_0x555b2d952a00;  1 drivers
v0x555b2d93dc50_0 .net "cmd_addr_w", 31 0, L_0x555b2d954240;  1 drivers
v0x555b2d93dd10_0 .net "cmd_lanes_w", 1 0, L_0x555b2d953840;  1 drivers
v0x555b2d93ddd0_0 .net "cmd_len_w", 31 0, v0x555b2d8bda80_0;  1 drivers
v0x555b2d93de90_0 .net "cmd_start_w", 0 0, L_0x555b2d9520a0;  1 drivers
v0x555b2d93dfc0_0 .net "cmd_trigger_clr_w", 0 0, v0x555b2d8bf880_0;  1 drivers
v0x555b2d93e0b0_0 .net "cpha_w", 0 0, L_0x555b2d9524d0;  1 drivers
v0x555b2d93e150_0 .net "cpol_w", 0 0, L_0x555b2d9523a0;  1 drivers
v0x555b2d93e1f0_0 .net "cs_auto_w", 0 0, L_0x555b2d952aa0;  1 drivers
v0x555b2d93e2e0_0 .net "cs_n", 0 0, v0x555b2d939be0_0;  1 drivers
v0x555b2d93e3d0_0 .var "cs_n_q", 0 0;
v0x555b2d93e490_0 .net "data_lanes_w", 1 0, L_0x555b2d953b10;  1 drivers
v0x555b2d93e550_0 .net "dma_en_w", 0 0, L_0x555b2d952710;  1 drivers
v0x555b2d93e5f0_0 .net "dummy_cycles_w", 3 0, L_0x555b2d954070;  1 drivers
v0x555b2d93e690_0 .net "enable_w", 0 0, L_0x555b2d951a50;  1 drivers
v0x555b2d93e730_0 .net "extra_dummy_w", 7 0, L_0x555b2d954890;  1 drivers
v0x555b2d93e820_0 .net "fifo_rx_empty_w", 0 0, L_0x555b2d957690;  1 drivers
v0x555b2d93e8c0_0 .net "fifo_rx_full_w", 0 0, L_0x555b2d957560;  1 drivers
v0x555b2d93e960_0 .net "fifo_rx_level_w", 4 0, v0x555b2d934af0_0;  1 drivers
v0x555b2d93ea00_0 .net "fifo_rx_rd_data_w", 31 0, v0x555b2d934c70_0;  1 drivers
v0x555b2d93eaf0_0 .net "fifo_rx_re_csr_w", 0 0, L_0x555b2d951020;  1 drivers
v0x555b2d93ebe0_0 .net "fifo_tx_data_csr_w", 31 0, L_0x555b2d950cf0;  1 drivers
v0x555b2d93ecf0_0 .net "fifo_tx_empty_w", 0 0, L_0x555b2d957470;  1 drivers
v0x555b2d93ed90_0 .net "fifo_tx_full_w", 0 0, L_0x555b2d957170;  1 drivers
v0x555b2d93ee30_0 .net "fifo_tx_level_w", 4 0, v0x555b2d93d010_0;  1 drivers
v0x555b2d93eed0_0 .net "fifo_tx_rd_data_w", 31 0, v0x555b2d93d1b0_0;  1 drivers
v0x555b2d93efc0_0 .net "fifo_tx_rd_en_w", 0 0, L_0x555b2d95a750;  1 drivers
v0x555b2d93f0b0_0 .net "fifo_tx_we_csr_w", 0 0, L_0x555b2d950be0;  1 drivers
v0x555b2d93f1a0_0 .net "fsm_done_w", 0 0, L_0x555b2d958a90;  1 drivers
v0x555b2d93f240_0 .net "fsm_rx_data_w", 31 0, v0x555b2d93b180_0;  1 drivers
v0x555b2d93f350_0 .net "fsm_rx_wen_w", 0 0, v0x555b2d93b330_0;  1 drivers
v0x555b2d93f440_0 .net "fsm_start_w", 0 0, v0x555b2d8e19d0_0;  1 drivers
v0x555b2d93f530_0 .var/i "i", 31 0;
o0x7f2a5bfb2168 .functor BUFZ 4, C4<zzzz>; HiZ drive
I0x555b2d828380 .island tran;
p0x7f2a5bfb2168 .port I0x555b2d828380, o0x7f2a5bfb2168;
v0x555b2d93f610_0 .net8 "io", 3 0, p0x7f2a5bfb2168;  0 drivers, strength-aware
v0x555b2d93f6f0_0 .net "is_write_w", 0 0, L_0x555b2d9542c0;  1 drivers
v0x555b2d93f7e0_0 .var "last_data", 31 0;
v0x555b2d93f8c0_0 .net "mode_bits_w", 7 0, L_0x555b2d9541a0;  1 drivers
v0x555b2d93f9d0_0 .net "mode_en_w", 0 0, L_0x555b2d952830;  1 drivers
v0x555b2d93fac0_0 .net "opcode_w", 7 0, L_0x555b2d954360;  1 drivers
v0x555b2d93fb80_0 .var "paddr", 11 0;
v0x555b2d93fc40_0 .var "penable", 0 0;
v0x555b2d93fce0_0 .net "prdata", 31 0, v0x555b2d763f40_0;  1 drivers
L_0x7f2a5bf63018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555b2d93fd80_0 .net "pready", 0 0, L_0x7f2a5bf63018;  1 drivers
v0x555b2d93fe20_0 .var "psel", 0 0;
v0x555b2d93fec0_0 .net "pslverr", 0 0, v0x555b2d75f3d0_0;  1 drivers
v0x555b2d93ff60_0 .var "pstrb", 3 0;
v0x555b2d940000_0 .var "pwdata", 31 0;
v0x555b2d9400a0_0 .var "pwrite", 0 0;
v0x555b2d940140_0 .net "quad_en_w", 0 0, L_0x555b2d9522a0;  1 drivers
v0x555b2d940230_0 .var "resetn", 0 0;
v0x555b2d9402d0_0 .net "sclk", 0 0, L_0x555b2d957de0;  1 drivers
v0x555b2d9403c0_0 .var "seen_word", 0 0;
v0x555b2d940460_0 .net "xip_en_w", 0 0, L_0x555b2d9521b0;  1 drivers
L_0x555b2d955800 .part v0x555b2d93d010_0, 0, 4;
L_0x555b2d9558d0 .part v0x555b2d934af0_0, 0, 4;
L_0x555b2d95a920 .concat [ 3 29 0 0], L_0x555b2d952a00, L_0x7f2a5bf63eb8;
p0x7f2a5bfb11d8 .port I0x555b2d828380, L_0x555b2d958860;
 .tranvp 4 1 0, I0x555b2d828380, p0x7f2a5bfb2168 p0x7f2a5bfb11d8;
p0x7f2a5bfb1208 .port I0x555b2d828380, L_0x555b2d958bf0;
 .tranvp 4 1 1, I0x555b2d828380, p0x7f2a5bfb2168 p0x7f2a5bfb1208;
p0x7f2a5bfb1238 .port I0x555b2d828380, L_0x555b2d958fd0;
 .tranvp 4 1 2, I0x555b2d828380, p0x7f2a5bfb2168 p0x7f2a5bfb1238;
p0x7f2a5bfb1268 .port I0x555b2d828380, L_0x555b2d9593d0;
 .tranvp 4 1 3, I0x555b2d828380, p0x7f2a5bfb2168 p0x7f2a5bfb1268;
p0x7f2a5bfac5e8 .port I0x555b2d828380, L_0x555b2d95af20;
 .tranvp 4 1 0, I0x555b2d828380, p0x7f2a5bfb2168 p0x7f2a5bfac5e8;
p0x7f2a5bfac618 .port I0x555b2d828380, L_0x555b2d95b270;
 .tranvp 4 1 1, I0x555b2d828380, p0x7f2a5bfb2168 p0x7f2a5bfac618;
p0x7f2a5bfac648 .port I0x555b2d828380, L_0x555b2d95b590;
 .tranvp 4 1 2, I0x555b2d828380, p0x7f2a5bfb2168 p0x7f2a5bfac648;
p0x7f2a5bfac678 .port I0x555b2d828380, L_0x555b2d95ba00;
 .tranvp 4 1 3, I0x555b2d828380, p0x7f2a5bfb2168 p0x7f2a5bfac678;
S_0x555b2d8c3ec0 .scope task, "apb_read" "apb_read" 3 124, 3 124 0, S_0x555b2d8f4780;
 .timescale -9 -12;
v0x555b2d917d50_0 .var "addr", 11 0;
v0x555b2d8f9100_0 .var "data", 31 0;
E_0x555b2d828d00 .event posedge, v0x555b2d8c26a0_0;
TD_int_csr_ce_fsm_tb.apb_read ;
    %wait E_0x555b2d828d00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b2d93fe20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d93fc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d9400a0_0, 0;
    %load/vec4 v0x555b2d917d50_0;
    %assign/vec4 v0x555b2d93fb80_0, 0;
    %wait E_0x555b2d828d00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b2d93fc40_0, 0;
    %wait E_0x555b2d828d00;
    %load/vec4 v0x555b2d93fce0_0;
    %store/vec4 v0x555b2d8f9100_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d93fe20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d93fc40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x555b2d93fb80_0, 0;
    %end;
S_0x555b2d8c54d0 .scope task, "apb_write" "apb_write" 3 121, 3 121 0, S_0x555b2d8f4780;
 .timescale -9 -12;
v0x555b2d8f7fa0_0 .var "addr", 11 0;
v0x555b2d8f6e40_0 .var "data", 31 0;
TD_int_csr_ce_fsm_tb.apb_write ;
    %wait E_0x555b2d828d00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b2d93fe20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d93fc40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b2d9400a0_0, 0;
    %load/vec4 v0x555b2d8f7fa0_0;
    %assign/vec4 v0x555b2d93fb80_0, 0;
    %load/vec4 v0x555b2d8f6e40_0;
    %assign/vec4 v0x555b2d940000_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x555b2d93ff60_0, 0;
    %wait E_0x555b2d828d00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b2d93fc40_0, 0;
    %wait E_0x555b2d828d00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d93fe20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d93fc40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d9400a0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x555b2d93fb80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d940000_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b2d93ff60_0, 0;
    %end;
S_0x555b2d8c5820 .scope module, "dev" "qspi_device" 3 94, 4 10 0, S_0x555b2d8f4780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "qspi_sclk";
    .port_info 1 /INPUT 1 "qspi_cs_n";
    .port_info 2 /INOUT 1 "qspi_io0";
    .port_info 3 /INOUT 1 "qspi_io1";
    .port_info 4 /INOUT 1 "qspi_io2";
    .port_info 5 /INOUT 1 "qspi_io3";
P_0x555b2d7e4c80 .param/l "ADDR_BITS" 0 4 20, +C4<00000000000000000000000000011000>;
P_0x555b2d7e4cc0 .param/l "MEM_SIZE" 0 4 19, +C4<00000000000100000000000000000000>;
P_0x555b2d7e4d00 .param/l "PAGE_SIZE" 0 4 21, +C4<00000000000000000000000100000000>;
P_0x555b2d7e4d40 .param/l "SECTOR_SIZE" 0 4 22, +C4<00000000000000000001000000000000>;
P_0x555b2d7e4d80 .param/l "ST_ADDR" 1 4 104, C4<0010>;
P_0x555b2d7e4dc0 .param/l "ST_CMD" 1 4 103, C4<0001>;
P_0x555b2d7e4e00 .param/l "ST_DATA_READ" 1 4 106, C4<0100>;
P_0x555b2d7e4e40 .param/l "ST_DATA_WRITE" 1 4 109, C4<0111>;
P_0x555b2d7e4e80 .param/l "ST_DUMMY" 1 4 105, C4<0011>;
P_0x555b2d7e4ec0 .param/l "ST_IDLE" 1 4 102, C4<0000>;
P_0x555b2d7e4f00 .param/l "ST_ID_READ" 1 4 108, C4<0110>;
P_0x555b2d7e4f40 .param/l "ST_STATUS" 1 4 107, C4<0101>;
v0x555b2d8cd680_0 .net *"_ivl_11", 0 0, L_0x555b2d95b090;  1 drivers
v0x555b2d905630_0 .net *"_ivl_13", 0 0, L_0x555b2d95b180;  1 drivers
o0x7f2a5bfac198 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555b2d902490_0 name=_ivl_14
v0x555b2d929a70_0 .net *"_ivl_19", 0 0, L_0x555b2d95b400;  1 drivers
v0x555b2d8da8e0_0 .net *"_ivl_21", 0 0, L_0x555b2d95b4f0;  1 drivers
o0x7f2a5bfac228 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555b2d8e9440_0 name=_ivl_22
v0x555b2d8ec8c0_0 .net *"_ivl_27", 0 0, L_0x555b2d95b730;  1 drivers
v0x555b2d8b2580_0 .net *"_ivl_29", 0 0, L_0x555b2d95b860;  1 drivers
v0x555b2d8bedd0_0 .net *"_ivl_3", 0 0, L_0x555b2d95ad20;  1 drivers
o0x7f2a5bfac2e8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555b2d916570_0 name=_ivl_30
v0x555b2d9167e0_0 .net *"_ivl_5", 0 0, L_0x555b2d95ae20;  1 drivers
o0x7f2a5bfac348 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555b2d929ff0_0 name=_ivl_6
v0x555b2d916c60_0 .var "addr_bytes", 1 0;
v0x555b2d6e7ac0_0 .var "addr_reg", 23 0;
v0x555b2d916150_0 .var "bit_cnt", 5 0;
v0x555b2d8e8e10_0 .var "cmd_reg", 7 0;
v0x555b2d8dd650_0 .var "data_lanes", 1 0;
v0x555b2d8dd350_0 .var "dummy_cycles", 4 0;
v0x555b2d8dce40_0 .var "erase_pending", 0 0;
v0x555b2d8dcf00_0 .var "id_reg", 23 0;
v0x555b2d8f4bc0_0 .net "io_di", 3 0, L_0x555b2d95ab60;  1 drivers
v0x555b2d8f4c80_0 .var "io_do", 3 0;
v0x555b2d8f42d0_0 .var "io_oe", 3 0;
v0x555b2d8f4390_0 .var/i "k", 31 0;
v0x555b2d8f3de0 .array "memory", 1048575 0, 7 0;
v0x555b2d8f3e80_0 .net "qspi_cs_n", 0 0, v0x555b2d939be0_0;  alias, 1 drivers
v0x555b2d8f2820_0 .net8 "qspi_io0", 0 0, p0x7f2a5bfac5e8;  1 drivers, strength-aware
v0x555b2d8f28e0_0 .net8 "qspi_io1", 0 0, p0x7f2a5bfac618;  1 drivers, strength-aware
v0x555b2d8b15a0_0 .net8 "qspi_io2", 0 0, p0x7f2a5bfac648;  1 drivers, strength-aware
v0x555b2d8b1660_0 .net8 "qspi_io3", 0 0, p0x7f2a5bfac678;  1 drivers, strength-aware
v0x555b2d8b7ba0_0 .net "qspi_sclk", 0 0, L_0x555b2d957de0;  alias, 1 drivers
v0x555b2d8b7c40_0 .var "shift_in", 7 0;
v0x555b2d8b7720_0 .var "shift_out", 7 0;
v0x555b2d8b77c0_0 .var "state", 3 0;
v0x555b2d8b72a0_0 .var "status_reg", 7 0;
E_0x555b2d828a40 .event posedge, v0x555b2d8b7ba0_0;
E_0x555b2d6d7390 .event posedge, v0x555b2d8f3e80_0;
E_0x555b2d92fe70 .event negedge, v0x555b2d8b7ba0_0;
L_0x555b2d95ab60 .concat [ 1 1 1 1], p0x7f2a5bfac5e8, p0x7f2a5bfac618, p0x7f2a5bfac648, p0x7f2a5bfac678;
L_0x555b2d95ad20 .part v0x555b2d8f42d0_0, 0, 1;
L_0x555b2d95ae20 .part v0x555b2d8f4c80_0, 0, 1;
L_0x555b2d95af20 .functor MUXZ 1, o0x7f2a5bfac348, L_0x555b2d95ae20, L_0x555b2d95ad20, C4<>;
L_0x555b2d95b090 .part v0x555b2d8f42d0_0, 1, 1;
L_0x555b2d95b180 .part v0x555b2d8f4c80_0, 1, 1;
L_0x555b2d95b270 .functor MUXZ 1, o0x7f2a5bfac198, L_0x555b2d95b180, L_0x555b2d95b090, C4<>;
L_0x555b2d95b400 .part v0x555b2d8f42d0_0, 2, 1;
L_0x555b2d95b4f0 .part v0x555b2d8f4c80_0, 2, 1;
L_0x555b2d95b590 .functor MUXZ 1, o0x7f2a5bfac228, L_0x555b2d95b4f0, L_0x555b2d95b400, C4<>;
L_0x555b2d95b730 .part v0x555b2d8f42d0_0, 3, 1;
L_0x555b2d95b860 .part v0x555b2d8f4c80_0, 3, 1;
L_0x555b2d95ba00 .functor MUXZ 1, o0x7f2a5bfac2e8, L_0x555b2d95b860, L_0x555b2d95b730, C4<>;
S_0x555b2d8c6ed0 .scope begin, "$unm_blk_202" "$unm_blk_202" 4 151, 4 151 0, S_0x555b2d8c5820;
 .timescale 0 0;
v0x555b2d7f52d0_0 .var/i "base", 31 0;
v0x555b2d82afa0_0 .var/i "s", 31 0;
S_0x555b2d8c72b0 .scope module, "u_ce" "cmd_engine" 3 56, 5 9 0, S_0x555b2d8f4780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "cmd_start_i";
    .port_info 3 /OUTPUT 1 "cmd_trigger_clr_o";
    .port_info 4 /OUTPUT 1 "cmd_done_set_o";
    .port_info 5 /OUTPUT 1 "busy_o";
    .port_info 6 /INPUT 2 "cmd_lanes_i";
    .port_info 7 /INPUT 2 "addr_lanes_i";
    .port_info 8 /INPUT 2 "data_lanes_i";
    .port_info 9 /INPUT 2 "addr_bytes_i";
    .port_info 10 /INPUT 1 "mode_en_i";
    .port_info 11 /INPUT 4 "dummy_cycles_i";
    .port_info 12 /INPUT 8 "extra_dummy_i";
    .port_info 13 /INPUT 1 "is_write_i";
    .port_info 14 /INPUT 8 "opcode_i";
    .port_info 15 /INPUT 8 "mode_bits_i";
    .port_info 16 /INPUT 32 "cmd_addr_i";
    .port_info 17 /INPUT 32 "cmd_len_i";
    .port_info 18 /INPUT 1 "quad_en_i";
    .port_info 19 /INPUT 1 "cs_auto_i";
    .port_info 20 /INPUT 1 "xip_cont_read_i";
    .port_info 21 /INPUT 3 "clk_div_i";
    .port_info 22 /INPUT 1 "cpol_i";
    .port_info 23 /INPUT 1 "cpha_i";
    .port_info 24 /OUTPUT 1 "start_o";
    .port_info 25 /INPUT 1 "done_i";
    .port_info 26 /OUTPUT 2 "cmd_lanes_o";
    .port_info 27 /OUTPUT 2 "addr_lanes_o";
    .port_info 28 /OUTPUT 2 "data_lanes_o";
    .port_info 29 /OUTPUT 2 "addr_bytes_o";
    .port_info 30 /OUTPUT 1 "mode_en_o";
    .port_info 31 /OUTPUT 4 "dummy_cycles_o";
    .port_info 32 /OUTPUT 1 "dir_o";
    .port_info 33 /OUTPUT 1 "quad_en_o";
    .port_info 34 /OUTPUT 1 "cs_auto_o";
    .port_info 35 /OUTPUT 1 "xip_cont_read_o";
    .port_info 36 /OUTPUT 8 "opcode_o";
    .port_info 37 /OUTPUT 8 "mode_bits_o";
    .port_info 38 /OUTPUT 32 "addr_o";
    .port_info 39 /OUTPUT 32 "len_o";
    .port_info 40 /OUTPUT 32 "clk_div_o";
    .port_info 41 /OUTPUT 1 "cpol_o";
    .port_info 42 /OUTPUT 1 "cpha_o";
P_0x555b2d7449a0 .param/l "ADDR_WIDTH" 0 5 10, +C4<00000000000000000000000000100000>;
L_0x555b2d955a00 .functor BUFZ 1, v0x555b2d8c2ba0_0, C4<0>, C4<0>, C4<0>;
L_0x555b2d955e60 .functor BUFZ 2, v0x555b2d8c0170_0, C4<00>, C4<00>, C4<00>;
L_0x555b2d9562c0 .functor BUFZ 2, v0x555b2d8c3800_0, C4<00>, C4<00>, C4<00>;
L_0x555b2d956330 .functor BUFZ 2, v0x555b2d8e4bc0_0, C4<00>, C4<00>, C4<00>;
L_0x555b2d956400 .functor BUFZ 2, v0x555b2d8c5df0_0, C4<00>, C4<00>, C4<00>;
L_0x555b2d9564d0 .functor BUFZ 1, v0x555b2d8e28e0_0, C4<0>, C4<0>, C4<0>;
L_0x555b2d9565b0 .functor BUFZ 4, v0x555b2d8e44e0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x555b2d956650 .functor NOT 1, v0x555b2d8e3860_0, C4<0>, C4<0>, C4<0>;
L_0x555b2d956770 .functor BUFZ 1, v0x555b2d7367d0_0, C4<0>, C4<0>, C4<0>;
L_0x555b2d956840 .functor BUFZ 1, v0x555b2d9163e0_0, C4<0>, C4<0>, C4<0>;
L_0x555b2d956940 .functor BUFZ 1, v0x555b2d8e1150_0, C4<0>, C4<0>, C4<0>;
L_0x555b2d9569e0 .functor BUFZ 8, v0x555b2d8e21b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555b2d956b20 .functor BUFZ 8, v0x555b2d8e3180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555b2d956bf0 .functor BUFZ 32, v0x555b2d8c2f20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555b2d956ab0 .functor BUFZ 32, v0x555b2d8e3480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555b2d956d70 .functor BUFZ 32, v0x555b2d8c0e90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555b2d956ed0 .functor BUFZ 1, v0x555b2d7f14d0_0, C4<0>, C4<0>, C4<0>;
L_0x555b2d956fa0 .functor BUFZ 1, v0x555b2d8e2370_0, C4<0>, C4<0>, C4<0>;
v0x555b2d8b6e20_0 .net *"_ivl_10", 4 0, L_0x555b2d955ca0;  1 drivers
v0x555b2d8b69a0_0 .net *"_ivl_15", 0 0, L_0x555b2d955fa0;  1 drivers
L_0x7f2a5bf63840 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x555b2d8b6520_0 .net/2u *"_ivl_16", 3 0, L_0x7f2a5bf63840;  1 drivers
v0x555b2d8b65e0_0 .net *"_ivl_19", 3 0, L_0x555b2d956090;  1 drivers
L_0x7f2a5bf637b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b2d8b60a0_0 .net/2u *"_ivl_2", 0 0, L_0x7f2a5bf637b0;  1 drivers
v0x555b2d8b5c20_0 .net *"_ivl_4", 4 0, L_0x555b2d955b00;  1 drivers
L_0x7f2a5bf637f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b2d8b5830_0 .net/2u *"_ivl_6", 0 0, L_0x7f2a5bf637f8;  1 drivers
v0x555b2d8b1160_0 .net *"_ivl_9", 3 0, L_0x555b2d955bd0;  1 drivers
v0x555b2d8c7910_0 .net "addr_bytes_i", 1 0, L_0x555b2d953d50;  alias, 1 drivers
v0x555b2d8c6290_0 .net "addr_bytes_o", 1 0, L_0x555b2d956400;  1 drivers
v0x555b2d8c5df0_0 .var "addr_bytes_r", 1 0;
v0x555b2d8c4d50_0 .net "addr_lanes_i", 1 0, L_0x555b2d9539e0;  alias, 1 drivers
v0x555b2d8c4400_0 .net "addr_lanes_o", 1 0, L_0x555b2d9562c0;  1 drivers
v0x555b2d8c3800_0 .var "addr_lanes_r", 1 0;
v0x555b2d8c33c0_0 .net "addr_o", 31 0, L_0x555b2d956bf0;  1 drivers
v0x555b2d8c2f20_0 .var "addr_r", 31 0;
v0x555b2d8c2ae0_0 .net "busy_o", 0 0, L_0x555b2d955a00;  1 drivers
v0x555b2d8c2ba0_0 .var "busy_r", 0 0;
v0x555b2d8c26a0_0 .net "clk", 0 0, v0x555b2d93daf0_0;  1 drivers
v0x555b2d8c2760_0 .net "clk_div_i", 2 0, L_0x555b2d952a00;  alias, 1 drivers
v0x555b2d8c2200_0 .net "clk_div_o", 31 0, L_0x555b2d956d70;  1 drivers
v0x555b2d8c0e90_0 .var "clk_div_r", 31 0;
v0x555b2d8b2110_0 .net "cmd_addr_i", 31 0, L_0x555b2d954240;  alias, 1 drivers
v0x555b2d8c0a50_0 .var "cmd_done_set_o", 0 0;
v0x555b2d8c0b10_0 .net "cmd_lanes_i", 1 0, L_0x555b2d953840;  alias, 1 drivers
v0x555b2d8c05b0_0 .net "cmd_lanes_o", 1 0, L_0x555b2d955e60;  1 drivers
v0x555b2d8c0170_0 .var "cmd_lanes_r", 1 0;
v0x555b2d8bfd30_0 .net "cmd_len_i", 31 0, v0x555b2d8bda80_0;  alias, 1 drivers
v0x555b2d8bf7c0_0 .net "cmd_start_i", 0 0, L_0x555b2d9520a0;  alias, 1 drivers
v0x555b2d8bf880_0 .var "cmd_trigger_clr_o", 0 0;
v0x555b2d8bf320_0 .net "cpha_i", 0 0, L_0x555b2d9524d0;  alias, 1 drivers
v0x555b2d8bf3c0_0 .net "cpha_o", 0 0, L_0x555b2d956fa0;  1 drivers
v0x555b2d8e2370_0 .var "cpha_r", 0 0;
v0x555b2d7f1350_0 .net "cpol_i", 0 0, L_0x555b2d9523a0;  alias, 1 drivers
v0x555b2d7f1410_0 .net "cpol_o", 0 0, L_0x555b2d956ed0;  1 drivers
v0x555b2d7f14d0_0 .var "cpol_r", 0 0;
v0x555b2d8e2410_0 .net "cs_auto_i", 0 0, L_0x555b2d952aa0;  alias, 1 drivers
v0x555b2d916320_0 .net "cs_auto_o", 0 0, L_0x555b2d956840;  1 drivers
v0x555b2d9163e0_0 .var "cs_auto_r", 0 0;
v0x555b2d8ed270_0 .net "data_lanes_i", 1 0, L_0x555b2d953b10;  alias, 1 drivers
v0x555b2d8ed350_0 .net "data_lanes_o", 1 0, L_0x555b2d956330;  1 drivers
v0x555b2d8e4bc0_0 .var "data_lanes_r", 1 0;
v0x555b2d8e4ca0_0 .net "dir_o", 0 0, L_0x555b2d956650;  1 drivers
v0x555b2d8e47e0_0 .net "done_i", 0 0, L_0x555b2d958a90;  alias, 1 drivers
v0x555b2d8e48a0_0 .net "dummy_cycles_i", 3 0, L_0x555b2d954070;  alias, 1 drivers
v0x555b2d8e4400_0 .net "dummy_cycles_o", 3 0, L_0x555b2d9565b0;  1 drivers
v0x555b2d8e44e0_0 .var "dummy_cycles_r", 3 0;
v0x555b2d8e4020_0 .net "dummy_eff", 3 0, L_0x555b2d956130;  1 drivers
v0x555b2d8e4100_0 .net "dummy_sum", 4 0, L_0x555b2d955dc0;  1 drivers
v0x555b2d8e3c40_0 .net "extra_dummy_i", 7 0, L_0x555b2d954890;  alias, 1 drivers
v0x555b2d8e3d20_0 .net "is_write_i", 0 0, L_0x555b2d9542c0;  alias, 1 drivers
v0x555b2d8e3860_0 .var "is_write_r", 0 0;
v0x555b2d8e3900_0 .net "len_o", 31 0, L_0x555b2d956ab0;  1 drivers
v0x555b2d8e3480_0 .var "len_r", 31 0;
v0x555b2d8e3560_0 .net "mode_bits_i", 7 0, L_0x555b2d9541a0;  alias, 1 drivers
v0x555b2d8e30a0_0 .net "mode_bits_o", 7 0, L_0x555b2d956b20;  1 drivers
v0x555b2d8e3180_0 .var "mode_bits_r", 7 0;
v0x555b2d8e2cc0_0 .net "mode_en_i", 0 0, L_0x555b2d952830;  alias, 1 drivers
v0x555b2d8e2d80_0 .net "mode_en_o", 0 0, L_0x555b2d9564d0;  1 drivers
v0x555b2d8e28e0_0 .var "mode_en_r", 0 0;
v0x555b2d8e29a0_0 .net "opcode_i", 7 0, L_0x555b2d954360;  alias, 1 drivers
v0x555b2d8e20d0_0 .net "opcode_o", 7 0, L_0x555b2d9569e0;  1 drivers
v0x555b2d8e21b0_0 .var "opcode_r", 7 0;
v0x555b2d8e1cf0_0 .net "quad_en_i", 0 0, L_0x555b2d9522a0;  alias, 1 drivers
v0x555b2d8e1d90_0 .net "quad_en_o", 0 0, L_0x555b2d956770;  1 drivers
v0x555b2d7367d0_0 .var "quad_en_r", 0 0;
v0x555b2d8e1910_0 .net "resetn", 0 0, v0x555b2d940230_0;  1 drivers
v0x555b2d8e19d0_0 .var "start_o", 0 0;
L_0x7f2a5bf63888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b2d8e1530_0 .net "xip_cont_read_i", 0 0, L_0x7f2a5bf63888;  1 drivers
v0x555b2d8e15f0_0 .net "xip_cont_read_o", 0 0, L_0x555b2d956940;  1 drivers
v0x555b2d8e1150_0 .var "xip_cont_read_r", 0 0;
L_0x555b2d955b00 .concat [ 4 1 0 0], L_0x555b2d954070, L_0x7f2a5bf637b0;
L_0x555b2d955bd0 .part L_0x555b2d954890, 0, 4;
L_0x555b2d955ca0 .concat [ 4 1 0 0], L_0x555b2d955bd0, L_0x7f2a5bf637f8;
L_0x555b2d955dc0 .arith/sum 5, L_0x555b2d955b00, L_0x555b2d955ca0;
L_0x555b2d955fa0 .part L_0x555b2d955dc0, 4, 1;
L_0x555b2d956090 .part L_0x555b2d955dc0, 0, 4;
L_0x555b2d956130 .functor MUXZ 4, L_0x555b2d956090, L_0x7f2a5bf63840, L_0x555b2d955fa0, C4<>;
S_0x555b2d8b45f0 .scope module, "u_csr" "csr" 3 32, 6 10 0, S_0x555b2d8f4780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "pclk";
    .port_info 1 /INPUT 1 "presetn";
    .port_info 2 /INPUT 1 "psel";
    .port_info 3 /INPUT 1 "penable";
    .port_info 4 /INPUT 1 "pwrite";
    .port_info 5 /INPUT 12 "paddr";
    .port_info 6 /INPUT 32 "pwdata";
    .port_info 7 /INPUT 4 "pstrb";
    .port_info 8 /OUTPUT 32 "prdata";
    .port_info 9 /OUTPUT 1 "pready";
    .port_info 10 /OUTPUT 1 "pslverr";
    .port_info 11 /OUTPUT 1 "enable_o";
    .port_info 12 /OUTPUT 1 "xip_en_o";
    .port_info 13 /OUTPUT 1 "quad_en_o";
    .port_info 14 /OUTPUT 1 "cpol_o";
    .port_info 15 /OUTPUT 1 "cpha_o";
    .port_info 16 /OUTPUT 1 "lsb_first_o";
    .port_info 17 /OUTPUT 1 "cmd_start_o";
    .port_info 18 /OUTPUT 1 "dma_en_o";
    .port_info 19 /OUTPUT 1 "mode_en_o";
    .port_info 20 /OUTPUT 1 "hold_en_o";
    .port_info 21 /OUTPUT 1 "wp_en_o";
    .port_info 22 /INPUT 1 "cmd_trigger_clr_i";
    .port_info 23 /OUTPUT 3 "clk_div_o";
    .port_info 24 /OUTPUT 1 "cs_auto_o";
    .port_info 25 /OUTPUT 2 "cs_level_o";
    .port_info 26 /OUTPUT 2 "cs_delay_o";
    .port_info 27 /OUTPUT 2 "xip_addr_bytes_o";
    .port_info 28 /OUTPUT 2 "xip_data_lanes_o";
    .port_info 29 /OUTPUT 4 "xip_dummy_cycles_o";
    .port_info 30 /OUTPUT 1 "xip_cont_read_o";
    .port_info 31 /OUTPUT 1 "xip_mode_en_o";
    .port_info 32 /OUTPUT 1 "xip_write_en_o";
    .port_info 33 /OUTPUT 8 "xip_read_op_o";
    .port_info 34 /OUTPUT 8 "xip_mode_bits_o";
    .port_info 35 /OUTPUT 8 "xip_write_op_o";
    .port_info 36 /OUTPUT 2 "cmd_lanes_o";
    .port_info 37 /OUTPUT 2 "addr_lanes_o";
    .port_info 38 /OUTPUT 2 "data_lanes_o";
    .port_info 39 /OUTPUT 2 "addr_bytes_o";
    .port_info 40 /OUTPUT 1 "mode_en_cfg_o";
    .port_info 41 /OUTPUT 4 "dummy_cycles_o";
    .port_info 42 /OUTPUT 1 "is_write_o";
    .port_info 43 /OUTPUT 8 "opcode_o";
    .port_info 44 /OUTPUT 8 "mode_bits_o";
    .port_info 45 /OUTPUT 32 "cmd_addr_o";
    .port_info 46 /OUTPUT 32 "cmd_len_o";
    .port_info 47 /OUTPUT 8 "extra_dummy_o";
    .port_info 48 /OUTPUT 4 "burst_size_o";
    .port_info 49 /OUTPUT 1 "dma_dir_o";
    .port_info 50 /OUTPUT 1 "incr_addr_o";
    .port_info 51 /OUTPUT 32 "dma_addr_o";
    .port_info 52 /OUTPUT 32 "dma_len_o";
    .port_info 53 /OUTPUT 32 "fifo_tx_data_o";
    .port_info 54 /OUTPUT 1 "fifo_tx_we_o";
    .port_info 55 /INPUT 32 "fifo_rx_data_i";
    .port_info 56 /OUTPUT 1 "fifo_rx_re_o";
    .port_info 57 /OUTPUT 5 "int_en_o";
    .port_info 58 /INPUT 1 "cmd_done_set_i";
    .port_info 59 /INPUT 1 "dma_done_set_i";
    .port_info 60 /INPUT 1 "err_set_i";
    .port_info 61 /INPUT 1 "fifo_tx_empty_set_i";
    .port_info 62 /INPUT 1 "fifo_rx_full_set_i";
    .port_info 63 /INPUT 1 "busy_i";
    .port_info 64 /INPUT 1 "xip_active_i";
    .port_info 65 /INPUT 1 "cmd_done_i";
    .port_info 66 /INPUT 1 "dma_done_i";
    .port_info 67 /INPUT 4 "tx_level_i";
    .port_info 68 /INPUT 4 "rx_level_i";
    .port_info 69 /INPUT 1 "tx_empty_i";
    .port_info 70 /INPUT 1 "rx_full_i";
    .port_info 71 /INPUT 1 "timeout_i";
    .port_info 72 /INPUT 1 "overrun_i";
    .port_info 73 /INPUT 1 "underrun_i";
    .port_info 74 /INPUT 1 "axi_err_i";
    .port_info 75 /OUTPUT 1 "irq";
P_0x555b2d931d80 .param/l "APB_ADDR_WIDTH" 0 6 11, +C4<00000000000000000000000000001100>;
P_0x555b2d931dc0 .param/l "APB_WINDOW_LSB" 0 6 12, +C4<00000000000000000000000000001100>;
P_0x555b2d931e00 .param/l "CLK_DIV_ADDR" 1 6 131, C4<000000010100>;
P_0x555b2d931e40 .param/l "CMD_ADDR_ADDR" 1 6 137, C4<000000101100>;
P_0x555b2d931e80 .param/l "CMD_CFG_ADDR" 1 6 135, C4<000000100100>;
P_0x555b2d931ec0 .param/l "CMD_DUMMY_ADDR" 1 6 139, C4<000000110100>;
P_0x555b2d931f00 .param/l "CMD_LEN_ADDR" 1 6 138, C4<000000110000>;
P_0x555b2d931f40 .param/l "CMD_OP_ADDR" 1 6 136, C4<000000101000>;
P_0x555b2d931f80 .param/l "CS_CTRL_ADDR" 1 6 132, C4<000000011000>;
P_0x555b2d931fc0 .param/l "CTRL_ADDR" 1 6 127, C4<000000000100>;
P_0x555b2d932000 .param/l "DMA_CFG_ADDR" 1 6 140, C4<000000111000>;
P_0x555b2d932040 .param/l "DMA_DST_ADDR" 1 6 141, C4<000000111100>;
P_0x555b2d932080 .param/l "DMA_LEN_ADDR" 1 6 142, C4<000001000000>;
P_0x555b2d9320c0 .param/l "ERR_STAT_ADDR" 1 6 146, C4<000001010000>;
P_0x555b2d932100 .param/l "FIFO_RX_ADDR" 1 6 144, C4<000001001000>;
P_0x555b2d932140 .param/l "FIFO_STAT_ADDR" 1 6 145, C4<000001001100>;
P_0x555b2d932180 .param/l "FIFO_TX_ADDR" 1 6 143, C4<000001000100>;
P_0x555b2d9321c0 .param/l "HAS_PSTRB" 0 6 13, +C4<00000000000000000000000000000000>;
P_0x555b2d932200 .param/l "HAS_WP" 0 6 14, +C4<00000000000000000000000000000000>;
P_0x555b2d932240 .param/l "ID_ADDR" 1 6 126, C4<000000000000>;
P_0x555b2d932280 .param/l "ID_VALUE" 1 6 158, C4<00011010000000000001000010000001>;
P_0x555b2d9322c0 .param/l "INT_EN_ADDR" 1 6 129, C4<000000001100>;
P_0x555b2d932300 .param/l "INT_STAT_ADDR" 1 6 130, C4<000000010000>;
P_0x555b2d932340 .param/l "STATUS_ADDR" 1 6 128, C4<000000001000>;
P_0x555b2d932380 .param/l "WIN" 1 6 123, +C4<00000000000000000000000000001100>;
P_0x555b2d9323c0 .param/l "XIP_CFG_ADDR" 1 6 133, C4<000000011100>;
P_0x555b2d932400 .param/l "XIP_CMD_ADDR" 1 6 134, C4<000000100000>;
L_0x555b2d8ae110 .functor NOT 1, v0x555b2d93fc40_0, C4<0>, C4<0>, C4<0>;
L_0x555b2d8ae9c0 .functor AND 1, v0x555b2d93fe20_0, L_0x555b2d8ae110, C4<1>, C4<1>;
L_0x555b2d8aed20 .functor AND 1, v0x555b2d93fe20_0, v0x555b2d93fc40_0, C4<1>, C4<1>;
L_0x555b2d6e2a60 .functor AND 1, L_0x555b2d8aed20, v0x555b2d9400a0_0, C4<1>, C4<1>;
L_0x555b2d8ad790 .functor NOT 1, v0x555b2d9400a0_0, C4<0>, C4<0>, C4<0>;
L_0x555b2d92fd90 .functor AND 1, L_0x555b2d8aed20, L_0x555b2d8ad790, C4<1>, C4<1>;
L_0x555b2d92fe00 .functor BUFZ 12, v0x555b2d93fb80_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x555b2d9407f0 .functor AND 1, L_0x555b2d6e2a60, v0x555b2d8265b0_0, C4<1>, C4<1>;
L_0x555b2d940900 .functor NOT 1, v0x555b2d7a2990_0, C4<0>, C4<0>, C4<0>;
L_0x555b2d940970 .functor AND 1, L_0x555b2d9407f0, L_0x555b2d940900, C4<1>, C4<1>;
L_0x555b2d950be0 .functor AND 1, L_0x555b2d940970, L_0x555b2d950af0, C4<1>, C4<1>;
L_0x555b2d950cf0 .functor BUFZ 32, v0x555b2d940000_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555b2d950e20 .functor AND 1, L_0x555b2d92fd90, v0x555b2d8265b0_0, C4<1>, C4<1>;
L_0x555b2d951020 .functor AND 1, L_0x555b2d950e20, L_0x555b2d950f30, C4<1>, C4<1>;
L_0x555b2d950db0 .functor AND 1, L_0x555b2d940970, L_0x555b2d951290, C4<1>, C4<1>;
L_0x555b2d951510 .functor AND 1, L_0x555b2d950db0, L_0x555b2d9513f0, C4<1>, C4<1>;
L_0x555b2d951750 .functor AND 1, L_0x555b2d951510, L_0x555b2d9516b0, C4<1>, C4<1>;
L_0x555b2d951940 .functor AND 1, L_0x555b2d951750, L_0x555b2d951860, C4<1>, C4<1>;
L_0x555b2d951be0 .functor NOT 1, L_0x555b2d951af0, C4<0>, C4<0>, C4<0>;
L_0x555b2d951ca0 .functor AND 1, L_0x555b2d951940, L_0x555b2d951be0, C4<1>, C4<1>;
L_0x7f2a5bf63570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x555b2d951e60 .functor NOT 1, L_0x7f2a5bf63570, C4<0>, C4<0>, C4<0>;
L_0x555b2d951ed0 .functor AND 1, L_0x555b2d951ca0, L_0x555b2d951e60, C4<1>, C4<1>;
L_0x555b2d9520a0 .functor BUFZ 1, v0x555b2d8e09f0_0, C4<0>, C4<0>, C4<0>;
L_0x555b2d952600 .functor BUFZ 1, L_0x555b2d952830, C4<0>, C4<0>, C4<0>;
L_0x555b2d954240 .functor BUFZ 32, v0x555b2d8c1300_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555b2d954e30 .functor BUFZ 32, v0x555b2d8c8780_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555b2d954f00 .functor BUFZ 32, v0x555b2d756450_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x555b2d955630 .functor AND 5, L_0x555b2d955320, L_0x555b2d9553f0, C4<11111>, C4<11111>;
L_0x7f2a5bf63180 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x555b2d8f92d0_0 .net "CLKDIV_WMASK", 31 0, L_0x7f2a5bf63180;  1 drivers
L_0x7f2a5bf632a0 .functor BUFT 1, C4<00000000000000000001111111111111>, C4<0>, C4<0>, C4<0>;
v0x555b2d8f8140_0 .net "CMDCFG_WMASK", 31 0, L_0x7f2a5bf632a0;  1 drivers
L_0x7f2a5bf63330 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v0x555b2d8f8220_0 .net "CMDDMY_WMASK", 31 0, L_0x7f2a5bf63330;  1 drivers
L_0x7f2a5bf632e8 .functor BUFT 1, C4<00000000000000001111111111111111>, C4<0>, C4<0>, C4<0>;
v0x555b2d8f6fe0_0 .net "CMDOP_WMASK", 31 0, L_0x7f2a5bf632e8;  1 drivers
L_0x7f2a5bf631c8 .functor BUFT 1, C4<00000000000000000000000000011111>, C4<0>, C4<0>, C4<0>;
v0x555b2d8f70c0_0 .net "CSCTRL_WMASK", 31 0, L_0x7f2a5bf631c8;  1 drivers
L_0x7f2a5bf63138 .functor BUFT 1, C4<00000000000000000000001011111111>, C4<0>, C4<0>, C4<0>;
v0x555b2d8f5ef0_0 .net "CTRL_WMASK", 31 0, L_0x7f2a5bf63138;  1 drivers
L_0x7f2a5bf63378 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v0x555b2d8f3880_0 .net "DMACFG_WMASK", 31 0, L_0x7f2a5bf63378;  1 drivers
L_0x7f2a5bf63210 .functor BUFT 1, C4<00000000000000000011111111111111>, C4<0>, C4<0>, C4<0>;
v0x555b2d8f3960_0 .net "XIPCFG_WMASK", 31 0, L_0x7f2a5bf63210;  1 drivers
L_0x7f2a5bf63258 .functor BUFT 1, C4<00000000111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x555b2d8f3030_0 .net "XIPCMD_WMASK", 31 0, L_0x7f2a5bf63258;  1 drivers
v0x555b2d8f30f0_0 .net *"_ivl_0", 0 0, L_0x555b2d8ae110;  1 drivers
v0x555b2d8f2330_0 .net *"_ivl_171", 4 0, L_0x555b2d955320;  1 drivers
v0x555b2d8f2410_0 .net *"_ivl_173", 4 0, L_0x555b2d9553f0;  1 drivers
v0x555b2d8bd540_0 .net *"_ivl_174", 4 0, L_0x555b2d955630;  1 drivers
v0x555b2d8bd620_0 .net *"_ivl_18", 0 0, L_0x555b2d9407f0;  1 drivers
v0x555b2d8bd030_0 .net *"_ivl_20", 0 0, L_0x555b2d940900;  1 drivers
L_0x7f2a5bf630a8 .functor BUFT 1, C4<000001000100>, C4<0>, C4<0>, C4<0>;
v0x555b2d8bd110_0 .net/2u *"_ivl_24", 11 0, L_0x7f2a5bf630a8;  1 drivers
v0x555b2d8bcb40_0 .net *"_ivl_26", 0 0, L_0x555b2d950af0;  1 drivers
v0x555b2d8bcc00_0 .net *"_ivl_32", 0 0, L_0x555b2d950e20;  1 drivers
L_0x7f2a5bf630f0 .functor BUFT 1, C4<000001001000>, C4<0>, C4<0>, C4<0>;
v0x555b2d8bc630_0 .net/2u *"_ivl_34", 11 0, L_0x7f2a5bf630f0;  1 drivers
v0x555b2d8bc710_0 .net *"_ivl_36", 0 0, L_0x555b2d950f30;  1 drivers
L_0x7f2a5bf633c0 .functor BUFT 1, C4<000000000100>, C4<0>, C4<0>, C4<0>;
v0x555b2d8bc120_0 .net/2u *"_ivl_58", 11 0, L_0x7f2a5bf633c0;  1 drivers
v0x555b2d8bc200_0 .net *"_ivl_60", 0 0, L_0x555b2d951290;  1 drivers
v0x555b2d8bb630_0 .net *"_ivl_62", 0 0, L_0x555b2d950db0;  1 drivers
v0x555b2d8bb710_0 .net *"_ivl_65", 0 0, L_0x555b2d9513f0;  1 drivers
v0x555b2d8b9890_0 .net *"_ivl_66", 0 0, L_0x555b2d951510;  1 drivers
v0x555b2d8b53a0_0 .net *"_ivl_69", 0 0, L_0x555b2d9516b0;  1 drivers
v0x555b2d8b5480_0 .net *"_ivl_73", 0 0, L_0x555b2d951860;  1 drivers
v0x555b2d8b4100_0 .net *"_ivl_74", 0 0, L_0x555b2d951940;  1 drivers
v0x555b2d8b41e0_0 .net *"_ivl_77", 0 0, L_0x555b2d951af0;  1 drivers
v0x555b2d8b3680_0 .net *"_ivl_78", 0 0, L_0x555b2d951be0;  1 drivers
v0x555b2d8b3760_0 .net *"_ivl_8", 0 0, L_0x555b2d8ad790;  1 drivers
v0x555b2d8b0c70_0 .net *"_ivl_80", 0 0, L_0x555b2d951ca0;  1 drivers
v0x555b2d8b0d30_0 .net *"_ivl_82", 0 0, L_0x555b2d951e60;  1 drivers
v0x555b2d8c6730_0 .net "a", 11 0, L_0x555b2d92fe00;  1 drivers
v0x555b2d8c6810_0 .net "access_phase", 0 0, L_0x555b2d8aed20;  1 drivers
v0x555b2d8c4840_0 .net "addr_bytes_o", 1 0, L_0x555b2d953d50;  alias, 1 drivers
v0x555b2d8c4900_0 .net "addr_lanes_o", 1 0, L_0x555b2d9539e0;  alias, 1 drivers
L_0x7f2a5bf63768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b2d8c3c40_0 .net "axi_err_i", 0 0, L_0x7f2a5bf63768;  1 drivers
v0x555b2d8c3ce0_0 .net "burst_size_o", 3 0, L_0x555b2d954aa0;  1 drivers
v0x555b2d8c1c60_0 .net "busy_i", 0 0, L_0x7f2a5bf63570;  1 drivers
v0x555b2d8c1d00_0 .net "clk_div_o", 2 0, L_0x555b2d952a00;  alias, 1 drivers
v0x555b2d8c1750_0 .var "clk_div_reg", 31 0;
v0x555b2d8c1810_0 .net "cmd_addr_o", 31 0, L_0x555b2d954240;  alias, 1 drivers
v0x555b2d8c1300_0 .var "cmd_addr_reg", 31 0;
v0x555b2d8c13a0_0 .var "cmd_cfg_reg", 31 0;
L_0x7f2a5bf63600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b2d8be9a0_0 .net "cmd_done_i", 0 0, L_0x7f2a5bf63600;  1 drivers
v0x555b2d8bea60_0 .var "cmd_done_latched", 0 0;
v0x555b2d8be470_0 .net "cmd_done_set_i", 0 0, L_0x555b2d958a90;  alias, 1 drivers
v0x555b2d8be540_0 .var "cmd_dummy_reg", 31 0;
v0x555b2d8bdf60_0 .net "cmd_lanes_o", 1 0, L_0x555b2d953840;  alias, 1 drivers
v0x555b2d8be050_0 .net "cmd_len_o", 31 0, v0x555b2d8bda80_0;  alias, 1 drivers
v0x555b2d8bda80_0 .var "cmd_len_reg", 31 0;
v0x555b2d8bdb40_0 .var "cmd_op_reg", 31 0;
v0x555b2d8b1d50_0 .net "cmd_start_o", 0 0, L_0x555b2d9520a0;  alias, 1 drivers
v0x555b2d8e0950_0 .net "cmd_trig_ok", 0 0, L_0x555b2d951ed0;  1 drivers
v0x555b2d8e09f0_0 .var "cmd_trig_q", 0 0;
v0x555b2d8df670_0 .net "cmd_trig_wr", 0 0, L_0x555b2d951750;  1 drivers
v0x555b2d8df730_0 .net "cmd_trigger_clr_i", 0 0, v0x555b2d8bf880_0;  alias, 1 drivers
v0x555b2d6ea5d0_0 .net "cpha_o", 0 0, L_0x555b2d9524d0;  alias, 1 drivers
v0x555b2d6ea6a0_0 .net "cpol_o", 0 0, L_0x555b2d9523a0;  alias, 1 drivers
v0x555b2d8e9f20_0 .net "cs_auto_o", 0 0, L_0x555b2d952aa0;  alias, 1 drivers
v0x555b2d8e9ff0_0 .var "cs_ctrl_reg", 31 0;
v0x555b2d8fa6d0_0 .net "cs_delay_o", 1 0, L_0x555b2d952ce0;  1 drivers
v0x555b2d8fa770_0 .net "cs_level_o", 1 0, L_0x555b2d952c10;  1 drivers
v0x555b2d8fe630_0 .var "ctrl_reg", 31 0;
v0x555b2d7c3f70_0 .net "data_lanes_o", 1 0, L_0x555b2d953b10;  alias, 1 drivers
v0x555b2d8fe6d0_0 .net "dma_addr_o", 31 0, L_0x555b2d954e30;  1 drivers
v0x555b2d8c8780_0 .var "dma_addr_reg", 31 0;
v0x555b2d8c8860_0 .var "dma_cfg_reg", 31 0;
v0x555b2d8c51f0_0 .net "dma_dir_o", 0 0, L_0x555b2d954b70;  1 drivers
L_0x7f2a5bf63648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b2d8c52b0_0 .net "dma_done_i", 0 0, L_0x7f2a5bf63648;  1 drivers
v0x555b2d756130_0 .var "dma_done_latched", 0 0;
L_0x7f2a5bf63450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b2d7561f0_0 .net "dma_done_set_i", 0 0, L_0x7f2a5bf63450;  1 drivers
v0x555b2d7562b0_0 .net "dma_en_o", 0 0, L_0x555b2d952710;  alias, 1 drivers
v0x555b2d756370_0 .net "dma_len_o", 31 0, L_0x555b2d954f00;  1 drivers
v0x555b2d756450_0 .var "dma_len_reg", 31 0;
v0x555b2d756530_0 .net "dummy_cycles_o", 3 0, L_0x555b2d954070;  alias, 1 drivers
v0x555b2d74ce30_0 .net "enable_o", 0 0, L_0x555b2d951a50;  alias, 1 drivers
L_0x7f2a5bf63498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b2d74ced0_0 .net "err_set_i", 0 0, L_0x7f2a5bf63498;  1 drivers
v0x555b2d74cf90_0 .var "err_stat_reg", 31 0;
v0x555b2d74d070_0 .net "extra_dummy_o", 7 0, L_0x555b2d954890;  alias, 1 drivers
v0x555b2d74d160_0 .net "fifo_rx_data_i", 31 0, v0x555b2d934c70_0;  alias, 1 drivers
L_0x7f2a5bf63528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b2d74d220_0 .net "fifo_rx_full_set_i", 0 0, L_0x7f2a5bf63528;  1 drivers
v0x555b2d866170_0 .net "fifo_rx_re_o", 0 0, L_0x555b2d951020;  alias, 1 drivers
v0x555b2d866230_0 .net "fifo_tx_data_o", 31 0, L_0x555b2d950cf0;  alias, 1 drivers
L_0x7f2a5bf634e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b2d866310_0 .net "fifo_tx_empty_set_i", 0 0, L_0x7f2a5bf634e0;  1 drivers
v0x555b2d8663d0_0 .net "fifo_tx_we_o", 0 0, L_0x555b2d950be0;  alias, 1 drivers
v0x555b2d866490_0 .net "hold_en_o", 0 0, L_0x555b2d9528d0;  1 drivers
v0x555b2d866550_0 .net "incr_addr_o", 0 0, L_0x555b2d954d90;  1 drivers
v0x555b2d8359a0_0 .net "int_en_o", 4 0, L_0x555b2d9550c0;  1 drivers
v0x555b2d835a60_0 .var "int_en_reg", 31 0;
v0x555b2d835b40_0 .var "int_stat_reg", 31 0;
v0x555b2d835c20_0 .net "irq", 0 0, L_0x555b2d9556d0;  1 drivers
v0x555b2d835ce0_0 .net "is_write_o", 0 0, L_0x555b2d9542c0;  alias, 1 drivers
v0x555b2d835db0_0 .net "lsb_first_o", 0 0, L_0x555b2d952670;  1 drivers
v0x555b2d801ee0_0 .net "mode_bits_o", 7 0, L_0x555b2d9541a0;  alias, 1 drivers
v0x555b2d801fd0_0 .net "mode_en_cfg_o", 0 0, L_0x555b2d952600;  1 drivers
v0x555b2d802070_0 .net "mode_en_o", 0 0, L_0x555b2d952830;  alias, 1 drivers
v0x555b2d802140_0 .net "opcode_o", 7 0, L_0x555b2d954360;  alias, 1 drivers
L_0x7f2a5bf636d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b2d802210_0 .net "overrun_i", 0 0, L_0x7f2a5bf636d8;  1 drivers
v0x555b2d8022b0_0 .net "paddr", 11 0, v0x555b2d93fb80_0;  1 drivers
v0x555b2d763dd0_0 .net "pclk", 0 0, v0x555b2d93daf0_0;  alias, 1 drivers
v0x555b2d763ea0_0 .net "penable", 0 0, v0x555b2d93fc40_0;  1 drivers
v0x555b2d763f40_0 .var "prdata", 31 0;
v0x555b2d764020_0 .net "pready", 0 0, L_0x7f2a5bf63018;  alias, 1 drivers
v0x555b2d7640e0_0 .net "presetn", 0 0, v0x555b2d940230_0;  alias, 1 drivers
v0x555b2d7641b0_0 .net "psel", 0 0, v0x555b2d93fe20_0;  1 drivers
v0x555b2d75f3d0_0 .var "pslverr", 0 0;
v0x555b2d75f490_0 .net "pstrb", 3 0, v0x555b2d93ff60_0;  1 drivers
L_0x7f2a5bf63060 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x555b2d75f570_0 .net "pstrb_eff", 3 0, L_0x7f2a5bf63060;  1 drivers
v0x555b2d75f650_0 .net "pwdata", 31 0, v0x555b2d940000_0;  1 drivers
v0x555b2d75f730_0 .net "pwrite", 0 0, v0x555b2d9400a0_0;  1 drivers
v0x555b2d75f7f0_0 .net "quad_en_o", 0 0, L_0x555b2d9522a0;  alias, 1 drivers
v0x555b2d7a28f0_0 .net "read_phase", 0 0, L_0x555b2d92fd90;  1 drivers
v0x555b2d7a2990_0 .var "ro_addr", 0 0;
v0x555b2d7a2a50_0 .net "rx_full_i", 0 0, L_0x555b2d957560;  alias, 1 drivers
v0x555b2d7a2b10_0 .net "rx_level_i", 3 0, L_0x555b2d9558d0;  1 drivers
v0x555b2d7a2bf0_0 .net "setup_phase", 0 0, L_0x555b2d8ae9c0;  1 drivers
L_0x7f2a5bf63690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b2d7a2cb0_0 .net "timeout_i", 0 0, L_0x7f2a5bf63690;  1 drivers
v0x555b2d826350_0 .net "tx_empty_i", 0 0, L_0x555b2d957470;  alias, 1 drivers
v0x555b2d826410_0 .net "tx_level_i", 3 0, L_0x555b2d955800;  1 drivers
L_0x7f2a5bf63720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b2d8264f0_0 .net "underrun_i", 0 0, L_0x7f2a5bf63720;  1 drivers
v0x555b2d8265b0_0 .var "valid_addr", 0 0;
L_0x7f2a5bf63408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b2d826670_0 .net "wp_en_o", 0 0, L_0x7f2a5bf63408;  1 drivers
v0x555b2d826730_0 .net "wr_ok", 0 0, L_0x555b2d940970;  1 drivers
v0x555b2d930fc0_0 .net "write_phase", 0 0, L_0x555b2d6e2a60;  1 drivers
L_0x7f2a5bf635b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b2d931060_0 .net "xip_active_i", 0 0, L_0x7f2a5bf635b8;  1 drivers
v0x555b2d931120_0 .net "xip_addr_bytes_o", 1 0, L_0x555b2d952b70;  1 drivers
v0x555b2d931200_0 .var "xip_cfg_reg", 31 0;
v0x555b2d9312a0_0 .var "xip_cmd_reg", 31 0;
v0x555b2d931380_0 .net "xip_cont_read_o", 0 0, L_0x555b2d9530c0;  1 drivers
v0x555b2d931440_0 .net "xip_data_lanes_o", 1 0, L_0x555b2d952e90;  1 drivers
v0x555b2d931520_0 .net "xip_dummy_cycles_o", 3 0, L_0x555b2d953020;  1 drivers
v0x555b2d933390_0 .net "xip_en_o", 0 0, L_0x555b2d9521b0;  alias, 1 drivers
v0x555b2d933430_0 .net "xip_mode_bits_o", 7 0, L_0x555b2d9537a0;  1 drivers
v0x555b2d9334d0_0 .net "xip_mode_en_o", 0 0, L_0x555b2d953260;  1 drivers
v0x555b2d933570_0 .net "xip_read_op_o", 7 0, L_0x555b2d9534e0;  1 drivers
v0x555b2d933610_0 .net "xip_write_en_o", 0 0, L_0x555b2d953330;  1 drivers
v0x555b2d9336b0_0 .net "xip_write_op_o", 7 0, L_0x555b2d9535e0;  1 drivers
E_0x555b2d8287f0/0 .event edge, v0x555b2d7a28f0_0, v0x555b2d8265b0_0, v0x555b2d8c6730_0, v0x555b2d8fe630_0;
E_0x555b2d8287f0/1 .event edge, v0x555b2d7a2b10_0, v0x555b2d826410_0, v0x555b2d8c1c60_0, v0x555b2d931060_0;
E_0x555b2d8287f0/2 .event edge, v0x555b2d8bea60_0, v0x555b2d756130_0, v0x555b2d835a60_0, v0x555b2d835b40_0;
E_0x555b2d8287f0/3 .event edge, v0x555b2d8c1750_0, v0x555b2d8e9ff0_0, v0x555b2d931200_0, v0x555b2d9312a0_0;
E_0x555b2d8287f0/4 .event edge, v0x555b2d8c13a0_0, v0x555b2d8bdb40_0, v0x555b2d8c1300_0, v0x555b2d8bda80_0;
E_0x555b2d8287f0/5 .event edge, v0x555b2d8be540_0, v0x555b2d8c8860_0, v0x555b2d8c8780_0, v0x555b2d756450_0;
E_0x555b2d8287f0/6 .event edge, v0x555b2d74d160_0, v0x555b2d7a2a50_0, v0x555b2d826350_0, v0x555b2d74cf90_0;
E_0x555b2d8287f0 .event/or E_0x555b2d8287f0/0, E_0x555b2d8287f0/1, E_0x555b2d8287f0/2, E_0x555b2d8287f0/3, E_0x555b2d8287f0/4, E_0x555b2d8287f0/5, E_0x555b2d8287f0/6;
E_0x555b2d8dddf0/0 .event negedge, v0x555b2d8e1910_0;
E_0x555b2d8dddf0/1 .event posedge, v0x555b2d8c26a0_0;
E_0x555b2d8dddf0 .event/or E_0x555b2d8dddf0/0, E_0x555b2d8dddf0/1;
E_0x555b2d8dda60/0 .event edge, v0x555b2d930fc0_0, v0x555b2d8265b0_0, v0x555b2d7a2990_0, v0x555b2d8c6730_0;
E_0x555b2d8dda60/1 .event edge, v0x555b2d75f570_0, v0x555b2d75f650_0, v0x555b2d8c1c60_0;
E_0x555b2d8dda60 .event/or E_0x555b2d8dda60/0, E_0x555b2d8dda60/1;
E_0x555b2d8dd180 .event edge, v0x555b2d8c6730_0;
L_0x555b2d950af0 .cmp/eq 12, L_0x555b2d92fe00, L_0x7f2a5bf630a8;
L_0x555b2d950f30 .cmp/eq 12, L_0x555b2d92fe00, L_0x7f2a5bf630f0;
L_0x555b2d951290 .cmp/eq 12, L_0x555b2d92fe00, L_0x7f2a5bf633c0;
L_0x555b2d9513f0 .part L_0x7f2a5bf63060, 1, 1;
L_0x555b2d9516b0 .part v0x555b2d940000_0, 8, 1;
L_0x555b2d951860 .part v0x555b2d8fe630_0, 0, 1;
L_0x555b2d951af0 .part v0x555b2d8fe630_0, 1, 1;
L_0x555b2d951a50 .part v0x555b2d8fe630_0, 0, 1;
L_0x555b2d9521b0 .part v0x555b2d8fe630_0, 1, 1;
L_0x555b2d9522a0 .part v0x555b2d8fe630_0, 2, 1;
L_0x555b2d9523a0 .part v0x555b2d8fe630_0, 3, 1;
L_0x555b2d9524d0 .part v0x555b2d8fe630_0, 4, 1;
L_0x555b2d952670 .part v0x555b2d8fe630_0, 5, 1;
L_0x555b2d952710 .part v0x555b2d8fe630_0, 6, 1;
L_0x555b2d952830 .part v0x555b2d8fe630_0, 7, 1;
L_0x555b2d9528d0 .part v0x555b2d8fe630_0, 9, 1;
L_0x555b2d952a00 .part v0x555b2d8c1750_0, 0, 3;
L_0x555b2d952aa0 .part v0x555b2d8e9ff0_0, 0, 1;
L_0x555b2d952c10 .part v0x555b2d8e9ff0_0, 1, 2;
L_0x555b2d952ce0 .part v0x555b2d8e9ff0_0, 3, 2;
L_0x555b2d952b70 .part v0x555b2d931200_0, 0, 2;
L_0x555b2d952e90 .part v0x555b2d931200_0, 2, 2;
L_0x555b2d953020 .part v0x555b2d931200_0, 4, 4;
L_0x555b2d9530c0 .part v0x555b2d931200_0, 8, 1;
L_0x555b2d953260 .part v0x555b2d931200_0, 9, 1;
L_0x555b2d953330 .part v0x555b2d931200_0, 10, 1;
L_0x555b2d9534e0 .part v0x555b2d9312a0_0, 0, 8;
L_0x555b2d9535e0 .part v0x555b2d9312a0_0, 8, 8;
L_0x555b2d9537a0 .part v0x555b2d9312a0_0, 16, 8;
L_0x555b2d953840 .part v0x555b2d8c13a0_0, 0, 2;
L_0x555b2d9539e0 .part v0x555b2d8c13a0_0, 2, 2;
L_0x555b2d953b10 .part v0x555b2d8c13a0_0, 4, 2;
L_0x555b2d953d50 .part v0x555b2d8c13a0_0, 6, 2;
L_0x555b2d954070 .part v0x555b2d8c13a0_0, 8, 4;
L_0x555b2d9542c0 .part v0x555b2d8c13a0_0, 12, 1;
L_0x555b2d954360 .part v0x555b2d8bdb40_0, 0, 8;
L_0x555b2d9541a0 .part v0x555b2d8bdb40_0, 8, 8;
L_0x555b2d954890 .part v0x555b2d8be540_0, 0, 8;
L_0x555b2d954aa0 .part v0x555b2d8c8860_0, 0, 4;
L_0x555b2d954b70 .part v0x555b2d8c8860_0, 4, 1;
L_0x555b2d954d90 .part v0x555b2d8c8860_0, 5, 1;
L_0x555b2d9550c0 .part v0x555b2d835a60_0, 0, 5;
L_0x555b2d955320 .part v0x555b2d835a60_0, 0, 5;
L_0x555b2d9553f0 .part v0x555b2d835b40_0, 0, 5;
L_0x555b2d9556d0 .reduce/or L_0x555b2d955630;
S_0x555b2d8bbb30 .scope begin, "$unm_blk_31" "$unm_blk_31" 6 279, 6 279 0, S_0x555b2d8b45f0;
 .timescale 0 0;
v0x555b2d8dd260_0 .var "next_ctrl", 31 0;
S_0x555b2d8dc4b0 .scope function.vec4.s32, "apply_strb" "apply_strb" 6 228, 6 228 0, S_0x555b2d8b45f0;
 .timescale 0 0;
; Variable apply_strb is vec4 return value of scope S_0x555b2d8dc4b0
v0x555b2d8dc170_0 .var "cur", 31 0;
v0x555b2d8dc250_0 .var "data", 31 0;
TD_int_csr_ce_fsm_tb.u_csr.apply_strb ;
    %load/vec4 v0x555b2d75f570_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0x555b2d8dc250_0;
    %parti/s 8, 24, 6;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0x555b2d8dc170_0;
    %parti/s 8, 24, 6;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %load/vec4 v0x555b2d75f570_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0x555b2d8dc250_0;
    %parti/s 8, 16, 6;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0x555b2d8dc170_0;
    %parti/s 8, 16, 6;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b2d75f570_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0x555b2d8dc250_0;
    %parti/s 8, 8, 5;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v0x555b2d8dc170_0;
    %parti/s 8, 8, 5;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b2d75f570_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %load/vec4 v0x555b2d8dc250_0;
    %parti/s 8, 0, 2;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %load/vec4 v0x555b2d8dc170_0;
    %parti/s 8, 0, 2;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 32;  Assign to apply_strb (store_vec4_to_lval)
    %end;
S_0x555b2d9340d0 .scope module, "u_frx" "fifo_rx" 3 74, 7 5 0, S_0x555b2d8f4780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /INPUT 1 "rd_en_i";
    .port_info 5 /OUTPUT 32 "rd_data_o";
    .port_info 6 /OUTPUT 1 "full_o";
    .port_info 7 /OUTPUT 1 "empty_o";
    .port_info 8 /OUTPUT 5 "level_o";
P_0x555b2d6ef570 .param/l "AW" 1 7 26, +C4<00000000000000000000000000000100>;
P_0x555b2d6ef5b0 .param/l "DEPTH" 0 7 7, +C4<00000000000000000000000000010000>;
P_0x555b2d6ef5f0 .param/l "DEPTH_VAL" 1 7 27, C4<10000>;
P_0x555b2d6ef630 .param/l "WIDTH" 0 7 6, +C4<00000000000000000000000000100000>;
L_0x7f2a5bf63960 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x555b2d9345a0_0 .net/2u *"_ivl_0", 4 0, L_0x7f2a5bf63960;  1 drivers
L_0x7f2a5bf639a8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555b2d934680_0 .net/2u *"_ivl_4", 4 0, L_0x7f2a5bf639a8;  1 drivers
v0x555b2d934760_0 .net "clk", 0 0, v0x555b2d93daf0_0;  alias, 1 drivers
v0x555b2d934880_0 .var "count", 4 0;
v0x555b2d934940_0 .net "empty_o", 0 0, L_0x555b2d957690;  alias, 1 drivers
v0x555b2d934a50_0 .net "full_o", 0 0, L_0x555b2d957560;  alias, 1 drivers
v0x555b2d934af0_0 .var "level_o", 4 0;
v0x555b2d934bb0 .array "mem", 15 0, 31 0;
v0x555b2d934c70_0 .var "rd_data_o", 31 0;
v0x555b2d934d30_0 .net "rd_en_i", 0 0, L_0x555b2d951020;  alias, 1 drivers
v0x555b2d934e00_0 .net "resetn", 0 0, v0x555b2d940230_0;  alias, 1 drivers
v0x555b2d934ea0_0 .var "rptr", 3 0;
v0x555b2d934f40_0 .var "wptr", 3 0;
v0x555b2d935020_0 .net "wr_data_i", 31 0, v0x555b2d93b180_0;  alias, 1 drivers
v0x555b2d935100_0 .net "wr_en_i", 0 0, v0x555b2d93b330_0;  alias, 1 drivers
L_0x555b2d957560 .cmp/eq 5, v0x555b2d934880_0, L_0x7f2a5bf63960;
L_0x555b2d957690 .cmp/eq 5, v0x555b2d934880_0, L_0x7f2a5bf639a8;
S_0x555b2d935330 .scope module, "u_fsm" "qspi_fsm" 3 82, 8 7 0, S_0x555b2d8f4780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 2 "cmd_lanes_sel";
    .port_info 5 /INPUT 2 "addr_lanes_sel";
    .port_info 6 /INPUT 2 "data_lanes_sel";
    .port_info 7 /INPUT 2 "addr_bytes_sel";
    .port_info 8 /INPUT 1 "mode_en";
    .port_info 9 /INPUT 4 "dummy_cycles";
    .port_info 10 /INPUT 1 "dir";
    .port_info 11 /INPUT 1 "quad_en";
    .port_info 12 /INPUT 1 "cs_auto";
    .port_info 13 /INPUT 1 "xip_cont_read";
    .port_info 14 /INPUT 8 "cmd_opcode";
    .port_info 15 /INPUT 8 "mode_bits";
    .port_info 16 /INPUT 32 "addr";
    .port_info 17 /INPUT 32 "len_bytes";
    .port_info 18 /INPUT 32 "clk_div";
    .port_info 19 /INPUT 1 "cpol";
    .port_info 20 /INPUT 1 "cpha";
    .port_info 21 /INPUT 32 "tx_data_fifo";
    .port_info 22 /INPUT 1 "tx_empty";
    .port_info 23 /OUTPUT 1 "tx_ren";
    .port_info 24 /OUTPUT 32 "rx_data_fifo";
    .port_info 25 /OUTPUT 1 "rx_wen";
    .port_info 26 /INPUT 1 "rx_full";
    .port_info 27 /OUTPUT 1 "sclk";
    .port_info 28 /OUTPUT 1 "cs_n";
    .port_info 29 /INOUT 1 "io0";
    .port_info 30 /INOUT 1 "io1";
    .port_info 31 /INOUT 1 "io2";
    .port_info 32 /INOUT 1 "io3";
P_0x555b2d9354c0 .param/l "ADDR_BIT" 1 8 220, C4<0011>;
P_0x555b2d935500 .param/l "ADDR_WIDTH" 0 8 8, +C4<00000000000000000000000000100000>;
P_0x555b2d935540 .param/l "CMD_BIT" 1 8 219, C4<0010>;
P_0x555b2d935580 .param/l "CS_DONE" 1 8 225, C4<1000>;
P_0x555b2d9355c0 .param/l "CS_HOLD" 1 8 224, C4<0111>;
P_0x555b2d935600 .param/l "CS_SETUP" 1 8 218, C4<0001>;
P_0x555b2d935640 .param/l "DATA_BIT" 1 8 223, C4<0110>;
P_0x555b2d935680 .param/l "DUMMY_BIT" 1 8 222, C4<0101>;
P_0x555b2d9356c0 .param/l "ERASE" 1 8 226, C4<1001>;
P_0x555b2d935700 .param/l "IDLE" 1 8 217, C4<0000>;
P_0x555b2d935740 .param/l "MODE_BIT" 1 8 221, C4<0100>;
L_0x555b2d957e80 .functor XNOR 1, v0x555b2d93b970_0, L_0x555b2d9523a0, C4<0>, C4<0>;
L_0x555b2d957ef0 .functor AND 1, v0x555b2d93b670_0, L_0x555b2d957e80, C4<1>, C4<1>;
L_0x555b2d957fe0 .functor XOR 1, v0x555b2d93b970_0, L_0x555b2d9523a0, C4<0>, C4<0>;
L_0x555b2d9580a0 .functor AND 1, v0x555b2d93b670_0, L_0x555b2d957fe0, C4<1>, C4<1>;
L_0x555b2d9583c0 .functor BUFZ 1, L_0x555b2d9581e0, C4<0>, C4<0>, C4<0>;
L_0x555b2d958a90 .functor OR 1, L_0x555b2d959290, L_0x555b2d9595c0, C4<0>, C4<0>;
L_0x555b2d959b00 .functor AND 1, L_0x555b2d9598a0, L_0x555b2d959990, C4<1>, C4<1>;
L_0x555b2d959da0 .functor AND 1, L_0x555b2d959b00, L_0x555b2d959f70, C4<1>, C4<1>;
L_0x555b2d95a270 .functor AND 1, L_0x555b2d959da0, L_0x555b2d95a420, C4<1>, C4<1>;
L_0x555b2d95a750 .functor AND 1, L_0x555b2d95a270, L_0x555b2d95a5b0, C4<1>, C4<1>;
L_0x7f2a5bf639f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x555b2d936940_0 .net/2u *"_ivl_0", 1 0, L_0x7f2a5bf639f0;  1 drivers
L_0x7f2a5bf63ac8 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x555b2d936a40_0 .net/2u *"_ivl_10", 5 0, L_0x7f2a5bf63ac8;  1 drivers
v0x555b2d936b20_0 .net *"_ivl_100", 31 0, L_0x555b2d95a1d0;  1 drivers
v0x555b2d936c10_0 .net *"_ivl_102", 0 0, L_0x555b2d95a420;  1 drivers
v0x555b2d936cd0_0 .net *"_ivl_105", 0 0, L_0x555b2d95a270;  1 drivers
v0x555b2d936de0_0 .net *"_ivl_107", 0 0, L_0x555b2d95a5b0;  1 drivers
L_0x7f2a5bf63b10 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x555b2d936ea0_0 .net/2u *"_ivl_12", 5 0, L_0x7f2a5bf63b10;  1 drivers
v0x555b2d936f80_0 .net *"_ivl_14", 5 0, L_0x555b2d957a60;  1 drivers
v0x555b2d937060_0 .net *"_ivl_2", 0 0, L_0x555b2d957820;  1 drivers
v0x555b2d937120_0 .net *"_ivl_20", 0 0, L_0x555b2d957e80;  1 drivers
v0x555b2d9371e0_0 .net *"_ivl_24", 0 0, L_0x555b2d957fe0;  1 drivers
v0x555b2d9372a0_0 .net *"_ivl_37", 0 0, L_0x555b2d958600;  1 drivers
v0x555b2d937380_0 .net *"_ivl_39", 0 0, L_0x555b2d958700;  1 drivers
L_0x7f2a5bf63a38 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x555b2d937460_0 .net/2u *"_ivl_4", 5 0, L_0x7f2a5bf63a38;  1 drivers
o0x7f2a5bfb09c8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555b2d937540_0 name=_ivl_40
v0x555b2d937620_0 .net *"_ivl_45", 0 0, L_0x555b2d9589a0;  1 drivers
v0x555b2d937700_0 .net *"_ivl_47", 0 0, L_0x555b2d958b00;  1 drivers
o0x7f2a5bfb0a58 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555b2d9377e0_0 name=_ivl_48
v0x555b2d9378c0_0 .net *"_ivl_53", 0 0, L_0x555b2d958e00;  1 drivers
v0x555b2d9379a0_0 .net *"_ivl_55", 0 0, L_0x555b2d958ea0;  1 drivers
o0x7f2a5bfb0ae8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555b2d937a80_0 name=_ivl_56
L_0x7f2a5bf63a80 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x555b2d937b60_0 .net/2u *"_ivl_6", 1 0, L_0x7f2a5bf63a80;  1 drivers
v0x555b2d937c40_0 .net *"_ivl_61", 0 0, L_0x555b2d959160;  1 drivers
v0x555b2d937d20_0 .net *"_ivl_63", 0 0, L_0x555b2d959330;  1 drivers
o0x7f2a5bfb0ba8 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x555b2d937e00_0 name=_ivl_64
L_0x7f2a5bf63b58 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x555b2d937ee0_0 .net/2u *"_ivl_68", 3 0, L_0x7f2a5bf63b58;  1 drivers
v0x555b2d937fc0_0 .net *"_ivl_70", 0 0, L_0x555b2d959290;  1 drivers
L_0x7f2a5bf63ba0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x555b2d938080_0 .net/2u *"_ivl_72", 3 0, L_0x7f2a5bf63ba0;  1 drivers
v0x555b2d938160_0 .net *"_ivl_74", 0 0, L_0x555b2d9595c0;  1 drivers
L_0x7f2a5bf63be8 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x555b2d938220_0 .net/2u *"_ivl_78", 3 0, L_0x7f2a5bf63be8;  1 drivers
v0x555b2d938300_0 .net *"_ivl_8", 0 0, L_0x555b2d957910;  1 drivers
v0x555b2d9383c0_0 .net *"_ivl_80", 0 0, L_0x555b2d9598a0;  1 drivers
v0x555b2d938480_0 .net *"_ivl_83", 0 0, L_0x555b2d959990;  1 drivers
v0x555b2d938540_0 .net *"_ivl_85", 0 0, L_0x555b2d959b00;  1 drivers
L_0x7f2a5bf63c30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x555b2d938600_0 .net/2u *"_ivl_86", 2 0, L_0x7f2a5bf63c30;  1 drivers
v0x555b2d9386e0_0 .net *"_ivl_88", 5 0, L_0x555b2d959c10;  1 drivers
v0x555b2d9387c0_0 .net *"_ivl_90", 5 0, L_0x555b2d959d00;  1 drivers
L_0x7f2a5bf63c78 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x555b2d9388a0_0 .net/2u *"_ivl_92", 5 0, L_0x7f2a5bf63c78;  1 drivers
v0x555b2d938980_0 .net *"_ivl_94", 0 0, L_0x555b2d959f70;  1 drivers
v0x555b2d938a40_0 .net *"_ivl_97", 0 0, L_0x555b2d959da0;  1 drivers
L_0x7f2a5bf63cc0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555b2d938b00_0 .net/2u *"_ivl_98", 31 0, L_0x7f2a5bf63cc0;  1 drivers
v0x555b2d938be0_0 .net "addr", 31 0, L_0x555b2d954240;  alias, 1 drivers
v0x555b2d938ca0_0 .net "addr_bits", 5 0, L_0x555b2d957c20;  1 drivers
v0x555b2d938d80_0 .net "addr_bytes_sel", 1 0, L_0x555b2d953d50;  alias, 1 drivers
v0x555b2d938e90_0 .var "addr_lanes_eff", 2 0;
v0x555b2d938f70_0 .net "addr_lanes_sel", 1 0, L_0x555b2d9539e0;  alias, 1 drivers
v0x555b2d939080_0 .var "bit_cnt", 5 0;
v0x555b2d939160_0 .var "bit_cnt_n", 5 0;
v0x555b2d939240_0 .net "bit_tick", 0 0, L_0x555b2d9583c0;  1 drivers
v0x555b2d939300_0 .var "byte_cnt", 31 0;
v0x555b2d9393e0_0 .var "byte_cnt_n", 31 0;
v0x555b2d9394c0_0 .net "clk", 0 0, v0x555b2d93daf0_0;  alias, 1 drivers
v0x555b2d939560_0 .net "clk_div", 31 0, L_0x555b2d95a920;  1 drivers
v0x555b2d939640_0 .var "cmd_lanes_eff", 2 0;
v0x555b2d939720_0 .net "cmd_lanes_sel", 1 0, L_0x555b2d953840;  alias, 1 drivers
v0x555b2d939830_0 .net "cmd_opcode", 7 0, L_0x555b2d954360;  alias, 1 drivers
v0x555b2d939940_0 .net "cpha", 0 0, L_0x555b2d9524d0;  alias, 1 drivers
v0x555b2d939a30_0 .net "cpol", 0 0, L_0x555b2d9523a0;  alias, 1 drivers
L_0x7f2a5bf63de0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555b2d939b20_0 .net "cs_auto", 0 0, L_0x7f2a5bf63de0;  1 drivers
v0x555b2d939be0_0 .var "cs_n", 0 0;
v0x555b2d939c80_0 .var "cs_n_n", 0 0;
v0x555b2d939d20_0 .var "data_lanes_eff", 2 0;
v0x555b2d939e00_0 .net "data_lanes_sel", 1 0, L_0x555b2d953b10;  alias, 1 drivers
L_0x7f2a5bf63d50 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x555b2d939f10_0 .net "dir", 0 0, L_0x7f2a5bf63d50;  1 drivers
v0x555b2d939fd0_0 .net "done", 0 0, L_0x555b2d958a90;  alias, 1 drivers
v0x555b2d93a0c0_0 .var "dummy_cnt", 3 0;
v0x555b2d93a1a0_0 .var "dummy_cnt_n", 3 0;
v0x555b2d93a280_0 .net "dummy_cycles", 3 0, L_0x555b2d954070;  alias, 1 drivers
v0x555b2d93a390_0 .var "in_bits", 3 0;
v0x555b2d93a470_0 .net8 "io0", 0 0, p0x7f2a5bfb11d8;  1 drivers, strength-aware
v0x555b2d93a530_0 .net8 "io1", 0 0, p0x7f2a5bfb1208;  1 drivers, strength-aware
v0x555b2d93a5f0_0 .net8 "io2", 0 0, p0x7f2a5bfb1238;  1 drivers, strength-aware
v0x555b2d93a6b0_0 .net8 "io3", 0 0, p0x7f2a5bfb1268;  1 drivers, strength-aware
v0x555b2d93a770_0 .net "io_di", 3 0, L_0x555b2d958480;  1 drivers
v0x555b2d93a850_0 .var "io_oe", 3 0;
v0x555b2d93a930_0 .var "io_oe_n", 3 0;
v0x555b2d93aa10_0 .var "lanes", 2 0;
v0x555b2d93aaf0_0 .var "lanes_n", 2 0;
v0x555b2d93abd0_0 .net "leading_edge", 0 0, L_0x555b2d957ef0;  1 drivers
v0x555b2d93ac90_0 .net "len_bytes", 31 0, v0x555b2d8bda80_0;  alias, 1 drivers
L_0x7f2a5bf63e70 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555b2d93ada0_0 .net "mode_bits", 7 0, L_0x7f2a5bf63e70;  1 drivers
L_0x7f2a5bf63d08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b2d93ae80_0 .net "mode_en", 0 0, L_0x7f2a5bf63d08;  1 drivers
v0x555b2d93af40_0 .var "out_bits", 3 0;
L_0x7f2a5bf63d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b2d93b020_0 .net "quad_en", 0 0, L_0x7f2a5bf63d98;  1 drivers
v0x555b2d93b0e0_0 .net "resetn", 0 0, v0x555b2d940230_0;  alias, 1 drivers
v0x555b2d93b180_0 .var "rx_data_fifo", 31 0;
v0x555b2d93b240_0 .net "rx_full", 0 0, L_0x555b2d957560;  alias, 1 drivers
v0x555b2d93b330_0 .var "rx_wen", 0 0;
v0x555b2d93b3d0_0 .net "sample_pulse", 0 0, L_0x555b2d9581e0;  1 drivers
v0x555b2d93b470_0 .net "sclk", 0 0, L_0x555b2d957de0;  alias, 1 drivers
v0x555b2d93b510_0 .var "sclk_armed", 0 0;
v0x555b2d93b5b0_0 .var "sclk_cnt", 31 0;
v0x555b2d93b670_0 .var "sclk_edge", 0 0;
v0x555b2d93b730_0 .var "sclk_en", 0 0;
v0x555b2d93b7f0_0 .var "sclk_en_n", 0 0;
v0x555b2d93b8b0_0 .var "sclk_q", 0 0;
v0x555b2d93b970_0 .var "sclk_q_prev", 0 0;
v0x555b2d93ba30_0 .net "shift_pulse", 0 0, L_0x555b2d958320;  1 drivers
v0x555b2d93baf0_0 .var "shreg", 31 0;
v0x555b2d93bbd0_0 .var "shreg_n", 31 0;
v0x555b2d93bcb0_0 .net "start", 0 0, v0x555b2d8e19d0_0;  alias, 1 drivers
v0x555b2d93bd50_0 .var "state", 3 0;
v0x555b2d93be30_0 .var "state_n", 3 0;
v0x555b2d93bf10_0 .net "trailing_edge", 0 0, L_0x555b2d9580a0;  1 drivers
v0x555b2d93bfd0_0 .net "tx_data_fifo", 31 0, v0x555b2d93d1b0_0;  alias, 1 drivers
v0x555b2d93c090_0 .net "tx_empty", 0 0, L_0x555b2d957470;  alias, 1 drivers
v0x555b2d93c130_0 .net "tx_ren", 0 0, L_0x555b2d95a750;  alias, 1 drivers
L_0x7f2a5bf63e28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x555b2d93c1d0_0 .net "xip_cont_read", 0 0, L_0x7f2a5bf63e28;  1 drivers
E_0x555b2d935f80/0 .event edge, v0x555b2d93bd50_0, v0x555b2d93aa10_0, v0x555b2d93baf0_0, v0x555b2d939080_0;
E_0x555b2d935f80/1 .event edge, v0x555b2d939300_0, v0x555b2d93a0c0_0, v0x555b2d8f3e80_0, v0x555b2d8e19d0_0;
E_0x555b2d935f80/2 .event edge, v0x555b2d939640_0, v0x555b2d8e29a0_0, v0x555b2d93b3d0_0, v0x555b2d939240_0;
E_0x555b2d935f80/3 .event edge, v0x555b2d939160_0, v0x555b2d938ca0_0, v0x555b2d938e90_0, v0x555b2d8c7910_0;
E_0x555b2d935f80/4 .event edge, v0x555b2d8b2110_0, v0x555b2d93ae80_0, v0x555b2d939d20_0, v0x555b2d93ada0_0;
E_0x555b2d935f80/5 .event edge, v0x555b2d8e48a0_0, v0x555b2d8bfd30_0, v0x555b2d939f10_0, v0x555b2d93bfd0_0;
E_0x555b2d935f80/6 .event edge, v0x555b2d93ba30_0, v0x555b2d93a390_0, v0x555b2d7a2a50_0, v0x555b2d93bbd0_0;
E_0x555b2d935f80/7 .event edge, v0x555b2d9393e0_0, v0x555b2d93c1d0_0, v0x555b2d939b20_0, v0x555b2d826350_0;
E_0x555b2d935f80 .event/or E_0x555b2d935f80/0, E_0x555b2d935f80/1, E_0x555b2d935f80/2, E_0x555b2d935f80/3, E_0x555b2d935f80/4, E_0x555b2d935f80/5, E_0x555b2d935f80/6, E_0x555b2d935f80/7;
E_0x555b2d9360d0 .event edge, v0x555b2d93aa10_0, v0x555b2d93baf0_0, v0x555b2d93a770_0;
E_0x555b2d936130/0 .event edge, v0x555b2d8e29a0_0, v0x555b2d93b020_0, v0x555b2d8c0b10_0, v0x555b2d8c4d50_0;
E_0x555b2d936130/1 .event edge, v0x555b2d8ed270_0;
E_0x555b2d936130 .event/or E_0x555b2d936130/0, E_0x555b2d936130/1;
L_0x555b2d957820 .cmp/eq 2, L_0x555b2d953d50, L_0x7f2a5bf639f0;
L_0x555b2d957910 .cmp/eq 2, L_0x555b2d953d50, L_0x7f2a5bf63a80;
L_0x555b2d957a60 .functor MUXZ 6, L_0x7f2a5bf63b10, L_0x7f2a5bf63ac8, L_0x555b2d957910, C4<>;
L_0x555b2d957c20 .functor MUXZ 6, L_0x555b2d957a60, L_0x7f2a5bf63a38, L_0x555b2d957820, C4<>;
L_0x555b2d957de0 .functor MUXZ 1, L_0x555b2d9523a0, v0x555b2d93b8b0_0, v0x555b2d93b730_0, C4<>;
L_0x555b2d9581e0 .functor MUXZ 1, L_0x555b2d957ef0, L_0x555b2d9580a0, L_0x555b2d9524d0, C4<>;
L_0x555b2d958320 .functor MUXZ 1, L_0x555b2d9580a0, L_0x555b2d957ef0, L_0x555b2d9524d0, C4<>;
L_0x555b2d958480 .concat [ 1 1 1 1], p0x7f2a5bfb11d8, p0x7f2a5bfb1208, p0x7f2a5bfb1238, p0x7f2a5bfb1268;
L_0x555b2d958600 .part v0x555b2d93a850_0, 0, 1;
L_0x555b2d958700 .part v0x555b2d93af40_0, 0, 1;
L_0x555b2d958860 .functor MUXZ 1, o0x7f2a5bfb09c8, L_0x555b2d958700, L_0x555b2d958600, C4<>;
L_0x555b2d9589a0 .part v0x555b2d93a850_0, 1, 1;
L_0x555b2d958b00 .part v0x555b2d93af40_0, 1, 1;
L_0x555b2d958bf0 .functor MUXZ 1, o0x7f2a5bfb0a58, L_0x555b2d958b00, L_0x555b2d9589a0, C4<>;
L_0x555b2d958e00 .part v0x555b2d93a850_0, 2, 1;
L_0x555b2d958ea0 .part v0x555b2d93af40_0, 2, 1;
L_0x555b2d958fd0 .functor MUXZ 1, o0x7f2a5bfb0ae8, L_0x555b2d958ea0, L_0x555b2d958e00, C4<>;
L_0x555b2d959160 .part v0x555b2d93a850_0, 3, 1;
L_0x555b2d959330 .part v0x555b2d93af40_0, 3, 1;
L_0x555b2d9593d0 .functor MUXZ 1, o0x7f2a5bfb0ba8, L_0x555b2d959330, L_0x555b2d959160, C4<>;
L_0x555b2d959290 .cmp/eq 4, v0x555b2d93bd50_0, L_0x7f2a5bf63b58;
L_0x555b2d9595c0 .cmp/eq 4, v0x555b2d93bd50_0, L_0x7f2a5bf63ba0;
L_0x555b2d9598a0 .cmp/eq 4, v0x555b2d93bd50_0, L_0x7f2a5bf63be8;
L_0x555b2d959990 .reduce/nor L_0x7f2a5bf63d50;
L_0x555b2d959c10 .concat [ 3 3 0 0], v0x555b2d93aa10_0, L_0x7f2a5bf63c30;
L_0x555b2d959d00 .arith/sum 6, v0x555b2d939080_0, L_0x555b2d959c10;
L_0x555b2d959f70 .cmp/ge 6, L_0x555b2d959d00, L_0x7f2a5bf63c78;
L_0x555b2d95a1d0 .arith/sum 32, v0x555b2d939300_0, L_0x7f2a5bf63cc0;
L_0x555b2d95a420 .cmp/gt 32, v0x555b2d8bda80_0, L_0x555b2d95a1d0;
L_0x555b2d95a5b0 .reduce/nor L_0x555b2d957470;
S_0x555b2d9361a0 .scope function.vec4.s3, "lane_decode" "lane_decode" 8 62, 8 62 0, S_0x555b2d935330;
 .timescale 0 0;
; Variable lane_decode is vec4 return value of scope S_0x555b2d9361a0
v0x555b2d9364a0_0 .var "sel", 1 0;
TD_int_csr_ce_fsm_tb.u_fsm.lane_decode ;
    %load/vec4 v0x555b2d9364a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %load/vec4 v0x555b2d93b020_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 1, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 2, 0, 3;
    %ret/vec4 0, 0, 3;  Assign to lane_decode (store_vec4_to_lval)
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %end;
S_0x555b2d936580 .scope function.vec4.s4, "lane_mask" "lane_mask" 8 73, 8 73 0, S_0x555b2d935330;
 .timescale 0 0;
; Variable lane_mask is vec4 return value of scope S_0x555b2d936580
v0x555b2d936860_0 .var "lanes", 2 0;
TD_int_csr_ce_fsm_tb.u_fsm.lane_mask ;
    %load/vec4 v0x555b2d936860_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %pushi/vec4 0, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_4.18;
T_4.14 ;
    %pushi/vec4 1, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_4.18;
T_4.15 ;
    %pushi/vec4 3, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 15, 0, 4;
    %ret/vec4 0, 0, 4;  Assign to lane_mask (store_vec4_to_lval)
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %end;
S_0x555b2d93c6b0 .scope module, "u_ftx" "fifo_tx" 3 68, 9 5 0, S_0x555b2d8f4780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "wr_en_i";
    .port_info 3 /INPUT 32 "wr_data_i";
    .port_info 4 /INPUT 1 "rd_en_i";
    .port_info 5 /OUTPUT 32 "rd_data_o";
    .port_info 6 /OUTPUT 1 "full_o";
    .port_info 7 /OUTPUT 1 "empty_o";
    .port_info 8 /OUTPUT 5 "level_o";
P_0x555b2d8efa50 .param/l "AW" 1 9 26, +C4<00000000000000000000000000000100>;
P_0x555b2d8efa90 .param/l "DEPTH" 0 9 7, +C4<00000000000000000000000000010000>;
P_0x555b2d8efad0 .param/l "DEPTH_VAL" 1 9 27, C4<10000>;
P_0x555b2d8efb10 .param/l "WIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
L_0x7f2a5bf638d0 .functor BUFT 1, C4<10000>, C4<0>, C4<0>, C4<0>;
v0x555b2d93cb40_0 .net/2u *"_ivl_0", 4 0, L_0x7f2a5bf638d0;  1 drivers
L_0x7f2a5bf63918 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x555b2d93cc20_0 .net/2u *"_ivl_4", 4 0, L_0x7f2a5bf63918;  1 drivers
v0x555b2d93cd00_0 .net "clk", 0 0, v0x555b2d93daf0_0;  alias, 1 drivers
v0x555b2d93cda0_0 .var "count", 4 0;
v0x555b2d93ce60_0 .net "empty_o", 0 0, L_0x555b2d957470;  alias, 1 drivers
v0x555b2d93cf50_0 .net "full_o", 0 0, L_0x555b2d957170;  alias, 1 drivers
v0x555b2d93d010_0 .var "level_o", 4 0;
v0x555b2d93d0f0 .array "mem", 15 0, 31 0;
v0x555b2d93d1b0_0 .var "rd_data_o", 31 0;
v0x555b2d93d270_0 .net "rd_en_i", 0 0, L_0x555b2d95a750;  alias, 1 drivers
v0x555b2d93d310_0 .net "resetn", 0 0, v0x555b2d940230_0;  alias, 1 drivers
v0x555b2d93d440_0 .var "rptr", 3 0;
v0x555b2d93d4e0_0 .var "wptr", 3 0;
v0x555b2d93d5c0_0 .net "wr_data_i", 31 0, L_0x555b2d950cf0;  alias, 1 drivers
v0x555b2d93d6b0_0 .net "wr_en_i", 0 0, L_0x555b2d950be0;  alias, 1 drivers
L_0x555b2d957170 .cmp/eq 5, v0x555b2d93cda0_0, L_0x7f2a5bf638d0;
L_0x555b2d957470 .cmp/eq 5, v0x555b2d93cda0_0, L_0x7f2a5bf63918;
    .scope S_0x555b2d8b45f0;
T_5 ;
    %wait E_0x555b2d8dd180;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b2d7a2990_0, 0, 1;
    %load/vec4 v0x555b2d8c6730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 12;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b2d7a2990_0, 0, 1;
    %jmp T_5.22;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d7a2990_0, 0, 1;
    %jmp T_5.22;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %jmp T_5.22;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d7a2990_0, 0, 1;
    %jmp T_5.22;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %jmp T_5.22;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %jmp T_5.22;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %jmp T_5.22;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %jmp T_5.22;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %jmp T_5.22;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %jmp T_5.22;
T_5.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %jmp T_5.22;
T_5.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %jmp T_5.22;
T_5.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %jmp T_5.22;
T_5.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %jmp T_5.22;
T_5.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %jmp T_5.22;
T_5.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %jmp T_5.22;
T_5.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %jmp T_5.22;
T_5.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %jmp T_5.22;
T_5.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %jmp T_5.22;
T_5.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d7a2990_0, 0, 1;
    %jmp T_5.22;
T_5.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d7a2990_0, 0, 1;
    %jmp T_5.22;
T_5.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d8265b0_0, 0, 1;
    %jmp T_5.22;
T_5.22 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x555b2d8b45f0;
T_6 ;
    %wait E_0x555b2d8dda60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b2d75f3d0_0, 0, 1;
    %load/vec4 v0x555b2d930fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x555b2d8265b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x555b2d7a2990_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_6.2, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d75f3d0_0, 0, 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x555b2d8c6730_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555b2d75f570_0;
    %parti/s 1, 1, 2;
    %and;
    %load/vec4 v0x555b2d75f650_0;
    %parti/s 1, 8, 5;
    %and;
    %load/vec4 v0x555b2d8c1c60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d75f3d0_0, 0, 1;
T_6.4 ;
T_6.3 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x555b2d8b45f0;
T_7 ;
    %wait E_0x555b2d8dddf0;
    %load/vec4 v0x555b2d7640e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d8e09f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x555b2d8df730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d8e09f0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x555b2d8e0950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b2d8e09f0_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x555b2d8b45f0;
T_8 ;
    %wait E_0x555b2d8dddf0;
    %load/vec4 v0x555b2d7640e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d8fe630_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d835a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d835b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d8c1750_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x555b2d8e9ff0_0, 0;
    %pushi/vec4 129, 0, 32;
    %assign/vec4 v0x555b2d931200_0, 0;
    %pushi/vec4 11, 0, 32;
    %assign/vec4 v0x555b2d9312a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d8c13a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d8bdb40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d8c1300_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d8bda80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d8be540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d8c8860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d8c8780_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d756450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d74cf90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d8bea60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d756130_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555b2d826730_0;
    %load/vec4 v0x555b2d8c6730_0;
    %pushi/vec4 4, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %fork t_1, S_0x555b2d8bbb30;
    %jmp t_0;
    .scope S_0x555b2d8bbb30;
t_1 ;
    %load/vec4 v0x555b2d8fe630_0;
    %load/vec4 v0x555b2d75f650_0;
    %store/vec4 v0x555b2d8dc250_0, 0, 32;
    %store/vec4 v0x555b2d8dc170_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_csr.apply_strb, S_0x555b2d8dc4b0;
    %store/vec4 v0x555b2d8dd260_0, 0, 32;
    %load/vec4 v0x555b2d8dd260_0;
    %load/vec4 v0x555b2d8f5ef0_0;
    %and;
    %load/vec4 v0x555b2d8fe630_0;
    %load/vec4 v0x555b2d8f5ef0_0;
    %inv;
    %and;
    %or;
    %store/vec4 v0x555b2d8dd260_0, 0, 32;
    %load/vec4 v0x555b2d8c1c60_0;
    %flag_set/vec4 8;
    %load/vec4 v0x555b2d8dd260_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x555b2d8fe630_0;
    %parti/s 1, 6, 4;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x555b2d8fe630_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b2d8dd260_0, 4, 1;
T_8.4 ;
    %load/vec4 v0x555b2d8dd260_0;
    %assign/vec4 v0x555b2d8fe630_0, 0;
    %end;
    .scope S_0x555b2d8b45f0;
t_0 %join;
T_8.2 ;
    %load/vec4 v0x555b2d826730_0;
    %load/vec4 v0x555b2d8c6730_0;
    %pushi/vec4 12, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x555b2d75f570_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0 T_8.8, 8;
    %load/vec4 v0x555b2d75f650_0;
    %parti/s 5, 0, 2;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %load/vec4 v0x555b2d835a60_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d835a60_0, 4, 5;
T_8.6 ;
    %load/vec4 v0x555b2d826730_0;
    %load/vec4 v0x555b2d8c6730_0;
    %pushi/vec4 20, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0x555b2d8c1750_0;
    %load/vec4 v0x555b2d75f650_0;
    %store/vec4 v0x555b2d8dc250_0, 0, 32;
    %store/vec4 v0x555b2d8dc170_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_csr.apply_strb, S_0x555b2d8dc4b0;
    %load/vec4 v0x555b2d8f92d0_0;
    %and;
    %assign/vec4 v0x555b2d8c1750_0, 0;
T_8.10 ;
    %load/vec4 v0x555b2d826730_0;
    %load/vec4 v0x555b2d8c6730_0;
    %pushi/vec4 24, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %load/vec4 v0x555b2d8e9ff0_0;
    %load/vec4 v0x555b2d75f650_0;
    %store/vec4 v0x555b2d8dc250_0, 0, 32;
    %store/vec4 v0x555b2d8dc170_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_csr.apply_strb, S_0x555b2d8dc4b0;
    %load/vec4 v0x555b2d8f70c0_0;
    %and;
    %assign/vec4 v0x555b2d8e9ff0_0, 0;
T_8.12 ;
    %load/vec4 v0x555b2d826730_0;
    %load/vec4 v0x555b2d8c6730_0;
    %pushi/vec4 28, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v0x555b2d931200_0;
    %load/vec4 v0x555b2d75f650_0;
    %store/vec4 v0x555b2d8dc250_0, 0, 32;
    %store/vec4 v0x555b2d8dc170_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_csr.apply_strb, S_0x555b2d8dc4b0;
    %load/vec4 v0x555b2d8f3960_0;
    %and;
    %assign/vec4 v0x555b2d931200_0, 0;
T_8.14 ;
    %load/vec4 v0x555b2d826730_0;
    %load/vec4 v0x555b2d8c6730_0;
    %pushi/vec4 32, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %load/vec4 v0x555b2d9312a0_0;
    %load/vec4 v0x555b2d75f650_0;
    %store/vec4 v0x555b2d8dc250_0, 0, 32;
    %store/vec4 v0x555b2d8dc170_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_csr.apply_strb, S_0x555b2d8dc4b0;
    %load/vec4 v0x555b2d8f3030_0;
    %and;
    %assign/vec4 v0x555b2d9312a0_0, 0;
T_8.16 ;
    %load/vec4 v0x555b2d826730_0;
    %load/vec4 v0x555b2d8c6730_0;
    %pushi/vec4 36, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %load/vec4 v0x555b2d8c13a0_0;
    %load/vec4 v0x555b2d75f650_0;
    %store/vec4 v0x555b2d8dc250_0, 0, 32;
    %store/vec4 v0x555b2d8dc170_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_csr.apply_strb, S_0x555b2d8dc4b0;
    %load/vec4 v0x555b2d8f8140_0;
    %and;
    %assign/vec4 v0x555b2d8c13a0_0, 0;
T_8.18 ;
    %load/vec4 v0x555b2d826730_0;
    %load/vec4 v0x555b2d8c6730_0;
    %pushi/vec4 40, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %load/vec4 v0x555b2d8bdb40_0;
    %load/vec4 v0x555b2d75f650_0;
    %store/vec4 v0x555b2d8dc250_0, 0, 32;
    %store/vec4 v0x555b2d8dc170_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_csr.apply_strb, S_0x555b2d8dc4b0;
    %load/vec4 v0x555b2d8f6fe0_0;
    %and;
    %assign/vec4 v0x555b2d8bdb40_0, 0;
T_8.20 ;
    %load/vec4 v0x555b2d826730_0;
    %load/vec4 v0x555b2d8c6730_0;
    %pushi/vec4 44, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.22, 8;
    %load/vec4 v0x555b2d8c1300_0;
    %load/vec4 v0x555b2d75f650_0;
    %store/vec4 v0x555b2d8dc250_0, 0, 32;
    %store/vec4 v0x555b2d8dc170_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_csr.apply_strb, S_0x555b2d8dc4b0;
    %assign/vec4 v0x555b2d8c1300_0, 0;
T_8.22 ;
    %load/vec4 v0x555b2d826730_0;
    %load/vec4 v0x555b2d8c6730_0;
    %pushi/vec4 48, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.24, 8;
    %load/vec4 v0x555b2d8bda80_0;
    %load/vec4 v0x555b2d75f650_0;
    %store/vec4 v0x555b2d8dc250_0, 0, 32;
    %store/vec4 v0x555b2d8dc170_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_csr.apply_strb, S_0x555b2d8dc4b0;
    %assign/vec4 v0x555b2d8bda80_0, 0;
T_8.24 ;
    %load/vec4 v0x555b2d826730_0;
    %load/vec4 v0x555b2d8c6730_0;
    %pushi/vec4 52, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.26, 8;
    %load/vec4 v0x555b2d8be540_0;
    %load/vec4 v0x555b2d75f650_0;
    %store/vec4 v0x555b2d8dc250_0, 0, 32;
    %store/vec4 v0x555b2d8dc170_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_csr.apply_strb, S_0x555b2d8dc4b0;
    %load/vec4 v0x555b2d8f8220_0;
    %and;
    %assign/vec4 v0x555b2d8be540_0, 0;
T_8.26 ;
    %load/vec4 v0x555b2d826730_0;
    %load/vec4 v0x555b2d8c6730_0;
    %pushi/vec4 56, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.28, 8;
    %load/vec4 v0x555b2d8c8860_0;
    %load/vec4 v0x555b2d75f650_0;
    %store/vec4 v0x555b2d8dc250_0, 0, 32;
    %store/vec4 v0x555b2d8dc170_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_csr.apply_strb, S_0x555b2d8dc4b0;
    %load/vec4 v0x555b2d8f3880_0;
    %and;
    %assign/vec4 v0x555b2d8c8860_0, 0;
T_8.28 ;
    %load/vec4 v0x555b2d826730_0;
    %load/vec4 v0x555b2d8c6730_0;
    %pushi/vec4 60, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.30, 8;
    %load/vec4 v0x555b2d8c8780_0;
    %load/vec4 v0x555b2d75f650_0;
    %store/vec4 v0x555b2d8dc250_0, 0, 32;
    %store/vec4 v0x555b2d8dc170_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_csr.apply_strb, S_0x555b2d8dc4b0;
    %assign/vec4 v0x555b2d8c8780_0, 0;
T_8.30 ;
    %load/vec4 v0x555b2d826730_0;
    %load/vec4 v0x555b2d8c6730_0;
    %pushi/vec4 64, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.32, 8;
    %load/vec4 v0x555b2d756450_0;
    %load/vec4 v0x555b2d75f650_0;
    %store/vec4 v0x555b2d8dc250_0, 0, 32;
    %store/vec4 v0x555b2d8dc170_0, 0, 32;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_csr.apply_strb, S_0x555b2d8dc4b0;
    %assign/vec4 v0x555b2d756450_0, 0;
T_8.32 ;
    %load/vec4 v0x555b2d826730_0;
    %load/vec4 v0x555b2d8c6730_0;
    %pushi/vec4 16, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.34, 8;
    %load/vec4 v0x555b2d835b40_0;
    %load/vec4 v0x555b2d75f650_0;
    %inv;
    %and;
    %assign/vec4 v0x555b2d835b40_0, 0;
T_8.34 ;
    %load/vec4 v0x555b2d826730_0;
    %load/vec4 v0x555b2d8c6730_0;
    %pushi/vec4 80, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.36, 8;
    %load/vec4 v0x555b2d74cf90_0;
    %load/vec4 v0x555b2d75f650_0;
    %inv;
    %and;
    %assign/vec4 v0x555b2d74cf90_0, 0;
T_8.36 ;
    %load/vec4 v0x555b2d8be470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.38, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d835b40_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b2d8bea60_0, 0;
T_8.38 ;
    %load/vec4 v0x555b2d7561f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.40, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d835b40_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b2d756130_0, 0;
T_8.40 ;
    %load/vec4 v0x555b2d74ced0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.42, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d835b40_0, 4, 5;
T_8.42 ;
    %load/vec4 v0x555b2d866310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.44, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d835b40_0, 4, 5;
T_8.44 ;
    %load/vec4 v0x555b2d74d220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.46, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d835b40_0, 4, 5;
T_8.46 ;
    %load/vec4 v0x555b2d7a2cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.48, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d74cf90_0, 4, 5;
T_8.48 ;
    %load/vec4 v0x555b2d802210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.50, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d74cf90_0, 4, 5;
T_8.50 ;
    %load/vec4 v0x555b2d8264f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.52, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d74cf90_0, 4, 5;
T_8.52 ;
    %load/vec4 v0x555b2d8c3c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.54, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d74cf90_0, 4, 5;
T_8.54 ;
    %load/vec4 v0x555b2d826730_0;
    %load/vec4 v0x555b2d8c6730_0;
    %pushi/vec4 8, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x555b2d75f570_0;
    %parti/s 1, 0, 2;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.56, 8;
    %load/vec4 v0x555b2d75f650_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.58, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d8bea60_0, 0;
T_8.58 ;
    %load/vec4 v0x555b2d75f650_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.60, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d756130_0, 0;
T_8.60 ;
T_8.56 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555b2d8b45f0;
T_9 ;
    %wait E_0x555b2d8287f0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %load/vec4 v0x555b2d7a28f0_0;
    %load/vec4 v0x555b2d8265b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x555b2d8c6730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 12;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 12;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 12;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 12;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 12;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 12;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 12;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 12;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 12;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 12;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 12;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 12;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 12;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 12;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 12;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 80, 0, 12;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.2 ;
    %pushi/vec4 436211841, 0, 32;
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.3 ;
    %load/vec4 v0x555b2d8fe630_0;
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.4 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x555b2d7a2b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b2d826410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b2d8c1c60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b2d931060_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b2d8bea60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b2d756130_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.5 ;
    %load/vec4 v0x555b2d835a60_0;
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.6 ;
    %load/vec4 v0x555b2d835b40_0;
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.7 ;
    %load/vec4 v0x555b2d8c1750_0;
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.8 ;
    %load/vec4 v0x555b2d8e9ff0_0;
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.9 ;
    %load/vec4 v0x555b2d931200_0;
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.10 ;
    %load/vec4 v0x555b2d9312a0_0;
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.11 ;
    %load/vec4 v0x555b2d8c13a0_0;
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.12 ;
    %load/vec4 v0x555b2d8bdb40_0;
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.13 ;
    %load/vec4 v0x555b2d8c1300_0;
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.14 ;
    %load/vec4 v0x555b2d8bda80_0;
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.15 ;
    %load/vec4 v0x555b2d8be540_0;
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.16 ;
    %load/vec4 v0x555b2d8c8860_0;
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.17 ;
    %load/vec4 v0x555b2d8c8780_0;
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.18 ;
    %load/vec4 v0x555b2d756450_0;
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.19 ;
    %load/vec4 v0x555b2d74d160_0;
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.20 ;
    %pushi/vec4 0, 0, 22;
    %load/vec4 v0x555b2d7a2a50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b2d826350_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b2d7a2b10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b2d826410_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.21 ;
    %load/vec4 v0x555b2d74cf90_0;
    %store/vec4 v0x555b2d763f40_0, 0, 32;
    %jmp T_9.23;
T_9.23 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x555b2d8c72b0;
T_10 ;
    %wait E_0x555b2d828d00;
    %load/vec4 v0x555b2d8e1910_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d8c2ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d8e19d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d8bf880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d8c0a50_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555b2d8c0170_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555b2d8c3800_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555b2d8e4bc0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555b2d8c5df0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d8e28e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b2d8e44e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d8e3860_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555b2d8e21b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555b2d8e3180_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d8c2f20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d8e3480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d7367d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d9163e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d8e1150_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d8c0e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d7f14d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d8e2370_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d8e19d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d8bf880_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d8c0a50_0, 0;
    %load/vec4 v0x555b2d8c2ba0_0;
    %nor/r;
    %load/vec4 v0x555b2d8bf7c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b2d8c2ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b2d8e19d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b2d8bf880_0, 0;
    %load/vec4 v0x555b2d8c0b10_0;
    %assign/vec4 v0x555b2d8c0170_0, 0;
    %load/vec4 v0x555b2d8c4d50_0;
    %assign/vec4 v0x555b2d8c3800_0, 0;
    %load/vec4 v0x555b2d8ed270_0;
    %assign/vec4 v0x555b2d8e4bc0_0, 0;
    %load/vec4 v0x555b2d8c7910_0;
    %assign/vec4 v0x555b2d8c5df0_0, 0;
    %load/vec4 v0x555b2d8e2cc0_0;
    %assign/vec4 v0x555b2d8e28e0_0, 0;
    %load/vec4 v0x555b2d8e4020_0;
    %assign/vec4 v0x555b2d8e44e0_0, 0;
    %load/vec4 v0x555b2d8e3d20_0;
    %assign/vec4 v0x555b2d8e3860_0, 0;
    %load/vec4 v0x555b2d8e29a0_0;
    %assign/vec4 v0x555b2d8e21b0_0, 0;
    %load/vec4 v0x555b2d8e3560_0;
    %assign/vec4 v0x555b2d8e3180_0, 0;
    %load/vec4 v0x555b2d8b2110_0;
    %assign/vec4 v0x555b2d8c2f20_0, 0;
    %load/vec4 v0x555b2d8bfd30_0;
    %assign/vec4 v0x555b2d8e3480_0, 0;
    %load/vec4 v0x555b2d8e1cf0_0;
    %assign/vec4 v0x555b2d7367d0_0, 0;
    %load/vec4 v0x555b2d8e2410_0;
    %assign/vec4 v0x555b2d9163e0_0, 0;
    %load/vec4 v0x555b2d8e1530_0;
    %assign/vec4 v0x555b2d8e1150_0, 0;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0x555b2d8c2760_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555b2d8c0e90_0, 0;
    %load/vec4 v0x555b2d7f1350_0;
    %assign/vec4 v0x555b2d7f14d0_0, 0;
    %load/vec4 v0x555b2d8bf320_0;
    %assign/vec4 v0x555b2d8e2370_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x555b2d8c2ba0_0;
    %load/vec4 v0x555b2d8e47e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d8c2ba0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b2d8c0a50_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555b2d93c6b0;
T_11 ;
    %wait E_0x555b2d828d00;
    %load/vec4 v0x555b2d93d310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b2d93d4e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b2d93d440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555b2d93cda0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d93d1b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555b2d93d010_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x555b2d93d6b0_0;
    %load/vec4 v0x555b2d93cf50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x555b2d93d5c0_0;
    %load/vec4 v0x555b2d93d4e0_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555b2d93d0f0, 0, 4;
    %load/vec4 v0x555b2d93d4e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555b2d93d4e0_0, 0;
T_11.2 ;
    %load/vec4 v0x555b2d93d270_0;
    %load/vec4 v0x555b2d93ce60_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x555b2d93d440_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x555b2d93d0f0, 4;
    %assign/vec4 v0x555b2d93d1b0_0, 0;
    %load/vec4 v0x555b2d93d440_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555b2d93d440_0, 0;
T_11.4 ;
    %load/vec4 v0x555b2d93d6b0_0;
    %load/vec4 v0x555b2d93cf50_0;
    %nor/r;
    %and;
    %load/vec4 v0x555b2d93d270_0;
    %load/vec4 v0x555b2d93ce60_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %load/vec4 v0x555b2d93cda0_0;
    %assign/vec4 v0x555b2d93cda0_0, 0;
    %jmp T_11.9;
T_11.6 ;
    %load/vec4 v0x555b2d93cda0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555b2d93cda0_0, 0;
    %jmp T_11.9;
T_11.7 ;
    %load/vec4 v0x555b2d93cda0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x555b2d93cda0_0, 0;
    %jmp T_11.9;
T_11.9 ;
    %pop/vec4 1;
    %load/vec4 v0x555b2d93cda0_0;
    %assign/vec4 v0x555b2d93d010_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x555b2d9340d0;
T_12 ;
    %wait E_0x555b2d828d00;
    %load/vec4 v0x555b2d934e00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b2d934f40_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b2d934ea0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555b2d934880_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d934c70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555b2d934af0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x555b2d935100_0;
    %load/vec4 v0x555b2d934a50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x555b2d935020_0;
    %load/vec4 v0x555b2d934f40_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555b2d934bb0, 0, 4;
    %load/vec4 v0x555b2d934f40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555b2d934f40_0, 0;
T_12.2 ;
    %load/vec4 v0x555b2d934d30_0;
    %load/vec4 v0x555b2d934940_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x555b2d934ea0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x555b2d934bb0, 4;
    %assign/vec4 v0x555b2d934c70_0, 0;
    %load/vec4 v0x555b2d934ea0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555b2d934ea0_0, 0;
T_12.4 ;
    %load/vec4 v0x555b2d935100_0;
    %load/vec4 v0x555b2d934a50_0;
    %nor/r;
    %and;
    %load/vec4 v0x555b2d934d30_0;
    %load/vec4 v0x555b2d934940_0;
    %nor/r;
    %and;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %load/vec4 v0x555b2d934880_0;
    %assign/vec4 v0x555b2d934880_0, 0;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v0x555b2d934880_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555b2d934880_0, 0;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v0x555b2d934880_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x555b2d934880_0, 0;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
    %load/vec4 v0x555b2d934880_0;
    %assign/vec4 v0x555b2d934af0_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x555b2d935330;
T_13 ;
    %wait E_0x555b2d936130;
    %load/vec4 v0x555b2d939830_0;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 187, 0, 8;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %load/vec4 v0x555b2d939720_0;
    %store/vec4 v0x555b2d9364a0_0, 0, 2;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_fsm.lane_decode, S_0x555b2d9361a0;
    %store/vec4 v0x555b2d939640_0, 0, 3;
    %load/vec4 v0x555b2d938f70_0;
    %store/vec4 v0x555b2d9364a0_0, 0, 2;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_fsm.lane_decode, S_0x555b2d9361a0;
    %store/vec4 v0x555b2d938e90_0, 0, 3;
    %load/vec4 v0x555b2d939e00_0;
    %store/vec4 v0x555b2d9364a0_0, 0, 2;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_fsm.lane_decode, S_0x555b2d9361a0;
    %store/vec4 v0x555b2d939d20_0, 0, 3;
    %jmp T_13.5;
T_13.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555b2d939640_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555b2d938e90_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555b2d939d20_0, 0, 3;
    %jmp T_13.5;
T_13.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555b2d939640_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555b2d938e90_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555b2d939d20_0, 0, 3;
    %jmp T_13.5;
T_13.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555b2d939640_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555b2d938e90_0, 0, 3;
    %load/vec4 v0x555b2d93b020_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.6, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_13.7, 8;
T_13.6 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_13.7, 8;
 ; End of false expr.
    %blend;
T_13.7;
    %store/vec4 v0x555b2d939d20_0, 0, 3;
    %jmp T_13.5;
T_13.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555b2d939640_0, 0, 3;
    %load/vec4 v0x555b2d93b020_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.8, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_13.9, 8;
T_13.8 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_13.9, 8;
 ; End of false expr.
    %blend;
T_13.9;
    %store/vec4 v0x555b2d938e90_0, 0, 3;
    %load/vec4 v0x555b2d93b020_0;
    %flag_set/vec4 8;
    %jmp/0 T_13.10, 8;
    %pushi/vec4 4, 0, 3;
    %jmp/1 T_13.11, 8;
T_13.10 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_13.11, 8;
 ; End of false expr.
    %blend;
T_13.11;
    %store/vec4 v0x555b2d939d20_0, 0, 3;
    %jmp T_13.5;
T_13.5 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x555b2d935330;
T_14 ;
    %wait E_0x555b2d8dddf0;
    %load/vec4 v0x555b2d93b0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d93b5b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d93b8b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d93b970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d93b670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d93b510_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d93b670_0, 0;
    %load/vec4 v0x555b2d93b730_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d93b5b0_0, 0;
    %load/vec4 v0x555b2d939a30_0;
    %assign/vec4 v0x555b2d93b8b0_0, 0;
    %load/vec4 v0x555b2d939a30_0;
    %assign/vec4 v0x555b2d93b970_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d93b510_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x555b2d93b510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b2d93b510_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d93b5b0_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x555b2d939560_0;
    %load/vec4 v0x555b2d93b5b0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_14.6, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d93b5b0_0, 0;
    %load/vec4 v0x555b2d93b8b0_0;
    %assign/vec4 v0x555b2d93b970_0, 0;
    %load/vec4 v0x555b2d93b8b0_0;
    %inv;
    %assign/vec4 v0x555b2d93b8b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b2d93b670_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x555b2d93b5b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x555b2d93b5b0_0, 0;
T_14.7 ;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x555b2d935330;
T_15 ;
    %wait E_0x555b2d9360d0;
    %load/vec4 v0x555b2d93aa10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555b2d93af40_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555b2d93a390_0, 0, 4;
    %jmp T_15.4;
T_15.0 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x555b2d93baf0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b2d93af40_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x555b2d93a770_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b2d93a390_0, 0, 4;
    %jmp T_15.4;
T_15.1 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x555b2d93baf0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b2d93baf0_0;
    %parti/s 1, 30, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b2d93af40_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x555b2d93a770_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x555b2d93a390_0, 0, 4;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0x555b2d93baf0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x555b2d93af40_0, 0, 4;
    %load/vec4 v0x555b2d93a770_0;
    %store/vec4 v0x555b2d93a390_0, 0, 4;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x555b2d935330;
T_16 ;
    %wait E_0x555b2d8dddf0;
    %load/vec4 v0x555b2d93b0e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b2d93bd50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b2d939be0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x555b2d93aa10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d93baf0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555b2d939080_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d939300_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b2d93a0c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b2d93a850_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d93b730_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x555b2d93be30_0;
    %assign/vec4 v0x555b2d93bd50_0, 0;
    %load/vec4 v0x555b2d939c80_0;
    %assign/vec4 v0x555b2d939be0_0, 0;
    %load/vec4 v0x555b2d93aaf0_0;
    %assign/vec4 v0x555b2d93aa10_0, 0;
    %load/vec4 v0x555b2d93bbd0_0;
    %assign/vec4 v0x555b2d93baf0_0, 0;
    %load/vec4 v0x555b2d939160_0;
    %assign/vec4 v0x555b2d939080_0, 0;
    %load/vec4 v0x555b2d9393e0_0;
    %assign/vec4 v0x555b2d939300_0, 0;
    %load/vec4 v0x555b2d93a1a0_0;
    %assign/vec4 v0x555b2d93a0c0_0, 0;
    %load/vec4 v0x555b2d93a930_0;
    %assign/vec4 v0x555b2d93a850_0, 0;
    %load/vec4 v0x555b2d93b7f0_0;
    %assign/vec4 v0x555b2d93b730_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x555b2d935330;
T_17 ;
    %wait E_0x555b2d935f80;
    %load/vec4 v0x555b2d93bd50_0;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
    %load/vec4 v0x555b2d93aa10_0;
    %store/vec4 v0x555b2d93aaf0_0, 0, 3;
    %load/vec4 v0x555b2d93baf0_0;
    %store/vec4 v0x555b2d93bbd0_0, 0, 32;
    %load/vec4 v0x555b2d939080_0;
    %store/vec4 v0x555b2d939160_0, 0, 6;
    %load/vec4 v0x555b2d939300_0;
    %store/vec4 v0x555b2d9393e0_0, 0, 32;
    %load/vec4 v0x555b2d93a0c0_0;
    %store/vec4 v0x555b2d93a1a0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555b2d93a930_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b2d93b7f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b2d93b330_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b2d93b180_0, 0, 32;
    %load/vec4 v0x555b2d939be0_0;
    %store/vec4 v0x555b2d939c80_0, 0, 1;
    %load/vec4 v0x555b2d93bd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
    %jmp T_17.11;
T_17.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d939c80_0, 0, 1;
    %load/vec4 v0x555b2d93bcb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
    %load/vec4 v0x555b2d939640_0;
    %store/vec4 v0x555b2d93aaf0_0, 0, 3;
    %load/vec4 v0x555b2d939830_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x555b2d93bbd0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555b2d939160_0, 0, 6;
T_17.12 ;
    %jmp T_17.11;
T_17.1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555b2d93a930_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b2d939c80_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
    %jmp T_17.11;
T_17.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d93b7f0_0, 0, 1;
    %load/vec4 v0x555b2d93aa10_0;
    %store/vec4 v0x555b2d936860_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_fsm.lane_mask, S_0x555b2d936580;
    %store/vec4 v0x555b2d93a930_0, 0, 4;
    %load/vec4 v0x555b2d93b3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %load/vec4 v0x555b2d93baf0_0;
    %ix/getv 4, v0x555b2d93aa10_0;
    %shiftl 4;
    %store/vec4 v0x555b2d93bbd0_0, 0, 32;
T_17.14 ;
    %load/vec4 v0x555b2d939240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.16, 8;
    %load/vec4 v0x555b2d939080_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x555b2d93aa10_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x555b2d939160_0, 0, 6;
    %load/vec4 v0x555b2d939160_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_17.18, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555b2d939160_0, 0, 6;
    %load/vec4 v0x555b2d938ca0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_17.20, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
    %load/vec4 v0x555b2d938e90_0;
    %store/vec4 v0x555b2d93aaf0_0, 0, 3;
    %load/vec4 v0x555b2d938d80_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_17.22, 8;
    %load/vec4 v0x555b2d938be0_0;
    %parti/s 24, 0, 2;
    %concati/vec4 0, 0, 8;
    %jmp/1 T_17.23, 8;
T_17.22 ; End of true expr.
    %load/vec4 v0x555b2d938d80_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_17.24, 9;
    %load/vec4 v0x555b2d938be0_0;
    %jmp/1 T_17.25, 9;
T_17.24 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_17.25, 9;
 ; End of false expr.
    %blend;
T_17.25;
    %jmp/0 T_17.23, 8;
 ; End of false expr.
    %blend;
T_17.23;
    %store/vec4 v0x555b2d93bbd0_0, 0, 32;
    %jmp T_17.21;
T_17.20 ;
    %load/vec4 v0x555b2d93ae80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.26, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
    %load/vec4 v0x555b2d939d20_0;
    %store/vec4 v0x555b2d93aaf0_0, 0, 3;
    %load/vec4 v0x555b2d93ada0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x555b2d93bbd0_0, 0, 32;
    %jmp T_17.27;
T_17.26 ;
    %load/vec4 v0x555b2d93a280_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_17.28, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
    %load/vec4 v0x555b2d939d20_0;
    %store/vec4 v0x555b2d93aaf0_0, 0, 3;
    %load/vec4 v0x555b2d93a280_0;
    %store/vec4 v0x555b2d93a1a0_0, 0, 4;
    %jmp T_17.29;
T_17.28 ;
    %load/vec4 v0x555b2d93ac90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_17.30, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
    %load/vec4 v0x555b2d939d20_0;
    %store/vec4 v0x555b2d93aaf0_0, 0, 3;
    %load/vec4 v0x555b2d939f10_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.32, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_17.33, 8;
T_17.32 ; End of true expr.
    %load/vec4 v0x555b2d93bfd0_0;
    %jmp/0 T_17.33, 8;
 ; End of false expr.
    %blend;
T_17.33;
    %store/vec4 v0x555b2d93bbd0_0, 0, 32;
    %load/vec4 v0x555b2d939f10_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.34, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_17.35, 8;
T_17.34 ; End of true expr.
    %load/vec4 v0x555b2d939d20_0;
    %store/vec4 v0x555b2d936860_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_fsm.lane_mask, S_0x555b2d936580;
    %jmp/0 T_17.35, 8;
 ; End of false expr.
    %blend;
T_17.35;
    %store/vec4 v0x555b2d93a930_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b2d9393e0_0, 0, 32;
    %jmp T_17.31;
T_17.30 ;
    %load/vec4 v0x555b2d939830_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b2d939830_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b2d939830_0;
    %cmpi/e 199, 0, 8;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b2d939830_0;
    %cmpi/e 96, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_17.36, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
    %jmp T_17.37;
T_17.36 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
T_17.37 ;
T_17.31 ;
T_17.29 ;
T_17.27 ;
T_17.21 ;
T_17.18 ;
T_17.16 ;
    %jmp T_17.11;
T_17.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d93b7f0_0, 0, 1;
    %load/vec4 v0x555b2d93aa10_0;
    %store/vec4 v0x555b2d936860_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_fsm.lane_mask, S_0x555b2d936580;
    %store/vec4 v0x555b2d93a930_0, 0, 4;
    %load/vec4 v0x555b2d93ba30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.38, 8;
    %load/vec4 v0x555b2d93baf0_0;
    %ix/getv 4, v0x555b2d93aa10_0;
    %shiftl 4;
    %store/vec4 v0x555b2d93bbd0_0, 0, 32;
T_17.38 ;
    %load/vec4 v0x555b2d939240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.40, 8;
    %load/vec4 v0x555b2d939080_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x555b2d93aa10_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x555b2d939160_0, 0, 6;
    %load/vec4 v0x555b2d938ca0_0;
    %load/vec4 v0x555b2d939160_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_17.42, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555b2d939160_0, 0, 6;
    %load/vec4 v0x555b2d93ae80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.44, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
    %load/vec4 v0x555b2d939d20_0;
    %store/vec4 v0x555b2d93aaf0_0, 0, 3;
    %load/vec4 v0x555b2d93ada0_0;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x555b2d93bbd0_0, 0, 32;
    %jmp T_17.45;
T_17.44 ;
    %load/vec4 v0x555b2d93a280_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_17.46, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
    %load/vec4 v0x555b2d939d20_0;
    %store/vec4 v0x555b2d93aaf0_0, 0, 3;
    %load/vec4 v0x555b2d93a280_0;
    %store/vec4 v0x555b2d93a1a0_0, 0, 4;
    %jmp T_17.47;
T_17.46 ;
    %load/vec4 v0x555b2d93ac90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_17.48, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
    %load/vec4 v0x555b2d939d20_0;
    %store/vec4 v0x555b2d93aaf0_0, 0, 3;
    %load/vec4 v0x555b2d939f10_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.50, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_17.51, 8;
T_17.50 ; End of true expr.
    %load/vec4 v0x555b2d93bfd0_0;
    %jmp/0 T_17.51, 8;
 ; End of false expr.
    %blend;
T_17.51;
    %store/vec4 v0x555b2d93bbd0_0, 0, 32;
    %load/vec4 v0x555b2d939f10_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.52, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_17.53, 8;
T_17.52 ; End of true expr.
    %load/vec4 v0x555b2d939d20_0;
    %store/vec4 v0x555b2d936860_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_fsm.lane_mask, S_0x555b2d936580;
    %jmp/0 T_17.53, 8;
 ; End of false expr.
    %blend;
T_17.53;
    %store/vec4 v0x555b2d93a930_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b2d9393e0_0, 0, 32;
    %jmp T_17.49;
T_17.48 ;
    %load/vec4 v0x555b2d939830_0;
    %cmpi/e 32, 0, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555b2d939830_0;
    %cmpi/e 216, 0, 8;
    %flag_or 4, 8;
    %jmp/0xz  T_17.54, 4;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
    %jmp T_17.55;
T_17.54 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
T_17.55 ;
T_17.49 ;
T_17.47 ;
T_17.45 ;
T_17.42 ;
T_17.40 ;
    %jmp T_17.11;
T_17.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d93b7f0_0, 0, 1;
    %load/vec4 v0x555b2d93aa10_0;
    %store/vec4 v0x555b2d936860_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_fsm.lane_mask, S_0x555b2d936580;
    %store/vec4 v0x555b2d93a930_0, 0, 4;
    %load/vec4 v0x555b2d93ba30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.56, 8;
    %load/vec4 v0x555b2d93baf0_0;
    %ix/getv 4, v0x555b2d93aa10_0;
    %shiftl 4;
    %store/vec4 v0x555b2d93bbd0_0, 0, 32;
T_17.56 ;
    %load/vec4 v0x555b2d939240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.58, 8;
    %load/vec4 v0x555b2d939080_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x555b2d93aa10_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x555b2d939160_0, 0, 6;
    %load/vec4 v0x555b2d939160_0;
    %cmpi/u 8, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_17.60, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555b2d939160_0, 0, 6;
    %load/vec4 v0x555b2d93a280_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_17.62, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
    %load/vec4 v0x555b2d939d20_0;
    %store/vec4 v0x555b2d93aaf0_0, 0, 3;
    %load/vec4 v0x555b2d93a280_0;
    %store/vec4 v0x555b2d93a1a0_0, 0, 4;
    %jmp T_17.63;
T_17.62 ;
    %load/vec4 v0x555b2d93ac90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_17.64, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
    %load/vec4 v0x555b2d939d20_0;
    %store/vec4 v0x555b2d93aaf0_0, 0, 3;
    %load/vec4 v0x555b2d939f10_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.66, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_17.67, 8;
T_17.66 ; End of true expr.
    %load/vec4 v0x555b2d93bfd0_0;
    %jmp/0 T_17.67, 8;
 ; End of false expr.
    %blend;
T_17.67;
    %store/vec4 v0x555b2d93bbd0_0, 0, 32;
    %load/vec4 v0x555b2d939f10_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.68, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_17.69, 8;
T_17.68 ; End of true expr.
    %load/vec4 v0x555b2d939d20_0;
    %store/vec4 v0x555b2d936860_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_fsm.lane_mask, S_0x555b2d936580;
    %jmp/0 T_17.69, 8;
 ; End of false expr.
    %blend;
T_17.69;
    %store/vec4 v0x555b2d93a930_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b2d9393e0_0, 0, 32;
    %jmp T_17.65;
T_17.64 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
T_17.65 ;
T_17.63 ;
T_17.60 ;
T_17.58 ;
    %jmp T_17.11;
T_17.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d93b7f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555b2d93a930_0, 0, 4;
    %load/vec4 v0x555b2d939240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.70, 8;
    %load/vec4 v0x555b2d93a0c0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_17.72, 4;
    %load/vec4 v0x555b2d93a0c0_0;
    %subi 1, 0, 4;
    %store/vec4 v0x555b2d93a1a0_0, 0, 4;
T_17.72 ;
    %load/vec4 v0x555b2d93a0c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.74, 4;
    %load/vec4 v0x555b2d93ac90_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_17.76, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
    %load/vec4 v0x555b2d939d20_0;
    %store/vec4 v0x555b2d93aaf0_0, 0, 3;
    %load/vec4 v0x555b2d939f10_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.78, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_17.79, 8;
T_17.78 ; End of true expr.
    %load/vec4 v0x555b2d93bfd0_0;
    %jmp/0 T_17.79, 8;
 ; End of false expr.
    %blend;
T_17.79;
    %store/vec4 v0x555b2d93bbd0_0, 0, 32;
    %load/vec4 v0x555b2d939f10_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.80, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_17.81, 8;
T_17.80 ; End of true expr.
    %load/vec4 v0x555b2d939d20_0;
    %store/vec4 v0x555b2d936860_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_fsm.lane_mask, S_0x555b2d936580;
    %jmp/0 T_17.81, 8;
 ; End of false expr.
    %blend;
T_17.81;
    %store/vec4 v0x555b2d93a930_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b2d9393e0_0, 0, 32;
    %jmp T_17.77;
T_17.76 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
T_17.77 ;
T_17.74 ;
T_17.70 ;
    %jmp T_17.11;
T_17.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d93b7f0_0, 0, 1;
    %load/vec4 v0x555b2d939f10_0;
    %flag_set/vec4 8;
    %jmp/0 T_17.82, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_17.83, 8;
T_17.82 ; End of true expr.
    %load/vec4 v0x555b2d93aa10_0;
    %store/vec4 v0x555b2d936860_0, 0, 3;
    %callf/vec4 TD_int_csr_ce_fsm_tb.u_fsm.lane_mask, S_0x555b2d936580;
    %jmp/0 T_17.83, 8;
 ; End of false expr.
    %blend;
T_17.83;
    %store/vec4 v0x555b2d93a930_0, 0, 4;
    %load/vec4 v0x555b2d939f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.84, 8;
    %load/vec4 v0x555b2d93b3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.86, 8;
    %load/vec4 v0x555b2d93baf0_0;
    %ix/getv 4, v0x555b2d93aa10_0;
    %shiftl 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x555b2d93a390_0;
    %concat/vec4; draw_concat_vec4
    %or;
    %store/vec4 v0x555b2d93bbd0_0, 0, 32;
T_17.86 ;
    %load/vec4 v0x555b2d939240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.88, 8;
    %load/vec4 v0x555b2d939080_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x555b2d93aa10_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x555b2d939160_0, 0, 6;
    %load/vec4 v0x555b2d939160_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_17.90, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555b2d939160_0, 0, 6;
    %load/vec4 v0x555b2d939300_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555b2d9393e0_0, 0, 32;
    %load/vec4 v0x555b2d93b240_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.92, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d93b330_0, 0, 1;
    %load/vec4 v0x555b2d93bbd0_0;
    %store/vec4 v0x555b2d93b180_0, 0, 32;
T_17.92 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b2d93bbd0_0, 0, 32;
T_17.90 ;
    %load/vec4 v0x555b2d93ac90_0;
    %load/vec4 v0x555b2d9393e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_17.94, 5;
    %load/vec4 v0x555b2d93c1d0_0;
    %load/vec4 v0x555b2d939b20_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.96, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
    %jmp T_17.97;
T_17.96 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
T_17.97 ;
T_17.94 ;
T_17.88 ;
    %jmp T_17.85;
T_17.84 ;
    %load/vec4 v0x555b2d93ba30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.98, 8;
    %load/vec4 v0x555b2d93baf0_0;
    %ix/getv 4, v0x555b2d93aa10_0;
    %shiftl 4;
    %store/vec4 v0x555b2d93bbd0_0, 0, 32;
T_17.98 ;
    %load/vec4 v0x555b2d939240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.100, 8;
    %load/vec4 v0x555b2d939080_0;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x555b2d93aa10_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %store/vec4 v0x555b2d939160_0, 0, 6;
    %load/vec4 v0x555b2d939160_0;
    %cmpi/u 32, 0, 6;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_17.102, 5;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x555b2d939160_0, 0, 6;
    %load/vec4 v0x555b2d939300_0;
    %addi 4, 0, 32;
    %store/vec4 v0x555b2d9393e0_0, 0, 32;
    %load/vec4 v0x555b2d939300_0;
    %addi 4, 0, 32;
    %load/vec4 v0x555b2d93ac90_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x555b2d93c090_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.104, 8;
    %load/vec4 v0x555b2d93bfd0_0;
    %store/vec4 v0x555b2d93bbd0_0, 0, 32;
    %jmp T_17.105;
T_17.104 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b2d93bbd0_0, 0, 32;
T_17.105 ;
T_17.102 ;
    %load/vec4 v0x555b2d93ac90_0;
    %load/vec4 v0x555b2d9393e0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_17.106, 5;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
T_17.106 ;
T_17.100 ;
T_17.85 ;
    %jmp T_17.11;
T_17.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b2d939c80_0, 0, 1;
    %load/vec4 v0x555b2d939b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.108, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
T_17.108 ;
    %jmp T_17.11;
T_17.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d939c80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
    %jmp T_17.11;
T_17.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b2d939c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b2d93b7f0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x555b2d93be30_0, 0, 4;
    %jmp T_17.11;
T_17.11 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x555b2d8c5820;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b2d8f4390_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x555b2d8f4390_0;
    %cmpi/s 1048576, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 255, 0, 8;
    %ix/getv/s 4, v0x555b2d8f4390_0;
    %store/vec4a v0x555b2d8f3de0, 4, 0;
    %load/vec4 v0x555b2d8f4390_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555b2d8f4390_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_0x555b2d8c5820;
T_19 ;
    %wait E_0x555b2d92fe70;
    %load/vec4 v0x555b2d8f3e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x555b2d8b77c0_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %jmp T_19.6;
T_19.2 ;
    %load/vec4 v0x555b2d8dd650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x555b2d8f4c80_0, 0;
    %jmp T_19.10;
T_19.7 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d8f4c80_0, 4, 5;
    %jmp T_19.10;
T_19.8 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d8f4c80_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d8f4c80_0, 4, 5;
    %jmp T_19.10;
T_19.10 ;
    %pop/vec4 1;
    %load/vec4 v0x555b2d916150_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555b2d916150_0, 0;
    %load/vec4 v0x555b2d916150_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_19.11, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555b2d916150_0, 0;
    %load/vec4 v0x555b2d6e7ac0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x555b2d6e7ac0_0, 0;
T_19.11 ;
    %jmp T_19.6;
T_19.3 ;
    %load/vec4 v0x555b2d8b7720_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d8f4c80_0, 4, 5;
    %load/vec4 v0x555b2d8b7720_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d8b7720_0, 0;
    %load/vec4 v0x555b2d916150_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555b2d916150_0, 0;
    %load/vec4 v0x555b2d916150_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_19.13, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555b2d916150_0, 0;
T_19.13 ;
    %jmp T_19.6;
T_19.4 ;
    %load/vec4 v0x555b2d8b7720_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d8f4c80_0, 4, 5;
    %load/vec4 v0x555b2d8b7720_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d8b7720_0, 0;
    %load/vec4 v0x555b2d916150_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555b2d916150_0, 0;
    %load/vec4 v0x555b2d916150_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_19.15, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555b2d916150_0, 0;
T_19.15 ;
    %jmp T_19.6;
T_19.6 ;
    %pop/vec4 1;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x555b2d8c5820;
T_20 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555b2d8b72a0_0, 0, 8;
    %pushi/vec4 12722199, 0, 24;
    %store/vec4 v0x555b2d8dcf00_0, 0, 24;
    %end;
    .thread T_20;
    .scope S_0x555b2d8c5820;
T_21 ;
    %wait E_0x555b2d6d7390;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b2d8b77c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b2d8f42d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b2d8f4c80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555b2d8e8e10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555b2d8b7c40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555b2d8b7720_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555b2d8dd350_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555b2d916c60_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555b2d916150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555b2d8dd650_0, 0;
    %load/vec4 v0x555b2d8b72a0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d8b72a0_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d8b72a0_0, 4, 5;
T_21.0 ;
    %load/vec4 v0x555b2d8dce40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %fork t_3, S_0x555b2d8c6ed0;
    %jmp t_2;
    .scope S_0x555b2d8c6ed0;
t_3 ;
    %load/vec4 v0x555b2d6e7ac0_0;
    %parti/s 12, 12, 5;
    %concati/vec4 0, 0, 12;
    %pad/u 32;
    %store/vec4 v0x555b2d7f52d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b2d82afa0_0, 0, 32;
T_21.4 ;
    %load/vec4 v0x555b2d82afa0_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_21.5, 5;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0x555b2d7f52d0_0;
    %pad/s 33;
    %load/vec4 v0x555b2d82afa0_0;
    %pad/s 33;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x555b2d8f3de0, 4, 0;
    %load/vec4 v0x555b2d82afa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555b2d82afa0_0, 0, 32;
    %jmp T_21.4;
T_21.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b2d8dce40_0, 0, 1;
    %end;
    .scope S_0x555b2d8c5820;
t_2 %join;
T_21.2 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x555b2d8c5820;
T_22 ;
    %wait E_0x555b2d828a40;
    %load/vec4 v0x555b2d8f3e80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x555b2d8b77c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_22.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_22.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_22.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_22.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_22.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_22.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_22.8, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b2d8b77c0_0, 0;
    %jmp T_22.10;
T_22.2 ;
    %load/vec4 v0x555b2d8b7c40_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x555b2d8f4bc0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555b2d8b7c40_0, 0;
    %load/vec4 v0x555b2d916150_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555b2d916150_0, 0;
    %load/vec4 v0x555b2d916150_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_22.11, 4;
    %load/vec4 v0x555b2d8b7c40_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x555b2d8f4bc0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555b2d8e8e10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555b2d916150_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555b2d916c60_0, 0;
    %load/vec4 v0x555b2d8b7c40_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x555b2d8f4bc0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 159, 0, 8;
    %cmp/u;
    %jmp/1 T_22.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_22.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_22.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_22.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_22.17, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_22.18, 6;
    %dup/vec4;
    %pushi/vec4 59, 0, 8;
    %cmp/u;
    %jmp/1 T_22.19, 6;
    %dup/vec4;
    %pushi/vec4 107, 0, 8;
    %cmp/u;
    %jmp/1 T_22.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_22.21, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_22.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b2d8b77c0_0, 0;
    %jmp T_22.24;
T_22.13 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x555b2d8b77c0_0, 0;
    %load/vec4 v0x555b2d8dcf00_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x555b2d8b7720_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555b2d8f42d0_0, 0;
    %jmp T_22.24;
T_22.14 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x555b2d8b77c0_0, 0;
    %load/vec4 v0x555b2d8b72a0_0;
    %assign/vec4 v0x555b2d8b7720_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555b2d8f42d0_0, 0;
    %jmp T_22.24;
T_22.15 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d8b72a0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b2d8b77c0_0, 0;
    %jmp T_22.24;
T_22.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d8b72a0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b2d8b77c0_0, 0;
    %jmp T_22.24;
T_22.17 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555b2d8b77c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555b2d8dd350_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555b2d8dd650_0, 0;
    %jmp T_22.24;
T_22.18 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555b2d8b77c0_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x555b2d8dd350_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x555b2d8dd650_0, 0;
    %jmp T_22.24;
T_22.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555b2d8b77c0_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x555b2d8dd350_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x555b2d8dd650_0, 0;
    %jmp T_22.24;
T_22.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555b2d8b77c0_0, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0x555b2d8dd350_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x555b2d8dd650_0, 0;
    %jmp T_22.24;
T_22.21 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555b2d8b77c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555b2d8dd350_0, 0;
    %jmp T_22.24;
T_22.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x555b2d8b77c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555b2d8dd350_0, 0;
    %jmp T_22.24;
T_22.24 ;
    %pop/vec4 1;
T_22.11 ;
    %jmp T_22.10;
T_22.3 ;
    %load/vec4 v0x555b2d8b7c40_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x555b2d8f4bc0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555b2d8b7c40_0, 0;
    %load/vec4 v0x555b2d916150_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555b2d916150_0, 0;
    %load/vec4 v0x555b2d916150_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_22.25, 4;
    %load/vec4 v0x555b2d6e7ac0_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x555b2d8b7c40_0;
    %parti/s 7, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555b2d8f4bc0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555b2d6e7ac0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555b2d916150_0, 0;
    %load/vec4 v0x555b2d916c60_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x555b2d916c60_0, 0;
    %load/vec4 v0x555b2d916c60_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_22.27, 4;
    %load/vec4 v0x555b2d8e8e10_0;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_22.29, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x555b2d8b77c0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555b2d916150_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d8b72a0_0, 4, 5;
    %jmp T_22.30;
T_22.29 ;
    %load/vec4 v0x555b2d8e8e10_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_22.31, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b2d8dce40_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x555b2d8b72a0_0, 4, 5;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b2d8b77c0_0, 0;
    %jmp T_22.32;
T_22.31 ;
    %load/vec4 v0x555b2d8dd350_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_22.33, 4;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x555b2d8b77c0_0, 0;
    %jmp T_22.34;
T_22.33 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x555b2d8b77c0_0, 0;
    %ix/getv 4, v0x555b2d6e7ac0_0;
    %load/vec4a v0x555b2d8f3de0, 4;
    %assign/vec4 v0x555b2d8b7720_0, 0;
    %load/vec4 v0x555b2d8dd650_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_22.35, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_22.36, 8;
T_22.35 ; End of true expr.
    %load/vec4 v0x555b2d8dd650_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_22.37, 9;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_22.38, 9;
T_22.37 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_22.38, 9;
 ; End of false expr.
    %blend;
T_22.38;
    %jmp/0 T_22.36, 8;
 ; End of false expr.
    %blend;
T_22.36;
    %assign/vec4 v0x555b2d8f42d0_0, 0;
T_22.34 ;
T_22.32 ;
T_22.30 ;
T_22.27 ;
T_22.25 ;
    %jmp T_22.10;
T_22.4 ;
    %load/vec4 v0x555b2d916150_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555b2d916150_0, 0;
    %load/vec4 v0x555b2d916150_0;
    %pad/u 32;
    %load/vec4 v0x555b2d8dd350_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_22.39, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555b2d916150_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x555b2d8b77c0_0, 0;
    %ix/getv 4, v0x555b2d6e7ac0_0;
    %load/vec4a v0x555b2d8f3de0, 4;
    %assign/vec4 v0x555b2d8b7720_0, 0;
    %load/vec4 v0x555b2d8dd650_0;
    %cmpi/e 0, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_22.41, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_22.42, 8;
T_22.41 ; End of true expr.
    %load/vec4 v0x555b2d8dd650_0;
    %cmpi/e 1, 0, 2;
    %flag_mov 9, 4;
    %jmp/0 T_22.43, 9;
    %pushi/vec4 3, 0, 4;
    %jmp/1 T_22.44, 9;
T_22.43 ; End of true expr.
    %pushi/vec4 15, 0, 4;
    %jmp/0 T_22.44, 9;
 ; End of false expr.
    %blend;
T_22.44;
    %jmp/0 T_22.42, 8;
 ; End of false expr.
    %blend;
T_22.42;
    %assign/vec4 v0x555b2d8f42d0_0, 0;
T_22.39 ;
    %jmp T_22.10;
T_22.5 ;
    %jmp T_22.10;
T_22.6 ;
    %jmp T_22.10;
T_22.7 ;
    %jmp T_22.10;
T_22.8 ;
    %load/vec4 v0x555b2d8b7c40_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x555b2d8f4bc0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555b2d8b7c40_0, 0;
    %load/vec4 v0x555b2d916150_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x555b2d916150_0, 0;
    %load/vec4 v0x555b2d916150_0;
    %cmpi/e 7, 0, 6;
    %jmp/0xz  T_22.45, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x555b2d916150_0, 0;
    %load/vec4 v0x555b2d8b7c40_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x555b2d8f4bc0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %ix/getv 3, v0x555b2d6e7ac0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555b2d8f3de0, 0, 4;
    %load/vec4 v0x555b2d6e7ac0_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x555b2d6e7ac0_0, 0;
T_22.45 ;
    %jmp T_22.10;
T_22.10 ;
    %pop/vec4 1;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555b2d8f42d0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x555b2d8f4780;
T_23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b2d93daf0_0, 0, 1;
    %end;
    .thread T_23;
    .scope S_0x555b2d8f4780;
T_24 ;
    %delay 5000, 0;
    %load/vec4 v0x555b2d93daf0_0;
    %inv;
    %store/vec4 v0x555b2d93daf0_0, 0, 1;
    %jmp T_24;
    .thread T_24;
    .scope S_0x555b2d8f4780;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b2d940230_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x555b2d8f4780;
T_26 ;
    %wait E_0x555b2d828d00;
    %load/vec4 v0x555b2d940230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b2d9403c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555b2d93f7e0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x555b2d93f350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x555b2d93f240_0;
    %assign/vec4 v0x555b2d93f7e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b2d9403c0_0, 0;
    %vpi_call/w 3 108 "$display", "[int2] rx_wen data=%08h time=%0t", v0x555b2d93f240_0, $time {0 0 0};
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x555b2d8f4780;
T_27 ;
    %wait E_0x555b2d828d00;
    %load/vec4 v0x555b2d93e2e0_0;
    %assign/vec4 v0x555b2d93e3d0_0, 0;
    %load/vec4 v0x555b2d93e2e0_0;
    %nor/r;
    %load/vec4 v0x555b2d9402d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v0x555b2d9402d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x555b2d8f4780;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b2d93fe20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b2d93fc40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b2d9400a0_0, 0, 1;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v0x555b2d93fb80_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b2d940000_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x555b2d93ff60_0, 0, 4;
    %pushi/vec4 10, 0, 32;
T_28.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_28.1, 5;
    %jmp/1 T_28.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555b2d828d00;
    %jmp T_28.0;
T_28.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b2d940230_0, 0, 1;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x555b2d8f7fa0_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555b2d8f6e40_0, 0, 32;
    %fork TD_int_csr_ce_fsm_tb.apb_write, S_0x555b2d8c54d0;
    %join;
    %pushi/vec4 20, 0, 12;
    %store/vec4 v0x555b2d8f7fa0_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x555b2d8f6e40_0, 0, 32;
    %fork TD_int_csr_ce_fsm_tb.apb_write, S_0x555b2d8c54d0;
    %join;
    %pushi/vec4 24, 0, 12;
    %store/vec4 v0x555b2d8f7fa0_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x555b2d8f6e40_0, 0, 32;
    %fork TD_int_csr_ce_fsm_tb.apb_write, S_0x555b2d8c54d0;
    %join;
    %pushi/vec4 36, 0, 12;
    %store/vec4 v0x555b2d8f7fa0_0, 0, 12;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0x555b2d8f6e40_0, 0, 32;
    %fork TD_int_csr_ce_fsm_tb.apb_write, S_0x555b2d8c54d0;
    %join;
    %pushi/vec4 40, 0, 12;
    %store/vec4 v0x555b2d8f7fa0_0, 0, 12;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x555b2d8f6e40_0, 0, 32;
    %fork TD_int_csr_ce_fsm_tb.apb_write, S_0x555b2d8c54d0;
    %join;
    %pushi/vec4 44, 0, 12;
    %store/vec4 v0x555b2d8f7fa0_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b2d8f6e40_0, 0, 32;
    %fork TD_int_csr_ce_fsm_tb.apb_write, S_0x555b2d8c54d0;
    %join;
    %pushi/vec4 48, 0, 12;
    %store/vec4 v0x555b2d8f7fa0_0, 0, 12;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x555b2d8f6e40_0, 0, 32;
    %fork TD_int_csr_ce_fsm_tb.apb_write, S_0x555b2d8c54d0;
    %join;
    %pushi/vec4 4, 0, 12;
    %store/vec4 v0x555b2d8f7fa0_0, 0, 12;
    %pushi/vec4 257, 0, 32;
    %store/vec4 v0x555b2d8f6e40_0, 0, 32;
    %fork TD_int_csr_ce_fsm_tb.apb_write, S_0x555b2d8c54d0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b2d93f530_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x555b2d93f530_0;
    %cmpi/s 20000, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x555b2d9403c0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_28.3, 8;
    %wait E_0x555b2d828d00;
    %load/vec4 v0x555b2d93f530_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555b2d93f530_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %load/vec4 v0x555b2d9403c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.4, 8;
    %vpi_call/w 3 145 "$fatal", 32'sb00000000000000000000000000000001, "int_csr_ce_fsm: no RX word observed" {0 0 0};
T_28.4 ;
    %load/vec4 v0x555b2d93f7e0_0;
    %pushi/vec4 2147483647, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x555b2d93f7e0_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %vpi_call/w 3 147 "$fatal", 32'sb00000000000000000000000000000001, "int_csr_ce_fsm: expected 7FFFFFFF/FFFFFFFF got %h", v0x555b2d93f7e0_0 {0 0 0};
T_28.6 ;
    %vpi_call/w 3 148 "$display", "CSR+CE+FSM integration test passed" {0 0 0};
    %vpi_call/w 3 149 "$finish" {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x555b2d8f4780;
T_29 ;
    %delay 1000000000, 0;
    %vpi_call/w 3 155 "$display", "[int_csr_ce_fsm_tb] Global timeout reached \342\200\224 finishing." {0 0 0};
    %vpi_call/w 3 156 "$finish" {0 0 0};
    %end;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "tb/int_csr_ce_fsm_tb.v";
    "src/qspi_device.v";
    "src/cmd_engine.v";
    "src/csr.v";
    "src/fifo_rx.v";
    "src/qspi_fsm.v";
    "src/fifo_tx.v";
