#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fdeefc10fe0 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
P_0x7fdeefc13680 .param/l "num_cycles" 0 2 20, +C4<00000000000000000000000011001000>;
v0x7fdeefdb8c90_0 .var "Clk", 0 0;
v0x7fdeefdb8d20_0 .var "Reset", 0 0;
v0x7fdeefdb8db0_0 .var "Start", 0 0;
v0x7fdeefdb8e80_0 .var "address", 26 0;
v0x7fdeefdb8f10_0 .var/i "counter", 31 0;
v0x7fdeefdb8fe0_0 .net "cpu_mem_addr", 31 0, L_0x7fdeefdbdf30;  1 drivers
v0x7fdeefdb9070_0 .net "cpu_mem_data", 255 0, L_0x7fdeefdbe0c0;  1 drivers
v0x7fdeefdb9100_0 .net "cpu_mem_enable", 0 0, L_0x7fdeefdbdb00;  1 drivers
v0x7fdeefdb9190_0 .net "cpu_mem_write", 0 0, L_0x7fdeefdbe1b0;  1 drivers
v0x7fdeefdb92a0_0 .var "flag", 0 0;
v0x7fdeefdb9330_0 .var/i "i", 31 0;
v0x7fdeefdb93d0_0 .var "index", 3 0;
v0x7fdeefdb9480_0 .var/i "j", 31 0;
v0x7fdeefdb9530_0 .net "mem_cpu_ack", 0 0, L_0x7fdeefdbee70;  1 drivers
v0x7fdeefdb95c0_0 .net "mem_cpu_data", 255 0, v0x7fdeefdb85a0_0;  1 drivers
v0x7fdeefdb9660_0 .var/i "outfile", 31 0;
v0x7fdeefdb9710_0 .var/i "outfile2", 31 0;
v0x7fdeefdb98a0_0 .var "tag", 24 0;
S_0x7fdeefc0a420 .scope module, "CPU" "CPU" 2 24, 3 1 0, S_0x7fdeefc10fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 256 "mem_data_i";
    .port_info 4 /INPUT 1 "mem_ack_i";
    .port_info 5 /OUTPUT 256 "mem_data_o";
    .port_info 6 /OUTPUT 32 "mem_addr_o";
    .port_info 7 /OUTPUT 1 "mem_enable_o";
    .port_info 8 /OUTPUT 1 "mem_write_o";
v0x7fdeefdb6f20_0 .net *"_ivl_12", 6 0, L_0x7fdeefdbe640;  1 drivers
v0x7fdeefdb6fe0_0 .net *"_ivl_13", 2 0, L_0x7fdeefdbbc30;  1 drivers
v0x7fdeefdb7080_0 .net *"_ivl_4", 30 0, L_0x7fdeefdb9cb0;  1 drivers
L_0x7fdeeff73050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdeefdb7110_0 .net *"_ivl_6", 0 0, L_0x7fdeeff73050;  1 drivers
v0x7fdeefdb71a0_0 .net "clk_i", 0 0, v0x7fdeefdb8c90_0;  1 drivers
v0x7fdeefdb7370_0 .net "mem_ack_i", 0 0, L_0x7fdeefdbee70;  alias, 1 drivers
v0x7fdeefdb7400_0 .net "mem_addr_o", 31 0, L_0x7fdeefdbdf30;  alias, 1 drivers
v0x7fdeefdb7490_0 .net "mem_data_i", 255 0, v0x7fdeefdb85a0_0;  alias, 1 drivers
v0x7fdeefdb7520_0 .net "mem_data_o", 255 0, L_0x7fdeefdbe0c0;  alias, 1 drivers
v0x7fdeefdb7630_0 .net "mem_enable_o", 0 0, L_0x7fdeefdbdb00;  alias, 1 drivers
v0x7fdeefdb76c0_0 .net "mem_write_o", 0 0, L_0x7fdeefdbe1b0;  alias, 1 drivers
v0x7fdeefdb7750_0 .net "rst_i", 0 0, v0x7fdeefdb8d20_0;  1 drivers
v0x7fdeefdb77e0_0 .net "start_i", 0 0, v0x7fdeefdb8db0_0;  1 drivers
L_0x7fdeefdb9d90 .concat [ 1 31 0 0], L_0x7fdeeff73050, L_0x7fdeefdb9cb0;
L_0x7fdeefdbe8e0 .concat [ 3 7 0 0], L_0x7fdeefdbbc30, L_0x7fdeefdbe640;
S_0x7fdeefc152e0 .scope module, "ALU" "ALU" 3 118, 4 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fdeefc173e0_0 .net "ALUCtrl_i", 2 0, v0x7fdeefd224c0_0;  1 drivers
v0x7fdeefd26540_0 .net/s "data1_i", 31 0, v0x7fdeefdaee30_0;  1 drivers
v0x7fdeefd265d0_0 .net/s "data2_i", 31 0, v0x7fdeefdaf3d0_0;  1 drivers
v0x7fdeefd26680_0 .var/s "data_o", 31 0;
E_0x7fdeefc11680 .event edge, v0x7fdeefc173e0_0, v0x7fdeefd26540_0, v0x7fdeefd265d0_0;
S_0x7fdeefd22330 .scope module, "ALU_Control" "ALU_Control" 3 125, 5 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v0x7fdeefd224c0_0 .var "ALUCtrl_o", 2 0;
v0x7fdeefd22590_0 .net "ALUOp_i", 1 0, v0x7fdeefda9e40_0;  1 drivers
v0x7fdeefd1c400_0 .net "funct_i", 9 0, v0x7fdeefdaaec0_0;  1 drivers
E_0x7fdeefd26810 .event edge, v0x7fdeefd22590_0, v0x7fdeefd1c400_0;
S_0x7fdeefd1c510 .scope module, "Add_PC" "Adder" 3 38, 6 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fdeefd14f00_0 .net/s "data1_i", 31 0, v0x7fdeefdb0db0_0;  1 drivers
L_0x7fdeeff73008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fdeefd14fa0_0 .net/s "data2_i", 31 0, L_0x7fdeeff73008;  1 drivers
v0x7fdeefd15050_0 .net/s "data_o", 31 0, L_0x7fdeefdb99f0;  1 drivers
L_0x7fdeefdb99f0 .arith/sum 32, v0x7fdeefdb0db0_0, L_0x7fdeeff73008;
S_0x7fdeefd0a770 .scope module, "Add_PC_Branch" "Adder" 3 44, 6 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7fdeefd0a930_0 .net/s "data1_i", 31 0, L_0x7fdeefdb9d90;  1 drivers
v0x7fdeefd09920_0 .net/s "data2_i", 31 0, v0x7fdeefdab7a0_0;  1 drivers
v0x7fdeefd099b0_0 .net/s "data_o", 31 0, L_0x7fdeefdb9b70;  1 drivers
L_0x7fdeefdb9b70 .arith/sum 32, L_0x7fdeefdb9d90, v0x7fdeefdab7a0_0;
S_0x7fdeefd09a60 .scope module, "Control" "Control" 3 26, 7 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 2 "ALUOp_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 1 "RegWrite_o";
    .port_info 5 /OUTPUT 1 "MemtoReg_o";
    .port_info 6 /OUTPUT 1 "MemRead_o";
    .port_info 7 /OUTPUT 1 "MemWrite_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x7fdeefd06c00_0 .var "ALUOp_o", 1 0;
v0x7fdeefd06cc0_0 .var "ALUSrc_o", 0 0;
v0x7fdeefd581c0_0 .var "Branch_o", 0 0;
v0x7fdeefd58250_0 .var "MemRead_o", 0 0;
v0x7fdeefd582f0_0 .var "MemWrite_o", 0 0;
v0x7fdeefd583d0_0 .var "MemtoReg_o", 0 0;
v0x7fdeefda73f0_0 .net "NoOp_i", 0 0, v0x7fdeefda9330_0;  1 drivers
v0x7fdeefda7480_0 .net "Op_i", 6 0, L_0x7fdeefdb9930;  1 drivers
v0x7fdeefda7510_0 .var "RegWrite_o", 0 0;
E_0x7fdeefd06bd0 .event edge, v0x7fdeefda73f0_0, v0x7fdeefda7480_0;
S_0x7fdeefda76b0 .scope module, "EXMEM" "EXMEM" 3 235, 8 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /INPUT 32 "ALUResult_i";
    .port_info 6 /INPUT 32 "MUX_B_i";
    .port_info 7 /INPUT 5 "RDaddr_i";
    .port_info 8 /INPUT 1 "MemStall_i";
    .port_info 9 /OUTPUT 1 "RegWrite_o";
    .port_info 10 /OUTPUT 1 "MemtoReg_o";
    .port_info 11 /OUTPUT 1 "MemRead_o";
    .port_info 12 /OUTPUT 1 "MemWrite_o";
    .port_info 13 /OUTPUT 32 "ALUResult_o";
    .port_info 14 /OUTPUT 32 "MUX_B_o";
    .port_info 15 /OUTPUT 5 "RDaddr_o";
v0x7fdeefda7a30_0 .net/s "ALUResult_i", 31 0, v0x7fdeefd26680_0;  1 drivers
v0x7fdeefda7b00_0 .var/s "ALUResult_o", 31 0;
v0x7fdeefda7ba0_0 .net/s "MUX_B_i", 31 0, v0x7fdeefdafae0_0;  1 drivers
v0x7fdeefda7c60_0 .var/s "MUX_B_o", 31 0;
v0x7fdeefda7d10_0 .net "MemRead_i", 0 0, v0x7fdeefdaa0e0_0;  1 drivers
v0x7fdeefda7df0_0 .var "MemRead_o", 0 0;
v0x7fdeefda7e90_0 .net "MemStall_i", 0 0, L_0x7fdeefdbd080;  1 drivers
v0x7fdeefda7f30_0 .net "MemWrite_i", 0 0, v0x7fdeefdaa2f0_0;  1 drivers
v0x7fdeefda7fd0_0 .var "MemWrite_o", 0 0;
v0x7fdeefda80e0_0 .net "MemtoReg_i", 0 0, v0x7fdeefdaa4b0_0;  1 drivers
v0x7fdeefda8170_0 .var "MemtoReg_o", 0 0;
v0x7fdeefda8210_0 .net "RDaddr_i", 4 0, v0x7fdeefdaa5d0_0;  1 drivers
v0x7fdeefda8300_0 .var "RDaddr_o", 4 0;
v0x7fdeefda8390_0 .net "RegWrite_i", 0 0, v0x7fdeefdaaa90_0;  1 drivers
v0x7fdeefda8420_0 .var "RegWrite_o", 0 0;
v0x7fdeefda84b0_0 .net "clk_i", 0 0, v0x7fdeefdb8c90_0;  alias, 1 drivers
E_0x7fdeefd58380 .event posedge, v0x7fdeefda84b0_0;
S_0x7fdeefda86d0 .scope module, "Forward_Unit" "Forward_Unit" 3 178, 9 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "MemRegWrite_i";
    .port_info 1 /INPUT 5 "MemRd_i";
    .port_info 2 /INPUT 1 "WBRegWrite_i";
    .port_info 3 /INPUT 5 "WBRd_i";
    .port_info 4 /INPUT 5 "EXRs1_i";
    .port_info 5 /INPUT 5 "EXRs2_i";
    .port_info 6 /OUTPUT 2 "ForwardA_o";
    .port_info 7 /OUTPUT 2 "ForwardB_o";
v0x7fdeefda89c0_0 .net "EXRs1_i", 4 0, v0x7fdeefdaa730_0;  1 drivers
v0x7fdeefda8a80_0 .net "EXRs2_i", 4 0, v0x7fdeefdaa850_0;  1 drivers
v0x7fdeefda8b20_0 .var "ForwardA_o", 1 0;
v0x7fdeefda8bb0_0 .var "ForwardB_o", 1 0;
v0x7fdeefda8c40_0 .net "MemRd_i", 4 0, v0x7fdeefda8300_0;  1 drivers
v0x7fdeefda8d10_0 .net "MemRegWrite_i", 0 0, v0x7fdeefda8420_0;  1 drivers
v0x7fdeefda8dc0_0 .net "WBRd_i", 4 0, v0x7fdeefdae420_0;  1 drivers
v0x7fdeefda8e50_0 .net "WBRegWrite_i", 0 0, v0x7fdeefdae700_0;  1 drivers
E_0x7fdeefda8950/0 .event edge, v0x7fdeefda8420_0, v0x7fdeefda8300_0, v0x7fdeefda89c0_0, v0x7fdeefda8a80_0;
E_0x7fdeefda8950/1 .event edge, v0x7fdeefda8e50_0, v0x7fdeefda8dc0_0;
E_0x7fdeefda8950 .event/or E_0x7fdeefda8950/0, E_0x7fdeefda8950/1;
S_0x7fdeefda8fa0 .scope module, "Hazard_Detection" "Hazard_Detection" 3 168, 10 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i";
    .port_info 1 /INPUT 5 "data2_i";
    .port_info 2 /INPUT 5 "data3_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v0x7fdeefda9270_0 .net "MemRead_i", 0 0, v0x7fdeefdaa0e0_0;  alias, 1 drivers
v0x7fdeefda9330_0 .var "NoOp_o", 0 0;
v0x7fdeefda93e0_0 .var "PCWrite_o", 0 0;
v0x7fdeefda9490_0 .var "Stall_o", 0 0;
v0x7fdeefda9520_0 .net "data1_i", 4 0, L_0x7fdeefdbe500;  1 drivers
v0x7fdeefda9600_0 .net "data2_i", 4 0, L_0x7fdeefdbe5a0;  1 drivers
v0x7fdeefda96b0_0 .net "data3_i", 4 0, v0x7fdeefdaa5d0_0;  alias, 1 drivers
E_0x7fdeefda9210 .event edge, v0x7fdeefda7d10_0, v0x7fdeefda9520_0, v0x7fdeefda8210_0, v0x7fdeefda9600_0;
S_0x7fdeefda97f0 .scope module, "IDEX" "IDEX" 3 200, 11 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /INPUT 1 "ALUSrc_i";
    .port_info 3 /INPUT 1 "RegWrite_i";
    .port_info 4 /INPUT 1 "MemtoReg_i";
    .port_info 5 /INPUT 1 "MemRead_i";
    .port_info 6 /INPUT 1 "MemWrite_i";
    .port_info 7 /INPUT 32 "data1_i";
    .port_info 8 /INPUT 32 "data2_i";
    .port_info 9 /INPUT 32 "imm_i";
    .port_info 10 /INPUT 10 "funct_i";
    .port_info 11 /INPUT 5 "RS1addr_i";
    .port_info 12 /INPUT 5 "RS2addr_i";
    .port_info 13 /INPUT 5 "RDaddr_i";
    .port_info 14 /INPUT 1 "MemStall_i";
    .port_info 15 /OUTPUT 2 "ALUOp_o";
    .port_info 16 /OUTPUT 1 "ALUSrc_o";
    .port_info 17 /OUTPUT 1 "RegWrite_o";
    .port_info 18 /OUTPUT 1 "MemtoReg_o";
    .port_info 19 /OUTPUT 1 "MemRead_o";
    .port_info 20 /OUTPUT 1 "MemWrite_o";
    .port_info 21 /OUTPUT 32 "data1_o";
    .port_info 22 /OUTPUT 32 "data2_o";
    .port_info 23 /OUTPUT 32 "imm_o";
    .port_info 24 /OUTPUT 10 "funct_o";
    .port_info 25 /OUTPUT 5 "RS1addr_o";
    .port_info 26 /OUTPUT 5 "RS2addr_o";
    .port_info 27 /OUTPUT 5 "RDaddr_o";
v0x7fdeefda9db0_0 .net "ALUOp_i", 1 0, v0x7fdeefd06c00_0;  1 drivers
v0x7fdeefda9e40_0 .var "ALUOp_o", 1 0;
v0x7fdeefda9ed0_0 .net "ALUSrc_i", 0 0, v0x7fdeefd06cc0_0;  1 drivers
v0x7fdeefda9f80_0 .var "ALUSrc_o", 0 0;
v0x7fdeefdaa010_0 .net "MemRead_i", 0 0, v0x7fdeefd58250_0;  1 drivers
v0x7fdeefdaa0e0_0 .var "MemRead_o", 0 0;
v0x7fdeefdaa1b0_0 .net "MemStall_i", 0 0, L_0x7fdeefdbd080;  alias, 1 drivers
v0x7fdeefdaa240_0 .net "MemWrite_i", 0 0, v0x7fdeefd582f0_0;  1 drivers
v0x7fdeefdaa2f0_0 .var "MemWrite_o", 0 0;
v0x7fdeefdaa420_0 .net "MemtoReg_i", 0 0, v0x7fdeefd583d0_0;  1 drivers
v0x7fdeefdaa4b0_0 .var "MemtoReg_o", 0 0;
v0x7fdeefdaa540_0 .net "RDaddr_i", 4 0, L_0x7fdeefdbeb50;  1 drivers
v0x7fdeefdaa5d0_0 .var "RDaddr_o", 4 0;
v0x7fdeefdaa6a0_0 .net "RS1addr_i", 4 0, L_0x7fdeefdbe9c0;  1 drivers
v0x7fdeefdaa730_0 .var "RS1addr_o", 4 0;
v0x7fdeefdaa7c0_0 .net "RS2addr_i", 4 0, L_0x7fdeefdbea60;  1 drivers
v0x7fdeefdaa850_0 .var "RS2addr_o", 4 0;
v0x7fdeefdaaa00_0 .net "RegWrite_i", 0 0, v0x7fdeefda7510_0;  1 drivers
v0x7fdeefdaaa90_0 .var "RegWrite_o", 0 0;
v0x7fdeefdaab20_0 .net "clk_i", 0 0, v0x7fdeefdb8c90_0;  alias, 1 drivers
v0x7fdeefdaabb0_0 .net/s "data1_i", 31 0, L_0x7fdeefdba970;  1 drivers
v0x7fdeefdaac40_0 .var/s "data1_o", 31 0;
v0x7fdeefdaacd0_0 .net/s "data2_i", 31 0, L_0x7fdeefdbb300;  1 drivers
v0x7fdeefdaad60_0 .var/s "data2_o", 31 0;
v0x7fdeefdaae10_0 .net "funct_i", 9 0, L_0x7fdeefdbe8e0;  1 drivers
v0x7fdeefdaaec0_0 .var "funct_o", 9 0;
v0x7fdeefdaaf80_0 .net/s "imm_i", 31 0, L_0x7fdeefdbcae0;  1 drivers
v0x7fdeefdab020_0 .var/s "imm_o", 31 0;
S_0x7fdeefdab370 .scope module, "IFID" "IFID" 3 189, 12 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "Stall_i";
    .port_info 2 /INPUT 1 "Flush_i";
    .port_info 3 /INPUT 32 "PC_i";
    .port_info 4 /INPUT 32 "instr_i";
    .port_info 5 /INPUT 1 "MemStall_i";
    .port_info 6 /OUTPUT 32 "PC_o";
    .port_info 7 /OUTPUT 32 "instr_o";
v0x7fdeefdab630_0 .net "Flush_i", 0 0, v0x7fdeefdac0e0_0;  1 drivers
v0x7fdeefdab6e0_0 .net "MemStall_i", 0 0, L_0x7fdeefdbd080;  alias, 1 drivers
v0x7fdeefda9a70_0 .net "PC_i", 31 0, v0x7fdeefdb0db0_0;  alias, 1 drivers
v0x7fdeefdab7a0_0 .var "PC_o", 31 0;
v0x7fdeefdab850_0 .net "Stall_i", 0 0, v0x7fdeefda9490_0;  1 drivers
v0x7fdeefdab920_0 .net "clk_i", 0 0, v0x7fdeefdb8c90_0;  alias, 1 drivers
v0x7fdeefdab9f0_0 .net "instr_i", 31 0, L_0x7fdeefdba1b0;  1 drivers
v0x7fdeefdaba80_0 .var "instr_o", 31 0;
L_0x7fdeefdb9930 .part v0x7fdeefdaba80_0, 0, 7;
L_0x7fdeefdbb3a0 .part v0x7fdeefdaba80_0, 15, 5;
L_0x7fdeefdbb4c0 .part v0x7fdeefdaba80_0, 20, 5;
L_0x7fdeefdbe500 .part v0x7fdeefdaba80_0, 15, 5;
L_0x7fdeefdbe5a0 .part v0x7fdeefdaba80_0, 20, 5;
L_0x7fdeefdbe640 .part v0x7fdeefdaba80_0, 25, 7;
L_0x7fdeefdbbc30 .part v0x7fdeefdaba80_0, 12, 3;
L_0x7fdeefdbe9c0 .part v0x7fdeefdaba80_0, 15, 5;
L_0x7fdeefdbea60 .part v0x7fdeefdaba80_0, 20, 5;
L_0x7fdeefdbeb50 .part v0x7fdeefdaba80_0, 7, 5;
S_0x7fdeefdabbd0 .scope module, "If_Branch" "If_Branch" 3 269, 13 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "Branch_i";
    .port_info 3 /OUTPUT 1 "data_o";
v0x7fdeefdabe50_0 .net "Branch_i", 0 0, v0x7fdeefd581c0_0;  1 drivers
v0x7fdeefdabf10_0 .var "compare", 0 0;
v0x7fdeefdabfa0_0 .net/s "data1_i", 31 0, L_0x7fdeefdba970;  alias, 1 drivers
v0x7fdeefdac030_0 .net/s "data2_i", 31 0, L_0x7fdeefdbb300;  alias, 1 drivers
v0x7fdeefdac0e0_0 .var "data_o", 0 0;
E_0x7fdeefdabdf0 .event edge, v0x7fdeefdaabb0_0, v0x7fdeefdaacd0_0, v0x7fdeefdabf10_0, v0x7fdeefd581c0_0;
S_0x7fdeefdac1f0 .scope module, "Imm_Gen" "Imm_Gen" 3 113, 14 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7fdeefdac3f0_0 .net *"_ivl_11", 0 0, L_0x7fdeefdbb840;  1 drivers
v0x7fdeefdac4a0_0 .net *"_ivl_14", 11 0, L_0x7fdeefdbb970;  1 drivers
L_0x7fdeeff73320 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x7fdeefdac540_0 .net/2u *"_ivl_15", 6 0, L_0x7fdeeff73320;  1 drivers
v0x7fdeefdac5f0_0 .net *"_ivl_17", 0 0, L_0x7fdeefdbba10;  1 drivers
v0x7fdeefdac690_0 .net *"_ivl_20", 6 0, L_0x7fdeefdbbb90;  1 drivers
v0x7fdeefdac780_0 .net *"_ivl_22", 4 0, L_0x7fdeefdbbd30;  1 drivers
v0x7fdeefdac830_0 .net *"_ivl_23", 11 0, L_0x7fdeefdbbdd0;  1 drivers
v0x7fdeefdac8e0_0 .net *"_ivl_26", 0 0, L_0x7fdeefdbbeb0;  1 drivers
v0x7fdeefdac990_0 .net *"_ivl_28", 0 0, L_0x7fdeefdbbfb0;  1 drivers
L_0x7fdeeff73290 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x7fdeefdacaa0_0 .net/2u *"_ivl_3", 6 0, L_0x7fdeeff73290;  1 drivers
v0x7fdeefdacb50_0 .net *"_ivl_30", 5 0, L_0x7fdeefdbc050;  1 drivers
v0x7fdeefdacc00_0 .net *"_ivl_32", 3 0, L_0x7fdeefdbc160;  1 drivers
v0x7fdeefdaccb0_0 .net *"_ivl_33", 11 0, L_0x7fdeefdbc200;  1 drivers
v0x7fdeefdacd60_0 .net *"_ivl_35", 11 0, L_0x7fdeefdbc3e0;  1 drivers
v0x7fdeefdace10_0 .net *"_ivl_37", 11 0, L_0x7fdeefdbc500;  1 drivers
v0x7fdeefdacec0_0 .net *"_ivl_42", 0 0, L_0x7fdeefdbc790;  1 drivers
v0x7fdeefdacf70_0 .net *"_ivl_43", 19 0, L_0x7fdeefdbc910;  1 drivers
v0x7fdeefdad100_0 .net *"_ivl_5", 0 0, L_0x7fdeefdbb700;  1 drivers
v0x7fdeefdad190_0 .net *"_ivl_8", 11 0, L_0x7fdeefdbb7a0;  1 drivers
L_0x7fdeeff732d8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x7fdeefdad230_0 .net/2u *"_ivl_9", 6 0, L_0x7fdeeff732d8;  1 drivers
v0x7fdeefdad2e0_0 .net/s "data_i", 31 0, v0x7fdeefdaba80_0;  1 drivers
v0x7fdeefdad3a0_0 .net/s "data_o", 31 0, L_0x7fdeefdbcae0;  alias, 1 drivers
v0x7fdeefdad430_0 .net "imme", 11 0, L_0x7fdeefdbc670;  1 drivers
v0x7fdeefdad4c0_0 .net "opcode", 6 0, L_0x7fdeefdbb660;  1 drivers
L_0x7fdeefdb9cb0 .part L_0x7fdeefdbcae0, 0, 31;
L_0x7fdeefdbb660 .part v0x7fdeefdaba80_0, 0, 7;
L_0x7fdeefdbb700 .cmp/eq 7, L_0x7fdeefdbb660, L_0x7fdeeff73290;
L_0x7fdeefdbb7a0 .part v0x7fdeefdaba80_0, 20, 12;
L_0x7fdeefdbb840 .cmp/eq 7, L_0x7fdeefdbb660, L_0x7fdeeff732d8;
L_0x7fdeefdbb970 .part v0x7fdeefdaba80_0, 20, 12;
L_0x7fdeefdbba10 .cmp/eq 7, L_0x7fdeefdbb660, L_0x7fdeeff73320;
L_0x7fdeefdbbb90 .part v0x7fdeefdaba80_0, 25, 7;
L_0x7fdeefdbbd30 .part v0x7fdeefdaba80_0, 7, 5;
L_0x7fdeefdbbdd0 .concat [ 5 7 0 0], L_0x7fdeefdbbd30, L_0x7fdeefdbbb90;
L_0x7fdeefdbbeb0 .part v0x7fdeefdaba80_0, 31, 1;
L_0x7fdeefdbbfb0 .part v0x7fdeefdaba80_0, 7, 1;
L_0x7fdeefdbc050 .part v0x7fdeefdaba80_0, 25, 6;
L_0x7fdeefdbc160 .part v0x7fdeefdaba80_0, 8, 4;
L_0x7fdeefdbc200 .concat [ 4 6 1 1], L_0x7fdeefdbc160, L_0x7fdeefdbc050, L_0x7fdeefdbbfb0, L_0x7fdeefdbbeb0;
L_0x7fdeefdbc3e0 .functor MUXZ 12, L_0x7fdeefdbc200, L_0x7fdeefdbbdd0, L_0x7fdeefdbba10, C4<>;
L_0x7fdeefdbc500 .functor MUXZ 12, L_0x7fdeefdbc3e0, L_0x7fdeefdbb970, L_0x7fdeefdbb840, C4<>;
L_0x7fdeefdbc670 .functor MUXZ 12, L_0x7fdeefdbc500, L_0x7fdeefdbb7a0, L_0x7fdeefdbb700, C4<>;
L_0x7fdeefdbc790 .part L_0x7fdeefdbc670, 11, 1;
LS_0x7fdeefdbc910_0_0 .concat [ 1 1 1 1], L_0x7fdeefdbc790, L_0x7fdeefdbc790, L_0x7fdeefdbc790, L_0x7fdeefdbc790;
LS_0x7fdeefdbc910_0_4 .concat [ 1 1 1 1], L_0x7fdeefdbc790, L_0x7fdeefdbc790, L_0x7fdeefdbc790, L_0x7fdeefdbc790;
LS_0x7fdeefdbc910_0_8 .concat [ 1 1 1 1], L_0x7fdeefdbc790, L_0x7fdeefdbc790, L_0x7fdeefdbc790, L_0x7fdeefdbc790;
LS_0x7fdeefdbc910_0_12 .concat [ 1 1 1 1], L_0x7fdeefdbc790, L_0x7fdeefdbc790, L_0x7fdeefdbc790, L_0x7fdeefdbc790;
LS_0x7fdeefdbc910_0_16 .concat [ 1 1 1 1], L_0x7fdeefdbc790, L_0x7fdeefdbc790, L_0x7fdeefdbc790, L_0x7fdeefdbc790;
LS_0x7fdeefdbc910_1_0 .concat [ 4 4 4 4], LS_0x7fdeefdbc910_0_0, LS_0x7fdeefdbc910_0_4, LS_0x7fdeefdbc910_0_8, LS_0x7fdeefdbc910_0_12;
LS_0x7fdeefdbc910_1_4 .concat [ 4 0 0 0], LS_0x7fdeefdbc910_0_16;
L_0x7fdeefdbc910 .concat [ 16 4 0 0], LS_0x7fdeefdbc910_1_0, LS_0x7fdeefdbc910_1_4;
L_0x7fdeefdbcae0 .concat [ 12 20 0 0], L_0x7fdeefdbc670, L_0x7fdeefdbc910;
S_0x7fdeefdad550 .scope module, "Instruction_Memory" "Instruction_Memory" 3 60, 15 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7fdeefdba1b0 .functor BUFZ 32, L_0x7fdeefdb9ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fdeefdad740_0 .net *"_ivl_0", 31 0, L_0x7fdeefdb9ef0;  1 drivers
v0x7fdeefdad800_0 .net *"_ivl_2", 31 0, L_0x7fdeefdba030;  1 drivers
v0x7fdeefdad8b0_0 .net *"_ivl_4", 29 0, L_0x7fdeefdb9f90;  1 drivers
L_0x7fdeeff73098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdeefdad970_0 .net *"_ivl_6", 1 0, L_0x7fdeeff73098;  1 drivers
v0x7fdeefdada20_0 .net "addr_i", 31 0, v0x7fdeefdb0db0_0;  alias, 1 drivers
v0x7fdeefdadb40_0 .net "instr_o", 31 0, L_0x7fdeefdba1b0;  alias, 1 drivers
v0x7fdeefdadbd0 .array "memory", 255 0, 31 0;
L_0x7fdeefdb9ef0 .array/port v0x7fdeefdadbd0, L_0x7fdeefdba030;
L_0x7fdeefdb9f90 .part v0x7fdeefdb0db0_0, 2, 30;
L_0x7fdeefdba030 .concat [ 30 2 0 0], L_0x7fdeefdb9f90, L_0x7fdeeff73098;
S_0x7fdeefdadc80 .scope module, "MEMWB" "MEMWB" 3 254, 16 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "RegWrite_i";
    .port_info 2 /INPUT 1 "MemtoReg_i";
    .port_info 3 /INPUT 32 "ALUResult_i";
    .port_info 4 /INPUT 32 "ReadData_i";
    .port_info 5 /INPUT 5 "RDaddr_i";
    .port_info 6 /INPUT 1 "MemStall_i";
    .port_info 7 /OUTPUT 1 "RegWrite_o";
    .port_info 8 /OUTPUT 1 "MemtoReg_o";
    .port_info 9 /OUTPUT 32 "ALUResult_o";
    .port_info 10 /OUTPUT 32 "ReadData_o";
    .port_info 11 /OUTPUT 5 "RDaddr_o";
v0x7fdeefdadfc0_0 .net/s "ALUResult_i", 31 0, v0x7fdeefda7b00_0;  1 drivers
v0x7fdeefdae080_0 .var/s "ALUResult_o", 31 0;
v0x7fdeefdae120_0 .net "MemStall_i", 0 0, L_0x7fdeefdbd080;  alias, 1 drivers
v0x7fdeefdae1d0_0 .net "MemtoReg_i", 0 0, v0x7fdeefda8170_0;  1 drivers
v0x7fdeefdae280_0 .var "MemtoReg_o", 0 0;
v0x7fdeefdae350_0 .net "RDaddr_i", 4 0, v0x7fdeefda8300_0;  alias, 1 drivers
v0x7fdeefdae420_0 .var "RDaddr_o", 4 0;
v0x7fdeefdae4b0_0 .net/s "ReadData_i", 31 0, L_0x7fdeefdbd170;  1 drivers
v0x7fdeefdae540_0 .var/s "ReadData_o", 31 0;
v0x7fdeefdae670_0 .net "RegWrite_i", 0 0, v0x7fdeefda8420_0;  alias, 1 drivers
v0x7fdeefdae700_0 .var "RegWrite_o", 0 0;
v0x7fdeefdae790_0 .net "clk_i", 0 0, v0x7fdeefdb8c90_0;  alias, 1 drivers
S_0x7fdeefdae930 .scope module, "MUX_A" "MUX2" 3 97, 17 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "forward_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fdeefdaec00_0 .net/s "data0_i", 31 0, v0x7fdeefdaac40_0;  1 drivers
v0x7fdeefdaecd0_0 .net/s "data1_i", 31 0, v0x7fdeefdb00d0_0;  1 drivers
v0x7fdeefdaed60_0 .net/s "data2_i", 31 0, v0x7fdeefda7b00_0;  alias, 1 drivers
v0x7fdeefdaee30_0 .var/s "data_o", 31 0;
v0x7fdeefdaeec0_0 .net "forward_i", 1 0, v0x7fdeefda8b20_0;  1 drivers
E_0x7fdeefdaeba0 .event edge, v0x7fdeefda8b20_0, v0x7fdeefdaac40_0, v0x7fdeefdaecd0_0, v0x7fdeefda7b00_0;
S_0x7fdeefdaefe0 .scope module, "MUX_ALUSrc" "MUX32" 3 76, 18 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fdeefdaf250_0 .net/s "data1_i", 31 0, v0x7fdeefdafae0_0;  alias, 1 drivers
v0x7fdeefdaf320_0 .net/s "data2_i", 31 0, v0x7fdeefdab020_0;  1 drivers
v0x7fdeefdaf3d0_0 .var "data_o", 31 0;
v0x7fdeefdaf4a0_0 .net "select_i", 0 0, v0x7fdeefda9f80_0;  1 drivers
E_0x7fdeefdaeaf0 .event edge, v0x7fdeefda9f80_0, v0x7fdeefdab020_0, v0x7fdeefda7ba0_0;
S_0x7fdeefdaf580 .scope module, "MUX_B" "MUX2" 3 105, 17 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 2 "forward_i";
    .port_info 4 /OUTPUT 32 "data_o";
v0x7fdeefdaf8c0_0 .net/s "data0_i", 31 0, v0x7fdeefdaad60_0;  1 drivers
v0x7fdeefdaf980_0 .net/s "data1_i", 31 0, v0x7fdeefdb00d0_0;  alias, 1 drivers
v0x7fdeefdafa30_0 .net/s "data2_i", 31 0, v0x7fdeefda7b00_0;  alias, 1 drivers
v0x7fdeefdafae0_0 .var/s "data_o", 31 0;
v0x7fdeefdafbb0_0 .net "forward_i", 1 0, v0x7fdeefda8bb0_0;  1 drivers
E_0x7fdeefdaf870 .event edge, v0x7fdeefda8bb0_0, v0x7fdeefdaad60_0, v0x7fdeefdaecd0_0, v0x7fdeefda7b00_0;
S_0x7fdeefdafce0 .scope module, "MUX_Mem2Reg" "MUX32" 3 83, 18 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fdeefdaff50_0 .net/s "data1_i", 31 0, v0x7fdeefdae080_0;  1 drivers
v0x7fdeefdb0020_0 .net/s "data2_i", 31 0, v0x7fdeefdae540_0;  1 drivers
v0x7fdeefdb00d0_0 .var "data_o", 31 0;
v0x7fdeefdb01c0_0 .net "select_i", 0 0, v0x7fdeefdae280_0;  1 drivers
E_0x7fdeefdaf840 .event edge, v0x7fdeefdae280_0, v0x7fdeefdae540_0, v0x7fdeefdae080_0;
S_0x7fdeefdb0290 .scope module, "MUX_PCSource" "MUX32" 3 90, 18 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7fdeefdb0510_0 .net/s "data1_i", 31 0, L_0x7fdeefdb99f0;  alias, 1 drivers
v0x7fdeefdb05e0_0 .net/s "data2_i", 31 0, L_0x7fdeefdb9b70;  alias, 1 drivers
v0x7fdeefdb0690_0 .var "data_o", 31 0;
v0x7fdeefdb0740_0 .net "select_i", 0 0, v0x7fdeefdac0e0_0;  alias, 1 drivers
E_0x7fdeefdb04b0 .event edge, v0x7fdeefdab630_0, v0x7fdeefd099b0_0, v0x7fdeefd15050_0;
S_0x7fdeefdb0850 .scope module, "PC" "PC" 3 50, 19 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "stall_i";
    .port_info 4 /INPUT 1 "PCWrite_i";
    .port_info 5 /INPUT 32 "pc_i";
    .port_info 6 /OUTPUT 32 "pc_o";
v0x7fdeefdb0b50_0 .net "PCWrite_i", 0 0, v0x7fdeefda93e0_0;  1 drivers
v0x7fdeefdb0bf0_0 .net "clk_i", 0 0, v0x7fdeefdb8c90_0;  alias, 1 drivers
v0x7fdeefdb0d00_0 .net "pc_i", 31 0, v0x7fdeefdb0690_0;  1 drivers
v0x7fdeefdb0db0_0 .var "pc_o", 31 0;
v0x7fdeefdb0e40_0 .net "rst_i", 0 0, v0x7fdeefdb8d20_0;  alias, 1 drivers
v0x7fdeefdb0f10_0 .net "stall_i", 0 0, L_0x7fdeefdbd080;  alias, 1 drivers
v0x7fdeefdb1020_0 .net "start_i", 0 0, v0x7fdeefdb8db0_0;  alias, 1 drivers
E_0x7fdeefdb0b00 .event posedge, v0x7fdeefdb0e40_0, v0x7fdeefda84b0_0;
S_0x7fdeefdb10f0 .scope module, "Registers" "Registers" 3 65, 20 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7fdeefdba340 .functor AND 1, L_0x7fdeefdba2a0, v0x7fdeefdae700_0, C4<1>, C4<1>;
L_0x7fdeefdba670 .functor AND 1, L_0x7fdeefdba340, L_0x7fdeefdba550, C4<1>, C4<1>;
L_0x7fdeefdbac30 .functor AND 1, L_0x7fdeefdbab10, v0x7fdeefdae700_0, C4<1>, C4<1>;
L_0x7fdeefdbafb0 .functor AND 1, L_0x7fdeefdbac30, L_0x7fdeefdbae40, C4<1>, C4<1>;
v0x7fdeefdb1370_0 .net "RDaddr_i", 4 0, v0x7fdeefdae420_0;  alias, 1 drivers
v0x7fdeefdb1460_0 .net "RDdata_i", 31 0, v0x7fdeefdb00d0_0;  alias, 1 drivers
v0x7fdeefdb1500_0 .net "RS1addr_i", 4 0, L_0x7fdeefdbb3a0;  1 drivers
v0x7fdeefdb15a0_0 .net "RS1data_o", 31 0, L_0x7fdeefdba970;  alias, 1 drivers
v0x7fdeefdb1680_0 .net "RS2addr_i", 4 0, L_0x7fdeefdbb4c0;  1 drivers
v0x7fdeefdb1750_0 .net "RS2data_o", 31 0, L_0x7fdeefdbb300;  alias, 1 drivers
v0x7fdeefdb1830_0 .net "RegWrite_i", 0 0, v0x7fdeefdae700_0;  alias, 1 drivers
v0x7fdeefdb1900_0 .net *"_ivl_0", 0 0, L_0x7fdeefdba2a0;  1 drivers
v0x7fdeefdb1990_0 .net *"_ivl_10", 0 0, L_0x7fdeefdba550;  1 drivers
v0x7fdeefdb1aa0_0 .net *"_ivl_13", 0 0, L_0x7fdeefdba670;  1 drivers
v0x7fdeefdb1b30_0 .net *"_ivl_14", 31 0, L_0x7fdeefdba760;  1 drivers
v0x7fdeefdb1bc0_0 .net *"_ivl_16", 6 0, L_0x7fdeefdba800;  1 drivers
L_0x7fdeeff73170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdeefdb1c60_0 .net *"_ivl_19", 1 0, L_0x7fdeeff73170;  1 drivers
v0x7fdeefdb1d10_0 .net *"_ivl_22", 0 0, L_0x7fdeefdbab10;  1 drivers
v0x7fdeefdb1db0_0 .net *"_ivl_25", 0 0, L_0x7fdeefdbac30;  1 drivers
v0x7fdeefdb1e50_0 .net *"_ivl_26", 31 0, L_0x7fdeefdbad20;  1 drivers
L_0x7fdeeff731b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdeefdb1f00_0 .net *"_ivl_29", 26 0, L_0x7fdeeff731b8;  1 drivers
v0x7fdeefdb2090_0 .net *"_ivl_3", 0 0, L_0x7fdeefdba340;  1 drivers
L_0x7fdeeff73200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdeefdb2120_0 .net/2u *"_ivl_30", 31 0, L_0x7fdeeff73200;  1 drivers
v0x7fdeefdb21c0_0 .net *"_ivl_32", 0 0, L_0x7fdeefdbae40;  1 drivers
v0x7fdeefdb2260_0 .net *"_ivl_35", 0 0, L_0x7fdeefdbafb0;  1 drivers
v0x7fdeefdb2300_0 .net *"_ivl_36", 31 0, L_0x7fdeefdbb060;  1 drivers
v0x7fdeefdb23b0_0 .net *"_ivl_38", 6 0, L_0x7fdeefdbb100;  1 drivers
v0x7fdeefdb2460_0 .net *"_ivl_4", 31 0, L_0x7fdeefdba3f0;  1 drivers
L_0x7fdeeff73248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fdeefdb2510_0 .net *"_ivl_41", 1 0, L_0x7fdeeff73248;  1 drivers
L_0x7fdeeff730e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdeefdb25c0_0 .net *"_ivl_7", 26 0, L_0x7fdeeff730e0;  1 drivers
L_0x7fdeeff73128 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fdeefdb2670_0 .net/2u *"_ivl_8", 31 0, L_0x7fdeeff73128;  1 drivers
v0x7fdeefdb2720_0 .net "clk_i", 0 0, v0x7fdeefdb8c90_0;  alias, 1 drivers
v0x7fdeefdb27b0 .array/s "register", 31 0, 31 0;
L_0x7fdeefdba2a0 .cmp/eq 5, L_0x7fdeefdbb3a0, v0x7fdeefdae420_0;
L_0x7fdeefdba3f0 .concat [ 5 27 0 0], L_0x7fdeefdbb3a0, L_0x7fdeeff730e0;
L_0x7fdeefdba550 .cmp/ne 32, L_0x7fdeefdba3f0, L_0x7fdeeff73128;
L_0x7fdeefdba760 .array/port v0x7fdeefdb27b0, L_0x7fdeefdba800;
L_0x7fdeefdba800 .concat [ 5 2 0 0], L_0x7fdeefdbb3a0, L_0x7fdeeff73170;
L_0x7fdeefdba970 .functor MUXZ 32, L_0x7fdeefdba760, v0x7fdeefdb00d0_0, L_0x7fdeefdba670, C4<>;
L_0x7fdeefdbab10 .cmp/eq 5, L_0x7fdeefdbb4c0, v0x7fdeefdae420_0;
L_0x7fdeefdbad20 .concat [ 5 27 0 0], L_0x7fdeefdbb4c0, L_0x7fdeeff731b8;
L_0x7fdeefdbae40 .cmp/ne 32, L_0x7fdeefdbad20, L_0x7fdeeff73200;
L_0x7fdeefdbb060 .array/port v0x7fdeefdb27b0, L_0x7fdeefdbb100;
L_0x7fdeefdbb100 .concat [ 5 2 0 0], L_0x7fdeefdbb4c0, L_0x7fdeeff73248;
L_0x7fdeefdbb300 .functor MUXZ 32, L_0x7fdeefdbb060, v0x7fdeefdb00d0_0, L_0x7fdeefdbafb0, C4<>;
S_0x7fdeefdb2910 .scope module, "dcache" "dcache_controller" 3 144, 21 1 0, S_0x7fdeefc0a420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 256 "mem_data_i";
    .port_info 3 /INPUT 1 "mem_ack_i";
    .port_info 4 /OUTPUT 256 "mem_data_o";
    .port_info 5 /OUTPUT 32 "mem_addr_o";
    .port_info 6 /OUTPUT 1 "mem_enable_o";
    .port_info 7 /OUTPUT 1 "mem_write_o";
    .port_info 8 /INPUT 32 "cpu_data_i";
    .port_info 9 /INPUT 32 "cpu_addr_i";
    .port_info 10 /INPUT 1 "cpu_MemRead_i";
    .port_info 11 /INPUT 1 "cpu_MemWrite_i";
    .port_info 12 /OUTPUT 32 "cpu_data_o";
    .port_info 13 /OUTPUT 1 "cpu_stall_o";
P_0x7fdeefdb2a80 .param/l "STATE_IDLE" 0 21 69, C4<000>;
P_0x7fdeefdb2ac0 .param/l "STATE_MISS" 0 21 73, C4<100>;
P_0x7fdeefdb2b00 .param/l "STATE_READMISS" 0 21 70, C4<001>;
P_0x7fdeefdb2b40 .param/l "STATE_READMISSOK" 0 21 71, C4<010>;
P_0x7fdeefdb2b80 .param/l "STATE_WRITEBACK" 0 21 72, C4<011>;
L_0x7fdeefdbca60 .functor OR 1, v0x7fdeefda7df0_0, v0x7fdeefda7fd0_0, C4<0>, C4<0>;
L_0x7fdeefdbcfd0 .functor NOT 1, v0x7fdeefdb4230_0, C4<0>, C4<0>, C4<0>;
L_0x7fdeefdbd080 .functor AND 1, L_0x7fdeefdbcfd0, L_0x7fdeefdbca60, C4<1>, C4<1>;
L_0x7fdeefdbd170 .functor BUFZ 32, v0x7fdeefdb5a80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fdeefdbd5a0 .functor BUFZ 4, L_0x7fdeefdbce90, C4<0000>, C4<0000>, C4<0000>;
L_0x7fdeefdbd690 .functor BUFZ 1, L_0x7fdeefdbca60, C4<0>, C4<0>, C4<0>;
L_0x7fdeefdbd740 .functor OR 1, v0x7fdeefdb5610_0, L_0x7fdeefdbe2a0, C4<0>, C4<0>;
L_0x7fdeefdbdb00 .functor BUFZ 1, v0x7fdeefdb5750_0, C4<0>, C4<0>, C4<0>;
L_0x7fdeefdbe0c0 .functor BUFZ 256, v0x7fdeefdb3f30_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x7fdeefdbe1b0 .functor BUFZ 1, v0x7fdeefdb64c0_0, C4<0>, C4<0>, C4<0>;
L_0x7fdeefdbe2a0 .functor AND 1, v0x7fdeefdb4230_0, v0x7fdeefda7fd0_0, C4<1>, C4<1>;
L_0x7fdeefdbe3f0 .functor BUFZ 1, L_0x7fdeefdbe2a0, C4<0>, C4<0>, C4<0>;
v0x7fdeefdb4c10_0 .net *"_ivl_19", 22 0, L_0x7fdeefdbd3a0;  1 drivers
L_0x7fdeeff73368 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7fdeefdb4ca0_0 .net/2u *"_ivl_28", 0 0, L_0x7fdeeff73368;  1 drivers
L_0x7fdeeff733b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fdeefdb4d30_0 .net/2u *"_ivl_36", 4 0, L_0x7fdeeff733b0;  1 drivers
v0x7fdeefdb4dc0_0 .net *"_ivl_38", 30 0, L_0x7fdeefdbdbf0;  1 drivers
v0x7fdeefdb4e50_0 .net *"_ivl_40", 31 0, L_0x7fdeefdbdc90;  1 drivers
L_0x7fdeeff733f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fdeefdb4f20_0 .net *"_ivl_43", 0 0, L_0x7fdeeff733f8;  1 drivers
L_0x7fdeeff73440 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fdeefdb4fc0_0 .net/2u *"_ivl_44", 4 0, L_0x7fdeeff73440;  1 drivers
v0x7fdeefdb5070_0 .net *"_ivl_46", 31 0, L_0x7fdeefdbde10;  1 drivers
v0x7fdeefdb5120_0 .net *"_ivl_8", 0 0, L_0x7fdeefdbcfd0;  1 drivers
v0x7fdeefdb5230_0 .net "cache_dirty", 0 0, L_0x7fdeefdbe3f0;  1 drivers
v0x7fdeefdb52d0_0 .net "cache_sram_data", 255 0, L_0x7fdeefdbd990;  1 drivers
v0x7fdeefdb5390_0 .net "cache_sram_enable", 0 0, L_0x7fdeefdbd690;  1 drivers
v0x7fdeefdb5420_0 .net "cache_sram_index", 3 0, L_0x7fdeefdbd5a0;  1 drivers
v0x7fdeefdb54b0_0 .net "cache_sram_tag", 24 0, L_0x7fdeefdbd830;  1 drivers
v0x7fdeefdb5560_0 .net "cache_sram_write", 0 0, L_0x7fdeefdbd740;  1 drivers
v0x7fdeefdb5610_0 .var "cache_write", 0 0;
v0x7fdeefdb56a0_0 .net "clk_i", 0 0, v0x7fdeefdb8c90_0;  alias, 1 drivers
v0x7fdeefdb5830_0 .net "cpu_MemRead_i", 0 0, v0x7fdeefda7df0_0;  1 drivers
v0x7fdeefdb58e0_0 .net "cpu_MemWrite_i", 0 0, v0x7fdeefda7fd0_0;  1 drivers
v0x7fdeefdb5970_0 .net "cpu_addr_i", 31 0, v0x7fdeefda7b00_0;  alias, 1 drivers
v0x7fdeefdb5a80_0 .var "cpu_data", 31 0;
v0x7fdeefdb5b10_0 .net "cpu_data_i", 31 0, v0x7fdeefda7c60_0;  1 drivers
v0x7fdeefdb5ba0_0 .net "cpu_data_o", 31 0, L_0x7fdeefdbd170;  alias, 1 drivers
v0x7fdeefdb5c30_0 .net "cpu_index", 3 0, L_0x7fdeefdbce90;  1 drivers
v0x7fdeefdb5cc0_0 .net "cpu_offset", 4 0, L_0x7fdeefdbcf30;  1 drivers
v0x7fdeefdb5d50_0 .net "cpu_req", 0 0, L_0x7fdeefdbca60;  1 drivers
v0x7fdeefdb5de0_0 .net "cpu_stall_o", 0 0, L_0x7fdeefdbd080;  alias, 1 drivers
v0x7fdeefdb5e70_0 .net "cpu_tag", 22 0, L_0x7fdeefdbc870;  1 drivers
v0x7fdeefdb5f00_0 .net "hit", 0 0, v0x7fdeefdb4230_0;  1 drivers
v0x7fdeefdb5fb0_0 .net "mem_ack_i", 0 0, L_0x7fdeefdbee70;  alias, 1 drivers
v0x7fdeefdb6040_0 .net "mem_addr_o", 31 0, L_0x7fdeefdbdf30;  alias, 1 drivers
v0x7fdeefdb60f0_0 .net "mem_data_i", 255 0, v0x7fdeefdb85a0_0;  alias, 1 drivers
v0x7fdeefdb61a0_0 .net "mem_data_o", 255 0, L_0x7fdeefdbe0c0;  alias, 1 drivers
v0x7fdeefdb5750_0 .var "mem_enable", 0 0;
v0x7fdeefdb6430_0 .net "mem_enable_o", 0 0, L_0x7fdeefdbdb00;  alias, 1 drivers
v0x7fdeefdb64c0_0 .var "mem_write", 0 0;
v0x7fdeefdb6550_0 .net "mem_write_o", 0 0, L_0x7fdeefdbe1b0;  alias, 1 drivers
v0x7fdeefdb65e0_0 .net "r_hit_data", 255 0, L_0x7fdeefdbe460;  1 drivers
v0x7fdeefdb6680_0 .net "rst_i", 0 0, v0x7fdeefdb8d20_0;  alias, 1 drivers
v0x7fdeefdb6750_0 .net "sram_cache_data", 255 0, v0x7fdeefdb3f30_0;  1 drivers
v0x7fdeefdb67f0_0 .net "sram_cache_tag", 24 0, v0x7fdeefdb48d0_0;  1 drivers
v0x7fdeefdb68a0_0 .net "sram_dirty", 0 0, L_0x7fdeefdbd300;  1 drivers
v0x7fdeefdb6930_0 .net "sram_tag", 21 0, L_0x7fdeefdbd4c0;  1 drivers
v0x7fdeefdb69e0_0 .net "sram_valid", 0 0, L_0x7fdeefdbd220;  1 drivers
v0x7fdeefdb6a80_0 .var/i "start", 31 0;
v0x7fdeefdb6b30_0 .var "state", 2 0;
v0x7fdeefdb6be0_0 .var "w_hit_data", 255 0;
v0x7fdeefdb6c90_0 .var "write_back", 0 0;
v0x7fdeefdb6d30_0 .net "write_hit", 0 0, L_0x7fdeefdbe2a0;  1 drivers
E_0x7fdeefdb2eb0 .event edge, v0x7fdeefda7c60_0, v0x7fdeefdb65e0_0, v0x7fdeefdb5cc0_0;
E_0x7fdeefdb2f00 .event edge, v0x7fdeefdb65e0_0, v0x7fdeefdb5cc0_0;
L_0x7fdeefdbc870 .part v0x7fdeefda7b00_0, 9, 23;
L_0x7fdeefdbce90 .part v0x7fdeefda7b00_0, 5, 4;
L_0x7fdeefdbcf30 .part v0x7fdeefda7b00_0, 0, 5;
L_0x7fdeefdbd220 .part v0x7fdeefdb48d0_0, 24, 1;
L_0x7fdeefdbd300 .part v0x7fdeefdb48d0_0, 23, 1;
L_0x7fdeefdbd3a0 .part v0x7fdeefdb48d0_0, 0, 23;
L_0x7fdeefdbd4c0 .part L_0x7fdeefdbd3a0, 0, 22;
L_0x7fdeefdbd830 .concat [ 23 1 1 0], L_0x7fdeefdbc870, L_0x7fdeefdbe3f0, L_0x7fdeeff73368;
L_0x7fdeefdbd990 .functor MUXZ 256, v0x7fdeefdb85a0_0, v0x7fdeefdb6be0_0, v0x7fdeefdb4230_0, C4<>;
L_0x7fdeefdbdbf0 .concat [ 5 4 22 0], L_0x7fdeeff733b0, L_0x7fdeefdbce90, L_0x7fdeefdbd4c0;
L_0x7fdeefdbdc90 .concat [ 31 1 0 0], L_0x7fdeefdbdbf0, L_0x7fdeeff733f8;
L_0x7fdeefdbde10 .concat [ 5 4 23 0], L_0x7fdeeff73440, L_0x7fdeefdbce90, L_0x7fdeefdbc870;
L_0x7fdeefdbdf30 .functor MUXZ 32, L_0x7fdeefdbde10, L_0x7fdeefdbdc90, v0x7fdeefdb6c90_0, C4<>;
L_0x7fdeefdbe460 .functor MUXZ 256, v0x7fdeefdb85a0_0, v0x7fdeefdb3f30_0, v0x7fdeefdb4230_0, C4<>;
S_0x7fdeefdb2f40 .scope module, "dcache_sram" "dcache_sram" 21 214, 22 1 0, S_0x7fdeefdb2910;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 4 "addr_i";
    .port_info 3 /INPUT 25 "tag_i";
    .port_info 4 /INPUT 256 "data_i";
    .port_info 5 /INPUT 1 "enable_i";
    .port_info 6 /INPUT 1 "write_i";
    .port_info 7 /OUTPUT 25 "tag_o";
    .port_info 8 /OUTPUT 256 "data_o";
    .port_info 9 /OUTPUT 1 "hit_o";
v0x7fdeefdb35b0 .array "LRU", 31 0, 0 0;
v0x7fdeefdb3950_0 .net "addr_i", 3 0, L_0x7fdeefdbd5a0;  alias, 1 drivers
v0x7fdeefdb3a00_0 .net "clk_i", 0 0, v0x7fdeefdb8c90_0;  alias, 1 drivers
v0x7fdeefdb3ab0 .array "data", 31 0, 255 0;
v0x7fdeefdb3e40_0 .net "data_i", 255 0, L_0x7fdeefdbd990;  alias, 1 drivers
v0x7fdeefdb3f30_0 .var "data_o", 255 0;
v0x7fdeefdb3fe0_0 .net "enable_i", 0 0, L_0x7fdeefdbd690;  alias, 1 drivers
v0x7fdeefdb4080_0 .var "hit0", 0 0;
v0x7fdeefdb4120_0 .var "hit1", 0 0;
v0x7fdeefdb4230_0 .var "hit_o", 0 0;
v0x7fdeefdb42c0_0 .var/i "i", 31 0;
v0x7fdeefdb4370_0 .var/i "j", 31 0;
v0x7fdeefdb4420_0 .net "rst_i", 0 0, v0x7fdeefdb8d20_0;  alias, 1 drivers
v0x7fdeefdb44d0 .array "tag", 31 0, 24 0;
v0x7fdeefdb4820_0 .net "tag_i", 24 0, L_0x7fdeefdbd830;  alias, 1 drivers
v0x7fdeefdb48d0_0 .var "tag_o", 24 0;
v0x7fdeefdb4980_0 .net "write_i", 0 0, L_0x7fdeefdbd740;  alias, 1 drivers
v0x7fdeefdb44d0_0 .array/port v0x7fdeefdb44d0, 0;
v0x7fdeefdb44d0_1 .array/port v0x7fdeefdb44d0, 1;
E_0x7fdeefdb3250/0 .event edge, v0x7fdeefdb4820_0, v0x7fdeefdb3950_0, v0x7fdeefdb44d0_0, v0x7fdeefdb44d0_1;
v0x7fdeefdb44d0_2 .array/port v0x7fdeefdb44d0, 2;
v0x7fdeefdb44d0_3 .array/port v0x7fdeefdb44d0, 3;
v0x7fdeefdb44d0_4 .array/port v0x7fdeefdb44d0, 4;
v0x7fdeefdb44d0_5 .array/port v0x7fdeefdb44d0, 5;
E_0x7fdeefdb3250/1 .event edge, v0x7fdeefdb44d0_2, v0x7fdeefdb44d0_3, v0x7fdeefdb44d0_4, v0x7fdeefdb44d0_5;
v0x7fdeefdb44d0_6 .array/port v0x7fdeefdb44d0, 6;
v0x7fdeefdb44d0_7 .array/port v0x7fdeefdb44d0, 7;
v0x7fdeefdb44d0_8 .array/port v0x7fdeefdb44d0, 8;
v0x7fdeefdb44d0_9 .array/port v0x7fdeefdb44d0, 9;
E_0x7fdeefdb3250/2 .event edge, v0x7fdeefdb44d0_6, v0x7fdeefdb44d0_7, v0x7fdeefdb44d0_8, v0x7fdeefdb44d0_9;
v0x7fdeefdb44d0_10 .array/port v0x7fdeefdb44d0, 10;
v0x7fdeefdb44d0_11 .array/port v0x7fdeefdb44d0, 11;
v0x7fdeefdb44d0_12 .array/port v0x7fdeefdb44d0, 12;
v0x7fdeefdb44d0_13 .array/port v0x7fdeefdb44d0, 13;
E_0x7fdeefdb3250/3 .event edge, v0x7fdeefdb44d0_10, v0x7fdeefdb44d0_11, v0x7fdeefdb44d0_12, v0x7fdeefdb44d0_13;
v0x7fdeefdb44d0_14 .array/port v0x7fdeefdb44d0, 14;
v0x7fdeefdb44d0_15 .array/port v0x7fdeefdb44d0, 15;
v0x7fdeefdb44d0_16 .array/port v0x7fdeefdb44d0, 16;
v0x7fdeefdb44d0_17 .array/port v0x7fdeefdb44d0, 17;
E_0x7fdeefdb3250/4 .event edge, v0x7fdeefdb44d0_14, v0x7fdeefdb44d0_15, v0x7fdeefdb44d0_16, v0x7fdeefdb44d0_17;
v0x7fdeefdb44d0_18 .array/port v0x7fdeefdb44d0, 18;
v0x7fdeefdb44d0_19 .array/port v0x7fdeefdb44d0, 19;
v0x7fdeefdb44d0_20 .array/port v0x7fdeefdb44d0, 20;
v0x7fdeefdb44d0_21 .array/port v0x7fdeefdb44d0, 21;
E_0x7fdeefdb3250/5 .event edge, v0x7fdeefdb44d0_18, v0x7fdeefdb44d0_19, v0x7fdeefdb44d0_20, v0x7fdeefdb44d0_21;
v0x7fdeefdb44d0_22 .array/port v0x7fdeefdb44d0, 22;
v0x7fdeefdb44d0_23 .array/port v0x7fdeefdb44d0, 23;
v0x7fdeefdb44d0_24 .array/port v0x7fdeefdb44d0, 24;
v0x7fdeefdb44d0_25 .array/port v0x7fdeefdb44d0, 25;
E_0x7fdeefdb3250/6 .event edge, v0x7fdeefdb44d0_22, v0x7fdeefdb44d0_23, v0x7fdeefdb44d0_24, v0x7fdeefdb44d0_25;
v0x7fdeefdb44d0_26 .array/port v0x7fdeefdb44d0, 26;
v0x7fdeefdb44d0_27 .array/port v0x7fdeefdb44d0, 27;
v0x7fdeefdb44d0_28 .array/port v0x7fdeefdb44d0, 28;
v0x7fdeefdb44d0_29 .array/port v0x7fdeefdb44d0, 29;
E_0x7fdeefdb3250/7 .event edge, v0x7fdeefdb44d0_26, v0x7fdeefdb44d0_27, v0x7fdeefdb44d0_28, v0x7fdeefdb44d0_29;
v0x7fdeefdb44d0_30 .array/port v0x7fdeefdb44d0, 30;
v0x7fdeefdb44d0_31 .array/port v0x7fdeefdb44d0, 31;
E_0x7fdeefdb3250/8 .event edge, v0x7fdeefdb44d0_30, v0x7fdeefdb44d0_31, v0x7fdeefdb4080_0, v0x7fdeefdb4120_0;
v0x7fdeefdb3ab0_0 .array/port v0x7fdeefdb3ab0, 0;
v0x7fdeefdb3ab0_1 .array/port v0x7fdeefdb3ab0, 1;
v0x7fdeefdb3ab0_2 .array/port v0x7fdeefdb3ab0, 2;
v0x7fdeefdb3ab0_3 .array/port v0x7fdeefdb3ab0, 3;
E_0x7fdeefdb3250/9 .event edge, v0x7fdeefdb3ab0_0, v0x7fdeefdb3ab0_1, v0x7fdeefdb3ab0_2, v0x7fdeefdb3ab0_3;
v0x7fdeefdb3ab0_4 .array/port v0x7fdeefdb3ab0, 4;
v0x7fdeefdb3ab0_5 .array/port v0x7fdeefdb3ab0, 5;
v0x7fdeefdb3ab0_6 .array/port v0x7fdeefdb3ab0, 6;
v0x7fdeefdb3ab0_7 .array/port v0x7fdeefdb3ab0, 7;
E_0x7fdeefdb3250/10 .event edge, v0x7fdeefdb3ab0_4, v0x7fdeefdb3ab0_5, v0x7fdeefdb3ab0_6, v0x7fdeefdb3ab0_7;
v0x7fdeefdb3ab0_8 .array/port v0x7fdeefdb3ab0, 8;
v0x7fdeefdb3ab0_9 .array/port v0x7fdeefdb3ab0, 9;
v0x7fdeefdb3ab0_10 .array/port v0x7fdeefdb3ab0, 10;
v0x7fdeefdb3ab0_11 .array/port v0x7fdeefdb3ab0, 11;
E_0x7fdeefdb3250/11 .event edge, v0x7fdeefdb3ab0_8, v0x7fdeefdb3ab0_9, v0x7fdeefdb3ab0_10, v0x7fdeefdb3ab0_11;
v0x7fdeefdb3ab0_12 .array/port v0x7fdeefdb3ab0, 12;
v0x7fdeefdb3ab0_13 .array/port v0x7fdeefdb3ab0, 13;
v0x7fdeefdb3ab0_14 .array/port v0x7fdeefdb3ab0, 14;
v0x7fdeefdb3ab0_15 .array/port v0x7fdeefdb3ab0, 15;
E_0x7fdeefdb3250/12 .event edge, v0x7fdeefdb3ab0_12, v0x7fdeefdb3ab0_13, v0x7fdeefdb3ab0_14, v0x7fdeefdb3ab0_15;
v0x7fdeefdb3ab0_16 .array/port v0x7fdeefdb3ab0, 16;
v0x7fdeefdb3ab0_17 .array/port v0x7fdeefdb3ab0, 17;
v0x7fdeefdb3ab0_18 .array/port v0x7fdeefdb3ab0, 18;
v0x7fdeefdb3ab0_19 .array/port v0x7fdeefdb3ab0, 19;
E_0x7fdeefdb3250/13 .event edge, v0x7fdeefdb3ab0_16, v0x7fdeefdb3ab0_17, v0x7fdeefdb3ab0_18, v0x7fdeefdb3ab0_19;
v0x7fdeefdb3ab0_20 .array/port v0x7fdeefdb3ab0, 20;
v0x7fdeefdb3ab0_21 .array/port v0x7fdeefdb3ab0, 21;
v0x7fdeefdb3ab0_22 .array/port v0x7fdeefdb3ab0, 22;
v0x7fdeefdb3ab0_23 .array/port v0x7fdeefdb3ab0, 23;
E_0x7fdeefdb3250/14 .event edge, v0x7fdeefdb3ab0_20, v0x7fdeefdb3ab0_21, v0x7fdeefdb3ab0_22, v0x7fdeefdb3ab0_23;
v0x7fdeefdb3ab0_24 .array/port v0x7fdeefdb3ab0, 24;
v0x7fdeefdb3ab0_25 .array/port v0x7fdeefdb3ab0, 25;
v0x7fdeefdb3ab0_26 .array/port v0x7fdeefdb3ab0, 26;
v0x7fdeefdb3ab0_27 .array/port v0x7fdeefdb3ab0, 27;
E_0x7fdeefdb3250/15 .event edge, v0x7fdeefdb3ab0_24, v0x7fdeefdb3ab0_25, v0x7fdeefdb3ab0_26, v0x7fdeefdb3ab0_27;
v0x7fdeefdb3ab0_28 .array/port v0x7fdeefdb3ab0, 28;
v0x7fdeefdb3ab0_29 .array/port v0x7fdeefdb3ab0, 29;
v0x7fdeefdb3ab0_30 .array/port v0x7fdeefdb3ab0, 30;
v0x7fdeefdb3ab0_31 .array/port v0x7fdeefdb3ab0, 31;
E_0x7fdeefdb3250/16 .event edge, v0x7fdeefdb3ab0_28, v0x7fdeefdb3ab0_29, v0x7fdeefdb3ab0_30, v0x7fdeefdb3ab0_31;
v0x7fdeefdb35b0_0 .array/port v0x7fdeefdb35b0, 0;
v0x7fdeefdb35b0_1 .array/port v0x7fdeefdb35b0, 1;
v0x7fdeefdb35b0_2 .array/port v0x7fdeefdb35b0, 2;
v0x7fdeefdb35b0_3 .array/port v0x7fdeefdb35b0, 3;
E_0x7fdeefdb3250/17 .event edge, v0x7fdeefdb35b0_0, v0x7fdeefdb35b0_1, v0x7fdeefdb35b0_2, v0x7fdeefdb35b0_3;
v0x7fdeefdb35b0_4 .array/port v0x7fdeefdb35b0, 4;
v0x7fdeefdb35b0_5 .array/port v0x7fdeefdb35b0, 5;
v0x7fdeefdb35b0_6 .array/port v0x7fdeefdb35b0, 6;
v0x7fdeefdb35b0_7 .array/port v0x7fdeefdb35b0, 7;
E_0x7fdeefdb3250/18 .event edge, v0x7fdeefdb35b0_4, v0x7fdeefdb35b0_5, v0x7fdeefdb35b0_6, v0x7fdeefdb35b0_7;
v0x7fdeefdb35b0_8 .array/port v0x7fdeefdb35b0, 8;
v0x7fdeefdb35b0_9 .array/port v0x7fdeefdb35b0, 9;
v0x7fdeefdb35b0_10 .array/port v0x7fdeefdb35b0, 10;
v0x7fdeefdb35b0_11 .array/port v0x7fdeefdb35b0, 11;
E_0x7fdeefdb3250/19 .event edge, v0x7fdeefdb35b0_8, v0x7fdeefdb35b0_9, v0x7fdeefdb35b0_10, v0x7fdeefdb35b0_11;
v0x7fdeefdb35b0_12 .array/port v0x7fdeefdb35b0, 12;
v0x7fdeefdb35b0_13 .array/port v0x7fdeefdb35b0, 13;
v0x7fdeefdb35b0_14 .array/port v0x7fdeefdb35b0, 14;
v0x7fdeefdb35b0_15 .array/port v0x7fdeefdb35b0, 15;
E_0x7fdeefdb3250/20 .event edge, v0x7fdeefdb35b0_12, v0x7fdeefdb35b0_13, v0x7fdeefdb35b0_14, v0x7fdeefdb35b0_15;
v0x7fdeefdb35b0_16 .array/port v0x7fdeefdb35b0, 16;
v0x7fdeefdb35b0_17 .array/port v0x7fdeefdb35b0, 17;
v0x7fdeefdb35b0_18 .array/port v0x7fdeefdb35b0, 18;
v0x7fdeefdb35b0_19 .array/port v0x7fdeefdb35b0, 19;
E_0x7fdeefdb3250/21 .event edge, v0x7fdeefdb35b0_16, v0x7fdeefdb35b0_17, v0x7fdeefdb35b0_18, v0x7fdeefdb35b0_19;
v0x7fdeefdb35b0_20 .array/port v0x7fdeefdb35b0, 20;
v0x7fdeefdb35b0_21 .array/port v0x7fdeefdb35b0, 21;
v0x7fdeefdb35b0_22 .array/port v0x7fdeefdb35b0, 22;
v0x7fdeefdb35b0_23 .array/port v0x7fdeefdb35b0, 23;
E_0x7fdeefdb3250/22 .event edge, v0x7fdeefdb35b0_20, v0x7fdeefdb35b0_21, v0x7fdeefdb35b0_22, v0x7fdeefdb35b0_23;
v0x7fdeefdb35b0_24 .array/port v0x7fdeefdb35b0, 24;
v0x7fdeefdb35b0_25 .array/port v0x7fdeefdb35b0, 25;
v0x7fdeefdb35b0_26 .array/port v0x7fdeefdb35b0, 26;
v0x7fdeefdb35b0_27 .array/port v0x7fdeefdb35b0, 27;
E_0x7fdeefdb3250/23 .event edge, v0x7fdeefdb35b0_24, v0x7fdeefdb35b0_25, v0x7fdeefdb35b0_26, v0x7fdeefdb35b0_27;
v0x7fdeefdb35b0_28 .array/port v0x7fdeefdb35b0, 28;
v0x7fdeefdb35b0_29 .array/port v0x7fdeefdb35b0, 29;
v0x7fdeefdb35b0_30 .array/port v0x7fdeefdb35b0, 30;
v0x7fdeefdb35b0_31 .array/port v0x7fdeefdb35b0, 31;
E_0x7fdeefdb3250/24 .event edge, v0x7fdeefdb35b0_28, v0x7fdeefdb35b0_29, v0x7fdeefdb35b0_30, v0x7fdeefdb35b0_31;
E_0x7fdeefdb3250 .event/or E_0x7fdeefdb3250/0, E_0x7fdeefdb3250/1, E_0x7fdeefdb3250/2, E_0x7fdeefdb3250/3, E_0x7fdeefdb3250/4, E_0x7fdeefdb3250/5, E_0x7fdeefdb3250/6, E_0x7fdeefdb3250/7, E_0x7fdeefdb3250/8, E_0x7fdeefdb3250/9, E_0x7fdeefdb3250/10, E_0x7fdeefdb3250/11, E_0x7fdeefdb3250/12, E_0x7fdeefdb3250/13, E_0x7fdeefdb3250/14, E_0x7fdeefdb3250/15, E_0x7fdeefdb3250/16, E_0x7fdeefdb3250/17, E_0x7fdeefdb3250/18, E_0x7fdeefdb3250/19, E_0x7fdeefdb3250/20, E_0x7fdeefdb3250/21, E_0x7fdeefdb3250/22, E_0x7fdeefdb3250/23, E_0x7fdeefdb3250/24;
S_0x7fdeefdb7900 .scope module, "Data_Memory" "Data_Memory" 2 37, 23 1 0, S_0x7fdeefc10fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "addr_i";
    .port_info 3 /INPUT 256 "data_i";
    .port_info 4 /INPUT 1 "enable_i";
    .port_info 5 /INPUT 1 "write_i";
    .port_info 6 /OUTPUT 1 "ack_o";
    .port_info 7 /OUTPUT 256 "data_o";
P_0x7fdeefdb7ad0 .param/l "STATE_IDLE" 0 23 31, C4<0>;
P_0x7fdeefdb7b10 .param/l "STATE_WAIT" 0 23 32, C4<1>;
L_0x7fdeefdbee70 .functor AND 1, L_0x7fdeefdbecf0, L_0x7fdeefdbed90, C4<1>, C4<1>;
L_0x7fdeeff73488 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fdeefdb7d00_0 .net/2u *"_ivl_0", 1 0, L_0x7fdeeff73488;  1 drivers
v0x7fdeefdb7db0_0 .net *"_ivl_10", 31 0, L_0x7fdeefdbf060;  1 drivers
v0x7fdeefdb7e60_0 .net *"_ivl_12", 26 0, L_0x7fdeefdbefa0;  1 drivers
L_0x7fdeeff73518 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7fdeefdb7f20_0 .net *"_ivl_14", 4 0, L_0x7fdeeff73518;  1 drivers
v0x7fdeefdb7fd0_0 .net *"_ivl_2", 0 0, L_0x7fdeefdbecf0;  1 drivers
L_0x7fdeeff734d0 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x7fdeefdb80b0_0 .net/2u *"_ivl_4", 3 0, L_0x7fdeeff734d0;  1 drivers
v0x7fdeefdb8160_0 .net *"_ivl_6", 0 0, L_0x7fdeefdbed90;  1 drivers
v0x7fdeefdb8200_0 .net "ack_o", 0 0, L_0x7fdeefdbee70;  alias, 1 drivers
v0x7fdeefdb82d0_0 .net "addr", 26 0, L_0x7fdeefdbf1c0;  1 drivers
v0x7fdeefdb83e0_0 .net "addr_i", 31 0, L_0x7fdeefdbdf30;  alias, 1 drivers
v0x7fdeefdb8470_0 .net "clk_i", 0 0, v0x7fdeefdb8c90_0;  alias, 1 drivers
v0x7fdeefdb8500_0 .var "count", 3 0;
v0x7fdeefdb85a0_0 .var "data", 255 0;
v0x7fdeefdb8650_0 .net "data_i", 255 0, L_0x7fdeefdbe0c0;  alias, 1 drivers
v0x7fdeefdb8730_0 .net "data_o", 255 0, v0x7fdeefdb85a0_0;  alias, 1 drivers
v0x7fdeefdb8800_0 .net "enable_i", 0 0, L_0x7fdeefdbdb00;  alias, 1 drivers
v0x7fdeefdb88d0 .array "memory", 511 0, 255 0;
v0x7fdeefdb8a60_0 .net "rst_i", 0 0, v0x7fdeefdb8d20_0;  alias, 1 drivers
v0x7fdeefdb8af0_0 .var "state", 1 0;
v0x7fdeefdb8b80_0 .net "write_i", 0 0, L_0x7fdeefdbe1b0;  alias, 1 drivers
L_0x7fdeefdbecf0 .cmp/eq 2, v0x7fdeefdb8af0_0, L_0x7fdeeff73488;
L_0x7fdeefdbed90 .cmp/eq 4, v0x7fdeefdb8500_0, L_0x7fdeeff734d0;
L_0x7fdeefdbefa0 .part L_0x7fdeefdbdf30, 5, 27;
L_0x7fdeefdbf060 .concat [ 27 5 0 0], L_0x7fdeefdbefa0, L_0x7fdeeff73518;
L_0x7fdeefdbf1c0 .part L_0x7fdeefdbf060, 0, 27;
    .scope S_0x7fdeefd09a60;
T_0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdeefd06c00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd06cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefda7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd583d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd58250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd582f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd581c0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7fdeefd09a60;
T_1 ;
    %wait E_0x7fdeefd06bd0;
    %load/vec4 v0x7fdeefda73f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdeefd06c00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd06cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefda7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd583d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd58250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd582f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd581c0_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fdeefda7480_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdeefd06c00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd06cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefda7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd583d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd58250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd582f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd581c0_0, 0, 1;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdeefd06c00_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd06cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdeefda7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd583d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd58250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd582f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd581c0_0, 0, 1;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdeefd06c00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdeefd06cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdeefda7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd583d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd58250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd582f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd581c0_0, 0, 1;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdeefd06c00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdeefd06cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdeefda7510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdeefd583d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdeefd58250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd582f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd581c0_0, 0, 1;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdeefd06c00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdeefd06cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefda7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd583d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd58250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdeefd582f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd581c0_0, 0, 1;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdeefd06c00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdeefd06cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefda7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd583d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd58250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefd582f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdeefd581c0_0, 0, 1;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fdeefdb0850;
T_2 ;
    %wait E_0x7fdeefdb0b00;
    %load/vec4 v0x7fdeefdb0e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdeefdb0db0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fdeefdb0f10_0;
    %inv;
    %load/vec4 v0x7fdeefdb0b50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fdeefdb1020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x7fdeefdb0d00_0;
    %assign/vec4 v0x7fdeefdb0db0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdeefdb0db0_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fdeefdb10f0;
T_3 ;
    %wait E_0x7fdeefd58380;
    %load/vec4 v0x7fdeefdb1830_0;
    %load/vec4 v0x7fdeefdb1370_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fdeefdb1460_0;
    %load/vec4 v0x7fdeefdb1370_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb27b0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fdeefdaefe0;
T_4 ;
    %wait E_0x7fdeefdaeaf0;
    %load/vec4 v0x7fdeefdaf4a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7fdeefdaf250_0;
    %store/vec4 v0x7fdeefdaf3d0_0, 0, 32;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fdeefdaf320_0;
    %store/vec4 v0x7fdeefdaf3d0_0, 0, 32;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fdeefdafce0;
T_5 ;
    %wait E_0x7fdeefdaf840;
    %load/vec4 v0x7fdeefdb01c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7fdeefdaff50_0;
    %store/vec4 v0x7fdeefdb00d0_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fdeefdb0020_0;
    %store/vec4 v0x7fdeefdb00d0_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fdeefdb0290;
T_6 ;
    %wait E_0x7fdeefdb04b0;
    %load/vec4 v0x7fdeefdb0740_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x7fdeefdb0510_0;
    %store/vec4 v0x7fdeefdb0690_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7fdeefdb05e0_0;
    %store/vec4 v0x7fdeefdb0690_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fdeefdae930;
T_7 ;
    %wait E_0x7fdeefdaeba0;
    %load/vec4 v0x7fdeefdaeec0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x7fdeefdaec00_0;
    %store/vec4 v0x7fdeefdaee30_0, 0, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x7fdeefdaecd0_0;
    %store/vec4 v0x7fdeefdaee30_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fdeefdaed60_0;
    %store/vec4 v0x7fdeefdaee30_0, 0, 32;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fdeefdaf580;
T_8 ;
    %wait E_0x7fdeefdaf870;
    %load/vec4 v0x7fdeefdafbb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x7fdeefdaf8c0_0;
    %store/vec4 v0x7fdeefdafae0_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x7fdeefdaf980_0;
    %store/vec4 v0x7fdeefdafae0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x7fdeefdafa30_0;
    %store/vec4 v0x7fdeefdafae0_0, 0, 32;
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fdeefc152e0;
T_9 ;
    %wait E_0x7fdeefc11680;
    %load/vec4 v0x7fdeefc173e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v0x7fdeefd26540_0;
    %load/vec4 v0x7fdeefd265d0_0;
    %and;
    %store/vec4 v0x7fdeefd26680_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v0x7fdeefd26540_0;
    %load/vec4 v0x7fdeefd265d0_0;
    %xor;
    %store/vec4 v0x7fdeefd26680_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x7fdeefd26540_0;
    %load/vec4 v0x7fdeefd265d0_0;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x7fdeefd26680_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v0x7fdeefd26540_0;
    %load/vec4 v0x7fdeefd265d0_0;
    %add;
    %store/vec4 v0x7fdeefd26680_0, 0, 32;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x7fdeefd26540_0;
    %load/vec4 v0x7fdeefd265d0_0;
    %sub;
    %store/vec4 v0x7fdeefd26680_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x7fdeefd26540_0;
    %load/vec4 v0x7fdeefd265d0_0;
    %mul;
    %store/vec4 v0x7fdeefd26680_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x7fdeefd26540_0;
    %load/vec4 v0x7fdeefd265d0_0;
    %add;
    %store/vec4 v0x7fdeefd26680_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x7fdeefd26540_0;
    %load/vec4 v0x7fdeefd265d0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7fdeefd26680_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fdeefd22330;
T_10 ;
    %wait E_0x7fdeefd26810;
    %load/vec4 v0x7fdeefd22590_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x7fdeefd1c400_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7fdeefd224c0_0, 0, 3;
    %jmp T_10.8;
T_10.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7fdeefd224c0_0, 0, 3;
    %jmp T_10.8;
T_10.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7fdeefd224c0_0, 0, 3;
    %jmp T_10.8;
T_10.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fdeefd224c0_0, 0, 3;
    %jmp T_10.8;
T_10.6 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fdeefd224c0_0, 0, 3;
    %jmp T_10.8;
T_10.7 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x7fdeefd224c0_0, 0, 3;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fdeefd22590_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_10.9, 4;
    %load/vec4 v0x7fdeefd1c400_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %jmp T_10.14;
T_10.11 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7fdeefd224c0_0, 0, 3;
    %jmp T_10.14;
T_10.12 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7fdeefd224c0_0, 0, 3;
    %jmp T_10.14;
T_10.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7fdeefd224c0_0, 0, 3;
    %jmp T_10.14;
T_10.14 ;
    %pop/vec4 1;
    %jmp T_10.10;
T_10.9 ;
    %load/vec4 v0x7fdeefd22590_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_10.15, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x7fdeefd224c0_0, 0, 3;
T_10.15 ;
T_10.10 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fdeefdb2f40;
T_11 ;
    %wait E_0x7fdeefdb0b00;
    %load/vec4 v0x7fdeefdb4420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdb42c0_0, 0, 32;
T_11.2 ;
    %load/vec4 v0x7fdeefdb42c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_11.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdb4370_0, 0, 32;
T_11.4 ;
    %load/vec4 v0x7fdeefdb4370_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_11.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x7fdeefdb42c0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fdeefdb4370_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb44d0, 0, 4;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fdeefdb42c0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fdeefdb4370_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb3ab0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fdeefdb42c0_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fdeefdb4370_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb35b0, 0, 4;
    %load/vec4 v0x7fdeefdb4370_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdeefdb4370_0, 0, 32;
    %jmp T_11.4;
T_11.5 ;
    %load/vec4 v0x7fdeefdb42c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdeefdb42c0_0, 0, 32;
    %jmp T_11.2;
T_11.3 ;
T_11.0 ;
    %load/vec4 v0x7fdeefdb3fe0_0;
    %load/vec4 v0x7fdeefdb4980_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x7fdeefdb4080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %load/vec4 v0x7fdeefdb3e40_0;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb3ab0, 0, 4;
    %load/vec4 v0x7fdeefdb4820_0;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb44d0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 23, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb44d0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb35b0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb35b0, 0, 4;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x7fdeefdb4120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %load/vec4 v0x7fdeefdb3e40_0;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb3ab0, 0, 4;
    %load/vec4 v0x7fdeefdb4820_0;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb44d0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 23, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb44d0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb35b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb35b0, 0, 4;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fdeefdb35b0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v0x7fdeefdb3e40_0;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb3ab0, 0, 4;
    %load/vec4 v0x7fdeefdb4820_0;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb44d0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 23, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb44d0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb35b0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb35b0, 0, 4;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x7fdeefdb3e40_0;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb3ab0, 0, 4;
    %load/vec4 v0x7fdeefdb4820_0;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb44d0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 23, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb44d0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb35b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb35b0, 0, 4;
T_11.13 ;
T_11.11 ;
T_11.9 ;
T_11.6 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fdeefdb2f40;
T_12 ;
    %wait E_0x7fdeefdb3250;
    %load/vec4 v0x7fdeefdb4820_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fdeefdb44d0, 4;
    %parti/s 23, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fdeefdb44d0, 4;
    %parti/s 1, 24, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x7fdeefdb4080_0, 0;
    %load/vec4 v0x7fdeefdb4820_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fdeefdb44d0, 4;
    %parti/s 23, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fdeefdb44d0, 4;
    %parti/s 1, 24, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %assign/vec4 v0x7fdeefdb4120_0, 0;
    %load/vec4 v0x7fdeefdb4080_0;
    %load/vec4 v0x7fdeefdb4120_0;
    %or;
    %assign/vec4 v0x7fdeefdb4230_0, 0;
    %load/vec4 v0x7fdeefdb4080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fdeefdb3ab0, 4;
    %assign/vec4 v0x7fdeefdb3f30_0, 0;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fdeefdb44d0, 4;
    %assign/vec4 v0x7fdeefdb48d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb35b0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb35b0, 0, 4;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fdeefdb4120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fdeefdb3ab0, 4;
    %assign/vec4 v0x7fdeefdb3f30_0, 0;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fdeefdb44d0, 4;
    %assign/vec4 v0x7fdeefdb48d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb35b0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb35b0, 0, 4;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fdeefdb35b0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.4, 4;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fdeefdb3ab0, 4;
    %assign/vec4 v0x7fdeefdb3f30_0, 0;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x7fdeefdb44d0, 4;
    %assign/vec4 v0x7fdeefdb48d0_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fdeefdb35b0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_12.6, 4;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fdeefdb3ab0, 4;
    %assign/vec4 v0x7fdeefdb3f30_0, 0;
    %load/vec4 v0x7fdeefdb3950_0;
    %pad/u 8;
    %pad/u 9;
    %muli 2, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x7fdeefdb44d0, 4;
    %assign/vec4 v0x7fdeefdb48d0_0, 0;
T_12.6 ;
T_12.5 ;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fdeefdb2910;
T_13 ;
    %wait E_0x7fdeefdb2f00;
    %load/vec4 v0x7fdeefdb5cc0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %store/vec4 v0x7fdeefdb6a80_0, 0, 32;
    %load/vec4 v0x7fdeefdb65e0_0;
    %load/vec4 v0x7fdeefdb6a80_0;
    %part/s 32;
    %assign/vec4 v0x7fdeefdb5a80_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fdeefdb2910;
T_14 ;
    %wait E_0x7fdeefdb2eb0;
    %load/vec4 v0x7fdeefdb58e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x7fdeefdb5cc0_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %store/vec4 v0x7fdeefdb6a80_0, 0, 32;
    %load/vec4 v0x7fdeefdb65e0_0;
    %assign/vec4 v0x7fdeefdb6be0_0, 0;
    %load/vec4 v0x7fdeefdb5b10_0;
    %ix/load 5, 0, 0;
    %ix/getv/s 4, v0x7fdeefdb6a80_0;
    %assign/vec4/off/d v0x7fdeefdb6be0_0, 4, 5;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fdeefdb2910;
T_15 ;
    %wait E_0x7fdeefdb0b00;
    %load/vec4 v0x7fdeefdb6680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdeefdb6b30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdeefdb5750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdeefdb64c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdeefdb5610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdeefdb6c90_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x7fdeefdb6b30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v0x7fdeefdb5d50_0;
    %load/vec4 v0x7fdeefdb5f00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fdeefdb6b30_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdeefdb6b30_0, 0;
T_15.9 ;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v0x7fdeefdb68a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdeefdb5750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdeefdb64c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdeefdb6c90_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fdeefdb6b30_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdeefdb5750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdeefdb64c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdeefdb6c90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fdeefdb6b30_0, 0;
T_15.11 ;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v0x7fdeefdb5fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdeefdb5750_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdeefdb5610_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fdeefdb6b30_0, 0;
    %jmp T_15.13;
T_15.12 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fdeefdb6b30_0, 0;
T_15.13 ;
    %jmp T_15.7;
T_15.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdeefdb5610_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fdeefdb6b30_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x7fdeefdb5fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdeefdb5750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdeefdb64c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdeefdb6c90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fdeefdb6b30_0, 0;
    %jmp T_15.15;
T_15.14 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fdeefdb6b30_0, 0;
T_15.15 ;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x7fdeefda8fa0;
T_16 ;
    %wait E_0x7fdeefda9210;
    %load/vec4 v0x7fdeefda9270_0;
    %load/vec4 v0x7fdeefda9520_0;
    %load/vec4 v0x7fdeefda96b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fdeefda9600_0;
    %load/vec4 v0x7fdeefda96b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdeefda93e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdeefda9490_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdeefda9330_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdeefda93e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdeefda9490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdeefda9330_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fdeefda86d0;
T_17 ;
    %wait E_0x7fdeefda8950;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdeefda8b20_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdeefda8bb0_0, 0, 2;
    %load/vec4 v0x7fdeefda8d10_0;
    %load/vec4 v0x7fdeefda8c40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fdeefda8c40_0;
    %load/vec4 v0x7fdeefda89c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdeefda8b20_0, 0, 2;
T_17.0 ;
    %load/vec4 v0x7fdeefda8d10_0;
    %load/vec4 v0x7fdeefda8c40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fdeefda8c40_0;
    %load/vec4 v0x7fdeefda8a80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fdeefda8bb0_0, 0, 2;
T_17.2 ;
    %load/vec4 v0x7fdeefda8e50_0;
    %load/vec4 v0x7fdeefda8e50_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fdeefda8d10_0;
    %load/vec4 v0x7fdeefda8c40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fdeefda8c40_0;
    %load/vec4 v0x7fdeefda89c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fdeefda8dc0_0;
    %load/vec4 v0x7fdeefda89c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdeefda8b20_0, 0, 2;
T_17.4 ;
    %load/vec4 v0x7fdeefda8e50_0;
    %load/vec4 v0x7fdeefda8e50_0;
    %pad/u 5;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fdeefda8d10_0;
    %load/vec4 v0x7fdeefda8c40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fdeefda8c40_0;
    %load/vec4 v0x7fdeefda8a80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %and;
    %load/vec4 v0x7fdeefda8dc0_0;
    %load/vec4 v0x7fdeefda8a80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fdeefda8bb0_0, 0, 2;
T_17.6 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fdeefdab370;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdab7a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdaba80_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_0x7fdeefdab370;
T_19 ;
    %wait E_0x7fdeefd58380;
    %load/vec4 v0x7fdeefdab6e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x7fdeefdab850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdeefdab7a0_0, 0;
    %load/vec4 v0x7fdeefdaba80_0;
    %assign/vec4 v0x7fdeefdaba80_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0x7fdeefda9a70_0;
    %assign/vec4 v0x7fdeefdab7a0_0, 0;
    %load/vec4 v0x7fdeefdab630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fdeefdaba80_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %load/vec4 v0x7fdeefdab9f0_0;
    %assign/vec4 v0x7fdeefdaba80_0, 0;
T_19.5 ;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x7fdeefda97f0;
T_20 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdeefda9e40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefda9f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefdaaa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefdaa4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefdaa0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefdaa2f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdaac40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdaad60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdab020_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fdeefdaaec0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdeefdaa730_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdeefdaa850_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdeefdaa5d0_0, 0, 5;
    %end;
    .thread T_20;
    .scope S_0x7fdeefda97f0;
T_21 ;
    %wait E_0x7fdeefd58380;
    %load/vec4 v0x7fdeefdaa1b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x7fdeefda9db0_0;
    %assign/vec4 v0x7fdeefda9e40_0, 0;
    %load/vec4 v0x7fdeefda9ed0_0;
    %assign/vec4 v0x7fdeefda9f80_0, 0;
    %load/vec4 v0x7fdeefdaaa00_0;
    %assign/vec4 v0x7fdeefdaaa90_0, 0;
    %load/vec4 v0x7fdeefdaa420_0;
    %assign/vec4 v0x7fdeefdaa4b0_0, 0;
    %load/vec4 v0x7fdeefdaa010_0;
    %assign/vec4 v0x7fdeefdaa0e0_0, 0;
    %load/vec4 v0x7fdeefdaa240_0;
    %assign/vec4 v0x7fdeefdaa2f0_0, 0;
    %load/vec4 v0x7fdeefdaabb0_0;
    %assign/vec4 v0x7fdeefdaac40_0, 0;
    %load/vec4 v0x7fdeefdaacd0_0;
    %assign/vec4 v0x7fdeefdaad60_0, 0;
    %load/vec4 v0x7fdeefdaaf80_0;
    %assign/vec4 v0x7fdeefdab020_0, 0;
    %load/vec4 v0x7fdeefdaae10_0;
    %assign/vec4 v0x7fdeefdaaec0_0, 0;
    %load/vec4 v0x7fdeefdaa6a0_0;
    %assign/vec4 v0x7fdeefdaa730_0, 0;
    %load/vec4 v0x7fdeefdaa7c0_0;
    %assign/vec4 v0x7fdeefdaa850_0, 0;
    %load/vec4 v0x7fdeefdaa540_0;
    %assign/vec4 v0x7fdeefdaa5d0_0, 0;
T_21.0 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x7fdeefda76b0;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefda8420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefda8170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefda7df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefda7fd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefda7b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefda7c60_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdeefda8300_0, 0, 5;
    %end;
    .thread T_22;
    .scope S_0x7fdeefda76b0;
T_23 ;
    %wait E_0x7fdeefd58380;
    %load/vec4 v0x7fdeefda7e90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x7fdeefda8390_0;
    %assign/vec4 v0x7fdeefda8420_0, 0;
    %load/vec4 v0x7fdeefda80e0_0;
    %assign/vec4 v0x7fdeefda8170_0, 0;
    %load/vec4 v0x7fdeefda7d10_0;
    %assign/vec4 v0x7fdeefda7df0_0, 0;
    %load/vec4 v0x7fdeefda7f30_0;
    %assign/vec4 v0x7fdeefda7fd0_0, 0;
    %load/vec4 v0x7fdeefda7a30_0;
    %assign/vec4 v0x7fdeefda7b00_0, 0;
    %load/vec4 v0x7fdeefda7ba0_0;
    %assign/vec4 v0x7fdeefda7c60_0, 0;
    %load/vec4 v0x7fdeefda8210_0;
    %assign/vec4 v0x7fdeefda8300_0, 0;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x7fdeefdadc80;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefdae700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefdae280_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdae080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdae540_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdeefdae420_0, 0, 5;
    %end;
    .thread T_24;
    .scope S_0x7fdeefdadc80;
T_25 ;
    %wait E_0x7fdeefd58380;
    %load/vec4 v0x7fdeefdae120_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x7fdeefdae670_0;
    %assign/vec4 v0x7fdeefdae700_0, 0;
    %load/vec4 v0x7fdeefdae1d0_0;
    %assign/vec4 v0x7fdeefdae280_0, 0;
    %load/vec4 v0x7fdeefdadfc0_0;
    %assign/vec4 v0x7fdeefdae080_0, 0;
    %load/vec4 v0x7fdeefdae4b0_0;
    %assign/vec4 v0x7fdeefdae540_0, 0;
    %load/vec4 v0x7fdeefdae350_0;
    %assign/vec4 v0x7fdeefdae420_0, 0;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x7fdeefdabbd0;
T_26 ;
    %wait E_0x7fdeefdabdf0;
    %load/vec4 v0x7fdeefdabfa0_0;
    %load/vec4 v0x7fdeefdac030_0;
    %cmp/e;
    %jmp/0xz  T_26.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fdeefdabf10_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fdeefdabf10_0, 0;
T_26.1 ;
    %load/vec4 v0x7fdeefdabf10_0;
    %load/vec4 v0x7fdeefdabe50_0;
    %and;
    %assign/vec4 v0x7fdeefdac0e0_0, 0;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x7fdeefdb7900;
T_27 ;
    %wait E_0x7fdeefdb0b00;
    %load/vec4 v0x7fdeefdb8a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fdeefdb8af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdeefdb8500_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x7fdeefdb8af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %jmp T_27.4;
T_27.2 ;
    %load/vec4 v0x7fdeefdb8800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.5, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fdeefdb8af0_0, 0;
    %load/vec4 v0x7fdeefdb8500_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fdeefdb8500_0, 0;
T_27.5 ;
    %jmp T_27.4;
T_27.3 ;
    %load/vec4 v0x7fdeefdb8500_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_27.7, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fdeefdb8af0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fdeefdb8500_0, 0;
    %jmp T_27.8;
T_27.7 ;
    %load/vec4 v0x7fdeefdb8500_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fdeefdb8500_0, 0;
T_27.8 ;
    %jmp T_27.4;
T_27.4 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x7fdeefdb7900;
T_28 ;
    %wait E_0x7fdeefd58380;
    %load/vec4 v0x7fdeefdb8200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x7fdeefdb8b80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0x7fdeefdb8650_0;
    %ix/getv 3, v0x7fdeefdb82d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fdeefdb88d0, 0, 4;
    %load/vec4 v0x7fdeefdb8650_0;
    %assign/vec4 v0x7fdeefdb85a0_0, 0;
    %jmp T_28.3;
T_28.2 ;
    %ix/getv 4, v0x7fdeefdb82d0_0;
    %load/vec4a v0x7fdeefdb88d0, 4;
    %store/vec4 v0x7fdeefdb85a0_0, 0, 256;
T_28.3 ;
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x7fdeefc10fe0;
T_29 ;
    %delay 25, 0;
    %load/vec4 v0x7fdeefdb8c90_0;
    %inv;
    %store/vec4 v0x7fdeefdb8c90_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fdeefc10fe0;
T_30 ;
    %vpi_call 2 50 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 51 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdb8f10_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefdb8c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdeefdb8d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefdb8db0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefdb8d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdeefdb8db0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdb9330_0, 0, 32;
T_30.0 ;
    %load/vec4 v0x7fdeefdb9330_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_30.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fdeefdb9330_0;
    %store/vec4a v0x7fdeefdadbd0, 4, 0;
    %load/vec4 v0x7fdeefdb9330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdeefdb9330_0, 0, 32;
    %jmp T_30.0;
T_30.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdb9480_0, 0, 32;
T_30.2 ;
    %load/vec4 v0x7fdeefdb9480_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_30.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdb9330_0, 0, 32;
T_30.4 ;
    %load/vec4 v0x7fdeefdb9330_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_30.5, 5;
    %pushi/vec4 0, 0, 25;
    %load/vec4 v0x7fdeefdb9330_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fdeefdb9480_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fdeefdb44d0, 4, 0;
    %pushi/vec4 0, 0, 256;
    %load/vec4 v0x7fdeefdb9330_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fdeefdb9480_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fdeefdb3ab0, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x7fdeefdb9330_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fdeefdb9480_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x7fdeefdb35b0, 4, 0;
    %load/vec4 v0x7fdeefdb9330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdeefdb9330_0, 0, 32;
    %jmp T_30.4;
T_30.5 ;
    %load/vec4 v0x7fdeefdb9480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdeefdb9480_0, 0, 32;
    %jmp T_30.2;
T_30.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdb9330_0, 0, 32;
T_30.6 ;
    %load/vec4 v0x7fdeefdb9330_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_30.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fdeefdb9330_0;
    %store/vec4a v0x7fdeefdb27b0, 4, 0;
    %load/vec4 v0x7fdeefdb9330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdeefdb9330_0, 0, 32;
    %jmp T_30.6;
T_30.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdab7a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdaba80_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fdeefda9e40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefda9f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefdaaa90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefdaa4b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefdaa0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefdaa2f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdaac40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdaad60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdab020_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fdeefdaaec0_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdeefdaa730_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdeefdaa850_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdeefdaa5d0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefda8420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefda8170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefda7df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefda7fd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefda7b00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefda7c60_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdeefda8300_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefdae700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefdae280_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdae080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdae540_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fdeefdae420_0, 0, 5;
    %vpi_call 2 118 "$readmemb", "testdata_public/instruction_3.txt", v0x7fdeefdadbd0 {0 0 0};
    %vpi_func 2 122 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fdeefdb9660_0, 0, 32;
    %vpi_func 2 124 "$fopen" 32, "cache.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fdeefdb9710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdb9330_0, 0, 32;
T_30.8 ;
    %load/vec4 v0x7fdeefdb9330_0;
    %cmpi/s 512, 0, 32;
    %jmp/0xz T_30.9, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x7fdeefdb9330_0;
    %store/vec4a v0x7fdeefdb88d0, 4, 0;
    %load/vec4 v0x7fdeefdb9330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdeefdb9330_0, 0, 32;
    %jmp T_30.8;
T_30.9 ;
    %pushi/vec4 2290684177, 0, 51;
    %concati/vec4 2577015330, 0, 32;
    %concati/vec4 2863346483, 0, 32;
    %concati/vec4 3149677636, 0, 32;
    %concati/vec4 3436008789, 0, 32;
    %concati/vec4 3722339942, 0, 32;
    %concati/vec4 4008671095, 0, 32;
    %concati/vec4 8191, 0, 13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdeefdb88d0, 4, 0;
    %pushi/vec4 2290653593, 0, 32;
    %concati/vec4 2863315899, 0, 32;
    %concati/vec4 3435978205, 0, 32;
    %concati/vec4 4008640511, 0, 32;
    %concati/vec4 4008627404, 0, 33;
    %concati/vec4 2863302792, 0, 32;
    %concati/vec4 3435956360, 0, 33;
    %concati/vec4 286326784, 0, 30;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdeefdb88d0, 4, 0;
    %pushi/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %concati/vec4 3975867642, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdeefdb88d0, 4, 0;
    %pushi/vec4 2443359172, 0, 39;
    %concati/vec4 3588683775, 0, 32;
    %concati/vec4 3703216246, 0, 33;
    %concati/vec4 2825134082, 0, 33;
    %concati/vec4 2367004198, 0, 33;
    %concati/vec4 2939666427, 0, 32;
    %concati/vec4 3855926194, 0, 33;
    %concati/vec4 1323536, 0, 21;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdeefdb88d0, 4, 0;
    %pushi/vec4 2281771009, 0, 55;
    %concati/vec4 2550276098, 0, 32;
    %concati/vec4 2818781187, 0, 32;
    %concati/vec4 3087286276, 0, 32;
    %concati/vec4 3355791365, 0, 32;
    %concati/vec4 3624296454, 0, 32;
    %concati/vec4 3892801543, 0, 32;
    %concati/vec4 496, 0, 9;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdeefdb88d0, 4, 0;
    %pushi/vec4 2148073489, 0, 51;
    %concati/vec4 2149187618, 0, 32;
    %concati/vec4 2150301747, 0, 32;
    %concati/vec4 2151415876, 0, 32;
    %concati/vec4 2152530005, 0, 32;
    %concati/vec4 2153644134, 0, 32;
    %concati/vec4 2154758263, 0, 32;
    %concati/vec4 4111, 0, 13;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fdeefdb88d0, 4, 0;
    %end;
    .thread T_30;
    .scope S_0x7fdeefc10fe0;
T_31 ;
    %wait E_0x7fdeefd58380;
    %load/vec4 v0x7fdeefdb8f10_0;
    %cmpi/e 200, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %vpi_call 2 143 "$fdisplay", v0x7fdeefdb9660_0, "Flush Cache! \012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdb9480_0, 0, 32;
T_31.2 ;
    %load/vec4 v0x7fdeefdb9480_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_31.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fdeefdb9330_0, 0, 32;
T_31.4 ;
    %load/vec4 v0x7fdeefdb9330_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_31.5, 5;
    %load/vec4 v0x7fdeefdb9330_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fdeefdb9480_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x7fdeefdb44d0, 4;
    %store/vec4 v0x7fdeefdb98a0_0, 0, 25;
    %load/vec4 v0x7fdeefdb9330_0;
    %pad/s 4;
    %store/vec4 v0x7fdeefdb93d0_0, 0, 4;
    %load/vec4 v0x7fdeefdb98a0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0x7fdeefdb93d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fdeefdb8e80_0, 0, 27;
    %load/vec4 v0x7fdeefdb98a0_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.6, 8;
    %load/vec4 v0x7fdeefdb9330_0;
    %pad/s 34;
    %pad/s 35;
    %muli 2, 0, 35;
    %pad/s 36;
    %load/vec4 v0x7fdeefdb9480_0;
    %pad/s 36;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x7fdeefdb3ab0, 4;
    %ix/getv 4, v0x7fdeefdb8e80_0;
    %store/vec4a v0x7fdeefdb88d0, 4, 0;
T_31.6 ;
    %load/vec4 v0x7fdeefdb9330_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdeefdb9330_0, 0, 32;
    %jmp T_31.4;
T_31.5 ;
    %load/vec4 v0x7fdeefdb9480_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdeefdb9480_0, 0, 32;
    %jmp T_31.2;
T_31.3 ;
T_31.0 ;
    %load/vec4 v0x7fdeefdb8f10_0;
    %cmpi/s 200, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_31.8, 5;
    %vpi_call 2 155 "$finish" {0 0 0};
T_31.8 ;
    %vpi_call 2 159 "$fdisplay", v0x7fdeefdb9660_0, "cycle = %0d, Start = %b\012PC = %d", v0x7fdeefdb8f10_0, v0x7fdeefdb8db0_0, v0x7fdeefdb0db0_0 {0 0 0};
    %vpi_call 2 163 "$fdisplay", v0x7fdeefdb9660_0, "Registers" {0 0 0};
    %vpi_call 2 164 "$fdisplay", v0x7fdeefdb9660_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0x7fdeefdb27b0, 0>, &A<v0x7fdeefdb27b0, 8>, &A<v0x7fdeefdb27b0, 16>, &A<v0x7fdeefdb27b0, 24> {0 0 0};
    %vpi_call 2 165 "$fdisplay", v0x7fdeefdb9660_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0x7fdeefdb27b0, 1>, &A<v0x7fdeefdb27b0, 9>, &A<v0x7fdeefdb27b0, 17>, &A<v0x7fdeefdb27b0, 25> {0 0 0};
    %vpi_call 2 166 "$fdisplay", v0x7fdeefdb9660_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0x7fdeefdb27b0, 2>, &A<v0x7fdeefdb27b0, 10>, &A<v0x7fdeefdb27b0, 18>, &A<v0x7fdeefdb27b0, 26> {0 0 0};
    %vpi_call 2 167 "$fdisplay", v0x7fdeefdb9660_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0x7fdeefdb27b0, 3>, &A<v0x7fdeefdb27b0, 11>, &A<v0x7fdeefdb27b0, 19>, &A<v0x7fdeefdb27b0, 27> {0 0 0};
    %vpi_call 2 168 "$fdisplay", v0x7fdeefdb9660_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0x7fdeefdb27b0, 4>, &A<v0x7fdeefdb27b0, 12>, &A<v0x7fdeefdb27b0, 20>, &A<v0x7fdeefdb27b0, 28> {0 0 0};
    %vpi_call 2 169 "$fdisplay", v0x7fdeefdb9660_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0x7fdeefdb27b0, 5>, &A<v0x7fdeefdb27b0, 13>, &A<v0x7fdeefdb27b0, 21>, &A<v0x7fdeefdb27b0, 29> {0 0 0};
    %vpi_call 2 170 "$fdisplay", v0x7fdeefdb9660_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0x7fdeefdb27b0, 6>, &A<v0x7fdeefdb27b0, 14>, &A<v0x7fdeefdb27b0, 22>, &A<v0x7fdeefdb27b0, 30> {0 0 0};
    %vpi_call 2 171 "$fdisplay", v0x7fdeefdb9660_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0x7fdeefdb27b0, 7>, &A<v0x7fdeefdb27b0, 15>, &A<v0x7fdeefdb27b0, 23>, &A<v0x7fdeefdb27b0, 31> {0 0 0};
    %vpi_call 2 175 "$fdisplay", v0x7fdeefdb9660_0, "Data Memory: 0x0000 = %h", &A<v0x7fdeefdb88d0, 0> {0 0 0};
    %vpi_call 2 176 "$fdisplay", v0x7fdeefdb9660_0, "Data Memory: 0x0020 = %h", &A<v0x7fdeefdb88d0, 1> {0 0 0};
    %vpi_call 2 177 "$fdisplay", v0x7fdeefdb9660_0, "Data Memory: 0x0040 = %h", &A<v0x7fdeefdb88d0, 2> {0 0 0};
    %vpi_call 2 178 "$fdisplay", v0x7fdeefdb9660_0, "Data Memory: 0x0200 = %h", &A<v0x7fdeefdb88d0, 16> {0 0 0};
    %vpi_call 2 179 "$fdisplay", v0x7fdeefdb9660_0, "Data Memory: 0x0220 = %h", &A<v0x7fdeefdb88d0, 17> {0 0 0};
    %vpi_call 2 180 "$fdisplay", v0x7fdeefdb9660_0, "Data Memory: 0x0240 = %h", &A<v0x7fdeefdb88d0, 18> {0 0 0};
    %vpi_call 2 181 "$fdisplay", v0x7fdeefdb9660_0, "Data Memory: 0x0400 = %h", &A<v0x7fdeefdb88d0, 32> {0 0 0};
    %vpi_call 2 182 "$fdisplay", v0x7fdeefdb9660_0, "Data Memory: 0x0420 = %h", &A<v0x7fdeefdb88d0, 33> {0 0 0};
    %vpi_call 2 183 "$fdisplay", v0x7fdeefdb9660_0, "Data Memory: 0x0440 = %h", &A<v0x7fdeefdb88d0, 34> {0 0 0};
    %vpi_call 2 206 "$fdisplay", v0x7fdeefdb9660_0, "\012" {0 0 0};
    %load/vec4 v0x7fdeefdb5de0_0;
    %load/vec4 v0x7fdeefdb6b30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.10, 8;
    %load/vec4 v0x7fdeefdb68a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.12, 8;
    %load/vec4 v0x7fdeefdb58e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.14, 8;
    %vpi_call 2 213 "$fdisplay", v0x7fdeefdb9710_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x7fdeefdb8f10_0, v0x7fdeefdb5970_0, v0x7fdeefdb5b10_0 {0 0 0};
    %jmp T_31.15;
T_31.14 ;
    %load/vec4 v0x7fdeefdb5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.16, 8;
    %vpi_call 2 215 "$fdisplay", v0x7fdeefdb9710_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x7fdeefdb8f10_0, v0x7fdeefdb5970_0, v0x7fdeefdb5ba0_0 {0 0 0};
T_31.16 ;
T_31.15 ;
    %jmp T_31.13;
T_31.12 ;
    %load/vec4 v0x7fdeefdb58e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.18, 8;
    %vpi_call 2 219 "$fdisplay", v0x7fdeefdb9710_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x7fdeefdb8f10_0, v0x7fdeefdb5970_0, v0x7fdeefdb5b10_0 {0 0 0};
    %jmp T_31.19;
T_31.18 ;
    %load/vec4 v0x7fdeefdb5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.20, 8;
    %vpi_call 2 221 "$fdisplay", v0x7fdeefdb9710_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x7fdeefdb8f10_0, v0x7fdeefdb5970_0, v0x7fdeefdb5ba0_0 {0 0 0};
T_31.20 ;
T_31.19 ;
T_31.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fdeefdb92a0_0, 0, 1;
    %jmp T_31.11;
T_31.10 ;
    %load/vec4 v0x7fdeefdb5de0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.22, 8;
    %load/vec4 v0x7fdeefdb92a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.24, 8;
    %load/vec4 v0x7fdeefdb58e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.26, 8;
    %vpi_call 2 228 "$fdisplay", v0x7fdeefdb9710_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x7fdeefdb8f10_0, v0x7fdeefdb5970_0, v0x7fdeefdb5b10_0 {0 0 0};
    %jmp T_31.27;
T_31.26 ;
    %load/vec4 v0x7fdeefdb5830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.28, 8;
    %vpi_call 2 230 "$fdisplay", v0x7fdeefdb9710_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x7fdeefdb8f10_0, v0x7fdeefdb5970_0, v0x7fdeefdb5ba0_0 {0 0 0};
T_31.28 ;
T_31.27 ;
T_31.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fdeefdb92a0_0, 0, 1;
T_31.22 ;
T_31.11 ;
    %load/vec4 v0x7fdeefdb8f10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fdeefdb8f10_0, 0, 32;
    %jmp T_31;
    .thread T_31;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "EXMEM.v";
    "Forward_Unit.v";
    "Hazard_Detection.v";
    "IDEX.v";
    "IFID.v";
    "If_Branch.v";
    "Imm_Gen.v";
    "Instruction_Memory.v";
    "MEMWB.v";
    "MUX2.v";
    "MUX32.v";
    "PC.v";
    "Registers.v";
    "dcache_controller.v";
    "dcache_sram.v";
    "Data_Memory.v";
