onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate /PipelinedProcessor_testbench/dut/clk
add wave -noupdate /PipelinedProcessor_testbench/dut/reset
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[16]}
add wave -noupdate {/PipelinedProcessor_testbench/dut/memory/memory/mem[15]}
add wave -noupdate {/PipelinedProcessor_testbench/dut/memory/memory/mem[14]}
add wave -noupdate {/PipelinedProcessor_testbench/dut/memory/memory/mem[13]}
add wave -noupdate {/PipelinedProcessor_testbench/dut/memory/memory/mem[12]}
add wave -noupdate {/PipelinedProcessor_testbench/dut/memory/memory/mem[11]}
add wave -noupdate {/PipelinedProcessor_testbench/dut/memory/memory/mem[10]}
add wave -noupdate {/PipelinedProcessor_testbench/dut/memory/memory/mem[9]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[8]}
add wave -noupdate {/PipelinedProcessor_testbench/dut/memory/memory/mem[7]}
add wave -noupdate {/PipelinedProcessor_testbench/dut/memory/memory/mem[6]}
add wave -noupdate {/PipelinedProcessor_testbench/dut/memory/memory/mem[5]}
add wave -noupdate {/PipelinedProcessor_testbench/dut/memory/memory/mem[4]}
add wave -noupdate {/PipelinedProcessor_testbench/dut/memory/memory/mem[3]}
add wave -noupdate {/PipelinedProcessor_testbench/dut/memory/memory/mem[2]}
add wave -noupdate {/PipelinedProcessor_testbench/dut/memory/memory/mem[1]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/memory/memory/mem[0]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[31]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[30]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[29]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[28]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[27]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[26]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[25]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[24]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[23]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[22]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[21]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[20]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[19]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[18]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[17]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[16]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[15]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[14]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[13]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[12]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[11]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[10]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[9]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[8]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[7]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[6]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[5]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[4]}
add wave -noupdate -radix decimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[3]}
add wave -noupdate -radix hexadecimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[2]}
add wave -noupdate -radix hexadecimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[1]}
add wave -noupdate -radix hexadecimal {/PipelinedProcessor_testbench/dut/registers/registers/registerWires[0]}
add wave -noupdate /PipelinedProcessor_testbench/dut/IFETCHOPCode
add wave -noupdate /PipelinedProcessor_testbench/dut/EXOPCode
add wave -noupdate /PipelinedProcessor_testbench/dut/MEMOPCode
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/WriteRegister
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/RegWrite
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/registers/registers/WriteData
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/Reg2Loc
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/memory/Dw
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/execution/ALUOut
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/memory/ALUOut
add wave -noupdate -radix decimal -childformat {{{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[63]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[62]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[61]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[60]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[59]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[58]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[57]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[56]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[55]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[54]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[53]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[52]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[51]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[50]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[49]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[48]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[47]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[46]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[45]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[44]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[43]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[42]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[41]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[40]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[39]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[38]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[37]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[36]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[35]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[34]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[33]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[32]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[31]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[30]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[29]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[28]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[27]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[26]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[25]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[24]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[23]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[22]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[21]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[20]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[19]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[18]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[17]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[16]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[15]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[14]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[13]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[12]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[11]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[10]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[9]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[8]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[7]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[6]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[5]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[4]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[3]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[2]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[1]} -radix decimal} {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[0]} -radix decimal}} -subitemconfig {{/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[63]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[62]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[61]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[60]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[59]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[58]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[57]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[56]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[55]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[54]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[53]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[52]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[51]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[50]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[49]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[48]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[47]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[46]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[45]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[44]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[43]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[42]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[41]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[40]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[39]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[38]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[37]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[36]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[35]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[34]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[33]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[32]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[31]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[30]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[29]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[28]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[27]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[26]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[25]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[24]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[23]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[22]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[21]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[20]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[19]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[18]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[17]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[16]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[15]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[14]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[13]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[12]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[11]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[10]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[9]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[8]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[7]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[6]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[5]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[4]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[3]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[2]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[1]} {-height 15 -radix decimal} {/PipelinedProcessor_testbench/dut/memory/MOVMuxOut[0]} {-height 15 -radix decimal}} /PipelinedProcessor_testbench/dut/memory/MOVMuxOut
add wave -noupdate /PipelinedProcessor_testbench/dut/memory/Mem2RegIn
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/Mem2Reg
add wave -noupdate /PipelinedProcessor_testbench/dut/execution/Mem2Reg
add wave -noupdate /PipelinedProcessor_testbench/dut/controller/MemtoReg
add wave -noupdate /PipelinedProcessor_testbench/dut/memory/MOVOROut
add wave -noupdate -radix unsigned -childformat {{{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[63]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[62]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[61]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[60]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[59]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[58]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[57]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[56]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[55]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[54]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[53]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[52]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[51]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[50]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[49]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[48]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[47]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[46]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[45]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[44]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[43]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[42]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[41]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[40]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[39]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[38]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[37]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[36]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[35]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[34]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[33]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[32]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[31]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[30]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[29]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[28]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[27]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[26]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[25]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[24]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[23]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[22]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[21]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[20]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[19]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[18]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[17]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[16]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[15]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[14]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[13]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[12]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[11]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[10]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[9]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[8]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[7]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[6]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[5]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[4]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[3]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[2]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[1]} -radix unsigned} {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[0]} -radix unsigned}} -subitemconfig {{/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[63]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[62]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[61]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[60]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[59]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[58]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[57]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[56]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[55]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[54]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[53]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[52]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[51]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[50]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[49]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[48]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[47]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[46]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[45]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[44]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[43]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[42]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[41]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[40]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[39]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[38]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[37]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[36]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[35]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[34]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[33]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[32]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[31]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[30]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[29]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[28]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[27]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[26]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[25]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[24]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[23]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[22]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[21]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[20]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[19]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[18]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[17]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[16]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[15]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[14]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[13]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[12]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[11]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[10]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[9]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[8]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[7]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[6]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[5]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[4]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[3]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[2]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[1]} {-height 15 -radix unsigned} {/PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut[0]} {-height 15 -radix unsigned}} /PipelinedProcessor_testbench/dut/memory/Mem2RegMuxOut
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/registers/ForwardMuxAOut
add wave -noupdate -radix hexadecimal /PipelinedProcessor_testbench/dut/registers/ForwardMuxBOut
add wave -noupdate /PipelinedProcessor_testbench/dut/OutofForwardMuxB
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/ForwardMuxB
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/ForwardMuxA
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/registers/Da
add wave -noupdate /PipelinedProcessor_testbench/dut/forwarding/ForwardMuxControlB
add wave -noupdate /PipelinedProcessor_testbench/dut/forwarding/ForwardMuxControlA
add wave -noupdate /PipelinedProcessor_testbench/dut/forwarding/REGDECOPCode
add wave -noupdate /PipelinedProcessor_testbench/dut/forwarding/MEMOPWriteReg
add wave -noupdate /PipelinedProcessor_testbench/dut/forwarding/EXOPWriteReg
add wave -noupdate /PipelinedProcessor_testbench/dut/forwarding/RdOrRm
add wave -noupdate /PipelinedProcessor_testbench/dut/forwarding/Rn
add wave -noupdate /PipelinedProcessor_testbench/dut/forwarding/EXRegWrite
add wave -noupdate /PipelinedProcessor_testbench/dut/forwarding/MEMRegWrite
add wave -noupdate /PipelinedProcessor_testbench/dut/controller/RegWrite
add wave -noupdate /PipelinedProcessor_testbench/dut/memory/MemForward
add wave -noupdate /PipelinedProcessor_testbench/dut/execution/carryOutFromFlag
add wave -noupdate /PipelinedProcessor_testbench/dut/execution/zeroFromFlag
add wave -noupdate /PipelinedProcessor_testbench/dut/execution/overFlowFromFlag
add wave -noupdate /PipelinedProcessor_testbench/dut/execution/negativeFromFlag
add wave -noupdate -radix unsigned /PipelinedProcessor_testbench/dut/memory/memory/address
add wave -noupdate /PipelinedProcessor_testbench/dut/memory/memory/write_enable
add wave -noupdate /PipelinedProcessor_testbench/dut/memory/memory/read_enable
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/memory/memory/write_data
add wave -noupdate /PipelinedProcessor_testbench/dut/memory/memory/clk
add wave -noupdate /PipelinedProcessor_testbench/dut/memory/memory/xfer_size
add wave -noupdate -radix decimal /PipelinedProcessor_testbench/dut/memory/memory/read_data
add wave -noupdate /PipelinedProcessor_testbench/dut/memory/LDURBMuxOut
add wave -noupdate /PipelinedProcessor_testbench/dut/memory/MemOut
add wave -noupdate /PipelinedProcessor_testbench/dut/memory/LDURBIn
add wave -noupdate -radix hexadecimal /PipelinedProcessor_testbench/dut/memory/MOVResult
add wave -noupdate /PipelinedProcessor_testbench/dut/memory/MOVCommand/result
add wave -noupdate /PipelinedProcessor_testbench/dut/memory/MOVCommand/Rd
add wave -noupdate /PipelinedProcessor_testbench/dut/memory/DbIn
add wave -noupdate /PipelinedProcessor_testbench/dut/memory/MOVCommand/IMM16
add wave -noupdate /PipelinedProcessor_testbench/dut/memory/MOVCommand/SHAMT
add wave -noupdate /PipelinedProcessor_testbench/dut/memory/MOVCommand/MOVZ
add wave -noupdate /PipelinedProcessor_testbench/dut/memory/MOVCommand/muxCntrl
add wave -noupdate /PipelinedProcessor_testbench/dut/memory/MOVCommand/intoMux
add wave -noupdate /PipelinedProcessor_testbench/dut/DbFromEX
add wave -noupdate /PipelinedProcessor_testbench/dut/memory/MOVCommand/i
add wave -noupdate /PipelinedProcessor_testbench/dut/execution/DbIn
add wave -noupdate /PipelinedProcessor_testbench/dut/execution/Db
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/Db
add wave -noupdate /PipelinedProcessor_testbench/dut/DbFromEX
add wave -noupdate /PipelinedProcessor_testbench/dut/DbFromRegFile
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/WriteData
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/ReadRegister1
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/ReadRegister2
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/WriteRegister
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/RegWrite
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/clk
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/ReadData1
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/ReadData2
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/decoderOutput
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/registerWires
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/intoMuxes
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/j
add wave -noupdate /PipelinedProcessor_testbench/dut/registers/registers/k
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {4750000 ps} 0}
quietly wave cursor active 1
configure wave -namecolwidth 423
configure wave -valuecolwidth 273
configure wave -justifyvalue left
configure wave -signalnamewidth 0
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {2889011 ps} {6360716 ps}
