;redcode
;assert 1
	SPL 0, <402
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 700, 600
	SUB @121, 106
	SUB #-392, -142
	SUB @127, 100
	SUB -10, 0
	SUB -7, <-420
	ADD 130, 9
	SUB #12, @200
	SUB #-12, @200
	SUB 313, 0
	SPL 0, <-2
	ADD 130, 9
	SUB @121, 106
	SUB 0, -0
	SUB 0, -0
	SPL 60, <-92
	SUB -10, 0
	SUB -7, <-420
	SUB 12, @10
	SUB @313, 0
	ADD 30, 9
	ADD 30, 9
	SUB #72, @201
	ADD 270, 60
	SPL @300, 90
	ADD 270, 1
	ADD 30, 9
	SUB 12, @10
	ADD -130, 9
	SPL 0, <402
	CMP @127, 100
	ADD 270, 1
	SPL 330, #90
	ADD 133, -9
	SPL 20, <402
	SUB #12, @200
	SUB #12, @200
	CMP -7, <-420
	SUB #72, @200
	SUB 12, @910
	JMP @72, #200
	SPL 0, <402
	SUB 0, 0
	CMP -7, <-420
	SPL 0, <402
	CMP -7, <-420
	SUB <-100, -0
	SUB #72, @201
	SUB @121, 0
	SLT 721, 10
	JMN @12, #200
	SUB -130, 0
	ADD 3, @20
	SUB -660, 60
	ADD 210, 30
