Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: display_on_board.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "display_on_board.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "display_on_board"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : display_on_board
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_06\cont_mod_2_2.vhd" into library work
Parsing entity <cont_mod_2_2>.
Parsing architecture <Behavioral> of entity <cont_mod_2_2>.
Parsing VHDL file "C:\Users\Windows\Downloads\debounce_v1.vhd" into library work
Parsing entity <debounce>.
Parsing architecture <logic> of entity <debounce>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_06\cont_mod_16_serie.vhd" into library work
Parsing entity <cont_mod_16_serie>.
Parsing architecture <Structural> of entity <cont_mod_16_serie>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_06\cathodes_manager.vhd" into library work
Parsing entity <cathodes_manager>.
Parsing architecture <Behavioral> of entity <cathodes_manager>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_06\anodes_manager.vhd" into library work
Parsing entity <anodes_manager>.
Parsing architecture <Behavioral> of entity <anodes_manager>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_06\display_seven_segments.vhd" into library work
Parsing entity <display_seven_segments>.
Parsing architecture <Structural> of entity <display_seven_segments>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_06\cont_mod_16_debounced.vhd" into library work
Parsing entity <cont_mod_16_debounced>.
Parsing architecture <Structural> of entity <cont_mod_16_debounced>.
Parsing VHDL file "C:\Users\Windows\Desktop\Progetto\esercizio_06\display_on_board.vhd" into library work
Parsing entity <display_on_board>.
Parsing architecture <Structural> of entity <display_on_board>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <display_on_board> (architecture <Structural>) from library <work>.

Elaborating entity <display_seven_segments> (architecture <Structural>) from library <work>.

Elaborating entity <cathodes_manager> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Windows\Desktop\Progetto\esercizio_06\cathodes_manager.vhd" Line 54. Case statement is complete. others clause is never selected

Elaborating entity <anodes_manager> (architecture <Behavioral>) from library <work>.

Elaborating entity <cont_mod_16_debounced> (architecture <Structural>) from library <work>.

Elaborating entity <debounce> (architecture <logic>) with generics from library <work>.

Elaborating entity <cont_mod_16_serie> (architecture <Structural>) from library <work>.
WARNING:HDLCompiler:89 - "C:\Users\Windows\Desktop\Progetto\esercizio_06\cont_mod_16_serie.vhd" Line 18: <cont_mod_2> remains a black-box since it has no binding entity.

Elaborating entity <cont_mod_2_2> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <display_on_board>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_06\display_on_board.vhd".
    Summary:
	no macro.
Unit <display_on_board> synthesized.

Synthesizing Unit <display_seven_segments>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_06\display_seven_segments.vhd".
WARNING:Xst:647 - Input <clock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <reset_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <display_seven_segments> synthesized.

Synthesizing Unit <cathodes_manager>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_06\cathodes_manager.vhd".
    Summary:
	no macro.
Unit <cathodes_manager> synthesized.

Synthesizing Unit <anodes_manager>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_06\anodes_manager.vhd".
    Summary:
	no macro.
Unit <anodes_manager> synthesized.

Synthesizing Unit <cont_mod_16_debounced>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_06\cont_mod_16_debounced.vhd".
    Summary:
	no macro.
Unit <cont_mod_16_debounced> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\Windows\Downloads\debounce_v1.vhd".
        counter_size = 19
    Found 20-bit register for signal <counter_out>.
    Found 1-bit register for signal <result>.
    Found 2-bit register for signal <flipflops>.
    Found 20-bit adder for signal <counter_out[19]_GND_11_o_add_0_OUT> created at line 52.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
Unit <debounce> synthesized.

Synthesizing Unit <cont_mod_16_serie>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_06\cont_mod_16_serie.vhd".
    Summary:
	no macro.
Unit <cont_mod_16_serie> synthesized.

Synthesizing Unit <cont_mod_2_2>.
    Related source file is "C:\Users\Windows\Desktop\Progetto\esercizio_06\cont_mod_2_2.vhd".
    Found 1-bit register for signal <y_temp>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <cont_mod_2_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 20-bit adder                                          : 2
# Registers                                            : 9
 1-bit register                                        : 5
 2-bit register                                        : 2
 20-bit register                                       : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <debounce>.
The following registers are absorbed into counter <counter_out>: 1 register on signal <counter_out>.
Unit <debounce> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 20-bit up counter                                     : 2
# Registers                                            : 9
 Flip-Flops                                            : 9
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <display_on_board> ...

Optimizing unit <debounce> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block display_on_board, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : display_on_board.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 138
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 38
#      LUT2                        : 2
#      LUT4                        : 9
#      MUXCY                       : 38
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 49
#      FD                          : 6
#      FDC_1                       : 3
#      FDRE                        : 40
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 2
#      OBUF                        : 16
# Others                           : 1
#      cont_mod_2                  : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              49  out of  126800     0%  
 Number of Slice LUTs:                   58  out of  63400     0%  
    Number used as Logic:                58  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     59
   Number with an unused Flip Flop:      10  out of     59    16%  
   Number with an unused LUT:             1  out of     59     1%  
   Number of fully used LUT-FF pairs:    48  out of     59    81%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    210     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         1  out of    128     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)      | Load  |
-----------------------------------+----------------------------+-------+
cu/mod_0/mod_2/y_temp              | NONE(cu/mod_0/mod_3/y_temp)| 1     |
cu/mod_0/mod_1/y_temp              | NONE(cu/mod_0/mod_2/y_temp)| 1     |
cu_value<0>                        | NONE(cu/mod_0/mod_1/y_temp)| 1     |
clock                              | BUFGP                      | 46    |
-----------------------------------+----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.898ns (Maximum Frequency: 526.787MHz)
   Minimum input arrival time before clock: 0.681ns
   Maximum output required time after clock: 1.334ns
   Maximum combinational path delay: 0.965ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'cu/mod_0/mod_2/y_temp'
  Clock period: 1.076ns (frequency: 929.541MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.076ns (Levels of Logic = 1)
  Source:            cu/mod_0/mod_3/y_temp (FF)
  Destination:       cu/mod_0/mod_3/y_temp (FF)
  Source Clock:      cu/mod_0/mod_2/y_temp falling
  Destination Clock: cu/mod_0/mod_2/y_temp falling

  Data Path: cu/mod_0/mod_3/y_temp to cu/mod_0/mod_3/y_temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            8   0.364   0.312  cu/mod_0/mod_3/y_temp (cu/mod_0/mod_3/y_temp)
     INV:I->O              1   0.113   0.279  cu/mod_0/mod_3/y_temp_INV_6_o1_INV_0 (cu/mod_0/mod_3/y_temp_INV_6_o)
     FDC_1:D                   0.008          cu/mod_0/mod_3/y_temp
    ----------------------------------------
    Total                      1.076ns (0.485ns logic, 0.591ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cu/mod_0/mod_1/y_temp'
  Clock period: 1.081ns (frequency: 925.326MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.081ns (Levels of Logic = 1)
  Source:            cu/mod_0/mod_2/y_temp (FF)
  Destination:       cu/mod_0/mod_2/y_temp (FF)
  Source Clock:      cu/mod_0/mod_1/y_temp falling
  Destination Clock: cu/mod_0/mod_1/y_temp falling

  Data Path: cu/mod_0/mod_2/y_temp to cu/mod_0/mod_2/y_temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            9   0.364   0.316  cu/mod_0/mod_2/y_temp (cu/mod_0/mod_2/y_temp)
     INV:I->O              1   0.113   0.279  cu/mod_0/mod_2/y_temp_INV_6_o1_INV_0 (cu/mod_0/mod_2/y_temp_INV_6_o)
     FDC_1:D                   0.008          cu/mod_0/mod_2/y_temp
    ----------------------------------------
    Total                      1.081ns (0.485ns logic, 0.596ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'cu_value<0>'
  Clock period: 1.081ns (frequency: 925.326MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.081ns (Levels of Logic = 1)
  Source:            cu/mod_0/mod_1/y_temp (FF)
  Destination:       cu/mod_0/mod_1/y_temp (FF)
  Source Clock:      cu_value<0> falling
  Destination Clock: cu_value<0> falling

  Data Path: cu/mod_0/mod_1/y_temp to cu/mod_0/mod_1/y_temp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            9   0.364   0.316  cu/mod_0/mod_1/y_temp (cu/mod_0/mod_1/y_temp)
     INV:I->O              1   0.113   0.279  cu/mod_0/mod_1/y_temp_INV_6_o1_INV_0 (cu/mod_0/mod_1/y_temp_INV_6_o)
     FDC_1:D                   0.008          cu/mod_0/mod_1/y_temp
    ----------------------------------------
    Total                      1.081ns (0.485ns logic, 0.596ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 1.898ns (frequency: 526.787MHz)
  Total number of paths / destination ports: 550 / 124
-------------------------------------------------------------------------
Delay:               1.898ns (Levels of Logic = 21)
  Source:            cu/deb/counter_out_0 (FF)
  Destination:       cu/deb/counter_out_19 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: cu/deb/counter_out_0 to cu/deb/counter_out_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.361   0.279  cu/deb/counter_out_0 (cu/deb/counter_out_0)
     INV:I->O              1   0.113   0.000  cu/deb/Mcount_counter_out_lut<0>_INV_0 (cu/deb/Mcount_counter_out_lut<0>)
     MUXCY:S->O            1   0.353   0.000  cu/deb/Mcount_counter_out_cy<0> (cu/deb/Mcount_counter_out_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  cu/deb/Mcount_counter_out_cy<1> (cu/deb/Mcount_counter_out_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  cu/deb/Mcount_counter_out_cy<2> (cu/deb/Mcount_counter_out_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  cu/deb/Mcount_counter_out_cy<3> (cu/deb/Mcount_counter_out_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  cu/deb/Mcount_counter_out_cy<4> (cu/deb/Mcount_counter_out_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  cu/deb/Mcount_counter_out_cy<5> (cu/deb/Mcount_counter_out_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  cu/deb/Mcount_counter_out_cy<6> (cu/deb/Mcount_counter_out_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  cu/deb/Mcount_counter_out_cy<7> (cu/deb/Mcount_counter_out_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  cu/deb/Mcount_counter_out_cy<8> (cu/deb/Mcount_counter_out_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  cu/deb/Mcount_counter_out_cy<9> (cu/deb/Mcount_counter_out_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  cu/deb/Mcount_counter_out_cy<10> (cu/deb/Mcount_counter_out_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  cu/deb/Mcount_counter_out_cy<11> (cu/deb/Mcount_counter_out_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  cu/deb/Mcount_counter_out_cy<12> (cu/deb/Mcount_counter_out_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  cu/deb/Mcount_counter_out_cy<13> (cu/deb/Mcount_counter_out_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  cu/deb/Mcount_counter_out_cy<14> (cu/deb/Mcount_counter_out_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  cu/deb/Mcount_counter_out_cy<15> (cu/deb/Mcount_counter_out_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  cu/deb/Mcount_counter_out_cy<16> (cu/deb/Mcount_counter_out_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  cu/deb/Mcount_counter_out_cy<17> (cu/deb/Mcount_counter_out_cy<17>)
     MUXCY:CI->O           0   0.023   0.000  cu/deb/Mcount_counter_out_cy<18> (cu/deb/Mcount_counter_out_cy<18>)
     XORCY:CI->O           1   0.370   0.000  cu/deb/Mcount_counter_out_xor<19> (cu/deb/Result<19>)
     FDRE:D                    0.008          cu/deb/counter_out_19
    ----------------------------------------
    Total                      1.898ns (1.619ns logic, 0.279ns route)
                                       (85.3% logic, 14.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.681ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       cu/deb2/flipflops_0 (FF)
  Destination Clock: clock rising

  Data Path: reset to cu/deb2/flipflops_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  reset_IBUF (reset_IBUF)
     INV:I->O              1   0.113   0.279  reset_n1_INV_0 (reset_n)
     FD:D                      0.008          cu/deb2/flipflops_0
    ----------------------------------------
    Total                      0.681ns (0.122ns logic, 0.559ns route)
                                       (17.9% logic, 82.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cu_value<0>'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.334ns (Levels of Logic = 2)
  Source:            cu/mod_0/mod_1/y_temp (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      cu_value<0> falling

  Data Path: cu/mod_0/mod_1/y_temp to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            9   0.364   0.593  cu/mod_0/mod_1/y_temp (cu/mod_0/mod_1/y_temp)
     LUT4:I0->O            1   0.097   0.279  seven_segment_array/cathodes_instance/cathodes_for_digit<1>1 (cathodes_6_OBUF)
     OBUF:I->O                 0.000          cathodes_6_OBUF (cathodes<6>)
    ----------------------------------------
    Total                      1.334ns (0.461ns logic, 0.873ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cu/mod_0/mod_1/y_temp'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.334ns (Levels of Logic = 2)
  Source:            cu/mod_0/mod_2/y_temp (FF)
  Destination:       cathodes<1> (PAD)
  Source Clock:      cu/mod_0/mod_1/y_temp falling

  Data Path: cu/mod_0/mod_2/y_temp to cathodes<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            9   0.364   0.593  cu/mod_0/mod_2/y_temp (cu/mod_0/mod_2/y_temp)
     LUT4:I0->O            1   0.097   0.279  seven_segment_array/cathodes_instance/cathodes_for_digit<6>1 (cathodes_1_OBUF)
     OBUF:I->O                 0.000          cathodes_1_OBUF (cathodes<1>)
    ----------------------------------------
    Total                      1.334ns (0.461ns logic, 0.873ns route)
                                       (34.6% logic, 65.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cu/mod_0/mod_2/y_temp'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              1.284ns (Levels of Logic = 2)
  Source:            cu/mod_0/mod_3/y_temp (FF)
  Destination:       cathodes<5> (PAD)
  Source Clock:      cu/mod_0/mod_2/y_temp falling

  Data Path: cu/mod_0/mod_3/y_temp to cathodes<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            8   0.364   0.543  cu/mod_0/mod_3/y_temp (cu/mod_0/mod_3/y_temp)
     LUT4:I1->O            1   0.097   0.279  cathodes<3>1 (cathodes_3_OBUF)
     OBUF:I->O                 0.000          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      1.284ns (0.461ns logic, 0.823ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.645ns (Levels of Logic = 0)
  Source:            cu/deb2/result (FF)
  Destination:       cu/mod_0/mod_0:rst (PAD)
  Source Clock:      clock rising

  Data Path: cu/deb2/result to cu/mod_0/mod_0:rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  cu/deb2/result (cu/deb2/result)
    cont_mod_2:rst             0.000          cu/mod_0/mod_0
    ----------------------------------------
    Total                      0.645ns (0.361ns logic, 0.283ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               0.965ns (Levels of Logic = 2)
  Source:            cu/mod_0/mod_0:y (PAD)
  Destination:       cathodes<5> (PAD)

  Data Path: cu/mod_0/mod_0:y to cathodes<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    cont_mod_2:y           8   0.000   0.589  cu/mod_0/mod_0 (cu_value<0>)
     LUT4:I0->O            1   0.097   0.279  seven_segment_array/cathodes_instance/cathodes_for_digit<3>1 (cathodes_4_OBUF)
     OBUF:I->O                 0.000          cathodes_4_OBUF (cathodes<4>)
    ----------------------------------------
    Total                      0.965ns (0.097ns logic, 0.868ns route)
                                       (10.1% logic, 89.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    1.898|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cu/mod_0/mod_1/y_temp
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clock                |         |         |    1.396|         |
cu/mod_0/mod_1/y_temp|         |         |    1.081|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cu/mod_0/mod_2/y_temp
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clock                |         |         |    1.396|         |
cu/mod_0/mod_2/y_temp|         |         |    1.076|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cu_value<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |         |         |    1.396|         |
cu_value<0>    |         |         |    1.081|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.75 secs
 
--> 

Total memory usage is 4623660 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    1 (   0 filtered)

