ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_DMA_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_DMA_Init:
  26              	.LFB138:
  27              		.file 1 "../../CM4/Core/Src/main.c"
   1:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../../CM4/Core/Src/main.c **** /**
   3:../../CM4/Core/Src/main.c ****   ******************************************************************************
   4:../../CM4/Core/Src/main.c ****   * @file           : main.c
   5:../../CM4/Core/Src/main.c ****   * @brief          : Main program body
   6:../../CM4/Core/Src/main.c ****   ******************************************************************************
   7:../../CM4/Core/Src/main.c ****   * @attention
   8:../../CM4/Core/Src/main.c ****   *
   9:../../CM4/Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:../../CM4/Core/Src/main.c ****   * All rights reserved.
  11:../../CM4/Core/Src/main.c ****   *
  12:../../CM4/Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../CM4/Core/Src/main.c ****   * in the root directory of this software component.
  14:../../CM4/Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../CM4/Core/Src/main.c ****   *
  16:../../CM4/Core/Src/main.c ****   ******************************************************************************
  17:../../CM4/Core/Src/main.c ****   */
  18:../../CM4/Core/Src/main.c **** /* USER CODE END Header */
  19:../../CM4/Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../../CM4/Core/Src/main.c **** #include "main.h"
  21:../../CM4/Core/Src/main.c **** #include "cmsis_os.h"
  22:../../CM4/Core/Src/main.c **** 
  23:../../CM4/Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:../../CM4/Core/Src/main.c **** 
  26:../../CM4/Core/Src/main.c **** /* USER CODE END Includes */
  27:../../CM4/Core/Src/main.c **** 
  28:../../CM4/Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:../../CM4/Core/Src/main.c **** 
  31:../../CM4/Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 2


  32:../../CM4/Core/Src/main.c **** 
  33:../../CM4/Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:../../CM4/Core/Src/main.c **** 
  36:../../CM4/Core/Src/main.c **** #ifndef HSEM_ID_0
  37:../../CM4/Core/Src/main.c **** #define HSEM_ID_0 (0U) /* HW semaphore 0*/
  38:../../CM4/Core/Src/main.c **** #endif
  39:../../CM4/Core/Src/main.c **** 
  40:../../CM4/Core/Src/main.c **** /* USER CODE END PD */
  41:../../CM4/Core/Src/main.c **** 
  42:../../CM4/Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:../../CM4/Core/Src/main.c **** 
  45:../../CM4/Core/Src/main.c **** /* USER CODE END PM */
  46:../../CM4/Core/Src/main.c **** 
  47:../../CM4/Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:../../CM4/Core/Src/main.c **** 
  49:../../CM4/Core/Src/main.c **** UART_HandleTypeDef huart3;
  50:../../CM4/Core/Src/main.c **** DMA_HandleTypeDef hdma_usart3_rx;
  51:../../CM4/Core/Src/main.c **** DMA_HandleTypeDef hdma_usart3_tx;
  52:../../CM4/Core/Src/main.c **** 
  53:../../CM4/Core/Src/main.c **** /* Definitions for CM4StatusLED */
  54:../../CM4/Core/Src/main.c **** osThreadId_t CM4StatusLEDHandle;
  55:../../CM4/Core/Src/main.c **** const osThreadAttr_t CM4StatusLED_attributes = {
  56:../../CM4/Core/Src/main.c ****   .name = "CM4StatusLED",
  57:../../CM4/Core/Src/main.c ****   .stack_size = 128 * 4,
  58:../../CM4/Core/Src/main.c ****   .priority = (osPriority_t) osPriorityBelowNormal,
  59:../../CM4/Core/Src/main.c **** };
  60:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN PV */
  61:../../CM4/Core/Src/main.c **** 
  62:../../CM4/Core/Src/main.c **** /* USER CODE END PV */
  63:../../CM4/Core/Src/main.c **** 
  64:../../CM4/Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  65:../../CM4/Core/Src/main.c **** static void MX_GPIO_Init(void);
  66:../../CM4/Core/Src/main.c **** static void MX_DMA_Init(void);
  67:../../CM4/Core/Src/main.c **** void CM4StatusLEDTask(void *argument);
  68:../../CM4/Core/Src/main.c **** 
  69:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN PFP */
  70:../../CM4/Core/Src/main.c **** 
  71:../../CM4/Core/Src/main.c **** /* USER CODE END PFP */
  72:../../CM4/Core/Src/main.c **** 
  73:../../CM4/Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  74:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN 0 */
  75:../../CM4/Core/Src/main.c **** 
  76:../../CM4/Core/Src/main.c **** /* USER CODE END 0 */
  77:../../CM4/Core/Src/main.c **** 
  78:../../CM4/Core/Src/main.c **** /**
  79:../../CM4/Core/Src/main.c ****   * @brief  The application entry point.
  80:../../CM4/Core/Src/main.c ****   * @retval int
  81:../../CM4/Core/Src/main.c ****   */
  82:../../CM4/Core/Src/main.c **** int main(void)
  83:../../CM4/Core/Src/main.c **** {
  84:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  85:../../CM4/Core/Src/main.c **** 
  86:../../CM4/Core/Src/main.c ****   /* USER CODE END 1 */
  87:../../CM4/Core/Src/main.c **** 
  88:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN Boot_Mode_Sequence_1 */
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 3


  89:../../CM4/Core/Src/main.c ****   /*HW semaphore Clock enable*/
  90:../../CM4/Core/Src/main.c ****   __HAL_RCC_HSEM_CLK_ENABLE();
  91:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
  92:../../CM4/Core/Src/main.c ****   HAL_HSEM_ActivateNotification(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
  93:../../CM4/Core/Src/main.c ****   /*
  94:../../CM4/Core/Src/main.c ****   Domain D2 goes to STOP mode (Cortex-M4 in deep-sleep) waiting for Cortex-M7 to
  95:../../CM4/Core/Src/main.c ****   perform system initialization (system clock config, external memory configuration.. )
  96:../../CM4/Core/Src/main.c ****   */
  97:../../CM4/Core/Src/main.c ****   HAL_PWREx_ClearPendingEvent();
  98:../../CM4/Core/Src/main.c ****   HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
  99:../../CM4/Core/Src/main.c ****   /* Clear HSEM flag */
 100:../../CM4/Core/Src/main.c ****   __HAL_HSEM_CLEAR_FLAG(__HAL_HSEM_SEMID_TO_MASK(HSEM_ID_0));
 101:../../CM4/Core/Src/main.c **** 
 102:../../CM4/Core/Src/main.c **** /* USER CODE END Boot_Mode_Sequence_1 */
 103:../../CM4/Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 104:../../CM4/Core/Src/main.c **** 
 105:../../CM4/Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 106:../../CM4/Core/Src/main.c ****   HAL_Init();
 107:../../CM4/Core/Src/main.c **** 
 108:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN Init */
 109:../../CM4/Core/Src/main.c **** 
 110:../../CM4/Core/Src/main.c ****   /* USER CODE END Init */
 111:../../CM4/Core/Src/main.c **** 
 112:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 113:../../CM4/Core/Src/main.c **** 
 114:../../CM4/Core/Src/main.c ****   /* USER CODE END SysInit */
 115:../../CM4/Core/Src/main.c **** 
 116:../../CM4/Core/Src/main.c ****   /* Initialize all configured peripherals */
 117:../../CM4/Core/Src/main.c ****   MX_GPIO_Init();
 118:../../CM4/Core/Src/main.c ****   MX_DMA_Init();
 119:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 120:../../CM4/Core/Src/main.c ****   MX_USART3_UART_Init();
 121:../../CM4/Core/Src/main.c ****   HAL_UART_Transmit_DMA(&huart3, (uint8_t *)"WORE 1: Initialization Vomplete...\n", 38);
 122:../../CM4/Core/Src/main.c ****   /* USER CODE END 2 */
 123:../../CM4/Core/Src/main.c **** 
 124:../../CM4/Core/Src/main.c ****   /* Init scheduler */
 125:../../CM4/Core/Src/main.c ****   osKernelInitialize();
 126:../../CM4/Core/Src/main.c **** 
 127:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 128:../../CM4/Core/Src/main.c ****   /* add mutexes, ... */
 129:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 130:../../CM4/Core/Src/main.c **** 
 131:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 132:../../CM4/Core/Src/main.c ****   /* add semaphores, ... */
 133:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 134:../../CM4/Core/Src/main.c **** 
 135:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 136:../../CM4/Core/Src/main.c ****   /* start timers, add new ones, ... */
 137:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 138:../../CM4/Core/Src/main.c **** 
 139:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 140:../../CM4/Core/Src/main.c ****   /* add queues, ... */
 141:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 142:../../CM4/Core/Src/main.c **** 
 143:../../CM4/Core/Src/main.c ****   /* Create the thread(s) */
 144:../../CM4/Core/Src/main.c ****   /* creation of CM4StatusLED */
 145:../../CM4/Core/Src/main.c ****   CM4StatusLEDHandle = osThreadNew(CM4StatusLEDTask, NULL, &CM4StatusLED_attributes);
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 4


 146:../../CM4/Core/Src/main.c **** 
 147:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 148:../../CM4/Core/Src/main.c ****   /* add threads, ... */
 149:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 150:../../CM4/Core/Src/main.c **** 
 151:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN RTOS_EVENTS */
 152:../../CM4/Core/Src/main.c ****   /* add events, ... */
 153:../../CM4/Core/Src/main.c ****   /* USER CODE END RTOS_EVENTS */
 154:../../CM4/Core/Src/main.c **** 
 155:../../CM4/Core/Src/main.c ****   /* Start scheduler */
 156:../../CM4/Core/Src/main.c ****   osKernelStart();
 157:../../CM4/Core/Src/main.c **** 
 158:../../CM4/Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 159:../../CM4/Core/Src/main.c ****   /* Infinite loop */
 160:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 161:../../CM4/Core/Src/main.c ****   while (1)
 162:../../CM4/Core/Src/main.c ****   {
 163:../../CM4/Core/Src/main.c ****     /* USER CODE END WHILE */
 164:../../CM4/Core/Src/main.c **** 
 165:../../CM4/Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 166:../../CM4/Core/Src/main.c ****   }
 167:../../CM4/Core/Src/main.c ****   /* USER CODE END 3 */
 168:../../CM4/Core/Src/main.c **** }
 169:../../CM4/Core/Src/main.c **** 
 170:../../CM4/Core/Src/main.c **** /**
 171:../../CM4/Core/Src/main.c ****   * @brief USART3 Initialization Function
 172:../../CM4/Core/Src/main.c ****   * @param None
 173:../../CM4/Core/Src/main.c ****   * @retval None
 174:../../CM4/Core/Src/main.c ****   */
 175:../../CM4/Core/Src/main.c **** void MX_USART3_UART_Init(void)
 176:../../CM4/Core/Src/main.c **** {
 177:../../CM4/Core/Src/main.c **** 
 178:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 179:../../CM4/Core/Src/main.c **** 
 180:../../CM4/Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 181:../../CM4/Core/Src/main.c **** 
 182:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 183:../../CM4/Core/Src/main.c **** 
 184:../../CM4/Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 185:../../CM4/Core/Src/main.c ****   huart3.Instance = USART3;
 186:../../CM4/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 187:../../CM4/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 188:../../CM4/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 189:../../CM4/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 190:../../CM4/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 191:../../CM4/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 192:../../CM4/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 193:../../CM4/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 194:../../CM4/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 195:../../CM4/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 196:../../CM4/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 197:../../CM4/Core/Src/main.c ****   {
 198:../../CM4/Core/Src/main.c ****     Error_Handler();
 199:../../CM4/Core/Src/main.c ****   }
 200:../../CM4/Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_7_8) != HAL_OK)
 201:../../CM4/Core/Src/main.c ****   {
 202:../../CM4/Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 5


 203:../../CM4/Core/Src/main.c ****   }
 204:../../CM4/Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_7_8) != HAL_OK)
 205:../../CM4/Core/Src/main.c ****   {
 206:../../CM4/Core/Src/main.c ****     Error_Handler();
 207:../../CM4/Core/Src/main.c ****   }
 208:../../CM4/Core/Src/main.c ****   if (HAL_UARTEx_EnableFifoMode(&huart3) != HAL_OK)
 209:../../CM4/Core/Src/main.c ****   {
 210:../../CM4/Core/Src/main.c ****     Error_Handler();
 211:../../CM4/Core/Src/main.c ****   }
 212:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 213:../../CM4/Core/Src/main.c **** 
 214:../../CM4/Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 215:../../CM4/Core/Src/main.c **** 
 216:../../CM4/Core/Src/main.c **** }
 217:../../CM4/Core/Src/main.c **** 
 218:../../CM4/Core/Src/main.c **** /**
 219:../../CM4/Core/Src/main.c ****   * Enable DMA controller clock
 220:../../CM4/Core/Src/main.c ****   */
 221:../../CM4/Core/Src/main.c **** static void MX_DMA_Init(void)
 222:../../CM4/Core/Src/main.c **** {
  28              		.loc 1 222 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
 223:../../CM4/Core/Src/main.c **** 
 224:../../CM4/Core/Src/main.c ****   /* DMA controller clock enable */
 225:../../CM4/Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
  36              		.loc 1 225 3 view .LVU1
  37              	.LBB4:
  38              		.loc 1 225 3 view .LVU2
  39              		.loc 1 225 3 view .LVU3
  40 0002 074B     		ldr	r3, .L3
  41 0004 D3F8D820 		ldr	r2, [r3, #216]
  42 0008 42F00102 		orr	r2, r2, #1
  43 000c C3F8D820 		str	r2, [r3, #216]
  44              		.loc 1 225 3 view .LVU4
  45 0010 D3F8D830 		ldr	r3, [r3, #216]
  46 0014 03F00103 		and	r3, r3, #1
  47 0018 0193     		str	r3, [sp, #4]
  48              		.loc 1 225 3 view .LVU5
  49 001a 019B     		ldr	r3, [sp, #4]
  50              	.LBE4:
  51              		.loc 1 225 3 view .LVU6
 226:../../CM4/Core/Src/main.c **** 
 227:../../CM4/Core/Src/main.c **** }
  52              		.loc 1 227 1 is_stmt 0 view .LVU7
  53 001c 02B0     		add	sp, sp, #8
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 0
  56              		@ sp needed
  57 001e 7047     		bx	lr
  58              	.L4:
  59              		.align	2
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 6


  60              	.L3:
  61 0020 00440258 		.word	1476543488
  62              		.cfi_endproc
  63              	.LFE138:
  65              		.section	.text.MX_GPIO_Init,"ax",%progbits
  66              		.align	1
  67              		.syntax unified
  68              		.thumb
  69              		.thumb_func
  71              	MX_GPIO_Init:
  72              	.LFB139:
 228:../../CM4/Core/Src/main.c **** 
 229:../../CM4/Core/Src/main.c **** /**
 230:../../CM4/Core/Src/main.c ****   * @brief GPIO Initialization Function
 231:../../CM4/Core/Src/main.c ****   * @param None
 232:../../CM4/Core/Src/main.c ****   * @retval None
 233:../../CM4/Core/Src/main.c ****   */
 234:../../CM4/Core/Src/main.c **** static void MX_GPIO_Init(void)
 235:../../CM4/Core/Src/main.c **** {
  73              		.loc 1 235 1 is_stmt 1 view -0
  74              		.cfi_startproc
  75              		@ args = 0, pretend = 0, frame = 24
  76              		@ frame_needed = 0, uses_anonymous_args = 0
  77 0000 30B5     		push	{r4, r5, lr}
  78              	.LCFI2:
  79              		.cfi_def_cfa_offset 12
  80              		.cfi_offset 4, -12
  81              		.cfi_offset 5, -8
  82              		.cfi_offset 14, -4
  83 0002 87B0     		sub	sp, sp, #28
  84              	.LCFI3:
  85              		.cfi_def_cfa_offset 40
 236:../../CM4/Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  86              		.loc 1 236 3 view .LVU9
  87              		.loc 1 236 20 is_stmt 0 view .LVU10
  88 0004 0024     		movs	r4, #0
  89 0006 0194     		str	r4, [sp, #4]
  90 0008 0294     		str	r4, [sp, #8]
  91 000a 0394     		str	r4, [sp, #12]
  92 000c 0494     		str	r4, [sp, #16]
  93 000e 0594     		str	r4, [sp, #20]
 237:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 238:../../CM4/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 239:../../CM4/Core/Src/main.c **** 
 240:../../CM4/Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 241:../../CM4/Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  94              		.loc 1 241 3 is_stmt 1 view .LVU11
  95              	.LBB5:
  96              		.loc 1 241 3 view .LVU12
  97              		.loc 1 241 3 view .LVU13
  98 0010 104B     		ldr	r3, .L7
  99 0012 D3F8E020 		ldr	r2, [r3, #224]
 100 0016 42F00202 		orr	r2, r2, #2
 101 001a C3F8E020 		str	r2, [r3, #224]
 102              		.loc 1 241 3 view .LVU14
 103 001e D3F8E030 		ldr	r3, [r3, #224]
 104 0022 03F00203 		and	r3, r3, #2
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 7


 105 0026 0093     		str	r3, [sp]
 106              		.loc 1 241 3 view .LVU15
 107 0028 009B     		ldr	r3, [sp]
 108              	.LBE5:
 109              		.loc 1 241 3 view .LVU16
 242:../../CM4/Core/Src/main.c **** 
 243:../../CM4/Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 244:../../CM4/Core/Src/main.c ****   HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 110              		.loc 1 244 3 view .LVU17
 111 002a 0B4D     		ldr	r5, .L7+4
 112 002c 2246     		mov	r2, r4
 113 002e 4FF48041 		mov	r1, #16384
 114 0032 2846     		mov	r0, r5
 115 0034 FFF7FEFF 		bl	HAL_GPIO_WritePin
 116              	.LVL0:
 245:../../CM4/Core/Src/main.c **** 
 246:../../CM4/Core/Src/main.c ****   /*Configure GPIO pin : LD3_Pin */
 247:../../CM4/Core/Src/main.c ****   GPIO_InitStruct.Pin = LD3_Pin;
 117              		.loc 1 247 3 view .LVU18
 118              		.loc 1 247 23 is_stmt 0 view .LVU19
 119 0038 4FF48043 		mov	r3, #16384
 120 003c 0193     		str	r3, [sp, #4]
 248:../../CM4/Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 121              		.loc 1 248 3 is_stmt 1 view .LVU20
 122              		.loc 1 248 24 is_stmt 0 view .LVU21
 123 003e 0123     		movs	r3, #1
 124 0040 0293     		str	r3, [sp, #8]
 249:../../CM4/Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 125              		.loc 1 249 3 is_stmt 1 view .LVU22
 126              		.loc 1 249 24 is_stmt 0 view .LVU23
 127 0042 0394     		str	r4, [sp, #12]
 250:../../CM4/Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 128              		.loc 1 250 3 is_stmt 1 view .LVU24
 129              		.loc 1 250 25 is_stmt 0 view .LVU25
 130 0044 0494     		str	r4, [sp, #16]
 251:../../CM4/Core/Src/main.c ****   HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 131              		.loc 1 251 3 is_stmt 1 view .LVU26
 132 0046 01A9     		add	r1, sp, #4
 133 0048 2846     		mov	r0, r5
 134 004a FFF7FEFF 		bl	HAL_GPIO_Init
 135              	.LVL1:
 252:../../CM4/Core/Src/main.c **** 
 253:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 254:../../CM4/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 255:../../CM4/Core/Src/main.c **** }
 136              		.loc 1 255 1 is_stmt 0 view .LVU27
 137 004e 07B0     		add	sp, sp, #28
 138              	.LCFI4:
 139              		.cfi_def_cfa_offset 12
 140              		@ sp needed
 141 0050 30BD     		pop	{r4, r5, pc}
 142              	.L8:
 143 0052 00BF     		.align	2
 144              	.L7:
 145 0054 00440258 		.word	1476543488
 146 0058 00040258 		.word	1476527104
 147              		.cfi_endproc
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 8


 148              	.LFE139:
 150              		.section	.rodata.CM4StatusLEDTask.str1.4,"aMS",%progbits,1
 151              		.align	2
 152              	.LC0:
 153 0000 5265640A 		.ascii	"Red\012\000"
 153      00
 154              		.section	.text.CM4StatusLEDTask,"ax",%progbits
 155              		.align	1
 156              		.global	CM4StatusLEDTask
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 161              	CM4StatusLEDTask:
 162              	.LFB140:
 256:../../CM4/Core/Src/main.c **** 
 257:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN 4 */
 258:../../CM4/Core/Src/main.c **** 
 259:../../CM4/Core/Src/main.c **** /* USER CODE END 4 */
 260:../../CM4/Core/Src/main.c **** 
 261:../../CM4/Core/Src/main.c **** /* USER CODE BEGIN Header_CM4StatusLEDTask */
 262:../../CM4/Core/Src/main.c **** /**
 263:../../CM4/Core/Src/main.c ****   * @brief  Function implementing the CM4StatusLEDTas thread.
 264:../../CM4/Core/Src/main.c ****   * @param  argument: Not used
 265:../../CM4/Core/Src/main.c ****   * @retval None
 266:../../CM4/Core/Src/main.c ****   */
 267:../../CM4/Core/Src/main.c **** /* USER CODE END Header_CM4StatusLEDTask */
 268:../../CM4/Core/Src/main.c **** void CM4StatusLEDTask(void *argument)
 269:../../CM4/Core/Src/main.c **** {
 163              		.loc 1 269 1 is_stmt 1 view -0
 164              		.cfi_startproc
 165              		@ Volatile: function does not return.
 166              		@ args = 0, pretend = 0, frame = 0
 167              		@ frame_needed = 0, uses_anonymous_args = 0
 168              	.LVL2:
 169              		.loc 1 269 1 is_stmt 0 view .LVU29
 170 0000 08B5     		push	{r3, lr}
 171              	.LCFI5:
 172              		.cfi_def_cfa_offset 8
 173              		.cfi_offset 3, -8
 174              		.cfi_offset 14, -4
 175              	.LVL3:
 176              	.L10:
 270:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 271:../../CM4/Core/Src/main.c ****   /* Infinite loop */
 272:../../CM4/Core/Src/main.c ****   for(;;)
 177              		.loc 1 272 3 is_stmt 1 discriminator 1 view .LVU30
 273:../../CM4/Core/Src/main.c ****   {
 274:../../CM4/Core/Src/main.c ****     HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 178              		.loc 1 274 5 discriminator 1 view .LVU31
 179 0002 4FF48041 		mov	r1, #16384
 180 0006 0648     		ldr	r0, .L12
 181 0008 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 182              	.LVL4:
 275:../../CM4/Core/Src/main.c ****     HAL_UART_Transmit_DMA(&huart3, (uint8_t *)"Red\n", 4);
 183              		.loc 1 275 5 discriminator 1 view .LVU32
 184 000c 0422     		movs	r2, #4
 185 000e 0549     		ldr	r1, .L12+4
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 9


 186 0010 0548     		ldr	r0, .L12+8
 187 0012 FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 188              	.LVL5:
 276:../../CM4/Core/Src/main.c ****     osDelay(1000);
 189              		.loc 1 276 5 discriminator 1 view .LVU33
 190 0016 4FF47A70 		mov	r0, #1000
 191 001a FFF7FEFF 		bl	osDelay
 192              	.LVL6:
 272:../../CM4/Core/Src/main.c ****   {
 193              		.loc 1 272 8 discriminator 1 view .LVU34
 194 001e F0E7     		b	.L10
 195              	.L13:
 196              		.align	2
 197              	.L12:
 198 0020 00040258 		.word	1476527104
 199 0024 00000000 		.word	.LC0
 200 0028 00000000 		.word	.LANCHOR0
 201              		.cfi_endproc
 202              	.LFE140:
 204              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 205              		.align	1
 206              		.global	HAL_TIM_PeriodElapsedCallback
 207              		.syntax unified
 208              		.thumb
 209              		.thumb_func
 211              	HAL_TIM_PeriodElapsedCallback:
 212              	.LVL7:
 213              	.LFB141:
 277:../../CM4/Core/Src/main.c ****   }
 278:../../CM4/Core/Src/main.c ****   /* USER CODE END 5 */
 279:../../CM4/Core/Src/main.c **** }
 280:../../CM4/Core/Src/main.c **** 
 281:../../CM4/Core/Src/main.c **** /**
 282:../../CM4/Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 283:../../CM4/Core/Src/main.c ****   * @note   This function is called  when TIM2 interrupt took place, inside
 284:../../CM4/Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 285:../../CM4/Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 286:../../CM4/Core/Src/main.c ****   * @param  htim : TIM handle
 287:../../CM4/Core/Src/main.c ****   * @retval None
 288:../../CM4/Core/Src/main.c ****   */
 289:../../CM4/Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 290:../../CM4/Core/Src/main.c **** {
 214              		.loc 1 290 1 view -0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 0
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218              		.loc 1 290 1 is_stmt 0 view .LVU36
 219 0000 08B5     		push	{r3, lr}
 220              	.LCFI6:
 221              		.cfi_def_cfa_offset 8
 222              		.cfi_offset 3, -8
 223              		.cfi_offset 14, -4
 291:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 292:../../CM4/Core/Src/main.c **** 
 293:../../CM4/Core/Src/main.c ****   /* USER CODE END Callback 0 */
 294:../../CM4/Core/Src/main.c ****   if (htim->Instance == TIM2) {
 224              		.loc 1 294 3 is_stmt 1 view .LVU37
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 10


 225              		.loc 1 294 11 is_stmt 0 view .LVU38
 226 0002 0368     		ldr	r3, [r0]
 227              		.loc 1 294 6 view .LVU39
 228 0004 B3F1804F 		cmp	r3, #1073741824
 229 0008 00D0     		beq	.L17
 230              	.LVL8:
 231              	.L14:
 295:../../CM4/Core/Src/main.c ****     HAL_IncTick();
 296:../../CM4/Core/Src/main.c ****   }
 297:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 298:../../CM4/Core/Src/main.c **** 
 299:../../CM4/Core/Src/main.c ****   /* USER CODE END Callback 1 */
 300:../../CM4/Core/Src/main.c **** }
 232              		.loc 1 300 1 view .LVU40
 233 000a 08BD     		pop	{r3, pc}
 234              	.LVL9:
 235              	.L17:
 295:../../CM4/Core/Src/main.c ****     HAL_IncTick();
 236              		.loc 1 295 5 is_stmt 1 view .LVU41
 237 000c FFF7FEFF 		bl	HAL_IncTick
 238              	.LVL10:
 239              		.loc 1 300 1 is_stmt 0 view .LVU42
 240 0010 FBE7     		b	.L14
 241              		.cfi_endproc
 242              	.LFE141:
 244              		.section	.text.Error_Handler,"ax",%progbits
 245              		.align	1
 246              		.global	Error_Handler
 247              		.syntax unified
 248              		.thumb
 249              		.thumb_func
 251              	Error_Handler:
 252              	.LFB142:
 301:../../CM4/Core/Src/main.c **** 
 302:../../CM4/Core/Src/main.c **** /**
 303:../../CM4/Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 304:../../CM4/Core/Src/main.c ****   * @retval None
 305:../../CM4/Core/Src/main.c ****   */
 306:../../CM4/Core/Src/main.c **** void Error_Handler(void)
 307:../../CM4/Core/Src/main.c **** {
 253              		.loc 1 307 1 is_stmt 1 view -0
 254              		.cfi_startproc
 255              		@ Volatile: function does not return.
 256              		@ args = 0, pretend = 0, frame = 0
 257              		@ frame_needed = 0, uses_anonymous_args = 0
 258              		@ link register save eliminated.
 308:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 309:../../CM4/Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 310:../../CM4/Core/Src/main.c ****   __disable_irq();
 259              		.loc 1 310 3 view .LVU44
 260              	.LBB6:
 261              	.LBI6:
 262              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 11


   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 12


  62:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 13


 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 14


 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 263              		.loc 2 207 27 view .LVU45
 264              	.LBB7:
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 265              		.loc 2 209 3 view .LVU46
 266              		.syntax unified
 267              	@ 209 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 268 0000 72B6     		cpsid i
 269              	@ 0 "" 2
 270              		.thumb
 271              		.syntax unified
 272              	.L19:
 273              	.LBE7:
 274              	.LBE6:
 311:../../CM4/Core/Src/main.c ****   while (1)
 275              		.loc 1 311 3 discriminator 1 view .LVU47
 312:../../CM4/Core/Src/main.c ****   {
 313:../../CM4/Core/Src/main.c ****   }
 276              		.loc 1 313 3 discriminator 1 view .LVU48
 311:../../CM4/Core/Src/main.c ****   while (1)
 277              		.loc 1 311 9 discriminator 1 view .LVU49
 278 0002 FEE7     		b	.L19
 279              		.cfi_endproc
 280              	.LFE142:
 282              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 15


 283              		.align	1
 284              		.global	MX_USART3_UART_Init
 285              		.syntax unified
 286              		.thumb
 287              		.thumb_func
 289              	MX_USART3_UART_Init:
 290              	.LFB137:
 176:../../CM4/Core/Src/main.c **** 
 291              		.loc 1 176 1 view -0
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 0
 294              		@ frame_needed = 0, uses_anonymous_args = 0
 295 0000 08B5     		push	{r3, lr}
 296              	.LCFI7:
 297              		.cfi_def_cfa_offset 8
 298              		.cfi_offset 3, -8
 299              		.cfi_offset 14, -4
 185:../../CM4/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 300              		.loc 1 185 3 view .LVU51
 185:../../CM4/Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 301              		.loc 1 185 19 is_stmt 0 view .LVU52
 302 0002 1648     		ldr	r0, .L30
 303 0004 164B     		ldr	r3, .L30+4
 304 0006 0360     		str	r3, [r0]
 186:../../CM4/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 305              		.loc 1 186 3 is_stmt 1 view .LVU53
 186:../../CM4/Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 306              		.loc 1 186 24 is_stmt 0 view .LVU54
 307 0008 4FF4E133 		mov	r3, #115200
 308 000c 4360     		str	r3, [r0, #4]
 187:../../CM4/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 309              		.loc 1 187 3 is_stmt 1 view .LVU55
 187:../../CM4/Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 310              		.loc 1 187 26 is_stmt 0 view .LVU56
 311 000e 0023     		movs	r3, #0
 312 0010 8360     		str	r3, [r0, #8]
 188:../../CM4/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 313              		.loc 1 188 3 is_stmt 1 view .LVU57
 188:../../CM4/Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 314              		.loc 1 188 24 is_stmt 0 view .LVU58
 315 0012 C360     		str	r3, [r0, #12]
 189:../../CM4/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 316              		.loc 1 189 3 is_stmt 1 view .LVU59
 189:../../CM4/Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 317              		.loc 1 189 22 is_stmt 0 view .LVU60
 318 0014 0361     		str	r3, [r0, #16]
 190:../../CM4/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 319              		.loc 1 190 3 is_stmt 1 view .LVU61
 190:../../CM4/Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 320              		.loc 1 190 20 is_stmt 0 view .LVU62
 321 0016 0C22     		movs	r2, #12
 322 0018 4261     		str	r2, [r0, #20]
 191:../../CM4/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 323              		.loc 1 191 3 is_stmt 1 view .LVU63
 191:../../CM4/Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 324              		.loc 1 191 25 is_stmt 0 view .LVU64
 325 001a 8361     		str	r3, [r0, #24]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 16


 192:../../CM4/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 326              		.loc 1 192 3 is_stmt 1 view .LVU65
 192:../../CM4/Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 327              		.loc 1 192 28 is_stmt 0 view .LVU66
 328 001c C361     		str	r3, [r0, #28]
 193:../../CM4/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 329              		.loc 1 193 3 is_stmt 1 view .LVU67
 193:../../CM4/Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 330              		.loc 1 193 30 is_stmt 0 view .LVU68
 331 001e 0362     		str	r3, [r0, #32]
 194:../../CM4/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 332              		.loc 1 194 3 is_stmt 1 view .LVU69
 194:../../CM4/Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 333              		.loc 1 194 30 is_stmt 0 view .LVU70
 334 0020 4362     		str	r3, [r0, #36]
 195:../../CM4/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 335              		.loc 1 195 3 is_stmt 1 view .LVU71
 195:../../CM4/Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 336              		.loc 1 195 38 is_stmt 0 view .LVU72
 337 0022 8362     		str	r3, [r0, #40]
 196:../../CM4/Core/Src/main.c ****   {
 338              		.loc 1 196 3 is_stmt 1 view .LVU73
 196:../../CM4/Core/Src/main.c ****   {
 339              		.loc 1 196 7 is_stmt 0 view .LVU74
 340 0024 FFF7FEFF 		bl	HAL_UART_Init
 341              	.LVL11:
 196:../../CM4/Core/Src/main.c ****   {
 342              		.loc 1 196 6 view .LVU75
 343 0028 80B9     		cbnz	r0, .L26
 200:../../CM4/Core/Src/main.c ****   {
 344              		.loc 1 200 3 is_stmt 1 view .LVU76
 200:../../CM4/Core/Src/main.c ****   {
 345              		.loc 1 200 7 is_stmt 0 view .LVU77
 346 002a 4FF00041 		mov	r1, #-2147483648
 347 002e 0B48     		ldr	r0, .L30
 348 0030 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 349              	.LVL12:
 200:../../CM4/Core/Src/main.c ****   {
 350              		.loc 1 200 6 view .LVU78
 351 0034 60B9     		cbnz	r0, .L27
 204:../../CM4/Core/Src/main.c ****   {
 352              		.loc 1 204 3 is_stmt 1 view .LVU79
 204:../../CM4/Core/Src/main.c ****   {
 353              		.loc 1 204 7 is_stmt 0 view .LVU80
 354 0036 4FF00061 		mov	r1, #134217728
 355 003a 0848     		ldr	r0, .L30
 356 003c FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 357              	.LVL13:
 204:../../CM4/Core/Src/main.c ****   {
 358              		.loc 1 204 6 view .LVU81
 359 0040 40B9     		cbnz	r0, .L28
 208:../../CM4/Core/Src/main.c ****   {
 360              		.loc 1 208 3 is_stmt 1 view .LVU82
 208:../../CM4/Core/Src/main.c ****   {
 361              		.loc 1 208 7 is_stmt 0 view .LVU83
 362 0042 0648     		ldr	r0, .L30
 363 0044 FFF7FEFF 		bl	HAL_UARTEx_EnableFifoMode
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 17


 364              	.LVL14:
 208:../../CM4/Core/Src/main.c ****   {
 365              		.loc 1 208 6 view .LVU84
 366 0048 30B9     		cbnz	r0, .L29
 216:../../CM4/Core/Src/main.c **** 
 367              		.loc 1 216 1 view .LVU85
 368 004a 08BD     		pop	{r3, pc}
 369              	.L26:
 198:../../CM4/Core/Src/main.c ****   }
 370              		.loc 1 198 5 is_stmt 1 view .LVU86
 371 004c FFF7FEFF 		bl	Error_Handler
 372              	.LVL15:
 373              	.L27:
 202:../../CM4/Core/Src/main.c ****   }
 374              		.loc 1 202 5 view .LVU87
 375 0050 FFF7FEFF 		bl	Error_Handler
 376              	.LVL16:
 377              	.L28:
 206:../../CM4/Core/Src/main.c ****   }
 378              		.loc 1 206 5 view .LVU88
 379 0054 FFF7FEFF 		bl	Error_Handler
 380              	.LVL17:
 381              	.L29:
 210:../../CM4/Core/Src/main.c ****   }
 382              		.loc 1 210 5 view .LVU89
 383 0058 FFF7FEFF 		bl	Error_Handler
 384              	.LVL18:
 385              	.L31:
 386              		.align	2
 387              	.L30:
 388 005c 00000000 		.word	.LANCHOR0
 389 0060 00480040 		.word	1073760256
 390              		.cfi_endproc
 391              	.LFE137:
 393              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 394              		.align	2
 395              	.LC1:
 396 0000 574F5245 		.ascii	"WORE 1: Initialization Vomplete...\012\000"
 396      20313A20 
 396      496E6974 
 396      69616C69 
 396      7A617469 
 397              		.section	.text.main,"ax",%progbits
 398              		.align	1
 399              		.global	main
 400              		.syntax unified
 401              		.thumb
 402              		.thumb_func
 404              	main:
 405              	.LFB136:
  83:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 406              		.loc 1 83 1 view -0
 407              		.cfi_startproc
 408              		@ Volatile: function does not return.
 409              		@ args = 0, pretend = 0, frame = 8
 410              		@ frame_needed = 0, uses_anonymous_args = 0
 411 0000 00B5     		push	{lr}
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 18


 412              	.LCFI8:
 413              		.cfi_def_cfa_offset 4
 414              		.cfi_offset 14, -4
 415 0002 83B0     		sub	sp, sp, #12
 416              	.LCFI9:
 417              		.cfi_def_cfa_offset 16
  90:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
 418              		.loc 1 90 3 view .LVU91
 419              	.LBB8:
  90:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
 420              		.loc 1 90 3 view .LVU92
  90:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
 421              		.loc 1 90 3 view .LVU93
 422 0004 224B     		ldr	r3, .L38
 423 0006 D3F8E020 		ldr	r2, [r3, #224]
 424 000a 42F00072 		orr	r2, r2, #33554432
 425 000e C3F8E020 		str	r2, [r3, #224]
  90:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
 426              		.loc 1 90 3 view .LVU94
 427 0012 D3F8E030 		ldr	r3, [r3, #224]
 428 0016 03F00073 		and	r3, r3, #33554432
 429 001a 0193     		str	r3, [sp, #4]
  90:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
 430              		.loc 1 90 3 view .LVU95
 431 001c 019B     		ldr	r3, [sp, #4]
 432              	.LBE8:
  90:../../CM4/Core/Src/main.c ****   /* Activate HSEM notification for Cortex-M4*/
 433              		.loc 1 90 3 view .LVU96
  92:../../CM4/Core/Src/main.c ****   /*
 434              		.loc 1 92 3 view .LVU97
 435 001e 0120     		movs	r0, #1
 436 0020 FFF7FEFF 		bl	HAL_HSEM_ActivateNotification
 437              	.LVL19:
  97:../../CM4/Core/Src/main.c ****   HAL_PWREx_EnterSTOPMode(PWR_MAINREGULATOR_ON, PWR_STOPENTRY_WFE, PWR_D2_DOMAIN);
 438              		.loc 1 97 3 view .LVU98
 439 0024 FFF7FEFF 		bl	HAL_PWREx_ClearPendingEvent
 440              	.LVL20:
  98:../../CM4/Core/Src/main.c ****   /* Clear HSEM flag */
 441              		.loc 1 98 3 view .LVU99
 442 0028 0122     		movs	r2, #1
 443 002a 0221     		movs	r1, #2
 444 002c 0020     		movs	r0, #0
 445 002e FFF7FEFF 		bl	HAL_PWREx_EnterSTOPMode
 446              	.LVL21:
 100:../../CM4/Core/Src/main.c **** 
 447              		.loc 1 100 3 view .LVU100
 448 0032 184B     		ldr	r3, .L38+4
 449 0034 1B68     		ldr	r3, [r3]
 450 0036 C3F30313 		ubfx	r3, r3, #4, #4
 451 003a 072B     		cmp	r3, #7
 452 003c 1FD0     		beq	.L37
 100:../../CM4/Core/Src/main.c **** 
 453              		.loc 1 100 3 is_stmt 0 discriminator 2 view .LVU101
 454 003e 164A     		ldr	r2, .L38+8
 455 0040 D2F81431 		ldr	r3, [r2, #276]
 456 0044 43F00103 		orr	r3, r3, #1
 457 0048 C2F81431 		str	r3, [r2, #276]
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 19


 458              	.L34:
 106:../../CM4/Core/Src/main.c **** 
 459              		.loc 1 106 3 is_stmt 1 view .LVU102
 460 004c FFF7FEFF 		bl	HAL_Init
 461              	.LVL22:
 117:../../CM4/Core/Src/main.c ****   MX_DMA_Init();
 462              		.loc 1 117 3 view .LVU103
 463 0050 FFF7FEFF 		bl	MX_GPIO_Init
 464              	.LVL23:
 118:../../CM4/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 465              		.loc 1 118 3 view .LVU104
 466 0054 FFF7FEFF 		bl	MX_DMA_Init
 467              	.LVL24:
 120:../../CM4/Core/Src/main.c ****   HAL_UART_Transmit_DMA(&huart3, (uint8_t *)"WORE 1: Initialization Vomplete...\n", 38);
 468              		.loc 1 120 3 view .LVU105
 469 0058 FFF7FEFF 		bl	MX_USART3_UART_Init
 470              	.LVL25:
 121:../../CM4/Core/Src/main.c ****   /* USER CODE END 2 */
 471              		.loc 1 121 3 view .LVU106
 472 005c 2622     		movs	r2, #38
 473 005e 0F49     		ldr	r1, .L38+12
 474 0060 0F48     		ldr	r0, .L38+16
 475 0062 FFF7FEFF 		bl	HAL_UART_Transmit_DMA
 476              	.LVL26:
 125:../../CM4/Core/Src/main.c **** 
 477              		.loc 1 125 3 view .LVU107
 478 0066 FFF7FEFF 		bl	osKernelInitialize
 479              	.LVL27:
 145:../../CM4/Core/Src/main.c **** 
 480              		.loc 1 145 3 view .LVU108
 145:../../CM4/Core/Src/main.c **** 
 481              		.loc 1 145 24 is_stmt 0 view .LVU109
 482 006a 0E4A     		ldr	r2, .L38+20
 483 006c 0021     		movs	r1, #0
 484 006e 0E48     		ldr	r0, .L38+24
 485 0070 FFF7FEFF 		bl	osThreadNew
 486              	.LVL28:
 145:../../CM4/Core/Src/main.c **** 
 487              		.loc 1 145 22 view .LVU110
 488 0074 0D4B     		ldr	r3, .L38+28
 489 0076 1860     		str	r0, [r3]
 156:../../CM4/Core/Src/main.c **** 
 490              		.loc 1 156 3 is_stmt 1 view .LVU111
 491 0078 FFF7FEFF 		bl	osKernelStart
 492              	.LVL29:
 493              	.L35:
 161:../../CM4/Core/Src/main.c ****   {
 494              		.loc 1 161 3 discriminator 1 view .LVU112
 166:../../CM4/Core/Src/main.c ****   /* USER CODE END 3 */
 495              		.loc 1 166 3 discriminator 1 view .LVU113
 161:../../CM4/Core/Src/main.c ****   {
 496              		.loc 1 161 9 discriminator 1 view .LVU114
 497 007c FEE7     		b	.L35
 498              	.L37:
 100:../../CM4/Core/Src/main.c **** 
 499              		.loc 1 100 3 is_stmt 0 discriminator 1 view .LVU115
 500 007e 064A     		ldr	r2, .L38+8
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 20


 501 0080 D2F80431 		ldr	r3, [r2, #260]
 502 0084 43F00103 		orr	r3, r3, #1
 503 0088 C2F80431 		str	r3, [r2, #260]
 504 008c DEE7     		b	.L34
 505              	.L39:
 506 008e 00BF     		.align	2
 507              	.L38:
 508 0090 00440258 		.word	1476543488
 509 0094 00ED00E0 		.word	-536810240
 510 0098 00640258 		.word	1476551680
 511 009c 00000000 		.word	.LC1
 512 00a0 00000000 		.word	.LANCHOR0
 513 00a4 00000000 		.word	.LANCHOR1
 514 00a8 00000000 		.word	CM4StatusLEDTask
 515 00ac 00000000 		.word	.LANCHOR2
 516              		.cfi_endproc
 517              	.LFE136:
 519              		.global	CM4StatusLED_attributes
 520              		.section	.rodata.str1.4,"aMS",%progbits,1
 521              		.align	2
 522              	.LC2:
 523 0000 434D3453 		.ascii	"CM4StatusLED\000"
 523      74617475 
 523      734C4544 
 523      00
 524              		.global	CM4StatusLEDHandle
 525              		.global	hdma_usart3_tx
 526              		.global	hdma_usart3_rx
 527              		.global	huart3
 528              		.section	.bss.CM4StatusLEDHandle,"aw",%nobits
 529              		.align	2
 530              		.set	.LANCHOR2,. + 0
 533              	CM4StatusLEDHandle:
 534 0000 00000000 		.space	4
 535              		.section	.bss.hdma_usart3_rx,"aw",%nobits
 536              		.align	2
 539              	hdma_usart3_rx:
 540 0000 00000000 		.space	120
 540      00000000 
 540      00000000 
 540      00000000 
 540      00000000 
 541              		.section	.bss.hdma_usart3_tx,"aw",%nobits
 542              		.align	2
 545              	hdma_usart3_tx:
 546 0000 00000000 		.space	120
 546      00000000 
 546      00000000 
 546      00000000 
 546      00000000 
 547              		.section	.bss.huart3,"aw",%nobits
 548              		.align	2
 549              		.set	.LANCHOR0,. + 0
 552              	huart3:
 553 0000 00000000 		.space	148
 553      00000000 
 553      00000000 
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 21


 553      00000000 
 553      00000000 
 554              		.section	.rodata.CM4StatusLED_attributes,"a"
 555              		.align	2
 556              		.set	.LANCHOR1,. + 0
 559              	CM4StatusLED_attributes:
 560 0000 00000000 		.word	.LC2
 561 0004 00000000 		.space	16
 561      00000000 
 561      00000000 
 561      00000000 
 562 0014 00020000 		.word	512
 563 0018 10000000 		.word	16
 564 001c 00000000 		.space	8
 564      00000000 
 565              		.text
 566              	.Letext0:
 567              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 568              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2021.10\\arm-none-eabi\\include\\
 569              		.file 5 "../../Drivers/CMSIS/Include/core_cm4.h"
 570              		.file 6 "../../Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h755xx.h"
 571              		.file 7 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 572              		.file 8 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 573              		.file 9 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 574              		.file 10 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 575              		.file 11 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 576              		.file 12 "../../Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 577              		.file 13 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 578              		.file 14 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 579              		.file 15 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_hsem.h"
 580              		.file 16 "../../Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
ARM GAS  C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s 			page 22


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:20     .text.MX_DMA_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:25     .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:61     .text.MX_DMA_Init:00000020 $d
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:66     .text.MX_GPIO_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:71     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:145    .text.MX_GPIO_Init:00000054 $d
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:151    .rodata.CM4StatusLEDTask.str1.4:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:155    .text.CM4StatusLEDTask:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:161    .text.CM4StatusLEDTask:00000000 CM4StatusLEDTask
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:198    .text.CM4StatusLEDTask:00000020 $d
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:205    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:211    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:245    .text.Error_Handler:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:251    .text.Error_Handler:00000000 Error_Handler
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:283    .text.MX_USART3_UART_Init:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:289    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:388    .text.MX_USART3_UART_Init:0000005c $d
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:394    .rodata.main.str1.4:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:398    .text.main:00000000 $t
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:404    .text.main:00000000 main
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:508    .text.main:00000090 $d
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:559    .rodata.CM4StatusLED_attributes:00000000 CM4StatusLED_attributes
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:521    .rodata.str1.4:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:533    .bss.CM4StatusLEDHandle:00000000 CM4StatusLEDHandle
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:545    .bss.hdma_usart3_tx:00000000 hdma_usart3_tx
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:539    .bss.hdma_usart3_rx:00000000 hdma_usart3_rx
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:552    .bss.huart3:00000000 huart3
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:529    .bss.CM4StatusLEDHandle:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:536    .bss.hdma_usart3_rx:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:542    .bss.hdma_usart3_tx:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:548    .bss.huart3:00000000 $d
C:\Users\gigig\AppData\Local\Temp\ccnf5g3V.s:555    .rodata.CM4StatusLED_attributes:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_GPIO_TogglePin
HAL_UART_Transmit_DMA
osDelay
HAL_IncTick
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_EnableFifoMode
HAL_HSEM_ActivateNotification
HAL_PWREx_ClearPendingEvent
HAL_PWREx_EnterSTOPMode
HAL_Init
osKernelInitialize
osThreadNew
osKernelStart
