; RUN: %opt -load-pass-plugin=%sqtt-marker-plugin \
; RUN:   -sqtt-marker-scope-cu=-1 -sqtt-marker-scope-simd=-1 \
; RUN:   -sqtt-marker-mem-barrier=none \
; RUN:   -sqtt-marker-instrument-functions=3 \
; RUN:   -sqtt-marker-instrument-barriers=1 \
; RUN:   -sqtt-marker-instrument-memory=1:0 \
; RUN:   -passes='default<O2>' -S %s -o - | %FileCheck %s --check-prefix=AUTO
; Environment variables remain supported when no corresponding option is set.
; RUN: env SQTT_SCOPE_CU=-1 SQTT_SCOPE_SIMD=-1 SQTT_INSTRUMENT_BARRIERS=1 \
; RUN:   %opt -load-pass-plugin=%sqtt-marker-plugin -passes='default<O0>' \
; RUN:   -S %s -o - | %FileCheck %s --check-prefix=FENCE
; RUN: %opt -load-pass-plugin=%sqtt-marker-plugin \
; RUN:   -sqtt-marker-scope-cu=-1 -sqtt-marker-scope-simd=-1 \
; RUN:   -sqtt-marker-mem-barrier=asm \
; RUN:   -sqtt-marker-instrument-barriers=1 \
; RUN:   -passes='default<O0>' -S %s -o - | %FileCheck %s --check-prefix=ASM
; Explicit options take precedence over their environment fallbacks.
; RUN: env SQTT_MEM_BARRIER=fence SQTT_INSTRUMENT_BARRIERS=0 \
; RUN:   %opt -load-pass-plugin=%sqtt-marker-plugin \
; RUN:   -sqtt-marker-scope-cu=-1 -sqtt-marker-scope-simd=-1 \
; RUN:   -sqtt-marker-mem-barrier=none \
; RUN:   -sqtt-marker-instrument-barriers=1 \
; RUN:   -passes='default<O0>' -S %s -o - | %FileCheck %s --check-prefix=NONE
; Explicit disable values override enabled environment fallbacks without a
; diagnostic.
; RUN: env SQTT_INSTRUMENT_MEMORY=1:0 SQTT_TRACE_ADDRESSES=memory \
; RUN:   %opt -load-pass-plugin=%sqtt-marker-plugin \
; RUN:   -sqtt-marker-instrument-memory=off \
; RUN:   -sqtt-marker-trace-addresses=none \
; RUN:   -passes='default<O0>' -S %s -o - 2>&1 | \
; RUN:   %FileCheck %s --check-prefix=DISABLED
; REQUIRES: amdgpu-registered-target

target triple = "amdgcn-amd-amdhsa"

declare void @llvm.amdgcn.s.barrier()

define internal i32 @work(ptr addrspace(1) %pointer) #0 {
entry:
  %a = load i32, ptr addrspace(1) %pointer
  %b = add i32 %a, 1
  %c = mul i32 %b, 3
  %d = xor i32 %c, 7
  store i32 %d, ptr addrspace(1) %pointer
  ret i32 %d
}

define amdgpu_kernel void @kernel(ptr addrspace(1) %pointer) #0 {
entry:
  %value = call i32 @work(ptr addrspace(1) %pointer)
  call void @llvm.amdgcn.s.barrier()
  store i32 %value, ptr addrspace(1) %pointer
  ret void
}

attributes #0 = { "target-cpu"="gfx1200" }

; AUTO: c"F:1:work\0AK:kernel\0AP:2:barrier_signal\0AP:3:barrier_wait\0AP:4:barrier\0AP:5:vmem_load\0AP:6:vmem_store\0A\00"
; AUTO: call void @llvm.amdgcn.s.ttracedata.imm(i16 6)
; AUTO: call void @llvm.amdgcn.s.ttracedata.imm(i16 20)
; AUTO: call void @llvm.amdgcn.s.ttracedata.imm(i16 24)

; FENCE: fence syncscope("workgroup") acq_rel
; FENCE: !"amdgpu-synchronize-as", !"local"
; FENCE-NOT: asm sideeffect "", "~{memory}"

; ASM: call void asm sideeffect "", "~{memory}"()
; ASM-NOT: fence syncscope("workgroup") acq_rel

; NONE: call void @llvm.amdgcn.s.ttracedata.imm
; NONE-NOT: fence syncscope("workgroup") acq_rel
; NONE-NOT: asm sideeffect "", "~{memory}"

; DISABLED-NOT: warning:
; DISABLED: c"K:kernel\0A\00"
; DISABLED-NOT: vmem_
; DISABLED-NOT: addr_trace_
; DISABLED-NOT: warning:
