# Loading project shifter
# reading /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project counter
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:01 on Dec 08,2020
# vcom -reportprogress 300 counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# ** Error: counter_nbit.vhd(47): near "counter": (vcom-1576) expecting BEGIN.
# End time: 23:09:01 on Dec 08,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:25 on Dec 08,2020
# vcom -reportprogress 300 counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# ** Error: counter_nbit.vhd(52): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Note: counter_nbit.vhd(58): VHDL Compiler exiting
# End time: 23:09:25 on Dec 08,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:09:41 on Dec 08,2020
# vcom -reportprogress 300 counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# ** Error: counter_nbit.vhd(52): (vcom-1581) No feasible entries for infix operator '+'.
# ** Error: counter_nbit.vhd(52): Type error resolving infix expression "+" as type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: counter_nbit.vhd(58): VHDL Compiler exiting
# End time: 23:09:41 on Dec 08,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
# Compile of counter_nbit.vhd failed with 1 errors.
# Compile of counter_nbit.vhd failed with 1 errors.
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:53:28 on Dec 08,2020
# vcom -reportprogress 300 counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# ** Error: counter_nbit.vhd(52): near "=": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: counter_nbit.vhd(54): Labels do not match: 'counter_pro' and 'counter'.
# ** Error: counter_nbit.vhd(56): Signal "data" is type ieee.NUMERIC_STD.UNSIGNED; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: counter_nbit.vhd(58): VHDL Compiler exiting
# End time: 23:53:28 on Dec 08,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:17 on Dec 08,2020
# vcom -reportprogress 300 counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# ** Error: counter_nbit.vhd(54): Labels do not match: 'counter_pro' and 'counter'.
# ** Error: counter_nbit.vhd(56): Signal "data" is type ieee.NUMERIC_STD.UNSIGNED; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: counter_nbit.vhd(58): VHDL Compiler exiting
# End time: 23:55:17 on Dec 08,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:55:28 on Dec 08,2020
# vcom -reportprogress 300 counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# ** Error: counter_nbit.vhd(56): Signal "data" is type ieee.NUMERIC_STD.UNSIGNED; expecting type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Note: counter_nbit.vhd(58): VHDL Compiler exiting
# End time: 23:55:28 on Dec 08,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
# Compile of counter_nbit.vhd was successful.
project addfile tb_counter_nbit.vhd
vcom tb_counter_nbit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:10:56 on Dec 09,2020
# vcom -reportprogress 300 tb_counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_counter_nbit
# -- Compiling architecture arch of tb_counter_nbit
# ** Error: tb_counter_nbit.vhd(32): (vcom-1136) Unknown identifier "N".
# ** Error: tb_counter_nbit.vhd(32): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: tb_counter_nbit.vhd(32): Type error in range expression.
# ** Error: tb_counter_nbit.vhd(33): (vcom-1136) Unknown identifier "N".
# ** Error: tb_counter_nbit.vhd(33): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: tb_counter_nbit.vhd(33): Type error in range expression.
# ** Note: tb_counter_nbit.vhd(51): VHDL Compiler exiting
# End time: 00:10:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
# Compile of tb_counter_nbit.vhd failed with 6 errors.
vcom tb_counter_nbit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:11:54 on Dec 09,2020
# vcom -reportprogress 300 tb_counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_counter_nbit
# -- Compiling architecture arch of tb_counter_nbit
# ** Error: tb_counter_nbit.vhd(32): (vcom-1136) Unknown identifier "N".
# ** Error: tb_counter_nbit.vhd(32): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: tb_counter_nbit.vhd(32): Type error in range expression.
# ** Error: tb_counter_nbit.vhd(33): (vcom-1136) Unknown identifier "N".
# ** Error: tb_counter_nbit.vhd(33): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: tb_counter_nbit.vhd(33): Type error in range expression.
# ** Note: tb_counter_nbit.vhd(51): VHDL Compiler exiting
# End time: 00:11:54 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom tb_counter_nbit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:13:16 on Dec 09,2020
# vcom -reportprogress 300 tb_counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_counter_nbit
# ** Error: tb_counter_nbit.vhd(28): near "component": syntax error
# End time: 00:13:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom tb_counter_nbit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:14:14 on Dec 09,2020
# vcom -reportprogress 300 tb_counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_counter_nbit
# -- Compiling architecture arch of tb_counter_nbit
# ** Error: tb_counter_nbit.vhd(44): (vcom-1136) Unknown identifier "N".
# ** Error: tb_counter_nbit.vhd(44): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: tb_counter_nbit.vhd(44): Type error in range expression.
# ** Error: tb_counter_nbit.vhd(45): (vcom-1136) Unknown identifier "N".
# ** Error: tb_counter_nbit.vhd(45): (vcom-1591) Bad expression in left bound of range expression.
# ** Error: tb_counter_nbit.vhd(45): Type error in range expression.
# ** Note: tb_counter_nbit.vhd(52): VHDL Compiler exiting
# End time: 00:14:14 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom tb_counter_nbit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:14:59 on Dec 09,2020
# vcom -reportprogress 300 tb_counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_counter_nbit
# -- Compiling architecture arch of tb_counter_nbit
# End time: 00:14:59 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_counter_nbit -t 10ns
# vsim work.tb_counter_nbit -t 10ns 
# Start time: 00:15:16 on Dec 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_counter_nbit(arch)
# ** Warning: (vsim-3479) Time unit 'ns' is less than the simulator resolution (10ns).
#    Time: 0 ns  Iteration: 0  Root: /
# WARNING: No extended dataflow license exists
add wave *
run 100 ns
run 1000 ns
vcom tb_counter_nbit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:16:37 on Dec 09,2020
# vcom -reportprogress 300 tb_counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_counter_nbit
# -- Compiling architecture arch of tb_counter_nbit
# ** Error: tb_counter_nbit.vhd(43): Integer literal 0 is not of type ieee.std_logic_1164.STD_LOGIC.
# ** Note: tb_counter_nbit.vhd(54): VHDL Compiler exiting
# End time: 00:16:37 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom tb_counter_nbit.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:16:46 on Dec 09,2020
# vcom -reportprogress 300 tb_counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_counter_nbit
# -- Compiling architecture arch of tb_counter_nbit
# End time: 00:16:46 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb_counter_nbit(arch)
run 1000 ns
# Compile of counter_nbit_tb.vhd was successful.
vsim work.tb_counter_nbit -t 10ns
# End time: 00:22:50 on Dec 09,2020, Elapsed time: 0:07:34
# Errors: 0, Warnings: 4
# vsim work.tb_counter_nbit -t 10ns 
# Start time: 00:22:50 on Dec 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_counter_nbit(arch)
# ** Warning: (vsim-3479) Time unit 'ns' is less than the simulator resolution (10ns).
#    Time: 0 ns  Iteration: 0  Root: /
# WARNING: No extended dataflow license exists
run 1000 ns
add wave *
run 1000 ns
vsim work.counter_nbit_tb -t 10ns
# End time: 00:24:14 on Dec 09,2020, Elapsed time: 0:01:24
# Errors: 0, Warnings: 2
# vsim work.counter_nbit_tb -t 10ns 
# Start time: 00:24:14 on Dec 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.counter_nbit_tb(arch)
# ** Warning: (vsim-3479) Time unit 'ns' is less than the simulator resolution (10ns).
#    Time: 0 ns  Iteration: 0  Root: /
# Loading work.counter_nbit(arch)
# WARNING: No extended dataflow license exists
run 1000 ns
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
add wave *
run 1000 ns
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:26:27 on Dec 09,2020
# vcom -reportprogress 300 counter_nbit.vhd counter_nbit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# ** Error: counter_nbit.vhd(56): near "end": (vcom-1576) expecting ';'.
# ** Error: counter_nbit.vhd(61): near "architecture": (vcom-1576) expecting PROCESS.
# ** Error: counter_nbit_tb.vhd(27): near "is": (vcom-1576) expecting ';'.
# ** Error: counter_nbit_tb.vhd(62): Illegal target for signal assignment.
# ** Error: counter_nbit_tb.vhd(62): (vcom-1136) Unknown identifier "Clk".
# ** Error: counter_nbit_tb.vhd(62): (vcom-1136) Unknown identifier "Clk".
# ** Error: counter_nbit_tb.vhd(66): Illegal sequential statement.
# ** Error: counter_nbit_tb.vhd(67): Cannot drive signal 'en' of mode IN.
# ** Error: counter_nbit_tb.vhd(70): (vcom-1136) Unknown identifier "Clk".
# ** Error: counter_nbit_tb.vhd(70): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Warning: counter_nbit_tb.vhd(70): Wait statement has no sensitivity list or time out clause.
# ** Note: counter_nbit_tb.vhd(75): VHDL Compiler exiting
# End time: 00:26:27 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 10, Warnings: 1
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
quit -sim
# End time: 00:26:35 on Dec 09,2020, Elapsed time: 0:02:21
# Errors: 0, Warnings: 1
# Compile of counter_nbit.vhd failed with 2 errors.
# Compile of counter_nbit_tb.vhd was successful.
# 2 compiles, 1 failed with 2 errors.
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:27:28 on Dec 09,2020
# vcom -reportprogress 300 counter_nbit.vhd counter_nbit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# -- Compiling entity counter_nbit_tb
# -- Compiling architecture arch of counter_nbit_tb
# -- Loading entity counter_nbit
# -- Compiling configuration counter_nbit_tb_arch_cfg
# -- Loading entity counter_nbit_tb
# -- Loading architecture arch of counter_nbit_tb
# End time: 00:27:28 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Compile of counter_nbit.vhd was successful.
vcom *-vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:44 on Dec 09,2020
# vcom -reportprogress 300 *-vhd 
# ** Error: (vcom-7) Failed to open design unit file "*-vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 00:31:44 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:31:46 on Dec 09,2020
# vcom -reportprogress 300 counter_nbit.vhd counter_nbit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# -- Compiling entity counter_nbit_tb
# -- Compiling architecture arch of counter_nbit_tb
# -- Loading entity counter_nbit
# -- Compiling configuration counter_nbit_tb_arch_cfg
# -- Loading entity counter_nbit_tb
# -- Loading architecture arch of counter_nbit_tb
# End time: 00:31:46 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 10ns work.counter_nbit_tb
# vsim -t 10ns work.counter_nbit_tb 
# Start time: 00:32:06 on Dec 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.counter_nbit_tb(arch)
# ** Warning: (vsim-3479) Time unit 'ns' is less than the simulator resolution (10ns).
#    Time: 0 ns  Iteration: 0  Root: /
# Loading work.counter_nbit(arch)
# WARNING: No extended dataflow license exists
add wave *
run 1000 ns
add dataflow  \
sim:/counter_nbit_tb/DUT/data
add dataflow  \
sim:/counter_nbit_tb/DUT/data
add dataflow  \
sim:/counter_nbit_tb/DUT/q
add dataflow  \
sim:/counter_nbit_tb/DUT/data
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:34:34 on Dec 09,2020
# vcom -reportprogress 300 counter_nbit.vhd counter_nbit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# -- Compiling entity counter_nbit_tb
# -- Compiling architecture arch of counter_nbit_tb
# -- Loading entity counter_nbit
# -- Compiling configuration counter_nbit_tb_arch_cfg
# -- Loading entity counter_nbit_tb
# -- Loading architecture arch of counter_nbit_tb
# End time: 00:34:34 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.counter_nbit_tb(arch)
# Loading work.counter_nbit(arch)
# Warning in wave window restart: (vish-4014) No objects found matching '/counter_nbit_tb/Clk'. 
run 1000 ns
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:36:12 on Dec 09,2020
# vcom -reportprogress 300 counter_nbit.vhd counter_nbit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# -- Compiling entity counter_nbit_tb
# -- Compiling architecture arch of counter_nbit_tb
# -- Loading entity counter_nbit
# -- Compiling configuration counter_nbit_tb_arch_cfg
# -- Loading entity counter_nbit_tb
# -- Loading architecture arch of counter_nbit_tb
# End time: 00:36:13 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.counter_nbit_tb(arch)
# Loading work.counter_nbit(arch)
run 1000 ns
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:02 on Dec 09,2020
# vcom -reportprogress 300 counter_nbit.vhd counter_nbit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# -- Compiling entity counter_nbit_tb
# -- Compiling architecture arch of counter_nbit_tb
# -- Loading entity counter_nbit
# -- Compiling configuration counter_nbit_tb_arch_cfg
# -- Loading entity counter_nbit_tb
# -- Loading architecture arch of counter_nbit_tb
# End time: 00:39:02 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
run 1000 ns
restart
# Loading work.counter_nbit_tb(arch)
# Loading work.counter_nbit(arch)
run 1000 ns
vcom .vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:39:50 on Dec 09,2020
# vcom -reportprogress 300 .vhd 
# ** Error: (vcom-7) Failed to open design unit file ".vhd" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 00:39:50 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:40:06 on Dec 09,2020
# vcom -reportprogress 300 counter_nbit.vhd counter_nbit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# -- Compiling entity counter_nbit_tb
# -- Compiling architecture arch of counter_nbit_tb
# -- Loading entity counter_nbit
# -- Compiling configuration counter_nbit_tb_arch_cfg
# -- Loading entity counter_nbit_tb
# -- Loading architecture arch of counter_nbit_tb
# End time: 00:40:06 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.counter_nbit_tb(arch)
# Loading work.counter_nbit(arch)
run 1000 ns
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:40:43 on Dec 09,2020
# vcom -reportprogress 300 counter_nbit.vhd counter_nbit_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# -- Compiling entity counter_nbit_tb
# -- Compiling architecture arch of counter_nbit_tb
# -- Loading entity counter_nbit
# -- Compiling configuration counter_nbit_tb_arch_cfg
# -- Loading entity counter_nbit_tb
# -- Loading architecture arch of counter_nbit_tb
# End time: 00:40:43 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.counter_nbit_tb(arch)
# Loading work.counter_nbit(arch)
run 1000 ns
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:45:45 on Dec 09,2020
# vcom -reportprogress 300 counter_nbit.vhd counter_nbit_tb.vhd tb_counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# ** Error: counter_nbit.vhd(55): (vcom-1136) Unknown identifier "ld".
# ** Error: counter_nbit.vhd(55): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Note: counter_nbit.vhd(63): VHDL Compiler exiting
# End time: 00:45:45 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:05 on Dec 09,2020
# vcom -reportprogress 300 counter_nbit.vhd counter_nbit_tb.vhd tb_counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# ** Error: counter_nbit.vhd(55): (vcom-1136) Unknown identifier "ld".
# ** Error: counter_nbit.vhd(55): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Note: counter_nbit.vhd(63): VHDL Compiler exiting
# End time: 00:47:06 on Dec 09,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:47:41 on Dec 09,2020
# vcom -reportprogress 300 counter_nbit.vhd counter_nbit_tb.vhd tb_counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# -- Compiling entity counter_nbit_tb
# -- Compiling architecture arch of counter_nbit_tb
# -- Loading entity counter_nbit
# ** Error: counter_nbit_tb.vhd(68): near "50": (vcom-1576) expecting ';'.
# ** Error: counter_nbit_tb.vhd(71): near "50": (vcom-1576) expecting ';'.
# ** Error: counter_nbit_tb.vhd(73): near "10": (vcom-1576) expecting ';'.
# ** Note: counter_nbit_tb.vhd(81): VHDL Compiler exiting
# End time: 00:47:41 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:48:16 on Dec 09,2020
# vcom -reportprogress 300 counter_nbit.vhd counter_nbit_tb.vhd tb_counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# -- Compiling entity counter_nbit_tb
# -- Compiling architecture arch of counter_nbit_tb
# -- Loading entity counter_nbit
# -- Compiling configuration counter_nbit_tb_arch_cfg
# -- Loading entity counter_nbit_tb
# -- Loading architecture arch of counter_nbit_tb
# End time: 00:48:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 10ns work.counter_nbit_tb
# End time: 00:48:36 on Dec 09,2020, Elapsed time: 0:16:30
# Errors: 0, Warnings: 1
# vsim -t 10ns work.counter_nbit_tb 
# Start time: 00:48:36 on Dec 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.counter_nbit_tb(arch)
# ** Warning: (vsim-3479) Time unit 'ns' is less than the simulator resolution (10ns).
#    Time: 0 ns  Iteration: 0  Root: /
# Loading work.counter_nbit(arch)
# WARNING: No extended dataflow license exists
add wave *
run 1000 ns
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:50:03 on Dec 09,2020
# vcom -reportprogress 300 counter_nbit.vhd counter_nbit_tb.vhd tb_counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# -- Compiling entity counter_nbit_tb
# -- Compiling architecture arch of counter_nbit_tb
# -- Loading entity counter_nbit
# -- Compiling configuration counter_nbit_tb_arch_cfg
# -- Loading entity counter_nbit_tb
# -- Loading architecture arch of counter_nbit_tb
# End time: 00:50:03 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.counter_nbit_tb(arch)
# Loading work.counter_nbit(arch)
run 1000 ns
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:51:48 on Dec 09,2020
# vcom -reportprogress 300 counter_nbit.vhd counter_nbit_tb.vhd tb_counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# ** Error: counter_nbit.vhd(61): near "process": (vcom-1576) expecting IF.
# ** Error: counter_nbit.vhd(65): near "architecture": (vcom-1576) expecting PROCESS.
# ** Error: counter_nbit_tb.vhd(27): near "is": (vcom-1576) expecting ';'.
# ** Error: counter_nbit_tb.vhd(61): Cannot drive signal 'clock' of mode IN.
# ** Error: counter_nbit_tb.vhd(63): Cannot drive signal 'd' of mode IN.
# ** Error: counter_nbit_tb.vhd(66): Illegal sequential statement.
# ** Error: counter_nbit_tb.vhd(67): Cannot drive signal 'en' of mode IN.
# ** Error: counter_nbit_tb.vhd(68): Cannot drive signal 'clear' of mode IN.
# ** Error: counter_nbit_tb.vhd(71): Cannot drive signal 'clear' of mode IN.
# ** Error: counter_nbit_tb.vhd(73): Cannot drive signal 'clear' of mode IN.
# ** Error: counter_nbit_tb.vhd(75): Cannot drive signal 'clear' of mode IN.
# ** Error: counter_nbit_tb.vhd(76): Cannot drive signal 'ld' of mode IN.
# ** Note: counter_nbit_tb.vhd(82): VHDL Compiler exiting
# End time: 00:51:48 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 12, Warnings: 0
# /home/wackoz/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/vcom failed.
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:52:16 on Dec 09,2020
# vcom -reportprogress 300 counter_nbit.vhd counter_nbit_tb.vhd tb_counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# -- Compiling entity counter_nbit_tb
# -- Compiling architecture arch of counter_nbit_tb
# -- Loading entity counter_nbit
# -- Compiling configuration counter_nbit_tb_arch_cfg
# -- Loading entity counter_nbit_tb
# -- Loading architecture arch of counter_nbit_tb
# End time: 00:52:16 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.counter_nbit_tb(arch)
# Loading work.counter_nbit(arch)
run 1000 ns
vcom *.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:53:38 on Dec 09,2020
# vcom -reportprogress 300 counter_nbit.vhd counter_nbit_tb.vhd tb_counter_nbit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter_nbit
# -- Compiling architecture arch of counter_nbit
# -- Compiling entity counter_nbit_tb
# -- Compiling architecture arch of counter_nbit_tb
# -- Loading entity counter_nbit
# -- Compiling configuration counter_nbit_tb_arch_cfg
# -- Loading entity counter_nbit_tb
# -- Loading architecture arch of counter_nbit_tb
# End time: 00:53:38 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.counter_nbit_tb(arch)
# Loading work.counter_nbit(arch)
run 1000 ns
