vendor_name = ModelSim
source_file = 1, D:/Quartus/work/tutorials/tutorial8/Full_Adder.vhd
source_file = 1, D:/Quartus/work/tutorials/tutorial8/HA.vhd
source_file = 1, D:/Quartus/work/tutorials/tutorial8/OR_Gate.vhd
source_file = 1, D:/Quartus/work/tutorials/tutorial8/Waveform.vwf
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/quartus/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, D:/Quartus/work/tutorials/tutorial8/db/Full_Adder.cbx.xml
design_name = Full_Adder
instance = comp, \S~output , S~output, Full_Adder, 1
instance = comp, \Cout~output , Cout~output, Full_Adder, 1
instance = comp, \A~input , A~input, Full_Adder, 1
instance = comp, \B~input , B~input, Full_Adder, 1
instance = comp, \Cin~input , Cin~input, Full_Adder, 1
instance = comp, \HA2|S_ha , HA2|S_ha, Full_Adder, 1
instance = comp, \OR1|C_or~0 , OR1|C_or~0, Full_Adder, 1
