
*** Running vivado
    with args -log vga_camera_capture_1_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_camera_capture_1_3.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source vga_camera_capture_1_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/rgb2vga_v1_0'. The path is contained within another repository.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/lin10/OneDrive/Desktop/ece532/Keyboard_gpio'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/axi_dynclk'. The path is contained within another repository.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/lin10/OneDrive/Desktop/ece532/Pengj/Downloads/Pmods/PmodAD1_v1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/lin10/OneDrive/Desktop/ece532/vga_button/button_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/lin10/OneDrive/Desktop/ece532/0307'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0301'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.runs/vga_camera_capture_1_3_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'digilentinc.com:ip:rgb2vga:1.0'. The one found in IP location 'c:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.ip_user_files/rgb2vga_v1_0' will take precedence over the same IP in location c:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/rgb2vga_v1_0
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.cache/ip 
Command: synth_design -top vga_camera_capture_1_3 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28720 
WARNING: [Synth 8-2611] redeclaration of ansi port latced_data is not allowed [C:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.srcs/sources_1/new/camera_capture.v:59]
WARNING: [Synth 8-976] latced_data has already been declared [C:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.srcs/sources_1/new/camera_capture.v:59]
WARNING: [Synth 8-2654] second declaration of latced_data ignored [C:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.srcs/sources_1/new/camera_capture.v:59]
INFO: [Synth 8-994] latced_data is declared here [C:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.srcs/sources_1/new/camera_capture.v:40]
WARNING: [Synth 8-2611] redeclaration of ansi port mb_addr is not allowed [C:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.srcs/sources_1/new/camera_capture.v:60]
WARNING: [Synth 8-976] mb_addr has already been declared [C:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.srcs/sources_1/new/camera_capture.v:60]
WARNING: [Synth 8-2654] second declaration of mb_addr ignored [C:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.srcs/sources_1/new/camera_capture.v:60]
INFO: [Synth 8-994] mb_addr is declared here [C:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.srcs/sources_1/new/camera_capture.v:41]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 507.324 ; gain = 114.539
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'vga_camera_capture_1_3' [c:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_camera_capture_1_3/synth/vga_camera_capture_1_3.v:58]
INFO: [Synth 8-6157] synthesizing module 'camera_capture' [C:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.srcs/sources_1/new/camera_capture.v:23]
	Parameter ADDR_WIDTH bound to: 19 - type: integer 
	Parameter PIX_WIDTH bound to: 12 - type: integer 
	Parameter DATA_IN_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element mb_in_reg was removed.  [C:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.srcs/sources_1/new/camera_capture.v:118]
INFO: [Synth 8-6155] done synthesizing module 'camera_capture' (1#1) [C:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.srcs/sources_1/new/camera_capture.v:23]
INFO: [Synth 8-6155] done synthesizing module 'vga_camera_capture_1_3' (2#1) [c:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ip/vga_camera_capture_1_3/synth/vga_camera_capture_1_3.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 542.406 ; gain = 149.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 542.406 ; gain = 149.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 542.406 ; gain = 149.621
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 881.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 881.219 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 884.434 ; gain = 3.215
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 884.434 ; gain = 491.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 884.434 ; gain = 491.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 884.434 ; gain = 491.648
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y_coor" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 884.434 ; gain = 491.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module camera_capture 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "inst/y_coor" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'inst/num_pixel_reg[20]' (FDRE) to 'inst/num_pixel_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/num_pixel_reg[21]' (FDRE) to 'inst/num_pixel_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/num_pixel_reg[22]' (FDRE) to 'inst/num_pixel_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/num_pixel_reg[23]' (FDRE) to 'inst/num_pixel_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/num_pixel_reg[24]' (FDRE) to 'inst/num_pixel_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/num_pixel_reg[25]' (FDRE) to 'inst/num_pixel_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/num_pixel_reg[26]' (FDRE) to 'inst/num_pixel_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/num_pixel_reg[27]' (FDRE) to 'inst/num_pixel_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/num_pixel_reg[28]' (FDRE) to 'inst/num_pixel_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/num_pixel_reg[29]' (FDRE) to 'inst/num_pixel_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/num_pixel_reg[30]' (FDRE) to 'inst/num_pixel_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/num_pixel_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[0]' (FDRE) to 'inst/mb_addr_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[1]' (FDRE) to 'inst/mb_addr_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[2]' (FDRE) to 'inst/mb_addr_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[3]' (FDRE) to 'inst/mb_addr_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[4]' (FDRE) to 'inst/mb_addr_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[5]' (FDRE) to 'inst/mb_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[6]' (FDRE) to 'inst/mb_addr_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[7]' (FDRE) to 'inst/mb_addr_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[8]' (FDRE) to 'inst/mb_addr_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[9]' (FDRE) to 'inst/mb_addr_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[10]' (FDRE) to 'inst/mb_addr_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[11]' (FDRE) to 'inst/mb_addr_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[12]' (FDRE) to 'inst/mb_addr_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[13]' (FDRE) to 'inst/mb_addr_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[14]' (FDRE) to 'inst/mb_addr_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[15]' (FDRE) to 'inst/mb_addr_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[16]' (FDRE) to 'inst/mb_addr_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[17]' (FDRE) to 'inst/mb_addr_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[18]' (FDRE) to 'inst/mb_addr_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[19]' (FDRE) to 'inst/mb_addr_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[20]' (FDRE) to 'inst/mb_addr_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[21]' (FDRE) to 'inst/mb_addr_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[22]' (FDRE) to 'inst/mb_addr_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[23]' (FDRE) to 'inst/mb_addr_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[24]' (FDRE) to 'inst/mb_addr_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[25]' (FDRE) to 'inst/mb_addr_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[26]' (FDRE) to 'inst/mb_addr_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[27]' (FDRE) to 'inst/mb_addr_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[28]' (FDRE) to 'inst/mb_addr_reg[29]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/mb_addr_reg[29] )
INFO: [Synth 8-3886] merging instance 'inst/mb_addr_reg[30]' (FDSE) to 'inst/mb_addr_reg[31]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 884.434 ; gain = 491.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 884.434 ; gain = 491.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 884.434 ; gain = 491.648
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 903.598 ; gain = 510.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 903.598 ; gain = 510.812
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 903.598 ; gain = 510.812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 903.598 ; gain = 510.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 903.598 ; gain = 510.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 903.598 ; gain = 510.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 903.598 ; gain = 510.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    55|
|2     |LUT1   |    10|
|3     |LUT2   |    32|
|4     |LUT3   |     8|
|5     |LUT4   |     5|
|6     |LUT5   |    17|
|7     |LUT6   |    24|
|8     |FDRE   |   280|
|9     |FDSE   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |   443|
|2     |  inst   |camera_capture |   442|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 903.598 ; gain = 510.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 903.598 ; gain = 168.785
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 903.598 ; gain = 510.812
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 55 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 908.512 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 17 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 908.512 ; gain = 527.215
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 908.512 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.runs/vga_camera_capture_1_3_synth_1/vga_camera_capture_1_3.dcp' has been generated.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 908.512 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/lin10/OneDrive/Desktop/ece532/vga_microblaze_0313/vga_microblaze_0313/vga_microblaze/vga_microblaze.runs/vga_camera_capture_1_3_synth_1/vga_camera_capture_1_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file vga_camera_capture_1_3_utilization_synth.rpt -pb vga_camera_capture_1_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 16 12:25:56 2023...
