{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1474459070787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1474459070797 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 19:57:50 2016 " "Processing started: Wed Sep 21 19:57:50 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1474459070797 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1474459070797 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Digital_Tube -c Digital_Tube " "Command: quartus_map --read_settings_files=on --write_settings_files=off Digital_Tube -c Digital_Tube" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1474459070797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1474459071267 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Digital_Tube.v(47) " "Verilog HDL Expression warning at Digital_Tube.v(47): truncated literal to match 7 bits" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 47 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1474459083955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Digital_Tube.v(48) " "Verilog HDL Expression warning at Digital_Tube.v(48): truncated literal to match 7 bits" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 48 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1474459083955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Digital_Tube.v(49) " "Verilog HDL Expression warning at Digital_Tube.v(49): truncated literal to match 7 bits" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 49 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1474459083955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Digital_Tube.v(50) " "Verilog HDL Expression warning at Digital_Tube.v(50): truncated literal to match 7 bits" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 50 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1474459083955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Digital_Tube.v(51) " "Verilog HDL Expression warning at Digital_Tube.v(51): truncated literal to match 7 bits" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 51 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1474459083955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Digital_Tube.v(52) " "Verilog HDL Expression warning at Digital_Tube.v(52): truncated literal to match 7 bits" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 52 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1474459083955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Digital_Tube.v(53) " "Verilog HDL Expression warning at Digital_Tube.v(53): truncated literal to match 7 bits" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 53 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1474459083955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Digital_Tube.v(54) " "Verilog HDL Expression warning at Digital_Tube.v(54): truncated literal to match 7 bits" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 54 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1474459083955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Digital_Tube.v(55) " "Verilog HDL Expression warning at Digital_Tube.v(55): truncated literal to match 7 bits" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 55 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1474459083955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Digital_Tube.v(56) " "Verilog HDL Expression warning at Digital_Tube.v(56): truncated literal to match 7 bits" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 56 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1474459083955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Digital_Tube.v(57) " "Verilog HDL Expression warning at Digital_Tube.v(57): truncated literal to match 7 bits" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1474459083955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Digital_Tube.v(58) " "Verilog HDL Expression warning at Digital_Tube.v(58): truncated literal to match 7 bits" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 58 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1474459083955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Digital_Tube.v(59) " "Verilog HDL Expression warning at Digital_Tube.v(59): truncated literal to match 7 bits" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1474459083955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Digital_Tube.v(60) " "Verilog HDL Expression warning at Digital_Tube.v(60): truncated literal to match 7 bits" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 60 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1474459083955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Digital_Tube.v(61) " "Verilog HDL Expression warning at Digital_Tube.v(61): truncated literal to match 7 bits" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1474459083955 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 Digital_Tube.v(62) " "Verilog HDL Expression warning at Digital_Tube.v(62): truncated literal to match 7 bits" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1474459083955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_tube.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_tube.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digital_Tube " "Found entity 1: Digital_Tube" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1474459083955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1474459083955 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Digital_Tube " "Elaborating entity \"Digital_Tube\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1474459084005 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cs\[0\] GND " "Pin \"cs\[0\]\" is stuck at GND" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474459084607 "|Digital_Tube|cs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cs\[1\] GND " "Pin \"cs\[1\]\" is stuck at GND" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474459084607 "|Digital_Tube|cs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cs\[2\] GND " "Pin \"cs\[2\]\" is stuck at GND" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474459084607 "|Digital_Tube|cs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cs\[3\] GND " "Pin \"cs\[3\]\" is stuck at GND" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474459084607 "|Digital_Tube|cs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cs\[4\] GND " "Pin \"cs\[4\]\" is stuck at GND" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474459084607 "|Digital_Tube|cs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "cs\[5\] GND " "Pin \"cs\[5\]\" is stuck at GND" {  } { { "Digital_Tube.v" "" { Text "D:/workspace1/NewDocument/Quartus/Digital_Tube/Digital_Tube.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1474459084607 "|Digital_Tube|cs[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1474459084607 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1474459084717 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1474459085749 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1474459085749 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "60 " "Implemented 60 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1474459085792 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1474459085792 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1474459085792 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1474459085792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "646 " "Peak virtual memory: 646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1474459085807 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 21 19:58:05 2016 " "Processing ended: Wed Sep 21 19:58:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1474459085807 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1474459085807 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1474459085807 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1474459085807 ""}
