{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# `np_lib_trigonometric_hyperbolic_f4`"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[-2.3029910e+08  3.4197491e+08  7.5313958e+08  4.1467373e+08\n",
      "  5.0902250e+08 -8.9592832e+07  5.4024700e+07  6.6047942e+08]\n",
      "[ 5.823509    9.591997    0.60990673 -5.046825    5.777872    2.5098007\n",
      " -7.857389   -6.6397467 ]\n",
      "[-1.6047664  -1.6102387  -1.5077705   0.48281074  1.1548356  -1.1944294\n",
      " -1.8774095   0.2068526 ]\n",
      "[ 0.5185666  -0.5938102  -0.1052587   0.15320309 -0.31836876 -0.36976478\n",
      " -0.8466785  -0.49257326]\n",
      "[13.621407 94.9014   68.07463  24.711205 12.248087  7.931143 62.970245\n",
      " 19.010273]\n",
      "[0. 0. 0. 0. 0. 0. 0. 0.]\n"
     ]
    }
   ],
   "source": [
    "from pynq import Overlay, allocate\n",
    "import numpy as np\n",
    "\n",
    "overlay = Overlay(\"/home/xilinx/jupyter_notebooks/np/overlays/np_lib_trigonometric_hyperbolic_f4_ila.bit\")\n",
    "\n",
    "L = 2**3\n",
    "\n",
    "domain_R = allocate(shape=(L,), dtype=\"f4\")\n",
    "domain_R[:] = np.random.uniform(-999_999_999, 999_999_999, L)\n",
    "print(domain_R)\n",
    "\n",
    "domain_R_small = allocate(shape=(L,), dtype=\"f4\")\n",
    "domain_R_small[:] = np.random.uniform(-10, 10, L)\n",
    "print(domain_R_small)\n",
    "\n",
    "domain_R_no_pi_2 = allocate(shape=(L,), dtype=\"f4\")\n",
    "domain_R_no_pi_2[:] = np.random.uniform(-2, 2, L)\n",
    "domain_R_no_pi_2[domain_R_no_pi_2 % (np.pi / 2) == 0] = np.random.uniform(-1, 1)\n",
    "print(domain_R_no_pi_2)\n",
    "\n",
    "domain_min_1_1 = allocate(shape=(L,), dtype=\"f4\")\n",
    "domain_min_1_1[:] = np.random.uniform(-1, 1, L)\n",
    "print(domain_min_1_1)\n",
    "\n",
    "domain_1_inf_small = allocate(shape=(L,), dtype=\"f4\")\n",
    "domain_1_inf_small[:] = np.random.uniform(1, 100, L)\n",
    "print(domain_1_inf_small)\n",
    "\n",
    "C = allocate(shape=(L,), dtype=\"f4\")\n",
    "C[:] = 0\n",
    "print(C)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## NumPy"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[ 0.9666251  -0.8382685  -0.73655224 -0.4902326   0.6689383  -0.4729295\n",
      "  0.33315557  0.7708648 ]\n",
      "[ 0.25619516 -0.5452576  -0.67638063 -0.8715916  -0.74331796  0.88110024\n",
      "  0.94287187  0.6369988 ]\n",
      "[ 29.426378    25.340313   -15.845507     0.52418864   2.2637932\n",
      "  -2.530325     3.1585882    0.20985426]\n",
      "[ 0.5451737  -0.6357861  -0.10545404  0.15380882 -0.32400823 -0.37875584\n",
      " -1.0097117  -0.51504415]\n",
      "[1.0256226 2.2065825 1.6762503 1.4169875 1.8948045 1.9495522 2.580508\n",
      " 2.0858405]\n",
      "[ 1.4007372   1.466918    0.54767203 -1.3751856   1.3994199   1.1916373\n",
      " -1.4442081  -1.4213116 ]\n",
      "[ 1.6907684e+02  7.3235464e+03  6.4842916e-01 -7.7760719e+01\n",
      "  1.6153395e+02  6.1105967e+00 -1.2923811e+03 -3.8244995e+02]\n",
      "[1.6907980e+02 7.3235464e+03 1.1918306e+00 7.7767143e+01 1.6153703e+02\n",
      " 6.1918812e+00 1.2923816e+03 3.8245123e+02]\n",
      "[ 0.47659296 -0.5326304  -0.10487168  0.15201561 -0.3080312  -0.35378593\n",
      " -0.6893303  -0.45625642]\n",
      "[ 2.4623418   2.9567826   0.57730126 -2.3215804   2.4545887   1.650865\n",
      " -2.7586265  -2.591844  ]\n",
      "[3.3034396 5.245958  4.9136977 3.8999944 3.1968462 2.759946  4.8357463\n",
      " 3.6374342]\n",
      "[ 0.5743771  -0.68353117 -0.10565004  0.15441887 -0.32983083 -0.38815057\n",
      " -1.2443035  -0.5394523 ]\n",
      "[ 1.4819834  1.6326243  1.7416945 -1.5404493  1.625842   1.7170724\n",
      " -1.6781378 -1.6448462]\n",
      "[-1.3195166e+10  1.9593718e+10  4.3151716e+10  2.3759053e+10\n",
      "  2.9164839e+10 -5.1332910e+09  3.0953871e+09  3.7842682e+10]\n",
      "[-4019477.5  5968588.  13144765.   7237422.   8884118.  -1563689.9\n",
      "   942908.9 11527541. ]\n"
     ]
    }
   ],
   "source": [
    "def np_sin_f4_numpy(x1, out):\n",
    "    np.sin(x1, out)\n",
    "\n",
    "def np_cos_f4_numpy(x1, out):\n",
    "    np.cos(x1, out)\n",
    "\n",
    "def np_tan_f4_numpy(x1, out):\n",
    "    np.tan(x1, out)\n",
    "\n",
    "def np_arcsin_f4_numpy(x1, out):\n",
    "    np.arcsin(x1, out)\n",
    "\n",
    "def np_arccos_f4_numpy(x1, out):\n",
    "    np.arccos(x1, out)\n",
    "\n",
    "def np_arctan_f4_numpy(x1, out):\n",
    "    np.arctan(x1, out)\n",
    "\n",
    "def np_sinh_f4_numpy(x1, out):\n",
    "    np.sinh(x1, out)\n",
    "\n",
    "def np_cosh_f4_numpy(x1, out):\n",
    "    np.cosh(x1, out)\n",
    "\n",
    "def np_tanh_f4_numpy(x1, out):\n",
    "    np.tanh(x1, out)\n",
    "\n",
    "def np_arcsinh_f4_numpy(x1, out):\n",
    "    np.arcsinh(x1, out)\n",
    "\n",
    "def np_arccosh_f4_numpy(x1, out):\n",
    "    np.arccosh(x1, out)\n",
    "\n",
    "def np_arctanh_f4_numpy(x1, out):\n",
    "    np.arctanh(x1, out)\n",
    "\n",
    "def np_arctan2_f4_numpy(x1, x2, out):\n",
    "    np.arctan2(x1, x2, out)\n",
    "\n",
    "def np_degrees_f4_numpy(x1, out):\n",
    "    np.degrees(x1, out)\n",
    "\n",
    "def np_radians_f4_numpy(x1, out):\n",
    "    np.radians(x1, out)\n",
    "\n",
    "# Note that the domains do not always correspond to the actual domain of the functions, but\n",
    "# have been chosen to yield some variability in the output.\n",
    "\n",
    "C[:] = 0\n",
    "np_sin_f4_numpy(domain_R, C)\n",
    "print(C)\n",
    "np_cos_f4_numpy(domain_R, C)\n",
    "print(C)\n",
    "np_tan_f4_numpy(domain_R_no_pi_2, C)\n",
    "print(C)\n",
    "np_arcsin_f4_numpy(domain_min_1_1, C)\n",
    "print(C)\n",
    "np_arccos_f4_numpy(domain_min_1_1, C)\n",
    "print(C)\n",
    "np_arctan_f4_numpy(domain_R_small, C)\n",
    "print(C)\n",
    "np_sinh_f4_numpy(domain_R_small, C)\n",
    "print(C)\n",
    "np_cosh_f4_numpy(domain_R_small, C)\n",
    "print(C)\n",
    "np_tanh_f4_numpy(domain_min_1_1, C)\n",
    "print(C)\n",
    "np_arcsinh_f4_numpy(domain_R_small, C)\n",
    "print(C)\n",
    "np_arccosh_f4_numpy(domain_1_inf_small, C)\n",
    "print(C)\n",
    "np_arctanh_f4_numpy(domain_min_1_1, C)\n",
    "print(C)\n",
    "np_arctan2_f4_numpy(domain_R_small, domain_min_1_1, C)\n",
    "print(C)\n",
    "np_degrees_f4_numpy(domain_R, C)\n",
    "print(C)\n",
    "np_radians_f4_numpy(domain_R, C)\n",
    "print(C)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## PYNQ"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [],
   "source": [
    "def np_sin_f4_pynq(x1, out):\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x18, 0x00)\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x00, 0x00)\n",
    "    \n",
    "    overlay.axi_dma_0.sendchannel.transfer(x1)\n",
    "    overlay.axi_dma_2.recvchannel.transfer(out)\n",
    "    overlay.axi_dma_2.recvchannel.wait()\n",
    "\n",
    "def np_cos_f4_pynq(x1, out):\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x18, 0x01)\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x00, 0x00)\n",
    "    \n",
    "    overlay.axi_dma_0.sendchannel.transfer(x1)\n",
    "    overlay.axi_dma_2.recvchannel.transfer(out)\n",
    "    overlay.axi_dma_2.recvchannel.wait()\n",
    "\n",
    "def np_tan_f4_pynq(x1, out):\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x18, 0x02)\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x00, 0x00)\n",
    "    \n",
    "    overlay.axi_dma_0.sendchannel.transfer(x1)\n",
    "    overlay.axi_dma_2.recvchannel.transfer(out)\n",
    "    overlay.axi_dma_2.recvchannel.wait()\n",
    "\n",
    "def np_arcsin_f4_pynq(x1, out):\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x18, 0x03)\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x00, 0x00)\n",
    "    \n",
    "    overlay.axi_dma_0.sendchannel.transfer(x1)\n",
    "    overlay.axi_dma_2.recvchannel.transfer(out)\n",
    "    overlay.axi_dma_2.recvchannel.wait()\n",
    "\n",
    "def np_arccos_f4_pynq(x1, out):\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x18, 0x04)\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x00, 0x00)\n",
    "    \n",
    "    overlay.axi_dma_0.sendchannel.transfer(x1)\n",
    "    overlay.axi_dma_2.recvchannel.transfer(out)\n",
    "    overlay.axi_dma_2.recvchannel.wait()\n",
    "\n",
    "def np_arctan_f4_pynq(x1, out):\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x18, 0x05)\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x00, 0x00)\n",
    "    \n",
    "    overlay.axi_dma_0.sendchannel.transfer(x1)\n",
    "    overlay.axi_dma_2.recvchannel.transfer(out)\n",
    "    overlay.axi_dma_2.recvchannel.wait()\n",
    "\n",
    "def np_sinh_f4_pynq(x1, out):\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x18, 0x06)\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x00, 0x00)\n",
    "    \n",
    "    overlay.axi_dma_0.sendchannel.transfer(x1)\n",
    "    overlay.axi_dma_2.recvchannel.transfer(out)\n",
    "    overlay.axi_dma_2.recvchannel.wait()\n",
    "\n",
    "def np_cosh_f4_pynq(x1, out):\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x18, 0x07)\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x00, 0x00)\n",
    "    \n",
    "    overlay.axi_dma_0.sendchannel.transfer(x1)\n",
    "    overlay.axi_dma_2.recvchannel.transfer(out)\n",
    "    overlay.axi_dma_2.recvchannel.wait()\n",
    "\n",
    "def np_tanh_f4_pynq(x1, out):\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x18, 0x08)\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x00, 0x00)\n",
    "    \n",
    "    overlay.axi_dma_0.sendchannel.transfer(x1)\n",
    "    overlay.axi_dma_2.recvchannel.transfer(out)\n",
    "    overlay.axi_dma_2.recvchannel.wait()\n",
    "\n",
    "def np_arcsinh_f4_pynq(x1, out):\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x18, 0x09)\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x00, 0x00)\n",
    "    \n",
    "    overlay.axi_dma_0.sendchannel.transfer(x1)\n",
    "    overlay.axi_dma_2.recvchannel.transfer(out)\n",
    "    overlay.axi_dma_2.recvchannel.wait()\n",
    "\n",
    "def np_arccosh_f4_pynq(x1, out):\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x18, 0x0a)\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x00, 0x00)\n",
    "    \n",
    "    overlay.axi_dma_0.sendchannel.transfer(x1)\n",
    "    overlay.axi_dma_2.recvchannel.transfer(out)\n",
    "    overlay.axi_dma_2.recvchannel.wait()\n",
    "\n",
    "def np_arctanh_f4_pynq(x1, out):\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x18, 0x0b)\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x00, 0x00)\n",
    "    \n",
    "    overlay.axi_dma_0.sendchannel.transfer(x1)\n",
    "    overlay.axi_dma_2.recvchannel.transfer(out)\n",
    "    overlay.axi_dma_2.recvchannel.wait()\n",
    "\n",
    "def np_arctan2_f4_pynq(x1, x2, out):\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x18, 0x0c)\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x00, 0x00)\n",
    "    \n",
    "    overlay.axi_dma_0.sendchannel.transfer(x1)\n",
    "    overlay.axi_dma_1.sendchannel.transfer(x2)\n",
    "    overlay.axi_dma_2.recvchannel.transfer(out)\n",
    "    overlay.axi_dma_2.recvchannel.wait()\n",
    "\n",
    "def np_degrees_f4_pynq(x1, out):\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x18, 0x0d)\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x00, 0x00)\n",
    "    \n",
    "    overlay.axi_dma_0.sendchannel.transfer(x1)\n",
    "    overlay.axi_dma_2.recvchannel.transfer(out)\n",
    "    overlay.axi_dma_2.recvchannel.wait()\n",
    "\n",
    "def np_radians_f4_pynq(x1, out):\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x18, 0x0e)\n",
    "    overlay.np_lib_trigonometric_0.mmio.write(0x00, 0x00)\n",
    "    \n",
    "    overlay.axi_dma_0.sendchannel.transfer(x1)\n",
    "    overlay.axi_dma_2.recvchannel.transfer(out)\n",
    "    overlay.axi_dma_2.recvchannel.wait()\n",
    "\n",
    "# Note that the domains do not always correspond to the actual domain of the functions, but\n",
    "# have been chosen to yield some variability in the output.\n",
    "\n",
    "# C[:] = 0\n",
    "# np_sin_f4_pynq(domain_R, C)\n",
    "# print(C)\n",
    "# np_cos_f4_pynq(domain_R, C)\n",
    "# print(C)\n",
    "# np_tan_f4_pynq(domain_R_no_pi_2, C)\n",
    "# print(C)\n",
    "# np_arcsin_f4_pynq(domain_min_1_1, C)\n",
    "# print(C)\n",
    "# np_arccos_f4_pynq(domain_min_1_1, C)\n",
    "# print(C)\n",
    "# np_arctan_f4_pynq(domain_R_small, C)\n",
    "# print(C)\n",
    "# np_sinh_f4_pynq(domain_R_small, C)\n",
    "# print(C)\n",
    "# np_cosh_f4_pynq(domain_R_small, C)\n",
    "# print(C)\n",
    "# np_tanh_f4_pynq(domain_min_1_1, C)\n",
    "# print(C)\n",
    "# np_arcsinh_f4_pynq(domain_R_small, C)\n",
    "# print(C)\n",
    "# np_arccosh_f4_pynq(domain_1_inf_small, C)\n",
    "# print(C)\n",
    "# np_arctanh_f4_pynq(domain_min_1_1, C)\n",
    "# print(C)\n",
    "# np_arctan2_f4_pynq(domain_R_small, domain_min_1_1, C)  # arctan2 is defined over R\n",
    "# print(C)\n",
    "# np_degrees_f4_pynq(domain_R, C)\n",
    "# print(C)\n",
    "# np_radians_f4_pynq(domain_R, C)\n",
    "# print(C)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'fullpath': 'axi_dma_2',\n",
       " 'type': 'xilinx.com:ip:axi_dma:7.1',\n",
       " 'state': None,\n",
       " 'addr_range': 65536,\n",
       " 'phys_addr': 1078067200,\n",
       " 'mem_id': 'S_AXI_LITE',\n",
       " 'gpio': {},\n",
       " 'interrupts': {},\n",
       " 'parameters': {'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
       "  'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "  'C_DLYTMR_RESOLUTION': '125',\n",
       "  'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "  'C_ENABLE_MULTI_CHANNEL': '0',\n",
       "  'C_NUM_MM2S_CHANNELS': '1',\n",
       "  'C_NUM_S2MM_CHANNELS': '1',\n",
       "  'C_INCLUDE_SG': '0',\n",
       "  'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
       "  'C_SG_USE_STSAPP_LENGTH': '0',\n",
       "  'C_SG_LENGTH_WIDTH': '26',\n",
       "  'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "  'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "  'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
       "  'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
       "  'C_MICRO_DMA': '0',\n",
       "  'C_INCLUDE_MM2S': '0',\n",
       "  'C_INCLUDE_MM2S_SF': '1',\n",
       "  'C_MM2S_BURST_SIZE': '8',\n",
       "  'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
       "  'C_M_AXI_MM2S_DATA_WIDTH': '64',\n",
       "  'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
       "  'C_INCLUDE_MM2S_DRE': '0',\n",
       "  'C_INCLUDE_S2MM': '1',\n",
       "  'C_INCLUDE_S2MM_SF': '1',\n",
       "  'C_S2MM_BURST_SIZE': '256',\n",
       "  'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
       "  'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
       "  'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
       "  'C_INCLUDE_S2MM_DRE': '1',\n",
       "  'C_INCREASE_THROUGHPUT': '0',\n",
       "  'C_FAMILY': 'zynq',\n",
       "  'Component_Name': 'f4_axi_dma_0_2',\n",
       "  'c_include_sg': '0',\n",
       "  'c_enable_multi_channel': '0',\n",
       "  'c_num_mm2s_channels': '1',\n",
       "  'c_num_s2mm_channels': '1',\n",
       "  'c_sg_length_width': '26',\n",
       "  'c_dlytmr_resolution': '125',\n",
       "  'c_prmry_is_aclk_async': '0',\n",
       "  'c_sg_include_stscntrl_strm': '0',\n",
       "  'c_micro_dma': '0',\n",
       "  'c_include_mm2s': '0',\n",
       "  'c_m_axi_mm2s_data_width': '64',\n",
       "  'c_m_axis_mm2s_tdata_width': '32',\n",
       "  'c_include_mm2s_dre': '0',\n",
       "  'c_include_mm2s_sf': '1',\n",
       "  'c_mm2s_burst_size': '8',\n",
       "  'c_include_s2mm': '1',\n",
       "  'c_sg_use_stsapp_length': '0',\n",
       "  'c_m_axi_s2mm_data_width': '32',\n",
       "  'c_s_axis_s2mm_tdata_width': '32',\n",
       "  'c_include_s2mm_dre': '1',\n",
       "  'c_include_s2mm_sf': '1',\n",
       "  'c_s2mm_burst_size': '256',\n",
       "  'c_addr_width': '32',\n",
       "  'c_single_interface': '0',\n",
       "  'c_increase_throughput': '0',\n",
       "  'EDK_IPTYPE': 'PERIPHERAL',\n",
       "  'C_BASEADDR': '0x40420000',\n",
       "  'C_HIGHADDR': '0x4042FFFF'},\n",
       " 'registers': {'MM2S_DMACR': {'address_offset': 0,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'MM2S DMA Control Register',\n",
       "   'fields': {'RS': {'bit_offset': 0,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'Reset': {'bit_offset': 2,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'Keyhole': {'bit_offset': 3,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'Cyclic_BD_Enable': {'bit_offset': 4,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'IOC_IrqEn': {'bit_offset': 12,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'Dly_IrqEn': {'bit_offset': 13,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'Err_IrqEn': {'bit_offset': 14,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'IRQThreshold': {'bit_offset': 16,\n",
       "     'bit_width': 8,\n",
       "     'description': 'MM2S DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'IRQDelay': {'bit_offset': 24,\n",
       "     'bit_width': 8,\n",
       "     'description': 'MM2S DMA Control Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'MM2S_DMASR': {'address_offset': 4,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'MM2S DMA Status Register',\n",
       "   'fields': {'Halted': {'bit_offset': 0,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'Idle': {'bit_offset': 1,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'SGIncld': {'bit_offset': 3,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'DMAIntErr': {'bit_offset': 4,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'DMASlvErr': {'bit_offset': 5,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'DMADecErr': {'bit_offset': 6,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'SGIntErr': {'bit_offset': 8,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'SGSlvErr': {'bit_offset': 9,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'SGDecErr': {'bit_offset': 10,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'IOC_Irq': {'bit_offset': 12,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-write'},\n",
       "    'Dly_Irq': {'bit_offset': 13,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-write'},\n",
       "    'Err_Irq': {'bit_offset': 14,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-write'},\n",
       "    'IRQThresholdSts': {'bit_offset': 16,\n",
       "     'bit_width': 8,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'IRQDelaySts': {'bit_offset': 24,\n",
       "     'bit_width': 8,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'}}},\n",
       "  'MM2S_CURDESC': {'address_offset': 8,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "   'fields': {'Current_Descriptor_Pointer': {'bit_offset': 6,\n",
       "     'bit_width': 26,\n",
       "     'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'MM2S_CURDESC_MSB': {'address_offset': 12,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "   'fields': {'Current_Descriptor_Pointer': {'bit_offset': 0,\n",
       "     'bit_width': 32,\n",
       "     'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'MM2S_TAILDESC': {'address_offset': 16,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "   'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 6,\n",
       "     'bit_width': 26,\n",
       "     'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'MM2S_TAILDESC_MSB': {'address_offset': 20,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "   'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 0,\n",
       "     'bit_width': 32,\n",
       "     'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'MM2S_SA': {'address_offset': 24,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'MM2S Source Address Register',\n",
       "   'fields': {'Source_Address': {'bit_offset': 0,\n",
       "     'bit_width': 32,\n",
       "     'description': 'MM2S Source Address Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'MM2S_SA_MSB': {'address_offset': 28,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'MM2S Source Address Register',\n",
       "   'fields': {'Source_Address': {'bit_offset': 0,\n",
       "     'bit_width': 32,\n",
       "     'description': 'MM2S Source Address Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'MM2S_LENGTH': {'address_offset': 40,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'MM2S DMA Transfer Length Register',\n",
       "   'fields': {'Length': {'bit_offset': 0,\n",
       "     'bit_width': 26,\n",
       "     'description': 'MM2S DMA Transfer Length Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'SG_CTL': {'address_offset': 44,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'Scatter/Gather User and Cache Control Register',\n",
       "   'fields': {'SG_CACHE': {'bit_offset': 0,\n",
       "     'bit_width': 4,\n",
       "     'description': 'Scatter/Gather User and Cache Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'SG_USER': {'bit_offset': 8,\n",
       "     'bit_width': 4,\n",
       "     'description': 'Scatter/Gather User and Cache Control Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'S2MM_DMACR': {'address_offset': 48,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'S2MM DMA Control Register',\n",
       "   'fields': {'RS': {'bit_offset': 0,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'Reset': {'bit_offset': 2,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'Keyhole': {'bit_offset': 3,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'Cyclic_BD_Enable': {'bit_offset': 4,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'IOC_IrqEn': {'bit_offset': 12,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'Dly_IrqEn': {'bit_offset': 13,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'Err_IrqEn': {'bit_offset': 14,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'IRQThreshold': {'bit_offset': 16,\n",
       "     'bit_width': 8,\n",
       "     'description': 'S2MM DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'IRQDelay': {'bit_offset': 24,\n",
       "     'bit_width': 8,\n",
       "     'description': 'S2MM DMA Control Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'S2MM_DMASR': {'address_offset': 52,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'S2MM DMA Status Register',\n",
       "   'fields': {'Halted': {'bit_offset': 0,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'Idle': {'bit_offset': 1,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'SGIncld': {'bit_offset': 3,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'DMAIntErr': {'bit_offset': 4,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'DMASlvErr': {'bit_offset': 5,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'DMADecErr': {'bit_offset': 6,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'SGIntErr': {'bit_offset': 8,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'SGSlvErr': {'bit_offset': 9,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'SGDecErr': {'bit_offset': 10,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'IOC_Irq': {'bit_offset': 12,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-write'},\n",
       "    'Dly_Irq': {'bit_offset': 13,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-write'},\n",
       "    'Err_Irq': {'bit_offset': 14,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-write'},\n",
       "    'IRQThresholdSts': {'bit_offset': 16,\n",
       "     'bit_width': 8,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'IRQDelaySts': {'bit_offset': 24,\n",
       "     'bit_width': 8,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'}}},\n",
       "  'S2MM_CURDESC': {'address_offset': 56,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "   'fields': {'Current_Descriptor_Pointer': {'bit_offset': 6,\n",
       "     'bit_width': 26,\n",
       "     'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'S2MM_CURDESC_MSB': {'address_offset': 60,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "   'fields': {'Current_Descriptor_Pointer': {'bit_offset': 0,\n",
       "     'bit_width': 32,\n",
       "     'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'S2MM_TAILDESC': {'address_offset': 64,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "   'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 6,\n",
       "     'bit_width': 26,\n",
       "     'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'S2MM_TAILDESC_MSB': {'address_offset': 68,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "   'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 0,\n",
       "     'bit_width': 32,\n",
       "     'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'S2MM_DA': {'address_offset': 72,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'S2MM DMA Destination Address Register',\n",
       "   'fields': {'Destination_Address': {'bit_offset': 0,\n",
       "     'bit_width': 32,\n",
       "     'description': 'S2MM DMA Destination Address Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'S2MM_DA_MSB': {'address_offset': 76,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'S2MM Destination Address Register',\n",
       "   'fields': {'Destination_Address': {'bit_offset': 0,\n",
       "     'bit_width': 32,\n",
       "     'description': 'S2MM Destination Address Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'S2MM_LENGTH': {'address_offset': 88,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'S2MM DMA Transfer Length Register',\n",
       "   'fields': {'Length': {'bit_offset': 0,\n",
       "     'bit_width': 26,\n",
       "     'description': 'S2MM DMA Transfer Length Register',\n",
       "     'access': 'read-write'}}}},\n",
       " 'device': <pynq.pl_server.device.XlnkDevice at 0xb37f9b10>,\n",
       " 'driver': pynq.lib.dma.DMA}"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "overlay.axi_dma_2.description"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [],
   "source": [
    "C[:] = 0\n",
    "overlay.np_lib_trigonometric_0.mmio.write(0x10, 0x00)\n",
    "overlay.np_lib_trigonometric_0.mmio.write(0x00, 0x01)\n",
    "overlay.axi_dma_0.sendchannel.transfer(domain_R)\n",
    "overlay.axi_dma_2.recvchannel.transfer(C)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'fullpath': 'axi_dma_2',\n",
       " 'type': 'xilinx.com:ip:axi_dma:7.1',\n",
       " 'state': None,\n",
       " 'addr_range': 65536,\n",
       " 'phys_addr': 1078067200,\n",
       " 'mem_id': 'S_AXI_LITE',\n",
       " 'gpio': {},\n",
       " 'interrupts': {},\n",
       " 'parameters': {'C_S_AXI_LITE_ADDR_WIDTH': '10',\n",
       "  'C_S_AXI_LITE_DATA_WIDTH': '32',\n",
       "  'C_DLYTMR_RESOLUTION': '125',\n",
       "  'C_PRMRY_IS_ACLK_ASYNC': '0',\n",
       "  'C_ENABLE_MULTI_CHANNEL': '0',\n",
       "  'C_NUM_MM2S_CHANNELS': '1',\n",
       "  'C_NUM_S2MM_CHANNELS': '1',\n",
       "  'C_INCLUDE_SG': '0',\n",
       "  'C_SG_INCLUDE_STSCNTRL_STRM': '0',\n",
       "  'C_SG_USE_STSAPP_LENGTH': '0',\n",
       "  'C_SG_LENGTH_WIDTH': '26',\n",
       "  'C_M_AXI_SG_ADDR_WIDTH': '32',\n",
       "  'C_M_AXI_SG_DATA_WIDTH': '32',\n",
       "  'C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH': '32',\n",
       "  'C_S_AXIS_S2MM_STS_TDATA_WIDTH': '32',\n",
       "  'C_MICRO_DMA': '0',\n",
       "  'C_INCLUDE_MM2S': '0',\n",
       "  'C_INCLUDE_MM2S_SF': '1',\n",
       "  'C_MM2S_BURST_SIZE': '8',\n",
       "  'C_M_AXI_MM2S_ADDR_WIDTH': '32',\n",
       "  'C_M_AXI_MM2S_DATA_WIDTH': '64',\n",
       "  'C_M_AXIS_MM2S_TDATA_WIDTH': '32',\n",
       "  'C_INCLUDE_MM2S_DRE': '0',\n",
       "  'C_INCLUDE_S2MM': '1',\n",
       "  'C_INCLUDE_S2MM_SF': '1',\n",
       "  'C_S2MM_BURST_SIZE': '256',\n",
       "  'C_M_AXI_S2MM_ADDR_WIDTH': '32',\n",
       "  'C_M_AXI_S2MM_DATA_WIDTH': '32',\n",
       "  'C_S_AXIS_S2MM_TDATA_WIDTH': '32',\n",
       "  'C_INCLUDE_S2MM_DRE': '1',\n",
       "  'C_INCREASE_THROUGHPUT': '0',\n",
       "  'C_FAMILY': 'zynq',\n",
       "  'Component_Name': 'f4_axi_dma_0_2',\n",
       "  'c_include_sg': '0',\n",
       "  'c_enable_multi_channel': '0',\n",
       "  'c_num_mm2s_channels': '1',\n",
       "  'c_num_s2mm_channels': '1',\n",
       "  'c_sg_length_width': '26',\n",
       "  'c_dlytmr_resolution': '125',\n",
       "  'c_prmry_is_aclk_async': '0',\n",
       "  'c_sg_include_stscntrl_strm': '0',\n",
       "  'c_micro_dma': '0',\n",
       "  'c_include_mm2s': '0',\n",
       "  'c_m_axi_mm2s_data_width': '64',\n",
       "  'c_m_axis_mm2s_tdata_width': '32',\n",
       "  'c_include_mm2s_dre': '0',\n",
       "  'c_include_mm2s_sf': '1',\n",
       "  'c_mm2s_burst_size': '8',\n",
       "  'c_include_s2mm': '1',\n",
       "  'c_sg_use_stsapp_length': '0',\n",
       "  'c_m_axi_s2mm_data_width': '32',\n",
       "  'c_s_axis_s2mm_tdata_width': '32',\n",
       "  'c_include_s2mm_dre': '1',\n",
       "  'c_include_s2mm_sf': '1',\n",
       "  'c_s2mm_burst_size': '256',\n",
       "  'c_addr_width': '32',\n",
       "  'c_single_interface': '0',\n",
       "  'c_increase_throughput': '0',\n",
       "  'EDK_IPTYPE': 'PERIPHERAL',\n",
       "  'C_BASEADDR': '0x40420000',\n",
       "  'C_HIGHADDR': '0x4042FFFF'},\n",
       " 'registers': {'MM2S_DMACR': {'address_offset': 0,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'MM2S DMA Control Register',\n",
       "   'fields': {'RS': {'bit_offset': 0,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'Reset': {'bit_offset': 2,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'Keyhole': {'bit_offset': 3,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'Cyclic_BD_Enable': {'bit_offset': 4,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'IOC_IrqEn': {'bit_offset': 12,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'Dly_IrqEn': {'bit_offset': 13,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'Err_IrqEn': {'bit_offset': 14,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'IRQThreshold': {'bit_offset': 16,\n",
       "     'bit_width': 8,\n",
       "     'description': 'MM2S DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'IRQDelay': {'bit_offset': 24,\n",
       "     'bit_width': 8,\n",
       "     'description': 'MM2S DMA Control Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'MM2S_DMASR': {'address_offset': 4,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'MM2S DMA Status Register',\n",
       "   'fields': {'Halted': {'bit_offset': 0,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'Idle': {'bit_offset': 1,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'SGIncld': {'bit_offset': 3,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'DMAIntErr': {'bit_offset': 4,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'DMASlvErr': {'bit_offset': 5,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'DMADecErr': {'bit_offset': 6,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'SGIntErr': {'bit_offset': 8,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'SGSlvErr': {'bit_offset': 9,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'SGDecErr': {'bit_offset': 10,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'IOC_Irq': {'bit_offset': 12,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-write'},\n",
       "    'Dly_Irq': {'bit_offset': 13,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-write'},\n",
       "    'Err_Irq': {'bit_offset': 14,\n",
       "     'bit_width': 1,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-write'},\n",
       "    'IRQThresholdSts': {'bit_offset': 16,\n",
       "     'bit_width': 8,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'IRQDelaySts': {'bit_offset': 24,\n",
       "     'bit_width': 8,\n",
       "     'description': 'MM2S DMA Status Register',\n",
       "     'access': 'read-only'}}},\n",
       "  'MM2S_CURDESC': {'address_offset': 8,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "   'fields': {'Current_Descriptor_Pointer': {'bit_offset': 6,\n",
       "     'bit_width': 26,\n",
       "     'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'MM2S_CURDESC_MSB': {'address_offset': 12,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "   'fields': {'Current_Descriptor_Pointer': {'bit_offset': 0,\n",
       "     'bit_width': 32,\n",
       "     'description': 'MM2S DMA Current Descriptor Pointer Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'MM2S_TAILDESC': {'address_offset': 16,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "   'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 6,\n",
       "     'bit_width': 26,\n",
       "     'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'MM2S_TAILDESC_MSB': {'address_offset': 20,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "   'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 0,\n",
       "     'bit_width': 32,\n",
       "     'description': 'MM2S DMA Tail Descriptor Pointer Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'MM2S_SA': {'address_offset': 24,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'MM2S Source Address Register',\n",
       "   'fields': {'Source_Address': {'bit_offset': 0,\n",
       "     'bit_width': 32,\n",
       "     'description': 'MM2S Source Address Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'MM2S_SA_MSB': {'address_offset': 28,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'MM2S Source Address Register',\n",
       "   'fields': {'Source_Address': {'bit_offset': 0,\n",
       "     'bit_width': 32,\n",
       "     'description': 'MM2S Source Address Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'MM2S_LENGTH': {'address_offset': 40,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'MM2S DMA Transfer Length Register',\n",
       "   'fields': {'Length': {'bit_offset': 0,\n",
       "     'bit_width': 26,\n",
       "     'description': 'MM2S DMA Transfer Length Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'SG_CTL': {'address_offset': 44,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'Scatter/Gather User and Cache Control Register',\n",
       "   'fields': {'SG_CACHE': {'bit_offset': 0,\n",
       "     'bit_width': 4,\n",
       "     'description': 'Scatter/Gather User and Cache Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'SG_USER': {'bit_offset': 8,\n",
       "     'bit_width': 4,\n",
       "     'description': 'Scatter/Gather User and Cache Control Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'S2MM_DMACR': {'address_offset': 48,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'S2MM DMA Control Register',\n",
       "   'fields': {'RS': {'bit_offset': 0,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'Reset': {'bit_offset': 2,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'Keyhole': {'bit_offset': 3,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'Cyclic_BD_Enable': {'bit_offset': 4,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'IOC_IrqEn': {'bit_offset': 12,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'Dly_IrqEn': {'bit_offset': 13,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'Err_IrqEn': {'bit_offset': 14,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'IRQThreshold': {'bit_offset': 16,\n",
       "     'bit_width': 8,\n",
       "     'description': 'S2MM DMA Control Register',\n",
       "     'access': 'read-write'},\n",
       "    'IRQDelay': {'bit_offset': 24,\n",
       "     'bit_width': 8,\n",
       "     'description': 'S2MM DMA Control Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'S2MM_DMASR': {'address_offset': 52,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'S2MM DMA Status Register',\n",
       "   'fields': {'Halted': {'bit_offset': 0,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'Idle': {'bit_offset': 1,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'SGIncld': {'bit_offset': 3,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'DMAIntErr': {'bit_offset': 4,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'DMASlvErr': {'bit_offset': 5,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'DMADecErr': {'bit_offset': 6,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'SGIntErr': {'bit_offset': 8,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'SGSlvErr': {'bit_offset': 9,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'SGDecErr': {'bit_offset': 10,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'IOC_Irq': {'bit_offset': 12,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-write'},\n",
       "    'Dly_Irq': {'bit_offset': 13,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-write'},\n",
       "    'Err_Irq': {'bit_offset': 14,\n",
       "     'bit_width': 1,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-write'},\n",
       "    'IRQThresholdSts': {'bit_offset': 16,\n",
       "     'bit_width': 8,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'},\n",
       "    'IRQDelaySts': {'bit_offset': 24,\n",
       "     'bit_width': 8,\n",
       "     'description': 'S2MM DMA Status Register',\n",
       "     'access': 'read-only'}}},\n",
       "  'S2MM_CURDESC': {'address_offset': 56,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "   'fields': {'Current_Descriptor_Pointer': {'bit_offset': 6,\n",
       "     'bit_width': 26,\n",
       "     'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'S2MM_CURDESC_MSB': {'address_offset': 60,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "   'fields': {'Current_Descriptor_Pointer': {'bit_offset': 0,\n",
       "     'bit_width': 32,\n",
       "     'description': 'S2MM DMA Current Descriptor Pointer Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'S2MM_TAILDESC': {'address_offset': 64,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "   'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 6,\n",
       "     'bit_width': 26,\n",
       "     'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'S2MM_TAILDESC_MSB': {'address_offset': 68,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "   'fields': {'Tail_Descriptor_Pointer': {'bit_offset': 0,\n",
       "     'bit_width': 32,\n",
       "     'description': 'S2MM DMA Tail Descriptor Pointer Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'S2MM_DA': {'address_offset': 72,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'S2MM DMA Destination Address Register',\n",
       "   'fields': {'Destination_Address': {'bit_offset': 0,\n",
       "     'bit_width': 32,\n",
       "     'description': 'S2MM DMA Destination Address Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'S2MM_DA_MSB': {'address_offset': 76,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'S2MM Destination Address Register',\n",
       "   'fields': {'Destination_Address': {'bit_offset': 0,\n",
       "     'bit_width': 32,\n",
       "     'description': 'S2MM Destination Address Register',\n",
       "     'access': 'read-write'}}},\n",
       "  'S2MM_LENGTH': {'address_offset': 88,\n",
       "   'size': 32,\n",
       "   'access': 'read-write',\n",
       "   'description': 'S2MM DMA Transfer Length Register',\n",
       "   'fields': {'Length': {'bit_offset': 0,\n",
       "     'bit_width': 26,\n",
       "     'description': 'S2MM DMA Transfer Length Register',\n",
       "     'access': 'read-write'}}}},\n",
       " 'device': <pynq.pl_server.device.XlnkDevice at 0xb37f9b10>,\n",
       " 'driver': pynq.lib.dma.DMA}"
      ]
     },
     "execution_count": 10,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "overlay.axi_dma_2.description"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "65539\n",
      "4098\n",
      "65539\n",
      "0\n"
     ]
    }
   ],
   "source": [
    "print(overlay.axi_dma_0.read(0x00))\n",
    "print(overlay.axi_dma_0.read(0x04))\n",
    "\n",
    "print(overlay.axi_dma_2.read(0x30))\n",
    "print(overlay.axi_dma_2.read(0x34))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "print(np.sin(domain_R))\n",
    "print(C)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "overlay.axi_dma_2.recvchannel.wait()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## pybind11"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%pybind11 np_add_subtract_multiply_divide_f4_pybind11\n",
    "\n",
    "#include <unistd.h>\n",
    "#include <fcntl.h>\n",
    "#include <termios.h>\n",
    "#include <sys/mman.h>\n",
    "\n",
    "#define MM2S_DMACR 0x00\n",
    "#define MM2S_DMACR_RS 0x00000001\n",
    "#define MM2S_DMACR_Reset 0x00000004\n",
    "#define MM2S_DMASR 0x04\n",
    "#define MM2S_DMASR_Halted 0x00000001\n",
    "#define MM2S_DMASR_Idle 0x00000002\n",
    "#define MM2S_SA 0x18\n",
    "#define MM2S_SA_MSB 0x1c\n",
    "#define MM2S_LENGTH 0x28\n",
    "\n",
    "#define S2MM_DMACR 0x30\n",
    "#define S2MM_DMACR_RS 0x00000001\n",
    "#define S2MM_DMACR_Reset 0x00000004\n",
    "#define S2MM_DMASR 0x34\n",
    "#define S2MM_DMASR_Halted 0x00000001\n",
    "#define S2MM_DMASR_Idle 0x00000002\n",
    "#define S2MM_DA 0x48\n",
    "#define S2MM_DA_MSB 0x4c\n",
    "#define S2MM_LENGTH 0x58\n",
    "\n",
    "#define printf py::print\n",
    "\n",
    "#define DMA_0_ADDR 0x40400000\n",
    "#define dma_0_get(x) DMA_0_VADDR[x >> 2]\n",
    "#define dma_0_set(x, y) DMA_0_VADDR[x >> 2] = y\n",
    "\n",
    "#define DMA_1_ADDR 0x40410000\n",
    "#define dma_1_get(x) DMA_1_VADDR[x >> 2]\n",
    "#define dma_1_set(x, y) DMA_1_VADDR[x >> 2] = y\n",
    "\n",
    "#define DMA_2_ADDR 0x40420000\n",
    "#define dma_2_get(x) DMA_2_VADDR[x >> 2]\n",
    "#define dma_2_set(x, y) DMA_2_VADDR[x >> 2] = y\n",
    "\n",
    "#define IP_ADDR 0x43C00000 \n",
    "#define ip_set_stream_len(x) IP_VADDR[0x10 >> 2] = x\n",
    "#define ip_set_sel(x) IP_VADDR[0x18 >> 2] = x\n",
    "#define ip_start() IP_VADDR[0x00 >> 2] = 0x00000001\n",
    "\n",
    "void np_add_f4(unsigned int x1_addr,\n",
    "               unsigned int x2_addr,\n",
    "               unsigned int out_addr,\n",
    "               unsigned int stream_len)\n",
    "{\n",
    "    int fd = open(\"/dev/mem\", O_RDWR | O_SYNC);\n",
    "    volatile unsigned int * DMA_0_VADDR = (volatile unsigned int *) mmap(\n",
    "            NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_0_ADDR\n",
    "    );\n",
    "    volatile unsigned int * DMA_1_VADDR = (volatile unsigned int *) mmap(\n",
    "            NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_1_ADDR\n",
    "    );\n",
    "    volatile unsigned int * DMA_2_VADDR = (volatile unsigned int *) mmap(\n",
    "            NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_2_ADDR\n",
    "    );\n",
    "    volatile unsigned int * IP_VADDR = (volatile unsigned int *) mmap(\n",
    "            NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, IP_ADDR\n",
    "    );\n",
    "    \n",
    "    ip_set_stream_len(stream_len);\n",
    "    ip_set_sel(0x00);\n",
    "    ip_start();\n",
    "    \n",
    "    dma_0_set(S2MM_DMACR, S2MM_DMACR_Reset);\n",
    "    dma_1_set(S2MM_DMACR, S2MM_DMACR_Reset);\n",
    "    dma_2_set(MM2S_DMACR, MM2S_DMACR_Reset);\n",
    "    \n",
    "    dma_0_set(S2MM_DMACR, S2MM_DMACR_RS);\n",
    "    dma_1_set(S2MM_DMACR, S2MM_DMACR_RS);\n",
    "    dma_2_set(MM2S_DMACR, MM2S_DMACR_RS);\n",
    "    \n",
    "    dma_0_set(MM2S_SA, x1_addr);\n",
    "    dma_0_set(MM2S_LENGTH, stream_len * sizeof(float));\n",
    "    \n",
    "    dma_1_set(MM2S_SA, x2_addr);\n",
    "    dma_1_set(MM2S_LENGTH, stream_len * sizeof(float));\n",
    "    \n",
    "    dma_2_set(S2MM_DA, out_addr);\n",
    "    dma_2_set(S2MM_LENGTH, stream_len * sizeof(float));\n",
    "    \n",
    "    while(!(dma_2_get(S2MM_DMASR) & S2MM_DMASR_Idle));\n",
    "    \n",
    "    close(fd);\n",
    "}\n",
    "\n",
    "void np_subtract_f4(unsigned int x1_addr,\n",
    "                    unsigned int x2_addr,\n",
    "                    unsigned int out_addr,\n",
    "                    unsigned int stream_len)\n",
    "{\n",
    "    int fd = open(\"/dev/mem\", O_RDWR | O_SYNC);\n",
    "    volatile unsigned int * DMA_0_VADDR = (volatile unsigned int *) mmap(\n",
    "            NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_0_ADDR\n",
    "    );\n",
    "    volatile unsigned int * DMA_1_VADDR = (volatile unsigned int *) mmap(\n",
    "            NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_1_ADDR\n",
    "    );\n",
    "    volatile unsigned int * DMA_2_VADDR = (volatile unsigned int *) mmap(\n",
    "            NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_2_ADDR\n",
    "    );\n",
    "    volatile unsigned int * IP_VADDR = (volatile unsigned int *) mmap(\n",
    "            NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, IP_ADDR\n",
    "    );\n",
    "    \n",
    "    ip_set_stream_len(stream_len);\n",
    "    ip_set_sel(0x01);\n",
    "    ip_start();\n",
    "    \n",
    "    dma_0_set(S2MM_DMACR, S2MM_DMACR_Reset);\n",
    "    dma_1_set(S2MM_DMACR, S2MM_DMACR_Reset);\n",
    "    dma_2_set(MM2S_DMACR, MM2S_DMACR_Reset);\n",
    "    \n",
    "    dma_0_set(S2MM_DMACR, S2MM_DMACR_RS);\n",
    "    dma_1_set(S2MM_DMACR, S2MM_DMACR_RS);\n",
    "    dma_2_set(MM2S_DMACR, MM2S_DMACR_RS);\n",
    "    \n",
    "    dma_0_set(MM2S_SA, x1_addr);\n",
    "    dma_0_set(MM2S_LENGTH, stream_len * sizeof(float));\n",
    "    \n",
    "    dma_1_set(MM2S_SA, x2_addr);\n",
    "    dma_1_set(MM2S_LENGTH, stream_len * sizeof(float));\n",
    "    \n",
    "    dma_2_set(S2MM_DA, out_addr);\n",
    "    dma_2_set(S2MM_LENGTH, stream_len * sizeof(float));\n",
    "    \n",
    "    while(!(dma_2_get(S2MM_DMASR) & S2MM_DMASR_Idle));\n",
    "    \n",
    "    close(fd);\n",
    "}\n",
    "\n",
    "void np_multiply_f4(unsigned int x1_addr,\n",
    "                    unsigned int x2_addr,\n",
    "                    unsigned int out_addr,\n",
    "                    unsigned int stream_len)\n",
    "{\n",
    "    int fd = open(\"/dev/mem\", O_RDWR | O_SYNC);\n",
    "    volatile unsigned int * DMA_0_VADDR = (volatile unsigned int *) mmap(\n",
    "            NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_0_ADDR\n",
    "    );\n",
    "    volatile unsigned int * DMA_1_VADDR = (volatile unsigned int *) mmap(\n",
    "            NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_1_ADDR\n",
    "    );\n",
    "    volatile unsigned int * DMA_2_VADDR = (volatile unsigned int *) mmap(\n",
    "            NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_2_ADDR\n",
    "    );\n",
    "    volatile unsigned int * IP_VADDR = (volatile unsigned int *) mmap(\n",
    "            NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, IP_ADDR\n",
    "    );\n",
    "    \n",
    "    ip_set_stream_len(stream_len);\n",
    "    ip_set_sel(0x02);\n",
    "    ip_start();\n",
    "    \n",
    "    dma_0_set(S2MM_DMACR, S2MM_DMACR_Reset);\n",
    "    dma_1_set(S2MM_DMACR, S2MM_DMACR_Reset);\n",
    "    dma_2_set(MM2S_DMACR, MM2S_DMACR_Reset);\n",
    "    \n",
    "    dma_0_set(S2MM_DMACR, S2MM_DMACR_RS);\n",
    "    dma_1_set(S2MM_DMACR, S2MM_DMACR_RS);\n",
    "    dma_2_set(MM2S_DMACR, MM2S_DMACR_RS);\n",
    "    \n",
    "    dma_0_set(MM2S_SA, x1_addr);\n",
    "    dma_0_set(MM2S_LENGTH, stream_len * sizeof(float));\n",
    "    \n",
    "    dma_1_set(MM2S_SA, x2_addr);\n",
    "    dma_1_set(MM2S_LENGTH, stream_len * sizeof(float));\n",
    "    \n",
    "    dma_2_set(S2MM_DA, out_addr);\n",
    "    dma_2_set(S2MM_LENGTH, stream_len * sizeof(float));\n",
    "    \n",
    "    while(!(dma_2_get(S2MM_DMASR) & S2MM_DMASR_Idle));\n",
    "    \n",
    "    close(fd);\n",
    "}\n",
    "\n",
    "void np_divide_f4(unsigned int x1_addr,\n",
    "                  unsigned int x2_addr,\n",
    "                  unsigned int out_addr,\n",
    "                  unsigned int stream_len)\n",
    "{\n",
    "    int fd = open(\"/dev/mem\", O_RDWR | O_SYNC);\n",
    "    volatile unsigned int * DMA_0_VADDR = (volatile unsigned int *) mmap(\n",
    "            NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_0_ADDR\n",
    "    );\n",
    "    volatile unsigned int * DMA_1_VADDR = (volatile unsigned int *) mmap(\n",
    "            NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_1_ADDR\n",
    "    );\n",
    "    volatile unsigned int * DMA_2_VADDR = (volatile unsigned int *) mmap(\n",
    "            NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_2_ADDR\n",
    "    );\n",
    "    volatile unsigned int * IP_VADDR = (volatile unsigned int *) mmap(\n",
    "            NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, IP_ADDR\n",
    "    );\n",
    "    \n",
    "    ip_set_stream_len(stream_len);\n",
    "    ip_set_sel(0x03);\n",
    "    ip_start();\n",
    "    \n",
    "    dma_0_set(S2MM_DMACR, S2MM_DMACR_Reset);\n",
    "    dma_1_set(S2MM_DMACR, S2MM_DMACR_Reset);\n",
    "    dma_2_set(MM2S_DMACR, MM2S_DMACR_Reset);\n",
    "    \n",
    "    dma_0_set(S2MM_DMACR, S2MM_DMACR_RS);\n",
    "    dma_1_set(S2MM_DMACR, S2MM_DMACR_RS);\n",
    "    dma_2_set(MM2S_DMACR, MM2S_DMACR_RS);\n",
    "    \n",
    "    dma_0_set(MM2S_SA, x1_addr);\n",
    "    dma_0_set(MM2S_LENGTH, stream_len * sizeof(float));\n",
    "    \n",
    "    dma_1_set(MM2S_SA, x2_addr);\n",
    "    dma_1_set(MM2S_LENGTH, stream_len * sizeof(float));\n",
    "    \n",
    "    dma_2_set(S2MM_DA, out_addr);\n",
    "    dma_2_set(S2MM_LENGTH, stream_len * sizeof(float));\n",
    "    \n",
    "    while(!(dma_2_get(S2MM_DMASR) & S2MM_DMASR_Idle));\n",
    "    \n",
    "    close(fd);\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import np_add_subtract_multiply_divide_f4_pybind11 as calc\n",
    "\n",
    "def np_add_f4_pybind11(x1, x2, out):\n",
    "    calc.np_add_f4(x1.physical_address, x2.physical_address, out.physical_address, x1.size)\n",
    "\n",
    "def np_subtract_f4_pybind11(x1, x2, out):\n",
    "    calc.np_subtract_f4(x1.physical_address, x2.physical_address, out.physical_address, x1.size)\n",
    "\n",
    "def np_multiply_f4_pybind11(x1, x2, out):\n",
    "    calc.np_multiply_f4(x1.physical_address, x2.physical_address, out.physical_address, x1.size)\n",
    "\n",
    "def np_divide_f4_pybind11(x1, x2, out):\n",
    "    calc.np_divide_f4(x1.physical_address, x2.physical_address, out.physical_address, x1.size)\n",
    "    \n",
    "C[:] = 0\n",
    "np_add_f4_pybind11(A, B, C)\n",
    "print(C)\n",
    "np_subtract_f4_pybind11(A, B, C)\n",
    "print(C)\n",
    "np_multiply_f4_pybind11(A, B, C)\n",
    "print(C)\n",
    "np_divide_f4_pybind11(A, B, C)\n",
    "print(C)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## CFFI"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%writefile build_np_add_subtract_multiply_divide_f4_cffi.py\n",
    "\n",
    "from cffi import FFI\n",
    "ffibuilder = FFI()\n",
    "\n",
    "ffibuilder.cdef(\n",
    "    r\"\"\"\n",
    "    void np_add_f4(unsigned int x1_addr,\n",
    "                   unsigned int x2_addr,\n",
    "                   unsigned int out_addr,\n",
    "                   unsigned int stream_len);\n",
    "    void np_subtract_f4(unsigned int x1_addr,\n",
    "                        unsigned int x2_addr,\n",
    "                        unsigned int out_addr,\n",
    "                        unsigned int stream_len);\n",
    "    void np_multiply_f4(unsigned int x1_addr,\n",
    "                        unsigned int x2_addr,\n",
    "                        unsigned int out_addr,\n",
    "                        unsigned int stream_len);\n",
    "    void np_divide_f4(unsigned int x1_addr,\n",
    "                      unsigned int x2_addr,\n",
    "                      unsigned int out_addr,\n",
    "                      unsigned int stream_len);\n",
    "    \"\"\"\n",
    ")\n",
    "\n",
    "ffibuilder.set_source(\"np_add_subtract_multiply_divide_f4_cffi\",\n",
    "    r\"\"\"\n",
    "    #include <unistd.h>\n",
    "    #include <fcntl.h>\n",
    "    #include <termios.h>\n",
    "    #include <sys/mman.h>\n",
    "\n",
    "    #define MM2S_DMACR 0x00\n",
    "    #define MM2S_DMACR_RS 0x00000001\n",
    "    #define MM2S_DMACR_Reset 0x00000004\n",
    "    #define MM2S_DMASR 0x04\n",
    "    #define MM2S_DMASR_Halted 0x00000001\n",
    "    #define MM2S_DMASR_Idle 0x00000002\n",
    "    #define MM2S_SA 0x18\n",
    "    #define MM2S_SA_MSB 0x1c\n",
    "    #define MM2S_LENGTH 0x28\n",
    "\n",
    "    #define S2MM_DMACR 0x30\n",
    "    #define S2MM_DMACR_RS 0x00000001\n",
    "    #define S2MM_DMACR_Reset 0x00000004\n",
    "    #define S2MM_DMASR 0x34\n",
    "    #define S2MM_DMASR_Halted 0x00000001\n",
    "    #define S2MM_DMASR_Idle 0x00000002\n",
    "    #define S2MM_DA 0x48\n",
    "    #define S2MM_DA_MSB 0x4c\n",
    "    #define S2MM_LENGTH 0x58\n",
    "\n",
    "    #define printf py::print\n",
    "\n",
    "    #define DMA_0_ADDR 0x40400000\n",
    "    #define dma_0_get(x) DMA_0_VADDR[x >> 2]\n",
    "    #define dma_0_set(x, y) DMA_0_VADDR[x >> 2] = y\n",
    "\n",
    "    #define DMA_1_ADDR 0x40410000\n",
    "    #define dma_1_get(x) DMA_1_VADDR[x >> 2]\n",
    "    #define dma_1_set(x, y) DMA_1_VADDR[x >> 2] = y\n",
    "\n",
    "    #define DMA_2_ADDR 0x40420000\n",
    "    #define dma_2_get(x) DMA_2_VADDR[x >> 2]\n",
    "    #define dma_2_set(x, y) DMA_2_VADDR[x >> 2] = y\n",
    "\n",
    "    #define IP_ADDR 0x43C00000 \n",
    "    #define ip_set_stream_len(x) IP_VADDR[0x10 >> 2] = x\n",
    "    #define ip_set_sel(x) IP_VADDR[0x18 >> 2] = x\n",
    "    #define ip_start() IP_VADDR[0x00 >> 2] = 0x00000001\n",
    "\n",
    "    void np_add_f4(unsigned int x1_addr,\n",
    "                   unsigned int x2_addr,\n",
    "                   unsigned int out_addr,\n",
    "                   unsigned int stream_len)\n",
    "    {\n",
    "        int fd = open(\"/dev/mem\", O_RDWR | O_SYNC);\n",
    "        volatile unsigned int * DMA_0_VADDR = (volatile unsigned int *) mmap(\n",
    "                NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_0_ADDR\n",
    "        );\n",
    "        volatile unsigned int * DMA_1_VADDR = (volatile unsigned int *) mmap(\n",
    "                NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_1_ADDR\n",
    "        );\n",
    "        volatile unsigned int * DMA_2_VADDR = (volatile unsigned int *) mmap(\n",
    "                NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_2_ADDR\n",
    "        );\n",
    "        volatile unsigned int * IP_VADDR = (volatile unsigned int *) mmap(\n",
    "                NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, IP_ADDR\n",
    "        );\n",
    "\n",
    "        ip_set_stream_len(stream_len);\n",
    "        ip_set_sel(0x00);\n",
    "        ip_start();\n",
    "\n",
    "        dma_0_set(S2MM_DMACR, S2MM_DMACR_Reset);\n",
    "        dma_1_set(S2MM_DMACR, S2MM_DMACR_Reset);\n",
    "        dma_2_set(MM2S_DMACR, MM2S_DMACR_Reset);\n",
    "\n",
    "        dma_0_set(S2MM_DMACR, S2MM_DMACR_RS);\n",
    "        dma_1_set(S2MM_DMACR, S2MM_DMACR_RS);\n",
    "        dma_2_set(MM2S_DMACR, MM2S_DMACR_RS);\n",
    "\n",
    "        dma_0_set(MM2S_SA, x1_addr);\n",
    "        dma_0_set(MM2S_LENGTH, stream_len * sizeof(float));\n",
    "\n",
    "        dma_1_set(MM2S_SA, x2_addr);\n",
    "        dma_1_set(MM2S_LENGTH, stream_len * sizeof(float));\n",
    "\n",
    "        dma_2_set(S2MM_DA, out_addr);\n",
    "        dma_2_set(S2MM_LENGTH, stream_len * sizeof(float));\n",
    "\n",
    "        while(!(dma_2_get(S2MM_DMASR) & S2MM_DMASR_Idle));\n",
    "\n",
    "        close(fd);\n",
    "    }\n",
    "\n",
    "    void np_subtract_f4(unsigned int x1_addr,\n",
    "                        unsigned int x2_addr,\n",
    "                        unsigned int out_addr,\n",
    "                        unsigned int stream_len)\n",
    "    {\n",
    "        int fd = open(\"/dev/mem\", O_RDWR | O_SYNC);\n",
    "        volatile unsigned int * DMA_0_VADDR = (volatile unsigned int *) mmap(\n",
    "                NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_0_ADDR\n",
    "        );\n",
    "        volatile unsigned int * DMA_1_VADDR = (volatile unsigned int *) mmap(\n",
    "                NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_1_ADDR\n",
    "        );\n",
    "        volatile unsigned int * DMA_2_VADDR = (volatile unsigned int *) mmap(\n",
    "                NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_2_ADDR\n",
    "        );\n",
    "        volatile unsigned int * IP_VADDR = (volatile unsigned int *) mmap(\n",
    "                NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, IP_ADDR\n",
    "        );\n",
    "\n",
    "        ip_set_stream_len(stream_len);\n",
    "        ip_set_sel(0x01);\n",
    "        ip_start();\n",
    "\n",
    "        dma_0_set(S2MM_DMACR, S2MM_DMACR_Reset);\n",
    "        dma_1_set(S2MM_DMACR, S2MM_DMACR_Reset);\n",
    "        dma_2_set(MM2S_DMACR, MM2S_DMACR_Reset);\n",
    "\n",
    "        dma_0_set(S2MM_DMACR, S2MM_DMACR_RS);\n",
    "        dma_1_set(S2MM_DMACR, S2MM_DMACR_RS);\n",
    "        dma_2_set(MM2S_DMACR, MM2S_DMACR_RS);\n",
    "\n",
    "        dma_0_set(MM2S_SA, x1_addr);\n",
    "        dma_0_set(MM2S_LENGTH, stream_len * sizeof(float));\n",
    "\n",
    "        dma_1_set(MM2S_SA, x2_addr);\n",
    "        dma_1_set(MM2S_LENGTH, stream_len * sizeof(float));\n",
    "\n",
    "        dma_2_set(S2MM_DA, out_addr);\n",
    "        dma_2_set(S2MM_LENGTH, stream_len * sizeof(float));\n",
    "\n",
    "        while(!(dma_2_get(S2MM_DMASR) & S2MM_DMASR_Idle));\n",
    "\n",
    "        close(fd);\n",
    "    }\n",
    "\n",
    "    void np_multiply_f4(unsigned int x1_addr,\n",
    "                        unsigned int x2_addr,\n",
    "                        unsigned int out_addr,\n",
    "                        unsigned int stream_len)\n",
    "    {\n",
    "        int fd = open(\"/dev/mem\", O_RDWR | O_SYNC);\n",
    "        volatile unsigned int * DMA_0_VADDR = (volatile unsigned int *) mmap(\n",
    "                NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_0_ADDR\n",
    "        );\n",
    "        volatile unsigned int * DMA_1_VADDR = (volatile unsigned int *) mmap(\n",
    "                NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_1_ADDR\n",
    "        );\n",
    "        volatile unsigned int * DMA_2_VADDR = (volatile unsigned int *) mmap(\n",
    "                NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_2_ADDR\n",
    "        );\n",
    "        volatile unsigned int * IP_VADDR = (volatile unsigned int *) mmap(\n",
    "                NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, IP_ADDR\n",
    "        );\n",
    "\n",
    "        ip_set_stream_len(stream_len);\n",
    "        ip_set_sel(0x02);\n",
    "        ip_start();\n",
    "\n",
    "        dma_0_set(S2MM_DMACR, S2MM_DMACR_Reset);\n",
    "        dma_1_set(S2MM_DMACR, S2MM_DMACR_Reset);\n",
    "        dma_2_set(MM2S_DMACR, MM2S_DMACR_Reset);\n",
    "\n",
    "        dma_0_set(S2MM_DMACR, S2MM_DMACR_RS);\n",
    "        dma_1_set(S2MM_DMACR, S2MM_DMACR_RS);\n",
    "        dma_2_set(MM2S_DMACR, MM2S_DMACR_RS);\n",
    "\n",
    "        dma_0_set(MM2S_SA, x1_addr);\n",
    "        dma_0_set(MM2S_LENGTH, stream_len * sizeof(float));\n",
    "\n",
    "        dma_1_set(MM2S_SA, x2_addr);\n",
    "        dma_1_set(MM2S_LENGTH, stream_len * sizeof(float));\n",
    "\n",
    "        dma_2_set(S2MM_DA, out_addr);\n",
    "        dma_2_set(S2MM_LENGTH, stream_len * sizeof(float));\n",
    "\n",
    "        while(!(dma_2_get(S2MM_DMASR) & S2MM_DMASR_Idle));\n",
    "\n",
    "        close(fd);\n",
    "    }\n",
    "\n",
    "    void np_divide_f4(unsigned int x1_addr,\n",
    "                      unsigned int x2_addr,\n",
    "                      unsigned int out_addr,\n",
    "                      unsigned int stream_len)\n",
    "    {\n",
    "        int fd = open(\"/dev/mem\", O_RDWR | O_SYNC);\n",
    "        volatile unsigned int * DMA_0_VADDR = (volatile unsigned int *) mmap(\n",
    "                NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_0_ADDR\n",
    "        );\n",
    "        volatile unsigned int * DMA_1_VADDR = (volatile unsigned int *) mmap(\n",
    "                NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_1_ADDR\n",
    "        );\n",
    "        volatile unsigned int * DMA_2_VADDR = (volatile unsigned int *) mmap(\n",
    "                NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, DMA_2_ADDR\n",
    "        );\n",
    "        volatile unsigned int * IP_VADDR = (volatile unsigned int *) mmap(\n",
    "                NULL, 65535, PROT_READ | PROT_WRITE, MAP_SHARED, fd, IP_ADDR\n",
    "        );\n",
    "\n",
    "        ip_set_stream_len(stream_len);\n",
    "        ip_set_sel(0x03);\n",
    "        ip_start();\n",
    "\n",
    "        dma_0_set(S2MM_DMACR, S2MM_DMACR_Reset);\n",
    "        dma_1_set(S2MM_DMACR, S2MM_DMACR_Reset);\n",
    "        dma_2_set(MM2S_DMACR, MM2S_DMACR_Reset);\n",
    "\n",
    "        dma_0_set(S2MM_DMACR, S2MM_DMACR_RS);\n",
    "        dma_1_set(S2MM_DMACR, S2MM_DMACR_RS);\n",
    "        dma_2_set(MM2S_DMACR, MM2S_DMACR_RS);\n",
    "\n",
    "        dma_0_set(MM2S_SA, x1_addr);\n",
    "        dma_0_set(MM2S_LENGTH, stream_len * sizeof(float));\n",
    "\n",
    "        dma_1_set(MM2S_SA, x2_addr);\n",
    "        dma_1_set(MM2S_LENGTH, stream_len * sizeof(float));\n",
    "\n",
    "        dma_2_set(S2MM_DA, out_addr);\n",
    "        dma_2_set(S2MM_LENGTH, stream_len * sizeof(float));\n",
    "\n",
    "        while(!(dma_2_get(S2MM_DMASR) & S2MM_DMASR_Idle));\n",
    "\n",
    "        close(fd);\n",
    "    }\n",
    "    \"\"\"\n",
    ")\n",
    "\n",
    "if __name__ == \"__main__\":\n",
    "    ffibuilder.compile(verbose=True)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%bash\n",
    "\n",
    "/home/xilinx/perf_env/bin/python build_np_add_subtract_multiply_divide_f4_cffi.py"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "from np_add_subtract_multiply_divide_f4_cffi import lib\n",
    "\n",
    "def np_add_f4_cffi(x1, x2, out):\n",
    "    lib.np_add_f4(x1.physical_address, x2.physical_address, out.physical_address, x1.size)\n",
    "\n",
    "def np_subtract_f4_cffi(x1, x2, out):\n",
    "    lib.np_subtract_f4(x1.physical_address, x2.physical_address, out.physical_address, x1.size)\n",
    "\n",
    "def np_multiply_f4_cffi(x1, x2, out):\n",
    "    lib.np_multiply_f4(x1.physical_address, x2.physical_address, out.physical_address, x1.size)\n",
    "\n",
    "def np_divide_f4_cffi(x1, x2, out):\n",
    "    lib.np_divide_f4(x1.physical_address, x2.physical_address, out.physical_address, x1.size)\n",
    "\n",
    "C[:] = 0\n",
    "np_add_f4_cffi(A, B, C)\n",
    "print(C)\n",
    "np_subtract_f4_cffi(A, B, C)\n",
    "print(C)\n",
    "np_multiply_f4_cffi(A, B, C)\n",
    "print(C)\n",
    "np_divide_f4_cffi(A, B, C)\n",
    "print(C)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Functional analysis"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def _setup(n):\n",
    "    A = allocate(shape=(n,), dtype=\"f4\")\n",
    "    B = allocate(shape=(n,), dtype=\"f4\")\n",
    "    C = allocate(shape=(n,), dtype=\"f4\")\n",
    "\n",
    "    A[:] = np.random.rand(n)\n",
    "    B[:] = np.random.rand(n)\n",
    "    C[:] = 0\n",
    "    \n",
    "    return A, B, C\n",
    "\n",
    "kernels = [\n",
    "    np_add_f4_pynq,\n",
    "    np_add_f4_pybind11,\n",
    "    np_add_f4_cffi,\n",
    "]\n",
    "\n",
    "n_range = [2 ** k for k in range(2, 22)]\n",
    "\n",
    "for i, n in enumerate(n_range):\n",
    "    data = _setup(n)\n",
    "    np_add_f4_numpy(*data)\n",
    "    ref = np.copy(C)\n",
    "    \n",
    "    for j, kernel in enumerate(kernels):        \n",
    "        C[:] = 0\n",
    "        kernel(*data)\n",
    "        max_delta = max(abs(ref - C))\n",
    "        \n",
    "        print(f\"kernel = {j}, n = {n}, max_delta = {max_delta}\")\n",
    "        \n",
    "    for x in data:\n",
    "        x.freebuffer()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def _setup(n):\n",
    "    A = allocate(shape=(n,), dtype=\"f4\")\n",
    "    B = allocate(shape=(n,), dtype=\"f4\")\n",
    "    C = allocate(shape=(n,), dtype=\"f4\")\n",
    "\n",
    "    A[:] = np.random.rand(n)\n",
    "    B[:] = np.random.rand(n)\n",
    "    C[:] = 0\n",
    "    \n",
    "    return A, B, C\n",
    "\n",
    "kernels = [\n",
    "    np_subtract_f4_pynq,\n",
    "    np_subtract_f4_pybind11,\n",
    "    np_subtract_f4_cffi,\n",
    "]\n",
    "\n",
    "n_range = [2 ** k for k in range(2, 22)]\n",
    "\n",
    "for i, n in enumerate(n_range):\n",
    "    data = _setup(n)\n",
    "    np_subtract_f4_numpy(*data)\n",
    "    ref = np.copy(C)\n",
    "    \n",
    "    for j, kernel in enumerate(kernels):        \n",
    "        C[:] = 0\n",
    "        kernel(*data)\n",
    "        max_delta = max(abs(ref - C))\n",
    "        \n",
    "        print(f\"kernel = {j}, n = {n}, max_delta = {max_delta}\")\n",
    "        \n",
    "    for x in data:\n",
    "        x.freebuffer()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def _setup(n):\n",
    "    A = allocate(shape=(n,), dtype=\"f4\")\n",
    "    B = allocate(shape=(n,), dtype=\"f4\")\n",
    "    C = allocate(shape=(n,), dtype=\"f4\")\n",
    "\n",
    "    A[:] = np.random.rand(n)\n",
    "    B[:] = np.random.rand(n)\n",
    "    C[:] = 0\n",
    "    \n",
    "    return A, B, C\n",
    "\n",
    "kernels = [\n",
    "    np_multiply_f4_pynq,\n",
    "    np_multiply_f4_pybind11,\n",
    "    np_multiply_f4_cffi,\n",
    "]\n",
    "\n",
    "n_range = [2 ** k for k in range(2, 22)]\n",
    "\n",
    "for i, n in enumerate(n_range):\n",
    "    data = _setup(n)\n",
    "    np_multiply_f4_numpy(*data)\n",
    "    ref = np.copy(C)\n",
    "    \n",
    "    for j, kernel in enumerate(kernels):        \n",
    "        C[:] = 0\n",
    "        kernel(*data)\n",
    "        max_delta = max(abs(ref - C))\n",
    "        \n",
    "        print(f\"kernel = {j}, n = {n}, max_delta = {max_delta}\")\n",
    "        \n",
    "    for x in data:\n",
    "        x.freebuffer()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def _setup(n):\n",
    "    A = allocate(shape=(n,), dtype=\"f4\")\n",
    "    B = allocate(shape=(n,), dtype=\"f4\")\n",
    "    C = allocate(shape=(n,), dtype=\"f4\")\n",
    "\n",
    "    A[:] = np.random.rand(n)\n",
    "    B[:] = np.random.rand(n)\n",
    "    C[:] = 0\n",
    "    \n",
    "    return A, B, C\n",
    "\n",
    "kernels = [\n",
    "    np_divide_f4_pynq,\n",
    "    np_divide_f4_pybind11,\n",
    "    np_divide_f4_cffi,\n",
    "]\n",
    "\n",
    "n_range = [2 ** k for k in range(2, 22)]\n",
    "\n",
    "for i, n in enumerate(n_range):\n",
    "    data = _setup(n)\n",
    "    np_divide_f4_numpy(*data)\n",
    "    print(f\"ref = {data[2][0]}\")\n",
    "    ref = np.copy(data[2])\n",
    "    \n",
    "    for j, kernel in enumerate(kernels):        \n",
    "        kernel(*data)\n",
    "        print(f\"actual = {data[2][0]}\")\n",
    "        max_delta = max(abs(ref - data[2]))\n",
    "        \n",
    "        print(f\"kernel = {j}, n = {n}, max_delta = {max_delta}\")\n",
    "        \n",
    "    for x in data:\n",
    "        x.freebuffer()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Performance analysis"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import time\n",
    "from perfplot._main import PerfplotData\n",
    "\n",
    "def _setup(n):\n",
    "    A = allocate(shape=(n,), dtype=\"f4\")\n",
    "    B = allocate(shape=(n,), dtype=\"f4\")\n",
    "    C = allocate(shape=(n,), dtype=\"f4\")\n",
    "\n",
    "    A[:] = np.random.rand(n)\n",
    "    B[:] = np.random.rand(n)\n",
    "    C[:] = 0\n",
    "    \n",
    "    return A, B, C\n",
    "\n",
    "kernels = [\n",
    "    np_add_f4_numpy,\n",
    "    np_add_f4_pynq,\n",
    "    np_add_f4_pybind11,\n",
    "    np_add_f4_cffi,\n",
    "    np_subtract_f4_numpy,\n",
    "    np_subtract_f4_pynq,\n",
    "    np_subtract_f4_pybind11,\n",
    "    np_subtract_f4_cffi,\n",
    "    np_multiply_f4_numpy,\n",
    "    np_multiply_f4_pynq,\n",
    "    np_multiply_f4_pybind11,\n",
    "    np_multiply_f4_cffi,\n",
    "    np_divide_f4_numpy,\n",
    "    np_divide_f4_pynq,\n",
    "    np_divide_f4_pybind11,\n",
    "    np_divide_f4_cffi,\n",
    "]\n",
    "\n",
    "iters = 10\n",
    "n_range = [2 ** k for k in range(2, 22)] \n",
    "timings_s = np.empty((len(kernels), len(n_range)), dtype=float)\n",
    "\n",
    "labels = [\"add_numpy\", \"add_pynq\", \"add_pybind11\", \"add_cffi\",\n",
    "          \"subtract_numpy\", \"subtract_pynq\", \"subtract_pybind11\", \"subtract_cffi\",\n",
    "          \"multiply_numpy\", \"multiply_pynq\", \"multiply_pybind11\", \"multiply_cffi\",\n",
    "          \"divide_numpy\", \"divide_pynq\", \"divide_pybind11\", \"divide_cffi\"]\n",
    "xlabel = \"len(x)\"\n",
    "\n",
    "for i, n in enumerate(n_range):\n",
    "    t0_ns = time.time_ns()\n",
    "    for _ in range(10):\n",
    "        pass\n",
    "    t1_ns = time.time_ns()\n",
    "    \n",
    "    loop_overhead_ns = t1_ns - t0_ns\n",
    "    \n",
    "    data = _setup(n)\n",
    "\n",
    "    for j, kernel in enumerate(kernels):        \n",
    "        t0_ns = time.time_ns()\n",
    "        for _ in range(iters):\n",
    "            kernel(*data)\n",
    "        t1_ns = time.time_ns()\n",
    "        \n",
    "        timings_s[j,i] = 1e-9 * ((t1_ns - t0_ns - loop_overhead_ns) / iters)\n",
    "        \n",
    "        print(f\"kernel = {j}, n = {n}, t = {timings_s[j,i]}\")\n",
    "        \n",
    "    for x in data:\n",
    "        x.freebuffer()\n",
    "        \n",
    "p = PerfplotData(\n",
    "    n_range,\n",
    "    timings_s,\n",
    "    None,\n",
    "    labels,\n",
    "    xlabel\n",
    ")\n",
    "\n",
    "print(p)\n",
    "p.show()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def export_csv(perf):       \n",
    "    with open(\"np_add_subtract_multiply_divide_f4.csv\", \"w\") as f:\n",
    "        f.write(\",\".join([\"n\"] + perf.labels) + \"\\n\")\n",
    "        for n, t in zip(perf.n_range, perf.timings_s.T):\n",
    "            lst = [str(n)] + [str(tt) for tt in t]\n",
    "            f.write(\",\".join(lst) + \"\\n\")\n",
    "            \n",
    "export_csv(p)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "perf_env/Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.7.0b3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
