Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Fri Nov  3 14:07:59 2023
| Host         : DESKTOP-J2M8M7A running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 117 register/latch pins with no clock driven by root clock pin: clk6p25m/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line83/nolabel_line19/SLOW_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: nolabel_line83/nolabel_line21/sclk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: nolabel_line83/nolabel_line64/SLOW_CLOCK_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: nolabel_line83/nolabel_line76/SLOW_CLOCK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 335 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.812        0.000                      0                  879        0.102        0.000                      0                  879        4.500        0.000                       0                   485  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.812        0.000                      0                  879        0.102        0.000                      0                  879        4.500        0.000                       0                   485  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 nolabel_line83/man_lift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/oled_data_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 1.828ns (27.368%)  route 4.851ns (72.632%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.567     5.088    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y10          FDSE                                         r  nolabel_line83/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDSE (Prop_fdse_C_Q)         0.456     5.544 f  nolabel_line83/man_lift_reg[1]/Q
                         net (fo=38, routed)          1.151     6.695    nolabel_line83/Q[0]
    SLICE_X9Y12          LUT4 (Prop_lut4_I2_O)        0.152     6.847 r  nolabel_line83/oled_data[15]_i_350/O
                         net (fo=8, routed)           0.585     7.432    nolabel_line83/nolabel_line26/man_lift_reg[2]
    SLICE_X11Y11         LUT5 (Prop_lut5_I2_O)        0.326     7.758 r  nolabel_line83/nolabel_line26/oled_data[4]_i_45/O
                         net (fo=1, routed)           0.000     7.758    nolabel_line83/nolabel_line35/man_lift_reg[6]_0[2]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.156 r  nolabel_line83/nolabel_line35/oled_data_reg[4]_i_12/CO[3]
                         net (fo=2, routed)           0.974     9.130    nolabel_line83/nolabel_line26/man_lift_reg[6]_2[0]
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.254 r  nolabel_line83/nolabel_line26/oled_data[15]_i_32__0/O
                         net (fo=3, routed)           0.604     9.859    nolabel_line83/nolabel_line26/oled_data[15]_i_32__0_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.983 f  nolabel_line83/nolabel_line26/oled_data[15]_i_23__0/O
                         net (fo=3, routed)           0.491    10.474    nolabel_line83/nolabel_line26/oled_data[15]_i_23__0_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.124    10.598 r  nolabel_line83/nolabel_line26/oled_data[15]_i_5/O
                         net (fo=2, routed)           0.455    11.053    nolabel_line83/nolabel_line26/oled_data[15]_i_5_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.177 r  nolabel_line83/nolabel_line26/oled_data[10]_i_1/O
                         net (fo=6, routed)           0.590    11.767    nolabel_line83/nolabel_line26_n_523
    SLICE_X13Y16         FDRE                                         r  nolabel_line83/oled_data_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.443    14.784    nolabel_line83/clock_IBUF_BUFG
    SLICE_X13Y16         FDRE                                         r  nolabel_line83/oled_data_reg[8]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X13Y16         FDRE (Setup_fdre_C_R)       -0.429    14.580    nolabel_line83/oled_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.820ns  (required time - arrival time)
  Source:                 nolabel_line83/man_lift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/oled_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.132ns  (logic 1.952ns (27.368%)  route 5.180ns (72.632%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.567     5.088    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y10          FDSE                                         r  nolabel_line83/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDSE (Prop_fdse_C_Q)         0.456     5.544 f  nolabel_line83/man_lift_reg[1]/Q
                         net (fo=38, routed)          1.151     6.695    nolabel_line83/Q[0]
    SLICE_X9Y12          LUT4 (Prop_lut4_I2_O)        0.152     6.847 r  nolabel_line83/oled_data[15]_i_350/O
                         net (fo=8, routed)           0.585     7.432    nolabel_line83/nolabel_line26/man_lift_reg[2]
    SLICE_X11Y11         LUT5 (Prop_lut5_I2_O)        0.326     7.758 r  nolabel_line83/nolabel_line26/oled_data[4]_i_45/O
                         net (fo=1, routed)           0.000     7.758    nolabel_line83/nolabel_line35/man_lift_reg[6]_0[2]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.156 f  nolabel_line83/nolabel_line35/oled_data_reg[4]_i_12/CO[3]
                         net (fo=2, routed)           0.974     9.130    nolabel_line83/nolabel_line26/man_lift_reg[6]_2[0]
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.254 f  nolabel_line83/nolabel_line26/oled_data[15]_i_32__0/O
                         net (fo=3, routed)           0.471     9.726    nolabel_line83/nolabel_line26/oled_data[15]_i_32__0_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.124     9.850 r  nolabel_line83/nolabel_line26/oled_data[12]_i_5__0/O
                         net (fo=4, routed)           0.609    10.458    nolabel_line83/nolabel_line26/oled_data[12]_i_5__0_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.582 f  nolabel_line83/nolabel_line26/oled_data[2]_i_3/O
                         net (fo=7, routed)           0.667    11.249    nolabel_line83/nolabel_line26/oled_data[2]_i_3_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124    11.373 r  nolabel_line83/nolabel_line26/oled_data[4]_i_4/O
                         net (fo=2, routed)           0.723    12.097    nolabel_line83/nolabel_line26/oled_data[4]_i_4_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I5_O)        0.124    12.221 r  nolabel_line83/nolabel_line26/oled_data[0]_i_1/O
                         net (fo=1, routed)           0.000    12.221    nolabel_line83/nolabel_line26_n_247
    SLICE_X13Y15         FDRE                                         r  nolabel_line83/oled_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.444    14.785    nolabel_line83/clock_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  nolabel_line83/oled_data_reg[0]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X13Y15         FDRE (Setup_fdre_C_D)        0.031    15.041    nolabel_line83/oled_data_reg[0]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -12.221    
  -------------------------------------------------------------------
                         slack                                  2.820    

Slack (MET) :             2.822ns  (required time - arrival time)
  Source:                 nolabel_line83/man_lift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/oled_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.128ns  (logic 1.952ns (27.384%)  route 5.176ns (72.616%))
  Logic Levels:           8  (CARRY4=1 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.567     5.088    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y10          FDSE                                         r  nolabel_line83/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDSE (Prop_fdse_C_Q)         0.456     5.544 f  nolabel_line83/man_lift_reg[1]/Q
                         net (fo=38, routed)          1.151     6.695    nolabel_line83/Q[0]
    SLICE_X9Y12          LUT4 (Prop_lut4_I2_O)        0.152     6.847 r  nolabel_line83/oled_data[15]_i_350/O
                         net (fo=8, routed)           0.585     7.432    nolabel_line83/nolabel_line26/man_lift_reg[2]
    SLICE_X11Y11         LUT5 (Prop_lut5_I2_O)        0.326     7.758 r  nolabel_line83/nolabel_line26/oled_data[4]_i_45/O
                         net (fo=1, routed)           0.000     7.758    nolabel_line83/nolabel_line35/man_lift_reg[6]_0[2]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.156 f  nolabel_line83/nolabel_line35/oled_data_reg[4]_i_12/CO[3]
                         net (fo=2, routed)           0.974     9.130    nolabel_line83/nolabel_line26/man_lift_reg[6]_2[0]
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.254 f  nolabel_line83/nolabel_line26/oled_data[15]_i_32__0/O
                         net (fo=3, routed)           0.471     9.726    nolabel_line83/nolabel_line26/oled_data[15]_i_32__0_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.124     9.850 r  nolabel_line83/nolabel_line26/oled_data[12]_i_5__0/O
                         net (fo=4, routed)           0.609    10.458    nolabel_line83/nolabel_line26/oled_data[12]_i_5__0_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.582 f  nolabel_line83/nolabel_line26/oled_data[2]_i_3/O
                         net (fo=7, routed)           0.667    11.249    nolabel_line83/nolabel_line26/oled_data[2]_i_3_n_0
    SLICE_X11Y18         LUT6 (Prop_lut6_I5_O)        0.124    11.373 r  nolabel_line83/nolabel_line26/oled_data[4]_i_4/O
                         net (fo=2, routed)           0.719    12.093    nolabel_line83/nolabel_line26/oled_data[4]_i_4_n_0
    SLICE_X13Y15         LUT6 (Prop_lut6_I2_O)        0.124    12.217 r  nolabel_line83/nolabel_line26/oled_data[4]_i_1/O
                         net (fo=1, routed)           0.000    12.217    nolabel_line83/nolabel_line26_n_248
    SLICE_X13Y15         FDRE                                         r  nolabel_line83/oled_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.444    14.785    nolabel_line83/clock_IBUF_BUFG
    SLICE_X13Y15         FDRE                                         r  nolabel_line83/oled_data_reg[4]/C
                         clock pessimism              0.260    15.045    
                         clock uncertainty           -0.035    15.010    
    SLICE_X13Y15         FDRE (Setup_fdre_C_D)        0.029    15.039    nolabel_line83/oled_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  2.822    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 nolabel_line83/man_lift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/oled_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 1.828ns (27.442%)  route 4.833ns (72.558%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.567     5.088    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y10          FDSE                                         r  nolabel_line83/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDSE (Prop_fdse_C_Q)         0.456     5.544 f  nolabel_line83/man_lift_reg[1]/Q
                         net (fo=38, routed)          1.151     6.695    nolabel_line83/Q[0]
    SLICE_X9Y12          LUT4 (Prop_lut4_I2_O)        0.152     6.847 r  nolabel_line83/oled_data[15]_i_350/O
                         net (fo=8, routed)           0.585     7.432    nolabel_line83/nolabel_line26/man_lift_reg[2]
    SLICE_X11Y11         LUT5 (Prop_lut5_I2_O)        0.326     7.758 r  nolabel_line83/nolabel_line26/oled_data[4]_i_45/O
                         net (fo=1, routed)           0.000     7.758    nolabel_line83/nolabel_line35/man_lift_reg[6]_0[2]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.156 r  nolabel_line83/nolabel_line35/oled_data_reg[4]_i_12/CO[3]
                         net (fo=2, routed)           0.974     9.130    nolabel_line83/nolabel_line26/man_lift_reg[6]_2[0]
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.254 r  nolabel_line83/nolabel_line26/oled_data[15]_i_32__0/O
                         net (fo=3, routed)           0.604     9.859    nolabel_line83/nolabel_line26/oled_data[15]_i_32__0_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.983 f  nolabel_line83/nolabel_line26/oled_data[15]_i_23__0/O
                         net (fo=3, routed)           0.491    10.474    nolabel_line83/nolabel_line26/oled_data[15]_i_23__0_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.124    10.598 r  nolabel_line83/nolabel_line26/oled_data[15]_i_5/O
                         net (fo=2, routed)           0.455    11.053    nolabel_line83/nolabel_line26/oled_data[15]_i_5_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.177 r  nolabel_line83/nolabel_line26/oled_data[10]_i_1/O
                         net (fo=6, routed)           0.572    11.749    nolabel_line83/nolabel_line26_n_523
    SLICE_X15Y17         FDRE                                         r  nolabel_line83/oled_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.442    14.783    nolabel_line83/clock_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  nolabel_line83/oled_data_reg[5]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X15Y17         FDRE (Setup_fdre_C_R)       -0.429    14.579    nolabel_line83/oled_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 nolabel_line83/man_lift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/oled_data_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 1.828ns (27.442%)  route 4.833ns (72.558%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.567     5.088    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y10          FDSE                                         r  nolabel_line83/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDSE (Prop_fdse_C_Q)         0.456     5.544 f  nolabel_line83/man_lift_reg[1]/Q
                         net (fo=38, routed)          1.151     6.695    nolabel_line83/Q[0]
    SLICE_X9Y12          LUT4 (Prop_lut4_I2_O)        0.152     6.847 r  nolabel_line83/oled_data[15]_i_350/O
                         net (fo=8, routed)           0.585     7.432    nolabel_line83/nolabel_line26/man_lift_reg[2]
    SLICE_X11Y11         LUT5 (Prop_lut5_I2_O)        0.326     7.758 r  nolabel_line83/nolabel_line26/oled_data[4]_i_45/O
                         net (fo=1, routed)           0.000     7.758    nolabel_line83/nolabel_line35/man_lift_reg[6]_0[2]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.156 r  nolabel_line83/nolabel_line35/oled_data_reg[4]_i_12/CO[3]
                         net (fo=2, routed)           0.974     9.130    nolabel_line83/nolabel_line26/man_lift_reg[6]_2[0]
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.254 r  nolabel_line83/nolabel_line26/oled_data[15]_i_32__0/O
                         net (fo=3, routed)           0.604     9.859    nolabel_line83/nolabel_line26/oled_data[15]_i_32__0_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.983 f  nolabel_line83/nolabel_line26/oled_data[15]_i_23__0/O
                         net (fo=3, routed)           0.491    10.474    nolabel_line83/nolabel_line26/oled_data[15]_i_23__0_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.124    10.598 r  nolabel_line83/nolabel_line26/oled_data[15]_i_5/O
                         net (fo=2, routed)           0.455    11.053    nolabel_line83/nolabel_line26/oled_data[15]_i_5_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.177 r  nolabel_line83/nolabel_line26/oled_data[10]_i_1/O
                         net (fo=6, routed)           0.572    11.749    nolabel_line83/nolabel_line26_n_523
    SLICE_X15Y17         FDRE                                         r  nolabel_line83/oled_data_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.442    14.783    nolabel_line83/clock_IBUF_BUFG
    SLICE_X15Y17         FDRE                                         r  nolabel_line83/oled_data_reg[7]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X15Y17         FDRE (Setup_fdre_C_R)       -0.429    14.579    nolabel_line83/oled_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 nolabel_line83/man_lift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/oled_data_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 1.828ns (27.596%)  route 4.796ns (72.404%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.567     5.088    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y10          FDSE                                         r  nolabel_line83/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDSE (Prop_fdse_C_Q)         0.456     5.544 f  nolabel_line83/man_lift_reg[1]/Q
                         net (fo=38, routed)          1.151     6.695    nolabel_line83/Q[0]
    SLICE_X9Y12          LUT4 (Prop_lut4_I2_O)        0.152     6.847 r  nolabel_line83/oled_data[15]_i_350/O
                         net (fo=8, routed)           0.585     7.432    nolabel_line83/nolabel_line26/man_lift_reg[2]
    SLICE_X11Y11         LUT5 (Prop_lut5_I2_O)        0.326     7.758 r  nolabel_line83/nolabel_line26/oled_data[4]_i_45/O
                         net (fo=1, routed)           0.000     7.758    nolabel_line83/nolabel_line35/man_lift_reg[6]_0[2]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.156 r  nolabel_line83/nolabel_line35/oled_data_reg[4]_i_12/CO[3]
                         net (fo=2, routed)           0.974     9.130    nolabel_line83/nolabel_line26/man_lift_reg[6]_2[0]
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.254 r  nolabel_line83/nolabel_line26/oled_data[15]_i_32__0/O
                         net (fo=3, routed)           0.604     9.859    nolabel_line83/nolabel_line26/oled_data[15]_i_32__0_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.983 f  nolabel_line83/nolabel_line26/oled_data[15]_i_23__0/O
                         net (fo=3, routed)           0.491    10.474    nolabel_line83/nolabel_line26/oled_data[15]_i_23__0_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.124    10.598 r  nolabel_line83/nolabel_line26/oled_data[15]_i_5/O
                         net (fo=2, routed)           0.455    11.053    nolabel_line83/nolabel_line26/oled_data[15]_i_5_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.177 r  nolabel_line83/nolabel_line26/oled_data[10]_i_1/O
                         net (fo=6, routed)           0.535    11.712    nolabel_line83/nolabel_line26_n_523
    SLICE_X15Y16         FDRE                                         r  nolabel_line83/oled_data_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.443    14.784    nolabel_line83/clock_IBUF_BUFG
    SLICE_X15Y16         FDRE                                         r  nolabel_line83/oled_data_reg[10]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X15Y16         FDRE (Setup_fdre_C_R)       -0.429    14.580    nolabel_line83/oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 nolabel_line83/man_lift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/oled_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 1.828ns (27.596%)  route 4.796ns (72.404%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.567     5.088    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y10          FDSE                                         r  nolabel_line83/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDSE (Prop_fdse_C_Q)         0.456     5.544 f  nolabel_line83/man_lift_reg[1]/Q
                         net (fo=38, routed)          1.151     6.695    nolabel_line83/Q[0]
    SLICE_X9Y12          LUT4 (Prop_lut4_I2_O)        0.152     6.847 r  nolabel_line83/oled_data[15]_i_350/O
                         net (fo=8, routed)           0.585     7.432    nolabel_line83/nolabel_line26/man_lift_reg[2]
    SLICE_X11Y11         LUT5 (Prop_lut5_I2_O)        0.326     7.758 r  nolabel_line83/nolabel_line26/oled_data[4]_i_45/O
                         net (fo=1, routed)           0.000     7.758    nolabel_line83/nolabel_line35/man_lift_reg[6]_0[2]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.156 r  nolabel_line83/nolabel_line35/oled_data_reg[4]_i_12/CO[3]
                         net (fo=2, routed)           0.974     9.130    nolabel_line83/nolabel_line26/man_lift_reg[6]_2[0]
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.254 r  nolabel_line83/nolabel_line26/oled_data[15]_i_32__0/O
                         net (fo=3, routed)           0.604     9.859    nolabel_line83/nolabel_line26/oled_data[15]_i_32__0_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.983 f  nolabel_line83/nolabel_line26/oled_data[15]_i_23__0/O
                         net (fo=3, routed)           0.491    10.474    nolabel_line83/nolabel_line26/oled_data[15]_i_23__0_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.124    10.598 r  nolabel_line83/nolabel_line26/oled_data[15]_i_5/O
                         net (fo=2, routed)           0.455    11.053    nolabel_line83/nolabel_line26/oled_data[15]_i_5_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.177 r  nolabel_line83/nolabel_line26/oled_data[10]_i_1/O
                         net (fo=6, routed)           0.535    11.712    nolabel_line83/nolabel_line26_n_523
    SLICE_X15Y16         FDRE                                         r  nolabel_line83/oled_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.443    14.784    nolabel_line83/clock_IBUF_BUFG
    SLICE_X15Y16         FDRE                                         r  nolabel_line83/oled_data_reg[6]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X15Y16         FDRE (Setup_fdre_C_R)       -0.429    14.580    nolabel_line83/oled_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 nolabel_line83/man_lift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/oled_data_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 1.828ns (27.596%)  route 4.796ns (72.404%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.567     5.088    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y10          FDSE                                         r  nolabel_line83/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDSE (Prop_fdse_C_Q)         0.456     5.544 f  nolabel_line83/man_lift_reg[1]/Q
                         net (fo=38, routed)          1.151     6.695    nolabel_line83/Q[0]
    SLICE_X9Y12          LUT4 (Prop_lut4_I2_O)        0.152     6.847 r  nolabel_line83/oled_data[15]_i_350/O
                         net (fo=8, routed)           0.585     7.432    nolabel_line83/nolabel_line26/man_lift_reg[2]
    SLICE_X11Y11         LUT5 (Prop_lut5_I2_O)        0.326     7.758 r  nolabel_line83/nolabel_line26/oled_data[4]_i_45/O
                         net (fo=1, routed)           0.000     7.758    nolabel_line83/nolabel_line35/man_lift_reg[6]_0[2]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.156 r  nolabel_line83/nolabel_line35/oled_data_reg[4]_i_12/CO[3]
                         net (fo=2, routed)           0.974     9.130    nolabel_line83/nolabel_line26/man_lift_reg[6]_2[0]
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.254 r  nolabel_line83/nolabel_line26/oled_data[15]_i_32__0/O
                         net (fo=3, routed)           0.604     9.859    nolabel_line83/nolabel_line26/oled_data[15]_i_32__0_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.983 f  nolabel_line83/nolabel_line26/oled_data[15]_i_23__0/O
                         net (fo=3, routed)           0.491    10.474    nolabel_line83/nolabel_line26/oled_data[15]_i_23__0_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.124    10.598 r  nolabel_line83/nolabel_line26/oled_data[15]_i_5/O
                         net (fo=2, routed)           0.455    11.053    nolabel_line83/nolabel_line26/oled_data[15]_i_5_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.177 r  nolabel_line83/nolabel_line26/oled_data[10]_i_1/O
                         net (fo=6, routed)           0.535    11.712    nolabel_line83/nolabel_line26_n_523
    SLICE_X15Y16         FDRE                                         r  nolabel_line83/oled_data_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.443    14.784    nolabel_line83/clock_IBUF_BUFG
    SLICE_X15Y16         FDRE                                         r  nolabel_line83/oled_data_reg[9]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X15Y16         FDRE (Setup_fdre_C_R)       -0.429    14.580    nolabel_line83/oled_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.580    
                         arrival time                         -11.712    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 nolabel_line83/man_lift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/oled_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.790ns  (logic 1.828ns (26.921%)  route 4.962ns (73.079%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.567     5.088    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y10          FDSE                                         r  nolabel_line83/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDSE (Prop_fdse_C_Q)         0.456     5.544 f  nolabel_line83/man_lift_reg[1]/Q
                         net (fo=38, routed)          1.151     6.695    nolabel_line83/Q[0]
    SLICE_X9Y12          LUT4 (Prop_lut4_I2_O)        0.152     6.847 r  nolabel_line83/oled_data[15]_i_350/O
                         net (fo=8, routed)           0.585     7.432    nolabel_line83/nolabel_line26/man_lift_reg[2]
    SLICE_X11Y11         LUT5 (Prop_lut5_I2_O)        0.326     7.758 r  nolabel_line83/nolabel_line26/oled_data[4]_i_45/O
                         net (fo=1, routed)           0.000     7.758    nolabel_line83/nolabel_line35/man_lift_reg[6]_0[2]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.156 r  nolabel_line83/nolabel_line35/oled_data_reg[4]_i_12/CO[3]
                         net (fo=2, routed)           0.974     9.130    nolabel_line83/nolabel_line26/man_lift_reg[6]_2[0]
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.254 r  nolabel_line83/nolabel_line26/oled_data[15]_i_32__0/O
                         net (fo=3, routed)           0.604     9.859    nolabel_line83/nolabel_line26/oled_data[15]_i_32__0_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124     9.983 f  nolabel_line83/nolabel_line26/oled_data[15]_i_23__0/O
                         net (fo=3, routed)           0.491    10.474    nolabel_line83/nolabel_line26/oled_data[15]_i_23__0_n_0
    SLICE_X13Y18         LUT5 (Prop_lut5_I0_O)        0.124    10.598 r  nolabel_line83/nolabel_line26/oled_data[15]_i_5/O
                         net (fo=2, routed)           0.562    11.160    nolabel_line83/nolabel_line26/oled_data[15]_i_5_n_0
    SLICE_X13Y17         LUT5 (Prop_lut5_I2_O)        0.124    11.284 r  nolabel_line83/nolabel_line26/oled_data[15]_i_1/O
                         net (fo=15, routed)          0.595    11.879    nolabel_line83/nolabel_line26_n_253
    SLICE_X12Y17         FDRE                                         r  nolabel_line83/oled_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.442    14.783    nolabel_line83/clock_IBUF_BUFG
    SLICE_X12Y17         FDRE                                         r  nolabel_line83/oled_data_reg[14]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X12Y17         FDRE (Setup_fdre_C_CE)      -0.169    14.839    nolabel_line83/oled_data_reg[14]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -11.879    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.998ns  (required time - arrival time)
  Source:                 nolabel_line83/man_lift_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line83/oled_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.953ns  (logic 2.185ns (31.423%)  route 4.768ns (68.577%))
  Logic Levels:           8  (CARRY4=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.567     5.088    nolabel_line83/clock_IBUF_BUFG
    SLICE_X9Y10          FDSE                                         r  nolabel_line83/man_lift_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDSE (Prop_fdse_C_Q)         0.456     5.544 f  nolabel_line83/man_lift_reg[1]/Q
                         net (fo=38, routed)          1.151     6.695    nolabel_line83/Q[0]
    SLICE_X9Y12          LUT4 (Prop_lut4_I2_O)        0.152     6.847 r  nolabel_line83/oled_data[15]_i_350/O
                         net (fo=8, routed)           0.585     7.432    nolabel_line83/nolabel_line26/man_lift_reg[2]
    SLICE_X11Y11         LUT5 (Prop_lut5_I2_O)        0.326     7.758 r  nolabel_line83/nolabel_line26/oled_data[4]_i_45/O
                         net (fo=1, routed)           0.000     7.758    nolabel_line83/nolabel_line35/man_lift_reg[6]_0[2]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.156 f  nolabel_line83/nolabel_line35/oled_data_reg[4]_i_12/CO[3]
                         net (fo=2, routed)           0.974     9.130    nolabel_line83/nolabel_line26/man_lift_reg[6]_2[0]
    SLICE_X10Y16         LUT5 (Prop_lut5_I3_O)        0.124     9.254 f  nolabel_line83/nolabel_line26/oled_data[15]_i_32__0/O
                         net (fo=3, routed)           0.471     9.726    nolabel_line83/nolabel_line26/oled_data[15]_i_32__0_n_0
    SLICE_X10Y18         LUT5 (Prop_lut5_I4_O)        0.124     9.850 r  nolabel_line83/nolabel_line26/oled_data[12]_i_5__0/O
                         net (fo=4, routed)           0.609    10.458    nolabel_line83/nolabel_line26/oled_data[12]_i_5__0_n_0
    SLICE_X12Y16         LUT6 (Prop_lut6_I5_O)        0.124    10.582 f  nolabel_line83/nolabel_line26/oled_data[2]_i_3/O
                         net (fo=7, routed)           0.692    11.274    nolabel_line83/nolabel_line26/oled_data[2]_i_3_n_0
    SLICE_X13Y16         LUT4 (Prop_lut4_I2_O)        0.154    11.428 r  nolabel_line83/nolabel_line26/oled_data[10]_i_6/O
                         net (fo=1, routed)           0.287    11.715    nolabel_line83/nolabel_line26/oled_data[10]_i_6_n_0
    SLICE_X15Y16         LUT6 (Prop_lut6_I3_O)        0.327    12.042 r  nolabel_line83/nolabel_line26/oled_data[10]_i_2__0/O
                         net (fo=1, routed)           0.000    12.042    nolabel_line83/nolabel_line26_n_441
    SLICE_X15Y16         FDRE                                         r  nolabel_line83/oled_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         1.443    14.784    nolabel_line83/clock_IBUF_BUFG
    SLICE_X15Y16         FDRE                                         r  nolabel_line83/oled_data_reg[10]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X15Y16         FDRE (Setup_fdre_C_D)        0.031    15.040    nolabel_line83/oled_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.040    
                         arrival time                         -12.042    
  -------------------------------------------------------------------
                         slack                                  2.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 clk6p25m/COUNT_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk6p25m/COUNT_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.355ns (74.935%)  route 0.119ns (25.065%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.564     1.447    clk6p25m/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk6p25m/COUNT_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk6p25m/COUNT_reg[31]/Q
                         net (fo=3, routed)           0.118     1.706    clk6p25m/COUNT_reg[31]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.866 r  clk6p25m/COUNT_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.867    clk6p25m/COUNT_reg[28]_i_1_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.921 r  clk6p25m/COUNT_reg[32]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.921    clk6p25m/COUNT_reg[32]_i_1_n_7
    SLICE_X33Y50         FDRE                                         r  clk6p25m/COUNT_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.830     1.958    clk6p25m/clock_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  clk6p25m/COUNT_reg[32]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clk6p25m/COUNT_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.141ns (67.198%)  route 0.069ns (32.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.588     1.471    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  nolabel_line74/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.069     1.681    nolabel_line74/Inst_Ps2Interface/ps2_data_clean
    SLICE_X0Y83          FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.856     1.984    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.071     1.542    nolabel_line74/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.588     1.471    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  nolabel_line74/Inst_Ps2Interface/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.076     1.689    nolabel_line74/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X0Y83          FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.856     1.984    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_clk_s_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X0Y83          FDRE (Hold_fdre_C_D)         0.075     1.546    nolabel_line74/Inst_Ps2Interface/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.017%)  route 0.092ns (32.983%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.585     1.468    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y80          FDCE                                         r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[15]/Q
                         net (fo=5, routed)           0.092     1.701    nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[15]
    SLICE_X2Y80          LUT6 (Prop_lut6_I2_O)        0.045     1.746 r  nolabel_line74/Inst_Ps2Interface/ps2_clk_h_inv_i_2/O
                         net (fo=1, routed)           0.000     1.746    nolabel_line74/Inst_Ps2Interface/ps2_clk_h_inv_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.853     1.981    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  nolabel_line74/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.120     1.601    nolabel_line74/Inst_Ps2Interface/ps2_clk_h_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.584     1.467    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X3Y79          FDCE                                         r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDCE (Prop_fdce_C_Q)         0.141     1.608 r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[12]/Q
                         net (fo=3, routed)           0.109     1.718    nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[12]
    SLICE_X2Y79          LUT3 (Prop_lut3_I1_O)        0.045     1.763 r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state[13]_i_1__1/O
                         net (fo=1, routed)           0.000     1.763    nolabel_line74/Inst_Ps2Interface/FSM_onehot_state[13]_i_1__1_n_0
    SLICE_X2Y79          FDCE                                         r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.852     1.980    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X2Y79          FDCE                                         r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[13]/C
                         clock pessimism             -0.500     1.480    
    SLICE_X2Y79          FDCE (Hold_fdce_C_D)         0.120     1.600    nolabel_line74/Inst_Ps2Interface/FSM_onehot_state_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 nolabel_line74/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.752%)  route 0.110ns (37.248%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.581     1.464    nolabel_line74/clock_IBUF_BUFG
    SLICE_X3Y76          FDCE                                         r  nolabel_line74/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDCE (Prop_fdce_C_Q)         0.141     1.605 r  nolabel_line74/FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.110     1.716    nolabel_line74/FSM_onehot_state_reg_n_0_[10]
    SLICE_X2Y76          LUT3 (Prop_lut3_I0_O)        0.045     1.761 r  nolabel_line74/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.761    nolabel_line74/tx_data[2]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  nolabel_line74/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.848     1.976    nolabel_line74/clock_IBUF_BUFG
    SLICE_X2Y76          FDRE                                         r  nolabel_line74/tx_data_reg[2]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X2Y76          FDRE (Hold_fdre_C_D)         0.120     1.597    nolabel_line74/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/rx_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.514%)  route 0.122ns (46.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.581     1.464    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  nolabel_line74/Inst_Ps2Interface/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  nolabel_line74/Inst_Ps2Interface/frame_reg[1]/Q
                         net (fo=3, routed)           0.122     1.728    nolabel_line74/Inst_Ps2Interface/CONV_INTEGER[0]
    SLICE_X7Y77          FDRE                                         r  nolabel_line74/Inst_Ps2Interface/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.849     1.976    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  nolabel_line74/Inst_Ps2Interface/rx_data_reg[0]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X7Y77          FDRE (Hold_fdre_C_D)         0.070     1.547    nolabel_line74/Inst_Ps2Interface/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 nolabel_line74/FSM_onehot_state_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/FSM_onehot_state_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.416%)  route 0.103ns (35.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.461ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.578     1.461    nolabel_line74/clock_IBUF_BUFG
    SLICE_X5Y74          FDCE                                         r  nolabel_line74/FSM_onehot_state_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDCE (Prop_fdce_C_Q)         0.141     1.602 r  nolabel_line74/FSM_onehot_state_reg[31]/Q
                         net (fo=5, routed)           0.103     1.705    nolabel_line74/Inst_Ps2Interface/out[31]
    SLICE_X4Y74          LUT6 (Prop_lut6_I1_O)        0.045     1.750 r  nolabel_line74/Inst_Ps2Interface/FSM_onehot_state[34]_i_1/O
                         net (fo=1, routed)           0.000     1.750    nolabel_line74/Inst_Ps2Interface_n_5
    SLICE_X4Y74          FDCE                                         r  nolabel_line74/FSM_onehot_state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.845     1.973    nolabel_line74/clock_IBUF_BUFG
    SLICE_X4Y74          FDCE                                         r  nolabel_line74/FSM_onehot_state_reg[34]/C
                         clock pessimism             -0.499     1.474    
    SLICE_X4Y74          FDCE (Hold_fdce_C_D)         0.092     1.566    nolabel_line74/FSM_onehot_state_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/frame_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.187%)  route 0.124ns (46.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.581     1.464    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X4Y78          FDRE                                         r  nolabel_line74/Inst_Ps2Interface/frame_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  nolabel_line74/Inst_Ps2Interface/frame_reg[2]/Q
                         net (fo=3, routed)           0.124     1.729    nolabel_line74/Inst_Ps2Interface/CONV_INTEGER[1]
    SLICE_X7Y77          FDRE                                         r  nolabel_line74/Inst_Ps2Interface/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.849     1.976    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  nolabel_line74/Inst_Ps2Interface/rx_data_reg[1]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X7Y77          FDRE (Hold_fdre_C_D)         0.066     1.543    nolabel_line74/Inst_Ps2Interface/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 nolabel_line74/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line74/Inst_Ps2Interface/delay_63clk_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.415%)  route 0.107ns (36.585%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.585     1.468    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X7Y82          FDRE                                         r  nolabel_line74/Inst_Ps2Interface/delay_63clk_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y82          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line74/Inst_Ps2Interface/delay_63clk_count_reg[5]/Q
                         net (fo=4, routed)           0.107     1.717    nolabel_line74/Inst_Ps2Interface/delay_63clk_count_reg__0[5]
    SLICE_X5Y82          LUT5 (Prop_lut5_I0_O)        0.045     1.762 r  nolabel_line74/Inst_Ps2Interface/delay_63clk_done_i_1/O
                         net (fo=1, routed)           0.000     1.762    nolabel_line74/Inst_Ps2Interface/delay_63clk_done_i_1_n_0
    SLICE_X5Y82          FDRE                                         r  nolabel_line74/Inst_Ps2Interface/delay_63clk_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=484, routed)         0.854     1.981    nolabel_line74/Inst_Ps2Interface/clock_IBUF_BUFG
    SLICE_X5Y82          FDRE                                         r  nolabel_line74/Inst_Ps2Interface/delay_63clk_done_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X5Y82          FDRE (Hold_fdre_C_D)         0.091     1.573    nolabel_line74/Inst_Ps2Interface/delay_63clk_done_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y74    nolabel_line74/FSM_onehot_state_reg[34]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y74    nolabel_line74/FSM_onehot_state_reg[35]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y75    nolabel_line74/FSM_onehot_state_reg[36]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y76    nolabel_line74/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y76    nolabel_line74/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76    nolabel_line74/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y76    nolabel_line74/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y76    nolabel_line74/FSM_onehot_state_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y76    nolabel_line74/FSM_onehot_state_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk6p25m/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   clk6p25m/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   clk6p25m/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   clk6p25m/COUNT_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   clk6p25m/COUNT_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   clk6p25m/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clk6p25m/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clk6p25m/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clk6p25m/COUNT_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y46   clk6p25m/COUNT_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76    nolabel_line74/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76    nolabel_line74/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76    nolabel_line74/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76    nolabel_line74/FSM_onehot_state_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y73    nolabel_line74/periodic_check_cnt_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y2     nolabel_line83/nolabel_line19/COUNT_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y0     nolabel_line83/nolabel_line21/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     nolabel_line83/nolabel_line21/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y2     nolabel_line83/nolabel_line21/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y0     nolabel_line83/nolabel_line21/count2_reg[1]/C



