<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p846" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_846{left:719px;bottom:68px;letter-spacing:0.1px;}
#t2_846{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_846{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_846{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_846{left:69px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_846{left:166px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t7_846{left:69px;bottom:1062px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t8_846{left:69px;bottom:1045px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_846{left:90px;bottom:1020px;letter-spacing:-0.14px;}
#ta_846{left:145px;bottom:1020px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tb_846{left:90px;bottom:1004px;letter-spacing:-0.12px;}
#tc_846{left:145px;bottom:1004px;letter-spacing:-0.13px;}
#td_846{left:90px;bottom:987px;letter-spacing:-0.12px;}
#te_846{left:145px;bottom:987px;letter-spacing:-0.13px;}
#tf_846{left:90px;bottom:970px;letter-spacing:-0.14px;}
#tg_846{left:145px;bottom:970px;letter-spacing:-0.14px;word-spacing:0.01px;}
#th_846{left:69px;bottom:946px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#ti_846{left:69px;bottom:919px;}
#tj_846{left:95px;bottom:923px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_846{left:69px;bottom:896px;}
#tl_846{left:95px;bottom:900px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#tm_846{left:95px;bottom:883px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_846{left:69px;bottom:857px;}
#to_846{left:95px;bottom:860px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tp_846{left:95px;bottom:836px;}
#tq_846{left:121px;bottom:836px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tr_846{left:95px;bottom:811px;}
#ts_846{left:121px;bottom:811px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tt_846{left:95px;bottom:787px;}
#tu_846{left:121px;bottom:787px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_846{left:69px;bottom:760px;}
#tw_846{left:95px;bottom:764px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_846{left:69px;bottom:737px;}
#ty_846{left:95px;bottom:741px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tz_846{left:95px;bottom:716px;}
#t10_846{left:121px;bottom:716px;letter-spacing:-0.25px;word-spacing:-0.38px;}
#t11_846{left:95px;bottom:692px;}
#t12_846{left:121px;bottom:692px;letter-spacing:-0.23px;word-spacing:-0.38px;}
#t13_846{left:286px;bottom:692px;}
#t14_846{left:290px;bottom:692px;}
#t15_846{left:298px;bottom:692px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t16_846{left:95px;bottom:668px;}
#t17_846{left:121px;bottom:668px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t18_846{left:95px;bottom:643px;}
#t19_846{left:121px;bottom:643px;letter-spacing:-0.25px;word-spacing:-0.38px;}
#t1a_846{left:69px;bottom:606px;letter-spacing:0.13px;word-spacing:0.01px;}
#t1b_846{left:69px;bottom:584px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1c_846{left:69px;bottom:567px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1d_846{left:69px;bottom:550px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1e_846{left:69px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#t1f_846{left:69px;bottom:509px;letter-spacing:-0.14px;word-spacing:-0.84px;}
#t1g_846{left:69px;bottom:492px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t1h_846{left:69px;bottom:467px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1i_846{left:69px;bottom:443px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1j_846{left:69px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1k_846{left:69px;bottom:370px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1l_846{left:69px;bottom:353px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_846{left:69px;bottom:336px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#t1n_846{left:69px;bottom:319px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1o_846{left:463px;bottom:326px;}
#t1p_846{left:477px;bottom:319px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1q_846{left:69px;bottom:302px;letter-spacing:-0.21px;word-spacing:-0.37px;}
#t1r_846{left:69px;bottom:266px;letter-spacing:0.14px;word-spacing:0.01px;}
#t1s_846{left:69px;bottom:243px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1t_846{left:69px;bottom:226px;letter-spacing:-0.16px;word-spacing:-0.63px;}
#t1u_846{left:69px;bottom:209px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1v_846{left:69px;bottom:192px;letter-spacing:-0.24px;word-spacing:-0.35px;}
#t1w_846{left:69px;bottom:156px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t1x_846{left:69px;bottom:133px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1y_846{left:69px;bottom:116px;letter-spacing:-0.2px;word-spacing:-0.43px;}

.s1_846{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_846{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_846{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_846{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_846{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_846{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_846{font-size:14px;font-family:Arial_b5v;color:#000;}
.s8_846{font-size:14px;font-family:Symbol_b5z;color:#000;}
.s9_846{font-size:11px;font-family:Verdana_b5t;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts846" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg846Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg846" style="-webkit-user-select: none;"><object width="935" height="1210" data="846/846.svg" type="image/svg+xml" id="pdf846" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_846" class="t s1_846">CPUID—CPU Identification </span>
<span id="t2_846" class="t s2_846">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_846" class="t s1_846">3-250 </span><span id="t4_846" class="t s1_846">Vol. 2A </span>
<span id="t5_846" class="t s3_846">Example 3-1. </span><span id="t6_846" class="t s3_846">Example of Cache and TLB Interpretation </span>
<span id="t7_846" class="t s4_846">The first member of the family of Pentium 4 processors returns the following information about caches and TLBs </span>
<span id="t8_846" class="t s4_846">when the CPUID executes with an input value of 2: </span>
<span id="t9_846" class="t s5_846">EAX </span><span id="ta_846" class="t s5_846">66 5B 50 01H </span>
<span id="tb_846" class="t s5_846">EBX </span><span id="tc_846" class="t s5_846">0H </span>
<span id="td_846" class="t s5_846">ECX </span><span id="te_846" class="t s5_846">0H </span>
<span id="tf_846" class="t s5_846">EDX </span><span id="tg_846" class="t s5_846">00 7A 70 00H </span>
<span id="th_846" class="t s4_846">Which means: </span>
<span id="ti_846" class="t s6_846">• </span><span id="tj_846" class="t s4_846">The least-significant byte (byte 0) of register EAX is set to 01H. This value should be ignored. </span>
<span id="tk_846" class="t s6_846">• </span><span id="tl_846" class="t s4_846">The most-significant bit of all four registers (EAX, EBX, ECX, and EDX) is set to 0, indicating that each register </span>
<span id="tm_846" class="t s4_846">contains valid 1-byte descriptors. </span>
<span id="tn_846" class="t s6_846">• </span><span id="to_846" class="t s4_846">Bytes 1, 2, and 3 of register EAX indicate that the processor has: </span>
<span id="tp_846" class="t s4_846">— </span><span id="tq_846" class="t s4_846">50H - a 64-entry instruction TLB, for mapping 4-KByte and 2-MByte or 4-MByte pages. </span>
<span id="tr_846" class="t s4_846">— </span><span id="ts_846" class="t s4_846">5BH - a 64-entry data TLB, for mapping 4-KByte and 4-MByte pages. </span>
<span id="tt_846" class="t s4_846">— </span><span id="tu_846" class="t s4_846">66H - an 8-KByte 1st level data cache, 4-way set associative, with a 64-Byte cache line size. </span>
<span id="tv_846" class="t s6_846">• </span><span id="tw_846" class="t s4_846">The descriptors in registers EBX and ECX are valid, but contain NULL descriptors. </span>
<span id="tx_846" class="t s6_846">• </span><span id="ty_846" class="t s4_846">Bytes 0, 1, 2, and 3 of register EDX indicate that the processor has: </span>
<span id="tz_846" class="t s4_846">— </span><span id="t10_846" class="t s4_846">00H - NULL descriptor. </span>
<span id="t11_846" class="t s4_846">— </span><span id="t12_846" class="t s4_846">70H - Trace cache: 12 K</span><span id="t13_846" class="t s7_846">-</span><span id="t14_846" class="t s8_846">μ</span><span id="t15_846" class="t s4_846">op, 8-way set associative. </span>
<span id="t16_846" class="t s4_846">— </span><span id="t17_846" class="t s4_846">7AH - a 256-KByte 2nd level cache, 8-way set associative, with a sectored, 64-byte cache line size. </span>
<span id="t18_846" class="t s4_846">— </span><span id="t19_846" class="t s4_846">00H - NULL descriptor. </span>
<span id="t1a_846" class="t s3_846">INPUT EAX = 04H: Returns Deterministic Cache Parameters for Each Level </span>
<span id="t1b_846" class="t s4_846">When CPUID executes with EAX set to 04H and ECX contains an index value, the processor returns encoded data </span>
<span id="t1c_846" class="t s4_846">that describe a set of deterministic cache parameters (for the cache level associated with the input in ECX). Valid </span>
<span id="t1d_846" class="t s4_846">index values start from 0. </span>
<span id="t1e_846" class="t s4_846">Software can enumerate the deterministic cache parameters for each level of the cache hierarchy starting with an </span>
<span id="t1f_846" class="t s4_846">index value of 0, until the parameters report the value associated with the cache type field is 0. The architecturally </span>
<span id="t1g_846" class="t s4_846">defined fields reported by deterministic cache parameters are documented in Table 3-8. </span>
<span id="t1h_846" class="t s4_846">This Cache Size in Bytes </span>
<span id="t1i_846" class="t s4_846">= (Ways + 1) * (Partitions + 1) * (Line_Size + 1) * (Sets + 1) </span>
<span id="t1j_846" class="t s4_846">= (EBX[31:22] + 1) * (EBX[21:12] + 1) * (EBX[11:0] + 1) * (ECX + 1) </span>
<span id="t1k_846" class="t s4_846">The CPUID leaf 04H also reports data that can be used to derive the topology of processor cores in a physical </span>
<span id="t1l_846" class="t s4_846">package. This information is constant for all valid index values. Software can query the raw data reported by </span>
<span id="t1m_846" class="t s4_846">executing CPUID with EAX=04H and ECX=0 and use it as part of the topology enumeration algorithm described in </span>
<span id="t1n_846" class="t s4_846">Chapter 9, “Multiple-Processor Management,” in the Intel </span>
<span id="t1o_846" class="t s9_846">® </span>
<span id="t1p_846" class="t s4_846">64 and IA-32 Architectures Software Developer’s </span>
<span id="t1q_846" class="t s4_846">Manual, Volume 3A. </span>
<span id="t1r_846" class="t s3_846">INPUT EAX = 05H: Returns MONITOR and MWAIT Features </span>
<span id="t1s_846" class="t s4_846">When CPUID executes with EAX set to 05H, the processor returns information about features available to </span>
<span id="t1t_846" class="t s4_846">MONITOR/MWAIT instructions. The MONITOR instruction is used for address-range monitoring in conjunction with </span>
<span id="t1u_846" class="t s4_846">MWAIT instruction. The MWAIT instruction optionally provides additional extensions for advanced power manage- </span>
<span id="t1v_846" class="t s4_846">ment. See Table 3-8. </span>
<span id="t1w_846" class="t s3_846">INPUT EAX = 06H: Returns Thermal and Power Management Features </span>
<span id="t1x_846" class="t s4_846">When CPUID executes with EAX set to 06H, the processor returns information about thermal and power manage- </span>
<span id="t1y_846" class="t s4_846">ment features. See Table 3-8. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
