INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/OneDrive/Desktop/VERILOG CODES/FULL_ADDER/FULL_ADDER.srcs/sources_1/new/FULL_ADDER.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/LENOVO/OneDrive/Desktop/VERILOG CODES/FULL_ADDER/FULL_ADDER.srcs/sim_1/new/Test_Fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Test_Fulladder
