
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   355995000                       # Number of ticks simulated
final_tick                               2263599833000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              229147240                       # Simulator instruction rate (inst/s)
host_op_rate                                229138411                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              586907736                       # Simulator tick rate (ticks/s)
host_mem_usage                                 757152                       # Number of bytes of host memory used
host_seconds                                     0.61                       # Real time elapsed on the host
sim_insts                                   138981030                       # Number of instructions simulated
sim_ops                                     138981030                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus4.inst       122368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       209088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst        33408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data        83456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data       597056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1155200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       122368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst        33408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       109824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        265600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       594240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          594240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         3267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst          522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data         1304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst         1716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data         9329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               18050                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9285                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9285                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus4.inst    343735165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data    587334092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst     93844015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data    234430259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst    308498715                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data   1677147151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3244989396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst    343735165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst     93844015                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst    308498715                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        746077894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1669236927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1669236927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1669236927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst    343735165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data    587334092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst     93844015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data    234430259                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst    308498715                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data   1677147151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4914226323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               357423000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           357587500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          379.319774                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   378.741736                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.578038                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.739730                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.740859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          284                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          213                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.554688                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          380                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               357423000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357587500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                2                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          410.107524                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  1                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             0.500000                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   409.529845                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577679                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799863                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800991                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu1.dcache.writebacks::total                2                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357423000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357587500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          228.414874                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   227.837552                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577321                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.444995                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.446123                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          146                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.285156                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               357369000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           357533500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          452.480883                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   451.903920                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.576963                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.882625                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.883752                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139173000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12117500      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151455000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61902500     75.49%     75.49% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.51%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4885                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          462.529110                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              69543                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4885                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            14.236029                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    25.677994                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   436.851116                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.050152                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.853225                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.903377                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129919                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129919                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30682                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30682                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25652                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25652                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          513                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          513                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          594                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          594                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56334                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56334                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56334                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56334                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2814                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2814                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2138                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2138                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           96                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           14                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4952                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4952                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4952                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4952                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33496                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33496                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27790                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27790                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          609                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          608                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61286                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61286                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61286                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61286                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.084010                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.084010                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.076934                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.076934                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.157635                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.023026                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080801                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080801                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080801                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080801                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2965                       # number of writebacks
system.cpu4.dcache.writebacks::total             2965                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2443                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             291059                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2443                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           119.139992                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    25.897632                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   486.102368                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.050581                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.949419                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           336115                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          336115                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164393                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164393                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164393                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164393                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164393                       # number of overall hits
system.cpu4.icache.overall_hits::total         164393                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2443                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2443                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2443                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2443                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2443                       # number of overall misses
system.cpu4.icache.overall_misses::total         2443                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       166836                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       166836                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       166836                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       166836                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       166836                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       166836                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014643                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014643                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014643                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014643                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014643                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014643                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2443                       # number of writebacks
system.cpu4.icache.writebacks::total             2443                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               351291500     98.20%     98.20% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.30% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           357729000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1895050000     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2057                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          455.059103                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              26452                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2057                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            12.859504                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    96.766672                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   358.292431                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.188997                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.699790                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.888787                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          451                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79542                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79542                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22658                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22658                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12737                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12737                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          434                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          434                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          454                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          454                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35395                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35395                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35395                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35395                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1641                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1641                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          645                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          645                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           39                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           18                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2286                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2286                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2286                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2286                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.067534                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.067534                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.048199                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.048199                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.082452                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.038136                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.060667                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.060667                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.060667                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.060667                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1050                       # number of writebacks
system.cpu5.dcache.writebacks::total             1050                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1247                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104499                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1247                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.800321                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   196.982185                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   315.017815                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.384731                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.615269                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           89                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277363                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277363                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136811                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136811                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136811                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136811                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136811                       # number of overall hits
system.cpu5.icache.overall_hits::total         136811                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1247                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1247                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1247                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1247                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1247                       # number of overall misses
system.cpu5.icache.overall_misses::total         1247                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138058                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138058                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138058                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138058                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138058                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009032                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009032                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009032                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009032                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1247                       # number of writebacks
system.cpu5.icache.writebacks::total             1247                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               552451500     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           562185500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1681589500     95.70%     95.70% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.30%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12630                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          424.650993                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             155088                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12630                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.279335                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   103.462074                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.188919                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.202074                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627322                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.829396                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          462                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356312                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356312                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76361                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76361                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        79993                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         79993                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1141                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1252                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1252                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156354                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156354                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156354                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156354                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5888                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5888                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6909                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6909                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          140                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          140                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           23                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12797                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12797                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12797                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12797                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071587                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071587                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079503                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079503                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.109290                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.018039                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075654                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075654                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075654                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075654                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8363                       # number of writebacks
system.cpu6.dcache.writebacks::total             8363                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4452                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871723                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             317268                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4452                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            71.264151                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.682789                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.188934                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399771                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.599978                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910967                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910967                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448804                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448804                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448804                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448804                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448804                       # number of overall hits
system.cpu6.icache.overall_hits::total         448804                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4453                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4453                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4453                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4453                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4453                       # number of overall misses
system.cpu6.icache.overall_misses::total         4453                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453257                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453257                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453257                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453257                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009824                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009824                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009824                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009824                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4452                       # number of writebacks
system.cpu6.icache.writebacks::total             4452                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               357378000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           357542500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                2                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          402.268525                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                 23                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                2                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            11.500000                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   401.117142                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151383                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.783432                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.785681                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          341                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu7.dcache.writebacks::total                2                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          507                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          378                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     18993                       # number of replacements
system.l2.tags.tagsinuse                  4007.836530                       # Cycle average of tags in use
system.l2.tags.total_refs                       20865                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     18993                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.098563                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1768.417756                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         1.158299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         3.120924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         1.061572                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst                2                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.990685                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.inst        22.254123                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu4.data        37.176653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data                1                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   382.806137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   340.443299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   117.788733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   128.645049                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   440.987207                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data   758.986094                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.431743                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000762                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.inst        0.005433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu4.data        0.009076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.093459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.083116                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.028757                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.031407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.107663                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.185299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978476                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4043                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2972                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.987061                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    430663                       # Number of tag accesses
system.l2.tags.data_accesses                   430663                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12382                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12382                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5132                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5132                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus4.data           79                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   83                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          243                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           67                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          529                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   839                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst          531                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst          725                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst         2737                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3993                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         1030                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data          751                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data         2713                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4495                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.data            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst          531                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         1273                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst          725                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          818                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst         2737                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         3242                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9327                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst          531                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         1273                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst          725                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          818                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst         2737                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         3242                       # number of overall hits
system.l2.overall_hits::total                    9327                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 17                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                4                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         1730                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data          541                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data         6139                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8410                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1912                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst          522                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst         1716                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4150                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         1537                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data          763                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data         3194                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5494                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus4.inst         1912                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         3267                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst          522                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1304                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst         1716                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         9333                       # number of demand (read+write) misses
system.l2.demand_misses::total                  18054                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus4.inst         1912                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         3267                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst          522                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1304                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst         1716                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         9333                       # number of overall misses
system.l2.overall_misses::total                 18054                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12382                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12382                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5132                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5132                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           81                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           11                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              100                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         1973                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data         6668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9249                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         2443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst         1247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst         4453                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8143                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data         2567                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data         1514                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data         5907                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          9989                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         2443                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4540                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst         1247                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         2122                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst         4453                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        12575                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27381                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         2443                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4540                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst         1247                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         2122                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst         4453                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        12575                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27381                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.024691                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.727273                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.170000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.876837                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.889803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.920666                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.909287                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.782644                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.418605                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.509640                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.598753                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.503963                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.540714                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.550005                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.782644                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.719604                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.418605                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.614515                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.742187                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.659362                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.782644                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.719604                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.418605                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.614515                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.385358                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.742187                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.659362                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9285                       # number of writebacks
system.l2.writebacks::total                      9285                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               9644                       # Transaction distribution
system.membus.trans_dist::WriteReq                 18                       # Transaction distribution
system.membus.trans_dist::WriteResp                18                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9285                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7116                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              132                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             66                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              25                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8640                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8406                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9644                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           36                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        52958                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        52994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  52994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1749440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1749584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1749584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             34901                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   34901    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               34901                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526789552                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524443472.223604                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2346079.776396                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526789637                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524443557.179552                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2346079.820448                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526789722                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524443642.135499                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2346079.864501                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526789807                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524443727.091447                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2346079.908553                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               33991                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8141                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28380                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4596                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62371                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12737                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302216                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166724                       # Number of instructions committed
system.switch_cpus4.committedOps               166724                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       160970                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17266                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              160970                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       222062                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113688                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62635                       # number of memory refs
system.switch_cpus4.num_load_insts              34195                       # Number of load instructions
system.switch_cpus4.num_store_insts             28440                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231360.209157                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70855.790843                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234454                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765546                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22738                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2812      1.69%      1.69% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96757     58.00%     59.68% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.79% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35148     21.07%     80.86% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28720     17.21%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            166836                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24226                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37975                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526790176                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137673                       # Number of instructions committed
system.switch_cpus5.committedOps               137673                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132365                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16762                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132365                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175481                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100538                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39083                       # number of memory refs
system.switch_cpus5.num_load_insts              25110                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3648243579.063579                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      878546596.936422                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194077                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805923                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20539                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88614     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26152     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138058                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83062                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88118                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171180                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527199667                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452774                       # Number of instructions committed
system.switch_cpus6.committedOps               452774                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435806                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47490                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435806                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626716                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295963                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172298                       # number of memory refs
system.switch_cpus6.num_load_insts              83902                       # Number of load instructions
system.switch_cpus6.num_store_insts             88396                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1644197728.906022                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2883001938.093978                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636818                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363182                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58939                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258002     56.92%     59.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86156     19.01%     78.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88467     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453257                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526790062                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524443981.959289                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2346080.040711                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56261                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        24850                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         8926                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2693                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1142                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1551                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18781                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                18                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               18                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12382                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5132                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            5288                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             211                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            66                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            277                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9483                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9483                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8143                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10638                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         6568                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        14426                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side         3038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side         6283                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        11812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        37711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side           22                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 79920                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       264000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       504208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       114624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       213784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       470976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      1360768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2929936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           18993                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            75272                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.536202                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.443048                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61556     81.78%     81.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4819      6.40%     88.18% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2740      3.64%     91.82% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1727      2.29%     94.11% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1367      1.82%     95.93% # Request fanout histogram
system.tol2bus.snoop_fanout::5                    685      0.91%     96.84% # Request fanout histogram
system.tol2bus.snoop_fanout::6                    707      0.94%     97.78% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1622      2.15%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     49      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              75272                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017000                       # Number of seconds simulated
sim_ticks                                 16999769500                       # Number of ticks simulated
final_tick                               2280956191500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                7685730                       # Simulator instruction rate (inst/s)
host_op_rate                                  7685721                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              753465986                       # Simulator tick rate (ticks/s)
host_mem_usage                                 773696                       # Number of bytes of host memory used
host_seconds                                    22.56                       # Real time elapsed on the host
sim_insts                                   173405782                       # Number of instructions simulated
sim_ops                                     173405782                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       146176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       238016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        53248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       106752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      2402240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     12655488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        18880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        19392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst          960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data        10112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst          704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data         4288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst         5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data         8448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data         3712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           15676928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       146176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        53248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      2402240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        18880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst         5440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2630720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     15518592                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15518592                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2284                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1668                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        37535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       197742                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          303                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data          158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data           67                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst           85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data          132                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data           58                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              244952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        242478                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             242478                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      8598705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     14001131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      3132278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      6279615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst    141310151                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    744450564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1110603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      1140721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst        56471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data       594832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst        41412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data       252239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst       320004                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data       496948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst       180708                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data       218356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             922184739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      8598705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      3132278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst    141310151                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1110603                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst        56471                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst        41412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst       320004                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst       180708                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        154750334                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       912870730                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            912870730                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       912870730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      8598705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     14001131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      3132278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      6279615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst    141310151                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    744450564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1110603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      1140721                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst        56471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data       594832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst        41412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data       252239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst       320004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data       496948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst       180708                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data       218356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1835055469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      21                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1581                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     480     38.74%     38.74% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     72      5.81%     44.55% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     17      1.37%     45.92% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.08%     46.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    669     54.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1239                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      480     45.71%     45.71% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      72      6.86%     52.57% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      17      1.62%     54.19% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.10%     54.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     480     45.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1050                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             16933710500     99.61%     99.61% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5400000      0.03%     99.64% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 833000      0.00%     99.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.65% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               59814500      0.35%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         16999922500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.717489                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.847458                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.08%      0.08% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   14      1.15%      1.24% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.16%      1.40% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1041     85.82%     87.22% # number of callpals executed
system.cpu0.kern.callpal::rdps                     36      2.97%     90.19% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.08%     90.27% # number of callpals executed
system.cpu0.kern.callpal::rti                     108      8.90%     99.18% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      0.74%     99.92% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.08%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1213                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              125                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 21                      
system.cpu0.kern.mode_good::user                   20                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.168000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.282759                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          65696000     43.69%     43.69% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            84678000     56.31%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5509                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          497.765699                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             122516                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5509                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.239245                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   497.765699                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.972199                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.972199                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          472                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           316600                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          316600                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        88747                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          88747                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        58565                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         58565                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1161                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1161                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1131                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1131                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       147312                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          147312                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       147312                       # number of overall hits
system.cpu0.dcache.overall_hits::total         147312                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         3358                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         3358                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2323                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2323                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          125                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          125                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           57                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           57                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5681                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5681                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5681                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5681                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        92105                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        92105                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        60888                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        60888                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1286                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1286                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1188                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1188                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       152993                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       152993                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       152993                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       152993                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036458                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036458                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.038152                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.038152                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.097201                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.097201                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.047980                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.047980                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.037132                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037132                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.037132                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.037132                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3260                       # number of writebacks
system.cpu0.dcache.writebacks::total             3260                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3233                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999695                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             503580                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3233                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           155.762450                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.006469                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.993226                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000013                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999987                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           891883                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          891883                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       441089                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         441089                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       441089                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          441089                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       441089                       # number of overall hits
system.cpu0.icache.overall_hits::total         441089                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         3235                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3235                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         3235                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3235                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         3235                       # number of overall misses
system.cpu0.icache.overall_misses::total         3235                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       444324                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       444324                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       444324                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       444324                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       444324                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       444324                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.007281                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007281                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.007281                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007281                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.007281                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007281                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         3233                       # number of writebacks
system.cpu0.icache.writebacks::total             3233                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      22                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1170                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     198     35.93%     35.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     17      3.09%     39.02% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.36%     39.38% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    334     60.62%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 551                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      198     47.94%     47.94% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      17      4.12%     52.06% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.48%     52.54% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     196     47.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  413                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             16505000000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 833000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 321000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               17577000      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         16523731000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.586826                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.749546                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   57      8.91%      8.91% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.62%      9.53% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  446     69.69%     79.22% # number of callpals executed
system.cpu1.kern.callpal::rdps                     37      5.78%     85.00% # number of callpals executed
system.cpu1.kern.callpal::rti                      86     13.44%     98.44% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.41%     99.84% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.16%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   640                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              122                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 21                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.557377                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.047619                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.647619                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          67437000      5.21%      5.21% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8405000      0.65%      5.86% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1219233500     94.14%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      57                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2588                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          431.684821                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36237                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2588                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.001932                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     8.134491                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   423.550330                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.015888                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.827247                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.843134                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           109021                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          109021                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        31189                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          31189                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        18012                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         18012                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          492                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          492                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          505                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          505                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        49201                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           49201                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        49201                       # number of overall hits
system.cpu1.dcache.overall_hits::total          49201                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2000                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2000                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          818                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          818                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           54                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           54                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           29                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2818                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2818                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2818                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2818                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        33189                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        33189                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        18830                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        18830                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          534                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          534                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        52019                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        52019                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        52019                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        52019                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.060261                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.060261                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.043441                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.043441                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.098901                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.098901                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.054307                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.054307                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.054173                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.054173                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.054173                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.054173                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1298                       # number of writebacks
system.cpu1.dcache.writebacks::total             1298                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1887                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             150211                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1887                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            79.603074                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    39.932885                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   472.067115                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.077994                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.922006                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           364823                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          364823                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       179581                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         179581                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       179581                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          179581                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       179581                       # number of overall hits
system.cpu1.icache.overall_hits::total         179581                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1887                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1887                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1887                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1887                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1887                       # number of overall misses
system.cpu1.icache.overall_misses::total         1887                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       181468                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       181468                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       181468                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       181468                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       181468                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       181468                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010399                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010399                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010399                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010399                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010399                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010399                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1887                       # number of writebacks
system.cpu1.icache.writebacks::total             1887                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     390                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     60808                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    6361     40.15%     40.15% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    119      0.75%     40.90% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     17      0.11%     41.01% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   9347     58.99%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               15844                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     5990     49.44%     49.44% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     119      0.98%     50.42% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      17      0.14%     50.56% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    5990     49.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                12116                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             16027096500     93.15%     93.15% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                8508500      0.05%     93.20% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 833000      0.00%     93.20% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1169345000      6.80%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         17205783000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.941676                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.640847                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.764706                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                       397     88.62%     88.62% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      0.67%     89.29% # number of syscalls executed
system.cpu2.kern.syscall::6                         5      1.12%     90.40% # number of syscalls executed
system.cpu2.kern.syscall::17                       17      3.79%     94.20% # number of syscalls executed
system.cpu2.kern.syscall::45                        6      1.34%     95.54% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.22%     95.76% # number of syscalls executed
system.cpu2.kern.syscall::71                       10      2.23%     97.99% # number of syscalls executed
system.cpu2.kern.syscall::73                        5      1.12%     99.11% # number of syscalls executed
system.cpu2.kern.syscall::144                       2      0.45%     99.55% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.22%     99.78% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.22%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   448                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    8      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  291      0.53%      0.55% # number of callpals executed
system.cpu2.kern.callpal::tbi                       4      0.01%      0.56% # number of callpals executed
system.cpu2.kern.callpal::swpipl                14252     26.16%     26.72% # number of callpals executed
system.cpu2.kern.callpal::rdps                    625      1.15%     27.87% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     27.87% # number of callpals executed
system.cpu2.kern.callpal::rti                    1456      2.67%     30.54% # number of callpals executed
system.cpu2.kern.callpal::callsys                 466      0.86%     31.40% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     31.40% # number of callpals executed
system.cpu2.kern.callpal::rdunique              37367     68.60%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 54472                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             1746                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                973                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                972                      
system.cpu2.kern.mode_good::user                  973                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.556701                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.715337                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        6907733500     38.40%     38.40% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         11080507000     61.60%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     291                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           316455                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          507.549558                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8794472                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           316455                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            27.790593                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     1.725881                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   505.823677                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.003371                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.987937                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.991308                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          220                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         18597392                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        18597392                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      4717942                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4717942                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3896289                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3896289                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       102476                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       102476                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       106246                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       106246                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      8614231                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8614231                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      8614231                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8614231                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       185950                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       185950                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       127291                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       127291                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         3915                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3915                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           83                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           83                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       313241                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        313241                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       313241                       # number of overall misses
system.cpu2.dcache.overall_misses::total       313241                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      4903892                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4903892                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      4023580                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      4023580                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       106391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       106391                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       106329                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       106329                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      8927472                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8927472                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      8927472                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8927472                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.037919                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.037919                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.031636                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.031636                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.036798                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.036798                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000781                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000781                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.035087                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.035087                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.035087                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.035087                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       177124                       # number of writebacks
system.cpu2.dcache.writebacks::total           177124                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           178802                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           32625837                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           178802                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           182.469083                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     5.120141                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   506.879859                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.010000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.990000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          309                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          167                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         65867598                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        65867598                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     32665596                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       32665596                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     32665596                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        32665596                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     32665596                       # number of overall hits
system.cpu2.icache.overall_hits::total       32665596                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       178802                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       178802                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       178802                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        178802                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       178802                       # number of overall misses
system.cpu2.icache.overall_misses::total       178802                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     32844398                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     32844398                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     32844398                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     32844398                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     32844398                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     32844398                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.005444                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005444                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.005444                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005444                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.005444                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005444                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       178802                       # number of writebacks
system.cpu2.icache.writebacks::total           178802                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      22                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       377                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      92     27.46%     27.46% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     17      5.07%     32.54% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      0.60%     33.13% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    224     66.87%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 335                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       92     45.77%     45.77% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      17      8.46%     54.23% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      1.00%     55.22% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      90     44.78%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  201                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             16509181500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 833000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 330500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               13301000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         16523646000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.401786                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.600000                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.84%      0.84% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  297     83.43%     84.27% # number of callpals executed
system.cpu3.kern.callpal::rdps                     37     10.39%     94.66% # number of callpals executed
system.cpu3.kern.callpal::rti                      19      5.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   356                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               22                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              617                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          407.053066                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              11179                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              617                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            18.118314                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   110.225654                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   296.827413                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.215284                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.579741                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.795026                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            34094                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           34094                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         9366                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           9366                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         6255                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          6255                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           91                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           91                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           85                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           85                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        15621                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           15621                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        15621                       # number of overall hits
system.cpu3.dcache.overall_hits::total          15621                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          529                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          529                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          279                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          279                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           26                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           26                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           26                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           26                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          808                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           808                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          808                       # number of overall misses
system.cpu3.dcache.overall_misses::total          808                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         9895                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         9895                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         6534                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         6534                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          117                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          111                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        16429                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        16429                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        16429                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        16429                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.053461                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.053461                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.042700                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.042700                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.234234                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.234234                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.049181                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.049181                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.049181                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.049181                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          266                       # number of writebacks
system.cpu3.dcache.writebacks::total              266                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1092                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              60231                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1092                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            55.156593                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    41.058918                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   470.941082                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.080193                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.919807                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            99304                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           99304                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        48014                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          48014                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        48014                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           48014                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        48014                       # number of overall hits
system.cpu3.icache.overall_hits::total          48014                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1092                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1092                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1092                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1092                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1092                       # number of overall misses
system.cpu3.icache.overall_misses::total         1092                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        49106                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        49106                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        49106                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        49106                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        49106                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        49106                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.022238                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.022238                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.022238                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.022238                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.022238                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.022238                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1092                       # number of writebacks
system.cpu3.icache.writebacks::total             1092                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       475                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     148     33.56%     33.56% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                     17      3.85%     37.41% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.23%     37.64% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    275     62.36%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 441                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      148     47.28%     47.28% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                      17      5.43%     52.72% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.32%     53.04% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     147     46.96%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  313                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0             16512047500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                 833000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               10558500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total         16523603500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.534545                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.709751                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::swpipl                  405     88.62%     88.62% # number of callpals executed
system.cpu4.kern.callpal::rdps                     34      7.44%     96.06% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      3.94%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   457                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               18                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                  0                      
system.cpu4.kern.mode_good::user                    0                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements              246                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          395.925975                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs               2626                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs              246                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            10.674797                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   395.925975                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.773293                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.773293                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          386                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses            26532                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses           26532                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data         8139                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total           8139                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data         4323                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total          4323                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data           66                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total           66                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data           48                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        12462                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           12462                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        12462                       # number of overall hits
system.cpu4.dcache.overall_hits::total          12462                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data          350                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          350                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           79                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           79                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data           22                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total           22                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           30                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           30                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data          429                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           429                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data          429                       # number of overall misses
system.cpu4.dcache.overall_misses::total          429                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data         8489                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total         8489                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data         4402                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total         4402                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total           88                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data           78                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total           78                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        12891                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        12891                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        12891                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        12891                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.041230                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.041230                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.017946                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.017946                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.384615                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.384615                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.033279                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.033279                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.033279                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.033279                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           98                       # number of writebacks
system.cpu4.dcache.writebacks::total               98                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements              172                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs              23087                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              172                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           134.226744                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.155880                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.844120                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.000304                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999696                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses            80200                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses           80200                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst        39842                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total          39842                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst        39842                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total           39842                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst        39842                       # number of overall hits
system.cpu4.icache.overall_hits::total          39842                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst          172                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          172                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst          172                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           172                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst          172                       # number of overall misses
system.cpu4.icache.overall_misses::total          172                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst        40014                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total        40014                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst        40014                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total        40014                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst        40014                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total        40014                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.004298                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.004298                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.004298                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.004298                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.004298                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.004298                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks          172                       # number of writebacks
system.cpu4.icache.writebacks::total              172                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       327                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      74     25.26%     25.26% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                     17      5.80%     31.06% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      0.34%     31.40% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    201     68.60%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 293                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       74     44.85%     44.85% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                      17     10.30%     55.15% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      0.61%     55.76% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      73     44.24%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  165                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0             16513218500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                 833000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                9345000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total         16523561000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.363184                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.563140                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                  257     83.17%     83.17% # number of callpals executed
system.cpu5.kern.callpal::rdps                     34     11.00%     94.17% # number of callpals executed
system.cpu5.kern.callpal::rti                      18      5.83%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   309                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel               18                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements              181                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          444.041690                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                921                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              181                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             5.088398                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data            6                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   438.041690                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.011719                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.855550                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.867269                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          443                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          427                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.865234                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            21692                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           21692                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data         6751                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total           6751                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data         3507                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total          3507                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           54                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           54                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           48                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        10258                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           10258                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        10258                       # number of overall hits
system.cpu5.dcache.overall_hits::total          10258                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data          252                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total          252                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           45                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           24                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           24                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           18                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data          297                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total           297                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data          297                       # number of overall misses
system.cpu5.dcache.overall_misses::total          297                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data         7003                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total         7003                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data         3552                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total         3552                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           66                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           66                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        10555                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        10555                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        10555                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        10555                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.035985                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.035985                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.012669                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.012669                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.307692                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.307692                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.272727                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.272727                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.028138                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.028138                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.028138                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.028138                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           39                       # number of writebacks
system.cpu5.dcache.writebacks::total               39                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements              112                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs               5946                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              112                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            53.089286                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    91.081497                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   420.918503                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.177894                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.822106                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses            65320                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses           65320                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst        32492                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total          32492                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst        32492                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total           32492                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst        32492                       # number of overall hits
system.cpu5.icache.overall_hits::total          32492                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst          112                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          112                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst          112                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           112                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst          112                       # number of overall misses
system.cpu5.icache.overall_misses::total          112                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst        32604                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total        32604                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst        32604                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total        32604                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst        32604                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total        32604                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.003435                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.003435                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.003435                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.003435                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.003435                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.003435                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks          112                       # number of writebacks
system.cpu5.icache.writebacks::total              112                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                       405                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     116     31.27%     31.27% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                     17      4.58%     35.85% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.27%     36.12% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    237     63.88%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 371                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      116     46.59%     46.59% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                      17      6.83%     53.41% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.40%     53.82% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     115     46.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  249                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0             16512476000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                 833000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31               10045000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total         16523518500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.485232                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.671159                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                  335     86.56%     86.56% # number of callpals executed
system.cpu6.kern.callpal::rdps                     34      8.79%     95.35% # number of callpals executed
system.cpu6.kern.callpal::rti                      18      4.65%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   387                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel               18                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements              158                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          442.260054                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs               1262                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              158                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             7.987342                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   442.260054                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.863789                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.863789                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            20884                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           20884                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data         6349                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total           6349                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data         3480                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total          3480                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           79                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           79                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           54                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           54                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data         9829                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total            9829                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data         9829                       # number of overall hits
system.cpu6.dcache.overall_hits::total           9829                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data          252                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total          252                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           44                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           44                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data           16                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           24                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data          296                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total           296                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data          296                       # number of overall misses
system.cpu6.dcache.overall_misses::total          296                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data         6601                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total         6601                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data         3524                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total         3524                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           95                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           78                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           78                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data        10125                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        10125                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data        10125                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        10125                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.038176                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.038176                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.012486                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.012486                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.168421                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.168421                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.307692                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.307692                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.029235                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.029235                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.029235                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.029235                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           51                       # number of writebacks
system.cpu6.dcache.writebacks::total               51                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              156                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs              24765                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              156                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           158.750000                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses            60286                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses           60286                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst        29909                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total          29909                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst        29909                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total           29909                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst        29909                       # number of overall hits
system.cpu6.icache.overall_hits::total          29909                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst          156                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          156                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst          156                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           156                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst          156                       # number of overall misses
system.cpu6.icache.overall_misses::total          156                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst        30065                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total        30065                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst        30065                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total        30065                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst        30065                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total        30065                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.005189                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.005189                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.005189                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.005189                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.005189                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.005189                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks          156                       # number of writebacks
system.cpu6.icache.writebacks::total              156                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      18                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                       335                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                      77     25.58%     25.58% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                     17      5.65%     31.23% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      0.66%     31.89% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                    205     68.11%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                 301                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                       77     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                      17      9.83%     54.34% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2      1.16%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                      77     44.51%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                  173                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0             16512935000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                 833000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31                9423500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total         16523386500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.375610                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.574751                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                  265     83.60%     83.60% # number of callpals executed
system.cpu7.kern.callpal::rdps                     34     10.73%     94.32% # number of callpals executed
system.cpu7.kern.callpal::rti                      18      5.68%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                   317                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel               18                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements              181                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          446.772856                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               1178                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              181                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             6.508287                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data            6                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   440.772856                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.011719                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.860884                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.872603                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            22170                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           22170                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data         6896                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           6896                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data         3548                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          3548                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data           75                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           75                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data           44                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           44                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data        10444                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           10444                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data        10444                       # number of overall hits
system.cpu7.dcache.overall_hits::total          10444                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data          279                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          279                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           53                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           53                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data           11                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data           23                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data          332                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           332                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data          332                       # number of overall misses
system.cpu7.dcache.overall_misses::total          332                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data         7175                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         7175                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data         3601                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         3601                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data           67                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           67                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data        10776                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        10776                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data        10776                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        10776                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038885                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038885                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.014718                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.014718                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.127907                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.127907                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.343284                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.343284                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.030809                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.030809                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.030809                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.030809                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           48                       # number of writebacks
system.cpu7.dcache.writebacks::total               48                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements              203                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 507                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              24098                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              203                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           118.709360                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    99.565238                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   407.434762                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.194463                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.795771                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.990234                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            66651                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           66651                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst        33021                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          33021                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst        33021                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           33021                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst        33021                       # number of overall hits
system.cpu7.icache.overall_hits::total          33021                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst          203                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          203                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst          203                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           203                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst          203                       # number of overall misses
system.cpu7.icache.overall_misses::total          203                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst        33224                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        33224                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst        33224                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        33224                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst        33224                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        33224                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.006110                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.006110                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.006110                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.006110                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.006110                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.006110                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks          203                       # number of writebacks
system.cpu7.icache.writebacks::total              203                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1956                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1956                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133322                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133322                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1166                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          726                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  270556                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          363                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9639                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8384239                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               131113                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          297                       # number of demand (read+write) misses
system.iocache.demand_misses::total               297                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          297                       # number of overall misses
system.iocache.overall_misses::total              297                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          297                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             297                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          297                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            297                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    254518                       # number of replacements
system.l2.tags.tagsinuse                  3982.005599                       # Cycle average of tags in use
system.l2.tags.total_refs                      469112                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    254518                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.843139                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1519.819644                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.595784                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.007629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.640344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu6.data         0.047043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    21.611427                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    15.203038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    18.448854                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     9.409337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   623.839399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1748.665028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     7.431360                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     2.080205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst     0.561814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data     2.842168                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     0.059330                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data     1.579257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     2.908928                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data     4.920864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst     0.711129                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data     0.623015                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.371050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu6.data        0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.005276                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.003712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.004504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.002297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.152305                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.426920                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.001814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.000137                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.000694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.000014                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.000386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.000710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.001201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.000174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.000152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.972169                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4049                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          547                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1874                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1285                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988525                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7774721                       # Number of tag accesses
system.l2.tags.data_accesses                  7774721                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       182184                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           182184                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       121959                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           121959                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   16                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 11                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          191                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           76                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        32388                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 32676                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          951                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1055                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       141255                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          797                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst          157                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst          101                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst           71                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst          155                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             144542                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         1263                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          906                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        83748                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          267                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data          121                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data           99                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data           72                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data          113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             86589                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          951                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1454                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1055                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          982                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       141255                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       116136                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          797                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          280                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst          157                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          129                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst          101                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data           99                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst           71                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data           72                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst          155                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          113                       # number of demand (read+write) hits
system.l2.demand_hits::total                   263807                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          951                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1454                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1055                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          982                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       141255                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       116136                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          797                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          280                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst          157                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          129                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst          101                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data           99                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst           71                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data           72                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst          155                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          113                       # number of overall hits
system.l2.overall_hits::total                  263807                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data           76                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           24                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data           27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data           26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data           23                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data           29                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                255                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data           16                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              121                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1960                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          688                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        94700                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          182                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data           32                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data           15                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               97615                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2284                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          832                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        37547                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          295                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst           15                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst           11                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst           85                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            41117                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1760                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          983                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       103127                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          123                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data          126                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data           55                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data          113                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data           42                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          106329                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2284                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3720                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          832                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1671                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        37547                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       197827                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          295                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          305                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data          158                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data           70                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           85                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          132                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           48                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data           61                       # number of demand (read+write) misses
system.l2.demand_misses::total                 245061                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2284                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3720                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          832                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1671                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        37547                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       197827                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          295                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          305                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data          158                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data           70                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           85                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          132                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           48                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data           61                       # number of overall misses
system.l2.overall_misses::total                245061                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       182184                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       182184                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       121959                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       121959                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           77                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           32                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data           28                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              271                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           29                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           12                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            132                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       127088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          195                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           40                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            130291                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         3235                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       178802                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1092                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst          172                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst          112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst          156                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst          203                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         185659                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         3023                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       186875                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          390                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data          247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data          154                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data          185                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data          155                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        192918                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3235                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5174                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1887                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2653                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       178802                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       313963                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1092                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          585                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst          172                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          287                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst          112                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          169                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst          156                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          204                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst          203                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data          174                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               508868                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3235                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5174                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1887                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2653                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       178802                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       313963                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1092                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          585                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst          172                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          287                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst          112                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          169                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst          156                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          204                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst          203                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data          174                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              508868                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.987013                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.848485                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.956522                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.964286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.940959                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.965517                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.772727                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.916667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.911204                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.900524                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.745153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.933333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.800000                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.749208                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.706028                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.440911                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.209992                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.270147                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.087209                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.098214                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.544872                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.236453                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.221465                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.582203                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.520381                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.551850                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.315385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.510121                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.357143                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.610811                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.270968                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.551162                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.706028                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.718980                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.440911                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.629853                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.209992                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.630097                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.270147                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.521368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.087209                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.550523                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.098214                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.414201                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.544872                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.647059                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.236453                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.350575                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.481581                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.706028                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.718980                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.440911                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.629853                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.209992                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.630097                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.270147                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.521368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.087209                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.550523                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.098214                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.414201                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.544872                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.647059                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.236453                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.350575                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.481581                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               111662                       # number of writebacks
system.l2.writebacks::total                    111662                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1659                       # Transaction distribution
system.membus.trans_dist::ReadResp             149402                       # Transaction distribution
system.membus.trans_dist::WriteReq               2506                       # Transaction distribution
system.membus.trans_dist::WriteResp              2506                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       242478                       # Transaction distribution
system.membus.trans_dist::CleanEvict           110749                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              584                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            279                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             470                       # Transaction distribution
system.membus.trans_dist::ReadExReq             97656                       # Transaction distribution
system.membus.trans_dist::ReadExResp            97521                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        147743                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       130816                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       393042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       393042                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         8330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       713813                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       722143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1115185                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8391232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8391232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9639                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     22824256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     22833895                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31225127                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            734767                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  734767    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              734767                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               93548                       # DTB read hits
system.switch_cpus0.dtb.read_misses               129                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           37718                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              62452                       # DTB write hits
system.switch_cpus0.dtb.write_misses               18                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          21980                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              156000                       # DTB hits
system.switch_cpus0.dtb.data_misses               147                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           59698                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             188194                       # ITB hits
system.switch_cpus0.itb.fetch_misses              121                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         188315                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                33999560                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             444167                       # Number of instructions committed
system.switch_cpus0.committedOps               444167                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       429195                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           372                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              18751                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        42849                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              429195                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  372                       # number of float instructions
system.switch_cpus0.num_int_register_reads       577994                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       316341                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          208                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               156492                       # number of memory refs
system.switch_cpus0.num_load_insts              93951                       # Number of load instructions
system.switch_cpus0.num_store_insts             62541                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      33555135.723525                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      444424.276475                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.013071                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.986929                       # Percentage of idle cycles
system.switch_cpus0.Branches                    65985                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         6079      1.37%      1.37% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           269914     60.75%     62.12% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             409      0.09%     62.21% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.21% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             45      0.01%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              3      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.22% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           96789     21.78%     84.00% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          62857     14.15%     98.15% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          8228      1.85%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            444324                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               33198                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1906                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              19302                       # DTB write hits
system.switch_cpus1.dtb.write_misses               39                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            940                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               52500                       # DTB hits
system.switch_cpus1.dtb.data_misses               365                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2846                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              27836                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          27961                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                33047484                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             181082                       # Number of instructions committed
system.switch_cpus1.committedOps               181082                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       174243                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           239                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               4398                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        20684                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              174243                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  239                       # number of float instructions
system.switch_cpus1.num_int_register_reads       232052                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       132595                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                53617                       # number of memory refs
system.switch_cpus1.num_load_insts              34077                       # Number of load instructions
system.switch_cpus1.num_store_insts             19540                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      32870997.350666                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      176486.649334                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.005340                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.994660                       # Percentage of idle cycles
system.switch_cpus1.Branches                    26924                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2950      1.63%      1.63% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           115372     63.58%     65.20% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             319      0.18%     65.38% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.38% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             32      0.02%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.40% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           35298     19.45%     84.85% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          19563     10.78%     95.63% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          7931      4.37%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            181468                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             4971553                       # DTB read hits
system.switch_cpus2.dtb.read_misses              3419                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         3248589                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            4132531                       # DTB write hits
system.switch_cpus2.dtb.write_misses              924                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   3                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        2772815                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             9104084                       # DTB hits
system.switch_cpus2.dtb.data_misses              4343                       # DTB misses
system.switch_cpus2.dtb.data_acv                    3                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         6021404                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           22379706                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1854                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       22381560                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                34411983                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           32840052                       # Number of instructions committed
system.switch_cpus2.committedOps             32840052                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     28625002                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       3851456                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            1046675                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      2946728                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            28625002                       # number of integer instructions
system.switch_cpus2.num_fp_insts              3851456                       # number of float instructions
system.switch_cpus2.num_int_register_reads     41648020                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     20122661                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      2564616                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      2564099                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs              9149279                       # number of memory refs
system.switch_cpus2.num_load_insts            5014922                       # Number of load instructions
system.switch_cpus2.num_store_insts           4134357                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      1167646.592264                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      33244336.407736                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.966069                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.033931                       # Percentage of idle cycles
system.switch_cpus2.Branches                  4172410                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass      2319061      7.06%      7.06% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         18238983     55.53%     62.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          533544      1.62%     64.22% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     64.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd        1282152      3.90%     68.12% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             48      0.00%     68.12% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt         767567      2.34%     70.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult            51      0.00%     70.46% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv         255847      0.78%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     71.24% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         5140685     15.65%     86.89% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        4137444     12.60%     99.49% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        169016      0.51%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          32844398                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                9999                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              22                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               6671                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               16670                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              22                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               4486                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           4486                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                33047314                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              49104                       # Number of instructions committed
system.switch_cpus3.committedOps                49104                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        47275                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               2076                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         4146                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               47275                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        64853                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        35772                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                16717                       # number of memory refs
system.switch_cpus3.num_load_insts              10018                       # Number of load instructions
system.switch_cpus3.num_store_insts              6699                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      32999604.695463                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      47709.304537                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001444                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998556                       # Percentage of idle cycles
system.switch_cpus3.Branches                     7046                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          366      0.75%      0.75% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            30068     61.23%     61.98% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             148      0.30%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.28% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.02%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.30% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           10248     20.87%     83.17% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           6704     13.65%     96.82% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          1561      3.18%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             49106                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits                8577                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_hits               4505                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               13082                       # DTB hits
system.switch_cpus4.dtb.data_misses                 0                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus4.itb.fetch_hits               5203                       # ITB hits
system.switch_cpus4.itb.fetch_misses                0                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses           5203                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                33047225                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts              40014                       # Number of instructions committed
system.switch_cpus4.committedOps                40014                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses        38365                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               1598                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts         3013                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts               38365                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_int_register_reads        52485                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes        30532                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                13100                       # number of memory refs
system.switch_cpus4.num_load_insts               8577                       # Number of load instructions
system.switch_cpus4.num_store_insts              4523                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      33008349.272567                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      38875.727433                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.001176                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.998824                       # Percentage of idle cycles
system.switch_cpus4.Branches                     5434                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass          164      0.41%      0.41% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            24536     61.32%     61.73% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             119      0.30%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     62.03% # Class of executed instruction
system.switch_cpus4.op_class::MemRead            8746     21.86%     83.88% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite           4523     11.30%     95.19% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          1926      4.81%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total             40014                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits                7081                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits               3646                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               10727                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits               3871                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses           3871                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                33047140                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts              32604                       # Number of instructions committed
system.switch_cpus5.committedOps                32604                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses        31303                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               1318                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts         2618                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts               31303                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads        42720                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes        24761                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                10745                       # number of memory refs
system.switch_cpus5.num_load_insts               7081                       # Number of load instructions
system.switch_cpus5.num_store_insts              3664                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      33015466.802785                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      31673.197215                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.000958                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.999042                       # Percentage of idle cycles
system.switch_cpus5.Branches                     4591                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass          154      0.47%      0.47% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            20109     61.68%     62.15% # Class of executed instruction
system.switch_cpus5.op_class::IntMult             115      0.35%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     62.50% # Class of executed instruction
system.switch_cpus5.op_class::MemRead            7228     22.17%     84.67% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite           3664     11.24%     95.91% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          1334      4.09%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total             32604                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                6696                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits               3635                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits               10331                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits               4573                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses           4573                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                33047055                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts              30065                       # Number of instructions committed
system.switch_cpus6.committedOps                30065                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses        28652                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               1248                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts         2180                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts               28652                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads        38639                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes        22661                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                10349                       # number of memory refs
system.switch_cpus6.num_load_insts               6696                       # Number of load instructions
system.switch_cpus6.num_store_insts              3653                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      33017849.755143                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      29205.244857                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.000884                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.999116                       # Percentage of idle cycles
system.switch_cpus6.Branches                     4101                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass          153      0.51%      0.51% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu            17664     58.75%     59.26% # Class of executed instruction
system.switch_cpus6.op_class::IntMult              89      0.30%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.56% # Class of executed instruction
system.switch_cpus6.op_class::MemRead            6860     22.82%     82.37% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite           3653     12.15%     94.53% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          1646      5.47%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total             30065                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                7261                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits               3702                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits               10963                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits               3943                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses           3943                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                33046791                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts              33224                       # Number of instructions committed
system.switch_cpus7.committedOps                33224                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses        31900                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls               1334                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts         2741                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts               31900                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads        43462                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes        25183                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                10981                       # number of memory refs
system.switch_cpus7.num_load_insts               7261                       # Number of load instructions
system.switch_cpus7.num_store_insts              3720                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      33014515.511151                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      32275.488849                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000977                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999023                       # Percentage of idle cycles
system.switch_cpus7.Branches                     4746                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass          150      0.45%      0.45% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu            20462     61.59%     62.04% # Class of executed instruction
system.switch_cpus7.op_class::IntMult             115      0.35%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     62.39% # Class of executed instruction
system.switch_cpus7.op_class::MemRead            7410     22.30%     84.69% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite           3721     11.20%     95.89% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess          1366      4.11%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total             33224                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      1025636                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       437005                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       174079                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          33200                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        14523                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        18677                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1659                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            384481                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2506                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2506                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       182184                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       121959                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          110293                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             506                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           290                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            796                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           130426                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          130426                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        185659                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       197163                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         8527                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        17926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         7921                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       475934                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       926066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         2575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2159                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side          353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side         1109                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side          232                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side          780                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side          359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side          784                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          481                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          832                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1450854                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       338688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       573143                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       187456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       263916                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     19016448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     31631288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        94912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        67116                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side        11584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side        33168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side         7680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side        21456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side        12992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side        21840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        17792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        23184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               52322663                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          516980                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1546545                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.464205                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.401777                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1316664     85.14%     85.14% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  59219      3.83%     88.96% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  78417      5.07%     94.04% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  22656      1.46%     95.50% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   9426      0.61%     96.11% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   9225      0.60%     96.71% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   7761      0.50%     97.21% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  41918      2.71%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1259      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1546545                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.448151                       # Number of seconds simulated
sim_ticks                                448150817500                       # Number of ticks simulated
final_tick                               2729107009000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1751638                       # Simulator instruction rate (inst/s)
host_op_rate                                  1751638                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              281852441                       # Simulator tick rate (ticks/s)
host_mem_usage                                 781028                       # Number of bytes of host memory used
host_seconds                                  1590.02                       # Real time elapsed on the host
sim_insts                                  2785138572                       # Number of instructions simulated
sim_ops                                    2785138572                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       769408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     31073024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       694848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data     43598080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      9243712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     81394560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      2378816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     78973504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst       800320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data     43426880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst       748736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data     41297152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst       179904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data     11783360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst       882240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data     27742464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          374987008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       769408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       694848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      9243712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      2378816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst       800320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst       748736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst       179904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst       882240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      15697984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    249152064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       249152064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        12022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       485516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        10857                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       681220                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       144433                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      1271790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        37169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      1233961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst        12505                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data       678545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst        11699                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data       645268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst         2811                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data       184115                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst        13785                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data       433476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             5859172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       3893001                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3893001                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      1716851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     69336087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1550478                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     97284392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     20626342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    181623143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      5308070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    176220819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      1785827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data     96902378                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst      1670723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data     92150121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst       401436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data     26293291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst      1968623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data     61904303                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             836742885                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1716851                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1550478                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     20626342                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      5308070                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      1785827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst      1670723                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst       401436                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst      1968623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         35028351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       555955840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            555955840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       555955840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1716851                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     69336087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1550478                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     97284392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     20626342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    181623143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      5308070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    176220819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      1785827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data     96902378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst      1670723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data     92150121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst       401436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data     26293291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst      1968623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data     61904303                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1392698725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     543                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     60411                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3267     28.74%     28.74% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    150      1.32%     30.06% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    459      4.04%     34.09% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    168      1.48%     35.57% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   7325     64.43%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               11369                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3265     45.70%     45.70% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     150      2.10%     47.80% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     459      6.42%     54.22% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     168      2.35%     56.57% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3103     43.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 7145                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            447554640500     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               11250000      0.00%     99.87% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               22491000      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               27798500      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              534188000      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        448150368000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999388                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.423618                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.628463                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::17                        6    100.00%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     6                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   18      0.15%      0.15% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   35      0.29%      0.44% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 9622     79.73%     80.17% # number of callpals executed
system.cpu0.kern.callpal::rdps                    953      7.90%     88.07% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     2      0.02%     88.08% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     2      0.02%     88.10% # number of callpals executed
system.cpu0.kern.callpal::rti                     971      8.05%     96.15% # number of callpals executed
system.cpu0.kern.callpal::callsys                  24      0.20%     96.35% # number of callpals executed
system.cpu0.kern.callpal::rdunique                441      3.65%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 12068                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1004                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                290                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                290                      
system.cpu0.kern.mode_good::user                  290                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.288845                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.448223                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      375294113500     80.71%     80.71% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user         89705452000     19.29%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      35                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          1105450                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          459.935333                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           44074801                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1105450                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            39.870461                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   459.935333                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.898311                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.898311                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          297                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         91489736                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        91489736                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     35569770                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       35569770                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      8498010                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       8498010                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         6297                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         6297                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         5936                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5936                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     44067780                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        44067780                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     44067780                       # number of overall hits
system.cpu0.dcache.overall_hits::total       44067780                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       445696                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       445696                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data       663041                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       663041                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1032                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1032                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         1174                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1174                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      1108737                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1108737                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      1108737                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1108737                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     36015466                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     36015466                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      9161051                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9161051                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7329                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7329                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7110                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7110                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     45176517                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     45176517                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     45176517                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     45176517                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012375                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012375                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.072376                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.072376                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.140810                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.140810                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.165120                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.165120                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.024542                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.024542                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.024542                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.024542                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       933035                       # number of writebacks
system.cpu0.dcache.writebacks::total           933035                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            26292                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          147551212                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            26292                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          5612.019321                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          289                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        362795198                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       362795198                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst    181358161                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      181358161                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst    181358161                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       181358161                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst    181358161                       # number of overall hits
system.cpu0.icache.overall_hits::total      181358161                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        26292                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        26292                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        26292                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         26292                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        26292                       # number of overall misses
system.cpu0.icache.overall_misses::total        26292                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst    181384453                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    181384453                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst    181384453                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    181384453                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst    181384453                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    181384453                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000145                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000145                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000145                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000145                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000145                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000145                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        26292                       # number of writebacks
system.cpu0.icache.writebacks::total            26292                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     284                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    116419                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2257     26.89%     26.89% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    459      5.47%     32.35% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    165      1.97%     34.32% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   5514     65.68%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                8395                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2254     45.27%     45.27% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     459      9.22%     54.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     165      3.31%     57.80% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2101     42.20%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 4979                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            448486858500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               22491000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               27655000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              295292000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        448832296500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.998671                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.381030                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.593091                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::71                        1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    4      0.04%      0.04% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   33      0.34%      0.38% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 7040     71.77%     72.15% # number of callpals executed
system.cpu1.kern.callpal::rdps                    929      9.47%     81.62% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     3      0.03%     81.65% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     3      0.03%     81.68% # number of callpals executed
system.cpu1.kern.callpal::rti                     731      7.45%     89.13% # number of callpals executed
system.cpu1.kern.callpal::callsys                  15      0.15%     89.29% # number of callpals executed
system.cpu1.kern.callpal::rdunique               1051     10.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  9809                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              466                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                445                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                298                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                450                      
system.cpu1.kern.mode_good::user                  445                      
system.cpu1.kern.mode_good::idle                    4                      
system.cpu1.kern.mode_switch_good::kernel     0.965665                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.013423                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.743590                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         384290000      0.08%      0.08% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        320252989000     68.88%     68.96% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        144306653500     31.04%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      33                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          2727915                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          487.045884                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          153686932                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2727915                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            56.338607                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.565341                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   486.480543                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.001104                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.950157                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.951261                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          501                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          171                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          104                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.978516                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        315570867                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       315570867                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    132888042                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      132888042                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     20789993                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      20789993                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2797                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2797                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         2748                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2748                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    153678035                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       153678035                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    153678035                       # number of overall hits
system.cpu1.dcache.overall_hits::total      153678035                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      1121297                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1121297                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      1612334                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1612334                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          715                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          715                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          635                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          635                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      2733631                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2733631                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      2733631                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2733631                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    134009339                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    134009339                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     22402327                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     22402327                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         3512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3512                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         3383                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3383                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    156411666                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    156411666                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    156411666                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    156411666                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008367                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008367                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.071972                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.071972                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.203588                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.203588                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.187703                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.187703                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.017477                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.017477                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.017477                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.017477                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      2552329                       # number of writebacks
system.cpu1.dcache.writebacks::total          2552329                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            42187                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          499013220                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            42187                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         11828.601702                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     9.048516                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   502.951484                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.017673                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.982327                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          250                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          155                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1283218663                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1283218663                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    641546051                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      641546051                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    641546051                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       641546051                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    641546051                       # number of overall hits
system.cpu1.icache.overall_hits::total      641546051                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        42187                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        42187                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        42187                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         42187                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        42187                       # number of overall misses
system.cpu1.icache.overall_misses::total        42187                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    641588238                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    641588238                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    641588238                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    641588238                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    641588238                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    641588238                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000066                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000066                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        42187                       # number of writebacks
system.cpu1.icache.writebacks::total            42187                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     320                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    197906                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    6527     36.44%     36.44% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     27      0.15%     36.59% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    459      2.56%     39.15% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     61      0.34%     39.49% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  10838     60.51%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               17912                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     6526     48.05%     48.05% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      27      0.20%     48.24% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     459      3.38%     51.62% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      61      0.45%     52.07% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    6510     47.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                13583                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            447251587000     99.80%     99.80% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1930500      0.00%     99.80% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               22491000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               10469000      0.00%     99.81% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              864331500      0.19%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        448150809000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999847                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.600664                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.758318                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      0.27%      0.27% # number of syscalls executed
system.cpu2.kern.syscall::3                       114     31.15%     31.42% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      0.82%     32.24% # number of syscalls executed
system.cpu2.kern.syscall::6                        33      9.02%     41.26% # number of syscalls executed
system.cpu2.kern.syscall::17                       19      5.19%     46.45% # number of syscalls executed
system.cpu2.kern.syscall::19                       32      8.74%     55.19% # number of syscalls executed
system.cpu2.kern.syscall::45                       32      8.74%     63.93% # number of syscalls executed
system.cpu2.kern.syscall::71                       66     18.03%     81.97% # number of syscalls executed
system.cpu2.kern.syscall::73                       32      8.74%     90.71% # number of syscalls executed
system.cpu2.kern.syscall::74                       34      9.29%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                   366                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  881      0.52%      0.52% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  269      0.16%      0.68% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.00%      0.69% # number of callpals executed
system.cpu2.kern.callpal::swpipl                15259      9.07%      9.75% # number of callpals executed
system.cpu2.kern.callpal::rdps                   1163      0.69%     10.44% # number of callpals executed
system.cpu2.kern.callpal::rti                    2108      1.25%     11.70% # number of callpals executed
system.cpu2.kern.callpal::callsys                 745      0.44%     12.14% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     12.14% # number of callpals executed
system.cpu2.kern.callpal::rdunique             147855     87.86%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                168285                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             2377                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               1836                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               1836                      
system.cpu2.kern.mode_good::user                 1836                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.772402                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.871588                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      220476527500     49.20%     49.20% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        227674281500     50.80%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     269                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          2174890                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          492.506004                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          123002175                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2174890                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            56.555584                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   492.506004                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.961926                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.961926                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          417                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           79                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.814453                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        252548714                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       252548714                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     82847705                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       82847705                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     39920096                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      39920096                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       112713                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       112713                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       115800                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       115800                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    122767801                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       122767801                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    122767801                       # number of overall hits
system.cpu2.dcache.overall_hits::total      122767801                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      1368471                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      1368471                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       810833                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       810833                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         5287                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         5287                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1981                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1981                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      2179304                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2179304                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      2179304                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2179304                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     84216176                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     84216176                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     40730929                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     40730929                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       118000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       118000                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       117781                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       117781                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    124947105                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    124947105                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    124947105                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    124947105                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016250                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016250                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.019907                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.019907                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.044805                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.044805                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.016819                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.016819                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.017442                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.017442                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.017442                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.017442                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      1298110                       # number of writebacks
system.cpu2.dcache.writebacks::total          1298110                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           344409                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          460518411                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           344409                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1337.126530                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          340                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          126                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        922087523                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       922087523                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    460527148                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      460527148                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    460527148                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       460527148                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    460527148                       # number of overall hits
system.cpu2.icache.overall_hits::total      460527148                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       344409                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       344409                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       344409                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        344409                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       344409                       # number of overall misses
system.cpu2.icache.overall_misses::total       344409                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    460871557                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    460871557                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    460871557                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    460871557                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    460871557                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    460871557                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000747                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000747                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000747                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000747                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000747                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000747                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       344409                       # number of writebacks
system.cpu2.icache.writebacks::total           344409                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     495                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    176374                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    6991     38.87%     38.87% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    459      2.55%     41.42% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    202      1.12%     42.55% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  10333     57.45%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               17985                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     6983     48.35%     48.35% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     459      3.18%     51.53% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     202      1.40%     52.93% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    6798     47.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                14442                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            447870617500     99.79%     99.79% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               22491000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               35253000      0.01%     99.80% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              904438000      0.20%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        448832799500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.998856                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.657892                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.803003                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::4                         4      7.55%      7.55% # number of syscalls executed
system.cpu3.kern.syscall::17                       31     58.49%     66.04% # number of syscalls executed
system.cpu3.kern.syscall::45                        1      1.89%     67.92% # number of syscalls executed
system.cpu3.kern.syscall::71                        4      7.55%     75.47% # number of syscalls executed
system.cpu3.kern.syscall::74                        8     15.09%     90.57% # number of syscalls executed
system.cpu3.kern.syscall::75                        4      7.55%     98.11% # number of syscalls executed
system.cpu3.kern.syscall::92                        1      1.89%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    53                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                  207      0.98%      0.98% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  388      1.83%      2.81% # number of callpals executed
system.cpu3.kern.callpal::tbi                       2      0.01%      2.82% # number of callpals executed
system.cpu3.kern.callpal::swpipl                14908     70.30%     73.11% # number of callpals executed
system.cpu3.kern.callpal::rdps                    972      4.58%     77.70% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     8      0.04%     77.73% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     8      0.04%     77.77% # number of callpals executed
system.cpu3.kern.callpal::rti                    2417     11.40%     89.17% # number of callpals executed
system.cpu3.kern.callpal::callsys                 328      1.55%     90.72% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.01%     90.72% # number of callpals executed
system.cpu3.kern.callpal::rdunique               1967      9.28%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 21207                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             2805                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               1919                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               1919                      
system.cpu3.kern.mode_good::user                 1919                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.684135                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.812447                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      325555799000     69.85%     69.85% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        140538447000     30.15%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     388                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          2368235                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          463.653766                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           80812000                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2368235                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            34.123303                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     2.025395                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   461.628371                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.003956                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.901618                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.905574                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          391                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        168728204                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       168728204                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     55981608                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       55981608                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     24775330                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      24775330                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        20028                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        20028                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        21295                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        21295                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     80756938                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        80756938                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     80756938                       # number of overall hits
system.cpu3.dcache.overall_hits::total       80756938                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      1357442                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      1357442                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      1016675                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1016675                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         2955                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         2955                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         1471                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1471                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      2374117                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       2374117                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      2374117                       # number of overall misses
system.cpu3.dcache.overall_misses::total      2374117                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     57339050                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     57339050                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     25792005                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     25792005                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        22983                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        22983                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        22766                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        22766                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     83131055                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     83131055                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     83131055                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     83131055                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.023674                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.023674                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.039418                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.039418                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.128573                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.128573                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.064614                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.064614                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.028559                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.028559                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.028559                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.028559                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      1537923                       # number of writebacks
system.cpu3.dcache.writebacks::total          1537923                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            91091                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          286921812                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            91091                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          3149.837108                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.536185                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.463815                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.001047                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.998953                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          233                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        574369459                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       574369459                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    287048093                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      287048093                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    287048093                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       287048093                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    287048093                       # number of overall hits
system.cpu3.icache.overall_hits::total      287048093                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        91091                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        91091                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        91091                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         91091                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        91091                       # number of overall misses
system.cpu3.icache.overall_misses::total        91091                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    287139184                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    287139184                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    287139184                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    287139184                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    287139184                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    287139184                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000317                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000317                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000317                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000317                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000317                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000317                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        91091                       # number of writebacks
system.cpu3.icache.writebacks::total            91091                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                     401                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                     85942                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                    3087     31.14%     31.14% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                    459      4.63%     35.77% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                    168      1.69%     37.47% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                   6199     62.53%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                9913                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                     3086     46.42%     46.42% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                     459      6.90%     53.32% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                     168      2.53%     55.85% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                    2935     44.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                 6648                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            448399954000     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22               22491000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               34511000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31              375709500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        448832665500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.999676                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.473463                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.670635                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::4                         3     15.79%     15.79% # number of syscalls executed
system.cpu4.kern.syscall::17                        1      5.26%     21.05% # number of syscalls executed
system.cpu4.kern.syscall::71                        8     42.11%     63.16% # number of syscalls executed
system.cpu4.kern.syscall::73                        6     31.58%     94.74% # number of syscalls executed
system.cpu4.kern.syscall::74                        1      5.26%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    19                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                   75      0.65%      0.65% # number of callpals executed
system.cpu4.kern.callpal::swpctx                  195      1.69%      2.34% # number of callpals executed
system.cpu4.kern.callpal::tbi                       2      0.02%      2.35% # number of callpals executed
system.cpu4.kern.callpal::swpipl                 8245     71.32%     73.67% # number of callpals executed
system.cpu4.kern.callpal::rdps                    930      8.04%     81.71% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.01%     81.72% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.01%     81.73% # number of callpals executed
system.cpu4.kern.callpal::rti                    1041      9.00%     90.74% # number of callpals executed
system.cpu4.kern.callpal::callsys                  52      0.45%     91.19% # number of callpals executed
system.cpu4.kern.callpal::imb                       2      0.02%     91.20% # number of callpals executed
system.cpu4.kern.callpal::rdunique               1017      8.80%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                 11561                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel             1236                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                638                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                638                      
system.cpu4.kern.mode_good::user                  638                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.516181                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.680896                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel      264212792000     56.72%     56.72% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user        201567996500     43.28%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                     195                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements          2086844                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          479.181619                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           97541818                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          2086844                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            46.741308                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   479.181619                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.935902                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.935902                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1          300                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           94                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        201511945                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       201511945                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     82659211                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       82659211                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     14947844                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      14947844                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         5369                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         5369                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         5370                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         5370                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     97607055                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        97607055                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     97607055                       # number of overall hits
system.cpu4.dcache.overall_hits::total       97607055                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data      1023513                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      1023513                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data      1067000                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      1067000                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data         1273                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total         1273                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data          990                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          990                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data      2090513                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       2090513                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data      2090513                       # number of overall misses
system.cpu4.dcache.overall_misses::total      2090513                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     83682724                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     83682724                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     16014844                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     16014844                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         6642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         6642                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         6360                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         6360                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     99697568                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     99697568                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     99697568                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     99697568                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.012231                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.012231                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.066626                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.066626                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.191659                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.191659                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.155660                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.155660                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.020969                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.020969                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.020969                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.020969                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks      1826039                       # number of writebacks
system.cpu4.dcache.writebacks::total          1826039                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements            35719                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          342707835                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            35719                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          9594.552899                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          238                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          257                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        810202657                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       810202657                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst    405047750                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      405047750                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst    405047750                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       405047750                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst    405047750                       # number of overall hits
system.cpu4.icache.overall_hits::total      405047750                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst        35719                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        35719                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst        35719                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         35719                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst        35719                       # number of overall misses
system.cpu4.icache.overall_misses::total        35719                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst    405083469                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    405083469                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst    405083469                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    405083469                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst    405083469                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    405083469                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000088                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000088                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000088                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000088                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000088                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000088                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks        35719                       # number of writebacks
system.cpu4.icache.writebacks::total            35719                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                     540                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                     85732                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                    4129     34.43%     34.43% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                    459      3.83%     38.26% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                    166      1.38%     39.64% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                   7239     60.36%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total               11993                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                     4122     47.35%     47.35% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                     459      5.27%     52.62% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                     166      1.91%     54.53% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                    3958     45.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                 8705                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            448237829500     99.87%     99.87% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22               22491000      0.01%     99.87% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               27394000      0.01%     99.88% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31              544785000      0.12%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        448832499500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                 0.998305                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.546761                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.725840                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::17                       10     76.92%     76.92% # number of syscalls executed
system.cpu5.kern.syscall::74                        1      7.69%     84.62% # number of syscalls executed
system.cpu5.kern.syscall::75                        2     15.38%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                    13                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                   61      0.46%      0.46% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58      0.44%      0.91% # number of callpals executed
system.cpu5.kern.callpal::swpipl                10224     77.85%     78.76% # number of callpals executed
system.cpu5.kern.callpal::rdps                    947      7.21%     85.97% # number of callpals executed
system.cpu5.kern.callpal::wrusp                     7      0.05%     86.02% # number of callpals executed
system.cpu5.kern.callpal::rdusp                     7      0.05%     86.07% # number of callpals executed
system.cpu5.kern.callpal::rti                    1145      8.72%     94.79% # number of callpals executed
system.cpu5.kern.callpal::callsys                  63      0.48%     95.27% # number of callpals executed
system.cpu5.kern.callpal::rdunique                621      4.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                 13133                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel             1202                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                600                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                599                      
system.cpu5.kern.mode_good::user                  600                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.498336                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.665372                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel      385997797000     82.88%     82.88% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user         79739257500     17.12%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements          1383110                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          454.463224                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           42084708                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs          1383110                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            30.427593                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data     0.915209                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   453.548016                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.001788                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.885836                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.887623                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          495                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0          271                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.966797                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses         88329996                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses        88329996                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data     30871105                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       30871105                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data     11194353                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      11194353                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         8102                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         8102                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         8733                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         8733                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     42065458                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        42065458                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     42065458                       # number of overall hits
system.cpu5.dcache.overall_hits::total       42065458                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       753398                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       753398                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data       633154                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total       633154                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data         1765                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total         1765                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data          919                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          919                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data      1386552                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       1386552                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data      1386552                       # number of overall misses
system.cpu5.dcache.overall_misses::total      1386552                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data     31624503                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     31624503                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data     11827507                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     11827507                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         9867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         9867                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         9652                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         9652                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     43452010                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     43452010                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     43452010                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     43452010                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.023823                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.023823                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.053532                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.053532                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.178879                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.178879                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.095213                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.095213                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.031910                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.031910                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.031910                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.031910                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks       958643                       # number of writebacks
system.cpu5.dcache.writebacks::total           958643                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements            31703                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          146878553                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            31703                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          4632.954389                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    17.792797                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   494.207203                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.034752                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.965248                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          179                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          216                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        324572299                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       324572299                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst    162238595                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      162238595                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst    162238595                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       162238595                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst    162238595                       # number of overall hits
system.cpu5.icache.overall_hits::total      162238595                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst        31703                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        31703                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst        31703                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         31703                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst        31703                       # number of overall misses
system.cpu5.icache.overall_misses::total        31703                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst    162270298                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    162270298                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst    162270298                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    162270298                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst    162270298                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    162270298                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000195                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000195                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000195                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000195                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000195                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000195                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks        31703                       # number of writebacks
system.cpu5.icache.writebacks::total            31703                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                     511                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                     41035                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                    2038     26.41%     26.41% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                    459      5.95%     32.35% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                    163      2.11%     34.46% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                   5058     65.54%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                7718                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                     2038     44.94%     44.94% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                     459     10.12%     55.06% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                     163      3.59%     58.65% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                    1875     41.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                 4535                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            448527118500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22               22491000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30               26941000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31              256177000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        448832727500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.370700                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.587587                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::4                         1    100.00%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                     1                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    2      0.02%      0.02% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   10      0.12%      0.14% # number of callpals executed
system.cpu6.kern.callpal::swpipl                 6467     76.60%     76.74% # number of callpals executed
system.cpu6.kern.callpal::rdps                    927     10.98%     87.72% # number of callpals executed
system.cpu6.kern.callpal::rdusp                     1      0.01%     87.73% # number of callpals executed
system.cpu6.kern.callpal::rti                     629      7.45%     95.18% # number of callpals executed
system.cpu6.kern.callpal::callsys                   6      0.07%     95.25% # number of callpals executed
system.cpu6.kern.callpal::rdunique                401      4.75%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                  8443                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              639                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                117                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                117                      
system.cpu6.kern.mode_good::user                  117                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.183099                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.309524                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel      273496764000     71.73%     71.73% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user        107809088500     28.27%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      10                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements           780246                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          394.642052                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs           51740860                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs           780246                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            66.313522                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   394.642052                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.770785                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.770785                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          415                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        106119024                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       106119024                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data     45406022                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total       45406022                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6474352                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6474352                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         2152                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         2152                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1589                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1589                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     51880374                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        51880374                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     51880374                       # number of overall hits
system.cpu6.dcache.overall_hits::total       51880374                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       302093                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       302093                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data       480805                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total       480805                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          399                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          399                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data          784                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          784                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       782898                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        782898                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       782898                       # number of overall misses
system.cpu6.dcache.overall_misses::total       782898                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data     45708115                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total     45708115                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6955157                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6955157                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         2551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         2551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         2373                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         2373                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     52663272                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     52663272                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     52663272                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     52663272                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.006609                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.006609                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.069129                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.069129                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.156409                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.156409                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.330383                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.330383                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.014866                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.014866                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.014866                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.014866                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks       730036                       # number of writebacks
system.cpu6.dcache.writebacks::total           730036                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements            12846                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          139393099                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            12846                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         10851.089756                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           99                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses        432823882                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses       432823882                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst    216392672                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      216392672                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst    216392672                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       216392672                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst    216392672                       # number of overall hits
system.cpu6.icache.overall_hits::total      216392672                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst        12846                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        12846                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst        12846                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         12846                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst        12846                       # number of overall misses
system.cpu6.icache.overall_misses::total        12846                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst    216405518                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    216405518                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst    216405518                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    216405518                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst    216405518                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    216405518                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000059                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000059                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000059                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000059                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000059                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000059                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks        12846                       # number of writebacks
system.cpu6.icache.writebacks::total            12846                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                     492                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                    101778                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                    2703     28.32%     28.32% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                    459      4.81%     33.12% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                    328      3.44%     36.56% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                   6056     63.44%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                9546                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                     2699     43.72%     43.72% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                     459      7.43%     51.15% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                     328      5.31%     56.46% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                    2688     43.54%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                 6174                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            448444599000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22               22491000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30               33268000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31              332522000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        448832880000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                 0.998520                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.443857                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.646763                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::4                         6     75.00%     75.00% # number of syscalls executed
system.cpu7.kern.syscall::71                        1     12.50%     87.50% # number of syscalls executed
system.cpu7.kern.syscall::75                        1     12.50%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                     8                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                   13      0.11%      0.11% # number of callpals executed
system.cpu7.kern.callpal::swpctx                   63      0.55%      0.66% # number of callpals executed
system.cpu7.kern.callpal::tbi                       1      0.01%      0.67% # number of callpals executed
system.cpu7.kern.callpal::swpipl                 8131     70.48%     71.15% # number of callpals executed
system.cpu7.kern.callpal::rdps                    946      8.20%     79.35% # number of callpals executed
system.cpu7.kern.callpal::wrusp                     4      0.03%     79.39% # number of callpals executed
system.cpu7.kern.callpal::rdusp                     4      0.03%     79.42% # number of callpals executed
system.cpu7.kern.callpal::rti                     784      6.80%     86.22% # number of callpals executed
system.cpu7.kern.callpal::callsys                  58      0.50%     86.72% # number of callpals executed
system.cpu7.kern.callpal::imb                       1      0.01%     86.73% # number of callpals executed
system.cpu7.kern.callpal::rdunique               1531     13.27%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                 11536                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              847                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                289                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                289                      
system.cpu7.kern.mode_good::user                  289                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.341204                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.508803                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel      337252370000     72.47%     72.47% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user        128122824000     27.53%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                      63                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements          1553051                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          478.380571                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs           63977973                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs          1553051                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            41.195024                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data     0.310661                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   478.069910                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.000607                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.933730                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.934337                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          217                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        132599399                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       132599399                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data     50600550                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total       50600550                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data     13349926                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total      13349926                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         4220                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         4220                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         3854                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         3854                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     63950476                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        63950476                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     63950476                       # number of overall hits
system.cpu7.dcache.overall_hits::total       63950476                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       454260                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       454260                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data      1106616                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      1106616                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data          903                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          903                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data         1074                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total         1074                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data      1560876                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       1560876                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data      1560876                       # number of overall misses
system.cpu7.dcache.overall_misses::total      1560876                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data     51054810                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total     51054810                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data     14456542                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total     14456542                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         5123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         5123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         4928                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         4928                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     65511352                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     65511352                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     65511352                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     65511352                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008897                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008897                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.076548                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.076548                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.176264                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.176264                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.217938                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.217938                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.023826                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.023826                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.023826                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.023826                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks      1414256                       # number of writebacks
system.cpu7.dcache.writebacks::total          1414256                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements            35380                       # number of replacements
system.cpu7.icache.tags.tagsinuse          511.485414                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          221788560                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            35380                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          6268.755229                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     2331613070000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    16.057629                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   495.427786                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.031363                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.967632                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.998995                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1          127                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses        515205791                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses       515205791                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst    257549818                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      257549818                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst    257549818                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       257549818                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst    257549818                       # number of overall hits
system.cpu7.icache.overall_hits::total      257549818                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst        35385                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        35385                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst        35385                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         35385                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst        35385                       # number of overall misses
system.cpu7.icache.overall_misses::total        35385                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst    257585203                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    257585203                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst    257585203                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    257585203                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst    257585203                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    257585203                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks        35380                       # number of writebacks
system.cpu7.icache.writebacks::total            35380                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  96                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   835584                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        108                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 1233                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1233                       # Transaction distribution
system.iobus.trans_dist::WriteReq               20362                       # Transaction distribution
system.iobus.trans_dist::WriteResp              20362                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        12848                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1202                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1570                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1296                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        16992                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        26198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        26198                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   43190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        51392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          304                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1651                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          785                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          729                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        54861                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       835928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       835928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   890789                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                13099                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                13099                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               117891                       # Number of tag accesses
system.iocache.tags.data_accesses              117891                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           43                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               43                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        13056                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        13056                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           43                       # number of demand (read+write) misses
system.iocache.demand_misses::total                43                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           43                       # number of overall misses
system.iocache.overall_misses::total               43                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           43                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             43                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        13056                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        13056                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           43                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              43                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           43                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             43                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           13056                       # number of writebacks
system.iocache.writebacks::total                13056                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6176887                       # number of replacements
system.l2.tags.tagsinuse                  3842.306511                       # Cycle average of tags in use
system.l2.tags.total_refs                    15369436                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6176887                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.488217                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2186.495675                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     8.716982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    48.121191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    15.448324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   295.597651                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    95.591727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   376.418353                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    27.345019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   397.380194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst     8.962774                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data    93.636886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst     5.724849                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   129.406332                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst    27.022895                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data    71.522683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst    10.529156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data    44.385819                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.533812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.002128                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.011748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.003772                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.072167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.023338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.091899                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.006676                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.097017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.002188                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.022861                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.001398                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.031593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.006597                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.017462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.002571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.010836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.938063                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3940                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1631                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2164                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.961914                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 246812033                       # Number of tag accesses
system.l2.tags.data_accesses                246812033                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     11250371                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         11250371                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       377105                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           377105                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          197                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           64                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           72                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          146                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data           59                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data           91                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data           80                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  718                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          121                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data           21                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           50                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data           29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data           13                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data           45                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus6.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data            7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                295                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       323988                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       992011                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       333134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       597812                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data       547488                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data       365447                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data       313448                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data       749949                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4223277                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst        14270                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst        31330                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       199976                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst        53911                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst        23214                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst        20004                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst        10035                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst        21600                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             374340                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data       295165                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      1053540                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       568756                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       534207                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data       860442                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data       370837                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data       281947                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data       368218                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4333112                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst        14270                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data       619153                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst        31330                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      2045551                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       199976                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       901890                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst        53911                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      1132019                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst        23214                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data      1407930                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst        20004                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data       736284                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst        10035                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data       595395                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst        21600                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data      1118167                       # number of demand (read+write) hits
system.l2.demand_hits::total                  8930729                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst        14270                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data       619153                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst        31330                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      2045551                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       199976                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       901890                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst        53911                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      1132019                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst        23214                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data      1407930                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst        20004                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data       736284                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst        10035                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data       595395                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst        21600                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data      1118167                       # number of overall hits
system.l2.overall_hits::total                 8930729                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         1427                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          267                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          588                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          923                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data          548                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data          872                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data          530                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data         4618                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               9773                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data          545                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data          113                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data          227                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data          239                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data          330                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data          235                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data          353                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data          307                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2349                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       336718                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       619629                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       475708                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       415465                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data       518238                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data       265679                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data       166441                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data       351115                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3148993                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        12022                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        10857                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       144433                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst        37180                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst        12505                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst        11699                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst         2811                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst        13785                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           245292                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data       148801                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        61611                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       796155                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       818579                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data       160346                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data       379626                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data        17682                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data        82411                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2465211                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst        12022                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       485519                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        10857                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       681240                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       144433                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1271863                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        37180                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data      1234044                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst        12505                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data       678584                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst        11699                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data       645305                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst         2811                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data       184123                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst        13785                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data       433526                       # number of demand (read+write) misses
system.l2.demand_misses::total                5859496                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst        12022                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       485519                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        10857                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       681240                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       144433                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1271863                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        37180                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data      1234044                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst        12505                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data       678584                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst        11699                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data       645305                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst         2811                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data       184123                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst        13785                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data       433526                       # number of overall misses
system.l2.overall_misses::total               5859496                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     11250371                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     11250371                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       377105                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       377105                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         1624                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          331                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          660                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data         1069                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data          607                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data          963                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data          539                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data         4698                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            10491                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data          666                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          134                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data          277                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data          268                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data          343                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data          280                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data          362                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data          314                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           2644                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       660706                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      1611640                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       808842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data      1013277                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data      1065726                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data       631126                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data       479889                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data      1101064                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7372270                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst        26292                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst        42187                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       344409                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst        91091                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst        35719                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst        31703                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst        12846                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst        35385                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         619632                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data       443966                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      1115151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      1364911                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      1352786                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data      1020788                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data       750463                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data       299629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data       450629                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6798323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst        26292                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      1104672                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst        42187                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      2726791                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       344409                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      2173753                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst        91091                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      2366063                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst        35719                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data      2086514                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst        31703                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data      1381589                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst        12846                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data       779518                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst        35385                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data      1551693                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             14790225                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst        26292                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      1104672                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst        42187                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      2726791                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       344409                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      2173753                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst        91091                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      2366063                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst        35719                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data      2086514                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst        31703                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data      1381589                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst        12846                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data       779518                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst        35385                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data      1551693                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            14790225                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.878695                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.806647                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.890909                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.863424                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.902801                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.905504                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.983302                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.982971                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.931560                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.818318                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.843284                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.819495                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.891791                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.962099                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.839286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data     0.975138                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.977707                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.888427                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.509634                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.384471                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.588135                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.410021                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.486277                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.420960                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.346832                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.318887                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.427140                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.457249                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.257354                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.419365                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.408163                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.350094                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.369019                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.218823                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.389572                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.395867                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.335163                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.055249                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.583302                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.605106                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.157081                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.505856                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.059013                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.182880                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.362620                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.457249                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.439514                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.257354                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.249832                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.419365                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.585100                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.408163                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.521560                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.350094                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.325224                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.369019                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.467075                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.218823                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.236201                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.389572                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.279389                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.396174                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.457249                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.439514                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.257354                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.249832                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.419365                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.585100                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.408163                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.521560                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.350094                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.325224                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.369019                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.467075                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.218823                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.236201                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.389572                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.279389                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.396174                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              3879945                       # number of writebacks
system.l2.writebacks::total                   3879945                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1190                       # Transaction distribution
system.membus.trans_dist::ReadResp            2711736                       # Transaction distribution
system.membus.trans_dist::WriteReq               7306                       # Transaction distribution
system.membus.trans_dist::WriteResp              7306                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3893001                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1840977                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            14458                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           8733                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           12416                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3152005                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3148699                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2710546                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         13056                       # Transaction distribution
system.membus.trans_dist::InvalidateResp        13056                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        39254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        39254                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        16992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     17478239                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     17495231                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               17534485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       838336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       838336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave        54861                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    623305408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    623360269                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               624198605                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          11641347                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                11641347    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            11641347                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits            36018548                       # DTB read hits
system.switch_cpus0.dtb.read_misses             17089                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        35667756                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            9169681                       # DTB write hits
system.switch_cpus0.dtb.write_misses            30354                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        8821423                       # DTB write accesses
system.switch_cpus0.dtb.data_hits            45188229                       # DTB hits
system.switch_cpus0.dtb.data_misses             47443                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        44489179                       # DTB accesses
system.switch_cpus0.itb.fetch_hits          179574428                       # ITB hits
system.switch_cpus0.itb.fetch_misses              124                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses      179574552                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles               896302178                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts          181337010                       # Number of instructions committed
system.switch_cpus0.committedOps            181337010                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    146403894                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses      38884492                       # Number of float alu accesses
system.switch_cpus0.num_func_calls            1007218                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     19782712                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           146403894                       # number of integer instructions
system.switch_cpus0.num_fp_insts             38884492                       # number of float instructions
system.switch_cpus0.num_int_register_reads    240272754                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    106747505                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads     42915135                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes     32826445                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs             45241569                       # number of memory refs
system.switch_cpus0.num_load_insts           36040785                       # Number of load instructions
system.switch_cpus0.num_store_insts           9200784                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      714918034.111814                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      181384143.888185                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.202369                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.797631                       # Percentage of idle cycles
system.switch_cpus0.Branches                 21522821                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     10796927      5.95%      5.95% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        101018480     55.69%     61.65% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           12836      0.01%     61.65% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.65% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       15978561      8.81%     70.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp        4943225      2.73%     73.19% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt         364902      0.20%     73.39% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult       2252351      1.24%     74.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv          97395      0.05%     74.68% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt        132110      0.07%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     74.76% # Class of executed instruction
system.switch_cpus0.op_class::MemRead        36055283     19.88%     94.63% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        9201903      5.07%     99.71% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        530480      0.29%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total         181384453                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           134002251                       # DTB read hits
system.switch_cpus1.dtb.read_misses             29006                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       133820824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           22406431                       # DTB write hits
system.switch_cpus1.dtb.write_misses            76832                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       22270604                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           156408682                       # DTB hits
system.switch_cpus1.dtb.data_misses            105838                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       156091428                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          640625404                       # ITB hits
system.switch_cpus1.itb.fetch_misses              148                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      640625552                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles               897666135                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          641482400                       # Number of instructions committed
system.switch_cpus1.committedOps            641482400                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    524707962                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     134096547                       # Number of float alu accesses
system.switch_cpus1.num_func_calls            2283182                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     76314681                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           524707962                       # number of integer instructions
system.switch_cpus1.num_fp_insts            134096547                       # number of float instructions
system.switch_cpus1.num_int_register_reads    847986852                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    388946743                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads    140780341                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    112396796                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            156525847                       # number of memory refs
system.switch_cpus1.num_load_insts          134041857                       # Number of load instructions
system.switch_cpus1.num_store_insts          22483990                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      255101301.469188                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      642564833.530812                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.715817                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.284183                       # Percentage of idle cycles
system.switch_cpus1.Branches                 80690302                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     36304321      5.66%      5.66% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        369251326     57.55%     63.21% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           23097      0.00%     63.21% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     63.21% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       54164399      8.44%     71.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       18481623      2.88%     74.54% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     74.54% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult       5355554      0.83%     75.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv           1009      0.00%     75.37% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt        372898      0.06%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.43% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       134047867     20.89%     96.32% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       22484096      3.50%     99.83% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess       1102048      0.17%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         641588238                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            84182386                       # DTB read hits
system.switch_cpus2.dtb.read_misses             17048                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        83290173                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           40850503                       # DTB write hits
system.switch_cpus2.dtb.write_misses             4645                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   1                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       39564276                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           125032889                       # DTB hits
system.switch_cpus2.dtb.data_misses             21693                       # DTB misses
system.switch_cpus2.dtb.data_acv                    1                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       122854449                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          455603875                       # ITB hits
system.switch_cpus2.itb.fetch_misses             7382                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      455611257                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               896301955                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          460849863                       # Number of instructions committed
system.switch_cpus2.committedOps            460849863                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    355481539                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses      97107924                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            5920328                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     36945505                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           355481539                       # number of integer instructions
system.switch_cpus2.num_fp_insts             97107924                       # number of float instructions
system.switch_cpus2.num_int_register_reads    589579962                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    255978348                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    118176151                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes     83116290                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            125208860                       # number of memory refs
system.switch_cpus2.num_load_insts           84351505                       # Number of load instructions
system.switch_cpus2.num_store_insts          40857355                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      435423166.238913                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      460878788.761087                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.514200                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.485800                       # Percentage of idle cycles
system.switch_cpus2.Branches                 44465234                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     37054265      8.04%      8.04% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        226334142     49.11%     57.15% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         3250607      0.71%     57.86% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     57.86% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       45602202      9.89%     67.75% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp        8987557      1.95%     69.70% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt        1105046      0.24%     69.94% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      11503678      2.50%     72.44% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        1117294      0.24%     72.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt         65519      0.01%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     72.69% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        84493893     18.33%     91.03% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       40859754      8.87%     99.89% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        497600      0.11%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         460871557                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            57344122                       # DTB read hits
system.switch_cpus3.dtb.read_misses            117764                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        56650710                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           25816156                       # DTB write hits
system.switch_cpus3.dtb.write_misses            35894                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       23900871                       # DTB write accesses
system.switch_cpus3.dtb.data_hits            83160278                       # DTB hits
system.switch_cpus3.dtb.data_misses            153658                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        80551581                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          281354615                       # ITB hits
system.switch_cpus3.itb.fetch_misses              849                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      281355464                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               897666346                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          286985526                       # Number of instructions committed
system.switch_cpus3.committedOps            286985526                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    222344108                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses      73072397                       # Number of float alu accesses
system.switch_cpus3.num_func_calls            2830732                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     22327875                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           222344108                       # number of integer instructions
system.switch_cpus3.num_fp_insts             73072397                       # number of float instructions
system.switch_cpus3.num_int_register_reads    387177228                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    154319488                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads     87598407                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes     62593986                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs             83333886                       # number of memory refs
system.switch_cpus3.num_load_insts           57479805                       # Number of load instructions
system.switch_cpus3.num_store_insts          25854081                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      610089609.657059                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      287576736.342941                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.320360                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.679640                       # Percentage of idle cycles
system.switch_cpus3.Branches                 26525779                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     17519948      6.10%      6.10% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        136311240     47.47%     53.57% # Class of executed instruction
system.switch_cpus3.op_class::IntMult          320344      0.11%     53.69% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     53.69% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       30542972     10.64%     64.32% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp        6716468      2.34%     66.66% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt        2105347      0.73%     67.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult       7531173      2.62%     70.02% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv         803373      0.28%     70.30% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt        278820      0.10%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     70.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        57511869     20.03%     90.42% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       25855937      9.00%     99.43% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess       1641693      0.57%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         287139184                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits            83680656                       # DTB read hits
system.switch_cpus4.dtb.read_misses             23946                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses        83398664                       # DTB read accesses
system.switch_cpus4.dtb.write_hits           16021859                       # DTB write hits
system.switch_cpus4.dtb.write_misses            49496                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses       15527423                       # DTB write accesses
system.switch_cpus4.dtb.data_hits            99702515                       # DTB hits
system.switch_cpus4.dtb.data_misses             73442                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses        98926087                       # DTB accesses
system.switch_cpus4.itb.fetch_hits          403287428                       # ITB hits
system.switch_cpus4.itb.fetch_misses              312                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses      403287740                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles               897666252                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts          405010027                       # Number of instructions committed
system.switch_cpus4.committedOps            405010027                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses    330897028                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses      84692907                       # Number of float alu accesses
system.switch_cpus4.num_func_calls            1603680                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts     46950693                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts           330897028                       # number of integer instructions
system.switch_cpus4.num_fp_insts             84692907                       # number of float instructions
system.switch_cpus4.num_int_register_reads    536621448                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes    244533645                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads     90396245                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes     71257355                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs             99785954                       # number of memory refs
system.switch_cpus4.num_load_insts           83713312                       # Number of load instructions
system.switch_cpus4.num_store_insts          16072642                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      491966134.566420                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      405700117.433580                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.451950                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.548050                       # Percentage of idle cycles
system.switch_cpus4.Branches                 49997029                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass     22758043      5.62%      5.62% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu        231468828     57.14%     62.76% # Class of executed instruction
system.switch_cpus4.op_class::IntMult           18096      0.00%     62.76% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     62.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd       34570663      8.53%     71.30% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp       11300666      2.79%     74.09% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt         329091      0.08%     74.17% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult       3724995      0.92%     75.09% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv          89495      0.02%     75.11% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt        237053      0.06%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     75.17% # Class of executed instruction
system.switch_cpus4.op_class::MemRead        83724463     20.67%     95.84% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite       16073098      3.97%     99.81% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess        788978      0.19%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total         405083469                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits            31627031                       # DTB read hits
system.switch_cpus5.dtb.read_misses             46415                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses        31242461                       # DTB read accesses
system.switch_cpus5.dtb.write_hits           11838279                       # DTB write hits
system.switch_cpus5.dtb.write_misses            25330                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses       11157390                       # DTB write accesses
system.switch_cpus5.dtb.data_hits            43465310                       # DTB hits
system.switch_cpus5.dtb.data_misses             71745                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses        42399851                       # DTB accesses
system.switch_cpus5.itb.fetch_hits          159648512                       # ITB hits
system.switch_cpus5.itb.fetch_misses              230                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses      159648742                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles               897666391                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts          162198553                       # Number of instructions committed
system.switch_cpus5.committedOps            162198553                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses    127299140                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses      38854755                       # Number of float alu accesses
system.switch_cpus5.num_func_calls            1435279                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts     14461371                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts           127299140                       # number of integer instructions
system.switch_cpus5.num_fp_insts             38854755                       # number of float instructions
system.switch_cpus5.num_int_register_reads    217615071                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes     90615994                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads     46141647                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes     33211800                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs             43545253                       # number of memory refs
system.switch_cpus5.num_load_insts           31680785                       # Number of load instructions
system.switch_cpus5.num_store_insts          11864468                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      735149323.183453                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      162517067.816547                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.181044                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.818956                       # Percentage of idle cycles
system.switch_cpus5.Branches                 16684418                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass      9702372      5.98%      5.98% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu         82685886     50.96%     56.93% # Class of executed instruction
system.switch_cpus5.op_class::IntMult           82166      0.05%     56.99% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     56.99% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd       16355271     10.08%     67.06% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp        4152247      2.56%     69.62% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt        1004949      0.62%     70.24% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult       3481294      2.15%     72.39% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv         313178      0.19%     72.58% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt        153321      0.09%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     72.68% # Class of executed instruction
system.switch_cpus5.op_class::MemRead        31696058     19.53%     92.21% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite       11865028      7.31%     99.52% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess        778528      0.48%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total         162270298                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits            45707433                       # DTB read hits
system.switch_cpus6.dtb.read_misses              9100                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses        45542584                       # DTB read accesses
system.switch_cpus6.dtb.write_hits            6958305                       # DTB write hits
system.switch_cpus6.dtb.write_misses            22836                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses        6884046                       # DTB write accesses
system.switch_cpus6.dtb.data_hits            52665738                       # DTB hits
system.switch_cpus6.dtb.data_misses             31936                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses        52426630                       # DTB accesses
system.switch_cpus6.itb.fetch_hits          215728992                       # ITB hits
system.switch_cpus6.itb.fetch_misses               34                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses      215729026                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles               897666362                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts          216373582                       # Number of instructions committed
system.switch_cpus6.committedOps            216373582                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses    176882765                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses      46061479                       # Number of float alu accesses
system.switch_cpus6.num_func_calls             810089                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts     25438651                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts           176882765                       # number of integer instructions
system.switch_cpus6.num_fp_insts             46061479                       # number of float instructions
system.switch_cpus6.num_int_register_reads    286444719                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes    131806011                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads     48385438                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes     38620920                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs             52701561                       # number of memory refs
system.switch_cpus6.num_load_insts           45719766                       # Number of load instructions
system.switch_cpus6.num_store_insts           6981795                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      680931819.307097                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      216734542.692903                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.241442                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.758558                       # Percentage of idle cycles
system.switch_cpus6.Branches                 26967665                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass     11844091      5.47%      5.47% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu        124570334     57.56%     63.04% # Class of executed instruction
system.switch_cpus6.op_class::IntMult            8765      0.00%     63.04% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     63.04% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd       18616213      8.60%     71.64% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp        6323099      2.92%     74.56% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt             20      0.00%     74.56% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult       1850097      0.85%     75.42% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            301      0.00%     75.42% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt        129100      0.06%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     75.48% # Class of executed instruction
system.switch_cpus6.op_class::MemRead        45724677     21.13%     96.61% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite        6981804      3.23%     99.84% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess        357017      0.16%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total         216405518                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits            51050085                       # DTB read hits
system.switch_cpus7.dtb.read_misses             35799                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses        50828953                       # DTB read accesses
system.switch_cpus7.dtb.write_hits           14462218                       # DTB write hits
system.switch_cpus7.dtb.write_misses            53575                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses       14276255                       # DTB write accesses
system.switch_cpus7.dtb.data_hits            65512303                       # DTB hits
system.switch_cpus7.dtb.data_misses             89374                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses        65105208                       # DTB accesses
system.switch_cpus7.itb.fetch_hits          256379803                       # ITB hits
system.switch_cpus7.itb.fetch_misses              237                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses      256380040                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles               897666343                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts          257495829                       # Number of instructions committed
system.switch_cpus7.committedOps            257495829                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses    209549246                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses      52772175                       # Number of float alu accesses
system.switch_cpus7.num_func_calls            1162995                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts     28502456                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts           209549246                       # number of integer instructions
system.switch_cpus7.num_fp_insts             52772175                       # number of float instructions
system.switch_cpus7.num_int_register_reads    339337723                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes    151037042                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads     56084431                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes     44405280                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs             65612358                       # number of memory refs
system.switch_cpus7.num_load_insts           51095732                       # Number of load instructions
system.switch_cpus7.num_store_insts          14516626                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      639689197.408139                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      257977145.591861                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.287386                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.712614                       # Percentage of idle cycles
system.switch_cpus7.Branches                 30550949                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass     16311943      6.33%      6.33% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu        143883117     55.86%     62.19% # Class of executed instruction
system.switch_cpus7.op_class::IntMult           87332      0.03%     62.22% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     62.22% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd       21106829      8.19%     70.42% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp        6496777      2.52%     72.94% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt           3301      0.00%     72.94% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult       2899925      1.13%     74.07% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv          55119      0.02%     74.09% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt        176921      0.07%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     74.16% # Class of executed instruction
system.switch_cpus7.op_class::MemRead        51104004     19.84%     94.00% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite       14516937      5.64%     99.63% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess        942998      0.37%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total         257585203                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     29658985                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     14506229                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       800464                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         687258                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       563553                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       123705                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1190                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           7461321                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              7306                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             7306                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11250371                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       377105                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2726448                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14882                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          9028                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          23910                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7375576                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7375576                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        619632                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6840499                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        59683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3316714                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        95696                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8169917                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       965154                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      6514794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       229786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      7089054                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        81218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      6250211                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        76158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      4135984                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        27738                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side      2338949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        80936                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side      4658158                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              44090150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2137024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    130623748                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3424576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    338313760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     39727680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    222800164                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      8876480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    250408195                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      2911936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side    250683635                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      2845120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side    150122664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       953088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side     96815745                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      2915264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side    190139494                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1693698573                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6203128                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         35870566                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.118409                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.703914                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               34230108     95.43%     95.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 861512      2.40%     97.83% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 183987      0.51%     98.34% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 129250      0.36%     98.70% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 107948      0.30%     99.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                 106027      0.30%     99.30% # Request fanout histogram
system.tol2bus.snoop_fanout::6                 105837      0.30%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::7                 133965      0.37%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  11932      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           35870566                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013524                       # Number of seconds simulated
sim_ticks                                 13523629000                       # Number of ticks simulated
final_tick                               2742630638000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              237313993                       # Simulator instruction rate (inst/s)
host_op_rate                                237313539                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1145341544                       # Simulator tick rate (ticks/s)
host_mem_usage                                 781028                       # Number of bytes of host memory used
host_seconds                                    11.81                       # Real time elapsed on the host
sim_insts                                  2802076148                       # Number of instructions simulated
sim_ops                                    2802076148                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       179520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       726912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        42496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       134016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       356160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      1893504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        14784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       220288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.inst        95488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus4.data       520128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.inst        32384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus5.data       117952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus6.data        10688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.inst         7296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus7.data        95040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4448960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       179520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        42496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       356160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        14784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus4.inst        95488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus5.inst        32384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus6.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus7.inst         7296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        730432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      2512128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2512128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2805                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        11358                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          664                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         2094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst         5565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data        29586                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         3442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.inst         1492                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus4.data         8127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.inst          506                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus5.data         1843                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus6.data          167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.inst          114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus7.data         1485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               69515                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         39252                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              39252                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     13274543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     53751253                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      3142352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      9909766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     26336126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    140014489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1093198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     16289119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.inst      7060827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus4.data     38460682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.inst      2394624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus5.data      8721919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.inst       170368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus6.data       790320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.inst       539500                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus7.data      7027699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             328976786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     13274543                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      3142352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     26336126                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1093198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus4.inst      7060827                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus5.inst      2394624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus6.inst       170368                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus7.inst       539500                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         54011538                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       185758423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            185758423                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       185758423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     13274543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     53751253                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      3142352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      9909766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     26336126                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    140014489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1093198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     16289119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.inst      7060827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus4.data     38460682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.inst      2394624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus5.data      8721919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.inst       170368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus6.data       790320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.inst       539500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus7.data      7027699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            514735209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      45                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      5163                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    2070     46.09%     46.09% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    119      2.65%     48.74% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     14      0.31%     49.05% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     34      0.76%     49.81% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   2254     50.19%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                4491                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     2070     48.41%     48.41% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     119      2.78%     51.19% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      14      0.33%     51.52% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      34      0.80%     52.32% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    2039     47.68%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 4276                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             12919439000     97.03%     97.03% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                8925000      0.07%     97.09% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 686000      0.01%     97.10% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                5665000      0.04%     97.14% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              380677500      2.86%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         13315392500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.904614                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.952126                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1     14.29%     14.29% # number of syscalls executed
system.cpu0.kern.syscall::2                         1     14.29%     28.57% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     14.29%     42.86% # number of syscalls executed
system.cpu0.kern.syscall::4                         1     14.29%     57.14% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     14.29%     71.43% # number of syscalls executed
system.cpu0.kern.syscall::54                        1     14.29%     85.71% # number of syscalls executed
system.cpu0.kern.syscall::71                        1     14.29%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     7                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    6      0.13%      0.13% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   63      1.40%      1.53% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.04%      1.57% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 4094     90.76%     92.33% # number of callpals executed
system.cpu0.kern.callpal::rdps                     32      0.71%     93.04% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.02%     93.06% # number of callpals executed
system.cpu0.kern.callpal::rti                     231      5.12%     98.18% # number of callpals executed
system.cpu0.kern.callpal::callsys                  51      1.13%     99.31% # number of callpals executed
system.cpu0.kern.callpal::imb                       5      0.11%     99.42% # number of callpals executed
system.cpu0.kern.callpal::rdunique                 26      0.58%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  4511                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              294                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 67                      
system.cpu0.kern.mode_good::user                   67                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.227891                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.371191                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       13176048000     99.47%     99.47% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            70418500      0.53%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      63                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            17262                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          462.074222                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             483663                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            17700                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.325593                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   462.074222                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.902489                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.902489                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          438                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           924145                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          924145                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       284736                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         284736                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       138921                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        138921                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         5042                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5042                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         5283                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5283                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       423657                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          423657                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       423657                       # number of overall hits
system.cpu0.dcache.overall_hits::total         423657                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        13773                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        13773                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         4093                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4093                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          783                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          783                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          331                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          331                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17866                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17866                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17866                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17866                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       298509                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       298509                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       143014                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       143014                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         5825                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5825                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         5614                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5614                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       441523                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       441523                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       441523                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       441523                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.046139                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.046139                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.028620                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.028620                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.134421                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.134421                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.058960                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.058960                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.040464                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.040464                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.040464                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.040464                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8494                       # number of writebacks
system.cpu0.dcache.writebacks::total             8494                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             7056                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.998174                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           35673752                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             7568                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          4713.762156                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.998174                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          3525427                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         3525427                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1752122                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1752122                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1752122                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1752122                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1752122                       # number of overall hits
system.cpu0.icache.overall_hits::total        1752122                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         7061                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         7061                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         7061                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          7061                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         7061                       # number of overall misses
system.cpu0.icache.overall_misses::total         7061                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1759183                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1759183                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1759183                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1759183                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1759183                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1759183                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.004014                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004014                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.004014                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004014                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.004014                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004014                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         7056                       # number of writebacks
system.cpu0.icache.writebacks::total             7056                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      48                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1680                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     324     37.85%     37.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     14      1.64%     39.49% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     35      4.09%     43.57% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    483     56.43%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 856                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      324     49.02%     49.02% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      14      2.12%     51.13% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      35      5.30%     56.43% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     288     43.57%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  661                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             13241162500     99.44%     99.44% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 686000      0.01%     99.45% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                5993000      0.05%     99.49% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               67756000      0.51%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         13315597500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.596273                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.772196                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    7      0.66%      0.66% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  113     10.72%     11.39% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      0.47%     11.86% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  642     60.91%     72.77% # number of callpals executed
system.cpu1.kern.callpal::rdps                     29      2.75%     75.52% # number of callpals executed
system.cpu1.kern.callpal::rti                     165     15.65%     91.18% # number of callpals executed
system.cpu1.kern.callpal::callsys                  58      5.50%     96.68% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.19%     96.87% # number of callpals executed
system.cpu1.kern.callpal::rdunique                 33      3.13%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1054                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              193                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                116                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 85                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                130                      
system.cpu1.kern.mode_good::user                  116                      
system.cpu1.kern.mode_good::idle                   15                      
system.cpu1.kern.mode_switch_good::kernel     0.673575                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.176471                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.662437                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         134458000      1.01%      1.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            49528000      0.37%      1.38% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         13112131000     98.62%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     113                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             4251                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          453.487324                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             131865                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             4703                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            28.038486                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   453.487324                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.885717                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.885717                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          450                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           259213                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          259213                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        79963                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          79963                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        38780                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         38780                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          864                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          864                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          764                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          764                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       118743                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          118743                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       118743                       # number of overall hits
system.cpu1.dcache.overall_hits::total         118743                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3998                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3998                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         1695                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         1695                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          380                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          380                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          384                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          384                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5693                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5693                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5693                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5693                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        83961                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        83961                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        40475                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        40475                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1244                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1148                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1148                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       124436                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       124436                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       124436                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       124436                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.047617                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.047617                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.041878                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.041878                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.305466                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.305466                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.334495                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.334495                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.045750                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.045750                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.045750                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.045750                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2354                       # number of writebacks
system.cpu1.dcache.writebacks::total             2354                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             4567                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          142991567                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5079                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         28153.488285                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.925942                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.074058                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.001808                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.998192                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          468                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           23                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           829727                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          829727                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       408013                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         408013                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       408013                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          408013                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       408013                       # number of overall hits
system.cpu1.icache.overall_hits::total         408013                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         4567                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4567                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         4567                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4567                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         4567                       # number of overall misses
system.cpu1.icache.overall_misses::total         4567                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       412580                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       412580                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       412580                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       412580                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       412580                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       412580                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.011069                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011069                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.011069                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011069                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.011069                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011069                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         4567                       # number of writebacks
system.cpu1.icache.writebacks::total             4567                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      17                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     85166                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1006     41.93%     41.93% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      2      0.08%     42.02% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     14      0.58%     42.60% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     19      0.79%     43.39% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1358     56.61%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2399                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1004     49.24%     49.24% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       2      0.10%     49.34% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      14      0.69%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      19      0.93%     50.96% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1000     49.04%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2039                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             13335801000     98.61%     98.61% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 143000      0.00%     98.61% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 686000      0.01%     98.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                2951500      0.02%     98.64% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              183873000      1.36%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         13523454500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998012                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.736377                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.849937                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      4.35%      4.35% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      4.35%      8.70% # number of syscalls executed
system.cpu2.kern.syscall::4                         5     21.74%     30.43% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      8.70%     39.13% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      4.35%     43.48% # number of syscalls executed
system.cpu2.kern.syscall::33                        1      4.35%     47.83% # number of syscalls executed
system.cpu2.kern.syscall::45                        3     13.04%     60.87% # number of syscalls executed
system.cpu2.kern.syscall::71                        4     17.39%     78.26% # number of syscalls executed
system.cpu2.kern.syscall::73                        4     17.39%     95.65% # number of syscalls executed
system.cpu2.kern.syscall::74                        1      4.35%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    23                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   98      0.12%      0.12% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   89      0.11%      0.23% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2202      2.66%      2.88% # number of callpals executed
system.cpu2.kern.callpal::rdps                     46      0.06%      2.94% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      2.94% # number of callpals executed
system.cpu2.kern.callpal::rti                     163      0.20%      3.14% # number of callpals executed
system.cpu2.kern.callpal::callsys                  42      0.05%      3.19% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%      3.19% # number of callpals executed
system.cpu2.kern.callpal::rdunique              80218     96.81%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 82861                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              252                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                146                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                146                      
system.cpu2.kern.mode_good::user                  146                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.579365                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.733668                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        8285145000     61.27%     61.27% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          5238309500     38.73%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      89                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            48996                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          482.211399                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            3699708                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            49508                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            74.729498                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   482.211399                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.941819                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.941819                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          282                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          228                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          7483170                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         7483170                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      2313582                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        2313582                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      1256344                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1256344                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        47472                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        47472                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        47650                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        47650                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      3569926                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         3569926                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      3569926                       # number of overall hits
system.cpu2.dcache.overall_hits::total        3569926                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        39709                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        39709                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        10673                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        10673                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          585                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          585                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          360                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          360                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        50382                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         50382                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        50382                       # number of overall misses
system.cpu2.dcache.overall_misses::total        50382                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      2353291                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      2353291                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      1267017                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1267017                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        48057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        48057                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        48010                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        48010                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      3620308                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      3620308                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      3620308                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      3620308                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016874                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016874                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.008424                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.008424                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.012173                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.012173                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.007498                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.007498                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.013916                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.013916                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.013916                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.013916                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        35195                       # number of writebacks
system.cpu2.dcache.writebacks::total            35195                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            21147                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.996568                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           11387916                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            21659                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           525.782169                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.996568                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999993                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          334                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         22653715                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        22653715                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11295134                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11295134                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11295134                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11295134                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11295134                       # number of overall hits
system.cpu2.icache.overall_hits::total       11295134                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        21149                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        21149                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        21149                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         21149                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        21149                       # number of overall misses
system.cpu2.icache.overall_misses::total        21149                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11316283                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11316283                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11316283                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11316283                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11316283                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11316283                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001869                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001869                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001869                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001869                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001869                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001869                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        21147                       # number of writebacks
system.cpu2.icache.writebacks::total            21147                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      42                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1685                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     431     38.21%     38.21% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     14      1.24%     39.45% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     34      3.01%     42.46% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    649     57.54%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                1128                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      427     49.08%     49.08% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      14      1.61%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      34      3.91%     54.60% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     395     45.40%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  870                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             13210416000     99.21%     99.21% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 686000      0.01%     99.22% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                5688500      0.04%     99.26% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               98292500      0.74%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         13315083000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.990719                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.608629                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.771277                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     1                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   17      1.14%      1.14% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   91      6.11%      7.25% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  920     61.79%     69.04% # number of callpals executed
system.cpu3.kern.callpal::rdps                     28      1.88%     70.92% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     4      0.27%     71.19% # number of callpals executed
system.cpu3.kern.callpal::rdusp                     4      0.27%     71.46% # number of callpals executed
system.cpu3.kern.callpal::rti                     161     10.81%     82.27% # number of callpals executed
system.cpu3.kern.callpal::callsys                 111      7.45%     89.72% # number of callpals executed
system.cpu3.kern.callpal::rdunique                153     10.28%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  1489                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              252                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                115                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                115                      
system.cpu3.kern.mode_good::user                  115                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.456349                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.626703                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1055899000     86.27%     86.27% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           168083500     13.73%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      91                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             6315                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          480.210229                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             216289                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             6775                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            31.924576                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   480.210229                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.937911                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.937911                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          460                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          176                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           431859                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          431859                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       132029                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         132029                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        68575                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         68575                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1132                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1132                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          874                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          874                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       200604                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          200604                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       200604                       # number of overall hits
system.cpu3.dcache.overall_hits::total         200604                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5380                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5380                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         2713                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         2713                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          603                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          603                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          645                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          645                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8093                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8093                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8093                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8093                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       137409                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       137409                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        71288                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        71288                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1735                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1519                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1519                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       208697                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       208697                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       208697                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       208697                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.039153                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.039153                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.038057                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.038057                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.347550                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.347550                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.424621                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.424621                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.038779                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.038779                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.038779                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.038779                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         4137                       # number of writebacks
system.cpu3.dcache.writebacks::total             4137                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             6853                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             832092                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             7365                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           112.979226                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          116                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1353695                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1353695                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       666568                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         666568                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       666568                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          666568                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       666568                       # number of overall hits
system.cpu3.icache.overall_hits::total         666568                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         6853                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6853                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         6853                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6853                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         6853                       # number of overall misses
system.cpu3.icache.overall_misses::total         6853                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       673421                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       673421                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       673421                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       673421                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       673421                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       673421                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.010176                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.010176                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.010176                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.010176                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.010176                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.010176                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         6853                       # number of writebacks
system.cpu3.icache.writebacks::total             6853                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      36                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                      1152                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     252     36.15%     36.15% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                     14      2.01%     38.16% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     20      2.87%     41.03% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    411     58.97%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 697                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      251     48.55%     48.55% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                      14      2.71%     51.26% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      20      3.87%     55.13% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     232     44.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  517                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0             13247557500     99.49%     99.49% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                 686000      0.01%     99.50% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                3045500      0.02%     99.52% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               63970500      0.48%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total         13315259500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                 0.996032                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.564477                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.741750                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::wripir                   91      9.97%      9.97% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   48      5.26%     15.22% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  585     64.07%     79.30% # number of callpals executed
system.cpu4.kern.callpal::rdps                     46      5.04%     84.34% # number of callpals executed
system.cpu4.kern.callpal::wrusp                     1      0.11%     84.45% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.11%     84.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      78      8.54%     93.10% # number of callpals executed
system.cpu4.kern.callpal::callsys                  33      3.61%     96.71% # number of callpals executed
system.cpu4.kern.callpal::rdunique                 30      3.29%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   913                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel              126                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 46                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 46                      
system.cpu4.kern.mode_good::user                   46                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.365079                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.534884                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel         328624000     29.53%     29.53% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user           784070500     70.47%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      48                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements            11557                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          464.877299                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             497446                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            11998                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            41.460743                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   464.877299                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.907963                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.907963                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          111                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          275                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           889884                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          889884                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       295356                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         295356                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       128918                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        128918                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          496                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          496                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          399                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          399                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       424274                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          424274                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       424274                       # number of overall hits
system.cpu4.dcache.overall_hits::total         424274                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        10910                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        10910                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         1774                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         1774                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          364                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          364                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data          373                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total          373                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        12684                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         12684                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        12684                       # number of overall misses
system.cpu4.dcache.overall_misses::total        12684                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       306266                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       306266                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       130692                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       130692                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          772                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          772                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       436958                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       436958                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       436958                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       436958                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.035623                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.035623                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.013574                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.013574                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.423256                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.423256                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.483161                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.483161                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.029028                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.029028                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.029028                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.029028                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2935                       # number of writebacks
system.cpu4.dcache.writebacks::total             2935                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             4256                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs           64190035                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             4768                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         13462.675126                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          142                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          247                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses          3594500                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses         3594500                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1790866                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1790866                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1790866                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1790866                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1790866                       # number of overall hits
system.cpu4.icache.overall_hits::total        1790866                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         4256                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         4256                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         4256                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          4256                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         4256                       # number of overall misses
system.cpu4.icache.overall_misses::total         4256                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1795122                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1795122                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1795122                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1795122                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1795122                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1795122                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.002371                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.002371                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.002371                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.002371                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.002371                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.002371                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         4256                       # number of writebacks
system.cpu4.icache.writebacks::total             4256                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      44                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                      1226                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                     319     37.44%     37.44% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                     14      1.64%     39.08% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     31      3.64%     42.72% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    488     57.28%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 852                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                      319     48.93%     48.93% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                      14      2.15%     51.07% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      31      4.75%     55.83% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                     288     44.17%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  652                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0             13231149000     99.37%     99.37% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                 686000      0.01%     99.37% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                5448500      0.04%     99.41% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31               78184500      0.59%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total         13315468000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.590164                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.765258                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         2    100.00%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     2                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                   13      1.20%      1.20% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   68      6.27%      7.47% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  681     62.82%     70.30% # number of callpals executed
system.cpu5.kern.callpal::rdps                     28      2.58%     72.88% # number of callpals executed
system.cpu5.kern.callpal::rti                     126     11.62%     84.50% # number of callpals executed
system.cpu5.kern.callpal::callsys                  82      7.56%     92.07% # number of callpals executed
system.cpu5.kern.callpal::rdunique                 86      7.93%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                  1084                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              195                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 81                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 82                      
system.cpu5.kern.mode_good::user                   81                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.420513                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.590580                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1067667000     91.43%     91.43% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user           100093000      8.57%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      68                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             3979                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          461.949336                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             143161                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             4405                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            32.499659                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   461.949336                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.902245                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.902245                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          426                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          151                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           61                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          214                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.832031                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           296265                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          296265                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        94228                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          94228                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        43229                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         43229                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          679                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          679                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          471                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          471                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       137457                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          137457                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       137457                       # number of overall hits
system.cpu5.dcache.overall_hits::total         137457                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         4022                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         4022                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         1653                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         1653                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data          518                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total          518                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data          577                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total          577                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         5675                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          5675                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         5675                       # number of overall misses
system.cpu5.dcache.overall_misses::total         5675                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        98250                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        98250                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        44882                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        44882                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1048                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1048                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       143132                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       143132                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       143132                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       143132                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.040936                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.040936                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.036830                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.036830                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.432749                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.432749                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.550573                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.550573                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.039649                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.039649                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.039649                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.039649                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         2368                       # number of writebacks
system.cpu5.dcache.writebacks::total             2368                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             5348                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs           15881863                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             5860                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          2710.215529                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          121                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          269                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           927030                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          927030                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       455493                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         455493                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       455493                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          455493                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       455493                       # number of overall hits
system.cpu5.icache.overall_hits::total         455493                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         5348                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         5348                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         5348                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          5348                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         5348                       # number of overall misses
system.cpu5.icache.overall_misses::total         5348                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       460841                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       460841                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       460841                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       460841                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       460841                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       460841                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.011605                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.011605                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.011605                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.011605                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.011605                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.011605                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         5348                       # number of writebacks
system.cpu5.icache.writebacks::total             5348                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      41                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                       567                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     133     32.76%     32.76% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                     14      3.45%     36.21% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     27      6.65%     42.86% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    232     57.14%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 406                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      132     47.48%     47.48% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                      14      5.04%     52.52% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      27      9.71%     62.23% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     105     37.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  278                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0             13281728000     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                 686000      0.01%     99.75% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                5000500      0.04%     99.79% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31               27868000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total         13315282500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992481                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.452586                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.684729                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::wripir                    1      0.22%      0.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   33      7.14%      7.36% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  305     66.02%     73.38% # number of callpals executed
system.cpu6.kern.callpal::rdps                     28      6.06%     79.44% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.22%     79.65% # number of callpals executed
system.cpu6.kern.callpal::rti                      60     12.99%     92.64% # number of callpals executed
system.cpu6.kern.callpal::callsys                  19      4.11%     96.75% # number of callpals executed
system.cpu6.kern.callpal::rdunique                 15      3.25%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   462                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel               93                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 19                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 19                      
system.cpu6.kern.mode_good::user                   19                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.204301                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.339286                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel       85215798000     99.98%     99.98% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            14601000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      33                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements              816                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          452.146306                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             192522                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             1236                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs           155.762136                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   452.146306                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.883098                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.883098                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          340                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses            88892                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses           88892                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        28964                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          28964                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        12458                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         12458                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          251                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          251                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          128                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          128                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data        41422                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total           41422                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data        41422                       # number of overall hits
system.cpu6.dcache.overall_hits::total          41422                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1095                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1095                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          437                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          437                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          166                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          166                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data          210                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total          210                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1532                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1532                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1532                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1532                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        30059                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        30059                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        12895                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        12895                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          338                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          338                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data        42954                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total        42954                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data        42954                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total        42954                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.036428                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.036428                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.033889                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.033889                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.398082                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.398082                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.621302                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.621302                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.035666                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.035666                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.035666                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.035666                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          399                       # number of writebacks
system.cpu6.dcache.writebacks::total              399                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             1479                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           77184631                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             1991                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         38766.765947                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          134                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          281                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           269379                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          269379                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       132471                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         132471                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       132471                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          132471                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       132471                       # number of overall hits
system.cpu6.icache.overall_hits::total         132471                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         1479                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         1479                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         1479                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          1479                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         1479                       # number of overall misses
system.cpu6.icache.overall_misses::total         1479                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       133950                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       133950                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       133950                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       133950                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       133950                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       133950                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.011041                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.011041                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.011041                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.011041                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.011041                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.011041                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         1479                       # number of writebacks
system.cpu6.icache.writebacks::total             1479                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      45                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                      1287                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                     339     36.18%     36.18% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                     14      1.49%     37.67% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                     62      6.62%     44.29% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                    522     55.71%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                 937                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                      338     46.11%     46.11% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                      14      1.91%     48.02% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                      62      8.46%     56.48% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                     319     43.52%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                  733                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0             13228858000     99.35%     99.35% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                 686000      0.01%     99.36% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                7301500      0.05%     99.41% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31               78372000      0.59%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total         13315217500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                 0.997050                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.611111                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.782284                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::wripir                    8      0.71%      0.71% # number of callpals executed
system.cpu7.kern.callpal::swpctx                   82      7.28%      7.99% # number of callpals executed
system.cpu7.kern.callpal::swpipl                  752     66.73%     74.71% # number of callpals executed
system.cpu7.kern.callpal::rdps                     28      2.48%     77.20% # number of callpals executed
system.cpu7.kern.callpal::wrusp                     1      0.09%     77.28% # number of callpals executed
system.cpu7.kern.callpal::rdusp                     1      0.09%     77.37% # number of callpals executed
system.cpu7.kern.callpal::rti                     127     11.27%     88.64% # number of callpals executed
system.cpu7.kern.callpal::callsys                  69      6.12%     94.76% # number of callpals executed
system.cpu7.kern.callpal::rdunique                 59      5.24%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                  1127                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel              209                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                 77                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                 77                      
system.cpu7.kern.mode_good::user                   77                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.368421                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.538462                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel        1090967000     94.02%     94.02% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user            69431500      5.98%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                      82                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements             3947                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          466.822535                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             126714                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             4384                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            28.903741                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   466.822535                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.911763                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.911763                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          148                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          236                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses           254572                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses          254572                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        78501                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          78501                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        38378                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         38378                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          622                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          622                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          400                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          400                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       116879                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          116879                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       116879                       # number of overall hits
system.cpu7.dcache.overall_hits::total         116879                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         3750                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         3750                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         1921                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         1921                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data          488                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total          488                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data          572                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total          572                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         5671                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          5671                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         5671                       # number of overall misses
system.cpu7.dcache.overall_misses::total         5671                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        82251                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        82251                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        40299                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        40299                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1110                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          972                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          972                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       122550                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       122550                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       122550                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       122550                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.045592                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.045592                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.047669                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.047669                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.439640                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.439640                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.588477                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.588477                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.046275                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.046275                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.046275                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.046275                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2532                       # number of writebacks
system.cpu7.dcache.writebacks::total             2532                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements             4814                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs           36261223                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs             5326                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          6808.340781                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst            1                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst          511                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.001953                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.998047                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          270                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           783322                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          783322                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       384440                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         384440                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       384440                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          384440                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       384440                       # number of overall hits
system.cpu7.icache.overall_hits::total         384440                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst         4814                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total         4814                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst         4814                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total          4814                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst         4814                       # number of overall misses
system.cpu7.icache.overall_misses::total         4814                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       389254                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       389254                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       389254                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       389254                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       389254                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       389254                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.012367                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.012367                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.012367                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.012367                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.012367                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.012367                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks         4814                       # number of writebacks
system.cpu7.icache.writebacks::total             4814                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  19                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   155648                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         19                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  739                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 739                       # Transaction distribution
system.iobus.trans_dist::WriteReq                3544                       # Transaction distribution
system.iobus.trans_dist::WriteResp               3544                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1438                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          952                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1206                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3692                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         4874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         4874                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    8566                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         5752                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1309                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          603                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7718                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       155688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       155688                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   163406                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 2437                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 2453                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                21933                       # Number of tag accesses
system.iocache.tags.data_accesses               21933                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            5                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                5                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         2432                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         2432                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            5                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 5                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            5                       # number of overall misses
system.iocache.overall_misses::total                5                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            5                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              5                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         2432                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         2432                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            5                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               5                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            5                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              5                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            2432                       # number of writebacks
system.iocache.writebacks::total                 2432                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     75561                       # number of replacements
system.l2.tags.tagsinuse                  4028.361268                       # Cycle average of tags in use
system.l2.tags.total_refs                      227377                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     79596                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.856639                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1001.080943                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    77.804273                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   196.514209                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    36.042650                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data    40.995394                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   622.048245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1145.297783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    29.498948                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   244.596676                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst   135.240477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data   129.637882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   161.836431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data   114.558396                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst     4.537582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data     7.241010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst    22.942689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data    58.487678                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.244405                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.018995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.047977                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.008799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.010009                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.151867                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.279614                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.007202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.059716                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.033018                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.031650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.039511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.027968                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.001108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.001768                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.005601                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.014279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983487                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4035                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1004                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2880                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.985107                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2186071                       # Number of tag accesses
system.l2.tags.data_accesses                  2186071                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        58414                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            58414                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        20326                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            20326                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data           36                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           16                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data           52                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus4.data           19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus5.data           57                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus6.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus7.data           63                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  280                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            9                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus4.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus5.data           10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus7.data            5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 48                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data         1106                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          295                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data         2328                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          375                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data          171                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          290                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          429                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5057                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         4256                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         3903                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst        15584                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         6622                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus4.inst         2764                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus5.inst         4842                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus6.inst         1443                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus7.inst         4700                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              44114                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         4502                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1710                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data        17087                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2232                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus4.data         3057                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus5.data         1616                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus6.data          489                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus7.data         1613                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             32306                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         4256                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         5608                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         3903                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2005                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        15584                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        19415                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         6622                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2607                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst         2764                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3228                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst         4842                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         1906                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst         1443                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          552                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst         4700                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         2042                       # number of demand (read+write) hits
system.l2.demand_hits::total                    81477                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         4256                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         5608                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         3903                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2005                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        15584                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        19415                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         6622                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2607                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst         2764                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3228                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst         4842                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         1906                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst         1443                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          552                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst         4700                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         2042                       # number of overall hits
system.l2.overall_hits::total                   81477                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          157                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          147                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          101                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          216                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus4.data          117                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus5.data          184                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus6.data          126                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus7.data          281                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1329                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           29                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           51                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus4.data           40                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus5.data           55                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus6.data           45                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus7.data           51                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              327                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         2417                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          773                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         7717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         1489                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data         1172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus5.data          568                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus6.data           93                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus7.data          547                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               14776                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2805                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          664                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst         5565                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          231                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus4.inst         1492                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus5.inst          506                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus6.inst           36                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus7.inst          114                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            11413                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         8943                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1325                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data        21873                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         1957                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus4.data         7003                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus5.data         1278                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus6.data           77                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus7.data          940                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           43396                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2805                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        11360                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          664                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2098                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst         5565                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        29590                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          231                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         3446                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst         1492                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         8175                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst          506                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         1846                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          170                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst          114                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         1487                       # number of demand (read+write) misses
system.l2.demand_misses::total                  69585                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2805                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        11360                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          664                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2098                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst         5565                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        29590                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          231                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         3446                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst         1492                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         8175                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst          506                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         1846                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          170                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst          114                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         1487                       # number of overall misses
system.l2.overall_misses::total                 69585                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        58414                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        58414                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        20326                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        20326                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          190                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data          183                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          117                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data          268                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus4.data          136                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus5.data          241                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus6.data          130                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus7.data          344                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1609                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           44                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           60                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus4.data           43                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus5.data           65                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus6.data           45                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus7.data           56                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            375                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         3523                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         1068                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data        10045                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         1864                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data         1343                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          858                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          156                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         7061                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         4567                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst        21149                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         6853                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus4.inst         4256                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus5.inst         5348                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus6.inst         1479                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus7.inst         4814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          55527                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data        13445                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         3035                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data        38960                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         4189                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus4.data        10060                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus5.data         2894                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus6.data          566                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus7.data         2553                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         75702                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         7061                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        16968                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         4567                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4103                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        21149                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        49005                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         6853                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         6053                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst         4256                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        11403                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst         5348                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         3752                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst         1479                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          722                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst         4814                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         3529                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               151062                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         7061                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        16968                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         4567                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4103                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        21149                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        49005                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         6853                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         6053                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst         4256                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        11403                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst         5348                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         3752                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst         1479                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          722                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst         4814                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         3529                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              151062                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.826316                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.803279                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.863248                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.805970                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus4.data     0.860294                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus5.data     0.763485                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus6.data     0.969231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus7.data     0.816860                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.825979                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.852941                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.785714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.772727                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.850000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus4.data     0.930233                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus5.data     0.846154                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus7.data     0.910714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.872000                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.686063                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.723783                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.768243                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.798820                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.872673                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus5.data     0.662005                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus6.data     0.596154                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data     0.560451                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.745021                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.397253                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.145391                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.263133                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.033708                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus4.inst     0.350564                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus5.inst     0.094615                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus6.inst     0.024341                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus7.inst     0.023681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.205540                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.665154                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.436573                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.561422                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.467176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus4.data     0.696123                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus5.data     0.441603                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus6.data     0.136042                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus7.data     0.368194                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.573248                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.397253                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.669496                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.145391                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.511333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.263133                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.603816                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.033708                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.569304                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.350564                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.716917                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.094615                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.492004                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.024341                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.235457                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.023681                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.421366                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.460639                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.397253                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.669496                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.145391                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.511333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.263133                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.603816                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.033708                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.569304                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.350564                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.716917                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.094615                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.492004                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.024341                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.235457                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.023681                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.421366                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.460639                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                36820                       # number of writebacks
system.l2.writebacks::total                     36820                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 734                       # Transaction distribution
system.membus.trans_dist::ReadResp              55548                       # Transaction distribution
system.membus.trans_dist::WriteReq               1112                       # Transaction distribution
system.membus.trans_dist::WriteResp              1112                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        39252                       # Transaction distribution
system.membus.trans_dist::CleanEvict            27809                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4073                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3404                       # Transaction distribution
system.membus.trans_dist::UpgradeResp            1678                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15549                       # Transaction distribution
system.membus.trans_dist::ReadExResp            14754                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         54814                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2432                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         2432                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         7306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         7306                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         3692                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       213705                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       217397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 224703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       155968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       155968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         7718                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      6808512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      6816230                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 6972198                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            149232                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  149232    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              149232                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              304383                       # DTB read hits
system.switch_cpus0.dtb.read_misses               241                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           25787                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             149179                       # DTB write hits
system.switch_cpus0.dtb.write_misses               24                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          14946                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              453562                       # DTB hits
system.switch_cpus0.dtb.data_misses               265                       # DTB misses
system.switch_cpus0.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           40733                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             197808                       # ITB hits
system.switch_cpus0.itb.fetch_misses              209                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         198017                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                26629789                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            1758906                       # Number of instructions committed
system.switch_cpus0.committedOps              1758906                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      1718864                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          2446                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              49065                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       240435                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             1718864                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 2446                       # number of float instructions
system.switch_cpus0.num_int_register_reads      2309816                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1312267                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         1270                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         1227                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               454746                       # number of memory refs
system.switch_cpus0.num_load_insts             305289                       # Number of load instructions
system.switch_cpus0.num_store_insts            149457                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      24897596.183482                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1732192.816518                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.065047                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.934953                       # Percentage of idle cycles
system.switch_cpus0.Branches                   303967                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         9899      0.56%      0.56% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1254038     71.29%     71.85% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            4384      0.25%     72.10% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     72.10% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd            156      0.01%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv             15      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     72.11% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          316320     17.98%     90.09% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         149806      8.52%     98.60% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         24565      1.40%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1759183                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               84331                       # DTB read hits
system.switch_cpus1.dtb.read_misses               374                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           14344                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              41460                       # DTB write hits
system.switch_cpus1.dtb.write_misses               43                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           8612                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              125791                       # DTB hits
system.switch_cpus1.dtb.data_misses               417                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           22956                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             117994                       # ITB hits
system.switch_cpus1.itb.fetch_misses              139                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         118133                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                26629985                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             412142                       # Number of instructions committed
system.switch_cpus1.committedOps               412142                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       395529                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          2743                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              10677                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        55866                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              395529                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 2743                       # number of float instructions
system.switch_cpus1.num_int_register_reads       527866                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       291844                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         1404                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         1351                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               127498                       # number of memory refs
system.switch_cpus1.num_load_insts              85591                       # Number of load instructions
system.switch_cpus1.num_store_insts             41907                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      26223679.519086                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      406305.480914                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.015257                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.984743                       # Percentage of idle cycles
system.switch_cpus1.Branches                    73039                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         7462      1.81%      1.81% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           263260     63.81%     65.62% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             896      0.22%     65.83% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     65.83% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             97      0.02%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     65.86% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           87754     21.27%     87.13% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          41961     10.17%     97.30% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         11147      2.70%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            412580                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             2320346                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1707                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         2168991                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            1314952                       # DTB write hits
system.switch_cpus2.dtb.write_misses              143                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        1193713                       # DTB write accesses
system.switch_cpus2.dtb.data_hits             3635298                       # DTB hits
system.switch_cpus2.dtb.data_misses              1850                       # DTB misses
system.switch_cpus2.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         3362704                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           10509640                       # ITB hits
system.switch_cpus2.itb.fetch_misses              416                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       10510056                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                27047275                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           11314428                       # Number of instructions committed
system.switch_cpus2.committedOps             11314428                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     10134896                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          4832                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             625600                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      1375878                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            10134896                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 4832                       # number of float instructions
system.switch_cpus2.num_int_register_reads     13531017                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes      7231578                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         2971                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         2946                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs              3718568                       # number of memory refs
system.switch_cpus2.num_load_insts            2403071                       # Number of load instructions
system.switch_cpus2.num_store_insts           1315497                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      15730585.367968                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      11316689.632032                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.418404                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.581596                       # Percentage of idle cycles
system.switch_cpus2.Branches                  2324136                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       746478      6.60%      6.60% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu          6682611     59.05%     65.65% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            2415      0.02%     65.67% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.67% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           1272      0.01%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              2      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              7      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             2      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv            228      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.68% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         2454560     21.69%     87.37% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        1315780     11.63%     99.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        112928      1.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          11316283                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              138478                       # DTB read hits
system.switch_cpus3.dtb.read_misses                90                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           50536                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              72742                       # DTB write hits
system.switch_cpus3.dtb.write_misses               30                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          33131                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              211220                       # DTB hits
system.switch_cpus3.dtb.data_misses               120                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           83667                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             355617                       # ITB hits
system.switch_cpus3.itb.fetch_misses               29                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         355646                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                26629956                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             673301                       # Number of instructions committed
system.switch_cpus3.committedOps               673301                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       638243                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          5413                       # Number of float alu accesses
system.switch_cpus3.num_func_calls              17860                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        94211                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              638243                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 5413                       # number of float instructions
system.switch_cpus3.num_int_register_reads       842795                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       457108                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2835                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2578                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               212343                       # number of memory refs
system.switch_cpus3.num_load_insts             139234                       # Number of load instructions
system.switch_cpus3.num_store_insts             73109                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      25966936.774958                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      663019.225042                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.024897                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.975103                       # Percentage of idle cycles
system.switch_cpus3.Branches                   128703                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass        18021      2.68%      2.68% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           429853     63.83%     66.51% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            2034      0.30%     66.81% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     66.81% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd            160      0.02%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     66.83% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          141546     21.02%     87.85% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          73204     10.87%     98.72% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8603      1.28%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            673421                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits              306796                       # DTB read hits
system.switch_cpus4.dtb.read_misses               148                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses          248571                       # DTB read accesses
system.switch_cpus4.dtb.write_hits             131440                       # DTB write hits
system.switch_cpus4.dtb.write_misses               20                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses         111860                       # DTB write accesses
system.switch_cpus4.dtb.data_hits              438236                       # DTB hits
system.switch_cpus4.dtb.data_misses               168                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses          360431                       # DTB accesses
system.switch_cpus4.itb.fetch_hits            1581078                       # ITB hits
system.switch_cpus4.itb.fetch_misses               37                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses        1581115                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                26630035                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts            1794954                       # Number of instructions committed
system.switch_cpus4.committedOps              1794954                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses      1752439                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses          2137                       # Number of float alu accesses
system.switch_cpus4.num_func_calls              84164                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts       224775                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts             1752439                       # number of integer instructions
system.switch_cpus4.num_fp_insts                 2137                       # number of float instructions
system.switch_cpus4.num_int_register_reads      2282511                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes      1334635                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads         1075                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes         1037                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs               439007                       # number of memory refs
system.switch_cpus4.num_load_insts             307278                       # Number of load instructions
system.switch_cpus4.num_store_insts            131729                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      24862602.051869                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      1767432.948131                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.066370                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.933630                       # Percentage of idle cycles
system.switch_cpus4.Branches                   361113                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         4371      0.24%      0.24% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu          1340581     74.68%     74.92% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             731      0.04%     74.96% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     74.96% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd            100      0.01%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              4      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              1      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     74.97% # Class of executed instruction
system.switch_cpus4.op_class::MemRead          311519     17.35%     92.32% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite         131874      7.35%     99.67% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          5941      0.33%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total           1795122                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               98987                       # DTB read hits
system.switch_cpus5.dtb.read_misses                65                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses           30286                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              45887                       # DTB write hits
system.switch_cpus5.dtb.write_misses               11                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses          18922                       # DTB write accesses
system.switch_cpus5.dtb.data_hits              144874                       # DTB hits
system.switch_cpus5.dtb.data_misses                76                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses           49208                       # DTB accesses
system.switch_cpus5.itb.fetch_hits             214434                       # ITB hits
system.switch_cpus5.itb.fetch_misses               21                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses         214455                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                26630128                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             460765                       # Number of instructions committed
system.switch_cpus5.committedOps               460765                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       438894                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses          3402                       # Number of float alu accesses
system.switch_cpus5.num_func_calls              12496                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        67688                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              438894                       # number of integer instructions
system.switch_cpus5.num_fp_insts                 3402                       # number of float instructions
system.switch_cpus5.num_int_register_reads       578923                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       316213                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads         1744                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes         1658                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs               145672                       # number of memory refs
system.switch_cpus5.num_load_insts              99512                       # Number of load instructions
system.switch_cpus5.num_store_insts             46160                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      26176415.873103                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      453712.126897                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.017038                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.982962                       # Percentage of idle cycles
system.switch_cpus5.Branches                    90748                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass        10514      2.28%      2.28% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu           295122     64.04%     66.32% # Class of executed instruction
system.switch_cpus5.op_class::IntMult            1355      0.29%     66.62% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.62% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd            101      0.02%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.64% # Class of executed instruction
system.switch_cpus5.op_class::MemRead          101172     21.95%     88.59% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          46234     10.03%     98.62% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6343      1.38%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            460841                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               30278                       # DTB read hits
system.switch_cpus6.dtb.read_misses                42                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses            4248                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              13230                       # DTB write hits
system.switch_cpus6.dtb.write_misses                4                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses           2914                       # DTB write accesses
system.switch_cpus6.dtb.data_hits               43508                       # DTB hits
system.switch_cpus6.dtb.data_misses                46                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses            7162                       # DTB accesses
system.switch_cpus6.itb.fetch_hits              37198                       # ITB hits
system.switch_cpus6.itb.fetch_misses               18                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses          37216                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                26630210                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             133904                       # Number of instructions committed
system.switch_cpus6.committedOps               133904                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       128623                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses           946                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               3885                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        19601                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              128623                       # number of integer instructions
system.switch_cpus6.num_fp_insts                  946                       # number of float instructions
system.switch_cpus6.num_int_register_reads       171597                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes        93616                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads          470                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes          476                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                43893                       # number of memory refs
system.switch_cpus6.num_load_insts              30518                       # Number of load instructions
system.switch_cpus6.num_store_insts             13375                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      26498347.067180                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      131862.932820                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.004952                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.995048                       # Percentage of idle cycles
system.switch_cpus6.Branches                    25892                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         1974      1.47%      1.47% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu            84001     62.71%     64.18% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             339      0.25%     64.44% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     64.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd             28      0.02%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     64.46% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           31122     23.23%     87.69% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          13388      9.99%     97.69% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          3098      2.31%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            133950                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits               82858                       # DTB read hits
system.switch_cpus7.dtb.read_misses                67                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses           20912                       # DTB read accesses
system.switch_cpus7.dtb.write_hits              41186                       # DTB write hits
system.switch_cpus7.dtb.write_misses               11                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses          13283                       # DTB write accesses
system.switch_cpus7.dtb.data_hits              124044                       # DTB hits
system.switch_cpus7.dtb.data_misses                78                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses           34195                       # DTB accesses
system.switch_cpus7.itb.fetch_hits             155616                       # ITB hits
system.switch_cpus7.itb.fetch_misses               24                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses         155640                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                26630389                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts             389176                       # Number of instructions committed
system.switch_cpus7.committedOps               389176                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses       371720                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses          4365                       # Number of float alu accesses
system.switch_cpus7.num_func_calls              11314                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts        52687                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts              371720                       # number of integer instructions
system.switch_cpus7.num_fp_insts                 4365                       # number of float instructions
system.switch_cpus7.num_int_register_reads       497988                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes       269755                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads         2215                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes         2150                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs               124937                       # number of memory refs
system.switch_cpus7.num_load_insts              83428                       # Number of load instructions
system.switch_cpus7.num_store_insts             41509                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      26247154.114184                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      383234.885816                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.014391                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.985609                       # Percentage of idle cycles
system.switch_cpus7.Branches                    72356                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass         7626      1.96%      1.96% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu           246968     63.45%     65.41% # Class of executed instruction
system.switch_cpus7.op_class::IntMult            1109      0.28%     65.69% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     65.69% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd            130      0.03%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     65.72% # Class of executed instruction
system.switch_cpus7.op_class::MemRead           84993     21.83%     87.56% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite          41586     10.68%     98.24% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess          6842      1.76%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total            389254                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       323105                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       124781                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        90658                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          12546                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         8362                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         4184                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                734                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            142785                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              1112                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             1112                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        58414                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        20326                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29335                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4331                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3452                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           7783                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20628                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20628                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         55527                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        86524                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        17807                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        56287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9935                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        16253                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        54642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       149909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        14857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        23641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side         9621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        37794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        11297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        16497                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side         3172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side         4377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        10049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        16553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                452691                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       687744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1713046                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       343552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       506752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2143552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      5480484                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       512256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       774528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side       343360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      1001916                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side       380736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       504720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side       108352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side       120208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       335040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       502288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15458534                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           80440                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples           405386                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.016382                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           1.980328                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 285396     70.40%     70.40% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39889      9.84%     80.24% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  13090      3.23%     83.47% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  10828      2.67%     86.14% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  13377      3.30%     89.44% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  11076      2.73%     92.17% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  18016      4.44%     96.62% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  13222      3.26%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::8                    492      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             405386                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
