# Reading pref.tcl
# do processor_run_msim_rtl_verilog.do
# if ![file isdirectory verilog_libs] {
# 	file mkdir verilog_libs
# }
# 
# vlib verilog_libs/altera_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_ver".
# vmap altera_ver ./verilog_libs/altera_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_ver ./verilog_libs/altera_ver 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:35 on Jun 14,2025
# vlog -reportprogress 300 -vlog01compat -work altera_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v 
# -- Compiling module global
# -- Compiling module carry
# -- Compiling module cascade
# -- Compiling module carry_sum
# -- Compiling module exp
# -- Compiling module soft
# -- Compiling module opndrn
# -- Compiling module row_global
# -- Compiling module TRI
# -- Compiling module lut_input
# -- Compiling module lut_output
# -- Compiling module latch
# -- Compiling module dlatch
# -- Compiling module prim_gdff
# -- Compiling module dff
# -- Compiling module dffe
# -- Compiling module dffea
# -- Compiling module dffeas
# -- Compiling module dffeas_pr
# -- Compiling module prim_gtff
# -- Compiling module tff
# -- Compiling module tffe
# -- Compiling module prim_gjkff
# -- Compiling module jkff
# -- Compiling module jkffe
# -- Compiling module prim_gsrff
# -- Compiling module srff
# -- Compiling module srffe
# -- Compiling module clklock
# -- Compiling module alt_inbuf
# -- Compiling module alt_outbuf
# -- Compiling module alt_outbuf_tri
# -- Compiling module alt_iobuf
# -- Compiling module alt_inbuf_diff
# -- Compiling module alt_outbuf_diff
# -- Compiling module alt_outbuf_tri_diff
# -- Compiling module alt_iobuf_diff
# -- Compiling module alt_bidir_diff
# -- Compiling module alt_bidir_buf
# -- Compiling UDP PRIM_GDFF_LOW
# -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY
# -- Compiling UDP PRIM_GDFF_HIGH
# -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY
# 
# Top level modules:
# 	global
# 	carry
# 	cascade
# 	carry_sum
# 	exp
# 	soft
# 	opndrn
# 	row_global
# 	TRI
# 	lut_input
# 	lut_output
# 	latch
# 	dlatch
# 	dff
# 	dffe
# 	dffea
# 	dffeas
# 	dffeas_pr
# 	tff
# 	tffe
# 	jkff
# 	jkffe
# 	srff
# 	srffe
# 	clklock
# 	alt_inbuf
# 	alt_outbuf
# 	alt_outbuf_tri
# 	alt_iobuf
# 	alt_inbuf_diff
# 	alt_outbuf_diff
# 	alt_outbuf_tri_diff
# 	alt_iobuf_diff
# 	alt_bidir_diff
# 	alt_bidir_buf
# End time: 17:22:36 on Jun 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/lpm_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/lpm_ver".
# vmap lpm_ver ./verilog_libs/lpm_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap lpm_ver ./verilog_libs/lpm_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work lpm_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/220model.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:36 on Jun 14,2025
# vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/220model.v 
# -- Compiling module LPM_MEMORY_INITIALIZATION
# -- Compiling module LPM_HINT_EVALUATION
# -- Compiling module LPM_DEVICE_FAMILIES
# -- Compiling module lpm_constant
# -- Compiling module lpm_inv
# -- Compiling module lpm_and
# -- Compiling module lpm_or
# -- Compiling module lpm_xor
# -- Compiling module lpm_bustri
# -- Compiling module lpm_mux
# -- Compiling module lpm_decode
# -- Compiling module lpm_clshift
# -- Compiling module lpm_add_sub
# -- Compiling module lpm_compare
# -- Compiling module lpm_mult
# -- Compiling module lpm_divide
# -- Compiling module lpm_abs
# -- Compiling module lpm_counter
# -- Compiling module lpm_latch
# -- Compiling module lpm_ff
# -- Compiling module lpm_shiftreg
# -- Compiling module lpm_ram_dq
# -- Compiling module lpm_ram_dp
# -- Compiling module lpm_ram_io
# -- Compiling module lpm_rom
# -- Compiling module lpm_fifo
# -- Compiling module lpm_fifo_dc_dffpipe
# -- Compiling module lpm_fifo_dc_fefifo
# -- Compiling module lpm_fifo_dc_async
# -- Compiling module lpm_fifo_dc
# -- Compiling module lpm_inpad
# -- Compiling module lpm_outpad
# -- Compiling module lpm_bipad
# 
# Top level modules:
# 	lpm_constant
# 	lpm_inv
# 	lpm_and
# 	lpm_or
# 	lpm_xor
# 	lpm_bustri
# 	lpm_mux
# 	lpm_decode
# 	lpm_clshift
# 	lpm_add_sub
# 	lpm_compare
# 	lpm_mult
# 	lpm_divide
# 	lpm_abs
# 	lpm_counter
# 	lpm_latch
# 	lpm_ff
# 	lpm_shiftreg
# 	lpm_ram_dq
# 	lpm_ram_dp
# 	lpm_ram_io
# 	lpm_rom
# 	lpm_fifo
# 	lpm_fifo_dc
# 	lpm_inpad
# 	lpm_outpad
# 	lpm_bipad
# End time: 17:22:36 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/sgate_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/sgate_ver".
# vmap sgate_ver ./verilog_libs/sgate_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap sgate_ver ./verilog_libs/sgate_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work sgate_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:37 on Jun 14,2025
# vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate.v 
# -- Compiling module oper_add
# -- Compiling module oper_addsub
# -- Compiling module mux21
# -- Compiling module io_buf_tri
# -- Compiling module io_buf_opdrn
# -- Compiling module oper_mult
# -- Compiling module tri_bus
# -- Compiling module oper_div
# -- Compiling module oper_mod
# -- Compiling module oper_left_shift
# -- Compiling module oper_right_shift
# -- Compiling module oper_rotate_left
# -- Compiling module oper_rotate_right
# -- Compiling module oper_less_than
# -- Compiling module oper_mux
# -- Compiling module oper_selector
# -- Compiling module oper_decoder
# -- Compiling module oper_bus_mux
# -- Compiling module oper_latch
# 
# Top level modules:
# 	oper_add
# 	oper_addsub
# 	mux21
# 	io_buf_tri
# 	io_buf_opdrn
# 	oper_mult
# 	tri_bus
# 	oper_div
# 	oper_mod
# 	oper_left_shift
# 	oper_right_shift
# 	oper_rotate_left
# 	oper_rotate_right
# 	oper_less_than
# 	oper_mux
# 	oper_selector
# 	oper_decoder
# 	oper_bus_mux
# 	oper_latch
# End time: 17:22:37 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_mf_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_mf_ver".
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_mf_ver ./verilog_libs/altera_mf_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work altera_mf_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_mf.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:37 on Jun 14,2025
# vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_mf.v 
# -- Compiling module lcell
# -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION
# -- Compiling module ALTERA_MF_HINT_EVALUATION
# -- Compiling module ALTERA_DEVICE_FAMILIES
# -- Compiling module dffp
# -- Compiling module pll_iobuf
# -- Compiling module stx_m_cntr
# -- Compiling module stx_n_cntr
# -- Compiling module stx_scale_cntr
# -- Compiling module MF_pll_reg
# -- Compiling module MF_stratix_pll
# -- Compiling module arm_m_cntr
# -- Compiling module arm_n_cntr
# -- Compiling module arm_scale_cntr
# -- Compiling module MF_stratixii_pll
# -- Compiling module ttn_m_cntr
# -- Compiling module ttn_n_cntr
# -- Compiling module ttn_scale_cntr
# -- Compiling module MF_stratixiii_pll
# -- Compiling module cda_m_cntr
# -- Compiling module cda_n_cntr
# -- Compiling module cda_scale_cntr
# -- Compiling module MF_cycloneiii_pll
# -- Compiling module MF_cycloneiiigl_m_cntr
# -- Compiling module MF_cycloneiiigl_n_cntr
# -- Compiling module MF_cycloneiiigl_scale_cntr
# -- Compiling module cycloneiiigl_post_divider
# -- Compiling module MF_cycloneiiigl_pll
# -- Compiling module altpll
# -- Compiling module altlvds_rx
# -- Compiling module stratix_lvds_rx
# -- Compiling module stratixgx_dpa_lvds_rx
# -- Compiling module stratixii_lvds_rx
# -- Compiling module flexible_lvds_rx
# -- Compiling module stratixiii_lvds_rx
# -- Compiling module stratixiii_lvds_rx_channel
# -- Compiling module stratixiii_lvds_rx_dpa
# -- Compiling module altlvds_tx
# -- Compiling module stratixv_local_clk_divider
# -- Compiling module stratix_tx_outclk
# -- Compiling module stratixii_tx_outclk
# -- Compiling module flexible_lvds_tx
# -- Compiling module dcfifo_dffpipe
# -- Compiling module dcfifo_fefifo
# -- Compiling module dcfifo_async
# -- Compiling module dcfifo_sync
# -- Compiling module dcfifo_low_latency
# -- Compiling module dcfifo_mixed_widths
# -- Compiling module dcfifo
# -- Compiling module altera_syncram_derived
# -- Compiling module altera_syncram_derived_forwarding_logic
# -- Compiling module altaccumulate
# -- Compiling module altmult_accum
# -- Compiling module altmult_add
# -- Compiling module altfp_mult
# -- Compiling module altsqrt
# -- Compiling module altclklock
# -- Compiling module altddio_in
# -- Compiling module altddio_out
# -- Compiling module altddio_bidir
# -- Compiling module altdpram
# -- Compiling module altsyncram
# -- Compiling module altsyncram_body
# -- Compiling module alt3pram
# -- Compiling module parallel_add
# -- Compiling module scfifo
# -- Compiling module altshift_taps
# -- Compiling module a_graycounter
# -- Compiling module altsquare
# -- Compiling module altera_std_synchronizer
# -- Compiling module altera_std_synchronizer_bundle
# -- Compiling module alt_cal
# -- Compiling module alt_cal_mm
# -- Compiling module alt_cal_c3gxb
# -- Compiling module alt_cal_sv
# -- Compiling module alt_cal_av
# -- Compiling module alt_aeq_s4
# -- Compiling module alt_eyemon
# -- Compiling module alt_dfe
# -- Compiling module signal_gen
# -- Compiling module jtag_tap_controller
# -- Compiling module dummy_hub
# -- Compiling module sld_virtual_jtag
# -- Compiling module sld_signaltap
# -- Compiling module altstratixii_oct
# -- Compiling module altparallel_flash_loader
# -- Compiling module altserial_flash_loader
# -- Compiling module alt_fault_injection
# -- Compiling module sld_virtual_jtag_basic
# -- Compiling module altsource_probe
# 
# Top level modules:
# 	lcell
# 	altpll
# 	altlvds_rx
# 	altlvds_tx
# 	dcfifo
# 	altaccumulate
# 	altmult_accum
# 	altmult_add
# 	altfp_mult
# 	altsqrt
# 	altclklock
# 	altddio_bidir
# 	altdpram
# 	alt3pram
# 	parallel_add
# 	scfifo
# 	altshift_taps
# 	a_graycounter
# 	altsquare
# 	altera_std_synchronizer_bundle
# 	alt_cal
# 	alt_cal_mm
# 	alt_cal_c3gxb
# 	alt_cal_sv
# 	alt_cal_av
# 	alt_aeq_s4
# 	alt_eyemon
# 	alt_dfe
# 	sld_virtual_jtag
# 	sld_signaltap
# 	altstratixii_oct
# 	altparallel_flash_loader
# 	altserial_flash_loader
# 	alt_fault_injection
# 	sld_virtual_jtag_basic
# 	altsource_probe
# End time: 17:22:38 on Jun 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/altera_lnsim_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/altera_lnsim_ver".
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver 
# Modifying modelsim.ini
# vlog -sv -work altera_lnsim_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:39 on Jun 14,2025
# vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv 
# -- Compiling package altera_lnsim_functions
# -- Compiling package altera_generic_pll_functions
# -- Compiling module generic_pll
# -- Importing package altera_lnsim_functions
# -- Importing package altera_generic_pll_functions
# -- Compiling module generic_cdr
# -- Compiling module common_28nm_ram_pulse_generator
# -- Compiling module common_28nm_ram_register
# -- Compiling module common_28nm_ram_block
# -- Compiling module generic_m20k
# -- Compiling module generic_m10k
# -- Compiling module common_28nm_mlab_cell_pulse_generator
# -- Compiling module common_28nm_mlab_latch
# -- Compiling module common_28nm_mlab_cell_core
# -- Compiling module common_porta_latches
# -- Compiling module generic_28nm_hp_mlab_cell_impl
# -- Compiling module common_porta_registers
# -- Compiling module generic_28nm_lc_mlab_cell_impl
# -- Compiling module common_28nm_lutram_register
# -- Compiling module generic_14nm_mlab_cell_impl
# -- Compiling module common_14nm_lutram_register
# -- Compiling module generic_mux
# -- Compiling module generic_device_pll
# -- Compiling module altera_mult_add
# -- Compiling module altera_mult_add_rtl
# -- Compiling module ama_signed_extension_function
# -- Compiling module ama_dynamic_signed_function
# -- Compiling module ama_register_function
# -- Compiling module ama_register_with_ext_function
# -- Compiling module ama_data_split_reg_ext_function
# -- Compiling module ama_coef_reg_ext_function
# -- Compiling module ama_adder_function
# -- Compiling module ama_multiplier_function
# -- Compiling module ama_preadder_function
# -- Compiling module ama_chainout_adder_accumulator_function
# -- Compiling module ama_systolic_adder_function
# -- Compiling module ama_scanchain
# -- Compiling module ama_latency_function
# -- Compiling module altera_pll_reconfig_tasks
# -- Compiling module altera_syncram
# -- Compiling module altera_syncram_forwarding_logic
# -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION
# -- Compiling module altera_stratixv_pll
# -- Compiling module altera_arriav_pll
# -- Compiling module altera_arriavgz_pll
# -- Compiling module altera_cyclonev_pll
# -- Compiling module altera_pll
# -- Compiling module dps_extra_kick
# -- Compiling module dprio_init
# -- Compiling module dps_pulse_gen
# -- Compiling module altera_iopll
# -- Compiling module dps_pulse_gen_iopll
# -- Compiling module twentynm_iopll_arlol
# -- Compiling module fourteennm_altera_iopll
# -- Compiling module dps_pulse_gen_fourteennm_iopll
# -- Compiling package fourteennm_iopll_functions
# -- Compiling module fourteennm_simple_iopll
# -- Importing package fourteennm_iopll_functions
# -- Compiling module fourteennm_sub_iopll
# -- Compiling module twentynm_iopll_ip
# -- Compiling module altera_iopll_rotation_lcells
# -- Compiling module altera_pll_dps_lcell_comb
# -- Compiling module iopll_bootstrap
# 
# Top level modules:
# 	generic_cdr
# 	generic_m20k
# 	generic_m10k
# 	common_porta_latches
# 	generic_28nm_hp_mlab_cell_impl
# 	generic_28nm_lc_mlab_cell_impl
# 	generic_14nm_mlab_cell_impl
# 	generic_mux
# 	generic_device_pll
# 	altera_mult_add
# 	altera_pll_reconfig_tasks
# 	altera_syncram
# 	altera_pll
# 	altera_iopll
# 	fourteennm_altera_iopll
# 	fourteennm_simple_iopll
# End time: 17:22:39 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_ver".
# vmap cyclonev_ver ./verilog_libs/cyclonev_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_ver ./verilog_libs/cyclonev_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:40 on Jun 14,2025
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 17:22:42 on Jun 14,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 10
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:42 on Jun 14,2025
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 17:22:43 on Jun 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:43 on Jun 14,2025
# vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.v 
# -- Compiling UDP CYCLONEV_PRIM_DFFE
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS
# -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH
# -- Compiling module cyclonev_dffe
# -- Compiling module cyclonev_mux21
# -- Compiling module cyclonev_mux41
# -- Compiling module cyclonev_and1
# -- Compiling module cyclonev_and16
# -- Compiling module cyclonev_bmux21
# -- Compiling module cyclonev_b17mux21
# -- Compiling module cyclonev_nmux21
# -- Compiling module cyclonev_b5mux21
# -- Compiling module cyclonev_ff
# -- Compiling module cyclonev_lcell_comb
# -- Compiling module cyclonev_routing_wire
# -- Compiling module cyclonev_ram_block
# -- Compiling module cyclonev_mlab_cell
# -- Compiling module cyclonev_io_ibuf
# -- Compiling module cyclonev_io_obuf
# -- Compiling module cyclonev_ddio_out
# -- Compiling module cyclonev_ddio_oe
# -- Compiling module cyclonev_ddio_in
# -- Compiling module cyclonev_io_pad
# -- Compiling module cyclonev_pseudo_diff_out
# -- Compiling module cyclonev_bias_logic
# -- Compiling module cyclonev_bias_generator
# -- Compiling module cyclonev_bias_block
# -- Compiling module cyclonev_clk_phase_select
# -- Compiling module cyclonev_clkena
# -- Compiling module cyclonev_clkselect
# -- Compiling module cyclonev_delay_chain
# -- Compiling module cyclonev_dll_offset_ctrl
# -- Compiling module cyclonev_dll
# -- Compiling module cyclonev_dqs_config
# -- Compiling module cyclonev_dqs_delay_chain
# -- Compiling module cyclonev_dqs_enable_ctrl
# -- Compiling module cyclonev_duty_cycle_adjustment
# -- Compiling module cyclonev_fractional_pll
# -- Compiling module cyclonev_half_rate_input
# -- Compiling module cyclonev_input_phase_alignment
# -- Compiling module cyclonev_io_clock_divider
# -- Compiling module cyclonev_io_config
# -- Compiling module cyclonev_leveling_delay_chain
# -- Compiling module cyclonev_pll_dll_output
# -- Compiling module cyclonev_pll_dpa_output
# -- Compiling module cyclonev_pll_extclk_output
# -- Compiling module cyclonev_pll_lvds_output
# -- Compiling module cyclonev_pll_output_counter
# -- Compiling module cyclonev_pll_reconfig
# -- Compiling module cyclonev_pll_refclk_select
# -- Compiling module cyclonev_termination_logic
# -- Compiling module cyclonev_termination
# -- Compiling module cyclonev_asmiblock
# -- Compiling module cyclonev_chipidblock
# -- Compiling module cyclonev_controller
# -- Compiling module cyclonev_crcblock
# -- Compiling module cyclonev_jtag
# -- Compiling module cyclonev_prblock
# -- Compiling module cyclonev_rublock
# -- Compiling module cyclonev_tsdblock
# -- Compiling module cyclonev_read_fifo
# -- Compiling module cyclonev_read_fifo_read_enable
# -- Compiling module cyclonev_phy_clkbuf
# -- Compiling module cyclonev_ir_fifo_userdes
# -- Compiling module cyclonev_read_fifo_read_clock_select
# -- Compiling module cyclonev_lfifo
# -- Compiling module cyclonev_vfifo
# -- Compiling module cyclonev_mac
# -- Compiling module cyclonev_mem_phy
# -- Compiling module cyclonev_oscillator
# -- Compiling module cyclonev_hps_interface_fpga2sdram
# 
# Top level modules:
# 	cyclonev_dffe
# 	cyclonev_mux41
# 	cyclonev_and1
# 	cyclonev_and16
# 	cyclonev_bmux21
# 	cyclonev_b17mux21
# 	cyclonev_nmux21
# 	cyclonev_b5mux21
# 	cyclonev_ff
# 	cyclonev_lcell_comb
# 	cyclonev_routing_wire
# 	cyclonev_ram_block
# 	cyclonev_mlab_cell
# 	cyclonev_io_ibuf
# 	cyclonev_io_obuf
# 	cyclonev_ddio_out
# 	cyclonev_ddio_oe
# 	cyclonev_ddio_in
# 	cyclonev_io_pad
# 	cyclonev_pseudo_diff_out
# 	cyclonev_bias_block
# 	cyclonev_clk_phase_select
# 	cyclonev_clkena
# 	cyclonev_clkselect
# 	cyclonev_delay_chain
# 	cyclonev_dll_offset_ctrl
# 	cyclonev_dll
# 	cyclonev_dqs_config
# 	cyclonev_dqs_delay_chain
# 	cyclonev_dqs_enable_ctrl
# 	cyclonev_duty_cycle_adjustment
# 	cyclonev_fractional_pll
# 	cyclonev_half_rate_input
# 	cyclonev_input_phase_alignment
# 	cyclonev_io_clock_divider
# 	cyclonev_io_config
# 	cyclonev_leveling_delay_chain
# 	cyclonev_pll_dll_output
# 	cyclonev_pll_dpa_output
# 	cyclonev_pll_extclk_output
# 	cyclonev_pll_lvds_output
# 	cyclonev_pll_output_counter
# 	cyclonev_pll_reconfig
# 	cyclonev_pll_refclk_select
# 	cyclonev_termination_logic
# 	cyclonev_termination
# 	cyclonev_asmiblock
# 	cyclonev_chipidblock
# 	cyclonev_controller
# 	cyclonev_crcblock
# 	cyclonev_jtag
# 	cyclonev_prblock
# 	cyclonev_rublock
# 	cyclonev_tsdblock
# 	cyclonev_read_fifo
# 	cyclonev_read_fifo_read_enable
# 	cyclonev_phy_clkbuf
# 	cyclonev_ir_fifo_userdes
# 	cyclonev_read_fifo_read_clock_select
# 	cyclonev_lfifo
# 	cyclonev_vfifo
# 	cyclonev_mac
# 	cyclonev_mem_phy
# 	cyclonev_oscillator
# 	cyclonev_hps_interface_fpga2sdram
# End time: 17:22:43 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_hssi_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_hssi_ver".
# vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_hssi_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:44 on Jun 14,2025
# vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v 
# 
# Top level modules:
# End time: 17:22:46 on Jun 14,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work cyclonev_hssi_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:46 on Jun 14,2025
# vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v 
# -- Compiling module cyclonev_hssi_8g_pcs_aggregate
# -- Compiling module cyclonev_hssi_8g_rx_pcs
# -- Compiling module cyclonev_hssi_8g_tx_pcs
# -- Compiling module cyclonev_hssi_common_pcs_pma_interface
# -- Compiling module cyclonev_hssi_common_pld_pcs_interface
# -- Compiling module cyclonev_hssi_pipe_gen1_2
# -- Compiling module cyclonev_hssi_pma_aux
# -- Compiling module cyclonev_hssi_pma_int
# -- Compiling module cyclonev_hssi_pma_rx_buf
# -- Compiling module cyclonev_hssi_pma_rx_deser
# -- Compiling module cyclonev_hssi_pma_tx_buf
# -- Compiling module cyclonev_hssi_pma_tx_cgb
# -- Compiling module cyclonev_hssi_pma_tx_ser
# -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux
# -- Compiling module cyclonev_hssi_rx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_rx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_tx_pcs_pma_interface
# -- Compiling module cyclonev_hssi_tx_pld_pcs_interface
# -- Compiling module cyclonev_hssi_refclk_divider
# -- Compiling module cyclonev_pll_aux
# -- Compiling module cyclonev_channel_pll
# -- Compiling module cyclonev_hssi_avmm_interface
# -- Compiling module cyclonev_hssi_pma_hi_pmaif
# -- Compiling module cyclonev_hssi_pma_hi_xcvrif
# -- Compiling module arriav_hssi_8g_pcs_aggregate
# -- Compiling module arriav_hssi_8g_rx_pcs
# -- Compiling module arriav_hssi_8g_tx_pcs
# -- Compiling module arriav_hssi_common_pcs_pma_interface
# -- Compiling module arriav_hssi_common_pld_pcs_interface
# -- Compiling module arriav_hssi_pipe_gen1_2
# -- Compiling module arriav_hssi_pma_aux
# -- Compiling module arriav_hssi_pma_int
# -- Compiling module arriav_hssi_pma_rx_buf
# -- Compiling module arriav_hssi_pma_rx_deser
# -- Compiling module arriav_hssi_pma_tx_buf
# -- Compiling module arriav_hssi_pma_tx_cgb
# -- Compiling module arriav_hssi_pma_tx_ser
# -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux
# -- Compiling module arriav_hssi_rx_pcs_pma_interface
# -- Compiling module arriav_hssi_rx_pld_pcs_interface
# -- Compiling module arriav_hssi_tx_pcs_pma_interface
# -- Compiling module arriav_hssi_tx_pld_pcs_interface
# -- Compiling module arriav_hssi_refclk_divider
# -- Compiling module arriav_pll_aux
# -- Compiling module arriav_channel_pll
# -- Compiling module arriav_hssi_avmm_interface
# -- Compiling module arriav_hssi_pma_hi_pmaif
# -- Compiling module arriav_hssi_pma_hi_xcvrif
# 
# Top level modules:
# 	cyclonev_hssi_8g_pcs_aggregate
# 	cyclonev_hssi_8g_rx_pcs
# 	cyclonev_hssi_8g_tx_pcs
# 	cyclonev_hssi_common_pcs_pma_interface
# 	cyclonev_hssi_common_pld_pcs_interface
# 	cyclonev_hssi_pipe_gen1_2
# 	cyclonev_hssi_pma_aux
# 	cyclonev_hssi_pma_int
# 	cyclonev_hssi_pma_rx_buf
# 	cyclonev_hssi_pma_rx_deser
# 	cyclonev_hssi_pma_tx_buf
# 	cyclonev_hssi_pma_tx_cgb
# 	cyclonev_hssi_pma_tx_ser
# 	cyclonev_hssi_pma_cdr_refclk_select_mux
# 	cyclonev_hssi_rx_pcs_pma_interface
# 	cyclonev_hssi_rx_pld_pcs_interface
# 	cyclonev_hssi_tx_pcs_pma_interface
# 	cyclonev_hssi_tx_pld_pcs_interface
# 	cyclonev_hssi_refclk_divider
# 	cyclonev_pll_aux
# 	cyclonev_channel_pll
# 	cyclonev_hssi_avmm_interface
# 	cyclonev_hssi_pma_hi_pmaif
# 	cyclonev_hssi_pma_hi_xcvrif
# 	arriav_hssi_8g_pcs_aggregate
# 	arriav_hssi_8g_rx_pcs
# 	arriav_hssi_8g_tx_pcs
# 	arriav_hssi_common_pcs_pma_interface
# 	arriav_hssi_common_pld_pcs_interface
# 	arriav_hssi_pipe_gen1_2
# 	arriav_hssi_pma_aux
# 	arriav_hssi_pma_int
# 	arriav_hssi_pma_rx_buf
# 	arriav_hssi_pma_rx_deser
# 	arriav_hssi_pma_tx_buf
# 	arriav_hssi_pma_tx_cgb
# 	arriav_hssi_pma_tx_ser
# 	arriav_hssi_pma_cdr_refclk_select_mux
# 	arriav_hssi_rx_pcs_pma_interface
# 	arriav_hssi_rx_pld_pcs_interface
# 	arriav_hssi_tx_pcs_pma_interface
# 	arriav_hssi_tx_pld_pcs_interface
# 	arriav_hssi_refclk_divider
# 	arriav_pll_aux
# 	arriav_channel_pll
# 	arriav_hssi_avmm_interface
# 	arriav_hssi_pma_hi_pmaif
# 	arriav_hssi_pma_hi_xcvrif
# End time: 17:22:46 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlib verilog_libs/cyclonev_pcie_hip_ver
# ** Warning: (vlib-34) Library already exists at "verilog_libs/cyclonev_pcie_hip_ver".
# vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver 
# Modifying modelsim.ini
# vlog -vlog01compat -work cyclonev_pcie_hip_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:47 on Jun 14,2025
# vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v 
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A).
# 
# Top level modules:
# End time: 17:22:49 on Jun 14,2025, Elapsed time: 0:00:02
# Errors: 0, Warnings: 6
# vlog -vlog01compat -work cyclonev_pcie_hip_ver {c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:49 on Jun 14,2025
# vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v 
# -- Compiling module cyclonev_hd_altpe2_hip_top
# -- Compiling module arriav_hd_altpe2_hip_top
# 
# Top level modules:
# 	cyclonev_hd_altpe2_hip_top
# End time: 17:22:49 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/Nbit_Sub.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:49 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/Nbit_Sub.sv 
# -- Compiling module Nbit_Sub
# 
# Top level modules:
# 	Nbit_Sub
# End time: 17:22:49 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/Nbit_Adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:49 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/Nbit_Adder.sv 
# -- Compiling module Nbit_Adder
# 
# Top level modules:
# 	Nbit_Adder
# End time: 17:22:49 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/full_subtractor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:49 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/full_subtractor.sv 
# -- Compiling module full_subtractor
# 
# Top level modules:
# 	full_subtractor
# End time: 17:22:49 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:49 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 17:22:49 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:49 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 17:22:50 on Jun 14,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/flopr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:50 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/flopr.sv 
# -- Compiling module flopr
# 
# Top level modules:
# 	flopr
# End time: 17:22:50 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:50 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 17:22:50 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/mux2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:50 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/mux2.sv 
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# End time: 17:22:50 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/register_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:50 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/register_file.sv 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 17:22:50 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/extend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:50 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/extend.sv 
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# End time: 17:22:50 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:50 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:22:50 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/condcheck.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:50 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/condcheck.sv 
# -- Compiling module condcheck
# 
# Top level modules:
# 	condcheck
# End time: 17:22:50 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/decoder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:50 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/decoder.sv 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 17:22:50 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/arm.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:50 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/arm.sv 
# -- Compiling module arm
# 
# Top level modules:
# 	arm
# End time: 17:22:50 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/controller.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:50 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/controller.sv 
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# End time: 17:22:50 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/condlogic.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:50 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/condlogic.sv 
# -- Compiling module condlogic
# 
# Top level modules:
# 	condlogic
# End time: 17:22:50 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/processor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:51 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/processor.sv 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 17:22:51 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/shifter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:51 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/shifter.sv 
# -- Compiling module shifter
# 
# Top level modules:
# 	shifter
# End time: 17:22:51 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/vgaController.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:51 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/vgaController.sv 
# -- Compiling module vgaController
# 
# Top level modules:
# 	vgaController
# End time: 17:22:51 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/pll.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:51 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/pll.sv 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 17:22:51 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/vga_initializer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:51 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/vga_initializer.sv 
# -- Compiling module vga_initializer
# 
# Top level modules:
# 	vga_initializer
# End time: 17:22:51 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/Nbit_Mult.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:51 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/Nbit_Mult.sv 
# -- Compiling module Nbit_Mult
# 
# Top level modules:
# 	Nbit_Mult
# End time: 17:22:51 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/instruction_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:51 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/instruction_memory.sv 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 17:22:51 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:51 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/data_memory.sv 
# -- Compiling module data_memory
# 
# Top level modules:
# 	data_memory
# End time: 17:22:51 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/videoGen.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:51 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/videoGen.sv 
# -- Compiling module videoGen
# 
# Top level modules:
# 	videoGen
# End time: 17:22:51 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+E:/TEC/Digitales/ProyectoTDD/Processor {E:/TEC/Digitales/ProyectoTDD/Processor/processor_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:22:51 on Jun 14,2025
# vlog -reportprogress 300 -sv -work work "+incdir+E:/TEC/Digitales/ProyectoTDD/Processor" E:/TEC/Digitales/ProyectoTDD/Processor/processor_tb.sv 
# -- Compiling module processor_tb
# 
# Top level modules:
# 	processor_tb
# End time: 17:22:51 on Jun 14,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  processor_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" processor_tb 
# Start time: 17:22:51 on Jun 14,2025
# Loading sv_std.std
# Loading work.processor_tb
# Loading work.processor
# Loading work.arm
# Loading work.controller
# Loading work.decoder
# Loading work.condlogic
# Loading work.condcheck
# Loading work.datapath
# Loading work.flopr
# Loading work.adder
# Loading work.mux2
# Loading work.register_file
# Loading work.extend
# Loading work.shifter
# Loading work.alu
# Loading work.Nbit_Sub
# Loading work.Nbit_Adder
# Loading work.Nbit_Mult
# Loading work.instruction_memory
# Loading work.data_memory
# Loading work.vga_initializer
# Loading work.pll
# Loading work.vgaController
# Loading work.videoGen
# Loading work.full_subtractor
# Loading work.full_adder
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'dp'.  Expected 23, found 22.
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/dut/arm_inst/dp File: E:/TEC/Digitales/ProyectoTDD/Processor/arm.sv Line: 46
# ** Warning: (vsim-3722) E:/TEC/Digitales/ProyectoTDD/Processor/arm.sv(46): [TFMPC] - Missing connection for port 'MemWrite'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# --- Depuración de Carga de IMEM ---
# ROM[0x000] (esperado LDR R7) = e3a07000
# ROM[0x001] (esperado MOV R0) = e5970004
# ROM[0x002] (esperado MOV R1) = e5971008
# --- Fin Depuración IMEM ---
# 
# --- Depuración de Carga de Memoria de Datos (RAM) ---
# Memoria de datos cargada (RAM[0:1023]):
#   RAM[0x000] (Word Index 0) = 0000000a
#   RAM[0x001] (Word Index 1) = 00000005
#   RAM[0x002] (Word Index 2) = 00000001
#   RAM[0x003] (Word Index 3) = 00000000
#   RAM[0x004] (Word Index 4) = 00000000
#   RAM[0x005] (Word Index 5) = 00000000
#   RAM[0x006] (Word Index 6) = 00000000
#   RAM[0x007] (Word Index 7) = 00000000
#   RAM[0x008] (Word Index 8) = 00000000
#   RAM[0x009] (Word Index 9) = 00000000
#   Confirmando datos clave para la calculadora (basado en 'data_test_suma.dat'):
#     RAM[0x000] (Operando 1, Word Index 0) = 0000000a
#     RAM[0x001] (Operando 2, Word Index 1) = 00000005
#     RAM[0x002] (Operador, Word Index 2) = 00000001
#     RAM[0x003] (Espacio para Resultado, Word Index 3) = 00000000
# --- Fin Depuración de Carga de Memoria de Datos ---
# ** Warning: (vsim-7) Failed to open readmem file "image_data.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : E:/TEC/Digitales/ProyectoTDD/Processor/videoGen.sv(11)
#    Time: 0 ps  Iteration: 0  Instance: /processor_tb/dut/vga_inst/videoGen
# 
# === Iniciando prueba de la calculadora ARM ===
# 
# --- Caso de prueba 1: SUMA (10 + 5) ---
# Time=0 ns | PC=00000000 | Instr=e3a07000 | ALURes=00000000 | WrtDat=00000000 | MemWrt=0 | RdDat=0000000a | R0=00000000 R1=00000000 R2=00000000 R3=00000000 R7=00000000
# Time=20000 ns | PC=00000004 | Instr=e5970004 | ALURes=00000004 | WrtDat=00000000 | MemWrt=0 | RdDat=0000000a | R0=00000000 R1=00000000 R2=00000000 R3=00000000 R7=00000000
# Time=30000 ns | PC=00000008 | Instr=e5971008 | ALURes=00000008 | WrtDat=00000000 | MemWrt=0 | RdDat=00000005 | R0=0000000a R1=00000000 R2=00000000 R3=00000000 R7=00000000
# Time=40000 ns | PC=0000000c | Instr=e597200c | ALURes=0000000c | WrtDat=00000000 | MemWrt=0 | RdDat=00000001 | R0=0000000a R1=00000005 R2=00000000 R3=00000000 R7=00000000
# Time=50000 ns | PC=00000010 | Instr=e3520001 | ALURes=00000000 | WrtDat=00000005 | MemWrt=0 | RdDat=00000000 | R0=0000000a R1=00000005 R2=00000001 R3=00000000 R7=00000000
# Time=60000 ns | PC=00000014 | Instr=0a000000 | ALURes=00000000 | WrtDat=0000000a | MemWrt=0 | RdDat=0000000a | R0=0000000a R1=00000005 R2=00000001 R3=00000000 R7=00000000
# Time=70000 ns | PC=00000018 | Instr=e3a00001 | ALURes=00000001 | WrtDat=00000005 | MemWrt=0 | RdDat=0000000a | R0=0000000a R1=00000005 R2=00000001 R3=00000000 R7=00000000
# Time=80000 ns | PC=0000001c | Instr=e0803001 | ALURes=00000006 | WrtDat=00000005 | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000000 R7=00000000
# Time=90000 ns | PC=00000020 | Instr=e587300c | ALURes=0000000c | WrtDat=00000006 | MemWrt=1 | RdDat=00000005 | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=100000 ns | ESCRIBIENDO en RAM[0x003] = 00000006 (Dirección en bus: 0000000c)
# Time=100000 ns | PC=00000024 | Instr=00000000 | ALURes=00000001 | WrtDat=00000001 | MemWrt=0 | RdDat=00000000 | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=110000 ns | PC=00000028 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=120000 ns | PC=0000002c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=130000 ns | PC=00000030 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=140000 ns | PC=00000034 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=150000 ns | PC=00000038 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=160000 ns | PC=0000003c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=170000 ns | PC=00000040 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=180000 ns | PC=00000044 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=190000 ns | PC=00000048 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=200000 ns | PC=0000004c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=210000 ns | PC=00000050 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=220000 ns | PC=00000054 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=230000 ns | PC=00000058 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=240000 ns | PC=0000005c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=250000 ns | PC=00000060 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=260000 ns | PC=00000064 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=270000 ns | PC=00000068 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=280000 ns | PC=0000006c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=290000 ns | PC=00000070 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=300000 ns | PC=00000074 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=310000 ns | PC=00000078 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=320000 ns | PC=0000007c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=330000 ns | PC=00000080 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=340000 ns | PC=00000084 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=350000 ns | PC=00000088 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=360000 ns | PC=0000008c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=370000 ns | PC=00000090 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=380000 ns | PC=00000094 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=390000 ns | PC=00000098 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=400000 ns | PC=0000009c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=410000 ns | PC=000000a0 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=420000 ns | PC=000000a4 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=430000 ns | PC=000000a8 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=440000 ns | PC=000000ac | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=450000 ns | PC=000000b0 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=460000 ns | PC=000000b4 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=470000 ns | PC=000000b8 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=480000 ns | PC=000000bc | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=490000 ns | PC=000000c0 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=500000 ns | PC=000000c4 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=510000 ns | PC=000000c8 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=520000 ns | PC=000000cc | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=530000 ns | PC=000000d0 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=540000 ns | PC=000000d4 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=550000 ns | PC=000000d8 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=560000 ns | PC=000000dc | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=570000 ns | PC=000000e0 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=580000 ns | PC=000000e4 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=590000 ns | PC=000000e8 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=600000 ns | PC=000000ec | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=610000 ns | PC=000000f0 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=620000 ns | PC=000000f4 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=630000 ns | PC=000000f8 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=640000 ns | PC=000000fc | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=650000 ns | PC=00000100 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=660000 ns | PC=00000104 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=670000 ns | PC=00000108 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=680000 ns | PC=0000010c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=690000 ns | PC=00000110 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=700000 ns | PC=00000114 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=710000 ns | PC=00000118 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=720000 ns | PC=0000011c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=730000 ns | PC=00000120 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=740000 ns | PC=00000124 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=750000 ns | PC=00000128 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=760000 ns | PC=0000012c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=770000 ns | PC=00000130 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=780000 ns | PC=00000134 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=790000 ns | PC=00000138 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=800000 ns | PC=0000013c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=810000 ns | PC=00000140 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=820000 ns | PC=00000144 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=830000 ns | PC=00000148 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=840000 ns | PC=0000014c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=850000 ns | PC=00000150 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=860000 ns | PC=00000154 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=870000 ns | PC=00000158 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=880000 ns | PC=0000015c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=890000 ns | PC=00000160 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=900000 ns | PC=00000164 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=910000 ns | PC=00000168 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=920000 ns | PC=0000016c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=930000 ns | PC=00000170 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=940000 ns | PC=00000174 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=950000 ns | PC=00000178 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=960000 ns | PC=0000017c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=970000 ns | PC=00000180 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=980000 ns | PC=00000184 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=990000 ns | PC=00000188 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=1000000 ns | PC=0000018c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Time=1010000 ns | PC=00000190 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=0000000a | R0=00000001 R1=00000005 R2=00000001 R3=00000006 R7=00000000
# Resultado de la Suma (10 + 5) en DMEM[0x000C]: 00000006 (Decimal: 6)
# 
# --- Caso de prueba 2: MULTIPLICACIÓN (4 * 6) ---
# Time=1020000 ns | PC=00000000 | Instr=e3a07000 | ALURes=00000000 | WrtDat=00000000 | MemWrt=0 | RdDat=0000000a | R0=00000000 R1=00000000 R2=00000000 R3=00000000 R7=00000000
# Time=1040000 ns | PC=00000004 | Instr=e5970004 | ALURes=00000004 | WrtDat=00000000 | MemWrt=0 | RdDat=0000000a | R0=00000000 R1=00000000 R2=00000000 R3=00000000 R7=00000000
# Time=1050000 ns | PC=00000008 | Instr=e5971008 | ALURes=00000008 | WrtDat=00000000 | MemWrt=0 | RdDat=00000006 | R0=0000000a R1=00000000 R2=00000000 R3=00000000 R7=00000000
# Time=1060000 ns | PC=0000000c | Instr=e597200c | ALURes=0000000c | WrtDat=00000000 | MemWrt=0 | RdDat=00000003 | R0=0000000a R1=00000006 R2=00000000 R3=00000000 R7=00000000
# Time=1070000 ns | PC=00000010 | Instr=e3520001 | ALURes=00000002 | WrtDat=00000006 | MemWrt=0 | RdDat=00000000 | R0=0000000a R1=00000006 R2=00000003 R3=00000000 R7=00000000
# Time=1080000 ns | PC=00000014 | Instr=0a000000 | ALURes=00000000 | WrtDat=0000000a | MemWrt=0 | RdDat=00000004 | R0=0000000a R1=00000006 R2=00000003 R3=00000000 R7=00000000
# Time=1090000 ns | PC=00000018 | Instr=e3a00001 | ALURes=00000001 | WrtDat=00000006 | MemWrt=0 | RdDat=00000004 | R0=0000000a R1=00000006 R2=00000003 R3=00000000 R7=00000000
# Time=1100000 ns | PC=0000001c | Instr=e0803001 | ALURes=00000007 | WrtDat=00000006 | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000000 R7=00000000
# Time=1110000 ns | PC=00000020 | Instr=e587300c | ALURes=0000000c | WrtDat=00000007 | MemWrt=1 | RdDat=00000006 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1120000 ns | ESCRIBIENDO en RAM[0x003] = 00000007 (Dirección en bus: 0000000c)
# Time=1120000 ns | PC=00000024 | Instr=00000000 | ALURes=00000001 | WrtDat=00000001 | MemWrt=0 | RdDat=00000000 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1130000 ns | PC=00000028 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1140000 ns | PC=0000002c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1150000 ns | PC=00000030 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1160000 ns | PC=00000034 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1170000 ns | PC=00000038 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1180000 ns | PC=0000003c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1190000 ns | PC=00000040 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1200000 ns | PC=00000044 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1210000 ns | PC=00000048 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1220000 ns | PC=0000004c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1230000 ns | PC=00000050 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1240000 ns | PC=00000054 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1250000 ns | PC=00000058 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1260000 ns | PC=0000005c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1270000 ns | PC=00000060 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1280000 ns | PC=00000064 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1290000 ns | PC=00000068 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1300000 ns | PC=0000006c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1310000 ns | PC=00000070 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1320000 ns | PC=00000074 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1330000 ns | PC=00000078 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1340000 ns | PC=0000007c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1350000 ns | PC=00000080 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1360000 ns | PC=00000084 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1370000 ns | PC=00000088 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1380000 ns | PC=0000008c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1390000 ns | PC=00000090 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1400000 ns | PC=00000094 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1410000 ns | PC=00000098 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1420000 ns | PC=0000009c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1430000 ns | PC=000000a0 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1440000 ns | PC=000000a4 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1450000 ns | PC=000000a8 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1460000 ns | PC=000000ac | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1470000 ns | PC=000000b0 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1480000 ns | PC=000000b4 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1490000 ns | PC=000000b8 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1500000 ns | PC=000000bc | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1510000 ns | PC=000000c0 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1520000 ns | PC=000000c4 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1530000 ns | PC=000000c8 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1540000 ns | PC=000000cc | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1550000 ns | PC=000000d0 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1560000 ns | PC=000000d4 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1570000 ns | PC=000000d8 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1580000 ns | PC=000000dc | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1590000 ns | PC=000000e0 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1600000 ns | PC=000000e4 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1610000 ns | PC=000000e8 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1620000 ns | PC=000000ec | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1630000 ns | PC=000000f0 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1640000 ns | PC=000000f4 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1650000 ns | PC=000000f8 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1660000 ns | PC=000000fc | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1670000 ns | PC=00000100 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1680000 ns | PC=00000104 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1690000 ns | PC=00000108 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1700000 ns | PC=0000010c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1710000 ns | PC=00000110 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1720000 ns | PC=00000114 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1730000 ns | PC=00000118 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1740000 ns | PC=0000011c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1750000 ns | PC=00000120 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1760000 ns | PC=00000124 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1770000 ns | PC=00000128 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1780000 ns | PC=0000012c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1790000 ns | PC=00000130 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1800000 ns | PC=00000134 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1810000 ns | PC=00000138 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1820000 ns | PC=0000013c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1830000 ns | PC=00000140 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1840000 ns | PC=00000144 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1850000 ns | PC=00000148 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1860000 ns | PC=0000014c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1870000 ns | PC=00000150 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1880000 ns | PC=00000154 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1890000 ns | PC=00000158 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1900000 ns | PC=0000015c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1910000 ns | PC=00000160 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1920000 ns | PC=00000164 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1930000 ns | PC=00000168 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1940000 ns | PC=0000016c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1950000 ns | PC=00000170 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1960000 ns | PC=00000174 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1970000 ns | PC=00000178 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1980000 ns | PC=0000017c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=1990000 ns | PC=00000180 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=2000000 ns | PC=00000184 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=2010000 ns | PC=00000188 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=2020000 ns | PC=0000018c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Time=2030000 ns | PC=00000190 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000004 | R0=00000001 R1=00000006 R2=00000003 R3=00000007 R7=00000000
# Resultado de la Multiplicación (4 * 6) en DMEM[0x000C]: 00000007 (Decimal: 7)
# 
# --- Caso de prueba 3: DIVISIÓN POR CERO (50 / 0) ---
# Time=2040000 ns | PC=00000000 | Instr=e3a07000 | ALURes=00000000 | WrtDat=00000000 | MemWrt=0 | RdDat=00000004 | R0=00000000 R1=00000000 R2=00000000 R3=00000000 R7=00000000
# Time=2060000 ns | PC=00000004 | Instr=e5970004 | ALURes=00000004 | WrtDat=00000000 | MemWrt=0 | RdDat=00000004 | R0=00000000 R1=00000000 R2=00000000 R3=00000000 R7=00000000
# Time=2070000 ns | PC=00000008 | Instr=e5971008 | ALURes=00000008 | WrtDat=00000000 | MemWrt=0 | RdDat=00000000 | R0=00000004 R1=00000000 R2=00000000 R3=00000000 R7=00000000
# Time=2080000 ns | PC=0000000c | Instr=e597200c | ALURes=0000000c | WrtDat=00000000 | MemWrt=0 | RdDat=00000004 | R0=00000004 R1=00000000 R2=00000000 R3=00000000 R7=00000000
# Time=2090000 ns | PC=00000010 | Instr=e3520001 | ALURes=00000003 | WrtDat=00000000 | MemWrt=0 | RdDat=00000000 | R0=00000004 R1=00000000 R2=00000004 R3=00000000 R7=00000000
# Time=2100000 ns | PC=00000014 | Instr=0a000000 | ALURes=00000000 | WrtDat=00000004 | MemWrt=0 | RdDat=00000032 | R0=00000004 R1=00000000 R2=00000004 R3=00000000 R7=00000000
# Time=2110000 ns | PC=00000018 | Instr=e3a00001 | ALURes=00000001 | WrtDat=00000000 | MemWrt=0 | RdDat=00000032 | R0=00000004 R1=00000000 R2=00000004 R3=00000000 R7=00000000
# Time=2120000 ns | PC=0000001c | Instr=e0803001 | ALURes=00000001 | WrtDat=00000000 | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000000 R7=00000000
# Time=2130000 ns | PC=00000020 | Instr=e587300c | ALURes=0000000c | WrtDat=00000001 | MemWrt=1 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2140000 ns | ESCRIBIENDO en RAM[0x003] = 00000001 (Dirección en bus: 0000000c)
# Time=2140000 ns | PC=00000024 | Instr=00000000 | ALURes=00000001 | WrtDat=00000001 | MemWrt=0 | RdDat=00000000 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2150000 ns | PC=00000028 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2160000 ns | PC=0000002c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2170000 ns | PC=00000030 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2180000 ns | PC=00000034 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2190000 ns | PC=00000038 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2200000 ns | PC=0000003c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2210000 ns | PC=00000040 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2220000 ns | PC=00000044 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2230000 ns | PC=00000048 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2240000 ns | PC=0000004c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2250000 ns | PC=00000050 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2260000 ns | PC=00000054 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2270000 ns | PC=00000058 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2280000 ns | PC=0000005c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2290000 ns | PC=00000060 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2300000 ns | PC=00000064 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2310000 ns | PC=00000068 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2320000 ns | PC=0000006c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2330000 ns | PC=00000070 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2340000 ns | PC=00000074 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2350000 ns | PC=00000078 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2360000 ns | PC=0000007c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2370000 ns | PC=00000080 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2380000 ns | PC=00000084 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2390000 ns | PC=00000088 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2400000 ns | PC=0000008c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2410000 ns | PC=00000090 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2420000 ns | PC=00000094 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2430000 ns | PC=00000098 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2440000 ns | PC=0000009c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2450000 ns | PC=000000a0 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2460000 ns | PC=000000a4 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2470000 ns | PC=000000a8 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2480000 ns | PC=000000ac | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2490000 ns | PC=000000b0 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2500000 ns | PC=000000b4 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2510000 ns | PC=000000b8 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2520000 ns | PC=000000bc | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2530000 ns | PC=000000c0 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2540000 ns | PC=000000c4 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2550000 ns | PC=000000c8 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2560000 ns | PC=000000cc | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2570000 ns | PC=000000d0 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2580000 ns | PC=000000d4 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2590000 ns | PC=000000d8 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2600000 ns | PC=000000dc | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2610000 ns | PC=000000e0 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2620000 ns | PC=000000e4 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2630000 ns | PC=000000e8 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2640000 ns | PC=000000ec | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2650000 ns | PC=000000f0 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2660000 ns | PC=000000f4 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2670000 ns | PC=000000f8 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2680000 ns | PC=000000fc | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2690000 ns | PC=00000100 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2700000 ns | PC=00000104 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2710000 ns | PC=00000108 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2720000 ns | PC=0000010c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2730000 ns | PC=00000110 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2740000 ns | PC=00000114 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2750000 ns | PC=00000118 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2760000 ns | PC=0000011c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2770000 ns | PC=00000120 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2780000 ns | PC=00000124 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2790000 ns | PC=00000128 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2800000 ns | PC=0000012c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2810000 ns | PC=00000130 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2820000 ns | PC=00000134 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2830000 ns | PC=00000138 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2840000 ns | PC=0000013c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2850000 ns | PC=00000140 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2860000 ns | PC=00000144 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2870000 ns | PC=00000148 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2880000 ns | PC=0000014c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2890000 ns | PC=00000150 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2900000 ns | PC=00000154 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2910000 ns | PC=00000158 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2920000 ns | PC=0000015c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2930000 ns | PC=00000160 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2940000 ns | PC=00000164 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2950000 ns | PC=00000168 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2960000 ns | PC=0000016c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2970000 ns | PC=00000170 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2980000 ns | PC=00000174 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=2990000 ns | PC=00000178 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=3000000 ns | PC=0000017c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=3010000 ns | PC=00000180 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=3020000 ns | PC=00000184 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=3030000 ns | PC=00000188 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=3040000 ns | PC=0000018c | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Time=3050000 ns | PC=00000190 | Instr=xxxxxxxx | ALURes=00000000 | WrtDat=xxxxxxxx | MemWrt=0 | RdDat=00000032 | R0=00000001 R1=00000000 R2=00000004 R3=00000001 R7=00000000
# Resultado de la División por Cero (50 / 0) en DMEM[0x000C]: 00000001 (Decimal: 1)
# 
# 
# === Prueba de la calculadora ARM completada ===
# 
# ** Note: $finish    : E:/TEC/Digitales/ProyectoTDD/Processor/processor_tb.sv(120)
#    Time: 3060 ns  Iteration: 1  Instance: /processor_tb
# 1
# Break in Module processor_tb at E:/TEC/Digitales/ProyectoTDD/Processor/processor_tb.sv line 120
# End time: 17:25:15 on Jun 14,2025, Elapsed time: 0:02:24
# Errors: 0, Warnings: 3
