// Seed: 3900869494
module module_0 #(
    parameter id_5 = 32'd18
) (
    output tri1 id_0,
    input supply0 id_1,
    output tri0 id_2,
    input supply1 id_3
);
  tri _id_5 = 1;
  logic [7:0][id_5] id_6;
  ;
  assign id_6 = 1 + id_3;
endmodule
module module_1 #(
    parameter id_6 = 32'd51,
    parameter id_8 = 32'd1
) (
    input tri id_0,
    output uwire id_1,
    output tri id_2,
    input tri0 id_3,
    input supply1 id_4,
    output tri1 id_5,
    input uwire _id_6,
    output wor id_7,
    output tri _id_8[id_6 : ~^  id_8]
);
  localparam id_10 = -1;
  module_0 modCall_1 (
      id_7,
      id_4,
      id_5,
      id_0
  );
  assign modCall_1.id_6 = 0;
  wire id_11;
  ;
  assign id_1 = (id_0 - -1);
endmodule
