Source Block: hdl/library/common/ad_upack.v@127:141@HdlStmProcess
      end
    end
  end
end

always @(posedge clk) begin
  if (ovalid_s) begin
    idata_d <= idata_d_nx >> O_W*UNIT_W;
  end
end

assign iready = ~unit_valid[LATENCY*O_W + O_W -1];

assign odata_s = idata_d_nx[O_W*UNIT_W-1:0];
assign ovalid_s = unit_valid[O_W-1];

Diff Content:
- 132 always @(posedge clk) begin
- 133   if (ovalid_s) begin
- 134     idata_d <= idata_d_nx >> O_W*UNIT_W;
- 136 end
+ 134   always @(posedge clk) begin
+ 134     if (ovalid_s) begin
+ 134       idata_d <= idata_d_nx >> O_W*UNIT_W;
+ 134     end

Clone Blocks:
Clone Blocks 1:
hdl/library/common/ad_upack.v@133:143
  if (ovalid_s) begin
    idata_d <= idata_d_nx >> O_W*UNIT_W;
  end
end

assign iready = ~unit_valid[LATENCY*O_W + O_W -1];

assign odata_s = idata_d_nx[O_W*UNIT_W-1:0];
assign ovalid_s = unit_valid[O_W-1];

generate

Clone Blocks 2:
hdl/library/common/ad_upack.v@135:145
  end
end

assign iready = ~unit_valid[LATENCY*O_W + O_W -1];

assign odata_s = idata_d_nx[O_W*UNIT_W-1:0];
assign ovalid_s = unit_valid[O_W-1];

generate
  if (O_REG) begin : o_reg


Clone Blocks 3:
hdl/library/common/ad_upack.v@136:146
end

assign iready = ~unit_valid[LATENCY*O_W + O_W -1];

assign odata_s = idata_d_nx[O_W*UNIT_W-1:0];
assign ovalid_s = unit_valid[O_W-1];

generate
  if (O_REG) begin : o_reg

    always @(posedge clk) begin

