{
  "module_name": "intel_vbt_defs.h",
  "hash_id": "e9abb1f03dd7ca15b9fa8848b6d46f399696b911d8b3830b9d98958aa10a5b6c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/display/intel_vbt_defs.h",
  "human_readable_source": " \n\n \n#ifndef _INTEL_BIOS_PRIVATE\n#error \"intel_vbt_defs.h is private to intel_bios.c\"\n#endif\n\n#ifndef _INTEL_VBT_DEFS_H_\n#define _INTEL_VBT_DEFS_H_\n\n#include \"intel_bios.h\"\n\n \nstruct vbt_header {\n\tu8 signature[20];\n\tu16 version;\n\tu16 header_size;\n\tu16 vbt_size;\n\tu8 vbt_checksum;\n\tu8 reserved0;\n\tu32 bdb_offset;\n\tu32 aim_offset[4];\n} __packed;\n\n \nstruct bdb_header {\n\tu8 signature[16];\n\tu16 version;\n\tu16 header_size;\n\tu16 bdb_size;\n} __packed;\n\n \n\n \nenum bdb_block_id {\n\tBDB_GENERAL_FEATURES\t\t= 1,\n\tBDB_GENERAL_DEFINITIONS\t\t= 2,\n\tBDB_OLD_TOGGLE_LIST\t\t= 3,\n\tBDB_MODE_SUPPORT_LIST\t\t= 4,\n\tBDB_GENERIC_MODE_TABLE\t\t= 5,\n\tBDB_EXT_MMIO_REGS\t\t= 6,\n\tBDB_SWF_IO\t\t\t= 7,\n\tBDB_SWF_MMIO\t\t\t= 8,\n\tBDB_PSR\t\t\t\t= 9,\n\tBDB_MODE_REMOVAL_TABLE\t\t= 10,\n\tBDB_CHILD_DEVICE_TABLE\t\t= 11,\n\tBDB_DRIVER_FEATURES\t\t= 12,\n\tBDB_DRIVER_PERSISTENCE\t\t= 13,\n\tBDB_EXT_TABLE_PTRS\t\t= 14,\n\tBDB_DOT_CLOCK_OVERRIDE\t\t= 15,\n\tBDB_DISPLAY_SELECT\t\t= 16,\n\tBDB_DRIVER_ROTATION\t\t= 18,\n\tBDB_DISPLAY_REMOVE\t\t= 19,\n\tBDB_OEM_CUSTOM\t\t\t= 20,\n\tBDB_EFP_LIST\t\t\t= 21,  \n\tBDB_SDVO_LVDS_OPTIONS\t\t= 22,\n\tBDB_SDVO_PANEL_DTDS\t\t= 23,\n\tBDB_SDVO_LVDS_PNP_IDS\t\t= 24,\n\tBDB_SDVO_LVDS_POWER_SEQ\t\t= 25,\n\tBDB_TV_OPTIONS\t\t\t= 26,\n\tBDB_EDP\t\t\t\t= 27,\n\tBDB_LVDS_OPTIONS\t\t= 40,\n\tBDB_LVDS_LFP_DATA_PTRS\t\t= 41,\n\tBDB_LVDS_LFP_DATA\t\t= 42,\n\tBDB_LVDS_BACKLIGHT\t\t= 43,\n\tBDB_LFP_POWER\t\t\t= 44,\n\tBDB_MIPI_CONFIG\t\t\t= 52,\n\tBDB_MIPI_SEQUENCE\t\t= 53,\n\tBDB_COMPRESSION_PARAMETERS\t= 56,\n\tBDB_GENERIC_DTD\t\t\t= 58,\n\tBDB_SKIP\t\t\t= 254,  \n};\n\n \n\nstruct bdb_general_features {\n         \n\tu8 panel_fitting:2;\n\tu8 flexaim:1;\n\tu8 msg_enable:1;\n\tu8 clear_screen:3;\n\tu8 color_flip:1;\n\n         \n\tu8 download_ext_vbt:1;\n\tu8 enable_ssc:1;\n\tu8 ssc_freq:1;\n\tu8 enable_lfp_on_override:1;\n\tu8 disable_ssc_ddt:1;\n\tu8 underscan_vga_timings:1;\n\tu8 display_clock_mode:1;\n\tu8 vbios_hotplug_support:1;\n\n         \n\tu8 disable_smooth_vision:1;\n\tu8 single_dvi:1;\n\tu8 rotate_180:1;\t\t\t\t\t \n\tu8 fdi_rx_polarity_inverted:1;\n\tu8 vbios_extended_mode:1;\t\t\t\t \n\tu8 copy_ilfp_dtd_to_sdvo_lvds_dtd:1;\t\t\t \n\tu8 panel_best_fit_timing:1;\t\t\t\t \n\tu8 ignore_strap_state:1;\t\t\t\t \n\n         \n\tu8 legacy_monitor_detect;\n\n         \n\tu8 int_crt_support:1;\n\tu8 int_tv_support:1;\n\tu8 int_efp_support:1;\n\tu8 dp_ssc_enable:1;\t \n\tu8 dp_ssc_freq:1;\t \n\tu8 dp_ssc_dongle_supported:1;\n\tu8 rsvd11:2;  \n\n\t \n\tu8 tc_hpd_retry_timeout:7;\t\t\t\t \n\tu8 rsvd12:1;\n\n\t \n\tu8 afc_startup_config:2;\t\t\t\t \n\tu8 rsvd13:6;\n} __packed;\n\n \n\n \n#define GPIO_PIN_DVI_LVDS\t0x03  \n#define GPIO_PIN_ADD_I2C\t0x05  \n#define GPIO_PIN_ADD_DDC\t0x04  \n#define GPIO_PIN_ADD_DDC_I2C\t0x06  \n\n \n#define DEVICE_HANDLE_CRT\t0x0001\n#define DEVICE_HANDLE_EFP1\t0x0004\n#define DEVICE_HANDLE_EFP2\t0x0040\n#define DEVICE_HANDLE_EFP3\t0x0020\n#define DEVICE_HANDLE_EFP4\t0x0010  \n#define DEVICE_HANDLE_EFP5\t0x0002  \n#define DEVICE_HANDLE_EFP6\t0x0001  \n#define DEVICE_HANDLE_EFP7\t0x0100  \n#define DEVICE_HANDLE_EFP8\t0x0200  \n#define DEVICE_HANDLE_LFP1\t0x0008\n#define DEVICE_HANDLE_LFP2\t0x0080\n\n \n#define DEVICE_TYPE_NONE\t0x00\n#define DEVICE_TYPE_CRT\t\t0x01\n#define DEVICE_TYPE_TV\t\t0x09\n#define DEVICE_TYPE_EFP\t\t0x12\n#define DEVICE_TYPE_LFP\t\t0x22\n \n#define DEVICE_TYPE_CRT_DPMS\t\t0x6001\n#define DEVICE_TYPE_CRT_DPMS_HOTPLUG\t0x4001\n#define DEVICE_TYPE_TV_COMPOSITE\t0x0209\n#define DEVICE_TYPE_TV_MACROVISION\t0x0289\n#define DEVICE_TYPE_TV_RF_COMPOSITE\t0x020c\n#define DEVICE_TYPE_TV_SVIDEO_COMPOSITE\t0x0609\n#define DEVICE_TYPE_TV_SCART\t\t0x0209\n#define DEVICE_TYPE_TV_CODEC_HOTPLUG_PWR 0x6009\n#define DEVICE_TYPE_EFP_HOTPLUG_PWR\t0x6012\n#define DEVICE_TYPE_EFP_DVI_HOTPLUG_PWR\t0x6052\n#define DEVICE_TYPE_EFP_DVI_I\t\t0x6053\n#define DEVICE_TYPE_EFP_DVI_D_DUAL\t0x6152\n#define DEVICE_TYPE_EFP_DVI_D_HDCP\t0x60d2\n#define DEVICE_TYPE_OPENLDI_HOTPLUG_PWR\t0x6062\n#define DEVICE_TYPE_OPENLDI_DUALPIX\t0x6162\n#define DEVICE_TYPE_LFP_PANELLINK\t0x5012\n#define DEVICE_TYPE_LFP_CMOS_PWR\t0x5042\n#define DEVICE_TYPE_LFP_LVDS_PWR\t0x5062\n#define DEVICE_TYPE_LFP_LVDS_DUAL\t0x5162\n#define DEVICE_TYPE_LFP_LVDS_DUAL_HDCP\t0x51e2\n\n \n#define DEVICE_TYPE_INT_LFP\t\t0x1022\n#define DEVICE_TYPE_INT_TV\t\t0x1009\n#define DEVICE_TYPE_HDMI\t\t0x60D2\n#define DEVICE_TYPE_DP\t\t\t0x68C6\n#define DEVICE_TYPE_DP_DUAL_MODE\t0x60D6\n#define DEVICE_TYPE_eDP\t\t\t0x78C6\n\n#define DEVICE_TYPE_CLASS_EXTENSION\t(1 << 15)\n#define DEVICE_TYPE_POWER_MANAGEMENT\t(1 << 14)\n#define DEVICE_TYPE_HOTPLUG_SIGNALING\t(1 << 13)\n#define DEVICE_TYPE_INTERNAL_CONNECTOR\t(1 << 12)\n#define DEVICE_TYPE_NOT_HDMI_OUTPUT\t(1 << 11)\n#define DEVICE_TYPE_MIPI_OUTPUT\t\t(1 << 10)\n#define DEVICE_TYPE_COMPOSITE_OUTPUT\t(1 << 9)\n#define DEVICE_TYPE_DUAL_CHANNEL\t(1 << 8)\n#define DEVICE_TYPE_HIGH_SPEED_LINK\t(1 << 6)\n#define DEVICE_TYPE_LVDS_SIGNALING\t(1 << 5)\n#define DEVICE_TYPE_TMDS_DVI_SIGNALING\t(1 << 4)\n#define DEVICE_TYPE_VIDEO_SIGNALING\t(1 << 3)\n#define DEVICE_TYPE_DISPLAYPORT_OUTPUT\t(1 << 2)\n#define DEVICE_TYPE_DIGITAL_OUTPUT\t(1 << 1)\n#define DEVICE_TYPE_ANALOG_OUTPUT\t(1 << 0)\n\n#define DEVICE_CFG_NONE\t\t0x00\n#define DEVICE_CFG_12BIT_DVOB\t0x01\n#define DEVICE_CFG_12BIT_DVOC\t0x02\n#define DEVICE_CFG_24BIT_DVOBC\t0x09\n#define DEVICE_CFG_24BIT_DVOCB\t0x0a\n#define DEVICE_CFG_DUAL_DVOB\t0x11\n#define DEVICE_CFG_DUAL_DVOC\t0x12\n#define DEVICE_CFG_DUAL_DVOBC\t0x13\n#define DEVICE_CFG_DUAL_LINK_DVOBC\t0x19\n#define DEVICE_CFG_DUAL_LINK_DVOCB\t0x1a\n\n#define DEVICE_WIRE_NONE\t0x00\n#define DEVICE_WIRE_DVOB\t0x01\n#define DEVICE_WIRE_DVOC\t0x02\n#define DEVICE_WIRE_DVOBC\t0x03\n#define DEVICE_WIRE_DVOBB\t0x05\n#define DEVICE_WIRE_DVOCC\t0x06\n#define DEVICE_WIRE_DVOB_MASTER 0x0d\n#define DEVICE_WIRE_DVOC_MASTER 0x0e\n\n \n#define DEVICE_PORT_DVOA\t0x00  \n#define DEVICE_PORT_DVOB\t0x01\n#define DEVICE_PORT_DVOC\t0x02\n\n \n#define DVO_PORT_HDMIA\t\t0\n#define DVO_PORT_HDMIB\t\t1\n#define DVO_PORT_HDMIC\t\t2\n#define DVO_PORT_HDMID\t\t3\n#define DVO_PORT_LVDS\t\t4\n#define DVO_PORT_TV\t\t5\n#define DVO_PORT_CRT\t\t6\n#define DVO_PORT_DPB\t\t7\n#define DVO_PORT_DPC\t\t8\n#define DVO_PORT_DPD\t\t9\n#define DVO_PORT_DPA\t\t10\n#define DVO_PORT_DPE\t\t11\t\t\t\t \n#define DVO_PORT_HDMIE\t\t12\t\t\t\t \n#define DVO_PORT_DPF\t\t13\t\t\t\t \n#define DVO_PORT_HDMIF\t\t14\t\t\t\t \n#define DVO_PORT_DPG\t\t15\t\t\t\t \n#define DVO_PORT_HDMIG\t\t16\t\t\t\t \n#define DVO_PORT_DPH\t\t17\t\t\t\t \n#define DVO_PORT_HDMIH\t\t18\t\t\t\t \n#define DVO_PORT_DPI\t\t19\t\t\t\t \n#define DVO_PORT_HDMII\t\t20\t\t\t\t \n#define DVO_PORT_MIPIA\t\t21\t\t\t\t \n#define DVO_PORT_MIPIB\t\t22\t\t\t\t \n#define DVO_PORT_MIPIC\t\t23\t\t\t\t \n#define DVO_PORT_MIPID\t\t24\t\t\t\t \n\n#define HDMI_MAX_DATA_RATE_PLATFORM\t0\t\t\t \n#define HDMI_MAX_DATA_RATE_297\t\t1\t\t\t \n#define HDMI_MAX_DATA_RATE_165\t\t2\t\t\t \n#define HDMI_MAX_DATA_RATE_594\t\t3\t\t\t \n#define HDMI_MAX_DATA_RATE_340\t\t4\t\t\t \n#define HDMI_MAX_DATA_RATE_300\t\t5\t\t\t \n\n#define LEGACY_CHILD_DEVICE_CONFIG_SIZE\t\t33\n\n \nenum vbt_gmbus_ddi {\n\tDDC_BUS_DDI_B = 0x1,\n\tDDC_BUS_DDI_C,\n\tDDC_BUS_DDI_D,\n\tDDC_BUS_DDI_F,\n\tICL_DDC_BUS_DDI_A = 0x1,\n\tICL_DDC_BUS_DDI_B,\n\tTGL_DDC_BUS_DDI_C,\n\tRKL_DDC_BUS_DDI_D = 0x3,\n\tRKL_DDC_BUS_DDI_E,\n\tICL_DDC_BUS_PORT_1 = 0x4,\n\tICL_DDC_BUS_PORT_2,\n\tICL_DDC_BUS_PORT_3,\n\tICL_DDC_BUS_PORT_4,\n\tTGL_DDC_BUS_PORT_5,\n\tTGL_DDC_BUS_PORT_6,\n\tADLS_DDC_BUS_PORT_TC1 = 0x2,\n\tADLS_DDC_BUS_PORT_TC2,\n\tADLS_DDC_BUS_PORT_TC3,\n\tADLS_DDC_BUS_PORT_TC4,\n\tADLP_DDC_BUS_PORT_TC1 = 0x3,\n\tADLP_DDC_BUS_PORT_TC2,\n\tADLP_DDC_BUS_PORT_TC3,\n\tADLP_DDC_BUS_PORT_TC4\n\n};\n\n#define DP_AUX_A 0x40\n#define DP_AUX_B 0x10\n#define DP_AUX_C 0x20\n#define DP_AUX_D 0x30\n#define DP_AUX_E 0x50\n#define DP_AUX_F 0x60\n#define DP_AUX_G 0x70\n#define DP_AUX_H 0x80\n#define DP_AUX_I 0x90\n\n \n#define BDB_216_VBT_DP_MAX_LINK_RATE_HBR3\t0\n#define BDB_216_VBT_DP_MAX_LINK_RATE_HBR2\t1\n#define BDB_216_VBT_DP_MAX_LINK_RATE_HBR\t2\n#define BDB_216_VBT_DP_MAX_LINK_RATE_LBR\t3\n\n \n#define BDB_230_VBT_DP_MAX_LINK_RATE_DEF\t0\n#define BDB_230_VBT_DP_MAX_LINK_RATE_LBR\t1\n#define BDB_230_VBT_DP_MAX_LINK_RATE_HBR\t2\n#define BDB_230_VBT_DP_MAX_LINK_RATE_HBR2\t3\n#define BDB_230_VBT_DP_MAX_LINK_RATE_HBR3\t4\n#define BDB_230_VBT_DP_MAX_LINK_RATE_UHBR10\t5\n#define BDB_230_VBT_DP_MAX_LINK_RATE_UHBR13P5\t6\n#define BDB_230_VBT_DP_MAX_LINK_RATE_UHBR20\t7\n\n \nstruct child_device_config {\n\tu16 handle;\n\tu16 device_type;  \n\n\tunion {\n\t\tu8  device_id[10];  \n\t\tstruct {\n\t\t\tu8 i2c_speed;\n\t\t\tu8 dp_onboard_redriver_preemph:3;\t \n\t\t\tu8 dp_onboard_redriver_vswing:3;\t \n\t\t\tu8 dp_onboard_redriver_present:1;\t \n\t\t\tu8 reserved0:1;\n\t\t\tu8 dp_ondock_redriver_preemph:3;\t \n\t\t\tu8 dp_ondock_redriver_vswing:3;\t\t \n\t\t\tu8 dp_ondock_redriver_present:1;\t \n\t\t\tu8 reserved1:1;\n\t\t\tu8 hdmi_level_shifter_value:5;\t\t \n\t\t\tu8 hdmi_max_data_rate:3;\t\t \n\t\t\tu16 dtd_buf_ptr;\t\t\t \n\t\t\tu8 edidless_efp:1;\t\t\t \n\t\t\tu8 compression_enable:1;\t\t \n\t\t\tu8 compression_method_cps:1;\t\t \n\t\t\tu8 ganged_edp:1;\t\t\t \n\t\t\tu8 lttpr_non_transparent:1;\t\t \n\t\t\tu8 disable_compression_for_ext_disp:1;\t \n\t\t\tu8 reserved2:2;\n\t\t\tu8 compression_structure_index:4;\t \n\t\t\tu8 reserved3:4;\n\t\t\tu8 hdmi_max_frl_rate:4;\t\t\t \n\t\t\tu8 hdmi_max_frl_rate_valid:1;\t\t \n\t\t\tu8 reserved4:3;\t\t\t\t \n\t\t\tu8 reserved5;\n\t\t} __packed;\n\t} __packed;\n\n\tu16 addin_offset;\n\tu8 dvo_port;  \n\tu8 i2c_pin;\n\tu8 slave_addr;\n\tu8 ddc_pin;\n\tu16 edid_ptr;\n\tu8 dvo_cfg;  \n\n\tunion {\n\t\tstruct {\n\t\t\tu8 dvo2_port;\n\t\t\tu8 i2c2_pin;\n\t\t\tu8 slave2_addr;\n\t\t\tu8 ddc2_pin;\n\t\t} __packed;\n\t\tstruct {\n\t\t\tu8 efp_routed:1;\t\t\t \n\t\t\tu8 lane_reversal:1;\t\t\t \n\t\t\tu8 lspcon:1;\t\t\t\t \n\t\t\tu8 iboost:1;\t\t\t\t \n\t\t\tu8 hpd_invert:1;\t\t\t \n\t\t\tu8 use_vbt_vswing:1;\t\t\t \n\t\t\tu8 dp_max_lane_count:2;\t\t\t \n\t\t\tu8 hdmi_support:1;\t\t\t \n\t\t\tu8 dp_support:1;\t\t\t \n\t\t\tu8 tmds_support:1;\t\t\t \n\t\t\tu8 support_reserved:5;\n\t\t\tu8 aux_channel;\n\t\t\tu8 dongle_detect;\n\t\t} __packed;\n\t} __packed;\n\n\tu8 pipe_cap:2;\n\tu8 sdvo_stall:1;\t\t\t\t\t \n\tu8 hpd_status:2;\n\tu8 integrated_encoder:1;\n\tu8 capabilities_reserved:2;\n\tu8 dvo_wiring;  \n\n\tunion {\n\t\tu8 dvo2_wiring;\n\t\tu8 mipi_bridge_type;\t\t\t\t \n\t} __packed;\n\n\tu16 extended_type;\n\tu8 dvo_function;\n\tu8 dp_usb_type_c:1;\t\t\t\t\t \n\tu8 tbt:1;\t\t\t\t\t\t \n\tu8 flags2_reserved:2;\t\t\t\t\t \n\tu8 dp_port_trace_length:4;\t\t\t\t \n\tu8 dp_gpio_index;\t\t\t\t\t \n\tu16 dp_gpio_pin_num;\t\t\t\t\t \n\tu8 dp_iboost_level:4;\t\t\t\t\t \n\tu8 hdmi_iboost_level:4;\t\t\t\t\t \n\tu8 dp_max_link_rate:3;\t\t\t\t\t \n\tu8 dp_max_link_rate_reserved:5;\t\t\t\t \n} __packed;\n\nstruct bdb_general_definitions {\n\t \n\tu8 crt_ddc_gmbus_pin;\n\n\t \n\tu8 dpms_non_acpi:1;\n\tu8 skip_boot_crt_detect:1;\n\tu8 dpms_aim:1;\n\tu8 rsvd1:5;  \n\n\t \n\tu8 boot_display[2];\n\tu8 child_dev_size;\n\n\t \n\tu8 devices[];\n} __packed;\n\n \n\nstruct psr_table {\n\t \n\tu8 full_link:1;\t\t\t\t\t\t \n\tu8 require_aux_to_wakeup:1;\t\t\t\t \n\tu8 feature_bits_rsvd:6;\n\n\t \n\tu8 idle_frames:4;\t\t\t\t\t \n\tu8 lines_to_wait:3;\t\t\t\t\t \n\tu8 wait_times_rsvd:1;\n\n\t \n\tu16 tp1_wakeup_time;\t\t\t\t\t \n\tu16 tp2_tp3_wakeup_time;\t\t\t\t \n} __packed;\n\nstruct bdb_psr {\n\tstruct psr_table psr_table[16];\n\n\t \n\tu32 psr2_tp2_tp3_wakeup_time;\t\t\t\t \n} __packed;\n\n \n\n#define BDB_DRIVER_FEATURE_NO_LVDS\t\t0\n#define BDB_DRIVER_FEATURE_INT_LVDS\t\t1\n#define BDB_DRIVER_FEATURE_SDVO_LVDS\t\t2\n#define BDB_DRIVER_FEATURE_INT_SDVO_LVDS\t3\n\nstruct bdb_driver_features {\n\t \n\tu8 boot_dev_algorithm:1;\n\tu8 allow_display_switch_dvd:1;\n\tu8 allow_display_switch_dos:1;\n\tu8 hotplug_dvo:1;\n\tu8 dual_view_zoom:1;\n\tu8 int15h_hook:1;\n\tu8 sprite_in_clone:1;\n\tu8 primary_lfp_id:1;\n\n\tu16 boot_mode_x;\n\tu16 boot_mode_y;\n\tu8 boot_mode_bpp;\n\tu8 boot_mode_refresh;\n\n\t \n\tu16 enable_lfp_primary:1;\n\tu16 selective_mode_pruning:1;\n\tu16 dual_frequency:1;\n\tu16 render_clock_freq:1;  \n\tu16 nt_clone_support:1;\n\tu16 power_scheme_ui:1;  \n\tu16 sprite_display_assign:1;  \n\tu16 cui_aspect_scaling:1;\n\tu16 preserve_aspect_ratio:1;\n\tu16 sdvo_device_power_down:1;\n\tu16 crt_hotplug:1;\n\tu16 lvds_config:2;\n\tu16 tv_hotplug:1;\n\tu16 hdmi_config:2;\n\n\t \n\tu8 static_display:1;\t\t\t\t\t \n\tu8 embedded_platform:1;\t\t\t\t\t \n\tu8 display_subsystem_enable:1;\t\t\t\t \n\tu8 reserved0:5;\n\n\tu16 legacy_crt_max_x;\n\tu16 legacy_crt_max_y;\n\tu8 legacy_crt_max_refresh;\n\n\t \n\tu8 hdmi_termination:1;\n\tu8 cea861d_hdmi_support:1;\n\tu8 self_refresh_enable:1;\n\tu8 reserved1:5;\n\n\tu8 custom_vbt_version;\t\t\t\t\t \n\n\t \n\tu16 rmpm_enabled:1;\t\t\t\t\t \n\tu16 s2ddt_enabled:1;\t\t\t\t\t \n\tu16 dpst_enabled:1;\t\t\t\t\t \n\tu16 bltclt_enabled:1;\t\t\t\t\t \n\tu16 adb_enabled:1;\t\t\t\t\t \n\tu16 drrs_enabled:1;\t\t\t\t\t \n\tu16 grs_enabled:1;\t\t\t\t\t \n\tu16 gpmt_enabled:1;\t\t\t\t\t \n\tu16 tbt_enabled:1;\t\t\t\t\t \n\tu16 psr_enabled:1;\t\t\t\t\t \n\tu16 ips_enabled:1;\t\t\t\t\t \n\tu16 dpfs_enabled:1;\t\t\t\t\t \n\tu16 dmrrs_enabled:1;\t\t\t\t\t \n\tu16 adt_enabled:1;\t\t\t\t\t \n\tu16 hpd_wake:1;\t\t\t\t\t\t \n\tu16 pc_feature_valid:1;\n} __packed;\n\n \n\nstruct bdb_sdvo_lvds_options {\n\tu8 panel_backlight;\n\tu8 h40_set_panel_type;\n\tu8 panel_type;\n\tu8 ssc_clk_freq;\n\tu16 als_low_trip;\n\tu16 als_high_trip;\n\tu8 sclalarcoeff_tab_row_num;\n\tu8 sclalarcoeff_tab_row_size;\n\tu8 coefficient[8];\n\tu8 panel_misc_bits_1;\n\tu8 panel_misc_bits_2;\n\tu8 panel_misc_bits_3;\n\tu8 panel_misc_bits_4;\n} __packed;\n\n \n\nstruct lvds_dvo_timing {\n\tu16 clock;\t\t \n\tu8 hactive_lo;\n\tu8 hblank_lo;\n\tu8 hblank_hi:4;\n\tu8 hactive_hi:4;\n\tu8 vactive_lo;\n\tu8 vblank_lo;\n\tu8 vblank_hi:4;\n\tu8 vactive_hi:4;\n\tu8 hsync_off_lo;\n\tu8 hsync_pulse_width_lo;\n\tu8 vsync_pulse_width_lo:4;\n\tu8 vsync_off_lo:4;\n\tu8 vsync_pulse_width_hi:2;\n\tu8 vsync_off_hi:2;\n\tu8 hsync_pulse_width_hi:2;\n\tu8 hsync_off_hi:2;\n\tu8 himage_lo;\n\tu8 vimage_lo;\n\tu8 vimage_hi:4;\n\tu8 himage_hi:4;\n\tu8 h_border;\n\tu8 v_border;\n\tu8 rsvd1:3;\n\tu8 digital:2;\n\tu8 vsync_positive:1;\n\tu8 hsync_positive:1;\n\tu8 non_interlaced:1;\n} __packed;\n\nstruct bdb_sdvo_panel_dtds {\n\tstruct lvds_dvo_timing dtds[4];\n} __packed;\n\n \n\n#define EDP_18BPP\t0\n#define EDP_24BPP\t1\n#define EDP_30BPP\t2\n#define EDP_RATE_1_62\t0\n#define EDP_RATE_2_7\t1\n#define EDP_RATE_5_4\t2\n#define EDP_LANE_1\t0\n#define EDP_LANE_2\t1\n#define EDP_LANE_4\t3\n#define EDP_PREEMPHASIS_NONE\t0\n#define EDP_PREEMPHASIS_3_5dB\t1\n#define EDP_PREEMPHASIS_6dB\t2\n#define EDP_PREEMPHASIS_9_5dB\t3\n#define EDP_VSWING_0_4V\t\t0\n#define EDP_VSWING_0_6V\t\t1\n#define EDP_VSWING_0_8V\t\t2\n#define EDP_VSWING_1_2V\t\t3\n\n\nstruct edp_fast_link_params {\n\tu8 rate:4;\t\t\t\t\t\t \n\tu8 lanes:4;\n\tu8 preemphasis:4;\n\tu8 vswing:4;\n} __packed;\n\nstruct edp_pwm_delays {\n\tu16 pwm_on_to_backlight_enable;\n\tu16 backlight_disable_to_pwm_off;\n} __packed;\n\nstruct edp_full_link_params {\n\tu8 preemphasis:4;\n\tu8 vswing:4;\n} __packed;\n\nstruct edp_apical_params {\n\tu32 panel_oui;\n\tu32 dpcd_base_address;\n\tu32 dpcd_idridix_control_0;\n\tu32 dpcd_option_select;\n\tu32 dpcd_backlight;\n\tu32 ambient_light;\n\tu32 backlight_scale;\n} __packed;\n\nstruct bdb_edp {\n\tstruct edp_power_seq power_seqs[16];\n\tu32 color_depth;\n\tstruct edp_fast_link_params fast_link_params[16];\n\tu32 sdrrs_msa_timing_delay;\n\n\t \n\tu16 edp_s3d_feature;\t\t\t\t\t \n\tu16 edp_t3_optimization;\t\t\t\t \n\tu64 edp_vswing_preemph;\t\t\t\t\t \n\tu16 fast_link_training;\t\t\t\t\t \n\tu16 dpcd_600h_write_required;\t\t\t\t \n\tstruct edp_pwm_delays pwm_delays[16];\t\t\t \n\tu16 full_link_params_provided;\t\t\t\t \n\tstruct edp_full_link_params full_link_params[16];\t \n\tu16 apical_enable;\t\t\t\t\t \n\tstruct edp_apical_params apical_params[16];\t\t \n\tu16 edp_fast_link_training_rate[16];\t\t\t \n\tu16 edp_max_port_link_rate[16];\t\t\t\t \n} __packed;\n\n \n\nstruct bdb_lvds_options {\n\tu8 panel_type;\n\tu8 panel_type2;\t\t\t\t\t\t \n\t \n\tu8 pfit_mode:2;\n\tu8 pfit_text_mode_enhanced:1;\n\tu8 pfit_gfx_mode_enhanced:1;\n\tu8 pfit_ratio_auto:1;\n\tu8 pixel_dither:1;\n\tu8 lvds_edid:1;\t\t\t\t\t\t \n\tu8 rsvd2:1;\n\tu8 rsvd4;\n\t \n\tu32 lvds_panel_channel_bits;\n\t \n\tu16 ssc_bits;\n\tu16 ssc_freq;\n\tu16 ssc_ddt;\n\t \n\tu16 panel_color_depth;\n\t \n\tu32 dps_panel_type_bits;\n\t \n\tu32 blt_control_type_bits;\t\t\t\t \n\n\tu16 lcdvcc_s0_enable;\t\t\t\t\t \n\tu32 rotation;\t\t\t\t\t\t \n\tu32 position;\t\t\t\t\t\t \n} __packed;\n\n \nstruct lvds_lfp_data_ptr_table {\n\tu16 offset;  \n\tu8 table_size;\n} __packed;\n\n \nstruct lvds_lfp_data_ptr {\n\tstruct lvds_lfp_data_ptr_table fp_timing;\n\tstruct lvds_lfp_data_ptr_table dvo_timing;\n\tstruct lvds_lfp_data_ptr_table panel_pnp_id;\n} __packed;\n\nstruct bdb_lvds_lfp_data_ptrs {\n\tu8 lvds_entries;\n\tstruct lvds_lfp_data_ptr ptr[16];\n\tstruct lvds_lfp_data_ptr_table panel_name;\t\t \n} __packed;\n\n \n\n \nstruct lvds_fp_timing {\n\tu16 x_res;\n\tu16 y_res;\n\tu32 lvds_reg;\n\tu32 lvds_reg_val;\n\tu32 pp_on_reg;\n\tu32 pp_on_reg_val;\n\tu32 pp_off_reg;\n\tu32 pp_off_reg_val;\n\tu32 pp_cycle_reg;\n\tu32 pp_cycle_reg_val;\n\tu32 pfit_reg;\n\tu32 pfit_reg_val;\n\tu16 terminator;\n} __packed;\n\nstruct lvds_pnp_id {\n\tu16 mfg_name;\n\tu16 product_code;\n\tu32 serial;\n\tu8 mfg_week;\n\tu8 mfg_year;\n} __packed;\n\n \nstruct lvds_lfp_data_entry {\n\tstruct lvds_fp_timing fp_timing;\n\tstruct lvds_dvo_timing dvo_timing;\n\tstruct lvds_pnp_id pnp_id;\n} __packed;\n\nstruct bdb_lvds_lfp_data {\n\tstruct lvds_lfp_data_entry data[16];\n} __packed;\n\nstruct lvds_lfp_panel_name {\n\tu8 name[13];\n} __packed;\n\nstruct lvds_lfp_black_border {\n\tu8 top;\t\t \n\tu8 bottom;\t \n\tu8 left;\t \n\tu8 right;\t \n} __packed;\n\nstruct bdb_lvds_lfp_data_tail {\n\tstruct lvds_lfp_panel_name panel_name[16];\t\t \n\tu16 scaling_enable;\t\t\t\t\t \n\tu8 seamless_drrs_min_refresh_rate[16];\t\t\t \n\tu8 pixel_overlap_count[16];\t\t\t\t \n\tstruct lvds_lfp_black_border black_border[16];\t\t \n\tu16 dual_lfp_port_sync_enable;\t\t\t\t \n\tu16 gpu_dithering_for_banding_artifacts;\t\t \n} __packed;\n\n \n\n#define BDB_BACKLIGHT_TYPE_NONE\t0\n#define BDB_BACKLIGHT_TYPE_PWM\t2\n\nstruct lfp_backlight_data_entry {\n\tu8 type:2;\n\tu8 active_low_pwm:1;\n\tu8 obsolete1:5;\n\tu16 pwm_freq_hz;\n\tu8 min_brightness;\t\t\t\t\t \n\tu8 obsolete2;\n\tu8 obsolete3;\n} __packed;\n\nstruct lfp_backlight_control_method {\n\tu8 type:4;\n\tu8 controller:4;\n} __packed;\n\nstruct lfp_brightness_level {\n\tu16 level;\n\tu16 reserved;\n} __packed;\n\n#define EXP_BDB_LFP_BL_DATA_SIZE_REV_191 \\\n\toffsetof(struct bdb_lfp_backlight_data, brightness_level)\n#define EXP_BDB_LFP_BL_DATA_SIZE_REV_234 \\\n\toffsetof(struct bdb_lfp_backlight_data, brightness_precision_bits)\n\nstruct bdb_lfp_backlight_data {\n\tu8 entry_size;\n\tstruct lfp_backlight_data_entry data[16];\n\tu8 level[16];\t\t\t\t\t\t\t \n\tstruct lfp_backlight_control_method backlight_control[16];\n\tstruct lfp_brightness_level brightness_level[16];\t\t \n\tstruct lfp_brightness_level brightness_min_level[16];\t\t \n\tu8 brightness_precision_bits[16];\t\t\t\t \n\tu16 hdr_dpcd_refresh_timeout[16];\t\t\t\t \n} __packed;\n\n \nstruct lfp_power_features {\n\tu8 reserved1:1;\n\tu8 power_conservation_pref:3;\n\tu8 reserved2:1;\n\tu8 lace_enabled_status:1;\t\t\t\t\t \n\tu8 lace_support:1;\t\t\t\t\t\t \n\tu8 als_enable:1;\n} __packed;\n\nstruct als_data_entry {\n\tu16 backlight_adjust;\n\tu16 lux;\n} __packed;\n\nstruct aggressiveness_profile_entry {\n\tu8 dpst_aggressiveness : 4;\n\tu8 lace_aggressiveness : 4;\n} __packed;\n\nstruct aggressiveness_profile2_entry {\n\tu8 opst_aggressiveness : 4;\n\tu8 elp_aggressiveness : 4;\n} __packed;\n\nstruct bdb_lfp_power {\n\tstruct lfp_power_features features;\t\t\t\t \n\tstruct als_data_entry als[5];\n\tu8 lace_aggressiveness_profile:3;\t\t\t\t \n\tu8 reserved1:5;\n\tu16 dpst;\t\t\t\t\t\t\t \n\tu16 psr;\t\t\t\t\t\t\t \n\tu16 drrs;\t\t\t\t\t\t\t \n\tu16 lace_support;\t\t\t\t\t\t \n\tu16 adt;\t\t\t\t\t\t\t \n\tu16 dmrrs;\t\t\t\t\t\t\t \n\tu16 adb;\t\t\t\t\t\t\t \n\tu16 lace_enabled_status;\t\t\t\t\t \n\tstruct aggressiveness_profile_entry aggressiveness[16];\t\t \n\tu16 hobl;\t\t\t\t\t\t\t \n\tu16 vrr_feature_enabled;\t\t\t\t\t \n\tu16 elp;\t\t\t\t\t\t\t \n\tu16 opst;\t\t\t\t\t\t\t \n\tstruct aggressiveness_profile2_entry aggressiveness2[16];\t \n} __packed;\n\n \n\n#define MAX_MIPI_CONFIGURATIONS\t6\n\nstruct bdb_mipi_config {\n\tstruct mipi_config config[MAX_MIPI_CONFIGURATIONS];\t\t \n\tstruct mipi_pps_data pps[MAX_MIPI_CONFIGURATIONS];\t\t \n\tstruct edp_pwm_delays pwm_delays[MAX_MIPI_CONFIGURATIONS];\t \n\tu8 pmic_i2c_bus_number[MAX_MIPI_CONFIGURATIONS];\t\t \n} __packed;\n\n \n\nstruct bdb_mipi_sequence {\n\tu8 version;\n\tu8 data[];  \n} __packed;\n\n \n\n#define VBT_RC_BUFFER_BLOCK_SIZE_1KB\t0\n#define VBT_RC_BUFFER_BLOCK_SIZE_4KB\t1\n#define VBT_RC_BUFFER_BLOCK_SIZE_16KB\t2\n#define VBT_RC_BUFFER_BLOCK_SIZE_64KB\t3\n\n#define VBT_DSC_LINE_BUFFER_DEPTH(vbt_value)\t((vbt_value) + 8)  \n#define VBT_DSC_MAX_BPP(vbt_value)\t\t(6 + (vbt_value) * 2)\n\nstruct dsc_compression_parameters_entry {\n\tu8 version_major:4;\n\tu8 version_minor:4;\n\n\tu8 rc_buffer_block_size:2;\n\tu8 reserved1:6;\n\n\t \n\tu8 rc_buffer_size;\n\tu32 slices_per_line;\n\n\tu8 line_buffer_depth:4;\n\tu8 reserved2:4;\n\n\t \n\tu8 block_prediction_enable:1;\n\tu8 reserved3:7;\n\n\tu8 max_bpp;  \n\n\t \n\tu8 reserved4:1;\n\tu8 support_8bpc:1;\n\tu8 support_10bpc:1;\n\tu8 support_12bpc:1;\n\tu8 reserved5:4;\n\n\tu16 slice_height;\n} __packed;\n\nstruct bdb_compression_parameters {\n\tu16 entry_size;\n\tstruct dsc_compression_parameters_entry data[16];\n} __packed;\n\n \n\nstruct generic_dtd_entry {\n\tu32 pixel_clock;\n\tu16 hactive;\n\tu16 hblank;\n\tu16 hfront_porch;\n\tu16 hsync;\n\tu16 vactive;\n\tu16 vblank;\n\tu16 vfront_porch;\n\tu16 vsync;\n\tu16 width_mm;\n\tu16 height_mm;\n\n\t \n\tu8 rsvd_flags:6;\n\tu8 vsync_positive_polarity:1;\n\tu8 hsync_positive_polarity:1;\n\n\tu8 rsvd[3];\n} __packed;\n\nstruct bdb_generic_dtd {\n\tu16 gdtd_size;\n\tstruct generic_dtd_entry dtd[];\t \n} __packed;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}