verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/9640/hdl/src/verilog" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/8713/hdl" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/ec67/hdl" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/d0f7" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/34f8/hdl" \
"../../../bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_gtxe2_hdmi_txaln.v" \
"../../../bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_gtxe2_hdmi_xcvr.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/9640/hdl/src/verilog" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/8713/hdl" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/ec67/hdl" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/d0f7" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/34f8/hdl" \
"../../../bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_clkdet.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/9640/hdl/src/verilog" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/8713/hdl" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/ec67/hdl" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/d0f7" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/34f8/hdl" \
"../../../bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_gt_usrclk_source.v" \
"../../../bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_gt_usrclk_source_8series.v" \
"../../../bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_CLOCK_MODULE.v" \
"../../../bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_CLOCK_MODULE_8series.v" \
"../../../bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_plle2_drp.v" \
"../../../bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_mmcme2_drp.v" \
"../../../bd/exdes/ip/exdes_vid_phy_controller_0/hdl/src/verilog/exdes_vid_phy_controller_0_mmcme3_drp.v" \
"../../../bd/exdes/ip/exdes_vid_phy_controller_0/exdes_vid_phy_controller_0_gtwizard_0_common.v" \
"../../../bd/exdes/ip/exdes_vid_phy_controller_0/synth/exdes_vid_phy_controller_0_top.v" \
"../../../bd/exdes/ip/exdes_vid_phy_controller_0/sim/exdes_vid_phy_controller_0.v" \
"../../../bd/exdes/ip/exdes_vcc_const_0/sim/exdes_vcc_const_0.v" \
"../../../bd/exdes/ip/exdes_tx_video_axis_reg_slice_0/sim/exdes_tx_video_axis_reg_slice_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/9640/hdl/src/verilog" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/8713/hdl" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/ec67/hdl" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/d0f7" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/34f8/hdl" \
"../../../bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_0/sim/bd_3ea7_v_hdmi_tx_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/9640/hdl/src/verilog" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/8713/hdl" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/ec67/hdl" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/d0f7" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/34f8/hdl" \
"../../../bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_2/sim/bd_3ea7_v_axi4s_vid_out_0.v" \
"../../../bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_3/sim/bd_3ea7_util_vector_logic_0_0.v" \
"../../../bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/ip/ip_4/sim/bd_3ea7_axi_crossbar_0.v" \
"../../../bd/exdes/ip/exdes_v_hdmi_tx_ss_0/bd_0/sim/bd_3ea7.v" \
"../../../bd/exdes/ip/exdes_v_hdmi_tx_ss_0/sim/exdes_v_hdmi_tx_ss_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/9640/hdl/src/verilog" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/8713/hdl" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/ec67/hdl" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/d0f7" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/34f8/hdl" \
"../../../bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/ip/ip_0/sim/bd_3ec1_v_hdmi_rx_0.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/9640/hdl/src/verilog" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/8713/hdl" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/ec67/hdl" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/d0f7" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/34f8/hdl" \
"../../../bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/ip/ip_1/sim/bd_3ec1_v_vid_in_axi4s_0.v" \
"../../../bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/ip/ip_2/sim/bd_3ec1_inverter_0_0.v" \
"../../../bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/ip/ip_3/sim/bd_3ec1_inverter_1_0.v" \
"../../../bd/exdes/ip/exdes_v_hdmi_rx_ss_0/bd_0/sim/bd_3ec1.v" \
"../../../bd/exdes/ip/exdes_v_hdmi_rx_ss_0/sim/exdes_v_hdmi_rx_ss_0.v" \
"../../../bd/exdes/ip/exdes_rx_video_axis_reg_slice_0/sim/exdes_rx_video_axis_reg_slice_0.v" \
"../../../bd/exdes/ip/exdes_gnd_const_0/sim/exdes_gnd_const_0.v" \
"../../../bd/exdes/ip/exdes_v_tpg_0/sim/exdes_v_tpg_0.v" \
"../../../bd/exdes/ip/exdes_xbar_0/sim/exdes_xbar_0.v" \
"../../../bd/exdes/ip/exdes_clk_wiz_0/exdes_clk_wiz_0_mmcm_pll_drp.v" \
"../../../bd/exdes/ip/exdes_clk_wiz_0/exdes_clk_wiz_0_clk_wiz.v" \
"../../../bd/exdes/ip/exdes_clk_wiz_0/exdes_clk_wiz_0.v" \
"../../../bd/exdes/ip/exdes_aud_pat_gen_0/sim/exdes_aud_pat_gen_0.v" \
"../../../bd/exdes/ip/exdes_hdmi_acr_ctrl_0/sim/exdes_hdmi_acr_ctrl_0.v" \
"../../../bd/exdes/ip/exdes_xbar_1/sim/exdes_xbar_1.v" \
"../../../bd/exdes/ip/exdes_xlconcat_0/sim/exdes_xlconcat_0.v" \
"../../../bd/exdes/ip/exdes_clk_wiz_1/exdes_clk_wiz_1_clk_wiz.v" \
"../../../bd/exdes/ip/exdes_clk_wiz_1/exdes_clk_wiz_1.v" \
"../../../bd/exdes/ip/exdes_zynq_0/sim/exdes_zynq_0.v" \
"../../../bd/exdes/ipshared/edit_Stereovision_v1_0.srcs/sources_1/imports/sources_1/new/Inter_col_v1_0.v" \

sv xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/9640/hdl/src/verilog" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/8713/hdl" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/ec67/hdl" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/d0f7" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/34f8/hdl" \
"../../../bd/exdes/ipshared/edit_Stereovision_v1_0.srcs/sources_1/imports/sources_1/imports/Ncnx_Xppc/Ncntx_Xppc.sv" \
"../../../bd/exdes/ipshared/edit_Stereovision_v1_0.srcs/sources_1/imports/sources_1/new/SAD/SAD.sv" \
"../../../bd/exdes/ipshared/edit_Stereovision_v1_0.srcs/sources_1/imports/sources_1/new/SAD/SAD_v1_0.sv" \
"../../../bd/exdes/ipshared/edit_Stereovision_v1_0.srcs/sources_1/imports/sources_1/new/Stereovision.sv" \
"../../../bd/exdes/ipshared/edit_Stereovision_v1_0.srcs/sources_1/imports/sources_1/imports/Ncnx_Xppc/delay.sv" \
"../../../bd/exdes/ipshared/edit_Stereovision_v1_0.srcs/sources_1/imports/sources_1/imports/Ncnx_Xppc/delayLineBRAM_Xppc.sv" \
"../../../bd/exdes/ipshared/edit_Stereovision_v1_0.srcs/sources_1/imports/sources_1/imports/Ncnx_Xppc/delay_line.sv" \

verilog xil_defaultlib --include "C:/Xilinx/Vivado/2020.2/data/xilinx_vip/include" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/9640/hdl/src/verilog" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/8713/hdl" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/ec67/hdl" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/d0f7" --include "../../../../v_hdmi_rx_ss_0_ex.gen/sources_1/bd/exdes/ipshared/34f8/hdl" \
"../../../bd/exdes/ipshared/43ae/src/RGB_to_Grayscale_v1_0.v" \
"../../../bd/exdes/ipshared/43ae/hdl/Stereovision_v1_0.v" \
"../../../bd/exdes/ip/exdes_Stereovision_0_0/sim/exdes_Stereovision_0_0.v" \
"../../../bd/exdes/ip/exdes_xlconcat_0_0/sim/exdes_xlconcat_0_0.v" \
"../../../bd/exdes/ip/exdes_auto_pc_0/sim/exdes_auto_pc_0.v" \
"../../../bd/exdes/ip/exdes_auto_pc_8/sim/exdes_auto_pc_8.v" \
"../../../bd/exdes/ip/exdes_auto_pc_1/sim/exdes_auto_pc_1.v" \
"../../../bd/exdes/ip/exdes_auto_pc_2/sim/exdes_auto_pc_2.v" \
"../../../bd/exdes/ip/exdes_auto_pc_3/sim/exdes_auto_pc_3.v" \
"../../../bd/exdes/ip/exdes_auto_pc_4/sim/exdes_auto_pc_4.v" \
"../../../bd/exdes/ip/exdes_auto_pc_5/sim/exdes_auto_pc_5.v" \
"../../../bd/exdes/ip/exdes_auto_cc_0/sim/exdes_auto_cc_0.v" \
"../../../bd/exdes/ip/exdes_auto_pc_6/sim/exdes_auto_pc_6.v" \
"../../../bd/exdes/ip/exdes_auto_cc_1/sim/exdes_auto_cc_1.v" \
"../../../bd/exdes/ip/exdes_auto_pc_7/sim/exdes_auto_pc_7.v" \
"../../../bd/exdes/sim/exdes.v" \

verilog xil_defaultlib "glbl.v"

nosort
