
---------- Begin Simulation Statistics ----------
final_tick                                  660425500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  91296                       # Simulator instruction rate (inst/s)
host_mem_usage                                 863316                       # Number of bytes of host memory used
host_op_rate                                   103566                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.95                       # Real time elapsed on the host
host_tick_rate                               60293228                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1134412                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000660                       # Number of seconds simulated
sim_ticks                                   660425500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.978887                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   91698                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                92644                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               796                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            181279                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3002                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3177                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              175                       # Number of indirect misses.
system.cpu.branchPred.lookups                  225987                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11196                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    468495                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   444261                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               550                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     222075                       # Number of branches committed
system.cpu.commit.bw_lim_events                 44436                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            1246                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           11637                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000623                       # Number of instructions committed
system.cpu.commit.committedOps                1135034                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1169917                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.970183                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.974011                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       795921     68.03%     68.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       149408     12.77%     80.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        68407      5.85%     86.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        39676      3.39%     90.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        27964      2.39%     92.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        14634      1.25%     93.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        17027      1.46%     95.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        12444      1.06%     96.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        44436      3.80%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1169917                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10973                       # Number of function calls committed.
system.cpu.commit.int_insts                    986961                       # Number of committed integer instructions.
system.cpu.commit.loads                        170933                       # Number of loads committed
system.cpu.commit.membars                        1232                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          831      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           769644     67.81%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6011      0.53%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            1899      0.17%     68.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            1895      0.17%     68.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            1672      0.15%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2269      0.20%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          170933     15.06%     84.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         179877     15.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1135034                       # Class of committed instruction
system.cpu.commit.refs                         350810                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     19916                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000001                       # Number of Instructions Simulated
system.cpu.committedOps                       1134412                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.320851                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.320851                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                306460                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   247                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                91754                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1150584                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   640037                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    221203                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    650                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   949                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  3397                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      225987                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    150173                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        472367                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   563                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1020084                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1792                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.171092                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             698452                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             105896                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.772292                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1171747                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.987374                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.303915                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   943591     80.53%     80.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    23770      2.03%     82.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    20644      1.76%     84.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    29171      2.49%     86.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    37602      3.21%     90.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    20087      1.71%     91.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     5814      0.50%     92.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     9890      0.84%     93.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    81178      6.93%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1171747                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       184176                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit       136529                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified       381728                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        51116                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage       4080111                       # number of prefetches that crossed the page
system.cpu.idleCycles                          149105                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  633                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   223174                       # Number of branches executed
system.cpu.iew.exec_nop                           651                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.876423                       # Inst execution rate
system.cpu.iew.exec_refs                       368528                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     181862                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1514                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                172757                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1268                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               222                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               182532                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1147213                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                186666                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               664                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1157625                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     12                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9505                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    650                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  9502                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          1358                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             8420                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         9192                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1823                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2655                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             24                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          560                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             73                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1043334                       # num instructions consuming a value
system.cpu.iew.wb_count                       1142183                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.526243                       # average fanout of values written-back
system.cpu.iew.wb_producers                    549047                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.864732                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1142868                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1316280                       # number of integer regfile reads
system.cpu.int_regfile_writes                  761560                       # number of integer regfile writes
system.cpu.ipc                               0.757088                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.757088                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               831      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                774849     66.90%     66.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6016      0.52%     67.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     67.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     67.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     67.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     67.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     67.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     67.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     67.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     67.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     67.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1900      0.16%     67.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     67.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1897      0.16%     67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 1672      0.14%     67.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     67.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2270      0.20%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               186826     16.13%     84.29% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              182025     15.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1158289                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       21993                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.018987                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3666     16.67%     16.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.67% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     16.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     16.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     16.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     16.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     16.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     16.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%     16.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     16.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   4163     18.93%     35.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 14160     64.38%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1157868                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3467965                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1122231                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1138458                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1145294                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1158289                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1268                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           12135                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                91                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             22                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         6629                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1171747                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.988515                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.737023                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              778717     66.46%     66.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              105864      9.03%     75.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               87867      7.50%     82.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               67310      5.74%     88.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               51141      4.36%     93.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               34815      2.97%     96.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               32349      2.76%     98.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                7444      0.64%     99.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                6240      0.53%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1171747                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.876926                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  21583                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              42444                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        19952                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             20262                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              5029                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3663                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               172757                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              182532                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  785688                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   4929                       # number of misc regfile writes
system.cpu.numCycles                          1320852                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    8538                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1211180                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     77                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   642298                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     5                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1850815                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1148876                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1223619                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    222330                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  76756                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    650                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 81729                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    12412                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1307548                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         216202                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               3794                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     25367                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1268                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            24372                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2271099                       # The number of ROB reads
system.cpu.rob.rob_writes                     2295196                       # The number of ROB writes
system.cpu.timesIdled                           17904                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    24202                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   10003                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4609                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          170                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        69352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       139858                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1283                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3310                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3310                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1283                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            16                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         9202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9202                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       293952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  293952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4609                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4609    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4609                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5549500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23822500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    660425500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             67176                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         2917                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        66269                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             166                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3312                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3312                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         66399                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          779                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           16                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           16                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       199065                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        11297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                210362                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      8490624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       448512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8939136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            70506                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002411                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.049044                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  70336     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    170      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              70506                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          152365911                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             23.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6144999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          99595500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization            15.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    660425500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                21407                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   19                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher        44471                       # number of demand (read+write) hits
system.l2.demand_hits::total                    65897                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               21407                       # number of overall hits
system.l2.overall_hits::.cpu.data                  19                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher        44471                       # number of overall hits
system.l2.overall_hits::total                   65897                       # number of overall hits
system.l2.demand_misses::.cpu.inst                521                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4072                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4593                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               521                       # number of overall misses
system.l2.overall_misses::.cpu.data              4072                       # number of overall misses
system.l2.overall_misses::total                  4593                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     40596500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    331507500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        372104000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     40596500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    331507500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       372104000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            21928                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4091                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher        44471                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                70490                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           21928                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4091                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher        44471                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               70490                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.023760                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.995356                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.065158                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.023760                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.995356                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.065158                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77920.345489                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81411.468566                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81015.458306                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77920.345489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81411.468566                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81015.458306                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4072                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4593                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4072                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4593                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     35386500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    290787500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    326174000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     35386500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    290787500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    326174000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.023760                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.995356                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.065158                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.023760                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.995356                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.065158                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67920.345489                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71411.468566                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71015.458306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67920.345489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71411.468566                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71015.458306                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2917                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2917                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2917                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2917                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        66099                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            66099                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        66099                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        66099                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3310                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3310                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    262861000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     262861000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3312                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999396                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999396                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79414.199396                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79414.199396                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3310                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3310                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    229761000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    229761000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999396                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999396                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69414.199396                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69414.199396                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          21407                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher        44471                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              65878                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              521                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     40596500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     40596500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        21928                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher        44471                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          66399                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.023760                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007847                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77920.345489                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77920.345489                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     35386500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     35386500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.023760                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007847                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67920.345489                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67920.345489                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          762                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             762                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     68646500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     68646500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          779                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           779                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.978177                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.978177                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90087.270341                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90087.270341                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          762                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          762                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     61026500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     61026500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.978177                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.978177                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80087.270341                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80087.270341                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              16                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       305000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       305000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19062.500000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19062.500000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    660425500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2565.509469                       # Cycle average of tags in use
system.l2.tags.total_refs                      139672                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4607                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     30.317343                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.909252                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       507.507518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2047.092699                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.015488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.062472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.078293                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4607                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          547                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3995                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.140594                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1122111                       # Number of tag accesses
system.l2.tags.data_accesses                  1122111                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    660425500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          33344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         260608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             293952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33344                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4593                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          50488662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         394606205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             445094867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     50488662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         50488662                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         50488662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        394606205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            445094867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000568500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                9238                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4593                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4593                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               261                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.42                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     49003000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   22965000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               135121750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10669.06                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29419.06                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4023                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4593                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2209                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          568                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    516.394366                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   335.664651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   383.871322                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          102     17.96%     17.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          108     19.01%     36.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           46      8.10%     45.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           42      7.39%     52.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           28      4.93%     57.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           37      6.51%     63.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           47      8.27%     72.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      1.76%     73.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          148     26.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          568                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 293952                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  293952                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       445.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    445.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     660104000                       # Total gap between requests
system.mem_ctrls.avgGap                     143719.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       260608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 50488662.233666017652                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 394606204.636253416538                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13945500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    121176250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26766.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29758.41                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    87.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2077740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1096755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            14922600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     51629760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        257132130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         37071360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          363930345                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        551.054351                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     94176250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     21840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    544409250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1992060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1058805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            17871420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     51629760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        191798730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         92088960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          356439735                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        539.712254                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    237674250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     21840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    400911250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    660425500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       123954                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           123954                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       123954                       # number of overall hits
system.cpu.icache.overall_hits::total          123954                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        26219                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          26219                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        26219                       # number of overall misses
system.cpu.icache.overall_misses::total         26219                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    400026999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    400026999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    400026999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    400026999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       150173                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       150173                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       150173                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       150173                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.174592                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.174592                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.174592                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.174592                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15257.141729                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15257.141729                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15257.141729                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15257.141729                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          634                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.294118                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             23975                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks        66269                       # number of writebacks
system.cpu.icache.writebacks::total             66269                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         4291                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         4291                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         4291                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         4291                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        21928                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        21928                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        21928                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher        44471                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        66399                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    328250999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    328250999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    328250999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher    537354805                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    865605804                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.146018                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.146018                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.146018                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.442150                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14969.491016                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14969.491016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14969.491016                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 12083.263363                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13036.428320                       # average overall mshr miss latency
system.cpu.icache.replacements                  66269                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       123954                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          123954                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        26219                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         26219                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    400026999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    400026999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       150173                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       150173                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.174592                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.174592                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15257.141729                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15257.141729                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         4291                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         4291                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        21928                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        21928                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    328250999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    328250999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.146018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.146018                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14969.491016                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14969.491016                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher        44471                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total        44471                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher    537354805                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total    537354805                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 12083.263363                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 12083.263363                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED    660425500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    660425500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           126.869585                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              190351                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             66397                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              2.866861                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    52.873041                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    73.996544                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.413071                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.578098                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991169                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           72                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.562500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.437500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            366743                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           366743                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    660425500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    660425500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    660425500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    660425500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    660425500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       334008                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           334008                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       334618                       # number of overall hits
system.cpu.dcache.overall_hits::total          334618                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8623                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8623                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8700                       # number of overall misses
system.cpu.dcache.overall_misses::total          8700                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    645398286                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    645398286                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    645398286                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    645398286                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       342631                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       342631                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       343318                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       343318                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025167                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025167                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.025341                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.025341                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74846.142410                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74846.142410                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74183.711034                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74183.711034                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       100016                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1365                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    73.271795                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2917                       # number of writebacks
system.cpu.dcache.writebacks::total              2917                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4519                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4519                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4519                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4519                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4104                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4106                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4106                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    340041906                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    340041906                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    340226906                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    340226906                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011978                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011978                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011960                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011960                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82856.214912                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82856.214912                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82860.912323                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82860.912323                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3083                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       161549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          161549                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2433                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    172406000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    172406000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       163982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       163982                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014837                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70861.487875                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70861.487875                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1652                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1652                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          781                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          781                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     70415000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     70415000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004763                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004763                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 90160.051216                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 90160.051216                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       172459                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         172459                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         6177                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         6177                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    472577791                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    472577791                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       178636                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       178636                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034579                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034579                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76506.037073                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76506.037073                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2867                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2867                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3310                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3310                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    269225411                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    269225411                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018529                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018529                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81336.982175                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81336.982175                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          610                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           610                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           77                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           77                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          687                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          687                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.112082                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.112082                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       185000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002911                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002911                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        92500                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       414495                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       414495                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31884.230769                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31884.230769                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       401495                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       401495                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30884.230769                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30884.230769                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         1240                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         1240                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       158500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         1242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.001610                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.001610                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        79250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000805                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000805                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         1232                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1232                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         1232                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1232                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    660425500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           886.230584                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              341197                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4107                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             83.076942                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   886.230584                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.865460                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.865460                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            695691                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           695691                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    660425500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    660425500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
