{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1602431329651 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1602431329656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 11 12:48:49 2020 " "Processing started: Sun Oct 11 12:48:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1602431329656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431329656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MBCORE -c MBCORE " "Command: quartus_map --read_settings_files=on --write_settings_files=off MBCORE -c MBCORE" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431329656 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1602431330781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1602431330781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uartmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uartmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTModule " "Found entity 1: UARTModule" {  } { { "uart/UARTModule.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTModule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uartcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uartcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTController " "Found entity 1: UARTController" {  } { { "uart/UARTController.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/uartclockgenerator.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/uartclockgenerator.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTClockGenerator " "Found entity 1: UARTClockGenerator" {  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/rxsampler.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/rxsampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 RXSampler " "Found entity 1: RXSampler" {  } { { "uart/RXSampler.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/RXSampler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "lcd/Reset_Delay.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/lcd/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcd_display_string.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/lcd_display_string.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_display_string " "Found entity 1: LCD_display_string" {  } { { "lcd/LCD_display_string.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/lcd/LCD_display_string.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcd_display.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/lcd_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Display " "Found entity 1: LCD_Display" {  } { { "lcd/LCD_Display.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/lcd/LCD_Display.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD " "Found entity 1: LCD" {  } { { "lcd/LCD.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/lcd/LCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se_26_32.v 1 1 " "Found 1 design units, including 1 entities, in source file se_26_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE_26_32 " "Found entity 1: SE_26_32" {  } { { "SE_26_32.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/SE_26_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se_16_32.v 1 1 " "Found 1 design units, including 1 entities, in source file se_16_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 SE_16_32 " "Found entity 1: SE_16_32" {  } { { "SE_16_32.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/SE_16_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dunidade dUnidade output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dunidade\" differs only in case from object \"dUnidade\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602431337858 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ddezena dDezena output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"ddezena\" differs only in case from object \"dDezena\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602431337859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dcentena dCentena output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dcentena\" differs only in case from object \"dCentena\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602431337859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dmil dMil output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dmil\" differs only in case from object \"dMil\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602431337859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dmilhao dMilhao output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dmilhao\" differs only in case from object \"dMilhao\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602431337859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dbilhao dBilhao output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dbilhao\" differs only in case from object \"dBilhao\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602431337859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dtrilhao dTrilhao output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dtrilhao\" differs only in case from object \"dTrilhao\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602431337859 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dquatrilhao dQuatrilhao output_module.v(4) " "Verilog HDL Declaration information at output_module.v(4): object \"dquatrilhao\" differs only in case from object \"dQuatrilhao\" in the same scope" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_module.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1602431337859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_module.v 1 1 " "Found 1 design units, including 1 entities, in source file output_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_module " "Found entity 1: output_module" {  } { { "output_module.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_regdest.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_regdest.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_REGDEST " "Found entity 1: MUX_REGDEST" {  } { { "MUX_REGDEST.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_REGDEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_pre_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_pre_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_PRE_JUMP " "Found entity 1: MUX_PRE_JUMP" {  } { { "MUX_PRE_JUMP.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_PRE_JUMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_MEM " "Found entity 1: MUX_MEM" {  } { { "MUX_MEM.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_JUMP " "Found entity 1: MUX_JUMP" {  } { { "MUX_JUMP.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_JUMP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_jr.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_jr.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_JR " "Found entity 1: MUX_JR" {  } { { "MUX_JR.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_JR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_input.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_INPUT " "Found entity 1: MUX_INPUT" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_ALU " "Found entity 1: MUX_ALU" {  } { { "MUX_ALU.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmem.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMem " "Found entity 1: InstructionMem" {  } { { "InstructionMem.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/InstructionMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "debouncer.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/debouncer.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337968 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataMem.v(12) " "Verilog HDL information at DataMem.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "DataMem.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/DataMem.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602431337974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/DataMem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431337989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431337989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "controlUnit.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/controlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431338001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "bin_to_bcd.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/bin_to_bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431338012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoREG " "Found entity 1: BancoREG" {  } { { "BancoREG.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BancoREG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431338022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431338033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "adder.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431338044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Temporizador " "Found entity 1: Temporizador" {  } { { "Temporizador.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/Temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431338055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinaestados.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinaestados.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquinaEstados " "Found entity 1: maquinaEstados" {  } { { "maquinaEstados.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/maquinaEstados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431338066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bios.v 1 1 " "Found 1 design units, including 1 entities, in source file bios.v" { { "Info" "ISGN_ENTITY_NAME" "1 BIOS " "Found entity 1: BIOS" {  } { { "BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BIOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431338078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_bios.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_bios.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_BIOS " "Found entity 1: MUX_BIOS" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431338089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hd.v 1 1 " "Found 1 design units, including 1 entities, in source file hd.v" { { "Info" "ISGN_ENTITY_NAME" "1 HD " "Found entity 1: HD" {  } { { "HD.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/HD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431338102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338102 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "INTERRUPTION_MODULE.v(10) " "Verilog HDL information at INTERRUPTION_MODULE.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "INTERRUPTION_MODULE.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/INTERRUPTION_MODULE.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1602431338109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interruption_module.v 1 1 " "Found 1 design units, including 1 entities, in source file interruption_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 INTERRUPTION_MODULE " "Found entity 1: INTERRUPTION_MODULE" {  } { { "INTERRUPTION_MODULE.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/INTERRUPTION_MODULE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431338114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_hd.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_hd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_HD " "Found entity 1: MUX_HD" {  } { { "MUX_HD.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_HD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431338125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_SHIFTER " "Found entity 1: MEM_SHIFTER" {  } { { "MEM_SHIFTER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MEM_SHIFTER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431338137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_set.v 1 1 " "Found 1 design units, including 1 entities, in source file address_set.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADDRESS_SET " "Found entity 1: ADDRESS_SET" {  } { { "ADDRESS_SET.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/ADDRESS_SET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431338147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "process_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file process_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESS_DECODE " "Found entity 1: PROCESS_DECODE" {  } { { "PROCESS_DECODE.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_DECODE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431338159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "process_keeper.v 1 1 " "Found 1 design units, including 1 entities, in source file process_keeper.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESS_KEEPER " "Found entity 1: PROCESS_KEEPER" {  } { { "PROCESS_KEEPER.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/PROCESS_KEEPER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431338171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file uartdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 UARTDecoder " "Found entity 1: UARTDecoder" {  } { { "UARTDecoder.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/UARTDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431338183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_arch.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level_arch.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_arch " "Found entity 1: top_level_arch" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431338194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maquinaestadosuart.v 1 1 " "Found 1 design units, including 1 entities, in source file maquinaestadosuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 maquinaEstadosUART " "Found entity 1: maquinaEstadosUART" {  } { { "maquinaEstadosUART.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/maquinaEstadosUART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431338207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338207 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_arch " "Elaborating entity \"top_level_arch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1602431338559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTModule UARTModule:Module_A " "Elaborating entity \"UARTModule\" for hierarchy \"UARTModule:Module_A\"" {  } { { "top_level_arch.v" "Module_A" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTController UARTModule:Module_A\|UARTController:controller " "Elaborating entity \"UARTController\" for hierarchy \"UARTModule:Module_A\|UARTController:controller\"" {  } { { "uart/UARTModule.v" "controller" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTModule.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338567 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 UARTController.v(123) " "Verilog HDL assignment warning at UARTController.v(123): truncated value with size 32 to match size of target (7)" {  } { { "uart/UARTController.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431338573 "|top_level_arch|UARTModule:Module_A|UARTController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 UARTController.v(138) " "Verilog HDL assignment warning at UARTController.v(138): truncated value with size 32 to match size of target (7)" {  } { { "uart/UARTController.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431338573 "|top_level_arch|UARTModule:Module_A|UARTController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UARTController.v(170) " "Verilog HDL assignment warning at UARTController.v(170): truncated value with size 32 to match size of target (4)" {  } { { "uart/UARTController.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431338573 "|top_level_arch|UARTModule:Module_A|UARTController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 UARTController.v(183) " "Verilog HDL assignment warning at UARTController.v(183): truncated value with size 32 to match size of target (7)" {  } { { "uart/UARTController.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431338573 "|top_level_arch|UARTModule:Module_A|UARTController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 UARTController.v(206) " "Verilog HDL assignment warning at UARTController.v(206): truncated value with size 32 to match size of target (4)" {  } { { "uart/UARTController.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431338573 "|top_level_arch|UARTModule:Module_A|UARTController:controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 UARTController.v(222) " "Verilog HDL assignment warning at UARTController.v(222): truncated value with size 32 to match size of target (7)" {  } { { "uart/UARTController.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTController.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1602431338573 "|top_level_arch|UARTModule:Module_A|UARTController:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UARTClockGenerator UARTModule:Module_A\|UARTClockGenerator:clock_gen " "Elaborating entity \"UARTClockGenerator\" for hierarchy \"UARTModule:Module_A\|UARTClockGenerator:clock_gen\"" {  } { { "uart/UARTModule.v" "clock_gen" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTModule.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RXSampler UARTModule:Module_A\|RXSampler:sampler " "Elaborating entity \"RXSampler\" for hierarchy \"UARTModule:Module_A\|RXSampler:sampler\"" {  } { { "uart/UARTModule.v" "sampler" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTModule.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:core_a " "Elaborating entity \"core\" for hierarchy \"core:core_a\"" {  } { { "top_level_arch.v" "core_a" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temporizador core:core_a\|Temporizador:temp " "Elaborating entity \"Temporizador\" for hierarchy \"core:core_a\|Temporizador:temp\"" {  } { { "core.v" "temp" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maquinaEstadosUART core:core_a\|maquinaEstadosUART:estados " "Elaborating entity \"maquinaEstadosUART\" for hierarchy \"core:core_a\|maquinaEstadosUART:estados\"" {  } { { "core.v" "estados" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INTERRUPTION_MODULE core:core_a\|INTERRUPTION_MODULE:int_module " "Elaborating entity \"INTERRUPTION_MODULE\" for hierarchy \"core:core_a\|INTERRUPTION_MODULE:int_module\"" {  } { { "core.v" "int_module" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESS_KEEPER core:core_a\|PROCESS_KEEPER:keeper " "Elaborating entity \"PROCESS_KEEPER\" for hierarchy \"core:core_a\|PROCESS_KEEPER:keeper\"" {  } { { "core.v" "keeper" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESS_DECODE core:core_a\|PROCESS_DECODE:pdecoder " "Elaborating entity \"PROCESS_DECODE\" for hierarchy \"core:core_a\|PROCESS_DECODE:pdecoder\"" {  } { { "core.v" "pdecoder" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDRESS_SET core:core_a\|ADDRESS_SET:address_set " "Elaborating entity \"ADDRESS_SET\" for hierarchy \"core:core_a\|ADDRESS_SET:address_set\"" {  } { { "core.v" "address_set" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc core:core_a\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"core:core_a\|pc:PC\"" {  } { { "core.v" "PC" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HD core:core_a\|HD:hd " "Elaborating entity \"HD\" for hierarchy \"core:core_a\|HD:hd\"" {  } { { "core.v" "hd" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIOS core:core_a\|BIOS:bios " "Elaborating entity \"BIOS\" for hierarchy \"core:core_a\|BIOS:bios\"" {  } { { "core.v" "bios" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338636 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios.data_a 0 BIOS.v(7) " "Net \"bios.data_a\" at BIOS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BIOS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1602431338642 "|top_level_arch|core:core_a|BIOS:bios"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios.waddr_a 0 BIOS.v(7) " "Net \"bios.waddr_a\" at BIOS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BIOS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1602431338642 "|top_level_arch|core:core_a|BIOS:bios"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bios.we_a 0 BIOS.v(7) " "Net \"bios.we_a\" at BIOS.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/BIOS.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1602431338643 "|top_level_arch|core:core_a|BIOS:bios"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMem core:core_a\|InstructionMem:instmem " "Elaborating entity \"InstructionMem\" for hierarchy \"core:core_a\|InstructionMem:instmem\"" {  } { { "core.v" "instmem" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_BIOS core:core_a\|MUX_BIOS:mux_bios " "Elaborating entity \"MUX_BIOS\" for hierarchy \"core:core_a\|MUX_BIOS:mux_bios\"" {  } { { "core.v" "mux_bios" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controlUnit core:core_a\|controlUnit:control " "Elaborating entity \"controlUnit\" for hierarchy \"core:core_a\|controlUnit:control\"" {  } { { "core.v" "control" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338671 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "memRead controlUnit.v(41) " "Verilog HDL Always Construct warning at controlUnit.v(41): inferring latch(es) for variable \"memRead\", which holds its previous value in one or more paths through the always construct" {  } { { "controlUnit.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/controlUnit.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1602431338672 "|top_level_arch|core:core_a|controlUnit:control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "memRead controlUnit.v(41) " "Inferred latch for \"memRead\" at controlUnit.v(41)" {  } { { "controlUnit.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/controlUnit.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338672 "|top_level_arch|core:core_a|controlUnit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_INPUT core:core_a\|MUX_INPUT:input_mux " "Elaborating entity \"MUX_INPUT\" for hierarchy \"core:core_a\|MUX_INPUT:input_mux\"" {  } { { "core.v" "input_mux" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338676 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "saida MUX_INPUT.v(9) " "Verilog HDL Always Construct warning at MUX_INPUT.v(9): inferring latch(es) for variable \"saida\", which holds its previous value in one or more paths through the always construct" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1602431338677 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[0\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[0\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338677 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[1\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[1\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338677 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[2\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[2\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338677 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[3\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[3\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338677 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[4\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[4\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338677 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[5\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[5\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338677 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[6\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[6\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338677 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[7\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[7\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338677 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[8\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[8\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338677 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[9\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[9\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338677 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[10\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[10\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338677 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[11\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[11\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338677 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[12\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[12\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338677 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[13\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[13\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338677 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[14\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[14\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338677 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[15\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[15\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338677 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[16\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[16\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338677 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[17\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[17\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338677 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[18\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[18\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338677 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[19\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[19\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338678 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[20\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[20\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338678 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[21\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[21\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338678 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[22\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[22\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338678 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[23\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[23\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338678 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[24\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[24\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338678 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[25\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[25\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338678 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[26\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[26\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338678 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[27\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[27\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338678 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[28\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[28\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338678 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[29\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[29\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338678 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[30\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[30\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338678 "|core|MUX_INPUT:input_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida\[31\] MUX_INPUT.v(15) " "Inferred latch for \"saida\[31\]\" at MUX_INPUT.v(15)" {  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431338678 "|core|MUX_INPUT:input_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE_16_32 core:core_a\|SE_16_32:extender_16_32 " "Elaborating entity \"SE_16_32\" for hierarchy \"core:core_a\|SE_16_32:extender_16_32\"" {  } { { "core.v" "extender_16_32" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_REGDEST core:core_a\|MUX_REGDEST:mux_regdest " "Elaborating entity \"MUX_REGDEST\" for hierarchy \"core:core_a\|MUX_REGDEST:mux_regdest\"" {  } { { "core.v" "mux_regdest" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_HD core:core_a\|MUX_HD:mux_hd " "Elaborating entity \"MUX_HD\" for hierarchy \"core:core_a\|MUX_HD:mux_hd\"" {  } { { "core.v" "mux_hd" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoREG core:core_a\|BancoREG:breg " "Elaborating entity \"BancoREG\" for hierarchy \"core:core_a\|BancoREG:breg\"" {  } { { "core.v" "breg" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SE_26_32 core:core_a\|SE_26_32:estensor_26_32 " "Elaborating entity \"SE_26_32\" for hierarchy \"core:core_a\|SE_26_32:estensor_26_32\"" {  } { { "core.v" "estensor_26_32" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_ALU core:core_a\|MUX_ALU:mux_alu " "Elaborating entity \"MUX_ALU\" for hierarchy \"core:core_a\|MUX_ALU:mux_alu\"" {  } { { "core.v" "mux_alu" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:core_a\|alu:ula " "Elaborating entity \"alu\" for hierarchy \"core:core_a\|alu:ula\"" {  } { { "core.v" "ula" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_SHIFTER core:core_a\|MEM_SHIFTER:mem_shifter " "Elaborating entity \"MEM_SHIFTER\" for hierarchy \"core:core_a\|MEM_SHIFTER:mem_shifter\"" {  } { { "core.v" "mem_shifter" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMem core:core_a\|DataMem:dmem " "Elaborating entity \"DataMem\" for hierarchy \"core:core_a\|DataMem:dmem\"" {  } { { "core.v" "dmem" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_MEM core:core_a\|MUX_MEM:mem_mux " "Elaborating entity \"MUX_MEM\" for hierarchy \"core:core_a\|MUX_MEM:mem_mux\"" {  } { { "core.v" "mem_mux" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER core:core_a\|ADDER:adder " "Elaborating entity \"ADDER\" for hierarchy \"core:core_a\|ADDER:adder\"" {  } { { "core.v" "adder" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_PRE_JUMP core:core_a\|MUX_PRE_JUMP:pre_jump_mux " "Elaborating entity \"MUX_PRE_JUMP\" for hierarchy \"core:core_a\|MUX_PRE_JUMP:pre_jump_mux\"" {  } { { "core.v" "pre_jump_mux" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_JUMP core:core_a\|MUX_JUMP:jump_mux " "Elaborating entity \"MUX_JUMP\" for hierarchy \"core:core_a\|MUX_JUMP:jump_mux\"" {  } { { "core.v" "jump_mux" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX_JR core:core_a\|MUX_JR:jr_mux " "Elaborating entity \"MUX_JR\" for hierarchy \"core:core_a\|MUX_JR:jr_mux\"" {  } { { "core.v" "jr_mux" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/core.v" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431338751 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "counter_out sampler 4 8 " "Port \"counter_out\" on the entity instantiation of \"sampler\" is connected to a signal of width 4. The formal width of the signal in the module is 8.  The extra bits will be left dangling without any fan-out logic." {  } { { "uart/UARTModule.v" "sampler" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTModule.v" 49 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1602431338962 "|top_level_arch|UARTModule:Module_A|RXSampler:sampler"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "core:core_a\|InstructionMem:instmem\|ROM_PROC_rtl_0 " "Inferred dual-clock RAM node \"core:core_a\|InstructionMem:instmem\|ROM_PROC_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1602431340167 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "core:core_a\|InstructionMem:instmem\|ROM_OS_rtl_0 " "Inferred dual-clock RAM node \"core:core_a\|InstructionMem:instmem\|ROM_OS_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1602431340167 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "core:core_a\|DataMem:dmem\|MEMORIA_rtl_0 " "Inferred dual-clock RAM node \"core:core_a\|DataMem:dmem\|MEMORIA_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1602431340168 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "7 " "Inferred 7 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:core_a\|InstructionMem:instmem\|ROM_PROC_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core_a\|InstructionMem:instmem\|ROM_PROC_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1025 " "Parameter NUMWORDS_A set to 1025" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1025 " "Parameter NUMWORDS_B set to 1025" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:core_a\|InstructionMem:instmem\|ROM_OS_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core_a\|InstructionMem:instmem\|ROM_OS_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1025 " "Parameter NUMWORDS_A set to 1025" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1025 " "Parameter NUMWORDS_B set to 1025" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:core_a\|BIOS:bios\|bios_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core_a\|BIOS:bios\|bios_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MBCORE.ram0_BIOS_23f85c.hdl.mif " "Parameter INIT_FILE set to db/MBCORE.ram0_BIOS_23f85c.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UARTModule:Module_A\|UARTController:controller\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UARTModule:Module_A\|UARTController:controller\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MBCORE.ram0_UARTController_34878c75.hdl.mif " "Parameter INIT_FILE set to db/MBCORE.ram0_UARTController_34878c75.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "UARTModule:Module_B\|UARTController:controller\|buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"UARTModule:Module_B\|UARTController:controller\|buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MBCORE.ram0_UARTController_34878c75.hdl.mif " "Parameter INIT_FILE set to db/MBCORE.ram0_UARTController_34878c75.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:core_a\|DataMem:dmem\|MEMORIA_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core_a\|DataMem:dmem\|MEMORIA_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "core:core_a\|HD:hd\|hd_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"core:core_a\|HD:hd\|hd_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MBCORE.ram0_HD_91e.hdl.mif " "Parameter INIT_FILE set to db/MBCORE.ram0_HD_91e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1602431342971 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1602431342971 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1602431342971 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core_a\|alu:ula\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core_a\|alu:ula\|Div0\"" {  } { { "alu.v" "Div0" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431342974 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "core:core_a\|alu:ula\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"core:core_a\|alu:ula\|Mod0\"" {  } { { "alu.v" "Mod0" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431342974 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "core:core_a\|alu:ula\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"core:core_a\|alu:ula\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v" 24 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431342974 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UARTModule:Module_A\|UARTClockGenerator:clock_gen\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UARTModule:Module_A\|UARTClockGenerator:clock_gen\|Div0\"" {  } { { "uart/UARTClockGenerator.v" "Div0" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431342974 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "UARTModule:Module_B\|UARTClockGenerator:clock_gen\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"UARTModule:Module_B\|UARTClockGenerator:clock_gen\|Div0\"" {  } { { "uart/UARTClockGenerator.v" "Div0" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1602431342974 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1602431342974 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core_a\|InstructionMem:instmem\|altsyncram:ROM_PROC_rtl_0 " "Elaborated megafunction instantiation \"core:core_a\|InstructionMem:instmem\|altsyncram:ROM_PROC_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431343147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core_a\|InstructionMem:instmem\|altsyncram:ROM_PROC_rtl_0 " "Instantiated megafunction \"core:core_a\|InstructionMem:instmem\|altsyncram:ROM_PROC_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1025 " "Parameter \"NUMWORDS_A\" = \"1025\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1025 " "Parameter \"NUMWORDS_B\" = \"1025\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343147 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602431343147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k8d1 " "Found entity 1: altsyncram_k8d1" {  } { { "db/altsyncram_k8d1.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_k8d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431343232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431343232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0 " "Elaborated megafunction instantiation \"core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431343303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0 " "Instantiated megafunction \"core:core_a\|BIOS:bios\|altsyncram:bios_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MBCORE.ram0_BIOS_23f85c.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MBCORE.ram0_BIOS_23f85c.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343303 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602431343303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ub61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ub61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ub61 " "Found entity 1: altsyncram_ub61" {  } { { "db/altsyncram_ub61.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_ub61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431343387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431343387 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/MBCORE.ram0_BIOS_23f85c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/MBCORE.ram0_BIOS_23f85c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1602431343397 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/MBCORE.ram0_BIOS_23f85c.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/MBCORE.ram0_BIOS_23f85c.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "d:/maira/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1602431343402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UARTModule:Module_A\|UARTController:controller\|altsyncram:buffer_rtl_0 " "Elaborated megafunction instantiation \"UARTModule:Module_A\|UARTController:controller\|altsyncram:buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431343549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UARTModule:Module_A\|UARTController:controller\|altsyncram:buffer_rtl_0 " "Instantiated megafunction \"UARTModule:Module_A\|UARTController:controller\|altsyncram:buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MBCORE.ram0_UARTController_34878c75.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MBCORE.ram0_UARTController_34878c75.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343549 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602431343549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_39i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_39i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_39i1 " "Found entity 1: altsyncram_39i1" {  } { { "db/altsyncram_39i1.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_39i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431343629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431343629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core_a\|DataMem:dmem\|altsyncram:MEMORIA_rtl_0 " "Elaborated megafunction instantiation \"core:core_a\|DataMem:dmem\|altsyncram:MEMORIA_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431343698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core_a\|DataMem:dmem\|altsyncram:MEMORIA_rtl_0 " "Instantiated megafunction \"core:core_a\|DataMem:dmem\|altsyncram:MEMORIA_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343698 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343698 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602431343698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g9d1 " "Found entity 1: altsyncram_g9d1" {  } { { "db/altsyncram_g9d1.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_g9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431343782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431343782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core_a\|HD:hd\|altsyncram:hd_rtl_0 " "Elaborated megafunction instantiation \"core:core_a\|HD:hd\|altsyncram:hd_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431343808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core_a\|HD:hd\|altsyncram:hd_rtl_0 " "Instantiated megafunction \"core:core_a\|HD:hd\|altsyncram:hd_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MBCORE.ram0_HD_91e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MBCORE.ram0_HD_91e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431343808 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602431343808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7361.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7361.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7361 " "Found entity 1: altsyncram_7361" {  } { { "db/altsyncram_7361.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/altsyncram_7361.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431343892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431343892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core_a\|alu:ula\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"core:core_a\|alu:ula\|lpm_divide:Div0\"" {  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431344002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core_a\|alu:ula\|lpm_divide:Div0 " "Instantiated megafunction \"core:core_a\|alu:ula\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 16 " "Parameter \"LPM_WIDTHD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344002 ""}  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602431344002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lkm " "Found entity 1: lpm_divide_lkm" {  } { { "db/lpm_divide_lkm.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/lpm_divide_lkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431344075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431344075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/sign_div_unsign_dnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431344119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431344119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eaf " "Found entity 1: alt_u_div_eaf" {  } { { "db/alt_u_div_eaf.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/alt_u_div_eaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431344175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431344175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431344255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431344255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431344334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431344334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core_a\|alu:ula\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"core:core_a\|alu:ula\|lpm_divide:Mod0\"" {  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431344372 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core_a\|alu:ula\|lpm_divide:Mod0 " "Instantiated megafunction \"core:core_a\|alu:ula\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344372 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344372 ""}  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602431344372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/lpm_divide_kcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431344442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431344442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431344487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431344487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431344582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431344582 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "core:core_a\|alu:ula\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"core:core_a\|alu:ula\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v" 24 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431344781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "core:core_a\|alu:ula\|lpm_mult:Mult0 " "Instantiated megafunction \"core:core_a\|alu:ula\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344781 ""}  } { { "alu.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/alu.v" 24 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602431344781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/mult_7dt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431344863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431344863 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UARTModule:Module_A\|UARTClockGenerator:clock_gen\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"UARTModule:Module_A\|UARTClockGenerator:clock_gen\|lpm_divide:Div0\"" {  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431344889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UARTModule:Module_A\|UARTClockGenerator:clock_gen\|lpm_divide:Div0 " "Instantiated megafunction \"UARTModule:Module_A\|UARTClockGenerator:clock_gen\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1602431344889 ""}  } { { "uart/UARTClockGenerator.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/uart/UARTClockGenerator.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1602431344889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkm " "Found entity 1: lpm_divide_gkm" {  } { { "db/lpm_divide_gkm.tdf" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/db/lpm_divide_gkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1602431344963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431344963 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1602431346592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[15\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602431346697 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602431346697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[14\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602431346697 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602431346697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[13\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602431346697 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602431346697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[12\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602431346697 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602431346697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[11\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602431346697 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602431346697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[10\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602431346697 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602431346697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[9\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602431346697 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602431346697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[8\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602431346697 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602431346697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[7\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602431346697 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602431346697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[6\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602431346697 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602431346697 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[5\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602431346698 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602431346698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[4\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602431346698 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602431346698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[3\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602431346698 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602431346698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[2\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602431346698 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602431346698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[1\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602431346698 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602431346698 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "core:core_a\|MUX_INPUT:input_mux\|saida\[0\] " "Latch core:core_a\|MUX_INPUT:input_mux\|saida\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA core:core_a\|MUX_BIOS:mux_bios\|state " "Ports D and ENA on the latch are fed by the same signal core:core_a\|MUX_BIOS:mux_bios\|state" {  } { { "MUX_BIOS.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_BIOS.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1602431346698 ""}  } { { "MUX_INPUT.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/MUX_INPUT.v" 15 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1602431346698 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[10\] GND " "Pin \"outPC\[10\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[11\] GND " "Pin \"outPC\[11\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[12\] GND " "Pin \"outPC\[12\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[13\] GND " "Pin \"outPC\[13\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[14\] GND " "Pin \"outPC\[14\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[15\] GND " "Pin \"outPC\[15\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[16\] GND " "Pin \"outPC\[16\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[17\] GND " "Pin \"outPC\[17\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[18\] GND " "Pin \"outPC\[18\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[19\] GND " "Pin \"outPC\[19\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[20\] GND " "Pin \"outPC\[20\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[21\] GND " "Pin \"outPC\[21\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[22\] GND " "Pin \"outPC\[22\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[23\] GND " "Pin \"outPC\[23\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[24\] GND " "Pin \"outPC\[24\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[25\] GND " "Pin \"outPC\[25\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[26\] GND " "Pin \"outPC\[26\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[27\] GND " "Pin \"outPC\[27\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[28\] GND " "Pin \"outPC\[28\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[29\] GND " "Pin \"outPC\[29\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[30\] GND " "Pin \"outPC\[30\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outPC\[31\] GND " "Pin \"outPC\[31\]\" is stuck at GND" {  } { { "top_level_arch.v" "" { Text "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/top_level_arch.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1602431350498 "|top_level_arch|outPC[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1602431350498 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1602431350853 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1602431356935 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_files/MBCORE.map.smsg " "Generated suppressed messages file D:/maira/Documents/LAB REDES/TRABSON/mir2/mirCore/output_files/MBCORE.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431357230 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1602431358042 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1602431358042 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14386 " "Implemented 14386 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "55 " "Implemented 55 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1602431358743 ""} { "Info" "ICUT_CUT_TM_OPINS" "167 " "Implemented 167 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1602431358743 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14000 " "Implemented 14000 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1602431358743 ""} { "Info" "ICUT_CUT_TM_RAMS" "162 " "Implemented 162 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1602431358743 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1602431358743 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1602431358743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1602431358801 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 11 12:49:18 2020 " "Processing ended: Sun Oct 11 12:49:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1602431358801 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1602431358801 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1602431358801 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1602431358801 ""}
