DEF .__.ABS. 0x0
DEF _rRAMG 0x0
DEF l__BASE 0x0
DEF l__BSS 0x0
DEF l__CABS 0x0
DEF l__CODE_0 0x0
DEF l__DABS 0x0
DEF l__HEADER 0x0
DEF l__HEAP 0x0
DEF l__HRAM 0x0
DEF l__LIT 0x0
DEF s__CABS 0x0
DEF s__DABS 0x0
DEF s__HEADER 0x0
DEF s__HEADER0 0x0
DEF s__HEADER1 0x0
DEF s__HEADER10 0x0
DEF s__HEADER11 0x0
DEF s__HEADER2 0x0
DEF s__HEADER3 0x0
DEF s__HEADER4 0x0
DEF s__HEADER5 0x0
DEF s__HEADER6 0x0
DEF s__HEADER7 0x0
DEF s__HEADER8 0x0
DEF s__HEADER9 0x0
DEF s__HEADERa 0x0
DEF s__HEADERb 0x0
DEF s__HEADERc 0x0
DEF s__HEADERd 0x0
DEF s__HEADERe 0x0
DEF s__HEADERf 0x0
DEF s__HRAM 0x0
DEF s__HRAM12 0x0
DEF l__GSFINAL 0x1
DEF l__HEADER0 0x1
DEF l__HEADER11 0x1
DEF l__HEADER9 0x1
DEF l__HEADERa 0x1
DEF l__HEADERb 0x1
DEF l__HEADERd 0x1
DEF l__HEADERe 0x1
DEF l__HEADER5 0x2
DEF l__HEADERc 0x2
DEF l__HEADERf 0x2
DEF l__HEADER8 0x3
DEF l__HRAM12 0x3
DEF l__HEADER1 0x5
DEF l__HEADER7 0x6
DEF l__HEADER2 0x7
DEF l__HEADER3 0x8
DEF l__GSINIT 0xC
DEF l__DATA 0x19
DEF l__INITIALIZED 0x20
DEF l__INITIALIZER 0x20
DEF l__HEADER6 0x30
DEF l__HEADER4 0x4E
DEF l__HEADER10 0x82
DEF l__CODE 0x90
DEF l__HOME 0x142
DEF s__CODE 0x200
DEF s__HOME 0x290
DEF s__BASE 0x3D2
DEF s__CODE_0 0x3D2
DEF s__INITIALIZER 0x3D2
DEF s__LIT 0x3D2
DEF s__GSINIT 0x3F2
DEF s__GSFINAL 0x3FE
DEF _rROMB0 0x2000
DEF _rROMB1 0x3000
DEF _rRAMB 0x4000
DEF __VRAM 0x8000
DEF __VRAM8000 0x8000
DEF __VRAM8800 0x8800
DEF __VRAM9000 0x9000
DEF __SCRN0 0x9800
DEF __SCRN1 0x9C00
DEF __SRAM 0xA000
DEF __RAM 0xC000
DEF _shadow_OAM 0xC000
DEF s__DATA 0xC0A0
DEF s__BSS 0xC0B9
DEF s__INITIALIZED 0xC0B9
DEF s__HEAP 0xC0D9
DEF __RAMBANK 0xD000
DEF .STACK 0xE000
DEF __OAMRAM 0xFE00
DEF _P1_REG 0xFF00
DEF __IO 0xFF00
DEF _SB_REG 0xFF01
DEF _SC_REG 0xFF02
DEF _DIV_REG 0xFF04
DEF _TIMA_REG 0xFF05
DEF _TMA_REG 0xFF06
DEF _TAC_REG 0xFF07
DEF _IF_REG 0xFF0F
DEF _NR10_REG 0xFF10
DEF _NR11_REG 0xFF11
DEF _NR12_REG 0xFF12
DEF _NR13_REG 0xFF13
DEF _NR14_REG 0xFF14
DEF _NR21_REG 0xFF16
DEF _NR22_REG 0xFF17
DEF _NR23_REG 0xFF18
DEF _NR24_REG 0xFF19
DEF _NR30_REG 0xFF1A
DEF _NR31_REG 0xFF1B
DEF _NR32_REG 0xFF1C
DEF _NR33_REG 0xFF1D
DEF _NR34_REG 0xFF1E
DEF _NR41_REG 0xFF20
DEF _NR42_REG 0xFF21
DEF _NR43_REG 0xFF22
DEF _NR44_REG 0xFF23
DEF _NR50_REG 0xFF24
DEF _NR51_REG 0xFF25
DEF _NR52_REG 0xFF26
DEF _AUD3WAVE 0xFF30
DEF _PCM_SAMPLE 0xFF30
DEF __AUD3WAVERAM 0xFF30
DEF _LCDC_REG 0xFF40
DEF _STAT_REG 0xFF41
DEF _SCY_REG 0xFF42
DEF _SCX_REG 0xFF43
DEF _LY_REG 0xFF44
DEF _LYC_REG 0xFF45
DEF _DMA_REG 0xFF46
DEF _BGP_REG 0xFF47
DEF _OBP0_REG 0xFF48
DEF _OBP1_REG 0xFF49
DEF _WY_REG 0xFF4A
DEF _WX_REG 0xFF4B
DEF _KEY1_REG 0xFF4D
DEF _VBK_REG 0xFF4F
DEF _HDMA1_REG 0xFF51
DEF _HDMA2_REG 0xFF52
DEF _HDMA3_REG 0xFF53
DEF _HDMA4_REG 0xFF54
DEF _HDMA5_REG 0xFF55
DEF _RP_REG 0xFF56
DEF _BCPS_REG 0xFF68
DEF _BCPD_REG 0xFF69
DEF _OCPS_REG 0xFF6A
DEF _OCPD_REG 0xFF6B
DEF _SVBK_REG 0xFF70
DEF _PCM12_REG 0xFF76
DEF _PCM34_REG 0xFF77
DEF .refresh_OAM 0xFF80
DEF __HRAM 0xFF80
DEF _IE_REG 0xFFFF
DEF A$lcc56320$58 0x200
DEF C$main.c$10$2_0$103 0x200
DEF C$main.c$9$0_0$103 0x200
DEF G$main$0$0 0x200
DEF _main 0x200
DEF A$lcc56320$62 0x202
DEF C$main.c$11$1_0$103 0x202
DEF A$lcc56320$63 0x205
DEF A$lcc56320$64 0x206
DEF A$lcc56320$65 0x209
DEF A$lcc56320$66 0x20A
DEF A$lcc56320$67 0x20D
DEF A$lcc56320$69 0x20F
DEF A$lcc56320$70 0x212
DEF A$lcc56320$72 0x214
DEF A$lcc56320$74 0x217
DEF A$lcc56320$75 0x219
DEF A$lcc56320$76 0x21A
DEF A$lcc56320$80 0x21C
DEF C$main.c$14$1_0$103 0x21C
DEF A$lcc56320$81 0x21E
DEF A$lcc56320$82 0x220
DEF A$lcc56320$88 0x222
DEF C$main.c$16$1_0$103 0x222
DEF A$lcc56320$89 0x225
DEF A$lcc56320$93 0x226
DEF C$main.c$18$2_0$104 0x226
DEF A$lcc56320$94 0x229
DEF A$lcc56320$95 0x22A
DEF A$lcc56320$96 0x22C
DEF A$lcc56320$97 0x22E
DEF A$lcc56320$98 0x230
DEF A$lcc56320$99 0x232
DEF A$lcc56320$100 0x234
DEF A$lcc56320$101 0x236
DEF A$lcc56320$102 0x238
DEF A$lcc56320$103 0x23A
DEF A$lcc56320$104 0x23C
DEF A$lcc56320$105 0x23E
DEF A$lcc56320$106 0x240
DEF A$lcc56320$107 0x242
DEF A$lcc56320$108 0x244
DEF A$lcc56320$109 0x246
DEF A$lcc56320$115 0x248
DEF C$main.c$20$3_0$105 0x248
DEF A$lcc56320$117 0x24B
DEF A$lcc56320$118 0x24C
DEF A$lcc56320$119 0x24D
DEF A$lcc56320$120 0x24E
DEF A$lcc56320$121 0x24F
DEF A$lcc56320$122 0x251
DEF A$lcc56320$126 0x252
DEF C$main.c$22$3_0$105 0x252
DEF A$lcc56320$132 0x254
DEF C$main.c$23$3_0$105 0x254
DEF A$lcc56320$134 0x257
DEF A$lcc56320$135 0x258
DEF A$lcc56320$136 0x259
DEF A$lcc56320$137 0x25A
DEF A$lcc56320$138 0x25B
DEF A$lcc56320$139 0x25D
DEF A$lcc56320$143 0x25E
DEF C$main.c$25$3_0$105 0x25E
DEF A$lcc56320$149 0x260
DEF C$main.c$26$3_0$105 0x260
DEF A$lcc56320$151 0x263
DEF A$lcc56320$152 0x264
DEF A$lcc56320$153 0x266
DEF A$lcc56320$154 0x267
DEF A$lcc56320$155 0x268
DEF A$lcc56320$156 0x269
DEF A$lcc56320$160 0x26A
DEF C$main.c$28$3_0$105 0x26A
DEF A$lcc56320$166 0x26C
DEF C$main.c$29$3_0$105 0x26C
DEF A$lcc56320$168 0x26F
DEF A$lcc56320$169 0x270
DEF A$lcc56320$170 0x272
DEF A$lcc56320$171 0x273
DEF A$lcc56320$172 0x274
DEF A$lcc56320$173 0x275
DEF A$lcc56320$177 0x276
DEF C$main.c$31$3_0$105 0x276
DEF A$lcc56320$185 0x278
DEF C$main.c$38$3_0$105 0x278
DEF C$main.c$39$3_0$105 0x278
DEF A$lcc56320$186 0x279
DEF A$lcc56320$187 0x27A
DEF A$lcc56320$188 0x27C
DEF A$lcc56320$189 0x27F
DEF A$lcc56320$191 0x281
DEF A$lcc56320$200 0x284
DEF C$main.c$46$2_0$104 0x284
DEF C$main.c$47$2_0$104 0x284
DEF A$lcc56320$201 0x285
DEF A$lcc56320$202 0x288
DEF A$lcc56320$203 0x289
DEF A$lcc56320$204 0x28C
DEF A$lcc56320$205 0x28D
DEF A$lcc56320$213 0x28E
DEF C$main.c$49$1_0$103 0x28E
DEF XG$main$0$0 0x28E
DEF .call_hl 0x20
DEF .MemsetSmall 0x28
DEF .MemcpySmall 0x30
DEF .int 0x80
DEF _wait_int_handler 0x8F
DEF __standard_VBL_handler 0x9C
DEF _refresh_OAM 0xAC
DEF .reset 0x150
DEF _reset 0x150
DEF .code_start 0x157
DEF _exit 0x1B7
DEF _set_interrupts 0x1BB
DEF .memset_simple 0x290
DEF .memcpy_simple 0x299
DEF .remove_VBL 0x2B6
DEF .remove_int 0x2B9
DEF .add_VBL 0x2D6
DEF .add_int 0x2D9
DEF .wait_vbl_done 0x2E4
DEF _wait_vbl_done 0x2E4
DEF .display_off 0x2F4
DEF _display_off 0x2F4
DEF _remove_VBL 0x30C
DEF _add_VBL 0x317
DEF _set_tile_data 0x322
DEF _set_bkg_data 0x327
DEF _set_win_data 0x327
DEF _set_sprite_data 0x32F
DEF .padup 0x35F
DEF _waitpadup 0x35F
DEF .jpad 0x36F
DEF _joypad 0x36F
DEF _waitpad 0x397
DEF .wait_pad 0x39A
DEF _delay 0x3A1
DEF .delay 0x3A6
DEF Fsprite$__xinit_RM$0_0$0 0x3D2
DEF gsinit 0x3F2
DEF __cpu 0xC0A0
DEF __is_GBA 0xC0A1
DEF .mode 0xC0A2
DEF .sys_time 0xC0A3
DEF _sys_time 0xC0A3
DEF .int_0x40 0xC0A5
DEF G$RM$0_0$0 0xC0B9
DEF _RM 0xC0B9
DEF __current_bank 0xFF90
DEF __shadow_OAM_base 0xFF92
LOAD build\game.ihx
