[GENERAL]
model_files: ../verilog/oh_fifo_generic-single.v[oh_rsync],reset_beh.ets
add_clock: True

[DEFAULT]
bmc_length: 80
trace_prefix: trace_dsync
trace_vars_change: True
trace_all_vars: True

[Reset_sync_pipe]
description: "Sync pipe is 0 after reset"
properties: (reset_done & negedge(nreset)) -> (sync_pipe = 0_2)
verification: safety
prove: True
expected: True
