<stg><name>matrixmul</name>


<trans_list>

<trans id="85" from="1" to="2">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="94" from="2" to="5">
<condition id="37">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="95" from="2" to="3">
<condition id="40">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="92" from="3" to="4">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="93" from="4" to="2">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %a) nounwind, !map !0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %b) nounwind, !map !6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res) nounwind, !map !10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i4 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:1  %i = phi i2 [ 0, %0 ], [ %i_mid2, %.reset ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2  %j = phi i2 [ 0, %0 ], [ %j_1, %.reset ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond_flatten = icmp eq i4 %indvar_flatten, -7

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %indvar_flatten_next = add i4 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten, label %2, label %.reset

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.reset:2  %exitcond = icmp eq i2 %j, -1

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.reset:3  %j_mid2 = select i1 %exitcond, i2 0, i2 %j

]]></node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.reset:4  %i_s = add i2 %i, 1

]]></node>
<StgValue><ssdm name="i_s"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.reset:5  %i_mid2 = select i1 %exitcond, i2 %i_s, i2 %i

]]></node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="5" op_0_bw="2">
<![CDATA[
.reset:9  %tmp_trn_cast = zext i2 %i_mid2 to i5

]]></node>
<StgValue><ssdm name="tmp_trn_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="4" op_0_bw="2">
<![CDATA[
.reset:10  %tmp_2_trn_cast1 = zext i2 %j_mid2 to i4

]]></node>
<StgValue><ssdm name="tmp_2_trn_cast1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.reset:13  %tmp = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_mid2, i2 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="5" op_0_bw="4">
<![CDATA[
.reset:14  %p_shl_cast = zext i4 %tmp to i5

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.reset:15  %p_addr = sub i5 %p_shl_cast, %tmp_trn_cast

]]></node>
<StgValue><ssdm name="p_addr"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="6" op_0_bw="5">
<![CDATA[
.reset:16  %p_addr_cast1 = sext i5 %p_addr to i6

]]></node>
<StgValue><ssdm name="p_addr_cast1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="5">
<![CDATA[
.reset:17  %p_addr_cast = sext i5 %p_addr to i32

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="32">
<![CDATA[
.reset:22  %tmp_2 = zext i32 %p_addr_cast to i64

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:23  %a_addr = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_2

]]></node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="4">
<![CDATA[
.reset:24  %a_load = load i8* %a_addr, align 1

]]></node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="64" op_0_bw="2">
<![CDATA[
.reset:26  %tmp_4 = zext i2 %j_mid2 to i64

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:27  %b_addr = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_4

]]></node>
<StgValue><ssdm name="b_addr"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="4">
<![CDATA[
.reset:28  %b_load = load i8* %b_addr, align 1

]]></node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:43  %p_addr1 = add i6 %p_addr_cast1, 2

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="6">
<![CDATA[
.reset:44  %p_addr1_cast = sext i6 %p_addr1 to i32

]]></node>
<StgValue><ssdm name="p_addr1_cast"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="32">
<![CDATA[
.reset:45  %tmp_s = zext i32 %p_addr1_cast to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:46  %a_addr_2 = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="a_addr_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="4">
<![CDATA[
.reset:47  %a_load_2 = load i8* %a_addr_2, align 1

]]></node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:49  %p_addr9 = add i4 %tmp_2_trn_cast1, 6

]]></node>
<StgValue><ssdm name="p_addr9"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="64" op_0_bw="4">
<![CDATA[
.reset:50  %tmp_10 = zext i4 %p_addr9 to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:51  %b_addr_2 = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="b_addr_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="4">
<![CDATA[
.reset:52  %b_load_2 = load i8* %b_addr_2, align 1

]]></node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="3" op_0_bw="2">
<![CDATA[
.reset:11  %tmp_2_trn_cast2 = zext i2 %j_mid2 to i3

]]></node>
<StgValue><ssdm name="tmp_2_trn_cast2"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="6" op_0_bw="2">
<![CDATA[
.reset:12  %tmp_2_trn_cast = zext i2 %j_mid2 to i6

]]></node>
<StgValue><ssdm name="tmp_2_trn_cast"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:18  %p_addr2 = add i6 %p_addr_cast1, %tmp_2_trn_cast

]]></node>
<StgValue><ssdm name="p_addr2"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="4">
<![CDATA[
.reset:24  %a_load = load i8* %a_addr, align 1

]]></node>
<StgValue><ssdm name="a_load"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="16" op_0_bw="8">
<![CDATA[
.reset:25  %tmp_5 = sext i8 %a_load to i16

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="8" op_0_bw="4">
<![CDATA[
.reset:28  %b_load = load i8* %b_addr, align 1

]]></node>
<StgValue><ssdm name="b_load"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="16" op_0_bw="8">
<![CDATA[
.reset:29  %tmp_6 = sext i8 %b_load to i16

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:30  %tmp_7 = mul i16 %tmp_6, %tmp_5

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.reset:31  %p_addr4 = add i6 %p_addr_cast1, 1

]]></node>
<StgValue><ssdm name="p_addr4"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="6">
<![CDATA[
.reset:32  %p_addr4_cast = sext i6 %p_addr4 to i32

]]></node>
<StgValue><ssdm name="p_addr4_cast"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="64" op_0_bw="32">
<![CDATA[
.reset:33  %tmp_8 = zext i32 %p_addr4_cast to i64

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:34  %a_addr_1 = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_8

]]></node>
<StgValue><ssdm name="a_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="4">
<![CDATA[
.reset:35  %a_load_1 = load i8* %a_addr_1, align 1

]]></node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:37  %p_addr3 = add i3 %tmp_2_trn_cast2, 3

]]></node>
<StgValue><ssdm name="p_addr3"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="3">
<![CDATA[
.reset:38  %tmp_9 = zext i3 %p_addr3 to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:39  %b_addr_1 = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="b_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="4">
<![CDATA[
.reset:40  %b_load_1 = load i8* %b_addr_1, align 1

]]></node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="4">
<![CDATA[
.reset:47  %a_load_2 = load i8* %a_addr_2, align 1

]]></node>
<StgValue><ssdm name="a_load_2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="16" op_0_bw="8">
<![CDATA[
.reset:48  %tmp_5_2 = sext i8 %a_load_2 to i16

]]></node>
<StgValue><ssdm name="tmp_5_2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="4">
<![CDATA[
.reset:52  %b_load_2 = load i8* %b_addr_2, align 1

]]></node>
<StgValue><ssdm name="b_load_2"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="16" op_0_bw="8">
<![CDATA[
.reset:53  %tmp_6_2 = sext i8 %b_load_2 to i16

]]></node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:54  %tmp_7_2 = mul i16 %tmp_6_2, %tmp_5_2

]]></node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:55  %tmp1 = add i16 %tmp_7_2, %tmp_7

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.reset:59  %j_1 = add i2 %j_mid2, 1

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.reset:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.reset:6  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.reset:7  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.reset:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="32" op_0_bw="6">
<![CDATA[
.reset:19  %p_addr2_cast = sext i6 %p_addr2 to i32

]]></node>
<StgValue><ssdm name="p_addr2_cast"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="64" op_0_bw="32">
<![CDATA[
.reset:20  %tmp_1 = zext i32 %p_addr2_cast to i64

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="4" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:21  %res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_1

]]></node>
<StgValue><ssdm name="res_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="4">
<![CDATA[
.reset:35  %a_load_1 = load i8* %a_addr_1, align 1

]]></node>
<StgValue><ssdm name="a_load_1"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="16" op_0_bw="8">
<![CDATA[
.reset:36  %tmp_5_1 = sext i8 %a_load_1 to i16

]]></node>
<StgValue><ssdm name="tmp_5_1"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="4">
<![CDATA[
.reset:40  %b_load_1 = load i8* %b_addr_1, align 1

]]></node>
<StgValue><ssdm name="b_load_1"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="16" op_0_bw="8">
<![CDATA[
.reset:41  %tmp_6_1 = sext i8 %b_load_1 to i16

]]></node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:42  %tmp_7_1 = mul i16 %tmp_6_1, %tmp_5_1

]]></node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.reset:56  %tmp_8_2 = add i16 %tmp_7_1, %tmp1

]]></node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="16" op_1_bw="4">
<![CDATA[
.reset:57  store i16 %tmp_8_2, i16* %res_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.reset:58  %empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_3) nounwind

]]></node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0">
<![CDATA[
.reset:60  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="96" name="a" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="97" name="b" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="98" name="res" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="100" from="_ssdm_op_SpecBitsMap" to="stg_6" fromId="99" toId="6">
</dataflow>
<dataflow id="101" from="a" to="stg_6" fromId="96" toId="6">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecBitsMap" to="stg_7" fromId="99" toId="7">
</dataflow>
<dataflow id="103" from="b" to="stg_7" fromId="97" toId="7">
</dataflow>
<dataflow id="104" from="_ssdm_op_SpecBitsMap" to="stg_8" fromId="99" toId="8">
</dataflow>
<dataflow id="105" from="res" to="stg_8" fromId="98" toId="8">
</dataflow>
<dataflow id="107" from="_ssdm_op_SpecTopModule" to="stg_9" fromId="106" toId="9">
</dataflow>
<dataflow id="109" from="str" to="stg_9" fromId="108" toId="9">
</dataflow>
<dataflow id="111" from="stg_110" to="indvar_flatten" fromId="110" toId="11">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="112" from="stg_10" to="indvar_flatten" fromId="10" toId="11">
</dataflow>
<dataflow id="113" from="indvar_flatten_next" to="indvar_flatten" fromId="15" toId="11">
<BackEdge/>
<condition id="47">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="114" from="stg_83" to="indvar_flatten" fromId="83" toId="11">
<BackEdge/>
</dataflow>
<dataflow id="116" from="stg_115" to="i" fromId="115" toId="12">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="117" from="stg_10" to="i" fromId="10" toId="12">
</dataflow>
<dataflow id="118" from="i_mid2" to="i" fromId="20" toId="12">
<BackEdge/>
<condition id="49">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="119" from="stg_83" to="i" fromId="83" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="120" from="stg_115" to="j" fromId="115" toId="13">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="121" from="stg_10" to="j" fromId="10" toId="13">
</dataflow>
<dataflow id="122" from="j_1" to="j" fromId="66" toId="13">
<BackEdge/>
<condition id="51">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="123" from="stg_83" to="j" fromId="83" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="124" from="indvar_flatten" to="exitcond_flatten" fromId="11" toId="14">
</dataflow>
<dataflow id="126" from="stg_125" to="exitcond_flatten" fromId="125" toId="14">
</dataflow>
<dataflow id="127" from="indvar_flatten" to="indvar_flatten_next" fromId="11" toId="15">
</dataflow>
<dataflow id="129" from="stg_128" to="indvar_flatten_next" fromId="128" toId="15">
</dataflow>
<dataflow id="130" from="exitcond_flatten" to="stg_16" fromId="14" toId="16">
</dataflow>
<dataflow id="131" from="j" to="exitcond" fromId="13" toId="17">
</dataflow>
<dataflow id="133" from="stg_132" to="exitcond" fromId="132" toId="17">
</dataflow>
<dataflow id="134" from="exitcond" to="j_mid2" fromId="17" toId="18">
</dataflow>
<dataflow id="135" from="stg_115" to="j_mid2" fromId="115" toId="18">
</dataflow>
<dataflow id="136" from="j" to="j_mid2" fromId="13" toId="18">
</dataflow>
<dataflow id="137" from="i" to="i_s" fromId="12" toId="19">
</dataflow>
<dataflow id="139" from="stg_138" to="i_s" fromId="138" toId="19">
</dataflow>
<dataflow id="140" from="exitcond" to="i_mid2" fromId="17" toId="20">
</dataflow>
<dataflow id="141" from="i_s" to="i_mid2" fromId="19" toId="20">
</dataflow>
<dataflow id="142" from="i" to="i_mid2" fromId="12" toId="20">
</dataflow>
<dataflow id="143" from="i_mid2" to="tmp_trn_cast" fromId="20" toId="21">
</dataflow>
<dataflow id="144" from="j_mid2" to="tmp_2_trn_cast1" fromId="18" toId="22">
</dataflow>
<dataflow id="146" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="tmp" fromId="145" toId="23">
</dataflow>
<dataflow id="147" from="i_mid2" to="tmp" fromId="20" toId="23">
</dataflow>
<dataflow id="148" from="stg_115" to="tmp" fromId="115" toId="23">
</dataflow>
<dataflow id="149" from="tmp" to="p_shl_cast" fromId="23" toId="24">
</dataflow>
<dataflow id="150" from="p_shl_cast" to="p_addr" fromId="24" toId="25">
</dataflow>
<dataflow id="151" from="tmp_trn_cast" to="p_addr" fromId="21" toId="25">
</dataflow>
<dataflow id="152" from="p_addr" to="p_addr_cast1" fromId="25" toId="26">
</dataflow>
<dataflow id="153" from="p_addr" to="p_addr_cast" fromId="25" toId="27">
</dataflow>
<dataflow id="154" from="p_addr_cast" to="tmp_2" fromId="27" toId="28">
</dataflow>
<dataflow id="155" from="a" to="a_addr" fromId="96" toId="29">
</dataflow>
<dataflow id="157" from="stg_156" to="a_addr" fromId="156" toId="29">
</dataflow>
<dataflow id="158" from="tmp_2" to="a_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="159" from="a_addr" to="a_load" fromId="29" toId="30">
</dataflow>
<dataflow id="160" from="j_mid2" to="tmp_4" fromId="18" toId="31">
</dataflow>
<dataflow id="161" from="b" to="b_addr" fromId="97" toId="32">
</dataflow>
<dataflow id="162" from="stg_156" to="b_addr" fromId="156" toId="32">
</dataflow>
<dataflow id="163" from="tmp_4" to="b_addr" fromId="31" toId="32">
</dataflow>
<dataflow id="164" from="b_addr" to="b_load" fromId="32" toId="33">
</dataflow>
<dataflow id="165" from="p_addr_cast1" to="p_addr1" fromId="26" toId="34">
</dataflow>
<dataflow id="167" from="stg_166" to="p_addr1" fromId="166" toId="34">
</dataflow>
<dataflow id="168" from="p_addr1" to="p_addr1_cast" fromId="34" toId="35">
</dataflow>
<dataflow id="169" from="p_addr1_cast" to="tmp_s" fromId="35" toId="36">
</dataflow>
<dataflow id="170" from="a" to="a_addr_2" fromId="96" toId="37">
</dataflow>
<dataflow id="171" from="stg_156" to="a_addr_2" fromId="156" toId="37">
</dataflow>
<dataflow id="172" from="tmp_s" to="a_addr_2" fromId="36" toId="37">
</dataflow>
<dataflow id="173" from="a_addr_2" to="a_load_2" fromId="37" toId="38">
</dataflow>
<dataflow id="174" from="tmp_2_trn_cast1" to="p_addr9" fromId="22" toId="39">
</dataflow>
<dataflow id="176" from="stg_175" to="p_addr9" fromId="175" toId="39">
</dataflow>
<dataflow id="177" from="p_addr9" to="tmp_10" fromId="39" toId="40">
</dataflow>
<dataflow id="178" from="b" to="b_addr_2" fromId="97" toId="41">
</dataflow>
<dataflow id="179" from="stg_156" to="b_addr_2" fromId="156" toId="41">
</dataflow>
<dataflow id="180" from="tmp_10" to="b_addr_2" fromId="40" toId="41">
</dataflow>
<dataflow id="181" from="b_addr_2" to="b_load_2" fromId="41" toId="42">
</dataflow>
<dataflow id="182" from="j_mid2" to="tmp_2_trn_cast2" fromId="18" toId="43">
</dataflow>
<dataflow id="183" from="j_mid2" to="tmp_2_trn_cast" fromId="18" toId="44">
</dataflow>
<dataflow id="184" from="p_addr_cast1" to="p_addr2" fromId="26" toId="45">
</dataflow>
<dataflow id="185" from="tmp_2_trn_cast" to="p_addr2" fromId="44" toId="45">
</dataflow>
<dataflow id="186" from="a_addr" to="a_load" fromId="29" toId="46">
</dataflow>
<dataflow id="187" from="a_load" to="tmp_5" fromId="46" toId="47">
</dataflow>
<dataflow id="188" from="b_addr" to="b_load" fromId="32" toId="48">
</dataflow>
<dataflow id="189" from="b_load" to="tmp_6" fromId="48" toId="49">
</dataflow>
<dataflow id="190" from="tmp_6" to="tmp_7" fromId="49" toId="50">
</dataflow>
<dataflow id="191" from="tmp_5" to="tmp_7" fromId="47" toId="50">
</dataflow>
<dataflow id="192" from="p_addr_cast1" to="p_addr4" fromId="26" toId="51">
</dataflow>
<dataflow id="194" from="stg_193" to="p_addr4" fromId="193" toId="51">
</dataflow>
<dataflow id="195" from="p_addr4" to="p_addr4_cast" fromId="51" toId="52">
</dataflow>
<dataflow id="196" from="p_addr4_cast" to="tmp_8" fromId="52" toId="53">
</dataflow>
<dataflow id="197" from="a" to="a_addr_1" fromId="96" toId="54">
</dataflow>
<dataflow id="198" from="stg_156" to="a_addr_1" fromId="156" toId="54">
</dataflow>
<dataflow id="199" from="tmp_8" to="a_addr_1" fromId="53" toId="54">
</dataflow>
<dataflow id="200" from="a_addr_1" to="a_load_1" fromId="54" toId="55">
</dataflow>
<dataflow id="201" from="tmp_2_trn_cast2" to="p_addr3" fromId="43" toId="56">
</dataflow>
<dataflow id="203" from="stg_202" to="p_addr3" fromId="202" toId="56">
</dataflow>
<dataflow id="204" from="p_addr3" to="tmp_9" fromId="56" toId="57">
</dataflow>
<dataflow id="205" from="b" to="b_addr_1" fromId="97" toId="58">
</dataflow>
<dataflow id="206" from="stg_156" to="b_addr_1" fromId="156" toId="58">
</dataflow>
<dataflow id="207" from="tmp_9" to="b_addr_1" fromId="57" toId="58">
</dataflow>
<dataflow id="208" from="b_addr_1" to="b_load_1" fromId="58" toId="59">
</dataflow>
<dataflow id="209" from="a_addr_2" to="a_load_2" fromId="37" toId="60">
</dataflow>
<dataflow id="210" from="a_load_2" to="tmp_5_2" fromId="60" toId="61">
</dataflow>
<dataflow id="211" from="b_addr_2" to="b_load_2" fromId="41" toId="62">
</dataflow>
<dataflow id="212" from="b_load_2" to="tmp_6_2" fromId="62" toId="63">
</dataflow>
<dataflow id="213" from="tmp_6_2" to="tmp_7_2" fromId="63" toId="64">
</dataflow>
<dataflow id="214" from="tmp_5_2" to="tmp_7_2" fromId="61" toId="64">
</dataflow>
<dataflow id="215" from="tmp_7_2" to="tmp1" fromId="64" toId="65">
</dataflow>
<dataflow id="216" from="tmp_7" to="tmp1" fromId="50" toId="65">
</dataflow>
<dataflow id="217" from="j_mid2" to="j_1" fromId="18" toId="66">
</dataflow>
<dataflow id="218" from="stg_138" to="j_1" fromId="138" toId="66">
</dataflow>
<dataflow id="220" from="_ssdm_op_SpecLoopName" to="stg_67" fromId="219" toId="67">
</dataflow>
<dataflow id="222" from="str1" to="stg_67" fromId="221" toId="67">
</dataflow>
<dataflow id="224" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="223" toId="68">
</dataflow>
<dataflow id="226" from="stg_225" to="empty" fromId="225" toId="68">
</dataflow>
<dataflow id="227" from="stg_225" to="empty" fromId="225" toId="68">
</dataflow>
<dataflow id="228" from="stg_225" to="empty" fromId="225" toId="68">
</dataflow>
<dataflow id="229" from="_ssdm_op_SpecLoopName" to="stg_69" fromId="219" toId="69">
</dataflow>
<dataflow id="231" from="p_str1" to="stg_69" fromId="230" toId="69">
</dataflow>
<dataflow id="233" from="_ssdm_op_SpecRegionBegin" to="tmp_3" fromId="232" toId="70">
</dataflow>
<dataflow id="234" from="p_str1" to="tmp_3" fromId="230" toId="70">
</dataflow>
<dataflow id="236" from="_ssdm_op_SpecPipeline" to="stg_71" fromId="235" toId="71">
</dataflow>
<dataflow id="238" from="stg_237" to="stg_71" fromId="237" toId="71">
</dataflow>
<dataflow id="239" from="stg_237" to="stg_71" fromId="237" toId="71">
</dataflow>
<dataflow id="240" from="stg_237" to="stg_71" fromId="237" toId="71">
</dataflow>
<dataflow id="242" from="stg_241" to="stg_71" fromId="241" toId="71">
</dataflow>
<dataflow id="244" from="p_str2" to="stg_71" fromId="243" toId="71">
</dataflow>
<dataflow id="245" from="p_addr2" to="p_addr2_cast" fromId="45" toId="72">
</dataflow>
<dataflow id="246" from="p_addr2_cast" to="tmp_1" fromId="72" toId="73">
</dataflow>
<dataflow id="247" from="res" to="res_addr" fromId="98" toId="74">
</dataflow>
<dataflow id="248" from="stg_156" to="res_addr" fromId="156" toId="74">
</dataflow>
<dataflow id="249" from="tmp_1" to="res_addr" fromId="73" toId="74">
</dataflow>
<dataflow id="250" from="a_addr_1" to="a_load_1" fromId="54" toId="75">
</dataflow>
<dataflow id="251" from="a_load_1" to="tmp_5_1" fromId="75" toId="76">
</dataflow>
<dataflow id="252" from="b_addr_1" to="b_load_1" fromId="58" toId="77">
</dataflow>
<dataflow id="253" from="b_load_1" to="tmp_6_1" fromId="77" toId="78">
</dataflow>
<dataflow id="254" from="tmp_6_1" to="tmp_7_1" fromId="78" toId="79">
</dataflow>
<dataflow id="255" from="tmp_5_1" to="tmp_7_1" fromId="76" toId="79">
</dataflow>
<dataflow id="256" from="tmp_7_1" to="tmp_8_2" fromId="79" toId="80">
</dataflow>
<dataflow id="257" from="tmp1" to="tmp_8_2" fromId="65" toId="80">
</dataflow>
<dataflow id="258" from="tmp_8_2" to="stg_81" fromId="80" toId="81">
</dataflow>
<dataflow id="259" from="res_addr" to="stg_81" fromId="74" toId="81">
</dataflow>
<dataflow id="261" from="_ssdm_op_SpecRegionEnd" to="empty_2" fromId="260" toId="82">
</dataflow>
<dataflow id="262" from="p_str1" to="empty_2" fromId="230" toId="82">
</dataflow>
<dataflow id="263" from="tmp_3" to="empty_2" fromId="70" toId="82">
</dataflow>
<dataflow id="264" from="exitcond_flatten" to="stg_2" fromId="14" toId="2">
</dataflow>
<dataflow id="265" from="exitcond_flatten" to="stg_3" fromId="14" toId="3">
</dataflow>
<dataflow id="266" from="exitcond_flatten" to="stg_4" fromId="14" toId="4">
</dataflow>
</dataflows>


</stg>
