
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.30

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[0]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     2    1.92    0.01    0.06    0.06 ^ rd_ptr[0]$_SDFFE_PN0P_/QN (DFF_X1)
                                         _0004_ (net)
                  0.01    0.00    0.06 ^ _0854_/B (MUX2_X1)
     1    1.14    0.01    0.03    0.10 ^ _0854_/Z (MUX2_X1)
                                         _0149_ (net)
                  0.01    0.00    0.10 ^ rd_ptr[0]$_DFFE_PP_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_ptr[0]$_DFFE_PP_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_DFFE_PP_/CK (DFF_X1)
     3    7.35    0.01    0.09    0.09 ^ rd_ptr[0]$_DFFE_PP_/Q (DFF_X1)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.09 ^ _1100_/A (HA_X1)
     1    1.70    0.01    0.03    0.12 ^ _1100_/CO (HA_X1)
                                         _0629_ (net)
                  0.01    0.00    0.12 ^ _0633_/A (INV_X1)
     2    4.24    0.01    0.01    0.13 v _0633_/ZN (INV_X1)
                                         _0610_ (net)
                  0.01    0.00    0.13 v _1091_/CI (FA_X1)
     2    7.30    0.02    0.08    0.21 v _1091_/CO (FA_X1)
                                         _0611_ (net)
                  0.02    0.00    0.21 v _0637_/B (XNOR2_X2)
     3    5.86    0.02    0.04    0.26 ^ _0637_/ZN (XNOR2_X2)
                                         _0165_ (net)
                  0.02    0.00    0.26 ^ _0638_/A (INV_X2)
     5    8.01    0.01    0.01    0.27 v _0638_/ZN (INV_X2)
                                         data_count[2] (net)
                  0.01    0.00    0.27 v _0652_/A4 (OR4_X4)
     1    1.48    0.01    0.10    0.37 v _0652_/ZN (OR4_X4)
                                         _0177_ (net)
                  0.01    0.00    0.37 v _0653_/B (MUX2_X2)
     2   11.37    0.01    0.07    0.44 v _0653_/Z (MUX2_X2)
                                         _0178_ (net)
                  0.01    0.00    0.44 v _0654_/A (BUF_X8)
    10   47.47    0.01    0.04    0.48 v _0654_/Z (BUF_X8)
                                         _0179_ (net)
                  0.01    0.00    0.48 v _0655_/A2 (NOR2_X1)
     1    0.00    0.01    0.02    0.50 ^ _0655_/ZN (NOR2_X1)
                                         full (net)
                  0.01    0.00    0.50 ^ full (out)
                                  0.50   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: full (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_DFFE_PP_/CK (DFF_X1)
     3    7.35    0.01    0.09    0.09 ^ rd_ptr[0]$_DFFE_PP_/Q (DFF_X1)
                                         rd_ptr[0] (net)
                  0.02    0.00    0.09 ^ _1100_/A (HA_X1)
     1    1.70    0.01    0.03    0.12 ^ _1100_/CO (HA_X1)
                                         _0629_ (net)
                  0.01    0.00    0.12 ^ _0633_/A (INV_X1)
     2    4.24    0.01    0.01    0.13 v _0633_/ZN (INV_X1)
                                         _0610_ (net)
                  0.01    0.00    0.13 v _1091_/CI (FA_X1)
     2    7.30    0.02    0.08    0.21 v _1091_/CO (FA_X1)
                                         _0611_ (net)
                  0.02    0.00    0.21 v _0637_/B (XNOR2_X2)
     3    5.86    0.02    0.04    0.26 ^ _0637_/ZN (XNOR2_X2)
                                         _0165_ (net)
                  0.02    0.00    0.26 ^ _0638_/A (INV_X2)
     5    8.01    0.01    0.01    0.27 v _0638_/ZN (INV_X2)
                                         data_count[2] (net)
                  0.01    0.00    0.27 v _0652_/A4 (OR4_X4)
     1    1.48    0.01    0.10    0.37 v _0652_/ZN (OR4_X4)
                                         _0177_ (net)
                  0.01    0.00    0.37 v _0653_/B (MUX2_X2)
     2   11.37    0.01    0.07    0.44 v _0653_/Z (MUX2_X2)
                                         _0178_ (net)
                  0.01    0.00    0.44 v _0654_/A (BUF_X8)
    10   47.47    0.01    0.04    0.48 v _0654_/Z (BUF_X8)
                                         _0179_ (net)
                  0.01    0.00    0.48 v _0655_/A2 (NOR2_X1)
     1    0.00    0.01    0.02    0.50 ^ _0655_/ZN (NOR2_X1)
                                         full (net)
                  0.01    0.00    0.50 ^ full (out)
                                  0.50   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.30   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.52e-03   1.10e-04   1.21e-05   1.64e-03  50.9%
Combinational          8.60e-04   7.10e-04   1.49e-05   1.58e-03  49.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.38e-03   8.20e-04   2.70e-05   3.23e-03 100.0%
                          73.8%      25.4%       0.8%
