########################################################################
## pinmap_others for Cosmos OpenSSD
## Copyright (c) 2015 Hanyang University ENC Lab.
## Contributed by Kibin Park <kbpark@enc.hanyang.ac.kr>
##                Yong Ho Song <yhsong@enc.hanyang.ac.kr>
##
## This file is part of Cosmos OpenSSD.
##
## Cosmos OpenSSD is free software; you can redistribute it and/or modify
## it under the terms of the GNU General Public License as published by
## the Free Software Foundation; either version 3, or (at your option)
## any later version.
##
## Cosmos OpenSSD is distributed in the hope that it will be useful,
## but WITHOUT ANY WARRANTY; without even the implied warranty of
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
## See the GNU General Public License for more details.
##
## You should have received a copy of the GNU General Public License
## along with Cosmos OpenSSD; see the file COPYING.
## If not, see <http://www.gnu.org/licenses/>.
##################################################################################

##################################################################################
## Company: ENC Lab. <http://enc.hanyang.ac.kr>
## Engineer: Kibin Park <kbpark@enc.hanyang.ac.kr>
##
## Project Name: Cosmos OpenSSD
## Design Name: pinmap_others
## File Name: pinmap_others.xdc
##
## Version: v1.0.0
##
## Description: pinmaps for PCIe and debug pins
##
##################################################################################

##################################################################################
## Revision History:
##
## * v1.0.0
##   - first draft
##################################################################################

set_property PACKAGE_PIN N8 [get_ports pcie_ref_clk_p]
set_property PACKAGE_PIN N7 [get_ports pcie_ref_clk_n]

set_property IOSTANDARD LVCMOS15 [get_ports pcie_perst_n]
set_property PACKAGE_PIN AK23 [get_ports pcie_perst_n]
set_property PULLUP true [get_ports pcie_perst_n]
#era lvcmos33, AB16, pulldown true
#da reference lvcmos15 pullup true

#set_property IOSTANDARD LVCMOS33 [get_ports clock_test]
#set_property PACKAGE_PIN AJ21 [get_ports clock_test]

#set_property PACKAGE_PIN AA4 [get_ports {pcie_rx_p[4]}]
#set_property PACKAGE_PIN Y6  [get_ports {pcie_rx_p[5]}]
#set_property PACKAGE_PIN AB6 [get_ports {pcie_rx_p[6]}]
#set_property PACKAGE_PIN AC4 [get_ports {pcie_rx_p[7]}]

#set_property PACKAGE_PIN AA3 [get_ports {pcie_rx_n[4]}]
#set_property PACKAGE_PIN Y5  [get_ports {pcie_rx_n[5]}]
#set_property PACKAGE_PIN AB5 [get_ports {pcie_rx_n[6]}]
#set_property PACKAGE_PIN AC3 [get_ports {pcie_rx_n[7]}]

#set_property PACKAGE_PIN V2  [get_ports {pcie_tx_p[4]}]
#set_property PACKAGE_PIN W4  [get_ports {pcie_tx_p[5]}]
#set_property PACKAGE_PIN Y2  [get_ports {pcie_tx_p[6]}]
#set_property PACKAGE_PIN AB2 [get_ports {pcie_tx_p[7]}]

set_property LOC GTXE2_CHANNEL_X0Y15 [get_cells {NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
set_property PACKAGE_PIN N3 [get_ports {pcie_tx_n[0]}]
set_property PACKAGE_PIN P5 [get_ports {pcie_rx_n[0]}]
set_property PACKAGE_PIN P6 [get_ports {pcie_rx_p[0]}]
set_property PACKAGE_PIN N4 [get_ports {pcie_tx_p[0]}]

set_property LOC GTXE2_CHANNEL_X0Y14 [get_cells {NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
set_property PACKAGE_PIN P1 [get_ports {pcie_tx_n[1]}]
set_property PACKAGE_PIN T5 [get_ports {pcie_rx_n[1]}]
set_property PACKAGE_PIN T6 [get_ports {pcie_rx_p[1]}]
set_property PACKAGE_PIN P2 [get_ports {pcie_tx_p[1]}]

set_property LOC GTXE2_CHANNEL_X0Y13 [get_cells {NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
set_property PACKAGE_PIN R3 [get_ports {pcie_tx_n[2]}]
set_property PACKAGE_PIN U3 [get_ports {pcie_rx_n[2]}]
set_property PACKAGE_PIN U4 [get_ports {pcie_rx_p[2]}]
set_property PACKAGE_PIN R4 [get_ports {pcie_tx_p[2]}]

set_property LOC GTXE2_CHANNEL_X0Y12 [get_cells {NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i}]
set_property PACKAGE_PIN T1 [get_ports {pcie_tx_n[3]}]
set_property PACKAGE_PIN V5 [get_ports {pcie_rx_n[3]}]
set_property PACKAGE_PIN V6 [get_ports {pcie_rx_p[3]}]
set_property PACKAGE_PIN T2 [get_ports {pcie_tx_p[3]}]
#set_property PACKAGE_PIN V1  [get_ports {pcie_tx_n[4]}]
#set_property PACKAGE_PIN W3  [get_ports {pcie_tx_n[5]}]
#set_property PACKAGE_PIN Y1  [get_ports {pcie_tx_n[6]}]
#set_property PACKAGE_PIN AB1 [get_ports {pcie_tx_n[7]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[0]}]
#set_property PACKAGE_PIN AJ13 [get_ports {O_DEBUG[0]}]
#set_property SLEW FAST [get_ports {O_DEBUG[0]}]
##set_property drive "8" [get_ports "O_DEBUG[0]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[0]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[1]}]
#set_property PACKAGE_PIN AJ16 [get_ports {O_DEBUG[1]}]
#set_property SLEW FAST [get_ports {O_DEBUG[1]}]
##set_property drive "8" [get_ports "O_DEBUG[1]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[1]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[2]}]
#set_property PACKAGE_PIN AJ15 [get_ports {O_DEBUG[2]}]
#set_property SLEW FAST [get_ports {O_DEBUG[2]}]
##set_property drive "8" [get_ports "O_DEBUG[2]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[2]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[3]}]
#set_property PACKAGE_PIN AK16 [get_ports {O_DEBUG[3]}]
#set_property SLEW FAST [get_ports {O_DEBUG[3]}]
##set_property drive "8" [get_ports "O_DEBUG[3]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[3]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[4]}]
#set_property PACKAGE_PIN AK15 [get_ports {O_DEBUG[4]}]
#set_property SLEW FAST [get_ports {O_DEBUG[4]}]
##set_property drive "8" [get_ports "O_DEBUG[4]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[4]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[5]}]
#set_property PACKAGE_PIN AH17 [get_ports {O_DEBUG[5]}]
#set_property SLEW FAST [get_ports {O_DEBUG[5]}]
##set_property drive "8" [get_ports "O_DEBUG[5]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[5]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[6]}]
#set_property PACKAGE_PIN AH16 [get_ports {O_DEBUG[6]}]
#set_property SLEW FAST [get_ports {O_DEBUG[6]}]
##set_property drive "8" [get_ports "O_DEBUG[6]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[6]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[7]}]
#set_property PACKAGE_PIN AE12 [get_ports {O_DEBUG[7]}]
#set_property SLEW FAST [get_ports {O_DEBUG[7]}]
##set_property drive "8" [get_ports "O_DEBUG[7]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[7]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[8]}]
#set_property PACKAGE_PIN AF12 [get_ports {O_DEBUG[8]}]
#set_property SLEW FAST [get_ports {O_DEBUG[8]}]
##set_property drive "8" [get_ports "O_DEBUG[8]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[8]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[9]}]
#set_property PACKAGE_PIN AH14 [get_ports {O_DEBUG[9]}]
#set_property SLEW FAST [get_ports {O_DEBUG[9]}]
##set_property drive "8" [get_ports "O_DEBUG[9]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[9]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[10]}]
#set_property PACKAGE_PIN AH13 [get_ports {O_DEBUG[10]}]
#set_property SLEW FAST [get_ports {O_DEBUG[10]}]
##set_property drive "8" [get_ports "O_DEBUG[10]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[10]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[11]}]
#set_property PACKAGE_PIN AD14 [get_ports {O_DEBUG[11]}]
#set_property SLEW FAST [get_ports {O_DEBUG[11]}]
##set_property drive "8" [get_ports "O_DEBUG[11]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[11]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[12]}]
#set_property PACKAGE_PIN AD13 [get_ports {O_DEBUG[12]}]
#set_property SLEW FAST [get_ports {O_DEBUG[12]}]
##set_property drive "8" [get_ports "O_DEBUG[12]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[12]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[13]}]
#set_property PACKAGE_PIN AE13 [get_ports {O_DEBUG[13]}]
#set_property SLEW FAST [get_ports {O_DEBUG[13]}]
##set_property drive "8" [get_ports "O_DEBUG[13]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[13]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[14]}]
#set_property PACKAGE_PIN AF13 [get_ports {O_DEBUG[14]}]
#set_property SLEW FAST [get_ports {O_DEBUG[14]}]
##set_property drive "8" [get_ports "O_DEBUG[14]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[14]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[15]}]
#set_property PACKAGE_PIN AF15 [get_ports {O_DEBUG[15]}]
#set_property SLEW FAST [get_ports {O_DEBUG[15]}]
##set_property drive "8" [get_ports "O_DEBUG[15]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[15]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[16]}]
#set_property PACKAGE_PIN AG15 [get_ports {O_DEBUG[16]}]
#set_property SLEW FAST [get_ports {O_DEBUG[16]}]
##set_property drive "8" [get_ports "O_DEBUG[16]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[16]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[17]}]
#set_property PACKAGE_PIN AF18 [get_ports {O_DEBUG[17]}]
#set_property SLEW FAST [get_ports {O_DEBUG[17]}]
##set_property drive "8" [get_ports "O_DEBUG[17]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[17]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[18]}]
#set_property PACKAGE_PIN AF17 [get_ports {O_DEBUG[18]}]
#set_property SLEW FAST [get_ports {O_DEBUG[18]}]
##set_property drive "8" [get_ports "O_DEBUG[18]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[18]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[19]}]
#set_property PACKAGE_PIN AE16 [get_ports {O_DEBUG[19]}]
#set_property SLEW FAST [get_ports {O_DEBUG[19]}]
##set_property drive "8" [get_ports "O_DEBUG[19]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[19]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[20]}]
#set_property PACKAGE_PIN AE15 [get_ports {O_DEBUG[20]}]
#set_property SLEW FAST [get_ports {O_DEBUG[20]}]
##set_property drive "8" [get_ports "O_DEBUG[20]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[20]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[21]}]
#set_property PACKAGE_PIN AE18 [get_ports {O_DEBUG[21]}]
#set_property SLEW FAST [get_ports {O_DEBUG[21]}]
##set_property drive "8" [get_ports "O_DEBUG[21]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[21]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[22]}]
#set_property PACKAGE_PIN AE17 [get_ports {O_DEBUG[22]}]
#set_property SLEW FAST [get_ports {O_DEBUG[22]}]
##set_property drive "8" [get_ports "O_DEBUG[22]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[22]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[23]}]
#set_property PACKAGE_PIN AD16 [get_ports {O_DEBUG[23]}]
#set_property SLEW FAST [get_ports {O_DEBUG[23]}]
##set_property drive "8" [get_ports "O_DEBUG[23]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[23]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[24]}]
#set_property PACKAGE_PIN AD15 [get_ports {O_DEBUG[24]}]
#set_property SLEW FAST [get_ports {O_DEBUG[24]}]
##set_property drive "8" [get_ports "O_DEBUG[24]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[24]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[25]}]
#set_property PACKAGE_PIN AC14 [get_ports {O_DEBUG[25]}]
#set_property SLEW FAST [get_ports {O_DEBUG[25]}]
##set_property drive "8" [get_ports "O_DEBUG[25]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[25]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[26]}]
#set_property PACKAGE_PIN AC13 [get_ports {O_DEBUG[26]}]
#set_property SLEW FAST [get_ports {O_DEBUG[26]}]
##set_property drive "8" [get_ports "O_DEBUG[26]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[26]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[27]}]
#set_property PACKAGE_PIN AA15 [get_ports {O_DEBUG[27]}]
#set_property SLEW FAST [get_ports {O_DEBUG[27]}]
##set_property drive "8" [get_ports "O_DEBUG[27]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[27]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[28]}]
#set_property PACKAGE_PIN AA14 [get_ports {O_DEBUG[28]}]
#set_property SLEW FAST [get_ports {O_DEBUG[28]}]
##set_property drive "8" [get_ports "O_DEBUG[28]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[28]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[29]}]
#set_property PACKAGE_PIN AB12 [get_ports {O_DEBUG[29]}]
#set_property SLEW FAST [get_ports {O_DEBUG[29]}]
##set_property drive "8" [get_ports "O_DEBUG[29]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[29]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[30]}]
#set_property PACKAGE_PIN AC12 [get_ports {O_DEBUG[30]}]
#set_property SLEW FAST [get_ports {O_DEBUG[30]}]
##set_property drive "8" [get_ports "O_DEBUG[30]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[30]}]

#set_property IOSTANDARD LVCMOS33 [get_ports {O_DEBUG[31]}]
#set_property PACKAGE_PIN AB15 [get_ports {O_DEBUG[31]}]
#set_property SLEW FAST [get_ports {O_DEBUG[31]}]
##set_property drive "8" [get_ports "O_DEBUG[31]"]
#set_property PIO_DIRECTION BIDIR [get_ports {O_DEBUG[31]}]

set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_rd_state[0]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_rd_state[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_rd_state[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_rd_state[3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_rd_state[4]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state[0]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state[3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state[4]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state[5]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state[6]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state[7]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[0]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[10]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[11]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[12]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[13]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[4]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[5]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[6]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[7]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[8]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[9]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[0]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[10]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[11]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[12]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[13]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[4]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[5]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[6]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[7]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[8]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[9]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[0]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[10]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[11]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[12]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[13]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[14]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[15]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[16]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[17]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[18]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[19]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[20]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[21]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[22]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[23]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[24]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[25]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[26]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[27]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[28]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[29]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[30]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[31]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[4]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[5]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[6]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[7]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[8]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[9]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[0]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[10]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[11]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[12]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[13]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[14]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[15]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[16]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[17]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[18]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[19]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[20]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[21]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[22]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[23]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[24]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[25]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[26]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[27]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[28]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[29]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[30]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[31]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[4]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[5]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[6]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[7]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[8]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[9]}]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_arvalid]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awready_INST_0_i_1_n_0]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awvalid]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_bready]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_bvalid]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rready]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rvalid]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state[10]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state[3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state[4]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state[5]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state[6]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state[7]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state[8]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state[9]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state[0]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state[3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[0]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[10]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[11]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[12]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[13]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[14]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[15]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[16]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[17]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[18]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[19]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[20]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[21]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[22]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[23]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[24]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[25]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[26]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[27]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[28]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[29]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[4]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[5]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[6]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[7]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[8]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[9]}]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awready]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awvalid]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_bid[0]}]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_bvalid]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[0]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[10]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[11]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[12]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[13]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[14]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[15]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[16]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[17]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[18]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[19]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[20]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[21]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[22]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[23]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[24]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[25]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[26]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[27]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[28]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[29]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[30]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[31]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[32]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[33]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[34]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[35]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[36]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[37]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[38]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[39]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[40]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[41]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[42]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[43]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[44]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[45]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[46]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[47]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[48]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[49]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[4]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[50]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[51]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[52]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[53]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[54]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[55]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[56]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[57]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[58]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[59]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[5]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[60]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[61]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[62]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[63]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[6]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[7]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[8]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[9]}]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wlast]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wready]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wvalid]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_dma_cmd_type]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/w_dma_rx_done_wr_rdy_n]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/w_pcie_rx_fifo_rd_en]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][0]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][100]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][101]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][102]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][103]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][104]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][105]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][106]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][107]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][108]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][109]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][10]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][110]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][111]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][112]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][113]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][114]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][115]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][116]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][117]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][118]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][119]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][11]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][120]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][121]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][122]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][123]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][124]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][125]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][126]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][127]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][12]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][13]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][14]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][15]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][16]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][17]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][18]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][19]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][20]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][21]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][22]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][23]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][24]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][25]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][26]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][27]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][28]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][29]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][30]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][31]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][32]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][33]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][34]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][35]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][36]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][37]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][38]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][39]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][40]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][41]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][42]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][43]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][44]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][45]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][46]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][47]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][48]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][49]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][4]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][50]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][51]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][52]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][53]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][54]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][55]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][56]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][57]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][58]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][59]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][5]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][60]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][61]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][62]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][63]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][64]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][65]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][66]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][67]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][68]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][69]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][6]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][70]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][71]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][72]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][73]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][74]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][75]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][76]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][77]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][78]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][79]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][7]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][80]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][81]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][82]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][83]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][84]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][85]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][86]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][87]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][88]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][89]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][8]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][90]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][91]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][92]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][93]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][94]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][95]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][96]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][97]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][98]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][99]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][9]}]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tready]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tvalid]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/cur_state[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/cur_state[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/cur_state[3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/cur_state[4]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/cur_state[5]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/cur_state[6]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/cur_state[7]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/cur_state[8]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/cur_state[9]}]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_cmd_type]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[10]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[11]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[12]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[4]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[5]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[6]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[7]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[8]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[9]}]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_cnt_reg[7]_0[0]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_cnt_reg[7]_0[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_cnt_reg[7]_0[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_cnt_reg[7]_0[3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_cnt_reg[7]_0[4]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_cnt_reg[7]_0[5]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_cnt_reg[7]_0[6]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_cnt_reg[7]_0[7]}]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_d1]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_d2]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_en]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_en_d1]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_en_sync]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[7]_0[0]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[7]_0[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[7]_0[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[7]_0[3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[7]_0[4]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[7]_0[5]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[7]_0[6]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[7]_0[7]}]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_nlb_wr_delay]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/w_dma_done_rd_en]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_rd_state[0]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_rd_state[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_rd_state[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_state[0]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_state[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_state[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_wr_state[0]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_wr_state[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_wr_state[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_addr_p1_reg[0]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_addr_p1_reg[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_addr_p1_reg[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_addr_p1_reg[3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_addr_p1_reg[4]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_addr_p1_reg[5]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_addr_p1_reg[6]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_addr_p1_reg[7]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_addr_p1_reg[8]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_addr_p1_reg[9]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr[3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr[4]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr[5]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr[6]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr[7]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr[8]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr[9]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_data[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_data[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_data[3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_data[4]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_data[5]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_data[6]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_data[7]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_data[8]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_data[9]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_addr[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_addr[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_addr[3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_addr[4]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_addr[5]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_addr[6]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_addr[7]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_addr[8]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_addr[9]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data[3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data[4]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data[5]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data[6]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data[7]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data[8]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data[9]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_addr_reg_n_0_[0]}]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_wr_en]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/w_dma_cmd_rd_en]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/cur_state[0]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/cur_state[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[0]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[10]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[11]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[12]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[13]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[14]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[15]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[16]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[17]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[18]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[19]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[1]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[20]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[2]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[3]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[4]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[5]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[6]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[7]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[8]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[9]}]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_en]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr_gnt[0]}]
set_property MARK_DEBUG true [get_nets {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr_gnt[1]}]
set_property MARK_DEBUG true [get_nets NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/w_wr1_en]
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 32768 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list PS/inst/FCLK_CLK3]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 30 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[0]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[1]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[2]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[3]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[4]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[5]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[6]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[7]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[8]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[9]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[10]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[11]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[12]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[13]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[14]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[15]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[16]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[17]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[18]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[19]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[20]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[21]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[22]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[23]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[24]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[25]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[26]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[27]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[28]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awaddr[29]}]]
create_debug_core u_ila_1 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property C_DATA_DEPTH 32768 [get_debug_cores u_ila_1]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
connect_debug_port u_ila_1/clk [get_nets [list PS/inst/FCLK_CLK2]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property port_width 5 [get_debug_ports u_ila_1/probe0]
connect_debug_port u_ila_1/probe0 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_rd_state[0]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_rd_state[1]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_rd_state[2]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_rd_state[3]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_rd_state[4]}]]
create_debug_core u_ila_2 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property C_DATA_DEPTH 32768 [get_debug_cores u_ila_2]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
connect_debug_port u_ila_2/clk [get_nets [list NVMeHostController4L_0/inst/pcie_7x_0_core_top_inst0/inst/inst/gt_top_i/pipe_wrapper_i/pipe_clock_int.pipe_clock_i/INT_USERCLK2_OUT]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
set_property port_width 10 [get_debug_ports u_ila_2/probe0]
connect_debug_port u_ila_2/probe0 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_addr_p1_reg[0]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_addr_p1_reg[1]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_addr_p1_reg[2]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_addr_p1_reg[3]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_addr_p1_reg[4]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_addr_p1_reg[5]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_addr_p1_reg[6]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_addr_p1_reg[7]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_addr_p1_reg[8]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_addr_p1_reg[9]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 64 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[0]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[1]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[2]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[3]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[4]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[5]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[6]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[7]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[8]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[9]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[10]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[11]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[12]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[13]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[14]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[15]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[16]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[17]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[18]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[19]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[20]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[21]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[22]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[23]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[24]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[25]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[26]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[27]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[28]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[29]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[30]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[31]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[32]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[33]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[34]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[35]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[36]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[37]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[38]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[39]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[40]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[41]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[42]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[43]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[44]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[45]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[46]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[47]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[48]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[49]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[50]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[51]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[52]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[53]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[54]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[55]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[56]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[57]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[58]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[59]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[60]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[61]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[62]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wdata[63]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 4 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state[0]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state[1]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state[2]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_w_state[3]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_bid[0]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 10 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state[1]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state[2]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state[3]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state[4]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state[5]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state[6]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state[7]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state[8]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state[9]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/cur_aw_state[10]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_awvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_bvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wlast]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wready]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/m0_axi_wvalid]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/r_dma_cmd_type]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/w_dma_rx_done_wr_rdy_n]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/m_axi_dma_inst0/m_axi_write_inst0/w_pcie_rx_fifo_rd_en]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property port_width 32 [get_debug_ports u_ila_1/probe1]
connect_debug_port u_ila_1/probe1 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[0]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[1]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[2]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[3]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[4]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[5]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[6]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[7]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[8]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[9]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[10]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[11]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[12]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[13]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[14]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[15]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[16]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[17]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[18]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[19]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[20]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[21]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[22]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[23]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[24]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[25]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[26]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[27]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[28]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[29]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[30]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_wdata[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property port_width 32 [get_debug_ports u_ila_1/probe2]
connect_debug_port u_ila_1/probe2 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[0]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[1]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[2]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[3]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[4]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[5]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[6]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[7]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[8]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[9]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[10]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[11]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[12]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[13]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[14]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[15]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[16]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[17]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[18]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[19]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[20]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[21]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[22]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[23]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[24]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[25]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[26]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[27]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[28]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[29]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[30]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rdata[31]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property port_width 14 [get_debug_ports u_ila_1/probe3]
connect_debug_port u_ila_1/probe3 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[0]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[1]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[2]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[3]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[4]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[5]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[6]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[7]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[8]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[9]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[10]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[11]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[12]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_araddr[13]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
set_property port_width 14 [get_debug_ports u_ila_1/probe4]
connect_debug_port u_ila_1/probe4 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[0]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[1]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[2]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[3]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[4]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[5]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[6]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[7]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[8]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[9]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[10]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[11]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[12]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awaddr[13]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
set_property port_width 9 [get_debug_ports u_ila_1/probe5]
connect_debug_port u_ila_1/probe5 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr[1]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr[2]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr[3]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr[4]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr[5]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr[6]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr[7]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr[8]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_addr[9]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
set_property port_width 3 [get_debug_ports u_ila_1/probe6]
connect_debug_port u_ila_1/probe6 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_state[0]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_state[1]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_state[2]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
set_property port_width 3 [get_debug_ports u_ila_1/probe7]
connect_debug_port u_ila_1/probe7 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_wr_state[0]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_wr_state[1]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_wr_state[2]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
set_property port_width 9 [get_debug_ports u_ila_1/probe8]
connect_debug_port u_ila_1/probe8 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data[1]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data[2]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data[3]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data[4]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data[5]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data[6]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data[7]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data[8]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_data[9]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
set_property port_width 8 [get_debug_ports u_ila_1/probe9]
connect_debug_port u_ila_1/probe9 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state[0]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state[1]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state[2]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state[3]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state[4]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state[5]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state[6]} {NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/cur_wr_state[7]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
set_property port_width 8 [get_debug_ports u_ila_1/probe10]
connect_debug_port u_ila_1/probe10 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[7]_0[0]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[7]_0[1]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[7]_0[2]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[7]_0[3]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[7]_0[4]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[7]_0[5]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[7]_0[6]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_tx_done_cnt_reg[7]_0[7]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
set_property port_width 8 [get_debug_ports u_ila_1/probe11]
connect_debug_port u_ila_1/probe11 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_cnt_reg[7]_0[0]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_cnt_reg[7]_0[1]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_cnt_reg[7]_0[2]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_cnt_reg[7]_0[3]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_cnt_reg[7]_0[4]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_cnt_reg[7]_0[5]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_cnt_reg[7]_0[6]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_cnt_reg[7]_0[7]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
set_property port_width 1 [get_debug_ports u_ila_1/probe12]
connect_debug_port u_ila_1/probe12 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
set_property port_width 1 [get_debug_ports u_ila_1/probe13]
connect_debug_port u_ila_1/probe13 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_d1]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
set_property port_width 1 [get_debug_ports u_ila_1/probe14]
connect_debug_port u_ila_1/probe14 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_d2]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
set_property port_width 1 [get_debug_ports u_ila_1/probe15]
connect_debug_port u_ila_1/probe15 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_addr_reg_n_0_[0]}]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
set_property port_width 1 [get_debug_ports u_ila_1/probe16]
connect_debug_port u_ila_1/probe16 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_wr_en]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe17]
set_property port_width 1 [get_debug_ports u_ila_1/probe17]
connect_debug_port u_ila_1/probe17 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_arvalid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe18]
set_property port_width 1 [get_debug_ports u_ila_1/probe18]
connect_debug_port u_ila_1/probe18 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awready_INST_0_i_1_n_0]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe19]
set_property port_width 1 [get_debug_ports u_ila_1/probe19]
connect_debug_port u_ila_1/probe19 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_awvalid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe20]
set_property port_width 1 [get_debug_ports u_ila_1/probe20]
connect_debug_port u_ila_1/probe20 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_bready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe21]
set_property port_width 1 [get_debug_ports u_ila_1/probe21]
connect_debug_port u_ila_1/probe21 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_bvalid]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe22]
set_property port_width 1 [get_debug_ports u_ila_1/probe22]
connect_debug_port u_ila_1/probe22 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rready]]
create_debug_port u_ila_1 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe23]
set_property port_width 1 [get_debug_ports u_ila_1/probe23]
connect_debug_port u_ila_1/probe23 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/s_axi_top_inst0/s_axi_reg_inst0/s0_axi_rvalid]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
set_property port_width 9 [get_debug_ports u_ila_2/probe1]
connect_debug_port u_ila_2/probe1 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_data[1]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_data[2]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_data[3]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_data[4]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_data[5]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_data[6]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_data[7]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_data[8]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_front_sync_data[9]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
set_property port_width 9 [get_debug_ports u_ila_2/probe2]
connect_debug_port u_ila_2/probe2 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_addr[1]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_addr[2]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_addr[3]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_addr[4]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_addr[5]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_addr[6]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_addr[7]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_addr[8]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/r_rear_sync_addr[9]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe3]
set_property port_width 3 [get_debug_ports u_ila_2/probe3]
connect_debug_port u_ila_2/probe3 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_rd_state[0]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_rd_state[1]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/cur_rd_state[2]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe4]
set_property port_width 128 [get_debug_ports u_ila_2/probe4]
connect_debug_port u_ila_2/probe4 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][0]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][1]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][2]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][3]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][4]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][5]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][6]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][7]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][8]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][9]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][10]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][11]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][12]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][13]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][14]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][15]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][16]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][17]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][18]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][19]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][20]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][21]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][22]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][23]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][24]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][25]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][26]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][27]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][28]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][29]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][30]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][31]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][32]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][33]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][34]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][35]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][36]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][37]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][38]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][39]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][40]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][41]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][42]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][43]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][44]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][45]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][46]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][47]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][48]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][49]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][50]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][51]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][52]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][53]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][54]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][55]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][56]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][57]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][58]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][59]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][60]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][61]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][62]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][63]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][64]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][65]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][66]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][67]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][68]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][69]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][70]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][71]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][72]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][73]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][74]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][75]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][76]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][77]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][78]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][79]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][80]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][81]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][82]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][83]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][84]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][85]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][86]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][87]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][88]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][89]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][90]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][91]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][92]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][93]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][94]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][95]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][96]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][97]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][98]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][99]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][100]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][101]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][102]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][103]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][104]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][105]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][106]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][107]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][108]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][109]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][110]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][111]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][112]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][113]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][114]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][115]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][116]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][117]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][118]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][119]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][120]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][121]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][122]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][123]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][124]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][125]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][126]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tdata_reg[127][127]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe5]
set_property port_width 2 [get_debug_ports u_ila_2/probe5]
connect_debug_port u_ila_2/probe5 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/cur_state[0]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/cur_state[1]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe6]
set_property port_width 2 [get_debug_ports u_ila_2/probe6]
connect_debug_port u_ila_2/probe6 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr_gnt[0]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr_gnt[1]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe7]
set_property port_width 21 [get_debug_ports u_ila_2/probe7]
connect_debug_port u_ila_2/probe7 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[0]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[1]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[2]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[3]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[4]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[5]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[6]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[7]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[8]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[9]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[10]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[11]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[12]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[13]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[14]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[15]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[16]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[17]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[18]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[19]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_data[20]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe8]
set_property port_width 9 [get_debug_ports u_ila_2/probe8]
connect_debug_port u_ila_2/probe8 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/cur_state[1]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/cur_state[2]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/cur_state[3]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/cur_state[4]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/cur_state[5]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/cur_state[6]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/cur_state[7]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/cur_state[8]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/cur_state[9]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe9]
set_property port_width 11 [get_debug_ports u_ila_2/probe9]
connect_debug_port u_ila_2/probe9 [get_nets [list {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[2]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[3]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[4]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[5]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[6]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[7]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[8]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[9]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[10]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[11]} {NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_len[12]}]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe10]
set_property port_width 1 [get_debug_ports u_ila_2/probe10]
connect_debug_port u_ila_2/probe10 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tready]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe11]
set_property port_width 1 [get_debug_ports u_ila_2/probe11]
connect_debug_port u_ila_2/probe11 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/pcie_tans_if_inst0/pcie_rx_inst0/m_axis_rx_tvalid]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe12]
set_property port_width 1 [get_debug_ports u_ila_2/probe12]
connect_debug_port u_ila_2/probe12 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_cmd_type]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe13]
set_property port_width 1 [get_debug_ports u_ila_2/probe13]
connect_debug_port u_ila_2/probe13 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_en]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe14]
set_property port_width 1 [get_debug_ports u_ila_2/probe14]
connect_debug_port u_ila_2/probe14 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_en_d1]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe15]
set_property port_width 1 [get_debug_ports u_ila_2/probe15]
connect_debug_port u_ila_2/probe15 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_dma_rx_done_en_sync]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe16]
set_property port_width 1 [get_debug_ports u_ila_2/probe16]
connect_debug_port u_ila_2/probe16 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/r_nlb_wr_delay]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe17]
set_property port_width 1 [get_debug_ports u_ila_2/probe17]
connect_debug_port u_ila_2/probe17 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/r_wr1_en]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe18]
set_property port_width 1 [get_debug_ports u_ila_2/probe18]
connect_debug_port u_ila_2/probe18 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_cmd_fifo_inst0/w_dma_cmd_rd_en]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe19]
set_property port_width 1 [get_debug_ports u_ila_2/probe19]
connect_debug_port u_ila_2/probe19 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_inst0/w_dma_done_rd_en]]
create_debug_port u_ila_2 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe20]
set_property port_width 1 [get_debug_ports u_ila_2/probe20]
connect_debug_port u_ila_2/probe20 [get_nets [list NVMeHostController4L_0/inst/user_top_inst0/nvme_pcie_inst0/dma_if_inst0/dma_cmd_inst0/dma_done_fifo_inst0/w_wr1_en]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets PS_FCLK_CLK3]
