----------------------------------------------------------------
        Layer (type)               Output Shape         Param #
================================================================
            Conv2d-1         [-1, 96, 165, 165]           2,592
       BatchNorm2d-2         [-1, 96, 165, 165]             192
              ReLU-3         [-1, 96, 165, 165]               0
            Conv2d-4         [-1, 54, 165, 165]           5,184
       BatchNorm2d-5         [-1, 54, 165, 165]             108
        ReluConvBn-6         [-1, 54, 165, 165]               0
              ReLU-7         [-1, 96, 165, 165]               0
            Conv2d-8           [-1, 96, 83, 83]           2,400
            Conv2d-9           [-1, 54, 83, 83]           5,184
  SeparableConv2d-10           [-1, 54, 83, 83]               0
      BatchNorm2d-11           [-1, 54, 83, 83]             108
             ReLU-12           [-1, 54, 83, 83]               0
           Conv2d-13           [-1, 54, 83, 83]           1,350
           Conv2d-14           [-1, 54, 83, 83]           2,916
  SeparableConv2d-15           [-1, 54, 83, 83]               0
      BatchNorm2d-16           [-1, 54, 83, 83]             108
 BranchSeparables-17           [-1, 54, 83, 83]               0
        MaxPool2d-18           [-1, 96, 83, 83]               0
          MaxPool-19           [-1, 96, 83, 83]               0
           Conv2d-20           [-1, 54, 83, 83]           5,184
      BatchNorm2d-21           [-1, 54, 83, 83]             108
             ReLU-22         [-1, 54, 165, 165]               0
           Conv2d-23           [-1, 54, 83, 83]           2,646
           Conv2d-24           [-1, 54, 83, 83]           2,916
  SeparableConv2d-25           [-1, 54, 83, 83]               0
      BatchNorm2d-26           [-1, 54, 83, 83]             108
             ReLU-27           [-1, 54, 83, 83]               0
           Conv2d-28           [-1, 54, 83, 83]           2,646
           Conv2d-29           [-1, 54, 83, 83]           2,916
  SeparableConv2d-30           [-1, 54, 83, 83]               0
      BatchNorm2d-31           [-1, 54, 83, 83]             108
 BranchSeparables-32           [-1, 54, 83, 83]               0
        MaxPool2d-33           [-1, 54, 83, 83]               0
          MaxPool-34           [-1, 54, 83, 83]               0
             ReLU-35         [-1, 54, 165, 165]               0
           Conv2d-36           [-1, 54, 83, 83]           1,350
           Conv2d-37           [-1, 54, 83, 83]           2,916
  SeparableConv2d-38           [-1, 54, 83, 83]               0
      BatchNorm2d-39           [-1, 54, 83, 83]             108
             ReLU-40           [-1, 54, 83, 83]               0
           Conv2d-41           [-1, 54, 83, 83]           1,350
           Conv2d-42           [-1, 54, 83, 83]           2,916
  SeparableConv2d-43           [-1, 54, 83, 83]               0
      BatchNorm2d-44           [-1, 54, 83, 83]             108
 BranchSeparables-45           [-1, 54, 83, 83]               0
             ReLU-46         [-1, 54, 165, 165]               0
           Conv2d-47           [-1, 54, 83, 83]             486
           Conv2d-48           [-1, 54, 83, 83]           2,916
  SeparableConv2d-49           [-1, 54, 83, 83]               0
      BatchNorm2d-50           [-1, 54, 83, 83]             108
             ReLU-51           [-1, 54, 83, 83]               0
           Conv2d-52           [-1, 54, 83, 83]             486
           Conv2d-53           [-1, 54, 83, 83]           2,916
  SeparableConv2d-54           [-1, 54, 83, 83]               0
      BatchNorm2d-55           [-1, 54, 83, 83]             108
 BranchSeparables-56           [-1, 54, 83, 83]               0
             ReLU-57           [-1, 54, 83, 83]               0
           Conv2d-58           [-1, 54, 83, 83]             486
           Conv2d-59           [-1, 54, 83, 83]           2,916
  SeparableConv2d-60           [-1, 54, 83, 83]               0
      BatchNorm2d-61           [-1, 54, 83, 83]             108
             ReLU-62           [-1, 54, 83, 83]               0
           Conv2d-63           [-1, 54, 83, 83]             486
           Conv2d-64           [-1, 54, 83, 83]           2,916
  SeparableConv2d-65           [-1, 54, 83, 83]               0
      BatchNorm2d-66           [-1, 54, 83, 83]             108
 BranchSeparables-67           [-1, 54, 83, 83]               0
        MaxPool2d-68           [-1, 54, 83, 83]               0
          MaxPool-69           [-1, 54, 83, 83]               0
             ReLU-70         [-1, 96, 165, 165]               0
           Conv2d-71           [-1, 96, 83, 83]             864
           Conv2d-72           [-1, 54, 83, 83]           5,184
  SeparableConv2d-73           [-1, 54, 83, 83]               0
      BatchNorm2d-74           [-1, 54, 83, 83]             108
             ReLU-75           [-1, 54, 83, 83]               0
           Conv2d-76           [-1, 54, 83, 83]             486
           Conv2d-77           [-1, 54, 83, 83]           2,916
  SeparableConv2d-78           [-1, 54, 83, 83]               0
      BatchNorm2d-79           [-1, 54, 83, 83]             108
 BranchSeparables-80           [-1, 54, 83, 83]               0
             ReLU-81         [-1, 54, 165, 165]               0
           Conv2d-82           [-1, 54, 83, 83]           2,916
      BatchNorm2d-83           [-1, 54, 83, 83]             108
       ReluConvBn-84           [-1, 54, 83, 83]               0
        CellStem0-85          [-1, 270, 83, 83]               0
             ReLU-86         [-1, 96, 165, 165]               0
        AvgPool2d-87           [-1, 96, 83, 83]               0
           Conv2d-88           [-1, 54, 83, 83]           5,184
        ZeroPad2d-89         [-1, 96, 166, 166]               0
        AvgPool2d-90           [-1, 96, 83, 83]               0
           Conv2d-91           [-1, 54, 83, 83]           5,184
      BatchNorm2d-92          [-1, 108, 83, 83]             216
FactorizedReduction-93          [-1, 108, 83, 83]               0
             ReLU-94          [-1, 270, 83, 83]               0
           Conv2d-95          [-1, 108, 83, 83]          29,160
      BatchNorm2d-96          [-1, 108, 83, 83]             216
       ReluConvBn-97          [-1, 108, 83, 83]               0
             ReLU-98          [-1, 108, 83, 83]               0
           Conv2d-99          [-1, 108, 42, 42]           2,700
          Conv2d-100          [-1, 108, 42, 42]          11,664
 SeparableConv2d-101          [-1, 108, 42, 42]               0
     BatchNorm2d-102          [-1, 108, 42, 42]             216
            ReLU-103          [-1, 108, 42, 42]               0
          Conv2d-104          [-1, 108, 42, 42]           2,700
          Conv2d-105          [-1, 108, 42, 42]          11,664
 SeparableConv2d-106          [-1, 108, 42, 42]               0
     BatchNorm2d-107          [-1, 108, 42, 42]             216
BranchSeparables-108          [-1, 108, 42, 42]               0
       MaxPool2d-109          [-1, 108, 42, 42]               0
         MaxPool-110          [-1, 108, 42, 42]               0
            ReLU-111          [-1, 108, 83, 83]               0
          Conv2d-112          [-1, 108, 42, 42]           5,292
          Conv2d-113          [-1, 108, 42, 42]          11,664
 SeparableConv2d-114          [-1, 108, 42, 42]               0
     BatchNorm2d-115          [-1, 108, 42, 42]             216
            ReLU-116          [-1, 108, 42, 42]               0
          Conv2d-117          [-1, 108, 42, 42]           5,292
          Conv2d-118          [-1, 108, 42, 42]          11,664
 SeparableConv2d-119          [-1, 108, 42, 42]               0
     BatchNorm2d-120          [-1, 108, 42, 42]             216
BranchSeparables-121          [-1, 108, 42, 42]               0
       MaxPool2d-122          [-1, 108, 42, 42]               0
         MaxPool-123          [-1, 108, 42, 42]               0
            ReLU-124          [-1, 108, 83, 83]               0
          Conv2d-125          [-1, 108, 42, 42]           2,700
          Conv2d-126          [-1, 108, 42, 42]          11,664
 SeparableConv2d-127          [-1, 108, 42, 42]               0
     BatchNorm2d-128          [-1, 108, 42, 42]             216
            ReLU-129          [-1, 108, 42, 42]               0
          Conv2d-130          [-1, 108, 42, 42]           2,700
          Conv2d-131          [-1, 108, 42, 42]          11,664
 SeparableConv2d-132          [-1, 108, 42, 42]               0
     BatchNorm2d-133          [-1, 108, 42, 42]             216
BranchSeparables-134          [-1, 108, 42, 42]               0
            ReLU-135          [-1, 108, 83, 83]               0
          Conv2d-136          [-1, 108, 42, 42]             972
          Conv2d-137          [-1, 108, 42, 42]          11,664
 SeparableConv2d-138          [-1, 108, 42, 42]               0
     BatchNorm2d-139          [-1, 108, 42, 42]             216
            ReLU-140          [-1, 108, 42, 42]               0
          Conv2d-141          [-1, 108, 42, 42]             972
          Conv2d-142          [-1, 108, 42, 42]          11,664
 SeparableConv2d-143          [-1, 108, 42, 42]               0
     BatchNorm2d-144          [-1, 108, 42, 42]             216
BranchSeparables-145          [-1, 108, 42, 42]               0
            ReLU-146          [-1, 108, 42, 42]               0
          Conv2d-147          [-1, 108, 42, 42]             972
          Conv2d-148          [-1, 108, 42, 42]          11,664
 SeparableConv2d-149          [-1, 108, 42, 42]               0
     BatchNorm2d-150          [-1, 108, 42, 42]             216
            ReLU-151          [-1, 108, 42, 42]               0
          Conv2d-152          [-1, 108, 42, 42]             972
          Conv2d-153          [-1, 108, 42, 42]          11,664
 SeparableConv2d-154          [-1, 108, 42, 42]               0
     BatchNorm2d-155          [-1, 108, 42, 42]             216
BranchSeparables-156          [-1, 108, 42, 42]               0
       MaxPool2d-157          [-1, 108, 42, 42]               0
         MaxPool-158          [-1, 108, 42, 42]               0
            ReLU-159          [-1, 108, 83, 83]               0
          Conv2d-160          [-1, 108, 42, 42]             972
          Conv2d-161          [-1, 108, 42, 42]          11,664
 SeparableConv2d-162          [-1, 108, 42, 42]               0
     BatchNorm2d-163          [-1, 108, 42, 42]             216
            ReLU-164          [-1, 108, 42, 42]               0
          Conv2d-165          [-1, 108, 42, 42]             972
          Conv2d-166          [-1, 108, 42, 42]          11,664
 SeparableConv2d-167          [-1, 108, 42, 42]               0
     BatchNorm2d-168          [-1, 108, 42, 42]             216
BranchSeparables-169          [-1, 108, 42, 42]               0
            ReLU-170          [-1, 108, 83, 83]               0
          Conv2d-171          [-1, 108, 42, 42]          11,664
     BatchNorm2d-172          [-1, 108, 42, 42]             216
      ReluConvBn-173          [-1, 108, 42, 42]               0
            Cell-174          [-1, 540, 42, 42]               0
            ReLU-175          [-1, 270, 83, 83]               0
       AvgPool2d-176          [-1, 270, 42, 42]               0
          Conv2d-177          [-1, 108, 42, 42]          29,160
       ZeroPad2d-178          [-1, 270, 84, 84]               0
       AvgPool2d-179          [-1, 270, 42, 42]               0
          Conv2d-180          [-1, 108, 42, 42]          29,160
     BatchNorm2d-181          [-1, 216, 42, 42]             432
FactorizedReduction-182          [-1, 216, 42, 42]               0
            ReLU-183          [-1, 540, 42, 42]               0
          Conv2d-184          [-1, 216, 42, 42]         116,640
     BatchNorm2d-185          [-1, 216, 42, 42]             432
      ReluConvBn-186          [-1, 216, 42, 42]               0
            ReLU-187          [-1, 216, 42, 42]               0
          Conv2d-188          [-1, 216, 42, 42]           5,400
          Conv2d-189          [-1, 216, 42, 42]          46,656
 SeparableConv2d-190          [-1, 216, 42, 42]               0
     BatchNorm2d-191          [-1, 216, 42, 42]             432
            ReLU-192          [-1, 216, 42, 42]               0
          Conv2d-193          [-1, 216, 42, 42]           5,400
          Conv2d-194          [-1, 216, 42, 42]          46,656
 SeparableConv2d-195          [-1, 216, 42, 42]               0
     BatchNorm2d-196          [-1, 216, 42, 42]             432
BranchSeparables-197          [-1, 216, 42, 42]               0
       MaxPool2d-198          [-1, 216, 42, 42]               0
         MaxPool-199          [-1, 216, 42, 42]               0
            ReLU-200          [-1, 216, 42, 42]               0
          Conv2d-201          [-1, 216, 42, 42]          10,584
          Conv2d-202          [-1, 216, 42, 42]          46,656
 SeparableConv2d-203          [-1, 216, 42, 42]               0
     BatchNorm2d-204          [-1, 216, 42, 42]             432
            ReLU-205          [-1, 216, 42, 42]               0
          Conv2d-206          [-1, 216, 42, 42]          10,584
          Conv2d-207          [-1, 216, 42, 42]          46,656
 SeparableConv2d-208          [-1, 216, 42, 42]               0
     BatchNorm2d-209          [-1, 216, 42, 42]             432
BranchSeparables-210          [-1, 216, 42, 42]               0
       MaxPool2d-211          [-1, 216, 42, 42]               0
         MaxPool-212          [-1, 216, 42, 42]               0
            ReLU-213          [-1, 216, 42, 42]               0
          Conv2d-214          [-1, 216, 42, 42]           5,400
          Conv2d-215          [-1, 216, 42, 42]          46,656
 SeparableConv2d-216          [-1, 216, 42, 42]               0
     BatchNorm2d-217          [-1, 216, 42, 42]             432
            ReLU-218          [-1, 216, 42, 42]               0
          Conv2d-219          [-1, 216, 42, 42]           5,400
          Conv2d-220          [-1, 216, 42, 42]          46,656
 SeparableConv2d-221          [-1, 216, 42, 42]               0
     BatchNorm2d-222          [-1, 216, 42, 42]             432
BranchSeparables-223          [-1, 216, 42, 42]               0
            ReLU-224          [-1, 216, 42, 42]               0
          Conv2d-225          [-1, 216, 42, 42]           1,944
          Conv2d-226          [-1, 216, 42, 42]          46,656
 SeparableConv2d-227          [-1, 216, 42, 42]               0
     BatchNorm2d-228          [-1, 216, 42, 42]             432
            ReLU-229          [-1, 216, 42, 42]               0
          Conv2d-230          [-1, 216, 42, 42]           1,944
          Conv2d-231          [-1, 216, 42, 42]          46,656
 SeparableConv2d-232          [-1, 216, 42, 42]               0
     BatchNorm2d-233          [-1, 216, 42, 42]             432
BranchSeparables-234          [-1, 216, 42, 42]               0
            ReLU-235          [-1, 216, 42, 42]               0
          Conv2d-236          [-1, 216, 42, 42]           1,944
          Conv2d-237          [-1, 216, 42, 42]          46,656
 SeparableConv2d-238          [-1, 216, 42, 42]               0
     BatchNorm2d-239          [-1, 216, 42, 42]             432
            ReLU-240          [-1, 216, 42, 42]               0
          Conv2d-241          [-1, 216, 42, 42]           1,944
          Conv2d-242          [-1, 216, 42, 42]          46,656
 SeparableConv2d-243          [-1, 216, 42, 42]               0
     BatchNorm2d-244          [-1, 216, 42, 42]             432
BranchSeparables-245          [-1, 216, 42, 42]               0
       MaxPool2d-246          [-1, 216, 42, 42]               0
         MaxPool-247          [-1, 216, 42, 42]               0
            ReLU-248          [-1, 216, 42, 42]               0
          Conv2d-249          [-1, 216, 42, 42]           1,944
          Conv2d-250          [-1, 216, 42, 42]          46,656
 SeparableConv2d-251          [-1, 216, 42, 42]               0
     BatchNorm2d-252          [-1, 216, 42, 42]             432
            ReLU-253          [-1, 216, 42, 42]               0
          Conv2d-254          [-1, 216, 42, 42]           1,944
          Conv2d-255          [-1, 216, 42, 42]          46,656
 SeparableConv2d-256          [-1, 216, 42, 42]               0
     BatchNorm2d-257          [-1, 216, 42, 42]             432
BranchSeparables-258          [-1, 216, 42, 42]               0
            Cell-259         [-1, 1080, 42, 42]               0
            ReLU-260          [-1, 540, 42, 42]               0
          Conv2d-261          [-1, 216, 42, 42]         116,640
     BatchNorm2d-262          [-1, 216, 42, 42]             432
      ReluConvBn-263          [-1, 216, 42, 42]               0
            ReLU-264         [-1, 1080, 42, 42]               0
          Conv2d-265          [-1, 216, 42, 42]         233,280
     BatchNorm2d-266          [-1, 216, 42, 42]             432
      ReluConvBn-267          [-1, 216, 42, 42]               0
            ReLU-268          [-1, 216, 42, 42]               0
          Conv2d-269          [-1, 216, 42, 42]           5,400
          Conv2d-270          [-1, 216, 42, 42]          46,656
 SeparableConv2d-271          [-1, 216, 42, 42]               0
     BatchNorm2d-272          [-1, 216, 42, 42]             432
            ReLU-273          [-1, 216, 42, 42]               0
          Conv2d-274          [-1, 216, 42, 42]           5,400
          Conv2d-275          [-1, 216, 42, 42]          46,656
 SeparableConv2d-276          [-1, 216, 42, 42]               0
     BatchNorm2d-277          [-1, 216, 42, 42]             432
BranchSeparables-278          [-1, 216, 42, 42]               0
       MaxPool2d-279          [-1, 216, 42, 42]               0
         MaxPool-280          [-1, 216, 42, 42]               0
            ReLU-281          [-1, 216, 42, 42]               0
          Conv2d-282          [-1, 216, 42, 42]          10,584
          Conv2d-283          [-1, 216, 42, 42]          46,656
 SeparableConv2d-284          [-1, 216, 42, 42]               0
     BatchNorm2d-285          [-1, 216, 42, 42]             432
            ReLU-286          [-1, 216, 42, 42]               0
          Conv2d-287          [-1, 216, 42, 42]          10,584
          Conv2d-288          [-1, 216, 42, 42]          46,656
 SeparableConv2d-289          [-1, 216, 42, 42]               0
     BatchNorm2d-290          [-1, 216, 42, 42]             432
BranchSeparables-291          [-1, 216, 42, 42]               0
       MaxPool2d-292          [-1, 216, 42, 42]               0
         MaxPool-293          [-1, 216, 42, 42]               0
            ReLU-294          [-1, 216, 42, 42]               0
          Conv2d-295          [-1, 216, 42, 42]           5,400
          Conv2d-296          [-1, 216, 42, 42]          46,656
 SeparableConv2d-297          [-1, 216, 42, 42]               0
     BatchNorm2d-298          [-1, 216, 42, 42]             432
            ReLU-299          [-1, 216, 42, 42]               0
          Conv2d-300          [-1, 216, 42, 42]           5,400
          Conv2d-301          [-1, 216, 42, 42]          46,656
 SeparableConv2d-302          [-1, 216, 42, 42]               0
     BatchNorm2d-303          [-1, 216, 42, 42]             432
BranchSeparables-304          [-1, 216, 42, 42]               0
            ReLU-305          [-1, 216, 42, 42]               0
          Conv2d-306          [-1, 216, 42, 42]           1,944
          Conv2d-307          [-1, 216, 42, 42]          46,656
 SeparableConv2d-308          [-1, 216, 42, 42]               0
     BatchNorm2d-309          [-1, 216, 42, 42]             432
            ReLU-310          [-1, 216, 42, 42]               0
          Conv2d-311          [-1, 216, 42, 42]           1,944
          Conv2d-312          [-1, 216, 42, 42]          46,656
 SeparableConv2d-313          [-1, 216, 42, 42]               0
     BatchNorm2d-314          [-1, 216, 42, 42]             432
BranchSeparables-315          [-1, 216, 42, 42]               0
            ReLU-316          [-1, 216, 42, 42]               0
          Conv2d-317          [-1, 216, 42, 42]           1,944
          Conv2d-318          [-1, 216, 42, 42]          46,656
 SeparableConv2d-319          [-1, 216, 42, 42]               0
     BatchNorm2d-320          [-1, 216, 42, 42]             432
            ReLU-321          [-1, 216, 42, 42]               0
          Conv2d-322          [-1, 216, 42, 42]           1,944
          Conv2d-323          [-1, 216, 42, 42]          46,656
 SeparableConv2d-324          [-1, 216, 42, 42]               0
     BatchNorm2d-325          [-1, 216, 42, 42]             432
BranchSeparables-326          [-1, 216, 42, 42]               0
       MaxPool2d-327          [-1, 216, 42, 42]               0
         MaxPool-328          [-1, 216, 42, 42]               0
            ReLU-329          [-1, 216, 42, 42]               0
          Conv2d-330          [-1, 216, 42, 42]           1,944
          Conv2d-331          [-1, 216, 42, 42]          46,656
 SeparableConv2d-332          [-1, 216, 42, 42]               0
     BatchNorm2d-333          [-1, 216, 42, 42]             432
            ReLU-334          [-1, 216, 42, 42]               0
          Conv2d-335          [-1, 216, 42, 42]           1,944
          Conv2d-336          [-1, 216, 42, 42]          46,656
 SeparableConv2d-337          [-1, 216, 42, 42]               0
     BatchNorm2d-338          [-1, 216, 42, 42]             432
BranchSeparables-339          [-1, 216, 42, 42]               0
            Cell-340         [-1, 1080, 42, 42]               0
            ReLU-341         [-1, 1080, 42, 42]               0
          Conv2d-342          [-1, 216, 42, 42]         233,280
     BatchNorm2d-343          [-1, 216, 42, 42]             432
      ReluConvBn-344          [-1, 216, 42, 42]               0
            ReLU-345         [-1, 1080, 42, 42]               0
          Conv2d-346          [-1, 216, 42, 42]         233,280
     BatchNorm2d-347          [-1, 216, 42, 42]             432
      ReluConvBn-348          [-1, 216, 42, 42]               0
            ReLU-349          [-1, 216, 42, 42]               0
          Conv2d-350          [-1, 216, 42, 42]           5,400
          Conv2d-351          [-1, 216, 42, 42]          46,656
 SeparableConv2d-352          [-1, 216, 42, 42]               0
     BatchNorm2d-353          [-1, 216, 42, 42]             432
            ReLU-354          [-1, 216, 42, 42]               0
          Conv2d-355          [-1, 216, 42, 42]           5,400
          Conv2d-356          [-1, 216, 42, 42]          46,656
 SeparableConv2d-357          [-1, 216, 42, 42]               0
     BatchNorm2d-358          [-1, 216, 42, 42]             432
BranchSeparables-359          [-1, 216, 42, 42]               0
       MaxPool2d-360          [-1, 216, 42, 42]               0
         MaxPool-361          [-1, 216, 42, 42]               0
            ReLU-362          [-1, 216, 42, 42]               0
          Conv2d-363          [-1, 216, 42, 42]          10,584
          Conv2d-364          [-1, 216, 42, 42]          46,656
 SeparableConv2d-365          [-1, 216, 42, 42]               0
     BatchNorm2d-366          [-1, 216, 42, 42]             432
            ReLU-367          [-1, 216, 42, 42]               0
          Conv2d-368          [-1, 216, 42, 42]          10,584
          Conv2d-369          [-1, 216, 42, 42]          46,656
 SeparableConv2d-370          [-1, 216, 42, 42]               0
     BatchNorm2d-371          [-1, 216, 42, 42]             432
BranchSeparables-372          [-1, 216, 42, 42]               0
       MaxPool2d-373          [-1, 216, 42, 42]               0
         MaxPool-374          [-1, 216, 42, 42]               0
            ReLU-375          [-1, 216, 42, 42]               0
          Conv2d-376          [-1, 216, 42, 42]           5,400
          Conv2d-377          [-1, 216, 42, 42]          46,656
 SeparableConv2d-378          [-1, 216, 42, 42]               0
     BatchNorm2d-379          [-1, 216, 42, 42]             432
            ReLU-380          [-1, 216, 42, 42]               0
          Conv2d-381          [-1, 216, 42, 42]           5,400
          Conv2d-382          [-1, 216, 42, 42]          46,656
 SeparableConv2d-383          [-1, 216, 42, 42]               0
     BatchNorm2d-384          [-1, 216, 42, 42]             432
BranchSeparables-385          [-1, 216, 42, 42]               0
            ReLU-386          [-1, 216, 42, 42]               0
          Conv2d-387          [-1, 216, 42, 42]           1,944
          Conv2d-388          [-1, 216, 42, 42]          46,656
 SeparableConv2d-389          [-1, 216, 42, 42]               0
     BatchNorm2d-390          [-1, 216, 42, 42]             432
            ReLU-391          [-1, 216, 42, 42]               0
          Conv2d-392          [-1, 216, 42, 42]           1,944
          Conv2d-393          [-1, 216, 42, 42]          46,656
 SeparableConv2d-394          [-1, 216, 42, 42]               0
     BatchNorm2d-395          [-1, 216, 42, 42]             432
BranchSeparables-396          [-1, 216, 42, 42]               0
            ReLU-397          [-1, 216, 42, 42]               0
          Conv2d-398          [-1, 216, 42, 42]           1,944
          Conv2d-399          [-1, 216, 42, 42]          46,656
 SeparableConv2d-400          [-1, 216, 42, 42]               0
     BatchNorm2d-401          [-1, 216, 42, 42]             432
            ReLU-402          [-1, 216, 42, 42]               0
          Conv2d-403          [-1, 216, 42, 42]           1,944
          Conv2d-404          [-1, 216, 42, 42]          46,656
 SeparableConv2d-405          [-1, 216, 42, 42]               0
     BatchNorm2d-406          [-1, 216, 42, 42]             432
BranchSeparables-407          [-1, 216, 42, 42]               0
       MaxPool2d-408          [-1, 216, 42, 42]               0
         MaxPool-409          [-1, 216, 42, 42]               0
            ReLU-410          [-1, 216, 42, 42]               0
          Conv2d-411          [-1, 216, 42, 42]           1,944
          Conv2d-412          [-1, 216, 42, 42]          46,656
 SeparableConv2d-413          [-1, 216, 42, 42]               0
     BatchNorm2d-414          [-1, 216, 42, 42]             432
            ReLU-415          [-1, 216, 42, 42]               0
          Conv2d-416          [-1, 216, 42, 42]           1,944
          Conv2d-417          [-1, 216, 42, 42]          46,656
 SeparableConv2d-418          [-1, 216, 42, 42]               0
     BatchNorm2d-419          [-1, 216, 42, 42]             432
BranchSeparables-420          [-1, 216, 42, 42]               0
            Cell-421         [-1, 1080, 42, 42]               0
            ReLU-422         [-1, 1080, 42, 42]               0
          Conv2d-423          [-1, 216, 42, 42]         233,280
     BatchNorm2d-424          [-1, 216, 42, 42]             432
      ReluConvBn-425          [-1, 216, 42, 42]               0
            ReLU-426         [-1, 1080, 42, 42]               0
          Conv2d-427          [-1, 216, 42, 42]         233,280
     BatchNorm2d-428          [-1, 216, 42, 42]             432
      ReluConvBn-429          [-1, 216, 42, 42]               0
            ReLU-430          [-1, 216, 42, 42]               0
          Conv2d-431          [-1, 216, 42, 42]           5,400
          Conv2d-432          [-1, 216, 42, 42]          46,656
 SeparableConv2d-433          [-1, 216, 42, 42]               0
     BatchNorm2d-434          [-1, 216, 42, 42]             432
            ReLU-435          [-1, 216, 42, 42]               0
          Conv2d-436          [-1, 216, 42, 42]           5,400
          Conv2d-437          [-1, 216, 42, 42]          46,656
 SeparableConv2d-438          [-1, 216, 42, 42]               0
     BatchNorm2d-439          [-1, 216, 42, 42]             432
BranchSeparables-440          [-1, 216, 42, 42]               0
       MaxPool2d-441          [-1, 216, 42, 42]               0
         MaxPool-442          [-1, 216, 42, 42]               0
            ReLU-443          [-1, 216, 42, 42]               0
          Conv2d-444          [-1, 216, 42, 42]          10,584
          Conv2d-445          [-1, 216, 42, 42]          46,656
 SeparableConv2d-446          [-1, 216, 42, 42]               0
     BatchNorm2d-447          [-1, 216, 42, 42]             432
            ReLU-448          [-1, 216, 42, 42]               0
          Conv2d-449          [-1, 216, 42, 42]          10,584
          Conv2d-450          [-1, 216, 42, 42]          46,656
 SeparableConv2d-451          [-1, 216, 42, 42]               0
     BatchNorm2d-452          [-1, 216, 42, 42]             432
BranchSeparables-453          [-1, 216, 42, 42]               0
       MaxPool2d-454          [-1, 216, 42, 42]               0
         MaxPool-455          [-1, 216, 42, 42]               0
            ReLU-456          [-1, 216, 42, 42]               0
          Conv2d-457          [-1, 216, 42, 42]           5,400
          Conv2d-458          [-1, 216, 42, 42]          46,656
 SeparableConv2d-459          [-1, 216, 42, 42]               0
     BatchNorm2d-460          [-1, 216, 42, 42]             432
            ReLU-461          [-1, 216, 42, 42]               0
          Conv2d-462          [-1, 216, 42, 42]           5,400
          Conv2d-463          [-1, 216, 42, 42]          46,656
 SeparableConv2d-464          [-1, 216, 42, 42]               0
     BatchNorm2d-465          [-1, 216, 42, 42]             432
BranchSeparables-466          [-1, 216, 42, 42]               0
            ReLU-467          [-1, 216, 42, 42]               0
          Conv2d-468          [-1, 216, 42, 42]           1,944
          Conv2d-469          [-1, 216, 42, 42]          46,656
 SeparableConv2d-470          [-1, 216, 42, 42]               0
     BatchNorm2d-471          [-1, 216, 42, 42]             432
            ReLU-472          [-1, 216, 42, 42]               0
          Conv2d-473          [-1, 216, 42, 42]           1,944
          Conv2d-474          [-1, 216, 42, 42]          46,656
 SeparableConv2d-475          [-1, 216, 42, 42]               0
     BatchNorm2d-476          [-1, 216, 42, 42]             432
BranchSeparables-477          [-1, 216, 42, 42]               0
            ReLU-478          [-1, 216, 42, 42]               0
          Conv2d-479          [-1, 216, 42, 42]           1,944
          Conv2d-480          [-1, 216, 42, 42]          46,656
 SeparableConv2d-481          [-1, 216, 42, 42]               0
     BatchNorm2d-482          [-1, 216, 42, 42]             432
            ReLU-483          [-1, 216, 42, 42]               0
          Conv2d-484          [-1, 216, 42, 42]           1,944
          Conv2d-485          [-1, 216, 42, 42]          46,656
 SeparableConv2d-486          [-1, 216, 42, 42]               0
     BatchNorm2d-487          [-1, 216, 42, 42]             432
BranchSeparables-488          [-1, 216, 42, 42]               0
       MaxPool2d-489          [-1, 216, 42, 42]               0
         MaxPool-490          [-1, 216, 42, 42]               0
            ReLU-491          [-1, 216, 42, 42]               0
          Conv2d-492          [-1, 216, 42, 42]           1,944
          Conv2d-493          [-1, 216, 42, 42]          46,656
 SeparableConv2d-494          [-1, 216, 42, 42]               0
     BatchNorm2d-495          [-1, 216, 42, 42]             432
            ReLU-496          [-1, 216, 42, 42]               0
          Conv2d-497          [-1, 216, 42, 42]           1,944
          Conv2d-498          [-1, 216, 42, 42]          46,656
 SeparableConv2d-499          [-1, 216, 42, 42]               0
     BatchNorm2d-500          [-1, 216, 42, 42]             432
BranchSeparables-501          [-1, 216, 42, 42]               0
            Cell-502         [-1, 1080, 42, 42]               0
            ReLU-503         [-1, 1080, 42, 42]               0
          Conv2d-504          [-1, 432, 42, 42]         466,560
     BatchNorm2d-505          [-1, 432, 42, 42]             864
      ReluConvBn-506          [-1, 432, 42, 42]               0
            ReLU-507         [-1, 1080, 42, 42]               0
          Conv2d-508          [-1, 432, 42, 42]         466,560
     BatchNorm2d-509          [-1, 432, 42, 42]             864
      ReluConvBn-510          [-1, 432, 42, 42]               0
            ReLU-511          [-1, 432, 42, 42]               0
       ZeroPad2d-512          [-1, 432, 43, 43]               0
          Conv2d-513          [-1, 432, 22, 22]          10,800
          Conv2d-514          [-1, 432, 22, 22]         186,624
 SeparableConv2d-515          [-1, 432, 22, 22]               0
     BatchNorm2d-516          [-1, 432, 21, 21]             864
            ReLU-517          [-1, 432, 21, 21]               0
          Conv2d-518          [-1, 432, 21, 21]          10,800
          Conv2d-519          [-1, 432, 21, 21]         186,624
 SeparableConv2d-520          [-1, 432, 21, 21]               0
     BatchNorm2d-521          [-1, 432, 21, 21]             864
BranchSeparables-522          [-1, 432, 21, 21]               0
       ZeroPad2d-523          [-1, 432, 43, 43]               0
       MaxPool2d-524          [-1, 432, 22, 22]               0
         MaxPool-525          [-1, 432, 21, 21]               0
            ReLU-526          [-1, 432, 42, 42]               0
       ZeroPad2d-527          [-1, 432, 43, 43]               0
          Conv2d-528          [-1, 432, 22, 22]          21,168
          Conv2d-529          [-1, 432, 22, 22]         186,624
 SeparableConv2d-530          [-1, 432, 22, 22]               0
     BatchNorm2d-531          [-1, 432, 21, 21]             864
            ReLU-532          [-1, 432, 21, 21]               0
          Conv2d-533          [-1, 432, 21, 21]          21,168
          Conv2d-534          [-1, 432, 21, 21]         186,624
 SeparableConv2d-535          [-1, 432, 21, 21]               0
     BatchNorm2d-536          [-1, 432, 21, 21]             864
BranchSeparables-537          [-1, 432, 21, 21]               0
       ZeroPad2d-538          [-1, 432, 43, 43]               0
       MaxPool2d-539          [-1, 432, 22, 22]               0
         MaxPool-540          [-1, 432, 21, 21]               0
            ReLU-541          [-1, 432, 42, 42]               0
       ZeroPad2d-542          [-1, 432, 43, 43]               0
          Conv2d-543          [-1, 432, 22, 22]          10,800
          Conv2d-544          [-1, 432, 22, 22]         186,624
 SeparableConv2d-545          [-1, 432, 22, 22]               0
     BatchNorm2d-546          [-1, 432, 21, 21]             864
            ReLU-547          [-1, 432, 21, 21]               0
          Conv2d-548          [-1, 432, 21, 21]          10,800
          Conv2d-549          [-1, 432, 21, 21]         186,624
 SeparableConv2d-550          [-1, 432, 21, 21]               0
     BatchNorm2d-551          [-1, 432, 21, 21]             864
BranchSeparables-552          [-1, 432, 21, 21]               0
            ReLU-553          [-1, 432, 42, 42]               0
       ZeroPad2d-554          [-1, 432, 43, 43]               0
          Conv2d-555          [-1, 432, 22, 22]           3,888
          Conv2d-556          [-1, 432, 22, 22]         186,624
 SeparableConv2d-557          [-1, 432, 22, 22]               0
     BatchNorm2d-558          [-1, 432, 21, 21]             864
            ReLU-559          [-1, 432, 21, 21]               0
          Conv2d-560          [-1, 432, 21, 21]           3,888
          Conv2d-561          [-1, 432, 21, 21]         186,624
 SeparableConv2d-562          [-1, 432, 21, 21]               0
     BatchNorm2d-563          [-1, 432, 21, 21]             864
BranchSeparables-564          [-1, 432, 21, 21]               0
            ReLU-565          [-1, 432, 21, 21]               0
          Conv2d-566          [-1, 432, 21, 21]           3,888
          Conv2d-567          [-1, 432, 21, 21]         186,624
 SeparableConv2d-568          [-1, 432, 21, 21]               0
     BatchNorm2d-569          [-1, 432, 21, 21]             864
            ReLU-570          [-1, 432, 21, 21]               0
          Conv2d-571          [-1, 432, 21, 21]           3,888
          Conv2d-572          [-1, 432, 21, 21]         186,624
 SeparableConv2d-573          [-1, 432, 21, 21]               0
     BatchNorm2d-574          [-1, 432, 21, 21]             864
BranchSeparables-575          [-1, 432, 21, 21]               0
       ZeroPad2d-576          [-1, 432, 43, 43]               0
       MaxPool2d-577          [-1, 432, 22, 22]               0
         MaxPool-578          [-1, 432, 21, 21]               0
            ReLU-579          [-1, 432, 42, 42]               0
       ZeroPad2d-580          [-1, 432, 43, 43]               0
          Conv2d-581          [-1, 432, 22, 22]           3,888
          Conv2d-582          [-1, 432, 22, 22]         186,624
 SeparableConv2d-583          [-1, 432, 22, 22]               0
     BatchNorm2d-584          [-1, 432, 21, 21]             864
            ReLU-585          [-1, 432, 21, 21]               0
          Conv2d-586          [-1, 432, 21, 21]           3,888
          Conv2d-587          [-1, 432, 21, 21]         186,624
 SeparableConv2d-588          [-1, 432, 21, 21]               0
     BatchNorm2d-589          [-1, 432, 21, 21]             864
BranchSeparables-590          [-1, 432, 21, 21]               0
            ReLU-591          [-1, 432, 42, 42]               0
          Conv2d-592          [-1, 432, 21, 21]         186,624
     BatchNorm2d-593          [-1, 432, 21, 21]             864
      ReluConvBn-594          [-1, 432, 21, 21]               0
            Cell-595         [-1, 2160, 21, 21]               0
            ReLU-596         [-1, 1080, 42, 42]               0
       AvgPool2d-597         [-1, 1080, 21, 21]               0
          Conv2d-598          [-1, 216, 21, 21]         233,280
       ZeroPad2d-599         [-1, 1080, 43, 43]               0
       AvgPool2d-600         [-1, 1080, 21, 21]               0
          Conv2d-601          [-1, 216, 21, 21]         233,280
     BatchNorm2d-602          [-1, 432, 21, 21]             864
FactorizedReduction-603          [-1, 432, 21, 21]               0
            ReLU-604         [-1, 2160, 21, 21]               0
          Conv2d-605          [-1, 432, 21, 21]         933,120
     BatchNorm2d-606          [-1, 432, 21, 21]             864
      ReluConvBn-607          [-1, 432, 21, 21]               0
            ReLU-608          [-1, 432, 21, 21]               0
          Conv2d-609          [-1, 432, 21, 21]          10,800
          Conv2d-610          [-1, 432, 21, 21]         186,624
 SeparableConv2d-611          [-1, 432, 21, 21]               0
     BatchNorm2d-612          [-1, 432, 21, 21]             864
            ReLU-613          [-1, 432, 21, 21]               0
          Conv2d-614          [-1, 432, 21, 21]          10,800
          Conv2d-615          [-1, 432, 21, 21]         186,624
 SeparableConv2d-616          [-1, 432, 21, 21]               0
     BatchNorm2d-617          [-1, 432, 21, 21]             864
BranchSeparables-618          [-1, 432, 21, 21]               0
       MaxPool2d-619          [-1, 432, 21, 21]               0
         MaxPool-620          [-1, 432, 21, 21]               0
            ReLU-621          [-1, 432, 21, 21]               0
          Conv2d-622          [-1, 432, 21, 21]          21,168
          Conv2d-623          [-1, 432, 21, 21]         186,624
 SeparableConv2d-624          [-1, 432, 21, 21]               0
     BatchNorm2d-625          [-1, 432, 21, 21]             864
            ReLU-626          [-1, 432, 21, 21]               0
          Conv2d-627          [-1, 432, 21, 21]          21,168
          Conv2d-628          [-1, 432, 21, 21]         186,624
 SeparableConv2d-629          [-1, 432, 21, 21]               0
     BatchNorm2d-630          [-1, 432, 21, 21]             864
BranchSeparables-631          [-1, 432, 21, 21]               0
       MaxPool2d-632          [-1, 432, 21, 21]               0
         MaxPool-633          [-1, 432, 21, 21]               0
            ReLU-634          [-1, 432, 21, 21]               0
          Conv2d-635          [-1, 432, 21, 21]          10,800
          Conv2d-636          [-1, 432, 21, 21]         186,624
 SeparableConv2d-637          [-1, 432, 21, 21]               0
     BatchNorm2d-638          [-1, 432, 21, 21]             864
            ReLU-639          [-1, 432, 21, 21]               0
          Conv2d-640          [-1, 432, 21, 21]          10,800
          Conv2d-641          [-1, 432, 21, 21]         186,624
 SeparableConv2d-642          [-1, 432, 21, 21]               0
     BatchNorm2d-643          [-1, 432, 21, 21]             864
BranchSeparables-644          [-1, 432, 21, 21]               0
            ReLU-645          [-1, 432, 21, 21]               0
          Conv2d-646          [-1, 432, 21, 21]           3,888
          Conv2d-647          [-1, 432, 21, 21]         186,624
 SeparableConv2d-648          [-1, 432, 21, 21]               0
     BatchNorm2d-649          [-1, 432, 21, 21]             864
            ReLU-650          [-1, 432, 21, 21]               0
          Conv2d-651          [-1, 432, 21, 21]           3,888
          Conv2d-652          [-1, 432, 21, 21]         186,624
 SeparableConv2d-653          [-1, 432, 21, 21]               0
     BatchNorm2d-654          [-1, 432, 21, 21]             864
BranchSeparables-655          [-1, 432, 21, 21]               0
            ReLU-656          [-1, 432, 21, 21]               0
          Conv2d-657          [-1, 432, 21, 21]           3,888
          Conv2d-658          [-1, 432, 21, 21]         186,624
 SeparableConv2d-659          [-1, 432, 21, 21]               0
     BatchNorm2d-660          [-1, 432, 21, 21]             864
            ReLU-661          [-1, 432, 21, 21]               0
          Conv2d-662          [-1, 432, 21, 21]           3,888
          Conv2d-663          [-1, 432, 21, 21]         186,624
 SeparableConv2d-664          [-1, 432, 21, 21]               0
     BatchNorm2d-665          [-1, 432, 21, 21]             864
BranchSeparables-666          [-1, 432, 21, 21]               0
       MaxPool2d-667          [-1, 432, 21, 21]               0
         MaxPool-668          [-1, 432, 21, 21]               0
            ReLU-669          [-1, 432, 21, 21]               0
          Conv2d-670          [-1, 432, 21, 21]           3,888
          Conv2d-671          [-1, 432, 21, 21]         186,624
 SeparableConv2d-672          [-1, 432, 21, 21]               0
     BatchNorm2d-673          [-1, 432, 21, 21]             864
            ReLU-674          [-1, 432, 21, 21]               0
          Conv2d-675          [-1, 432, 21, 21]           3,888
          Conv2d-676          [-1, 432, 21, 21]         186,624
 SeparableConv2d-677          [-1, 432, 21, 21]               0
     BatchNorm2d-678          [-1, 432, 21, 21]             864
BranchSeparables-679          [-1, 432, 21, 21]               0
            Cell-680         [-1, 2160, 21, 21]               0
            ReLU-681         [-1, 2160, 21, 21]               0
          Conv2d-682          [-1, 432, 21, 21]         933,120
     BatchNorm2d-683          [-1, 432, 21, 21]             864
      ReluConvBn-684          [-1, 432, 21, 21]               0
            ReLU-685         [-1, 2160, 21, 21]               0
          Conv2d-686          [-1, 432, 21, 21]         933,120
     BatchNorm2d-687          [-1, 432, 21, 21]             864
      ReluConvBn-688          [-1, 432, 21, 21]               0
            ReLU-689          [-1, 432, 21, 21]               0
          Conv2d-690          [-1, 432, 21, 21]          10,800
          Conv2d-691          [-1, 432, 21, 21]         186,624
 SeparableConv2d-692          [-1, 432, 21, 21]               0
     BatchNorm2d-693          [-1, 432, 21, 21]             864
            ReLU-694          [-1, 432, 21, 21]               0
          Conv2d-695          [-1, 432, 21, 21]          10,800
          Conv2d-696          [-1, 432, 21, 21]         186,624
 SeparableConv2d-697          [-1, 432, 21, 21]               0
     BatchNorm2d-698          [-1, 432, 21, 21]             864
BranchSeparables-699          [-1, 432, 21, 21]               0
       MaxPool2d-700          [-1, 432, 21, 21]               0
         MaxPool-701          [-1, 432, 21, 21]               0
            ReLU-702          [-1, 432, 21, 21]               0
          Conv2d-703          [-1, 432, 21, 21]          21,168
          Conv2d-704          [-1, 432, 21, 21]         186,624
 SeparableConv2d-705          [-1, 432, 21, 21]               0
     BatchNorm2d-706          [-1, 432, 21, 21]             864
            ReLU-707          [-1, 432, 21, 21]               0
          Conv2d-708          [-1, 432, 21, 21]          21,168
          Conv2d-709          [-1, 432, 21, 21]         186,624
 SeparableConv2d-710          [-1, 432, 21, 21]               0
     BatchNorm2d-711          [-1, 432, 21, 21]             864
BranchSeparables-712          [-1, 432, 21, 21]               0
       MaxPool2d-713          [-1, 432, 21, 21]               0
         MaxPool-714          [-1, 432, 21, 21]               0
            ReLU-715          [-1, 432, 21, 21]               0
          Conv2d-716          [-1, 432, 21, 21]          10,800
          Conv2d-717          [-1, 432, 21, 21]         186,624
 SeparableConv2d-718          [-1, 432, 21, 21]               0
     BatchNorm2d-719          [-1, 432, 21, 21]             864
            ReLU-720          [-1, 432, 21, 21]               0
          Conv2d-721          [-1, 432, 21, 21]          10,800
          Conv2d-722          [-1, 432, 21, 21]         186,624
 SeparableConv2d-723          [-1, 432, 21, 21]               0
     BatchNorm2d-724          [-1, 432, 21, 21]             864
BranchSeparables-725          [-1, 432, 21, 21]               0
            ReLU-726          [-1, 432, 21, 21]               0
          Conv2d-727          [-1, 432, 21, 21]           3,888
          Conv2d-728          [-1, 432, 21, 21]         186,624
 SeparableConv2d-729          [-1, 432, 21, 21]               0
     BatchNorm2d-730          [-1, 432, 21, 21]             864
            ReLU-731          [-1, 432, 21, 21]               0
          Conv2d-732          [-1, 432, 21, 21]           3,888
          Conv2d-733          [-1, 432, 21, 21]         186,624
 SeparableConv2d-734          [-1, 432, 21, 21]               0
     BatchNorm2d-735          [-1, 432, 21, 21]             864
BranchSeparables-736          [-1, 432, 21, 21]               0
            ReLU-737          [-1, 432, 21, 21]               0
          Conv2d-738          [-1, 432, 21, 21]           3,888
          Conv2d-739          [-1, 432, 21, 21]         186,624
 SeparableConv2d-740          [-1, 432, 21, 21]               0
     BatchNorm2d-741          [-1, 432, 21, 21]             864
            ReLU-742          [-1, 432, 21, 21]               0
          Conv2d-743          [-1, 432, 21, 21]           3,888
          Conv2d-744          [-1, 432, 21, 21]         186,624
 SeparableConv2d-745          [-1, 432, 21, 21]               0
     BatchNorm2d-746          [-1, 432, 21, 21]             864
BranchSeparables-747          [-1, 432, 21, 21]               0
       MaxPool2d-748          [-1, 432, 21, 21]               0
         MaxPool-749          [-1, 432, 21, 21]               0
            ReLU-750          [-1, 432, 21, 21]               0
          Conv2d-751          [-1, 432, 21, 21]           3,888
          Conv2d-752          [-1, 432, 21, 21]         186,624
 SeparableConv2d-753          [-1, 432, 21, 21]               0
     BatchNorm2d-754          [-1, 432, 21, 21]             864
            ReLU-755          [-1, 432, 21, 21]               0
          Conv2d-756          [-1, 432, 21, 21]           3,888
          Conv2d-757          [-1, 432, 21, 21]         186,624
 SeparableConv2d-758          [-1, 432, 21, 21]               0
     BatchNorm2d-759          [-1, 432, 21, 21]             864
BranchSeparables-760          [-1, 432, 21, 21]               0
            Cell-761         [-1, 2160, 21, 21]               0
            ReLU-762         [-1, 2160, 21, 21]               0
          Conv2d-763          [-1, 432, 21, 21]         933,120
     BatchNorm2d-764          [-1, 432, 21, 21]             864
      ReluConvBn-765          [-1, 432, 21, 21]               0
            ReLU-766         [-1, 2160, 21, 21]               0
          Conv2d-767          [-1, 432, 21, 21]         933,120
     BatchNorm2d-768          [-1, 432, 21, 21]             864
      ReluConvBn-769          [-1, 432, 21, 21]               0
            ReLU-770          [-1, 432, 21, 21]               0
          Conv2d-771          [-1, 432, 21, 21]          10,800
          Conv2d-772          [-1, 432, 21, 21]         186,624
 SeparableConv2d-773          [-1, 432, 21, 21]               0
     BatchNorm2d-774          [-1, 432, 21, 21]             864
            ReLU-775          [-1, 432, 21, 21]               0
          Conv2d-776          [-1, 432, 21, 21]          10,800
          Conv2d-777          [-1, 432, 21, 21]         186,624
 SeparableConv2d-778          [-1, 432, 21, 21]               0
     BatchNorm2d-779          [-1, 432, 21, 21]             864
BranchSeparables-780          [-1, 432, 21, 21]               0
       MaxPool2d-781          [-1, 432, 21, 21]               0
         MaxPool-782          [-1, 432, 21, 21]               0
            ReLU-783          [-1, 432, 21, 21]               0
          Conv2d-784          [-1, 432, 21, 21]          21,168
          Conv2d-785          [-1, 432, 21, 21]         186,624
 SeparableConv2d-786          [-1, 432, 21, 21]               0
     BatchNorm2d-787          [-1, 432, 21, 21]             864
            ReLU-788          [-1, 432, 21, 21]               0
          Conv2d-789          [-1, 432, 21, 21]          21,168
          Conv2d-790          [-1, 432, 21, 21]         186,624
 SeparableConv2d-791          [-1, 432, 21, 21]               0
     BatchNorm2d-792          [-1, 432, 21, 21]             864
BranchSeparables-793          [-1, 432, 21, 21]               0
       MaxPool2d-794          [-1, 432, 21, 21]               0
         MaxPool-795          [-1, 432, 21, 21]               0
            ReLU-796          [-1, 432, 21, 21]               0
          Conv2d-797          [-1, 432, 21, 21]          10,800
          Conv2d-798          [-1, 432, 21, 21]         186,624
 SeparableConv2d-799          [-1, 432, 21, 21]               0
     BatchNorm2d-800          [-1, 432, 21, 21]             864
            ReLU-801          [-1, 432, 21, 21]               0
          Conv2d-802          [-1, 432, 21, 21]          10,800
          Conv2d-803          [-1, 432, 21, 21]         186,624
 SeparableConv2d-804          [-1, 432, 21, 21]               0
     BatchNorm2d-805          [-1, 432, 21, 21]             864
BranchSeparables-806          [-1, 432, 21, 21]               0
            ReLU-807          [-1, 432, 21, 21]               0
          Conv2d-808          [-1, 432, 21, 21]           3,888
          Conv2d-809          [-1, 432, 21, 21]         186,624
 SeparableConv2d-810          [-1, 432, 21, 21]               0
     BatchNorm2d-811          [-1, 432, 21, 21]             864
            ReLU-812          [-1, 432, 21, 21]               0
          Conv2d-813          [-1, 432, 21, 21]           3,888
          Conv2d-814          [-1, 432, 21, 21]         186,624
 SeparableConv2d-815          [-1, 432, 21, 21]               0
     BatchNorm2d-816          [-1, 432, 21, 21]             864
BranchSeparables-817          [-1, 432, 21, 21]               0
            ReLU-818          [-1, 432, 21, 21]               0
          Conv2d-819          [-1, 432, 21, 21]           3,888
          Conv2d-820          [-1, 432, 21, 21]         186,624
 SeparableConv2d-821          [-1, 432, 21, 21]               0
     BatchNorm2d-822          [-1, 432, 21, 21]             864
            ReLU-823          [-1, 432, 21, 21]               0
          Conv2d-824          [-1, 432, 21, 21]           3,888
          Conv2d-825          [-1, 432, 21, 21]         186,624
 SeparableConv2d-826          [-1, 432, 21, 21]               0
     BatchNorm2d-827          [-1, 432, 21, 21]             864
BranchSeparables-828          [-1, 432, 21, 21]               0
       MaxPool2d-829          [-1, 432, 21, 21]               0
         MaxPool-830          [-1, 432, 21, 21]               0
            ReLU-831          [-1, 432, 21, 21]               0
          Conv2d-832          [-1, 432, 21, 21]           3,888
          Conv2d-833          [-1, 432, 21, 21]         186,624
 SeparableConv2d-834          [-1, 432, 21, 21]               0
     BatchNorm2d-835          [-1, 432, 21, 21]             864
            ReLU-836          [-1, 432, 21, 21]               0
          Conv2d-837          [-1, 432, 21, 21]           3,888
          Conv2d-838          [-1, 432, 21, 21]         186,624
 SeparableConv2d-839          [-1, 432, 21, 21]               0
     BatchNorm2d-840          [-1, 432, 21, 21]             864
BranchSeparables-841          [-1, 432, 21, 21]               0
            Cell-842         [-1, 2160, 21, 21]               0
            ReLU-843         [-1, 2160, 21, 21]               0
          Conv2d-844          [-1, 864, 21, 21]       1,866,240
     BatchNorm2d-845          [-1, 864, 21, 21]           1,728
      ReluConvBn-846          [-1, 864, 21, 21]               0
            ReLU-847         [-1, 2160, 21, 21]               0
          Conv2d-848          [-1, 864, 21, 21]       1,866,240
     BatchNorm2d-849          [-1, 864, 21, 21]           1,728
      ReluConvBn-850          [-1, 864, 21, 21]               0
            ReLU-851          [-1, 864, 21, 21]               0
          Conv2d-852          [-1, 864, 11, 11]          21,600
          Conv2d-853          [-1, 864, 11, 11]         746,496
 SeparableConv2d-854          [-1, 864, 11, 11]               0
     BatchNorm2d-855          [-1, 864, 11, 11]           1,728
            ReLU-856          [-1, 864, 11, 11]               0
          Conv2d-857          [-1, 864, 11, 11]          21,600
          Conv2d-858          [-1, 864, 11, 11]         746,496
 SeparableConv2d-859          [-1, 864, 11, 11]               0
     BatchNorm2d-860          [-1, 864, 11, 11]           1,728
BranchSeparables-861          [-1, 864, 11, 11]               0
       MaxPool2d-862          [-1, 864, 11, 11]               0
         MaxPool-863          [-1, 864, 11, 11]               0
            ReLU-864          [-1, 864, 21, 21]               0
          Conv2d-865          [-1, 864, 11, 11]          42,336
          Conv2d-866          [-1, 864, 11, 11]         746,496
 SeparableConv2d-867          [-1, 864, 11, 11]               0
     BatchNorm2d-868          [-1, 864, 11, 11]           1,728
            ReLU-869          [-1, 864, 11, 11]               0
          Conv2d-870          [-1, 864, 11, 11]          42,336
          Conv2d-871          [-1, 864, 11, 11]         746,496
 SeparableConv2d-872          [-1, 864, 11, 11]               0
     BatchNorm2d-873          [-1, 864, 11, 11]           1,728
BranchSeparables-874          [-1, 864, 11, 11]               0
       MaxPool2d-875          [-1, 864, 11, 11]               0
         MaxPool-876          [-1, 864, 11, 11]               0
            ReLU-877          [-1, 864, 21, 21]               0
          Conv2d-878          [-1, 864, 11, 11]          21,600
          Conv2d-879          [-1, 864, 11, 11]         746,496
 SeparableConv2d-880          [-1, 864, 11, 11]               0
     BatchNorm2d-881          [-1, 864, 11, 11]           1,728
            ReLU-882          [-1, 864, 11, 11]               0
          Conv2d-883          [-1, 864, 11, 11]          21,600
          Conv2d-884          [-1, 864, 11, 11]         746,496
 SeparableConv2d-885          [-1, 864, 11, 11]               0
     BatchNorm2d-886          [-1, 864, 11, 11]           1,728
BranchSeparables-887          [-1, 864, 11, 11]               0
            ReLU-888          [-1, 864, 21, 21]               0
          Conv2d-889          [-1, 864, 11, 11]           7,776
          Conv2d-890          [-1, 864, 11, 11]         746,496
 SeparableConv2d-891          [-1, 864, 11, 11]               0
     BatchNorm2d-892          [-1, 864, 11, 11]           1,728
            ReLU-893          [-1, 864, 11, 11]               0
          Conv2d-894          [-1, 864, 11, 11]           7,776
          Conv2d-895          [-1, 864, 11, 11]         746,496
 SeparableConv2d-896          [-1, 864, 11, 11]               0
     BatchNorm2d-897          [-1, 864, 11, 11]           1,728
BranchSeparables-898          [-1, 864, 11, 11]               0
            ReLU-899          [-1, 864, 11, 11]               0
          Conv2d-900          [-1, 864, 11, 11]           7,776
          Conv2d-901          [-1, 864, 11, 11]         746,496
 SeparableConv2d-902          [-1, 864, 11, 11]               0
     BatchNorm2d-903          [-1, 864, 11, 11]           1,728
            ReLU-904          [-1, 864, 11, 11]               0
          Conv2d-905          [-1, 864, 11, 11]           7,776
          Conv2d-906          [-1, 864, 11, 11]         746,496
 SeparableConv2d-907          [-1, 864, 11, 11]               0
     BatchNorm2d-908          [-1, 864, 11, 11]           1,728
BranchSeparables-909          [-1, 864, 11, 11]               0
       MaxPool2d-910          [-1, 864, 11, 11]               0
         MaxPool-911          [-1, 864, 11, 11]               0
            ReLU-912          [-1, 864, 21, 21]               0
          Conv2d-913          [-1, 864, 11, 11]           7,776
          Conv2d-914          [-1, 864, 11, 11]         746,496
 SeparableConv2d-915          [-1, 864, 11, 11]               0
     BatchNorm2d-916          [-1, 864, 11, 11]           1,728
            ReLU-917          [-1, 864, 11, 11]               0
          Conv2d-918          [-1, 864, 11, 11]           7,776
          Conv2d-919          [-1, 864, 11, 11]         746,496
 SeparableConv2d-920          [-1, 864, 11, 11]               0
     BatchNorm2d-921          [-1, 864, 11, 11]           1,728
BranchSeparables-922          [-1, 864, 11, 11]               0
            ReLU-923          [-1, 864, 21, 21]               0
          Conv2d-924          [-1, 864, 11, 11]         746,496
     BatchNorm2d-925          [-1, 864, 11, 11]           1,728
      ReluConvBn-926          [-1, 864, 11, 11]               0
            Cell-927         [-1, 4320, 11, 11]               0
            ReLU-928         [-1, 2160, 21, 21]               0
       AvgPool2d-929         [-1, 2160, 11, 11]               0
          Conv2d-930          [-1, 432, 11, 11]         933,120
       ZeroPad2d-931         [-1, 2160, 22, 22]               0
       AvgPool2d-932         [-1, 2160, 11, 11]               0
          Conv2d-933          [-1, 432, 11, 11]         933,120
     BatchNorm2d-934          [-1, 864, 11, 11]           1,728
FactorizedReduction-935          [-1, 864, 11, 11]               0
            ReLU-936         [-1, 4320, 11, 11]               0
          Conv2d-937          [-1, 864, 11, 11]       3,732,480
     BatchNorm2d-938          [-1, 864, 11, 11]           1,728
      ReluConvBn-939          [-1, 864, 11, 11]               0
            ReLU-940          [-1, 864, 11, 11]               0
          Conv2d-941          [-1, 864, 11, 11]          21,600
          Conv2d-942          [-1, 864, 11, 11]         746,496
 SeparableConv2d-943          [-1, 864, 11, 11]               0
     BatchNorm2d-944          [-1, 864, 11, 11]           1,728
            ReLU-945          [-1, 864, 11, 11]               0
          Conv2d-946          [-1, 864, 11, 11]          21,600
          Conv2d-947          [-1, 864, 11, 11]         746,496
 SeparableConv2d-948          [-1, 864, 11, 11]               0
     BatchNorm2d-949          [-1, 864, 11, 11]           1,728
BranchSeparables-950          [-1, 864, 11, 11]               0
       MaxPool2d-951          [-1, 864, 11, 11]               0
         MaxPool-952          [-1, 864, 11, 11]               0
            ReLU-953          [-1, 864, 11, 11]               0
          Conv2d-954          [-1, 864, 11, 11]          42,336
          Conv2d-955          [-1, 864, 11, 11]         746,496
 SeparableConv2d-956          [-1, 864, 11, 11]               0
     BatchNorm2d-957          [-1, 864, 11, 11]           1,728
            ReLU-958          [-1, 864, 11, 11]               0
          Conv2d-959          [-1, 864, 11, 11]          42,336
          Conv2d-960          [-1, 864, 11, 11]         746,496
 SeparableConv2d-961          [-1, 864, 11, 11]               0
     BatchNorm2d-962          [-1, 864, 11, 11]           1,728
BranchSeparables-963          [-1, 864, 11, 11]               0
       MaxPool2d-964          [-1, 864, 11, 11]               0
         MaxPool-965          [-1, 864, 11, 11]               0
            ReLU-966          [-1, 864, 11, 11]               0
          Conv2d-967          [-1, 864, 11, 11]          21,600
          Conv2d-968          [-1, 864, 11, 11]         746,496
 SeparableConv2d-969          [-1, 864, 11, 11]               0
     BatchNorm2d-970          [-1, 864, 11, 11]           1,728
            ReLU-971          [-1, 864, 11, 11]               0
          Conv2d-972          [-1, 864, 11, 11]          21,600
          Conv2d-973          [-1, 864, 11, 11]         746,496
 SeparableConv2d-974          [-1, 864, 11, 11]               0
     BatchNorm2d-975          [-1, 864, 11, 11]           1,728
BranchSeparables-976          [-1, 864, 11, 11]               0
            ReLU-977          [-1, 864, 11, 11]               0
          Conv2d-978          [-1, 864, 11, 11]           7,776
          Conv2d-979          [-1, 864, 11, 11]         746,496
 SeparableConv2d-980          [-1, 864, 11, 11]               0
     BatchNorm2d-981          [-1, 864, 11, 11]           1,728
            ReLU-982          [-1, 864, 11, 11]               0
          Conv2d-983          [-1, 864, 11, 11]           7,776
          Conv2d-984          [-1, 864, 11, 11]         746,496
 SeparableConv2d-985          [-1, 864, 11, 11]               0
     BatchNorm2d-986          [-1, 864, 11, 11]           1,728
BranchSeparables-987          [-1, 864, 11, 11]               0
            ReLU-988          [-1, 864, 11, 11]               0
          Conv2d-989          [-1, 864, 11, 11]           7,776
          Conv2d-990          [-1, 864, 11, 11]         746,496
 SeparableConv2d-991          [-1, 864, 11, 11]               0
     BatchNorm2d-992          [-1, 864, 11, 11]           1,728
            ReLU-993          [-1, 864, 11, 11]               0
          Conv2d-994          [-1, 864, 11, 11]           7,776
          Conv2d-995          [-1, 864, 11, 11]         746,496
 SeparableConv2d-996          [-1, 864, 11, 11]               0
     BatchNorm2d-997          [-1, 864, 11, 11]           1,728
BranchSeparables-998          [-1, 864, 11, 11]               0
       MaxPool2d-999          [-1, 864, 11, 11]               0
        MaxPool-1000          [-1, 864, 11, 11]               0
           ReLU-1001          [-1, 864, 11, 11]               0
         Conv2d-1002          [-1, 864, 11, 11]           7,776
         Conv2d-1003          [-1, 864, 11, 11]         746,496
SeparableConv2d-1004          [-1, 864, 11, 11]               0
    BatchNorm2d-1005          [-1, 864, 11, 11]           1,728
           ReLU-1006          [-1, 864, 11, 11]               0
         Conv2d-1007          [-1, 864, 11, 11]           7,776
         Conv2d-1008          [-1, 864, 11, 11]         746,496
SeparableConv2d-1009          [-1, 864, 11, 11]               0
    BatchNorm2d-1010          [-1, 864, 11, 11]           1,728
BranchSeparables-1011          [-1, 864, 11, 11]               0
           Cell-1012         [-1, 4320, 11, 11]               0
           ReLU-1013         [-1, 4320, 11, 11]               0
         Conv2d-1014          [-1, 864, 11, 11]       3,732,480
    BatchNorm2d-1015          [-1, 864, 11, 11]           1,728
     ReluConvBn-1016          [-1, 864, 11, 11]               0
           ReLU-1017         [-1, 4320, 11, 11]               0
         Conv2d-1018          [-1, 864, 11, 11]       3,732,480
    BatchNorm2d-1019          [-1, 864, 11, 11]           1,728
     ReluConvBn-1020          [-1, 864, 11, 11]               0
           ReLU-1021          [-1, 864, 11, 11]               0
         Conv2d-1022          [-1, 864, 11, 11]          21,600
         Conv2d-1023          [-1, 864, 11, 11]         746,496
SeparableConv2d-1024          [-1, 864, 11, 11]               0
    BatchNorm2d-1025          [-1, 864, 11, 11]           1,728
           ReLU-1026          [-1, 864, 11, 11]               0
         Conv2d-1027          [-1, 864, 11, 11]          21,600
         Conv2d-1028          [-1, 864, 11, 11]         746,496
SeparableConv2d-1029          [-1, 864, 11, 11]               0
    BatchNorm2d-1030          [-1, 864, 11, 11]           1,728
BranchSeparables-1031          [-1, 864, 11, 11]               0
      MaxPool2d-1032          [-1, 864, 11, 11]               0
        MaxPool-1033          [-1, 864, 11, 11]               0
           ReLU-1034          [-1, 864, 11, 11]               0
         Conv2d-1035          [-1, 864, 11, 11]          42,336
         Conv2d-1036          [-1, 864, 11, 11]         746,496
SeparableConv2d-1037          [-1, 864, 11, 11]               0
    BatchNorm2d-1038          [-1, 864, 11, 11]           1,728
           ReLU-1039          [-1, 864, 11, 11]               0
         Conv2d-1040          [-1, 864, 11, 11]          42,336
         Conv2d-1041          [-1, 864, 11, 11]         746,496
SeparableConv2d-1042          [-1, 864, 11, 11]               0
    BatchNorm2d-1043          [-1, 864, 11, 11]           1,728
BranchSeparables-1044          [-1, 864, 11, 11]               0
      MaxPool2d-1045          [-1, 864, 11, 11]               0
        MaxPool-1046          [-1, 864, 11, 11]               0
           ReLU-1047          [-1, 864, 11, 11]               0
         Conv2d-1048          [-1, 864, 11, 11]          21,600
         Conv2d-1049          [-1, 864, 11, 11]         746,496
SeparableConv2d-1050          [-1, 864, 11, 11]               0
    BatchNorm2d-1051          [-1, 864, 11, 11]           1,728
           ReLU-1052          [-1, 864, 11, 11]               0
         Conv2d-1053          [-1, 864, 11, 11]          21,600
         Conv2d-1054          [-1, 864, 11, 11]         746,496
SeparableConv2d-1055          [-1, 864, 11, 11]               0
    BatchNorm2d-1056          [-1, 864, 11, 11]           1,728
BranchSeparables-1057          [-1, 864, 11, 11]               0
           ReLU-1058          [-1, 864, 11, 11]               0
         Conv2d-1059          [-1, 864, 11, 11]           7,776
         Conv2d-1060          [-1, 864, 11, 11]         746,496
SeparableConv2d-1061          [-1, 864, 11, 11]               0
    BatchNorm2d-1062          [-1, 864, 11, 11]           1,728
           ReLU-1063          [-1, 864, 11, 11]               0
         Conv2d-1064          [-1, 864, 11, 11]           7,776
         Conv2d-1065          [-1, 864, 11, 11]         746,496
SeparableConv2d-1066          [-1, 864, 11, 11]               0
    BatchNorm2d-1067          [-1, 864, 11, 11]           1,728
BranchSeparables-1068          [-1, 864, 11, 11]               0
           ReLU-1069          [-1, 864, 11, 11]               0
         Conv2d-1070          [-1, 864, 11, 11]           7,776
         Conv2d-1071          [-1, 864, 11, 11]         746,496
SeparableConv2d-1072          [-1, 864, 11, 11]               0
    BatchNorm2d-1073          [-1, 864, 11, 11]           1,728
           ReLU-1074          [-1, 864, 11, 11]               0
         Conv2d-1075          [-1, 864, 11, 11]           7,776
         Conv2d-1076          [-1, 864, 11, 11]         746,496
SeparableConv2d-1077          [-1, 864, 11, 11]               0
    BatchNorm2d-1078          [-1, 864, 11, 11]           1,728
BranchSeparables-1079          [-1, 864, 11, 11]               0
      MaxPool2d-1080          [-1, 864, 11, 11]               0
        MaxPool-1081          [-1, 864, 11, 11]               0
           ReLU-1082          [-1, 864, 11, 11]               0
         Conv2d-1083          [-1, 864, 11, 11]           7,776
         Conv2d-1084          [-1, 864, 11, 11]         746,496
SeparableConv2d-1085          [-1, 864, 11, 11]               0
    BatchNorm2d-1086          [-1, 864, 11, 11]           1,728
           ReLU-1087          [-1, 864, 11, 11]               0
         Conv2d-1088          [-1, 864, 11, 11]           7,776
         Conv2d-1089          [-1, 864, 11, 11]         746,496
SeparableConv2d-1090          [-1, 864, 11, 11]               0
    BatchNorm2d-1091          [-1, 864, 11, 11]           1,728
BranchSeparables-1092          [-1, 864, 11, 11]               0
           Cell-1093         [-1, 4320, 11, 11]               0
           ReLU-1094         [-1, 4320, 11, 11]               0
         Conv2d-1095          [-1, 864, 11, 11]       3,732,480
    BatchNorm2d-1096          [-1, 864, 11, 11]           1,728
     ReluConvBn-1097          [-1, 864, 11, 11]               0
           ReLU-1098         [-1, 4320, 11, 11]               0
         Conv2d-1099          [-1, 864, 11, 11]       3,732,480
    BatchNorm2d-1100          [-1, 864, 11, 11]           1,728
     ReluConvBn-1101          [-1, 864, 11, 11]               0
           ReLU-1102          [-1, 864, 11, 11]               0
         Conv2d-1103          [-1, 864, 11, 11]          21,600
         Conv2d-1104          [-1, 864, 11, 11]         746,496
SeparableConv2d-1105          [-1, 864, 11, 11]               0
    BatchNorm2d-1106          [-1, 864, 11, 11]           1,728
           ReLU-1107          [-1, 864, 11, 11]               0
         Conv2d-1108          [-1, 864, 11, 11]          21,600
         Conv2d-1109          [-1, 864, 11, 11]         746,496
SeparableConv2d-1110          [-1, 864, 11, 11]               0
    BatchNorm2d-1111          [-1, 864, 11, 11]           1,728
BranchSeparables-1112          [-1, 864, 11, 11]               0
      MaxPool2d-1113          [-1, 864, 11, 11]               0
        MaxPool-1114          [-1, 864, 11, 11]               0
           ReLU-1115          [-1, 864, 11, 11]               0
         Conv2d-1116          [-1, 864, 11, 11]          42,336
         Conv2d-1117          [-1, 864, 11, 11]         746,496
SeparableConv2d-1118          [-1, 864, 11, 11]               0
    BatchNorm2d-1119          [-1, 864, 11, 11]           1,728
           ReLU-1120          [-1, 864, 11, 11]               0
         Conv2d-1121          [-1, 864, 11, 11]          42,336
         Conv2d-1122          [-1, 864, 11, 11]         746,496
SeparableConv2d-1123          [-1, 864, 11, 11]               0
    BatchNorm2d-1124          [-1, 864, 11, 11]           1,728
BranchSeparables-1125          [-1, 864, 11, 11]               0
      MaxPool2d-1126          [-1, 864, 11, 11]               0
        MaxPool-1127          [-1, 864, 11, 11]               0
           ReLU-1128          [-1, 864, 11, 11]               0
         Conv2d-1129          [-1, 864, 11, 11]          21,600
         Conv2d-1130          [-1, 864, 11, 11]         746,496
SeparableConv2d-1131          [-1, 864, 11, 11]               0
    BatchNorm2d-1132          [-1, 864, 11, 11]           1,728
           ReLU-1133          [-1, 864, 11, 11]               0
         Conv2d-1134          [-1, 864, 11, 11]          21,600
         Conv2d-1135          [-1, 864, 11, 11]         746,496
SeparableConv2d-1136          [-1, 864, 11, 11]               0
    BatchNorm2d-1137          [-1, 864, 11, 11]           1,728
BranchSeparables-1138          [-1, 864, 11, 11]               0
           ReLU-1139          [-1, 864, 11, 11]               0
         Conv2d-1140          [-1, 864, 11, 11]           7,776
         Conv2d-1141          [-1, 864, 11, 11]         746,496
SeparableConv2d-1142          [-1, 864, 11, 11]               0
    BatchNorm2d-1143          [-1, 864, 11, 11]           1,728
           ReLU-1144          [-1, 864, 11, 11]               0
         Conv2d-1145          [-1, 864, 11, 11]           7,776
         Conv2d-1146          [-1, 864, 11, 11]         746,496
SeparableConv2d-1147          [-1, 864, 11, 11]               0
    BatchNorm2d-1148          [-1, 864, 11, 11]           1,728
BranchSeparables-1149          [-1, 864, 11, 11]               0
           ReLU-1150          [-1, 864, 11, 11]               0
         Conv2d-1151          [-1, 864, 11, 11]           7,776
         Conv2d-1152          [-1, 864, 11, 11]         746,496
SeparableConv2d-1153          [-1, 864, 11, 11]               0
    BatchNorm2d-1154          [-1, 864, 11, 11]           1,728
           ReLU-1155          [-1, 864, 11, 11]               0
         Conv2d-1156          [-1, 864, 11, 11]           7,776
         Conv2d-1157          [-1, 864, 11, 11]         746,496
SeparableConv2d-1158          [-1, 864, 11, 11]               0
    BatchNorm2d-1159          [-1, 864, 11, 11]           1,728
BranchSeparables-1160          [-1, 864, 11, 11]               0
      MaxPool2d-1161          [-1, 864, 11, 11]               0
        MaxPool-1162          [-1, 864, 11, 11]               0
           ReLU-1163          [-1, 864, 11, 11]               0
         Conv2d-1164          [-1, 864, 11, 11]           7,776
         Conv2d-1165          [-1, 864, 11, 11]         746,496
SeparableConv2d-1166          [-1, 864, 11, 11]               0
    BatchNorm2d-1167          [-1, 864, 11, 11]           1,728
           ReLU-1168          [-1, 864, 11, 11]               0
         Conv2d-1169          [-1, 864, 11, 11]           7,776
         Conv2d-1170          [-1, 864, 11, 11]         746,496
SeparableConv2d-1171          [-1, 864, 11, 11]               0
    BatchNorm2d-1172          [-1, 864, 11, 11]           1,728
BranchSeparables-1173          [-1, 864, 11, 11]               0
           Cell-1174         [-1, 4320, 11, 11]               0
           ReLU-1175         [-1, 4320, 11, 11]               0
      AvgPool2d-1176           [-1, 4320, 1, 1]               0
        Dropout-1177                 [-1, 4320]               0
         Linear-1178                    [-1, 2]           8,642
================================================================
Total params: 81,745,310
Trainable params: 81,745,310
Non-trainable params: 0
----------------------------------------------------------------
Input size (MB): 1.25
Forward/backward pass size (MB): 2780.96
Params size (MB): 311.83
Estimated Total Size (MB): 3094.04
----------------------------------------------------------------