$date
	Mon Nov  2 14:18:33 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module parity_tb $end
$var wire 1 ! out $end
$var reg 3 " in [2:0] $end
$scope module dut $end
$var wire 3 # in [2:0] $end
$var wire 1 ! out $end
$var wire 8 $ temp [7:0] $end
$scope module a $end
$var wire 3 % in [2:0] $end
$var wire 8 & out [7:0] $end
$var wire 8 ' temp [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 '
b1 &
b0 %
b1 $
b0 #
b0 "
1!
$end
#10
0!
b10 $
b10 &
b10 '
b1 "
b1 #
b1 %
#20
b100 $
b100 &
b100 '
b10 "
b10 #
b10 %
#30
1!
b1000 $
b1000 &
b1000 '
b11 "
b11 #
b11 %
#40
0!
b10000 $
b10000 &
b10000 '
b100 "
b100 #
b100 %
#50
1!
b100000 $
b100000 &
b100000 '
b101 "
b101 #
b101 %
#60
b1000000 $
b1000000 &
b1000000 '
b110 "
b110 #
b110 %
#70
0!
b10000000 $
b10000000 &
b10000000 '
b111 "
b111 #
b111 %
#80
1!
b1 $
b1 &
b1 '
b0 "
b0 #
b0 %
#90
