
---------- Begin Simulation Statistics ----------
final_tick                               199043353000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 352976                       # Simulator instruction rate (inst/s)
host_mem_usage                                 716448                       # Number of bytes of host memory used
host_op_rate                                   352988                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   283.31                       # Real time elapsed on the host
host_tick_rate                              702574808                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003445                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.199043                       # Number of seconds simulated
sim_ticks                                199043353000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.507077                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596732                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599688                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               843                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599901                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                158                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             365                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              207                       # Number of indirect misses.
system.cpu.branchPred.lookups                  601982                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     562                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          114                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003445                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.990434                       # CPI: cycles per instruction
system.cpu.discardedOps                          2567                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49411861                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901144                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094351                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        84451328                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.502403                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        199043353                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006868     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                5      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900855     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095630     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003445                       # Class of committed instruction
system.cpu.tickCycles                       114592025                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       727745                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1472071                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           41                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       744003                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          196                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1488456                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            197                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 199043353000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                401                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       727552                       # Transaction distribution
system.membus.trans_dist::CleanEvict              193                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743925                       # Transaction distribution
system.membus.trans_dist::ReadExResp           743925                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           401                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2216397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2216397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    188400384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               188400384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744326                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744326    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              744326                       # Request fanout histogram
system.membus.respLayer1.occupancy         6912627250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7292487000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 199043353000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               528                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1471236                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          242                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             466                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           743926                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          743925                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           437                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           91                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2231793                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2232909                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        86912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    190425600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              190512512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          727942                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93126656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1472396                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000163                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012819                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1472157     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    238      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1472396                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4464160000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3720081998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2185999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 199043353000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  107                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   17                       # number of demand (read+write) hits
system.l2.demand_hits::total                      124                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 107                       # number of overall hits
system.l2.overall_hits::.cpu.data                  17                       # number of overall hits
system.l2.overall_hits::total                     124                       # number of overall hits
system.l2.demand_misses::.cpu.inst                330                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             744000                       # number of demand (read+write) misses
system.l2.demand_misses::total                 744330                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               330                       # number of overall misses
system.l2.overall_misses::.cpu.data            744000                       # number of overall misses
system.l2.overall_misses::total                744330                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34144000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  80852472000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      80886616000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34144000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  80852472000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     80886616000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              437                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           744017                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               744454                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             437                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          744017                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              744454                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.755149                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999977                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999833                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.755149                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999977                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999833                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 103466.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108672.677419                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108670.369325                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 103466.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108672.677419                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108670.369325                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              727552                       # number of writebacks
system.l2.writebacks::total                    727552                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           329                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        743998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            744327                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          329                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       743998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           744327                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27472000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  65972350000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  65999822000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27472000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  65972350000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  65999822000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.752860                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999974                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999829                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.752860                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999974                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999829                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 83501.519757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88672.751808                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88670.466072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 83501.519757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88672.751808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88670.466072                       # average overall mshr miss latency
system.l2.replacements                         727942                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       743684                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           743684                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       743684                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       743684                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          215                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              215                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          215                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          215                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          743926                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              743926                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  80844841000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   80844841000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        743926                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            743926                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108673.229595                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108673.229595                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       743926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         743926                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  65966341000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  65966341000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88673.256480                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88673.256480                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            107                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                107                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          330                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              330                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34144000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34144000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            437                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.755149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.755149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 103466.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 103466.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          329                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          329                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27472000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27472000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.752860                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.752860                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 83501.519757                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83501.519757                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                17                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           74                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              74                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7631000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7631000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data           91                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            91                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.813187                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.813187                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103121.621622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103121.621622                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           72                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           72                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6009000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6009000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.791209                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.791209                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83458.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83458.333333                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 199043353000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16210.745634                       # Cycle average of tags in use
system.l2.tags.total_refs                     1488411                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    744326                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999676                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         5.663289                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16205.082345                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.989080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989425                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12649                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3721156                       # Number of tag accesses
system.l2.tags.data_accesses                  3721156                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 199043353000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95231616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95273728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     93126656                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        93126656                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             329                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          743997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              744326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       727552                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             727552                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            211572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         478446603                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             478658175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       211572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           211572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      467871218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            467871218                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      467871218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           211572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        478446603                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            946529393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1455104.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487994.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001622115500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        80838                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        80838                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3010144                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1375758                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      744326                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     727552                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488652                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1455104                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93052                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            92978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93002                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             90902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             90898                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             90948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             91010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             91008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             90953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            90880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            90886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            90930                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  24016816750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7443260000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             51929041750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16133.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34883.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1322257                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1292652                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488652                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1455104                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744285                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  80839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  80839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  80838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  80838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  80838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  80838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  80838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  80839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  80839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  80838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  80838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  80838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  80838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  80838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  80838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  80838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  80838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  80838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       328829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    572.939637                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   383.959545                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.450916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5051      1.54%      1.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       129124     39.27%     40.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11787      3.58%     44.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        11637      3.54%     47.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10003      3.04%     50.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8600      2.62%     53.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        11019      3.35%     56.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9605      2.92%     59.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       132003     40.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       328829                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        80838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.415226                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.003768                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    109.930852                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        80836    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         80838                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        80838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.000037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.007865                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            80836    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         80838                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95273728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                93125568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95273728                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93126656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       478.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       467.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    478.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    467.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  199043158000                       # Total gap between requests
system.mem_ctrls.avgGap                     135230.74                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95231616                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     93125568                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 211571.998588669259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 478446602.534875869751                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 467865751.839500010014                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          658                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1487994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1455104                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     19527500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  51909514250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4598205107250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29677.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34885.57                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3160052.55                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1173537540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            623746200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5312588400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3796490340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15712042320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      45492389700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      38123267040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       110234061540                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.819356                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  97395983750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6646380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  95000989250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1174308660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            624159855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5316386880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3799063800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15712042320.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      45520560240                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38099544480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       110246066235                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.879668                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  97332913500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6646380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  95064059500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    199043353000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 199043353000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      3577794                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3577794                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3577794                       # number of overall hits
system.cpu.icache.overall_hits::total         3577794                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          437                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            437                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          437                       # number of overall misses
system.cpu.icache.overall_misses::total           437                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38723000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38723000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38723000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38723000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3578231                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3578231                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3578231                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3578231                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000122                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000122                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000122                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000122                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 88610.983982                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 88610.983982                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 88610.983982                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 88610.983982                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          242                       # number of writebacks
system.cpu.icache.writebacks::total               242                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          437                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          437                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          437                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          437                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     37849000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     37849000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     37849000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     37849000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000122                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000122                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000122                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000122                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 86610.983982                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86610.983982                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 86610.983982                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86610.983982                       # average overall mshr miss latency
system.cpu.icache.replacements                    242                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3577794                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3577794                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          437                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           437                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38723000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38723000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3578231                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3578231                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000122                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000122                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 88610.983982                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 88610.983982                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     37849000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     37849000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000122                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 86610.983982                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86610.983982                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 199043353000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           194.977818                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3578231                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               437                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           8188.171625                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   194.977818                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.761632                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.761632                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          195                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          195                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7156899                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7156899                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 199043353000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 199043353000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 199043353000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     47318503                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47318503                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47318538                       # number of overall hits
system.cpu.dcache.overall_hits::total        47318538                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1487923                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1487923                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1487940                       # number of overall misses
system.cpu.dcache.overall_misses::total       1487940                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 162737707000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 162737707000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 162737707000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 162737707000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806426                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806426                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806478                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806478                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030486                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030486                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030487                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030487                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 109372.398303                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 109372.398303                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 109371.148702                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 109371.148702                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       743684                       # number of writebacks
system.cpu.dcache.writebacks::total            743684                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       743917                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       743917                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       743917                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       743917                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       744006                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       744006                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       744016                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       744016                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  83083693000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  83083693000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  83084810000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  83084810000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015244                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015244                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015244                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 111670.729806                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 111670.729806                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 111670.730199                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 111670.730199                       # average overall mshr miss latency
system.cpu.dcache.replacements                 743760                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35710818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35710818                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           86                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            86                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7924000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7924000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35710904                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35710904                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 92139.534884                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 92139.534884                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           80                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           80                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7076000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7076000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        88450                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        88450                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11607685                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11607685                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1487837                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1487837                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 162729783000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 162729783000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095522                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.113614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.113614                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 109373.394397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109373.394397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       743911                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       743911                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       743926                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       743926                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  83076617000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  83076617000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.056808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.056808                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 111673.226907                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 111673.226907                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            35                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           17                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.326923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.326923                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1117000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1117000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.192308                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.192308                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       111700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       111700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       100000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       100000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        98000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        98000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        98000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        98000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 199043353000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.916360                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48062581                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            744016                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.598854                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.916360                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999673                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999673                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          98357028                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         98357028                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 199043353000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 199043353000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
