entity FullAdder is
	Port(A,B,Cin, in:std_logic;
		  S, Co out:std_logic;
	end FullAdder
	
Architecture Arch_Full_Adder of FullAdder is
	Begin
	S 