Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Mar 11 23:34:36 2025
| Host         : arch running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MATRIX_VECTOR_timing_summary_routed.rpt -pb MATRIX_VECTOR_timing_summary_routed.pb -rpx MATRIX_VECTOR_timing_summary_routed.rpx -warn_on_violation
| Design       : MATRIX_VECTOR
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  563         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (563)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1243)
5. checking no_input_delay (98)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (563)
--------------------------
 There are 563 register/latch pins with no clock driven by root clock pin: matrix_vector_clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1243)
---------------------------------------------------
 There are 1243 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (98)
-------------------------------
 There are 98 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1271          inf        0.000                      0                 1271           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1271 Endpoints
Min Delay          1271 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cell_0/multiplier_b_btint_b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/multiplier/lock_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.437ns  (logic 7.106ns (43.232%)  route 9.331ns (56.768%))
  Logic Levels:           25  (CARRY4=18 FDRE=1 LUT1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y26         FDRE                         0.000     0.000 r  cell_0/multiplier_b_btint_b_reg[3]/C
    SLICE_X94Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_0/multiplier_b_btint_b_reg[3]/Q
                         net (fo=59, routed)          2.464     2.982    cell_0/multiplier/Q[3]
    SLICE_X88Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.106 r  cell_0/multiplier/a_old_btint_a4_carry_i_11/O
                         net (fo=1, routed)           0.000     3.106    cell_0/multiplier/a_old_btint_a4_carry_i_11_n_0
    SLICE_X88Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.656 r  cell_0/multiplier/a_old_btint_a4_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.656    cell_0/multiplier/a_old_btint_a4_carry_i_1_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.878 f  cell_0/multiplier/a_old_btint_a4_carry__0_i_1/O[0]
                         net (fo=2, routed)           0.801     4.678    cell_0/multiplier/a_old_btint_a4_carry__0_i_1_n_7
    SLICE_X87Y22         LUT1 (Prop_lut1_I0_O)        0.299     4.977 r  cell_0/multiplier/a_old_btint_a4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.977    cell_0/multiplier/a_old_btint_a4_carry__0_i_4_n_0
    SLICE_X87Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.527 r  cell_0/multiplier/a_old_btint_a4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.527    cell_0/multiplier/a_old_btint_a4_carry__0_n_0
    SLICE_X87Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.749 f  cell_0/multiplier/a_old_btint_a4_carry__1/O[0]
                         net (fo=2, routed)           0.723     6.472    cell_0/multiplier/a_old_btint_a4_carry__1_n_7
    SLICE_X86Y23         LUT1 (Prop_lut1_I0_O)        0.299     6.771 r  cell_0/multiplier/a_old_btint_a2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.771    cell_0/multiplier/a_old_btint_a2_carry__1_i_3_n_0
    SLICE_X86Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.304 r  cell_0/multiplier/a_old_btint_a2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.304    cell_0/multiplier/a_old_btint_a2_carry__1_n_0
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  cell_0/multiplier/a_old_btint_a2_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.430    cell_0/multiplier/a_old_btint_a2_carry__2_n_0
    SLICE_X86Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  cell_0/multiplier/a_old_btint_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.547    cell_0/multiplier/a_old_btint_a2_carry__3_n_0
    SLICE_X86Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.664 r  cell_0/multiplier/a_old_btint_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.664    cell_0/multiplier/a_old_btint_a2_carry__4_n_0
    SLICE_X86Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  cell_0/multiplier/a_old_btint_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.781    cell_0/multiplier/a_old_btint_a2_carry__5_n_0
    SLICE_X86Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.104 r  cell_0/multiplier/a_old_btint_a2_carry__6/O[1]
                         net (fo=1, routed)           1.078     9.182    cell_0/multiplier/a_old_btint_a2[29]
    SLICE_X84Y25         LUT6 (Prop_lut6_I2_O)        0.306     9.488 r  cell_0/multiplier/a_old_btint_a1_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.488    cell_0/multiplier/a_old_btint_a1_carry__1_i_2_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.058 r  cell_0/multiplier/a_old_btint_a1_carry__1/CO[2]
                         net (fo=107, routed)         2.828    12.886    cell_0/multiplier/a_old_btint_a1_carry__1_n_1
    SLICE_X99Y15         LUT3 (Prop_lut3_I1_O)        0.313    13.199 r  cell_0/multiplier/lock_next/O
                         net (fo=1, routed)           0.473    13.671    cell_0/multiplier/lock_next_n_0
    SLICE_X98Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.266 r  cell_0/multiplier/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.266    cell_0/multiplier/lock_reg[4]_i_2_n_0
    SLICE_X98Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.383 r  cell_0/multiplier/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.383    cell_0/multiplier/lock_reg[8]_i_2_n_0
    SLICE_X98Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.500 r  cell_0/multiplier/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.500    cell_0/multiplier/lock_reg[12]_i_2_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.617 r  cell_0/multiplier/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.617    cell_0/multiplier/lock_reg[16]_i_2_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.734 r  cell_0/multiplier/lock_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.734    cell_0/multiplier/lock_reg[20]_i_2_n_0
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.851 r  cell_0/multiplier/lock_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.851    cell_0/multiplier/lock_reg[24]_i_2_n_0
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    15.174 r  cell_0/multiplier/lock_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.957    16.131    cell_0/multiplier/lock_next0[26]
    SLICE_X96Y20         LUT5 (Prop_lut5_I0_O)        0.306    16.437 r  cell_0/multiplier/lock[26]_i_1/O
                         net (fo=1, routed)           0.000    16.437    cell_0/multiplier/lock_next__0[26]
    SLICE_X96Y20         FDRE                                         r  cell_0/multiplier/lock_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier_b_btint_b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/multiplier/lock_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.290ns  (logic 7.108ns (43.633%)  route 9.182ns (56.367%))
  Logic Levels:           26  (CARRY4=19 FDRE=1 LUT1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y26         FDRE                         0.000     0.000 r  cell_0/multiplier_b_btint_b_reg[3]/C
    SLICE_X94Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_0/multiplier_b_btint_b_reg[3]/Q
                         net (fo=59, routed)          2.464     2.982    cell_0/multiplier/Q[3]
    SLICE_X88Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.106 r  cell_0/multiplier/a_old_btint_a4_carry_i_11/O
                         net (fo=1, routed)           0.000     3.106    cell_0/multiplier/a_old_btint_a4_carry_i_11_n_0
    SLICE_X88Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.656 r  cell_0/multiplier/a_old_btint_a4_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.656    cell_0/multiplier/a_old_btint_a4_carry_i_1_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.878 f  cell_0/multiplier/a_old_btint_a4_carry__0_i_1/O[0]
                         net (fo=2, routed)           0.801     4.678    cell_0/multiplier/a_old_btint_a4_carry__0_i_1_n_7
    SLICE_X87Y22         LUT1 (Prop_lut1_I0_O)        0.299     4.977 r  cell_0/multiplier/a_old_btint_a4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.977    cell_0/multiplier/a_old_btint_a4_carry__0_i_4_n_0
    SLICE_X87Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.527 r  cell_0/multiplier/a_old_btint_a4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.527    cell_0/multiplier/a_old_btint_a4_carry__0_n_0
    SLICE_X87Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.749 f  cell_0/multiplier/a_old_btint_a4_carry__1/O[0]
                         net (fo=2, routed)           0.723     6.472    cell_0/multiplier/a_old_btint_a4_carry__1_n_7
    SLICE_X86Y23         LUT1 (Prop_lut1_I0_O)        0.299     6.771 r  cell_0/multiplier/a_old_btint_a2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.771    cell_0/multiplier/a_old_btint_a2_carry__1_i_3_n_0
    SLICE_X86Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.304 r  cell_0/multiplier/a_old_btint_a2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.304    cell_0/multiplier/a_old_btint_a2_carry__1_n_0
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  cell_0/multiplier/a_old_btint_a2_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.430    cell_0/multiplier/a_old_btint_a2_carry__2_n_0
    SLICE_X86Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  cell_0/multiplier/a_old_btint_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.547    cell_0/multiplier/a_old_btint_a2_carry__3_n_0
    SLICE_X86Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.664 r  cell_0/multiplier/a_old_btint_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.664    cell_0/multiplier/a_old_btint_a2_carry__4_n_0
    SLICE_X86Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  cell_0/multiplier/a_old_btint_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.781    cell_0/multiplier/a_old_btint_a2_carry__5_n_0
    SLICE_X86Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.104 r  cell_0/multiplier/a_old_btint_a2_carry__6/O[1]
                         net (fo=1, routed)           1.078     9.182    cell_0/multiplier/a_old_btint_a2[29]
    SLICE_X84Y25         LUT6 (Prop_lut6_I2_O)        0.306     9.488 r  cell_0/multiplier/a_old_btint_a1_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.488    cell_0/multiplier/a_old_btint_a1_carry__1_i_2_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.058 r  cell_0/multiplier/a_old_btint_a1_carry__1/CO[2]
                         net (fo=107, routed)         2.828    12.886    cell_0/multiplier/a_old_btint_a1_carry__1_n_1
    SLICE_X99Y15         LUT3 (Prop_lut3_I1_O)        0.313    13.199 r  cell_0/multiplier/lock_next/O
                         net (fo=1, routed)           0.473    13.671    cell_0/multiplier/lock_next_n_0
    SLICE_X98Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.266 r  cell_0/multiplier/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.266    cell_0/multiplier/lock_reg[4]_i_2_n_0
    SLICE_X98Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.383 r  cell_0/multiplier/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.383    cell_0/multiplier/lock_reg[8]_i_2_n_0
    SLICE_X98Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.500 r  cell_0/multiplier/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.500    cell_0/multiplier/lock_reg[12]_i_2_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.617 r  cell_0/multiplier/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.617    cell_0/multiplier/lock_reg[16]_i_2_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.734 r  cell_0/multiplier/lock_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.734    cell_0/multiplier/lock_reg[20]_i_2_n_0
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.851 r  cell_0/multiplier/lock_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.851    cell_0/multiplier/lock_reg[24]_i_2_n_0
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.968 r  cell_0/multiplier/lock_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.968    cell_0/multiplier/lock_reg[28]_i_2_n_0
    SLICE_X98Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.187 r  cell_0/multiplier/lock_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.808    15.995    cell_0/multiplier/lock_next0[29]
    SLICE_X97Y21         LUT5 (Prop_lut5_I0_O)        0.295    16.290 r  cell_0/multiplier/lock[29]_i_1/O
                         net (fo=1, routed)           0.000    16.290    cell_0/multiplier/lock_next__0[29]
    SLICE_X97Y21         FDRE                                         r  cell_0/multiplier/lock_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier_b_btint_b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/multiplier/lock_reg[24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.220ns  (logic 6.982ns (43.046%)  route 9.238ns (56.954%))
  Logic Levels:           24  (CARRY4=17 FDRE=1 LUT1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y26         FDRE                         0.000     0.000 r  cell_0/multiplier_b_btint_b_reg[3]/C
    SLICE_X94Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_0/multiplier_b_btint_b_reg[3]/Q
                         net (fo=59, routed)          2.464     2.982    cell_0/multiplier/Q[3]
    SLICE_X88Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.106 r  cell_0/multiplier/a_old_btint_a4_carry_i_11/O
                         net (fo=1, routed)           0.000     3.106    cell_0/multiplier/a_old_btint_a4_carry_i_11_n_0
    SLICE_X88Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.656 r  cell_0/multiplier/a_old_btint_a4_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.656    cell_0/multiplier/a_old_btint_a4_carry_i_1_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.878 f  cell_0/multiplier/a_old_btint_a4_carry__0_i_1/O[0]
                         net (fo=2, routed)           0.801     4.678    cell_0/multiplier/a_old_btint_a4_carry__0_i_1_n_7
    SLICE_X87Y22         LUT1 (Prop_lut1_I0_O)        0.299     4.977 r  cell_0/multiplier/a_old_btint_a4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.977    cell_0/multiplier/a_old_btint_a4_carry__0_i_4_n_0
    SLICE_X87Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.527 r  cell_0/multiplier/a_old_btint_a4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.527    cell_0/multiplier/a_old_btint_a4_carry__0_n_0
    SLICE_X87Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.749 f  cell_0/multiplier/a_old_btint_a4_carry__1/O[0]
                         net (fo=2, routed)           0.723     6.472    cell_0/multiplier/a_old_btint_a4_carry__1_n_7
    SLICE_X86Y23         LUT1 (Prop_lut1_I0_O)        0.299     6.771 r  cell_0/multiplier/a_old_btint_a2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.771    cell_0/multiplier/a_old_btint_a2_carry__1_i_3_n_0
    SLICE_X86Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.304 r  cell_0/multiplier/a_old_btint_a2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.304    cell_0/multiplier/a_old_btint_a2_carry__1_n_0
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  cell_0/multiplier/a_old_btint_a2_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.430    cell_0/multiplier/a_old_btint_a2_carry__2_n_0
    SLICE_X86Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  cell_0/multiplier/a_old_btint_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.547    cell_0/multiplier/a_old_btint_a2_carry__3_n_0
    SLICE_X86Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.664 r  cell_0/multiplier/a_old_btint_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.664    cell_0/multiplier/a_old_btint_a2_carry__4_n_0
    SLICE_X86Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  cell_0/multiplier/a_old_btint_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.781    cell_0/multiplier/a_old_btint_a2_carry__5_n_0
    SLICE_X86Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.104 r  cell_0/multiplier/a_old_btint_a2_carry__6/O[1]
                         net (fo=1, routed)           1.078     9.182    cell_0/multiplier/a_old_btint_a2[29]
    SLICE_X84Y25         LUT6 (Prop_lut6_I2_O)        0.306     9.488 r  cell_0/multiplier/a_old_btint_a1_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.488    cell_0/multiplier/a_old_btint_a1_carry__1_i_2_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.058 r  cell_0/multiplier/a_old_btint_a1_carry__1/CO[2]
                         net (fo=107, routed)         2.828    12.886    cell_0/multiplier/a_old_btint_a1_carry__1_n_1
    SLICE_X99Y15         LUT3 (Prop_lut3_I1_O)        0.313    13.199 r  cell_0/multiplier/lock_next/O
                         net (fo=1, routed)           0.473    13.671    cell_0/multiplier/lock_next_n_0
    SLICE_X98Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.266 r  cell_0/multiplier/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.266    cell_0/multiplier/lock_reg[4]_i_2_n_0
    SLICE_X98Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.383 r  cell_0/multiplier/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.383    cell_0/multiplier/lock_reg[8]_i_2_n_0
    SLICE_X98Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.500 r  cell_0/multiplier/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.500    cell_0/multiplier/lock_reg[12]_i_2_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.617 r  cell_0/multiplier/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.617    cell_0/multiplier/lock_reg[16]_i_2_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.734 r  cell_0/multiplier/lock_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.734    cell_0/multiplier/lock_reg[20]_i_2_n_0
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.049 r  cell_0/multiplier/lock_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.864    15.913    cell_0/multiplier/lock_next0[24]
    SLICE_X99Y19         LUT5 (Prop_lut5_I0_O)        0.307    16.220 r  cell_0/multiplier/lock[24]_i_1/O
                         net (fo=1, routed)           0.000    16.220    cell_0/multiplier/lock_next__0[24]
    SLICE_X99Y19         FDRE                                         r  cell_0/multiplier/lock_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier_b_btint_b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/multiplier/lock_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.173ns  (logic 6.991ns (43.225%)  route 9.182ns (56.775%))
  Logic Levels:           25  (CARRY4=18 FDRE=1 LUT1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y26         FDRE                         0.000     0.000 r  cell_0/multiplier_b_btint_b_reg[3]/C
    SLICE_X94Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_0/multiplier_b_btint_b_reg[3]/Q
                         net (fo=59, routed)          2.464     2.982    cell_0/multiplier/Q[3]
    SLICE_X88Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.106 r  cell_0/multiplier/a_old_btint_a4_carry_i_11/O
                         net (fo=1, routed)           0.000     3.106    cell_0/multiplier/a_old_btint_a4_carry_i_11_n_0
    SLICE_X88Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.656 r  cell_0/multiplier/a_old_btint_a4_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.656    cell_0/multiplier/a_old_btint_a4_carry_i_1_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.878 f  cell_0/multiplier/a_old_btint_a4_carry__0_i_1/O[0]
                         net (fo=2, routed)           0.801     4.678    cell_0/multiplier/a_old_btint_a4_carry__0_i_1_n_7
    SLICE_X87Y22         LUT1 (Prop_lut1_I0_O)        0.299     4.977 r  cell_0/multiplier/a_old_btint_a4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.977    cell_0/multiplier/a_old_btint_a4_carry__0_i_4_n_0
    SLICE_X87Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.527 r  cell_0/multiplier/a_old_btint_a4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.527    cell_0/multiplier/a_old_btint_a4_carry__0_n_0
    SLICE_X87Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.749 f  cell_0/multiplier/a_old_btint_a4_carry__1/O[0]
                         net (fo=2, routed)           0.723     6.472    cell_0/multiplier/a_old_btint_a4_carry__1_n_7
    SLICE_X86Y23         LUT1 (Prop_lut1_I0_O)        0.299     6.771 r  cell_0/multiplier/a_old_btint_a2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.771    cell_0/multiplier/a_old_btint_a2_carry__1_i_3_n_0
    SLICE_X86Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.304 r  cell_0/multiplier/a_old_btint_a2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.304    cell_0/multiplier/a_old_btint_a2_carry__1_n_0
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  cell_0/multiplier/a_old_btint_a2_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.430    cell_0/multiplier/a_old_btint_a2_carry__2_n_0
    SLICE_X86Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  cell_0/multiplier/a_old_btint_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.547    cell_0/multiplier/a_old_btint_a2_carry__3_n_0
    SLICE_X86Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.664 r  cell_0/multiplier/a_old_btint_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.664    cell_0/multiplier/a_old_btint_a2_carry__4_n_0
    SLICE_X86Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  cell_0/multiplier/a_old_btint_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.781    cell_0/multiplier/a_old_btint_a2_carry__5_n_0
    SLICE_X86Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.104 r  cell_0/multiplier/a_old_btint_a2_carry__6/O[1]
                         net (fo=1, routed)           1.078     9.182    cell_0/multiplier/a_old_btint_a2[29]
    SLICE_X84Y25         LUT6 (Prop_lut6_I2_O)        0.306     9.488 r  cell_0/multiplier/a_old_btint_a1_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.488    cell_0/multiplier/a_old_btint_a1_carry__1_i_2_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.058 r  cell_0/multiplier/a_old_btint_a1_carry__1/CO[2]
                         net (fo=107, routed)         2.828    12.886    cell_0/multiplier/a_old_btint_a1_carry__1_n_1
    SLICE_X99Y15         LUT3 (Prop_lut3_I1_O)        0.313    13.199 r  cell_0/multiplier/lock_next/O
                         net (fo=1, routed)           0.473    13.671    cell_0/multiplier/lock_next_n_0
    SLICE_X98Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.266 r  cell_0/multiplier/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.266    cell_0/multiplier/lock_reg[4]_i_2_n_0
    SLICE_X98Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.383 r  cell_0/multiplier/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.383    cell_0/multiplier/lock_reg[8]_i_2_n_0
    SLICE_X98Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.500 r  cell_0/multiplier/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.500    cell_0/multiplier/lock_reg[12]_i_2_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.617 r  cell_0/multiplier/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.617    cell_0/multiplier/lock_reg[16]_i_2_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.734 r  cell_0/multiplier/lock_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.734    cell_0/multiplier/lock_reg[20]_i_2_n_0
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.851 r  cell_0/multiplier/lock_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.851    cell_0/multiplier/lock_reg[24]_i_2_n_0
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    15.070 r  cell_0/multiplier/lock_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.808    15.878    cell_0/multiplier/lock_next0[25]
    SLICE_X97Y20         LUT5 (Prop_lut5_I0_O)        0.295    16.173 r  cell_0/multiplier/lock[25]_i_1/O
                         net (fo=1, routed)           0.000    16.173    cell_0/multiplier/lock_next__0[25]
    SLICE_X97Y20         FDRE                                         r  cell_0/multiplier/lock_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier_b_btint_b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/multiplier/lock_reg[28]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.145ns  (logic 7.099ns (43.971%)  route 9.046ns (56.029%))
  Logic Levels:           25  (CARRY4=18 FDRE=1 LUT1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y26         FDRE                         0.000     0.000 r  cell_0/multiplier_b_btint_b_reg[3]/C
    SLICE_X94Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_0/multiplier_b_btint_b_reg[3]/Q
                         net (fo=59, routed)          2.464     2.982    cell_0/multiplier/Q[3]
    SLICE_X88Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.106 r  cell_0/multiplier/a_old_btint_a4_carry_i_11/O
                         net (fo=1, routed)           0.000     3.106    cell_0/multiplier/a_old_btint_a4_carry_i_11_n_0
    SLICE_X88Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.656 r  cell_0/multiplier/a_old_btint_a4_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.656    cell_0/multiplier/a_old_btint_a4_carry_i_1_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.878 f  cell_0/multiplier/a_old_btint_a4_carry__0_i_1/O[0]
                         net (fo=2, routed)           0.801     4.678    cell_0/multiplier/a_old_btint_a4_carry__0_i_1_n_7
    SLICE_X87Y22         LUT1 (Prop_lut1_I0_O)        0.299     4.977 r  cell_0/multiplier/a_old_btint_a4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.977    cell_0/multiplier/a_old_btint_a4_carry__0_i_4_n_0
    SLICE_X87Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.527 r  cell_0/multiplier/a_old_btint_a4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.527    cell_0/multiplier/a_old_btint_a4_carry__0_n_0
    SLICE_X87Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.749 f  cell_0/multiplier/a_old_btint_a4_carry__1/O[0]
                         net (fo=2, routed)           0.723     6.472    cell_0/multiplier/a_old_btint_a4_carry__1_n_7
    SLICE_X86Y23         LUT1 (Prop_lut1_I0_O)        0.299     6.771 r  cell_0/multiplier/a_old_btint_a2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.771    cell_0/multiplier/a_old_btint_a2_carry__1_i_3_n_0
    SLICE_X86Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.304 r  cell_0/multiplier/a_old_btint_a2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.304    cell_0/multiplier/a_old_btint_a2_carry__1_n_0
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  cell_0/multiplier/a_old_btint_a2_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.430    cell_0/multiplier/a_old_btint_a2_carry__2_n_0
    SLICE_X86Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  cell_0/multiplier/a_old_btint_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.547    cell_0/multiplier/a_old_btint_a2_carry__3_n_0
    SLICE_X86Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.664 r  cell_0/multiplier/a_old_btint_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.664    cell_0/multiplier/a_old_btint_a2_carry__4_n_0
    SLICE_X86Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  cell_0/multiplier/a_old_btint_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.781    cell_0/multiplier/a_old_btint_a2_carry__5_n_0
    SLICE_X86Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.104 r  cell_0/multiplier/a_old_btint_a2_carry__6/O[1]
                         net (fo=1, routed)           1.078     9.182    cell_0/multiplier/a_old_btint_a2[29]
    SLICE_X84Y25         LUT6 (Prop_lut6_I2_O)        0.306     9.488 r  cell_0/multiplier/a_old_btint_a1_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.488    cell_0/multiplier/a_old_btint_a1_carry__1_i_2_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.058 r  cell_0/multiplier/a_old_btint_a1_carry__1/CO[2]
                         net (fo=107, routed)         2.828    12.886    cell_0/multiplier/a_old_btint_a1_carry__1_n_1
    SLICE_X99Y15         LUT3 (Prop_lut3_I1_O)        0.313    13.199 r  cell_0/multiplier/lock_next/O
                         net (fo=1, routed)           0.473    13.671    cell_0/multiplier/lock_next_n_0
    SLICE_X98Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.266 r  cell_0/multiplier/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.266    cell_0/multiplier/lock_reg[4]_i_2_n_0
    SLICE_X98Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.383 r  cell_0/multiplier/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.383    cell_0/multiplier/lock_reg[8]_i_2_n_0
    SLICE_X98Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.500 r  cell_0/multiplier/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.500    cell_0/multiplier/lock_reg[12]_i_2_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.617 r  cell_0/multiplier/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.617    cell_0/multiplier/lock_reg[16]_i_2_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.734 r  cell_0/multiplier/lock_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.734    cell_0/multiplier/lock_reg[20]_i_2_n_0
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.851 r  cell_0/multiplier/lock_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.851    cell_0/multiplier/lock_reg[24]_i_2_n_0
    SLICE_X98Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    15.166 r  cell_0/multiplier/lock_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.671    15.838    cell_0/multiplier/lock_next0[28]
    SLICE_X96Y20         LUT5 (Prop_lut5_I0_O)        0.307    16.145 r  cell_0/multiplier/lock[28]_i_1/O
                         net (fo=1, routed)           0.000    16.145    cell_0/multiplier/lock_next__0[28]
    SLICE_X96Y20         FDRE                                         r  cell_0/multiplier/lock_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier_b_btint_b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/multiplier/lock_reg[21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.106ns  (logic 6.874ns (42.680%)  route 9.232ns (57.320%))
  Logic Levels:           24  (CARRY4=17 FDRE=1 LUT1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y26         FDRE                         0.000     0.000 r  cell_0/multiplier_b_btint_b_reg[3]/C
    SLICE_X94Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_0/multiplier_b_btint_b_reg[3]/Q
                         net (fo=59, routed)          2.464     2.982    cell_0/multiplier/Q[3]
    SLICE_X88Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.106 r  cell_0/multiplier/a_old_btint_a4_carry_i_11/O
                         net (fo=1, routed)           0.000     3.106    cell_0/multiplier/a_old_btint_a4_carry_i_11_n_0
    SLICE_X88Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.656 r  cell_0/multiplier/a_old_btint_a4_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.656    cell_0/multiplier/a_old_btint_a4_carry_i_1_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.878 f  cell_0/multiplier/a_old_btint_a4_carry__0_i_1/O[0]
                         net (fo=2, routed)           0.801     4.678    cell_0/multiplier/a_old_btint_a4_carry__0_i_1_n_7
    SLICE_X87Y22         LUT1 (Prop_lut1_I0_O)        0.299     4.977 r  cell_0/multiplier/a_old_btint_a4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.977    cell_0/multiplier/a_old_btint_a4_carry__0_i_4_n_0
    SLICE_X87Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.527 r  cell_0/multiplier/a_old_btint_a4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.527    cell_0/multiplier/a_old_btint_a4_carry__0_n_0
    SLICE_X87Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.749 f  cell_0/multiplier/a_old_btint_a4_carry__1/O[0]
                         net (fo=2, routed)           0.723     6.472    cell_0/multiplier/a_old_btint_a4_carry__1_n_7
    SLICE_X86Y23         LUT1 (Prop_lut1_I0_O)        0.299     6.771 r  cell_0/multiplier/a_old_btint_a2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.771    cell_0/multiplier/a_old_btint_a2_carry__1_i_3_n_0
    SLICE_X86Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.304 r  cell_0/multiplier/a_old_btint_a2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.304    cell_0/multiplier/a_old_btint_a2_carry__1_n_0
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  cell_0/multiplier/a_old_btint_a2_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.430    cell_0/multiplier/a_old_btint_a2_carry__2_n_0
    SLICE_X86Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  cell_0/multiplier/a_old_btint_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.547    cell_0/multiplier/a_old_btint_a2_carry__3_n_0
    SLICE_X86Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.664 r  cell_0/multiplier/a_old_btint_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.664    cell_0/multiplier/a_old_btint_a2_carry__4_n_0
    SLICE_X86Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  cell_0/multiplier/a_old_btint_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.781    cell_0/multiplier/a_old_btint_a2_carry__5_n_0
    SLICE_X86Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.104 r  cell_0/multiplier/a_old_btint_a2_carry__6/O[1]
                         net (fo=1, routed)           1.078     9.182    cell_0/multiplier/a_old_btint_a2[29]
    SLICE_X84Y25         LUT6 (Prop_lut6_I2_O)        0.306     9.488 r  cell_0/multiplier/a_old_btint_a1_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.488    cell_0/multiplier/a_old_btint_a1_carry__1_i_2_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.058 r  cell_0/multiplier/a_old_btint_a1_carry__1/CO[2]
                         net (fo=107, routed)         2.828    12.886    cell_0/multiplier/a_old_btint_a1_carry__1_n_1
    SLICE_X99Y15         LUT3 (Prop_lut3_I1_O)        0.313    13.199 r  cell_0/multiplier/lock_next/O
                         net (fo=1, routed)           0.473    13.671    cell_0/multiplier/lock_next_n_0
    SLICE_X98Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.266 r  cell_0/multiplier/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.266    cell_0/multiplier/lock_reg[4]_i_2_n_0
    SLICE_X98Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.383 r  cell_0/multiplier/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.383    cell_0/multiplier/lock_reg[8]_i_2_n_0
    SLICE_X98Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.500 r  cell_0/multiplier/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.500    cell_0/multiplier/lock_reg[12]_i_2_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.617 r  cell_0/multiplier/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.617    cell_0/multiplier/lock_reg[16]_i_2_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.734 r  cell_0/multiplier/lock_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.734    cell_0/multiplier/lock_reg[20]_i_2_n_0
    SLICE_X98Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.953 r  cell_0/multiplier/lock_reg[24]_i_2/O[0]
                         net (fo=1, routed)           0.857    15.811    cell_0/multiplier/lock_next0[21]
    SLICE_X99Y19         LUT5 (Prop_lut5_I0_O)        0.295    16.106 r  cell_0/multiplier/lock[21]_i_1/O
                         net (fo=1, routed)           0.000    16.106    cell_0/multiplier/lock_next__0[21]
    SLICE_X99Y19         FDRE                                         r  cell_0/multiplier/lock_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier_b_btint_b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/multiplier/lock_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.103ns  (logic 6.865ns (42.632%)  route 9.238ns (57.368%))
  Logic Levels:           23  (CARRY4=16 FDRE=1 LUT1=2 LUT2=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y26         FDRE                         0.000     0.000 r  cell_0/multiplier_b_btint_b_reg[3]/C
    SLICE_X94Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_0/multiplier_b_btint_b_reg[3]/Q
                         net (fo=59, routed)          2.464     2.982    cell_0/multiplier/Q[3]
    SLICE_X88Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.106 r  cell_0/multiplier/a_old_btint_a4_carry_i_11/O
                         net (fo=1, routed)           0.000     3.106    cell_0/multiplier/a_old_btint_a4_carry_i_11_n_0
    SLICE_X88Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.656 r  cell_0/multiplier/a_old_btint_a4_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.656    cell_0/multiplier/a_old_btint_a4_carry_i_1_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.878 f  cell_0/multiplier/a_old_btint_a4_carry__0_i_1/O[0]
                         net (fo=2, routed)           0.801     4.678    cell_0/multiplier/a_old_btint_a4_carry__0_i_1_n_7
    SLICE_X87Y22         LUT1 (Prop_lut1_I0_O)        0.299     4.977 r  cell_0/multiplier/a_old_btint_a4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.977    cell_0/multiplier/a_old_btint_a4_carry__0_i_4_n_0
    SLICE_X87Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.527 r  cell_0/multiplier/a_old_btint_a4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.527    cell_0/multiplier/a_old_btint_a4_carry__0_n_0
    SLICE_X87Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.749 f  cell_0/multiplier/a_old_btint_a4_carry__1/O[0]
                         net (fo=2, routed)           0.723     6.472    cell_0/multiplier/a_old_btint_a4_carry__1_n_7
    SLICE_X86Y23         LUT1 (Prop_lut1_I0_O)        0.299     6.771 r  cell_0/multiplier/a_old_btint_a2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.771    cell_0/multiplier/a_old_btint_a2_carry__1_i_3_n_0
    SLICE_X86Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.304 r  cell_0/multiplier/a_old_btint_a2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.304    cell_0/multiplier/a_old_btint_a2_carry__1_n_0
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  cell_0/multiplier/a_old_btint_a2_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.430    cell_0/multiplier/a_old_btint_a2_carry__2_n_0
    SLICE_X86Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  cell_0/multiplier/a_old_btint_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.547    cell_0/multiplier/a_old_btint_a2_carry__3_n_0
    SLICE_X86Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.664 r  cell_0/multiplier/a_old_btint_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.664    cell_0/multiplier/a_old_btint_a2_carry__4_n_0
    SLICE_X86Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  cell_0/multiplier/a_old_btint_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.781    cell_0/multiplier/a_old_btint_a2_carry__5_n_0
    SLICE_X86Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.104 r  cell_0/multiplier/a_old_btint_a2_carry__6/O[1]
                         net (fo=1, routed)           1.078     9.182    cell_0/multiplier/a_old_btint_a2[29]
    SLICE_X84Y25         LUT6 (Prop_lut6_I2_O)        0.306     9.488 r  cell_0/multiplier/a_old_btint_a1_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.488    cell_0/multiplier/a_old_btint_a1_carry__1_i_2_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.058 r  cell_0/multiplier/a_old_btint_a1_carry__1/CO[2]
                         net (fo=107, routed)         2.828    12.886    cell_0/multiplier/a_old_btint_a1_carry__1_n_1
    SLICE_X99Y15         LUT3 (Prop_lut3_I1_O)        0.313    13.199 r  cell_0/multiplier/lock_next/O
                         net (fo=1, routed)           0.473    13.671    cell_0/multiplier/lock_next_n_0
    SLICE_X98Y14         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    14.266 r  cell_0/multiplier/lock_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.266    cell_0/multiplier/lock_reg[4]_i_2_n_0
    SLICE_X98Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.383 r  cell_0/multiplier/lock_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.383    cell_0/multiplier/lock_reg[8]_i_2_n_0
    SLICE_X98Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.500 r  cell_0/multiplier/lock_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.500    cell_0/multiplier/lock_reg[12]_i_2_n_0
    SLICE_X98Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.617 r  cell_0/multiplier/lock_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    14.617    cell_0/multiplier/lock_reg[16]_i_2_n_0
    SLICE_X98Y18         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.932 r  cell_0/multiplier/lock_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.864    15.796    cell_0/multiplier/lock_next0[20]
    SLICE_X99Y18         LUT5 (Prop_lut5_I0_O)        0.307    16.103 r  cell_0/multiplier/lock[20]_i_1/O
                         net (fo=1, routed)           0.000    16.103    cell_0/multiplier/lock_next__0[20]
    SLICE_X99Y18         FDRE                                         r  cell_0/multiplier/lock_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier_b_btint_b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/multiplier/lock_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.076ns  (logic 6.295ns (39.157%)  route 9.781ns (60.843%))
  Logic Levels:           22  (CARRY4=15 FDRE=1 LUT1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y26         FDRE                         0.000     0.000 r  cell_0/multiplier_b_btint_b_reg[3]/C
    SLICE_X94Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_0/multiplier_b_btint_b_reg[3]/Q
                         net (fo=59, routed)          2.464     2.982    cell_0/multiplier/Q[3]
    SLICE_X88Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.106 r  cell_0/multiplier/a_old_btint_a4_carry_i_11/O
                         net (fo=1, routed)           0.000     3.106    cell_0/multiplier/a_old_btint_a4_carry_i_11_n_0
    SLICE_X88Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.656 r  cell_0/multiplier/a_old_btint_a4_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.656    cell_0/multiplier/a_old_btint_a4_carry_i_1_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.878 f  cell_0/multiplier/a_old_btint_a4_carry__0_i_1/O[0]
                         net (fo=2, routed)           0.801     4.678    cell_0/multiplier/a_old_btint_a4_carry__0_i_1_n_7
    SLICE_X87Y22         LUT1 (Prop_lut1_I0_O)        0.299     4.977 r  cell_0/multiplier/a_old_btint_a4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.977    cell_0/multiplier/a_old_btint_a4_carry__0_i_4_n_0
    SLICE_X87Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.527 r  cell_0/multiplier/a_old_btint_a4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.527    cell_0/multiplier/a_old_btint_a4_carry__0_n_0
    SLICE_X87Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.749 f  cell_0/multiplier/a_old_btint_a4_carry__1/O[0]
                         net (fo=2, routed)           0.723     6.472    cell_0/multiplier/a_old_btint_a4_carry__1_n_7
    SLICE_X86Y23         LUT1 (Prop_lut1_I0_O)        0.299     6.771 r  cell_0/multiplier/a_old_btint_a2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.771    cell_0/multiplier/a_old_btint_a2_carry__1_i_3_n_0
    SLICE_X86Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.304 r  cell_0/multiplier/a_old_btint_a2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.304    cell_0/multiplier/a_old_btint_a2_carry__1_n_0
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  cell_0/multiplier/a_old_btint_a2_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.430    cell_0/multiplier/a_old_btint_a2_carry__2_n_0
    SLICE_X86Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  cell_0/multiplier/a_old_btint_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.547    cell_0/multiplier/a_old_btint_a2_carry__3_n_0
    SLICE_X86Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.664 r  cell_0/multiplier/a_old_btint_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.664    cell_0/multiplier/a_old_btint_a2_carry__4_n_0
    SLICE_X86Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  cell_0/multiplier/a_old_btint_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.781    cell_0/multiplier/a_old_btint_a2_carry__5_n_0
    SLICE_X86Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.104 r  cell_0/multiplier/a_old_btint_a2_carry__6/O[1]
                         net (fo=1, routed)           1.078     9.182    cell_0/multiplier/a_old_btint_a2[29]
    SLICE_X84Y25         LUT6 (Prop_lut6_I2_O)        0.306     9.488 r  cell_0/multiplier/a_old_btint_a1_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.488    cell_0/multiplier/a_old_btint_a1_carry__1_i_2_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.058 f  cell_0/multiplier/a_old_btint_a1_carry__1/CO[2]
                         net (fo=107, routed)         2.618    12.676    cell_0/multiplier/a_old_btint_a1_carry__1_n_1
    SLICE_X97Y16         LUT4 (Prop_lut4_I2_O)        0.313    12.989 r  cell_0/multiplier/lock_next1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.989    cell_0/multiplier/lock_next1_carry_i_8_n_0
    SLICE_X97Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.521 r  cell_0/multiplier/lock_next1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.521    cell_0/multiplier/lock_next1_carry_n_0
    SLICE_X97Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.635 r  cell_0/multiplier/lock_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.635    cell_0/multiplier/lock_next1_carry__0_n_0
    SLICE_X97Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.749 r  cell_0/multiplier/lock_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.749    cell_0/multiplier/lock_next1_carry__1_n_0
    SLICE_X97Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.863 r  cell_0/multiplier/lock_next1_carry__2/CO[3]
                         net (fo=32, routed)          2.089    15.952    cell_0/multiplier/lock_next1
    SLICE_X99Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.076 r  cell_0/multiplier/lock[3]_i_1/O
                         net (fo=1, routed)           0.000    16.076    cell_0/multiplier/lock_next__0[3]
    SLICE_X99Y14         FDRE                                         r  cell_0/multiplier/lock_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier_b_btint_b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/multiplier/lock_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.042ns  (logic 6.295ns (39.241%)  route 9.747ns (60.759%))
  Logic Levels:           22  (CARRY4=15 FDRE=1 LUT1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y26         FDRE                         0.000     0.000 r  cell_0/multiplier_b_btint_b_reg[3]/C
    SLICE_X94Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_0/multiplier_b_btint_b_reg[3]/Q
                         net (fo=59, routed)          2.464     2.982    cell_0/multiplier/Q[3]
    SLICE_X88Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.106 r  cell_0/multiplier/a_old_btint_a4_carry_i_11/O
                         net (fo=1, routed)           0.000     3.106    cell_0/multiplier/a_old_btint_a4_carry_i_11_n_0
    SLICE_X88Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.656 r  cell_0/multiplier/a_old_btint_a4_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.656    cell_0/multiplier/a_old_btint_a4_carry_i_1_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.878 f  cell_0/multiplier/a_old_btint_a4_carry__0_i_1/O[0]
                         net (fo=2, routed)           0.801     4.678    cell_0/multiplier/a_old_btint_a4_carry__0_i_1_n_7
    SLICE_X87Y22         LUT1 (Prop_lut1_I0_O)        0.299     4.977 r  cell_0/multiplier/a_old_btint_a4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.977    cell_0/multiplier/a_old_btint_a4_carry__0_i_4_n_0
    SLICE_X87Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.527 r  cell_0/multiplier/a_old_btint_a4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.527    cell_0/multiplier/a_old_btint_a4_carry__0_n_0
    SLICE_X87Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.749 f  cell_0/multiplier/a_old_btint_a4_carry__1/O[0]
                         net (fo=2, routed)           0.723     6.472    cell_0/multiplier/a_old_btint_a4_carry__1_n_7
    SLICE_X86Y23         LUT1 (Prop_lut1_I0_O)        0.299     6.771 r  cell_0/multiplier/a_old_btint_a2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.771    cell_0/multiplier/a_old_btint_a2_carry__1_i_3_n_0
    SLICE_X86Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.304 r  cell_0/multiplier/a_old_btint_a2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.304    cell_0/multiplier/a_old_btint_a2_carry__1_n_0
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  cell_0/multiplier/a_old_btint_a2_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.430    cell_0/multiplier/a_old_btint_a2_carry__2_n_0
    SLICE_X86Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  cell_0/multiplier/a_old_btint_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.547    cell_0/multiplier/a_old_btint_a2_carry__3_n_0
    SLICE_X86Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.664 r  cell_0/multiplier/a_old_btint_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.664    cell_0/multiplier/a_old_btint_a2_carry__4_n_0
    SLICE_X86Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  cell_0/multiplier/a_old_btint_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.781    cell_0/multiplier/a_old_btint_a2_carry__5_n_0
    SLICE_X86Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.104 r  cell_0/multiplier/a_old_btint_a2_carry__6/O[1]
                         net (fo=1, routed)           1.078     9.182    cell_0/multiplier/a_old_btint_a2[29]
    SLICE_X84Y25         LUT6 (Prop_lut6_I2_O)        0.306     9.488 r  cell_0/multiplier/a_old_btint_a1_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.488    cell_0/multiplier/a_old_btint_a1_carry__1_i_2_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.058 f  cell_0/multiplier/a_old_btint_a1_carry__1/CO[2]
                         net (fo=107, routed)         2.618    12.676    cell_0/multiplier/a_old_btint_a1_carry__1_n_1
    SLICE_X97Y16         LUT4 (Prop_lut4_I2_O)        0.313    12.989 r  cell_0/multiplier/lock_next1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.989    cell_0/multiplier/lock_next1_carry_i_8_n_0
    SLICE_X97Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.521 r  cell_0/multiplier/lock_next1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.521    cell_0/multiplier/lock_next1_carry_n_0
    SLICE_X97Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.635 r  cell_0/multiplier/lock_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.635    cell_0/multiplier/lock_next1_carry__0_n_0
    SLICE_X97Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.749 r  cell_0/multiplier/lock_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.749    cell_0/multiplier/lock_next1_carry__1_n_0
    SLICE_X97Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.863 r  cell_0/multiplier/lock_next1_carry__2/CO[3]
                         net (fo=32, routed)          2.055    15.918    cell_0/multiplier/lock_next1
    SLICE_X99Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.042 r  cell_0/multiplier/lock[4]_i_1/O
                         net (fo=1, routed)           0.000    16.042    cell_0/multiplier/lock_next__0[4]
    SLICE_X99Y14         FDRE                                         r  cell_0/multiplier/lock_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier_b_btint_b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/multiplier/lock_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.040ns  (logic 6.295ns (39.246%)  route 9.745ns (60.754%))
  Logic Levels:           22  (CARRY4=15 FDRE=1 LUT1=2 LUT2=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y26         FDRE                         0.000     0.000 r  cell_0/multiplier_b_btint_b_reg[3]/C
    SLICE_X94Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  cell_0/multiplier_b_btint_b_reg[3]/Q
                         net (fo=59, routed)          2.464     2.982    cell_0/multiplier/Q[3]
    SLICE_X88Y21         LUT2 (Prop_lut2_I1_O)        0.124     3.106 r  cell_0/multiplier/a_old_btint_a4_carry_i_11/O
                         net (fo=1, routed)           0.000     3.106    cell_0/multiplier/a_old_btint_a4_carry_i_11_n_0
    SLICE_X88Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.656 r  cell_0/multiplier/a_old_btint_a4_carry_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.656    cell_0/multiplier/a_old_btint_a4_carry_i_1_n_0
    SLICE_X88Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.878 f  cell_0/multiplier/a_old_btint_a4_carry__0_i_1/O[0]
                         net (fo=2, routed)           0.801     4.678    cell_0/multiplier/a_old_btint_a4_carry__0_i_1_n_7
    SLICE_X87Y22         LUT1 (Prop_lut1_I0_O)        0.299     4.977 r  cell_0/multiplier/a_old_btint_a4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     4.977    cell_0/multiplier/a_old_btint_a4_carry__0_i_4_n_0
    SLICE_X87Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.527 r  cell_0/multiplier/a_old_btint_a4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.527    cell_0/multiplier/a_old_btint_a4_carry__0_n_0
    SLICE_X87Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.749 f  cell_0/multiplier/a_old_btint_a4_carry__1/O[0]
                         net (fo=2, routed)           0.723     6.472    cell_0/multiplier/a_old_btint_a4_carry__1_n_7
    SLICE_X86Y23         LUT1 (Prop_lut1_I0_O)        0.299     6.771 r  cell_0/multiplier/a_old_btint_a2_carry__1_i_3/O
                         net (fo=1, routed)           0.000     6.771    cell_0/multiplier/a_old_btint_a2_carry__1_i_3_n_0
    SLICE_X86Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.304 r  cell_0/multiplier/a_old_btint_a2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.304    cell_0/multiplier/a_old_btint_a2_carry__1_n_0
    SLICE_X86Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.421 r  cell_0/multiplier/a_old_btint_a2_carry__2/CO[3]
                         net (fo=1, routed)           0.009     7.430    cell_0/multiplier/a_old_btint_a2_carry__2_n_0
    SLICE_X86Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.547 r  cell_0/multiplier/a_old_btint_a2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.547    cell_0/multiplier/a_old_btint_a2_carry__3_n_0
    SLICE_X86Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.664 r  cell_0/multiplier/a_old_btint_a2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.664    cell_0/multiplier/a_old_btint_a2_carry__4_n_0
    SLICE_X86Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.781 r  cell_0/multiplier/a_old_btint_a2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.781    cell_0/multiplier/a_old_btint_a2_carry__5_n_0
    SLICE_X86Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.104 r  cell_0/multiplier/a_old_btint_a2_carry__6/O[1]
                         net (fo=1, routed)           1.078     9.182    cell_0/multiplier/a_old_btint_a2[29]
    SLICE_X84Y25         LUT6 (Prop_lut6_I2_O)        0.306     9.488 r  cell_0/multiplier/a_old_btint_a1_carry__1_i_2/O
                         net (fo=1, routed)           0.000     9.488    cell_0/multiplier/a_old_btint_a1_carry__1_i_2_n_0
    SLICE_X84Y25         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    10.058 f  cell_0/multiplier/a_old_btint_a1_carry__1/CO[2]
                         net (fo=107, routed)         2.618    12.676    cell_0/multiplier/a_old_btint_a1_carry__1_n_1
    SLICE_X97Y16         LUT4 (Prop_lut4_I2_O)        0.313    12.989 r  cell_0/multiplier/lock_next1_carry_i_8/O
                         net (fo=1, routed)           0.000    12.989    cell_0/multiplier/lock_next1_carry_i_8_n_0
    SLICE_X97Y16         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.521 r  cell_0/multiplier/lock_next1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.521    cell_0/multiplier/lock_next1_carry_n_0
    SLICE_X97Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.635 r  cell_0/multiplier/lock_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.635    cell_0/multiplier/lock_next1_carry__0_n_0
    SLICE_X97Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.749 r  cell_0/multiplier/lock_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.749    cell_0/multiplier/lock_next1_carry__1_n_0
    SLICE_X97Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.863 r  cell_0/multiplier/lock_next1_carry__2/CO[3]
                         net (fo=32, routed)          2.053    15.916    cell_0/multiplier/lock_next1
    SLICE_X99Y14         LUT5 (Prop_lut5_I4_O)        0.124    16.040 r  cell_0/multiplier/lock[1]_i_1/O
                         net (fo=1, routed)           0.000    16.040    cell_0/multiplier/lock_next__0[1]
    SLICE_X99Y14         FDRE                                         r  cell_0/multiplier/lock_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cell_1/state_btint_a_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_1/multiplier_a_btint_a_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.141ns (62.202%)  route 0.086ns (37.798%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y19        FDRE                         0.000     0.000 r  cell_1/state_btint_a_reg[0]/C
    SLICE_X106Y19        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cell_1/state_btint_a_reg[0]/Q
                         net (fo=1, routed)           0.086     0.227    cell_1/state_btint_a[0]
    SLICE_X107Y19        FDRE                                         r  cell_1/multiplier_a_btint_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cell_0/multiplier/multiplier_product_btint_b_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y29        FDSE                         0.000     0.000 r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[0]/C
    SLICE_X101Y29        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  cell_0/multiplier/shift_register/shift_register_state_btint_b_reg[0]/Q
                         net (fo=1, routed)           0.087     0.228    cell_0/multiplier/shift_register_state_btint_b[0]
    SLICE_X100Y29        FDSE                                         r  cell_0/multiplier/multiplier_product_btint_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/state_btint_b_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/multiplier_a_btint_b_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y25         FDRE                         0.000     0.000 r  cell_0/state_btint_b_reg[3]/C
    SLICE_X95Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cell_0/state_btint_b_reg[3]/Q
                         net (fo=1, routed)           0.091     0.232    cell_0/state_btint_b[3]
    SLICE_X94Y25         FDRE                                         r  cell_0/multiplier_a_btint_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrix_vector_control/result_btint_b_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            matrix_vector_control/matrix_vector_control_result_btint_b_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y60        FDSE                         0.000     0.000 r  matrix_vector_control/result_btint_b_reg[2]/C
    SLICE_X111Y60        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  matrix_vector_control/result_btint_b_reg[2]/Q
                         net (fo=1, routed)           0.099     0.240    matrix_vector_control/result_btint_b[2]
    SLICE_X112Y61        FDSE                                         r  matrix_vector_control/matrix_vector_control_result_btint_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_1/adder_subtractor_b_btint_b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_1/cell_c_out_btint_b_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y33        FDRE                         0.000     0.000 r  cell_1/adder_subtractor_b_btint_b_reg[0]/C
    SLICE_X110Y33        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cell_1/adder_subtractor_b_btint_b_reg[0]/Q
                         net (fo=2, routed)           0.062     0.203    cell_1/adder_subtractor_b_btint_b[0]
    SLICE_X111Y33        LUT2 (Prop_lut2_I0_O)        0.045     0.248 r  cell_1/cell_c_out_btint_b[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.248    cell_1/adder_subtractor_sum_btint_b[0]
    SLICE_X111Y33        FDSE                                         r  cell_1/cell_c_out_btint_b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrix_vector_control/matrix_vector_control_c_in_btint_b_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            cell_2/adder_subtractor_b_btint_b_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.128ns (51.223%)  route 0.122ns (48.777%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y33        FDSE                         0.000     0.000 r  matrix_vector_control/matrix_vector_control_c_in_btint_b_reg[3]/C
    SLICE_X109Y33        FDSE (Prop_fdse_C_Q)         0.128     0.128 r  matrix_vector_control/matrix_vector_control_c_in_btint_b_reg[3]/Q
                         net (fo=1, routed)           0.122     0.250    cell_2/adder_subtractor_b_btint_b_reg[3]_0[3]
    SLICE_X110Y34        FDRE                                         r  cell_2/adder_subtractor_b_btint_b_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/adder_subtractor_a_btint_b_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_0/cell_c_out_btint_a_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.112%)  route 0.110ns (43.888%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y32        FDRE                         0.000     0.000 r  cell_0/adder_subtractor_a_btint_b_reg[0]/C
    SLICE_X106Y32        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cell_0/adder_subtractor_a_btint_b_reg[0]/Q
                         net (fo=2, routed)           0.110     0.251    cell_0/adder_subtractor_a_btint_b[0]
    SLICE_X108Y33        FDRE                                         r  cell_0/cell_c_out_btint_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_0/cell_c_out_btint_b_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            matrix_vector_control/matrix_vector_control_c_in_btint_b_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y29         FDSE                         0.000     0.000 r  cell_0/cell_c_out_btint_b_reg[3]/C
    SLICE_X99Y29         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  cell_0/cell_c_out_btint_b_reg[3]/Q
                         net (fo=1, routed)           0.112     0.253    matrix_vector_control/cell_c_out_btint_b[11]
    SLICE_X99Y30         FDSE                                         r  matrix_vector_control/matrix_vector_control_c_in_btint_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 matrix_vector_control/result_btint_a_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            matrix_vector_control/matrix_vector_control_result_btint_a_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y57        FDRE                         0.000     0.000 r  matrix_vector_control/result_btint_a_reg[10]/C
    SLICE_X111Y57        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  matrix_vector_control/result_btint_a_reg[10]/Q
                         net (fo=1, routed)           0.112     0.253    matrix_vector_control/result_btint_a[10]
    SLICE_X111Y58        FDRE                                         r  matrix_vector_control/matrix_vector_control_result_btint_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cell_2/state_btint_b_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cell_2/multiplier_a_btint_b_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y27        FDRE                         0.000     0.000 r  cell_2/state_btint_b_reg[2]/C
    SLICE_X107Y27        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  cell_2/state_btint_b_reg[2]/Q
                         net (fo=1, routed)           0.116     0.257    cell_2/state_btint_b[2]
    SLICE_X106Y28        FDRE                                         r  cell_2/multiplier_a_btint_b_reg[2]/D
  -------------------------------------------------------------------    -------------------





