Release 14.4 - ngc2edif P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design cpu.ngc ...
WARNING:NetListWriters:298 - No output is written to cpu.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ID_out_entero<24 : 0> on block cpu is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ID_out_MEM_control_reg<5 : 0> on block
   cpu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ID_out_entero_reg<24 : 0> on block cpu
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus EXE_out_MEM_control_reg<5 : 0> on block
   cpu is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file cpu.edif ...
ngc2edif: Total memory usage is 84628 kilobytes

Release 14.4 - ngc2edif P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design cpu.ngc ...
WARNING:NetListWriters:298 - No output is written to cpu.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ID_out_entero<24 : 0> on block cpu is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ID_out_MEM_control_reg<5 : 0> on block
   cpu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ID_out_entero_reg<24 : 0> on block cpu
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus EXE_out_MEM_control_reg<5 : 0> on block
   cpu is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file cpu.edif ...
ngc2edif: Total memory usage is 84436 kilobytes

Release 14.4 - ngc2edif P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design cpu.ngc ...
WARNING:NetListWriters:298 - No output is written to cpu.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ID_out_entero<24 : 0> on block cpu is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ID_out_MEM_control_reg<5 : 0> on block
   cpu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ID_out_entero_reg<24 : 0> on block cpu
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus EXE_out_MEM_control_reg<5 : 0> on block
   cpu is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file cpu.edif ...
ngc2edif: Total memory usage is 84884 kilobytes

Release 14.4 - ngc2edif P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design cpu.ngc ...
WARNING:NetListWriters:298 - No output is written to cpu.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ID_out_entero<24 : 0> on block cpu is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ID_out_MEM_control_reg<5 : 0> on block
   cpu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ID_out_entero_reg<24 : 0> on block cpu
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus EXE_out_MEM_control_reg<5 : 0> on block
   cpu is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file cpu.edif ...
ngc2edif: Total memory usage is 84756 kilobytes

Release 14.4 - ngc2edif P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design cpu.ngc ...
WARNING:NetListWriters:298 - No output is written to cpu.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus ID_out_entero<24 : 0> on block cpu is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ID_out_MEM_control_reg<5 : 0> on block
   cpu is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus ID_out_entero_reg<24 : 0> on block cpu
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus EXE_out_MEM_control_reg<5 : 0> on block
   cpu is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file cpu.edif ...
ngc2edif: Total memory usage is 84308 kilobytes

