#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01125530 .scope module, "BIC_testBench" "BIC_testBench" 2 3;
 .timescale 0 0;
v0112b5b8_0 .net "enable", 0 0, v011293f0_0;  1 drivers
v0112b610_0 .net "finish", 0 0, v01123ad8_0;  1 drivers
v0112b668_0 .net "reset", 0 0, v00ff34d0_0;  1 drivers
v00fefa48_0 .net "sr_clk", 0 0, v00ff3528_0;  1 drivers
v00fef8e8_0 .net "state", 3 0, v0112b560_0;  1 drivers
S_01125600 .scope module, "aTester" "BIC_Tester" 2 13, 2 25 0, S_01125530;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "sr_clk"
    .port_info 1 /OUTPUT 1 "enable"
    .port_info 2 /OUTPUT 1 "reset"
    .port_info 3 /INPUT 1 "finish"
    .port_info 4 /INPUT 4 "state"
P_0112c030 .param/l "stimDelay" 0 2 30, +C4<00000000000000000000000000001010>;
v011293f0_0 .var "enable", 0 0;
v00ff3478_0 .net "finish", 0 0, v01123ad8_0;  alias, 1 drivers
v00ff34d0_0 .var "reset", 0 0;
v00ff3528_0 .var "sr_clk", 0 0;
v00ff3580_0 .net "state", 3 0, v0112b560_0;  alias, 1 drivers
E_0112c058 .event posedge, v00ff3528_0;
S_01123a08 .scope module, "bic" "BIC" 2 10, 3 1 0, S_01125530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "sr_clk"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "finish"
    .port_info 4 /OUTPUT 4 "state"
v00ff35d8_0 .net "enable", 0 0, v011293f0_0;  alias, 1 drivers
v01123ad8_0 .var "finish", 0 0;
v01123b30_0 .net "reset", 0 0, v00ff34d0_0;  alias, 1 drivers
v01123b88_0 .net "sr_clk", 0 0, v00ff3528_0;  alias, 1 drivers
v0112b560_0 .var "state", 3 0;
E_0112bea0/0 .event edge, v00ff34d0_0;
E_0112bea0/1 .event posedge, v00ff3528_0;
E_0112bea0 .event/or E_0112bea0/0, E_0112bea0/1;
    .scope S_01123a08;
T_0 ;
    %wait E_0112bea0;
    %load/vec4 v01123b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0112b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v01123ad8_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00ff35d8_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0112b560_0;
    %addi 1, 0, 4;
    %assign/vec4 v0112b560_0, 0;
    %load/vec4 v01123ad8_0;
    %assign/vec4 v01123ad8_0, 0;
    %load/vec4 v0112b560_0;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v01123ad8_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0112b560_0, 0;
T_0.4 ;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0112b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v01123ad8_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_01125600;
T_1 ;
    %delay 5, 0;
    %load/vec4 v00ff3528_0;
    %inv;
    %store/vec4 v00ff3528_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_01125600;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00ff3528_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_01125600;
T_3 ;
    %wait E_0112c058;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00ff34d0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00ff34d0_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00ff34d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v011293f0_0, 0;
    %delay 100, 0;
    %delay 320, 0;
    %delay 320, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v011293f0_0, 0;
    %delay 320, 0;
    %vpi_call 2 55 "$stop" {0 0 0};
    %vpi_call 2 56 "$finish" {0 0 0};
    %jmp T_3;
    .thread T_3;
    .scope S_01125530;
T_4 ;
    %vpi_call 2 19 "$dumpfile", "BIC.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000001, S_01123a08 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "BIC_testBench.v";
    "./BIC.v";
