//
// Generated by Bluespec Compiler, version 2012.10.beta2 (build 29674, 2012-10.10)
//
// On Mon Jan  7 12:36:25 EST 2013
//
// Method conflict info:
// Method: put
// Conflict-free: error,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced after: get
// Sequenced after (restricted): interrupt
// Conflicts: put
//
// Method: get
// Conflict-free: error,
// 	       interrupt,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced before: put
// Sequenced before (restricted): axiw0_writeAddr,
// 			       axiw0_writeData,
// 			       axir0_readAddr,
// 			       axir0_readData
// Conflicts: get
//
// Method: error
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: interrupt
// Conflict-free: get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced before (restricted): put
//
// Method: axiw0_writeAddr
// Conflict-free: put,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced before: axiw0_writeData
// Sequenced after (restricted): get
// Conflicts: axiw0_writeAddr
//
// Method: axiw0_writeBurstLen
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced before: axiw0_writeData
//
// Method: axiw0_writeBurstWidth
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axiw0_writeBurstType
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axiw0_writeBurstProt
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axiw0_writeBurstCache
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axiw0_writeId
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axiw0_writeData
// Conflict-free: put,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced after: axiw0_writeAddr, axiw0_writeBurstLen, axiw0_writeLastDataBeat
// Sequenced after (restricted): get
// Conflicts: axiw0_writeData
//
// Method: axiw0_writeDataByteEnable
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axiw0_writeLastDataBeat
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced before: axiw0_writeData
//
// Method: axiw0_writeResponse
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Conflicts: axiw0_writeResponse
//
// Method: axir0_readAddr
// Conflict-free: put,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced before: axir0_readData
// Sequenced after (restricted): get
// Conflicts: axir0_readAddr
//
// Method: axir0_readBurstLen
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced before: axir0_readData
//
// Method: axir0_readBurstWidth
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axir0_readBurstType
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axir0_readBurstProt
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axir0_readBurstCache
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axir0_readId
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axir0_readData
// Conflict-free: put,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced after: axir0_readAddr, axir0_readBurstLen
// Sequenced after (restricted): get
// Conflicts: axir0_readData
//
// Method: axiw1_writeAddr
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axiw1_writeBurstLen
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axiw1_writeBurstWidth
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axiw1_writeBurstType
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axiw1_writeBurstProt
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axiw1_writeBurstCache
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axiw1_writeId
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axiw1_writeData
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axiw1_writeDataByteEnable
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axiw1_writeLastDataBeat
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axiw1_writeResponse
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axir1_readAddr
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced after: axir1_readId
// Conflicts: axir1_readAddr
//
// Method: axir1_readBurstLen
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axir1_readBurstWidth
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axir1_readBurstType
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axir1_readBurstProt
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axir1_readBurstCache
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: axir1_readId
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Sequenced before: axir1_readAddr
//
// Method: axir1_readData
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
// Conflicts: axir1_readData
//
// Method: hdmi_hdmi_vsync
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: hdmi_hdmi_hsync
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: hdmi_hdmi_de
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
// Method: hdmi_hdmi_data
// Conflict-free: put,
// 	       get,
// 	       error,
// 	       interrupt,
// 	       axiw0_writeAddr,
// 	       axiw0_writeBurstLen,
// 	       axiw0_writeBurstWidth,
// 	       axiw0_writeBurstType,
// 	       axiw0_writeBurstProt,
// 	       axiw0_writeBurstCache,
// 	       axiw0_writeId,
// 	       axiw0_writeData,
// 	       axiw0_writeDataByteEnable,
// 	       axiw0_writeLastDataBeat,
// 	       axiw0_writeResponse,
// 	       axir0_readAddr,
// 	       axir0_readBurstLen,
// 	       axir0_readBurstWidth,
// 	       axir0_readBurstType,
// 	       axir0_readBurstProt,
// 	       axir0_readBurstCache,
// 	       axir0_readId,
// 	       axir0_readData,
// 	       axiw1_writeAddr,
// 	       axiw1_writeBurstLen,
// 	       axiw1_writeBurstWidth,
// 	       axiw1_writeBurstType,
// 	       axiw1_writeBurstProt,
// 	       axiw1_writeBurstCache,
// 	       axiw1_writeId,
// 	       axiw1_writeData,
// 	       axiw1_writeDataByteEnable,
// 	       axiw1_writeLastDataBeat,
// 	       axiw1_writeResponse,
// 	       axir1_readAddr,
// 	       axir1_readBurstLen,
// 	       axir1_readBurstWidth,
// 	       axir1_readBurstType,
// 	       axir1_readBurstProt,
// 	       axir1_readBurstCache,
// 	       axir1_readId,
// 	       axir1_readData,
// 	       hdmi_hdmi_vsync,
// 	       hdmi_hdmi_hsync,
// 	       hdmi_hdmi_de,
// 	       hdmi_hdmi_data
//
//
// Ports:
// Name                         I/O  size props
// RDY_put                        O     1
// get                            O    32
// RDY_get                        O     1
// error                          O     1 const
// RDY_error                      O     1 const
// interrupt                      O     1
// RDY_interrupt                  O     1 const
// axiw0_writeAddr                O    32 reg
// RDY_axiw0_writeAddr            O     1
// axiw0_writeBurstLen            O     8
// RDY_axiw0_writeBurstLen        O     1 const
// axiw0_writeBurstWidth          O     3
// RDY_axiw0_writeBurstWidth      O     1 const
// axiw0_writeBurstType           O     2 const
// RDY_axiw0_writeBurstType       O     1 const
// axiw0_writeBurstProt           O     3 const
// RDY_axiw0_writeBurstProt       O     1 const
// axiw0_writeBurstCache          O     4 const
// RDY_axiw0_writeBurstCache      O     1 const
// axiw0_writeId                  O     1 const
// RDY_axiw0_writeId              O     1 const
// axiw0_writeData                O    64
// RDY_axiw0_writeData            O     1
// axiw0_writeDataByteEnable      O     8 const
// RDY_axiw0_writeDataByteEnable  O     1 const
// axiw0_writeLastDataBeat        O     1
// RDY_axiw0_writeLastDataBeat    O     1 const
// RDY_axiw0_writeResponse        O     1
// axir0_readAddr                 O    32 reg
// RDY_axir0_readAddr             O     1
// axir0_readBurstLen             O     8
// RDY_axir0_readBurstLen         O     1 const
// axir0_readBurstWidth           O     3
// RDY_axir0_readBurstWidth       O     1 const
// axir0_readBurstType            O     2 const
// RDY_axir0_readBurstType        O     1 const
// axir0_readBurstProt            O     3 const
// RDY_axir0_readBurstProt        O     1 const
// axir0_readBurstCache           O     4 const
// RDY_axir0_readBurstCache       O     1 const
// axir0_readId                   O     1 const
// RDY_axir0_readId               O     1 const
// RDY_axir0_readData             O     1
// axiw1_writeAddr                O    32 const
// RDY_axiw1_writeAddr            O     1 const
// axiw1_writeBurstLen            O     8 const
// RDY_axiw1_writeBurstLen        O     1 const
// axiw1_writeBurstWidth          O     3 const
// RDY_axiw1_writeBurstWidth      O     1 const
// axiw1_writeBurstType           O     2 const
// RDY_axiw1_writeBurstType       O     1 const
// axiw1_writeBurstProt           O     3 const
// RDY_axiw1_writeBurstProt       O     1 const
// axiw1_writeBurstCache          O     4 const
// RDY_axiw1_writeBurstCache      O     1 const
// axiw1_writeId                  O     1 const
// RDY_axiw1_writeId              O     1 const
// axiw1_writeData                O    64 const
// RDY_axiw1_writeData            O     1 const
// axiw1_writeDataByteEnable      O     8 const
// RDY_axiw1_writeDataByteEnable  O     1 const
// axiw1_writeLastDataBeat        O     1 const
// RDY_axiw1_writeLastDataBeat    O     1 const
// RDY_axiw1_writeResponse        O     1 const
// axir1_readAddr                 O    32
// RDY_axir1_readAddr             O     1
// axir1_readBurstLen             O     8
// RDY_axir1_readBurstLen         O     1
// axir1_readBurstWidth           O     3 const
// RDY_axir1_readBurstWidth       O     1 const
// axir1_readBurstType            O     2 const
// RDY_axir1_readBurstType        O     1 const
// axir1_readBurstProt            O     3 const
// RDY_axir1_readBurstProt        O     1 const
// axir1_readBurstCache           O     4 const
// RDY_axir1_readBurstCache       O     1 const
// axir1_readId                   O     1 reg
// RDY_axir1_readId               O     1 const
// RDY_axir1_readData             O     1
// hdmi_hdmi_vsync                O     1 reg
// RDY_hdmi_hdmi_vsync            O     1 const
// hdmi_hdmi_hsync                O     1 reg
// RDY_hdmi_hdmi_hsync            O     1 const
// hdmi_hdmi_de                   O     1 reg
// RDY_hdmi_hdmi_de               O     1 const
// hdmi_hdmi_data                 O    16 reg
// RDY_hdmi_hdmi_data             O     1 const
// CLK_hdmi_ref_clk               I     1 clock
// CLK                            I     1 clock
// RST_N                          I     1 reset
// put_addr                       I    12
// put_v                          I    32
// get_addr                       I    12
// axiw0_writeResponse_responseCode  I     2
// axiw0_writeResponse_id         I     1 unused
// axir0_readData_data            I    64
// axir0_readData_resp            I     2
// axir0_readData_last            I     1 unused
// axir0_readData_id              I     1 unused
// axiw1_writeResponse_responseCode  I     2 unused
// axiw1_writeResponse_id         I     1 unused
// axir1_readData_data            I    64
// axir1_readData_resp            I     2 unused
// axir1_readData_last            I     1 unused
// axir1_readData_id              I     1 unused
// EN_put                         I     1
// EN_axiw0_writeResponse         I     1
// EN_axir0_readData              I     1
// EN_axiw1_writeResponse         I     1 unused
// EN_axir1_readData              I     1
// EN_get                         I     1
// EN_axiw0_writeAddr             I     1
// EN_axiw0_writeData             I     1
// EN_axir0_readAddr              I     1
// EN_axiw1_writeAddr             I     1 unused
// EN_axiw1_writeData             I     1 unused
// EN_axir1_readAddr              I     1
//
// Combinational paths from inputs to outputs:
//   get_addr -> get
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mkIpSlaveWithMaster(CLK_hdmi_ref_clk,
			   CLK,
			   RST_N,

			   put_addr,
			   put_v,
			   EN_put,
			   RDY_put,

			   get_addr,
			   EN_get,
			   get,
			   RDY_get,

			   error,
			   RDY_error,

			   interrupt,
			   RDY_interrupt,

			   EN_axiw0_writeAddr,
			   axiw0_writeAddr,
			   RDY_axiw0_writeAddr,

			   axiw0_writeBurstLen,
			   RDY_axiw0_writeBurstLen,

			   axiw0_writeBurstWidth,
			   RDY_axiw0_writeBurstWidth,

			   axiw0_writeBurstType,
			   RDY_axiw0_writeBurstType,

			   axiw0_writeBurstProt,
			   RDY_axiw0_writeBurstProt,

			   axiw0_writeBurstCache,
			   RDY_axiw0_writeBurstCache,

			   axiw0_writeId,
			   RDY_axiw0_writeId,

			   EN_axiw0_writeData,
			   axiw0_writeData,
			   RDY_axiw0_writeData,

			   axiw0_writeDataByteEnable,
			   RDY_axiw0_writeDataByteEnable,

			   axiw0_writeLastDataBeat,
			   RDY_axiw0_writeLastDataBeat,

			   axiw0_writeResponse_responseCode,
			   axiw0_writeResponse_id,
			   EN_axiw0_writeResponse,
			   RDY_axiw0_writeResponse,

			   EN_axir0_readAddr,
			   axir0_readAddr,
			   RDY_axir0_readAddr,

			   axir0_readBurstLen,
			   RDY_axir0_readBurstLen,

			   axir0_readBurstWidth,
			   RDY_axir0_readBurstWidth,

			   axir0_readBurstType,
			   RDY_axir0_readBurstType,

			   axir0_readBurstProt,
			   RDY_axir0_readBurstProt,

			   axir0_readBurstCache,
			   RDY_axir0_readBurstCache,

			   axir0_readId,
			   RDY_axir0_readId,

			   axir0_readData_data,
			   axir0_readData_resp,
			   axir0_readData_last,
			   axir0_readData_id,
			   EN_axir0_readData,
			   RDY_axir0_readData,

			   EN_axiw1_writeAddr,
			   axiw1_writeAddr,
			   RDY_axiw1_writeAddr,

			   axiw1_writeBurstLen,
			   RDY_axiw1_writeBurstLen,

			   axiw1_writeBurstWidth,
			   RDY_axiw1_writeBurstWidth,

			   axiw1_writeBurstType,
			   RDY_axiw1_writeBurstType,

			   axiw1_writeBurstProt,
			   RDY_axiw1_writeBurstProt,

			   axiw1_writeBurstCache,
			   RDY_axiw1_writeBurstCache,

			   axiw1_writeId,
			   RDY_axiw1_writeId,

			   EN_axiw1_writeData,
			   axiw1_writeData,
			   RDY_axiw1_writeData,

			   axiw1_writeDataByteEnable,
			   RDY_axiw1_writeDataByteEnable,

			   axiw1_writeLastDataBeat,
			   RDY_axiw1_writeLastDataBeat,

			   axiw1_writeResponse_responseCode,
			   axiw1_writeResponse_id,
			   EN_axiw1_writeResponse,
			   RDY_axiw1_writeResponse,

			   EN_axir1_readAddr,
			   axir1_readAddr,
			   RDY_axir1_readAddr,

			   axir1_readBurstLen,
			   RDY_axir1_readBurstLen,

			   axir1_readBurstWidth,
			   RDY_axir1_readBurstWidth,

			   axir1_readBurstType,
			   RDY_axir1_readBurstType,

			   axir1_readBurstProt,
			   RDY_axir1_readBurstProt,

			   axir1_readBurstCache,
			   RDY_axir1_readBurstCache,

			   axir1_readId,
			   RDY_axir1_readId,

			   axir1_readData_data,
			   axir1_readData_resp,
			   axir1_readData_last,
			   axir1_readData_id,
			   EN_axir1_readData,
			   RDY_axir1_readData,

			   hdmi_hdmi_vsync,
			   RDY_hdmi_hdmi_vsync,

			   hdmi_hdmi_hsync,
			   RDY_hdmi_hdmi_hsync,

			   hdmi_hdmi_de,
			   RDY_hdmi_hdmi_de,

			   hdmi_hdmi_data,
			   RDY_hdmi_hdmi_data);
  input  CLK_hdmi_ref_clk;
  input  CLK;
  input  RST_N;

  // action method put
  input  [11 : 0] put_addr;
  input  [31 : 0] put_v;
  input  EN_put;
  output RDY_put;

  // actionvalue method get
  input  [11 : 0] get_addr;
  input  EN_get;
  output [31 : 0] get;
  output RDY_get;

  // value method error
  output error;
  output RDY_error;

  // value method interrupt
  output interrupt;
  output RDY_interrupt;

  // actionvalue method axiw0_writeAddr
  input  EN_axiw0_writeAddr;
  output [31 : 0] axiw0_writeAddr;
  output RDY_axiw0_writeAddr;

  // value method axiw0_writeBurstLen
  output [7 : 0] axiw0_writeBurstLen;
  output RDY_axiw0_writeBurstLen;

  // value method axiw0_writeBurstWidth
  output [2 : 0] axiw0_writeBurstWidth;
  output RDY_axiw0_writeBurstWidth;

  // value method axiw0_writeBurstType
  output [1 : 0] axiw0_writeBurstType;
  output RDY_axiw0_writeBurstType;

  // value method axiw0_writeBurstProt
  output [2 : 0] axiw0_writeBurstProt;
  output RDY_axiw0_writeBurstProt;

  // value method axiw0_writeBurstCache
  output [3 : 0] axiw0_writeBurstCache;
  output RDY_axiw0_writeBurstCache;

  // value method axiw0_writeId
  output axiw0_writeId;
  output RDY_axiw0_writeId;

  // actionvalue method axiw0_writeData
  input  EN_axiw0_writeData;
  output [63 : 0] axiw0_writeData;
  output RDY_axiw0_writeData;

  // value method axiw0_writeDataByteEnable
  output [7 : 0] axiw0_writeDataByteEnable;
  output RDY_axiw0_writeDataByteEnable;

  // value method axiw0_writeLastDataBeat
  output axiw0_writeLastDataBeat;
  output RDY_axiw0_writeLastDataBeat;

  // action method axiw0_writeResponse
  input  [1 : 0] axiw0_writeResponse_responseCode;
  input  axiw0_writeResponse_id;
  input  EN_axiw0_writeResponse;
  output RDY_axiw0_writeResponse;

  // actionvalue method axir0_readAddr
  input  EN_axir0_readAddr;
  output [31 : 0] axir0_readAddr;
  output RDY_axir0_readAddr;

  // value method axir0_readBurstLen
  output [7 : 0] axir0_readBurstLen;
  output RDY_axir0_readBurstLen;

  // value method axir0_readBurstWidth
  output [2 : 0] axir0_readBurstWidth;
  output RDY_axir0_readBurstWidth;

  // value method axir0_readBurstType
  output [1 : 0] axir0_readBurstType;
  output RDY_axir0_readBurstType;

  // value method axir0_readBurstProt
  output [2 : 0] axir0_readBurstProt;
  output RDY_axir0_readBurstProt;

  // value method axir0_readBurstCache
  output [3 : 0] axir0_readBurstCache;
  output RDY_axir0_readBurstCache;

  // value method axir0_readId
  output axir0_readId;
  output RDY_axir0_readId;

  // action method axir0_readData
  input  [63 : 0] axir0_readData_data;
  input  [1 : 0] axir0_readData_resp;
  input  axir0_readData_last;
  input  axir0_readData_id;
  input  EN_axir0_readData;
  output RDY_axir0_readData;

  // actionvalue method axiw1_writeAddr
  input  EN_axiw1_writeAddr;
  output [31 : 0] axiw1_writeAddr;
  output RDY_axiw1_writeAddr;

  // value method axiw1_writeBurstLen
  output [7 : 0] axiw1_writeBurstLen;
  output RDY_axiw1_writeBurstLen;

  // value method axiw1_writeBurstWidth
  output [2 : 0] axiw1_writeBurstWidth;
  output RDY_axiw1_writeBurstWidth;

  // value method axiw1_writeBurstType
  output [1 : 0] axiw1_writeBurstType;
  output RDY_axiw1_writeBurstType;

  // value method axiw1_writeBurstProt
  output [2 : 0] axiw1_writeBurstProt;
  output RDY_axiw1_writeBurstProt;

  // value method axiw1_writeBurstCache
  output [3 : 0] axiw1_writeBurstCache;
  output RDY_axiw1_writeBurstCache;

  // value method axiw1_writeId
  output axiw1_writeId;
  output RDY_axiw1_writeId;

  // actionvalue method axiw1_writeData
  input  EN_axiw1_writeData;
  output [63 : 0] axiw1_writeData;
  output RDY_axiw1_writeData;

  // value method axiw1_writeDataByteEnable
  output [7 : 0] axiw1_writeDataByteEnable;
  output RDY_axiw1_writeDataByteEnable;

  // value method axiw1_writeLastDataBeat
  output axiw1_writeLastDataBeat;
  output RDY_axiw1_writeLastDataBeat;

  // action method axiw1_writeResponse
  input  [1 : 0] axiw1_writeResponse_responseCode;
  input  axiw1_writeResponse_id;
  input  EN_axiw1_writeResponse;
  output RDY_axiw1_writeResponse;

  // actionvalue method axir1_readAddr
  input  EN_axir1_readAddr;
  output [31 : 0] axir1_readAddr;
  output RDY_axir1_readAddr;

  // value method axir1_readBurstLen
  output [7 : 0] axir1_readBurstLen;
  output RDY_axir1_readBurstLen;

  // value method axir1_readBurstWidth
  output [2 : 0] axir1_readBurstWidth;
  output RDY_axir1_readBurstWidth;

  // value method axir1_readBurstType
  output [1 : 0] axir1_readBurstType;
  output RDY_axir1_readBurstType;

  // value method axir1_readBurstProt
  output [2 : 0] axir1_readBurstProt;
  output RDY_axir1_readBurstProt;

  // value method axir1_readBurstCache
  output [3 : 0] axir1_readBurstCache;
  output RDY_axir1_readBurstCache;

  // value method axir1_readId
  output axir1_readId;
  output RDY_axir1_readId;

  // action method axir1_readData
  input  [63 : 0] axir1_readData_data;
  input  [1 : 0] axir1_readData_resp;
  input  axir1_readData_last;
  input  axir1_readData_id;
  input  EN_axir1_readData;
  output RDY_axir1_readData;

  // value method hdmi_hdmi_vsync
  output hdmi_hdmi_vsync;
  output RDY_hdmi_hdmi_vsync;

  // value method hdmi_hdmi_hsync
  output hdmi_hdmi_hsync;
  output RDY_hdmi_hdmi_hsync;

  // value method hdmi_hdmi_de
  output hdmi_hdmi_de;
  output RDY_hdmi_hdmi_de;

  // value method hdmi_hdmi_data
  output [15 : 0] hdmi_hdmi_data;
  output RDY_hdmi_hdmi_data;

  // signals for module outputs
  wire [63 : 0] axiw0_writeData, axiw1_writeData;
  wire [31 : 0] axir0_readAddr,
		axir1_readAddr,
		axiw0_writeAddr,
		axiw1_writeAddr,
		get;
  wire [15 : 0] hdmi_hdmi_data;
  wire [7 : 0] axir0_readBurstLen,
	       axir1_readBurstLen,
	       axiw0_writeBurstLen,
	       axiw0_writeDataByteEnable,
	       axiw1_writeBurstLen,
	       axiw1_writeDataByteEnable;
  wire [3 : 0] axir0_readBurstCache,
	       axir1_readBurstCache,
	       axiw0_writeBurstCache,
	       axiw1_writeBurstCache;
  wire [2 : 0] axir0_readBurstProt,
	       axir0_readBurstWidth,
	       axir1_readBurstProt,
	       axir1_readBurstWidth,
	       axiw0_writeBurstProt,
	       axiw0_writeBurstWidth,
	       axiw1_writeBurstProt,
	       axiw1_writeBurstWidth;
  wire [1 : 0] axir0_readBurstType,
	       axir1_readBurstType,
	       axiw0_writeBurstType,
	       axiw1_writeBurstType;
  wire RDY_axir0_readAddr,
       RDY_axir0_readBurstCache,
       RDY_axir0_readBurstLen,
       RDY_axir0_readBurstProt,
       RDY_axir0_readBurstType,
       RDY_axir0_readBurstWidth,
       RDY_axir0_readData,
       RDY_axir0_readId,
       RDY_axir1_readAddr,
       RDY_axir1_readBurstCache,
       RDY_axir1_readBurstLen,
       RDY_axir1_readBurstProt,
       RDY_axir1_readBurstType,
       RDY_axir1_readBurstWidth,
       RDY_axir1_readData,
       RDY_axir1_readId,
       RDY_axiw0_writeAddr,
       RDY_axiw0_writeBurstCache,
       RDY_axiw0_writeBurstLen,
       RDY_axiw0_writeBurstProt,
       RDY_axiw0_writeBurstType,
       RDY_axiw0_writeBurstWidth,
       RDY_axiw0_writeData,
       RDY_axiw0_writeDataByteEnable,
       RDY_axiw0_writeId,
       RDY_axiw0_writeLastDataBeat,
       RDY_axiw0_writeResponse,
       RDY_axiw1_writeAddr,
       RDY_axiw1_writeBurstCache,
       RDY_axiw1_writeBurstLen,
       RDY_axiw1_writeBurstProt,
       RDY_axiw1_writeBurstType,
       RDY_axiw1_writeBurstWidth,
       RDY_axiw1_writeData,
       RDY_axiw1_writeDataByteEnable,
       RDY_axiw1_writeId,
       RDY_axiw1_writeLastDataBeat,
       RDY_axiw1_writeResponse,
       RDY_error,
       RDY_get,
       RDY_hdmi_hdmi_data,
       RDY_hdmi_hdmi_de,
       RDY_hdmi_hdmi_hsync,
       RDY_hdmi_hdmi_vsync,
       RDY_interrupt,
       RDY_put,
       axir0_readId,
       axir1_readId,
       axiw0_writeId,
       axiw0_writeLastDataBeat,
       axiw1_writeId,
       axiw1_writeLastDataBeat,
       error,
       hdmi_hdmi_de,
       hdmi_hdmi_hsync,
       hdmi_hdmi_vsync,
       interrupt;

  // inlined wires
  reg [63 : 0] dutWrapper_dut_fifoToAxi_dfifo_wDataIn$wget;
  reg [35 : 0] responseFifo_fifo_wDataIn$wget;
  reg [31 : 0] dutWrapper_dut_fifoStatusFifo_wDataIn$wget,
	       dutWrapper_dut_fromFifoStatusFifo_wDataIn$wget;
  wire [63 : 0] dutWrapper_dut_frameBuffer_axiMaster_rfifo_wDataOut$wget;
  wire [39 : 0] dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_wDataIn$wget,
		dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_wDataOut$wget;
  wire [35 : 0] requestFifo_fifo_wDataIn$wget, requestFifo_fifo_wDataOut$wget;
  wire [31 : 0] dutWrapper_dut_fromFifoStatusFifo_wDataOut$wget;
  wire dutWrapper_dut_fifoFromAxi_axiRrespFifo_pwEnqueue$whas,
       dutWrapper_dut_fifoFromAxi_rfifo_pwDequeue$whas,
       dutWrapper_dut_fifoToAxi_axiBrespFifo_pwEnqueue$whas,
       dutWrapper_dut_fifoToAxi_dfifo_pwEnqueue$whas,
       dutWrapper_dut_fifoToAxi_dfifo_wDataIn$whas,
       dutWrapper_dut_frameBuffer_axiMaster_rfifo_pwDequeue$whas,
       requestFifo_fifo_pwDequeue$whas,
       requestFifo_fifo_pwEnqueue$whas,
       responseFifo_fifo_pwDequeue$whas,
       responseFifo_fifo_pwEnqueue$whas,
       responseFifo_fifo_wDataIn$whas;

  // register dutWrapper_dut_axiTester_numWordsReg
  reg [31 : 0] dutWrapper_dut_axiTester_numWordsReg;
  wire [31 : 0] dutWrapper_dut_axiTester_numWordsReg$D_IN;
  wire dutWrapper_dut_axiTester_numWordsReg$EN;

  // register dutWrapper_dut_axiTester_readAddrReg
  reg [31 : 0] dutWrapper_dut_axiTester_readAddrReg;
  wire [31 : 0] dutWrapper_dut_axiTester_readAddrReg$D_IN;
  wire dutWrapper_dut_axiTester_readAddrReg$EN;

  // register dutWrapper_dut_axiTester_readCountReg
  reg [31 : 0] dutWrapper_dut_axiTester_readCountReg;
  wire [31 : 0] dutWrapper_dut_axiTester_readCountReg$D_IN;
  wire dutWrapper_dut_axiTester_readCountReg$EN;

  // register dutWrapper_dut_axiTester_state
  reg [2 : 0] dutWrapper_dut_axiTester_state;
  reg [2 : 0] dutWrapper_dut_axiTester_state$D_IN;
  wire dutWrapper_dut_axiTester_state$EN;

  // register dutWrapper_dut_axiTester_valueReg
  reg [63 : 0] dutWrapper_dut_axiTester_valueReg;
  wire [63 : 0] dutWrapper_dut_axiTester_valueReg$D_IN;
  wire dutWrapper_dut_axiTester_valueReg$EN;

  // register dutWrapper_dut_axiTester_writeAddrReg
  reg [31 : 0] dutWrapper_dut_axiTester_writeAddrReg;
  wire [31 : 0] dutWrapper_dut_axiTester_writeAddrReg$D_IN;
  wire dutWrapper_dut_axiTester_writeAddrReg$EN;

  // register dutWrapper_dut_axiTester_writeCountReg
  reg [31 : 0] dutWrapper_dut_axiTester_writeCountReg;
  wire [31 : 0] dutWrapper_dut_axiTester_writeCountReg$D_IN;
  wire dutWrapper_dut_axiTester_writeCountReg$EN;

  // register dutWrapper_dut_fifoFromAxi_addressPresented
  reg dutWrapper_dut_fifoFromAxi_addressPresented;
  wire dutWrapper_dut_fifoFromAxi_addressPresented$D_IN,
       dutWrapper_dut_fifoFromAxi_addressPresented$EN;

  // register dutWrapper_dut_fifoFromAxi_addrsBeatCount
  reg [31 : 0] dutWrapper_dut_fifoFromAxi_addrsBeatCount;
  wire [31 : 0] dutWrapper_dut_fifoFromAxi_addrsBeatCount$D_IN;
  wire dutWrapper_dut_fifoFromAxi_addrsBeatCount$EN;

  // register dutWrapper_dut_fifoFromAxi_axiRrespFifo_rCache
  reg [9 : 0] dutWrapper_dut_fifoFromAxi_axiRrespFifo_rCache;
  wire [9 : 0] dutWrapper_dut_fifoFromAxi_axiRrespFifo_rCache$D_IN;
  wire dutWrapper_dut_fifoFromAxi_axiRrespFifo_rCache$EN;

  // register dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr
  reg [6 : 0] dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr;
  wire [6 : 0] dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr$D_IN;
  wire dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr$EN;

  // register dutWrapper_dut_fifoFromAxi_axiRrespFifo_rWrPtr
  reg [6 : 0] dutWrapper_dut_fifoFromAxi_axiRrespFifo_rWrPtr;
  wire [6 : 0] dutWrapper_dut_fifoFromAxi_axiRrespFifo_rWrPtr$D_IN;
  wire dutWrapper_dut_fifoFromAxi_axiRrespFifo_rWrPtr$EN;

  // register dutWrapper_dut_fifoFromAxi_baseReg
  reg [31 : 0] dutWrapper_dut_fifoFromAxi_baseReg;
  wire [31 : 0] dutWrapper_dut_fifoFromAxi_baseReg$D_IN;
  wire dutWrapper_dut_fifoFromAxi_baseReg$EN;

  // register dutWrapper_dut_fifoFromAxi_boundsReg
  reg [31 : 0] dutWrapper_dut_fifoFromAxi_boundsReg;
  wire [31 : 0] dutWrapper_dut_fifoFromAxi_boundsReg$D_IN;
  wire dutWrapper_dut_fifoFromAxi_boundsReg$EN;

  // register dutWrapper_dut_fifoFromAxi_burstCountReg
  reg [7 : 0] dutWrapper_dut_fifoFromAxi_burstCountReg;
  wire [7 : 0] dutWrapper_dut_fifoFromAxi_burstCountReg$D_IN;
  wire dutWrapper_dut_fifoFromAxi_burstCountReg$EN;

  // register dutWrapper_dut_fifoFromAxi_enabledReg
  reg dutWrapper_dut_fifoFromAxi_enabledReg;
  reg dutWrapper_dut_fifoFromAxi_enabledReg$D_IN;
  wire dutWrapper_dut_fifoFromAxi_enabledReg$EN;

  // register dutWrapper_dut_fifoFromAxi_lastDataBeatCount
  reg [31 : 0] dutWrapper_dut_fifoFromAxi_lastDataBeatCount;
  wire [31 : 0] dutWrapper_dut_fifoFromAxi_lastDataBeatCount$D_IN;
  wire dutWrapper_dut_fifoFromAxi_lastDataBeatCount$EN;

  // register dutWrapper_dut_fifoFromAxi_oneBeatAddressReg
  reg dutWrapper_dut_fifoFromAxi_oneBeatAddressReg;
  wire dutWrapper_dut_fifoFromAxi_oneBeatAddressReg$D_IN,
       dutWrapper_dut_fifoFromAxi_oneBeatAddressReg$EN;

  // register dutWrapper_dut_fifoFromAxi_operationInProgress
  reg dutWrapper_dut_fifoFromAxi_operationInProgress;
  wire dutWrapper_dut_fifoFromAxi_operationInProgress$D_IN,
       dutWrapper_dut_fifoFromAxi_operationInProgress$EN;

  // register dutWrapper_dut_fifoFromAxi_ptrReg
  reg [31 : 0] dutWrapper_dut_fifoFromAxi_ptrReg;
  reg [31 : 0] dutWrapper_dut_fifoFromAxi_ptrReg$D_IN;
  wire dutWrapper_dut_fifoFromAxi_ptrReg$EN;

  // register dutWrapper_dut_fifoFromAxi_rfifo_rCache
  reg [71 : 0] dutWrapper_dut_fifoFromAxi_rfifo_rCache;
  wire [71 : 0] dutWrapper_dut_fifoFromAxi_rfifo_rCache$D_IN;
  wire dutWrapper_dut_fifoFromAxi_rfifo_rCache$EN;

  // register dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr
  reg [6 : 0] dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr;
  wire [6 : 0] dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr$D_IN;
  wire dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr$EN;

  // register dutWrapper_dut_fifoFromAxi_rfifo_rWrPtr
  reg [6 : 0] dutWrapper_dut_fifoFromAxi_rfifo_rWrPtr;
  wire [6 : 0] dutWrapper_dut_fifoFromAxi_rfifo_rWrPtr$D_IN;
  wire dutWrapper_dut_fifoFromAxi_rfifo_rWrPtr$EN;

  // register dutWrapper_dut_fifoFromAxi_thirtyTwoBitTransferReg
  reg dutWrapper_dut_fifoFromAxi_thirtyTwoBitTransferReg;
  wire dutWrapper_dut_fifoFromAxi_thirtyTwoBitTransferReg$D_IN,
       dutWrapper_dut_fifoFromAxi_thirtyTwoBitTransferReg$EN;

  // register dutWrapper_dut_fifoFromAxi_thresholdReg
  reg [31 : 0] dutWrapper_dut_fifoFromAxi_thresholdReg;
  wire [31 : 0] dutWrapper_dut_fifoFromAxi_thresholdReg$D_IN;
  wire dutWrapper_dut_fifoFromAxi_thresholdReg$EN;

  // register dutWrapper_dut_fifoFromAxi_wordsDeqCount
  reg [31 : 0] dutWrapper_dut_fifoFromAxi_wordsDeqCount;
  wire [31 : 0] dutWrapper_dut_fifoFromAxi_wordsDeqCount$D_IN;
  wire dutWrapper_dut_fifoFromAxi_wordsDeqCount$EN;

  // register dutWrapper_dut_fifoFromAxi_wordsReceivedCount
  reg [31 : 0] dutWrapper_dut_fifoFromAxi_wordsReceivedCount;
  wire [31 : 0] dutWrapper_dut_fifoFromAxi_wordsReceivedCount$D_IN;
  wire dutWrapper_dut_fifoFromAxi_wordsReceivedCount$EN;

  // register dutWrapper_dut_fifoStatusFifo_rCache
  reg [38 : 0] dutWrapper_dut_fifoStatusFifo_rCache;
  wire [38 : 0] dutWrapper_dut_fifoStatusFifo_rCache$D_IN;
  wire dutWrapper_dut_fifoStatusFifo_rCache$EN;

  // register dutWrapper_dut_fifoStatusFifo_rRdPtr
  reg [5 : 0] dutWrapper_dut_fifoStatusFifo_rRdPtr;
  wire [5 : 0] dutWrapper_dut_fifoStatusFifo_rRdPtr$D_IN;
  wire dutWrapper_dut_fifoStatusFifo_rRdPtr$EN;

  // register dutWrapper_dut_fifoStatusFifo_rWrPtr
  reg [5 : 0] dutWrapper_dut_fifoStatusFifo_rWrPtr;
  wire [5 : 0] dutWrapper_dut_fifoStatusFifo_rWrPtr$D_IN;
  wire dutWrapper_dut_fifoStatusFifo_rWrPtr$EN;

  // register dutWrapper_dut_fifoToAxi_addressPresented
  reg dutWrapper_dut_fifoToAxi_addressPresented;
  wire dutWrapper_dut_fifoToAxi_addressPresented$D_IN,
       dutWrapper_dut_fifoToAxi_addressPresented$EN;

  // register dutWrapper_dut_fifoToAxi_addrsBeatCount
  reg [31 : 0] dutWrapper_dut_fifoToAxi_addrsBeatCount;
  wire [31 : 0] dutWrapper_dut_fifoToAxi_addrsBeatCount$D_IN;
  wire dutWrapper_dut_fifoToAxi_addrsBeatCount$EN;

  // register dutWrapper_dut_fifoToAxi_axiBrespFifo_rCache
  reg [9 : 0] dutWrapper_dut_fifoToAxi_axiBrespFifo_rCache;
  wire [9 : 0] dutWrapper_dut_fifoToAxi_axiBrespFifo_rCache$D_IN;
  wire dutWrapper_dut_fifoToAxi_axiBrespFifo_rCache$EN;

  // register dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr
  reg [6 : 0] dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr;
  wire [6 : 0] dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr$D_IN;
  wire dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr$EN;

  // register dutWrapper_dut_fifoToAxi_axiBrespFifo_rWrPtr
  reg [6 : 0] dutWrapper_dut_fifoToAxi_axiBrespFifo_rWrPtr;
  wire [6 : 0] dutWrapper_dut_fifoToAxi_axiBrespFifo_rWrPtr$D_IN;
  wire dutWrapper_dut_fifoToAxi_axiBrespFifo_rWrPtr$EN;

  // register dutWrapper_dut_fifoToAxi_baseReg
  reg [31 : 0] dutWrapper_dut_fifoToAxi_baseReg;
  wire [31 : 0] dutWrapper_dut_fifoToAxi_baseReg$D_IN;
  wire dutWrapper_dut_fifoToAxi_baseReg$EN;

  // register dutWrapper_dut_fifoToAxi_boundsReg
  reg [31 : 0] dutWrapper_dut_fifoToAxi_boundsReg;
  wire [31 : 0] dutWrapper_dut_fifoToAxi_boundsReg$D_IN;
  wire dutWrapper_dut_fifoToAxi_boundsReg$EN;

  // register dutWrapper_dut_fifoToAxi_burstCountReg
  reg [7 : 0] dutWrapper_dut_fifoToAxi_burstCountReg;
  wire [7 : 0] dutWrapper_dut_fifoToAxi_burstCountReg$D_IN;
  wire dutWrapper_dut_fifoToAxi_burstCountReg$EN;

  // register dutWrapper_dut_fifoToAxi_dfifo_rCache
  reg [69 : 0] dutWrapper_dut_fifoToAxi_dfifo_rCache;
  wire [69 : 0] dutWrapper_dut_fifoToAxi_dfifo_rCache$D_IN;
  wire dutWrapper_dut_fifoToAxi_dfifo_rCache$EN;

  // register dutWrapper_dut_fifoToAxi_dfifo_rRdPtr
  reg [4 : 0] dutWrapper_dut_fifoToAxi_dfifo_rRdPtr;
  wire [4 : 0] dutWrapper_dut_fifoToAxi_dfifo_rRdPtr$D_IN;
  wire dutWrapper_dut_fifoToAxi_dfifo_rRdPtr$EN;

  // register dutWrapper_dut_fifoToAxi_dfifo_rWrPtr
  reg [4 : 0] dutWrapper_dut_fifoToAxi_dfifo_rWrPtr;
  wire [4 : 0] dutWrapper_dut_fifoToAxi_dfifo_rWrPtr$D_IN;
  wire dutWrapper_dut_fifoToAxi_dfifo_rWrPtr$EN;

  // register dutWrapper_dut_fifoToAxi_enabledReg
  reg dutWrapper_dut_fifoToAxi_enabledReg;
  reg dutWrapper_dut_fifoToAxi_enabledReg$D_IN;
  wire dutWrapper_dut_fifoToAxi_enabledReg$EN;

  // register dutWrapper_dut_fifoToAxi_lastDataBeatCount
  reg [31 : 0] dutWrapper_dut_fifoToAxi_lastDataBeatCount;
  wire [31 : 0] dutWrapper_dut_fifoToAxi_lastDataBeatCount$D_IN;
  wire dutWrapper_dut_fifoToAxi_lastDataBeatCount$EN;

  // register dutWrapper_dut_fifoToAxi_oneBeatAddressReg
  reg dutWrapper_dut_fifoToAxi_oneBeatAddressReg;
  wire dutWrapper_dut_fifoToAxi_oneBeatAddressReg$D_IN,
       dutWrapper_dut_fifoToAxi_oneBeatAddressReg$EN;

  // register dutWrapper_dut_fifoToAxi_operationInProgress
  reg dutWrapper_dut_fifoToAxi_operationInProgress;
  wire dutWrapper_dut_fifoToAxi_operationInProgress$D_IN,
       dutWrapper_dut_fifoToAxi_operationInProgress$EN;

  // register dutWrapper_dut_fifoToAxi_ptrReg
  reg [31 : 0] dutWrapper_dut_fifoToAxi_ptrReg;
  reg [31 : 0] dutWrapper_dut_fifoToAxi_ptrReg$D_IN;
  wire dutWrapper_dut_fifoToAxi_ptrReg$EN;

  // register dutWrapper_dut_fifoToAxi_thirtyTwoBitTransferReg
  reg dutWrapper_dut_fifoToAxi_thirtyTwoBitTransferReg;
  wire dutWrapper_dut_fifoToAxi_thirtyTwoBitTransferReg$D_IN,
       dutWrapper_dut_fifoToAxi_thirtyTwoBitTransferReg$EN;

  // register dutWrapper_dut_fifoToAxi_thresholdReg
  reg [31 : 0] dutWrapper_dut_fifoToAxi_thresholdReg;
  wire [31 : 0] dutWrapper_dut_fifoToAxi_thresholdReg$D_IN;
  wire dutWrapper_dut_fifoToAxi_thresholdReg$EN;

  // register dutWrapper_dut_fifoToAxi_wordsEnqCount
  reg [31 : 0] dutWrapper_dut_fifoToAxi_wordsEnqCount;
  wire [31 : 0] dutWrapper_dut_fifoToAxi_wordsEnqCount$D_IN;
  wire dutWrapper_dut_fifoToAxi_wordsEnqCount$EN;

  // register dutWrapper_dut_fifoToAxi_wordsWrittenCount
  reg [31 : 0] dutWrapper_dut_fifoToAxi_wordsWrittenCount;
  wire [31 : 0] dutWrapper_dut_fifoToAxi_wordsWrittenCount$D_IN;
  wire dutWrapper_dut_fifoToAxi_wordsWrittenCount$EN;

  // register dutWrapper_dut_firstReadSent
  reg dutWrapper_dut_firstReadSent;
  wire dutWrapper_dut_firstReadSent$D_IN, dutWrapper_dut_firstReadSent$EN;

  // register dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rCache
  reg [9 : 0] dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rCache;
  wire [9 : 0] dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rCache$D_IN;
  wire dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rCache$EN;

  // register dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rRdPtr
  reg [6 : 0] dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rRdPtr;
  wire [6 : 0] dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rRdPtr$D_IN;
  wire dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rRdPtr$EN;

  // register dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rWrPtr
  reg [6 : 0] dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rWrPtr;
  wire [6 : 0] dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rWrPtr$D_IN;
  wire dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rWrPtr$EN;

  // register dutWrapper_dut_frameBuffer_axiMaster_bfifo_rCache
  reg [7 : 0] dutWrapper_dut_frameBuffer_axiMaster_bfifo_rCache;
  wire [7 : 0] dutWrapper_dut_frameBuffer_axiMaster_bfifo_rCache$D_IN;
  wire dutWrapper_dut_frameBuffer_axiMaster_bfifo_rCache$EN;

  // register dutWrapper_dut_frameBuffer_axiMaster_bfifo_rRdPtr
  reg [4 : 0] dutWrapper_dut_frameBuffer_axiMaster_bfifo_rRdPtr;
  wire [4 : 0] dutWrapper_dut_frameBuffer_axiMaster_bfifo_rRdPtr$D_IN;
  wire dutWrapper_dut_frameBuffer_axiMaster_bfifo_rRdPtr$EN;

  // register dutWrapper_dut_frameBuffer_axiMaster_bfifo_rWrPtr
  reg [4 : 0] dutWrapper_dut_frameBuffer_axiMaster_bfifo_rWrPtr;
  wire [4 : 0] dutWrapper_dut_frameBuffer_axiMaster_bfifo_rWrPtr$D_IN;
  wire dutWrapper_dut_frameBuffer_axiMaster_bfifo_rWrPtr$EN;

  // register dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rCache
  reg [45 : 0] dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rCache;
  wire [45 : 0] dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rCache$D_IN;
  wire dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rCache$EN;

  // register dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rRdPtr
  reg [4 : 0] dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rRdPtr;
  wire [4 : 0] dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rRdPtr$D_IN;
  wire dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rRdPtr$EN;

  // register dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rWrPtr
  reg [4 : 0] dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rWrPtr;
  wire [4 : 0] dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rWrPtr$D_IN;
  wire dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rWrPtr$EN;

  // register dutWrapper_dut_frameBuffer_axiMaster_readIdReg
  reg dutWrapper_dut_frameBuffer_axiMaster_readIdReg;
  wire dutWrapper_dut_frameBuffer_axiMaster_readIdReg$D_IN,
       dutWrapper_dut_frameBuffer_axiMaster_readIdReg$EN;

  // register dutWrapper_dut_frameBuffer_axiMaster_rfifo_rCache
  reg [71 : 0] dutWrapper_dut_frameBuffer_axiMaster_rfifo_rCache;
  wire [71 : 0] dutWrapper_dut_frameBuffer_axiMaster_rfifo_rCache$D_IN;
  wire dutWrapper_dut_frameBuffer_axiMaster_rfifo_rCache$EN;

  // register dutWrapper_dut_frameBuffer_axiMaster_rfifo_rRdPtr
  reg [6 : 0] dutWrapper_dut_frameBuffer_axiMaster_rfifo_rRdPtr;
  wire [6 : 0] dutWrapper_dut_frameBuffer_axiMaster_rfifo_rRdPtr$D_IN;
  wire dutWrapper_dut_frameBuffer_axiMaster_rfifo_rRdPtr$EN;

  // register dutWrapper_dut_frameBuffer_axiMaster_rfifo_rWrPtr
  reg [6 : 0] dutWrapper_dut_frameBuffer_axiMaster_rfifo_rWrPtr;
  wire [6 : 0] dutWrapper_dut_frameBuffer_axiMaster_rfifo_rWrPtr$D_IN;
  wire dutWrapper_dut_frameBuffer_axiMaster_rfifo_rWrPtr$EN;

  // register dutWrapper_dut_frameBuffer_axiMaster_wAddrReg
  reg [31 : 0] dutWrapper_dut_frameBuffer_axiMaster_wAddrReg;
  wire [31 : 0] dutWrapper_dut_frameBuffer_axiMaster_wAddrReg$D_IN;
  wire dutWrapper_dut_frameBuffer_axiMaster_wAddrReg$EN;

  // register dutWrapper_dut_frameBuffer_axiMaster_wAddressPresented
  reg dutWrapper_dut_frameBuffer_axiMaster_wAddressPresented;
  wire dutWrapper_dut_frameBuffer_axiMaster_wAddressPresented$D_IN,
       dutWrapper_dut_frameBuffer_axiMaster_wAddressPresented$EN;

  // register dutWrapper_dut_frameBuffer_axiMaster_wBurstCountReg
  reg [7 : 0] dutWrapper_dut_frameBuffer_axiMaster_wBurstCountReg;
  wire [7 : 0] dutWrapper_dut_frameBuffer_axiMaster_wBurstCountReg$D_IN;
  wire dutWrapper_dut_frameBuffer_axiMaster_wBurstCountReg$EN;

  // register dutWrapper_dut_frameBuffer_axiMaster_wfifo_rCache
  reg [71 : 0] dutWrapper_dut_frameBuffer_axiMaster_wfifo_rCache;
  wire [71 : 0] dutWrapper_dut_frameBuffer_axiMaster_wfifo_rCache$D_IN;
  wire dutWrapper_dut_frameBuffer_axiMaster_wfifo_rCache$EN;

  // register dutWrapper_dut_frameBuffer_axiMaster_wfifo_rRdPtr
  reg [6 : 0] dutWrapper_dut_frameBuffer_axiMaster_wfifo_rRdPtr;
  wire [6 : 0] dutWrapper_dut_frameBuffer_axiMaster_wfifo_rRdPtr$D_IN;
  wire dutWrapper_dut_frameBuffer_axiMaster_wfifo_rRdPtr$EN;

  // register dutWrapper_dut_frameBuffer_axiMaster_wfifo_rWrPtr
  reg [6 : 0] dutWrapper_dut_frameBuffer_axiMaster_wfifo_rWrPtr;
  wire [6 : 0] dutWrapper_dut_frameBuffer_axiMaster_wfifo_rWrPtr$D_IN;
  wire dutWrapper_dut_frameBuffer_axiMaster_wfifo_rWrPtr$EN;

  // register dutWrapper_dut_frameBuffer_axiMaster_writeIdReg
  reg dutWrapper_dut_frameBuffer_axiMaster_writeIdReg;
  wire dutWrapper_dut_frameBuffer_axiMaster_writeIdReg$D_IN,
       dutWrapper_dut_frameBuffer_axiMaster_writeIdReg$EN;

  // register dutWrapper_dut_frameBuffer_fbc
  reg [67 : 0] dutWrapper_dut_frameBuffer_fbc;
  wire [67 : 0] dutWrapper_dut_frameBuffer_fbc$D_IN;
  wire dutWrapper_dut_frameBuffer_fbc$EN;

  // register dutWrapper_dut_frameBuffer_lineAddrReg
  reg [31 : 0] dutWrapper_dut_frameBuffer_lineAddrReg;
  wire [31 : 0] dutWrapper_dut_frameBuffer_lineAddrReg$D_IN;
  wire dutWrapper_dut_frameBuffer_lineAddrReg$EN;

  // register dutWrapper_dut_frameBuffer_lineCountReg
  reg [11 : 0] dutWrapper_dut_frameBuffer_lineCountReg;
  wire [11 : 0] dutWrapper_dut_frameBuffer_lineCountReg$D_IN;
  wire dutWrapper_dut_frameBuffer_lineCountReg$EN;

  // register dutWrapper_dut_frameBuffer_pixelCountReg
  reg [11 : 0] dutWrapper_dut_frameBuffer_pixelCountReg;
  wire [11 : 0] dutWrapper_dut_frameBuffer_pixelCountReg$D_IN;
  wire dutWrapper_dut_frameBuffer_pixelCountReg$EN;

  // register dutWrapper_dut_frameBuffer_readAddrReg
  reg [31 : 0] dutWrapper_dut_frameBuffer_readAddrReg;
  wire [31 : 0] dutWrapper_dut_frameBuffer_readAddrReg$D_IN;
  wire dutWrapper_dut_frameBuffer_readAddrReg$EN;

  // register dutWrapper_dut_frameBuffer_running
  reg dutWrapper_dut_frameBuffer_running;
  wire dutWrapper_dut_frameBuffer_running$D_IN,
       dutWrapper_dut_frameBuffer_running$EN;

  // register dutWrapper_dut_frameCountReg
  reg [31 : 0] dutWrapper_dut_frameCountReg;
  wire [31 : 0] dutWrapper_dut_frameCountReg$D_IN;
  wire dutWrapper_dut_frameCountReg$EN;

  // register dutWrapper_dut_fromFifoStatusFifo_rCache
  reg [38 : 0] dutWrapper_dut_fromFifoStatusFifo_rCache;
  wire [38 : 0] dutWrapper_dut_fromFifoStatusFifo_rCache$D_IN;
  wire dutWrapper_dut_fromFifoStatusFifo_rCache$EN;

  // register dutWrapper_dut_fromFifoStatusFifo_rRdPtr
  reg [5 : 0] dutWrapper_dut_fromFifoStatusFifo_rRdPtr;
  wire [5 : 0] dutWrapper_dut_fromFifoStatusFifo_rRdPtr$D_IN;
  wire dutWrapper_dut_fromFifoStatusFifo_rRdPtr$EN;

  // register dutWrapper_dut_fromFifoStatusFifo_rWrPtr
  reg [5 : 0] dutWrapper_dut_fromFifoStatusFifo_rWrPtr;
  wire [5 : 0] dutWrapper_dut_fromFifoStatusFifo_rWrPtr$D_IN;
  wire dutWrapper_dut_fromFifoStatusFifo_rWrPtr$EN;

  // register dutWrapper_dut_hdmiTpg_dataCount
  reg [21 : 0] dutWrapper_dut_hdmiTpg_dataCount;
  wire [21 : 0] dutWrapper_dut_hdmiTpg_dataCount$D_IN;
  wire dutWrapper_dut_hdmiTpg_dataCount$EN;

  // register dutWrapper_dut_hdmiTpg_dataEnableReg
  reg dutWrapper_dut_hdmiTpg_dataEnableReg;
  wire dutWrapper_dut_hdmiTpg_dataEnableReg$D_IN,
       dutWrapper_dut_hdmiTpg_dataEnableReg$EN;

  // register dutWrapper_dut_hdmiTpg_dataReg
  reg [15 : 0] dutWrapper_dut_hdmiTpg_dataReg;
  wire [15 : 0] dutWrapper_dut_hdmiTpg_dataReg$D_IN;
  wire dutWrapper_dut_hdmiTpg_dataReg$EN;

  // register dutWrapper_dut_hdmiTpg_hsyncReg
  reg dutWrapper_dut_hdmiTpg_hsyncReg;
  wire dutWrapper_dut_hdmiTpg_hsyncReg$D_IN,
       dutWrapper_dut_hdmiTpg_hsyncReg$EN;

  // register dutWrapper_dut_hdmiTpg_lineCount
  reg [10 : 0] dutWrapper_dut_hdmiTpg_lineCount;
  wire [10 : 0] dutWrapper_dut_hdmiTpg_lineCount$D_IN;
  wire dutWrapper_dut_hdmiTpg_lineCount$EN;

  // register dutWrapper_dut_hdmiTpg_patternRegs
  reg [31 : 0] dutWrapper_dut_hdmiTpg_patternRegs;
  wire [31 : 0] dutWrapper_dut_hdmiTpg_patternRegs$D_IN;
  wire dutWrapper_dut_hdmiTpg_patternRegs$EN;

  // register dutWrapper_dut_hdmiTpg_patternRegs_1
  reg [31 : 0] dutWrapper_dut_hdmiTpg_patternRegs_1;
  wire [31 : 0] dutWrapper_dut_hdmiTpg_patternRegs_1$D_IN;
  wire dutWrapper_dut_hdmiTpg_patternRegs_1$EN;

  // register dutWrapper_dut_hdmiTpg_patternRegs_2
  reg [31 : 0] dutWrapper_dut_hdmiTpg_patternRegs_2;
  wire [31 : 0] dutWrapper_dut_hdmiTpg_patternRegs_2$D_IN;
  wire dutWrapper_dut_hdmiTpg_patternRegs_2$EN;

  // register dutWrapper_dut_hdmiTpg_patternRegs_3
  reg [31 : 0] dutWrapper_dut_hdmiTpg_patternRegs_3;
  wire [31 : 0] dutWrapper_dut_hdmiTpg_patternRegs_3$D_IN;
  wire dutWrapper_dut_hdmiTpg_patternRegs_3$EN;

  // register dutWrapper_dut_hdmiTpg_pixelCount
  reg [11 : 0] dutWrapper_dut_hdmiTpg_pixelCount;
  wire [11 : 0] dutWrapper_dut_hdmiTpg_pixelCount$D_IN;
  wire dutWrapper_dut_hdmiTpg_pixelCount$EN;

  // register dutWrapper_dut_hdmiTpg_shadowTestPatternEnabled
  reg dutWrapper_dut_hdmiTpg_shadowTestPatternEnabled;
  wire dutWrapper_dut_hdmiTpg_shadowTestPatternEnabled$D_IN,
       dutWrapper_dut_hdmiTpg_shadowTestPatternEnabled$EN;

  // register dutWrapper_dut_hdmiTpg_testPatternEnabled
  reg dutWrapper_dut_hdmiTpg_testPatternEnabled;
  wire dutWrapper_dut_hdmiTpg_testPatternEnabled$D_IN,
       dutWrapper_dut_hdmiTpg_testPatternEnabled$EN;

  // register dutWrapper_dut_hdmiTpg_vsyncReg
  reg dutWrapper_dut_hdmiTpg_vsyncReg;
  wire dutWrapper_dut_hdmiTpg_vsyncReg$D_IN,
       dutWrapper_dut_hdmiTpg_vsyncReg$EN;

  // register dutWrapper_dut_numWordsReg
  reg [31 : 0] dutWrapper_dut_numWordsReg;
  wire [31 : 0] dutWrapper_dut_numWordsReg$D_IN;
  wire dutWrapper_dut_numWordsReg$EN;

  // register dutWrapper_dut_readCompletedSent
  reg dutWrapper_dut_readCompletedSent;
  wire dutWrapper_dut_readCompletedSent$D_IN,
       dutWrapper_dut_readCompletedSent$EN;

  // register dutWrapper_dut_readCountReg
  reg [31 : 0] dutWrapper_dut_readCountReg;
  wire [31 : 0] dutWrapper_dut_readCountReg$D_IN;
  wire dutWrapper_dut_readCountReg$EN;

  // register dutWrapper_dut_readTimer_runningReg
  reg dutWrapper_dut_readTimer_runningReg;
  wire dutWrapper_dut_readTimer_runningReg$D_IN,
       dutWrapper_dut_readTimer_runningReg$EN;

  // register dutWrapper_dut_readTimer_timerReg
  reg [31 : 0] dutWrapper_dut_readTimer_timerReg;
  wire [31 : 0] dutWrapper_dut_readTimer_timerReg$D_IN;
  wire dutWrapper_dut_readTimer_timerReg$EN;

  // register dutWrapper_dut_result2Reg
  reg [32 : 0] dutWrapper_dut_result2Reg;
  wire [32 : 0] dutWrapper_dut_result2Reg$D_IN;
  wire dutWrapper_dut_result2Reg$EN;

  // register dutWrapper_dut_resultReg
  reg [32 : 0] dutWrapper_dut_resultReg;
  wire [32 : 0] dutWrapper_dut_resultReg$D_IN;
  wire dutWrapper_dut_resultReg$EN;

  // register dutWrapper_dut_shadowFrameBufferBase
  reg [31 : 0] dutWrapper_dut_shadowFrameBufferBase;
  wire [31 : 0] dutWrapper_dut_shadowFrameBufferBase$D_IN;
  wire dutWrapper_dut_shadowFrameBufferBase$EN;

  // register dutWrapper_dut_testCompletedReg
  reg dutWrapper_dut_testCompletedReg;
  wire dutWrapper_dut_testCompletedReg$D_IN,
       dutWrapper_dut_testCompletedReg$EN;

  // register dutWrapper_dut_testReg
  reg dutWrapper_dut_testReg;
  wire dutWrapper_dut_testReg$D_IN, dutWrapper_dut_testReg$EN;

  // register dutWrapper_dut_testResultReg
  reg [31 : 0] dutWrapper_dut_testResultReg;
  wire [31 : 0] dutWrapper_dut_testResultReg$D_IN;
  wire dutWrapper_dut_testResultReg$EN;

  // register dutWrapper_dut_valueReg
  reg [31 : 0] dutWrapper_dut_valueReg;
  wire [31 : 0] dutWrapper_dut_valueReg$D_IN;
  wire dutWrapper_dut_valueReg$EN;

  // register dutWrapper_dut_vsyncPulseCountReg
  reg [31 : 0] dutWrapper_dut_vsyncPulseCountReg;
  wire [31 : 0] dutWrapper_dut_vsyncPulseCountReg$D_IN;
  wire dutWrapper_dut_vsyncPulseCountReg$EN;

  // register dutWrapper_dut_writeCountReg
  reg [31 : 0] dutWrapper_dut_writeCountReg;
  wire [31 : 0] dutWrapper_dut_writeCountReg$D_IN;
  wire dutWrapper_dut_writeCountReg$EN;

  // register dutWrapper_dut_writeQueuedSent
  reg dutWrapper_dut_writeQueuedSent;
  wire dutWrapper_dut_writeQueuedSent$D_IN, dutWrapper_dut_writeQueuedSent$EN;

  // register dutWrapper_dut_writeTimer_runningReg
  reg dutWrapper_dut_writeTimer_runningReg;
  wire dutWrapper_dut_writeTimer_runningReg$D_IN,
       dutWrapper_dut_writeTimer_runningReg$EN;

  // register dutWrapper_dut_writeTimer_timerReg
  reg [31 : 0] dutWrapper_dut_writeTimer_timerReg;
  wire [31 : 0] dutWrapper_dut_writeTimer_timerReg$D_IN;
  wire dutWrapper_dut_writeTimer_timerReg$EN;

  // register dutWrapper_junkReqReg
  reg [31 : 0] dutWrapper_junkReqReg;
  wire [31 : 0] dutWrapper_junkReqReg$D_IN;
  wire dutWrapper_junkReqReg$EN;

  // register dutWrapper_requestFired
  reg [31 : 0] dutWrapper_requestFired;
  wire [31 : 0] dutWrapper_requestFired$D_IN;
  wire dutWrapper_requestFired$EN;

  // register dutWrapper_requestTimeLimitReg
  reg [15 : 0] dutWrapper_requestTimeLimitReg;
  wire [15 : 0] dutWrapper_requestTimeLimitReg$D_IN;
  wire dutWrapper_requestTimeLimitReg$EN;

  // register dutWrapper_requestTimerReg
  reg [15 : 0] dutWrapper_requestTimerReg;
  wire [15 : 0] dutWrapper_requestTimerReg$D_IN;
  wire dutWrapper_requestTimerReg$EN;

  // register dutWrapper_responseFired
  reg [31 : 0] dutWrapper_responseFired;
  wire [31 : 0] dutWrapper_responseFired$D_IN;
  wire dutWrapper_responseFired$EN;

  // register dutWrapper_responseTimeLimitReg
  reg [15 : 0] dutWrapper_responseTimeLimitReg;
  wire [15 : 0] dutWrapper_responseTimeLimitReg$D_IN;
  wire dutWrapper_responseTimeLimitReg$EN;

  // register dutWrapper_responseTimerReg
  reg [15 : 0] dutWrapper_responseTimerReg;
  wire [15 : 0] dutWrapper_responseTimerReg$D_IN;
  wire dutWrapper_responseTimerReg$EN;

  // register getWordCount
  reg [31 : 0] getWordCount;
  wire [31 : 0] getWordCount$D_IN;
  wire getWordCount$EN;

  // register interruptCleared
  reg interruptCleared;
  wire interruptCleared$D_IN, interruptCleared$EN;

  // register interrupted
  reg interrupted;
  wire interrupted$D_IN, interrupted$EN;

  // register putWordCount
  reg [31 : 0] putWordCount;
  wire [31 : 0] putWordCount$D_IN;
  wire putWordCount$EN;

  // register requestFifo_buff
  reg [35 : 0] requestFifo_buff;
  wire [35 : 0] requestFifo_buff$D_IN;
  wire requestFifo_buff$EN;

  // register requestFifo_count
  reg [31 : 0] requestFifo_count;
  wire [31 : 0] requestFifo_count$D_IN;
  wire requestFifo_count$EN;

  // register requestFifo_fifo_rCache
  reg [41 : 0] requestFifo_fifo_rCache;
  wire [41 : 0] requestFifo_fifo_rCache$D_IN;
  wire requestFifo_fifo_rCache$EN;

  // register requestFifo_fifo_rRdPtr
  reg [4 : 0] requestFifo_fifo_rRdPtr;
  wire [4 : 0] requestFifo_fifo_rRdPtr$D_IN;
  wire requestFifo_fifo_rRdPtr$EN;

  // register requestFifo_fifo_rWrPtr
  reg [4 : 0] requestFifo_fifo_rWrPtr;
  wire [4 : 0] requestFifo_fifo_rWrPtr$D_IN;
  wire requestFifo_fifo_rWrPtr$EN;

  // register responseFifo_count
  reg [31 : 0] responseFifo_count;
  wire [31 : 0] responseFifo_count$D_IN;
  wire responseFifo_count$EN;

  // register responseFifo_fifo_rCache
  reg [41 : 0] responseFifo_fifo_rCache;
  wire [41 : 0] responseFifo_fifo_rCache$D_IN;
  wire responseFifo_fifo_rCache$EN;

  // register responseFifo_fifo_rRdPtr
  reg [4 : 0] responseFifo_fifo_rRdPtr;
  wire [4 : 0] responseFifo_fifo_rRdPtr$D_IN;
  wire responseFifo_fifo_rRdPtr$EN;

  // register responseFifo_fifo_rWrPtr
  reg [4 : 0] responseFifo_fifo_rWrPtr;
  wire [4 : 0] responseFifo_fifo_rWrPtr$D_IN;
  wire responseFifo_fifo_rWrPtr$EN;

  // register underflowCount
  reg [31 : 0] underflowCount;
  wire [31 : 0] underflowCount$D_IN;
  wire underflowCount$EN;

  // ports of submodule dutWrapper_dut_axiTester_testDataRegFile
  wire [63 : 0] dutWrapper_dut_axiTester_testDataRegFile$D_IN,
		dutWrapper_dut_axiTester_testDataRegFile$D_OUT_1;
  wire [31 : 0] dutWrapper_dut_axiTester_testDataRegFile$ADDR_1,
		dutWrapper_dut_axiTester_testDataRegFile$ADDR_2,
		dutWrapper_dut_axiTester_testDataRegFile$ADDR_3,
		dutWrapper_dut_axiTester_testDataRegFile$ADDR_4,
		dutWrapper_dut_axiTester_testDataRegFile$ADDR_5,
		dutWrapper_dut_axiTester_testDataRegFile$ADDR_IN;
  wire dutWrapper_dut_axiTester_testDataRegFile$WE;

  // ports of submodule dutWrapper_dut_commandFifo
  wire [32 : 0] dutWrapper_dut_commandFifo$dD_OUT,
		dutWrapper_dut_commandFifo$sD_IN;
  wire dutWrapper_dut_commandFifo$dDEQ,
       dutWrapper_dut_commandFifo$dEMPTY_N,
       dutWrapper_dut_commandFifo$sENQ,
       dutWrapper_dut_commandFifo$sFULL_N;

  // ports of submodule dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory
  wire [5 : 0] dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$ADDRA,
	       dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$ADDRB;
  wire [1 : 0] dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$DIA,
	       dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$DIB,
	       dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$DOB;
  wire dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$ENA,
       dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$ENB,
       dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$WEA,
       dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$WEB;

  // ports of submodule dutWrapper_dut_fifoFromAxi_rfifo_memory
  wire [63 : 0] dutWrapper_dut_fifoFromAxi_rfifo_memory$DIA,
		dutWrapper_dut_fifoFromAxi_rfifo_memory$DIB,
		dutWrapper_dut_fifoFromAxi_rfifo_memory$DOB;
  wire [5 : 0] dutWrapper_dut_fifoFromAxi_rfifo_memory$ADDRA,
	       dutWrapper_dut_fifoFromAxi_rfifo_memory$ADDRB;
  wire dutWrapper_dut_fifoFromAxi_rfifo_memory$ENA,
       dutWrapper_dut_fifoFromAxi_rfifo_memory$ENB,
       dutWrapper_dut_fifoFromAxi_rfifo_memory$WEA,
       dutWrapper_dut_fifoFromAxi_rfifo_memory$WEB;

  // ports of submodule dutWrapper_dut_fifoStatusFifo_memory
  wire [31 : 0] dutWrapper_dut_fifoStatusFifo_memory$DIA,
		dutWrapper_dut_fifoStatusFifo_memory$DIB;
  wire [4 : 0] dutWrapper_dut_fifoStatusFifo_memory$ADDRA,
	       dutWrapper_dut_fifoStatusFifo_memory$ADDRB;
  wire dutWrapper_dut_fifoStatusFifo_memory$ENA,
       dutWrapper_dut_fifoStatusFifo_memory$ENB,
       dutWrapper_dut_fifoStatusFifo_memory$WEA,
       dutWrapper_dut_fifoStatusFifo_memory$WEB;

  // ports of submodule dutWrapper_dut_fifoToAxi_axiBrespFifo_memory
  wire [5 : 0] dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$ADDRA,
	       dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$ADDRB;
  wire [1 : 0] dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$DIA,
	       dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$DIB,
	       dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$DOB;
  wire dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$ENA,
       dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$ENB,
       dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$WEA,
       dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$WEB;

  // ports of submodule dutWrapper_dut_fifoToAxi_dfifo_memory
  wire [63 : 0] dutWrapper_dut_fifoToAxi_dfifo_memory$DIA,
		dutWrapper_dut_fifoToAxi_dfifo_memory$DIB,
		dutWrapper_dut_fifoToAxi_dfifo_memory$DOB;
  wire [3 : 0] dutWrapper_dut_fifoToAxi_dfifo_memory$ADDRA,
	       dutWrapper_dut_fifoToAxi_dfifo_memory$ADDRB;
  wire dutWrapper_dut_fifoToAxi_dfifo_memory$ENA,
       dutWrapper_dut_fifoToAxi_dfifo_memory$ENB,
       dutWrapper_dut_fifoToAxi_dfifo_memory$WEA,
       dutWrapper_dut_fifoToAxi_dfifo_memory$WEB;

  // ports of submodule dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory
  wire [5 : 0] dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$ADDRA,
	       dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$ADDRB;
  wire [1 : 0] dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$DIA,
	       dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$DIB;
  wire dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$ENA,
       dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$ENB,
       dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$WEA,
       dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$WEB;

  // ports of submodule dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory
  wire [3 : 0] dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$ADDRA,
	       dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$ADDRB;
  wire [1 : 0] dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$DIA,
	       dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$DIB;
  wire dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$ENA,
       dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$ENB,
       dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$WEA,
       dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$WEB;

  // ports of submodule dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory
  wire [39 : 0] dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$DIA,
		dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$DIB,
		dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$DOB;
  wire [3 : 0] dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$ADDRA,
	       dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$ADDRB;
  wire dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$ENA,
       dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$ENB,
       dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$WEA,
       dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$WEB;

  // ports of submodule dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory
  wire [63 : 0] dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$DIA,
		dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$DIB,
		dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$DOB;
  wire [5 : 0] dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$ADDRA,
	       dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$ADDRB;
  wire dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$ENA,
       dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$ENB,
       dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$WEA,
       dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$WEB;

  // ports of submodule dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory
  wire [63 : 0] dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$DIA,
		dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$DIB;
  wire [5 : 0] dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$ADDRA,
	       dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$ADDRB;
  wire dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$ENA,
       dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$ENB,
       dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$WEA,
       dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$WEB;

  // ports of submodule dutWrapper_dut_fromFifoStatusFifo_memory
  wire [31 : 0] dutWrapper_dut_fromFifoStatusFifo_memory$DIA,
		dutWrapper_dut_fromFifoStatusFifo_memory$DIB,
		dutWrapper_dut_fromFifoStatusFifo_memory$DOB;
  wire [4 : 0] dutWrapper_dut_fromFifoStatusFifo_memory$ADDRA,
	       dutWrapper_dut_fromFifoStatusFifo_memory$ADDRB;
  wire dutWrapper_dut_fromFifoStatusFifo_memory$ENA,
       dutWrapper_dut_fromFifoStatusFifo_memory$ENB,
       dutWrapper_dut_fromFifoStatusFifo_memory$WEA,
       dutWrapper_dut_fromFifoStatusFifo_memory$WEB;

  // ports of submodule dutWrapper_dut_hdmiTpg_ugFifo
  wire [63 : 0] dutWrapper_dut_hdmiTpg_ugFifo$D_IN,
		dutWrapper_dut_hdmiTpg_ugFifo$D_OUT;
  wire dutWrapper_dut_hdmiTpg_ugFifo$CLR,
       dutWrapper_dut_hdmiTpg_ugFifo$DEQ,
       dutWrapper_dut_hdmiTpg_ugFifo$EMPTY_N,
       dutWrapper_dut_hdmiTpg_ugFifo$ENQ,
       dutWrapper_dut_hdmiTpg_ugFifo$FULL_N;

  // ports of submodule dutWrapper_dut_hdmi_reset
  wire dutWrapper_dut_hdmi_reset$OUT_RST;

  // ports of submodule dutWrapper_dut_pixelFifo
  wire [63 : 0] dutWrapper_dut_pixelFifo$dD_OUT,
		dutWrapper_dut_pixelFifo$sD_IN;
  wire dutWrapper_dut_pixelFifo$dDEQ,
       dutWrapper_dut_pixelFifo$dEMPTY_N,
       dutWrapper_dut_pixelFifo$sENQ,
       dutWrapper_dut_pixelFifo$sFULL_N;

  // ports of submodule dutWrapper_dut_vsyncPulse
  wire dutWrapper_dut_vsyncPulse$dPulse,
       dutWrapper_dut_vsyncPulse$sEN,
       dutWrapper_dut_vsyncPulse$sRDY;

  // ports of submodule requestFifo_fifo_memory
  wire [35 : 0] requestFifo_fifo_memory$DIA,
		requestFifo_fifo_memory$DIB,
		requestFifo_fifo_memory$DOB;
  wire [3 : 0] requestFifo_fifo_memory$ADDRA, requestFifo_fifo_memory$ADDRB;
  wire requestFifo_fifo_memory$ENA,
       requestFifo_fifo_memory$ENB,
       requestFifo_fifo_memory$WEA,
       requestFifo_fifo_memory$WEB;

  // ports of submodule responseFifo_fifo_memory
  wire [35 : 0] responseFifo_fifo_memory$DIA,
		responseFifo_fifo_memory$DIB,
		responseFifo_fifo_memory$DOB;
  wire [3 : 0] responseFifo_fifo_memory$ADDRA, responseFifo_fifo_memory$ADDRB;
  wire responseFifo_fifo_memory$ENA,
       responseFifo_fifo_memory$ENB,
       responseFifo_fifo_memory$WEA,
       responseFifo_fifo_memory$WEB;

  // ports of submodule rf
  wire [31 : 0] rf$D_IN, rf$D_OUT_1, rf$D_OUT_2;
  wire [11 : 0] rf$ADDR_1,
		rf$ADDR_2,
		rf$ADDR_3,
		rf$ADDR_4,
		rf$ADDR_5,
		rf$ADDR_IN;
  wire rf$WE;

  // rule scheduling signals
  wire CAN_FIRE_RL_dutWrapper_dut_fifoFromAxi_updateBurstCount,
       CAN_FIRE_RL_dutWrapper_dut_receiveTestData,
       CAN_FIRE_RL_dutWrapper_firstReadresponse,
       CAN_FIRE_RL_dutWrapper_handlerunTestrequest,
       CAN_FIRE_RL_dutWrapper_readCompletedresponse,
       CAN_FIRE_RL_dutWrapper_writeCompletedresponse,
       CAN_FIRE_RL_dutWrapper_writeQueuedresponse,
       WILL_FIRE_RL_dutWrapper_axiResponseresponse,
       WILL_FIRE_RL_dutWrapper_axirResponseresponse,
       WILL_FIRE_RL_dutWrapper_discardBlockedRequests,
       WILL_FIRE_RL_dutWrapper_discardBlockedResponses,
       WILL_FIRE_RL_dutWrapper_dut_axiTester_enqTestData,
       WILL_FIRE_RL_dutWrapper_dut_axiTester_waitForReadCompletion,
       WILL_FIRE_RL_dutWrapper_dut_axiTester_waitForWriteCompletion,
       WILL_FIRE_RL_dutWrapper_dut_enableRead,
       WILL_FIRE_RL_dutWrapper_dut_enqTestData,
       WILL_FIRE_RL_dutWrapper_dut_fifoFromAxi_updateBurstCount,
       WILL_FIRE_RL_dutWrapper_dut_fifoToAxi_updateBurstCount,
       WILL_FIRE_RL_dutWrapper_dut_frameBuffer_issueRead,
       WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_data,
       WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_fbRule,
       WILL_FIRE_RL_dutWrapper_dut_receiveTestData,
       WILL_FIRE_RL_dutWrapper_dut_vsync,
       WILL_FIRE_RL_dutWrapper_firstReadresponse,
       WILL_FIRE_RL_dutWrapper_fromFifoStatusresponse,
       WILL_FIRE_RL_dutWrapper_handleconfigurerequest,
       WILL_FIRE_RL_dutWrapper_handleenqrequest,
       WILL_FIRE_RL_dutWrapper_handlereadFifoStatusrequest,
       WILL_FIRE_RL_dutWrapper_handlereadFromFifoStatusrequest,
       WILL_FIRE_RL_dutWrapper_handlereadRangerequest,
       WILL_FIRE_RL_dutWrapper_handlerunTest2request,
       WILL_FIRE_RL_dutWrapper_handlerunTestrequest,
       WILL_FIRE_RL_dutWrapper_handlesetBaserequest,
       WILL_FIRE_RL_dutWrapper_handlesetBoundsrequest,
       WILL_FIRE_RL_dutWrapper_handlesetEnabledrequest,
       WILL_FIRE_RL_dutWrapper_handlesetPatternRegrequest,
       WILL_FIRE_RL_dutWrapper_handlesetThresholdrequest,
       WILL_FIRE_RL_dutWrapper_handlestartFrameBufferrequest,
       WILL_FIRE_RL_dutWrapper_readCompletedresponse,
       WILL_FIRE_RL_dutWrapper_readValueresponse,
       WILL_FIRE_RL_dutWrapper_test2Completedresponse,
       WILL_FIRE_RL_dutWrapper_testCompletedresponse,
       WILL_FIRE_RL_dutWrapper_writeCompletedresponse,
       WILL_FIRE_RL_dutWrapper_writeQueuedresponse;

  // inputs to muxes for submodule ports
  reg [15 : 0] MUX_dutWrapper_dut_hdmiTpg_dataReg$write_1__VAL_1;
  wire [63 : 0] MUX_dutWrapper_dut_axiTester_valueReg$write_1__VAL_1,
		MUX_dutWrapper_dut_fifoToAxi_dfifo_wDataIn$wset_1__VAL_1,
		MUX_dutWrapper_dut_fifoToAxi_dfifo_wDataIn$wset_1__VAL_2;
  wire [35 : 0] MUX_responseFifo_fifo_wDataIn$wset_1__VAL_1,
		MUX_responseFifo_fifo_wDataIn$wset_1__VAL_10,
		MUX_responseFifo_fifo_wDataIn$wset_1__VAL_2,
		MUX_responseFifo_fifo_wDataIn$wset_1__VAL_3,
		MUX_responseFifo_fifo_wDataIn$wset_1__VAL_4,
		MUX_responseFifo_fifo_wDataIn$wset_1__VAL_5,
		MUX_responseFifo_fifo_wDataIn$wset_1__VAL_6,
		MUX_responseFifo_fifo_wDataIn$wset_1__VAL_7,
		MUX_responseFifo_fifo_wDataIn$wset_1__VAL_8,
		MUX_responseFifo_fifo_wDataIn$wset_1__VAL_9;
  wire [32 : 0] MUX_dutWrapper_dut_commandFifo$enq_1__VAL_2;
  wire [31 : 0] MUX_dutWrapper_dut_axiTester_readAddrReg$write_1__VAL_1,
		MUX_dutWrapper_dut_axiTester_readCountReg$write_1__VAL_1,
		MUX_dutWrapper_dut_axiTester_writeAddrReg$write_1__VAL_1,
		MUX_dutWrapper_dut_axiTester_writeCountReg$write_1__VAL_1,
		MUX_dutWrapper_dut_fifoFromAxi_boundsReg$write_1__VAL_1,
		MUX_dutWrapper_dut_fifoFromAxi_boundsReg$write_1__VAL_2,
		MUX_dutWrapper_dut_fifoFromAxi_ptrReg$write_1__VAL_3,
		MUX_dutWrapper_dut_fifoToAxi_ptrReg$write_1__VAL_3,
		MUX_dutWrapper_dut_frameBuffer_readAddrReg$write_1__VAL_1,
		MUX_dutWrapper_dut_readCountReg$write_1__VAL_1,
		MUX_dutWrapper_dut_readTimer_timerReg$write_1__VAL_2,
		MUX_dutWrapper_dut_writeCountReg$write_1__VAL_1,
		MUX_dutWrapper_dut_writeTimer_timerReg$write_1__VAL_3,
		MUX_responseFifo_count$write_1__VAL_1;
  wire [21 : 0] MUX_dutWrapper_dut_hdmiTpg_dataCount$write_1__VAL_1;
  wire [15 : 0] MUX_dutWrapper_dut_hdmiTpg_dataReg$write_1__VAL_2,
		MUX_dutWrapper_requestTimerReg$write_1__VAL_15,
		MUX_dutWrapper_responseTimerReg$write_1__VAL_1;
  wire [11 : 0] MUX_dutWrapper_dut_frameBuffer_lineCountReg$write_1__VAL_2,
		MUX_dutWrapper_dut_frameBuffer_pixelCountReg$write_1__VAL_1,
		MUX_dutWrapper_dut_hdmiTpg_pixelCount$write_1__VAL_1;
  wire [10 : 0] MUX_dutWrapper_dut_hdmiTpg_lineCount$write_1__VAL_1;
  wire [7 : 0] MUX_dutWrapper_dut_fifoFromAxi_burstCountReg$write_1__VAL_1,
	       MUX_dutWrapper_dut_fifoToAxi_burstCountReg$write_1__VAL_1;
  wire MUX_dutWrapper_dut_axiTester_state$write_1__SEL_1,
       MUX_dutWrapper_dut_axiTester_state$write_1__SEL_2,
       MUX_dutWrapper_dut_commandFifo$enq_1__SEL_1,
       MUX_dutWrapper_dut_fifoFromAxi_addressPresented$write_1__SEL_1,
       MUX_dutWrapper_dut_fifoFromAxi_baseReg$write_1__PSEL_1,
       MUX_dutWrapper_dut_fifoFromAxi_baseReg$write_1__SEL_1,
       MUX_dutWrapper_dut_fifoFromAxi_baseReg$write_1__SEL_2,
       MUX_dutWrapper_dut_fifoFromAxi_burstCountReg$write_1__SEL_1,
       MUX_dutWrapper_dut_fifoFromAxi_operationInProgress$write_1__SEL_1,
       MUX_dutWrapper_dut_fifoFromAxi_ptrReg$write_1__SEL_1,
       MUX_dutWrapper_dut_fifoToAxi_addressPresented$write_1__SEL_1,
       MUX_dutWrapper_dut_fifoToAxi_baseReg$write_1__SEL_1,
       MUX_dutWrapper_dut_fifoToAxi_baseReg$write_1__SEL_2,
       MUX_dutWrapper_dut_fifoToAxi_boundsReg$write_1__SEL_1,
       MUX_dutWrapper_dut_fifoToAxi_operationInProgress$write_1__SEL_1,
       MUX_dutWrapper_dut_frameBuffer_lineAddrReg$write_1__SEL_1,
       MUX_dutWrapper_dut_frameBuffer_pixelCountReg$write_1__SEL_1,
       MUX_dutWrapper_dut_frameBuffer_running$write_1__SEL_1,
       MUX_dutWrapper_dut_hdmiTpg_dataCount$write_1__SEL_1,
       MUX_dutWrapper_dut_hdmiTpg_dataCount$write_1__SEL_2,
       MUX_dutWrapper_dut_hdmiTpg_dataEnableReg$write_1__VAL_2,
       MUX_dutWrapper_dut_hdmiTpg_dataReg$write_1__SEL_1,
       MUX_dutWrapper_dut_hdmiTpg_lineCount$write_1__SEL_1,
       MUX_dutWrapper_dut_testCompletedReg$write_1__SEL_1,
       MUX_interruptCleared$write_1__SEL_1,
       MUX_responseFifo_count$write_1__SEL_1;

  // remaining internal signals
  reg [35 : 0] CASE_requestFifo_fifo_wDataOutwget_BITS_35_TO_ETC__q1;
  reg [31 : 0] IF_IF_dutWrapper_dut_hdmiTpg_lineCount_66_ULT__ETC___d892,
	       IF_get_addr_EQ_0x24_16_THEN_dutWrapper_dut_fra_ETC___d835;
  wire [63 : 0] v__h25366, x__h12138, x__h3203, x__h5741;
  wire [39 : 0] IF_dutWrapper_dut_frameBuffer_axiMaster_raddrF_ETC___d898;
  wire [35 : 0] newval__h28925, val__h29185, x__h1706, x__h29336, x__h710;
  wire [31 : 0] lineAddr__h15343,
		result__h29458,
		v___1__h23048,
		v___1__h23054,
		v___1__h24475,
		v___1__h24481,
		v___1__h29175,
		v__h20710,
		x__h15384,
		x__h22227,
		x__h29026,
		x__h29344,
		x__h7871,
		x__h8747,
		y__h20646,
		y__h20955,
		y__h25713;
  wire [21 : 0] x__h18466;
  wire [11 : 0] newPixelCount__h18931, pixelCount__h15181, x__h15368;
  wire [10 : 0] newLineCount___1__h18898;
  wire [7 : 0] spliced_bits__h23408, spliced_bits__h24840;
  wire [6 : 0] x__h12239, x__h4333, x__h5842, x__h6873;
  wire [5 : 0] x__h8848;
  wire [4 : 0] x__h11345, x__h1807, x__h3304, x__h811;
  wire [3 : 0] spliced_bits__h23062,
	       spliced_bits__h23095,
	       spliced_bits__h23223,
	       spliced_bits__h23256,
	       spliced_bits__h24489,
	       spliced_bits__h24522,
	       spliced_bits__h24650,
	       spliced_bits__h24683;
  wire [1 : 0] _theResult____h17195,
	       result__h17312,
	       x__h17296,
	       x__h23705,
	       x__h25267,
	       x__h4232,
	       x__h6772;
  wire NOT_dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_1_ETC___d894,
       NOT_dutWrapper_dut_readCountReg_22_ULT_dutWrap_ETC___d529,
       NOT_requestFifo_fifo_rRdPtr_1_EQ_requestFifo_f_ETC___d532,
       _dor1dutWrapper_dut_hdmiTpg_testPatternEnabled$EN_write,
       _dor1dutWrapper_dut_vsyncPulse$EN_send,
       dutWrapper_dut_axiTester_readCountReg_04_EQ_du_ETC___d506,
       dutWrapper_dut_axiTester_writeCountReg_71_EQ_d_ETC___d483,
       dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr_ETC___d689,
       dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr_ETC___d964,
       dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr_10_EQ__ETC___d146,
       dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr_10_PLU_ETC___d965,
       dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr_0_ETC___d630,
       dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr_0_ETC___d962,
       dutWrapper_dut_fifoToAxi_dfifo_rRdPtr_7_EQ_dut_ETC___d899,
       dutWrapper_dut_fifoToAxi_dfifo_rRdPtr_7_PLUS_8_ETC___d94,
       dutWrapper_dut_hdmiTpg_lineCount_66_ULT_1121___d917,
       dutWrapper_dut_hdmiTpg_lineCount_66_ULT_41___d967,
       dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_192_7_ETC___d428,
       dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_192___d966,
       dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_2112___d968,
       get_addr_ULT_0x100___d916,
       put_addr_ULT_0x100___d789,
       requestFifo_fifo_rRdPtr_1_PLUS_8_71_EQ_request_ETC___d572,
       responseFifo_fifo_rRdPtr_4_EQ_responseFifo_fif_ETC___d963,
       responseFifo_fifo_rRdPtr_4_PLUS_8_80_EQ_respon_ETC___d581,
       x__h16693;

  // action method put
  assign RDY_put =
	     !requestFifo_fifo_rRdPtr_1_PLUS_8_71_EQ_request_ETC___d572 ;

  // actionvalue method get
  assign get =
	     get_addr_ULT_0x100___d916 ?
	       IF_get_addr_EQ_0x24_16_THEN_dutWrapper_dut_fra_ETC___d835 :
	       v___1__h29175 ;
  assign RDY_get =
	     !responseFifo_fifo_rRdPtr_4_EQ_responseFifo_fif_ETC___d963 ;

  // value method error
  assign error = 1'd0 ;
  assign RDY_error = 1'd1 ;

  // value method interrupt
  assign interrupt = rf$D_OUT_1[0] && !interruptCleared && interrupted ;
  assign RDY_interrupt = 1'd1 ;

  // actionvalue method axiw0_writeAddr
  assign axiw0_writeAddr = dutWrapper_dut_fifoToAxi_ptrReg ;
  assign RDY_axiw0_writeAddr =
	     dutWrapper_dut_fifoToAxi_operationInProgress &&
	     !dutWrapper_dut_fifoToAxi_addressPresented ;

  // value method axiw0_writeBurstLen
  assign axiw0_writeBurstLen = dutWrapper_dut_fifoToAxi_burstCountReg - 8'd1 ;
  assign RDY_axiw0_writeBurstLen = 1'd1 ;

  // value method axiw0_writeBurstWidth
  assign axiw0_writeBurstWidth =
	     dutWrapper_dut_fifoToAxi_thirtyTwoBitTransferReg ?
	       3'b010 :
	       3'b011 ;
  assign RDY_axiw0_writeBurstWidth = 1'd1 ;

  // value method axiw0_writeBurstType
  assign axiw0_writeBurstType = 2'b01 ;
  assign RDY_axiw0_writeBurstType = 1'd1 ;

  // value method axiw0_writeBurstProt
  assign axiw0_writeBurstProt = 3'b0 ;
  assign RDY_axiw0_writeBurstProt = 1'd1 ;

  // value method axiw0_writeBurstCache
  assign axiw0_writeBurstCache = 4'b0011 ;
  assign RDY_axiw0_writeBurstCache = 1'd1 ;

  // value method axiw0_writeId
  assign axiw0_writeId = 1'h0 ;
  assign RDY_axiw0_writeId = 1'd1 ;

  // actionvalue method axiw0_writeData
  assign axiw0_writeData =
	     (dutWrapper_dut_fifoToAxi_dfifo_rCache[69] &&
	      dutWrapper_dut_fifoToAxi_dfifo_rCache[68:64] ==
	      dutWrapper_dut_fifoToAxi_dfifo_rRdPtr) ?
	       dutWrapper_dut_fifoToAxi_dfifo_rCache[63:0] :
	       dutWrapper_dut_fifoToAxi_dfifo_memory$DOB ;
  assign RDY_axiw0_writeData =
	     !dutWrapper_dut_fifoToAxi_dfifo_rRdPtr_7_EQ_dut_ETC___d899 &&
	     dutWrapper_dut_fifoToAxi_operationInProgress ;

  // value method axiw0_writeDataByteEnable
  assign axiw0_writeDataByteEnable = 8'd255 ;
  assign RDY_axiw0_writeDataByteEnable = 1'd1 ;

  // value method axiw0_writeLastDataBeat
  assign axiw0_writeLastDataBeat =
	     dutWrapper_dut_fifoToAxi_burstCountReg == 8'd1 ;
  assign RDY_axiw0_writeLastDataBeat = 1'd1 ;

  // action method axiw0_writeResponse
  assign RDY_axiw0_writeResponse =
	     !dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr_0_ETC___d962 ;

  // actionvalue method axir0_readAddr
  assign axir0_readAddr = dutWrapper_dut_fifoFromAxi_ptrReg ;
  assign RDY_axir0_readAddr =
	     dutWrapper_dut_fifoFromAxi_operationInProgress &&
	     !dutWrapper_dut_fifoFromAxi_addressPresented ;

  // value method axir0_readBurstLen
  assign axir0_readBurstLen =
	     dutWrapper_dut_fifoFromAxi_burstCountReg - 8'd1 ;
  assign RDY_axir0_readBurstLen = 1'd1 ;

  // value method axir0_readBurstWidth
  assign axir0_readBurstWidth =
	     dutWrapper_dut_fifoFromAxi_thirtyTwoBitTransferReg ?
	       3'b010 :
	       3'b011 ;
  assign RDY_axir0_readBurstWidth = 1'd1 ;

  // value method axir0_readBurstType
  assign axir0_readBurstType = 2'b01 ;
  assign RDY_axir0_readBurstType = 1'd1 ;

  // value method axir0_readBurstProt
  assign axir0_readBurstProt = 3'b0 ;
  assign RDY_axir0_readBurstProt = 1'd1 ;

  // value method axir0_readBurstCache
  assign axir0_readBurstCache = 4'b0011 ;
  assign RDY_axir0_readBurstCache = 1'd1 ;

  // value method axir0_readId
  assign axir0_readId = 1'h0 ;
  assign RDY_axir0_readId = 1'd1 ;

  // action method axir0_readData
  assign RDY_axir0_readData =
	     !dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr_10_PLU_ETC___d965 &&
	     dutWrapper_dut_fifoFromAxi_operationInProgress &&
	     !dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr_ETC___d964 ;

  // actionvalue method axiw1_writeAddr
  assign axiw1_writeAddr = 32'hAAAAAAAA ;
  assign RDY_axiw1_writeAddr = 1'd1 ;

  // value method axiw1_writeBurstLen
  assign axiw1_writeBurstLen = 8'hAA ;
  assign RDY_axiw1_writeBurstLen = 1'd1 ;

  // value method axiw1_writeBurstWidth
  assign axiw1_writeBurstWidth = 3'h2 ;
  assign RDY_axiw1_writeBurstWidth = 1'd1 ;

  // value method axiw1_writeBurstType
  assign axiw1_writeBurstType = 2'h2 ;
  assign RDY_axiw1_writeBurstType = 1'd1 ;

  // value method axiw1_writeBurstProt
  assign axiw1_writeBurstProt = 3'h2 ;
  assign RDY_axiw1_writeBurstProt = 1'd1 ;

  // value method axiw1_writeBurstCache
  assign axiw1_writeBurstCache = 4'hA ;
  assign RDY_axiw1_writeBurstCache = 1'd1 ;

  // value method axiw1_writeId
  assign axiw1_writeId = 1'h0 ;
  assign RDY_axiw1_writeId = 1'd1 ;

  // actionvalue method axiw1_writeData
  assign axiw1_writeData = 64'hAAAAAAAAAAAAAAAA ;
  assign RDY_axiw1_writeData = 1'd1 ;

  // value method axiw1_writeDataByteEnable
  assign axiw1_writeDataByteEnable = 8'hAA ;
  assign RDY_axiw1_writeDataByteEnable = 1'd1 ;

  // value method axiw1_writeLastDataBeat
  assign axiw1_writeLastDataBeat = 1'h0 ;
  assign RDY_axiw1_writeLastDataBeat = 1'd1 ;

  // action method axiw1_writeResponse
  assign RDY_axiw1_writeResponse = 1'd1 ;

  // actionvalue method axir1_readAddr
  assign axir1_readAddr =
	     dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_wDataOut$wget[39:8] ;
  assign RDY_axir1_readAddr =
	     dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rRdPtr !=
	     dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rWrPtr ;

  // value method axir1_readBurstLen
  assign axir1_readBurstLen =
	     dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_wDataOut$wget[7:0] -
	     8'd1 ;
  assign RDY_axir1_readBurstLen =
	     dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rRdPtr !=
	     dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rWrPtr ;

  // value method axir1_readBurstWidth
  assign axir1_readBurstWidth = 3'b011 ;
  assign RDY_axir1_readBurstWidth = 1'd1 ;

  // value method axir1_readBurstType
  assign axir1_readBurstType = 2'b01 ;
  assign RDY_axir1_readBurstType = 1'd1 ;

  // value method axir1_readBurstProt
  assign axir1_readBurstProt = 3'b0 ;
  assign RDY_axir1_readBurstProt = 1'd1 ;

  // value method axir1_readBurstCache
  assign axir1_readBurstCache = 4'b0011 ;
  assign RDY_axir1_readBurstCache = 1'd1 ;

  // value method axir1_readId
  assign axir1_readId = dutWrapper_dut_frameBuffer_axiMaster_readIdReg ;
  assign RDY_axir1_readId = 1'd1 ;

  // action method axir1_readData
  assign RDY_axir1_readData =
	     dutWrapper_dut_frameBuffer_axiMaster_rfifo_rRdPtr + 7'd32 !=
	     dutWrapper_dut_frameBuffer_axiMaster_rfifo_rWrPtr ;

  // value method hdmi_hdmi_vsync
  assign hdmi_hdmi_vsync = dutWrapper_dut_hdmiTpg_vsyncReg ;
  assign RDY_hdmi_hdmi_vsync = 1'd1 ;

  // value method hdmi_hdmi_hsync
  assign hdmi_hdmi_hsync = dutWrapper_dut_hdmiTpg_hsyncReg ;
  assign RDY_hdmi_hdmi_hsync = 1'd1 ;

  // value method hdmi_hdmi_de
  assign hdmi_hdmi_de = dutWrapper_dut_hdmiTpg_dataEnableReg ;
  assign RDY_hdmi_hdmi_de = 1'd1 ;

  // value method hdmi_hdmi_data
  assign hdmi_hdmi_data = dutWrapper_dut_hdmiTpg_dataReg ;
  assign RDY_hdmi_hdmi_data = 1'd1 ;

  // submodule dutWrapper_dut_axiTester_testDataRegFile
  RegFile #(.addr_width(32'd32),
	    .data_width(32'd64),
	    .lo(32'd0),
	    .hi(32'd1204)) dutWrapper_dut_axiTester_testDataRegFile(.CLK(CLK),
								    .ADDR_1(dutWrapper_dut_axiTester_testDataRegFile$ADDR_1),
								    .ADDR_2(dutWrapper_dut_axiTester_testDataRegFile$ADDR_2),
								    .ADDR_3(dutWrapper_dut_axiTester_testDataRegFile$ADDR_3),
								    .ADDR_4(dutWrapper_dut_axiTester_testDataRegFile$ADDR_4),
								    .ADDR_5(dutWrapper_dut_axiTester_testDataRegFile$ADDR_5),
								    .ADDR_IN(dutWrapper_dut_axiTester_testDataRegFile$ADDR_IN),
								    .D_IN(dutWrapper_dut_axiTester_testDataRegFile$D_IN),
								    .WE(dutWrapper_dut_axiTester_testDataRegFile$WE),
								    .D_OUT_1(dutWrapper_dut_axiTester_testDataRegFile$D_OUT_1),
								    .D_OUT_2(),
								    .D_OUT_3(),
								    .D_OUT_4(),
								    .D_OUT_5());

  // submodule dutWrapper_dut_commandFifo
  SyncFIFO #(.dataWidth(32'd33),
	     .depth(32'd2),
	     .indxWidth(32'd1)) dutWrapper_dut_commandFifo(.sCLK(CLK),
							   .dCLK(CLK_hdmi_ref_clk),
							   .sRST(RST_N),
							   .sD_IN(dutWrapper_dut_commandFifo$sD_IN),
							   .sENQ(dutWrapper_dut_commandFifo$sENQ),
							   .dDEQ(dutWrapper_dut_commandFifo$dDEQ),
							   .dD_OUT(dutWrapper_dut_commandFifo$dD_OUT),
							   .sFULL_N(dutWrapper_dut_commandFifo$sFULL_N),
							   .dEMPTY_N(dutWrapper_dut_commandFifo$dEMPTY_N));

  // submodule dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd6),
	  .DATA_WIDTH(32'd2),
	  .MEMSIZE(7'd64)) dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory(.CLKA(CLK),
									  .CLKB(CLK),
									  .ADDRA(dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$ADDRA),
									  .ADDRB(dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$ADDRB),
									  .DIA(dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$DIA),
									  .DIB(dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$DIB),
									  .WEA(dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$WEA),
									  .WEB(dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$WEB),
									  .ENA(dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$ENA),
									  .ENB(dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$ENB),
									  .DOA(),
									  .DOB(dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$DOB));

  // submodule dutWrapper_dut_fifoFromAxi_rfifo_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd6),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(7'd64)) dutWrapper_dut_fifoFromAxi_rfifo_memory(.CLKA(CLK),
								   .CLKB(CLK),
								   .ADDRA(dutWrapper_dut_fifoFromAxi_rfifo_memory$ADDRA),
								   .ADDRB(dutWrapper_dut_fifoFromAxi_rfifo_memory$ADDRB),
								   .DIA(dutWrapper_dut_fifoFromAxi_rfifo_memory$DIA),
								   .DIB(dutWrapper_dut_fifoFromAxi_rfifo_memory$DIB),
								   .WEA(dutWrapper_dut_fifoFromAxi_rfifo_memory$WEA),
								   .WEB(dutWrapper_dut_fifoFromAxi_rfifo_memory$WEB),
								   .ENA(dutWrapper_dut_fifoFromAxi_rfifo_memory$ENA),
								   .ENB(dutWrapper_dut_fifoFromAxi_rfifo_memory$ENB),
								   .DOA(),
								   .DOB(dutWrapper_dut_fifoFromAxi_rfifo_memory$DOB));

  // submodule dutWrapper_dut_fifoStatusFifo_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd32),
	  .MEMSIZE(6'd32)) dutWrapper_dut_fifoStatusFifo_memory(.CLKA(CLK),
								.CLKB(CLK),
								.ADDRA(dutWrapper_dut_fifoStatusFifo_memory$ADDRA),
								.ADDRB(dutWrapper_dut_fifoStatusFifo_memory$ADDRB),
								.DIA(dutWrapper_dut_fifoStatusFifo_memory$DIA),
								.DIB(dutWrapper_dut_fifoStatusFifo_memory$DIB),
								.WEA(dutWrapper_dut_fifoStatusFifo_memory$WEA),
								.WEB(dutWrapper_dut_fifoStatusFifo_memory$WEB),
								.ENA(dutWrapper_dut_fifoStatusFifo_memory$ENA),
								.ENB(dutWrapper_dut_fifoStatusFifo_memory$ENB),
								.DOA(),
								.DOB());

  // submodule dutWrapper_dut_fifoToAxi_axiBrespFifo_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd6),
	  .DATA_WIDTH(32'd2),
	  .MEMSIZE(7'd64)) dutWrapper_dut_fifoToAxi_axiBrespFifo_memory(.CLKA(CLK),
									.CLKB(CLK),
									.ADDRA(dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$ADDRA),
									.ADDRB(dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$ADDRB),
									.DIA(dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$DIA),
									.DIB(dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$DIB),
									.WEA(dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$WEA),
									.WEB(dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$WEB),
									.ENA(dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$ENA),
									.ENB(dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$ENB),
									.DOA(),
									.DOB(dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$DOB));

  // submodule dutWrapper_dut_fifoToAxi_dfifo_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(5'd16)) dutWrapper_dut_fifoToAxi_dfifo_memory(.CLKA(CLK),
								 .CLKB(CLK),
								 .ADDRA(dutWrapper_dut_fifoToAxi_dfifo_memory$ADDRA),
								 .ADDRB(dutWrapper_dut_fifoToAxi_dfifo_memory$ADDRB),
								 .DIA(dutWrapper_dut_fifoToAxi_dfifo_memory$DIA),
								 .DIB(dutWrapper_dut_fifoToAxi_dfifo_memory$DIB),
								 .WEA(dutWrapper_dut_fifoToAxi_dfifo_memory$WEA),
								 .WEB(dutWrapper_dut_fifoToAxi_dfifo_memory$WEB),
								 .ENA(dutWrapper_dut_fifoToAxi_dfifo_memory$ENA),
								 .ENB(dutWrapper_dut_fifoToAxi_dfifo_memory$ENB),
								 .DOA(),
								 .DOB(dutWrapper_dut_fifoToAxi_dfifo_memory$DOB));

  // submodule dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd6),
	  .DATA_WIDTH(32'd2),
	  .MEMSIZE(7'd64)) dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory(.CLKA(CLK),
										    .CLKB(CLK),
										    .ADDRA(dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$ADDRA),
										    .ADDRB(dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$ADDRB),
										    .DIA(dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$DIA),
										    .DIB(dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$DIB),
										    .WEA(dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$WEA),
										    .WEB(dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$WEB),
										    .ENA(dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$ENA),
										    .ENB(dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$ENB),
										    .DOA(),
										    .DOB());

  // submodule dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd2),
	  .MEMSIZE(5'd16)) dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory(.CLKA(CLK),
									     .CLKB(CLK),
									     .ADDRA(dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$ADDRA),
									     .ADDRB(dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$ADDRB),
									     .DIA(dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$DIA),
									     .DIB(dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$DIB),
									     .WEA(dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$WEA),
									     .WEB(dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$WEB),
									     .ENA(dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$ENA),
									     .ENB(dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$ENB),
									     .DOA(),
									     .DOB());

  // submodule dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd40),
	  .MEMSIZE(5'd16)) dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory(.CLKA(CLK),
										 .CLKB(CLK),
										 .ADDRA(dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$ADDRA),
										 .ADDRB(dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$ADDRB),
										 .DIA(dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$DIA),
										 .DIB(dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$DIB),
										 .WEA(dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$WEA),
										 .WEB(dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$WEB),
										 .ENA(dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$ENA),
										 .ENB(dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$ENB),
										 .DOA(),
										 .DOB(dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$DOB));

  // submodule dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd6),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(7'd64)) dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory(.CLKA(CLK),
									     .CLKB(CLK),
									     .ADDRA(dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$ADDRA),
									     .ADDRB(dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$ADDRB),
									     .DIA(dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$DIA),
									     .DIB(dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$DIB),
									     .WEA(dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$WEA),
									     .WEB(dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$WEB),
									     .ENA(dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$ENA),
									     .ENB(dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$ENB),
									     .DOA(),
									     .DOB(dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$DOB));

  // submodule dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd6),
	  .DATA_WIDTH(32'd64),
	  .MEMSIZE(7'd64)) dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory(.CLKA(CLK),
									     .CLKB(CLK),
									     .ADDRA(dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$ADDRA),
									     .ADDRB(dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$ADDRB),
									     .DIA(dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$DIA),
									     .DIB(dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$DIB),
									     .WEA(dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$WEA),
									     .WEB(dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$WEB),
									     .ENA(dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$ENA),
									     .ENB(dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$ENB),
									     .DOA(),
									     .DOB());

  // submodule dutWrapper_dut_fromFifoStatusFifo_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd5),
	  .DATA_WIDTH(32'd32),
	  .MEMSIZE(6'd32)) dutWrapper_dut_fromFifoStatusFifo_memory(.CLKA(CLK),
								    .CLKB(CLK),
								    .ADDRA(dutWrapper_dut_fromFifoStatusFifo_memory$ADDRA),
								    .ADDRB(dutWrapper_dut_fromFifoStatusFifo_memory$ADDRB),
								    .DIA(dutWrapper_dut_fromFifoStatusFifo_memory$DIA),
								    .DIB(dutWrapper_dut_fromFifoStatusFifo_memory$DIB),
								    .WEA(dutWrapper_dut_fromFifoStatusFifo_memory$WEA),
								    .WEB(dutWrapper_dut_fromFifoStatusFifo_memory$WEB),
								    .ENA(dutWrapper_dut_fromFifoStatusFifo_memory$ENA),
								    .ENB(dutWrapper_dut_fromFifoStatusFifo_memory$ENB),
								    .DOA(),
								    .DOB(dutWrapper_dut_fromFifoStatusFifo_memory$DOB));

  // submodule dutWrapper_dut_hdmiTpg_ugFifo
  FIFO2 #(.width(32'd64),
	  .guarded(32'd0)) dutWrapper_dut_hdmiTpg_ugFifo(.RST(dutWrapper_dut_hdmi_reset$OUT_RST),
							 .CLK(CLK_hdmi_ref_clk),
							 .D_IN(dutWrapper_dut_hdmiTpg_ugFifo$D_IN),
							 .ENQ(dutWrapper_dut_hdmiTpg_ugFifo$ENQ),
							 .DEQ(dutWrapper_dut_hdmiTpg_ugFifo$DEQ),
							 .CLR(dutWrapper_dut_hdmiTpg_ugFifo$CLR),
							 .D_OUT(dutWrapper_dut_hdmiTpg_ugFifo$D_OUT),
							 .FULL_N(dutWrapper_dut_hdmiTpg_ugFifo$FULL_N),
							 .EMPTY_N(dutWrapper_dut_hdmiTpg_ugFifo$EMPTY_N));

  // submodule dutWrapper_dut_hdmi_reset
  SyncResetA #(.RSTDELAY(32'd1)) dutWrapper_dut_hdmi_reset(.CLK(CLK_hdmi_ref_clk),
							   .IN_RST(RST_N),
							   .OUT_RST(dutWrapper_dut_hdmi_reset$OUT_RST));

  // submodule dutWrapper_dut_pixelFifo
  SyncFIFO #(.dataWidth(32'd64),
	     .depth(32'd2),
	     .indxWidth(32'd1)) dutWrapper_dut_pixelFifo(.sCLK(CLK),
							 .dCLK(CLK_hdmi_ref_clk),
							 .sRST(RST_N),
							 .sD_IN(dutWrapper_dut_pixelFifo$sD_IN),
							 .sENQ(dutWrapper_dut_pixelFifo$sENQ),
							 .dDEQ(dutWrapper_dut_pixelFifo$dDEQ),
							 .dD_OUT(dutWrapper_dut_pixelFifo$dD_OUT),
							 .sFULL_N(dutWrapper_dut_pixelFifo$sFULL_N),
							 .dEMPTY_N(dutWrapper_dut_pixelFifo$dEMPTY_N));

  // submodule dutWrapper_dut_vsyncPulse
  SyncHandshake dutWrapper_dut_vsyncPulse(.sCLK(CLK_hdmi_ref_clk),
					  .dCLK(CLK),
					  .sRST(dutWrapper_dut_hdmi_reset$OUT_RST),
					  .sEN(dutWrapper_dut_vsyncPulse$sEN),
					  .dPulse(dutWrapper_dut_vsyncPulse$dPulse),
					  .sRDY(dutWrapper_dut_vsyncPulse$sRDY));

  // submodule requestFifo_fifo_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd36),
	  .MEMSIZE(5'd16)) requestFifo_fifo_memory(.CLKA(CLK),
						   .CLKB(CLK),
						   .ADDRA(requestFifo_fifo_memory$ADDRA),
						   .ADDRB(requestFifo_fifo_memory$ADDRB),
						   .DIA(requestFifo_fifo_memory$DIA),
						   .DIB(requestFifo_fifo_memory$DIB),
						   .WEA(requestFifo_fifo_memory$WEA),
						   .WEB(requestFifo_fifo_memory$WEB),
						   .ENA(requestFifo_fifo_memory$ENA),
						   .ENB(requestFifo_fifo_memory$ENB),
						   .DOA(),
						   .DOB(requestFifo_fifo_memory$DOB));

  // submodule responseFifo_fifo_memory
  BRAM2 #(.PIPELINED(1'd0),
	  .ADDR_WIDTH(32'd4),
	  .DATA_WIDTH(32'd36),
	  .MEMSIZE(5'd16)) responseFifo_fifo_memory(.CLKA(CLK),
						    .CLKB(CLK),
						    .ADDRA(responseFifo_fifo_memory$ADDRA),
						    .ADDRB(responseFifo_fifo_memory$ADDRB),
						    .DIA(responseFifo_fifo_memory$DIA),
						    .DIB(responseFifo_fifo_memory$DIB),
						    .WEA(responseFifo_fifo_memory$WEA),
						    .WEB(responseFifo_fifo_memory$WEB),
						    .ENA(responseFifo_fifo_memory$ENA),
						    .ENB(responseFifo_fifo_memory$ENB),
						    .DOA(),
						    .DOB(responseFifo_fifo_memory$DOB));

  // submodule rf
  RegFile #(.addr_width(32'd12),
	    .data_width(32'd32),
	    .lo(12'd0),
	    .hi(12'h00F)) rf(.CLK(CLK),
			     .ADDR_1(rf$ADDR_1),
			     .ADDR_2(rf$ADDR_2),
			     .ADDR_3(rf$ADDR_3),
			     .ADDR_4(rf$ADDR_4),
			     .ADDR_5(rf$ADDR_5),
			     .ADDR_IN(rf$ADDR_IN),
			     .D_IN(rf$D_IN),
			     .WE(rf$WE),
			     .D_OUT_1(rf$D_OUT_1),
			     .D_OUT_2(rf$D_OUT_2),
			     .D_OUT_3(),
			     .D_OUT_4(),
			     .D_OUT_5());

  // rule RL_dutWrapper_writeQueuedresponse
  assign CAN_FIRE_RL_dutWrapper_writeQueuedresponse =
	     !responseFifo_fifo_rRdPtr_4_PLUS_8_80_EQ_respon_ETC___d581 &&
	     dutWrapper_dut_testReg &&
	     dutWrapper_dut_writeCountReg == dutWrapper_dut_numWordsReg &&
	     !dutWrapper_dut_writeQueuedSent ;
  assign WILL_FIRE_RL_dutWrapper_writeQueuedresponse =
	     CAN_FIRE_RL_dutWrapper_writeQueuedresponse &&
	     !WILL_FIRE_RL_dutWrapper_testCompletedresponse ;

  // rule RL_dutWrapper_writeCompletedresponse
  assign CAN_FIRE_RL_dutWrapper_writeCompletedresponse =
	     !responseFifo_fifo_rRdPtr_4_PLUS_8_80_EQ_respon_ETC___d581 &&
	     dutWrapper_dut_testReg &&
	     dutWrapper_dut_writeCountReg == dutWrapper_dut_numWordsReg &&
	     dutWrapper_dut_writeTimer_runningReg &&
	     dutWrapper_dut_fifoToAxi_dfifo_rRdPtr_7_EQ_dut_ETC___d899 ;
  assign WILL_FIRE_RL_dutWrapper_writeCompletedresponse =
	     CAN_FIRE_RL_dutWrapper_writeCompletedresponse &&
	     !WILL_FIRE_RL_dutWrapper_writeQueuedresponse &&
	     !WILL_FIRE_RL_dutWrapper_testCompletedresponse ;

  // rule RL_dutWrapper_firstReadresponse
  assign CAN_FIRE_RL_dutWrapper_firstReadresponse =
	     !responseFifo_fifo_rRdPtr_4_PLUS_8_80_EQ_respon_ETC___d581 &&
	     dutWrapper_dut_testReg &&
	     dutWrapper_dut_writeCountReg == dutWrapper_dut_numWordsReg &&
	     !dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr_10_EQ__ETC___d146 &&
	     !dutWrapper_dut_firstReadSent ;
  assign WILL_FIRE_RL_dutWrapper_firstReadresponse =
	     CAN_FIRE_RL_dutWrapper_firstReadresponse &&
	     !WILL_FIRE_RL_dutWrapper_writeCompletedresponse &&
	     !WILL_FIRE_RL_dutWrapper_writeQueuedresponse &&
	     !WILL_FIRE_RL_dutWrapper_testCompletedresponse ;

  // rule RL_dutWrapper_readCompletedresponse
  assign CAN_FIRE_RL_dutWrapper_readCompletedresponse =
	     !responseFifo_fifo_rRdPtr_4_PLUS_8_80_EQ_respon_ETC___d581 &&
	     dutWrapper_dut_testReg &&
	     dutWrapper_dut_readCountReg == dutWrapper_dut_numWordsReg &&
	     !dutWrapper_dut_readCompletedSent ;
  assign WILL_FIRE_RL_dutWrapper_readCompletedresponse =
	     CAN_FIRE_RL_dutWrapper_readCompletedresponse &&
	     !WILL_FIRE_RL_dutWrapper_firstReadresponse &&
	     !WILL_FIRE_RL_dutWrapper_writeCompletedresponse &&
	     !WILL_FIRE_RL_dutWrapper_writeQueuedresponse &&
	     !WILL_FIRE_RL_dutWrapper_testCompletedresponse ;

  // rule RL_dutWrapper_handlesetBaserequest
  assign WILL_FIRE_RL_dutWrapper_handlesetBaserequest =
	     !dutWrapper_dut_fifoToAxi_operationInProgress &&
	     NOT_requestFifo_fifo_rRdPtr_1_EQ_requestFifo_f_ETC___d532 &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd0 ;

  // rule RL_dutWrapper_handlesetBoundsrequest
  assign WILL_FIRE_RL_dutWrapper_handlesetBoundsrequest =
	     !dutWrapper_dut_fifoToAxi_operationInProgress &&
	     NOT_requestFifo_fifo_rRdPtr_1_EQ_requestFifo_f_ETC___d532 &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd1 ;

  // rule RL_dutWrapper_handlesetThresholdrequest
  assign WILL_FIRE_RL_dutWrapper_handlesetThresholdrequest =
	     NOT_requestFifo_fifo_rRdPtr_1_EQ_requestFifo_f_ETC___d532 &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd2 ;

  // rule RL_dutWrapper_handleenqrequest
  assign WILL_FIRE_RL_dutWrapper_handleenqrequest =
	     !dutWrapper_dut_fifoToAxi_dfifo_rRdPtr_7_PLUS_8_ETC___d94 &&
	     NOT_requestFifo_fifo_rRdPtr_1_EQ_requestFifo_f_ETC___d532 &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd4 ;

  // rule RL_dutWrapper_handlereadFifoStatusrequest
  assign WILL_FIRE_RL_dutWrapper_handlereadFifoStatusrequest =
	     NOT_requestFifo_fifo_rRdPtr_1_EQ_requestFifo_f_ETC___d532 &&
	     dutWrapper_dut_fifoStatusFifo_rRdPtr + 6'd16 !=
	     dutWrapper_dut_fifoStatusFifo_rWrPtr &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd5 ;

  // rule RL_dutWrapper_handlereadRangerequest
  assign WILL_FIRE_RL_dutWrapper_handlereadRangerequest =
	     !dutWrapper_dut_fifoFromAxi_operationInProgress &&
	     NOT_requestFifo_fifo_rRdPtr_1_EQ_requestFifo_f_ETC___d532 &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd7 ;

  // rule RL_dutWrapper_handlereadFromFifoStatusrequest
  assign WILL_FIRE_RL_dutWrapper_handlereadFromFifoStatusrequest =
	     NOT_requestFifo_fifo_rRdPtr_1_EQ_requestFifo_f_ETC___d532 &&
	     dutWrapper_dut_fromFifoStatusFifo_rRdPtr + 6'd16 !=
	     dutWrapper_dut_fromFifoStatusFifo_rWrPtr &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd8 ;

  // rule RL_dutWrapper_handleconfigurerequest
  assign WILL_FIRE_RL_dutWrapper_handleconfigurerequest =
	     NOT_requestFifo_fifo_rRdPtr_1_EQ_requestFifo_f_ETC___d532 &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd6 ;

  // rule RL_dutWrapper_handlesetPatternRegrequest
  assign WILL_FIRE_RL_dutWrapper_handlesetPatternRegrequest =
	     NOT_requestFifo_fifo_rRdPtr_1_EQ_requestFifo_f_ETC___d532 &&
	     dutWrapper_dut_commandFifo$sFULL_N &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd11 ;

  // rule RL_dutWrapper_discardBlockedRequests
  assign WILL_FIRE_RL_dutWrapper_discardBlockedRequests =
	     NOT_requestFifo_fifo_rRdPtr_1_EQ_requestFifo_f_ETC___d532 &&
	     dutWrapper_requestTimerReg > dutWrapper_requestTimeLimitReg &&
	     !(!requestFifo_fifo_rRdPtr_1_PLUS_8_71_EQ_request_ETC___d572) &&
	     !WILL_FIRE_RL_dutWrapper_handlestartFrameBufferrequest &&
	     !WILL_FIRE_RL_dutWrapper_handlesetPatternRegrequest &&
	     !WILL_FIRE_RL_dutWrapper_handlerunTest2request &&
	     !WILL_FIRE_RL_dutWrapper_handlerunTestrequest &&
	     !WILL_FIRE_RL_dutWrapper_handlereadFromFifoStatusrequest &&
	     !WILL_FIRE_RL_dutWrapper_handlereadRangerequest &&
	     !WILL_FIRE_RL_dutWrapper_handleconfigurerequest &&
	     !WILL_FIRE_RL_dutWrapper_handlereadFifoStatusrequest &&
	     !WILL_FIRE_RL_dutWrapper_handleenqrequest &&
	     !WILL_FIRE_RL_dutWrapper_handlesetEnabledrequest &&
	     !WILL_FIRE_RL_dutWrapper_handlesetThresholdrequest &&
	     !WILL_FIRE_RL_dutWrapper_handlesetBoundsrequest &&
	     !WILL_FIRE_RL_dutWrapper_handlesetBaserequest ;

  // rule RL_dutWrapper_discardBlockedResponses
  assign WILL_FIRE_RL_dutWrapper_discardBlockedResponses =
	     !responseFifo_fifo_rRdPtr_4_EQ_responseFifo_fif_ETC___d963 &&
	     dutWrapper_responseTimerReg > dutWrapper_responseTimeLimitReg &&
	     responseFifo_fifo_rRdPtr_4_PLUS_8_80_EQ_respon_ETC___d581 &&
	     !responseFifo_fifo_rRdPtr_4_PLUS_8_80_EQ_respon_ETC___d581 &&
	     !EN_get ;

  // rule RL_dutWrapper_dut_vsync
  assign WILL_FIRE_RL_dutWrapper_dut_vsync =
	     !dutWrapper_dut_frameBuffer_running &&
	     dutWrapper_dut_commandFifo$sFULL_N &&
	     !WILL_FIRE_RL_dutWrapper_handlesetPatternRegrequest ;

  // rule RL_dutWrapper_handlestartFrameBufferrequest
  assign WILL_FIRE_RL_dutWrapper_handlestartFrameBufferrequest =
	     NOT_requestFifo_fifo_rRdPtr_1_EQ_requestFifo_f_ETC___d532 &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd12 ;

  // rule RL_dutWrapper_dut_enqTestData
  assign WILL_FIRE_RL_dutWrapper_dut_enqTestData =
	     !dutWrapper_dut_fifoToAxi_dfifo_rRdPtr_7_PLUS_8_ETC___d94 &&
	     dutWrapper_dut_testReg &&
	     dutWrapper_dut_writeCountReg < dutWrapper_dut_numWordsReg &&
	     !WILL_FIRE_RL_dutWrapper_handleenqrequest ;

  // rule RL_dutWrapper_dut_enableRead
  assign WILL_FIRE_RL_dutWrapper_dut_enableRead =
	     dutWrapper_dut_testReg &&
	     dutWrapper_dut_writeCountReg == dutWrapper_dut_numWordsReg &&
	     !dutWrapper_dut_fifoFromAxi_enabledReg &&
	     !WILL_FIRE_RL_dutWrapper_handlerunTest2request &&
	     !WILL_FIRE_RL_dutWrapper_handlereadRangerequest ;

  // rule RL_dutWrapper_testCompletedresponse
  assign WILL_FIRE_RL_dutWrapper_testCompletedresponse =
	     !responseFifo_fifo_rRdPtr_4_PLUS_8_80_EQ_respon_ETC___d581 &&
	     dutWrapper_dut_testCompletedReg ;

  // rule RL_dutWrapper_dut_fifoToAxi_updateBurstCount
  assign WILL_FIRE_RL_dutWrapper_dut_fifoToAxi_updateBurstCount =
	     dutWrapper_dut_fifoToAxi_dfifo_rRdPtr_7_PLUS_8_ETC___d94 &&
	     !dutWrapper_dut_fifoToAxi_operationInProgress &&
	     dutWrapper_dut_fifoToAxi_enabledReg &&
	     !WILL_FIRE_RL_dutWrapper_handlerunTest2request &&
	     !WILL_FIRE_RL_dutWrapper_handlerunTestrequest ;

  // rule RL_dutWrapper_handlesetEnabledrequest
  assign WILL_FIRE_RL_dutWrapper_handlesetEnabledrequest =
	     NOT_requestFifo_fifo_rRdPtr_1_EQ_requestFifo_f_ETC___d532 &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd3 ;

  // rule RL_dutWrapper_axiResponseresponse
  assign WILL_FIRE_RL_dutWrapper_axiResponseresponse =
	     !responseFifo_fifo_rRdPtr_4_PLUS_8_80_EQ_respon_ETC___d581 &&
	     !dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr_0_ETC___d630 &&
	     !WILL_FIRE_RL_dutWrapper_test2Completedresponse &&
	     !WILL_FIRE_RL_dutWrapper_readCompletedresponse &&
	     !WILL_FIRE_RL_dutWrapper_firstReadresponse &&
	     !WILL_FIRE_RL_dutWrapper_writeCompletedresponse &&
	     !WILL_FIRE_RL_dutWrapper_writeQueuedresponse &&
	     !WILL_FIRE_RL_dutWrapper_testCompletedresponse ;

  // rule RL_dutWrapper_dut_fifoFromAxi_updateBurstCount
  assign CAN_FIRE_RL_dutWrapper_dut_fifoFromAxi_updateBurstCount =
	     dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr_10_EQ__ETC___d146 &&
	     !dutWrapper_dut_fifoFromAxi_operationInProgress &&
	     dutWrapper_dut_fifoFromAxi_enabledReg &&
	     dutWrapper_dut_fifoFromAxi_ptrReg <
	     dutWrapper_dut_fifoFromAxi_boundsReg ;
  assign WILL_FIRE_RL_dutWrapper_dut_fifoFromAxi_updateBurstCount =
	     CAN_FIRE_RL_dutWrapper_dut_fifoFromAxi_updateBurstCount &&
	     !WILL_FIRE_RL_dutWrapper_handlerunTest2request &&
	     !WILL_FIRE_RL_dutWrapper_handlerunTestrequest &&
	     !WILL_FIRE_RL_dutWrapper_handlereadRangerequest ;

  // rule RL_dutWrapper_test2Completedresponse
  assign WILL_FIRE_RL_dutWrapper_test2Completedresponse =
	     !responseFifo_fifo_rRdPtr_4_PLUS_8_80_EQ_respon_ETC___d581 &&
	     dutWrapper_dut_axiTester_state == 3'd3 &&
	     !WILL_FIRE_RL_dutWrapper_readCompletedresponse &&
	     !WILL_FIRE_RL_dutWrapper_firstReadresponse &&
	     !WILL_FIRE_RL_dutWrapper_writeCompletedresponse &&
	     !WILL_FIRE_RL_dutWrapper_writeQueuedresponse &&
	     !WILL_FIRE_RL_dutWrapper_testCompletedresponse ;

  // rule RL_dutWrapper_readValueresponse
  assign WILL_FIRE_RL_dutWrapper_readValueresponse =
	     !dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr_10_EQ__ETC___d146 &&
	     !dutWrapper_dut_testReg &&
	     !responseFifo_fifo_rRdPtr_4_PLUS_8_80_EQ_respon_ETC___d581 &&
	     !WILL_FIRE_RL_dutWrapper_axiResponseresponse &&
	     !WILL_FIRE_RL_dutWrapper_test2Completedresponse &&
	     !WILL_FIRE_RL_dutWrapper_testCompletedresponse ;

  // rule RL_dutWrapper_dut_receiveTestData
  assign CAN_FIRE_RL_dutWrapper_dut_receiveTestData =
	     !dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr_10_EQ__ETC___d146 &&
	     dutWrapper_dut_testReg &&
	     dutWrapper_dut_writeCountReg == dutWrapper_dut_numWordsReg &&
	     dutWrapper_dut_readCountReg < dutWrapper_dut_numWordsReg ;
  assign WILL_FIRE_RL_dutWrapper_dut_receiveTestData =
	     CAN_FIRE_RL_dutWrapper_dut_receiveTestData &&
	     !WILL_FIRE_RL_dutWrapper_testCompletedresponse ;

  // rule RL_dutWrapper_axirResponseresponse
  assign WILL_FIRE_RL_dutWrapper_axirResponseresponse =
	     !responseFifo_fifo_rRdPtr_4_PLUS_8_80_EQ_respon_ETC___d581 &&
	     !dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr_ETC___d689 &&
	     !WILL_FIRE_RL_dutWrapper_readValueresponse &&
	     !WILL_FIRE_RL_dutWrapper_axiResponseresponse &&
	     !WILL_FIRE_RL_dutWrapper_test2Completedresponse &&
	     !WILL_FIRE_RL_dutWrapper_readCompletedresponse &&
	     !WILL_FIRE_RL_dutWrapper_firstReadresponse &&
	     !WILL_FIRE_RL_dutWrapper_writeCompletedresponse &&
	     !WILL_FIRE_RL_dutWrapper_writeQueuedresponse &&
	     !WILL_FIRE_RL_dutWrapper_testCompletedresponse ;

  // rule RL_dutWrapper_fromFifoStatusresponse
  assign WILL_FIRE_RL_dutWrapper_fromFifoStatusresponse =
	     !responseFifo_fifo_rRdPtr_4_PLUS_8_80_EQ_respon_ETC___d581 &&
	     dutWrapper_dut_fromFifoStatusFifo_rRdPtr !=
	     dutWrapper_dut_fromFifoStatusFifo_rWrPtr &&
	     !WILL_FIRE_RL_dutWrapper_axirResponseresponse &&
	     !WILL_FIRE_RL_dutWrapper_readValueresponse &&
	     !WILL_FIRE_RL_dutWrapper_axiResponseresponse &&
	     !WILL_FIRE_RL_dutWrapper_test2Completedresponse &&
	     !WILL_FIRE_RL_dutWrapper_readCompletedresponse &&
	     !WILL_FIRE_RL_dutWrapper_firstReadresponse &&
	     !WILL_FIRE_RL_dutWrapper_writeCompletedresponse &&
	     !WILL_FIRE_RL_dutWrapper_writeQueuedresponse &&
	     !WILL_FIRE_RL_dutWrapper_testCompletedresponse ;

  // rule RL_dutWrapper_handlerunTest2request
  assign WILL_FIRE_RL_dutWrapper_handlerunTest2request =
	     !dutWrapper_dut_fifoToAxi_operationInProgress &&
	     !dutWrapper_dut_fifoFromAxi_operationInProgress &&
	     NOT_requestFifo_fifo_rRdPtr_1_EQ_requestFifo_f_ETC___d532 &&
	     dutWrapper_dut_axiTester_state == 3'd4 &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd10 ;

  // rule RL_dutWrapper_handlerunTestrequest
  assign CAN_FIRE_RL_dutWrapper_handlerunTestrequest =
	     !dutWrapper_dut_fifoToAxi_operationInProgress &&
	     !dutWrapper_dut_fifoFromAxi_operationInProgress &&
	     !dutWrapper_dut_testReg &&
	     NOT_requestFifo_fifo_rRdPtr_1_EQ_requestFifo_f_ETC___d532 &&
	     requestFifo_fifo_wDataOut$wget[35:32] == 4'd9 ;
  assign WILL_FIRE_RL_dutWrapper_handlerunTestrequest =
	     CAN_FIRE_RL_dutWrapper_handlerunTestrequest &&
	     !WILL_FIRE_RL_dutWrapper_test2Completedresponse &&
	     !WILL_FIRE_RL_dutWrapper_testCompletedresponse ;

  // rule RL_dutWrapper_dut_frameBuffer_issueRead
  assign WILL_FIRE_RL_dutWrapper_dut_frameBuffer_issueRead =
	     dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rRdPtr + 5'd8 !=
	     dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rWrPtr &&
	     dutWrapper_dut_frameBuffer_running ;

  // rule RL_dutWrapper_dut_hdmiTpg_data
  assign WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_data =
	     dutWrapper_dut_vsyncPulse$sRDY &&
	     dutWrapper_dut_hdmiTpg_testPatternEnabled ;

  // rule RL_dutWrapper_dut_hdmiTpg_fbRule
  assign WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_fbRule =
	     dutWrapper_dut_vsyncPulse$sRDY &&
	     !dutWrapper_dut_hdmiTpg_testPatternEnabled ;

  // rule RL_dutWrapper_dut_axiTester_enqTestData
  assign WILL_FIRE_RL_dutWrapper_dut_axiTester_enqTestData =
	     !dutWrapper_dut_fifoToAxi_dfifo_rRdPtr_7_PLUS_8_ETC___d94 &&
	     dutWrapper_dut_axiTester_state == 3'd0 &&
	     dutWrapper_dut_axiTester_writeCountReg <
	     dutWrapper_dut_axiTester_numWordsReg &&
	     !WILL_FIRE_RL_dutWrapper_dut_enqTestData &&
	     !WILL_FIRE_RL_dutWrapper_handleenqrequest ;

  // rule RL_dutWrapper_dut_axiTester_waitForWriteCompletion
  assign WILL_FIRE_RL_dutWrapper_dut_axiTester_waitForWriteCompletion =
	     dutWrapper_dut_axiTester_state == 3'd1 &&
	     dutWrapper_dut_fifoToAxi_dfifo_rRdPtr_7_EQ_dut_ETC___d899 ;

  // rule RL_dutWrapper_dut_axiTester_waitForReadCompletion
  assign WILL_FIRE_RL_dutWrapper_dut_axiTester_waitForReadCompletion =
	     !dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr_10_EQ__ETC___d146 &&
	     dutWrapper_dut_axiTester_state == 3'd2 &&
	     !WILL_FIRE_RL_dutWrapper_dut_receiveTestData &&
	     !WILL_FIRE_RL_dutWrapper_readValueresponse ;

  // inputs to muxes for submodule ports
  assign MUX_dutWrapper_dut_axiTester_state$write_1__SEL_1 =
	     WILL_FIRE_RL_dutWrapper_dut_axiTester_enqTestData &&
	     dutWrapper_dut_axiTester_writeCountReg_71_EQ_d_ETC___d483 ;
  assign MUX_dutWrapper_dut_axiTester_state$write_1__SEL_2 =
	     WILL_FIRE_RL_dutWrapper_dut_axiTester_waitForReadCompletion &&
	     dutWrapper_dut_axiTester_readCountReg_04_EQ_du_ETC___d506 ;
  assign MUX_dutWrapper_dut_commandFifo$enq_1__SEL_1 =
	     WILL_FIRE_RL_dutWrapper_dut_vsync &&
	     dutWrapper_dut_vsyncPulse$dPulse &&
	     dutWrapper_dut_shadowFrameBufferBase != 32'd0 ;
  assign MUX_dutWrapper_dut_fifoFromAxi_addressPresented$write_1__SEL_1 =
	     EN_axir0_readAddr &&
	     dutWrapper_dut_fifoFromAxi_oneBeatAddressReg ;
  assign MUX_dutWrapper_dut_fifoFromAxi_baseReg$write_1__PSEL_1 =
	     WILL_FIRE_RL_dutWrapper_handlerunTest2request ||
	     WILL_FIRE_RL_dutWrapper_handlerunTestrequest ;
  assign MUX_dutWrapper_dut_fifoFromAxi_baseReg$write_1__SEL_1 =
	     MUX_dutWrapper_dut_fifoFromAxi_baseReg$write_1__PSEL_1 &&
	     !dutWrapper_dut_fifoFromAxi_enabledReg ;
  assign MUX_dutWrapper_dut_fifoFromAxi_baseReg$write_1__SEL_2 =
	     WILL_FIRE_RL_dutWrapper_handlereadRangerequest &&
	     !dutWrapper_dut_fifoFromAxi_enabledReg ;
  assign MUX_dutWrapper_dut_fifoFromAxi_burstCountReg$write_1__SEL_1 =
	     EN_axir0_readData && axir0_readData_resp == 2'b0 ;
  assign MUX_dutWrapper_dut_fifoFromAxi_operationInProgress$write_1__SEL_1 =
	     EN_axir0_readData &&
	     (axir0_readData_resp != 2'b0 ||
	      dutWrapper_dut_fifoFromAxi_burstCountReg == 8'd1) ;
  assign MUX_dutWrapper_dut_fifoFromAxi_ptrReg$write_1__SEL_1 =
	     MUX_dutWrapper_dut_fifoFromAxi_baseReg$write_1__PSEL_1 &&
	     !dutWrapper_dut_fifoFromAxi_enabledReg ;
  assign MUX_dutWrapper_dut_fifoToAxi_addressPresented$write_1__SEL_1 =
	     EN_axiw0_writeAddr &&
	     dutWrapper_dut_fifoToAxi_oneBeatAddressReg ;
  assign MUX_dutWrapper_dut_fifoToAxi_baseReg$write_1__SEL_1 =
	     WILL_FIRE_RL_dutWrapper_handlerunTest2request &&
	     !dutWrapper_dut_fifoToAxi_enabledReg ;
  assign MUX_dutWrapper_dut_fifoToAxi_baseReg$write_1__SEL_2 =
	     WILL_FIRE_RL_dutWrapper_handlesetBaserequest &&
	     !dutWrapper_dut_fifoToAxi_enabledReg ;
  assign MUX_dutWrapper_dut_fifoToAxi_boundsReg$write_1__SEL_1 =
	     MUX_dutWrapper_dut_fifoFromAxi_baseReg$write_1__PSEL_1 &&
	     !dutWrapper_dut_fifoToAxi_enabledReg ;
  assign MUX_dutWrapper_dut_fifoToAxi_operationInProgress$write_1__SEL_1 =
	     EN_axiw0_writeData &&
	     dutWrapper_dut_fifoToAxi_burstCountReg == 8'd1 ;
  assign MUX_dutWrapper_dut_frameBuffer_lineAddrReg$write_1__SEL_1 =
	     WILL_FIRE_RL_dutWrapper_dut_frameBuffer_issueRead &&
	     dutWrapper_dut_frameBuffer_pixelCountReg == 12'd32 &&
	     dutWrapper_dut_frameBuffer_lineCountReg != 12'd1 ;
  assign MUX_dutWrapper_dut_frameBuffer_pixelCountReg$write_1__SEL_1 =
	     WILL_FIRE_RL_dutWrapper_dut_frameBuffer_issueRead &&
	     (dutWrapper_dut_frameBuffer_lineCountReg != 12'd1 ||
	      dutWrapper_dut_frameBuffer_pixelCountReg != 12'd32) ;
  assign MUX_dutWrapper_dut_frameBuffer_running$write_1__SEL_1 =
	     WILL_FIRE_RL_dutWrapper_dut_frameBuffer_issueRead &&
	     dutWrapper_dut_frameBuffer_pixelCountReg == 12'd32 &&
	     dutWrapper_dut_frameBuffer_lineCountReg == 12'd1 ;
  assign MUX_dutWrapper_dut_hdmiTpg_dataCount$write_1__SEL_1 =
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_data &&
	     (NOT_dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_1_ETC___d894 ||
	      x__h16693) ;
  assign MUX_dutWrapper_dut_hdmiTpg_dataCount$write_1__SEL_2 =
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_fbRule &&
	     (NOT_dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_1_ETC___d894 &&
	      dutWrapper_dut_hdmiTpg_ugFifo$EMPTY_N ||
	      dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_192_7_ETC___d428 &&
	      x__h16693) ;
  assign MUX_dutWrapper_dut_hdmiTpg_dataReg$write_1__SEL_1 =
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_fbRule &&
	     NOT_dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_1_ETC___d894 &&
	     dutWrapper_dut_hdmiTpg_ugFifo$EMPTY_N ;
  assign MUX_dutWrapper_dut_hdmiTpg_lineCount$write_1__SEL_1 =
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_fbRule &&
	     (dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_192_7_ETC___d428 ||
	      dutWrapper_dut_hdmiTpg_ugFifo$EMPTY_N) ;
  assign MUX_dutWrapper_dut_testCompletedReg$write_1__SEL_1 =
	     WILL_FIRE_RL_dutWrapper_dut_receiveTestData &&
	     NOT_dutWrapper_dut_readCountReg_22_ULT_dutWrap_ETC___d529 ;
  assign MUX_interruptCleared$write_1__SEL_1 =
	     EN_put && put_addr == 12'h0 && put_v[0] && interrupted ;
  assign MUX_responseFifo_count$write_1__SEL_1 =
	     EN_get && !get_addr_ULT_0x100___d916 &&
	     !responseFifo_fifo_rRdPtr_4_EQ_responseFifo_fif_ETC___d963 ;
  assign MUX_dutWrapper_dut_axiTester_readAddrReg$write_1__VAL_1 =
	     dutWrapper_dut_axiTester_readAddrReg + 32'd8 ;
  assign MUX_dutWrapper_dut_axiTester_readCountReg$write_1__VAL_1 =
	     dutWrapper_dut_axiTester_readCountReg + 32'd1 ;
  assign MUX_dutWrapper_dut_axiTester_valueReg$write_1__VAL_1 =
	     { dutWrapper_dut_axiTester_valueReg[43:0], 20'd0 } ;
  assign MUX_dutWrapper_dut_axiTester_writeAddrReg$write_1__VAL_1 =
	     dutWrapper_dut_axiTester_writeAddrReg + 32'd8 ;
  assign MUX_dutWrapper_dut_axiTester_writeCountReg$write_1__VAL_1 =
	     dutWrapper_dut_axiTester_writeCountReg + 32'd1 ;
  assign MUX_dutWrapper_dut_commandFifo$enq_1__VAL_2 =
	     { 1'd0, requestFifo_fifo_wDataOut$wget[31:0] } ;
  assign MUX_dutWrapper_dut_fifoFromAxi_boundsReg$write_1__VAL_1 =
	     requestFifo_fifo_wDataOut$wget[31:0] + 32'd64 ;
  assign MUX_dutWrapper_dut_fifoFromAxi_boundsReg$write_1__VAL_2 =
	     dutWrapper_dut_fifoToAxi_baseReg + y__h25713 ;
  assign MUX_dutWrapper_dut_fifoFromAxi_burstCountReg$write_1__VAL_1 =
	     dutWrapper_dut_fifoFromAxi_burstCountReg - 8'd1 ;
  assign MUX_dutWrapper_dut_fifoFromAxi_ptrReg$write_1__VAL_3 =
	     dutWrapper_dut_fifoFromAxi_ptrReg + 32'd8 ;
  assign MUX_dutWrapper_dut_fifoToAxi_burstCountReg$write_1__VAL_1 =
	     dutWrapper_dut_fifoToAxi_burstCountReg - 8'd1 ;
  assign MUX_dutWrapper_dut_fifoToAxi_dfifo_wDataIn$wset_1__VAL_1 =
	     { 32'd0, v__h20710 } ;
  assign MUX_dutWrapper_dut_fifoToAxi_dfifo_wDataIn$wset_1__VAL_2 =
	     { 32'd0, requestFifo_fifo_wDataOut$wget[31:0] } ;
  assign MUX_dutWrapper_dut_fifoToAxi_ptrReg$write_1__VAL_3 =
	     dutWrapper_dut_fifoToAxi_ptrReg + 32'd8 ;
  assign MUX_dutWrapper_dut_frameBuffer_lineCountReg$write_1__VAL_2 =
	     dutWrapper_dut_frameBuffer_lineCountReg - 12'd1 ;
  assign MUX_dutWrapper_dut_frameBuffer_pixelCountReg$write_1__VAL_1 =
	     (dutWrapper_dut_frameBuffer_pixelCountReg == 12'd32) ?
	       dutWrapper_dut_frameBuffer_fbc[23:12] :
	       pixelCount__h15181 ;
  assign MUX_dutWrapper_dut_frameBuffer_readAddrReg$write_1__VAL_1 =
	     (dutWrapper_dut_frameBuffer_pixelCountReg == 12'd32) ?
	       lineAddr__h15343 :
	       x__h15384 ;
  assign MUX_dutWrapper_dut_hdmiTpg_dataCount$write_1__VAL_1 =
	     NOT_dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_1_ETC___d894 ?
	       x__h18466 :
	       22'd0 ;
  assign MUX_dutWrapper_dut_hdmiTpg_dataEnableReg$write_1__VAL_2 =
	     NOT_dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_1_ETC___d894 &&
	     dutWrapper_dut_hdmiTpg_ugFifo$EMPTY_N ;
  always@(dutWrapper_dut_hdmiTpg_dataCount or
	  dutWrapper_dut_hdmiTpg_ugFifo$D_OUT)
  begin
    case (dutWrapper_dut_hdmiTpg_dataCount[1:0])
      2'd0:
	  MUX_dutWrapper_dut_hdmiTpg_dataReg$write_1__VAL_1 =
	      dutWrapper_dut_hdmiTpg_ugFifo$D_OUT[15:0];
      2'd1:
	  MUX_dutWrapper_dut_hdmiTpg_dataReg$write_1__VAL_1 =
	      dutWrapper_dut_hdmiTpg_ugFifo$D_OUT[31:16];
      2'd2:
	  MUX_dutWrapper_dut_hdmiTpg_dataReg$write_1__VAL_1 =
	      dutWrapper_dut_hdmiTpg_ugFifo$D_OUT[47:32];
      2'd3:
	  MUX_dutWrapper_dut_hdmiTpg_dataReg$write_1__VAL_1 =
	      dutWrapper_dut_hdmiTpg_ugFifo$D_OUT[63:48];
    endcase
  end
  assign MUX_dutWrapper_dut_hdmiTpg_dataReg$write_1__VAL_2 =
	     dutWrapper_dut_hdmiTpg_dataCount[0] ?
	       IF_IF_dutWrapper_dut_hdmiTpg_lineCount_66_ULT__ETC___d892[31:16] :
	       IF_IF_dutWrapper_dut_hdmiTpg_lineCount_66_ULT__ETC___d892[15:0] ;
  assign MUX_dutWrapper_dut_hdmiTpg_lineCount$write_1__VAL_1 =
	     (dutWrapper_dut_hdmiTpg_pixelCount == 12'd2198) ?
	       ((dutWrapper_dut_hdmiTpg_lineCount == 11'd1123) ?
		  11'd0 :
		  newLineCount___1__h18898) :
	       dutWrapper_dut_hdmiTpg_lineCount ;
  assign MUX_dutWrapper_dut_hdmiTpg_pixelCount$write_1__VAL_1 =
	     (dutWrapper_dut_hdmiTpg_pixelCount == 12'd2198) ?
	       12'd0 :
	       newPixelCount__h18931 ;
  assign MUX_dutWrapper_dut_readCountReg$write_1__VAL_1 =
	     dutWrapper_dut_readCountReg + 32'd1 ;
  assign MUX_dutWrapper_dut_readTimer_timerReg$write_1__VAL_2 =
	     dutWrapper_dut_readTimer_timerReg + 32'd1 ;
  assign MUX_dutWrapper_dut_writeCountReg$write_1__VAL_1 =
	     dutWrapper_dut_writeCountReg + 32'd1 ;
  assign MUX_dutWrapper_dut_writeTimer_timerReg$write_1__VAL_3 =
	     dutWrapper_dut_writeTimer_timerReg + 32'd1 ;
  assign MUX_dutWrapper_requestTimerReg$write_1__VAL_15 =
	     dutWrapper_requestTimerReg + 16'd1 ;
  assign MUX_dutWrapper_responseTimerReg$write_1__VAL_1 =
	     dutWrapper_responseTimerReg + 16'd1 ;
  assign MUX_responseFifo_count$write_1__VAL_1 =
	     (responseFifo_count == 32'd1) ? 32'd0 : x__h22227 ;
  assign MUX_responseFifo_fifo_wDataIn$wset_1__VAL_1 =
	     { 4'd2, dutWrapper_dut_fromFifoStatusFifo_wDataOut$wget } ;
  assign MUX_responseFifo_fifo_wDataIn$wset_1__VAL_2 =
	     { 4'd4, v__h25366[31:0] } ;
  assign MUX_responseFifo_fifo_wDataIn$wset_1__VAL_3 =
	     { 4'd5, dutWrapper_dut_testResultReg } ;
  assign MUX_responseFifo_fifo_wDataIn$wset_1__VAL_4 =
	     { 4'd6, dutWrapper_dut_writeTimer_timerReg } ;
  assign MUX_responseFifo_fifo_wDataIn$wset_1__VAL_5 =
	     { 4'd7,
	       dutWrapper_dut_fifoToAxi_dfifo_rRdPtr_7_EQ_dut_ETC___d899,
	       dutWrapper_dut_writeTimer_timerReg[30:0] } ;
  assign MUX_responseFifo_fifo_wDataIn$wset_1__VAL_6 =
	     { 4'd8,
	       dutWrapper_dut_readCountReg[7:0],
	       dutWrapper_dut_readTimer_runningReg,
	       dutWrapper_dut_fifoFromAxi_enabledReg,
	       dutWrapper_dut_readTimer_timerReg[21:0] } ;
  assign MUX_responseFifo_fifo_wDataIn$wset_1__VAL_7 =
	     { 4'd9, dutWrapper_dut_readTimer_timerReg } ;
  assign MUX_responseFifo_fifo_wDataIn$wset_1__VAL_8 =
	     { 4'd10, dutWrapper_dut_writeTimer_timerReg } ;
  assign MUX_responseFifo_fifo_wDataIn$wset_1__VAL_9 =
	     { 34'd1073741824, x__h23705 } ;
  assign MUX_responseFifo_fifo_wDataIn$wset_1__VAL_10 =
	     { 34'h0C0000000, x__h25267 } ;

  // inlined wires
  assign requestFifo_fifo_wDataIn$wget =
	     { put_v[3:0], requestFifo_buff[35:4] } ;
  assign requestFifo_fifo_wDataOut$wget =
	     (requestFifo_fifo_rCache[41] &&
	      requestFifo_fifo_rCache[40:36] == requestFifo_fifo_rRdPtr) ?
	       requestFifo_fifo_rCache[35:0] :
	       requestFifo_fifo_memory$DOB ;
  always@(WILL_FIRE_RL_dutWrapper_fromFifoStatusresponse or
	  MUX_responseFifo_fifo_wDataIn$wset_1__VAL_1 or
	  WILL_FIRE_RL_dutWrapper_readValueresponse or
	  MUX_responseFifo_fifo_wDataIn$wset_1__VAL_2 or
	  WILL_FIRE_RL_dutWrapper_testCompletedresponse or
	  MUX_responseFifo_fifo_wDataIn$wset_1__VAL_3 or
	  WILL_FIRE_RL_dutWrapper_writeQueuedresponse or
	  MUX_responseFifo_fifo_wDataIn$wset_1__VAL_4 or
	  WILL_FIRE_RL_dutWrapper_writeCompletedresponse or
	  MUX_responseFifo_fifo_wDataIn$wset_1__VAL_5 or
	  WILL_FIRE_RL_dutWrapper_firstReadresponse or
	  MUX_responseFifo_fifo_wDataIn$wset_1__VAL_6 or
	  WILL_FIRE_RL_dutWrapper_readCompletedresponse or
	  MUX_responseFifo_fifo_wDataIn$wset_1__VAL_7 or
	  WILL_FIRE_RL_dutWrapper_test2Completedresponse or
	  MUX_responseFifo_fifo_wDataIn$wset_1__VAL_8 or
	  WILL_FIRE_RL_dutWrapper_axiResponseresponse or
	  MUX_responseFifo_fifo_wDataIn$wset_1__VAL_9 or
	  WILL_FIRE_RL_dutWrapper_axirResponseresponse or
	  MUX_responseFifo_fifo_wDataIn$wset_1__VAL_10)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_dutWrapper_fromFifoStatusresponse:
	  responseFifo_fifo_wDataIn$wget =
	      MUX_responseFifo_fifo_wDataIn$wset_1__VAL_1;
      WILL_FIRE_RL_dutWrapper_readValueresponse:
	  responseFifo_fifo_wDataIn$wget =
	      MUX_responseFifo_fifo_wDataIn$wset_1__VAL_2;
      WILL_FIRE_RL_dutWrapper_testCompletedresponse:
	  responseFifo_fifo_wDataIn$wget =
	      MUX_responseFifo_fifo_wDataIn$wset_1__VAL_3;
      WILL_FIRE_RL_dutWrapper_writeQueuedresponse:
	  responseFifo_fifo_wDataIn$wget =
	      MUX_responseFifo_fifo_wDataIn$wset_1__VAL_4;
      WILL_FIRE_RL_dutWrapper_writeCompletedresponse:
	  responseFifo_fifo_wDataIn$wget =
	      MUX_responseFifo_fifo_wDataIn$wset_1__VAL_5;
      WILL_FIRE_RL_dutWrapper_firstReadresponse:
	  responseFifo_fifo_wDataIn$wget =
	      MUX_responseFifo_fifo_wDataIn$wset_1__VAL_6;
      WILL_FIRE_RL_dutWrapper_readCompletedresponse:
	  responseFifo_fifo_wDataIn$wget =
	      MUX_responseFifo_fifo_wDataIn$wset_1__VAL_7;
      WILL_FIRE_RL_dutWrapper_test2Completedresponse:
	  responseFifo_fifo_wDataIn$wget =
	      MUX_responseFifo_fifo_wDataIn$wset_1__VAL_8;
      WILL_FIRE_RL_dutWrapper_axiResponseresponse:
	  responseFifo_fifo_wDataIn$wget =
	      MUX_responseFifo_fifo_wDataIn$wset_1__VAL_9;
      WILL_FIRE_RL_dutWrapper_axirResponseresponse:
	  responseFifo_fifo_wDataIn$wget =
	      MUX_responseFifo_fifo_wDataIn$wset_1__VAL_10;
      default: responseFifo_fifo_wDataIn$wget =
		   36'hAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign responseFifo_fifo_wDataIn$whas =
	     WILL_FIRE_RL_dutWrapper_fromFifoStatusresponse ||
	     WILL_FIRE_RL_dutWrapper_readValueresponse ||
	     WILL_FIRE_RL_dutWrapper_testCompletedresponse ||
	     WILL_FIRE_RL_dutWrapper_writeQueuedresponse ||
	     WILL_FIRE_RL_dutWrapper_writeCompletedresponse ||
	     WILL_FIRE_RL_dutWrapper_firstReadresponse ||
	     WILL_FIRE_RL_dutWrapper_readCompletedresponse ||
	     WILL_FIRE_RL_dutWrapper_test2Completedresponse ||
	     WILL_FIRE_RL_dutWrapper_axiResponseresponse ||
	     WILL_FIRE_RL_dutWrapper_axirResponseresponse ;
  always@(WILL_FIRE_RL_dutWrapper_dut_enqTestData or
	  MUX_dutWrapper_dut_fifoToAxi_dfifo_wDataIn$wset_1__VAL_1 or
	  WILL_FIRE_RL_dutWrapper_handleenqrequest or
	  MUX_dutWrapper_dut_fifoToAxi_dfifo_wDataIn$wset_1__VAL_2 or
	  WILL_FIRE_RL_dutWrapper_dut_axiTester_enqTestData or
	  MUX_dutWrapper_dut_axiTester_valueReg$write_1__VAL_1)
  begin
    case (1'b1) // synopsys parallel_case
      WILL_FIRE_RL_dutWrapper_dut_enqTestData:
	  dutWrapper_dut_fifoToAxi_dfifo_wDataIn$wget =
	      MUX_dutWrapper_dut_fifoToAxi_dfifo_wDataIn$wset_1__VAL_1;
      WILL_FIRE_RL_dutWrapper_handleenqrequest:
	  dutWrapper_dut_fifoToAxi_dfifo_wDataIn$wget =
	      MUX_dutWrapper_dut_fifoToAxi_dfifo_wDataIn$wset_1__VAL_2;
      WILL_FIRE_RL_dutWrapper_dut_axiTester_enqTestData:
	  dutWrapper_dut_fifoToAxi_dfifo_wDataIn$wget =
	      MUX_dutWrapper_dut_axiTester_valueReg$write_1__VAL_1;
      default: dutWrapper_dut_fifoToAxi_dfifo_wDataIn$wget =
		   64'hAAAAAAAAAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign dutWrapper_dut_fifoToAxi_dfifo_wDataIn$whas =
	     WILL_FIRE_RL_dutWrapper_dut_enqTestData ||
	     WILL_FIRE_RL_dutWrapper_handleenqrequest ||
	     WILL_FIRE_RL_dutWrapper_dut_axiTester_enqTestData ;
  always@(requestFifo_fifo_wDataOut$wget or
	  dutWrapper_dut_fifoToAxi_baseReg or
	  dutWrapper_dut_fifoToAxi_boundsReg or
	  dutWrapper_dut_fifoToAxi_ptrReg or
	  v___1__h23048 or
	  v___1__h23054 or
	  spliced_bits__h23062 or
	  spliced_bits__h23095 or
	  spliced_bits__h23223 or
	  spliced_bits__h23256 or
	  spliced_bits__h23408 or
	  dutWrapper_dut_fifoToAxi_burstCountReg or
	  dutWrapper_dut_fifoToAxi_wordsEnqCount or
	  dutWrapper_dut_fifoToAxi_addrsBeatCount or
	  dutWrapper_dut_fifoToAxi_wordsWrittenCount or
	  dutWrapper_dut_fifoToAxi_lastDataBeatCount)
  begin
    case (requestFifo_fifo_wDataOut$wget[11:0])
      12'h0:
	  dutWrapper_dut_fifoStatusFifo_wDataIn$wget =
	      dutWrapper_dut_fifoToAxi_baseReg;
      12'h004:
	  dutWrapper_dut_fifoStatusFifo_wDataIn$wget =
	      dutWrapper_dut_fifoToAxi_boundsReg;
      12'h008:
	  dutWrapper_dut_fifoStatusFifo_wDataIn$wget =
	      dutWrapper_dut_fifoToAxi_ptrReg;
      12'h00C: dutWrapper_dut_fifoStatusFifo_wDataIn$wget = v___1__h23048;
      12'h010: dutWrapper_dut_fifoStatusFifo_wDataIn$wget = v___1__h23054;
      12'h014:
	  dutWrapper_dut_fifoStatusFifo_wDataIn$wget =
	      { 16'd0, spliced_bits__h23062, 8'd0, spliced_bits__h23095 };
      12'h018:
	  dutWrapper_dut_fifoStatusFifo_wDataIn$wget =
	      { 16'd0, spliced_bits__h23223, 8'd0, spliced_bits__h23256 };
      12'h01C:
	  dutWrapper_dut_fifoStatusFifo_wDataIn$wget =
	      { 8'd187,
		spliced_bits__h23408,
		8'd0,
		dutWrapper_dut_fifoToAxi_burstCountReg };
      12'h020:
	  dutWrapper_dut_fifoStatusFifo_wDataIn$wget =
	      dutWrapper_dut_fifoToAxi_wordsEnqCount;
      12'h024:
	  dutWrapper_dut_fifoStatusFifo_wDataIn$wget =
	      dutWrapper_dut_fifoToAxi_addrsBeatCount;
      12'h028:
	  dutWrapper_dut_fifoStatusFifo_wDataIn$wget =
	      dutWrapper_dut_fifoToAxi_wordsWrittenCount;
      12'h02C:
	  dutWrapper_dut_fifoStatusFifo_wDataIn$wget =
	      dutWrapper_dut_fifoToAxi_lastDataBeatCount;
      default: dutWrapper_dut_fifoStatusFifo_wDataIn$wget = 32'h02142042;
    endcase
  end
  always@(requestFifo_fifo_wDataOut$wget or
	  dutWrapper_dut_fifoFromAxi_baseReg or
	  dutWrapper_dut_fifoFromAxi_boundsReg or
	  dutWrapper_dut_fifoFromAxi_ptrReg or
	  v___1__h24475 or
	  v___1__h24481 or
	  spliced_bits__h24489 or
	  spliced_bits__h24522 or
	  spliced_bits__h24650 or
	  spliced_bits__h24683 or
	  spliced_bits__h24840 or
	  dutWrapper_dut_fifoFromAxi_burstCountReg or
	  dutWrapper_dut_fifoFromAxi_wordsDeqCount or
	  dutWrapper_dut_fifoFromAxi_addrsBeatCount or
	  dutWrapper_dut_fifoFromAxi_wordsReceivedCount or
	  dutWrapper_dut_fifoFromAxi_lastDataBeatCount)
  begin
    case (requestFifo_fifo_wDataOut$wget[11:0])
      12'h0:
	  dutWrapper_dut_fromFifoStatusFifo_wDataIn$wget =
	      dutWrapper_dut_fifoFromAxi_baseReg;
      12'h004:
	  dutWrapper_dut_fromFifoStatusFifo_wDataIn$wget =
	      dutWrapper_dut_fifoFromAxi_boundsReg;
      12'h008:
	  dutWrapper_dut_fromFifoStatusFifo_wDataIn$wget =
	      dutWrapper_dut_fifoFromAxi_ptrReg;
      12'h00C: dutWrapper_dut_fromFifoStatusFifo_wDataIn$wget = v___1__h24475;
      12'h010: dutWrapper_dut_fromFifoStatusFifo_wDataIn$wget = v___1__h24481;
      12'h014:
	  dutWrapper_dut_fromFifoStatusFifo_wDataIn$wget =
	      { 16'd0, spliced_bits__h24489, 8'd0, spliced_bits__h24522 };
      12'h018:
	  dutWrapper_dut_fromFifoStatusFifo_wDataIn$wget =
	      { 16'd0, spliced_bits__h24650, 8'd0, spliced_bits__h24683 };
      12'h01C:
	  dutWrapper_dut_fromFifoStatusFifo_wDataIn$wget =
	      { 8'd187,
		spliced_bits__h24840,
		8'd0,
		dutWrapper_dut_fifoFromAxi_burstCountReg };
      12'h020:
	  dutWrapper_dut_fromFifoStatusFifo_wDataIn$wget =
	      dutWrapper_dut_fifoFromAxi_wordsDeqCount;
      12'h024:
	  dutWrapper_dut_fromFifoStatusFifo_wDataIn$wget =
	      dutWrapper_dut_fifoFromAxi_addrsBeatCount;
      12'h028:
	  dutWrapper_dut_fromFifoStatusFifo_wDataIn$wget =
	      dutWrapper_dut_fifoFromAxi_wordsReceivedCount;
      12'h02C:
	  dutWrapper_dut_fromFifoStatusFifo_wDataIn$wget =
	      dutWrapper_dut_fifoFromAxi_lastDataBeatCount;
      default: dutWrapper_dut_fromFifoStatusFifo_wDataIn$wget = 32'h02142042;
    endcase
  end
  assign dutWrapper_dut_fromFifoStatusFifo_wDataOut$wget =
	     (dutWrapper_dut_fromFifoStatusFifo_rCache[38] &&
	      dutWrapper_dut_fromFifoStatusFifo_rCache[37:32] ==
	      dutWrapper_dut_fromFifoStatusFifo_rRdPtr) ?
	       dutWrapper_dut_fromFifoStatusFifo_rCache[31:0] :
	       dutWrapper_dut_fromFifoStatusFifo_memory$DOB ;
  assign dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_wDataIn$wget =
	     { dutWrapper_dut_frameBuffer_readAddrReg, 8'd8 } ;
  assign dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_wDataOut$wget =
	     (dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rCache[45] &&
	      dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rCache[44:40] ==
	      dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rRdPtr) ?
	       dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rCache[39:0] :
	       dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$DOB ;
  assign dutWrapper_dut_frameBuffer_axiMaster_rfifo_wDataOut$wget =
	     (dutWrapper_dut_frameBuffer_axiMaster_rfifo_rCache[71] &&
	      dutWrapper_dut_frameBuffer_axiMaster_rfifo_rCache[70:64] ==
	      dutWrapper_dut_frameBuffer_axiMaster_rfifo_rRdPtr) ?
	       dutWrapper_dut_frameBuffer_axiMaster_rfifo_rCache[63:0] :
	       dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$DOB ;
  assign requestFifo_fifo_pwDequeue$whas =
	     WILL_FIRE_RL_dutWrapper_handlestartFrameBufferrequest ||
	     WILL_FIRE_RL_dutWrapper_handlesetPatternRegrequest ||
	     WILL_FIRE_RL_dutWrapper_handlerunTest2request ||
	     WILL_FIRE_RL_dutWrapper_handlerunTestrequest ||
	     WILL_FIRE_RL_dutWrapper_handlereadFromFifoStatusrequest ||
	     WILL_FIRE_RL_dutWrapper_handlereadRangerequest ||
	     WILL_FIRE_RL_dutWrapper_handleconfigurerequest ||
	     WILL_FIRE_RL_dutWrapper_handlereadFifoStatusrequest ||
	     WILL_FIRE_RL_dutWrapper_handleenqrequest ||
	     WILL_FIRE_RL_dutWrapper_handlesetEnabledrequest ||
	     WILL_FIRE_RL_dutWrapper_handlesetThresholdrequest ||
	     WILL_FIRE_RL_dutWrapper_handlesetBoundsrequest ||
	     WILL_FIRE_RL_dutWrapper_handlesetBaserequest ||
	     WILL_FIRE_RL_dutWrapper_discardBlockedRequests ||
	     NOT_requestFifo_fifo_rRdPtr_1_EQ_requestFifo_f_ETC___d532 &&
	     CASE_requestFifo_fifo_wDataOutwget_BITS_35_TO_ETC__q1[35:32] >
	     4'd13 ;
  assign requestFifo_fifo_pwEnqueue$whas =
	     EN_put && !put_addr_ULT_0x100___d789 &&
	     requestFifo_count == 32'd1 ;
  assign responseFifo_fifo_pwDequeue$whas =
	     EN_get && !get_addr_ULT_0x100___d916 &&
	     !responseFifo_fifo_rRdPtr_4_EQ_responseFifo_fif_ETC___d963 &&
	     responseFifo_count == 32'd1 ||
	     WILL_FIRE_RL_dutWrapper_discardBlockedResponses &&
	     responseFifo_count == 32'd1 ;
  assign responseFifo_fifo_pwEnqueue$whas =
	     WILL_FIRE_RL_dutWrapper_test2Completedresponse ||
	     WILL_FIRE_RL_dutWrapper_readCompletedresponse ||
	     WILL_FIRE_RL_dutWrapper_firstReadresponse ||
	     WILL_FIRE_RL_dutWrapper_writeCompletedresponse ||
	     WILL_FIRE_RL_dutWrapper_writeQueuedresponse ||
	     WILL_FIRE_RL_dutWrapper_testCompletedresponse ||
	     WILL_FIRE_RL_dutWrapper_readValueresponse ||
	     WILL_FIRE_RL_dutWrapper_axirResponseresponse ||
	     WILL_FIRE_RL_dutWrapper_fromFifoStatusresponse ||
	     WILL_FIRE_RL_dutWrapper_axiResponseresponse ;
  assign dutWrapper_dut_fifoToAxi_dfifo_pwEnqueue$whas =
	     WILL_FIRE_RL_dutWrapper_handleenqrequest ||
	     WILL_FIRE_RL_dutWrapper_dut_enqTestData ||
	     WILL_FIRE_RL_dutWrapper_dut_axiTester_enqTestData ;
  assign dutWrapper_dut_fifoToAxi_axiBrespFifo_pwEnqueue$whas =
	     EN_axiw0_writeResponse &&
	     axiw0_writeResponse_responseCode != 2'b0 ;
  assign dutWrapper_dut_fifoFromAxi_rfifo_pwDequeue$whas =
	     WILL_FIRE_RL_dutWrapper_readValueresponse ||
	     WILL_FIRE_RL_dutWrapper_dut_receiveTestData ||
	     WILL_FIRE_RL_dutWrapper_dut_axiTester_waitForReadCompletion ;
  assign dutWrapper_dut_fifoFromAxi_axiRrespFifo_pwEnqueue$whas =
	     EN_axir0_readData && axir0_readData_resp != 2'b0 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_rfifo_pwDequeue$whas =
	     dutWrapper_dut_frameBuffer_axiMaster_rfifo_rRdPtr !=
	     dutWrapper_dut_frameBuffer_axiMaster_rfifo_rWrPtr &&
	     dutWrapper_dut_pixelFifo$sFULL_N ;

  // register dutWrapper_dut_axiTester_numWordsReg
  assign dutWrapper_dut_axiTester_numWordsReg$D_IN =
	     requestFifo_fifo_wDataOut$wget[31:0] ;
  assign dutWrapper_dut_axiTester_numWordsReg$EN =
	     WILL_FIRE_RL_dutWrapper_handlerunTest2request ;

  // register dutWrapper_dut_axiTester_readAddrReg
  assign dutWrapper_dut_axiTester_readAddrReg$D_IN =
	     WILL_FIRE_RL_dutWrapper_dut_axiTester_waitForReadCompletion ?
	       MUX_dutWrapper_dut_axiTester_readAddrReg$write_1__VAL_1 :
	       32'd0 ;
  assign dutWrapper_dut_axiTester_readAddrReg$EN =
	     WILL_FIRE_RL_dutWrapper_dut_axiTester_waitForReadCompletion ||
	     WILL_FIRE_RL_dutWrapper_handlerunTest2request ;

  // register dutWrapper_dut_axiTester_readCountReg
  assign dutWrapper_dut_axiTester_readCountReg$D_IN =
	     WILL_FIRE_RL_dutWrapper_dut_axiTester_waitForReadCompletion ?
	       MUX_dutWrapper_dut_axiTester_readCountReg$write_1__VAL_1 :
	       32'd0 ;
  assign dutWrapper_dut_axiTester_readCountReg$EN =
	     WILL_FIRE_RL_dutWrapper_dut_axiTester_waitForReadCompletion ||
	     WILL_FIRE_RL_dutWrapper_handlerunTest2request ;

  // register dutWrapper_dut_axiTester_state
  always@(MUX_dutWrapper_dut_axiTester_state$write_1__SEL_1 or
	  MUX_dutWrapper_dut_axiTester_state$write_1__SEL_2 or
	  WILL_FIRE_RL_dutWrapper_handlerunTest2request or
	  WILL_FIRE_RL_dutWrapper_dut_axiTester_waitForWriteCompletion or
	  WILL_FIRE_RL_dutWrapper_test2Completedresponse)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_dutWrapper_dut_axiTester_state$write_1__SEL_1:
	  dutWrapper_dut_axiTester_state$D_IN = 3'd1;
      MUX_dutWrapper_dut_axiTester_state$write_1__SEL_2:
	  dutWrapper_dut_axiTester_state$D_IN = 3'd3;
      WILL_FIRE_RL_dutWrapper_handlerunTest2request:
	  dutWrapper_dut_axiTester_state$D_IN = 3'd0;
      WILL_FIRE_RL_dutWrapper_dut_axiTester_waitForWriteCompletion:
	  dutWrapper_dut_axiTester_state$D_IN = 3'd2;
      WILL_FIRE_RL_dutWrapper_test2Completedresponse:
	  dutWrapper_dut_axiTester_state$D_IN = 3'd4;
      default: dutWrapper_dut_axiTester_state$D_IN =
		   3'b010 /* unspecified value */ ;
    endcase
  end
  assign dutWrapper_dut_axiTester_state$EN =
	     WILL_FIRE_RL_dutWrapper_dut_axiTester_enqTestData &&
	     dutWrapper_dut_axiTester_writeCountReg_71_EQ_d_ETC___d483 ||
	     WILL_FIRE_RL_dutWrapper_dut_axiTester_waitForReadCompletion &&
	     dutWrapper_dut_axiTester_readCountReg_04_EQ_du_ETC___d506 ||
	     WILL_FIRE_RL_dutWrapper_handlerunTest2request ||
	     WILL_FIRE_RL_dutWrapper_dut_axiTester_waitForWriteCompletion ||
	     WILL_FIRE_RL_dutWrapper_test2Completedresponse ;

  // register dutWrapper_dut_axiTester_valueReg
  assign dutWrapper_dut_axiTester_valueReg$D_IN =
	     WILL_FIRE_RL_dutWrapper_dut_axiTester_enqTestData ?
	       MUX_dutWrapper_dut_axiTester_valueReg$write_1__VAL_1 :
	       64'd13 ;
  assign dutWrapper_dut_axiTester_valueReg$EN =
	     WILL_FIRE_RL_dutWrapper_dut_axiTester_enqTestData ||
	     WILL_FIRE_RL_dutWrapper_handlerunTest2request ;

  // register dutWrapper_dut_axiTester_writeAddrReg
  assign dutWrapper_dut_axiTester_writeAddrReg$D_IN =
	     WILL_FIRE_RL_dutWrapper_dut_axiTester_enqTestData ?
	       MUX_dutWrapper_dut_axiTester_writeAddrReg$write_1__VAL_1 :
	       32'd0 ;
  assign dutWrapper_dut_axiTester_writeAddrReg$EN =
	     WILL_FIRE_RL_dutWrapper_dut_axiTester_enqTestData ||
	     WILL_FIRE_RL_dutWrapper_handlerunTest2request ;

  // register dutWrapper_dut_axiTester_writeCountReg
  assign dutWrapper_dut_axiTester_writeCountReg$D_IN =
	     WILL_FIRE_RL_dutWrapper_dut_axiTester_enqTestData ?
	       MUX_dutWrapper_dut_axiTester_writeCountReg$write_1__VAL_1 :
	       32'd0 ;
  assign dutWrapper_dut_axiTester_writeCountReg$EN =
	     WILL_FIRE_RL_dutWrapper_dut_axiTester_enqTestData ||
	     WILL_FIRE_RL_dutWrapper_handlerunTest2request ;

  // register dutWrapper_dut_fifoFromAxi_addressPresented
  assign dutWrapper_dut_fifoFromAxi_addressPresented$D_IN =
	     MUX_dutWrapper_dut_fifoFromAxi_addressPresented$write_1__SEL_1 ;
  assign dutWrapper_dut_fifoFromAxi_addressPresented$EN =
	     EN_axir0_readAddr &&
	     dutWrapper_dut_fifoFromAxi_oneBeatAddressReg ||
	     WILL_FIRE_RL_dutWrapper_dut_fifoFromAxi_updateBurstCount ;

  // register dutWrapper_dut_fifoFromAxi_addrsBeatCount
  assign dutWrapper_dut_fifoFromAxi_addrsBeatCount$D_IN =
	     dutWrapper_dut_fifoFromAxi_addrsBeatCount + 32'd1 ;
  assign dutWrapper_dut_fifoFromAxi_addrsBeatCount$EN = EN_axir0_readAddr ;

  // register dutWrapper_dut_fifoFromAxi_axiRrespFifo_rCache
  assign dutWrapper_dut_fifoFromAxi_axiRrespFifo_rCache$D_IN =
	     { 1'd1,
	       dutWrapper_dut_fifoFromAxi_axiRrespFifo_rWrPtr,
	       x__h6772 } ;
  assign dutWrapper_dut_fifoFromAxi_axiRrespFifo_rCache$EN =
	     dutWrapper_dut_fifoFromAxi_axiRrespFifo_pwEnqueue$whas ;

  // register dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr
  assign dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr$D_IN = x__h6873 ;
  assign dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr$EN =
	     WILL_FIRE_RL_dutWrapper_axirResponseresponse ;

  // register dutWrapper_dut_fifoFromAxi_axiRrespFifo_rWrPtr
  assign dutWrapper_dut_fifoFromAxi_axiRrespFifo_rWrPtr$D_IN =
	     dutWrapper_dut_fifoFromAxi_axiRrespFifo_rWrPtr + 7'd1 ;
  assign dutWrapper_dut_fifoFromAxi_axiRrespFifo_rWrPtr$EN =
	     dutWrapper_dut_fifoFromAxi_axiRrespFifo_pwEnqueue$whas ;

  // register dutWrapper_dut_fifoFromAxi_baseReg
  assign dutWrapper_dut_fifoFromAxi_baseReg$D_IN =
	     MUX_dutWrapper_dut_fifoFromAxi_baseReg$write_1__SEL_1 ?
	       dutWrapper_dut_fifoToAxi_baseReg :
	       requestFifo_fifo_wDataOut$wget[31:0] ;
  assign dutWrapper_dut_fifoFromAxi_baseReg$EN =
	     (WILL_FIRE_RL_dutWrapper_handlerunTest2request ||
	      WILL_FIRE_RL_dutWrapper_handlerunTestrequest) &&
	     !dutWrapper_dut_fifoFromAxi_enabledReg ||
	     WILL_FIRE_RL_dutWrapper_handlereadRangerequest &&
	     !dutWrapper_dut_fifoFromAxi_enabledReg ;

  // register dutWrapper_dut_fifoFromAxi_boundsReg
  assign dutWrapper_dut_fifoFromAxi_boundsReg$D_IN =
	     MUX_dutWrapper_dut_fifoFromAxi_baseReg$write_1__SEL_2 ?
	       MUX_dutWrapper_dut_fifoFromAxi_boundsReg$write_1__VAL_1 :
	       MUX_dutWrapper_dut_fifoFromAxi_boundsReg$write_1__VAL_2 ;
  assign dutWrapper_dut_fifoFromAxi_boundsReg$EN =
	     WILL_FIRE_RL_dutWrapper_handlereadRangerequest &&
	     !dutWrapper_dut_fifoFromAxi_enabledReg ||
	     (WILL_FIRE_RL_dutWrapper_handlerunTest2request ||
	      WILL_FIRE_RL_dutWrapper_handlerunTestrequest) &&
	     !dutWrapper_dut_fifoFromAxi_enabledReg ;

  // register dutWrapper_dut_fifoFromAxi_burstCountReg
  assign dutWrapper_dut_fifoFromAxi_burstCountReg$D_IN =
	     MUX_dutWrapper_dut_fifoFromAxi_burstCountReg$write_1__SEL_1 ?
	       MUX_dutWrapper_dut_fifoFromAxi_burstCountReg$write_1__VAL_1 :
	       8'd8 ;
  assign dutWrapper_dut_fifoFromAxi_burstCountReg$EN =
	     EN_axir0_readData && axir0_readData_resp == 2'b0 ||
	     WILL_FIRE_RL_dutWrapper_dut_fifoFromAxi_updateBurstCount ;

  // register dutWrapper_dut_fifoFromAxi_enabledReg
  always@(WILL_FIRE_RL_dutWrapper_dut_axiTester_waitForWriteCompletion or
	  WILL_FIRE_RL_dutWrapper_handlerunTestrequest or
	  WILL_FIRE_RL_dutWrapper_handlerunTest2request or
	  WILL_FIRE_RL_dutWrapper_test2Completedresponse or
	  WILL_FIRE_RL_dutWrapper_dut_enableRead or
	  WILL_FIRE_RL_dutWrapper_handlereadRangerequest)
  case (1'b1)
    WILL_FIRE_RL_dutWrapper_dut_axiTester_waitForWriteCompletion:
	dutWrapper_dut_fifoFromAxi_enabledReg$D_IN = 1'd1;
    WILL_FIRE_RL_dutWrapper_handlerunTestrequest ||
    WILL_FIRE_RL_dutWrapper_handlerunTest2request ||
    WILL_FIRE_RL_dutWrapper_test2Completedresponse:
	dutWrapper_dut_fifoFromAxi_enabledReg$D_IN = 1'd0;
    WILL_FIRE_RL_dutWrapper_dut_enableRead ||
    WILL_FIRE_RL_dutWrapper_handlereadRangerequest:
	dutWrapper_dut_fifoFromAxi_enabledReg$D_IN = 1'd1;
    default: dutWrapper_dut_fifoFromAxi_enabledReg$D_IN =
		 1'b0 /* unspecified value */ ;
  endcase
  assign dutWrapper_dut_fifoFromAxi_enabledReg$EN =
	     WILL_FIRE_RL_dutWrapper_test2Completedresponse ||
	     WILL_FIRE_RL_dutWrapper_handlerunTest2request ||
	     WILL_FIRE_RL_dutWrapper_handlerunTestrequest ||
	     WILL_FIRE_RL_dutWrapper_handlereadRangerequest ||
	     WILL_FIRE_RL_dutWrapper_dut_enableRead ||
	     WILL_FIRE_RL_dutWrapper_dut_axiTester_waitForWriteCompletion ;

  // register dutWrapper_dut_fifoFromAxi_lastDataBeatCount
  assign dutWrapper_dut_fifoFromAxi_lastDataBeatCount$D_IN =
	     dutWrapper_dut_fifoFromAxi_lastDataBeatCount + 32'd1 ;
  assign dutWrapper_dut_fifoFromAxi_lastDataBeatCount$EN =
	     EN_axir0_readData &&
	     dutWrapper_dut_fifoFromAxi_burstCountReg == 8'd2 ;

  // register dutWrapper_dut_fifoFromAxi_oneBeatAddressReg
  assign dutWrapper_dut_fifoFromAxi_oneBeatAddressReg$D_IN =
	     requestFifo_fifo_wDataOut$wget[1] ;
  assign dutWrapper_dut_fifoFromAxi_oneBeatAddressReg$EN =
	     WILL_FIRE_RL_dutWrapper_handleconfigurerequest ;

  // register dutWrapper_dut_fifoFromAxi_operationInProgress
  assign dutWrapper_dut_fifoFromAxi_operationInProgress$D_IN =
	     !MUX_dutWrapper_dut_fifoFromAxi_operationInProgress$write_1__SEL_1 ;
  assign dutWrapper_dut_fifoFromAxi_operationInProgress$EN =
	     EN_axir0_readData &&
	     (axir0_readData_resp != 2'b0 ||
	      dutWrapper_dut_fifoFromAxi_burstCountReg == 8'd1) ||
	     WILL_FIRE_RL_dutWrapper_dut_fifoFromAxi_updateBurstCount ;

  // register dutWrapper_dut_fifoFromAxi_ptrReg
  always@(MUX_dutWrapper_dut_fifoFromAxi_ptrReg$write_1__SEL_1 or
	  dutWrapper_dut_fifoToAxi_baseReg or
	  MUX_dutWrapper_dut_fifoFromAxi_baseReg$write_1__SEL_2 or
	  requestFifo_fifo_wDataOut$wget or
	  MUX_dutWrapper_dut_fifoFromAxi_burstCountReg$write_1__SEL_1 or
	  MUX_dutWrapper_dut_fifoFromAxi_ptrReg$write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_dutWrapper_dut_fifoFromAxi_ptrReg$write_1__SEL_1:
	  dutWrapper_dut_fifoFromAxi_ptrReg$D_IN =
	      dutWrapper_dut_fifoToAxi_baseReg;
      MUX_dutWrapper_dut_fifoFromAxi_baseReg$write_1__SEL_2:
	  dutWrapper_dut_fifoFromAxi_ptrReg$D_IN =
	      requestFifo_fifo_wDataOut$wget[31:0];
      MUX_dutWrapper_dut_fifoFromAxi_burstCountReg$write_1__SEL_1:
	  dutWrapper_dut_fifoFromAxi_ptrReg$D_IN =
	      MUX_dutWrapper_dut_fifoFromAxi_ptrReg$write_1__VAL_3;
      default: dutWrapper_dut_fifoFromAxi_ptrReg$D_IN =
		   32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign dutWrapper_dut_fifoFromAxi_ptrReg$EN =
	     (WILL_FIRE_RL_dutWrapper_handlerunTest2request ||
	      WILL_FIRE_RL_dutWrapper_handlerunTestrequest) &&
	     !dutWrapper_dut_fifoFromAxi_enabledReg ||
	     WILL_FIRE_RL_dutWrapper_handlereadRangerequest &&
	     !dutWrapper_dut_fifoFromAxi_enabledReg ||
	     EN_axir0_readData && axir0_readData_resp == 2'b0 ;

  // register dutWrapper_dut_fifoFromAxi_rfifo_rCache
  assign dutWrapper_dut_fifoFromAxi_rfifo_rCache$D_IN =
	     { 1'd1, dutWrapper_dut_fifoFromAxi_rfifo_rWrPtr, x__h5741 } ;
  assign dutWrapper_dut_fifoFromAxi_rfifo_rCache$EN =
	     MUX_dutWrapper_dut_fifoFromAxi_burstCountReg$write_1__SEL_1 ;

  // register dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr
  assign dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr$D_IN = x__h5842 ;
  assign dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr$EN =
	     dutWrapper_dut_fifoFromAxi_rfifo_pwDequeue$whas ;

  // register dutWrapper_dut_fifoFromAxi_rfifo_rWrPtr
  assign dutWrapper_dut_fifoFromAxi_rfifo_rWrPtr$D_IN =
	     dutWrapper_dut_fifoFromAxi_rfifo_rWrPtr + 7'd1 ;
  assign dutWrapper_dut_fifoFromAxi_rfifo_rWrPtr$EN =
	     MUX_dutWrapper_dut_fifoFromAxi_burstCountReg$write_1__SEL_1 ;

  // register dutWrapper_dut_fifoFromAxi_thirtyTwoBitTransferReg
  assign dutWrapper_dut_fifoFromAxi_thirtyTwoBitTransferReg$D_IN =
	     requestFifo_fifo_wDataOut$wget[3] ;
  assign dutWrapper_dut_fifoFromAxi_thirtyTwoBitTransferReg$EN =
	     WILL_FIRE_RL_dutWrapper_handleconfigurerequest ;

  // register dutWrapper_dut_fifoFromAxi_thresholdReg
  assign dutWrapper_dut_fifoFromAxi_thresholdReg$D_IN =
	     requestFifo_fifo_wDataOut$wget[31:0] ;
  assign dutWrapper_dut_fifoFromAxi_thresholdReg$EN =
	     WILL_FIRE_RL_dutWrapper_handlesetThresholdrequest ;

  // register dutWrapper_dut_fifoFromAxi_wordsDeqCount
  assign dutWrapper_dut_fifoFromAxi_wordsDeqCount$D_IN =
	     dutWrapper_dut_fifoFromAxi_wordsDeqCount + 32'd1 ;
  assign dutWrapper_dut_fifoFromAxi_wordsDeqCount$EN =
	     dutWrapper_dut_fifoFromAxi_rfifo_pwDequeue$whas ;

  // register dutWrapper_dut_fifoFromAxi_wordsReceivedCount
  assign dutWrapper_dut_fifoFromAxi_wordsReceivedCount$D_IN =
	     dutWrapper_dut_fifoFromAxi_wordsReceivedCount + 32'd1 ;
  assign dutWrapper_dut_fifoFromAxi_wordsReceivedCount$EN =
	     MUX_dutWrapper_dut_fifoFromAxi_burstCountReg$write_1__SEL_1 ;

  // register dutWrapper_dut_fifoStatusFifo_rCache
  assign dutWrapper_dut_fifoStatusFifo_rCache$D_IN =
	     { 1'd1, dutWrapper_dut_fifoStatusFifo_rWrPtr, x__h7871 } ;
  assign dutWrapper_dut_fifoStatusFifo_rCache$EN =
	     WILL_FIRE_RL_dutWrapper_handlereadFifoStatusrequest ;

  // register dutWrapper_dut_fifoStatusFifo_rRdPtr
  assign dutWrapper_dut_fifoStatusFifo_rRdPtr$D_IN =
	     dutWrapper_dut_fifoStatusFifo_rRdPtr + 6'd1 ;
  assign dutWrapper_dut_fifoStatusFifo_rRdPtr$EN = 1'b0 ;

  // register dutWrapper_dut_fifoStatusFifo_rWrPtr
  assign dutWrapper_dut_fifoStatusFifo_rWrPtr$D_IN =
	     dutWrapper_dut_fifoStatusFifo_rWrPtr + 6'd1 ;
  assign dutWrapper_dut_fifoStatusFifo_rWrPtr$EN =
	     WILL_FIRE_RL_dutWrapper_handlereadFifoStatusrequest ;

  // register dutWrapper_dut_fifoToAxi_addressPresented
  assign dutWrapper_dut_fifoToAxi_addressPresented$D_IN =
	     MUX_dutWrapper_dut_fifoToAxi_addressPresented$write_1__SEL_1 ;
  assign dutWrapper_dut_fifoToAxi_addressPresented$EN =
	     EN_axiw0_writeAddr &&
	     dutWrapper_dut_fifoToAxi_oneBeatAddressReg ||
	     WILL_FIRE_RL_dutWrapper_dut_fifoToAxi_updateBurstCount ;

  // register dutWrapper_dut_fifoToAxi_addrsBeatCount
  assign dutWrapper_dut_fifoToAxi_addrsBeatCount$D_IN =
	     dutWrapper_dut_fifoToAxi_addrsBeatCount + 32'd1 ;
  assign dutWrapper_dut_fifoToAxi_addrsBeatCount$EN = EN_axiw0_writeAddr ;

  // register dutWrapper_dut_fifoToAxi_axiBrespFifo_rCache
  assign dutWrapper_dut_fifoToAxi_axiBrespFifo_rCache$D_IN =
	     { 1'd1,
	       dutWrapper_dut_fifoToAxi_axiBrespFifo_rWrPtr,
	       x__h4232 } ;
  assign dutWrapper_dut_fifoToAxi_axiBrespFifo_rCache$EN =
	     dutWrapper_dut_fifoToAxi_axiBrespFifo_pwEnqueue$whas ;

  // register dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr
  assign dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr$D_IN = x__h4333 ;
  assign dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr$EN =
	     WILL_FIRE_RL_dutWrapper_axiResponseresponse ;

  // register dutWrapper_dut_fifoToAxi_axiBrespFifo_rWrPtr
  assign dutWrapper_dut_fifoToAxi_axiBrespFifo_rWrPtr$D_IN =
	     dutWrapper_dut_fifoToAxi_axiBrespFifo_rWrPtr + 7'd1 ;
  assign dutWrapper_dut_fifoToAxi_axiBrespFifo_rWrPtr$EN =
	     dutWrapper_dut_fifoToAxi_axiBrespFifo_pwEnqueue$whas ;

  // register dutWrapper_dut_fifoToAxi_baseReg
  assign dutWrapper_dut_fifoToAxi_baseReg$D_IN =
	     MUX_dutWrapper_dut_fifoToAxi_baseReg$write_1__SEL_1 ?
	       dutWrapper_dut_fifoToAxi_baseReg :
	       requestFifo_fifo_wDataOut$wget[31:0] ;
  assign dutWrapper_dut_fifoToAxi_baseReg$EN =
	     WILL_FIRE_RL_dutWrapper_handlerunTest2request &&
	     !dutWrapper_dut_fifoToAxi_enabledReg ||
	     WILL_FIRE_RL_dutWrapper_handlesetBaserequest &&
	     !dutWrapper_dut_fifoToAxi_enabledReg ;

  // register dutWrapper_dut_fifoToAxi_boundsReg
  assign dutWrapper_dut_fifoToAxi_boundsReg$D_IN =
	     MUX_dutWrapper_dut_fifoToAxi_boundsReg$write_1__SEL_1 ?
	       MUX_dutWrapper_dut_fifoFromAxi_boundsReg$write_1__VAL_2 :
	       requestFifo_fifo_wDataOut$wget[31:0] ;
  assign dutWrapper_dut_fifoToAxi_boundsReg$EN =
	     (WILL_FIRE_RL_dutWrapper_handlerunTest2request ||
	      WILL_FIRE_RL_dutWrapper_handlerunTestrequest) &&
	     !dutWrapper_dut_fifoToAxi_enabledReg ||
	     WILL_FIRE_RL_dutWrapper_handlesetBoundsrequest &&
	     !dutWrapper_dut_fifoToAxi_enabledReg ;

  // register dutWrapper_dut_fifoToAxi_burstCountReg
  assign dutWrapper_dut_fifoToAxi_burstCountReg$D_IN =
	     EN_axiw0_writeData ?
	       MUX_dutWrapper_dut_fifoToAxi_burstCountReg$write_1__VAL_1 :
	       8'd8 ;
  assign dutWrapper_dut_fifoToAxi_burstCountReg$EN =
	     EN_axiw0_writeData ||
	     WILL_FIRE_RL_dutWrapper_dut_fifoToAxi_updateBurstCount ;

  // register dutWrapper_dut_fifoToAxi_dfifo_rCache
  assign dutWrapper_dut_fifoToAxi_dfifo_rCache$D_IN =
	     { 1'd1, dutWrapper_dut_fifoToAxi_dfifo_rWrPtr, x__h3203 } ;
  assign dutWrapper_dut_fifoToAxi_dfifo_rCache$EN =
	     dutWrapper_dut_fifoToAxi_dfifo_pwEnqueue$whas ;

  // register dutWrapper_dut_fifoToAxi_dfifo_rRdPtr
  assign dutWrapper_dut_fifoToAxi_dfifo_rRdPtr$D_IN = x__h3304 ;
  assign dutWrapper_dut_fifoToAxi_dfifo_rRdPtr$EN = EN_axiw0_writeData ;

  // register dutWrapper_dut_fifoToAxi_dfifo_rWrPtr
  assign dutWrapper_dut_fifoToAxi_dfifo_rWrPtr$D_IN =
	     dutWrapper_dut_fifoToAxi_dfifo_rWrPtr + 5'd1 ;
  assign dutWrapper_dut_fifoToAxi_dfifo_rWrPtr$EN =
	     dutWrapper_dut_fifoToAxi_dfifo_pwEnqueue$whas ;

  // register dutWrapper_dut_fifoToAxi_enabledReg
  always@(WILL_FIRE_RL_dutWrapper_handlerunTestrequest or
	  WILL_FIRE_RL_dutWrapper_handlerunTest2request or
	  WILL_FIRE_RL_dutWrapper_test2Completedresponse or
	  WILL_FIRE_RL_dutWrapper_handlesetEnabledrequest or
	  requestFifo_fifo_wDataOut$wget)
  case (1'b1)
    WILL_FIRE_RL_dutWrapper_handlerunTestrequest ||
    WILL_FIRE_RL_dutWrapper_handlerunTest2request:
	dutWrapper_dut_fifoToAxi_enabledReg$D_IN = 1'd1;
    WILL_FIRE_RL_dutWrapper_test2Completedresponse:
	dutWrapper_dut_fifoToAxi_enabledReg$D_IN = 1'd0;
    WILL_FIRE_RL_dutWrapper_handlesetEnabledrequest:
	dutWrapper_dut_fifoToAxi_enabledReg$D_IN =
	    requestFifo_fifo_wDataOut$wget[31:0] != 32'd0;
    default: dutWrapper_dut_fifoToAxi_enabledReg$D_IN =
		 1'b0 /* unspecified value */ ;
  endcase
  assign dutWrapper_dut_fifoToAxi_enabledReg$EN =
	     WILL_FIRE_RL_dutWrapper_handlesetEnabledrequest ||
	     WILL_FIRE_RL_dutWrapper_test2Completedresponse ||
	     WILL_FIRE_RL_dutWrapper_handlerunTest2request ||
	     WILL_FIRE_RL_dutWrapper_handlerunTestrequest ;

  // register dutWrapper_dut_fifoToAxi_lastDataBeatCount
  assign dutWrapper_dut_fifoToAxi_lastDataBeatCount$D_IN =
	     dutWrapper_dut_fifoToAxi_lastDataBeatCount + 32'd1 ;
  assign dutWrapper_dut_fifoToAxi_lastDataBeatCount$EN =
	     MUX_dutWrapper_dut_fifoToAxi_operationInProgress$write_1__SEL_1 ;

  // register dutWrapper_dut_fifoToAxi_oneBeatAddressReg
  assign dutWrapper_dut_fifoToAxi_oneBeatAddressReg$D_IN =
	     requestFifo_fifo_wDataOut$wget[0] ;
  assign dutWrapper_dut_fifoToAxi_oneBeatAddressReg$EN =
	     WILL_FIRE_RL_dutWrapper_handleconfigurerequest ;

  // register dutWrapper_dut_fifoToAxi_operationInProgress
  assign dutWrapper_dut_fifoToAxi_operationInProgress$D_IN =
	     !MUX_dutWrapper_dut_fifoToAxi_operationInProgress$write_1__SEL_1 ;
  assign dutWrapper_dut_fifoToAxi_operationInProgress$EN =
	     EN_axiw0_writeData &&
	     dutWrapper_dut_fifoToAxi_burstCountReg == 8'd1 ||
	     WILL_FIRE_RL_dutWrapper_dut_fifoToAxi_updateBurstCount ;

  // register dutWrapper_dut_fifoToAxi_ptrReg
  always@(MUX_dutWrapper_dut_fifoToAxi_baseReg$write_1__SEL_1 or
	  dutWrapper_dut_fifoToAxi_baseReg or
	  MUX_dutWrapper_dut_fifoToAxi_baseReg$write_1__SEL_2 or
	  requestFifo_fifo_wDataOut$wget or
	  EN_axiw0_writeData or
	  MUX_dutWrapper_dut_fifoToAxi_ptrReg$write_1__VAL_3)
  begin
    case (1'b1) // synopsys parallel_case
      MUX_dutWrapper_dut_fifoToAxi_baseReg$write_1__SEL_1:
	  dutWrapper_dut_fifoToAxi_ptrReg$D_IN =
	      dutWrapper_dut_fifoToAxi_baseReg;
      MUX_dutWrapper_dut_fifoToAxi_baseReg$write_1__SEL_2:
	  dutWrapper_dut_fifoToAxi_ptrReg$D_IN =
	      requestFifo_fifo_wDataOut$wget[31:0];
      EN_axiw0_writeData:
	  dutWrapper_dut_fifoToAxi_ptrReg$D_IN =
	      MUX_dutWrapper_dut_fifoToAxi_ptrReg$write_1__VAL_3;
      default: dutWrapper_dut_fifoToAxi_ptrReg$D_IN =
		   32'hAAAAAAAA /* unspecified value */ ;
    endcase
  end
  assign dutWrapper_dut_fifoToAxi_ptrReg$EN =
	     WILL_FIRE_RL_dutWrapper_handlerunTest2request &&
	     !dutWrapper_dut_fifoToAxi_enabledReg ||
	     WILL_FIRE_RL_dutWrapper_handlesetBaserequest &&
	     !dutWrapper_dut_fifoToAxi_enabledReg ||
	     EN_axiw0_writeData ;

  // register dutWrapper_dut_fifoToAxi_thirtyTwoBitTransferReg
  assign dutWrapper_dut_fifoToAxi_thirtyTwoBitTransferReg$D_IN =
	     requestFifo_fifo_wDataOut$wget[2] ;
  assign dutWrapper_dut_fifoToAxi_thirtyTwoBitTransferReg$EN =
	     WILL_FIRE_RL_dutWrapper_handleconfigurerequest ;

  // register dutWrapper_dut_fifoToAxi_thresholdReg
  assign dutWrapper_dut_fifoToAxi_thresholdReg$D_IN =
	     requestFifo_fifo_wDataOut$wget[31:0] ;
  assign dutWrapper_dut_fifoToAxi_thresholdReg$EN =
	     WILL_FIRE_RL_dutWrapper_handlesetThresholdrequest ;

  // register dutWrapper_dut_fifoToAxi_wordsEnqCount
  assign dutWrapper_dut_fifoToAxi_wordsEnqCount$D_IN =
	     dutWrapper_dut_fifoToAxi_wordsEnqCount + 32'd1 ;
  assign dutWrapper_dut_fifoToAxi_wordsEnqCount$EN =
	     dutWrapper_dut_fifoToAxi_dfifo_pwEnqueue$whas ;

  // register dutWrapper_dut_fifoToAxi_wordsWrittenCount
  assign dutWrapper_dut_fifoToAxi_wordsWrittenCount$D_IN =
	     dutWrapper_dut_fifoToAxi_wordsWrittenCount + 32'd1 ;
  assign dutWrapper_dut_fifoToAxi_wordsWrittenCount$EN = EN_axiw0_writeData ;

  // register dutWrapper_dut_firstReadSent
  assign dutWrapper_dut_firstReadSent$D_IN =
	     !WILL_FIRE_RL_dutWrapper_handlerunTestrequest ;
  assign dutWrapper_dut_firstReadSent$EN =
	     WILL_FIRE_RL_dutWrapper_handlerunTestrequest ||
	     WILL_FIRE_RL_dutWrapper_firstReadresponse ;

  // register dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rCache
  assign dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rCache$D_IN =
	     { 1'd1,
	       dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rWrPtr,
	       2'd0 } ;
  assign dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rCache$EN = 1'b0 ;

  // register dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rRdPtr
  assign dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rRdPtr$D_IN =
	     dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rRdPtr + 7'd1 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rRdPtr$EN = 1'b0 ;

  // register dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rWrPtr
  assign dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rWrPtr$D_IN =
	     dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rWrPtr + 7'd1 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rWrPtr$EN = 1'b0 ;

  // register dutWrapper_dut_frameBuffer_axiMaster_bfifo_rCache
  assign dutWrapper_dut_frameBuffer_axiMaster_bfifo_rCache$D_IN =
	     { 1'd1,
	       dutWrapper_dut_frameBuffer_axiMaster_bfifo_rWrPtr,
	       2'd0 } ;
  assign dutWrapper_dut_frameBuffer_axiMaster_bfifo_rCache$EN = 1'b0 ;

  // register dutWrapper_dut_frameBuffer_axiMaster_bfifo_rRdPtr
  assign dutWrapper_dut_frameBuffer_axiMaster_bfifo_rRdPtr$D_IN =
	     dutWrapper_dut_frameBuffer_axiMaster_bfifo_rRdPtr + 5'd1 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_bfifo_rRdPtr$EN = 1'b0 ;

  // register dutWrapper_dut_frameBuffer_axiMaster_bfifo_rWrPtr
  assign dutWrapper_dut_frameBuffer_axiMaster_bfifo_rWrPtr$D_IN =
	     dutWrapper_dut_frameBuffer_axiMaster_bfifo_rWrPtr + 5'd1 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_bfifo_rWrPtr$EN = 1'b0 ;

  // register dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rCache
  assign dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rCache$D_IN =
	     { 1'd1,
	       dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rWrPtr,
	       IF_dutWrapper_dut_frameBuffer_axiMaster_raddrF_ETC___d898 } ;
  assign dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rCache$EN =
	     WILL_FIRE_RL_dutWrapper_dut_frameBuffer_issueRead ;

  // register dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rRdPtr
  assign dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rRdPtr$D_IN =
	     x__h11345 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rRdPtr$EN =
	     EN_axir1_readAddr ;

  // register dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rWrPtr
  assign dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rWrPtr$D_IN =
	     dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rWrPtr + 5'd1 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rWrPtr$EN =
	     WILL_FIRE_RL_dutWrapper_dut_frameBuffer_issueRead ;

  // register dutWrapper_dut_frameBuffer_axiMaster_readIdReg
  assign dutWrapper_dut_frameBuffer_axiMaster_readIdReg$D_IN =
	     dutWrapper_dut_frameBuffer_axiMaster_readIdReg + 1'd1 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_readIdReg$EN =
	     EN_axir1_readAddr ;

  // register dutWrapper_dut_frameBuffer_axiMaster_rfifo_rCache
  assign dutWrapper_dut_frameBuffer_axiMaster_rfifo_rCache$D_IN =
	     { 1'd1,
	       dutWrapper_dut_frameBuffer_axiMaster_rfifo_rWrPtr,
	       x__h12138 } ;
  assign dutWrapper_dut_frameBuffer_axiMaster_rfifo_rCache$EN =
	     EN_axir1_readData ;

  // register dutWrapper_dut_frameBuffer_axiMaster_rfifo_rRdPtr
  assign dutWrapper_dut_frameBuffer_axiMaster_rfifo_rRdPtr$D_IN = x__h12239 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_rfifo_rRdPtr$EN =
	     dutWrapper_dut_frameBuffer_axiMaster_rfifo_pwDequeue$whas ;

  // register dutWrapper_dut_frameBuffer_axiMaster_rfifo_rWrPtr
  assign dutWrapper_dut_frameBuffer_axiMaster_rfifo_rWrPtr$D_IN =
	     dutWrapper_dut_frameBuffer_axiMaster_rfifo_rWrPtr + 7'd1 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_rfifo_rWrPtr$EN =
	     EN_axir1_readData ;

  // register dutWrapper_dut_frameBuffer_axiMaster_wAddrReg
  assign dutWrapper_dut_frameBuffer_axiMaster_wAddrReg$D_IN = 32'h0 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_wAddrReg$EN = 1'b0 ;

  // register dutWrapper_dut_frameBuffer_axiMaster_wAddressPresented
  assign dutWrapper_dut_frameBuffer_axiMaster_wAddressPresented$D_IN = 1'b0 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_wAddressPresented$EN = 1'b0 ;

  // register dutWrapper_dut_frameBuffer_axiMaster_wBurstCountReg
  assign dutWrapper_dut_frameBuffer_axiMaster_wBurstCountReg$D_IN = 8'h0 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_wBurstCountReg$EN = 1'b0 ;

  // register dutWrapper_dut_frameBuffer_axiMaster_wfifo_rCache
  assign dutWrapper_dut_frameBuffer_axiMaster_wfifo_rCache$D_IN =
	     { 1'd1,
	       dutWrapper_dut_frameBuffer_axiMaster_wfifo_rWrPtr,
	       64'd0 } ;
  assign dutWrapper_dut_frameBuffer_axiMaster_wfifo_rCache$EN = 1'b0 ;

  // register dutWrapper_dut_frameBuffer_axiMaster_wfifo_rRdPtr
  assign dutWrapper_dut_frameBuffer_axiMaster_wfifo_rRdPtr$D_IN =
	     dutWrapper_dut_frameBuffer_axiMaster_wfifo_rRdPtr + 7'd1 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_wfifo_rRdPtr$EN = 1'b0 ;

  // register dutWrapper_dut_frameBuffer_axiMaster_wfifo_rWrPtr
  assign dutWrapper_dut_frameBuffer_axiMaster_wfifo_rWrPtr$D_IN =
	     dutWrapper_dut_frameBuffer_axiMaster_wfifo_rWrPtr + 7'd1 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_wfifo_rWrPtr$EN = 1'b0 ;

  // register dutWrapper_dut_frameBuffer_axiMaster_writeIdReg
  assign dutWrapper_dut_frameBuffer_axiMaster_writeIdReg$D_IN = 1'b0 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_writeIdReg$EN = 1'b0 ;

  // register dutWrapper_dut_frameBuffer_fbc
  assign dutWrapper_dut_frameBuffer_fbc$D_IN =
	     { dutWrapper_dut_shadowFrameBufferBase, 36'h438780F00 } ;
  assign dutWrapper_dut_frameBuffer_fbc$EN =
	     MUX_dutWrapper_dut_commandFifo$enq_1__SEL_1 ;

  // register dutWrapper_dut_frameBuffer_lineAddrReg
  assign dutWrapper_dut_frameBuffer_lineAddrReg$D_IN =
	     MUX_dutWrapper_dut_frameBuffer_lineAddrReg$write_1__SEL_1 ?
	       lineAddr__h15343 :
	       dutWrapper_dut_shadowFrameBufferBase ;
  assign dutWrapper_dut_frameBuffer_lineAddrReg$EN =
	     WILL_FIRE_RL_dutWrapper_dut_frameBuffer_issueRead &&
	     dutWrapper_dut_frameBuffer_pixelCountReg == 12'd32 &&
	     dutWrapper_dut_frameBuffer_lineCountReg != 12'd1 ||
	     WILL_FIRE_RL_dutWrapper_dut_vsync &&
	     dutWrapper_dut_vsyncPulse$dPulse &&
	     dutWrapper_dut_shadowFrameBufferBase != 32'd0 ;

  // register dutWrapper_dut_frameBuffer_lineCountReg
  assign dutWrapper_dut_frameBuffer_lineCountReg$D_IN =
	     MUX_dutWrapper_dut_commandFifo$enq_1__SEL_1 ?
	       12'd1080 :
	       MUX_dutWrapper_dut_frameBuffer_lineCountReg$write_1__VAL_2 ;
  assign dutWrapper_dut_frameBuffer_lineCountReg$EN =
	     WILL_FIRE_RL_dutWrapper_dut_vsync &&
	     dutWrapper_dut_vsyncPulse$dPulse &&
	     dutWrapper_dut_shadowFrameBufferBase != 32'd0 ||
	     WILL_FIRE_RL_dutWrapper_dut_frameBuffer_issueRead &&
	     dutWrapper_dut_frameBuffer_pixelCountReg == 12'd32 ;

  // register dutWrapper_dut_frameBuffer_pixelCountReg
  assign dutWrapper_dut_frameBuffer_pixelCountReg$D_IN =
	     MUX_dutWrapper_dut_frameBuffer_pixelCountReg$write_1__SEL_1 ?
	       MUX_dutWrapper_dut_frameBuffer_pixelCountReg$write_1__VAL_1 :
	       12'd1920 ;
  assign dutWrapper_dut_frameBuffer_pixelCountReg$EN =
	     WILL_FIRE_RL_dutWrapper_dut_frameBuffer_issueRead &&
	     (dutWrapper_dut_frameBuffer_lineCountReg != 12'd1 ||
	      dutWrapper_dut_frameBuffer_pixelCountReg != 12'd32) ||
	     WILL_FIRE_RL_dutWrapper_dut_vsync &&
	     dutWrapper_dut_vsyncPulse$dPulse &&
	     dutWrapper_dut_shadowFrameBufferBase != 32'd0 ;

  // register dutWrapper_dut_frameBuffer_readAddrReg
  assign dutWrapper_dut_frameBuffer_readAddrReg$D_IN =
	     MUX_dutWrapper_dut_frameBuffer_pixelCountReg$write_1__SEL_1 ?
	       MUX_dutWrapper_dut_frameBuffer_readAddrReg$write_1__VAL_1 :
	       dutWrapper_dut_shadowFrameBufferBase ;
  assign dutWrapper_dut_frameBuffer_readAddrReg$EN =
	     WILL_FIRE_RL_dutWrapper_dut_frameBuffer_issueRead &&
	     (dutWrapper_dut_frameBuffer_lineCountReg != 12'd1 ||
	      dutWrapper_dut_frameBuffer_pixelCountReg != 12'd32) ||
	     WILL_FIRE_RL_dutWrapper_dut_vsync &&
	     dutWrapper_dut_vsyncPulse$dPulse &&
	     dutWrapper_dut_shadowFrameBufferBase != 32'd0 ;

  // register dutWrapper_dut_frameBuffer_running
  assign dutWrapper_dut_frameBuffer_running$D_IN =
	     !MUX_dutWrapper_dut_frameBuffer_running$write_1__SEL_1 ;
  assign dutWrapper_dut_frameBuffer_running$EN =
	     WILL_FIRE_RL_dutWrapper_dut_frameBuffer_issueRead &&
	     dutWrapper_dut_frameBuffer_pixelCountReg == 12'd32 &&
	     dutWrapper_dut_frameBuffer_lineCountReg == 12'd1 ||
	     WILL_FIRE_RL_dutWrapper_dut_vsync &&
	     dutWrapper_dut_vsyncPulse$dPulse &&
	     dutWrapper_dut_shadowFrameBufferBase != 32'd0 ;

  // register dutWrapper_dut_frameCountReg
  assign dutWrapper_dut_frameCountReg$D_IN =
	     dutWrapper_dut_frameCountReg + 32'd1 ;
  assign dutWrapper_dut_frameCountReg$EN =
	     MUX_dutWrapper_dut_commandFifo$enq_1__SEL_1 ;

  // register dutWrapper_dut_fromFifoStatusFifo_rCache
  assign dutWrapper_dut_fromFifoStatusFifo_rCache$D_IN =
	     { 1'd1, dutWrapper_dut_fromFifoStatusFifo_rWrPtr, x__h8747 } ;
  assign dutWrapper_dut_fromFifoStatusFifo_rCache$EN =
	     WILL_FIRE_RL_dutWrapper_handlereadFromFifoStatusrequest ;

  // register dutWrapper_dut_fromFifoStatusFifo_rRdPtr
  assign dutWrapper_dut_fromFifoStatusFifo_rRdPtr$D_IN = x__h8848 ;
  assign dutWrapper_dut_fromFifoStatusFifo_rRdPtr$EN =
	     WILL_FIRE_RL_dutWrapper_fromFifoStatusresponse ;

  // register dutWrapper_dut_fromFifoStatusFifo_rWrPtr
  assign dutWrapper_dut_fromFifoStatusFifo_rWrPtr$D_IN =
	     dutWrapper_dut_fromFifoStatusFifo_rWrPtr + 6'd1 ;
  assign dutWrapper_dut_fromFifoStatusFifo_rWrPtr$EN =
	     WILL_FIRE_RL_dutWrapper_handlereadFromFifoStatusrequest ;

  // register dutWrapper_dut_hdmiTpg_dataCount
  assign dutWrapper_dut_hdmiTpg_dataCount$D_IN =
	     MUX_dutWrapper_dut_hdmiTpg_dataCount$write_1__SEL_1 ?
	       MUX_dutWrapper_dut_hdmiTpg_dataCount$write_1__VAL_1 :
	       MUX_dutWrapper_dut_hdmiTpg_dataCount$write_1__VAL_1 ;
  assign dutWrapper_dut_hdmiTpg_dataCount$EN =
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_data &&
	     (NOT_dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_1_ETC___d894 ||
	      x__h16693) ||
	     MUX_dutWrapper_dut_hdmiTpg_dataCount$write_1__SEL_2 ;

  // register dutWrapper_dut_hdmiTpg_dataEnableReg
  assign dutWrapper_dut_hdmiTpg_dataEnableReg$D_IN =
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_data ?
	       NOT_dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_1_ETC___d894 :
	       MUX_dutWrapper_dut_hdmiTpg_dataEnableReg$write_1__VAL_2 ;
  assign dutWrapper_dut_hdmiTpg_dataEnableReg$EN =
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_data ||
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_fbRule ;

  // register dutWrapper_dut_hdmiTpg_dataReg
  assign dutWrapper_dut_hdmiTpg_dataReg$D_IN =
	     MUX_dutWrapper_dut_hdmiTpg_dataReg$write_1__SEL_1 ?
	       MUX_dutWrapper_dut_hdmiTpg_dataReg$write_1__VAL_1 :
	       MUX_dutWrapper_dut_hdmiTpg_dataReg$write_1__VAL_2 ;
  assign dutWrapper_dut_hdmiTpg_dataReg$EN =
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_fbRule &&
	     NOT_dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_1_ETC___d894 &&
	     dutWrapper_dut_hdmiTpg_ugFifo$EMPTY_N ||
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_data ;

  // register dutWrapper_dut_hdmiTpg_hsyncReg
  assign dutWrapper_dut_hdmiTpg_hsyncReg$D_IN =
	     dutWrapper_dut_hdmiTpg_pixelCount < 12'd44 ;
  assign dutWrapper_dut_hdmiTpg_hsyncReg$EN =
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_fbRule ||
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_data ;

  // register dutWrapper_dut_hdmiTpg_lineCount
  assign dutWrapper_dut_hdmiTpg_lineCount$D_IN =
	     MUX_dutWrapper_dut_hdmiTpg_lineCount$write_1__SEL_1 ?
	       MUX_dutWrapper_dut_hdmiTpg_lineCount$write_1__VAL_1 :
	       MUX_dutWrapper_dut_hdmiTpg_lineCount$write_1__VAL_1 ;
  assign dutWrapper_dut_hdmiTpg_lineCount$EN =
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_fbRule &&
	     (dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_192_7_ETC___d428 ||
	      dutWrapper_dut_hdmiTpg_ugFifo$EMPTY_N) ||
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_data ;

  // register dutWrapper_dut_hdmiTpg_patternRegs
  assign dutWrapper_dut_hdmiTpg_patternRegs$D_IN =
	     dutWrapper_dut_commandFifo$dD_OUT[31:0] ;
  assign dutWrapper_dut_hdmiTpg_patternRegs$EN =
	     dutWrapper_dut_commandFifo$dEMPTY_N &&
	     !dutWrapper_dut_commandFifo$dD_OUT[32] ;

  // register dutWrapper_dut_hdmiTpg_patternRegs_1
  assign dutWrapper_dut_hdmiTpg_patternRegs_1$D_IN = 32'h80FF80FF ;
  assign dutWrapper_dut_hdmiTpg_patternRegs_1$EN =
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_data &&
	     dutWrapper_dut_hdmiTpg_lineCount == 11'd0 &&
	     dutWrapper_dut_hdmiTpg_pixelCount == 12'd0 ;

  // register dutWrapper_dut_hdmiTpg_patternRegs_2
  assign dutWrapper_dut_hdmiTpg_patternRegs_2$D_IN = 32'h2C961596 ;
  assign dutWrapper_dut_hdmiTpg_patternRegs_2$EN =
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_data &&
	     dutWrapper_dut_hdmiTpg_lineCount == 11'd0 &&
	     dutWrapper_dut_hdmiTpg_pixelCount == 12'd0 ;

  // register dutWrapper_dut_hdmiTpg_patternRegs_3
  assign dutWrapper_dut_hdmiTpg_patternRegs_3$D_IN = 32'hFF1D6B1D ;
  assign dutWrapper_dut_hdmiTpg_patternRegs_3$EN =
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_data &&
	     dutWrapper_dut_hdmiTpg_lineCount == 11'd0 &&
	     dutWrapper_dut_hdmiTpg_pixelCount == 12'd0 ;

  // register dutWrapper_dut_hdmiTpg_pixelCount
  assign dutWrapper_dut_hdmiTpg_pixelCount$D_IN =
	     MUX_dutWrapper_dut_hdmiTpg_lineCount$write_1__SEL_1 ?
	       MUX_dutWrapper_dut_hdmiTpg_pixelCount$write_1__VAL_1 :
	       MUX_dutWrapper_dut_hdmiTpg_pixelCount$write_1__VAL_1 ;
  assign dutWrapper_dut_hdmiTpg_pixelCount$EN =
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_fbRule &&
	     (dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_192_7_ETC___d428 ||
	      dutWrapper_dut_hdmiTpg_ugFifo$EMPTY_N) ||
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_data ;

  // register dutWrapper_dut_hdmiTpg_shadowTestPatternEnabled
  assign dutWrapper_dut_hdmiTpg_shadowTestPatternEnabled$D_IN =
	     dutWrapper_dut_commandFifo$dD_OUT[0] ;
  assign dutWrapper_dut_hdmiTpg_shadowTestPatternEnabled$EN =
	     dutWrapper_dut_commandFifo$dEMPTY_N &&
	     dutWrapper_dut_commandFifo$dD_OUT[32] ;

  // register dutWrapper_dut_hdmiTpg_testPatternEnabled
  assign dutWrapper_dut_hdmiTpg_testPatternEnabled$D_IN =
	     dutWrapper_dut_hdmiTpg_shadowTestPatternEnabled ;
  assign dutWrapper_dut_hdmiTpg_testPatternEnabled$EN =
	     _dor1dutWrapper_dut_hdmiTpg_testPatternEnabled$EN_write &&
	     dutWrapper_dut_hdmiTpg_lineCount == 11'd0 &&
	     dutWrapper_dut_hdmiTpg_pixelCount == 12'd0 ;

  // register dutWrapper_dut_hdmiTpg_vsyncReg
  assign dutWrapper_dut_hdmiTpg_vsyncReg$D_IN = x__h16693 ;
  assign dutWrapper_dut_hdmiTpg_vsyncReg$EN =
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_fbRule ||
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_data ;

  // register dutWrapper_dut_numWordsReg
  assign dutWrapper_dut_numWordsReg$D_IN =
	     requestFifo_fifo_wDataOut$wget[31:0] ;
  assign dutWrapper_dut_numWordsReg$EN =
	     WILL_FIRE_RL_dutWrapper_handlerunTestrequest ;

  // register dutWrapper_dut_readCompletedSent
  assign dutWrapper_dut_readCompletedSent$D_IN =
	     !WILL_FIRE_RL_dutWrapper_handlerunTestrequest ;
  assign dutWrapper_dut_readCompletedSent$EN =
	     WILL_FIRE_RL_dutWrapper_handlerunTestrequest ||
	     WILL_FIRE_RL_dutWrapper_readCompletedresponse ;

  // register dutWrapper_dut_readCountReg
  assign dutWrapper_dut_readCountReg$D_IN =
	     WILL_FIRE_RL_dutWrapper_dut_receiveTestData ?
	       MUX_dutWrapper_dut_readCountReg$write_1__VAL_1 :
	       32'd0 ;
  assign dutWrapper_dut_readCountReg$EN =
	     WILL_FIRE_RL_dutWrapper_dut_receiveTestData ||
	     WILL_FIRE_RL_dutWrapper_handlerunTestrequest ;

  // register dutWrapper_dut_readTimer_runningReg
  assign dutWrapper_dut_readTimer_runningReg$D_IN =
	     !WILL_FIRE_RL_dutWrapper_readCompletedresponse ;
  assign dutWrapper_dut_readTimer_runningReg$EN =
	     WILL_FIRE_RL_dutWrapper_readCompletedresponse ||
	     WILL_FIRE_RL_dutWrapper_handlerunTestrequest ;

  // register dutWrapper_dut_readTimer_timerReg
  assign dutWrapper_dut_readTimer_timerReg$D_IN =
	     WILL_FIRE_RL_dutWrapper_handlerunTestrequest ?
	       32'd0 :
	       MUX_dutWrapper_dut_readTimer_timerReg$write_1__VAL_2 ;
  assign dutWrapper_dut_readTimer_timerReg$EN =
	     dutWrapper_dut_readTimer_runningReg &&
	     !WILL_FIRE_RL_dutWrapper_readCompletedresponse ||
	     WILL_FIRE_RL_dutWrapper_handlerunTestrequest ;

  // register dutWrapper_dut_result2Reg
  assign dutWrapper_dut_result2Reg$D_IN = 33'h0 ;
  assign dutWrapper_dut_result2Reg$EN = 1'b0 ;

  // register dutWrapper_dut_resultReg
  assign dutWrapper_dut_resultReg$D_IN = 33'h0 ;
  assign dutWrapper_dut_resultReg$EN = 1'b0 ;

  // register dutWrapper_dut_shadowFrameBufferBase
  assign dutWrapper_dut_shadowFrameBufferBase$D_IN =
	     requestFifo_fifo_wDataOut$wget[31:0] ;
  assign dutWrapper_dut_shadowFrameBufferBase$EN =
	     WILL_FIRE_RL_dutWrapper_handlestartFrameBufferrequest ;

  // register dutWrapper_dut_testCompletedReg
  assign dutWrapper_dut_testCompletedReg$D_IN =
	     MUX_dutWrapper_dut_testCompletedReg$write_1__SEL_1 ;
  assign dutWrapper_dut_testCompletedReg$EN =
	     WILL_FIRE_RL_dutWrapper_dut_receiveTestData &&
	     NOT_dutWrapper_dut_readCountReg_22_ULT_dutWrap_ETC___d529 ||
	     WILL_FIRE_RL_dutWrapper_testCompletedresponse ||
	     WILL_FIRE_RL_dutWrapper_handlerunTestrequest ;

  // register dutWrapper_dut_testReg
  assign dutWrapper_dut_testReg$D_IN =
	     !MUX_dutWrapper_dut_testCompletedReg$write_1__SEL_1 &&
	     !WILL_FIRE_RL_dutWrapper_testCompletedresponse ;
  assign dutWrapper_dut_testReg$EN =
	     WILL_FIRE_RL_dutWrapper_dut_receiveTestData &&
	     NOT_dutWrapper_dut_readCountReg_22_ULT_dutWrap_ETC___d529 ||
	     WILL_FIRE_RL_dutWrapper_testCompletedresponse ||
	     WILL_FIRE_RL_dutWrapper_handlerunTestrequest ;

  // register dutWrapper_dut_testResultReg
  assign dutWrapper_dut_testResultReg$D_IN = v__h25366[31:0] ;
  assign dutWrapper_dut_testResultReg$EN =
	     WILL_FIRE_RL_dutWrapper_dut_receiveTestData ;

  // register dutWrapper_dut_valueReg
  assign dutWrapper_dut_valueReg$D_IN = v__h20710 ;
  assign dutWrapper_dut_valueReg$EN =
	     WILL_FIRE_RL_dutWrapper_dut_enqTestData ;

  // register dutWrapper_dut_vsyncPulseCountReg
  assign dutWrapper_dut_vsyncPulseCountReg$D_IN =
	     dutWrapper_dut_vsyncPulseCountReg + 32'd1 ;
  assign dutWrapper_dut_vsyncPulseCountReg$EN =
	     WILL_FIRE_RL_dutWrapper_dut_vsync &&
	     dutWrapper_dut_vsyncPulse$dPulse ;

  // register dutWrapper_dut_writeCountReg
  assign dutWrapper_dut_writeCountReg$D_IN =
	     WILL_FIRE_RL_dutWrapper_dut_enqTestData ?
	       MUX_dutWrapper_dut_writeCountReg$write_1__VAL_1 :
	       32'd0 ;
  assign dutWrapper_dut_writeCountReg$EN =
	     WILL_FIRE_RL_dutWrapper_dut_enqTestData ||
	     WILL_FIRE_RL_dutWrapper_handlerunTestrequest ;

  // register dutWrapper_dut_writeQueuedSent
  assign dutWrapper_dut_writeQueuedSent$D_IN =
	     !WILL_FIRE_RL_dutWrapper_handlerunTestrequest ;
  assign dutWrapper_dut_writeQueuedSent$EN =
	     WILL_FIRE_RL_dutWrapper_handlerunTestrequest ||
	     WILL_FIRE_RL_dutWrapper_writeQueuedresponse ;

  // register dutWrapper_dut_writeTimer_runningReg
  assign dutWrapper_dut_writeTimer_runningReg$D_IN =
	     WILL_FIRE_RL_dutWrapper_handlerunTestrequest ||
	     WILL_FIRE_RL_dutWrapper_handlerunTest2request ;
  assign dutWrapper_dut_writeTimer_runningReg$EN =
	     WILL_FIRE_RL_dutWrapper_test2Completedresponse ||
	     WILL_FIRE_RL_dutWrapper_writeCompletedresponse ||
	     WILL_FIRE_RL_dutWrapper_handlerunTest2request ||
	     WILL_FIRE_RL_dutWrapper_handlerunTestrequest ;

  // register dutWrapper_dut_writeTimer_timerReg
  assign dutWrapper_dut_writeTimer_timerReg$D_IN =
	     (WILL_FIRE_RL_dutWrapper_handlerunTestrequest ||
	      WILL_FIRE_RL_dutWrapper_handlerunTest2request) ?
	       32'd0 :
	       MUX_dutWrapper_dut_writeTimer_timerReg$write_1__VAL_3 ;
  assign dutWrapper_dut_writeTimer_timerReg$EN =
	     dutWrapper_dut_writeTimer_runningReg &&
	     !WILL_FIRE_RL_dutWrapper_test2Completedresponse &&
	     !WILL_FIRE_RL_dutWrapper_writeCompletedresponse ||
	     WILL_FIRE_RL_dutWrapper_handlerunTest2request ||
	     WILL_FIRE_RL_dutWrapper_handlerunTestrequest ;

  // register dutWrapper_junkReqReg
  assign dutWrapper_junkReqReg$D_IN = dutWrapper_junkReqReg + 32'd1 ;
  assign dutWrapper_junkReqReg$EN =
	     NOT_requestFifo_fifo_rRdPtr_1_EQ_requestFifo_f_ETC___d532 &&
	     CASE_requestFifo_fifo_wDataOutwget_BITS_35_TO_ETC__q1[35:32] >
	     4'd13 ;

  // register dutWrapper_requestFired
  assign dutWrapper_requestFired$D_IN = dutWrapper_requestFired + 32'd1 ;
  assign dutWrapper_requestFired$EN =
	     WILL_FIRE_RL_dutWrapper_handlestartFrameBufferrequest ||
	     WILL_FIRE_RL_dutWrapper_handlesetPatternRegrequest ||
	     WILL_FIRE_RL_dutWrapper_handlerunTest2request ||
	     WILL_FIRE_RL_dutWrapper_handlerunTestrequest ||
	     WILL_FIRE_RL_dutWrapper_handlereadFromFifoStatusrequest ||
	     WILL_FIRE_RL_dutWrapper_handlereadRangerequest ||
	     WILL_FIRE_RL_dutWrapper_handleconfigurerequest ||
	     WILL_FIRE_RL_dutWrapper_handlereadFifoStatusrequest ||
	     WILL_FIRE_RL_dutWrapper_handleenqrequest ||
	     WILL_FIRE_RL_dutWrapper_handlesetEnabledrequest ||
	     WILL_FIRE_RL_dutWrapper_handlesetThresholdrequest ||
	     WILL_FIRE_RL_dutWrapper_handlesetBoundsrequest ||
	     WILL_FIRE_RL_dutWrapper_handlesetBaserequest ;

  // register dutWrapper_requestTimeLimitReg
  assign dutWrapper_requestTimeLimitReg$D_IN = 16'h0 ;
  assign dutWrapper_requestTimeLimitReg$EN = 1'b0 ;

  // register dutWrapper_requestTimerReg
  assign dutWrapper_requestTimerReg$D_IN =
	     (WILL_FIRE_RL_dutWrapper_handlerunTestrequest ||
	      WILL_FIRE_RL_dutWrapper_handlerunTest2request ||
	      WILL_FIRE_RL_dutWrapper_handlesetEnabledrequest ||
	      WILL_FIRE_RL_dutWrapper_handlestartFrameBufferrequest ||
	      WILL_FIRE_RL_dutWrapper_discardBlockedRequests ||
	      WILL_FIRE_RL_dutWrapper_handlesetPatternRegrequest ||
	      WILL_FIRE_RL_dutWrapper_handleconfigurerequest ||
	      WILL_FIRE_RL_dutWrapper_handlereadFromFifoStatusrequest ||
	      WILL_FIRE_RL_dutWrapper_handlereadRangerequest ||
	      WILL_FIRE_RL_dutWrapper_handlereadFifoStatusrequest ||
	      WILL_FIRE_RL_dutWrapper_handleenqrequest ||
	      WILL_FIRE_RL_dutWrapper_handlesetThresholdrequest ||
	      WILL_FIRE_RL_dutWrapper_handlesetBoundsrequest ||
	      WILL_FIRE_RL_dutWrapper_handlesetBaserequest) ?
	       16'd0 :
	       MUX_dutWrapper_requestTimerReg$write_1__VAL_15 ;
  assign dutWrapper_requestTimerReg$EN =
	     !requestFifo_fifo_rRdPtr_1_PLUS_8_71_EQ_request_ETC___d572 ||
	     WILL_FIRE_RL_dutWrapper_handlestartFrameBufferrequest ||
	     WILL_FIRE_RL_dutWrapper_handlesetPatternRegrequest ||
	     WILL_FIRE_RL_dutWrapper_handlerunTest2request ||
	     WILL_FIRE_RL_dutWrapper_handlerunTestrequest ||
	     WILL_FIRE_RL_dutWrapper_handlereadFromFifoStatusrequest ||
	     WILL_FIRE_RL_dutWrapper_handlereadRangerequest ||
	     WILL_FIRE_RL_dutWrapper_handleconfigurerequest ||
	     WILL_FIRE_RL_dutWrapper_handlereadFifoStatusrequest ||
	     WILL_FIRE_RL_dutWrapper_handleenqrequest ||
	     WILL_FIRE_RL_dutWrapper_handlesetEnabledrequest ||
	     WILL_FIRE_RL_dutWrapper_handlesetThresholdrequest ||
	     WILL_FIRE_RL_dutWrapper_handlesetBoundsrequest ||
	     WILL_FIRE_RL_dutWrapper_handlesetBaserequest ||
	     WILL_FIRE_RL_dutWrapper_discardBlockedRequests ;

  // register dutWrapper_responseFired
  assign dutWrapper_responseFired$D_IN = dutWrapper_responseFired + 32'd1 ;
  assign dutWrapper_responseFired$EN = responseFifo_fifo_pwEnqueue$whas ;

  // register dutWrapper_responseTimeLimitReg
  assign dutWrapper_responseTimeLimitReg$D_IN = 16'h0 ;
  assign dutWrapper_responseTimeLimitReg$EN = 1'b0 ;

  // register dutWrapper_responseTimerReg
  assign dutWrapper_responseTimerReg$D_IN =
	     responseFifo_fifo_rRdPtr_4_PLUS_8_80_EQ_respon_ETC___d581 ?
	       MUX_dutWrapper_responseTimerReg$write_1__VAL_1 :
	       16'd0 ;
  assign dutWrapper_responseTimerReg$EN =
	     responseFifo_fifo_rRdPtr_4_PLUS_8_80_EQ_respon_ETC___d581 ||
	     WILL_FIRE_RL_dutWrapper_discardBlockedResponses ;

  // register getWordCount
  assign getWordCount$D_IN = getWordCount + 32'd1 ;
  assign getWordCount$EN = MUX_responseFifo_count$write_1__SEL_1 ;

  // register interruptCleared
  assign interruptCleared$D_IN = MUX_interruptCleared$write_1__SEL_1 ;
  assign interruptCleared$EN =
	     EN_put && put_addr == 12'h0 && put_v[0] && interrupted ||
	     !interrupted ;

  // register interrupted
  assign interrupted$D_IN =
	     !responseFifo_fifo_rRdPtr_4_EQ_responseFifo_fif_ETC___d963 ;
  assign interrupted$EN = 1'd1 ;

  // register putWordCount
  assign putWordCount$D_IN = putWordCount + 32'd1 ;
  assign putWordCount$EN = EN_put && !put_addr_ULT_0x100___d789 ;

  // register requestFifo_buff
  assign requestFifo_buff$D_IN =
	     (requestFifo_count == 32'd1) ?
	       { put_v, requestFifo_buff[35:32] } :
	       newval__h28925 ;
  assign requestFifo_buff$EN = EN_put && !put_addr_ULT_0x100___d789 ;

  // register requestFifo_count
  assign requestFifo_count$D_IN =
	     (requestFifo_count == 32'd1) ? 32'd0 : x__h29026 ;
  assign requestFifo_count$EN = EN_put && !put_addr_ULT_0x100___d789 ;

  // register requestFifo_fifo_rCache
  assign requestFifo_fifo_rCache$D_IN =
	     { 1'd1, requestFifo_fifo_rWrPtr, x__h710 } ;
  assign requestFifo_fifo_rCache$EN = requestFifo_fifo_pwEnqueue$whas ;

  // register requestFifo_fifo_rRdPtr
  assign requestFifo_fifo_rRdPtr$D_IN = x__h811 ;
  assign requestFifo_fifo_rRdPtr$EN = requestFifo_fifo_pwDequeue$whas ;

  // register requestFifo_fifo_rWrPtr
  assign requestFifo_fifo_rWrPtr$D_IN = requestFifo_fifo_rWrPtr + 5'd1 ;
  assign requestFifo_fifo_rWrPtr$EN = requestFifo_fifo_pwEnqueue$whas ;

  // register responseFifo_count
  assign responseFifo_count$D_IN =
	     MUX_responseFifo_count$write_1__SEL_1 ?
	       MUX_responseFifo_count$write_1__VAL_1 :
	       MUX_responseFifo_count$write_1__VAL_1 ;
  assign responseFifo_count$EN =
	     EN_get && !get_addr_ULT_0x100___d916 &&
	     !responseFifo_fifo_rRdPtr_4_EQ_responseFifo_fif_ETC___d963 ||
	     WILL_FIRE_RL_dutWrapper_discardBlockedResponses ;

  // register responseFifo_fifo_rCache
  assign responseFifo_fifo_rCache$D_IN =
	     { 1'd1, responseFifo_fifo_rWrPtr, x__h1706 } ;
  assign responseFifo_fifo_rCache$EN = responseFifo_fifo_pwEnqueue$whas ;

  // register responseFifo_fifo_rRdPtr
  assign responseFifo_fifo_rRdPtr$D_IN = x__h1807 ;
  assign responseFifo_fifo_rRdPtr$EN = responseFifo_fifo_pwDequeue$whas ;

  // register responseFifo_fifo_rWrPtr
  assign responseFifo_fifo_rWrPtr$D_IN = responseFifo_fifo_rWrPtr + 5'd1 ;
  assign responseFifo_fifo_rWrPtr$EN = responseFifo_fifo_pwEnqueue$whas ;

  // register underflowCount
  assign underflowCount$D_IN = underflowCount + 32'd1 ;
  assign underflowCount$EN =
	     EN_get && !get_addr_ULT_0x100___d916 &&
	     responseFifo_fifo_rRdPtr_4_EQ_responseFifo_fif_ETC___d963 ;

  // submodule dutWrapper_dut_axiTester_testDataRegFile
  assign dutWrapper_dut_axiTester_testDataRegFile$ADDR_1 =
	     dutWrapper_dut_axiTester_readAddrReg >> 3 ;
  assign dutWrapper_dut_axiTester_testDataRegFile$ADDR_2 = 32'h0 ;
  assign dutWrapper_dut_axiTester_testDataRegFile$ADDR_3 = 32'h0 ;
  assign dutWrapper_dut_axiTester_testDataRegFile$ADDR_4 = 32'h0 ;
  assign dutWrapper_dut_axiTester_testDataRegFile$ADDR_5 = 32'h0 ;
  assign dutWrapper_dut_axiTester_testDataRegFile$ADDR_IN =
	     dutWrapper_dut_axiTester_writeAddrReg >> 3 ;
  assign dutWrapper_dut_axiTester_testDataRegFile$D_IN =
	     MUX_dutWrapper_dut_axiTester_valueReg$write_1__VAL_1 ;
  assign dutWrapper_dut_axiTester_testDataRegFile$WE =
	     WILL_FIRE_RL_dutWrapper_dut_axiTester_enqTestData ;

  // submodule dutWrapper_dut_commandFifo
  assign dutWrapper_dut_commandFifo$sD_IN =
	     MUX_dutWrapper_dut_commandFifo$enq_1__SEL_1 ?
	       33'h155555554 :
	       MUX_dutWrapper_dut_commandFifo$enq_1__VAL_2 ;
  assign dutWrapper_dut_commandFifo$sENQ =
	     WILL_FIRE_RL_dutWrapper_dut_vsync &&
	     dutWrapper_dut_vsyncPulse$dPulse &&
	     dutWrapper_dut_shadowFrameBufferBase != 32'd0 ||
	     WILL_FIRE_RL_dutWrapper_handlesetPatternRegrequest ;
  assign dutWrapper_dut_commandFifo$dDEQ =
	     dutWrapper_dut_commandFifo$dEMPTY_N &&
	     dutWrapper_dut_commandFifo$dD_OUT[32] ||
	     dutWrapper_dut_commandFifo$dEMPTY_N &&
	     !dutWrapper_dut_commandFifo$dD_OUT[32] ;

  // submodule dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory
  assign dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$ADDRA =
	     dutWrapper_dut_fifoFromAxi_axiRrespFifo_rWrPtr[5:0] ;
  assign dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$ADDRB =
	     WILL_FIRE_RL_dutWrapper_axirResponseresponse ?
	       x__h6873[5:0] :
	       dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr[5:0] ;
  assign dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$DIA = x__h6772 ;
  assign dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$DIB =
	     2'b10 /* unspecified value */  ;
  assign dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$WEA =
	     dutWrapper_dut_fifoFromAxi_axiRrespFifo_pwEnqueue$whas ;
  assign dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$WEB = 1'd0 ;
  assign dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$ENA = 1'd1 ;
  assign dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$ENB = 1'd1 ;

  // submodule dutWrapper_dut_fifoFromAxi_rfifo_memory
  assign dutWrapper_dut_fifoFromAxi_rfifo_memory$ADDRA =
	     dutWrapper_dut_fifoFromAxi_rfifo_rWrPtr[5:0] ;
  assign dutWrapper_dut_fifoFromAxi_rfifo_memory$ADDRB =
	     dutWrapper_dut_fifoFromAxi_rfifo_pwDequeue$whas ?
	       x__h5842[5:0] :
	       dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr[5:0] ;
  assign dutWrapper_dut_fifoFromAxi_rfifo_memory$DIA = x__h5741 ;
  assign dutWrapper_dut_fifoFromAxi_rfifo_memory$DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign dutWrapper_dut_fifoFromAxi_rfifo_memory$WEA =
	     MUX_dutWrapper_dut_fifoFromAxi_burstCountReg$write_1__SEL_1 ;
  assign dutWrapper_dut_fifoFromAxi_rfifo_memory$WEB = 1'd0 ;
  assign dutWrapper_dut_fifoFromAxi_rfifo_memory$ENA = 1'd1 ;
  assign dutWrapper_dut_fifoFromAxi_rfifo_memory$ENB = 1'd1 ;

  // submodule dutWrapper_dut_fifoStatusFifo_memory
  assign dutWrapper_dut_fifoStatusFifo_memory$ADDRA =
	     dutWrapper_dut_fifoStatusFifo_rWrPtr[4:0] ;
  assign dutWrapper_dut_fifoStatusFifo_memory$ADDRB =
	     dutWrapper_dut_fifoStatusFifo_rRdPtr[4:0] ;
  assign dutWrapper_dut_fifoStatusFifo_memory$DIA = x__h7871 ;
  assign dutWrapper_dut_fifoStatusFifo_memory$DIB =
	     32'hAAAAAAAA /* unspecified value */  ;
  assign dutWrapper_dut_fifoStatusFifo_memory$WEA =
	     WILL_FIRE_RL_dutWrapper_handlereadFifoStatusrequest ;
  assign dutWrapper_dut_fifoStatusFifo_memory$WEB = 1'd0 ;
  assign dutWrapper_dut_fifoStatusFifo_memory$ENA = 1'd1 ;
  assign dutWrapper_dut_fifoStatusFifo_memory$ENB = 1'd1 ;

  // submodule dutWrapper_dut_fifoToAxi_axiBrespFifo_memory
  assign dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$ADDRA =
	     dutWrapper_dut_fifoToAxi_axiBrespFifo_rWrPtr[5:0] ;
  assign dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$ADDRB =
	     WILL_FIRE_RL_dutWrapper_axiResponseresponse ?
	       x__h4333[5:0] :
	       dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr[5:0] ;
  assign dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$DIA = x__h4232 ;
  assign dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$DIB =
	     2'b10 /* unspecified value */  ;
  assign dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$WEA =
	     dutWrapper_dut_fifoToAxi_axiBrespFifo_pwEnqueue$whas ;
  assign dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$WEB = 1'd0 ;
  assign dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$ENA = 1'd1 ;
  assign dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$ENB = 1'd1 ;

  // submodule dutWrapper_dut_fifoToAxi_dfifo_memory
  assign dutWrapper_dut_fifoToAxi_dfifo_memory$ADDRA =
	     dutWrapper_dut_fifoToAxi_dfifo_rWrPtr[3:0] ;
  assign dutWrapper_dut_fifoToAxi_dfifo_memory$ADDRB =
	     EN_axiw0_writeData ?
	       x__h3304[3:0] :
	       dutWrapper_dut_fifoToAxi_dfifo_rRdPtr[3:0] ;
  assign dutWrapper_dut_fifoToAxi_dfifo_memory$DIA = x__h3203 ;
  assign dutWrapper_dut_fifoToAxi_dfifo_memory$DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign dutWrapper_dut_fifoToAxi_dfifo_memory$WEA =
	     dutWrapper_dut_fifoToAxi_dfifo_pwEnqueue$whas ;
  assign dutWrapper_dut_fifoToAxi_dfifo_memory$WEB = 1'd0 ;
  assign dutWrapper_dut_fifoToAxi_dfifo_memory$ENA = 1'd1 ;
  assign dutWrapper_dut_fifoToAxi_dfifo_memory$ENB = 1'd1 ;

  // submodule dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory
  assign dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$ADDRA =
	     dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rWrPtr[5:0] ;
  assign dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$ADDRB =
	     dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rRdPtr[5:0] ;
  assign dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$DIA = 2'd0 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$DIB =
	     2'b10 /* unspecified value */  ;
  assign dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$WEA = 1'b0 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$WEB = 1'd0 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$ENA = 1'd1 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_memory$ENB = 1'd1 ;

  // submodule dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory
  assign dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$ADDRA =
	     dutWrapper_dut_frameBuffer_axiMaster_bfifo_rWrPtr[3:0] ;
  assign dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$ADDRB =
	     dutWrapper_dut_frameBuffer_axiMaster_bfifo_rRdPtr[3:0] ;
  assign dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$DIA = 2'd0 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$DIB =
	     2'b10 /* unspecified value */  ;
  assign dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$WEA = 1'b0 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$WEB = 1'd0 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$ENA = 1'd1 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_bfifo_memory$ENB = 1'd1 ;

  // submodule dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory
  assign dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$ADDRA =
	     dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rWrPtr[3:0] ;
  assign dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$ADDRB =
	     EN_axir1_readAddr ?
	       x__h11345[3:0] :
	       dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rRdPtr[3:0] ;
  assign dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$DIA =
	     IF_dutWrapper_dut_frameBuffer_axiMaster_raddrF_ETC___d898 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$DIB =
	     40'hAAAAAAAAAA /* unspecified value */  ;
  assign dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$WEA =
	     WILL_FIRE_RL_dutWrapper_dut_frameBuffer_issueRead ;
  assign dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$WEB = 1'd0 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$ENA = 1'd1 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_memory$ENB = 1'd1 ;

  // submodule dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory
  assign dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$ADDRA =
	     dutWrapper_dut_frameBuffer_axiMaster_rfifo_rWrPtr[5:0] ;
  assign dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$ADDRB =
	     dutWrapper_dut_frameBuffer_axiMaster_rfifo_pwDequeue$whas ?
	       x__h12239[5:0] :
	       dutWrapper_dut_frameBuffer_axiMaster_rfifo_rRdPtr[5:0] ;
  assign dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$DIA = x__h12138 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$WEA =
	     EN_axir1_readData ;
  assign dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$WEB = 1'd0 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$ENA = 1'd1 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_rfifo_memory$ENB = 1'd1 ;

  // submodule dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory
  assign dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$ADDRA =
	     dutWrapper_dut_frameBuffer_axiMaster_wfifo_rWrPtr[5:0] ;
  assign dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$ADDRB =
	     dutWrapper_dut_frameBuffer_axiMaster_wfifo_rRdPtr[5:0] ;
  assign dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$DIA = 64'd0 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$DIB =
	     64'hAAAAAAAAAAAAAAAA /* unspecified value */  ;
  assign dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$WEA = 1'b0 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$WEB = 1'd0 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$ENA = 1'd1 ;
  assign dutWrapper_dut_frameBuffer_axiMaster_wfifo_memory$ENB = 1'd1 ;

  // submodule dutWrapper_dut_fromFifoStatusFifo_memory
  assign dutWrapper_dut_fromFifoStatusFifo_memory$ADDRA =
	     dutWrapper_dut_fromFifoStatusFifo_rWrPtr[4:0] ;
  assign dutWrapper_dut_fromFifoStatusFifo_memory$ADDRB =
	     WILL_FIRE_RL_dutWrapper_fromFifoStatusresponse ?
	       x__h8848[4:0] :
	       dutWrapper_dut_fromFifoStatusFifo_rRdPtr[4:0] ;
  assign dutWrapper_dut_fromFifoStatusFifo_memory$DIA = x__h8747 ;
  assign dutWrapper_dut_fromFifoStatusFifo_memory$DIB =
	     32'hAAAAAAAA /* unspecified value */  ;
  assign dutWrapper_dut_fromFifoStatusFifo_memory$WEA =
	     WILL_FIRE_RL_dutWrapper_handlereadFromFifoStatusrequest ;
  assign dutWrapper_dut_fromFifoStatusFifo_memory$WEB = 1'd0 ;
  assign dutWrapper_dut_fromFifoStatusFifo_memory$ENA = 1'd1 ;
  assign dutWrapper_dut_fromFifoStatusFifo_memory$ENB = 1'd1 ;

  // submodule dutWrapper_dut_hdmiTpg_ugFifo
  assign dutWrapper_dut_hdmiTpg_ugFifo$D_IN =
	     dutWrapper_dut_pixelFifo$dD_OUT ;
  assign dutWrapper_dut_hdmiTpg_ugFifo$ENQ =
	     dutWrapper_dut_pixelFifo$dEMPTY_N &&
	     dutWrapper_dut_hdmiTpg_ugFifo$FULL_N ;
  assign dutWrapper_dut_hdmiTpg_ugFifo$DEQ =
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_fbRule &&
	     NOT_dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_1_ETC___d894 &&
	     dutWrapper_dut_hdmiTpg_ugFifo$EMPTY_N &&
	     dutWrapper_dut_hdmiTpg_dataCount[1:0] == 2'd3 ;
  assign dutWrapper_dut_hdmiTpg_ugFifo$CLR = 1'b0 ;

  // submodule dutWrapper_dut_pixelFifo
  assign dutWrapper_dut_pixelFifo$sD_IN =
	     dutWrapper_dut_frameBuffer_axiMaster_rfifo_wDataOut$wget ;
  assign dutWrapper_dut_pixelFifo$sENQ =
	     dutWrapper_dut_frameBuffer_axiMaster_rfifo_pwDequeue$whas ;
  assign dutWrapper_dut_pixelFifo$dDEQ =
	     dutWrapper_dut_pixelFifo$dEMPTY_N &&
	     dutWrapper_dut_hdmiTpg_ugFifo$FULL_N ;

  // submodule dutWrapper_dut_vsyncPulse
  assign dutWrapper_dut_vsyncPulse$sEN =
	     _dor1dutWrapper_dut_vsyncPulse$EN_send &&
	     dutWrapper_dut_hdmiTpg_lineCount == 11'd0 &&
	     dutWrapper_dut_hdmiTpg_pixelCount == 12'd0 ;

  // submodule requestFifo_fifo_memory
  assign requestFifo_fifo_memory$ADDRA = requestFifo_fifo_rWrPtr[3:0] ;
  assign requestFifo_fifo_memory$ADDRB =
	     requestFifo_fifo_pwDequeue$whas ?
	       x__h811[3:0] :
	       requestFifo_fifo_rRdPtr[3:0] ;
  assign requestFifo_fifo_memory$DIA = x__h710 ;
  assign requestFifo_fifo_memory$DIB =
	     36'hAAAAAAAAA /* unspecified value */  ;
  assign requestFifo_fifo_memory$WEA = requestFifo_fifo_pwEnqueue$whas ;
  assign requestFifo_fifo_memory$WEB = 1'd0 ;
  assign requestFifo_fifo_memory$ENA = 1'd1 ;
  assign requestFifo_fifo_memory$ENB = 1'd1 ;

  // submodule responseFifo_fifo_memory
  assign responseFifo_fifo_memory$ADDRA = responseFifo_fifo_rWrPtr[3:0] ;
  assign responseFifo_fifo_memory$ADDRB =
	     responseFifo_fifo_pwDequeue$whas ?
	       x__h1807[3:0] :
	       responseFifo_fifo_rRdPtr[3:0] ;
  assign responseFifo_fifo_memory$DIA = x__h1706 ;
  assign responseFifo_fifo_memory$DIB =
	     36'hAAAAAAAAA /* unspecified value */  ;
  assign responseFifo_fifo_memory$WEA = responseFifo_fifo_pwEnqueue$whas ;
  assign responseFifo_fifo_memory$WEB = 1'd0 ;
  assign responseFifo_fifo_memory$ENA = 1'd1 ;
  assign responseFifo_fifo_memory$ENB = 1'd1 ;

  // submodule rf
  assign rf$ADDR_1 = 12'h004 ;
  assign rf$ADDR_2 = get_addr ;
  assign rf$ADDR_3 = 12'h0 ;
  assign rf$ADDR_4 = 12'h0 ;
  assign rf$ADDR_5 = 12'h0 ;
  assign rf$ADDR_IN = put_addr ;
  assign rf$D_IN = put_v ;
  assign rf$WE = EN_put && put_addr_ULT_0x100___d789 ;

  // remaining internal signals
  assign IF_dutWrapper_dut_frameBuffer_axiMaster_raddrF_ETC___d898 =
	     WILL_FIRE_RL_dutWrapper_dut_frameBuffer_issueRead ?
	       dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_wDataIn$wget :
	       40'd0 ;
  assign NOT_dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_1_ETC___d894 =
	     !dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_192___d966 &&
	     dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_2112___d968 &&
	     !dutWrapper_dut_hdmiTpg_lineCount_66_ULT_41___d967 &&
	     dutWrapper_dut_hdmiTpg_lineCount_66_ULT_1121___d917 ;
  assign NOT_dutWrapper_dut_readCountReg_22_ULT_dutWrap_ETC___d529 =
	     dutWrapper_dut_readCountReg >= y__h20955 ;
  assign NOT_requestFifo_fifo_rRdPtr_1_EQ_requestFifo_f_ETC___d532 =
	     requestFifo_fifo_rRdPtr != requestFifo_fifo_rWrPtr ;
  assign _dor1dutWrapper_dut_hdmiTpg_testPatternEnabled$EN_write =
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_fbRule ||
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_data ;
  assign _dor1dutWrapper_dut_vsyncPulse$EN_send =
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_fbRule ||
	     WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_data ;
  assign _theResult____h17195 =
	     (dutWrapper_dut_hdmiTpg_pixelCount < 12'd1152) ? 2'd0 : 2'd1 ;
  assign dutWrapper_dut_axiTester_readCountReg_04_EQ_du_ETC___d506 =
	     dutWrapper_dut_axiTester_readCountReg == y__h20646 ;
  assign dutWrapper_dut_axiTester_writeCountReg_71_EQ_d_ETC___d483 =
	     dutWrapper_dut_axiTester_writeCountReg == y__h20646 ;
  assign dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr_ETC___d689 =
	     dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr ==
	     dutWrapper_dut_fifoFromAxi_axiRrespFifo_rWrPtr ;
  assign dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr_ETC___d964 =
	     dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr + 7'd32 ==
	     dutWrapper_dut_fifoFromAxi_axiRrespFifo_rWrPtr ;
  assign dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr_10_EQ__ETC___d146 =
	     dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr ==
	     dutWrapper_dut_fifoFromAxi_rfifo_rWrPtr ;
  assign dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr_10_PLU_ETC___d965 =
	     dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr + 7'd32 ==
	     dutWrapper_dut_fifoFromAxi_rfifo_rWrPtr ;
  assign dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr_0_ETC___d630 =
	     dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr ==
	     dutWrapper_dut_fifoToAxi_axiBrespFifo_rWrPtr ;
  assign dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr_0_ETC___d962 =
	     dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr + 7'd32 ==
	     dutWrapper_dut_fifoToAxi_axiBrespFifo_rWrPtr ;
  assign dutWrapper_dut_fifoToAxi_dfifo_rRdPtr_7_EQ_dut_ETC___d899 =
	     dutWrapper_dut_fifoToAxi_dfifo_rRdPtr ==
	     dutWrapper_dut_fifoToAxi_dfifo_rWrPtr ;
  assign dutWrapper_dut_fifoToAxi_dfifo_rRdPtr_7_PLUS_8_ETC___d94 =
	     dutWrapper_dut_fifoToAxi_dfifo_rRdPtr + 5'd8 ==
	     dutWrapper_dut_fifoToAxi_dfifo_rWrPtr ;
  assign dutWrapper_dut_hdmiTpg_lineCount_66_ULT_1121___d917 =
	     dutWrapper_dut_hdmiTpg_lineCount < 11'd1121 ;
  assign dutWrapper_dut_hdmiTpg_lineCount_66_ULT_41___d967 =
	     dutWrapper_dut_hdmiTpg_lineCount < 11'd41 ;
  assign dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_192_7_ETC___d428 =
	     dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_192___d966 ||
	     !dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_2112___d968 ||
	     dutWrapper_dut_hdmiTpg_lineCount_66_ULT_41___d967 ||
	     !dutWrapper_dut_hdmiTpg_lineCount_66_ULT_1121___d917 ;
  assign dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_192___d966 =
	     dutWrapper_dut_hdmiTpg_pixelCount < 12'd192 ;
  assign dutWrapper_dut_hdmiTpg_pixelCount_64_ULT_2112___d968 =
	     dutWrapper_dut_hdmiTpg_pixelCount < 12'd2112 ;
  assign get_addr_ULT_0x100___d916 = get_addr < 12'h100 ;
  assign lineAddr__h15343 =
	     dutWrapper_dut_frameBuffer_lineAddrReg + { 20'd0, x__h15368 } ;
  assign newLineCount___1__h18898 = dutWrapper_dut_hdmiTpg_lineCount + 11'd1 ;
  assign newPixelCount__h18931 = dutWrapper_dut_hdmiTpg_pixelCount + 12'd1 ;
  assign newval__h28925 = { put_v, requestFifo_buff[35:32] } ;
  assign pixelCount__h15181 =
	     dutWrapper_dut_frameBuffer_pixelCountReg - 12'd32 ;
  assign put_addr_ULT_0x100___d789 = put_addr < 12'h100 ;
  assign requestFifo_fifo_rRdPtr_1_PLUS_8_71_EQ_request_ETC___d572 =
	     requestFifo_fifo_rRdPtr + 5'd8 == requestFifo_fifo_rWrPtr ;
  assign responseFifo_fifo_rRdPtr_4_EQ_responseFifo_fif_ETC___d963 =
	     responseFifo_fifo_rRdPtr == responseFifo_fifo_rWrPtr ;
  assign responseFifo_fifo_rRdPtr_4_PLUS_8_80_EQ_respon_ETC___d581 =
	     responseFifo_fifo_rRdPtr + 5'd8 == responseFifo_fifo_rWrPtr ;
  assign result__h17312 = { 1'd1, _theResult____h17195[0] } ;
  assign result__h29458 =
	     { rf$D_OUT_2[31:17],
	       !responseFifo_fifo_rRdPtr_4_PLUS_8_80_EQ_respon_ETC___d581,
	       rf$D_OUT_2[15:1],
	       interrupted } ;
  assign spliced_bits__h23062 =
	     dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr_0_ETC___d962 ?
	       4'hF :
	       4'h0 ;
  assign spliced_bits__h23095 =
	     dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr_0_ETC___d630 ?
	       4'hE :
	       4'h1 ;
  assign spliced_bits__h23223 =
	     dutWrapper_dut_fifoToAxi_dfifo_rRdPtr_7_PLUS_8_ETC___d94 ?
	       4'hF :
	       4'h0 ;
  assign spliced_bits__h23256 =
	     dutWrapper_dut_fifoToAxi_dfifo_rRdPtr_7_EQ_dut_ETC___d899 ?
	       4'hE :
	       4'h1 ;
  assign spliced_bits__h23408 =
	     dutWrapper_dut_fifoToAxi_operationInProgress ? 8'hAA : 8'h11 ;
  assign spliced_bits__h24489 =
	     dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr_ETC___d964 ?
	       4'hF :
	       4'h0 ;
  assign spliced_bits__h24522 =
	     dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr_ETC___d689 ?
	       4'hE :
	       4'h1 ;
  assign spliced_bits__h24650 =
	     dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr_10_PLU_ETC___d965 ?
	       4'hF :
	       4'h0 ;
  assign spliced_bits__h24683 =
	     dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr_10_EQ__ETC___d146 ?
	       4'hE :
	       4'h1 ;
  assign spliced_bits__h24840 =
	     dutWrapper_dut_fifoFromAxi_operationInProgress ? 8'hAA : 8'h11 ;
  assign v___1__h23048 = { 24'd0, dutWrapper_dut_fifoToAxi_burstCountReg } ;
  assign v___1__h23054 =
	     dutWrapper_dut_fifoToAxi_enabledReg ?
	       32'hEEEEEEEE :
	       32'hDDDDDDDD ;
  assign v___1__h24475 = { 24'd0, dutWrapper_dut_fifoFromAxi_burstCountReg } ;
  assign v___1__h24481 =
	     dutWrapper_dut_fifoFromAxi_enabledReg ?
	       32'hEEEEEEEE :
	       32'hDDDDDDDD ;
  assign v___1__h29175 =
	     responseFifo_fifo_rRdPtr_4_EQ_responseFifo_fif_ETC___d963 ?
	       32'h050A050A :
	       x__h29336[31:0] ;
  assign v__h20710 = { dutWrapper_dut_valueReg[11:0], 20'd0 } ;
  assign v__h25366 =
	     (dutWrapper_dut_fifoFromAxi_rfifo_rCache[71] &&
	      dutWrapper_dut_fifoFromAxi_rfifo_rCache[70:64] ==
	      dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr) ?
	       dutWrapper_dut_fifoFromAxi_rfifo_rCache[63:0] :
	       dutWrapper_dut_fifoFromAxi_rfifo_memory$DOB ;
  assign val__h29185 =
	     (responseFifo_fifo_rCache[41] &&
	      responseFifo_fifo_rCache[40:36] == responseFifo_fifo_rRdPtr) ?
	       responseFifo_fifo_rCache[35:0] :
	       responseFifo_fifo_memory$DOB ;
  assign x__h11345 =
	     dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rRdPtr + 5'd1 ;
  assign x__h12138 = EN_axir1_readData ? axir1_readData_data : 64'd0 ;
  assign x__h12239 =
	     dutWrapper_dut_frameBuffer_axiMaster_rfifo_rRdPtr + 7'd1 ;
  assign x__h15368 = dutWrapper_dut_frameBuffer_fbc[11:0] >> 3 ;
  assign x__h15384 = dutWrapper_dut_frameBuffer_readAddrReg + 32'd64 ;
  assign x__h16693 = dutWrapper_dut_hdmiTpg_lineCount < 11'd5 ;
  assign x__h1706 =
	     responseFifo_fifo_wDataIn$whas ?
	       responseFifo_fifo_wDataIn$wget :
	       36'd0 ;
  assign x__h17296 =
	     (dutWrapper_dut_hdmiTpg_lineCount < 11'd581) ?
	       _theResult____h17195 :
	       result__h17312 ;
  assign x__h1807 = responseFifo_fifo_rRdPtr + 5'd1 ;
  assign x__h18466 = dutWrapper_dut_hdmiTpg_dataCount + 22'd1 ;
  assign x__h22227 = responseFifo_count + 32'd1 ;
  assign x__h23705 =
	     (dutWrapper_dut_fifoToAxi_axiBrespFifo_rCache[9] &&
	      dutWrapper_dut_fifoToAxi_axiBrespFifo_rCache[8:2] ==
	      dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr) ?
	       dutWrapper_dut_fifoToAxi_axiBrespFifo_rCache[1:0] :
	       dutWrapper_dut_fifoToAxi_axiBrespFifo_memory$DOB ;
  assign x__h25267 =
	     (dutWrapper_dut_fifoFromAxi_axiRrespFifo_rCache[9] &&
	      dutWrapper_dut_fifoFromAxi_axiRrespFifo_rCache[8:2] ==
	      dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr) ?
	       dutWrapper_dut_fifoFromAxi_axiRrespFifo_rCache[1:0] :
	       dutWrapper_dut_fifoFromAxi_axiRrespFifo_memory$DOB ;
  assign x__h29026 = requestFifo_count + 32'd1 ;
  assign x__h29336 = val__h29185 >> x__h29344 ;
  assign x__h29344 = { responseFifo_count[26:0], 5'd0 } ;
  assign x__h3203 =
	     dutWrapper_dut_fifoToAxi_dfifo_wDataIn$whas ?
	       dutWrapper_dut_fifoToAxi_dfifo_wDataIn$wget :
	       64'd0 ;
  assign x__h3304 = dutWrapper_dut_fifoToAxi_dfifo_rRdPtr + 5'd1 ;
  assign x__h4232 =
	     dutWrapper_dut_fifoToAxi_axiBrespFifo_pwEnqueue$whas ?
	       axiw0_writeResponse_responseCode :
	       2'd0 ;
  assign x__h4333 = dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr + 7'd1 ;
  assign x__h5741 =
	     MUX_dutWrapper_dut_fifoFromAxi_burstCountReg$write_1__SEL_1 ?
	       axir0_readData_data :
	       64'd0 ;
  assign x__h5842 = dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr + 7'd1 ;
  assign x__h6772 =
	     dutWrapper_dut_fifoFromAxi_axiRrespFifo_pwEnqueue$whas ?
	       axir0_readData_resp :
	       2'd0 ;
  assign x__h6873 = dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr + 7'd1 ;
  assign x__h710 =
	     requestFifo_fifo_pwEnqueue$whas ?
	       requestFifo_fifo_wDataIn$wget :
	       36'd0 ;
  assign x__h7871 =
	     WILL_FIRE_RL_dutWrapper_handlereadFifoStatusrequest ?
	       dutWrapper_dut_fifoStatusFifo_wDataIn$wget :
	       32'd0 ;
  assign x__h811 = requestFifo_fifo_rRdPtr + 5'd1 ;
  assign x__h8747 =
	     WILL_FIRE_RL_dutWrapper_handlereadFromFifoStatusrequest ?
	       dutWrapper_dut_fromFifoStatusFifo_wDataIn$wget :
	       32'd0 ;
  assign x__h8848 = dutWrapper_dut_fromFifoStatusFifo_rRdPtr + 6'd1 ;
  assign y__h20646 = dutWrapper_dut_axiTester_numWordsReg - 32'd1 ;
  assign y__h20955 = dutWrapper_dut_numWordsReg - 32'd1 ;
  assign y__h25713 = { requestFifo_fifo_wDataOut$wget[28:0], 3'd0 } ;
  always@(get_addr or
	  rf$D_OUT_2 or
	  result__h29458 or
	  dutWrapper_junkReqReg or
	  dutWrapper_requestFired or
	  dutWrapper_responseFired or
	  underflowCount or
	  dutWrapper_dut_vsyncPulseCountReg or dutWrapper_dut_frameCountReg)
  begin
    case (get_addr)
      12'h0:
	  IF_get_addr_EQ_0x24_16_THEN_dutWrapper_dut_fra_ETC___d835 =
	      result__h29458;
      12'h008:
	  IF_get_addr_EQ_0x24_16_THEN_dutWrapper_dut_fra_ETC___d835 =
	      32'h02142011;
      12'h00C:
	  IF_get_addr_EQ_0x24_16_THEN_dutWrapper_dut_fra_ETC___d835 =
	      dutWrapper_junkReqReg;
      12'h010:
	  IF_get_addr_EQ_0x24_16_THEN_dutWrapper_dut_fra_ETC___d835 =
	      dutWrapper_requestFired;
      12'h014:
	  IF_get_addr_EQ_0x24_16_THEN_dutWrapper_dut_fra_ETC___d835 =
	      dutWrapper_responseFired;
      12'h018:
	  IF_get_addr_EQ_0x24_16_THEN_dutWrapper_dut_fra_ETC___d835 =
	      underflowCount;
      12'h020:
	  IF_get_addr_EQ_0x24_16_THEN_dutWrapper_dut_fra_ETC___d835 =
	      dutWrapper_dut_vsyncPulseCountReg;
      12'h024:
	  IF_get_addr_EQ_0x24_16_THEN_dutWrapper_dut_fra_ETC___d835 =
	      dutWrapper_dut_frameCountReg;
      default: IF_get_addr_EQ_0x24_16_THEN_dutWrapper_dut_fra_ETC___d835 =
		   rf$D_OUT_2;
    endcase
  end
  always@(x__h17296 or
	  dutWrapper_dut_hdmiTpg_patternRegs_3 or
	  dutWrapper_dut_hdmiTpg_patternRegs or
	  dutWrapper_dut_hdmiTpg_patternRegs_1 or
	  dutWrapper_dut_hdmiTpg_patternRegs_2)
  begin
    case (x__h17296)
      2'd0:
	  IF_IF_dutWrapper_dut_hdmiTpg_lineCount_66_ULT__ETC___d892 =
	      dutWrapper_dut_hdmiTpg_patternRegs;
      2'd1:
	  IF_IF_dutWrapper_dut_hdmiTpg_lineCount_66_ULT__ETC___d892 =
	      dutWrapper_dut_hdmiTpg_patternRegs_1;
      2'd2:
	  IF_IF_dutWrapper_dut_hdmiTpg_lineCount_66_ULT__ETC___d892 =
	      dutWrapper_dut_hdmiTpg_patternRegs_2;
      2'd3:
	  IF_IF_dutWrapper_dut_hdmiTpg_lineCount_66_ULT__ETC___d892 =
	      dutWrapper_dut_hdmiTpg_patternRegs_3;
    endcase
  end
  always@(requestFifo_fifo_wDataOut$wget)
  begin
    case (requestFifo_fifo_wDataOut$wget[35:32])
      4'd0,
      4'd1,
      4'd2,
      4'd3,
      4'd4,
      4'd5,
      4'd6,
      4'd7,
      4'd8,
      4'd9,
      4'd10,
      4'd11,
      4'd12:
	  CASE_requestFifo_fifo_wDataOutwget_BITS_35_TO_ETC__q1 =
	      requestFifo_fifo_wDataOut$wget;
      default: CASE_requestFifo_fifo_wDataOutwget_BITS_35_TO_ETC__q1 =
		   { 4'd13, requestFifo_fifo_wDataOut$wget[31:0] };
    endcase
  end

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        dutWrapper_dut_axiTester_numWordsReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_axiTester_readAddrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_axiTester_readCountReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_axiTester_state <= `BSV_ASSIGNMENT_DELAY 3'd4;
	dutWrapper_dut_axiTester_valueReg <= `BSV_ASSIGNMENT_DELAY 64'd13;
	dutWrapper_dut_axiTester_writeAddrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_axiTester_writeCountReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_fifoFromAxi_addressPresented <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	dutWrapper_dut_fifoFromAxi_addrsBeatCount <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	dutWrapper_dut_fifoFromAxi_axiRrespFifo_rCache <= `BSV_ASSIGNMENT_DELAY
	    10'd170;
	dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	    7'd0;
	dutWrapper_dut_fifoFromAxi_axiRrespFifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	    7'd0;
	dutWrapper_dut_fifoFromAxi_baseReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_fifoFromAxi_boundsReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_fifoFromAxi_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	dutWrapper_dut_fifoFromAxi_enabledReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dutWrapper_dut_fifoFromAxi_lastDataBeatCount <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	dutWrapper_dut_fifoFromAxi_oneBeatAddressReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	dutWrapper_dut_fifoFromAxi_operationInProgress <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	dutWrapper_dut_fifoFromAxi_ptrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_fifoFromAxi_rfifo_rCache <= `BSV_ASSIGNMENT_DELAY
	    72'h2AAAAAAAAAAAAAAAAA;
	dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY 7'd0;
	dutWrapper_dut_fifoFromAxi_rfifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY 7'd0;
	dutWrapper_dut_fifoFromAxi_thirtyTwoBitTransferReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	dutWrapper_dut_fifoFromAxi_thresholdReg <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	dutWrapper_dut_fifoFromAxi_wordsDeqCount <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	dutWrapper_dut_fifoFromAxi_wordsReceivedCount <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	dutWrapper_dut_fifoStatusFifo_rCache <= `BSV_ASSIGNMENT_DELAY
	    39'h2AAAAAAAAA;
	dutWrapper_dut_fifoStatusFifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	dutWrapper_dut_fifoStatusFifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY 6'd0;
	dutWrapper_dut_fifoToAxi_addressPresented <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	dutWrapper_dut_fifoToAxi_addrsBeatCount <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	dutWrapper_dut_fifoToAxi_axiBrespFifo_rCache <= `BSV_ASSIGNMENT_DELAY
	    10'd170;
	dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	    7'd0;
	dutWrapper_dut_fifoToAxi_axiBrespFifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	    7'd0;
	dutWrapper_dut_fifoToAxi_baseReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_fifoToAxi_boundsReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_fifoToAxi_burstCountReg <= `BSV_ASSIGNMENT_DELAY 8'd0;
	dutWrapper_dut_fifoToAxi_dfifo_rCache <= `BSV_ASSIGNMENT_DELAY
	    70'h0AAAAAAAAAAAAAAAAA;
	dutWrapper_dut_fifoToAxi_dfifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY 5'd0;
	dutWrapper_dut_fifoToAxi_dfifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY 5'd0;
	dutWrapper_dut_fifoToAxi_enabledReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dutWrapper_dut_fifoToAxi_lastDataBeatCount <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	dutWrapper_dut_fifoToAxi_oneBeatAddressReg <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	dutWrapper_dut_fifoToAxi_operationInProgress <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	dutWrapper_dut_fifoToAxi_ptrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_fifoToAxi_thirtyTwoBitTransferReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	dutWrapper_dut_fifoToAxi_thresholdReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_fifoToAxi_wordsEnqCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_fifoToAxi_wordsWrittenCount <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	dutWrapper_dut_firstReadSent <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rCache <= `BSV_ASSIGNMENT_DELAY
	    10'd170;
	dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	    7'd0;
	dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	    7'd0;
	dutWrapper_dut_frameBuffer_axiMaster_bfifo_rCache <= `BSV_ASSIGNMENT_DELAY
	    8'd42;
	dutWrapper_dut_frameBuffer_axiMaster_bfifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	    5'd0;
	dutWrapper_dut_frameBuffer_axiMaster_bfifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	    5'd0;
	dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rCache <= `BSV_ASSIGNMENT_DELAY
	    46'h0AAAAAAAAAAA;
	dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	    5'd0;
	dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	    5'd0;
	dutWrapper_dut_frameBuffer_axiMaster_readIdReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	dutWrapper_dut_frameBuffer_axiMaster_rfifo_rCache <= `BSV_ASSIGNMENT_DELAY
	    72'h2AAAAAAAAAAAAAAAAA;
	dutWrapper_dut_frameBuffer_axiMaster_rfifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	    7'd0;
	dutWrapper_dut_frameBuffer_axiMaster_rfifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	    7'd0;
	dutWrapper_dut_frameBuffer_axiMaster_wAddrReg <= `BSV_ASSIGNMENT_DELAY
	    32'd0;
	dutWrapper_dut_frameBuffer_axiMaster_wAddressPresented <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	dutWrapper_dut_frameBuffer_axiMaster_wBurstCountReg <= `BSV_ASSIGNMENT_DELAY
	    8'd0;
	dutWrapper_dut_frameBuffer_axiMaster_wfifo_rCache <= `BSV_ASSIGNMENT_DELAY
	    72'h2AAAAAAAAAAAAAAAAA;
	dutWrapper_dut_frameBuffer_axiMaster_wfifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	    7'd0;
	dutWrapper_dut_frameBuffer_axiMaster_wfifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	    7'd0;
	dutWrapper_dut_frameBuffer_axiMaster_writeIdReg <= `BSV_ASSIGNMENT_DELAY
	    1'd0;
	dutWrapper_dut_frameBuffer_fbc <= `BSV_ASSIGNMENT_DELAY 68'd0;
	dutWrapper_dut_frameBuffer_lineAddrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_frameBuffer_lineCountReg <= `BSV_ASSIGNMENT_DELAY
	    12'd0;
	dutWrapper_dut_frameBuffer_pixelCountReg <= `BSV_ASSIGNMENT_DELAY
	    12'd0;
	dutWrapper_dut_frameBuffer_readAddrReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_frameBuffer_running <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dutWrapper_dut_frameCountReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_fromFifoStatusFifo_rCache <= `BSV_ASSIGNMENT_DELAY
	    39'h2AAAAAAAAA;
	dutWrapper_dut_fromFifoStatusFifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	    6'd0;
	dutWrapper_dut_fromFifoStatusFifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	    6'd0;
	dutWrapper_dut_numWordsReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_readCompletedSent <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dutWrapper_dut_readCountReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_readTimer_runningReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dutWrapper_dut_readTimer_timerReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_result2Reg <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	dutWrapper_dut_resultReg <= `BSV_ASSIGNMENT_DELAY 33'h0AAAAAAAA;
	dutWrapper_dut_shadowFrameBufferBase <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_testCompletedReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dutWrapper_dut_testReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dutWrapper_dut_testResultReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_valueReg <= `BSV_ASSIGNMENT_DELAY 32'd13;
	dutWrapper_dut_vsyncPulseCountReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_writeCountReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_writeQueuedSent <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dutWrapper_dut_writeTimer_runningReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dutWrapper_dut_writeTimer_timerReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_junkReqReg <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_requestFired <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_requestTimeLimitReg <= `BSV_ASSIGNMENT_DELAY 16'd65535;
	dutWrapper_requestTimerReg <= `BSV_ASSIGNMENT_DELAY 16'd0;
	dutWrapper_responseFired <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_responseTimeLimitReg <= `BSV_ASSIGNMENT_DELAY 16'd65535;
	dutWrapper_responseTimerReg <= `BSV_ASSIGNMENT_DELAY 16'd0;
	getWordCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	interruptCleared <= `BSV_ASSIGNMENT_DELAY 1'd0;
	interrupted <= `BSV_ASSIGNMENT_DELAY 1'd0;
	putWordCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
	requestFifo_buff <= `BSV_ASSIGNMENT_DELAY 36'd0;
	requestFifo_count <= `BSV_ASSIGNMENT_DELAY 32'd0;
	requestFifo_fifo_rCache <= `BSV_ASSIGNMENT_DELAY 42'h0AAAAAAAAAA;
	requestFifo_fifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY 5'd0;
	requestFifo_fifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY 5'd0;
	responseFifo_count <= `BSV_ASSIGNMENT_DELAY 32'd0;
	responseFifo_fifo_rCache <= `BSV_ASSIGNMENT_DELAY 42'h0AAAAAAAAAA;
	responseFifo_fifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY 5'd0;
	responseFifo_fifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY 5'd0;
	underflowCount <= `BSV_ASSIGNMENT_DELAY 32'd0;
      end
    else
      begin
        if (dutWrapper_dut_axiTester_numWordsReg$EN)
	  dutWrapper_dut_axiTester_numWordsReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_axiTester_numWordsReg$D_IN;
	if (dutWrapper_dut_axiTester_readAddrReg$EN)
	  dutWrapper_dut_axiTester_readAddrReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_axiTester_readAddrReg$D_IN;
	if (dutWrapper_dut_axiTester_readCountReg$EN)
	  dutWrapper_dut_axiTester_readCountReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_axiTester_readCountReg$D_IN;
	if (dutWrapper_dut_axiTester_state$EN)
	  dutWrapper_dut_axiTester_state <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_axiTester_state$D_IN;
	if (dutWrapper_dut_axiTester_valueReg$EN)
	  dutWrapper_dut_axiTester_valueReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_axiTester_valueReg$D_IN;
	if (dutWrapper_dut_axiTester_writeAddrReg$EN)
	  dutWrapper_dut_axiTester_writeAddrReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_axiTester_writeAddrReg$D_IN;
	if (dutWrapper_dut_axiTester_writeCountReg$EN)
	  dutWrapper_dut_axiTester_writeCountReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_axiTester_writeCountReg$D_IN;
	if (dutWrapper_dut_fifoFromAxi_addressPresented$EN)
	  dutWrapper_dut_fifoFromAxi_addressPresented <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoFromAxi_addressPresented$D_IN;
	if (dutWrapper_dut_fifoFromAxi_addrsBeatCount$EN)
	  dutWrapper_dut_fifoFromAxi_addrsBeatCount <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoFromAxi_addrsBeatCount$D_IN;
	if (dutWrapper_dut_fifoFromAxi_axiRrespFifo_rCache$EN)
	  dutWrapper_dut_fifoFromAxi_axiRrespFifo_rCache <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoFromAxi_axiRrespFifo_rCache$D_IN;
	if (dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr$EN)
	  dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr$D_IN;
	if (dutWrapper_dut_fifoFromAxi_axiRrespFifo_rWrPtr$EN)
	  dutWrapper_dut_fifoFromAxi_axiRrespFifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoFromAxi_axiRrespFifo_rWrPtr$D_IN;
	if (dutWrapper_dut_fifoFromAxi_baseReg$EN)
	  dutWrapper_dut_fifoFromAxi_baseReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoFromAxi_baseReg$D_IN;
	if (dutWrapper_dut_fifoFromAxi_boundsReg$EN)
	  dutWrapper_dut_fifoFromAxi_boundsReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoFromAxi_boundsReg$D_IN;
	if (dutWrapper_dut_fifoFromAxi_burstCountReg$EN)
	  dutWrapper_dut_fifoFromAxi_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoFromAxi_burstCountReg$D_IN;
	if (dutWrapper_dut_fifoFromAxi_enabledReg$EN)
	  dutWrapper_dut_fifoFromAxi_enabledReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoFromAxi_enabledReg$D_IN;
	if (dutWrapper_dut_fifoFromAxi_lastDataBeatCount$EN)
	  dutWrapper_dut_fifoFromAxi_lastDataBeatCount <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoFromAxi_lastDataBeatCount$D_IN;
	if (dutWrapper_dut_fifoFromAxi_oneBeatAddressReg$EN)
	  dutWrapper_dut_fifoFromAxi_oneBeatAddressReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoFromAxi_oneBeatAddressReg$D_IN;
	if (dutWrapper_dut_fifoFromAxi_operationInProgress$EN)
	  dutWrapper_dut_fifoFromAxi_operationInProgress <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoFromAxi_operationInProgress$D_IN;
	if (dutWrapper_dut_fifoFromAxi_ptrReg$EN)
	  dutWrapper_dut_fifoFromAxi_ptrReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoFromAxi_ptrReg$D_IN;
	if (dutWrapper_dut_fifoFromAxi_rfifo_rCache$EN)
	  dutWrapper_dut_fifoFromAxi_rfifo_rCache <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoFromAxi_rfifo_rCache$D_IN;
	if (dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr$EN)
	  dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr$D_IN;
	if (dutWrapper_dut_fifoFromAxi_rfifo_rWrPtr$EN)
	  dutWrapper_dut_fifoFromAxi_rfifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoFromAxi_rfifo_rWrPtr$D_IN;
	if (dutWrapper_dut_fifoFromAxi_thirtyTwoBitTransferReg$EN)
	  dutWrapper_dut_fifoFromAxi_thirtyTwoBitTransferReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoFromAxi_thirtyTwoBitTransferReg$D_IN;
	if (dutWrapper_dut_fifoFromAxi_thresholdReg$EN)
	  dutWrapper_dut_fifoFromAxi_thresholdReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoFromAxi_thresholdReg$D_IN;
	if (dutWrapper_dut_fifoFromAxi_wordsDeqCount$EN)
	  dutWrapper_dut_fifoFromAxi_wordsDeqCount <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoFromAxi_wordsDeqCount$D_IN;
	if (dutWrapper_dut_fifoFromAxi_wordsReceivedCount$EN)
	  dutWrapper_dut_fifoFromAxi_wordsReceivedCount <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoFromAxi_wordsReceivedCount$D_IN;
	if (dutWrapper_dut_fifoStatusFifo_rCache$EN)
	  dutWrapper_dut_fifoStatusFifo_rCache <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoStatusFifo_rCache$D_IN;
	if (dutWrapper_dut_fifoStatusFifo_rRdPtr$EN)
	  dutWrapper_dut_fifoStatusFifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoStatusFifo_rRdPtr$D_IN;
	if (dutWrapper_dut_fifoStatusFifo_rWrPtr$EN)
	  dutWrapper_dut_fifoStatusFifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoStatusFifo_rWrPtr$D_IN;
	if (dutWrapper_dut_fifoToAxi_addressPresented$EN)
	  dutWrapper_dut_fifoToAxi_addressPresented <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoToAxi_addressPresented$D_IN;
	if (dutWrapper_dut_fifoToAxi_addrsBeatCount$EN)
	  dutWrapper_dut_fifoToAxi_addrsBeatCount <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoToAxi_addrsBeatCount$D_IN;
	if (dutWrapper_dut_fifoToAxi_axiBrespFifo_rCache$EN)
	  dutWrapper_dut_fifoToAxi_axiBrespFifo_rCache <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoToAxi_axiBrespFifo_rCache$D_IN;
	if (dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr$EN)
	  dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr$D_IN;
	if (dutWrapper_dut_fifoToAxi_axiBrespFifo_rWrPtr$EN)
	  dutWrapper_dut_fifoToAxi_axiBrespFifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoToAxi_axiBrespFifo_rWrPtr$D_IN;
	if (dutWrapper_dut_fifoToAxi_baseReg$EN)
	  dutWrapper_dut_fifoToAxi_baseReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoToAxi_baseReg$D_IN;
	if (dutWrapper_dut_fifoToAxi_boundsReg$EN)
	  dutWrapper_dut_fifoToAxi_boundsReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoToAxi_boundsReg$D_IN;
	if (dutWrapper_dut_fifoToAxi_burstCountReg$EN)
	  dutWrapper_dut_fifoToAxi_burstCountReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoToAxi_burstCountReg$D_IN;
	if (dutWrapper_dut_fifoToAxi_dfifo_rCache$EN)
	  dutWrapper_dut_fifoToAxi_dfifo_rCache <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoToAxi_dfifo_rCache$D_IN;
	if (dutWrapper_dut_fifoToAxi_dfifo_rRdPtr$EN)
	  dutWrapper_dut_fifoToAxi_dfifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoToAxi_dfifo_rRdPtr$D_IN;
	if (dutWrapper_dut_fifoToAxi_dfifo_rWrPtr$EN)
	  dutWrapper_dut_fifoToAxi_dfifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoToAxi_dfifo_rWrPtr$D_IN;
	if (dutWrapper_dut_fifoToAxi_enabledReg$EN)
	  dutWrapper_dut_fifoToAxi_enabledReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoToAxi_enabledReg$D_IN;
	if (dutWrapper_dut_fifoToAxi_lastDataBeatCount$EN)
	  dutWrapper_dut_fifoToAxi_lastDataBeatCount <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoToAxi_lastDataBeatCount$D_IN;
	if (dutWrapper_dut_fifoToAxi_oneBeatAddressReg$EN)
	  dutWrapper_dut_fifoToAxi_oneBeatAddressReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoToAxi_oneBeatAddressReg$D_IN;
	if (dutWrapper_dut_fifoToAxi_operationInProgress$EN)
	  dutWrapper_dut_fifoToAxi_operationInProgress <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoToAxi_operationInProgress$D_IN;
	if (dutWrapper_dut_fifoToAxi_ptrReg$EN)
	  dutWrapper_dut_fifoToAxi_ptrReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoToAxi_ptrReg$D_IN;
	if (dutWrapper_dut_fifoToAxi_thirtyTwoBitTransferReg$EN)
	  dutWrapper_dut_fifoToAxi_thirtyTwoBitTransferReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoToAxi_thirtyTwoBitTransferReg$D_IN;
	if (dutWrapper_dut_fifoToAxi_thresholdReg$EN)
	  dutWrapper_dut_fifoToAxi_thresholdReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoToAxi_thresholdReg$D_IN;
	if (dutWrapper_dut_fifoToAxi_wordsEnqCount$EN)
	  dutWrapper_dut_fifoToAxi_wordsEnqCount <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoToAxi_wordsEnqCount$D_IN;
	if (dutWrapper_dut_fifoToAxi_wordsWrittenCount$EN)
	  dutWrapper_dut_fifoToAxi_wordsWrittenCount <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fifoToAxi_wordsWrittenCount$D_IN;
	if (dutWrapper_dut_firstReadSent$EN)
	  dutWrapper_dut_firstReadSent <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_firstReadSent$D_IN;
	if (dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rCache$EN)
	  dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rCache <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rCache$D_IN;
	if (dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rRdPtr$EN)
	  dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rRdPtr$D_IN;
	if (dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rWrPtr$EN)
	  dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rWrPtr$D_IN;
	if (dutWrapper_dut_frameBuffer_axiMaster_bfifo_rCache$EN)
	  dutWrapper_dut_frameBuffer_axiMaster_bfifo_rCache <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_axiMaster_bfifo_rCache$D_IN;
	if (dutWrapper_dut_frameBuffer_axiMaster_bfifo_rRdPtr$EN)
	  dutWrapper_dut_frameBuffer_axiMaster_bfifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_axiMaster_bfifo_rRdPtr$D_IN;
	if (dutWrapper_dut_frameBuffer_axiMaster_bfifo_rWrPtr$EN)
	  dutWrapper_dut_frameBuffer_axiMaster_bfifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_axiMaster_bfifo_rWrPtr$D_IN;
	if (dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rCache$EN)
	  dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rCache <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rCache$D_IN;
	if (dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rRdPtr$EN)
	  dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rRdPtr$D_IN;
	if (dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rWrPtr$EN)
	  dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rWrPtr$D_IN;
	if (dutWrapper_dut_frameBuffer_axiMaster_readIdReg$EN)
	  dutWrapper_dut_frameBuffer_axiMaster_readIdReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_axiMaster_readIdReg$D_IN;
	if (dutWrapper_dut_frameBuffer_axiMaster_rfifo_rCache$EN)
	  dutWrapper_dut_frameBuffer_axiMaster_rfifo_rCache <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_axiMaster_rfifo_rCache$D_IN;
	if (dutWrapper_dut_frameBuffer_axiMaster_rfifo_rRdPtr$EN)
	  dutWrapper_dut_frameBuffer_axiMaster_rfifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_axiMaster_rfifo_rRdPtr$D_IN;
	if (dutWrapper_dut_frameBuffer_axiMaster_rfifo_rWrPtr$EN)
	  dutWrapper_dut_frameBuffer_axiMaster_rfifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_axiMaster_rfifo_rWrPtr$D_IN;
	if (dutWrapper_dut_frameBuffer_axiMaster_wAddrReg$EN)
	  dutWrapper_dut_frameBuffer_axiMaster_wAddrReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_axiMaster_wAddrReg$D_IN;
	if (dutWrapper_dut_frameBuffer_axiMaster_wAddressPresented$EN)
	  dutWrapper_dut_frameBuffer_axiMaster_wAddressPresented <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_axiMaster_wAddressPresented$D_IN;
	if (dutWrapper_dut_frameBuffer_axiMaster_wBurstCountReg$EN)
	  dutWrapper_dut_frameBuffer_axiMaster_wBurstCountReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_axiMaster_wBurstCountReg$D_IN;
	if (dutWrapper_dut_frameBuffer_axiMaster_wfifo_rCache$EN)
	  dutWrapper_dut_frameBuffer_axiMaster_wfifo_rCache <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_axiMaster_wfifo_rCache$D_IN;
	if (dutWrapper_dut_frameBuffer_axiMaster_wfifo_rRdPtr$EN)
	  dutWrapper_dut_frameBuffer_axiMaster_wfifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_axiMaster_wfifo_rRdPtr$D_IN;
	if (dutWrapper_dut_frameBuffer_axiMaster_wfifo_rWrPtr$EN)
	  dutWrapper_dut_frameBuffer_axiMaster_wfifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_axiMaster_wfifo_rWrPtr$D_IN;
	if (dutWrapper_dut_frameBuffer_axiMaster_writeIdReg$EN)
	  dutWrapper_dut_frameBuffer_axiMaster_writeIdReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_axiMaster_writeIdReg$D_IN;
	if (dutWrapper_dut_frameBuffer_fbc$EN)
	  dutWrapper_dut_frameBuffer_fbc <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_fbc$D_IN;
	if (dutWrapper_dut_frameBuffer_lineAddrReg$EN)
	  dutWrapper_dut_frameBuffer_lineAddrReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_lineAddrReg$D_IN;
	if (dutWrapper_dut_frameBuffer_lineCountReg$EN)
	  dutWrapper_dut_frameBuffer_lineCountReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_lineCountReg$D_IN;
	if (dutWrapper_dut_frameBuffer_pixelCountReg$EN)
	  dutWrapper_dut_frameBuffer_pixelCountReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_pixelCountReg$D_IN;
	if (dutWrapper_dut_frameBuffer_readAddrReg$EN)
	  dutWrapper_dut_frameBuffer_readAddrReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_readAddrReg$D_IN;
	if (dutWrapper_dut_frameBuffer_running$EN)
	  dutWrapper_dut_frameBuffer_running <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameBuffer_running$D_IN;
	if (dutWrapper_dut_frameCountReg$EN)
	  dutWrapper_dut_frameCountReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_frameCountReg$D_IN;
	if (dutWrapper_dut_fromFifoStatusFifo_rCache$EN)
	  dutWrapper_dut_fromFifoStatusFifo_rCache <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fromFifoStatusFifo_rCache$D_IN;
	if (dutWrapper_dut_fromFifoStatusFifo_rRdPtr$EN)
	  dutWrapper_dut_fromFifoStatusFifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fromFifoStatusFifo_rRdPtr$D_IN;
	if (dutWrapper_dut_fromFifoStatusFifo_rWrPtr$EN)
	  dutWrapper_dut_fromFifoStatusFifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_fromFifoStatusFifo_rWrPtr$D_IN;
	if (dutWrapper_dut_numWordsReg$EN)
	  dutWrapper_dut_numWordsReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_numWordsReg$D_IN;
	if (dutWrapper_dut_readCompletedSent$EN)
	  dutWrapper_dut_readCompletedSent <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_readCompletedSent$D_IN;
	if (dutWrapper_dut_readCountReg$EN)
	  dutWrapper_dut_readCountReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_readCountReg$D_IN;
	if (dutWrapper_dut_readTimer_runningReg$EN)
	  dutWrapper_dut_readTimer_runningReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_readTimer_runningReg$D_IN;
	if (dutWrapper_dut_readTimer_timerReg$EN)
	  dutWrapper_dut_readTimer_timerReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_readTimer_timerReg$D_IN;
	if (dutWrapper_dut_result2Reg$EN)
	  dutWrapper_dut_result2Reg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_result2Reg$D_IN;
	if (dutWrapper_dut_resultReg$EN)
	  dutWrapper_dut_resultReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_resultReg$D_IN;
	if (dutWrapper_dut_shadowFrameBufferBase$EN)
	  dutWrapper_dut_shadowFrameBufferBase <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_shadowFrameBufferBase$D_IN;
	if (dutWrapper_dut_testCompletedReg$EN)
	  dutWrapper_dut_testCompletedReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_testCompletedReg$D_IN;
	if (dutWrapper_dut_testReg$EN)
	  dutWrapper_dut_testReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_testReg$D_IN;
	if (dutWrapper_dut_testResultReg$EN)
	  dutWrapper_dut_testResultReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_testResultReg$D_IN;
	if (dutWrapper_dut_valueReg$EN)
	  dutWrapper_dut_valueReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_valueReg$D_IN;
	if (dutWrapper_dut_vsyncPulseCountReg$EN)
	  dutWrapper_dut_vsyncPulseCountReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_vsyncPulseCountReg$D_IN;
	if (dutWrapper_dut_writeCountReg$EN)
	  dutWrapper_dut_writeCountReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_writeCountReg$D_IN;
	if (dutWrapper_dut_writeQueuedSent$EN)
	  dutWrapper_dut_writeQueuedSent <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_writeQueuedSent$D_IN;
	if (dutWrapper_dut_writeTimer_runningReg$EN)
	  dutWrapper_dut_writeTimer_runningReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_writeTimer_runningReg$D_IN;
	if (dutWrapper_dut_writeTimer_timerReg$EN)
	  dutWrapper_dut_writeTimer_timerReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_writeTimer_timerReg$D_IN;
	if (dutWrapper_junkReqReg$EN)
	  dutWrapper_junkReqReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_junkReqReg$D_IN;
	if (dutWrapper_requestFired$EN)
	  dutWrapper_requestFired <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_requestFired$D_IN;
	if (dutWrapper_requestTimeLimitReg$EN)
	  dutWrapper_requestTimeLimitReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_requestTimeLimitReg$D_IN;
	if (dutWrapper_requestTimerReg$EN)
	  dutWrapper_requestTimerReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_requestTimerReg$D_IN;
	if (dutWrapper_responseFired$EN)
	  dutWrapper_responseFired <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_responseFired$D_IN;
	if (dutWrapper_responseTimeLimitReg$EN)
	  dutWrapper_responseTimeLimitReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_responseTimeLimitReg$D_IN;
	if (dutWrapper_responseTimerReg$EN)
	  dutWrapper_responseTimerReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_responseTimerReg$D_IN;
	if (getWordCount$EN)
	  getWordCount <= `BSV_ASSIGNMENT_DELAY getWordCount$D_IN;
	if (interruptCleared$EN)
	  interruptCleared <= `BSV_ASSIGNMENT_DELAY interruptCleared$D_IN;
	if (interrupted$EN)
	  interrupted <= `BSV_ASSIGNMENT_DELAY interrupted$D_IN;
	if (putWordCount$EN)
	  putWordCount <= `BSV_ASSIGNMENT_DELAY putWordCount$D_IN;
	if (requestFifo_buff$EN)
	  requestFifo_buff <= `BSV_ASSIGNMENT_DELAY requestFifo_buff$D_IN;
	if (requestFifo_count$EN)
	  requestFifo_count <= `BSV_ASSIGNMENT_DELAY requestFifo_count$D_IN;
	if (requestFifo_fifo_rCache$EN)
	  requestFifo_fifo_rCache <= `BSV_ASSIGNMENT_DELAY
	      requestFifo_fifo_rCache$D_IN;
	if (requestFifo_fifo_rRdPtr$EN)
	  requestFifo_fifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      requestFifo_fifo_rRdPtr$D_IN;
	if (requestFifo_fifo_rWrPtr$EN)
	  requestFifo_fifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      requestFifo_fifo_rWrPtr$D_IN;
	if (responseFifo_count$EN)
	  responseFifo_count <= `BSV_ASSIGNMENT_DELAY responseFifo_count$D_IN;
	if (responseFifo_fifo_rCache$EN)
	  responseFifo_fifo_rCache <= `BSV_ASSIGNMENT_DELAY
	      responseFifo_fifo_rCache$D_IN;
	if (responseFifo_fifo_rRdPtr$EN)
	  responseFifo_fifo_rRdPtr <= `BSV_ASSIGNMENT_DELAY
	      responseFifo_fifo_rRdPtr$D_IN;
	if (responseFifo_fifo_rWrPtr$EN)
	  responseFifo_fifo_rWrPtr <= `BSV_ASSIGNMENT_DELAY
	      responseFifo_fifo_rWrPtr$D_IN;
	if (underflowCount$EN)
	  underflowCount <= `BSV_ASSIGNMENT_DELAY underflowCount$D_IN;
      end
  end

  always@(posedge CLK_hdmi_ref_clk)
  begin
    if (dutWrapper_dut_hdmi_reset$OUT_RST == `BSV_RESET_VALUE)
      begin
        dutWrapper_dut_hdmiTpg_dataCount <= `BSV_ASSIGNMENT_DELAY 22'd0;
	dutWrapper_dut_hdmiTpg_dataEnableReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dutWrapper_dut_hdmiTpg_dataReg <= `BSV_ASSIGNMENT_DELAY 16'd0;
	dutWrapper_dut_hdmiTpg_hsyncReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
	dutWrapper_dut_hdmiTpg_lineCount <= `BSV_ASSIGNMENT_DELAY 11'd0;
	dutWrapper_dut_hdmiTpg_patternRegs <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_hdmiTpg_patternRegs_1 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_hdmiTpg_patternRegs_2 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_hdmiTpg_patternRegs_3 <= `BSV_ASSIGNMENT_DELAY 32'd0;
	dutWrapper_dut_hdmiTpg_pixelCount <= `BSV_ASSIGNMENT_DELAY 12'd0;
	dutWrapper_dut_hdmiTpg_shadowTestPatternEnabled <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	dutWrapper_dut_hdmiTpg_testPatternEnabled <= `BSV_ASSIGNMENT_DELAY
	    1'd1;
	dutWrapper_dut_hdmiTpg_vsyncReg <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (dutWrapper_dut_hdmiTpg_dataCount$EN)
	  dutWrapper_dut_hdmiTpg_dataCount <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_hdmiTpg_dataCount$D_IN;
	if (dutWrapper_dut_hdmiTpg_dataEnableReg$EN)
	  dutWrapper_dut_hdmiTpg_dataEnableReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_hdmiTpg_dataEnableReg$D_IN;
	if (dutWrapper_dut_hdmiTpg_dataReg$EN)
	  dutWrapper_dut_hdmiTpg_dataReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_hdmiTpg_dataReg$D_IN;
	if (dutWrapper_dut_hdmiTpg_hsyncReg$EN)
	  dutWrapper_dut_hdmiTpg_hsyncReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_hdmiTpg_hsyncReg$D_IN;
	if (dutWrapper_dut_hdmiTpg_lineCount$EN)
	  dutWrapper_dut_hdmiTpg_lineCount <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_hdmiTpg_lineCount$D_IN;
	if (dutWrapper_dut_hdmiTpg_patternRegs$EN)
	  dutWrapper_dut_hdmiTpg_patternRegs <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_hdmiTpg_patternRegs$D_IN;
	if (dutWrapper_dut_hdmiTpg_patternRegs_1$EN)
	  dutWrapper_dut_hdmiTpg_patternRegs_1 <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_hdmiTpg_patternRegs_1$D_IN;
	if (dutWrapper_dut_hdmiTpg_patternRegs_2$EN)
	  dutWrapper_dut_hdmiTpg_patternRegs_2 <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_hdmiTpg_patternRegs_2$D_IN;
	if (dutWrapper_dut_hdmiTpg_patternRegs_3$EN)
	  dutWrapper_dut_hdmiTpg_patternRegs_3 <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_hdmiTpg_patternRegs_3$D_IN;
	if (dutWrapper_dut_hdmiTpg_pixelCount$EN)
	  dutWrapper_dut_hdmiTpg_pixelCount <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_hdmiTpg_pixelCount$D_IN;
	if (dutWrapper_dut_hdmiTpg_shadowTestPatternEnabled$EN)
	  dutWrapper_dut_hdmiTpg_shadowTestPatternEnabled <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_hdmiTpg_shadowTestPatternEnabled$D_IN;
	if (dutWrapper_dut_hdmiTpg_testPatternEnabled$EN)
	  dutWrapper_dut_hdmiTpg_testPatternEnabled <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_hdmiTpg_testPatternEnabled$D_IN;
	if (dutWrapper_dut_hdmiTpg_vsyncReg$EN)
	  dutWrapper_dut_hdmiTpg_vsyncReg <= `BSV_ASSIGNMENT_DELAY
	      dutWrapper_dut_hdmiTpg_vsyncReg$D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    dutWrapper_dut_axiTester_numWordsReg = 32'hAAAAAAAA;
    dutWrapper_dut_axiTester_readAddrReg = 32'hAAAAAAAA;
    dutWrapper_dut_axiTester_readCountReg = 32'hAAAAAAAA;
    dutWrapper_dut_axiTester_state = 3'h2;
    dutWrapper_dut_axiTester_valueReg = 64'hAAAAAAAAAAAAAAAA;
    dutWrapper_dut_axiTester_writeAddrReg = 32'hAAAAAAAA;
    dutWrapper_dut_axiTester_writeCountReg = 32'hAAAAAAAA;
    dutWrapper_dut_fifoFromAxi_addressPresented = 1'h0;
    dutWrapper_dut_fifoFromAxi_addrsBeatCount = 32'hAAAAAAAA;
    dutWrapper_dut_fifoFromAxi_axiRrespFifo_rCache = 10'h2AA;
    dutWrapper_dut_fifoFromAxi_axiRrespFifo_rRdPtr = 7'h2A;
    dutWrapper_dut_fifoFromAxi_axiRrespFifo_rWrPtr = 7'h2A;
    dutWrapper_dut_fifoFromAxi_baseReg = 32'hAAAAAAAA;
    dutWrapper_dut_fifoFromAxi_boundsReg = 32'hAAAAAAAA;
    dutWrapper_dut_fifoFromAxi_burstCountReg = 8'hAA;
    dutWrapper_dut_fifoFromAxi_enabledReg = 1'h0;
    dutWrapper_dut_fifoFromAxi_lastDataBeatCount = 32'hAAAAAAAA;
    dutWrapper_dut_fifoFromAxi_oneBeatAddressReg = 1'h0;
    dutWrapper_dut_fifoFromAxi_operationInProgress = 1'h0;
    dutWrapper_dut_fifoFromAxi_ptrReg = 32'hAAAAAAAA;
    dutWrapper_dut_fifoFromAxi_rfifo_rCache = 72'hAAAAAAAAAAAAAAAAAA;
    dutWrapper_dut_fifoFromAxi_rfifo_rRdPtr = 7'h2A;
    dutWrapper_dut_fifoFromAxi_rfifo_rWrPtr = 7'h2A;
    dutWrapper_dut_fifoFromAxi_thirtyTwoBitTransferReg = 1'h0;
    dutWrapper_dut_fifoFromAxi_thresholdReg = 32'hAAAAAAAA;
    dutWrapper_dut_fifoFromAxi_wordsDeqCount = 32'hAAAAAAAA;
    dutWrapper_dut_fifoFromAxi_wordsReceivedCount = 32'hAAAAAAAA;
    dutWrapper_dut_fifoStatusFifo_rCache = 39'h2AAAAAAAAA;
    dutWrapper_dut_fifoStatusFifo_rRdPtr = 6'h2A;
    dutWrapper_dut_fifoStatusFifo_rWrPtr = 6'h2A;
    dutWrapper_dut_fifoToAxi_addressPresented = 1'h0;
    dutWrapper_dut_fifoToAxi_addrsBeatCount = 32'hAAAAAAAA;
    dutWrapper_dut_fifoToAxi_axiBrespFifo_rCache = 10'h2AA;
    dutWrapper_dut_fifoToAxi_axiBrespFifo_rRdPtr = 7'h2A;
    dutWrapper_dut_fifoToAxi_axiBrespFifo_rWrPtr = 7'h2A;
    dutWrapper_dut_fifoToAxi_baseReg = 32'hAAAAAAAA;
    dutWrapper_dut_fifoToAxi_boundsReg = 32'hAAAAAAAA;
    dutWrapper_dut_fifoToAxi_burstCountReg = 8'hAA;
    dutWrapper_dut_fifoToAxi_dfifo_rCache = 70'h2AAAAAAAAAAAAAAAAA;
    dutWrapper_dut_fifoToAxi_dfifo_rRdPtr = 5'h0A;
    dutWrapper_dut_fifoToAxi_dfifo_rWrPtr = 5'h0A;
    dutWrapper_dut_fifoToAxi_enabledReg = 1'h0;
    dutWrapper_dut_fifoToAxi_lastDataBeatCount = 32'hAAAAAAAA;
    dutWrapper_dut_fifoToAxi_oneBeatAddressReg = 1'h0;
    dutWrapper_dut_fifoToAxi_operationInProgress = 1'h0;
    dutWrapper_dut_fifoToAxi_ptrReg = 32'hAAAAAAAA;
    dutWrapper_dut_fifoToAxi_thirtyTwoBitTransferReg = 1'h0;
    dutWrapper_dut_fifoToAxi_thresholdReg = 32'hAAAAAAAA;
    dutWrapper_dut_fifoToAxi_wordsEnqCount = 32'hAAAAAAAA;
    dutWrapper_dut_fifoToAxi_wordsWrittenCount = 32'hAAAAAAAA;
    dutWrapper_dut_firstReadSent = 1'h0;
    dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rCache = 10'h2AA;
    dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rRdPtr = 7'h2A;
    dutWrapper_dut_frameBuffer_axiMaster_axiBrespFifo_rWrPtr = 7'h2A;
    dutWrapper_dut_frameBuffer_axiMaster_bfifo_rCache = 8'hAA;
    dutWrapper_dut_frameBuffer_axiMaster_bfifo_rRdPtr = 5'h0A;
    dutWrapper_dut_frameBuffer_axiMaster_bfifo_rWrPtr = 5'h0A;
    dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rCache = 46'h2AAAAAAAAAAA;
    dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rRdPtr = 5'h0A;
    dutWrapper_dut_frameBuffer_axiMaster_raddrFifo_rWrPtr = 5'h0A;
    dutWrapper_dut_frameBuffer_axiMaster_readIdReg = 1'h0;
    dutWrapper_dut_frameBuffer_axiMaster_rfifo_rCache =
	72'hAAAAAAAAAAAAAAAAAA;
    dutWrapper_dut_frameBuffer_axiMaster_rfifo_rRdPtr = 7'h2A;
    dutWrapper_dut_frameBuffer_axiMaster_rfifo_rWrPtr = 7'h2A;
    dutWrapper_dut_frameBuffer_axiMaster_wAddrReg = 32'hAAAAAAAA;
    dutWrapper_dut_frameBuffer_axiMaster_wAddressPresented = 1'h0;
    dutWrapper_dut_frameBuffer_axiMaster_wBurstCountReg = 8'hAA;
    dutWrapper_dut_frameBuffer_axiMaster_wfifo_rCache =
	72'hAAAAAAAAAAAAAAAAAA;
    dutWrapper_dut_frameBuffer_axiMaster_wfifo_rRdPtr = 7'h2A;
    dutWrapper_dut_frameBuffer_axiMaster_wfifo_rWrPtr = 7'h2A;
    dutWrapper_dut_frameBuffer_axiMaster_writeIdReg = 1'h0;
    dutWrapper_dut_frameBuffer_fbc = 68'hAAAAAAAAAAAAAAAAA;
    dutWrapper_dut_frameBuffer_lineAddrReg = 32'hAAAAAAAA;
    dutWrapper_dut_frameBuffer_lineCountReg = 12'hAAA;
    dutWrapper_dut_frameBuffer_pixelCountReg = 12'hAAA;
    dutWrapper_dut_frameBuffer_readAddrReg = 32'hAAAAAAAA;
    dutWrapper_dut_frameBuffer_running = 1'h0;
    dutWrapper_dut_frameCountReg = 32'hAAAAAAAA;
    dutWrapper_dut_fromFifoStatusFifo_rCache = 39'h2AAAAAAAAA;
    dutWrapper_dut_fromFifoStatusFifo_rRdPtr = 6'h2A;
    dutWrapper_dut_fromFifoStatusFifo_rWrPtr = 6'h2A;
    dutWrapper_dut_hdmiTpg_dataCount = 22'h2AAAAA;
    dutWrapper_dut_hdmiTpg_dataEnableReg = 1'h0;
    dutWrapper_dut_hdmiTpg_dataReg = 16'hAAAA;
    dutWrapper_dut_hdmiTpg_hsyncReg = 1'h0;
    dutWrapper_dut_hdmiTpg_lineCount = 11'h2AA;
    dutWrapper_dut_hdmiTpg_patternRegs = 32'hAAAAAAAA;
    dutWrapper_dut_hdmiTpg_patternRegs_1 = 32'hAAAAAAAA;
    dutWrapper_dut_hdmiTpg_patternRegs_2 = 32'hAAAAAAAA;
    dutWrapper_dut_hdmiTpg_patternRegs_3 = 32'hAAAAAAAA;
    dutWrapper_dut_hdmiTpg_pixelCount = 12'hAAA;
    dutWrapper_dut_hdmiTpg_shadowTestPatternEnabled = 1'h0;
    dutWrapper_dut_hdmiTpg_testPatternEnabled = 1'h0;
    dutWrapper_dut_hdmiTpg_vsyncReg = 1'h0;
    dutWrapper_dut_numWordsReg = 32'hAAAAAAAA;
    dutWrapper_dut_readCompletedSent = 1'h0;
    dutWrapper_dut_readCountReg = 32'hAAAAAAAA;
    dutWrapper_dut_readTimer_runningReg = 1'h0;
    dutWrapper_dut_readTimer_timerReg = 32'hAAAAAAAA;
    dutWrapper_dut_result2Reg = 33'h0AAAAAAAA;
    dutWrapper_dut_resultReg = 33'h0AAAAAAAA;
    dutWrapper_dut_shadowFrameBufferBase = 32'hAAAAAAAA;
    dutWrapper_dut_testCompletedReg = 1'h0;
    dutWrapper_dut_testReg = 1'h0;
    dutWrapper_dut_testResultReg = 32'hAAAAAAAA;
    dutWrapper_dut_valueReg = 32'hAAAAAAAA;
    dutWrapper_dut_vsyncPulseCountReg = 32'hAAAAAAAA;
    dutWrapper_dut_writeCountReg = 32'hAAAAAAAA;
    dutWrapper_dut_writeQueuedSent = 1'h0;
    dutWrapper_dut_writeTimer_runningReg = 1'h0;
    dutWrapper_dut_writeTimer_timerReg = 32'hAAAAAAAA;
    dutWrapper_junkReqReg = 32'hAAAAAAAA;
    dutWrapper_requestFired = 32'hAAAAAAAA;
    dutWrapper_requestTimeLimitReg = 16'hAAAA;
    dutWrapper_requestTimerReg = 16'hAAAA;
    dutWrapper_responseFired = 32'hAAAAAAAA;
    dutWrapper_responseTimeLimitReg = 16'hAAAA;
    dutWrapper_responseTimerReg = 16'hAAAA;
    getWordCount = 32'hAAAAAAAA;
    interruptCleared = 1'h0;
    interrupted = 1'h0;
    putWordCount = 32'hAAAAAAAA;
    requestFifo_buff = 36'hAAAAAAAAA;
    requestFifo_count = 32'hAAAAAAAA;
    requestFifo_fifo_rCache = 42'h2AAAAAAAAAA;
    requestFifo_fifo_rRdPtr = 5'h0A;
    requestFifo_fifo_rWrPtr = 5'h0A;
    responseFifo_count = 32'hAAAAAAAA;
    responseFifo_fifo_rCache = 42'h2AAAAAAAAAA;
    responseFifo_fifo_rRdPtr = 5'h0A;
    responseFifo_fifo_rWrPtr = 5'h0A;
    underflowCount = 32'hAAAAAAAA;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on

  // handling of system tasks

  // synopsys translate_off
  always@(negedge CLK)
  begin
    #0;
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dutWrapper_dut_vsync &&
	  dutWrapper_dut_vsyncPulse$dPulse)
	$display("vsync pulse received %h",
		 dutWrapper_dut_shadowFrameBufferBase);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dutWrapper_dut_vsync &&
	  dutWrapper_dut_vsyncPulse$dPulse &&
	  dutWrapper_dut_shadowFrameBufferBase != 32'd0)
	$display("frame started");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dutWrapper_handlestartFrameBufferrequest)
	$display("startFrameBuffer %h", requestFifo_fifo_wDataOut$wget[31:0]);
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dutWrapper_test2Completedresponse)
	$display("Test Completed");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dutWrapper_handlerunTest2request) $display("Starting");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dutWrapper_dut_frameBuffer_issueRead &&
	  dutWrapper_dut_frameBuffer_pixelCountReg == 12'd32 &&
	  dutWrapper_dut_frameBuffer_lineCountReg == 12'd1)
	$display("issuing last read of frame");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dutWrapper_dut_axiTester_waitForWriteCompletion)
	$display("Writes Completed");
    if (RST_N != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dutWrapper_dut_axiTester_waitForReadCompletion &&
	  v__h25366 != dutWrapper_dut_axiTester_testDataRegFile$D_OUT_1)
	$display("mismatched data %h got %h expected %h",
		 dutWrapper_dut_axiTester_readAddrReg,
		 v__h25366,
		 dutWrapper_dut_axiTester_testDataRegFile$D_OUT_1);
  end
  // synopsys translate_on

  // synopsys translate_off
  always@(negedge CLK_hdmi_ref_clk)
  begin
    #0;
    if (dutWrapper_dut_hdmi_reset$OUT_RST != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_data &&
	  dutWrapper_dut_hdmiTpg_pixelCount == 12'd0)
	$display("tpg line %d", dutWrapper_dut_hdmiTpg_lineCount);
    if (dutWrapper_dut_hdmi_reset$OUT_RST != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_data &&
	  dutWrapper_dut_hdmiTpg_lineCount == 11'd0 &&
	  dutWrapper_dut_hdmiTpg_pixelCount == 12'd0)
	$display("vsync pulse sent");
    if (dutWrapper_dut_hdmi_reset$OUT_RST != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_data &&
	  dutWrapper_dut_hdmiTpg_lineCount == 11'd0 &&
	  dutWrapper_dut_hdmiTpg_pixelCount == 12'd0)
	$display("testPatternEnabled %d",
		 dutWrapper_dut_hdmiTpg_shadowTestPatternEnabled);
    if (dutWrapper_dut_hdmi_reset$OUT_RST != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_fbRule &&
	  dutWrapper_dut_hdmiTpg_pixelCount == 12'd0)
	$display("fb line %d", dutWrapper_dut_hdmiTpg_lineCount);
    if (dutWrapper_dut_hdmi_reset$OUT_RST != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_fbRule &&
	  dutWrapper_dut_hdmiTpg_lineCount == 11'd0 &&
	  dutWrapper_dut_hdmiTpg_pixelCount == 12'd0)
	$display("fb vsync pulse sent");
    if (dutWrapper_dut_hdmi_reset$OUT_RST != `BSV_RESET_VALUE)
      if (WILL_FIRE_RL_dutWrapper_dut_hdmiTpg_fbRule &&
	  dutWrapper_dut_hdmiTpg_lineCount == 11'd0 &&
	  dutWrapper_dut_hdmiTpg_pixelCount == 12'd0)
	$display("testPatternEnabled %d",
		 dutWrapper_dut_hdmiTpg_shadowTestPatternEnabled);
  end
  // synopsys translate_on
endmodule  // mkIpSlaveWithMaster

