#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* PWM_1_PWMUDB */
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB05_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB05_MSK
PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB05_ST
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL

/* PWM_2_PWMUDB */
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
PWM_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
PWM_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_2_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB09_MSK
PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB09_ST
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB08_A0
PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB08_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB08_D0
PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB08_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB08_F0
PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB08_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB09_A0
PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB09_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB09_D0
PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB09_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB09_F0
PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB09_F1

/* PWM_3_PWMUDB */
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB09_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB09_MSK
PWM_3_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_3_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_3_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
PWM_3_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_3_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_3_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_3_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_3_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_3_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB09_MSK
PWM_3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB09_ST
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
PWM_3_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
PWM_3_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
PWM_3_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
PWM_3_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
PWM_3_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
PWM_3_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
PWM_3_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
PWM_3_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL

/* PWM_4_PWMUDB */
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_4_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
PWM_4_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_4_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
PWM_4_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_4_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_4_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_4_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_4_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_4_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB10_MSK
PWM_4_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_4_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB10_ST
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PWM_4_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PWM_4_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PWM_4_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PWM_4_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PWM_4_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB09_10_A0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB09_10_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB09_10_D0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB09_10_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB09_10_F0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB09_10_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB09_A0_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB09_A0
PWM_4_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB09_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB09_D0_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB09_D0
PWM_4_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB09_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB09_F0_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB09_F0
PWM_4_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB09_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL

/* PWM_5_PWMUDB */
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_5_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_5_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_5_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_5_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_5_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_5_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
PWM_5_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_5_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_5_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_5_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_5_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_5_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_5_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_5_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
PWM_5_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_5_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
PWM_5_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
PWM_5_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
PWM_5_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
PWM_5_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
PWM_5_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
PWM_5_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
PWM_5_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_5_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
PWM_5_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
PWM_5_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
PWM_5_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_5_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_5_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
PWM_5_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
PWM_5_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
PWM_5_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
PWM_5_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
PWM_5_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
PWM_5_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_5_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
PWM_5_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
PWM_5_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB15_F1

/* PWM_6_PWMUDB */
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
PWM_6_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_6_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_6_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
PWM_6_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_6_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_6_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_6_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
PWM_6_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_6_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_6_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_6_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_6_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_6_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
PWM_6_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_6_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_6_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_6_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
PWM_6_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
PWM_6_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_6_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_6_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_6_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_6_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_6_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_6_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_6_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_6_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_6_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PWM_6_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PWM_6_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PWM_6_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
PWM_6_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
PWM_6_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PWM_6_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
PWM_6_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
PWM_6_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PWM_6_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
PWM_6_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1
PWM_6_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL

/* PWM_7_PWMUDB */
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
PWM_7_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_7_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB07_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_7_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_7_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
PWM_7_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
PWM_7_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_7_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
PWM_7_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_7_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_7_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_7_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_7_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_7_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
PWM_7_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_7_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
PWM_7_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
PWM_7_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB06_A0
PWM_7_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB06_A1
PWM_7_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
PWM_7_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB06_D0
PWM_7_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB06_D1
PWM_7_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
PWM_7_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB06_F0
PWM_7_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB06_F1
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
PWM_7_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
PWM_7_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB07_A0
PWM_7_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB07_A1
PWM_7_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
PWM_7_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB07_D0
PWM_7_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB07_D1
PWM_7_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
PWM_7_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB07_F0
PWM_7_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB07_F1

/* PWM_8_PWMUDB */
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
PWM_8_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_8_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB13_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_8_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_8_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_8_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB13_MSK
PWM_8_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_8_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
PWM_8_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_8_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_8_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_8_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_8_PWMUDB_genblk8_stsreg__MASK EQU 0x0D
PWM_8_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB13_MSK
PWM_8_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_8_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_8_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_8_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_8_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB13_ST_CTL
PWM_8_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB13_ST
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PWM_8_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PWM_8_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PWM_8_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PWM_8_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PWM_8_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PWM_8_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PWM_8_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PWM_8_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PWM_8_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
PWM_8_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PWM_8_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PWM_8_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
PWM_8_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
PWM_8_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PWM_8_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
PWM_8_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
PWM_8_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PWM_8_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
PWM_8_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
PWM_8_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG7_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG7_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG7_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x07
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x80
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x80

/* IDAC8_1_viDAC8 */
IDAC8_1_viDAC8__CR0 EQU CYREG_DAC2_CR0
IDAC8_1_viDAC8__CR1 EQU CYREG_DAC2_CR1
IDAC8_1_viDAC8__D EQU CYREG_DAC2_D
IDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_1_viDAC8__PM_ACT_MSK EQU 0x04
IDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_1_viDAC8__PM_STBY_MSK EQU 0x04
IDAC8_1_viDAC8__STROBE EQU CYREG_DAC2_STROBE
IDAC8_1_viDAC8__SW0 EQU CYREG_DAC2_SW0
IDAC8_1_viDAC8__SW2 EQU CYREG_DAC2_SW2
IDAC8_1_viDAC8__SW3 EQU CYREG_DAC2_SW3
IDAC8_1_viDAC8__SW4 EQU CYREG_DAC2_SW4
IDAC8_1_viDAC8__TR EQU CYREG_DAC2_TR
IDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
IDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
IDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
IDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
IDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
IDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
IDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
IDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
IDAC8_1_viDAC8__TST EQU CYREG_DAC2_TST

/* Neo_out */
Neo_out__0__INTTYPE EQU CYREG_PICU6_INTTYPE0
Neo_out__0__MASK EQU 0x01
Neo_out__0__PC EQU CYREG_PRT6_PC0
Neo_out__0__PORT EQU 6
Neo_out__0__SHIFT EQU 0
Neo_out__AG EQU CYREG_PRT6_AG
Neo_out__AMUX EQU CYREG_PRT6_AMUX
Neo_out__BIE EQU CYREG_PRT6_BIE
Neo_out__BIT_MASK EQU CYREG_PRT6_BIT_MASK
Neo_out__BYP EQU CYREG_PRT6_BYP
Neo_out__CTL EQU CYREG_PRT6_CTL
Neo_out__DM0 EQU CYREG_PRT6_DM0
Neo_out__DM1 EQU CYREG_PRT6_DM1
Neo_out__DM2 EQU CYREG_PRT6_DM2
Neo_out__DR EQU CYREG_PRT6_DR
Neo_out__INP_DIS EQU CYREG_PRT6_INP_DIS
Neo_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
Neo_out__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
Neo_out__LCD_EN EQU CYREG_PRT6_LCD_EN
Neo_out__MASK EQU 0x01
Neo_out__PORT EQU 6
Neo_out__PRT EQU CYREG_PRT6_PRT
Neo_out__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
Neo_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
Neo_out__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
Neo_out__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
Neo_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
Neo_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
Neo_out__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
Neo_out__PS EQU CYREG_PRT6_PS
Neo_out__SHIFT EQU 0
Neo_out__SLW EQU CYREG_PRT6_SLW

/* USBUART_arb_int */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_bus_reset */
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_Dm */
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW

/* USBUART_Dp */
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15

/* USBUART_dp_int */
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_0 */
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_1 */
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x08
USBUART_ep_1__INTC_NUMBER EQU 3
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_2 */
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x10
USBUART_ep_2__INTC_NUMBER EQU 4
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_ep_3 */
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x20
USBUART_ep_3__INTC_NUMBER EQU 5
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_sof_int */
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* USBUART_USB */
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* VDAC8_1_viDAC8 */
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC1_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC1_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC1_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x02
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x02
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC1_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC1_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC1_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC1_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC1_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC1_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC1_TST

/* GPIO_2_0 */
GPIO_2_0__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
GPIO_2_0__0__MASK EQU 0x01
GPIO_2_0__0__PC EQU CYREG_PRT2_PC0
GPIO_2_0__0__PORT EQU 2
GPIO_2_0__0__SHIFT EQU 0
GPIO_2_0__AG EQU CYREG_PRT2_AG
GPIO_2_0__AMUX EQU CYREG_PRT2_AMUX
GPIO_2_0__BIE EQU CYREG_PRT2_BIE
GPIO_2_0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
GPIO_2_0__BYP EQU CYREG_PRT2_BYP
GPIO_2_0__CTL EQU CYREG_PRT2_CTL
GPIO_2_0__DM0 EQU CYREG_PRT2_DM0
GPIO_2_0__DM1 EQU CYREG_PRT2_DM1
GPIO_2_0__DM2 EQU CYREG_PRT2_DM2
GPIO_2_0__DR EQU CYREG_PRT2_DR
GPIO_2_0__INP_DIS EQU CYREG_PRT2_INP_DIS
GPIO_2_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
GPIO_2_0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
GPIO_2_0__LCD_EN EQU CYREG_PRT2_LCD_EN
GPIO_2_0__MASK EQU 0x01
GPIO_2_0__PORT EQU 2
GPIO_2_0__PRT EQU CYREG_PRT2_PRT
GPIO_2_0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
GPIO_2_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
GPIO_2_0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
GPIO_2_0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
GPIO_2_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
GPIO_2_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
GPIO_2_0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
GPIO_2_0__PS EQU CYREG_PRT2_PS
GPIO_2_0__SHIFT EQU 0
GPIO_2_0__SLW EQU CYREG_PRT2_SLW

/* GPIO_2_1 */
GPIO_2_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
GPIO_2_1__0__MASK EQU 0x02
GPIO_2_1__0__PC EQU CYREG_PRT2_PC1
GPIO_2_1__0__PORT EQU 2
GPIO_2_1__0__SHIFT EQU 1
GPIO_2_1__AG EQU CYREG_PRT2_AG
GPIO_2_1__AMUX EQU CYREG_PRT2_AMUX
GPIO_2_1__BIE EQU CYREG_PRT2_BIE
GPIO_2_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
GPIO_2_1__BYP EQU CYREG_PRT2_BYP
GPIO_2_1__CTL EQU CYREG_PRT2_CTL
GPIO_2_1__DM0 EQU CYREG_PRT2_DM0
GPIO_2_1__DM1 EQU CYREG_PRT2_DM1
GPIO_2_1__DM2 EQU CYREG_PRT2_DM2
GPIO_2_1__DR EQU CYREG_PRT2_DR
GPIO_2_1__INP_DIS EQU CYREG_PRT2_INP_DIS
GPIO_2_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
GPIO_2_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
GPIO_2_1__LCD_EN EQU CYREG_PRT2_LCD_EN
GPIO_2_1__MASK EQU 0x02
GPIO_2_1__PORT EQU 2
GPIO_2_1__PRT EQU CYREG_PRT2_PRT
GPIO_2_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
GPIO_2_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
GPIO_2_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
GPIO_2_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
GPIO_2_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
GPIO_2_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
GPIO_2_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
GPIO_2_1__PS EQU CYREG_PRT2_PS
GPIO_2_1__SHIFT EQU 1
GPIO_2_1__SLW EQU CYREG_PRT2_SLW

/* GPIO_2_2 */
GPIO_2_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
GPIO_2_2__0__MASK EQU 0x04
GPIO_2_2__0__PC EQU CYREG_PRT2_PC2
GPIO_2_2__0__PORT EQU 2
GPIO_2_2__0__SHIFT EQU 2
GPIO_2_2__AG EQU CYREG_PRT2_AG
GPIO_2_2__AMUX EQU CYREG_PRT2_AMUX
GPIO_2_2__BIE EQU CYREG_PRT2_BIE
GPIO_2_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
GPIO_2_2__BYP EQU CYREG_PRT2_BYP
GPIO_2_2__CTL EQU CYREG_PRT2_CTL
GPIO_2_2__DM0 EQU CYREG_PRT2_DM0
GPIO_2_2__DM1 EQU CYREG_PRT2_DM1
GPIO_2_2__DM2 EQU CYREG_PRT2_DM2
GPIO_2_2__DR EQU CYREG_PRT2_DR
GPIO_2_2__INP_DIS EQU CYREG_PRT2_INP_DIS
GPIO_2_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
GPIO_2_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
GPIO_2_2__LCD_EN EQU CYREG_PRT2_LCD_EN
GPIO_2_2__MASK EQU 0x04
GPIO_2_2__PORT EQU 2
GPIO_2_2__PRT EQU CYREG_PRT2_PRT
GPIO_2_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
GPIO_2_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
GPIO_2_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
GPIO_2_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
GPIO_2_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
GPIO_2_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
GPIO_2_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
GPIO_2_2__PS EQU CYREG_PRT2_PS
GPIO_2_2__SHIFT EQU 2
GPIO_2_2__SLW EQU CYREG_PRT2_SLW

/* GPIO_2_3 */
GPIO_2_3__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
GPIO_2_3__0__MASK EQU 0x08
GPIO_2_3__0__PC EQU CYREG_PRT2_PC3
GPIO_2_3__0__PORT EQU 2
GPIO_2_3__0__SHIFT EQU 3
GPIO_2_3__AG EQU CYREG_PRT2_AG
GPIO_2_3__AMUX EQU CYREG_PRT2_AMUX
GPIO_2_3__BIE EQU CYREG_PRT2_BIE
GPIO_2_3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
GPIO_2_3__BYP EQU CYREG_PRT2_BYP
GPIO_2_3__CTL EQU CYREG_PRT2_CTL
GPIO_2_3__DM0 EQU CYREG_PRT2_DM0
GPIO_2_3__DM1 EQU CYREG_PRT2_DM1
GPIO_2_3__DM2 EQU CYREG_PRT2_DM2
GPIO_2_3__DR EQU CYREG_PRT2_DR
GPIO_2_3__INP_DIS EQU CYREG_PRT2_INP_DIS
GPIO_2_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
GPIO_2_3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
GPIO_2_3__LCD_EN EQU CYREG_PRT2_LCD_EN
GPIO_2_3__MASK EQU 0x08
GPIO_2_3__PORT EQU 2
GPIO_2_3__PRT EQU CYREG_PRT2_PRT
GPIO_2_3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
GPIO_2_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
GPIO_2_3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
GPIO_2_3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
GPIO_2_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
GPIO_2_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
GPIO_2_3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
GPIO_2_3__PS EQU CYREG_PRT2_PS
GPIO_2_3__SHIFT EQU 3
GPIO_2_3__SLW EQU CYREG_PRT2_SLW

/* GPIO_2_4 */
GPIO_2_4__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
GPIO_2_4__0__MASK EQU 0x10
GPIO_2_4__0__PC EQU CYREG_PRT2_PC4
GPIO_2_4__0__PORT EQU 2
GPIO_2_4__0__SHIFT EQU 4
GPIO_2_4__AG EQU CYREG_PRT2_AG
GPIO_2_4__AMUX EQU CYREG_PRT2_AMUX
GPIO_2_4__BIE EQU CYREG_PRT2_BIE
GPIO_2_4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
GPIO_2_4__BYP EQU CYREG_PRT2_BYP
GPIO_2_4__CTL EQU CYREG_PRT2_CTL
GPIO_2_4__DM0 EQU CYREG_PRT2_DM0
GPIO_2_4__DM1 EQU CYREG_PRT2_DM1
GPIO_2_4__DM2 EQU CYREG_PRT2_DM2
GPIO_2_4__DR EQU CYREG_PRT2_DR
GPIO_2_4__INP_DIS EQU CYREG_PRT2_INP_DIS
GPIO_2_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
GPIO_2_4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
GPIO_2_4__LCD_EN EQU CYREG_PRT2_LCD_EN
GPIO_2_4__MASK EQU 0x10
GPIO_2_4__PORT EQU 2
GPIO_2_4__PRT EQU CYREG_PRT2_PRT
GPIO_2_4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
GPIO_2_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
GPIO_2_4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
GPIO_2_4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
GPIO_2_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
GPIO_2_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
GPIO_2_4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
GPIO_2_4__PS EQU CYREG_PRT2_PS
GPIO_2_4__SHIFT EQU 4
GPIO_2_4__SLW EQU CYREG_PRT2_SLW

/* GPIO_2_5 */
GPIO_2_5__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
GPIO_2_5__0__MASK EQU 0x20
GPIO_2_5__0__PC EQU CYREG_PRT2_PC5
GPIO_2_5__0__PORT EQU 2
GPIO_2_5__0__SHIFT EQU 5
GPIO_2_5__AG EQU CYREG_PRT2_AG
GPIO_2_5__AMUX EQU CYREG_PRT2_AMUX
GPIO_2_5__BIE EQU CYREG_PRT2_BIE
GPIO_2_5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
GPIO_2_5__BYP EQU CYREG_PRT2_BYP
GPIO_2_5__CTL EQU CYREG_PRT2_CTL
GPIO_2_5__DM0 EQU CYREG_PRT2_DM0
GPIO_2_5__DM1 EQU CYREG_PRT2_DM1
GPIO_2_5__DM2 EQU CYREG_PRT2_DM2
GPIO_2_5__DR EQU CYREG_PRT2_DR
GPIO_2_5__INP_DIS EQU CYREG_PRT2_INP_DIS
GPIO_2_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
GPIO_2_5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
GPIO_2_5__LCD_EN EQU CYREG_PRT2_LCD_EN
GPIO_2_5__MASK EQU 0x20
GPIO_2_5__PORT EQU 2
GPIO_2_5__PRT EQU CYREG_PRT2_PRT
GPIO_2_5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
GPIO_2_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
GPIO_2_5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
GPIO_2_5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
GPIO_2_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
GPIO_2_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
GPIO_2_5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
GPIO_2_5__PS EQU CYREG_PRT2_PS
GPIO_2_5__SHIFT EQU 5
GPIO_2_5__SLW EQU CYREG_PRT2_SLW

/* GPIO_2_6 */
GPIO_2_6__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
GPIO_2_6__0__MASK EQU 0x40
GPIO_2_6__0__PC EQU CYREG_PRT2_PC6
GPIO_2_6__0__PORT EQU 2
GPIO_2_6__0__SHIFT EQU 6
GPIO_2_6__AG EQU CYREG_PRT2_AG
GPIO_2_6__AMUX EQU CYREG_PRT2_AMUX
GPIO_2_6__BIE EQU CYREG_PRT2_BIE
GPIO_2_6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
GPIO_2_6__BYP EQU CYREG_PRT2_BYP
GPIO_2_6__CTL EQU CYREG_PRT2_CTL
GPIO_2_6__DM0 EQU CYREG_PRT2_DM0
GPIO_2_6__DM1 EQU CYREG_PRT2_DM1
GPIO_2_6__DM2 EQU CYREG_PRT2_DM2
GPIO_2_6__DR EQU CYREG_PRT2_DR
GPIO_2_6__INP_DIS EQU CYREG_PRT2_INP_DIS
GPIO_2_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
GPIO_2_6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
GPIO_2_6__LCD_EN EQU CYREG_PRT2_LCD_EN
GPIO_2_6__MASK EQU 0x40
GPIO_2_6__PORT EQU 2
GPIO_2_6__PRT EQU CYREG_PRT2_PRT
GPIO_2_6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
GPIO_2_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
GPIO_2_6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
GPIO_2_6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
GPIO_2_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
GPIO_2_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
GPIO_2_6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
GPIO_2_6__PS EQU CYREG_PRT2_PS
GPIO_2_6__SHIFT EQU 6
GPIO_2_6__SLW EQU CYREG_PRT2_SLW

/* GPIO_2_7 */
GPIO_2_7__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
GPIO_2_7__0__MASK EQU 0x80
GPIO_2_7__0__PC EQU CYREG_PRT2_PC7
GPIO_2_7__0__PORT EQU 2
GPIO_2_7__0__SHIFT EQU 7
GPIO_2_7__AG EQU CYREG_PRT2_AG
GPIO_2_7__AMUX EQU CYREG_PRT2_AMUX
GPIO_2_7__BIE EQU CYREG_PRT2_BIE
GPIO_2_7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
GPIO_2_7__BYP EQU CYREG_PRT2_BYP
GPIO_2_7__CTL EQU CYREG_PRT2_CTL
GPIO_2_7__DM0 EQU CYREG_PRT2_DM0
GPIO_2_7__DM1 EQU CYREG_PRT2_DM1
GPIO_2_7__DM2 EQU CYREG_PRT2_DM2
GPIO_2_7__DR EQU CYREG_PRT2_DR
GPIO_2_7__INP_DIS EQU CYREG_PRT2_INP_DIS
GPIO_2_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
GPIO_2_7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
GPIO_2_7__LCD_EN EQU CYREG_PRT2_LCD_EN
GPIO_2_7__MASK EQU 0x80
GPIO_2_7__PORT EQU 2
GPIO_2_7__PRT EQU CYREG_PRT2_PRT
GPIO_2_7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
GPIO_2_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
GPIO_2_7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
GPIO_2_7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
GPIO_2_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
GPIO_2_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
GPIO_2_7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
GPIO_2_7__PS EQU CYREG_PRT2_PS
GPIO_2_7__SHIFT EQU 7
GPIO_2_7__SLW EQU CYREG_PRT2_SLW

/* GPIO_5_0 */
GPIO_5_0__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
GPIO_5_0__0__MASK EQU 0x01
GPIO_5_0__0__PC EQU CYREG_PRT5_PC0
GPIO_5_0__0__PORT EQU 5
GPIO_5_0__0__SHIFT EQU 0
GPIO_5_0__AG EQU CYREG_PRT5_AG
GPIO_5_0__AMUX EQU CYREG_PRT5_AMUX
GPIO_5_0__BIE EQU CYREG_PRT5_BIE
GPIO_5_0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
GPIO_5_0__BYP EQU CYREG_PRT5_BYP
GPIO_5_0__CTL EQU CYREG_PRT5_CTL
GPIO_5_0__DM0 EQU CYREG_PRT5_DM0
GPIO_5_0__DM1 EQU CYREG_PRT5_DM1
GPIO_5_0__DM2 EQU CYREG_PRT5_DM2
GPIO_5_0__DR EQU CYREG_PRT5_DR
GPIO_5_0__INP_DIS EQU CYREG_PRT5_INP_DIS
GPIO_5_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
GPIO_5_0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
GPIO_5_0__LCD_EN EQU CYREG_PRT5_LCD_EN
GPIO_5_0__MASK EQU 0x01
GPIO_5_0__PORT EQU 5
GPIO_5_0__PRT EQU CYREG_PRT5_PRT
GPIO_5_0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
GPIO_5_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
GPIO_5_0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
GPIO_5_0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
GPIO_5_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
GPIO_5_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
GPIO_5_0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
GPIO_5_0__PS EQU CYREG_PRT5_PS
GPIO_5_0__SHIFT EQU 0
GPIO_5_0__SLW EQU CYREG_PRT5_SLW

/* GPIO_5_1 */
GPIO_5_1__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
GPIO_5_1__0__MASK EQU 0x02
GPIO_5_1__0__PC EQU CYREG_PRT5_PC1
GPIO_5_1__0__PORT EQU 5
GPIO_5_1__0__SHIFT EQU 1
GPIO_5_1__AG EQU CYREG_PRT5_AG
GPIO_5_1__AMUX EQU CYREG_PRT5_AMUX
GPIO_5_1__BIE EQU CYREG_PRT5_BIE
GPIO_5_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
GPIO_5_1__BYP EQU CYREG_PRT5_BYP
GPIO_5_1__CTL EQU CYREG_PRT5_CTL
GPIO_5_1__DM0 EQU CYREG_PRT5_DM0
GPIO_5_1__DM1 EQU CYREG_PRT5_DM1
GPIO_5_1__DM2 EQU CYREG_PRT5_DM2
GPIO_5_1__DR EQU CYREG_PRT5_DR
GPIO_5_1__INP_DIS EQU CYREG_PRT5_INP_DIS
GPIO_5_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
GPIO_5_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
GPIO_5_1__LCD_EN EQU CYREG_PRT5_LCD_EN
GPIO_5_1__MASK EQU 0x02
GPIO_5_1__PORT EQU 5
GPIO_5_1__PRT EQU CYREG_PRT5_PRT
GPIO_5_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
GPIO_5_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
GPIO_5_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
GPIO_5_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
GPIO_5_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
GPIO_5_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
GPIO_5_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
GPIO_5_1__PS EQU CYREG_PRT5_PS
GPIO_5_1__SHIFT EQU 1
GPIO_5_1__SLW EQU CYREG_PRT5_SLW

/* GPIO_5_2 */
GPIO_5_2__0__INTTYPE EQU CYREG_PICU5_INTTYPE2
GPIO_5_2__0__MASK EQU 0x04
GPIO_5_2__0__PC EQU CYREG_PRT5_PC2
GPIO_5_2__0__PORT EQU 5
GPIO_5_2__0__SHIFT EQU 2
GPIO_5_2__AG EQU CYREG_PRT5_AG
GPIO_5_2__AMUX EQU CYREG_PRT5_AMUX
GPIO_5_2__BIE EQU CYREG_PRT5_BIE
GPIO_5_2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
GPIO_5_2__BYP EQU CYREG_PRT5_BYP
GPIO_5_2__CTL EQU CYREG_PRT5_CTL
GPIO_5_2__DM0 EQU CYREG_PRT5_DM0
GPIO_5_2__DM1 EQU CYREG_PRT5_DM1
GPIO_5_2__DM2 EQU CYREG_PRT5_DM2
GPIO_5_2__DR EQU CYREG_PRT5_DR
GPIO_5_2__INP_DIS EQU CYREG_PRT5_INP_DIS
GPIO_5_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
GPIO_5_2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
GPIO_5_2__LCD_EN EQU CYREG_PRT5_LCD_EN
GPIO_5_2__MASK EQU 0x04
GPIO_5_2__PORT EQU 5
GPIO_5_2__PRT EQU CYREG_PRT5_PRT
GPIO_5_2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
GPIO_5_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
GPIO_5_2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
GPIO_5_2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
GPIO_5_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
GPIO_5_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
GPIO_5_2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
GPIO_5_2__PS EQU CYREG_PRT5_PS
GPIO_5_2__SHIFT EQU 2
GPIO_5_2__SLW EQU CYREG_PRT5_SLW

/* GPIO_5_3 */
GPIO_5_3__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
GPIO_5_3__0__MASK EQU 0x08
GPIO_5_3__0__PC EQU CYREG_PRT5_PC3
GPIO_5_3__0__PORT EQU 5
GPIO_5_3__0__SHIFT EQU 3
GPIO_5_3__AG EQU CYREG_PRT5_AG
GPIO_5_3__AMUX EQU CYREG_PRT5_AMUX
GPIO_5_3__BIE EQU CYREG_PRT5_BIE
GPIO_5_3__BIT_MASK EQU CYREG_PRT5_BIT_MASK
GPIO_5_3__BYP EQU CYREG_PRT5_BYP
GPIO_5_3__CTL EQU CYREG_PRT5_CTL
GPIO_5_3__DM0 EQU CYREG_PRT5_DM0
GPIO_5_3__DM1 EQU CYREG_PRT5_DM1
GPIO_5_3__DM2 EQU CYREG_PRT5_DM2
GPIO_5_3__DR EQU CYREG_PRT5_DR
GPIO_5_3__INP_DIS EQU CYREG_PRT5_INP_DIS
GPIO_5_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
GPIO_5_3__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
GPIO_5_3__LCD_EN EQU CYREG_PRT5_LCD_EN
GPIO_5_3__MASK EQU 0x08
GPIO_5_3__PORT EQU 5
GPIO_5_3__PRT EQU CYREG_PRT5_PRT
GPIO_5_3__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
GPIO_5_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
GPIO_5_3__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
GPIO_5_3__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
GPIO_5_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
GPIO_5_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
GPIO_5_3__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
GPIO_5_3__PS EQU CYREG_PRT5_PS
GPIO_5_3__SHIFT EQU 3
GPIO_5_3__SLW EQU CYREG_PRT5_SLW

/* GPIO_5_4 */
GPIO_5_4__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
GPIO_5_4__0__MASK EQU 0x10
GPIO_5_4__0__PC EQU CYREG_PRT5_PC4
GPIO_5_4__0__PORT EQU 5
GPIO_5_4__0__SHIFT EQU 4
GPIO_5_4__AG EQU CYREG_PRT5_AG
GPIO_5_4__AMUX EQU CYREG_PRT5_AMUX
GPIO_5_4__BIE EQU CYREG_PRT5_BIE
GPIO_5_4__BIT_MASK EQU CYREG_PRT5_BIT_MASK
GPIO_5_4__BYP EQU CYREG_PRT5_BYP
GPIO_5_4__CTL EQU CYREG_PRT5_CTL
GPIO_5_4__DM0 EQU CYREG_PRT5_DM0
GPIO_5_4__DM1 EQU CYREG_PRT5_DM1
GPIO_5_4__DM2 EQU CYREG_PRT5_DM2
GPIO_5_4__DR EQU CYREG_PRT5_DR
GPIO_5_4__INP_DIS EQU CYREG_PRT5_INP_DIS
GPIO_5_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
GPIO_5_4__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
GPIO_5_4__LCD_EN EQU CYREG_PRT5_LCD_EN
GPIO_5_4__MASK EQU 0x10
GPIO_5_4__PORT EQU 5
GPIO_5_4__PRT EQU CYREG_PRT5_PRT
GPIO_5_4__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
GPIO_5_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
GPIO_5_4__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
GPIO_5_4__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
GPIO_5_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
GPIO_5_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
GPIO_5_4__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
GPIO_5_4__PS EQU CYREG_PRT5_PS
GPIO_5_4__SHIFT EQU 4
GPIO_5_4__SLW EQU CYREG_PRT5_SLW

/* GPIO_5_5 */
GPIO_5_5__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
GPIO_5_5__0__MASK EQU 0x20
GPIO_5_5__0__PC EQU CYREG_PRT5_PC5
GPIO_5_5__0__PORT EQU 5
GPIO_5_5__0__SHIFT EQU 5
GPIO_5_5__AG EQU CYREG_PRT5_AG
GPIO_5_5__AMUX EQU CYREG_PRT5_AMUX
GPIO_5_5__BIE EQU CYREG_PRT5_BIE
GPIO_5_5__BIT_MASK EQU CYREG_PRT5_BIT_MASK
GPIO_5_5__BYP EQU CYREG_PRT5_BYP
GPIO_5_5__CTL EQU CYREG_PRT5_CTL
GPIO_5_5__DM0 EQU CYREG_PRT5_DM0
GPIO_5_5__DM1 EQU CYREG_PRT5_DM1
GPIO_5_5__DM2 EQU CYREG_PRT5_DM2
GPIO_5_5__DR EQU CYREG_PRT5_DR
GPIO_5_5__INP_DIS EQU CYREG_PRT5_INP_DIS
GPIO_5_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
GPIO_5_5__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
GPIO_5_5__LCD_EN EQU CYREG_PRT5_LCD_EN
GPIO_5_5__MASK EQU 0x20
GPIO_5_5__PORT EQU 5
GPIO_5_5__PRT EQU CYREG_PRT5_PRT
GPIO_5_5__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
GPIO_5_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
GPIO_5_5__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
GPIO_5_5__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
GPIO_5_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
GPIO_5_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
GPIO_5_5__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
GPIO_5_5__PS EQU CYREG_PRT5_PS
GPIO_5_5__SHIFT EQU 5
GPIO_5_5__SLW EQU CYREG_PRT5_SLW

/* GPIO_5_6 */
GPIO_5_6__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
GPIO_5_6__0__MASK EQU 0x40
GPIO_5_6__0__PC EQU CYREG_PRT5_PC6
GPIO_5_6__0__PORT EQU 5
GPIO_5_6__0__SHIFT EQU 6
GPIO_5_6__AG EQU CYREG_PRT5_AG
GPIO_5_6__AMUX EQU CYREG_PRT5_AMUX
GPIO_5_6__BIE EQU CYREG_PRT5_BIE
GPIO_5_6__BIT_MASK EQU CYREG_PRT5_BIT_MASK
GPIO_5_6__BYP EQU CYREG_PRT5_BYP
GPIO_5_6__CTL EQU CYREG_PRT5_CTL
GPIO_5_6__DM0 EQU CYREG_PRT5_DM0
GPIO_5_6__DM1 EQU CYREG_PRT5_DM1
GPIO_5_6__DM2 EQU CYREG_PRT5_DM2
GPIO_5_6__DR EQU CYREG_PRT5_DR
GPIO_5_6__INP_DIS EQU CYREG_PRT5_INP_DIS
GPIO_5_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
GPIO_5_6__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
GPIO_5_6__LCD_EN EQU CYREG_PRT5_LCD_EN
GPIO_5_6__MASK EQU 0x40
GPIO_5_6__PORT EQU 5
GPIO_5_6__PRT EQU CYREG_PRT5_PRT
GPIO_5_6__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
GPIO_5_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
GPIO_5_6__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
GPIO_5_6__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
GPIO_5_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
GPIO_5_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
GPIO_5_6__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
GPIO_5_6__PS EQU CYREG_PRT5_PS
GPIO_5_6__SHIFT EQU 6
GPIO_5_6__SLW EQU CYREG_PRT5_SLW

/* GPIO_5_7 */
GPIO_5_7__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
GPIO_5_7__0__MASK EQU 0x80
GPIO_5_7__0__PC EQU CYREG_PRT5_PC7
GPIO_5_7__0__PORT EQU 5
GPIO_5_7__0__SHIFT EQU 7
GPIO_5_7__AG EQU CYREG_PRT5_AG
GPIO_5_7__AMUX EQU CYREG_PRT5_AMUX
GPIO_5_7__BIE EQU CYREG_PRT5_BIE
GPIO_5_7__BIT_MASK EQU CYREG_PRT5_BIT_MASK
GPIO_5_7__BYP EQU CYREG_PRT5_BYP
GPIO_5_7__CTL EQU CYREG_PRT5_CTL
GPIO_5_7__DM0 EQU CYREG_PRT5_DM0
GPIO_5_7__DM1 EQU CYREG_PRT5_DM1
GPIO_5_7__DM2 EQU CYREG_PRT5_DM2
GPIO_5_7__DR EQU CYREG_PRT5_DR
GPIO_5_7__INP_DIS EQU CYREG_PRT5_INP_DIS
GPIO_5_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
GPIO_5_7__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
GPIO_5_7__LCD_EN EQU CYREG_PRT5_LCD_EN
GPIO_5_7__MASK EQU 0x80
GPIO_5_7__PORT EQU 5
GPIO_5_7__PRT EQU CYREG_PRT5_PRT
GPIO_5_7__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
GPIO_5_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
GPIO_5_7__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
GPIO_5_7__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
GPIO_5_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
GPIO_5_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
GPIO_5_7__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
GPIO_5_7__PS EQU CYREG_PRT5_PS
GPIO_5_7__SHIFT EQU 7
GPIO_5_7__SLW EQU CYREG_PRT5_SLW

/* GPIO_12_0 */
GPIO_12_0__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
GPIO_12_0__0__MASK EQU 0x01
GPIO_12_0__0__PC EQU CYREG_PRT12_PC0
GPIO_12_0__0__PORT EQU 12
GPIO_12_0__0__SHIFT EQU 0
GPIO_12_0__AG EQU CYREG_PRT12_AG
GPIO_12_0__BIE EQU CYREG_PRT12_BIE
GPIO_12_0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
GPIO_12_0__BYP EQU CYREG_PRT12_BYP
GPIO_12_0__DM0 EQU CYREG_PRT12_DM0
GPIO_12_0__DM1 EQU CYREG_PRT12_DM1
GPIO_12_0__DM2 EQU CYREG_PRT12_DM2
GPIO_12_0__DR EQU CYREG_PRT12_DR
GPIO_12_0__INP_DIS EQU CYREG_PRT12_INP_DIS
GPIO_12_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
GPIO_12_0__MASK EQU 0x01
GPIO_12_0__PORT EQU 12
GPIO_12_0__PRT EQU CYREG_PRT12_PRT
GPIO_12_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
GPIO_12_0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
GPIO_12_0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
GPIO_12_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
GPIO_12_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
GPIO_12_0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
GPIO_12_0__PS EQU CYREG_PRT12_PS
GPIO_12_0__SHIFT EQU 0
GPIO_12_0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
GPIO_12_0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
GPIO_12_0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
GPIO_12_0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
GPIO_12_0__SLW EQU CYREG_PRT12_SLW

/* GPIO_12_1 */
GPIO_12_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
GPIO_12_1__0__MASK EQU 0x02
GPIO_12_1__0__PC EQU CYREG_PRT12_PC1
GPIO_12_1__0__PORT EQU 12
GPIO_12_1__0__SHIFT EQU 1
GPIO_12_1__AG EQU CYREG_PRT12_AG
GPIO_12_1__BIE EQU CYREG_PRT12_BIE
GPIO_12_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
GPIO_12_1__BYP EQU CYREG_PRT12_BYP
GPIO_12_1__DM0 EQU CYREG_PRT12_DM0
GPIO_12_1__DM1 EQU CYREG_PRT12_DM1
GPIO_12_1__DM2 EQU CYREG_PRT12_DM2
GPIO_12_1__DR EQU CYREG_PRT12_DR
GPIO_12_1__INP_DIS EQU CYREG_PRT12_INP_DIS
GPIO_12_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
GPIO_12_1__MASK EQU 0x02
GPIO_12_1__PORT EQU 12
GPIO_12_1__PRT EQU CYREG_PRT12_PRT
GPIO_12_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
GPIO_12_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
GPIO_12_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
GPIO_12_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
GPIO_12_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
GPIO_12_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
GPIO_12_1__PS EQU CYREG_PRT12_PS
GPIO_12_1__SHIFT EQU 1
GPIO_12_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
GPIO_12_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
GPIO_12_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
GPIO_12_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
GPIO_12_1__SLW EQU CYREG_PRT12_SLW

/* GPIO_12_2 */
GPIO_12_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
GPIO_12_2__0__MASK EQU 0x04
GPIO_12_2__0__PC EQU CYREG_PRT12_PC2
GPIO_12_2__0__PORT EQU 12
GPIO_12_2__0__SHIFT EQU 2
GPIO_12_2__AG EQU CYREG_PRT12_AG
GPIO_12_2__BIE EQU CYREG_PRT12_BIE
GPIO_12_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
GPIO_12_2__BYP EQU CYREG_PRT12_BYP
GPIO_12_2__DM0 EQU CYREG_PRT12_DM0
GPIO_12_2__DM1 EQU CYREG_PRT12_DM1
GPIO_12_2__DM2 EQU CYREG_PRT12_DM2
GPIO_12_2__DR EQU CYREG_PRT12_DR
GPIO_12_2__INP_DIS EQU CYREG_PRT12_INP_DIS
GPIO_12_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
GPIO_12_2__MASK EQU 0x04
GPIO_12_2__PORT EQU 12
GPIO_12_2__PRT EQU CYREG_PRT12_PRT
GPIO_12_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
GPIO_12_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
GPIO_12_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
GPIO_12_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
GPIO_12_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
GPIO_12_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
GPIO_12_2__PS EQU CYREG_PRT12_PS
GPIO_12_2__SHIFT EQU 2
GPIO_12_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
GPIO_12_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
GPIO_12_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
GPIO_12_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
GPIO_12_2__SLW EQU CYREG_PRT12_SLW

/* GPIO_12_3 */
GPIO_12_3__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
GPIO_12_3__0__MASK EQU 0x08
GPIO_12_3__0__PC EQU CYREG_PRT12_PC3
GPIO_12_3__0__PORT EQU 12
GPIO_12_3__0__SHIFT EQU 3
GPIO_12_3__AG EQU CYREG_PRT12_AG
GPIO_12_3__BIE EQU CYREG_PRT12_BIE
GPIO_12_3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
GPIO_12_3__BYP EQU CYREG_PRT12_BYP
GPIO_12_3__DM0 EQU CYREG_PRT12_DM0
GPIO_12_3__DM1 EQU CYREG_PRT12_DM1
GPIO_12_3__DM2 EQU CYREG_PRT12_DM2
GPIO_12_3__DR EQU CYREG_PRT12_DR
GPIO_12_3__INP_DIS EQU CYREG_PRT12_INP_DIS
GPIO_12_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
GPIO_12_3__MASK EQU 0x08
GPIO_12_3__PORT EQU 12
GPIO_12_3__PRT EQU CYREG_PRT12_PRT
GPIO_12_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
GPIO_12_3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
GPIO_12_3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
GPIO_12_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
GPIO_12_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
GPIO_12_3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
GPIO_12_3__PS EQU CYREG_PRT12_PS
GPIO_12_3__SHIFT EQU 3
GPIO_12_3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
GPIO_12_3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
GPIO_12_3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
GPIO_12_3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
GPIO_12_3__SLW EQU CYREG_PRT12_SLW

/* GPIO_12_4 */
GPIO_12_4__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
GPIO_12_4__0__MASK EQU 0x10
GPIO_12_4__0__PC EQU CYREG_PRT12_PC4
GPIO_12_4__0__PORT EQU 12
GPIO_12_4__0__SHIFT EQU 4
GPIO_12_4__AG EQU CYREG_PRT12_AG
GPIO_12_4__BIE EQU CYREG_PRT12_BIE
GPIO_12_4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
GPIO_12_4__BYP EQU CYREG_PRT12_BYP
GPIO_12_4__DM0 EQU CYREG_PRT12_DM0
GPIO_12_4__DM1 EQU CYREG_PRT12_DM1
GPIO_12_4__DM2 EQU CYREG_PRT12_DM2
GPIO_12_4__DR EQU CYREG_PRT12_DR
GPIO_12_4__INP_DIS EQU CYREG_PRT12_INP_DIS
GPIO_12_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
GPIO_12_4__MASK EQU 0x10
GPIO_12_4__PORT EQU 12
GPIO_12_4__PRT EQU CYREG_PRT12_PRT
GPIO_12_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
GPIO_12_4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
GPIO_12_4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
GPIO_12_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
GPIO_12_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
GPIO_12_4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
GPIO_12_4__PS EQU CYREG_PRT12_PS
GPIO_12_4__SHIFT EQU 4
GPIO_12_4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
GPIO_12_4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
GPIO_12_4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
GPIO_12_4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
GPIO_12_4__SLW EQU CYREG_PRT12_SLW

/* GPIO_12_5 */
GPIO_12_5__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
GPIO_12_5__0__MASK EQU 0x20
GPIO_12_5__0__PC EQU CYREG_PRT12_PC5
GPIO_12_5__0__PORT EQU 12
GPIO_12_5__0__SHIFT EQU 5
GPIO_12_5__AG EQU CYREG_PRT12_AG
GPIO_12_5__BIE EQU CYREG_PRT12_BIE
GPIO_12_5__BIT_MASK EQU CYREG_PRT12_BIT_MASK
GPIO_12_5__BYP EQU CYREG_PRT12_BYP
GPIO_12_5__DM0 EQU CYREG_PRT12_DM0
GPIO_12_5__DM1 EQU CYREG_PRT12_DM1
GPIO_12_5__DM2 EQU CYREG_PRT12_DM2
GPIO_12_5__DR EQU CYREG_PRT12_DR
GPIO_12_5__INP_DIS EQU CYREG_PRT12_INP_DIS
GPIO_12_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
GPIO_12_5__MASK EQU 0x20
GPIO_12_5__PORT EQU 12
GPIO_12_5__PRT EQU CYREG_PRT12_PRT
GPIO_12_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
GPIO_12_5__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
GPIO_12_5__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
GPIO_12_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
GPIO_12_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
GPIO_12_5__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
GPIO_12_5__PS EQU CYREG_PRT12_PS
GPIO_12_5__SHIFT EQU 5
GPIO_12_5__SIO_CFG EQU CYREG_PRT12_SIO_CFG
GPIO_12_5__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
GPIO_12_5__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
GPIO_12_5__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
GPIO_12_5__SLW EQU CYREG_PRT12_SLW

/* GPIO_12_6 */
GPIO_12_6__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
GPIO_12_6__0__MASK EQU 0x40
GPIO_12_6__0__PC EQU CYREG_PRT12_PC6
GPIO_12_6__0__PORT EQU 12
GPIO_12_6__0__SHIFT EQU 6
GPIO_12_6__AG EQU CYREG_PRT12_AG
GPIO_12_6__BIE EQU CYREG_PRT12_BIE
GPIO_12_6__BIT_MASK EQU CYREG_PRT12_BIT_MASK
GPIO_12_6__BYP EQU CYREG_PRT12_BYP
GPIO_12_6__DM0 EQU CYREG_PRT12_DM0
GPIO_12_6__DM1 EQU CYREG_PRT12_DM1
GPIO_12_6__DM2 EQU CYREG_PRT12_DM2
GPIO_12_6__DR EQU CYREG_PRT12_DR
GPIO_12_6__INP_DIS EQU CYREG_PRT12_INP_DIS
GPIO_12_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
GPIO_12_6__MASK EQU 0x40
GPIO_12_6__PORT EQU 12
GPIO_12_6__PRT EQU CYREG_PRT12_PRT
GPIO_12_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
GPIO_12_6__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
GPIO_12_6__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
GPIO_12_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
GPIO_12_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
GPIO_12_6__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
GPIO_12_6__PS EQU CYREG_PRT12_PS
GPIO_12_6__SHIFT EQU 6
GPIO_12_6__SIO_CFG EQU CYREG_PRT12_SIO_CFG
GPIO_12_6__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
GPIO_12_6__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
GPIO_12_6__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
GPIO_12_6__SLW EQU CYREG_PRT12_SLW

/* GPIO_12_7 */
GPIO_12_7__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
GPIO_12_7__0__MASK EQU 0x80
GPIO_12_7__0__PC EQU CYREG_PRT12_PC7
GPIO_12_7__0__PORT EQU 12
GPIO_12_7__0__SHIFT EQU 7
GPIO_12_7__AG EQU CYREG_PRT12_AG
GPIO_12_7__BIE EQU CYREG_PRT12_BIE
GPIO_12_7__BIT_MASK EQU CYREG_PRT12_BIT_MASK
GPIO_12_7__BYP EQU CYREG_PRT12_BYP
GPIO_12_7__DM0 EQU CYREG_PRT12_DM0
GPIO_12_7__DM1 EQU CYREG_PRT12_DM1
GPIO_12_7__DM2 EQU CYREG_PRT12_DM2
GPIO_12_7__DR EQU CYREG_PRT12_DR
GPIO_12_7__INP_DIS EQU CYREG_PRT12_INP_DIS
GPIO_12_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
GPIO_12_7__MASK EQU 0x80
GPIO_12_7__PORT EQU 12
GPIO_12_7__PRT EQU CYREG_PRT12_PRT
GPIO_12_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
GPIO_12_7__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
GPIO_12_7__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
GPIO_12_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
GPIO_12_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
GPIO_12_7__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
GPIO_12_7__PS EQU CYREG_PRT12_PS
GPIO_12_7__SHIFT EQU 7
GPIO_12_7__SIO_CFG EQU CYREG_PRT12_SIO_CFG
GPIO_12_7__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
GPIO_12_7__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
GPIO_12_7__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
GPIO_12_7__SLW EQU CYREG_PRT12_SLW

/* PWM_CLK_1 */
PWM_CLK_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
PWM_CLK_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
PWM_CLK_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
PWM_CLK_1__CFG2_SRC_SEL_MASK EQU 0x07
PWM_CLK_1__INDEX EQU 0x00
PWM_CLK_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_CLK_1__PM_ACT_MSK EQU 0x01
PWM_CLK_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_CLK_1__PM_STBY_MSK EQU 0x01

/* PWM_CLK_2 */
PWM_CLK_2__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
PWM_CLK_2__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
PWM_CLK_2__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
PWM_CLK_2__CFG2_SRC_SEL_MASK EQU 0x07
PWM_CLK_2__INDEX EQU 0x02
PWM_CLK_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_CLK_2__PM_ACT_MSK EQU 0x04
PWM_CLK_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_CLK_2__PM_STBY_MSK EQU 0x04

/* PWM_CLK_3 */
PWM_CLK_3__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
PWM_CLK_3__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
PWM_CLK_3__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
PWM_CLK_3__CFG2_SRC_SEL_MASK EQU 0x07
PWM_CLK_3__INDEX EQU 0x03
PWM_CLK_3__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_CLK_3__PM_ACT_MSK EQU 0x08
PWM_CLK_3__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_CLK_3__PM_STBY_MSK EQU 0x08

/* PWM_CLK_4 */
PWM_CLK_4__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
PWM_CLK_4__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
PWM_CLK_4__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
PWM_CLK_4__CFG2_SRC_SEL_MASK EQU 0x07
PWM_CLK_4__INDEX EQU 0x01
PWM_CLK_4__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_CLK_4__PM_ACT_MSK EQU 0x02
PWM_CLK_4__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_CLK_4__PM_STBY_MSK EQU 0x02

/* PWM_out_0 */
PWM_out_0__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
PWM_out_0__0__MASK EQU 0x04
PWM_out_0__0__PC EQU CYREG_PRT0_PC2
PWM_out_0__0__PORT EQU 0
PWM_out_0__0__SHIFT EQU 2
PWM_out_0__AG EQU CYREG_PRT0_AG
PWM_out_0__AMUX EQU CYREG_PRT0_AMUX
PWM_out_0__BIE EQU CYREG_PRT0_BIE
PWM_out_0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PWM_out_0__BYP EQU CYREG_PRT0_BYP
PWM_out_0__CTL EQU CYREG_PRT0_CTL
PWM_out_0__DM0 EQU CYREG_PRT0_DM0
PWM_out_0__DM1 EQU CYREG_PRT0_DM1
PWM_out_0__DM2 EQU CYREG_PRT0_DM2
PWM_out_0__DR EQU CYREG_PRT0_DR
PWM_out_0__INP_DIS EQU CYREG_PRT0_INP_DIS
PWM_out_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PWM_out_0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PWM_out_0__LCD_EN EQU CYREG_PRT0_LCD_EN
PWM_out_0__MASK EQU 0x04
PWM_out_0__PORT EQU 0
PWM_out_0__PRT EQU CYREG_PRT0_PRT
PWM_out_0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PWM_out_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PWM_out_0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PWM_out_0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PWM_out_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PWM_out_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PWM_out_0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PWM_out_0__PS EQU CYREG_PRT0_PS
PWM_out_0__SHIFT EQU 2
PWM_out_0__SLW EQU CYREG_PRT0_SLW

/* PWM_out_1 */
PWM_out_1__0__INTTYPE EQU CYREG_PICU6_INTTYPE1
PWM_out_1__0__MASK EQU 0x02
PWM_out_1__0__PC EQU CYREG_PRT6_PC1
PWM_out_1__0__PORT EQU 6
PWM_out_1__0__SHIFT EQU 1
PWM_out_1__AG EQU CYREG_PRT6_AG
PWM_out_1__AMUX EQU CYREG_PRT6_AMUX
PWM_out_1__BIE EQU CYREG_PRT6_BIE
PWM_out_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PWM_out_1__BYP EQU CYREG_PRT6_BYP
PWM_out_1__CTL EQU CYREG_PRT6_CTL
PWM_out_1__DM0 EQU CYREG_PRT6_DM0
PWM_out_1__DM1 EQU CYREG_PRT6_DM1
PWM_out_1__DM2 EQU CYREG_PRT6_DM2
PWM_out_1__DR EQU CYREG_PRT6_DR
PWM_out_1__INP_DIS EQU CYREG_PRT6_INP_DIS
PWM_out_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
PWM_out_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PWM_out_1__LCD_EN EQU CYREG_PRT6_LCD_EN
PWM_out_1__MASK EQU 0x02
PWM_out_1__PORT EQU 6
PWM_out_1__PRT EQU CYREG_PRT6_PRT
PWM_out_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PWM_out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PWM_out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PWM_out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PWM_out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PWM_out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PWM_out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PWM_out_1__PS EQU CYREG_PRT6_PS
PWM_out_1__SHIFT EQU 1
PWM_out_1__SLW EQU CYREG_PRT6_SLW

/* PWM_out_2 */
PWM_out_2__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
PWM_out_2__0__MASK EQU 0x04
PWM_out_2__0__PC EQU CYREG_PRT6_PC2
PWM_out_2__0__PORT EQU 6
PWM_out_2__0__SHIFT EQU 2
PWM_out_2__AG EQU CYREG_PRT6_AG
PWM_out_2__AMUX EQU CYREG_PRT6_AMUX
PWM_out_2__BIE EQU CYREG_PRT6_BIE
PWM_out_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PWM_out_2__BYP EQU CYREG_PRT6_BYP
PWM_out_2__CTL EQU CYREG_PRT6_CTL
PWM_out_2__DM0 EQU CYREG_PRT6_DM0
PWM_out_2__DM1 EQU CYREG_PRT6_DM1
PWM_out_2__DM2 EQU CYREG_PRT6_DM2
PWM_out_2__DR EQU CYREG_PRT6_DR
PWM_out_2__INP_DIS EQU CYREG_PRT6_INP_DIS
PWM_out_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
PWM_out_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PWM_out_2__LCD_EN EQU CYREG_PRT6_LCD_EN
PWM_out_2__MASK EQU 0x04
PWM_out_2__PORT EQU 6
PWM_out_2__PRT EQU CYREG_PRT6_PRT
PWM_out_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PWM_out_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PWM_out_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PWM_out_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PWM_out_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PWM_out_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PWM_out_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PWM_out_2__PS EQU CYREG_PRT6_PS
PWM_out_2__SHIFT EQU 2
PWM_out_2__SLW EQU CYREG_PRT6_SLW

/* PWM_out_3 */
PWM_out_3__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
PWM_out_3__0__MASK EQU 0x08
PWM_out_3__0__PC EQU CYREG_PRT6_PC3
PWM_out_3__0__PORT EQU 6
PWM_out_3__0__SHIFT EQU 3
PWM_out_3__AG EQU CYREG_PRT6_AG
PWM_out_3__AMUX EQU CYREG_PRT6_AMUX
PWM_out_3__BIE EQU CYREG_PRT6_BIE
PWM_out_3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PWM_out_3__BYP EQU CYREG_PRT6_BYP
PWM_out_3__CTL EQU CYREG_PRT6_CTL
PWM_out_3__DM0 EQU CYREG_PRT6_DM0
PWM_out_3__DM1 EQU CYREG_PRT6_DM1
PWM_out_3__DM2 EQU CYREG_PRT6_DM2
PWM_out_3__DR EQU CYREG_PRT6_DR
PWM_out_3__INP_DIS EQU CYREG_PRT6_INP_DIS
PWM_out_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
PWM_out_3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PWM_out_3__LCD_EN EQU CYREG_PRT6_LCD_EN
PWM_out_3__MASK EQU 0x08
PWM_out_3__PORT EQU 6
PWM_out_3__PRT EQU CYREG_PRT6_PRT
PWM_out_3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PWM_out_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PWM_out_3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PWM_out_3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PWM_out_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PWM_out_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PWM_out_3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PWM_out_3__PS EQU CYREG_PRT6_PS
PWM_out_3__SHIFT EQU 3
PWM_out_3__SLW EQU CYREG_PRT6_SLW

/* PWM_out_4 */
PWM_out_4__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
PWM_out_4__0__MASK EQU 0x10
PWM_out_4__0__PC EQU CYREG_PRT6_PC4
PWM_out_4__0__PORT EQU 6
PWM_out_4__0__SHIFT EQU 4
PWM_out_4__AG EQU CYREG_PRT6_AG
PWM_out_4__AMUX EQU CYREG_PRT6_AMUX
PWM_out_4__BIE EQU CYREG_PRT6_BIE
PWM_out_4__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PWM_out_4__BYP EQU CYREG_PRT6_BYP
PWM_out_4__CTL EQU CYREG_PRT6_CTL
PWM_out_4__DM0 EQU CYREG_PRT6_DM0
PWM_out_4__DM1 EQU CYREG_PRT6_DM1
PWM_out_4__DM2 EQU CYREG_PRT6_DM2
PWM_out_4__DR EQU CYREG_PRT6_DR
PWM_out_4__INP_DIS EQU CYREG_PRT6_INP_DIS
PWM_out_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
PWM_out_4__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PWM_out_4__LCD_EN EQU CYREG_PRT6_LCD_EN
PWM_out_4__MASK EQU 0x10
PWM_out_4__PORT EQU 6
PWM_out_4__PRT EQU CYREG_PRT6_PRT
PWM_out_4__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PWM_out_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PWM_out_4__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PWM_out_4__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PWM_out_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PWM_out_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PWM_out_4__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PWM_out_4__PS EQU CYREG_PRT6_PS
PWM_out_4__SHIFT EQU 4
PWM_out_4__SLW EQU CYREG_PRT6_SLW

/* PWM_out_5 */
PWM_out_5__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
PWM_out_5__0__MASK EQU 0x20
PWM_out_5__0__PC EQU CYREG_PRT6_PC5
PWM_out_5__0__PORT EQU 6
PWM_out_5__0__SHIFT EQU 5
PWM_out_5__AG EQU CYREG_PRT6_AG
PWM_out_5__AMUX EQU CYREG_PRT6_AMUX
PWM_out_5__BIE EQU CYREG_PRT6_BIE
PWM_out_5__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PWM_out_5__BYP EQU CYREG_PRT6_BYP
PWM_out_5__CTL EQU CYREG_PRT6_CTL
PWM_out_5__DM0 EQU CYREG_PRT6_DM0
PWM_out_5__DM1 EQU CYREG_PRT6_DM1
PWM_out_5__DM2 EQU CYREG_PRT6_DM2
PWM_out_5__DR EQU CYREG_PRT6_DR
PWM_out_5__INP_DIS EQU CYREG_PRT6_INP_DIS
PWM_out_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
PWM_out_5__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PWM_out_5__LCD_EN EQU CYREG_PRT6_LCD_EN
PWM_out_5__MASK EQU 0x20
PWM_out_5__PORT EQU 6
PWM_out_5__PRT EQU CYREG_PRT6_PRT
PWM_out_5__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PWM_out_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PWM_out_5__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PWM_out_5__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PWM_out_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PWM_out_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PWM_out_5__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PWM_out_5__PS EQU CYREG_PRT6_PS
PWM_out_5__SHIFT EQU 5
PWM_out_5__SLW EQU CYREG_PRT6_SLW

/* PWM_out_6 */
PWM_out_6__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
PWM_out_6__0__MASK EQU 0x40
PWM_out_6__0__PC EQU CYREG_PRT6_PC6
PWM_out_6__0__PORT EQU 6
PWM_out_6__0__SHIFT EQU 6
PWM_out_6__AG EQU CYREG_PRT6_AG
PWM_out_6__AMUX EQU CYREG_PRT6_AMUX
PWM_out_6__BIE EQU CYREG_PRT6_BIE
PWM_out_6__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PWM_out_6__BYP EQU CYREG_PRT6_BYP
PWM_out_6__CTL EQU CYREG_PRT6_CTL
PWM_out_6__DM0 EQU CYREG_PRT6_DM0
PWM_out_6__DM1 EQU CYREG_PRT6_DM1
PWM_out_6__DM2 EQU CYREG_PRT6_DM2
PWM_out_6__DR EQU CYREG_PRT6_DR
PWM_out_6__INP_DIS EQU CYREG_PRT6_INP_DIS
PWM_out_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
PWM_out_6__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PWM_out_6__LCD_EN EQU CYREG_PRT6_LCD_EN
PWM_out_6__MASK EQU 0x40
PWM_out_6__PORT EQU 6
PWM_out_6__PRT EQU CYREG_PRT6_PRT
PWM_out_6__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PWM_out_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PWM_out_6__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PWM_out_6__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PWM_out_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PWM_out_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PWM_out_6__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PWM_out_6__PS EQU CYREG_PRT6_PS
PWM_out_6__SHIFT EQU 6
PWM_out_6__SLW EQU CYREG_PRT6_SLW

/* PWM_out_7 */
PWM_out_7__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
PWM_out_7__0__MASK EQU 0x80
PWM_out_7__0__PC EQU CYREG_PRT6_PC7
PWM_out_7__0__PORT EQU 6
PWM_out_7__0__SHIFT EQU 7
PWM_out_7__AG EQU CYREG_PRT6_AG
PWM_out_7__AMUX EQU CYREG_PRT6_AMUX
PWM_out_7__BIE EQU CYREG_PRT6_BIE
PWM_out_7__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PWM_out_7__BYP EQU CYREG_PRT6_BYP
PWM_out_7__CTL EQU CYREG_PRT6_CTL
PWM_out_7__DM0 EQU CYREG_PRT6_DM0
PWM_out_7__DM1 EQU CYREG_PRT6_DM1
PWM_out_7__DM2 EQU CYREG_PRT6_DM2
PWM_out_7__DR EQU CYREG_PRT6_DR
PWM_out_7__INP_DIS EQU CYREG_PRT6_INP_DIS
PWM_out_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
PWM_out_7__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PWM_out_7__LCD_EN EQU CYREG_PRT6_LCD_EN
PWM_out_7__MASK EQU 0x80
PWM_out_7__PORT EQU 6
PWM_out_7__PRT EQU CYREG_PRT6_PRT
PWM_out_7__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PWM_out_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PWM_out_7__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PWM_out_7__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PWM_out_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PWM_out_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PWM_out_7__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PWM_out_7__PS EQU CYREG_PRT6_PS
PWM_out_7__SHIFT EQU 7
PWM_out_7__SLW EQU CYREG_PRT6_SLW

/* TIMER_REG */
TIMER_REG_Sync_ctrl_reg__0__MASK EQU 0x01
TIMER_REG_Sync_ctrl_reg__0__POS EQU 0
TIMER_REG_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
TIMER_REG_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
TIMER_REG_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
TIMER_REG_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
TIMER_REG_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
TIMER_REG_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
TIMER_REG_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
TIMER_REG_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
TIMER_REG_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
TIMER_REG_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
TIMER_REG_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
TIMER_REG_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
TIMER_REG_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
TIMER_REG_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
TIMER_REG_Sync_ctrl_reg__MASK EQU 0x01
TIMER_REG_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
TIMER_REG_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
TIMER_REG_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

/* CapSense_1_BufCH0 */
CapSense_1_BufCH0__CFG0 EQU CYREG_CAPSL_CFG0
CapSense_1_BufCH0__CFG1 EQU CYREG_CAPSL_CFG1
CapSense_1_BufCH0__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
CapSense_1_BufCH0__PM_ACT_MSK EQU 0x10
CapSense_1_BufCH0__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
CapSense_1_BufCH0__PM_STBY_MSK EQU 0x10

/* CapSense_1_ClockGen */
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
CapSense_1_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
CapSense_1_ClockGen_sC16_PRSdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
CapSense_1_ClockGen_sC16_PRSdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
CapSense_1_ClockGen_sC16_PRSdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
CapSense_1_ClockGen_sC16_PRSdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
CapSense_1_ClockGen_sC16_PRSdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
CapSense_1_ClockGen_sC16_PRSdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
CapSense_1_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
CapSense_1_ClockGen_sC16_PRSdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
CapSense_1_ClockGen_sC16_PRSdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
CapSense_1_ClockGen_sC16_PRSdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
CapSense_1_ClockGen_sC16_PRSdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
CapSense_1_ClockGen_sC16_PRSdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
CapSense_1_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
CapSense_1_ClockGen_sC16_PRSdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
CapSense_1_ClockGen_sC16_PRSdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
CapSense_1_ClockGen_sC16_PRSdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
CapSense_1_ClockGen_sC16_PRSdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
CapSense_1_ClockGen_sC16_PRSdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
CapSense_1_ClockGen_sC16_PRSdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
CapSense_1_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
CapSense_1_ClockGen_sC16_PRSdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
CapSense_1_ClockGen_sC16_PRSdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
CapSense_1_ClockGen_sC16_PRSdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
CapSense_1_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
CapSense_1_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB06_07_CTL
CapSense_1_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB06_07_CTL
CapSense_1_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB06_07_MSK
CapSense_1_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
CapSense_1_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB06_07_MSK
CapSense_1_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB06_07_MSK
CapSense_1_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
CapSense_1_ClockGen_ScanSpeed__CONTROL_REG EQU CYREG_B0_UDB06_CTL
CapSense_1_ClockGen_ScanSpeed__CONTROL_ST_REG EQU CYREG_B0_UDB06_ST_CTL
CapSense_1_ClockGen_ScanSpeed__COUNT_REG EQU CYREG_B0_UDB06_CTL
CapSense_1_ClockGen_ScanSpeed__COUNT_ST_REG EQU CYREG_B0_UDB06_ST_CTL
CapSense_1_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
CapSense_1_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
CapSense_1_ClockGen_ScanSpeed__PERIOD_REG EQU CYREG_B0_UDB06_MSK
CapSense_1_ClockGen_SyncCtrl_CtrlReg__0__MASK EQU 0x01
CapSense_1_ClockGen_SyncCtrl_CtrlReg__0__POS EQU 0
CapSense_1_ClockGen_SyncCtrl_CtrlReg__1__MASK EQU 0x02
CapSense_1_ClockGen_SyncCtrl_CtrlReg__1__POS EQU 1
CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
CapSense_1_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
CapSense_1_ClockGen_SyncCtrl_CtrlReg__2__MASK EQU 0x04
CapSense_1_ClockGen_SyncCtrl_CtrlReg__2__POS EQU 2
CapSense_1_ClockGen_SyncCtrl_CtrlReg__4__MASK EQU 0x10
CapSense_1_ClockGen_SyncCtrl_CtrlReg__4__POS EQU 4
CapSense_1_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB04_CTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__MASK EQU 0x17
CapSense_1_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
CapSense_1_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
CapSense_1_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__A0_REG EQU CYREG_B0_UDB02_A0
CapSense_1_ClockGen_UDB_PrescalerDp_u0__A1_REG EQU CYREG_B0_UDB02_A1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__D0_REG EQU CYREG_B0_UDB02_D0
CapSense_1_ClockGen_UDB_PrescalerDp_u0__D1_REG EQU CYREG_B0_UDB02_D1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
CapSense_1_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__F0_REG EQU CYREG_B0_UDB02_F0
CapSense_1_ClockGen_UDB_PrescalerDp_u0__F1_REG EQU CYREG_B0_UDB02_F1
CapSense_1_ClockGen_UDB_PrescalerDp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
CapSense_1_ClockGen_UDB_PrescalerDp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL

/* CapSense_1_CmodCH0 */
CapSense_1_CmodCH0__0__INTTYPE EQU CYREG_PICU4_INTTYPE6
CapSense_1_CmodCH0__0__MASK EQU 0x40
CapSense_1_CmodCH0__0__PC EQU CYREG_PRT4_PC6
CapSense_1_CmodCH0__0__PORT EQU 4
CapSense_1_CmodCH0__0__SHIFT EQU 6
CapSense_1_CmodCH0__AG EQU CYREG_PRT4_AG
CapSense_1_CmodCH0__AMUX EQU CYREG_PRT4_AMUX
CapSense_1_CmodCH0__BIE EQU CYREG_PRT4_BIE
CapSense_1_CmodCH0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CapSense_1_CmodCH0__BYP EQU CYREG_PRT4_BYP
CapSense_1_CmodCH0__Cmod_CH0__INTTYPE EQU CYREG_PICU4_INTTYPE6
CapSense_1_CmodCH0__Cmod_CH0__MASK EQU 0x40
CapSense_1_CmodCH0__Cmod_CH0__PC EQU CYREG_PRT4_PC6
CapSense_1_CmodCH0__Cmod_CH0__PORT EQU 4
CapSense_1_CmodCH0__Cmod_CH0__SHIFT EQU 6
CapSense_1_CmodCH0__CTL EQU CYREG_PRT4_CTL
CapSense_1_CmodCH0__DM0 EQU CYREG_PRT4_DM0
CapSense_1_CmodCH0__DM1 EQU CYREG_PRT4_DM1
CapSense_1_CmodCH0__DM2 EQU CYREG_PRT4_DM2
CapSense_1_CmodCH0__DR EQU CYREG_PRT4_DR
CapSense_1_CmodCH0__INP_DIS EQU CYREG_PRT4_INP_DIS
CapSense_1_CmodCH0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
CapSense_1_CmodCH0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CapSense_1_CmodCH0__LCD_EN EQU CYREG_PRT4_LCD_EN
CapSense_1_CmodCH0__MASK EQU 0x40
CapSense_1_CmodCH0__PORT EQU 4
CapSense_1_CmodCH0__PRT EQU CYREG_PRT4_PRT
CapSense_1_CmodCH0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CapSense_1_CmodCH0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CapSense_1_CmodCH0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CapSense_1_CmodCH0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CapSense_1_CmodCH0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CapSense_1_CmodCH0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CapSense_1_CmodCH0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CapSense_1_CmodCH0__PS EQU CYREG_PRT4_PS
CapSense_1_CmodCH0__SHIFT EQU 6
CapSense_1_CmodCH0__SLW EQU CYREG_PRT4_SLW

/* CapSense_1_CompCH0_ctComp */
CapSense_1_CompCH0_ctComp__CLK EQU CYREG_CMP1_CLK
CapSense_1_CompCH0_ctComp__CMP_MASK EQU 0x02
CapSense_1_CompCH0_ctComp__CMP_NUMBER EQU 1
CapSense_1_CompCH0_ctComp__CR EQU CYREG_CMP1_CR
CapSense_1_CompCH0_ctComp__LUT__CR EQU CYREG_LUT1_CR
CapSense_1_CompCH0_ctComp__LUT__MSK EQU CYREG_LUT_MSK
CapSense_1_CompCH0_ctComp__LUT__MSK_MASK EQU 0x02
CapSense_1_CompCH0_ctComp__LUT__MSK_SHIFT EQU 1
CapSense_1_CompCH0_ctComp__LUT__MX EQU CYREG_LUT1_MX
CapSense_1_CompCH0_ctComp__LUT__SR EQU CYREG_LUT_SR
CapSense_1_CompCH0_ctComp__LUT__SR_MASK EQU 0x02
CapSense_1_CompCH0_ctComp__LUT__SR_SHIFT EQU 1
CapSense_1_CompCH0_ctComp__PM_ACT_CFG EQU CYREG_PM_ACT_CFG7
CapSense_1_CompCH0_ctComp__PM_ACT_MSK EQU 0x02
CapSense_1_CompCH0_ctComp__PM_STBY_CFG EQU CYREG_PM_STBY_CFG7
CapSense_1_CompCH0_ctComp__PM_STBY_MSK EQU 0x02
CapSense_1_CompCH0_ctComp__SW0 EQU CYREG_CMP1_SW0
CapSense_1_CompCH0_ctComp__SW2 EQU CYREG_CMP1_SW2
CapSense_1_CompCH0_ctComp__SW3 EQU CYREG_CMP1_SW3
CapSense_1_CompCH0_ctComp__SW4 EQU CYREG_CMP1_SW4
CapSense_1_CompCH0_ctComp__SW6 EQU CYREG_CMP1_SW6
CapSense_1_CompCH0_ctComp__TR0 EQU CYREG_CMP1_TR0
CapSense_1_CompCH0_ctComp__TR1 EQU CYREG_CMP1_TR1
CapSense_1_CompCH0_ctComp__TRIM__TR0 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR0
CapSense_1_CompCH0_ctComp__TRIM__TR0_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
CapSense_1_CompCH0_ctComp__TRIM__TR1 EQU CYREG_FLSHID_MFG_CFG_CMP1_TR1
CapSense_1_CompCH0_ctComp__TRIM__TR1_HS EQU CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
CapSense_1_CompCH0_ctComp__WRK EQU CYREG_CMP_WRK
CapSense_1_CompCH0_ctComp__WRK_MASK EQU 0x02
CapSense_1_CompCH0_ctComp__WRK_SHIFT EQU 1

/* CapSense_1_IdacCH0_viDAC8 */
CapSense_1_IdacCH0_viDAC8__CR0 EQU CYREG_DAC3_CR0
CapSense_1_IdacCH0_viDAC8__CR1 EQU CYREG_DAC3_CR1
CapSense_1_IdacCH0_viDAC8__D EQU CYREG_DAC3_D
CapSense_1_IdacCH0_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
CapSense_1_IdacCH0_viDAC8__PM_ACT_MSK EQU 0x08
CapSense_1_IdacCH0_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
CapSense_1_IdacCH0_viDAC8__PM_STBY_MSK EQU 0x08
CapSense_1_IdacCH0_viDAC8__STROBE EQU CYREG_DAC3_STROBE
CapSense_1_IdacCH0_viDAC8__SW0 EQU CYREG_DAC3_SW0
CapSense_1_IdacCH0_viDAC8__SW2 EQU CYREG_DAC3_SW2
CapSense_1_IdacCH0_viDAC8__SW3 EQU CYREG_DAC3_SW3
CapSense_1_IdacCH0_viDAC8__SW4 EQU CYREG_DAC3_SW4
CapSense_1_IdacCH0_viDAC8__TR EQU CYREG_DAC3_TR
CapSense_1_IdacCH0_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
CapSense_1_IdacCH0_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
CapSense_1_IdacCH0_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
CapSense_1_IdacCH0_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
CapSense_1_IdacCH0_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
CapSense_1_IdacCH0_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
CapSense_1_IdacCH0_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
CapSense_1_IdacCH0_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
CapSense_1_IdacCH0_viDAC8__TST EQU CYREG_DAC3_TST

/* CapSense_1_IntClock */
CapSense_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
CapSense_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
CapSense_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
CapSense_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
CapSense_1_IntClock__INDEX EQU 0x05
CapSense_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
CapSense_1_IntClock__PM_ACT_MSK EQU 0x20
CapSense_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
CapSense_1_IntClock__PM_STBY_MSK EQU 0x20

/* CapSense_1_IsrCH0 */
CapSense_1_IsrCH0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
CapSense_1_IsrCH0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
CapSense_1_IsrCH0__INTC_MASK EQU 0x02
CapSense_1_IsrCH0__INTC_NUMBER EQU 1
CapSense_1_IsrCH0__INTC_PRIOR_NUM EQU 7
CapSense_1_IsrCH0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
CapSense_1_IsrCH0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
CapSense_1_IsrCH0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* CapSense_1_MeasureCH0 */
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
CapSense_1_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
CapSense_1_MeasureCH0_UDB_Counter_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
CapSense_1_MeasureCH0_UDB_Counter_u0__A0_REG EQU CYREG_B0_UDB06_A0
CapSense_1_MeasureCH0_UDB_Counter_u0__A1_REG EQU CYREG_B0_UDB06_A1
CapSense_1_MeasureCH0_UDB_Counter_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
CapSense_1_MeasureCH0_UDB_Counter_u0__D0_REG EQU CYREG_B0_UDB06_D0
CapSense_1_MeasureCH0_UDB_Counter_u0__D1_REG EQU CYREG_B0_UDB06_D1
CapSense_1_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
CapSense_1_MeasureCH0_UDB_Counter_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
CapSense_1_MeasureCH0_UDB_Counter_u0__F0_REG EQU CYREG_B0_UDB06_F0
CapSense_1_MeasureCH0_UDB_Counter_u0__F1_REG EQU CYREG_B0_UDB06_F1
CapSense_1_MeasureCH0_UDB_Counter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
CapSense_1_MeasureCH0_UDB_Counter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_MSK_ACTL
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
CapSense_1_MeasureCH0_UDB_Window_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
CapSense_1_MeasureCH0_UDB_Window_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
CapSense_1_MeasureCH0_UDB_Window_u0__A0_REG EQU CYREG_B0_UDB07_A0
CapSense_1_MeasureCH0_UDB_Window_u0__A1_REG EQU CYREG_B0_UDB07_A1
CapSense_1_MeasureCH0_UDB_Window_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
CapSense_1_MeasureCH0_UDB_Window_u0__D0_REG EQU CYREG_B0_UDB07_D0
CapSense_1_MeasureCH0_UDB_Window_u0__D1_REG EQU CYREG_B0_UDB07_D1
CapSense_1_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
CapSense_1_MeasureCH0_UDB_Window_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
CapSense_1_MeasureCH0_UDB_Window_u0__F0_REG EQU CYREG_B0_UDB07_F0
CapSense_1_MeasureCH0_UDB_Window_u0__F1_REG EQU CYREG_B0_UDB07_F1
CapSense_1_MeasureCH0_UDB_Window_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
CapSense_1_MeasureCH0_UDB_Window_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL

/* CapSense_1_PortCH0 */
CapSense_1_PortCH0__0__AG EQU CYREG_PRT4_AG
CapSense_1_PortCH0__0__AMUX EQU CYREG_PRT4_AMUX
CapSense_1_PortCH0__0__BIE EQU CYREG_PRT4_BIE
CapSense_1_PortCH0__0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CapSense_1_PortCH0__0__BYP EQU CYREG_PRT4_BYP
CapSense_1_PortCH0__0__CTL EQU CYREG_PRT4_CTL
CapSense_1_PortCH0__0__DM0 EQU CYREG_PRT4_DM0
CapSense_1_PortCH0__0__DM1 EQU CYREG_PRT4_DM1
CapSense_1_PortCH0__0__DM2 EQU CYREG_PRT4_DM2
CapSense_1_PortCH0__0__DR EQU CYREG_PRT4_DR
CapSense_1_PortCH0__0__INP_DIS EQU CYREG_PRT4_INP_DIS
CapSense_1_PortCH0__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
CapSense_1_PortCH0__0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CapSense_1_PortCH0__0__LCD_EN EQU CYREG_PRT4_LCD_EN
CapSense_1_PortCH0__0__MASK EQU 0x01
CapSense_1_PortCH0__0__PC EQU CYREG_PRT4_PC0
CapSense_1_PortCH0__0__PORT EQU 4
CapSense_1_PortCH0__0__PRT EQU CYREG_PRT4_PRT
CapSense_1_PortCH0__0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CapSense_1_PortCH0__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CapSense_1_PortCH0__0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CapSense_1_PortCH0__0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CapSense_1_PortCH0__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CapSense_1_PortCH0__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CapSense_1_PortCH0__0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CapSense_1_PortCH0__0__PS EQU CYREG_PRT4_PS
CapSense_1_PortCH0__0__SHIFT EQU 0
CapSense_1_PortCH0__0__SLW EQU CYREG_PRT4_SLW
CapSense_1_PortCH0__1__AG EQU CYREG_PRT4_AG
CapSense_1_PortCH0__1__AMUX EQU CYREG_PRT4_AMUX
CapSense_1_PortCH0__1__BIE EQU CYREG_PRT4_BIE
CapSense_1_PortCH0__1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CapSense_1_PortCH0__1__BYP EQU CYREG_PRT4_BYP
CapSense_1_PortCH0__1__CTL EQU CYREG_PRT4_CTL
CapSense_1_PortCH0__1__DM0 EQU CYREG_PRT4_DM0
CapSense_1_PortCH0__1__DM1 EQU CYREG_PRT4_DM1
CapSense_1_PortCH0__1__DM2 EQU CYREG_PRT4_DM2
CapSense_1_PortCH0__1__DR EQU CYREG_PRT4_DR
CapSense_1_PortCH0__1__INP_DIS EQU CYREG_PRT4_INP_DIS
CapSense_1_PortCH0__1__INTTYPE EQU CYREG_PICU4_INTTYPE1
CapSense_1_PortCH0__1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CapSense_1_PortCH0__1__LCD_EN EQU CYREG_PRT4_LCD_EN
CapSense_1_PortCH0__1__MASK EQU 0x02
CapSense_1_PortCH0__1__PC EQU CYREG_PRT4_PC1
CapSense_1_PortCH0__1__PORT EQU 4
CapSense_1_PortCH0__1__PRT EQU CYREG_PRT4_PRT
CapSense_1_PortCH0__1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CapSense_1_PortCH0__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CapSense_1_PortCH0__1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CapSense_1_PortCH0__1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CapSense_1_PortCH0__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CapSense_1_PortCH0__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CapSense_1_PortCH0__1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CapSense_1_PortCH0__1__PS EQU CYREG_PRT4_PS
CapSense_1_PortCH0__1__SHIFT EQU 1
CapSense_1_PortCH0__1__SLW EQU CYREG_PRT4_SLW
CapSense_1_PortCH0__2__AG EQU CYREG_PRT4_AG
CapSense_1_PortCH0__2__AMUX EQU CYREG_PRT4_AMUX
CapSense_1_PortCH0__2__BIE EQU CYREG_PRT4_BIE
CapSense_1_PortCH0__2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CapSense_1_PortCH0__2__BYP EQU CYREG_PRT4_BYP
CapSense_1_PortCH0__2__CTL EQU CYREG_PRT4_CTL
CapSense_1_PortCH0__2__DM0 EQU CYREG_PRT4_DM0
CapSense_1_PortCH0__2__DM1 EQU CYREG_PRT4_DM1
CapSense_1_PortCH0__2__DM2 EQU CYREG_PRT4_DM2
CapSense_1_PortCH0__2__DR EQU CYREG_PRT4_DR
CapSense_1_PortCH0__2__INP_DIS EQU CYREG_PRT4_INP_DIS
CapSense_1_PortCH0__2__INTTYPE EQU CYREG_PICU4_INTTYPE2
CapSense_1_PortCH0__2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CapSense_1_PortCH0__2__LCD_EN EQU CYREG_PRT4_LCD_EN
CapSense_1_PortCH0__2__MASK EQU 0x04
CapSense_1_PortCH0__2__PC EQU CYREG_PRT4_PC2
CapSense_1_PortCH0__2__PORT EQU 4
CapSense_1_PortCH0__2__PRT EQU CYREG_PRT4_PRT
CapSense_1_PortCH0__2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CapSense_1_PortCH0__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CapSense_1_PortCH0__2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CapSense_1_PortCH0__2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CapSense_1_PortCH0__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CapSense_1_PortCH0__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CapSense_1_PortCH0__2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CapSense_1_PortCH0__2__PS EQU CYREG_PRT4_PS
CapSense_1_PortCH0__2__SHIFT EQU 2
CapSense_1_PortCH0__2__SLW EQU CYREG_PRT4_SLW
CapSense_1_PortCH0__3__AG EQU CYREG_PRT4_AG
CapSense_1_PortCH0__3__AMUX EQU CYREG_PRT4_AMUX
CapSense_1_PortCH0__3__BIE EQU CYREG_PRT4_BIE
CapSense_1_PortCH0__3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CapSense_1_PortCH0__3__BYP EQU CYREG_PRT4_BYP
CapSense_1_PortCH0__3__CTL EQU CYREG_PRT4_CTL
CapSense_1_PortCH0__3__DM0 EQU CYREG_PRT4_DM0
CapSense_1_PortCH0__3__DM1 EQU CYREG_PRT4_DM1
CapSense_1_PortCH0__3__DM2 EQU CYREG_PRT4_DM2
CapSense_1_PortCH0__3__DR EQU CYREG_PRT4_DR
CapSense_1_PortCH0__3__INP_DIS EQU CYREG_PRT4_INP_DIS
CapSense_1_PortCH0__3__INTTYPE EQU CYREG_PICU4_INTTYPE3
CapSense_1_PortCH0__3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CapSense_1_PortCH0__3__LCD_EN EQU CYREG_PRT4_LCD_EN
CapSense_1_PortCH0__3__MASK EQU 0x08
CapSense_1_PortCH0__3__PC EQU CYREG_PRT4_PC3
CapSense_1_PortCH0__3__PORT EQU 4
CapSense_1_PortCH0__3__PRT EQU CYREG_PRT4_PRT
CapSense_1_PortCH0__3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CapSense_1_PortCH0__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CapSense_1_PortCH0__3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CapSense_1_PortCH0__3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CapSense_1_PortCH0__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CapSense_1_PortCH0__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CapSense_1_PortCH0__3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CapSense_1_PortCH0__3__PS EQU CYREG_PRT4_PS
CapSense_1_PortCH0__3__SHIFT EQU 3
CapSense_1_PortCH0__3__SLW EQU CYREG_PRT4_SLW
CapSense_1_PortCH0__4__AG EQU CYREG_PRT4_AG
CapSense_1_PortCH0__4__AMUX EQU CYREG_PRT4_AMUX
CapSense_1_PortCH0__4__BIE EQU CYREG_PRT4_BIE
CapSense_1_PortCH0__4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CapSense_1_PortCH0__4__BYP EQU CYREG_PRT4_BYP
CapSense_1_PortCH0__4__CTL EQU CYREG_PRT4_CTL
CapSense_1_PortCH0__4__DM0 EQU CYREG_PRT4_DM0
CapSense_1_PortCH0__4__DM1 EQU CYREG_PRT4_DM1
CapSense_1_PortCH0__4__DM2 EQU CYREG_PRT4_DM2
CapSense_1_PortCH0__4__DR EQU CYREG_PRT4_DR
CapSense_1_PortCH0__4__INP_DIS EQU CYREG_PRT4_INP_DIS
CapSense_1_PortCH0__4__INTTYPE EQU CYREG_PICU4_INTTYPE4
CapSense_1_PortCH0__4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CapSense_1_PortCH0__4__LCD_EN EQU CYREG_PRT4_LCD_EN
CapSense_1_PortCH0__4__MASK EQU 0x10
CapSense_1_PortCH0__4__PC EQU CYREG_PRT4_PC4
CapSense_1_PortCH0__4__PORT EQU 4
CapSense_1_PortCH0__4__PRT EQU CYREG_PRT4_PRT
CapSense_1_PortCH0__4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CapSense_1_PortCH0__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CapSense_1_PortCH0__4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CapSense_1_PortCH0__4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CapSense_1_PortCH0__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CapSense_1_PortCH0__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CapSense_1_PortCH0__4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CapSense_1_PortCH0__4__PS EQU CYREG_PRT4_PS
CapSense_1_PortCH0__4__SHIFT EQU 4
CapSense_1_PortCH0__4__SLW EQU CYREG_PRT4_SLW
CapSense_1_PortCH0__5__AG EQU CYREG_PRT4_AG
CapSense_1_PortCH0__5__AMUX EQU CYREG_PRT4_AMUX
CapSense_1_PortCH0__5__BIE EQU CYREG_PRT4_BIE
CapSense_1_PortCH0__5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CapSense_1_PortCH0__5__BYP EQU CYREG_PRT4_BYP
CapSense_1_PortCH0__5__CTL EQU CYREG_PRT4_CTL
CapSense_1_PortCH0__5__DM0 EQU CYREG_PRT4_DM0
CapSense_1_PortCH0__5__DM1 EQU CYREG_PRT4_DM1
CapSense_1_PortCH0__5__DM2 EQU CYREG_PRT4_DM2
CapSense_1_PortCH0__5__DR EQU CYREG_PRT4_DR
CapSense_1_PortCH0__5__INP_DIS EQU CYREG_PRT4_INP_DIS
CapSense_1_PortCH0__5__INTTYPE EQU CYREG_PICU4_INTTYPE5
CapSense_1_PortCH0__5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CapSense_1_PortCH0__5__LCD_EN EQU CYREG_PRT4_LCD_EN
CapSense_1_PortCH0__5__MASK EQU 0x20
CapSense_1_PortCH0__5__PC EQU CYREG_PRT4_PC5
CapSense_1_PortCH0__5__PORT EQU 4
CapSense_1_PortCH0__5__PRT EQU CYREG_PRT4_PRT
CapSense_1_PortCH0__5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CapSense_1_PortCH0__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CapSense_1_PortCH0__5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CapSense_1_PortCH0__5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CapSense_1_PortCH0__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CapSense_1_PortCH0__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CapSense_1_PortCH0__5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CapSense_1_PortCH0__5__PS EQU CYREG_PRT4_PS
CapSense_1_PortCH0__5__SHIFT EQU 5
CapSense_1_PortCH0__5__SLW EQU CYREG_PRT4_SLW
CapSense_1_PortCH0__6__AG EQU CYREG_PRT0_AG
CapSense_1_PortCH0__6__AMUX EQU CYREG_PRT0_AMUX
CapSense_1_PortCH0__6__BIE EQU CYREG_PRT0_BIE
CapSense_1_PortCH0__6__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_1_PortCH0__6__BYP EQU CYREG_PRT0_BYP
CapSense_1_PortCH0__6__CTL EQU CYREG_PRT0_CTL
CapSense_1_PortCH0__6__DM0 EQU CYREG_PRT0_DM0
CapSense_1_PortCH0__6__DM1 EQU CYREG_PRT0_DM1
CapSense_1_PortCH0__6__DM2 EQU CYREG_PRT0_DM2
CapSense_1_PortCH0__6__DR EQU CYREG_PRT0_DR
CapSense_1_PortCH0__6__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_1_PortCH0__6__INTTYPE EQU CYREG_PICU0_INTTYPE5
CapSense_1_PortCH0__6__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_1_PortCH0__6__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_1_PortCH0__6__MASK EQU 0x20
CapSense_1_PortCH0__6__PC EQU CYREG_PRT0_PC5
CapSense_1_PortCH0__6__PORT EQU 0
CapSense_1_PortCH0__6__PRT EQU CYREG_PRT0_PRT
CapSense_1_PortCH0__6__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_1_PortCH0__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_1_PortCH0__6__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_1_PortCH0__6__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_1_PortCH0__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_1_PortCH0__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_1_PortCH0__6__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_1_PortCH0__6__PS EQU CYREG_PRT0_PS
CapSense_1_PortCH0__6__SHIFT EQU 5
CapSense_1_PortCH0__6__SLW EQU CYREG_PRT0_SLW
CapSense_1_PortCH0__7__AG EQU CYREG_PRT0_AG
CapSense_1_PortCH0__7__AMUX EQU CYREG_PRT0_AMUX
CapSense_1_PortCH0__7__BIE EQU CYREG_PRT0_BIE
CapSense_1_PortCH0__7__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_1_PortCH0__7__BYP EQU CYREG_PRT0_BYP
CapSense_1_PortCH0__7__CTL EQU CYREG_PRT0_CTL
CapSense_1_PortCH0__7__DM0 EQU CYREG_PRT0_DM0
CapSense_1_PortCH0__7__DM1 EQU CYREG_PRT0_DM1
CapSense_1_PortCH0__7__DM2 EQU CYREG_PRT0_DM2
CapSense_1_PortCH0__7__DR EQU CYREG_PRT0_DR
CapSense_1_PortCH0__7__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_1_PortCH0__7__INTTYPE EQU CYREG_PICU0_INTTYPE6
CapSense_1_PortCH0__7__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_1_PortCH0__7__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_1_PortCH0__7__MASK EQU 0x40
CapSense_1_PortCH0__7__PC EQU CYREG_PRT0_PC6
CapSense_1_PortCH0__7__PORT EQU 0
CapSense_1_PortCH0__7__PRT EQU CYREG_PRT0_PRT
CapSense_1_PortCH0__7__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_1_PortCH0__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_1_PortCH0__7__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_1_PortCH0__7__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_1_PortCH0__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_1_PortCH0__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_1_PortCH0__7__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_1_PortCH0__7__PS EQU CYREG_PRT0_PS
CapSense_1_PortCH0__7__SHIFT EQU 6
CapSense_1_PortCH0__7__SLW EQU CYREG_PRT0_SLW
CapSense_1_PortCH0__Button0__BTN__AG EQU CYREG_PRT4_AG
CapSense_1_PortCH0__Button0__BTN__AMUX EQU CYREG_PRT4_AMUX
CapSense_1_PortCH0__Button0__BTN__BIE EQU CYREG_PRT4_BIE
CapSense_1_PortCH0__Button0__BTN__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CapSense_1_PortCH0__Button0__BTN__BYP EQU CYREG_PRT4_BYP
CapSense_1_PortCH0__Button0__BTN__CTL EQU CYREG_PRT4_CTL
CapSense_1_PortCH0__Button0__BTN__DM0 EQU CYREG_PRT4_DM0
CapSense_1_PortCH0__Button0__BTN__DM1 EQU CYREG_PRT4_DM1
CapSense_1_PortCH0__Button0__BTN__DM2 EQU CYREG_PRT4_DM2
CapSense_1_PortCH0__Button0__BTN__DR EQU CYREG_PRT4_DR
CapSense_1_PortCH0__Button0__BTN__INP_DIS EQU CYREG_PRT4_INP_DIS
CapSense_1_PortCH0__Button0__BTN__INTTYPE EQU CYREG_PICU4_INTTYPE0
CapSense_1_PortCH0__Button0__BTN__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CapSense_1_PortCH0__Button0__BTN__LCD_EN EQU CYREG_PRT4_LCD_EN
CapSense_1_PortCH0__Button0__BTN__MASK EQU 0x01
CapSense_1_PortCH0__Button0__BTN__PC EQU CYREG_PRT4_PC0
CapSense_1_PortCH0__Button0__BTN__PORT EQU 4
CapSense_1_PortCH0__Button0__BTN__PRT EQU CYREG_PRT4_PRT
CapSense_1_PortCH0__Button0__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CapSense_1_PortCH0__Button0__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CapSense_1_PortCH0__Button0__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CapSense_1_PortCH0__Button0__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CapSense_1_PortCH0__Button0__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CapSense_1_PortCH0__Button0__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CapSense_1_PortCH0__Button0__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CapSense_1_PortCH0__Button0__BTN__PS EQU CYREG_PRT4_PS
CapSense_1_PortCH0__Button0__BTN__SHIFT EQU 0
CapSense_1_PortCH0__Button0__BTN__SLW EQU CYREG_PRT4_SLW
CapSense_1_PortCH0__Button1__BTN__AG EQU CYREG_PRT4_AG
CapSense_1_PortCH0__Button1__BTN__AMUX EQU CYREG_PRT4_AMUX
CapSense_1_PortCH0__Button1__BTN__BIE EQU CYREG_PRT4_BIE
CapSense_1_PortCH0__Button1__BTN__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CapSense_1_PortCH0__Button1__BTN__BYP EQU CYREG_PRT4_BYP
CapSense_1_PortCH0__Button1__BTN__CTL EQU CYREG_PRT4_CTL
CapSense_1_PortCH0__Button1__BTN__DM0 EQU CYREG_PRT4_DM0
CapSense_1_PortCH0__Button1__BTN__DM1 EQU CYREG_PRT4_DM1
CapSense_1_PortCH0__Button1__BTN__DM2 EQU CYREG_PRT4_DM2
CapSense_1_PortCH0__Button1__BTN__DR EQU CYREG_PRT4_DR
CapSense_1_PortCH0__Button1__BTN__INP_DIS EQU CYREG_PRT4_INP_DIS
CapSense_1_PortCH0__Button1__BTN__INTTYPE EQU CYREG_PICU4_INTTYPE1
CapSense_1_PortCH0__Button1__BTN__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CapSense_1_PortCH0__Button1__BTN__LCD_EN EQU CYREG_PRT4_LCD_EN
CapSense_1_PortCH0__Button1__BTN__MASK EQU 0x02
CapSense_1_PortCH0__Button1__BTN__PC EQU CYREG_PRT4_PC1
CapSense_1_PortCH0__Button1__BTN__PORT EQU 4
CapSense_1_PortCH0__Button1__BTN__PRT EQU CYREG_PRT4_PRT
CapSense_1_PortCH0__Button1__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CapSense_1_PortCH0__Button1__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CapSense_1_PortCH0__Button1__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CapSense_1_PortCH0__Button1__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CapSense_1_PortCH0__Button1__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CapSense_1_PortCH0__Button1__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CapSense_1_PortCH0__Button1__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CapSense_1_PortCH0__Button1__BTN__PS EQU CYREG_PRT4_PS
CapSense_1_PortCH0__Button1__BTN__SHIFT EQU 1
CapSense_1_PortCH0__Button1__BTN__SLW EQU CYREG_PRT4_SLW
CapSense_1_PortCH0__Button2__BTN__AG EQU CYREG_PRT4_AG
CapSense_1_PortCH0__Button2__BTN__AMUX EQU CYREG_PRT4_AMUX
CapSense_1_PortCH0__Button2__BTN__BIE EQU CYREG_PRT4_BIE
CapSense_1_PortCH0__Button2__BTN__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CapSense_1_PortCH0__Button2__BTN__BYP EQU CYREG_PRT4_BYP
CapSense_1_PortCH0__Button2__BTN__CTL EQU CYREG_PRT4_CTL
CapSense_1_PortCH0__Button2__BTN__DM0 EQU CYREG_PRT4_DM0
CapSense_1_PortCH0__Button2__BTN__DM1 EQU CYREG_PRT4_DM1
CapSense_1_PortCH0__Button2__BTN__DM2 EQU CYREG_PRT4_DM2
CapSense_1_PortCH0__Button2__BTN__DR EQU CYREG_PRT4_DR
CapSense_1_PortCH0__Button2__BTN__INP_DIS EQU CYREG_PRT4_INP_DIS
CapSense_1_PortCH0__Button2__BTN__INTTYPE EQU CYREG_PICU4_INTTYPE2
CapSense_1_PortCH0__Button2__BTN__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CapSense_1_PortCH0__Button2__BTN__LCD_EN EQU CYREG_PRT4_LCD_EN
CapSense_1_PortCH0__Button2__BTN__MASK EQU 0x04
CapSense_1_PortCH0__Button2__BTN__PC EQU CYREG_PRT4_PC2
CapSense_1_PortCH0__Button2__BTN__PORT EQU 4
CapSense_1_PortCH0__Button2__BTN__PRT EQU CYREG_PRT4_PRT
CapSense_1_PortCH0__Button2__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CapSense_1_PortCH0__Button2__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CapSense_1_PortCH0__Button2__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CapSense_1_PortCH0__Button2__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CapSense_1_PortCH0__Button2__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CapSense_1_PortCH0__Button2__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CapSense_1_PortCH0__Button2__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CapSense_1_PortCH0__Button2__BTN__PS EQU CYREG_PRT4_PS
CapSense_1_PortCH0__Button2__BTN__SHIFT EQU 2
CapSense_1_PortCH0__Button2__BTN__SLW EQU CYREG_PRT4_SLW
CapSense_1_PortCH0__Button3__BTN__AG EQU CYREG_PRT4_AG
CapSense_1_PortCH0__Button3__BTN__AMUX EQU CYREG_PRT4_AMUX
CapSense_1_PortCH0__Button3__BTN__BIE EQU CYREG_PRT4_BIE
CapSense_1_PortCH0__Button3__BTN__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CapSense_1_PortCH0__Button3__BTN__BYP EQU CYREG_PRT4_BYP
CapSense_1_PortCH0__Button3__BTN__CTL EQU CYREG_PRT4_CTL
CapSense_1_PortCH0__Button3__BTN__DM0 EQU CYREG_PRT4_DM0
CapSense_1_PortCH0__Button3__BTN__DM1 EQU CYREG_PRT4_DM1
CapSense_1_PortCH0__Button3__BTN__DM2 EQU CYREG_PRT4_DM2
CapSense_1_PortCH0__Button3__BTN__DR EQU CYREG_PRT4_DR
CapSense_1_PortCH0__Button3__BTN__INP_DIS EQU CYREG_PRT4_INP_DIS
CapSense_1_PortCH0__Button3__BTN__INTTYPE EQU CYREG_PICU4_INTTYPE3
CapSense_1_PortCH0__Button3__BTN__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CapSense_1_PortCH0__Button3__BTN__LCD_EN EQU CYREG_PRT4_LCD_EN
CapSense_1_PortCH0__Button3__BTN__MASK EQU 0x08
CapSense_1_PortCH0__Button3__BTN__PC EQU CYREG_PRT4_PC3
CapSense_1_PortCH0__Button3__BTN__PORT EQU 4
CapSense_1_PortCH0__Button3__BTN__PRT EQU CYREG_PRT4_PRT
CapSense_1_PortCH0__Button3__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CapSense_1_PortCH0__Button3__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CapSense_1_PortCH0__Button3__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CapSense_1_PortCH0__Button3__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CapSense_1_PortCH0__Button3__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CapSense_1_PortCH0__Button3__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CapSense_1_PortCH0__Button3__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CapSense_1_PortCH0__Button3__BTN__PS EQU CYREG_PRT4_PS
CapSense_1_PortCH0__Button3__BTN__SHIFT EQU 3
CapSense_1_PortCH0__Button3__BTN__SLW EQU CYREG_PRT4_SLW
CapSense_1_PortCH0__Button4__BTN__AG EQU CYREG_PRT4_AG
CapSense_1_PortCH0__Button4__BTN__AMUX EQU CYREG_PRT4_AMUX
CapSense_1_PortCH0__Button4__BTN__BIE EQU CYREG_PRT4_BIE
CapSense_1_PortCH0__Button4__BTN__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CapSense_1_PortCH0__Button4__BTN__BYP EQU CYREG_PRT4_BYP
CapSense_1_PortCH0__Button4__BTN__CTL EQU CYREG_PRT4_CTL
CapSense_1_PortCH0__Button4__BTN__DM0 EQU CYREG_PRT4_DM0
CapSense_1_PortCH0__Button4__BTN__DM1 EQU CYREG_PRT4_DM1
CapSense_1_PortCH0__Button4__BTN__DM2 EQU CYREG_PRT4_DM2
CapSense_1_PortCH0__Button4__BTN__DR EQU CYREG_PRT4_DR
CapSense_1_PortCH0__Button4__BTN__INP_DIS EQU CYREG_PRT4_INP_DIS
CapSense_1_PortCH0__Button4__BTN__INTTYPE EQU CYREG_PICU4_INTTYPE4
CapSense_1_PortCH0__Button4__BTN__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CapSense_1_PortCH0__Button4__BTN__LCD_EN EQU CYREG_PRT4_LCD_EN
CapSense_1_PortCH0__Button4__BTN__MASK EQU 0x10
CapSense_1_PortCH0__Button4__BTN__PC EQU CYREG_PRT4_PC4
CapSense_1_PortCH0__Button4__BTN__PORT EQU 4
CapSense_1_PortCH0__Button4__BTN__PRT EQU CYREG_PRT4_PRT
CapSense_1_PortCH0__Button4__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CapSense_1_PortCH0__Button4__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CapSense_1_PortCH0__Button4__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CapSense_1_PortCH0__Button4__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CapSense_1_PortCH0__Button4__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CapSense_1_PortCH0__Button4__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CapSense_1_PortCH0__Button4__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CapSense_1_PortCH0__Button4__BTN__PS EQU CYREG_PRT4_PS
CapSense_1_PortCH0__Button4__BTN__SHIFT EQU 4
CapSense_1_PortCH0__Button4__BTN__SLW EQU CYREG_PRT4_SLW
CapSense_1_PortCH0__Button5__BTN__AG EQU CYREG_PRT4_AG
CapSense_1_PortCH0__Button5__BTN__AMUX EQU CYREG_PRT4_AMUX
CapSense_1_PortCH0__Button5__BTN__BIE EQU CYREG_PRT4_BIE
CapSense_1_PortCH0__Button5__BTN__BIT_MASK EQU CYREG_PRT4_BIT_MASK
CapSense_1_PortCH0__Button5__BTN__BYP EQU CYREG_PRT4_BYP
CapSense_1_PortCH0__Button5__BTN__CTL EQU CYREG_PRT4_CTL
CapSense_1_PortCH0__Button5__BTN__DM0 EQU CYREG_PRT4_DM0
CapSense_1_PortCH0__Button5__BTN__DM1 EQU CYREG_PRT4_DM1
CapSense_1_PortCH0__Button5__BTN__DM2 EQU CYREG_PRT4_DM2
CapSense_1_PortCH0__Button5__BTN__DR EQU CYREG_PRT4_DR
CapSense_1_PortCH0__Button5__BTN__INP_DIS EQU CYREG_PRT4_INP_DIS
CapSense_1_PortCH0__Button5__BTN__INTTYPE EQU CYREG_PICU4_INTTYPE5
CapSense_1_PortCH0__Button5__BTN__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
CapSense_1_PortCH0__Button5__BTN__LCD_EN EQU CYREG_PRT4_LCD_EN
CapSense_1_PortCH0__Button5__BTN__MASK EQU 0x20
CapSense_1_PortCH0__Button5__BTN__PC EQU CYREG_PRT4_PC5
CapSense_1_PortCH0__Button5__BTN__PORT EQU 4
CapSense_1_PortCH0__Button5__BTN__PRT EQU CYREG_PRT4_PRT
CapSense_1_PortCH0__Button5__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
CapSense_1_PortCH0__Button5__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
CapSense_1_PortCH0__Button5__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
CapSense_1_PortCH0__Button5__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
CapSense_1_PortCH0__Button5__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
CapSense_1_PortCH0__Button5__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
CapSense_1_PortCH0__Button5__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
CapSense_1_PortCH0__Button5__BTN__PS EQU CYREG_PRT4_PS
CapSense_1_PortCH0__Button5__BTN__SHIFT EQU 5
CapSense_1_PortCH0__Button5__BTN__SLW EQU CYREG_PRT4_SLW
CapSense_1_PortCH0__Button6__BTN__AG EQU CYREG_PRT0_AG
CapSense_1_PortCH0__Button6__BTN__AMUX EQU CYREG_PRT0_AMUX
CapSense_1_PortCH0__Button6__BTN__BIE EQU CYREG_PRT0_BIE
CapSense_1_PortCH0__Button6__BTN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_1_PortCH0__Button6__BTN__BYP EQU CYREG_PRT0_BYP
CapSense_1_PortCH0__Button6__BTN__CTL EQU CYREG_PRT0_CTL
CapSense_1_PortCH0__Button6__BTN__DM0 EQU CYREG_PRT0_DM0
CapSense_1_PortCH0__Button6__BTN__DM1 EQU CYREG_PRT0_DM1
CapSense_1_PortCH0__Button6__BTN__DM2 EQU CYREG_PRT0_DM2
CapSense_1_PortCH0__Button6__BTN__DR EQU CYREG_PRT0_DR
CapSense_1_PortCH0__Button6__BTN__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_1_PortCH0__Button6__BTN__INTTYPE EQU CYREG_PICU0_INTTYPE5
CapSense_1_PortCH0__Button6__BTN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_1_PortCH0__Button6__BTN__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_1_PortCH0__Button6__BTN__MASK EQU 0x20
CapSense_1_PortCH0__Button6__BTN__PC EQU CYREG_PRT0_PC5
CapSense_1_PortCH0__Button6__BTN__PORT EQU 0
CapSense_1_PortCH0__Button6__BTN__PRT EQU CYREG_PRT0_PRT
CapSense_1_PortCH0__Button6__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_1_PortCH0__Button6__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_1_PortCH0__Button6__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_1_PortCH0__Button6__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_1_PortCH0__Button6__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_1_PortCH0__Button6__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_1_PortCH0__Button6__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_1_PortCH0__Button6__BTN__PS EQU CYREG_PRT0_PS
CapSense_1_PortCH0__Button6__BTN__SHIFT EQU 5
CapSense_1_PortCH0__Button6__BTN__SLW EQU CYREG_PRT0_SLW
CapSense_1_PortCH0__Button7__BTN__AG EQU CYREG_PRT0_AG
CapSense_1_PortCH0__Button7__BTN__AMUX EQU CYREG_PRT0_AMUX
CapSense_1_PortCH0__Button7__BTN__BIE EQU CYREG_PRT0_BIE
CapSense_1_PortCH0__Button7__BTN__BIT_MASK EQU CYREG_PRT0_BIT_MASK
CapSense_1_PortCH0__Button7__BTN__BYP EQU CYREG_PRT0_BYP
CapSense_1_PortCH0__Button7__BTN__CTL EQU CYREG_PRT0_CTL
CapSense_1_PortCH0__Button7__BTN__DM0 EQU CYREG_PRT0_DM0
CapSense_1_PortCH0__Button7__BTN__DM1 EQU CYREG_PRT0_DM1
CapSense_1_PortCH0__Button7__BTN__DM2 EQU CYREG_PRT0_DM2
CapSense_1_PortCH0__Button7__BTN__DR EQU CYREG_PRT0_DR
CapSense_1_PortCH0__Button7__BTN__INP_DIS EQU CYREG_PRT0_INP_DIS
CapSense_1_PortCH0__Button7__BTN__INTTYPE EQU CYREG_PICU0_INTTYPE6
CapSense_1_PortCH0__Button7__BTN__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
CapSense_1_PortCH0__Button7__BTN__LCD_EN EQU CYREG_PRT0_LCD_EN
CapSense_1_PortCH0__Button7__BTN__MASK EQU 0x40
CapSense_1_PortCH0__Button7__BTN__PC EQU CYREG_PRT0_PC6
CapSense_1_PortCH0__Button7__BTN__PORT EQU 0
CapSense_1_PortCH0__Button7__BTN__PRT EQU CYREG_PRT0_PRT
CapSense_1_PortCH0__Button7__BTN__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
CapSense_1_PortCH0__Button7__BTN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
CapSense_1_PortCH0__Button7__BTN__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
CapSense_1_PortCH0__Button7__BTN__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
CapSense_1_PortCH0__Button7__BTN__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
CapSense_1_PortCH0__Button7__BTN__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
CapSense_1_PortCH0__Button7__BTN__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
CapSense_1_PortCH0__Button7__BTN__PS EQU CYREG_PRT0_PS
CapSense_1_PortCH0__Button7__BTN__SHIFT EQU 6
CapSense_1_PortCH0__Button7__BTN__SLW EQU CYREG_PRT0_SLW

/* IDAC_out_1 */
IDAC_out_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
IDAC_out_1__0__MASK EQU 0x80
IDAC_out_1__0__PC EQU CYREG_PRT0_PC7
IDAC_out_1__0__PORT EQU 0
IDAC_out_1__0__SHIFT EQU 7
IDAC_out_1__AG EQU CYREG_PRT0_AG
IDAC_out_1__AMUX EQU CYREG_PRT0_AMUX
IDAC_out_1__BIE EQU CYREG_PRT0_BIE
IDAC_out_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IDAC_out_1__BYP EQU CYREG_PRT0_BYP
IDAC_out_1__CTL EQU CYREG_PRT0_CTL
IDAC_out_1__DM0 EQU CYREG_PRT0_DM0
IDAC_out_1__DM1 EQU CYREG_PRT0_DM1
IDAC_out_1__DM2 EQU CYREG_PRT0_DM2
IDAC_out_1__DR EQU CYREG_PRT0_DR
IDAC_out_1__INP_DIS EQU CYREG_PRT0_INP_DIS
IDAC_out_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IDAC_out_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IDAC_out_1__LCD_EN EQU CYREG_PRT0_LCD_EN
IDAC_out_1__MASK EQU 0x80
IDAC_out_1__PORT EQU 0
IDAC_out_1__PRT EQU CYREG_PRT0_PRT
IDAC_out_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IDAC_out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IDAC_out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IDAC_out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IDAC_out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IDAC_out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IDAC_out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IDAC_out_1__PS EQU CYREG_PRT0_PS
IDAC_out_1__SHIFT EQU 7
IDAC_out_1__SLW EQU CYREG_PRT0_SLW

/* VDAC_out_1 */
VDAC_out_1__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
VDAC_out_1__0__MASK EQU 0x02
VDAC_out_1__0__PC EQU CYREG_PRT0_PC1
VDAC_out_1__0__PORT EQU 0
VDAC_out_1__0__SHIFT EQU 1
VDAC_out_1__AG EQU CYREG_PRT0_AG
VDAC_out_1__AMUX EQU CYREG_PRT0_AMUX
VDAC_out_1__BIE EQU CYREG_PRT0_BIE
VDAC_out_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VDAC_out_1__BYP EQU CYREG_PRT0_BYP
VDAC_out_1__CTL EQU CYREG_PRT0_CTL
VDAC_out_1__DM0 EQU CYREG_PRT0_DM0
VDAC_out_1__DM1 EQU CYREG_PRT0_DM1
VDAC_out_1__DM2 EQU CYREG_PRT0_DM2
VDAC_out_1__DR EQU CYREG_PRT0_DR
VDAC_out_1__INP_DIS EQU CYREG_PRT0_INP_DIS
VDAC_out_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
VDAC_out_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VDAC_out_1__LCD_EN EQU CYREG_PRT0_LCD_EN
VDAC_out_1__MASK EQU 0x02
VDAC_out_1__PORT EQU 0
VDAC_out_1__PRT EQU CYREG_PRT0_PRT
VDAC_out_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VDAC_out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VDAC_out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VDAC_out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VDAC_out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VDAC_out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VDAC_out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VDAC_out_1__PS EQU CYREG_PRT0_PS
VDAC_out_1__SHIFT EQU 1
VDAC_out_1__SLW EQU CYREG_PRT0_SLW

/* WaveDAC8_1_BuffAmp_ABuf */
WaveDAC8_1_BuffAmp_ABuf__CR EQU CYREG_OPAMP2_CR
WaveDAC8_1_BuffAmp_ABuf__MX EQU CYREG_OPAMP2_MX
WaveDAC8_1_BuffAmp_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
WaveDAC8_1_BuffAmp_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
WaveDAC8_1_BuffAmp_ABuf__PM_ACT_MSK EQU 0x04
WaveDAC8_1_BuffAmp_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
WaveDAC8_1_BuffAmp_ABuf__PM_STBY_MSK EQU 0x04
WaveDAC8_1_BuffAmp_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
WaveDAC8_1_BuffAmp_ABuf__SW EQU CYREG_OPAMP2_SW
WaveDAC8_1_BuffAmp_ABuf__TR0 EQU CYREG_OPAMP2_TR0
WaveDAC8_1_BuffAmp_ABuf__TR1 EQU CYREG_OPAMP2_TR1

/* WaveDAC8_1_VDAC8_viDAC8 */
WaveDAC8_1_VDAC8_viDAC8__CR0 EQU CYREG_DAC0_CR0
WaveDAC8_1_VDAC8_viDAC8__CR1 EQU CYREG_DAC0_CR1
WaveDAC8_1_VDAC8_viDAC8__D EQU CYREG_DAC0_D
WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK EQU 0x01
WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK EQU 0x01
WaveDAC8_1_VDAC8_viDAC8__STROBE EQU CYREG_DAC0_STROBE
WaveDAC8_1_VDAC8_viDAC8__SW0 EQU CYREG_DAC0_SW0
WaveDAC8_1_VDAC8_viDAC8__SW2 EQU CYREG_DAC0_SW2
WaveDAC8_1_VDAC8_viDAC8__SW3 EQU CYREG_DAC0_SW3
WaveDAC8_1_VDAC8_viDAC8__SW4 EQU CYREG_DAC0_SW4
WaveDAC8_1_VDAC8_viDAC8__TR EQU CYREG_DAC0_TR
WaveDAC8_1_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
WaveDAC8_1_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
WaveDAC8_1_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
WaveDAC8_1_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
WaveDAC8_1_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
WaveDAC8_1_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
WaveDAC8_1_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
WaveDAC8_1_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
WaveDAC8_1_VDAC8_viDAC8__TST EQU CYREG_DAC0_TST

/* WaveDAC8_1_Wave1_DMA */
WaveDAC8_1_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_1_Wave1_DMA__DRQ_NUMBER EQU 2
WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_1_Wave1_DMA__PRIORITY EQU 2
WaveDAC8_1_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT0_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL EQU 0

/* WaveDAC8_1_Wave2_DMA */
WaveDAC8_1_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_1_Wave2_DMA__DRQ_NUMBER EQU 3
WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_1_Wave2_DMA__PRIORITY EQU 2
WaveDAC8_1_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT0_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL EQU 0

/* StripLights_B_WS2811 */
StripLights_B_WS2811_ctrl__0__MASK EQU 0x01
StripLights_B_WS2811_ctrl__0__POS EQU 0
StripLights_B_WS2811_ctrl__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
StripLights_B_WS2811_ctrl__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
StripLights_B_WS2811_ctrl__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
StripLights_B_WS2811_ctrl__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
StripLights_B_WS2811_ctrl__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
StripLights_B_WS2811_ctrl__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
StripLights_B_WS2811_ctrl__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
StripLights_B_WS2811_ctrl__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
StripLights_B_WS2811_ctrl__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
StripLights_B_WS2811_ctrl__3__MASK EQU 0x08
StripLights_B_WS2811_ctrl__3__POS EQU 3
StripLights_B_WS2811_ctrl__4__MASK EQU 0x10
StripLights_B_WS2811_ctrl__4__POS EQU 4
StripLights_B_WS2811_ctrl__5__MASK EQU 0x20
StripLights_B_WS2811_ctrl__5__POS EQU 5
StripLights_B_WS2811_ctrl__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
StripLights_B_WS2811_ctrl__CONTROL_REG EQU CYREG_B0_UDB04_CTL
StripLights_B_WS2811_ctrl__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
StripLights_B_WS2811_ctrl__COUNT_REG EQU CYREG_B0_UDB04_CTL
StripLights_B_WS2811_ctrl__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
StripLights_B_WS2811_ctrl__MASK EQU 0x39
StripLights_B_WS2811_ctrl__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
StripLights_B_WS2811_ctrl__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
StripLights_B_WS2811_ctrl__PERIOD_REG EQU CYREG_B0_UDB04_MSK
StripLights_B_WS2811_dshifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
StripLights_B_WS2811_dshifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
StripLights_B_WS2811_dshifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
StripLights_B_WS2811_dshifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
StripLights_B_WS2811_dshifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
StripLights_B_WS2811_dshifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
StripLights_B_WS2811_dshifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
StripLights_B_WS2811_dshifter_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
StripLights_B_WS2811_dshifter_u0__A0_REG EQU CYREG_B0_UDB04_A0
StripLights_B_WS2811_dshifter_u0__A1_REG EQU CYREG_B0_UDB04_A1
StripLights_B_WS2811_dshifter_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
StripLights_B_WS2811_dshifter_u0__D0_REG EQU CYREG_B0_UDB04_D0
StripLights_B_WS2811_dshifter_u0__D1_REG EQU CYREG_B0_UDB04_D1
StripLights_B_WS2811_dshifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
StripLights_B_WS2811_dshifter_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
StripLights_B_WS2811_dshifter_u0__F0_REG EQU CYREG_B0_UDB04_F0
StripLights_B_WS2811_dshifter_u0__F1_REG EQU CYREG_B0_UDB04_F1
StripLights_B_WS2811_dshifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
StripLights_B_WS2811_dshifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
StripLights_B_WS2811_pwm8_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
StripLights_B_WS2811_pwm8_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
StripLights_B_WS2811_pwm8_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
StripLights_B_WS2811_pwm8_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
StripLights_B_WS2811_pwm8_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
StripLights_B_WS2811_pwm8_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
StripLights_B_WS2811_pwm8_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
StripLights_B_WS2811_pwm8_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
StripLights_B_WS2811_pwm8_u0__A0_REG EQU CYREG_B0_UDB03_A0
StripLights_B_WS2811_pwm8_u0__A1_REG EQU CYREG_B0_UDB03_A1
StripLights_B_WS2811_pwm8_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
StripLights_B_WS2811_pwm8_u0__D0_REG EQU CYREG_B0_UDB03_D0
StripLights_B_WS2811_pwm8_u0__D1_REG EQU CYREG_B0_UDB03_D1
StripLights_B_WS2811_pwm8_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
StripLights_B_WS2811_pwm8_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
StripLights_B_WS2811_pwm8_u0__F0_REG EQU CYREG_B0_UDB03_F0
StripLights_B_WS2811_pwm8_u0__F1_REG EQU CYREG_B0_UDB03_F1
StripLights_B_WS2811_StatusReg__0__MASK EQU 0x01
StripLights_B_WS2811_StatusReg__0__POS EQU 0
StripLights_B_WS2811_StatusReg__1__MASK EQU 0x02
StripLights_B_WS2811_StatusReg__1__POS EQU 1
StripLights_B_WS2811_StatusReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
StripLights_B_WS2811_StatusReg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
StripLights_B_WS2811_StatusReg__6__MASK EQU 0x40
StripLights_B_WS2811_StatusReg__6__POS EQU 6
StripLights_B_WS2811_StatusReg__7__MASK EQU 0x80
StripLights_B_WS2811_StatusReg__7__POS EQU 7
StripLights_B_WS2811_StatusReg__MASK EQU 0xC3
StripLights_B_WS2811_StatusReg__MASK_REG EQU CYREG_B0_UDB04_MSK
StripLights_B_WS2811_StatusReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
StripLights_B_WS2811_StatusReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
StripLights_B_WS2811_StatusReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
StripLights_B_WS2811_StatusReg__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
StripLights_B_WS2811_StatusReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
StripLights_B_WS2811_StatusReg__STATUS_REG EQU CYREG_B0_UDB04_ST

/* StripLights_Clock */
StripLights_Clock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
StripLights_Clock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
StripLights_Clock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
StripLights_Clock__CFG2_SRC_SEL_MASK EQU 0x07
StripLights_Clock__INDEX EQU 0x04
StripLights_Clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
StripLights_Clock__PM_ACT_MSK EQU 0x10
StripLights_Clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
StripLights_Clock__PM_STBY_MSK EQU 0x10

/* StripLights_isr */
StripLights_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
StripLights_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
StripLights_isr__INTC_MASK EQU 0x04
StripLights_isr__INTC_NUMBER EQU 2
StripLights_isr__INTC_PRIOR_NUM EQU 7
StripLights_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
StripLights_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
StripLights_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* StripLights_StringSel */
StripLights_StringSel_Sync_ctrl_reg__0__MASK EQU 0x01
StripLights_StringSel_Sync_ctrl_reg__0__POS EQU 0
StripLights_StringSel_Sync_ctrl_reg__1__MASK EQU 0x02
StripLights_StringSel_Sync_ctrl_reg__1__POS EQU 1
StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
StripLights_StringSel_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
StripLights_StringSel_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
StripLights_StringSel_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
StripLights_StringSel_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
StripLights_StringSel_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
StripLights_StringSel_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
StripLights_StringSel_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
StripLights_StringSel_Sync_ctrl_reg__2__MASK EQU 0x04
StripLights_StringSel_Sync_ctrl_reg__2__POS EQU 2
StripLights_StringSel_Sync_ctrl_reg__3__MASK EQU 0x08
StripLights_StringSel_Sync_ctrl_reg__3__POS EQU 3
StripLights_StringSel_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
StripLights_StringSel_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
StripLights_StringSel_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
StripLights_StringSel_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB14_CTL
StripLights_StringSel_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
StripLights_StringSel_Sync_ctrl_reg__MASK EQU 0x0F
StripLights_StringSel_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
StripLights_StringSel_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
StripLights_StringSel_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB14_MSK

/* WaveDAC_clk */
WaveDAC_clk__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
WaveDAC_clk__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
WaveDAC_clk__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
WaveDAC_clk__CFG2_SRC_SEL_MASK EQU 0x07
WaveDAC_clk__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
WaveDAC_clk__CFG3_PHASE_DLY_MASK EQU 0x0F
WaveDAC_clk__INDEX EQU 0x00
WaveDAC_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
WaveDAC_clk__PM_ACT_MSK EQU 0x01
WaveDAC_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
WaveDAC_clk__PM_STBY_MSK EQU 0x01

/* WaveDAC_out */
WaveDAC_out__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
WaveDAC_out__0__MASK EQU 0x01
WaveDAC_out__0__PC EQU CYREG_PRT0_PC0
WaveDAC_out__0__PORT EQU 0
WaveDAC_out__0__SHIFT EQU 0
WaveDAC_out__AG EQU CYREG_PRT0_AG
WaveDAC_out__AMUX EQU CYREG_PRT0_AMUX
WaveDAC_out__BIE EQU CYREG_PRT0_BIE
WaveDAC_out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
WaveDAC_out__BYP EQU CYREG_PRT0_BYP
WaveDAC_out__CTL EQU CYREG_PRT0_CTL
WaveDAC_out__DM0 EQU CYREG_PRT0_DM0
WaveDAC_out__DM1 EQU CYREG_PRT0_DM1
WaveDAC_out__DM2 EQU CYREG_PRT0_DM2
WaveDAC_out__DR EQU CYREG_PRT0_DR
WaveDAC_out__INP_DIS EQU CYREG_PRT0_INP_DIS
WaveDAC_out__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
WaveDAC_out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
WaveDAC_out__LCD_EN EQU CYREG_PRT0_LCD_EN
WaveDAC_out__MASK EQU 0x01
WaveDAC_out__PORT EQU 0
WaveDAC_out__PRT EQU CYREG_PRT0_PRT
WaveDAC_out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
WaveDAC_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
WaveDAC_out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
WaveDAC_out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
WaveDAC_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
WaveDAC_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
WaveDAC_out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
WaveDAC_out__PS EQU CYREG_PRT0_PS
WaveDAC_out__SHIFT EQU 0
WaveDAC_out__SLW EQU CYREG_PRT0_SLW

/* analog_in_0 */
analog_in_0__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
analog_in_0__0__MASK EQU 0x01
analog_in_0__0__PC EQU CYREG_PRT3_PC0
analog_in_0__0__PORT EQU 3
analog_in_0__0__SHIFT EQU 0
analog_in_0__AG EQU CYREG_PRT3_AG
analog_in_0__AMUX EQU CYREG_PRT3_AMUX
analog_in_0__BIE EQU CYREG_PRT3_BIE
analog_in_0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
analog_in_0__BYP EQU CYREG_PRT3_BYP
analog_in_0__CTL EQU CYREG_PRT3_CTL
analog_in_0__DM0 EQU CYREG_PRT3_DM0
analog_in_0__DM1 EQU CYREG_PRT3_DM1
analog_in_0__DM2 EQU CYREG_PRT3_DM2
analog_in_0__DR EQU CYREG_PRT3_DR
analog_in_0__INP_DIS EQU CYREG_PRT3_INP_DIS
analog_in_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
analog_in_0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
analog_in_0__LCD_EN EQU CYREG_PRT3_LCD_EN
analog_in_0__MASK EQU 0x01
analog_in_0__PORT EQU 3
analog_in_0__PRT EQU CYREG_PRT3_PRT
analog_in_0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
analog_in_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
analog_in_0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
analog_in_0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
analog_in_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
analog_in_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
analog_in_0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
analog_in_0__PS EQU CYREG_PRT3_PS
analog_in_0__SHIFT EQU 0
analog_in_0__SLW EQU CYREG_PRT3_SLW

/* analog_in_1 */
analog_in_1__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
analog_in_1__0__MASK EQU 0x02
analog_in_1__0__PC EQU CYREG_PRT3_PC1
analog_in_1__0__PORT EQU 3
analog_in_1__0__SHIFT EQU 1
analog_in_1__AG EQU CYREG_PRT3_AG
analog_in_1__AMUX EQU CYREG_PRT3_AMUX
analog_in_1__BIE EQU CYREG_PRT3_BIE
analog_in_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
analog_in_1__BYP EQU CYREG_PRT3_BYP
analog_in_1__CTL EQU CYREG_PRT3_CTL
analog_in_1__DM0 EQU CYREG_PRT3_DM0
analog_in_1__DM1 EQU CYREG_PRT3_DM1
analog_in_1__DM2 EQU CYREG_PRT3_DM2
analog_in_1__DR EQU CYREG_PRT3_DR
analog_in_1__INP_DIS EQU CYREG_PRT3_INP_DIS
analog_in_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
analog_in_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
analog_in_1__LCD_EN EQU CYREG_PRT3_LCD_EN
analog_in_1__MASK EQU 0x02
analog_in_1__PORT EQU 3
analog_in_1__PRT EQU CYREG_PRT3_PRT
analog_in_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
analog_in_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
analog_in_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
analog_in_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
analog_in_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
analog_in_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
analog_in_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
analog_in_1__PS EQU CYREG_PRT3_PS
analog_in_1__SHIFT EQU 1
analog_in_1__SLW EQU CYREG_PRT3_SLW

/* analog_in_2 */
analog_in_2__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
analog_in_2__0__MASK EQU 0x04
analog_in_2__0__PC EQU CYREG_PRT3_PC2
analog_in_2__0__PORT EQU 3
analog_in_2__0__SHIFT EQU 2
analog_in_2__AG EQU CYREG_PRT3_AG
analog_in_2__AMUX EQU CYREG_PRT3_AMUX
analog_in_2__BIE EQU CYREG_PRT3_BIE
analog_in_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
analog_in_2__BYP EQU CYREG_PRT3_BYP
analog_in_2__CTL EQU CYREG_PRT3_CTL
analog_in_2__DM0 EQU CYREG_PRT3_DM0
analog_in_2__DM1 EQU CYREG_PRT3_DM1
analog_in_2__DM2 EQU CYREG_PRT3_DM2
analog_in_2__DR EQU CYREG_PRT3_DR
analog_in_2__INP_DIS EQU CYREG_PRT3_INP_DIS
analog_in_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
analog_in_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
analog_in_2__LCD_EN EQU CYREG_PRT3_LCD_EN
analog_in_2__MASK EQU 0x04
analog_in_2__PORT EQU 3
analog_in_2__PRT EQU CYREG_PRT3_PRT
analog_in_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
analog_in_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
analog_in_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
analog_in_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
analog_in_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
analog_in_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
analog_in_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
analog_in_2__PS EQU CYREG_PRT3_PS
analog_in_2__SHIFT EQU 2
analog_in_2__SLW EQU CYREG_PRT3_SLW

/* analog_in_3 */
analog_in_3__0__INTTYPE EQU CYREG_PICU3_INTTYPE3
analog_in_3__0__MASK EQU 0x08
analog_in_3__0__PC EQU CYREG_PRT3_PC3
analog_in_3__0__PORT EQU 3
analog_in_3__0__SHIFT EQU 3
analog_in_3__AG EQU CYREG_PRT3_AG
analog_in_3__AMUX EQU CYREG_PRT3_AMUX
analog_in_3__BIE EQU CYREG_PRT3_BIE
analog_in_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
analog_in_3__BYP EQU CYREG_PRT3_BYP
analog_in_3__CTL EQU CYREG_PRT3_CTL
analog_in_3__DM0 EQU CYREG_PRT3_DM0
analog_in_3__DM1 EQU CYREG_PRT3_DM1
analog_in_3__DM2 EQU CYREG_PRT3_DM2
analog_in_3__DR EQU CYREG_PRT3_DR
analog_in_3__INP_DIS EQU CYREG_PRT3_INP_DIS
analog_in_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
analog_in_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
analog_in_3__LCD_EN EQU CYREG_PRT3_LCD_EN
analog_in_3__MASK EQU 0x08
analog_in_3__PORT EQU 3
analog_in_3__PRT EQU CYREG_PRT3_PRT
analog_in_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
analog_in_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
analog_in_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
analog_in_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
analog_in_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
analog_in_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
analog_in_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
analog_in_3__PS EQU CYREG_PRT3_PS
analog_in_3__SHIFT EQU 3
analog_in_3__SLW EQU CYREG_PRT3_SLW

/* analog_in_4 */
analog_in_4__0__INTTYPE EQU CYREG_PICU3_INTTYPE4
analog_in_4__0__MASK EQU 0x10
analog_in_4__0__PC EQU CYREG_PRT3_PC4
analog_in_4__0__PORT EQU 3
analog_in_4__0__SHIFT EQU 4
analog_in_4__AG EQU CYREG_PRT3_AG
analog_in_4__AMUX EQU CYREG_PRT3_AMUX
analog_in_4__BIE EQU CYREG_PRT3_BIE
analog_in_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
analog_in_4__BYP EQU CYREG_PRT3_BYP
analog_in_4__CTL EQU CYREG_PRT3_CTL
analog_in_4__DM0 EQU CYREG_PRT3_DM0
analog_in_4__DM1 EQU CYREG_PRT3_DM1
analog_in_4__DM2 EQU CYREG_PRT3_DM2
analog_in_4__DR EQU CYREG_PRT3_DR
analog_in_4__INP_DIS EQU CYREG_PRT3_INP_DIS
analog_in_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
analog_in_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
analog_in_4__LCD_EN EQU CYREG_PRT3_LCD_EN
analog_in_4__MASK EQU 0x10
analog_in_4__PORT EQU 3
analog_in_4__PRT EQU CYREG_PRT3_PRT
analog_in_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
analog_in_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
analog_in_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
analog_in_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
analog_in_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
analog_in_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
analog_in_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
analog_in_4__PS EQU CYREG_PRT3_PS
analog_in_4__SHIFT EQU 4
analog_in_4__SLW EQU CYREG_PRT3_SLW

/* analog_in_5 */
analog_in_5__0__INTTYPE EQU CYREG_PICU3_INTTYPE5
analog_in_5__0__MASK EQU 0x20
analog_in_5__0__PC EQU CYREG_PRT3_PC5
analog_in_5__0__PORT EQU 3
analog_in_5__0__SHIFT EQU 5
analog_in_5__AG EQU CYREG_PRT3_AG
analog_in_5__AMUX EQU CYREG_PRT3_AMUX
analog_in_5__BIE EQU CYREG_PRT3_BIE
analog_in_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
analog_in_5__BYP EQU CYREG_PRT3_BYP
analog_in_5__CTL EQU CYREG_PRT3_CTL
analog_in_5__DM0 EQU CYREG_PRT3_DM0
analog_in_5__DM1 EQU CYREG_PRT3_DM1
analog_in_5__DM2 EQU CYREG_PRT3_DM2
analog_in_5__DR EQU CYREG_PRT3_DR
analog_in_5__INP_DIS EQU CYREG_PRT3_INP_DIS
analog_in_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
analog_in_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
analog_in_5__LCD_EN EQU CYREG_PRT3_LCD_EN
analog_in_5__MASK EQU 0x20
analog_in_5__PORT EQU 3
analog_in_5__PRT EQU CYREG_PRT3_PRT
analog_in_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
analog_in_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
analog_in_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
analog_in_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
analog_in_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
analog_in_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
analog_in_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
analog_in_5__PS EQU CYREG_PRT3_PS
analog_in_5__SHIFT EQU 5
analog_in_5__SLW EQU CYREG_PRT3_SLW

/* analog_in_6 */
analog_in_6__0__INTTYPE EQU CYREG_PICU3_INTTYPE6
analog_in_6__0__MASK EQU 0x40
analog_in_6__0__PC EQU CYREG_PRT3_PC6
analog_in_6__0__PORT EQU 3
analog_in_6__0__SHIFT EQU 6
analog_in_6__AG EQU CYREG_PRT3_AG
analog_in_6__AMUX EQU CYREG_PRT3_AMUX
analog_in_6__BIE EQU CYREG_PRT3_BIE
analog_in_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
analog_in_6__BYP EQU CYREG_PRT3_BYP
analog_in_6__CTL EQU CYREG_PRT3_CTL
analog_in_6__DM0 EQU CYREG_PRT3_DM0
analog_in_6__DM1 EQU CYREG_PRT3_DM1
analog_in_6__DM2 EQU CYREG_PRT3_DM2
analog_in_6__DR EQU CYREG_PRT3_DR
analog_in_6__INP_DIS EQU CYREG_PRT3_INP_DIS
analog_in_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
analog_in_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
analog_in_6__LCD_EN EQU CYREG_PRT3_LCD_EN
analog_in_6__MASK EQU 0x40
analog_in_6__PORT EQU 3
analog_in_6__PRT EQU CYREG_PRT3_PRT
analog_in_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
analog_in_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
analog_in_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
analog_in_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
analog_in_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
analog_in_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
analog_in_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
analog_in_6__PS EQU CYREG_PRT3_PS
analog_in_6__SHIFT EQU 6
analog_in_6__SLW EQU CYREG_PRT3_SLW

/* analog_in_7 */
analog_in_7__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
analog_in_7__0__MASK EQU 0x80
analog_in_7__0__PC EQU CYREG_PRT3_PC7
analog_in_7__0__PORT EQU 3
analog_in_7__0__SHIFT EQU 7
analog_in_7__AG EQU CYREG_PRT3_AG
analog_in_7__AMUX EQU CYREG_PRT3_AMUX
analog_in_7__BIE EQU CYREG_PRT3_BIE
analog_in_7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
analog_in_7__BYP EQU CYREG_PRT3_BYP
analog_in_7__CTL EQU CYREG_PRT3_CTL
analog_in_7__DM0 EQU CYREG_PRT3_DM0
analog_in_7__DM1 EQU CYREG_PRT3_DM1
analog_in_7__DM2 EQU CYREG_PRT3_DM2
analog_in_7__DR EQU CYREG_PRT3_DR
analog_in_7__INP_DIS EQU CYREG_PRT3_INP_DIS
analog_in_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
analog_in_7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
analog_in_7__LCD_EN EQU CYREG_PRT3_LCD_EN
analog_in_7__MASK EQU 0x80
analog_in_7__PORT EQU 3
analog_in_7__PRT EQU CYREG_PRT3_PRT
analog_in_7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
analog_in_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
analog_in_7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
analog_in_7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
analog_in_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
analog_in_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
analog_in_7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
analog_in_7__PS EQU CYREG_PRT3_PS
analog_in_7__SHIFT EQU 7
analog_in_7__SLW EQU CYREG_PRT3_SLW

/* ADC_SAR_Seq_1_bSAR_SEQ */
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB00_01_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB00_01_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB00_01_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB00_01_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB00_01_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB00_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB00_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB00_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB00_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB00_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB00_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB01_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB01_ST

/* ADC_SAR_Seq_1_FinalBuf */
ADC_SAR_Seq_1_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER EQU 0
ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_FinalBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL EQU 0

/* ADC_SAR_Seq_1_IntClock */
ADC_SAR_Seq_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
ADC_SAR_Seq_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
ADC_SAR_Seq_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_Seq_1_IntClock__INDEX EQU 0x06
ADC_SAR_Seq_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_Seq_1_IntClock__PM_ACT_MSK EQU 0x40
ADC_SAR_Seq_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_Seq_1_IntClock__PM_STBY_MSK EQU 0x40

/* ADC_SAR_Seq_1_IRQ */
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_1_SAR_ADC_SAR */
ADC_SAR_Seq_1_SAR_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_Seq_1_SAR_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_Seq_1_SAR_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_Seq_1_SAR_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_Seq_1_SAR_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_Seq_1_SAR_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_Seq_1_SAR_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* ADC_SAR_Seq_1_TempBuf */
ADC_SAR_Seq_1_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER EQU 1
ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_TempBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_TempBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL EQU 0

/* Timer_TimerHW */
Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Timer_TimerHW__PM_ACT_MSK EQU 0x01
Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Timer_TimerHW__PM_STBY_MSK EQU 0x01
Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 18
CYDEV_CHIP_DIE_PSOC4A EQU 10
CYDEV_CHIP_DIE_PSOC5LP EQU 17
CYDEV_CHIP_DIE_TMA4 EQU 2
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 10
CYDEV_CHIP_MEMBER_4C EQU 15
CYDEV_CHIP_MEMBER_4D EQU 6
CYDEV_CHIP_MEMBER_4E EQU 4
CYDEV_CHIP_MEMBER_4F EQU 11
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 9
CYDEV_CHIP_MEMBER_4I EQU 14
CYDEV_CHIP_MEMBER_4J EQU 7
CYDEV_CHIP_MEMBER_4K EQU 8
CYDEV_CHIP_MEMBER_4L EQU 13
CYDEV_CHIP_MEMBER_4M EQU 12
CYDEV_CHIP_MEMBER_4N EQU 5
CYDEV_CHIP_MEMBER_4U EQU 3
CYDEV_CHIP_MEMBER_5A EQU 17
CYDEV_CHIP_MEMBER_5B EQU 16
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000007
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 1
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x0000000F
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
