0.6
2017.3
Oct  4 2017
20:11:37
D:/Facultate/Anul3/CN2/IDEA/IDEA/IDEA.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
D:/Facultate/Anul3/CN2/IDEA/IDEA/IDEA.srcs/sim_1/new/test.v,1512237599,verilog,,,,test,,,,,,,,
D:/Facultate/Anul3/CN2/IDEA/IDEA/IDEA.srcs/sources_1/new/KEYGEN.v,1516013675,verilog,,D:/Facultate/Anul3/CN2/IDEA/IDEA/IDEA.srcs/sources_1/new/pasFinal.v,,KEYGEN,,,,,,,,
D:/Facultate/Anul3/CN2/IDEA/IDEA/IDEA.srcs/sources_1/new/pasFinal.v,1512238167,verilog,,D:/Facultate/Anul3/CN2/IDEA/IDEA/IDEA.srcs/sources_1/new/pasulx.v,,pasFinal,,,,,,,,
D:/Facultate/Anul3/CN2/IDEA/IDEA/IDEA.srcs/sources_1/new/pasulx.v,1512238183,verilog,,D:/Facultate/Anul3/CN2/IDEA/IDEA/IDEA.srcs/sources_1/new/topModule.v,,pasulx,,,,,,,,
D:/Facultate/Anul3/CN2/IDEA/IDEA/IDEA.srcs/sources_1/new/primPas.v,1512239186,verilog,,D:/Facultate/Anul3/CN2/IDEA/IDEA/IDEA.srcs/sources_1/new/topModule.v,,primPas,,,,,,,,
D:/Facultate/Anul3/CN2/IDEA/IDEA/IDEA.srcs/sources_1/new/topModule.v,1510915608,verilog,,D:/Facultate/Anul3/CN2/IDEA/IDEA/IDEA.srcs/sim_1/new/test.v,,topModule,,,,,,,,
