22:39:10 INFO  : Registering command handlers for SDK TCF services
22:39:14 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA_Project\Lab4\project_4_hw\project_4_hw.sdk\temp_xsdb_launch_script.tcl
22:39:22 INFO  : XSCT server has started successfully.
22:39:35 INFO  : Successfully done setting XSCT server connection channel  
22:39:35 INFO  : Successfully done setting SDK workspace  
22:39:35 INFO  : Processing command line option -hwspec D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper.hdf.
22:57:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
22:57:39 INFO  : 'jtag frequency' command is executed.
22:57:39 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:57:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
22:57:42 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:57:42 INFO  : Context for 'APU' is selected.
22:57:42 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:57:42 INFO  : 'configparams force-mem-access 1' command is executed.
22:57:42 INFO  : Context for 'APU' is selected.
22:57:42 INFO  : 'stop' command is executed.
22:57:43 INFO  : 'ps7_init' command is executed.
22:57:43 INFO  : 'ps7_post_config' command is executed.
22:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
22:57:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:43 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:57:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:57:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

22:57:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:57:44 INFO  : 'con' command is executed.
22:57:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

22:57:44 INFO  : Disconnected from the channel tcfchan#1.
23:01:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:01:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:01:10 INFO  : 'jtag frequency' command is executed.
23:01:10 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:01:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:01:13 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:01:13 INFO  : Context for 'APU' is selected.
23:01:17 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:01:17 INFO  : 'configparams force-mem-access 1' command is executed.
23:01:17 INFO  : Context for 'APU' is selected.
23:01:17 INFO  : 'stop' command is executed.
23:01:18 INFO  : 'ps7_init' command is executed.
23:01:18 INFO  : 'ps7_post_config' command is executed.
23:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:18 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:01:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:01:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:01:18 INFO  : 'con' command is executed.
23:01:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:01:18 INFO  : Disconnected from the channel tcfchan#2.
23:21:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:21:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:21:39 INFO  : 'jtag frequency' command is executed.
23:21:39 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:21:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:21:42 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:21:42 INFO  : Context for 'APU' is selected.
23:21:46 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:21:46 INFO  : 'configparams force-mem-access 1' command is executed.
23:21:46 INFO  : Context for 'APU' is selected.
23:21:46 INFO  : 'stop' command is executed.
23:21:47 INFO  : 'ps7_init' command is executed.
23:21:47 INFO  : 'ps7_post_config' command is executed.
23:21:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:21:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:47 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:21:47 INFO  : 'configparams force-mem-access 0' command is executed.
23:21:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:21:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:21:47 INFO  : 'con' command is executed.
23:21:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:21:47 INFO  : Disconnected from the channel tcfchan#3.
23:24:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:24:47 INFO  : 'jtag frequency' command is executed.
23:24:47 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:24:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:24:50 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:24:50 INFO  : Context for 'APU' is selected.
23:24:53 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:24:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:53 INFO  : Context for 'APU' is selected.
23:24:54 INFO  : 'stop' command is executed.
23:24:54 INFO  : 'ps7_init' command is executed.
23:24:54 INFO  : 'ps7_post_config' command is executed.
23:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:24:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:55 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:55 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:55 INFO  : 'con' command is executed.
23:24:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:24:55 INFO  : Disconnected from the channel tcfchan#4.
23:50:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:50:26 INFO  : 'jtag frequency' command is executed.
23:50:26 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:50:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:50:29 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:50:29 INFO  : Context for 'APU' is selected.
23:50:35 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:50:35 INFO  : 'configparams force-mem-access 1' command is executed.
23:50:35 INFO  : Context for 'APU' is selected.
23:50:35 INFO  : 'stop' command is executed.
23:50:36 INFO  : 'ps7_init' command is executed.
23:50:36 INFO  : 'ps7_post_config' command is executed.
23:50:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:50:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:37 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:50:37 INFO  : 'configparams force-mem-access 0' command is executed.
23:50:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:50:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:50:37 INFO  : 'con' command is executed.
23:50:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:50:37 INFO  : Disconnected from the channel tcfchan#5.
23:55:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:55:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
23:55:02 INFO  : 'jtag frequency' command is executed.
23:55:02 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:55:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
23:55:05 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:55:05 INFO  : Context for 'APU' is selected.
23:55:11 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:55:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:55:11 INFO  : Context for 'APU' is selected.
23:55:11 INFO  : 'stop' command is executed.
23:55:12 INFO  : 'ps7_init' command is executed.
23:55:12 INFO  : 'ps7_post_config' command is executed.
23:55:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
23:55:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:12 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:55:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:55:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

23:55:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:55:12 INFO  : 'con' command is executed.
23:55:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

23:55:12 INFO  : Disconnected from the channel tcfchan#6.
00:55:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572799322013,  Project:1572791792327
00:55:57 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:56:24 INFO  : Copied contents of D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
00:56:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:56:53 INFO  : 
00:56:54 INFO  : Updating hardware inferred compiler options for Lab4.
00:56:54 INFO  : Clearing existing target manager status.
00:56:54 INFO  : Closing and re-opening the MSS file of ther project Lab4_bsp
00:56:55 INFO  : Closing and re-opening the MSS file of ther project Lab4_bsp
00:56:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:57:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:04:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:04:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:04:03 INFO  : 'jtag frequency' command is executed.
01:04:03 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:04:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:04:06 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:04:06 INFO  : Context for 'APU' is selected.
01:04:06 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:04:06 INFO  : 'configparams force-mem-access 1' command is executed.
01:04:07 INFO  : Context for 'APU' is selected.
01:04:07 INFO  : 'stop' command is executed.
01:04:07 INFO  : 'ps7_init' command is executed.
01:04:07 INFO  : 'ps7_post_config' command is executed.
01:04:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:04:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:08 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:04:08 INFO  : 'configparams force-mem-access 0' command is executed.
01:04:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

01:04:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:04:08 INFO  : 'con' command is executed.
01:04:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:04:08 INFO  : Disconnected from the channel tcfchan#7.
01:20:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:20:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:20:21 INFO  : 'jtag frequency' command is executed.
01:20:22 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:20:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:20:24 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:20:24 INFO  : Context for 'APU' is selected.
01:20:29 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:20:29 INFO  : 'configparams force-mem-access 1' command is executed.
01:20:29 INFO  : Context for 'APU' is selected.
01:20:29 INFO  : 'stop' command is executed.
01:20:30 INFO  : 'ps7_init' command is executed.
01:20:30 INFO  : 'ps7_post_config' command is executed.
01:20:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:20:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:31 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:20:31 INFO  : 'configparams force-mem-access 0' command is executed.
01:20:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

01:20:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:20:31 INFO  : 'con' command is executed.
01:20:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:20:31 INFO  : Disconnected from the channel tcfchan#8.
01:38:39 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572802577888,  Project:1572799322013
01:38:40 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:39:40 INFO  : Copied contents of D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
01:40:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:40:45 INFO  : 
01:40:54 INFO  : Updating hardware inferred compiler options for Lab4.
01:40:55 INFO  : Clearing existing target manager status.
01:40:55 INFO  : Closing and re-opening the MSS file of ther project Lab4_bsp
01:41:08 INFO  : Closing and re-opening the MSS file of ther project Lab4_bsp
01:41:10 INFO  : Closing and re-opening the MSS file of ther project Lab4_bsp
01:41:12 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:42:28 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:45:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:45:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:45:54 INFO  : 'jtag frequency' command is executed.
01:45:54 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:45:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:45:57 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:45:57 INFO  : Context for 'APU' is selected.
01:45:57 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
01:45:57 INFO  : 'configparams force-mem-access 1' command is executed.
01:45:57 INFO  : Context for 'APU' is selected.
01:45:57 INFO  : 'stop' command is executed.
01:45:58 INFO  : 'ps7_init' command is executed.
01:45:58 INFO  : 'ps7_post_config' command is executed.
01:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:58 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:45:58 INFO  : 'configparams force-mem-access 0' command is executed.
01:45:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

01:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:45:58 INFO  : 'con' command is executed.
01:45:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:45:58 INFO  : Disconnected from the channel tcfchan#9.
11:02:16 INFO  : Registering command handlers for SDK TCF services
11:02:20 INFO  : Launching XSCT server: xsct.bat -interactive D:\FPGA_Project\Lab4\project_4_hw\project_4_hw.sdk\temp_xsdb_launch_script.tcl
11:02:28 INFO  : XSCT server has started successfully.
11:02:46 INFO  : Successfully done setting XSCT server connection channel  
11:02:46 INFO  : Successfully done setting SDK workspace  
11:02:46 INFO  : Processing command line option -hwspec D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper.hdf.
11:02:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:02:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1572836359138,  Project:1572802577888
11:02:59 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper.hdf.
11:03:00 INFO  : Copied contents of D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:03:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:03:24 INFO  : 
11:03:25 INFO  : Updating hardware inferred compiler options for Lab4.
11:03:25 INFO  : Clearing existing target manager status.
11:10:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:10:40 INFO  : 'jtag frequency' command is executed.
11:10:40 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:10:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:10:42 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:10:43 INFO  : Context for 'APU' is selected.
11:10:43 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:10:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:10:43 INFO  : Context for 'APU' is selected.
11:10:43 INFO  : 'stop' command is executed.
11:10:43 INFO  : 'ps7_init' command is executed.
11:10:43 INFO  : 'ps7_post_config' command is executed.
11:10:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:10:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:10:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:10:44 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:10:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:10:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

11:10:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:10:44 INFO  : 'con' command is executed.
11:10:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:10:44 INFO  : Disconnected from the channel tcfchan#1.
11:11:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:11:48 INFO  : 'jtag frequency' command is executed.
11:11:48 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:11:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:11:51 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:11:51 INFO  : Context for 'APU' is selected.
11:11:55 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:11:55 INFO  : 'configparams force-mem-access 1' command is executed.
11:11:55 INFO  : Context for 'APU' is selected.
11:11:55 INFO  : 'stop' command is executed.
11:11:56 INFO  : 'ps7_init' command is executed.
11:11:56 INFO  : 'ps7_post_config' command is executed.
11:11:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:11:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:56 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:11:56 INFO  : 'configparams force-mem-access 0' command is executed.
11:11:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

11:11:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:11:56 INFO  : 'con' command is executed.
11:11:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:11:56 INFO  : Disconnected from the channel tcfchan#2.
11:12:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:12:39 INFO  : 'jtag frequency' command is executed.
11:12:39 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:12:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:12:42 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:12:42 INFO  : Context for 'APU' is selected.
11:12:42 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:12:42 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:42 INFO  : Context for 'APU' is selected.
11:12:42 INFO  : 'stop' command is executed.
11:12:43 INFO  : 'ps7_init' command is executed.
11:12:43 INFO  : 'ps7_post_config' command is executed.
11:12:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:12:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:43 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:12:43 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:12:44 INFO  : 'con' command is executed.
11:12:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:12:44 INFO  : Disconnected from the channel tcfchan#3.
11:20:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:20:26 INFO  : 'jtag frequency' command is executed.
11:20:26 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:20:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:20:29 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:20:29 INFO  : Context for 'APU' is selected.
11:20:29 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:20:29 INFO  : 'configparams force-mem-access 1' command is executed.
11:20:29 INFO  : Context for 'APU' is selected.
11:20:29 INFO  : 'stop' command is executed.
11:20:30 INFO  : 'ps7_init' command is executed.
11:20:30 INFO  : 'ps7_post_config' command is executed.
11:20:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:20:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:31 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:20:31 INFO  : 'configparams force-mem-access 0' command is executed.
11:20:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

11:20:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:20:31 INFO  : 'con' command is executed.
11:20:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:20:31 INFO  : Disconnected from the channel tcfchan#4.
11:24:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:24:32 INFO  : 'jtag frequency' command is executed.
11:24:32 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:24:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
11:24:35 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:24:35 INFO  : Context for 'APU' is selected.
11:24:35 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:24:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:24:35 INFO  : Context for 'APU' is selected.
11:24:35 INFO  : 'stop' command is executed.
11:24:36 INFO  : 'ps7_init' command is executed.
11:24:36 INFO  : 'ps7_post_config' command is executed.
11:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:24:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:37 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:24:37 INFO  : 'configparams force-mem-access 0' command is executed.
11:24:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

11:24:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:24:37 INFO  : 'con' command is executed.
11:24:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

11:24:37 INFO  : Disconnected from the channel tcfchan#5.
12:51:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:51:18 INFO  : 'jtag frequency' command is executed.
12:51:18 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:51:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:51:21 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:51:21 INFO  : Context for 'APU' is selected.
12:51:21 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:51:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:21 INFO  : Context for 'APU' is selected.
12:51:21 INFO  : 'stop' command is executed.
12:51:22 INFO  : 'ps7_init' command is executed.
12:51:22 INFO  : 'ps7_post_config' command is executed.
12:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:51:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:22 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:22 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:23 INFO  : 'con' command is executed.
12:51:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:51:23 INFO  : Disconnected from the channel tcfchan#6.
12:54:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:54:43 INFO  : 'jtag frequency' command is executed.
12:54:43 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:54:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:54:46 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:54:46 INFO  : Context for 'APU' is selected.
12:54:46 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:54:46 INFO  : 'configparams force-mem-access 1' command is executed.
12:54:46 INFO  : Context for 'APU' is selected.
12:54:46 INFO  : 'stop' command is executed.
12:54:47 INFO  : 'ps7_init' command is executed.
12:54:47 INFO  : 'ps7_post_config' command is executed.
12:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:47 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:54:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:48 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:54:48 INFO  : 'configparams force-mem-access 0' command is executed.
12:54:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

12:54:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:54:48 INFO  : 'con' command is executed.
12:54:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:54:48 INFO  : Disconnected from the channel tcfchan#7.
13:11:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:11:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:11:39 INFO  : 'jtag frequency' command is executed.
13:11:39 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:11:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:11:42 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:11:42 INFO  : Context for 'APU' is selected.
13:11:42 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:11:42 INFO  : 'configparams force-mem-access 1' command is executed.
13:11:42 INFO  : Context for 'APU' is selected.
13:11:42 INFO  : 'stop' command is executed.
13:11:43 INFO  : 'ps7_init' command is executed.
13:11:43 INFO  : 'ps7_post_config' command is executed.
13:11:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:11:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:43 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:11:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:11:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:11:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:11:44 INFO  : 'con' command is executed.
13:11:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:11:44 INFO  : Disconnected from the channel tcfchan#8.
13:14:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:14:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:14:49 INFO  : 'jtag frequency' command is executed.
13:14:49 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:14:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:14:52 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:14:52 INFO  : Context for 'APU' is selected.
13:14:53 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:14:53 INFO  : 'configparams force-mem-access 1' command is executed.
13:14:53 INFO  : Context for 'APU' is selected.
13:14:53 INFO  : 'stop' command is executed.
13:14:53 INFO  : 'ps7_init' command is executed.
13:14:53 INFO  : 'ps7_post_config' command is executed.
13:14:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:54 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:14:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:54 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:14:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:14:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:14:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:14:54 INFO  : 'con' command is executed.
13:14:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:14:54 INFO  : Disconnected from the channel tcfchan#9.
13:17:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:17:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:17:30 INFO  : 'jtag frequency' command is executed.
13:17:30 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:17:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:17:33 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:17:33 INFO  : Context for 'APU' is selected.
13:17:33 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:17:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:17:33 INFO  : Context for 'APU' is selected.
13:17:33 INFO  : 'stop' command is executed.
13:17:34 INFO  : 'ps7_init' command is executed.
13:17:34 INFO  : 'ps7_post_config' command is executed.
13:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:34 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:17:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:17:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:17:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:17:35 INFO  : 'con' command is executed.
13:17:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:17:35 INFO  : Disconnected from the channel tcfchan#10.
13:22:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:22:07 INFO  : 'jtag frequency' command is executed.
13:22:07 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:22:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:22:09 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:22:09 INFO  : Context for 'APU' is selected.
13:22:10 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:22:10 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:10 INFO  : Context for 'APU' is selected.
13:22:10 INFO  : 'stop' command is executed.
13:22:11 INFO  : 'ps7_init' command is executed.
13:22:11 INFO  : 'ps7_post_config' command is executed.
13:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:11 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:11 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:11 INFO  : 'con' command is executed.
13:22:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:22:11 INFO  : Disconnected from the channel tcfchan#11.
13:45:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:45:14 INFO  : 'jtag frequency' command is executed.
13:45:14 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:45:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:45:17 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:45:17 INFO  : Context for 'APU' is selected.
13:45:17 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:45:17 INFO  : 'configparams force-mem-access 1' command is executed.
13:45:17 INFO  : Context for 'APU' is selected.
13:45:17 INFO  : 'stop' command is executed.
13:45:18 INFO  : 'ps7_init' command is executed.
13:45:18 INFO  : 'ps7_post_config' command is executed.
13:45:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:45:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:18 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:45:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:45:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:45:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:45:19 INFO  : 'con' command is executed.
13:45:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:45:19 INFO  : Disconnected from the channel tcfchan#12.
13:50:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:50:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:50:48 INFO  : 'jtag frequency' command is executed.
13:50:48 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:50:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:50:51 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:50:51 INFO  : Context for 'APU' is selected.
13:50:51 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:50:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:50:51 INFO  : Context for 'APU' is selected.
13:50:51 INFO  : 'stop' command is executed.
13:50:52 INFO  : 'ps7_init' command is executed.
13:50:52 INFO  : 'ps7_post_config' command is executed.
13:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:52 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:50:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:50:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:50:52 INFO  : 'con' command is executed.
13:50:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:50:52 INFO  : Disconnected from the channel tcfchan#13.
13:52:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:52:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:52:30 INFO  : 'jtag frequency' command is executed.
13:52:30 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:52:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:52:32 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:52:33 INFO  : Context for 'APU' is selected.
13:52:33 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:52:33 INFO  : 'configparams force-mem-access 1' command is executed.
13:52:33 INFO  : Context for 'APU' is selected.
13:52:33 INFO  : 'stop' command is executed.
13:52:33 INFO  : 'ps7_init' command is executed.
13:52:33 INFO  : 'ps7_post_config' command is executed.
13:52:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:52:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:34 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:52:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:52:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:52:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:52:34 INFO  : 'con' command is executed.
13:52:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:52:34 INFO  : Disconnected from the channel tcfchan#14.
13:53:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:53:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:53:31 INFO  : 'jtag frequency' command is executed.
13:53:31 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:53:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:53:34 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:53:34 INFO  : Context for 'APU' is selected.
13:53:34 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:53:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:53:34 INFO  : Context for 'APU' is selected.
13:53:34 INFO  : 'stop' command is executed.
13:53:35 INFO  : 'ps7_init' command is executed.
13:53:35 INFO  : 'ps7_post_config' command is executed.
13:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:35 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:53:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:53:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:53:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:53:35 INFO  : 'con' command is executed.
13:53:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:53:35 INFO  : Disconnected from the channel tcfchan#15.
13:54:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:54:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:54:10 INFO  : 'jtag frequency' command is executed.
13:54:10 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:54:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:54:13 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:54:13 INFO  : Context for 'APU' is selected.
13:54:13 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:54:13 INFO  : 'configparams force-mem-access 1' command is executed.
13:54:13 INFO  : Context for 'APU' is selected.
13:54:13 INFO  : 'stop' command is executed.
13:54:13 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
13:54:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

13:55:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:55:02 INFO  : 'jtag frequency' command is executed.
13:55:02 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:55:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:55:05 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:55:05 INFO  : Context for 'APU' is selected.
13:55:05 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:55:05 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:05 INFO  : Context for 'APU' is selected.
13:55:05 INFO  : 'stop' command is executed.
13:55:06 INFO  : 'ps7_init' command is executed.
13:55:06 INFO  : 'ps7_post_config' command is executed.
13:55:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:55:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:06 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:06 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:06 INFO  : 'con' command is executed.
13:55:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:55:06 INFO  : Disconnected from the channel tcfchan#16.
13:55:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:55:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:55:41 INFO  : 'jtag frequency' command is executed.
13:55:41 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:55:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:55:44 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:55:44 INFO  : Context for 'APU' is selected.
13:55:44 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:55:44 INFO  : 'configparams force-mem-access 1' command is executed.
13:55:44 INFO  : Context for 'APU' is selected.
13:55:44 INFO  : 'stop' command is executed.
13:55:45 INFO  : 'ps7_init' command is executed.
13:55:45 INFO  : 'ps7_post_config' command is executed.
13:55:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:45 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:55:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:45 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:55:45 INFO  : 'configparams force-mem-access 0' command is executed.
13:55:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:55:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:55:45 INFO  : 'con' command is executed.
13:55:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:55:45 INFO  : Disconnected from the channel tcfchan#17.
13:56:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:56:34 INFO  : 'jtag frequency' command is executed.
13:56:34 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:56:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:56:37 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:56:37 INFO  : Context for 'APU' is selected.
13:56:37 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:56:37 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:37 INFO  : Context for 'APU' is selected.
13:56:37 INFO  : 'stop' command is executed.
13:56:38 INFO  : 'ps7_init' command is executed.
13:56:38 INFO  : 'ps7_post_config' command is executed.
13:56:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:56:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:38 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:38 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:38 INFO  : 'con' command is executed.
13:56:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:56:38 INFO  : Disconnected from the channel tcfchan#18.
13:57:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:57:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:57:31 INFO  : 'jtag frequency' command is executed.
13:57:31 INFO  : Sourcing of 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:57:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:57:33 INFO  : FPGA configured successfully with bitstream "D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:57:34 INFO  : Context for 'APU' is selected.
13:57:34 INFO  : Hardware design information is loaded from 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
13:57:34 INFO  : 'configparams force-mem-access 1' command is executed.
13:57:34 INFO  : Context for 'APU' is selected.
13:57:34 INFO  : 'stop' command is executed.
13:57:35 INFO  : 'ps7_init' command is executed.
13:57:35 INFO  : 'ps7_post_config' command is executed.
13:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:35 INFO  : The application 'D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:57:35 INFO  : 'configparams force-mem-access 0' command is executed.
13:57:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/FPGA_Project/Lab4/project_4_hw/project_4_hw.sdk/Lab4/Debug/Lab4.elf
configparams force-mem-access 0
----------------End of Script----------------

13:57:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:57:35 INFO  : 'con' command is executed.
13:57:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:57:35 INFO  : Disconnected from the channel tcfchan#19.
