{
	"author": ["Nilanjan Banerjee", "Kaushik Roy", "Hamid Mahmoodi-Meimand", "Swarup Bhunia"],
	"booktitle": "DATE",
	"crossref": "conf/date/2006p",
	"dblpkey": "conf/date/BanerjeeRMB06",
	"doi": "10.1145/1131724",
	"ee": "http://doi.acm.org/10.1145/1131724",
	"pages": "862-867",
	"publisher": "European Design and Automation Association, Leuven, Belgium",
	"stemmed": ["low", "power", "synthesi", "of", "dynam", "logic", "circuit", "use", "fine", "grain", "clock", "gate"],
	"tag": ["fine-grained", "logic", "power management", "synthesis", "using"],
	"title": "Low power synthesis of dynamic logic circuits using fine-grained clock gating",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2006
}