Classic Timing Analyzer report for Cache
Tue Dec 15 22:55:45 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Hold: 'CLK'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                                                                                     ; To                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 5.220 ns                         ; CLK                                                                                                                                      ; Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[1]                        ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 17.480 ns                        ; Control_device_cache:inst3|inst104                                                                                                       ; OUT_CPU[0]                                                                                        ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 2.471 ns                         ; CLK                                                                                                                                      ; Control_device_cache:inst3|inst104                                                                ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 76.91 MHz ( period = 13.002 ns ) ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8]                                                   ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                         ; CLK        ; CLK      ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1] ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; 101          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                                                                          ;                                                                                                   ;            ;          ; 101          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                   ; To                                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 76.91 MHz ( period = 13.002 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 6.287 ns                ;
; N/A                                     ; 77.08 MHz ( period = 12.974 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 77.08 MHz ( period = 12.974 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.269 ns                ;
; N/A                                     ; 77.27 MHz ( period = 12.942 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 6.257 ns                ;
; N/A                                     ; 77.44 MHz ( period = 12.914 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 6.239 ns                ;
; N/A                                     ; 77.44 MHz ( period = 12.914 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.239 ns                ;
; N/A                                     ; 77.46 MHz ( period = 12.910 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 6.241 ns                ;
; N/A                                     ; 77.63 MHz ( period = 12.882 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 6.223 ns                ;
; N/A                                     ; 77.63 MHz ( period = 12.882 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.223 ns                ;
; N/A                                     ; 77.83 MHz ( period = 12.848 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.212 ns                ;
; N/A                                     ; 78.14 MHz ( period = 12.798 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 6.185 ns                ;
; N/A                                     ; 78.20 MHz ( period = 12.788 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.182 ns                ;
; N/A                                     ; 78.26 MHz ( period = 12.778 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.175 ns                ;
; N/A                                     ; 78.31 MHz ( period = 12.770 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 6.167 ns                ;
; N/A                                     ; 78.31 MHz ( period = 12.770 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.167 ns                ;
; N/A                                     ; 78.36 MHz ( period = 12.762 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.169 ns                ;
; N/A                                     ; 78.39 MHz ( period = 12.756 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.166 ns                ;
; N/A                                     ; 78.63 MHz ( period = 12.718 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.145 ns                ;
; N/A                                     ; 78.73 MHz ( period = 12.702 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.139 ns                ;
; N/A                                     ; 78.83 MHz ( period = 12.686 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.129 ns                ;
; N/A                                     ; 78.93 MHz ( period = 12.670 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.123 ns                ;
; N/A                                     ; 79.03 MHz ( period = 12.654 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[4] ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 6.113 ns                ;
; N/A                                     ; 79.09 MHz ( period = 12.644 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.110 ns                ;
; N/A                                     ; 79.20 MHz ( period = 12.626 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[4] ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 6.095 ns                ;
; N/A                                     ; 79.20 MHz ( period = 12.626 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[4] ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.095 ns                ;
; N/A                                     ; 79.53 MHz ( period = 12.574 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.073 ns                ;
; N/A                                     ; 79.63 MHz ( period = 12.558 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.067 ns                ;
; N/A                                     ; 79.71 MHz ( period = 12.546 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4a91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 5.998 ns                ;
; N/A                                     ; 79.96 MHz ( period = 12.506 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.035 ns                ;
; N/A                                     ; 79.97 MHz ( period = 12.504 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.034 ns                ;
; N/A                                     ; 80.00 MHz ( period = 12.500 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[4] ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.038 ns                ;
; N/A                                     ; 80.04 MHz ( period = 12.494 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.029 ns                ;
; N/A                                     ; 80.09 MHz ( period = 12.486 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4a91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 5.968 ns                ;
; N/A                                     ; 80.12 MHz ( period = 12.482 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 6.023 ns                ;
; N/A                                     ; 80.12 MHz ( period = 12.482 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.025 ns                ;
; N/A                                     ; 80.13 MHz ( period = 12.480 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 6.029 ns                ;
; N/A                                     ; 80.13 MHz ( period = 12.480 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.022 ns                ;
; N/A                                     ; 80.14 MHz ( period = 12.478 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.021 ns                ;
; N/A                                     ; 80.17 MHz ( period = 12.474 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.019 ns                ;
; N/A                                     ; 80.30 MHz ( period = 12.454 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4a91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 5.952 ns                ;
; N/A                                     ; 80.30 MHz ( period = 12.454 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.011 ns                ;
; N/A                                     ; 80.30 MHz ( period = 12.454 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst28|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.011 ns                ;
; N/A                                     ; 80.35 MHz ( period = 12.446 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.005 ns                ;
; N/A                                     ; 80.36 MHz ( period = 12.444 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 80.42 MHz ( period = 12.434 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.999 ns                ;
; N/A                                     ; 80.45 MHz ( period = 12.430 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[4] ; Control_device_cache:inst3|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 6.001 ns                ;
; N/A                                     ; 80.46 MHz ( period = 12.428 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.996 ns                ;
; N/A                                     ; 80.50 MHz ( period = 12.422 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.993 ns                ;
; N/A                                     ; 80.50 MHz ( period = 12.422 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.995 ns                ;
; N/A                                     ; 80.52 MHz ( period = 12.420 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.999 ns                ;
; N/A                                     ; 80.52 MHz ( period = 12.420 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.992 ns                ;
; N/A                                     ; 80.52 MHz ( period = 12.420 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst27|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.995 ns                ;
; N/A                                     ; 80.53 MHz ( period = 12.418 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.996 ns                ;
; N/A                                     ; 80.53 MHz ( period = 12.418 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.991 ns                ;
; N/A                                     ; 80.55 MHz ( period = 12.414 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.994 ns                ;
; N/A                                     ; 80.55 MHz ( period = 12.414 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[4] ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.995 ns                ;
; N/A                                     ; 80.55 MHz ( period = 12.414 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.989 ns                ;
; N/A                                     ; 80.55 MHz ( period = 12.414 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.992 ns                ;
; N/A                                     ; 80.55 MHz ( period = 12.414 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.989 ns                ;
; N/A                                     ; 80.57 MHz ( period = 12.412 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.988 ns                ;
; N/A                                     ; 80.58 MHz ( period = 12.410 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.992 ns                ;
; N/A                                     ; 80.58 MHz ( period = 12.410 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.992 ns                ;
; N/A                                     ; 80.61 MHz ( period = 12.406 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.985 ns                ;
; N/A                                     ; 80.63 MHz ( period = 12.402 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 80.68 MHz ( period = 12.394 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 80.68 MHz ( period = 12.394 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst28|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 80.70 MHz ( period = 12.392 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 80.70 MHz ( period = 12.392 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 80.71 MHz ( period = 12.390 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.977 ns                ;
; N/A                                     ; 80.71 MHz ( period = 12.390 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.979 ns                ;
; N/A                                     ; 80.72 MHz ( period = 12.388 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.980 ns                ;
; N/A                                     ; 80.72 MHz ( period = 12.388 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 80.72 MHz ( period = 12.388 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.976 ns                ;
; N/A                                     ; 80.74 MHz ( period = 12.386 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.975 ns                ;
; N/A                                     ; 80.75 MHz ( period = 12.384 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.978 ns                ;
; N/A                                     ; 80.76 MHz ( period = 12.382 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.973 ns                ;
; N/A                                     ; 80.85 MHz ( period = 12.368 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.966 ns                ;
; N/A                                     ; 80.89 MHz ( period = 12.362 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.965 ns                ;
; N/A                                     ; 80.89 MHz ( period = 12.362 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.967 ns                ;
; N/A                                     ; 80.89 MHz ( period = 12.362 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst28|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.965 ns                ;
; N/A                                     ; 80.89 MHz ( period = 12.362 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.967 ns                ;
; N/A                                     ; 80.91 MHz ( period = 12.360 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst27|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.965 ns                ;
; N/A                                     ; 80.92 MHz ( period = 12.358 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.966 ns                ;
; N/A                                     ; 80.93 MHz ( period = 12.356 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.962 ns                ;
; N/A                                     ; 80.95 MHz ( period = 12.354 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.964 ns                ;
; N/A                                     ; 80.95 MHz ( period = 12.354 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.962 ns                ;
; N/A                                     ; 80.97 MHz ( period = 12.350 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.962 ns                ;
; N/A                                     ; 80.97 MHz ( period = 12.350 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.962 ns                ;
; N/A                                     ; 81.00 MHz ( period = 12.346 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.955 ns                ;
; N/A                                     ; 81.02 MHz ( period = 12.342 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4a91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 5.896 ns                ;
; N/A                                     ; 81.04 MHz ( period = 12.340 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.952 ns                ;
; N/A                                     ; 81.05 MHz ( period = 12.338 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst28|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.953 ns                ;
; N/A                                     ; 81.06 MHz ( period = 12.336 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.950 ns                ;
; N/A                                     ; 81.09 MHz ( period = 12.332 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.953 ns                ;
; N/A                                     ; 81.09 MHz ( period = 12.332 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.953 ns                ;
; N/A                                     ; 81.10 MHz ( period = 12.330 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.949 ns                ;
; N/A                                     ; 81.12 MHz ( period = 12.328 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.950 ns                ;
; N/A                                     ; 81.12 MHz ( period = 12.328 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst27|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.949 ns                ;
; N/A                                     ; 81.13 MHz ( period = 12.326 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.950 ns                ;
; N/A                                     ; 81.13 MHz ( period = 12.326 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.947 ns                ;
; N/A                                     ; 81.14 MHz ( period = 12.324 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.948 ns                ;
; N/A                                     ; 81.16 MHz ( period = 12.322 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.948 ns                ;
; N/A                                     ; 81.16 MHz ( period = 12.322 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.945 ns                ;
; N/A                                     ; 81.16 MHz ( period = 12.322 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.946 ns                ;
; N/A                                     ; 81.17 MHz ( period = 12.320 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.946 ns                ;
; N/A                                     ; 81.17 MHz ( period = 12.320 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.948 ns                ;
; N/A                                     ; 81.18 MHz ( period = 12.318 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.946 ns                ;
; N/A                                     ; 81.18 MHz ( period = 12.318 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.946 ns                ;
; N/A                                     ; 81.21 MHz ( period = 12.314 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.939 ns                ;
; N/A                                     ; 81.29 MHz ( period = 12.302 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.937 ns                ;
; N/A                                     ; 81.29 MHz ( period = 12.302 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.933 ns                ;
; N/A                                     ; 81.29 MHz ( period = 12.302 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.937 ns                ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.937 ns                ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.937 ns                ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.932 ns                ;
; N/A                                     ; 81.33 MHz ( period = 12.296 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.934 ns                ;
; N/A                                     ; 81.33 MHz ( period = 12.296 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.932 ns                ;
; N/A                                     ; 81.35 MHz ( period = 12.292 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.932 ns                ;
; N/A                                     ; 81.37 MHz ( period = 12.290 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.927 ns                ;
; N/A                                     ; 81.38 MHz ( period = 12.288 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.928 ns                ;
; N/A                                     ; 81.41 MHz ( period = 12.284 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.929 ns                ;
; N/A                                     ; 81.43 MHz ( period = 12.280 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.922 ns                ;
; N/A                                     ; 81.45 MHz ( period = 12.278 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.921 ns                ;
; N/A                                     ; 81.45 MHz ( period = 12.278 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 81.45 MHz ( period = 12.278 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst28|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 81.46 MHz ( period = 12.276 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.927 ns                ;
; N/A                                     ; 81.46 MHz ( period = 12.276 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.920 ns                ;
; N/A                                     ; 81.47 MHz ( period = 12.274 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.919 ns                ;
; N/A                                     ; 81.50 MHz ( period = 12.270 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.921 ns                ;
; N/A                                     ; 81.50 MHz ( period = 12.270 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.917 ns                ;
; N/A                                     ; 81.50 MHz ( period = 12.270 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.919 ns                ;
; N/A                                     ; 81.50 MHz ( period = 12.270 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.921 ns                ;
; N/A                                     ; 81.53 MHz ( period = 12.266 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.917 ns                ;
; N/A                                     ; 81.54 MHz ( period = 12.264 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.916 ns                ;
; N/A                                     ; 81.55 MHz ( period = 12.262 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 81.57 MHz ( period = 12.260 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.916 ns                ;
; N/A                                     ; 81.57 MHz ( period = 12.260 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.918 ns                ;
; N/A                                     ; 81.63 MHz ( period = 12.250 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.909 ns                ;
; N/A                                     ; 81.63 MHz ( period = 12.250 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst28|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.909 ns                ;
; N/A                                     ; 81.65 MHz ( period = 12.248 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.906 ns                ;
; N/A                                     ; 81.66 MHz ( period = 12.246 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst28|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.907 ns                ;
; N/A                                     ; 81.71 MHz ( period = 12.238 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.903 ns                ;
; N/A                                     ; 81.74 MHz ( period = 12.234 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.901 ns                ;
; N/A                                     ; 81.77 MHz ( period = 12.230 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.899 ns                ;
; N/A                                     ; 81.78 MHz ( period = 12.228 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 81.78 MHz ( period = 12.228 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.902 ns                ;
; N/A                                     ; 81.78 MHz ( period = 12.228 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.898 ns                ;
; N/A                                     ; 81.81 MHz ( period = 12.224 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.894 ns                ;
; N/A                                     ; 81.81 MHz ( period = 12.224 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.899 ns                ;
; N/A                                     ; 81.81 MHz ( period = 12.224 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[4]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.894 ns                ;
; N/A                                     ; 81.81 MHz ( period = 12.224 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.898 ns                ;
; N/A                                     ; 81.82 MHz ( period = 12.222 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[4]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 81.85 MHz ( period = 12.218 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 81.86 MHz ( period = 12.216 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst27|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 81.87 MHz ( period = 12.214 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.894 ns                ;
; N/A                                     ; 81.87 MHz ( period = 12.214 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.891 ns                ;
; N/A                                     ; 81.89 MHz ( period = 12.212 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.890 ns                ;
; N/A                                     ; 81.89 MHz ( period = 12.212 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.890 ns                ;
; N/A                                     ; 81.89 MHz ( period = 12.212 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[3]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.888 ns                ;
; N/A                                     ; 81.89 MHz ( period = 12.212 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst31|lpm_ff:lpm_ff_component|dffs[3]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.888 ns                ;
; N/A                                     ; 81.89 MHz ( period = 12.212 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[3]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.888 ns                ;
; N/A                                     ; 81.90 MHz ( period = 12.210 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.892 ns                ;
; N/A                                     ; 81.90 MHz ( period = 12.210 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.890 ns                ;
; N/A                                     ; 81.91 MHz ( period = 12.208 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[4]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.888 ns                ;
; N/A                                     ; 81.91 MHz ( period = 12.208 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[4]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.888 ns                ;
; N/A                                     ; 81.93 MHz ( period = 12.206 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.890 ns                ;
; N/A                                     ; 81.93 MHz ( period = 12.206 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.890 ns                ;
; N/A                                     ; 81.93 MHz ( period = 12.206 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.885 ns                ;
; N/A                                     ; 81.93 MHz ( period = 12.206 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[4]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.887 ns                ;
; N/A                                     ; 81.93 MHz ( period = 12.206 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[3]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.887 ns                ;
; N/A                                     ; 81.94 MHz ( period = 12.204 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.886 ns                ;
; N/A                                     ; 81.95 MHz ( period = 12.202 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.883 ns                ;
; N/A                                     ; 81.98 MHz ( period = 12.198 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[4] ; Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4a91:auto_generated|ram_block1a0~porta_datain_reg0 ; CLK        ; CLK      ; None                        ; None                      ; 5.824 ns                ;
; N/A                                     ; 81.99 MHz ( period = 12.196 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 82.01 MHz ( period = 12.194 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.875 ns                ;
; N/A                                     ; 82.02 MHz ( period = 12.192 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6] ; Control_device_cache:inst3|lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.883 ns                ;
; N/A                                     ; 82.02 MHz ( period = 12.192 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.878 ns                ;
; N/A                                     ; 82.02 MHz ( period = 12.192 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.878 ns                ;
; N/A                                     ; 82.03 MHz ( period = 12.190 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.874 ns                ;
; N/A                                     ; 82.05 MHz ( period = 12.188 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.881 ns                ;
; N/A                                     ; 82.05 MHz ( period = 12.188 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.881 ns                ;
; N/A                                     ; 82.07 MHz ( period = 12.184 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.878 ns                ;
; N/A                                     ; 82.10 MHz ( period = 12.180 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.876 ns                ;
; N/A                                     ; 82.13 MHz ( period = 12.176 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.875 ns                ;
; N/A                                     ; 82.13 MHz ( period = 12.176 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.875 ns                ;
; N/A                                     ; 82.14 MHz ( period = 12.174 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]                                                  ; CLK        ; CLK      ; None                        ; None                      ; 5.876 ns                ;
; N/A                                     ; 82.16 MHz ( period = 12.172 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.866 ns                ;
; N/A                                     ; 82.18 MHz ( period = 12.168 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Memory:inst|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_4a91:auto_generated|ram_block1a0~porta_datain_reg1 ; CLK        ; CLK      ; None                        ; None                      ; 5.809 ns                ;
; N/A                                     ; 82.18 MHz ( period = 12.168 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.870 ns                ;
; N/A                                     ; 82.20 MHz ( period = 12.166 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8] ; Control_device_cache:inst3|lpm_dff0:inst31|lpm_ff:lpm_ff_component|dffs[5]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.865 ns                ;
; N/A                                     ; 82.21 MHz ( period = 12.164 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.864 ns                ;
; N/A                                     ; 82.21 MHz ( period = 12.164 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 82.22 MHz ( period = 12.162 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[4]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.863 ns                ;
; N/A                                     ; 82.25 MHz ( period = 12.158 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.865 ns                ;
; N/A                                     ; 82.25 MHz ( period = 12.158 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.863 ns                ;
; N/A                                     ; 82.25 MHz ( period = 12.158 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[4] ; Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.861 ns                ;
; N/A                                     ; 82.25 MHz ( period = 12.158 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5] ; Control_device_cache:inst3|lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.865 ns                ;
; N/A                                     ; 82.26 MHz ( period = 12.156 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[4] ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[1]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.860 ns                ;
; N/A                                     ; 82.28 MHz ( period = 12.154 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[2]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.861 ns                ;
; N/A                                     ; 82.29 MHz ( period = 12.152 ns )                    ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3] ; Control_device_cache:inst3|lpm_dff0:inst31|lpm_ff:lpm_ff_component|dffs[3]                                                 ; CLK        ; CLK      ; None                        ; None                      ; 5.858 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                        ;                                                                                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                                                      ; To                                                                                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]  ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 0.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]  ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 0.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]  ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 0.689 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[0]  ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 0.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_counter7:inst36|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[1] ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 0.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_counter7:inst36|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[5] ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 0.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_counter7:inst36|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[3] ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 0.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_counter7:inst36|lpm_counter:lpm_counter_component|cntr_aai:auto_generated|safe_q[2] ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 1.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_counter6:inst30|lpm_counter:lpm_counter_component|cntr_7nh:auto_generated|safe_q[3] ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 1.190 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_counter6:inst30|lpm_counter:lpm_counter_component|cntr_7nh:auto_generated|safe_q[5] ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 1.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_counter6:inst30|lpm_counter:lpm_counter_component|cntr_7nh:auto_generated|safe_q[4] ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 1.264 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_counter6:inst30|lpm_counter:lpm_counter_component|cntr_7nh:auto_generated|safe_q[0] ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 1.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_counter6:inst30|lpm_counter:lpm_counter_component|cntr_7nh:auto_generated|safe_q[1] ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 1.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_counter6:inst30|lpm_counter:lpm_counter_component|cntr_7nh:auto_generated|safe_q[7] ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 1.350 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_counter6:inst30|lpm_counter:lpm_counter_component|cntr_7nh:auto_generated|safe_q[7] ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 1.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_counter6:inst30|lpm_counter:lpm_counter_component|cntr_7nh:auto_generated|safe_q[4] ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 1.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 1.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 1.857 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[4]                                                    ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.277 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[4]                                                    ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.332 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.343 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3]                                                    ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3]                                                    ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.549 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.724 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[7]                                                    ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[7]                                                    ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|inst104                                                                                                        ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|inst104                                                                                                        ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.212 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.864 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[0]              ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[0]              ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8]                                                    ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8]                                                    ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.941 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.879 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6]                                                    ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.944 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6]                                                    ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.999 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5]                                                    ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5]                                                    ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[3]              ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 2.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[3]              ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 2.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.000 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[4]              ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.024 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[4]              ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[1]              ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[1]              ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[2]              ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[2]              ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[2]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[2]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[3]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[3]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.472 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[5]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.547 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[5]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[3]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[3]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[4]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[4]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[0]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.680 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[0]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[0]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[0]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.756 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[1]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[1]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[1]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[1]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.877 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[2]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK        ; CLK      ; None                       ; None                       ; 3.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[2]                                                                ; Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK        ; CLK      ; None                       ; None                       ; 3.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                                                ; Control_device_cache:inst3|inst104                                                                ; CLK        ; CLK      ; None                       ; None                       ; 1.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[2]              ; Control_device_cache:inst3|inst104                                                                ; CLK        ; CLK      ; None                       ; None                       ; 1.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[3]              ; Control_device_cache:inst3|inst104                                                                ; CLK        ; CLK      ; None                       ; None                       ; 1.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                                                ; Control_device_cache:inst3|inst104                                                                ; CLK        ; CLK      ; None                       ; None                       ; 2.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[1]              ; Control_device_cache:inst3|inst104                                                                ; CLK        ; CLK      ; None                       ; None                       ; 1.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[0]              ; Control_device_cache:inst3|inst104                                                                ; CLK        ; CLK      ; None                       ; None                       ; 2.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[4]                                                    ; Control_device_cache:inst3|inst104                                                                ; CLK        ; CLK      ; None                       ; None                       ; 2.238 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[4]              ; Control_device_cache:inst3|inst104                                                                ; CLK        ; CLK      ; None                       ; None                       ; 2.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                                                ; Control_device_cache:inst3|inst104                                                                ; CLK        ; CLK      ; None                       ; None                       ; 2.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3]                                                    ; Control_device_cache:inst3|inst104                                                                ; CLK        ; CLK      ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                                                ; Control_device_cache:inst3|inst104                                                                ; CLK        ; CLK      ; None                       ; None                       ; 2.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                                                ; Control_device_cache:inst3|inst104                                                                ; CLK        ; CLK      ; None                       ; None                       ; 2.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                                                ; Control_device_cache:inst3|inst104                                                                ; CLK        ; CLK      ; None                       ; None                       ; 2.630 ns                 ;
+------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+------------+------+----------------------------------------------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From ; To                                                                         ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------+----------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 5.220 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 5.220 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 5.220 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 5.220 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 5.220 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 5.166 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 5.166 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 5.166 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 5.166 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 5.166 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 5.166 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst23|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 5.159 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 5.152 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 5.152 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 5.152 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 5.152 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 5.152 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 5.150 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 5.150 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 5.150 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 5.150 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 5.150 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 5.150 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 5.146 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 5.132 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst31|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 5.132 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst31|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 5.132 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst31|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 5.132 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst31|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 5.132 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst31|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 5.132 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst31|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 5.111 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 5.111 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 5.111 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 5.111 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 5.111 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 5.111 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 5.098 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 5.098 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 5.098 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 5.098 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 5.098 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 5.098 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 5.063 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 5.063 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 5.063 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 5.063 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 5.063 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 5.063 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 5.063 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 5.063 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 5.063 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 5.063 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 5.063 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 4.990 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 4.990 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 4.990 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 4.990 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 4.990 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 4.973 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 4.972 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 4.972 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 4.972 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 4.972 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 4.972 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 4.972 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 4.943 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 4.943 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 4.929 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 4.929 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 4.929 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 4.929 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 4.929 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 4.929 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 4.909 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 4.909 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 4.909 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 4.909 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 4.909 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 4.897 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 4.886 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 4.886 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 4.886 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 4.873 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 4.873 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 4.873 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 4.873 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 4.873 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 4.873 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 4.819 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 4.819 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 4.819 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 4.819 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 4.819 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 4.819 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 4.803 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 4.756 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 4.721 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 4.718 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 4.718 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 4.718 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 4.718 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 4.718 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 4.718 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 4.709 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst28|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 4.709 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst28|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 4.709 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst28|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 4.709 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst28|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 4.709 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 4.709 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 4.708 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 4.708 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 4.708 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 4.708 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 4.708 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 4.708 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 4.591 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 4.591 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 4.591 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 4.591 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 4.591 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 4.563 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A                                     ; None                                                ; 4.563 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A                                     ; None                                                ; 4.563 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A                                     ; None                                                ; 4.563 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A                                     ; None                                                ; 4.563 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A                                     ; None                                                ; 4.563 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A                                     ; None                                                ; 4.545 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 4.541 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A                                     ; None                                                ; 4.541 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A                                     ; None                                                ; 4.541 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A                                     ; None                                                ; 4.541 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A                                     ; None                                                ; 4.541 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A                                     ; None                                                ; 4.472 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A                                     ; None                                                ; 4.472 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A                                     ; None                                                ; 4.472 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A                                     ; None                                                ; 4.462 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 4.462 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 4.462 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 4.462 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 4.462 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 4.462 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 4.458 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A                                     ; None                                                ; 4.458 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A                                     ; None                                                ; 4.458 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A                                     ; None                                                ; 4.458 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A                                     ; None                                                ; 4.458 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A                                     ; None                                                ; 4.457 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A                                     ; None                                                ; 4.456 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A                                     ; None                                                ; 4.456 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A                                     ; None                                                ; 4.456 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A                                     ; None                                                ; 4.456 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A                                     ; None                                                ; 4.456 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A                                     ; None                                                ; 4.443 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A                                     ; None                                                ; 4.443 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A                                     ; None                                                ; 4.430 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 4.430 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 4.430 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 4.427 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 4.427 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 4.418 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 4.418 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 4.418 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 4.418 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 4.418 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 4.399 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 4.399 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 4.399 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 4.399 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 4.399 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 4.397 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 4.375 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 4.375 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 4.375 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 4.370 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 4.368 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 4.368 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 4.368 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 4.351 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 4.351 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 4.351 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 4.351 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 4.351 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 4.351 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 4.256 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst27|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 4.256 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst27|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; 4.256 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst27|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; 4.256 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst27|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; 4.256 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst27|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; 4.253 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A                                     ; None                                                ; 4.250 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A                                     ; None                                                ; 4.247 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A                                     ; None                                                ; 4.247 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A                                     ; None                                                ; 4.247 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A                                     ; None                                                ; 4.247 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A                                     ; None                                                ; 4.247 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A                                     ; None                                                ; 4.247 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A                                     ; None                                                ; 4.230 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A                                     ; None                                                ; 4.215 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst27|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; 4.156 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; 4.156 ns   ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;      ;                                                                            ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+------+----------------------------------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                         ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 17.480 ns  ; Control_device_cache:inst3|inst104                                                                                           ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.833 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8]                                       ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.803 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3]                                       ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.787 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6]                                       ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.731 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5]                                       ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.659 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[4]                                       ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.617 ns  ; Control_device_cache:inst3|inst104                                                                                           ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 16.538 ns  ; Control_device_cache:inst3|inst104                                                                                           ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 16.537 ns  ; Control_device_cache:inst3|inst104                                                                                           ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 16.499 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.498 ns  ; Control_device_cache:inst3|inst104                                                                                           ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 16.495 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.440 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.402 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.374 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.353 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.335 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[7]                                       ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.317 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.312 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.220 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.212 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.160 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 16.154 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 15.970 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8]                                       ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 15.967 ns  ; Control_device_cache:inst3|inst104                                                                                           ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 15.940 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3]                                       ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 15.938 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 15.924 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6]                                       ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 15.891 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8]                                       ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 15.890 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8]                                       ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 15.871 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 15.868 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5]                                       ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 15.861 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3]                                       ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 15.860 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3]                                       ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 15.851 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 15.851 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8]                                       ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 15.845 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6]                                       ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 15.844 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6]                                       ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 15.821 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3]                                       ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 15.805 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6]                                       ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 15.796 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[4]                                       ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 15.789 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5]                                       ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 15.788 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5]                                       ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 15.749 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5]                                       ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 15.717 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[4]                                       ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 15.716 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[4]                                       ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 15.710 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 15.677 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[4]                                       ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 15.636 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 15.632 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 15.577 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 15.557 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 15.556 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 15.553 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 15.552 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 15.552 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 15.539 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 15.517 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 15.513 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 15.511 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 15.498 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 15.497 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 15.497 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 15.490 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 15.472 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[7]                                       ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 15.460 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 15.459 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 15.458 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 15.454 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 15.449 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 15.432 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 15.431 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 15.420 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 15.411 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 15.410 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 15.393 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[7]                                       ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 15.392 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 15.392 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[7]                                       ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 15.375 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 15.374 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 15.371 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 15.370 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 15.369 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 15.357 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 15.353 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[7]                                       ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 15.349 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 15.342 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 15.335 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 15.330 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 15.320 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8]                                       ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 15.297 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 15.291 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 15.290 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3]                                       ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 15.278 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 15.277 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 15.274 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6]                                       ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 15.270 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 15.269 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 15.259 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 15.252 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 15.238 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 15.230 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 15.218 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5]                                       ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 15.218 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 15.217 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 15.212 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 15.211 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 15.178 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 15.172 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 15.146 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[4]                                       ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 15.075 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 15.053 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 15.008 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 14.996 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 14.995 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 14.988 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 14.986 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 14.982 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 14.956 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 14.929 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 14.928 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 14.927 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 14.909 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 14.908 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 14.889 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 14.889 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 14.869 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 14.861 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 14.847 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 14.840 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 14.822 ns  ; lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[7]                                       ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 14.804 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 14.799 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 14.776 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 14.768 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 14.767 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 14.728 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 14.707 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 14.699 ns  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 14.689 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 14.647 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 14.641 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 14.634 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 14.610 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 14.609 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 14.570 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 14.555 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 14.554 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 14.515 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 14.512 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 14.479 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 14.425 ns  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 14.400 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 14.399 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 14.396 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 14.389 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 14.360 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 14.358 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 14.338 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 14.317 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 14.316 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 14.310 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 14.309 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 14.277 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 14.270 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 14.197 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 14.190 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 14.111 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 14.110 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 14.071 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 14.039 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 13.984 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 13.913 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 13.834 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 13.833 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 13.829 ns  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 13.794 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 13.757 ns  ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[2] ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 13.746 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 13.739 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 13.658 ns  ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[1] ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 13.656 ns  ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[4] ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 13.649 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 13.570 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 13.569 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[4]    ; CLK        ;
; N/A                                     ; None                                                ; 13.540 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 13.530 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[1]    ; CLK        ;
; N/A                                     ; None                                                ; 13.506 ns  ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[3] ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 13.386 ns  ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[0] ; OUT_CPU[0]    ; CLK        ;
; N/A                                     ; None                                                ; 13.292 ns  ; Control_device_cache:inst3|inst104                                                                                           ; DCa[24]       ; CLK        ;
; N/A                                     ; None                                                ; 13.270 ns  ; Control_device_cache:inst3|inst104                                                                                           ; DCa[31]       ; CLK        ;
; N/A                                     ; None                                                ; 13.263 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 13.199 ns  ; Control_device_cache:inst3|inst104                                                                                           ; compar_bus[1] ; CLK        ;
; N/A                                     ; None                                                ; 13.127 ns  ; Control_device_cache:inst3|inst104                                                                                           ; DCa[27]       ; CLK        ;
; N/A                                     ; None                                                ; 12.999 ns  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]                                                   ; OUT_CPU[2]    ; CLK        ;
; N/A                                     ; None                                                ; 12.941 ns  ; Control_device_cache:inst3|inst104                                                                                           ; DCa[30]       ; CLK        ;
; N/A                                     ; None                                                ; 12.894 ns  ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[2] ; OUT_CPU[3]    ; CLK        ;
; N/A                                     ; None                                                ; 12.850 ns  ; Control_device_cache:inst3|inst104                                                                                           ; DCa[29]       ; CLK        ;
; N/A                                     ; None                                                ; 12.815 ns  ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[2] ; OUT_CPU[5]    ; CLK        ;
; N/A                                     ; None                                                ; 12.814 ns  ; Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[2] ; OUT_CPU[4]    ; CLK        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                              ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------+---------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-----------+------+----------------------------------------------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From ; To                                                                         ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+------+----------------------------------------------------------------------------+----------+
; N/A                                     ; None                                                ; 2.471 ns  ; CLK  ; Control_device_cache:inst3|inst104                                         ; CLK      ;
; N/A                                     ; None                                                ; -1.367 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A                                     ; None                                                ; -1.367 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A                                     ; None                                                ; -1.367 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A                                     ; None                                                ; -1.629 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A                                     ; None                                                ; -1.629 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A                                     ; None                                                ; -1.629 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst3|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A                                     ; None                                                ; -3.551 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -3.551 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -3.551 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -3.551 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -3.551 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -3.670 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -3.917 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -3.917 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -3.917 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -3.917 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -3.917 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -3.917 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst19|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -3.976 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst27|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -3.991 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A                                     ; None                                                ; -4.008 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A                                     ; None                                                ; -4.008 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A                                     ; None                                                ; -4.008 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A                                     ; None                                                ; -4.008 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A                                     ; None                                                ; -4.008 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A                                     ; None                                                ; -4.008 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A                                     ; None                                                ; -4.011 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A                                     ; None                                                ; -4.014 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A                                     ; None                                                ; -4.017 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst27|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.017 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst27|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.017 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst27|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.017 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst27|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.017 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst27|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.112 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.112 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.112 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.112 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.112 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.112 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.129 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.129 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.129 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.131 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.136 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.136 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.136 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst11|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.158 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.160 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.160 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.160 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.160 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.160 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst20|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.179 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.179 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.179 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.179 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.179 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.188 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.188 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.191 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.191 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.191 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.204 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A                                     ; None                                                ; -4.204 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A                                     ; None                                                ; -4.217 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A                                     ; None                                                ; -4.217 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A                                     ; None                                                ; -4.217 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A                                     ; None                                                ; -4.217 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A                                     ; None                                                ; -4.217 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A                                     ; None                                                ; -4.218 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A                                     ; None                                                ; -4.219 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A                                     ; None                                                ; -4.219 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A                                     ; None                                                ; -4.219 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A                                     ; None                                                ; -4.219 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A                                     ; None                                                ; -4.219 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst7|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A                                     ; None                                                ; -4.223 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.223 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.223 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.223 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.223 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.223 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.233 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A                                     ; None                                                ; -4.233 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A                                     ; None                                                ; -4.233 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst4|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A                                     ; None                                                ; -4.302 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A                                     ; None                                                ; -4.302 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A                                     ; None                                                ; -4.302 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A                                     ; None                                                ; -4.302 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A                                     ; None                                                ; -4.302 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst9|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A                                     ; None                                                ; -4.306 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst10|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.324 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]  ; CLK      ;
; N/A                                     ; None                                                ; -4.324 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[4]  ; CLK      ;
; N/A                                     ; None                                                ; -4.324 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[3]  ; CLK      ;
; N/A                                     ; None                                                ; -4.324 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[2]  ; CLK      ;
; N/A                                     ; None                                                ; -4.324 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[1]  ; CLK      ;
; N/A                                     ; None                                                ; -4.324 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]  ; CLK      ;
; N/A                                     ; None                                                ; -4.352 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.352 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.352 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.352 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.352 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.469 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.469 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.469 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.469 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.469 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.469 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst30|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.470 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst28|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.470 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst28|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.470 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst28|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.470 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst28|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.470 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst28|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.470 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst28|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.479 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.479 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.479 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.479 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.479 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.479 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.482 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst22|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.517 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.564 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst17|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.580 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.580 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.580 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.580 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.580 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.580 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst33|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.634 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.634 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.634 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.634 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.634 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.634 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst25|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.647 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.647 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.647 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.658 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.670 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.670 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.670 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.670 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.670 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst34|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.690 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.690 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.690 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.690 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.690 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.690 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst14|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.704 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.704 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst26|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.733 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.733 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.733 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.733 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.733 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.733 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst18|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.734 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.751 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.751 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.751 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.751 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.751 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst15|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.824 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.824 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.824 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.824 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.824 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.824 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst13|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.824 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.824 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.824 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.824 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.824 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst16|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.859 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.859 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.859 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.859 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.859 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.859 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst29|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.872 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.872 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.872 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.872 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.872 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.872 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst21|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.893 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst31|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.893 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst31|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.893 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst31|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.893 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst31|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.893 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst31|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.893 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst31|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.907 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A                                     ; None                                                ; -4.911 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A                                     ; None                                                ; -4.911 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A                                     ; None                                                ; -4.911 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A                                     ; None                                                ; -4.911 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A                                     ; None                                                ; -4.911 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A                                     ; None                                                ; -4.911 ns ; CLK  ; Control_device_cache:inst3|lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;      ;                                                                            ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+------+----------------------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Dec 15 22:55:45 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Cache -c Cache --timing_analysis_only
Warning: Found combinational loop of 2 nodes
    Warning: Node "Control_device_cache:inst3|inst48~5"
    Warning: Node "Control_device_cache:inst3|inst86~0"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Warning: Found 53 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "Control_device_cache:inst3|CLK:inst83|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode296w[3]~0" as buffer
    Info: Detected gated clock "Control_device_cache:inst3|CLK:inst83|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode105w[2]~0" as buffer
    Info: Detected gated clock "Control_device_cache:inst3|lpm_and1:inst91|lpm_and:lpm_and_component|and_node[8][1]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[5]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[5]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst38|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst37|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|inst104" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[5]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[5]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[4]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[2]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[5]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst36|lpm_ff:lpm_ff_component|dffs[3]" as buffer
    Info: Detected gated clock "Control_device_cache:inst3|lpm_compare0:inst43|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~0" as buffer
    Info: Detected gated clock "Control_device_cache:inst3|inst53~0" as buffer
    Info: Detected gated clock "Control_device_cache:inst3|lpm_compare0:inst43|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|aneb_result_wire[0]~1" as buffer
    Info: Detected gated clock "Control_device_cache:inst3|inst53~1" as buffer
    Info: Detected gated clock "Control_device_cache:inst3|lpm_compare0:inst42|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[0]~0" as buffer
    Info: Detected ripple clock "lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[6]" as buffer
    Info: Detected gated clock "Control_device_cache:inst3|inst48~1" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[0]" as buffer
    Info: Detected gated clock "Control_device_cache:inst3|inst48~2" as buffer
    Info: Detected ripple clock "lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "Control_device_cache:inst3|inst52~0" as buffer
    Info: Detected gated clock "Control_device_cache:inst3|lpm_compare0:inst40|lpm_compare:lpm_compare_component|cmpr_dig:auto_generated|data_wire[1]~0" as buffer
    Info: Detected gated clock "Control_device_cache:inst3|inst52~1" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[4]" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[7]" as buffer
    Info: Detected gated clock "Control_device_cache:inst3|inst48~3" as buffer
    Info: Detected ripple clock "Control_device_cache:inst3|lpm_dff0:inst35|lpm_ff:lpm_ff_component|dffs[1]" as buffer
    Info: Detected ripple clock "lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[4]" as buffer
    Info: Detected gated clock "Control_device_cache:inst3|inst48~5" as buffer
    Info: Detected ripple clock "lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8]" as buffer
Info: Clock "CLK" has Internal fmax of 76.91 MHz between source register "lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8]" and destination register "Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]" (period= 13.002 ns)
    Info: + Longest register to register delay is 6.287 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y10_N17; Fanout = 11; REG Node = 'lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8]'
        Info: 2: + IC(0.520 ns) + CELL(0.357 ns) = 0.877 ns; Loc. = LCCOMB_X11_Y10_N4; Fanout = 2; COMB Node = 'Control_device_cache:inst3|inst53~0'
        Info: 3: + IC(0.313 ns) + CELL(0.225 ns) = 1.415 ns; Loc. = LCCOMB_X11_Y10_N18; Fanout = 1; COMB Node = 'Control_device_cache:inst3|inst53~3'
        Info: 4: + IC(0.254 ns) + CELL(0.346 ns) = 2.015 ns; Loc. = LCCOMB_X11_Y10_N8; Fanout = 3; COMB Node = 'Control_device_cache:inst3|inst48~4'
        Info: 5: + IC(0.000 ns) + CELL(1.916 ns) = 3.931 ns; Loc. = LCCOMB_X15_Y12_N0; Fanout = 27; COMB LOOP Node = 'Control_device_cache:inst3|inst86~0'
            Info: Loc. = LCCOMB_X14_Y10_N20; Node "Control_device_cache:inst3|inst48~5"
            Info: Loc. = LCCOMB_X15_Y12_N0; Node "Control_device_cache:inst3|inst86~0"
        Info: 6: + IC(0.800 ns) + CELL(0.053 ns) = 4.784 ns; Loc. = LCCOMB_X17_Y13_N6; Fanout = 33; COMB Node = 'Memory:inst|lpm_bustri0:inst14|lpm_bustri:lpm_bustri_component|din[0]~11'
        Info: 7: + IC(1.194 ns) + CELL(0.309 ns) = 6.287 ns; Loc. = LCFF_X18_Y14_N13; Fanout = 2; REG Node = 'Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 3.206 ns ( 50.99 % )
        Info: Total interconnect delay = 3.081 ns ( 49.01 % )
    Info: - Smallest clock skew is -0.030 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.467 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 49; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 243; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X18_Y14_N13; Fanout = 2; REG Node = 'Control_device_cache:inst3|lpm_dff0:inst5|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 1.472 ns ( 59.67 % )
            Info: Total interconnect delay = 0.995 ns ( 40.33 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.497 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 49; CLK Node = 'CLK'
            Info: 2: + IC(1.025 ns) + CELL(0.618 ns) = 2.497 ns; Loc. = LCFF_X10_Y10_N17; Fanout = 11; REG Node = 'lpm_counter2:inst1|lpm_counter:lpm_counter_component|cntr_bai:auto_generated|safe_q[8]'
            Info: Total cell delay = 1.472 ns ( 58.95 % )
            Info: Total interconnect delay = 1.025 ns ( 41.05 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 101 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Control_device_cache:inst3|Blok_comparing:inst123|lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]" and destination pin or register "Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0]" for clock "CLK" (Hold time is 4.282 ns)
    Info: + Largest clock skew is 4.821 ns
        Info: + Longest clock path from clock "CLK" to destination register is 7.285 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 49; CLK Node = 'CLK'
            Info: 2: + IC(1.153 ns) + CELL(0.712 ns) = 2.719 ns; Loc. = LCFF_X14_Y12_N9; Fanout = 24; REG Node = 'Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[4]'
            Info: 3: + IC(0.641 ns) + CELL(0.225 ns) = 3.585 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 12; COMB Node = 'Control_device_cache:inst3|CLK:inst83|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode105w[2]~0'
            Info: 4: + IC(0.272 ns) + CELL(0.357 ns) = 4.214 ns; Loc. = LCCOMB_X14_Y10_N6; Fanout = 8; COMB Node = 'Control_device_cache:inst3|lpm_and1:inst91|lpm_and:lpm_and_component|and_node[8][1]'
            Info: 5: + IC(0.330 ns) + CELL(0.712 ns) = 5.256 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 1; REG Node = 'Control_device_cache:inst3|inst104'
            Info: 6: + IC(0.213 ns) + CELL(0.053 ns) = 5.522 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 1; COMB Node = 'Control_device_cache:inst3|inst48~1'
            Info: 7: + IC(0.216 ns) + CELL(0.053 ns) = 5.791 ns; Loc. = LCCOMB_X14_Y10_N30; Fanout = 3; COMB Node = 'Control_device_cache:inst3|inst48~3'
            Info: 8: + IC(0.000 ns) + CELL(0.271 ns) = 6.062 ns; Loc. = LCCOMB_X14_Y10_N20; Fanout = 56; COMB LOOP Node = 'Control_device_cache:inst3|inst48~5'
                Info: Loc. = LCCOMB_X14_Y10_N20; Node "Control_device_cache:inst3|inst48~5"
                Info: Loc. = LCCOMB_X15_Y12_N0; Node "Control_device_cache:inst3|inst86~0"
            Info: 9: + IC(0.605 ns) + CELL(0.618 ns) = 7.285 ns; Loc. = LCFF_X13_Y12_N25; Fanout = 27; REG Node = 'Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0]'
            Info: Total cell delay = 3.855 ns ( 52.92 % )
            Info: Total interconnect delay = 3.430 ns ( 47.08 % )
        Info: - Shortest clock path from clock "CLK" to source register is 2.464 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 49; CLK Node = 'CLK'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 243; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X13_Y12_N19; Fanout = 3; REG Node = 'Control_device_cache:inst3|Blok_comparing:inst123|lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]'
            Info: Total cell delay = 1.472 ns ( 59.74 % )
            Info: Total interconnect delay = 0.992 ns ( 40.26 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.594 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y12_N19; Fanout = 3; REG Node = 'Control_device_cache:inst3|Blok_comparing:inst123|lpm_counter5:inst8|lpm_counter:lpm_counter_component|cntr_olh:auto_generated|safe_q[1]'
        Info: 2: + IC(0.214 ns) + CELL(0.225 ns) = 0.439 ns; Loc. = LCCOMB_X13_Y12_N24; Fanout = 2; COMB Node = 'Control_device_cache:inst3|Blok_comparing:inst123|lpm_mux3:inst25|lpm_mux:lpm_mux_component|mux_qnc:auto_generated|result_node[0]~5'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.594 ns; Loc. = LCFF_X13_Y12_N25; Fanout = 27; REG Node = 'Control_device_cache:inst3|Blok_comparing:inst123|lpm_dff1:inst28|lpm_ff:lpm_ff_component|dffs[0]'
        Info: Total cell delay = 0.380 ns ( 63.97 % )
        Info: Total interconnect delay = 0.214 ns ( 36.03 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[5]" (data pin = "CLK", clock pin = "CLK") is 5.220 ns
    Info: + Longest pin to register delay is 7.593 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 49; CLK Node = 'CLK'
        Info: 2: + IC(4.044 ns) + CELL(0.366 ns) = 5.264 ns; Loc. = LCCOMB_X14_Y10_N14; Fanout = 14; COMB Node = 'Control_device_cache:inst3|lpm_and1:inst93|lpm_and:lpm_and_component|and_node[2][1]~0'
        Info: 3: + IC(0.716 ns) + CELL(0.053 ns) = 6.033 ns; Loc. = LCCOMB_X14_Y13_N30; Fanout = 6; COMB Node = 'Control_device_cache:inst3|lpm_and1:inst94|lpm_and:lpm_and_component|and_node[3][1]~5'
        Info: 4: + IC(0.814 ns) + CELL(0.746 ns) = 7.593 ns; Loc. = LCFF_X19_Y15_N7; Fanout = 2; REG Node = 'Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 2.019 ns ( 26.59 % )
        Info: Total interconnect delay = 5.574 ns ( 73.41 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.463 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 49; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 243; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.648 ns) + CELL(0.618 ns) = 2.463 ns; Loc. = LCFF_X19_Y15_N7; Fanout = 2; REG Node = 'Control_device_cache:inst3|lpm_dff0:inst32|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 1.472 ns ( 59.76 % )
        Info: Total interconnect delay = 0.991 ns ( 40.24 % )
Info: tco from clock "CLK" to destination pin "OUT_CPU[0]" through register "Control_device_cache:inst3|inst104" is 17.480 ns
    Info: + Longest clock path from clock "CLK" to source register is 5.162 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 49; CLK Node = 'CLK'
        Info: 2: + IC(1.153 ns) + CELL(0.712 ns) = 2.719 ns; Loc. = LCFF_X14_Y12_N9; Fanout = 24; REG Node = 'Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[4]'
        Info: 3: + IC(0.641 ns) + CELL(0.225 ns) = 3.585 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 12; COMB Node = 'Control_device_cache:inst3|CLK:inst83|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode105w[2]~0'
        Info: 4: + IC(0.272 ns) + CELL(0.357 ns) = 4.214 ns; Loc. = LCCOMB_X14_Y10_N6; Fanout = 8; COMB Node = 'Control_device_cache:inst3|lpm_and1:inst91|lpm_and:lpm_and_component|and_node[8][1]'
        Info: 5: + IC(0.330 ns) + CELL(0.618 ns) = 5.162 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 1; REG Node = 'Control_device_cache:inst3|inst104'
        Info: Total cell delay = 2.766 ns ( 53.58 % )
        Info: Total interconnect delay = 2.396 ns ( 46.42 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 12.224 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 1; REG Node = 'Control_device_cache:inst3|inst104'
        Info: 2: + IC(0.213 ns) + CELL(0.053 ns) = 0.266 ns; Loc. = LCCOMB_X14_Y10_N26; Fanout = 1; COMB Node = 'Control_device_cache:inst3|inst48~1'
        Info: 3: + IC(0.216 ns) + CELL(0.053 ns) = 0.535 ns; Loc. = LCCOMB_X14_Y10_N30; Fanout = 3; COMB Node = 'Control_device_cache:inst3|inst48~3'
        Info: 4: + IC(0.000 ns) + CELL(1.378 ns) = 1.913 ns; Loc. = LCCOMB_X15_Y12_N0; Fanout = 27; COMB LOOP Node = 'Control_device_cache:inst3|inst86~0'
            Info: Loc. = LCCOMB_X14_Y10_N20; Node "Control_device_cache:inst3|inst48~5"
            Info: Loc. = LCCOMB_X15_Y12_N0; Node "Control_device_cache:inst3|inst86~0"
        Info: 5: + IC(1.426 ns) + CELL(0.357 ns) = 3.696 ns; Loc. = LCCOMB_X13_Y10_N0; Fanout = 34; COMB Node = 'Control_device_cache:inst3|inst53~2'
        Info: 6: + IC(1.620 ns) + CELL(0.272 ns) = 5.588 ns; Loc. = LCCOMB_X18_Y15_N18; Fanout = 1; COMB Node = 'Control_device_cache:inst3|lpm_mux1:inst51|lpm_mux:lpm_mux_component|mux_4oc:auto_generated|l3_w0_n0_mux_dataout~7'
        Info: 7: + IC(1.022 ns) + CELL(0.378 ns) = 6.988 ns; Loc. = LCCOMB_X17_Y13_N20; Fanout = 1; COMB Node = 'Control_device_cache:inst3|lpm_mux1:inst51|lpm_mux:lpm_mux_component|mux_4oc:auto_generated|l3_w0_n0_mux_dataout~9'
        Info: 8: + IC(0.998 ns) + CELL(0.053 ns) = 8.039 ns; Loc. = LCCOMB_X17_Y13_N26; Fanout = 1; COMB Node = 'Control_device_cache:inst3|lpm_mux1:inst51|lpm_mux:lpm_mux_component|mux_4oc:auto_generated|l3_w0_n0_mux_dataout~10'
        Info: 9: + IC(2.233 ns) + CELL(1.952 ns) = 12.224 ns; Loc. = PIN_E14; Fanout = 0; PIN Node = 'OUT_CPU[0]'
        Info: Total cell delay = 4.496 ns ( 36.78 % )
        Info: Total interconnect delay = 7.728 ns ( 63.22 % )
Info: th for register "Control_device_cache:inst3|inst104" (data pin = "CLK", clock pin = "CLK") is 2.471 ns
    Info: + Longest clock path from clock "CLK" to destination register is 5.162 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 49; CLK Node = 'CLK'
        Info: 2: + IC(1.153 ns) + CELL(0.712 ns) = 2.719 ns; Loc. = LCFF_X14_Y12_N9; Fanout = 24; REG Node = 'Control_device_cache:inst3|CLK:inst83|lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_iuj:auto_generated|safe_q[4]'
        Info: 3: + IC(0.641 ns) + CELL(0.225 ns) = 3.585 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 12; COMB Node = 'Control_device_cache:inst3|CLK:inst83|lpm_decode0:inst3|lpm_decode:lpm_decode_component|decode_ktf:auto_generated|w_anode105w[2]~0'
        Info: 4: + IC(0.272 ns) + CELL(0.357 ns) = 4.214 ns; Loc. = LCCOMB_X14_Y10_N6; Fanout = 8; COMB Node = 'Control_device_cache:inst3|lpm_and1:inst91|lpm_and:lpm_and_component|and_node[8][1]'
        Info: 5: + IC(0.330 ns) + CELL(0.618 ns) = 5.162 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 1; REG Node = 'Control_device_cache:inst3|inst104'
        Info: Total cell delay = 2.766 ns ( 53.58 % )
        Info: Total interconnect delay = 2.396 ns ( 46.42 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 2.840 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 49; CLK Node = 'CLK'
        Info: 2: + IC(1.097 ns) + CELL(0.272 ns) = 2.223 ns; Loc. = LCCOMB_X14_Y10_N6; Fanout = 8; COMB Node = 'Control_device_cache:inst3|lpm_and1:inst91|lpm_and:lpm_and_component|and_node[8][1]'
        Info: 3: + IC(0.308 ns) + CELL(0.309 ns) = 2.840 ns; Loc. = LCFF_X14_Y10_N1; Fanout = 1; REG Node = 'Control_device_cache:inst3|inst104'
        Info: Total cell delay = 1.435 ns ( 50.53 % )
        Info: Total interconnect delay = 1.405 ns ( 49.47 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Tue Dec 15 22:55:45 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


