收機電路，將同時具有頻率調 
變連續波(FMCW)的雷達系統與無線通訊系統的應用，透過高
整合度的 CMOS，將整個系統 
整合在單晶片裡。子計畫 3 將研究採用 65-nm CMOS 製程之
E-Band 傳送機所需之混波器 
以及接收機前端電路，包含低雜訊放大器(LNA)以及混波器
(Mixer)。 
本計畫之成果為一整合於 CMOS 上的 E-Band 無線傳收機系
統，將可以應用於未來科 
技社會的多種無線應用，包含智慧型運輸系統以及高速無線
傳輸系統，非常具有發展的潛 
力與研究的價值。 
中文關鍵詞： E 頻帶、互補式金氧半導體、智慧型運輸系統、寬頻無線通
訊系統、 
英 文 摘 要 ：  
英文關鍵詞：  
 
2 
 
 此計劃目標在於使用先進互補式金氧半導體CMOS製程來實現操作於 E頻帶之無線收
發系統，使其可以應用於無線通訊以及車用雷達系統上，因此，若可用標準 CMOS 製程設
計實現操作於 E-Band 之無線傳收機系統將是領先於世界，透過高度積體化成本大幅降低，
足以使 E-Band 無線應用快速的普及應用，是相當值得研究的課題。 
 本專案旨在實現一 E 頻段(60～90GHz)操作的無線傳輸系統，其中車用雷達系統會針對
76-77 GHz 的長距離雷達和 77～81 GHz 的短距離雷達規格設計，為了要能操作在 40公尺
到數百公尺的範圍，此頻段避開了氧的共振吸收頻率，使得他在空氣中有較低的無線傳輸損
耗，如圖 3.，60GHz在空氣中傳輸一公里時將有 15dB 的損耗而 71~86GHz 則少於 0.5dB。
在現有的奈米級 CMOS 製程上，已有眾多實驗結果證實其截止頻率(fT)已超過 100GHz，代
表我們有機會使用相對廉價的 CMOS製程技術設計出高頻電路並透過高度積體化將整個系
統微縮以及大量的製造降低成本。 
 
圖 3. 空氣中無線傳輸頻率與損耗之關係 
 
〈三〉  文獻探討： 
  目前以 CMOS 製程設計在 60 GHz 頻帶的低雜訊放大器為[2]、[3]、[6]，其中[2]為串
疊放大器，及電感所構成，並且利用 inductive peaking 這項技術達到整體表現的提升，由
於在 77 GHz 這個頻段，所需感值的降低以及基底損失(substrate loss)變得相當的明顯，讓
電感的 Q 值無法因為體積、圈數變小而繼續提升，而達到一個飽和的現象，電感變得不再
是最佳的匹配電路選擇。然而，77 GHz的電磁波，波長在介電係數為 4的環境下，約為 2 mm，
使得直接在 IC 上實現傳輸線變得實際，利用摺疊式微帶線(Folded Microstrip Line)來實現電
感。摺疊式微帶線不僅可以避免佈局上的困難，同時也可以縮小佈局面積。我們利用Metal 
9 作為訊號線，Metal 1 作為其零電位基準面；圖 4.分別為折疊式微帶線的結構圖以及其在
窄頻下的等效電路圖[2]。，我們可以利用電磁模擬軟體來得到等效電路的元件值(Lp、Cp
和 Rp)。 
 
圖 4. 折疊式微帶線的結構圖以及其在窄頻下的等效電路圖[2] 
4 
 
基板上的基底損失，並使用兩層底層金屬M1M2 作為零電位基準面(ground plane)，降低因
為製程設計原則單層金屬密度不能太大導致零電位基準面上必須切溝槽而造成信號透過這
些溝槽漏到矽基板的基底損失，便於設計一高增益的低雜訊放大器。 
  
(a) (b) 
圖 7. share junction cascade[6] 
 
圖 8. 影響串疊式電晶體的增益的寄生電容(灰色電容)[2] 
 
 在射頻前端電路中，除了低雜訊放大器外，另外一個重要的組成方塊就是射頻混波器。
一般射頻混波器可分為主動式和被動式兩類。主動式的射頻混波器是由主動元件和被動元件
所組成，通常都會有增益；被動式的射頻混波器則是完全由被動元件所組成，通常都會使訊
號損耗。為了讓系統擁有好的特性，一般在設計射頻混波器時都會採用主動式的方式來做。
2006 年底有一篇會刊[4]詳細分析如何設計一個低雜訊的射頻混波器，它是以吉伯特單元
(Gilbert Cell)為基礎的架構，主要是將 RF 端的電壓訊號轉換成電流之後，再利用 LO 端的
訊號做切換，如此一來在輸出端就可以得到 RF 端和 LO 端兩個訊號混波後的結果。 
 為了防止 RF 端訊號直接流至輸出端，我們會希望 LO 端可以做完整的切換。但在偏
壓電流不變的情況下，唯有加大電晶體的大小才能達到這樣的目的。但是加大電晶體的大小
會使電路的雜散電容變大，因而降低電路可操作的最高頻率。我們可以外加一個定電流源來
提供大部分的偏壓電流，讓 LO 端電晶體只承載些許的電流，如此一來，不需加大電晶體
的大小，也能讓 LO 端可以做快速、完整的切換，如圖 9.。基於同樣的想法，我們可以把
6 
 
  圖 11.可以看到整個 FMCW雷達包含幾個部分：射頻前端電路（包含功率放大器、低雜
訊放大器、以及混波器）兩個高增益天線，FMCW產生器（通常是一個小數型頻率合成器）
以及一個由 FPGA 實現的數位訊號處理器。我們選擇不同的除數，使得壓控震盪器可以輸
出在 77GHz附近的 FMCW 的載波，這樣做的好處是可以省去了倍頻器等等的毫米波電路，
讓整個系統穩定而容易實現。我們可以利用另外一個頻率約為 700MHz的鎖相迴路產生頻
率合成器之參考頻率，而這個鎖相迴路的參考頻率則可以使用一個震盪頻率約在 50MHz 的
石英震盪器，如此一來可以大幅縮小整合的體積，變的更容易應用於實際的情況。 
 
圖 11. FMCW雷達系統方塊圖 
 
 子計劃三將會在 CMOS 製程上實現操作於 77GHz 的完整 FMCW 雷達系統。首先是
在接收機扮演關鍵角色的低雜訊放大器，因為通常接收訊號在經過傳輸損耗後為一個很小的
訊號，環境中存在的雜訊將會干擾訊號的品質讓訊號雜訊比(Signal Noise Ratio, SNR)較低而
無法分辨我們所需要之資料，於是需要等效的抑制雜訊，提高訊號雜訊比，因此低雜訊放大
器之效能將是整個接收系統敏感度最主要之影響因素，基於高頻操作且位於接收機前端之考
量，我們採用串疊式電晶體的架構以提高增益來壓制雜訊，為達到接近 20dB 之增益，使用
了三級串接的串疊式架構，並輔以傳輸線作為匹配電路的方式來大幅降低受到雜散效應的影
響而可能導致中心頻率偏移的問題，每一級電路之間利用傳輸線來共軛匹配達到最佳功率傳
輸，為了與接收天線或量測儀器做連結，在電路輸入端乃採用 50 歐姆的匹配電路。 
  
8 
 
圖 14.是一個 16位元的三角積分調變器(Sigma-Delta)，使用了標準的MASH 1-1-1架構
[8]。整個調變器採用全數位的方式完成，降低了功率的消耗以及增進穩定度。3位元的輸出
N（平均值為 F/216）由第一個累加器(accumulator)在每 216週期中的 F次溢位所產生。第二
個和第三個累加器因為積分器(1 − z−1)的緣故所以不會影響到輸出的平均值。 
 
圖 14. 16位元的三角積分調變器 
 
77GHz壓控震盪器如圖 15.，使用一個標準的 LC-tank 和用來降低漏電流的厚氧化層，
模擬之可調範圍約為 1GHz 如圖 16.。從模擬估計，由於壓控震盪器必須面對除頻器、功率
放大器、以及混波器共約 66fF的大負載，故我們考慮使用一個增益大但較窄頻的可調放大
器來驅動後級眾多的附載。由於壓控震盪器輸出的頻率已經高達 77GHz，靜態除頻器已經
無法使用於這個頻帶的應用，所以我們採用了如圖 17.之注入式鎖定的除頻器來實現除以二
的功能。由壓控震盪器產生之位於 77GHz附近之訊號先經由交流耦合的方式輸入，而由 Vb
重新定義M7 的偏壓點，從模擬上來看 Vb的選擇和鎖定的範圍以及輸出訊號的擺幅有關，
較高的 Vb降低 LC-tank 的品質因數進而增大鎖定的範圍，但相對的輸出擺幅也會被降低，
圖 18.為 Vb對於除頻器鎖定範圍的模擬，在給定 800mV 峰對峰值的輸入條件之下，由於
LC-tank的損耗大於 1/gm5,6，Vb大於 1.0V時，此除頻器無法工作，故為了讓電路保有足夠
對於製程與溫度的變化的抵抗，我們考慮將 Vb值設計在 0.8V左右。 
  
圖 15. 77GHz壓控震盪器與緩衝器 圖 16. 壓控放大器之可調範圍 
10 
 
由於第四個位元已經被設定為 1，所以對應的除數為 P0·2
0
 + P1·2
1
 + P2·2
2
 +1·23 + 24 = 
24 ∼ 31。P0 P1 P2是 3位元三角積分的輸出，經由這三個控制訊號來調整除數來實現小數型
頻率合成器。如同前一級的除以二電路，我們仍然使用了 AB類的偏壓方式來達到高速操作
的目的。經過兩級的除以 2/3單元，電路所操作的頻率已經相對低了很多，為了節省功率消
耗，所以我們考慮將後面兩級的除以 2/3單元改為以 CMOS 邏輯的方式實現，當然在轉換
的過程中需要一個 CML轉 CMOS 邏輯(圖 19.(c))的轉換器來重新調整直流值以及擺幅的大
小。 
 
〈五〉  結果與討論： 
  圖 20.為低雜訊放大器使用一層底層金屬M1與使用兩層底層金屬M1M2 作為零電位基
準面之比較圖，可以明顯看出使用兩層底層金屬的增益較高且雜訊較低。 
 
圖 20. 低雜訊放大器使用之零電位基準面比較圖 
 
 圖 23.(a)為模擬之 S 參數，約有 9GHz的頻寬(S11 < -10dB)，圖 23.(b)為模擬之雜訊指
數，圖 24.(a)則為量測之輸入匹配之 S 參數，圖 24.(b)為量測之輸出匹配之 S 參數。 
 
(a) (b) 
圖 23. (a)模擬之 S參數 (b) 模擬之雜訊指數 
12 
 
 
(a) (b) 
圖 26. (a)量測之 S參數 (b) 量測之增益、輸出功率、放大效益 
 
 圖 27.(a)(b)顯示 77-GHz頻率合成器操作在除整數及除小數的輸出頻譜，其相位雜訊分
別為-85.3及-84.6dBc/Hz(@1-MHz offset)，參考頻突波為-55dBc，分數突波則為-40dBc。這
些尖刺對於雷達的效能是會造成影響的，主要是因為分數突波會隨著調變的載波頻率而隨時
變化。也就是說，若是將這些不穩定的突波一起取平均，很可能會造成此雷達產生錯誤的警
訊。在這邊因為儀器的限制，使得我們無法直接測量全速時脈得相位雜訊，因此我們將參考
頻率 700MHz，及除以四的輸出 19GHz，兩個訊號的相位雜訊一起繪製於圖 27.(c)。我們可
以看到 19GHz訊號的相位雜訊為-97.1dBc/Hz(@1-MHz offset)，顯示前兩級的除頻器造成的
雜訊幾乎是可以忽視的。直到 100kHz offset都大致和參考頻率的輪廓相符合。從 100Hz 到
1GHz的抖動積分為 293fs。調變的輸出頻譜則如圖 27.(d)，其掃頻的範圍為 700MHz。 
 
(a) (b) 
 
(c) (d) 
圖 27. 77GHz 頻率合成器頻譜 (a)整數-N (b)小數-N 
(c)整數-N 操作時之相位雜訊 (d)頻率調變下的展頻頻譜 
14 
 
 
(a) (b) 
 
(c) 
圖 31. (a)距離準確度量測(b)速度準確度量測(c)實際量測照片 
 
 
圖 32. 晶片圖 
16 
 
 此外，近幾年我們也發表了許多文獻在國際會議或期刊當中，列表如下： 
會議論文 
‧ W. Lee, K. Wu, J. Jiang, and Jri Lee, " A Laser Ranging Radar Transceiver with Modulated 
Evaluation Clock in 65nm CMOS Technology, " Digest of Symposium on VLSI Circuits, pp. 
286-287, June 2011. 
‧ S. Huang, Y. Yeh, H. Wang, P. Chen, and Jri Lee, " An 87GHz QPSK Transceiver with 
Costas-Loop Carrier Recovery in 65nm CMOS," Digest of International Solid-State Circuits 
Conference, pp. 168-169, Feb. 2011. 
‧ M. Chen, Y. Shih, C. Lin, H. Hung, and Jri Lee, " A 40Gb/s TX and RX Chip Set in 65nm 
CMOS," Digest of International Solid-State Circuits Conference, pp. 146-147, Feb. 2011. 
‧ H. Wang, M. Hung, Y. Yeh, and Jri Lee, " A 60-GHz FSK Transceiver with 
Automatically-Calibrated Demodulator in 90-nm CMOS, " Digest of Symposium on VLSI 
Circuits, pp. 95-96, June 2010. 
‧ Y. Li, M. Hung, S. Huang, and Jri Lee, " A Fully-Integrated 77GHz FMCW Radar System in 
65nm CMOS," Digest of International Solid-State Circuits Conference, pp. 216-217, Feb. 
2010. 
‧ K. Wu and Jri Lee, " A 2×25Gb/s Deserializer with 2:5 DMUX for 100Gb/s Ethernet 
Applications," Digest of International Solid-State Circuits Conference, pp. 374-375, Feb. 
2010. 
‧ Y. Li, M. Hung, S. Huang, and Jri Lee, " A Fully-Integrated 77GHz FMCW Radar System in 
65nm CMOS," Digest of International Solid-State Circuits Conference, pp. 216-217, Feb. 
2010. 
‧ Jri Lee and K. Wu " A 20Gb/s Full-Rate Linear CDR Circuit with Automatic Frequency 
Acquisition," Digest of International Solid-State Circuits Conference, pp. 366-367, Feb. 2009. 
‧ Jri Lee, Y. Huang, Y. Chen, H. Lu, and C. Chang " A Low-Power Fully Integrated 60GHz 
Transceiver System with OOK Modulation and On-Board Antenna Assembly," Digest of 
International Solid-State Circuits Conference, pp. 316-317, Feb. 2009. 
‧ Jri Lee, H. Wang, W. Chen, and Y. Lee " Subharmonically Injection-Locked PLLs for 
Ultra-Low-Noise Clock Generation," Digest of International Solid-State Circuits Conference, 
pp. 92-93, Feb. 2009. 
‧ Jri Lee, M. Chen, and H. Wang "A 20-Gb/s Duobinary Transceiver in 90-nm CMOS," Digest 
of International Solid-State Circuits Conference, pp. 102-103, Feb. 2008 
‧ Jri Lee and M. Liu, "A 20-Gb/s Burst-Mode CDR in 90-nm CMOS," Digest of International 
Solid-State Circuits Conference, pp. 46-47, Feb. 2007. 
‧ Jri Lee, "A 75GHz PLL in 90-nmCMOS," Digest of International Solid-State Circuits 
Conference, pp. 432-433, Feb. 2007. 
‧ Jri Lee and Huaide Wang, "A 20-Gb/s Broadband Transmitter with Auto-Configuration 
Technique," Digest of International Solid-State Circuits Conference, pp. 444-445, Feb. 2007. 
18 
 
[6] B. Heydari, P. Reynaert, E. Adabi,M. Bohsali, B. Afshar, M.A.Arbabian and A.M.niknejad, "A 
60-GHz 90-nm CMOS Cascode Amplifier with Interstage Matching," in Proceedings of European 
Microwave Conference, Munich, Germany, October 2007.  
[7] A. Komijani and A. Hajimiri, “A Wideband 77 GHz, 17.5 dBm Power Ampliﬁer in Silicon,” IEEE J. 
Solid-State Circuits, vol. 41, no. 8, pp. 1749-1756, Aug. 2006. 
[8] B. Miller and R. Conley, “A Multiple Modulator Fractional Divider,” Proc. 44th Annu. Frequency 
Control Symp., May 1990, pp. 559-568. 
[9] J. Lee et al., “A 75-GHz Phase-Locked Loop in 90-nm CMOS Technique,” IEEE J. Solid-State 
Circuits, vol. 43, pp. 1414-1426, June 2008. 
[10] C. Vaucher et al., “A Wide-Band Tuning System for Fully Integrated Satellite Receivers,” IEEE J. 
Solid-State Circuits, vol. 33, no. 7, pp. 987-998, July 1998. 
 
168 •  2011 IEEE International Solid-State Circuits Conference
ISSCC 2011 / SESSION 9 / WIRELESS & mm-WAVE CONNECTIVITY / 9.5
9.5 An 87GHz QPSK Transceiver with Costas-Loop Carrier 
Recovery in 65nm CMOS
Shih-Jou Huang, Yu-Ching Yeh, Huaide Wang, Pang-Ning Chen, Jri Lee
National Taiwan University, Taipei, Taiwan
Modern high-speed wireless data links such as 60GHz RF and point-to-point
communications activate research on Gb/s transceivers for V-band (50 to
75GHz) and W-band (75 to 110GHz). Conventional approaches in SiGe or III-V
compounds simply consume too much power and occupy too large area, in
addition to the integration difficulty. In CMOS realizations, baseband processors
and high-speed digitizers also increase design complexity and power consump-
tion. This paper introduces a fully integrated CMOS QPSK transceiver with base-
band-less carrier- and data-recovery circuitry, significantly reducing power con-
sumption while achieving up to 3.5Gb/s data rate.
The QPSK transmitter is shown in Fig. 9.5.1. Providing a prototype for the 81-
to-86GHz band and 94GHz band, we set up the carrier at 87GHz. An integer-N
frequency synthesizer provides 77.3GHz LO and 9.7GHz IF signals, forming an
8/9-1/9 up-convert architecture. It contains a VCO running at 77.3GHz, ÷8 and
÷16 circuits, a type-IV PFD, a V-to-I converter, and an on-chip 2nd-order loop fil-
ter. The frequency arrangement is also applied to the RX, making no potential
frequency offset between the two. A QPSK modulator generates 4 phases (0°,
90°, 180°, and 270°) of the 9.7GHz IF signal and sends them to the up-convert
mixer, creating the 87GHz RF signal. A mm-Wave balun converts differential RF
inputs into single-ended mode to drive the PA. With the input capacitance of M1
and M2 absorbed by the mixer’s resonance network, the balun achieves conver-
sion loss of 1.4dB if the transformer coupling factor is 0.6. The PA’s output is
fed into a matched microstrip line, which connects to the waveguide adapter. 
To perform coherent demodulation, the LO clock in the RX must be synchronized
in phase and frequency. Unlike typical baseband approaches that require high-
speed ADCs (several GS/s) and signal processors (>1GHz), we realize the carri-
er recovery in the analog domain (i.e., Costas loop). As depicted in Fig. 9.5.2, the
receiver is composed of an LNA, a down-convert mixer, an IF amplifier, a
77.3GHz clock source (VCO) and its ÷8 descendants (9.7GHz I/Q signals), and a
phase detector (PD) and a frequency detector (FD) for carrier recovery. After
LNA amplification, the incoming RF signal is downconverted into IF by the VCO’s
clock. Assuming the signal at node A is given by
VA(t) = DI(t)cos(ωIFt + Δφ) + DQ(t)sin(ωIFt + Δφ), 
where DI, DQ denote the embedded data, ωIF is the LO2 frequency (=2π×9.7GHz),
and Δφ is the phase error between IF and LO2. After mixing and limiting, the two
outputs VD(t) and VE(t) become DI(t) and DQ(t), respectively, given that
−45°<Δφ<45°. The VC (VB) and VD (VE) are further mixed together, creating the
final output VF proportional to sin(Δφ). As a result, the (V/I)1’s output ICP1 pres-
ents a sinusoidal characteristic as shown in the upper-left corner of Fig. 9.5.2.
Denoting pumping current as IP when Δφ = π/4, the PD [together with (V/I)1]
gain is given by √2IP. The approximately linear behavior in the vicinity of the ori-
gin makes itself a linear PLL with two correlated phase-adjusting mechanisms,
i.e., LO1 loop and LO2 loop. Upon lock, the two demodulated data are found in
nodes D and E, as expected. 
In addition to phase alignment, the VCO frequency has to be corrected at power
on. It is possible to form another loop and push the VCO frequency into the lock
range by means of an external crystal. A much better way to do so is to extend
the Costas loop one step further. As shown in Fig. 9.5.2, examining the cross-
and auto-correlation of signals VB and VC twice gives rise to an output contain-
ing the frequency error information. Denoting the frequency error between LO2
and IF signals as Δω, we follow the same calculation procedure and obtain the
signals in nodes G and H:
VG(t) = −AVcos(4Δωt)
VH(t) = AVsin(4Δωt),
where AV represents the swing magnitude designed in our CML blocks. These
two signals are separated by 90°. Whether VG is leading or lagging VH depends
on the polarity of Δω, which can be easily detected by sampling one signal with
the other [1]. As a result, the two limiters sharpen the sinusoids as square 
functions, and send them to an edge-triggered flip-flop. The error polarity is
therefore applied to (V/I)2, which provides pumping current ICP2 (=5ICP1) to
adjust the VCO control voltage accordingly. Note that to minimize undesired dis-
turbance on the control line, the FD loop must be disabled when the loop is
locked. Observing that VG will stay low when Δω ≈ 0, we apply VK (VG after lim-
iting) to (V/I)2 to automatically shut it down when the frequency locking is
achieved. Similar to that in [1], this automatic shut-off mechanism saves signif-
icant power and area.
The QPSK modulator is illustrated in Fig. 9.5.3(a). Here, a DMUX parallelizes the
input data and a mapping logic rearranges the sequences. After retiming, the two
outputs are created to control the IF 2-to-1 selector and the clock synthesization
mixer, where the former picks the proper phase (0°, 90°) and the latter the polar-
ity (180°, 270°). To achieve such a high frequency, the VCO and dividers involve
mm-Wave techniques [Fig. 9.5.3(b)]. It incorporates a cross-coupled LC oscilla-
tor with thick-oxide varactors, which is followed by two stages of tuned ampli-
fiers (M3-M5) as buffers. A direct injection-locked frequency divider is employed
here as the 1st divider stage, where the injection signal is ac-coupled to the gate
of the switch M7 [2]. Simulation shows that its lock range is approximately equal
to 4GHz when Vb = 0.8V.
The interconnection between chip and antenna is of great importance. As shown
in Fig. 9.5.4(a), we realize the coplanar strip to waveguide by a transition fabri-
cated on a single-layer dielectric substrate [3]. With the chip flipped onto the
microstrip line, the RF signal is coupled through the substrate to the matching
element, which is connected to the waveguide (entrance of horn) tightly. The
measured insertion loss of the transition is depicted in Fig. 9.5.4(b), where the
maximum loss from 81 to 86GHz is less than 5.3dB. Figure 9.5.4(c) illustrates a
photo of the assembly. The LNA, PA, and RF mixer designs are based on our pre-
vious work in 60 and 77GHz [2,4]. The 3-stage LNA achieves gain of 18.5dB, and
the 5-stage PA 13dB gain and 6dBm P1dB.
The transmitter and receiver are fabricated in 65nm CMOS technology. The TX
and RX consume 212mW and 166mW, respectively, from a 1.2V supply. Figure
9.5.5(a) shows the TX’s output spectrum under 650Mb/s QPSK modulation with
bit length of 231−1, revealing a sinc function centered at the carrier frequency
(87GHz). The TX presents a phase noise of −85.8dBc/Hz at 1MHz offset. The
spectrum of the carrier recovered in the RX is also demonstrated in Fig. 9.5.5(b),
which reveals a phase noise of −77.7dBc/Hz at 1MHz offset and −88dBc/Hz at
10MHz offset. Figure 9.5.6(a) shows the recovered (and demuxed) data in the
RX. With Din = 2.5Gb/s, the recovered data jitter measures 34ps,rms and
200ps,pp, respectively. In this testing, both the TX and the RX are connected to
24dBi horn antennas, separated by 1 meter of distance. The BER as a function
of data rate is also investigated. Figure 9.5.6(b) depicts the results for different
data patterns. BER < 10−11 can be obtained for input of 3.5Gb/s 27−1 PRBS.
Figure 9.5.7 shows the die micrograph, which occupies 1.32×1mm2. In estima-
tion, the longest distance for Din = 2.5Gb/s is approximately equal to 2km given
that 48dBi dish antennas are available. Note that a conventional TRX without car-
rier recovery [5] suffers from synchronization difficulty and cannot operate inde-
pendently. A table summarizing the performance of this work is also included in
Fig. 9.5.7.
Acknowledgment:
The authors thank the TSMC University Shuttle Program for chip fabrication.
References:
[1] J. Lee et al., “A 75-GHz Phase-Locked Loop in 90-nm CMOS Technique,”
IEEE J. Solid-State Circuits, vol. 43, pp. 1414-1426, June 2008.
[2] Y. Li et al., “A Fully-Integrated 77GHz FMCW Radar System in 65nm CMOS,”
ISSCC Dig. Tech. Papers, pp. 216-217, Feb. 2010.
[3] H. Iizuka et al., “Millimeter-Wave Microstrip Line to Waveguide Transition
Fabricated on a Single Layer Dielectric Substrate,” IEICE Tran. Commun., pp.
1169-1177, June 2002.
[4] J. Lee et al., “A Low-Power Fully Integrated 60GHz Transceiver System with
OOK Modulation and On-Board Antenna Assembly,” ISSCC Dig. Tech. Papers,
pp. 316-317, Feb. 2009.
[5] C. Marcu et al., “A 90 nm CMOS Low-Power 60 GHz Transceiver with
Integrated Baseband Circuitry,” IEEE J. Solid-State Circuits, vol. 44, pp. 3434-
3447, Dec. 2009.
978-1-61284-302-5/11/$26.00 ©2011 IEEE
•  2011 IEEE International Solid-State Circuits Conference 978-1-61284-302-5/11/$26.00 ©2011 IEEE
ISSCC 2011 PAPER CONTINUATIONS
Figure 9.5.7: Die micrograph, measurement setup, and performance summary.
PALNA
Mixer + IF Amp
QPSK
Costas Loop
Balun
QPSK
Modulator
Overall
Supply 1.2V
RF Carrier 86.5-87.5GHz
Area
Tx 0.57 0.95mm2
Rx 0.75 1mm2
Power
Tx 212mW
Rx 166mW
Tech. 65nm CMOS
BER 10 11
3.5Gb/s, 27 1 PRBS
2.8Gb/s, 215 1 PRBS
Rx S11 23dB
Costas
Loop
Freq. 77.2-77.8GHz
PNoise
@1MHz
78dBc/Hz
LNA Gain 18.5dB
Tx S22 7dB
Freq.
Syn.
Freq. 76.9-77.8GHz
PNoise
@1 MHz
85.8dBc/Hz
Ref. spur 42dBc
PA Gain 13dB
x
x
147DIGEST OF TECHNICAL PAPERS  •
ISSCC 2011 / February 22, 2011 / 9:30 AM
Figure 8.3.1: Transmitter architecture.
Figure 8.3.2: (a) Voltage-controlled delay line (Tb), (b) Simplified FIR 
combiner and delay (gray part for RX FIR only), (c) Propagation delay for
40Gb/s data and 10GHz clock.
Figure 8.3.3: Receiver with adaptive FIR equalizer.
Figure 8.3.5: With (a) 0dB, (b) 9.5dB pre-emphasis, (c) Phase-noise plot of
20GHz PLL.
Figure 8.3.6: (a) Equalized 40Gb/s data in RX for 5cm and 20cm channel, (b)
Demuxed 10Gb/s data, (c) BER for different channel lengths.
Figure 8.3.4: (a) FIR adaptation circuits, (b) Mixer-based PD.
8
國科會補助計畫衍生研發成果推廣資料表
日期:2011/12/15
國科會補助計畫
計畫名稱: 子計畫三：適用於E-band智慧型運輸系統之傳收機前端(3/3)
計畫主持人: 李致毅
計畫編號: 99-2220-E-002-004- 學門領域: 晶片科技計畫--整合型學術研究
計畫
無研發成果推廣資料
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
據統計全球每年有超過 200 萬人死於交通事故，而其中大部分是由於反應不及
追撞所造成的。高速行駛中的車輛，如果增加一秒的反應時間，則可以增加 30
公尺的煞車距離，降低 90%的車禍傷亡。所以汽車前端防撞雷達是未來行車安
全不可或缺的配備之一，也是各大車廠努力研發的目標。然而，目前這種 77GHz
毫米波雷達造價仍非常昂貴，只能配備於數百萬元的高級房車中。 
 
本實驗室所研發的 77GHz 車用防撞雷達為目前世界上唯一使用 CMOS 製程且可
偵測長距離的高度積體化雷達。這裡我們設計了先進的前端毫米波電路，配合
獨特設計的天線與數位訊號處理電路，可以即時偵測前方車輛的距離及速度。
而且整體功率消耗非常低，偵測距離可達 100 公尺以上。因為所有關鍵電路都
已整合於一顆 IC 當中，整個系統成本可以大幅降低至數十美元，大約是目前商
用模組的 1/50 至 1/100。將原來只配裝於高級房車的防撞雷達普及至所有車輛。
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
