// Seed: 2235740037
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input uwire id_2,
    input uwire id_3,
    input tri1 id_4,
    inout supply0 id_5,
    input wire id_6,
    input wand id_7,
    output tri0 id_8,
    output tri0 id_9,
    input wand id_10,
    input tri id_11,
    output tri0 id_12,
    output wire id_13
);
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wire id_2,
    output wor id_3,
    input wand id_4,
    input supply0 id_5,
    output wand id_6,
    output tri id_7,
    output supply1 id_8,
    input supply0 id_9,
    input supply1 id_10,
    output tri0 id_11,
    input tri0 id_12,
    input tri1 id_13,
    output tri0 id_14,
    output logic id_15,
    input tri id_16,
    output tri1 id_17,
    output supply1 id_18,
    input tri1 id_19,
    output wire id_20,
    input wire id_21,
    input supply1 id_22,
    inout tri id_23,
    output logic id_24,
    output tri id_25,
    output supply0 id_26
);
  initial begin : LABEL_0
    id_15 <= id_10;
    id_24 <= -1;
    id_24 <= -1;
    if (1) begin : LABEL_1
      if (1) disable id_28;
      if (-1) begin : LABEL_2
        wait (1);
      end
    end
  end
  module_0 modCall_1 (
      id_0,
      id_16,
      id_10,
      id_22,
      id_12,
      id_23,
      id_16,
      id_19,
      id_20,
      id_7,
      id_9,
      id_1,
      id_17,
      id_7
  );
  assign modCall_1.id_8 = 0;
endmodule
