Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3.1 (win64) Build 2035080 Fri Oct 20 14:20:01 MDT 2017
| Date             : Thu Nov 30 16:49:26 2017
| Host             : Jensen-Surface running 64-bit major release  (build 9200)
| Command          : report_power -file System_wrapper_power_routed.rpt -pb System_wrapper_power_summary_routed.pb -rpx System_wrapper_power_routed.rpx
| Design           : System_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.805        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.680        |
| Device Static (W)        | 0.126        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 64.2         |
| Junction Temperature (C) | 45.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.005 |        6 |       --- |             --- |
| Slice Logic              |     0.001 |     4964 |       --- |             --- |
|   LUT as Logic           |    <0.001 |     1532 |     17600 |            8.70 |
|   LUT as Distributed RAM |    <0.001 |      128 |      6000 |            2.13 |
|   Register               |    <0.001 |     1985 |     35200 |            5.64 |
|   CARRY4                 |    <0.001 |      165 |      4400 |            3.75 |
|   F7/F8 Muxes            |    <0.001 |       98 |     17600 |            0.56 |
|   LUT as Shift Register  |    <0.001 |       61 |      6000 |            1.02 |
|   Others                 |     0.000 |      295 |       --- |             --- |
| Signals                  |     0.002 |     3627 |       --- |             --- |
| Block RAM                |    <0.001 |        1 |        60 |            1.67 |
| MMCM                     |     0.115 |        1 |         2 |           50.00 |
| I/O                      |    <0.001 |       19 |       100 |           19.00 |
| PS7                      |     1.556 |        1 |       --- |             --- |
| Static Power             |     0.126 |          |           |                 |
| Total                    |     1.805 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.016 |       0.008 |      0.007 |
| Vccaux    |       1.800 |     0.072 |       0.064 |      0.008 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.735 |       0.703 |      0.032 |
| Vccpaux   |       1.800 |     0.084 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+-----------------------------------------------------------+-----------------+
| Clock                       | Domain                                                    | Constraint (ns) |
+-----------------------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0                  | System_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0                  | System_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out1_System_clk_wiz_0_1 | System_i/clk_wiz_0/inst/clk_out1_System_clk_wiz_0_1       |            39.7 |
| clkfbout_System_clk_wiz_0_1 | System_i/clk_wiz_0/inst/clkfbout_System_clk_wiz_0_1       |            40.0 |
+-----------------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------+-----------+
| Name                                                                                         | Power (W) |
+----------------------------------------------------------------------------------------------+-----------+
| System_wrapper                                                                               |     1.680 |
|   System_i                                                                                   |     1.679 |
|     Zybo_VGA_CharROM_0                                                                       |     0.002 |
|       inst                                                                                   |     0.002 |
|         Zybo_VGA_CharROM_v1_0_S_AXI_inst                                                     |    <0.001 |
|         controller                                                                           |     0.001 |
|           CharROM                                                                            |    <0.001 |
|             BRAM_SINGLE_MACRO_inst                                                           |    <0.001 |
|     clk_wiz_0                                                                                |     0.115 |
|       inst                                                                                   |     0.115 |
|     proc_sys_reset_0                                                                         |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         EXT_LPF                                                                              |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |    <0.001 |
|         SEQ                                                                                  |    <0.001 |
|           SEQ_COUNTER                                                                        |    <0.001 |
|     processing_system7_0                                                                     |     1.556 |
|       inst                                                                                   |     1.556 |
|     ps7_0_axi_periph                                                                         |     0.006 |
|       s00_couplers                                                                           |     0.006 |
|         auto_cc                                                                              |     0.005 |
|           inst                                                                               |     0.005 |
|             gen_clock_conv.gen_async_conv.asyncfifo_axi                                      |     0.005 |
|               inst_fifo_gen                                                                  |     0.005 |
|                 gaxi_full_lite.gread_ch.grach2.axi_rach                                      |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_12_17                                                   |    <0.001 |
|                         RAM_reg_0_15_18_23                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                   |    <0.001 |
|                         RAM_reg_0_15_54_59                                                   |    <0.001 |
|                         RAM_reg_0_15_60_65                                                   |    <0.001 |
|                         RAM_reg_0_15_66_69                                                   |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|                 gaxi_full_lite.gread_ch.grdch2.axi_rdch                                      |     0.001 |
|                   grf.rf                                                                     |     0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                     |    <0.001 |
|                         RAM_reg_0_15_12_17                                                   |    <0.001 |
|                         RAM_reg_0_15_18_23                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                   |    <0.001 |
|                         RAM_reg_0_15_36_41                                                   |    <0.001 |
|                         RAM_reg_0_15_42_46                                                   |    <0.001 |
|                         RAM_reg_0_15_6_11                                                    |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwach2.axi_wach                                     |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_12_17                                                   |    <0.001 |
|                         RAM_reg_0_15_18_23                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                   |    <0.001 |
|                         RAM_reg_0_15_54_59                                                   |    <0.001 |
|                         RAM_reg_0_15_60_65                                                   |    <0.001 |
|                         RAM_reg_0_15_66_69                                                   |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                                     |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                     |    <0.001 |
|                         RAM_reg_0_15_12_17                                                   |    <0.001 |
|                         RAM_reg_0_15_18_23                                                   |    <0.001 |
|                         RAM_reg_0_15_24_29                                                   |    <0.001 |
|                         RAM_reg_0_15_30_35                                                   |    <0.001 |
|                         RAM_reg_0_15_36_41                                                   |    <0.001 |
|                         RAM_reg_0_15_6_11                                                    |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|                 gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                                     |    <0.001 |
|                   grf.rf                                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                       rd_pntr_cdc_inst                                                       |    <0.001 |
|                       wr_pntr_cdc_inst                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                                      |    <0.001 |
|                       gras.rsts                                                              |    <0.001 |
|                       rpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                       gwas.wsts                                                              |    <0.001 |
|                       wpntr                                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                       gdm.dm_gen.dm                                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                                     |    <0.001 |
|                         RAM_reg_0_15_12_13                                                   |    <0.001 |
|                         RAM_reg_0_15_6_11                                                    |    <0.001 |
|                     rstblk                                                                   |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|         auto_pc                                                                              |     0.001 |
|           inst                                                                               |     0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                             |     0.001 |
|               RD.ar_channel_0                                                                |    <0.001 |
|                 ar_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               RD.r_channel_0                                                                 |    <0.001 |
|                 rd_data_fifo_0                                                               |    <0.001 |
|                 transaction_fifo_0                                                           |    <0.001 |
|               SI_REG                                                                         |    <0.001 |
|                 gen_simple_ar.ar_pipe                                                        |    <0.001 |
|                 gen_simple_aw.aw_pipe                                                        |    <0.001 |
|                 gen_simple_b.b_pipe                                                          |    <0.001 |
|                 gen_simple_r.r_pipe                                                          |    <0.001 |
|               WR.aw_channel_0                                                                |    <0.001 |
|                 aw_cmd_fsm_0                                                                 |    <0.001 |
|                 cmd_translator_0                                                             |    <0.001 |
|                   incr_cmd_0                                                                 |    <0.001 |
|                   wrap_cmd_0                                                                 |    <0.001 |
|               WR.b_channel_0                                                                 |    <0.001 |
|                 bid_fifo_0                                                                   |    <0.001 |
|                 bresp_fifo_0                                                                 |    <0.001 |
|     rst_ps7_0_50M                                                                            |    <0.001 |
|       U0                                                                                     |    <0.001 |
|         EXT_LPF                                                                              |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                          |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                          |    <0.001 |
|         SEQ                                                                                  |    <0.001 |
|           SEQ_COUNTER                                                                        |    <0.001 |
+----------------------------------------------------------------------------------------------+-----------+


