v 20070626 1
T 500 4400 8 10 1 1 0 6 1
refdes=U?
T 2000 950 5 10 0 0 0 0 1
device=40195
T 2000 1150 5 10 0 0 0 0 1
footprint=DIP16
T 2000 1350 5 10 0 0 0 0 1
net=VSS:8
T 2000 1550 5 10 0 0 0 0 1
net=VDD:16
P 0 700 200 700 1 0 0
{
T 200 750 5 8 1 1 0 6 1
pinnumber=9
T 200 650 5 8 0 1 0 8 1
pinseq=1
T 350 700 9 8 1 1 0 0 1
pinlabel=\_PE\_
T 350 700 5 8 0 1 0 2 1
pintype=in
}
V 250 700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 1100 200 1100 1 0 0
{
T 200 1150 5 8 1 1 0 6 1
pinnumber=1
T 200 1050 5 8 0 1 0 8 1
pinseq=2
T 350 1100 9 8 1 1 0 0 1
pinlabel=\_MR\_
T 350 1100 5 8 0 1 0 2 1
pintype=in
}
V 250 1100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 1500 200 1500 1 0 0
{
T 200 1550 5 8 1 1 0 6 1
pinnumber=3
T 200 1450 5 8 0 1 0 8 1
pinseq=3
T 350 1500 9 8 1 1 0 0 1
pinlabel=\_K\_
T 350 1500 5 8 0 1 0 2 1
pintype=in
}
V 250 1500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 0 2700 300 2700 1 0 0
{
T 200 2750 5 8 1 1 0 6 1
pinnumber=7
T 200 2650 5 8 0 1 0 8 1
pinseq=4
T 350 2700 9 8 1 1 0 0 1
pinlabel=P3
T 350 2700 5 8 0 1 0 2 1
pintype=in
}
P 0 3100 300 3100 1 0 0
{
T 200 3150 5 8 1 1 0 6 1
pinnumber=6
T 200 3050 5 8 0 1 0 8 1
pinseq=5
T 350 3100 9 8 1 1 0 0 1
pinlabel=P2
T 350 3100 5 8 0 1 0 2 1
pintype=in
}
P 0 3500 300 3500 1 0 0
{
T 200 3550 5 8 1 1 0 6 1
pinnumber=5
T 200 3450 5 8 0 1 0 8 1
pinseq=6
T 350 3500 9 8 1 1 0 0 1
pinlabel=P1
T 350 3500 5 8 0 1 0 2 1
pintype=in
}
P 0 3900 300 3900 1 0 0
{
T 200 3950 5 8 1 1 0 6 1
pinnumber=4
T 200 3850 5 8 0 1 0 8 1
pinseq=7
T 350 3900 9 8 1 1 0 0 1
pinlabel=P0
T 350 3900 5 8 0 1 0 2 1
pintype=in
}
P 0 2300 300 2300 1 0 0
{
T 200 2350 5 8 1 1 0 6 1
pinnumber=2
T 200 2250 5 8 0 1 0 8 1
pinseq=8
T 350 2300 9 8 1 1 0 0 1
pinlabel=J
T 350 2300 5 8 0 1 0 2 1
pintype=in
}
P 0 1900 300 1900 1 0 0
{
T 200 1950 5 8 1 1 0 6 1
pinnumber=10
T 200 1850 5 8 0 1 0 8 1
pinseq=9
T 400 1900 9 8 1 1 0 0 1
pinlabel=CP
T 400 1900 5 8 0 1 0 2 1
pintype=in
}
L 400 1900 300 1975 3 0 0 0 -1 -1
L 400 1900 300 1825 3 0 0 0 -1 -1
P 1600 2300 1400 2300 1 0 0
{
T 1400 2350 5 8 1 1 0 0 1
pinnumber=11
T 1400 2250 5 8 0 1 0 2 1
pinseq=10
T 1250 2300 9 8 1 1 0 6 1
pinlabel=\_Q3\_
T 1250 2300 5 8 0 1 0 8 1
pintype=out
}
V 1350 2300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 1600 2700 1300 2700 1 0 0
{
T 1400 2750 5 8 1 1 0 0 1
pinnumber=12
T 1400 2650 5 8 0 1 0 2 1
pinseq=11
T 1250 2700 9 8 1 1 0 6 1
pinlabel=Q3
T 1250 2700 5 8 0 1 0 8 1
pintype=out
}
P 1600 3100 1300 3100 1 0 0
{
T 1400 3150 5 8 1 1 0 0 1
pinnumber=13
T 1400 3050 5 8 0 1 0 2 1
pinseq=12
T 1250 3100 9 8 1 1 0 6 1
pinlabel=Q2
T 1250 3100 5 8 0 1 0 8 1
pintype=out
}
P 1600 3500 1300 3500 1 0 0
{
T 1400 3550 5 8 1 1 0 0 1
pinnumber=14
T 1400 3450 5 8 0 1 0 2 1
pinseq=13
T 1250 3500 9 8 1 1 0 6 1
pinlabel=Q1
T 1250 3500 5 8 0 1 0 8 1
pintype=out
}
P 1600 3900 1300 3900 1 0 0
{
T 1400 3950 5 8 1 1 0 0 1
pinnumber=15
T 1400 3850 5 8 0 1 0 2 1
pinseq=14
T 1250 3900 9 8 1 1 0 6 1
pinlabel=Q0
T 1250 3900 5 8 0 1 0 8 1
pintype=out
}
B 300 300 1000 4000 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 2000 750 5 10 0 0 0 0 1
description=4-bit universal shift register
T 2000 1750 5 10 0 0 0 0 1
numslots=0
T 300 50 9 10 1 0 0 0 1
40195
