Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/SoftWares/Vivado/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot divider_pipe_test_behav xil_defaultlib.divider_pipe_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i' [E:/Projects/Architecture_Learn/Vivado_exercise/MIPS/Lab1 baseComponent/base_component.srcs/sources_1/new/dividerpipe_top.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'i' [E:/Projects/Architecture_Learn/Vivado_exercise/MIPS/Lab1 baseComponent/base_component.srcs/sources_1/new/dividerpipe_top.v:54]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dividerpipe_design
Compiling module xil_defaultlib.dividerpipe_top_default
Compiling module xil_defaultlib.divider_pipe_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot divider_pipe_test_behav
