

================================================================
== Vivado HLS Report for 'fir_hls'
================================================================
* Date:           Tue Dec  8 13:16:25 2020

* Version:        2019.1.2 (Build 2614775 on Fri Aug 09 16:45:44 MDT 2019)
* Project:        fir_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.695|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4004|  4004|  4004|  4004|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |           |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+------+------+----------+-----------+-----------+------+----------+
        |- in_loop  |  4002|  4002|         4|          1|          1|  4000|    yes   |
        +-----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 
4 --> 5 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %x_V), !map !33"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y), !map !39"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @fir_hls_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %y, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [fir_hls/fir_hls.cpp:7]   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %x_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)" [fir_hls/fir_hls.cpp:8]   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [fir_hls/fir_hls.cpp:9]   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "br label %1" [fir_hls/fir_hls.cpp:17]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 6.32>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%shift_reg_V_30_0 = phi i8 [ 0, %0 ], [ %shift_reg_30_V, %in_loop ]"   --->   Operation 14 'phi' 'shift_reg_V_30_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shift_reg_30_V = phi i8 [ 0, %0 ], [ %shift_reg_29_V, %in_loop ]"   --->   Operation 15 'phi' 'shift_reg_30_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%shift_reg_29_V = phi i8 [ 0, %0 ], [ %shift_reg_28_V, %in_loop ]"   --->   Operation 16 'phi' 'shift_reg_29_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%shift_reg_28_V = phi i8 [ 0, %0 ], [ %shift_reg_27_V, %in_loop ]"   --->   Operation 17 'phi' 'shift_reg_28_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%shift_reg_27_V = phi i8 [ 0, %0 ], [ %shift_reg_26_V, %in_loop ]"   --->   Operation 18 'phi' 'shift_reg_27_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shift_reg_26_V = phi i8 [ 0, %0 ], [ %shift_reg_25_V, %in_loop ]"   --->   Operation 19 'phi' 'shift_reg_26_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%shift_reg_25_V = phi i8 [ 0, %0 ], [ %shift_reg_24_V, %in_loop ]"   --->   Operation 20 'phi' 'shift_reg_25_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shift_reg_24_V = phi i8 [ 0, %0 ], [ %shift_reg_23_V, %in_loop ]"   --->   Operation 21 'phi' 'shift_reg_24_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%shift_reg_23_V = phi i8 [ 0, %0 ], [ %shift_reg_22_V, %in_loop ]"   --->   Operation 22 'phi' 'shift_reg_23_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%shift_reg_22_V = phi i8 [ 0, %0 ], [ %shift_reg_21_V, %in_loop ]"   --->   Operation 23 'phi' 'shift_reg_22_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%shift_reg_21_V = phi i8 [ 0, %0 ], [ %shift_reg_20_V, %in_loop ]"   --->   Operation 24 'phi' 'shift_reg_21_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shift_reg_20_V = phi i8 [ 0, %0 ], [ %shift_reg_19_V, %in_loop ]"   --->   Operation 25 'phi' 'shift_reg_20_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%shift_reg_19_V = phi i8 [ 0, %0 ], [ %shift_reg_18_V, %in_loop ]"   --->   Operation 26 'phi' 'shift_reg_19_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shift_reg_18_V = phi i8 [ 0, %0 ], [ %shift_reg_17_V, %in_loop ]"   --->   Operation 27 'phi' 'shift_reg_18_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shift_reg_17_V = phi i8 [ 0, %0 ], [ %shift_reg_16_V, %in_loop ]"   --->   Operation 28 'phi' 'shift_reg_17_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_16_V = phi i8 [ 0, %0 ], [ %shift_reg_15_V, %in_loop ]"   --->   Operation 29 'phi' 'shift_reg_16_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%shift_reg_15_V = phi i8 [ 0, %0 ], [ %shift_reg_14_V, %in_loop ]"   --->   Operation 30 'phi' 'shift_reg_15_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%shift_reg_14_V = phi i8 [ 0, %0 ], [ %shift_reg_13_V, %in_loop ]"   --->   Operation 31 'phi' 'shift_reg_14_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%shift_reg_13_V = phi i8 [ 0, %0 ], [ %shift_reg_12_V, %in_loop ]"   --->   Operation 32 'phi' 'shift_reg_13_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%shift_reg_12_V = phi i8 [ 0, %0 ], [ %shift_reg_11_V, %in_loop ]"   --->   Operation 33 'phi' 'shift_reg_12_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%shift_reg_11_V = phi i8 [ 0, %0 ], [ %shift_reg_10_V, %in_loop ]"   --->   Operation 34 'phi' 'shift_reg_11_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shift_reg_10_V = phi i8 [ 0, %0 ], [ %shift_reg_9_V, %in_loop ]"   --->   Operation 35 'phi' 'shift_reg_10_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shift_reg_9_V = phi i8 [ 0, %0 ], [ %shift_reg_8_V, %in_loop ]"   --->   Operation 36 'phi' 'shift_reg_9_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%shift_reg_8_V = phi i8 [ 0, %0 ], [ %shift_reg_7_V, %in_loop ]"   --->   Operation 37 'phi' 'shift_reg_8_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%shift_reg_7_V = phi i8 [ 0, %0 ], [ %shift_reg_6_V, %in_loop ]"   --->   Operation 38 'phi' 'shift_reg_7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%shift_reg_6_V = phi i8 [ 0, %0 ], [ %shift_reg_5_V, %in_loop ]"   --->   Operation 39 'phi' 'shift_reg_6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%shift_reg_5_V = phi i8 [ 0, %0 ], [ %shift_reg_4_V, %in_loop ]"   --->   Operation 40 'phi' 'shift_reg_5_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%shift_reg_4_V = phi i8 [ 0, %0 ], [ %shift_reg_3_V, %in_loop ]"   --->   Operation 41 'phi' 'shift_reg_4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shift_reg_3_V = phi i8 [ 0, %0 ], [ %shift_reg_2_V, %in_loop ]"   --->   Operation 42 'phi' 'shift_reg_3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shift_reg_2_V = phi i8 [ 0, %0 ], [ %shift_reg_1_V, %in_loop ]"   --->   Operation 43 'phi' 'shift_reg_2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shift_reg_1_V = phi i8 [ 0, %0 ], [ %shift_reg_0_V, %in_loop ]"   --->   Operation 44 'phi' 'shift_reg_1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_0 = phi i12 [ 0, %0 ], [ %i, %in_loop ]"   --->   Operation 45 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.82ns)   --->   "%icmp_ln17 = icmp eq i12 %i_0, -96" [fir_hls/fir_hls.cpp:17]   --->   Operation 46 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4000, i64 4000, i64 4000)"   --->   Operation 47 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.54ns)   --->   "%i = add i12 %i_0, 1" [fir_hls/fir_hls.cpp:17]   --->   Operation 48 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %2, label %in_loop" [fir_hls/fir_hls.cpp:17]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%shift_reg_0_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %x_V)" [fir_hls/fir_hls.cpp:26]   --->   Operation 50 'read' 'shift_reg_0_V' <Predicate = (!icmp_ln17)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln215 = sext i8 %shift_reg_1_V to i17" [fir_hls/fir_hls.cpp:30]   --->   Operation 51 'sext' 'sext_ln215' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (3.78ns)   --->   "%mul_ln215 = mul i17 %sext_ln215, -282" [fir_hls/fir_hls.cpp:30]   --->   Operation 52 'mul' 'mul_ln215' <Predicate = (!icmp_ln17)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln1352_2 = sext i8 %shift_reg_3_V to i19" [fir_hls/fir_hls.cpp:30]   --->   Operation 53 'sext' 'sext_ln1352_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1352_2 = mul i19 %sext_ln1352_2, -597" [fir_hls/fir_hls.cpp:30]   --->   Operation 54 'mul' 'mul_ln1352_2' <Predicate = (!icmp_ln17)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1352_4 = sext i8 %shift_reg_5_V to i19" [fir_hls/fir_hls.cpp:30]   --->   Operation 55 'sext' 'sext_ln1352_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1352_4 = mul i19 %sext_ln1352_4, -659" [fir_hls/fir_hls.cpp:30]   --->   Operation 56 'mul' 'mul_ln1352_4' <Predicate = (!icmp_ln17)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1352_6 = sext i8 %shift_reg_9_V to i20" [fir_hls/fir_hls.cpp:30]   --->   Operation 57 'sext' 'sext_ln1352_6' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1352_6 = mul i20 %sext_ln1352_6, 1680" [fir_hls/fir_hls.cpp:30]   --->   Operation 58 'mul' 'mul_ln1352_6' <Predicate = (!icmp_ln17)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1352_9 = sext i8 %shift_reg_13_V to i22" [fir_hls/fir_hls.cpp:30]   --->   Operation 59 'sext' 'sext_ln1352_9' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1352_9 = mul i22 %sext_ln1352_9, 6425" [fir_hls/fir_hls.cpp:30]   --->   Operation 60 'mul' 'mul_ln1352_9' <Predicate = (!icmp_ln17)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1352_11 = sext i8 %shift_reg_15_V to i22" [fir_hls/fir_hls.cpp:30]   --->   Operation 61 'sext' 'sext_ln1352_11' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1352_11 = mul i22 %sext_ln1352_11, 7666" [fir_hls/fir_hls.cpp:30]   --->   Operation 62 'mul' 'mul_ln1352_11' <Predicate = (!icmp_ln17)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1352_13 = sext i8 %shift_reg_17_V to i22" [fir_hls/fir_hls.cpp:30]   --->   Operation 63 'sext' 'sext_ln1352_13' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1352_13 = mul i22 %sext_ln1352_13, 7234" [fir_hls/fir_hls.cpp:30]   --->   Operation 64 'mul' 'mul_ln1352_13' <Predicate = (!icmp_ln17)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1352_15 = sext i8 %shift_reg_19_V to i22" [fir_hls/fir_hls.cpp:30]   --->   Operation 65 'sext' 'sext_ln1352_15' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1352_15 = mul i22 %sext_ln1352_15, 5337" [fir_hls/fir_hls.cpp:30]   --->   Operation 66 'mul' 'mul_ln1352_15' <Predicate = (!icmp_ln17)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1352_17 = sext i8 %shift_reg_22_V to i20" [fir_hls/fir_hls.cpp:30]   --->   Operation 67 'sext' 'sext_ln1352_17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1352_17 = mul i20 %sext_ln1352_17, 1680" [fir_hls/fir_hls.cpp:30]   --->   Operation 68 'mul' 'mul_ln1352_17' <Predicate = (!icmp_ln17)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1352_20 = sext i8 %shift_reg_27_V to i19" [fir_hls/fir_hls.cpp:30]   --->   Operation 69 'sext' 'sext_ln1352_20' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1352_20 = mul i19 %sext_ln1352_20, -689" [fir_hls/fir_hls.cpp:30]   --->   Operation 70 'mul' 'mul_ln1352_20' <Predicate = (!icmp_ln17)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1352_21 = sext i8 %shift_reg_28_V to i19" [fir_hls/fir_hls.cpp:30]   --->   Operation 71 'sext' 'sext_ln1352_21' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln1352_21 = mul i19 %sext_ln1352_21, -597" [fir_hls/fir_hls.cpp:30]   --->   Operation 72 'mul' 'mul_ln1352_21' <Predicate = (!icmp_ln17)> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln215_11 = sext i8 %shift_reg_30_V to i17" [fir_hls/fir_hls.cpp:30]   --->   Operation 73 'sext' 'sext_ln215_11' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (2.82ns) (grouped into DSP with root node add_ln30_26)   --->   "%mul_ln215_3 = mul i17 %sext_ln215_11, -282" [fir_hls/fir_hls.cpp:30]   --->   Operation 74 'mul' 'mul_ln215_3' <Predicate = (!icmp_ln17)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1352_23 = sext i8 %shift_reg_V_30_0 to i17" [fir_hls/fir_hls.cpp:30]   --->   Operation 75 'sext' 'sext_ln1352_23' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (3.59ns)   --->   "%mul_ln1352_23 = mul i17 %sext_ln1352_23, -178" [fir_hls/fir_hls.cpp:30]   --->   Operation 76 'mul' 'mul_ln1352_23' <Predicate = (!icmp_ln17)> <Delay = 3.59> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.59> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln30_26 = add i17 %mul_ln1352_23, %mul_ln215_3" [fir_hls/fir_hls.cpp:30]   --->   Operation 77 'add' 'add_ln30_26' <Predicate = (!icmp_ln17)> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 8.69>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1352 = sext i8 %shift_reg_0_V to i17" [fir_hls/fir_hls.cpp:30]   --->   Operation 78 'sext' 'sext_ln1352' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (2.82ns) (grouped into DSP with root node add_ln30)   --->   "%mul_ln1352 = mul i17 %sext_ln1352, -178" [fir_hls/fir_hls.cpp:30]   --->   Operation 79 'mul' 'mul_ln1352' <Predicate = (!icmp_ln17)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1352_1 = sext i8 %shift_reg_2_V to i18" [fir_hls/fir_hls.cpp:30]   --->   Operation 80 'sext' 'sext_ln1352_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (2.82ns) (grouped into DSP with root node add_ln30_1)   --->   "%mul_ln1352_1 = mul i18 %sext_ln1352_1, -444" [fir_hls/fir_hls.cpp:30]   --->   Operation 81 'mul' 'mul_ln1352_1' <Predicate = (!icmp_ln17)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into DSP with root node add_ln30_1)   --->   "%sext_ln215_1 = sext i18 %mul_ln1352_1 to i19" [fir_hls/fir_hls.cpp:30]   --->   Operation 82 'sext' 'sext_ln215_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1352_3 = sext i8 %shift_reg_4_V to i19" [fir_hls/fir_hls.cpp:30]   --->   Operation 83 'sext' 'sext_ln1352_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (2.82ns) (grouped into DSP with root node add_ln30_3)   --->   "%mul_ln1352_3 = mul i19 %sext_ln1352_3, -689" [fir_hls/fir_hls.cpp:30]   --->   Operation 84 'mul' 'mul_ln1352_3' <Predicate = (!icmp_ln17)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln215_2 = sext i8 %shift_reg_6_V to i17" [fir_hls/fir_hls.cpp:30]   --->   Operation 85 'sext' 'sext_ln215_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (2.82ns) (grouped into DSP with root node add_ln30_4)   --->   "%mul_ln215_1 = mul i17 %sext_ln215_2, -443" [fir_hls/fir_hls.cpp:30]   --->   Operation 86 'mul' 'mul_ln215_1' <Predicate = (!icmp_ln17)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %shift_reg_7_V, i3 0)" [fir_hls/fir_hls.cpp:30]   --->   Operation 87 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln215_3 = sext i11 %shl_ln to i17" [fir_hls/fir_hls.cpp:30]   --->   Operation 88 'sext' 'sext_ln215_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1352_5 = sext i8 %shift_reg_8_V to i19" [fir_hls/fir_hls.cpp:30]   --->   Operation 89 'sext' 'sext_ln1352_5' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (2.82ns) (grouped into DSP with root node add_ln30_7)   --->   "%mul_ln1352_5 = mul i19 %sext_ln1352_5, 720" [fir_hls/fir_hls.cpp:30]   --->   Operation 90 'mul' 'mul_ln1352_5' <Predicate = (!icmp_ln17)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into DSP with root node add_ln30_7)   --->   "%sext_ln215_4 = sext i19 %mul_ln1352_5 to i20" [fir_hls/fir_hls.cpp:30]   --->   Operation 91 'sext' 'sext_ln215_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1352_7 = sext i8 %shift_reg_10_V to i21" [fir_hls/fir_hls.cpp:30]   --->   Operation 92 'sext' 'sext_ln1352_7' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (2.82ns) (grouped into DSP with root node add_ln30_8)   --->   "%mul_ln1352_7 = mul i21 %sext_ln1352_7, 2837" [fir_hls/fir_hls.cpp:30]   --->   Operation 93 'mul' 'mul_ln1352_7' <Predicate = (!icmp_ln17)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln1352_1 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %shift_reg_11_V, i12 0)" [fir_hls/fir_hls.cpp:30]   --->   Operation 94 'bitconcatenate' 'shl_ln1352_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln215_5 = sext i20 %shl_ln1352_1 to i21" [fir_hls/fir_hls.cpp:30]   --->   Operation 95 'sext' 'sext_ln215_5' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1352_8 = sext i8 %shift_reg_12_V to i22" [fir_hls/fir_hls.cpp:30]   --->   Operation 96 'sext' 'sext_ln1352_8' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (2.82ns) (grouped into DSP with root node add_ln30_10)   --->   "%mul_ln1352_8 = mul i22 %sext_ln1352_8, 5337" [fir_hls/fir_hls.cpp:30]   --->   Operation 97 'mul' 'mul_ln1352_8' <Predicate = (!icmp_ln17)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln1352_10 = sext i8 %shift_reg_14_V to i22" [fir_hls/fir_hls.cpp:30]   --->   Operation 98 'sext' 'sext_ln1352_10' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (2.82ns) (grouped into DSP with root node add_ln30_11)   --->   "%mul_ln1352_10 = mul i22 %sext_ln1352_10, 7234" [fir_hls/fir_hls.cpp:30]   --->   Operation 99 'mul' 'mul_ln1352_10' <Predicate = (!icmp_ln17)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln1352_12 = sext i8 %shift_reg_16_V to i22" [fir_hls/fir_hls.cpp:30]   --->   Operation 100 'sext' 'sext_ln1352_12' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (2.82ns) (grouped into DSP with root node add_ln30_15)   --->   "%mul_ln1352_12 = mul i22 %sext_ln1352_12, 7666" [fir_hls/fir_hls.cpp:30]   --->   Operation 101 'mul' 'mul_ln1352_12' <Predicate = (!icmp_ln17)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln1352_14 = sext i8 %shift_reg_18_V to i22" [fir_hls/fir_hls.cpp:30]   --->   Operation 102 'sext' 'sext_ln1352_14' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (2.82ns) (grouped into DSP with root node add_ln30_16)   --->   "%mul_ln1352_14 = mul i22 %sext_ln1352_14, 6425" [fir_hls/fir_hls.cpp:30]   --->   Operation 103 'mul' 'mul_ln1352_14' <Predicate = (!icmp_ln17)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%shl_ln1352_2 = call i20 @_ssdm_op_BitConcatenate.i20.i8.i12(i8 %shift_reg_20_V, i12 0)" [fir_hls/fir_hls.cpp:30]   --->   Operation 104 'bitconcatenate' 'shl_ln1352_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln215_6 = sext i20 %shl_ln1352_2 to i21" [fir_hls/fir_hls.cpp:30]   --->   Operation 105 'sext' 'sext_ln215_6' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1352_16 = sext i8 %shift_reg_21_V to i21" [fir_hls/fir_hls.cpp:30]   --->   Operation 106 'sext' 'sext_ln1352_16' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (2.82ns) (grouped into DSP with root node add_ln30_18)   --->   "%mul_ln1352_16 = mul i21 %sext_ln1352_16, 2837" [fir_hls/fir_hls.cpp:30]   --->   Operation 107 'mul' 'mul_ln1352_16' <Predicate = (!icmp_ln17)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1352_18 = sext i8 %shift_reg_23_V to i19" [fir_hls/fir_hls.cpp:30]   --->   Operation 108 'sext' 'sext_ln1352_18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (2.82ns) (grouped into DSP with root node add_ln30_19)   --->   "%mul_ln1352_18 = mul i19 %sext_ln1352_18, 720" [fir_hls/fir_hls.cpp:30]   --->   Operation 109 'mul' 'mul_ln1352_18' <Predicate = (!icmp_ln17)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 110 [1/1] (0.00ns) (grouped into DSP with root node add_ln30_19)   --->   "%sext_ln215_7 = sext i19 %mul_ln1352_18 to i20" [fir_hls/fir_hls.cpp:30]   --->   Operation 110 'sext' 'sext_ln215_7' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln1352_3 = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %shift_reg_24_V, i3 0)" [fir_hls/fir_hls.cpp:30]   --->   Operation 111 'bitconcatenate' 'shl_ln1352_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln215_8 = sext i11 %shl_ln1352_3 to i17" [fir_hls/fir_hls.cpp:30]   --->   Operation 112 'sext' 'sext_ln215_8' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln215_9 = sext i8 %shift_reg_25_V to i17" [fir_hls/fir_hls.cpp:30]   --->   Operation 113 'sext' 'sext_ln215_9' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (2.82ns) (grouped into DSP with root node add_ln30_22)   --->   "%mul_ln215_2 = mul i17 %sext_ln215_9, -443" [fir_hls/fir_hls.cpp:30]   --->   Operation 114 'mul' 'mul_ln215_2' <Predicate = (!icmp_ln17)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln1352_19 = sext i8 %shift_reg_26_V to i19" [fir_hls/fir_hls.cpp:30]   --->   Operation 115 'sext' 'sext_ln1352_19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (2.82ns) (grouped into DSP with root node add_ln30_23)   --->   "%mul_ln1352_19 = mul i19 %sext_ln1352_19, -659" [fir_hls/fir_hls.cpp:30]   --->   Operation 116 'mul' 'mul_ln1352_19' <Predicate = (!icmp_ln17)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1352_22 = sext i8 %shift_reg_29_V to i18" [fir_hls/fir_hls.cpp:30]   --->   Operation 117 'sext' 'sext_ln1352_22' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (2.82ns) (grouped into DSP with root node add_ln30_25)   --->   "%mul_ln1352_22 = mul i18 %sext_ln1352_22, -444" [fir_hls/fir_hls.cpp:30]   --->   Operation 118 'mul' 'mul_ln1352_22' <Predicate = (!icmp_ln17)> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 119 [1/1] (0.00ns) (grouped into DSP with root node add_ln30_25)   --->   "%sext_ln215_10 = sext i18 %mul_ln1352_22 to i19" [fir_hls/fir_hls.cpp:30]   --->   Operation 119 'sext' 'sext_ln215_10' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln30 = add i17 %mul_ln215, %mul_ln1352" [fir_hls/fir_hls.cpp:30]   --->   Operation 120 'add' 'add_ln30' <Predicate = (!icmp_ln17)> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i17 %add_ln30 to i19" [fir_hls/fir_hls.cpp:30]   --->   Operation 121 'sext' 'sext_ln30' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln30_1 = add i19 %mul_ln1352_2, %sext_ln215_1" [fir_hls/fir_hls.cpp:30]   --->   Operation 122 'add' 'add_ln30_1' <Predicate = (!icmp_ln17)> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 123 [1/1] (1.57ns)   --->   "%add_ln30_2 = add i19 %sext_ln30, %add_ln30_1" [fir_hls/fir_hls.cpp:30]   --->   Operation 123 'add' 'add_ln30_2' <Predicate = (!icmp_ln17)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln30_1 = sext i19 %add_ln30_2 to i20" [fir_hls/fir_hls.cpp:30]   --->   Operation 124 'sext' 'sext_ln30_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln30_3 = add i19 %mul_ln1352_4, %mul_ln1352_3" [fir_hls/fir_hls.cpp:30]   --->   Operation 125 'add' 'add_ln30_3' <Predicate = (!icmp_ln17)> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln30_4 = add i17 %sext_ln215_3, %mul_ln215_1" [fir_hls/fir_hls.cpp:30]   --->   Operation 126 'add' 'add_ln30_4' <Predicate = (!icmp_ln17)> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln30_2 = sext i17 %add_ln30_4 to i19" [fir_hls/fir_hls.cpp:30]   --->   Operation 127 'sext' 'sext_ln30_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (1.57ns)   --->   "%add_ln30_5 = add i19 %add_ln30_3, %sext_ln30_2" [fir_hls/fir_hls.cpp:30]   --->   Operation 128 'add' 'add_ln30_5' <Predicate = (!icmp_ln17)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln30_3 = sext i19 %add_ln30_5 to i20" [fir_hls/fir_hls.cpp:30]   --->   Operation 129 'sext' 'sext_ln30_3' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (1.57ns)   --->   "%add_ln30_6 = add i20 %sext_ln30_1, %sext_ln30_3" [fir_hls/fir_hls.cpp:30]   --->   Operation 130 'add' 'add_ln30_6' <Predicate = (!icmp_ln17)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln30_7 = add i20 %mul_ln1352_6, %sext_ln215_4" [fir_hls/fir_hls.cpp:30]   --->   Operation 131 'add' 'add_ln30_7' <Predicate = (!icmp_ln17)> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln30_5 = sext i20 %add_ln30_7 to i22" [fir_hls/fir_hls.cpp:30]   --->   Operation 132 'sext' 'sext_ln30_5' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln30_8 = add i21 %sext_ln215_5, %mul_ln1352_7" [fir_hls/fir_hls.cpp:30]   --->   Operation 133 'add' 'add_ln30_8' <Predicate = (!icmp_ln17)> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln30_6 = sext i21 %add_ln30_8 to i22" [fir_hls/fir_hls.cpp:30]   --->   Operation 134 'sext' 'sext_ln30_6' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (1.60ns)   --->   "%add_ln30_9 = add i22 %sext_ln30_5, %sext_ln30_6" [fir_hls/fir_hls.cpp:30]   --->   Operation 135 'add' 'add_ln30_9' <Predicate = (!icmp_ln17)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln30_10 = add i22 %mul_ln1352_9, %mul_ln1352_8" [fir_hls/fir_hls.cpp:30]   --->   Operation 136 'add' 'add_ln30_10' <Predicate = (!icmp_ln17)> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln30_8 = sext i22 %add_ln30_10 to i23" [fir_hls/fir_hls.cpp:30]   --->   Operation 137 'sext' 'sext_ln30_8' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln30_11 = add i22 %mul_ln1352_11, %mul_ln1352_10" [fir_hls/fir_hls.cpp:30]   --->   Operation 138 'add' 'add_ln30_11' <Predicate = (!icmp_ln17)> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln30_9 = sext i22 %add_ln30_11 to i23" [fir_hls/fir_hls.cpp:30]   --->   Operation 139 'sext' 'sext_ln30_9' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (1.63ns)   --->   "%add_ln30_12 = add i23 %sext_ln30_8, %sext_ln30_9" [fir_hls/fir_hls.cpp:30]   --->   Operation 140 'add' 'add_ln30_12' <Predicate = (!icmp_ln17)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln30_15 = add i22 %mul_ln1352_13, %mul_ln1352_12" [fir_hls/fir_hls.cpp:30]   --->   Operation 141 'add' 'add_ln30_15' <Predicate = (!icmp_ln17)> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln30_12 = sext i22 %add_ln30_15 to i23" [fir_hls/fir_hls.cpp:30]   --->   Operation 142 'sext' 'sext_ln30_12' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln30_16 = add i22 %mul_ln1352_15, %mul_ln1352_14" [fir_hls/fir_hls.cpp:30]   --->   Operation 143 'add' 'add_ln30_16' <Predicate = (!icmp_ln17)> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln30_13 = sext i22 %add_ln30_16 to i23" [fir_hls/fir_hls.cpp:30]   --->   Operation 144 'sext' 'sext_ln30_13' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (1.63ns)   --->   "%add_ln30_17 = add i23 %sext_ln30_12, %sext_ln30_13" [fir_hls/fir_hls.cpp:30]   --->   Operation 145 'add' 'add_ln30_17' <Predicate = (!icmp_ln17)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln30_18 = add i21 %mul_ln1352_16, %sext_ln215_6" [fir_hls/fir_hls.cpp:30]   --->   Operation 146 'add' 'add_ln30_18' <Predicate = (!icmp_ln17)> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln30_15 = sext i21 %add_ln30_18 to i22" [fir_hls/fir_hls.cpp:30]   --->   Operation 147 'sext' 'sext_ln30_15' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln30_19 = add i20 %sext_ln215_7, %mul_ln1352_17" [fir_hls/fir_hls.cpp:30]   --->   Operation 148 'add' 'add_ln30_19' <Predicate = (!icmp_ln17)> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%sext_ln30_16 = sext i20 %add_ln30_19 to i22" [fir_hls/fir_hls.cpp:30]   --->   Operation 149 'sext' 'sext_ln30_16' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (1.60ns)   --->   "%add_ln30_20 = add i22 %sext_ln30_15, %sext_ln30_16" [fir_hls/fir_hls.cpp:30]   --->   Operation 150 'add' 'add_ln30_20' <Predicate = (!icmp_ln17)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln30_22 = add i17 %mul_ln215_2, %sext_ln215_8" [fir_hls/fir_hls.cpp:30]   --->   Operation 151 'add' 'add_ln30_22' <Predicate = (!icmp_ln17)> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln30_18 = sext i17 %add_ln30_22 to i19" [fir_hls/fir_hls.cpp:30]   --->   Operation 152 'sext' 'sext_ln30_18' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln30_23 = add i19 %mul_ln1352_20, %mul_ln1352_19" [fir_hls/fir_hls.cpp:30]   --->   Operation 153 'add' 'add_ln30_23' <Predicate = (!icmp_ln17)> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 154 [1/1] (1.57ns)   --->   "%add_ln30_24 = add i19 %sext_ln30_18, %add_ln30_23" [fir_hls/fir_hls.cpp:30]   --->   Operation 154 'add' 'add_ln30_24' <Predicate = (!icmp_ln17)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln30_19 = sext i19 %add_ln30_24 to i20" [fir_hls/fir_hls.cpp:30]   --->   Operation 155 'sext' 'sext_ln30_19' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln30_25 = add i19 %sext_ln215_10, %mul_ln1352_21" [fir_hls/fir_hls.cpp:30]   --->   Operation 156 'add' 'add_ln30_25' <Predicate = (!icmp_ln17)> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 5.55> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln30_20 = sext i17 %add_ln30_26 to i19" [fir_hls/fir_hls.cpp:30]   --->   Operation 157 'sext' 'sext_ln30_20' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (1.57ns)   --->   "%add_ln30_27 = add i19 %add_ln30_25, %sext_ln30_20" [fir_hls/fir_hls.cpp:30]   --->   Operation 158 'add' 'add_ln30_27' <Predicate = (!icmp_ln17)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln30_21 = sext i19 %add_ln30_27 to i20" [fir_hls/fir_hls.cpp:30]   --->   Operation 159 'sext' 'sext_ln30_21' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (1.57ns)   --->   "%add_ln30_28 = add i20 %sext_ln30_19, %sext_ln30_21" [fir_hls/fir_hls.cpp:30]   --->   Operation 160 'add' 'add_ln30_28' <Predicate = (!icmp_ln17)> <Delay = 1.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.07>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln30_4 = sext i20 %add_ln30_6 to i24" [fir_hls/fir_hls.cpp:30]   --->   Operation 161 'sext' 'sext_ln30_4' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln30_7 = sext i22 %add_ln30_9 to i24" [fir_hls/fir_hls.cpp:30]   --->   Operation 162 'sext' 'sext_ln30_7' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln30_10 = sext i23 %add_ln30_12 to i24" [fir_hls/fir_hls.cpp:30]   --->   Operation 163 'sext' 'sext_ln30_10' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_13 = add i24 %sext_ln30_7, %sext_ln30_10" [fir_hls/fir_hls.cpp:30]   --->   Operation 164 'add' 'add_ln30_13' <Predicate = (!icmp_ln17)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.69> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 165 [1/1] (3.38ns) (root node of TernaryAdder)   --->   "%add_ln30_14 = add i24 %sext_ln30_4, %add_ln30_13" [fir_hls/fir_hls.cpp:30]   --->   Operation 165 'add' 'add_ln30_14' <Predicate = (!icmp_ln17)> <Delay = 3.38> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.69> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%sext_ln30_11 = sext i24 %add_ln30_14 to i25" [fir_hls/fir_hls.cpp:30]   --->   Operation 166 'sext' 'sext_ln30_11' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln30_14 = sext i23 %add_ln30_17 to i24" [fir_hls/fir_hls.cpp:30]   --->   Operation 167 'sext' 'sext_ln30_14' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln30_17 = sext i22 %add_ln30_20 to i24" [fir_hls/fir_hls.cpp:30]   --->   Operation 168 'sext' 'sext_ln30_17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln30_21 = add i24 %sext_ln30_14, %sext_ln30_17" [fir_hls/fir_hls.cpp:30]   --->   Operation 169 'add' 'add_ln30_21' <Predicate = (!icmp_ln17)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.69> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%sext_ln30_22 = sext i20 %add_ln30_28 to i24" [fir_hls/fir_hls.cpp:30]   --->   Operation 170 'sext' 'sext_ln30_22' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (3.38ns) (root node of TernaryAdder)   --->   "%add_ln30_29 = add i24 %add_ln30_21, %sext_ln30_22" [fir_hls/fir_hls.cpp:30]   --->   Operation 171 'add' 'add_ln30_29' <Predicate = (!icmp_ln17)> <Delay = 3.38> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.69> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln30_23 = sext i24 %add_ln30_29 to i25" [fir_hls/fir_hls.cpp:30]   --->   Operation 172 'sext' 'sext_ln30_23' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (1.68ns)   --->   "%add_ln30_30 = add i25 %sext_ln30_11, %sext_ln30_23" [fir_hls/fir_hls.cpp:30]   --->   Operation 173 'add' 'add_ln30_30' <Predicate = (!icmp_ln17)> <Delay = 1.68> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.68> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln30_24 = sext i25 %add_ln30_30 to i32" [fir_hls/fir_hls.cpp:30]   --->   Operation 174 'sext' 'sext_ln30_24' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_4 : Operation 175 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %y, i32 %sext_ln30_24)" [fir_hls/fir_hls.cpp:34]   --->   Operation 175 'write' <Predicate = (!icmp_ln17)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind" [fir_hls/fir_hls.cpp:17]   --->   Operation 176 'specloopname' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str4)" [fir_hls/fir_hls.cpp:17]   --->   Operation 177 'specregionbegin' 'tmp' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [fir_hls/fir_hls.cpp:18]   --->   Operation 178 'specpipeline' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 179 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %y, i32 %sext_ln30_24)" [fir_hls/fir_hls.cpp:34]   --->   Operation 179 'write' <Predicate = (!icmp_ln17)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str4, i32 %tmp)" [fir_hls/fir_hls.cpp:36]   --->   Operation 180 'specregionend' 'empty_2' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_5 : Operation 181 [1/1] (0.00ns)   --->   "br label %1" [fir_hls/fir_hls.cpp:17]   --->   Operation 181 'br' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "ret void" [fir_hls/fir_hls.cpp:38]   --->   Operation 182 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.466ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('shift_reg[30].V') with incoming values : ('shift_reg[0].V', fir_hls/fir_hls.cpp:26) [11]  (0.466 ns)

 <State 2>: 6.32ns
The critical path consists of the following:
	'phi' operation ('shift_reg[30].V') with incoming values : ('shift_reg[0].V', fir_hls/fir_hls.cpp:26) [11]  (0 ns)
	'mul' operation ('mul_ln1352_23', fir_hls/fir_hls.cpp:30) [119]  (3.59 ns)
	'add' operation of DSP[166] ('add_ln30_26', fir_hls/fir_hls.cpp:30) [166]  (2.73 ns)

 <State 3>: 8.7ns
The critical path consists of the following:
	'mul' operation of DSP[120] ('mul_ln1352', fir_hls/fir_hls.cpp:30) [53]  (2.82 ns)
	'add' operation of DSP[120] ('add_ln30', fir_hls/fir_hls.cpp:30) [120]  (2.73 ns)
	'add' operation ('add_ln30_2', fir_hls/fir_hls.cpp:30) [123]  (1.57 ns)
	'add' operation ('add_ln30_6', fir_hls/fir_hls.cpp:30) [130]  (1.57 ns)

 <State 4>: 5.07ns
The critical path consists of the following:
	'add' operation ('add_ln30_14', fir_hls/fir_hls.cpp:30) [145]  (3.39 ns)
	'add' operation ('add_ln30_30', fir_hls/fir_hls.cpp:30) [174]  (1.69 ns)

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
