INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImageRam
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeEngine
WARNING: [VRFC 10-2581] 2147483648 as 32-bit signed integer overflows, using -2147483648 instead [C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_engine.v:243]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/compute_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ComputeUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/hidden_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HiddenRam
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/seven_segment_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SegmentDisplayDriver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UartRx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/weight_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WeightRamWideL1
INFO: [VRFC 10-311] analyzing module WeightRamWideL2
INFO: [VRFC 10-311] analyzing module ShiftRam
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sim_1/new/7_segment_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module segment_display_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sim_1/new/tb_ComputeUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ComputeUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sim_1/new/tb_ComputeEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ComputeEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/UCLA-CS-m152b/FinalProject/FinalProject.srcs/sim_1/new/tb_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ComputeUnit_Verification
