Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3.1 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date         : Mon Dec 23 21:26:22 2019
| Host         : masudalab-ubuntu running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      5 |            2 |
|      6 |            1 |
|     14 |            1 |
|    16+ |            6 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             445 |          165 |
| Yes          | No                    | No                     |              74 |           18 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------+------------------------------------------------------------+------------------+----------------+
| Clock Signal |                    Enable Signal                    |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|  ap_clk      | bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/waddr |                                                            |                1 |              5 |
|  ap_clk      | bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ar_hs |                                                            |                3 |              5 |
|  ap_clk      |                                                     | bd_0_i/hls_inst/inst/ap_CS_fsm_state395                    |                3 |              6 |
|  ap_clk      | bd_0_i/hls_inst/inst/i_reg_142820                   | bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/i_reg_14282  |                4 |             14 |
|  ap_clk      | bd_0_i/hls_inst/inst/input_data_data_V_0_load_A     |                                                            |                2 |             16 |
|  ap_clk      | bd_0_i/hls_inst/inst/input_data_data_V_0_load_B     |                                                            |                4 |             16 |
|  ap_clk      | bd_0_i/hls_inst/inst/output_data_data_V_1_load_A    |                                                            |                4 |             16 |
|  ap_clk      | bd_0_i/hls_inst/inst/output_data_data_V_1_load_B    |                                                            |                4 |             16 |
|  ap_clk      |                                                     |                                                            |               10 |             21 |
|  ap_clk      |                                                     | bd_0_i/hls_inst/inst/network_AXILiteS_s_axi_U/ap_rst_n_inv |              162 |            439 |
+--------------+-----------------------------------------------------+------------------------------------------------------------+------------------+----------------+


