{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "from myhdl import *\n",
    "\n",
    "from src.utils import IQdata, RTLblocks"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "127.0\n",
      "-128.0\n",
      "7.8125\n",
      "-8.0\n"
     ]
    }
   ],
   "source": [
    "# CMult test\n",
    "dWbits = 8\n",
    "dW = 2**(dWbits - 1)\n",
    "shOut = 4 # 2nd input has format (8, 4)\n",
    "N = 100\n",
    "din1 = 2**dWbits * ((np.random.rand(N) - .5) + 1j*(np.random.rand(N) - .5))\n",
    "din1 = np.floor(din1.real) + 1j*np.floor(din1.imag)\n",
    "din2 = 2**dWbits * ((np.random.rand(N) - .5) + 1j*(np.random.rand(N) - .5))\n",
    "din2 = np.floor(din2.real) + 1j*np.floor(din2.imag)\n",
    "din2 /= 2**shOut\n",
    "print(np.max(din1.real))\n",
    "print(np.min(din1.real))\n",
    "print(np.max(din2.imag))\n",
    "print(np.min(din2.imag))\n",
    "res = din1 * din2\n",
    "res = np.floor(res.real) + 1j* np.floor(res.imag)\n",
    "\n",
    "delayRTL = 4"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      " **** Test passed **** \n"
     ]
    }
   ],
   "source": [
    "rtlOut = np.array([], dtype=complex)\n",
    "\n",
    "@block\n",
    "def testbench(autoCheck=True):\n",
    "    period = 10\n",
    "    \n",
    "    i_clk = Signal(bool(0))\n",
    "    i_rst = ResetSignal(0, active=bool(1), isasync=False)\n",
    "    i_d1 = IQdata(dWbits)\n",
    "    i_d2 = IQdata(dWbits)\n",
    "    i_dv = Signal(bool(0))\n",
    "    o_d = IQdata(2*dWbits - shOut)\n",
    "    o_dv = Signal(bool(0))\n",
    "\n",
    "    dut = RTLblocks.CMult(i_clk, i_rst, i_d1, i_d2, i_dv, o_d, o_dv, shOut)\n",
    "    \n",
    "    @always(delay(int(period // 2)))\n",
    "    def clk_gen():\n",
    "        i_clk.next = not i_clk\n",
    "        \n",
    "    @instance\n",
    "    def stim():\n",
    "        yield i_clk.posedge\n",
    "        i_rst.next = bool(1)\n",
    "        for _ in range(3):\n",
    "            yield i_clk.posedge\n",
    "        i_rst.next = bool(0)\n",
    "        yield i_clk.negedge\n",
    "        nTicks = 0\n",
    "        refPnt = 0\n",
    "        global rtlOut\n",
    "        i_dv.next = bool(1)\n",
    "        for d1, d2 in zip(din1, din2):\n",
    "            i_d1.I.next = int(d1.real)\n",
    "            i_d1.Q.next = int(d1.imag)\n",
    "            i_d2.I.next = int(d2.real * 2**shOut)\n",
    "            i_d2.Q.next = int(d2.imag * 2**shOut)\n",
    "            if o_dv:\n",
    "                rtlOut = np.append(rtlOut, int(o_d.I.val) + 1j*int(o_d.Q.val))\n",
    "                if nTicks < delayRTL-1:\n",
    "                    nTicks += 1\n",
    "                else:\n",
    "                    if autoCheck:\n",
    "                        assert (int(o_d.I.val) == res[refPnt].real) and \\\n",
    "                            (int(o_d.Q.val) == res[refPnt].imag), (f\"Reference and output \" +\n",
    "                                f\"mismatch: {int(o_d.I.val)} + 1j*{int(o_d.Q.val)} != {res[refPnt]}\")\n",
    "                        refPnt += 1\n",
    "            yield i_clk.negedge\n",
    "        i_dv.next = bool(0)\n",
    "        print(' **** Test passed **** ')\n",
    "        raise StopSimulation\n",
    "                \n",
    "    return instances()\n",
    "\n",
    "tb = testbench(autoCheck=True)\n",
    "tb.config_sim(trace=False)\n",
    "tb.run_sim()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "-- File: ./vhdl\\CMult.vhd\n",
      "-- Generated by MyHDL 0.11\n",
      "-- Date: Thu Jun 13 16:56:27 2019\n",
      "\n",
      "\n",
      "library IEEE;\n",
      "use IEEE.std_logic_1164.all;\n",
      "use IEEE.numeric_std.all;\n",
      "use std.textio.all;\n",
      "\n",
      "use work.pck_myhdl_011.all;\n",
      "\n",
      "entity CMult is\n",
      "    port (\n",
      "        i_clk: in std_logic;\n",
      "        i_rst: in std_logic;\n",
      "        i_dv: in std_logic;\n",
      "        o_dv: out std_logic;\n",
      "        i_d1_I: in signed (7 downto 0);\n",
      "        i_d1_Q: in signed (7 downto 0);\n",
      "        i_d2_I: in signed (7 downto 0);\n",
      "        i_d2_Q: in signed (7 downto 0);\n",
      "        o_d_I: out signed (11 downto 0);\n",
      "        o_d_Q: out signed (11 downto 0)\n",
      "    );\n",
      "end entity CMult;\n",
      "-- Complex multiplication block using Karatsuba algorithm (consume three multipliers and 5 adders)\n",
      "-- ~~~~ input ports ~~~~\n",
      "-- :param i_clk: clock;\n",
      "-- :param i_rst: synchronous reset;\n",
      "-- :param i_d1: input data 1, IQdata();\n",
      "-- :param i_d2: input data 2, IQdata();\n",
      "-- :param i_dv: input data valid flag;\n",
      "-- ~~~~ output ports ~~~~\n",
      "-- :param o_d: output data, IQdata();\n",
      "-- :param o_dv: output data valid flag, can be set None;\n",
      "-- ~~~~ parameters ~~~~\n",
      "-- :param shOut: right-shift output - scaling by 1/2**shOut, integer\n",
      "-- :return:\n",
      "\n",
      "architecture MyHDL of CMult is\n",
      "\n",
      "\n",
      "\n",
      "signal s5: signed (17 downto 0);\n",
      "signal s4: signed (17 downto 0);\n",
      "signal s3_reg: signed (17 downto 0);\n",
      "signal s3: signed (17 downto 0);\n",
      "signal s2: signed (17 downto 0);\n",
      "signal s1: signed (17 downto 0);\n",
      "signal p3_reg: signed (17 downto 0);\n",
      "signal p3: signed (17 downto 0);\n",
      "signal p2: signed (17 downto 0);\n",
      "signal p1: signed (17 downto 0);\n",
      "signal d2Q_reg: signed (7 downto 0);\n",
      "signal d2Q: signed (7 downto 0);\n",
      "signal d2I_reg: signed (7 downto 0);\n",
      "signal d2I: signed (7 downto 0);\n",
      "signal d1Q_reg: signed (7 downto 0);\n",
      "signal d1Q: signed (7 downto 0);\n",
      "signal d1I_reg: signed (7 downto 0);\n",
      "signal d1I: signed (7 downto 0);\n",
      "\n",
      "begin\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "d1I <= i_d1_I;\n",
      "d1Q <= i_d1_Q;\n",
      "d2I <= i_d2_I;\n",
      "d2Q <= i_d2_Q;\n",
      "\n",
      "CMULT_REGS: process (i_clk) is\n",
      "begin\n",
      "    if rising_edge(i_clk) then\n",
      "        if bool(i_rst) then\n",
      "            d1I_reg <= to_signed(0, 8);\n",
      "            d1Q_reg <= to_signed(0, 8);\n",
      "            d2I_reg <= to_signed(0, 8);\n",
      "            d2Q_reg <= to_signed(0, 8);\n",
      "            s1 <= to_signed(0, 18);\n",
      "            s2 <= to_signed(0, 18);\n",
      "            p1 <= to_signed(0, 18);\n",
      "            p2 <= to_signed(0, 18);\n",
      "            p3 <= to_signed(0, 18);\n",
      "            p3_reg <= to_signed(0, 18);\n",
      "            s3 <= to_signed(0, 18);\n",
      "            s3_reg <= to_signed(0, 18);\n",
      "            s4 <= to_signed(0, 18);\n",
      "            s5 <= to_signed(0, 18);\n",
      "        else\n",
      "            if bool(i_dv) then\n",
      "                d1I_reg <= d1I;\n",
      "                d1Q_reg <= d1Q;\n",
      "                d2I_reg <= d2I;\n",
      "                d2Q_reg <= d2Q;\n",
      "                s1 <= (resize(d1I, 18) + d1Q);\n",
      "                s2 <= (resize(d2I, 18) + d2Q);\n",
      "                p1 <= (resize(d1I_reg, 10) * d2I_reg);\n",
      "                p2 <= (resize(d1Q_reg, 10) * d2Q_reg);\n",
      "                p3 <= resize(s1 * s2, 18);\n",
      "                p3_reg <= p3;\n",
      "                s3 <= (p1 - p2);\n",
      "                s3_reg <= s3;\n",
      "                s4 <= (p1 + p2);\n",
      "                s5 <= (p3_reg - s4);\n",
      "            end if;\n",
      "        end if;\n",
      "    end if;\n",
      "end process CMULT_REGS;\n",
      "\n",
      "\n",
      "o_d_I <= resize(shift_right(s3_reg, 4), 12);\n",
      "o_d_Q <= resize(shift_right(s5, 4), 12);\n",
      "\n",
      "\n",
      "o_dv <= i_dv;\n",
      "\n",
      "end architecture MyHDL;\n",
      "\n"
     ]
    }
   ],
   "source": [
    "i_clk = Signal(bool(0))\n",
    "i_rst = ResetSignal(0, active=bool(1), isasync=False)\n",
    "i_d1 = IQdata(dWbits)\n",
    "i_d2 = IQdata(dWbits)\n",
    "i_dv = Signal(bool(0))\n",
    "o_d = IQdata(2*dWbits - shOut)\n",
    "o_dv = Signal(bool(0))\n",
    "\n",
    "inst = RTLblocks.CMult(i_clk, i_rst, i_d1, i_d2, i_dv, o_d, o_dv, shOut)\n",
    "inst.convert(hdl='VHDL', path='./vhdl');\n",
    "\n",
    "with open('./vhdl/CMult.vhd') as f:\n",
    "    print(f.read())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.8"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
