
*** Running vivado
    with args -log top_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_bd_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/lqa/.Xilinx/Vivado/Vivado_init.tcl'
source top_bd_wrapper.tcl -notrace
WARNING: [Board 49-91] Board repository path '/home/lqa/Downloads/vivado-boards-master/new/board_files' does not exist, it will not be used to search board files.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lqa/Documents/swerv/swerv_eh1_core'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lqa/Tools/Vivado/2019.1/data/ip'.
Command: link_design -top top_bd_wrapper -part xc7z100ffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z100ffg900-2
INFO: [Project 1-454] Reading design checkpoint '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_axi_emc_0_0/top_bd_axi_emc_0_0.dcp' for cell 'top_bd_i/axi_emc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_axi_smc_0/top_bd_axi_smc_0.dcp' for cell 'top_bd_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_proc_sys_reset_0_0/top_bd_proc_sys_reset_0_0.dcp' for cell 'top_bd_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_processing_system7_0_0/top_bd_processing_system7_0_0.dcp' for cell 'top_bd_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/top_bd_swerv_eh1_reference_0_6.dcp' for cell 'top_bd_i/swerv_eh1_reference_0'
INFO: [Netlist 29-17] Analyzing 1575 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'top_bd_i/swerv_eh1_reference_0/reset' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'top_bd_i/swerv_eh1_reference_0/sys_clock' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_processing_system7_0_0/top_bd_processing_system7_0_0.xdc] for cell 'top_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_processing_system7_0_0/top_bd_processing_system7_0_0.xdc] for cell 'top_bd_i/processing_system7_0/inst'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_axi_emc_0_0/top_bd_axi_emc_0_0_board.xdc] for cell 'top_bd_i/axi_emc_0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_axi_emc_0_0/top_bd_axi_emc_0_0_board.xdc] for cell 'top_bd_i/axi_emc_0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_axi_emc_0_0/top_bd_axi_emc_0_0.xdc] for cell 'top_bd_i/axi_emc_0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_axi_emc_0_0/top_bd_axi_emc_0_0.xdc] for cell 'top_bd_i/axi_emc_0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_1/bd_c78a_psr_aclk_0_board.xdc] for cell 'top_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_1/bd_c78a_psr_aclk_0_board.xdc] for cell 'top_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_1/bd_c78a_psr_aclk_0.xdc] for cell 'top_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_axi_smc_0/bd_0/ip/ip_1/bd_c78a_psr_aclk_0.xdc] for cell 'top_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_proc_sys_reset_0_0/clk_and_rst_proc_sys_reset_0_0.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_proc_sys_reset_0_0/clk_and_rst_proc_sys_reset_0_0.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2641.820 ; gain = 568.867 ; free physical = 76 ; free virtual = 3055
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/clk_and_rst/ip/clk_and_rst_clk_wiz_0/clk_and_rst_clk_wiz_0.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/clk_wiz/inst'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_uartlite_0_0/axi_intc_axi_uartlite_0_0_board.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_uartlite_0_0/axi_intc_axi_uartlite_0_0_board.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_uartlite_0_0/axi_intc_axi_uartlite_0_0.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_axi_uartlite_0_0/axi_intc_axi_uartlite_0_0.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_uartlite_0/U0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_proc_sys_reset_0_0/top_bd_proc_sys_reset_0_0_board.xdc] for cell 'top_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_proc_sys_reset_0_0/top_bd_proc_sys_reset_0_0_board.xdc] for cell 'top_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_proc_sys_reset_0_0/top_bd_proc_sys_reset_0_0.xdc] for cell 'top_bd_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_proc_sys_reset_0_0/top_bd_proc_sys_reset_0_0.xdc] for cell 'top_bd_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/constrs_1/new/swerv.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location is not valid [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/constrs_1/new/swerv.xdc:12]
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/constrs_1/new/swerv.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/top_bd_swerv_eh1_reference_0_6.dcp'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_1/axi_intc_auto_cc_1_clocks.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_1/axi_intc_auto_cc_1_clocks.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_4/axi_intc_auto_cc_4_clocks.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_4/axi_intc_auto_cc_4_clocks.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_0/axi_intc_auto_cc_0_clocks.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_0/axi_intc_auto_cc_0_clocks.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_2/axi_intc_auto_cc_2_clocks.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_2/axi_intc_auto_cc_2_clocks.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst'
Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_3/axi_intc_auto_cc_3_clocks.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst'
Finished Parsing XDC File [/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.srcs/sources_1/bd/top_bd/ip/top_bd_swerv_eh1_reference_0_6/swerv_eh1_core.srcs/sources_1/bd/axi_intc/ip/axi_intc_auto_cc_3/axi_intc_auto_cc_3_clocks.xdc] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.xpm_cdc_single_inst3'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.xpm_cdc_single_inst1'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.xpm_cdc_single_inst2'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'design_1' [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
INFO: [Common 17-14] Message 'Vivado 12-3272' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/lqa/Tools/Vivado/2019.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2641.824 ; gain = 0.000 ; free physical = 98 ; free virtual = 3091
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 277 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 261 instances

119 Infos, 119 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:27 . Memory (MB): peak = 2641.824 ; gain = 1183.566 ; free physical = 97 ; free virtual = 3091
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2665.832 ; gain = 16.008 ; free physical = 69 ; free virtual = 3069

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b3a2e5be

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2665.832 ; gain = 0.000 ; free physical = 88 ; free virtual = 3022

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 12 inverter(s) to 77 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 229f8cd34

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2764.832 ; gain = 2.000 ; free physical = 89 ; free virtual = 2960
INFO: [Opt 31-389] Phase Retarget created 27 cells and removed 115 cells
INFO: [Opt 31-1021] In phase Retarget, 42 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f9b8a42c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2764.832 ; gain = 2.000 ; free physical = 87 ; free virtual = 2959
INFO: [Opt 31-389] Phase Constant propagation created 54 cells and removed 198 cells
INFO: [Opt 31-1021] In phase Constant propagation, 53 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e1c13f3c

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2764.832 ; gain = 2.000 ; free physical = 84 ; free virtual = 2957
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 2942 cells
INFO: [Opt 31-1021] In phase Sweep, 626 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e1c13f3c

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2764.832 ; gain = 2.000 ; free physical = 84 ; free virtual = 2961
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1e1c13f3c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2764.832 ; gain = 2.000 ; free physical = 84 ; free virtual = 2961
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1e1c13f3c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2764.832 ; gain = 2.000 ; free physical = 84 ; free virtual = 2961
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 111 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              27  |             115  |                                             42  |
|  Constant propagation         |              54  |             198  |                                             53  |
|  Sweep                        |               2  |            2942  |                                            626  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            111  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2764.832 ; gain = 0.000 ; free physical = 84 ; free virtual = 2962
Ending Logic Optimization Task | Checksum: 12f1aa110

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2764.832 ; gain = 2.000 ; free physical = 82 ; free virtual = 2961

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.204 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 8 BRAM(s) out of a total of 52 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 8 newly gated: 0 Total Ports: 104
Ending PowerOpt Patch Enables Task | Checksum: ebb1ad84

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3278.871 ; gain = 0.000 ; free physical = 375 ; free virtual = 2851
Ending Power Optimization Task | Checksum: ebb1ad84

Time (s): cpu = 00:00:48 ; elapsed = 00:00:35 . Memory (MB): peak = 3278.871 ; gain = 514.039 ; free physical = 399 ; free virtual = 2886

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 12f8de30a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 3278.871 ; gain = 0.000 ; free physical = 364 ; free virtual = 2888
Ending Final Cleanup Task | Checksum: 12f8de30a

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3278.871 ; gain = 0.000 ; free physical = 361 ; free virtual = 2886

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3278.871 ; gain = 0.000 ; free physical = 361 ; free virtual = 2886
Ending Netlist Obfuscation Task | Checksum: 12f8de30a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3278.871 ; gain = 0.000 ; free physical = 361 ; free virtual = 2886
INFO: [Common 17-83] Releasing license: Implementation
147 Infos, 119 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:30 ; elapsed = 00:01:53 . Memory (MB): peak = 3278.871 ; gain = 637.047 ; free physical = 357 ; free virtual = 2886
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3278.871 ; gain = 0.000 ; free physical = 354 ; free virtual = 2886
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3278.871 ; gain = 0.000 ; free physical = 235 ; free virtual = 2818
INFO: [Common 17-1381] The checkpoint '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/impl_1/top_bd_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 3278.871 ; gain = 0.000 ; free physical = 272 ; free virtual = 2852
INFO: [runtcl-4] Executing : report_drc -file top_bd_wrapper_drc_opted.rpt -pb top_bd_wrapper_drc_opted.pb -rpx top_bd_wrapper_drc_opted.rpx
Command: report_drc -file top_bd_wrapper_drc_opted.rpt -pb top_bd_wrapper_drc_opted.pb -rpx top_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/impl_1/top_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3310.887 ; gain = 32.016 ; free physical = 230 ; free virtual = 2841
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/freeff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/freeff/dout_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/freeff/dout_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/freeff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/freeff/dout_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/freeff/dout_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[24]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 186 ; free virtual = 2837
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: be333624

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 185 ; free virtual = 2837
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 185 ; free virtual = 2837

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__23' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__22' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__21' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__20' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__19' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__18' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__17' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__16' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__15' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__14' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__13' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__12' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__11' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__10' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[21]_i_1__46' is driving clock pin of 22 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__250' is driving clock pin of 43 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_data_valid_dff/dffsc/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_done_bus_dff/dffsc/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_done_dff/dffsc/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_error_dff/dffsc/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_error_dff/dffsc/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__246' is driving clock pin of 16 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[2].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[2].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[3].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__134' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__133' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__132' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__131' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__130' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__129' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__128' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__127' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[17]_i_2__29' is driving clock pin of 37 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[13] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[14] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[16]_i_1__99' is driving clock pin of 38 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/low_e3_ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[0]__1 {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[10]__1 {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[16]_i_1__52' is driving clock pin of 17 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[15]_i_2__6' is driving clock pin of 16 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[15]_i_2__5' is driving clock pin of 16 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[13] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[11] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[13]_i_2__28' is driving clock pin of 14 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[10]_i_1__21' is driving clock pin of 43 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[5] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__348' is driving clock pin of 20 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_dbg_dff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_dccm_valid_dff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_sz_dff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_sz_dff/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_write_dff/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__335' is driving clock pin of 8 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[2].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[3].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[5].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__293' is driving clock pin of 58 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[16] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__292' is driving clock pin of 76 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/WrPtrff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/WrPtrff/dffs/dout_reg[0]_rep {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/WrPtrff/dffs/dout_reg[0]_rep__0 {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/WrPtrff/dffs/dout_reg[0]_rep__1 {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/WrPtrff/dffs/dout_reg[0]_rep__2 {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__291' is driving clock pin of 2 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1_dc4_clkenff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_i0_valid_dc4ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__290' is driving clock pin of 5 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1_dc2_clkenff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_rden_dc2ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_i0_valid_dc2ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/addrcheck/is_sideeffects_dc2ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__289' is driving clock pin of 3 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1_dc1_clkenff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_i0_valid_dc1ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__288' is driving clock pin of 11 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__287' is driving clock pin of 1 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__244' is driving clock pin of 69 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__159' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__158' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__157' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__156' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__155' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way3_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__154' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way2_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__753' is driving clock pin of 19 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_byteenff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_byteenff/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_byteenff/dffs/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_byteenff/dffs/dout_reg[3] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_dualff/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__752' is driving clock pin of 7 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/dec_nonblock_load_freeze_dc3ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1_dc3_clkenff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_rden_dc3ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_i0_valid_dc3ff/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__152' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way0_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__751' is driving clock pin of 12 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc5ff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc5ff/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__153' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way1_tagvalid_dup/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dec/dout[31]_i_2__1' is driving clock pin of 137 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[3] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[4] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dec/dout[31]_i_2__0' is driving clock pin of 63 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dec/dout[31]_i_2' is driving clock pin of 63 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__24' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__25' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__26' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__27' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__28' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__29' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__30' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__31' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__32' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__33' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__34' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__35' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__4' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__5' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__6' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__7' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__8' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__9' is driving clock pin of 26 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_2__1' is driving clock pin of 224 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[26]_i_2__22' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[26]_i_2__23' is driving clock pin of 32 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[27]_i_1__4' is driving clock pin of 28 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[29]_i_1__136' is driving clock pin of 16 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2' is driving clock pin of 23 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_arready_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_arvalid_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_awready_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_awvalid_ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_bready_ff/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__20' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__21' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__22' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__23' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__24' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__25' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__26' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__27' is driving clock pin of 24 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__93' is driving clock pin of 9 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_mergeff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_sideeffectff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag0ff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag0ff/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag0ff/dffs/dout_reg[2] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__94' is driving clock pin of 224 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_szff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_szff/dffs/dout_reg[1] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_unsignff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[4].buf_writeff/dffs/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[5].buf_byteenff/dffs/dout_reg[0] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__10' is driving clock pin of 31 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[13] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[14] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[17] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__103' is driving clock pin of 164 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[4] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__104' is driving clock pin of 129 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[4] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[1] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__29' is driving clock pin of 31 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__4' is driving clock pin of 31 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__93' is driving clock pin of 31 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__2' is driving clock pin of 93 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__25' is driving clock pin of 31 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[12] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[13] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__26' is driving clock pin of 31 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[15] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[12] {FDCE}
WARNING: [Place 30-568] A LUT 'top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__27' is driving clock pin of 31 registers. This could lead to large hold time violations. First few involved registers are:
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[0] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[10] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[11] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[16] {FDCE}
	top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[12] {FDCE}
INFO: [Common 17-14] Message 'Place 30-568' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5e2bc8b8

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 79 ; free virtual = 2739

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 107be9304

Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 155 ; free virtual = 2528

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 107be9304

Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 151 ; free virtual = 2528
Phase 1 Placer Initialization | Checksum: 107be9304

Time (s): cpu = 00:00:36 ; elapsed = 00:00:36 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 146 ; free virtual = 2527

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16d2f25b6

Time (s): cpu = 00:00:45 ; elapsed = 00:00:44 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 87 ; free virtual = 2488

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 88 ; free virtual = 2484

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 18412fc3c

Time (s): cpu = 00:01:56 ; elapsed = 00:01:41 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 82 ; free virtual = 2483
Phase 2.2 Global Placement Core | Checksum: 17e8648ce

Time (s): cpu = 00:01:59 ; elapsed = 00:01:43 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 67 ; free virtual = 2473
Phase 2 Global Placement | Checksum: 17e8648ce

Time (s): cpu = 00:01:59 ; elapsed = 00:01:43 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 98 ; free virtual = 2504

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10a63a849

Time (s): cpu = 00:02:09 ; elapsed = 00:01:50 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 82 ; free virtual = 2493

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fbded3eb

Time (s): cpu = 00:02:26 ; elapsed = 00:02:02 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 94 ; free virtual = 2492

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c0893b9d

Time (s): cpu = 00:02:27 ; elapsed = 00:02:03 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 93 ; free virtual = 2491

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ec5d2c70

Time (s): cpu = 00:02:27 ; elapsed = 00:02:03 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 92 ; free virtual = 2491

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: bda9ad40

Time (s): cpu = 00:02:51 ; elapsed = 00:02:35 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 102 ; free virtual = 2443

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: fd5301cf

Time (s): cpu = 00:02:56 ; elapsed = 00:02:39 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 103 ; free virtual = 2446

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d841043d

Time (s): cpu = 00:02:56 ; elapsed = 00:02:40 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 101 ; free virtual = 2446
Phase 3 Detail Placement | Checksum: 1d841043d

Time (s): cpu = 00:02:57 ; elapsed = 00:02:40 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 101 ; free virtual = 2446

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a090134c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/FDRE_inst_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a090134c

Time (s): cpu = 00:03:21 ; elapsed = 00:03:00 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 122 ; free virtual = 2561
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.000. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2407e5163

Time (s): cpu = 00:03:52 ; elapsed = 00:03:22 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 98 ; free virtual = 2558
Phase 4.1 Post Commit Optimization | Checksum: 2407e5163

Time (s): cpu = 00:03:53 ; elapsed = 00:03:23 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 98 ; free virtual = 2558

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2407e5163

Time (s): cpu = 00:03:53 ; elapsed = 00:03:23 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 107 ; free virtual = 2568

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2407e5163

Time (s): cpu = 00:03:54 ; elapsed = 00:03:24 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 107 ; free virtual = 2569

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 107 ; free virtual = 2569
Phase 4.4 Final Placement Cleanup | Checksum: 1d59f94ca

Time (s): cpu = 00:03:54 ; elapsed = 00:03:24 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 107 ; free virtual = 2569
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d59f94ca

Time (s): cpu = 00:03:54 ; elapsed = 00:03:24 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 107 ; free virtual = 2569
Ending Placer Task | Checksum: 11325b947

Time (s): cpu = 00:03:54 ; elapsed = 00:03:24 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 107 ; free virtual = 2569
INFO: [Common 17-83] Releasing license: Implementation
176 Infos, 261 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:00 ; elapsed = 00:04:09 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 182 ; free virtual = 2650
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 179 ; free virtual = 2650
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 71 ; free virtual = 2613
INFO: [Common 17-1381] The checkpoint '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/impl_1/top_bd_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 214 ; free virtual = 2638
INFO: [runtcl-4] Executing : report_io -file top_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 167 ; free virtual = 2616
INFO: [runtcl-4] Executing : report_utilization -file top_bd_wrapper_utilization_placed.rpt -pb top_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 181 ; free virtual = 2635
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: cdc587d2 ConstDB: 0 ShapeSum: 45603175 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f51ac219

Time (s): cpu = 00:02:23 ; elapsed = 00:01:52 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 99 ; free virtual = 2417
Post Restoration Checksum: NetGraph: 22bf8511 NumContArr: d25b3d08 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f51ac219

Time (s): cpu = 00:02:24 ; elapsed = 00:01:54 . Memory (MB): peak = 3310.887 ; gain = 0.000 ; free physical = 82 ; free virtual = 2389

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f51ac219

Time (s): cpu = 00:02:25 ; elapsed = 00:01:55 . Memory (MB): peak = 3311.871 ; gain = 0.984 ; free physical = 64 ; free virtual = 2373

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f51ac219

Time (s): cpu = 00:02:25 ; elapsed = 00:01:55 . Memory (MB): peak = 3311.871 ; gain = 0.984 ; free physical = 64 ; free virtual = 2373
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 92a2b0ad

Time (s): cpu = 00:03:20 ; elapsed = 00:02:41 . Memory (MB): peak = 3416.566 ; gain = 105.680 ; free physical = 136 ; free virtual = 2381
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-1.322 | THS=-7139.050|

Phase 2 Router Initialization | Checksum: 12bed96f3

Time (s): cpu = 00:03:36 ; elapsed = 00:02:50 . Memory (MB): peak = 3416.566 ; gain = 105.680 ; free physical = 106 ; free virtual = 2371

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.402793 %
  Global Horizontal Routing Utilization  = 0.456839 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 48208
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 48207
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 1214


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fc000b9b

Time (s): cpu = 00:03:59 ; elapsed = 00:03:04 . Memory (MB): peak = 3416.566 ; gain = 105.680 ; free physical = 92 ; free virtual = 2351

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11368
 Number of Nodes with overlaps = 863
 Number of Nodes with overlaps = 451
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c2fdc037

Time (s): cpu = 00:34:06 ; elapsed = 00:20:46 . Memory (MB): peak = 3514.566 ; gain = 203.680 ; free physical = 176 ; free virtual = 2347
Phase 4 Rip-up And Reroute | Checksum: 1c2fdc037

Time (s): cpu = 00:34:06 ; elapsed = 00:20:47 . Memory (MB): peak = 3514.566 ; gain = 203.680 ; free physical = 175 ; free virtual = 2347

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 21f8915ab

Time (s): cpu = 00:34:13 ; elapsed = 00:20:52 . Memory (MB): peak = 3514.566 ; gain = 203.680 ; free physical = 156 ; free virtual = 2349
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 21f8915ab

Time (s): cpu = 00:34:13 ; elapsed = 00:20:52 . Memory (MB): peak = 3514.566 ; gain = 203.680 ; free physical = 157 ; free virtual = 2349

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 21f8915ab

Time (s): cpu = 00:34:13 ; elapsed = 00:20:52 . Memory (MB): peak = 3514.566 ; gain = 203.680 ; free physical = 157 ; free virtual = 2349
Phase 5 Delay and Skew Optimization | Checksum: 21f8915ab

Time (s): cpu = 00:34:14 ; elapsed = 00:20:53 . Memory (MB): peak = 3514.566 ; gain = 203.680 ; free physical = 157 ; free virtual = 2350

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 287a64ce8

Time (s): cpu = 00:34:26 ; elapsed = 00:21:01 . Memory (MB): peak = 3514.566 ; gain = 203.680 ; free physical = 156 ; free virtual = 2350
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.000  | TNS=0.000  | WHS=-0.009 | THS=-0.013 |

Phase 6.1 Hold Fix Iter | Checksum: 122309b24

Time (s): cpu = 00:34:26 ; elapsed = 00:21:02 . Memory (MB): peak = 3514.566 ; gain = 203.680 ; free physical = 152 ; free virtual = 2346
Phase 6 Post Hold Fix | Checksum: 13a7cd115

Time (s): cpu = 00:34:27 ; elapsed = 00:21:02 . Memory (MB): peak = 3514.566 ; gain = 203.680 ; free physical = 151 ; free virtual = 2346

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.72514 %
  Global Horizontal Routing Utilization  = 5.78032 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14083855f

Time (s): cpu = 00:34:28 ; elapsed = 00:21:03 . Memory (MB): peak = 3514.566 ; gain = 203.680 ; free physical = 147 ; free virtual = 2344

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14083855f

Time (s): cpu = 00:34:28 ; elapsed = 00:21:03 . Memory (MB): peak = 3514.566 ; gain = 203.680 ; free physical = 145 ; free virtual = 2343

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 13d9ab0fc

Time (s): cpu = 00:34:36 ; elapsed = 00:21:13 . Memory (MB): peak = 3514.566 ; gain = 203.680 ; free physical = 118 ; free virtual = 2340

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 1ea5832a3

Time (s): cpu = 00:34:49 ; elapsed = 00:21:22 . Memory (MB): peak = 3514.566 ; gain = 203.680 ; free physical = 117 ; free virtual = 2342
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.000  | TNS=0.000  | WHS=0.051  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ea5832a3

Time (s): cpu = 00:34:49 ; elapsed = 00:21:22 . Memory (MB): peak = 3514.566 ; gain = 203.680 ; free physical = 114 ; free virtual = 2342
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:34:49 ; elapsed = 00:21:23 . Memory (MB): peak = 3514.566 ; gain = 203.680 ; free physical = 177 ; free virtual = 2407

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
194 Infos, 261 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:34:58 ; elapsed = 00:22:09 . Memory (MB): peak = 3514.566 ; gain = 203.680 ; free physical = 165 ; free virtual = 2407
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3514.566 ; gain = 0.000 ; free physical = 160 ; free virtual = 2407
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3514.566 ; gain = 0.000 ; free physical = 92 ; free virtual = 2357
INFO: [Common 17-1381] The checkpoint '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/impl_1/top_bd_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 3514.566 ; gain = 0.000 ; free physical = 110 ; free virtual = 2382
INFO: [runtcl-4] Executing : report_drc -file top_bd_wrapper_drc_routed.rpt -pb top_bd_wrapper_drc_routed.pb -rpx top_bd_wrapper_drc_routed.rpx
Command: report_drc -file top_bd_wrapper_drc_routed.rpt -pb top_bd_wrapper_drc_routed.pb -rpx top_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/impl_1/top_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 3514.566 ; gain = 0.000 ; free physical = 92 ; free virtual = 2368
INFO: [runtcl-4] Executing : report_methodology -file top_bd_wrapper_methodology_drc_routed.rpt -pb top_bd_wrapper_methodology_drc_routed.pb -rpx top_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_bd_wrapper_methodology_drc_routed.rpt -pb top_bd_wrapper_methodology_drc_routed.pb -rpx top_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/impl_1/top_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:01:00 ; elapsed = 00:00:51 . Memory (MB): peak = 3795.566 ; gain = 281.000 ; free physical = 253 ; free virtual = 2277
INFO: [runtcl-4] Executing : report_power -file top_bd_wrapper_power_routed.rpt -pb top_bd_wrapper_power_summary_routed.pb -rpx top_bd_wrapper_power_routed.rpx
Command: report_power -file top_bd_wrapper_power_routed.rpt -pb top_bd_wrapper_power_summary_routed.pb -rpx top_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
207 Infos, 262 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 3795.566 ; gain = 0.000 ; free physical = 104 ; free virtual = 2216
INFO: [runtcl-4] Executing : report_route_status -file top_bd_wrapper_route_status.rpt -pb top_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_bd_wrapper_timing_summary_routed.rpt -pb top_bd_wrapper_timing_summary_routed.pb -rpx top_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 3795.566 ; gain = 0.000 ; free physical = 102 ; free virtual = 2201
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bd_wrapper_bus_skew_routed.rpt -pb top_bd_wrapper_bus_skew_routed.pb -rpx top_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Aug 26 22:48:07 2019...

*** Running vivado
    with args -log top_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top_bd_wrapper.tcl -notrace


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/lqa/.Xilinx/Vivado/Vivado_init.tcl'
source top_bd_wrapper.tcl -notrace
Command: open_checkpoint top_bd_wrapper_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1348.277 ; gain = 0.000 ; free physical = 312 ; free virtual = 4230
WARNING: [Board 49-91] Board repository path '/home/lqa/Downloads/vivado-boards-master/new/board_files' does not exist, it will not be used to search board files.
INFO: [Device 21-403] Loading part xc7z100ffg900-2
INFO: [Netlist 29-17] Analyzing 1422 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IOSTANDARD' constraint because net 'top_bd_i/swerv_eh1_reference_0/reset' is not directly connected to top level port. Synthesis is ignored for IOSTANDARD but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'top_bd_i/swerv_eh1_reference_0/sys_clock' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Constraints 18-5170] The checkpoint was created with non-default parameter values which do not match the current Vivado settings.  Mismatching parameters are:
  general.maxThreads
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2649.742 ; gain = 50.070 ; free physical = 79 ; free virtual = 3024
Restored from archive | CPU: 4.260000 secs | Memory: 59.705086 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2649.742 ; gain = 50.070 ; free physical = 77 ; free virtual = 3024
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2649.742 ; gain = 0.000 ; free physical = 68 ; free virtual = 3040
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 172 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 144 instances
  SRLC32E => SRL16E: 12 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2019.1 (64-bit) build 2552052
open_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:01:22 . Memory (MB): peak = 2649.742 ; gain = 1301.465 ; free physical = 89 ; free virtual = 3002
source /home/lqa/Documents/swerv/swerv_core_fpga/bit_setting.tcl
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block top_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
Command: write_bitstream -force top_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z100'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z100'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/lqa/Tools/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 input top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 input top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 input top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 input top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 multiplier stage top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0 multiplier stage top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 multiplier stage top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2 multiplier stage top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[0]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[10]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[11]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[12]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[13]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[14]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[15]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[16]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[1]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[2]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[3]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[4]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[5]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[6]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[7]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[8]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[9]). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[0]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[10]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[11]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[12]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[13]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[14]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[15]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[16]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[1]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[2]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[3]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[4]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[5]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[6]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[7]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[8]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC DPOR-1] Asynchronous load check: DSP top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__1 output is connected to registers with an asynchronous reset (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[9]__1). This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
WARNING: [DRC NSTD-1] Unspecified I/O Standard: 1 out of 189 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: jtag_trst_n_0.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/CLK is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[75]_i_1/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[75]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/csr_wr_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[3]_i_2__44/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[3]_i_2__44. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dbg_free_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dma_buffer_c1_clk is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__348/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__348. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout_reg[0] is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__93/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__93. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout_reg[0]_0 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__0/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[33]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[73]_i_2__1/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[73]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_0 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[27]_i_1__4/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[27]_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_1 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__4/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_10 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__12/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_100 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__55/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__55. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_101 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__56/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__56. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_102 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__57/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__57. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_103 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__58/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__58. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_104 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__59/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__59. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_105 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__60/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__60. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_106 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__61/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__61. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_107 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__62/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__62. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_108 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__63/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__63. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_109 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__64/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__64. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_11 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__13/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_110 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__65/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__65. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_111 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__66/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__66. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_112 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__67/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__67. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_113 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__68/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__68. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_114 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__69/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__69. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_115 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_116 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__0/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_117 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__1/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_118 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__2/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_119 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__3/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_12 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__14/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__14. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_120 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__4/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_121 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__5/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_122 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__6/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/ram_core_reg_0_i_1__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_123 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_124 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__0/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_125 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__1/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_126 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__2/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_127 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_128 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__3/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_129 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__4/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_13 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__15/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__15. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_130 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__244/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__244. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_131 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__3/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_132 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[16]_i_1__99/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[16]_i_1__99. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_133 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__4/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__4. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_134 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__5/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_135 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__6/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[32]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_136 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__246/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__246. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_137 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__250/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__250. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_138 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__118/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__118. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_139 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__6/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_14 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__16/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__16. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_140 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__139/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__139. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_141 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__7/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_142 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__140/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__140. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_143 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__8/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_144 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__141/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__141. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_145 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__9/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_146 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_1__19/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_147 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__10/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_148 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__11/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__11. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_149 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__12/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__12. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_15 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__17/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__17. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_150 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[15]_i_2__5/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[15]_i_2__5. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_151 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__127/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__127. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_152 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__128/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__128. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_153 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__129/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__129. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_154 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__130/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__130. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_155 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__131/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__131. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_156 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__132/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__132. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_157 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__133/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__133. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_158 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__134/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__134. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_159 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[50]_i_1__0/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[50]_i_1__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_16 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__18/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__18. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_160 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[50]_i_1__1/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[50]_i_1__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_161 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[50]_i_1__2/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[50]_i_1__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_162 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[15]_i_2__6/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[15]_i_2__6. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_163 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__7/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__7. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_164 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__8/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__8. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_165 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__9/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__9. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_166 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[8]_i_2__13/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[8]_i_2__13. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_167 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__20/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_168 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__21/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__21. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_169 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__22/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__22. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_17 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__19/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__19. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_170 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__23/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__23. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_171 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__24/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__24. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_172 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__25/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__25. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_173 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__26/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__26. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_174 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__27/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__27. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_175 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__91/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__91. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_176 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__288/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__288. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_177 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__751/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__751. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_178 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__3/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_2__3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_179 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_1__10/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[63]_i_1__10. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_18 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__20/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__20. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_180 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__93/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_2__93. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/en_ff_reg_181 is a gated clock net sourced by a combinational pin top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__116/O, cell top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[31]_i_1__116. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dec/dout[31]_i_2 is driving clock pin of 63 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i0e4pcff/genblock.dff/dout_reg[22]... and (the first 15 of 63 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dec/dout[31]_i_2__0 is driving clock pin of 63 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/i1e4pcff/genblock.dff/dout_reg[22]... and (the first 15 of 63 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dec/dout[31]_i_2__1 is driving clock pin of 137 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/e4_trigger_ff/genblock.dff/dout_reg[8], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/freeze_i0_e4ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/freeze_i0_e4ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/freeze_i0_e4ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/freeze_i0_e4ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/freeze_i0_e4ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/freeze_i0_e4ff/genblock.dff/dout_reg[14]... and (the first 15 of 137 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__751 is driving clock pin of 12 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc5ff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc5ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc5ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc5ff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc5ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_nonblock_load_valid_dc5ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_i0_valid_dc5ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc5ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_single_ecc_err_dc5/dout_reg[0], and top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/ldst_reqvld_dc5ff/dout_reg[0]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__752 is driving clock pin of 7 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/dec_nonblock_load_freeze_dc3ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/lsu_full_hit_dc3ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1_dc3_clkenff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_rden_dc3ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_i0_valid_dc3ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/addrcheck/is_sideeffects_dc3ff/dout_reg[0], and top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc3ff/dout_reg[0]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_1__753 is driving clock pin of 19 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_byteenff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_byteenff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_byteenff/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_byteenff/dffs/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_dualff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_dualtagff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_dualtagff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_dualtagff/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_nbff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_nomergeff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_samedwff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_sideeffectff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_szff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_szff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_tagff/dffs/dout_reg[0]... and (the first 15 of 19 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__152 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way0_tagvalid_dup/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__153 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way1_tagvalid_dup/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__154 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way2_tagvalid_dup/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__155 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[0].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[10].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[11].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[12].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[13].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[14].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[15].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[16].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[17].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[18].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[19].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[1].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[20].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[21].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[0].TAG_VALID[22].ic_way3_tagvalid_dup/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__156 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way0_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way0_tagvalid_dup/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__157 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way1_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way1_tagvalid_dup/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__158 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way2_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way2_tagvalid_dup/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__159 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[0].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[10].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[11].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[12].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[13].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[14].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[15].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[16].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[17].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[18].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[19].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[1].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[20].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[21].ic_way3_tagvalid_dup/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_TAG_VALID[1].TAG_VALID[22].ic_way3_tagvalid_dup/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__244 is driving clock pin of 69 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/a_e1_ff/dout_reg[22]... and (the first 15 of 69 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__287 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc3ff/dout_reg[0]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__288 is driving clock pin of 11 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr0_dc4ff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_WrPtr1_dc4ff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_busreq_dc4ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/lsu_nonblock_load_valid_dc4ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc4ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_single_ecc_err_dc4/dout_reg[0], and top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/ldst_reqvld_dc4ff/dout_reg[0]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__289 is driving clock pin of 3 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1_dc1_clkenff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_i0_valid_dc1ff/dout_reg[0], and top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc1ff/dout_reg[0]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__290 is driving clock pin of 5 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1_dc2_clkenff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/dccm_ctl/Gen_dccm_enable.dccm_rden_dc2ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_i0_valid_dc2ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/addrcheck/is_sideeffects_dc2ff/dout_reg[0], and top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_lsc_ctl/lsu_pkt_vlddc2ff/dout_reg[0]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__291 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/clkdomain/lsu_freeze_c1_dc4_clkenff/dout_reg[0], and top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/lsu_i0_valid_dc4ff/dout_reg[0]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__292 is driving clock pin of 76 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_addr_in_picff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_byteenff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_byteenff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_byteenff/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_byteenff/dffs/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_data_vldff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[0].stbuf_dma_picff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_addr_in_picff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_byteenff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_byteenff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_byteenff/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_byteenff/dffs/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_data_vldff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[1].stbuf_dma_picff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/stbuf/GenStBuf[2].stbuf_addr_in_picff/dffs/dout_reg[0]... and (the first 15 of 76 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__293 is driving clock pin of 58 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ibuf_valid_ff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[21]... and (the first 15 of 58 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__335 is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[2].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[3].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[5].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[7].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0], and top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[8].NON_ZERO_INT.intenable_ff/dffs/dout_reg[0]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[0]_i_2__348 is driving clock pin of 20 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_dbg_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_dccm_valid_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_sz_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_sz_dff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_write_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_dbg_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_dccm_valid_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_sz_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_sz_dff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_write_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_dbg_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_dccm_valid_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_sz_dff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_sz_dff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_write_dff/dffs/dout_reg[0]... and (the first 15 of 20 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[10]_i_1__21 is driving clock pin of 43 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[8], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/ifu_fetch_addr_f2_ff/dout_reg[9], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/imb_f2_ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/imb_f2_ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/imb_f2_ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/imb_f2_ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/imb_f2_ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/imb_f2_ff/dout_reg[15]... and (the first 15 of 43 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[13]_i_2__28 is driving clock pin of 14 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[8], and top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mfdc_ff/genblock.dff/dout_reg[9]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[15]_i_2__5 is driving clock pin of 16 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/btb_lru_ff/genblock.dff/dout_reg[8]... and (the first 15 of 16 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[15]_i_2__6 is driving clock pin of 16 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/illegal_any_ff/genblock.dff/dout_reg[8]... and (the first 15 of 16 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[16]_i_1__52 is driving clock pin of 17 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/dicawics_ff/genblock.dff/dout_reg[7]... and (the first 15 of 17 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[16]_i_1__99 is driving clock pin of 38 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/dout_reg[31]_i_22, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/low_e3_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__0, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e20__2, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[0]__1, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[10]__1, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[11]__1, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[12]__1, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[13]__1, top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/mul_e1/prod_e3_ff/dout_reg[14]... and (the first 15 of 38 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[17]_i_2__29 is driving clock pin of 37 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/bp_wb_ff/dout_reg[7]... and (the first 15 of 37 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__127 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[0].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__128 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[1].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__129 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[2].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__130 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[3].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__131 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[4].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__132 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[5].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__133 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[6].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__134 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[0].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[10].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[11].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[12].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[13].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[14].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[15].bht_bank/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BANKS[7].BHT_CLK_GROUP[0].BHT_FLOPS[1].bht_bank/dffs/dout_reg[0]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__246 is driving clock pin of 16 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[1].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[2].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[2].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[3].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[3].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[4].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[5].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[5].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[6].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[7].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[7].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/SETREG[8].NON_ZERO_INT.gw_config_ff/dffs/dout_reg[0]... and (the first 15 of 16 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[1]_i_2__250 is driving clock pin of 43 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_data_valid_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_done_bus_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_done_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_error_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_error_dff/dffsc/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_rpend_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[0].fifo_valid_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_data_valid_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_done_bus_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_done_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_error_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_error_dff/dffsc/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_rpend_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[1].fifo_valid_dff/dffsc/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dma_ctrl/GenFifo[2].fifo_data_valid_dff/dffsc/dout_reg[0]... and (the first 15 of 43 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[21]_i_1__46 is driving clock pin of 22 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/meivt_ff/genblock.dff/dout_reg[2]... and (the first 15 of 22 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__10 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way1/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__11 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way1/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__12 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way0/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__13 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way0/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__14 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way0/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__15 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way0/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__16 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank0_way1/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__17 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank1_way1/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__18 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank2_way1/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__19 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[1].btb_bank3_way1/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__20 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way0/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__21 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way0/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__22 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way0/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__23 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way0/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__24 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank0_way1/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__25 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank1_way1/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__26 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank2_way1/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__27 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[2].btb_bank3_way1/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__28 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way0/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__29 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way0/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__30 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way0/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__31 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way0/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__32 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank0_way1/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__33 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank1_way1/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__34 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank2_way1/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__35 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[3].btb_bank3_way1/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__4 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way0/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__5 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way0/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__6 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank2_way0/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__7 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank3_way0/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__8 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank0_way1/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_1__9 is driving clock pin of 26 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/BTB_FLOPS[0].btb_bank1_way1/genblock.dff/dout_reg[22]... and (the first 15 of 26 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[25]_i_2__1 is driving clock pin of 224 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/bht_dataoutf/genblock.dff/dout_reg[8]... and (the first 15 of 224 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[26]_i_2__22 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/micect_ff/genblock.dff/dout_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[26]_i_2__23 is driving clock pin of 32 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mdccmect_ff/genblock.dff/dout_reg[22]... and (the first 15 of 32 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[27]_i_1__4 is driving clock pin of 28 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/faddrf2_ff/genblock.dff/dout_reg[22]... and (the first 15 of 28 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[29]_i_1__136 is driving clock pin of 16 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[29], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/pic_ctrl_inst/picm_add_flop/dout_reg[8]... and (the first 15 of 16 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2 is driving clock pin of 23 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_arready_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_arvalid_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_awready_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_awvalid_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_bready_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_rvalid_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_wready_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/axi_wvalid_ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/sb_state_reg/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/sb_state_reg/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/sb_state_reg/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/sb_state_reg/dffs/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/sbcs_error_reg/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/sbcs_error_reg/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dbg/sbcs_error_reg/dffs/dout_reg[2]... and (the first 15 of 23 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__20 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[0].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2]... and (the first 15 of 24 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__21 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[1].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2]... and (the first 15 of 24 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__22 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[2].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2]... and (the first 15 of 24 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__23 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[3].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2]... and (the first 15 of 24 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__24 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[4].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2]... and (the first 15 of 24 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__25 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[5].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2]... and (the first 15 of 24 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__26 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[6].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2]... and (the first 15 of 24 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__27 is driving clock pin of 24 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[0].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[1].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[2].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[3].ic_way_status/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/mem_ctl/CLK_GRP_WAY_STATUS[7].WAY_STATUS[4].ic_way_status/dffs/dout_reg[2]... and (the first 15 of 24 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__93 is driving clock pin of 9 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_mergeff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_sideeffectff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag0ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag0ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag0ff/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag1ff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag1ff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_tag1ff/dffs/dout_reg[2], and top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/obuf_writeff/dffs/dout_reg[0]
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[2]_i_2__94 is driving clock pin of 224 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_ageff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_byteenff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_byteenff/dffs/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_byteenff/dffs/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_byteenff/dffs/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dualff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dualhiff/dffs/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/genblk9[0].buf_dualtagff/dffs/dout_reg[0]... and (the first 15 of 224 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__10 is driving clock pin of 31 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/aln/f2pcff/genblock.dff/dout_reg[22]... and (the first 15 of 31 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__103 is driving clock pin of 164 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[8], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/brimmff/genblock.dff/dout_reg[9], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/pcff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/pcff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e4/pcff/genblock.dff/dout_reg[11]... and (the first 15 of 164 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__104 is driving clock pin of 129 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[2], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[3], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[4], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[5], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[6], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[7], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[8], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/brimmff/genblock.dff/dout_reg[9], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/pcff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/pcff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/i1_alu_e1/pcff/genblock.dff/dout_reg[11]... and (the first 15 of 129 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__29 is driving clock pin of 31 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/decode/divpcff/genblock.dff/dout_reg[22]... and (the first 15 of 31 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__4 is driving clock pin of 31 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[3].rets_ff/genblock.dff/dout_reg[22]... and (the first 15 of 31 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_1__93 is driving clock pin of 31 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/exu/npc_any_ff/genblock.dff/dout_reg[22]... and (the first 15 of 31 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__2 is driving clock pin of 93 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/ifu/bp/retstack[0].rets_ff/genblock.dff/dout_reg[22]... and (the first 15 of 93 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__25 is driving clock pin of 31 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/mtvec_ff/genblock.dff/dout_reg[22]... and (the first 15 of 31 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__26 is driving clock pin of 31 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/npwbc_ff/genblock.dff/dout_reg[22]... and (the first 15 of 31 listed)
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT top_bd_i/swerv_eh1_reference_0/inst/clk_and_rst_wrapper_inst/clk_and_rst_i/dout[30]_i_2__27 is driving clock pin of 31 cells. This could lead to large hold time violations. Involved cells are:
top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[0], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[10], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[11], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[12], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[13], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[14], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[15], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[16], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[17], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[18], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[19], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[1], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[20], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[21], top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/pwbc_ff/genblock.dff/dout_reg[22]... and (the first 15 of 31 listed)
INFO: [Common 17-14] Message 'DRC PLHOLDVIO-2' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/freeff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/freeff/dout_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/freeff/dout_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_0/ADDRARDADDR[14] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_freezeff/dffsc/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/freeff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/freeff/dout_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/dec/tlu/freeff/dout_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[16]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[17]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[18]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[19]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[20]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[21]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[22]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_bus_dataff/dout_reg[23]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2 has an input control pin top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ram_core_reg_2/ADDRARDADDR[13] (net: top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/mem/Gen_dccm_enable.dccm/mem_bank[0].dccm_bank/ADR[10]) which is driven by a register (top_bd_i/swerv_eh1_reference_0/inst/swerv_wrapper_inst/swerv/lsu/bus_intf/bus_buffer/ld_freezeff/dffsc/dout_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 75 net(s) have no routable loads. The problem bus(es) and/or net(s) are top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/m01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_bd_i/swerv_eh1_reference_0/inst/axi_intc_wrapper_inst/axi_intc_i/axi_interconnect_0/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i... and (the first 15 of 75 listed).
WARNING: [DRC UCIO-1] Unconstrained Logical Port: 1 out of 189 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: jtag_trst_n_0.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 648 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/lqa/Documents/swerv/swerv_core_fpga/swerv_core_fpga.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Mon Aug 26 23:03:27 2019. For additional details about this file, please refer to the WebTalk help file at /home/lqa/Tools/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 295 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:34 ; elapsed = 00:02:08 . Memory (MB): peak = 3374.199 ; gain = 708.613 ; free physical = 567 ; free virtual = 2883
INFO: [Common 17-206] Exiting Vivado at Mon Aug 26 23:03:28 2019...
