library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

PACKAGE io IS
   type arr is array (natural range<>) of std_logic_vector(15 downto 0); 
END;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use work.io.all;

entity lab01p2 is
    Generic ( N : INTEGER := 4);
    Port ( S : out STD_LOGIC_VECTOR (15 downto 0);
           data: in arr(0 TO N-1)
   );
           
           
end lab01p2;

architecture Behavioral of lab01p2 is

begin

process(data)
    variable result : std_logic_vector (15 downto 0);

begin
    result := data(0);
    for i in 1 to N-1 loop
        result := result XOR data(i);
    end loop;
    S <= result;
end process;

end Behavioral;