;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-110
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 121, -3
	ADD 1, 20
	DJN 101, @-201
	ADD #2, @0
	SUB 12, 92
	DJN 101, @-201
	SUB 300, 90
	SUB @1, 2
	SUB 300, 90
	JMN @0, #102
	SUB 300, 90
	SPL @300, 90
	ADD 270, 60
	SLT 121, 23
	ADD #2, @0
	ADD #2, @0
	SUB -207, <-126
	JMZ -207, @-386
	JMZ -207, @-386
	SUB 300, 90
	DAT #21, #0
	DAT #21, #0
	DAT #21, #0
	SUB @0, @2
	SUB 12, 92
	SPL 0, <402
	MOV -127, 104
	DJN 101, @-201
	ADD #2, @0
	MOV -7, <-20
	MOV -7, <-20
	SLT 121, -3
	MOV -7, <-20
	MOV -7, <-20
	SLT #270, <1
	SLT 320, 0
	SLT 320, 0
	SLT #270, <1
	SUB -207, <-126
	SUB 0, <-2
	ADD 101, <-201
	SUB 12, 92
	SUB #-127, 100
	SUB @127, 106
	MOV -7, <-20
	DJN -1, @-20
	SLT 121, -3
