#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
#OS: Windows 7 6.1
#Hostname: WIN7-2020MEADRD

# Sat Jul 03 16:02:35 2021

#Implementation: synthesis

Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v" (library work)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"c:\igloo\work\test.v" (library work)
@W: CG921 :"c:\igloo\work\test.v":165:15:165:20|is_dsd is already declared in this scope.
@I::"c:\igloo\work\sound.v" (library work)
@W: CG921 :"c:\igloo\work\sound.v":116:22:116:26|clk16 is already declared in this scope.
@W: CG921 :"c:\igloo\work\sound.v":116:29:116:33|clk32 is already declared in this scope.
@W: CG921 :"c:\igloo\work\sound.v":116:35:116:39|clk64 is already declared in this scope.
@I::"c:\igloo\work\crc7.v" (library work)
@I::"c:\igloo\work\bigfifo.v" (library work)
@I::"c:\igloo\work\ram.v" (library work)
@I::"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_NstagesSync.v" (library work)
@I::"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_grayToBinConv.v" (library work)
@I::"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_async.v" (library work)
@I::"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_fwft.v" (library work)
@I::"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_resetSync.v" (library work)
@I::"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync.v" (library work)
@I::"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v" (library work)
@I::"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\FIFO_FIFO_0_LSRAM_top.v" (library work)
@I::"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\FIFO_FIFO_0_ram_wrapper.v" (library work)
@I::"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v" (library work)
@I::"C:\igloo\soc\z\component\work\FIFO\FIFO.v" (library work)
@I::"c:\igloo\work\sd.v" (library work)
@W: CG1249 :"c:\igloo\work\sd.v":228:11:228:15|Redeclaration of implicit signal odsdl
@W: CG1249 :"c:\igloo\work\sd.v":229:11:229:15|Redeclaration of implicit signal odsdr
@W: CG921 :"c:\igloo\work\sd.v":317:12:317:19|dop_left is already declared in this scope.
@W: CG921 :"c:\igloo\work\sd.v":1829:5:1829:19|n_sample_change is already declared in this scope.
@I::"C:\igloo\soc\z\component\work\u8\FCCC_0\u8_FCCC_0_FCCC.v" (library work)
@I::"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp_pcie_hotreset.v" (library work)
@I::"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v" (library work)
@I::"C:\igloo\soc\z\component\work\u8_sb\CCC_0\u8_sb_CCC_0_FCCC.v" (library work)
@I::"C:\igloo\soc\z\component\Actel\SgCore\OSC\2.0.101\osc_comps.v" (library work)
@I::"C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v" (library work)
@I::"C:\igloo\soc\z\component\work\u8_sb_HPMS\u8_sb_HPMS_syn.v" (library work)
@I::"C:\igloo\soc\z\component\work\u8_sb_HPMS\u8_sb_HPMS.v" (library work)
@I::"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v" (library COREAHBLITE_LIB)
@I::"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v" (library COREAHBLITE_LIB)
@I::"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v" (library COREAHBLITE_LIB)
@I::"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v" (library COREAHBLITE_LIB)
@I::"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v" (library COREAHBLITE_LIB)
@I::"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v" (library COREAHBLITE_LIB)
@I::"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v" (library COREAHBLITE_LIB)
@I::"C:\igloo\soc\z\component\work\u8_sb\u8_sb.v" (library work)
@I::"C:\igloo\soc\z\component\work\u8\u8.v" (library work)
Verilog syntax check successful!
File c:\igloo\work\sd.v changed - recompiling
Selecting top level module u8
@W: CG775 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":23:7:23:17|Found Component CoreAHBLite in library COREAHBLITE_LIB
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v":376:7:376:9|Synthesizing module VCC in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v":372:7:372:9|Synthesizing module GND in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v":362:7:362:12|Synthesizing module CLKINT in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v":727:7:727:9|Synthesizing module CCC in library work.

@N: CG364 :"C:\igloo\soc\z\component\work\u8\FCCC_0\u8_FCCC_0_FCCC.v":5:7:5:20|Synthesizing module u8_FCCC_0_FCCC in library work.

@N: CG364 :"c:\igloo\work\sound.v":104:7:104:15|Synthesizing module clock_div in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v":367:7:367:21|Synthesizing module CLKINT_PRESERVE in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v":286:7:286:11|Synthesizing module BIBUF in library work.

@N: CG364 :"c:\igloo\work\crc7.v":47:7:47:11|Synthesizing module crc16 in library work.

@N: CG179 :"c:\igloo\work\crc7.v":72:20:72:22|Removing redundant assignment.
@N: CG364 :"c:\igloo\work\sd.v":1332:7:1332:13|Synthesizing module sd_data in library work.

@W: CL169 :"c:\igloo\work\sd.v":1408:0:1408:5|Pruning unused register demo[17:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"c:\igloo\work\sd.v":1408:0:1408:5|Pruning unused bits 31 to 28 of odin[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL113 :"c:\igloo\work\sd.v":1408:0:1408:5|Feedback mux created for signal db[7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"c:\igloo\work\sd.v":1408:0:1408:5|All reachable assignments to db[7:0] assign 0, register removed by optimization
@N: CG364 :"c:\igloo\work\sound.v":38:7:38:19|Synthesizing module clock_divider in library work.

@W: CL169 :"c:\igloo\work\sound.v":68:0:68:5|Pruning unused register clk32. Make sure that there are no unused intermediate registers.
@N: CG364 :"c:\igloo\work\sound.v":530:7:530:12|Synthesizing module inctrl in library work.

@N: CG179 :"c:\igloo\work\sound.v":600:18:600:30|Removing redundant assignment.
@N: CG179 :"c:\igloo\work\sound.v":612:17:612:21|Removing redundant assignment.
@N: CG364 :"c:\igloo\work\sound.v":720:7:720:13|Synthesizing module pcm2dsd in library work.

@N: CG364 :"c:\igloo\work\sound.v":1709:7:1709:12|Synthesizing module dsd_tx in library work.

@N: CG364 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":29:7:29:26|Synthesizing module FIFO_FIFO_0_COREFIFO in library work.

	FAMILY=32'b00000000000000000000000000011000
	SYNC=32'b00000000000000000000000000000001
	RCLK_EDGE=32'b00000000000000000000000000000001
	WCLK_EDGE=32'b00000000000000000000000000000001
	RE_POLARITY=32'b00000000000000000000000000000000
	WE_POLARITY=32'b00000000000000000000000000000000
	RWIDTH=32'b00000000000000000000000000100000
	WWIDTH=32'b00000000000000000000000000100000
	RDEPTH=32'b00000000000000000000000111100000
	WDEPTH=32'b00000000000000000000000111100000
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	CTRL_TYPE=32'b00000000000000000000000000000010
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	AE_STATIC_EN=32'b00000000000000000000000000000001
	AF_STATIC_EN=32'b00000000000000000000000000000001
	AEVAL=32'b00000000000000000000000000000100
	AFVAL=32'b00000000000000000000000110010000
	PIPE=32'b00000000000000000000000000000010
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	RESET_POLARITY=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000001
	RDCNT_EN=32'b00000000000000000000000000000001
	NUM_STAGES=32'b00000000000000000000000000000010
	WMSB_DEPTH=32'b00000000000000000000000000001001
	RMSB_DEPTH=32'b00000000000000000000000000001001
	WDEPTH_CAL=32'b00000000000000000000000000001000
	RDEPTH_CAL=32'b00000000000000000000000000001000
   Generated name = FIFO_FIFO_0_COREFIFO_Z1

@N: CG364 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":28:7:28:37|Synthesizing module FIFO_FIFO_0_corefifo_sync_scntr in library work.

	WRITE_WIDTH=32'b00000000000000000000000000100000
	WRITE_DEPTH=32'b00000000000000000000000000001001
	FULL_WRITE_DEPTH=32'b00000000000000000000000111100000
	READ_WIDTH=32'b00000000000000000000000000100000
	READ_DEPTH=32'b00000000000000000000000000001001
	FULL_READ_DEPTH=32'b00000000000000000000000111100000
	PREFETCH=32'b00000000000000000000000000000000
	FWFT=32'b00000000000000000000000000000000
	WCLK_HIGH=32'b00000000000000000000000000000001
	RESET_LOW=32'b00000000000000000000000000000000
	WRITE_LOW=32'b00000000000000000000000000000000
	READ_LOW=32'b00000000000000000000000000000000
	AF_FLAG_STATIC=32'b00000000000000000000000000000001
	AE_FLAG_STATIC=32'b00000000000000000000000000000001
	AFULL_VAL=32'b00000000000000000000000110010000
	AEMPTY_VAL=32'b00000000000000000000000000000100
	ESTOP=32'b00000000000000000000000000000001
	FSTOP=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000010
	REGISTER_RADDR=32'b00000000000000000000000000000010
	READ_DVALID=32'b00000000000000000000000000000000
	WRITE_ACK=32'b00000000000000000000000000000000
	OVERFLOW_EN=32'b00000000000000000000000000000000
	UNDERFLOW_EN=32'b00000000000000000000000000000000
	WRCNT_EN=32'b00000000000000000000000000000001
	RDCNT_EN=32'b00000000000000000000000000000001
	ECC=32'b00000000000000000000000000000000
	WDEPTH_CAL=32'b00000000000000000000000000001000
	RDEPTH_CAL=32'b00000000000000000000000000001000
   Generated name = FIFO_FIFO_0_corefifo_sync_scntr_Z2

@W: CG360 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":160:29:160:46|Removing wire almostfulli_assert, as there is no assignment to it.
@W: CG360 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":161:29:161:48|Removing wire almostfulli_deassert, as there is no assignment to it.
@W: CG360 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":162:29:162:40|Removing wire fulli_assert, as there is no assignment to it.
@W: CG360 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":163:29:163:42|Removing wire fulli_deassert, as there is no assignment to it.
@W: CG360 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":171:29:171:37|Removing wire neg_reset, as there is no assignment to it.
@W: CG360 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":172:29:172:36|Removing wire re_top_p, as there is no assignment to it.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":433:4:433:9|Pruning unused register empty_r_fwft. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":433:4:433:9|Pruning unused register aempty_r_fwft. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":411:3:411:8|Pruning unused register full_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":411:3:411:8|Pruning unused register re_p_d1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":411:3:411:8|Pruning unused register empty_top_fwft_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":336:3:336:8|Pruning unused register sc_r_fwft[9:0]. Make sure that there are no unused intermediate registers.
@W: CL207 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":486:7:486:12|All reachable assignments to genblk6.wack_r assign 0, register removed by optimization.
@W: CL207 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":486:7:486:12|All reachable assignments to genblk6.overflow_r assign 0, register removed by optimization.
@W: CL207 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":433:4:433:9|All reachable assignments to underflow_r assign 0, register removed by optimization.
@W: CL207 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":433:4:433:9|All reachable assignments to dvld_r assign 0, register removed by optimization.
@W: CL177 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":240:3:240:8|Sharing sequential element wrcnt. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":411:3:411:8|Optimizing register bit dvld_r2 to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":411:3:411:8|Pruning unused register dvld_r2. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v":382:7:382:13|Synthesizing module RAM1K18 in library work.

@N: CG364 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\FIFO_FIFO_0_LSRAM_top.v":5:7:5:27|Synthesizing module FIFO_FIFO_0_LSRAM_top in library work.

@N: CG364 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\FIFO_FIFO_0_ram_wrapper.v":4:7:4:29|Synthesizing module FIFO_FIFO_0_ram_wrapper in library work.

	RWIDTH=32'b00000000000000000000000000100000
	WWIDTH=32'b00000000000000000000000000100000
	RDEPTH=32'b00000000000000000000000000001001
	WDEPTH=32'b00000000000000000000000000001001
	SYNC=32'b00000000000000000000000000000001
	PIPE=32'b00000000000000000000000000000010
	CTRL_TYPE=32'b00000000000000000000000000000010
   Generated name = FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s

@W: CG360 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":197:36:197:41|Removing wire EMPTY2, as there is no assignment to it.
@W: CG360 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":198:36:198:42|Removing wire AEMPTY2, as there is no assignment to it.
@W: CG360 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":199:36:199:45|Removing wire fifo_rd_en, as there is no assignment to it.
@W: CG360 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":203:36:203:46|Removing wire pf_MEMRADDR, as there is no assignment to it.
@W: CG360 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":204:36:204:48|Removing wire fwft_MEMRADDR, as there is no assignment to it.
@W: CG360 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":209:36:209:39|Removing wire pf_Q, as there is no assignment to it.
@W: CG360 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":210:36:210:41|Removing wire fwft_Q, as there is no assignment to it.
@W: CG360 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":228:36:228:45|Removing wire DVLD_async, as there is no assignment to it.
@W: CG360 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":230:36:230:44|Removing wire DVLD_sync, as there is no assignment to it.
@W: CG360 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":231:36:231:44|Removing wire fwft_dvld, as there is no assignment to it.
@W: CG360 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":232:36:232:49|Removing wire fwft_reg_valid, as there is no assignment to it.
@W: CG360 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":233:36:233:42|Removing wire pf_dvld, as there is no assignment to it.
@W: CG133 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":242:36:242:44|Object reg_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":256:36:256:41|Object reg_RD is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":274:8:274:19|Removing wire reset_sync_r, as there is no assignment to it.
@W: CG360 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":275:8:275:19|Removing wire reset_sync_w, as there is no assignment to it.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":1060:3:1060:8|Pruning unused register RDATA_ext_r1[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":1050:3:1050:8|Pruning unused register RDATA_ext_r[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":985:3:985:8|Pruning unused register REN_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":985:3:985:8|Pruning unused register RE_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":985:3:985:8|Pruning unused register re_pulse_d3. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":973:3:973:8|Pruning unused register RDATA_r2[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":953:3:953:8|Pruning unused register RDATA_r_pre[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":943:3:943:8|Pruning unused register fwft_Q_r[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":930:5:930:10|Pruning unused register RDATA_r[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":418:3:418:8|Pruning unused register DVLD_async_ecc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":418:3:418:8|Pruning unused register DVLD_sync_ecc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":418:3:418:8|Pruning unused register DVLD_scntr_ecc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":405:3:405:8|Pruning unused register AEMPTY1_r. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":405:3:405:8|Pruning unused register AEMPTY1_r1. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\igloo\soc\z\component\work\FIFO\FIFO.v":9:7:9:10|Synthesizing module FIFO in library work.

@N: CG364 :"c:\igloo\work\sound.v":1257:7:1257:12|Synthesizing module pcm_tx in library work.

@N: CG179 :"c:\igloo\work\sound.v":1632:16:1632:19|Removing redundant assignment.
@N: CG179 :"c:\igloo\work\sound.v":1642:16:1642:19|Removing redundant assignment.
@W: CG133 :"c:\igloo\work\sound.v":1272:11:1272:14|Object word is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"c:\igloo\work\sound.v":1634:0:1634:5|Pruning unused register lden. Make sure that there are no unused intermediate registers.
@W: CL169 :"c:\igloo\work\sound.v":1624:0:1624:5|Pruning unused register rden. Make sure that there are no unused intermediate registers.
@W: CL169 :"c:\igloo\work\sound.v":1494:0:1494:5|Pruning unused register source_right_r28[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"c:\igloo\work\sound.v":1494:0:1494:5|Pruning unused register source_right_r29[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"c:\igloo\work\sound.v":1422:0:1422:5|Pruning unused register source_left_r28[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"c:\igloo\work\sound.v":1422:0:1422:5|Pruning unused register source_left_r29[31:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"c:\igloo\work\sd.v":1745:7:1745:12|Synthesizing module sample in library work.

@N: CG179 :"c:\igloo\work\sd.v":1824:18:1824:30|Removing redundant assignment.
@N: CG179 :"c:\igloo\work\sd.v":1836:17:1836:21|Removing redundant assignment.
@W: CG133 :"c:\igloo\work\sd.v":1864:9:1864:10|Object ii is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"c:\igloo\work\sd.v":1928:24:1928:30|Object ndsd_ll is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"c:\igloo\work\sd.v":1928:32:1928:38|Object ndsd_rr is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"c:\igloo\work\sd.v":2011:0:2011:5|Pruning unused register ndsd_l_r0[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"c:\igloo\work\sd.v":2011:0:2011:5|Pruning unused register ndsd_l_r1[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"c:\igloo\work\sd.v":2011:0:2011:5|Pruning unused register ndsd_r_r0[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"c:\igloo\work\sd.v":2011:0:2011:5|Pruning unused register ndsd_r_r1[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"c:\igloo\work\sd.v":1945:0:1945:5|Pruning unused register ndsd_l[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"c:\igloo\work\sd.v":1945:0:1945:5|Pruning unused register ndsd_r[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"c:\igloo\work\sd.v":1945:0:1945:5|Pruning unused register nn[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"c:\igloo\work\sd.v":1945:0:1945:5|Pruning unused register sum_one[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"c:\igloo\work\sd.v":1933:0:1933:5|Pruning unused register kk[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"c:\igloo\work\sd.v":1916:0:1916:5|Pruning unused register dsd_l_r0[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"c:\igloo\work\sd.v":1916:0:1916:5|Pruning unused register dsd_l_r1[31:0]. Make sure that there are no unused intermediate registers.
@N: CG364 :"c:\igloo\work\sound.v":1741:7:1741:21|Synthesizing module I2S_DSD_RX24Out in library work.

@W: CL169 :"c:\igloo\work\sound.v":1791:0:1791:5|Pruning unused register x1counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"c:\igloo\work\sound.v":1791:0:1791:5|Pruning unused register xbegin_pick. Make sure that there are no unused intermediate registers.
@N: CG364 :"c:\igloo\work\sound.v":875:7:875:14|Synthesizing module spdif_tx in library work.

@N: CG179 :"c:\igloo\work\sound.v":988:29:988:40|Removing redundant assignment.
@W: CL169 :"c:\igloo\work\sound.v":942:0:942:5|Pruning unused register address_out. Make sure that there are no unused intermediate registers.
@W: CL169 :"c:\igloo\work\sound.v":903:0:903:5|Pruning unused register dop_fill[7:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"c:\igloo\work\sound.v":942:0:942:5|Optimizing register bit channel_status_shift[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"c:\igloo\work\sound.v":942:0:942:5|Pruning register bit 0 of channel_status_shift[23:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"c:\igloo\work\ram.v":402:7:402:16|Synthesizing module sync_logic in library work.

	c_DATA_WIDTH=32'b00000000000000000000000000000001
   Generated name = sync_logic_1s

@N: CG364 :"c:\igloo\work\ram.v":402:7:402:16|Synthesizing module sync_logic in library work.

	c_DATA_WIDTH=32'b00000000000000000000000000000011
   Generated name = sync_logic_3s

@N: CG364 :"c:\igloo\work\bigfifo.v":6:7:6:13|Synthesizing module bigfifo in library work.

@W: CL169 :"c:\igloo\work\bigfifo.v":111:0:111:5|Pruning unused register c3[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"c:\igloo\work\bigfifo.v":110:0:110:5|Pruning unused register c2[31:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"c:\igloo\work\bigfifo.v":143:0:143:5|Optimizing register bit HTRANS[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"c:\igloo\work\bigfifo.v":143:0:143:5|Pruning register bit 0 of HTRANS[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CG364 :"c:\igloo\work\ram.v":15:7:15:20|Synthesizing module mem_controller in library work.

@W: CL169 :"c:\igloo\work\ram.v":115:0:115:5|Pruning unused register fifo_clear_i2s. Make sure that there are no unused intermediate registers.
@N: CG364 :"c:\igloo\work\crc7.v":6:7:6:10|Synthesizing module crc7 in library work.

@N: CG179 :"c:\igloo\work\crc7.v":33:20:33:22|Removing redundant assignment.
@N: CG364 :"c:\igloo\work\sd.v":44:7:44:11|Synthesizing module sdtop in library work.

@W: CG360 :"c:\igloo\work\sd.v":106:23:106:31|Removing wire HADDR_ADC, as there is no assignment to it.
@W: CG360 :"c:\igloo\work\sd.v":107:24:107:33|Removing wire HWDATA_ADC, as there is no assignment to it.
@W: CG360 :"c:\igloo\work\sd.v":108:23:108:32|Removing wire HTRANS_ADC, as there is no assignment to it.
@W: CG360 :"c:\igloo\work\sd.v":109:17:109:26|Removing wire HWRITE_ADC, as there is no assignment to it.
@W: CG360 :"c:\igloo\work\sd.v":155:12:155:20|Removing wire read_data, as there is no assignment to it.
@W: CL169 :"c:\igloo\work\sd.v":529:0:529:5|Pruning unused register use_adc_mode. Make sure that there are no unused intermediate registers.
@A: CL282 :"c:\igloo\work\sd.v":529:0:529:5|Feedback mux created for signal paused. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"c:\igloo\work\sd.v":529:0:529:5|Feedback mux created for signal mdivpn[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"c:\igloo\work\sd.v":529:0:529:5|Feedback mux created for signal i2sbus[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL190 :"c:\igloo\work\sd.v":529:0:529:5|Optimizing register bit sound_card_ctrl[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sd.v":529:0:529:5|Optimizing register bit sound_card_ctrl[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"c:\igloo\work\sd.v":529:0:529:5|Pruning register bits 4 to 3 of sound_card_ctrl[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CG364 :"c:\igloo\work\test.v":258:7:258:20|Synthesizing module clock138master in library work.

@W: CL169 :"c:\igloo\work\test.v":288:0:288:5|Pruning unused register do_selftest. Make sure that there are no unused intermediate registers.
@N: CG364 :"c:\igloo\work\test.v":6:7:6:10|Synthesizing module test in library work.

@W: CG360 :"c:\igloo\work\test.v":125:11:125:15|Removing wire debug, as there is no assignment to it.
@W: CG360 :"c:\igloo\work\test.v":164:5:164:12|Removing wire spdif_in, as there is no assignment to it.
@W: CL169 :"c:\igloo\work\test.v":87:0:87:5|Pruning unused register mclk_d2. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\igloo\soc\z\component\work\u8_sb\CCC_0\u8_sb_CCC_0_FCCC.v":5:7:5:22|Synthesizing module u8_sb_CCC_0_FCCC in library work.

@N: CG364 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b10000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z3

@N: CG364 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v":20:7:20:32|Synthesizing module COREAHBLITE_DEFAULTSLAVESM in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	HRESPEXTEND=1'b1
   Generated name = COREAHBLITE_DEFAULTSLAVESM_0s_0_1

@N: CG364 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b10000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_85_65536_0s_0_1_0

@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v":20:7:20:25|Synthesizing module COREAHBLITE_ADDRDEC in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b00000000000000000
	MSB_ADDR=32'b00000000000000000000000000011111
	SLAVE_0=16'b0000000000000001
	SLAVE_1=16'b0000000000000010
	SLAVE_2=16'b0000000000000100
	SLAVE_3=16'b0000000000001000
	SLAVE_4=16'b0000000000010000
	SLAVE_5=16'b0000000000100000
	SLAVE_6=16'b0000000001000000
	SLAVE_7=16'b0000000010000000
	SLAVE_8=16'b0000000100000000
	SLAVE_9=16'b0000001000000000
	SLAVE_10=16'b0000010000000000
	SLAVE_11=16'b0000100000000000
	SLAVE_12=16'b0001000000000000
	SLAVE_13=16'b0010000000000000
	SLAVE_14=16'b0100000000000000
	SLAVE_15=16'b1000000000000000
	NONE=16'b0000000000000000
   Generated name = COREAHBLITE_ADDRDEC_Z4

@N: CG364 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":22:7:22:29|Synthesizing module COREAHBLITE_MASTERSTAGE in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	IDLE=1'b0
	REGISTERED=1'b1
	SLAVE_NONE=17'b00000000000000000
   Generated name = COREAHBLITE_MASTERSTAGE_1_1_85_0_0s_0_1_0

@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":625:0:625:5|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@N: CG364 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":20:7:20:30|Synthesizing module COREAHBLITE_SLAVEARBITER in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	M0EXTEND=4'b0000
	M0DONE=4'b0001
	M0LOCK=4'b0010
	M0LOCKEXTEND=4'b0011
	M1EXTEND=4'b0100
	M1DONE=4'b0101
	M1LOCK=4'b0110
	M1LOCKEXTEND=4'b0111
	M2EXTEND=4'b1000
	M2DONE=4'b1001
	M2LOCK=4'b1010
	M2LOCKEXTEND=4'b1011
	M3EXTEND=4'b1100
	M3DONE=4'b1101
	M3LOCK=4'b1110
	M3LOCKEXTEND=4'b1111
	MASTER_0=4'b0001
	MASTER_1=4'b0010
	MASTER_2=4'b0100
	MASTER_3=4'b1000
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVEARBITER_Z5

@N: CG364 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":22:7:22:28|Synthesizing module COREAHBLITE_SLAVESTAGE in library COREAHBLITE_LIB.

	SYNC_RESET=32'b00000000000000000000000000000000
	TRN_IDLE=1'b0
	MASTER_NONE=4'b0000
   Generated name = COREAHBLITE_SLAVESTAGE_0s_0_0

@N: CG364 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":23:7:23:28|Synthesizing module COREAHBLITE_MATRIX4X16 in library COREAHBLITE_LIB.

	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC=16'b0000000001010101
	M0_AHBSLOTENABLE=17'b10000000000000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s

@N: CG364 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":23:7:23:17|Synthesizing module CoreAHBLite in library COREAHBLITE_LIB.

	FAMILY=6'b011000
	MEMSPACE=3'b001
	HADDR_SHG_CFG=1'b1
	SC_0=1'b1
	SC_1=1'b0
	SC_2=1'b1
	SC_3=1'b0
	SC_4=1'b1
	SC_5=1'b0
	SC_6=1'b1
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b0
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M0_AHBSLOT16ENABLE=1'b1
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b0
	M1_AHBSLOT6ENABLE=1'b0
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT16ENABLE=1'b0
	M2_AHBSLOT0ENABLE=1'b0
	M2_AHBSLOT1ENABLE=1'b0
	M2_AHBSLOT2ENABLE=1'b0
	M2_AHBSLOT3ENABLE=1'b0
	M2_AHBSLOT4ENABLE=1'b0
	M2_AHBSLOT5ENABLE=1'b0
	M2_AHBSLOT6ENABLE=1'b0
	M2_AHBSLOT7ENABLE=1'b0
	M2_AHBSLOT8ENABLE=1'b0
	M2_AHBSLOT9ENABLE=1'b0
	M2_AHBSLOT10ENABLE=1'b0
	M2_AHBSLOT11ENABLE=1'b0
	M2_AHBSLOT12ENABLE=1'b0
	M2_AHBSLOT13ENABLE=1'b0
	M2_AHBSLOT14ENABLE=1'b0
	M2_AHBSLOT15ENABLE=1'b0
	M2_AHBSLOT16ENABLE=1'b0
	M3_AHBSLOT0ENABLE=1'b0
	M3_AHBSLOT1ENABLE=1'b0
	M3_AHBSLOT2ENABLE=1'b0
	M3_AHBSLOT3ENABLE=1'b0
	M3_AHBSLOT4ENABLE=1'b0
	M3_AHBSLOT5ENABLE=1'b0
	M3_AHBSLOT6ENABLE=1'b0
	M3_AHBSLOT7ENABLE=1'b0
	M3_AHBSLOT8ENABLE=1'b0
	M3_AHBSLOT9ENABLE=1'b0
	M3_AHBSLOT10ENABLE=1'b0
	M3_AHBSLOT11ENABLE=1'b0
	M3_AHBSLOT12ENABLE=1'b0
	M3_AHBSLOT13ENABLE=1'b0
	M3_AHBSLOT14ENABLE=1'b0
	M3_AHBSLOT15ENABLE=1'b0
	M3_AHBSLOT16ENABLE=1'b0
	SYNC_RESET=32'b00000000000000000000000000000000
	M0_AHBSLOTENABLE=17'b10000000000000000
	M1_AHBSLOTENABLE=17'b00000000000000000
	M2_AHBSLOTENABLE=17'b00000000000000000
	M3_AHBSLOTENABLE=17'b00000000000000000
	SC=16'b0000000001010101
   Generated name = CoreAHBLite_Z6

@N: CG364 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":23:7:23:16|Synthesizing module CoreResetP in library work.

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z7

@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Pruning unused register count_ddr[13:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Pruning unused register count_sdif3[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Pruning unused register count_sdif2[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Pruning unused register count_sdif1[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Pruning unused register count_sdif0[12:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif0_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif1_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif2_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_sdif3_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning unused register count_ddr_enable_rcosc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Pruning unused register count_sdif3_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Pruning unused register count_sdif2_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Pruning unused register count_sdif1_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Pruning unused register count_sdif0_enable. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register count_ddr_enable. Make sure that there are no unused intermediate registers.
@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning unused register sm2_state[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\igloo\soc\z\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":51:7:51:24|Synthesizing module RCOSC_25_50MHZ_FAB in library work.

@N: CG364 :"C:\igloo\soc\z\component\Actel\SgCore\OSC\2.0.101\osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ in library work.

@N: CG364 :"C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":5:7:5:24|Synthesizing module u8_sb_FABOSC_0_OSC in library work.

@N: CG364 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\igloo2.v":718:7:718:14|Synthesizing module SYSRESET in library work.

@N: CG364 :"C:\igloo\soc\z\component\work\u8_sb_HPMS\u8_sb_HPMS_syn.v":5:7:5:13|Synthesizing module MSS_005 in library work.

@N: CG364 :"C:\igloo\soc\z\component\work\u8_sb_HPMS\u8_sb_HPMS.v":9:7:9:16|Synthesizing module u8_sb_HPMS in library work.

@N: CG364 :"C:\igloo\soc\z\component\work\u8_sb\u8_sb.v":9:7:9:11|Synthesizing module u8_sb in library work.

@N: CG364 :"C:\igloo\soc\z\component\work\u8\u8.v":9:7:9:8|Synthesizing module u8 in library work.

@W: CL247 :"C:\igloo\soc\z\component\work\u8_sb_HPMS\u8_sb_HPMS.v":51:14:51:31|Input port bit 0 of FIC_0_AHB_S_HTRANS[1:0] is unused

@W: CL157 :"C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":15:7:15:24|*Output RCOSC_25_50MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\igloo\soc\z\component\work\u8_sb\FABOSC_0\u8_sb_FABOSC_0_OSC.v":14:7:14:9|Input XTL is unused.
@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":29:20:29:28|Input CLK_LTSSM is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":56:20:56:28|Input FPLL_LOCK is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":59:20:59:34|Input SDIF0_SPLL_LOCK is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":68:20:68:34|Input SDIF1_SPLL_LOCK is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":72:20:72:34|Input SDIF2_SPLL_LOCK is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":76:20:76:34|Input SDIF3_SPLL_LOCK is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":90:20:90:29|Input SDIF0_PSEL is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":91:20:91:31|Input SDIF0_PWRITE is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":92:20:92:31|Input SDIF0_PRDATA is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":93:20:93:29|Input SDIF1_PSEL is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":94:20:94:31|Input SDIF1_PWRITE is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":95:20:95:31|Input SDIF1_PRDATA is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":96:20:96:29|Input SDIF2_PSEL is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":97:20:97:31|Input SDIF2_PWRITE is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":98:20:98:31|Input SDIF2_PRDATA is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":99:20:99:29|Input SDIF3_PSEL is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":100:20:100:31|Input SDIF3_PWRITE is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":101:20:101:31|Input SDIF3_PRDATA is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":107:20:107:37|Input SOFT_EXT_RESET_OUT is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":108:20:108:33|Input SOFT_RESET_F2M is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":109:20:109:32|Input SOFT_M3_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":110:20:110:49|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":111:20:111:39|Input SOFT_FDDR_CORE_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":112:20:112:39|Input SOFT_SDIF0_PHY_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":113:20:113:40|Input SOFT_SDIF0_CORE_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":114:20:114:39|Input SOFT_SDIF1_PHY_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":115:20:115:40|Input SOFT_SDIF1_CORE_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":116:20:116:39|Input SOFT_SDIF2_PHY_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":117:20:117:40|Input SOFT_SDIF2_CORE_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":118:20:118:39|Input SOFT_SDIF3_PHY_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":119:20:119:40|Input SOFT_SDIF3_CORE_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":123:20:123:42|Input SOFT_SDIF0_0_CORE_RESET is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vlog\core\coreresetp.v":124:20:124:42|Input SOFT_SDIF0_1_CORE_RESET is unused.
@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":120:15:120:23|Input port bit 0 of HTRANS_M0[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":131:15:131:23|Input port bit 0 of HTRANS_M1[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":142:15:142:23|Input port bit 0 of HTRANS_M2[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":153:15:153:23|Input port bit 0 of HTRANS_M3[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":163:15:163:22|Input port bit 1 of HRESP_S0[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":176:15:176:22|Input port bit 1 of HRESP_S1[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":189:15:189:22|Input port bit 1 of HRESP_S2[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":202:15:202:22|Input port bit 1 of HRESP_S3[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":215:15:215:22|Input port bit 1 of HRESP_S4[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":228:15:228:22|Input port bit 1 of HRESP_S5[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":241:15:241:22|Input port bit 1 of HRESP_S6[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":254:15:254:22|Input port bit 1 of HRESP_S7[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":267:15:267:22|Input port bit 1 of HRESP_S8[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":280:15:280:22|Input port bit 1 of HRESP_S9[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":293:15:293:23|Input port bit 1 of HRESP_S10[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":306:15:306:23|Input port bit 1 of HRESP_S11[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":319:15:319:23|Input port bit 1 of HRESP_S12[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":332:15:332:23|Input port bit 1 of HRESP_S13[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":345:15:345:23|Input port bit 1 of HRESP_S14[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":358:15:358:23|Input port bit 1 of HRESP_S15[1:0] is unused

@W: CL247 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":371:15:371:23|Input port bit 1 of HRESP_S16[1:0] is unused

@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":123:15:123:23|Input HBURST_M0 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":124:15:124:22|Input HPROT_M0 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":134:15:134:23|Input HBURST_M1 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":135:15:135:22|Input HPROT_M1 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":145:15:145:23|Input HBURST_M2 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":146:15:146:22|Input HPROT_M2 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":156:15:156:23|Input HBURST_M3 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v":157:15:157:22|Input HPROT_M3 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":51:18:51:26|Input HWDATA_M1 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":60:18:60:26|Input HWDATA_M2 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":69:18:69:26|Input HWDATA_M3 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":73:18:73:26|Input HRDATA_S0 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":74:13:74:24|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":75:13:75:20|Input HRESP_S0 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":84:18:84:26|Input HRDATA_S1 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":85:13:85:24|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":86:13:86:20|Input HRESP_S1 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":95:18:95:26|Input HRDATA_S2 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":96:13:96:24|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":97:13:97:20|Input HRESP_S2 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":106:18:106:26|Input HRDATA_S3 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":107:13:107:24|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":108:13:108:20|Input HRESP_S3 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":117:18:117:26|Input HRDATA_S4 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":118:13:118:24|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":119:13:119:20|Input HRESP_S4 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":128:18:128:26|Input HRDATA_S5 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":129:13:129:24|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":130:13:130:20|Input HRESP_S5 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":139:18:139:26|Input HRDATA_S6 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":140:13:140:24|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":141:13:141:20|Input HRESP_S6 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":150:18:150:26|Input HRDATA_S7 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":151:13:151:24|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":152:13:152:20|Input HRESP_S7 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":161:18:161:26|Input HRDATA_S8 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":162:13:162:24|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":163:13:163:20|Input HRESP_S8 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":172:18:172:26|Input HRDATA_S9 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":173:13:173:24|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":174:13:174:20|Input HRESP_S9 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":183:18:183:27|Input HRDATA_S10 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":184:13:184:25|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":185:13:185:21|Input HRESP_S10 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":194:18:194:27|Input HRDATA_S11 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":195:13:195:25|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":196:13:196:21|Input HRESP_S11 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":205:18:205:27|Input HRDATA_S12 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":206:13:206:25|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":207:13:207:21|Input HRESP_S12 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":216:18:216:27|Input HRDATA_S13 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":217:13:217:25|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":218:13:218:21|Input HRESP_S13 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":227:18:227:27|Input HRDATA_S14 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":228:13:228:25|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":229:13:229:21|Input HRESP_S14 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":238:18:238:27|Input HRDATA_S15 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":239:13:239:25|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":240:13:240:21|Input HRESP_S15 is unused.
@N: CL201 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":42:16:42:25|Input SDATAREADY is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:21|Input SHRESP is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":52:16:52:24|Input HRDATA_S0 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":53:11:53:22|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":54:16:54:24|Input HRDATA_S1 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":55:11:55:22|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":56:16:56:24|Input HRDATA_S2 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":57:11:57:22|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":58:16:58:24|Input HRDATA_S3 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":59:11:59:22|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":60:16:60:24|Input HRDATA_S4 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":61:11:61:22|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":62:16:62:24|Input HRDATA_S5 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":63:11:63:22|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":64:16:64:24|Input HRDATA_S6 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":65:11:65:22|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":66:16:66:24|Input HRDATA_S7 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":67:11:67:22|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":68:16:68:24|Input HRDATA_S8 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":69:11:69:22|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":70:16:70:24|Input HRDATA_S9 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":71:11:71:22|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":72:16:72:25|Input HRDATA_S10 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":73:11:73:23|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":74:16:74:25|Input HRDATA_S11 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":75:11:75:23|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":76:16:76:25|Input HRDATA_S12 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":77:11:77:23|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":78:16:78:25|Input HRDATA_S13 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":79:11:79:23|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":80:16:80:25|Input HRDATA_S14 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":81:11:81:23|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":82:16:82:25|Input HRDATA_S15 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":83:11:83:23|Input HREADYOUT_S15 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":84:16:84:25|Input HRDATA_S16 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":85:11:85:23|Input HREADYOUT_S16 is unused.
@W: CL246 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":42:16:42:25|Input port bits 15 to 0 of SDATAREADY[16:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":43:16:43:21|Input port bits 15 to 0 of SHRESP[16:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":52:16:52:24|Input HRDATA_S0 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":53:11:53:22|Input HREADYOUT_S0 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":54:16:54:24|Input HRDATA_S1 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":55:11:55:22|Input HREADYOUT_S1 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":56:16:56:24|Input HRDATA_S2 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":57:11:57:22|Input HREADYOUT_S2 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":58:16:58:24|Input HRDATA_S3 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":59:11:59:22|Input HREADYOUT_S3 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":60:16:60:24|Input HRDATA_S4 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":61:11:61:22|Input HREADYOUT_S4 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":62:16:62:24|Input HRDATA_S5 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":63:11:63:22|Input HREADYOUT_S5 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":64:16:64:24|Input HRDATA_S6 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":65:11:65:22|Input HREADYOUT_S6 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":66:16:66:24|Input HRDATA_S7 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":67:11:67:22|Input HREADYOUT_S7 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":68:16:68:24|Input HRDATA_S8 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":69:11:69:22|Input HREADYOUT_S8 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":70:16:70:24|Input HRDATA_S9 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":71:11:71:22|Input HREADYOUT_S9 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":72:16:72:25|Input HRDATA_S10 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":73:11:73:23|Input HREADYOUT_S10 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":74:16:74:25|Input HRDATA_S11 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":75:11:75:23|Input HREADYOUT_S11 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":76:16:76:25|Input HRDATA_S12 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":77:11:77:23|Input HREADYOUT_S12 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":78:16:78:25|Input HRDATA_S13 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":79:11:79:23|Input HREADYOUT_S13 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":80:16:80:25|Input HRDATA_S14 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":81:11:81:23|Input HREADYOUT_S14 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":82:16:82:25|Input HRDATA_S15 is unused.
@N: CL159 :"C:\igloo\soc\z\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":83:11:83:23|Input HREADYOUT_S15 is unused.
@N: CL159 :"c:\igloo\work\test.v":27:24:27:28|Input HRESP is unused.
@N: CL159 :"c:\igloo\work\test.v":28:11:28:18|Input pll_lock is unused.
@N: CL159 :"c:\igloo\work\test.v":262:6:262:9|Input mclk is unused.
@N: CL201 :"c:\igloo\work\sd.v":529:0:529:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 13 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
@N: CL201 :"c:\igloo\work\sd.v":529:0:529:5|Trying to extract state machine for register bus_state.
Extracted state machine for register bus_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL156 :"c:\igloo\work\sd.v":155:12:155:20|*Input read_data[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"c:\igloo\work\sd.v":89:13:89:15|*Output led has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"c:\igloo\work\sd.v":67:6:67:10|Input bck_i is unused.
@N: CL159 :"c:\igloo\work\sd.v":68:6:68:11|Input lrck_i is unused.
@N: CL159 :"c:\igloo\work\sd.v":69:6:69:11|Input data_i is unused.
@N: CL201 :"c:\igloo\work\ram.v":115:0:115:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@W: CL246 :"c:\igloo\work\ram.v":29:12:29:15|Input port bits 4 to 3 of ctrl[7:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL190 :"c:\igloo\work\bigfifo.v":143:0:143:5|Optimizing register bit j[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\bigfifo.v":143:0:143:5|Optimizing register bit j[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\bigfifo.v":143:0:143:5|Optimizing register bit j[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\bigfifo.v":143:0:143:5|Optimizing register bit j[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"c:\igloo\work\bigfifo.v":143:0:143:5|Pruning register bits 7 to 4 of j[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"c:\igloo\work\bigfifo.v":143:0:143:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL190 :"c:\igloo\work\sound.v":942:0:942:5|Optimizing register bit channel_status_shift[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"c:\igloo\work\sound.v":942:0:942:5|Pruning register bit 1 of channel_status_shift[23:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"c:\igloo\work\sound.v":942:0:942:5|Optimizing register bit channel_status_shift[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"c:\igloo\work\sound.v":942:0:942:5|Pruning register bit 2 of channel_status_shift[23:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"c:\igloo\work\sound.v":942:0:942:5|Optimizing register bit channel_status_shift[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"c:\igloo\work\sound.v":942:0:942:5|Pruning register bit 3 of channel_status_shift[23:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"c:\igloo\work\sound.v":942:0:942:5|Optimizing register bit channel_status_shift[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"c:\igloo\work\sound.v":942:0:942:5|Pruning register bit 4 of channel_status_shift[23:4]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"c:\igloo\work\sound.v":942:0:942:5|Optimizing register bit channel_status_shift[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"c:\igloo\work\sound.v":942:0:942:5|Pruning register bit 5 of channel_status_shift[23:5]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"c:\igloo\work\sound.v":880:13:880:23|Input port bits 7 to 0 of source_left[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"c:\igloo\work\sound.v":881:13:881:24|Input port bits 7 to 0 of source_right[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"c:\igloo\work\sound.v":1747:2:1747:6|Input isDSD is unused.
@W: CL247 :"c:\igloo\work\sd.v":1748:11:1748:14|Input port bit 7 of ctrl[7:0] is unused

@W: CL246 :"c:\igloo\work\sd.v":1748:11:1748:14|Input port bits 5 to 3 of ctrl[7:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"c:\igloo\work\sd.v":1750:6:1750:8|Input dck is unused.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1571:0:1571:5|Optimizing register bit hh_L[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"c:\igloo\work\sound.v":1587:0:1587:5|Optimizing register bit hh_R[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"c:\igloo\work\sound.v":1587:0:1587:5|Pruning register bits 31 to 9 of hh_R[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"c:\igloo\work\sound.v":1571:0:1571:5|Pruning register bits 31 to 9 of hh_L[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"c:\igloo\work\sound.v":1260:6:1260:10|Input start is unused.
@W: CL157 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\FIFO_FIFO_0_ram_wrapper.v":42:25:42:36|*Output A_SB_CORRECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\FIFO_FIFO_0_ram_wrapper.v":43:25:43:36|*Output B_SB_CORRECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\FIFO_FIFO_0_ram_wrapper.v":44:25:44:35|*Output A_DB_DETECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\FIFO_FIFO_0_ram_wrapper.v":45:25:45:35|*Output B_DB_DETECT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\FIFO_FIFO_0_ram_wrapper.v":46:25:46:30|Input WCLOCK is unused.
@N: CL159 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\FIFO_FIFO_0_ram_wrapper.v":47:25:47:30|Input RCLOCK is unused.
@N: CL159 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":97:29:97:34|Input re_top is unused.
@N: CL159 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\corefifo_sync_scntr.v":98:29:98:42|Input empty_top_fwft is unused.
@W: CL156 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":197:36:197:41|*Input EMPTY2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\igloo\soc\z\component\work\FIFO\FIFO_0\rtl\vlog\core\COREFIFO.v":163:36:163:40|Input MEMRD is unused.
@N: CL159 :"c:\igloo\work\sound.v":1712:6:1712:10|Input start is unused.
@W: CL246 :"c:\igloo\work\sound.v":533:12:533:16|Input port bits 6 to 3 of ictrl[7:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"c:\igloo\work\sound.v":536:6:536:12|Input in_lrck is unused.
@N: CL159 :"c:\igloo\work\sound.v":538:6:538:12|Input in_data is unused.
@N: CL201 :"c:\igloo\work\sd.v":1408:0:1408:5|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@N: CL159 :"c:\igloo\work\sd.v":1354:7:1354:15|Input demo_mute is unused.

At c_ver Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 109MB peak: 118MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Sat Jul 03 16:02:38 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode
File C:\igloo\soc\z\synthesis\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 80MB peak: 81MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jul 03 16:02:38 2021

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime

Process completed successfully.
# Sat Jul 03 16:02:38 2021

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode
File C:\igloo\soc\z\synthesis\synwork\u8_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Jul 03 16:02:40 2021

###########################################################]
Pre-mapping Report

# Sat Jul 03 16:02:40 2021

Synopsys Generic Technology Pre-mapping, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\igloo\soc\z\designer\u8\synthesis.fdc
@L: C:\igloo\soc\z\synthesis\u8_scck.rpt 
Printing clock  summary report in "C:\igloo\soc\z\synthesis\u8_scck.rpt" file 
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":23:0:23:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { gl0 }] -to test_0*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":24:0:24:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to u8_sb*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":25:0:25:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to *USPDIF_TX*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":26:0:26:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk }] -to test_0.u100*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":27:0:27:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk4549 }] -to *UPCMTX*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":28:0:28:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to test_0.u200*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":29:0:29:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *usync*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":30:0:30:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *usync*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":31:0:31:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *ufifo*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":32:0:32:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from test_0.u100.uctrl.sound_card_start*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":33:0:33:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from test_0.u100.uctrl.use_dsd*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":34:0:34:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { in_bck }] -to test_0.u100.uctrl*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":35:0:35:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to u8_sb*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":36:0:36:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { clock138_bck }] -to test_0.u200*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":37:0:37:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { mclk }] -to test_0.u200*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":38:0:38:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *UPCM*
@W: BN238 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":39:0:39:0|Constraint object has wildcard(s) but is missing a qualifier (e.g., "p:", "i:", "t:", or "n:"): set_false_path -from [get_clocks { sdclk_n }] -to *uctrl*
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 132MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 121MB peak: 132MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 132MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 122MB peak: 132MB)

@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3580:2:3580:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3534:2:3534:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3488:2:3488:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3442:2:3442:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3396:2:3396:14|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3304:2:3304:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3258:2:3258:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3212:2:3212:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3166:2:3166:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":3120:2:3120:13|Removing user instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\igloo\soc\z\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\fifo\fifo_0\rtl\vlog\core\fifo_fifo_0_ram_wrapper.v":44:25:44:35|Tristate driver A_DB_DETECT (in view: work.FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s_0(verilog)) on net A_DB_DETECT (in view: work.FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\fifo\fifo_0\rtl\vlog\core\fifo_fifo_0_ram_wrapper.v":42:25:42:36|Tristate driver A_SB_CORRECT (in view: work.FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s_0(verilog)) on net A_SB_CORRECT (in view: work.FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\fifo\fifo_0\rtl\vlog\core\fifo_fifo_0_ram_wrapper.v":45:25:45:35|Tristate driver B_DB_DETECT (in view: work.FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s_0(verilog)) on net B_DB_DETECT (in view: work.FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\fifo\fifo_0\rtl\vlog\core\fifo_fifo_0_ram_wrapper.v":43:25:43:36|Tristate driver B_SB_CORRECT (in view: work.FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s_0(verilog)) on net B_SB_CORRECT (in view: work.FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\fifo\fifo_0\rtl\vlog\core\fifo_fifo_0_ram_wrapper.v":44:25:44:35|Tristate driver A_DB_DETECT (in view: work.FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s_1(verilog)) on net A_DB_DETECT (in view: work.FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s_1(verilog)) has its enable tied to GND.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance u8_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":769:4:769:9|Sequential instance u8_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":676:4:676:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":695:4:695:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":714:4:714:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":733:4:733:9|Sequential instance u8_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sequential instance u8_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z4_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_0(verilog) because it does not drive other instances.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z4_1(verilog) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":209:2:209:15|Removing instance address_decode (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_ADDRDEC_Z4_2(verilog) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance regHTRANS (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":639:4:639:19|Removing instance default_slave_sm (in view: COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_DEFAULTSLAVESM_0s_0_1_1_2(verilog) because it does not drive other instances.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2703:2:2703:14|Removing instance masterstage_1 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_2(verilog) because it does not drive other instances.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2767:2:2767:14|Removing instance masterstage_2 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2831:2:2831:14|Removing instance masterstage_3 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_MASTERSTAGE_1_1_85_0s_0_1_0_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance DDR_READY_int (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_READY_int (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\work\sd.v":529:0:529:5|Removing sequential instance demo_mute (in view: work.sdtop(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\work\sd.v":221:0:221:5|Removing sequential instance start_dsd_tx (in view: work.sdtop(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\work\sd.v":227:0:227:5|Removing sequential instance start_pcm_tx (in view: work.sdtop(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\work\sound.v":1847:0:1847:5|Removing sequential instance xxwrrd (in view: work.I2S_DSD_RX24Out(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\work\sd.v":1408:0:1408:5|Removing sequential instance read_en (in view: work.sd_data(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v":2890:1:2890:12|Removing instance slavestage_0 (in view: COREAHBLITE_LIB.COREAHBLITE_MATRIX4X16_1_1_85_65536_0_0_0_0s(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance masterDataInProg[3:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Removing sequential instance sdif0_state[3:0] (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Removing sequential instance sdif1_state[3:0] (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Removing sequential instance sdif2_state[3:0] (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Removing sequential instance sdif3_state[3:0] (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\work\ram.v":115:0:115:5|Removing sequential instance data (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\work\fifo\fifo_0\rtl\vlog\core\corefifo_sync_scntr.v":486:7:486:12|Removing sequential instance genblk6\.afull_r (in view: work.FIFO_FIFO_0_corefifo_sync_scntr_Z2_0(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\work\fifo\fifo_0\rtl\vlog\core\corefifo_sync_scntr.v":474:9:474:14|Removing sequential instance genblk6\.aempty_r (in view: work.FIFO_FIFO_0_corefifo_sync_scntr_Z2_0(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\work\fifo\fifo_0\rtl\vlog\core\corefifo_sync_scntr.v":486:7:486:12|Removing sequential instance genblk6\.afull_r (in view: work.FIFO_FIFO_0_corefifo_sync_scntr_Z2_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\work\fifo\fifo_0\rtl\vlog\core\corefifo_sync_scntr.v":474:9:474:14|Removing sequential instance genblk6\.aempty_r (in view: work.FIFO_FIFO_0_corefifo_sync_scntr_Z2_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":87:56:87:68|Removing instance slave_arbiter (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVESTAGE_0s_0_0_1(verilog)) of type view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z5_0(verilog) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":797:4:797:9|Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":811:4:811:9|Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":825:4:825:9|Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":839:4:839:9|Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP_Z7(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\work\ram.v":115:0:115:5|Removing sequential instance pcm[31:0] (in view: work.mem_controller(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Removing sequential instance arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z5_0(verilog)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=10  set on top level netlist u8

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 153MB peak: 155MB)



Clock Summary
*****************

Start                                                         Requested     Requested     Clock        Clock                    Clock
Clock                                                         Frequency     Period        Type         Group                    Load 
-------------------------------------------------------------------------------------------------------------------------------------
System                                                        100.0 MHz     10.000        system       system_clkgroup          0    
clock138_bck                                                  62.5 MHz      16.000        declared     default_clkgroup         0    
clock_divider|clk2_inferred_clock                             100.0 MHz     10.000        inferred     Inferred_clkgroup_8      420  
clock_divider|clk4_inferred_clock                             100.0 MHz     10.000        inferred     Inferred_clkgroup_9      420  
clock_divider|clk8_inferred_clock                             100.0 MHz     10.000        inferred     Inferred_clkgroup_10     420  
clock_div|clk2_inferred_clock                                 100.0 MHz     10.000        inferred     Inferred_clkgroup_11     1    
clock_div|clk4_inferred_clock                                 100.0 MHz     10.000        inferred     Inferred_clkgroup_12     1    
clock_div|clk8_inferred_clock                                 100.0 MHz     10.000        inferred     Inferred_clkgroup_13     1    
clock_div|clk16_inferred_clock                                100.0 MHz     10.000        inferred     Inferred_clkgroup_14     1    
clock_div|clk32_inferred_clock                                100.0 MHz     10.000        inferred     Inferred_clkgroup_15     1    
dsd_clk                                                       62.5 MHz      16.000        declared     default_clkgroup         0    
gl0                                                           62.5 MHz      16.000        declared     default_clkgroup         0    
in_bck                                                        62.5 MHz      16.000        declared     default_clkgroup         0    
mclk                                                          125.0 MHz     8.000         declared     default_clkgroup         1    
mclk4549                                                      62.5 MHz      16.000        declared     default_clkgroup         0    
mmclk                                                         125.0 MHz     8.000         declared     default_clkgroup         0    
omclk                                                         125.0 MHz     8.000         declared     default_clkgroup         0    
pcm_tx|ii_inferred_clock[5]                                   100.0 MHz     10.000        inferred     Inferred_clkgroup_7      1813 
sample|m_inferred_clock[4]                                    100.0 MHz     10.000        inferred     Inferred_clkgroup_6      452  
sdclk_n                                                       62.5 MHz      16.000        declared     default_clkgroup         0    
sdtop|dsd_clkr_inferred_clock                                 100.0 MHz     10.000        inferred     Inferred_clkgroup_5      76   
sdtop|mmclk_d2_inferred_clock                                 100.0 MHz     10.000        inferred     Inferred_clkgroup_2      41   
sdtop|mmclk_d4_inferred_clock                                 100.0 MHz     10.000        inferred     Inferred_clkgroup_3      1    
spdif_clock                                                   62.5 MHz      16.000        declared     default_clkgroup         0    
u8_FCCC_0_FCCC|GL0_net_inferred_clock                         100.0 MHz     10.000        inferred     Inferred_clkgroup_4      896  
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock                       100.0 MHz     10.000        inferred     Inferred_clkgroup_16     113  
u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_17     15   
u8|clock138_bck                                               100.0 MHz     10.000        inferred     Inferred_clkgroup_0      18   
u8|sdclk                                                      100.0 MHz     10.000        inferred     Inferred_clkgroup_1      382  
wck                                                           62.5 MHz      16.000        declared     default_clkgroup         0    
=====================================================================================================================================

@W: MT530 :"c:\igloo\work\test.v":288:0:288:5|Found inferred clock u8|clock138_bck which controls 18 sequential elements including test_0.u200.i[14:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\crc7.v":63:3:63:8|Found inferred clock u8|sdclk which controls 382 sequential elements including test_0.u100.UD100.UCRC0.CRC[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\sd.v":1832:0:1832:5|Found inferred clock sdtop|mmclk_d2_inferred_clock which controls 41 sequential elements including test_0.u100.u_sample.jishi[31:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\sd.v":255:0:255:5|Found inferred clock sdtop|mmclk_d4_inferred_clock which controls 1 sequential elements including test_0.u100.mmclk_d8. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\sound.v":122:0:122:5|Found inferred clock u8_FCCC_0_FCCC|GL0_net_inferred_clock which controls 896 sequential elements including test_0.u_clock_div.clk2. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\sound.v":122:0:122:5|Found inferred clock sdtop|dsd_clkr_inferred_clock which controls 76 sequential elements including test_0.u_clock_div.clk2. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\sd.v":1865:0:1865:5|Found inferred clock sample|m_inferred_clock[4] which controls 452 sequential elements including test_0.u100.u_sample.source_left_r6[31:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\sound.v":1587:0:1587:5|Found inferred clock pcm_tx|ii_inferred_clock[5] which controls 1813 sequential elements including test_0.u100.UPCMTX.hh_R[8:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\sound.v":122:0:122:5|Found inferred clock clock_divider|clk2_inferred_clock which controls 420 sequential elements including test_0.u_clock_div.clk2. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\sound.v":122:0:122:5|Found inferred clock clock_divider|clk4_inferred_clock which controls 420 sequential elements including test_0.u_clock_div.clk2. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\sound.v":122:0:122:5|Found inferred clock clock_divider|clk8_inferred_clock which controls 420 sequential elements including test_0.u_clock_div.clk2. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\sound.v":125:0:125:5|Found inferred clock clock_div|clk2_inferred_clock which controls 1 sequential elements including test_0.u_clock_div.clk4. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\sound.v":128:0:128:5|Found inferred clock clock_div|clk4_inferred_clock which controls 1 sequential elements including test_0.u_clock_div.clk8. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\sound.v":131:0:131:5|Found inferred clock clock_div|clk8_inferred_clock which controls 1 sequential elements including test_0.u_clock_div.clk16. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\sound.v":134:0:134:5|Found inferred clock clock_div|clk16_inferred_clock which controls 1 sequential elements including test_0.u_clock_div.clk32. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\work\sound.v":137:0:137:5|Found inferred clock clock_div|clk32_inferred_clock which controls 1 sequential elements including test_0.u_clock_div.clk64. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v":64:4:64:9|Found inferred clock u8_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 113 sequential elements including u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Found inferred clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock which controls 15 sequential elements including u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\igloo\soc\z\synthesis\u8.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 155MB)

Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z5_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z7(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine state[7:0] (in view: work.sd_data(verilog))
original code -> new code
   0000 -> 00000001
   0001 -> 00000010
   0010 -> 00000100
   0011 -> 00001000
   0100 -> 00010000
   0101 -> 00100000
   0110 -> 01000000
   0111 -> 10000000
Encoding state machine state[4:0] (in view: work.bigfifo(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state[3:0] (in view: work.mem_controller(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\igloo\work\ram.v":115:0:115:5|There are no possible illegal states for state machine state[3:0] (in view: work.mem_controller(verilog)); safe FSM implementation is not required.
Encoding state machine bus_state[4:0] (in view: work.sdtop(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state[12:0] (in view: work.sdtop(verilog))
original code -> new code
   0000 -> 0000000000001
   0001 -> 0000000000010
   0010 -> 0000000000100
   0011 -> 0000000001000
   0100 -> 0000000010000
   0101 -> 0000000100000
   0110 -> 0000001000000
   0111 -> 0000010000000
   1000 -> 0000100000000
   1001 -> 0001000000000
   1010 -> 0010000000000
   1011 -> 0100000000000
   1100 -> 1000000000000
@W: MF511 |Found issues with constraints. Please check constraint checker report "C:\igloo\soc\z\synthesis\u8_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 159MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 65MB peak: 159MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Jul 03 16:02:42 2021

###########################################################]
Map & Optimize Report

# Sat Jul 03 16:02:42 2021

Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 145MB)

@N: MO111 :"c:\igloo\soc\z\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":20:7:20:16|Tristate driver XTLOSC_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":19:7:19:16|Tristate driver XTLOSC_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net XTLOSC_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":18:7:18:20|Tristate driver RCOSC_1MHZ_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_O2F (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":17:7:17:20|Tristate driver RCOSC_1MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_1MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\u8_sb\fabosc_0\u8_sb_fabosc_0_osc.v":15:7:15:24|Tristate driver RCOSC_25_50MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) on net RCOSC_25_50MHZ_CCC (in view: work.u8_sb_FABOSC_0_OSC(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\fifo\fifo_0\rtl\vlog\core\fifo_fifo_0_ram_wrapper.v":45:25:45:35|Tristate driver B_DB_DETECT (in view: work.FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s_0(verilog)) on net B_DB_DETECT (in view: work.FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\fifo\fifo_0\rtl\vlog\core\fifo_fifo_0_ram_wrapper.v":44:25:44:35|Tristate driver A_DB_DETECT (in view: work.FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s_0(verilog)) on net A_DB_DETECT (in view: work.FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\fifo\fifo_0\rtl\vlog\core\fifo_fifo_0_ram_wrapper.v":43:25:43:36|Tristate driver B_SB_CORRECT (in view: work.FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s_0(verilog)) on net B_SB_CORRECT (in view: work.FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\fifo\fifo_0\rtl\vlog\core\fifo_fifo_0_ram_wrapper.v":42:25:42:36|Tristate driver A_SB_CORRECT (in view: work.FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s_0(verilog)) on net A_SB_CORRECT (in view: work.FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s_0(verilog)) has its enable tied to GND.
@N: MO111 :"c:\igloo\soc\z\component\work\fifo\fifo_0\rtl\vlog\core\fifo_fifo_0_ram_wrapper.v":45:25:45:35|Tristate driver B_DB_DETECT (in view: work.FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s_1(verilog)) on net B_DB_DETECT (in view: work.FIFO_FIFO_0_ram_wrapper_32s_32s_9_9_1s_2s_2s_1(verilog)) has its enable tied to GND.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance matrix4x16.masterstage_0.regHMASTLOCK because it is equivalent to instance matrix4x16.masterstage_0.regHTRANS. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":946:4:946:9|Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":884:4:884:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":912:4:912:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_rcosc_q1 because it is equivalent to instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":898:4:898:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance u8_sb_0.CORERESETP_0.sm0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"c:\igloo\work\sd.v":529:0:529:5|Removing sequential instance demo[17:0] (in view: work.sdtop(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 156MB)

@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Removing sequential instance CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view: work.u8_sb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[6] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[4] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[2] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[31] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[28] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[27] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[26] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[25] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[24] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[23] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[22] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[21] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[20] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[19] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[18] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[1] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":163:0:163:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[0] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[15] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[14] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[13] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[12] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[11] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[10] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[9] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[8] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[7] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[5] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[3] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v":229:0:229:5|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[1] (in view view:work.u8_sb(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[3] (in view: work.u8_sb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[2] (in view: work.u8_sb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v":79:4:79:9|Removing sequential instance CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[1] (in view: work.u8_sb(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
Encoding state machine arbRegSMCurrentState[15:0] (in view: COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z5_1(verilog))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[12] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z5_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[8] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z5_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\igloo\soc\z\component\actel\directcore\coreahblite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v":449:4:449:9|Register bit arbRegSMCurrentState[4] (in view view:COREAHBLITE_LIB.COREAHBLITE_SLAVEARBITER_Z5_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine sm0_state[6:0] (in view: work.CoreResetP_Z7(verilog))
original code -> new code
   000 -> 0000001
   001 -> 0000010
   010 -> 0000100
   011 -> 0001000
   100 -> 0010000
   101 -> 0100000
   110 -> 1000000
Encoding state machine bus_state[4:0] (in view: work.sdtop(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine state[12:0] (in view: work.sdtop(verilog))
original code -> new code
   0000 -> 0000000000001
   0001 -> 0000000000010
   0010 -> 0000000000100
   0011 -> 0000000001000
   0100 -> 0000000010000
   0101 -> 0000000100000
   0110 -> 0000001000000
   0111 -> 0000010000000
   1000 -> 0000100000000
   1001 -> 0001000000000
   1010 -> 0010000000000
   1011 -> 0100000000000
   1100 -> 1000000000000
@N: MO231 :"c:\igloo\work\sound.v":644:0:644:5|Found counter in view:work.sdtop(verilog) instance DSD138.UIN100.cnt[5:0] 
@N: MO231 :"c:\igloo\work\sound.v":608:0:608:5|Found counter in view:work.sdtop(verilog) instance DSD138.UIN100.jishi[31:0] 
@N: MO230 :"c:\igloo\work\sd.v":529:0:529:5|Found up-down counter in view:work.sdtop(verilog) instance i[7:0]  
@N: MO231 :"c:\igloo\work\sd.v":529:0:529:5|Found counter in view:work.sdtop(verilog) instance buffer_under_run[7:0] 
Encoding state machine state[7:0] (in view: work.sd_data(verilog))
original code -> new code
   0000 -> 00000001
   0001 -> 00000010
   0010 -> 00000100
   0011 -> 00001000
   0100 -> 00010000
   0101 -> 00100000
   0110 -> 01000000
   0111 -> 10000000
@N: MO231 :"c:\igloo\work\sd.v":1408:0:1408:5|Found counter in view:work.sd_data(verilog) instance i[9:0] 
@N: MO231 :"c:\igloo\work\sd.v":1408:0:1408:5|Found counter in view:work.sd_data(verilog) instance blkn[4:0] 
@N: MO231 :"c:\igloo\work\sound.v":1722:0:1722:5|Found counter in view:work.dsd_tx(verilog) instance i[4:0] 
@N: MO231 :"c:\igloo\work\sound.v":1684:0:1684:5|Found counter in view:work.pcm_tx(verilog) instance i[5:0] 
@N: MF179 :"c:\igloo\work\sound.v":1370:2:1370:36|Found 32 by 32 bit equality operator ('==') un1_source_left_r18 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1371:2:1371:36|Found 32 by 32 bit equality operator ('==') un1_source_left_r19 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1372:2:1372:36|Found 32 by 32 bit equality operator ('==') un1_source_left_r20 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1373:2:1373:36|Found 32 by 32 bit equality operator ('==') un1_source_left_r21 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1374:2:1374:36|Found 32 by 32 bit equality operator ('==') un1_source_left_r22 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1375:2:1375:36|Found 32 by 32 bit equality operator ('==') un1_source_left_r23 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1376:2:1376:36|Found 32 by 32 bit equality operator ('==') un1_source_left_r24 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1377:2:1377:36|Found 32 by 32 bit equality operator ('==') un1_source_left_r25 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1378:2:1378:36|Found 32 by 32 bit equality operator ('==') un1_source_left_r26 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1379:2:1379:36|Found 32 by 32 bit equality operator ('==') un1_source_left_r27 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1355:2:1355:35|Found 32 by 32 bit equality operator ('==') un1_source_left_r3 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1356:2:1356:35|Found 32 by 32 bit equality operator ('==') un1_source_left_r4 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1357:2:1357:35|Found 32 by 32 bit equality operator ('==') un1_source_left_r5 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1358:2:1358:35|Found 32 by 32 bit equality operator ('==') un1_source_left_r6 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1359:2:1359:35|Found 32 by 32 bit equality operator ('==') un1_source_left_r7 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1360:2:1360:35|Found 32 by 32 bit equality operator ('==') un1_source_left_r8 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1361:2:1361:35|Found 32 by 32 bit equality operator ('==') un1_source_left_r9 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1362:2:1362:36|Found 32 by 32 bit equality operator ('==') un1_source_left_r10 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1363:2:1363:36|Found 32 by 32 bit equality operator ('==') un1_source_left_r11 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1364:2:1364:36|Found 32 by 32 bit equality operator ('==') un1_source_left_r12 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1365:2:1365:36|Found 32 by 32 bit equality operator ('==') un1_source_left_r13 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1366:2:1366:36|Found 32 by 32 bit equality operator ('==') un1_source_left_r14 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1367:2:1367:36|Found 32 by 32 bit equality operator ('==') un1_source_left_r15 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1368:2:1368:36|Found 32 by 32 bit equality operator ('==') un1_source_left_r16 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1369:2:1369:36|Found 32 by 32 bit equality operator ('==') un1_source_left_r17 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1353:13:1353:46|Found 32 by 32 bit equality operator ('==') un1_source_left_r1 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1354:2:1354:35|Found 32 by 32 bit equality operator ('==') un1_source_left_r2 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1406:2:1406:38|Found 32 by 32 bit equality operator ('==') un1_source_right_r17 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1407:2:1407:38|Found 32 by 32 bit equality operator ('==') un1_source_right_r18 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1408:2:1408:38|Found 32 by 32 bit equality operator ('==') un1_source_right_r19 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1409:2:1409:38|Found 32 by 32 bit equality operator ('==') un1_source_right_r20 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1410:2:1410:38|Found 32 by 32 bit equality operator ('==') un1_source_right_r21 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1411:2:1411:38|Found 32 by 32 bit equality operator ('==') un1_source_right_r22 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1412:2:1412:38|Found 32 by 32 bit equality operator ('==') un1_source_right_r23 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1413:2:1413:38|Found 32 by 32 bit equality operator ('==') un1_source_right_r24 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1414:2:1414:38|Found 32 by 32 bit equality operator ('==') un1_source_right_r25 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1415:2:1415:38|Found 32 by 32 bit equality operator ('==') un1_source_right_r26 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1416:2:1416:38|Found 32 by 32 bit equality operator ('==') un1_source_right_r27 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1391:3:1391:38|Found 32 by 32 bit equality operator ('==') un1_source_right_r2 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1392:2:1392:37|Found 32 by 32 bit equality operator ('==') un1_source_right_r3 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1393:2:1393:37|Found 32 by 32 bit equality operator ('==') un1_source_right_r4 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1394:2:1394:37|Found 32 by 32 bit equality operator ('==') un1_source_right_r5 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1395:2:1395:37|Found 32 by 32 bit equality operator ('==') un1_source_right_r6 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1396:2:1396:37|Found 32 by 32 bit equality operator ('==') un1_source_right_r7 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1397:2:1397:37|Found 32 by 32 bit equality operator ('==') un1_source_right_r8 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1398:2:1398:37|Found 32 by 32 bit equality operator ('==') un1_source_right_r9 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1399:2:1399:38|Found 32 by 32 bit equality operator ('==') un1_source_right_r10 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1400:2:1400:38|Found 32 by 32 bit equality operator ('==') un1_source_right_r11 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1401:2:1401:38|Found 32 by 32 bit equality operator ('==') un1_source_right_r12 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1402:2:1402:38|Found 32 by 32 bit equality operator ('==') un1_source_right_r13 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1403:2:1403:38|Found 32 by 32 bit equality operator ('==') un1_source_right_r14 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1404:2:1404:38|Found 32 by 32 bit equality operator ('==') un1_source_right_r15 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1405:2:1405:38|Found 32 by 32 bit equality operator ('==') un1_source_right_r16 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sound.v":1390:10:1390:45|Found 32 by 32 bit equality operator ('==') un1_source_right_r1 (in view: work.pcm_tx(verilog))
@N: MF179 :"c:\igloo\work\sd.v":1854:87:1854:120|Found 32 by 32 bit equality operator ('==') un1_source_left_r1_1 (in view: work.sample(verilog))
@N: MF179 :"c:\igloo\work\sd.v":1854:50:1854:83|Found 32 by 32 bit equality operator ('==') un1_source_left_r2_1 (in view: work.sample(verilog))
@N: MF179 :"c:\igloo\work\sd.v":1854:13:1854:46|Found 32 by 32 bit equality operator ('==') un1_source_left_r3 (in view: work.sample(verilog))
@N: MF179 :"c:\igloo\work\sd.v":1854:124:1854:157|Found 32 by 32 bit equality operator ('==') un1_source_left_r4 (in view: work.sample(verilog))
@N: MF179 :"c:\igloo\work\sd.v":1854:161:1854:194|Found 32 by 32 bit equality operator ('==') un1_source_left_r5 (in view: work.sample(verilog))
@N: MF179 :"c:\igloo\work\sd.v":1856:87:1856:120|Found 32 by 32 bit equality operator ('==') un1_source_left_l1_1 (in view: work.sample(verilog))
@N: MF179 :"c:\igloo\work\sd.v":1856:50:1856:83|Found 32 by 32 bit equality operator ('==') un1_source_left_l2_1 (in view: work.sample(verilog))
@N: MF179 :"c:\igloo\work\sd.v":1856:13:1856:46|Found 32 by 32 bit equality operator ('==') un1_source_left_l3 (in view: work.sample(verilog))
@N: MF179 :"c:\igloo\work\sd.v":1856:161:1856:194|Found 32 by 32 bit equality operator ('==') un1_source_left_l5 (in view: work.sample(verilog))
@N: MF179 :"c:\igloo\work\sd.v":1856:124:1856:157|Found 32 by 32 bit equality operator ('==') un1_source_left_l4 (in view: work.sample(verilog))
@N: MO231 :"c:\igloo\work\sound.v":903:0:903:5|Found counter in view:work.spdif_tx(verilog) instance bit_counter[5:0] 
Encoding state machine state[3:0] (in view: work.mem_controller(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"c:\igloo\work\ram.v":115:0:115:5|There are no possible illegal states for state machine state[3:0] (in view: work.mem_controller(verilog)); safe FSM implementation is not required.
@N: MO231 :"c:\igloo\work\ram.v":115:0:115:5|Found counter in view:work.mem_controller(verilog) instance k[4:0] 
Encoding state machine state[4:0] (in view: work.bigfifo(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
@N: MO231 :"c:\igloo\work\bigfifo.v":143:0:143:5|Found counter in view:work.bigfifo(verilog) instance i[7:0] 
@N: MF179 :|Found 14 by 14 bit equality operator ('==') next_read_addr (in view: work.bigfifo(verilog))
@N: MO231 :"c:\igloo\work\test.v":288:0:288:5|Found counter in view:work.clock138master(verilog) instance i[14:0] 

Starting factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 155MB peak: 156MB)

@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.INIT_DONE_int (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[6] (in view: work.u8(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 168MB peak: 169MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 176MB peak: 179MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 173MB peak: 188MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 176MB peak: 188MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 177MB peak: 188MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 174MB peak: 188MB)

@A: BN291 :"c:\igloo\work\test.v":288:0:288:5|Boundary register test_0.u200.data (in view: work.u8(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: MO106 :"c:\igloo\work\test.v":312:12:312:29|Found ROM .delname. (in view: work.u8(verilog)) with 64 words by 1 bit.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":963:4:963:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif3_spll_lock_q2 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":929:4:929:9|Removing sequential instance u8_sb_0.CORERESETP_0.CONFIG1_DONE_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":870:4:870:9|Removing sequential instance u8_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":856:4:856:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_rcosc (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_q1 (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":755:4:755:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_areset_n_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1646:4:1646:9|Removing sequential instance u8_sb_0.CORERESETP_0.ddr_settled_clk_base (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[5] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[4] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[3] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[2] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[1] (in view: work.u8(verilog)) because it does not drive other instances.
@N: BN362 :"c:\igloo\soc\z\component\actel\directcore\coreresetp\7.1.100\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Removing sequential instance u8_sb_0.CORERESETP_0.sm0_state[0] (in view: work.u8(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 177MB peak: 188MB)


Finished technology mapping (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:11s; Memory used current: 209MB peak: 214MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:11s		    -4.83ns		3520 /      3675
   2		0h:00m:12s		    -3.77ns		3233 /      3687
   3		0h:00m:12s		    -3.77ns		3233 /      3687
   4		0h:00m:12s		    -3.77ns		3234 /      3687
@N: FX271 :"c:\igloo\work\sd.v":1408:0:1408:5|Replicating instance test_0.u100.UD100.data_out_en_ret (in view: work.u8(verilog)) with 4 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   5		0h:00m:13s		    -3.76ns		3236 /      3697


   6		0h:00m:13s		    -3.76ns		3235 /      3697
@N: MF322 |Retiming summary: 65 registers retimed to 92 

		#####  BEGIN RETIMING REPORT  #####

Retiming summary : 65 registers retimed to 92

Original and Pipelined registers replaced by retiming :
		test_0.u100.UD100.data_out_en
		test_0.u100.UPCMTX.hh_L[0]
		test_0.u100.UPCMTX.hh_L[1]
		test_0.u100.UPCMTX.hh_L[2]
		test_0.u100.UPCMTX.hh_L[3]
		test_0.u100.UPCMTX.hh_L[4]
		test_0.u100.UPCMTX.hh_L[5]
		test_0.u100.UPCMTX.hh_L[6]
		test_0.u100.UPCMTX.hh_L[7]
		test_0.u100.UPCMTX.hh_L[8]
		test_0.u100.UPCMTX.hh_R[0]
		test_0.u100.UPCMTX.hh_R[1]
		test_0.u100.UPCMTX.hh_R[2]
		test_0.u100.UPCMTX.hh_R[3]
		test_0.u100.UPCMTX.hh_R[4]
		test_0.u100.UPCMTX.hh_R[5]
		test_0.u100.UPCMTX.hh_R[6]
		test_0.u100.UPCMTX.hh_R[7]
		test_0.u100.UPCMTX.hh_R[8]
		test_0.u100.UPCMTX.samedata_L
		test_0.u100.UPCMTX.samedata_R
		test_0.u100.cmden
		test_0.u100.i[0]
		test_0.u100.i[4]
		test_0.u100.i[5]
		test_0.u100.response[1]
		test_0.u100.response[4]
		test_0.u100.response[5]
		test_0.u100.u_sample.jishi[0]
		test_0.u100.u_sample.jishi[1]
		test_0.u100.u_sample.jishi[2]
		test_0.u100.u_sample.jishi[3]
		test_0.u100.u_sample.jishi[4]
		test_0.u100.u_sample.jishi[5]
		test_0.u100.u_sample.jishi[6]
		test_0.u100.u_sample.jishi[7]
		test_0.u100.u_sample.jishi[8]
		test_0.u100.u_sample.jishi[9]
		test_0.u100.u_sample.jishi[10]
		test_0.u100.u_sample.jishi[11]
		test_0.u100.u_sample.jishi[12]
		test_0.u100.u_sample.jishi[13]
		test_0.u100.u_sample.jishi[14]
		test_0.u100.u_sample.jishi[15]
		test_0.u100.u_sample.jishi[16]
		test_0.u100.u_sample.jishi[17]
		test_0.u100.u_sample.jishi[18]
		test_0.u100.u_sample.jishi[19]
		test_0.u100.u_sample.jishi[20]
		test_0.u100.u_sample.jishi[21]
		test_0.u100.u_sample.jishi[22]
		test_0.u100.u_sample.jishi[23]
		test_0.u100.u_sample.jishi[24]
		test_0.u100.u_sample.jishi[25]
		test_0.u100.u_sample.jishi[26]
		test_0.u100.u_sample.jishi[27]
		test_0.u100.u_sample.jishi[28]
		test_0.u100.u_sample.jishi[29]
		test_0.u100.u_sample.jishi[30]
		test_0.u100.u_sample.jishi[31]
		u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2]
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[1]
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[2]
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[3]
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[2]

New registers created by retiming :
		test_0.u100.UD100.data_out_en_ret
		test_0.u100.UD100.data_out_en_ret_fast
		test_0.u100.UPCMTX.hh_L_ret[0]
		test_0.u100.UPCMTX.hh_L_ret[1]
		test_0.u100.UPCMTX.hh_L_ret[2]
		test_0.u100.UPCMTX.hh_L_ret[3]
		test_0.u100.UPCMTX.hh_L_ret[4]
		test_0.u100.UPCMTX.hh_L_ret[5]
		test_0.u100.UPCMTX.hh_L_ret[6]
		test_0.u100.UPCMTX.hh_L_ret[7]
		test_0.u100.UPCMTX.hh_L_ret[8]
		test_0.u100.UPCMTX.hh_L_ret_8
		test_0.u100.UPCMTX.hh_L_ret_9
		test_0.u100.UPCMTX.hh_R_ret[0]
		test_0.u100.UPCMTX.hh_R_ret[1]
		test_0.u100.UPCMTX.hh_R_ret[2]
		test_0.u100.UPCMTX.hh_R_ret[3]
		test_0.u100.UPCMTX.hh_R_ret[4]
		test_0.u100.UPCMTX.hh_R_ret[5]
		test_0.u100.UPCMTX.hh_R_ret[6]
		test_0.u100.UPCMTX.hh_R_ret[7]
		test_0.u100.UPCMTX.hh_R_ret[8]
		test_0.u100.UPCMTX.hh_R_ret_8
		test_0.u100.UPCMTX.hh_R_ret_9
		test_0.u100.cmden_ret
		test_0.u100.i_ret
		test_0.u100.i_ret_0
		test_0.u100.i_ret_1
		test_0.u100.i_ret_2
		test_0.u100.i_ret_4
		test_0.u100.i_ret_6
		test_0.u100.i_ret_7
		test_0.u100.i_ret_8
		test_0.u100.i_ret_9
		test_0.u100.n_response_cnst_4_7_0_.response_ret
		test_0.u100.n_response_cnst_4_7_0_.response_ret_1
		test_0.u100.n_response_cnst_4_7_0_.response_ret_2
		test_0.u100.response_ret
		test_0.u100.response_ret_0
		test_0.u100.response_ret_1
		test_0.u100.response_ret_2
		test_0.u100.response_ret_3
		test_0.u100.response_ret_4
		test_0.u100.response_ret_5
		test_0.u100.response_ret_6
		test_0.u100.response_ret_7
		test_0.u100.response_ret_8
		test_0.u100.response_ret_9
		test_0.u100.response_ret_10
		test_0.u100.u_sample.jishi_ret[0]
		test_0.u100.u_sample.jishi_ret[1]
		test_0.u100.u_sample.jishi_ret[2]
		test_0.u100.u_sample.jishi_ret[3]
		test_0.u100.u_sample.jishi_ret[4]
		test_0.u100.u_sample.jishi_ret[5]
		test_0.u100.u_sample.jishi_ret[6]
		test_0.u100.u_sample.jishi_ret[7]
		test_0.u100.u_sample.jishi_ret[8]
		test_0.u100.u_sample.jishi_ret[9]
		test_0.u100.u_sample.jishi_ret[10]
		test_0.u100.u_sample.jishi_ret[11]
		test_0.u100.u_sample.jishi_ret[12]
		test_0.u100.u_sample.jishi_ret[13]
		test_0.u100.u_sample.jishi_ret[14]
		test_0.u100.u_sample.jishi_ret[15]
		test_0.u100.u_sample.jishi_ret[16]
		test_0.u100.u_sample.jishi_ret[17]
		test_0.u100.u_sample.jishi_ret[18]
		test_0.u100.u_sample.jishi_ret[19]
		test_0.u100.u_sample.jishi_ret[20]
		test_0.u100.u_sample.jishi_ret[21]
		test_0.u100.u_sample.jishi_ret[22]
		test_0.u100.u_sample.jishi_ret[23]
		test_0.u100.u_sample.jishi_ret[24]
		test_0.u100.u_sample.jishi_ret[25]
		test_0.u100.u_sample.jishi_ret[26]
		test_0.u100.u_sample.jishi_ret[27]
		test_0.u100.u_sample.jishi_ret[28]
		test_0.u100.u_sample.jishi_ret[29]
		test_0.u100.u_sample.jishi_ret[30]
		test_0.u100.u_sample.jishi_ret[31]
		test_0.u100.u_sample.jishi_ret_31
		test_0.u100.u_sample.source_left_l0_ret
		test_0.u100.u_sample.source_left_l1_ret_0
		test_0.u100.u_sample.source_left_l2_ret_0
		test_0.u100.u_sample.source_left_r0_ret
		test_0.u100.u_sample.source_left_r1_ret_0
		test_0.u100.u_sample.source_left_r2_ret_0
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_2
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_3
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_4
		u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_5


		#####   END RETIMING REPORT  #####

@N: FP130 |Promoting Net test_0.u100.reset_n_i_i on CLKINT  I_525 
@N: FP130 |Promoting Net test_0.u100.UPCMTX.ii[5] on CLKINT  I_526 
@N: FP130 |Promoting Net test_0.u100.u_sample.m[4] on CLKINT  I_527 
@N: FP130 |Promoting Net u8_sb_0_HPMS_READY on CLKINT  I_528 
@N: FP130 |Promoting Net test_0.u100.USPDIF_TX.reset_n_i_i on CLKINT  I_529 
@N: FP130 |Promoting Net test_0.u100.UD100.crc_clr on CLKINT  I_530 
@N: FP130 |Promoting Net test_0.u100.mmclk_d2 on CLKINT  I_531 
@N: FP130 |Promoting Net test_0.u200.reset_n_i_i on CLKINT  I_532 
@N: FP130 |Promoting Net clock138_bck_c on CLKINT  I_533 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 212MB peak: 218MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 214MB peak: 218MB)

@N: MT611 :|Automatically generated clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock is not used and is being removed


@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
3 non-gated/non-generated clock tree(s) driving 402 clock pin(s) of sequential element(s)
18 gated/generated clock tree(s) driving 3304 clock pin(s) of sequential element(s)
0 instances converted, 3304 sequential instances remain driven by gated/generated clocks

==================================== Non-Gated/Non-Generated Clocks =====================================
Clock Tree ID     Driving Element     Drive Element Type           Fanout     Sample Instance            
---------------------------------------------------------------------------------------------------------
@K:CKID0019       sdclk               port                         383        test_0.u100.response_ret_10
@K:CKID0020       clock138_bck        port                         18         test_0.u200.i[14]          
@K:CKID0021       mclk                clock definition on port     1          test_0.u100.mmclk_d2       
=========================================================================================================
=========================================================================================== Gated/Generated Clocks ============================================================================================
Clock Tree ID     Driving Element                                      Drive Element Type     Fanout     Sample Instance                            Explanation                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       test_0.u100.UPCMTX.ii[5]                             SLE                    1868       test_0.u100.UPCMTX.source_right_r20[3]     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0002       FCCC_0.CCC_INST                                      CCC                    475        test_0.u100.uctrl.old_bck                  No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0003       test_0.u100.u_sample.m[4]                            SLE                    468        test_0.u100.u_sample.source_left_l6[0]     No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0004       test_0.u100.dsd_clkr                                 SLE                    74         test_0.u100.u_sample.m[4]                  No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0005       u8_sb_0.CCC_0.CCC_INST                               CCC                    47         u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST        No gated clock conversion method for cell cell:work.MSS_005
@K:CKID0006       test_0.u100.mmclk_d2                                 SLE                    42         test_0.u100.mmclk_d4                       No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0007       test_0.u_clock_div.clk32                             SLE                    1          test_0.u_clock_div.clk64                   No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0008       test_0.u_clock_div.clk16                             SLE                    1          test_0.u_clock_div.clk32                   No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0009       test_0.u_clock_div.clk8                              SLE                    1          test_0.u_clock_div.clk16                   No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0010       test_0.u_clock_div.clk4                              SLE                    1          test_0.u_clock_div.clk8                    No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0011       test_0.u_clock_div.clk2                              SLE                    1          test_0.u_clock_div.clk4                    No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0012       test_0.u100.DSD138.UIN100.UCK0.clk8                  SLE                    1          test_0.u100.DSD138.UIN100.UCK0.clk16       No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0013       test_0.u100.DSD138.UIN100.UCK0.clk4                  SLE                    1          test_0.u100.DSD138.UIN100.UCK0.clk8        No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0014       test_0.u100.DSD138.UIN100.UCK0.clk2                  SLE                    1          test_0.u100.DSD138.UIN100.UCK0.clk4        No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0015       test_0.u100.mmclk_d4                                 SLE                    1          test_0.u100.mmclk_d8                       No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0016       test_0.u100.DSD138.UIN100.un1_bckox2_1               CFG2                   68         test_0.u100.USPDIF_TX.bit_counter[5]       No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0017       test_0.u100.DSD138.UIN100.UCK0.bcko_u_3_RNI3EM53     CFG4                   252        test_0.u100.DSD138.UIN100.cnt[5]           No gated clock conversion method for cell cell:ACG4.SLE    
@K:CKID0018       test_0.u100.DSD138.UIN100.UCK0.pobck                 CFG3                   1          test_0.u_clock_div.clk2                    No gated clock conversion method for cell cell:ACG4.SLE    
===============================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:14s; Memory used current: 160MB peak: 218MB)

Writing Analyst data base C:\igloo\soc\z\synthesis\synwork\u8_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 198MB peak: 218MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\igloo\soc\z\synthesis\u8.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@W: BW150 :|Cannot forward annotate set_clock_groups command because clock u8_sb_FABOSC_0_OSC|N_RCOSC_25_50MHZ_CLKOUT_inferred_clock cannot be found
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 199MB peak: 218MB)


Start final timing analysis (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 195MB peak: 218MB)

@W: MT246 :"c:\igloo\soc\z\component\work\u8_sb\ccc_0\u8_sb_ccc_0_fccc.v":20:36:20:43|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock u8|clock138_bck with period 10.00ns. Please declare a user-defined clock on object "p:clock138_bck"
@N: MT615 |Found clock mclk with period 8.00ns 
@W: MT420 |Found inferred clock u8|sdclk with period 10.00ns. Please declare a user-defined clock on object "p:sdclk"
@N: MT615 |Found clock wck with period 16.00ns 
@W: MT420 |Found inferred clock sdtop|dsd_clkr_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.dsd_clkr"
@W: MT420 |Found inferred clock sdtop|mmclk_d4_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.mmclk_d4"
@W: MT420 |Found inferred clock sdtop|mmclk_d2_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.mmclk_d2"
@W: MT420 |Found inferred clock sample|m_inferred_clock[4] with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.u_sample.m[4]"
@W: MT420 |Found inferred clock pcm_tx|ii_inferred_clock[5] with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.UPCMTX.ii[5]"
@W: MT420 |Found inferred clock clock_divider|clk8_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.DSD138.UIN100.UCK0.clk8"
@W: MT420 |Found inferred clock clock_divider|clk4_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.DSD138.UIN100.UCK0.clk4"
@W: MT420 |Found inferred clock clock_divider|clk2_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u100.DSD138.UIN100.UCK0.clk2"
@W: MT420 |Found inferred clock clock_div|clk32_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u_clock_div.clk32"
@W: MT420 |Found inferred clock clock_div|clk16_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u_clock_div.clk16"
@W: MT420 |Found inferred clock clock_div|clk8_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u_clock_div.clk8"
@W: MT420 |Found inferred clock clock_div|clk4_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u_clock_div.clk4"
@W: MT420 |Found inferred clock clock_div|clk2_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:test_0.u_clock_div.clk2"
@W: MT420 |Found inferred clock u8_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:u8_sb_0.CCC_0.GL0_net"
@W: MT420 |Found inferred clock u8_FCCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:FCCC_0.GL0_net"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Jul 03 16:02:59 2021
#


Top view:               u8
Requested Frequency:    62.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\igloo\soc\z\designer\u8\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.259

                                            Requested     Estimated     Requested     Estimated               Clock        Clock               
Starting Clock                              Frequency     Frequency     Period        Period        Slack     Type         Group               
-----------------------------------------------------------------------------------------------------------------------------------------------
clock_divider|clk2_inferred_clock           100.0 MHz     191.0 MHz     10.000        5.235         4.765     inferred     Inferred_clkgroup_8 
clock_divider|clk4_inferred_clock           100.0 MHz     191.0 MHz     10.000        5.235         4.765     inferred     Inferred_clkgroup_9 
clock_divider|clk8_inferred_clock           100.0 MHz     191.0 MHz     10.000        5.235         4.765     inferred     Inferred_clkgroup_10
clock_div|clk2_inferred_clock               100.0 MHz     573.0 MHz     10.000        1.745         8.255     inferred     Inferred_clkgroup_11
clock_div|clk4_inferred_clock               100.0 MHz     573.0 MHz     10.000        1.745         8.255     inferred     Inferred_clkgroup_12
clock_div|clk8_inferred_clock               100.0 MHz     573.0 MHz     10.000        1.745         8.255     inferred     Inferred_clkgroup_13
clock_div|clk16_inferred_clock              100.0 MHz     573.0 MHz     10.000        1.745         8.255     inferred     Inferred_clkgroup_14
clock_div|clk32_inferred_clock              100.0 MHz     771.2 MHz     10.000        1.297         8.703     inferred     Inferred_clkgroup_15
mclk                                        125.0 MHz     573.0 MHz     8.000         1.745         6.255     declared     default_clkgroup    
pcm_tx|ii_inferred_clock[5]                 100.0 MHz     324.8 MHz     10.000        3.079         6.922     inferred     Inferred_clkgroup_7 
sample|m_inferred_clock[4]                  100.0 MHz     311.0 MHz     10.000        3.215         6.785     inferred     Inferred_clkgroup_6 
sdtop|dsd_clkr_inferred_clock               100.0 MHz     274.1 MHz     10.000        3.648         6.352     inferred     Inferred_clkgroup_5 
sdtop|mmclk_d2_inferred_clock               100.0 MHz     181.2 MHz     10.000        5.518         4.482     inferred     Inferred_clkgroup_2 
sdtop|mmclk_d4_inferred_clock               100.0 MHz     771.2 MHz     10.000        1.297         8.703     inferred     Inferred_clkgroup_3 
u8_FCCC_0_FCCC|GL0_net_inferred_clock       100.0 MHz     170.0 MHz     10.000        5.882         4.118     inferred     Inferred_clkgroup_4 
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     100.0 MHz     102.7 MHz     10.000        9.741         0.259     inferred     Inferred_clkgroup_16
u8|clock138_bck                             100.0 MHz     322.8 MHz     10.000        3.098         6.902     inferred     Inferred_clkgroup_0 
u8|sdclk                                    100.0 MHz     130.3 MHz     10.000        7.676         2.324     inferred     Inferred_clkgroup_1 
wck                                         62.5 MHz      NA            16.000        NA            NA        declared     default_clkgroup    
System                                      100.0 MHz     226.5 MHz     10.000        4.415         5.585     system       system_clkgroup     
===============================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack
@W: MT548 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":8:0:8:0|Source for clock mmclk not found in netlist. Run the constraint checker to verify if constraints are applied correctly.
@W: MT548 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":9:0:9:0|Source for clock omclk not found in netlist. Run the constraint checker to verify if constraints are applied correctly.
@W: MT548 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":10:0:10:0|Source for clock gl0 not found in netlist. Run the constraint checker to verify if constraints are applied correctly.
@W: MT548 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":11:0:11:0|Source for clock sdclk_n not found in netlist. Run the constraint checker to verify if constraints are applied correctly.
@W: MT548 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":13:0:13:0|Source for clock clock138_bck not found in netlist. Run the constraint checker to verify if constraints are applied correctly.
@W: MT548 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":14:0:14:0|Source for clock spdif_clock not found in netlist. Run the constraint checker to verify if constraints are applied correctly.
@W: MT548 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":15:0:15:0|Source for clock mclk4549 not found in netlist. Run the constraint checker to verify if constraints are applied correctly.
@W: MT548 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":16:0:16:0|Source for clock dsd_clk not found in netlist. Run the constraint checker to verify if constraints are applied correctly.
@W: MT548 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":17:0:17:0|Source for clock in_bck not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks                                                                            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                 Ending                                   |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                   u8_FCCC_0_FCCC|GL0_net_inferred_clock    |  10.000      5.585  |  No paths    -      |  No paths    -      |  No paths    -    
mclk                                     mclk                                     |  8.000       6.255  |  No paths    -      |  No paths    -      |  No paths    -    
u8|clock138_bck                          u8|clock138_bck                          |  10.000      6.902  |  No paths    -      |  No paths    -      |  No paths    -    
u8|sdclk                                 u8|sdclk                                 |  No paths    -      |  10.000      2.324  |  5.000       3.642  |  No paths    -    
u8|sdclk                                 u8_FCCC_0_FCCC|GL0_net_inferred_clock    |  No paths    -      |  No paths    -      |  No paths    -      |  Diff grp    -    
u8|sdclk                                 clock_divider|clk2_inferred_clock        |  No paths    -      |  No paths    -      |  No paths    -      |  Diff grp    -    
u8|sdclk                                 clock_divider|clk4_inferred_clock        |  No paths    -      |  No paths    -      |  No paths    -      |  Diff grp    -    
u8|sdclk                                 clock_divider|clk8_inferred_clock        |  No paths    -      |  No paths    -      |  No paths    -      |  Diff grp    -    
sdtop|mmclk_d2_inferred_clock            sdtop|mmclk_d2_inferred_clock            |  10.000      4.482  |  No paths    -      |  No paths    -      |  No paths    -    
sdtop|mmclk_d2_inferred_clock            sdtop|dsd_clkr_inferred_clock            |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
sdtop|mmclk_d4_inferred_clock            sdtop|mmclk_d4_inferred_clock            |  10.000      8.703  |  No paths    -      |  No paths    -      |  No paths    -    
u8_FCCC_0_FCCC|GL0_net_inferred_clock    u8|sdclk                                 |  No paths    -      |  No paths    -      |  Diff grp    -      |  No paths    -    
u8_FCCC_0_FCCC|GL0_net_inferred_clock    sdtop|mmclk_d2_inferred_clock            |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
u8_FCCC_0_FCCC|GL0_net_inferred_clock    u8_FCCC_0_FCCC|GL0_net_inferred_clock    |  10.000      4.118  |  10.000      8.255  |  No paths    -      |  No paths    -    
u8_FCCC_0_FCCC|GL0_net_inferred_clock    sdtop|dsd_clkr_inferred_clock            |  Diff grp    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
u8_FCCC_0_FCCC|GL0_net_inferred_clock    sample|m_inferred_clock[4]               |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
u8_FCCC_0_FCCC|GL0_net_inferred_clock    pcm_tx|ii_inferred_clock[5]              |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
u8_FCCC_0_FCCC|GL0_net_inferred_clock    clock_divider|clk2_inferred_clock        |  Diff grp    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
u8_FCCC_0_FCCC|GL0_net_inferred_clock    clock_divider|clk4_inferred_clock        |  Diff grp    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
u8_FCCC_0_FCCC|GL0_net_inferred_clock    clock_divider|clk8_inferred_clock        |  Diff grp    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
u8_FCCC_0_FCCC|GL0_net_inferred_clock    u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
sdtop|dsd_clkr_inferred_clock            u8_FCCC_0_FCCC|GL0_net_inferred_clock    |  Diff grp    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
sdtop|dsd_clkr_inferred_clock            sdtop|dsd_clkr_inferred_clock            |  10.000      6.352  |  10.000      8.255  |  No paths    -      |  No paths    -    
sdtop|dsd_clkr_inferred_clock            clock_divider|clk2_inferred_clock        |  No paths    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
sdtop|dsd_clkr_inferred_clock            clock_divider|clk4_inferred_clock        |  No paths    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
sdtop|dsd_clkr_inferred_clock            clock_divider|clk8_inferred_clock        |  No paths    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
sample|m_inferred_clock[4]               sdtop|dsd_clkr_inferred_clock            |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
sample|m_inferred_clock[4]               sample|m_inferred_clock[4]               |  10.000      6.785  |  No paths    -      |  No paths    -      |  No paths    -    
pcm_tx|ii_inferred_clock[5]              u8_FCCC_0_FCCC|GL0_net_inferred_clock    |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
pcm_tx|ii_inferred_clock[5]              pcm_tx|ii_inferred_clock[5]              |  10.000      6.922  |  No paths    -      |  No paths    -      |  No paths    -    
pcm_tx|ii_inferred_clock[5]              clock_divider|clk2_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
pcm_tx|ii_inferred_clock[5]              clock_divider|clk4_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
pcm_tx|ii_inferred_clock[5]              clock_divider|clk8_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
clock_divider|clk2_inferred_clock        u8_FCCC_0_FCCC|GL0_net_inferred_clock    |  Diff grp    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
clock_divider|clk2_inferred_clock        sdtop|dsd_clkr_inferred_clock            |  No paths    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
clock_divider|clk2_inferred_clock        clock_divider|clk2_inferred_clock        |  10.000      4.765  |  10.000      8.255  |  No paths    -      |  No paths    -    
clock_divider|clk2_inferred_clock        clock_divider|clk4_inferred_clock        |  Diff grp    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
clock_divider|clk2_inferred_clock        clock_divider|clk8_inferred_clock        |  Diff grp    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
clock_divider|clk4_inferred_clock        u8_FCCC_0_FCCC|GL0_net_inferred_clock    |  Diff grp    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
clock_divider|clk4_inferred_clock        sdtop|dsd_clkr_inferred_clock            |  No paths    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
clock_divider|clk4_inferred_clock        clock_divider|clk2_inferred_clock        |  Diff grp    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
clock_divider|clk4_inferred_clock        clock_divider|clk4_inferred_clock        |  10.000      4.765  |  10.000      8.255  |  No paths    -      |  No paths    -    
clock_divider|clk4_inferred_clock        clock_divider|clk8_inferred_clock        |  Diff grp    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
clock_divider|clk8_inferred_clock        u8_FCCC_0_FCCC|GL0_net_inferred_clock    |  Diff grp    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
clock_divider|clk8_inferred_clock        sdtop|dsd_clkr_inferred_clock            |  No paths    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
clock_divider|clk8_inferred_clock        clock_divider|clk2_inferred_clock        |  Diff grp    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
clock_divider|clk8_inferred_clock        clock_divider|clk4_inferred_clock        |  Diff grp    -      |  Diff grp    -      |  No paths    -      |  No paths    -    
clock_divider|clk8_inferred_clock        clock_divider|clk8_inferred_clock        |  10.000      4.765  |  10.000      8.255  |  No paths    -      |  No paths    -    
clock_div|clk2_inferred_clock            clock_div|clk2_inferred_clock            |  10.000      8.255  |  No paths    -      |  No paths    -      |  No paths    -    
clock_div|clk4_inferred_clock            clock_div|clk4_inferred_clock            |  10.000      8.255  |  No paths    -      |  No paths    -      |  No paths    -    
clock_div|clk8_inferred_clock            clock_div|clk8_inferred_clock            |  10.000      8.255  |  No paths    -      |  No paths    -      |  No paths    -    
clock_div|clk16_inferred_clock           clock_div|clk16_inferred_clock           |  10.000      8.255  |  No paths    -      |  No paths    -      |  No paths    -    
clock_div|clk32_inferred_clock           clock_div|clk32_inferred_clock           |  10.000      8.703  |  No paths    -      |  No paths    -      |  No paths    -    
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  u8|sdclk                                 |  No paths    -      |  No paths    -      |  Diff grp    -      |  No paths    -    
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  u8_FCCC_0_FCCC|GL0_net_inferred_clock    |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  clock_divider|clk2_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  clock_divider|clk4_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  clock_divider|clk8_inferred_clock        |  Diff grp    -      |  No paths    -      |  No paths    -      |  No paths    -    
u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  u8_sb_CCC_0_FCCC|GL0_net_inferred_clock  |  10.000      0.259  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: clock_divider|clk2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                     Starting                                                                  Arrival          
Instance                                                                             Reference                             Type     Pin     Net                Time        Slack
                                                                                     Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.USPDIF_TX.bit_counter[0]                                                 clock_divider|clk2_inferred_clock     SLE      Q       bit_counter[0]     0.108       4.765
test_0.u100.USPDIF_TX.bit_counter[1]                                                 clock_divider|clk2_inferred_clock     SLE      Q       bit_counter[1]     0.108       4.847
test_0.u100.USPDIF_TX.bit_counter[2]                                                 clock_divider|clk2_inferred_clock     SLE      Q       bit_counter[2]     0.108       4.924
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.rdcnt_1[7]     clock_divider|clk2_inferred_clock     SLE      Q       rdcnt_r[7]         0.108       4.997
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.rdcnt_1[6]     clock_divider|clk2_inferred_clock     SLE      Q       rdcnt_r[6]         0.108       5.074
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.rdcnt_1[2]     clock_divider|clk2_inferred_clock     SLE      Q       rdcnt_r[2]         0.108       5.075
test_0.u100.UPCMTX.lrck_r0                                                           clock_divider|clk2_inferred_clock     SLE      Q       lrck_r0            0.108       5.104
test_0.u100.UPCMTX.U_FIFO_L.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.rdcnt_1[2]     clock_divider|clk2_inferred_clock     SLE      Q       rdcnt_l[2]         0.108       5.110
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.rdcnt_1[1]     clock_divider|clk2_inferred_clock     SLE      Q       rdcnt_r[1]         0.108       5.152
test_0.u100.UPCMTX.U_FIFO_L.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.rdcnt_1[1]     clock_divider|clk2_inferred_clock     SLE      Q       rdcnt_l[1]         0.108       5.187
================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                        Starting                                                                                Required          
Instance                                                                                Reference                             Type     Pin     Net                              Time         Slack
                                                                                        Clock                                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.USPDIF_TX.data_out_buffer[2]                                                clock_divider|clk2_inferred_clock     SLE      D       data_out_buffer_14_0_iv_i[2]     9.745        4.765
test_0.u100.USPDIF_TX.data_out_buffer[0]                                                clock_divider|clk2_inferred_clock     SLE      D       data_out_buffer_14[0]            9.745        4.844
test_0.u100.USPDIF_TX.data_out_buffer[4]                                                clock_divider|clk2_inferred_clock     SLE      D       data_out_buffer_14_0_iv_i[4]     9.745        4.917
test_0.u100.USPDIF_TX.data_out_buffer[6]                                                clock_divider|clk2_inferred_clock     SLE      D       data_out_buffer_14[6]            9.745        4.951
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.re_set                                               clock_divider|clk2_inferred_clock     SLE      EN      N_30_i                           9.662        4.997
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.re_pulse_d1                                          clock_divider|clk2_inferred_clock     SLE      D       re_pulse                         9.745        5.079
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.sc_r[9]           clock_divider|clk2_inferred_clock     SLE      D       sc_r_5[9]                        9.745        5.104
test_0.u100.UPCMTX.U_FIFO_L.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.memraddr_r[0]     clock_divider|clk2_inferred_clock     SLE      EN      N_693_i                          9.662        5.110
test_0.u100.UPCMTX.U_FIFO_L.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.memraddr_r[1]     clock_divider|clk2_inferred_clock     SLE      EN      N_693_i                          9.662        5.110
test_0.u100.UPCMTX.U_FIFO_L.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.memraddr_r[2]     clock_divider|clk2_inferred_clock     SLE      EN      N_693_i                          9.662        5.110
==================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      4.980
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.765

    Number of logic level(s):                5
    Starting point:                          test_0.u100.USPDIF_TX.bit_counter[0] / Q
    Ending point:                            test_0.u100.USPDIF_TX.data_out_buffer[2] / D
    The start point is clocked by            clock_divider|clk2_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_divider|clk2_inferred_clock [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
test_0.u100.USPDIF_TX.bit_counter[0]                   SLE      Q        Out     0.108     0.108       -         
bit_counter[0]                                         Net      -        -       0.814     -           5         
test_0.u100.USPDIF_TX.data_out_buffer64                CFG3     C        In      -         0.923       -         
test_0.u100.USPDIF_TX.data_out_buffer64                CFG3     Y        Out     0.210     1.132       -         
data_out_buffer64                                      Net      -        -       0.900     -           14        
test_0.u100.USPDIF_TX.data_out_buffer_1_sqmuxa         CFG4     B        In      -         2.033       -         
test_0.u100.USPDIF_TX.data_out_buffer_1_sqmuxa         CFG4     Y        Out     0.164     2.197       -         
data_out_buffer_1_sqmuxa                               Net      -        -       0.715     -           4         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_2[2]     CFG4     D        In      -         2.912       -         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_2[2]     CFG4     Y        Out     0.288     3.199       -         
data_out_buffer_14_0_iv_2[2]                           Net      -        -       0.556     -           1         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_4[2]     CFG4     D        In      -         3.755       -         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_4[2]     CFG4     Y        Out     0.288     4.043       -         
data_out_buffer_14_0_iv_4[2]                           Net      -        -       0.556     -           1         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_i[2]     CFG4     C        In      -         4.598       -         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_i[2]     CFG4     Y        Out     0.223     4.821       -         
data_out_buffer_14_0_iv_i[2]                           Net      -        -       0.159     -           1         
test_0.u100.USPDIF_TX.data_out_buffer[2]               SLE      D        In      -         4.980       -         
=================================================================================================================
Total path delay (propagation time + setup) of 5.235 is 1.536(29.3%) logic and 3.699(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_divider|clk4_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                     Starting                                                                  Arrival          
Instance                                                                             Reference                             Type     Pin     Net                Time        Slack
                                                                                     Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.USPDIF_TX.bit_counter[0]                                                 clock_divider|clk4_inferred_clock     SLE      Q       bit_counter[0]     0.108       4.765
test_0.u100.USPDIF_TX.bit_counter[1]                                                 clock_divider|clk4_inferred_clock     SLE      Q       bit_counter[1]     0.108       4.847
test_0.u100.USPDIF_TX.bit_counter[2]                                                 clock_divider|clk4_inferred_clock     SLE      Q       bit_counter[2]     0.108       4.924
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.rdcnt_1[7]     clock_divider|clk4_inferred_clock     SLE      Q       rdcnt_r[7]         0.108       4.997
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.rdcnt_1[6]     clock_divider|clk4_inferred_clock     SLE      Q       rdcnt_r[6]         0.108       5.074
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.rdcnt_1[2]     clock_divider|clk4_inferred_clock     SLE      Q       rdcnt_r[2]         0.108       5.075
test_0.u100.UPCMTX.lrck_r0                                                           clock_divider|clk4_inferred_clock     SLE      Q       lrck_r0            0.108       5.104
test_0.u100.UPCMTX.U_FIFO_L.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.rdcnt_1[2]     clock_divider|clk4_inferred_clock     SLE      Q       rdcnt_l[2]         0.108       5.110
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.rdcnt_1[1]     clock_divider|clk4_inferred_clock     SLE      Q       rdcnt_r[1]         0.108       5.152
test_0.u100.UPCMTX.U_FIFO_L.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.rdcnt_1[1]     clock_divider|clk4_inferred_clock     SLE      Q       rdcnt_l[1]         0.108       5.187
================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                        Starting                                                                                Required          
Instance                                                                                Reference                             Type     Pin     Net                              Time         Slack
                                                                                        Clock                                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.USPDIF_TX.data_out_buffer[2]                                                clock_divider|clk4_inferred_clock     SLE      D       data_out_buffer_14_0_iv_i[2]     9.745        4.765
test_0.u100.USPDIF_TX.data_out_buffer[0]                                                clock_divider|clk4_inferred_clock     SLE      D       data_out_buffer_14[0]            9.745        4.844
test_0.u100.USPDIF_TX.data_out_buffer[4]                                                clock_divider|clk4_inferred_clock     SLE      D       data_out_buffer_14_0_iv_i[4]     9.745        4.917
test_0.u100.USPDIF_TX.data_out_buffer[6]                                                clock_divider|clk4_inferred_clock     SLE      D       data_out_buffer_14[6]            9.745        4.951
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.re_set                                               clock_divider|clk4_inferred_clock     SLE      EN      N_30_i                           9.662        4.997
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.re_pulse_d1                                          clock_divider|clk4_inferred_clock     SLE      D       re_pulse                         9.745        5.079
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.sc_r[9]           clock_divider|clk4_inferred_clock     SLE      D       sc_r_5[9]                        9.745        5.104
test_0.u100.UPCMTX.U_FIFO_L.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.memraddr_r[0]     clock_divider|clk4_inferred_clock     SLE      EN      N_693_i                          9.662        5.110
test_0.u100.UPCMTX.U_FIFO_L.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.memraddr_r[1]     clock_divider|clk4_inferred_clock     SLE      EN      N_693_i                          9.662        5.110
test_0.u100.UPCMTX.U_FIFO_L.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.memraddr_r[2]     clock_divider|clk4_inferred_clock     SLE      EN      N_693_i                          9.662        5.110
==================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      4.980
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.765

    Number of logic level(s):                5
    Starting point:                          test_0.u100.USPDIF_TX.bit_counter[0] / Q
    Ending point:                            test_0.u100.USPDIF_TX.data_out_buffer[2] / D
    The start point is clocked by            clock_divider|clk4_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_divider|clk4_inferred_clock [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
test_0.u100.USPDIF_TX.bit_counter[0]                   SLE      Q        Out     0.108     0.108       -         
bit_counter[0]                                         Net      -        -       0.814     -           5         
test_0.u100.USPDIF_TX.data_out_buffer64                CFG3     C        In      -         0.923       -         
test_0.u100.USPDIF_TX.data_out_buffer64                CFG3     Y        Out     0.210     1.132       -         
data_out_buffer64                                      Net      -        -       0.900     -           14        
test_0.u100.USPDIF_TX.data_out_buffer_1_sqmuxa         CFG4     B        In      -         2.033       -         
test_0.u100.USPDIF_TX.data_out_buffer_1_sqmuxa         CFG4     Y        Out     0.164     2.197       -         
data_out_buffer_1_sqmuxa                               Net      -        -       0.715     -           4         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_2[2]     CFG4     D        In      -         2.912       -         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_2[2]     CFG4     Y        Out     0.288     3.199       -         
data_out_buffer_14_0_iv_2[2]                           Net      -        -       0.556     -           1         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_4[2]     CFG4     D        In      -         3.755       -         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_4[2]     CFG4     Y        Out     0.288     4.043       -         
data_out_buffer_14_0_iv_4[2]                           Net      -        -       0.556     -           1         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_i[2]     CFG4     C        In      -         4.598       -         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_i[2]     CFG4     Y        Out     0.223     4.821       -         
data_out_buffer_14_0_iv_i[2]                           Net      -        -       0.159     -           1         
test_0.u100.USPDIF_TX.data_out_buffer[2]               SLE      D        In      -         4.980       -         
=================================================================================================================
Total path delay (propagation time + setup) of 5.235 is 1.536(29.3%) logic and 3.699(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_divider|clk8_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                     Starting                                                                  Arrival          
Instance                                                                             Reference                             Type     Pin     Net                Time        Slack
                                                                                     Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.USPDIF_TX.bit_counter[0]                                                 clock_divider|clk8_inferred_clock     SLE      Q       bit_counter[0]     0.108       4.765
test_0.u100.USPDIF_TX.bit_counter[1]                                                 clock_divider|clk8_inferred_clock     SLE      Q       bit_counter[1]     0.108       4.847
test_0.u100.USPDIF_TX.bit_counter[2]                                                 clock_divider|clk8_inferred_clock     SLE      Q       bit_counter[2]     0.108       4.924
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.rdcnt_1[7]     clock_divider|clk8_inferred_clock     SLE      Q       rdcnt_r[7]         0.108       4.997
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.rdcnt_1[6]     clock_divider|clk8_inferred_clock     SLE      Q       rdcnt_r[6]         0.108       5.074
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.rdcnt_1[2]     clock_divider|clk8_inferred_clock     SLE      Q       rdcnt_r[2]         0.108       5.075
test_0.u100.UPCMTX.lrck_r0                                                           clock_divider|clk8_inferred_clock     SLE      Q       lrck_r0            0.108       5.104
test_0.u100.UPCMTX.U_FIFO_L.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.rdcnt_1[2]     clock_divider|clk8_inferred_clock     SLE      Q       rdcnt_l[2]         0.108       5.110
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.rdcnt_1[1]     clock_divider|clk8_inferred_clock     SLE      Q       rdcnt_r[1]         0.108       5.152
test_0.u100.UPCMTX.U_FIFO_L.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.rdcnt_1[1]     clock_divider|clk8_inferred_clock     SLE      Q       rdcnt_l[1]         0.108       5.187
================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                        Starting                                                                                Required          
Instance                                                                                Reference                             Type     Pin     Net                              Time         Slack
                                                                                        Clock                                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.USPDIF_TX.data_out_buffer[2]                                                clock_divider|clk8_inferred_clock     SLE      D       data_out_buffer_14_0_iv_i[2]     9.745        4.765
test_0.u100.USPDIF_TX.data_out_buffer[0]                                                clock_divider|clk8_inferred_clock     SLE      D       data_out_buffer_14[0]            9.745        4.844
test_0.u100.USPDIF_TX.data_out_buffer[4]                                                clock_divider|clk8_inferred_clock     SLE      D       data_out_buffer_14_0_iv_i[4]     9.745        4.917
test_0.u100.USPDIF_TX.data_out_buffer[6]                                                clock_divider|clk8_inferred_clock     SLE      D       data_out_buffer_14[6]            9.745        4.951
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.re_set                                               clock_divider|clk8_inferred_clock     SLE      EN      N_30_i                           9.662        4.997
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.re_pulse_d1                                          clock_divider|clk8_inferred_clock     SLE      D       re_pulse                         9.745        5.079
test_0.u100.UPCMTX.U_FIFO_R.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.sc_r[9]           clock_divider|clk8_inferred_clock     SLE      D       sc_r_5[9]                        9.745        5.104
test_0.u100.UPCMTX.U_FIFO_L.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.memraddr_r[0]     clock_divider|clk8_inferred_clock     SLE      EN      N_693_i                          9.662        5.110
test_0.u100.UPCMTX.U_FIFO_L.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.memraddr_r[1]     clock_divider|clk8_inferred_clock     SLE      EN      N_693_i                          9.662        5.110
test_0.u100.UPCMTX.U_FIFO_L.FIFO_0.genblk18\.fifo_corefifo_sync_scntr.memraddr_r[2]     clock_divider|clk8_inferred_clock     SLE      EN      N_693_i                          9.662        5.110
==================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      4.980
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.765

    Number of logic level(s):                5
    Starting point:                          test_0.u100.USPDIF_TX.bit_counter[0] / Q
    Ending point:                            test_0.u100.USPDIF_TX.data_out_buffer[2] / D
    The start point is clocked by            clock_divider|clk8_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_divider|clk8_inferred_clock [rising] on pin CLK

Instance / Net                                                  Pin      Pin               Arrival     No. of    
Name                                                   Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------
test_0.u100.USPDIF_TX.bit_counter[0]                   SLE      Q        Out     0.108     0.108       -         
bit_counter[0]                                         Net      -        -       0.814     -           5         
test_0.u100.USPDIF_TX.data_out_buffer64                CFG3     C        In      -         0.923       -         
test_0.u100.USPDIF_TX.data_out_buffer64                CFG3     Y        Out     0.210     1.132       -         
data_out_buffer64                                      Net      -        -       0.900     -           14        
test_0.u100.USPDIF_TX.data_out_buffer_1_sqmuxa         CFG4     B        In      -         2.033       -         
test_0.u100.USPDIF_TX.data_out_buffer_1_sqmuxa         CFG4     Y        Out     0.164     2.197       -         
data_out_buffer_1_sqmuxa                               Net      -        -       0.715     -           4         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_2[2]     CFG4     D        In      -         2.912       -         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_2[2]     CFG4     Y        Out     0.288     3.199       -         
data_out_buffer_14_0_iv_2[2]                           Net      -        -       0.556     -           1         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_4[2]     CFG4     D        In      -         3.755       -         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_4[2]     CFG4     Y        Out     0.288     4.043       -         
data_out_buffer_14_0_iv_4[2]                           Net      -        -       0.556     -           1         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_i[2]     CFG4     C        In      -         4.598       -         
test_0.u100.USPDIF_TX.data_out_buffer_14_0_iv_i[2]     CFG4     Y        Out     0.223     4.821       -         
data_out_buffer_14_0_iv_i[2]                           Net      -        -       0.159     -           1         
test_0.u100.USPDIF_TX.data_out_buffer[2]               SLE      D        In      -         4.980       -         
=================================================================================================================
Total path delay (propagation time + setup) of 5.235 is 1.536(29.3%) logic and 3.699(70.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div|clk2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                      Arrival          
Instance                    Reference                         Type     Pin     Net        Time        Slack
                            Clock                                                                          
-----------------------------------------------------------------------------------------------------------
test_0.u_clock_div.clk4     clock_div|clk2_inferred_clock     SLE      Q       clk4_i     0.108       8.255
===========================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                        Required          
Instance                    Reference                         Type     Pin     Net          Time         Slack
                            Clock                                                                             
--------------------------------------------------------------------------------------------------------------
test_0.u_clock_div.clk4     clock_div|clk2_inferred_clock     SLE      D       clk4_i_i     9.745        8.255
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.490
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.255

    Number of logic level(s):                1
    Starting point:                          test_0.u_clock_div.clk4 / Q
    Ending point:                            test_0.u_clock_div.clk4 / D
    The start point is clocked by            clock_div|clk2_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div|clk2_inferred_clock [rising] on pin CLK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                            Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
test_0.u_clock_div.clk4         SLE      Q        Out     0.108     0.108       -         
clk4_i                          Net      -        -       1.123     -           2         
test_0.u_clock_div.clk4_RNO     CFG1     A        In      -         1.231       -         
test_0.u_clock_div.clk4_RNO     CFG1     Y        Out     0.100     1.331       -         
clk4_i_i                        Net      -        -       0.159     -           1         
test_0.u_clock_div.clk4         SLE      D        In      -         1.490       -         
==========================================================================================
Total path delay (propagation time + setup) of 1.745 is 0.464(26.6%) logic and 1.282(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div|clk4_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                      Arrival          
Instance                    Reference                         Type     Pin     Net        Time        Slack
                            Clock                                                                          
-----------------------------------------------------------------------------------------------------------
test_0.u_clock_div.clk8     clock_div|clk4_inferred_clock     SLE      Q       clk8_i     0.108       8.255
===========================================================================================================


Ending Points with Worst Slack
******************************

                            Starting                                                        Required          
Instance                    Reference                         Type     Pin     Net          Time         Slack
                            Clock                                                                             
--------------------------------------------------------------------------------------------------------------
test_0.u_clock_div.clk8     clock_div|clk4_inferred_clock     SLE      D       clk8_i_i     9.745        8.255
==============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.490
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.255

    Number of logic level(s):                1
    Starting point:                          test_0.u_clock_div.clk8 / Q
    Ending point:                            test_0.u_clock_div.clk8 / D
    The start point is clocked by            clock_div|clk4_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div|clk4_inferred_clock [rising] on pin CLK

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                            Type     Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
test_0.u_clock_div.clk8         SLE      Q        Out     0.108     0.108       -         
clk8_i                          Net      -        -       1.123     -           2         
test_0.u_clock_div.clk8_RNO     CFG1     A        In      -         1.231       -         
test_0.u_clock_div.clk8_RNO     CFG1     Y        Out     0.100     1.331       -         
clk8_i_i                        Net      -        -       0.159     -           1         
test_0.u_clock_div.clk8         SLE      D        In      -         1.490       -         
==========================================================================================
Total path delay (propagation time + setup) of 1.745 is 0.464(26.6%) logic and 1.282(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div|clk8_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                       Arrival          
Instance                     Reference                         Type     Pin     Net         Time        Slack
                             Clock                                                                           
-------------------------------------------------------------------------------------------------------------
test_0.u_clock_div.clk16     clock_div|clk8_inferred_clock     SLE      Q       clk16_i     0.108       8.255
=============================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                         Required          
Instance                     Reference                         Type     Pin     Net           Time         Slack
                             Clock                                                                              
----------------------------------------------------------------------------------------------------------------
test_0.u_clock_div.clk16     clock_div|clk8_inferred_clock     SLE      D       clk16_i_i     9.745        8.255
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.490
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.255

    Number of logic level(s):                1
    Starting point:                          test_0.u_clock_div.clk16 / Q
    Ending point:                            test_0.u_clock_div.clk16 / D
    The start point is clocked by            clock_div|clk8_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div|clk8_inferred_clock [rising] on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                             Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
test_0.u_clock_div.clk16         SLE      Q        Out     0.108     0.108       -         
clk16_i                          Net      -        -       1.123     -           2         
test_0.u_clock_div.clk16_RNO     CFG1     A        In      -         1.231       -         
test_0.u_clock_div.clk16_RNO     CFG1     Y        Out     0.100     1.331       -         
clk16_i_i                        Net      -        -       0.159     -           1         
test_0.u_clock_div.clk16         SLE      D        In      -         1.490       -         
===========================================================================================
Total path delay (propagation time + setup) of 1.745 is 0.464(26.6%) logic and 1.282(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div|clk16_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                        Arrival          
Instance                     Reference                          Type     Pin     Net         Time        Slack
                             Clock                                                                            
--------------------------------------------------------------------------------------------------------------
test_0.u_clock_div.clk32     clock_div|clk16_inferred_clock     SLE      Q       clk32_i     0.108       8.255
==============================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                          Required          
Instance                     Reference                          Type     Pin     Net           Time         Slack
                             Clock                                                                               
-----------------------------------------------------------------------------------------------------------------
test_0.u_clock_div.clk32     clock_div|clk16_inferred_clock     SLE      D       clk32_i_i     9.745        8.255
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.490
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.255

    Number of logic level(s):                1
    Starting point:                          test_0.u_clock_div.clk32 / Q
    Ending point:                            test_0.u_clock_div.clk32 / D
    The start point is clocked by            clock_div|clk16_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div|clk16_inferred_clock [rising] on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                             Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
test_0.u_clock_div.clk32         SLE      Q        Out     0.108     0.108       -         
clk32_i                          Net      -        -       1.123     -           2         
test_0.u_clock_div.clk32_RNO     CFG1     A        In      -         1.231       -         
test_0.u_clock_div.clk32_RNO     CFG1     Y        Out     0.100     1.331       -         
clk32_i_i                        Net      -        -       0.159     -           1         
test_0.u_clock_div.clk32         SLE      D        In      -         1.490       -         
===========================================================================================
Total path delay (propagation time + setup) of 1.745 is 0.464(26.6%) logic and 1.282(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: clock_div|clk32_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                        Arrival          
Instance                     Reference                          Type     Pin     Net         Time        Slack
                             Clock                                                                            
--------------------------------------------------------------------------------------------------------------
test_0.u_clock_div.clk64     clock_div|clk32_inferred_clock     SLE      Q       wck_dsd     0.108       8.703
==============================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                          Required          
Instance                     Reference                          Type     Pin     Net           Time         Slack
                             Clock                                                                               
-----------------------------------------------------------------------------------------------------------------
test_0.u_clock_div.clk64     clock_div|clk32_inferred_clock     SLE      D       wck_dsd_i     9.745        8.703
=================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.041
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.703

    Number of logic level(s):                1
    Starting point:                          test_0.u_clock_div.clk64 / Q
    Ending point:                            test_0.u_clock_div.clk64 / D
    The start point is clocked by            clock_div|clk32_inferred_clock [rising] on pin CLK
    The end   point is clocked by            clock_div|clk32_inferred_clock [rising] on pin CLK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                             Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
test_0.u_clock_div.clk64         SLE      Q        Out     0.108     0.108       -         
wck_dsd                          Net      -        -       0.674     -           2         
test_0.u_clock_div.clk64_RNO     CFG1     A        In      -         0.783       -         
test_0.u_clock_div.clk64_RNO     CFG1     Y        Out     0.100     0.883       -         
wck_dsd_i                        Net      -        -       0.159     -           1         
test_0.u_clock_div.clk64         SLE      D        In      -         1.041       -         
===========================================================================================
Total path delay (propagation time + setup) of 1.297 is 0.464(35.8%) logic and 0.833(64.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: mclk
====================================



Starting Points with Worst Slack
********************************

                         Starting                                      Arrival          
Instance                 Reference     Type     Pin     Net            Time        Slack
                         Clock                                                          
----------------------------------------------------------------------------------------
test_0.u100.mmclk_d2     mclk          SLE      Q       mmclk_d2_i     0.108       6.255
========================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                        Required          
Instance                 Reference     Type     Pin     Net              Time         Slack
                         Clock                                                             
-------------------------------------------------------------------------------------------
test_0.u100.mmclk_d2     mclk          SLE      D       mmclk_d2_i_i     7.745        6.255
===========================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.745

    - Propagation time:                      1.490
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.255

    Number of logic level(s):                1
    Starting point:                          test_0.u100.mmclk_d2 / Q
    Ending point:                            test_0.u100.mmclk_d2 / D
    The start point is clocked by            mclk [rising] on pin CLK
    The end   point is clocked by            mclk [rising] on pin CLK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
test_0.u100.mmclk_d2         SLE      Q        Out     0.108     0.108       -         
mmclk_d2_i                   Net      -        -       1.123     -           2         
test_0.u100.mmclk_d2_RNO     CFG1     A        In      -         1.231       -         
test_0.u100.mmclk_d2_RNO     CFG1     Y        Out     0.100     1.331       -         
mmclk_d2_i_i                 Net      -        -       0.159     -           1         
test_0.u100.mmclk_d2         SLE      D        In      -         1.490       -         
=======================================================================================
Total path delay (propagation time + setup) of 1.745 is 0.464(26.6%) logic and 1.282(73.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: pcm_tx|ii_inferred_clock[5]
====================================



Starting Points with Worst Slack
********************************

                                           Starting                                                                      Arrival          
Instance                                   Reference                       Type     Pin     Net                          Time        Slack
                                           Clock                                                                                          
------------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.UPCMTX.samedata_L_ret_19_0     pcm_tx|ii_inferred_clock[5]     SLE      Q       un1_source_left_r21_o_i      0.108       6.922
test_0.u100.UPCMTX.samedata_R_ret_19_0     pcm_tx|ii_inferred_clock[5]     SLE      Q       un1_source_right_r21_o_i     0.108       6.922
test_0.u100.UPCMTX.hh_L_ret_8              pcm_tx|ii_inferred_clock[5]     SLE      Q       hh_L14                       0.108       6.964
test_0.u100.UPCMTX.hh_R_ret_8              pcm_tx|ii_inferred_clock[5]     SLE      Q       hh_R12                       0.108       6.964
test_0.u100.UPCMTX.samedata_L_ret_15_0     pcm_tx|ii_inferred_clock[5]     SLE      Q       un1_source_left_r17_o_i      0.108       6.990
test_0.u100.UPCMTX.samedata_R_ret_15_0     pcm_tx|ii_inferred_clock[5]     SLE      Q       un1_source_right_r17_o_i     0.108       6.990
test_0.u100.UPCMTX.samedata_L_ret_20_0     pcm_tx|ii_inferred_clock[5]     SLE      Q       un1_source_left_r22_o_i      0.108       7.016
test_0.u100.UPCMTX.samedata_R_ret_20_0     pcm_tx|ii_inferred_clock[5]     SLE      Q       un1_source_right_r22_o_i     0.108       7.016
test_0.u100.UPCMTX.samedata_L_ret_14_0     pcm_tx|ii_inferred_clock[5]     SLE      Q       un1_source_left_r16_o_i      0.108       7.028
test_0.u100.UPCMTX.samedata_R_ret_14_0     pcm_tx|ii_inferred_clock[5]     SLE      Q       un1_source_right_r16_o_i     0.108       7.028
==========================================================================================================================================


Ending Points with Worst Slack
******************************

                                   Starting                                                                Required          
Instance                           Reference                       Type     Pin     Net                    Time         Slack
                                   Clock                                                                                     
-----------------------------------------------------------------------------------------------------------------------------
test_0.u100.UPCMTX.hh_L_ret_8      pcm_tx|ii_inferred_clock[5]     SLE      D       samedata_L5            9.745        6.922
test_0.u100.UPCMTX.hh_R_ret_8      pcm_tx|ii_inferred_clock[5]     SLE      D       samedata_R6            9.745        6.922
test_0.u100.UPCMTX.hh_L_ret_9      pcm_tx|ii_inferred_clock[5]     SLE      D       N_6                    9.745        6.964
test_0.u100.UPCMTX.hh_R_ret_9      pcm_tx|ii_inferred_clock[5]     SLE      D       N_4                    9.745        6.964
test_0.u100.UPCMTX.hh_L_ret[8]     pcm_tx|ii_inferred_clock[5]     SLE      D       un4_hh_L_s_8_S         9.745        7.131
test_0.u100.UPCMTX.hh_R_ret[8]     pcm_tx|ii_inferred_clock[5]     SLE      D       un3_hh_R_s_8_S         9.745        7.131
test_0.u100.UPCMTX.hh_L_ret[7]     pcm_tx|ii_inferred_clock[5]     SLE      D       un4_hh_L_cry_7_0_S     9.745        7.147
test_0.u100.UPCMTX.hh_R_ret[7]     pcm_tx|ii_inferred_clock[5]     SLE      D       un3_hh_R_cry_7_0_S     9.745        7.147
test_0.u100.UPCMTX.hh_L_ret[6]     pcm_tx|ii_inferred_clock[5]     SLE      D       un4_hh_L_cry_6_0_S     9.745        7.163
test_0.u100.UPCMTX.hh_R_ret[6]     pcm_tx|ii_inferred_clock[5]     SLE      D       un3_hh_R_cry_6_0_S     9.745        7.163
=============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.823
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.922

    Number of logic level(s):                3
    Starting point:                          test_0.u100.UPCMTX.samedata_L_ret_19_0 / Q
    Ending point:                            test_0.u100.UPCMTX.hh_L_ret_8 / D
    The start point is clocked by            pcm_tx|ii_inferred_clock[5] [rising] on pin CLK
    The end   point is clocked by            pcm_tx|ii_inferred_clock[5] [rising] on pin CLK

Instance / Net                                      Pin      Pin               Arrival     No. of    
Name                                       Type     Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------
test_0.u100.UPCMTX.samedata_L_ret_19_0     SLE      Q        Out     0.108     0.108       -         
un1_source_left_r21_o_i                    Net      -        -       0.585     -           1         
test_0.u100.UPCMTX.samedata_L5_15          CFG4     D        In      -         0.693       -         
test_0.u100.UPCMTX.samedata_L5_15          CFG4     Y        Out     0.317     1.011       -         
samedata_L5_15                             Net      -        -       0.556     -           1         
test_0.u100.UPCMTX.samedata_L5_24          CFG4     D        In      -         1.566       -         
test_0.u100.UPCMTX.samedata_L5_24          CFG4     Y        Out     0.271     1.838       -         
samedata_L5_24                             Net      -        -       0.556     -           1         
test_0.u100.UPCMTX.samedata_L5             CFG4     D        In      -         2.393       -         
test_0.u100.UPCMTX.samedata_L5             CFG4     Y        Out     0.271     2.665       -         
samedata_L5                                Net      -        -       0.159     -           1         
test_0.u100.UPCMTX.hh_L_ret_8              SLE      D        In      -         2.823       -         
=====================================================================================================
Total path delay (propagation time + setup) of 3.079 is 1.224(39.7%) logic and 1.855(60.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: sample|m_inferred_clock[4]
====================================



Starting Points with Worst Slack
********************************

                                            Starting                                                               Arrival          
Instance                                    Reference                      Type     Pin     Net                    Time        Slack
                                            Clock                                                                                   
------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.u_sample.source_left_l0[12]     sample|m_inferred_clock[4]     SLE      Q       source_left_l0[12]     0.087       6.785
test_0.u100.u_sample.source_left_l0[16]     sample|m_inferred_clock[4]     SLE      Q       source_left_l0[16]     0.087       6.785
test_0.u100.u_sample.source_left_l1[12]     sample|m_inferred_clock[4]     SLE      Q       source_left_l1[12]     0.087       6.785
test_0.u100.u_sample.source_left_l1[16]     sample|m_inferred_clock[4]     SLE      Q       source_left_l1[16]     0.087       6.785
test_0.u100.u_sample.source_left_r0[12]     sample|m_inferred_clock[4]     SLE      Q       source_left_r0[12]     0.087       6.785
test_0.u100.u_sample.source_left_r0[16]     sample|m_inferred_clock[4]     SLE      Q       source_left_r0[16]     0.087       6.785
test_0.u100.u_sample.source_left_r1[12]     sample|m_inferred_clock[4]     SLE      Q       source_left_r1[12]     0.087       6.785
test_0.u100.u_sample.source_left_r1[16]     sample|m_inferred_clock[4]     SLE      Q       source_left_r1[16]     0.087       6.785
test_0.u100.u_sample.source_left_l0[21]     sample|m_inferred_clock[4]     SLE      Q       source_left_l0[21]     0.087       6.823
test_0.u100.u_sample.source_left_l1[21]     sample|m_inferred_clock[4]     SLE      Q       source_left_l1[21]     0.087       6.823
====================================================================================================================================


Ending Points with Worst Slack
******************************

                                              Starting                                                                                Required          
Instance                                      Reference                      Type     Pin     Net                                     Time         Slack
                                              Clock                                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.u_sample.source_left_l1_ret_0     sample|m_inferred_clock[4]     SLE      D       un1_source_left_l1_i                    9.745        6.785
test_0.u100.u_sample.source_left_l2_ret_0     sample|m_inferred_clock[4]     SLE      D       un1_source_left_l2_i                    9.745        6.785
test_0.u100.u_sample.source_left_r1_ret_0     sample|m_inferred_clock[4]     SLE      D       un1_source_left_r1_i                    9.745        6.785
test_0.u100.u_sample.source_left_r2_ret_0     sample|m_inferred_clock[4]     SLE      D       un1_source_left_r2_i                    9.745        6.785
test_0.u100.u_sample.samedata                 sample|m_inferred_clock[4]     SLE      D       un1_samedata8_i                         9.745        7.223
test_0.u100.u_sample.hh[0]                    sample|m_inferred_clock[4]     SLE      D       hh_4_iv_i[0]                            9.745        7.632
test_0.u100.u_sample.hh[1]                    sample|m_inferred_clock[4]     SLE      D       hh_4_iv_i[1]                            9.745        7.632
test_0.u100.u_sample.hh[2]                    sample|m_inferred_clock[4]     SLE      D       hh_4_iv_i[2]                            9.745        7.632
test_0.u100.u_sample.source_left_l1_ret_1     sample|m_inferred_clock[4]     SLE      D       un1_source_left_l1_1_0_data_tmp[15]     9.745        7.832
test_0.u100.u_sample.source_left_l2_ret_1     sample|m_inferred_clock[4]     SLE      D       un1_source_left_l2_1_0_data_tmp[15]     9.745        7.832
========================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.960
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.785

    Number of logic level(s):                3
    Starting point:                          test_0.u100.u_sample.source_left_l0[12] / Q
    Ending point:                            test_0.u100.u_sample.source_left_l1_ret_0 / D
    The start point is clocked by            sample|m_inferred_clock[4] [rising] on pin CLK
    The end   point is clocked by            sample|m_inferred_clock[4] [rising] on pin CLK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                           Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
test_0.u100.u_sample.source_left_l0[12]        SLE      Q        Out     0.087     0.087       -         
source_left_l0[12]                             Net      -        -       0.857     -           3         
test_0.u100.u_sample.un1_source_left_l1_16     CFG4     D        In      -         0.944       -         
test_0.u100.u_sample.un1_source_left_l1_16     CFG4     Y        Out     0.271     1.216       -         
un1_source_left_l1_16                          Net      -        -       0.556     -           1         
test_0.u100.u_sample.un1_source_left_l1_28     CFG4     D        In      -         1.771       -         
test_0.u100.u_sample.un1_source_left_l1_28     CFG4     Y        Out     0.271     2.043       -         
un1_source_left_l1_28                          Net      -        -       0.556     -           1         
test_0.u100.u_sample.un1_source_left_l1        CFG4     C        In      -         2.598       -         
test_0.u100.u_sample.un1_source_left_l1        CFG4     Y        Out     0.203     2.801       -         
un1_source_left_l1_i                           Net      -        -       0.159     -           1         
test_0.u100.u_sample.source_left_l1_ret_0      SLE      D        In      -         2.960       -         
=========================================================================================================
Total path delay (propagation time + setup) of 3.215 is 1.089(33.9%) logic and 2.127(66.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: sdtop|dsd_clkr_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                              Starting                                                      Arrival          
Instance                      Reference                         Type     Pin     Net        Time        Slack
                              Clock                                                                          
-------------------------------------------------------------------------------------------------------------
test_0.u100.UDSDTX.i[1]       sdtop|dsd_clkr_inferred_clock     SLE      Q       i[1]       0.108       6.352
test_0.u100.UDSDTX.i[0]       sdtop|dsd_clkr_inferred_clock     SLE      Q       i[0]       0.108       6.371
test_0.u100.UDSDTX.i[3]       sdtop|dsd_clkr_inferred_clock     SLE      Q       i[3]       0.108       7.049
test_0.u100.UDSDTX.i[4]       sdtop|dsd_clkr_inferred_clock     SLE      Q       i[4]       0.108       7.186
test_0.u100.UDSDTX.i[2]       sdtop|dsd_clkr_inferred_clock     SLE      Q       i[2]       0.108       7.205
test_0.u100.u_sample.m[1]     sdtop|dsd_clkr_inferred_clock     SLE      Q       m[1]       0.108       7.755
test_0.u100.u_sample.m[0]     sdtop|dsd_clkr_inferred_clock     SLE      Q       m[0]       0.108       7.795
test_0.u100.u_sample.m[4]     sdtop|dsd_clkr_inferred_clock     SLE      Q       m_i[4]     0.108       8.028
test_0.u_clock_div.clk2       sdtop|dsd_clkr_inferred_clock     SLE      Q       clk2_i     0.108       8.255
test_0.u100.u_sample.m[2]     sdtop|dsd_clkr_inferred_clock     SLE      Q       m[2]       0.108       8.580
=============================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                        Required          
Instance                      Reference                         Type     Pin     Net          Time         Slack
                              Clock                                                                             
----------------------------------------------------------------------------------------------------------------
test_0.u100.UDSDTX.t1[1]      sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[1]      9.745        6.352
test_0.u100.UDSDTX.t1[2]      sdtop|dsd_clkr_inferred_clock     SLE      D       N_85_i       9.745        6.352
test_0.u100.UDSDTX.t1[3]      sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[3]      9.745        6.352
test_0.u100.UDSDTX.t1[4]      sdtop|dsd_clkr_inferred_clock     SLE      D       N_83_i       9.745        6.352
test_0.u100.UDSDTX.t1[5]      sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[5]      9.745        6.352
test_0.u100.UDSDTX.t1[6]      sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[6]      9.745        6.352
test_0.u100.UDSDTX.t1[7]      sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[7]      9.745        6.352
test_0.u100.UDSDTX.t1[8]      sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[8]      9.745        6.352
test_0.u100.UDSDTX.t1[9]      sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[9]      9.745        6.352
test_0.u100.UDSDTX.t1[10]     sdtop|dsd_clkr_inferred_clock     SLE      D       t1_4[10]     9.745        6.352
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      3.393
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.352

    Number of logic level(s):                3
    Starting point:                          test_0.u100.UDSDTX.i[1] / Q
    Ending point:                            test_0.u100.UDSDTX.t1[1] / D
    The start point is clocked by            sdtop|dsd_clkr_inferred_clock [rising] on pin CLK
    The end   point is clocked by            sdtop|dsd_clkr_inferred_clock [rising] on pin CLK

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                               Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
test_0.u100.UDSDTX.i[1]            SLE      Q        Out     0.108     0.108       -         
i[1]                               Net      -        -       0.674     -           2         
test_0.u100.UDSDTX.i_c1            CFG2     B        In      -         0.783       -         
test_0.u100.UDSDTX.i_c1            CFG2     Y        Out     0.164     0.947       -         
i_c1                               Net      -        -       0.715     -           4         
test_0.u100.UDSDTX.t19_m1_0_a2     CFG4     B        In      -         1.662       -         
test_0.u100.UDSDTX.t19_m1_0_a2     CFG4     Y        Out     0.164     1.826       -         
t19                                Net      -        -       1.182     -           64        
test_0.u100.UDSDTX.t1_4[1]         CFG4     C        In      -         3.008       -         
test_0.u100.UDSDTX.t1_4[1]         CFG4     Y        Out     0.226     3.234       -         
t1_4[1]                            Net      -        -       0.159     -           1         
test_0.u100.UDSDTX.t1[1]           SLE      D        In      -         3.393       -         
=============================================================================================
Total path delay (propagation time + setup) of 3.648 is 0.918(25.2%) logic and 2.730(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: sdtop|mmclk_d2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                       Starting                                                                 Arrival          
Instance                               Reference                         Type     Pin     Net                   Time        Slack
                                       Clock                                                                                     
---------------------------------------------------------------------------------------------------------------------------------
test_0.u100.u_sample.jishi_ret[8]      sdtop|mmclk_d2_inferred_clock     SLE      Q       un1_jishi_4_o[8]      0.087       4.482
test_0.u100.u_sample.jishi_ret[16]     sdtop|mmclk_d2_inferred_clock     SLE      Q       un1_jishi_4_o[16]     0.087       4.560
test_0.u100.u_sample.jishi_ret[9]      sdtop|mmclk_d2_inferred_clock     SLE      Q       un1_jishi_4_o[9]      0.087       4.583
test_0.u100.u_sample.jishi_ret[13]     sdtop|mmclk_d2_inferred_clock     SLE      Q       un1_jishi_4_o[13]     0.108       4.624
test_0.u100.u_sample.jishi_ret[18]     sdtop|mmclk_d2_inferred_clock     SLE      Q       un1_jishi_4_o[18]     0.087       4.661
test_0.u100.u_sample.jishi_ret[26]     sdtop|mmclk_d2_inferred_clock     SLE      Q       un1_jishi_4_o[26]     0.087       4.665
test_0.u100.u_sample.jishi_ret[21]     sdtop|mmclk_d2_inferred_clock     SLE      Q       un1_jishi_4_o[21]     0.108       4.701
test_0.u100.u_sample.jishi_ret[14]     sdtop|mmclk_d2_inferred_clock     SLE      Q       un1_jishi_4_o[14]     0.108       4.702
test_0.u100.u_sample.jishi_ret[27]     sdtop|mmclk_d2_inferred_clock     SLE      Q       un1_jishi_4_o[27]     0.087       4.708
test_0.u100.u_sample.jishi_ret[28]     sdtop|mmclk_d2_inferred_clock     SLE      Q       un1_jishi_4_o[28]     0.087       4.743
=================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                    Required          
Instance                               Reference                         Type     Pin     Net                      Time         Slack
                                       Clock                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.u_sample.jishi_ret[31]     sdtop|mmclk_d2_inferred_clock     SLE      D       un1_jishi_4_s_31_S       9.745        4.482
test_0.u100.u_sample.jishi_ret[30]     sdtop|mmclk_d2_inferred_clock     SLE      D       un1_jishi_4_cry_30_S     9.745        4.499
test_0.u100.u_sample.jishi_ret[29]     sdtop|mmclk_d2_inferred_clock     SLE      D       un1_jishi_4_cry_29_S     9.745        4.515
test_0.u100.u_sample.jishi_ret[28]     sdtop|mmclk_d2_inferred_clock     SLE      D       un1_jishi_4_cry_28_S     9.745        4.531
test_0.u100.u_sample.jishi_ret[27]     sdtop|mmclk_d2_inferred_clock     SLE      D       un1_jishi_4_cry_27_S     9.745        4.548
test_0.u100.u_sample.jishi_ret[26]     sdtop|mmclk_d2_inferred_clock     SLE      D       un1_jishi_4_cry_26_S     9.745        4.564
test_0.u100.u_sample.jishi_ret[25]     sdtop|mmclk_d2_inferred_clock     SLE      D       un1_jishi_4_cry_25_S     9.745        4.580
test_0.u100.u_sample.jishi_ret[24]     sdtop|mmclk_d2_inferred_clock     SLE      D       un1_jishi_4_cry_24_S     9.745        4.596
test_0.u100.u_sample.jishi_ret[23]     sdtop|mmclk_d2_inferred_clock     SLE      D       un1_jishi_4_cry_23_S     9.745        4.613
test_0.u100.u_sample.jishi_ret[22]     sdtop|mmclk_d2_inferred_clock     SLE      D       un1_jishi_4_cry_22_S     9.745        4.629
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      5.262
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.482

    Number of logic level(s):                36
    Starting point:                          test_0.u100.u_sample.jishi_ret[8] / Q
    Ending point:                            test_0.u100.u_sample.jishi_ret[31] / D
    The start point is clocked by            sdtop|mmclk_d2_inferred_clock [rising] on pin CLK
    The end   point is clocked by            sdtop|mmclk_d2_inferred_clock [rising] on pin CLK

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                          Type     Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
test_0.u100.u_sample.jishi_ret[8]             SLE      Q        Out     0.087     0.087       -         
un1_jishi_4_o[8]                              Net      -        -       0.674     -           2         
test_0.u100.u_sample.un1_jishi_1_0_a2_14      CFG4     D        In      -         0.762       -         
test_0.u100.u_sample.un1_jishi_1_0_a2_14      CFG4     Y        Out     0.326     1.088       -         
un1_jishi_1_0_a2_14                           Net      -        -       0.556     -           1         
test_0.u100.u_sample.un1_jishi_1_0_a2_21      CFG4     D        In      -         1.644       -         
test_0.u100.u_sample.un1_jishi_1_0_a2_21      CFG4     Y        Out     0.288     1.932       -         
un1_jishi_1_0_a2_21                           Net      -        -       0.556     -           1         
test_0.u100.u_sample.un1_jishi_1_0_a2         CFG4     B        In      -         2.487       -         
test_0.u100.u_sample.un1_jishi_1_0_a2         CFG4     Y        Out     0.164     2.651       -         
N_3555                                        Net      -        -       0.715     -           4         
test_0.u100.u_sample.un1_jishi_4_cry_0_cy     ARI1     B        In      -         3.366       -         
test_0.u100.u_sample.un1_jishi_4_cry_0_cy     ARI1     FCO      Out     0.201     3.567       -         
un1_jishi_4_cry_0_cy                          Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_0        ARI1     FCI      In      -         3.567       -         
test_0.u100.u_sample.un1_jishi_4_cry_0        ARI1     FCO      Out     0.016     3.583       -         
un1_jishi_4_cry_0                             Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_1        ARI1     FCI      In      -         3.583       -         
test_0.u100.u_sample.un1_jishi_4_cry_1        ARI1     FCO      Out     0.016     3.600       -         
un1_jishi_4_cry_1                             Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_2        ARI1     FCI      In      -         3.600       -         
test_0.u100.u_sample.un1_jishi_4_cry_2        ARI1     FCO      Out     0.016     3.616       -         
un1_jishi_4_cry_2                             Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_3        ARI1     FCI      In      -         3.616       -         
test_0.u100.u_sample.un1_jishi_4_cry_3        ARI1     FCO      Out     0.016     3.632       -         
un1_jishi_4_cry_3                             Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_4        ARI1     FCI      In      -         3.632       -         
test_0.u100.u_sample.un1_jishi_4_cry_4        ARI1     FCO      Out     0.016     3.648       -         
un1_jishi_4_cry_4                             Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_5        ARI1     FCI      In      -         3.648       -         
test_0.u100.u_sample.un1_jishi_4_cry_5        ARI1     FCO      Out     0.016     3.665       -         
un1_jishi_4_cry_5                             Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_6        ARI1     FCI      In      -         3.665       -         
test_0.u100.u_sample.un1_jishi_4_cry_6        ARI1     FCO      Out     0.016     3.681       -         
un1_jishi_4_cry_6                             Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_7        ARI1     FCI      In      -         3.681       -         
test_0.u100.u_sample.un1_jishi_4_cry_7        ARI1     FCO      Out     0.016     3.697       -         
un1_jishi_4_cry_7                             Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_8        ARI1     FCI      In      -         3.697       -         
test_0.u100.u_sample.un1_jishi_4_cry_8        ARI1     FCO      Out     0.016     3.714       -         
un1_jishi_4_cry_8                             Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_9        ARI1     FCI      In      -         3.714       -         
test_0.u100.u_sample.un1_jishi_4_cry_9        ARI1     FCO      Out     0.016     3.730       -         
un1_jishi_4_cry_9                             Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_10       ARI1     FCI      In      -         3.730       -         
test_0.u100.u_sample.un1_jishi_4_cry_10       ARI1     FCO      Out     0.016     3.746       -         
un1_jishi_4_cry_10                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_11       ARI1     FCI      In      -         3.746       -         
test_0.u100.u_sample.un1_jishi_4_cry_11       ARI1     FCO      Out     0.016     3.763       -         
un1_jishi_4_cry_11                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_12       ARI1     FCI      In      -         3.763       -         
test_0.u100.u_sample.un1_jishi_4_cry_12       ARI1     FCO      Out     0.016     3.779       -         
un1_jishi_4_cry_12                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_13       ARI1     FCI      In      -         3.779       -         
test_0.u100.u_sample.un1_jishi_4_cry_13       ARI1     FCO      Out     0.016     3.795       -         
un1_jishi_4_cry_13                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_14       ARI1     FCI      In      -         3.795       -         
test_0.u100.u_sample.un1_jishi_4_cry_14       ARI1     FCO      Out     0.016     3.812       -         
un1_jishi_4_cry_14                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_15       ARI1     FCI      In      -         3.812       -         
test_0.u100.u_sample.un1_jishi_4_cry_15       ARI1     FCO      Out     0.016     3.828       -         
un1_jishi_4_cry_15                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_16       ARI1     FCI      In      -         3.828       -         
test_0.u100.u_sample.un1_jishi_4_cry_16       ARI1     FCO      Out     0.016     3.844       -         
un1_jishi_4_cry_16                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_17       ARI1     FCI      In      -         3.844       -         
test_0.u100.u_sample.un1_jishi_4_cry_17       ARI1     FCO      Out     0.016     3.860       -         
un1_jishi_4_cry_17                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_18       ARI1     FCI      In      -         3.860       -         
test_0.u100.u_sample.un1_jishi_4_cry_18       ARI1     FCO      Out     0.016     3.877       -         
un1_jishi_4_cry_18                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_19       ARI1     FCI      In      -         3.877       -         
test_0.u100.u_sample.un1_jishi_4_cry_19       ARI1     FCO      Out     0.016     3.893       -         
un1_jishi_4_cry_19                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_20       ARI1     FCI      In      -         3.893       -         
test_0.u100.u_sample.un1_jishi_4_cry_20       ARI1     FCO      Out     0.016     3.909       -         
un1_jishi_4_cry_20                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_21       ARI1     FCI      In      -         3.909       -         
test_0.u100.u_sample.un1_jishi_4_cry_21       ARI1     FCO      Out     0.016     3.926       -         
un1_jishi_4_cry_21                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_22       ARI1     FCI      In      -         3.926       -         
test_0.u100.u_sample.un1_jishi_4_cry_22       ARI1     FCO      Out     0.016     3.942       -         
un1_jishi_4_cry_22                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_23       ARI1     FCI      In      -         3.942       -         
test_0.u100.u_sample.un1_jishi_4_cry_23       ARI1     FCO      Out     0.016     3.958       -         
un1_jishi_4_cry_23                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_24       ARI1     FCI      In      -         3.958       -         
test_0.u100.u_sample.un1_jishi_4_cry_24       ARI1     FCO      Out     0.016     3.974       -         
un1_jishi_4_cry_24                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_25       ARI1     FCI      In      -         3.974       -         
test_0.u100.u_sample.un1_jishi_4_cry_25       ARI1     FCO      Out     0.016     3.991       -         
un1_jishi_4_cry_25                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_26       ARI1     FCI      In      -         3.991       -         
test_0.u100.u_sample.un1_jishi_4_cry_26       ARI1     FCO      Out     0.016     4.007       -         
un1_jishi_4_cry_26                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_27       ARI1     FCI      In      -         4.007       -         
test_0.u100.u_sample.un1_jishi_4_cry_27       ARI1     FCO      Out     0.016     4.023       -         
un1_jishi_4_cry_27                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_28       ARI1     FCI      In      -         4.023       -         
test_0.u100.u_sample.un1_jishi_4_cry_28       ARI1     FCO      Out     0.016     4.040       -         
un1_jishi_4_cry_28                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_29       ARI1     FCI      In      -         4.040       -         
test_0.u100.u_sample.un1_jishi_4_cry_29       ARI1     FCO      Out     0.016     4.056       -         
un1_jishi_4_cry_29                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_cry_30       ARI1     FCI      In      -         4.056       -         
test_0.u100.u_sample.un1_jishi_4_cry_30       ARI1     FCO      Out     0.016     4.072       -         
un1_jishi_4_cry_30                            Net      -        -       0.000     -           1         
test_0.u100.u_sample.un1_jishi_4_s_31         ARI1     FCI      In      -         4.072       -         
test_0.u100.u_sample.un1_jishi_4_s_31         ARI1     S        Out     0.073     4.145       -         
un1_jishi_4_s_31_S                            Net      -        -       1.117     -           1         
test_0.u100.u_sample.jishi_ret[31]            SLE      D        In      -         5.262       -         
========================================================================================================
Total path delay (propagation time + setup) of 5.518 is 1.900(34.4%) logic and 3.618(65.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: sdtop|mmclk_d4_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                         Starting                                                        Arrival          
Instance                 Reference                         Type     Pin     Net          Time        Slack
                         Clock                                                                            
----------------------------------------------------------------------------------------------------------
test_0.u100.mmclk_d8     sdtop|mmclk_d4_inferred_clock     SLE      Q       mmclk_d8     0.108       8.703
==========================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                          Required          
Instance                 Reference                         Type     Pin     Net            Time         Slack
                         Clock                                                                               
-------------------------------------------------------------------------------------------------------------
test_0.u100.mmclk_d8     sdtop|mmclk_d4_inferred_clock     SLE      D       mmclk_d8_i     9.745        8.703
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      1.041
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 8.703

    Number of logic level(s):                1
    Starting point:                          test_0.u100.mmclk_d8 / Q
    Ending point:                            test_0.u100.mmclk_d8 / D
    The start point is clocked by            sdtop|mmclk_d4_inferred_clock [rising] on pin CLK
    The end   point is clocked by            sdtop|mmclk_d4_inferred_clock [rising] on pin CLK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                         Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
test_0.u100.mmclk_d8         SLE      Q        Out     0.108     0.108       -         
mmclk_d8                     Net      -        -       0.674     -           2         
test_0.u100.mmclk_d8_RNO     CFG1     A        In      -         0.783       -         
test_0.u100.mmclk_d8_RNO     CFG1     Y        Out     0.100     0.883       -         
mmclk_d8_i                   Net      -        -       0.159     -           1         
test_0.u100.mmclk_d8         SLE      D        In      -         1.041       -         
=======================================================================================
Total path delay (propagation time + setup) of 1.297 is 0.464(35.8%) logic and 0.833(64.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: u8_FCCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                            Arrival          
Instance                         Reference                                 Type     Pin     Net      Time        Slack
                                 Clock                                                                                
----------------------------------------------------------------------------------------------------------------------
test_0.u100.uctrl.ufifo.i[0]     u8_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       i[0]     0.087       4.118
test_0.u100.uctrl.ufifo.i[1]     u8_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       i[1]     0.087       4.156
test_0.u100.uctrl.ufifo.i[3]     u8_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       i[3]     0.087       4.186
test_0.u100.uctrl.ufifo.i[4]     u8_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       i[4]     0.087       4.224
test_0.u100.uctrl.ufifo.j[0]     u8_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       j[0]     0.087       4.224
test_0.u100.uctrl.ufifo.i[2]     u8_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       i[2]     0.087       4.243
test_0.u100.uctrl.ufifo.i[5]     u8_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       i[5]     0.087       4.312
test_0.u100.uctrl.ufifo.j[1]     u8_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       j[1]     0.087       4.329
test_0.u100.uctrl.ufifo.j[2]     u8_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       j[2]     0.087       4.368
test_0.u100.uctrl.ufifo.j[3]     u8_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      Q       j[3]     0.087       4.500
======================================================================================================================


Ending Points with Worst Slack
******************************

                                         Starting                                                                            Required          
Instance                                 Reference                                 Type     Pin     Net                      Time         Slack
                                         Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------------------
test_0.u100.uctrl.ufifo.i[0]             u8_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      ie                       9.662        4.118
test_0.u100.uctrl.ufifo.i[1]             u8_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      ie                       9.662        4.118
test_0.u100.uctrl.ufifo.i[2]             u8_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      ie                       9.662        4.118
test_0.u100.uctrl.ufifo.i[3]             u8_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      ie                       9.662        4.118
test_0.u100.uctrl.ufifo.i[4]             u8_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      ie                       9.662        4.118
test_0.u100.uctrl.ufifo.i[5]             u8_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      ie                       9.662        4.118
test_0.u100.uctrl.ufifo.i[6]             u8_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      ie                       9.662        4.118
test_0.u100.uctrl.ufifo.i[7]             u8_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      ie                       9.662        4.118
test_0.u100.uctrl.ufifo.full             u8_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      D       full_2                   9.745        4.512
test_0.u100.uctrl.ufifo.read_addr[0]     u8_FCCC_0_FCCC|GL0_net_inferred_clock     SLE      EN      n_read_addr_1_sqmuxa     9.662        4.574
===============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      5.545
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 4.118

    Number of logic level(s):                5
    Starting point:                          test_0.u100.uctrl.ufifo.i[0] / Q
    Ending point:                            test_0.u100.uctrl.ufifo.i[0] / EN
    The start point is clocked by            u8_FCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            u8_FCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                              Pin      Pin               Arrival     No. of    
Name                                               Type     Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------
test_0.u100.uctrl.ufifo.i[0]                       SLE      Q        Out     0.087     0.087       -         
i[0]                                               Net      -        -       0.814     -           5         
test_0.u100.uctrl.ufifo.un20lto2                   CFG3     C        In      -         0.902       -         
test_0.u100.uctrl.ufifo.un20lto2                   CFG3     Y        Out     0.203     1.105       -         
un20lt7                                            Net      -        -       0.556     -           1         
test_0.u100.uctrl.ufifo.un20lto7                   CFG4     D        In      -         1.661       -         
test_0.u100.uctrl.ufifo.un20lto7                   CFG4     Y        Out     0.271     1.932       -         
un20                                               Net      -        -       0.556     -           1         
test_0.u100.uctrl.ufifo.n_d04                      CFG4     D        In      -         2.487       -         
test_0.u100.uctrl.ufifo.n_d04                      CFG4     Y        Out     0.271     2.759       -         
N_109                                              Net      -        -       0.770     -           6         
test_0.u100.uctrl.ufifo.n_i_1_sqmuxa_3_RNI2E4Q     CFG4     D        In      -         3.529       -         
test_0.u100.uctrl.ufifo.n_i_1_sqmuxa_3_RNI2E4Q     CFG4     Y        Out     0.326     3.855       -         
ilde_0                                             Net      -        -       0.556     -           1         
test_0.u100.uctrl.ufifo.state_RNIJO072[4]          CFG4     B        In      -         4.411       -         
test_0.u100.uctrl.ufifo.state_RNIJO072[4]          CFG4     Y        Out     0.164     4.575       -         
ie                                                 Net      -        -       0.970     -           8         
test_0.u100.uctrl.ufifo.i[0]                       SLE      EN       In      -         5.545       -         
=============================================================================================================
Total path delay (propagation time + setup) of 5.882 is 1.661(28.2%) logic and 4.221(71.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: u8_sb_CCC_0_FCCC|GL0_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                                            Starting                                                                                                        Arrival          
Instance                                                                                    Reference                                   Type        Pin                Net                                  Time        Slack
                                                                                            Clock                                                                                                                            
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                             u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  masterRegAddrSel                     0.108       0.259
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS                                    u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  regHTRANS                            0.108       0.571
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_4     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  N_123_i_reto                         0.108       0.705
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST                                                         u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_005     F_FM0_READYOUT     CoreAHBLite_0_AHBmslave16_HREADY     5.347       0.740
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_5     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  N_189                                0.087       0.883
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_2     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  VCC_0_reto                           0.108       1.027
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_3     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  d_masterRegAddrSel_reto              0.108       1.180
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[0]        u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[0]              0.108       1.652
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[3]        u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  arbRegSMCurrentState[3]              0.108       1.766
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[16]                                 u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         Q                  regHADDR[16]                         0.108       2.618
=============================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                                            Starting                                                                                                           Required          
Instance                                                                                    Reference                                   Type        Pin                Net                                     Time         Slack
                                                                                            Clock                                                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST                                                         u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_005     F_FM0_WRITE        CoreAHBLite_0_AHBmslave16_HWRITE        5.137        0.259
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST                                                         u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_005     F_FM0_TRANS1       CoreAHBLite_0_AHBmslave16_HTRANS[1]     5.168        0.491
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState_ret_2     u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         D                  VCC_0                                   9.745        0.740
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST                                                         u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_005     F_FM0_ADDR[30]     CoreAHBLite_0_AHBmslave16_HADDR[30]     5.432        0.755
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST                                                         u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     MSS_005     F_FM0_ADDR[29]     CoreAHBLite_0_AHBmslave16_HADDR[29]     5.472        0.795
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[2]                                  u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN                 masterAddrClockEnable                   9.662        0.861
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[3]                                  u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN                 masterAddrClockEnable                   9.662        0.861
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[4]                                  u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN                 masterAddrClockEnable                   9.662        0.861
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[5]                                  u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN                 masterAddrClockEnable                   9.662        0.861
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[6]                                  u8_sb_CCC_0_FCCC|GL0_net_inferred_clock     SLE         EN                 masterAddrClockEnable                   9.662        0.861
=================================================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            4.863
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         5.137

    - Propagation time:                      4.878
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     0.259

    Number of logic level(s):                3
    Starting point:                          u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel / Q
    Ending point:                            u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST / F_FM0_WRITE
    The start point is clocked by            u8_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK
    The end   point is clocked by            u8_sb_CCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK_BASE

Instance / Net                                                                                     Pin             Pin               Arrival     No. of    
Name                                                                                   Type        Name            Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.masterRegAddrSel                        SLE         Q               Out     0.108     0.108       -         
masterRegAddrSel                                                                       Net         -               -       1.095     -           21        
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS                             CFG3        A               In      -         1.204       -         
u8_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.GATEDHTRANS                             CFG3        Y               Out     0.100     1.304       -         
m0s16AddrSel                                                                           Net         -               -       0.888     -           13        
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.MASTERADDRINPROG_m5_0     CFG4        D               In      -         2.192       -         
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.MASTERADDRINPROG_m5_0     CFG4        Y               Out     0.288     2.480       -         
masterAddrInProg[0]                                                                    Net         -               -       0.993     -           23        
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HWRITE                                  CFG4        D               In      -         3.473       -         
u8_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.HWRITE                                  CFG4        Y               Out     0.288     3.761       -         
CoreAHBLite_0_AHBmslave16_HWRITE                                                       Net         -               -       1.117     -           1         
u8_sb_0.u8_sb_HPMS_0.MSS_ADLIB_INST                                                    MSS_005     F_FM0_WRITE     In      -         4.878       -         
===========================================================================================================================================================
Total path delay (propagation time + setup) of 9.741 is 5.647(58.0%) logic and 4.094(42.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: u8|clock138_bck
====================================



Starting Points with Worst Slack
********************************

                      Starting                                       Arrival          
Instance              Reference           Type     Pin     Net       Time        Slack
                      Clock                                                           
--------------------------------------------------------------------------------------
test_0.u200.i[11]     u8|clock138_bck     SLE      Q       i[11]     0.087       6.902
test_0.u200.i[10]     u8|clock138_bck     SLE      Q       i[10]     0.108       6.946
test_0.u200.i[7]      u8|clock138_bck     SLE      Q       i[7]      0.108       7.010
test_0.u200.i[8]      u8|clock138_bck     SLE      Q       i[8]      0.087       7.061
test_0.u200.i[0]      u8|clock138_bck     SLE      Q       i[0]      0.108       7.359
test_0.u200.i[9]      u8|clock138_bck     SLE      Q       i[9]      0.108       7.447
test_0.u200.i[1]      u8|clock138_bck     SLE      Q       i[1]      0.108       7.465
test_0.u200.i[2]      u8|clock138_bck     SLE      Q       i[2]      0.108       7.481
test_0.u200.i[3]      u8|clock138_bck     SLE      Q       i[3]      0.108       7.498
test_0.u200.i[4]      u8|clock138_bck     SLE      Q       i[4]      0.108       7.514
======================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                         Required          
Instance                        Reference           Type     Pin     Net         Time         Slack
                                Clock                                                              
---------------------------------------------------------------------------------------------------
test_0.u200.key_pmux_0_dreg     u8|clock138_bck     SLE      D       i4_mux      9.745        6.902
test_0.u200.i[14]               u8|clock138_bck     SLE      D       i_s[14]     9.745        7.359
test_0.u200.i[13]               u8|clock138_bck     SLE      D       i_s[13]     9.745        7.376
test_0.u200.i[12]               u8|clock138_bck     SLE      D       i_s[12]     9.745        7.392
test_0.u200.i[11]               u8|clock138_bck     SLE      D       i_s[11]     9.745        7.408
test_0.u200.i[10]               u8|clock138_bck     SLE      D       i_s[10]     9.745        7.425
test_0.u200.i[7]                u8|clock138_bck     SLE      D       i_s[7]      9.745        7.433
test_0.u200.i[9]                u8|clock138_bck     SLE      D       i_s[9]      9.745        7.441
test_0.u200.i[8]                u8|clock138_bck     SLE      D       i_s[8]      9.745        7.457
test_0.u200.i[6]                u8|clock138_bck     SLE      D       i_s[6]      9.745        7.490
===================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      2.843
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 6.902

    Number of logic level(s):                3
    Starting point:                          test_0.u200.i[11] / Q
    Ending point:                            test_0.u200.key_pmux_0_dreg / D
    The start point is clocked by            u8|clock138_bck [rising] on pin CLK
    The end   point is clocked by            u8|clock138_bck [rising] on pin CLK

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                     Type     Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
test_0.u200.i[11]                        SLE      Q        Out     0.087     0.087       -         
i[11]                                    Net      -        -       0.733     -           3         
test_0.u200.key_pmux_0_0_0_.m10_am_1     CFG4     D        In      -         0.821       -         
test_0.u200.key_pmux_0_0_0_.m10_am_1     CFG4     Y        Out     0.326     1.147       -         
m10_am_1                                 Net      -        -       0.556     -           1         
test_0.u200.key_pmux_0_0_0_.m10_am       CFG3     C        In      -         1.702       -         
test_0.u200.key_pmux_0_0_0_.m10_am       CFG3     Y        Out     0.223     1.925       -         
m10_am                                   Net      -        -       0.556     -           1         
test_0.u200.key_pmux_0_0_0_.m10_ns       CFG3     C        In      -         2.481       -         
test_0.u200.key_pmux_0_0_0_.m10_ns       CFG3     Y        Out     0.203     2.684       -         
i4_mux                                   Net      -        -       0.159     -           1         
test_0.u200.key_pmux_0_dreg              SLE      D        In      -         2.843       -         
===================================================================================================
Total path delay (propagation time + setup) of 3.098 is 1.095(35.4%) logic and 2.003(64.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: u8|sdclk
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                     Arrival          
Instance                Reference     Type     Pin     Net                           Time        Slack
                        Clock                                                                         
------------------------------------------------------------------------------------------------------
test_0.u100.arg[9]      u8|sdclk      SLE      Q       arg[9]                        0.108       2.324
test_0.u100.i[1]        u8|sdclk      SLE      Q       i[1]                          0.108       2.340
test_0.u100.arg[12]     u8|sdclk      SLE      Q       arg[12]                       0.108       2.378
test_0.u100.i_ret_9     u8|sdclk      SLE      Q       un1_n_bit_0_sqmuxa_2_reto     0.108       2.383
test_0.u100.i[2]        u8|sdclk      SLE      Q       i[2]                          0.108       2.385
test_0.u100.arg[10]     u8|sdclk      SLE      Q       arg[10]                       0.108       2.404
test_0.u100.i_ret_1     u8|sdclk      SLE      Q       N_3721_reto                   0.108       2.431
test_0.u100.i_ret_2     u8|sdclk      SLE      Q       i_s_reto[5]                   0.108       2.509
test_0.u100.i[3]        u8|sdclk      SLE      Q       i[3]                          0.108       2.511
test_0.u100.i[7]        u8|sdclk      SLE      Q       i[7]                          0.108       2.519
======================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                   Required          
Instance                     Reference     Type     Pin     Net                         Time         Slack
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
test_0.u100.response[3]      u8|sdclk      SLE      D       n_response_1[3]             9.745        2.324
test_0.u100.i[7]             u8|sdclk      SLE      D       i_lm[7]                     9.745        2.340
test_0.u100.i[6]             u8|sdclk      SLE      D       i_lm[6]                     9.745        2.356
test_0.u100.i[2]             u8|sdclk      SLE      D       i_lm[2]                     9.745        2.489
test_0.u100.i[3]             u8|sdclk      SLE      D       i_lm[3]                     9.745        2.512
test_0.u100.i[1]             u8|sdclk      SLE      D       i_lm[1]                     9.745        2.544
test_0.u100.response[2]      u8|sdclk      SLE      D       n_response_1[2]             9.745        2.597
test_0.u100.response[12]     u8|sdclk      SLE      D       n_response_1_0_iv_i[12]     9.745        2.643
test_0.u100.response[33]     u8|sdclk      SLE      D       n_response_1[33]            9.745        2.755
test_0.u100.bus_state[3]     u8|sdclk      SLE      D       bus_state_ns[3]             9.745        2.800
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.255
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.745

    - Propagation time:                      7.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.324

    Number of logic level(s):                8
    Starting point:                          test_0.u100.arg[9] / Q
    Ending point:                            test_0.u100.response[3] / D
    The start point is clocked by            u8|sdclk [falling] on pin CLK
    The end   point is clocked by            u8|sdclk [falling] on pin CLK

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                              Type     Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
test_0.u100.arg[9]                                                SLE      Q        Out     0.108     0.108       -         
arg[9]                                                            Net      -        -       1.210     -           36        
test_0.u100.n_response_cnst_4_7_0_.m9                             CFG3     C        In      -         1.318       -         
test_0.u100.n_response_cnst_4_7_0_.m9                             CFG3     Y        Out     0.223     1.541       -         
N_10                                                              Net      -        -       0.715     -           4         
test_0.u100.n_response_cnst_4_7_0_.m41_0_0_wmux                   ARI1     C        In      -         2.256       -         
test_0.u100.n_response_cnst_4_7_0_.m41_0_0_wmux                   ARI1     Y        Out     0.226     2.482       -         
m41_0_0_y0                                                        Net      -        -       0.372     -           1         
test_0.u100.n_response_cnst_4_7_0_.m41_0_0_wmux_0                 ARI1     A        In      -         2.854       -         
test_0.u100.n_response_cnst_4_7_0_.m41_0_0_wmux_0                 ARI1     Y        Out     0.100     2.954       -         
N_42                                                              Net      -        -       1.117     -           1         
test_0.u100.n_response_cnst_4_7_0_.n_response_360_0[3]            CFG4     D        In      -         4.072       -         
test_0.u100.n_response_cnst_4_7_0_.n_response_360_0[3]            CFG4     Y        Out     0.271     4.343       -         
n_response_360_0[3]                                               Net      -        -       0.556     -           1         
test_0.u100.n_response_cnst_4_7_0_.n_response_360_1[3]            CFG3     B        In      -         4.899       -         
test_0.u100.n_response_cnst_4_7_0_.n_response_360_1[3]            CFG3     Y        Out     0.165     5.063       -         
n_response_360_1[3]                                               Net      -        -       0.556     -           1         
test_0.u100.n_response_cnst_4_7_0_.n_response_1_0_iv_3_RNO[3]     CFG3     B        In      -         5.619       -         
test_0.u100.n_response_cnst_4_7_0_.n_response_1_0_iv_3_RNO[3]     CFG3     Y        Out     0.165     5.783       -         
n_response_360[3]                                                 Net      -        -       0.556     -           1         
test_0.u100.n_response_cnst_4_7_0_.n_response_1_0_iv_3[3]         CFG4     C        In      -         6.339       -         
test_0.u100.n_response_cnst_4_7_0_.n_response_1_0_iv_3[3]         CFG4     Y        Out     0.203     6.542       -         
n_response_1_0_iv_3[3]                                            Net      -        -       0.556     -           1         
test_0.u100.n_response_cnst_4_7_0_.n_response_1_0_iv[3]           CFG4     B        In      -         7.098       -         
test_0.u100.n_response_cnst_4_7_0_.n_response_1_0_iv[3]           CFG4     Y        Out     0.165     7.262       -         
n_response_1[3]                                                   Net      -        -       0.159     -           1         
test_0.u100.response[3]                                           SLE      D        In      -         7.421       -         
============================================================================================================================
Total path delay (propagation time + setup) of 7.676 is 1.881(24.5%) logic and 5.795(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                    Starting                                     Arrival          
Instance            Reference     Type     Pin     Net           Time        Slack
                    Clock                                                         
----------------------------------------------------------------------------------
FCCC_0.CCC_INST     System        CCC      GL0     GL0_net_i     0.000       5.585
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.338
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.662

    - Propagation time:                      4.078
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.585

    Number of logic level(s):                9
    Starting point:                          FCCC_0.CCC_INST / GL0
    Ending point:                            test_0.u100.uctrl.left[0] / EN
    The start point is clocked by            System [rising]
    The end   point is clocked by            u8_FCCC_0_FCCC|GL0_net_inferred_clock [rising] on pin CLK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                 Type                Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
FCCC_0.CCC_INST                                      CCC                 GL0      Out     0.000     0.000       -         
GL0_net_i                                            Net                 -        -       1.117     -           1         
FCCC_0.GL0_INST                                      CLKINT              A        In      -         1.117       -         
FCCC_0.GL0_INST                                      CLKINT              Y        Out     0.375     1.492       -         
FCCC_0_GL0                                           Net                 -        -       0.000     -           2         
test_0.UCK1                                          CLKINT_PRESERVE     A        In      -         1.492       -         
test_0.UCK1                                          CLKINT_PRESERVE     Y        Out     0.631     2.123       -         
mclk_1                                               Net                 -        -       0.000     -           478       
test_0.u100.DSD138.UIN100.UCK0.bcko_u_2              CFG4                D        In      -         2.123       -         
test_0.u100.DSD138.UIN100.UCK0.bcko_u_2              CFG4                Y        Out     0.288     2.411       -         
bcko_u_2                                             Net                 -        -       0.000     -           1         
test_0.u100.DSD138.UIN100.UCK0.bcko_u_3              CFG3                C        In      -         2.411       -         
test_0.u100.DSD138.UIN100.UCK0.bcko_u_3              CFG3                Y        Out     0.210     2.620       -         
bcko_u_3                                             Net                 -        -       0.000     -           1         
test_0.u100.DSD138.UIN100.UCK0.bcko_u_3_RNI3EM53     CFG4                D        In      -         2.620       -         
test_0.u100.DSD138.UIN100.UCK0.bcko_u_3_RNI3EM53     CFG4                Y        Out     0.288     2.908       -         
bcko                                                 Net                 -        -       0.000     -           1         
test_0.u100.DSD138.UIN100.UCK10                      CLKINT_PRESERVE     A        In      -         2.908       -         
test_0.u100.DSD138.UIN100.UCK10                      CLKINT_PRESERVE     Y        Out     0.631     3.539       -         
in_bck_1                                             Net                 -        -       0.000     -           255       
test_0.u100.uctrl.n_k20                              CFG2                A        In      -         3.539       -         
test_0.u100.uctrl.n_k20                              CFG2                Y        Out     0.087     3.626       -         
N_162                                                Net                 -        -       0.000     -           5         
test_0.u100.uctrl.un1_state_7_i_3                    CFG4                B        In      -         3.626       -         
test_0.u100.uctrl.un1_state_7_i_3                    CFG4                Y        Out     0.164     3.790       -         
un1_state_7_i_2                                      Net                 -        -       0.000     -           1         
test_0.u100.uctrl.un1_state_7_i                      CFG4                D        In      -         3.790       -         
test_0.u100.uctrl.un1_state_7_i                      CFG4                Y        Out     0.288     4.078       -         
un1_state_7_i                                        Net                 -        -       0.000     -           32        
test_0.u100.uctrl.left[0]                            SLE                 EN       In      -         4.078       -         
==========================================================================================================================
Total path delay (propagation time + setup) of 4.415 is 3.298(74.7%) logic and 1.117(25.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":23:0:23:0|Timing constraint (from [get_clocks { gl0 }] to test_0*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":24:0:24:0|Timing constraint (from [get_clocks { mclk4549 }] to u8_sb*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":25:0:25:0|Timing constraint (from [get_clocks { mclk4549 }] to *USPDIF_TX*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":26:0:26:0|Timing constraint (from [get_clocks { mclk }] to test_0.u100*) (false path) was not applied to the design because the to list is incorrect: it contains no clock, primary output, sequential cell, or sequential cell data input pin 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":27:0:27:0|Timing constraint (from [get_clocks { mclk4549 }] to *UPCMTX*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":28:0:28:0|Timing constraint (from [get_clocks { sdclk_n }] to test_0.u200*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":29:0:29:0|Timing constraint (from [get_clocks { sdclk_n }] to *usync*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":30:0:30:0|Timing constraint (from [get_clocks { sdclk_n }] to *usync*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":31:0:31:0|Timing constraint (from [get_clocks { sdclk_n }] to *ufifo*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":34:0:34:0|Timing constraint (from [get_clocks { in_bck }] to test_0.u100.uctrl*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":35:0:35:0|Timing constraint (from [get_clocks { sdclk_n }] to u8_sb*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":36:0:36:0|Timing constraint (from [get_clocks { clock138_bck }] to test_0.u200*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":37:0:37:0|Timing constraint (from [get_clocks { mclk }] to test_0.u200*) (false path) was not applied to the design because the to list is incorrect: it contains no clock, primary output, sequential cell, or sequential cell data input pin 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":38:0:38:0|Timing constraint (from [get_clocks { sdclk_n }] to *UPCM*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 
@W: MT447 :"c:/igloo/soc/z/designer/u8/synthesis.fdc":39:0:39:0|Timing constraint (from [get_clocks { sdclk_n }] to *uctrl*) (false path) was not applied to the design because none of the '-from' objects specified by the constraint exist in the design 

Finished final timing analysis (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 195MB peak: 218MB)


Finished timing report (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 195MB peak: 218MB)

---------------------------------------
Resource Usage Report for u8 

Mapping to part: m2gl005vf256std
Cell usage:
CCC             2 uses
CLKINT          11 uses
CLKINT_PRESERVE  6 uses
MSS_005         1 use
SYSRESET        1 use
CFG1           45 uses
CFG2           449 uses
CFG3           308 uses
CFG4           980 uses

Carry cells:
ARI1            1317 uses - used for arithmetic functions
ARI1            64 uses - used for Wide-Mux implementation
Total ARI1      1381 uses


Sequential Cells: 
SLE            3697 uses

DSP Blocks:    0 of 11 (0%)

I/O ports: 30
I/O primitives: 29
BIBUF          8 uses
INBUF          4 uses
OUTBUF         9 uses
TRIBUFF        8 uses


Global Clock Buffers: 11 of 8 (137%)


RAM/ROM usage summary
Total Block RAMs (RAM1K18) : 2 of 10 (20%)

Total LUTs:    3163

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 0; LUTs = 0;
RAM1K18  Interface Logic : SLEs = 72; LUTs = 72;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  3697 + 0 + 72 + 0 = 3769;
Total number of LUTs after P&R:  3163 + 0 + 72 + 0 = 3235;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:17s; CPU Time elapsed 0h:00m:17s; Memory used current: 40MB peak: 218MB)

Process took 0h:00m:17s realtime, 0h:00m:17s cputime
# Sat Jul 03 16:03:00 2021

###########################################################]
