// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vx16_main.h for the primary calling header

#ifndef VERILATED_VX16_MAIN___024ROOT_H_
#define VERILATED_VX16_MAIN___024ROOT_H_  // guard

#include "verilated.h"


class Vx16_main__Syms;

class alignas(VL_CACHE_LINE_BYTES) Vx16_main___024root final : public VerilatedModule {
  public:

    // DESIGN SPECIFIC STATE
    VL_IN8(clock,0,0);
    VL_IN8(reset_n,0,0);
    CData/*0:0*/ x16_main__DOT____Vcellinp__via_1_inst__wc_clk_i;
    CData/*0:0*/ x16_main__DOT____Vcellinp__attiny_inst__clk_wdt;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__reset;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT____Vcellinp__reset_sync_clk25__async_rst_in;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__bus_read;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__bus_write;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__sys_rst;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__wdt_rst_out;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__ALU_FLAG_C_OUT;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_MULS;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_MULSU;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_FMUL;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_FMULS;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_FMULSU;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_CPC;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_CP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_SBC;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_SUB;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_ADD;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_ADC;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_AND;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_EOR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_OR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_CPI;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_SUBI;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_SBCI;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_COM;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_NEG;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_INC;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_ASR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_LSR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_ROR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_SEx_CLx;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_DEC;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_ADIW;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_SBIW;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_MUL;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT____Vcellinp__alu__ALU_FLAG_I_IN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT____Vcellinp__alu__ALU_FLAG_T_IN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT____Vcellinp__alu__ALU_FLAG_H_IN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT____Vcellinp__alu__ALU_FLAG_S_IN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT____Vcellinp__alu__ALU_FLAG_V_IN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT____Vcellinp__alu__ALU_FLAG_N_IN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT____Vcellinp__alu__ALU_FLAG_Z_IN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__in_addr_1_and_2_equal;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__flag_h_adc_sub_cp;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__flag_v_add_adc;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__flag_v_sub_sbc;
    VL_IN8(cpu_din,7,0);
    VL_OUT8(cpu_dout,7,0);
    VL_OUT8(cpu_we,0,0);
    VL_IN8(cpu_nmi,0,0);
    VL_OUT8(vga_r,3,0);
    VL_OUT8(vga_g,3,0);
    VL_OUT8(vga_b,3,0);
    VL_OUT8(vga_hsync,0,0);
    VL_OUT8(vga_vsync,0,0);
    VL_OUT8(audio_lrck,0,0);
    VL_OUT8(audio_bck,0,0);
    VL_OUT8(audio_data,0,0);
    VL_OUT8(spi_sclk,0,0);
    VL_OUT8(spi_mosi,0,0);
    VL_IN8(spi_miso,0,0);
    VL_OUT8(spi_ssel_n_sd,0,0);
    CData/*0:0*/ x16_main__DOT__clock;
    CData/*0:0*/ x16_main__DOT__reset_n;
    CData/*7:0*/ x16_main__DOT__cpu_din;
    CData/*7:0*/ x16_main__DOT__cpu_dout;
    CData/*0:0*/ x16_main__DOT__cpu_we;
    CData/*0:0*/ x16_main__DOT__cpu_nmi;
    CData/*3:0*/ x16_main__DOT__vga_r;
    CData/*3:0*/ x16_main__DOT__vga_g;
    CData/*3:0*/ x16_main__DOT__vga_b;
    CData/*0:0*/ x16_main__DOT__vga_hsync;
    CData/*0:0*/ x16_main__DOT__vga_vsync;
    CData/*0:0*/ x16_main__DOT__audio_lrck;
    CData/*0:0*/ x16_main__DOT__audio_bck;
    CData/*0:0*/ x16_main__DOT__audio_data;
    CData/*0:0*/ x16_main__DOT__spi_sclk;
    CData/*0:0*/ x16_main__DOT__spi_mosi;
    CData/*0:0*/ x16_main__DOT__spi_miso;
    CData/*0:0*/ x16_main__DOT__spi_ssel_n_sd;
    CData/*0:0*/ x16_main__DOT__bank_cs;
    CData/*0:0*/ x16_main__DOT__low_ram_cs;
    CData/*0:0*/ x16_main__DOT__io_cs;
    CData/*0:0*/ x16_main__DOT__hi_ram_cs;
    CData/*0:0*/ x16_main__DOT__banked_rom_cs;
    CData/*0:0*/ x16_main__DOT__via_1_cs;
    CData/*0:0*/ x16_main__DOT__via_2_cs;
    CData/*0:0*/ x16_main__DOT__vera_cs;
    CData/*0:0*/ x16_main__DOT__ym_cs;
    CData/*0:0*/ x16_main__DOT__unavail_cs;
    CData/*0:0*/ x16_main__DOT__io3_cs;
    CData/*0:0*/ x16_main__DOT__io4_cs;
    CData/*0:0*/ x16_main__DOT__io5_cs;
    CData/*0:0*/ x16_main__DOT__io6_cs;
    CData/*0:0*/ x16_main__DOT__io7_cs;
    CData/*7:0*/ x16_main__DOT__ram_bank;
    CData/*7:0*/ x16_main__DOT__rom_bank;
    CData/*7:0*/ x16_main__DOT__cpu_din_int;
    CData/*0:0*/ x16_main__DOT____Vcellinp__cpu_inst__IRQ;
    CData/*7:0*/ x16_main__DOT__vera_data;
    CData/*0:0*/ x16_main__DOT__vera_irq_n;
    CData/*0:0*/ x16_main__DOT__via_1_cs_pulse;
    CData/*0:0*/ x16_main__DOT__via_1_cs_d;
    CData/*2:0*/ x16_main__DOT__clk_div;
    CData/*7:0*/ x16_main__DOT__via_dout;
    CData/*0:0*/ x16_main__DOT__via_ca1;
    CData/*0:0*/ x16_main__DOT__via_ca2_i;
    CData/*0:0*/ x16_main__DOT__via_ca2_o;
    CData/*0:0*/ x16_main__DOT__via_ca2_t;
    CData/*0:0*/ x16_main__DOT__via_cb1_i;
    CData/*0:0*/ x16_main__DOT__via_cb1_o;
    CData/*0:0*/ x16_main__DOT__via_cb1_t;
    CData/*0:0*/ x16_main__DOT__via_cb2_i;
    CData/*0:0*/ x16_main__DOT__via_cb2_o;
    CData/*0:0*/ x16_main__DOT__via_cb2_t;
    CData/*7:0*/ x16_main__DOT__via_pa_i;
    CData/*7:0*/ x16_main__DOT__via_pa_o;
    CData/*7:0*/ x16_main__DOT__via_pa_t;
    CData/*7:0*/ x16_main__DOT__via_pb_i;
    CData/*7:0*/ x16_main__DOT__via_pb_o;
    CData/*7:0*/ x16_main__DOT__via_pb_t;
    CData/*0:0*/ x16_main__DOT__via_t1_if;
    CData/*0:0*/ x16_main__DOT__via_t2_if;
    CData/*0:0*/ x16_main__DOT__via_t3_if;
    CData/*7:0*/ x16_main__DOT__avr_data_in;
    CData/*7:0*/ x16_main__DOT__avr_data_out;
    CData/*0:0*/ x16_main__DOT__avr_data_we;
    CData/*0:0*/ x16_main__DOT__avr_data_re;
    CData/*5:0*/ x16_main__DOT__avr_io_addr;
    CData/*7:0*/ x16_main__DOT__avr_io_in;
    CData/*7:0*/ x16_main__DOT__avr_io_out;
    CData/*0:0*/ x16_main__DOT__avr_io_we;
    CData/*0:0*/ x16_main__DOT__avr_io_re;
    CData/*0:0*/ x16_main__DOT__via_irq;
    CData/*0:0*/ x16_main__DOT__spi_sck;
    CData/*0:0*/ x16_main__DOT__via_ack_o;
    CData/*0:0*/ x16_main__DOT____VdfgRegularize_h76422dab_1_2;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__clk;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__reset;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__DI;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__DO;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__WE;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__IRQ;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__NMI;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__RDY;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__SYNC;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__ABL;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__ABH;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__ADD;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__DIHOLD;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__DIHOLD_valid;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__DIMUX;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__IRHOLD;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__IRHOLD_valid;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__C;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__Z;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__I;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__D;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__V;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__N;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__AZ;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__AZ1;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__AZ2;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__AV;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__AN;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__AN1;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__HC;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__AI;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__BI;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__IR;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__AO;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__CI;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__CO;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__PCH;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__PCL;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__NMI_edge;
    CData/*1:0*/ x16_main__DOT__cpu_inst__DOT__regsel;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__regfile;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__A;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__X;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__Y;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__S;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__P;
    CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__state;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__PC_inc;
    CData/*1:0*/ x16_main__DOT__cpu_inst__DOT__src_reg;
    CData/*1:0*/ x16_main__DOT__cpu_inst__DOT__dst_reg;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__index_y;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__load_reg;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__inc;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__write_back;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__load_only;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__store;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__adc_sbc;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__compare;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__shift;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__rotate;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__backwards;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__cond_true;
    CData/*3:0*/ x16_main__DOT__cpu_inst__DOT__cond_code;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__shift_right;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__alu_shift_right;
    CData/*3:0*/ x16_main__DOT__cpu_inst__DOT__op;
    CData/*3:0*/ x16_main__DOT__cpu_inst__DOT__alu_op;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__adc_bcd;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__adj_bcd;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__store_zero;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__trb_ins;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__txb_ins;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__bit_ins;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__bit_ins_nv;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__plp;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__php;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__clc;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__sec;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__cld;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__sed;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__cli;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__sei;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__clv;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__res;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__write_register;
    CData/*3:0*/ x16_main__DOT__cpu_inst__DOT__ADJL;
    CData/*3:0*/ x16_main__DOT__cpu_inst__DOT__ADJH;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT____Vcellinp__ALU__BCD;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__NMI_1;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__clk;
    CData/*3:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__op;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__right;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__AI;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__BI;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__CI;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__CO;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__BCD;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__OUT;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__V;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__Z;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__N;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__HC;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__RDY;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__AI7;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__BI7;
    CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__temp_BI;
    CData/*4:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__temp_l;
    CData/*4:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__temp_h;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__adder_CI;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__HC9;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__CO9;
    CData/*0:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__temp_HC;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__clk25;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__extbus_cs_n;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__extbus_rd_n;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__extbus_wr_n;
    CData/*4:0*/ x16_main__DOT__top_inst__DOT__extbus_a;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__extbus_d;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__extbus_irq_n;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__vga_r;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__vga_g;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__vga_b;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vga_hsync;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vga_vsync;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spi_sck;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spi_mosi;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spi_miso;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spi_ssel_n_sd;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio_lrck;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio_bck;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio_data;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__por_cnt_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_addr_nib_0_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_addr_nib_1_r;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__vram_addr_incr_0_r;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__vram_addr_incr_1_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_addr_nib_incr_0_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_addr_nib_incr_1_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_addr_decr_0_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_addr_decr_1_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__vram_data0_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__vram_data1_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__ib_addr_nibble_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__ib_4bit_mode_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__ib_cache_write_enabled_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__ib_transparency_enabled_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__ib_one_byte_cache_cycling_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__ib_cache8_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__ib_wrdata_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__ib_write_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__ib_do_access_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__fx_fill_length_low;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__fx_fill_length_high;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__fx_transparency_enabled;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__fx_cache_write_enabled;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__fx_cache_fill_enabled;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__fx_one_byte_cache_cycling;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__fx_16bit_hop;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__fx_4bit_mode;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__fx_addr1_mode;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_addr_select_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_addr_select_next;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__dc_select_r;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__dc_select_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__fpga_reconfigure_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__fpga_reconfigure_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__irq_enable_vsync_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__irq_enable_vsync_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__irq_enable_line_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__irq_enable_line_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__irq_enable_sprite_collision_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__irq_enable_sprite_collision_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__irq_enable_audio_fifo_low_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__irq_enable_audio_fifo_low_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__irq_status_vsync_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__irq_status_vsync_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__irq_status_line_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__irq_status_line_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__irq_status_sprite_collision_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__irq_status_sprite_collision_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprites_enabled_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprites_enabled_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_enabled_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_enabled_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_enabled_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_enabled_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__chroma_disable_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__chroma_disable_next;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__dc_hscale_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__dc_hscale_next;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__dc_vscale_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__dc_vscale_next;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__dc_border_color_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__dc_border_color_next;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l0_color_depth_r;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l0_color_depth_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_bitmap_mode_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_bitmap_mode_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_attr_mode_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_attr_mode_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_tile_height_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_tile_height_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_tile_width_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_tile_width_next;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l0_map_height_r;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l0_map_height_next;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l0_map_width_r;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l0_map_width_next;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_map_baseaddr_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_map_baseaddr_next;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_tile_baseaddr_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_tile_baseaddr_next;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l1_color_depth_r;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l1_color_depth_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_bitmap_mode_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_bitmap_mode_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_attr_mode_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_attr_mode_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_tile_height_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_tile_height_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_tile_width_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_tile_width_next;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l1_map_height_r;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l1_map_height_next;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l1_map_width_r;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l1_map_width_next;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_map_baseaddr_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_map_baseaddr_next;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_tile_baseaddr_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_tile_baseaddr_next;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__video_output_mode_r;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__video_output_mode_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__line_interlace_mode_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__line_interlace_mode_next;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__audio_pcm_sample_rate_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__audio_pcm_sample_rate_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio_mode_stereo_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio_mode_stereo_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio_mode_16bit_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio_mode_16bit_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio_fifo_reset_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio_fifo_reset_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio_fifo_full;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__audio_pcm_volume_r;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__audio_pcm_volume_next;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__audio_fifo_wrdata_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__audio_fifo_wrdata_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio_fifo_write_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio_fifo_write_next;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__sprite_collisions;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__current_field;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__vram_rddata;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio_fifo_low;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio_fifo_empty;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprcol_irq;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vblank_pulse;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__line_irq;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spi_select_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spi_select_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spi_slow_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spi_slow_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spi_autotx_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spi_autotx_next;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__spi_txdata;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spi_txstart;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spi_busy;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__spi_rxdata;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__rddata;
    CData/*4:0*/ x16_main__DOT__top_inst__DOT__rdaddr_r;
    CData/*4:0*/ x16_main__DOT__top_inst__DOT__wraddr_r;
    CData/*4:0*/ x16_main__DOT__top_inst__DOT__wraddr_hold_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__wrdata_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__do_read;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__do_write;
    CData/*4:0*/ x16_main__DOT__top_inst__DOT__access_addr;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__write_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_strobe;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_ack;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_strobe;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_ack;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spr_strobe;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spr_ack;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT____Vcellinp__vram_if__if2_strobe;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT____Vcellinp__vram_if__if1_strobe;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__next_line;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_lb_rddata;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_lb_rddata;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spr_lb_erase_start;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__line_render_start;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__active_line_buf_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_linebuf_wrdata;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_linebuf_wren;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_linebuf_wrdata;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_linebuf_wren;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_idx;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_lb_renderer_wr_en;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_attr_write;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_attr_wraddr;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__sprite_attr_bytesel;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__composer_display_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__next_pixel;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__next_frame;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer_display_current_field;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__dc_interlaced;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__palette_write;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__palette_bytesel;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__palette_wridx;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite_next_frame;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite_next_line;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite_display_next_pixel;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite_vblank_pulse;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__video_composite_luma;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__video_composite_chroma;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__video_rgb_r;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__video_rgb_g;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__video_rgb_b;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_rgb_sync_n;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_rgb_hsync;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_rgb_vsync;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__video_composite_chroma2;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga_next_frame;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga_next_line;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga_display_next_pixel;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga_vblank_pulse;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__video_vga_r;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__video_vga_g;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__video_vga_b;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga_hsync;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga_vsync;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio_write;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__irq_enable;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__irq_status;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT____VdfgExtracted_h80e0ab29__0;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT____VdfgExtracted_h817a1230__0;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT____VdfgExtracted_h81779a78__0;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT____VdfgExtracted_h8177ab65__0;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT____VdfgExtracted_h8107dae2__0;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT____VdfgExtracted_h81784d2f__0;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT____VdfgExtracted_h817a2680__0;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT____VdfgExtracted_h810a9449__0;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT____VdfgExtracted_h810a39cc__0;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT____VdfgExtracted_h81042145__0;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__reset_sync_clk25__DOT__async_rst_in;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__reset_sync_clk25__DOT__clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__reset_sync_clk25__DOT__reset_out;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__reset_sync_clk25__DOT__dff_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__reset_sync_clk25__DOT__dff_rr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__reset;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__do_read;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__do_write;
    CData/*4:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__access_addr;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__write_data;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_rddata;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_select;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__dc_select;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_nib_0;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_nib_1;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_incr_0;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_incr_1;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_nib_incr_0;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_nib_incr_1;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_decr_0;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_decr_1;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_data0;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_data1;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_addr_nibble;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_4bit_mode;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_cache_write_enabled;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_transparency_enabled;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_one_byte_cache_cycling;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_cache8;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_wrdata;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_write;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_do_access;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_transparency_enabled;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_cache_write_enabled;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_cache_fill_enabled;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_one_byte_cache_cycling;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_16bit_hop;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_4bit_mode;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_addr1_mode;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_fill_length_low;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_fill_length_high;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_nib_0_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_nib_0_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_nib_1_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_nib_1_next;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_incr_0_r;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_incr_0_next;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_incr_1_r;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_incr_1_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_nib_incr_0_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_nib_incr_0_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_nib_incr_1_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_nib_incr_1_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_decr_0_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_decr_0_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_decr_1_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_decr_1_next;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_data0_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_data0_next;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_data1_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_data1_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_addr_nibble_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_addr_nibble_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_4bit_mode_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_4bit_mode_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_cache_write_enabled_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_cache_write_enabled_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_transparency_enabled_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_transparency_enabled_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_one_byte_cache_cycling_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_one_byte_cache_cycling_next;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_wrdata_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_wrdata_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_write_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_write_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_do_access_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_do_access_next;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_addr1_mode_r;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_addr1_mode_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_4bit_mode_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_4bit_mode_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_16bit_hop_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_16bit_hop_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_mult_enabled_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_mult_enabled_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_reset_accum_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_reset_accum_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_accumulate_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_accumulate_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_add_or_sub_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_add_or_sub_next;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_tiledata_base_address_r;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_tiledata_base_address_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_2bit_polygon_pixels_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_2bit_polygon_pixels_next;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_map_base_address_r;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_map_base_address_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_apply_clip_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_apply_clip_next;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_map_size_r;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_map_size_next;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_cache_byte_index_r;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_cache_byte_index_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_cache_nibble_index_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_cache_nibble_index_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_cache_increment_mode_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_cache_increment_mode_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_cache_fill_enabled_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_cache_fill_enabled_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_pixel_incr_x_times_32_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_pixel_incr_x_times_32_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_pixel_incr_y_times_32_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_pixel_incr_y_times_32_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_cache_write_enabled_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_cache_write_enabled_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_transparency_enabled_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_transparency_enabled_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_one_byte_cache_cycling_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_one_byte_cache_cycling_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_2bit_poke_mode_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_2bit_poke_mode_next;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_16bit_hop_start_index_r;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_16bit_hop_start_index_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_nib_0_incr_decr_0;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_nib_1_incr_decr_1;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__save_result_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__save_result_port_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fetch_ahead_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fetch_ahead_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fetch_ahead_port_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fetch_ahead_port_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_use_result_as_tileindex_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_use_result_as_tileindex_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_calculate_addr1_based_on_tileindex_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_calculate_addr1_based_on_tileindex_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_calculate_addr1_based_on_position_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_calculate_addr1_based_on_position_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_increment_on_overflow_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_increment_on_overflow_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_0_untouched_or_set_bit16;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_0_untouched_or_set_nibble;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_0_untouched_or_set_high;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_0_untouched_or_set_low;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_1_untouched_or_set_bit16;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_1_untouched_or_set_nibble;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_1_untouched_or_set_high;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_1_untouched_or_set_low;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_nib_1_tiledata_using_tilemap;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_nib_1_tiledata_using_tilepos;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_nib_1_start_of_horizontal_fill_line;
    CData/*2:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_pixel_position_in_tile_x;
    CData/*2:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_pixel_position_in_tile_y;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_tile_index_looked_up;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_position_is_outside_map;
    CData/*2:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_cache_byte_and_nibble_incremented;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_nibble_to_be_loaded_into_cache;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_byte_to_be_loaded_into_cache;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_vram_addr_0_needs_to_be_changed;
    CData/*2:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_vram_addr_1_needs_to_be_changed;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_pixel_position_needs_to_be_updated;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__is_audio_address;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__is_palette_address;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__is_sprite_attr_address;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_fill_length_more_than_15;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_fill_length_more_than_7;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_fill_length_overflow;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_2bit_polygon_filler_mode;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__mult_accum__DOT__clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__mult_accum__DOT__mult_enabled;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__mult_accum__DOT__reset_accum;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__mult_accum__DOT__accumulate;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__mult_accum__DOT__add_or_sub;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if0_addr_nibble;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if0_4bit_mode;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if0_cache_write_enabled;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if0_transparency_enabled;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if0_one_byte_cache_cycling;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if0_cache8;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if0_wrdata;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if0_rddata;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if0_strobe;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if0_write;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if1_strobe;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if1_ack;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if2_strobe;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if2_ack;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if3_strobe;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if3_ack;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__ram_wrnibblesel;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__ram_write;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if0_ack;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if0_ack_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if1_ack_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if2_ack_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if3_ack_next;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__byte_0_transparency_nibblesel;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__byte_1_transparency_nibblesel;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__byte_2_transparency_nibblesel;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__byte_3_transparency_nibblesel;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__byte_transparancy_nibblesel;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if0_wrdata_to_use;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if0_addr_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if0_rddata8;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if0_rddata8_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__main_ram__DOT__clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__main_ram__DOT__bus_wrnibblesel;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__main_ram__DOT__bus_write;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__main_ram__DOT__blk10_cs;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__main_ram__DOT__blk32_cs;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__main_ram__DOT__bus_addr14;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__rst;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__line_render_start;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__color_depth;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__bitmap_mode;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__attr_mode;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_height;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_width;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__map_height;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__map_width;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__map_baseaddr;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_baseaddr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__bus_strobe;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__bus_ack;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__linebuf_wrdata;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__linebuf_wren;
    CData/*2:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__mode;
    CData/*4:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__pixels_per_word_minus1;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__lines_per_word_minus1;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__words_per_line_minus1;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__vmap_idx;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__wrapped_vmap_idx;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__htile_cnt_r;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__word_cnt_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__scrolled_htile_cnt;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__cur_tile_vflip;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__cur_tile_hflip;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__vflipped_line_idx;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__hflipped_word_cnt;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__bus_strobe_r;
    CData/*2:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__state_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__next_render_mapdata_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__render_mapdata_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__render_start;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__render_busy;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__line_done;
    CData/*4:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__xcnt_r;
    CData/*4:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__xcnt_next;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__hflipped_xcnt;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__hflipped_xcnt_2bpp;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__cur_pixel_data_1bpp;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__cur_pixel_data_2bpp;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__cur_pixel_data_4bpp;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__cur_pixel_data_8bpp;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tmp_pixel_color;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__cur_pixel_color;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__linebuf_wrdata_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__linebuf_wren_next;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__subtile_hscroll;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__render_busy_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__render_busy_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__rst;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__active_render_buffer;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__renderer_wr_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__renderer_wr_en;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__composer_rd_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__active_composer_buffer;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__wr_en_a;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__wr_en_b;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__wr_en_c;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__rd_data_a;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__rd_data_b;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__rd_data_c;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__rd_idx9_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_a__DOT__wr_clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_a__DOT__wr_en;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_a__DOT__wr_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_a__DOT__rd_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_a__DOT__rd_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_b__DOT__wr_clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_b__DOT__wr_en;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_b__DOT__wr_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_b__DOT__rd_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_b__DOT__rd_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_c__DOT__wr_clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_c__DOT__wr_en;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_c__DOT__wr_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_c__DOT__rd_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_c__DOT__rd_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__rst;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__line_render_start;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__color_depth;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__bitmap_mode;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__attr_mode;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_height;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_width;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__map_height;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__map_width;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__map_baseaddr;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_baseaddr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__bus_strobe;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__bus_ack;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__linebuf_wrdata;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__linebuf_wren;
    CData/*2:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__mode;
    CData/*4:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__pixels_per_word_minus1;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__lines_per_word_minus1;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__words_per_line_minus1;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__vmap_idx;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__wrapped_vmap_idx;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__htile_cnt_r;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__word_cnt_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__scrolled_htile_cnt;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__cur_tile_vflip;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__cur_tile_hflip;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__vflipped_line_idx;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__hflipped_word_cnt;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__bus_strobe_r;
    CData/*2:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__state_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__next_render_mapdata_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__render_mapdata_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__render_start;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__render_busy;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__line_done;
    CData/*4:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__xcnt_r;
    CData/*4:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__xcnt_next;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__hflipped_xcnt;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__hflipped_xcnt_2bpp;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__cur_pixel_data_1bpp;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__cur_pixel_data_2bpp;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__cur_pixel_data_4bpp;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__cur_pixel_data_8bpp;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tmp_pixel_color;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__cur_pixel_color;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__linebuf_wrdata_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__linebuf_wren_next;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__subtile_hscroll;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__render_busy_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__render_busy_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__rst;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__active_render_buffer;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__renderer_wr_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__renderer_wr_en;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__composer_rd_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__active_composer_buffer;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__wr_en_a;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__wr_en_b;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__wr_en_c;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__rd_data_a;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__rd_data_b;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__rd_data_c;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__rd_idx9_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_a__DOT__wr_clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_a__DOT__wr_en;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_a__DOT__wr_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_a__DOT__rd_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_a__DOT__rd_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_b__DOT__wr_clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_b__DOT__wr_en;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_b__DOT__wr_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_b__DOT__rd_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_b__DOT__rd_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_c__DOT__wr_clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_c__DOT__wr_en;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_c__DOT__wr_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_c__DOT__rd_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_c__DOT__rd_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__rst;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__clk;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__collisions;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprcol_irq;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__line_render_start;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__frame_done;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__bus_strobe;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__bus_ack;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_idx;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__linebuf_wren;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__cur_collision_mask_r;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__cur_collision_mask_next;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__frame_collision_mask_r;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__frame_collision_mask_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__render_time_done;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__render_busy;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_idx_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_idx_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_attr_sel_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_attr_mode;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_attr_hflip;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_attr_vflip;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_attr_z;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_attr_collision_mask;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_attr_palette_offset;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_attr_width;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_attr_height;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_mode_r;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_line_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_hflip_r;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_z_r;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_collision_mask_r;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_palette_offset_r;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_width_r;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_height_pixels;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_on_line;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_enabled;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_line;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sf_state_r;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sf_state_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__save_hi;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__save_lo;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__start_render_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__start_render_next;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_idx_incr;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_width_pixels;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__xcnt_r;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__xcnt_next;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__hflipped_xcnt;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__hflipped_xcnt_next;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__state_r;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__state_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__bus_strobe_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__bus_strobe_next;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__linebuf_wren_next;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__cur_pixel_data_4bpp;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__cur_pixel_data_8bpp;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__tmp_pixel_color;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__pixel_is_transparent;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__cur_pixel_color;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__dest_pixel_is_transparent;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__render_pixel;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__collision;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__rst;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__active_render_buffer;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__renderer_wr_en;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__composer_erase_start;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__wr_en_1a;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__wr_en_1b;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__wr_en_1c;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__wr_en_1d;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__rd_addr_1_sel_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__wr_en_2a;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__wr_en_2b;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__wr_en_2c;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__wr_en_2d;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__rd_addr_2_sel_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__composer_wr_idx;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__composer_wr_en;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__composer_erase_busy;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__renderer_wr_en_a;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__renderer_wr_en_b;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__renderer_wr_en_c;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__renderer_wr_en_d;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1a__DOT__wr_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1a__DOT__wr_addr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1a__DOT__wr_en;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1a__DOT__rd_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1a__DOT__rd_addr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1b__DOT__wr_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1b__DOT__wr_addr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1b__DOT__wr_en;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1b__DOT__rd_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1b__DOT__rd_addr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1c__DOT__wr_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1c__DOT__wr_addr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1c__DOT__wr_en;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1c__DOT__rd_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1c__DOT__rd_addr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1d__DOT__wr_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1d__DOT__wr_addr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1d__DOT__wr_en;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1d__DOT__rd_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1d__DOT__rd_addr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2a__DOT__wr_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2a__DOT__wr_addr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2a__DOT__wr_en;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2a__DOT__rd_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2a__DOT__rd_addr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2b__DOT__wr_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2b__DOT__wr_addr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2b__DOT__wr_en;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2b__DOT__rd_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2b__DOT__rd_addr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2c__DOT__wr_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2c__DOT__wr_addr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2c__DOT__wr_en;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2c__DOT__rd_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2c__DOT__rd_addr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2d__DOT__wr_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2d__DOT__wr_addr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2d__DOT__wr_en;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2d__DOT__rd_clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2d__DOT__rd_addr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__rst;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__interlaced;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__frac_x_incr;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__frac_y_incr;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__border_color;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__layer0_enabled;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__layer1_enabled;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__sprites_enabled;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__current_field;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__line_irq;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__line_render_start;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__layer0_lb_rddata;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__layer1_lb_rddata;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__sprite_lb_erase_start;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__display_next_frame;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__display_next_line;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__display_next_pixel;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__display_current_field;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__display_data;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__frac_x_incr_int;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__render_start_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__layer0_opaque;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__layer1_opaque;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__sprite_opaque;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__sprite_z1;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__sprite_z2;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__sprite_z3;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__next_line_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__hactive;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__vactive;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__display_active;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__vactive_started_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__rst;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__interlace;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__next_frame;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__next_line;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__next_pixel;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__vblank_pulse;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__current_field;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__luma;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__chroma;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__rgb_r;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__rgb_g;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__rgb_b;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__rgb_sync_n;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__rgb_hsync;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__rgb_vsync;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__h_hsync_pulse;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__h_vsync_pulse;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__h_equalization_pulse;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__h_color_burst;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__h_active;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__h_last;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__h_half_line_last;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__line_mode;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__v_sync;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__v_equalization;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__v_active;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__v_burst_active;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__field;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__v_last2;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__v_last;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__v_even_field_last;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__current_field_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__next_frame_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__mod_sync_n;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__active;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__r;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__g;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__b;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT____Vcellinp__modulator__active;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT____Vcellinp__modulator__color_burst;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__clk;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__r;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__g;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__b;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__color_burst;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__active;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__sync_n_in;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__luma;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__chroma;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__r_times_4;
    CData/*6:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__r_times_8;
    CData/*4:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__g_times_2;
    CData/*4:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__b_times_2;
    CData/*6:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__b_times_8;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__sinval;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__cosval;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__sinval_s;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__cosval_s;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__i8_s;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__q8_s;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__lum;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__video_modulator_mult_yg_yr__DOT__clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__video_modulator_mult_yg_yr__DOT__input_1a_8;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__video_modulator_mult_yg_yr__DOT__input_1b_8;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__video_modulator_mult_yg_yr__DOT__input_2a_8;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__video_modulator_mult_yg_yr__DOT__input_2b_8;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__sinlut__DOT__clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__sinlut__DOT__value;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__coslut__DOT__clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__coslut__DOT__value;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__rst;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__next_frame;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__next_line;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__next_pixel;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__vblank_pulse;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__vga_r;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__vga_g;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__vga_b;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__vga_hsync;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__vga_vsync;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__h_last;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__v_last;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__v_last2;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__hsync;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__vsync;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__h_active;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__v_active;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__active;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__hsync_r;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__vsync_r;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__active_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spictrl__DOT__rst;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spictrl__DOT__clk;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__spictrl__DOT__txdata;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spictrl__DOT__txstart;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__spictrl__DOT__rxdata;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spictrl__DOT__busy;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spictrl__DOT__slow;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spictrl__DOT__spi_sck;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spictrl__DOT__spi_mosi;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spictrl__DOT__spi_miso;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__spictrl__DOT__bitcnt_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__spictrl__DOT__tx_shift_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__spictrl__DOT__rx_shift_r;
    CData/*4:0*/ x16_main__DOT__top_inst__DOT__spictrl__DOT__div_cnt_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spictrl__DOT__clk_pulse;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__spictrl__DOT__clk_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__rst;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__clk;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__attr_addr;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__attr_wrdata;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__attr_write;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__sample_rate;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__mode_stereo;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__mode_16bit;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__volume;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__fifo_reset;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__fifo_wrdata;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__fifo_write;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__fifo_full;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__fifo_almost_empty;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__fifo_empty;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__i2s_lrck;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__i2s_bck;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__i2s_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__next_sample;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__rst;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__clk;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__attr_addr;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__attr_wrdata;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__attr_write;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__next_sample;
    CData/*2:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__cur_channel_byte_r;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__cur_channel_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__attr_rddata;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT____Vcellinp__audio_attr_ram__rd_addr;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__cur_volume;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__cur_left_en;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__cur_right_en;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__cur_pulsewidth;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__cur_waveform;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__noise_value_r;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__cur_noise;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__do_noise_sample;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__new_noise;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__working_data_wridx_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__working_data_wren_r;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__signal_pw;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__signal_saw;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__signal_triangle;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__signal_noise;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__signal;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__signed_signal;
    CData/*1:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__state_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT____VdfgRegularize_h2af1e958_1_0;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__audio_attr_ram__DOT__wr_clk;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__audio_attr_ram__DOT__wr_addr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__audio_attr_ram__DOT__wr_en;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__audio_attr_ram__DOT__wr_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__audio_attr_ram__DOT__rd_clk;
    CData/*5:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__audio_attr_ram__DOT__rd_addr;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__audio_attr_ram__DOT__rd_data;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__working_data_ram__DOT__wr_clk;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__working_data_ram__DOT__wr_addr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__working_data_ram__DOT__wr_en;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__working_data_ram__DOT__rd_clk;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__working_data_ram__DOT__rd_addr;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__rst;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__next_sample;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__sample_rate;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__mode_stereo;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__mode_16bit;
    CData/*3:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__volume;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__fifo_reset;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__fifo_wrdata;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__fifo_write;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__fifo_full;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__fifo_almost_empty;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__fifo_empty;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__audio_fifo_reset;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__fifo_rddata;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__fifo_read;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__sr_accum_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__sr_accum7_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__next_sample_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__new_sample;
    CData/*2:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__state_r;
    CData/*2:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__state_next;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__volume_log;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__audio_fifo__DOT__clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__audio_fifo__DOT__rst;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__audio_fifo__DOT__wrdata;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__audio_fifo__DOT__wr_en;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__audio_fifo__DOT__rddata;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__audio_fifo__DOT__rd_en;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__audio_fifo__DOT__empty;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__audio_fifo__DOT__almost_empty;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__audio_fifo__DOT__full;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__dacif__DOT__rst;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__dacif__DOT__clk;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__dacif__DOT__next_sample;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__dacif__DOT__i2s_lrck;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__dacif__DOT__i2s_bck;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__dacif__DOT__i2s_data;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__dacif__DOT__div_r;
    CData/*7:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__dacif__DOT__div_max;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__dacif__DOT__lrck_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__dacif__DOT__bck_r;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__dacif__DOT__start_left;
    CData/*0:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__dacif__DOT__start_right;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__rst_i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__clk_i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__wc_clk_i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__irq_o;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cs_i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cyc_i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__stb_i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ack_o;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__we_i;
    CData/*4:0*/ x16_main__DOT__via_1_inst__DOT__adr_i;
    CData/*7:0*/ x16_main__DOT__via_1_inst__DOT__dat_i;
    CData/*7:0*/ x16_main__DOT__via_1_inst__DOT__dat_o;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ca1;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ca2_i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ca2_o;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ca2_t;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb1_i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb1_o;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb1_t;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb2_i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb2_o;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb2_t;
    CData/*7:0*/ x16_main__DOT__via_1_inst__DOT__pa_i;
    CData/*7:0*/ x16_main__DOT__via_1_inst__DOT__pb_i;
    CData/*7:0*/ x16_main__DOT__via_1_inst__DOT__pa_o;
    CData/*7:0*/ x16_main__DOT__via_1_inst__DOT__pb_o;
    CData/*7:0*/ x16_main__DOT__via_1_inst__DOT__pa_t;
    CData/*7:0*/ x16_main__DOT__via_1_inst__DOT__pb_t;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__t1_if;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__t2_if;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__t3_if;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cs;
    CData/*5:0*/ x16_main__DOT__via_1_inst__DOT__ie_delay;
    CData/*7:0*/ x16_main__DOT__via_1_inst__DOT__pai;
    CData/*7:0*/ x16_main__DOT__via_1_inst__DOT__pbi;
    CData/*7:0*/ x16_main__DOT__via_1_inst__DOT__pao;
    CData/*7:0*/ x16_main__DOT__via_1_inst__DOT__pbo;
    CData/*7:0*/ x16_main__DOT__via_1_inst__DOT__pal;
    CData/*7:0*/ x16_main__DOT__via_1_inst__DOT__pbl;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__pa_le;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__pb_le;
    CData/*7:0*/ x16_main__DOT__via_1_inst__DOT__ddra;
    CData/*7:0*/ x16_main__DOT__via_1_inst__DOT__ddrb;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb1o;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb2o;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ca2o;
    CData/*1:0*/ x16_main__DOT__via_1_inst__DOT__t1_mode;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__t2_mode;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__t3_mode;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__t3_access;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__t1_64;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__t2_64;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ca1_trans;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ca2_trans;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb1_trans;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb2_trans;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ca1_mode;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb1_mode;
    CData/*2:0*/ x16_main__DOT__via_1_inst__DOT__ca2_mode;
    CData/*2:0*/ x16_main__DOT__via_1_inst__DOT__cb2_mode;
    CData/*4:0*/ x16_main__DOT__via_1_inst__DOT__sr_cnt;
    CData/*7:0*/ x16_main__DOT__via_1_inst__DOT__sr;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__sr_32;
    CData/*2:0*/ x16_main__DOT__via_1_inst__DOT__sr_mode;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__sr_if;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ca1_pe;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ca1_ne;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ca1_ee;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ca2_pe;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ca2_ne;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ca2_ee;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb1_pe;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb1_ne;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb1_ee;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ca1_if;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb1_if;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ca2_if;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb2_if;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__pb6_ne;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ca1_irq;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ca2_irq;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb1_irq;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb2_irq;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__t1_irq;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__t2_irq;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__t3_irq;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__sr_irq;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__pe_t1z;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__pe_t2z;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__pe_t3z;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT____Vcellinp__ued5__i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__wr_t3;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb2_pe;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb2_ne;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__cb2_ee;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__rst_i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__clk_i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__ce_i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__i;
    CData/*3:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__rid_i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__we_i;
    CData/*3:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__wid_i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__o;
    CData/*3:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__rid_o;
    CData/*3:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__wid_o;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__ro;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__wo;
    CData/*3:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__rid;
    CData/*3:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__wid;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__gRdy__DOT__genblk1__DOT__urrdy__DOT__clk_i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__gRdy__DOT__genblk1__DOT__urrdy__DOT__ce_i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__gRdy__DOT__genblk1__DOT__urrdy__DOT__i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__gRdy__DOT__genblk1__DOT__urrdy__DOT__o;
    CData/*3:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__gRdy__DOT__genblk1__DOT__urrdy__DOT__id_i;
    CData/*3:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__gRdy__DOT__genblk1__DOT__urrdy__DOT__id_o;
    CData/*1:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__gRdy__DOT__genblk1__DOT__urrdy__DOT__rdy;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued1__DOT__rst;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued1__DOT__clk;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued1__DOT__ce;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued1__DOT__i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued1__DOT__pe;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued1__DOT__ne;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued1__DOT__ee;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued1__DOT__ed;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued2__DOT__rst;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued2__DOT__clk;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued2__DOT__ce;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued2__DOT__i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued2__DOT__pe;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued2__DOT__ne;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued2__DOT__ee;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued2__DOT__ed;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued3__DOT__rst;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued3__DOT__clk;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued3__DOT__ce;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued3__DOT__i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued3__DOT__pe;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued3__DOT__ne;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued3__DOT__ee;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued3__DOT__ed;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued4__DOT__rst;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued4__DOT__clk;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued4__DOT__ce;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued4__DOT__i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued4__DOT__pe;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued4__DOT__ne;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued4__DOT__ee;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued4__DOT__ed;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued5__DOT__rst;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued5__DOT__clk;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued5__DOT__ce;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued5__DOT__i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued5__DOT__pe;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued5__DOT__ne;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued5__DOT__ee;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued5__DOT__ed;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued6__DOT__rst;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued6__DOT__clk;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued6__DOT__ce;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued6__DOT__i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued6__DOT__pe;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued6__DOT__ne;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued6__DOT__ee;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued6__DOT__ed;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued7__DOT__rst;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued7__DOT__clk;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued7__DOT__ce;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued7__DOT__i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued7__DOT__pe;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued7__DOT__ne;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued7__DOT__ee;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued7__DOT__ed;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued8__DOT__rst;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued8__DOT__clk;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued8__DOT__ce;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued8__DOT__i;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued8__DOT__pe;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued8__DOT__ne;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued8__DOT__ee;
    CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__ued8__DOT__ed;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__rst;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__clk;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__clk_wdt;
    CData/*7:0*/ x16_main__DOT__attiny_inst__DOT__data_in;
    CData/*7:0*/ x16_main__DOT__attiny_inst__DOT__data_out;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__data_we;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__data_re;
    CData/*5:0*/ x16_main__DOT__attiny_inst__DOT__io_addr;
    CData/*7:0*/ x16_main__DOT__attiny_inst__DOT__io_in;
    CData/*7:0*/ x16_main__DOT__attiny_inst__DOT__io_out;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__io_we;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__io_re;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__int_sig;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__int_rst;
    CData/*7:0*/ x16_main__DOT__attiny_inst__DOT__ALU_FLAGS;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__ALU_FLAG_Z_OUT;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__ALU_FLAG_N_OUT;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__ALU_FLAG_V_OUT;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__ALU_FLAG_S_OUT;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__ALU_FLAG_H_OUT;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__ALU_FLAG_T_OUT;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__ALU_FLAG_I_OUT;
    CData/*1:0*/ x16_main__DOT__attiny_inst__DOT__step_cnt;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__core_rst;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu_rdy;
    CData/*7:0*/ x16_main__DOT__attiny_inst__DOT__data_in_int;
    CData/*7:0*/ x16_main__DOT__attiny_inst__DOT__data_out_int;
    CData/*7:0*/ x16_main__DOT__attiny_inst__DOT__io_in_int;
    CData/*7:0*/ x16_main__DOT__attiny_inst__DOT__io_out_int;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__data_we_int;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__data_re_int;
    CData/*5:0*/ x16_main__DOT__attiny_inst__DOT__io_addr_int;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__io_we_int;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__io_re_int;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__write_to_reg;
    CData/*4:0*/ x16_main__DOT__attiny_inst__DOT__rw_addr;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__rw_16bit;
    CData/*4:0*/ x16_main__DOT__attiny_inst__DOT__rd_addr_d;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__rd_16bit_d;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__read_d;
    CData/*4:0*/ x16_main__DOT__attiny_inst__DOT__rd_addr_r;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__rd_16bit_r;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__read_r;
    CData/*4:0*/ x16_main__DOT__attiny_inst__DOT__reg_clr_cnt;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__rom_read_delay;
    CData/*1:0*/ x16_main__DOT__attiny_inst__DOT__ram_read_delay;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__interrupt_registered;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__current_int_executed;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__current_int_vect;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__current_int_vect_int;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__int_request;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_MOVW;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_CPSE;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_MOV;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_ORI_SBR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_ANDI_CBR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_LDD_STD;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_LDS_STS;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_LD_ST_YZP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_LD_ST_YZN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_LPM_R;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_LPM_R_P;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_XCH;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_LAS;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_LAC;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_LAT;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_LD_ST_X;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_LD_ST_XP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_LD_ST_XN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_POP_PUSH;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_SWAP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_RET;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_RETI;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_SLEEP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_BREAK;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_WDR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_LPM_ELPM;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_SPM;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_SPM_Z_P;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_IJMP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_ICALL;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_DES;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_JMP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_CALL;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_CBI_SBI;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_SBIC_SBIS;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_IN_OUT;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_RJMP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_RCALL;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_LDI;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_COND_BRANCH;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_BLD_BST;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_SBRC_SBRS;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_CPSE;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_LDS_STS;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_LD_ST_YZP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_LD_ST_YZN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_LPM_ELPM;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_LPM_R;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_LPM_R_P;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_LD_ST_X;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_LD_ST_XP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_LD_ST_XN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_RET;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_RETI;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_ICALL;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_JMP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_CALL;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_SBIC_SBIS;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_MUL;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_MULS;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_MULSU;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_FMUL;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_FMULS;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_FMULSU;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_RCALL;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__SEL_S2_INSTRUCTION_SBRC_SBRS;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__select_io_in_stam;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__skip_execution;
    CData/*5:0*/ x16_main__DOT__attiny_inst__DOT__PGM_HI_TMP;
    CData/*3:0*/ x16_main__DOT__attiny_inst__DOT____Vcellinp__alu__inst;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__int_encoder_inst__DOT__rst;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__int_encoder_inst__DOT__int_sig_in;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__int_encoder_inst__DOT__int_request;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__int_encoder_inst__DOT__int_vect;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__int_encoder_inst__DOT__executed;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__int_encoder_inst__DOT__int_sig_in_int;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__int_encoder_inst__DOT__int_sig_in_int_n;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__int_encoder_inst__DOT__int_sig_in_int_active;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__INTERRUPT_IN_EXECUTION;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_MOVW;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_MULS;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_MULSU;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_FMUL;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_FMULS;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_FMULSU;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_CPC;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_CP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_SBC;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_SUB;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_ADD;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_ADC;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_CPSE;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_AND;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_EOR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_OR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_MOV;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_CPI;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_SUBI;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_SBCI;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_ORI_SBR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_ANDI_CBR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_LDD_STD;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_LDS_STS;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_LD_ST_YZP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_LD_ST_YZN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_LPM_R;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_LPM_R_P;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_XCH;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_LAS;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_LAC;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_LAT;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_LD_ST_X;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_LD_ST_XP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_LD_ST_XN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_POP_PUSH;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_COM;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_NEG;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_SWAP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_INC;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_ASR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_LSR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_ROR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_SEx_CLx;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_RET;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_RETI;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_SLEEP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_BREAK;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_WDR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_LPM_ELPM;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_SPM;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_SPM_Z_P;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_IJMP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_ICALL;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_DEC;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_DES;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_JMP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_CALL;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_ADIW;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_SBIW;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_CBI_SBI;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_SBIC_SBIS;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_MUL;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_IN_OUT;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_RJMP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_RCALL;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_LDI;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_COND_BRANCH;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_BLD_BST;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__SEL_INSTRUCTION_SBRC_SBRS;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__regs__DOT__rst;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__regs__DOT__clk;
    CData/*4:0*/ x16_main__DOT__attiny_inst__DOT__regs__DOT__rw_addr;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__regs__DOT__rw_16bit;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__regs__DOT__write;
    CData/*4:0*/ x16_main__DOT__attiny_inst__DOT__regs__DOT__rd_addr_d;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__regs__DOT__rd_16bit_d;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__regs__DOT__read_d;
    CData/*4:0*/ x16_main__DOT__attiny_inst__DOT__regs__DOT__rd_addr_r;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__regs__DOT__rd_16bit_r;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__regs__DOT__read_r;
    CData/*3:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__inst;
    CData/*4:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__in_addr_1;
    CData/*4:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__in_addr_2;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__ALU_FLAG_C_IN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__ALU_FLAG_Z_IN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__ALU_FLAG_N_IN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__ALU_FLAG_V_IN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__ALU_FLAG_S_IN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__ALU_FLAG_H_IN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__ALU_FLAG_T_IN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__ALU_FLAG_I_IN;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__ALU_FLAG_C_OUT;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__ALU_FLAG_Z_OUT;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__ALU_FLAG_N_OUT;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__ALU_FLAG_V_OUT;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__ALU_FLAG_S_OUT;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__ALU_FLAG_H_OUT;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__ALU_FLAG_T_OUT;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__ALU_FLAG_I_OUT;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_MOVW;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_MULS;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_MULSU;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_FMUL;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_FMULS;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_FMULSU;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_CPC;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_CP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_SBC;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_SUB;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_ADD;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_ADC;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_AND;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_ANDI_CBR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_EOR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_OR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_ORI_SBR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_MOV;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_CPI;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_SUBI;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_SBCI;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_LPM_R_P;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_COM;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_NEG;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_SWAP;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_INC;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_ASR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_LSR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_ROR;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_SEx_CLx;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_DEC;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_ADIW;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_SBIW;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__SEL_INSTRUCTION_MUL;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__cin_int;
    CData/*7:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__in_1_mul;
    CData/*7:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__in_2_mul;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__mul_sign_int;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__wdt_inst__DOT__rst;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__wdt_inst__DOT__clk;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__wdt_inst__DOT__wdt_clk;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__wdt_inst__DOT__wdt_rst_in;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__wdt_inst__DOT__wdt_rst_out;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__wdt_inst__DOT__wdt_cnt;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__wdt_inst__DOT__reset;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__wdt_inst__DOT__reset_n;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__wdt_inst__DOT__wdt_reset;
    CData/*0:0*/ x16_main__DOT__attiny_inst__DOT__wdt_inst__DOT__wdt_reset_n;
    CData/*0:0*/ __Vdly__x16_main__DOT__via_1_inst__DOT__wr_t3;
    CData/*5:0*/ __Vdly__x16_main__DOT__cpu_inst__DOT__state;
    CData/*0:0*/ __Vdly__x16_main__DOT__attiny_inst__DOT__wdt_inst__DOT__wdt_reset_n;
    CData/*7:0*/ __VdlyVal__x16_main__DOT__top_inst__DOT__palette_ram__v0;
    CData/*7:0*/ __VdlyDim0__x16_main__DOT__top_inst__DOT__palette_ram__v0;
    CData/*7:0*/ __VdlyVal__x16_main__DOT__top_inst__DOT__palette_ram__v1;
    CData/*7:0*/ __VdlyDim0__x16_main__DOT__top_inst__DOT__palette_ram__v1;
    CData/*1:0*/ __Vdly__x16_main__DOT__top_inst__DOT__video_vga__DOT__hsync_r;
    CData/*1:0*/ __Vdly__x16_main__DOT__top_inst__DOT__video_vga__DOT__vsync_r;
    CData/*1:0*/ __Vdly__x16_main__DOT__top_inst__DOT__video_vga__DOT__active_r;
    CData/*7:0*/ __VdlyVal__x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__audio_attr_ram__DOT__mem__v0;
    CData/*5:0*/ __VdlyDim0__x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__audio_attr_ram__DOT__mem__v0;
    CData/*0:0*/ __Vdly__x16_main__DOT__attiny_inst__DOT__wdt_inst__DOT__reset_n;
    CData/*0:0*/ __VdlySet__x16_main__DOT__top_inst__DOT__palette_ram__v0;
    CData/*0:0*/ __VdlySet__x16_main__DOT__top_inst__DOT__palette_ram__v1;
    CData/*0:0*/ __VdlySet__x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__audio_attr_ram__DOT__mem__v0;
    CData/*0:0*/ __VstlFirstIteration;
    CData/*0:0*/ __VicoFirstIteration;
    CData/*0:0*/ __Vtrigprevexpr___TOP__clock__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__reset_n__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__sys_rst__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__top_inst__DOT__bus_write__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__top_inst__DOT__bus_read__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__top_inst__DOT__clk__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__top_inst__DOT__reset__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__top_inst__DOT____Vcellinp__reset_sync_clk25__async_rst_in__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT____Vcellinp__via_1_inst__wc_clk_i__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__ALU_FLAG_C_OUT__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_ADC__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_ADD__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_ADIW__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_AND__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_ASR__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_COM__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_CP__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_CPC__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_CPI__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_DEC__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_EOR__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_FMUL__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_FMULS__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_FMULSU__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_INC__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_LSR__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_MUL__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_MULS__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_MULSU__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_NEG__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_OR__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_ROR__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_SBC__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_SBCI__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_SBIW__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_SEx_CLx__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_SUB__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__SEL_S1_INSTRUCTION_SUBI__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT____Vcellinp__alu__ALU_FLAG_H_IN__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT____Vcellinp__alu__ALU_FLAG_I_IN__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT____Vcellinp__alu__ALU_FLAG_N_IN__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT____Vcellinp__alu__ALU_FLAG_S_IN__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT____Vcellinp__alu__ALU_FLAG_T_IN__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT____Vcellinp__alu__ALU_FLAG_V_IN__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT____Vcellinp__alu__ALU_FLAG_Z_IN__0;
    CData/*3:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT____Vcellinp__alu__inst__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__alu__DOT__flag_h_adc_sub_cp__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__alu__DOT__flag_v_add_adc__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__alu__DOT__flag_v_sub_sbc__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__alu__DOT__in_addr_1_and_2_equal__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__wdt_rst_out__0;
    CData/*0:0*/ __Vtrigprevexpr___TOP__x16_main__DOT____Vcellinp__attiny_inst__clk_wdt__0;
    CData/*0:0*/ __VactDidInit;
    CData/*0:0*/ __VactContinue;
    VL_OUT16(cpu_addr,15,0);
    SData/*15:0*/ x16_main__DOT__cpu_addr;
    SData/*13:0*/ x16_main__DOT__avr_pgm_addr;
    SData/*15:0*/ x16_main__DOT__avr_pgm_data;
    SData/*12:0*/ x16_main__DOT__avr_data_addr;
    SData/*15:0*/ x16_main__DOT__cpu_inst__DOT__AB;
    SData/*15:0*/ x16_main__DOT__cpu_inst__DOT__PC;
    SData/*15:0*/ x16_main__DOT__cpu_inst__DOT__PC_temp;
    SData/*15:0*/ x16_main__DOT__cpu_inst__DOT____VdfgExtracted_h02a08e40__0;
    SData/*8:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__temp_logic;
    SData/*8:0*/ x16_main__DOT__cpu_inst__DOT__ALU__DOT__temp;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__irq_line_r;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__irq_line_next;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__dc_active_hstart_r;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__dc_active_hstart_next;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__dc_active_hstop_r;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__dc_active_hstop_next;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__dc_active_vstart_r;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__dc_active_vstart_next;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__dc_active_vstop_r;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__dc_active_vstop_next;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__l0_hscroll_r;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__l0_hscroll_next;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__l0_vscroll_r;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__l0_vscroll_next;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__l1_hscroll_r;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__l1_hscroll_next;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__l1_vscroll_r;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__l1_vscroll_next;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__scanline;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_addr;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_addr;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__spr_addr;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__lb_rdidx;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__spr_lb_rddata;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__line_idx;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__l0_linebuf_wridx;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__l1_linebuf_wridx;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__sprite_lb_renderer_rd_idx;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_lb_renderer_rd_data;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__sprite_lb_renderer_wr_idx;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_lb_renderer_wr_data;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__palette_rgb_data;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__palette_wrdata;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_pixel_incr_x_r;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_pixel_incr_x_next;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_pixel_incr_y_r;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_pixel_incr_y_next;
    SData/*10:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__incr_decr_0;
    SData/*10:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__incr_0_nib;
    SData/*10:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__decr_0_nib;
    SData/*10:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__incr_decr_1;
    SData/*10:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__incr_1_16bit_hop_4;
    SData/*10:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__incr_1_16bit_hop_320;
    SData/*10:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__incr_1_nib;
    SData/*10:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__decr_1_nib;
    SData/*10:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_pixel_position_in_map_x;
    SData/*10:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_pixel_position_in_map_y;
    SData/*13:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_tile_position_repeat;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_fill_length;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__mult_accum__DOT__input_a_16;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__mult_accum__DOT__input_b_16;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if1_addr;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if2_addr;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if3_addr;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__ram_addr;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__main_ram__DOT__bus_addr;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__line_idx;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__hscroll;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__vscroll;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__bus_addr;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__linebuf_wridx;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__scrolled_line_idx;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__map_idx;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__map_addr;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__cur_map_data;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__cur_tile_idx;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_1bpp_8x8;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_1bpp_8x16;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_1bpp_16x8;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_1bpp_16x16;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_1bpp;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_2bpp_8x8;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_2bpp_8x16;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_2bpp_16x8;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_2bpp_16x16;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_2bpp;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_4bpp_8x8;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_4bpp_8x16;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_4bpp_16x8;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_4bpp_16x16;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_4bpp;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_8bpp_8x8;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_8bpp_8x16;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_8bpp_16x8;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_8bpp_16x16;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_8bpp;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr_xbpp;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_addr;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__line_idx_mul5;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__bm_line_addr_tmp;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__bitmap_line_addr;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__bitmap_addr_r;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__lb_wridx_r;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__linebuf_wridx_next;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__lb_wridx_next;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__lb_wridx_start;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__renderer_wr_idx;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__composer_rd_idx;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__wr_addr_a;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__wr_addr_b;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__wr_addr_c;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__rd_addr_a;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__rd_addr_b;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__rd_addr_c;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_a__DOT__wr_addr;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_a__DOT__rd_addr;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_b__DOT__wr_addr;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_b__DOT__rd_addr;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_c__DOT__wr_addr;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_c__DOT__rd_addr;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__line_idx;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__hscroll;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__vscroll;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__bus_addr;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__linebuf_wridx;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__scrolled_line_idx;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__map_idx;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__map_addr;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__cur_map_data;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__cur_tile_idx;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_1bpp_8x8;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_1bpp_8x16;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_1bpp_16x8;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_1bpp_16x16;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_1bpp;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_2bpp_8x8;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_2bpp_8x16;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_2bpp_16x8;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_2bpp_16x16;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_2bpp;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_4bpp_8x8;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_4bpp_8x16;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_4bpp_16x8;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_4bpp_16x16;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_4bpp;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_8bpp_8x8;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_8bpp_8x16;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_8bpp_16x8;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_8bpp_16x16;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_8bpp;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr_xbpp;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_addr;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__line_idx_mul5;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__bm_line_addr_tmp;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__bitmap_line_addr;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__bitmap_addr_r;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__lb_wridx_r;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__linebuf_wridx_next;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__lb_wridx_next;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__lb_wridx_start;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__renderer_wr_idx;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__composer_rd_idx;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__wr_addr_a;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__wr_addr_b;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__wr_addr_c;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__rd_addr_a;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__rd_addr_b;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__rd_addr_c;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_a__DOT__wr_addr;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_a__DOT__rd_addr;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_b__DOT__wr_addr;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_b__DOT__rd_addr;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_c__DOT__wr_addr;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_c__DOT__rd_addr;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__line_idx;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__bus_addr;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__linebuf_rdidx;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__linebuf_rddata;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__linebuf_wridx;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__linebuf_wrdata;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__render_time_r;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_attr_addr;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_attr_x;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_attr_y;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_addr_r;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_x_r;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__ydiff;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__line_addr_tmp;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__line_addr;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__bus_addr_r;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__bus_addr_next;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__linebuf_idx_r;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__linebuf_idx_next;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__renderer_rd_idx;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__renderer_rd_data;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__renderer_wr_idx;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__renderer_wr_data;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__composer_rd_idx;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__composer_rd_data;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__wr_addr_1;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__wr_data_1;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__rd_addr_1;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__rd_data_1a;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__rd_data_1b;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__rd_data_1c;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__rd_data_1d;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__rd_data_1;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__wr_addr_2;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__wr_data_2;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__rd_addr_2;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__rd_data_2a;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__rd_data_2b;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__rd_data_2c;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__rd_data_2d;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__rd_data_2;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1a__DOT__wr_data;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1a__DOT__rd_data;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1b__DOT__wr_data;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1b__DOT__rd_data;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1c__DOT__wr_data;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1c__DOT__rd_data;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1d__DOT__wr_data;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1d__DOT__rd_data;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2a__DOT__wr_data;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2a__DOT__rd_data;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2b__DOT__wr_data;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2b__DOT__rd_data;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2c__DOT__wr_data;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2c__DOT__rd_data;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2d__DOT__wr_data;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2d__DOT__rd_data;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__active_hstart;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__active_hstop;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__active_vstart;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__active_vstop;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__irqline;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__scanline;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__line_idx;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__lb_rdidx;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__sprite_lb_rddata;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__scaled_x_counter;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__scaled_y_counter_r;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__scaled_y_counter;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__y_counter_r;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__y_counter_rr;
    SData/*10:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__x_counter_r;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__x_counter;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__y_counter;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__palette_rgb_data;
    SData/*10:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__hcnt;
    SData/*10:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__vcnt;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__Y_G_times_g_16;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__Y_R_times_r_16;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__r_times_64;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__g_times_32;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__g_times_64;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__b_times_32;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__Y_R_times_r;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__Y_G_times_g;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__Y_B_times_b;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__Q_R_times_r;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__Q_G_n_times_g;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__Q_B_times_b;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__I_R_times_r;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__I_G_n_times_g;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__I_B_n_times_b;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__y_s;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__i_s;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__q_s;
    SData/*13:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__chroma_s;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__video_modulator_mult_yg_yr__DOT__output_1_16;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__video_modulator_mult_yg_yr__DOT__output_2_16;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__sinlut__DOT__phase;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__coslut__DOT__phase;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__palette_rgb_data;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__x_counter;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__y_counter;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg_left;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg_right;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm_left;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm_right;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__left_audio;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__right_audio;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__cur_freq;
    SData/*8:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__cur_volume_log;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__lfsr_r;
    SData/*9:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__signed_volume;
    SData/*14:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__scaled_signal;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__left_sample_r;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__right_sample_r;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__left_accum_r;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__right_accum_r;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__left_audio;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__right_audio;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__left_sample_r;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__left_sample_next;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__right_sample_r;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__right_sample_next;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__left_output_r;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__left_output_next;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__right_output_r;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__right_output_next;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__left_sample;
    SData/*15:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__right_sample;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__audio_fifo__DOT__wridx_r;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__audio_fifo__DOT__rdidx_r;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__audio_fifo__DOT__wridx_next;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__audio_fifo__DOT__rdidx_next;
    SData/*11:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__audio_fifo__DOT__fifo_count;
    SData/*8:0*/ x16_main__DOT__via_1_inst__DOT__ier;
    SData/*8:0*/ x16_main__DOT__via_1_inst__DOT__ierd;
    SData/*15:0*/ x16_main__DOT__via_1_inst__DOT__t1;
    SData/*15:0*/ x16_main__DOT__via_1_inst__DOT__t2;
    SData/*15:0*/ x16_main__DOT__via_1_inst__DOT__t3;
    SData/*15:0*/ x16_main__DOT__via_1_inst__DOT__t3cmp;
    SData/*15:0*/ x16_main__DOT__via_1_inst__DOT__t1l;
    SData/*15:0*/ x16_main__DOT__via_1_inst__DOT__t2l;
    SData/*15:0*/ x16_main__DOT__via_1_inst__DOT__t3l;
    SData/*13:0*/ x16_main__DOT__attiny_inst__DOT__pgm_addr;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__pgm_data;
    SData/*12:0*/ x16_main__DOT__attiny_inst__DOT__data_addr;
    SData/*13:0*/ x16_main__DOT__attiny_inst__DOT__PC;
    SData/*13:0*/ x16_main__DOT__attiny_inst__DOT__pgm_indirect_addr;
    SData/*13:0*/ x16_main__DOT__attiny_inst__DOT__PC_PLUS_ONE;
    SData/*13:0*/ x16_main__DOT__attiny_inst__DOT__PC_PLUS_TWO;
    SData/*13:0*/ x16_main__DOT__attiny_inst__DOT__PC_PLUS_THREE;
    SData/*12:0*/ x16_main__DOT__attiny_inst__DOT__SP;
    SData/*12:0*/ x16_main__DOT__attiny_inst__DOT__SP_PLUS_ONE;
    SData/*12:0*/ x16_main__DOT__attiny_inst__DOT__SP_MINUS_ONE;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__tmp_pgm_data;
    SData/*12:0*/ x16_main__DOT__attiny_inst__DOT__data_addr_int;
    SData/*12:0*/ x16_main__DOT__attiny_inst__DOT__data_addr_int_tmp;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__rw_data;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__rd_data_d;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__rd_data_r;
    SData/*12:0*/ x16_main__DOT__attiny_inst__DOT__rd_data_r_PLUS_ONE;
    SData/*12:0*/ x16_main__DOT__attiny_inst__DOT__rd_data_r_MINUS_ONE;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__alu_in_1;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__alu_in_2;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__alu_out;
    SData/*12:0*/ x16_main__DOT__attiny_inst__DOT__indirect_addr_offset;
    SData/*12:0*/ x16_main__DOT__attiny_inst__DOT__indirect_addr_offset_res;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__pgm_data_int;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__tmp_pgm_data_switched;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__relative_offset;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__relative_offset_rjmp;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT____VdfgRegularize_h8a0dea4a_2_0;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__inst_dec_s1_inst__DOT__inst;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__regs__DOT__rw_data;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__regs__DOT__rd_data_d;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__regs__DOT__rd_data_r;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__in_1;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__in_2;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__out;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__in_2_int;
    SData/*15:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__mul_result_int;
    SData/*15:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__alu_in_1__0;
    SData/*15:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__alu_in_2__0;
    SData/*15:0*/ __Vtrigprevexpr___TOP__x16_main__DOT__attiny_inst__DOT__alu_out__0;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__vram_addr_0_r;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__vram_addr_1_r;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__ib_addr_r;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__ib_mult_accum_cache32_r;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__l0_rddata;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__l1_rddata;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__spr_rddata;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_attr;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_attr_wrdata;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_0;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_1;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_addr;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_mult_accum_cache32;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_0_r;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_0_next;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_1_r;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_1_next;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_addr_r;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_addr_next;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_cache32_r;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ib_cache32_next;
    IData/*19:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_pixel_pos_x_r;
    IData/*19:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_pixel_pos_x_next;
    IData/*19:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_pixel_pos_y_r;
    IData/*19:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_pixel_pos_y_next;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_0_incr_decr_0;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_1_incr_decr_1;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_1_incr_decr_10;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_0_untouched_or_set;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_1_untouched_or_set;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_1_tileindex_lookup;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_1_tiledata_using_tilemap;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr_1_start_of_horizontal_fill_line;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_cache_filled_with_nibble;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_cache_filled_with_byte;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__vram_addr;
    IData/*19:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_pixel_pos_x_new;
    IData/*19:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__fx_pixel_pos_y_new;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__mult_accum__DOT__output_32;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if0_addr;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if0_mult_accum_cache32;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if1_rddata;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if2_rddata;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__if3_rddata;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__ram_wrdata;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__ram_rddata;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__main_ram__DOT__bus_wrdata;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__main_ram__DOT__bus_rddata;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__main_ram__DOT__blk10_rddata;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__main_ram__DOT__blk32_rddata;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__main_ram__DOT__blk10_rddata_r;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__main_ram__DOT__blk32_rddata_r;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__vram_if__DOT__main_ram__DOT__INIT__DOT__i;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__bus_rddata;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__map_data_r;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__tile_data_r;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__render_data_r;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__bus_rddata;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__map_data_r;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__tile_data_r;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__render_data_r;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__bus_rddata;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__sprite_attr;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__render_data_r;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__render_data_next;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__composer__DOT__scaled_x_counter_r;
    IData/*23:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__phase_accum_r;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg_l;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg_r;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm_l;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm_r;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__mix_l;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__mix_r;
    IData/*23:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__left_data;
    IData/*23:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__right_data;
    IData/*31:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__cur_channel_attr_r;
    IData/*22:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__cur_working_data;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__cur_phase;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__new_phase;
    IData/*22:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__working_data_wrdata;
    IData/*16:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT____VdfgRegularize_h2af1e958_1_1;
    IData/*22:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__working_data_ram__DOT__wr_data;
    IData/*22:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__working_data_ram__DOT__rd_data;
    IData/*21:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__left_scaled_r;
    IData/*21:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__right_scaled_r;
    IData/*23:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__dacif__DOT__left_data;
    IData/*23:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__dacif__DOT__right_data;
    IData/*23:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__dacif__DOT__right_sample_r;
    IData/*24:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__dacif__DOT__shiftreg_r;
    IData/*31:0*/ x16_main__DOT__via_1_inst__DOT__n;
    IData/*31:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__gRdy__DOT__genblk1__DOT__urrdy__DOT__n;
    IData/*31:0*/ x16_main__DOT__attiny_inst__DOT__io_ports_displacement;
    IData/*31:0*/ x16_main__DOT__attiny_inst__DOT__int_encoder_inst__DOT__j;
    IData/*17:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__add_result_int_w_c_tmp;
    IData/*16:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__add_result_int_w_c;
    IData/*17:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__sub_result_int_w_c_tmp;
    IData/*16:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__sub_result_int_w_c;
    IData/*17:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT____VdfgRegularize_hb1bbb4eb_0_9;
    IData/*31:0*/ __VactIterCount;
    VlTriggerVec<1> __VstlTriggered;
    VlTriggerVec<1> __VicoTriggered;
    VlTriggerVec<12> __VactTriggered;
    VlTriggerVec<12> __VnbaTriggered;
    VlUnpacked<CData/*7:0*/, 512> x16_main__DOT__avr_ram;
    VlUnpacked<CData/*7:0*/, 4> x16_main__DOT__cpu_inst__DOT__AXYS;
    VlUnpacked<IData/*31:0*/, 256> x16_main__DOT__top_inst__DOT__sprite_ram;
    VlUnpacked<SData/*15:0*/, 256> x16_main__DOT__top_inst__DOT__palette_ram;
    VlUnpacked<IData/*31:0*/, 16384> x16_main__DOT__top_inst__DOT__vram_if__DOT__main_ram__DOT__blk10;
    VlUnpacked<IData/*31:0*/, 16384> x16_main__DOT__top_inst__DOT__vram_if__DOT__main_ram__DOT__blk32;
    VlUnpacked<CData/*7:0*/, 512> x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_a__DOT__mem;
    VlUnpacked<CData/*7:0*/, 512> x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_b__DOT__mem;
    VlUnpacked<CData/*7:0*/, 512> x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_c__DOT__mem;
    VlUnpacked<CData/*7:0*/, 512> x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_a__DOT__mem;
    VlUnpacked<CData/*7:0*/, 512> x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_b__DOT__mem;
    VlUnpacked<CData/*7:0*/, 512> x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_c__DOT__mem;
    VlUnpacked<SData/*15:0*/, 256> x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1a__DOT__mem;
    VlUnpacked<SData/*15:0*/, 256> x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1b__DOT__mem;
    VlUnpacked<SData/*15:0*/, 256> x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1c__DOT__mem;
    VlUnpacked<SData/*15:0*/, 256> x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1d__DOT__mem;
    VlUnpacked<SData/*15:0*/, 256> x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2a__DOT__mem;
    VlUnpacked<SData/*15:0*/, 256> x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2b__DOT__mem;
    VlUnpacked<SData/*15:0*/, 256> x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2c__DOT__mem;
    VlUnpacked<SData/*15:0*/, 256> x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2d__DOT__mem;
    VlUnpacked<CData/*7:0*/, 64> x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__audio_attr_ram__DOT__mem;
    VlUnpacked<IData/*22:0*/, 16> x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__working_data_ram__DOT__mem;
    VlUnpacked<CData/*7:0*/, 4096> x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__audio_fifo__DOT__mem_r;
    VlUnpacked<CData/*3:0*/, 2> x16_main__DOT__via_1_inst__DOT__uag1__DOT__gRdy__DOT__genblk1__DOT__urrdy__DOT__id;
    VlUnpacked<CData/*7:0*/, 16> x16_main__DOT__attiny_inst__DOT__regs__DOT__genblk1__DOT__REGL;
    VlUnpacked<CData/*7:0*/, 16> x16_main__DOT__attiny_inst__DOT__regs__DOT__genblk1__DOT__REGH;

    // INTERNAL VARIABLES
    Vx16_main__Syms* const vlSymsp;

    // PARAMETERS
    static constexpr CData/*1:0*/ x16_main__DOT__cpu_inst__DOT__SEL_A = 0U;
    static constexpr CData/*1:0*/ x16_main__DOT__cpu_inst__DOT__SEL_S = 1U;
    static constexpr CData/*1:0*/ x16_main__DOT__cpu_inst__DOT__SEL_X = 2U;
    static constexpr CData/*1:0*/ x16_main__DOT__cpu_inst__DOT__SEL_Y = 3U;
    static constexpr CData/*3:0*/ x16_main__DOT__cpu_inst__DOT__OP_OR = 0x0cU;
    static constexpr CData/*3:0*/ x16_main__DOT__cpu_inst__DOT__OP_AND = 0x0dU;
    static constexpr CData/*3:0*/ x16_main__DOT__cpu_inst__DOT__OP_EOR = 0x0eU;
    static constexpr CData/*3:0*/ x16_main__DOT__cpu_inst__DOT__OP_ADD = 3U;
    static constexpr CData/*3:0*/ x16_main__DOT__cpu_inst__DOT__OP_SUB = 7U;
    static constexpr CData/*3:0*/ x16_main__DOT__cpu_inst__DOT__OP_ROL = 0x0bU;
    static constexpr CData/*3:0*/ x16_main__DOT__cpu_inst__DOT__OP_A = 0x0fU;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__ABS0 = 0U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__ABS1 = 1U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__ABSX0 = 2U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__ABSX1 = 3U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__ABSX2 = 4U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__BRA0 = 5U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__BRA1 = 6U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__BRA2 = 7U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__BRK0 = 8U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__BRK1 = 9U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__BRK2 = 0x0aU;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__BRK3 = 0x0bU;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__DECODE = 0x0cU;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__FETCH = 0x0dU;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__INDX0 = 0x0eU;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__INDX1 = 0x0fU;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__INDX2 = 0x10U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__INDX3 = 0x11U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__INDY0 = 0x12U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__INDY1 = 0x13U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__INDY2 = 0x14U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__INDY3 = 0x15U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__JMP0 = 0x16U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__JMP1 = 0x17U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__JMPI0 = 0x18U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__JMPI1 = 0x19U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__JSR0 = 0x1aU;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__JSR1 = 0x1bU;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__JSR2 = 0x1cU;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__JSR3 = 0x1dU;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__PULL0 = 0x1eU;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__PULL1 = 0x1fU;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__PULL2 = 0x20U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__PUSH0 = 0x21U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__PUSH1 = 0x22U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__READ = 0x23U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__REG = 0x24U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__RTI0 = 0x25U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__RTI1 = 0x26U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__RTI2 = 0x27U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__RTI3 = 0x28U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__RTI4 = 0x29U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__RTS0 = 0x2aU;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__RTS1 = 0x2bU;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__RTS2 = 0x2cU;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__RTS3 = 0x2dU;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__WRITE = 0x2eU;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__ZP0 = 0x2fU;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__ZPX0 = 0x30U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__ZPX1 = 0x31U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__IND0 = 0x32U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__JMPIX0 = 0x33U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__JMPIX1 = 0x34U;
    static constexpr CData/*5:0*/ x16_main__DOT__cpu_inst__DOT__JMPIX2 = 0x35U;
    static constexpr CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__ZEROPAGE = 0U;
    static constexpr CData/*7:0*/ x16_main__DOT__cpu_inst__DOT__STACKPAGE = 1U;
    static constexpr CData/*1:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__MODE_NORMAL = 0U;
    static constexpr CData/*1:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__MODE_LINE_DRAW = 1U;
    static constexpr CData/*1:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__MODE_POLY_FILL = 2U;
    static constexpr CData/*1:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__MODE_AFFINE = 3U;
    static constexpr CData/*1:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ADDR0_UNTOUCHED = 0U;
    static constexpr CData/*1:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ADDR0_SET = 1U;
    static constexpr CData/*1:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ADDR0_INCR_0 = 2U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ADDR1_UNTOUCHED = 0U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ADDR1_INCR_1 = 1U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ADDR1_INCR_1_AND_0 = 2U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ADDR1_TILEDATA = 3U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ADDR1_MAP_LOOKUP = 5U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ADDR1_ADDR0_X1 = 6U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__addr_data__DOT__ADDR1_SET = 7U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__WAIT_START = 0U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__FETCH_MAP = 1U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__WAIT_FETCH_MAP = 2U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__FETCH_TILE = 3U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__WAIT_FETCH_TILE = 4U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__l0_renderer__DOT__RENDER = 5U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__WAIT_START = 0U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__FETCH_MAP = 1U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__WAIT_FETCH_MAP = 2U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__FETCH_TILE = 3U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__WAIT_FETCH_TILE = 4U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__l1_renderer__DOT__RENDER = 5U;
    static constexpr CData/*1:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__SF_FIND_SPRITE = 0U;
    static constexpr CData/*1:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__SF_START_RENDER = 1U;
    static constexpr CData/*1:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__SF_DONE = 3U;
    static constexpr CData/*1:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__STATE_IDLE = 0U;
    static constexpr CData/*1:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__STATE_WAIT_FETCH = 1U;
    static constexpr CData/*1:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__STATE_RENDER = 2U;
    static constexpr CData/*1:0*/ x16_main__DOT__top_inst__DOT__sprite_renderer__DOT__STATE_DONE = 3U;
    static constexpr CData/*1:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__IDLE = 0U;
    static constexpr CData/*1:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__FETCH_CH = 1U;
    static constexpr CData/*1:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__CALC_CH = 2U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__IDLE = 0U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__FETCH_L_7_0 = 1U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__FETCH_L_15_8 = 2U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__FETCH_R_7_0 = 3U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__FETCH_R_15_8 = 4U;
    static constexpr CData/*2:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__pcm__DOT__DONE = 5U;
    static constexpr CData/*0:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__ACK_LEVEL = 0U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_a__DOT__ADDR_WIDTH = 9U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_a__DOT__DATA_WIDTH = 8U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_b__DOT__ADDR_WIDTH = 9U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_b__DOT__DATA_WIDTH = 8U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_c__DOT__ADDR_WIDTH = 9U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__l0_line_buffer__DOT__linebuf_c__DOT__DATA_WIDTH = 8U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_a__DOT__ADDR_WIDTH = 9U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_a__DOT__DATA_WIDTH = 8U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_b__DOT__ADDR_WIDTH = 9U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_b__DOT__DATA_WIDTH = 8U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_c__DOT__ADDR_WIDTH = 9U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__l1_line_buffer__DOT__linebuf_c__DOT__DATA_WIDTH = 8U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1a__DOT__ADDR_WIDTH = 8U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1a__DOT__DATA_WIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1b__DOT__ADDR_WIDTH = 8U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1b__DOT__DATA_WIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1c__DOT__ADDR_WIDTH = 8U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1c__DOT__DATA_WIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1d__DOT__ADDR_WIDTH = 8U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_1d__DOT__DATA_WIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2a__DOT__ADDR_WIDTH = 8U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2a__DOT__DATA_WIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2b__DOT__ADDR_WIDTH = 8U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2b__DOT__DATA_WIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2c__DOT__ADDR_WIDTH = 8U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2c__DOT__DATA_WIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2d__DOT__ADDR_WIDTH = 8U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__sprite_line_buffer__DOT__linebuf_2d__DOT__DATA_WIDTH = 0x00000010U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__H_SYNC = 0x00000076U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__H_BACK_PORCH = 0x00000076U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__H_ACTIVE = 0x00000500U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__H_FRONT_PORCH = 0x00000048U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__H_TOTAL = 0x00000634U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__H_HALF = 0x0000031aU;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__H_VSYNC_PULSE_LEN = 0x000002a6U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__H_EQUALIZATION_PULSE_LEN = 0x0000003aU;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__H_COLOR_BURST_START = 0x00000084U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__H_COLOR_BURST_END = 0x000000c4U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__Y_R = 0x0000001bU;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__Y_G = 0x00000035U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__Y_B = 0x0000000aU;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__I_R = 0x0000004cU;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__I_G_n = 0x00000023U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__I_B_n = 0x00000029U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__Q_R = 0x0000001bU;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__Q_G_n = 0x00000042U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_composite__DOT__modulator__DOT__Q_B = 0x00000028U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__H_ACTIVE = 0x00000280U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__H_FRONT_PORCH = 0x00000010U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__H_SYNC = 0x00000060U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__H_BACK_PORCH = 0x00000030U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__H_TOTAL = 0x00000320U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__V_ACTIVE = 0x000001e0U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__V_FRONT_PORCH = 0x0000000aU;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__V_SYNC = 2U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__V_BACK_PORCH = 0x00000021U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__video_vga__DOT__V_TOTAL = 0x0000020dU;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__audio_attr_ram__DOT__ADDR_WIDTH = 6U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__audio_attr_ram__DOT__DATA_WIDTH = 8U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__working_data_ram__DOT__ADDR_WIDTH = 4U;
    static constexpr IData/*31:0*/ x16_main__DOT__top_inst__DOT__audio__DOT__psg__DOT__working_data_ram__DOT__DATA_WIDTH = 0x00000017U;
    static constexpr IData/*31:0*/ x16_main__DOT__via_1_inst__DOT__pBitsPerByte = 8U;
    static constexpr IData/*31:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__READ_STAGES = 2U;
    static constexpr IData/*31:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__WRITE_STAGES = 0U;
    static constexpr IData/*31:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__REGISTER_OUTPUT = 1U;
    static constexpr IData/*31:0*/ x16_main__DOT__via_1_inst__DOT__uag1__DOT__gRdy__DOT__genblk1__DOT__urrdy__DOT__STAGES = 2U;
    static constexpr VlWide<3>/*79:0*/ x16_main__DOT__attiny_inst__DOT__CORE_CONFIG = {{
        0x435f384b, 0x41535349, 0x0000434c
    }};
    static constexpr IData/*31:0*/ x16_main__DOT__attiny_inst__DOT__BUS_ADDR_PGM_WIDTH = 0x0000000eU;
    static constexpr IData/*31:0*/ x16_main__DOT__attiny_inst__DOT__BUS_ADDR_DATA_WIDTH = 0x0000000dU;
    static constexpr IData/*31:0*/ x16_main__DOT__attiny_inst__DOT__WATCHDOG_CNT_WIDTH = 0U;
    static constexpr IData/*31:0*/ x16_main__DOT__attiny_inst__DOT__VECTOR_INT_TABLE_SIZE = 0U;
    static constexpr IData/*31:0*/ x16_main__DOT__attiny_inst__DOT__int_bus_size = 1U;
    static constexpr IData/*31:0*/ x16_main__DOT__attiny_inst__DOT__int_encoder_inst__DOT__VECTOR_INT_TABLE_SIZE = 0U;
    static constexpr VlWide<3>/*79:0*/ x16_main__DOT__attiny_inst__DOT__alu__DOT__CORE_CONFIG = {{
        0x435f384b, 0x41535349, 0x0000434c
    }};
    static constexpr IData/*31:0*/ x16_main__DOT__attiny_inst__DOT__wdt_inst__DOT__CNT_WIDTH = 0U;
    static constexpr QData/*47:0*/ x16_main__DOT__attiny_inst__DOT__PLATFORM = 0x000058494c494e58ULL;
    static constexpr QData/*39:0*/ x16_main__DOT__attiny_inst__DOT__USE_BRAM_ROM = 0x00000046414c5345ULL;
    static constexpr QData/*39:0*/ x16_main__DOT__attiny_inst__DOT__STORE_INTERUPTS = 0x00000046414c5345ULL;
    static constexpr QData/*39:0*/ x16_main__DOT__attiny_inst__DOT__MAP_REGS_IN_TO_SRAM_SECTION = 0x00000046414c5345ULL;
    static constexpr QData/*39:0*/ x16_main__DOT__attiny_inst__DOT__int_encoder_inst__DOT__STORE_INTERUPTS = 0x00000046414c5345ULL;
    static constexpr QData/*47:0*/ x16_main__DOT__attiny_inst__DOT__regs__DOT__PLATFORM = 0x000058494c494e58ULL;

    // CONSTRUCTORS
    Vx16_main___024root(Vx16_main__Syms* symsp, const char* v__name);
    ~Vx16_main___024root();
    VL_UNCOPYABLE(Vx16_main___024root);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
