Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Sep 25 10:56:26 2019
| Host         : HONS47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.987        0.000                      0                  373        0.139        0.000                      0                  373        3.000        0.000                       0                   189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
vga/pixel_clock/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0          {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0          {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                         4.987        0.000                      0                  253        0.139        0.000                      0                  253        4.500        0.000                       0                   136  
vga/pixel_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                7.010        0.000                      0                  120        0.213        0.000                      0                  120        7.192        0.000                       0                    49  
  clkfbout_clk_wiz_0                                                                                                                                                           47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.987ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.987ns  (required time - arrival time)
  Source:                 kitt/lead_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/lights_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.016ns  (logic 1.045ns (20.831%)  route 3.971ns (79.168%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.621     5.142    kitt/clock
    SLICE_X62Y22         FDRE                                         r  kitt/lead_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  kitt/lead_reg[0]/Q
                         net (fo=57, routed)          2.558     8.157    kitt/sel0[0]
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.281 f  kitt/lights[9]_i_8/O
                         net (fo=3, routed)           0.827     9.108    kitt/last/lights[9]_i_3
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.124     9.232 r  kitt/last/lights[9]_i_7/O
                         net (fo=1, routed)           0.586     9.818    kitt/third/lights_reg[9]_2
    SLICE_X62Y24         LUT6 (Prop_lut6_I5_O)        0.124     9.942 r  kitt/third/lights[9]_i_3/O
                         net (fo=1, routed)           0.000     9.942    kitt/last/lights_reg[9]
    SLICE_X62Y24         MUXF7 (Prop_muxf7_I1_O)      0.217    10.159 r  kitt/last/lights_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    10.159    kitt/last_n_1
    SLICE_X62Y24         FDRE                                         r  kitt/lights_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.502    14.843    kitt/clock
    SLICE_X62Y24         FDRE                                         r  kitt/lights_reg[9]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X62Y24         FDRE (Setup_fdre_C_D)        0.064    15.146    kitt/lights_reg[9]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                         -10.159    
  -------------------------------------------------------------------
                         slack                                  4.987    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 kitt/lead_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/lights_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.927ns  (logic 1.042ns (21.147%)  route 3.885ns (78.853%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.621     5.142    kitt/clock
    SLICE_X62Y22         FDRE                                         r  kitt/lead_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  kitt/lead_reg[0]/Q
                         net (fo=57, routed)          2.558     8.157    kitt/sel0[0]
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.281 f  kitt/lights[9]_i_8/O
                         net (fo=3, routed)           0.703     8.984    kitt/third/lights[8]_i_3
    SLICE_X60Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.108 r  kitt/third/lights[4]_i_4/O
                         net (fo=1, routed)           0.624     9.732    kitt/second/lights_reg[4]_0
    SLICE_X60Y25         LUT6 (Prop_lut6_I3_O)        0.124     9.856 r  kitt/second/lights[4]_i_3/O
                         net (fo=1, routed)           0.000     9.856    kitt/last/lights_reg[4]
    SLICE_X60Y25         MUXF7 (Prop_muxf7_I1_O)      0.214    10.070 r  kitt/last/lights_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.070    kitt/last_n_6
    SLICE_X60Y25         FDRE                                         r  kitt/lights_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.501    14.842    kitt/clock
    SLICE_X60Y25         FDRE                                         r  kitt/lights_reg[4]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y25         FDRE (Setup_fdre_C_D)        0.113    15.180    kitt/lights_reg[4]
  -------------------------------------------------------------------
                         required time                         15.180    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 kitt/lead_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/lights_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.042ns (21.191%)  route 3.875ns (78.809%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.621     5.142    kitt/clock
    SLICE_X62Y22         FDRE                                         r  kitt/lead_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  kitt/lead_reg[0]/Q
                         net (fo=57, routed)          2.558     8.157    kitt/sel0[0]
    SLICE_X62Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.281 f  kitt/lights[9]_i_8/O
                         net (fo=3, routed)           0.838     9.119    kitt/third/lights[8]_i_3
    SLICE_X60Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.243 r  kitt/third/lights[8]_i_4/O
                         net (fo=1, routed)           0.479     9.722    kitt/last/lights_reg[8]_4
    SLICE_X60Y26         LUT6 (Prop_lut6_I2_O)        0.124     9.846 r  kitt/last/lights[8]_i_3/O
                         net (fo=1, routed)           0.000     9.846    kitt/last/lights[8]_i_3_n_0
    SLICE_X60Y26         MUXF7 (Prop_muxf7_I1_O)      0.214    10.060 r  kitt/last/lights_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    10.060    kitt/last_n_2
    SLICE_X60Y26         FDRE                                         r  kitt/lights_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.503    14.844    kitt/clock
    SLICE_X60Y26         FDRE                                         r  kitt/lights_reg[8]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y26         FDRE (Setup_fdre_C_D)        0.113    15.182    kitt/lights_reg[8]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                         -10.060    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.627ns  (required time - arrival time)
  Source:                 kitt/lead_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/lights_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.329ns  (logic 0.828ns (19.126%)  route 3.501ns (80.874%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.620     5.141    kitt/clock
    SLICE_X62Y23         FDRE                                         r  kitt/lead_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  kitt/lead_reg[4]/Q
                         net (fo=40, routed)          1.266     6.863    kitt/sel0[4]
    SLICE_X60Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.987 f  kitt/lights[14]_i_7/O
                         net (fo=7, routed)           1.345     8.332    kitt/second/lights_reg[11]_3
    SLICE_X58Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.456 r  kitt/second/lights[13]_i_2/O
                         net (fo=1, routed)           0.890     9.346    kitt/second/lights[13]_i_2_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I0_O)        0.124     9.470 r  kitt/second/lights[13]_i_1/O
                         net (fo=1, routed)           0.000     9.470    kitt/second_n_3
    SLICE_X58Y26         FDRE                                         r  kitt/lights_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.503    14.844    kitt/clock
    SLICE_X58Y26         FDRE                                         r  kitt/lights_reg[13]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)        0.029    15.098    kitt/lights_reg[13]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.470    
  -------------------------------------------------------------------
                         slack                                  5.627    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 kitt/lead_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/lights_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.064ns (25.645%)  route 3.085ns (74.355%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.621     5.142    kitt/clock
    SLICE_X62Y22         FDRE                                         r  kitt/lead_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.456     5.598 f  kitt/lead_reg[0]/Q
                         net (fo=57, routed)          1.922     7.521    kitt/sel0[0]
    SLICE_X59Y26         LUT6 (Prop_lut6_I3_O)        0.124     7.645 f  kitt/lights[13]_i_4/O
                         net (fo=3, routed)           0.592     8.237    kitt/second/lights_reg[13]_0
    SLICE_X60Y26         LUT5 (Prop_lut5_I3_O)        0.153     8.390 r  kitt/second/lights[14]_i_5/O
                         net (fo=1, routed)           0.571     8.960    kitt/second/lights[14]_i_5_n_0
    SLICE_X59Y26         LUT6 (Prop_lut6_I5_O)        0.331     9.291 r  kitt/second/lights[14]_i_1/O
                         net (fo=1, routed)           0.000     9.291    kitt/second_n_2
    SLICE_X59Y26         FDRE                                         r  kitt/lights_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.503    14.844    kitt/clock
    SLICE_X59Y26         FDRE                                         r  kitt/lights_reg[14]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X59Y26         FDRE (Setup_fdre_C_D)        0.029    15.098    kitt/lights_reg[14]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.870ns  (required time - arrival time)
  Source:                 kitt/lead_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/lights_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.828ns (20.023%)  route 3.307ns (79.977%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.620     5.141    kitt/clock
    SLICE_X62Y23         FDRE                                         r  kitt/lead_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.456     5.597 f  kitt/lead_reg[4]/Q
                         net (fo=40, routed)          1.266     6.863    kitt/sel0[4]
    SLICE_X60Y22         LUT3 (Prop_lut3_I2_O)        0.124     6.987 f  kitt/lights[14]_i_7/O
                         net (fo=7, routed)           1.362     8.349    kitt/third/lights_reg[11]
    SLICE_X60Y27         LUT6 (Prop_lut6_I1_O)        0.124     8.473 r  kitt/third/lights[11]_i_5/O
                         net (fo=1, routed)           0.680     9.153    kitt/second/lights_reg[11]_1
    SLICE_X60Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.277 r  kitt/second/lights[11]_i_1/O
                         net (fo=1, routed)           0.000     9.277    kitt/second_n_4
    SLICE_X60Y27         FDRE                                         r  kitt/lights_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.504    14.845    kitt/clock
    SLICE_X60Y27         FDRE                                         r  kitt/lights_reg[11]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y27         FDRE (Setup_fdre_C_D)        0.077    15.147    kitt/lights_reg[11]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  5.870    

Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 kitt/second/mult_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/second/sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.791ns  (logic 1.084ns (28.593%)  route 2.707ns (71.407%))
  Logic Levels:           3  (LUT3=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.623     5.144    kitt/second/clock
    SLICE_X59Y21         FDRE                                         r  kitt/second/mult_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.456     5.600 r  kitt/second/mult_count_reg[5]/Q
                         net (fo=6, routed)           0.836     6.437    kitt/second/mult_count_reg__0[5]
    SLICE_X59Y22         LUT3 (Prop_lut3_I1_O)        0.152     6.589 f  kitt/second/mult_count[9]_i_3__1/O
                         net (fo=2, routed)           0.680     7.269    kitt/second/mult_count[9]_i_3__1_n_0
    SLICE_X58Y22         LUT5 (Prop_lut5_I4_O)        0.326     7.595 r  kitt/second/mult_count[9]_i_1__1/O
                         net (fo=18, routed)          0.716     8.310    kitt/second/mult_count[9]_i_1__1_n_0
    SLICE_X61Y22         LUT3 (Prop_lut3_I1_O)        0.150     8.460 r  kitt/second/sig_i_1__1/O
                         net (fo=1, routed)           0.475     8.935    kitt/second/sig_i_1__1_n_0
    SLICE_X61Y22         FDRE                                         r  kitt/second/sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.504    14.845    kitt/second/clock
    SLICE_X61Y22         FDRE                                         r  kitt/second/sig_reg/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X61Y22         FDRE (Setup_fdre_C_D)       -0.255    14.829    kitt/second/sig_reg
  -------------------------------------------------------------------
                         required time                         14.829    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 kitt/lead_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/lights_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 1.178ns (28.781%)  route 2.915ns (71.219%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.621     5.142    kitt/clock
    SLICE_X62Y22         FDRE                                         r  kitt/lead_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  kitt/lead_reg[1]/Q
                         net (fo=56, routed)          1.479     7.040    kitt/sel0[1]
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.299     7.339 f  kitt/lights[15]_i_9/O
                         net (fo=4, routed)           0.607     7.946    kitt/third/lights[7]_i_2
    SLICE_X63Y26         LUT6 (Prop_lut6_I4_O)        0.124     8.070 r  kitt/third/lights[7]_i_4/O
                         net (fo=1, routed)           0.829     8.899    kitt/last/lights_reg[7]_0
    SLICE_X63Y24         LUT6 (Prop_lut6_I5_O)        0.124     9.023 r  kitt/last/lights[7]_i_2/O
                         net (fo=1, routed)           0.000     9.023    kitt/last/lights[7]_i_2_n_0
    SLICE_X63Y24         MUXF7 (Prop_muxf7_I0_O)      0.212     9.235 r  kitt/last/lights_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.235    kitt/last_n_3
    SLICE_X63Y24         FDRE                                         r  kitt/lights_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.502    14.843    kitt/clock
    SLICE_X63Y24         FDRE                                         r  kitt/lights_reg[7]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDRE (Setup_fdre_C_D)        0.064    15.146    kitt/lights_reg[7]
  -------------------------------------------------------------------
                         required time                         15.146    
                         arrival time                          -9.235    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.966ns  (required time - arrival time)
  Source:                 kitt/lead_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/lights_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.183ns (29.396%)  route 2.841ns (70.604%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.621     5.142    kitt/clock
    SLICE_X62Y22         FDRE                                         r  kitt/lead_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  kitt/lead_reg[1]/Q
                         net (fo=56, routed)          1.479     7.040    kitt/sel0[1]
    SLICE_X62Y26         LUT2 (Prop_lut2_I0_O)        0.299     7.339 f  kitt/lights[15]_i_9/O
                         net (fo=4, routed)           0.709     8.048    kitt/last/lights[12]_i_3
    SLICE_X62Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.172 r  kitt/last/lights[12]_i_4/O
                         net (fo=2, routed)           0.653     8.826    kitt/second/lights_reg[12]_0
    SLICE_X61Y26         LUT6 (Prop_lut6_I5_O)        0.124     8.950 r  kitt/second/lights[12]_i_3/O
                         net (fo=1, routed)           0.000     8.950    kitt/third/lights_reg[12]
    SLICE_X61Y26         MUXF7 (Prop_muxf7_I1_O)      0.217     9.167 r  kitt/third/lights_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     9.167    kitt/third_n_2
    SLICE_X61Y26         FDRE                                         r  kitt/lights_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.503    14.844    kitt/clock
    SLICE_X61Y26         FDRE                                         r  kitt/lights_reg[12]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y26         FDRE (Setup_fdre_C_D)        0.064    15.133    kitt/lights_reg[12]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -9.167    
  -------------------------------------------------------------------
                         slack                                  5.966    

Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 kitt/second/mult_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/second/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.842ns (25.064%)  route 2.517ns (74.936%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.620     5.141    kitt/second/clock
    SLICE_X58Y22         FDRE                                         r  kitt/second/mult_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.419     5.560 r  kitt/second/mult_count_reg[8]/Q
                         net (fo=4, routed)           0.903     6.463    kitt/second/mult_count_reg__0[8]
    SLICE_X58Y22         LUT6 (Prop_lut6_I0_O)        0.299     6.762 r  kitt/second/count[6]_i_3__1/O
                         net (fo=1, routed)           1.218     7.980    kitt/second/count[6]_i_3__1_n_0
    SLICE_X57Y25         LUT5 (Prop_lut5_I1_O)        0.124     8.104 r  kitt/second/count[6]_i_1__1/O
                         net (fo=7, routed)           0.397     8.501    kitt/second/count[6]_i_1__1_n_0
    SLICE_X56Y25         FDRE                                         r  kitt/second/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.436    14.777    kitt/second/clock
    SLICE_X56Y25         FDRE                                         r  kitt/second/count_reg[2]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X56Y25         FDRE (Setup_fdre_C_R)       -0.524    14.478    kitt/second/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.478    
                         arrival time                          -8.501    
  -------------------------------------------------------------------
                         slack                                  5.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 kitt/last/mult_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/last/mult_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.254%)  route 0.087ns (31.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.557     1.440    kitt/last/clock
    SLICE_X55Y29         FDRE                                         r  kitt/last/mult_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y29         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  kitt/last/mult_count_reg[5]/Q
                         net (fo=6, routed)           0.087     1.668    kitt/last/mult_count_reg__0[5]
    SLICE_X54Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.713 r  kitt/last/mult_count[9]_i_2/O
                         net (fo=1, routed)           0.000     1.713    kitt/last/p_0_in[9]
    SLICE_X54Y29         FDRE                                         r  kitt/last/mult_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.826     1.953    kitt/last/clock
    SLICE_X54Y29         FDRE                                         r  kitt/last/mult_count_reg[9]/C
                         clock pessimism             -0.500     1.453    
    SLICE_X54Y29         FDRE (Hold_fdre_C_D)         0.121     1.574    kitt/last/mult_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 kitt/second/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/second/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.793%)  route 0.092ns (33.207%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.555     1.438    kitt/second/clock
    SLICE_X57Y25         FDRE                                         r  kitt/second/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y25         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  kitt/second/count_reg[5]/Q
                         net (fo=4, routed)           0.092     1.672    kitt/second/count_reg__0[5]
    SLICE_X56Y25         LUT6 (Prop_lut6_I0_O)        0.045     1.717 r  kitt/second/count[6]_i_2__1/O
                         net (fo=1, routed)           0.000     1.717    kitt/second/p_0_in__4[6]
    SLICE_X56Y25         FDRE                                         r  kitt/second/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.821     1.948    kitt/second/clock
    SLICE_X56Y25         FDRE                                         r  kitt/second/count_reg[6]/C
                         clock pessimism             -0.497     1.451    
    SLICE_X56Y25         FDRE (Hold_fdre_C_D)         0.120     1.571    kitt/second/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 kitt/lights_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.256%)  route 0.114ns (44.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.582     1.465    kitt/clock
    SLICE_X61Y26         FDRE                                         r  kitt/lights_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  kitt/lights_reg[12]/Q
                         net (fo=1, routed)           0.114     1.720    lights[12]
    SLICE_X63Y27         FDRE                                         r  led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.853     1.980    clock_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  led_reg[12]/C
                         clock pessimism             -0.478     1.502    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.070     1.572    led_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 kitt/lights_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.545%)  route 0.102ns (35.455%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.582     1.465    kitt/clock
    SLICE_X63Y25         FDRE                                         r  kitt/lights_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  kitt/lights_reg[5]/Q
                         net (fo=1, routed)           0.102     1.708    kitt/lights[5]
    SLICE_X64Y25         LUT5 (Prop_lut5_I0_O)        0.045     1.753 r  kitt/led[5]_i_1/O
                         net (fo=1, routed)           0.000     1.753    kitt_n_3
    SLICE_X64Y25         FDRE                                         r  led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.850     1.977    clock_IBUF_BUFG
    SLICE_X64Y25         FDRE                                         r  led_reg[5]/C
                         clock pessimism             -0.499     1.478    
    SLICE_X64Y25         FDRE (Hold_fdre_C_D)         0.120     1.598    led_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 kitt/lights_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.581     1.464    kitt/clock
    SLICE_X59Y25         FDRE                                         r  kitt/lights_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y25         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  kitt/lights_reg[10]/Q
                         net (fo=1, routed)           0.116     1.721    lights[10]
    SLICE_X59Y27         FDRE                                         r  led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.851     1.978    clock_IBUF_BUFG
    SLICE_X59Y27         FDRE                                         r  led_reg[10]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X59Y27         FDRE (Hold_fdre_C_D)         0.070     1.550    led_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 kitt/third/mult_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/third/mult_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.308%)  route 0.122ns (39.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.556     1.439    kitt/third/clock
    SLICE_X55Y21         FDRE                                         r  kitt/third/mult_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  kitt/third/mult_count_reg[5]/Q
                         net (fo=6, routed)           0.122     1.703    kitt/third/mult_count_reg__0[5]
    SLICE_X54Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.748 r  kitt/third/mult_count[9]_i_2__0/O
                         net (fo=1, routed)           0.000     1.748    kitt/third/p_0_in__1[9]
    SLICE_X54Y21         FDRE                                         r  kitt/third/mult_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.825     1.952    kitt/third/clock
    SLICE_X54Y21         FDRE                                         r  kitt/third/mult_count_reg[9]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X54Y21         FDRE (Hold_fdre_C_D)         0.121     1.573    kitt/third/mult_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 kitt/lights_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.582     1.465    kitt/clock
    SLICE_X58Y26         FDRE                                         r  kitt/lights_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  kitt/lights_reg[13]/Q
                         net (fo=1, routed)           0.121     1.728    lights[13]
    SLICE_X58Y27         FDRE                                         r  led_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.851     1.978    clock_IBUF_BUFG
    SLICE_X58Y27         FDRE                                         r  led_reg[13]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X58Y27         FDRE (Hold_fdre_C_D)         0.070     1.550    led_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 kitt/lights_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.582     1.465    kitt/clock
    SLICE_X60Y26         FDRE                                         r  kitt/lights_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  kitt/lights_reg[8]/Q
                         net (fo=1, routed)           0.105     1.734    lights[8]
    SLICE_X58Y25         FDRE                                         r  led_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.848     1.975    clock_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  led_reg[8]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.070     1.547    led_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 kitt/second/mult_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/second/mult_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.349%)  route 0.119ns (38.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.584     1.467    kitt/second/clock
    SLICE_X59Y22         FDRE                                         r  kitt/second/mult_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  kitt/second/mult_count_reg[6]/Q
                         net (fo=5, routed)           0.119     1.727    kitt/second/mult_count_reg__0[6]
    SLICE_X58Y22         LUT5 (Prop_lut5_I1_O)        0.048     1.775 r  kitt/second/mult_count[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.775    kitt/second/p_0_in__3[8]
    SLICE_X58Y22         FDRE                                         r  kitt/second/mult_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.851     1.978    kitt/second/clock
    SLICE_X58Y22         FDRE                                         r  kitt/second/mult_count_reg[8]/C
                         clock pessimism             -0.498     1.480    
    SLICE_X58Y22         FDRE (Hold_fdre_C_D)         0.107     1.587    kitt/second/mult_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 kitt/lights_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.581     1.464    kitt/clock
    SLICE_X61Y24         FDRE                                         r  kitt/lights_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  kitt/lights_reg[2]/Q
                         net (fo=1, routed)           0.140     1.745    kitt/lights[2]
    SLICE_X60Y24         LUT3 (Prop_lut3_I0_O)        0.045     1.790 r  kitt/led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.790    kitt_n_6
    SLICE_X60Y24         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.848     1.975    clock_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  led_reg[2]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.120     1.597    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   hex_d/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   hex_d/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   hex_d/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   hex_d/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   hex_d/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   hex_d/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   hex_d/counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   hex_d/counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y30   hex_d/counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   hex_d/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   hex_d/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   hex_d/counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   hex_d/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   hex_d/counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   hex_d/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   hex_d/counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y28   hex_d/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29   hex_d/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y29   hex_d/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   kitt/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   kitt/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   kitt/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y22   kitt/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y23   kitt/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   kitt/last/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y29   kitt/last/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y29   kitt/last/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y29   kitt/last/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y28   kitt/last/count_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga/pixel_clock/inst/clk_in1
  To Clock:  vga/pixel_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga/pixel_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/pixel_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.010ns  (required time - arrival time)
  Source:                 vga/pixel_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.153ns  (logic 1.784ns (21.882%)  route 6.369ns (78.118%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 16.896 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.575     1.575    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          1.623     1.623    vga/clk_out1
    SLICE_X4Y30          FDRE                                         r  vga/pixel_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     2.079 r  vga/pixel_count_reg[8]/Q
                         net (fo=20, routed)          1.390     3.469    vga/pixel_count_reg__0[8]
    SLICE_X3Y31          LUT5 (Prop_lut5_I3_O)        0.152     3.621 r  vga/red[3]_i_75/O
                         net (fo=1, routed)           0.781     4.402    vga/red[3]_i_75_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.326     4.728 r  vga/red[3]_i_69/O
                         net (fo=4, routed)           0.808     5.536    vga/red[3]_i_69_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     5.660 r  vga/red[3]_i_67/O
                         net (fo=1, routed)           0.816     6.476    vga/red[3]_i_67_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124     6.600 r  vga/red[3]_i_51/O
                         net (fo=2, routed)           0.608     7.208    vga/red[3]_i_51_n_0
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     7.358 r  vga/red[3]_i_26/O
                         net (fo=1, routed)           0.652     8.010    vga/red[3]_i_26_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.328     8.338 r  vga/red[3]_i_10/O
                         net (fo=2, routed)           0.482     8.820    vga/p_0_in
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.124     8.944 r  vga/red[3]_i_3/O
                         net (fo=4, routed)           0.832     9.776    vga/red[3]_i_3_n_0
    SLICE_X0Y32          FDRE                                         r  vga/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.457    16.842    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511    16.896    vga/clk_out1
    SLICE_X0Y32          FDRE                                         r  vga/red_reg[3]_lopt_replica/C
                         clock pessimism              0.080    16.976    
                         clock uncertainty           -0.132    16.844    
    SLICE_X0Y32          FDRE (Setup_fdre_C_D)       -0.058    16.786    vga/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.786    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  7.010    

Slack (MET) :             7.150ns  (required time - arrival time)
  Source:                 vga/pixel_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/blue_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.990ns  (logic 1.784ns (22.328%)  route 6.206ns (77.672%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 16.896 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.575     1.575    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          1.623     1.623    vga/clk_out1
    SLICE_X4Y30          FDRE                                         r  vga/pixel_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     2.079 r  vga/pixel_count_reg[8]/Q
                         net (fo=20, routed)          1.390     3.469    vga/pixel_count_reg__0[8]
    SLICE_X3Y31          LUT5 (Prop_lut5_I3_O)        0.152     3.621 r  vga/red[3]_i_75/O
                         net (fo=1, routed)           0.781     4.402    vga/red[3]_i_75_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.326     4.728 r  vga/red[3]_i_69/O
                         net (fo=4, routed)           0.808     5.536    vga/red[3]_i_69_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     5.660 r  vga/red[3]_i_67/O
                         net (fo=1, routed)           0.816     6.476    vga/red[3]_i_67_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124     6.600 r  vga/red[3]_i_51/O
                         net (fo=2, routed)           0.608     7.208    vga/red[3]_i_51_n_0
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     7.358 f  vga/red[3]_i_26/O
                         net (fo=1, routed)           0.652     8.010    vga/red[3]_i_26_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.328     8.338 f  vga/red[3]_i_10/O
                         net (fo=2, routed)           0.403     8.741    vga/p_0_in
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.124     8.865 r  vga/blue[3]_i_1/O
                         net (fo=4, routed)           0.749     9.613    vga/blue[3]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  vga/blue_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.457    16.842    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511    16.896    vga/clk_out1
    SLICE_X1Y32          FDRE                                         r  vga/blue_reg[3]_lopt_replica_2/C
                         clock pessimism              0.080    16.976    
                         clock uncertainty           -0.132    16.844    
    SLICE_X1Y32          FDRE (Setup_fdre_C_D)       -0.081    16.763    vga/blue_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.763    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  7.150    

Slack (MET) :             7.164ns  (required time - arrival time)
  Source:                 vga/pixel_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/blue_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.961ns  (logic 1.784ns (22.408%)  route 6.177ns (77.592%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 16.896 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.575     1.575    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          1.623     1.623    vga/clk_out1
    SLICE_X4Y30          FDRE                                         r  vga/pixel_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     2.079 r  vga/pixel_count_reg[8]/Q
                         net (fo=20, routed)          1.390     3.469    vga/pixel_count_reg__0[8]
    SLICE_X3Y31          LUT5 (Prop_lut5_I3_O)        0.152     3.621 r  vga/red[3]_i_75/O
                         net (fo=1, routed)           0.781     4.402    vga/red[3]_i_75_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.326     4.728 r  vga/red[3]_i_69/O
                         net (fo=4, routed)           0.808     5.536    vga/red[3]_i_69_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     5.660 r  vga/red[3]_i_67/O
                         net (fo=1, routed)           0.816     6.476    vga/red[3]_i_67_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124     6.600 r  vga/red[3]_i_51/O
                         net (fo=2, routed)           0.608     7.208    vga/red[3]_i_51_n_0
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     7.358 f  vga/red[3]_i_26/O
                         net (fo=1, routed)           0.652     8.010    vga/red[3]_i_26_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.328     8.338 f  vga/red[3]_i_10/O
                         net (fo=2, routed)           0.403     8.741    vga/p_0_in
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.124     8.865 r  vga/blue[3]_i_1/O
                         net (fo=4, routed)           0.720     9.585    vga/blue[3]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  vga/blue_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.457    16.842    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511    16.896    vga/clk_out1
    SLICE_X0Y32          FDRE                                         r  vga/blue_reg[3]_lopt_replica_3/C
                         clock pessimism              0.080    16.976    
                         clock uncertainty           -0.132    16.844    
    SLICE_X0Y32          FDRE (Setup_fdre_C_D)       -0.095    16.749    vga/blue_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.749    
                         arrival time                          -9.585    
  -------------------------------------------------------------------
                         slack                                  7.164    

Slack (MET) :             7.179ns  (required time - arrival time)
  Source:                 vga/pixel_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.959ns  (logic 1.784ns (22.416%)  route 6.175ns (77.584%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 16.894 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.575     1.575    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          1.623     1.623    vga/clk_out1
    SLICE_X4Y30          FDRE                                         r  vga/pixel_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     2.079 r  vga/pixel_count_reg[8]/Q
                         net (fo=20, routed)          1.390     3.469    vga/pixel_count_reg__0[8]
    SLICE_X3Y31          LUT5 (Prop_lut5_I3_O)        0.152     3.621 r  vga/red[3]_i_75/O
                         net (fo=1, routed)           0.781     4.402    vga/red[3]_i_75_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.326     4.728 r  vga/red[3]_i_69/O
                         net (fo=4, routed)           0.808     5.536    vga/red[3]_i_69_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     5.660 r  vga/red[3]_i_67/O
                         net (fo=1, routed)           0.816     6.476    vga/red[3]_i_67_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124     6.600 r  vga/red[3]_i_51/O
                         net (fo=2, routed)           0.608     7.208    vga/red[3]_i_51_n_0
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     7.358 r  vga/red[3]_i_26/O
                         net (fo=1, routed)           0.652     8.010    vga/red[3]_i_26_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.328     8.338 r  vga/red[3]_i_10/O
                         net (fo=2, routed)           0.482     8.820    vga/p_0_in
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.124     8.944 r  vga/red[3]_i_3/O
                         net (fo=4, routed)           0.638     9.582    vga/red[3]_i_3_n_0
    SLICE_X0Y31          FDRE                                         r  vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.457    16.842    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          1.509    16.894    vga/clk_out1
    SLICE_X0Y31          FDRE                                         r  vga/red_reg[3]/C
                         clock pessimism              0.080    16.974    
                         clock uncertainty           -0.132    16.842    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.081    16.761    vga/red_reg[3]
  -------------------------------------------------------------------
                         required time                         16.761    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  7.179    

Slack (MET) :             7.190ns  (required time - arrival time)
  Source:                 vga/pixel_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/red_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.968ns  (logic 1.784ns (22.390%)  route 6.184ns (77.610%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 16.896 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.575     1.575    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          1.623     1.623    vga/clk_out1
    SLICE_X4Y30          FDRE                                         r  vga/pixel_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     2.079 r  vga/pixel_count_reg[8]/Q
                         net (fo=20, routed)          1.390     3.469    vga/pixel_count_reg__0[8]
    SLICE_X3Y31          LUT5 (Prop_lut5_I3_O)        0.152     3.621 r  vga/red[3]_i_75/O
                         net (fo=1, routed)           0.781     4.402    vga/red[3]_i_75_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.326     4.728 r  vga/red[3]_i_69/O
                         net (fo=4, routed)           0.808     5.536    vga/red[3]_i_69_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     5.660 r  vga/red[3]_i_67/O
                         net (fo=1, routed)           0.816     6.476    vga/red[3]_i_67_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124     6.600 r  vga/red[3]_i_51/O
                         net (fo=2, routed)           0.608     7.208    vga/red[3]_i_51_n_0
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     7.358 r  vga/red[3]_i_26/O
                         net (fo=1, routed)           0.652     8.010    vga/red[3]_i_26_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.328     8.338 r  vga/red[3]_i_10/O
                         net (fo=2, routed)           0.482     8.820    vga/p_0_in
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.124     8.944 r  vga/red[3]_i_3/O
                         net (fo=4, routed)           0.647     9.591    vga/red[3]_i_3_n_0
    SLICE_X0Y32          FDRE                                         r  vga/red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.457    16.842    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511    16.896    vga/clk_out1
    SLICE_X0Y32          FDRE                                         r  vga/red_reg[3]_lopt_replica_3/C
                         clock pessimism              0.080    16.976    
                         clock uncertainty           -0.132    16.844    
    SLICE_X0Y32          FDRE (Setup_fdre_C_D)       -0.062    16.782    vga/red_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         16.782    
                         arrival time                          -9.591    
  -------------------------------------------------------------------
                         slack                                  7.190    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 vga/pixel_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/red_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.974ns  (logic 1.784ns (22.373%)  route 6.190ns (77.627%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 16.896 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.575     1.575    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          1.623     1.623    vga/clk_out1
    SLICE_X4Y30          FDRE                                         r  vga/pixel_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     2.079 r  vga/pixel_count_reg[8]/Q
                         net (fo=20, routed)          1.390     3.469    vga/pixel_count_reg__0[8]
    SLICE_X3Y31          LUT5 (Prop_lut5_I3_O)        0.152     3.621 r  vga/red[3]_i_75/O
                         net (fo=1, routed)           0.781     4.402    vga/red[3]_i_75_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.326     4.728 r  vga/red[3]_i_69/O
                         net (fo=4, routed)           0.808     5.536    vga/red[3]_i_69_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     5.660 r  vga/red[3]_i_67/O
                         net (fo=1, routed)           0.816     6.476    vga/red[3]_i_67_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124     6.600 r  vga/red[3]_i_51/O
                         net (fo=2, routed)           0.608     7.208    vga/red[3]_i_51_n_0
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     7.358 r  vga/red[3]_i_26/O
                         net (fo=1, routed)           0.652     8.010    vga/red[3]_i_26_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.328     8.338 r  vga/red[3]_i_10/O
                         net (fo=2, routed)           0.482     8.820    vga/p_0_in
    SLICE_X1Y26          LUT6 (Prop_lut6_I4_O)        0.124     8.944 r  vga/red[3]_i_3/O
                         net (fo=4, routed)           0.653     9.597    vga/red[3]_i_3_n_0
    SLICE_X0Y32          FDRE                                         r  vga/red_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.457    16.842    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511    16.896    vga/clk_out1
    SLICE_X0Y32          FDRE                                         r  vga/red_reg[3]_lopt_replica_2/C
                         clock pessimism              0.080    16.976    
                         clock uncertainty           -0.132    16.844    
    SLICE_X0Y32          FDRE (Setup_fdre_C_D)       -0.047    16.797    vga/red_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.797    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.283ns  (required time - arrival time)
  Source:                 vga/pixel_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.870ns  (logic 1.784ns (22.668%)  route 6.086ns (77.332%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 16.896 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.575     1.575    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          1.623     1.623    vga/clk_out1
    SLICE_X4Y30          FDRE                                         r  vga/pixel_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     2.079 r  vga/pixel_count_reg[8]/Q
                         net (fo=20, routed)          1.390     3.469    vga/pixel_count_reg__0[8]
    SLICE_X3Y31          LUT5 (Prop_lut5_I3_O)        0.152     3.621 r  vga/red[3]_i_75/O
                         net (fo=1, routed)           0.781     4.402    vga/red[3]_i_75_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.326     4.728 r  vga/red[3]_i_69/O
                         net (fo=4, routed)           0.808     5.536    vga/red[3]_i_69_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     5.660 r  vga/red[3]_i_67/O
                         net (fo=1, routed)           0.816     6.476    vga/red[3]_i_67_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124     6.600 r  vga/red[3]_i_51/O
                         net (fo=2, routed)           0.608     7.208    vga/red[3]_i_51_n_0
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     7.358 f  vga/red[3]_i_26/O
                         net (fo=1, routed)           0.652     8.010    vga/red[3]_i_26_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.328     8.338 f  vga/red[3]_i_10/O
                         net (fo=2, routed)           0.403     8.741    vga/p_0_in
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.124     8.865 r  vga/blue[3]_i_1/O
                         net (fo=4, routed)           0.629     9.494    vga/blue[3]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.457    16.842    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511    16.896    vga/clk_out1
    SLICE_X1Y32          FDRE                                         r  vga/blue_reg[3]/C
                         clock pessimism              0.080    16.976    
                         clock uncertainty           -0.132    16.844    
    SLICE_X1Y32          FDRE (Setup_fdre_C_D)       -0.067    16.777    vga/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         16.777    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  7.283    

Slack (MET) :             7.353ns  (required time - arrival time)
  Source:                 vga/pixel_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/blue_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.799ns  (logic 1.784ns (22.876%)  route 6.015ns (77.124%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.509ns = ( 16.894 - 15.385 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.575     1.575    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          1.623     1.623    vga/clk_out1
    SLICE_X4Y30          FDRE                                         r  vga/pixel_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.456     2.079 r  vga/pixel_count_reg[8]/Q
                         net (fo=20, routed)          1.390     3.469    vga/pixel_count_reg__0[8]
    SLICE_X3Y31          LUT5 (Prop_lut5_I3_O)        0.152     3.621 r  vga/red[3]_i_75/O
                         net (fo=1, routed)           0.781     4.402    vga/red[3]_i_75_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.326     4.728 r  vga/red[3]_i_69/O
                         net (fo=4, routed)           0.808     5.536    vga/red[3]_i_69_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I4_O)        0.124     5.660 r  vga/red[3]_i_67/O
                         net (fo=1, routed)           0.816     6.476    vga/red[3]_i_67_n_0
    SLICE_X3Y28          LUT6 (Prop_lut6_I5_O)        0.124     6.600 r  vga/red[3]_i_51/O
                         net (fo=2, routed)           0.608     7.208    vga/red[3]_i_51_n_0
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.150     7.358 f  vga/red[3]_i_26/O
                         net (fo=1, routed)           0.652     8.010    vga/red[3]_i_26_n_0
    SLICE_X3Y26          LUT6 (Prop_lut6_I0_O)        0.328     8.338 f  vga/red[3]_i_10/O
                         net (fo=2, routed)           0.403     8.741    vga/p_0_in
    SLICE_X1Y26          LUT6 (Prop_lut6_I5_O)        0.124     8.865 r  vga/blue[3]_i_1/O
                         net (fo=4, routed)           0.557     9.422    vga/blue[3]_i_1_n_0
    SLICE_X0Y31          FDRE                                         r  vga/blue_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.457    16.842    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          1.509    16.894    vga/clk_out1
    SLICE_X0Y31          FDRE                                         r  vga/blue_reg[3]_lopt_replica/C
                         clock pessimism              0.080    16.974    
                         clock uncertainty           -0.132    16.842    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.067    16.775    vga/blue_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.775    
                         arrival time                          -9.422    
  -------------------------------------------------------------------
                         slack                                  7.353    

Slack (MET) :             7.624ns  (required time - arrival time)
  Source:                 vga/pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.504ns  (logic 2.218ns (29.556%)  route 5.286ns (70.444%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 16.896 - 15.385 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.575     1.575    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          1.622     1.622    vga/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga/pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     2.078 r  vga/pixel_count_reg[0]/Q
                         net (fo=12, routed)          0.870     2.948    vga/pixel_count_reg__0[0]
    SLICE_X2Y27          LUT2 (Prop_lut2_I0_O)        0.124     3.072 r  vga/red[3]_i_47/O
                         net (fo=1, routed)           0.000     3.072    vga/red[3]_i_47_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.585 r  vga/red_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.585    vga/red_reg[3]_i_23_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.908 r  vga/red_reg[3]_i_49/O[1]
                         net (fo=8, routed)           1.152     5.060    vga/red3[5]
    SLICE_X3Y28          LUT6 (Prop_lut6_I0_O)        0.306     5.366 r  vga/red[3]_i_64/O
                         net (fo=3, routed)           0.655     6.021    vga/red[3]_i_64_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.124     6.145 r  vga/red[3]_i_42/O
                         net (fo=2, routed)           0.583     6.728    vga/red[3]_i_42_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.124     6.852 r  vga/red[3]_i_22/O
                         net (fo=4, routed)           0.583     7.435    vga/red[3]_i_22_n_0
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.124     7.559 r  vga/green[3]_i_2/O
                         net (fo=1, routed)           0.690     8.250    vga/green[3]_i_2_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I3_O)        0.124     8.374 r  vga/green[3]_i_1/O
                         net (fo=4, routed)           0.753     9.127    vga/green[3]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.457    16.842    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511    16.896    vga/clk_out1
    SLICE_X0Y32          FDRE                                         r  vga/green_reg[3]/C
                         clock pessimism              0.080    16.976    
                         clock uncertainty           -0.132    16.844    
    SLICE_X0Y32          FDRE (Setup_fdre_C_D)       -0.093    16.751    vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         16.751    
                         arrival time                          -9.127    
  -------------------------------------------------------------------
                         slack                                  7.624    

Slack (MET) :             7.624ns  (required time - arrival time)
  Source:                 vga/pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/green_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.536ns  (logic 2.218ns (29.432%)  route 5.318ns (70.568%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 16.896 - 15.385 ) 
    Source Clock Delay      (SCD):    1.622ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.575     1.575    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          1.622     1.622    vga/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga/pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.456     2.078 r  vga/pixel_count_reg[0]/Q
                         net (fo=12, routed)          0.870     2.948    vga/pixel_count_reg__0[0]
    SLICE_X2Y27          LUT2 (Prop_lut2_I0_O)        0.124     3.072 r  vga/red[3]_i_47/O
                         net (fo=1, routed)           0.000     3.072    vga/red[3]_i_47_n_0
    SLICE_X2Y27          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     3.585 r  vga/red_reg[3]_i_23/CO[3]
                         net (fo=1, routed)           0.000     3.585    vga/red_reg[3]_i_23_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.908 r  vga/red_reg[3]_i_49/O[1]
                         net (fo=8, routed)           1.152     5.060    vga/red3[5]
    SLICE_X3Y28          LUT6 (Prop_lut6_I0_O)        0.306     5.366 r  vga/red[3]_i_64/O
                         net (fo=3, routed)           0.655     6.021    vga/red[3]_i_64_n_0
    SLICE_X0Y28          LUT6 (Prop_lut6_I5_O)        0.124     6.145 r  vga/red[3]_i_42/O
                         net (fo=2, routed)           0.583     6.728    vga/red[3]_i_42_n_0
    SLICE_X0Y27          LUT6 (Prop_lut6_I0_O)        0.124     6.852 r  vga/red[3]_i_22/O
                         net (fo=4, routed)           0.583     7.435    vga/red[3]_i_22_n_0
    SLICE_X2Y26          LUT3 (Prop_lut3_I1_O)        0.124     7.559 r  vga/green[3]_i_2/O
                         net (fo=1, routed)           0.690     8.250    vga/green[3]_i_2_n_0
    SLICE_X1Y27          LUT6 (Prop_lut6_I3_O)        0.124     8.374 r  vga/green[3]_i_1/O
                         net (fo=4, routed)           0.785     9.158    vga/green[3]_i_1_n_0
    SLICE_X1Y32          FDRE                                         r  vga/green_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.457    16.842    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          1.511    16.896    vga/clk_out1
    SLICE_X1Y32          FDRE                                         r  vga/green_reg[3]_lopt_replica_2/C
                         clock pessimism              0.080    16.976    
                         clock uncertainty           -0.132    16.844    
    SLICE_X1Y32          FDRE (Setup_fdre_C_D)       -0.061    16.783    vga/green_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.783    
                         arrival time                          -9.158    
  -------------------------------------------------------------------
                         slack                                  7.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/line_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     0.549    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          0.583     0.583    vga/clk_out1
    SLICE_X5Y28          FDRE                                         r  vga/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  vga/line_count_reg[0]/Q
                         net (fo=12, routed)          0.131     0.855    vga/line_count_reg__0[0]
    SLICE_X4Y28          LUT3 (Prop_lut3_I1_O)        0.045     0.900 r  vga/line_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.900    vga/line_count[2]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga/line_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     0.817    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          0.852     0.852    vga/clk_out1
    SLICE_X4Y28          FDRE                                         r  vga/line_count_reg[2]/C
                         clock pessimism             -0.256     0.596    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.091     0.687    vga/line_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga/line_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/line_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     0.549    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          0.583     0.583    vga/clk_out1
    SLICE_X5Y28          FDRE                                         r  vga/line_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  vga/line_count_reg[0]/Q
                         net (fo=12, routed)          0.132     0.856    vga/line_count_reg__0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I1_O)        0.045     0.901 r  vga/line_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.901    vga/line_count[5]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  vga/line_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     0.817    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          0.852     0.852    vga/clk_out1
    SLICE_X4Y28          FDRE                                         r  vga/line_count_reg[5]/C
                         clock pessimism             -0.256     0.596    
    SLICE_X4Y28          FDRE (Hold_fdre_C_D)         0.092     0.688    vga/line_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           0.901    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 vga/pixel_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/pixel_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.968%)  route 0.159ns (46.032%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     0.549    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          0.584     0.584    vga/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga/pixel_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     0.725 r  vga/pixel_count_reg[2]/Q
                         net (fo=16, routed)          0.159     0.883    vga/pixel_count_reg__0[2]
    SLICE_X4Y29          LUT6 (Prop_lut6_I2_O)        0.045     0.928 r  vga/pixel_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.928    vga/pixel_count[5]_i_1_n_0
    SLICE_X4Y29          FDRE                                         r  vga/pixel_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     0.817    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          0.853     0.853    vga/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga/pixel_count_reg[5]/C
                         clock pessimism             -0.269     0.584    
    SLICE_X4Y29          FDRE (Hold_fdre_C_D)         0.092     0.676    vga/pixel_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga/pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/pixel_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.397%)  route 0.198ns (51.603%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     0.549    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          0.584     0.584    vga/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga/pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     0.725 r  vga/pixel_count_reg[0]/Q
                         net (fo=12, routed)          0.198     0.923    vga/pixel_count_reg__0[0]
    SLICE_X3Y30          LUT5 (Prop_lut5_I1_O)        0.045     0.968 r  vga/pixel_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.968    vga/pixel_count[4]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  vga/pixel_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     0.817    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          0.856     0.856    vga/clk_out1
    SLICE_X3Y30          FDRE                                         r  vga/pixel_count_reg[4]/C
                         clock pessimism             -0.234     0.622    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.092     0.714    vga/pixel_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 vga/pixel_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/pixel_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.523%)  route 0.197ns (51.477%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     0.549    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          0.584     0.584    vga/clk_out1
    SLICE_X4Y29          FDRE                                         r  vga/pixel_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141     0.725 r  vga/pixel_count_reg[0]/Q
                         net (fo=12, routed)          0.197     0.922    vga/pixel_count_reg__0[0]
    SLICE_X3Y30          LUT2 (Prop_lut2_I0_O)        0.045     0.967 r  vga/pixel_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.967    vga/pixel_count[1]_i_1_n_0
    SLICE_X3Y30          FDRE                                         r  vga/pixel_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     0.817    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          0.856     0.856    vga/clk_out1
    SLICE_X3Y30          FDRE                                         r  vga/pixel_count_reg[1]/C
                         clock pessimism             -0.234     0.622    
    SLICE_X3Y30          FDRE (Hold_fdre_C_D)         0.091     0.713    vga/pixel_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 vga/line_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/line_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.227ns (63.535%)  route 0.130ns (36.465%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     0.549    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          0.583     0.583    vga/clk_out1
    SLICE_X7Y27          FDRE                                         r  vga/line_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.128     0.711 r  vga/line_count_reg[8]/Q
                         net (fo=22, routed)          0.130     0.841    vga/line_count_reg__0[8]
    SLICE_X7Y27          LUT6 (Prop_lut6_I0_O)        0.099     0.940 r  vga/line_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.940    vga/line_count[9]_i_1_n_0
    SLICE_X7Y27          FDRE                                         r  vga/line_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     0.817    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          0.851     0.851    vga/clk_out1
    SLICE_X7Y27          FDRE                                         r  vga/line_count_reg[9]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X7Y27          FDRE (Hold_fdre_C_D)         0.091     0.674    vga/line_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga/h_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/h_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.231ns (58.486%)  route 0.164ns (41.514%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     0.549    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          0.580     0.580    vga/clk_out1
    SLICE_X5Y25          FDRE                                         r  vga/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.128     0.708 r  vga/h_pos_reg[1]/Q
                         net (fo=4, routed)           0.164     0.872    vga/h_pos[1]
    SLICE_X5Y26          LUT4 (Prop_lut4_I2_O)        0.103     0.975 r  vga/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.975    vga/h_pos[3]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  vga/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     0.817    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          0.849     0.849    vga/clk_out1
    SLICE_X5Y26          FDRE                                         r  vga/h_pos_reg[3]/C
                         clock pessimism             -0.255     0.594    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.107     0.701    vga/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.975    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga/d_pos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/d_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.625%)  route 0.181ns (49.375%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     0.549    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          0.585     0.585    vga/clk_out1
    SLICE_X3Y27          FDRE                                         r  vga/d_pos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  vga/d_pos_reg[2]/Q
                         net (fo=4, routed)           0.181     0.907    vga/d_pos[2]
    SLICE_X3Y27          LUT4 (Prop_lut4_I3_O)        0.045     0.952 r  vga/d_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     0.952    vga/d_pos[1]_i_1_n_0
    SLICE_X3Y27          FDRE                                         r  vga/d_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     0.817    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          0.853     0.853    vga/clk_out1
    SLICE_X3Y27          FDRE                                         r  vga/d_pos_reg[1]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.092     0.677    vga/d_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga/h_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/h_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.230ns (58.768%)  route 0.161ns (41.232%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     0.549    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          0.580     0.580    vga/clk_out1
    SLICE_X5Y25          FDRE                                         r  vga/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.128     0.708 r  vga/h_pos_reg[1]/Q
                         net (fo=4, routed)           0.161     0.869    vga/h_pos[1]
    SLICE_X5Y25          LUT4 (Prop_lut4_I1_O)        0.102     0.971 r  vga/h_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     0.971    vga/h_pos[1]_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  vga/h_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     0.817    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          0.848     0.848    vga/clk_out1
    SLICE_X5Y25          FDRE                                         r  vga/h_pos_reg[1]/C
                         clock pessimism             -0.268     0.580    
    SLICE_X5Y25          FDRE (Hold_fdre_C_D)         0.107     0.687    vga/h_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 vga/h_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/h_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.227ns (58.062%)  route 0.164ns (41.938%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     0.549    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          0.580     0.580    vga/clk_out1
    SLICE_X5Y25          FDRE                                         r  vga/h_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDRE (Prop_fdre_C_Q)         0.128     0.708 r  vga/h_pos_reg[1]/Q
                         net (fo=4, routed)           0.164     0.872    vga/h_pos[1]
    SLICE_X5Y26          LUT4 (Prop_lut4_I0_O)        0.099     0.971 r  vga/h_pos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.971    vga/h_pos[2]_i_1_n_0
    SLICE_X5Y26          FDRE                                         r  vga/h_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     0.817    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=47, routed)          0.849     0.849    vga/clk_out1
    SLICE_X5Y26          FDRE                                         r  vga/h_pos_reg[2]/C
                         clock pessimism             -0.255     0.594    
    SLICE_X5Y26          FDRE (Hold_fdre_C_D)         0.092     0.686    vga/h_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1    vga/pixel_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X5Y27      vga/d_pos_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y27      vga/d_pos_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y27      vga/d_pos_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X3Y27      vga/d_pos_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y32      vga/green_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y32      vga/green_reg[3]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y32      vga/green_reg[3]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y32      vga/green_reg[3]_lopt_replica_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y32      vga/green_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y32      vga/green_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y32      vga/green_reg[3]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y32      vga/green_reg[3]_lopt_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y30      vga/pixel_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X3Y30      vga/pixel_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y31      vga/pixel_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X2Y31      vga/pixel_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y32      vga/red_reg[3]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y32      vga/red_reg[3]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y27      vga/d_pos_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y26      vga/b_vsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y26      vga/h_pos_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y26      vga/h_pos_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y26      vga/line_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y27      vga/line_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y27      vga/line_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y27      vga/line_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y27      vga/line_count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y27      vga/line_count_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { vga/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    vga/pixel_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT



