Classic Timing Analyzer report for ProjetoCPU
Fri Oct 18 14:45:30 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                             ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                           ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 15.780 ns                        ; Controle:inst4|ALUControl[2]   ; overfloww                      ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 77.88 MHz ( period = 12.840 ns ) ; LS:inst14|LSOut[29]            ; Banco_reg:Reg_Control|Reg7[29] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:B_Control|Saida[6] ; SS:inst15|toWriteData[6]       ; clk        ; clk      ; 184          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                ;                                ;            ;          ; 184          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S30F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                      ; To                                                                                                                                     ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 77.88 MHz ( period = 12.840 ns )                    ; LS:inst14|LSOut[29]       ; Banco_reg:Reg_Control|Reg7[29]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.340 ns                ;
; N/A                                     ; 78.21 MHz ( period = 12.786 ns )                    ; LS:inst14|LSOut[19]       ; Banco_reg:Reg_Control|Reg11[19]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.317 ns                ;
; N/A                                     ; 78.37 MHz ( period = 12.760 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg29[7]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.318 ns                ;
; N/A                                     ; 78.43 MHz ( period = 12.750 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg27[7]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.313 ns                ;
; N/A                                     ; 78.47 MHz ( period = 12.744 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg3[3]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.283 ns                ;
; N/A                                     ; 79.29 MHz ( period = 12.612 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg23[10]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.229 ns                ;
; N/A                                     ; 79.37 MHz ( period = 12.600 ns )                    ; LS:inst14|LSOut[17]       ; Banco_reg:Reg_Control|Reg11[17]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.230 ns                ;
; N/A                                     ; 79.44 MHz ( period = 12.588 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg27[10]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.198 ns                ;
; N/A                                     ; 79.85 MHz ( period = 12.524 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg27[3]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.175 ns                ;
; N/A                                     ; 80.09 MHz ( period = 12.486 ns )                    ; LS:inst14|LSOut[29]       ; Banco_reg:Reg_Control|Reg0[29]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.175 ns                ;
; N/A                                     ; 80.10 MHz ( period = 12.484 ns )                    ; LS:inst14|LSOut[29]       ; Banco_reg:Reg_Control|Reg16[29]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.174 ns                ;
; N/A                                     ; 80.18 MHz ( period = 12.472 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg28[3]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.156 ns                ;
; N/A                                     ; 80.19 MHz ( period = 12.470 ns )                    ; LS:inst14|LSOut[29]       ; Banco_reg:Reg_Control|Reg8[29]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.167 ns                ;
; N/A                                     ; 80.21 MHz ( period = 12.468 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg4[3]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.154 ns                ;
; N/A                                     ; 80.23 MHz ( period = 12.464 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg12[3]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.152 ns                ;
; N/A                                     ; 80.40 MHz ( period = 12.438 ns )                    ; LS:inst14|LSOut[24]       ; Banco_reg:Reg_Control|Reg24[24]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.164 ns                ;
; N/A                                     ; 80.41 MHz ( period = 12.436 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg29[10]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.123 ns                ;
; N/A                                     ; 80.41 MHz ( period = 12.436 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg25[10]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.123 ns                ;
; N/A                                     ; 80.44 MHz ( period = 12.432 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg2[10]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.114 ns                ;
; N/A                                     ; 80.45 MHz ( period = 12.430 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg10[10]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.113 ns                ;
; N/A                                     ; 80.48 MHz ( period = 12.426 ns )                    ; LS:inst14|LSOut[13]       ; Banco_reg:Reg_Control|Reg7[13]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.145 ns                ;
; N/A                                     ; 80.49 MHz ( period = 12.424 ns )                    ; LS:inst14|LSOut[16]       ; Banco_reg:Reg_Control|Reg8[16]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.142 ns                ;
; N/A                                     ; 80.52 MHz ( period = 12.420 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg21[10]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.115 ns                ;
; N/A                                     ; 80.53 MHz ( period = 12.418 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg18[10]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.107 ns                ;
; N/A                                     ; 80.54 MHz ( period = 12.416 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg11[3]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.120 ns                ;
; N/A                                     ; 80.55 MHz ( period = 12.414 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg2[3]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.119 ns                ;
; N/A                                     ; 80.55 MHz ( period = 12.414 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg31[3]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.119 ns                ;
; N/A                                     ; 80.61 MHz ( period = 12.406 ns )                    ; LS:inst14|LSOut[29]       ; Banco_reg:Reg_Control|Reg30[29]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.127 ns                ;
; N/A                                     ; 80.62 MHz ( period = 12.404 ns )                    ; LS:inst14|LSOut[29]       ; Banco_reg:Reg_Control|Reg4[29]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.126 ns                ;
; N/A                                     ; 80.65 MHz ( period = 12.400 ns )                    ; LS:inst14|LSOut[29]       ; Banco_reg:Reg_Control|Reg14[29]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.124 ns                ;
; N/A                                     ; 80.68 MHz ( period = 12.394 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg1[10]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.099 ns                ;
; N/A                                     ; 80.70 MHz ( period = 12.392 ns )                    ; LS:inst14|LSOut[29]       ; Banco_reg:Reg_Control|Reg3[29]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.126 ns                ;
; N/A                                     ; 80.71 MHz ( period = 12.390 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg17[10]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.097 ns                ;
; N/A                                     ; 80.71 MHz ( period = 12.390 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg31[10]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.100 ns                ;
; N/A                                     ; 80.80 MHz ( period = 12.376 ns )                    ; LS:inst14|LSOut[29]       ; Banco_reg:Reg_Control|Reg25[29]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.121 ns                ;
; N/A                                     ; 80.80 MHz ( period = 12.376 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg10[3]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.095 ns                ;
; N/A                                     ; 80.81 MHz ( period = 12.374 ns )                    ; LS:inst14|LSOut[29]       ; Banco_reg:Reg_Control|Reg29[29]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.120 ns                ;
; N/A                                     ; 80.97 MHz ( period = 12.350 ns )                    ; LS:inst14|LSOut[29]       ; Banco_reg:Reg_Control|Reg13[29]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.109 ns                ;
; N/A                                     ; 80.98 MHz ( period = 12.348 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg26[3]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.083 ns                ;
; N/A                                     ; 80.98 MHz ( period = 12.348 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg7[3]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 2.087 ns                ;
; N/A                                     ; 81.06 MHz ( period = 12.336 ns )                    ; LS:inst14|LSOut[29]       ; Banco_reg:Reg_Control|Reg9[29]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.102 ns                ;
; N/A                                     ; 81.18 MHz ( period = 12.318 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg19[10]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.079 ns                ;
; N/A                                     ; 81.30 MHz ( period = 12.300 ns )                    ; LS:inst14|LSOut[13]       ; Banco_reg:Reg_Control|Reg12[13]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.091 ns                ;
; N/A                                     ; 81.31 MHz ( period = 12.298 ns )                    ; LS:inst14|LSOut[29]       ; Banco_reg:Reg_Control|Reg17[29]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.068 ns                ;
; N/A                                     ; 81.41 MHz ( period = 12.284 ns )                    ; LS:inst14|LSOut[26]       ; Banco_reg:Reg_Control|Reg28[26]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.065 ns                ;
; N/A                                     ; 81.41 MHz ( period = 12.284 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg18[3]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.046 ns                ;
; N/A                                     ; 81.41 MHz ( period = 12.284 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg15[10]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.058 ns                ;
; N/A                                     ; 81.49 MHz ( period = 12.272 ns )                    ; LS:inst14|LSOut[26]       ; Banco_reg:Reg_Control|Reg3[26]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.075 ns                ;
; N/A                                     ; 81.49 MHz ( period = 12.272 ns )                    ; LS:inst14|LSOut[17]       ; Banco_reg:Reg_Control|Reg19[17]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.063 ns                ;
; N/A                                     ; 81.53 MHz ( period = 12.266 ns )                    ; LS:inst14|LSOut[29]       ; Banco_reg:Reg_Control|Reg11[29]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.063 ns                ;
; N/A                                     ; 81.55 MHz ( period = 12.262 ns )                    ; LS:inst14|LSOut[15]       ; Banco_reg:Reg_Control|Reg3[15]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.051 ns                ;
; N/A                                     ; 81.63 MHz ( period = 12.250 ns )                    ; LS:inst14|LSOut[28]       ; Banco_reg:Reg_Control|Reg2[28]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; 81.63 MHz ( period = 12.250 ns )                    ; LS:inst14|LSOut[28]       ; Banco_reg:Reg_Control|Reg18[28]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.020 ns                ;
; N/A                                     ; 81.69 MHz ( period = 12.242 ns )                    ; LS:inst14|LSOut[15]       ; Banco_reg:Reg_Control|Reg8[15]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.023 ns                ;
; N/A                                     ; 81.71 MHz ( period = 12.238 ns )                    ; LS:inst14|LSOut[13]       ; Banco_reg:Reg_Control|Reg8[13]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.044 ns                ;
; N/A                                     ; 81.75 MHz ( period = 12.232 ns )                    ; LS:inst14|LSOut[13]       ; Banco_reg:Reg_Control|Reg31[13]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.035 ns                ;
; N/A                                     ; 81.87 MHz ( period = 12.214 ns )                    ; LS:inst14|LSOut[13]       ; Banco_reg:Reg_Control|Reg9[13]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.052 ns                ;
; N/A                                     ; 81.89 MHz ( period = 12.212 ns )                    ; LS:inst14|LSOut[29]       ; Banco_reg:Reg_Control|Reg21[29]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.042 ns                ;
; N/A                                     ; 81.91 MHz ( period = 12.208 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg11[7]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.036 ns                ;
; N/A                                     ; 81.91 MHz ( period = 12.208 ns )                    ; LS:inst14|LSOut[13]       ; Banco_reg:Reg_Control|Reg5[13]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.049 ns                ;
; N/A                                     ; 81.93 MHz ( period = 12.206 ns )                    ; LS:inst14|LSOut[13]       ; Banco_reg:Reg_Control|Reg11[13]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.048 ns                ;
; N/A                                     ; 81.97 MHz ( period = 12.200 ns )                    ; LS:inst14|LSOut[13]       ; Banco_reg:Reg_Control|Reg15[13]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.032 ns                ;
; N/A                                     ; 81.98 MHz ( period = 12.198 ns )                    ; LS:inst14|LSOut[13]       ; Banco_reg:Reg_Control|Reg13[13]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.031 ns                ;
; N/A                                     ; 82.01 MHz ( period = 12.194 ns )                    ; LS:inst14|LSOut[28]       ; Banco_reg:Reg_Control|Reg3[28]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.013 ns                ;
; N/A                                     ; 82.07 MHz ( period = 12.184 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg3[10]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.994 ns                ;
; N/A                                     ; 82.13 MHz ( period = 12.176 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg30[10]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.985 ns                ;
; N/A                                     ; 82.13 MHz ( period = 12.176 ns )                    ; LS:inst14|LSOut[17]       ; Banco_reg:Reg_Control|Reg7[17]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.004 ns                ;
; N/A                                     ; 82.14 MHz ( period = 12.174 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg14[10]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.984 ns                ;
; N/A                                     ; 82.17 MHz ( period = 12.170 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg12[7]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.016 ns                ;
; N/A                                     ; 82.18 MHz ( period = 12.168 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg28[7]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 2.015 ns                ;
; N/A                                     ; 82.20 MHz ( period = 12.166 ns )                    ; LS:inst14|LSOut[30]       ; Banco_reg:Reg_Control|Reg12[30]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.007 ns                ;
; N/A                                     ; 82.20 MHz ( period = 12.166 ns )                    ; LS:inst14|LSOut[17]       ; Banco_reg:Reg_Control|Reg27[17]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.993 ns                ;
; N/A                                     ; 82.21 MHz ( period = 12.164 ns )                    ; LS:inst14|LSOut[30]       ; Banco_reg:Reg_Control|Reg28[30]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.006 ns                ;
; N/A                                     ; 82.22 MHz ( period = 12.162 ns )                    ; LS:inst14|LSOut[30]       ; Banco_reg:Reg_Control|Reg20[30]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.005 ns                ;
; N/A                                     ; 82.22 MHz ( period = 12.162 ns )                    ; LS:inst14|LSOut[30]       ; Banco_reg:Reg_Control|Reg10[30]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.986 ns                ;
; N/A                                     ; 82.25 MHz ( period = 12.158 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg8[10]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.976 ns                ;
; N/A                                     ; 82.26 MHz ( period = 12.156 ns )                    ; LS:inst14|LSOut[30]       ; Banco_reg:Reg_Control|Reg26[30]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 82.26 MHz ( period = 12.156 ns )                    ; LS:inst14|LSOut[13]       ; Banco_reg:Reg_Control|Reg14[13]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.004 ns                ;
; N/A                                     ; 82.29 MHz ( period = 12.152 ns )                    ; LS:inst14|LSOut[30]       ; Banco_reg:Reg_Control|Reg7[30]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.986 ns                ;
; N/A                                     ; 82.30 MHz ( period = 12.150 ns )                    ; LS:inst14|LSOut[21]       ; Banco_reg:Reg_Control|Reg18[21]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.987 ns                ;
; N/A                                     ; 82.33 MHz ( period = 12.146 ns )                    ; LS:inst14|LSOut[31]       ; Banco_reg:Reg_Control|Reg7[31]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.986 ns                ;
; N/A                                     ; 82.36 MHz ( period = 12.142 ns )                    ; LS:inst14|LSOut[28]       ; Banco_reg:Reg_Control|Reg7[28]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.977 ns                ;
; N/A                                     ; 82.36 MHz ( period = 12.142 ns )                    ; LS:inst14|LSOut[27]       ; Banco_reg:Reg_Control|Reg8[27]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.995 ns                ;
; N/A                                     ; 82.36 MHz ( period = 12.142 ns )                    ; LS:inst14|LSOut[13]       ; Banco_reg:Reg_Control|Reg29[13]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 2.003 ns                ;
; N/A                                     ; 82.39 MHz ( period = 12.138 ns )                    ; LS:inst14|LSOut[27]       ; Banco_reg:Reg_Control|Reg16[27]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.993 ns                ;
; N/A                                     ; 82.41 MHz ( period = 12.134 ns )                    ; LS:inst14|LSOut[24]       ; Banco_reg:Reg_Control|Reg3[24]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.999 ns                ;
; N/A                                     ; 82.41 MHz ( period = 12.134 ns )                    ; LS:inst14|LSOut[17]       ; Banco_reg:Reg_Control|Reg15[17]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.966 ns                ;
; N/A                                     ; 82.43 MHz ( period = 12.132 ns )                    ; LS:inst14|LSOut[24]       ; Banco_reg:Reg_Control|Reg7[24]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.998 ns                ;
; N/A                                     ; 82.44 MHz ( period = 12.130 ns )                    ; LS:inst14|LSOut[24]       ; Banco_reg:Reg_Control|Reg31[24]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.997 ns                ;
; N/A                                     ; 82.47 MHz ( period = 12.126 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg27[4]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.970 ns                ;
; N/A                                     ; 82.51 MHz ( period = 12.120 ns )                    ; LS:inst14|LSOut[16]       ; Banco_reg:Reg_Control|Reg14[16]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.991 ns                ;
; N/A                                     ; 82.52 MHz ( period = 12.118 ns )                    ; LS:inst14|LSOut[19]       ; Banco_reg:Reg_Control|Reg15[19]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.952 ns                ;
; N/A                                     ; 82.54 MHz ( period = 12.116 ns )                    ; LS:inst14|LSOut[27]       ; Banco_reg:Reg_Control|Reg10[27]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.982 ns                ;
; N/A                                     ; 82.54 MHz ( period = 12.116 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg7[7]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.982 ns                ;
; N/A                                     ; 82.55 MHz ( period = 12.114 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg1[7]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.981 ns                ;
; N/A                                     ; 82.58 MHz ( period = 12.110 ns )                    ; LS:inst14|LSOut[22]       ; Banco_reg:Reg_Control|Reg8[22]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.994 ns                ;
; N/A                                     ; 82.59 MHz ( period = 12.108 ns )                    ; LS:inst14|LSOut[27]       ; Banco_reg:Reg_Control|Reg27[27]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.968 ns                ;
; N/A                                     ; 82.59 MHz ( period = 12.108 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg31[7]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.979 ns                ;
; N/A                                     ; 82.60 MHz ( period = 12.106 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg17[7]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.977 ns                ;
; N/A                                     ; 82.64 MHz ( period = 12.100 ns )                    ; LS:inst14|LSOut[30]       ; Banco_reg:Reg_Control|Reg0[30]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.972 ns                ;
; N/A                                     ; 82.64 MHz ( period = 12.100 ns )                    ; LS:inst14|LSOut[17]       ; Banco_reg:Reg_Control|Reg3[17]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.977 ns                ;
; N/A                                     ; 82.66 MHz ( period = 12.098 ns )                    ; LS:inst14|LSOut[30]       ; Banco_reg:Reg_Control|Reg16[30]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.971 ns                ;
; N/A                                     ; 82.66 MHz ( period = 12.098 ns )                    ; LS:inst14|LSOut[17]       ; Banco_reg:Reg_Control|Reg5[17]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.976 ns                ;
; N/A                                     ; 82.67 MHz ( period = 12.096 ns )                    ; LS:inst14|LSOut[27]       ; Banco_reg:Reg_Control|Reg1[27]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.971 ns                ;
; N/A                                     ; 82.67 MHz ( period = 12.096 ns )                    ; LS:inst14|LSOut[27]       ; Banco_reg:Reg_Control|Reg5[27]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.971 ns                ;
; N/A                                     ; 82.69 MHz ( period = 12.094 ns )                    ; LS:inst14|LSOut[17]       ; Banco_reg:Reg_Control|Reg1[17]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.974 ns                ;
; N/A                                     ; 82.75 MHz ( period = 12.084 ns )                    ; LS:inst14|LSOut[23]       ; Banco_reg:Reg_Control|Reg10[23]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.951 ns                ;
; N/A                                     ; 82.81 MHz ( period = 12.076 ns )                    ; LS:inst14|LSOut[22]       ; Banco_reg:Reg_Control|Reg7[22]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.971 ns                ;
; N/A                                     ; 82.82 MHz ( period = 12.074 ns )                    ; LS:inst14|LSOut[29]       ; Banco_reg:Reg_Control|Reg15[29]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.970 ns                ;
; N/A                                     ; 82.82 MHz ( period = 12.074 ns )                    ; LS:inst14|LSOut[22]       ; Banco_reg:Reg_Control|Reg31[22]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.970 ns                ;
; N/A                                     ; 82.84 MHz ( period = 12.072 ns )                    ; LS:inst14|LSOut[29]       ; Banco_reg:Reg_Control|Reg10[29]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.951 ns                ;
; N/A                                     ; 82.85 MHz ( period = 12.070 ns )                    ; LS:inst14|LSOut[22]       ; Banco_reg:Reg_Control|Reg3[22]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.968 ns                ;
; N/A                                     ; 82.86 MHz ( period = 12.068 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg19[3]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.948 ns                ;
; N/A                                     ; 82.90 MHz ( period = 12.062 ns )                    ; LS:inst14|LSOut[18]       ; Banco_reg:Reg_Control|Reg15[18]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.931 ns                ;
; N/A                                     ; 82.92 MHz ( period = 12.060 ns )                    ; LS:inst14|LSOut[4]        ; Banco_reg:Reg_Control|Reg11[4]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.936 ns                ;
; N/A                                     ; 82.93 MHz ( period = 12.058 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg20[3]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.938 ns                ;
; N/A                                     ; 82.93 MHz ( period = 12.058 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg7[10]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A                                     ; 82.93 MHz ( period = 12.058 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg9[10]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.941 ns                ;
; N/A                                     ; 82.95 MHz ( period = 12.056 ns )                    ; LS:inst14|LSOut[15]       ; Banco_reg:Reg_Control|Reg15[15]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; 82.99 MHz ( period = 12.050 ns )                    ; LS:inst14|LSOut[24]       ; Banco_reg:Reg_Control|Reg0[24]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.944 ns                ;
; N/A                                     ; 82.99 MHz ( period = 12.050 ns )                    ; LS:inst14|LSOut[24]       ; Banco_reg:Reg_Control|Reg8[24]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.944 ns                ;
; N/A                                     ; 82.99 MHz ( period = 12.050 ns )                    ; LS:inst14|LSOut[23]       ; Banco_reg:Reg_Control|Reg15[23]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.958 ns                ;
; N/A                                     ; 82.99 MHz ( period = 12.050 ns )                    ; LS:inst14|LSOut[19]       ; Banco_reg:Reg_Control|Reg12[19]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.939 ns                ;
; N/A                                     ; 83.00 MHz ( period = 12.048 ns )                    ; LS:inst14|LSOut[26]       ; Banco_reg:Reg_Control|Reg11[26]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.962 ns                ;
; N/A                                     ; 83.00 MHz ( period = 12.048 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg9[3]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.948 ns                ;
; N/A                                     ; 83.03 MHz ( period = 12.044 ns )                    ; LS:inst14|LSOut[29]       ; Banco_reg:Reg_Control|Reg27[29]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.944 ns                ;
; N/A                                     ; 83.03 MHz ( period = 12.044 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg1[3]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A                                     ; 83.03 MHz ( period = 12.044 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg13[3]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.946 ns                ;
; N/A                                     ; 83.03 MHz ( period = 12.044 ns )                    ; LS:inst14|LSOut[23]       ; Banco_reg:Reg_Control|Reg27[23]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.955 ns                ;
; N/A                                     ; 83.06 MHz ( period = 12.040 ns )                    ; LS:inst14|LSOut[21]       ; Banco_reg:Reg_Control|Reg14[21]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.951 ns                ;
; N/A                                     ; 83.07 MHz ( period = 12.038 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg5[10]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.931 ns                ;
; N/A                                     ; 83.10 MHz ( period = 12.034 ns )                    ; LS:inst14|LSOut[30]       ; Banco_reg:Reg_Control|Reg3[30]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.930 ns                ;
; N/A                                     ; 83.11 MHz ( period = 12.032 ns )                    ; LS:inst14|LSOut[19]       ; Banco_reg:Reg_Control|Reg28[19]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.930 ns                ;
; N/A                                     ; 83.13 MHz ( period = 12.030 ns )                    ; LS:inst14|LSOut[26]       ; Banco_reg:Reg_Control|Reg27[26]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.956 ns                ;
; N/A                                     ; 83.13 MHz ( period = 12.030 ns )                    ; LS:inst14|LSOut[26]       ; Banco_reg:Reg_Control|Reg9[26]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.926 ns                ;
; N/A                                     ; 83.13 MHz ( period = 12.030 ns )                    ; LS:inst14|LSOut[26]       ; Banco_reg:Reg_Control|Reg13[26]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.926 ns                ;
; N/A                                     ; 83.25 MHz ( period = 12.012 ns )                    ; LS:inst14|LSOut[25]       ; Banco_reg:Reg_Control|Reg26[25]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.944 ns                ;
; N/A                                     ; 83.28 MHz ( period = 12.008 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg28[10]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.913 ns                ;
; N/A                                     ; 83.28 MHz ( period = 12.008 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg12[10]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.913 ns                ;
; N/A                                     ; 83.32 MHz ( period = 12.002 ns )                    ; LS:inst14|LSOut[19]       ; Banco_reg:Reg_Control|Reg20[19]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.912 ns                ;
; N/A                                     ; 83.35 MHz ( period = 11.998 ns )                    ; LS:inst14|LSOut[25]       ; Banco_reg:Reg_Control|Reg22[25]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.910 ns                ;
; N/A                                     ; 83.35 MHz ( period = 11.998 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg11[10]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.911 ns                ;
; N/A                                     ; 83.39 MHz ( period = 11.992 ns )                    ; LS:inst14|LSOut[17]       ; Banco_reg:Reg_Control|Reg2[17]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.923 ns                ;
; N/A                                     ; 83.40 MHz ( period = 11.990 ns )                    ; LS:inst14|LSOut[27]       ; Banco_reg:Reg_Control|Reg11[27]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.917 ns                ;
; N/A                                     ; 83.40 MHz ( period = 11.990 ns )                    ; LS:inst14|LSOut[17]       ; Banco_reg:Reg_Control|Reg18[17]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.922 ns                ;
; N/A                                     ; 83.40 MHz ( period = 11.990 ns )                    ; LS:inst14|LSOut[17]       ; Banco_reg:Reg_Control|Reg26[17]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.922 ns                ;
; N/A                                     ; 83.42 MHz ( period = 11.988 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg0[10]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.908 ns                ;
; N/A                                     ; 83.43 MHz ( period = 11.986 ns )                    ; LS:inst14|LSOut[26]       ; Banco_reg:Reg_Control|Reg7[26]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.921 ns                ;
; N/A                                     ; 83.43 MHz ( period = 11.986 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg30[3]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.910 ns                ;
; N/A                                     ; 83.43 MHz ( period = 11.986 ns )                    ; LS:inst14|LSOut[11]       ; Banco_reg:Reg_Control|Reg12[11]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.903 ns                ;
; N/A                                     ; 83.44 MHz ( period = 11.984 ns )                    ; LS:inst14|LSOut[23]       ; Banco_reg:Reg_Control|Reg28[23]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.907 ns                ;
; N/A                                     ; 83.46 MHz ( period = 11.982 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg6[10]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.905 ns                ;
; N/A                                     ; 83.47 MHz ( period = 11.980 ns )                    ; LS:inst14|LSOut[28]       ; Banco_reg:Reg_Control|Reg19[28]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.903 ns                ;
; N/A                                     ; 83.49 MHz ( period = 11.978 ns )                    ; LS:inst14|LSOut[26]       ; Banco_reg:Reg_Control|Reg25[26]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.904 ns                ;
; N/A                                     ; 83.49 MHz ( period = 11.978 ns )                    ; LS:inst14|LSOut[26]       ; Banco_reg:Reg_Control|Reg29[26]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.904 ns                ;
; N/A                                     ; 83.50 MHz ( period = 11.976 ns )                    ; LS:inst14|LSOut[23]       ; Banco_reg:Reg_Control|Reg8[23]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.920 ns                ;
; N/A                                     ; 83.50 MHz ( period = 11.976 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg20[10]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.902 ns                ;
; N/A                                     ; 83.51 MHz ( period = 11.974 ns )                    ; SS:inst15|toWriteData[15] ; Memoria:MemCtrl|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.279 ns                ;
; N/A                                     ; 83.53 MHz ( period = 11.972 ns )                    ; LS:inst14|LSOut[15]       ; Banco_reg:Reg_Control|Reg7[15]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.895 ns                ;
; N/A                                     ; 83.58 MHz ( period = 11.964 ns )                    ; LS:inst14|LSOut[31]       ; Banco_reg:Reg_Control|Reg22[31]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.904 ns                ;
; N/A                                     ; 83.60 MHz ( period = 11.962 ns )                    ; LS:inst14|LSOut[31]       ; Banco_reg:Reg_Control|Reg6[31]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.903 ns                ;
; N/A                                     ; 83.60 MHz ( period = 11.962 ns )                    ; LS:inst14|LSOut[31]       ; Banco_reg:Reg_Control|Reg3[31]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.897 ns                ;
; N/A                                     ; 83.60 MHz ( period = 11.962 ns )                    ; LS:inst14|LSOut[15]       ; Banco_reg:Reg_Control|Reg30[15]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.878 ns                ;
; N/A                                     ; 83.61 MHz ( period = 11.960 ns )                    ; LS:inst14|LSOut[3]        ; Banco_reg:Reg_Control|Reg5[3]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A                                     ; 83.61 MHz ( period = 11.960 ns )                    ; LS:inst14|LSOut[15]       ; Banco_reg:Reg_Control|Reg10[15]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.877 ns                ;
; N/A                                     ; 83.61 MHz ( period = 11.960 ns )                    ; LS:inst14|LSOut[15]       ; Banco_reg:Reg_Control|Reg20[15]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.877 ns                ;
; N/A                                     ; 83.65 MHz ( period = 11.954 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg13[10]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.893 ns                ;
; N/A                                     ; 83.67 MHz ( period = 11.952 ns )                    ; LS:inst14|LSOut[28]       ; Banco_reg:Reg_Control|Reg17[28]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.881 ns                ;
; N/A                                     ; 83.67 MHz ( period = 11.952 ns )                    ; LS:inst14|LSOut[23]       ; Banco_reg:Reg_Control|Reg29[23]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.890 ns                ;
; N/A                                     ; 83.71 MHz ( period = 11.946 ns )                    ; LS:inst14|LSOut[26]       ; Banco_reg:Reg_Control|Reg5[26]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.912 ns                ;
; N/A                                     ; 83.75 MHz ( period = 11.940 ns )                    ; LS:inst14|LSOut[26]       ; Banco_reg:Reg_Control|Reg1[26]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.909 ns                ;
; N/A                                     ; 83.78 MHz ( period = 11.936 ns )                    ; LS:inst14|LSOut[23]       ; Banco_reg:Reg_Control|Reg25[23]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.882 ns                ;
; N/A                                     ; 83.81 MHz ( period = 11.932 ns )                    ; LS:inst14|LSOut[12]       ; Banco_reg:Reg_Control|Reg8[12]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.886 ns                ;
; N/A                                     ; 83.82 MHz ( period = 11.930 ns )                    ; LS:inst14|LSOut[24]       ; Banco_reg:Reg_Control|Reg14[24]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.889 ns                ;
; N/A                                     ; 83.85 MHz ( period = 11.926 ns )                    ; LS:inst14|LSOut[18]       ; Banco_reg:Reg_Control|Reg7[18]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.880 ns                ;
; N/A                                     ; 83.89 MHz ( period = 11.920 ns )                    ; LS:inst14|LSOut[12]       ; Banco_reg:Reg_Control|Reg31[12]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.874 ns                ;
; N/A                                     ; 83.89 MHz ( period = 11.920 ns )                    ; LS:inst14|LSOut[21]       ; Banco_reg:Reg_Control|Reg17[21]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.900 ns                ;
; N/A                                     ; 83.91 MHz ( period = 11.918 ns )                    ; LS:inst14|LSOut[21]       ; Banco_reg:Reg_Control|Reg21[21]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.899 ns                ;
; N/A                                     ; 83.92 MHz ( period = 11.916 ns )                    ; LS:inst14|LSOut[26]       ; Banco_reg:Reg_Control|Reg19[26]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.893 ns                ;
; N/A                                     ; 83.92 MHz ( period = 11.916 ns )                    ; LS:inst14|LSOut[23]       ; Banco_reg:Reg_Control|Reg24[23]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.881 ns                ;
; N/A                                     ; 83.93 MHz ( period = 11.914 ns )                    ; LS:inst14|LSOut[25]       ; Banco_reg:Reg_Control|Reg17[25]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.886 ns                ;
; N/A                                     ; 83.95 MHz ( period = 11.912 ns )                    ; LS:inst14|LSOut[25]       ; Banco_reg:Reg_Control|Reg21[25]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.885 ns                ;
; N/A                                     ; 83.96 MHz ( period = 11.910 ns )                    ; LS:inst14|LSOut[25]       ; Banco_reg:Reg_Control|Reg19[25]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.884 ns                ;
; N/A                                     ; 83.96 MHz ( period = 11.910 ns )                    ; LS:inst14|LSOut[23]       ; Banco_reg:Reg_Control|Reg12[23]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.877 ns                ;
; N/A                                     ; 83.98 MHz ( period = 11.908 ns )                    ; LS:inst14|LSOut[13]       ; Banco_reg:Reg_Control|Reg23[13]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.893 ns                ;
; N/A                                     ; 83.99 MHz ( period = 11.906 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg5[7]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.880 ns                ;
; N/A                                     ; 83.99 MHz ( period = 11.906 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg9[7]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.880 ns                ;
; N/A                                     ; 84.01 MHz ( period = 11.904 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg13[7]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.879 ns                ;
; N/A                                     ; 84.02 MHz ( period = 11.902 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg23[7]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.865 ns                ;
; N/A                                     ; 84.02 MHz ( period = 11.902 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg19[7]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.865 ns                ;
; N/A                                     ; 84.02 MHz ( period = 11.902 ns )                    ; LS:inst14|LSOut[7]        ; Banco_reg:Reg_Control|Reg4[7]                                                                                                          ; clk        ; clk      ; None                        ; None                      ; 1.865 ns                ;
; N/A                                     ; 84.03 MHz ( period = 11.900 ns )                    ; LS:inst14|LSOut[23]       ; Banco_reg:Reg_Control|Reg19[23]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.876 ns                ;
; N/A                                     ; 84.03 MHz ( period = 11.900 ns )                    ; LS:inst14|LSOut[19]       ; Banco_reg:Reg_Control|Reg4[19]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.864 ns                ;
; N/A                                     ; 84.05 MHz ( period = 11.898 ns )                    ; LS:inst14|LSOut[10]       ; Banco_reg:Reg_Control|Reg4[10]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 84.06 MHz ( period = 11.896 ns )                    ; LS:inst14|LSOut[23]       ; Banco_reg:Reg_Control|Reg21[23]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.877 ns                ;
; N/A                                     ; 84.06 MHz ( period = 11.896 ns )                    ; LS:inst14|LSOut[15]       ; Banco_reg:Reg_Control|Reg1[15]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.873 ns                ;
; N/A                                     ; 84.08 MHz ( period = 11.894 ns )                    ; LS:inst14|LSOut[15]       ; Banco_reg:Reg_Control|Reg6[15]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.850 ns                ;
; N/A                                     ; 84.08 MHz ( period = 11.894 ns )                    ; LS:inst14|LSOut[15]       ; Banco_reg:Reg_Control|Reg17[15]                                                                                                        ; clk        ; clk      ; None                        ; None                      ; 1.872 ns                ;
; N/A                                     ; 84.09 MHz ( period = 11.892 ns )                    ; LS:inst14|LSOut[21]       ; Banco_reg:Reg_Control|Reg1[21]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.895 ns                ;
; N/A                                     ; 84.09 MHz ( period = 11.892 ns )                    ; LS:inst14|LSOut[21]       ; Banco_reg:Reg_Control|Reg5[21]                                                                                                         ; clk        ; clk      ; None                        ; None                      ; 1.895 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                           ;                                                                                                                                        ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                   ;
+------------------------------------------+---------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                            ; To                        ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[6]  ; SS:inst15|toWriteData[6]  ; clk        ; clk      ; None                       ; None                       ; 0.530 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[0]  ; SS:inst15|toWriteData[0]  ; clk        ; clk      ; None                       ; None                       ; 0.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[7]  ; SS:inst15|toWriteData[7]  ; clk        ; clk      ; None                       ; None                       ; 0.654 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]     ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 0.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17]    ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 0.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14]    ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 0.923 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11]    ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 0.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[0]     ; LS:inst14|LSOut[0]        ; clk        ; clk      ; None                       ; None                       ; 0.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15]    ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 1.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[10] ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 1.016 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[4]  ; SS:inst15|toWriteData[4]  ; clk        ; clk      ; None                       ; None                       ; 1.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10]    ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 1.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[7]     ; LS:inst14|LSOut[7]        ; clk        ; clk      ; None                       ; None                       ; 0.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28]    ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 1.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[11] ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 1.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29]    ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 1.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[15] ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 1.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[6]     ; LS:inst14|LSOut[6]        ; clk        ; clk      ; None                       ; None                       ; 0.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[24] ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 1.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[2]  ; SS:inst15|toWriteData[2]  ; clk        ; clk      ; None                       ; None                       ; 1.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]     ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 1.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30]    ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 1.388 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22]    ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 1.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18]    ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 1.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[3]     ; LS:inst14|LSOut[3]        ; clk        ; clk      ; None                       ; None                       ; 0.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31]    ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[29] ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 1.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24]    ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 1.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[1]     ; LS:inst14|LSOut[1]        ; clk        ; clk      ; None                       ; None                       ; 1.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[14]    ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 1.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[22] ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 1.621 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12]    ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 1.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[24]    ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 1.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[3]  ; SS:inst15|toWriteData[3]  ; clk        ; clk      ; None                       ; None                       ; 1.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[31]    ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 1.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[5]     ; LS:inst14|LSOut[5]        ; clk        ; clk      ; None                       ; None                       ; 1.158 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[30]    ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 1.218 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26]    ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 1.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[30] ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 1.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[29]    ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 1.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[12] ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 1.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[14] ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 1.810 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[9]     ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 1.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20]    ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 1.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[9]  ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 1.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[31] ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[21] ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 1.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[20] ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 1.960 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[2]     ; LS:inst14|LSOut[2]        ; clk        ; clk      ; None                       ; None                       ; 1.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[17] ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 1.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27]    ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 1.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[1]  ; SS:inst15|toWriteData[1]  ; clk        ; clk      ; None                       ; None                       ; 1.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21]    ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 2.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[22]    ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 1.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[28] ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 2.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 1.930 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[25] ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 2.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 1.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[18]    ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 1.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[26] ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 2.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[5]  ; SS:inst15|toWriteData[5]  ; clk        ; clk      ; None                       ; None                       ; 2.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 2.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 2.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[13] ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 2.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23]    ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 1.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 2.066 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 2.101 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 2.111 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 2.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[23]    ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 2.248 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[8]     ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 1.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25]    ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 2.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[23] ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 2.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 2.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[25] ; clk        ; clk      ; None                       ; None                       ; 2.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[10]    ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 1.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19]    ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 1.805 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[26] ; clk        ; clk      ; None                       ; None                       ; 2.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[29] ; clk        ; clk      ; None                       ; None                       ; 2.181 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 2.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 2.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 2.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[27] ; SS:inst15|toWriteData[27] ; clk        ; clk      ; None                       ; None                       ; 2.355 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13]    ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 2.336 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[17]    ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 2.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[15]    ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 1.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[12]    ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 1.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[20]    ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 1.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16]    ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 2.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[27]    ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 1.873 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 2.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[21] ; clk        ; clk      ; None                       ; None                       ; 2.217 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 2.243 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[11] ; clk        ; clk      ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 1.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[16]    ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 1.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[21]    ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 1.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[19]    ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 2.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 2.309 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[24] ; clk        ; clk      ; None                       ; None                       ; 2.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 2.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[30] ; clk        ; clk      ; None                       ; None                       ; 2.366 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[20] ; clk        ; clk      ; None                       ; None                       ; 2.373 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[22] ; clk        ; clk      ; None                       ; None                       ; 2.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[4]     ; LS:inst14|LSOut[4]        ; clk        ; clk      ; None                       ; None                       ; 2.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 1.826 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[26]    ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 1.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[11]    ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 2.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[15] ; clk        ; clk      ; None                       ; None                       ; 2.436 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 2.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[8]  ; SS:inst15|toWriteData[8]  ; clk        ; clk      ; None                       ; None                       ; 2.570 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[30]       ; clk        ; clk      ; None                       ; None                       ; 1.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 1.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 2.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 1.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[18] ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 2.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 2.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[14] ; clk        ; clk      ; None                       ; None                       ; 2.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[28]    ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 2.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[9]  ; clk        ; clk      ; None                       ; None                       ; 2.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[28] ; clk        ; clk      ; None                       ; None                       ; 2.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[31]       ; clk        ; clk      ; None                       ; None                       ; 1.987 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 2.557 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[10] ; clk        ; clk      ; None                       ; None                       ; 2.546 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[27]       ; clk        ; clk      ; None                       ; None                       ; 2.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 2.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 2.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 2.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[20]       ; clk        ; clk      ; None                       ; None                       ; 2.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 2.079 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[16] ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 2.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[31] ; clk        ; clk      ; None                       ; None                       ; 2.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[12] ; clk        ; clk      ; None                       ; None                       ; 2.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[17] ; clk        ; clk      ; None                       ; None                       ; 2.677 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B_Control|Saida[19] ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 2.832 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[19]       ; clk        ; clk      ; None                       ; None                       ; 2.137 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[18] ; clk        ; clk      ; None                       ; None                       ; 2.702 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[29]       ; clk        ; clk      ; None                       ; None                       ; 2.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 2.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 2.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 2.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[22]       ; clk        ; clk      ; None                       ; None                       ; 2.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 2.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 2.247 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 2.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 2.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[24]       ; clk        ; clk      ; None                       ; None                       ; 2.273 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[13] ; clk        ; clk      ; None                       ; None                       ; 2.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[15]       ; clk        ; clk      ; None                       ; None                       ; 2.307 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[13]    ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 2.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[23]       ; clk        ; clk      ; None                       ; None                       ; 2.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[17]       ; clk        ; clk      ; None                       ; None                       ; 2.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 2.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[19] ; clk        ; clk      ; None                       ; None                       ; 2.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[26]       ; clk        ; clk      ; None                       ; None                       ; 2.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 2.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[21]       ; clk        ; clk      ; None                       ; None                       ; 2.361 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 2.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[0]     ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 2.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:MDRReg|Saida[25]    ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 2.597 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[25]       ; clk        ; clk      ; None                       ; None                       ; 2.393 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 2.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 2.420 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[18]       ; clk        ; clk      ; None                       ; None                       ; 2.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 2.437 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[23] ; clk        ; clk      ; None                       ; None                       ; 3.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|SSControl[1]     ; SS:inst15|toWriteData[16] ; clk        ; clk      ; None                       ; None                       ; 3.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[12]       ; clk        ; clk      ; None                       ; None                       ; 2.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 2.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[16]       ; clk        ; clk      ; None                       ; None                       ; 2.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[14]       ; clk        ; clk      ; None                       ; None                       ; 2.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[11]       ; clk        ; clk      ; None                       ; None                       ; 2.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[9]        ; clk        ; clk      ; None                       ; None                       ; 2.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[13]       ; clk        ; clk      ; None                       ; None                       ; 2.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 2.746 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 2.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[28]       ; clk        ; clk      ; None                       ; None                       ; 2.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[8]        ; clk        ; clk      ; None                       ; None                       ; 2.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[0]     ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 3.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:inst4|LSControl[1]     ; LS:inst14|LSOut[10]       ; clk        ; clk      ; None                       ; None                       ; 3.176 ns                 ;
+------------------------------------------+---------------------------------+---------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------+-----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                   ; To        ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------+-----------+------------+
; N/A                                     ; None                                                ; 15.780 ns  ; Controle:inst4|ALUControl[2]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.770 ns  ; Controle:inst4|ALUSrcA[0]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.701 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.620 ns  ; Controle:inst4|ALUControl[0]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.543 ns  ; Controle:inst4|ALUSrcA[1]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.481 ns  ; Registrador:B_Control|Saida[0]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.470 ns  ; Controle:inst4|ALUControl[2]           ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.460 ns  ; Controle:inst4|ALUSrcA[0]              ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.443 ns  ; Controle:inst4|ALUSrcB[0]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.412 ns  ; Registrador:PCWrite|Saida[0]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.395 ns  ; Instr_Reg:IRWrite|Instr15_0[5]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.391 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.386 ns  ; Controle:inst4|ALUSrcB[1]              ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.344 ns  ; Controle:inst4|ALUControl[2]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.337 ns  ; Registrador:B_Control|Saida[3]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.334 ns  ; Controle:inst4|ALUSrcA[0]              ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.310 ns  ; Controle:inst4|ALUControl[0]           ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.286 ns  ; Registrador:A_Control|Saida[0]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.265 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.262 ns  ; Instr_Reg:IRWrite|Instr15_0[3]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.233 ns  ; Controle:inst4|ALUSrcA[1]              ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.212 ns  ; Controle:inst4|ALUSrcB[0]~DUPLICATE    ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.192 ns  ; Controle:inst4|ALUControl[2]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.184 ns  ; Controle:inst4|ALUControl[0]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.182 ns  ; Controle:inst4|ALUSrcA[0]              ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.171 ns  ; Registrador:B_Control|Saida[0]         ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.133 ns  ; Controle:inst4|ALUSrcB[0]              ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.113 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.112 ns  ; Registrador:MDRReg|Saida[0]~DUPLICATE  ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 15.107 ns  ; Controle:inst4|ALUSrcA[1]              ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.102 ns  ; Registrador:PCWrite|Saida[0]           ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.097 ns  ; Controle:inst4|ALUControl[2]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.087 ns  ; Controle:inst4|ALUSrcA[0]              ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.085 ns  ; Instr_Reg:IRWrite|Instr15_0[5]         ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.076 ns  ; Controle:inst4|ALUSrcB[1]              ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.045 ns  ; Registrador:B_Control|Saida[0]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 15.032 ns  ; Controle:inst4|ALUControl[0]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 15.027 ns  ; Registrador:B_Control|Saida[3]         ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 15.018 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 15.007 ns  ; Controle:inst4|ALUSrcB[0]              ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.990 ns  ; Controle:inst4|ALUControl[2]           ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.984 ns  ; Registrador:A_Control|Saida[5]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.980 ns  ; Controle:inst4|ALUSrcA[0]              ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.976 ns  ; Registrador:A_Control|Saida[0]         ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.976 ns  ; Registrador:PCWrite|Saida[0]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.959 ns  ; Instr_Reg:IRWrite|Instr15_0[5]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.955 ns  ; Controle:inst4|ALUSrcA[1]              ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.952 ns  ; Instr_Reg:IRWrite|Instr15_0[3]         ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.950 ns  ; Controle:inst4|ALUSrcB[1]              ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.937 ns  ; Controle:inst4|ALUControl[0]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.911 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.902 ns  ; Controle:inst4|ALUSrcB[0]~DUPLICATE    ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.901 ns  ; Registrador:B_Control|Saida[3]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.893 ns  ; Registrador:B_Control|Saida[0]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.876 ns  ; Registrador:PCWrite|Saida[1]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.860 ns  ; Controle:inst4|ALUSrcA[1]              ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.855 ns  ; Controle:inst4|ALUSrcB[0]              ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.850 ns  ; Registrador:A_Control|Saida[0]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.831 ns  ; Registrador:B_Control|Saida[1]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.830 ns  ; Controle:inst4|ALUControl[0]           ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.826 ns  ; Instr_Reg:IRWrite|Instr15_0[3]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.824 ns  ; Registrador:PCWrite|Saida[0]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.807 ns  ; Instr_Reg:IRWrite|Instr15_0[5]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.802 ns  ; Registrador:MDRReg|Saida[0]~DUPLICATE  ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.798 ns  ; Registrador:B_Control|Saida[0]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.798 ns  ; Controle:inst4|ALUSrcB[1]              ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.796 ns  ; Controle:inst4|ALUControl[2]           ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.786 ns  ; Controle:inst4|ALUSrcA[0]              ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.776 ns  ; Controle:inst4|ALUSrcB[0]~DUPLICATE    ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.760 ns  ; Controle:inst4|ALUSrcB[0]              ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.753 ns  ; Controle:inst4|ALUSrcA[1]              ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.749 ns  ; Registrador:B_Control|Saida[3]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.729 ns  ; Registrador:PCWrite|Saida[0]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.726 ns  ; Registrador:PCWrite|Saida[13]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.717 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.712 ns  ; Instr_Reg:IRWrite|Instr15_0[5]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.703 ns  ; Controle:inst4|ALUSrcB[1]              ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.698 ns  ; Registrador:A_Control|Saida[0]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.691 ns  ; Registrador:B_Control|Saida[0]         ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.687 ns  ; Registrador:PCWrite|Saida[5]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.684 ns  ; Registrador:PCWrite|Saida[3]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.676 ns  ; Registrador:MDRReg|Saida[0]~DUPLICATE  ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.674 ns  ; Registrador:A_Control|Saida[5]         ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.674 ns  ; Instr_Reg:IRWrite|Instr15_0[3]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.654 ns  ; Registrador:B_Control|Saida[3]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.653 ns  ; Controle:inst4|ALUSrcB[0]              ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.640 ns  ; Registrador:A_Control|Saida[1]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.638 ns  ; Controle:inst4|ALUControl[2]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.636 ns  ; Controle:inst4|ALUControl[0]           ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.628 ns  ; Controle:inst4|ALUSrcA[0]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.624 ns  ; Controle:inst4|ALUSrcB[0]~DUPLICATE    ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.622 ns  ; Registrador:PCWrite|Saida[0]           ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.605 ns  ; Instr_Reg:IRWrite|Instr15_0[5]         ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.603 ns  ; Registrador:A_Control|Saida[0]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.596 ns  ; Controle:inst4|ALUSrcB[1]              ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.582 ns  ; Controle:inst4|ALUControl[2]           ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.580 ns  ; Registrador:B_Control|Saida[2]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.579 ns  ; Instr_Reg:IRWrite|Instr15_0[3]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.577 ns  ; Registrador:PCWrite|Saida[6]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.572 ns  ; Controle:inst4|ALUSrcA[0]              ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.566 ns  ; Registrador:PCWrite|Saida[1]           ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.563 ns  ; Registrador:PCWrite|Saida[2]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.559 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.559 ns  ; Controle:inst4|ALUSrcA[1]              ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.548 ns  ; Registrador:A_Control|Saida[5]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.547 ns  ; Registrador:B_Control|Saida[3]         ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.544 ns  ; Registrador:B_Control|Saida[4]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.529 ns  ; Controle:inst4|ALUSrcB[0]~DUPLICATE    ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.528 ns  ; Instr_Reg:IRWrite|Instr15_0[10]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.524 ns  ; Registrador:MDRReg|Saida[0]~DUPLICATE  ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.521 ns  ; Registrador:B_Control|Saida[1]         ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.516 ns  ; Instr_Reg:IRWrite|Instr15_0[0]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.508 ns  ; Registrador:B_Control|Saida[10]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.506 ns  ; Controle:inst4|ALUControl[2]           ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.503 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.497 ns  ; Registrador:B_Control|Saida[0]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.496 ns  ; Controle:inst4|ALUSrcA[0]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.496 ns  ; Registrador:A_Control|Saida[0]         ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.478 ns  ; Controle:inst4|ALUControl[0]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.472 ns  ; Instr_Reg:IRWrite|Instr15_0[3]         ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.471 ns  ; Registrador:A_Control|Saida[3]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.467 ns  ; Instr_Reg:IRWrite|Instr15_0[2]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.459 ns  ; Controle:inst4|ALUSrcB[0]              ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.440 ns  ; Registrador:PCWrite|Saida[1]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.429 ns  ; Registrador:MDRReg|Saida[0]~DUPLICATE  ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.428 ns  ; Registrador:PCWrite|Saida[0]           ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.427 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.422 ns  ; Controle:inst4|ALUControl[0]           ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.422 ns  ; Controle:inst4|ALUSrcB[0]~DUPLICATE    ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.417 ns  ; Instr_Reg:IRWrite|Instr15_0[4]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.416 ns  ; Registrador:PCWrite|Saida[13]          ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.411 ns  ; Instr_Reg:IRWrite|Instr15_0[5]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.402 ns  ; Controle:inst4|ALUSrcB[1]              ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.401 ns  ; Controle:inst4|ALUSrcA[1]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.399 ns  ; Instr_Reg:IRWrite|Instr15_0[9]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.396 ns  ; Registrador:A_Control|Saida[5]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.395 ns  ; Registrador:B_Control|Saida[1]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.392 ns  ; Registrador:B_Control|Saida[11]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.382 ns  ; Registrador:PCWrite|Saida[4]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.377 ns  ; Registrador:PCWrite|Saida[5]           ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.374 ns  ; Registrador:PCWrite|Saida[3]           ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.368 ns  ; Registrador:PCWrite|Saida[11]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.353 ns  ; Registrador:B_Control|Saida[3]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.348 ns  ; Registrador:B_Control|Saida[5]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.346 ns  ; Controle:inst4|ALUControl[0]           ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.345 ns  ; Controle:inst4|ALUSrcA[1]              ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.345 ns  ; Instr_Reg:IRWrite|Instr15_0[13]        ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.339 ns  ; Registrador:B_Control|Saida[0]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.330 ns  ; Registrador:A_Control|Saida[1]         ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.322 ns  ; Registrador:MDRReg|Saida[0]~DUPLICATE  ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.303 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]   ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.302 ns  ; Registrador:A_Control|Saida[0]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.301 ns  ; Registrador:A_Control|Saida[5]         ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.301 ns  ; Controle:inst4|ALUSrcB[0]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.290 ns  ; Registrador:PCWrite|Saida[13]          ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.290 ns  ; Registrador:MDRReg|Saida[3]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.288 ns  ; Registrador:PCWrite|Saida[1]           ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.287 ns  ; Registrador:MDRReg|Saida[5]            ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.283 ns  ; Registrador:B_Control|Saida[0]         ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.280 ns  ; Registrador:PCWrite|Saida[7]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.279 ns  ; Registrador:B_Control|Saida[6]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.278 ns  ; Instr_Reg:IRWrite|Instr15_0[3]         ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.270 ns  ; Registrador:B_Control|Saida[2]         ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.270 ns  ; Registrador:PCWrite|Saida[0]           ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.269 ns  ; Controle:inst4|ALUSrcA[1]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.269 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]   ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.267 ns  ; Registrador:PCWrite|Saida[6]           ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.265 ns  ; Registrador:PCWrite|Saida[8]           ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.253 ns  ; Registrador:PCWrite|Saida[2]           ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.253 ns  ; Instr_Reg:IRWrite|Instr15_0[5]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.251 ns  ; Controle:inst4|ALUControl[2]           ; S[22]     ; clk        ;
; N/A                                     ; None                                                ; 14.251 ns  ; Registrador:PCWrite|Saida[5]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.251 ns  ; ShiftLeft2de32pra32:inst|outputSL[10]  ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.248 ns  ; Registrador:PCWrite|Saida[3]           ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.247 ns  ; Registrador:A_Control|Saida[9]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.245 ns  ; Controle:inst4|ALUSrcB[0]              ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.244 ns  ; Controle:inst4|ALUSrcB[1]              ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.243 ns  ; Registrador:B_Control|Saida[1]         ; S[31]     ; clk        ;
; N/A                                     ; None                                                ; 14.241 ns  ; Controle:inst4|ALUSrcA[0]              ; S[22]     ; clk        ;
; N/A                                     ; None                                                ; 14.234 ns  ; Registrador:B_Control|Saida[4]         ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.228 ns  ; Controle:inst4|ALUSrcB[0]~DUPLICATE    ; S[29]     ; clk        ;
; N/A                                     ; None                                                ; 14.218 ns  ; Instr_Reg:IRWrite|Instr15_0[10]        ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.214 ns  ; Registrador:PCWrite|Saida[0]           ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.207 ns  ; Registrador:B_Control|Saida[0]         ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.206 ns  ; Instr_Reg:IRWrite|Instr15_0[0]         ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.204 ns  ; Registrador:A_Control|Saida[1]         ; S[30]     ; clk        ;
; N/A                                     ; None                                                ; 14.203 ns  ; Registrador:A_Control|Saida[4]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.200 ns  ; Registrador:PCWrite|Saida[12]          ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.198 ns  ; Registrador:B_Control|Saida[10]        ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.197 ns  ; Instr_Reg:IRWrite|Instr15_0[5]         ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.195 ns  ; Registrador:B_Control|Saida[3]         ; S[28]     ; clk        ;
; N/A                                     ; None                                                ; 14.194 ns  ; Registrador:A_Control|Saida[5]         ; S[26]     ; clk        ;
; N/A                                     ; None                                                ; 14.193 ns  ; Registrador:PCWrite|Saida[1]           ; S[27]     ; clk        ;
; N/A                                     ; None                                                ; 14.190 ns  ; Registrador:B_Control|Saida[8]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.188 ns  ; Controle:inst4|ALUSrcB[1]              ; S[23]     ; clk        ;
; N/A                                     ; None                                                ; 14.172 ns  ; Controle:inst4|ALUControl[1]~DUPLICATE ; S[22]     ; clk        ;
; N/A                                     ; None                                                ; 14.169 ns  ; Controle:inst4|ALUSrcB[0]              ; S[25]     ; clk        ;
; N/A                                     ; None                                                ; 14.167 ns  ; Instr_Reg:IRWrite|Instr15_0[1]         ; overfloww ; clk        ;
; N/A                                     ; None                                                ; 14.161 ns  ; Registrador:A_Control|Saida[3]         ; S[24]     ; clk        ;
; N/A                                     ; None                                                ; 14.159 ns  ; Registrador:A_Control|Saida[2]         ; overfloww ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                        ;           ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------------+-----------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Oct 18 14:45:30 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "SS:inst15|toWriteData[0]" is a latch
    Warning: Node "SS:inst15|toWriteData[1]" is a latch
    Warning: Node "SS:inst15|toWriteData[2]" is a latch
    Warning: Node "SS:inst15|toWriteData[3]" is a latch
    Warning: Node "SS:inst15|toWriteData[4]" is a latch
    Warning: Node "SS:inst15|toWriteData[5]" is a latch
    Warning: Node "SS:inst15|toWriteData[6]" is a latch
    Warning: Node "SS:inst15|toWriteData[7]" is a latch
    Warning: Node "SS:inst15|toWriteData[24]" is a latch
    Warning: Node "SS:inst15|toWriteData[25]" is a latch
    Warning: Node "SS:inst15|toWriteData[26]" is a latch
    Warning: Node "SS:inst15|toWriteData[27]" is a latch
    Warning: Node "SS:inst15|toWriteData[28]" is a latch
    Warning: Node "SS:inst15|toWriteData[29]" is a latch
    Warning: Node "SS:inst15|toWriteData[30]" is a latch
    Warning: Node "SS:inst15|toWriteData[31]" is a latch
    Warning: Node "LS:inst14|LSOut[30]" is a latch
    Warning: Node "LS:inst14|LSOut[31]" is a latch
    Warning: Node "SS:inst15|toWriteData[8]" is a latch
    Warning: Node "SS:inst15|toWriteData[9]" is a latch
    Warning: Node "SS:inst15|toWriteData[10]" is a latch
    Warning: Node "SS:inst15|toWriteData[11]" is a latch
    Warning: Node "SS:inst15|toWriteData[12]" is a latch
    Warning: Node "SS:inst15|toWriteData[13]" is a latch
    Warning: Node "SS:inst15|toWriteData[14]" is a latch
    Warning: Node "SS:inst15|toWriteData[15]" is a latch
    Warning: Node "LS:inst14|LSOut[29]" is a latch
    Warning: Node "LS:inst14|LSOut[28]" is a latch
    Warning: Node "SS:inst15|toWriteData[16]" is a latch
    Warning: Node "SS:inst15|toWriteData[17]" is a latch
    Warning: Node "SS:inst15|toWriteData[18]" is a latch
    Warning: Node "SS:inst15|toWriteData[19]" is a latch
    Warning: Node "SS:inst15|toWriteData[20]" is a latch
    Warning: Node "SS:inst15|toWriteData[21]" is a latch
    Warning: Node "SS:inst15|toWriteData[22]" is a latch
    Warning: Node "SS:inst15|toWriteData[23]" is a latch
    Warning: Node "LS:inst14|LSOut[27]" is a latch
    Warning: Node "LS:inst14|LSOut[26]" is a latch
    Warning: Node "LS:inst14|LSOut[0]" is a latch
    Warning: Node "LS:inst14|LSOut[1]" is a latch
    Warning: Node "LS:inst14|LSOut[2]" is a latch
    Warning: Node "LS:inst14|LSOut[3]" is a latch
    Warning: Node "LS:inst14|LSOut[4]" is a latch
    Warning: Node "LS:inst14|LSOut[5]" is a latch
    Warning: Node "LS:inst14|LSOut[7]" is a latch
    Warning: Node "LS:inst14|LSOut[24]" is a latch
    Warning: Node "LS:inst14|LSOut[25]" is a latch
    Warning: Node "LS:inst14|LSOut[6]" is a latch
    Warning: Node "LS:inst14|LSOut[22]" is a latch
    Warning: Node "LS:inst14|LSOut[23]" is a latch
    Warning: Node "LS:inst14|LSOut[20]" is a latch
    Warning: Node "LS:inst14|LSOut[21]" is a latch
    Warning: Node "LS:inst14|LSOut[19]" is a latch
    Warning: Node "LS:inst14|LSOut[18]" is a latch
    Warning: Node "LS:inst14|LSOut[16]" is a latch
    Warning: Node "LS:inst14|LSOut[17]" is a latch
    Warning: Node "LS:inst14|LSOut[14]" is a latch
    Warning: Node "LS:inst14|LSOut[15]" is a latch
    Warning: Node "LS:inst14|LSOut[12]" is a latch
    Warning: Node "LS:inst14|LSOut[13]" is a latch
    Warning: Node "LS:inst14|LSOut[8]" is a latch
    Warning: Node "LS:inst14|LSOut[9]" is a latch
    Warning: Node "LS:inst14|LSOut[10]" is a latch
    Warning: Node "LS:inst14|LSOut[11]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "LS:inst14|LSOut[31]~1" as buffer
    Info: Detected ripple clock "Controle:inst4|LSControl[1]" as buffer
    Info: Detected ripple clock "Controle:inst4|LSControl[0]" as buffer
    Info: Detected ripple clock "Controle:inst4|SSControl[0]" as buffer
    Info: Detected ripple clock "Controle:inst4|SSControl[1]" as buffer
    Info: Detected gated clock "SS:inst15|toWriteData[31]~0" as buffer
Info: Clock "clk" has Internal fmax of 77.88 MHz between source register "LS:inst14|LSOut[29]" and destination register "Banco_reg:Reg_Control|Reg7[29]" (period= 12.84 ns)
    Info: + Longest register to register delay is 2.340 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y21_N14; Fanout = 3; REG Node = 'LS:inst14|LSOut[29]'
        Info: 2: + IC(0.233 ns) + CELL(0.053 ns) = 0.286 ns; Loc. = LCCOMB_X26_Y21_N6; Fanout = 1; COMB Node = 'DataSrc:inst3|Mux2~0'
        Info: 3: + IC(0.598 ns) + CELL(0.053 ns) = 0.937 ns; Loc. = LCCOMB_X25_Y19_N2; Fanout = 32; COMB Node = 'DataSrc:inst3|Mux2~2'
        Info: 4: + IC(1.094 ns) + CELL(0.309 ns) = 2.340 ns; Loc. = LCFF_X30_Y23_N27; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg7[29]'
        Info: Total cell delay = 0.415 ns ( 17.74 % )
        Info: Total interconnect delay = 1.925 ns ( 82.26 % )
    Info: - Smallest clock skew is -3.990 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.624 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1471; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.819 ns) + CELL(0.618 ns) = 2.624 ns; Loc. = LCFF_X30_Y23_N27; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg7[29]'
            Info: Total cell delay = 1.462 ns ( 55.72 % )
            Info: Total interconnect delay = 1.162 ns ( 44.28 % )
        Info: - Longest clock path from clock "clk" to source register is 6.614 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.359 ns) + CELL(0.712 ns) = 2.915 ns; Loc. = LCFF_X19_Y18_N5; Fanout = 26; REG Node = 'Controle:inst4|LSControl[1]'
            Info: 3: + IC(0.798 ns) + CELL(0.228 ns) = 3.941 ns; Loc. = LCCOMB_X24_Y20_N30; Fanout = 1; COMB Node = 'LS:inst14|LSOut[31]~1'
            Info: 4: + IC(1.569 ns) + CELL(0.000 ns) = 5.510 ns; Loc. = CLKCTRL_G0; Fanout = 32; COMB Node = 'LS:inst14|LSOut[31]~1clkctrl'
            Info: 5: + IC(1.051 ns) + CELL(0.053 ns) = 6.614 ns; Loc. = LCCOMB_X26_Y21_N14; Fanout = 3; REG Node = 'LS:inst14|LSOut[29]'
            Info: Total cell delay = 1.837 ns ( 27.77 % )
            Info: Total interconnect delay = 4.777 ns ( 72.23 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 184 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:B_Control|Saida[6]" and destination pin or register "SS:inst15|toWriteData[6]" for clock "clk" (Hold time is 3.879 ns)
    Info: + Largest clock skew is 4.503 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.093 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(1.316 ns) + CELL(0.712 ns) = 2.872 ns; Loc. = LCFF_X20_Y18_N13; Fanout = 25; REG Node = 'Controle:inst4|SSControl[1]'
            Info: 3: + IC(1.615 ns) + CELL(0.228 ns) = 4.715 ns; Loc. = LCCOMB_X32_Y24_N14; Fanout = 1; COMB Node = 'SS:inst15|toWriteData[31]~0'
            Info: 4: + IC(1.330 ns) + CELL(0.000 ns) = 6.045 ns; Loc. = CLKCTRL_G15; Fanout = 32; COMB Node = 'SS:inst15|toWriteData[31]~0clkctrl'
            Info: 5: + IC(0.995 ns) + CELL(0.053 ns) = 7.093 ns; Loc. = LCCOMB_X32_Y25_N28; Fanout = 1; REG Node = 'SS:inst15|toWriteData[6]'
            Info: Total cell delay = 1.837 ns ( 25.90 % )
            Info: Total interconnect delay = 5.256 ns ( 74.10 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.590 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1471; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.785 ns) + CELL(0.618 ns) = 2.590 ns; Loc. = LCFF_X32_Y25_N3; Fanout = 6; REG Node = 'Registrador:B_Control|Saida[6]'
            Info: Total cell delay = 1.462 ns ( 56.45 % )
            Info: Total interconnect delay = 1.128 ns ( 43.55 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.530 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y25_N3; Fanout = 6; REG Node = 'Registrador:B_Control|Saida[6]'
        Info: 2: + IC(0.302 ns) + CELL(0.228 ns) = 0.530 ns; Loc. = LCCOMB_X32_Y25_N28; Fanout = 1; REG Node = 'SS:inst15|toWriteData[6]'
        Info: Total cell delay = 0.228 ns ( 43.02 % )
        Info: Total interconnect delay = 0.302 ns ( 56.98 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "overfloww" through register "Controle:inst4|ALUControl[2]" is 15.780 ns
    Info: + Longest clock path from clock "clk" to source register is 2.618 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 5; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1471; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.813 ns) + CELL(0.618 ns) = 2.618 ns; Loc. = LCFF_X20_Y21_N17; Fanout = 37; REG Node = 'Controle:inst4|ALUControl[2]'
        Info: Total cell delay = 1.462 ns ( 55.84 % )
        Info: Total interconnect delay = 1.156 ns ( 44.16 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 13.068 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y21_N17; Fanout = 37; REG Node = 'Controle:inst4|ALUControl[2]'
        Info: 2: + IC(1.205 ns) + CELL(0.225 ns) = 1.430 ns; Loc. = LCCOMB_X30_Y24_N28; Fanout = 48; COMB Node = 'Ula32:ALUControl|Mux57~0'
        Info: 3: + IC(0.563 ns) + CELL(0.154 ns) = 2.147 ns; Loc. = LCCOMB_X28_Y24_N10; Fanout = 5; COMB Node = 'Ula32:ALUControl|Mux62~0'
        Info: 4: + IC(0.529 ns) + CELL(0.225 ns) = 2.901 ns; Loc. = LCCOMB_X30_Y24_N22; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[2]~3'
        Info: 5: + IC(0.239 ns) + CELL(0.272 ns) = 3.412 ns; Loc. = LCCOMB_X30_Y24_N16; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[5]~6'
        Info: 6: + IC(0.219 ns) + CELL(0.053 ns) = 3.684 ns; Loc. = LCCOMB_X30_Y24_N10; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~7'
        Info: 7: + IC(0.210 ns) + CELL(0.053 ns) = 3.947 ns; Loc. = LCCOMB_X30_Y24_N30; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~8'
        Info: 8: + IC(0.211 ns) + CELL(0.053 ns) = 4.211 ns; Loc. = LCCOMB_X30_Y24_N2; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~9'
        Info: 9: + IC(0.402 ns) + CELL(0.053 ns) = 4.666 ns; Loc. = LCCOMB_X30_Y24_N14; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[13]~10'
        Info: 10: + IC(0.816 ns) + CELL(0.053 ns) = 5.535 ns; Loc. = LCCOMB_X25_Y21_N16; Fanout = 2; COMB Node = 'Ula32:ALUControl|carry_temp[15]~11'
        Info: 11: + IC(0.223 ns) + CELL(0.053 ns) = 5.811 ns; Loc. = LCCOMB_X25_Y21_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[17]~12'
        Info: 12: + IC(0.202 ns) + CELL(0.053 ns) = 6.066 ns; Loc. = LCCOMB_X25_Y21_N10; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[19]~13'
        Info: 13: + IC(0.219 ns) + CELL(0.053 ns) = 6.338 ns; Loc. = LCCOMB_X25_Y21_N30; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[21]~14DUPLICATE'
        Info: 14: + IC(0.235 ns) + CELL(0.053 ns) = 6.626 ns; Loc. = LCCOMB_X25_Y21_N2; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[23]~15'
        Info: 15: + IC(0.395 ns) + CELL(0.053 ns) = 7.074 ns; Loc. = LCCOMB_X25_Y21_N20; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[25]~16'
        Info: 16: + IC(0.230 ns) + CELL(0.053 ns) = 7.357 ns; Loc. = LCCOMB_X25_Y21_N26; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[27]~17'
        Info: 17: + IC(0.235 ns) + CELL(0.053 ns) = 7.645 ns; Loc. = LCCOMB_X25_Y21_N12; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[29]~18'
        Info: 18: + IC(0.761 ns) + CELL(0.053 ns) = 8.459 ns; Loc. = LCCOMB_X20_Y20_N28; Fanout = 4; COMB Node = 'Ula32:ALUControl|Overflow'
        Info: 19: + IC(2.465 ns) + CELL(2.144 ns) = 13.068 ns; Loc. = PIN_U2; Fanout = 0; PIN Node = 'overfloww'
        Info: Total cell delay = 3.709 ns ( 28.38 % )
        Info: Total interconnect delay = 9.359 ns ( 71.62 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 4401 megabytes
    Info: Processing ended: Fri Oct 18 14:45:31 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


