# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
# File: /home/student/FPGA/lesson16/function_gene.csv
# Generated on: Mon Jul 12 10:32:32 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,I/O Standard,Reserved,Current Strength,Differential Pair,Strict Preservation,Weak Pull-Up Resistor,Fitter Location
clk40m,Input,PIN_12,1,3.3-V LVTTL,,,,,,PIN_12
daout[9],Output,PIN_75,2,3.3-V LVTTL,,,,,,PIN_75
daout[8],Output,PIN_74,2,3.3-V LVTTL,,,,,,PIN_74
daout[7],Output,PIN_73,2,3.3-V LVTTL,,,,,,PIN_73
daout[6],Output,PIN_72,2,3.3-V LVTTL,,,,,,PIN_72
daout[5],Output,PIN_69,2,3.3-V LVTTL,,,,,,PIN_69
daout[4],Output,PIN_68,2,3.3-V LVTTL,,,,,,PIN_68
daout[3],Output,PIN_67,2,3.3-V LVTTL,,,,,,PIN_67
daout[2],Output,PIN_66,2,3.3-V LVTTL,,,,,,PIN_66
daout[1],Output,PIN_62,2,3.3-V LVTTL,,,,,,PIN_62
daout[0],Output,PIN_61,2,3.3-V LVTTL,,,,,,PIN_61
dipsw1[7],Input,PIN_3,1,3.3-V LVTTL,,,,,on,PIN_3
dipsw1[6],Input,PIN_4,1,3.3-V LVTTL,,,,,on,PIN_4
dipsw1[5],Input,PIN_15,1,3.3-V LVTTL,,,,,on,PIN_15
dipsw1[4],Input,PIN_16,1,3.3-V LVTTL,,,,,on,PIN_16
dipsw1[3],Input,PIN_17,1,3.3-V LVTTL,,,,,on,PIN_17
dipsw1[2],Input,PIN_18,1,3.3-V LVTTL,,,,,on,PIN_18
dipsw1[1],Input,PIN_19,1,3.3-V LVTTL,,,,,on,PIN_19
dipsw1[0],Input,PIN_20,1,3.3-V LVTTL,,,,,on,PIN_20
dipsw2[7],Input,PIN_92,2,3.3-V LVTTL,,,,,on,PIN_92
dipsw2[6],Input,PIN_96,2,3.3-V LVTTL,,,,,on,PIN_96
dipsw2[5],Input,PIN_97,2,3.3-V LVTTL,,,,,on,PIN_97
dipsw2[4],Input,PIN_98,2,3.3-V LVTTL,,,,,on,PIN_98
dipsw2[3],Input,PIN_99,2,3.3-V LVTTL,,,,,on,PIN_99
dipsw2[2],Input,PIN_100,2,3.3-V LVTTL,,,,,on,PIN_100
dipsw2[1],Input,PIN_1,2,3.3-V LVTTL,,,,,on,PIN_1
dipsw2[0],Input,PIN_2,1,3.3-V LVTTL,,,,,on,PIN_2
isda,Input,PIN_28,1,3.3-V LVTTL,,,,,,PIN_28
led[7],Output,PIN_91,2,3.3-V LVTTL,,,,,,PIN_91
led[6],Output,PIN_89,2,3.3-V LVTTL,,,,,,PIN_89
led[5],Output,PIN_86,2,3.3-V LVTTL,,,,,,PIN_86
led[4],Output,PIN_85,2,3.3-V LVTTL,,,,,,PIN_85
led[3],Output,PIN_84,2,3.3-V LVTTL,,,,,,PIN_84
led[2],Output,PIN_83,2,3.3-V LVTTL,,,,,,PIN_83
led[1],Output,PIN_82,2,3.3-V LVTTL,,,,,,PIN_82
led[0],Output,PIN_78,2,3.3-V LVTTL,,,,,,PIN_78
motor[7],Output,PIN_44,1,3.3-V LVTTL,,,,,,PIN_44
motor[6],Output,PIN_40,1,3.3-V LVTTL,,,,,,PIN_40
motor[5],Output,PIN_54,2,3.3-V LVTTL,,,,,,PIN_54
motor[4],Output,PIN_55,2,3.3-V LVTTL,,,,,,PIN_55
motor[3],Output,PIN_56,2,3.3-V LVTTL,,,,,,PIN_56
motor[2],Output,PIN_57,2,3.3-V LVTTL,,,,,,PIN_57
motor[1],Output,PIN_70,2,3.3-V LVTTL,,,,,,PIN_70
motor[0],Output,PIN_71,2,3.3-V LVTTL,,,,,,PIN_71
reset,Input,PIN_30,1,3.3-V LVTTL,,,,,,PIN_30
scl,Bidir,PIN_26,1,3.3-V LVTTL,,,,,,PIN_26
sda,Bidir,PIN_27,1,3.3-V LVTTL,,,,,,PIN_27
