`timescale 1ps / 1 ps
module module_0 (
    input id_1,
    input logic [1 : id_1] id_2,
    output logic [id_2 : id_1] id_3
);
  assign id_2 = id_1;
  id_4 id_5 (
      .id_1(id_2),
      .id_3((id_3)),
      .id_2(1),
      .id_1(id_2),
      .id_1(1)
  );
  id_6 id_7 (
      .id_2(id_5),
      .id_5(id_3),
      .id_5(1)
  );
endmodule
