INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xkonda01/digital-electronics-1/labs/06-counter/project_1/project_1.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
