\hypertarget{struct_d_m_a___type}{}\doxysection{DMA\+\_\+\+Type Struct Reference}
\label{struct_d_m_a___type}\index{DMA\_Type@{DMA\_Type}}


DMA -\/ Register Layout Typedef.  




{\ttfamily \#include $<$S32\+K148.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\begin{DoxyCompactList}\small\item\em Control Register, offset\+: 0x0. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_a80b8bfa41d30c891884904851a949a12}{ES}}
\begin{DoxyCompactList}\small\item\em Error Status Register, offset\+: 0x4. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_a71277aaa40be4473ac2521981f273bd3}{RESERVED\+\_\+0}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_a2113e9581c43022c6c940eea384f49f7}{ERQ}}
\begin{DoxyCompactList}\small\item\em Enable Request Register, offset\+: 0xC. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_a422ac2beba1cc5c797380d1c5832b885}{RESERVED\+\_\+1}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_a12046d2ab6e0818c9c11b4e96d66a2e0}{EEI}}
\begin{DoxyCompactList}\small\item\em Enable Error Interrupt Register, offset\+: 0x14. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_af8cbb6695cfc2845b17aa66c639d9bdc}{CEEI}}
\begin{DoxyCompactList}\small\item\em Clear Enable Error Interrupt Register, offset\+: 0x18. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_a31235a08f568be7aa41963234a9d676c}{SEEI}}
\begin{DoxyCompactList}\small\item\em Set Enable Error Interrupt Register, offset\+: 0x19. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_ac08ea0244abc5bc617eb46876d356511}{CERQ}}
\begin{DoxyCompactList}\small\item\em Clear Enable Request Register, offset\+: 0x1A. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_a325eddaf96c9a3e8006e525499c2d5eb}{SERQ}}
\begin{DoxyCompactList}\small\item\em Set Enable Request Register, offset\+: 0x1B. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_a8257711f5ac3a22ed38ac14eda8831c5}{CDNE}}
\begin{DoxyCompactList}\small\item\em Clear DONE Status Bit Register, offset\+: 0x1C. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_a20abbb37927be43e6e153072de17c02f}{SSRT}}
\begin{DoxyCompactList}\small\item\em Set START Bit Register, offset\+: 0x1D. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_a3266bc4362b6e24d9ae98b3488fb720f}{CERR}}
\begin{DoxyCompactList}\small\item\em Clear Error Register, offset\+: 0x1E. \end{DoxyCompactList}\item 
\mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_ae32bc5cf579720c458820a648a99f90e}{CINT}}
\begin{DoxyCompactList}\small\item\em Clear Interrupt Request Register, offset\+: 0x1F. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_acc19a07675d1806592b3ed4a92f91e1c}{RESERVED\+\_\+2}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_afab15a0b540bc4e09cc8b0dcabe8791f}{INT}}
\begin{DoxyCompactList}\small\item\em Interrupt Request Register, offset\+: 0x24. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_a2e4cf360c8569570721315e4ec5efee5}{RESERVED\+\_\+3}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_a6f69896b68c911026a7b60170918a560}{ERR}}
\begin{DoxyCompactList}\small\item\em Error Register, offset\+: 0x2C. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_a6ea8e8615e2c3fed17a661c8b53db8a9}{RESERVED\+\_\+4}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_ac2dd2bc08cfd3cd38caf70219e38cd8a}{HRS}}
\begin{DoxyCompactList}\small\item\em Hardware Request Status Register, offset\+: 0x34. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_a51a38c56684a021d102c1575bd875354}{RESERVED\+\_\+5}} \mbox{[}12\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_acccd3cb72202ffd877ca501f0047d032}{EARS}}
\begin{DoxyCompactList}\small\item\em Enable Asynchronous Request in Stop Register, offset\+: 0x44. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_a50dd51e6f50025b299e9294b97fc53f2}{RESERVED\+\_\+6}} \mbox{[}184\mbox{]}
\item 
\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_a08657e5c97e1a917d1796c6d5d49cfa4}{DCHPRI}} \mbox{[}\mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gaf21b2eab27b6c8b4bb2f79acbfa14a10}{DMA\+\_\+\+DCHPRI\+\_\+\+COUNT}}\mbox{]}
\begin{DoxyCompactList}\small\item\em Channel n Priority Register, array offset\+: 0x100, array step\+: 0x1. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{struct_d_m_a___type_a183d87f84f2f1985bd4610590c5b0fe1}{RESERVED\+\_\+7}} \mbox{[}3824\mbox{]}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
struct \{\\
\>\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_a821c25191533123bf8aca63e3dc2b79e}{SADDR}}\\
\>\>{\em TCD Source Address, array offset: 0x1000, array step: 0x20. }\\
\>\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_d_m_a___type_ab83ecd61515a229daa91f7ee98f377d7}{SOFF}}\\
\>\>{\em TCD Signed Source Address Offset, array offset: 0x1004, array step: 0x20. }\\
\>\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_d_m_a___type_ae655267e67e5ed42554564818a5422a1}{ATTR}}\\
\>\>{\em TCD Transfer Attributes, array offset: 0x1006, array step: 0x20. }\\
\>union \{\\
\>\>\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_a73ad70c080409031470b25d501831512}{MLNO}}\\
\>\>\>{\em TCD Minor Byte Count (Minor Loop Mapping Disabled), array offset: 0x1008, array step: 0x20. }\\
\>\>\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_a3141154ca92e4a9130f816028382283d}{MLOFFNO}}\\
\>\>\>{\em TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled), array offset: 0x1008, array step: 0x20. }\\
\>\>\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_a808f030ea7fb627b0c4d3e196a322b84}{MLOFFYES}}\\
\>\>\>{\em TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled), array offset: 0x1008, array step: 0x20. }\\
\>\} \mbox{\hyperlink{struct_d_m_a___type_a81267b7c9dc28250c608f864fd6fc9a8}{NBYTES}}\\
\>\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_a259cfcca8e9764142934b37873e0b2ea}{SLAST}}\\
\>\>\>{\em TCD Last Source Address Adjustment, array offset: 0x100C, array step: 0x20. }\\
\>\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_a706b944a77eb19423f60d87e3f7facbf}{DADDR}}\\
\>\>\>{\em TCD Destination Address, array offset: 0x1010, array step: 0x20. }\\
\>\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_d_m_a___type_a1cd05224fedad4b18ec18af04700e5b2}{DOFF}}\\
\>\>\>{\em TCD Signed Destination Address Offset, array offset: 0x1014, array step: 0x20. }\\
\>union \{\\
\>\>\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_d_m_a___type_ad37da4dd6aff50739d4dd08254a96cd9}{ELINKNO}}\\
\>\>\>{\em TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x1016, array step: 0x20. }\\
\>\>\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_d_m_a___type_a8e428120d886829be885cb81418af087}{ELINKYES}}\\
\>\>\>{\em TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x1016, array step: 0x20. }\\
\>\} \mbox{\hyperlink{struct_d_m_a___type_a49a642c51c79f461080c7f06cb5a815d}{CITER}}\\
\>\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{struct_d_m_a___type_af7128635dc3eacc098658d0623d5f708}{DLASTSGA}}\\
\>\>\>{\em TCD Last Destination Address Adjustment/Scatter Gather Address, array offset: 0x1018, array step: 0x20. }\\
\>\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_d_m_a___type_ab5d0eeb11a728846c639375a18225d1f}{CSR}}\\
\>\>\>{\em TCD Control and Status, array offset: 0x101C, array step: 0x20. }\\
\>union \{\\
\>\>\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_d_m_a___type_ad37da4dd6aff50739d4dd08254a96cd9}{ELINKNO}}\\
\>\>\>{\em TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset: 0x101E, array step: 0x20. }\\
\>\>\mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint16\_t \mbox{\hyperlink{struct_d_m_a___type_a8e428120d886829be885cb81418af087}{ELINKYES}}\\
\>\>\>{\em TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset: 0x101E, array step: 0x20. }\\
\>\} \mbox{\hyperlink{struct_d_m_a___type_a7fbd4bf7224df220a2e4bcb3090cdbcf}{BITER}}\\
\} \mbox{\hyperlink{struct_d_m_a___type_a725fea577fdaec63eac1b786f828e506}{TCD}} \mbox{[}\mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gab54fdcd1cb3972833de0cc1e30035149}{DMA\_TCD\_COUNT}}\mbox{]}\\

\end{tabbing}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA -\/ Register Layout Typedef. 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_d_m_a___type_ae655267e67e5ed42554564818a5422a1}\label{struct_d_m_a___type_ae655267e67e5ed42554564818a5422a1}} 
\index{DMA\_Type@{DMA\_Type}!ATTR@{ATTR}}
\index{ATTR@{ATTR}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{ATTR}{ATTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t ATTR}



TCD Transfer Attributes, array offset\+: 0x1006, array step\+: 0x20. 

\mbox{\Hypertarget{struct_d_m_a___type_a7fbd4bf7224df220a2e4bcb3090cdbcf}\label{struct_d_m_a___type_a7fbd4bf7224df220a2e4bcb3090cdbcf}} 
\index{DMA\_Type@{DMA\_Type}!BITER@{BITER}}
\index{BITER@{BITER}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union \{ ... \}  BITER}

\mbox{\Hypertarget{struct_d_m_a___type_a8257711f5ac3a22ed38ac14eda8831c5}\label{struct_d_m_a___type_a8257711f5ac3a22ed38ac14eda8831c5}} 
\index{DMA\_Type@{DMA\_Type}!CDNE@{CDNE}}
\index{CDNE@{CDNE}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{CDNE}{CDNE}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t CDNE}



Clear DONE Status Bit Register, offset\+: 0x1C. 

\mbox{\Hypertarget{struct_d_m_a___type_af8cbb6695cfc2845b17aa66c639d9bdc}\label{struct_d_m_a___type_af8cbb6695cfc2845b17aa66c639d9bdc}} 
\index{DMA\_Type@{DMA\_Type}!CEEI@{CEEI}}
\index{CEEI@{CEEI}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{CEEI}{CEEI}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t CEEI}



Clear Enable Error Interrupt Register, offset\+: 0x18. 

\mbox{\Hypertarget{struct_d_m_a___type_ac08ea0244abc5bc617eb46876d356511}\label{struct_d_m_a___type_ac08ea0244abc5bc617eb46876d356511}} 
\index{DMA\_Type@{DMA\_Type}!CERQ@{CERQ}}
\index{CERQ@{CERQ}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{CERQ}{CERQ}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t CERQ}



Clear Enable Request Register, offset\+: 0x1A. 

\mbox{\Hypertarget{struct_d_m_a___type_a3266bc4362b6e24d9ae98b3488fb720f}\label{struct_d_m_a___type_a3266bc4362b6e24d9ae98b3488fb720f}} 
\index{DMA\_Type@{DMA\_Type}!CERR@{CERR}}
\index{CERR@{CERR}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{CERR}{CERR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t CERR}



Clear Error Register, offset\+: 0x1E. 

\mbox{\Hypertarget{struct_d_m_a___type_ae32bc5cf579720c458820a648a99f90e}\label{struct_d_m_a___type_ae32bc5cf579720c458820a648a99f90e}} 
\index{DMA\_Type@{DMA\_Type}!CINT@{CINT}}
\index{CINT@{CINT}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{CINT}{CINT}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t CINT}



Clear Interrupt Request Register, offset\+: 0x1F. 

\mbox{\Hypertarget{struct_d_m_a___type_a49a642c51c79f461080c7f06cb5a815d}\label{struct_d_m_a___type_a49a642c51c79f461080c7f06cb5a815d}} 
\index{DMA\_Type@{DMA\_Type}!CITER@{CITER}}
\index{CITER@{CITER}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union \{ ... \}  CITER}

\mbox{\Hypertarget{struct_d_m_a___type_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_d_m_a___type_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{DMA\_Type@{DMA\_Type}!CR@{CR}}
\index{CR@{CR}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}



Control Register, offset\+: 0x0. 

\mbox{\Hypertarget{struct_d_m_a___type_ab5d0eeb11a728846c639375a18225d1f}\label{struct_d_m_a___type_ab5d0eeb11a728846c639375a18225d1f}} 
\index{DMA\_Type@{DMA\_Type}!CSR@{CSR}}
\index{CSR@{CSR}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{CSR}{CSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t CSR}



TCD Control and Status, array offset\+: 0x101C, array step\+: 0x20. 

\mbox{\Hypertarget{struct_d_m_a___type_a706b944a77eb19423f60d87e3f7facbf}\label{struct_d_m_a___type_a706b944a77eb19423f60d87e3f7facbf}} 
\index{DMA\_Type@{DMA\_Type}!DADDR@{DADDR}}
\index{DADDR@{DADDR}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{DADDR}{DADDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DADDR}



TCD Destination Address, array offset\+: 0x1010, array step\+: 0x20. 

\mbox{\Hypertarget{struct_d_m_a___type_a08657e5c97e1a917d1796c6d5d49cfa4}\label{struct_d_m_a___type_a08657e5c97e1a917d1796c6d5d49cfa4}} 
\index{DMA\_Type@{DMA\_Type}!DCHPRI@{DCHPRI}}
\index{DCHPRI@{DCHPRI}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{DCHPRI}{DCHPRI}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint8\+\_\+t DCHPRI\mbox{[}\mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gaf21b2eab27b6c8b4bb2f79acbfa14a10}{DMA\+\_\+\+DCHPRI\+\_\+\+COUNT}}\mbox{]}}



Channel n Priority Register, array offset\+: 0x100, array step\+: 0x1. 

\mbox{\Hypertarget{struct_d_m_a___type_af7128635dc3eacc098658d0623d5f708}\label{struct_d_m_a___type_af7128635dc3eacc098658d0623d5f708}} 
\index{DMA\_Type@{DMA\_Type}!DLASTSGA@{DLASTSGA}}
\index{DLASTSGA@{DLASTSGA}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{DLASTSGA}{DLASTSGA}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t DLASTSGA}



TCD Last Destination Address Adjustment/\+Scatter Gather Address, array offset\+: 0x1018, array step\+: 0x20. 

\mbox{\Hypertarget{struct_d_m_a___type_a1cd05224fedad4b18ec18af04700e5b2}\label{struct_d_m_a___type_a1cd05224fedad4b18ec18af04700e5b2}} 
\index{DMA\_Type@{DMA\_Type}!DOFF@{DOFF}}
\index{DOFF@{DOFF}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{DOFF}{DOFF}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t DOFF}



TCD Signed Destination Address Offset, array offset\+: 0x1014, array step\+: 0x20. 

\mbox{\Hypertarget{struct_d_m_a___type_acccd3cb72202ffd877ca501f0047d032}\label{struct_d_m_a___type_acccd3cb72202ffd877ca501f0047d032}} 
\index{DMA\_Type@{DMA\_Type}!EARS@{EARS}}
\index{EARS@{EARS}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{EARS}{EARS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EARS}



Enable Asynchronous Request in Stop Register, offset\+: 0x44. 

\mbox{\Hypertarget{struct_d_m_a___type_a12046d2ab6e0818c9c11b4e96d66a2e0}\label{struct_d_m_a___type_a12046d2ab6e0818c9c11b4e96d66a2e0}} 
\index{DMA\_Type@{DMA\_Type}!EEI@{EEI}}
\index{EEI@{EEI}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{EEI}{EEI}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t EEI}



Enable Error Interrupt Register, offset\+: 0x14. 

\mbox{\Hypertarget{struct_d_m_a___type_ad37da4dd6aff50739d4dd08254a96cd9}\label{struct_d_m_a___type_ad37da4dd6aff50739d4dd08254a96cd9}} 
\index{DMA\_Type@{DMA\_Type}!ELINKNO@{ELINKNO}}
\index{ELINKNO@{ELINKNO}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{ELINKNO}{ELINKNO}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t ELINKNO}



TCD Current Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset\+: 0x1016, array step\+: 0x20. 

TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled), array offset\+: 0x101E, array step\+: 0x20. \mbox{\Hypertarget{struct_d_m_a___type_a8e428120d886829be885cb81418af087}\label{struct_d_m_a___type_a8e428120d886829be885cb81418af087}} 
\index{DMA\_Type@{DMA\_Type}!ELINKYES@{ELINKYES}}
\index{ELINKYES@{ELINKYES}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{ELINKYES}{ELINKYES}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t ELINKYES}



TCD Current Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset\+: 0x1016, array step\+: 0x20. 

TCD Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled), array offset\+: 0x101E, array step\+: 0x20. \mbox{\Hypertarget{struct_d_m_a___type_a2113e9581c43022c6c940eea384f49f7}\label{struct_d_m_a___type_a2113e9581c43022c6c940eea384f49f7}} 
\index{DMA\_Type@{DMA\_Type}!ERQ@{ERQ}}
\index{ERQ@{ERQ}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{ERQ}{ERQ}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ERQ}



Enable Request Register, offset\+: 0xC. 

\mbox{\Hypertarget{struct_d_m_a___type_a6f69896b68c911026a7b60170918a560}\label{struct_d_m_a___type_a6f69896b68c911026a7b60170918a560}} 
\index{DMA\_Type@{DMA\_Type}!ERR@{ERR}}
\index{ERR@{ERR}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{ERR}{ERR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ERR}



Error Register, offset\+: 0x2C. 

\mbox{\Hypertarget{struct_d_m_a___type_a80b8bfa41d30c891884904851a949a12}\label{struct_d_m_a___type_a80b8bfa41d30c891884904851a949a12}} 
\index{DMA\_Type@{DMA\_Type}!ES@{ES}}
\index{ES@{ES}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{ES}{ES}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t ES}



Error Status Register, offset\+: 0x4. 

\mbox{\Hypertarget{struct_d_m_a___type_ac2dd2bc08cfd3cd38caf70219e38cd8a}\label{struct_d_m_a___type_ac2dd2bc08cfd3cd38caf70219e38cd8a}} 
\index{DMA\_Type@{DMA\_Type}!HRS@{HRS}}
\index{HRS@{HRS}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{HRS}{HRS}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t HRS}



Hardware Request Status Register, offset\+: 0x34. 

\mbox{\Hypertarget{struct_d_m_a___type_afab15a0b540bc4e09cc8b0dcabe8791f}\label{struct_d_m_a___type_afab15a0b540bc4e09cc8b0dcabe8791f}} 
\index{DMA\_Type@{DMA\_Type}!INT@{INT}}
\index{INT@{INT}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{INT}{INT}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t INT}



Interrupt Request Register, offset\+: 0x24. 

\mbox{\Hypertarget{struct_d_m_a___type_a73ad70c080409031470b25d501831512}\label{struct_d_m_a___type_a73ad70c080409031470b25d501831512}} 
\index{DMA\_Type@{DMA\_Type}!MLNO@{MLNO}}
\index{MLNO@{MLNO}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{MLNO}{MLNO}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MLNO}



TCD Minor Byte Count (Minor Loop Mapping Disabled), array offset\+: 0x1008, array step\+: 0x20. 

\mbox{\Hypertarget{struct_d_m_a___type_a3141154ca92e4a9130f816028382283d}\label{struct_d_m_a___type_a3141154ca92e4a9130f816028382283d}} 
\index{DMA\_Type@{DMA\_Type}!MLOFFNO@{MLOFFNO}}
\index{MLOFFNO@{MLOFFNO}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{MLOFFNO}{MLOFFNO}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MLOFFNO}



TCD Signed Minor Loop Offset (Minor Loop Mapping Enabled and Offset Disabled), array offset\+: 0x1008, array step\+: 0x20. 

\mbox{\Hypertarget{struct_d_m_a___type_a808f030ea7fb627b0c4d3e196a322b84}\label{struct_d_m_a___type_a808f030ea7fb627b0c4d3e196a322b84}} 
\index{DMA\_Type@{DMA\_Type}!MLOFFYES@{MLOFFYES}}
\index{MLOFFYES@{MLOFFYES}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{MLOFFYES}{MLOFFYES}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t MLOFFYES}



TCD Signed Minor Loop Offset (Minor Loop Mapping and Offset Enabled), array offset\+: 0x1008, array step\+: 0x20. 

\mbox{\Hypertarget{struct_d_m_a___type_a81267b7c9dc28250c608f864fd6fc9a8}\label{struct_d_m_a___type_a81267b7c9dc28250c608f864fd6fc9a8}} 
\index{DMA\_Type@{DMA\_Type}!NBYTES@{NBYTES}}
\index{NBYTES@{NBYTES}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily union \{ ... \}  NBYTES}

\mbox{\Hypertarget{struct_d_m_a___type_a71277aaa40be4473ac2521981f273bd3}\label{struct_d_m_a___type_a71277aaa40be4473ac2521981f273bd3}} 
\index{DMA\_Type@{DMA\_Type}!RESERVED\_0@{RESERVED\_0}}
\index{RESERVED\_0@{RESERVED\_0}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+0\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_d_m_a___type_a422ac2beba1cc5c797380d1c5832b885}\label{struct_d_m_a___type_a422ac2beba1cc5c797380d1c5832b885}} 
\index{DMA\_Type@{DMA\_Type}!RESERVED\_1@{RESERVED\_1}}
\index{RESERVED\_1@{RESERVED\_1}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_1}{RESERVED\_1}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+1\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_d_m_a___type_acc19a07675d1806592b3ed4a92f91e1c}\label{struct_d_m_a___type_acc19a07675d1806592b3ed4a92f91e1c}} 
\index{DMA\_Type@{DMA\_Type}!RESERVED\_2@{RESERVED\_2}}
\index{RESERVED\_2@{RESERVED\_2}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_2}{RESERVED\_2}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+2\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_d_m_a___type_a2e4cf360c8569570721315e4ec5efee5}\label{struct_d_m_a___type_a2e4cf360c8569570721315e4ec5efee5}} 
\index{DMA\_Type@{DMA\_Type}!RESERVED\_3@{RESERVED\_3}}
\index{RESERVED\_3@{RESERVED\_3}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_3}{RESERVED\_3}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+3\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_d_m_a___type_a6ea8e8615e2c3fed17a661c8b53db8a9}\label{struct_d_m_a___type_a6ea8e8615e2c3fed17a661c8b53db8a9}} 
\index{DMA\_Type@{DMA\_Type}!RESERVED\_4@{RESERVED\_4}}
\index{RESERVED\_4@{RESERVED\_4}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_4}{RESERVED\_4}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+4\mbox{[}4\mbox{]}}

\mbox{\Hypertarget{struct_d_m_a___type_a51a38c56684a021d102c1575bd875354}\label{struct_d_m_a___type_a51a38c56684a021d102c1575bd875354}} 
\index{DMA\_Type@{DMA\_Type}!RESERVED\_5@{RESERVED\_5}}
\index{RESERVED\_5@{RESERVED\_5}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_5}{RESERVED\_5}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+5\mbox{[}12\mbox{]}}

\mbox{\Hypertarget{struct_d_m_a___type_a50dd51e6f50025b299e9294b97fc53f2}\label{struct_d_m_a___type_a50dd51e6f50025b299e9294b97fc53f2}} 
\index{DMA\_Type@{DMA\_Type}!RESERVED\_6@{RESERVED\_6}}
\index{RESERVED\_6@{RESERVED\_6}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_6}{RESERVED\_6}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+6\mbox{[}184\mbox{]}}

\mbox{\Hypertarget{struct_d_m_a___type_a183d87f84f2f1985bd4610590c5b0fe1}\label{struct_d_m_a___type_a183d87f84f2f1985bd4610590c5b0fe1}} 
\index{DMA\_Type@{DMA\_Type}!RESERVED\_7@{RESERVED\_7}}
\index{RESERVED\_7@{RESERVED\_7}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{RESERVED\_7}{RESERVED\_7}}
{\footnotesize\ttfamily uint8\+\_\+t RESERVED\+\_\+7\mbox{[}3824\mbox{]}}

\mbox{\Hypertarget{struct_d_m_a___type_a821c25191533123bf8aca63e3dc2b79e}\label{struct_d_m_a___type_a821c25191533123bf8aca63e3dc2b79e}} 
\index{DMA\_Type@{DMA\_Type}!SADDR@{SADDR}}
\index{SADDR@{SADDR}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{SADDR}{SADDR}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SADDR}



TCD Source Address, array offset\+: 0x1000, array step\+: 0x20. 

\mbox{\Hypertarget{struct_d_m_a___type_a31235a08f568be7aa41963234a9d676c}\label{struct_d_m_a___type_a31235a08f568be7aa41963234a9d676c}} 
\index{DMA\_Type@{DMA\_Type}!SEEI@{SEEI}}
\index{SEEI@{SEEI}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{SEEI}{SEEI}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t SEEI}



Set Enable Error Interrupt Register, offset\+: 0x19. 

\mbox{\Hypertarget{struct_d_m_a___type_a325eddaf96c9a3e8006e525499c2d5eb}\label{struct_d_m_a___type_a325eddaf96c9a3e8006e525499c2d5eb}} 
\index{DMA\_Type@{DMA\_Type}!SERQ@{SERQ}}
\index{SERQ@{SERQ}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{SERQ}{SERQ}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t SERQ}



Set Enable Request Register, offset\+: 0x1B. 

\mbox{\Hypertarget{struct_d_m_a___type_a259cfcca8e9764142934b37873e0b2ea}\label{struct_d_m_a___type_a259cfcca8e9764142934b37873e0b2ea}} 
\index{DMA\_Type@{DMA\_Type}!SLAST@{SLAST}}
\index{SLAST@{SLAST}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{SLAST}{SLAST}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SLAST}



TCD Last Source Address Adjustment, array offset\+: 0x100C, array step\+: 0x20. 

\mbox{\Hypertarget{struct_d_m_a___type_ab83ecd61515a229daa91f7ee98f377d7}\label{struct_d_m_a___type_ab83ecd61515a229daa91f7ee98f377d7}} 
\index{DMA\_Type@{DMA\_Type}!SOFF@{SOFF}}
\index{SOFF@{SOFF}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{SOFF}{SOFF}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t SOFF}



TCD Signed Source Address Offset, array offset\+: 0x1004, array step\+: 0x20. 

\mbox{\Hypertarget{struct_d_m_a___type_a20abbb37927be43e6e153072de17c02f}\label{struct_d_m_a___type_a20abbb37927be43e6e153072de17c02f}} 
\index{DMA\_Type@{DMA\_Type}!SSRT@{SSRT}}
\index{SSRT@{SSRT}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{SSRT}{SSRT}}
{\footnotesize\ttfamily \mbox{\hyperlink{_s32_k148_8h_a7e25d9380f9ef903923964322e71f2f6}{\+\_\+\+\_\+O}} uint8\+\_\+t SSRT}



Set START Bit Register, offset\+: 0x1D. 

\mbox{\Hypertarget{struct_d_m_a___type_a725fea577fdaec63eac1b786f828e506}\label{struct_d_m_a___type_a725fea577fdaec63eac1b786f828e506}} 
\index{DMA\_Type@{DMA\_Type}!TCD@{TCD}}
\index{TCD@{TCD}!DMA\_Type@{DMA\_Type}}
\doxysubsubsection{\texorpdfstring{}{}}
{\footnotesize\ttfamily struct \{ ... \}  TCD\mbox{[}\mbox{\hyperlink{group___d_m_a___peripheral___access___layer_gab54fdcd1cb3972833de0cc1e30035149}{DMA\+\_\+\+TCD\+\_\+\+COUNT}}\mbox{]}}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/\mbox{\hyperlink{_s32_k148_8h}{S32\+K148.\+h}}\end{DoxyCompactItemize}
